-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

-- DATE "05/16/2024 15:05:16"

-- 
-- Device: Altera EP4CE115F29C7 Package FBGA780
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	TopLevel IS
    PORT (
	altera_reserved_tms : IN std_logic := '0';
	altera_reserved_tck : IN std_logic := '0';
	altera_reserved_tdi : IN std_logic := '0';
	altera_reserved_tdo : OUT std_logic;
	SDRAM_CAS_N : OUT std_logic;
	INPUT_CLOCK : IN std_logic;
	SDRAM_DQ : INOUT std_logic_vector(31 DOWNTO 0);
	SDRAM_CKE : OUT std_logic;
	SDRAM_CS_N : OUT std_logic;
	SDRAM_RAS_N : OUT std_logic;
	SDRAM_WE_N : OUT std_logic;
	SDRAM_CLK : OUT std_logic;
	LED : OUT std_logic_vector(7 DOWNTO 0);
	SDRAM_ADDR : OUT std_logic_vector(12 DOWNTO 0);
	SDRAM_BA : OUT std_logic_vector(1 DOWNTO 0);
	SDRAM_DQM : OUT std_logic_vector(3 DOWNTO 0)
	);
END TopLevel;

-- Design Ports Information
-- SDRAM_CAS_N	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_CKE	=>  Location: PIN_AA6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_CS_N	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_RAS_N	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_WE_N	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_CLK	=>  Location: PIN_AE5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LED[7]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LED[6]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LED[5]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LED[4]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LED[3]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LED[2]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LED[1]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LED[0]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_ADDR[12]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_ADDR[11]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_ADDR[10]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_ADDR[9]	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_ADDR[8]	=>  Location: PIN_Y5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_ADDR[7]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_ADDR[6]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_ADDR[5]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_ADDR[4]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_ADDR[3]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_ADDR[2]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_ADDR[1]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_ADDR[0]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_BA[1]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_BA[0]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_DQM[3]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_DQM[2]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_DQM[1]	=>  Location: PIN_W4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_DQM[0]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_DQ[31]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_DQ[30]	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_DQ[29]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_DQ[28]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_DQ[27]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_DQ[26]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_DQ[25]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_DQ[24]	=>  Location: PIN_U5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_DQ[23]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_DQ[22]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_DQ[21]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_DQ[20]	=>  Location: PIN_N4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_DQ[19]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_DQ[18]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_DQ[17]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_DQ[16]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_DQ[15]	=>  Location: PIN_AC2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_DQ[14]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_DQ[13]	=>  Location: PIN_AC1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_DQ[12]	=>  Location: PIN_AB2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_DQ[11]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_DQ[10]	=>  Location: PIN_AB1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_DQ[9]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_DQ[8]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_DQ[7]	=>  Location: PIN_U3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_DQ[6]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_DQ[5]	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_DQ[4]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_DQ[3]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_DQ[2]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_DQ[1]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_DQ[0]	=>  Location: PIN_W3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INPUT_CLOCK	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tms	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tck	=>  Location: PIN_P5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tdi	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tdo	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF TopLevel IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_altera_reserved_tms : std_logic;
SIGNAL ww_altera_reserved_tck : std_logic;
SIGNAL ww_altera_reserved_tdi : std_logic;
SIGNAL ww_altera_reserved_tdo : std_logic;
SIGNAL ww_SDRAM_CAS_N : std_logic;
SIGNAL ww_INPUT_CLOCK : std_logic;
SIGNAL ww_SDRAM_CKE : std_logic;
SIGNAL ww_SDRAM_CS_N : std_logic;
SIGNAL ww_SDRAM_RAS_N : std_logic;
SIGNAL ww_SDRAM_WE_N : std_logic;
SIGNAL ww_SDRAM_CLK : std_logic;
SIGNAL ww_LED : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_SDRAM_ADDR : std_logic_vector(12 DOWNTO 0);
SIGNAL ww_SDRAM_BA : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_SDRAM_DQM : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst1|pll|sd1|pll7_INCLK_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst1|pll|sd1|pll7_CLK_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst1|clock_crossing_bridge|rsp_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst1|clock_crossing_bridge|rsp_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst1|clock_crossing_bridge|rsp_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst1|clock_crossing_bridge|rsp_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst1|clock_crossing_bridge|cmd_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst1|clock_crossing_bridge|cmd_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst1|clock_crossing_bridge|cmd_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst1|clock_crossing_bridge|cmd_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \INPUT_CLOCK~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst1|rst_controller|r_sync_rst~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst1|pll|sd1|wire_pll7_clk[2]~clkctrl_e_SDRAM_CLK_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst1|pll|prev_reset~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetrequest~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|~GND~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout\ : std_logic;
SIGNAL \INPUT_CLOCK~input_o\ : std_logic;
SIGNAL \INPUT_CLOCK~inputclkctrl_outclk\ : std_logic;
SIGNAL \altera_reserved_tms~input_o\ : std_logic;
SIGNAL \altera_reserved_tck~input_o\ : std_logic;
SIGNAL \altera_reserved_tdi~input_o\ : std_logic;
SIGNAL \altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TDIUTAP\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7_combout\ : std_logic;
SIGNAL \inst1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~10_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~1_combout\ : std_logic;
SIGNAL \inst1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_uir~0_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1~q\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|sync2_uir~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|sync2_uir~q\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jxuir~0_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jxuir~q\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_udr~0_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~q\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|sync2_udr~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|sync2_udr~q\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|enable_action_strobe~q\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~20_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[36]~21_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[37]~feeder_combout\ : std_logic;
SIGNAL \inst1|sdram|Add0~0_combout\ : std_logic;
SIGNAL \inst1|sdram|refresh_counter~8_combout\ : std_logic;
SIGNAL \inst1|sdram|Add0~1\ : std_logic;
SIGNAL \inst1|sdram|Add0~2_combout\ : std_logic;
SIGNAL \inst1|sdram|Add0~3\ : std_logic;
SIGNAL \inst1|sdram|Add0~4_combout\ : std_logic;
SIGNAL \inst1|sdram|refresh_counter~7_combout\ : std_logic;
SIGNAL \inst1|sdram|Add0~5\ : std_logic;
SIGNAL \inst1|sdram|Add0~6_combout\ : std_logic;
SIGNAL \inst1|sdram|Add0~7\ : std_logic;
SIGNAL \inst1|sdram|Add0~8_combout\ : std_logic;
SIGNAL \inst1|sdram|refresh_counter[4]~13_combout\ : std_logic;
SIGNAL \inst1|sdram|Add0~9\ : std_logic;
SIGNAL \inst1|sdram|Add0~10_combout\ : std_logic;
SIGNAL \inst1|sdram|refresh_counter~6_combout\ : std_logic;
SIGNAL \inst1|sdram|Equal0~2_combout\ : std_logic;
SIGNAL \inst1|sdram|Add0~11\ : std_logic;
SIGNAL \inst1|sdram|Add0~12_combout\ : std_logic;
SIGNAL \inst1|sdram|refresh_counter~5_combout\ : std_logic;
SIGNAL \inst1|sdram|Add0~13\ : std_logic;
SIGNAL \inst1|sdram|Add0~14_combout\ : std_logic;
SIGNAL \inst1|sdram|refresh_counter~4_combout\ : std_logic;
SIGNAL \inst1|sdram|Add0~15\ : std_logic;
SIGNAL \inst1|sdram|Add0~16_combout\ : std_logic;
SIGNAL \inst1|sdram|refresh_counter~3_combout\ : std_logic;
SIGNAL \inst1|sdram|Add0~17\ : std_logic;
SIGNAL \inst1|sdram|Add0~18_combout\ : std_logic;
SIGNAL \inst1|sdram|refresh_counter[9]~11_combout\ : std_logic;
SIGNAL \inst1|sdram|Add0~19\ : std_logic;
SIGNAL \inst1|sdram|Add0~20_combout\ : std_logic;
SIGNAL \inst1|sdram|refresh_counter[10]~10_combout\ : std_logic;
SIGNAL \inst1|sdram|Add0~21\ : std_logic;
SIGNAL \inst1|sdram|Add0~22_combout\ : std_logic;
SIGNAL \inst1|sdram|refresh_counter~2_combout\ : std_logic;
SIGNAL \inst1|sdram|Add0~23\ : std_logic;
SIGNAL \inst1|sdram|Add0~24_combout\ : std_logic;
SIGNAL \inst1|sdram|refresh_counter~1_combout\ : std_logic;
SIGNAL \inst1|sdram|Add0~25\ : std_logic;
SIGNAL \inst1|sdram|Add0~26_combout\ : std_logic;
SIGNAL \inst1|sdram|refresh_counter~0_combout\ : std_logic;
SIGNAL \inst1|sdram|Equal0~0_combout\ : std_logic;
SIGNAL \inst1|sdram|Equal0~3_combout\ : std_logic;
SIGNAL \inst1|sdram|Equal0~1_combout\ : std_logic;
SIGNAL \inst1|sdram|Equal0~4_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector8~0_combout\ : std_logic;
SIGNAL \inst1|sdram|i_state.001~q\ : std_logic;
SIGNAL \inst1|sdram|Selector16~0_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector6~0_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector5~0_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector4~0_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector4~1_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector18~0_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector16~1_combout\ : std_logic;
SIGNAL \inst1|sdram|i_next.010~q\ : std_logic;
SIGNAL \inst1|sdram|Selector9~0_combout\ : std_logic;
SIGNAL \inst1|sdram|i_state.010~q\ : std_logic;
SIGNAL \inst1|sdram|Selector18~1_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector18~2_combout\ : std_logic;
SIGNAL \inst1|sdram|i_next.111~q\ : std_logic;
SIGNAL \inst1|sdram|Selector12~1_combout\ : std_logic;
SIGNAL \inst1|sdram|i_state.111~q\ : std_logic;
SIGNAL \inst1|sdram|Selector10~2_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector10~3_combout\ : std_logic;
SIGNAL \inst1|sdram|i_state.011~q\ : std_logic;
SIGNAL \inst1|sdram|Selector14~0_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector13~0_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector14~1_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector15~1_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector15~0_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector15~2_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector13~1_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector13~2_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector12~0_combout\ : std_logic;
SIGNAL \inst1|sdram|WideOr6~0_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector17~0_combout\ : std_logic;
SIGNAL \inst1|sdram|i_next.101~q\ : std_logic;
SIGNAL \inst1|sdram|i_state.101~0_combout\ : std_logic;
SIGNAL \inst1|sdram|i_state.101~q\ : std_logic;
SIGNAL \inst1|sdram|i_next.000~0_combout\ : std_logic;
SIGNAL \inst1|sdram|i_next.000~q\ : std_logic;
SIGNAL \inst1|sdram|Selector7~0_combout\ : std_logic;
SIGNAL \inst1|sdram|i_state.000~q\ : std_logic;
SIGNAL \inst1|sdram|Selector1~0_combout\ : std_logic;
SIGNAL \inst1|cpu|i_read_nxt~0_combout\ : std_logic;
SIGNAL \inst1|cpu|i_read~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~0_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable[19]~feeder_combout\ : std_logic;
SIGNAL \SDRAM_DQ[3]~input_o\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux|src_payload~2_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~22_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[36]~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~10_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ : std_logic;
SIGNAL \inst1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ : std_logic;
SIGNAL \inst1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ : std_logic;
SIGNAL \inst1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ : std_logic;
SIGNAL \inst1|rst_controller|always2~0_combout\ : std_logic;
SIGNAL \inst1|rst_controller|r_early_rst~q\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~11_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~1_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg~0_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~0_combout\ : std_logic;
SIGNAL \SDRAM_DQ[6]~input_o\ : std_logic;
SIGNAL \SDRAM_DQ[10]~input_o\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~3_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[2]~5\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[3]~7\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[4]~9\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[5]~11\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout\ : std_logic;
SIGNAL \SDRAM_DQ[23]~input_o\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~2_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[23]~8_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[23]~9_combout\ : std_logic;
SIGNAL \SDRAM_DQ[18]~input_o\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~28_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[12]~5_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[19]~83_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|DRsize.010~q\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[15]~9_combout\ : std_logic;
SIGNAL \SDRAM_DQ[1]~input_o\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux|src_payload~0_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable[1]~1_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata[1]~0_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|readdata[1]~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~6_combout\ : std_logic;
SIGNAL \inst1|cpu|d_writedata[2]~feeder_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~5_combout\ : std_logic;
SIGNAL \SDRAM_DQ[25]~input_o\ : std_logic;
SIGNAL \SDRAM_DQ[22]~input_o\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~1_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[22]~6_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[22]~7_combout\ : std_logic;
SIGNAL \SDRAM_DQ[24]~input_o\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~3_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[24]~10_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[24]~11_combout\ : std_logic;
SIGNAL \SDRAM_DQ[26]~input_o\ : std_logic;
SIGNAL \inst1|cpu|E_new_inst~q\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_st~0_combout\ : std_logic;
SIGNAL \inst1|cpu|R_ctrl_st~q\ : std_logic;
SIGNAL \inst1|cpu|E_st_stall~combout\ : std_logic;
SIGNAL \inst1|cpu|d_write~q\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst1~feeder_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst1~q\ : std_logic;
SIGNAL \SDRAM_DQ[27]~input_o\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_ld~4_combout\ : std_logic;
SIGNAL \inst1|cpu|R_ctrl_ld~q\ : std_logic;
SIGNAL \inst1|cpu|R_ctrl_br_nxt~0_combout\ : std_logic;
SIGNAL \inst1|cpu|Equal2~2_combout\ : std_logic;
SIGNAL \inst1|cpu|Equal2~3_combout\ : std_logic;
SIGNAL \inst1|cpu|Equal2~4_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_br_cmp~1_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ : std_logic;
SIGNAL \inst1|pll|sd1|wire_pll7_fbout\ : std_logic;
SIGNAL \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\ : std_logic;
SIGNAL \inst1|mm_interconnect_1|clock_crossing_bridge_m0_translator_avalon_universal_master_0_agent|hold_waitrequest~feeder_combout\ : std_logic;
SIGNAL \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ : std_logic;
SIGNAL \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ : std_logic;
SIGNAL \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ : std_logic;
SIGNAL \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ : std_logic;
SIGNAL \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\ : std_logic;
SIGNAL \inst1|mm_interconnect_1|clock_crossing_bridge_m0_translator_avalon_universal_master_0_agent|hold_waitrequest~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cpu_data_master_translator|read_accepted~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cpu_data_master_translator|read_accepted~q\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|s0_cmd_valid~combout\ : std_logic;
SIGNAL \inst1|cpu|R_src2_lo[12]~4_combout\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|rsp_fifo|Add1~2_combout\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|rsp_fifo|out_rd_ptr[0]~0_combout\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|rsp_fifo|Add1~1_combout\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|rsp_fifo|Add1~0_combout\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|rsp_fifo|bin2gray~1_combout\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|rsp_fifo|read_crosser|sync[1].u|din_s1~feeder_combout\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|rsp_fifo|read_crosser|sync[1].u|din_s1~q\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|rsp_fifo|read_crosser|sync[2].u|din_s1~feeder_combout\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|rsp_fifo|read_crosser|sync[2].u|din_s1~q\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|rsp_fifo|bin2gray~2_combout\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|rsp_fifo|read_crosser|sync[0].u|din_s1~feeder_combout\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|rsp_fifo|read_crosser|sync[0].u|din_s1~q\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|rsp_fifo|full~0_combout\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|rsp_fifo|full~1_combout\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|rsp_fifo|full~q\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|rsp_fifo|next_in_wr_ptr[0]~3_combout\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|rsp_fifo|next_in_wr_ptr[1]~1_combout\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|rsp_fifo|next_in_wr_ptr[2]~2_combout\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|rsp_fifo|bin2gray~0_combout\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|rsp_fifo|write_crosser|sync[1].u|din_s1~feeder_combout\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|rsp_fifo|write_crosser|sync[1].u|din_s1~q\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|rsp_fifo|in_wr_ptr_gray[2]~feeder_combout\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|rsp_fifo|write_crosser|sync[2].u|din_s1~feeder_combout\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|rsp_fifo|write_crosser|sync[2].u|din_s1~q\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|rsp_fifo|Equal0~0_combout\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|rsp_fifo|Add0~0_combout\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|rsp_fifo|write_crosser|sync[0].u|din_s1~feeder_combout\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|rsp_fifo|write_crosser|sync[0].u|din_s1~q\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|rsp_fifo|write_crosser|sync[0].u|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|rsp_fifo|Equal0~1_combout\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|rsp_fifo|Equal0~2_combout\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|rsp_fifo|empty~q\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|rsp_fifo|out_valid~q\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|cmd_fifo|next_in_wr_ptr[0]~4_combout\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|cmd_fifo|mem_rd_ptr[0]~1_combout\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|cmd_fifo|mem_rd_ptr[1]~0_combout\ : std_logic;
SIGNAL \SDRAM_DQ[5]~input_o\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|rsp_fifo|Add1~2_wirecell_combout\ : std_logic;
SIGNAL \inst1|cpu|d_writedata[5]~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|R_src2_lo[6]~10_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_alu_force_xor~9_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_alu_force_xor~5_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_alu_force_xor~6_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_alu_force_xor~7_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_alu_force_xor~8_combout\ : std_logic;
SIGNAL \inst1|cpu|D_logic_op[1]~0_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~16_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[28]~31_combout\ : std_logic;
SIGNAL \SDRAM_DQ[28]~input_o\ : std_logic;
SIGNAL \inst1|cpu|F_iw[28]~32_combout\ : std_logic;
SIGNAL \SDRAM_DQ[29]~input_o\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~29_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[29]~54_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[29]~55_combout\ : std_logic;
SIGNAL \SDRAM_DQ[30]~input_o\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~28_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[30]~52_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[30]~53_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~27_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[31]~50_combout\ : std_logic;
SIGNAL \SDRAM_DQ[31]~input_o\ : std_logic;
SIGNAL \inst1|cpu|F_iw[31]~51_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg~5_combout\ : std_logic;
SIGNAL \SDRAM_DQ[15]~input_o\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~16_combout\ : std_logic;
SIGNAL \inst1|timer|internal_counter[0]~32_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent|m0_write~3_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent|m0_read~2_combout\ : std_logic;
SIGNAL \SDRAM_DQ[8]~input_o\ : std_logic;
SIGNAL \inst1|cpu|d_writedata[24]~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|R_src2_lo[11]~5_combout\ : std_logic;
SIGNAL \SDRAM_DQ[12]~input_o\ : std_logic;
SIGNAL \inst1|timer|Equal6~1_combout\ : std_logic;
SIGNAL \inst1|timer|Equal6~2_combout\ : std_logic;
SIGNAL \inst1|cpu|R_src2_lo[5]~11_combout\ : std_logic;
SIGNAL \SDRAM_DQ[9]~input_o\ : std_logic;
SIGNAL \inst1|cpu|d_writedata[25]~feeder_combout\ : std_logic;
SIGNAL \inst1|timer|internal_counter[3]~39\ : std_logic;
SIGNAL \inst1|timer|internal_counter[4]~40_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_1|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_1|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \inst1|timer|period_l_wr_strobe~2_combout\ : std_logic;
SIGNAL \inst1|timer|period_l_wr_strobe~3_combout\ : std_logic;
SIGNAL \inst1|timer|force_reload~0_combout\ : std_logic;
SIGNAL \inst1|timer|force_reload~q\ : std_logic;
SIGNAL \inst1|timer|internal_counter[5]~43\ : std_logic;
SIGNAL \inst1|timer|internal_counter[6]~44_combout\ : std_logic;
SIGNAL \inst1|timer|period_l_wr_strobe~combout\ : std_logic;
SIGNAL \inst1|timer|control_wr_strobe~combout\ : std_logic;
SIGNAL \inst1|timer|counter_is_running~0_combout\ : std_logic;
SIGNAL \inst1|timer|counter_is_running~1_combout\ : std_logic;
SIGNAL \inst1|timer|counter_is_running~q\ : std_logic;
SIGNAL \inst1|timer|always0~1_combout\ : std_logic;
SIGNAL \inst1|timer|Equal0~1_combout\ : std_logic;
SIGNAL \inst1|timer|internal_counter[6]~45\ : std_logic;
SIGNAL \inst1|timer|internal_counter[7]~46_combout\ : std_logic;
SIGNAL \inst1|timer|internal_counter[7]~47\ : std_logic;
SIGNAL \inst1|timer|internal_counter[8]~48_combout\ : std_logic;
SIGNAL \inst1|timer|period_l_register[8]~7_combout\ : std_logic;
SIGNAL \inst1|timer|internal_counter[8]~49\ : std_logic;
SIGNAL \inst1|timer|internal_counter[9]~50_combout\ : std_logic;
SIGNAL \inst1|timer|period_l_register[9]~6_combout\ : std_logic;
SIGNAL \inst1|timer|internal_counter[9]~51\ : std_logic;
SIGNAL \inst1|timer|internal_counter[10]~52_combout\ : std_logic;
SIGNAL \inst1|timer|period_l_register[10]~5_combout\ : std_logic;
SIGNAL \inst1|timer|internal_counter[10]~53\ : std_logic;
SIGNAL \inst1|timer|internal_counter[11]~54_combout\ : std_logic;
SIGNAL \inst1|timer|internal_counter[11]~55\ : std_logic;
SIGNAL \inst1|timer|internal_counter[12]~56_combout\ : std_logic;
SIGNAL \inst1|timer|internal_counter[12]~57\ : std_logic;
SIGNAL \inst1|timer|internal_counter[13]~58_combout\ : std_logic;
SIGNAL \inst1|timer|period_l_register[13]~4_combout\ : std_logic;
SIGNAL \inst1|timer|internal_counter[13]~59\ : std_logic;
SIGNAL \inst1|timer|internal_counter[14]~60_combout\ : std_logic;
SIGNAL \inst1|timer|internal_counter[14]~61\ : std_logic;
SIGNAL \inst1|timer|internal_counter[15]~62_combout\ : std_logic;
SIGNAL \inst1|timer|internal_counter[15]~63\ : std_logic;
SIGNAL \inst1|timer|internal_counter[16]~64_combout\ : std_logic;
SIGNAL \inst1|timer|period_h_wr_strobe~combout\ : std_logic;
SIGNAL \inst1|timer|Equal0~0_combout\ : std_logic;
SIGNAL \inst1|timer|Equal0~2_combout\ : std_logic;
SIGNAL \inst1|timer|Equal0~3_combout\ : std_logic;
SIGNAL \inst1|timer|Equal0~4_combout\ : std_logic;
SIGNAL \inst1|timer|internal_counter[16]~65\ : std_logic;
SIGNAL \inst1|timer|internal_counter[17]~66_combout\ : std_logic;
SIGNAL \inst1|timer|internal_counter[17]~67\ : std_logic;
SIGNAL \inst1|timer|internal_counter[18]~68_combout\ : std_logic;
SIGNAL \inst1|timer|internal_counter[18]~69\ : std_logic;
SIGNAL \inst1|timer|internal_counter[19]~70_combout\ : std_logic;
SIGNAL \inst1|timer|internal_counter[19]~71\ : std_logic;
SIGNAL \inst1|timer|internal_counter[20]~72_combout\ : std_logic;
SIGNAL \inst1|timer|internal_counter[20]~73\ : std_logic;
SIGNAL \inst1|timer|internal_counter[21]~74_combout\ : std_logic;
SIGNAL \inst1|timer|internal_counter[21]~75\ : std_logic;
SIGNAL \inst1|timer|internal_counter[22]~76_combout\ : std_logic;
SIGNAL \inst1|timer|internal_counter[22]~77\ : std_logic;
SIGNAL \inst1|timer|internal_counter[23]~78_combout\ : std_logic;
SIGNAL \inst1|timer|internal_counter[23]~79\ : std_logic;
SIGNAL \inst1|timer|internal_counter[24]~80_combout\ : std_logic;
SIGNAL \inst1|timer|internal_counter[24]~81\ : std_logic;
SIGNAL \inst1|timer|internal_counter[25]~82_combout\ : std_logic;
SIGNAL \inst1|timer|internal_counter[25]~83\ : std_logic;
SIGNAL \inst1|timer|internal_counter[26]~84_combout\ : std_logic;
SIGNAL \inst1|timer|internal_counter[26]~85\ : std_logic;
SIGNAL \inst1|timer|internal_counter[27]~86_combout\ : std_logic;
SIGNAL \inst1|timer|Equal0~7_combout\ : std_logic;
SIGNAL \inst1|timer|internal_counter[27]~87\ : std_logic;
SIGNAL \inst1|timer|internal_counter[28]~88_combout\ : std_logic;
SIGNAL \inst1|timer|internal_counter[28]~89\ : std_logic;
SIGNAL \inst1|timer|internal_counter[29]~90_combout\ : std_logic;
SIGNAL \inst1|timer|internal_counter[29]~91\ : std_logic;
SIGNAL \inst1|timer|internal_counter[30]~92_combout\ : std_logic;
SIGNAL \inst1|timer|internal_counter[30]~93\ : std_logic;
SIGNAL \inst1|timer|internal_counter[31]~94_combout\ : std_logic;
SIGNAL \inst1|timer|Equal0~8_combout\ : std_logic;
SIGNAL \inst1|timer|Equal0~9_combout\ : std_logic;
SIGNAL \inst1|timer|Equal0~5_combout\ : std_logic;
SIGNAL \inst1|timer|Equal0~6_combout\ : std_logic;
SIGNAL \inst1|timer|Equal0~10_combout\ : std_logic;
SIGNAL \inst1|timer|always0~0_combout\ : std_logic;
SIGNAL \inst1|timer|internal_counter[4]~41\ : std_logic;
SIGNAL \inst1|timer|internal_counter[5]~42_combout\ : std_logic;
SIGNAL \inst1|timer|snap_strobe~0_combout\ : std_logic;
SIGNAL \inst1|timer|read_mux_out~7_combout\ : std_logic;
SIGNAL \inst1|timer|read_mux_out[5]~6_combout\ : std_logic;
SIGNAL \inst1|timer|read_mux_out[5]~8_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_1|rsp_xbar_mux|src_payload~1_combout\ : std_logic;
SIGNAL \inst1|timer|read_mux_out~4_combout\ : std_logic;
SIGNAL \inst1|timer|read_mux_out[6]~3_combout\ : std_logic;
SIGNAL \inst1|timer|counter_snapshot[22]~feeder_combout\ : std_logic;
SIGNAL \inst1|timer|read_mux_out[6]~5_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_1|rsp_xbar_mux|src_payload~0_combout\ : std_logic;
SIGNAL \inst1|timer|read_mux_out~1_combout\ : std_logic;
SIGNAL \inst1|timer|read_mux_out[7]~0_combout\ : std_logic;
SIGNAL \inst1|timer|read_mux_out[7]~2_combout\ : std_logic;
SIGNAL \inst1|timer|counter_snapshot[8]~7_combout\ : std_logic;
SIGNAL \inst1|timer|read_mux_out~44_combout\ : std_logic;
SIGNAL \inst1|timer|read_mux_out[8]~43_combout\ : std_logic;
SIGNAL \inst1|timer|counter_snapshot[24]~feeder_combout\ : std_logic;
SIGNAL \inst1|timer|read_mux_out[8]~45_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_1|rsp_xbar_mux|src_payload~10_combout\ : std_logic;
SIGNAL \inst1|timer|counter_snapshot[25]~feeder_combout\ : std_logic;
SIGNAL \inst1|timer|read_mux_out[9]~40_combout\ : std_logic;
SIGNAL \inst1|timer|counter_snapshot[9]~6_combout\ : std_logic;
SIGNAL \inst1|timer|read_mux_out~41_combout\ : std_logic;
SIGNAL \inst1|timer|read_mux_out[9]~42_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_1|rsp_xbar_mux|src_payload~9_combout\ : std_logic;
SIGNAL \inst1|timer|read_mux_out[10]~37_combout\ : std_logic;
SIGNAL \inst1|timer|counter_snapshot[10]~5_combout\ : std_logic;
SIGNAL \inst1|timer|read_mux_out~38_combout\ : std_logic;
SIGNAL \inst1|timer|read_mux_out[10]~39_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_1|rsp_xbar_mux|src_payload~8_combout\ : std_logic;
SIGNAL \inst1|timer|read_mux_out~35_combout\ : std_logic;
SIGNAL \inst1|timer|counter_snapshot[27]~feeder_combout\ : std_logic;
SIGNAL \inst1|timer|read_mux_out[11]~34_combout\ : std_logic;
SIGNAL \inst1|timer|read_mux_out[11]~36_combout\ : std_logic;
SIGNAL \inst1|timer|counter_snapshot[28]~feeder_combout\ : std_logic;
SIGNAL \inst1|timer|read_mux_out~32_combout\ : std_logic;
SIGNAL \inst1|timer|read_mux_out[12]~31_combout\ : std_logic;
SIGNAL \inst1|timer|read_mux_out[12]~33_combout\ : std_logic;
SIGNAL \inst1|timer|read_mux_out[13]~28_combout\ : std_logic;
SIGNAL \inst1|timer|counter_snapshot[13]~4_combout\ : std_logic;
SIGNAL \inst1|timer|read_mux_out~29_combout\ : std_logic;
SIGNAL \inst1|timer|read_mux_out[13]~30_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_1|rsp_xbar_mux|src_payload~7_combout\ : std_logic;
SIGNAL \inst1|timer|counter_snapshot[30]~feeder_combout\ : std_logic;
SIGNAL \inst1|timer|read_mux_out~26_combout\ : std_logic;
SIGNAL \inst1|timer|read_mux_out[14]~25_combout\ : std_logic;
SIGNAL \inst1|timer|read_mux_out[14]~27_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_1|rsp_xbar_mux|src_payload~6_combout\ : std_logic;
SIGNAL \inst1|timer|read_mux_out~23_combout\ : std_logic;
SIGNAL \inst1|timer|counter_snapshot[31]~feeder_combout\ : std_logic;
SIGNAL \inst1|timer|read_mux_out[15]~22_combout\ : std_logic;
SIGNAL \inst1|timer|read_mux_out[15]~24_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_1|rsp_xbar_mux|src_payload~5_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|fifo_wr~0_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|fifo_wr~q\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst2~feeder_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst2~q\ : std_logic;
SIGNAL \inst1|jtag_uart|r_val~q\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|r_ena1~q\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid0~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate~0_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state~1_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state~0_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state~2_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state~q\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_stalled~0_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count[9]~0_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~10_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~9_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~8_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~7_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~6_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~5_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~3_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count[9]~1_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~4_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~2_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_stalled~q\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_valid~q\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_ena~2_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write~0_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[1]~0_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write~q\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write1~feeder_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write1~q\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write2~q\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_ena~3_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\ : std_logic;
SIGNAL \inst1|jtag_uart|wr_rfifo~combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|fifo_rd~0_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|fifo_rd~1_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~24_combout\ : std_logic;
SIGNAL \SDRAM_DQ[16]~input_o\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|read_0~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[16]~4_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[16]~5_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte2_data[0]~7_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte3_data_nxt~8_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_ld_signed~0_combout\ : std_logic;
SIGNAL \inst1|cpu|R_ctrl_ld_signed~q\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte3_data_nxt~24_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_align_cycle_nxt[0]~0_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_align_cycle_nxt[1]~1_combout\ : std_logic;
SIGNAL \inst1|cpu|R_src2_lo[0]~16_combout\ : std_logic;
SIGNAL \inst1|cpu|D_logic_op[0]~1_combout\ : std_logic;
SIGNAL \inst1|cpu|E_logic_result[0]~27_combout\ : std_logic;
SIGNAL \inst1|cpu|E_logic_result[0]~28_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[0]~27_combout\ : std_logic;
SIGNAL \inst1|cpu|Equal2~9_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_shift_logical~0_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_rot_right~0_combout\ : std_logic;
SIGNAL \inst1|cpu|R_ctrl_rot_right~q\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_shift_logical~1_combout\ : std_logic;
SIGNAL \inst1|cpu|R_ctrl_shift_logical~q\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_shift_rot_right~0_combout\ : std_logic;
SIGNAL \inst1|cpu|R_ctrl_shift_rot_right~q\ : std_logic;
SIGNAL \inst1|cpu|E_shift_rot_result_nxt[1]~28_combout\ : std_logic;
SIGNAL \inst1|cpu|E_shift_rot_result_nxt[2]~25_combout\ : std_logic;
SIGNAL \inst1|cpu|E_shift_rot_result_nxt[3]~26_combout\ : std_logic;
SIGNAL \inst1|cpu|E_shift_rot_result_nxt[4]~22_combout\ : std_logic;
SIGNAL \inst1|cpu|E_shift_rot_result_nxt[5]~23_combout\ : std_logic;
SIGNAL \inst1|cpu|E_shift_rot_result_nxt[6]~5_combout\ : std_logic;
SIGNAL \inst1|cpu|E_shift_rot_result_nxt[7]~4_combout\ : std_logic;
SIGNAL \inst1|cpu|E_shift_rot_result_nxt[8]~3_combout\ : std_logic;
SIGNAL \inst1|cpu|E_shift_rot_result_nxt[9]~2_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_jmp_direct~0_combout\ : std_logic;
SIGNAL \inst1|cpu|R_ctrl_jmp_direct~q\ : std_logic;
SIGNAL \inst1|cpu|R_src1~10_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\ : std_logic;
SIGNAL \SDRAM_DQ[17]~input_o\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~23_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~36_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte2_data[1]~6_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte3_data_nxt~15_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte3_data_nxt~14_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte3_data_nxt~16_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~22_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~35_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte2_data[2]~5_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte3_data_nxt~12_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte3_data_nxt~11_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte3_data_nxt~13_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~6_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_rd~0_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_rd~q\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_rd_d1~q\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~28_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[8]~10_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~30_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[10]~9_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[13]~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~11_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~79_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~80_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[9]~13_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~29_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~19_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~59_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~60_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[6]~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~22_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|Mux30~0_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[7]~8_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[7]~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~24_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~67_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~68_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~31_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~81_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~82_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~25_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~69_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~70_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[10]~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~22_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~13_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~47_combout\ : std_logic;
SIGNAL \inst1|cpu|E_st_data[18]~5_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~27_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[18]~26_combout\ : std_logic;
SIGNAL \SDRAM_DQ[21]~input_o\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~19_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~32_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte2_data[5]~2_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte3_data_nxt~21_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte3_data_nxt~22_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte3_data_nxt~23_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~18\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~18_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~31_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte2_data[6]~1_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte3_data_nxt~18_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte3_data_nxt~19_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte3_data_nxt~20_combout\ : std_logic;
SIGNAL \inst1|cpu|W_rf_wr_data[22]~13_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~17_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte2_data[7]~0_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte3_data_nxt~17_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte3_data_nxt~27_combout\ : std_logic;
SIGNAL \inst1|cpu|E_src2[25]~3_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_unsigned_lo_imm16~0_combout\ : std_logic;
SIGNAL \inst1|cpu|Equal2~12_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_unsigned_lo_imm16~1_combout\ : std_logic;
SIGNAL \inst1|cpu|R_ctrl_unsigned_lo_imm16~q\ : std_logic;
SIGNAL \inst1|cpu|R_src2_hi~0_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_hi_imm16~0_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_hi_imm16~1_combout\ : std_logic;
SIGNAL \inst1|cpu|R_ctrl_hi_imm16~q\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte3_data_nxt~10_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte3_data_nxt~26_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte3_data_nxt~9_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte3_data_nxt~25_combout\ : std_logic;
SIGNAL \inst1|cpu|R_src1[31]~14_combout\ : std_logic;
SIGNAL \inst1|cpu|Equal2~5_combout\ : std_logic;
SIGNAL \inst1|cpu|Equal2~8_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_logic~9_combout\ : std_logic;
SIGNAL \inst1|cpu|E_invert_arith_src_msb~0_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_alu_subtract~3_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_alu_subtract~4_combout\ : std_logic;
SIGNAL \inst1|cpu|E_invert_arith_src_msb~1_combout\ : std_logic;
SIGNAL \inst1|cpu|E_invert_arith_src_msb~q\ : std_logic;
SIGNAL \inst1|cpu|R_src2_hi[15]~1_combout\ : std_logic;
SIGNAL \inst1|cpu|R_src2_hi[15]~2_combout\ : std_logic;
SIGNAL \inst1|cpu|R_src1[30]~15_combout\ : std_logic;
SIGNAL \inst1|cpu|E_src2[29]~14_combout\ : std_logic;
SIGNAL \SDRAM_DQ[19]~input_o\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux|src_payload~9_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[19]~46_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_uncond_cti_non_br~0_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_uncond_cti_non_br~1_combout\ : std_logic;
SIGNAL \inst1|cpu|R_ctrl_uncond_cti_non_br~q\ : std_logic;
SIGNAL \inst1|cpu|R_ctrl_br~q\ : std_logic;
SIGNAL \inst1|cpu|D_logic_op_raw[0]~1_combout\ : std_logic;
SIGNAL \inst1|cpu|E_src2[16]~12_combout\ : std_logic;
SIGNAL \SDRAM_DQ[20]~input_o\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux|src_payload~8_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~22_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[20]~45_combout\ : std_logic;
SIGNAL \inst1|cpu|E_src1[16]~12_combout\ : std_logic;
SIGNAL \inst1|cpu|R_src2_lo[15]~1_combout\ : std_logic;
SIGNAL \inst1|cpu|R_src2_lo[14]~2_combout\ : std_logic;
SIGNAL \inst1|cpu|E_src1[14]~14_combout\ : std_logic;
SIGNAL \inst1|cpu|E_src1[13]~15_combout\ : std_logic;
SIGNAL \inst1|cpu|R_src2_lo[13]~3_combout\ : std_logic;
SIGNAL \inst1|cpu|R_src2_lo[9]~7_combout\ : std_logic;
SIGNAL \inst1|cpu|R_src2_lo[7]~9_combout\ : std_logic;
SIGNAL \SDRAM_DQ[7]~input_o\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~0_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[7]~41_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[7]~42_combout\ : std_logic;
SIGNAL \inst1|cpu|R_src2_lo[1]~15_combout\ : std_logic;
SIGNAL \inst1|cpu|Add1~1\ : std_logic;
SIGNAL \inst1|cpu|Add1~3\ : std_logic;
SIGNAL \inst1|cpu|Add1~5\ : std_logic;
SIGNAL \inst1|cpu|Add1~7\ : std_logic;
SIGNAL \inst1|cpu|Add1~9\ : std_logic;
SIGNAL \inst1|cpu|Add1~11\ : std_logic;
SIGNAL \inst1|cpu|Add1~13\ : std_logic;
SIGNAL \inst1|cpu|Add1~15\ : std_logic;
SIGNAL \inst1|cpu|Add1~17\ : std_logic;
SIGNAL \inst1|cpu|Add1~19\ : std_logic;
SIGNAL \inst1|cpu|Add1~21\ : std_logic;
SIGNAL \inst1|cpu|Add1~23\ : std_logic;
SIGNAL \inst1|cpu|Add1~25\ : std_logic;
SIGNAL \inst1|cpu|Add1~26_combout\ : std_logic;
SIGNAL \inst1|cpu|Add2~1\ : std_logic;
SIGNAL \inst1|cpu|Add2~3\ : std_logic;
SIGNAL \inst1|cpu|Add2~5\ : std_logic;
SIGNAL \inst1|cpu|Add2~7\ : std_logic;
SIGNAL \inst1|cpu|Add2~9\ : std_logic;
SIGNAL \inst1|cpu|Add2~11\ : std_logic;
SIGNAL \inst1|cpu|Add2~13\ : std_logic;
SIGNAL \inst1|cpu|Add2~15\ : std_logic;
SIGNAL \inst1|cpu|Add2~17\ : std_logic;
SIGNAL \inst1|cpu|Add2~19\ : std_logic;
SIGNAL \inst1|cpu|Add2~21\ : std_logic;
SIGNAL \inst1|cpu|Add2~23\ : std_logic;
SIGNAL \inst1|cpu|Add2~25\ : std_logic;
SIGNAL \inst1|cpu|Add2~26_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc[11]~13_combout\ : std_logic;
SIGNAL \inst1|cpu|Equal101~3_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_exception~0_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_exception~1_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_break~0_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_exception~4_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_exception~combout\ : std_logic;
SIGNAL \inst1|cpu|R_ctrl_exception~q\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_break~1_combout\ : std_logic;
SIGNAL \inst1|cpu|R_ctrl_break~q\ : std_logic;
SIGNAL \inst1|cpu|W_status_reg_pie_inst_nxt~2_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc_sel_nxt.10~0_combout\ : std_logic;
SIGNAL \inst1|cpu|Add2~22_combout\ : std_logic;
SIGNAL \inst1|cpu|E_arith_result[11]~3_combout\ : std_logic;
SIGNAL \inst1|cpu|Add1~18_combout\ : std_logic;
SIGNAL \inst1|cpu|Add2~18_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc[7]~16_combout\ : std_logic;
SIGNAL \inst1|cpu|Add1~14_combout\ : std_logic;
SIGNAL \inst1|cpu|Add2~14_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc[5]~18_combout\ : std_logic;
SIGNAL \inst1|cpu|Add2~12_combout\ : std_logic;
SIGNAL \inst1|cpu|Add1~12_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc[4]~19_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc_plus_one[0]~1\ : std_logic;
SIGNAL \inst1|cpu|F_pc_plus_one[1]~3\ : std_logic;
SIGNAL \inst1|cpu|F_pc_plus_one[2]~5\ : std_logic;
SIGNAL \inst1|cpu|F_pc_plus_one[3]~6_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc_no_crst_nxt[3]~9_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc_plus_one[3]~7\ : std_logic;
SIGNAL \inst1|cpu|F_pc_plus_one[4]~8_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc_plus_one[4]~9\ : std_logic;
SIGNAL \inst1|cpu|F_pc_plus_one[5]~10_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc_plus_one[5]~11\ : std_logic;
SIGNAL \inst1|cpu|F_pc_plus_one[6]~13\ : std_logic;
SIGNAL \inst1|cpu|F_pc_plus_one[7]~14_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc_plus_one[7]~15\ : std_logic;
SIGNAL \inst1|cpu|F_pc_plus_one[8]~17\ : std_logic;
SIGNAL \inst1|cpu|F_pc_plus_one[9]~18_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc_no_crst_nxt[9]~11_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc_no_crst_nxt[9]~8_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc_plus_one[9]~19\ : std_logic;
SIGNAL \inst1|cpu|F_pc_plus_one[10]~21\ : std_logic;
SIGNAL \inst1|cpu|F_pc_plus_one[11]~22_combout\ : std_logic;
SIGNAL \inst1|cpu|Add1~27\ : std_logic;
SIGNAL \inst1|cpu|Add1~28_combout\ : std_logic;
SIGNAL \inst1|cpu|Add2~27\ : std_logic;
SIGNAL \inst1|cpu|Add2~28_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc[12]~12_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc_plus_one[11]~23\ : std_logic;
SIGNAL \inst1|cpu|F_pc_plus_one[12]~24_combout\ : std_logic;
SIGNAL \inst1|cpu|Add1~29\ : std_logic;
SIGNAL \inst1|cpu|Add1~31\ : std_logic;
SIGNAL \inst1|cpu|Add1~32_combout\ : std_logic;
SIGNAL \inst1|cpu|Add2~29\ : std_logic;
SIGNAL \inst1|cpu|Add2~31\ : std_logic;
SIGNAL \inst1|cpu|Add2~32_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc[14]~10_combout\ : std_logic;
SIGNAL \inst1|cpu|Add2~30_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc[13]~11_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc_plus_one[12]~25\ : std_logic;
SIGNAL \inst1|cpu|F_pc_plus_one[13]~26_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc_plus_one[13]~27\ : std_logic;
SIGNAL \inst1|cpu|F_pc_plus_one[14]~28_combout\ : std_logic;
SIGNAL \inst1|cpu|E_logic_result[16]~17_combout\ : std_logic;
SIGNAL \inst1|cpu|E_logic_result[15]~18_combout\ : std_logic;
SIGNAL \inst1|cpu|E_src1[17]~11_combout\ : std_logic;
SIGNAL \inst1|cpu|Add2~33\ : std_logic;
SIGNAL \inst1|cpu|Add2~34_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc[15]~9_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc_plus_one[14]~29\ : std_logic;
SIGNAL \inst1|cpu|F_pc_plus_one[15]~30_combout\ : std_logic;
SIGNAL \inst1|cpu|E_logic_result[17]~16_combout\ : std_logic;
SIGNAL \inst1|cpu|E_src1[18]~10_combout\ : std_logic;
SIGNAL \inst1|cpu|Add2~35\ : std_logic;
SIGNAL \inst1|cpu|Add2~36_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc[16]~8_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc_plus_one[15]~31\ : std_logic;
SIGNAL \inst1|cpu|F_pc_plus_one[16]~32_combout\ : std_logic;
SIGNAL \inst1|cpu|E_logic_result[18]~15_combout\ : std_logic;
SIGNAL \inst1|cpu|Equal122~3_combout\ : std_logic;
SIGNAL \inst1|cpu|E_src2[22]~6_combout\ : std_logic;
SIGNAL \inst1|cpu|E_logic_result[22]~11_combout\ : std_logic;
SIGNAL \inst1|cpu|E_src2[19]~9_combout\ : std_logic;
SIGNAL \inst1|cpu|E_src1[19]~9_combout\ : std_logic;
SIGNAL \inst1|cpu|Add1~33\ : std_logic;
SIGNAL \inst1|cpu|Add1~35\ : std_logic;
SIGNAL \inst1|cpu|Add1~37\ : std_logic;
SIGNAL \inst1|cpu|Add1~38_combout\ : std_logic;
SIGNAL \inst1|cpu|Add2~37\ : std_logic;
SIGNAL \inst1|cpu|Add2~38_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc[17]~7_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc_plus_one[16]~33\ : std_logic;
SIGNAL \inst1|cpu|F_pc_plus_one[17]~34_combout\ : std_logic;
SIGNAL \inst1|cpu|E_logic_result[19]~14_combout\ : std_logic;
SIGNAL \inst1|cpu|Equal122~2_combout\ : std_logic;
SIGNAL \inst1|cpu|E_logic_result[28]~6_combout\ : std_logic;
SIGNAL \inst1|cpu|E_src1[27]~1_combout\ : std_logic;
SIGNAL \inst1|cpu|E_src2[26]~2_combout\ : std_logic;
SIGNAL \inst1|cpu|E_src2[24]~4_combout\ : std_logic;
SIGNAL \inst1|cpu|E_src1[23]~5_combout\ : std_logic;
SIGNAL \inst1|cpu|E_src1[21]~7_combout\ : std_logic;
SIGNAL \inst1|cpu|E_src1[20]~8_combout\ : std_logic;
SIGNAL \inst1|cpu|Add2~39\ : std_logic;
SIGNAL \inst1|cpu|Add2~40_combout\ : std_logic;
SIGNAL \inst1|cpu|Add1~39\ : std_logic;
SIGNAL \inst1|cpu|Add1~40_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc[18]~6_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc_plus_one[17]~35\ : std_logic;
SIGNAL \inst1|cpu|F_pc_plus_one[18]~36_combout\ : std_logic;
SIGNAL \inst1|cpu|Add2~41\ : std_logic;
SIGNAL \inst1|cpu|Add2~42_combout\ : std_logic;
SIGNAL \inst1|cpu|Add1~41\ : std_logic;
SIGNAL \inst1|cpu|Add1~42_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc[19]~5_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc_plus_one[18]~37\ : std_logic;
SIGNAL \inst1|cpu|F_pc_plus_one[19]~38_combout\ : std_logic;
SIGNAL \inst1|cpu|Add2~43\ : std_logic;
SIGNAL \inst1|cpu|Add2~45\ : std_logic;
SIGNAL \inst1|cpu|Add2~46_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc[21]~3_combout\ : std_logic;
SIGNAL \inst1|cpu|Add2~44_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc[20]~4_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc_plus_one[19]~39\ : std_logic;
SIGNAL \inst1|cpu|F_pc_plus_one[20]~40_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc_plus_one[20]~41\ : std_logic;
SIGNAL \inst1|cpu|F_pc_plus_one[21]~42_combout\ : std_logic;
SIGNAL \inst1|cpu|Add2~47\ : std_logic;
SIGNAL \inst1|cpu|Add2~49\ : std_logic;
SIGNAL \inst1|cpu|Add2~51\ : std_logic;
SIGNAL \inst1|cpu|Add2~53\ : std_logic;
SIGNAL \inst1|cpu|Add2~54_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc[25]~0_combout\ : std_logic;
SIGNAL \inst1|cpu|Add1~43\ : std_logic;
SIGNAL \inst1|cpu|Add1~45\ : std_logic;
SIGNAL \inst1|cpu|Add1~47\ : std_logic;
SIGNAL \inst1|cpu|Add1~49\ : std_logic;
SIGNAL \inst1|cpu|Add1~51\ : std_logic;
SIGNAL \inst1|cpu|Add1~52_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc[24]~1_combout\ : std_logic;
SIGNAL \inst1|cpu|Add2~50_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc[23]~2_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc_plus_one[21]~43\ : std_logic;
SIGNAL \inst1|cpu|F_pc_plus_one[22]~44_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc_no_crst_nxt[22]~10_combout\ : std_logic;
SIGNAL \inst1|cpu|Add1~48_combout\ : std_logic;
SIGNAL \inst1|cpu|E_arith_result[24]~2_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc_no_crst_nxt[22]~7_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc_plus_one[22]~45\ : std_logic;
SIGNAL \inst1|cpu|F_pc_plus_one[23]~46_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc_plus_one[23]~47\ : std_logic;
SIGNAL \inst1|cpu|F_pc_plus_one[24]~48_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc_plus_one[24]~49\ : std_logic;
SIGNAL \inst1|cpu|F_pc_plus_one[25]~50_combout\ : std_logic;
SIGNAL \inst1|cpu|E_logic_result[27]~7_combout\ : std_logic;
SIGNAL \inst1|cpu|E_logic_result[23]~10_combout\ : std_logic;
SIGNAL \inst1|cpu|E_logic_result[26]~8_combout\ : std_logic;
SIGNAL \inst1|cpu|E_logic_result[25]~9_combout\ : std_logic;
SIGNAL \inst1|cpu|E_logic_result[24]~0_combout\ : std_logic;
SIGNAL \inst1|cpu|Equal122~0_combout\ : std_logic;
SIGNAL \inst1|cpu|Equal122~1_combout\ : std_logic;
SIGNAL \inst1|cpu|Equal122~4_combout\ : std_logic;
SIGNAL \inst1|cpu|E_logic_result[1]~32_combout\ : std_logic;
SIGNAL \inst1|cpu|E_logic_result[31]~29_combout\ : std_logic;
SIGNAL \inst1|cpu|E_logic_result[30]~30_combout\ : std_logic;
SIGNAL \inst1|cpu|E_logic_result[29]~31_combout\ : std_logic;
SIGNAL \inst1|cpu|Equal122~8_combout\ : std_logic;
SIGNAL \inst1|cpu|E_logic_result[5]~23_combout\ : std_logic;
SIGNAL \inst1|cpu|E_logic_result[10]~24_combout\ : std_logic;
SIGNAL \inst1|cpu|E_logic_result[9]~2_combout\ : std_logic;
SIGNAL \inst1|cpu|Equal122~6_combout\ : std_logic;
SIGNAL \inst1|cpu|Equal122~7_combout\ : std_logic;
SIGNAL \inst1|cpu|E_logic_result[13]~20_combout\ : std_logic;
SIGNAL \inst1|cpu|E_logic_result[12]~1_combout\ : std_logic;
SIGNAL \inst1|cpu|E_logic_result[11]~21_combout\ : std_logic;
SIGNAL \inst1|cpu|E_logic_result[14]~19_combout\ : std_logic;
SIGNAL \inst1|cpu|Equal122~5_combout\ : std_logic;
SIGNAL \inst1|cpu|Equal122~9_combout\ : std_logic;
SIGNAL \inst1|cpu|Equal122~10_combout\ : std_logic;
SIGNAL \inst1|cpu|Add2~63\ : std_logic;
SIGNAL \inst1|cpu|Add2~64_combout\ : std_logic;
SIGNAL \inst1|cpu|Add1~53\ : std_logic;
SIGNAL \inst1|cpu|Add1~55\ : std_logic;
SIGNAL \inst1|cpu|Add1~57\ : std_logic;
SIGNAL \inst1|cpu|Add1~59\ : std_logic;
SIGNAL \inst1|cpu|Add1~61\ : std_logic;
SIGNAL \inst1|cpu|Add1~63\ : std_logic;
SIGNAL \inst1|cpu|Add1~64_combout\ : std_logic;
SIGNAL \inst1|cpu|E_arith_result[32]~6_combout\ : std_logic;
SIGNAL \inst1|cpu|D_logic_op_raw[1]~0_combout\ : std_logic;
SIGNAL \inst1|cpu|E_cmp_result~0_combout\ : std_logic;
SIGNAL \inst1|cpu|W_cmp_result~q\ : std_logic;
SIGNAL \inst1|cpu|F_pc_no_crst_nxt[26]~4_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc_plus_one[25]~51\ : std_logic;
SIGNAL \inst1|cpu|F_pc_plus_one[26]~52_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc_no_crst_nxt[26]~5_combout\ : std_logic;
SIGNAL \inst1|cpu|Add1~56_combout\ : std_logic;
SIGNAL \inst1|cpu|E_arith_result[28]~1_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc_no_crst_nxt[26]~6_combout\ : std_logic;
SIGNAL \inst1|cpu|E_src1[28]~0_combout\ : std_logic;
SIGNAL \inst1|cpu|Add2~55\ : std_logic;
SIGNAL \inst1|cpu|Add2~57\ : std_logic;
SIGNAL \inst1|cpu|Add2~59\ : std_logic;
SIGNAL \inst1|cpu|Add2~61\ : std_logic;
SIGNAL \inst1|cpu|Add2~62_combout\ : std_logic;
SIGNAL \inst1|cpu|R_ctrl_shift_rot~q\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[29]~49_combout\ : std_logic;
SIGNAL \inst1|cpu|Add1~62_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[29]~50_combout\ : std_logic;
SIGNAL \inst1|cpu|E_alu_result[31]~7_combout\ : std_logic;
SIGNAL \inst1|cpu|E_alu_result[31]~8_combout\ : std_logic;
SIGNAL \inst1|cpu|E_alu_result[31]~13_combout\ : std_logic;
SIGNAL \inst1|cpu|W_rf_wr_data[31]~33_combout\ : std_logic;
SIGNAL \inst1|cpu|E_src2[30]~13_combout\ : std_logic;
SIGNAL \inst1|cpu|Add2~60_combout\ : std_logic;
SIGNAL \inst1|cpu|E_alu_result[30]~9_combout\ : std_logic;
SIGNAL \inst1|cpu|Add1~60_combout\ : std_logic;
SIGNAL \inst1|cpu|E_alu_result[30]~10_combout\ : std_logic;
SIGNAL \inst1|cpu|E_alu_result[30]~14_combout\ : std_logic;
SIGNAL \inst1|cpu|W_rf_wr_data[30]~34_combout\ : std_logic;
SIGNAL \inst1|cpu|R_src1[29]~16_combout\ : std_logic;
SIGNAL \inst1|cpu|Add2~58_combout\ : std_logic;
SIGNAL \inst1|cpu|E_alu_result[29]~11_combout\ : std_logic;
SIGNAL \inst1|cpu|Add1~58_combout\ : std_logic;
SIGNAL \inst1|cpu|E_alu_result[29]~12_combout\ : std_logic;
SIGNAL \inst1|cpu|E_alu_result[29]~15_combout\ : std_logic;
SIGNAL \inst1|cpu|W_rf_wr_data[29]~35_combout\ : std_logic;
SIGNAL \inst1|cpu|E_src2[28]~0_combout\ : std_logic;
SIGNAL \inst1|cpu|Add2~56_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[28]~32_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[28]~0_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[28]~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|W_rf_wr_data[28]~29_combout\ : std_logic;
SIGNAL \inst1|cpu|E_src2[27]~1_combout\ : std_logic;
SIGNAL \inst1|cpu|Add1~54_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[27]~33_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[27]~1_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[27]~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|W_rf_wr_data[27]~30_combout\ : std_logic;
SIGNAL \inst1|cpu|E_src1[26]~2_combout\ : std_logic;
SIGNAL \inst1|cpu|Add2~52_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[26]~34_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[26]~2_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[26]~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|W_rf_wr_data[26]~31_combout\ : std_logic;
SIGNAL \inst1|cpu|E_src1[25]~3_combout\ : std_logic;
SIGNAL \inst1|cpu|Add1~50_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[25]~35_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[25]~3_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[25]~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|W_rf_wr_data[25]~32_combout\ : std_logic;
SIGNAL \inst1|cpu|E_src1[24]~4_combout\ : std_logic;
SIGNAL \inst1|cpu|Add2~48_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[24]~29_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[24]~4_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[24]~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|W_rf_wr_data[24]~11_combout\ : std_logic;
SIGNAL \inst1|cpu|E_src2[23]~5_combout\ : std_logic;
SIGNAL \inst1|cpu|Add1~46_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[23]~36_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[23]~5_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[23]~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|W_rf_wr_data[23]~12_combout\ : std_logic;
SIGNAL \inst1|cpu|E_src2[21]~7_combout\ : std_logic;
SIGNAL \inst1|cpu|E_logic_result[21]~12_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[21]~38_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[21]~7_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[21]~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|W_rf_wr_data[21]~14_combout\ : std_logic;
SIGNAL \inst1|cpu|E_src2[20]~8_combout\ : std_logic;
SIGNAL \inst1|cpu|E_logic_result[20]~13_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[20]~39_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[20]~8_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[20]~feeder_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~20_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~33_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte2_data[4]~3_combout\ : std_logic;
SIGNAL \inst1|cpu|W_rf_wr_data[20]~15_combout\ : std_logic;
SIGNAL \inst1|cpu|E_st_data[19]~4_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~26_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[19]~25_combout\ : std_logic;
SIGNAL \inst1|cpu|E_st_data[20]~3_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~25_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[20]~24_combout\ : std_logic;
SIGNAL \inst1|cpu|E_st_data[21]~2_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~17_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[21]~16_combout\ : std_logic;
SIGNAL \inst1|cpu|E_st_data[22]~1_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~7_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[22]~4_combout\ : std_logic;
SIGNAL \inst1|cpu|E_st_data[23]~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~8_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[23]~5_combout\ : std_logic;
SIGNAL \inst1|cpu|E_mem_byte_en[2]~5_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_byteenable[2]~1_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~21_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~12_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~45_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~46_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[19]~29_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~48_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~30_combout\ : std_logic;
SIGNAL \inst1|cpu|E_st_data[17]~6_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~28_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[17]~27_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~14_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[16]~15_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~20_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[7]~3_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~23_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~21_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~34_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte2_data[3]~4_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[19]~40_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[19]~9_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[19]~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|W_rf_wr_data[19]~16_combout\ : std_logic;
SIGNAL \inst1|cpu|E_src2[18]~10_combout\ : std_logic;
SIGNAL \inst1|cpu|Add1~36_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[18]~41_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[18]~10_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[18]~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|W_rf_wr_data[18]~17_combout\ : std_logic;
SIGNAL \inst1|cpu|E_src2[17]~11_combout\ : std_logic;
SIGNAL \inst1|cpu|Add1~34_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[17]~42_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[17]~11_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[17]~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|W_rf_wr_data[17]~18_combout\ : std_logic;
SIGNAL \inst1|cpu|E_src1[9]~23_combout\ : std_logic;
SIGNAL \inst1|cpu|E_shift_rot_result_nxt[10]~24_combout\ : std_logic;
SIGNAL \inst1|cpu|E_shift_rot_result_nxt[11]~21_combout\ : std_logic;
SIGNAL \inst1|cpu|E_shift_rot_result_nxt[12]~1_combout\ : std_logic;
SIGNAL \inst1|cpu|E_shift_rot_result_nxt[13]~20_combout\ : std_logic;
SIGNAL \inst1|cpu|E_shift_rot_result_nxt[14]~19_combout\ : std_logic;
SIGNAL \inst1|cpu|E_shift_rot_result_nxt[15]~18_combout\ : std_logic;
SIGNAL \inst1|cpu|E_shift_rot_result_nxt[16]~17_combout\ : std_logic;
SIGNAL \inst1|cpu|E_shift_rot_result_nxt[17]~16_combout\ : std_logic;
SIGNAL \inst1|cpu|E_shift_rot_result_nxt[18]~15_combout\ : std_logic;
SIGNAL \inst1|cpu|E_shift_rot_result_nxt[19]~14_combout\ : std_logic;
SIGNAL \inst1|cpu|E_shift_rot_result_nxt[20]~13_combout\ : std_logic;
SIGNAL \inst1|cpu|E_shift_rot_result_nxt[21]~12_combout\ : std_logic;
SIGNAL \inst1|cpu|E_shift_rot_result_nxt[22]~11_combout\ : std_logic;
SIGNAL \inst1|cpu|E_shift_rot_result_nxt[23]~10_combout\ : std_logic;
SIGNAL \inst1|cpu|E_shift_rot_result_nxt[24]~0_combout\ : std_logic;
SIGNAL \inst1|cpu|E_shift_rot_result_nxt[25]~9_combout\ : std_logic;
SIGNAL \inst1|cpu|E_shift_rot_result_nxt[26]~8_combout\ : std_logic;
SIGNAL \inst1|cpu|E_shift_rot_result_nxt[27]~7_combout\ : std_logic;
SIGNAL \inst1|cpu|E_shift_rot_result_nxt[28]~6_combout\ : std_logic;
SIGNAL \inst1|cpu|E_shift_rot_result_nxt[29]~27_combout\ : std_logic;
SIGNAL \inst1|cpu|E_shift_rot_result_nxt[30]~29_combout\ : std_logic;
SIGNAL \inst1|cpu|E_shift_rot_result_nxt[31]~31_combout\ : std_logic;
SIGNAL \inst1|cpu|E_shift_rot_fill_bit~0_combout\ : std_logic;
SIGNAL \inst1|cpu|E_shift_rot_result_nxt[0]~30_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[1]~28_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_rshift8~0_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_rshift8~1_combout\ : std_logic;
SIGNAL \inst1|cpu|W_ienable_reg[16]~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|Equal101~1_combout\ : std_logic;
SIGNAL \inst1|cpu|Equal101~7_combout\ : std_logic;
SIGNAL \inst1|cpu|R_ctrl_wrctl_inst~q\ : std_logic;
SIGNAL \inst1|cpu|W_ienable_reg_nxt~0_combout\ : std_logic;
SIGNAL \inst1|cpu|W_ienable_reg_nxt~1_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|Add0~1\ : std_logic;
SIGNAL \inst1|jtag_uart|Add0~3\ : std_logic;
SIGNAL \inst1|jtag_uart|Add0~5\ : std_logic;
SIGNAL \inst1|jtag_uart|Add0~7\ : std_logic;
SIGNAL \inst1|jtag_uart|Add0~9\ : std_logic;
SIGNAL \inst1|jtag_uart|Add0~11\ : std_logic;
SIGNAL \inst1|jtag_uart|Add0~12_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|Add0~10_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|Add0~8_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|Add0~6_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|LessThan1~1_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|Add0~2_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|Add0~4_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|Add0~0_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|LessThan1~0_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|LessThan1~2_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|fifo_AF~q\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|always2~0_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_pause~0_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate~1_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate~q\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate1~feeder_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate1~q\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate2~feeder_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate2~q\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_pause~1_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q\ : std_logic;
SIGNAL \inst1|jtag_uart|pause_irq~0_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|pause_irq~q\ : std_logic;
SIGNAL \inst1|jtag_uart|ien_AF~feeder_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|ien_AE~2_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|ien_AF~q\ : std_logic;
SIGNAL \inst1|jtag_uart|av_readdata[8]~1_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|LessThan0~0_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|LessThan0~1_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|fifo_AE~q\ : std_logic;
SIGNAL \inst1|jtag_uart|ien_AE~feeder_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|ien_AE~q\ : std_logic;
SIGNAL \inst1|cpu|W_ipending_reg_nxt[16]~0_combout\ : std_logic;
SIGNAL \inst1|cpu|E_control_rd_data[1]~0_combout\ : std_logic;
SIGNAL \inst1|cpu|E_control_rd_data[16]~4_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[16]~43_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[16]~12_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[16]~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|W_rf_wr_data[16]~19_combout\ : std_logic;
SIGNAL \inst1|cpu|W_rf_wr_data[16]~20_combout\ : std_logic;
SIGNAL \inst1|cpu|E_src1[15]~13_combout\ : std_logic;
SIGNAL \inst1|cpu|Add1~30_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[15]~44_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[15]~13_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[15]~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|W_rf_wr_data[15]~21_combout\ : std_logic;
SIGNAL \inst1|cpu|E_src1[7]~25_combout\ : std_logic;
SIGNAL \inst1|cpu|E_logic_result[7]~4_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[7]~25_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|addr_router_001|Equal3~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|addr_router_001|Equal3~1_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~3_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~4_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|rvalid~0_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ : std_logic;
SIGNAL \inst1|jtag_uart|t_dav~q\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|tck_t_dav~0_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|tck_t_dav~q\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|r_ena~0_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~8_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~1_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~2_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid~q\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~6_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~17_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~18_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~19_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~20_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~21_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~15_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~16_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~13_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~14_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~11_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~12_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~9_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~10_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~5_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~7_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~0_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~3_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~1_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~q\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read~0_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read~q\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read1~q\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read2~feeder_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read2~q\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read_req~q\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid0~1_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid0~2_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid0~q\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ : std_logic;
SIGNAL \inst1|jtag_uart|r_val~0_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\ : std_logic;
SIGNAL \inst1|jtag_uart|woverflow~3_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|woverflow~2_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|woverflow~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[14]~6_combout\ : std_logic;
SIGNAL \SDRAM_DQ[14]~input_o\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~15_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~25_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[14]~7_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte1_data[6]~6_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte1_data_en~0_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[14]~45_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[14]~14_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[14]~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|W_rf_wr_data[14]~22_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~10_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~16_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~8_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~37_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~38_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[28]~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~15_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[25]~7_combout\ : std_logic;
SIGNAL \inst1|cpu|d_writedata[26]~feeder_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~11_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~17_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[26]~8_combout\ : std_logic;
SIGNAL \inst1|cpu|d_writedata[27]~feeder_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~20_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[27]~19_combout\ : std_logic;
SIGNAL \inst1|cpu|d_writedata[28]~feeder_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~19_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[28]~18_combout\ : std_logic;
SIGNAL \inst1|cpu|d_writedata[29]~feeder_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~32_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[29]~31_combout\ : std_logic;
SIGNAL \inst1|cpu|d_writedata[30]~feeder_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~31_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[30]~30_combout\ : std_logic;
SIGNAL \inst1|cpu|d_writedata[31]~feeder_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~30_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[31]~29_combout\ : std_logic;
SIGNAL \inst1|cpu|E_mem_byte_en[3]~4_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_byteenable[3]~2_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~19_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[9]~37_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[9]~38_combout\ : std_logic;
SIGNAL \inst1|cpu|E_src1[5]~22_combout\ : std_logic;
SIGNAL \inst1|cpu|Add2~10_combout\ : std_logic;
SIGNAL \inst1|cpu|Add1~10_combout\ : std_logic;
SIGNAL \inst1|cpu|E_arith_result[5]~0_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[5]~22_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|addr_router_001|Equal5~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|addr_router_001|Equal5~1_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|always2~0_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|av_waitrequest~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[13]~8_combout\ : std_logic;
SIGNAL \SDRAM_DQ[13]~input_o\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~26_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[13]~9_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte1_data[5]~5_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[13]~46_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[13]~15_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[13]~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|W_rf_wr_data[13]~23_combout\ : std_logic;
SIGNAL \inst1|cpu|E_src1[4]~21_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc_plus_one[2]~4_combout\ : std_logic;
SIGNAL \inst1|cpu|E_logic_result[4]~22_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[4]~21_combout\ : std_logic;
SIGNAL \inst1|timer|read_mux_out[4]~9_combout\ : std_logic;
SIGNAL \inst1|timer|read_mux_out~10_combout\ : std_logic;
SIGNAL \inst1|timer|read_mux_out[4]~11_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[12]~10_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~27_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[12]~11_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte1_data[4]~4_combout\ : std_logic;
SIGNAL \inst1|cpu|W_rf_wr_data[12]~24_combout\ : std_logic;
SIGNAL \inst1|cpu|E_src1[11]~17_combout\ : std_logic;
SIGNAL \inst1|cpu|Add1~22_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[11]~47_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[11]~17_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[11]~feeder_combout\ : std_logic;
SIGNAL \SDRAM_DQ[11]~input_o\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[11]~12_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[11]~19_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte1_data[3]~3_combout\ : std_logic;
SIGNAL \inst1|cpu|W_rf_wr_data[11]~25_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~9_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[24]~6_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~20_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[8]~39_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[8]~40_combout\ : std_logic;
SIGNAL \inst1|cpu|R_src2_lo[2]~14_combout\ : std_logic;
SIGNAL \inst1|cpu|E_logic_result[2]~25_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[2]~19_combout\ : std_logic;
SIGNAL \inst1|timer|period_l_register[0]~3_combout\ : std_logic;
SIGNAL \inst1|timer|internal_counter[0]~33\ : std_logic;
SIGNAL \inst1|timer|internal_counter[1]~34_combout\ : std_logic;
SIGNAL \inst1|timer|period_l_register[1]~2_combout\ : std_logic;
SIGNAL \inst1|timer|internal_counter[1]~35\ : std_logic;
SIGNAL \inst1|timer|internal_counter[2]~36_combout\ : std_logic;
SIGNAL \inst1|timer|period_l_register[2]~1_combout\ : std_logic;
SIGNAL \inst1|timer|internal_counter[2]~37\ : std_logic;
SIGNAL \inst1|timer|internal_counter[3]~38_combout\ : std_logic;
SIGNAL \inst1|timer|period_l_register[3]~0_combout\ : std_logic;
SIGNAL \inst1|timer|counter_snapshot[3]~0_combout\ : std_logic;
SIGNAL \inst1|timer|Equal6~4_combout\ : std_logic;
SIGNAL \inst1|timer|read_mux_out[3]~13_combout\ : std_logic;
SIGNAL \inst1|timer|control_register[3]~feeder_combout\ : std_logic;
SIGNAL \inst1|timer|Equal6~5_combout\ : std_logic;
SIGNAL \inst1|timer|read_mux_out[3]~12_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_1|rsp_xbar_mux|src_payload~2_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|ac~0_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|ac~1_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|ac~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~13_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~28_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~14_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte1_data[2]~2_combout\ : std_logic;
SIGNAL \inst1|cpu|W_rf_wr_data[10]~26_combout\ : std_logic;
SIGNAL \inst1|cpu|d_writedata[27]~4_combout\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|m0_write~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_1|limiter|last_dest_id[0]~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_1|limiter|save_dest_id~2_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_1|limiter|suppress_change_dest_id~1_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_1|clock_crossing_bridge_m0_translator_avalon_universal_master_0_agent|cp_valid~2_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_1|limiter|nonposted_cmd_accepted~combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_1|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_1|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_1|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_1|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_1|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_1|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_1|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_1|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_1|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_1|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_1|limiter|response_sink_accepted~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_1|limiter|pending_response_count[0]~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_1|limiter|has_pending_responses~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_1|limiter|has_pending_responses~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_1|limiter|cmd_src_valid[0]~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_1|sysid_control_slave_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_1|sysid_control_slave_translator|wait_latency_counter~1_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_1|sysid_control_slave_translator|av_waitrequest_generated~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_1|sysid_control_slave_translator|wait_latency_counter[0]~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_1|sysid_control_slave_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_1|sysid_control_slave_translator|read_latency_shift_reg~1_combout\ : std_logic;
SIGNAL \inst1|timer|counter_snapshot[2]~1_combout\ : std_logic;
SIGNAL \inst1|timer|read_mux_out[2]~15_combout\ : std_logic;
SIGNAL \inst1|timer|read_mux_out[2]~14_combout\ : std_logic;
SIGNAL \inst1|timer|control_register[2]~feeder_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|rvalid~1_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|rvalid~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~2_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~3_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte1_data[7]~7_combout\ : std_logic;
SIGNAL \inst1|cpu|av_fill_bit~0_combout\ : std_logic;
SIGNAL \inst1|cpu|av_fill_bit~1_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~29_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~15_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~16_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte1_data[1]~1_combout\ : std_logic;
SIGNAL \inst1|cpu|W_rf_wr_data[9]~27_combout\ : std_logic;
SIGNAL \inst1|cpu|R_src2_lo[8]~8_combout\ : std_logic;
SIGNAL \inst1|cpu|E_logic_result[8]~3_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[8]~24_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~30_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~17_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~18_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte1_data[0]~0_combout\ : std_logic;
SIGNAL \inst1|cpu|W_rf_wr_data[8]~28_combout\ : std_logic;
SIGNAL \inst1|cpu|E_src1[3]~20_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc_plus_one[1]~2_combout\ : std_logic;
SIGNAL \inst1|cpu|E_logic_result[3]~26_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[3]~20_combout\ : std_logic;
SIGNAL \inst1|led_out|data_out[7]~feeder_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|addr_router_001|Equal4~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|addr_router_001|Equal4~1_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~5_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|led_out_s1_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|led_out_s1_translator|av_waitrequest_generated~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg~4_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|led_out_s1_translator|wait_latency_counter[0]~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|led_out_s1_translator|wait_latency_counter~1_combout\ : std_logic;
SIGNAL \inst1|led_out|always0~0_combout\ : std_logic;
SIGNAL \inst1|led_out|always0~1_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[0]~feeder_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[1]~feeder_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[2]~feeder_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[5]~feeder_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|av_readdata[7]~0_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte0_data_nxt[7]~16_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte0_data_nxt[7]~42_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte0_data_nxt[7]~17_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte0_data_nxt[7]~18_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte0_data[2]~0_combout\ : std_logic;
SIGNAL \inst1|cpu|W_rf_wr_data[7]~0_combout\ : std_logic;
SIGNAL \inst1|cpu|E_src1[6]~26_combout\ : std_logic;
SIGNAL \inst1|cpu|E_logic_result[6]~5_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[6]~26_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte0_data_nxt[6]~20_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|av_readdata[6]~2_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte0_data_nxt[6]~19_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte0_data_nxt[6]~43_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte0_data_nxt[6]~21_combout\ : std_logic;
SIGNAL \inst1|cpu|W_rf_wr_data[6]~1_combout\ : std_logic;
SIGNAL \inst1|cpu|d_writedata[25]~6_combout\ : std_logic;
SIGNAL \inst1|timer|Equal6~3_combout\ : std_logic;
SIGNAL \inst1|timer|counter_snapshot[1]~2_combout\ : std_logic;
SIGNAL \inst1|timer|read_mux_out[1]~17_combout\ : std_logic;
SIGNAL \inst1|timer|Equal6~0_combout\ : std_logic;
SIGNAL \inst1|timer|read_mux_out[1]~18_combout\ : std_logic;
SIGNAL \inst1|timer|read_mux_out[1]~16_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_1|rsp_xbar_mux|src_payload~3_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte0_data_nxt[5]~23_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~10_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|av_readdata[5]~3_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte0_data_nxt[5]~22_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte0_data_nxt[5]~44_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte0_data_nxt[5]~24_combout\ : std_logic;
SIGNAL \inst1|cpu|W_rf_wr_data[5]~2_combout\ : std_logic;
SIGNAL \inst1|cpu|d_writedata[3]~feeder_combout\ : std_logic;
SIGNAL \inst1|timer|delayed_unxcounter_is_zeroxx0~q\ : std_logic;
SIGNAL \inst1|timer|status_wr_strobe~2_combout\ : std_logic;
SIGNAL \inst1|timer|timeout_occurred~0_combout\ : std_logic;
SIGNAL \inst1|timer|timeout_occurred~q\ : std_logic;
SIGNAL \inst1|timer|read_mux_out[0]~21_combout\ : std_logic;
SIGNAL \inst1|timer|read_mux_out[0]~19_combout\ : std_logic;
SIGNAL \inst1|timer|counter_snapshot[0]~3_combout\ : std_logic;
SIGNAL \inst1|timer|read_mux_out[0]~20_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_1|rsp_xbar_mux|src_payload~4_combout\ : std_logic;
SIGNAL \SDRAM_DQ[4]~input_o\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte0_data_nxt[4]~26_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|av_readdata[4]~4_combout\ : std_logic;
SIGNAL \inst1|led_out|data_out[4]~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte0_data_nxt[4]~25_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte0_data_nxt[4]~45_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte0_data_nxt[4]~27_combout\ : std_logic;
SIGNAL \inst1|cpu|W_rf_wr_data[4]~3_combout\ : std_logic;
SIGNAL \inst1|cpu|E_st_data[16]~7_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~3_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable[16]~0_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|readdata[16]~feeder_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux|src_payload~6_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[16]~28_combout\ : std_logic;
SIGNAL \inst1|cpu|E_src1[12]~16_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc_plus_one[10]~20_combout\ : std_logic;
SIGNAL \inst1|cpu|Add1~24_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[12]~30_combout\ : std_logic;
SIGNAL \inst1|cpu|Add2~24_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[12]~16_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[12]~feeder_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|addr_router_001|Equal1~1_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|addr_router_001|Equal1~2_combout\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|cmd_fifo|next_in_wr_ptr~3_combout\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|cmd_fifo|next_in_wr_ptr[1]~5_combout\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|cmd_fifo|next_in_wr_ptr[2]~6_combout\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|cmd_fifo|Add1~1_combout\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|cmd_fifo|next_out_rd_ptr[2]~0_combout\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|cmd_fifo|bin2gray~0_combout\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|cmd_fifo|read_crosser|sync[1].u|din_s1~feeder_combout\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|cmd_fifo|read_crosser|sync[1].u|din_s1~q\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|cmd_fifo|read_crosser|sync[2].u|din_s1~feeder_combout\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|cmd_fifo|read_crosser|sync[2].u|din_s1~q\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|cmd_fifo|full~0_combout\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|cmd_fifo|Add1~0_combout\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|cmd_fifo|read_crosser|sync[0].u|din_s1~feeder_combout\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|cmd_fifo|read_crosser|sync[0].u|din_s1~q\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|cmd_fifo|read_crosser|sync[0].u|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|cmd_fifo|full~1_combout\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|cmd_fifo|full~q\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|cmd_fifo|next_in_wr_ptr~2_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~1_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]~2_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~5_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~7_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~9_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~8_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~6_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~4_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[8]~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent|m0_write~2_combout\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|cmd_fifo|next_in_wr_ptr~7_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_1|addr_router|always1~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_1|cmd_xbar_demux|WideOr0~1_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_1|cmd_xbar_demux|WideOr0~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_1|cmd_xbar_demux|WideOr0~2_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_1|limiter|suppress_change_dest_id~0_combout\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|cmd_fifo|internal_out_ready~1_combout\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|old_read~0_combout\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|old_read~q\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|pending_read_count[0]~1_combout\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|pending_read_count[2]~0_combout\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|Add1~1_combout\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|Add1~0_combout\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|rsp_fifo|in_space_avail[0]~3_combout\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|rsp_fifo|next_in_rd_ptr[0]~0_combout\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|rsp_fifo|in_space_avail[0]~4\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|rsp_fifo|in_space_avail[1]~5_combout\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|LessThan0~0_combout\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|rsp_fifo|in_space_avail[1]~6\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|rsp_fifo|in_space_avail[2]~7_combout\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|LessThan0~1_combout\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|stop_cmd_r~q\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|cmd_fifo|internal_out_ready~0_combout\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|cmd_fifo|internal_out_ready~2_combout\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|cmd_fifo|Add0~0_combout\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|cmd_fifo|write_crosser|sync[0].u|din_s1~feeder_combout\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|cmd_fifo|write_crosser|sync[0].u|din_s1~q\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|cmd_fifo|Equal0~0_combout\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|cmd_fifo|in_wr_ptr_gray[2]~feeder_combout\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|cmd_fifo|write_crosser|sync[2].u|din_s1~feeder_combout\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|cmd_fifo|write_crosser|sync[2].u|din_s1~q\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|cmd_fifo|bin2gray~1_combout\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|cmd_fifo|write_crosser|sync[1].u|din_s1~feeder_combout\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|cmd_fifo|write_crosser|sync[1].u|din_s1~q\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|cmd_fifo|write_crosser|sync[1].u|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|cmd_fifo|Equal0~1_combout\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|cmd_fifo|Equal0~2_combout\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|cmd_fifo|empty~q\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|cmd_fifo|out_valid~q\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|m0_read~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_1|cmd_xbar_demux|src1_valid~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_1|cmd_xbar_demux|src1_valid~1_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_1|timer_s1_translator|av_waitrequest_generated~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_1|timer_s1_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_1|timer_s1_translator|wait_latency_counter[0]~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_1|timer_s1_translator|wait_latency_counter~1_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_1|timer_s1_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_1|timer_s1_translator|read_latency_shift_reg~1_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_1|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][48]~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_1|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_1|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][48]~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_1|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][48]~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_1|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_1|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][48]~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_1|clock_crossing_bridge_m0_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\ : std_logic;
SIGNAL \inst1|clock_crossing_bridge|rsp_fifo|next_in_wr_ptr~0_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte0_data_nxt[3]~29_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~4_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_single_step_mode~q\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~9_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|readdata[3]~feeder_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|av_readdata[3]~5_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte0_data_nxt[3]~28_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte0_data_nxt[3]~46_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte0_data_nxt[3]~30_combout\ : std_logic;
SIGNAL \inst1|cpu|W_rf_wr_data[3]~4_combout\ : std_logic;
SIGNAL \inst1|cpu|d_writedata[31]~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~29_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[15]~28_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~11_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux|src_payload~4_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[13]~24_combout\ : std_logic;
SIGNAL \inst1|cpu|Equal101~0_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_br_cmp~0_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_br_cmp~2_combout\ : std_logic;
SIGNAL \inst1|cpu|R_ctrl_br_cmp~q\ : std_logic;
SIGNAL \inst1|cpu|E_alu_result~6_combout\ : std_logic;
SIGNAL \inst1|led_out|data_out[2]~feeder_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|av_readdata[2]~6_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte0_data_nxt[2]~31_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte0_data_nxt[2]~47_combout\ : std_logic;
SIGNAL \SDRAM_DQ[2]~input_o\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte0_data_nxt[2]~32_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte0_data_nxt[2]~33_combout\ : std_logic;
SIGNAL \inst1|cpu|W_rf_wr_data[2]~5_combout\ : std_logic;
SIGNAL \inst1|cpu|d_writedata[30]~1_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~18_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[14]~17_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~17_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[27]~33_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[27]~34_combout\ : std_logic;
SIGNAL \inst1|cpu|E_src1[22]~6_combout\ : std_logic;
SIGNAL \inst1|cpu|Add1~44_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[22]~37_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[22]~6_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[22]~feeder_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|addr_router_001|Equal2~1_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|addr_router_001|Equal2~2_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|addr_router_001|Equal2~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|addr_router_001|Equal2~3_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|addr_router_001|Equal2~4_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|addr_router_001|Equal3~2_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg~2_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg~3_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~6_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]~2_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~8_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~7_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~5_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~1_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~5_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|crosser|clock_xer|take_in_data~combout\ : std_logic;
SIGNAL \inst1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ : std_logic;
SIGNAL \inst1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ : std_logic;
SIGNAL \inst1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ : std_logic;
SIGNAL \inst1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ : std_logic;
SIGNAL \inst1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|pll_pll_slave_translator|waitrequest_reset_override~feeder_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|pll_pll_slave_translator|waitrequest_reset_override~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|crosser|clock_xer|in_data_toggle~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|crosser|clock_xer|in_data_toggle~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|din_s1~feeder_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|din_s1~q\ : std_logic;
SIGNAL \inst1|pll|wire_pfdena_reg_ena~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|pll_pll_slave_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|crosser|clock_xer|in_data_buffer[105]~feeder_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|crosser|clock_xer|out_data_buffer[105]~feeder_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|crosser|clock_xer|in_data_buffer[67]~feeder_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|crosser|clock_xer|out_data_buffer[67]~feeder_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][105]~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~5_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][105]~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|din_s1~feeder_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|din_s1~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|din_s1~feeder_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|din_s1~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|crosser_001|clock_xer|in_ready~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|read~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent|rp_valid~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent|uncompressor|sink_ready~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|din_s1~feeder_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|din_s1~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|crosser|clock_xer|take_in_data~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|crosser|clock_xer|take_in_data~1_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~1_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|addr_router_001|Equal2~5_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~2_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_demux_001|WideOr0~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_demux_001|WideOr0~1_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~7_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~8_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~9_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]~3_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]~1_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~4_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][67]~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~13_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][67]~feeder_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always6~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][67]~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~11_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always5~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][67]~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~9_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always4~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][67]~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~7_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always3~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][67]~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always2~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][67]~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~15_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~14_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[67]~feeder_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|crosser_001|clock_xer|take_in_data~combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~12_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[8][67]~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~14_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][67]~15_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][67]~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][67]~12_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][67]~13_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][67]~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][67]~10_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][67]~11_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][67]~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][67]~8_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][67]~9_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][67]~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][67]~6_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][67]~7_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][67]~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][67]~4_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][67]~5_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][67]~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]~2_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]~3_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]~1_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~13_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~10_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_aligning_data_nxt~0_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_aligning_data_nxt~1_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_aligning_data_nxt~2_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_aligning_data~q\ : std_logic;
SIGNAL \inst1|led_out|data_out[1]~feeder_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|av_readdata[1]~7_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte0_data_nxt[1]~34_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte0_data_nxt[1]~48_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|crosser|clock_xer|in_data_buffer[1]~feeder_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|crosser|clock_xer|in_data_buffer[38]~feeder_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|crosser|clock_xer|out_data_buffer[38]~feeder_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|crosser|clock_xer|in_data_buffer[39]~feeder_combout\ : std_logic;
SIGNAL \inst1|pll|wire_pfdena_reg_ena~1_combout\ : std_logic;
SIGNAL \inst1|pll|pfdena_reg~0_combout\ : std_logic;
SIGNAL \inst1|pll|pfdena_reg~q\ : std_logic;
SIGNAL \inst1|pll|readdata[1]~0_combout\ : std_logic;
SIGNAL \inst1|pll|readdata[1]~1_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]~feeder_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|always0~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|out_data[1]~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|crosser_001|clock_xer|out_valid~combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte0_data_nxt[1]~35_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte0_data_nxt[1]~36_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte0_data_nxt[1]~49_combout\ : std_logic;
SIGNAL \inst1|cpu|W_ienable_reg[1]~feeder_combout\ : std_logic;
SIGNAL \inst1|timer|irq~combout\ : std_logic;
SIGNAL \inst1|irq_synchronizer|sync|sync[0].u|din_s1~q\ : std_logic;
SIGNAL \inst1|irq_synchronizer|sync|sync[0].u|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \inst1|irq_synchronizer|sync|sync[0].u|dreg[1]~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|W_ipending_reg_nxt[1]~1_combout\ : std_logic;
SIGNAL \inst1|cpu|E_control_rd_data[1]~1_combout\ : std_logic;
SIGNAL \inst1|cpu|W_rf_wr_data[1]~6_combout\ : std_logic;
SIGNAL \inst1|cpu|W_rf_wr_data[1]~7_combout\ : std_logic;
SIGNAL \inst1|cpu|d_writedata[29]~2_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~15_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~24_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[13]~13_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~5_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[26]~14_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[26]~15_combout\ : std_logic;
SIGNAL \inst1|cpu|d_writedata[6]~feeder_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~24_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[6]~23_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~1_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[5]~4_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~14_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[5]~12_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~14_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux|src_payload~7_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[21]~29_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_b_is_dst~0_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_b_is_dst~1_combout\ : std_logic;
SIGNAL \inst1|cpu|D_dst_regnum[4]~4_combout\ : std_logic;
SIGNAL \inst1|cpu|d_writedata[28]~3_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~12_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[12]~9_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[11]~6_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~27_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~73_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~74_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[14]~feeder_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~16_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[11]~14_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~4_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[25]~12_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[25]~13_combout\ : std_logic;
SIGNAL \inst1|cpu|D_dst_regnum[3]~5_combout\ : std_logic;
SIGNAL \inst1|cpu|d_writedata[4]~feeder_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~13_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[4]~10_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[3]~2_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[3]~11_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[2]~1_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[4]~3_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~33_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~34_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|DRsize.000~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|DRsize.000~q\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[0]~5_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|Mux37~0_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~10_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[0]~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~0_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~11_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~12_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[1]~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~1_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~14_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~15_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[2]~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~2_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~16_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~17_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[3]~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~3_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~18_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~19_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[4]~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~12_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[1]~18_combout\ : std_logic;
SIGNAL \inst1|cpu|Equal2~6_combout\ : std_logic;
SIGNAL \inst1|cpu|Equal2~10_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_implicit_dst_retaddr~0_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_implicit_dst_eretaddr~0_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_implicit_dst_eretaddr~1_combout\ : std_logic;
SIGNAL \inst1|cpu|D_dst_regnum[4]~0_combout\ : std_logic;
SIGNAL \inst1|cpu|D_dst_regnum[2]~1_combout\ : std_logic;
SIGNAL \inst1|cpu|d_writedata[26]~5_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~21_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[10]~20_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~25_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~26_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~71_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~72_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[15]~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~75_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~76_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~29_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~77_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~78_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[12]~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~27_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~22_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[9]~21_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~26_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux|src_payload~10_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[15]~49_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_exception~2_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_exception~3_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_retaddr~1_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_retaddr~2_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_retaddr~3_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_retaddr~4_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_retaddr~5_combout\ : std_logic;
SIGNAL \inst1|cpu|R_ctrl_retaddr~q\ : std_logic;
SIGNAL \inst1|cpu|R_src1~11_combout\ : std_logic;
SIGNAL \inst1|cpu|R_src1[1]~12_combout\ : std_logic;
SIGNAL \inst1|cpu|Add2~2_combout\ : std_logic;
SIGNAL \inst1|cpu|Add1~2_combout\ : std_logic;
SIGNAL \inst1|cpu|E_arith_result[1]~4_combout\ : std_logic;
SIGNAL \inst1|cpu|E_mem_byte_en[0]~7_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~24_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[18]~47_combout\ : std_logic;
SIGNAL \inst1|cpu|E_wrctl_status~0_combout\ : std_logic;
SIGNAL \inst1|cpu|W_status_reg_pie_inst_nxt~3_combout\ : std_logic;
SIGNAL \inst1|cpu|W_bstatus_reg_inst_nxt~0_combout\ : std_logic;
SIGNAL \inst1|cpu|W_bstatus_reg_inst_nxt~1_combout\ : std_logic;
SIGNAL \inst1|cpu|W_bstatus_reg~q\ : std_logic;
SIGNAL \inst1|cpu|W_status_reg_pie_inst_nxt~4_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_crst~0_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_crst~1_combout\ : std_logic;
SIGNAL \inst1|cpu|R_ctrl_crst~q\ : std_logic;
SIGNAL \inst1|cpu|E_wrctl_estatus~0_combout\ : std_logic;
SIGNAL \inst1|cpu|W_estatus_reg_inst_nxt~0_combout\ : std_logic;
SIGNAL \inst1|cpu|W_estatus_reg_inst_nxt~1_combout\ : std_logic;
SIGNAL \inst1|cpu|W_estatus_reg~q\ : std_logic;
SIGNAL \inst1|cpu|W_status_reg_pie_inst_nxt~5_combout\ : std_logic;
SIGNAL \inst1|cpu|W_status_reg_pie_inst_nxt~6_combout\ : std_logic;
SIGNAL \inst1|cpu|W_status_reg_pie~q\ : std_logic;
SIGNAL \inst1|cpu|D_iw[9]~0_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[18]~57_combout\ : std_logic;
SIGNAL \inst1|cpu|D_dst_regnum[1]~2_combout\ : std_logic;
SIGNAL \inst1|cpu|D_dst_regnum[1]~3_combout\ : std_logic;
SIGNAL \inst1|cpu|R_src1[0]~13_combout\ : std_logic;
SIGNAL \inst1|cpu|Add2~0_combout\ : std_logic;
SIGNAL \inst1|cpu|Add1~0_combout\ : std_logic;
SIGNAL \inst1|cpu|E_arith_result[0]~5_combout\ : std_logic;
SIGNAL \inst1|cpu|E_mem_byte_en[1]~6_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_byteenable[1]~3_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~6_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[12]~16_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[12]~17_combout\ : std_logic;
SIGNAL \inst1|cpu|Equal2~1_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_logic~8_combout\ : std_logic;
SIGNAL \inst1|cpu|R_ctrl_logic~q\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[9]~31_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[9]~23_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[9]~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetlatch~0_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetlatch~q\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~51_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[6]~13\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg~4_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[7]~7_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~32_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~15_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~52_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~53_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[32]~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg~5_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[6]~6_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~33_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~16_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[31]~54_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[31]~7_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg~6_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[5]~5_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[29]~8_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~17_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~55_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~56_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[30]~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg~7_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[4]~4_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~26_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~18_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~57_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~58_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg~8_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[3]~3_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~18_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[10]~35_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[10]~36_combout\ : std_logic;
SIGNAL \inst1|cpu|R_src2_lo[4]~12_combout\ : std_logic;
SIGNAL \inst1|cpu|Add1~8_combout\ : std_logic;
SIGNAL \inst1|cpu|Add2~8_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc[2]~20_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[2]~2_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~25_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[17]~48_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[17]~58_combout\ : std_logic;
SIGNAL \inst1|cpu|D_dst_regnum[0]~6_combout\ : std_logic;
SIGNAL \inst1|cpu|E_src1[8]~24_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc_plus_one[6]~12_combout\ : std_logic;
SIGNAL \inst1|cpu|Add1~16_combout\ : std_logic;
SIGNAL \inst1|cpu|Add2~16_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc[6]~17_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~0_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~7_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|readdata[0]~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[0]~19_combout\ : std_logic;
SIGNAL \SDRAM_DQ[0]~input_o\ : std_logic;
SIGNAL \inst1|cpu|F_iw[0]~20_combout\ : std_logic;
SIGNAL \inst1|cpu|D_wr_dst_reg~4_combout\ : std_logic;
SIGNAL \inst1|cpu|R_src2_use_imm~0_combout\ : std_logic;
SIGNAL \inst1|cpu|R_src2_use_imm~1_combout\ : std_logic;
SIGNAL \inst1|cpu|R_src2_use_imm~q\ : std_logic;
SIGNAL \inst1|cpu|R_src2_lo[3]~13_combout\ : std_logic;
SIGNAL \inst1|cpu|Add2~6_combout\ : std_logic;
SIGNAL \inst1|cpu|Add1~6_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc[1]~21_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[1]~1_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~21_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[6]~43_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[6]~44_combout\ : std_logic;
SIGNAL \inst1|cpu|E_src1[2]~19_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc_plus_one[0]~0_combout\ : std_logic;
SIGNAL \inst1|cpu|Add1~4_combout\ : std_logic;
SIGNAL \inst1|cpu|Add2~4_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc[0]~22_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[0]~0_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~0_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~19_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~43_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~44_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[23]~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_go~0_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_go~q\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~12_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|readdata[2]~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[2]~25_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[2]~26_combout\ : std_logic;
SIGNAL \inst1|cpu|Equal2~7_combout\ : std_logic;
SIGNAL \inst1|cpu|Equal2~11_combout\ : std_logic;
SIGNAL \inst1|cpu|Equal101~6_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_force_src2_zero~0_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_force_src2_zero~1_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_force_src2_zero~2_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_force_src2_zero~3_combout\ : std_logic;
SIGNAL \inst1|cpu|R_ctrl_force_src2_zero~q\ : std_logic;
SIGNAL \inst1|cpu|R_src2_lo~0_combout\ : std_logic;
SIGNAL \inst1|cpu|R_src2_lo[10]~6_combout\ : std_logic;
SIGNAL \inst1|cpu|Add2~20_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc[8]~15_combout\ : std_logic;
SIGNAL \inst1|cpu|F_pc_plus_one[8]~16_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~8_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux|src_payload~1_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[4]~21_combout\ : std_logic;
SIGNAL \inst1|cpu|Equal132~0_combout\ : std_logic;
SIGNAL \inst1|cpu|d_writedata[24]~7_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~23_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[8]~22_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~18_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~41_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~42_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~7_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~35_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~36_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~9_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~39_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~40_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[27]~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[0]~1\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg~2_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[1]~3\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg~1_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~2_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[18]~7_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[21]~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~14_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~49_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~50_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[18]~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~21_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~63_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~64_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|break_on_reset~0_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|break_on_reset~q\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|jtag_break~0_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|jtag_break~1_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|jtag_break~q\ : std_logic;
SIGNAL \inst1|cpu|wait_for_one_post_bret_inst~0_combout\ : std_logic;
SIGNAL \inst1|cpu|wait_for_one_post_bret_inst~q\ : std_logic;
SIGNAL \inst1|cpu|hbreak_pending_nxt~0_combout\ : std_logic;
SIGNAL \inst1|cpu|hbreak_pending~q\ : std_logic;
SIGNAL \inst1|cpu|hbreak_req~0_combout\ : std_logic;
SIGNAL \inst1|cpu|D_iw[9]~1_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[3]~22_combout\ : std_logic;
SIGNAL \inst1|cpu|Equal2~0_combout\ : std_logic;
SIGNAL \inst1|cpu|Equal101~4_combout\ : std_logic;
SIGNAL \inst1|cpu|Equal101~5_combout\ : std_logic;
SIGNAL \inst1|cpu|hbreak_enabled~0_combout\ : std_logic;
SIGNAL \inst1|cpu|hbreak_enabled~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~0_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|debugaccess~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|write~0_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|write~q\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~13_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux|src_payload~5_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[11]~27_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_alu_subtract~0_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_alu_subtract~1_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_alu_subtract~2_combout\ : std_logic;
SIGNAL \inst1|cpu|E_alu_sub~0_combout\ : std_logic;
SIGNAL \inst1|cpu|E_alu_sub~q\ : std_logic;
SIGNAL \inst1|cpu|F_pc[10]~14_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|addr_router|Equal1~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~1_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|addr_router|Equal1~2_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|addr_router|Equal1~4_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|addr_router|Equal1~3_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|addr_router|Equal1~1_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|addr_router|Equal1~5_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~2_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~3_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~4_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_demux|src0_valid~5_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux|packet_in_progress~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux|packet_in_progress~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux|update_grant~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux|update_grant~1_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_demux_001|src0_valid~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux|arb|grant[0]~1_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux|WideOr1~combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|WideOr1~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux_001|WideOr1~1_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~5_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~11_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~6_combout\ : std_logic;
SIGNAL \inst1|cpu|d_read_nxt~combout\ : std_logic;
SIGNAL \inst1|cpu|d_read~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_demux|src0_valid~4_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|always2~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~0_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|always2~1_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|wr_address~0_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|wr_address~q\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[61]~3_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[61]~2_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[61]~3_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[61]~2_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~0_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[50]~7_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[51]~6_combout\ : std_logic;
SIGNAL \inst1|sdram|init_done~0_combout\ : std_logic;
SIGNAL \inst1|sdram|init_done~q\ : std_logic;
SIGNAL \inst1|sdram|active_cs_n~0_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector30~2_combout\ : std_logic;
SIGNAL \inst1|sdram|active_cs_n~1_combout\ : std_logic;
SIGNAL \inst1|sdram|active_cs_n~q\ : std_logic;
SIGNAL \inst1|sdram|Selector29~0_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector41~5_combout\ : std_logic;
SIGNAL \inst1|sdram|active_rnw~5_combout\ : std_logic;
SIGNAL \inst1|sdram|active_rnw~4_combout\ : std_logic;
SIGNAL \inst1|sdram|pending~3_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[48]~5_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[49]~feeder_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[49]~4_combout\ : std_logic;
SIGNAL \inst1|sdram|pending~2_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[47]~feeder_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[47]~2_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[60]~3_combout\ : std_logic;
SIGNAL \inst1|sdram|pending~1_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[46]~feeder_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[46]~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent|m0_write~combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[61]~1_combout\ : std_logic;
SIGNAL \inst1|sdram|active_rnw~q\ : std_logic;
SIGNAL \inst1|sdram|pending~0_combout\ : std_logic;
SIGNAL \inst1|sdram|pending~4_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector27~1_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector27~0_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector41~8_combout\ : std_logic;
SIGNAL \inst1|sdram|m_state.000000010~q\ : std_logic;
SIGNAL \inst1|sdram|Selector34~0_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector34~3_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector34~1_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector34~2_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector34~4_combout\ : std_logic;
SIGNAL \inst1|sdram|m_next.000001000~q\ : std_logic;
SIGNAL \inst1|sdram|Selector27~2_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector27~3_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector27~4_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector27~5_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector27~6_combout\ : std_logic;
SIGNAL \inst1|sdram|m_state.000001000~q\ : std_logic;
SIGNAL \inst1|sdram|WideOr9~0_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector26~0_combout\ : std_logic;
SIGNAL \inst1|sdram|LessThan1~0_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector26~1_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector26~2_combout\ : std_logic;
SIGNAL \inst1|sdram|m_state.000000100~q\ : std_logic;
SIGNAL \inst1|sdram|Selector36~0_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector39~0_combout\ : std_logic;
SIGNAL \inst1|sdram|m_next~17_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector36~1_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector29~1_combout\ : std_logic;
SIGNAL \inst1|sdram|m_state.000100000~q\ : std_logic;
SIGNAL \inst1|sdram|Selector38~2_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector36~2_combout\ : std_logic;
SIGNAL \inst1|sdram|m_next.010000000~q\ : std_logic;
SIGNAL \inst1|sdram|Selector31~1_combout\ : std_logic;
SIGNAL \inst1|sdram|m_state.010000000~q\ : std_logic;
SIGNAL \inst1|sdram|Selector35~0_combout\ : std_logic;
SIGNAL \inst1|sdram|m_next.000010000~q\ : std_logic;
SIGNAL \inst1|sdram|Selector28~0_combout\ : std_logic;
SIGNAL \inst1|sdram|m_state.000010000~q\ : std_logic;
SIGNAL \inst1|sdram|active_rnw~2_combout\ : std_logic;
SIGNAL \inst1|sdram|active_rnw~3_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector41~6_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector41~7_combout\ : std_logic;
SIGNAL \inst1|sdram|f_pop~q\ : std_logic;
SIGNAL \inst1|sdram|f_select~combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|entries[1]~2_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|Equal1~0_combout\ : std_logic;
SIGNAL \inst1|sdram|pending~combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|entries[0]~3_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux_001|update_grant~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux_001|update_grant~1_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_valid~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~4_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][86]~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~12_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][86]~feeder_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][86]~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~10_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][86]~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~8_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][86]~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~6_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][86]~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][86]~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[14]~30_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[14]~56_combout\ : std_logic;
SIGNAL \inst1|cpu|E_src1[10]~18_combout\ : std_logic;
SIGNAL \inst1|cpu|Add1~20_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[10]~48_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[10]~18_combout\ : std_logic;
SIGNAL \inst1|cpu|W_alu_result[10]~feeder_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|addr_router_001|Equal1~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|addr_router_001|src_channel[1]~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|addr_router_001|src_channel[1]~1_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_demux|src1_valid~4_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~2_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux_001|arb|grant[1]~1_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~3_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux_001|arb|grant[0]~0_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[57]~12_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[56]~13_combout\ : std_logic;
SIGNAL \inst1|sdram|pending~7_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[55]~10_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[54]~feeder_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[54]~11_combout\ : std_logic;
SIGNAL \inst1|sdram|pending~6_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[58]~feeder_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[58]~15_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[59]~feeder_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[59]~14_combout\ : std_logic;
SIGNAL \inst1|sdram|pending~8_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[53]~feeder_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[53]~8_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[52]~feeder_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[52]~9_combout\ : std_logic;
SIGNAL \inst1|sdram|pending~5_combout\ : std_logic;
SIGNAL \inst1|sdram|pending~9_combout\ : std_logic;
SIGNAL \inst1|sdram|pending~10_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector33~0_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector38~3_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector39~1_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector38~5_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector38~4_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector31~0_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector33~1_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector33~2_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector33~3_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector33~4_combout\ : std_logic;
SIGNAL \inst1|sdram|m_next.000000001~q\ : std_logic;
SIGNAL \inst1|sdram|Selector24~0_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector24~1_combout\ : std_logic;
SIGNAL \inst1|sdram|m_state.000000001~q\ : std_logic;
SIGNAL \inst1|sdram|Selector23~0_combout\ : std_logic;
SIGNAL \inst1|sdram|ack_refresh_request~q\ : std_logic;
SIGNAL \inst1|sdram|refresh_request~0_combout\ : std_logic;
SIGNAL \inst1|sdram|refresh_request~q\ : std_logic;
SIGNAL \inst1|sdram|Selector32~0_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector32~1_combout\ : std_logic;
SIGNAL \inst1|sdram|m_state.100000000~q\ : std_logic;
SIGNAL \inst1|sdram|Selector39~2_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector39~3_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector39~4_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector37~0_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector37~1_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector37~2_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector30~3_combout\ : std_logic;
SIGNAL \inst1|sdram|m_state.001000000~q\ : std_logic;
SIGNAL \inst1|sdram|WideOr8~0_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector20~0_combout\ : std_logic;
SIGNAL \inst1|sdram|m_cmd[2]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst1|sdram|always5~0_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector3~0_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector22~0_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector22~1_combout\ : std_logic;
SIGNAL \inst1|sdram|m_cmd[0]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst1|sdram|Selector2~0_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector21~0_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector21~1_combout\ : std_logic;
SIGNAL \inst1|sdram|m_cmd[1]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst1|sdram|Equal4~0_combout\ : std_logic;
SIGNAL \inst1|sdram|rd_valid[1]~feeder_combout\ : std_logic;
SIGNAL \inst1|sdram|rd_valid[2]~feeder_combout\ : std_logic;
SIGNAL \inst1|sdram|za_valid~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_mux|src_payload~3_combout\ : std_logic;
SIGNAL \inst1|cpu|F_iw[5]~23_combout\ : std_logic;
SIGNAL \inst1|cpu|D_ctrl_retaddr~0_combout\ : std_logic;
SIGNAL \inst1|cpu|Equal101~2_combout\ : std_logic;
SIGNAL \inst1|cpu|R_ctrl_rdctl_inst~q\ : std_logic;
SIGNAL \inst1|cpu|E_control_rd_data[0]~2_combout\ : std_logic;
SIGNAL \inst1|cpu|E_control_rd_data[0]~3_combout\ : std_logic;
SIGNAL \inst1|cpu|W_rf_wr_data[0]~9_combout\ : std_logic;
SIGNAL \inst1|led_out|data_out[0]~feeder_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|av_readdata[0]~8_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte0_data_nxt[0]~38_combout\ : std_logic;
SIGNAL \inst1|pll|sd1|wire_pll7_locked\ : std_logic;
SIGNAL \inst1|pll|sd1|pll_lock_sync~feeder_combout\ : std_logic;
SIGNAL \inst1|pll|sd1|pll_lock_sync~q\ : std_logic;
SIGNAL \inst1|pll|sd1|locked~combout\ : std_logic;
SIGNAL \inst1|pll|stdsync2|dffpipe3|dffe6a[0]~feeder_combout\ : std_logic;
SIGNAL \inst1|pll|readdata[0]~2_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~1_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]~feeder_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|out_data[0]~1_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte0_data_nxt[0]~39_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte0_data_nxt[0]~40_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte0_data_nxt[0]~37_combout\ : std_logic;
SIGNAL \inst1|cpu|av_ld_byte0_data_nxt[0]~41_combout\ : std_logic;
SIGNAL \inst1|cpu|W_rf_wr_data[0]~8_combout\ : std_logic;
SIGNAL \inst1|cpu|W_rf_wr_data[0]~10_combout\ : std_logic;
SIGNAL \inst1|cpu|d_writedata[1]~feeder_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~2_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|always1~0_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_error~0_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_error~q\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~30_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd~0_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd~1_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd~q\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~31_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~23_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~65_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~66_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[16]~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~5_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~31_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~32_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg~3_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[7]~15\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_wr~0_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_wr~q\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_en~0_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_en~1_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~23_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~20_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~61_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~62_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~13_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~4_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~26_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~28_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[22]~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetrequest~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetrequest~q\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetrequest~clkctrl_outclk\ : std_logic;
SIGNAL \inst1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ : std_logic;
SIGNAL \inst1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ : std_logic;
SIGNAL \inst1|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout\ : std_logic;
SIGNAL \inst1|rst_controller|r_sync_rst_chain[3]~feeder_combout\ : std_logic;
SIGNAL \inst1|rst_controller|r_sync_rst_chain~1_combout\ : std_logic;
SIGNAL \inst1|rst_controller|r_sync_rst_chain~0_combout\ : std_logic;
SIGNAL \inst1|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder_combout\ : std_logic;
SIGNAL \inst1|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout\ : std_logic;
SIGNAL \inst1|rst_controller|WideOr0~0_combout\ : std_logic;
SIGNAL \inst1|rst_controller|r_sync_rst~q\ : std_logic;
SIGNAL \inst1|rst_controller|r_sync_rst~clkctrl_outclk\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux|arb|grant[1]~0_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~1_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~2_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_ready~0_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_ready~q\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~feeder_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~q\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~0_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~q\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~17_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~19_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~21_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~19_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~18_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout\ : std_logic;
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|tdo~reg0_q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~6\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~8\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~10\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~21_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAP\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|DRsize.100~q\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[35]~6_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~23_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~24_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~25_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~0_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~1_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|waitrequest~0_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|read~0_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|read~q\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|waitrequest~1_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|waitrequest~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\ : std_logic;
SIGNAL \inst1|cpu|F_valid~0_combout\ : std_logic;
SIGNAL \inst1|cpu|D_valid~q\ : std_logic;
SIGNAL \inst1|cpu|R_valid~q\ : std_logic;
SIGNAL \inst1|cpu|av_ld_waiting_for_data~q\ : std_logic;
SIGNAL \inst1|cpu|av_ld_waiting_for_data_nxt~0_combout\ : std_logic;
SIGNAL \inst1|cpu|E_stall~3_combout\ : std_logic;
SIGNAL \inst1|cpu|E_stall~4_combout\ : std_logic;
SIGNAL \inst1|cpu|E_shift_rot_cnt[0]~5_combout\ : std_logic;
SIGNAL \inst1|cpu|E_shift_rot_cnt[0]~6\ : std_logic;
SIGNAL \inst1|cpu|E_shift_rot_cnt[1]~7_combout\ : std_logic;
SIGNAL \inst1|cpu|E_shift_rot_cnt[1]~8\ : std_logic;
SIGNAL \inst1|cpu|E_shift_rot_cnt[2]~9_combout\ : std_logic;
SIGNAL \inst1|cpu|E_shift_rot_cnt[2]~10\ : std_logic;
SIGNAL \inst1|cpu|E_shift_rot_cnt[3]~11_combout\ : std_logic;
SIGNAL \inst1|cpu|E_shift_rot_cnt[3]~12\ : std_logic;
SIGNAL \inst1|cpu|E_shift_rot_cnt[4]~13_combout\ : std_logic;
SIGNAL \inst1|cpu|E_stall~1_combout\ : std_logic;
SIGNAL \inst1|cpu|E_stall~0_combout\ : std_logic;
SIGNAL \inst1|cpu|E_stall~2_combout\ : std_logic;
SIGNAL \inst1|cpu|E_stall~5_combout\ : std_logic;
SIGNAL \inst1|cpu|E_valid~0_combout\ : std_logic;
SIGNAL \inst1|cpu|E_valid~q\ : std_logic;
SIGNAL \inst1|cpu|W_valid~0_combout\ : std_logic;
SIGNAL \inst1|cpu|W_valid~q\ : std_logic;
SIGNAL \inst1|cpu|D_wr_dst_reg~2_combout\ : std_logic;
SIGNAL \inst1|cpu|D_wr_dst_reg~3_combout\ : std_logic;
SIGNAL \inst1|cpu|R_wr_dst_reg~q\ : std_logic;
SIGNAL \inst1|cpu|W_rf_wren~combout\ : std_logic;
SIGNAL \inst1|cpu|d_writedata[0]~feeder_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|crosser|clock_xer|in_data_buffer[0]~feeder_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|crosser|clock_xer|out_data_buffer[0]~feeder_combout\ : std_logic;
SIGNAL \inst1|pll|w_reset~combout\ : std_logic;
SIGNAL \inst1|pll|prev_reset~q\ : std_logic;
SIGNAL \inst1|pll|prev_reset~clkctrl_outclk\ : std_logic;
SIGNAL \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~1_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[31]~feeder_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[31]~30_combout\ : std_logic;
SIGNAL \inst1|sdram|m_data[21]~0_combout\ : std_logic;
SIGNAL \inst1|sdram|m_data[31]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst1|sdram|Selector119~0_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector119~1_combout\ : std_logic;
SIGNAL \inst1|sdram|oe~q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~2_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[30]~feeder_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[30]~31_combout\ : std_logic;
SIGNAL \inst1|sdram|m_data[30]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst1|sdram|Selector120~0_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector120~1_combout\ : std_logic;
SIGNAL \inst1|sdram|oe~_Duplicate_1_q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~3_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[29]~feeder_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[29]~32_combout\ : std_logic;
SIGNAL \inst1|sdram|m_data[29]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst1|sdram|Selector121~0_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector121~1_combout\ : std_logic;
SIGNAL \inst1|sdram|oe~_Duplicate_2_q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~4_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[28]~feeder_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[28]~33_combout\ : std_logic;
SIGNAL \inst1|sdram|m_data[28]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst1|sdram|Selector122~0_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector122~1_combout\ : std_logic;
SIGNAL \inst1|sdram|oe~_Duplicate_3_q\ : std_logic;
SIGNAL \inst1|sdram|m_data[27]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~5_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[27]~feeder_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[27]~34_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector123~0_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector123~1_combout\ : std_logic;
SIGNAL \inst1|sdram|oe~_Duplicate_4_q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~6_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[26]~feeder_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[26]~35_combout\ : std_logic;
SIGNAL \inst1|sdram|m_data[26]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst1|sdram|Selector124~0_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector124~1_combout\ : std_logic;
SIGNAL \inst1|sdram|oe~_Duplicate_5_q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~7_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[25]~36_combout\ : std_logic;
SIGNAL \inst1|sdram|m_data[25]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst1|sdram|Selector125~0_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector125~1_combout\ : std_logic;
SIGNAL \inst1|sdram|oe~_Duplicate_6_q\ : std_logic;
SIGNAL \inst1|sdram|m_data[24]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~8_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[24]~feeder_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[24]~37_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector126~0_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector126~1_combout\ : std_logic;
SIGNAL \inst1|sdram|oe~_Duplicate_7_q\ : std_logic;
SIGNAL \inst1|sdram|m_data[23]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~9_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[23]~38_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector127~0_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector127~1_combout\ : std_logic;
SIGNAL \inst1|sdram|oe~_Duplicate_8_q\ : std_logic;
SIGNAL \inst1|sdram|m_data[22]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~10_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[22]~feeder_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[22]~39_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector128~0_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector128~1_combout\ : std_logic;
SIGNAL \inst1|sdram|oe~_Duplicate_9_q\ : std_logic;
SIGNAL \inst1|sdram|m_data[21]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~11_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[21]~feeder_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[21]~40_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector129~0_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector129~1_combout\ : std_logic;
SIGNAL \inst1|sdram|oe~_Duplicate_10_q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~12_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[20]~feeder_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[20]~41_combout\ : std_logic;
SIGNAL \inst1|sdram|m_data[20]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst1|sdram|Selector130~0_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector130~1_combout\ : std_logic;
SIGNAL \inst1|sdram|oe~_Duplicate_11_q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~13_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[19]~42_combout\ : std_logic;
SIGNAL \inst1|sdram|m_data[19]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst1|sdram|Selector131~0_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector131~1_combout\ : std_logic;
SIGNAL \inst1|sdram|oe~_Duplicate_12_q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~14_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[18]~feeder_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[18]~43_combout\ : std_logic;
SIGNAL \inst1|sdram|m_data[18]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst1|sdram|Selector132~0_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector132~1_combout\ : std_logic;
SIGNAL \inst1|sdram|oe~_Duplicate_13_q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~15_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[17]~44_combout\ : std_logic;
SIGNAL \inst1|sdram|m_data[17]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst1|sdram|Selector133~0_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector133~1_combout\ : std_logic;
SIGNAL \inst1|sdram|oe~_Duplicate_14_q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~16_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[16]~feeder_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[16]~45_combout\ : std_logic;
SIGNAL \inst1|sdram|m_data[16]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst1|sdram|Selector134~0_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector134~1_combout\ : std_logic;
SIGNAL \inst1|sdram|oe~_Duplicate_15_q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~17_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[15]~46_combout\ : std_logic;
SIGNAL \inst1|sdram|m_data[15]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst1|sdram|Selector135~0_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector135~1_combout\ : std_logic;
SIGNAL \inst1|sdram|oe~_Duplicate_16_q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~18_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[14]~feeder_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[14]~47_combout\ : std_logic;
SIGNAL \inst1|sdram|m_data[14]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst1|sdram|Selector136~0_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector136~1_combout\ : std_logic;
SIGNAL \inst1|sdram|oe~_Duplicate_17_q\ : std_logic;
SIGNAL \inst1|sdram|m_data[13]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~19_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[13]~48_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector137~0_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector137~1_combout\ : std_logic;
SIGNAL \inst1|sdram|oe~_Duplicate_18_q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~20_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[12]~feeder_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[12]~49_combout\ : std_logic;
SIGNAL \inst1|sdram|m_data[12]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst1|sdram|Selector138~0_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector138~1_combout\ : std_logic;
SIGNAL \inst1|sdram|oe~_Duplicate_19_q\ : std_logic;
SIGNAL \inst1|sdram|m_data[11]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~21_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[11]~feeder_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[11]~50_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector139~0_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector139~1_combout\ : std_logic;
SIGNAL \inst1|sdram|oe~_Duplicate_20_q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~22_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[10]~feeder_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[10]~51_combout\ : std_logic;
SIGNAL \inst1|sdram|m_data[10]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst1|sdram|Selector140~0_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector140~1_combout\ : std_logic;
SIGNAL \inst1|sdram|oe~_Duplicate_21_q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~23_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[9]~feeder_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[9]~52_combout\ : std_logic;
SIGNAL \inst1|sdram|m_data[9]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst1|sdram|Selector141~0_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector141~1_combout\ : std_logic;
SIGNAL \inst1|sdram|oe~_Duplicate_22_q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~24_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[8]~53_combout\ : std_logic;
SIGNAL \inst1|sdram|m_data[8]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst1|sdram|Selector142~0_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector142~1_combout\ : std_logic;
SIGNAL \inst1|sdram|oe~_Duplicate_23_q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~25_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[7]~feeder_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[7]~54_combout\ : std_logic;
SIGNAL \inst1|sdram|m_data[7]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst1|sdram|Selector143~0_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector143~1_combout\ : std_logic;
SIGNAL \inst1|sdram|oe~_Duplicate_24_q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~26_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[6]~feeder_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[6]~55_combout\ : std_logic;
SIGNAL \inst1|sdram|m_data[6]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst1|sdram|Selector144~0_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector144~1_combout\ : std_logic;
SIGNAL \inst1|sdram|oe~_Duplicate_25_q\ : std_logic;
SIGNAL \inst1|sdram|m_data[5]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~27_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[5]~56_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector145~0_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector145~1_combout\ : std_logic;
SIGNAL \inst1|sdram|oe~_Duplicate_26_q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~28_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[4]~feeder_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[4]~57_combout\ : std_logic;
SIGNAL \inst1|sdram|m_data[4]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst1|sdram|Selector146~0_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector146~1_combout\ : std_logic;
SIGNAL \inst1|sdram|oe~_Duplicate_27_q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~29_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[3]~feeder_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[3]~58_combout\ : std_logic;
SIGNAL \inst1|sdram|m_data[3]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst1|sdram|Selector147~0_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector147~1_combout\ : std_logic;
SIGNAL \inst1|sdram|oe~_Duplicate_28_q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~30_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[2]~feeder_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[2]~59_combout\ : std_logic;
SIGNAL \inst1|sdram|m_data[2]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst1|sdram|Selector148~0_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector148~1_combout\ : std_logic;
SIGNAL \inst1|sdram|oe~_Duplicate_29_q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~31_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[1]~60_combout\ : std_logic;
SIGNAL \inst1|sdram|m_data[1]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst1|sdram|Selector149~0_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector149~1_combout\ : std_logic;
SIGNAL \inst1|sdram|oe~_Duplicate_30_q\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~32_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[0]~61_combout\ : std_logic;
SIGNAL \inst1|sdram|m_data[0]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst1|sdram|Selector150~0_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector150~1_combout\ : std_logic;
SIGNAL \inst1|sdram|oe~_Duplicate_31_q\ : std_logic;
SIGNAL \inst1|sdram|Selector19~1_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector0~0_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector19~0_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector19~2_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector19~3_combout\ : std_logic;
SIGNAL \inst1|pll|sd1|wire_pll7_clk[2]~clkctrl_e_SDRAM_CLK_outclk\ : std_logic;
SIGNAL \inst1|sdram|Selector104~2_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector104~3_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector41~4_combout\ : std_logic;
SIGNAL \inst1|sdram|m_addr[12]~0_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector105~2_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector105~3_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector106~2_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector106~3_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[45]~16_combout\ : std_logic;
SIGNAL \inst1|sdram|m_addr[3]~1_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector107~0_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector107~1_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[44]~17_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector108~0_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector108~1_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[43]~18_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector109~0_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector109~1_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[42]~feeder_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[42]~19_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector110~0_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector110~1_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[41]~20_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector111~0_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector111~1_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[40]~feeder_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[40]~21_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector112~0_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector112~1_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[39]~feeder_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[39]~22_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector113~0_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector113~1_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[38]~feeder_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[38]~23_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector114~0_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector114~1_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[37]~feeder_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[37]~24_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector115~0_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector115~1_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[36]~25_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector116~0_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector116~1_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector117~0_combout\ : std_logic;
SIGNAL \inst1|sdram|WideOr16~0_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector118~0_combout\ : std_logic;
SIGNAL \inst1|sdram|comb~0_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[35]~feeder_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[35]~26_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector151~0_combout\ : std_logic;
SIGNAL \inst1|sdram|comb~1_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[34]~feeder_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[34]~27_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector152~0_combout\ : std_logic;
SIGNAL \inst1|sdram|comb~2_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[33]~feeder_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[33]~28_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector153~0_combout\ : std_logic;
SIGNAL \inst1|sdram|comb~3_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[32]~feeder_combout\ : std_logic;
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[32]~29_combout\ : std_logic;
SIGNAL \inst1|sdram|Selector154~0_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TDO\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst1|clock_crossing_bridge|cmd_fifo|write_crosser|sync[0].u|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|clock_crossing_bridge|cmd_fifo|write_crosser|sync[1].u|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|clock_crossing_bridge|cmd_fifo|write_crosser|sync[2].u|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|clock_crossing_bridge|cmd_fifo|read_crosser|sync[0].u|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|clock_crossing_bridge|cmd_fifo|read_crosser|sync[1].u|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|clock_crossing_bridge|cmd_fifo|read_crosser|sync[2].u|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|clock_crossing_bridge|rsp_fifo|write_crosser|sync[0].u|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|clock_crossing_bridge|rsp_fifo|write_crosser|sync[1].u|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|clock_crossing_bridge|rsp_fifo|write_crosser|sync[2].u|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|clock_crossing_bridge|rsp_fifo|read_crosser|sync[0].u|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|clock_crossing_bridge|rsp_fifo|read_crosser|sync[1].u|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|clock_crossing_bridge|rsp_fifo|read_crosser|sync[2].u|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\ : std_logic_vector(104 DOWNTO 0);
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst1|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer\ : std_logic_vector(112 DOWNTO 0);
SIGNAL \inst1|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer\ : std_logic_vector(112 DOWNTO 0);
SIGNAL \inst1|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|mm_interconnect_1|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst1|cpu|d_writedata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst1|cpu|d_byteenable\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst1|cpu|av_ld_byte3_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst1|cpu|av_ld_byte2_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst1|cpu|av_ld_byte1_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst1|cpu|av_ld_byte0_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst1|cpu|av_ld_align_cycle\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst1|cpu|W_ipending_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst1|cpu|W_ienable_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst1|cpu|W_control_rd_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst1|cpu|W_alu_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst1|cpu|R_logic_op\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst1|cpu|R_dst_regnum\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst1|cpu|R_compare_op\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst1|cpu|F_pc\ : std_logic_vector(26 DOWNTO 0);
SIGNAL \inst1|cpu|E_src2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst1|cpu|E_src1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst1|cpu|E_shift_rot_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst1|cpu|E_shift_rot_cnt\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst1|cpu|E_arith_src2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst1|cpu|E_arith_src1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst1|cpu|D_iw\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|byteenable\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|address\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\ : std_logic_vector(37 DOWNTO 0);
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|ir_out\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\ : std_logic_vector(37 DOWNTO 0);
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|ir\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst1|pll|stdsync2|dffpipe3|dffe6a\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|pll|stdsync2|dffpipe3|dffe5a\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|pll|stdsync2|dffpipe3|dffe4a\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|pll|sd1|wire_pll7_clk\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst1|jtag_uart|av_readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rdata\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst1|timer|readdata\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst1|timer|read_mux_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst1|timer|period_l_register\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst1|timer|period_h_register\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst1|timer|internal_counter\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst1|timer|counter_snapshot\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst1|timer|control_register\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst1|led_out|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst1|led_out|data_out\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst1|sdram|za_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst1|sdram|refresh_counter\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \inst1|sdram|rd_valid\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst1|sdram|m_dqm\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst1|sdram|m_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst1|sdram|m_count\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst1|sdram|m_cmd\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst1|sdram|m_bank\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst1|sdram|m_addr\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|sdram|i_refs\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst1|sdram|i_count\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst1|sdram|i_cmd\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst1|sdram|i_addr\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst1|sdram|active_dqm\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst1|sdram|active_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst1|sdram|active_addr\ : std_logic_vector(24 DOWNTO 0);
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\ : std_logic_vector(61 DOWNTO 0);
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\ : std_logic_vector(61 DOWNTO 0);
SIGNAL \inst1|sdram|the_SoC_sdram_input_efifo_module|entries\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst1|clock_crossing_bridge|pending_read_count\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst1|clock_crossing_bridge|cmd_fifo|out_rd_ptr_gray\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst1|clock_crossing_bridge|cmd_fifo|out_rd_ptr\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst1|clock_crossing_bridge|cmd_fifo|out_payload\ : std_logic_vector(49 DOWNTO 0);
SIGNAL \inst1|clock_crossing_bridge|cmd_fifo|in_wr_ptr_gray\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst1|clock_crossing_bridge|cmd_fifo|in_wr_ptr\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst1|clock_crossing_bridge|rsp_fifo|out_rd_ptr_gray\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst1|clock_crossing_bridge|rsp_fifo|out_rd_ptr\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst1|clock_crossing_bridge|rsp_fifo|out_payload\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst1|clock_crossing_bridge|rsp_fifo|next_in_rd_ptr\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst1|clock_crossing_bridge|rsp_fifo|in_wr_ptr_gray\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst1|clock_crossing_bridge|rsp_fifo|in_wr_ptr\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst1|clock_crossing_bridge|rsp_fifo|in_space_avail\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst1|mm_interconnect_0|led_out_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|mm_interconnect_0|led_out_s1_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst1|mm_interconnect_0|pll_pll_slave_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|mm_interconnect_0|pll_pll_slave_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux|src_data\ : std_logic_vector(104 DOWNTO 0);
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst1|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst1|mm_interconnect_0|crosser|clock_xer|out_data_buffer\ : std_logic_vector(112 DOWNTO 0);
SIGNAL \inst1|mm_interconnect_0|crosser|clock_xer|in_data_buffer\ : std_logic_vector(112 DOWNTO 0);
SIGNAL \inst1|mm_interconnect_1|sysid_control_slave_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst1|mm_interconnect_1|sysid_control_slave_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|mm_interconnect_1|sysid_control_slave_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst1|mm_interconnect_1|timer_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst1|mm_interconnect_1|timer_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|mm_interconnect_1|timer_s1_translator|av_readdata_pre\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst1|mm_interconnect_1|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst1|mm_interconnect_1|limiter|pending_response_count\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|mm_interconnect_1|limiter|last_dest_id\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst1|mm_interconnect_1|limiter|last_channel\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst1|mm_interconnect_1|rsp_xbar_mux|src_data\ : std_logic_vector(79 DOWNTO 0);
SIGNAL \inst1|irq_synchronizer|sync|sync[0].u|dreg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst1|rst_controller|r_sync_rst_chain\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst1|rst_controller|altera_reset_synchronizer_int_chain\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst1|sdram|ALT_INV_oe~_Duplicate_30_q\ : std_logic;
SIGNAL \inst1|sdram|ALT_INV_oe~_Duplicate_29_q\ : std_logic;
SIGNAL \inst1|sdram|ALT_INV_oe~_Duplicate_28_q\ : std_logic;
SIGNAL \inst1|sdram|ALT_INV_oe~_Duplicate_27_q\ : std_logic;
SIGNAL \inst1|sdram|ALT_INV_oe~_Duplicate_26_q\ : std_logic;
SIGNAL \inst1|sdram|ALT_INV_oe~_Duplicate_25_q\ : std_logic;
SIGNAL \inst1|sdram|ALT_INV_oe~_Duplicate_24_q\ : std_logic;
SIGNAL \inst1|sdram|ALT_INV_oe~_Duplicate_23_q\ : std_logic;
SIGNAL \inst1|sdram|ALT_INV_oe~_Duplicate_22_q\ : std_logic;
SIGNAL \inst1|sdram|ALT_INV_oe~_Duplicate_21_q\ : std_logic;
SIGNAL \inst1|sdram|ALT_INV_oe~_Duplicate_20_q\ : std_logic;
SIGNAL \inst1|sdram|ALT_INV_oe~_Duplicate_19_q\ : std_logic;
SIGNAL \inst1|sdram|ALT_INV_oe~_Duplicate_18_q\ : std_logic;
SIGNAL \inst1|sdram|ALT_INV_oe~_Duplicate_17_q\ : std_logic;
SIGNAL \inst1|sdram|ALT_INV_oe~_Duplicate_16_q\ : std_logic;
SIGNAL \inst1|sdram|ALT_INV_oe~_Duplicate_15_q\ : std_logic;
SIGNAL \inst1|sdram|ALT_INV_oe~_Duplicate_14_q\ : std_logic;
SIGNAL \inst1|sdram|ALT_INV_oe~_Duplicate_13_q\ : std_logic;
SIGNAL \inst1|sdram|ALT_INV_oe~_Duplicate_12_q\ : std_logic;
SIGNAL \inst1|sdram|ALT_INV_oe~_Duplicate_11_q\ : std_logic;
SIGNAL \inst1|sdram|ALT_INV_oe~_Duplicate_10_q\ : std_logic;
SIGNAL \inst1|sdram|ALT_INV_oe~_Duplicate_9_q\ : std_logic;
SIGNAL \inst1|sdram|ALT_INV_oe~_Duplicate_8_q\ : std_logic;
SIGNAL \inst1|sdram|ALT_INV_oe~_Duplicate_7_q\ : std_logic;
SIGNAL \inst1|sdram|ALT_INV_oe~_Duplicate_6_q\ : std_logic;
SIGNAL \inst1|sdram|ALT_INV_oe~_Duplicate_5_q\ : std_logic;
SIGNAL \inst1|sdram|ALT_INV_oe~_Duplicate_4_q\ : std_logic;
SIGNAL \inst1|sdram|ALT_INV_oe~_Duplicate_3_q\ : std_logic;
SIGNAL \inst1|sdram|ALT_INV_oe~_Duplicate_2_q\ : std_logic;
SIGNAL \inst1|sdram|ALT_INV_oe~_Duplicate_1_q\ : std_logic;
SIGNAL \inst1|sdram|ALT_INV_oe~q\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|ALT_INV_resetrequest~clkctrl_outclk\ : std_logic;
SIGNAL \inst1|rst_controller_002|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\ : std_logic;
SIGNAL \inst1|pll|ALT_INV_prev_reset~clkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\ : std_logic_vector(8 DOWNTO 3);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \inst1|sdram|ALT_INV_Selector22~1_combout\ : std_logic;
SIGNAL \inst1|sdram|ALT_INV_Selector20~0_combout\ : std_logic;
SIGNAL \inst1|sdram|ALT_INV_Selector19~3_combout\ : std_logic;
SIGNAL \inst1|rst_controller|ALT_INV_r_sync_rst~q\ : std_logic;
SIGNAL \inst1|sdram|ALT_INV_Selector21~1_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\ : std_logic;
SIGNAL \inst1|cpu|ALT_INV_F_pc_sel_nxt.10~0_combout\ : std_logic;
SIGNAL \inst1|cpu|ALT_INV_W_status_reg_pie_inst_nxt~2_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|ALT_INV_mem_used[1]~1_combout\ : std_logic;
SIGNAL \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|ALT_INV_mem_used[1]~0_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|ALT_INV_address\ : std_logic_vector(8 DOWNTO 8);
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~0_combout\ : std_logic;
SIGNAL \inst1|cpu|ALT_INV_av_ld_rshift8~1_combout\ : std_logic;
SIGNAL \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~combout\ : std_logic;
SIGNAL \inst1|rst_controller|ALT_INV_r_early_rst~q\ : std_logic;
SIGNAL \inst1|sdram|ALT_INV_oe~_Duplicate_31_q\ : std_logic;
SIGNAL \inst1|sdram|ALT_INV_m_state.000010000~q\ : std_logic;

BEGIN

ww_altera_reserved_tms <= altera_reserved_tms;
ww_altera_reserved_tck <= altera_reserved_tck;
ww_altera_reserved_tdi <= altera_reserved_tdi;
altera_reserved_tdo <= ww_altera_reserved_tdo;
SDRAM_CAS_N <= ww_SDRAM_CAS_N;
ww_INPUT_CLOCK <= INPUT_CLOCK;
SDRAM_CKE <= ww_SDRAM_CKE;
SDRAM_CS_N <= ww_SDRAM_CS_N;
SDRAM_RAS_N <= ww_SDRAM_RAS_N;
SDRAM_WE_N <= ww_SDRAM_WE_N;
SDRAM_CLK <= ww_SDRAM_CLK;
LED <= ww_LED;
SDRAM_ADDR <= ww_SDRAM_ADDR;
SDRAM_BA <= ww_SDRAM_BA;
SDRAM_DQM <= ww_SDRAM_DQM;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\inst1|pll|sd1|pll7_INCLK_bus\ <= (gnd & \INPUT_CLOCK~input_o\);

\inst1|pll|sd1|wire_pll7_clk\(0) <= \inst1|pll|sd1|pll7_CLK_bus\(0);
\inst1|pll|sd1|wire_pll7_clk\(1) <= \inst1|pll|sd1|pll7_CLK_bus\(1);
\inst1|pll|sd1|wire_pll7_clk\(2) <= \inst1|pll|sd1|pll7_CLK_bus\(2);
\inst1|pll|sd1|wire_pll7_clk\(3) <= \inst1|pll|sd1|pll7_CLK_bus\(3);
\inst1|pll|sd1|wire_pll7_clk\(4) <= \inst1|pll|sd1|pll7_CLK_bus\(4);

\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \inst1|cpu|W_rf_wr_data[31]~33_combout\ & \inst1|cpu|W_rf_wr_data[30]~34_combout\ & \inst1|cpu|W_rf_wr_data[29]~35_combout\ & 
\inst1|cpu|W_rf_wr_data[28]~29_combout\ & \inst1|cpu|W_rf_wr_data[27]~30_combout\ & \inst1|cpu|W_rf_wr_data[26]~31_combout\ & \inst1|cpu|W_rf_wr_data[25]~32_combout\ & \inst1|cpu|W_rf_wr_data[24]~11_combout\ & \inst1|cpu|W_rf_wr_data[23]~12_combout\ & 
\inst1|cpu|W_rf_wr_data[22]~13_combout\ & \inst1|cpu|W_rf_wr_data[21]~14_combout\ & \inst1|cpu|W_rf_wr_data[20]~15_combout\ & \inst1|cpu|W_rf_wr_data[19]~16_combout\ & \inst1|cpu|W_rf_wr_data[18]~17_combout\ & \inst1|cpu|W_rf_wr_data[17]~18_combout\ & 
\inst1|cpu|W_rf_wr_data[16]~20_combout\ & \inst1|cpu|W_rf_wr_data[15]~21_combout\ & \inst1|cpu|W_rf_wr_data[14]~22_combout\ & \inst1|cpu|W_rf_wr_data[13]~23_combout\ & \inst1|cpu|W_rf_wr_data[12]~24_combout\ & \inst1|cpu|W_rf_wr_data[11]~25_combout\ & 
\inst1|cpu|W_rf_wr_data[10]~26_combout\ & \inst1|cpu|W_rf_wr_data[9]~27_combout\ & \inst1|cpu|W_rf_wr_data[8]~28_combout\ & \inst1|cpu|W_rf_wr_data[7]~0_combout\ & \inst1|cpu|W_rf_wr_data[6]~1_combout\ & \inst1|cpu|W_rf_wr_data[5]~2_combout\ & 
\inst1|cpu|W_rf_wr_data[4]~3_combout\ & \inst1|cpu|W_rf_wr_data[3]~4_combout\ & \inst1|cpu|W_rf_wr_data[2]~5_combout\ & \inst1|cpu|W_rf_wr_data[1]~7_combout\ & \inst1|cpu|W_rf_wr_data[0]~10_combout\);

\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst1|cpu|R_dst_regnum\(4) & \inst1|cpu|R_dst_regnum\(3) & \inst1|cpu|R_dst_regnum\(2) & \inst1|cpu|R_dst_regnum\(1) & \inst1|cpu|R_dst_regnum\(0)
);

\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\inst1|cpu|D_iw\(26) & \inst1|cpu|D_iw\(25) & \inst1|cpu|D_iw\(24) & \inst1|cpu|D_iw\(23) & \inst1|cpu|D_iw\(22));

\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0) <= \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1) <= \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2) <= \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3) <= \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4) <= \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5) <= \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6) <= \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7) <= \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8) <= \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9) <= \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10) <= \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11) <= \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12) <= \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13) <= \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14) <= \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15) <= \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(16) <= \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(17) <= \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(18) <= \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(19) <= \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(20) <= \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(21) <= \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(22) <= \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(23) <= \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(24) <= \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(25) <= \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(26) <= \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(27) <= \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(28) <= \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(29) <= \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(30) <= \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(31) <= \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \inst1|cpu|W_rf_wr_data[31]~33_combout\ & \inst1|cpu|W_rf_wr_data[30]~34_combout\ & \inst1|cpu|W_rf_wr_data[29]~35_combout\ & 
\inst1|cpu|W_rf_wr_data[28]~29_combout\ & \inst1|cpu|W_rf_wr_data[27]~30_combout\ & \inst1|cpu|W_rf_wr_data[26]~31_combout\ & \inst1|cpu|W_rf_wr_data[25]~32_combout\ & \inst1|cpu|W_rf_wr_data[24]~11_combout\ & \inst1|cpu|W_rf_wr_data[23]~12_combout\ & 
\inst1|cpu|W_rf_wr_data[22]~13_combout\ & \inst1|cpu|W_rf_wr_data[21]~14_combout\ & \inst1|cpu|W_rf_wr_data[20]~15_combout\ & \inst1|cpu|W_rf_wr_data[19]~16_combout\ & \inst1|cpu|W_rf_wr_data[18]~17_combout\ & \inst1|cpu|W_rf_wr_data[17]~18_combout\ & 
\inst1|cpu|W_rf_wr_data[16]~20_combout\ & \inst1|cpu|W_rf_wr_data[15]~21_combout\ & \inst1|cpu|W_rf_wr_data[14]~22_combout\ & \inst1|cpu|W_rf_wr_data[13]~23_combout\ & \inst1|cpu|W_rf_wr_data[12]~24_combout\ & \inst1|cpu|W_rf_wr_data[11]~25_combout\ & 
\inst1|cpu|W_rf_wr_data[10]~26_combout\ & \inst1|cpu|W_rf_wr_data[9]~27_combout\ & \inst1|cpu|W_rf_wr_data[8]~28_combout\ & \inst1|cpu|W_rf_wr_data[7]~0_combout\ & \inst1|cpu|W_rf_wr_data[6]~1_combout\ & \inst1|cpu|W_rf_wr_data[5]~2_combout\ & 
\inst1|cpu|W_rf_wr_data[4]~3_combout\ & \inst1|cpu|W_rf_wr_data[3]~4_combout\ & \inst1|cpu|W_rf_wr_data[2]~5_combout\ & \inst1|cpu|W_rf_wr_data[1]~7_combout\ & \inst1|cpu|W_rf_wr_data[0]~10_combout\);

\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst1|cpu|R_dst_regnum\(4) & \inst1|cpu|R_dst_regnum\(3) & \inst1|cpu|R_dst_regnum\(2) & \inst1|cpu|R_dst_regnum\(1) & \inst1|cpu|R_dst_regnum\(0)
);

\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\inst1|cpu|D_iw\(31) & \inst1|cpu|D_iw\(30) & \inst1|cpu|D_iw\(29) & \inst1|cpu|D_iw\(28) & \inst1|cpu|D_iw\(27));

\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(0) <= \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(1) <= \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(2) <= \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(3) <= \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(4) <= \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(5) <= \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(6) <= \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(7) <= \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(8) <= \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(9) <= \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(10) <= \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(11) <= \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(12) <= \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(13) <= \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(14) <= \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(15) <= \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(16) <= \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(17) <= \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(18) <= \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(19) <= \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(20) <= \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(21) <= \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(22) <= \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(23) <= \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(24) <= \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(25) <= \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(26) <= \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(27) <= \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(28) <= \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(29) <= \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(30) <= \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(31) <= \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[23]~5_combout\ & 
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[22]~4_combout\ & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[21]~16_combout\ & 
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[20]~24_combout\ & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[19]~25_combout\ & 
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[18]~26_combout\ & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[17]~27_combout\ & 
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[16]~15_combout\ & gnd & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[7]~3_combout\ & 
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[6]~23_combout\ & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[5]~12_combout\ & 
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[4]~10_combout\ & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[3]~11_combout\ & 
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout\ & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout\ & 
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout\);

\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[7]~7_combout\ & 
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[6]~6_combout\ & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[5]~5_combout\ & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[4]~4_combout\
& \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[3]~3_combout\ & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[2]~2_combout\ & 
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[1]~1_combout\ & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[0]~0_combout\);

\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ <= (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_byteenable[2]~1_combout\ & 
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout\);

\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0) <= \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1) <= \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2) <= \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3) <= \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4) <= \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5) <= \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6) <= \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7) <= \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16) <= \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17) <= \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18) <= \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19) <= \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20) <= \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21) <= \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22) <= \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23) <= \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);

\inst1|clock_crossing_bridge|rsp_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \inst1|mm_interconnect_1|rsp_xbar_mux|src_payload~5_combout\ & 
\inst1|mm_interconnect_1|rsp_xbar_mux|src_payload~5_combout\ & \inst1|mm_interconnect_1|rsp_xbar_mux|src_payload~5_combout\ & \inst1|mm_interconnect_1|rsp_xbar_mux|src_payload~5_combout\ & \inst1|mm_interconnect_1|rsp_xbar_mux|src_payload~5_combout\ & 
\inst1|mm_interconnect_1|rsp_xbar_mux|src_data\(15) & \inst1|mm_interconnect_1|rsp_xbar_mux|src_payload~6_combout\ & \inst1|mm_interconnect_1|rsp_xbar_mux|src_payload~7_combout\ & \inst1|mm_interconnect_1|rsp_xbar_mux|src_data\(12) & 
\inst1|mm_interconnect_1|rsp_xbar_mux|src_data\(11) & \inst1|mm_interconnect_1|rsp_xbar_mux|src_payload~8_combout\ & \inst1|mm_interconnect_1|rsp_xbar_mux|src_payload~9_combout\ & \inst1|mm_interconnect_1|rsp_xbar_mux|src_payload~10_combout\ & 
\inst1|mm_interconnect_1|rsp_xbar_mux|src_data\(7) & \inst1|mm_interconnect_1|rsp_xbar_mux|src_payload~0_combout\ & \inst1|mm_interconnect_1|rsp_xbar_mux|src_payload~1_combout\ & \inst1|mm_interconnect_1|rsp_xbar_mux|src_data\(4) & 
\inst1|mm_interconnect_1|rsp_xbar_mux|src_payload~2_combout\ & \inst1|mm_interconnect_1|rsp_xbar_mux|src_data\(2) & \inst1|mm_interconnect_1|rsp_xbar_mux|src_payload~3_combout\ & \inst1|mm_interconnect_1|rsp_xbar_mux|src_payload~4_combout\);

\inst1|clock_crossing_bridge|rsp_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst1|clock_crossing_bridge|rsp_fifo|in_wr_ptr\(1) & \inst1|clock_crossing_bridge|rsp_fifo|in_wr_ptr\(0));

\inst1|clock_crossing_bridge|rsp_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\inst1|clock_crossing_bridge|rsp_fifo|Add1~1_combout\ & \inst1|clock_crossing_bridge|rsp_fifo|Add1~2_wirecell_combout\);

\inst1|clock_crossing_bridge|rsp_fifo|out_payload\(0) <= \inst1|clock_crossing_bridge|rsp_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\inst1|clock_crossing_bridge|rsp_fifo|out_payload\(1) <= \inst1|clock_crossing_bridge|rsp_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\inst1|clock_crossing_bridge|rsp_fifo|out_payload\(2) <= \inst1|clock_crossing_bridge|rsp_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\inst1|clock_crossing_bridge|rsp_fifo|out_payload\(3) <= \inst1|clock_crossing_bridge|rsp_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\inst1|clock_crossing_bridge|rsp_fifo|out_payload\(4) <= \inst1|clock_crossing_bridge|rsp_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\inst1|clock_crossing_bridge|rsp_fifo|out_payload\(5) <= \inst1|clock_crossing_bridge|rsp_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\inst1|clock_crossing_bridge|rsp_fifo|out_payload\(6) <= \inst1|clock_crossing_bridge|rsp_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\inst1|clock_crossing_bridge|rsp_fifo|out_payload\(7) <= \inst1|clock_crossing_bridge|rsp_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\inst1|clock_crossing_bridge|rsp_fifo|out_payload\(8) <= \inst1|clock_crossing_bridge|rsp_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\inst1|clock_crossing_bridge|rsp_fifo|out_payload\(9) <= \inst1|clock_crossing_bridge|rsp_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\inst1|clock_crossing_bridge|rsp_fifo|out_payload\(10) <= \inst1|clock_crossing_bridge|rsp_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\inst1|clock_crossing_bridge|rsp_fifo|out_payload\(11) <= \inst1|clock_crossing_bridge|rsp_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\inst1|clock_crossing_bridge|rsp_fifo|out_payload\(12) <= \inst1|clock_crossing_bridge|rsp_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\inst1|clock_crossing_bridge|rsp_fifo|out_payload\(13) <= \inst1|clock_crossing_bridge|rsp_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\inst1|clock_crossing_bridge|rsp_fifo|out_payload\(14) <= \inst1|clock_crossing_bridge|rsp_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\inst1|clock_crossing_bridge|rsp_fifo|out_payload\(15) <= \inst1|clock_crossing_bridge|rsp_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\inst1|clock_crossing_bridge|rsp_fifo|out_payload\(16) <= \inst1|clock_crossing_bridge|rsp_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\inst1|clock_crossing_bridge|rsp_fifo|out_payload\(25) <= \inst1|clock_crossing_bridge|rsp_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\inst1|clock_crossing_bridge|rsp_fifo|out_payload\(26) <= \inst1|clock_crossing_bridge|rsp_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\inst1|clock_crossing_bridge|rsp_fifo|out_payload\(29) <= \inst1|clock_crossing_bridge|rsp_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\inst1|clock_crossing_bridge|rsp_fifo|out_payload\(30) <= \inst1|clock_crossing_bridge|rsp_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);

\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd & gnd & gnd & gnd & gnd & \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata\(7) & \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata\(6) & \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata\(5) & 
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata\(4) & \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata\(3) & \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata\(2) & \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata\(1) & 
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata\(0));

\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\ <= (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\ <= (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & 
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(0) <= \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(0);
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(1) <= \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(1);
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(2) <= \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(2);
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(3) <= \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(3);
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(4) <= \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(4);
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(5) <= \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(5);
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(6) <= \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(6);
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(7) <= \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(7);

\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd & gnd & gnd & gnd & gnd & \inst1|cpu|d_writedata\(7) & \inst1|cpu|d_writedata\(6) & \inst1|cpu|d_writedata\(5) & \inst1|cpu|d_writedata\(4) & \inst1|cpu|d_writedata\(3) & \inst1|cpu|d_writedata\(2) & \inst1|cpu|d_writedata\(1) & 
\inst1|cpu|d_writedata\(0));

\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\ <= (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\ <= (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & 
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rdata\(0) <= \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(0);
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rdata\(1) <= \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(1);
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rdata\(2) <= \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(2);
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rdata\(3) <= \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(3);
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rdata\(4) <= \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(4);
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rdata\(5) <= \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(5);
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rdata\(6) <= \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(6);
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rdata\(7) <= \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(7);

\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ <= (gnd & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[31]~29_combout\ & 
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[30]~30_combout\ & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[29]~31_combout\ & 
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[28]~18_combout\ & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[27]~19_combout\ & 
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[26]~8_combout\ & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[25]~7_combout\ & 
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[24]~6_combout\ & gnd & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[15]~28_combout\ & 
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[14]~17_combout\ & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[13]~13_combout\ & 
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[12]~9_combout\ & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[11]~14_combout\ & 
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[10]~20_combout\ & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[9]~21_combout\ & 
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[8]~22_combout\);

\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[7]~7_combout\ & 
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[6]~6_combout\ & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[5]~5_combout\ & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[4]~4_combout\
& \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[3]~3_combout\ & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[2]~2_combout\ & 
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[1]~1_combout\ & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[0]~0_combout\);

\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ <= (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_byteenable[3]~2_combout\ & 
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_byteenable[1]~3_combout\);

\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8) <= \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9) <= \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(1);
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10) <= \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(2);
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11) <= \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(3);
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12) <= \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(4);
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13) <= \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(5);
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14) <= \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(6);
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15) <= \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(7);
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24) <= \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(9);
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25) <= \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(10);
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26) <= \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(11);
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27) <= \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(12);
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28) <= \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(13);
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29) <= \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(14);
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30) <= \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(15);
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31) <= \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(16);

\inst1|clock_crossing_bridge|cmd_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \inst1|cpu|W_alu_result\(5) & \inst1|cpu|W_alu_result\(4) & 
\inst1|cpu|W_alu_result\(3) & \inst1|cpu|W_alu_result\(2) & \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent|m0_read~2_combout\ & 
\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent|m0_write~3_combout\ & \inst1|cpu|d_writedata\(15) & \inst1|cpu|d_writedata\(14) & \inst1|cpu|d_writedata\(13) & \inst1|cpu|d_writedata\(12) & 
\inst1|cpu|d_writedata\(11) & \inst1|cpu|d_writedata\(10) & \inst1|cpu|d_writedata\(9) & \inst1|cpu|d_writedata\(8) & \inst1|cpu|d_writedata\(7) & \inst1|cpu|d_writedata\(6) & \inst1|cpu|d_writedata\(5) & \inst1|cpu|d_writedata\(4) & 
\inst1|cpu|d_writedata\(3) & \inst1|cpu|d_writedata\(2) & \inst1|cpu|d_writedata\(1) & \inst1|cpu|d_writedata\(0));

\inst1|clock_crossing_bridge|cmd_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst1|clock_crossing_bridge|cmd_fifo|in_wr_ptr\(1) & \inst1|clock_crossing_bridge|cmd_fifo|in_wr_ptr\(0));

\inst1|clock_crossing_bridge|cmd_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\inst1|clock_crossing_bridge|cmd_fifo|mem_rd_ptr[1]~0_combout\ & \inst1|clock_crossing_bridge|cmd_fifo|mem_rd_ptr[0]~1_combout\);

\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(5) <= \inst1|clock_crossing_bridge|cmd_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(6) <= \inst1|clock_crossing_bridge|cmd_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(7) <= \inst1|clock_crossing_bridge|cmd_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(8) <= \inst1|clock_crossing_bridge|cmd_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(9) <= \inst1|clock_crossing_bridge|cmd_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(10) <= \inst1|clock_crossing_bridge|cmd_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(11) <= \inst1|clock_crossing_bridge|cmd_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(12) <= \inst1|clock_crossing_bridge|cmd_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(13) <= \inst1|clock_crossing_bridge|cmd_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(14) <= \inst1|clock_crossing_bridge|cmd_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(15) <= \inst1|clock_crossing_bridge|cmd_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(16) <= \inst1|clock_crossing_bridge|cmd_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(17) <= \inst1|clock_crossing_bridge|cmd_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(18) <= \inst1|clock_crossing_bridge|cmd_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(19) <= \inst1|clock_crossing_bridge|cmd_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(20) <= \inst1|clock_crossing_bridge|cmd_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(37) <= \inst1|clock_crossing_bridge|cmd_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(38) <= \inst1|clock_crossing_bridge|cmd_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(42) <= \inst1|clock_crossing_bridge|cmd_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(43) <= \inst1|clock_crossing_bridge|cmd_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(44) <= \inst1|clock_crossing_bridge|cmd_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(45) <= \inst1|clock_crossing_bridge|cmd_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);

\inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst1|pll|sd1|wire_pll7_clk\(1));

\INPUT_CLOCK~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \INPUT_CLOCK~input_o\);

\inst1|rst_controller|r_sync_rst~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst1|rst_controller|r_sync_rst~q\);

\altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \altera_internal_jtag~TCKUTAP\);

\inst1|pll|sd1|wire_pll7_clk[2]~clkctrl_e_SDRAM_CLK_INCLK_bus\ <= (vcc & vcc & vcc & \inst1|pll|sd1|wire_pll7_clk\(2));

\inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst1|pll|sd1|wire_pll7_clk\(0));

\inst1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\);

\inst1|pll|prev_reset~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst1|pll|prev_reset~q\);

\inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\);

\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetrequest~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetrequest~q\);
\inst1|sdram|ALT_INV_oe~_Duplicate_30_q\ <= NOT \inst1|sdram|oe~_Duplicate_30_q\;
\inst1|sdram|ALT_INV_oe~_Duplicate_29_q\ <= NOT \inst1|sdram|oe~_Duplicate_29_q\;
\inst1|sdram|ALT_INV_oe~_Duplicate_28_q\ <= NOT \inst1|sdram|oe~_Duplicate_28_q\;
\inst1|sdram|ALT_INV_oe~_Duplicate_27_q\ <= NOT \inst1|sdram|oe~_Duplicate_27_q\;
\inst1|sdram|ALT_INV_oe~_Duplicate_26_q\ <= NOT \inst1|sdram|oe~_Duplicate_26_q\;
\inst1|sdram|ALT_INV_oe~_Duplicate_25_q\ <= NOT \inst1|sdram|oe~_Duplicate_25_q\;
\inst1|sdram|ALT_INV_oe~_Duplicate_24_q\ <= NOT \inst1|sdram|oe~_Duplicate_24_q\;
\inst1|sdram|ALT_INV_oe~_Duplicate_23_q\ <= NOT \inst1|sdram|oe~_Duplicate_23_q\;
\inst1|sdram|ALT_INV_oe~_Duplicate_22_q\ <= NOT \inst1|sdram|oe~_Duplicate_22_q\;
\inst1|sdram|ALT_INV_oe~_Duplicate_21_q\ <= NOT \inst1|sdram|oe~_Duplicate_21_q\;
\inst1|sdram|ALT_INV_oe~_Duplicate_20_q\ <= NOT \inst1|sdram|oe~_Duplicate_20_q\;
\inst1|sdram|ALT_INV_oe~_Duplicate_19_q\ <= NOT \inst1|sdram|oe~_Duplicate_19_q\;
\inst1|sdram|ALT_INV_oe~_Duplicate_18_q\ <= NOT \inst1|sdram|oe~_Duplicate_18_q\;
\inst1|sdram|ALT_INV_oe~_Duplicate_17_q\ <= NOT \inst1|sdram|oe~_Duplicate_17_q\;
\inst1|sdram|ALT_INV_oe~_Duplicate_16_q\ <= NOT \inst1|sdram|oe~_Duplicate_16_q\;
\inst1|sdram|ALT_INV_oe~_Duplicate_15_q\ <= NOT \inst1|sdram|oe~_Duplicate_15_q\;
\inst1|sdram|ALT_INV_oe~_Duplicate_14_q\ <= NOT \inst1|sdram|oe~_Duplicate_14_q\;
\inst1|sdram|ALT_INV_oe~_Duplicate_13_q\ <= NOT \inst1|sdram|oe~_Duplicate_13_q\;
\inst1|sdram|ALT_INV_oe~_Duplicate_12_q\ <= NOT \inst1|sdram|oe~_Duplicate_12_q\;
\inst1|sdram|ALT_INV_oe~_Duplicate_11_q\ <= NOT \inst1|sdram|oe~_Duplicate_11_q\;
\inst1|sdram|ALT_INV_oe~_Duplicate_10_q\ <= NOT \inst1|sdram|oe~_Duplicate_10_q\;
\inst1|sdram|ALT_INV_oe~_Duplicate_9_q\ <= NOT \inst1|sdram|oe~_Duplicate_9_q\;
\inst1|sdram|ALT_INV_oe~_Duplicate_8_q\ <= NOT \inst1|sdram|oe~_Duplicate_8_q\;
\inst1|sdram|ALT_INV_oe~_Duplicate_7_q\ <= NOT \inst1|sdram|oe~_Duplicate_7_q\;
\inst1|sdram|ALT_INV_oe~_Duplicate_6_q\ <= NOT \inst1|sdram|oe~_Duplicate_6_q\;
\inst1|sdram|ALT_INV_oe~_Duplicate_5_q\ <= NOT \inst1|sdram|oe~_Duplicate_5_q\;
\inst1|sdram|ALT_INV_oe~_Duplicate_4_q\ <= NOT \inst1|sdram|oe~_Duplicate_4_q\;
\inst1|sdram|ALT_INV_oe~_Duplicate_3_q\ <= NOT \inst1|sdram|oe~_Duplicate_3_q\;
\inst1|sdram|ALT_INV_oe~_Duplicate_2_q\ <= NOT \inst1|sdram|oe~_Duplicate_2_q\;
\inst1|sdram|ALT_INV_oe~_Duplicate_1_q\ <= NOT \inst1|sdram|oe~_Duplicate_1_q\;
\inst1|sdram|ALT_INV_oe~q\ <= NOT \inst1|sdram|oe~q\;
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|ALT_INV_resetrequest~clkctrl_outclk\ <= NOT \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetrequest~clkctrl_outclk\;
\inst1|rst_controller_002|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\ <= NOT \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\;
\inst1|pll|ALT_INV_prev_reset~clkctrl_outclk\ <= NOT \inst1|pll|prev_reset~clkctrl_outclk\;
\ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ <= NOT \altera_internal_jtag~TCKUTAPclkctrl_outclk\;
\inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\ <= NOT \inst1|rst_controller|r_sync_rst~clkctrl_outclk\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(8) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4);
\ALT_INV_altera_internal_jtag~TMSUTAP\ <= NOT \altera_internal_jtag~TMSUTAP\;
\inst1|sdram|ALT_INV_Selector22~1_combout\ <= NOT \inst1|sdram|Selector22~1_combout\;
\inst1|sdram|ALT_INV_Selector20~0_combout\ <= NOT \inst1|sdram|Selector20~0_combout\;
\inst1|sdram|ALT_INV_Selector19~3_combout\ <= NOT \inst1|sdram|Selector19~3_combout\;
\inst1|rst_controller|ALT_INV_r_sync_rst~q\ <= NOT \inst1|rst_controller|r_sync_rst~q\;
\inst1|sdram|ALT_INV_Selector21~1_combout\ <= NOT \inst1|sdram|Selector21~1_combout\;
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\ <= NOT \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\;
\inst1|cpu|ALT_INV_F_pc_sel_nxt.10~0_combout\ <= NOT \inst1|cpu|F_pc_sel_nxt.10~0_combout\;
\inst1|cpu|ALT_INV_W_status_reg_pie_inst_nxt~2_combout\ <= NOT \inst1|cpu|W_status_reg_pie_inst_nxt~2_combout\;
\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|ALT_INV_mem_used[1]~1_combout\ <= NOT \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\;
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|ALT_INV_mem_used[1]~0_combout\ <= NOT \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\;
\inst1|cpu|the_SoC_cpu_nios2_oci|ALT_INV_address\(8) <= NOT \inst1|cpu|the_SoC_cpu_nios2_oci|address\(8);
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~0_combout\ <= NOT \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\;
\inst1|cpu|ALT_INV_av_ld_rshift8~1_combout\ <= NOT \inst1|cpu|av_ld_rshift8~1_combout\;
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~combout\ <= NOT \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~combout\;
\inst1|rst_controller|ALT_INV_r_early_rst~q\ <= NOT \inst1|rst_controller|r_early_rst~q\;
\inst1|sdram|ALT_INV_oe~_Duplicate_31_q\ <= NOT \inst1|sdram|oe~_Duplicate_31_q\;
\inst1|sdram|ALT_INV_m_state.000010000~q\ <= NOT \inst1|sdram|m_state.000010000~q\;

-- Location: FF_X58_Y58_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q\);

-- Location: FF_X58_Y58_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q\);

-- Location: FF_X58_Y58_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q\);

-- Location: FF_X59_Y58_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~q\);

-- Location: FF_X59_Y58_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~q\);

-- Location: FF_X59_Y58_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~q\);

-- Location: FF_X59_Y58_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~q\);

-- Location: FF_X58_Y58_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~q\);

-- Location: LCCOMB_X58_Y58_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout\);

-- Location: FF_X58_Y58_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~q\);

-- Location: LCCOMB_X58_Y58_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout\);

-- Location: FF_X58_Y58_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~q\);

-- Location: LCCOMB_X58_Y58_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9_combout\);

-- Location: FF_X59_Y58_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~q\);

-- Location: LCCOMB_X59_Y58_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout\);

-- Location: FF_X59_Y58_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~q\);

-- Location: LCCOMB_X59_Y58_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout\);

-- Location: FF_X59_Y58_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~q\);

-- Location: LCCOMB_X59_Y58_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15_combout\);

-- Location: FF_X59_Y58_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~q\);

-- Location: LCCOMB_X59_Y58_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16_combout\);

-- Location: LCCOMB_X58_Y58_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout\);

-- Location: LCCOMB_X58_Y58_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout\);

-- Location: LCCOMB_X58_Y58_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout\);

-- Location: LCCOMB_X59_Y58_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout\);

-- Location: LCCOMB_X59_Y58_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout\);

-- Location: LCCOMB_X59_Y58_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12_combout\);

-- Location: LCCOMB_X59_Y58_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13_combout\);

-- Location: IOOBUF_X0_Y14_N2
\SDRAM_CAS_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|sdram|m_cmd\(1),
	devoe => ww_devoe,
	o => ww_SDRAM_CAS_N);

-- Location: IOOBUF_X0_Y10_N16
\SDRAM_CKE~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_SDRAM_CKE);

-- Location: IOOBUF_X0_Y33_N23
\SDRAM_CS_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|sdram|m_cmd\(3),
	devoe => ww_devoe,
	o => ww_SDRAM_CS_N);

-- Location: IOOBUF_X0_Y25_N23
\SDRAM_RAS_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|sdram|m_cmd\(2),
	devoe => ww_devoe,
	o => ww_SDRAM_RAS_N);

-- Location: IOOBUF_X0_Y16_N23
\SDRAM_WE_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|sdram|m_cmd\(0),
	devoe => ww_devoe,
	o => ww_SDRAM_WE_N);

-- Location: IOOBUF_X5_Y0_N23
\SDRAM_CLK~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|pll|sd1|wire_pll7_clk[2]~clkctrl_e_SDRAM_CLK_outclk\,
	devoe => ww_devoe,
	o => ww_SDRAM_CLK);

-- Location: IOOBUF_X69_Y73_N16
\LED[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|led_out|data_out\(7),
	devoe => ww_devoe,
	o => ww_LED(7));

-- Location: IOOBUF_X94_Y73_N2
\LED[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|led_out|data_out\(6),
	devoe => ww_devoe,
	o => ww_LED(6));

-- Location: IOOBUF_X94_Y73_N9
\LED[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|led_out|data_out\(5),
	devoe => ww_devoe,
	o => ww_LED(5));

-- Location: IOOBUF_X107_Y73_N16
\LED[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|led_out|data_out\(4),
	devoe => ww_devoe,
	o => ww_LED(4));

-- Location: IOOBUF_X87_Y73_N16
\LED[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|led_out|data_out\(3),
	devoe => ww_devoe,
	o => ww_LED(3));

-- Location: IOOBUF_X87_Y73_N9
\LED[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|led_out|data_out\(2),
	devoe => ww_devoe,
	o => ww_LED(2));

-- Location: IOOBUF_X72_Y73_N9
\LED[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|led_out|data_out\(1),
	devoe => ww_devoe,
	o => ww_LED(1));

-- Location: IOOBUF_X72_Y73_N2
\LED[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|led_out|data_out\(0),
	devoe => ww_devoe,
	o => ww_LED(0));

-- Location: IOOBUF_X0_Y11_N23
\SDRAM_ADDR[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|sdram|m_addr\(12),
	devoe => ww_devoe,
	o => ww_SDRAM_ADDR(12));

-- Location: IOOBUF_X0_Y10_N23
\SDRAM_ADDR[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|sdram|m_addr\(11),
	devoe => ww_devoe,
	o => ww_SDRAM_ADDR(11));

-- Location: IOOBUF_X0_Y32_N23
\SDRAM_ADDR[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|sdram|m_addr\(10),
	devoe => ww_devoe,
	o => ww_SDRAM_ADDR(10));

-- Location: IOOBUF_X0_Y13_N9
\SDRAM_ADDR[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|sdram|m_addr\(9),
	devoe => ww_devoe,
	o => ww_SDRAM_ADDR(9));

-- Location: IOOBUF_X0_Y12_N16
\SDRAM_ADDR[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|sdram|m_addr\(8),
	devoe => ww_devoe,
	o => ww_SDRAM_ADDR(8));

-- Location: IOOBUF_X0_Y9_N16
\SDRAM_ADDR[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|sdram|m_addr\(7),
	devoe => ww_devoe,
	o => ww_SDRAM_ADDR(7));

-- Location: IOOBUF_X0_Y12_N23
\SDRAM_ADDR[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|sdram|m_addr\(6),
	devoe => ww_devoe,
	o => ww_SDRAM_ADDR(6));

-- Location: IOOBUF_X0_Y11_N16
\SDRAM_ADDR[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|sdram|m_addr\(5),
	devoe => ww_devoe,
	o => ww_SDRAM_ADDR(5));

-- Location: IOOBUF_X0_Y15_N16
\SDRAM_ADDR[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|sdram|m_addr\(4),
	devoe => ww_devoe,
	o => ww_SDRAM_ADDR(4));

-- Location: IOOBUF_X0_Y42_N2
\SDRAM_ADDR[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|sdram|m_addr\(3),
	devoe => ww_devoe,
	o => ww_SDRAM_ADDR(3));

-- Location: IOOBUF_X0_Y18_N23
\SDRAM_ADDR[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|sdram|m_addr\(2),
	devoe => ww_devoe,
	o => ww_SDRAM_ADDR(2));

-- Location: IOOBUF_X0_Y15_N23
\SDRAM_ADDR[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|sdram|m_addr\(1),
	devoe => ww_devoe,
	o => ww_SDRAM_ADDR(1));

-- Location: IOOBUF_X0_Y34_N2
\SDRAM_ADDR[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|sdram|m_addr\(0),
	devoe => ww_devoe,
	o => ww_SDRAM_ADDR(0));

-- Location: IOOBUF_X0_Y33_N16
\SDRAM_BA[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|sdram|m_bank\(1),
	devoe => ww_devoe,
	o => ww_SDRAM_BA(1));

-- Location: IOOBUF_X0_Y18_N16
\SDRAM_BA[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|sdram|m_bank\(0),
	devoe => ww_devoe,
	o => ww_SDRAM_BA(0));

-- Location: IOOBUF_X0_Y42_N9
\SDRAM_DQM[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|sdram|m_dqm\(3),
	devoe => ww_devoe,
	o => ww_SDRAM_DQM(3));

-- Location: IOOBUF_X0_Y48_N2
\SDRAM_DQM[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|sdram|m_dqm\(2),
	devoe => ww_devoe,
	o => ww_SDRAM_DQM(2));

-- Location: IOOBUF_X0_Y14_N9
\SDRAM_DQM[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|sdram|m_dqm\(1),
	devoe => ww_devoe,
	o => ww_SDRAM_DQM(1));

-- Location: IOOBUF_X0_Y30_N2
\SDRAM_DQM[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|sdram|m_dqm\(0),
	devoe => ww_devoe,
	o => ww_SDRAM_DQM(0));

-- Location: IOOBUF_X0_Y30_N9
\SDRAM_DQ[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|sdram|m_data\(31),
	oe => \inst1|sdram|ALT_INV_oe~q\,
	devoe => ww_devoe,
	o => SDRAM_DQ(31));

-- Location: IOOBUF_X0_Y34_N16
\SDRAM_DQ[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|sdram|m_data\(30),
	oe => \inst1|sdram|ALT_INV_oe~_Duplicate_1_q\,
	devoe => ww_devoe,
	o => SDRAM_DQ(30));

-- Location: IOOBUF_X0_Y32_N16
\SDRAM_DQ[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|sdram|m_data\(29),
	oe => \inst1|sdram|ALT_INV_oe~_Duplicate_2_q\,
	devoe => ww_devoe,
	o => SDRAM_DQ(29));

-- Location: IOOBUF_X0_Y34_N23
\SDRAM_DQ[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|sdram|m_data\(28),
	oe => \inst1|sdram|ALT_INV_oe~_Duplicate_3_q\,
	devoe => ww_devoe,
	o => SDRAM_DQ(28));

-- Location: IOOBUF_X0_Y35_N2
\SDRAM_DQ[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|sdram|m_data\(27),
	oe => \inst1|sdram|ALT_INV_oe~_Duplicate_4_q\,
	devoe => ww_devoe,
	o => SDRAM_DQ(27));

-- Location: IOOBUF_X0_Y35_N9
\SDRAM_DQ[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|sdram|m_data\(26),
	oe => \inst1|sdram|ALT_INV_oe~_Duplicate_5_q\,
	devoe => ww_devoe,
	o => SDRAM_DQ(26));

-- Location: IOOBUF_X0_Y35_N16
\SDRAM_DQ[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|sdram|m_data\(25),
	oe => \inst1|sdram|ALT_INV_oe~_Duplicate_6_q\,
	devoe => ww_devoe,
	o => SDRAM_DQ(25));

-- Location: IOOBUF_X0_Y24_N2
\SDRAM_DQ[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|sdram|m_data\(24),
	oe => \inst1|sdram|ALT_INV_oe~_Duplicate_7_q\,
	devoe => ww_devoe,
	o => SDRAM_DQ(24));

-- Location: IOOBUF_X0_Y47_N16
\SDRAM_DQ[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|sdram|m_data\(23),
	oe => \inst1|sdram|ALT_INV_oe~_Duplicate_8_q\,
	devoe => ww_devoe,
	o => SDRAM_DQ(23));

-- Location: IOOBUF_X0_Y45_N23
\SDRAM_DQ[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|sdram|m_data\(22),
	oe => \inst1|sdram|ALT_INV_oe~_Duplicate_9_q\,
	devoe => ww_devoe,
	o => SDRAM_DQ(22));

-- Location: IOOBUF_X0_Y52_N23
\SDRAM_DQ[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|sdram|m_data\(21),
	oe => \inst1|sdram|ALT_INV_oe~_Duplicate_10_q\,
	devoe => ww_devoe,
	o => SDRAM_DQ(21));

-- Location: IOOBUF_X0_Y46_N16
\SDRAM_DQ[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|sdram|m_data\(20),
	oe => \inst1|sdram|ALT_INV_oe~_Duplicate_11_q\,
	devoe => ww_devoe,
	o => SDRAM_DQ(20));

-- Location: IOOBUF_X0_Y46_N23
\SDRAM_DQ[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|sdram|m_data\(19),
	oe => \inst1|sdram|ALT_INV_oe~_Duplicate_12_q\,
	devoe => ww_devoe,
	o => SDRAM_DQ(19));

-- Location: IOOBUF_X0_Y43_N16
\SDRAM_DQ[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|sdram|m_data\(18),
	oe => \inst1|sdram|ALT_INV_oe~_Duplicate_13_q\,
	devoe => ww_devoe,
	o => SDRAM_DQ(18));

-- Location: IOOBUF_X0_Y48_N9
\SDRAM_DQ[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|sdram|m_data\(17),
	oe => \inst1|sdram|ALT_INV_oe~_Duplicate_14_q\,
	devoe => ww_devoe,
	o => SDRAM_DQ(17));

-- Location: IOOBUF_X0_Y45_N16
\SDRAM_DQ[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|sdram|m_data\(16),
	oe => \inst1|sdram|ALT_INV_oe~_Duplicate_15_q\,
	devoe => ww_devoe,
	o => SDRAM_DQ(16));

-- Location: IOOBUF_X0_Y24_N23
\SDRAM_DQ[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|sdram|m_data\(15),
	oe => \inst1|sdram|ALT_INV_oe~_Duplicate_16_q\,
	devoe => ww_devoe,
	o => SDRAM_DQ(15));

-- Location: IOOBUF_X0_Y21_N23
\SDRAM_DQ[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|sdram|m_data\(14),
	oe => \inst1|sdram|ALT_INV_oe~_Duplicate_17_q\,
	devoe => ww_devoe,
	o => SDRAM_DQ(14));

-- Location: IOOBUF_X0_Y23_N16
\SDRAM_DQ[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|sdram|m_data\(13),
	oe => \inst1|sdram|ALT_INV_oe~_Duplicate_18_q\,
	devoe => ww_devoe,
	o => SDRAM_DQ(13));

-- Location: IOOBUF_X0_Y27_N16
\SDRAM_DQ[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|sdram|m_data\(12),
	oe => \inst1|sdram|ALT_INV_oe~_Duplicate_19_q\,
	devoe => ww_devoe,
	o => SDRAM_DQ(12));

-- Location: IOOBUF_X0_Y19_N9
\SDRAM_DQ[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|sdram|m_data\(11),
	oe => \inst1|sdram|ALT_INV_oe~_Duplicate_20_q\,
	devoe => ww_devoe,
	o => SDRAM_DQ(11));

-- Location: IOOBUF_X0_Y27_N23
\SDRAM_DQ[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|sdram|m_data\(10),
	oe => \inst1|sdram|ALT_INV_oe~_Duplicate_21_q\,
	devoe => ww_devoe,
	o => SDRAM_DQ(10));

-- Location: IOOBUF_X0_Y24_N9
\SDRAM_DQ[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|sdram|m_data\(9),
	oe => \inst1|sdram|ALT_INV_oe~_Duplicate_22_q\,
	devoe => ww_devoe,
	o => SDRAM_DQ(9));

-- Location: IOOBUF_X0_Y24_N16
\SDRAM_DQ[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|sdram|m_data\(8),
	oe => \inst1|sdram|ALT_INV_oe~_Duplicate_23_q\,
	devoe => ww_devoe,
	o => SDRAM_DQ(8));

-- Location: IOOBUF_X0_Y34_N9
\SDRAM_DQ[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|sdram|m_data\(7),
	oe => \inst1|sdram|ALT_INV_oe~_Duplicate_24_q\,
	devoe => ww_devoe,
	o => SDRAM_DQ(7));

-- Location: IOOBUF_X0_Y28_N23
\SDRAM_DQ[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|sdram|m_data\(6),
	oe => \inst1|sdram|ALT_INV_oe~_Duplicate_25_q\,
	devoe => ww_devoe,
	o => SDRAM_DQ(6));

-- Location: IOOBUF_X0_Y28_N16
\SDRAM_DQ[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|sdram|m_data\(5),
	oe => \inst1|sdram|ALT_INV_oe~_Duplicate_26_q\,
	devoe => ww_devoe,
	o => SDRAM_DQ(5));

-- Location: IOOBUF_X0_Y29_N23
\SDRAM_DQ[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|sdram|m_data\(4),
	oe => \inst1|sdram|ALT_INV_oe~_Duplicate_27_q\,
	devoe => ww_devoe,
	o => SDRAM_DQ(4));

-- Location: IOOBUF_X0_Y25_N16
\SDRAM_DQ[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|sdram|m_data\(3),
	oe => \inst1|sdram|ALT_INV_oe~_Duplicate_28_q\,
	devoe => ww_devoe,
	o => SDRAM_DQ(3));

-- Location: IOOBUF_X0_Y29_N16
\SDRAM_DQ[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|sdram|m_data\(2),
	oe => \inst1|sdram|ALT_INV_oe~_Duplicate_29_q\,
	devoe => ww_devoe,
	o => SDRAM_DQ(2));

-- Location: IOOBUF_X0_Y26_N16
\SDRAM_DQ[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|sdram|m_data\(1),
	oe => \inst1|sdram|ALT_INV_oe~_Duplicate_30_q\,
	devoe => ww_devoe,
	o => SDRAM_DQ(1));

-- Location: IOOBUF_X0_Y13_N2
\SDRAM_DQ[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst1|sdram|m_data\(0),
	oe => \inst1|sdram|ALT_INV_oe~_Duplicate_31_q\,
	devoe => ww_devoe,
	o => SDRAM_DQ(0));

-- Location: IOOBUF_X0_Y37_N1
\altera_reserved_tdo~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \altera_internal_jtag~TDO\,
	devoe => ww_devoe,
	o => ww_altera_reserved_tdo);

-- Location: IOIBUF_X0_Y36_N15
\INPUT_CLOCK~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_INPUT_CLOCK,
	o => \INPUT_CLOCK~input_o\);

-- Location: CLKCTRL_G3
\INPUT_CLOCK~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \INPUT_CLOCK~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \INPUT_CLOCK~inputclkctrl_outclk\);

-- Location: IOIBUF_X0_Y38_N1
\altera_reserved_tms~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tms,
	o => \altera_reserved_tms~input_o\);

-- Location: IOIBUF_X0_Y39_N1
\altera_reserved_tck~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tck,
	o => \altera_reserved_tck~input_o\);

-- Location: IOIBUF_X0_Y40_N1
\altera_reserved_tdi~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tdi,
	o => \altera_reserved_tdi~input_o\);

-- Location: JTAG_X1_Y37_N0
altera_internal_jtag : cycloneive_jtag
PORT MAP (
	tms => \altera_reserved_tms~input_o\,
	tck => \altera_reserved_tck~input_o\,
	tdi => \altera_reserved_tdi~input_o\,
	tdouser => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout\,
	tdo => \altera_internal_jtag~TDO\,
	tmsutap => \altera_internal_jtag~TMSUTAP\,
	tckutap => \altera_internal_jtag~TCKUTAP\,
	tdiutap => \altera_internal_jtag~TDIUTAP\);

-- Location: LCCOMB_X60_Y58_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2),
	datac => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\);

-- Location: FF_X60_Y58_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(9));

-- Location: LCCOMB_X59_Y59_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(9),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout\);

-- Location: FF_X59_Y59_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(10));

-- Location: LCCOMB_X59_Y59_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(13),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(12),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout\);

-- Location: FF_X59_Y59_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(13));

-- Location: LCCOMB_X59_Y59_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(13),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout\);

-- Location: FF_X59_Y59_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(14));

-- Location: LCCOMB_X59_Y59_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(14),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(10),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout\);

-- Location: FF_X59_Y59_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11));

-- Location: LCCOMB_X59_Y59_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(10),
	datab => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout\);

-- Location: FF_X59_Y59_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(12));

-- Location: LCCOMB_X59_Y59_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(12),
	datab => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(14),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\);

-- Location: FF_X59_Y59_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15));

-- Location: LCCOMB_X60_Y59_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0),
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout\);

-- Location: FF_X60_Y59_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0));

-- Location: LCCOMB_X60_Y59_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout\);

-- Location: FF_X60_Y59_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(1));

-- Location: LCCOMB_X60_Y59_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout\);

-- Location: FF_X60_Y59_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(2));

-- Location: LCCOMB_X60_Y59_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(9),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout\);

-- Location: FF_X60_Y59_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0));

-- Location: LCCOMB_X60_Y58_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(6),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout\);

-- Location: FF_X60_Y58_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(6));

-- Location: LCCOMB_X60_Y58_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout\);

-- Location: FF_X60_Y58_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7));

-- Location: LCCOMB_X60_Y58_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\);

-- Location: FF_X60_Y58_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8));

-- Location: LCCOMB_X60_Y58_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout\);

-- Location: FF_X60_Y58_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1));

-- Location: LCCOMB_X60_Y58_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout\);

-- Location: FF_X60_Y58_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2));

-- Location: LCCOMB_X60_Y58_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2),
	datac => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout\);

-- Location: FF_X60_Y58_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3));

-- Location: LCCOMB_X60_Y58_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout\);

-- Location: FF_X60_Y58_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4));

-- Location: LCCOMB_X60_Y58_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout\);

-- Location: FF_X60_Y58_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5));

-- Location: FF_X61_Y59_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(9));

-- Location: LCCOMB_X61_Y59_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(9),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout\);

-- Location: FF_X61_Y59_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(8));

-- Location: LCCOMB_X61_Y59_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout\);

-- Location: FF_X61_Y59_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(7));

-- Location: LCCOMB_X61_Y59_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(7),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder_combout\);

-- Location: FF_X61_Y59_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(6));

-- Location: LCCOMB_X61_Y59_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(7),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(6),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(9),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\);

-- Location: FF_X61_Y59_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(6),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(5));

-- Location: LCCOMB_X61_Y59_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout\);

-- Location: FF_X61_Y59_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(4));

-- Location: FF_X61_Y59_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(4),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(3));

-- Location: LCCOMB_X61_Y59_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout\);

-- Location: FF_X61_Y59_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(2));

-- Location: LCCOMB_X61_Y59_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout\);

-- Location: FF_X61_Y59_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1));

-- Location: LCCOMB_X61_Y59_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\);

-- Location: LCCOMB_X61_Y59_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout\);

-- Location: FF_X61_Y59_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(0));

-- Location: LCCOMB_X60_Y59_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout\);

-- Location: FF_X60_Y59_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\);

-- Location: LCCOMB_X60_Y58_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\);

-- Location: LCCOMB_X59_Y58_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7_combout\);

-- Location: LCCOMB_X66_Y54_N28
\inst1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \inst1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\);

-- Location: LCCOMB_X61_Y58_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~0_combout\,
	datab => \inst1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	datad => \inst1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~4_combout\);

-- Location: LCCOMB_X61_Y58_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~0_combout\,
	datab => \inst1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	datad => \inst1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~10_combout\);

-- Location: LCCOMB_X67_Y58_N24
\~GND\ : cycloneive_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LCCOMB_X66_Y58_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \inst1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	datad => \~GND~combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~6_combout\);

-- Location: LCCOMB_X66_Y58_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~6_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7_combout\);

-- Location: LCCOMB_X66_Y58_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\);

-- Location: LCCOMB_X65_Y58_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8_combout\);

-- Location: FF_X65_Y58_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6));

-- Location: LCCOMB_X60_Y58_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout\);

-- Location: LCCOMB_X65_Y58_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~9_combout\);

-- Location: FF_X65_Y58_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~9_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5));

-- Location: LCCOMB_X65_Y58_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\);

-- Location: LCCOMB_X61_Y58_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~2_combout\);

-- Location: LCCOMB_X61_Y58_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~2_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout\);

-- Location: LCCOMB_X61_Y58_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~11_combout\);

-- Location: LCCOMB_X61_Y58_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~0_combout\,
	datab => \inst1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	datac => \inst1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12_combout\);

-- Location: LCCOMB_X61_Y58_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~11_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13_combout\);

-- Location: FF_X61_Y58_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4));

-- Location: FF_X61_Y58_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~10_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3));

-- Location: FF_X61_Y58_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~4_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2));

-- Location: LCCOMB_X61_Y58_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~7_combout\);

-- Location: LCCOMB_X61_Y58_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2_combout\);

-- Location: LCCOMB_X61_Y58_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~7_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3_combout\);

-- Location: FF_X61_Y58_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1));

-- Location: LCCOMB_X59_Y58_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4_combout\);

-- Location: FF_X60_Y58_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q\);

-- Location: LCCOMB_X60_Y58_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout\);

-- Location: FF_X60_Y58_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(2));

-- Location: LCCOMB_X60_Y58_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout\);

-- Location: FF_X60_Y58_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q\);

-- Location: LCCOMB_X61_Y57_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\);

-- Location: LCCOMB_X59_Y58_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8_combout\);

-- Location: LCCOMB_X59_Y58_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\);

-- Location: FF_X59_Y58_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~q\);

-- Location: LCCOMB_X59_Y58_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10_combout\);

-- Location: LCCOMB_X59_Y58_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\);

-- Location: LCCOMB_X60_Y58_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout\);

-- Location: LCCOMB_X59_Y58_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout\);

-- Location: FF_X59_Y58_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\);

-- Location: LCCOMB_X67_Y46_N8
\inst1|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~1_combout\ = !\inst1|mm_interconnect_0|cmd_xbar_mux|arb|grant[1]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux|arb|grant[1]~0_combout\,
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~1_combout\);

-- Location: LCCOMB_X66_Y54_N30
\inst1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \inst1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\);

-- Location: LCCOMB_X58_Y58_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout\);

-- Location: LCCOMB_X61_Y57_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\);

-- Location: LCCOMB_X60_Y58_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1_combout\);

-- Location: LCCOMB_X60_Y58_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\);

-- Location: FF_X58_Y58_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~q\);

-- Location: LCCOMB_X58_Y58_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout\);

-- Location: LCCOMB_X59_Y58_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout\);

-- Location: FF_X58_Y58_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\);

-- Location: LCCOMB_X61_Y57_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\);

-- Location: LCCOMB_X61_Y57_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout\);

-- Location: LCCOMB_X61_Y57_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout\);

-- Location: LCCOMB_X60_Y59_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout\);

-- Location: FF_X60_Y59_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\);

-- Location: LCCOMB_X61_Y57_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout\);

-- Location: LCCOMB_X61_Y57_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\);

-- Location: FF_X61_Y57_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\);

-- Location: LCCOMB_X62_Y58_N20
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ = (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\ & 
-- (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4) & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\);

-- Location: LCCOMB_X58_Y58_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout\);

-- Location: FF_X58_Y58_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~q\);

-- Location: LCCOMB_X58_Y58_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout\);

-- Location: FF_X58_Y58_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\);

-- Location: LCCOMB_X61_Y56_N16
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_uir~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_uir~0_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8) & 
-- (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\ & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_uir~0_combout\);

-- Location: FF_X61_Y56_N17
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1~q\);

-- Location: LCCOMB_X61_Y56_N12
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout\ = 
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout\);

-- Location: FF_X61_Y56_N13
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\(0));

-- Location: LCCOMB_X61_Y56_N14
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|sync2_uir~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|sync2_uir~feeder_combout\ = 
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\(0),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|sync2_uir~feeder_combout\);

-- Location: FF_X61_Y56_N15
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|sync2_uir\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|sync2_uir~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|sync2_uir~q\);

-- Location: LCCOMB_X61_Y56_N4
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jxuir~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jxuir~0_combout\ = (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|sync2_uir~q\ & 
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|sync2_uir~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\(0),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jxuir~0_combout\);

-- Location: FF_X61_Y56_N5
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jxuir\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jxuir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jxuir~q\);

-- Location: FF_X61_Y56_N23
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|ir[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	sload => VCC,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jxuir~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|ir\(0));

-- Location: FF_X61_Y56_N27
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|ir[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	sload => VCC,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jxuir~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|ir\(1));

-- Location: LCCOMB_X61_Y56_N0
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_udr~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_udr~0_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8) & 
-- (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\ & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_udr~0_combout\);

-- Location: FF_X61_Y56_N1
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_udr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~q\);

-- Location: LCCOMB_X61_Y56_N8
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\ = 
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\);

-- Location: FF_X61_Y56_N9
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0));

-- Location: LCCOMB_X61_Y56_N18
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|sync2_udr~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|sync2_udr~feeder_combout\ = 
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|sync2_udr~feeder_combout\);

-- Location: FF_X61_Y56_N19
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|sync2_udr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|sync2_udr~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|sync2_udr~q\);

-- Location: LCCOMB_X61_Y56_N10
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\ = 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|sync2_udr~q\ & 
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|sync2_udr~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\);

-- Location: FF_X61_Y56_N11
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\);

-- Location: FF_X61_Y56_N29
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|enable_action_strobe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|enable_action_strobe~q\);

-- Location: LCCOMB_X61_Y56_N26
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\ = 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|ir\(0) & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|ir\(1) & 
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|enable_action_strobe~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|ir\(0),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|ir\(1),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|enable_action_strobe~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\);

-- Location: LCCOMB_X62_Y58_N0
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~20_combout\ = (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\ & (\altera_internal_jtag~TDIUTAP\ & 
-- (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4) & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~20_combout\);

-- Location: LCCOMB_X62_Y58_N2
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_cdr\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\) # 
-- ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\);

-- Location: LCCOMB_X63_Y58_N30
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[36]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[36]~21_combout\ = 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\) # 
-- ((!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\ & (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ $ 
-- (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[36]~21_combout\);

-- Location: FF_X62_Y58_N1
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~20_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[36]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(37));

-- Location: LCCOMB_X59_Y55_N10
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[37]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[37]~feeder_combout\ = \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(37)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(37),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[37]~feeder_combout\);

-- Location: FF_X59_Y55_N11
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[37]~feeder_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37));

-- Location: LCCOMB_X36_Y37_N0
\inst1|sdram|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Add0~0_combout\ = \inst1|sdram|refresh_counter\(0) $ (VCC)
-- \inst1|sdram|Add0~1\ = CARRY(\inst1|sdram|refresh_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|sdram|refresh_counter\(0),
	datad => VCC,
	combout => \inst1|sdram|Add0~0_combout\,
	cout => \inst1|sdram|Add0~1\);

-- Location: LCCOMB_X35_Y37_N24
\inst1|sdram|refresh_counter~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|refresh_counter~8_combout\ = (!\inst1|sdram|Equal0~4_combout\ & \inst1|sdram|Add0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|sdram|Equal0~4_combout\,
	datac => \inst1|sdram|Add0~0_combout\,
	combout => \inst1|sdram|refresh_counter~8_combout\);

-- Location: FF_X35_Y37_N25
\inst1|sdram|refresh_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|refresh_counter~8_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|refresh_counter\(0));

-- Location: LCCOMB_X36_Y37_N2
\inst1|sdram|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Add0~2_combout\ = (\inst1|sdram|refresh_counter\(1) & (\inst1|sdram|Add0~1\ & VCC)) # (!\inst1|sdram|refresh_counter\(1) & (!\inst1|sdram|Add0~1\))
-- \inst1|sdram|Add0~3\ = CARRY((!\inst1|sdram|refresh_counter\(1) & !\inst1|sdram|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|sdram|refresh_counter\(1),
	datad => VCC,
	cin => \inst1|sdram|Add0~1\,
	combout => \inst1|sdram|Add0~2_combout\,
	cout => \inst1|sdram|Add0~3\);

-- Location: FF_X36_Y37_N3
\inst1|sdram|refresh_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Add0~2_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|refresh_counter\(1));

-- Location: LCCOMB_X36_Y37_N4
\inst1|sdram|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Add0~4_combout\ = (\inst1|sdram|refresh_counter\(2) & ((GND) # (!\inst1|sdram|Add0~3\))) # (!\inst1|sdram|refresh_counter\(2) & (\inst1|sdram|Add0~3\ $ (GND)))
-- \inst1|sdram|Add0~5\ = CARRY((\inst1|sdram|refresh_counter\(2)) # (!\inst1|sdram|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|refresh_counter\(2),
	datad => VCC,
	cin => \inst1|sdram|Add0~3\,
	combout => \inst1|sdram|Add0~4_combout\,
	cout => \inst1|sdram|Add0~5\);

-- Location: LCCOMB_X35_Y37_N14
\inst1|sdram|refresh_counter~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|refresh_counter~7_combout\ = (!\inst1|sdram|Equal0~4_combout\ & \inst1|sdram|Add0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|sdram|Equal0~4_combout\,
	datad => \inst1|sdram|Add0~4_combout\,
	combout => \inst1|sdram|refresh_counter~7_combout\);

-- Location: FF_X35_Y37_N15
\inst1|sdram|refresh_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|refresh_counter~7_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|refresh_counter\(2));

-- Location: LCCOMB_X36_Y37_N6
\inst1|sdram|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Add0~6_combout\ = (\inst1|sdram|refresh_counter\(3) & (\inst1|sdram|Add0~5\ & VCC)) # (!\inst1|sdram|refresh_counter\(3) & (!\inst1|sdram|Add0~5\))
-- \inst1|sdram|Add0~7\ = CARRY((!\inst1|sdram|refresh_counter\(3) & !\inst1|sdram|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|refresh_counter\(3),
	datad => VCC,
	cin => \inst1|sdram|Add0~5\,
	combout => \inst1|sdram|Add0~6_combout\,
	cout => \inst1|sdram|Add0~7\);

-- Location: FF_X36_Y37_N7
\inst1|sdram|refresh_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Add0~6_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|refresh_counter\(3));

-- Location: LCCOMB_X36_Y37_N8
\inst1|sdram|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Add0~8_combout\ = (\inst1|sdram|refresh_counter\(4) & (\inst1|sdram|Add0~7\ $ (GND))) # (!\inst1|sdram|refresh_counter\(4) & ((GND) # (!\inst1|sdram|Add0~7\)))
-- \inst1|sdram|Add0~9\ = CARRY((!\inst1|sdram|Add0~7\) # (!\inst1|sdram|refresh_counter\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|sdram|refresh_counter\(4),
	datad => VCC,
	cin => \inst1|sdram|Add0~7\,
	combout => \inst1|sdram|Add0~8_combout\,
	cout => \inst1|sdram|Add0~9\);

-- Location: LCCOMB_X36_Y37_N28
\inst1|sdram|refresh_counter[4]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|refresh_counter[4]~13_combout\ = !\inst1|sdram|Add0~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|sdram|Add0~8_combout\,
	combout => \inst1|sdram|refresh_counter[4]~13_combout\);

-- Location: FF_X36_Y37_N29
\inst1|sdram|refresh_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|refresh_counter[4]~13_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|refresh_counter\(4));

-- Location: LCCOMB_X36_Y37_N10
\inst1|sdram|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Add0~10_combout\ = (\inst1|sdram|refresh_counter\(5) & (\inst1|sdram|Add0~9\ & VCC)) # (!\inst1|sdram|refresh_counter\(5) & (!\inst1|sdram|Add0~9\))
-- \inst1|sdram|Add0~11\ = CARRY((!\inst1|sdram|refresh_counter\(5) & !\inst1|sdram|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|sdram|refresh_counter\(5),
	datad => VCC,
	cin => \inst1|sdram|Add0~9\,
	combout => \inst1|sdram|Add0~10_combout\,
	cout => \inst1|sdram|Add0~11\);

-- Location: LCCOMB_X35_Y37_N20
\inst1|sdram|refresh_counter~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|refresh_counter~6_combout\ = (!\inst1|sdram|Equal0~4_combout\ & \inst1|sdram|Add0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|sdram|Equal0~4_combout\,
	datac => \inst1|sdram|Add0~10_combout\,
	combout => \inst1|sdram|refresh_counter~6_combout\);

-- Location: FF_X35_Y37_N21
\inst1|sdram|refresh_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|refresh_counter~6_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|refresh_counter\(5));

-- Location: LCCOMB_X36_Y37_N30
\inst1|sdram|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Equal0~2_combout\ = (!\inst1|sdram|refresh_counter\(3) & (\inst1|sdram|refresh_counter\(4) & (!\inst1|sdram|refresh_counter\(2) & !\inst1|sdram|refresh_counter\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|refresh_counter\(3),
	datab => \inst1|sdram|refresh_counter\(4),
	datac => \inst1|sdram|refresh_counter\(2),
	datad => \inst1|sdram|refresh_counter\(5),
	combout => \inst1|sdram|Equal0~2_combout\);

-- Location: LCCOMB_X36_Y37_N12
\inst1|sdram|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Add0~12_combout\ = (\inst1|sdram|refresh_counter\(6) & ((GND) # (!\inst1|sdram|Add0~11\))) # (!\inst1|sdram|refresh_counter\(6) & (\inst1|sdram|Add0~11\ $ (GND)))
-- \inst1|sdram|Add0~13\ = CARRY((\inst1|sdram|refresh_counter\(6)) # (!\inst1|sdram|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|refresh_counter\(6),
	datad => VCC,
	cin => \inst1|sdram|Add0~11\,
	combout => \inst1|sdram|Add0~12_combout\,
	cout => \inst1|sdram|Add0~13\);

-- Location: LCCOMB_X35_Y37_N16
\inst1|sdram|refresh_counter~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|refresh_counter~5_combout\ = (!\inst1|sdram|Equal0~4_combout\ & \inst1|sdram|Add0~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|sdram|Equal0~4_combout\,
	datac => \inst1|sdram|Add0~12_combout\,
	combout => \inst1|sdram|refresh_counter~5_combout\);

-- Location: FF_X35_Y37_N17
\inst1|sdram|refresh_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|refresh_counter~5_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|refresh_counter\(6));

-- Location: LCCOMB_X36_Y37_N14
\inst1|sdram|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Add0~14_combout\ = (\inst1|sdram|refresh_counter\(7) & (\inst1|sdram|Add0~13\ & VCC)) # (!\inst1|sdram|refresh_counter\(7) & (!\inst1|sdram|Add0~13\))
-- \inst1|sdram|Add0~15\ = CARRY((!\inst1|sdram|refresh_counter\(7) & !\inst1|sdram|Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|sdram|refresh_counter\(7),
	datad => VCC,
	cin => \inst1|sdram|Add0~13\,
	combout => \inst1|sdram|Add0~14_combout\,
	cout => \inst1|sdram|Add0~15\);

-- Location: LCCOMB_X35_Y37_N6
\inst1|sdram|refresh_counter~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|refresh_counter~4_combout\ = (!\inst1|sdram|Equal0~4_combout\ & \inst1|sdram|Add0~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|sdram|Equal0~4_combout\,
	datac => \inst1|sdram|Add0~14_combout\,
	combout => \inst1|sdram|refresh_counter~4_combout\);

-- Location: FF_X35_Y37_N7
\inst1|sdram|refresh_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|refresh_counter~4_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|refresh_counter\(7));

-- Location: LCCOMB_X36_Y37_N16
\inst1|sdram|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Add0~16_combout\ = (\inst1|sdram|refresh_counter\(8) & (\inst1|sdram|Add0~15\ $ (GND))) # (!\inst1|sdram|refresh_counter\(8) & ((GND) # (!\inst1|sdram|Add0~15\)))
-- \inst1|sdram|Add0~17\ = CARRY((!\inst1|sdram|Add0~15\) # (!\inst1|sdram|refresh_counter\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|refresh_counter\(8),
	datad => VCC,
	cin => \inst1|sdram|Add0~15\,
	combout => \inst1|sdram|Add0~16_combout\,
	cout => \inst1|sdram|Add0~17\);

-- Location: LCCOMB_X35_Y37_N12
\inst1|sdram|refresh_counter~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|refresh_counter~3_combout\ = (\inst1|sdram|Equal0~4_combout\) # (!\inst1|sdram|Add0~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|sdram|Equal0~4_combout\,
	datad => \inst1|sdram|Add0~16_combout\,
	combout => \inst1|sdram|refresh_counter~3_combout\);

-- Location: FF_X35_Y37_N13
\inst1|sdram|refresh_counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|refresh_counter~3_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|refresh_counter\(8));

-- Location: LCCOMB_X36_Y37_N18
\inst1|sdram|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Add0~18_combout\ = (\inst1|sdram|refresh_counter\(9) & (!\inst1|sdram|Add0~17\)) # (!\inst1|sdram|refresh_counter\(9) & (\inst1|sdram|Add0~17\ & VCC))
-- \inst1|sdram|Add0~19\ = CARRY((\inst1|sdram|refresh_counter\(9) & !\inst1|sdram|Add0~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|refresh_counter\(9),
	datad => VCC,
	cin => \inst1|sdram|Add0~17\,
	combout => \inst1|sdram|Add0~18_combout\,
	cout => \inst1|sdram|Add0~19\);

-- Location: LCCOMB_X35_Y37_N2
\inst1|sdram|refresh_counter[9]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|refresh_counter[9]~11_combout\ = !\inst1|sdram|Add0~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|sdram|Add0~18_combout\,
	combout => \inst1|sdram|refresh_counter[9]~11_combout\);

-- Location: FF_X35_Y37_N3
\inst1|sdram|refresh_counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|refresh_counter[9]~11_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|refresh_counter\(9));

-- Location: LCCOMB_X36_Y37_N20
\inst1|sdram|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Add0~20_combout\ = (\inst1|sdram|refresh_counter\(10) & (\inst1|sdram|Add0~19\ $ (GND))) # (!\inst1|sdram|refresh_counter\(10) & ((GND) # (!\inst1|sdram|Add0~19\)))
-- \inst1|sdram|Add0~21\ = CARRY((!\inst1|sdram|Add0~19\) # (!\inst1|sdram|refresh_counter\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|refresh_counter\(10),
	datad => VCC,
	cin => \inst1|sdram|Add0~19\,
	combout => \inst1|sdram|Add0~20_combout\,
	cout => \inst1|sdram|Add0~21\);

-- Location: LCCOMB_X35_Y37_N26
\inst1|sdram|refresh_counter[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|refresh_counter[10]~10_combout\ = !\inst1|sdram|Add0~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|sdram|Add0~20_combout\,
	combout => \inst1|sdram|refresh_counter[10]~10_combout\);

-- Location: FF_X35_Y37_N27
\inst1|sdram|refresh_counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|refresh_counter[10]~10_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|refresh_counter\(10));

-- Location: LCCOMB_X36_Y37_N22
\inst1|sdram|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Add0~22_combout\ = (\inst1|sdram|refresh_counter\(11) & (\inst1|sdram|Add0~21\ & VCC)) # (!\inst1|sdram|refresh_counter\(11) & (!\inst1|sdram|Add0~21\))
-- \inst1|sdram|Add0~23\ = CARRY((!\inst1|sdram|refresh_counter\(11) & !\inst1|sdram|Add0~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|sdram|refresh_counter\(11),
	datad => VCC,
	cin => \inst1|sdram|Add0~21\,
	combout => \inst1|sdram|Add0~22_combout\,
	cout => \inst1|sdram|Add0~23\);

-- Location: LCCOMB_X35_Y37_N22
\inst1|sdram|refresh_counter~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|refresh_counter~2_combout\ = (!\inst1|sdram|Equal0~4_combout\ & \inst1|sdram|Add0~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|sdram|Equal0~4_combout\,
	datad => \inst1|sdram|Add0~22_combout\,
	combout => \inst1|sdram|refresh_counter~2_combout\);

-- Location: FF_X35_Y37_N23
\inst1|sdram|refresh_counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|refresh_counter~2_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|refresh_counter\(11));

-- Location: LCCOMB_X36_Y37_N24
\inst1|sdram|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Add0~24_combout\ = (\inst1|sdram|refresh_counter\(12) & ((GND) # (!\inst1|sdram|Add0~23\))) # (!\inst1|sdram|refresh_counter\(12) & (\inst1|sdram|Add0~23\ $ (GND)))
-- \inst1|sdram|Add0~25\ = CARRY((\inst1|sdram|refresh_counter\(12)) # (!\inst1|sdram|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|sdram|refresh_counter\(12),
	datad => VCC,
	cin => \inst1|sdram|Add0~23\,
	combout => \inst1|sdram|Add0~24_combout\,
	cout => \inst1|sdram|Add0~25\);

-- Location: LCCOMB_X35_Y37_N28
\inst1|sdram|refresh_counter~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|refresh_counter~1_combout\ = (!\inst1|sdram|Equal0~4_combout\ & \inst1|sdram|Add0~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|sdram|Equal0~4_combout\,
	datad => \inst1|sdram|Add0~24_combout\,
	combout => \inst1|sdram|refresh_counter~1_combout\);

-- Location: FF_X35_Y37_N29
\inst1|sdram|refresh_counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|refresh_counter~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|refresh_counter\(12));

-- Location: LCCOMB_X36_Y37_N26
\inst1|sdram|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Add0~26_combout\ = \inst1|sdram|Add0~25\ $ (\inst1|sdram|refresh_counter\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst1|sdram|refresh_counter\(13),
	cin => \inst1|sdram|Add0~25\,
	combout => \inst1|sdram|Add0~26_combout\);

-- Location: LCCOMB_X35_Y37_N8
\inst1|sdram|refresh_counter~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|refresh_counter~0_combout\ = (\inst1|sdram|Equal0~4_combout\) # (!\inst1|sdram|Add0~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|sdram|Equal0~4_combout\,
	datad => \inst1|sdram|Add0~26_combout\,
	combout => \inst1|sdram|refresh_counter~0_combout\);

-- Location: FF_X35_Y37_N9
\inst1|sdram|refresh_counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|refresh_counter~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|refresh_counter\(13));

-- Location: LCCOMB_X35_Y37_N0
\inst1|sdram|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Equal0~0_combout\ = (!\inst1|sdram|refresh_counter\(11) & (\inst1|sdram|refresh_counter\(10) & (\inst1|sdram|refresh_counter\(13) & !\inst1|sdram|refresh_counter\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|refresh_counter\(11),
	datab => \inst1|sdram|refresh_counter\(10),
	datac => \inst1|sdram|refresh_counter\(13),
	datad => \inst1|sdram|refresh_counter\(12),
	combout => \inst1|sdram|Equal0~0_combout\);

-- Location: LCCOMB_X35_Y37_N10
\inst1|sdram|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Equal0~3_combout\ = (!\inst1|sdram|refresh_counter\(0) & !\inst1|sdram|refresh_counter\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|sdram|refresh_counter\(0),
	datad => \inst1|sdram|refresh_counter\(1),
	combout => \inst1|sdram|Equal0~3_combout\);

-- Location: LCCOMB_X35_Y37_N18
\inst1|sdram|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Equal0~1_combout\ = (\inst1|sdram|refresh_counter\(8) & (!\inst1|sdram|refresh_counter\(6) & (\inst1|sdram|refresh_counter\(9) & !\inst1|sdram|refresh_counter\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|refresh_counter\(8),
	datab => \inst1|sdram|refresh_counter\(6),
	datac => \inst1|sdram|refresh_counter\(9),
	datad => \inst1|sdram|refresh_counter\(7),
	combout => \inst1|sdram|Equal0~1_combout\);

-- Location: LCCOMB_X35_Y37_N4
\inst1|sdram|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Equal0~4_combout\ = (\inst1|sdram|Equal0~2_combout\ & (\inst1|sdram|Equal0~0_combout\ & (\inst1|sdram|Equal0~3_combout\ & \inst1|sdram|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|Equal0~2_combout\,
	datab => \inst1|sdram|Equal0~0_combout\,
	datac => \inst1|sdram|Equal0~3_combout\,
	datad => \inst1|sdram|Equal0~1_combout\,
	combout => \inst1|sdram|Equal0~4_combout\);

-- Location: LCCOMB_X54_Y42_N4
\inst1|sdram|Selector8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector8~0_combout\ = (\inst1|sdram|Equal0~4_combout\ & !\inst1|sdram|i_state.000~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|Equal0~4_combout\,
	datac => \inst1|sdram|i_state.000~q\,
	combout => \inst1|sdram|Selector8~0_combout\);

-- Location: FF_X54_Y42_N5
\inst1|sdram|i_state.001\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector8~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|i_state.001~q\);

-- Location: LCCOMB_X54_Y42_N28
\inst1|sdram|Selector16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector16~0_combout\ = (\inst1|sdram|i_next.010~q\ & ((\inst1|sdram|i_state.101~q\) # ((\inst1|sdram|i_state.011~q\) # (!\inst1|sdram|i_state.000~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|i_state.101~q\,
	datab => \inst1|sdram|i_next.010~q\,
	datac => \inst1|sdram|i_state.000~q\,
	datad => \inst1|sdram|i_state.011~q\,
	combout => \inst1|sdram|Selector16~0_combout\);

-- Location: LCCOMB_X53_Y44_N0
\inst1|sdram|Selector6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector6~0_combout\ = (\inst1|sdram|i_state.010~q\ & (!\inst1|sdram|i_refs\(0))) # (!\inst1|sdram|i_state.010~q\ & (\inst1|sdram|i_refs\(0) & \inst1|sdram|i_state.000~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|sdram|i_state.010~q\,
	datac => \inst1|sdram|i_refs\(0),
	datad => \inst1|sdram|i_state.000~q\,
	combout => \inst1|sdram|Selector6~0_combout\);

-- Location: FF_X53_Y44_N1
\inst1|sdram|i_refs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector6~0_combout\,
	ena => \inst1|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|i_refs\(0));

-- Location: LCCOMB_X53_Y44_N12
\inst1|sdram|Selector5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector5~0_combout\ = (\inst1|sdram|i_state.010~q\ & (\inst1|sdram|i_refs\(0) $ ((\inst1|sdram|i_refs\(1))))) # (!\inst1|sdram|i_state.010~q\ & (((\inst1|sdram|i_refs\(1) & \inst1|sdram|i_state.000~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|i_state.010~q\,
	datab => \inst1|sdram|i_refs\(0),
	datac => \inst1|sdram|i_refs\(1),
	datad => \inst1|sdram|i_state.000~q\,
	combout => \inst1|sdram|Selector5~0_combout\);

-- Location: FF_X53_Y44_N13
\inst1|sdram|i_refs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector5~0_combout\,
	ena => \inst1|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|i_refs\(1));

-- Location: LCCOMB_X53_Y44_N24
\inst1|sdram|Selector4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector4~0_combout\ = (\inst1|sdram|i_state.010~q\ & (\inst1|sdram|i_refs\(2) $ (((\inst1|sdram|i_refs\(1) & \inst1|sdram|i_refs\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|i_refs\(1),
	datab => \inst1|sdram|i_refs\(2),
	datac => \inst1|sdram|i_state.010~q\,
	datad => \inst1|sdram|i_refs\(0),
	combout => \inst1|sdram|Selector4~0_combout\);

-- Location: LCCOMB_X53_Y44_N2
\inst1|sdram|Selector4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector4~1_combout\ = (\inst1|sdram|Selector4~0_combout\) # ((!\inst1|sdram|i_state.010~q\ & (\inst1|sdram|i_refs\(2) & \inst1|sdram|i_state.000~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|i_state.010~q\,
	datab => \inst1|sdram|Selector4~0_combout\,
	datac => \inst1|sdram|i_refs\(2),
	datad => \inst1|sdram|i_state.000~q\,
	combout => \inst1|sdram|Selector4~1_combout\);

-- Location: FF_X53_Y44_N3
\inst1|sdram|i_refs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector4~1_combout\,
	ena => \inst1|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|i_refs\(2));

-- Location: LCCOMB_X53_Y44_N14
\inst1|sdram|Selector18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector18~0_combout\ = (!\inst1|sdram|i_refs\(1) & (!\inst1|sdram|i_refs\(2) & \inst1|sdram|i_refs\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|i_refs\(1),
	datab => \inst1|sdram|i_refs\(2),
	datad => \inst1|sdram|i_refs\(0),
	combout => \inst1|sdram|Selector18~0_combout\);

-- Location: LCCOMB_X54_Y42_N6
\inst1|sdram|Selector16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector16~1_combout\ = (\inst1|sdram|Selector16~0_combout\) # ((\inst1|sdram|i_state.001~q\) # ((!\inst1|sdram|Selector18~0_combout\ & \inst1|sdram|i_state.010~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|Selector16~0_combout\,
	datab => \inst1|sdram|Selector18~0_combout\,
	datac => \inst1|sdram|i_state.001~q\,
	datad => \inst1|sdram|i_state.010~q\,
	combout => \inst1|sdram|Selector16~1_combout\);

-- Location: FF_X54_Y42_N7
\inst1|sdram|i_next.010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector16~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|i_next.010~q\);

-- Location: LCCOMB_X53_Y42_N18
\inst1|sdram|Selector9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector9~0_combout\ = (!\inst1|sdram|i_count\(2) & (!\inst1|sdram|i_count\(1) & (\inst1|sdram|i_state.011~q\ & \inst1|sdram|i_next.010~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|i_count\(2),
	datab => \inst1|sdram|i_count\(1),
	datac => \inst1|sdram|i_state.011~q\,
	datad => \inst1|sdram|i_next.010~q\,
	combout => \inst1|sdram|Selector9~0_combout\);

-- Location: FF_X53_Y42_N19
\inst1|sdram|i_state.010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector9~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|i_state.010~q\);

-- Location: LCCOMB_X54_Y42_N30
\inst1|sdram|Selector18~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector18~1_combout\ = (\inst1|sdram|i_next.111~q\ & ((\inst1|sdram|i_state.101~q\) # ((\inst1|sdram|i_state.011~q\) # (!\inst1|sdram|i_state.000~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|i_state.101~q\,
	datab => \inst1|sdram|i_next.111~q\,
	datac => \inst1|sdram|i_state.000~q\,
	datad => \inst1|sdram|i_state.011~q\,
	combout => \inst1|sdram|Selector18~1_combout\);

-- Location: LCCOMB_X54_Y42_N8
\inst1|sdram|Selector18~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector18~2_combout\ = (\inst1|sdram|Selector18~1_combout\) # ((\inst1|sdram|i_state.010~q\ & \inst1|sdram|Selector18~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|sdram|i_state.010~q\,
	datac => \inst1|sdram|Selector18~1_combout\,
	datad => \inst1|sdram|Selector18~0_combout\,
	combout => \inst1|sdram|Selector18~2_combout\);

-- Location: FF_X54_Y42_N9
\inst1|sdram|i_next.111\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector18~2_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|i_next.111~q\);

-- Location: LCCOMB_X53_Y42_N28
\inst1|sdram|Selector12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector12~1_combout\ = (!\inst1|sdram|i_count\(2) & (\inst1|sdram|i_state.011~q\ & (\inst1|sdram|i_next.111~q\ & !\inst1|sdram|i_count\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|i_count\(2),
	datab => \inst1|sdram|i_state.011~q\,
	datac => \inst1|sdram|i_next.111~q\,
	datad => \inst1|sdram|i_count\(1),
	combout => \inst1|sdram|Selector12~1_combout\);

-- Location: FF_X53_Y42_N29
\inst1|sdram|i_state.111\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector12~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|i_state.111~q\);

-- Location: LCCOMB_X53_Y42_N20
\inst1|sdram|Selector10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector10~2_combout\ = (\inst1|sdram|i_state.111~q\) # ((\inst1|sdram|i_state.011~q\ & ((\inst1|sdram|i_count\(2)) # (\inst1|sdram|i_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|i_count\(2),
	datab => \inst1|sdram|i_count\(1),
	datac => \inst1|sdram|i_state.011~q\,
	datad => \inst1|sdram|i_state.111~q\,
	combout => \inst1|sdram|Selector10~2_combout\);

-- Location: LCCOMB_X53_Y42_N8
\inst1|sdram|Selector10~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector10~3_combout\ = (\inst1|sdram|i_state.001~q\) # ((\inst1|sdram|Selector10~2_combout\) # (\inst1|sdram|i_state.010~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|i_state.001~q\,
	datab => \inst1|sdram|Selector10~2_combout\,
	datad => \inst1|sdram|i_state.010~q\,
	combout => \inst1|sdram|Selector10~3_combout\);

-- Location: FF_X53_Y42_N9
\inst1|sdram|i_state.011\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector10~3_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|i_state.011~q\);

-- Location: LCCOMB_X53_Y42_N12
\inst1|sdram|Selector14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector14~0_combout\ = (\inst1|sdram|i_state.011~q\ & ((\inst1|sdram|i_count\(1) & ((\inst1|sdram|i_count\(0)))) # (!\inst1|sdram|i_count\(1) & (\inst1|sdram|i_count\(2) & !\inst1|sdram|i_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|i_count\(2),
	datab => \inst1|sdram|i_count\(1),
	datac => \inst1|sdram|i_state.011~q\,
	datad => \inst1|sdram|i_count\(0),
	combout => \inst1|sdram|Selector14~0_combout\);

-- Location: LCCOMB_X54_Y42_N26
\inst1|sdram|Selector13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector13~0_combout\ = (!\inst1|sdram|i_state.101~q\ & \inst1|sdram|i_state.000~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|i_state.101~q\,
	datac => \inst1|sdram|i_state.000~q\,
	combout => \inst1|sdram|Selector13~0_combout\);

-- Location: LCCOMB_X53_Y42_N0
\inst1|sdram|Selector14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector14~1_combout\ = (\inst1|sdram|Selector14~0_combout\) # ((\inst1|sdram|i_state.010~q\) # ((\inst1|sdram|i_count\(1) & !\inst1|sdram|Selector13~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|Selector14~0_combout\,
	datab => \inst1|sdram|i_state.010~q\,
	datac => \inst1|sdram|i_count\(1),
	datad => \inst1|sdram|Selector13~0_combout\,
	combout => \inst1|sdram|Selector14~1_combout\);

-- Location: FF_X53_Y42_N1
\inst1|sdram|i_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector14~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|i_count\(1));

-- Location: LCCOMB_X53_Y42_N22
\inst1|sdram|Selector15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector15~1_combout\ = (\inst1|sdram|i_state.011~q\ & (\inst1|sdram|i_count\(0) $ (((\inst1|sdram|i_count\(2)) # (\inst1|sdram|i_count\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|i_count\(2),
	datab => \inst1|sdram|i_count\(1),
	datac => \inst1|sdram|i_state.011~q\,
	datad => \inst1|sdram|i_count\(0),
	combout => \inst1|sdram|Selector15~1_combout\);

-- Location: LCCOMB_X53_Y42_N14
\inst1|sdram|Selector15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector15~0_combout\ = (!\inst1|sdram|i_state.010~q\ & !\inst1|sdram|i_state.001~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|sdram|i_state.010~q\,
	datad => \inst1|sdram|i_state.001~q\,
	combout => \inst1|sdram|Selector15~0_combout\);

-- Location: LCCOMB_X53_Y42_N16
\inst1|sdram|Selector15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector15~2_combout\ = (\inst1|sdram|Selector15~1_combout\) # (((\inst1|sdram|i_count\(0) & !\inst1|sdram|Selector13~0_combout\)) # (!\inst1|sdram|Selector15~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|Selector15~1_combout\,
	datab => \inst1|sdram|Selector15~0_combout\,
	datac => \inst1|sdram|i_count\(0),
	datad => \inst1|sdram|Selector13~0_combout\,
	combout => \inst1|sdram|Selector15~2_combout\);

-- Location: FF_X53_Y42_N17
\inst1|sdram|i_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector15~2_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|i_count\(0));

-- Location: LCCOMB_X53_Y42_N10
\inst1|sdram|Selector13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector13~1_combout\ = ((\inst1|sdram|i_state.011~q\ & ((\inst1|sdram|i_count\(0)) # (\inst1|sdram|i_count\(1))))) # (!\inst1|sdram|Selector13~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|i_count\(0),
	datab => \inst1|sdram|i_count\(1),
	datac => \inst1|sdram|i_state.011~q\,
	datad => \inst1|sdram|Selector13~0_combout\,
	combout => \inst1|sdram|Selector13~1_combout\);

-- Location: LCCOMB_X53_Y42_N6
\inst1|sdram|Selector13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector13~2_combout\ = (\inst1|sdram|i_state.010~q\) # ((\inst1|sdram|i_state.111~q\) # ((\inst1|sdram|Selector13~1_combout\ & \inst1|sdram|i_count\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|Selector13~1_combout\,
	datab => \inst1|sdram|i_state.010~q\,
	datac => \inst1|sdram|i_count\(2),
	datad => \inst1|sdram|i_state.111~q\,
	combout => \inst1|sdram|Selector13~2_combout\);

-- Location: FF_X53_Y42_N7
\inst1|sdram|i_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector13~2_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|i_count\(2));

-- Location: LCCOMB_X53_Y42_N2
\inst1|sdram|Selector12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector12~0_combout\ = (!\inst1|sdram|i_count\(2) & (!\inst1|sdram|i_count\(1) & \inst1|sdram|i_state.011~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|i_count\(2),
	datab => \inst1|sdram|i_count\(1),
	datac => \inst1|sdram|i_state.011~q\,
	combout => \inst1|sdram|Selector12~0_combout\);

-- Location: LCCOMB_X54_Y42_N16
\inst1|sdram|WideOr6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|WideOr6~0_combout\ = (!\inst1|sdram|i_state.011~q\ & \inst1|sdram|i_state.000~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|i_state.011~q\,
	datac => \inst1|sdram|i_state.000~q\,
	combout => \inst1|sdram|WideOr6~0_combout\);

-- Location: LCCOMB_X54_Y42_N18
\inst1|sdram|Selector17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector17~0_combout\ = (\inst1|sdram|i_state.111~q\) # ((\inst1|sdram|i_next.101~q\ & ((\inst1|sdram|i_state.101~q\) # (!\inst1|sdram|WideOr6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|i_state.101~q\,
	datab => \inst1|sdram|i_state.111~q\,
	datac => \inst1|sdram|i_next.101~q\,
	datad => \inst1|sdram|WideOr6~0_combout\,
	combout => \inst1|sdram|Selector17~0_combout\);

-- Location: FF_X54_Y42_N19
\inst1|sdram|i_next.101\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector17~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|i_next.101~q\);

-- Location: LCCOMB_X54_Y42_N10
\inst1|sdram|i_state.101~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|i_state.101~0_combout\ = (\inst1|sdram|i_state.101~q\) # ((\inst1|sdram|Selector12~0_combout\ & \inst1|sdram|i_next.101~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|Selector12~0_combout\,
	datac => \inst1|sdram|i_state.101~q\,
	datad => \inst1|sdram|i_next.101~q\,
	combout => \inst1|sdram|i_state.101~0_combout\);

-- Location: FF_X54_Y42_N11
\inst1|sdram|i_state.101\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|i_state.101~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|i_state.101~q\);

-- Location: LCCOMB_X54_Y42_N20
\inst1|sdram|i_next.000~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|i_next.000~0_combout\ = (\inst1|sdram|i_next.000~q\) # ((\inst1|sdram|i_state.000~q\ & (!\inst1|sdram|i_state.101~q\ & !\inst1|sdram|i_state.011~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|i_state.000~q\,
	datab => \inst1|sdram|i_state.101~q\,
	datac => \inst1|sdram|i_next.000~q\,
	datad => \inst1|sdram|i_state.011~q\,
	combout => \inst1|sdram|i_next.000~0_combout\);

-- Location: FF_X54_Y42_N21
\inst1|sdram|i_next.000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|i_next.000~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|i_next.000~q\);

-- Location: LCCOMB_X54_Y42_N22
\inst1|sdram|Selector7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector7~0_combout\ = (\inst1|sdram|Equal0~4_combout\ & ((\inst1|sdram|i_next.000~q\) # ((!\inst1|sdram|Selector12~0_combout\)))) # (!\inst1|sdram|Equal0~4_combout\ & (\inst1|sdram|i_state.000~q\ & ((\inst1|sdram|i_next.000~q\) # 
-- (!\inst1|sdram|Selector12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|Equal0~4_combout\,
	datab => \inst1|sdram|i_next.000~q\,
	datac => \inst1|sdram|i_state.000~q\,
	datad => \inst1|sdram|Selector12~0_combout\,
	combout => \inst1|sdram|Selector7~0_combout\);

-- Location: FF_X54_Y42_N23
\inst1|sdram|i_state.000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector7~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|i_state.000~q\);

-- Location: LCCOMB_X54_Y42_N14
\inst1|sdram|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector1~0_combout\ = (\inst1|sdram|i_state.000~q\ & (!\inst1|sdram|i_state.011~q\ & ((\inst1|sdram|i_cmd\(2)) # (!\inst1|sdram|i_state.101~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|i_state.000~q\,
	datab => \inst1|sdram|i_state.101~q\,
	datac => \inst1|sdram|i_cmd\(2),
	datad => \inst1|sdram|i_state.011~q\,
	combout => \inst1|sdram|Selector1~0_combout\);

-- Location: FF_X54_Y42_N15
\inst1|sdram|i_cmd[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector1~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|i_cmd\(2));

-- Location: LCCOMB_X65_Y48_N24
\inst1|cpu|i_read_nxt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|i_read_nxt~0_combout\ = (!\inst1|cpu|W_valid~q\ & ((\inst1|mm_interconnect_0|cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\) # (\inst1|cpu|i_read~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\,
	datac => \inst1|cpu|i_read~q\,
	datad => \inst1|cpu|W_valid~q\,
	combout => \inst1|cpu|i_read_nxt~0_combout\);

-- Location: FF_X65_Y48_N25
\inst1|cpu|i_read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|i_read_nxt~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|i_read~q\);

-- Location: LCCOMB_X66_Y50_N28
\inst1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~0_combout\ = (!\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|waitrequest~q\ & \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|waitrequest~q\,
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	combout => \inst1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~0_combout\);

-- Location: LCCOMB_X63_Y53_N4
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable[19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable[19]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable[19]~feeder_combout\);

-- Location: IOIBUF_X0_Y25_N15
\SDRAM_DQ[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SDRAM_DQ(3),
	o => \SDRAM_DQ[3]~input_o\);

-- Location: FF_X0_Y25_N17
\inst1|sdram|za_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \SDRAM_DQ[3]~input_o\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|za_data\(3));

-- Location: LCCOMB_X60_Y47_N26
\inst1|mm_interconnect_0|rsp_xbar_mux|src_payload~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux|src_payload~2_combout\ = (\inst1|sdram|za_valid~q\ & (\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\ & \inst1|sdram|za_data\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|za_valid~q\,
	datab => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\,
	datad => \inst1|sdram|za_data\(3),
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux|src_payload~2_combout\);

-- Location: LCCOMB_X62_Y58_N14
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~22_combout\ = (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(37) & (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4) & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(37),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~22_combout\);

-- Location: FF_X62_Y58_N15
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~22_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[36]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(36));

-- Location: LCCOMB_X63_Y58_N16
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[36]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[36]~feeder_combout\ = \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(36)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(36),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[36]~feeder_combout\);

-- Location: FF_X63_Y58_N17
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[36]~feeder_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36));

-- Location: LCCOMB_X59_Y54_N2
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~10_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(24) & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37)) # (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(24),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~10_combout\);

-- Location: FF_X59_Y54_N3
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~10_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(24));

-- Location: LCCOMB_X61_Y56_N28
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ = 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|ir\(1) & (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|ir\(0) & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|enable_action_strobe~q\ & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(35))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|ir\(1),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|ir\(0),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|enable_action_strobe~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(35),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\);

-- Location: FF_X66_Y54_N29
\inst1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(1));

-- Location: LCCOMB_X66_Y54_N16
\inst1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ = \inst1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(1),
	combout => \inst1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\);

-- Location: FF_X66_Y54_N17
\inst1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(0));

-- Location: LCCOMB_X66_Y54_N12
\inst1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ = \inst1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(0),
	combout => \inst1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\);

-- Location: FF_X66_Y54_N13
\inst1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\);

-- Location: LCCOMB_X66_Y54_N8
\inst1|rst_controller|always2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|rst_controller|always2~0_combout\ = (\inst1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\) # (!\inst1|rst_controller|r_sync_rst_chain\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|rst_controller|r_sync_rst_chain\(2),
	datad => \inst1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	combout => \inst1|rst_controller|always2~0_combout\);

-- Location: FF_X66_Y54_N9
\inst1|rst_controller|r_early_rst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|rst_controller|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|rst_controller|r_early_rst~q\);

-- Location: LCCOMB_X61_Y55_N16
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ = 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|ir\(0) & (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|ir\(1) & 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(35) & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|enable_action_strobe~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|ir\(0),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|ir\(1),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(35),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|enable_action_strobe~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\);

-- Location: LCCOMB_X61_Y53_N10
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ = 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(34)) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(34),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~combout\);

-- Location: LCCOMB_X63_Y58_N28
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\) # 
-- ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\);

-- Location: LCCOMB_X59_Y54_N28
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~11_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(22) & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37)) # ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(22),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~11_combout\);

-- Location: FF_X59_Y54_N29
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~11_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(22));

-- Location: LCCOMB_X61_Y44_N2
\inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~1_combout\ = (\inst1|cpu|d_writedata\(0) & \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|d_writedata\(0),
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~1_combout\);

-- Location: FF_X61_Y44_N3
\inst1|cpu|the_SoC_cpu_nios2_oci|writedata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(0));

-- Location: LCCOMB_X62_Y53_N14
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout\ = \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(2) $ (VCC)
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[0]~1\ = CARRY(\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(2),
	datad => VCC,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout\,
	cout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[0]~1\);

-- Location: LCCOMB_X61_Y53_N26
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg~0_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(34) & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(26))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout\))))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(34) & (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(26),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(34),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg~0_combout\);

-- Location: LCCOMB_X61_Y56_N22
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\ = 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|ir\(1) & (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|ir\(0) & 
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|enable_action_strobe~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|ir\(1),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|ir\(0),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|enable_action_strobe~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\);

-- Location: FF_X61_Y53_N27
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg~0_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(2));

-- Location: LCCOMB_X61_Y53_N14
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~0_combout\ = (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(4) & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(2) & 
-- !\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(4),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(2),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(3),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~0_combout\);

-- Location: IOIBUF_X0_Y28_N22
\SDRAM_DQ[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SDRAM_DQ(6),
	o => \SDRAM_DQ[6]~input_o\);

-- Location: FF_X0_Y28_N24
\inst1|sdram|za_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \SDRAM_DQ[6]~input_o\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|za_data\(6));

-- Location: IOIBUF_X0_Y27_N22
\SDRAM_DQ[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SDRAM_DQ(10),
	o => \SDRAM_DQ[10]~input_o\);

-- Location: FF_X0_Y27_N24
\inst1|sdram|za_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \SDRAM_DQ[10]~input_o\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|za_data\(10));

-- Location: LCCOMB_X61_Y53_N12
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~3_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(4) & (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(2) & 
-- !\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(4),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(2),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(3),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~3_combout\);

-- Location: LCCOMB_X62_Y53_N18
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(4) & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[1]~3\ $ (GND))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(4) & (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[1]~3\ & VCC))
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[2]~5\ = CARRY((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(4) & !\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[1]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(4),
	datad => VCC,
	cin => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[1]~3\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout\,
	cout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[2]~5\);

-- Location: LCCOMB_X62_Y53_N20
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(5) & (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[2]~5\)) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(5) & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[2]~5\) # (GND)))
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[3]~7\ = CARRY((!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[2]~5\) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(5),
	datad => VCC,
	cin => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[2]~5\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout\,
	cout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[3]~7\);

-- Location: LCCOMB_X62_Y53_N22
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(6) & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[3]~7\ $ (GND))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(6) & (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[3]~7\ & VCC))
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[4]~9\ = CARRY((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(6) & !\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[3]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(6),
	datad => VCC,
	cin => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[3]~7\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout\,
	cout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[4]~9\);

-- Location: LCCOMB_X62_Y53_N24
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(7) & (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[4]~9\)) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(7) & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[4]~9\) # (GND)))
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[5]~11\ = CARRY((!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[4]~9\) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(7),
	datad => VCC,
	cin => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[4]~9\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout\,
	cout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[5]~11\);

-- Location: LCCOMB_X62_Y53_N26
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(8) & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[5]~11\ $ (GND))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(8) & (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[5]~11\ & VCC))
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[6]~13\ = CARRY((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(8) & !\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[5]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(8),
	datad => VCC,
	cin => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[5]~11\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout\,
	cout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[6]~13\);

-- Location: IOIBUF_X0_Y47_N15
\SDRAM_DQ[23]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SDRAM_DQ(23),
	o => \SDRAM_DQ[23]~input_o\);

-- Location: FF_X0_Y47_N17
\inst1|sdram|za_data[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \SDRAM_DQ[23]~input_o\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|za_data\(23));

-- Location: LCCOMB_X61_Y47_N14
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~2_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(19) & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(19),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(8),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~2_combout\);

-- Location: FF_X61_Y47_N15
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(23));

-- Location: FF_X61_Y47_N19
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(23),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(23));

-- Location: LCCOMB_X61_Y47_N0
\inst1|cpu|F_iw[23]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[23]~8_combout\ = (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\ & 
-- \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\,
	datad => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(23),
	combout => \inst1|cpu|F_iw[23]~8_combout\);

-- Location: LCCOMB_X61_Y47_N8
\inst1|cpu|F_iw[23]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[23]~9_combout\ = (\inst1|cpu|D_iw[9]~1_combout\ & ((\inst1|cpu|F_iw[23]~8_combout\) # ((\inst1|sdram|za_data\(23) & \inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|za_data\(23),
	datab => \inst1|cpu|D_iw[9]~1_combout\,
	datac => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \inst1|cpu|F_iw[23]~8_combout\,
	combout => \inst1|cpu|F_iw[23]~9_combout\);

-- Location: FF_X61_Y47_N9
\inst1|cpu|D_iw[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|F_iw[23]~9_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|D_iw\(23));

-- Location: IOIBUF_X0_Y43_N15
\SDRAM_DQ[18]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SDRAM_DQ(18),
	o => \SDRAM_DQ[18]~input_o\);

-- Location: FF_X0_Y43_N17
\inst1|sdram|za_data[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \SDRAM_DQ[18]~input_o\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|za_data\(18));

-- Location: LCCOMB_X59_Y54_N12
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~28_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(12) & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37)) # (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(12),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~28_combout\);

-- Location: FF_X59_Y54_N13
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~28_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(12));

-- Location: LCCOMB_X62_Y54_N30
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[12]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[12]~5_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~0_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[12]~5_combout\);

-- Location: LCCOMB_X63_Y55_N12
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[19]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[19]~83_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[19]~83_combout\);

-- Location: FF_X63_Y55_N13
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|DRsize.010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[19]~83_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|DRsize.010~q\);

-- Location: LCCOMB_X63_Y58_N4
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[15]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[15]~9_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|DRsize.010~q\ & 
-- (\altera_internal_jtag~TDIUTAP\)) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|DRsize.010~q\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(16),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|DRsize.010~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[15]~9_combout\);

-- Location: IOIBUF_X0_Y26_N15
\SDRAM_DQ[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SDRAM_DQ(1),
	o => \SDRAM_DQ[1]~input_o\);

-- Location: FF_X0_Y26_N17
\inst1|sdram|za_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \SDRAM_DQ[1]~input_o\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|za_data\(1));

-- Location: LCCOMB_X60_Y47_N22
\inst1|mm_interconnect_0|rsp_xbar_mux|src_payload~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux|src_payload~0_combout\ = (\inst1|sdram|za_valid~q\ & (\inst1|sdram|za_data\(1) & \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|za_valid~q\,
	datab => \inst1|sdram|za_data\(1),
	datac => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\,
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux|src_payload~0_combout\);

-- Location: LCCOMB_X63_Y53_N30
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable[1]~1_combout\ = !\inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(1),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable[1]~1_combout\);

-- Location: FF_X63_Y53_N31
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable[1]~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(1));

-- Location: LCCOMB_X63_Y53_N16
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata[1]~0_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~2_combout\ & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_ready~q\)))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~2_combout\ & (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(1) & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(1),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_ready~q\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~2_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata[1]~0_combout\);

-- Location: LCCOMB_X63_Y53_N8
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|readdata[1]~feeder_combout\ = \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata[1]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata[1]~0_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata[1]~feeder_combout\);

-- Location: LCCOMB_X59_Y54_N30
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~6_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(4) & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37)) # ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(4),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~6_combout\);

-- Location: FF_X59_Y54_N31
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~6_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(4));

-- Location: LCCOMB_X65_Y46_N18
\inst1|cpu|d_writedata[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|d_writedata[2]~feeder_combout\ = \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	combout => \inst1|cpu|d_writedata[2]~feeder_combout\);

-- Location: FF_X65_Y46_N19
\inst1|cpu|d_writedata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|d_writedata[2]~feeder_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|d_writedata\(2));

-- Location: LCCOMB_X66_Y50_N0
\inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~5_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \inst1|cpu|d_writedata\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datac => \inst1|cpu|d_writedata\(2),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~5_combout\);

-- Location: FF_X66_Y50_N1
\inst1|cpu|the_SoC_cpu_nios2_oci|writedata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(2));

-- Location: IOIBUF_X0_Y35_N15
\SDRAM_DQ[25]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SDRAM_DQ(25),
	o => \SDRAM_DQ[25]~input_o\);

-- Location: FF_X0_Y35_N17
\inst1|sdram|za_data[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \SDRAM_DQ[25]~input_o\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|za_data\(25));

-- Location: IOIBUF_X0_Y45_N22
\SDRAM_DQ[22]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SDRAM_DQ(22),
	o => \SDRAM_DQ[22]~input_o\);

-- Location: FF_X0_Y45_N24
\inst1|sdram|za_data[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \SDRAM_DQ[22]~input_o\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|za_data\(22));

-- Location: LCCOMB_X62_Y50_N26
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~1_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(19) & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(19),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(8),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~1_combout\);

-- Location: FF_X62_Y50_N27
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(22));

-- Location: FF_X62_Y50_N19
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(22),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(22));

-- Location: LCCOMB_X62_Y50_N24
\inst1|cpu|F_iw[22]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[22]~6_combout\ = (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\ & (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\,
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(22),
	combout => \inst1|cpu|F_iw[22]~6_combout\);

-- Location: LCCOMB_X61_Y48_N10
\inst1|cpu|F_iw[22]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[22]~7_combout\ = (\inst1|cpu|D_iw[9]~1_combout\ & ((\inst1|cpu|F_iw[22]~6_combout\) # ((\inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & \inst1|sdram|za_data\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \inst1|sdram|za_data\(22),
	datac => \inst1|cpu|F_iw[22]~6_combout\,
	datad => \inst1|cpu|D_iw[9]~1_combout\,
	combout => \inst1|cpu|F_iw[22]~7_combout\);

-- Location: FF_X61_Y48_N11
\inst1|cpu|D_iw[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|F_iw[22]~7_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|D_iw\(22));

-- Location: IOIBUF_X0_Y24_N1
\SDRAM_DQ[24]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SDRAM_DQ(24),
	o => \SDRAM_DQ[24]~input_o\);

-- Location: FF_X0_Y24_N3
\inst1|sdram|za_data[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \SDRAM_DQ[24]~input_o\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|za_data\(24));

-- Location: LCCOMB_X62_Y54_N28
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~3_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(19))))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(8),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(19),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~3_combout\);

-- Location: FF_X62_Y54_N29
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(24));

-- Location: FF_X60_Y46_N11
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(24),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(24));

-- Location: LCCOMB_X60_Y46_N28
\inst1|cpu|F_iw[24]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[24]~10_combout\ = (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\ & 
-- \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\,
	datad => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(24),
	combout => \inst1|cpu|F_iw[24]~10_combout\);

-- Location: LCCOMB_X60_Y46_N8
\inst1|cpu|F_iw[24]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[24]~11_combout\ = (\inst1|cpu|D_iw[9]~1_combout\ & ((\inst1|cpu|F_iw[24]~10_combout\) # ((\inst1|sdram|za_data\(24) & \inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|za_data\(24),
	datab => \inst1|cpu|F_iw[24]~10_combout\,
	datac => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \inst1|cpu|D_iw[9]~1_combout\,
	combout => \inst1|cpu|F_iw[24]~11_combout\);

-- Location: FF_X60_Y46_N9
\inst1|cpu|D_iw[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|F_iw[24]~11_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|D_iw\(24));

-- Location: IOIBUF_X0_Y35_N8
\SDRAM_DQ[26]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SDRAM_DQ(26),
	o => \SDRAM_DQ[26]~input_o\);

-- Location: FF_X0_Y35_N10
\inst1|sdram|za_data[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \SDRAM_DQ[26]~input_o\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|za_data\(26));

-- Location: FF_X66_Y47_N3
\inst1|cpu|E_new_inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|cpu|R_valid~q\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_new_inst~q\);

-- Location: LCCOMB_X66_Y47_N12
\inst1|cpu|D_ctrl_st~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_st~0_combout\ = (\inst1|cpu|D_iw\(0) & (!\inst1|cpu|D_iw\(1) & \inst1|cpu|D_iw\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(0),
	datab => \inst1|cpu|D_iw\(1),
	datad => \inst1|cpu|D_iw\(2),
	combout => \inst1|cpu|D_ctrl_st~0_combout\);

-- Location: FF_X66_Y47_N13
\inst1|cpu|R_ctrl_st\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|D_ctrl_st~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|R_ctrl_st~q\);

-- Location: LCCOMB_X67_Y47_N16
\inst1|cpu|E_st_stall\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_st_stall~combout\ = (\inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~9_combout\ & ((\inst1|cpu|d_write~q\) # ((\inst1|cpu|E_new_inst~q\ & \inst1|cpu|R_ctrl_st~q\)))) # 
-- (!\inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~9_combout\ & (\inst1|cpu|E_new_inst~q\ & ((\inst1|cpu|R_ctrl_st~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~9_combout\,
	datab => \inst1|cpu|E_new_inst~q\,
	datac => \inst1|cpu|d_write~q\,
	datad => \inst1|cpu|R_ctrl_st~q\,
	combout => \inst1|cpu|E_st_stall~combout\);

-- Location: FF_X67_Y47_N17
\inst1|cpu|d_write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_st_stall~combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|d_write~q\);

-- Location: LCCOMB_X66_Y55_N18
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst1~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst1~feeder_combout\);

-- Location: FF_X66_Y55_N19
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst1~feeder_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst1~q\);

-- Location: IOIBUF_X0_Y35_N1
\SDRAM_DQ[27]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SDRAM_DQ(27),
	o => \SDRAM_DQ[27]~input_o\);

-- Location: FF_X0_Y35_N3
\inst1|sdram|za_data[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \SDRAM_DQ[27]~input_o\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|za_data\(27));

-- Location: LCCOMB_X70_Y45_N10
\inst1|cpu|D_ctrl_ld~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_ld~4_combout\ = (\inst1|cpu|D_iw\(1) & (\inst1|cpu|D_iw\(0) & ((\inst1|cpu|D_iw\(2)) # (!\inst1|cpu|D_iw\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(2),
	datab => \inst1|cpu|D_iw\(4),
	datac => \inst1|cpu|D_iw\(1),
	datad => \inst1|cpu|D_iw\(0),
	combout => \inst1|cpu|D_ctrl_ld~4_combout\);

-- Location: FF_X70_Y45_N11
\inst1|cpu|R_ctrl_ld\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|D_ctrl_ld~4_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|R_ctrl_ld~q\);

-- Location: LCCOMB_X65_Y47_N8
\inst1|cpu|R_ctrl_br_nxt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|R_ctrl_br_nxt~0_combout\ = (\inst1|cpu|D_iw\(2) & (\inst1|cpu|D_iw\(1) & !\inst1|cpu|D_iw\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|D_iw\(2),
	datac => \inst1|cpu|D_iw\(1),
	datad => \inst1|cpu|D_iw\(0),
	combout => \inst1|cpu|R_ctrl_br_nxt~0_combout\);

-- Location: LCCOMB_X70_Y45_N22
\inst1|cpu|Equal2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Equal2~2_combout\ = (\inst1|cpu|D_iw\(3) & (\inst1|cpu|D_iw\(4) & (!\inst1|cpu|D_iw\(1) & !\inst1|cpu|D_iw\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(3),
	datab => \inst1|cpu|D_iw\(4),
	datac => \inst1|cpu|D_iw\(1),
	datad => \inst1|cpu|D_iw\(0),
	combout => \inst1|cpu|Equal2~2_combout\);

-- Location: LCCOMB_X70_Y45_N0
\inst1|cpu|Equal2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Equal2~3_combout\ = (\inst1|cpu|D_iw\(3) & (!\inst1|cpu|D_iw\(4) & (!\inst1|cpu|D_iw\(1) & !\inst1|cpu|D_iw\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(3),
	datab => \inst1|cpu|D_iw\(4),
	datac => \inst1|cpu|D_iw\(1),
	datad => \inst1|cpu|D_iw\(0),
	combout => \inst1|cpu|Equal2~3_combout\);

-- Location: LCCOMB_X70_Y45_N26
\inst1|cpu|Equal2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Equal2~4_combout\ = (!\inst1|cpu|D_iw\(3) & (\inst1|cpu|D_iw\(4) & (!\inst1|cpu|D_iw\(1) & !\inst1|cpu|D_iw\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(3),
	datab => \inst1|cpu|D_iw\(4),
	datac => \inst1|cpu|D_iw\(1),
	datad => \inst1|cpu|D_iw\(0),
	combout => \inst1|cpu|Equal2~4_combout\);

-- Location: LCCOMB_X70_Y44_N0
\inst1|cpu|D_ctrl_br_cmp~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_br_cmp~1_combout\ = (\inst1|cpu|Equal2~3_combout\) # ((\inst1|cpu|Equal2~4_combout\) # ((\inst1|cpu|Equal2~2_combout\ & !\inst1|cpu|D_iw\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Equal2~2_combout\,
	datab => \inst1|cpu|D_iw\(5),
	datac => \inst1|cpu|Equal2~3_combout\,
	datad => \inst1|cpu|Equal2~4_combout\,
	combout => \inst1|cpu|D_ctrl_br_cmp~1_combout\);

-- Location: LCCOMB_X60_Y47_N8
\inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ = (\inst1|sdram|za_valid~q\ & !\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|za_valid~q\,
	datac => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\,
	combout => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\);

-- Location: PLL_1
\inst1|pll|sd1|pll7\ : cycloneive_pll
-- pragma translate_off
GENERIC MAP (
	auto_settings => "false",
	bandwidth_type => "medium",
	c0_high => 3,
	c0_initial => 1,
	c0_low => 3,
	c0_mode => "even",
	c0_ph => 0,
	c1_high => 30,
	c1_initial => 2,
	c1_low => 30,
	c1_mode => "even",
	c1_ph => 0,
	c1_use_casc_in => "off",
	c2_high => 3,
	c2_initial => 2,
	c2_low => 3,
	c2_mode => "even",
	c2_ph => 0,
	c2_use_casc_in => "off",
	c3_high => 0,
	c3_initial => 0,
	c3_low => 0,
	c3_mode => "bypass",
	c3_ph => 0,
	c3_use_casc_in => "off",
	c4_high => 0,
	c4_initial => 0,
	c4_low => 0,
	c4_mode => "bypass",
	c4_ph => 0,
	c4_use_casc_in => "off",
	charge_pump_current_bits => 1,
	clk0_counter => "c2",
	clk0_divide_by => 1,
	clk0_duty_cycle => 50,
	clk0_multiply_by => 1,
	clk0_phase_shift => "0",
	clk1_counter => "c1",
	clk1_divide_by => 10,
	clk1_duty_cycle => 50,
	clk1_multiply_by => 1,
	clk1_phase_shift => "0",
	clk2_counter => "c0",
	clk2_divide_by => 1,
	clk2_duty_cycle => 50,
	clk2_multiply_by => 1,
	clk2_phase_shift => "-1667",
	clk3_counter => "unused",
	clk3_divide_by => 0,
	clk3_duty_cycle => 50,
	clk3_multiply_by => 0,
	clk3_phase_shift => "0",
	clk4_counter => "unused",
	clk4_divide_by => 0,
	clk4_duty_cycle => 50,
	clk4_multiply_by => 0,
	clk4_phase_shift => "0",
	compensate_clock => "clock0",
	inclk0_input_frequency => 10000,
	inclk1_input_frequency => 0,
	loop_filter_c_bits => 0,
	loop_filter_r_bits => 27,
	m => 6,
	m_initial => 2,
	m_ph => 0,
	n => 1,
	operation_mode => "normal",
	pfd_max => 200000,
	pfd_min => 3076,
	pll_compensation_delay => 7101,
	self_reset_on_loss_lock => "off",
	simulation_type => "timing",
	switch_over_type => "auto",
	vco_center => 1538,
	vco_divide_by => 0,
	vco_frequency_control => "auto",
	vco_max => 3333,
	vco_min => 1538,
	vco_multiply_by => 0,
	vco_phase_shift_step => 208,
	vco_post_scale => 2)
-- pragma translate_on
PORT MAP (
	areset => \inst1|pll|prev_reset~clkctrl_outclk\,
	fbin => \inst1|pll|sd1|wire_pll7_fbout\,
	inclk => \inst1|pll|sd1|pll7_INCLK_bus\,
	locked => \inst1|pll|sd1|wire_pll7_locked\,
	fbout => \inst1|pll|sd1|wire_pll7_fbout\,
	clk => \inst1|pll|sd1|pll7_CLK_bus\);

-- Location: CLKCTRL_G4
\inst1|pll|sd1|wire_pll7_clk[1]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\);

-- Location: LCCOMB_X65_Y52_N10
\inst1|mm_interconnect_1|clock_crossing_bridge_m0_translator_avalon_universal_master_0_agent|hold_waitrequest~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_1|clock_crossing_bridge_m0_translator_avalon_universal_master_0_agent|hold_waitrequest~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \inst1|mm_interconnect_1|clock_crossing_bridge_m0_translator_avalon_universal_master_0_agent|hold_waitrequest~feeder_combout\);

-- Location: LCCOMB_X57_Y2_N28
\inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\);

-- Location: FF_X57_Y2_N29
\inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\,
	clrn => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|ALT_INV_resetrequest~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1));

-- Location: LCCOMB_X57_Y2_N2
\inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ = \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1),
	combout => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\);

-- Location: FF_X57_Y2_N3
\inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\,
	clrn => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|ALT_INV_resetrequest~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0));

-- Location: LCCOMB_X57_Y2_N0
\inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ = \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0),
	combout => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\);

-- Location: FF_X57_Y2_N1
\inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\,
	clrn => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|ALT_INV_resetrequest~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\);

-- Location: CLKCTRL_G17
\inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\);

-- Location: FF_X65_Y52_N11
\inst1|mm_interconnect_1|clock_crossing_bridge_m0_translator_avalon_universal_master_0_agent|hold_waitrequest\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_1|clock_crossing_bridge_m0_translator_avalon_universal_master_0_agent|hold_waitrequest~feeder_combout\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_1|clock_crossing_bridge_m0_translator_avalon_universal_master_0_agent|hold_waitrequest~q\);

-- Location: LCCOMB_X67_Y47_N28
\inst1|mm_interconnect_0|cpu_data_master_translator|read_accepted~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cpu_data_master_translator|read_accepted~0_combout\ = (\inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~6_combout\ & ((\inst1|mm_interconnect_0|cpu_data_master_translator|read_accepted~q\) # 
-- ((\inst1|cpu|d_read~q\ & \inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|d_read~q\,
	datab => \inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~6_combout\,
	datac => \inst1|mm_interconnect_0|cpu_data_master_translator|read_accepted~q\,
	datad => \inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~7_combout\,
	combout => \inst1|mm_interconnect_0|cpu_data_master_translator|read_accepted~0_combout\);

-- Location: FF_X67_Y47_N29
\inst1|mm_interconnect_0|cpu_data_master_translator|read_accepted\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cpu_data_master_translator|read_accepted~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cpu_data_master_translator|read_accepted~q\);

-- Location: LCCOMB_X67_Y49_N16
\inst1|clock_crossing_bridge|s0_cmd_valid\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|clock_crossing_bridge|s0_cmd_valid~combout\ = (\inst1|cpu|d_read~q\ & (((\inst1|cpu|d_write~q\ & !\inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted~q\)) # (!\inst1|mm_interconnect_0|cpu_data_master_translator|read_accepted~q\))) # 
-- (!\inst1|cpu|d_read~q\ & (\inst1|cpu|d_write~q\ & ((!\inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|d_read~q\,
	datab => \inst1|cpu|d_write~q\,
	datac => \inst1|mm_interconnect_0|cpu_data_master_translator|read_accepted~q\,
	datad => \inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted~q\,
	combout => \inst1|clock_crossing_bridge|s0_cmd_valid~combout\);

-- Location: LCCOMB_X60_Y45_N6
\inst1|cpu|R_src2_lo[12]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|R_src2_lo[12]~4_combout\ = (!\inst1|cpu|R_src2_lo~0_combout\ & ((\inst1|cpu|R_src2_use_imm~q\ & (\inst1|cpu|D_iw\(18))) # (!\inst1|cpu|R_src2_use_imm~q\ & ((\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_src2_use_imm~q\,
	datab => \inst1|cpu|D_iw\(18),
	datac => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12),
	datad => \inst1|cpu|R_src2_lo~0_combout\,
	combout => \inst1|cpu|R_src2_lo[12]~4_combout\);

-- Location: FF_X60_Y45_N7
\inst1|cpu|E_src2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|R_src2_lo[12]~4_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src2\(12));

-- Location: LCCOMB_X67_Y53_N22
\inst1|clock_crossing_bridge|rsp_fifo|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|clock_crossing_bridge|rsp_fifo|Add1~2_combout\ = \inst1|clock_crossing_bridge|rsp_fifo|out_rd_ptr\(0) $ (!\inst1|clock_crossing_bridge|rsp_fifo|empty~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|clock_crossing_bridge|rsp_fifo|out_rd_ptr\(0),
	datac => \inst1|clock_crossing_bridge|rsp_fifo|empty~q\,
	combout => \inst1|clock_crossing_bridge|rsp_fifo|Add1~2_combout\);

-- Location: LCCOMB_X67_Y53_N30
\inst1|clock_crossing_bridge|rsp_fifo|out_rd_ptr[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|clock_crossing_bridge|rsp_fifo|out_rd_ptr[0]~0_combout\ = !\inst1|clock_crossing_bridge|rsp_fifo|Add1~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|clock_crossing_bridge|rsp_fifo|Add1~2_combout\,
	combout => \inst1|clock_crossing_bridge|rsp_fifo|out_rd_ptr[0]~0_combout\);

-- Location: FF_X67_Y53_N31
\inst1|clock_crossing_bridge|rsp_fifo|out_rd_ptr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|clock_crossing_bridge|rsp_fifo|out_rd_ptr[0]~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|clock_crossing_bridge|rsp_fifo|out_rd_ptr\(0));

-- Location: FF_X67_Y53_N13
\inst1|clock_crossing_bridge|rsp_fifo|out_rd_ptr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|clock_crossing_bridge|rsp_fifo|Add1~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|clock_crossing_bridge|rsp_fifo|out_rd_ptr\(2));

-- Location: LCCOMB_X67_Y53_N16
\inst1|clock_crossing_bridge|rsp_fifo|Add1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|clock_crossing_bridge|rsp_fifo|Add1~1_combout\ = \inst1|clock_crossing_bridge|rsp_fifo|out_rd_ptr\(1) $ (((\inst1|clock_crossing_bridge|rsp_fifo|out_rd_ptr\(0) & \inst1|clock_crossing_bridge|rsp_fifo|empty~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|clock_crossing_bridge|rsp_fifo|out_rd_ptr\(0),
	datab => \inst1|clock_crossing_bridge|rsp_fifo|empty~q\,
	datac => \inst1|clock_crossing_bridge|rsp_fifo|out_rd_ptr\(1),
	combout => \inst1|clock_crossing_bridge|rsp_fifo|Add1~1_combout\);

-- Location: FF_X67_Y53_N17
\inst1|clock_crossing_bridge|rsp_fifo|out_rd_ptr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|clock_crossing_bridge|rsp_fifo|Add1~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|clock_crossing_bridge|rsp_fifo|out_rd_ptr\(1));

-- Location: LCCOMB_X67_Y53_N12
\inst1|clock_crossing_bridge|rsp_fifo|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|clock_crossing_bridge|rsp_fifo|Add1~0_combout\ = \inst1|clock_crossing_bridge|rsp_fifo|out_rd_ptr\(2) $ (((\inst1|clock_crossing_bridge|rsp_fifo|out_rd_ptr\(0) & (\inst1|clock_crossing_bridge|rsp_fifo|empty~q\ & 
-- \inst1|clock_crossing_bridge|rsp_fifo|out_rd_ptr\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|clock_crossing_bridge|rsp_fifo|out_rd_ptr\(0),
	datab => \inst1|clock_crossing_bridge|rsp_fifo|empty~q\,
	datac => \inst1|clock_crossing_bridge|rsp_fifo|out_rd_ptr\(2),
	datad => \inst1|clock_crossing_bridge|rsp_fifo|out_rd_ptr\(1),
	combout => \inst1|clock_crossing_bridge|rsp_fifo|Add1~0_combout\);

-- Location: LCCOMB_X67_Y53_N24
\inst1|clock_crossing_bridge|rsp_fifo|bin2gray~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|clock_crossing_bridge|rsp_fifo|bin2gray~1_combout\ = \inst1|clock_crossing_bridge|rsp_fifo|out_rd_ptr\(2) $ (\inst1|clock_crossing_bridge|rsp_fifo|out_rd_ptr\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|clock_crossing_bridge|rsp_fifo|out_rd_ptr\(2),
	datad => \inst1|clock_crossing_bridge|rsp_fifo|out_rd_ptr\(1),
	combout => \inst1|clock_crossing_bridge|rsp_fifo|bin2gray~1_combout\);

-- Location: FF_X67_Y53_N25
\inst1|clock_crossing_bridge|rsp_fifo|out_rd_ptr_gray[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|clock_crossing_bridge|rsp_fifo|bin2gray~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|clock_crossing_bridge|rsp_fifo|out_rd_ptr_gray\(1));

-- Location: LCCOMB_X67_Y53_N26
\inst1|clock_crossing_bridge|rsp_fifo|read_crosser|sync[1].u|din_s1~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|clock_crossing_bridge|rsp_fifo|read_crosser|sync[1].u|din_s1~feeder_combout\ = \inst1|clock_crossing_bridge|rsp_fifo|out_rd_ptr_gray\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|clock_crossing_bridge|rsp_fifo|out_rd_ptr_gray\(1),
	combout => \inst1|clock_crossing_bridge|rsp_fifo|read_crosser|sync[1].u|din_s1~feeder_combout\);

-- Location: FF_X67_Y53_N27
\inst1|clock_crossing_bridge|rsp_fifo|read_crosser|sync[1].u|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|clock_crossing_bridge|rsp_fifo|read_crosser|sync[1].u|din_s1~feeder_combout\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|clock_crossing_bridge|rsp_fifo|read_crosser|sync[1].u|din_s1~q\);

-- Location: FF_X67_Y51_N11
\inst1|clock_crossing_bridge|rsp_fifo|read_crosser|sync[1].u|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst1|clock_crossing_bridge|rsp_fifo|read_crosser|sync[1].u|din_s1~q\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|clock_crossing_bridge|rsp_fifo|read_crosser|sync[1].u|dreg\(0));

-- Location: FF_X67_Y53_N11
\inst1|clock_crossing_bridge|rsp_fifo|out_rd_ptr_gray[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|clock_crossing_bridge|rsp_fifo|out_rd_ptr\(2),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|clock_crossing_bridge|rsp_fifo|out_rd_ptr_gray\(2));

-- Location: LCCOMB_X67_Y53_N4
\inst1|clock_crossing_bridge|rsp_fifo|read_crosser|sync[2].u|din_s1~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|clock_crossing_bridge|rsp_fifo|read_crosser|sync[2].u|din_s1~feeder_combout\ = \inst1|clock_crossing_bridge|rsp_fifo|out_rd_ptr_gray\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|clock_crossing_bridge|rsp_fifo|out_rd_ptr_gray\(2),
	combout => \inst1|clock_crossing_bridge|rsp_fifo|read_crosser|sync[2].u|din_s1~feeder_combout\);

-- Location: FF_X67_Y53_N5
\inst1|clock_crossing_bridge|rsp_fifo|read_crosser|sync[2].u|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|clock_crossing_bridge|rsp_fifo|read_crosser|sync[2].u|din_s1~feeder_combout\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|clock_crossing_bridge|rsp_fifo|read_crosser|sync[2].u|din_s1~q\);

-- Location: FF_X67_Y51_N5
\inst1|clock_crossing_bridge|rsp_fifo|read_crosser|sync[2].u|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst1|clock_crossing_bridge|rsp_fifo|read_crosser|sync[2].u|din_s1~q\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|clock_crossing_bridge|rsp_fifo|read_crosser|sync[2].u|dreg\(0));

-- Location: LCCOMB_X67_Y53_N28
\inst1|clock_crossing_bridge|rsp_fifo|bin2gray~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|clock_crossing_bridge|rsp_fifo|bin2gray~2_combout\ = \inst1|clock_crossing_bridge|rsp_fifo|out_rd_ptr\(1) $ (\inst1|clock_crossing_bridge|rsp_fifo|out_rd_ptr\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|clock_crossing_bridge|rsp_fifo|out_rd_ptr\(1),
	datac => \inst1|clock_crossing_bridge|rsp_fifo|out_rd_ptr\(0),
	combout => \inst1|clock_crossing_bridge|rsp_fifo|bin2gray~2_combout\);

-- Location: FF_X67_Y53_N29
\inst1|clock_crossing_bridge|rsp_fifo|out_rd_ptr_gray[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|clock_crossing_bridge|rsp_fifo|bin2gray~2_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|clock_crossing_bridge|rsp_fifo|out_rd_ptr_gray\(0));

-- Location: LCCOMB_X67_Y53_N6
\inst1|clock_crossing_bridge|rsp_fifo|read_crosser|sync[0].u|din_s1~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|clock_crossing_bridge|rsp_fifo|read_crosser|sync[0].u|din_s1~feeder_combout\ = \inst1|clock_crossing_bridge|rsp_fifo|out_rd_ptr_gray\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|clock_crossing_bridge|rsp_fifo|out_rd_ptr_gray\(0),
	combout => \inst1|clock_crossing_bridge|rsp_fifo|read_crosser|sync[0].u|din_s1~feeder_combout\);

-- Location: FF_X67_Y53_N7
\inst1|clock_crossing_bridge|rsp_fifo|read_crosser|sync[0].u|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|clock_crossing_bridge|rsp_fifo|read_crosser|sync[0].u|din_s1~feeder_combout\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|clock_crossing_bridge|rsp_fifo|read_crosser|sync[0].u|din_s1~q\);

-- Location: FF_X67_Y51_N21
\inst1|clock_crossing_bridge|rsp_fifo|read_crosser|sync[0].u|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst1|clock_crossing_bridge|rsp_fifo|read_crosser|sync[0].u|din_s1~q\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|clock_crossing_bridge|rsp_fifo|read_crosser|sync[0].u|dreg\(0));

-- Location: LCCOMB_X67_Y51_N20
\inst1|clock_crossing_bridge|rsp_fifo|next_in_rd_ptr[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|clock_crossing_bridge|rsp_fifo|next_in_rd_ptr\(0) = \inst1|clock_crossing_bridge|rsp_fifo|read_crosser|sync[1].u|dreg\(0) $ (\inst1|clock_crossing_bridge|rsp_fifo|read_crosser|sync[2].u|dreg\(0) $ 
-- (\inst1|clock_crossing_bridge|rsp_fifo|read_crosser|sync[0].u|dreg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|clock_crossing_bridge|rsp_fifo|read_crosser|sync[1].u|dreg\(0),
	datab => \inst1|clock_crossing_bridge|rsp_fifo|read_crosser|sync[2].u|dreg\(0),
	datac => \inst1|clock_crossing_bridge|rsp_fifo|read_crosser|sync[0].u|dreg\(0),
	combout => \inst1|clock_crossing_bridge|rsp_fifo|next_in_rd_ptr\(0));

-- Location: LCCOMB_X67_Y51_N10
\inst1|clock_crossing_bridge|rsp_fifo|full~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|clock_crossing_bridge|rsp_fifo|full~0_combout\ = (\inst1|clock_crossing_bridge|rsp_fifo|read_crosser|sync[2].u|dreg\(0) & (!\inst1|clock_crossing_bridge|rsp_fifo|next_in_wr_ptr[2]~2_combout\ & 
-- (\inst1|clock_crossing_bridge|rsp_fifo|next_in_wr_ptr[1]~1_combout\ $ (\inst1|clock_crossing_bridge|rsp_fifo|read_crosser|sync[1].u|dreg\(0))))) # (!\inst1|clock_crossing_bridge|rsp_fifo|read_crosser|sync[2].u|dreg\(0) & 
-- (\inst1|clock_crossing_bridge|rsp_fifo|next_in_wr_ptr[2]~2_combout\ & (\inst1|clock_crossing_bridge|rsp_fifo|next_in_wr_ptr[1]~1_combout\ $ (!\inst1|clock_crossing_bridge|rsp_fifo|read_crosser|sync[1].u|dreg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000101001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|clock_crossing_bridge|rsp_fifo|next_in_wr_ptr[1]~1_combout\,
	datab => \inst1|clock_crossing_bridge|rsp_fifo|read_crosser|sync[2].u|dreg\(0),
	datac => \inst1|clock_crossing_bridge|rsp_fifo|read_crosser|sync[1].u|dreg\(0),
	datad => \inst1|clock_crossing_bridge|rsp_fifo|next_in_wr_ptr[2]~2_combout\,
	combout => \inst1|clock_crossing_bridge|rsp_fifo|full~0_combout\);

-- Location: LCCOMB_X67_Y51_N0
\inst1|clock_crossing_bridge|rsp_fifo|full~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|clock_crossing_bridge|rsp_fifo|full~1_combout\ = (\inst1|clock_crossing_bridge|rsp_fifo|full~0_combout\ & (\inst1|clock_crossing_bridge|rsp_fifo|next_in_wr_ptr[0]~3_combout\ $ (!\inst1|clock_crossing_bridge|rsp_fifo|next_in_rd_ptr\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|clock_crossing_bridge|rsp_fifo|next_in_wr_ptr[0]~3_combout\,
	datab => \inst1|clock_crossing_bridge|rsp_fifo|next_in_rd_ptr\(0),
	datac => \inst1|clock_crossing_bridge|rsp_fifo|full~0_combout\,
	combout => \inst1|clock_crossing_bridge|rsp_fifo|full~1_combout\);

-- Location: FF_X67_Y51_N1
\inst1|clock_crossing_bridge|rsp_fifo|full\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|clock_crossing_bridge|rsp_fifo|full~1_combout\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|clock_crossing_bridge|rsp_fifo|full~q\);

-- Location: LCCOMB_X67_Y51_N12
\inst1|clock_crossing_bridge|rsp_fifo|next_in_wr_ptr[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|clock_crossing_bridge|rsp_fifo|next_in_wr_ptr[0]~3_combout\ = \inst1|clock_crossing_bridge|rsp_fifo|in_wr_ptr\(0) $ (((\inst1|mm_interconnect_1|clock_crossing_bridge_m0_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\ & 
-- !\inst1|clock_crossing_bridge|rsp_fifo|full~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_1|clock_crossing_bridge_m0_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\,
	datac => \inst1|clock_crossing_bridge|rsp_fifo|in_wr_ptr\(0),
	datad => \inst1|clock_crossing_bridge|rsp_fifo|full~q\,
	combout => \inst1|clock_crossing_bridge|rsp_fifo|next_in_wr_ptr[0]~3_combout\);

-- Location: FF_X67_Y51_N13
\inst1|clock_crossing_bridge|rsp_fifo|in_wr_ptr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|clock_crossing_bridge|rsp_fifo|next_in_wr_ptr[0]~3_combout\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|clock_crossing_bridge|rsp_fifo|in_wr_ptr\(0));

-- Location: LCCOMB_X67_Y51_N30
\inst1|clock_crossing_bridge|rsp_fifo|next_in_wr_ptr[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|clock_crossing_bridge|rsp_fifo|next_in_wr_ptr[1]~1_combout\ = \inst1|clock_crossing_bridge|rsp_fifo|in_wr_ptr\(1) $ (((\inst1|clock_crossing_bridge|rsp_fifo|in_wr_ptr\(0) & 
-- (\inst1|mm_interconnect_1|clock_crossing_bridge_m0_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\ & !\inst1|clock_crossing_bridge|rsp_fifo|full~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|clock_crossing_bridge|rsp_fifo|in_wr_ptr\(0),
	datab => \inst1|mm_interconnect_1|clock_crossing_bridge_m0_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\,
	datac => \inst1|clock_crossing_bridge|rsp_fifo|in_wr_ptr\(1),
	datad => \inst1|clock_crossing_bridge|rsp_fifo|full~q\,
	combout => \inst1|clock_crossing_bridge|rsp_fifo|next_in_wr_ptr[1]~1_combout\);

-- Location: FF_X67_Y51_N31
\inst1|clock_crossing_bridge|rsp_fifo|in_wr_ptr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|clock_crossing_bridge|rsp_fifo|next_in_wr_ptr[1]~1_combout\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|clock_crossing_bridge|rsp_fifo|in_wr_ptr\(1));

-- Location: LCCOMB_X66_Y53_N2
\inst1|clock_crossing_bridge|rsp_fifo|next_in_wr_ptr[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|clock_crossing_bridge|rsp_fifo|next_in_wr_ptr[2]~2_combout\ = \inst1|clock_crossing_bridge|rsp_fifo|in_wr_ptr\(2) $ (((\inst1|clock_crossing_bridge|rsp_fifo|in_wr_ptr\(1) & (\inst1|clock_crossing_bridge|rsp_fifo|in_wr_ptr\(0) & 
-- \inst1|clock_crossing_bridge|rsp_fifo|next_in_wr_ptr~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|clock_crossing_bridge|rsp_fifo|in_wr_ptr\(1),
	datab => \inst1|clock_crossing_bridge|rsp_fifo|in_wr_ptr\(0),
	datac => \inst1|clock_crossing_bridge|rsp_fifo|in_wr_ptr\(2),
	datad => \inst1|clock_crossing_bridge|rsp_fifo|next_in_wr_ptr~0_combout\,
	combout => \inst1|clock_crossing_bridge|rsp_fifo|next_in_wr_ptr[2]~2_combout\);

-- Location: FF_X66_Y53_N3
\inst1|clock_crossing_bridge|rsp_fifo|in_wr_ptr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|clock_crossing_bridge|rsp_fifo|next_in_wr_ptr[2]~2_combout\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|clock_crossing_bridge|rsp_fifo|in_wr_ptr\(2));

-- Location: LCCOMB_X66_Y53_N6
\inst1|clock_crossing_bridge|rsp_fifo|bin2gray~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|clock_crossing_bridge|rsp_fifo|bin2gray~0_combout\ = \inst1|clock_crossing_bridge|rsp_fifo|in_wr_ptr\(2) $ (\inst1|clock_crossing_bridge|rsp_fifo|in_wr_ptr\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|clock_crossing_bridge|rsp_fifo|in_wr_ptr\(2),
	datad => \inst1|clock_crossing_bridge|rsp_fifo|in_wr_ptr\(1),
	combout => \inst1|clock_crossing_bridge|rsp_fifo|bin2gray~0_combout\);

-- Location: FF_X66_Y53_N7
\inst1|clock_crossing_bridge|rsp_fifo|in_wr_ptr_gray[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|clock_crossing_bridge|rsp_fifo|bin2gray~0_combout\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|clock_crossing_bridge|rsp_fifo|in_wr_ptr_gray\(1));

-- Location: LCCOMB_X66_Y53_N26
\inst1|clock_crossing_bridge|rsp_fifo|write_crosser|sync[1].u|din_s1~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|clock_crossing_bridge|rsp_fifo|write_crosser|sync[1].u|din_s1~feeder_combout\ = \inst1|clock_crossing_bridge|rsp_fifo|in_wr_ptr_gray\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|clock_crossing_bridge|rsp_fifo|in_wr_ptr_gray\(1),
	combout => \inst1|clock_crossing_bridge|rsp_fifo|write_crosser|sync[1].u|din_s1~feeder_combout\);

-- Location: FF_X66_Y53_N27
\inst1|clock_crossing_bridge|rsp_fifo|write_crosser|sync[1].u|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|clock_crossing_bridge|rsp_fifo|write_crosser|sync[1].u|din_s1~feeder_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|clock_crossing_bridge|rsp_fifo|write_crosser|sync[1].u|din_s1~q\);

-- Location: FF_X67_Y53_N19
\inst1|clock_crossing_bridge|rsp_fifo|write_crosser|sync[1].u|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|clock_crossing_bridge|rsp_fifo|write_crosser|sync[1].u|din_s1~q\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|clock_crossing_bridge|rsp_fifo|write_crosser|sync[1].u|dreg\(0));

-- Location: LCCOMB_X66_Y53_N12
\inst1|clock_crossing_bridge|rsp_fifo|in_wr_ptr_gray[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|clock_crossing_bridge|rsp_fifo|in_wr_ptr_gray[2]~feeder_combout\ = \inst1|clock_crossing_bridge|rsp_fifo|in_wr_ptr\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|clock_crossing_bridge|rsp_fifo|in_wr_ptr\(2),
	combout => \inst1|clock_crossing_bridge|rsp_fifo|in_wr_ptr_gray[2]~feeder_combout\);

-- Location: FF_X66_Y53_N13
\inst1|clock_crossing_bridge|rsp_fifo|in_wr_ptr_gray[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|clock_crossing_bridge|rsp_fifo|in_wr_ptr_gray[2]~feeder_combout\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|clock_crossing_bridge|rsp_fifo|in_wr_ptr_gray\(2));

-- Location: LCCOMB_X66_Y53_N16
\inst1|clock_crossing_bridge|rsp_fifo|write_crosser|sync[2].u|din_s1~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|clock_crossing_bridge|rsp_fifo|write_crosser|sync[2].u|din_s1~feeder_combout\ = \inst1|clock_crossing_bridge|rsp_fifo|in_wr_ptr_gray\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|clock_crossing_bridge|rsp_fifo|in_wr_ptr_gray\(2),
	combout => \inst1|clock_crossing_bridge|rsp_fifo|write_crosser|sync[2].u|din_s1~feeder_combout\);

-- Location: FF_X66_Y53_N17
\inst1|clock_crossing_bridge|rsp_fifo|write_crosser|sync[2].u|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|clock_crossing_bridge|rsp_fifo|write_crosser|sync[2].u|din_s1~feeder_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|clock_crossing_bridge|rsp_fifo|write_crosser|sync[2].u|din_s1~q\);

-- Location: FF_X67_Y53_N3
\inst1|clock_crossing_bridge|rsp_fifo|write_crosser|sync[2].u|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|clock_crossing_bridge|rsp_fifo|write_crosser|sync[2].u|din_s1~q\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|clock_crossing_bridge|rsp_fifo|write_crosser|sync[2].u|dreg\(0));

-- Location: LCCOMB_X67_Y53_N2
\inst1|clock_crossing_bridge|rsp_fifo|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|clock_crossing_bridge|rsp_fifo|Equal0~0_combout\ = (\inst1|clock_crossing_bridge|rsp_fifo|Add1~0_combout\ & (\inst1|clock_crossing_bridge|rsp_fifo|write_crosser|sync[2].u|dreg\(0) & 
-- (\inst1|clock_crossing_bridge|rsp_fifo|write_crosser|sync[1].u|dreg\(0) $ (\inst1|clock_crossing_bridge|rsp_fifo|Add1~1_combout\)))) # (!\inst1|clock_crossing_bridge|rsp_fifo|Add1~0_combout\ & 
-- (!\inst1|clock_crossing_bridge|rsp_fifo|write_crosser|sync[2].u|dreg\(0) & (\inst1|clock_crossing_bridge|rsp_fifo|write_crosser|sync[1].u|dreg\(0) $ (!\inst1|clock_crossing_bridge|rsp_fifo|Add1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|clock_crossing_bridge|rsp_fifo|Add1~0_combout\,
	datab => \inst1|clock_crossing_bridge|rsp_fifo|write_crosser|sync[1].u|dreg\(0),
	datac => \inst1|clock_crossing_bridge|rsp_fifo|write_crosser|sync[2].u|dreg\(0),
	datad => \inst1|clock_crossing_bridge|rsp_fifo|Add1~1_combout\,
	combout => \inst1|clock_crossing_bridge|rsp_fifo|Equal0~0_combout\);

-- Location: LCCOMB_X66_Y53_N8
\inst1|clock_crossing_bridge|rsp_fifo|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|clock_crossing_bridge|rsp_fifo|Add0~0_combout\ = \inst1|clock_crossing_bridge|rsp_fifo|in_wr_ptr\(1) $ (\inst1|clock_crossing_bridge|rsp_fifo|in_wr_ptr\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|clock_crossing_bridge|rsp_fifo|in_wr_ptr\(1),
	datac => \inst1|clock_crossing_bridge|rsp_fifo|in_wr_ptr\(0),
	combout => \inst1|clock_crossing_bridge|rsp_fifo|Add0~0_combout\);

-- Location: FF_X66_Y53_N9
\inst1|clock_crossing_bridge|rsp_fifo|in_wr_ptr_gray[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|clock_crossing_bridge|rsp_fifo|Add0~0_combout\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|clock_crossing_bridge|rsp_fifo|in_wr_ptr_gray\(0));

-- Location: LCCOMB_X67_Y53_N0
\inst1|clock_crossing_bridge|rsp_fifo|write_crosser|sync[0].u|din_s1~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|clock_crossing_bridge|rsp_fifo|write_crosser|sync[0].u|din_s1~feeder_combout\ = \inst1|clock_crossing_bridge|rsp_fifo|in_wr_ptr_gray\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|clock_crossing_bridge|rsp_fifo|in_wr_ptr_gray\(0),
	combout => \inst1|clock_crossing_bridge|rsp_fifo|write_crosser|sync[0].u|din_s1~feeder_combout\);

-- Location: FF_X67_Y53_N1
\inst1|clock_crossing_bridge|rsp_fifo|write_crosser|sync[0].u|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|clock_crossing_bridge|rsp_fifo|write_crosser|sync[0].u|din_s1~feeder_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|clock_crossing_bridge|rsp_fifo|write_crosser|sync[0].u|din_s1~q\);

-- Location: LCCOMB_X67_Y53_N20
\inst1|clock_crossing_bridge|rsp_fifo|write_crosser|sync[0].u|dreg[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|clock_crossing_bridge|rsp_fifo|write_crosser|sync[0].u|dreg[0]~feeder_combout\ = \inst1|clock_crossing_bridge|rsp_fifo|write_crosser|sync[0].u|din_s1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|clock_crossing_bridge|rsp_fifo|write_crosser|sync[0].u|din_s1~q\,
	combout => \inst1|clock_crossing_bridge|rsp_fifo|write_crosser|sync[0].u|dreg[0]~feeder_combout\);

-- Location: FF_X67_Y53_N21
\inst1|clock_crossing_bridge|rsp_fifo|write_crosser|sync[0].u|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|clock_crossing_bridge|rsp_fifo|write_crosser|sync[0].u|dreg[0]~feeder_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|clock_crossing_bridge|rsp_fifo|write_crosser|sync[0].u|dreg\(0));

-- Location: LCCOMB_X67_Y53_N18
\inst1|clock_crossing_bridge|rsp_fifo|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|clock_crossing_bridge|rsp_fifo|Equal0~1_combout\ = \inst1|clock_crossing_bridge|rsp_fifo|out_rd_ptr\(0) $ (\inst1|clock_crossing_bridge|rsp_fifo|empty~q\ $ (\inst1|clock_crossing_bridge|rsp_fifo|write_crosser|sync[1].u|dreg\(0) $ 
-- (!\inst1|clock_crossing_bridge|rsp_fifo|write_crosser|sync[2].u|dreg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|clock_crossing_bridge|rsp_fifo|out_rd_ptr\(0),
	datab => \inst1|clock_crossing_bridge|rsp_fifo|empty~q\,
	datac => \inst1|clock_crossing_bridge|rsp_fifo|write_crosser|sync[1].u|dreg\(0),
	datad => \inst1|clock_crossing_bridge|rsp_fifo|write_crosser|sync[2].u|dreg\(0),
	combout => \inst1|clock_crossing_bridge|rsp_fifo|Equal0~1_combout\);

-- Location: LCCOMB_X67_Y53_N8
\inst1|clock_crossing_bridge|rsp_fifo|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|clock_crossing_bridge|rsp_fifo|Equal0~2_combout\ = (\inst1|clock_crossing_bridge|rsp_fifo|write_crosser|sync[0].u|dreg\(0) $ (!\inst1|clock_crossing_bridge|rsp_fifo|Equal0~1_combout\)) # (!\inst1|clock_crossing_bridge|rsp_fifo|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011111010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|clock_crossing_bridge|rsp_fifo|Equal0~0_combout\,
	datab => \inst1|clock_crossing_bridge|rsp_fifo|write_crosser|sync[0].u|dreg\(0),
	datac => \inst1|clock_crossing_bridge|rsp_fifo|Equal0~1_combout\,
	combout => \inst1|clock_crossing_bridge|rsp_fifo|Equal0~2_combout\);

-- Location: FF_X67_Y53_N9
\inst1|clock_crossing_bridge|rsp_fifo|empty\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|clock_crossing_bridge|rsp_fifo|Equal0~2_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|clock_crossing_bridge|rsp_fifo|empty~q\);

-- Location: FF_X63_Y46_N1
\inst1|clock_crossing_bridge|rsp_fifo|out_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|clock_crossing_bridge|rsp_fifo|empty~q\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|clock_crossing_bridge|rsp_fifo|out_valid~q\);

-- Location: LCCOMB_X67_Y49_N8
\inst1|clock_crossing_bridge|cmd_fifo|next_in_wr_ptr[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|clock_crossing_bridge|cmd_fifo|next_in_wr_ptr[0]~4_combout\ = \inst1|clock_crossing_bridge|cmd_fifo|in_wr_ptr\(0) $ (((\inst1|clock_crossing_bridge|s0_cmd_valid~combout\ & 
-- (\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent|m0_write~2_combout\ & \inst1|clock_crossing_bridge|cmd_fifo|next_in_wr_ptr~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|clock_crossing_bridge|s0_cmd_valid~combout\,
	datab => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent|m0_write~2_combout\,
	datac => \inst1|clock_crossing_bridge|cmd_fifo|in_wr_ptr\(0),
	datad => \inst1|clock_crossing_bridge|cmd_fifo|next_in_wr_ptr~2_combout\,
	combout => \inst1|clock_crossing_bridge|cmd_fifo|next_in_wr_ptr[0]~4_combout\);

-- Location: FF_X67_Y49_N9
\inst1|clock_crossing_bridge|cmd_fifo|in_wr_ptr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|clock_crossing_bridge|cmd_fifo|next_in_wr_ptr[0]~4_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|clock_crossing_bridge|cmd_fifo|in_wr_ptr\(0));

-- Location: FF_X67_Y49_N5
\inst1|clock_crossing_bridge|cmd_fifo|in_wr_ptr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|clock_crossing_bridge|cmd_fifo|next_in_wr_ptr[1]~5_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|clock_crossing_bridge|cmd_fifo|in_wr_ptr\(1));

-- Location: FF_X68_Y49_N25
\inst1|clock_crossing_bridge|cmd_fifo|out_rd_ptr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|clock_crossing_bridge|cmd_fifo|mem_rd_ptr[0]~1_combout\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|clock_crossing_bridge|cmd_fifo|out_rd_ptr\(0));

-- Location: LCCOMB_X68_Y49_N24
\inst1|clock_crossing_bridge|cmd_fifo|mem_rd_ptr[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|clock_crossing_bridge|cmd_fifo|mem_rd_ptr[0]~1_combout\ = \inst1|clock_crossing_bridge|cmd_fifo|out_rd_ptr\(0) $ (((\inst1|clock_crossing_bridge|cmd_fifo|internal_out_ready~2_combout\ & \inst1|clock_crossing_bridge|cmd_fifo|empty~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|clock_crossing_bridge|cmd_fifo|internal_out_ready~2_combout\,
	datac => \inst1|clock_crossing_bridge|cmd_fifo|out_rd_ptr\(0),
	datad => \inst1|clock_crossing_bridge|cmd_fifo|empty~q\,
	combout => \inst1|clock_crossing_bridge|cmd_fifo|mem_rd_ptr[0]~1_combout\);

-- Location: FF_X68_Y49_N15
\inst1|clock_crossing_bridge|cmd_fifo|out_rd_ptr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|clock_crossing_bridge|cmd_fifo|mem_rd_ptr[1]~0_combout\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|clock_crossing_bridge|cmd_fifo|out_rd_ptr\(1));

-- Location: LCCOMB_X68_Y49_N14
\inst1|clock_crossing_bridge|cmd_fifo|mem_rd_ptr[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|clock_crossing_bridge|cmd_fifo|mem_rd_ptr[1]~0_combout\ = \inst1|clock_crossing_bridge|cmd_fifo|out_rd_ptr\(1) $ (((\inst1|clock_crossing_bridge|cmd_fifo|internal_out_ready~2_combout\ & (\inst1|clock_crossing_bridge|cmd_fifo|empty~q\ & 
-- \inst1|clock_crossing_bridge|cmd_fifo|out_rd_ptr\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|clock_crossing_bridge|cmd_fifo|internal_out_ready~2_combout\,
	datab => \inst1|clock_crossing_bridge|cmd_fifo|empty~q\,
	datac => \inst1|clock_crossing_bridge|cmd_fifo|out_rd_ptr\(1),
	datad => \inst1|clock_crossing_bridge|cmd_fifo|out_rd_ptr\(0),
	combout => \inst1|clock_crossing_bridge|cmd_fifo|mem_rd_ptr[1]~0_combout\);

-- Location: IOIBUF_X0_Y28_N15
\SDRAM_DQ[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SDRAM_DQ(5),
	o => \SDRAM_DQ[5]~input_o\);

-- Location: FF_X0_Y28_N17
\inst1|sdram|za_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \SDRAM_DQ[5]~input_o\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|za_data\(5));

-- Location: LCCOMB_X67_Y53_N14
\inst1|clock_crossing_bridge|rsp_fifo|Add1~2_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|clock_crossing_bridge|rsp_fifo|Add1~2_wirecell_combout\ = !\inst1|clock_crossing_bridge|rsp_fifo|Add1~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|clock_crossing_bridge|rsp_fifo|Add1~2_combout\,
	combout => \inst1|clock_crossing_bridge|rsp_fifo|Add1~2_wirecell_combout\);

-- Location: LCCOMB_X63_Y44_N16
\inst1|cpu|d_writedata[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|d_writedata[5]~feeder_combout\ = \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	combout => \inst1|cpu|d_writedata[5]~feeder_combout\);

-- Location: FF_X63_Y44_N17
\inst1|cpu|d_writedata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|d_writedata[5]~feeder_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|d_writedata\(5));

-- Location: FF_X65_Y53_N17
\inst1|cpu|d_writedata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|d_writedata\(7));

-- Location: LCCOMB_X63_Y44_N6
\inst1|cpu|R_src2_lo[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|R_src2_lo[6]~10_combout\ = (!\inst1|cpu|R_src2_lo~0_combout\ & ((\inst1|cpu|R_src2_use_imm~q\ & ((\inst1|cpu|D_iw\(12)))) # (!\inst1|cpu|R_src2_use_imm~q\ & (\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	datab => \inst1|cpu|R_src2_lo~0_combout\,
	datac => \inst1|cpu|D_iw\(12),
	datad => \inst1|cpu|R_src2_use_imm~q\,
	combout => \inst1|cpu|R_src2_lo[6]~10_combout\);

-- Location: FF_X63_Y44_N7
\inst1|cpu|E_src2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|R_src2_lo[6]~10_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src2\(6));

-- Location: LCCOMB_X63_Y47_N6
\inst1|cpu|D_ctrl_alu_force_xor~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_alu_force_xor~9_combout\ = (!\inst1|cpu|D_iw\(0) & (!\inst1|cpu|D_iw\(4) & \inst1|cpu|D_iw\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(0),
	datab => \inst1|cpu|D_iw\(4),
	datac => \inst1|cpu|D_iw\(1),
	combout => \inst1|cpu|D_ctrl_alu_force_xor~9_combout\);

-- Location: LCCOMB_X70_Y47_N6
\inst1|cpu|D_ctrl_alu_force_xor~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_alu_force_xor~5_combout\ = (\inst1|cpu|D_iw\(5) & ((\inst1|cpu|D_iw\(16) & (!\inst1|cpu|D_iw\(15))) # (!\inst1|cpu|D_iw\(16) & ((\inst1|cpu|D_iw\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(15),
	datab => \inst1|cpu|D_iw\(16),
	datac => \inst1|cpu|D_iw\(14),
	datad => \inst1|cpu|D_iw\(5),
	combout => \inst1|cpu|D_ctrl_alu_force_xor~5_combout\);

-- Location: LCCOMB_X70_Y47_N8
\inst1|cpu|D_ctrl_alu_force_xor~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_alu_force_xor~6_combout\ = (\inst1|cpu|Equal2~0_combout\ & ((\inst1|cpu|D_iw\(2)) # ((\inst1|cpu|D_ctrl_alu_force_xor~5_combout\ & \inst1|cpu|Equal101~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_ctrl_alu_force_xor~5_combout\,
	datab => \inst1|cpu|D_iw\(2),
	datac => \inst1|cpu|Equal2~0_combout\,
	datad => \inst1|cpu|Equal101~0_combout\,
	combout => \inst1|cpu|D_ctrl_alu_force_xor~6_combout\);

-- Location: LCCOMB_X70_Y47_N2
\inst1|cpu|D_ctrl_alu_force_xor~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_alu_force_xor~7_combout\ = (\inst1|cpu|Equal2~3_combout\) # ((\inst1|cpu|D_iw\(5) & (\inst1|cpu|Equal2~6_combout\)) # (!\inst1|cpu|D_iw\(5) & ((\inst1|cpu|Equal2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Equal2~6_combout\,
	datab => \inst1|cpu|Equal2~2_combout\,
	datac => \inst1|cpu|Equal2~3_combout\,
	datad => \inst1|cpu|D_iw\(5),
	combout => \inst1|cpu|D_ctrl_alu_force_xor~7_combout\);

-- Location: LCCOMB_X70_Y47_N12
\inst1|cpu|D_ctrl_alu_force_xor~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_alu_force_xor~8_combout\ = (\inst1|cpu|D_ctrl_alu_force_xor~9_combout\) # ((\inst1|cpu|D_ctrl_alu_force_xor~6_combout\) # ((!\inst1|cpu|D_iw\(2) & \inst1|cpu|D_ctrl_alu_force_xor~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_ctrl_alu_force_xor~9_combout\,
	datab => \inst1|cpu|D_iw\(2),
	datac => \inst1|cpu|D_ctrl_alu_force_xor~6_combout\,
	datad => \inst1|cpu|D_ctrl_alu_force_xor~7_combout\,
	combout => \inst1|cpu|D_ctrl_alu_force_xor~8_combout\);

-- Location: LCCOMB_X67_Y44_N16
\inst1|cpu|D_logic_op[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_logic_op[1]~0_combout\ = (\inst1|cpu|D_ctrl_alu_force_xor~8_combout\) # ((\inst1|cpu|Equal2~7_combout\ & ((\inst1|cpu|D_iw\(15)))) # (!\inst1|cpu|Equal2~7_combout\ & (\inst1|cpu|D_iw\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Equal2~7_combout\,
	datab => \inst1|cpu|D_iw\(4),
	datac => \inst1|cpu|D_iw\(15),
	datad => \inst1|cpu|D_ctrl_alu_force_xor~8_combout\,
	combout => \inst1|cpu|D_logic_op[1]~0_combout\);

-- Location: FF_X67_Y44_N17
\inst1|cpu|R_logic_op[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|D_logic_op[1]~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|R_logic_op\(1));

-- Location: LCCOMB_X61_Y47_N30
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~16_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(19) & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(19),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(8),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~16_combout\);

-- Location: FF_X61_Y47_N31
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(28));

-- Location: FF_X61_Y47_N29
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(28),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(28));

-- Location: LCCOMB_X61_Y47_N6
\inst1|cpu|F_iw[28]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[28]~31_combout\ = (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\ & 
-- \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\,
	datad => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(28),
	combout => \inst1|cpu|F_iw[28]~31_combout\);

-- Location: IOIBUF_X0_Y34_N22
\SDRAM_DQ[28]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SDRAM_DQ(28),
	o => \SDRAM_DQ[28]~input_o\);

-- Location: FF_X0_Y34_N24
\inst1|sdram|za_data[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \SDRAM_DQ[28]~input_o\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|za_data\(28));

-- Location: LCCOMB_X61_Y47_N4
\inst1|cpu|F_iw[28]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[28]~32_combout\ = (\inst1|cpu|D_iw[9]~1_combout\ & ((\inst1|cpu|F_iw[28]~31_combout\) # ((\inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & \inst1|sdram|za_data\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|F_iw[28]~31_combout\,
	datab => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \inst1|sdram|za_data\(28),
	datad => \inst1|cpu|D_iw[9]~1_combout\,
	combout => \inst1|cpu|F_iw[28]~32_combout\);

-- Location: FF_X61_Y47_N5
\inst1|cpu|D_iw[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|F_iw[28]~32_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|D_iw\(28));

-- Location: IOIBUF_X0_Y32_N15
\SDRAM_DQ[29]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SDRAM_DQ(29),
	o => \SDRAM_DQ[29]~input_o\);

-- Location: FF_X0_Y32_N17
\inst1|sdram|za_data[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \SDRAM_DQ[29]~input_o\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|za_data\(29));

-- Location: LCCOMB_X62_Y50_N4
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~29_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(19))))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(8),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(19),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~29_combout\);

-- Location: FF_X62_Y50_N5
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(29));

-- Location: FF_X62_Y50_N11
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(29),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(29));

-- Location: LCCOMB_X65_Y50_N18
\inst1|cpu|F_iw[29]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[29]~54_combout\ = (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\ & 
-- \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\,
	datad => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(29),
	combout => \inst1|cpu|F_iw[29]~54_combout\);

-- Location: LCCOMB_X62_Y47_N20
\inst1|cpu|F_iw[29]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[29]~55_combout\ = (\inst1|cpu|D_iw[9]~1_combout\ & ((\inst1|cpu|F_iw[29]~54_combout\) # ((\inst1|sdram|za_data\(29) & \inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|za_data\(29),
	datab => \inst1|cpu|F_iw[29]~54_combout\,
	datac => \inst1|cpu|D_iw[9]~1_combout\,
	datad => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \inst1|cpu|F_iw[29]~55_combout\);

-- Location: FF_X62_Y47_N21
\inst1|cpu|D_iw[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|F_iw[29]~55_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|D_iw\(29));

-- Location: IOIBUF_X0_Y34_N15
\SDRAM_DQ[30]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SDRAM_DQ(30),
	o => \SDRAM_DQ[30]~input_o\);

-- Location: FF_X0_Y34_N17
\inst1|sdram|za_data[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \SDRAM_DQ[30]~input_o\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|za_data\(30));

-- Location: LCCOMB_X62_Y54_N6
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~28_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(19))))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(8),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(19),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~28_combout\);

-- Location: FF_X62_Y54_N7
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(30));

-- Location: FF_X60_Y46_N19
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(30),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(30));

-- Location: LCCOMB_X60_Y46_N4
\inst1|cpu|F_iw[30]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[30]~52_combout\ = (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\ & 
-- \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\,
	datad => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(30),
	combout => \inst1|cpu|F_iw[30]~52_combout\);

-- Location: LCCOMB_X60_Y46_N16
\inst1|cpu|F_iw[30]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[30]~53_combout\ = (\inst1|cpu|D_iw[9]~1_combout\ & ((\inst1|cpu|F_iw[30]~52_combout\) # ((\inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & \inst1|sdram|za_data\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \inst1|sdram|za_data\(30),
	datac => \inst1|cpu|F_iw[30]~52_combout\,
	datad => \inst1|cpu|D_iw[9]~1_combout\,
	combout => \inst1|cpu|F_iw[30]~53_combout\);

-- Location: FF_X60_Y46_N17
\inst1|cpu|D_iw[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|F_iw[30]~53_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|D_iw\(30));

-- Location: LCCOMB_X60_Y53_N30
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~27_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(19)))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(19),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(8),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~27_combout\);

-- Location: FF_X60_Y53_N31
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(31));

-- Location: FF_X60_Y46_N7
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(31),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(31));

-- Location: LCCOMB_X60_Y46_N24
\inst1|cpu|F_iw[31]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[31]~50_combout\ = (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\ & 
-- \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\,
	datad => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(31),
	combout => \inst1|cpu|F_iw[31]~50_combout\);

-- Location: IOIBUF_X0_Y30_N8
\SDRAM_DQ[31]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SDRAM_DQ(31),
	o => \SDRAM_DQ[31]~input_o\);

-- Location: FF_X0_Y30_N10
\inst1|sdram|za_data[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \SDRAM_DQ[31]~input_o\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|za_data\(31));

-- Location: LCCOMB_X60_Y46_N22
\inst1|cpu|F_iw[31]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[31]~51_combout\ = (\inst1|cpu|D_iw[9]~1_combout\ & ((\inst1|cpu|F_iw[31]~50_combout\) # ((\inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & \inst1|sdram|za_data\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \inst1|cpu|F_iw[31]~50_combout\,
	datac => \inst1|sdram|za_data\(31),
	datad => \inst1|cpu|D_iw[9]~1_combout\,
	combout => \inst1|cpu|F_iw[31]~51_combout\);

-- Location: FF_X60_Y46_N23
\inst1|cpu|D_iw[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|F_iw[31]~51_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|D_iw\(31));

-- Location: LCCOMB_X65_Y49_N4
\inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg~5_combout\ = (\inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg~3_combout\ & (\inst1|cpu|d_read~q\ & 
-- !\inst1|mm_interconnect_0|cpu_data_master_translator|read_accepted~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg~3_combout\,
	datab => \inst1|cpu|d_read~q\,
	datac => \inst1|mm_interconnect_0|cpu_data_master_translator|read_accepted~q\,
	combout => \inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg~5_combout\);

-- Location: FF_X65_Y49_N5
\inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg~5_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg\(0));

-- Location: IOIBUF_X0_Y24_N22
\SDRAM_DQ[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SDRAM_DQ(15),
	o => \SDRAM_DQ[15]~input_o\);

-- Location: FF_X0_Y24_N24
\inst1|sdram|za_data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \SDRAM_DQ[15]~input_o\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|za_data\(15));

-- Location: LCCOMB_X61_Y48_N2
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~16_combout\ = (!\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\ & 
-- (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(15) & \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\,
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(15),
	datad => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~16_combout\);

-- Location: LCCOMB_X62_Y52_N0
\inst1|timer|internal_counter[0]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|internal_counter[0]~32_combout\ = !\inst1|timer|internal_counter\(0)
-- \inst1|timer|internal_counter[0]~33\ = CARRY(!\inst1|timer|internal_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|timer|internal_counter\(0),
	combout => \inst1|timer|internal_counter[0]~32_combout\,
	cout => \inst1|timer|internal_counter[0]~33\);

-- Location: LCCOMB_X63_Y49_N26
\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent|m0_write~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent|m0_write~3_combout\ = (!\inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted~q\ & 
-- (\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent|m0_write~2_combout\ & \inst1|cpu|d_write~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted~q\,
	datac => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent|m0_write~2_combout\,
	datad => \inst1|cpu|d_write~q\,
	combout => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent|m0_write~3_combout\);

-- Location: LCCOMB_X65_Y49_N28
\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent|m0_read~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent|m0_read~2_combout\ = (\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent|m0_write~2_combout\ & (\inst1|cpu|d_read~q\ & 
-- !\inst1|mm_interconnect_0|cpu_data_master_translator|read_accepted~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent|m0_write~2_combout\,
	datab => \inst1|cpu|d_read~q\,
	datac => \inst1|mm_interconnect_0|cpu_data_master_translator|read_accepted~q\,
	combout => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent|m0_read~2_combout\);

-- Location: IOIBUF_X0_Y24_N15
\SDRAM_DQ[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SDRAM_DQ(8),
	o => \SDRAM_DQ[8]~input_o\);

-- Location: FF_X0_Y24_N17
\inst1|sdram|za_data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \SDRAM_DQ[8]~input_o\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|za_data\(8));

-- Location: LCCOMB_X61_Y44_N0
\inst1|cpu|d_writedata[24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|d_writedata[24]~feeder_combout\ = \inst1|cpu|d_writedata[24]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|d_writedata[24]~7_combout\,
	combout => \inst1|cpu|d_writedata[24]~feeder_combout\);

-- Location: LCCOMB_X65_Y45_N4
\inst1|cpu|R_src2_lo[11]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|R_src2_lo[11]~5_combout\ = (!\inst1|cpu|R_src2_lo~0_combout\ & ((\inst1|cpu|R_src2_use_imm~q\ & (\inst1|cpu|D_iw\(17))) # (!\inst1|cpu|R_src2_use_imm~q\ & ((\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(17),
	datab => \inst1|cpu|R_src2_lo~0_combout\,
	datac => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11),
	datad => \inst1|cpu|R_src2_use_imm~q\,
	combout => \inst1|cpu|R_src2_lo[11]~5_combout\);

-- Location: FF_X65_Y45_N5
\inst1|cpu|E_src2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|R_src2_lo[11]~5_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src2\(11));

-- Location: IOIBUF_X0_Y27_N15
\SDRAM_DQ[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SDRAM_DQ(12),
	o => \SDRAM_DQ[12]~input_o\);

-- Location: FF_X0_Y27_N17
\inst1|sdram|za_data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \SDRAM_DQ[12]~input_o\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|za_data\(12));

-- Location: LCCOMB_X58_Y52_N2
\inst1|timer|Equal6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|Equal6~1_combout\ = (\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(42) & (!\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(44) & \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(43)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(42),
	datab => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(44),
	datad => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(43),
	combout => \inst1|timer|Equal6~1_combout\);

-- Location: LCCOMB_X58_Y52_N20
\inst1|timer|Equal6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|Equal6~2_combout\ = (!\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(42) & (!\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(44) & \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(43)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(42),
	datab => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(44),
	datad => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(43),
	combout => \inst1|timer|Equal6~2_combout\);

-- Location: LCCOMB_X63_Y44_N24
\inst1|cpu|R_src2_lo[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|R_src2_lo[5]~11_combout\ = (!\inst1|cpu|R_src2_lo~0_combout\ & ((\inst1|cpu|R_src2_use_imm~q\ & ((\inst1|cpu|D_iw\(11)))) # (!\inst1|cpu|R_src2_use_imm~q\ & (\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	datab => \inst1|cpu|R_src2_use_imm~q\,
	datac => \inst1|cpu|D_iw\(11),
	datad => \inst1|cpu|R_src2_lo~0_combout\,
	combout => \inst1|cpu|R_src2_lo[5]~11_combout\);

-- Location: FF_X63_Y44_N25
\inst1|cpu|E_src2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|R_src2_lo[5]~11_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src2\(5));

-- Location: IOIBUF_X0_Y24_N8
\SDRAM_DQ[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SDRAM_DQ(9),
	o => \SDRAM_DQ[9]~input_o\);

-- Location: FF_X0_Y24_N10
\inst1|sdram|za_data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \SDRAM_DQ[9]~input_o\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|za_data\(9));

-- Location: LCCOMB_X62_Y44_N18
\inst1|cpu|d_writedata[25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|d_writedata[25]~feeder_combout\ = \inst1|cpu|d_writedata[25]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|d_writedata[25]~6_combout\,
	combout => \inst1|cpu|d_writedata[25]~feeder_combout\);

-- Location: LCCOMB_X62_Y52_N6
\inst1|timer|internal_counter[3]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|internal_counter[3]~38_combout\ = (\inst1|timer|internal_counter\(3) & (\inst1|timer|internal_counter[2]~37\ $ (GND))) # (!\inst1|timer|internal_counter\(3) & (!\inst1|timer|internal_counter[2]~37\ & VCC))
-- \inst1|timer|internal_counter[3]~39\ = CARRY((\inst1|timer|internal_counter\(3) & !\inst1|timer|internal_counter[2]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|internal_counter\(3),
	datad => VCC,
	cin => \inst1|timer|internal_counter[2]~37\,
	combout => \inst1|timer|internal_counter[3]~38_combout\,
	cout => \inst1|timer|internal_counter[3]~39\);

-- Location: LCCOMB_X62_Y52_N8
\inst1|timer|internal_counter[4]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|internal_counter[4]~40_combout\ = (\inst1|timer|internal_counter\(4) & ((GND) # (!\inst1|timer|internal_counter[3]~39\))) # (!\inst1|timer|internal_counter\(4) & (\inst1|timer|internal_counter[3]~39\ $ (GND)))
-- \inst1|timer|internal_counter[4]~41\ = CARRY((\inst1|timer|internal_counter\(4)) # (!\inst1|timer|internal_counter[3]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|timer|internal_counter\(4),
	datad => VCC,
	cin => \inst1|timer|internal_counter[3]~39\,
	combout => \inst1|timer|internal_counter[4]~40_combout\,
	cout => \inst1|timer|internal_counter[4]~41\);

-- Location: LCCOMB_X65_Y52_N2
\inst1|mm_interconnect_1|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_1|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ = (\inst1|mm_interconnect_1|timer_s1_translator|read_latency_shift_reg~1_combout\) # 
-- ((\inst1|mm_interconnect_1|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\inst1|mm_interconnect_1|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # 
-- (!\inst1|mm_interconnect_1|timer_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_1|timer_s1_translator|read_latency_shift_reg\(0),
	datab => \inst1|mm_interconnect_1|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst1|mm_interconnect_1|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \inst1|mm_interconnect_1|timer_s1_translator|read_latency_shift_reg~1_combout\,
	combout => \inst1|mm_interconnect_1|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\);

-- Location: FF_X65_Y52_N3
\inst1|mm_interconnect_1|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_1|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_1|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X65_Y52_N14
\inst1|mm_interconnect_1|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_1|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\inst1|mm_interconnect_1|timer_s1_translator|read_latency_shift_reg\(0) & 
-- (\inst1|mm_interconnect_1|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst1|mm_interconnect_1|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) $ 
-- (!\inst1|mm_interconnect_1|timer_s1_translator|read_latency_shift_reg~1_combout\)))) # (!\inst1|mm_interconnect_1|timer_s1_translator|read_latency_shift_reg\(0) & ((\inst1|mm_interconnect_1|timer_s1_translator|read_latency_shift_reg~1_combout\ & 
-- (\inst1|mm_interconnect_1|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))) # (!\inst1|mm_interconnect_1|timer_s1_translator|read_latency_shift_reg~1_combout\ & 
-- ((\inst1|mm_interconnect_1|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_1|timer_s1_translator|read_latency_shift_reg\(0),
	datab => \inst1|mm_interconnect_1|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \inst1|mm_interconnect_1|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst1|mm_interconnect_1|timer_s1_translator|read_latency_shift_reg~1_combout\,
	combout => \inst1|mm_interconnect_1|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X65_Y52_N15
\inst1|mm_interconnect_1|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_1|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_1|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X66_Y52_N10
\inst1|timer|period_l_wr_strobe~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|period_l_wr_strobe~2_combout\ = (\inst1|clock_crossing_bridge|cmd_fifo|out_valid~q\ & (\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(37) & 
-- !\inst1|mm_interconnect_1|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|clock_crossing_bridge|cmd_fifo|out_valid~q\,
	datac => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(37),
	datad => \inst1|mm_interconnect_1|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst1|timer|period_l_wr_strobe~2_combout\);

-- Location: LCCOMB_X65_Y52_N22
\inst1|timer|period_l_wr_strobe~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|period_l_wr_strobe~3_combout\ = (\inst1|mm_interconnect_1|cmd_xbar_demux|src1_valid~0_combout\ & (!\inst1|mm_interconnect_1|timer_s1_translator|wait_latency_counter\(0) & (\inst1|timer|period_l_wr_strobe~2_combout\ & 
-- !\inst1|mm_interconnect_1|timer_s1_translator|wait_latency_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_1|cmd_xbar_demux|src1_valid~0_combout\,
	datab => \inst1|mm_interconnect_1|timer_s1_translator|wait_latency_counter\(0),
	datac => \inst1|timer|period_l_wr_strobe~2_combout\,
	datad => \inst1|mm_interconnect_1|timer_s1_translator|wait_latency_counter\(1),
	combout => \inst1|timer|period_l_wr_strobe~3_combout\);

-- Location: LCCOMB_X58_Y52_N14
\inst1|timer|force_reload~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|force_reload~0_combout\ = (!\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(44) & (\inst1|timer|period_l_wr_strobe~3_combout\ & \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(43)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(44),
	datac => \inst1|timer|period_l_wr_strobe~3_combout\,
	datad => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(43),
	combout => \inst1|timer|force_reload~0_combout\);

-- Location: FF_X58_Y52_N15
\inst1|timer|force_reload\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|timer|force_reload~0_combout\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|force_reload~q\);

-- Location: LCCOMB_X62_Y52_N10
\inst1|timer|internal_counter[5]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|internal_counter[5]~42_combout\ = (\inst1|timer|internal_counter\(5) & (\inst1|timer|internal_counter[4]~41\ & VCC)) # (!\inst1|timer|internal_counter\(5) & (!\inst1|timer|internal_counter[4]~41\))
-- \inst1|timer|internal_counter[5]~43\ = CARRY((!\inst1|timer|internal_counter\(5) & !\inst1|timer|internal_counter[4]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|internal_counter\(5),
	datad => VCC,
	cin => \inst1|timer|internal_counter[4]~41\,
	combout => \inst1|timer|internal_counter[5]~42_combout\,
	cout => \inst1|timer|internal_counter[5]~43\);

-- Location: LCCOMB_X62_Y52_N12
\inst1|timer|internal_counter[6]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|internal_counter[6]~44_combout\ = (\inst1|timer|internal_counter\(6) & ((GND) # (!\inst1|timer|internal_counter[5]~43\))) # (!\inst1|timer|internal_counter\(6) & (\inst1|timer|internal_counter[5]~43\ $ (GND)))
-- \inst1|timer|internal_counter[6]~45\ = CARRY((\inst1|timer|internal_counter\(6)) # (!\inst1|timer|internal_counter[5]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|internal_counter\(6),
	datad => VCC,
	cin => \inst1|timer|internal_counter[5]~43\,
	combout => \inst1|timer|internal_counter[6]~44_combout\,
	cout => \inst1|timer|internal_counter[6]~45\);

-- Location: M9K_X64_Y52_N0
\inst1|clock_crossing_bridge|cmd_fifo|mem_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_asc1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 2,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 3,
	port_a_logical_ram_depth => 4,
	port_a_logical_ram_width => 22,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 2,
	port_b_data_out_clear => "clear0",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 3,
	port_b_logical_ram_depth => 4,
	port_b_logical_ram_width => 22,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|clock_crossing_bridge|cmd_fifo|next_in_wr_ptr~7_combout\,
	portbre => VCC,
	clk0 => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	clk1 => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	ena0 => \inst1|clock_crossing_bridge|cmd_fifo|next_in_wr_ptr~7_combout\,
	ena1 => \inst1|clock_crossing_bridge|cmd_fifo|internal_out_ready~2_combout\,
	clr0 => \inst1|rst_controller_002|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	portadatain => \inst1|clock_crossing_bridge|cmd_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \inst1|clock_crossing_bridge|cmd_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \inst1|clock_crossing_bridge|cmd_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst1|clock_crossing_bridge|cmd_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X58_Y52_N16
\inst1|timer|period_l_wr_strobe\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|period_l_wr_strobe~combout\ = (!\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(42) & (!\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(44) & (\inst1|timer|period_l_wr_strobe~3_combout\ & 
-- \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(43))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(42),
	datab => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(44),
	datac => \inst1|timer|period_l_wr_strobe~3_combout\,
	datad => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(43),
	combout => \inst1|timer|period_l_wr_strobe~combout\);

-- Location: FF_X63_Y52_N11
\inst1|timer|period_l_register[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(11),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|period_l_register\(6));

-- Location: LCCOMB_X58_Y52_N6
\inst1|timer|control_wr_strobe\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|control_wr_strobe~combout\ = (\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(42) & (!\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(44) & (\inst1|timer|period_l_wr_strobe~3_combout\ & 
-- !\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(43))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(42),
	datab => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(44),
	datac => \inst1|timer|period_l_wr_strobe~3_combout\,
	datad => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(43),
	combout => \inst1|timer|control_wr_strobe~combout\);

-- Location: FF_X60_Y52_N13
\inst1|timer|control_register[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(6),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|timer|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|control_register\(1));

-- Location: LCCOMB_X60_Y52_N12
\inst1|timer|counter_is_running~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|counter_is_running~0_combout\ = (!\inst1|timer|force_reload~q\ & (\inst1|timer|counter_is_running~q\ & ((\inst1|timer|control_register\(1)) # (!\inst1|timer|Equal0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|force_reload~q\,
	datab => \inst1|timer|Equal0~10_combout\,
	datac => \inst1|timer|control_register\(1),
	datad => \inst1|timer|counter_is_running~q\,
	combout => \inst1|timer|counter_is_running~0_combout\);

-- Location: LCCOMB_X60_Y52_N16
\inst1|timer|counter_is_running~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|counter_is_running~1_combout\ = (\inst1|timer|control_wr_strobe~combout\ & ((\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(7)) # ((!\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(8) & \inst1|timer|counter_is_running~0_combout\)))) # 
-- (!\inst1|timer|control_wr_strobe~combout\ & (((\inst1|timer|counter_is_running~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(8),
	datab => \inst1|timer|counter_is_running~0_combout\,
	datac => \inst1|timer|control_wr_strobe~combout\,
	datad => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(7),
	combout => \inst1|timer|counter_is_running~1_combout\);

-- Location: FF_X60_Y52_N17
\inst1|timer|counter_is_running\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|timer|counter_is_running~1_combout\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|counter_is_running~q\);

-- Location: LCCOMB_X60_Y52_N26
\inst1|timer|always0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|always0~1_combout\ = (\inst1|timer|force_reload~q\) # (\inst1|timer|counter_is_running~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|force_reload~q\,
	datad => \inst1|timer|counter_is_running~q\,
	combout => \inst1|timer|always0~1_combout\);

-- Location: FF_X62_Y52_N13
\inst1|timer|internal_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|timer|internal_counter[6]~44_combout\,
	asdata => \inst1|timer|period_l_register\(6),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst1|timer|always0~0_combout\,
	ena => \inst1|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|internal_counter\(6));

-- Location: LCCOMB_X58_Y52_N12
\inst1|timer|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|Equal0~1_combout\ = (!\inst1|timer|internal_counter\(4) & (!\inst1|timer|internal_counter\(5) & (!\inst1|timer|internal_counter\(6) & \inst1|timer|internal_counter\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|internal_counter\(4),
	datab => \inst1|timer|internal_counter\(5),
	datac => \inst1|timer|internal_counter\(6),
	datad => \inst1|timer|internal_counter\(3),
	combout => \inst1|timer|Equal0~1_combout\);

-- Location: LCCOMB_X62_Y52_N14
\inst1|timer|internal_counter[7]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|internal_counter[7]~46_combout\ = (\inst1|timer|internal_counter\(7) & (\inst1|timer|internal_counter[6]~45\ & VCC)) # (!\inst1|timer|internal_counter\(7) & (!\inst1|timer|internal_counter[6]~45\))
-- \inst1|timer|internal_counter[7]~47\ = CARRY((!\inst1|timer|internal_counter\(7) & !\inst1|timer|internal_counter[6]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|timer|internal_counter\(7),
	datad => VCC,
	cin => \inst1|timer|internal_counter[6]~45\,
	combout => \inst1|timer|internal_counter[7]~46_combout\,
	cout => \inst1|timer|internal_counter[7]~47\);

-- Location: FF_X61_Y52_N17
\inst1|timer|period_l_register[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(12),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|period_l_register\(7));

-- Location: FF_X62_Y52_N15
\inst1|timer|internal_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|timer|internal_counter[7]~46_combout\,
	asdata => \inst1|timer|period_l_register\(7),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst1|timer|always0~0_combout\,
	ena => \inst1|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|internal_counter\(7));

-- Location: LCCOMB_X62_Y52_N16
\inst1|timer|internal_counter[8]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|internal_counter[8]~48_combout\ = (\inst1|timer|internal_counter\(8) & (!\inst1|timer|internal_counter[7]~47\)) # (!\inst1|timer|internal_counter\(8) & ((\inst1|timer|internal_counter[7]~47\) # (GND)))
-- \inst1|timer|internal_counter[8]~49\ = CARRY((!\inst1|timer|internal_counter[7]~47\) # (!\inst1|timer|internal_counter\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|timer|internal_counter\(8),
	datad => VCC,
	cin => \inst1|timer|internal_counter[7]~47\,
	combout => \inst1|timer|internal_counter[8]~48_combout\,
	cout => \inst1|timer|internal_counter[8]~49\);

-- Location: LCCOMB_X61_Y52_N14
\inst1|timer|period_l_register[8]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|period_l_register[8]~7_combout\ = !\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(13),
	combout => \inst1|timer|period_l_register[8]~7_combout\);

-- Location: FF_X61_Y52_N15
\inst1|timer|period_l_register[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|timer|period_l_register[8]~7_combout\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst1|timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|period_l_register\(8));

-- Location: FF_X62_Y52_N17
\inst1|timer|internal_counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|timer|internal_counter[8]~48_combout\,
	asdata => \inst1|timer|period_l_register\(8),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst1|timer|always0~0_combout\,
	ena => \inst1|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|internal_counter\(8));

-- Location: LCCOMB_X62_Y52_N18
\inst1|timer|internal_counter[9]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|internal_counter[9]~50_combout\ = (\inst1|timer|internal_counter\(9) & (\inst1|timer|internal_counter[8]~49\ $ (GND))) # (!\inst1|timer|internal_counter\(9) & (!\inst1|timer|internal_counter[8]~49\ & VCC))
-- \inst1|timer|internal_counter[9]~51\ = CARRY((\inst1|timer|internal_counter\(9) & !\inst1|timer|internal_counter[8]~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|timer|internal_counter\(9),
	datad => VCC,
	cin => \inst1|timer|internal_counter[8]~49\,
	combout => \inst1|timer|internal_counter[9]~50_combout\,
	cout => \inst1|timer|internal_counter[9]~51\);

-- Location: LCCOMB_X63_Y52_N6
\inst1|timer|period_l_register[9]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|period_l_register[9]~6_combout\ = !\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(14),
	combout => \inst1|timer|period_l_register[9]~6_combout\);

-- Location: FF_X63_Y52_N7
\inst1|timer|period_l_register[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|timer|period_l_register[9]~6_combout\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst1|timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|period_l_register\(9));

-- Location: FF_X62_Y52_N19
\inst1|timer|internal_counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|timer|internal_counter[9]~50_combout\,
	asdata => \inst1|timer|period_l_register\(9),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst1|timer|always0~0_combout\,
	ena => \inst1|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|internal_counter\(9));

-- Location: LCCOMB_X62_Y52_N20
\inst1|timer|internal_counter[10]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|internal_counter[10]~52_combout\ = (\inst1|timer|internal_counter\(10) & (!\inst1|timer|internal_counter[9]~51\)) # (!\inst1|timer|internal_counter\(10) & ((\inst1|timer|internal_counter[9]~51\) # (GND)))
-- \inst1|timer|internal_counter[10]~53\ = CARRY((!\inst1|timer|internal_counter[9]~51\) # (!\inst1|timer|internal_counter\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|timer|internal_counter\(10),
	datad => VCC,
	cin => \inst1|timer|internal_counter[9]~51\,
	combout => \inst1|timer|internal_counter[10]~52_combout\,
	cout => \inst1|timer|internal_counter[10]~53\);

-- Location: LCCOMB_X63_Y52_N2
\inst1|timer|period_l_register[10]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|period_l_register[10]~5_combout\ = !\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(15),
	combout => \inst1|timer|period_l_register[10]~5_combout\);

-- Location: FF_X63_Y52_N3
\inst1|timer|period_l_register[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|timer|period_l_register[10]~5_combout\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst1|timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|period_l_register\(10));

-- Location: FF_X62_Y52_N21
\inst1|timer|internal_counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|timer|internal_counter[10]~52_combout\,
	asdata => \inst1|timer|period_l_register\(10),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst1|timer|always0~0_combout\,
	ena => \inst1|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|internal_counter\(10));

-- Location: LCCOMB_X62_Y52_N22
\inst1|timer|internal_counter[11]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|internal_counter[11]~54_combout\ = (\inst1|timer|internal_counter\(11) & (\inst1|timer|internal_counter[10]~53\ & VCC)) # (!\inst1|timer|internal_counter\(11) & (!\inst1|timer|internal_counter[10]~53\))
-- \inst1|timer|internal_counter[11]~55\ = CARRY((!\inst1|timer|internal_counter\(11) & !\inst1|timer|internal_counter[10]~53\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|internal_counter\(11),
	datad => VCC,
	cin => \inst1|timer|internal_counter[10]~53\,
	combout => \inst1|timer|internal_counter[11]~54_combout\,
	cout => \inst1|timer|internal_counter[11]~55\);

-- Location: FF_X63_Y52_N31
\inst1|timer|period_l_register[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(16),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|period_l_register\(11));

-- Location: FF_X62_Y52_N23
\inst1|timer|internal_counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|timer|internal_counter[11]~54_combout\,
	asdata => \inst1|timer|period_l_register\(11),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst1|timer|always0~0_combout\,
	ena => \inst1|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|internal_counter\(11));

-- Location: LCCOMB_X62_Y52_N24
\inst1|timer|internal_counter[12]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|internal_counter[12]~56_combout\ = (\inst1|timer|internal_counter\(12) & ((GND) # (!\inst1|timer|internal_counter[11]~55\))) # (!\inst1|timer|internal_counter\(12) & (\inst1|timer|internal_counter[11]~55\ $ (GND)))
-- \inst1|timer|internal_counter[12]~57\ = CARRY((\inst1|timer|internal_counter\(12)) # (!\inst1|timer|internal_counter[11]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|timer|internal_counter\(12),
	datad => VCC,
	cin => \inst1|timer|internal_counter[11]~55\,
	combout => \inst1|timer|internal_counter[12]~56_combout\,
	cout => \inst1|timer|internal_counter[12]~57\);

-- Location: FF_X63_Y52_N27
\inst1|timer|period_l_register[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(17),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|period_l_register\(12));

-- Location: FF_X62_Y52_N25
\inst1|timer|internal_counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|timer|internal_counter[12]~56_combout\,
	asdata => \inst1|timer|period_l_register\(12),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst1|timer|always0~0_combout\,
	ena => \inst1|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|internal_counter\(12));

-- Location: LCCOMB_X62_Y52_N26
\inst1|timer|internal_counter[13]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|internal_counter[13]~58_combout\ = (\inst1|timer|internal_counter\(13) & (\inst1|timer|internal_counter[12]~57\ $ (GND))) # (!\inst1|timer|internal_counter\(13) & (!\inst1|timer|internal_counter[12]~57\ & VCC))
-- \inst1|timer|internal_counter[13]~59\ = CARRY((\inst1|timer|internal_counter\(13) & !\inst1|timer|internal_counter[12]~57\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|internal_counter\(13),
	datad => VCC,
	cin => \inst1|timer|internal_counter[12]~57\,
	combout => \inst1|timer|internal_counter[13]~58_combout\,
	cout => \inst1|timer|internal_counter[13]~59\);

-- Location: LCCOMB_X63_Y52_N22
\inst1|timer|period_l_register[13]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|period_l_register[13]~4_combout\ = !\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(18),
	combout => \inst1|timer|period_l_register[13]~4_combout\);

-- Location: FF_X63_Y52_N23
\inst1|timer|period_l_register[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|timer|period_l_register[13]~4_combout\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst1|timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|period_l_register\(13));

-- Location: FF_X62_Y52_N27
\inst1|timer|internal_counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|timer|internal_counter[13]~58_combout\,
	asdata => \inst1|timer|period_l_register\(13),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst1|timer|always0~0_combout\,
	ena => \inst1|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|internal_counter\(13));

-- Location: LCCOMB_X62_Y52_N28
\inst1|timer|internal_counter[14]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|internal_counter[14]~60_combout\ = (\inst1|timer|internal_counter\(14) & ((GND) # (!\inst1|timer|internal_counter[13]~59\))) # (!\inst1|timer|internal_counter\(14) & (\inst1|timer|internal_counter[13]~59\ $ (GND)))
-- \inst1|timer|internal_counter[14]~61\ = CARRY((\inst1|timer|internal_counter\(14)) # (!\inst1|timer|internal_counter[13]~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|timer|internal_counter\(14),
	datad => VCC,
	cin => \inst1|timer|internal_counter[13]~59\,
	combout => \inst1|timer|internal_counter[14]~60_combout\,
	cout => \inst1|timer|internal_counter[14]~61\);

-- Location: FF_X63_Y52_N19
\inst1|timer|period_l_register[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(19),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|period_l_register\(14));

-- Location: FF_X62_Y52_N29
\inst1|timer|internal_counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|timer|internal_counter[14]~60_combout\,
	asdata => \inst1|timer|period_l_register\(14),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst1|timer|always0~0_combout\,
	ena => \inst1|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|internal_counter\(14));

-- Location: LCCOMB_X62_Y52_N30
\inst1|timer|internal_counter[15]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|internal_counter[15]~62_combout\ = (\inst1|timer|internal_counter\(15) & (\inst1|timer|internal_counter[14]~61\ & VCC)) # (!\inst1|timer|internal_counter\(15) & (!\inst1|timer|internal_counter[14]~61\))
-- \inst1|timer|internal_counter[15]~63\ = CARRY((!\inst1|timer|internal_counter\(15) & !\inst1|timer|internal_counter[14]~61\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|internal_counter\(15),
	datad => VCC,
	cin => \inst1|timer|internal_counter[14]~61\,
	combout => \inst1|timer|internal_counter[15]~62_combout\,
	cout => \inst1|timer|internal_counter[15]~63\);

-- Location: FF_X63_Y52_N15
\inst1|timer|period_l_register[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(20),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|period_l_register\(15));

-- Location: FF_X62_Y52_N31
\inst1|timer|internal_counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|timer|internal_counter[15]~62_combout\,
	asdata => \inst1|timer|period_l_register\(15),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst1|timer|always0~0_combout\,
	ena => \inst1|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|internal_counter\(15));

-- Location: LCCOMB_X62_Y51_N0
\inst1|timer|internal_counter[16]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|internal_counter[16]~64_combout\ = (\inst1|timer|internal_counter\(16) & ((GND) # (!\inst1|timer|internal_counter[15]~63\))) # (!\inst1|timer|internal_counter\(16) & (\inst1|timer|internal_counter[15]~63\ $ (GND)))
-- \inst1|timer|internal_counter[16]~65\ = CARRY((\inst1|timer|internal_counter\(16)) # (!\inst1|timer|internal_counter[15]~63\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|timer|internal_counter\(16),
	datad => VCC,
	cin => \inst1|timer|internal_counter[15]~63\,
	combout => \inst1|timer|internal_counter[16]~64_combout\,
	cout => \inst1|timer|internal_counter[16]~65\);

-- Location: LCCOMB_X58_Y52_N10
\inst1|timer|period_h_wr_strobe\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|period_h_wr_strobe~combout\ = (\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(42) & (!\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(44) & (\inst1|timer|period_l_wr_strobe~3_combout\ & 
-- \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(43))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(42),
	datab => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(44),
	datac => \inst1|timer|period_l_wr_strobe~3_combout\,
	datad => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(43),
	combout => \inst1|timer|period_h_wr_strobe~combout\);

-- Location: FF_X61_Y52_N1
\inst1|timer|period_h_register[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(5),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|period_h_register\(0));

-- Location: FF_X62_Y51_N1
\inst1|timer|internal_counter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|timer|internal_counter[16]~64_combout\,
	asdata => \inst1|timer|period_h_register\(0),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst1|timer|always0~0_combout\,
	ena => \inst1|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|internal_counter\(16));

-- Location: LCCOMB_X59_Y52_N0
\inst1|timer|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|Equal0~0_combout\ = (\inst1|timer|internal_counter\(2) & (\inst1|timer|internal_counter\(0) & (!\inst1|timer|internal_counter\(16) & \inst1|timer|internal_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|internal_counter\(2),
	datab => \inst1|timer|internal_counter\(0),
	datac => \inst1|timer|internal_counter\(16),
	datad => \inst1|timer|internal_counter\(1),
	combout => \inst1|timer|Equal0~0_combout\);

-- Location: LCCOMB_X59_Y51_N0
\inst1|timer|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|Equal0~2_combout\ = (\inst1|timer|internal_counter\(10) & (\inst1|timer|internal_counter\(8) & (!\inst1|timer|internal_counter\(7) & \inst1|timer|internal_counter\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|internal_counter\(10),
	datab => \inst1|timer|internal_counter\(8),
	datac => \inst1|timer|internal_counter\(7),
	datad => \inst1|timer|internal_counter\(9),
	combout => \inst1|timer|Equal0~2_combout\);

-- Location: LCCOMB_X59_Y52_N10
\inst1|timer|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|Equal0~3_combout\ = (!\inst1|timer|internal_counter\(14) & (!\inst1|timer|internal_counter\(12) & (!\inst1|timer|internal_counter\(11) & \inst1|timer|internal_counter\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|internal_counter\(14),
	datab => \inst1|timer|internal_counter\(12),
	datac => \inst1|timer|internal_counter\(11),
	datad => \inst1|timer|internal_counter\(13),
	combout => \inst1|timer|Equal0~3_combout\);

-- Location: LCCOMB_X59_Y52_N12
\inst1|timer|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|Equal0~4_combout\ = (\inst1|timer|Equal0~1_combout\ & (\inst1|timer|Equal0~0_combout\ & (\inst1|timer|Equal0~2_combout\ & \inst1|timer|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|Equal0~1_combout\,
	datab => \inst1|timer|Equal0~0_combout\,
	datac => \inst1|timer|Equal0~2_combout\,
	datad => \inst1|timer|Equal0~3_combout\,
	combout => \inst1|timer|Equal0~4_combout\);

-- Location: LCCOMB_X62_Y51_N2
\inst1|timer|internal_counter[17]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|internal_counter[17]~66_combout\ = (\inst1|timer|internal_counter\(17) & (\inst1|timer|internal_counter[16]~65\ & VCC)) # (!\inst1|timer|internal_counter\(17) & (!\inst1|timer|internal_counter[16]~65\))
-- \inst1|timer|internal_counter[17]~67\ = CARRY((!\inst1|timer|internal_counter\(17) & !\inst1|timer|internal_counter[16]~65\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|timer|internal_counter\(17),
	datad => VCC,
	cin => \inst1|timer|internal_counter[16]~65\,
	combout => \inst1|timer|internal_counter[17]~66_combout\,
	cout => \inst1|timer|internal_counter[17]~67\);

-- Location: FF_X61_Y52_N13
\inst1|timer|period_h_register[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(6),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|period_h_register\(1));

-- Location: FF_X62_Y51_N3
\inst1|timer|internal_counter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|timer|internal_counter[17]~66_combout\,
	asdata => \inst1|timer|period_h_register\(1),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst1|timer|always0~0_combout\,
	ena => \inst1|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|internal_counter\(17));

-- Location: LCCOMB_X62_Y51_N4
\inst1|timer|internal_counter[18]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|internal_counter[18]~68_combout\ = (\inst1|timer|internal_counter\(18) & ((GND) # (!\inst1|timer|internal_counter[17]~67\))) # (!\inst1|timer|internal_counter\(18) & (\inst1|timer|internal_counter[17]~67\ $ (GND)))
-- \inst1|timer|internal_counter[18]~69\ = CARRY((\inst1|timer|internal_counter\(18)) # (!\inst1|timer|internal_counter[17]~67\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|timer|internal_counter\(18),
	datad => VCC,
	cin => \inst1|timer|internal_counter[17]~67\,
	combout => \inst1|timer|internal_counter[18]~68_combout\,
	cout => \inst1|timer|internal_counter[18]~69\);

-- Location: FF_X61_Y52_N9
\inst1|timer|period_h_register[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(7),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|period_h_register\(2));

-- Location: FF_X62_Y51_N5
\inst1|timer|internal_counter[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|timer|internal_counter[18]~68_combout\,
	asdata => \inst1|timer|period_h_register\(2),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst1|timer|always0~0_combout\,
	ena => \inst1|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|internal_counter\(18));

-- Location: LCCOMB_X62_Y51_N6
\inst1|timer|internal_counter[19]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|internal_counter[19]~70_combout\ = (\inst1|timer|internal_counter\(19) & (\inst1|timer|internal_counter[18]~69\ & VCC)) # (!\inst1|timer|internal_counter\(19) & (!\inst1|timer|internal_counter[18]~69\))
-- \inst1|timer|internal_counter[19]~71\ = CARRY((!\inst1|timer|internal_counter\(19) & !\inst1|timer|internal_counter[18]~69\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|internal_counter\(19),
	datad => VCC,
	cin => \inst1|timer|internal_counter[18]~69\,
	combout => \inst1|timer|internal_counter[19]~70_combout\,
	cout => \inst1|timer|internal_counter[19]~71\);

-- Location: FF_X61_Y52_N29
\inst1|timer|period_h_register[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(8),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|period_h_register\(3));

-- Location: FF_X62_Y51_N7
\inst1|timer|internal_counter[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|timer|internal_counter[19]~70_combout\,
	asdata => \inst1|timer|period_h_register\(3),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst1|timer|always0~0_combout\,
	ena => \inst1|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|internal_counter\(19));

-- Location: LCCOMB_X62_Y51_N8
\inst1|timer|internal_counter[20]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|internal_counter[20]~72_combout\ = (\inst1|timer|internal_counter\(20) & ((GND) # (!\inst1|timer|internal_counter[19]~71\))) # (!\inst1|timer|internal_counter\(20) & (\inst1|timer|internal_counter[19]~71\ $ (GND)))
-- \inst1|timer|internal_counter[20]~73\ = CARRY((\inst1|timer|internal_counter\(20)) # (!\inst1|timer|internal_counter[19]~71\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|timer|internal_counter\(20),
	datad => VCC,
	cin => \inst1|timer|internal_counter[19]~71\,
	combout => \inst1|timer|internal_counter[20]~72_combout\,
	cout => \inst1|timer|internal_counter[20]~73\);

-- Location: FF_X61_Y52_N25
\inst1|timer|period_h_register[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(9),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|period_h_register\(4));

-- Location: FF_X62_Y51_N9
\inst1|timer|internal_counter[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|timer|internal_counter[20]~72_combout\,
	asdata => \inst1|timer|period_h_register\(4),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst1|timer|always0~0_combout\,
	ena => \inst1|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|internal_counter\(20));

-- Location: LCCOMB_X62_Y51_N10
\inst1|timer|internal_counter[21]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|internal_counter[21]~74_combout\ = (\inst1|timer|internal_counter\(21) & (\inst1|timer|internal_counter[20]~73\ & VCC)) # (!\inst1|timer|internal_counter\(21) & (!\inst1|timer|internal_counter[20]~73\))
-- \inst1|timer|internal_counter[21]~75\ = CARRY((!\inst1|timer|internal_counter\(21) & !\inst1|timer|internal_counter[20]~73\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|internal_counter\(21),
	datad => VCC,
	cin => \inst1|timer|internal_counter[20]~73\,
	combout => \inst1|timer|internal_counter[21]~74_combout\,
	cout => \inst1|timer|internal_counter[21]~75\);

-- Location: FF_X61_Y52_N5
\inst1|timer|period_h_register[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(10),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|period_h_register\(5));

-- Location: FF_X62_Y51_N11
\inst1|timer|internal_counter[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|timer|internal_counter[21]~74_combout\,
	asdata => \inst1|timer|period_h_register\(5),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst1|timer|always0~0_combout\,
	ena => \inst1|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|internal_counter\(21));

-- Location: LCCOMB_X62_Y51_N12
\inst1|timer|internal_counter[22]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|internal_counter[22]~76_combout\ = (\inst1|timer|internal_counter\(22) & ((GND) # (!\inst1|timer|internal_counter[21]~75\))) # (!\inst1|timer|internal_counter\(22) & (\inst1|timer|internal_counter[21]~75\ $ (GND)))
-- \inst1|timer|internal_counter[22]~77\ = CARRY((\inst1|timer|internal_counter\(22)) # (!\inst1|timer|internal_counter[21]~75\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|internal_counter\(22),
	datad => VCC,
	cin => \inst1|timer|internal_counter[21]~75\,
	combout => \inst1|timer|internal_counter[22]~76_combout\,
	cout => \inst1|timer|internal_counter[22]~77\);

-- Location: FF_X63_Y52_N25
\inst1|timer|period_h_register[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(11),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|period_h_register\(6));

-- Location: FF_X62_Y51_N13
\inst1|timer|internal_counter[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|timer|internal_counter[22]~76_combout\,
	asdata => \inst1|timer|period_h_register\(6),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst1|timer|always0~0_combout\,
	ena => \inst1|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|internal_counter\(22));

-- Location: LCCOMB_X62_Y51_N14
\inst1|timer|internal_counter[23]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|internal_counter[23]~78_combout\ = (\inst1|timer|internal_counter\(23) & (\inst1|timer|internal_counter[22]~77\ & VCC)) # (!\inst1|timer|internal_counter\(23) & (!\inst1|timer|internal_counter[22]~77\))
-- \inst1|timer|internal_counter[23]~79\ = CARRY((!\inst1|timer|internal_counter\(23) & !\inst1|timer|internal_counter[22]~77\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|timer|internal_counter\(23),
	datad => VCC,
	cin => \inst1|timer|internal_counter[22]~77\,
	combout => \inst1|timer|internal_counter[23]~78_combout\,
	cout => \inst1|timer|internal_counter[23]~79\);

-- Location: FF_X61_Y52_N3
\inst1|timer|period_h_register[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(12),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|period_h_register\(7));

-- Location: FF_X62_Y51_N15
\inst1|timer|internal_counter[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|timer|internal_counter[23]~78_combout\,
	asdata => \inst1|timer|period_h_register\(7),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst1|timer|always0~0_combout\,
	ena => \inst1|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|internal_counter\(23));

-- Location: LCCOMB_X62_Y51_N16
\inst1|timer|internal_counter[24]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|internal_counter[24]~80_combout\ = (\inst1|timer|internal_counter\(24) & ((GND) # (!\inst1|timer|internal_counter[23]~79\))) # (!\inst1|timer|internal_counter\(24) & (\inst1|timer|internal_counter[23]~79\ $ (GND)))
-- \inst1|timer|internal_counter[24]~81\ = CARRY((\inst1|timer|internal_counter\(24)) # (!\inst1|timer|internal_counter[23]~79\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|timer|internal_counter\(24),
	datad => VCC,
	cin => \inst1|timer|internal_counter[23]~79\,
	combout => \inst1|timer|internal_counter[24]~80_combout\,
	cout => \inst1|timer|internal_counter[24]~81\);

-- Location: FF_X61_Y52_N21
\inst1|timer|period_h_register[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(13),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|period_h_register\(8));

-- Location: FF_X62_Y51_N17
\inst1|timer|internal_counter[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|timer|internal_counter[24]~80_combout\,
	asdata => \inst1|timer|period_h_register\(8),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst1|timer|always0~0_combout\,
	ena => \inst1|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|internal_counter\(24));

-- Location: LCCOMB_X62_Y51_N18
\inst1|timer|internal_counter[25]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|internal_counter[25]~82_combout\ = (\inst1|timer|internal_counter\(25) & (\inst1|timer|internal_counter[24]~81\ & VCC)) # (!\inst1|timer|internal_counter\(25) & (!\inst1|timer|internal_counter[24]~81\))
-- \inst1|timer|internal_counter[25]~83\ = CARRY((!\inst1|timer|internal_counter\(25) & !\inst1|timer|internal_counter[24]~81\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|timer|internal_counter\(25),
	datad => VCC,
	cin => \inst1|timer|internal_counter[24]~81\,
	combout => \inst1|timer|internal_counter[25]~82_combout\,
	cout => \inst1|timer|internal_counter[25]~83\);

-- Location: FF_X63_Y52_N21
\inst1|timer|period_h_register[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(14),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|period_h_register\(9));

-- Location: FF_X62_Y51_N19
\inst1|timer|internal_counter[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|timer|internal_counter[25]~82_combout\,
	asdata => \inst1|timer|period_h_register\(9),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst1|timer|always0~0_combout\,
	ena => \inst1|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|internal_counter\(25));

-- Location: LCCOMB_X62_Y51_N20
\inst1|timer|internal_counter[26]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|internal_counter[26]~84_combout\ = (\inst1|timer|internal_counter\(26) & ((GND) # (!\inst1|timer|internal_counter[25]~83\))) # (!\inst1|timer|internal_counter\(26) & (\inst1|timer|internal_counter[25]~83\ $ (GND)))
-- \inst1|timer|internal_counter[26]~85\ = CARRY((\inst1|timer|internal_counter\(26)) # (!\inst1|timer|internal_counter[25]~83\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|timer|internal_counter\(26),
	datad => VCC,
	cin => \inst1|timer|internal_counter[25]~83\,
	combout => \inst1|timer|internal_counter[26]~84_combout\,
	cout => \inst1|timer|internal_counter[26]~85\);

-- Location: FF_X63_Y52_N9
\inst1|timer|period_h_register[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(15),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|period_h_register\(10));

-- Location: FF_X62_Y51_N21
\inst1|timer|internal_counter[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|timer|internal_counter[26]~84_combout\,
	asdata => \inst1|timer|period_h_register\(10),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst1|timer|always0~0_combout\,
	ena => \inst1|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|internal_counter\(26));

-- Location: LCCOMB_X62_Y51_N22
\inst1|timer|internal_counter[27]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|internal_counter[27]~86_combout\ = (\inst1|timer|internal_counter\(27) & (\inst1|timer|internal_counter[26]~85\ & VCC)) # (!\inst1|timer|internal_counter\(27) & (!\inst1|timer|internal_counter[26]~85\))
-- \inst1|timer|internal_counter[27]~87\ = CARRY((!\inst1|timer|internal_counter\(27) & !\inst1|timer|internal_counter[26]~85\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|internal_counter\(27),
	datad => VCC,
	cin => \inst1|timer|internal_counter[26]~85\,
	combout => \inst1|timer|internal_counter[27]~86_combout\,
	cout => \inst1|timer|internal_counter[27]~87\);

-- Location: FF_X63_Y52_N5
\inst1|timer|period_h_register[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(16),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|period_h_register\(11));

-- Location: FF_X62_Y51_N23
\inst1|timer|internal_counter[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|timer|internal_counter[27]~86_combout\,
	asdata => \inst1|timer|period_h_register\(11),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst1|timer|always0~0_combout\,
	ena => \inst1|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|internal_counter\(27));

-- Location: LCCOMB_X59_Y51_N18
\inst1|timer|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|Equal0~7_combout\ = (!\inst1|timer|internal_counter\(24) & (!\inst1|timer|internal_counter\(25) & (!\inst1|timer|internal_counter\(26) & !\inst1|timer|internal_counter\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|internal_counter\(24),
	datab => \inst1|timer|internal_counter\(25),
	datac => \inst1|timer|internal_counter\(26),
	datad => \inst1|timer|internal_counter\(27),
	combout => \inst1|timer|Equal0~7_combout\);

-- Location: LCCOMB_X62_Y51_N24
\inst1|timer|internal_counter[28]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|internal_counter[28]~88_combout\ = (\inst1|timer|internal_counter\(28) & ((GND) # (!\inst1|timer|internal_counter[27]~87\))) # (!\inst1|timer|internal_counter\(28) & (\inst1|timer|internal_counter[27]~87\ $ (GND)))
-- \inst1|timer|internal_counter[28]~89\ = CARRY((\inst1|timer|internal_counter\(28)) # (!\inst1|timer|internal_counter[27]~87\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|timer|internal_counter\(28),
	datad => VCC,
	cin => \inst1|timer|internal_counter[27]~87\,
	combout => \inst1|timer|internal_counter[28]~88_combout\,
	cout => \inst1|timer|internal_counter[28]~89\);

-- Location: FF_X63_Y52_N17
\inst1|timer|period_h_register[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(17),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|period_h_register\(12));

-- Location: FF_X62_Y51_N25
\inst1|timer|internal_counter[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|timer|internal_counter[28]~88_combout\,
	asdata => \inst1|timer|period_h_register\(12),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst1|timer|always0~0_combout\,
	ena => \inst1|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|internal_counter\(28));

-- Location: LCCOMB_X62_Y51_N26
\inst1|timer|internal_counter[29]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|internal_counter[29]~90_combout\ = (\inst1|timer|internal_counter\(29) & (\inst1|timer|internal_counter[28]~89\ & VCC)) # (!\inst1|timer|internal_counter\(29) & (!\inst1|timer|internal_counter[28]~89\))
-- \inst1|timer|internal_counter[29]~91\ = CARRY((!\inst1|timer|internal_counter\(29) & !\inst1|timer|internal_counter[28]~89\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|internal_counter\(29),
	datad => VCC,
	cin => \inst1|timer|internal_counter[28]~89\,
	combout => \inst1|timer|internal_counter[29]~90_combout\,
	cout => \inst1|timer|internal_counter[29]~91\);

-- Location: FF_X63_Y52_N29
\inst1|timer|period_h_register[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(18),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|period_h_register\(13));

-- Location: FF_X62_Y51_N27
\inst1|timer|internal_counter[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|timer|internal_counter[29]~90_combout\,
	asdata => \inst1|timer|period_h_register\(13),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst1|timer|always0~0_combout\,
	ena => \inst1|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|internal_counter\(29));

-- Location: LCCOMB_X62_Y51_N28
\inst1|timer|internal_counter[30]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|internal_counter[30]~92_combout\ = (\inst1|timer|internal_counter\(30) & ((GND) # (!\inst1|timer|internal_counter[29]~91\))) # (!\inst1|timer|internal_counter\(30) & (\inst1|timer|internal_counter[29]~91\ $ (GND)))
-- \inst1|timer|internal_counter[30]~93\ = CARRY((\inst1|timer|internal_counter\(30)) # (!\inst1|timer|internal_counter[29]~91\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|timer|internal_counter\(30),
	datad => VCC,
	cin => \inst1|timer|internal_counter[29]~91\,
	combout => \inst1|timer|internal_counter[30]~92_combout\,
	cout => \inst1|timer|internal_counter[30]~93\);

-- Location: FF_X63_Y52_N1
\inst1|timer|period_h_register[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(19),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|period_h_register\(14));

-- Location: FF_X62_Y51_N29
\inst1|timer|internal_counter[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|timer|internal_counter[30]~92_combout\,
	asdata => \inst1|timer|period_h_register\(14),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst1|timer|always0~0_combout\,
	ena => \inst1|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|internal_counter\(30));

-- Location: LCCOMB_X62_Y51_N30
\inst1|timer|internal_counter[31]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|internal_counter[31]~94_combout\ = \inst1|timer|internal_counter\(31) $ (!\inst1|timer|internal_counter[30]~93\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|internal_counter\(31),
	cin => \inst1|timer|internal_counter[30]~93\,
	combout => \inst1|timer|internal_counter[31]~94_combout\);

-- Location: FF_X63_Y52_N13
\inst1|timer|period_h_register[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(20),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|period_h_register\(15));

-- Location: FF_X62_Y51_N31
\inst1|timer|internal_counter[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|timer|internal_counter[31]~94_combout\,
	asdata => \inst1|timer|period_h_register\(15),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst1|timer|always0~0_combout\,
	ena => \inst1|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|internal_counter\(31));

-- Location: LCCOMB_X63_Y51_N0
\inst1|timer|Equal0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|Equal0~8_combout\ = (!\inst1|timer|internal_counter\(28) & (!\inst1|timer|internal_counter\(30) & (!\inst1|timer|internal_counter\(29) & !\inst1|timer|internal_counter\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|internal_counter\(28),
	datab => \inst1|timer|internal_counter\(30),
	datac => \inst1|timer|internal_counter\(29),
	datad => \inst1|timer|internal_counter\(31),
	combout => \inst1|timer|Equal0~8_combout\);

-- Location: LCCOMB_X59_Y52_N16
\inst1|timer|Equal0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|Equal0~9_combout\ = (\inst1|timer|Equal0~7_combout\ & \inst1|timer|Equal0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|timer|Equal0~7_combout\,
	datad => \inst1|timer|Equal0~8_combout\,
	combout => \inst1|timer|Equal0~9_combout\);

-- Location: LCCOMB_X59_Y52_N22
\inst1|timer|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|Equal0~5_combout\ = (!\inst1|timer|internal_counter\(17) & (!\inst1|timer|internal_counter\(18) & (!\inst1|timer|internal_counter\(19) & !\inst1|timer|internal_counter\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|internal_counter\(17),
	datab => \inst1|timer|internal_counter\(18),
	datac => \inst1|timer|internal_counter\(19),
	datad => \inst1|timer|internal_counter\(15),
	combout => \inst1|timer|Equal0~5_combout\);

-- Location: LCCOMB_X61_Y51_N4
\inst1|timer|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|Equal0~6_combout\ = (!\inst1|timer|internal_counter\(23) & (!\inst1|timer|internal_counter\(21) & (!\inst1|timer|internal_counter\(20) & !\inst1|timer|internal_counter\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|internal_counter\(23),
	datab => \inst1|timer|internal_counter\(21),
	datac => \inst1|timer|internal_counter\(20),
	datad => \inst1|timer|internal_counter\(22),
	combout => \inst1|timer|Equal0~6_combout\);

-- Location: LCCOMB_X59_Y52_N18
\inst1|timer|Equal0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|Equal0~10_combout\ = (\inst1|timer|Equal0~4_combout\ & (\inst1|timer|Equal0~9_combout\ & (\inst1|timer|Equal0~5_combout\ & \inst1|timer|Equal0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|Equal0~4_combout\,
	datab => \inst1|timer|Equal0~9_combout\,
	datac => \inst1|timer|Equal0~5_combout\,
	datad => \inst1|timer|Equal0~6_combout\,
	combout => \inst1|timer|Equal0~10_combout\);

-- Location: LCCOMB_X60_Y52_N18
\inst1|timer|always0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|always0~0_combout\ = (\inst1|timer|force_reload~q\) # (\inst1|timer|Equal0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|force_reload~q\,
	datad => \inst1|timer|Equal0~10_combout\,
	combout => \inst1|timer|always0~0_combout\);

-- Location: FF_X62_Y52_N9
\inst1|timer|internal_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|timer|internal_counter[4]~40_combout\,
	asdata => \inst1|timer|period_l_register\(4),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst1|timer|always0~0_combout\,
	ena => \inst1|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|internal_counter\(4));

-- Location: FF_X61_Y52_N31
\inst1|timer|period_l_register[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(10),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|period_l_register\(5));

-- Location: FF_X62_Y52_N11
\inst1|timer|internal_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|timer|internal_counter[5]~42_combout\,
	asdata => \inst1|timer|period_l_register\(5),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst1|timer|always0~0_combout\,
	ena => \inst1|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|internal_counter\(5));

-- Location: LCCOMB_X58_Y52_N18
\inst1|timer|snap_strobe~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|snap_strobe~0_combout\ = (\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(44) & (\inst1|timer|period_l_wr_strobe~3_combout\ & !\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(43)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(44),
	datac => \inst1|timer|period_l_wr_strobe~3_combout\,
	datad => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(43),
	combout => \inst1|timer|snap_strobe~0_combout\);

-- Location: FF_X58_Y52_N9
\inst1|timer|counter_snapshot[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst1|timer|internal_counter\(5),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|counter_snapshot\(5));

-- Location: LCCOMB_X58_Y52_N8
\inst1|timer|read_mux_out~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out~7_combout\ = (!\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(42) & (\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(44) & (\inst1|timer|counter_snapshot\(5) & !\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(43))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(42),
	datab => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(44),
	datac => \inst1|timer|counter_snapshot\(5),
	datad => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(43),
	combout => \inst1|timer|read_mux_out~7_combout\);

-- Location: FF_X61_Y51_N25
\inst1|timer|counter_snapshot[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst1|timer|internal_counter\(21),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|counter_snapshot\(21));

-- Location: LCCOMB_X61_Y52_N30
\inst1|timer|read_mux_out[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out[5]~6_combout\ = (\inst1|timer|Equal6~1_combout\ & ((\inst1|timer|period_h_register\(5)) # ((\inst1|timer|Equal6~2_combout\ & \inst1|timer|period_l_register\(5))))) # (!\inst1|timer|Equal6~1_combout\ & 
-- (\inst1|timer|Equal6~2_combout\ & (\inst1|timer|period_l_register\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|Equal6~1_combout\,
	datab => \inst1|timer|Equal6~2_combout\,
	datac => \inst1|timer|period_l_register\(5),
	datad => \inst1|timer|period_h_register\(5),
	combout => \inst1|timer|read_mux_out[5]~6_combout\);

-- Location: LCCOMB_X61_Y51_N30
\inst1|timer|read_mux_out[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out[5]~8_combout\ = (\inst1|timer|read_mux_out~7_combout\) # ((\inst1|timer|read_mux_out[5]~6_combout\) # ((\inst1|timer|counter_snapshot\(21) & \inst1|timer|Equal6~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|read_mux_out~7_combout\,
	datab => \inst1|timer|counter_snapshot\(21),
	datac => \inst1|timer|read_mux_out[5]~6_combout\,
	datad => \inst1|timer|Equal6~3_combout\,
	combout => \inst1|timer|read_mux_out[5]~8_combout\);

-- Location: FF_X61_Y51_N31
\inst1|timer|readdata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|timer|read_mux_out[5]~8_combout\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|readdata\(5));

-- Location: FF_X61_Y51_N9
\inst1|mm_interconnect_1|timer_s1_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst1|timer|readdata\(5),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_1|timer_s1_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X61_Y51_N8
\inst1|mm_interconnect_1|rsp_xbar_mux|src_payload~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_1|rsp_xbar_mux|src_payload~1_combout\ = (\inst1|mm_interconnect_1|timer_s1_translator|read_latency_shift_reg\(0) & \inst1|mm_interconnect_1|timer_s1_translator|av_readdata_pre\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_1|timer_s1_translator|read_latency_shift_reg\(0),
	datac => \inst1|mm_interconnect_1|timer_s1_translator|av_readdata_pre\(5),
	combout => \inst1|mm_interconnect_1|rsp_xbar_mux|src_payload~1_combout\);

-- Location: FF_X58_Y52_N31
\inst1|timer|counter_snapshot[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst1|timer|internal_counter\(6),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|counter_snapshot\(6));

-- Location: LCCOMB_X58_Y52_N30
\inst1|timer|read_mux_out~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out~4_combout\ = (!\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(42) & (\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(44) & (\inst1|timer|counter_snapshot\(6) & !\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(43))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(42),
	datab => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(44),
	datac => \inst1|timer|counter_snapshot\(6),
	datad => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(43),
	combout => \inst1|timer|read_mux_out~4_combout\);

-- Location: LCCOMB_X63_Y52_N10
\inst1|timer|read_mux_out[6]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out[6]~3_combout\ = (\inst1|timer|Equal6~2_combout\ & ((\inst1|timer|period_l_register\(6)) # ((\inst1|timer|Equal6~1_combout\ & \inst1|timer|period_h_register\(6))))) # (!\inst1|timer|Equal6~2_combout\ & 
-- (\inst1|timer|Equal6~1_combout\ & ((\inst1|timer|period_h_register\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|Equal6~2_combout\,
	datab => \inst1|timer|Equal6~1_combout\,
	datac => \inst1|timer|period_l_register\(6),
	datad => \inst1|timer|period_h_register\(6),
	combout => \inst1|timer|read_mux_out[6]~3_combout\);

-- Location: LCCOMB_X60_Y51_N2
\inst1|timer|counter_snapshot[22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|counter_snapshot[22]~feeder_combout\ = \inst1|timer|internal_counter\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|timer|internal_counter\(22),
	combout => \inst1|timer|counter_snapshot[22]~feeder_combout\);

-- Location: FF_X60_Y51_N3
\inst1|timer|counter_snapshot[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|timer|counter_snapshot[22]~feeder_combout\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst1|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|counter_snapshot\(22));

-- Location: LCCOMB_X60_Y51_N30
\inst1|timer|read_mux_out[6]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out[6]~5_combout\ = (\inst1|timer|read_mux_out~4_combout\) # ((\inst1|timer|read_mux_out[6]~3_combout\) # ((\inst1|timer|Equal6~3_combout\ & \inst1|timer|counter_snapshot\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|read_mux_out~4_combout\,
	datab => \inst1|timer|read_mux_out[6]~3_combout\,
	datac => \inst1|timer|Equal6~3_combout\,
	datad => \inst1|timer|counter_snapshot\(22),
	combout => \inst1|timer|read_mux_out[6]~5_combout\);

-- Location: FF_X60_Y51_N31
\inst1|timer|readdata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|timer|read_mux_out[6]~5_combout\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|readdata\(6));

-- Location: FF_X60_Y51_N25
\inst1|mm_interconnect_1|timer_s1_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst1|timer|readdata\(6),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_1|timer_s1_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X60_Y51_N24
\inst1|mm_interconnect_1|rsp_xbar_mux|src_payload~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_1|rsp_xbar_mux|src_payload~0_combout\ = (\inst1|mm_interconnect_1|timer_s1_translator|av_readdata_pre\(6) & \inst1|mm_interconnect_1|timer_s1_translator|read_latency_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|mm_interconnect_1|timer_s1_translator|av_readdata_pre\(6),
	datad => \inst1|mm_interconnect_1|timer_s1_translator|read_latency_shift_reg\(0),
	combout => \inst1|mm_interconnect_1|rsp_xbar_mux|src_payload~0_combout\);

-- Location: FF_X61_Y51_N13
\inst1|timer|counter_snapshot[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst1|timer|internal_counter\(23),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|counter_snapshot\(23));

-- Location: FF_X59_Y51_N25
\inst1|timer|counter_snapshot[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst1|timer|internal_counter\(7),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|counter_snapshot\(7));

-- Location: LCCOMB_X59_Y51_N24
\inst1|timer|read_mux_out~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out~1_combout\ = (!\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(43) & (\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(44) & (\inst1|timer|counter_snapshot\(7) & !\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(42))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(43),
	datab => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(44),
	datac => \inst1|timer|counter_snapshot\(7),
	datad => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(42),
	combout => \inst1|timer|read_mux_out~1_combout\);

-- Location: LCCOMB_X61_Y52_N2
\inst1|timer|read_mux_out[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out[7]~0_combout\ = (\inst1|timer|Equal6~1_combout\ & ((\inst1|timer|period_h_register\(7)) # ((\inst1|timer|Equal6~2_combout\ & \inst1|timer|period_l_register\(7))))) # (!\inst1|timer|Equal6~1_combout\ & 
-- (\inst1|timer|Equal6~2_combout\ & ((\inst1|timer|period_l_register\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|Equal6~1_combout\,
	datab => \inst1|timer|Equal6~2_combout\,
	datac => \inst1|timer|period_h_register\(7),
	datad => \inst1|timer|period_l_register\(7),
	combout => \inst1|timer|read_mux_out[7]~0_combout\);

-- Location: LCCOMB_X61_Y51_N22
\inst1|timer|read_mux_out[7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out[7]~2_combout\ = (\inst1|timer|read_mux_out~1_combout\) # ((\inst1|timer|read_mux_out[7]~0_combout\) # ((\inst1|timer|counter_snapshot\(23) & \inst1|timer|Equal6~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|counter_snapshot\(23),
	datab => \inst1|timer|read_mux_out~1_combout\,
	datac => \inst1|timer|read_mux_out[7]~0_combout\,
	datad => \inst1|timer|Equal6~3_combout\,
	combout => \inst1|timer|read_mux_out[7]~2_combout\);

-- Location: FF_X61_Y51_N23
\inst1|timer|readdata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|timer|read_mux_out[7]~2_combout\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|readdata\(7));

-- Location: FF_X61_Y51_N21
\inst1|mm_interconnect_1|timer_s1_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst1|timer|readdata\(7),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_1|timer_s1_translator|av_readdata_pre\(7));

-- Location: FF_X61_Y51_N11
\inst1|mm_interconnect_1|sysid_control_slave_translator|av_readdata_pre[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(42),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_1|sysid_control_slave_translator|av_readdata_pre\(30));

-- Location: LCCOMB_X61_Y51_N20
\inst1|mm_interconnect_1|rsp_xbar_mux|src_data[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_1|rsp_xbar_mux|src_data\(7) = (\inst1|mm_interconnect_1|timer_s1_translator|read_latency_shift_reg\(0) & ((\inst1|mm_interconnect_1|timer_s1_translator|av_readdata_pre\(7)) # 
-- ((\inst1|mm_interconnect_1|sysid_control_slave_translator|read_latency_shift_reg\(0) & \inst1|mm_interconnect_1|sysid_control_slave_translator|av_readdata_pre\(30))))) # (!\inst1|mm_interconnect_1|timer_s1_translator|read_latency_shift_reg\(0) & 
-- (\inst1|mm_interconnect_1|sysid_control_slave_translator|read_latency_shift_reg\(0) & ((\inst1|mm_interconnect_1|sysid_control_slave_translator|av_readdata_pre\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_1|timer_s1_translator|read_latency_shift_reg\(0),
	datab => \inst1|mm_interconnect_1|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datac => \inst1|mm_interconnect_1|timer_s1_translator|av_readdata_pre\(7),
	datad => \inst1|mm_interconnect_1|sysid_control_slave_translator|av_readdata_pre\(30),
	combout => \inst1|mm_interconnect_1|rsp_xbar_mux|src_data\(7));

-- Location: LCCOMB_X59_Y51_N12
\inst1|timer|counter_snapshot[8]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|counter_snapshot[8]~7_combout\ = !\inst1|timer|internal_counter\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|timer|internal_counter\(8),
	combout => \inst1|timer|counter_snapshot[8]~7_combout\);

-- Location: FF_X59_Y51_N13
\inst1|timer|counter_snapshot[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|timer|counter_snapshot[8]~7_combout\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst1|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|counter_snapshot\(8));

-- Location: LCCOMB_X59_Y51_N14
\inst1|timer|read_mux_out~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out~44_combout\ = (\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(44) & (!\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(42) & (!\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(43) & \inst1|timer|counter_snapshot\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(44),
	datab => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(42),
	datac => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(43),
	datad => \inst1|timer|counter_snapshot\(8),
	combout => \inst1|timer|read_mux_out~44_combout\);

-- Location: LCCOMB_X61_Y52_N20
\inst1|timer|read_mux_out[8]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out[8]~43_combout\ = (\inst1|timer|Equal6~1_combout\ & ((\inst1|timer|period_h_register\(8)) # ((!\inst1|timer|period_l_register\(8) & \inst1|timer|Equal6~2_combout\)))) # (!\inst1|timer|Equal6~1_combout\ & 
-- (!\inst1|timer|period_l_register\(8) & ((\inst1|timer|Equal6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|Equal6~1_combout\,
	datab => \inst1|timer|period_l_register\(8),
	datac => \inst1|timer|period_h_register\(8),
	datad => \inst1|timer|Equal6~2_combout\,
	combout => \inst1|timer|read_mux_out[8]~43_combout\);

-- Location: LCCOMB_X60_Y51_N12
\inst1|timer|counter_snapshot[24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|counter_snapshot[24]~feeder_combout\ = \inst1|timer|internal_counter\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|timer|internal_counter\(24),
	combout => \inst1|timer|counter_snapshot[24]~feeder_combout\);

-- Location: FF_X60_Y51_N13
\inst1|timer|counter_snapshot[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|timer|counter_snapshot[24]~feeder_combout\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst1|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|counter_snapshot\(24));

-- Location: LCCOMB_X60_Y51_N8
\inst1|timer|read_mux_out[8]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out[8]~45_combout\ = (\inst1|timer|read_mux_out~44_combout\) # ((\inst1|timer|read_mux_out[8]~43_combout\) # ((\inst1|timer|Equal6~3_combout\ & \inst1|timer|counter_snapshot\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|read_mux_out~44_combout\,
	datab => \inst1|timer|read_mux_out[8]~43_combout\,
	datac => \inst1|timer|Equal6~3_combout\,
	datad => \inst1|timer|counter_snapshot\(24),
	combout => \inst1|timer|read_mux_out[8]~45_combout\);

-- Location: FF_X60_Y51_N9
\inst1|timer|readdata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|timer|read_mux_out[8]~45_combout\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|readdata\(8));

-- Location: FF_X60_Y51_N29
\inst1|mm_interconnect_1|timer_s1_translator|av_readdata_pre[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst1|timer|readdata\(8),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_1|timer_s1_translator|av_readdata_pre\(8));

-- Location: LCCOMB_X60_Y51_N28
\inst1|mm_interconnect_1|rsp_xbar_mux|src_payload~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_1|rsp_xbar_mux|src_payload~10_combout\ = (\inst1|mm_interconnect_1|timer_s1_translator|av_readdata_pre\(8) & \inst1|mm_interconnect_1|timer_s1_translator|read_latency_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|mm_interconnect_1|timer_s1_translator|av_readdata_pre\(8),
	datad => \inst1|mm_interconnect_1|timer_s1_translator|read_latency_shift_reg\(0),
	combout => \inst1|mm_interconnect_1|rsp_xbar_mux|src_payload~10_combout\);

-- Location: LCCOMB_X59_Y51_N26
\inst1|timer|counter_snapshot[25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|counter_snapshot[25]~feeder_combout\ = \inst1|timer|internal_counter\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|timer|internal_counter\(25),
	combout => \inst1|timer|counter_snapshot[25]~feeder_combout\);

-- Location: FF_X59_Y51_N27
\inst1|timer|counter_snapshot[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|timer|counter_snapshot[25]~feeder_combout\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst1|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|counter_snapshot\(25));

-- Location: LCCOMB_X63_Y52_N20
\inst1|timer|read_mux_out[9]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out[9]~40_combout\ = (\inst1|timer|Equal6~2_combout\ & (((\inst1|timer|Equal6~1_combout\ & \inst1|timer|period_h_register\(9))) # (!\inst1|timer|period_l_register\(9)))) # (!\inst1|timer|Equal6~2_combout\ & 
-- (\inst1|timer|Equal6~1_combout\ & (\inst1|timer|period_h_register\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|Equal6~2_combout\,
	datab => \inst1|timer|Equal6~1_combout\,
	datac => \inst1|timer|period_h_register\(9),
	datad => \inst1|timer|period_l_register\(9),
	combout => \inst1|timer|read_mux_out[9]~40_combout\);

-- Location: LCCOMB_X59_Y51_N30
\inst1|timer|counter_snapshot[9]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|counter_snapshot[9]~6_combout\ = !\inst1|timer|internal_counter\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|timer|internal_counter\(9),
	combout => \inst1|timer|counter_snapshot[9]~6_combout\);

-- Location: FF_X59_Y51_N31
\inst1|timer|counter_snapshot[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|timer|counter_snapshot[9]~6_combout\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst1|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|counter_snapshot\(9));

-- Location: LCCOMB_X59_Y51_N8
\inst1|timer|read_mux_out~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out~41_combout\ = (!\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(43) & (!\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(42) & (\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(44) & \inst1|timer|counter_snapshot\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(43),
	datab => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(42),
	datac => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(44),
	datad => \inst1|timer|counter_snapshot\(9),
	combout => \inst1|timer|read_mux_out~41_combout\);

-- Location: LCCOMB_X59_Y51_N6
\inst1|timer|read_mux_out[9]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out[9]~42_combout\ = (\inst1|timer|read_mux_out[9]~40_combout\) # ((\inst1|timer|read_mux_out~41_combout\) # ((\inst1|timer|counter_snapshot\(25) & \inst1|timer|Equal6~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|counter_snapshot\(25),
	datab => \inst1|timer|read_mux_out[9]~40_combout\,
	datac => \inst1|timer|read_mux_out~41_combout\,
	datad => \inst1|timer|Equal6~3_combout\,
	combout => \inst1|timer|read_mux_out[9]~42_combout\);

-- Location: FF_X59_Y51_N7
\inst1|timer|readdata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|timer|read_mux_out[9]~42_combout\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|readdata\(9));

-- Location: FF_X60_Y51_N27
\inst1|mm_interconnect_1|timer_s1_translator|av_readdata_pre[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst1|timer|readdata\(9),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_1|timer_s1_translator|av_readdata_pre\(9));

-- Location: LCCOMB_X60_Y51_N26
\inst1|mm_interconnect_1|rsp_xbar_mux|src_payload~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_1|rsp_xbar_mux|src_payload~9_combout\ = (\inst1|mm_interconnect_1|timer_s1_translator|av_readdata_pre\(9) & \inst1|mm_interconnect_1|timer_s1_translator|read_latency_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|mm_interconnect_1|timer_s1_translator|av_readdata_pre\(9),
	datad => \inst1|mm_interconnect_1|timer_s1_translator|read_latency_shift_reg\(0),
	combout => \inst1|mm_interconnect_1|rsp_xbar_mux|src_payload~9_combout\);

-- Location: LCCOMB_X63_Y52_N8
\inst1|timer|read_mux_out[10]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out[10]~37_combout\ = (\inst1|timer|Equal6~2_combout\ & (((\inst1|timer|Equal6~1_combout\ & \inst1|timer|period_h_register\(10))) # (!\inst1|timer|period_l_register\(10)))) # (!\inst1|timer|Equal6~2_combout\ & 
-- (\inst1|timer|Equal6~1_combout\ & (\inst1|timer|period_h_register\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|Equal6~2_combout\,
	datab => \inst1|timer|Equal6~1_combout\,
	datac => \inst1|timer|period_h_register\(10),
	datad => \inst1|timer|period_l_register\(10),
	combout => \inst1|timer|read_mux_out[10]~37_combout\);

-- Location: LCCOMB_X59_Y51_N16
\inst1|timer|counter_snapshot[10]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|counter_snapshot[10]~5_combout\ = !\inst1|timer|internal_counter\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|timer|internal_counter\(10),
	combout => \inst1|timer|counter_snapshot[10]~5_combout\);

-- Location: FF_X59_Y51_N17
\inst1|timer|counter_snapshot[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|timer|counter_snapshot[10]~5_combout\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst1|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|counter_snapshot\(10));

-- Location: LCCOMB_X59_Y51_N2
\inst1|timer|read_mux_out~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out~38_combout\ = (\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(44) & (!\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(42) & (!\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(43) & \inst1|timer|counter_snapshot\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(44),
	datab => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(42),
	datac => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(43),
	datad => \inst1|timer|counter_snapshot\(10),
	combout => \inst1|timer|read_mux_out~38_combout\);

-- Location: FF_X59_Y51_N5
\inst1|timer|counter_snapshot[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst1|timer|internal_counter\(26),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|counter_snapshot\(26));

-- Location: LCCOMB_X59_Y51_N20
\inst1|timer|read_mux_out[10]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out[10]~39_combout\ = (\inst1|timer|read_mux_out[10]~37_combout\) # ((\inst1|timer|read_mux_out~38_combout\) # ((\inst1|timer|counter_snapshot\(26) & \inst1|timer|Equal6~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|read_mux_out[10]~37_combout\,
	datab => \inst1|timer|read_mux_out~38_combout\,
	datac => \inst1|timer|counter_snapshot\(26),
	datad => \inst1|timer|Equal6~3_combout\,
	combout => \inst1|timer|read_mux_out[10]~39_combout\);

-- Location: FF_X59_Y51_N21
\inst1|timer|readdata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|timer|read_mux_out[10]~39_combout\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|readdata\(10));

-- Location: FF_X61_Y51_N3
\inst1|mm_interconnect_1|timer_s1_translator|av_readdata_pre[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst1|timer|readdata\(10),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_1|timer_s1_translator|av_readdata_pre\(10));

-- Location: LCCOMB_X61_Y51_N2
\inst1|mm_interconnect_1|rsp_xbar_mux|src_payload~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_1|rsp_xbar_mux|src_payload~8_combout\ = (\inst1|mm_interconnect_1|timer_s1_translator|read_latency_shift_reg\(0) & \inst1|mm_interconnect_1|timer_s1_translator|av_readdata_pre\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_1|timer_s1_translator|read_latency_shift_reg\(0),
	datac => \inst1|mm_interconnect_1|timer_s1_translator|av_readdata_pre\(10),
	combout => \inst1|mm_interconnect_1|rsp_xbar_mux|src_payload~8_combout\);

-- Location: FF_X59_Y51_N29
\inst1|timer|counter_snapshot[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst1|timer|internal_counter\(11),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|counter_snapshot\(11));

-- Location: LCCOMB_X59_Y51_N28
\inst1|timer|read_mux_out~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out~35_combout\ = (!\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(43) & (\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(44) & (\inst1|timer|counter_snapshot\(11) & !\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(42))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(43),
	datab => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(44),
	datac => \inst1|timer|counter_snapshot\(11),
	datad => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(42),
	combout => \inst1|timer|read_mux_out~35_combout\);

-- Location: LCCOMB_X59_Y51_N22
\inst1|timer|counter_snapshot[27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|counter_snapshot[27]~feeder_combout\ = \inst1|timer|internal_counter\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|timer|internal_counter\(27),
	combout => \inst1|timer|counter_snapshot[27]~feeder_combout\);

-- Location: FF_X59_Y51_N23
\inst1|timer|counter_snapshot[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|timer|counter_snapshot[27]~feeder_combout\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst1|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|counter_snapshot\(27));

-- Location: LCCOMB_X63_Y52_N30
\inst1|timer|read_mux_out[11]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out[11]~34_combout\ = (\inst1|timer|period_h_register\(11) & ((\inst1|timer|Equal6~1_combout\) # ((\inst1|timer|period_l_register\(11) & \inst1|timer|Equal6~2_combout\)))) # (!\inst1|timer|period_h_register\(11) & 
-- (((\inst1|timer|period_l_register\(11) & \inst1|timer|Equal6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|period_h_register\(11),
	datab => \inst1|timer|Equal6~1_combout\,
	datac => \inst1|timer|period_l_register\(11),
	datad => \inst1|timer|Equal6~2_combout\,
	combout => \inst1|timer|read_mux_out[11]~34_combout\);

-- Location: LCCOMB_X59_Y51_N10
\inst1|timer|read_mux_out[11]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out[11]~36_combout\ = (\inst1|timer|read_mux_out~35_combout\) # ((\inst1|timer|read_mux_out[11]~34_combout\) # ((\inst1|timer|Equal6~3_combout\ & \inst1|timer|counter_snapshot\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|Equal6~3_combout\,
	datab => \inst1|timer|read_mux_out~35_combout\,
	datac => \inst1|timer|counter_snapshot\(27),
	datad => \inst1|timer|read_mux_out[11]~34_combout\,
	combout => \inst1|timer|read_mux_out[11]~36_combout\);

-- Location: FF_X59_Y51_N11
\inst1|timer|readdata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|timer|read_mux_out[11]~36_combout\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|readdata\(11));

-- Location: FF_X61_Y51_N17
\inst1|mm_interconnect_1|timer_s1_translator|av_readdata_pre[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst1|timer|readdata\(11),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_1|timer_s1_translator|av_readdata_pre\(11));

-- Location: LCCOMB_X61_Y51_N16
\inst1|mm_interconnect_1|rsp_xbar_mux|src_data[11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_1|rsp_xbar_mux|src_data\(11) = (\inst1|mm_interconnect_1|timer_s1_translator|read_latency_shift_reg\(0) & ((\inst1|mm_interconnect_1|timer_s1_translator|av_readdata_pre\(11)) # 
-- ((\inst1|mm_interconnect_1|sysid_control_slave_translator|read_latency_shift_reg\(0) & \inst1|mm_interconnect_1|sysid_control_slave_translator|av_readdata_pre\(30))))) # (!\inst1|mm_interconnect_1|timer_s1_translator|read_latency_shift_reg\(0) & 
-- (\inst1|mm_interconnect_1|sysid_control_slave_translator|read_latency_shift_reg\(0) & ((\inst1|mm_interconnect_1|sysid_control_slave_translator|av_readdata_pre\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_1|timer_s1_translator|read_latency_shift_reg\(0),
	datab => \inst1|mm_interconnect_1|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datac => \inst1|mm_interconnect_1|timer_s1_translator|av_readdata_pre\(11),
	datad => \inst1|mm_interconnect_1|sysid_control_slave_translator|av_readdata_pre\(30),
	combout => \inst1|mm_interconnect_1|rsp_xbar_mux|src_data\(11));

-- Location: LCCOMB_X63_Y51_N10
\inst1|timer|counter_snapshot[28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|counter_snapshot[28]~feeder_combout\ = \inst1|timer|internal_counter\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|timer|internal_counter\(28),
	combout => \inst1|timer|counter_snapshot[28]~feeder_combout\);

-- Location: FF_X63_Y51_N11
\inst1|timer|counter_snapshot[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|timer|counter_snapshot[28]~feeder_combout\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst1|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|counter_snapshot\(28));

-- Location: FF_X63_Y51_N5
\inst1|timer|counter_snapshot[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst1|timer|internal_counter\(12),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|counter_snapshot\(12));

-- Location: LCCOMB_X63_Y51_N4
\inst1|timer|read_mux_out~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out~32_combout\ = (\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(44) & (!\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(43) & (\inst1|timer|counter_snapshot\(12) & !\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(42))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(44),
	datab => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(43),
	datac => \inst1|timer|counter_snapshot\(12),
	datad => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(42),
	combout => \inst1|timer|read_mux_out~32_combout\);

-- Location: LCCOMB_X63_Y52_N26
\inst1|timer|read_mux_out[12]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out[12]~31_combout\ = (\inst1|timer|period_h_register\(12) & ((\inst1|timer|Equal6~1_combout\) # ((\inst1|timer|period_l_register\(12) & \inst1|timer|Equal6~2_combout\)))) # (!\inst1|timer|period_h_register\(12) & 
-- (((\inst1|timer|period_l_register\(12) & \inst1|timer|Equal6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|period_h_register\(12),
	datab => \inst1|timer|Equal6~1_combout\,
	datac => \inst1|timer|period_l_register\(12),
	datad => \inst1|timer|Equal6~2_combout\,
	combout => \inst1|timer|read_mux_out[12]~31_combout\);

-- Location: LCCOMB_X63_Y51_N16
\inst1|timer|read_mux_out[12]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out[12]~33_combout\ = (\inst1|timer|read_mux_out~32_combout\) # ((\inst1|timer|read_mux_out[12]~31_combout\) # ((\inst1|timer|counter_snapshot\(28) & \inst1|timer|Equal6~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|counter_snapshot\(28),
	datab => \inst1|timer|read_mux_out~32_combout\,
	datac => \inst1|timer|Equal6~3_combout\,
	datad => \inst1|timer|read_mux_out[12]~31_combout\,
	combout => \inst1|timer|read_mux_out[12]~33_combout\);

-- Location: FF_X63_Y51_N17
\inst1|timer|readdata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|timer|read_mux_out[12]~33_combout\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|readdata\(12));

-- Location: FF_X61_Y51_N1
\inst1|mm_interconnect_1|timer_s1_translator|av_readdata_pre[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst1|timer|readdata\(12),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_1|timer_s1_translator|av_readdata_pre\(12));

-- Location: LCCOMB_X61_Y51_N0
\inst1|mm_interconnect_1|rsp_xbar_mux|src_data[12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_1|rsp_xbar_mux|src_data\(12) = (\inst1|mm_interconnect_1|timer_s1_translator|read_latency_shift_reg\(0) & ((\inst1|mm_interconnect_1|timer_s1_translator|av_readdata_pre\(12)) # 
-- ((\inst1|mm_interconnect_1|sysid_control_slave_translator|read_latency_shift_reg\(0) & \inst1|mm_interconnect_1|sysid_control_slave_translator|av_readdata_pre\(30))))) # (!\inst1|mm_interconnect_1|timer_s1_translator|read_latency_shift_reg\(0) & 
-- (\inst1|mm_interconnect_1|sysid_control_slave_translator|read_latency_shift_reg\(0) & ((\inst1|mm_interconnect_1|sysid_control_slave_translator|av_readdata_pre\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_1|timer_s1_translator|read_latency_shift_reg\(0),
	datab => \inst1|mm_interconnect_1|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datac => \inst1|mm_interconnect_1|timer_s1_translator|av_readdata_pre\(12),
	datad => \inst1|mm_interconnect_1|sysid_control_slave_translator|av_readdata_pre\(30),
	combout => \inst1|mm_interconnect_1|rsp_xbar_mux|src_data\(12));

-- Location: LCCOMB_X63_Y52_N28
\inst1|timer|read_mux_out[13]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out[13]~28_combout\ = (\inst1|timer|period_l_register\(13) & (\inst1|timer|Equal6~1_combout\ & (\inst1|timer|period_h_register\(13)))) # (!\inst1|timer|period_l_register\(13) & ((\inst1|timer|Equal6~2_combout\) # 
-- ((\inst1|timer|Equal6~1_combout\ & \inst1|timer|period_h_register\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|period_l_register\(13),
	datab => \inst1|timer|Equal6~1_combout\,
	datac => \inst1|timer|period_h_register\(13),
	datad => \inst1|timer|Equal6~2_combout\,
	combout => \inst1|timer|read_mux_out[13]~28_combout\);

-- Location: FF_X63_Y51_N29
\inst1|timer|counter_snapshot[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst1|timer|internal_counter\(29),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|counter_snapshot\(29));

-- Location: LCCOMB_X59_Y52_N28
\inst1|timer|counter_snapshot[13]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|counter_snapshot[13]~4_combout\ = !\inst1|timer|internal_counter\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|timer|internal_counter\(13),
	combout => \inst1|timer|counter_snapshot[13]~4_combout\);

-- Location: FF_X59_Y52_N29
\inst1|timer|counter_snapshot[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|timer|counter_snapshot[13]~4_combout\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst1|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|counter_snapshot\(13));

-- Location: LCCOMB_X63_Y51_N30
\inst1|timer|read_mux_out~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out~29_combout\ = (\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(44) & (!\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(42) & (!\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(43) & \inst1|timer|counter_snapshot\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(44),
	datab => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(42),
	datac => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(43),
	datad => \inst1|timer|counter_snapshot\(13),
	combout => \inst1|timer|read_mux_out~29_combout\);

-- Location: LCCOMB_X63_Y51_N14
\inst1|timer|read_mux_out[13]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out[13]~30_combout\ = (\inst1|timer|read_mux_out[13]~28_combout\) # ((\inst1|timer|read_mux_out~29_combout\) # ((\inst1|timer|counter_snapshot\(29) & \inst1|timer|Equal6~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|read_mux_out[13]~28_combout\,
	datab => \inst1|timer|counter_snapshot\(29),
	datac => \inst1|timer|read_mux_out~29_combout\,
	datad => \inst1|timer|Equal6~3_combout\,
	combout => \inst1|timer|read_mux_out[13]~30_combout\);

-- Location: FF_X63_Y51_N15
\inst1|timer|readdata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|timer|read_mux_out[13]~30_combout\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|readdata\(13));

-- Location: FF_X63_Y51_N19
\inst1|mm_interconnect_1|timer_s1_translator|av_readdata_pre[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst1|timer|readdata\(13),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_1|timer_s1_translator|av_readdata_pre\(13));

-- Location: LCCOMB_X63_Y51_N18
\inst1|mm_interconnect_1|rsp_xbar_mux|src_payload~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_1|rsp_xbar_mux|src_payload~7_combout\ = (\inst1|mm_interconnect_1|timer_s1_translator|av_readdata_pre\(13) & \inst1|mm_interconnect_1|timer_s1_translator|read_latency_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|mm_interconnect_1|timer_s1_translator|av_readdata_pre\(13),
	datad => \inst1|mm_interconnect_1|timer_s1_translator|read_latency_shift_reg\(0),
	combout => \inst1|mm_interconnect_1|rsp_xbar_mux|src_payload~7_combout\);

-- Location: LCCOMB_X63_Y51_N6
\inst1|timer|counter_snapshot[30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|counter_snapshot[30]~feeder_combout\ = \inst1|timer|internal_counter\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|timer|internal_counter\(30),
	combout => \inst1|timer|counter_snapshot[30]~feeder_combout\);

-- Location: FF_X63_Y51_N7
\inst1|timer|counter_snapshot[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|timer|counter_snapshot[30]~feeder_combout\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst1|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|counter_snapshot\(30));

-- Location: FF_X63_Y51_N21
\inst1|timer|counter_snapshot[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst1|timer|internal_counter\(14),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|counter_snapshot\(14));

-- Location: LCCOMB_X63_Y51_N20
\inst1|timer|read_mux_out~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out~26_combout\ = (\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(44) & (!\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(43) & (\inst1|timer|counter_snapshot\(14) & !\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(42))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(44),
	datab => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(43),
	datac => \inst1|timer|counter_snapshot\(14),
	datad => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(42),
	combout => \inst1|timer|read_mux_out~26_combout\);

-- Location: LCCOMB_X63_Y52_N18
\inst1|timer|read_mux_out[14]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out[14]~25_combout\ = (\inst1|timer|period_h_register\(14) & ((\inst1|timer|Equal6~1_combout\) # ((\inst1|timer|period_l_register\(14) & \inst1|timer|Equal6~2_combout\)))) # (!\inst1|timer|period_h_register\(14) & 
-- (((\inst1|timer|period_l_register\(14) & \inst1|timer|Equal6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|period_h_register\(14),
	datab => \inst1|timer|Equal6~1_combout\,
	datac => \inst1|timer|period_l_register\(14),
	datad => \inst1|timer|Equal6~2_combout\,
	combout => \inst1|timer|read_mux_out[14]~25_combout\);

-- Location: LCCOMB_X63_Y51_N26
\inst1|timer|read_mux_out[14]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out[14]~27_combout\ = (\inst1|timer|read_mux_out~26_combout\) # ((\inst1|timer|read_mux_out[14]~25_combout\) # ((\inst1|timer|counter_snapshot\(30) & \inst1|timer|Equal6~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|counter_snapshot\(30),
	datab => \inst1|timer|read_mux_out~26_combout\,
	datac => \inst1|timer|read_mux_out[14]~25_combout\,
	datad => \inst1|timer|Equal6~3_combout\,
	combout => \inst1|timer|read_mux_out[14]~27_combout\);

-- Location: FF_X63_Y51_N27
\inst1|timer|readdata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|timer|read_mux_out[14]~27_combout\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|readdata\(14));

-- Location: FF_X63_Y51_N13
\inst1|mm_interconnect_1|timer_s1_translator|av_readdata_pre[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst1|timer|readdata\(14),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_1|timer_s1_translator|av_readdata_pre\(14));

-- Location: LCCOMB_X63_Y51_N12
\inst1|mm_interconnect_1|rsp_xbar_mux|src_payload~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_1|rsp_xbar_mux|src_payload~6_combout\ = (\inst1|mm_interconnect_1|timer_s1_translator|av_readdata_pre\(14) & \inst1|mm_interconnect_1|timer_s1_translator|read_latency_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|mm_interconnect_1|timer_s1_translator|av_readdata_pre\(14),
	datad => \inst1|mm_interconnect_1|timer_s1_translator|read_latency_shift_reg\(0),
	combout => \inst1|mm_interconnect_1|rsp_xbar_mux|src_payload~6_combout\);

-- Location: FF_X63_Y51_N23
\inst1|timer|counter_snapshot[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst1|timer|internal_counter\(15),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|counter_snapshot\(15));

-- Location: LCCOMB_X63_Y51_N22
\inst1|timer|read_mux_out~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out~23_combout\ = (\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(44) & (!\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(43) & (\inst1|timer|counter_snapshot\(15) & !\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(42))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(44),
	datab => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(43),
	datac => \inst1|timer|counter_snapshot\(15),
	datad => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(42),
	combout => \inst1|timer|read_mux_out~23_combout\);

-- Location: LCCOMB_X63_Y51_N24
\inst1|timer|counter_snapshot[31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|counter_snapshot[31]~feeder_combout\ = \inst1|timer|internal_counter\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|timer|internal_counter\(31),
	combout => \inst1|timer|counter_snapshot[31]~feeder_combout\);

-- Location: FF_X63_Y51_N25
\inst1|timer|counter_snapshot[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|timer|counter_snapshot[31]~feeder_combout\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst1|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|counter_snapshot\(31));

-- Location: LCCOMB_X63_Y52_N14
\inst1|timer|read_mux_out[15]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out[15]~22_combout\ = (\inst1|timer|period_h_register\(15) & ((\inst1|timer|Equal6~1_combout\) # ((\inst1|timer|period_l_register\(15) & \inst1|timer|Equal6~2_combout\)))) # (!\inst1|timer|period_h_register\(15) & 
-- (((\inst1|timer|period_l_register\(15) & \inst1|timer|Equal6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|period_h_register\(15),
	datab => \inst1|timer|Equal6~1_combout\,
	datac => \inst1|timer|period_l_register\(15),
	datad => \inst1|timer|Equal6~2_combout\,
	combout => \inst1|timer|read_mux_out[15]~22_combout\);

-- Location: LCCOMB_X63_Y51_N2
\inst1|timer|read_mux_out[15]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out[15]~24_combout\ = (\inst1|timer|read_mux_out~23_combout\) # ((\inst1|timer|read_mux_out[15]~22_combout\) # ((\inst1|timer|counter_snapshot\(31) & \inst1|timer|Equal6~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|read_mux_out~23_combout\,
	datab => \inst1|timer|counter_snapshot\(31),
	datac => \inst1|timer|read_mux_out[15]~22_combout\,
	datad => \inst1|timer|Equal6~3_combout\,
	combout => \inst1|timer|read_mux_out[15]~24_combout\);

-- Location: FF_X63_Y51_N3
\inst1|timer|readdata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|timer|read_mux_out[15]~24_combout\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|readdata\(15));

-- Location: FF_X61_Y51_N19
\inst1|mm_interconnect_1|timer_s1_translator|av_readdata_pre[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst1|timer|readdata\(15),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_1|timer_s1_translator|av_readdata_pre\(15));

-- Location: LCCOMB_X61_Y51_N18
\inst1|mm_interconnect_1|rsp_xbar_mux|src_data[15]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_1|rsp_xbar_mux|src_data\(15) = (\inst1|mm_interconnect_1|timer_s1_translator|read_latency_shift_reg\(0) & ((\inst1|mm_interconnect_1|timer_s1_translator|av_readdata_pre\(15)) # 
-- ((\inst1|mm_interconnect_1|sysid_control_slave_translator|read_latency_shift_reg\(0) & \inst1|mm_interconnect_1|sysid_control_slave_translator|av_readdata_pre\(30))))) # (!\inst1|mm_interconnect_1|timer_s1_translator|read_latency_shift_reg\(0) & 
-- (\inst1|mm_interconnect_1|sysid_control_slave_translator|read_latency_shift_reg\(0) & ((\inst1|mm_interconnect_1|sysid_control_slave_translator|av_readdata_pre\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_1|timer_s1_translator|read_latency_shift_reg\(0),
	datab => \inst1|mm_interconnect_1|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datac => \inst1|mm_interconnect_1|timer_s1_translator|av_readdata_pre\(15),
	datad => \inst1|mm_interconnect_1|sysid_control_slave_translator|av_readdata_pre\(30),
	combout => \inst1|mm_interconnect_1|rsp_xbar_mux|src_data\(15));

-- Location: LCCOMB_X61_Y51_N10
\inst1|mm_interconnect_1|rsp_xbar_mux|src_payload~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_1|rsp_xbar_mux|src_payload~5_combout\ = (\inst1|mm_interconnect_1|sysid_control_slave_translator|av_readdata_pre\(30) & \inst1|mm_interconnect_1|sysid_control_slave_translator|read_latency_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|mm_interconnect_1|sysid_control_slave_translator|av_readdata_pre\(30),
	datad => \inst1|mm_interconnect_1|sysid_control_slave_translator|read_latency_shift_reg\(0),
	combout => \inst1|mm_interconnect_1|rsp_xbar_mux|src_payload~5_combout\);

-- Location: M9K_X64_Y51_N0
\inst1|clock_crossing_bridge|rsp_fifo|mem_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "SoC:inst1|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_8sc1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 2,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 3,
	port_a_logical_ram_depth => 4,
	port_a_logical_ram_width => 21,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 2,
	port_b_data_out_clear => "clear0",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 3,
	port_b_logical_ram_depth => 4,
	port_b_logical_ram_width => 21,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|clock_crossing_bridge|rsp_fifo|next_in_wr_ptr~0_combout\,
	portbre => VCC,
	clk0 => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	clk1 => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	ena0 => \inst1|clock_crossing_bridge|rsp_fifo|next_in_wr_ptr~0_combout\,
	clr0 => \inst1|rst_controller|r_sync_rst~clkctrl_outclk\,
	portadatain => \inst1|clock_crossing_bridge|rsp_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \inst1|clock_crossing_bridge|rsp_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \inst1|clock_crossing_bridge|rsp_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst1|clock_crossing_bridge|rsp_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X60_Y49_N30
\inst1|mm_interconnect_0|cpu_data_master_translator|uav_write~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\ = (\inst1|cpu|d_write~q\ & !\inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|d_write~q\,
	datad => \inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted~q\,
	combout => \inst1|mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\);

-- Location: LCCOMB_X63_Y49_N24
\inst1|jtag_uart|fifo_wr~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|fifo_wr~0_combout\ = (\inst1|mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\ & (!\inst1|cpu|W_alu_result\(2) & (\inst1|jtag_uart|always2~0_combout\ & 
-- !\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\,
	datab => \inst1|cpu|W_alu_result\(2),
	datac => \inst1|jtag_uart|always2~0_combout\,
	datad => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	combout => \inst1|jtag_uart|fifo_wr~0_combout\);

-- Location: FF_X63_Y49_N25
\inst1|jtag_uart|fifo_wr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|jtag_uart|fifo_wr~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|fifo_wr~q\);

-- Location: LCCOMB_X66_Y56_N6
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ = \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) $ (((VCC) # 
-- (!\inst1|jtag_uart|fifo_wr~q\)))
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ = CARRY(\inst1|jtag_uart|fifo_wr~q\ $ 
-- (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110011001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|fifo_wr~q\,
	datab => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datad => VCC,
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	cout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X66_Y55_N4
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst2~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst1~q\,
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst2~feeder_combout\);

-- Location: FF_X66_Y55_N5
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst2~feeder_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst2~q\);

-- Location: FF_X67_Y57_N29
\inst1|jtag_uart|r_val\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|jtag_uart|r_val~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|r_val~q\);

-- Location: FF_X67_Y57_N7
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|r_ena1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid0~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|r_ena1~q\);

-- Location: LCCOMB_X67_Y57_N6
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid0~q\,
	datab => \inst1|jtag_uart|r_val~q\,
	datac => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|r_ena1~q\,
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid0~0_combout\);

-- Location: LCCOMB_X61_Y57_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4_combout\);

-- Location: LCCOMB_X61_Y57_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5_combout\);

-- Location: FF_X61_Y57_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q\);

-- Location: LCCOMB_X62_Y58_N6
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q\,
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate~0_combout\);

-- Location: LCCOMB_X62_Y58_N22
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q\,
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state~1_combout\);

-- Location: LCCOMB_X63_Y57_N4
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \altera_internal_jtag~TDIUTAP\,
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state~0_combout\);

-- Location: LCCOMB_X62_Y58_N16
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate~0_combout\,
	datab => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state~1_combout\,
	datac => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state~q\,
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state~0_combout\,
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state~2_combout\);

-- Location: FF_X62_Y58_N17
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state~2_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state~q\);

-- Location: LCCOMB_X62_Y58_N30
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q\,
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\);

-- Location: FF_X63_Y57_N5
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(10));

-- Location: LCCOMB_X63_Y57_N16
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_stalled~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(10),
	datac => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_stalled~q\,
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|tck_t_dav~q\,
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_stalled~0_combout\);

-- Location: LCCOMB_X61_Y57_N20
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count[9]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count[9]~0_combout\);

-- Location: LCCOMB_X62_Y57_N14
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(1),
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~10_combout\);

-- Location: FF_X62_Y57_N15
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~10_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(2));

-- Location: LCCOMB_X62_Y57_N28
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~9_combout\);

-- Location: FF_X62_Y57_N29
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~9_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(3));

-- Location: LCCOMB_X62_Y57_N18
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(3),
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~8_combout\);

-- Location: FF_X62_Y57_N19
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~8_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(4));

-- Location: LCCOMB_X62_Y57_N22
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(4),
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~7_combout\);

-- Location: FF_X62_Y57_N23
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~7_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(5));

-- Location: LCCOMB_X62_Y57_N20
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~6_combout\);

-- Location: FF_X62_Y57_N21
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~6_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(6));

-- Location: LCCOMB_X62_Y57_N26
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(6),
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~5_combout\);

-- Location: FF_X62_Y57_N27
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~5_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(7));

-- Location: LCCOMB_X62_Y57_N2
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(7),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~3_combout\);

-- Location: FF_X62_Y57_N3
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~3_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(8));

-- Location: LCCOMB_X62_Y57_N10
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count[9]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state~q\,
	datab => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count[9]~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(8),
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count[9]~1_combout\);

-- Location: FF_X62_Y57_N11
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count[9]~1_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(9));

-- Location: LCCOMB_X62_Y57_N4
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(9),
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~4_combout\);

-- Location: FF_X62_Y57_N5
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~4_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(0));

-- Location: LCCOMB_X62_Y57_N12
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~2_combout\);

-- Location: FF_X62_Y57_N13
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~2_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(1));

-- Location: LCCOMB_X62_Y57_N24
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_stalled~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state~q\,
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(1),
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout\);

-- Location: FF_X63_Y57_N17
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_stalled\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_stalled~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_stalled~q\);

-- Location: FF_X66_Y57_N3
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(10),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_valid~q\);

-- Location: LCCOMB_X65_Y57_N10
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_ena~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\,
	datab => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_stalled~q\,
	datac => \inst1|jtag_uart|t_dav~q\,
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_valid~q\,
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_ena~2_combout\);

-- Location: LCCOMB_X65_Y57_N6
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write~q\,
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write~0_combout\);

-- Location: LCCOMB_X62_Y57_N16
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[1]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state~q\,
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(8),
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[1]~0_combout\);

-- Location: FF_X65_Y57_N7
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write~q\);

-- Location: LCCOMB_X65_Y57_N8
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write1~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write~q\,
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write1~feeder_combout\);

-- Location: FF_X65_Y57_N9
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write1~feeder_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write1~q\);

-- Location: FF_X65_Y57_N1
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write1~q\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write2~q\);

-- Location: LCCOMB_X65_Y57_N26
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_ena~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_ena~2_combout\,
	datab => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write2~q\,
	datac => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write1~q\,
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst2~q\,
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_ena~3_combout\);

-- Location: FF_X65_Y57_N27
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_ena~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_ena~3_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\);

-- Location: LCCOMB_X65_Y55_N16
\inst1|jtag_uart|wr_rfifo\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|wr_rfifo~combout\ = (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datac => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\,
	combout => \inst1|jtag_uart|wr_rfifo~combout\);

-- Location: LCCOMB_X65_Y56_N18
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ = \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) $ (((VCC) # 
-- (!\inst1|jtag_uart|wr_rfifo~combout\)))
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ = CARRY(\inst1|jtag_uart|wr_rfifo~combout\ $ 
-- (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110011001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|wr_rfifo~combout\,
	datab => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datad => VCC,
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	cout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X65_Y49_N6
\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0_combout\ = (\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\) # 
-- ((\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # 
-- (!\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\,
	datab => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0_combout\);

-- Location: FF_X65_Y49_N7
\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X65_Y49_N22
\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ = ((\inst1|jtag_uart|av_waitrequest~q\ & (\inst1|mm_interconnect_0|addr_router_001|Equal5~1_combout\ & 
-- \inst1|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout\))) # (!\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \inst1|jtag_uart|av_waitrequest~q\,
	datac => \inst1|mm_interconnect_0|addr_router_001|Equal5~1_combout\,
	datad => \inst1|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout\,
	combout => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCCOMB_X65_Y49_N20
\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ = (\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (!\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\) # 
-- (\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))) # (!\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ & ((\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	datab => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: FF_X65_Y49_N21
\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X63_Y49_N12
\inst1|jtag_uart|fifo_rd~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|fifo_rd~0_combout\ = (!\inst1|cpu|W_alu_result\(2) & (\inst1|cpu|d_read~q\ & !\inst1|mm_interconnect_0|cpu_data_master_translator|read_accepted~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|W_alu_result\(2),
	datac => \inst1|cpu|d_read~q\,
	datad => \inst1|mm_interconnect_0|cpu_data_master_translator|read_accepted~q\,
	combout => \inst1|jtag_uart|fifo_rd~0_combout\);

-- Location: LCCOMB_X63_Y49_N2
\inst1|jtag_uart|fifo_rd~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|fifo_rd~1_combout\ = (\inst1|mm_interconnect_0|addr_router_001|Equal5~1_combout\ & (!\inst1|jtag_uart|av_waitrequest~q\ & 
-- (!\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & \inst1|jtag_uart|fifo_rd~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|addr_router_001|Equal5~1_combout\,
	datab => \inst1|jtag_uart|av_waitrequest~q\,
	datac => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst1|jtag_uart|fifo_rd~0_combout\,
	combout => \inst1|jtag_uart|fifo_rd~1_combout\);

-- Location: LCCOMB_X61_Y48_N4
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\ = (\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\ & 
-- (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ $ (((!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\) # (!\inst1|jtag_uart|fifo_rd~1_combout\))))) # 
-- (!\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\ & (\inst1|jtag_uart|fifo_rd~1_combout\ & (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\,
	datab => \inst1|jtag_uart|fifo_rd~1_combout\,
	datac => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datad => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\);

-- Location: FF_X65_Y56_N19
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0));

-- Location: LCCOMB_X65_Y56_N20
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & 
-- (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) $ (((\inst1|jtag_uart|wr_rfifo~combout\) # (VCC))))) # 
-- (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & (((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # (GND))))
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ = CARRY((\inst1|jtag_uart|wr_rfifo~combout\ $ 
-- (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1))) # (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|wr_rfifo~combout\,
	datab => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datad => VCC,
	cin => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\,
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	cout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\);

-- Location: FF_X65_Y56_N21
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1));

-- Location: LCCOMB_X65_Y56_N22
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & VCC)))) # (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) $ (((VCC) # (!\inst1|jtag_uart|wr_rfifo~combout\)))))
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ = CARRY((!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\inst1|jtag_uart|wr_rfifo~combout\ $ (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|wr_rfifo~combout\,
	datab => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datad => VCC,
	cin => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\,
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	cout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\);

-- Location: FF_X65_Y56_N23
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2));

-- Location: LCCOMB_X65_Y56_N24
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & 
-- (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) $ (((\inst1|jtag_uart|wr_rfifo~combout\) # (VCC))))) # 
-- (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & (((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # (GND))))
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ = CARRY((\inst1|jtag_uart|wr_rfifo~combout\ $ 
-- (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3))) # (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|wr_rfifo~combout\,
	datab => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => VCC,
	cin => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\,
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	cout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\);

-- Location: FF_X65_Y56_N25
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3));

-- Location: LCCOMB_X65_Y56_N16
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # 
-- (((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2)) # (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3))) # 
-- (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datab => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datac => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datad => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\);

-- Location: LCCOMB_X65_Y56_N26
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & ((VCC)))) # (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) $ (((VCC) # (!\inst1|jtag_uart|wr_rfifo~combout\)))))
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ = CARRY((!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) $ (!\inst1|jtag_uart|wr_rfifo~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datab => \inst1|jtag_uart|wr_rfifo~combout\,
	datad => VCC,
	cin => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\,
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	cout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\);

-- Location: FF_X65_Y56_N27
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4));

-- Location: LCCOMB_X65_Y56_N28
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ = \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ $ 
-- (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	cin => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\,
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\);

-- Location: FF_X65_Y56_N29
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5));

-- Location: LCCOMB_X65_Y56_N14
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\ = (\inst1|jtag_uart|wr_rfifo~combout\) # ((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\) # 
-- ((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4)) # (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|wr_rfifo~combout\,
	datab => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\,
	datac => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datad => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\);

-- Location: LCCOMB_X61_Y48_N18
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\) # 
-- ((\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\ & !\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\,
	datac => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datad => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\);

-- Location: LCCOMB_X61_Y48_N14
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\) # 
-- ((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & ((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\) # (!\inst1|jtag_uart|fifo_rd~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\,
	datab => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\,
	datac => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datad => \inst1|jtag_uart|fifo_rd~1_combout\,
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\);

-- Location: FF_X61_Y48_N15
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\);

-- Location: LCCOMB_X65_Y56_N30
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & 
-- (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & 
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datab => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datac => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datad => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\);

-- Location: LCCOMB_X62_Y48_N12
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~24_combout\ = (!\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\ & 
-- (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(16) & \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\,
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(16),
	datad => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~24_combout\);

-- Location: IOIBUF_X0_Y45_N15
\SDRAM_DQ[16]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SDRAM_DQ(16),
	o => \SDRAM_DQ[16]~input_o\);

-- Location: FF_X0_Y45_N17
\inst1|sdram|za_data[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \SDRAM_DQ[16]~input_o\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|za_data\(16));

-- Location: LCCOMB_X65_Y56_N0
\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\ = \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) $ (GND)
-- \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8\ = CARRY(!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datad => VCC,
	combout => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\,
	cout => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8\);

-- Location: FF_X63_Y49_N3
\inst1|jtag_uart|read_0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|jtag_uart|fifo_rd~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|read_0~q\);

-- Location: FF_X65_Y56_N1
\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\,
	asdata => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(16));

-- Location: LCCOMB_X62_Y49_N6
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[16]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[16]~4_combout\ = (\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(16) & ((\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # 
-- ((\inst1|clock_crossing_bridge|rsp_fifo|out_payload\(16) & \inst1|clock_crossing_bridge|rsp_fifo|out_valid~q\)))) # (!\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(16) & 
-- (\inst1|clock_crossing_bridge|rsp_fifo|out_payload\(16) & (\inst1|clock_crossing_bridge|rsp_fifo|out_valid~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(16),
	datab => \inst1|clock_crossing_bridge|rsp_fifo|out_payload\(16),
	datac => \inst1|clock_crossing_bridge|rsp_fifo|out_valid~q\,
	datad => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[16]~4_combout\);

-- Location: LCCOMB_X62_Y49_N30
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[16]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[16]~5_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~24_combout\) # ((\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[16]~4_combout\) # 
-- ((\inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & \inst1|sdram|za_data\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~24_combout\,
	datac => \inst1|sdram|za_data\(16),
	datad => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[16]~4_combout\,
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[16]~5_combout\);

-- Location: LCCOMB_X61_Y45_N18
\inst1|cpu|av_ld_byte2_data[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte2_data[0]~7_combout\ = (\inst1|cpu|av_ld_aligning_data~q\ & (\inst1|cpu|av_fill_bit~1_combout\)) # (!\inst1|cpu|av_ld_aligning_data~q\ & ((\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[16]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|av_fill_bit~1_combout\,
	datab => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[16]~5_combout\,
	datad => \inst1|cpu|av_ld_aligning_data~q\,
	combout => \inst1|cpu|av_ld_byte2_data[0]~7_combout\);

-- Location: LCCOMB_X60_Y46_N10
\inst1|cpu|av_ld_byte3_data_nxt~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte3_data_nxt~8_combout\ = (\inst1|sdram|za_data\(24) & ((\inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\) # ((\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(24) & 
-- \inst1|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\)))) # (!\inst1|sdram|za_data\(24) & (((\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(24) & \inst1|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|za_data\(24),
	datab => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(24),
	datad => \inst1|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	combout => \inst1|cpu|av_ld_byte3_data_nxt~8_combout\);

-- Location: LCCOMB_X70_Y45_N14
\inst1|cpu|D_ctrl_ld_signed~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_ld_signed~0_combout\ = (\inst1|cpu|D_iw\(2) & (\inst1|cpu|D_iw\(1) & \inst1|cpu|D_iw\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(2),
	datab => \inst1|cpu|D_iw\(1),
	datad => \inst1|cpu|D_iw\(0),
	combout => \inst1|cpu|D_ctrl_ld_signed~0_combout\);

-- Location: FF_X70_Y45_N15
\inst1|cpu|R_ctrl_ld_signed\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|D_ctrl_ld_signed~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|R_ctrl_ld_signed~q\);

-- Location: LCCOMB_X61_Y45_N8
\inst1|cpu|av_ld_byte3_data_nxt~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte3_data_nxt~24_combout\ = (\inst1|cpu|av_ld_aligning_data~q\ & (((\inst1|cpu|av_fill_bit~0_combout\ & \inst1|cpu|R_ctrl_ld_signed~q\)))) # (!\inst1|cpu|av_ld_aligning_data~q\ & (\inst1|cpu|av_ld_byte3_data_nxt~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|av_ld_byte3_data_nxt~8_combout\,
	datab => \inst1|cpu|av_ld_aligning_data~q\,
	datac => \inst1|cpu|av_fill_bit~0_combout\,
	datad => \inst1|cpu|R_ctrl_ld_signed~q\,
	combout => \inst1|cpu|av_ld_byte3_data_nxt~24_combout\);

-- Location: LCCOMB_X66_Y47_N28
\inst1|cpu|av_ld_align_cycle_nxt[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_align_cycle_nxt[0]~0_combout\ = (!\inst1|cpu|av_ld_align_cycle\(0) & ((\inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~6_combout\) # (!\inst1|cpu|d_read~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|d_read~q\,
	datac => \inst1|cpu|av_ld_align_cycle\(0),
	datad => \inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~6_combout\,
	combout => \inst1|cpu|av_ld_align_cycle_nxt[0]~0_combout\);

-- Location: FF_X66_Y47_N29
\inst1|cpu|av_ld_align_cycle[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|av_ld_align_cycle_nxt[0]~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|av_ld_align_cycle\(0));

-- Location: LCCOMB_X66_Y47_N22
\inst1|cpu|av_ld_align_cycle_nxt[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_align_cycle_nxt[1]~1_combout\ = (\inst1|cpu|d_read~q\ & (\inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~6_combout\ & (\inst1|cpu|av_ld_align_cycle\(0) $ (\inst1|cpu|av_ld_align_cycle\(1))))) # (!\inst1|cpu|d_read~q\ & 
-- (\inst1|cpu|av_ld_align_cycle\(0) $ ((\inst1|cpu|av_ld_align_cycle\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|d_read~q\,
	datab => \inst1|cpu|av_ld_align_cycle\(0),
	datac => \inst1|cpu|av_ld_align_cycle\(1),
	datad => \inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~6_combout\,
	combout => \inst1|cpu|av_ld_align_cycle_nxt[1]~1_combout\);

-- Location: FF_X66_Y47_N23
\inst1|cpu|av_ld_align_cycle[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|av_ld_align_cycle_nxt[1]~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|av_ld_align_cycle\(1));

-- Location: LCCOMB_X61_Y44_N8
\inst1|cpu|R_src2_lo[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|R_src2_lo[0]~16_combout\ = (!\inst1|cpu|R_src2_lo~0_combout\ & ((\inst1|cpu|R_src2_use_imm~q\ & ((\inst1|cpu|D_iw\(6)))) # (!\inst1|cpu|R_src2_use_imm~q\ & (\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	datab => \inst1|cpu|D_iw\(6),
	datac => \inst1|cpu|R_src2_use_imm~q\,
	datad => \inst1|cpu|R_src2_lo~0_combout\,
	combout => \inst1|cpu|R_src2_lo[0]~16_combout\);

-- Location: FF_X61_Y44_N9
\inst1|cpu|E_src2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|R_src2_lo[0]~16_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src2\(0));

-- Location: LCCOMB_X70_Y47_N24
\inst1|cpu|D_logic_op[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_logic_op[0]~1_combout\ = (\inst1|cpu|D_ctrl_alu_force_xor~8_combout\) # ((\inst1|cpu|Equal2~7_combout\ & ((\inst1|cpu|D_iw\(14)))) # (!\inst1|cpu|Equal2~7_combout\ & (\inst1|cpu|D_iw\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Equal2~7_combout\,
	datab => \inst1|cpu|D_iw\(3),
	datac => \inst1|cpu|D_iw\(14),
	datad => \inst1|cpu|D_ctrl_alu_force_xor~8_combout\,
	combout => \inst1|cpu|D_logic_op[0]~1_combout\);

-- Location: FF_X70_Y47_N25
\inst1|cpu|R_logic_op[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|D_logic_op[0]~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|R_logic_op\(0));

-- Location: LCCOMB_X68_Y44_N2
\inst1|cpu|E_logic_result[0]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_logic_result[0]~27_combout\ = (\inst1|cpu|R_logic_op\(0) & (\inst1|cpu|E_src1\(0) & (\inst1|cpu|E_src2\(0) & !\inst1|cpu|R_logic_op\(1)))) # (!\inst1|cpu|R_logic_op\(0) & (\inst1|cpu|R_logic_op\(1) $ (((!\inst1|cpu|E_src1\(0) & 
-- !\inst1|cpu|E_src2\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src1\(0),
	datab => \inst1|cpu|E_src2\(0),
	datac => \inst1|cpu|R_logic_op\(1),
	datad => \inst1|cpu|R_logic_op\(0),
	combout => \inst1|cpu|E_logic_result[0]~27_combout\);

-- Location: LCCOMB_X68_Y44_N12
\inst1|cpu|E_logic_result[0]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_logic_result[0]~28_combout\ = (\inst1|cpu|E_logic_result[0]~27_combout\) # ((\inst1|cpu|Add2~0_combout\ & (\inst1|cpu|R_logic_op\(1) & \inst1|cpu|R_logic_op\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_logic_result[0]~27_combout\,
	datab => \inst1|cpu|Add2~0_combout\,
	datac => \inst1|cpu|R_logic_op\(1),
	datad => \inst1|cpu|R_logic_op\(0),
	combout => \inst1|cpu|E_logic_result[0]~28_combout\);

-- Location: LCCOMB_X69_Y45_N10
\inst1|cpu|W_alu_result[0]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[0]~27_combout\ = (\inst1|cpu|R_ctrl_logic~q\ & ((\inst1|cpu|E_logic_result[0]~28_combout\))) # (!\inst1|cpu|R_ctrl_logic~q\ & (\inst1|cpu|E_arith_result[0]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_arith_result[0]~5_combout\,
	datab => \inst1|cpu|E_logic_result[0]~28_combout\,
	datad => \inst1|cpu|R_ctrl_logic~q\,
	combout => \inst1|cpu|W_alu_result[0]~27_combout\);

-- Location: LCCOMB_X70_Y44_N26
\inst1|cpu|Equal2~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Equal2~9_combout\ = (\inst1|cpu|D_iw\(5) & !\inst1|cpu|D_iw\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|D_iw\(5),
	datac => \inst1|cpu|D_iw\(2),
	combout => \inst1|cpu|Equal2~9_combout\);

-- Location: LCCOMB_X69_Y47_N24
\inst1|cpu|D_ctrl_shift_logical~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_shift_logical~0_combout\ = (\inst1|cpu|Equal2~0_combout\ & (!\inst1|cpu|D_iw\(13) & (\inst1|cpu|D_iw\(12) & \inst1|cpu|Equal2~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Equal2~0_combout\,
	datab => \inst1|cpu|D_iw\(13),
	datac => \inst1|cpu|D_iw\(12),
	datad => \inst1|cpu|Equal2~9_combout\,
	combout => \inst1|cpu|D_ctrl_shift_logical~0_combout\);

-- Location: LCCOMB_X66_Y44_N6
\inst1|cpu|D_ctrl_rot_right~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_rot_right~0_combout\ = (\inst1|cpu|D_iw\(14) & (!\inst1|cpu|D_iw\(15) & \inst1|cpu|D_ctrl_shift_logical~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(14),
	datac => \inst1|cpu|D_iw\(15),
	datad => \inst1|cpu|D_ctrl_shift_logical~0_combout\,
	combout => \inst1|cpu|D_ctrl_rot_right~0_combout\);

-- Location: FF_X66_Y44_N7
\inst1|cpu|R_ctrl_rot_right\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|D_ctrl_rot_right~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|R_ctrl_rot_right~q\);

-- Location: LCCOMB_X66_Y44_N24
\inst1|cpu|D_ctrl_shift_logical~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_shift_logical~1_combout\ = (\inst1|cpu|D_iw\(15) & (!\inst1|cpu|D_iw\(16) & \inst1|cpu|D_ctrl_shift_logical~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(15),
	datac => \inst1|cpu|D_iw\(16),
	datad => \inst1|cpu|D_ctrl_shift_logical~0_combout\,
	combout => \inst1|cpu|D_ctrl_shift_logical~1_combout\);

-- Location: FF_X66_Y44_N25
\inst1|cpu|R_ctrl_shift_logical\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|D_ctrl_shift_logical~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|R_ctrl_shift_logical~q\);

-- Location: LCCOMB_X69_Y47_N16
\inst1|cpu|D_ctrl_shift_rot_right~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_shift_rot_right~0_combout\ = (\inst1|cpu|D_iw\(14) & (!\inst1|cpu|D_iw\(13) & (\inst1|cpu|D_iw\(12) & \inst1|cpu|Equal2~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(14),
	datab => \inst1|cpu|D_iw\(13),
	datac => \inst1|cpu|D_iw\(12),
	datad => \inst1|cpu|Equal2~7_combout\,
	combout => \inst1|cpu|D_ctrl_shift_rot_right~0_combout\);

-- Location: FF_X69_Y47_N17
\inst1|cpu|R_ctrl_shift_rot_right\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|D_ctrl_shift_rot_right~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|R_ctrl_shift_rot_right~q\);

-- Location: LCCOMB_X68_Y46_N20
\inst1|cpu|E_shift_rot_result_nxt[1]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_shift_rot_result_nxt[1]~28_combout\ = (\inst1|cpu|R_ctrl_shift_rot_right~q\ & ((\inst1|cpu|E_shift_rot_result\(2)))) # (!\inst1|cpu|R_ctrl_shift_rot_right~q\ & (\inst1|cpu|E_shift_rot_result\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_shift_rot_result\(0),
	datab => \inst1|cpu|E_shift_rot_result\(2),
	datad => \inst1|cpu|R_ctrl_shift_rot_right~q\,
	combout => \inst1|cpu|E_shift_rot_result_nxt[1]~28_combout\);

-- Location: FF_X68_Y46_N21
\inst1|cpu|E_shift_rot_result[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_shift_rot_result_nxt[1]~28_combout\,
	asdata => \inst1|cpu|E_src1\(1),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_shift_rot_result\(1));

-- Location: LCCOMB_X68_Y46_N16
\inst1|cpu|E_shift_rot_result_nxt[2]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_shift_rot_result_nxt[2]~25_combout\ = (\inst1|cpu|R_ctrl_shift_rot_right~q\ & (\inst1|cpu|E_shift_rot_result\(3))) # (!\inst1|cpu|R_ctrl_shift_rot_right~q\ & ((\inst1|cpu|E_shift_rot_result\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_shift_rot_result\(3),
	datab => \inst1|cpu|E_shift_rot_result\(1),
	datad => \inst1|cpu|R_ctrl_shift_rot_right~q\,
	combout => \inst1|cpu|E_shift_rot_result_nxt[2]~25_combout\);

-- Location: FF_X68_Y46_N17
\inst1|cpu|E_shift_rot_result[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_shift_rot_result_nxt[2]~25_combout\,
	asdata => \inst1|cpu|E_src1\(2),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_shift_rot_result\(2));

-- Location: LCCOMB_X68_Y46_N18
\inst1|cpu|E_shift_rot_result_nxt[3]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_shift_rot_result_nxt[3]~26_combout\ = (\inst1|cpu|R_ctrl_shift_rot_right~q\ & (\inst1|cpu|E_shift_rot_result\(4))) # (!\inst1|cpu|R_ctrl_shift_rot_right~q\ & ((\inst1|cpu|E_shift_rot_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_ctrl_shift_rot_right~q\,
	datab => \inst1|cpu|E_shift_rot_result\(4),
	datad => \inst1|cpu|E_shift_rot_result\(2),
	combout => \inst1|cpu|E_shift_rot_result_nxt[3]~26_combout\);

-- Location: FF_X68_Y46_N19
\inst1|cpu|E_shift_rot_result[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_shift_rot_result_nxt[3]~26_combout\,
	asdata => \inst1|cpu|E_src1\(3),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_shift_rot_result\(3));

-- Location: LCCOMB_X68_Y46_N2
\inst1|cpu|E_shift_rot_result_nxt[4]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_shift_rot_result_nxt[4]~22_combout\ = (\inst1|cpu|R_ctrl_shift_rot_right~q\ & ((\inst1|cpu|E_shift_rot_result\(5)))) # (!\inst1|cpu|R_ctrl_shift_rot_right~q\ & (\inst1|cpu|E_shift_rot_result\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_shift_rot_result\(3),
	datab => \inst1|cpu|E_shift_rot_result\(5),
	datad => \inst1|cpu|R_ctrl_shift_rot_right~q\,
	combout => \inst1|cpu|E_shift_rot_result_nxt[4]~22_combout\);

-- Location: FF_X68_Y46_N3
\inst1|cpu|E_shift_rot_result[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_shift_rot_result_nxt[4]~22_combout\,
	asdata => \inst1|cpu|E_src1\(4),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_shift_rot_result\(4));

-- Location: LCCOMB_X68_Y46_N28
\inst1|cpu|E_shift_rot_result_nxt[5]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_shift_rot_result_nxt[5]~23_combout\ = (\inst1|cpu|R_ctrl_shift_rot_right~q\ & (\inst1|cpu|E_shift_rot_result\(6))) # (!\inst1|cpu|R_ctrl_shift_rot_right~q\ & ((\inst1|cpu|E_shift_rot_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_shift_rot_result\(6),
	datab => \inst1|cpu|E_shift_rot_result\(4),
	datad => \inst1|cpu|R_ctrl_shift_rot_right~q\,
	combout => \inst1|cpu|E_shift_rot_result_nxt[5]~23_combout\);

-- Location: FF_X68_Y46_N29
\inst1|cpu|E_shift_rot_result[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_shift_rot_result_nxt[5]~23_combout\,
	asdata => \inst1|cpu|E_src1\(5),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_shift_rot_result\(5));

-- Location: LCCOMB_X68_Y46_N8
\inst1|cpu|E_shift_rot_result_nxt[6]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_shift_rot_result_nxt[6]~5_combout\ = (\inst1|cpu|R_ctrl_shift_rot_right~q\ & (\inst1|cpu|E_shift_rot_result\(7))) # (!\inst1|cpu|R_ctrl_shift_rot_right~q\ & ((\inst1|cpu|E_shift_rot_result\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_shift_rot_result\(7),
	datab => \inst1|cpu|E_shift_rot_result\(5),
	datad => \inst1|cpu|R_ctrl_shift_rot_right~q\,
	combout => \inst1|cpu|E_shift_rot_result_nxt[6]~5_combout\);

-- Location: FF_X68_Y46_N9
\inst1|cpu|E_shift_rot_result[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_shift_rot_result_nxt[6]~5_combout\,
	asdata => \inst1|cpu|E_src1\(6),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_shift_rot_result\(6));

-- Location: LCCOMB_X68_Y46_N30
\inst1|cpu|E_shift_rot_result_nxt[7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_shift_rot_result_nxt[7]~4_combout\ = (\inst1|cpu|R_ctrl_shift_rot_right~q\ & (\inst1|cpu|E_shift_rot_result\(8))) # (!\inst1|cpu|R_ctrl_shift_rot_right~q\ & ((\inst1|cpu|E_shift_rot_result\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_shift_rot_result\(8),
	datab => \inst1|cpu|E_shift_rot_result\(6),
	datad => \inst1|cpu|R_ctrl_shift_rot_right~q\,
	combout => \inst1|cpu|E_shift_rot_result_nxt[7]~4_combout\);

-- Location: FF_X68_Y46_N31
\inst1|cpu|E_shift_rot_result[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_shift_rot_result_nxt[7]~4_combout\,
	asdata => \inst1|cpu|E_src1\(7),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_shift_rot_result\(7));

-- Location: LCCOMB_X68_Y46_N12
\inst1|cpu|E_shift_rot_result_nxt[8]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_shift_rot_result_nxt[8]~3_combout\ = (\inst1|cpu|R_ctrl_shift_rot_right~q\ & (\inst1|cpu|E_shift_rot_result\(9))) # (!\inst1|cpu|R_ctrl_shift_rot_right~q\ & ((\inst1|cpu|E_shift_rot_result\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_shift_rot_result\(9),
	datab => \inst1|cpu|E_shift_rot_result\(7),
	datad => \inst1|cpu|R_ctrl_shift_rot_right~q\,
	combout => \inst1|cpu|E_shift_rot_result_nxt[8]~3_combout\);

-- Location: FF_X68_Y46_N13
\inst1|cpu|E_shift_rot_result[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_shift_rot_result_nxt[8]~3_combout\,
	asdata => \inst1|cpu|E_src1\(8),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_shift_rot_result\(8));

-- Location: LCCOMB_X68_Y46_N10
\inst1|cpu|E_shift_rot_result_nxt[9]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_shift_rot_result_nxt[9]~2_combout\ = (\inst1|cpu|R_ctrl_shift_rot_right~q\ & ((\inst1|cpu|E_shift_rot_result\(10)))) # (!\inst1|cpu|R_ctrl_shift_rot_right~q\ & (\inst1|cpu|E_shift_rot_result\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_shift_rot_result\(8),
	datab => \inst1|cpu|E_shift_rot_result\(10),
	datad => \inst1|cpu|R_ctrl_shift_rot_right~q\,
	combout => \inst1|cpu|E_shift_rot_result_nxt[9]~2_combout\);

-- Location: LCCOMB_X65_Y47_N26
\inst1|cpu|D_ctrl_jmp_direct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_jmp_direct~0_combout\ = (\inst1|cpu|Equal132~0_combout\ & (!\inst1|cpu|D_iw\(5) & (!\inst1|cpu|D_iw\(1) & !\inst1|cpu|D_iw\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Equal132~0_combout\,
	datab => \inst1|cpu|D_iw\(5),
	datac => \inst1|cpu|D_iw\(1),
	datad => \inst1|cpu|D_iw\(2),
	combout => \inst1|cpu|D_ctrl_jmp_direct~0_combout\);

-- Location: FF_X65_Y47_N27
\inst1|cpu|R_ctrl_jmp_direct\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|D_ctrl_jmp_direct~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|R_ctrl_jmp_direct~q\);

-- Location: LCCOMB_X65_Y44_N20
\inst1|cpu|R_src1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|R_src1~10_combout\ = (!\inst1|cpu|R_ctrl_jmp_direct~q\) # (!\inst1|cpu|E_valid~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|E_valid~q\,
	datad => \inst1|cpu|R_ctrl_jmp_direct~q\,
	combout => \inst1|cpu|R_src1~10_combout\);

-- Location: LCCOMB_X65_Y56_N2
\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & 
-- ((\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8\) # (GND))) # (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & 
-- (!\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8\))
-- \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ = CARRY((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # 
-- (!\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datad => VCC,
	cin => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8\,
	combout => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\,
	cout => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10\);

-- Location: FF_X65_Y56_N3
\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\,
	asdata => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(17));

-- Location: IOIBUF_X0_Y48_N8
\SDRAM_DQ[17]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SDRAM_DQ(17),
	o => \SDRAM_DQ[17]~input_o\);

-- Location: FF_X0_Y48_N10
\inst1|sdram|za_data[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \SDRAM_DQ[17]~input_o\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|za_data\(17));

-- Location: LCCOMB_X61_Y48_N28
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~23_combout\ = (\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(17) & ((\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # 
-- ((\inst1|sdram|za_data\(17) & \inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\)))) # (!\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(17) & (\inst1|sdram|za_data\(17) & 
-- (\inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(17),
	datab => \inst1|sdram|za_data\(17),
	datac => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datad => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~23_combout\);

-- Location: LCCOMB_X61_Y48_N20
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~36_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~23_combout\) # ((!\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\ & 
-- (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(17) & \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\,
	datab => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~23_combout\,
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(17),
	datad => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~36_combout\);

-- Location: LCCOMB_X61_Y45_N12
\inst1|cpu|av_ld_byte2_data[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte2_data[1]~6_combout\ = (\inst1|cpu|av_ld_aligning_data~q\ & (\inst1|cpu|av_fill_bit~1_combout\)) # (!\inst1|cpu|av_ld_aligning_data~q\ & ((\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|av_fill_bit~1_combout\,
	datab => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~36_combout\,
	datad => \inst1|cpu|av_ld_aligning_data~q\,
	combout => \inst1|cpu|av_ld_byte2_data[1]~6_combout\);

-- Location: LCCOMB_X61_Y45_N10
\inst1|cpu|av_ld_byte3_data_nxt~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte3_data_nxt~15_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst1|sdram|za_data\(25)) # ((\inst1|clock_crossing_bridge|rsp_fifo|out_valid~q\ & 
-- \inst1|clock_crossing_bridge|rsp_fifo|out_payload\(25))))) # (!\inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & (\inst1|clock_crossing_bridge|rsp_fifo|out_valid~q\ & ((\inst1|clock_crossing_bridge|rsp_fifo|out_payload\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \inst1|clock_crossing_bridge|rsp_fifo|out_valid~q\,
	datac => \inst1|sdram|za_data\(25),
	datad => \inst1|clock_crossing_bridge|rsp_fifo|out_payload\(25),
	combout => \inst1|cpu|av_ld_byte3_data_nxt~15_combout\);

-- Location: LCCOMB_X62_Y47_N6
\inst1|cpu|av_ld_byte3_data_nxt~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte3_data_nxt~14_combout\ = (!\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\ & (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(25) & 
-- \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\,
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(25),
	datad => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \inst1|cpu|av_ld_byte3_data_nxt~14_combout\);

-- Location: LCCOMB_X61_Y45_N22
\inst1|cpu|av_ld_byte3_data_nxt~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte3_data_nxt~16_combout\ = (\inst1|cpu|av_ld_aligning_data~q\ & (((\inst1|cpu|av_fill_bit~1_combout\)))) # (!\inst1|cpu|av_ld_aligning_data~q\ & ((\inst1|cpu|av_ld_byte3_data_nxt~15_combout\) # 
-- ((\inst1|cpu|av_ld_byte3_data_nxt~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|av_ld_byte3_data_nxt~15_combout\,
	datab => \inst1|cpu|av_fill_bit~1_combout\,
	datac => \inst1|cpu|av_ld_byte3_data_nxt~14_combout\,
	datad => \inst1|cpu|av_ld_aligning_data~q\,
	combout => \inst1|cpu|av_ld_byte3_data_nxt~16_combout\);

-- Location: FF_X61_Y45_N23
\inst1|cpu|av_ld_byte3_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|av_ld_byte3_data_nxt~16_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|av_ld_byte3_data\(1));

-- Location: FF_X61_Y45_N13
\inst1|cpu|av_ld_byte2_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|av_ld_byte2_data[1]~6_combout\,
	asdata => \inst1|cpu|av_ld_byte3_data\(1),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|av_ld_byte2_data\(1));

-- Location: LCCOMB_X65_Y56_N4
\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & 
-- (!\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ & VCC)) # (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & 
-- (\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ $ (GND)))
-- \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12\ = CARRY((!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & 
-- !\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datad => VCC,
	cin => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10\,
	combout => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\,
	cout => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12\);

-- Location: FF_X65_Y56_N5
\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\,
	asdata => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(18));

-- Location: LCCOMB_X62_Y48_N18
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~22_combout\ = (\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(18)) # 
-- ((\inst1|sdram|za_data\(18) & \inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\)))) # (!\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (\inst1|sdram|za_data\(18) & 
-- (\inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \inst1|sdram|za_data\(18),
	datac => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datad => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(18),
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~22_combout\);

-- Location: LCCOMB_X62_Y48_N20
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~35_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~22_combout\) # ((!\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\ & 
-- (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(18) & \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~22_combout\,
	datab => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\,
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(18),
	datad => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~35_combout\);

-- Location: LCCOMB_X61_Y45_N28
\inst1|cpu|av_ld_byte2_data[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte2_data[2]~5_combout\ = (\inst1|cpu|av_ld_aligning_data~q\ & ((\inst1|cpu|av_fill_bit~1_combout\))) # (!\inst1|cpu|av_ld_aligning_data~q\ & (\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~35_combout\,
	datab => \inst1|cpu|av_fill_bit~1_combout\,
	datad => \inst1|cpu|av_ld_aligning_data~q\,
	combout => \inst1|cpu|av_ld_byte2_data[2]~5_combout\);

-- Location: LCCOMB_X61_Y45_N24
\inst1|cpu|av_ld_byte3_data_nxt~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte3_data_nxt~12_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst1|sdram|za_data\(26)) # ((\inst1|clock_crossing_bridge|rsp_fifo|out_valid~q\ & 
-- \inst1|clock_crossing_bridge|rsp_fifo|out_payload\(26))))) # (!\inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & (\inst1|clock_crossing_bridge|rsp_fifo|out_valid~q\ & (\inst1|clock_crossing_bridge|rsp_fifo|out_payload\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \inst1|clock_crossing_bridge|rsp_fifo|out_valid~q\,
	datac => \inst1|clock_crossing_bridge|rsp_fifo|out_payload\(26),
	datad => \inst1|sdram|za_data\(26),
	combout => \inst1|cpu|av_ld_byte3_data_nxt~12_combout\);

-- Location: LCCOMB_X60_Y48_N12
\inst1|cpu|av_ld_byte3_data_nxt~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte3_data_nxt~11_combout\ = (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & (!\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\ & 
-- \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\,
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(26),
	combout => \inst1|cpu|av_ld_byte3_data_nxt~11_combout\);

-- Location: LCCOMB_X61_Y45_N14
\inst1|cpu|av_ld_byte3_data_nxt~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte3_data_nxt~13_combout\ = (\inst1|cpu|av_ld_aligning_data~q\ & (\inst1|cpu|av_fill_bit~1_combout\)) # (!\inst1|cpu|av_ld_aligning_data~q\ & (((\inst1|cpu|av_ld_byte3_data_nxt~12_combout\) # 
-- (\inst1|cpu|av_ld_byte3_data_nxt~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|av_fill_bit~1_combout\,
	datab => \inst1|cpu|av_ld_byte3_data_nxt~12_combout\,
	datac => \inst1|cpu|av_ld_byte3_data_nxt~11_combout\,
	datad => \inst1|cpu|av_ld_aligning_data~q\,
	combout => \inst1|cpu|av_ld_byte3_data_nxt~13_combout\);

-- Location: FF_X61_Y45_N15
\inst1|cpu|av_ld_byte3_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|av_ld_byte3_data_nxt~13_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|av_ld_byte3_data\(2));

-- Location: FF_X61_Y45_N29
\inst1|cpu|av_ld_byte2_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|av_ld_byte2_data[2]~5_combout\,
	asdata => \inst1|cpu|av_ld_byte3_data\(2),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|av_ld_byte2_data\(2));

-- Location: LCCOMB_X65_Y54_N14
\inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~6_combout\ = (\inst1|cpu|d_writedata\(7) & \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|d_writedata\(7),
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~6_combout\);

-- Location: FF_X65_Y54_N15
\inst1|cpu|the_SoC_cpu_nios2_oci|writedata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(7));

-- Location: LCCOMB_X61_Y56_N30
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_rd~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_rd~0_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_rd~q\) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_rd~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_rd~0_combout\);

-- Location: FF_X61_Y56_N31
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_rd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_rd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_rd~q\);

-- Location: FF_X61_Y56_N25
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_rd_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_rd~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_rd_d1~q\);

-- Location: LCCOMB_X61_Y53_N16
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~28_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8))))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(2) & ((!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(2),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(4),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~28_combout\);

-- Location: LCCOMB_X61_Y54_N16
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[8]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[8]~10_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_rd_d1~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~28_combout\))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_rd_d1~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_rd_d1~q\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(8),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~28_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[8]~10_combout\);

-- Location: LCCOMB_X59_Y54_N6
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~30_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(10) & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37)) # ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(10),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~30_combout\);

-- Location: FF_X59_Y54_N7
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~30_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(10));

-- Location: LCCOMB_X62_Y54_N18
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[10]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[10]~9_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~0_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[10]~9_combout\);

-- Location: LCCOMB_X59_Y55_N30
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[13]~feeder_combout\ = \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(13),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[13]~feeder_combout\);

-- Location: FF_X59_Y55_N31
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[13]~feeder_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(13));

-- Location: LCCOMB_X61_Y56_N24
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~11_combout\ = (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\) # (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_rd_d1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_rd_d1~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~11_combout\);

-- Location: FF_X62_Y54_N19
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[10]~9_combout\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(13),
	sload => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(10));

-- Location: LCCOMB_X58_Y54_N4
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~79_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(10))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(10),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(10),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~79_combout\);

-- Location: LCCOMB_X58_Y54_N26
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~80_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(12))))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(12),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~79_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~80_combout\);

-- Location: LCCOMB_X62_Y58_N24
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[9]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[9]~13_combout\ = (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\ & (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\ 
-- & ((\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4)) # (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[9]~13_combout\);

-- Location: FF_X58_Y54_N27
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~80_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[9]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(11));

-- Location: FF_X58_Y54_N7
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(11),
	sload => VCC,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(11));

-- Location: FF_X61_Y54_N17
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[8]~10_combout\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(11),
	sload => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(8));

-- Location: LCCOMB_X60_Y53_N24
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~29_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(9))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(9),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~29_combout\);

-- Location: FF_X60_Y53_N25
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~29_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(6));

-- Location: FF_X63_Y54_N27
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(5),
	sload => VCC,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(5));

-- Location: LCCOMB_X59_Y54_N4
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~19_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(5) & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37)) # ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(5),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~19_combout\);

-- Location: FF_X59_Y54_N5
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~19_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(5));

-- Location: LCCOMB_X63_Y55_N16
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~59_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(5)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(5),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(5),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~59_combout\);

-- Location: LCCOMB_X63_Y54_N20
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~60_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(7))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(7),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~59_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~60_combout\);

-- Location: FF_X63_Y54_N21
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~60_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[9]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(6));

-- Location: LCCOMB_X63_Y54_N16
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[6]~feeder_combout\ = \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(6),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[6]~feeder_combout\);

-- Location: FF_X63_Y54_N17
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[6]~feeder_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(6));

-- Location: LCCOMB_X62_Y55_N14
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~22_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(6) & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37)) # (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(6),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~22_combout\);

-- Location: FF_X62_Y55_N15
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~22_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(6));

-- Location: LCCOMB_X63_Y55_N2
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|Mux30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|Mux30~0_combout\ = (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & ((\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(6)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(6),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(6),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|Mux30~0_combout\);

-- Location: LCCOMB_X63_Y55_N18
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[7]~8_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(7))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|Mux30~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(7),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|Mux30~0_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[7]~8_combout\);

-- Location: FF_X63_Y55_N19
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[7]~8_combout\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(8),
	sload => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(7));

-- Location: LCCOMB_X59_Y55_N26
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[7]~feeder_combout\ = \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(7),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[7]~feeder_combout\);

-- Location: FF_X59_Y55_N27
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[7]~feeder_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(7));

-- Location: LCCOMB_X62_Y55_N0
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~24_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(7) & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37)) # (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(7),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~24_combout\);

-- Location: FF_X62_Y55_N1
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~24_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(7));

-- Location: LCCOMB_X65_Y54_N16
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~67_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(7))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(7),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(7),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~67_combout\);

-- Location: LCCOMB_X58_Y54_N0
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~68_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(9))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(9),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~67_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~68_combout\);

-- Location: FF_X58_Y54_N1
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~68_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[9]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(8));

-- Location: FF_X59_Y55_N29
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(8),
	sload => VCC,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(8));

-- Location: LCCOMB_X62_Y55_N22
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~31_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(8) & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36)) # ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(8),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~31_combout\);

-- Location: FF_X62_Y55_N23
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~31_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(8));

-- Location: LCCOMB_X58_Y54_N30
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~81_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(8)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(8),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~81_combout\);

-- Location: LCCOMB_X58_Y54_N12
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~82_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(10))))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(10),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~81_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~82_combout\);

-- Location: FF_X58_Y54_N13
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~82_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[9]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(9));

-- Location: FF_X59_Y55_N9
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(9),
	sload => VCC,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(9));

-- Location: LCCOMB_X59_Y54_N18
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~25_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(9) & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37)) # (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(9),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~25_combout\);

-- Location: FF_X59_Y54_N19
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~25_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(9));

-- Location: LCCOMB_X58_Y54_N14
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~69_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(9)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(9),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(9),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~69_combout\);

-- Location: LCCOMB_X58_Y54_N18
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~70_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(11))))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~69_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~69_combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(11),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~70_combout\);

-- Location: FF_X58_Y54_N19
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~70_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[9]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(10));

-- Location: LCCOMB_X58_Y54_N8
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[10]~feeder_combout\ = \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(10),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[10]~feeder_combout\);

-- Location: FF_X58_Y54_N9
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[10]~feeder_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(10));

-- Location: LCCOMB_X60_Y53_N18
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~22_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(22))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(22),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~22_combout\);

-- Location: FF_X60_Y53_N19
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~22_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(19));

-- Location: LCCOMB_X62_Y55_N6
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~13_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(19) & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37)) # (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(19),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~13_combout\);

-- Location: FF_X62_Y55_N7
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~13_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(19));

-- Location: LCCOMB_X58_Y55_N28
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~47_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(19)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(19),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(19),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~47_combout\);

-- Location: LCCOMB_X65_Y46_N30
\inst1|cpu|E_st_data[18]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_st_data[18]~5_combout\ = (\inst1|cpu|D_iw\(4) & ((\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(18)))) # (!\inst1|cpu|D_iw\(4) & (\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	datac => \inst1|cpu|D_iw\(4),
	datad => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(18),
	combout => \inst1|cpu|E_st_data[18]~5_combout\);

-- Location: FF_X65_Y46_N31
\inst1|cpu|d_writedata[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_st_data[18]~5_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|d_writedata\(18));

-- Location: LCCOMB_X65_Y46_N2
\inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~27_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \inst1|cpu|d_writedata\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datac => \inst1|cpu|d_writedata\(18),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~27_combout\);

-- Location: FF_X65_Y46_N3
\inst1|cpu|the_SoC_cpu_nios2_oci|writedata[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(18));

-- Location: LCCOMB_X61_Y54_N26
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[18]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[18]~26_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(18)))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(18),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(18),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[18]~26_combout\);

-- Location: IOIBUF_X0_Y52_N22
\SDRAM_DQ[21]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SDRAM_DQ(21),
	o => \SDRAM_DQ[21]~input_o\);

-- Location: FF_X0_Y52_N24
\inst1|sdram|za_data[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \SDRAM_DQ[21]~input_o\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|za_data\(21));

-- Location: LCCOMB_X66_Y56_N14
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & ((VCC)))) # (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) $ (((VCC) # (!\inst1|jtag_uart|fifo_wr~q\)))))
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ = CARRY((!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) $ (!\inst1|jtag_uart|fifo_wr~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datab => \inst1|jtag_uart|fifo_wr~q\,
	datad => VCC,
	cin => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\,
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	cout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\);

-- Location: LCCOMB_X66_Y56_N16
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ = \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ $ 
-- (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	cin => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\,
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\);

-- Location: FF_X66_Y56_N17
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5));

-- Location: LCCOMB_X65_Y56_N6
\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- ((\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12\) # (GND))) # (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- (!\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12\))
-- \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ = CARRY((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # 
-- (!\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => VCC,
	cin => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12\,
	combout => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\,
	cout => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14\);

-- Location: LCCOMB_X65_Y56_N8
\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & 
-- (!\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ & VCC)) # (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & 
-- (\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ $ (GND)))
-- \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16\ = CARRY((!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & 
-- !\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datad => VCC,
	cin => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14\,
	combout => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\,
	cout => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16\);

-- Location: LCCOMB_X65_Y56_N10
\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & 
-- ((\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16\) # (GND))) # (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & 
-- (!\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16\))
-- \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~18\ = CARRY((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5)) # 
-- (!\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datad => VCC,
	cin => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16\,
	combout => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\,
	cout => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~18\);

-- Location: FF_X65_Y56_N11
\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\,
	asdata => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(21));

-- Location: LCCOMB_X62_Y48_N24
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~19_combout\ = (\inst1|sdram|za_data\(21) & ((\inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\) # 
-- ((\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(21))))) # (!\inst1|sdram|za_data\(21) & 
-- (((\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|za_data\(21),
	datab => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datad => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(21),
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~19_combout\);

-- Location: LCCOMB_X62_Y48_N22
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~32_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~19_combout\) # ((!\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\ & 
-- (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(21) & \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\,
	datab => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~19_combout\,
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(21),
	datad => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~32_combout\);

-- Location: LCCOMB_X62_Y45_N22
\inst1|cpu|av_ld_byte2_data[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte2_data[5]~2_combout\ = (\inst1|cpu|av_ld_aligning_data~q\ & (\inst1|cpu|av_fill_bit~1_combout\)) # (!\inst1|cpu|av_ld_aligning_data~q\ & ((\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|av_fill_bit~1_combout\,
	datab => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~32_combout\,
	datad => \inst1|cpu|av_ld_aligning_data~q\,
	combout => \inst1|cpu|av_ld_byte2_data[5]~2_combout\);

-- Location: LCCOMB_X62_Y50_N10
\inst1|cpu|av_ld_byte3_data_nxt~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte3_data_nxt~21_combout\ = (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(29) & 
-- !\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(29),
	datad => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\,
	combout => \inst1|cpu|av_ld_byte3_data_nxt~21_combout\);

-- Location: LCCOMB_X63_Y46_N0
\inst1|cpu|av_ld_byte3_data_nxt~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte3_data_nxt~22_combout\ = (\inst1|sdram|za_data\(29) & ((\inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\) # ((\inst1|clock_crossing_bridge|rsp_fifo|out_valid~q\ & 
-- \inst1|clock_crossing_bridge|rsp_fifo|out_payload\(29))))) # (!\inst1|sdram|za_data\(29) & (((\inst1|clock_crossing_bridge|rsp_fifo|out_valid~q\ & \inst1|clock_crossing_bridge|rsp_fifo|out_payload\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|za_data\(29),
	datab => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \inst1|clock_crossing_bridge|rsp_fifo|out_valid~q\,
	datad => \inst1|clock_crossing_bridge|rsp_fifo|out_payload\(29),
	combout => \inst1|cpu|av_ld_byte3_data_nxt~22_combout\);

-- Location: LCCOMB_X63_Y46_N14
\inst1|cpu|av_ld_byte3_data_nxt~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte3_data_nxt~23_combout\ = (\inst1|cpu|av_ld_aligning_data~q\ & (((\inst1|cpu|av_fill_bit~1_combout\)))) # (!\inst1|cpu|av_ld_aligning_data~q\ & ((\inst1|cpu|av_ld_byte3_data_nxt~21_combout\) # 
-- ((\inst1|cpu|av_ld_byte3_data_nxt~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|av_ld_aligning_data~q\,
	datab => \inst1|cpu|av_ld_byte3_data_nxt~21_combout\,
	datac => \inst1|cpu|av_fill_bit~1_combout\,
	datad => \inst1|cpu|av_ld_byte3_data_nxt~22_combout\,
	combout => \inst1|cpu|av_ld_byte3_data_nxt~23_combout\);

-- Location: FF_X63_Y46_N15
\inst1|cpu|av_ld_byte3_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|av_ld_byte3_data_nxt~23_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|av_ld_byte3_data\(5));

-- Location: FF_X62_Y45_N23
\inst1|cpu|av_ld_byte2_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|av_ld_byte2_data[5]~2_combout\,
	asdata => \inst1|cpu|av_ld_byte3_data\(5),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|av_ld_byte2_data\(5));

-- Location: LCCOMB_X65_Y56_N12
\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\ = \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~18\ $ 
-- (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	cin => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~18\,
	combout => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\);

-- Location: FF_X65_Y56_N13
\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\,
	asdata => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(22));

-- Location: LCCOMB_X62_Y50_N0
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~18_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst1|sdram|za_data\(22)) # ((\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(22) & 
-- \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))) # (!\inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & (\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(22) & 
-- (\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(22),
	datac => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datad => \inst1|sdram|za_data\(22),
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~18_combout\);

-- Location: LCCOMB_X62_Y50_N18
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~31_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~18_combout\) # ((\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(22) & !\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~18_combout\,
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(22),
	datad => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\,
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~31_combout\);

-- Location: LCCOMB_X62_Y45_N4
\inst1|cpu|av_ld_byte2_data[6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte2_data[6]~1_combout\ = (\inst1|cpu|av_ld_aligning_data~q\ & ((\inst1|cpu|av_fill_bit~1_combout\))) # (!\inst1|cpu|av_ld_aligning_data~q\ & (\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|av_ld_aligning_data~q\,
	datab => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~31_combout\,
	datad => \inst1|cpu|av_fill_bit~1_combout\,
	combout => \inst1|cpu|av_ld_byte2_data[6]~1_combout\);

-- Location: LCCOMB_X60_Y46_N18
\inst1|cpu|av_ld_byte3_data_nxt~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte3_data_nxt~18_combout\ = (!\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\ & (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(30) & 
-- \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\,
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(30),
	datad => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \inst1|cpu|av_ld_byte3_data_nxt~18_combout\);

-- Location: LCCOMB_X63_Y46_N28
\inst1|cpu|av_ld_byte3_data_nxt~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte3_data_nxt~19_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst1|sdram|za_data\(30)) # ((\inst1|clock_crossing_bridge|rsp_fifo|out_valid~q\ & 
-- \inst1|clock_crossing_bridge|rsp_fifo|out_payload\(30))))) # (!\inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & (((\inst1|clock_crossing_bridge|rsp_fifo|out_valid~q\ & \inst1|clock_crossing_bridge|rsp_fifo|out_payload\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \inst1|sdram|za_data\(30),
	datac => \inst1|clock_crossing_bridge|rsp_fifo|out_valid~q\,
	datad => \inst1|clock_crossing_bridge|rsp_fifo|out_payload\(30),
	combout => \inst1|cpu|av_ld_byte3_data_nxt~19_combout\);

-- Location: LCCOMB_X63_Y46_N4
\inst1|cpu|av_ld_byte3_data_nxt~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte3_data_nxt~20_combout\ = (\inst1|cpu|av_ld_aligning_data~q\ & (\inst1|cpu|av_fill_bit~1_combout\)) # (!\inst1|cpu|av_ld_aligning_data~q\ & (((\inst1|cpu|av_ld_byte3_data_nxt~18_combout\) # 
-- (\inst1|cpu|av_ld_byte3_data_nxt~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|av_fill_bit~1_combout\,
	datab => \inst1|cpu|av_ld_byte3_data_nxt~18_combout\,
	datac => \inst1|cpu|av_ld_aligning_data~q\,
	datad => \inst1|cpu|av_ld_byte3_data_nxt~19_combout\,
	combout => \inst1|cpu|av_ld_byte3_data_nxt~20_combout\);

-- Location: FF_X63_Y46_N5
\inst1|cpu|av_ld_byte3_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|av_ld_byte3_data_nxt~20_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|av_ld_byte3_data\(6));

-- Location: FF_X62_Y45_N5
\inst1|cpu|av_ld_byte2_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|av_ld_byte2_data[6]~1_combout\,
	asdata => \inst1|cpu|av_ld_byte3_data\(6),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|av_ld_byte2_data\(6));

-- Location: LCCOMB_X62_Y45_N28
\inst1|cpu|W_rf_wr_data[22]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_rf_wr_data[22]~13_combout\ = (\inst1|cpu|R_ctrl_ld~q\ & (((\inst1|cpu|av_ld_byte2_data\(6))))) # (!\inst1|cpu|R_ctrl_ld~q\ & (\inst1|cpu|W_alu_result\(22) & ((!\inst1|cpu|E_alu_result~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_alu_result\(22),
	datab => \inst1|cpu|av_ld_byte2_data\(6),
	datac => \inst1|cpu|E_alu_result~6_combout\,
	datad => \inst1|cpu|R_ctrl_ld~q\,
	combout => \inst1|cpu|W_rf_wr_data[22]~13_combout\);

-- Location: LCCOMB_X61_Y47_N18
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~17_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst1|sdram|za_data\(23)) # ((\inst1|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(23))))) # (!\inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & (\inst1|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \inst1|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(23),
	datad => \inst1|sdram|za_data\(23),
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~17_combout\);

-- Location: LCCOMB_X62_Y45_N26
\inst1|cpu|av_ld_byte2_data[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte2_data[7]~0_combout\ = (\inst1|cpu|av_ld_aligning_data~q\ & (\inst1|cpu|av_fill_bit~1_combout\)) # (!\inst1|cpu|av_ld_aligning_data~q\ & ((\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|av_fill_bit~1_combout\,
	datab => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~17_combout\,
	datad => \inst1|cpu|av_ld_aligning_data~q\,
	combout => \inst1|cpu|av_ld_byte2_data[7]~0_combout\);

-- Location: LCCOMB_X60_Y46_N6
\inst1|cpu|av_ld_byte3_data_nxt~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte3_data_nxt~17_combout\ = (\inst1|sdram|za_data\(31) & ((\inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\) # ((\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(31) & 
-- \inst1|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\)))) # (!\inst1|sdram|za_data\(31) & (((\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(31) & \inst1|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|za_data\(31),
	datab => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(31),
	datad => \inst1|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	combout => \inst1|cpu|av_ld_byte3_data_nxt~17_combout\);

-- Location: LCCOMB_X61_Y45_N16
\inst1|cpu|av_ld_byte3_data_nxt~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte3_data_nxt~27_combout\ = (\inst1|cpu|av_ld_aligning_data~q\ & (\inst1|cpu|R_ctrl_ld_signed~q\ & ((\inst1|cpu|av_fill_bit~0_combout\)))) # (!\inst1|cpu|av_ld_aligning_data~q\ & (((\inst1|cpu|av_ld_byte3_data_nxt~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_ctrl_ld_signed~q\,
	datab => \inst1|cpu|av_ld_byte3_data_nxt~17_combout\,
	datac => \inst1|cpu|av_fill_bit~0_combout\,
	datad => \inst1|cpu|av_ld_aligning_data~q\,
	combout => \inst1|cpu|av_ld_byte3_data_nxt~27_combout\);

-- Location: FF_X61_Y45_N17
\inst1|cpu|av_ld_byte3_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|av_ld_byte3_data_nxt~27_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|av_ld_byte3_data\(7));

-- Location: FF_X62_Y45_N27
\inst1|cpu|av_ld_byte2_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|av_ld_byte2_data[7]~0_combout\,
	asdata => \inst1|cpu|av_ld_byte3_data\(7),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|av_ld_byte2_data\(7));

-- Location: LCCOMB_X66_Y45_N18
\inst1|cpu|E_src2[25]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_src2[25]~3_combout\ = (\inst1|cpu|R_src2_use_imm~q\ & (\inst1|cpu|D_iw\(21))) # (!\inst1|cpu|R_src2_use_imm~q\ & ((\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(21),
	datab => \inst1|cpu|R_src2_use_imm~q\,
	datad => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(25),
	combout => \inst1|cpu|E_src2[25]~3_combout\);

-- Location: LCCOMB_X70_Y44_N6
\inst1|cpu|D_ctrl_unsigned_lo_imm16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_unsigned_lo_imm16~0_combout\ = (\inst1|cpu|Equal2~3_combout\ & (\inst1|cpu|D_iw\(5) $ ((\inst1|cpu|D_iw\(2))))) # (!\inst1|cpu|Equal2~3_combout\ & (\inst1|cpu|Equal2~4_combout\ & (\inst1|cpu|D_iw\(5) $ (\inst1|cpu|D_iw\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Equal2~3_combout\,
	datab => \inst1|cpu|D_iw\(5),
	datac => \inst1|cpu|D_iw\(2),
	datad => \inst1|cpu|Equal2~4_combout\,
	combout => \inst1|cpu|D_ctrl_unsigned_lo_imm16~0_combout\);

-- Location: LCCOMB_X70_Y44_N28
\inst1|cpu|Equal2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Equal2~12_combout\ = (\inst1|cpu|Equal2~2_combout\ & (!\inst1|cpu|D_iw\(5) & \inst1|cpu|D_iw\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Equal2~2_combout\,
	datab => \inst1|cpu|D_iw\(5),
	datac => \inst1|cpu|D_iw\(2),
	combout => \inst1|cpu|Equal2~12_combout\);

-- Location: LCCOMB_X70_Y44_N22
\inst1|cpu|D_ctrl_unsigned_lo_imm16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_unsigned_lo_imm16~1_combout\ = (\inst1|cpu|D_ctrl_unsigned_lo_imm16~0_combout\) # ((\inst1|cpu|Equal2~12_combout\) # ((!\inst1|cpu|D_iw\(11) & \inst1|cpu|D_ctrl_shift_logical~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_ctrl_unsigned_lo_imm16~0_combout\,
	datab => \inst1|cpu|Equal2~12_combout\,
	datac => \inst1|cpu|D_iw\(11),
	datad => \inst1|cpu|D_ctrl_shift_logical~0_combout\,
	combout => \inst1|cpu|D_ctrl_unsigned_lo_imm16~1_combout\);

-- Location: FF_X70_Y44_N23
\inst1|cpu|R_ctrl_unsigned_lo_imm16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|D_ctrl_unsigned_lo_imm16~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|R_ctrl_unsigned_lo_imm16~q\);

-- Location: LCCOMB_X70_Y42_N24
\inst1|cpu|R_src2_hi~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|R_src2_hi~0_combout\ = (\inst1|cpu|R_ctrl_force_src2_zero~q\) # (\inst1|cpu|R_ctrl_unsigned_lo_imm16~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|cpu|R_ctrl_force_src2_zero~q\,
	datad => \inst1|cpu|R_ctrl_unsigned_lo_imm16~q\,
	combout => \inst1|cpu|R_src2_hi~0_combout\);

-- Location: LCCOMB_X70_Y45_N2
\inst1|cpu|D_ctrl_hi_imm16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_hi_imm16~0_combout\ = (!\inst1|cpu|D_iw\(1) & (!\inst1|cpu|D_iw\(0) & ((\inst1|cpu|D_iw\(3)) # (\inst1|cpu|D_iw\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(3),
	datab => \inst1|cpu|D_iw\(4),
	datac => \inst1|cpu|D_iw\(1),
	datad => \inst1|cpu|D_iw\(0),
	combout => \inst1|cpu|D_ctrl_hi_imm16~0_combout\);

-- Location: LCCOMB_X70_Y45_N20
\inst1|cpu|D_ctrl_hi_imm16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_hi_imm16~1_combout\ = (\inst1|cpu|D_iw\(5) & (\inst1|cpu|D_iw\(2) & \inst1|cpu|D_ctrl_hi_imm16~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|D_iw\(5),
	datac => \inst1|cpu|D_iw\(2),
	datad => \inst1|cpu|D_ctrl_hi_imm16~0_combout\,
	combout => \inst1|cpu|D_ctrl_hi_imm16~1_combout\);

-- Location: FF_X70_Y45_N21
\inst1|cpu|R_ctrl_hi_imm16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|D_ctrl_hi_imm16~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|R_ctrl_hi_imm16~q\);

-- Location: FF_X66_Y45_N19
\inst1|cpu|E_src2[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_src2[25]~3_combout\,
	asdata => \inst1|cpu|D_iw\(15),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|R_src2_hi~0_combout\,
	sload => \inst1|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src2\(25));

-- Location: LCCOMB_X60_Y46_N30
\inst1|cpu|av_ld_byte3_data_nxt~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte3_data_nxt~10_combout\ = (\inst1|sdram|za_data\(27) & ((\inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\) # ((\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(27) & 
-- \inst1|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\)))) # (!\inst1|sdram|za_data\(27) & (((\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(27) & \inst1|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|za_data\(27),
	datab => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(27),
	datad => \inst1|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	combout => \inst1|cpu|av_ld_byte3_data_nxt~10_combout\);

-- Location: LCCOMB_X61_Y45_N4
\inst1|cpu|av_ld_byte3_data_nxt~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte3_data_nxt~26_combout\ = (\inst1|cpu|av_ld_aligning_data~q\ & (((\inst1|cpu|av_fill_bit~0_combout\ & \inst1|cpu|R_ctrl_ld_signed~q\)))) # (!\inst1|cpu|av_ld_aligning_data~q\ & (\inst1|cpu|av_ld_byte3_data_nxt~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|av_ld_byte3_data_nxt~10_combout\,
	datab => \inst1|cpu|av_ld_aligning_data~q\,
	datac => \inst1|cpu|av_fill_bit~0_combout\,
	datad => \inst1|cpu|R_ctrl_ld_signed~q\,
	combout => \inst1|cpu|av_ld_byte3_data_nxt~26_combout\);

-- Location: FF_X61_Y45_N5
\inst1|cpu|av_ld_byte3_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|av_ld_byte3_data_nxt~26_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|av_ld_byte3_data\(3));

-- Location: LCCOMB_X61_Y47_N28
\inst1|cpu|av_ld_byte3_data_nxt~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte3_data_nxt~9_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst1|sdram|za_data\(28)) # ((\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(28) & 
-- \inst1|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\)))) # (!\inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & (((\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(28) & 
-- \inst1|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \inst1|sdram|za_data\(28),
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(28),
	datad => \inst1|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	combout => \inst1|cpu|av_ld_byte3_data_nxt~9_combout\);

-- Location: LCCOMB_X61_Y45_N0
\inst1|cpu|av_ld_byte3_data_nxt~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte3_data_nxt~25_combout\ = (\inst1|cpu|av_ld_aligning_data~q\ & (((\inst1|cpu|av_fill_bit~0_combout\ & \inst1|cpu|R_ctrl_ld_signed~q\)))) # (!\inst1|cpu|av_ld_aligning_data~q\ & (\inst1|cpu|av_ld_byte3_data_nxt~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|av_ld_byte3_data_nxt~9_combout\,
	datab => \inst1|cpu|av_ld_aligning_data~q\,
	datac => \inst1|cpu|av_fill_bit~0_combout\,
	datad => \inst1|cpu|R_ctrl_ld_signed~q\,
	combout => \inst1|cpu|av_ld_byte3_data_nxt~25_combout\);

-- Location: FF_X61_Y45_N1
\inst1|cpu|av_ld_byte3_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|av_ld_byte3_data_nxt~25_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|av_ld_byte3_data\(4));

-- Location: M9K_X64_Y44_N0
\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_cpu_rf_ram_a.mif",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_cpu:cpu|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6of1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|cpu|W_rf_wren~combout\,
	portbre => VCC,
	clk0 => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	portadatain => \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X65_Y44_N8
\inst1|cpu|R_src1[31]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|R_src1[31]~14_combout\ = (\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(31) & (!\inst1|cpu|R_src1~11_combout\ & ((!\inst1|cpu|R_ctrl_jmp_direct~q\) # (!\inst1|cpu|E_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(31),
	datab => \inst1|cpu|E_valid~q\,
	datac => \inst1|cpu|R_src1~11_combout\,
	datad => \inst1|cpu|R_ctrl_jmp_direct~q\,
	combout => \inst1|cpu|R_src1[31]~14_combout\);

-- Location: FF_X65_Y44_N9
\inst1|cpu|E_src1[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|R_src1[31]~14_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src1\(31));

-- Location: LCCOMB_X70_Y45_N30
\inst1|cpu|Equal2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Equal2~5_combout\ = (\inst1|cpu|D_iw\(3) & (!\inst1|cpu|D_iw\(4) & (\inst1|cpu|D_iw\(1) & !\inst1|cpu|D_iw\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(3),
	datab => \inst1|cpu|D_iw\(4),
	datac => \inst1|cpu|D_iw\(1),
	datad => \inst1|cpu|D_iw\(0),
	combout => \inst1|cpu|Equal2~5_combout\);

-- Location: LCCOMB_X70_Y45_N18
\inst1|cpu|Equal2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Equal2~8_combout\ = (!\inst1|cpu|D_iw\(3) & (\inst1|cpu|D_iw\(4) & (\inst1|cpu|D_iw\(1) & !\inst1|cpu|D_iw\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(3),
	datab => \inst1|cpu|D_iw\(4),
	datac => \inst1|cpu|D_iw\(1),
	datad => \inst1|cpu|D_iw\(0),
	combout => \inst1|cpu|Equal2~8_combout\);

-- Location: LCCOMB_X70_Y45_N6
\inst1|cpu|D_ctrl_logic~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_logic~9_combout\ = (\inst1|cpu|D_iw\(1)) # ((\inst1|cpu|D_iw\(0)) # (\inst1|cpu|D_iw\(3) $ (!\inst1|cpu|D_iw\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(3),
	datab => \inst1|cpu|D_iw\(4),
	datac => \inst1|cpu|D_iw\(1),
	datad => \inst1|cpu|D_iw\(0),
	combout => \inst1|cpu|D_ctrl_logic~9_combout\);

-- Location: LCCOMB_X70_Y45_N4
\inst1|cpu|E_invert_arith_src_msb~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_invert_arith_src_msb~0_combout\ = (\inst1|cpu|D_iw\(2) & ((\inst1|cpu|Equal2~5_combout\) # ((\inst1|cpu|Equal2~8_combout\)))) # (!\inst1|cpu|D_iw\(2) & (((!\inst1|cpu|D_ctrl_logic~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Equal2~5_combout\,
	datab => \inst1|cpu|Equal2~8_combout\,
	datac => \inst1|cpu|D_iw\(2),
	datad => \inst1|cpu|D_ctrl_logic~9_combout\,
	combout => \inst1|cpu|E_invert_arith_src_msb~0_combout\);

-- Location: LCCOMB_X70_Y47_N0
\inst1|cpu|D_ctrl_alu_subtract~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_alu_subtract~3_combout\ = (!\inst1|cpu|D_iw\(16) & (\inst1|cpu|D_iw\(14) $ (\inst1|cpu|D_iw\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|D_iw\(16),
	datac => \inst1|cpu|D_iw\(14),
	datad => \inst1|cpu|D_iw\(15),
	combout => \inst1|cpu|D_ctrl_alu_subtract~3_combout\);

-- Location: LCCOMB_X70_Y47_N10
\inst1|cpu|D_ctrl_alu_subtract~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_alu_subtract~4_combout\ = ((!\inst1|cpu|D_ctrl_alu_subtract~3_combout\) # (!\inst1|cpu|Equal2~7_combout\)) # (!\inst1|cpu|Equal101~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|Equal101~0_combout\,
	datac => \inst1|cpu|Equal2~7_combout\,
	datad => \inst1|cpu|D_ctrl_alu_subtract~3_combout\,
	combout => \inst1|cpu|D_ctrl_alu_subtract~4_combout\);

-- Location: LCCOMB_X70_Y42_N30
\inst1|cpu|E_invert_arith_src_msb~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_invert_arith_src_msb~1_combout\ = (\inst1|cpu|R_valid~q\ & (((\inst1|cpu|E_invert_arith_src_msb~0_combout\ & !\inst1|cpu|D_iw\(5))) # (!\inst1|cpu|D_ctrl_alu_subtract~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_valid~q\,
	datab => \inst1|cpu|E_invert_arith_src_msb~0_combout\,
	datac => \inst1|cpu|D_iw\(5),
	datad => \inst1|cpu|D_ctrl_alu_subtract~4_combout\,
	combout => \inst1|cpu|E_invert_arith_src_msb~1_combout\);

-- Location: FF_X70_Y42_N31
\inst1|cpu|E_invert_arith_src_msb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_invert_arith_src_msb~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_invert_arith_src_msb~q\);

-- Location: LCCOMB_X70_Y42_N26
\inst1|cpu|E_arith_src1[31]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_arith_src1\(31) = \inst1|cpu|E_src1\(31) $ (\inst1|cpu|E_invert_arith_src_msb~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|E_src1\(31),
	datac => \inst1|cpu|E_invert_arith_src_msb~q\,
	combout => \inst1|cpu|E_arith_src1\(31));

-- Location: M9K_X64_Y45_N0
\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_cpu_rf_ram_b.mif",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_cpu:cpu|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_7of1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|cpu|W_rf_wren~combout\,
	portbre => VCC,
	clk0 => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	portadatain => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X65_Y45_N10
\inst1|cpu|R_src2_hi[15]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|R_src2_hi[15]~1_combout\ = (\inst1|cpu|R_ctrl_hi_imm16~q\ & (((\inst1|cpu|D_iw\(21))))) # (!\inst1|cpu|R_ctrl_hi_imm16~q\ & ((\inst1|cpu|R_src2_use_imm~q\ & ((\inst1|cpu|D_iw\(21)))) # (!\inst1|cpu|R_src2_use_imm~q\ & 
-- (\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(31),
	datab => \inst1|cpu|D_iw\(21),
	datac => \inst1|cpu|R_ctrl_hi_imm16~q\,
	datad => \inst1|cpu|R_src2_use_imm~q\,
	combout => \inst1|cpu|R_src2_hi[15]~1_combout\);

-- Location: LCCOMB_X70_Y42_N28
\inst1|cpu|R_src2_hi[15]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|R_src2_hi[15]~2_combout\ = (\inst1|cpu|R_src2_hi[15]~1_combout\ & (!\inst1|cpu|R_ctrl_force_src2_zero~q\ & !\inst1|cpu|R_ctrl_unsigned_lo_imm16~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|R_src2_hi[15]~1_combout\,
	datac => \inst1|cpu|R_ctrl_force_src2_zero~q\,
	datad => \inst1|cpu|R_ctrl_unsigned_lo_imm16~q\,
	combout => \inst1|cpu|R_src2_hi[15]~2_combout\);

-- Location: FF_X70_Y42_N29
\inst1|cpu|E_src2[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|R_src2_hi[15]~2_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src2\(31));

-- Location: LCCOMB_X70_Y42_N0
\inst1|cpu|E_arith_src2[31]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_arith_src2\(31) = \inst1|cpu|E_invert_arith_src_msb~q\ $ (\inst1|cpu|E_src2\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|cpu|E_invert_arith_src_msb~q\,
	datad => \inst1|cpu|E_src2\(31),
	combout => \inst1|cpu|E_arith_src2\(31));

-- Location: LCCOMB_X65_Y44_N18
\inst1|cpu|R_src1[30]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|R_src1[30]~15_combout\ = (\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(30) & (!\inst1|cpu|R_src1~11_combout\ & ((!\inst1|cpu|R_ctrl_jmp_direct~q\) # (!\inst1|cpu|E_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(30),
	datab => \inst1|cpu|E_valid~q\,
	datac => \inst1|cpu|R_src1~11_combout\,
	datad => \inst1|cpu|R_ctrl_jmp_direct~q\,
	combout => \inst1|cpu|R_src1[30]~15_combout\);

-- Location: FF_X65_Y44_N19
\inst1|cpu|E_src1[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|R_src1[30]~15_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src1\(30));

-- Location: LCCOMB_X66_Y45_N14
\inst1|cpu|E_src2[29]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_src2[29]~14_combout\ = (\inst1|cpu|R_src2_use_imm~q\ & (\inst1|cpu|D_iw\(21))) # (!\inst1|cpu|R_src2_use_imm~q\ & ((\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(21),
	datab => \inst1|cpu|R_src2_use_imm~q\,
	datad => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(29),
	combout => \inst1|cpu|E_src2[29]~14_combout\);

-- Location: IOIBUF_X0_Y46_N22
\SDRAM_DQ[19]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SDRAM_DQ(19),
	o => \SDRAM_DQ[19]~input_o\);

-- Location: FF_X0_Y46_N24
\inst1|sdram|za_data[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \SDRAM_DQ[19]~input_o\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|za_data\(19));

-- Location: LCCOMB_X60_Y47_N16
\inst1|mm_interconnect_0|rsp_xbar_mux|src_payload~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux|src_payload~9_combout\ = (\inst1|sdram|za_data\(19) & (\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\ & \inst1|sdram|za_valid~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|za_data\(19),
	datab => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\,
	datac => \inst1|sdram|za_valid~q\,
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux|src_payload~9_combout\);

-- Location: LCCOMB_X60_Y48_N24
\inst1|cpu|F_iw[19]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[19]~46_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_mux|src_payload~9_combout\) # (((\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(19) & \inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\)) # 
-- (!\inst1|cpu|D_iw[9]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(19),
	datab => \inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datac => \inst1|mm_interconnect_0|rsp_xbar_mux|src_payload~9_combout\,
	datad => \inst1|cpu|D_iw[9]~1_combout\,
	combout => \inst1|cpu|F_iw[19]~46_combout\);

-- Location: FF_X60_Y48_N25
\inst1|cpu|D_iw[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|F_iw[19]~46_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|D_iw\(19));

-- Location: FF_X66_Y45_N15
\inst1|cpu|E_src2[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_src2[29]~14_combout\,
	asdata => \inst1|cpu|D_iw\(19),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|R_src2_hi~0_combout\,
	sload => \inst1|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src2\(29));

-- Location: LCCOMB_X69_Y47_N10
\inst1|cpu|D_ctrl_uncond_cti_non_br~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_uncond_cti_non_br~0_combout\ = (\inst1|cpu|Equal101~4_combout\ & (!\inst1|cpu|D_iw\(12) & ((\inst1|cpu|D_iw\(15)) # (\inst1|cpu|D_iw\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Equal101~4_combout\,
	datab => \inst1|cpu|D_iw\(12),
	datac => \inst1|cpu|D_iw\(15),
	datad => \inst1|cpu|D_iw\(13),
	combout => \inst1|cpu|D_ctrl_uncond_cti_non_br~0_combout\);

-- Location: LCCOMB_X69_Y47_N28
\inst1|cpu|D_ctrl_uncond_cti_non_br~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_uncond_cti_non_br~1_combout\ = (\inst1|cpu|D_ctrl_uncond_cti_non_br~0_combout\) # ((\inst1|cpu|Equal101~5_combout\) # (\inst1|cpu|D_ctrl_jmp_direct~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_ctrl_uncond_cti_non_br~0_combout\,
	datab => \inst1|cpu|Equal101~5_combout\,
	datad => \inst1|cpu|D_ctrl_jmp_direct~0_combout\,
	combout => \inst1|cpu|D_ctrl_uncond_cti_non_br~1_combout\);

-- Location: FF_X69_Y47_N29
\inst1|cpu|R_ctrl_uncond_cti_non_br\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|D_ctrl_uncond_cti_non_br~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|R_ctrl_uncond_cti_non_br~q\);

-- Location: FF_X65_Y47_N9
\inst1|cpu|R_ctrl_br\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|R_ctrl_br_nxt~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|R_ctrl_br~q\);

-- Location: LCCOMB_X69_Y47_N12
\inst1|cpu|D_logic_op_raw[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_logic_op_raw[0]~1_combout\ = (\inst1|cpu|Equal2~0_combout\ & ((\inst1|cpu|Equal2~9_combout\ & (\inst1|cpu|D_iw\(14))) # (!\inst1|cpu|Equal2~9_combout\ & ((\inst1|cpu|D_iw\(3)))))) # (!\inst1|cpu|Equal2~0_combout\ & (((\inst1|cpu|D_iw\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Equal2~0_combout\,
	datab => \inst1|cpu|Equal2~9_combout\,
	datac => \inst1|cpu|D_iw\(14),
	datad => \inst1|cpu|D_iw\(3),
	combout => \inst1|cpu|D_logic_op_raw[0]~1_combout\);

-- Location: FF_X69_Y47_N13
\inst1|cpu|R_compare_op[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|D_logic_op_raw[0]~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|R_compare_op\(0));

-- Location: LCCOMB_X66_Y45_N20
\inst1|cpu|E_src2[16]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_src2[16]~12_combout\ = (\inst1|cpu|R_src2_use_imm~q\ & ((\inst1|cpu|D_iw\(21)))) # (!\inst1|cpu|R_src2_use_imm~q\ & (\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(16),
	datab => \inst1|cpu|R_src2_use_imm~q\,
	datad => \inst1|cpu|D_iw\(21),
	combout => \inst1|cpu|E_src2[16]~12_combout\);

-- Location: FF_X66_Y45_N21
\inst1|cpu|E_src2[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_src2[16]~12_combout\,
	asdata => \inst1|cpu|D_iw\(6),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|R_src2_hi~0_combout\,
	sload => \inst1|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src2\(16));

-- Location: IOIBUF_X0_Y46_N15
\SDRAM_DQ[20]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SDRAM_DQ(20),
	o => \SDRAM_DQ[20]~input_o\);

-- Location: FF_X0_Y46_N17
\inst1|sdram|za_data[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \SDRAM_DQ[20]~input_o\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|za_data\(20));

-- Location: LCCOMB_X60_Y47_N6
\inst1|mm_interconnect_0|rsp_xbar_mux|src_payload~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux|src_payload~8_combout\ = (\inst1|sdram|za_data\(20) & (\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\ & \inst1|sdram|za_valid~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|za_data\(20),
	datab => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\,
	datac => \inst1|sdram|za_valid~q\,
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux|src_payload~8_combout\);

-- Location: LCCOMB_X61_Y47_N26
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~22_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(19) & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(19),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(8),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~22_combout\);

-- Location: FF_X61_Y47_N27
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(20));

-- Location: FF_X61_Y47_N3
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(20),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(20));

-- Location: LCCOMB_X61_Y47_N10
\inst1|cpu|F_iw[20]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[20]~45_combout\ = ((\inst1|mm_interconnect_0|rsp_xbar_mux|src_payload~8_combout\) # ((\inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(20)))) # 
-- (!\inst1|cpu|D_iw[9]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datab => \inst1|cpu|D_iw[9]~1_combout\,
	datac => \inst1|mm_interconnect_0|rsp_xbar_mux|src_payload~8_combout\,
	datad => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(20),
	combout => \inst1|cpu|F_iw[20]~45_combout\);

-- Location: FF_X61_Y47_N11
\inst1|cpu|D_iw[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|F_iw[20]~45_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|D_iw\(20));

-- Location: LCCOMB_X66_Y44_N14
\inst1|cpu|E_src1[16]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_src1[16]~12_combout\ = (\inst1|cpu|R_src1~10_combout\ & (\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(16))) # (!\inst1|cpu|R_src1~10_combout\ & ((\inst1|cpu|D_iw\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(16),
	datab => \inst1|cpu|D_iw\(20),
	datad => \inst1|cpu|R_src1~10_combout\,
	combout => \inst1|cpu|E_src1[16]~12_combout\);

-- Location: LCCOMB_X65_Y45_N18
\inst1|cpu|R_src2_lo[15]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|R_src2_lo[15]~1_combout\ = (!\inst1|cpu|R_src2_lo~0_combout\ & ((\inst1|cpu|R_src2_use_imm~q\ & (\inst1|cpu|D_iw\(21))) # (!\inst1|cpu|R_src2_use_imm~q\ & ((\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_src2_use_imm~q\,
	datab => \inst1|cpu|D_iw\(21),
	datac => \inst1|cpu|R_src2_lo~0_combout\,
	datad => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15),
	combout => \inst1|cpu|R_src2_lo[15]~1_combout\);

-- Location: FF_X65_Y45_N19
\inst1|cpu|E_src2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|R_src2_lo[15]~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src2\(15));

-- Location: LCCOMB_X63_Y44_N18
\inst1|cpu|R_src2_lo[14]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|R_src2_lo[14]~2_combout\ = (!\inst1|cpu|R_src2_lo~0_combout\ & ((\inst1|cpu|R_src2_use_imm~q\ & (\inst1|cpu|D_iw\(20))) # (!\inst1|cpu|R_src2_use_imm~q\ & ((\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(20),
	datab => \inst1|cpu|R_src2_lo~0_combout\,
	datac => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14),
	datad => \inst1|cpu|R_src2_use_imm~q\,
	combout => \inst1|cpu|R_src2_lo[14]~2_combout\);

-- Location: FF_X63_Y44_N19
\inst1|cpu|E_src2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|R_src2_lo[14]~2_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src2\(14));

-- Location: LCCOMB_X70_Y44_N30
\inst1|cpu|E_src1[14]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_src1[14]~14_combout\ = (\inst1|cpu|R_src1~10_combout\ & (\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(14))) # (!\inst1|cpu|R_src1~10_combout\ & ((\inst1|cpu|D_iw\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(14),
	datab => \inst1|cpu|D_iw\(18),
	datad => \inst1|cpu|R_src1~10_combout\,
	combout => \inst1|cpu|E_src1[14]~14_combout\);

-- Location: LCCOMB_X65_Y44_N10
\inst1|cpu|E_src1[13]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_src1[13]~15_combout\ = (\inst1|cpu|R_src1~10_combout\ & ((\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(13)))) # (!\inst1|cpu|R_src1~10_combout\ & (\inst1|cpu|D_iw\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(17),
	datab => \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(13),
	datad => \inst1|cpu|R_src1~10_combout\,
	combout => \inst1|cpu|E_src1[13]~15_combout\);

-- Location: LCCOMB_X63_Y44_N20
\inst1|cpu|R_src2_lo[13]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|R_src2_lo[13]~3_combout\ = (!\inst1|cpu|R_src2_lo~0_combout\ & ((\inst1|cpu|R_src2_use_imm~q\ & (\inst1|cpu|D_iw\(19))) # (!\inst1|cpu|R_src2_use_imm~q\ & ((\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(19),
	datab => \inst1|cpu|R_src2_lo~0_combout\,
	datac => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13),
	datad => \inst1|cpu|R_src2_use_imm~q\,
	combout => \inst1|cpu|R_src2_lo[13]~3_combout\);

-- Location: FF_X63_Y44_N21
\inst1|cpu|E_src2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|R_src2_lo[13]~3_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src2\(13));

-- Location: LCCOMB_X65_Y46_N24
\inst1|cpu|R_src2_lo[9]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|R_src2_lo[9]~7_combout\ = (!\inst1|cpu|R_src2_lo~0_combout\ & ((\inst1|cpu|R_src2_use_imm~q\ & (\inst1|cpu|D_iw\(15))) # (!\inst1|cpu|R_src2_use_imm~q\ & ((\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(15),
	datab => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9),
	datac => \inst1|cpu|R_src2_use_imm~q\,
	datad => \inst1|cpu|R_src2_lo~0_combout\,
	combout => \inst1|cpu|R_src2_lo[9]~7_combout\);

-- Location: FF_X65_Y46_N25
\inst1|cpu|E_src2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|R_src2_lo[9]~7_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src2\(9));

-- Location: LCCOMB_X66_Y45_N8
\inst1|cpu|R_src2_lo[7]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|R_src2_lo[7]~9_combout\ = (!\inst1|cpu|R_src2_lo~0_combout\ & ((\inst1|cpu|R_src2_use_imm~q\ & (\inst1|cpu|D_iw\(13))) # (!\inst1|cpu|R_src2_use_imm~q\ & ((\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_src2_lo~0_combout\,
	datab => \inst1|cpu|D_iw\(13),
	datac => \inst1|cpu|R_src2_use_imm~q\,
	datad => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	combout => \inst1|cpu|R_src2_lo[7]~9_combout\);

-- Location: FF_X66_Y45_N9
\inst1|cpu|E_src2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|R_src2_lo[7]~9_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src2\(7));

-- Location: IOIBUF_X0_Y34_N8
\SDRAM_DQ[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SDRAM_DQ(7),
	o => \SDRAM_DQ[7]~input_o\);

-- Location: FF_X0_Y34_N10
\inst1|sdram|za_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \SDRAM_DQ[7]~input_o\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|za_data\(7));

-- Location: LCCOMB_X62_Y50_N22
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~0_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(19) & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(19),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(8),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~0_combout\);

-- Location: FF_X62_Y50_N23
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(7));

-- Location: FF_X62_Y50_N31
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(7),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X62_Y50_N12
\inst1|cpu|F_iw[7]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[7]~41_combout\ = (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\ & (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\,
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(7),
	combout => \inst1|cpu|F_iw[7]~41_combout\);

-- Location: LCCOMB_X62_Y47_N0
\inst1|cpu|F_iw[7]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[7]~42_combout\ = (\inst1|cpu|D_iw[9]~1_combout\ & ((\inst1|cpu|F_iw[7]~41_combout\) # ((\inst1|sdram|za_data\(7) & \inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|za_data\(7),
	datab => \inst1|cpu|F_iw[7]~41_combout\,
	datac => \inst1|cpu|D_iw[9]~1_combout\,
	datad => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \inst1|cpu|F_iw[7]~42_combout\);

-- Location: FF_X62_Y47_N1
\inst1|cpu|D_iw[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|F_iw[7]~42_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|D_iw\(7));

-- Location: LCCOMB_X65_Y46_N4
\inst1|cpu|R_src2_lo[1]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|R_src2_lo[1]~15_combout\ = (!\inst1|cpu|R_src2_lo~0_combout\ & ((\inst1|cpu|R_src2_use_imm~q\ & (\inst1|cpu|D_iw\(7))) # (!\inst1|cpu|R_src2_use_imm~q\ & ((\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(7),
	datab => \inst1|cpu|R_src2_use_imm~q\,
	datac => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	datad => \inst1|cpu|R_src2_lo~0_combout\,
	combout => \inst1|cpu|R_src2_lo[1]~15_combout\);

-- Location: FF_X65_Y46_N5
\inst1|cpu|E_src2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|R_src2_lo[1]~15_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src2\(1));

-- Location: LCCOMB_X69_Y44_N16
\inst1|cpu|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add1~0_combout\ = (\inst1|cpu|E_src1\(0) & ((GND) # (!\inst1|cpu|E_src2\(0)))) # (!\inst1|cpu|E_src1\(0) & (\inst1|cpu|E_src2\(0) $ (GND)))
-- \inst1|cpu|Add1~1\ = CARRY((\inst1|cpu|E_src1\(0)) # (!\inst1|cpu|E_src2\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src1\(0),
	datab => \inst1|cpu|E_src2\(0),
	datad => VCC,
	combout => \inst1|cpu|Add1~0_combout\,
	cout => \inst1|cpu|Add1~1\);

-- Location: LCCOMB_X69_Y44_N18
\inst1|cpu|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add1~2_combout\ = (\inst1|cpu|E_src2\(1) & ((\inst1|cpu|E_src1\(1) & (!\inst1|cpu|Add1~1\)) # (!\inst1|cpu|E_src1\(1) & ((\inst1|cpu|Add1~1\) # (GND))))) # (!\inst1|cpu|E_src2\(1) & ((\inst1|cpu|E_src1\(1) & (\inst1|cpu|Add1~1\ & VCC)) # 
-- (!\inst1|cpu|E_src1\(1) & (!\inst1|cpu|Add1~1\))))
-- \inst1|cpu|Add1~3\ = CARRY((\inst1|cpu|E_src2\(1) & ((!\inst1|cpu|Add1~1\) # (!\inst1|cpu|E_src1\(1)))) # (!\inst1|cpu|E_src2\(1) & (!\inst1|cpu|E_src1\(1) & !\inst1|cpu|Add1~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src2\(1),
	datab => \inst1|cpu|E_src1\(1),
	datad => VCC,
	cin => \inst1|cpu|Add1~1\,
	combout => \inst1|cpu|Add1~2_combout\,
	cout => \inst1|cpu|Add1~3\);

-- Location: LCCOMB_X69_Y44_N20
\inst1|cpu|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add1~4_combout\ = ((\inst1|cpu|E_src1\(2) $ (\inst1|cpu|E_src2\(2) $ (\inst1|cpu|Add1~3\)))) # (GND)
-- \inst1|cpu|Add1~5\ = CARRY((\inst1|cpu|E_src1\(2) & ((!\inst1|cpu|Add1~3\) # (!\inst1|cpu|E_src2\(2)))) # (!\inst1|cpu|E_src1\(2) & (!\inst1|cpu|E_src2\(2) & !\inst1|cpu|Add1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src1\(2),
	datab => \inst1|cpu|E_src2\(2),
	datad => VCC,
	cin => \inst1|cpu|Add1~3\,
	combout => \inst1|cpu|Add1~4_combout\,
	cout => \inst1|cpu|Add1~5\);

-- Location: LCCOMB_X69_Y44_N22
\inst1|cpu|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add1~6_combout\ = (\inst1|cpu|E_src1\(3) & ((\inst1|cpu|E_src2\(3) & (!\inst1|cpu|Add1~5\)) # (!\inst1|cpu|E_src2\(3) & (\inst1|cpu|Add1~5\ & VCC)))) # (!\inst1|cpu|E_src1\(3) & ((\inst1|cpu|E_src2\(3) & ((\inst1|cpu|Add1~5\) # (GND))) # 
-- (!\inst1|cpu|E_src2\(3) & (!\inst1|cpu|Add1~5\))))
-- \inst1|cpu|Add1~7\ = CARRY((\inst1|cpu|E_src1\(3) & (\inst1|cpu|E_src2\(3) & !\inst1|cpu|Add1~5\)) # (!\inst1|cpu|E_src1\(3) & ((\inst1|cpu|E_src2\(3)) # (!\inst1|cpu|Add1~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src1\(3),
	datab => \inst1|cpu|E_src2\(3),
	datad => VCC,
	cin => \inst1|cpu|Add1~5\,
	combout => \inst1|cpu|Add1~6_combout\,
	cout => \inst1|cpu|Add1~7\);

-- Location: LCCOMB_X69_Y44_N24
\inst1|cpu|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add1~8_combout\ = ((\inst1|cpu|E_src2\(4) $ (\inst1|cpu|E_src1\(4) $ (\inst1|cpu|Add1~7\)))) # (GND)
-- \inst1|cpu|Add1~9\ = CARRY((\inst1|cpu|E_src2\(4) & (\inst1|cpu|E_src1\(4) & !\inst1|cpu|Add1~7\)) # (!\inst1|cpu|E_src2\(4) & ((\inst1|cpu|E_src1\(4)) # (!\inst1|cpu|Add1~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src2\(4),
	datab => \inst1|cpu|E_src1\(4),
	datad => VCC,
	cin => \inst1|cpu|Add1~7\,
	combout => \inst1|cpu|Add1~8_combout\,
	cout => \inst1|cpu|Add1~9\);

-- Location: LCCOMB_X69_Y44_N26
\inst1|cpu|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add1~10_combout\ = (\inst1|cpu|E_src2\(5) & ((\inst1|cpu|E_src1\(5) & (!\inst1|cpu|Add1~9\)) # (!\inst1|cpu|E_src1\(5) & ((\inst1|cpu|Add1~9\) # (GND))))) # (!\inst1|cpu|E_src2\(5) & ((\inst1|cpu|E_src1\(5) & (\inst1|cpu|Add1~9\ & VCC)) # 
-- (!\inst1|cpu|E_src1\(5) & (!\inst1|cpu|Add1~9\))))
-- \inst1|cpu|Add1~11\ = CARRY((\inst1|cpu|E_src2\(5) & ((!\inst1|cpu|Add1~9\) # (!\inst1|cpu|E_src1\(5)))) # (!\inst1|cpu|E_src2\(5) & (!\inst1|cpu|E_src1\(5) & !\inst1|cpu|Add1~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src2\(5),
	datab => \inst1|cpu|E_src1\(5),
	datad => VCC,
	cin => \inst1|cpu|Add1~9\,
	combout => \inst1|cpu|Add1~10_combout\,
	cout => \inst1|cpu|Add1~11\);

-- Location: LCCOMB_X69_Y44_N28
\inst1|cpu|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add1~12_combout\ = ((\inst1|cpu|E_src2\(6) $ (\inst1|cpu|E_src1\(6) $ (\inst1|cpu|Add1~11\)))) # (GND)
-- \inst1|cpu|Add1~13\ = CARRY((\inst1|cpu|E_src2\(6) & (\inst1|cpu|E_src1\(6) & !\inst1|cpu|Add1~11\)) # (!\inst1|cpu|E_src2\(6) & ((\inst1|cpu|E_src1\(6)) # (!\inst1|cpu|Add1~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src2\(6),
	datab => \inst1|cpu|E_src1\(6),
	datad => VCC,
	cin => \inst1|cpu|Add1~11\,
	combout => \inst1|cpu|Add1~12_combout\,
	cout => \inst1|cpu|Add1~13\);

-- Location: LCCOMB_X69_Y44_N30
\inst1|cpu|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add1~14_combout\ = (\inst1|cpu|E_src2\(7) & ((\inst1|cpu|E_src1\(7) & (!\inst1|cpu|Add1~13\)) # (!\inst1|cpu|E_src1\(7) & ((\inst1|cpu|Add1~13\) # (GND))))) # (!\inst1|cpu|E_src2\(7) & ((\inst1|cpu|E_src1\(7) & (\inst1|cpu|Add1~13\ & VCC)) # 
-- (!\inst1|cpu|E_src1\(7) & (!\inst1|cpu|Add1~13\))))
-- \inst1|cpu|Add1~15\ = CARRY((\inst1|cpu|E_src2\(7) & ((!\inst1|cpu|Add1~13\) # (!\inst1|cpu|E_src1\(7)))) # (!\inst1|cpu|E_src2\(7) & (!\inst1|cpu|E_src1\(7) & !\inst1|cpu|Add1~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src2\(7),
	datab => \inst1|cpu|E_src1\(7),
	datad => VCC,
	cin => \inst1|cpu|Add1~13\,
	combout => \inst1|cpu|Add1~14_combout\,
	cout => \inst1|cpu|Add1~15\);

-- Location: LCCOMB_X69_Y43_N0
\inst1|cpu|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add1~16_combout\ = ((\inst1|cpu|E_src1\(8) $ (\inst1|cpu|E_src2\(8) $ (\inst1|cpu|Add1~15\)))) # (GND)
-- \inst1|cpu|Add1~17\ = CARRY((\inst1|cpu|E_src1\(8) & ((!\inst1|cpu|Add1~15\) # (!\inst1|cpu|E_src2\(8)))) # (!\inst1|cpu|E_src1\(8) & (!\inst1|cpu|E_src2\(8) & !\inst1|cpu|Add1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src1\(8),
	datab => \inst1|cpu|E_src2\(8),
	datad => VCC,
	cin => \inst1|cpu|Add1~15\,
	combout => \inst1|cpu|Add1~16_combout\,
	cout => \inst1|cpu|Add1~17\);

-- Location: LCCOMB_X69_Y43_N2
\inst1|cpu|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add1~18_combout\ = (\inst1|cpu|E_src2\(9) & ((\inst1|cpu|E_src1\(9) & (!\inst1|cpu|Add1~17\)) # (!\inst1|cpu|E_src1\(9) & ((\inst1|cpu|Add1~17\) # (GND))))) # (!\inst1|cpu|E_src2\(9) & ((\inst1|cpu|E_src1\(9) & (\inst1|cpu|Add1~17\ & VCC)) # 
-- (!\inst1|cpu|E_src1\(9) & (!\inst1|cpu|Add1~17\))))
-- \inst1|cpu|Add1~19\ = CARRY((\inst1|cpu|E_src2\(9) & ((!\inst1|cpu|Add1~17\) # (!\inst1|cpu|E_src1\(9)))) # (!\inst1|cpu|E_src2\(9) & (!\inst1|cpu|E_src1\(9) & !\inst1|cpu|Add1~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src2\(9),
	datab => \inst1|cpu|E_src1\(9),
	datad => VCC,
	cin => \inst1|cpu|Add1~17\,
	combout => \inst1|cpu|Add1~18_combout\,
	cout => \inst1|cpu|Add1~19\);

-- Location: LCCOMB_X69_Y43_N4
\inst1|cpu|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add1~20_combout\ = ((\inst1|cpu|E_src1\(10) $ (\inst1|cpu|E_src2\(10) $ (\inst1|cpu|Add1~19\)))) # (GND)
-- \inst1|cpu|Add1~21\ = CARRY((\inst1|cpu|E_src1\(10) & ((!\inst1|cpu|Add1~19\) # (!\inst1|cpu|E_src2\(10)))) # (!\inst1|cpu|E_src1\(10) & (!\inst1|cpu|E_src2\(10) & !\inst1|cpu|Add1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src1\(10),
	datab => \inst1|cpu|E_src2\(10),
	datad => VCC,
	cin => \inst1|cpu|Add1~19\,
	combout => \inst1|cpu|Add1~20_combout\,
	cout => \inst1|cpu|Add1~21\);

-- Location: LCCOMB_X69_Y43_N6
\inst1|cpu|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add1~22_combout\ = (\inst1|cpu|E_src2\(11) & ((\inst1|cpu|E_src1\(11) & (!\inst1|cpu|Add1~21\)) # (!\inst1|cpu|E_src1\(11) & ((\inst1|cpu|Add1~21\) # (GND))))) # (!\inst1|cpu|E_src2\(11) & ((\inst1|cpu|E_src1\(11) & (\inst1|cpu|Add1~21\ & VCC)) 
-- # (!\inst1|cpu|E_src1\(11) & (!\inst1|cpu|Add1~21\))))
-- \inst1|cpu|Add1~23\ = CARRY((\inst1|cpu|E_src2\(11) & ((!\inst1|cpu|Add1~21\) # (!\inst1|cpu|E_src1\(11)))) # (!\inst1|cpu|E_src2\(11) & (!\inst1|cpu|E_src1\(11) & !\inst1|cpu|Add1~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src2\(11),
	datab => \inst1|cpu|E_src1\(11),
	datad => VCC,
	cin => \inst1|cpu|Add1~21\,
	combout => \inst1|cpu|Add1~22_combout\,
	cout => \inst1|cpu|Add1~23\);

-- Location: LCCOMB_X69_Y43_N8
\inst1|cpu|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add1~24_combout\ = ((\inst1|cpu|E_src2\(12) $ (\inst1|cpu|E_src1\(12) $ (\inst1|cpu|Add1~23\)))) # (GND)
-- \inst1|cpu|Add1~25\ = CARRY((\inst1|cpu|E_src2\(12) & (\inst1|cpu|E_src1\(12) & !\inst1|cpu|Add1~23\)) # (!\inst1|cpu|E_src2\(12) & ((\inst1|cpu|E_src1\(12)) # (!\inst1|cpu|Add1~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src2\(12),
	datab => \inst1|cpu|E_src1\(12),
	datad => VCC,
	cin => \inst1|cpu|Add1~23\,
	combout => \inst1|cpu|Add1~24_combout\,
	cout => \inst1|cpu|Add1~25\);

-- Location: LCCOMB_X69_Y43_N10
\inst1|cpu|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add1~26_combout\ = (\inst1|cpu|E_src1\(13) & ((\inst1|cpu|E_src2\(13) & (!\inst1|cpu|Add1~25\)) # (!\inst1|cpu|E_src2\(13) & (\inst1|cpu|Add1~25\ & VCC)))) # (!\inst1|cpu|E_src1\(13) & ((\inst1|cpu|E_src2\(13) & ((\inst1|cpu|Add1~25\) # (GND))) 
-- # (!\inst1|cpu|E_src2\(13) & (!\inst1|cpu|Add1~25\))))
-- \inst1|cpu|Add1~27\ = CARRY((\inst1|cpu|E_src1\(13) & (\inst1|cpu|E_src2\(13) & !\inst1|cpu|Add1~25\)) # (!\inst1|cpu|E_src1\(13) & ((\inst1|cpu|E_src2\(13)) # (!\inst1|cpu|Add1~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src1\(13),
	datab => \inst1|cpu|E_src2\(13),
	datad => VCC,
	cin => \inst1|cpu|Add1~25\,
	combout => \inst1|cpu|Add1~26_combout\,
	cout => \inst1|cpu|Add1~27\);

-- Location: LCCOMB_X68_Y44_N16
\inst1|cpu|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add2~0_combout\ = (\inst1|cpu|E_src1\(0) & (\inst1|cpu|E_src2\(0) $ (VCC))) # (!\inst1|cpu|E_src1\(0) & (\inst1|cpu|E_src2\(0) & VCC))
-- \inst1|cpu|Add2~1\ = CARRY((\inst1|cpu|E_src1\(0) & \inst1|cpu|E_src2\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src1\(0),
	datab => \inst1|cpu|E_src2\(0),
	datad => VCC,
	combout => \inst1|cpu|Add2~0_combout\,
	cout => \inst1|cpu|Add2~1\);

-- Location: LCCOMB_X68_Y44_N18
\inst1|cpu|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add2~2_combout\ = (\inst1|cpu|E_src1\(1) & ((\inst1|cpu|E_src2\(1) & (\inst1|cpu|Add2~1\ & VCC)) # (!\inst1|cpu|E_src2\(1) & (!\inst1|cpu|Add2~1\)))) # (!\inst1|cpu|E_src1\(1) & ((\inst1|cpu|E_src2\(1) & (!\inst1|cpu|Add2~1\)) # 
-- (!\inst1|cpu|E_src2\(1) & ((\inst1|cpu|Add2~1\) # (GND)))))
-- \inst1|cpu|Add2~3\ = CARRY((\inst1|cpu|E_src1\(1) & (!\inst1|cpu|E_src2\(1) & !\inst1|cpu|Add2~1\)) # (!\inst1|cpu|E_src1\(1) & ((!\inst1|cpu|Add2~1\) # (!\inst1|cpu|E_src2\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src1\(1),
	datab => \inst1|cpu|E_src2\(1),
	datad => VCC,
	cin => \inst1|cpu|Add2~1\,
	combout => \inst1|cpu|Add2~2_combout\,
	cout => \inst1|cpu|Add2~3\);

-- Location: LCCOMB_X68_Y44_N20
\inst1|cpu|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add2~4_combout\ = ((\inst1|cpu|E_src1\(2) $ (\inst1|cpu|E_src2\(2) $ (!\inst1|cpu|Add2~3\)))) # (GND)
-- \inst1|cpu|Add2~5\ = CARRY((\inst1|cpu|E_src1\(2) & ((\inst1|cpu|E_src2\(2)) # (!\inst1|cpu|Add2~3\))) # (!\inst1|cpu|E_src1\(2) & (\inst1|cpu|E_src2\(2) & !\inst1|cpu|Add2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src1\(2),
	datab => \inst1|cpu|E_src2\(2),
	datad => VCC,
	cin => \inst1|cpu|Add2~3\,
	combout => \inst1|cpu|Add2~4_combout\,
	cout => \inst1|cpu|Add2~5\);

-- Location: LCCOMB_X68_Y44_N22
\inst1|cpu|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add2~6_combout\ = (\inst1|cpu|E_src2\(3) & ((\inst1|cpu|E_src1\(3) & (\inst1|cpu|Add2~5\ & VCC)) # (!\inst1|cpu|E_src1\(3) & (!\inst1|cpu|Add2~5\)))) # (!\inst1|cpu|E_src2\(3) & ((\inst1|cpu|E_src1\(3) & (!\inst1|cpu|Add2~5\)) # 
-- (!\inst1|cpu|E_src1\(3) & ((\inst1|cpu|Add2~5\) # (GND)))))
-- \inst1|cpu|Add2~7\ = CARRY((\inst1|cpu|E_src2\(3) & (!\inst1|cpu|E_src1\(3) & !\inst1|cpu|Add2~5\)) # (!\inst1|cpu|E_src2\(3) & ((!\inst1|cpu|Add2~5\) # (!\inst1|cpu|E_src1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src2\(3),
	datab => \inst1|cpu|E_src1\(3),
	datad => VCC,
	cin => \inst1|cpu|Add2~5\,
	combout => \inst1|cpu|Add2~6_combout\,
	cout => \inst1|cpu|Add2~7\);

-- Location: LCCOMB_X68_Y44_N24
\inst1|cpu|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add2~8_combout\ = ((\inst1|cpu|E_src1\(4) $ (\inst1|cpu|E_src2\(4) $ (!\inst1|cpu|Add2~7\)))) # (GND)
-- \inst1|cpu|Add2~9\ = CARRY((\inst1|cpu|E_src1\(4) & ((\inst1|cpu|E_src2\(4)) # (!\inst1|cpu|Add2~7\))) # (!\inst1|cpu|E_src1\(4) & (\inst1|cpu|E_src2\(4) & !\inst1|cpu|Add2~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src1\(4),
	datab => \inst1|cpu|E_src2\(4),
	datad => VCC,
	cin => \inst1|cpu|Add2~7\,
	combout => \inst1|cpu|Add2~8_combout\,
	cout => \inst1|cpu|Add2~9\);

-- Location: LCCOMB_X68_Y44_N26
\inst1|cpu|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add2~10_combout\ = (\inst1|cpu|E_src2\(5) & ((\inst1|cpu|E_src1\(5) & (\inst1|cpu|Add2~9\ & VCC)) # (!\inst1|cpu|E_src1\(5) & (!\inst1|cpu|Add2~9\)))) # (!\inst1|cpu|E_src2\(5) & ((\inst1|cpu|E_src1\(5) & (!\inst1|cpu|Add2~9\)) # 
-- (!\inst1|cpu|E_src1\(5) & ((\inst1|cpu|Add2~9\) # (GND)))))
-- \inst1|cpu|Add2~11\ = CARRY((\inst1|cpu|E_src2\(5) & (!\inst1|cpu|E_src1\(5) & !\inst1|cpu|Add2~9\)) # (!\inst1|cpu|E_src2\(5) & ((!\inst1|cpu|Add2~9\) # (!\inst1|cpu|E_src1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src2\(5),
	datab => \inst1|cpu|E_src1\(5),
	datad => VCC,
	cin => \inst1|cpu|Add2~9\,
	combout => \inst1|cpu|Add2~10_combout\,
	cout => \inst1|cpu|Add2~11\);

-- Location: LCCOMB_X68_Y44_N28
\inst1|cpu|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add2~12_combout\ = ((\inst1|cpu|E_src1\(6) $ (\inst1|cpu|E_src2\(6) $ (!\inst1|cpu|Add2~11\)))) # (GND)
-- \inst1|cpu|Add2~13\ = CARRY((\inst1|cpu|E_src1\(6) & ((\inst1|cpu|E_src2\(6)) # (!\inst1|cpu|Add2~11\))) # (!\inst1|cpu|E_src1\(6) & (\inst1|cpu|E_src2\(6) & !\inst1|cpu|Add2~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src1\(6),
	datab => \inst1|cpu|E_src2\(6),
	datad => VCC,
	cin => \inst1|cpu|Add2~11\,
	combout => \inst1|cpu|Add2~12_combout\,
	cout => \inst1|cpu|Add2~13\);

-- Location: LCCOMB_X68_Y44_N30
\inst1|cpu|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add2~14_combout\ = (\inst1|cpu|E_src1\(7) & ((\inst1|cpu|E_src2\(7) & (\inst1|cpu|Add2~13\ & VCC)) # (!\inst1|cpu|E_src2\(7) & (!\inst1|cpu|Add2~13\)))) # (!\inst1|cpu|E_src1\(7) & ((\inst1|cpu|E_src2\(7) & (!\inst1|cpu|Add2~13\)) # 
-- (!\inst1|cpu|E_src2\(7) & ((\inst1|cpu|Add2~13\) # (GND)))))
-- \inst1|cpu|Add2~15\ = CARRY((\inst1|cpu|E_src1\(7) & (!\inst1|cpu|E_src2\(7) & !\inst1|cpu|Add2~13\)) # (!\inst1|cpu|E_src1\(7) & ((!\inst1|cpu|Add2~13\) # (!\inst1|cpu|E_src2\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src1\(7),
	datab => \inst1|cpu|E_src2\(7),
	datad => VCC,
	cin => \inst1|cpu|Add2~13\,
	combout => \inst1|cpu|Add2~14_combout\,
	cout => \inst1|cpu|Add2~15\);

-- Location: LCCOMB_X68_Y43_N0
\inst1|cpu|Add2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add2~16_combout\ = ((\inst1|cpu|E_src2\(8) $ (\inst1|cpu|E_src1\(8) $ (!\inst1|cpu|Add2~15\)))) # (GND)
-- \inst1|cpu|Add2~17\ = CARRY((\inst1|cpu|E_src2\(8) & ((\inst1|cpu|E_src1\(8)) # (!\inst1|cpu|Add2~15\))) # (!\inst1|cpu|E_src2\(8) & (\inst1|cpu|E_src1\(8) & !\inst1|cpu|Add2~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src2\(8),
	datab => \inst1|cpu|E_src1\(8),
	datad => VCC,
	cin => \inst1|cpu|Add2~15\,
	combout => \inst1|cpu|Add2~16_combout\,
	cout => \inst1|cpu|Add2~17\);

-- Location: LCCOMB_X68_Y43_N2
\inst1|cpu|Add2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add2~18_combout\ = (\inst1|cpu|E_src1\(9) & ((\inst1|cpu|E_src2\(9) & (\inst1|cpu|Add2~17\ & VCC)) # (!\inst1|cpu|E_src2\(9) & (!\inst1|cpu|Add2~17\)))) # (!\inst1|cpu|E_src1\(9) & ((\inst1|cpu|E_src2\(9) & (!\inst1|cpu|Add2~17\)) # 
-- (!\inst1|cpu|E_src2\(9) & ((\inst1|cpu|Add2~17\) # (GND)))))
-- \inst1|cpu|Add2~19\ = CARRY((\inst1|cpu|E_src1\(9) & (!\inst1|cpu|E_src2\(9) & !\inst1|cpu|Add2~17\)) # (!\inst1|cpu|E_src1\(9) & ((!\inst1|cpu|Add2~17\) # (!\inst1|cpu|E_src2\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src1\(9),
	datab => \inst1|cpu|E_src2\(9),
	datad => VCC,
	cin => \inst1|cpu|Add2~17\,
	combout => \inst1|cpu|Add2~18_combout\,
	cout => \inst1|cpu|Add2~19\);

-- Location: LCCOMB_X68_Y43_N4
\inst1|cpu|Add2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add2~20_combout\ = ((\inst1|cpu|E_src1\(10) $ (\inst1|cpu|E_src2\(10) $ (!\inst1|cpu|Add2~19\)))) # (GND)
-- \inst1|cpu|Add2~21\ = CARRY((\inst1|cpu|E_src1\(10) & ((\inst1|cpu|E_src2\(10)) # (!\inst1|cpu|Add2~19\))) # (!\inst1|cpu|E_src1\(10) & (\inst1|cpu|E_src2\(10) & !\inst1|cpu|Add2~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src1\(10),
	datab => \inst1|cpu|E_src2\(10),
	datad => VCC,
	cin => \inst1|cpu|Add2~19\,
	combout => \inst1|cpu|Add2~20_combout\,
	cout => \inst1|cpu|Add2~21\);

-- Location: LCCOMB_X68_Y43_N6
\inst1|cpu|Add2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add2~22_combout\ = (\inst1|cpu|E_src1\(11) & ((\inst1|cpu|E_src2\(11) & (\inst1|cpu|Add2~21\ & VCC)) # (!\inst1|cpu|E_src2\(11) & (!\inst1|cpu|Add2~21\)))) # (!\inst1|cpu|E_src1\(11) & ((\inst1|cpu|E_src2\(11) & (!\inst1|cpu|Add2~21\)) # 
-- (!\inst1|cpu|E_src2\(11) & ((\inst1|cpu|Add2~21\) # (GND)))))
-- \inst1|cpu|Add2~23\ = CARRY((\inst1|cpu|E_src1\(11) & (!\inst1|cpu|E_src2\(11) & !\inst1|cpu|Add2~21\)) # (!\inst1|cpu|E_src1\(11) & ((!\inst1|cpu|Add2~21\) # (!\inst1|cpu|E_src2\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src1\(11),
	datab => \inst1|cpu|E_src2\(11),
	datad => VCC,
	cin => \inst1|cpu|Add2~21\,
	combout => \inst1|cpu|Add2~22_combout\,
	cout => \inst1|cpu|Add2~23\);

-- Location: LCCOMB_X68_Y43_N8
\inst1|cpu|Add2~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add2~24_combout\ = ((\inst1|cpu|E_src2\(12) $ (\inst1|cpu|E_src1\(12) $ (!\inst1|cpu|Add2~23\)))) # (GND)
-- \inst1|cpu|Add2~25\ = CARRY((\inst1|cpu|E_src2\(12) & ((\inst1|cpu|E_src1\(12)) # (!\inst1|cpu|Add2~23\))) # (!\inst1|cpu|E_src2\(12) & (\inst1|cpu|E_src1\(12) & !\inst1|cpu|Add2~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src2\(12),
	datab => \inst1|cpu|E_src1\(12),
	datad => VCC,
	cin => \inst1|cpu|Add2~23\,
	combout => \inst1|cpu|Add2~24_combout\,
	cout => \inst1|cpu|Add2~25\);

-- Location: LCCOMB_X68_Y43_N10
\inst1|cpu|Add2~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add2~26_combout\ = (\inst1|cpu|E_src2\(13) & ((\inst1|cpu|E_src1\(13) & (\inst1|cpu|Add2~25\ & VCC)) # (!\inst1|cpu|E_src1\(13) & (!\inst1|cpu|Add2~25\)))) # (!\inst1|cpu|E_src2\(13) & ((\inst1|cpu|E_src1\(13) & (!\inst1|cpu|Add2~25\)) # 
-- (!\inst1|cpu|E_src1\(13) & ((\inst1|cpu|Add2~25\) # (GND)))))
-- \inst1|cpu|Add2~27\ = CARRY((\inst1|cpu|E_src2\(13) & (!\inst1|cpu|E_src1\(13) & !\inst1|cpu|Add2~25\)) # (!\inst1|cpu|E_src2\(13) & ((!\inst1|cpu|Add2~25\) # (!\inst1|cpu|E_src1\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src2\(13),
	datab => \inst1|cpu|E_src1\(13),
	datad => VCC,
	cin => \inst1|cpu|Add2~25\,
	combout => \inst1|cpu|Add2~26_combout\,
	cout => \inst1|cpu|Add2~27\);

-- Location: LCCOMB_X66_Y43_N0
\inst1|cpu|F_pc[11]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc[11]~13_combout\ = (\inst1|cpu|E_alu_sub~q\ & (\inst1|cpu|Add1~26_combout\)) # (!\inst1|cpu|E_alu_sub~q\ & ((\inst1|cpu|Add2~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_alu_sub~q\,
	datab => \inst1|cpu|Add1~26_combout\,
	datad => \inst1|cpu|Add2~26_combout\,
	combout => \inst1|cpu|F_pc[11]~13_combout\);

-- Location: LCCOMB_X69_Y47_N26
\inst1|cpu|Equal101~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Equal101~3_combout\ = (!\inst1|cpu|D_iw\(15) & \inst1|cpu|D_iw\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|D_iw\(15),
	datac => \inst1|cpu|D_iw\(16),
	combout => \inst1|cpu|Equal101~3_combout\);

-- Location: LCCOMB_X69_Y47_N20
\inst1|cpu|D_ctrl_exception~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_exception~0_combout\ = (\inst1|cpu|D_iw\(13) & (((!\inst1|cpu|D_iw\(14) & \inst1|cpu|D_iw\(11))) # (!\inst1|cpu|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(14),
	datab => \inst1|cpu|D_iw\(11),
	datac => \inst1|cpu|D_iw\(12),
	datad => \inst1|cpu|D_iw\(13),
	combout => \inst1|cpu|D_ctrl_exception~0_combout\);

-- Location: LCCOMB_X69_Y47_N14
\inst1|cpu|D_ctrl_exception~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_exception~1_combout\ = (\inst1|cpu|Equal2~0_combout\ & (\inst1|cpu|Equal2~9_combout\ & (\inst1|cpu|Equal101~3_combout\ & \inst1|cpu|D_ctrl_exception~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Equal2~0_combout\,
	datab => \inst1|cpu|Equal2~9_combout\,
	datac => \inst1|cpu|Equal101~3_combout\,
	datad => \inst1|cpu|D_ctrl_exception~0_combout\,
	combout => \inst1|cpu|D_ctrl_exception~1_combout\);

-- Location: LCCOMB_X69_Y47_N8
\inst1|cpu|D_ctrl_break~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_break~0_combout\ = (\inst1|cpu|D_iw\(13) & (\inst1|cpu|Equal2~9_combout\ & (\inst1|cpu|D_iw\(16) & \inst1|cpu|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(13),
	datab => \inst1|cpu|Equal2~9_combout\,
	datac => \inst1|cpu|D_iw\(16),
	datad => \inst1|cpu|Equal2~0_combout\,
	combout => \inst1|cpu|D_ctrl_break~0_combout\);

-- Location: LCCOMB_X70_Y48_N4
\inst1|cpu|D_ctrl_exception~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_exception~4_combout\ = (((\inst1|cpu|D_iw\(12)) # (!\inst1|cpu|D_iw\(15))) # (!\inst1|cpu|D_iw\(14))) # (!\inst1|cpu|D_ctrl_break~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_ctrl_break~0_combout\,
	datab => \inst1|cpu|D_iw\(14),
	datac => \inst1|cpu|D_iw\(12),
	datad => \inst1|cpu|D_iw\(15),
	combout => \inst1|cpu|D_ctrl_exception~4_combout\);

-- Location: LCCOMB_X70_Y48_N24
\inst1|cpu|D_ctrl_exception\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_exception~combout\ = (\inst1|cpu|D_ctrl_exception~1_combout\) # (((\inst1|cpu|Equal2~10_combout\) # (!\inst1|cpu|D_ctrl_exception~3_combout\)) # (!\inst1|cpu|D_ctrl_exception~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_ctrl_exception~1_combout\,
	datab => \inst1|cpu|D_ctrl_exception~4_combout\,
	datac => \inst1|cpu|Equal2~10_combout\,
	datad => \inst1|cpu|D_ctrl_exception~3_combout\,
	combout => \inst1|cpu|D_ctrl_exception~combout\);

-- Location: FF_X70_Y48_N25
\inst1|cpu|R_ctrl_exception\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|D_ctrl_exception~combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|R_ctrl_exception~q\);

-- Location: LCCOMB_X70_Y48_N26
\inst1|cpu|D_ctrl_break~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_break~1_combout\ = (\inst1|cpu|D_ctrl_break~0_combout\ & (!\inst1|cpu|D_iw\(14) & (!\inst1|cpu|D_iw\(12) & \inst1|cpu|D_iw\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_ctrl_break~0_combout\,
	datab => \inst1|cpu|D_iw\(14),
	datac => \inst1|cpu|D_iw\(12),
	datad => \inst1|cpu|D_iw\(15),
	combout => \inst1|cpu|D_ctrl_break~1_combout\);

-- Location: FF_X70_Y48_N27
\inst1|cpu|R_ctrl_break\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|D_ctrl_break~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|R_ctrl_break~q\);

-- Location: LCCOMB_X69_Y46_N2
\inst1|cpu|W_status_reg_pie_inst_nxt~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_status_reg_pie_inst_nxt~2_combout\ = (!\inst1|cpu|R_ctrl_exception~q\ & !\inst1|cpu|R_ctrl_break~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|cpu|R_ctrl_exception~q\,
	datad => \inst1|cpu|R_ctrl_break~q\,
	combout => \inst1|cpu|W_status_reg_pie_inst_nxt~2_combout\);

-- Location: LCCOMB_X69_Y46_N20
\inst1|cpu|F_pc_sel_nxt.10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc_sel_nxt.10~0_combout\ = (!\inst1|cpu|R_ctrl_exception~q\ & (!\inst1|cpu|F_pc_no_crst_nxt[26]~4_combout\ & !\inst1|cpu|R_ctrl_break~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_ctrl_exception~q\,
	datac => \inst1|cpu|F_pc_no_crst_nxt[26]~4_combout\,
	datad => \inst1|cpu|R_ctrl_break~q\,
	combout => \inst1|cpu|F_pc_sel_nxt.10~0_combout\);

-- Location: FF_X66_Y43_N1
\inst1|cpu|F_pc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|F_pc[11]~13_combout\,
	asdata => \inst1|cpu|F_pc_plus_one[11]~22_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|ALT_INV_W_status_reg_pie_inst_nxt~2_combout\,
	sload => \inst1|cpu|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	ena => \inst1|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|F_pc\(11));

-- Location: LCCOMB_X69_Y46_N18
\inst1|cpu|E_arith_result[11]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_arith_result[11]~3_combout\ = (\inst1|cpu|E_alu_sub~q\ & ((\inst1|cpu|Add1~22_combout\))) # (!\inst1|cpu|E_alu_sub~q\ & (\inst1|cpu|Add2~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|E_alu_sub~q\,
	datac => \inst1|cpu|Add2~22_combout\,
	datad => \inst1|cpu|Add1~22_combout\,
	combout => \inst1|cpu|E_arith_result[11]~3_combout\);

-- Location: LCCOMB_X67_Y43_N14
\inst1|cpu|F_pc[7]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc[7]~16_combout\ = (\inst1|cpu|E_alu_sub~q\ & (\inst1|cpu|Add1~18_combout\)) # (!\inst1|cpu|E_alu_sub~q\ & ((\inst1|cpu|Add2~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_alu_sub~q\,
	datab => \inst1|cpu|Add1~18_combout\,
	datad => \inst1|cpu|Add2~18_combout\,
	combout => \inst1|cpu|F_pc[7]~16_combout\);

-- Location: LCCOMB_X69_Y46_N12
\inst1|cpu|F_pc[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc[5]~18_combout\ = (\inst1|cpu|E_alu_sub~q\ & (\inst1|cpu|Add1~14_combout\)) # (!\inst1|cpu|E_alu_sub~q\ & ((\inst1|cpu|Add2~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Add1~14_combout\,
	datab => \inst1|cpu|Add2~14_combout\,
	datad => \inst1|cpu|E_alu_sub~q\,
	combout => \inst1|cpu|F_pc[5]~18_combout\);

-- Location: LCCOMB_X68_Y44_N8
\inst1|cpu|F_pc[4]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc[4]~19_combout\ = (\inst1|cpu|E_alu_sub~q\ & ((\inst1|cpu|Add1~12_combout\))) # (!\inst1|cpu|E_alu_sub~q\ & (\inst1|cpu|Add2~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_alu_sub~q\,
	datab => \inst1|cpu|Add2~12_combout\,
	datad => \inst1|cpu|Add1~12_combout\,
	combout => \inst1|cpu|F_pc[4]~19_combout\);

-- Location: LCCOMB_X66_Y43_N6
\inst1|cpu|F_pc_plus_one[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc_plus_one[0]~0_combout\ = \inst1|cpu|F_pc\(0) $ (VCC)
-- \inst1|cpu|F_pc_plus_one[0]~1\ = CARRY(\inst1|cpu|F_pc\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|F_pc\(0),
	datad => VCC,
	combout => \inst1|cpu|F_pc_plus_one[0]~0_combout\,
	cout => \inst1|cpu|F_pc_plus_one[0]~1\);

-- Location: LCCOMB_X66_Y43_N8
\inst1|cpu|F_pc_plus_one[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc_plus_one[1]~2_combout\ = (\inst1|cpu|F_pc\(1) & (!\inst1|cpu|F_pc_plus_one[0]~1\)) # (!\inst1|cpu|F_pc\(1) & ((\inst1|cpu|F_pc_plus_one[0]~1\) # (GND)))
-- \inst1|cpu|F_pc_plus_one[1]~3\ = CARRY((!\inst1|cpu|F_pc_plus_one[0]~1\) # (!\inst1|cpu|F_pc\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|F_pc\(1),
	datad => VCC,
	cin => \inst1|cpu|F_pc_plus_one[0]~1\,
	combout => \inst1|cpu|F_pc_plus_one[1]~2_combout\,
	cout => \inst1|cpu|F_pc_plus_one[1]~3\);

-- Location: LCCOMB_X66_Y43_N10
\inst1|cpu|F_pc_plus_one[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc_plus_one[2]~4_combout\ = (\inst1|cpu|F_pc\(2) & (\inst1|cpu|F_pc_plus_one[1]~3\ $ (GND))) # (!\inst1|cpu|F_pc\(2) & (!\inst1|cpu|F_pc_plus_one[1]~3\ & VCC))
-- \inst1|cpu|F_pc_plus_one[2]~5\ = CARRY((\inst1|cpu|F_pc\(2) & !\inst1|cpu|F_pc_plus_one[1]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|F_pc\(2),
	datad => VCC,
	cin => \inst1|cpu|F_pc_plus_one[1]~3\,
	combout => \inst1|cpu|F_pc_plus_one[2]~4_combout\,
	cout => \inst1|cpu|F_pc_plus_one[2]~5\);

-- Location: LCCOMB_X66_Y43_N12
\inst1|cpu|F_pc_plus_one[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc_plus_one[3]~6_combout\ = (\inst1|cpu|F_pc\(3) & (!\inst1|cpu|F_pc_plus_one[2]~5\)) # (!\inst1|cpu|F_pc\(3) & ((\inst1|cpu|F_pc_plus_one[2]~5\) # (GND)))
-- \inst1|cpu|F_pc_plus_one[3]~7\ = CARRY((!\inst1|cpu|F_pc_plus_one[2]~5\) # (!\inst1|cpu|F_pc\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|F_pc\(3),
	datad => VCC,
	cin => \inst1|cpu|F_pc_plus_one[2]~5\,
	combout => \inst1|cpu|F_pc_plus_one[3]~6_combout\,
	cout => \inst1|cpu|F_pc_plus_one[3]~7\);

-- Location: LCCOMB_X65_Y43_N28
\inst1|cpu|F_pc_no_crst_nxt[3]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc_no_crst_nxt[3]~9_combout\ = ((\inst1|cpu|F_pc_sel_nxt.10~0_combout\ & (\inst1|cpu|E_arith_result[5]~0_combout\)) # (!\inst1|cpu|F_pc_sel_nxt.10~0_combout\ & ((\inst1|cpu|F_pc_plus_one[3]~6_combout\)))) # 
-- (!\inst1|cpu|W_status_reg_pie_inst_nxt~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_arith_result[5]~0_combout\,
	datab => \inst1|cpu|F_pc_sel_nxt.10~0_combout\,
	datac => \inst1|cpu|F_pc_plus_one[3]~6_combout\,
	datad => \inst1|cpu|W_status_reg_pie_inst_nxt~2_combout\,
	combout => \inst1|cpu|F_pc_no_crst_nxt[3]~9_combout\);

-- Location: FF_X65_Y43_N29
\inst1|cpu|F_pc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|F_pc_no_crst_nxt[3]~9_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|F_pc\(3));

-- Location: LCCOMB_X66_Y43_N14
\inst1|cpu|F_pc_plus_one[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc_plus_one[4]~8_combout\ = (\inst1|cpu|F_pc\(4) & (\inst1|cpu|F_pc_plus_one[3]~7\ $ (GND))) # (!\inst1|cpu|F_pc\(4) & (!\inst1|cpu|F_pc_plus_one[3]~7\ & VCC))
-- \inst1|cpu|F_pc_plus_one[4]~9\ = CARRY((\inst1|cpu|F_pc\(4) & !\inst1|cpu|F_pc_plus_one[3]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|F_pc\(4),
	datad => VCC,
	cin => \inst1|cpu|F_pc_plus_one[3]~7\,
	combout => \inst1|cpu|F_pc_plus_one[4]~8_combout\,
	cout => \inst1|cpu|F_pc_plus_one[4]~9\);

-- Location: FF_X68_Y44_N9
\inst1|cpu|F_pc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|F_pc[4]~19_combout\,
	asdata => \inst1|cpu|F_pc_plus_one[4]~8_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|ALT_INV_W_status_reg_pie_inst_nxt~2_combout\,
	sload => \inst1|cpu|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	ena => \inst1|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|F_pc\(4));

-- Location: LCCOMB_X66_Y43_N16
\inst1|cpu|F_pc_plus_one[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc_plus_one[5]~10_combout\ = (\inst1|cpu|F_pc\(5) & (!\inst1|cpu|F_pc_plus_one[4]~9\)) # (!\inst1|cpu|F_pc\(5) & ((\inst1|cpu|F_pc_plus_one[4]~9\) # (GND)))
-- \inst1|cpu|F_pc_plus_one[5]~11\ = CARRY((!\inst1|cpu|F_pc_plus_one[4]~9\) # (!\inst1|cpu|F_pc\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|F_pc\(5),
	datad => VCC,
	cin => \inst1|cpu|F_pc_plus_one[4]~9\,
	combout => \inst1|cpu|F_pc_plus_one[5]~10_combout\,
	cout => \inst1|cpu|F_pc_plus_one[5]~11\);

-- Location: FF_X69_Y46_N13
\inst1|cpu|F_pc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|F_pc[5]~18_combout\,
	asdata => \inst1|cpu|F_pc_plus_one[5]~10_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|ALT_INV_W_status_reg_pie_inst_nxt~2_combout\,
	sload => \inst1|cpu|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	ena => \inst1|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|F_pc\(5));

-- Location: LCCOMB_X66_Y43_N18
\inst1|cpu|F_pc_plus_one[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc_plus_one[6]~12_combout\ = (\inst1|cpu|F_pc\(6) & (\inst1|cpu|F_pc_plus_one[5]~11\ $ (GND))) # (!\inst1|cpu|F_pc\(6) & (!\inst1|cpu|F_pc_plus_one[5]~11\ & VCC))
-- \inst1|cpu|F_pc_plus_one[6]~13\ = CARRY((\inst1|cpu|F_pc\(6) & !\inst1|cpu|F_pc_plus_one[5]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|F_pc\(6),
	datad => VCC,
	cin => \inst1|cpu|F_pc_plus_one[5]~11\,
	combout => \inst1|cpu|F_pc_plus_one[6]~12_combout\,
	cout => \inst1|cpu|F_pc_plus_one[6]~13\);

-- Location: LCCOMB_X66_Y43_N20
\inst1|cpu|F_pc_plus_one[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc_plus_one[7]~14_combout\ = (\inst1|cpu|F_pc\(7) & (!\inst1|cpu|F_pc_plus_one[6]~13\)) # (!\inst1|cpu|F_pc\(7) & ((\inst1|cpu|F_pc_plus_one[6]~13\) # (GND)))
-- \inst1|cpu|F_pc_plus_one[7]~15\ = CARRY((!\inst1|cpu|F_pc_plus_one[6]~13\) # (!\inst1|cpu|F_pc\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|F_pc\(7),
	datad => VCC,
	cin => \inst1|cpu|F_pc_plus_one[6]~13\,
	combout => \inst1|cpu|F_pc_plus_one[7]~14_combout\,
	cout => \inst1|cpu|F_pc_plus_one[7]~15\);

-- Location: FF_X67_Y43_N15
\inst1|cpu|F_pc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|F_pc[7]~16_combout\,
	asdata => \inst1|cpu|F_pc_plus_one[7]~14_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|ALT_INV_W_status_reg_pie_inst_nxt~2_combout\,
	sload => \inst1|cpu|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	ena => \inst1|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|F_pc\(7));

-- Location: LCCOMB_X66_Y43_N22
\inst1|cpu|F_pc_plus_one[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc_plus_one[8]~16_combout\ = (\inst1|cpu|F_pc\(8) & (\inst1|cpu|F_pc_plus_one[7]~15\ $ (GND))) # (!\inst1|cpu|F_pc\(8) & (!\inst1|cpu|F_pc_plus_one[7]~15\ & VCC))
-- \inst1|cpu|F_pc_plus_one[8]~17\ = CARRY((\inst1|cpu|F_pc\(8) & !\inst1|cpu|F_pc_plus_one[7]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|F_pc\(8),
	datad => VCC,
	cin => \inst1|cpu|F_pc_plus_one[7]~15\,
	combout => \inst1|cpu|F_pc_plus_one[8]~16_combout\,
	cout => \inst1|cpu|F_pc_plus_one[8]~17\);

-- Location: LCCOMB_X66_Y43_N24
\inst1|cpu|F_pc_plus_one[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc_plus_one[9]~18_combout\ = (\inst1|cpu|F_pc\(9) & (!\inst1|cpu|F_pc_plus_one[8]~17\)) # (!\inst1|cpu|F_pc\(9) & ((\inst1|cpu|F_pc_plus_one[8]~17\) # (GND)))
-- \inst1|cpu|F_pc_plus_one[9]~19\ = CARRY((!\inst1|cpu|F_pc_plus_one[8]~17\) # (!\inst1|cpu|F_pc\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|F_pc\(9),
	datad => VCC,
	cin => \inst1|cpu|F_pc_plus_one[8]~17\,
	combout => \inst1|cpu|F_pc_plus_one[9]~18_combout\,
	cout => \inst1|cpu|F_pc_plus_one[9]~19\);

-- Location: LCCOMB_X69_Y46_N30
\inst1|cpu|F_pc_no_crst_nxt[9]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc_no_crst_nxt[9]~11_combout\ = (!\inst1|cpu|R_ctrl_exception~q\ & ((\inst1|cpu|F_pc_plus_one[9]~18_combout\) # ((\inst1|cpu|R_ctrl_break~q\) # (!\inst1|cpu|F_pc_no_crst_nxt[26]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|F_pc_plus_one[9]~18_combout\,
	datab => \inst1|cpu|R_ctrl_exception~q\,
	datac => \inst1|cpu|F_pc_no_crst_nxt[26]~4_combout\,
	datad => \inst1|cpu|R_ctrl_break~q\,
	combout => \inst1|cpu|F_pc_no_crst_nxt[9]~11_combout\);

-- Location: LCCOMB_X69_Y46_N22
\inst1|cpu|F_pc_no_crst_nxt[9]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc_no_crst_nxt[9]~8_combout\ = (\inst1|cpu|F_pc_no_crst_nxt[9]~11_combout\ & ((\inst1|cpu|E_arith_result[11]~3_combout\) # ((\inst1|cpu|R_ctrl_break~q\) # (!\inst1|cpu|F_pc_sel_nxt.10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_arith_result[11]~3_combout\,
	datab => \inst1|cpu|R_ctrl_break~q\,
	datac => \inst1|cpu|F_pc_no_crst_nxt[9]~11_combout\,
	datad => \inst1|cpu|F_pc_sel_nxt.10~0_combout\,
	combout => \inst1|cpu|F_pc_no_crst_nxt[9]~8_combout\);

-- Location: FF_X69_Y46_N23
\inst1|cpu|F_pc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|F_pc_no_crst_nxt[9]~8_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|F_pc\(9));

-- Location: LCCOMB_X66_Y43_N26
\inst1|cpu|F_pc_plus_one[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc_plus_one[10]~20_combout\ = (\inst1|cpu|F_pc\(10) & (\inst1|cpu|F_pc_plus_one[9]~19\ $ (GND))) # (!\inst1|cpu|F_pc\(10) & (!\inst1|cpu|F_pc_plus_one[9]~19\ & VCC))
-- \inst1|cpu|F_pc_plus_one[10]~21\ = CARRY((\inst1|cpu|F_pc\(10) & !\inst1|cpu|F_pc_plus_one[9]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|F_pc\(10),
	datad => VCC,
	cin => \inst1|cpu|F_pc_plus_one[9]~19\,
	combout => \inst1|cpu|F_pc_plus_one[10]~20_combout\,
	cout => \inst1|cpu|F_pc_plus_one[10]~21\);

-- Location: LCCOMB_X66_Y43_N28
\inst1|cpu|F_pc_plus_one[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc_plus_one[11]~22_combout\ = (\inst1|cpu|F_pc\(11) & (!\inst1|cpu|F_pc_plus_one[10]~21\)) # (!\inst1|cpu|F_pc\(11) & ((\inst1|cpu|F_pc_plus_one[10]~21\) # (GND)))
-- \inst1|cpu|F_pc_plus_one[11]~23\ = CARRY((!\inst1|cpu|F_pc_plus_one[10]~21\) # (!\inst1|cpu|F_pc\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|F_pc\(11),
	datad => VCC,
	cin => \inst1|cpu|F_pc_plus_one[10]~21\,
	combout => \inst1|cpu|F_pc_plus_one[11]~22_combout\,
	cout => \inst1|cpu|F_pc_plus_one[11]~23\);

-- Location: FF_X65_Y44_N11
\inst1|cpu|E_src1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_src1[13]~15_combout\,
	asdata => \inst1|cpu|F_pc_plus_one[11]~22_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|R_src1~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src1\(13));

-- Location: LCCOMB_X69_Y43_N12
\inst1|cpu|Add1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add1~28_combout\ = ((\inst1|cpu|E_src2\(14) $ (\inst1|cpu|E_src1\(14) $ (\inst1|cpu|Add1~27\)))) # (GND)
-- \inst1|cpu|Add1~29\ = CARRY((\inst1|cpu|E_src2\(14) & (\inst1|cpu|E_src1\(14) & !\inst1|cpu|Add1~27\)) # (!\inst1|cpu|E_src2\(14) & ((\inst1|cpu|E_src1\(14)) # (!\inst1|cpu|Add1~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src2\(14),
	datab => \inst1|cpu|E_src1\(14),
	datad => VCC,
	cin => \inst1|cpu|Add1~27\,
	combout => \inst1|cpu|Add1~28_combout\,
	cout => \inst1|cpu|Add1~29\);

-- Location: LCCOMB_X68_Y43_N12
\inst1|cpu|Add2~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add2~28_combout\ = ((\inst1|cpu|E_src1\(14) $ (\inst1|cpu|E_src2\(14) $ (!\inst1|cpu|Add2~27\)))) # (GND)
-- \inst1|cpu|Add2~29\ = CARRY((\inst1|cpu|E_src1\(14) & ((\inst1|cpu|E_src2\(14)) # (!\inst1|cpu|Add2~27\))) # (!\inst1|cpu|E_src1\(14) & (\inst1|cpu|E_src2\(14) & !\inst1|cpu|Add2~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src1\(14),
	datab => \inst1|cpu|E_src2\(14),
	datad => VCC,
	cin => \inst1|cpu|Add2~27\,
	combout => \inst1|cpu|Add2~28_combout\,
	cout => \inst1|cpu|Add2~29\);

-- Location: LCCOMB_X67_Y43_N30
\inst1|cpu|F_pc[12]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc[12]~12_combout\ = (\inst1|cpu|E_alu_sub~q\ & (\inst1|cpu|Add1~28_combout\)) # (!\inst1|cpu|E_alu_sub~q\ & ((\inst1|cpu|Add2~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_alu_sub~q\,
	datab => \inst1|cpu|Add1~28_combout\,
	datad => \inst1|cpu|Add2~28_combout\,
	combout => \inst1|cpu|F_pc[12]~12_combout\);

-- Location: FF_X67_Y43_N31
\inst1|cpu|F_pc[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|F_pc[12]~12_combout\,
	asdata => \inst1|cpu|F_pc_plus_one[12]~24_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|ALT_INV_W_status_reg_pie_inst_nxt~2_combout\,
	sload => \inst1|cpu|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	ena => \inst1|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|F_pc\(12));

-- Location: LCCOMB_X66_Y43_N30
\inst1|cpu|F_pc_plus_one[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc_plus_one[12]~24_combout\ = (\inst1|cpu|F_pc\(12) & (\inst1|cpu|F_pc_plus_one[11]~23\ $ (GND))) # (!\inst1|cpu|F_pc\(12) & (!\inst1|cpu|F_pc_plus_one[11]~23\ & VCC))
-- \inst1|cpu|F_pc_plus_one[12]~25\ = CARRY((\inst1|cpu|F_pc\(12) & !\inst1|cpu|F_pc_plus_one[11]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|F_pc\(12),
	datad => VCC,
	cin => \inst1|cpu|F_pc_plus_one[11]~23\,
	combout => \inst1|cpu|F_pc_plus_one[12]~24_combout\,
	cout => \inst1|cpu|F_pc_plus_one[12]~25\);

-- Location: FF_X70_Y44_N31
\inst1|cpu|E_src1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_src1[14]~14_combout\,
	asdata => \inst1|cpu|F_pc_plus_one[12]~24_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|R_src1~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src1\(14));

-- Location: LCCOMB_X69_Y43_N14
\inst1|cpu|Add1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add1~30_combout\ = (\inst1|cpu|E_src1\(15) & ((\inst1|cpu|E_src2\(15) & (!\inst1|cpu|Add1~29\)) # (!\inst1|cpu|E_src2\(15) & (\inst1|cpu|Add1~29\ & VCC)))) # (!\inst1|cpu|E_src1\(15) & ((\inst1|cpu|E_src2\(15) & ((\inst1|cpu|Add1~29\) # (GND))) 
-- # (!\inst1|cpu|E_src2\(15) & (!\inst1|cpu|Add1~29\))))
-- \inst1|cpu|Add1~31\ = CARRY((\inst1|cpu|E_src1\(15) & (\inst1|cpu|E_src2\(15) & !\inst1|cpu|Add1~29\)) # (!\inst1|cpu|E_src1\(15) & ((\inst1|cpu|E_src2\(15)) # (!\inst1|cpu|Add1~29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src1\(15),
	datab => \inst1|cpu|E_src2\(15),
	datad => VCC,
	cin => \inst1|cpu|Add1~29\,
	combout => \inst1|cpu|Add1~30_combout\,
	cout => \inst1|cpu|Add1~31\);

-- Location: LCCOMB_X69_Y43_N16
\inst1|cpu|Add1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add1~32_combout\ = ((\inst1|cpu|E_src2\(16) $ (\inst1|cpu|E_src1\(16) $ (\inst1|cpu|Add1~31\)))) # (GND)
-- \inst1|cpu|Add1~33\ = CARRY((\inst1|cpu|E_src2\(16) & (\inst1|cpu|E_src1\(16) & !\inst1|cpu|Add1~31\)) # (!\inst1|cpu|E_src2\(16) & ((\inst1|cpu|E_src1\(16)) # (!\inst1|cpu|Add1~31\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src2\(16),
	datab => \inst1|cpu|E_src1\(16),
	datad => VCC,
	cin => \inst1|cpu|Add1~31\,
	combout => \inst1|cpu|Add1~32_combout\,
	cout => \inst1|cpu|Add1~33\);

-- Location: LCCOMB_X68_Y43_N14
\inst1|cpu|Add2~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add2~30_combout\ = (\inst1|cpu|E_src1\(15) & ((\inst1|cpu|E_src2\(15) & (\inst1|cpu|Add2~29\ & VCC)) # (!\inst1|cpu|E_src2\(15) & (!\inst1|cpu|Add2~29\)))) # (!\inst1|cpu|E_src1\(15) & ((\inst1|cpu|E_src2\(15) & (!\inst1|cpu|Add2~29\)) # 
-- (!\inst1|cpu|E_src2\(15) & ((\inst1|cpu|Add2~29\) # (GND)))))
-- \inst1|cpu|Add2~31\ = CARRY((\inst1|cpu|E_src1\(15) & (!\inst1|cpu|E_src2\(15) & !\inst1|cpu|Add2~29\)) # (!\inst1|cpu|E_src1\(15) & ((!\inst1|cpu|Add2~29\) # (!\inst1|cpu|E_src2\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src1\(15),
	datab => \inst1|cpu|E_src2\(15),
	datad => VCC,
	cin => \inst1|cpu|Add2~29\,
	combout => \inst1|cpu|Add2~30_combout\,
	cout => \inst1|cpu|Add2~31\);

-- Location: LCCOMB_X68_Y43_N16
\inst1|cpu|Add2~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add2~32_combout\ = ((\inst1|cpu|E_src1\(16) $ (\inst1|cpu|E_src2\(16) $ (!\inst1|cpu|Add2~31\)))) # (GND)
-- \inst1|cpu|Add2~33\ = CARRY((\inst1|cpu|E_src1\(16) & ((\inst1|cpu|E_src2\(16)) # (!\inst1|cpu|Add2~31\))) # (!\inst1|cpu|E_src1\(16) & (\inst1|cpu|E_src2\(16) & !\inst1|cpu|Add2~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src1\(16),
	datab => \inst1|cpu|E_src2\(16),
	datad => VCC,
	cin => \inst1|cpu|Add2~31\,
	combout => \inst1|cpu|Add2~32_combout\,
	cout => \inst1|cpu|Add2~33\);

-- Location: LCCOMB_X65_Y43_N20
\inst1|cpu|F_pc[14]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc[14]~10_combout\ = (\inst1|cpu|E_alu_sub~q\ & (\inst1|cpu|Add1~32_combout\)) # (!\inst1|cpu|E_alu_sub~q\ & ((\inst1|cpu|Add2~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_alu_sub~q\,
	datab => \inst1|cpu|Add1~32_combout\,
	datad => \inst1|cpu|Add2~32_combout\,
	combout => \inst1|cpu|F_pc[14]~10_combout\);

-- Location: FF_X65_Y43_N21
\inst1|cpu|F_pc[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|F_pc[14]~10_combout\,
	asdata => \inst1|cpu|F_pc_plus_one[14]~28_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|ALT_INV_W_status_reg_pie_inst_nxt~2_combout\,
	sload => \inst1|cpu|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	ena => \inst1|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|F_pc\(14));

-- Location: LCCOMB_X65_Y43_N14
\inst1|cpu|F_pc[13]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc[13]~11_combout\ = (\inst1|cpu|E_alu_sub~q\ & ((\inst1|cpu|Add1~30_combout\))) # (!\inst1|cpu|E_alu_sub~q\ & (\inst1|cpu|Add2~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_alu_sub~q\,
	datab => \inst1|cpu|Add2~30_combout\,
	datad => \inst1|cpu|Add1~30_combout\,
	combout => \inst1|cpu|F_pc[13]~11_combout\);

-- Location: LCCOMB_X66_Y42_N0
\inst1|cpu|F_pc_plus_one[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc_plus_one[13]~26_combout\ = (\inst1|cpu|F_pc\(13) & (!\inst1|cpu|F_pc_plus_one[12]~25\)) # (!\inst1|cpu|F_pc\(13) & ((\inst1|cpu|F_pc_plus_one[12]~25\) # (GND)))
-- \inst1|cpu|F_pc_plus_one[13]~27\ = CARRY((!\inst1|cpu|F_pc_plus_one[12]~25\) # (!\inst1|cpu|F_pc\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|F_pc\(13),
	datad => VCC,
	cin => \inst1|cpu|F_pc_plus_one[12]~25\,
	combout => \inst1|cpu|F_pc_plus_one[13]~26_combout\,
	cout => \inst1|cpu|F_pc_plus_one[13]~27\);

-- Location: FF_X65_Y43_N15
\inst1|cpu|F_pc[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|F_pc[13]~11_combout\,
	asdata => \inst1|cpu|F_pc_plus_one[13]~26_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|ALT_INV_W_status_reg_pie_inst_nxt~2_combout\,
	sload => \inst1|cpu|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	ena => \inst1|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|F_pc\(13));

-- Location: LCCOMB_X66_Y42_N2
\inst1|cpu|F_pc_plus_one[14]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc_plus_one[14]~28_combout\ = (\inst1|cpu|F_pc\(14) & (\inst1|cpu|F_pc_plus_one[13]~27\ $ (GND))) # (!\inst1|cpu|F_pc\(14) & (!\inst1|cpu|F_pc_plus_one[13]~27\ & VCC))
-- \inst1|cpu|F_pc_plus_one[14]~29\ = CARRY((\inst1|cpu|F_pc\(14) & !\inst1|cpu|F_pc_plus_one[13]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|F_pc\(14),
	datad => VCC,
	cin => \inst1|cpu|F_pc_plus_one[13]~27\,
	combout => \inst1|cpu|F_pc_plus_one[14]~28_combout\,
	cout => \inst1|cpu|F_pc_plus_one[14]~29\);

-- Location: FF_X66_Y44_N15
\inst1|cpu|E_src1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_src1[16]~12_combout\,
	asdata => \inst1|cpu|F_pc_plus_one[14]~28_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|R_src1~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src1\(16));

-- Location: LCCOMB_X65_Y43_N12
\inst1|cpu|E_logic_result[16]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_logic_result[16]~17_combout\ = (\inst1|cpu|E_src2\(16) & (\inst1|cpu|R_logic_op\(1) $ (((\inst1|cpu|E_src1\(16) & \inst1|cpu|R_logic_op\(0)))))) # (!\inst1|cpu|E_src2\(16) & ((\inst1|cpu|E_src1\(16) & ((\inst1|cpu|R_logic_op\(1)))) # 
-- (!\inst1|cpu|E_src1\(16) & (!\inst1|cpu|R_logic_op\(0) & !\inst1|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src2\(16),
	datab => \inst1|cpu|E_src1\(16),
	datac => \inst1|cpu|R_logic_op\(0),
	datad => \inst1|cpu|R_logic_op\(1),
	combout => \inst1|cpu|E_logic_result[16]~17_combout\);

-- Location: LCCOMB_X65_Y43_N0
\inst1|cpu|E_logic_result[15]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_logic_result[15]~18_combout\ = (\inst1|cpu|E_src2\(15) & (\inst1|cpu|R_logic_op\(1) $ (((\inst1|cpu|R_logic_op\(0) & \inst1|cpu|E_src1\(15)))))) # (!\inst1|cpu|E_src2\(15) & ((\inst1|cpu|E_src1\(15) & ((\inst1|cpu|R_logic_op\(1)))) # 
-- (!\inst1|cpu|E_src1\(15) & (!\inst1|cpu|R_logic_op\(0) & !\inst1|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_logic_op\(0),
	datab => \inst1|cpu|E_src2\(15),
	datac => \inst1|cpu|E_src1\(15),
	datad => \inst1|cpu|R_logic_op\(1),
	combout => \inst1|cpu|E_logic_result[15]~18_combout\);

-- Location: LCCOMB_X66_Y44_N28
\inst1|cpu|E_src1[17]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_src1[17]~11_combout\ = (\inst1|cpu|R_src1~10_combout\ & ((\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(17)))) # (!\inst1|cpu|R_src1~10_combout\ & (\inst1|cpu|D_iw\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(21),
	datab => \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(17),
	datad => \inst1|cpu|R_src1~10_combout\,
	combout => \inst1|cpu|E_src1[17]~11_combout\);

-- Location: LCCOMB_X68_Y43_N18
\inst1|cpu|Add2~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add2~34_combout\ = (\inst1|cpu|E_src2\(17) & ((\inst1|cpu|E_src1\(17) & (\inst1|cpu|Add2~33\ & VCC)) # (!\inst1|cpu|E_src1\(17) & (!\inst1|cpu|Add2~33\)))) # (!\inst1|cpu|E_src2\(17) & ((\inst1|cpu|E_src1\(17) & (!\inst1|cpu|Add2~33\)) # 
-- (!\inst1|cpu|E_src1\(17) & ((\inst1|cpu|Add2~33\) # (GND)))))
-- \inst1|cpu|Add2~35\ = CARRY((\inst1|cpu|E_src2\(17) & (!\inst1|cpu|E_src1\(17) & !\inst1|cpu|Add2~33\)) # (!\inst1|cpu|E_src2\(17) & ((!\inst1|cpu|Add2~33\) # (!\inst1|cpu|E_src1\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src2\(17),
	datab => \inst1|cpu|E_src1\(17),
	datad => VCC,
	cin => \inst1|cpu|Add2~33\,
	combout => \inst1|cpu|Add2~34_combout\,
	cout => \inst1|cpu|Add2~35\);

-- Location: LCCOMB_X65_Y43_N10
\inst1|cpu|F_pc[15]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc[15]~9_combout\ = (\inst1|cpu|E_alu_sub~q\ & ((\inst1|cpu|Add1~34_combout\))) # (!\inst1|cpu|E_alu_sub~q\ & (\inst1|cpu|Add2~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_alu_sub~q\,
	datab => \inst1|cpu|Add2~34_combout\,
	datad => \inst1|cpu|Add1~34_combout\,
	combout => \inst1|cpu|F_pc[15]~9_combout\);

-- Location: FF_X65_Y43_N11
\inst1|cpu|F_pc[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|F_pc[15]~9_combout\,
	asdata => \inst1|cpu|F_pc_plus_one[15]~30_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|ALT_INV_W_status_reg_pie_inst_nxt~2_combout\,
	sload => \inst1|cpu|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	ena => \inst1|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|F_pc\(15));

-- Location: LCCOMB_X66_Y42_N4
\inst1|cpu|F_pc_plus_one[15]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc_plus_one[15]~30_combout\ = (\inst1|cpu|F_pc\(15) & (!\inst1|cpu|F_pc_plus_one[14]~29\)) # (!\inst1|cpu|F_pc\(15) & ((\inst1|cpu|F_pc_plus_one[14]~29\) # (GND)))
-- \inst1|cpu|F_pc_plus_one[15]~31\ = CARRY((!\inst1|cpu|F_pc_plus_one[14]~29\) # (!\inst1|cpu|F_pc\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|F_pc\(15),
	datad => VCC,
	cin => \inst1|cpu|F_pc_plus_one[14]~29\,
	combout => \inst1|cpu|F_pc_plus_one[15]~30_combout\,
	cout => \inst1|cpu|F_pc_plus_one[15]~31\);

-- Location: FF_X66_Y44_N29
\inst1|cpu|E_src1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_src1[17]~11_combout\,
	asdata => \inst1|cpu|F_pc_plus_one[15]~30_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|R_src1~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src1\(17));

-- Location: LCCOMB_X66_Y44_N8
\inst1|cpu|E_logic_result[17]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_logic_result[17]~16_combout\ = (\inst1|cpu|E_src1\(17) & (\inst1|cpu|R_logic_op\(1) $ (((\inst1|cpu|E_src2\(17) & \inst1|cpu|R_logic_op\(0)))))) # (!\inst1|cpu|E_src1\(17) & ((\inst1|cpu|R_logic_op\(1) & (\inst1|cpu|E_src2\(17))) # 
-- (!\inst1|cpu|R_logic_op\(1) & (!\inst1|cpu|E_src2\(17) & !\inst1|cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_logic_op\(1),
	datab => \inst1|cpu|E_src1\(17),
	datac => \inst1|cpu|E_src2\(17),
	datad => \inst1|cpu|R_logic_op\(0),
	combout => \inst1|cpu|E_logic_result[17]~16_combout\);

-- Location: LCCOMB_X66_Y44_N2
\inst1|cpu|E_src1[18]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_src1[18]~10_combout\ = (\inst1|cpu|R_src1~10_combout\ & ((\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(18)))) # (!\inst1|cpu|R_src1~10_combout\ & (\inst1|cpu|D_iw\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(22),
	datab => \inst1|cpu|R_src1~10_combout\,
	datad => \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(18),
	combout => \inst1|cpu|E_src1[18]~10_combout\);

-- Location: LCCOMB_X68_Y43_N20
\inst1|cpu|Add2~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add2~36_combout\ = ((\inst1|cpu|E_src2\(18) $ (\inst1|cpu|E_src1\(18) $ (!\inst1|cpu|Add2~35\)))) # (GND)
-- \inst1|cpu|Add2~37\ = CARRY((\inst1|cpu|E_src2\(18) & ((\inst1|cpu|E_src1\(18)) # (!\inst1|cpu|Add2~35\))) # (!\inst1|cpu|E_src2\(18) & (\inst1|cpu|E_src1\(18) & !\inst1|cpu|Add2~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src2\(18),
	datab => \inst1|cpu|E_src1\(18),
	datad => VCC,
	cin => \inst1|cpu|Add2~35\,
	combout => \inst1|cpu|Add2~36_combout\,
	cout => \inst1|cpu|Add2~37\);

-- Location: LCCOMB_X65_Y43_N16
\inst1|cpu|F_pc[16]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc[16]~8_combout\ = (\inst1|cpu|E_alu_sub~q\ & (\inst1|cpu|Add1~36_combout\)) # (!\inst1|cpu|E_alu_sub~q\ & ((\inst1|cpu|Add2~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Add1~36_combout\,
	datab => \inst1|cpu|Add2~36_combout\,
	datad => \inst1|cpu|E_alu_sub~q\,
	combout => \inst1|cpu|F_pc[16]~8_combout\);

-- Location: FF_X65_Y43_N17
\inst1|cpu|F_pc[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|F_pc[16]~8_combout\,
	asdata => \inst1|cpu|F_pc_plus_one[16]~32_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|ALT_INV_W_status_reg_pie_inst_nxt~2_combout\,
	sload => \inst1|cpu|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	ena => \inst1|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|F_pc\(16));

-- Location: LCCOMB_X66_Y42_N6
\inst1|cpu|F_pc_plus_one[16]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc_plus_one[16]~32_combout\ = (\inst1|cpu|F_pc\(16) & (\inst1|cpu|F_pc_plus_one[15]~31\ $ (GND))) # (!\inst1|cpu|F_pc\(16) & (!\inst1|cpu|F_pc_plus_one[15]~31\ & VCC))
-- \inst1|cpu|F_pc_plus_one[16]~33\ = CARRY((\inst1|cpu|F_pc\(16) & !\inst1|cpu|F_pc_plus_one[15]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|F_pc\(16),
	datad => VCC,
	cin => \inst1|cpu|F_pc_plus_one[15]~31\,
	combout => \inst1|cpu|F_pc_plus_one[16]~32_combout\,
	cout => \inst1|cpu|F_pc_plus_one[16]~33\);

-- Location: FF_X66_Y44_N3
\inst1|cpu|E_src1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_src1[18]~10_combout\,
	asdata => \inst1|cpu|F_pc_plus_one[16]~32_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|R_src1~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src1\(18));

-- Location: LCCOMB_X66_Y44_N30
\inst1|cpu|E_logic_result[18]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_logic_result[18]~15_combout\ = (\inst1|cpu|E_src1\(18) & (\inst1|cpu|R_logic_op\(1) $ (((\inst1|cpu|E_src2\(18) & \inst1|cpu|R_logic_op\(0)))))) # (!\inst1|cpu|E_src1\(18) & ((\inst1|cpu|R_logic_op\(1) & (\inst1|cpu|E_src2\(18))) # 
-- (!\inst1|cpu|R_logic_op\(1) & (!\inst1|cpu|E_src2\(18) & !\inst1|cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_logic_op\(1),
	datab => \inst1|cpu|E_src1\(18),
	datac => \inst1|cpu|E_src2\(18),
	datad => \inst1|cpu|R_logic_op\(0),
	combout => \inst1|cpu|E_logic_result[18]~15_combout\);

-- Location: LCCOMB_X65_Y43_N22
\inst1|cpu|Equal122~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Equal122~3_combout\ = (!\inst1|cpu|E_logic_result[16]~17_combout\ & (!\inst1|cpu|E_logic_result[15]~18_combout\ & (!\inst1|cpu|E_logic_result[17]~16_combout\ & !\inst1|cpu|E_logic_result[18]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_logic_result[16]~17_combout\,
	datab => \inst1|cpu|E_logic_result[15]~18_combout\,
	datac => \inst1|cpu|E_logic_result[17]~16_combout\,
	datad => \inst1|cpu|E_logic_result[18]~15_combout\,
	combout => \inst1|cpu|Equal122~3_combout\);

-- Location: LCCOMB_X66_Y45_N12
\inst1|cpu|E_src2[22]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_src2[22]~6_combout\ = (\inst1|cpu|R_src2_use_imm~q\ & ((\inst1|cpu|D_iw\(21)))) # (!\inst1|cpu|R_src2_use_imm~q\ & (\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(22),
	datab => \inst1|cpu|R_src2_use_imm~q\,
	datad => \inst1|cpu|D_iw\(21),
	combout => \inst1|cpu|E_src2[22]~6_combout\);

-- Location: FF_X66_Y45_N13
\inst1|cpu|E_src2[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_src2[22]~6_combout\,
	asdata => \inst1|cpu|D_iw\(12),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|R_src2_hi~0_combout\,
	sload => \inst1|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src2\(22));

-- Location: LCCOMB_X70_Y42_N14
\inst1|cpu|E_logic_result[22]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_logic_result[22]~11_combout\ = (\inst1|cpu|E_src1\(22) & (\inst1|cpu|R_logic_op\(1) $ (((\inst1|cpu|E_src2\(22) & \inst1|cpu|R_logic_op\(0)))))) # (!\inst1|cpu|E_src1\(22) & ((\inst1|cpu|E_src2\(22) & (\inst1|cpu|R_logic_op\(1))) # 
-- (!\inst1|cpu|E_src2\(22) & (!\inst1|cpu|R_logic_op\(1) & !\inst1|cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src1\(22),
	datab => \inst1|cpu|E_src2\(22),
	datac => \inst1|cpu|R_logic_op\(1),
	datad => \inst1|cpu|R_logic_op\(0),
	combout => \inst1|cpu|E_logic_result[22]~11_combout\);

-- Location: LCCOMB_X66_Y45_N26
\inst1|cpu|E_src2[19]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_src2[19]~9_combout\ = (\inst1|cpu|R_src2_use_imm~q\ & (\inst1|cpu|D_iw\(21))) # (!\inst1|cpu|R_src2_use_imm~q\ & ((\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(21),
	datab => \inst1|cpu|R_src2_use_imm~q\,
	datad => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(19),
	combout => \inst1|cpu|E_src2[19]~9_combout\);

-- Location: FF_X66_Y45_N27
\inst1|cpu|E_src2[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_src2[19]~9_combout\,
	asdata => \inst1|cpu|D_iw\(9),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|R_src2_hi~0_combout\,
	sload => \inst1|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src2\(19));

-- Location: LCCOMB_X67_Y44_N0
\inst1|cpu|E_src1[19]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_src1[19]~9_combout\ = (\inst1|cpu|R_src1~10_combout\ & (\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(19))) # (!\inst1|cpu|R_src1~10_combout\ & ((\inst1|cpu|D_iw\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(19),
	datab => \inst1|cpu|D_iw\(23),
	datad => \inst1|cpu|R_src1~10_combout\,
	combout => \inst1|cpu|E_src1[19]~9_combout\);

-- Location: LCCOMB_X69_Y43_N18
\inst1|cpu|Add1~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add1~34_combout\ = (\inst1|cpu|E_src2\(17) & ((\inst1|cpu|E_src1\(17) & (!\inst1|cpu|Add1~33\)) # (!\inst1|cpu|E_src1\(17) & ((\inst1|cpu|Add1~33\) # (GND))))) # (!\inst1|cpu|E_src2\(17) & ((\inst1|cpu|E_src1\(17) & (\inst1|cpu|Add1~33\ & VCC)) 
-- # (!\inst1|cpu|E_src1\(17) & (!\inst1|cpu|Add1~33\))))
-- \inst1|cpu|Add1~35\ = CARRY((\inst1|cpu|E_src2\(17) & ((!\inst1|cpu|Add1~33\) # (!\inst1|cpu|E_src1\(17)))) # (!\inst1|cpu|E_src2\(17) & (!\inst1|cpu|E_src1\(17) & !\inst1|cpu|Add1~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src2\(17),
	datab => \inst1|cpu|E_src1\(17),
	datad => VCC,
	cin => \inst1|cpu|Add1~33\,
	combout => \inst1|cpu|Add1~34_combout\,
	cout => \inst1|cpu|Add1~35\);

-- Location: LCCOMB_X69_Y43_N20
\inst1|cpu|Add1~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add1~36_combout\ = ((\inst1|cpu|E_src2\(18) $ (\inst1|cpu|E_src1\(18) $ (\inst1|cpu|Add1~35\)))) # (GND)
-- \inst1|cpu|Add1~37\ = CARRY((\inst1|cpu|E_src2\(18) & (\inst1|cpu|E_src1\(18) & !\inst1|cpu|Add1~35\)) # (!\inst1|cpu|E_src2\(18) & ((\inst1|cpu|E_src1\(18)) # (!\inst1|cpu|Add1~35\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src2\(18),
	datab => \inst1|cpu|E_src1\(18),
	datad => VCC,
	cin => \inst1|cpu|Add1~35\,
	combout => \inst1|cpu|Add1~36_combout\,
	cout => \inst1|cpu|Add1~37\);

-- Location: LCCOMB_X69_Y43_N22
\inst1|cpu|Add1~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add1~38_combout\ = (\inst1|cpu|E_src1\(19) & ((\inst1|cpu|E_src2\(19) & (!\inst1|cpu|Add1~37\)) # (!\inst1|cpu|E_src2\(19) & (\inst1|cpu|Add1~37\ & VCC)))) # (!\inst1|cpu|E_src1\(19) & ((\inst1|cpu|E_src2\(19) & ((\inst1|cpu|Add1~37\) # (GND))) 
-- # (!\inst1|cpu|E_src2\(19) & (!\inst1|cpu|Add1~37\))))
-- \inst1|cpu|Add1~39\ = CARRY((\inst1|cpu|E_src1\(19) & (\inst1|cpu|E_src2\(19) & !\inst1|cpu|Add1~37\)) # (!\inst1|cpu|E_src1\(19) & ((\inst1|cpu|E_src2\(19)) # (!\inst1|cpu|Add1~37\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src1\(19),
	datab => \inst1|cpu|E_src2\(19),
	datad => VCC,
	cin => \inst1|cpu|Add1~37\,
	combout => \inst1|cpu|Add1~38_combout\,
	cout => \inst1|cpu|Add1~39\);

-- Location: LCCOMB_X68_Y43_N22
\inst1|cpu|Add2~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add2~38_combout\ = (\inst1|cpu|E_src1\(19) & ((\inst1|cpu|E_src2\(19) & (\inst1|cpu|Add2~37\ & VCC)) # (!\inst1|cpu|E_src2\(19) & (!\inst1|cpu|Add2~37\)))) # (!\inst1|cpu|E_src1\(19) & ((\inst1|cpu|E_src2\(19) & (!\inst1|cpu|Add2~37\)) # 
-- (!\inst1|cpu|E_src2\(19) & ((\inst1|cpu|Add2~37\) # (GND)))))
-- \inst1|cpu|Add2~39\ = CARRY((\inst1|cpu|E_src1\(19) & (!\inst1|cpu|E_src2\(19) & !\inst1|cpu|Add2~37\)) # (!\inst1|cpu|E_src1\(19) & ((!\inst1|cpu|Add2~37\) # (!\inst1|cpu|E_src2\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src1\(19),
	datab => \inst1|cpu|E_src2\(19),
	datad => VCC,
	cin => \inst1|cpu|Add2~37\,
	combout => \inst1|cpu|Add2~38_combout\,
	cout => \inst1|cpu|Add2~39\);

-- Location: LCCOMB_X67_Y43_N20
\inst1|cpu|F_pc[17]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc[17]~7_combout\ = (\inst1|cpu|E_alu_sub~q\ & (\inst1|cpu|Add1~38_combout\)) # (!\inst1|cpu|E_alu_sub~q\ & ((\inst1|cpu|Add2~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Add1~38_combout\,
	datab => \inst1|cpu|Add2~38_combout\,
	datad => \inst1|cpu|E_alu_sub~q\,
	combout => \inst1|cpu|F_pc[17]~7_combout\);

-- Location: FF_X67_Y43_N21
\inst1|cpu|F_pc[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|F_pc[17]~7_combout\,
	asdata => \inst1|cpu|F_pc_plus_one[17]~34_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|ALT_INV_W_status_reg_pie_inst_nxt~2_combout\,
	sload => \inst1|cpu|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	ena => \inst1|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|F_pc\(17));

-- Location: LCCOMB_X66_Y42_N8
\inst1|cpu|F_pc_plus_one[17]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc_plus_one[17]~34_combout\ = (\inst1|cpu|F_pc\(17) & (!\inst1|cpu|F_pc_plus_one[16]~33\)) # (!\inst1|cpu|F_pc\(17) & ((\inst1|cpu|F_pc_plus_one[16]~33\) # (GND)))
-- \inst1|cpu|F_pc_plus_one[17]~35\ = CARRY((!\inst1|cpu|F_pc_plus_one[16]~33\) # (!\inst1|cpu|F_pc\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|F_pc\(17),
	datad => VCC,
	cin => \inst1|cpu|F_pc_plus_one[16]~33\,
	combout => \inst1|cpu|F_pc_plus_one[17]~34_combout\,
	cout => \inst1|cpu|F_pc_plus_one[17]~35\);

-- Location: FF_X67_Y44_N1
\inst1|cpu|E_src1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_src1[19]~9_combout\,
	asdata => \inst1|cpu|F_pc_plus_one[17]~34_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|R_src1~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src1\(19));

-- Location: LCCOMB_X70_Y42_N12
\inst1|cpu|E_logic_result[19]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_logic_result[19]~14_combout\ = (\inst1|cpu|E_src2\(19) & (\inst1|cpu|R_logic_op\(1) $ (((\inst1|cpu|R_logic_op\(0) & \inst1|cpu|E_src1\(19)))))) # (!\inst1|cpu|E_src2\(19) & ((\inst1|cpu|R_logic_op\(1) & ((\inst1|cpu|E_src1\(19)))) # 
-- (!\inst1|cpu|R_logic_op\(1) & (!\inst1|cpu|R_logic_op\(0) & !\inst1|cpu|E_src1\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_logic_op\(0),
	datab => \inst1|cpu|E_src2\(19),
	datac => \inst1|cpu|R_logic_op\(1),
	datad => \inst1|cpu|E_src1\(19),
	combout => \inst1|cpu|E_logic_result[19]~14_combout\);

-- Location: LCCOMB_X70_Y42_N20
\inst1|cpu|Equal122~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Equal122~2_combout\ = (!\inst1|cpu|E_logic_result[20]~13_combout\ & (!\inst1|cpu|E_logic_result[21]~12_combout\ & (!\inst1|cpu|E_logic_result[22]~11_combout\ & !\inst1|cpu|E_logic_result[19]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_logic_result[20]~13_combout\,
	datab => \inst1|cpu|E_logic_result[21]~12_combout\,
	datac => \inst1|cpu|E_logic_result[22]~11_combout\,
	datad => \inst1|cpu|E_logic_result[19]~14_combout\,
	combout => \inst1|cpu|Equal122~2_combout\);

-- Location: LCCOMB_X68_Y42_N28
\inst1|cpu|E_logic_result[28]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_logic_result[28]~6_combout\ = (\inst1|cpu|E_src2\(28) & (\inst1|cpu|R_logic_op\(1) $ (((\inst1|cpu|E_src1\(28) & \inst1|cpu|R_logic_op\(0)))))) # (!\inst1|cpu|E_src2\(28) & ((\inst1|cpu|E_src1\(28) & (\inst1|cpu|R_logic_op\(1))) # 
-- (!\inst1|cpu|E_src1\(28) & (!\inst1|cpu|R_logic_op\(1) & !\inst1|cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src2\(28),
	datab => \inst1|cpu|E_src1\(28),
	datac => \inst1|cpu|R_logic_op\(1),
	datad => \inst1|cpu|R_logic_op\(0),
	combout => \inst1|cpu|E_logic_result[28]~6_combout\);

-- Location: LCCOMB_X67_Y44_N22
\inst1|cpu|E_src1[27]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_src1[27]~1_combout\ = (\inst1|cpu|R_src1~10_combout\ & ((\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(27)))) # (!\inst1|cpu|R_src1~10_combout\ & (\inst1|cpu|D_iw\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(31),
	datab => \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(27),
	datad => \inst1|cpu|R_src1~10_combout\,
	combout => \inst1|cpu|E_src1[27]~1_combout\);

-- Location: LCCOMB_X65_Y46_N12
\inst1|cpu|E_src2[26]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_src2[26]~2_combout\ = (\inst1|cpu|R_src2_use_imm~q\ & ((\inst1|cpu|D_iw\(21)))) # (!\inst1|cpu|R_src2_use_imm~q\ & (\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(26),
	datab => \inst1|cpu|R_src2_use_imm~q\,
	datad => \inst1|cpu|D_iw\(21),
	combout => \inst1|cpu|E_src2[26]~2_combout\);

-- Location: FF_X65_Y46_N13
\inst1|cpu|E_src2[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_src2[26]~2_combout\,
	asdata => \inst1|cpu|D_iw\(16),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|R_src2_hi~0_combout\,
	sload => \inst1|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src2\(26));

-- Location: LCCOMB_X66_Y45_N16
\inst1|cpu|E_src2[24]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_src2[24]~4_combout\ = (\inst1|cpu|R_src2_use_imm~q\ & ((\inst1|cpu|D_iw\(21)))) # (!\inst1|cpu|R_src2_use_imm~q\ & (\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(24),
	datab => \inst1|cpu|R_src2_use_imm~q\,
	datad => \inst1|cpu|D_iw\(21),
	combout => \inst1|cpu|E_src2[24]~4_combout\);

-- Location: FF_X66_Y45_N17
\inst1|cpu|E_src2[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_src2[24]~4_combout\,
	asdata => \inst1|cpu|D_iw\(14),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|R_src2_hi~0_combout\,
	sload => \inst1|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src2\(24));

-- Location: LCCOMB_X65_Y44_N0
\inst1|cpu|E_src1[23]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_src1[23]~5_combout\ = (\inst1|cpu|R_src1~10_combout\ & ((\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(23)))) # (!\inst1|cpu|R_src1~10_combout\ & (\inst1|cpu|D_iw\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(27),
	datab => \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(23),
	datad => \inst1|cpu|R_src1~10_combout\,
	combout => \inst1|cpu|E_src1[23]~5_combout\);

-- Location: LCCOMB_X66_Y44_N0
\inst1|cpu|E_src1[21]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_src1[21]~7_combout\ = (\inst1|cpu|R_src1~10_combout\ & ((\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(21)))) # (!\inst1|cpu|R_src1~10_combout\ & (\inst1|cpu|D_iw\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(25),
	datab => \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(21),
	datad => \inst1|cpu|R_src1~10_combout\,
	combout => \inst1|cpu|E_src1[21]~7_combout\);

-- Location: LCCOMB_X70_Y44_N20
\inst1|cpu|E_src1[20]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_src1[20]~8_combout\ = (\inst1|cpu|R_src1~10_combout\ & (\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(20))) # (!\inst1|cpu|R_src1~10_combout\ & ((\inst1|cpu|D_iw\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(20),
	datab => \inst1|cpu|D_iw\(24),
	datad => \inst1|cpu|R_src1~10_combout\,
	combout => \inst1|cpu|E_src1[20]~8_combout\);

-- Location: LCCOMB_X68_Y43_N24
\inst1|cpu|Add2~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add2~40_combout\ = ((\inst1|cpu|E_src1\(20) $ (\inst1|cpu|E_src2\(20) $ (!\inst1|cpu|Add2~39\)))) # (GND)
-- \inst1|cpu|Add2~41\ = CARRY((\inst1|cpu|E_src1\(20) & ((\inst1|cpu|E_src2\(20)) # (!\inst1|cpu|Add2~39\))) # (!\inst1|cpu|E_src1\(20) & (\inst1|cpu|E_src2\(20) & !\inst1|cpu|Add2~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src1\(20),
	datab => \inst1|cpu|E_src2\(20),
	datad => VCC,
	cin => \inst1|cpu|Add2~39\,
	combout => \inst1|cpu|Add2~40_combout\,
	cout => \inst1|cpu|Add2~41\);

-- Location: LCCOMB_X69_Y43_N24
\inst1|cpu|Add1~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add1~40_combout\ = ((\inst1|cpu|E_src2\(20) $ (\inst1|cpu|E_src1\(20) $ (\inst1|cpu|Add1~39\)))) # (GND)
-- \inst1|cpu|Add1~41\ = CARRY((\inst1|cpu|E_src2\(20) & (\inst1|cpu|E_src1\(20) & !\inst1|cpu|Add1~39\)) # (!\inst1|cpu|E_src2\(20) & ((\inst1|cpu|E_src1\(20)) # (!\inst1|cpu|Add1~39\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src2\(20),
	datab => \inst1|cpu|E_src1\(20),
	datad => VCC,
	cin => \inst1|cpu|Add1~39\,
	combout => \inst1|cpu|Add1~40_combout\,
	cout => \inst1|cpu|Add1~41\);

-- Location: LCCOMB_X67_Y43_N18
\inst1|cpu|F_pc[18]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc[18]~6_combout\ = (\inst1|cpu|E_alu_sub~q\ & ((\inst1|cpu|Add1~40_combout\))) # (!\inst1|cpu|E_alu_sub~q\ & (\inst1|cpu|Add2~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_alu_sub~q\,
	datab => \inst1|cpu|Add2~40_combout\,
	datad => \inst1|cpu|Add1~40_combout\,
	combout => \inst1|cpu|F_pc[18]~6_combout\);

-- Location: FF_X67_Y43_N19
\inst1|cpu|F_pc[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|F_pc[18]~6_combout\,
	asdata => \inst1|cpu|F_pc_plus_one[18]~36_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|ALT_INV_W_status_reg_pie_inst_nxt~2_combout\,
	sload => \inst1|cpu|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	ena => \inst1|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|F_pc\(18));

-- Location: LCCOMB_X66_Y42_N10
\inst1|cpu|F_pc_plus_one[18]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc_plus_one[18]~36_combout\ = (\inst1|cpu|F_pc\(18) & (\inst1|cpu|F_pc_plus_one[17]~35\ $ (GND))) # (!\inst1|cpu|F_pc\(18) & (!\inst1|cpu|F_pc_plus_one[17]~35\ & VCC))
-- \inst1|cpu|F_pc_plus_one[18]~37\ = CARRY((\inst1|cpu|F_pc\(18) & !\inst1|cpu|F_pc_plus_one[17]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|F_pc\(18),
	datad => VCC,
	cin => \inst1|cpu|F_pc_plus_one[17]~35\,
	combout => \inst1|cpu|F_pc_plus_one[18]~36_combout\,
	cout => \inst1|cpu|F_pc_plus_one[18]~37\);

-- Location: FF_X70_Y44_N21
\inst1|cpu|E_src1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_src1[20]~8_combout\,
	asdata => \inst1|cpu|F_pc_plus_one[18]~36_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|R_src1~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src1\(20));

-- Location: LCCOMB_X68_Y43_N26
\inst1|cpu|Add2~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add2~42_combout\ = (\inst1|cpu|E_src1\(21) & ((\inst1|cpu|E_src2\(21) & (\inst1|cpu|Add2~41\ & VCC)) # (!\inst1|cpu|E_src2\(21) & (!\inst1|cpu|Add2~41\)))) # (!\inst1|cpu|E_src1\(21) & ((\inst1|cpu|E_src2\(21) & (!\inst1|cpu|Add2~41\)) # 
-- (!\inst1|cpu|E_src2\(21) & ((\inst1|cpu|Add2~41\) # (GND)))))
-- \inst1|cpu|Add2~43\ = CARRY((\inst1|cpu|E_src1\(21) & (!\inst1|cpu|E_src2\(21) & !\inst1|cpu|Add2~41\)) # (!\inst1|cpu|E_src1\(21) & ((!\inst1|cpu|Add2~41\) # (!\inst1|cpu|E_src2\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src1\(21),
	datab => \inst1|cpu|E_src2\(21),
	datad => VCC,
	cin => \inst1|cpu|Add2~41\,
	combout => \inst1|cpu|Add2~42_combout\,
	cout => \inst1|cpu|Add2~43\);

-- Location: LCCOMB_X69_Y43_N26
\inst1|cpu|Add1~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add1~42_combout\ = (\inst1|cpu|E_src2\(21) & ((\inst1|cpu|E_src1\(21) & (!\inst1|cpu|Add1~41\)) # (!\inst1|cpu|E_src1\(21) & ((\inst1|cpu|Add1~41\) # (GND))))) # (!\inst1|cpu|E_src2\(21) & ((\inst1|cpu|E_src1\(21) & (\inst1|cpu|Add1~41\ & VCC)) 
-- # (!\inst1|cpu|E_src1\(21) & (!\inst1|cpu|Add1~41\))))
-- \inst1|cpu|Add1~43\ = CARRY((\inst1|cpu|E_src2\(21) & ((!\inst1|cpu|Add1~41\) # (!\inst1|cpu|E_src1\(21)))) # (!\inst1|cpu|E_src2\(21) & (!\inst1|cpu|E_src1\(21) & !\inst1|cpu|Add1~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src2\(21),
	datab => \inst1|cpu|E_src1\(21),
	datad => VCC,
	cin => \inst1|cpu|Add1~41\,
	combout => \inst1|cpu|Add1~42_combout\,
	cout => \inst1|cpu|Add1~43\);

-- Location: LCCOMB_X67_Y43_N8
\inst1|cpu|F_pc[19]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc[19]~5_combout\ = (\inst1|cpu|E_alu_sub~q\ & ((\inst1|cpu|Add1~42_combout\))) # (!\inst1|cpu|E_alu_sub~q\ & (\inst1|cpu|Add2~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Add2~42_combout\,
	datab => \inst1|cpu|Add1~42_combout\,
	datad => \inst1|cpu|E_alu_sub~q\,
	combout => \inst1|cpu|F_pc[19]~5_combout\);

-- Location: FF_X67_Y43_N9
\inst1|cpu|F_pc[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|F_pc[19]~5_combout\,
	asdata => \inst1|cpu|F_pc_plus_one[19]~38_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|ALT_INV_W_status_reg_pie_inst_nxt~2_combout\,
	sload => \inst1|cpu|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	ena => \inst1|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|F_pc\(19));

-- Location: LCCOMB_X66_Y42_N12
\inst1|cpu|F_pc_plus_one[19]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc_plus_one[19]~38_combout\ = (\inst1|cpu|F_pc\(19) & (!\inst1|cpu|F_pc_plus_one[18]~37\)) # (!\inst1|cpu|F_pc\(19) & ((\inst1|cpu|F_pc_plus_one[18]~37\) # (GND)))
-- \inst1|cpu|F_pc_plus_one[19]~39\ = CARRY((!\inst1|cpu|F_pc_plus_one[18]~37\) # (!\inst1|cpu|F_pc\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|F_pc\(19),
	datad => VCC,
	cin => \inst1|cpu|F_pc_plus_one[18]~37\,
	combout => \inst1|cpu|F_pc_plus_one[19]~38_combout\,
	cout => \inst1|cpu|F_pc_plus_one[19]~39\);

-- Location: FF_X66_Y44_N1
\inst1|cpu|E_src1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_src1[21]~7_combout\,
	asdata => \inst1|cpu|F_pc_plus_one[19]~38_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|R_src1~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src1\(21));

-- Location: LCCOMB_X68_Y43_N28
\inst1|cpu|Add2~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add2~44_combout\ = ((\inst1|cpu|E_src1\(22) $ (\inst1|cpu|E_src2\(22) $ (!\inst1|cpu|Add2~43\)))) # (GND)
-- \inst1|cpu|Add2~45\ = CARRY((\inst1|cpu|E_src1\(22) & ((\inst1|cpu|E_src2\(22)) # (!\inst1|cpu|Add2~43\))) # (!\inst1|cpu|E_src1\(22) & (\inst1|cpu|E_src2\(22) & !\inst1|cpu|Add2~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src1\(22),
	datab => \inst1|cpu|E_src2\(22),
	datad => VCC,
	cin => \inst1|cpu|Add2~43\,
	combout => \inst1|cpu|Add2~44_combout\,
	cout => \inst1|cpu|Add2~45\);

-- Location: LCCOMB_X68_Y43_N30
\inst1|cpu|Add2~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add2~46_combout\ = (\inst1|cpu|E_src2\(23) & ((\inst1|cpu|E_src1\(23) & (\inst1|cpu|Add2~45\ & VCC)) # (!\inst1|cpu|E_src1\(23) & (!\inst1|cpu|Add2~45\)))) # (!\inst1|cpu|E_src2\(23) & ((\inst1|cpu|E_src1\(23) & (!\inst1|cpu|Add2~45\)) # 
-- (!\inst1|cpu|E_src1\(23) & ((\inst1|cpu|Add2~45\) # (GND)))))
-- \inst1|cpu|Add2~47\ = CARRY((\inst1|cpu|E_src2\(23) & (!\inst1|cpu|E_src1\(23) & !\inst1|cpu|Add2~45\)) # (!\inst1|cpu|E_src2\(23) & ((!\inst1|cpu|Add2~45\) # (!\inst1|cpu|E_src1\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src2\(23),
	datab => \inst1|cpu|E_src1\(23),
	datad => VCC,
	cin => \inst1|cpu|Add2~45\,
	combout => \inst1|cpu|Add2~46_combout\,
	cout => \inst1|cpu|Add2~47\);

-- Location: LCCOMB_X67_Y42_N20
\inst1|cpu|F_pc[21]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc[21]~3_combout\ = (\inst1|cpu|E_alu_sub~q\ & (\inst1|cpu|Add1~46_combout\)) # (!\inst1|cpu|E_alu_sub~q\ & ((\inst1|cpu|Add2~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Add1~46_combout\,
	datab => \inst1|cpu|Add2~46_combout\,
	datad => \inst1|cpu|E_alu_sub~q\,
	combout => \inst1|cpu|F_pc[21]~3_combout\);

-- Location: FF_X67_Y42_N21
\inst1|cpu|F_pc[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|F_pc[21]~3_combout\,
	asdata => \inst1|cpu|F_pc_plus_one[21]~42_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|ALT_INV_W_status_reg_pie_inst_nxt~2_combout\,
	sload => \inst1|cpu|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	ena => \inst1|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|F_pc\(21));

-- Location: LCCOMB_X67_Y42_N22
\inst1|cpu|F_pc[20]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc[20]~4_combout\ = (\inst1|cpu|E_alu_sub~q\ & ((\inst1|cpu|Add1~44_combout\))) # (!\inst1|cpu|E_alu_sub~q\ & (\inst1|cpu|Add2~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_alu_sub~q\,
	datab => \inst1|cpu|Add2~44_combout\,
	datad => \inst1|cpu|Add1~44_combout\,
	combout => \inst1|cpu|F_pc[20]~4_combout\);

-- Location: LCCOMB_X66_Y42_N14
\inst1|cpu|F_pc_plus_one[20]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc_plus_one[20]~40_combout\ = (\inst1|cpu|F_pc\(20) & (\inst1|cpu|F_pc_plus_one[19]~39\ $ (GND))) # (!\inst1|cpu|F_pc\(20) & (!\inst1|cpu|F_pc_plus_one[19]~39\ & VCC))
-- \inst1|cpu|F_pc_plus_one[20]~41\ = CARRY((\inst1|cpu|F_pc\(20) & !\inst1|cpu|F_pc_plus_one[19]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|F_pc\(20),
	datad => VCC,
	cin => \inst1|cpu|F_pc_plus_one[19]~39\,
	combout => \inst1|cpu|F_pc_plus_one[20]~40_combout\,
	cout => \inst1|cpu|F_pc_plus_one[20]~41\);

-- Location: FF_X67_Y42_N23
\inst1|cpu|F_pc[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|F_pc[20]~4_combout\,
	asdata => \inst1|cpu|F_pc_plus_one[20]~40_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|ALT_INV_W_status_reg_pie_inst_nxt~2_combout\,
	sload => \inst1|cpu|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	ena => \inst1|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|F_pc\(20));

-- Location: LCCOMB_X66_Y42_N16
\inst1|cpu|F_pc_plus_one[21]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc_plus_one[21]~42_combout\ = (\inst1|cpu|F_pc\(21) & (!\inst1|cpu|F_pc_plus_one[20]~41\)) # (!\inst1|cpu|F_pc\(21) & ((\inst1|cpu|F_pc_plus_one[20]~41\) # (GND)))
-- \inst1|cpu|F_pc_plus_one[21]~43\ = CARRY((!\inst1|cpu|F_pc_plus_one[20]~41\) # (!\inst1|cpu|F_pc\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|F_pc\(21),
	datad => VCC,
	cin => \inst1|cpu|F_pc_plus_one[20]~41\,
	combout => \inst1|cpu|F_pc_plus_one[21]~42_combout\,
	cout => \inst1|cpu|F_pc_plus_one[21]~43\);

-- Location: FF_X65_Y44_N1
\inst1|cpu|E_src1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_src1[23]~5_combout\,
	asdata => \inst1|cpu|F_pc_plus_one[21]~42_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|R_src1~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src1\(23));

-- Location: LCCOMB_X68_Y42_N0
\inst1|cpu|Add2~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add2~48_combout\ = ((\inst1|cpu|E_src1\(24) $ (\inst1|cpu|E_src2\(24) $ (!\inst1|cpu|Add2~47\)))) # (GND)
-- \inst1|cpu|Add2~49\ = CARRY((\inst1|cpu|E_src1\(24) & ((\inst1|cpu|E_src2\(24)) # (!\inst1|cpu|Add2~47\))) # (!\inst1|cpu|E_src1\(24) & (\inst1|cpu|E_src2\(24) & !\inst1|cpu|Add2~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src1\(24),
	datab => \inst1|cpu|E_src2\(24),
	datad => VCC,
	cin => \inst1|cpu|Add2~47\,
	combout => \inst1|cpu|Add2~48_combout\,
	cout => \inst1|cpu|Add2~49\);

-- Location: LCCOMB_X68_Y42_N2
\inst1|cpu|Add2~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add2~50_combout\ = (\inst1|cpu|E_src2\(25) & ((\inst1|cpu|E_src1\(25) & (\inst1|cpu|Add2~49\ & VCC)) # (!\inst1|cpu|E_src1\(25) & (!\inst1|cpu|Add2~49\)))) # (!\inst1|cpu|E_src2\(25) & ((\inst1|cpu|E_src1\(25) & (!\inst1|cpu|Add2~49\)) # 
-- (!\inst1|cpu|E_src1\(25) & ((\inst1|cpu|Add2~49\) # (GND)))))
-- \inst1|cpu|Add2~51\ = CARRY((\inst1|cpu|E_src2\(25) & (!\inst1|cpu|E_src1\(25) & !\inst1|cpu|Add2~49\)) # (!\inst1|cpu|E_src2\(25) & ((!\inst1|cpu|Add2~49\) # (!\inst1|cpu|E_src1\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src2\(25),
	datab => \inst1|cpu|E_src1\(25),
	datad => VCC,
	cin => \inst1|cpu|Add2~49\,
	combout => \inst1|cpu|Add2~50_combout\,
	cout => \inst1|cpu|Add2~51\);

-- Location: LCCOMB_X68_Y42_N4
\inst1|cpu|Add2~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add2~52_combout\ = ((\inst1|cpu|E_src1\(26) $ (\inst1|cpu|E_src2\(26) $ (!\inst1|cpu|Add2~51\)))) # (GND)
-- \inst1|cpu|Add2~53\ = CARRY((\inst1|cpu|E_src1\(26) & ((\inst1|cpu|E_src2\(26)) # (!\inst1|cpu|Add2~51\))) # (!\inst1|cpu|E_src1\(26) & (\inst1|cpu|E_src2\(26) & !\inst1|cpu|Add2~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src1\(26),
	datab => \inst1|cpu|E_src2\(26),
	datad => VCC,
	cin => \inst1|cpu|Add2~51\,
	combout => \inst1|cpu|Add2~52_combout\,
	cout => \inst1|cpu|Add2~53\);

-- Location: LCCOMB_X68_Y42_N6
\inst1|cpu|Add2~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add2~54_combout\ = (\inst1|cpu|E_src1\(27) & ((\inst1|cpu|E_src2\(27) & (\inst1|cpu|Add2~53\ & VCC)) # (!\inst1|cpu|E_src2\(27) & (!\inst1|cpu|Add2~53\)))) # (!\inst1|cpu|E_src1\(27) & ((\inst1|cpu|E_src2\(27) & (!\inst1|cpu|Add2~53\)) # 
-- (!\inst1|cpu|E_src2\(27) & ((\inst1|cpu|Add2~53\) # (GND)))))
-- \inst1|cpu|Add2~55\ = CARRY((\inst1|cpu|E_src1\(27) & (!\inst1|cpu|E_src2\(27) & !\inst1|cpu|Add2~53\)) # (!\inst1|cpu|E_src1\(27) & ((!\inst1|cpu|Add2~53\) # (!\inst1|cpu|E_src2\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src1\(27),
	datab => \inst1|cpu|E_src2\(27),
	datad => VCC,
	cin => \inst1|cpu|Add2~53\,
	combout => \inst1|cpu|Add2~54_combout\,
	cout => \inst1|cpu|Add2~55\);

-- Location: LCCOMB_X69_Y46_N0
\inst1|cpu|F_pc[25]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc[25]~0_combout\ = (\inst1|cpu|E_alu_sub~q\ & ((\inst1|cpu|Add1~54_combout\))) # (!\inst1|cpu|E_alu_sub~q\ & (\inst1|cpu|Add2~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Add2~54_combout\,
	datab => \inst1|cpu|E_alu_sub~q\,
	datad => \inst1|cpu|Add1~54_combout\,
	combout => \inst1|cpu|F_pc[25]~0_combout\);

-- Location: FF_X69_Y46_N1
\inst1|cpu|F_pc[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|F_pc[25]~0_combout\,
	asdata => \inst1|cpu|F_pc_plus_one[25]~50_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|ALT_INV_W_status_reg_pie_inst_nxt~2_combout\,
	sload => \inst1|cpu|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	ena => \inst1|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|F_pc\(25));

-- Location: LCCOMB_X69_Y43_N28
\inst1|cpu|Add1~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add1~44_combout\ = ((\inst1|cpu|E_src1\(22) $ (\inst1|cpu|E_src2\(22) $ (\inst1|cpu|Add1~43\)))) # (GND)
-- \inst1|cpu|Add1~45\ = CARRY((\inst1|cpu|E_src1\(22) & ((!\inst1|cpu|Add1~43\) # (!\inst1|cpu|E_src2\(22)))) # (!\inst1|cpu|E_src1\(22) & (!\inst1|cpu|E_src2\(22) & !\inst1|cpu|Add1~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src1\(22),
	datab => \inst1|cpu|E_src2\(22),
	datad => VCC,
	cin => \inst1|cpu|Add1~43\,
	combout => \inst1|cpu|Add1~44_combout\,
	cout => \inst1|cpu|Add1~45\);

-- Location: LCCOMB_X69_Y43_N30
\inst1|cpu|Add1~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add1~46_combout\ = (\inst1|cpu|E_src2\(23) & ((\inst1|cpu|E_src1\(23) & (!\inst1|cpu|Add1~45\)) # (!\inst1|cpu|E_src1\(23) & ((\inst1|cpu|Add1~45\) # (GND))))) # (!\inst1|cpu|E_src2\(23) & ((\inst1|cpu|E_src1\(23) & (\inst1|cpu|Add1~45\ & VCC)) 
-- # (!\inst1|cpu|E_src1\(23) & (!\inst1|cpu|Add1~45\))))
-- \inst1|cpu|Add1~47\ = CARRY((\inst1|cpu|E_src2\(23) & ((!\inst1|cpu|Add1~45\) # (!\inst1|cpu|E_src1\(23)))) # (!\inst1|cpu|E_src2\(23) & (!\inst1|cpu|E_src1\(23) & !\inst1|cpu|Add1~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src2\(23),
	datab => \inst1|cpu|E_src1\(23),
	datad => VCC,
	cin => \inst1|cpu|Add1~45\,
	combout => \inst1|cpu|Add1~46_combout\,
	cout => \inst1|cpu|Add1~47\);

-- Location: LCCOMB_X69_Y42_N0
\inst1|cpu|Add1~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add1~48_combout\ = ((\inst1|cpu|E_src1\(24) $ (\inst1|cpu|E_src2\(24) $ (\inst1|cpu|Add1~47\)))) # (GND)
-- \inst1|cpu|Add1~49\ = CARRY((\inst1|cpu|E_src1\(24) & ((!\inst1|cpu|Add1~47\) # (!\inst1|cpu|E_src2\(24)))) # (!\inst1|cpu|E_src1\(24) & (!\inst1|cpu|E_src2\(24) & !\inst1|cpu|Add1~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src1\(24),
	datab => \inst1|cpu|E_src2\(24),
	datad => VCC,
	cin => \inst1|cpu|Add1~47\,
	combout => \inst1|cpu|Add1~48_combout\,
	cout => \inst1|cpu|Add1~49\);

-- Location: LCCOMB_X69_Y42_N2
\inst1|cpu|Add1~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add1~50_combout\ = (\inst1|cpu|E_src2\(25) & ((\inst1|cpu|E_src1\(25) & (!\inst1|cpu|Add1~49\)) # (!\inst1|cpu|E_src1\(25) & ((\inst1|cpu|Add1~49\) # (GND))))) # (!\inst1|cpu|E_src2\(25) & ((\inst1|cpu|E_src1\(25) & (\inst1|cpu|Add1~49\ & VCC)) 
-- # (!\inst1|cpu|E_src1\(25) & (!\inst1|cpu|Add1~49\))))
-- \inst1|cpu|Add1~51\ = CARRY((\inst1|cpu|E_src2\(25) & ((!\inst1|cpu|Add1~49\) # (!\inst1|cpu|E_src1\(25)))) # (!\inst1|cpu|E_src2\(25) & (!\inst1|cpu|E_src1\(25) & !\inst1|cpu|Add1~49\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src2\(25),
	datab => \inst1|cpu|E_src1\(25),
	datad => VCC,
	cin => \inst1|cpu|Add1~49\,
	combout => \inst1|cpu|Add1~50_combout\,
	cout => \inst1|cpu|Add1~51\);

-- Location: LCCOMB_X69_Y42_N4
\inst1|cpu|Add1~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add1~52_combout\ = ((\inst1|cpu|E_src2\(26) $ (\inst1|cpu|E_src1\(26) $ (\inst1|cpu|Add1~51\)))) # (GND)
-- \inst1|cpu|Add1~53\ = CARRY((\inst1|cpu|E_src2\(26) & (\inst1|cpu|E_src1\(26) & !\inst1|cpu|Add1~51\)) # (!\inst1|cpu|E_src2\(26) & ((\inst1|cpu|E_src1\(26)) # (!\inst1|cpu|Add1~51\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src2\(26),
	datab => \inst1|cpu|E_src1\(26),
	datad => VCC,
	cin => \inst1|cpu|Add1~51\,
	combout => \inst1|cpu|Add1~52_combout\,
	cout => \inst1|cpu|Add1~53\);

-- Location: LCCOMB_X67_Y42_N24
\inst1|cpu|F_pc[24]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc[24]~1_combout\ = (\inst1|cpu|E_alu_sub~q\ & (\inst1|cpu|Add1~52_combout\)) # (!\inst1|cpu|E_alu_sub~q\ & ((\inst1|cpu|Add2~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Add1~52_combout\,
	datab => \inst1|cpu|Add2~52_combout\,
	datad => \inst1|cpu|E_alu_sub~q\,
	combout => \inst1|cpu|F_pc[24]~1_combout\);

-- Location: LCCOMB_X67_Y42_N26
\inst1|cpu|F_pc[23]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc[23]~2_combout\ = (\inst1|cpu|E_alu_sub~q\ & (\inst1|cpu|Add1~50_combout\)) # (!\inst1|cpu|E_alu_sub~q\ & ((\inst1|cpu|Add2~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_alu_sub~q\,
	datab => \inst1|cpu|Add1~50_combout\,
	datad => \inst1|cpu|Add2~50_combout\,
	combout => \inst1|cpu|F_pc[23]~2_combout\);

-- Location: LCCOMB_X66_Y42_N18
\inst1|cpu|F_pc_plus_one[22]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc_plus_one[22]~44_combout\ = (\inst1|cpu|F_pc\(22) & (\inst1|cpu|F_pc_plus_one[21]~43\ $ (GND))) # (!\inst1|cpu|F_pc\(22) & (!\inst1|cpu|F_pc_plus_one[21]~43\ & VCC))
-- \inst1|cpu|F_pc_plus_one[22]~45\ = CARRY((\inst1|cpu|F_pc\(22) & !\inst1|cpu|F_pc_plus_one[21]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|F_pc\(22),
	datad => VCC,
	cin => \inst1|cpu|F_pc_plus_one[21]~43\,
	combout => \inst1|cpu|F_pc_plus_one[22]~44_combout\,
	cout => \inst1|cpu|F_pc_plus_one[22]~45\);

-- Location: LCCOMB_X69_Y46_N4
\inst1|cpu|F_pc_no_crst_nxt[22]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc_no_crst_nxt[22]~10_combout\ = (!\inst1|cpu|R_ctrl_exception~q\ & ((\inst1|cpu|R_ctrl_break~q\) # ((\inst1|cpu|F_pc_plus_one[22]~44_combout\) # (!\inst1|cpu|F_pc_no_crst_nxt[26]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_ctrl_exception~q\,
	datab => \inst1|cpu|R_ctrl_break~q\,
	datac => \inst1|cpu|F_pc_no_crst_nxt[26]~4_combout\,
	datad => \inst1|cpu|F_pc_plus_one[22]~44_combout\,
	combout => \inst1|cpu|F_pc_no_crst_nxt[22]~10_combout\);

-- Location: LCCOMB_X69_Y46_N8
\inst1|cpu|E_arith_result[24]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_arith_result[24]~2_combout\ = (\inst1|cpu|E_alu_sub~q\ & ((\inst1|cpu|Add1~48_combout\))) # (!\inst1|cpu|E_alu_sub~q\ & (\inst1|cpu|Add2~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|E_alu_sub~q\,
	datac => \inst1|cpu|Add2~48_combout\,
	datad => \inst1|cpu|Add1~48_combout\,
	combout => \inst1|cpu|E_arith_result[24]~2_combout\);

-- Location: LCCOMB_X69_Y46_N28
\inst1|cpu|F_pc_no_crst_nxt[22]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc_no_crst_nxt[22]~7_combout\ = (\inst1|cpu|F_pc_no_crst_nxt[22]~10_combout\ & (((\inst1|cpu|E_arith_result[24]~2_combout\) # (\inst1|cpu|R_ctrl_break~q\)) # (!\inst1|cpu|F_pc_sel_nxt.10~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|F_pc_sel_nxt.10~0_combout\,
	datab => \inst1|cpu|F_pc_no_crst_nxt[22]~10_combout\,
	datac => \inst1|cpu|E_arith_result[24]~2_combout\,
	datad => \inst1|cpu|R_ctrl_break~q\,
	combout => \inst1|cpu|F_pc_no_crst_nxt[22]~7_combout\);

-- Location: FF_X69_Y46_N29
\inst1|cpu|F_pc[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|F_pc_no_crst_nxt[22]~7_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|F_pc\(22));

-- Location: LCCOMB_X66_Y42_N20
\inst1|cpu|F_pc_plus_one[23]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc_plus_one[23]~46_combout\ = (\inst1|cpu|F_pc\(23) & (!\inst1|cpu|F_pc_plus_one[22]~45\)) # (!\inst1|cpu|F_pc\(23) & ((\inst1|cpu|F_pc_plus_one[22]~45\) # (GND)))
-- \inst1|cpu|F_pc_plus_one[23]~47\ = CARRY((!\inst1|cpu|F_pc_plus_one[22]~45\) # (!\inst1|cpu|F_pc\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|F_pc\(23),
	datad => VCC,
	cin => \inst1|cpu|F_pc_plus_one[22]~45\,
	combout => \inst1|cpu|F_pc_plus_one[23]~46_combout\,
	cout => \inst1|cpu|F_pc_plus_one[23]~47\);

-- Location: FF_X67_Y42_N27
\inst1|cpu|F_pc[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|F_pc[23]~2_combout\,
	asdata => \inst1|cpu|F_pc_plus_one[23]~46_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|ALT_INV_W_status_reg_pie_inst_nxt~2_combout\,
	sload => \inst1|cpu|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	ena => \inst1|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|F_pc\(23));

-- Location: LCCOMB_X66_Y42_N22
\inst1|cpu|F_pc_plus_one[24]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc_plus_one[24]~48_combout\ = (\inst1|cpu|F_pc\(24) & (\inst1|cpu|F_pc_plus_one[23]~47\ $ (GND))) # (!\inst1|cpu|F_pc\(24) & (!\inst1|cpu|F_pc_plus_one[23]~47\ & VCC))
-- \inst1|cpu|F_pc_plus_one[24]~49\ = CARRY((\inst1|cpu|F_pc\(24) & !\inst1|cpu|F_pc_plus_one[23]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|F_pc\(24),
	datad => VCC,
	cin => \inst1|cpu|F_pc_plus_one[23]~47\,
	combout => \inst1|cpu|F_pc_plus_one[24]~48_combout\,
	cout => \inst1|cpu|F_pc_plus_one[24]~49\);

-- Location: FF_X67_Y42_N25
\inst1|cpu|F_pc[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|F_pc[24]~1_combout\,
	asdata => \inst1|cpu|F_pc_plus_one[24]~48_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|ALT_INV_W_status_reg_pie_inst_nxt~2_combout\,
	sload => \inst1|cpu|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	ena => \inst1|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|F_pc\(24));

-- Location: LCCOMB_X66_Y42_N24
\inst1|cpu|F_pc_plus_one[25]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc_plus_one[25]~50_combout\ = (\inst1|cpu|F_pc\(25) & (!\inst1|cpu|F_pc_plus_one[24]~49\)) # (!\inst1|cpu|F_pc\(25) & ((\inst1|cpu|F_pc_plus_one[24]~49\) # (GND)))
-- \inst1|cpu|F_pc_plus_one[25]~51\ = CARRY((!\inst1|cpu|F_pc_plus_one[24]~49\) # (!\inst1|cpu|F_pc\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|F_pc\(25),
	datad => VCC,
	cin => \inst1|cpu|F_pc_plus_one[24]~49\,
	combout => \inst1|cpu|F_pc_plus_one[25]~50_combout\,
	cout => \inst1|cpu|F_pc_plus_one[25]~51\);

-- Location: FF_X67_Y44_N23
\inst1|cpu|E_src1[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_src1[27]~1_combout\,
	asdata => \inst1|cpu|F_pc_plus_one[25]~50_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|R_src1~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src1\(27));

-- Location: LCCOMB_X68_Y42_N30
\inst1|cpu|E_logic_result[27]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_logic_result[27]~7_combout\ = (\inst1|cpu|E_src1\(27) & (\inst1|cpu|R_logic_op\(1) $ (((\inst1|cpu|E_src2\(27) & \inst1|cpu|R_logic_op\(0)))))) # (!\inst1|cpu|E_src1\(27) & ((\inst1|cpu|E_src2\(27) & (\inst1|cpu|R_logic_op\(1))) # 
-- (!\inst1|cpu|E_src2\(27) & (!\inst1|cpu|R_logic_op\(1) & !\inst1|cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src1\(27),
	datab => \inst1|cpu|E_src2\(27),
	datac => \inst1|cpu|R_logic_op\(1),
	datad => \inst1|cpu|R_logic_op\(0),
	combout => \inst1|cpu|E_logic_result[27]~7_combout\);

-- Location: LCCOMB_X70_Y42_N4
\inst1|cpu|E_logic_result[23]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_logic_result[23]~10_combout\ = (\inst1|cpu|E_src1\(23) & (\inst1|cpu|R_logic_op\(1) $ (((\inst1|cpu|E_src2\(23) & \inst1|cpu|R_logic_op\(0)))))) # (!\inst1|cpu|E_src1\(23) & ((\inst1|cpu|E_src2\(23) & (\inst1|cpu|R_logic_op\(1))) # 
-- (!\inst1|cpu|E_src2\(23) & (!\inst1|cpu|R_logic_op\(1) & !\inst1|cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src1\(23),
	datab => \inst1|cpu|E_src2\(23),
	datac => \inst1|cpu|R_logic_op\(1),
	datad => \inst1|cpu|R_logic_op\(0),
	combout => \inst1|cpu|E_logic_result[23]~10_combout\);

-- Location: LCCOMB_X68_Y42_N24
\inst1|cpu|E_logic_result[26]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_logic_result[26]~8_combout\ = (\inst1|cpu|E_src1\(26) & (\inst1|cpu|R_logic_op\(1) $ (((\inst1|cpu|E_src2\(26) & \inst1|cpu|R_logic_op\(0)))))) # (!\inst1|cpu|E_src1\(26) & ((\inst1|cpu|E_src2\(26) & (\inst1|cpu|R_logic_op\(1))) # 
-- (!\inst1|cpu|E_src2\(26) & (!\inst1|cpu|R_logic_op\(1) & !\inst1|cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src1\(26),
	datab => \inst1|cpu|E_src2\(26),
	datac => \inst1|cpu|R_logic_op\(1),
	datad => \inst1|cpu|R_logic_op\(0),
	combout => \inst1|cpu|E_logic_result[26]~8_combout\);

-- Location: LCCOMB_X68_Y42_N18
\inst1|cpu|E_logic_result[25]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_logic_result[25]~9_combout\ = (\inst1|cpu|E_src2\(25) & (\inst1|cpu|R_logic_op\(1) $ (((\inst1|cpu|E_src1\(25) & \inst1|cpu|R_logic_op\(0)))))) # (!\inst1|cpu|E_src2\(25) & ((\inst1|cpu|E_src1\(25) & (\inst1|cpu|R_logic_op\(1))) # 
-- (!\inst1|cpu|E_src1\(25) & (!\inst1|cpu|R_logic_op\(1) & !\inst1|cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src2\(25),
	datab => \inst1|cpu|E_src1\(25),
	datac => \inst1|cpu|R_logic_op\(1),
	datad => \inst1|cpu|R_logic_op\(0),
	combout => \inst1|cpu|E_logic_result[25]~9_combout\);

-- Location: LCCOMB_X68_Y42_N26
\inst1|cpu|E_logic_result[24]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_logic_result[24]~0_combout\ = (\inst1|cpu|E_src2\(24) & (\inst1|cpu|R_logic_op\(1) $ (((\inst1|cpu|E_src1\(24) & \inst1|cpu|R_logic_op\(0)))))) # (!\inst1|cpu|E_src2\(24) & ((\inst1|cpu|R_logic_op\(1) & (\inst1|cpu|E_src1\(24))) # 
-- (!\inst1|cpu|R_logic_op\(1) & (!\inst1|cpu|E_src1\(24) & !\inst1|cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_logic_op\(1),
	datab => \inst1|cpu|E_src2\(24),
	datac => \inst1|cpu|E_src1\(24),
	datad => \inst1|cpu|R_logic_op\(0),
	combout => \inst1|cpu|E_logic_result[24]~0_combout\);

-- Location: LCCOMB_X67_Y42_N6
\inst1|cpu|Equal122~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Equal122~0_combout\ = (!\inst1|cpu|E_logic_result[23]~10_combout\ & (!\inst1|cpu|E_logic_result[26]~8_combout\ & (!\inst1|cpu|E_logic_result[25]~9_combout\ & !\inst1|cpu|E_logic_result[24]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_logic_result[23]~10_combout\,
	datab => \inst1|cpu|E_logic_result[26]~8_combout\,
	datac => \inst1|cpu|E_logic_result[25]~9_combout\,
	datad => \inst1|cpu|E_logic_result[24]~0_combout\,
	combout => \inst1|cpu|Equal122~0_combout\);

-- Location: LCCOMB_X69_Y45_N2
\inst1|cpu|Equal122~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Equal122~1_combout\ = (!\inst1|cpu|E_logic_result[28]~6_combout\ & (!\inst1|cpu|E_logic_result[0]~28_combout\ & (!\inst1|cpu|E_logic_result[27]~7_combout\ & \inst1|cpu|Equal122~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_logic_result[28]~6_combout\,
	datab => \inst1|cpu|E_logic_result[0]~28_combout\,
	datac => \inst1|cpu|E_logic_result[27]~7_combout\,
	datad => \inst1|cpu|Equal122~0_combout\,
	combout => \inst1|cpu|Equal122~1_combout\);

-- Location: LCCOMB_X69_Y45_N12
\inst1|cpu|Equal122~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Equal122~4_combout\ = (\inst1|cpu|Equal122~3_combout\ & (\inst1|cpu|Equal122~2_combout\ & \inst1|cpu|Equal122~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|Equal122~3_combout\,
	datac => \inst1|cpu|Equal122~2_combout\,
	datad => \inst1|cpu|Equal122~1_combout\,
	combout => \inst1|cpu|Equal122~4_combout\);

-- Location: LCCOMB_X69_Y44_N4
\inst1|cpu|E_logic_result[1]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_logic_result[1]~32_combout\ = (\inst1|cpu|E_src1\(1) & (\inst1|cpu|R_logic_op\(1) $ (((\inst1|cpu|E_src2\(1) & \inst1|cpu|R_logic_op\(0)))))) # (!\inst1|cpu|E_src1\(1) & ((\inst1|cpu|R_logic_op\(1) & (\inst1|cpu|E_src2\(1))) # 
-- (!\inst1|cpu|R_logic_op\(1) & (!\inst1|cpu|E_src2\(1) & !\inst1|cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_logic_op\(1),
	datab => \inst1|cpu|E_src1\(1),
	datac => \inst1|cpu|E_src2\(1),
	datad => \inst1|cpu|R_logic_op\(0),
	combout => \inst1|cpu|E_logic_result[1]~32_combout\);

-- Location: LCCOMB_X70_Y42_N6
\inst1|cpu|E_logic_result[31]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_logic_result[31]~29_combout\ = (\inst1|cpu|E_src1\(31) & (\inst1|cpu|R_logic_op\(1) $ (((\inst1|cpu|R_logic_op\(0) & \inst1|cpu|E_src2\(31)))))) # (!\inst1|cpu|E_src1\(31) & ((\inst1|cpu|R_logic_op\(1) & ((\inst1|cpu|E_src2\(31)))) # 
-- (!\inst1|cpu|R_logic_op\(1) & (!\inst1|cpu|R_logic_op\(0) & !\inst1|cpu|E_src2\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_logic_op\(0),
	datab => \inst1|cpu|E_src1\(31),
	datac => \inst1|cpu|R_logic_op\(1),
	datad => \inst1|cpu|E_src2\(31),
	combout => \inst1|cpu|E_logic_result[31]~29_combout\);

-- Location: LCCOMB_X68_Y42_N20
\inst1|cpu|E_logic_result[30]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_logic_result[30]~30_combout\ = (\inst1|cpu|E_src2\(30) & (\inst1|cpu|R_logic_op\(1) $ (((\inst1|cpu|E_src1\(30) & \inst1|cpu|R_logic_op\(0)))))) # (!\inst1|cpu|E_src2\(30) & ((\inst1|cpu|E_src1\(30) & (\inst1|cpu|R_logic_op\(1))) # 
-- (!\inst1|cpu|E_src1\(30) & (!\inst1|cpu|R_logic_op\(1) & !\inst1|cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src2\(30),
	datab => \inst1|cpu|E_src1\(30),
	datac => \inst1|cpu|R_logic_op\(1),
	datad => \inst1|cpu|R_logic_op\(0),
	combout => \inst1|cpu|E_logic_result[30]~30_combout\);

-- Location: LCCOMB_X68_Y42_N22
\inst1|cpu|E_logic_result[29]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_logic_result[29]~31_combout\ = (\inst1|cpu|E_src1\(29) & (\inst1|cpu|R_logic_op\(1) $ (((\inst1|cpu|E_src2\(29) & \inst1|cpu|R_logic_op\(0)))))) # (!\inst1|cpu|E_src1\(29) & ((\inst1|cpu|R_logic_op\(1) & (\inst1|cpu|E_src2\(29))) # 
-- (!\inst1|cpu|R_logic_op\(1) & (!\inst1|cpu|E_src2\(29) & !\inst1|cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_logic_op\(1),
	datab => \inst1|cpu|E_src1\(29),
	datac => \inst1|cpu|E_src2\(29),
	datad => \inst1|cpu|R_logic_op\(0),
	combout => \inst1|cpu|E_logic_result[29]~31_combout\);

-- Location: LCCOMB_X69_Y42_N26
\inst1|cpu|Equal122~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Equal122~8_combout\ = (!\inst1|cpu|E_logic_result[31]~29_combout\ & (!\inst1|cpu|E_logic_result[3]~26_combout\ & (!\inst1|cpu|E_logic_result[30]~30_combout\ & !\inst1|cpu|E_logic_result[29]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_logic_result[31]~29_combout\,
	datab => \inst1|cpu|E_logic_result[3]~26_combout\,
	datac => \inst1|cpu|E_logic_result[30]~30_combout\,
	datad => \inst1|cpu|E_logic_result[29]~31_combout\,
	combout => \inst1|cpu|Equal122~8_combout\);

-- Location: LCCOMB_X69_Y44_N14
\inst1|cpu|E_logic_result[5]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_logic_result[5]~23_combout\ = (\inst1|cpu|E_src2\(5) & (\inst1|cpu|R_logic_op\(1) $ (((\inst1|cpu|E_src1\(5) & \inst1|cpu|R_logic_op\(0)))))) # (!\inst1|cpu|E_src2\(5) & ((\inst1|cpu|R_logic_op\(1) & (\inst1|cpu|E_src1\(5))) # 
-- (!\inst1|cpu|R_logic_op\(1) & (!\inst1|cpu|E_src1\(5) & !\inst1|cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src2\(5),
	datab => \inst1|cpu|R_logic_op\(1),
	datac => \inst1|cpu|E_src1\(5),
	datad => \inst1|cpu|R_logic_op\(0),
	combout => \inst1|cpu|E_logic_result[5]~23_combout\);

-- Location: LCCOMB_X70_Y43_N4
\inst1|cpu|E_logic_result[10]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_logic_result[10]~24_combout\ = (\inst1|cpu|E_src2\(10) & (\inst1|cpu|R_logic_op\(1) $ (((\inst1|cpu|R_logic_op\(0) & \inst1|cpu|E_src1\(10)))))) # (!\inst1|cpu|E_src2\(10) & ((\inst1|cpu|R_logic_op\(1) & ((\inst1|cpu|E_src1\(10)))) # 
-- (!\inst1|cpu|R_logic_op\(1) & (!\inst1|cpu|R_logic_op\(0) & !\inst1|cpu|E_src1\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src2\(10),
	datab => \inst1|cpu|R_logic_op\(1),
	datac => \inst1|cpu|R_logic_op\(0),
	datad => \inst1|cpu|E_src1\(10),
	combout => \inst1|cpu|E_logic_result[10]~24_combout\);

-- Location: LCCOMB_X70_Y43_N0
\inst1|cpu|E_logic_result[9]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_logic_result[9]~2_combout\ = (\inst1|cpu|E_src2\(9) & (\inst1|cpu|R_logic_op\(1) $ (((\inst1|cpu|R_logic_op\(0) & \inst1|cpu|E_src1\(9)))))) # (!\inst1|cpu|E_src2\(9) & ((\inst1|cpu|R_logic_op\(1) & ((\inst1|cpu|E_src1\(9)))) # 
-- (!\inst1|cpu|R_logic_op\(1) & (!\inst1|cpu|R_logic_op\(0) & !\inst1|cpu|E_src1\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_logic_op\(0),
	datab => \inst1|cpu|E_src2\(9),
	datac => \inst1|cpu|R_logic_op\(1),
	datad => \inst1|cpu|E_src1\(9),
	combout => \inst1|cpu|E_logic_result[9]~2_combout\);

-- Location: LCCOMB_X70_Y43_N18
\inst1|cpu|Equal122~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Equal122~6_combout\ = (!\inst1|cpu|E_logic_result[4]~22_combout\ & (!\inst1|cpu|E_logic_result[5]~23_combout\ & (!\inst1|cpu|E_logic_result[10]~24_combout\ & !\inst1|cpu|E_logic_result[9]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_logic_result[4]~22_combout\,
	datab => \inst1|cpu|E_logic_result[5]~23_combout\,
	datac => \inst1|cpu|E_logic_result[10]~24_combout\,
	datad => \inst1|cpu|E_logic_result[9]~2_combout\,
	combout => \inst1|cpu|Equal122~6_combout\);

-- Location: LCCOMB_X67_Y46_N2
\inst1|cpu|Equal122~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Equal122~7_combout\ = (!\inst1|cpu|E_logic_result[8]~3_combout\ & (!\inst1|cpu|E_logic_result[7]~4_combout\ & (!\inst1|cpu|E_logic_result[2]~25_combout\ & !\inst1|cpu|E_logic_result[6]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_logic_result[8]~3_combout\,
	datab => \inst1|cpu|E_logic_result[7]~4_combout\,
	datac => \inst1|cpu|E_logic_result[2]~25_combout\,
	datad => \inst1|cpu|E_logic_result[6]~5_combout\,
	combout => \inst1|cpu|Equal122~7_combout\);

-- Location: LCCOMB_X70_Y43_N6
\inst1|cpu|E_logic_result[13]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_logic_result[13]~20_combout\ = (\inst1|cpu|E_src2\(13) & (\inst1|cpu|R_logic_op\(1) $ (((\inst1|cpu|R_logic_op\(0) & \inst1|cpu|E_src1\(13)))))) # (!\inst1|cpu|E_src2\(13) & ((\inst1|cpu|R_logic_op\(1) & ((\inst1|cpu|E_src1\(13)))) # 
-- (!\inst1|cpu|R_logic_op\(1) & (!\inst1|cpu|R_logic_op\(0) & !\inst1|cpu|E_src1\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_logic_op\(0),
	datab => \inst1|cpu|E_src2\(13),
	datac => \inst1|cpu|R_logic_op\(1),
	datad => \inst1|cpu|E_src1\(13),
	combout => \inst1|cpu|E_logic_result[13]~20_combout\);

-- Location: LCCOMB_X70_Y42_N2
\inst1|cpu|E_logic_result[12]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_logic_result[12]~1_combout\ = (\inst1|cpu|E_src1\(12) & (\inst1|cpu|R_logic_op\(1) $ (((\inst1|cpu|R_logic_op\(0) & \inst1|cpu|E_src2\(12)))))) # (!\inst1|cpu|E_src1\(12) & ((\inst1|cpu|R_logic_op\(1) & ((\inst1|cpu|E_src2\(12)))) # 
-- (!\inst1|cpu|R_logic_op\(1) & (!\inst1|cpu|R_logic_op\(0) & !\inst1|cpu|E_src2\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_logic_op\(1),
	datab => \inst1|cpu|R_logic_op\(0),
	datac => \inst1|cpu|E_src1\(12),
	datad => \inst1|cpu|E_src2\(12),
	combout => \inst1|cpu|E_logic_result[12]~1_combout\);

-- Location: LCCOMB_X70_Y42_N22
\inst1|cpu|E_logic_result[11]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_logic_result[11]~21_combout\ = (\inst1|cpu|E_src2\(11) & (\inst1|cpu|R_logic_op\(1) $ (((\inst1|cpu|E_src1\(11) & \inst1|cpu|R_logic_op\(0)))))) # (!\inst1|cpu|E_src2\(11) & ((\inst1|cpu|E_src1\(11) & (\inst1|cpu|R_logic_op\(1))) # 
-- (!\inst1|cpu|E_src1\(11) & (!\inst1|cpu|R_logic_op\(1) & !\inst1|cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src2\(11),
	datab => \inst1|cpu|E_src1\(11),
	datac => \inst1|cpu|R_logic_op\(1),
	datad => \inst1|cpu|R_logic_op\(0),
	combout => \inst1|cpu|E_logic_result[11]~21_combout\);

-- Location: LCCOMB_X70_Y43_N20
\inst1|cpu|E_logic_result[14]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_logic_result[14]~19_combout\ = (\inst1|cpu|E_src1\(14) & (\inst1|cpu|R_logic_op\(1) $ (((\inst1|cpu|R_logic_op\(0) & \inst1|cpu|E_src2\(14)))))) # (!\inst1|cpu|E_src1\(14) & ((\inst1|cpu|R_logic_op\(1) & ((\inst1|cpu|E_src2\(14)))) # 
-- (!\inst1|cpu|R_logic_op\(1) & (!\inst1|cpu|R_logic_op\(0) & !\inst1|cpu|E_src2\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src1\(14),
	datab => \inst1|cpu|R_logic_op\(1),
	datac => \inst1|cpu|R_logic_op\(0),
	datad => \inst1|cpu|E_src2\(14),
	combout => \inst1|cpu|E_logic_result[14]~19_combout\);

-- Location: LCCOMB_X70_Y43_N16
\inst1|cpu|Equal122~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Equal122~5_combout\ = (!\inst1|cpu|E_logic_result[13]~20_combout\ & (!\inst1|cpu|E_logic_result[12]~1_combout\ & (!\inst1|cpu|E_logic_result[11]~21_combout\ & !\inst1|cpu|E_logic_result[14]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_logic_result[13]~20_combout\,
	datab => \inst1|cpu|E_logic_result[12]~1_combout\,
	datac => \inst1|cpu|E_logic_result[11]~21_combout\,
	datad => \inst1|cpu|E_logic_result[14]~19_combout\,
	combout => \inst1|cpu|Equal122~5_combout\);

-- Location: LCCOMB_X70_Y43_N12
\inst1|cpu|Equal122~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Equal122~9_combout\ = (\inst1|cpu|Equal122~8_combout\ & (\inst1|cpu|Equal122~6_combout\ & (\inst1|cpu|Equal122~7_combout\ & \inst1|cpu|Equal122~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Equal122~8_combout\,
	datab => \inst1|cpu|Equal122~6_combout\,
	datac => \inst1|cpu|Equal122~7_combout\,
	datad => \inst1|cpu|Equal122~5_combout\,
	combout => \inst1|cpu|Equal122~9_combout\);

-- Location: LCCOMB_X69_Y45_N14
\inst1|cpu|Equal122~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Equal122~10_combout\ = (\inst1|cpu|Equal122~4_combout\ & (!\inst1|cpu|E_logic_result[1]~32_combout\ & \inst1|cpu|Equal122~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Equal122~4_combout\,
	datac => \inst1|cpu|E_logic_result[1]~32_combout\,
	datad => \inst1|cpu|Equal122~9_combout\,
	combout => \inst1|cpu|Equal122~10_combout\);

-- Location: LCCOMB_X68_Y42_N14
\inst1|cpu|Add2~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add2~62_combout\ = (\inst1|cpu|E_arith_src1\(31) & ((\inst1|cpu|E_arith_src2\(31) & (\inst1|cpu|Add2~61\ & VCC)) # (!\inst1|cpu|E_arith_src2\(31) & (!\inst1|cpu|Add2~61\)))) # (!\inst1|cpu|E_arith_src1\(31) & ((\inst1|cpu|E_arith_src2\(31) & 
-- (!\inst1|cpu|Add2~61\)) # (!\inst1|cpu|E_arith_src2\(31) & ((\inst1|cpu|Add2~61\) # (GND)))))
-- \inst1|cpu|Add2~63\ = CARRY((\inst1|cpu|E_arith_src1\(31) & (!\inst1|cpu|E_arith_src2\(31) & !\inst1|cpu|Add2~61\)) # (!\inst1|cpu|E_arith_src1\(31) & ((!\inst1|cpu|Add2~61\) # (!\inst1|cpu|E_arith_src2\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_arith_src1\(31),
	datab => \inst1|cpu|E_arith_src2\(31),
	datad => VCC,
	cin => \inst1|cpu|Add2~61\,
	combout => \inst1|cpu|Add2~62_combout\,
	cout => \inst1|cpu|Add2~63\);

-- Location: LCCOMB_X68_Y42_N16
\inst1|cpu|Add2~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add2~64_combout\ = !\inst1|cpu|Add2~63\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst1|cpu|Add2~63\,
	combout => \inst1|cpu|Add2~64_combout\);

-- Location: LCCOMB_X69_Y42_N6
\inst1|cpu|Add1~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add1~54_combout\ = (\inst1|cpu|E_src2\(27) & ((\inst1|cpu|E_src1\(27) & (!\inst1|cpu|Add1~53\)) # (!\inst1|cpu|E_src1\(27) & ((\inst1|cpu|Add1~53\) # (GND))))) # (!\inst1|cpu|E_src2\(27) & ((\inst1|cpu|E_src1\(27) & (\inst1|cpu|Add1~53\ & VCC)) 
-- # (!\inst1|cpu|E_src1\(27) & (!\inst1|cpu|Add1~53\))))
-- \inst1|cpu|Add1~55\ = CARRY((\inst1|cpu|E_src2\(27) & ((!\inst1|cpu|Add1~53\) # (!\inst1|cpu|E_src1\(27)))) # (!\inst1|cpu|E_src2\(27) & (!\inst1|cpu|E_src1\(27) & !\inst1|cpu|Add1~53\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src2\(27),
	datab => \inst1|cpu|E_src1\(27),
	datad => VCC,
	cin => \inst1|cpu|Add1~53\,
	combout => \inst1|cpu|Add1~54_combout\,
	cout => \inst1|cpu|Add1~55\);

-- Location: LCCOMB_X69_Y42_N8
\inst1|cpu|Add1~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add1~56_combout\ = ((\inst1|cpu|E_src2\(28) $ (\inst1|cpu|E_src1\(28) $ (\inst1|cpu|Add1~55\)))) # (GND)
-- \inst1|cpu|Add1~57\ = CARRY((\inst1|cpu|E_src2\(28) & (\inst1|cpu|E_src1\(28) & !\inst1|cpu|Add1~55\)) # (!\inst1|cpu|E_src2\(28) & ((\inst1|cpu|E_src1\(28)) # (!\inst1|cpu|Add1~55\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src2\(28),
	datab => \inst1|cpu|E_src1\(28),
	datad => VCC,
	cin => \inst1|cpu|Add1~55\,
	combout => \inst1|cpu|Add1~56_combout\,
	cout => \inst1|cpu|Add1~57\);

-- Location: LCCOMB_X69_Y42_N10
\inst1|cpu|Add1~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add1~58_combout\ = (\inst1|cpu|E_src1\(29) & ((\inst1|cpu|E_src2\(29) & (!\inst1|cpu|Add1~57\)) # (!\inst1|cpu|E_src2\(29) & (\inst1|cpu|Add1~57\ & VCC)))) # (!\inst1|cpu|E_src1\(29) & ((\inst1|cpu|E_src2\(29) & ((\inst1|cpu|Add1~57\) # (GND))) 
-- # (!\inst1|cpu|E_src2\(29) & (!\inst1|cpu|Add1~57\))))
-- \inst1|cpu|Add1~59\ = CARRY((\inst1|cpu|E_src1\(29) & (\inst1|cpu|E_src2\(29) & !\inst1|cpu|Add1~57\)) # (!\inst1|cpu|E_src1\(29) & ((\inst1|cpu|E_src2\(29)) # (!\inst1|cpu|Add1~57\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src1\(29),
	datab => \inst1|cpu|E_src2\(29),
	datad => VCC,
	cin => \inst1|cpu|Add1~57\,
	combout => \inst1|cpu|Add1~58_combout\,
	cout => \inst1|cpu|Add1~59\);

-- Location: LCCOMB_X69_Y42_N12
\inst1|cpu|Add1~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add1~60_combout\ = ((\inst1|cpu|E_src1\(30) $ (\inst1|cpu|E_src2\(30) $ (\inst1|cpu|Add1~59\)))) # (GND)
-- \inst1|cpu|Add1~61\ = CARRY((\inst1|cpu|E_src1\(30) & ((!\inst1|cpu|Add1~59\) # (!\inst1|cpu|E_src2\(30)))) # (!\inst1|cpu|E_src1\(30) & (!\inst1|cpu|E_src2\(30) & !\inst1|cpu|Add1~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src1\(30),
	datab => \inst1|cpu|E_src2\(30),
	datad => VCC,
	cin => \inst1|cpu|Add1~59\,
	combout => \inst1|cpu|Add1~60_combout\,
	cout => \inst1|cpu|Add1~61\);

-- Location: LCCOMB_X69_Y42_N14
\inst1|cpu|Add1~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add1~62_combout\ = (\inst1|cpu|E_arith_src2\(31) & ((\inst1|cpu|E_arith_src1\(31) & (!\inst1|cpu|Add1~61\)) # (!\inst1|cpu|E_arith_src1\(31) & ((\inst1|cpu|Add1~61\) # (GND))))) # (!\inst1|cpu|E_arith_src2\(31) & ((\inst1|cpu|E_arith_src1\(31) 
-- & (\inst1|cpu|Add1~61\ & VCC)) # (!\inst1|cpu|E_arith_src1\(31) & (!\inst1|cpu|Add1~61\))))
-- \inst1|cpu|Add1~63\ = CARRY((\inst1|cpu|E_arith_src2\(31) & ((!\inst1|cpu|Add1~61\) # (!\inst1|cpu|E_arith_src1\(31)))) # (!\inst1|cpu|E_arith_src2\(31) & (!\inst1|cpu|E_arith_src1\(31) & !\inst1|cpu|Add1~61\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_arith_src2\(31),
	datab => \inst1|cpu|E_arith_src1\(31),
	datad => VCC,
	cin => \inst1|cpu|Add1~61\,
	combout => \inst1|cpu|Add1~62_combout\,
	cout => \inst1|cpu|Add1~63\);

-- Location: LCCOMB_X69_Y42_N16
\inst1|cpu|Add1~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add1~64_combout\ = \inst1|cpu|Add1~63\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst1|cpu|Add1~63\,
	combout => \inst1|cpu|Add1~64_combout\);

-- Location: LCCOMB_X65_Y48_N26
\inst1|cpu|E_arith_result[32]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_arith_result[32]~6_combout\ = (\inst1|cpu|E_alu_sub~q\ & ((\inst1|cpu|Add1~64_combout\))) # (!\inst1|cpu|E_alu_sub~q\ & (\inst1|cpu|Add2~64_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|Add2~64_combout\,
	datac => \inst1|cpu|Add1~64_combout\,
	datad => \inst1|cpu|E_alu_sub~q\,
	combout => \inst1|cpu|E_arith_result[32]~6_combout\);

-- Location: LCCOMB_X69_Y47_N2
\inst1|cpu|D_logic_op_raw[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_logic_op_raw[1]~0_combout\ = (\inst1|cpu|Equal2~0_combout\ & ((\inst1|cpu|Equal2~9_combout\ & (\inst1|cpu|D_iw\(15))) # (!\inst1|cpu|Equal2~9_combout\ & ((\inst1|cpu|D_iw\(4)))))) # (!\inst1|cpu|Equal2~0_combout\ & (((\inst1|cpu|D_iw\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Equal2~0_combout\,
	datab => \inst1|cpu|Equal2~9_combout\,
	datac => \inst1|cpu|D_iw\(15),
	datad => \inst1|cpu|D_iw\(4),
	combout => \inst1|cpu|D_logic_op_raw[1]~0_combout\);

-- Location: FF_X69_Y47_N3
\inst1|cpu|R_compare_op[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|D_logic_op_raw[1]~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|R_compare_op\(1));

-- Location: LCCOMB_X69_Y47_N18
\inst1|cpu|E_cmp_result~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_cmp_result~0_combout\ = (\inst1|cpu|R_compare_op\(0) & ((\inst1|cpu|R_compare_op\(1) & (!\inst1|cpu|Equal122~10_combout\)) # (!\inst1|cpu|R_compare_op\(1) & ((!\inst1|cpu|E_arith_result[32]~6_combout\))))) # (!\inst1|cpu|R_compare_op\(0) & 
-- ((\inst1|cpu|R_compare_op\(1) & ((\inst1|cpu|E_arith_result[32]~6_combout\))) # (!\inst1|cpu|R_compare_op\(1) & (\inst1|cpu|Equal122~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_compare_op\(0),
	datab => \inst1|cpu|Equal122~10_combout\,
	datac => \inst1|cpu|E_arith_result[32]~6_combout\,
	datad => \inst1|cpu|R_compare_op\(1),
	combout => \inst1|cpu|E_cmp_result~0_combout\);

-- Location: FF_X69_Y47_N19
\inst1|cpu|W_cmp_result\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_cmp_result~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|W_cmp_result~q\);

-- Location: LCCOMB_X69_Y47_N22
\inst1|cpu|F_pc_no_crst_nxt[26]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc_no_crst_nxt[26]~4_combout\ = (!\inst1|cpu|R_ctrl_uncond_cti_non_br~q\ & ((!\inst1|cpu|W_cmp_result~q\) # (!\inst1|cpu|R_ctrl_br~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|R_ctrl_uncond_cti_non_br~q\,
	datac => \inst1|cpu|R_ctrl_br~q\,
	datad => \inst1|cpu|W_cmp_result~q\,
	combout => \inst1|cpu|F_pc_no_crst_nxt[26]~4_combout\);

-- Location: LCCOMB_X66_Y42_N26
\inst1|cpu|F_pc_plus_one[26]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc_plus_one[26]~52_combout\ = \inst1|cpu|F_pc_plus_one[25]~51\ $ (!\inst1|cpu|F_pc\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|F_pc\(26),
	cin => \inst1|cpu|F_pc_plus_one[25]~51\,
	combout => \inst1|cpu|F_pc_plus_one[26]~52_combout\);

-- Location: LCCOMB_X69_Y46_N14
\inst1|cpu|F_pc_no_crst_nxt[26]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc_no_crst_nxt[26]~5_combout\ = (!\inst1|cpu|R_ctrl_exception~q\ & ((\inst1|cpu|R_ctrl_break~q\) # ((\inst1|cpu|F_pc_plus_one[26]~52_combout\) # (!\inst1|cpu|F_pc_no_crst_nxt[26]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_ctrl_exception~q\,
	datab => \inst1|cpu|R_ctrl_break~q\,
	datac => \inst1|cpu|F_pc_no_crst_nxt[26]~4_combout\,
	datad => \inst1|cpu|F_pc_plus_one[26]~52_combout\,
	combout => \inst1|cpu|F_pc_no_crst_nxt[26]~5_combout\);

-- Location: LCCOMB_X69_Y45_N0
\inst1|cpu|E_arith_result[28]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_arith_result[28]~1_combout\ = (\inst1|cpu|E_alu_sub~q\ & ((\inst1|cpu|Add1~56_combout\))) # (!\inst1|cpu|E_alu_sub~q\ & (\inst1|cpu|Add2~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Add2~56_combout\,
	datab => \inst1|cpu|Add1~56_combout\,
	datac => \inst1|cpu|E_alu_sub~q\,
	combout => \inst1|cpu|E_arith_result[28]~1_combout\);

-- Location: LCCOMB_X69_Y46_N26
\inst1|cpu|F_pc_no_crst_nxt[26]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc_no_crst_nxt[26]~6_combout\ = (\inst1|cpu|F_pc_no_crst_nxt[26]~5_combout\ & ((\inst1|cpu|F_pc_no_crst_nxt[26]~4_combout\) # ((\inst1|cpu|R_ctrl_break~q\) # (\inst1|cpu|E_arith_result[28]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|F_pc_no_crst_nxt[26]~4_combout\,
	datab => \inst1|cpu|R_ctrl_break~q\,
	datac => \inst1|cpu|F_pc_no_crst_nxt[26]~5_combout\,
	datad => \inst1|cpu|E_arith_result[28]~1_combout\,
	combout => \inst1|cpu|F_pc_no_crst_nxt[26]~6_combout\);

-- Location: FF_X69_Y46_N27
\inst1|cpu|F_pc[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|F_pc_no_crst_nxt[26]~6_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|F_pc\(26));

-- Location: LCCOMB_X67_Y44_N28
\inst1|cpu|E_src1[28]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_src1[28]~0_combout\ = (\inst1|cpu|R_src1~10_combout\ & (\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(28))) # (!\inst1|cpu|R_src1~10_combout\ & ((\inst1|cpu|F_pc\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(28),
	datab => \inst1|cpu|R_src1~10_combout\,
	datad => \inst1|cpu|F_pc\(26),
	combout => \inst1|cpu|E_src1[28]~0_combout\);

-- Location: FF_X67_Y44_N29
\inst1|cpu|E_src1[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_src1[28]~0_combout\,
	asdata => \inst1|cpu|F_pc_plus_one[26]~52_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|R_src1~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src1\(28));

-- Location: LCCOMB_X68_Y42_N8
\inst1|cpu|Add2~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add2~56_combout\ = ((\inst1|cpu|E_src2\(28) $ (\inst1|cpu|E_src1\(28) $ (!\inst1|cpu|Add2~55\)))) # (GND)
-- \inst1|cpu|Add2~57\ = CARRY((\inst1|cpu|E_src2\(28) & ((\inst1|cpu|E_src1\(28)) # (!\inst1|cpu|Add2~55\))) # (!\inst1|cpu|E_src2\(28) & (\inst1|cpu|E_src1\(28) & !\inst1|cpu|Add2~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src2\(28),
	datab => \inst1|cpu|E_src1\(28),
	datad => VCC,
	cin => \inst1|cpu|Add2~55\,
	combout => \inst1|cpu|Add2~56_combout\,
	cout => \inst1|cpu|Add2~57\);

-- Location: LCCOMB_X68_Y42_N10
\inst1|cpu|Add2~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add2~58_combout\ = (\inst1|cpu|E_src1\(29) & ((\inst1|cpu|E_src2\(29) & (\inst1|cpu|Add2~57\ & VCC)) # (!\inst1|cpu|E_src2\(29) & (!\inst1|cpu|Add2~57\)))) # (!\inst1|cpu|E_src1\(29) & ((\inst1|cpu|E_src2\(29) & (!\inst1|cpu|Add2~57\)) # 
-- (!\inst1|cpu|E_src2\(29) & ((\inst1|cpu|Add2~57\) # (GND)))))
-- \inst1|cpu|Add2~59\ = CARRY((\inst1|cpu|E_src1\(29) & (!\inst1|cpu|E_src2\(29) & !\inst1|cpu|Add2~57\)) # (!\inst1|cpu|E_src1\(29) & ((!\inst1|cpu|Add2~57\) # (!\inst1|cpu|E_src2\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src1\(29),
	datab => \inst1|cpu|E_src2\(29),
	datad => VCC,
	cin => \inst1|cpu|Add2~57\,
	combout => \inst1|cpu|Add2~58_combout\,
	cout => \inst1|cpu|Add2~59\);

-- Location: LCCOMB_X68_Y42_N12
\inst1|cpu|Add2~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Add2~60_combout\ = ((\inst1|cpu|E_src2\(30) $ (\inst1|cpu|E_src1\(30) $ (!\inst1|cpu|Add2~59\)))) # (GND)
-- \inst1|cpu|Add2~61\ = CARRY((\inst1|cpu|E_src2\(30) & ((\inst1|cpu|E_src1\(30)) # (!\inst1|cpu|Add2~59\))) # (!\inst1|cpu|E_src2\(30) & (\inst1|cpu|E_src1\(30) & !\inst1|cpu|Add2~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src2\(30),
	datab => \inst1|cpu|E_src1\(30),
	datad => VCC,
	cin => \inst1|cpu|Add2~59\,
	combout => \inst1|cpu|Add2~60_combout\,
	cout => \inst1|cpu|Add2~61\);

-- Location: FF_X69_Y47_N25
\inst1|cpu|R_ctrl_shift_rot\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|D_ctrl_shift_logical~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|R_ctrl_shift_rot~q\);

-- Location: LCCOMB_X66_Y46_N0
\inst1|cpu|W_alu_result[29]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[29]~49_combout\ = (\inst1|cpu|R_ctrl_shift_rot~q\) # (\inst1|cpu|R_ctrl_logic~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|R_ctrl_shift_rot~q\,
	datad => \inst1|cpu|R_ctrl_logic~q\,
	combout => \inst1|cpu|W_alu_result[29]~49_combout\);

-- Location: LCCOMB_X70_Y43_N22
\inst1|cpu|W_alu_result[29]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[29]~50_combout\ = (\inst1|cpu|R_ctrl_shift_rot~q\) # ((\inst1|cpu|E_alu_sub~q\ & !\inst1|cpu|R_ctrl_logic~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_ctrl_shift_rot~q\,
	datab => \inst1|cpu|E_alu_sub~q\,
	datac => \inst1|cpu|R_ctrl_logic~q\,
	combout => \inst1|cpu|W_alu_result[29]~50_combout\);

-- Location: LCCOMB_X69_Y42_N20
\inst1|cpu|E_alu_result[31]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_alu_result[31]~7_combout\ = (\inst1|cpu|W_alu_result[29]~50_combout\ & (((\inst1|cpu|E_shift_rot_result\(31)) # (!\inst1|cpu|W_alu_result[29]~49_combout\)))) # (!\inst1|cpu|W_alu_result[29]~50_combout\ & 
-- (\inst1|cpu|E_logic_result[31]~29_combout\ & (\inst1|cpu|W_alu_result[29]~49_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_logic_result[31]~29_combout\,
	datab => \inst1|cpu|W_alu_result[29]~50_combout\,
	datac => \inst1|cpu|W_alu_result[29]~49_combout\,
	datad => \inst1|cpu|E_shift_rot_result\(31),
	combout => \inst1|cpu|E_alu_result[31]~7_combout\);

-- Location: LCCOMB_X69_Y42_N30
\inst1|cpu|E_alu_result[31]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_alu_result[31]~8_combout\ = (\inst1|cpu|W_alu_result[29]~49_combout\ & (((\inst1|cpu|E_alu_result[31]~7_combout\)))) # (!\inst1|cpu|W_alu_result[29]~49_combout\ & ((\inst1|cpu|E_alu_result[31]~7_combout\ & ((\inst1|cpu|Add1~62_combout\))) # 
-- (!\inst1|cpu|E_alu_result[31]~7_combout\ & (\inst1|cpu|Add2~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Add2~62_combout\,
	datab => \inst1|cpu|W_alu_result[29]~49_combout\,
	datac => \inst1|cpu|Add1~62_combout\,
	datad => \inst1|cpu|E_alu_result[31]~7_combout\,
	combout => \inst1|cpu|E_alu_result[31]~8_combout\);

-- Location: LCCOMB_X70_Y46_N16
\inst1|cpu|E_alu_result[31]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_alu_result[31]~13_combout\ = (!\inst1|cpu|R_ctrl_br_cmp~q\ & (\inst1|cpu|E_alu_result[31]~8_combout\ & !\inst1|cpu|R_ctrl_rdctl_inst~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|R_ctrl_br_cmp~q\,
	datac => \inst1|cpu|E_alu_result[31]~8_combout\,
	datad => \inst1|cpu|R_ctrl_rdctl_inst~q\,
	combout => \inst1|cpu|E_alu_result[31]~13_combout\);

-- Location: FF_X70_Y46_N17
\inst1|cpu|W_alu_result[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_alu_result[31]~13_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|W_alu_result\(31));

-- Location: LCCOMB_X62_Y45_N6
\inst1|cpu|W_rf_wr_data[31]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_rf_wr_data[31]~33_combout\ = (\inst1|cpu|R_ctrl_ld~q\ & (\inst1|cpu|av_ld_byte3_data\(7))) # (!\inst1|cpu|R_ctrl_ld~q\ & (((!\inst1|cpu|E_alu_result~6_combout\ & \inst1|cpu|W_alu_result\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|av_ld_byte3_data\(7),
	datab => \inst1|cpu|R_ctrl_ld~q\,
	datac => \inst1|cpu|E_alu_result~6_combout\,
	datad => \inst1|cpu|W_alu_result\(31),
	combout => \inst1|cpu|W_rf_wr_data[31]~33_combout\);

-- Location: LCCOMB_X66_Y45_N28
\inst1|cpu|E_src2[30]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_src2[30]~13_combout\ = (\inst1|cpu|R_src2_use_imm~q\ & ((\inst1|cpu|D_iw\(21)))) # (!\inst1|cpu|R_src2_use_imm~q\ & (\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(30),
	datab => \inst1|cpu|R_src2_use_imm~q\,
	datad => \inst1|cpu|D_iw\(21),
	combout => \inst1|cpu|E_src2[30]~13_combout\);

-- Location: FF_X66_Y45_N29
\inst1|cpu|E_src2[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_src2[30]~13_combout\,
	asdata => \inst1|cpu|D_iw\(20),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|R_src2_hi~0_combout\,
	sload => \inst1|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src2\(30));

-- Location: LCCOMB_X69_Y42_N24
\inst1|cpu|E_alu_result[30]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_alu_result[30]~9_combout\ = (\inst1|cpu|W_alu_result[29]~49_combout\ & ((\inst1|cpu|W_alu_result[29]~50_combout\ & ((\inst1|cpu|E_shift_rot_result\(30)))) # (!\inst1|cpu|W_alu_result[29]~50_combout\ & 
-- (\inst1|cpu|E_logic_result[30]~30_combout\)))) # (!\inst1|cpu|W_alu_result[29]~49_combout\ & (((\inst1|cpu|W_alu_result[29]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_logic_result[30]~30_combout\,
	datab => \inst1|cpu|E_shift_rot_result\(30),
	datac => \inst1|cpu|W_alu_result[29]~49_combout\,
	datad => \inst1|cpu|W_alu_result[29]~50_combout\,
	combout => \inst1|cpu|E_alu_result[30]~9_combout\);

-- Location: LCCOMB_X69_Y42_N18
\inst1|cpu|E_alu_result[30]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_alu_result[30]~10_combout\ = (\inst1|cpu|E_alu_result[30]~9_combout\ & (((\inst1|cpu|W_alu_result[29]~49_combout\) # (\inst1|cpu|Add1~60_combout\)))) # (!\inst1|cpu|E_alu_result[30]~9_combout\ & (\inst1|cpu|Add2~60_combout\ & 
-- (!\inst1|cpu|W_alu_result[29]~49_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Add2~60_combout\,
	datab => \inst1|cpu|E_alu_result[30]~9_combout\,
	datac => \inst1|cpu|W_alu_result[29]~49_combout\,
	datad => \inst1|cpu|Add1~60_combout\,
	combout => \inst1|cpu|E_alu_result[30]~10_combout\);

-- Location: LCCOMB_X70_Y46_N2
\inst1|cpu|E_alu_result[30]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_alu_result[30]~14_combout\ = (!\inst1|cpu|R_ctrl_rdctl_inst~q\ & (\inst1|cpu|E_alu_result[30]~10_combout\ & !\inst1|cpu|R_ctrl_br_cmp~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_ctrl_rdctl_inst~q\,
	datab => \inst1|cpu|E_alu_result[30]~10_combout\,
	datad => \inst1|cpu|R_ctrl_br_cmp~q\,
	combout => \inst1|cpu|E_alu_result[30]~14_combout\);

-- Location: FF_X70_Y46_N3
\inst1|cpu|W_alu_result[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_alu_result[30]~14_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|W_alu_result\(30));

-- Location: LCCOMB_X63_Y46_N24
\inst1|cpu|W_rf_wr_data[30]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_rf_wr_data[30]~34_combout\ = (\inst1|cpu|R_ctrl_ld~q\ & (((\inst1|cpu|av_ld_byte3_data\(6))))) # (!\inst1|cpu|R_ctrl_ld~q\ & (!\inst1|cpu|E_alu_result~6_combout\ & ((\inst1|cpu|W_alu_result\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_alu_result~6_combout\,
	datab => \inst1|cpu|R_ctrl_ld~q\,
	datac => \inst1|cpu|av_ld_byte3_data\(6),
	datad => \inst1|cpu|W_alu_result\(30),
	combout => \inst1|cpu|W_rf_wr_data[30]~34_combout\);

-- Location: LCCOMB_X65_Y44_N12
\inst1|cpu|R_src1[29]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|R_src1[29]~16_combout\ = (!\inst1|cpu|R_src1~11_combout\ & (\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(29) & ((!\inst1|cpu|R_ctrl_jmp_direct~q\) # (!\inst1|cpu|E_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_src1~11_combout\,
	datab => \inst1|cpu|E_valid~q\,
	datac => \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(29),
	datad => \inst1|cpu|R_ctrl_jmp_direct~q\,
	combout => \inst1|cpu|R_src1[29]~16_combout\);

-- Location: FF_X65_Y44_N13
\inst1|cpu|E_src1[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|R_src1[29]~16_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src1\(29));

-- Location: LCCOMB_X69_Y42_N28
\inst1|cpu|E_alu_result[29]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_alu_result[29]~11_combout\ = (\inst1|cpu|W_alu_result[29]~49_combout\ & ((\inst1|cpu|W_alu_result[29]~50_combout\ & ((\inst1|cpu|E_shift_rot_result\(29)))) # (!\inst1|cpu|W_alu_result[29]~50_combout\ & 
-- (\inst1|cpu|E_logic_result[29]~31_combout\)))) # (!\inst1|cpu|W_alu_result[29]~49_combout\ & (((\inst1|cpu|W_alu_result[29]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_alu_result[29]~49_combout\,
	datab => \inst1|cpu|E_logic_result[29]~31_combout\,
	datac => \inst1|cpu|E_shift_rot_result\(29),
	datad => \inst1|cpu|W_alu_result[29]~50_combout\,
	combout => \inst1|cpu|E_alu_result[29]~11_combout\);

-- Location: LCCOMB_X69_Y42_N22
\inst1|cpu|E_alu_result[29]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_alu_result[29]~12_combout\ = (\inst1|cpu|E_alu_result[29]~11_combout\ & (((\inst1|cpu|W_alu_result[29]~49_combout\) # (\inst1|cpu|Add1~58_combout\)))) # (!\inst1|cpu|E_alu_result[29]~11_combout\ & (\inst1|cpu|Add2~58_combout\ & 
-- (!\inst1|cpu|W_alu_result[29]~49_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Add2~58_combout\,
	datab => \inst1|cpu|E_alu_result[29]~11_combout\,
	datac => \inst1|cpu|W_alu_result[29]~49_combout\,
	datad => \inst1|cpu|Add1~58_combout\,
	combout => \inst1|cpu|E_alu_result[29]~12_combout\);

-- Location: LCCOMB_X70_Y46_N20
\inst1|cpu|E_alu_result[29]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_alu_result[29]~15_combout\ = (!\inst1|cpu|R_ctrl_rdctl_inst~q\ & (\inst1|cpu|E_alu_result[29]~12_combout\ & !\inst1|cpu|R_ctrl_br_cmp~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_ctrl_rdctl_inst~q\,
	datab => \inst1|cpu|E_alu_result[29]~12_combout\,
	datad => \inst1|cpu|R_ctrl_br_cmp~q\,
	combout => \inst1|cpu|E_alu_result[29]~15_combout\);

-- Location: FF_X70_Y46_N21
\inst1|cpu|W_alu_result[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_alu_result[29]~15_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|W_alu_result\(29));

-- Location: LCCOMB_X63_Y46_N10
\inst1|cpu|W_rf_wr_data[29]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_rf_wr_data[29]~35_combout\ = (\inst1|cpu|R_ctrl_ld~q\ & (((\inst1|cpu|av_ld_byte3_data\(5))))) # (!\inst1|cpu|R_ctrl_ld~q\ & (!\inst1|cpu|E_alu_result~6_combout\ & ((\inst1|cpu|W_alu_result\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_alu_result~6_combout\,
	datab => \inst1|cpu|R_ctrl_ld~q\,
	datac => \inst1|cpu|av_ld_byte3_data\(5),
	datad => \inst1|cpu|W_alu_result\(29),
	combout => \inst1|cpu|W_rf_wr_data[29]~35_combout\);

-- Location: LCCOMB_X66_Y45_N22
\inst1|cpu|E_src2[28]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_src2[28]~0_combout\ = (\inst1|cpu|R_src2_use_imm~q\ & (\inst1|cpu|D_iw\(21))) # (!\inst1|cpu|R_src2_use_imm~q\ & ((\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(21),
	datab => \inst1|cpu|R_src2_use_imm~q\,
	datad => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(28),
	combout => \inst1|cpu|E_src2[28]~0_combout\);

-- Location: FF_X66_Y45_N23
\inst1|cpu|E_src2[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_src2[28]~0_combout\,
	asdata => \inst1|cpu|D_iw\(18),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|R_src2_hi~0_combout\,
	sload => \inst1|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src2\(28));

-- Location: LCCOMB_X69_Y45_N20
\inst1|cpu|W_alu_result[28]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[28]~32_combout\ = (\inst1|cpu|R_ctrl_logic~q\ & (\inst1|cpu|E_logic_result[28]~6_combout\)) # (!\inst1|cpu|R_ctrl_logic~q\ & ((\inst1|cpu|E_alu_sub~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_logic_result[28]~6_combout\,
	datac => \inst1|cpu|E_alu_sub~q\,
	datad => \inst1|cpu|R_ctrl_logic~q\,
	combout => \inst1|cpu|W_alu_result[28]~32_combout\);

-- Location: LCCOMB_X69_Y45_N28
\inst1|cpu|W_alu_result[28]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[28]~0_combout\ = (\inst1|cpu|W_alu_result[28]~32_combout\ & (((\inst1|cpu|Add1~56_combout\) # (\inst1|cpu|R_ctrl_logic~q\)))) # (!\inst1|cpu|W_alu_result[28]~32_combout\ & (\inst1|cpu|Add2~56_combout\ & 
-- ((!\inst1|cpu|R_ctrl_logic~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Add2~56_combout\,
	datab => \inst1|cpu|W_alu_result[28]~32_combout\,
	datac => \inst1|cpu|Add1~56_combout\,
	datad => \inst1|cpu|R_ctrl_logic~q\,
	combout => \inst1|cpu|W_alu_result[28]~0_combout\);

-- Location: LCCOMB_X69_Y45_N16
\inst1|cpu|W_alu_result[28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[28]~feeder_combout\ = \inst1|cpu|W_alu_result[28]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|W_alu_result[28]~0_combout\,
	combout => \inst1|cpu|W_alu_result[28]~feeder_combout\);

-- Location: FF_X69_Y45_N17
\inst1|cpu|W_alu_result[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|W_alu_result[28]~feeder_combout\,
	asdata => \inst1|cpu|E_shift_rot_result\(28),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|E_alu_result~6_combout\,
	sload => \inst1|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|W_alu_result\(28));

-- Location: LCCOMB_X62_Y45_N24
\inst1|cpu|W_rf_wr_data[28]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_rf_wr_data[28]~29_combout\ = (\inst1|cpu|R_ctrl_ld~q\ & (((\inst1|cpu|av_ld_byte3_data\(4))))) # (!\inst1|cpu|R_ctrl_ld~q\ & (!\inst1|cpu|E_alu_result~6_combout\ & ((\inst1|cpu|W_alu_result\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_alu_result~6_combout\,
	datab => \inst1|cpu|R_ctrl_ld~q\,
	datac => \inst1|cpu|av_ld_byte3_data\(4),
	datad => \inst1|cpu|W_alu_result\(28),
	combout => \inst1|cpu|W_rf_wr_data[28]~29_combout\);

-- Location: LCCOMB_X66_Y45_N0
\inst1|cpu|E_src2[27]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_src2[27]~1_combout\ = (\inst1|cpu|R_src2_use_imm~q\ & ((\inst1|cpu|D_iw\(21)))) # (!\inst1|cpu|R_src2_use_imm~q\ & (\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(27),
	datab => \inst1|cpu|R_src2_use_imm~q\,
	datad => \inst1|cpu|D_iw\(21),
	combout => \inst1|cpu|E_src2[27]~1_combout\);

-- Location: FF_X66_Y45_N1
\inst1|cpu|E_src2[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_src2[27]~1_combout\,
	asdata => \inst1|cpu|D_iw\(17),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|R_src2_hi~0_combout\,
	sload => \inst1|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src2\(27));

-- Location: LCCOMB_X69_Y45_N6
\inst1|cpu|W_alu_result[27]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[27]~33_combout\ = (\inst1|cpu|R_ctrl_logic~q\ & (\inst1|cpu|E_logic_result[27]~7_combout\)) # (!\inst1|cpu|R_ctrl_logic~q\ & ((!\inst1|cpu|E_alu_sub~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_logic_result[27]~7_combout\,
	datac => \inst1|cpu|E_alu_sub~q\,
	datad => \inst1|cpu|R_ctrl_logic~q\,
	combout => \inst1|cpu|W_alu_result[27]~33_combout\);

-- Location: LCCOMB_X69_Y45_N30
\inst1|cpu|W_alu_result[27]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[27]~1_combout\ = (\inst1|cpu|R_ctrl_logic~q\ & (((\inst1|cpu|W_alu_result[27]~33_combout\)))) # (!\inst1|cpu|R_ctrl_logic~q\ & ((\inst1|cpu|W_alu_result[27]~33_combout\ & ((\inst1|cpu|Add2~54_combout\))) # 
-- (!\inst1|cpu|W_alu_result[27]~33_combout\ & (\inst1|cpu|Add1~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Add1~54_combout\,
	datab => \inst1|cpu|R_ctrl_logic~q\,
	datac => \inst1|cpu|Add2~54_combout\,
	datad => \inst1|cpu|W_alu_result[27]~33_combout\,
	combout => \inst1|cpu|W_alu_result[27]~1_combout\);

-- Location: LCCOMB_X69_Y45_N26
\inst1|cpu|W_alu_result[27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[27]~feeder_combout\ = \inst1|cpu|W_alu_result[27]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_alu_result[27]~1_combout\,
	combout => \inst1|cpu|W_alu_result[27]~feeder_combout\);

-- Location: FF_X69_Y45_N27
\inst1|cpu|W_alu_result[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|W_alu_result[27]~feeder_combout\,
	asdata => \inst1|cpu|E_shift_rot_result\(27),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|E_alu_result~6_combout\,
	sload => \inst1|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|W_alu_result\(27));

-- Location: LCCOMB_X61_Y45_N26
\inst1|cpu|W_rf_wr_data[27]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_rf_wr_data[27]~30_combout\ = (\inst1|cpu|R_ctrl_ld~q\ & (\inst1|cpu|av_ld_byte3_data\(3))) # (!\inst1|cpu|R_ctrl_ld~q\ & (((\inst1|cpu|W_alu_result\(27) & !\inst1|cpu|E_alu_result~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|av_ld_byte3_data\(3),
	datab => \inst1|cpu|W_alu_result\(27),
	datac => \inst1|cpu|R_ctrl_ld~q\,
	datad => \inst1|cpu|E_alu_result~6_combout\,
	combout => \inst1|cpu|W_rf_wr_data[27]~30_combout\);

-- Location: LCCOMB_X65_Y44_N24
\inst1|cpu|E_src1[26]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_src1[26]~2_combout\ = (\inst1|cpu|R_src1~10_combout\ & ((\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(26)))) # (!\inst1|cpu|R_src1~10_combout\ & (\inst1|cpu|D_iw\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(30),
	datab => \inst1|cpu|R_src1~10_combout\,
	datad => \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(26),
	combout => \inst1|cpu|E_src1[26]~2_combout\);

-- Location: FF_X65_Y44_N25
\inst1|cpu|E_src1[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_src1[26]~2_combout\,
	asdata => \inst1|cpu|F_pc_plus_one[24]~48_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|R_src1~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src1\(26));

-- Location: LCCOMB_X67_Y42_N30
\inst1|cpu|W_alu_result[26]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[26]~34_combout\ = (\inst1|cpu|R_ctrl_logic~q\ & ((\inst1|cpu|E_logic_result[26]~8_combout\))) # (!\inst1|cpu|R_ctrl_logic~q\ & (!\inst1|cpu|E_alu_sub~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_alu_sub~q\,
	datac => \inst1|cpu|R_ctrl_logic~q\,
	datad => \inst1|cpu|E_logic_result[26]~8_combout\,
	combout => \inst1|cpu|W_alu_result[26]~34_combout\);

-- Location: LCCOMB_X67_Y42_N16
\inst1|cpu|W_alu_result[26]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[26]~2_combout\ = (\inst1|cpu|W_alu_result[26]~34_combout\ & ((\inst1|cpu|Add2~52_combout\) # ((\inst1|cpu|R_ctrl_logic~q\)))) # (!\inst1|cpu|W_alu_result[26]~34_combout\ & (((!\inst1|cpu|R_ctrl_logic~q\ & 
-- \inst1|cpu|Add1~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Add2~52_combout\,
	datab => \inst1|cpu|W_alu_result[26]~34_combout\,
	datac => \inst1|cpu|R_ctrl_logic~q\,
	datad => \inst1|cpu|Add1~52_combout\,
	combout => \inst1|cpu|W_alu_result[26]~2_combout\);

-- Location: LCCOMB_X67_Y45_N8
\inst1|cpu|W_alu_result[26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[26]~feeder_combout\ = \inst1|cpu|W_alu_result[26]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|W_alu_result[26]~2_combout\,
	combout => \inst1|cpu|W_alu_result[26]~feeder_combout\);

-- Location: FF_X67_Y45_N9
\inst1|cpu|W_alu_result[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|W_alu_result[26]~feeder_combout\,
	asdata => \inst1|cpu|E_shift_rot_result\(26),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|E_alu_result~6_combout\,
	sload => \inst1|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|W_alu_result\(26));

-- Location: LCCOMB_X67_Y45_N4
\inst1|cpu|W_rf_wr_data[26]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_rf_wr_data[26]~31_combout\ = (\inst1|cpu|R_ctrl_ld~q\ & (((\inst1|cpu|av_ld_byte3_data\(2))))) # (!\inst1|cpu|R_ctrl_ld~q\ & (!\inst1|cpu|E_alu_result~6_combout\ & (\inst1|cpu|W_alu_result\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_alu_result~6_combout\,
	datab => \inst1|cpu|W_alu_result\(26),
	datac => \inst1|cpu|R_ctrl_ld~q\,
	datad => \inst1|cpu|av_ld_byte3_data\(2),
	combout => \inst1|cpu|W_rf_wr_data[26]~31_combout\);

-- Location: LCCOMB_X65_Y44_N26
\inst1|cpu|E_src1[25]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_src1[25]~3_combout\ = (\inst1|cpu|R_src1~10_combout\ & (\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(25))) # (!\inst1|cpu|R_src1~10_combout\ & ((\inst1|cpu|D_iw\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(25),
	datab => \inst1|cpu|R_src1~10_combout\,
	datad => \inst1|cpu|D_iw\(29),
	combout => \inst1|cpu|E_src1[25]~3_combout\);

-- Location: FF_X65_Y44_N27
\inst1|cpu|E_src1[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_src1[25]~3_combout\,
	asdata => \inst1|cpu|F_pc_plus_one[23]~46_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|R_src1~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src1\(25));

-- Location: LCCOMB_X67_Y42_N8
\inst1|cpu|W_alu_result[25]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[25]~35_combout\ = (\inst1|cpu|R_ctrl_logic~q\ & ((\inst1|cpu|E_logic_result[25]~9_combout\))) # (!\inst1|cpu|R_ctrl_logic~q\ & (!\inst1|cpu|E_alu_sub~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_alu_sub~q\,
	datab => \inst1|cpu|E_logic_result[25]~9_combout\,
	datac => \inst1|cpu|R_ctrl_logic~q\,
	combout => \inst1|cpu|W_alu_result[25]~35_combout\);

-- Location: LCCOMB_X67_Y42_N2
\inst1|cpu|W_alu_result[25]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[25]~3_combout\ = (\inst1|cpu|R_ctrl_logic~q\ & (((\inst1|cpu|W_alu_result[25]~35_combout\)))) # (!\inst1|cpu|R_ctrl_logic~q\ & ((\inst1|cpu|W_alu_result[25]~35_combout\ & ((\inst1|cpu|Add2~50_combout\))) # 
-- (!\inst1|cpu|W_alu_result[25]~35_combout\ & (\inst1|cpu|Add1~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_ctrl_logic~q\,
	datab => \inst1|cpu|Add1~50_combout\,
	datac => \inst1|cpu|W_alu_result[25]~35_combout\,
	datad => \inst1|cpu|Add2~50_combout\,
	combout => \inst1|cpu|W_alu_result[25]~3_combout\);

-- Location: LCCOMB_X67_Y45_N2
\inst1|cpu|W_alu_result[25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[25]~feeder_combout\ = \inst1|cpu|W_alu_result[25]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|W_alu_result[25]~3_combout\,
	combout => \inst1|cpu|W_alu_result[25]~feeder_combout\);

-- Location: FF_X67_Y45_N3
\inst1|cpu|W_alu_result[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|W_alu_result[25]~feeder_combout\,
	asdata => \inst1|cpu|E_shift_rot_result\(25),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|E_alu_result~6_combout\,
	sload => \inst1|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|W_alu_result\(25));

-- Location: LCCOMB_X61_Y45_N20
\inst1|cpu|W_rf_wr_data[25]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_rf_wr_data[25]~32_combout\ = (\inst1|cpu|R_ctrl_ld~q\ & (\inst1|cpu|av_ld_byte3_data\(1))) # (!\inst1|cpu|R_ctrl_ld~q\ & (((\inst1|cpu|W_alu_result\(25) & !\inst1|cpu|E_alu_result~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|av_ld_byte3_data\(1),
	datab => \inst1|cpu|W_alu_result\(25),
	datac => \inst1|cpu|R_ctrl_ld~q\,
	datad => \inst1|cpu|E_alu_result~6_combout\,
	combout => \inst1|cpu|W_rf_wr_data[25]~32_combout\);

-- Location: LCCOMB_X70_Y44_N24
\inst1|cpu|E_src1[24]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_src1[24]~4_combout\ = (\inst1|cpu|R_src1~10_combout\ & ((\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(24)))) # (!\inst1|cpu|R_src1~10_combout\ & (\inst1|cpu|D_iw\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(28),
	datab => \inst1|cpu|R_src1~10_combout\,
	datad => \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(24),
	combout => \inst1|cpu|E_src1[24]~4_combout\);

-- Location: FF_X70_Y44_N25
\inst1|cpu|E_src1[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_src1[24]~4_combout\,
	asdata => \inst1|cpu|F_pc_plus_one[22]~44_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|R_src1~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src1\(24));

-- Location: LCCOMB_X67_Y42_N28
\inst1|cpu|W_alu_result[24]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[24]~29_combout\ = (\inst1|cpu|R_ctrl_logic~q\ & (\inst1|cpu|E_logic_result[24]~0_combout\)) # (!\inst1|cpu|R_ctrl_logic~q\ & ((!\inst1|cpu|E_alu_sub~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_ctrl_logic~q\,
	datab => \inst1|cpu|E_logic_result[24]~0_combout\,
	datad => \inst1|cpu|E_alu_sub~q\,
	combout => \inst1|cpu|W_alu_result[24]~29_combout\);

-- Location: LCCOMB_X69_Y46_N10
\inst1|cpu|W_alu_result[24]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[24]~4_combout\ = (\inst1|cpu|W_alu_result[24]~29_combout\ & ((\inst1|cpu|Add2~48_combout\) # ((\inst1|cpu|R_ctrl_logic~q\)))) # (!\inst1|cpu|W_alu_result[24]~29_combout\ & (((!\inst1|cpu|R_ctrl_logic~q\ & 
-- \inst1|cpu|Add1~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Add2~48_combout\,
	datab => \inst1|cpu|W_alu_result[24]~29_combout\,
	datac => \inst1|cpu|R_ctrl_logic~q\,
	datad => \inst1|cpu|Add1~48_combout\,
	combout => \inst1|cpu|W_alu_result[24]~4_combout\);

-- Location: LCCOMB_X67_Y46_N16
\inst1|cpu|W_alu_result[24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[24]~feeder_combout\ = \inst1|cpu|W_alu_result[24]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|W_alu_result[24]~4_combout\,
	combout => \inst1|cpu|W_alu_result[24]~feeder_combout\);

-- Location: FF_X67_Y46_N17
\inst1|cpu|W_alu_result[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|W_alu_result[24]~feeder_combout\,
	asdata => \inst1|cpu|E_shift_rot_result\(24),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|E_alu_result~6_combout\,
	sload => \inst1|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|W_alu_result\(24));

-- Location: LCCOMB_X61_Y45_N30
\inst1|cpu|W_rf_wr_data[24]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_rf_wr_data[24]~11_combout\ = (\inst1|cpu|R_ctrl_ld~q\ & (((\inst1|cpu|av_ld_byte3_data\(0))))) # (!\inst1|cpu|R_ctrl_ld~q\ & (\inst1|cpu|W_alu_result\(24) & ((!\inst1|cpu|E_alu_result~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_alu_result\(24),
	datab => \inst1|cpu|av_ld_byte3_data\(0),
	datac => \inst1|cpu|R_ctrl_ld~q\,
	datad => \inst1|cpu|E_alu_result~6_combout\,
	combout => \inst1|cpu|W_rf_wr_data[24]~11_combout\);

-- Location: LCCOMB_X66_Y45_N10
\inst1|cpu|E_src2[23]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_src2[23]~5_combout\ = (\inst1|cpu|R_src2_use_imm~q\ & ((\inst1|cpu|D_iw\(21)))) # (!\inst1|cpu|R_src2_use_imm~q\ & (\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(23),
	datab => \inst1|cpu|R_src2_use_imm~q\,
	datad => \inst1|cpu|D_iw\(21),
	combout => \inst1|cpu|E_src2[23]~5_combout\);

-- Location: FF_X66_Y45_N11
\inst1|cpu|E_src2[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_src2[23]~5_combout\,
	asdata => \inst1|cpu|D_iw\(13),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|R_src2_hi~0_combout\,
	sload => \inst1|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src2\(23));

-- Location: LCCOMB_X67_Y42_N18
\inst1|cpu|W_alu_result[23]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[23]~36_combout\ = (\inst1|cpu|R_ctrl_logic~q\ & ((\inst1|cpu|E_logic_result[23]~10_combout\))) # (!\inst1|cpu|R_ctrl_logic~q\ & (!\inst1|cpu|E_alu_sub~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_alu_sub~q\,
	datac => \inst1|cpu|R_ctrl_logic~q\,
	datad => \inst1|cpu|E_logic_result[23]~10_combout\,
	combout => \inst1|cpu|W_alu_result[23]~36_combout\);

-- Location: LCCOMB_X67_Y42_N4
\inst1|cpu|W_alu_result[23]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[23]~5_combout\ = (\inst1|cpu|R_ctrl_logic~q\ & (((\inst1|cpu|W_alu_result[23]~36_combout\)))) # (!\inst1|cpu|R_ctrl_logic~q\ & ((\inst1|cpu|W_alu_result[23]~36_combout\ & ((\inst1|cpu|Add2~46_combout\))) # 
-- (!\inst1|cpu|W_alu_result[23]~36_combout\ & (\inst1|cpu|Add1~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Add1~46_combout\,
	datab => \inst1|cpu|Add2~46_combout\,
	datac => \inst1|cpu|R_ctrl_logic~q\,
	datad => \inst1|cpu|W_alu_result[23]~36_combout\,
	combout => \inst1|cpu|W_alu_result[23]~5_combout\);

-- Location: LCCOMB_X67_Y45_N20
\inst1|cpu|W_alu_result[23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[23]~feeder_combout\ = \inst1|cpu|W_alu_result[23]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|W_alu_result[23]~5_combout\,
	combout => \inst1|cpu|W_alu_result[23]~feeder_combout\);

-- Location: FF_X67_Y45_N21
\inst1|cpu|W_alu_result[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|W_alu_result[23]~feeder_combout\,
	asdata => \inst1|cpu|E_shift_rot_result\(23),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|E_alu_result~6_combout\,
	sload => \inst1|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|W_alu_result\(23));

-- Location: LCCOMB_X62_Y45_N12
\inst1|cpu|W_rf_wr_data[23]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_rf_wr_data[23]~12_combout\ = (\inst1|cpu|R_ctrl_ld~q\ & (\inst1|cpu|av_ld_byte2_data\(7))) # (!\inst1|cpu|R_ctrl_ld~q\ & (((!\inst1|cpu|E_alu_result~6_combout\ & \inst1|cpu|W_alu_result\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|av_ld_byte2_data\(7),
	datab => \inst1|cpu|R_ctrl_ld~q\,
	datac => \inst1|cpu|E_alu_result~6_combout\,
	datad => \inst1|cpu|W_alu_result\(23),
	combout => \inst1|cpu|W_rf_wr_data[23]~12_combout\);

-- Location: LCCOMB_X66_Y45_N30
\inst1|cpu|E_src2[21]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_src2[21]~7_combout\ = (\inst1|cpu|R_src2_use_imm~q\ & ((\inst1|cpu|D_iw\(21)))) # (!\inst1|cpu|R_src2_use_imm~q\ & (\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(21),
	datab => \inst1|cpu|R_src2_use_imm~q\,
	datad => \inst1|cpu|D_iw\(21),
	combout => \inst1|cpu|E_src2[21]~7_combout\);

-- Location: FF_X66_Y45_N31
\inst1|cpu|E_src2[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_src2[21]~7_combout\,
	asdata => \inst1|cpu|D_iw\(11),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|R_src2_hi~0_combout\,
	sload => \inst1|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src2\(21));

-- Location: LCCOMB_X70_Y42_N16
\inst1|cpu|E_logic_result[21]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_logic_result[21]~12_combout\ = (\inst1|cpu|E_src2\(21) & (\inst1|cpu|R_logic_op\(1) $ (((\inst1|cpu|E_src1\(21) & \inst1|cpu|R_logic_op\(0)))))) # (!\inst1|cpu|E_src2\(21) & ((\inst1|cpu|R_logic_op\(1) & (\inst1|cpu|E_src1\(21))) # 
-- (!\inst1|cpu|R_logic_op\(1) & (!\inst1|cpu|E_src1\(21) & !\inst1|cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_logic_op\(1),
	datab => \inst1|cpu|E_src2\(21),
	datac => \inst1|cpu|E_src1\(21),
	datad => \inst1|cpu|R_logic_op\(0),
	combout => \inst1|cpu|E_logic_result[21]~12_combout\);

-- Location: LCCOMB_X67_Y43_N0
\inst1|cpu|W_alu_result[21]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[21]~38_combout\ = (\inst1|cpu|R_ctrl_logic~q\ & ((\inst1|cpu|E_logic_result[21]~12_combout\))) # (!\inst1|cpu|R_ctrl_logic~q\ & (!\inst1|cpu|E_alu_sub~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_alu_sub~q\,
	datab => \inst1|cpu|E_logic_result[21]~12_combout\,
	datac => \inst1|cpu|R_ctrl_logic~q\,
	combout => \inst1|cpu|W_alu_result[21]~38_combout\);

-- Location: LCCOMB_X67_Y43_N12
\inst1|cpu|W_alu_result[21]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[21]~7_combout\ = (\inst1|cpu|R_ctrl_logic~q\ & (\inst1|cpu|W_alu_result[21]~38_combout\)) # (!\inst1|cpu|R_ctrl_logic~q\ & ((\inst1|cpu|W_alu_result[21]~38_combout\ & (\inst1|cpu|Add2~42_combout\)) # 
-- (!\inst1|cpu|W_alu_result[21]~38_combout\ & ((\inst1|cpu|Add1~42_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_ctrl_logic~q\,
	datab => \inst1|cpu|W_alu_result[21]~38_combout\,
	datac => \inst1|cpu|Add2~42_combout\,
	datad => \inst1|cpu|Add1~42_combout\,
	combout => \inst1|cpu|W_alu_result[21]~7_combout\);

-- Location: LCCOMB_X67_Y45_N16
\inst1|cpu|W_alu_result[21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[21]~feeder_combout\ = \inst1|cpu|W_alu_result[21]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|W_alu_result[21]~7_combout\,
	combout => \inst1|cpu|W_alu_result[21]~feeder_combout\);

-- Location: FF_X67_Y45_N17
\inst1|cpu|W_alu_result[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|W_alu_result[21]~feeder_combout\,
	asdata => \inst1|cpu|E_shift_rot_result\(21),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|E_alu_result~6_combout\,
	sload => \inst1|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|W_alu_result\(21));

-- Location: LCCOMB_X62_Y45_N30
\inst1|cpu|W_rf_wr_data[21]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_rf_wr_data[21]~14_combout\ = (\inst1|cpu|R_ctrl_ld~q\ & (\inst1|cpu|av_ld_byte2_data\(5))) # (!\inst1|cpu|R_ctrl_ld~q\ & (((\inst1|cpu|W_alu_result\(21) & !\inst1|cpu|E_alu_result~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|av_ld_byte2_data\(5),
	datab => \inst1|cpu|W_alu_result\(21),
	datac => \inst1|cpu|E_alu_result~6_combout\,
	datad => \inst1|cpu|R_ctrl_ld~q\,
	combout => \inst1|cpu|W_rf_wr_data[21]~14_combout\);

-- Location: LCCOMB_X66_Y45_N24
\inst1|cpu|E_src2[20]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_src2[20]~8_combout\ = (\inst1|cpu|R_src2_use_imm~q\ & ((\inst1|cpu|D_iw\(21)))) # (!\inst1|cpu|R_src2_use_imm~q\ & (\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(20),
	datab => \inst1|cpu|R_src2_use_imm~q\,
	datad => \inst1|cpu|D_iw\(21),
	combout => \inst1|cpu|E_src2[20]~8_combout\);

-- Location: FF_X66_Y45_N25
\inst1|cpu|E_src2[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_src2[20]~8_combout\,
	asdata => \inst1|cpu|D_iw\(10),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|R_src2_hi~0_combout\,
	sload => \inst1|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src2\(20));

-- Location: LCCOMB_X70_Y42_N10
\inst1|cpu|E_logic_result[20]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_logic_result[20]~13_combout\ = (\inst1|cpu|E_src2\(20) & (\inst1|cpu|R_logic_op\(1) $ (((\inst1|cpu|E_src1\(20) & \inst1|cpu|R_logic_op\(0)))))) # (!\inst1|cpu|E_src2\(20) & ((\inst1|cpu|R_logic_op\(1) & (\inst1|cpu|E_src1\(20))) # 
-- (!\inst1|cpu|R_logic_op\(1) & (!\inst1|cpu|E_src1\(20) & !\inst1|cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_logic_op\(1),
	datab => \inst1|cpu|E_src2\(20),
	datac => \inst1|cpu|E_src1\(20),
	datad => \inst1|cpu|R_logic_op\(0),
	combout => \inst1|cpu|E_logic_result[20]~13_combout\);

-- Location: LCCOMB_X67_Y43_N10
\inst1|cpu|W_alu_result[20]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[20]~39_combout\ = (\inst1|cpu|R_ctrl_logic~q\ & (\inst1|cpu|E_logic_result[20]~13_combout\)) # (!\inst1|cpu|R_ctrl_logic~q\ & ((!\inst1|cpu|E_alu_sub~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_ctrl_logic~q\,
	datac => \inst1|cpu|E_logic_result[20]~13_combout\,
	datad => \inst1|cpu|E_alu_sub~q\,
	combout => \inst1|cpu|W_alu_result[20]~39_combout\);

-- Location: LCCOMB_X67_Y43_N22
\inst1|cpu|W_alu_result[20]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[20]~8_combout\ = (\inst1|cpu|W_alu_result[20]~39_combout\ & ((\inst1|cpu|Add2~40_combout\) # ((\inst1|cpu|R_ctrl_logic~q\)))) # (!\inst1|cpu|W_alu_result[20]~39_combout\ & (((!\inst1|cpu|R_ctrl_logic~q\ & 
-- \inst1|cpu|Add1~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_alu_result[20]~39_combout\,
	datab => \inst1|cpu|Add2~40_combout\,
	datac => \inst1|cpu|R_ctrl_logic~q\,
	datad => \inst1|cpu|Add1~40_combout\,
	combout => \inst1|cpu|W_alu_result[20]~8_combout\);

-- Location: LCCOMB_X67_Y45_N26
\inst1|cpu|W_alu_result[20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[20]~feeder_combout\ = \inst1|cpu|W_alu_result[20]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|W_alu_result[20]~8_combout\,
	combout => \inst1|cpu|W_alu_result[20]~feeder_combout\);

-- Location: FF_X67_Y45_N27
\inst1|cpu|W_alu_result[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|W_alu_result[20]~feeder_combout\,
	asdata => \inst1|cpu|E_shift_rot_result\(20),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|E_alu_result~6_combout\,
	sload => \inst1|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|W_alu_result\(20));

-- Location: FF_X65_Y56_N9
\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\,
	asdata => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(20));

-- Location: LCCOMB_X61_Y47_N24
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~20_combout\ = (\inst1|sdram|za_data\(20) & ((\inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\) # 
-- ((\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(20))))) # (!\inst1|sdram|za_data\(20) & 
-- (\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|za_data\(20),
	datab => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datad => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(20),
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~20_combout\);

-- Location: LCCOMB_X61_Y47_N2
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~33_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~20_combout\) # ((\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(20) & !\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~20_combout\,
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(20),
	datad => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\,
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~33_combout\);

-- Location: LCCOMB_X62_Y45_N14
\inst1|cpu|av_ld_byte2_data[4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte2_data[4]~3_combout\ = (\inst1|cpu|av_ld_aligning_data~q\ & ((\inst1|cpu|av_fill_bit~1_combout\))) # (!\inst1|cpu|av_ld_aligning_data~q\ & (\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|av_ld_aligning_data~q\,
	datab => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~33_combout\,
	datad => \inst1|cpu|av_fill_bit~1_combout\,
	combout => \inst1|cpu|av_ld_byte2_data[4]~3_combout\);

-- Location: FF_X62_Y45_N15
\inst1|cpu|av_ld_byte2_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|av_ld_byte2_data[4]~3_combout\,
	asdata => \inst1|cpu|av_ld_byte3_data\(4),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|av_ld_byte2_data\(4));

-- Location: LCCOMB_X62_Y45_N16
\inst1|cpu|W_rf_wr_data[20]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_rf_wr_data[20]~15_combout\ = (\inst1|cpu|R_ctrl_ld~q\ & (((\inst1|cpu|av_ld_byte2_data\(4))))) # (!\inst1|cpu|R_ctrl_ld~q\ & (!\inst1|cpu|E_alu_result~6_combout\ & (\inst1|cpu|W_alu_result\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_alu_result~6_combout\,
	datab => \inst1|cpu|W_alu_result\(20),
	datac => \inst1|cpu|av_ld_byte2_data\(4),
	datad => \inst1|cpu|R_ctrl_ld~q\,
	combout => \inst1|cpu|W_rf_wr_data[20]~15_combout\);

-- Location: LCCOMB_X65_Y45_N24
\inst1|cpu|E_st_data[19]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_st_data[19]~4_combout\ = (\inst1|cpu|D_iw\(4) & ((\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(19)))) # (!\inst1|cpu|D_iw\(4) & (\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	datab => \inst1|cpu|D_iw\(4),
	datad => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(19),
	combout => \inst1|cpu|E_st_data[19]~4_combout\);

-- Location: FF_X65_Y45_N25
\inst1|cpu|d_writedata[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_st_data[19]~4_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|d_writedata\(19));

-- Location: LCCOMB_X65_Y45_N20
\inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~26_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \inst1|cpu|d_writedata\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \inst1|cpu|d_writedata\(19),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~26_combout\);

-- Location: FF_X65_Y45_N21
\inst1|cpu|the_SoC_cpu_nios2_oci|writedata[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(19));

-- Location: LCCOMB_X65_Y45_N30
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[19]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[19]~25_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(19))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(19),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(19),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[19]~25_combout\);

-- Location: LCCOMB_X60_Y45_N18
\inst1|cpu|E_st_data[20]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_st_data[20]~3_combout\ = (\inst1|cpu|D_iw\(4) & (\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(20))) # (!\inst1|cpu|D_iw\(4) & ((\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(20),
	datab => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	datad => \inst1|cpu|D_iw\(4),
	combout => \inst1|cpu|E_st_data[20]~3_combout\);

-- Location: FF_X60_Y45_N19
\inst1|cpu|d_writedata[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_st_data[20]~3_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|d_writedata\(20));

-- Location: LCCOMB_X60_Y45_N20
\inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~25_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \inst1|cpu|d_writedata\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \inst1|cpu|d_writedata\(20),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~25_combout\);

-- Location: FF_X60_Y45_N21
\inst1|cpu|the_SoC_cpu_nios2_oci|writedata[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(20));

-- Location: LCCOMB_X60_Y45_N30
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[20]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[20]~24_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(20))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(20),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(20),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[20]~24_combout\);

-- Location: LCCOMB_X63_Y44_N30
\inst1|cpu|E_st_data[21]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_st_data[21]~2_combout\ = (\inst1|cpu|D_iw\(4) & ((\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(21)))) # (!\inst1|cpu|D_iw\(4) & (\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|D_iw\(4),
	datac => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	datad => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(21),
	combout => \inst1|cpu|E_st_data[21]~2_combout\);

-- Location: FF_X63_Y44_N31
\inst1|cpu|d_writedata[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_st_data[21]~2_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|d_writedata\(21));

-- Location: LCCOMB_X63_Y44_N2
\inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~17_combout\ = (\inst1|cpu|d_writedata\(21) & \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|cpu|d_writedata\(21),
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~17_combout\);

-- Location: FF_X63_Y44_N3
\inst1|cpu|the_SoC_cpu_nios2_oci|writedata[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(21));

-- Location: LCCOMB_X61_Y54_N10
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[21]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[21]~16_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(21)))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(21),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(21),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[21]~16_combout\);

-- Location: LCCOMB_X59_Y46_N30
\inst1|cpu|E_st_data[22]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_st_data[22]~1_combout\ = (\inst1|cpu|D_iw\(4) & ((\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(22)))) # (!\inst1|cpu|D_iw\(4) & (\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	datac => \inst1|cpu|D_iw\(4),
	datad => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(22),
	combout => \inst1|cpu|E_st_data[22]~1_combout\);

-- Location: FF_X59_Y46_N31
\inst1|cpu|d_writedata[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_st_data[22]~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|d_writedata\(22));

-- Location: LCCOMB_X59_Y46_N12
\inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~7_combout\ = (\inst1|cpu|d_writedata\(22) & \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|cpu|d_writedata\(22),
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~7_combout\);

-- Location: FF_X59_Y46_N13
\inst1|cpu|the_SoC_cpu_nios2_oci|writedata[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(22));

-- Location: LCCOMB_X65_Y54_N26
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[22]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[22]~4_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(22))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(22),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(22),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[22]~4_combout\);

-- Location: LCCOMB_X66_Y45_N2
\inst1|cpu|E_st_data[23]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_st_data[23]~0_combout\ = (\inst1|cpu|D_iw\(4) & ((\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(23)))) # (!\inst1|cpu|D_iw\(4) & (\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	datac => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(23),
	datad => \inst1|cpu|D_iw\(4),
	combout => \inst1|cpu|E_st_data[23]~0_combout\);

-- Location: FF_X66_Y45_N3
\inst1|cpu|d_writedata[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_st_data[23]~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|d_writedata\(23));

-- Location: LCCOMB_X65_Y54_N22
\inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~8_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \inst1|cpu|d_writedata\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datac => \inst1|cpu|d_writedata\(23),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~8_combout\);

-- Location: FF_X65_Y54_N23
\inst1|cpu|the_SoC_cpu_nios2_oci|writedata[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(23));

-- Location: LCCOMB_X65_Y54_N8
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[23]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[23]~5_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(23)))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(23),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(23),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[23]~5_combout\);

-- Location: LCCOMB_X69_Y45_N18
\inst1|cpu|E_mem_byte_en[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_mem_byte_en[2]~5_combout\ = (\inst1|cpu|D_iw\(4)) # ((\inst1|cpu|E_arith_result[1]~4_combout\ & ((\inst1|cpu|D_iw\(3)) # (!\inst1|cpu|E_arith_result[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_arith_result[0]~5_combout\,
	datab => \inst1|cpu|E_arith_result[1]~4_combout\,
	datac => \inst1|cpu|D_iw\(3),
	datad => \inst1|cpu|D_iw\(4),
	combout => \inst1|cpu|E_mem_byte_en[2]~5_combout\);

-- Location: FF_X69_Y45_N19
\inst1|cpu|d_byteenable[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_mem_byte_en[2]~5_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|d_byteenable\(2));

-- Location: LCCOMB_X61_Y50_N12
\inst1|mm_interconnect_0|cmd_xbar_mux|src_data[34]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|src_data\(34) = (\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0)) # ((\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \inst1|cpu|d_byteenable\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datac => \inst1|cpu|d_byteenable\(2),
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|src_data\(34));

-- Location: FF_X61_Y50_N13
\inst1|cpu|the_SoC_cpu_nios2_oci|byteenable[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|src_data\(34),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|byteenable\(2));

-- Location: LCCOMB_X61_Y50_N14
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_byteenable[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_byteenable[2]~1_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\) # (\inst1|cpu|the_SoC_cpu_nios2_oci|byteenable\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|byteenable\(2),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_byteenable[2]~1_combout\);

-- Location: M9K_X64_Y54_N0
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => X"15851E664372ECB2D44F2287005460ECEC652CBB1F2AD6194D164D03A8922AA1384900BC58859CA2D6A8BDF0E66E2580E4E451456AD4350DD4E262F12068934D",
	mem_init1 => X"0496086529D81CF50B0C9526038944D2D00AA24B07F070D992CE062F5FC5E0C1D43A8F652204E9E5A0457E765F221FCA73A8D0D21C47949D2F11E370BEBC2997576BD2A369E48867315683D43394A2A75702D3E6903B61883137050CC5E2488828165B06538EC249A104186D3E846E931BC91E1025A64741F3E0B46EA97BAF5560D450A9C6642BBCCD8341D880F0C619024242D468A42E3A55115563374050DEEC378808A7709B50D420363E5B24E2F049220D0DB84D881152296A7E1F8791E3D582F43074051F4444624884AED31D0793E736C08132445D28D7C6D4701C4C6507BD926B6043EC20D807295DAD22884908E4730C4F64A061647E14298C1AC4B6",
	mem_init0 => X"FAC070873FBB946070B3B4047257A608AB43FAE120EE621D0544E08AC05CE61E268DEA3289DD0A4E52394F8C81F9917ACB0896008447CB8CAE480C2E0F2D62508C66234D2FC901E24169B812693B5565243205B66B4D391D01C79A90CA7B04834089C6EA9456744828858F475135D28B273DDFA4D288D056BA3F8F95EA35982D50016D14D2ED77E91924314A15150CF3593912032680C7C13721FCF4436991DE86445BED9851582B5E23270B9CACE35D2D172070097CB2227A044562D2A908A47C0683D28C549188FC0500BA59A257626426F32438DB8350F9C428414B850C2037BA7946D0182189A620E98D1685680A9B2282196D4C0930B11FAD15525532F9",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_cpu_ociram_default_contents.mif",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram_module:SoC_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_pu71:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_mask_width => 2,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_en~1_combout\,
	portare => VCC,
	clk0 => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portabyteenamasks => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X60_Y54_N26
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~21_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(23))))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20) & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(23),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~21_combout\);

-- Location: FF_X60_Y54_N27
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~21_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(20));

-- Location: LCCOMB_X59_Y54_N22
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~12_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(20) & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37)) # (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(20),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~12_combout\);

-- Location: FF_X59_Y54_N23
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~12_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(20));

-- Location: LCCOMB_X58_Y55_N10
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~45_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(20)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(20),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(20),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~45_combout\);

-- Location: LCCOMB_X58_Y55_N8
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~46_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~45_combout\ & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(22) & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\)) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~45_combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(22) & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~45_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(22),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~46_combout\);

-- Location: LCCOMB_X63_Y58_N22
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[19]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[19]~29_combout\ = 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\) # 
-- ((!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\ & ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\) # 
-- (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[19]~29_combout\);

-- Location: FF_X58_Y55_N9
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~46_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[19]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(21));

-- Location: LCCOMB_X58_Y55_N26
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~48_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(21)) # ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~47_combout\ & 
-- !\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\)))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~47_combout\ 
-- & ((!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~47_combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(21),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~48_combout\);

-- Location: FF_X58_Y55_N27
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~48_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[19]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(20));

-- Location: FF_X59_Y55_N19
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(20),
	sload => VCC,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(20));

-- Location: LCCOMB_X62_Y54_N4
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~30_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(20))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17) & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(20),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~30_combout\);

-- Location: FF_X62_Y54_N5
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~30_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(17));

-- Location: LCCOMB_X65_Y46_N0
\inst1|cpu|E_st_data[17]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_st_data[17]~6_combout\ = (\inst1|cpu|D_iw\(4) & (\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(17))) # (!\inst1|cpu|D_iw\(4) & ((\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(17),
	datab => \inst1|cpu|D_iw\(4),
	datac => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	combout => \inst1|cpu|E_st_data[17]~6_combout\);

-- Location: FF_X65_Y46_N1
\inst1|cpu|d_writedata[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_st_data[17]~6_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|d_writedata\(17));

-- Location: LCCOMB_X60_Y50_N6
\inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~28_combout\ = (\inst1|cpu|d_writedata\(17) & \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|d_writedata\(17),
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~28_combout\);

-- Location: FF_X60_Y50_N7
\inst1|cpu|the_SoC_cpu_nios2_oci|writedata[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(17));

-- Location: LCCOMB_X60_Y50_N24
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[17]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[17]~27_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(17))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(17),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(17),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[17]~27_combout\);

-- Location: LCCOMB_X60_Y54_N4
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~14_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(19))))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16) & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(19),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~14_combout\);

-- Location: FF_X60_Y54_N5
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~14_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(16));

-- Location: LCCOMB_X60_Y54_N20
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[16]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[16]~15_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(16))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(16),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(16),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[16]~15_combout\);

-- Location: LCCOMB_X65_Y54_N20
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~20_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(10))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(10),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~20_combout\);

-- Location: FF_X65_Y54_N21
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~20_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(7));

-- Location: LCCOMB_X65_Y54_N0
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[7]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[7]~3_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(7)))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(7),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(7),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[7]~3_combout\);

-- Location: LCCOMB_X60_Y48_N26
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~23_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(19)))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(8),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(19),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~23_combout\);

-- Location: FF_X60_Y48_N27
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(19));

-- Location: FF_X60_Y48_N7
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(19),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(19));

-- Location: FF_X65_Y56_N7
\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\,
	asdata => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(19));

-- Location: LCCOMB_X60_Y48_N10
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~21_combout\ = (\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(19) & ((\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # 
-- ((\inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & \inst1|sdram|za_data\(19))))) # (!\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(19) & (\inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & 
-- (\inst1|sdram|za_data\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(19),
	datab => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \inst1|sdram|za_data\(19),
	datad => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~21_combout\);

-- Location: LCCOMB_X60_Y48_N6
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~34_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~21_combout\) # ((\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- (!\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\ & \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\,
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(19),
	datad => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~21_combout\,
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~34_combout\);

-- Location: LCCOMB_X61_Y45_N6
\inst1|cpu|av_ld_byte2_data[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte2_data[3]~4_combout\ = (\inst1|cpu|av_ld_aligning_data~q\ & ((\inst1|cpu|av_fill_bit~1_combout\))) # (!\inst1|cpu|av_ld_aligning_data~q\ & (\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~34_combout\,
	datab => \inst1|cpu|av_fill_bit~1_combout\,
	datad => \inst1|cpu|av_ld_aligning_data~q\,
	combout => \inst1|cpu|av_ld_byte2_data[3]~4_combout\);

-- Location: FF_X61_Y45_N7
\inst1|cpu|av_ld_byte2_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|av_ld_byte2_data[3]~4_combout\,
	asdata => \inst1|cpu|av_ld_byte3_data\(3),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|av_ld_byte2_data\(3));

-- Location: LCCOMB_X67_Y43_N28
\inst1|cpu|W_alu_result[19]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[19]~40_combout\ = (\inst1|cpu|R_ctrl_logic~q\ & (\inst1|cpu|E_logic_result[19]~14_combout\)) # (!\inst1|cpu|R_ctrl_logic~q\ & ((!\inst1|cpu|E_alu_sub~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_ctrl_logic~q\,
	datac => \inst1|cpu|E_logic_result[19]~14_combout\,
	datad => \inst1|cpu|E_alu_sub~q\,
	combout => \inst1|cpu|W_alu_result[19]~40_combout\);

-- Location: LCCOMB_X67_Y43_N24
\inst1|cpu|W_alu_result[19]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[19]~9_combout\ = (\inst1|cpu|R_ctrl_logic~q\ & (\inst1|cpu|W_alu_result[19]~40_combout\)) # (!\inst1|cpu|R_ctrl_logic~q\ & ((\inst1|cpu|W_alu_result[19]~40_combout\ & ((\inst1|cpu|Add2~38_combout\))) # 
-- (!\inst1|cpu|W_alu_result[19]~40_combout\ & (\inst1|cpu|Add1~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_ctrl_logic~q\,
	datab => \inst1|cpu|W_alu_result[19]~40_combout\,
	datac => \inst1|cpu|Add1~38_combout\,
	datad => \inst1|cpu|Add2~38_combout\,
	combout => \inst1|cpu|W_alu_result[19]~9_combout\);

-- Location: LCCOMB_X67_Y45_N28
\inst1|cpu|W_alu_result[19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[19]~feeder_combout\ = \inst1|cpu|W_alu_result[19]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|W_alu_result[19]~9_combout\,
	combout => \inst1|cpu|W_alu_result[19]~feeder_combout\);

-- Location: FF_X67_Y45_N29
\inst1|cpu|W_alu_result[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|W_alu_result[19]~feeder_combout\,
	asdata => \inst1|cpu|E_shift_rot_result\(19),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|E_alu_result~6_combout\,
	sload => \inst1|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|W_alu_result\(19));

-- Location: LCCOMB_X67_Y45_N18
\inst1|cpu|W_rf_wr_data[19]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_rf_wr_data[19]~16_combout\ = (\inst1|cpu|R_ctrl_ld~q\ & (\inst1|cpu|av_ld_byte2_data\(3))) # (!\inst1|cpu|R_ctrl_ld~q\ & (((!\inst1|cpu|E_alu_result~6_combout\ & \inst1|cpu|W_alu_result\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|av_ld_byte2_data\(3),
	datab => \inst1|cpu|R_ctrl_ld~q\,
	datac => \inst1|cpu|E_alu_result~6_combout\,
	datad => \inst1|cpu|W_alu_result\(19),
	combout => \inst1|cpu|W_rf_wr_data[19]~16_combout\);

-- Location: LCCOMB_X65_Y46_N16
\inst1|cpu|E_src2[18]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_src2[18]~10_combout\ = (\inst1|cpu|R_src2_use_imm~q\ & ((\inst1|cpu|D_iw\(21)))) # (!\inst1|cpu|R_src2_use_imm~q\ & (\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(18),
	datab => \inst1|cpu|R_src2_use_imm~q\,
	datad => \inst1|cpu|D_iw\(21),
	combout => \inst1|cpu|E_src2[18]~10_combout\);

-- Location: FF_X65_Y46_N17
\inst1|cpu|E_src2[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_src2[18]~10_combout\,
	asdata => \inst1|cpu|D_iw\(8),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|R_src2_hi~0_combout\,
	sload => \inst1|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src2\(18));

-- Location: LCCOMB_X65_Y43_N24
\inst1|cpu|W_alu_result[18]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[18]~41_combout\ = (\inst1|cpu|R_ctrl_logic~q\ & (\inst1|cpu|E_logic_result[18]~15_combout\)) # (!\inst1|cpu|R_ctrl_logic~q\ & ((!\inst1|cpu|E_alu_sub~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_logic_result[18]~15_combout\,
	datac => \inst1|cpu|E_alu_sub~q\,
	datad => \inst1|cpu|R_ctrl_logic~q\,
	combout => \inst1|cpu|W_alu_result[18]~41_combout\);

-- Location: LCCOMB_X65_Y43_N8
\inst1|cpu|W_alu_result[18]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[18]~10_combout\ = (\inst1|cpu|W_alu_result[18]~41_combout\ & (((\inst1|cpu|Add2~36_combout\) # (\inst1|cpu|R_ctrl_logic~q\)))) # (!\inst1|cpu|W_alu_result[18]~41_combout\ & (\inst1|cpu|Add1~36_combout\ & 
-- ((!\inst1|cpu|R_ctrl_logic~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Add1~36_combout\,
	datab => \inst1|cpu|W_alu_result[18]~41_combout\,
	datac => \inst1|cpu|Add2~36_combout\,
	datad => \inst1|cpu|R_ctrl_logic~q\,
	combout => \inst1|cpu|W_alu_result[18]~10_combout\);

-- Location: LCCOMB_X67_Y45_N30
\inst1|cpu|W_alu_result[18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[18]~feeder_combout\ = \inst1|cpu|W_alu_result[18]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|W_alu_result[18]~10_combout\,
	combout => \inst1|cpu|W_alu_result[18]~feeder_combout\);

-- Location: FF_X67_Y45_N31
\inst1|cpu|W_alu_result[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|W_alu_result[18]~feeder_combout\,
	asdata => \inst1|cpu|E_shift_rot_result\(18),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|E_alu_result~6_combout\,
	sload => \inst1|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|W_alu_result\(18));

-- Location: LCCOMB_X70_Y46_N8
\inst1|cpu|W_rf_wr_data[18]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_rf_wr_data[18]~17_combout\ = (\inst1|cpu|R_ctrl_ld~q\ & (\inst1|cpu|av_ld_byte2_data\(2))) # (!\inst1|cpu|R_ctrl_ld~q\ & (((\inst1|cpu|W_alu_result\(18) & !\inst1|cpu|E_alu_result~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|av_ld_byte2_data\(2),
	datab => \inst1|cpu|R_ctrl_ld~q\,
	datac => \inst1|cpu|W_alu_result\(18),
	datad => \inst1|cpu|E_alu_result~6_combout\,
	combout => \inst1|cpu|W_rf_wr_data[18]~17_combout\);

-- Location: LCCOMB_X65_Y46_N10
\inst1|cpu|E_src2[17]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_src2[17]~11_combout\ = (\inst1|cpu|R_src2_use_imm~q\ & ((\inst1|cpu|D_iw\(21)))) # (!\inst1|cpu|R_src2_use_imm~q\ & (\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(17),
	datab => \inst1|cpu|R_src2_use_imm~q\,
	datad => \inst1|cpu|D_iw\(21),
	combout => \inst1|cpu|E_src2[17]~11_combout\);

-- Location: FF_X65_Y46_N11
\inst1|cpu|E_src2[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_src2[17]~11_combout\,
	asdata => \inst1|cpu|D_iw\(7),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|R_src2_hi~0_combout\,
	sload => \inst1|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src2\(17));

-- Location: LCCOMB_X65_Y43_N26
\inst1|cpu|W_alu_result[17]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[17]~42_combout\ = (\inst1|cpu|R_ctrl_logic~q\ & (\inst1|cpu|E_logic_result[17]~16_combout\)) # (!\inst1|cpu|R_ctrl_logic~q\ & ((!\inst1|cpu|E_alu_sub~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|E_logic_result[17]~16_combout\,
	datac => \inst1|cpu|E_alu_sub~q\,
	datad => \inst1|cpu|R_ctrl_logic~q\,
	combout => \inst1|cpu|W_alu_result[17]~42_combout\);

-- Location: LCCOMB_X65_Y43_N2
\inst1|cpu|W_alu_result[17]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[17]~11_combout\ = (\inst1|cpu|W_alu_result[17]~42_combout\ & (((\inst1|cpu|Add2~34_combout\) # (\inst1|cpu|R_ctrl_logic~q\)))) # (!\inst1|cpu|W_alu_result[17]~42_combout\ & (\inst1|cpu|Add1~34_combout\ & 
-- ((!\inst1|cpu|R_ctrl_logic~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Add1~34_combout\,
	datab => \inst1|cpu|Add2~34_combout\,
	datac => \inst1|cpu|W_alu_result[17]~42_combout\,
	datad => \inst1|cpu|R_ctrl_logic~q\,
	combout => \inst1|cpu|W_alu_result[17]~11_combout\);

-- Location: LCCOMB_X67_Y45_N0
\inst1|cpu|W_alu_result[17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[17]~feeder_combout\ = \inst1|cpu|W_alu_result[17]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|W_alu_result[17]~11_combout\,
	combout => \inst1|cpu|W_alu_result[17]~feeder_combout\);

-- Location: FF_X67_Y45_N1
\inst1|cpu|W_alu_result[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|W_alu_result[17]~feeder_combout\,
	asdata => \inst1|cpu|E_shift_rot_result\(17),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|E_alu_result~6_combout\,
	sload => \inst1|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|W_alu_result\(17));

-- Location: LCCOMB_X61_Y46_N16
\inst1|cpu|W_rf_wr_data[17]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_rf_wr_data[17]~18_combout\ = (\inst1|cpu|R_ctrl_ld~q\ & (((\inst1|cpu|av_ld_byte2_data\(1))))) # (!\inst1|cpu|R_ctrl_ld~q\ & (!\inst1|cpu|E_alu_result~6_combout\ & ((\inst1|cpu|W_alu_result\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_alu_result~6_combout\,
	datab => \inst1|cpu|R_ctrl_ld~q\,
	datac => \inst1|cpu|av_ld_byte2_data\(1),
	datad => \inst1|cpu|W_alu_result\(17),
	combout => \inst1|cpu|W_rf_wr_data[17]~18_combout\);

-- Location: LCCOMB_X67_Y44_N24
\inst1|cpu|E_src1[9]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_src1[9]~23_combout\ = (\inst1|cpu|R_src1~10_combout\ & ((\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(9)))) # (!\inst1|cpu|R_src1~10_combout\ & (\inst1|cpu|D_iw\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(13),
	datab => \inst1|cpu|R_src1~10_combout\,
	datad => \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(9),
	combout => \inst1|cpu|E_src1[9]~23_combout\);

-- Location: FF_X67_Y44_N25
\inst1|cpu|E_src1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_src1[9]~23_combout\,
	asdata => \inst1|cpu|F_pc_plus_one[7]~14_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|R_src1~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src1\(9));

-- Location: FF_X68_Y46_N11
\inst1|cpu|E_shift_rot_result[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_shift_rot_result_nxt[9]~2_combout\,
	asdata => \inst1|cpu|E_src1\(9),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_shift_rot_result\(9));

-- Location: LCCOMB_X68_Y46_N22
\inst1|cpu|E_shift_rot_result_nxt[10]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_shift_rot_result_nxt[10]~24_combout\ = (\inst1|cpu|R_ctrl_shift_rot_right~q\ & ((\inst1|cpu|E_shift_rot_result\(11)))) # (!\inst1|cpu|R_ctrl_shift_rot_right~q\ & (\inst1|cpu|E_shift_rot_result\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_shift_rot_result\(9),
	datab => \inst1|cpu|E_shift_rot_result\(11),
	datad => \inst1|cpu|R_ctrl_shift_rot_right~q\,
	combout => \inst1|cpu|E_shift_rot_result_nxt[10]~24_combout\);

-- Location: FF_X68_Y46_N23
\inst1|cpu|E_shift_rot_result[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_shift_rot_result_nxt[10]~24_combout\,
	asdata => \inst1|cpu|E_src1\(10),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_shift_rot_result\(10));

-- Location: LCCOMB_X68_Y46_N24
\inst1|cpu|E_shift_rot_result_nxt[11]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_shift_rot_result_nxt[11]~21_combout\ = (\inst1|cpu|R_ctrl_shift_rot_right~q\ & ((\inst1|cpu|E_shift_rot_result\(12)))) # (!\inst1|cpu|R_ctrl_shift_rot_right~q\ & (\inst1|cpu|E_shift_rot_result\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_shift_rot_result\(10),
	datab => \inst1|cpu|E_shift_rot_result\(12),
	datad => \inst1|cpu|R_ctrl_shift_rot_right~q\,
	combout => \inst1|cpu|E_shift_rot_result_nxt[11]~21_combout\);

-- Location: FF_X68_Y46_N25
\inst1|cpu|E_shift_rot_result[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_shift_rot_result_nxt[11]~21_combout\,
	asdata => \inst1|cpu|E_src1\(11),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_shift_rot_result\(11));

-- Location: LCCOMB_X68_Y46_N0
\inst1|cpu|E_shift_rot_result_nxt[12]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_shift_rot_result_nxt[12]~1_combout\ = (\inst1|cpu|R_ctrl_shift_rot_right~q\ & (\inst1|cpu|E_shift_rot_result\(13))) # (!\inst1|cpu|R_ctrl_shift_rot_right~q\ & ((\inst1|cpu|E_shift_rot_result\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_ctrl_shift_rot_right~q\,
	datab => \inst1|cpu|E_shift_rot_result\(13),
	datad => \inst1|cpu|E_shift_rot_result\(11),
	combout => \inst1|cpu|E_shift_rot_result_nxt[12]~1_combout\);

-- Location: FF_X68_Y46_N1
\inst1|cpu|E_shift_rot_result[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_shift_rot_result_nxt[12]~1_combout\,
	asdata => \inst1|cpu|E_src1\(12),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_shift_rot_result\(12));

-- Location: LCCOMB_X68_Y46_N14
\inst1|cpu|E_shift_rot_result_nxt[13]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_shift_rot_result_nxt[13]~20_combout\ = (\inst1|cpu|R_ctrl_shift_rot_right~q\ & (\inst1|cpu|E_shift_rot_result\(14))) # (!\inst1|cpu|R_ctrl_shift_rot_right~q\ & ((\inst1|cpu|E_shift_rot_result\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_shift_rot_result\(14),
	datab => \inst1|cpu|E_shift_rot_result\(12),
	datad => \inst1|cpu|R_ctrl_shift_rot_right~q\,
	combout => \inst1|cpu|E_shift_rot_result_nxt[13]~20_combout\);

-- Location: FF_X68_Y46_N15
\inst1|cpu|E_shift_rot_result[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_shift_rot_result_nxt[13]~20_combout\,
	asdata => \inst1|cpu|E_src1\(13),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_shift_rot_result\(13));

-- Location: LCCOMB_X68_Y46_N4
\inst1|cpu|E_shift_rot_result_nxt[14]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_shift_rot_result_nxt[14]~19_combout\ = (\inst1|cpu|R_ctrl_shift_rot_right~q\ & (\inst1|cpu|E_shift_rot_result\(15))) # (!\inst1|cpu|R_ctrl_shift_rot_right~q\ & ((\inst1|cpu|E_shift_rot_result\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_shift_rot_result\(15),
	datab => \inst1|cpu|E_shift_rot_result\(13),
	datad => \inst1|cpu|R_ctrl_shift_rot_right~q\,
	combout => \inst1|cpu|E_shift_rot_result_nxt[14]~19_combout\);

-- Location: FF_X68_Y46_N5
\inst1|cpu|E_shift_rot_result[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_shift_rot_result_nxt[14]~19_combout\,
	asdata => \inst1|cpu|E_src1\(14),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_shift_rot_result\(14));

-- Location: LCCOMB_X68_Y46_N26
\inst1|cpu|E_shift_rot_result_nxt[15]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_shift_rot_result_nxt[15]~18_combout\ = (\inst1|cpu|R_ctrl_shift_rot_right~q\ & (\inst1|cpu|E_shift_rot_result\(16))) # (!\inst1|cpu|R_ctrl_shift_rot_right~q\ & ((\inst1|cpu|E_shift_rot_result\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_shift_rot_result\(16),
	datab => \inst1|cpu|E_shift_rot_result\(14),
	datad => \inst1|cpu|R_ctrl_shift_rot_right~q\,
	combout => \inst1|cpu|E_shift_rot_result_nxt[15]~18_combout\);

-- Location: FF_X68_Y46_N27
\inst1|cpu|E_shift_rot_result[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_shift_rot_result_nxt[15]~18_combout\,
	asdata => \inst1|cpu|E_src1\(15),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_shift_rot_result\(15));

-- Location: LCCOMB_X68_Y45_N24
\inst1|cpu|E_shift_rot_result_nxt[16]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_shift_rot_result_nxt[16]~17_combout\ = (\inst1|cpu|R_ctrl_shift_rot_right~q\ & ((\inst1|cpu|E_shift_rot_result\(17)))) # (!\inst1|cpu|R_ctrl_shift_rot_right~q\ & (\inst1|cpu|E_shift_rot_result\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_shift_rot_result\(15),
	datab => \inst1|cpu|E_shift_rot_result\(17),
	datad => \inst1|cpu|R_ctrl_shift_rot_right~q\,
	combout => \inst1|cpu|E_shift_rot_result_nxt[16]~17_combout\);

-- Location: FF_X68_Y45_N25
\inst1|cpu|E_shift_rot_result[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_shift_rot_result_nxt[16]~17_combout\,
	asdata => \inst1|cpu|E_src1\(16),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_shift_rot_result\(16));

-- Location: LCCOMB_X68_Y45_N14
\inst1|cpu|E_shift_rot_result_nxt[17]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_shift_rot_result_nxt[17]~16_combout\ = (\inst1|cpu|R_ctrl_shift_rot_right~q\ & ((\inst1|cpu|E_shift_rot_result\(18)))) # (!\inst1|cpu|R_ctrl_shift_rot_right~q\ & (\inst1|cpu|E_shift_rot_result\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_ctrl_shift_rot_right~q\,
	datab => \inst1|cpu|E_shift_rot_result\(16),
	datad => \inst1|cpu|E_shift_rot_result\(18),
	combout => \inst1|cpu|E_shift_rot_result_nxt[17]~16_combout\);

-- Location: FF_X68_Y45_N15
\inst1|cpu|E_shift_rot_result[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_shift_rot_result_nxt[17]~16_combout\,
	asdata => \inst1|cpu|E_src1\(17),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_shift_rot_result\(17));

-- Location: LCCOMB_X68_Y45_N20
\inst1|cpu|E_shift_rot_result_nxt[18]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_shift_rot_result_nxt[18]~15_combout\ = (\inst1|cpu|R_ctrl_shift_rot_right~q\ & ((\inst1|cpu|E_shift_rot_result\(19)))) # (!\inst1|cpu|R_ctrl_shift_rot_right~q\ & (\inst1|cpu|E_shift_rot_result\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_ctrl_shift_rot_right~q\,
	datab => \inst1|cpu|E_shift_rot_result\(17),
	datad => \inst1|cpu|E_shift_rot_result\(19),
	combout => \inst1|cpu|E_shift_rot_result_nxt[18]~15_combout\);

-- Location: FF_X68_Y45_N21
\inst1|cpu|E_shift_rot_result[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_shift_rot_result_nxt[18]~15_combout\,
	asdata => \inst1|cpu|E_src1\(18),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_shift_rot_result\(18));

-- Location: LCCOMB_X68_Y45_N18
\inst1|cpu|E_shift_rot_result_nxt[19]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_shift_rot_result_nxt[19]~14_combout\ = (\inst1|cpu|R_ctrl_shift_rot_right~q\ & ((\inst1|cpu|E_shift_rot_result\(20)))) # (!\inst1|cpu|R_ctrl_shift_rot_right~q\ & (\inst1|cpu|E_shift_rot_result\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_ctrl_shift_rot_right~q\,
	datab => \inst1|cpu|E_shift_rot_result\(18),
	datad => \inst1|cpu|E_shift_rot_result\(20),
	combout => \inst1|cpu|E_shift_rot_result_nxt[19]~14_combout\);

-- Location: FF_X68_Y45_N19
\inst1|cpu|E_shift_rot_result[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_shift_rot_result_nxt[19]~14_combout\,
	asdata => \inst1|cpu|E_src1\(19),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_shift_rot_result\(19));

-- Location: LCCOMB_X68_Y45_N16
\inst1|cpu|E_shift_rot_result_nxt[20]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_shift_rot_result_nxt[20]~13_combout\ = (\inst1|cpu|R_ctrl_shift_rot_right~q\ & (\inst1|cpu|E_shift_rot_result\(21))) # (!\inst1|cpu|R_ctrl_shift_rot_right~q\ & ((\inst1|cpu|E_shift_rot_result\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_shift_rot_result\(21),
	datab => \inst1|cpu|E_shift_rot_result\(19),
	datad => \inst1|cpu|R_ctrl_shift_rot_right~q\,
	combout => \inst1|cpu|E_shift_rot_result_nxt[20]~13_combout\);

-- Location: FF_X68_Y45_N17
\inst1|cpu|E_shift_rot_result[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_shift_rot_result_nxt[20]~13_combout\,
	asdata => \inst1|cpu|E_src1\(20),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_shift_rot_result\(20));

-- Location: LCCOMB_X68_Y45_N22
\inst1|cpu|E_shift_rot_result_nxt[21]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_shift_rot_result_nxt[21]~12_combout\ = (\inst1|cpu|R_ctrl_shift_rot_right~q\ & (\inst1|cpu|E_shift_rot_result\(22))) # (!\inst1|cpu|R_ctrl_shift_rot_right~q\ & ((\inst1|cpu|E_shift_rot_result\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_shift_rot_result\(22),
	datab => \inst1|cpu|E_shift_rot_result\(20),
	datad => \inst1|cpu|R_ctrl_shift_rot_right~q\,
	combout => \inst1|cpu|E_shift_rot_result_nxt[21]~12_combout\);

-- Location: FF_X68_Y45_N23
\inst1|cpu|E_shift_rot_result[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_shift_rot_result_nxt[21]~12_combout\,
	asdata => \inst1|cpu|E_src1\(21),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_shift_rot_result\(21));

-- Location: LCCOMB_X68_Y45_N12
\inst1|cpu|E_shift_rot_result_nxt[22]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_shift_rot_result_nxt[22]~11_combout\ = (\inst1|cpu|R_ctrl_shift_rot_right~q\ & (\inst1|cpu|E_shift_rot_result\(23))) # (!\inst1|cpu|R_ctrl_shift_rot_right~q\ & ((\inst1|cpu|E_shift_rot_result\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_shift_rot_result\(23),
	datab => \inst1|cpu|E_shift_rot_result\(21),
	datad => \inst1|cpu|R_ctrl_shift_rot_right~q\,
	combout => \inst1|cpu|E_shift_rot_result_nxt[22]~11_combout\);

-- Location: FF_X68_Y45_N13
\inst1|cpu|E_shift_rot_result[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_shift_rot_result_nxt[22]~11_combout\,
	asdata => \inst1|cpu|E_src1\(22),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_shift_rot_result\(22));

-- Location: LCCOMB_X68_Y45_N10
\inst1|cpu|E_shift_rot_result_nxt[23]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_shift_rot_result_nxt[23]~10_combout\ = (\inst1|cpu|R_ctrl_shift_rot_right~q\ & ((\inst1|cpu|E_shift_rot_result\(24)))) # (!\inst1|cpu|R_ctrl_shift_rot_right~q\ & (\inst1|cpu|E_shift_rot_result\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_shift_rot_result\(22),
	datab => \inst1|cpu|E_shift_rot_result\(24),
	datad => \inst1|cpu|R_ctrl_shift_rot_right~q\,
	combout => \inst1|cpu|E_shift_rot_result_nxt[23]~10_combout\);

-- Location: FF_X68_Y45_N11
\inst1|cpu|E_shift_rot_result[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_shift_rot_result_nxt[23]~10_combout\,
	asdata => \inst1|cpu|E_src1\(23),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_shift_rot_result\(23));

-- Location: LCCOMB_X68_Y45_N0
\inst1|cpu|E_shift_rot_result_nxt[24]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_shift_rot_result_nxt[24]~0_combout\ = (\inst1|cpu|R_ctrl_shift_rot_right~q\ & ((\inst1|cpu|E_shift_rot_result\(25)))) # (!\inst1|cpu|R_ctrl_shift_rot_right~q\ & (\inst1|cpu|E_shift_rot_result\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_shift_rot_result\(23),
	datab => \inst1|cpu|E_shift_rot_result\(25),
	datad => \inst1|cpu|R_ctrl_shift_rot_right~q\,
	combout => \inst1|cpu|E_shift_rot_result_nxt[24]~0_combout\);

-- Location: FF_X68_Y45_N1
\inst1|cpu|E_shift_rot_result[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_shift_rot_result_nxt[24]~0_combout\,
	asdata => \inst1|cpu|E_src1\(24),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_shift_rot_result\(24));

-- Location: LCCOMB_X68_Y45_N8
\inst1|cpu|E_shift_rot_result_nxt[25]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_shift_rot_result_nxt[25]~9_combout\ = (\inst1|cpu|R_ctrl_shift_rot_right~q\ & (\inst1|cpu|E_shift_rot_result\(26))) # (!\inst1|cpu|R_ctrl_shift_rot_right~q\ & ((\inst1|cpu|E_shift_rot_result\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_shift_rot_result\(26),
	datab => \inst1|cpu|E_shift_rot_result\(24),
	datad => \inst1|cpu|R_ctrl_shift_rot_right~q\,
	combout => \inst1|cpu|E_shift_rot_result_nxt[25]~9_combout\);

-- Location: FF_X68_Y45_N9
\inst1|cpu|E_shift_rot_result[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_shift_rot_result_nxt[25]~9_combout\,
	asdata => \inst1|cpu|E_src1\(25),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_shift_rot_result\(25));

-- Location: LCCOMB_X68_Y45_N30
\inst1|cpu|E_shift_rot_result_nxt[26]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_shift_rot_result_nxt[26]~8_combout\ = (\inst1|cpu|R_ctrl_shift_rot_right~q\ & (\inst1|cpu|E_shift_rot_result\(27))) # (!\inst1|cpu|R_ctrl_shift_rot_right~q\ & ((\inst1|cpu|E_shift_rot_result\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_shift_rot_result\(27),
	datab => \inst1|cpu|E_shift_rot_result\(25),
	datad => \inst1|cpu|R_ctrl_shift_rot_right~q\,
	combout => \inst1|cpu|E_shift_rot_result_nxt[26]~8_combout\);

-- Location: FF_X68_Y45_N31
\inst1|cpu|E_shift_rot_result[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_shift_rot_result_nxt[26]~8_combout\,
	asdata => \inst1|cpu|E_src1\(26),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_shift_rot_result\(26));

-- Location: LCCOMB_X68_Y45_N4
\inst1|cpu|E_shift_rot_result_nxt[27]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_shift_rot_result_nxt[27]~7_combout\ = (\inst1|cpu|R_ctrl_shift_rot_right~q\ & ((\inst1|cpu|E_shift_rot_result\(28)))) # (!\inst1|cpu|R_ctrl_shift_rot_right~q\ & (\inst1|cpu|E_shift_rot_result\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_shift_rot_result\(26),
	datab => \inst1|cpu|E_shift_rot_result\(28),
	datad => \inst1|cpu|R_ctrl_shift_rot_right~q\,
	combout => \inst1|cpu|E_shift_rot_result_nxt[27]~7_combout\);

-- Location: FF_X68_Y45_N5
\inst1|cpu|E_shift_rot_result[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_shift_rot_result_nxt[27]~7_combout\,
	asdata => \inst1|cpu|E_src1\(27),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_shift_rot_result\(27));

-- Location: LCCOMB_X68_Y45_N26
\inst1|cpu|E_shift_rot_result_nxt[28]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_shift_rot_result_nxt[28]~6_combout\ = (\inst1|cpu|R_ctrl_shift_rot_right~q\ & ((\inst1|cpu|E_shift_rot_result\(29)))) # (!\inst1|cpu|R_ctrl_shift_rot_right~q\ & (\inst1|cpu|E_shift_rot_result\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_shift_rot_result\(27),
	datab => \inst1|cpu|E_shift_rot_result\(29),
	datad => \inst1|cpu|R_ctrl_shift_rot_right~q\,
	combout => \inst1|cpu|E_shift_rot_result_nxt[28]~6_combout\);

-- Location: FF_X68_Y45_N27
\inst1|cpu|E_shift_rot_result[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_shift_rot_result_nxt[28]~6_combout\,
	asdata => \inst1|cpu|E_src1\(28),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_shift_rot_result\(28));

-- Location: LCCOMB_X68_Y45_N2
\inst1|cpu|E_shift_rot_result_nxt[29]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_shift_rot_result_nxt[29]~27_combout\ = (\inst1|cpu|R_ctrl_shift_rot_right~q\ & ((\inst1|cpu|E_shift_rot_result\(30)))) # (!\inst1|cpu|R_ctrl_shift_rot_right~q\ & (\inst1|cpu|E_shift_rot_result\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_shift_rot_result\(28),
	datab => \inst1|cpu|E_shift_rot_result\(30),
	datad => \inst1|cpu|R_ctrl_shift_rot_right~q\,
	combout => \inst1|cpu|E_shift_rot_result_nxt[29]~27_combout\);

-- Location: FF_X68_Y45_N3
\inst1|cpu|E_shift_rot_result[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_shift_rot_result_nxt[29]~27_combout\,
	asdata => \inst1|cpu|E_src1\(29),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_shift_rot_result\(29));

-- Location: LCCOMB_X68_Y45_N28
\inst1|cpu|E_shift_rot_result_nxt[30]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_shift_rot_result_nxt[30]~29_combout\ = (\inst1|cpu|R_ctrl_shift_rot_right~q\ & (\inst1|cpu|E_shift_rot_result\(31))) # (!\inst1|cpu|R_ctrl_shift_rot_right~q\ & ((\inst1|cpu|E_shift_rot_result\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_shift_rot_result\(31),
	datab => \inst1|cpu|E_shift_rot_result\(29),
	datad => \inst1|cpu|R_ctrl_shift_rot_right~q\,
	combout => \inst1|cpu|E_shift_rot_result_nxt[30]~29_combout\);

-- Location: FF_X68_Y45_N29
\inst1|cpu|E_shift_rot_result[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_shift_rot_result_nxt[30]~29_combout\,
	asdata => \inst1|cpu|E_src1\(30),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_shift_rot_result\(30));

-- Location: LCCOMB_X68_Y45_N6
\inst1|cpu|E_shift_rot_result_nxt[31]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_shift_rot_result_nxt[31]~31_combout\ = (\inst1|cpu|R_ctrl_shift_rot_right~q\ & ((\inst1|cpu|E_shift_rot_fill_bit~0_combout\))) # (!\inst1|cpu|R_ctrl_shift_rot_right~q\ & (\inst1|cpu|E_shift_rot_result\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_ctrl_shift_rot_right~q\,
	datab => \inst1|cpu|E_shift_rot_result\(30),
	datad => \inst1|cpu|E_shift_rot_fill_bit~0_combout\,
	combout => \inst1|cpu|E_shift_rot_result_nxt[31]~31_combout\);

-- Location: FF_X68_Y45_N7
\inst1|cpu|E_shift_rot_result[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_shift_rot_result_nxt[31]~31_combout\,
	asdata => \inst1|cpu|E_src1\(31),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_shift_rot_result\(31));

-- Location: LCCOMB_X66_Y44_N26
\inst1|cpu|E_shift_rot_fill_bit~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_shift_rot_fill_bit~0_combout\ = (!\inst1|cpu|R_ctrl_shift_logical~q\ & ((\inst1|cpu|R_ctrl_rot_right~q\ & ((\inst1|cpu|E_shift_rot_result\(0)))) # (!\inst1|cpu|R_ctrl_rot_right~q\ & (\inst1|cpu|E_shift_rot_result\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_ctrl_rot_right~q\,
	datab => \inst1|cpu|R_ctrl_shift_logical~q\,
	datac => \inst1|cpu|E_shift_rot_result\(31),
	datad => \inst1|cpu|E_shift_rot_result\(0),
	combout => \inst1|cpu|E_shift_rot_fill_bit~0_combout\);

-- Location: LCCOMB_X68_Y46_N6
\inst1|cpu|E_shift_rot_result_nxt[0]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_shift_rot_result_nxt[0]~30_combout\ = (\inst1|cpu|R_ctrl_shift_rot_right~q\ & ((\inst1|cpu|E_shift_rot_result\(1)))) # (!\inst1|cpu|R_ctrl_shift_rot_right~q\ & (\inst1|cpu|E_shift_rot_fill_bit~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_shift_rot_fill_bit~0_combout\,
	datab => \inst1|cpu|E_shift_rot_result\(1),
	datad => \inst1|cpu|R_ctrl_shift_rot_right~q\,
	combout => \inst1|cpu|E_shift_rot_result_nxt[0]~30_combout\);

-- Location: FF_X68_Y46_N7
\inst1|cpu|E_shift_rot_result[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_shift_rot_result_nxt[0]~30_combout\,
	asdata => \inst1|cpu|E_src1\(0),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_shift_rot_result\(0));

-- Location: FF_X69_Y45_N11
\inst1|cpu|W_alu_result[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|W_alu_result[0]~27_combout\,
	asdata => \inst1|cpu|E_shift_rot_result\(0),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|E_alu_result~6_combout\,
	sload => \inst1|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|W_alu_result\(0));

-- Location: LCCOMB_X69_Y45_N24
\inst1|cpu|W_alu_result[1]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[1]~28_combout\ = (\inst1|cpu|R_ctrl_logic~q\ & ((\inst1|cpu|E_logic_result[1]~32_combout\))) # (!\inst1|cpu|R_ctrl_logic~q\ & (\inst1|cpu|E_arith_result[1]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_arith_result[1]~4_combout\,
	datab => \inst1|cpu|E_logic_result[1]~32_combout\,
	datad => \inst1|cpu|R_ctrl_logic~q\,
	combout => \inst1|cpu|W_alu_result[1]~28_combout\);

-- Location: FF_X69_Y45_N25
\inst1|cpu|W_alu_result[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|W_alu_result[1]~28_combout\,
	asdata => \inst1|cpu|E_shift_rot_result\(1),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|E_alu_result~6_combout\,
	sload => \inst1|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|W_alu_result\(1));

-- Location: LCCOMB_X66_Y47_N30
\inst1|cpu|av_ld_rshift8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_rshift8~0_combout\ = (\inst1|cpu|av_ld_align_cycle\(1) & (\inst1|cpu|W_alu_result\(0) & (\inst1|cpu|W_alu_result\(1) & !\inst1|cpu|av_ld_align_cycle\(0)))) # (!\inst1|cpu|av_ld_align_cycle\(1) & ((\inst1|cpu|W_alu_result\(1)) # 
-- ((\inst1|cpu|W_alu_result\(0) & !\inst1|cpu|av_ld_align_cycle\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|av_ld_align_cycle\(1),
	datab => \inst1|cpu|W_alu_result\(0),
	datac => \inst1|cpu|W_alu_result\(1),
	datad => \inst1|cpu|av_ld_align_cycle\(0),
	combout => \inst1|cpu|av_ld_rshift8~0_combout\);

-- Location: LCCOMB_X62_Y46_N16
\inst1|cpu|av_ld_rshift8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_rshift8~1_combout\ = (\inst1|cpu|av_ld_aligning_data~q\ & \inst1|cpu|av_ld_rshift8~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|cpu|av_ld_aligning_data~q\,
	datad => \inst1|cpu|av_ld_rshift8~0_combout\,
	combout => \inst1|cpu|av_ld_rshift8~1_combout\);

-- Location: FF_X61_Y45_N9
\inst1|cpu|av_ld_byte3_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|av_ld_byte3_data_nxt~24_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|av_ld_byte3_data\(0));

-- Location: FF_X61_Y45_N19
\inst1|cpu|av_ld_byte2_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|av_ld_byte2_data[0]~7_combout\,
	asdata => \inst1|cpu|av_ld_byte3_data\(0),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|av_ld_byte2_data\(0));

-- Location: LCCOMB_X66_Y44_N20
\inst1|cpu|W_ienable_reg[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_ienable_reg[16]~feeder_combout\ = \inst1|cpu|E_src1\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|cpu|E_src1\(16),
	combout => \inst1|cpu|W_ienable_reg[16]~feeder_combout\);

-- Location: LCCOMB_X70_Y48_N22
\inst1|cpu|Equal101~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Equal101~1_combout\ = (!\inst1|cpu|D_iw\(11) & (\inst1|cpu|D_iw\(16) & !\inst1|cpu|D_iw\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(11),
	datab => \inst1|cpu|D_iw\(16),
	datad => \inst1|cpu|D_iw\(15),
	combout => \inst1|cpu|Equal101~1_combout\);

-- Location: LCCOMB_X70_Y48_N6
\inst1|cpu|Equal101~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Equal101~7_combout\ = (\inst1|cpu|Equal101~1_combout\ & (\inst1|cpu|D_ctrl_retaddr~0_combout\ & (\inst1|cpu|D_iw\(12) & \inst1|cpu|D_iw\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Equal101~1_combout\,
	datab => \inst1|cpu|D_ctrl_retaddr~0_combout\,
	datac => \inst1|cpu|D_iw\(12),
	datad => \inst1|cpu|D_iw\(14),
	combout => \inst1|cpu|Equal101~7_combout\);

-- Location: FF_X70_Y48_N7
\inst1|cpu|R_ctrl_wrctl_inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|Equal101~7_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|R_ctrl_wrctl_inst~q\);

-- Location: LCCOMB_X69_Y48_N4
\inst1|cpu|W_ienable_reg_nxt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_ienable_reg_nxt~0_combout\ = (\inst1|cpu|R_ctrl_wrctl_inst~q\ & (!\inst1|cpu|D_iw\(8) & \inst1|cpu|D_iw\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_ctrl_wrctl_inst~q\,
	datab => \inst1|cpu|D_iw\(8),
	datad => \inst1|cpu|D_iw\(7),
	combout => \inst1|cpu|W_ienable_reg_nxt~0_combout\);

-- Location: LCCOMB_X69_Y48_N30
\inst1|cpu|W_ienable_reg_nxt~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_ienable_reg_nxt~1_combout\ = (\inst1|cpu|E_valid~q\ & (\inst1|cpu|W_ienable_reg_nxt~0_combout\ & \inst1|cpu|D_iw\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_valid~q\,
	datab => \inst1|cpu|W_ienable_reg_nxt~0_combout\,
	datac => \inst1|cpu|D_iw\(6),
	combout => \inst1|cpu|W_ienable_reg_nxt~1_combout\);

-- Location: FF_X66_Y44_N21
\inst1|cpu|W_ienable_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|W_ienable_reg[16]~feeder_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|W_ienable_reg_nxt~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|W_ienable_reg\(16));

-- Location: LCCOMB_X63_Y56_N18
\inst1|jtag_uart|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|Add0~0_combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & 
-- (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) & VCC)) # (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & 
-- (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) $ (GND)))
-- \inst1|jtag_uart|Add0~1\ = CARRY((!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & 
-- !\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datab => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datad => VCC,
	combout => \inst1|jtag_uart|Add0~0_combout\,
	cout => \inst1|jtag_uart|Add0~1\);

-- Location: LCCOMB_X63_Y56_N20
\inst1|jtag_uart|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|Add0~2_combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & ((\inst1|jtag_uart|Add0~1\) # (GND))) # 
-- (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & (!\inst1|jtag_uart|Add0~1\))
-- \inst1|jtag_uart|Add0~3\ = CARRY((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2)) # (!\inst1|jtag_uart|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datad => VCC,
	cin => \inst1|jtag_uart|Add0~1\,
	combout => \inst1|jtag_uart|Add0~2_combout\,
	cout => \inst1|jtag_uart|Add0~3\);

-- Location: LCCOMB_X63_Y56_N22
\inst1|jtag_uart|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|Add0~4_combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & (!\inst1|jtag_uart|Add0~3\ & VCC)) # 
-- (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & (\inst1|jtag_uart|Add0~3\ $ (GND)))
-- \inst1|jtag_uart|Add0~5\ = CARRY((!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & !\inst1|jtag_uart|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => VCC,
	cin => \inst1|jtag_uart|Add0~3\,
	combout => \inst1|jtag_uart|Add0~4_combout\,
	cout => \inst1|jtag_uart|Add0~5\);

-- Location: LCCOMB_X63_Y56_N24
\inst1|jtag_uart|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|Add0~6_combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & ((\inst1|jtag_uart|Add0~5\) # (GND))) # 
-- (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & (!\inst1|jtag_uart|Add0~5\))
-- \inst1|jtag_uart|Add0~7\ = CARRY((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4)) # (!\inst1|jtag_uart|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datad => VCC,
	cin => \inst1|jtag_uart|Add0~5\,
	combout => \inst1|jtag_uart|Add0~6_combout\,
	cout => \inst1|jtag_uart|Add0~7\);

-- Location: LCCOMB_X63_Y56_N26
\inst1|jtag_uart|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|Add0~8_combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & (!\inst1|jtag_uart|Add0~7\ & VCC)) # 
-- (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & (\inst1|jtag_uart|Add0~7\ $ (GND)))
-- \inst1|jtag_uart|Add0~9\ = CARRY((!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & !\inst1|jtag_uart|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datad => VCC,
	cin => \inst1|jtag_uart|Add0~7\,
	combout => \inst1|jtag_uart|Add0~8_combout\,
	cout => \inst1|jtag_uart|Add0~9\);

-- Location: LCCOMB_X63_Y56_N28
\inst1|jtag_uart|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|Add0~10_combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & (!\inst1|jtag_uart|Add0~9\)) # 
-- (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & (\inst1|jtag_uart|Add0~9\ & VCC))
-- \inst1|jtag_uart|Add0~11\ = CARRY((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & !\inst1|jtag_uart|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datad => VCC,
	cin => \inst1|jtag_uart|Add0~9\,
	combout => \inst1|jtag_uart|Add0~10_combout\,
	cout => \inst1|jtag_uart|Add0~11\);

-- Location: LCCOMB_X63_Y56_N30
\inst1|jtag_uart|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|Add0~12_combout\ = !\inst1|jtag_uart|Add0~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst1|jtag_uart|Add0~11\,
	combout => \inst1|jtag_uart|Add0~12_combout\);

-- Location: LCCOMB_X63_Y56_N4
\inst1|jtag_uart|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|LessThan1~1_combout\ = (\inst1|jtag_uart|Add0~8_combout\) # (\inst1|jtag_uart|Add0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|jtag_uart|Add0~8_combout\,
	datad => \inst1|jtag_uart|Add0~6_combout\,
	combout => \inst1|jtag_uart|LessThan1~1_combout\);

-- Location: LCCOMB_X63_Y56_N2
\inst1|jtag_uart|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|LessThan1~0_combout\ = (\inst1|jtag_uart|Add0~4_combout\ & ((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)) # ((\inst1|jtag_uart|Add0~2_combout\) # 
-- (\inst1|jtag_uart|Add0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datab => \inst1|jtag_uart|Add0~2_combout\,
	datac => \inst1|jtag_uart|Add0~4_combout\,
	datad => \inst1|jtag_uart|Add0~0_combout\,
	combout => \inst1|jtag_uart|LessThan1~0_combout\);

-- Location: LCCOMB_X63_Y56_N0
\inst1|jtag_uart|LessThan1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|LessThan1~2_combout\ = (\inst1|jtag_uart|Add0~12_combout\ & (!\inst1|jtag_uart|Add0~10_combout\ & (!\inst1|jtag_uart|LessThan1~1_combout\ & !\inst1|jtag_uart|LessThan1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|Add0~12_combout\,
	datab => \inst1|jtag_uart|Add0~10_combout\,
	datac => \inst1|jtag_uart|LessThan1~1_combout\,
	datad => \inst1|jtag_uart|LessThan1~0_combout\,
	combout => \inst1|jtag_uart|LessThan1~2_combout\);

-- Location: FF_X63_Y56_N1
\inst1|jtag_uart|fifo_AF\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|jtag_uart|LessThan1~2_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|fifo_AF~q\);

-- Location: LCCOMB_X65_Y57_N0
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|always2~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write1~q\,
	datac => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write2~q\,
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|always2~0_combout\);

-- Location: LCCOMB_X66_Y57_N2
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_pause~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|always2~0_combout\,
	datab => \inst1|jtag_uart|t_dav~q\,
	datac => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_valid~q\,
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_stalled~q\,
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_pause~0_combout\);

-- Location: LCCOMB_X66_Y55_N28
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datac => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate~q\,
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate~0_combout\,
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate~1_combout\);

-- Location: FF_X66_Y55_N29
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate~1_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate~q\);

-- Location: LCCOMB_X66_Y55_N0
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate1~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate~q\,
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate1~feeder_combout\);

-- Location: FF_X66_Y55_N1
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate1~feeder_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate1~q\);

-- Location: LCCOMB_X66_Y55_N2
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate2~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate1~q\,
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate2~feeder_combout\);

-- Location: FF_X66_Y55_N3
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate2~feeder_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate2~q\);

-- Location: LCCOMB_X66_Y55_N22
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_pause~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_pause~0_combout\,
	datab => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst2~q\,
	datac => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate2~q\,
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate1~q\,
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_pause~1_combout\);

-- Location: FF_X66_Y55_N23
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_pause~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_pause~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q\);

-- Location: LCCOMB_X62_Y49_N18
\inst1|jtag_uart|pause_irq~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|pause_irq~0_combout\ = (\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q\ & ((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\) # ((\inst1|jtag_uart|pause_irq~q\ & 
-- !\inst1|jtag_uart|read_0~q\)))) # (!\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q\ & (((\inst1|jtag_uart|pause_irq~q\ & !\inst1|jtag_uart|read_0~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q\,
	datab => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datac => \inst1|jtag_uart|pause_irq~q\,
	datad => \inst1|jtag_uart|read_0~q\,
	combout => \inst1|jtag_uart|pause_irq~0_combout\);

-- Location: FF_X62_Y49_N19
\inst1|jtag_uart|pause_irq\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|jtag_uart|pause_irq~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|pause_irq~q\);

-- Location: LCCOMB_X63_Y49_N6
\inst1|jtag_uart|ien_AF~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|ien_AF~feeder_combout\ = \inst1|cpu|d_writedata\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|d_writedata\(0),
	combout => \inst1|jtag_uart|ien_AF~feeder_combout\);

-- Location: LCCOMB_X63_Y49_N22
\inst1|jtag_uart|ien_AE~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|ien_AE~2_combout\ = (!\inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted~q\ & (\inst1|cpu|d_write~q\ & (\inst1|jtag_uart|always2~0_combout\ & \inst1|cpu|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted~q\,
	datab => \inst1|cpu|d_write~q\,
	datac => \inst1|jtag_uart|always2~0_combout\,
	datad => \inst1|cpu|W_alu_result\(2),
	combout => \inst1|jtag_uart|ien_AE~2_combout\);

-- Location: FF_X63_Y49_N7
\inst1|jtag_uart|ien_AF\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|jtag_uart|ien_AF~feeder_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|jtag_uart|ien_AE~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|ien_AF~q\);

-- Location: LCCOMB_X62_Y49_N28
\inst1|jtag_uart|av_readdata[8]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|av_readdata[8]~1_combout\ = (\inst1|jtag_uart|ien_AF~q\ & ((\inst1|jtag_uart|fifo_AF~q\) # (\inst1|jtag_uart|pause_irq~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|fifo_AF~q\,
	datab => \inst1|jtag_uart|pause_irq~q\,
	datad => \inst1|jtag_uart|ien_AF~q\,
	combout => \inst1|jtag_uart|av_readdata[8]~1_combout\);

-- Location: LCCOMB_X66_Y56_N4
\inst1|jtag_uart|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|LessThan0~0_combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- ((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)) # ((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # 
-- (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datab => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datac => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datad => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	combout => \inst1|jtag_uart|LessThan0~0_combout\);

-- Location: LCCOMB_X66_Y56_N24
\inst1|jtag_uart|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|LessThan0~1_combout\ = (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & 
-- (!\inst1|jtag_uart|LessThan0~0_combout\ & !\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datab => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datac => \inst1|jtag_uart|LessThan0~0_combout\,
	datad => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	combout => \inst1|jtag_uart|LessThan0~1_combout\);

-- Location: FF_X66_Y56_N25
\inst1|jtag_uart|fifo_AE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|jtag_uart|LessThan0~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|fifo_AE~q\);

-- Location: LCCOMB_X63_Y49_N28
\inst1|jtag_uart|ien_AE~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|ien_AE~feeder_combout\ = \inst1|cpu|d_writedata\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|d_writedata\(1),
	combout => \inst1|jtag_uart|ien_AE~feeder_combout\);

-- Location: FF_X63_Y49_N29
\inst1|jtag_uart|ien_AE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|jtag_uart|ien_AE~feeder_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|jtag_uart|ien_AE~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|ien_AE~q\);

-- Location: LCCOMB_X63_Y48_N26
\inst1|jtag_uart|av_readdata[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|av_readdata\(9) = (\inst1|jtag_uart|fifo_AE~q\ & \inst1|jtag_uart|ien_AE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|fifo_AE~q\,
	datad => \inst1|jtag_uart|ien_AE~q\,
	combout => \inst1|jtag_uart|av_readdata\(9));

-- Location: LCCOMB_X63_Y48_N16
\inst1|cpu|W_ipending_reg_nxt[16]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_ipending_reg_nxt[16]~0_combout\ = (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(16) & (\inst1|cpu|W_ienable_reg\(16) & ((\inst1|jtag_uart|av_readdata[8]~1_combout\) # (\inst1|jtag_uart|av_readdata\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(16),
	datab => \inst1|jtag_uart|av_readdata[8]~1_combout\,
	datac => \inst1|jtag_uart|av_readdata\(9),
	datad => \inst1|cpu|W_ienable_reg\(16),
	combout => \inst1|cpu|W_ipending_reg_nxt[16]~0_combout\);

-- Location: FF_X63_Y48_N17
\inst1|cpu|W_ipending_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|W_ipending_reg_nxt[16]~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|W_ipending_reg\(16));

-- Location: LCCOMB_X63_Y48_N0
\inst1|cpu|E_control_rd_data[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_control_rd_data[1]~0_combout\ = (\inst1|cpu|D_iw\(6) & (\inst1|cpu|D_iw\(7) & !\inst1|cpu|D_iw\(8))) # (!\inst1|cpu|D_iw\(6) & (!\inst1|cpu|D_iw\(7) & \inst1|cpu|D_iw\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100000011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(6),
	datab => \inst1|cpu|D_iw\(7),
	datac => \inst1|cpu|D_iw\(8),
	combout => \inst1|cpu|E_control_rd_data[1]~0_combout\);

-- Location: LCCOMB_X63_Y48_N22
\inst1|cpu|E_control_rd_data[16]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_control_rd_data[16]~4_combout\ = (\inst1|cpu|E_control_rd_data[1]~0_combout\ & ((\inst1|cpu|D_iw\(8) & ((\inst1|cpu|W_ipending_reg\(16)))) # (!\inst1|cpu|D_iw\(8) & (\inst1|cpu|W_ienable_reg\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_ienable_reg\(16),
	datab => \inst1|cpu|W_ipending_reg\(16),
	datac => \inst1|cpu|D_iw\(8),
	datad => \inst1|cpu|E_control_rd_data[1]~0_combout\,
	combout => \inst1|cpu|E_control_rd_data[16]~4_combout\);

-- Location: FF_X63_Y48_N23
\inst1|cpu|W_control_rd_data[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_control_rd_data[16]~4_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|W_control_rd_data\(16));

-- Location: LCCOMB_X65_Y43_N6
\inst1|cpu|W_alu_result[16]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[16]~43_combout\ = (\inst1|cpu|R_ctrl_logic~q\ & (\inst1|cpu|E_logic_result[16]~17_combout\)) # (!\inst1|cpu|R_ctrl_logic~q\ & ((!\inst1|cpu|E_alu_sub~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_logic_result[16]~17_combout\,
	datac => \inst1|cpu|E_alu_sub~q\,
	datad => \inst1|cpu|R_ctrl_logic~q\,
	combout => \inst1|cpu|W_alu_result[16]~43_combout\);

-- Location: LCCOMB_X65_Y43_N4
\inst1|cpu|W_alu_result[16]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[16]~12_combout\ = (\inst1|cpu|W_alu_result[16]~43_combout\ & ((\inst1|cpu|Add2~32_combout\) # ((\inst1|cpu|R_ctrl_logic~q\)))) # (!\inst1|cpu|W_alu_result[16]~43_combout\ & (((\inst1|cpu|Add1~32_combout\ & 
-- !\inst1|cpu|R_ctrl_logic~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_alu_result[16]~43_combout\,
	datab => \inst1|cpu|Add2~32_combout\,
	datac => \inst1|cpu|Add1~32_combout\,
	datad => \inst1|cpu|R_ctrl_logic~q\,
	combout => \inst1|cpu|W_alu_result[16]~12_combout\);

-- Location: LCCOMB_X67_Y45_N10
\inst1|cpu|W_alu_result[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[16]~feeder_combout\ = \inst1|cpu|W_alu_result[16]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|W_alu_result[16]~12_combout\,
	combout => \inst1|cpu|W_alu_result[16]~feeder_combout\);

-- Location: FF_X67_Y45_N11
\inst1|cpu|W_alu_result[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|W_alu_result[16]~feeder_combout\,
	asdata => \inst1|cpu|E_shift_rot_result\(16),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|E_alu_result~6_combout\,
	sload => \inst1|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|W_alu_result\(16));

-- Location: LCCOMB_X70_Y46_N26
\inst1|cpu|W_rf_wr_data[16]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_rf_wr_data[16]~19_combout\ = (\inst1|cpu|R_ctrl_rdctl_inst~q\ & (\inst1|cpu|W_control_rd_data\(16))) # (!\inst1|cpu|R_ctrl_rdctl_inst~q\ & ((\inst1|cpu|W_alu_result\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_control_rd_data\(16),
	datac => \inst1|cpu|W_alu_result\(16),
	datad => \inst1|cpu|R_ctrl_rdctl_inst~q\,
	combout => \inst1|cpu|W_rf_wr_data[16]~19_combout\);

-- Location: LCCOMB_X70_Y46_N4
\inst1|cpu|W_rf_wr_data[16]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_rf_wr_data[16]~20_combout\ = (\inst1|cpu|R_ctrl_ld~q\ & (\inst1|cpu|av_ld_byte2_data\(0))) # (!\inst1|cpu|R_ctrl_ld~q\ & (((\inst1|cpu|W_rf_wr_data[16]~19_combout\ & !\inst1|cpu|R_ctrl_br_cmp~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|av_ld_byte2_data\(0),
	datab => \inst1|cpu|R_ctrl_ld~q\,
	datac => \inst1|cpu|W_rf_wr_data[16]~19_combout\,
	datad => \inst1|cpu|R_ctrl_br_cmp~q\,
	combout => \inst1|cpu|W_rf_wr_data[16]~20_combout\);

-- Location: LCCOMB_X67_Y44_N26
\inst1|cpu|E_src1[15]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_src1[15]~13_combout\ = (\inst1|cpu|R_src1~10_combout\ & (\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(15))) # (!\inst1|cpu|R_src1~10_combout\ & ((\inst1|cpu|D_iw\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(15),
	datab => \inst1|cpu|D_iw\(19),
	datad => \inst1|cpu|R_src1~10_combout\,
	combout => \inst1|cpu|E_src1[15]~13_combout\);

-- Location: FF_X67_Y44_N27
\inst1|cpu|E_src1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_src1[15]~13_combout\,
	asdata => \inst1|cpu|F_pc_plus_one[13]~26_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|R_src1~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src1\(15));

-- Location: LCCOMB_X65_Y43_N18
\inst1|cpu|W_alu_result[15]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[15]~44_combout\ = (\inst1|cpu|R_ctrl_logic~q\ & (\inst1|cpu|E_logic_result[15]~18_combout\)) # (!\inst1|cpu|R_ctrl_logic~q\ & ((!\inst1|cpu|E_alu_sub~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|E_logic_result[15]~18_combout\,
	datac => \inst1|cpu|E_alu_sub~q\,
	datad => \inst1|cpu|R_ctrl_logic~q\,
	combout => \inst1|cpu|W_alu_result[15]~44_combout\);

-- Location: LCCOMB_X65_Y43_N30
\inst1|cpu|W_alu_result[15]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[15]~13_combout\ = (\inst1|cpu|W_alu_result[15]~44_combout\ & (((\inst1|cpu|Add2~30_combout\) # (\inst1|cpu|R_ctrl_logic~q\)))) # (!\inst1|cpu|W_alu_result[15]~44_combout\ & (\inst1|cpu|Add1~30_combout\ & 
-- ((!\inst1|cpu|R_ctrl_logic~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Add1~30_combout\,
	datab => \inst1|cpu|W_alu_result[15]~44_combout\,
	datac => \inst1|cpu|Add2~30_combout\,
	datad => \inst1|cpu|R_ctrl_logic~q\,
	combout => \inst1|cpu|W_alu_result[15]~13_combout\);

-- Location: LCCOMB_X67_Y45_N12
\inst1|cpu|W_alu_result[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[15]~feeder_combout\ = \inst1|cpu|W_alu_result[15]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|W_alu_result[15]~13_combout\,
	combout => \inst1|cpu|W_alu_result[15]~feeder_combout\);

-- Location: FF_X67_Y45_N13
\inst1|cpu|W_alu_result[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|W_alu_result[15]~feeder_combout\,
	asdata => \inst1|cpu|E_shift_rot_result\(15),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|E_alu_result~6_combout\,
	sload => \inst1|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|W_alu_result\(15));

-- Location: LCCOMB_X63_Y46_N20
\inst1|cpu|W_rf_wr_data[15]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_rf_wr_data[15]~21_combout\ = (\inst1|cpu|R_ctrl_ld~q\ & (\inst1|cpu|av_ld_byte1_data\(7))) # (!\inst1|cpu|R_ctrl_ld~q\ & (((!\inst1|cpu|E_alu_result~6_combout\ & \inst1|cpu|W_alu_result\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|av_ld_byte1_data\(7),
	datab => \inst1|cpu|R_ctrl_ld~q\,
	datac => \inst1|cpu|E_alu_result~6_combout\,
	datad => \inst1|cpu|W_alu_result\(15),
	combout => \inst1|cpu|W_rf_wr_data[15]~21_combout\);

-- Location: LCCOMB_X70_Y44_N16
\inst1|cpu|E_src1[7]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_src1[7]~25_combout\ = (\inst1|cpu|R_src1~10_combout\ & (\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(7))) # (!\inst1|cpu|R_src1~10_combout\ & ((\inst1|cpu|D_iw\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(7),
	datab => \inst1|cpu|D_iw\(11),
	datad => \inst1|cpu|R_src1~10_combout\,
	combout => \inst1|cpu|E_src1[7]~25_combout\);

-- Location: FF_X70_Y44_N17
\inst1|cpu|E_src1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_src1[7]~25_combout\,
	asdata => \inst1|cpu|F_pc_plus_one[5]~10_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|R_src1~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src1\(7));

-- Location: LCCOMB_X69_Y44_N0
\inst1|cpu|E_logic_result[7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_logic_result[7]~4_combout\ = (\inst1|cpu|E_src1\(7) & (\inst1|cpu|R_logic_op\(1) $ (((\inst1|cpu|E_src2\(7) & \inst1|cpu|R_logic_op\(0)))))) # (!\inst1|cpu|E_src1\(7) & ((\inst1|cpu|R_logic_op\(1) & (\inst1|cpu|E_src2\(7))) # 
-- (!\inst1|cpu|R_logic_op\(1) & (!\inst1|cpu|E_src2\(7) & !\inst1|cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_logic_op\(1),
	datab => \inst1|cpu|E_src1\(7),
	datac => \inst1|cpu|E_src2\(7),
	datad => \inst1|cpu|R_logic_op\(0),
	combout => \inst1|cpu|E_logic_result[7]~4_combout\);

-- Location: LCCOMB_X67_Y46_N24
\inst1|cpu|W_alu_result[7]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[7]~25_combout\ = (\inst1|cpu|R_ctrl_logic~q\ & (\inst1|cpu|E_logic_result[7]~4_combout\)) # (!\inst1|cpu|R_ctrl_logic~q\ & ((\inst1|cpu|F_pc[5]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_ctrl_logic~q\,
	datab => \inst1|cpu|E_logic_result[7]~4_combout\,
	datad => \inst1|cpu|F_pc[5]~18_combout\,
	combout => \inst1|cpu|W_alu_result[7]~25_combout\);

-- Location: FF_X67_Y46_N25
\inst1|cpu|W_alu_result[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|W_alu_result[7]~25_combout\,
	asdata => \inst1|cpu|E_shift_rot_result\(7),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|E_alu_result~6_combout\,
	sload => \inst1|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|W_alu_result\(7));

-- Location: LCCOMB_X67_Y46_N12
\inst1|mm_interconnect_0|addr_router_001|Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|addr_router_001|Equal3~0_combout\ = (\inst1|cpu|W_alu_result\(12) & (!\inst1|cpu|W_alu_result\(9) & (!\inst1|cpu|W_alu_result\(8) & \inst1|cpu|W_alu_result\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_alu_result\(12),
	datab => \inst1|cpu|W_alu_result\(9),
	datac => \inst1|cpu|W_alu_result\(8),
	datad => \inst1|cpu|W_alu_result\(24),
	combout => \inst1|mm_interconnect_0|addr_router_001|Equal3~0_combout\);

-- Location: LCCOMB_X67_Y46_N14
\inst1|mm_interconnect_0|addr_router_001|Equal3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|addr_router_001|Equal3~1_combout\ = (!\inst1|cpu|W_alu_result\(6) & (!\inst1|cpu|W_alu_result\(7) & \inst1|mm_interconnect_0|addr_router_001|Equal3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_alu_result\(6),
	datab => \inst1|cpu|W_alu_result\(7),
	datad => \inst1|mm_interconnect_0|addr_router_001|Equal3~0_combout\,
	combout => \inst1|mm_interconnect_0|addr_router_001|Equal3~1_combout\);

-- Location: LCCOMB_X66_Y46_N30
\inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~3_combout\ = (!\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (!\inst1|cpu|W_alu_result\(10) & !\inst1|cpu|W_alu_result\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst1|cpu|W_alu_result\(10),
	datad => \inst1|cpu|W_alu_result\(11),
	combout => \inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~3_combout\);

-- Location: LCCOMB_X66_Y48_N6
\inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~4_combout\ = (\inst1|mm_interconnect_0|addr_router_001|Equal2~4_combout\ & (\inst1|mm_interconnect_0|addr_router_001|Equal5~0_combout\ & (\inst1|mm_interconnect_0|addr_router_001|Equal3~1_combout\ & 
-- \inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|addr_router_001|Equal2~4_combout\,
	datab => \inst1|mm_interconnect_0|addr_router_001|Equal5~0_combout\,
	datac => \inst1|mm_interconnect_0|addr_router_001|Equal3~1_combout\,
	datad => \inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~3_combout\,
	combout => \inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~4_combout\);

-- Location: LCCOMB_X63_Y49_N30
\inst1|jtag_uart|rvalid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|rvalid~0_combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & (!\inst1|jtag_uart|av_waitrequest~q\ & (\inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~4_combout\ & 
-- \inst1|jtag_uart|fifo_rd~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datab => \inst1|jtag_uart|av_waitrequest~q\,
	datac => \inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~4_combout\,
	datad => \inst1|jtag_uart|fifo_rd~0_combout\,
	combout => \inst1|jtag_uart|rvalid~0_combout\);

-- Location: LCCOMB_X65_Y57_N2
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) & 
-- (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & (\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\ & 
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datab => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datac => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\,
	datad => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\);

-- Location: LCCOMB_X65_Y57_N30
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ = (!\inst1|jtag_uart|rvalid~0_combout\ & ((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\) # 
-- ((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ & \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\,
	datab => \inst1|jtag_uart|rvalid~0_combout\,
	datac => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datad => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\,
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\);

-- Location: FF_X65_Y57_N31
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\);

-- Location: FF_X65_Y57_N11
\inst1|jtag_uart|t_dav\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|t_dav~q\);

-- Location: LCCOMB_X61_Y57_N24
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|tck_t_dav~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|jtag_uart|t_dav~q\,
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|tck_t_dav~0_combout\);

-- Location: FF_X61_Y57_N25
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|tck_t_dav\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|tck_t_dav~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|tck_t_dav~q\);

-- Location: LCCOMB_X67_Y57_N0
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|r_ena~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|r_ena1~q\,
	datad => \inst1|jtag_uart|r_val~q\,
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|r_ena~0_combout\);

-- Location: LCCOMB_X63_Y56_N6
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ = \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) $ (VCC)
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ = CARRY(\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0),
	datad => VCC,
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	cout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\);

-- Location: FF_X63_Y56_N7
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|jtag_uart|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

-- Location: LCCOMB_X63_Y56_N8
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
-- (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\)) # (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
-- ((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # (GND)))
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ = CARRY((!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # 
-- (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1),
	datad => VCC,
	cin => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\,
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	cout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\);

-- Location: FF_X63_Y56_N9
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|jtag_uart|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1));

-- Location: LCCOMB_X63_Y56_N10
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ $ (GND))) # (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ & VCC))
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ = CARRY((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- !\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2),
	datad => VCC,
	cin => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\,
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	cout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\);

-- Location: FF_X63_Y56_N11
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|jtag_uart|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2));

-- Location: LCCOMB_X63_Y56_N12
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
-- (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\)) # (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
-- ((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # (GND)))
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ = CARRY((!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # 
-- (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3),
	datad => VCC,
	cin => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\,
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	cout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\);

-- Location: FF_X63_Y56_N13
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|jtag_uart|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3));

-- Location: LCCOMB_X63_Y56_N14
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ $ (GND))) # (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ & VCC))
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ = CARRY((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- !\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4),
	datad => VCC,
	cin => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\,
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	cout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\);

-- Location: FF_X63_Y56_N15
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|jtag_uart|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4));

-- Location: LCCOMB_X63_Y56_N16
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ = \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ $ 
-- (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5),
	cin => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\,
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\);

-- Location: FF_X63_Y56_N17
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|jtag_uart|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5));

-- Location: LCCOMB_X67_Y57_N10
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ = \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0) $ (VCC)
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ = CARRY(\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0),
	datad => VCC,
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	cout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\);

-- Location: FF_X67_Y57_N11
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|jtag_uart|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

-- Location: LCCOMB_X67_Y57_N12
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
-- (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\)) # (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
-- ((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # (GND)))
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ = CARRY((!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # 
-- (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1),
	datad => VCC,
	cin => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\,
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	cout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\);

-- Location: FF_X67_Y57_N13
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|jtag_uart|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1));

-- Location: LCCOMB_X67_Y57_N14
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ $ (GND))) # (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ & VCC))
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ = CARRY((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- !\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2),
	datad => VCC,
	cin => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\,
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	cout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\);

-- Location: FF_X67_Y57_N15
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|jtag_uart|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2));

-- Location: LCCOMB_X67_Y57_N16
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
-- (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\)) # (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
-- ((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # (GND)))
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ = CARRY((!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # 
-- (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3),
	datad => VCC,
	cin => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\,
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	cout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\);

-- Location: FF_X67_Y57_N17
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|jtag_uart|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3));

-- Location: LCCOMB_X67_Y57_N18
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ $ (GND))) # (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ & VCC))
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ = CARRY((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- !\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4),
	datad => VCC,
	cin => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\,
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	cout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\);

-- Location: FF_X67_Y57_N19
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|jtag_uart|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4));

-- Location: LCCOMB_X67_Y57_N20
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ = \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ $ 
-- (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5),
	cin => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\,
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\);

-- Location: FF_X67_Y57_N21
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|jtag_uart|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5));

-- Location: M9K_X64_Y57_N0
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena2",
	clk0_output_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "SoC:inst1|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 6,
	port_b_data_out_clear => "clear0",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|jtag_uart|fifo_wr~q\,
	portbre => VCC,
	clk0 => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	clk1 => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	ena0 => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|r_ena~0_combout\,
	ena1 => \inst1|jtag_uart|r_val~0_combout\,
	ena2 => \inst1|jtag_uart|fifo_wr~q\,
	clr0 => \inst1|rst_controller|r_sync_rst~clkctrl_outclk\,
	portadatain => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\,
	portaaddr => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\,
	portbaddr => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y57_N10
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(10),
	datac => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(9),
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rdata\(7),
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~8_combout\);

-- Location: FF_X63_Y57_N11
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~8_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	ena => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(9));

-- Location: LCCOMB_X62_Y57_N30
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(1),
	datab => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(9),
	datac => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~q\,
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~1_combout\);

-- Location: LCCOMB_X62_Y58_N28
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~1_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state~q\,
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~2_combout\);

-- Location: FF_X67_Y57_N25
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid0~q\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid~q\);

-- Location: LCCOMB_X62_Y57_N8
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~q\,
	datab => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(9),
	datac => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state~q\,
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(1),
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~6_combout\);

-- Location: LCCOMB_X62_Y57_N0
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(9),
	datac => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(9),
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rdata\(6),
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~17_combout\);

-- Location: FF_X62_Y57_N1
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~17_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	ena => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(8));

-- Location: LCCOMB_X65_Y57_N16
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(8),
	datac => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rdata\(5),
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(9),
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~18_combout\);

-- Location: LCCOMB_X63_Y57_N24
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~18_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~6_combout\,
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~19_combout\);

-- Location: FF_X63_Y57_N25
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~19_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(7));

-- Location: LCCOMB_X63_Y57_N14
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rdata\(4),
	datab => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(7),
	datac => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(9),
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~20_combout\);

-- Location: LCCOMB_X63_Y57_N26
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~20_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~6_combout\,
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~21_combout\);

-- Location: FF_X63_Y57_N27
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~21_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(6));

-- Location: LCCOMB_X63_Y57_N12
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(6),
	datab => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rdata\(3),
	datac => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(9),
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~15_combout\);

-- Location: LCCOMB_X63_Y57_N30
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~6_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~15_combout\,
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~16_combout\);

-- Location: FF_X63_Y57_N31
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~16_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(5));

-- Location: LCCOMB_X65_Y57_N22
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(9),
	datac => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rdata\(2),
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(5),
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~13_combout\);

-- Location: LCCOMB_X63_Y57_N2
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~13_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~6_combout\,
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~14_combout\);

-- Location: FF_X63_Y57_N3
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~14_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(4));

-- Location: LCCOMB_X63_Y57_N28
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(4),
	datac => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(9),
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rdata\(1),
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~11_combout\);

-- Location: LCCOMB_X63_Y57_N22
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~11_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~6_combout\,
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~12_combout\);

-- Location: FF_X63_Y57_N23
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~12_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(3));

-- Location: LCCOMB_X63_Y57_N0
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(3),
	datac => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(9),
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rdata\(0),
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~9_combout\);

-- Location: LCCOMB_X63_Y57_N6
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~9_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~6_combout\,
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~10_combout\);

-- Location: FF_X63_Y57_N7
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~10_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(2));

-- Location: LCCOMB_X63_Y57_N18
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(2),
	datac => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(9),
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_stalled~q\,
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~5_combout\);

-- Location: LCCOMB_X63_Y57_N20
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~5_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~6_combout\,
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~7_combout\);

-- Location: FF_X63_Y57_N21
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~7_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(1));

-- Location: LCCOMB_X67_Y57_N24
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(9),
	datac => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid~q\,
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(1),
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~0_combout\);

-- Location: LCCOMB_X63_Y57_N8
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state~q\,
	datab => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|tck_t_dav~q\,
	datac => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~2_combout\,
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~0_combout\,
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~3_combout\);

-- Location: FF_X63_Y57_N9
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~3_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	ena => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(0));

-- Location: LCCOMB_X62_Y57_N6
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate~0_combout\,
	datab => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(0),
	datac => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0_combout\);

-- Location: LCCOMB_X61_Y57_N26
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(0),
	datac => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~q\,
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0_combout\,
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~1_combout\);

-- Location: FF_X61_Y57_N27
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|user_saw_rvalid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~1_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~q\);

-- Location: LCCOMB_X66_Y57_N22
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read~q\,
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read~0_combout\);

-- Location: FF_X66_Y57_N23
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read~q\);

-- Location: FF_X66_Y57_N1
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read~q\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read1~q\);

-- Location: LCCOMB_X66_Y57_N26
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read2~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read1~q\,
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read2~feeder_combout\);

-- Location: FF_X66_Y57_N27
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read2~feeder_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read2~q\);

-- Location: FF_X66_Y57_N29
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read_req\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(9),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read_req~q\);

-- Location: LCCOMB_X66_Y57_N28
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid0~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~q\,
	datab => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read2~q\,
	datac => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read_req~q\,
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read1~q\,
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid0~1_combout\);

-- Location: LCCOMB_X67_Y57_N26
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid0~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst2~q\,
	datac => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid0~0_combout\,
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid0~1_combout\,
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid0~2_combout\);

-- Location: FF_X67_Y57_N27
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid0~2_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid0~q\);

-- Location: LCCOMB_X66_Y56_N20
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4)) # 
-- ((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5)) # ((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # 
-- (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datab => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datac => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datad => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\);

-- Location: LCCOMB_X66_Y56_N22
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ = ((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\) # 
-- ((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)))) # 
-- (!\inst1|jtag_uart|r_val~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|r_val~0_combout\,
	datab => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\,
	datac => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datad => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\);

-- Location: LCCOMB_X66_Y56_N2
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\) # ((\inst1|jtag_uart|fifo_wr~q\) # 
-- ((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ & \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\,
	datab => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datac => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datad => \inst1|jtag_uart|fifo_wr~q\,
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\);

-- Location: FF_X66_Y56_N3
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\);

-- Location: LCCOMB_X67_Y57_N28
\inst1|jtag_uart|r_val~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|r_val~0_combout\ = (!\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid0~q\ & (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & 
-- ((!\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|r_ena1~q\) # (!\inst1|jtag_uart|r_val~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid0~q\,
	datab => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datac => \inst1|jtag_uart|r_val~q\,
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|r_ena1~q\,
	combout => \inst1|jtag_uart|r_val~0_combout\);

-- Location: LCCOMB_X66_Y56_N0
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\ = \inst1|jtag_uart|fifo_wr~q\ $ (\inst1|jtag_uart|r_val~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|jtag_uart|fifo_wr~q\,
	datad => \inst1|jtag_uart|r_val~0_combout\,
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\);

-- Location: FF_X66_Y56_N7
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0));

-- Location: LCCOMB_X66_Y56_N8
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & 
-- (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) $ (((\inst1|jtag_uart|fifo_wr~q\) # (VCC))))) # 
-- (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & (((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # (GND))))
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ = CARRY((\inst1|jtag_uart|fifo_wr~q\ $ 
-- (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1))) # (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|fifo_wr~q\,
	datab => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datad => VCC,
	cin => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\,
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	cout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\);

-- Location: FF_X66_Y56_N9
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1));

-- Location: LCCOMB_X66_Y56_N10
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & ((VCC)))) # (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) $ (((VCC) # (!\inst1|jtag_uart|fifo_wr~q\)))))
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ = CARRY((!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) $ (!\inst1|jtag_uart|fifo_wr~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datab => \inst1|jtag_uart|fifo_wr~q\,
	datad => VCC,
	cin => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\,
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	cout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\);

-- Location: FF_X66_Y56_N11
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2));

-- Location: LCCOMB_X66_Y56_N12
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & 
-- (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) $ (((\inst1|jtag_uart|fifo_wr~q\) # (VCC))))) # 
-- (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & ((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # ((GND))))
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ = CARRY((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) $ 
-- (\inst1|jtag_uart|fifo_wr~q\)) # (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datab => \inst1|jtag_uart|fifo_wr~q\,
	datad => VCC,
	cin => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\,
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	cout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\);

-- Location: FF_X66_Y56_N13
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3));

-- Location: FF_X66_Y56_N15
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4));

-- Location: LCCOMB_X66_Y56_N26
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & 
-- (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & (\inst1|jtag_uart|fifo_wr~q\ & \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datab => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datac => \inst1|jtag_uart|fifo_wr~q\,
	datad => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\);

-- Location: LCCOMB_X66_Y56_N28
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) & (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & 
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datab => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datac => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datad => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\);

-- Location: LCCOMB_X66_Y56_N18
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ = (!\inst1|jtag_uart|r_val~0_combout\ & ((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\) # 
-- ((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ & \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\,
	datab => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\,
	datac => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datad => \inst1|jtag_uart|r_val~0_combout\,
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\);

-- Location: FF_X66_Y56_N19
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\);

-- Location: LCCOMB_X63_Y49_N0
\inst1|jtag_uart|woverflow~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|woverflow~3_combout\ = (!\inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted~q\ & (\inst1|cpu|d_write~q\ & (\inst1|jtag_uart|always2~0_combout\ & !\inst1|cpu|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted~q\,
	datab => \inst1|cpu|d_write~q\,
	datac => \inst1|jtag_uart|always2~0_combout\,
	datad => \inst1|cpu|W_alu_result\(2),
	combout => \inst1|jtag_uart|woverflow~3_combout\);

-- Location: LCCOMB_X63_Y49_N18
\inst1|jtag_uart|woverflow~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|woverflow~2_combout\ = (\inst1|jtag_uart|woverflow~3_combout\ & (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\)) # (!\inst1|jtag_uart|woverflow~3_combout\ & ((\inst1|jtag_uart|woverflow~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datac => \inst1|jtag_uart|woverflow~q\,
	datad => \inst1|jtag_uart|woverflow~3_combout\,
	combout => \inst1|jtag_uart|woverflow~2_combout\);

-- Location: FF_X63_Y49_N19
\inst1|jtag_uart|woverflow\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|jtag_uart|woverflow~2_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|woverflow~q\);

-- Location: FF_X63_Y49_N17
\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|jtag_uart|woverflow~q\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(14));

-- Location: LCCOMB_X63_Y49_N16
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[14]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[14]~6_combout\ = (\inst1|clock_crossing_bridge|rsp_fifo|out_payload\(14) & ((\inst1|clock_crossing_bridge|rsp_fifo|out_valid~q\) # 
-- ((\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(14) & \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))) # (!\inst1|clock_crossing_bridge|rsp_fifo|out_payload\(14) & 
-- (((\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(14) & \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|clock_crossing_bridge|rsp_fifo|out_payload\(14),
	datab => \inst1|clock_crossing_bridge|rsp_fifo|out_valid~q\,
	datac => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(14),
	datad => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[14]~6_combout\);

-- Location: IOIBUF_X0_Y21_N22
\SDRAM_DQ[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SDRAM_DQ(14),
	o => \SDRAM_DQ[14]~input_o\);

-- Location: FF_X0_Y21_N24
\inst1|sdram|za_data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \SDRAM_DQ[14]~input_o\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|za_data\(14));

-- Location: LCCOMB_X62_Y54_N16
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~15_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(19) & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(19),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(8),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~15_combout\);

-- Location: FF_X62_Y54_N17
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(14));

-- Location: FF_X62_Y48_N17
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(14),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(14));

-- Location: LCCOMB_X62_Y48_N16
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~25_combout\ = (!\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\ & 
-- (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(14) & \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\,
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(14),
	datad => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~25_combout\);

-- Location: LCCOMB_X62_Y48_N28
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[14]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[14]~7_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[14]~6_combout\) # ((\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~25_combout\) # ((\inst1|sdram|za_data\(14) & 
-- \inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[14]~6_combout\,
	datab => \inst1|sdram|za_data\(14),
	datac => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datad => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~25_combout\,
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[14]~7_combout\);

-- Location: LCCOMB_X62_Y45_N8
\inst1|cpu|av_ld_byte1_data[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte1_data[6]~6_combout\ = (\inst1|cpu|av_ld_aligning_data~q\ & ((\inst1|cpu|av_fill_bit~1_combout\))) # (!\inst1|cpu|av_ld_aligning_data~q\ & (\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[14]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|av_ld_aligning_data~q\,
	datab => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[14]~7_combout\,
	datad => \inst1|cpu|av_fill_bit~1_combout\,
	combout => \inst1|cpu|av_ld_byte1_data[6]~6_combout\);

-- Location: LCCOMB_X62_Y45_N2
\inst1|cpu|av_ld_byte1_data_en~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte1_data_en~0_combout\ = ((\inst1|cpu|D_iw\(4)) # ((\inst1|cpu|av_ld_rshift8~0_combout\) # (!\inst1|cpu|D_iw\(3)))) # (!\inst1|cpu|av_ld_aligning_data~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|av_ld_aligning_data~q\,
	datab => \inst1|cpu|D_iw\(4),
	datac => \inst1|cpu|av_ld_rshift8~0_combout\,
	datad => \inst1|cpu|D_iw\(3),
	combout => \inst1|cpu|av_ld_byte1_data_en~0_combout\);

-- Location: FF_X62_Y45_N9
\inst1|cpu|av_ld_byte1_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|av_ld_byte1_data[6]~6_combout\,
	asdata => \inst1|cpu|av_ld_byte2_data\(6),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|av_ld_rshift8~1_combout\,
	ena => \inst1|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|av_ld_byte1_data\(6));

-- Location: LCCOMB_X67_Y43_N6
\inst1|cpu|W_alu_result[14]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[14]~45_combout\ = (\inst1|cpu|R_ctrl_logic~q\ & ((\inst1|cpu|E_logic_result[14]~19_combout\))) # (!\inst1|cpu|R_ctrl_logic~q\ & (!\inst1|cpu|E_alu_sub~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_alu_sub~q\,
	datab => \inst1|cpu|E_logic_result[14]~19_combout\,
	datac => \inst1|cpu|R_ctrl_logic~q\,
	combout => \inst1|cpu|W_alu_result[14]~45_combout\);

-- Location: LCCOMB_X67_Y43_N26
\inst1|cpu|W_alu_result[14]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[14]~14_combout\ = (\inst1|cpu|W_alu_result[14]~45_combout\ & (((\inst1|cpu|R_ctrl_logic~q\) # (\inst1|cpu|Add2~28_combout\)))) # (!\inst1|cpu|W_alu_result[14]~45_combout\ & (\inst1|cpu|Add1~28_combout\ & 
-- (!\inst1|cpu|R_ctrl_logic~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_alu_result[14]~45_combout\,
	datab => \inst1|cpu|Add1~28_combout\,
	datac => \inst1|cpu|R_ctrl_logic~q\,
	datad => \inst1|cpu|Add2~28_combout\,
	combout => \inst1|cpu|W_alu_result[14]~14_combout\);

-- Location: LCCOMB_X67_Y45_N22
\inst1|cpu|W_alu_result[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[14]~feeder_combout\ = \inst1|cpu|W_alu_result[14]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|W_alu_result[14]~14_combout\,
	combout => \inst1|cpu|W_alu_result[14]~feeder_combout\);

-- Location: FF_X67_Y45_N23
\inst1|cpu|W_alu_result[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|W_alu_result[14]~feeder_combout\,
	asdata => \inst1|cpu|E_shift_rot_result\(14),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|E_alu_result~6_combout\,
	sload => \inst1|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|W_alu_result\(14));

-- Location: LCCOMB_X63_Y45_N24
\inst1|cpu|W_rf_wr_data[14]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_rf_wr_data[14]~22_combout\ = (\inst1|cpu|R_ctrl_ld~q\ & (\inst1|cpu|av_ld_byte1_data\(6))) # (!\inst1|cpu|R_ctrl_ld~q\ & (((!\inst1|cpu|E_alu_result~6_combout\ & \inst1|cpu|W_alu_result\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|av_ld_byte1_data\(6),
	datab => \inst1|cpu|E_alu_result~6_combout\,
	datac => \inst1|cpu|W_alu_result\(14),
	datad => \inst1|cpu|R_ctrl_ld~q\,
	combout => \inst1|cpu|W_rf_wr_data[14]~22_combout\);

-- Location: FF_X62_Y44_N19
\inst1|cpu|d_writedata[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|d_writedata[25]~feeder_combout\,
	asdata => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(25),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|d_writedata\(25));

-- Location: LCCOMB_X60_Y54_N12
\inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~10_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \inst1|cpu|d_writedata\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \inst1|cpu|d_writedata\(25),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~10_combout\);

-- Location: FF_X60_Y54_N13
\inst1|cpu|the_SoC_cpu_nios2_oci|writedata[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(25));

-- Location: LCCOMB_X60_Y53_N16
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~16_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(30))))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(30),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~16_combout\);

-- Location: FF_X60_Y53_N17
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~16_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(27));

-- Location: LCCOMB_X62_Y55_N4
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~8_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(27) & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37)) # (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(27),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~8_combout\);

-- Location: FF_X62_Y55_N5
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~8_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(27));

-- Location: LCCOMB_X60_Y55_N0
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~37_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(27)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(27),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(27),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~37_combout\);

-- Location: LCCOMB_X60_Y55_N28
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~38_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(29) & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\) # 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~37_combout\ & !\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\)))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(29) & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~37_combout\ & 
-- ((!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(29),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~37_combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~38_combout\);

-- Location: FF_X60_Y55_N29
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~38_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[19]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(28));

-- Location: LCCOMB_X60_Y55_N10
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[28]~feeder_combout\ = \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(28),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[28]~feeder_combout\);

-- Location: FF_X60_Y55_N11
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[28]~feeder_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(28));

-- Location: LCCOMB_X60_Y54_N30
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~15_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(28))))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25) & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(28),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~15_combout\);

-- Location: FF_X60_Y54_N31
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~15_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(25));

-- Location: LCCOMB_X60_Y54_N14
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[25]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[25]~7_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(25)))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(25),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(25),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[25]~7_combout\);

-- Location: LCCOMB_X62_Y44_N16
\inst1|cpu|d_writedata[26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|d_writedata[26]~feeder_combout\ = \inst1|cpu|d_writedata[26]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|d_writedata[26]~5_combout\,
	combout => \inst1|cpu|d_writedata[26]~feeder_combout\);

-- Location: FF_X62_Y44_N17
\inst1|cpu|d_writedata[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|d_writedata[26]~feeder_combout\,
	asdata => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(26),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|d_writedata\(26));

-- Location: LCCOMB_X60_Y54_N24
\inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~11_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \inst1|cpu|d_writedata\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \inst1|cpu|d_writedata\(26),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~11_combout\);

-- Location: FF_X60_Y54_N25
\inst1|cpu|the_SoC_cpu_nios2_oci|writedata[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(26));

-- Location: LCCOMB_X60_Y54_N0
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~17_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(29))))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26) & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(29),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~17_combout\);

-- Location: FF_X60_Y54_N1
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~17_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(26));

-- Location: LCCOMB_X60_Y54_N18
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[26]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[26]~8_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(26)))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(26),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(26),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[26]~8_combout\);

-- Location: LCCOMB_X65_Y45_N2
\inst1|cpu|d_writedata[27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|d_writedata[27]~feeder_combout\ = \inst1|cpu|d_writedata[27]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|d_writedata[27]~4_combout\,
	combout => \inst1|cpu|d_writedata[27]~feeder_combout\);

-- Location: FF_X65_Y45_N3
\inst1|cpu|d_writedata[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|d_writedata[27]~feeder_combout\,
	asdata => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(27),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|d_writedata\(27));

-- Location: LCCOMB_X65_Y45_N0
\inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~20_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \inst1|cpu|d_writedata\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \inst1|cpu|d_writedata\(27),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~20_combout\);

-- Location: FF_X65_Y45_N1
\inst1|cpu|the_SoC_cpu_nios2_oci|writedata[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(27));

-- Location: LCCOMB_X65_Y45_N26
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[27]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[27]~19_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(27))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(27),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(27),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[27]~19_combout\);

-- Location: LCCOMB_X60_Y45_N0
\inst1|cpu|d_writedata[28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|d_writedata[28]~feeder_combout\ = \inst1|cpu|d_writedata[28]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|d_writedata[28]~3_combout\,
	combout => \inst1|cpu|d_writedata[28]~feeder_combout\);

-- Location: FF_X60_Y45_N1
\inst1|cpu|d_writedata[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|d_writedata[28]~feeder_combout\,
	asdata => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(28),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|d_writedata\(28));

-- Location: LCCOMB_X60_Y45_N24
\inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~19_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \inst1|cpu|d_writedata\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \inst1|cpu|d_writedata\(28),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~19_combout\);

-- Location: FF_X60_Y45_N25
\inst1|cpu|the_SoC_cpu_nios2_oci|writedata[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(28));

-- Location: LCCOMB_X60_Y45_N2
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[28]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[28]~18_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(28))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(28),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(28),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[28]~18_combout\);

-- Location: LCCOMB_X63_Y44_N26
\inst1|cpu|d_writedata[29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|d_writedata[29]~feeder_combout\ = \inst1|cpu|d_writedata[29]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|d_writedata[29]~2_combout\,
	combout => \inst1|cpu|d_writedata[29]~feeder_combout\);

-- Location: FF_X63_Y44_N27
\inst1|cpu|d_writedata[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|d_writedata[29]~feeder_combout\,
	asdata => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(29),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|d_writedata\(29));

-- Location: LCCOMB_X63_Y44_N14
\inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~32_combout\ = (\inst1|cpu|d_writedata\(29) & \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|cpu|d_writedata\(29),
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~32_combout\);

-- Location: FF_X63_Y44_N15
\inst1|cpu|the_SoC_cpu_nios2_oci|writedata[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(29));

-- Location: LCCOMB_X61_Y55_N24
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[29]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[29]~31_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(29)))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(29),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(29),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[29]~31_combout\);

-- Location: LCCOMB_X63_Y44_N0
\inst1|cpu|d_writedata[30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|d_writedata[30]~feeder_combout\ = \inst1|cpu|d_writedata[30]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|d_writedata[30]~1_combout\,
	combout => \inst1|cpu|d_writedata[30]~feeder_combout\);

-- Location: FF_X63_Y44_N1
\inst1|cpu|d_writedata[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|d_writedata[30]~feeder_combout\,
	asdata => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(30),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|d_writedata\(30));

-- Location: LCCOMB_X63_Y44_N4
\inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~31_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \inst1|cpu|d_writedata\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \inst1|cpu|d_writedata\(30),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~31_combout\);

-- Location: FF_X63_Y44_N5
\inst1|cpu|the_SoC_cpu_nios2_oci|writedata[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(30));

-- Location: LCCOMB_X63_Y55_N28
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[30]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[30]~30_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(30)))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(30),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(30),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[30]~30_combout\);

-- Location: LCCOMB_X65_Y45_N8
\inst1|cpu|d_writedata[31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|d_writedata[31]~feeder_combout\ = \inst1|cpu|d_writedata[31]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|d_writedata[31]~0_combout\,
	combout => \inst1|cpu|d_writedata[31]~feeder_combout\);

-- Location: FF_X65_Y45_N9
\inst1|cpu|d_writedata[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|d_writedata[31]~feeder_combout\,
	asdata => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(31),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|d_writedata\(31));

-- Location: LCCOMB_X59_Y46_N4
\inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~30_combout\ = (\inst1|cpu|d_writedata\(31) & \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|cpu|d_writedata\(31),
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~30_combout\);

-- Location: FF_X59_Y46_N5
\inst1|cpu|the_SoC_cpu_nios2_oci|writedata[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(31));

-- Location: LCCOMB_X61_Y55_N6
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[31]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[31]~29_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(31)))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(31),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(31),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[31]~29_combout\);

-- Location: LCCOMB_X69_Y45_N8
\inst1|cpu|E_mem_byte_en[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_mem_byte_en[3]~4_combout\ = (\inst1|cpu|D_iw\(4)) # ((\inst1|cpu|E_arith_result[1]~4_combout\ & ((\inst1|cpu|E_arith_result[0]~5_combout\) # (\inst1|cpu|D_iw\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_arith_result[0]~5_combout\,
	datab => \inst1|cpu|E_arith_result[1]~4_combout\,
	datac => \inst1|cpu|D_iw\(3),
	datad => \inst1|cpu|D_iw\(4),
	combout => \inst1|cpu|E_mem_byte_en[3]~4_combout\);

-- Location: FF_X69_Y45_N9
\inst1|cpu|d_byteenable[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_mem_byte_en[3]~4_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|d_byteenable\(3));

-- Location: LCCOMB_X61_Y50_N0
\inst1|mm_interconnect_0|cmd_xbar_mux|src_data[35]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|src_data\(35) = (\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0)) # ((\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \inst1|cpu|d_byteenable\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datab => \inst1|cpu|d_byteenable\(3),
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|src_data\(35));

-- Location: FF_X61_Y50_N1
\inst1|cpu|the_SoC_cpu_nios2_oci|byteenable[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|src_data\(35),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|byteenable\(3));

-- Location: LCCOMB_X61_Y50_N18
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_byteenable[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_byteenable[3]~2_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\) # (\inst1|cpu|the_SoC_cpu_nios2_oci|byteenable\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|byteenable\(3),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_byteenable[3]~2_combout\);

-- Location: M9K_X64_Y54_N0
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => X"6B0E13A52400FD44117DAF560632B30828181B00C4A5857069FA5463285123E171982C120AABD44A478A54844F5A35116E60F95D329B26A247AE46A3789C4459",
	mem_init1 => X"31C0A4D64BA958490719CD65F2E0F88C2A2B30DDCFC2A3A970370A358ACA359B49CE425F16926C6402299EEB68A6D601707090EC6420A51BA3742A5492800604D0A584C1095ED11D910364F7917C6E8B7D0D0D08D3324D90717120864497FA0C4428399ACE665698DCFCA442B80E25826995F6DB6D238D23661A5408234521D82C601B3C54B1643A84C9E59330304D070A4FEA570399625E57A10F6C34A11400EC43378C45F06A1070CF242E8C8645A0750C6001125F2C8153B4E0B87394126C70BAF564701B20C167937370241432394289A148D0FE8E00931CE653D2101E7A710B512E566065E452042BCE8E63A3097E143525C3A942F131D05C24970000E1",
	mem_init0 => X"735C68570701866C06898D2C33251B506284F201EC705C3684C25591FD526A151D0B6554A801EEE255018F2EA62B98CAA82EB247EE2150CD7CDB573648CCE4AB25305D78BBD1CEF0F0EC3CCF0291C400673274AC424F0347CB73C3517CC94CAF864322298D18C71FADD3E5C04184FE7F56BD020984A2889EB42D89110397AA75D6EC751D5C6E5201A4B85A08BDCAE4168B35C4B5610A07E51160800E8102921C4FC70A6C3AE67F1605E9963399FC9A0B325344F641ACBA0468BB48AD507888CC5D752508AA35DB9C764B12109B8D1223D054293E928820A261913010151B88EB53D34CA2D8340510CDF58AB438AE5E239A23005B798CAA5B24C641455B95107A",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_cpu_ociram_default_contents.mif",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst1|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram_module:SoC_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_pu71:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_mask_width => 2,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_en~1_combout\,
	portare => VCC,
	clk0 => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	ena0 => \inst1|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portabyteenamasks => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y47_N14
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~19_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(19)))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(8),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(19),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~19_combout\);

-- Location: FF_X63_Y47_N15
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(9));

-- Location: FF_X63_Y47_N11
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(9),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(9));

-- Location: LCCOMB_X63_Y47_N24
\inst1|cpu|F_iw[9]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[9]~37_combout\ = (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\ & (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\,
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(9),
	combout => \inst1|cpu|F_iw[9]~37_combout\);

-- Location: LCCOMB_X62_Y47_N14
\inst1|cpu|F_iw[9]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[9]~38_combout\ = (\inst1|cpu|D_iw[9]~1_combout\ & ((\inst1|cpu|F_iw[9]~37_combout\) # ((\inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & \inst1|sdram|za_data\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \inst1|sdram|za_data\(9),
	datac => \inst1|cpu|D_iw[9]~1_combout\,
	datad => \inst1|cpu|F_iw[9]~37_combout\,
	combout => \inst1|cpu|F_iw[9]~38_combout\);

-- Location: FF_X62_Y47_N15
\inst1|cpu|D_iw[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|F_iw[9]~38_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|D_iw\(9));

-- Location: LCCOMB_X67_Y44_N2
\inst1|cpu|E_src1[5]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_src1[5]~22_combout\ = (\inst1|cpu|R_src1~10_combout\ & ((\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(5)))) # (!\inst1|cpu|R_src1~10_combout\ & (\inst1|cpu|D_iw\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(9),
	datab => \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(5),
	datad => \inst1|cpu|R_src1~10_combout\,
	combout => \inst1|cpu|E_src1[5]~22_combout\);

-- Location: FF_X67_Y44_N3
\inst1|cpu|E_src1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_src1[5]~22_combout\,
	asdata => \inst1|cpu|F_pc_plus_one[3]~6_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|R_src1~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src1\(5));

-- Location: LCCOMB_X68_Y44_N4
\inst1|cpu|E_arith_result[5]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_arith_result[5]~0_combout\ = (\inst1|cpu|E_alu_sub~q\ & ((\inst1|cpu|Add1~10_combout\))) # (!\inst1|cpu|E_alu_sub~q\ & (\inst1|cpu|Add2~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_alu_sub~q\,
	datac => \inst1|cpu|Add2~10_combout\,
	datad => \inst1|cpu|Add1~10_combout\,
	combout => \inst1|cpu|E_arith_result[5]~0_combout\);

-- Location: LCCOMB_X66_Y46_N20
\inst1|cpu|W_alu_result[5]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[5]~22_combout\ = (\inst1|cpu|R_ctrl_logic~q\ & ((\inst1|cpu|E_logic_result[5]~23_combout\))) # (!\inst1|cpu|R_ctrl_logic~q\ & (\inst1|cpu|E_arith_result[5]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_arith_result[5]~0_combout\,
	datab => \inst1|cpu|E_logic_result[5]~23_combout\,
	datad => \inst1|cpu|R_ctrl_logic~q\,
	combout => \inst1|cpu|W_alu_result[5]~22_combout\);

-- Location: FF_X66_Y46_N21
\inst1|cpu|W_alu_result[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|W_alu_result[5]~22_combout\,
	asdata => \inst1|cpu|E_shift_rot_result\(5),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|E_alu_result~6_combout\,
	sload => \inst1|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|W_alu_result\(5));

-- Location: LCCOMB_X66_Y48_N14
\inst1|mm_interconnect_0|addr_router_001|Equal5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|addr_router_001|Equal5~0_combout\ = (!\inst1|cpu|W_alu_result\(3) & (!\inst1|cpu|W_alu_result\(4) & \inst1|cpu|W_alu_result\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_alu_result\(3),
	datab => \inst1|cpu|W_alu_result\(4),
	datac => \inst1|cpu|W_alu_result\(5),
	combout => \inst1|mm_interconnect_0|addr_router_001|Equal5~0_combout\);

-- Location: LCCOMB_X66_Y48_N26
\inst1|mm_interconnect_0|addr_router_001|Equal5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|addr_router_001|Equal5~1_combout\ = (\inst1|mm_interconnect_0|addr_router_001|Equal2~4_combout\ & (\inst1|mm_interconnect_0|addr_router_001|Equal5~0_combout\ & (\inst1|mm_interconnect_0|addr_router_001|Equal3~1_combout\ & 
-- \inst1|mm_interconnect_0|addr_router_001|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|addr_router_001|Equal2~4_combout\,
	datab => \inst1|mm_interconnect_0|addr_router_001|Equal5~0_combout\,
	datac => \inst1|mm_interconnect_0|addr_router_001|Equal3~1_combout\,
	datad => \inst1|mm_interconnect_0|addr_router_001|Equal1~0_combout\,
	combout => \inst1|mm_interconnect_0|addr_router_001|Equal5~1_combout\);

-- Location: LCCOMB_X63_Y49_N8
\inst1|jtag_uart|always2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|always2~0_combout\ = (\inst1|mm_interconnect_0|addr_router_001|Equal5~1_combout\ & (!\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (!\inst1|jtag_uart|av_waitrequest~q\ & \inst1|clock_crossing_bridge|s0_cmd_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|addr_router_001|Equal5~1_combout\,
	datab => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst1|jtag_uart|av_waitrequest~q\,
	datad => \inst1|clock_crossing_bridge|s0_cmd_valid~combout\,
	combout => \inst1|jtag_uart|always2~0_combout\);

-- Location: FF_X63_Y49_N9
\inst1|jtag_uart|av_waitrequest\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|jtag_uart|always2~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|av_waitrequest~q\);

-- Location: LCCOMB_X65_Y49_N10
\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\ = (\inst1|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout\ & (\inst1|jtag_uart|av_waitrequest~q\ & 
-- (\inst1|mm_interconnect_0|addr_router_001|Equal5~1_combout\ & !\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout\,
	datab => \inst1|jtag_uart|av_waitrequest~q\,
	datac => \inst1|mm_interconnect_0|addr_router_001|Equal5~1_combout\,
	datad => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\);

-- Location: LCCOMB_X65_Y48_N28
\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout\ = (\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst1~q\ & 
-- \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst1~q\,
	datad => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\,
	combout => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout\);

-- Location: FF_X65_Y48_N29
\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X62_Y50_N16
\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\ = !\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	combout => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\);

-- Location: FF_X62_Y50_N17
\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(13));

-- Location: LCCOMB_X62_Y50_N28
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[13]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[13]~8_combout\ = (\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(13)) # 
-- ((\inst1|clock_crossing_bridge|rsp_fifo|out_valid~q\ & \inst1|clock_crossing_bridge|rsp_fifo|out_payload\(13))))) # (!\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\inst1|clock_crossing_bridge|rsp_fifo|out_valid~q\ & (\inst1|clock_crossing_bridge|rsp_fifo|out_payload\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \inst1|clock_crossing_bridge|rsp_fifo|out_valid~q\,
	datac => \inst1|clock_crossing_bridge|rsp_fifo|out_payload\(13),
	datad => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(13),
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[13]~8_combout\);

-- Location: IOIBUF_X0_Y23_N15
\SDRAM_DQ[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SDRAM_DQ(13),
	o => \SDRAM_DQ[13]~input_o\);

-- Location: FF_X0_Y23_N17
\inst1|sdram|za_data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \SDRAM_DQ[13]~input_o\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|za_data\(13));

-- Location: LCCOMB_X62_Y50_N6
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~26_combout\ = (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(13) & 
-- !\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(13),
	datad => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\,
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~26_combout\);

-- Location: LCCOMB_X62_Y50_N2
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[13]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[13]~9_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[13]~8_combout\) # ((\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~26_combout\) # 
-- ((\inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & \inst1|sdram|za_data\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[13]~8_combout\,
	datac => \inst1|sdram|za_data\(13),
	datad => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~26_combout\,
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[13]~9_combout\);

-- Location: LCCOMB_X62_Y45_N18
\inst1|cpu|av_ld_byte1_data[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte1_data[5]~5_combout\ = (\inst1|cpu|av_ld_aligning_data~q\ & (\inst1|cpu|av_fill_bit~1_combout\)) # (!\inst1|cpu|av_ld_aligning_data~q\ & ((\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[13]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|av_fill_bit~1_combout\,
	datab => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[13]~9_combout\,
	datad => \inst1|cpu|av_ld_aligning_data~q\,
	combout => \inst1|cpu|av_ld_byte1_data[5]~5_combout\);

-- Location: FF_X62_Y45_N19
\inst1|cpu|av_ld_byte1_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|av_ld_byte1_data[5]~5_combout\,
	asdata => \inst1|cpu|av_ld_byte2_data\(5),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|av_ld_rshift8~1_combout\,
	ena => \inst1|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|av_ld_byte1_data\(5));

-- Location: LCCOMB_X70_Y43_N24
\inst1|cpu|W_alu_result[13]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[13]~46_combout\ = (\inst1|cpu|R_ctrl_logic~q\ & (\inst1|cpu|E_logic_result[13]~20_combout\)) # (!\inst1|cpu|R_ctrl_logic~q\ & ((!\inst1|cpu|E_alu_sub~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_logic_result[13]~20_combout\,
	datab => \inst1|cpu|E_alu_sub~q\,
	datac => \inst1|cpu|R_ctrl_logic~q\,
	combout => \inst1|cpu|W_alu_result[13]~46_combout\);

-- Location: LCCOMB_X70_Y43_N28
\inst1|cpu|W_alu_result[13]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[13]~15_combout\ = (\inst1|cpu|R_ctrl_logic~q\ & (((\inst1|cpu|W_alu_result[13]~46_combout\)))) # (!\inst1|cpu|R_ctrl_logic~q\ & ((\inst1|cpu|W_alu_result[13]~46_combout\ & ((\inst1|cpu|Add2~26_combout\))) # 
-- (!\inst1|cpu|W_alu_result[13]~46_combout\ & (\inst1|cpu|Add1~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Add1~26_combout\,
	datab => \inst1|cpu|Add2~26_combout\,
	datac => \inst1|cpu|R_ctrl_logic~q\,
	datad => \inst1|cpu|W_alu_result[13]~46_combout\,
	combout => \inst1|cpu|W_alu_result[13]~15_combout\);

-- Location: LCCOMB_X70_Y43_N8
\inst1|cpu|W_alu_result[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[13]~feeder_combout\ = \inst1|cpu|W_alu_result[13]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|W_alu_result[13]~15_combout\,
	combout => \inst1|cpu|W_alu_result[13]~feeder_combout\);

-- Location: FF_X70_Y43_N9
\inst1|cpu|W_alu_result[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|W_alu_result[13]~feeder_combout\,
	asdata => \inst1|cpu|E_shift_rot_result\(13),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|E_alu_result~6_combout\,
	sload => \inst1|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|W_alu_result\(13));

-- Location: LCCOMB_X63_Y45_N18
\inst1|cpu|W_rf_wr_data[13]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_rf_wr_data[13]~23_combout\ = (\inst1|cpu|R_ctrl_ld~q\ & (\inst1|cpu|av_ld_byte1_data\(5))) # (!\inst1|cpu|R_ctrl_ld~q\ & (((!\inst1|cpu|E_alu_result~6_combout\ & \inst1|cpu|W_alu_result\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_ctrl_ld~q\,
	datab => \inst1|cpu|av_ld_byte1_data\(5),
	datac => \inst1|cpu|E_alu_result~6_combout\,
	datad => \inst1|cpu|W_alu_result\(13),
	combout => \inst1|cpu|W_rf_wr_data[13]~23_combout\);

-- Location: LCCOMB_X70_Y44_N10
\inst1|cpu|E_src1[4]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_src1[4]~21_combout\ = (\inst1|cpu|R_src1~10_combout\ & ((\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(4)))) # (!\inst1|cpu|R_src1~10_combout\ & (\inst1|cpu|D_iw\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(8),
	datab => \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(4),
	datad => \inst1|cpu|R_src1~10_combout\,
	combout => \inst1|cpu|E_src1[4]~21_combout\);

-- Location: FF_X70_Y44_N11
\inst1|cpu|E_src1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_src1[4]~21_combout\,
	asdata => \inst1|cpu|F_pc_plus_one[2]~4_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|R_src1~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src1\(4));

-- Location: LCCOMB_X69_Y44_N12
\inst1|cpu|E_logic_result[4]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_logic_result[4]~22_combout\ = (\inst1|cpu|E_src2\(4) & (\inst1|cpu|R_logic_op\(1) $ (((\inst1|cpu|E_src1\(4) & \inst1|cpu|R_logic_op\(0)))))) # (!\inst1|cpu|E_src2\(4) & ((\inst1|cpu|R_logic_op\(1) & (\inst1|cpu|E_src1\(4))) # 
-- (!\inst1|cpu|R_logic_op\(1) & (!\inst1|cpu|E_src1\(4) & !\inst1|cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src2\(4),
	datab => \inst1|cpu|R_logic_op\(1),
	datac => \inst1|cpu|E_src1\(4),
	datad => \inst1|cpu|R_logic_op\(0),
	combout => \inst1|cpu|E_logic_result[4]~22_combout\);

-- Location: LCCOMB_X66_Y46_N2
\inst1|cpu|W_alu_result[4]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[4]~21_combout\ = (\inst1|cpu|R_ctrl_logic~q\ & (\inst1|cpu|E_logic_result[4]~22_combout\)) # (!\inst1|cpu|R_ctrl_logic~q\ & ((\inst1|cpu|F_pc[2]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_logic_result[4]~22_combout\,
	datab => \inst1|cpu|F_pc[2]~20_combout\,
	datad => \inst1|cpu|R_ctrl_logic~q\,
	combout => \inst1|cpu|W_alu_result[4]~21_combout\);

-- Location: FF_X66_Y46_N3
\inst1|cpu|W_alu_result[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|W_alu_result[4]~21_combout\,
	asdata => \inst1|cpu|E_shift_rot_result\(4),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|E_alu_result~6_combout\,
	sload => \inst1|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|W_alu_result\(4));

-- Location: FF_X61_Y52_N19
\inst1|timer|period_l_register[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(9),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|period_l_register\(4));

-- Location: LCCOMB_X61_Y52_N18
\inst1|timer|read_mux_out[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out[4]~9_combout\ = (\inst1|timer|Equal6~1_combout\ & ((\inst1|timer|period_h_register\(4)) # ((\inst1|timer|Equal6~2_combout\ & \inst1|timer|period_l_register\(4))))) # (!\inst1|timer|Equal6~1_combout\ & 
-- (\inst1|timer|Equal6~2_combout\ & (\inst1|timer|period_l_register\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|Equal6~1_combout\,
	datab => \inst1|timer|Equal6~2_combout\,
	datac => \inst1|timer|period_l_register\(4),
	datad => \inst1|timer|period_h_register\(4),
	combout => \inst1|timer|read_mux_out[4]~9_combout\);

-- Location: FF_X58_Y52_N27
\inst1|timer|counter_snapshot[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst1|timer|internal_counter\(4),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|counter_snapshot\(4));

-- Location: LCCOMB_X58_Y52_N26
\inst1|timer|read_mux_out~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out~10_combout\ = (!\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(42) & (\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(44) & (\inst1|timer|counter_snapshot\(4) & !\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(43))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(42),
	datab => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(44),
	datac => \inst1|timer|counter_snapshot\(4),
	datad => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(43),
	combout => \inst1|timer|read_mux_out~10_combout\);

-- Location: FF_X61_Y51_N29
\inst1|timer|counter_snapshot[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst1|timer|internal_counter\(20),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|counter_snapshot\(20));

-- Location: LCCOMB_X61_Y51_N26
\inst1|timer|read_mux_out[4]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out[4]~11_combout\ = (\inst1|timer|read_mux_out[4]~9_combout\) # ((\inst1|timer|read_mux_out~10_combout\) # ((\inst1|timer|Equal6~3_combout\ & \inst1|timer|counter_snapshot\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|Equal6~3_combout\,
	datab => \inst1|timer|read_mux_out[4]~9_combout\,
	datac => \inst1|timer|read_mux_out~10_combout\,
	datad => \inst1|timer|counter_snapshot\(20),
	combout => \inst1|timer|read_mux_out[4]~11_combout\);

-- Location: FF_X61_Y51_N27
\inst1|timer|readdata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|timer|read_mux_out[4]~11_combout\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|readdata\(4));

-- Location: FF_X61_Y51_N15
\inst1|mm_interconnect_1|timer_s1_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst1|timer|readdata\(4),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_1|timer_s1_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X61_Y51_N14
\inst1|mm_interconnect_1|rsp_xbar_mux|src_data[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_1|rsp_xbar_mux|src_data\(4) = (\inst1|mm_interconnect_1|timer_s1_translator|read_latency_shift_reg\(0) & ((\inst1|mm_interconnect_1|timer_s1_translator|av_readdata_pre\(4)) # 
-- ((\inst1|mm_interconnect_1|sysid_control_slave_translator|read_latency_shift_reg\(0) & \inst1|mm_interconnect_1|sysid_control_slave_translator|av_readdata_pre\(30))))) # (!\inst1|mm_interconnect_1|timer_s1_translator|read_latency_shift_reg\(0) & 
-- (\inst1|mm_interconnect_1|sysid_control_slave_translator|read_latency_shift_reg\(0) & ((\inst1|mm_interconnect_1|sysid_control_slave_translator|av_readdata_pre\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_1|timer_s1_translator|read_latency_shift_reg\(0),
	datab => \inst1|mm_interconnect_1|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datac => \inst1|mm_interconnect_1|timer_s1_translator|av_readdata_pre\(4),
	datad => \inst1|mm_interconnect_1|sysid_control_slave_translator|av_readdata_pre\(30),
	combout => \inst1|mm_interconnect_1|rsp_xbar_mux|src_data\(4));

-- Location: FF_X60_Y48_N29
\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(12));

-- Location: LCCOMB_X60_Y48_N28
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[12]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[12]~10_combout\ = (\inst1|clock_crossing_bridge|rsp_fifo|out_valid~q\ & ((\inst1|clock_crossing_bridge|rsp_fifo|out_payload\(12)) # 
-- ((\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(12) & \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))) # (!\inst1|clock_crossing_bridge|rsp_fifo|out_valid~q\ & 
-- (((\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(12) & \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|clock_crossing_bridge|rsp_fifo|out_valid~q\,
	datab => \inst1|clock_crossing_bridge|rsp_fifo|out_payload\(12),
	datac => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(12),
	datad => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[12]~10_combout\);

-- Location: LCCOMB_X60_Y48_N18
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~27_combout\ = (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- (!\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\ & \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\,
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(12),
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~27_combout\);

-- Location: LCCOMB_X60_Y48_N20
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[12]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[12]~11_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[12]~10_combout\) # ((\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~27_combout\) # ((\inst1|sdram|za_data\(12) & 
-- \inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|za_data\(12),
	datab => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[12]~10_combout\,
	datac => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datad => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~27_combout\,
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[12]~11_combout\);

-- Location: LCCOMB_X62_Y45_N0
\inst1|cpu|av_ld_byte1_data[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte1_data[4]~4_combout\ = (\inst1|cpu|av_ld_aligning_data~q\ & (\inst1|cpu|av_fill_bit~1_combout\)) # (!\inst1|cpu|av_ld_aligning_data~q\ & ((\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[12]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|av_fill_bit~1_combout\,
	datab => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[12]~11_combout\,
	datad => \inst1|cpu|av_ld_aligning_data~q\,
	combout => \inst1|cpu|av_ld_byte1_data[4]~4_combout\);

-- Location: FF_X62_Y45_N1
\inst1|cpu|av_ld_byte1_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|av_ld_byte1_data[4]~4_combout\,
	asdata => \inst1|cpu|av_ld_byte2_data\(4),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|av_ld_rshift8~1_combout\,
	ena => \inst1|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|av_ld_byte1_data\(4));

-- Location: LCCOMB_X67_Y46_N4
\inst1|cpu|W_rf_wr_data[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_rf_wr_data[12]~24_combout\ = (\inst1|cpu|R_ctrl_ld~q\ & (((\inst1|cpu|av_ld_byte1_data\(4))))) # (!\inst1|cpu|R_ctrl_ld~q\ & (!\inst1|cpu|E_alu_result~6_combout\ & (\inst1|cpu|W_alu_result\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_alu_result~6_combout\,
	datab => \inst1|cpu|R_ctrl_ld~q\,
	datac => \inst1|cpu|W_alu_result\(12),
	datad => \inst1|cpu|av_ld_byte1_data\(4),
	combout => \inst1|cpu|W_rf_wr_data[12]~24_combout\);

-- Location: LCCOMB_X67_Y44_N6
\inst1|cpu|E_src1[11]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_src1[11]~17_combout\ = (\inst1|cpu|R_src1~10_combout\ & ((\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(11)))) # (!\inst1|cpu|R_src1~10_combout\ & (\inst1|cpu|D_iw\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(15),
	datab => \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(11),
	datad => \inst1|cpu|R_src1~10_combout\,
	combout => \inst1|cpu|E_src1[11]~17_combout\);

-- Location: FF_X67_Y44_N7
\inst1|cpu|E_src1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_src1[11]~17_combout\,
	asdata => \inst1|cpu|F_pc_plus_one[9]~18_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|R_src1~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src1\(11));

-- Location: LCCOMB_X70_Y43_N2
\inst1|cpu|W_alu_result[11]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[11]~47_combout\ = (\inst1|cpu|R_ctrl_logic~q\ & (\inst1|cpu|E_logic_result[11]~21_combout\)) # (!\inst1|cpu|R_ctrl_logic~q\ & ((\inst1|cpu|E_alu_sub~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_logic_result[11]~21_combout\,
	datab => \inst1|cpu|E_alu_sub~q\,
	datac => \inst1|cpu|R_ctrl_logic~q\,
	combout => \inst1|cpu|W_alu_result[11]~47_combout\);

-- Location: LCCOMB_X69_Y46_N6
\inst1|cpu|W_alu_result[11]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[11]~17_combout\ = (\inst1|cpu|R_ctrl_logic~q\ & (((\inst1|cpu|W_alu_result[11]~47_combout\)))) # (!\inst1|cpu|R_ctrl_logic~q\ & ((\inst1|cpu|W_alu_result[11]~47_combout\ & (\inst1|cpu|Add1~22_combout\)) # 
-- (!\inst1|cpu|W_alu_result[11]~47_combout\ & ((\inst1|cpu|Add2~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Add1~22_combout\,
	datab => \inst1|cpu|R_ctrl_logic~q\,
	datac => \inst1|cpu|Add2~22_combout\,
	datad => \inst1|cpu|W_alu_result[11]~47_combout\,
	combout => \inst1|cpu|W_alu_result[11]~17_combout\);

-- Location: LCCOMB_X66_Y46_N16
\inst1|cpu|W_alu_result[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[11]~feeder_combout\ = \inst1|cpu|W_alu_result[11]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|W_alu_result[11]~17_combout\,
	combout => \inst1|cpu|W_alu_result[11]~feeder_combout\);

-- Location: FF_X66_Y46_N17
\inst1|cpu|W_alu_result[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|W_alu_result[11]~feeder_combout\,
	asdata => \inst1|cpu|E_shift_rot_result\(11),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|E_alu_result~6_combout\,
	sload => \inst1|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|W_alu_result\(11));

-- Location: IOIBUF_X0_Y19_N8
\SDRAM_DQ[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SDRAM_DQ(11),
	o => \SDRAM_DQ[11]~input_o\);

-- Location: FF_X0_Y19_N10
\inst1|sdram|za_data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \SDRAM_DQ[11]~input_o\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|za_data\(11));

-- Location: LCCOMB_X62_Y48_N30
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[11]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[11]~12_combout\ = (\inst1|sdram|za_data\(11) & ((\inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\) # ((\inst1|clock_crossing_bridge|rsp_fifo|out_valid~q\ & 
-- \inst1|clock_crossing_bridge|rsp_fifo|out_payload\(11))))) # (!\inst1|sdram|za_data\(11) & (\inst1|clock_crossing_bridge|rsp_fifo|out_valid~q\ & ((\inst1|clock_crossing_bridge|rsp_fifo|out_payload\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|za_data\(11),
	datab => \inst1|clock_crossing_bridge|rsp_fifo|out_valid~q\,
	datac => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datad => \inst1|clock_crossing_bridge|rsp_fifo|out_payload\(11),
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[11]~12_combout\);

-- Location: LCCOMB_X62_Y48_N26
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[11]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[11]~19_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[11]~12_combout\) # ((!\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\ 
-- & (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(11) & \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[11]~12_combout\,
	datab => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\,
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(11),
	datad => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[11]~19_combout\);

-- Location: LCCOMB_X62_Y46_N0
\inst1|cpu|av_ld_byte1_data[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte1_data[3]~3_combout\ = (\inst1|cpu|av_ld_aligning_data~q\ & (\inst1|cpu|av_fill_bit~1_combout\)) # (!\inst1|cpu|av_ld_aligning_data~q\ & ((\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[11]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|av_ld_aligning_data~q\,
	datab => \inst1|cpu|av_fill_bit~1_combout\,
	datad => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[11]~19_combout\,
	combout => \inst1|cpu|av_ld_byte1_data[3]~3_combout\);

-- Location: FF_X62_Y46_N1
\inst1|cpu|av_ld_byte1_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|av_ld_byte1_data[3]~3_combout\,
	asdata => \inst1|cpu|av_ld_byte2_data\(3),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|av_ld_rshift8~1_combout\,
	ena => \inst1|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|av_ld_byte1_data\(3));

-- Location: LCCOMB_X62_Y46_N28
\inst1|cpu|W_rf_wr_data[11]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_rf_wr_data[11]~25_combout\ = (\inst1|cpu|R_ctrl_ld~q\ & (((\inst1|cpu|av_ld_byte1_data\(3))))) # (!\inst1|cpu|R_ctrl_ld~q\ & (!\inst1|cpu|E_alu_result~6_combout\ & (\inst1|cpu|W_alu_result\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_ctrl_ld~q\,
	datab => \inst1|cpu|E_alu_result~6_combout\,
	datac => \inst1|cpu|W_alu_result\(11),
	datad => \inst1|cpu|av_ld_byte1_data\(3),
	combout => \inst1|cpu|W_rf_wr_data[11]~25_combout\);

-- Location: FF_X61_Y44_N1
\inst1|cpu|d_writedata[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|d_writedata[24]~feeder_combout\,
	asdata => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(24),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|d_writedata\(24));

-- Location: LCCOMB_X61_Y44_N16
\inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~9_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \inst1|cpu|d_writedata\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \inst1|cpu|d_writedata\(24),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~9_combout\);

-- Location: FF_X61_Y44_N17
\inst1|cpu|the_SoC_cpu_nios2_oci|writedata[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(24));

-- Location: LCCOMB_X61_Y54_N0
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[24]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[24]~6_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(24))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(24),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(24),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[24]~6_combout\);

-- Location: LCCOMB_X60_Y53_N8
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~20_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(19)))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(8),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(19),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~20_combout\);

-- Location: FF_X60_Y53_N9
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(8));

-- Location: FF_X61_Y48_N27
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(8),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(8));

-- Location: LCCOMB_X61_Y48_N8
\inst1|cpu|F_iw[8]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[8]~39_combout\ = (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(8) & (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\ & 
-- \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(8),
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\,
	datad => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \inst1|cpu|F_iw[8]~39_combout\);

-- Location: LCCOMB_X61_Y48_N6
\inst1|cpu|F_iw[8]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[8]~40_combout\ = (\inst1|cpu|D_iw[9]~1_combout\ & ((\inst1|cpu|F_iw[8]~39_combout\) # ((\inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & \inst1|sdram|za_data\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \inst1|sdram|za_data\(8),
	datac => \inst1|cpu|F_iw[8]~39_combout\,
	datad => \inst1|cpu|D_iw[9]~1_combout\,
	combout => \inst1|cpu|F_iw[8]~40_combout\);

-- Location: FF_X61_Y48_N7
\inst1|cpu|D_iw[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|F_iw[8]~40_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|D_iw\(8));

-- Location: LCCOMB_X65_Y46_N26
\inst1|cpu|R_src2_lo[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|R_src2_lo[2]~14_combout\ = (!\inst1|cpu|R_src2_lo~0_combout\ & ((\inst1|cpu|R_src2_use_imm~q\ & (\inst1|cpu|D_iw\(8))) # (!\inst1|cpu|R_src2_use_imm~q\ & ((\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_src2_lo~0_combout\,
	datab => \inst1|cpu|R_src2_use_imm~q\,
	datac => \inst1|cpu|D_iw\(8),
	datad => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	combout => \inst1|cpu|R_src2_lo[2]~14_combout\);

-- Location: FF_X65_Y46_N27
\inst1|cpu|E_src2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|R_src2_lo[2]~14_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src2\(2));

-- Location: LCCOMB_X69_Y44_N8
\inst1|cpu|E_logic_result[2]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_logic_result[2]~25_combout\ = (\inst1|cpu|E_src2\(2) & (\inst1|cpu|R_logic_op\(1) $ (((\inst1|cpu|E_src1\(2) & \inst1|cpu|R_logic_op\(0)))))) # (!\inst1|cpu|E_src2\(2) & ((\inst1|cpu|R_logic_op\(1) & (\inst1|cpu|E_src1\(2))) # 
-- (!\inst1|cpu|R_logic_op\(1) & (!\inst1|cpu|E_src1\(2) & !\inst1|cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_logic_op\(1),
	datab => \inst1|cpu|E_src2\(2),
	datac => \inst1|cpu|E_src1\(2),
	datad => \inst1|cpu|R_logic_op\(0),
	combout => \inst1|cpu|E_logic_result[2]~25_combout\);

-- Location: LCCOMB_X66_Y46_N8
\inst1|cpu|W_alu_result[2]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[2]~19_combout\ = (\inst1|cpu|R_ctrl_logic~q\ & ((\inst1|cpu|E_logic_result[2]~25_combout\))) # (!\inst1|cpu|R_ctrl_logic~q\ & (\inst1|cpu|F_pc[0]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|F_pc[0]~22_combout\,
	datab => \inst1|cpu|E_logic_result[2]~25_combout\,
	datad => \inst1|cpu|R_ctrl_logic~q\,
	combout => \inst1|cpu|W_alu_result[2]~19_combout\);

-- Location: FF_X66_Y46_N9
\inst1|cpu|W_alu_result[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|W_alu_result[2]~19_combout\,
	asdata => \inst1|cpu|E_shift_rot_result\(2),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|E_alu_result~6_combout\,
	sload => \inst1|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|W_alu_result\(2));

-- Location: LCCOMB_X61_Y52_N26
\inst1|timer|period_l_register[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|period_l_register[0]~3_combout\ = !\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(5),
	combout => \inst1|timer|period_l_register[0]~3_combout\);

-- Location: FF_X61_Y52_N27
\inst1|timer|period_l_register[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|timer|period_l_register[0]~3_combout\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst1|timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|period_l_register\(0));

-- Location: FF_X62_Y52_N1
\inst1|timer|internal_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|timer|internal_counter[0]~32_combout\,
	asdata => \inst1|timer|period_l_register\(0),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst1|timer|always0~0_combout\,
	ena => \inst1|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|internal_counter\(0));

-- Location: LCCOMB_X62_Y52_N2
\inst1|timer|internal_counter[1]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|internal_counter[1]~34_combout\ = (\inst1|timer|internal_counter\(1) & (\inst1|timer|internal_counter[0]~33\ $ (GND))) # (!\inst1|timer|internal_counter\(1) & (!\inst1|timer|internal_counter[0]~33\ & VCC))
-- \inst1|timer|internal_counter[1]~35\ = CARRY((\inst1|timer|internal_counter\(1) & !\inst1|timer|internal_counter[0]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|timer|internal_counter\(1),
	datad => VCC,
	cin => \inst1|timer|internal_counter[0]~33\,
	combout => \inst1|timer|internal_counter[1]~34_combout\,
	cout => \inst1|timer|internal_counter[1]~35\);

-- Location: LCCOMB_X61_Y52_N6
\inst1|timer|period_l_register[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|period_l_register[1]~2_combout\ = !\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(6),
	combout => \inst1|timer|period_l_register[1]~2_combout\);

-- Location: FF_X61_Y52_N7
\inst1|timer|period_l_register[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|timer|period_l_register[1]~2_combout\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst1|timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|period_l_register\(1));

-- Location: FF_X62_Y52_N3
\inst1|timer|internal_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|timer|internal_counter[1]~34_combout\,
	asdata => \inst1|timer|period_l_register\(1),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst1|timer|always0~0_combout\,
	ena => \inst1|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|internal_counter\(1));

-- Location: LCCOMB_X62_Y52_N4
\inst1|timer|internal_counter[2]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|internal_counter[2]~36_combout\ = (\inst1|timer|internal_counter\(2) & (!\inst1|timer|internal_counter[1]~35\)) # (!\inst1|timer|internal_counter\(2) & ((\inst1|timer|internal_counter[1]~35\) # (GND)))
-- \inst1|timer|internal_counter[2]~37\ = CARRY((!\inst1|timer|internal_counter[1]~35\) # (!\inst1|timer|internal_counter\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|timer|internal_counter\(2),
	datad => VCC,
	cin => \inst1|timer|internal_counter[1]~35\,
	combout => \inst1|timer|internal_counter[2]~36_combout\,
	cout => \inst1|timer|internal_counter[2]~37\);

-- Location: LCCOMB_X61_Y52_N10
\inst1|timer|period_l_register[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|period_l_register[2]~1_combout\ = !\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(7),
	combout => \inst1|timer|period_l_register[2]~1_combout\);

-- Location: FF_X61_Y52_N11
\inst1|timer|period_l_register[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|timer|period_l_register[2]~1_combout\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst1|timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|period_l_register\(2));

-- Location: FF_X62_Y52_N5
\inst1|timer|internal_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|timer|internal_counter[2]~36_combout\,
	asdata => \inst1|timer|period_l_register\(2),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst1|timer|always0~0_combout\,
	ena => \inst1|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|internal_counter\(2));

-- Location: LCCOMB_X61_Y52_N22
\inst1|timer|period_l_register[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|period_l_register[3]~0_combout\ = !\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(8),
	combout => \inst1|timer|period_l_register[3]~0_combout\);

-- Location: FF_X61_Y52_N23
\inst1|timer|period_l_register[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|timer|period_l_register[3]~0_combout\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst1|timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|period_l_register\(3));

-- Location: FF_X62_Y52_N7
\inst1|timer|internal_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|timer|internal_counter[3]~38_combout\,
	asdata => \inst1|timer|period_l_register\(3),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst1|timer|always0~0_combout\,
	ena => \inst1|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|internal_counter\(3));

-- Location: LCCOMB_X58_Y52_N22
\inst1|timer|counter_snapshot[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|counter_snapshot[3]~0_combout\ = !\inst1|timer|internal_counter\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|timer|internal_counter\(3),
	combout => \inst1|timer|counter_snapshot[3]~0_combout\);

-- Location: FF_X58_Y52_N23
\inst1|timer|counter_snapshot[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|timer|counter_snapshot[3]~0_combout\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst1|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|counter_snapshot\(3));

-- Location: FF_X59_Y52_N27
\inst1|timer|counter_snapshot[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst1|timer|internal_counter\(19),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|counter_snapshot\(19));

-- Location: LCCOMB_X58_Y52_N28
\inst1|timer|Equal6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|Equal6~4_combout\ = (!\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(42) & (\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(44) & !\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(43)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(42),
	datab => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(44),
	datad => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(43),
	combout => \inst1|timer|Equal6~4_combout\);

-- Location: LCCOMB_X59_Y52_N26
\inst1|timer|read_mux_out[3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out[3]~13_combout\ = (\inst1|timer|Equal6~3_combout\ & ((\inst1|timer|counter_snapshot\(19)) # ((\inst1|timer|counter_snapshot\(3) & \inst1|timer|Equal6~4_combout\)))) # (!\inst1|timer|Equal6~3_combout\ & 
-- (\inst1|timer|counter_snapshot\(3) & ((\inst1|timer|Equal6~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|Equal6~3_combout\,
	datab => \inst1|timer|counter_snapshot\(3),
	datac => \inst1|timer|counter_snapshot\(19),
	datad => \inst1|timer|Equal6~4_combout\,
	combout => \inst1|timer|read_mux_out[3]~13_combout\);

-- Location: LCCOMB_X60_Y52_N28
\inst1|timer|control_register[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|control_register[3]~feeder_combout\ = \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(8),
	combout => \inst1|timer|control_register[3]~feeder_combout\);

-- Location: FF_X60_Y52_N29
\inst1|timer|control_register[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|timer|control_register[3]~feeder_combout\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst1|timer|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|control_register\(3));

-- Location: LCCOMB_X58_Y52_N24
\inst1|timer|Equal6~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|Equal6~5_combout\ = (\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(42) & (!\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(44) & !\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(43)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(42),
	datab => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(44),
	datad => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(43),
	combout => \inst1|timer|Equal6~5_combout\);

-- Location: LCCOMB_X61_Y52_N28
\inst1|timer|read_mux_out[3]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out[3]~12_combout\ = (\inst1|timer|period_l_register\(3) & (((\inst1|timer|period_h_register\(3) & \inst1|timer|Equal6~1_combout\)))) # (!\inst1|timer|period_l_register\(3) & ((\inst1|timer|Equal6~2_combout\) # 
-- ((\inst1|timer|period_h_register\(3) & \inst1|timer|Equal6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|period_l_register\(3),
	datab => \inst1|timer|Equal6~2_combout\,
	datac => \inst1|timer|period_h_register\(3),
	datad => \inst1|timer|Equal6~1_combout\,
	combout => \inst1|timer|read_mux_out[3]~12_combout\);

-- Location: LCCOMB_X60_Y52_N8
\inst1|timer|read_mux_out[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out\(3) = (\inst1|timer|read_mux_out[3]~13_combout\) # ((\inst1|timer|read_mux_out[3]~12_combout\) # ((\inst1|timer|control_register\(3) & \inst1|timer|Equal6~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|read_mux_out[3]~13_combout\,
	datab => \inst1|timer|control_register\(3),
	datac => \inst1|timer|Equal6~5_combout\,
	datad => \inst1|timer|read_mux_out[3]~12_combout\,
	combout => \inst1|timer|read_mux_out\(3));

-- Location: FF_X60_Y52_N9
\inst1|timer|readdata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|timer|read_mux_out\(3),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|readdata\(3));

-- Location: FF_X60_Y52_N25
\inst1|mm_interconnect_1|timer_s1_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst1|timer|readdata\(3),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_1|timer_s1_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X60_Y52_N24
\inst1|mm_interconnect_1|rsp_xbar_mux|src_payload~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_1|rsp_xbar_mux|src_payload~2_combout\ = (\inst1|mm_interconnect_1|timer_s1_translator|av_readdata_pre\(3) & \inst1|mm_interconnect_1|timer_s1_translator|read_latency_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|mm_interconnect_1|timer_s1_translator|av_readdata_pre\(3),
	datad => \inst1|mm_interconnect_1|timer_s1_translator|read_latency_shift_reg\(0),
	combout => \inst1|mm_interconnect_1|rsp_xbar_mux|src_payload~2_combout\);

-- Location: LCCOMB_X62_Y49_N14
\inst1|jtag_uart|ac~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|ac~0_combout\ = (\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q\) # (\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q\,
	datac => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\,
	combout => \inst1|jtag_uart|ac~0_combout\);

-- Location: LCCOMB_X63_Y49_N4
\inst1|jtag_uart|ac~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|ac~1_combout\ = (\inst1|jtag_uart|ac~0_combout\) # ((\inst1|jtag_uart|ac~q\ & ((!\inst1|cpu|d_writedata\(10)) # (!\inst1|jtag_uart|ien_AE~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|ien_AE~2_combout\,
	datab => \inst1|cpu|d_writedata\(10),
	datac => \inst1|jtag_uart|ac~q\,
	datad => \inst1|jtag_uart|ac~0_combout\,
	combout => \inst1|jtag_uart|ac~1_combout\);

-- Location: FF_X63_Y49_N5
\inst1|jtag_uart|ac\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|jtag_uart|ac~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|ac~q\);

-- Location: FF_X63_Y49_N11
\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|jtag_uart|ac~q\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(10));

-- Location: LCCOMB_X63_Y49_N10
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~13_combout\ = (\inst1|clock_crossing_bridge|rsp_fifo|out_payload\(10) & ((\inst1|clock_crossing_bridge|rsp_fifo|out_valid~q\) # 
-- ((\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(10) & \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))) # (!\inst1|clock_crossing_bridge|rsp_fifo|out_payload\(10) & 
-- (((\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(10) & \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|clock_crossing_bridge|rsp_fifo|out_payload\(10),
	datab => \inst1|clock_crossing_bridge|rsp_fifo|out_valid~q\,
	datac => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(10),
	datad => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~13_combout\);

-- Location: LCCOMB_X60_Y46_N2
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~28_combout\ = (!\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\ & 
-- (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(10) & \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\,
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(10),
	datad => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~28_combout\);

-- Location: LCCOMB_X60_Y46_N14
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~14_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~13_combout\) # ((\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~28_combout\) # 
-- ((\inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & \inst1|sdram|za_data\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~13_combout\,
	datab => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~28_combout\,
	datad => \inst1|sdram|za_data\(10),
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~14_combout\);

-- Location: LCCOMB_X62_Y46_N18
\inst1|cpu|av_ld_byte1_data[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte1_data[2]~2_combout\ = (\inst1|cpu|av_ld_aligning_data~q\ & (\inst1|cpu|av_fill_bit~1_combout\)) # (!\inst1|cpu|av_ld_aligning_data~q\ & ((\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|av_ld_aligning_data~q\,
	datab => \inst1|cpu|av_fill_bit~1_combout\,
	datad => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~14_combout\,
	combout => \inst1|cpu|av_ld_byte1_data[2]~2_combout\);

-- Location: FF_X62_Y46_N19
\inst1|cpu|av_ld_byte1_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|av_ld_byte1_data[2]~2_combout\,
	asdata => \inst1|cpu|av_ld_byte2_data\(2),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|av_ld_rshift8~1_combout\,
	ena => \inst1|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|av_ld_byte1_data\(2));

-- Location: LCCOMB_X66_Y46_N6
\inst1|cpu|W_rf_wr_data[10]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_rf_wr_data[10]~26_combout\ = (\inst1|cpu|R_ctrl_ld~q\ & (\inst1|cpu|av_ld_byte1_data\(2))) # (!\inst1|cpu|R_ctrl_ld~q\ & (((\inst1|cpu|W_alu_result\(10) & !\inst1|cpu|E_alu_result~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|av_ld_byte1_data\(2),
	datab => \inst1|cpu|R_ctrl_ld~q\,
	datac => \inst1|cpu|W_alu_result\(10),
	datad => \inst1|cpu|E_alu_result~6_combout\,
	combout => \inst1|cpu|W_rf_wr_data[10]~26_combout\);

-- Location: LCCOMB_X65_Y45_N6
\inst1|cpu|d_writedata[27]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|d_writedata[27]~4_combout\ = (\inst1|cpu|Equal132~0_combout\ & ((\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3)))) # (!\inst1|cpu|Equal132~0_combout\ & 
-- (\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Equal132~0_combout\,
	datac => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11),
	datad => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	combout => \inst1|cpu|d_writedata[27]~4_combout\);

-- Location: FF_X65_Y45_N7
\inst1|cpu|d_writedata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|d_writedata[27]~4_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|d_writedata\(11));

-- Location: LCCOMB_X66_Y52_N2
\inst1|clock_crossing_bridge|m0_write~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|clock_crossing_bridge|m0_write~0_combout\ = (\inst1|clock_crossing_bridge|cmd_fifo|out_valid~q\ & \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(37))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|clock_crossing_bridge|cmd_fifo|out_valid~q\,
	datac => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(37),
	combout => \inst1|clock_crossing_bridge|m0_write~0_combout\);

-- Location: LCCOMB_X66_Y52_N22
\inst1|mm_interconnect_1|limiter|last_dest_id[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_1|limiter|last_dest_id[0]~0_combout\ = !\inst1|mm_interconnect_1|addr_router|always1~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|mm_interconnect_1|addr_router|always1~0_combout\,
	combout => \inst1|mm_interconnect_1|limiter|last_dest_id[0]~0_combout\);

-- Location: LCCOMB_X66_Y52_N8
\inst1|mm_interconnect_1|limiter|save_dest_id~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_1|limiter|save_dest_id~2_combout\ = (\inst1|clock_crossing_bridge|m0_read~0_combout\ & (!\inst1|mm_interconnect_1|limiter|suppress_change_dest_id~1_combout\ & ((!\inst1|clock_crossing_bridge|cmd_fifo|out_valid~q\) # 
-- (!\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(37)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(37),
	datab => \inst1|clock_crossing_bridge|m0_read~0_combout\,
	datac => \inst1|clock_crossing_bridge|cmd_fifo|out_valid~q\,
	datad => \inst1|mm_interconnect_1|limiter|suppress_change_dest_id~1_combout\,
	combout => \inst1|mm_interconnect_1|limiter|save_dest_id~2_combout\);

-- Location: FF_X66_Y52_N23
\inst1|mm_interconnect_1|limiter|last_dest_id[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_1|limiter|last_dest_id[0]~0_combout\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst1|mm_interconnect_1|limiter|save_dest_id~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_1|limiter|last_dest_id\(0));

-- Location: LCCOMB_X66_Y52_N6
\inst1|mm_interconnect_1|limiter|suppress_change_dest_id~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_1|limiter|suppress_change_dest_id~1_combout\ = (\inst1|mm_interconnect_1|limiter|has_pending_responses~q\ & (!\inst1|clock_crossing_bridge|m0_write~0_combout\ & (\inst1|mm_interconnect_1|limiter|last_dest_id\(0) $ 
-- (!\inst1|mm_interconnect_1|addr_router|always1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_1|limiter|has_pending_responses~q\,
	datab => \inst1|clock_crossing_bridge|m0_write~0_combout\,
	datac => \inst1|mm_interconnect_1|limiter|last_dest_id\(0),
	datad => \inst1|mm_interconnect_1|addr_router|always1~0_combout\,
	combout => \inst1|mm_interconnect_1|limiter|suppress_change_dest_id~1_combout\);

-- Location: LCCOMB_X66_Y52_N18
\inst1|mm_interconnect_1|clock_crossing_bridge_m0_translator_avalon_universal_master_0_agent|cp_valid~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_1|clock_crossing_bridge_m0_translator_avalon_universal_master_0_agent|cp_valid~2_combout\ = (\inst1|clock_crossing_bridge|m0_read~0_combout\) # ((\inst1|clock_crossing_bridge|cmd_fifo|out_valid~q\ & 
-- \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(37)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|clock_crossing_bridge|cmd_fifo|out_valid~q\,
	datac => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(37),
	datad => \inst1|clock_crossing_bridge|m0_read~0_combout\,
	combout => \inst1|mm_interconnect_1|clock_crossing_bridge_m0_translator_avalon_universal_master_0_agent|cp_valid~2_combout\);

-- Location: LCCOMB_X66_Y52_N0
\inst1|mm_interconnect_1|limiter|nonposted_cmd_accepted\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_1|limiter|nonposted_cmd_accepted~combout\ = (!\inst1|mm_interconnect_1|limiter|suppress_change_dest_id~1_combout\ & (!\inst1|mm_interconnect_1|cmd_xbar_demux|WideOr0~2_combout\ & 
-- (\inst1|mm_interconnect_1|clock_crossing_bridge_m0_translator_avalon_universal_master_0_agent|cp_valid~2_combout\ & !\inst1|clock_crossing_bridge|m0_write~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_1|limiter|suppress_change_dest_id~1_combout\,
	datab => \inst1|mm_interconnect_1|cmd_xbar_demux|WideOr0~2_combout\,
	datac => \inst1|mm_interconnect_1|clock_crossing_bridge_m0_translator_avalon_universal_master_0_agent|cp_valid~2_combout\,
	datad => \inst1|clock_crossing_bridge|m0_write~0_combout\,
	combout => \inst1|mm_interconnect_1|limiter|nonposted_cmd_accepted~combout\);

-- Location: FF_X65_Y52_N5
\inst1|mm_interconnect_1|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_1|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_1|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]~q\);

-- Location: LCCOMB_X65_Y52_N4
\inst1|mm_interconnect_1|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_1|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ = (\inst1|mm_interconnect_1|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]~q\) # 
-- (!\inst1|mm_interconnect_1|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_1|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst1|mm_interconnect_1|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]~q\,
	combout => \inst1|mm_interconnect_1|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\);

-- Location: LCCOMB_X65_Y52_N28
\inst1|mm_interconnect_1|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_1|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\ = (\inst1|mm_interconnect_1|timer_s1_translator|read_latency_shift_reg\(0)) # 
-- (!\inst1|mm_interconnect_1|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|mm_interconnect_1|timer_s1_translator|read_latency_shift_reg\(0),
	datad => \inst1|mm_interconnect_1|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \inst1|mm_interconnect_1|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\);

-- Location: FF_X65_Y52_N27
\inst1|mm_interconnect_1|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst1|mm_interconnect_1|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|mm_interconnect_1|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_1|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~q\);

-- Location: FF_X67_Y52_N27
\inst1|mm_interconnect_1|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_1|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_1|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]~q\);

-- Location: LCCOMB_X67_Y52_N24
\inst1|mm_interconnect_1|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_1|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ = (\inst1|mm_interconnect_1|sysid_control_slave_translator|read_latency_shift_reg~1_combout\) # 
-- ((\inst1|mm_interconnect_1|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\inst1|mm_interconnect_1|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # 
-- (!\inst1|mm_interconnect_1|sysid_control_slave_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_1|sysid_control_slave_translator|read_latency_shift_reg~1_combout\,
	datab => \inst1|mm_interconnect_1|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datac => \inst1|mm_interconnect_1|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \inst1|mm_interconnect_1|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst1|mm_interconnect_1|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\);

-- Location: FF_X67_Y52_N25
\inst1|mm_interconnect_1|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_1|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_1|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X67_Y52_N6
\inst1|mm_interconnect_1|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_1|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\inst1|mm_interconnect_1|sysid_control_slave_translator|read_latency_shift_reg~1_combout\ & 
-- (\inst1|mm_interconnect_1|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\inst1|mm_interconnect_1|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # 
-- (!\inst1|mm_interconnect_1|sysid_control_slave_translator|read_latency_shift_reg\(0))))) # (!\inst1|mm_interconnect_1|sysid_control_slave_translator|read_latency_shift_reg~1_combout\ & 
-- (\inst1|mm_interconnect_1|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((!\inst1|mm_interconnect_1|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0)) # 
-- (!\inst1|mm_interconnect_1|sysid_control_slave_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_1|sysid_control_slave_translator|read_latency_shift_reg~1_combout\,
	datab => \inst1|mm_interconnect_1|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datac => \inst1|mm_interconnect_1|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst1|mm_interconnect_1|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \inst1|mm_interconnect_1|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X67_Y52_N7
\inst1|mm_interconnect_1|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_1|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_1|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X67_Y52_N26
\inst1|mm_interconnect_1|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_1|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ = (\inst1|mm_interconnect_1|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]~q\) # 
-- (!\inst1|mm_interconnect_1|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|mm_interconnect_1|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]~q\,
	datad => \inst1|mm_interconnect_1|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst1|mm_interconnect_1|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\);

-- Location: LCCOMB_X67_Y52_N18
\inst1|mm_interconnect_1|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_1|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\ = (\inst1|mm_interconnect_1|sysid_control_slave_translator|read_latency_shift_reg\(0)) # 
-- (!\inst1|mm_interconnect_1|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_1|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datad => \inst1|mm_interconnect_1|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \inst1|mm_interconnect_1|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\);

-- Location: FF_X67_Y52_N15
\inst1|mm_interconnect_1|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst1|mm_interconnect_1|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|mm_interconnect_1|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_1|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~q\);

-- Location: LCCOMB_X65_Y52_N26
\inst1|mm_interconnect_1|limiter|response_sink_accepted~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_1|limiter|response_sink_accepted~0_combout\ = (\inst1|mm_interconnect_1|timer_s1_translator|read_latency_shift_reg\(0) & ((\inst1|mm_interconnect_1|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~q\) # 
-- ((\inst1|mm_interconnect_1|sysid_control_slave_translator|read_latency_shift_reg\(0) & \inst1|mm_interconnect_1|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~q\)))) # 
-- (!\inst1|mm_interconnect_1|timer_s1_translator|read_latency_shift_reg\(0) & (\inst1|mm_interconnect_1|sysid_control_slave_translator|read_latency_shift_reg\(0) & 
-- ((\inst1|mm_interconnect_1|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_1|timer_s1_translator|read_latency_shift_reg\(0),
	datab => \inst1|mm_interconnect_1|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datac => \inst1|mm_interconnect_1|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~q\,
	datad => \inst1|mm_interconnect_1|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]~q\,
	combout => \inst1|mm_interconnect_1|limiter|response_sink_accepted~0_combout\);

-- Location: LCCOMB_X66_Y51_N2
\inst1|mm_interconnect_1|limiter|pending_response_count[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_1|limiter|pending_response_count[0]~0_combout\ = \inst1|mm_interconnect_1|limiter|response_sink_accepted~0_combout\ $ (\inst1|mm_interconnect_1|limiter|pending_response_count\(0) $ 
-- (((\inst1|mm_interconnect_1|limiter|save_dest_id~2_combout\ & !\inst1|mm_interconnect_1|cmd_xbar_demux|WideOr0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_1|limiter|save_dest_id~2_combout\,
	datab => \inst1|mm_interconnect_1|limiter|response_sink_accepted~0_combout\,
	datac => \inst1|mm_interconnect_1|limiter|pending_response_count\(0),
	datad => \inst1|mm_interconnect_1|cmd_xbar_demux|WideOr0~2_combout\,
	combout => \inst1|mm_interconnect_1|limiter|pending_response_count[0]~0_combout\);

-- Location: FF_X66_Y51_N3
\inst1|mm_interconnect_1|limiter|pending_response_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_1|limiter|pending_response_count[0]~0_combout\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_1|limiter|pending_response_count\(0));

-- Location: LCCOMB_X66_Y51_N4
\inst1|mm_interconnect_1|limiter|has_pending_responses~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_1|limiter|has_pending_responses~0_combout\ = (\inst1|mm_interconnect_1|limiter|nonposted_cmd_accepted~combout\ & ((\inst1|mm_interconnect_1|limiter|has_pending_responses~q\) # 
-- ((!\inst1|mm_interconnect_1|limiter|response_sink_accepted~0_combout\ & !\inst1|mm_interconnect_1|limiter|pending_response_count\(0))))) # (!\inst1|mm_interconnect_1|limiter|nonposted_cmd_accepted~combout\ & 
-- (\inst1|mm_interconnect_1|limiter|has_pending_responses~q\ & ((!\inst1|mm_interconnect_1|limiter|pending_response_count\(0)) # (!\inst1|mm_interconnect_1|limiter|response_sink_accepted~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_1|limiter|nonposted_cmd_accepted~combout\,
	datab => \inst1|mm_interconnect_1|limiter|response_sink_accepted~0_combout\,
	datac => \inst1|mm_interconnect_1|limiter|has_pending_responses~q\,
	datad => \inst1|mm_interconnect_1|limiter|pending_response_count\(0),
	combout => \inst1|mm_interconnect_1|limiter|has_pending_responses~0_combout\);

-- Location: FF_X66_Y51_N5
\inst1|mm_interconnect_1|limiter|has_pending_responses\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_1|limiter|has_pending_responses~0_combout\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_1|limiter|has_pending_responses~q\);

-- Location: FF_X66_Y52_N13
\inst1|mm_interconnect_1|limiter|last_channel[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_1|addr_router|always1~0_combout\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst1|mm_interconnect_1|limiter|save_dest_id~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_1|limiter|last_channel\(0));

-- Location: LCCOMB_X66_Y52_N14
\inst1|mm_interconnect_1|limiter|cmd_src_valid[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_1|limiter|cmd_src_valid[0]~0_combout\ = ((\inst1|mm_interconnect_1|limiter|last_channel\(0)) # ((\inst1|clock_crossing_bridge|cmd_fifo|out_valid~q\ & \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(37)))) # 
-- (!\inst1|mm_interconnect_1|limiter|has_pending_responses~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_1|limiter|has_pending_responses~q\,
	datab => \inst1|clock_crossing_bridge|cmd_fifo|out_valid~q\,
	datac => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(37),
	datad => \inst1|mm_interconnect_1|limiter|last_channel\(0),
	combout => \inst1|mm_interconnect_1|limiter|cmd_src_valid[0]~0_combout\);

-- Location: LCCOMB_X67_Y52_N10
\inst1|mm_interconnect_1|sysid_control_slave_translator|read_latency_shift_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_1|sysid_control_slave_translator|read_latency_shift_reg~0_combout\ = (\inst1|mm_interconnect_1|limiter|cmd_src_valid[0]~0_combout\ & (\inst1|mm_interconnect_1|addr_router|always1~0_combout\ & 
-- (\inst1|mm_interconnect_1|clock_crossing_bridge_m0_translator_avalon_universal_master_0_agent|hold_waitrequest~q\ & !\inst1|mm_interconnect_1|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_1|limiter|cmd_src_valid[0]~0_combout\,
	datab => \inst1|mm_interconnect_1|addr_router|always1~0_combout\,
	datac => \inst1|mm_interconnect_1|clock_crossing_bridge_m0_translator_avalon_universal_master_0_agent|hold_waitrequest~q\,
	datad => \inst1|mm_interconnect_1|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst1|mm_interconnect_1|sysid_control_slave_translator|read_latency_shift_reg~0_combout\);

-- Location: LCCOMB_X67_Y52_N12
\inst1|mm_interconnect_1|sysid_control_slave_translator|wait_latency_counter~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_1|sysid_control_slave_translator|wait_latency_counter~1_combout\ = (\inst1|mm_interconnect_1|sysid_control_slave_translator|wait_latency_counter[0]~0_combout\ & 
-- !\inst1|mm_interconnect_1|sysid_control_slave_translator|wait_latency_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_1|sysid_control_slave_translator|wait_latency_counter[0]~0_combout\,
	datac => \inst1|mm_interconnect_1|sysid_control_slave_translator|wait_latency_counter\(0),
	combout => \inst1|mm_interconnect_1|sysid_control_slave_translator|wait_latency_counter~1_combout\);

-- Location: FF_X67_Y52_N13
\inst1|mm_interconnect_1|sysid_control_slave_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_1|sysid_control_slave_translator|wait_latency_counter~1_combout\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_1|sysid_control_slave_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X67_Y52_N0
\inst1|mm_interconnect_1|sysid_control_slave_translator|av_waitrequest_generated~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_1|sysid_control_slave_translator|av_waitrequest_generated~0_combout\ = \inst1|mm_interconnect_1|sysid_control_slave_translator|wait_latency_counter\(0) $ (((\inst1|mm_interconnect_1|addr_router|always1~0_combout\ & 
-- (!\inst1|mm_interconnect_1|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(37)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_1|sysid_control_slave_translator|wait_latency_counter\(0),
	datab => \inst1|mm_interconnect_1|addr_router|always1~0_combout\,
	datac => \inst1|mm_interconnect_1|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(37),
	combout => \inst1|mm_interconnect_1|sysid_control_slave_translator|av_waitrequest_generated~0_combout\);

-- Location: LCCOMB_X67_Y52_N8
\inst1|mm_interconnect_1|sysid_control_slave_translator|wait_latency_counter[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_1|sysid_control_slave_translator|wait_latency_counter[0]~0_combout\ = (\inst1|mm_interconnect_1|sysid_control_slave_translator|read_latency_shift_reg~0_combout\ & 
-- (\inst1|mm_interconnect_1|clock_crossing_bridge_m0_translator_avalon_universal_master_0_agent|cp_valid~2_combout\ & ((\inst1|mm_interconnect_1|sysid_control_slave_translator|wait_latency_counter\(1)) # 
-- (!\inst1|mm_interconnect_1|sysid_control_slave_translator|av_waitrequest_generated~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_1|sysid_control_slave_translator|read_latency_shift_reg~0_combout\,
	datab => \inst1|mm_interconnect_1|sysid_control_slave_translator|wait_latency_counter\(1),
	datac => \inst1|mm_interconnect_1|sysid_control_slave_translator|av_waitrequest_generated~0_combout\,
	datad => \inst1|mm_interconnect_1|clock_crossing_bridge_m0_translator_avalon_universal_master_0_agent|cp_valid~2_combout\,
	combout => \inst1|mm_interconnect_1|sysid_control_slave_translator|wait_latency_counter[0]~0_combout\);

-- Location: LCCOMB_X67_Y52_N20
\inst1|mm_interconnect_1|sysid_control_slave_translator|wait_latency_counter~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_1|sysid_control_slave_translator|wait_latency_counter~2_combout\ = (\inst1|mm_interconnect_1|sysid_control_slave_translator|wait_latency_counter[0]~0_combout\ & 
-- (\inst1|mm_interconnect_1|sysid_control_slave_translator|wait_latency_counter\(1) $ (\inst1|mm_interconnect_1|sysid_control_slave_translator|wait_latency_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_1|sysid_control_slave_translator|wait_latency_counter[0]~0_combout\,
	datac => \inst1|mm_interconnect_1|sysid_control_slave_translator|wait_latency_counter\(1),
	datad => \inst1|mm_interconnect_1|sysid_control_slave_translator|wait_latency_counter\(0),
	combout => \inst1|mm_interconnect_1|sysid_control_slave_translator|wait_latency_counter~2_combout\);

-- Location: FF_X67_Y52_N21
\inst1|mm_interconnect_1|sysid_control_slave_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_1|sysid_control_slave_translator|wait_latency_counter~2_combout\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_1|sysid_control_slave_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X67_Y52_N16
\inst1|mm_interconnect_1|sysid_control_slave_translator|read_latency_shift_reg~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_1|sysid_control_slave_translator|read_latency_shift_reg~1_combout\ = (\inst1|mm_interconnect_1|sysid_control_slave_translator|read_latency_shift_reg~0_combout\ & 
-- (!\inst1|mm_interconnect_1|sysid_control_slave_translator|wait_latency_counter\(1) & \inst1|mm_interconnect_1|sysid_control_slave_translator|av_waitrequest_generated~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_1|sysid_control_slave_translator|read_latency_shift_reg~0_combout\,
	datab => \inst1|mm_interconnect_1|sysid_control_slave_translator|wait_latency_counter\(1),
	datad => \inst1|mm_interconnect_1|sysid_control_slave_translator|av_waitrequest_generated~0_combout\,
	combout => \inst1|mm_interconnect_1|sysid_control_slave_translator|read_latency_shift_reg~1_combout\);

-- Location: FF_X67_Y52_N17
\inst1|mm_interconnect_1|sysid_control_slave_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_1|sysid_control_slave_translator|read_latency_shift_reg~1_combout\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_1|sysid_control_slave_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X59_Y52_N6
\inst1|timer|counter_snapshot[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|counter_snapshot[2]~1_combout\ = !\inst1|timer|internal_counter\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|timer|internal_counter\(2),
	combout => \inst1|timer|counter_snapshot[2]~1_combout\);

-- Location: FF_X59_Y52_N7
\inst1|timer|counter_snapshot[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|timer|counter_snapshot[2]~1_combout\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst1|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|counter_snapshot\(2));

-- Location: FF_X59_Y52_N5
\inst1|timer|counter_snapshot[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst1|timer|internal_counter\(18),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|counter_snapshot\(18));

-- Location: LCCOMB_X59_Y52_N4
\inst1|timer|read_mux_out[2]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out[2]~15_combout\ = (\inst1|timer|counter_snapshot\(2) & ((\inst1|timer|Equal6~4_combout\) # ((\inst1|timer|counter_snapshot\(18) & \inst1|timer|Equal6~3_combout\)))) # (!\inst1|timer|counter_snapshot\(2) & 
-- (((\inst1|timer|counter_snapshot\(18) & \inst1|timer|Equal6~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|counter_snapshot\(2),
	datab => \inst1|timer|Equal6~4_combout\,
	datac => \inst1|timer|counter_snapshot\(18),
	datad => \inst1|timer|Equal6~3_combout\,
	combout => \inst1|timer|read_mux_out[2]~15_combout\);

-- Location: LCCOMB_X61_Y52_N8
\inst1|timer|read_mux_out[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out[2]~14_combout\ = (\inst1|timer|Equal6~1_combout\ & ((\inst1|timer|period_h_register\(2)) # ((\inst1|timer|Equal6~2_combout\ & !\inst1|timer|period_l_register\(2))))) # (!\inst1|timer|Equal6~1_combout\ & 
-- (\inst1|timer|Equal6~2_combout\ & ((!\inst1|timer|period_l_register\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|Equal6~1_combout\,
	datab => \inst1|timer|Equal6~2_combout\,
	datac => \inst1|timer|period_h_register\(2),
	datad => \inst1|timer|period_l_register\(2),
	combout => \inst1|timer|read_mux_out[2]~14_combout\);

-- Location: LCCOMB_X60_Y52_N6
\inst1|timer|control_register[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|control_register[2]~feeder_combout\ = \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(7),
	combout => \inst1|timer|control_register[2]~feeder_combout\);

-- Location: FF_X60_Y52_N7
\inst1|timer|control_register[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|timer|control_register[2]~feeder_combout\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst1|timer|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|control_register\(2));

-- Location: LCCOMB_X60_Y52_N14
\inst1|timer|read_mux_out[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out\(2) = (\inst1|timer|read_mux_out[2]~15_combout\) # ((\inst1|timer|read_mux_out[2]~14_combout\) # ((\inst1|timer|Equal6~5_combout\ & \inst1|timer|control_register\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|Equal6~5_combout\,
	datab => \inst1|timer|read_mux_out[2]~15_combout\,
	datac => \inst1|timer|read_mux_out[2]~14_combout\,
	datad => \inst1|timer|control_register\(2),
	combout => \inst1|timer|read_mux_out\(2));

-- Location: FF_X60_Y52_N15
\inst1|timer|readdata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|timer|read_mux_out\(2),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|readdata\(2));

-- Location: FF_X61_Y51_N7
\inst1|mm_interconnect_1|timer_s1_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst1|timer|readdata\(2),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_1|timer_s1_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X61_Y51_N6
\inst1|mm_interconnect_1|rsp_xbar_mux|src_data[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_1|rsp_xbar_mux|src_data\(2) = (\inst1|mm_interconnect_1|timer_s1_translator|read_latency_shift_reg\(0) & ((\inst1|mm_interconnect_1|timer_s1_translator|av_readdata_pre\(2)) # 
-- ((\inst1|mm_interconnect_1|sysid_control_slave_translator|read_latency_shift_reg\(0) & \inst1|mm_interconnect_1|sysid_control_slave_translator|av_readdata_pre\(30))))) # (!\inst1|mm_interconnect_1|timer_s1_translator|read_latency_shift_reg\(0) & 
-- (\inst1|mm_interconnect_1|sysid_control_slave_translator|read_latency_shift_reg\(0) & ((\inst1|mm_interconnect_1|sysid_control_slave_translator|av_readdata_pre\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_1|timer_s1_translator|read_latency_shift_reg\(0),
	datab => \inst1|mm_interconnect_1|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datac => \inst1|mm_interconnect_1|timer_s1_translator|av_readdata_pre\(2),
	datad => \inst1|mm_interconnect_1|sysid_control_slave_translator|av_readdata_pre\(30),
	combout => \inst1|mm_interconnect_1|rsp_xbar_mux|src_data\(2));

-- Location: LCCOMB_X61_Y48_N30
\inst1|jtag_uart|rvalid~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|rvalid~1_combout\ = (\inst1|jtag_uart|fifo_rd~1_combout\ & (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\)) # (!\inst1|jtag_uart|fifo_rd~1_combout\ & ((\inst1|jtag_uart|rvalid~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datac => \inst1|jtag_uart|rvalid~q\,
	datad => \inst1|jtag_uart|fifo_rd~1_combout\,
	combout => \inst1|jtag_uart|rvalid~1_combout\);

-- Location: FF_X61_Y48_N31
\inst1|jtag_uart|rvalid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|jtag_uart|rvalid~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|rvalid~q\);

-- Location: FF_X61_Y48_N17
\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|jtag_uart|rvalid~q\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(15));

-- Location: LCCOMB_X61_Y48_N16
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~2_combout\ = (\inst1|clock_crossing_bridge|rsp_fifo|out_valid~q\ & ((\inst1|clock_crossing_bridge|rsp_fifo|out_payload\(15)) # 
-- ((\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(15) & \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))) # (!\inst1|clock_crossing_bridge|rsp_fifo|out_valid~q\ & 
-- (((\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(15) & \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|clock_crossing_bridge|rsp_fifo|out_valid~q\,
	datab => \inst1|clock_crossing_bridge|rsp_fifo|out_payload\(15),
	datac => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(15),
	datad => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~2_combout\);

-- Location: LCCOMB_X61_Y48_N12
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~3_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~16_combout\) # ((\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~2_combout\) # ((\inst1|sdram|za_data\(15) & 
-- \inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|za_data\(15),
	datab => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~16_combout\,
	datac => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datad => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~2_combout\,
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~3_combout\);

-- Location: LCCOMB_X62_Y45_N10
\inst1|cpu|av_ld_byte1_data[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte1_data[7]~7_combout\ = (\inst1|cpu|av_ld_aligning_data~q\ & ((\inst1|cpu|av_fill_bit~1_combout\))) # (!\inst1|cpu|av_ld_aligning_data~q\ & (\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~3_combout\,
	datab => \inst1|cpu|av_ld_aligning_data~q\,
	datad => \inst1|cpu|av_fill_bit~1_combout\,
	combout => \inst1|cpu|av_ld_byte1_data[7]~7_combout\);

-- Location: FF_X62_Y45_N11
\inst1|cpu|av_ld_byte1_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|av_ld_byte1_data[7]~7_combout\,
	asdata => \inst1|cpu|av_ld_byte2_data\(7),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|av_ld_rshift8~1_combout\,
	ena => \inst1|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|av_ld_byte1_data\(7));

-- Location: LCCOMB_X61_Y46_N30
\inst1|cpu|av_fill_bit~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_fill_bit~0_combout\ = (\inst1|cpu|D_iw\(3) & ((\inst1|cpu|D_iw\(4) & (\inst1|cpu|av_ld_byte0_data\(7))) # (!\inst1|cpu|D_iw\(4) & ((\inst1|cpu|av_ld_byte1_data\(7)))))) # (!\inst1|cpu|D_iw\(3) & (\inst1|cpu|av_ld_byte0_data\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(3),
	datab => \inst1|cpu|av_ld_byte0_data\(7),
	datac => \inst1|cpu|av_ld_byte1_data\(7),
	datad => \inst1|cpu|D_iw\(4),
	combout => \inst1|cpu|av_fill_bit~0_combout\);

-- Location: LCCOMB_X61_Y45_N2
\inst1|cpu|av_fill_bit~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_fill_bit~1_combout\ = (\inst1|cpu|av_fill_bit~0_combout\ & \inst1|cpu|R_ctrl_ld_signed~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|cpu|av_fill_bit~0_combout\,
	datad => \inst1|cpu|R_ctrl_ld_signed~q\,
	combout => \inst1|cpu|av_fill_bit~1_combout\);

-- Location: LCCOMB_X63_Y47_N10
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~29_combout\ = (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- (!\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\ & \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\,
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(9),
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~29_combout\);

-- Location: FF_X63_Y48_N27
\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|jtag_uart|av_readdata\(9),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(9));

-- Location: LCCOMB_X63_Y48_N20
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~15_combout\ = (\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(9)) # 
-- ((\inst1|clock_crossing_bridge|rsp_fifo|out_valid~q\ & \inst1|clock_crossing_bridge|rsp_fifo|out_payload\(9))))) # (!\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\inst1|clock_crossing_bridge|rsp_fifo|out_valid~q\ & (\inst1|clock_crossing_bridge|rsp_fifo|out_payload\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \inst1|clock_crossing_bridge|rsp_fifo|out_valid~q\,
	datac => \inst1|clock_crossing_bridge|rsp_fifo|out_payload\(9),
	datad => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(9),
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~15_combout\);

-- Location: LCCOMB_X63_Y48_N30
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~16_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~29_combout\) # ((\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~15_combout\) # 
-- ((\inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & \inst1|sdram|za_data\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~29_combout\,
	datac => \inst1|sdram|za_data\(9),
	datad => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~15_combout\,
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~16_combout\);

-- Location: LCCOMB_X62_Y46_N20
\inst1|cpu|av_ld_byte1_data[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte1_data[1]~1_combout\ = (\inst1|cpu|av_ld_aligning_data~q\ & (\inst1|cpu|av_fill_bit~1_combout\)) # (!\inst1|cpu|av_ld_aligning_data~q\ & ((\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|av_ld_aligning_data~q\,
	datab => \inst1|cpu|av_fill_bit~1_combout\,
	datad => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~16_combout\,
	combout => \inst1|cpu|av_ld_byte1_data[1]~1_combout\);

-- Location: FF_X62_Y46_N21
\inst1|cpu|av_ld_byte1_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|av_ld_byte1_data[1]~1_combout\,
	asdata => \inst1|cpu|av_ld_byte2_data\(1),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|av_ld_rshift8~1_combout\,
	ena => \inst1|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|av_ld_byte1_data\(1));

-- Location: LCCOMB_X61_Y46_N2
\inst1|cpu|W_rf_wr_data[9]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_rf_wr_data[9]~27_combout\ = (\inst1|cpu|R_ctrl_ld~q\ & (\inst1|cpu|av_ld_byte1_data\(1))) # (!\inst1|cpu|R_ctrl_ld~q\ & (((!\inst1|cpu|E_alu_result~6_combout\ & \inst1|cpu|W_alu_result\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|av_ld_byte1_data\(1),
	datab => \inst1|cpu|R_ctrl_ld~q\,
	datac => \inst1|cpu|E_alu_result~6_combout\,
	datad => \inst1|cpu|W_alu_result\(9),
	combout => \inst1|cpu|W_rf_wr_data[9]~27_combout\);

-- Location: LCCOMB_X61_Y44_N30
\inst1|cpu|R_src2_lo[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|R_src2_lo[8]~8_combout\ = (!\inst1|cpu|R_src2_lo~0_combout\ & ((\inst1|cpu|R_src2_use_imm~q\ & (\inst1|cpu|D_iw\(14))) # (!\inst1|cpu|R_src2_use_imm~q\ & ((\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_src2_use_imm~q\,
	datab => \inst1|cpu|D_iw\(14),
	datac => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8),
	datad => \inst1|cpu|R_src2_lo~0_combout\,
	combout => \inst1|cpu|R_src2_lo[8]~8_combout\);

-- Location: FF_X61_Y44_N31
\inst1|cpu|E_src2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|R_src2_lo[8]~8_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src2\(8));

-- Location: LCCOMB_X66_Y44_N12
\inst1|cpu|E_logic_result[8]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_logic_result[8]~3_combout\ = (\inst1|cpu|E_src2\(8) & (\inst1|cpu|R_logic_op\(1) $ (((\inst1|cpu|E_src1\(8) & \inst1|cpu|R_logic_op\(0)))))) # (!\inst1|cpu|E_src2\(8) & ((\inst1|cpu|R_logic_op\(1) & (\inst1|cpu|E_src1\(8))) # 
-- (!\inst1|cpu|R_logic_op\(1) & (!\inst1|cpu|E_src1\(8) & !\inst1|cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_logic_op\(1),
	datab => \inst1|cpu|E_src2\(8),
	datac => \inst1|cpu|E_src1\(8),
	datad => \inst1|cpu|R_logic_op\(0),
	combout => \inst1|cpu|E_logic_result[8]~3_combout\);

-- Location: LCCOMB_X67_Y46_N22
\inst1|cpu|W_alu_result[8]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[8]~24_combout\ = (\inst1|cpu|R_ctrl_logic~q\ & ((\inst1|cpu|E_logic_result[8]~3_combout\))) # (!\inst1|cpu|R_ctrl_logic~q\ & (\inst1|cpu|F_pc[6]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_ctrl_logic~q\,
	datab => \inst1|cpu|F_pc[6]~17_combout\,
	datad => \inst1|cpu|E_logic_result[8]~3_combout\,
	combout => \inst1|cpu|W_alu_result[8]~24_combout\);

-- Location: FF_X67_Y46_N23
\inst1|cpu|W_alu_result[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|W_alu_result[8]~24_combout\,
	asdata => \inst1|cpu|E_shift_rot_result\(8),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|E_alu_result~6_combout\,
	sload => \inst1|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|W_alu_result\(8));

-- Location: LCCOMB_X61_Y48_N26
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~30_combout\ = (!\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\ & 
-- (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(8) & \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\,
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(8),
	datad => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~30_combout\);

-- Location: FF_X62_Y49_N29
\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|jtag_uart|av_readdata[8]~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(8));

-- Location: LCCOMB_X62_Y49_N22
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~17_combout\ = (\inst1|clock_crossing_bridge|rsp_fifo|out_valid~q\ & ((\inst1|clock_crossing_bridge|rsp_fifo|out_payload\(8)) # 
-- ((\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(8))))) # (!\inst1|clock_crossing_bridge|rsp_fifo|out_valid~q\ & 
-- (\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|clock_crossing_bridge|rsp_fifo|out_valid~q\,
	datab => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \inst1|clock_crossing_bridge|rsp_fifo|out_payload\(8),
	datad => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(8),
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~17_combout\);

-- Location: LCCOMB_X61_Y48_N0
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~18_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~30_combout\) # ((\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~17_combout\) # 
-- ((\inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & \inst1|sdram|za_data\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~30_combout\,
	datab => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~17_combout\,
	datad => \inst1|sdram|za_data\(8),
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~18_combout\);

-- Location: LCCOMB_X62_Y46_N22
\inst1|cpu|av_ld_byte1_data[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte1_data[0]~0_combout\ = (\inst1|cpu|av_ld_aligning_data~q\ & (\inst1|cpu|av_fill_bit~1_combout\)) # (!\inst1|cpu|av_ld_aligning_data~q\ & ((\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|av_ld_aligning_data~q\,
	datab => \inst1|cpu|av_fill_bit~1_combout\,
	datad => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~18_combout\,
	combout => \inst1|cpu|av_ld_byte1_data[0]~0_combout\);

-- Location: FF_X62_Y46_N23
\inst1|cpu|av_ld_byte1_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|av_ld_byte1_data[0]~0_combout\,
	asdata => \inst1|cpu|av_ld_byte2_data\(0),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|av_ld_rshift8~1_combout\,
	ena => \inst1|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|av_ld_byte1_data\(0));

-- Location: LCCOMB_X61_Y46_N28
\inst1|cpu|W_rf_wr_data[8]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_rf_wr_data[8]~28_combout\ = (\inst1|cpu|R_ctrl_ld~q\ & (((\inst1|cpu|av_ld_byte1_data\(0))))) # (!\inst1|cpu|R_ctrl_ld~q\ & (!\inst1|cpu|E_alu_result~6_combout\ & (\inst1|cpu|W_alu_result\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_alu_result~6_combout\,
	datab => \inst1|cpu|R_ctrl_ld~q\,
	datac => \inst1|cpu|W_alu_result\(8),
	datad => \inst1|cpu|av_ld_byte1_data\(0),
	combout => \inst1|cpu|W_rf_wr_data[8]~28_combout\);

-- Location: LCCOMB_X65_Y44_N30
\inst1|cpu|E_src1[3]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_src1[3]~20_combout\ = (\inst1|cpu|R_src1~10_combout\ & (\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(3))) # (!\inst1|cpu|R_src1~10_combout\ & ((\inst1|cpu|D_iw\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(3),
	datab => \inst1|cpu|D_iw\(7),
	datad => \inst1|cpu|R_src1~10_combout\,
	combout => \inst1|cpu|E_src1[3]~20_combout\);

-- Location: FF_X65_Y44_N31
\inst1|cpu|E_src1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_src1[3]~20_combout\,
	asdata => \inst1|cpu|F_pc_plus_one[1]~2_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|R_src1~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src1\(3));

-- Location: LCCOMB_X69_Y44_N10
\inst1|cpu|E_logic_result[3]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_logic_result[3]~26_combout\ = (\inst1|cpu|E_src2\(3) & (\inst1|cpu|R_logic_op\(1) $ (((\inst1|cpu|E_src1\(3) & \inst1|cpu|R_logic_op\(0)))))) # (!\inst1|cpu|E_src2\(3) & ((\inst1|cpu|R_logic_op\(1) & (\inst1|cpu|E_src1\(3))) # 
-- (!\inst1|cpu|R_logic_op\(1) & (!\inst1|cpu|E_src1\(3) & !\inst1|cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src2\(3),
	datab => \inst1|cpu|R_logic_op\(1),
	datac => \inst1|cpu|E_src1\(3),
	datad => \inst1|cpu|R_logic_op\(0),
	combout => \inst1|cpu|E_logic_result[3]~26_combout\);

-- Location: LCCOMB_X66_Y46_N18
\inst1|cpu|W_alu_result[3]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[3]~20_combout\ = (\inst1|cpu|R_ctrl_logic~q\ & (\inst1|cpu|E_logic_result[3]~26_combout\)) # (!\inst1|cpu|R_ctrl_logic~q\ & ((\inst1|cpu|F_pc[1]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_logic_result[3]~26_combout\,
	datab => \inst1|cpu|R_ctrl_logic~q\,
	datad => \inst1|cpu|F_pc[1]~21_combout\,
	combout => \inst1|cpu|W_alu_result[3]~20_combout\);

-- Location: FF_X66_Y46_N19
\inst1|cpu|W_alu_result[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|W_alu_result[3]~20_combout\,
	asdata => \inst1|cpu|E_shift_rot_result\(3),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|E_alu_result~6_combout\,
	sload => \inst1|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|W_alu_result\(3));

-- Location: LCCOMB_X65_Y53_N0
\inst1|led_out|data_out[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|led_out|data_out[7]~feeder_combout\ = \inst1|cpu|d_writedata\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|d_writedata\(7),
	combout => \inst1|led_out|data_out[7]~feeder_combout\);

-- Location: LCCOMB_X66_Y48_N8
\inst1|mm_interconnect_0|addr_router_001|Equal4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|addr_router_001|Equal4~0_combout\ = (!\inst1|cpu|W_alu_result\(10) & (\inst1|cpu|W_alu_result\(4) & !\inst1|cpu|W_alu_result\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_alu_result\(10),
	datab => \inst1|cpu|W_alu_result\(4),
	datac => \inst1|cpu|W_alu_result\(5),
	combout => \inst1|mm_interconnect_0|addr_router_001|Equal4~0_combout\);

-- Location: LCCOMB_X66_Y48_N2
\inst1|mm_interconnect_0|addr_router_001|Equal4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|addr_router_001|Equal4~1_combout\ = (\inst1|mm_interconnect_0|addr_router_001|Equal2~4_combout\ & (\inst1|mm_interconnect_0|addr_router_001|Equal4~0_combout\ & (\inst1|mm_interconnect_0|addr_router_001|Equal3~1_combout\ & 
-- !\inst1|cpu|W_alu_result\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|addr_router_001|Equal2~4_combout\,
	datab => \inst1|mm_interconnect_0|addr_router_001|Equal4~0_combout\,
	datac => \inst1|mm_interconnect_0|addr_router_001|Equal3~1_combout\,
	datad => \inst1|cpu|W_alu_result\(11),
	combout => \inst1|mm_interconnect_0|addr_router_001|Equal4~1_combout\);

-- Location: LCCOMB_X65_Y49_N2
\inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\ = (\inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (!\inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg\(0),
	datad => \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\);

-- Location: LCCOMB_X65_Y49_N14
\inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~5_combout\ = (\inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\) # 
-- ((\inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg~3_combout\ & (\inst1|cpu|d_read~q\ & !\inst1|mm_interconnect_0|cpu_data_master_translator|read_accepted~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg~3_combout\,
	datab => \inst1|cpu|d_read~q\,
	datac => \inst1|mm_interconnect_0|cpu_data_master_translator|read_accepted~q\,
	datad => \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\,
	combout => \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~5_combout\);

-- Location: FF_X65_Y49_N15
\inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~5_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X65_Y49_N8
\inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ = (\inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (\inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg\(0) $ (!\inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg\(0),
	datad => \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: LCCOMB_X66_Y49_N2
\inst1|mm_interconnect_0|led_out_s1_translator|wait_latency_counter~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|led_out_s1_translator|wait_latency_counter~2_combout\ = (\inst1|mm_interconnect_0|led_out_s1_translator|wait_latency_counter[0]~0_combout\ & (!\inst1|mm_interconnect_0|led_out_s1_translator|wait_latency_counter\(0) & 
-- ((\inst1|mm_interconnect_0|led_out_s1_translator|wait_latency_counter\(1)) # (!\inst1|mm_interconnect_0|led_out_s1_translator|av_waitrequest_generated~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|led_out_s1_translator|wait_latency_counter[0]~0_combout\,
	datab => \inst1|mm_interconnect_0|led_out_s1_translator|wait_latency_counter\(1),
	datac => \inst1|mm_interconnect_0|led_out_s1_translator|wait_latency_counter\(0),
	datad => \inst1|mm_interconnect_0|led_out_s1_translator|av_waitrequest_generated~0_combout\,
	combout => \inst1|mm_interconnect_0|led_out_s1_translator|wait_latency_counter~2_combout\);

-- Location: FF_X66_Y49_N3
\inst1|mm_interconnect_0|led_out_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|led_out_s1_translator|wait_latency_counter~2_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|led_out_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X66_Y49_N0
\inst1|mm_interconnect_0|led_out_s1_translator|av_waitrequest_generated~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|led_out_s1_translator|av_waitrequest_generated~0_combout\ = \inst1|mm_interconnect_0|led_out_s1_translator|wait_latency_counter\(0) $ (((\inst1|mm_interconnect_0|addr_router_001|Equal4~1_combout\ & 
-- (!\inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & \inst1|mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|addr_router_001|Equal4~1_combout\,
	datab => \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst1|mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\,
	datad => \inst1|mm_interconnect_0|led_out_s1_translator|wait_latency_counter\(0),
	combout => \inst1|mm_interconnect_0|led_out_s1_translator|av_waitrequest_generated~0_combout\);

-- Location: LCCOMB_X66_Y49_N24
\inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg~4_combout\ = (\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst1~q\ & (\inst1|mm_interconnect_0|addr_router_001|Equal4~1_combout\ & 
-- (!\inst1|mm_interconnect_0|led_out_s1_translator|wait_latency_counter\(1) & \inst1|mm_interconnect_0|led_out_s1_translator|av_waitrequest_generated~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst1~q\,
	datab => \inst1|mm_interconnect_0|addr_router_001|Equal4~1_combout\,
	datac => \inst1|mm_interconnect_0|led_out_s1_translator|wait_latency_counter\(1),
	datad => \inst1|mm_interconnect_0|led_out_s1_translator|av_waitrequest_generated~0_combout\,
	combout => \inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg~4_combout\);

-- Location: LCCOMB_X65_Y49_N24
\inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3_combout\ = (\inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ & 
-- (\inst1|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout\ & (!\inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- \inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg~4_combout\))) # (!\inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ & 
-- (((\inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout\,
	datab => \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\,
	datac => \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg~4_combout\,
	combout => \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3_combout\);

-- Location: FF_X65_Y49_N25
\inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X66_Y49_N6
\inst1|mm_interconnect_0|led_out_s1_translator|wait_latency_counter[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|led_out_s1_translator|wait_latency_counter[0]~0_combout\ = (\inst1|clock_crossing_bridge|s0_cmd_valid~combout\ & (\inst1|mm_interconnect_0|addr_router_001|Equal4~1_combout\ & 
-- (\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst1~q\ & !\inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|clock_crossing_bridge|s0_cmd_valid~combout\,
	datab => \inst1|mm_interconnect_0|addr_router_001|Equal4~1_combout\,
	datac => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst1~q\,
	datad => \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst1|mm_interconnect_0|led_out_s1_translator|wait_latency_counter[0]~0_combout\);

-- Location: LCCOMB_X66_Y49_N8
\inst1|mm_interconnect_0|led_out_s1_translator|wait_latency_counter~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|led_out_s1_translator|wait_latency_counter~1_combout\ = (\inst1|mm_interconnect_0|led_out_s1_translator|wait_latency_counter[0]~0_combout\ & ((\inst1|mm_interconnect_0|led_out_s1_translator|wait_latency_counter\(1) & 
-- ((!\inst1|mm_interconnect_0|led_out_s1_translator|wait_latency_counter\(0)))) # (!\inst1|mm_interconnect_0|led_out_s1_translator|wait_latency_counter\(1) & (!\inst1|mm_interconnect_0|led_out_s1_translator|av_waitrequest_generated~0_combout\ & 
-- \inst1|mm_interconnect_0|led_out_s1_translator|wait_latency_counter\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|led_out_s1_translator|wait_latency_counter[0]~0_combout\,
	datab => \inst1|mm_interconnect_0|led_out_s1_translator|av_waitrequest_generated~0_combout\,
	datac => \inst1|mm_interconnect_0|led_out_s1_translator|wait_latency_counter\(1),
	datad => \inst1|mm_interconnect_0|led_out_s1_translator|wait_latency_counter\(0),
	combout => \inst1|mm_interconnect_0|led_out_s1_translator|wait_latency_counter~1_combout\);

-- Location: FF_X66_Y49_N9
\inst1|mm_interconnect_0|led_out_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|led_out_s1_translator|wait_latency_counter~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|led_out_s1_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X66_Y49_N12
\inst1|led_out|always0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|led_out|always0~0_combout\ = (!\inst1|cpu|W_alu_result\(3) & (!\inst1|cpu|W_alu_result\(2) & (!\inst1|mm_interconnect_0|led_out_s1_translator|wait_latency_counter\(1) & !\inst1|mm_interconnect_0|led_out_s1_translator|wait_latency_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_alu_result\(3),
	datab => \inst1|cpu|W_alu_result\(2),
	datac => \inst1|mm_interconnect_0|led_out_s1_translator|wait_latency_counter\(1),
	datad => \inst1|mm_interconnect_0|led_out_s1_translator|wait_latency_counter\(0),
	combout => \inst1|led_out|always0~0_combout\);

-- Location: LCCOMB_X66_Y49_N14
\inst1|led_out|always0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|led_out|always0~1_combout\ = (\inst1|led_out|always0~0_combout\ & (\inst1|mm_interconnect_0|addr_router_001|Equal4~1_combout\ & (\inst1|mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\ & 
-- !\inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|led_out|always0~0_combout\,
	datab => \inst1|mm_interconnect_0|addr_router_001|Equal4~1_combout\,
	datac => \inst1|mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\,
	datad => \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst1|led_out|always0~1_combout\);

-- Location: FF_X65_Y53_N1
\inst1|led_out|data_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|led_out|data_out[7]~feeder_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|led_out|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|led_out|data_out\(7));

-- Location: LCCOMB_X65_Y53_N20
\inst1|led_out|readdata[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|led_out|readdata\(7) = (!\inst1|cpu|W_alu_result\(3) & (!\inst1|cpu|W_alu_result\(2) & \inst1|led_out|data_out\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|W_alu_result\(3),
	datac => \inst1|cpu|W_alu_result\(2),
	datad => \inst1|led_out|data_out\(7),
	combout => \inst1|led_out|readdata\(7));

-- Location: FF_X65_Y53_N21
\inst1|mm_interconnect_0|led_out_s1_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|led_out|readdata\(7),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|led_out_s1_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X66_Y57_N24
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[0]~feeder_combout\);

-- Location: FF_X66_Y57_N25
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[0]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata\(0));

-- Location: LCCOMB_X65_Y55_N2
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ = \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) $ (VCC)
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ = CARRY(\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0),
	datad => VCC,
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	cout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\);

-- Location: FF_X65_Y55_N3
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|jtag_uart|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

-- Location: LCCOMB_X65_Y55_N4
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
-- (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\)) # (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
-- ((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # (GND)))
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ = CARRY((!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # 
-- (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1),
	datad => VCC,
	cin => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\,
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	cout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\);

-- Location: FF_X65_Y55_N5
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|jtag_uart|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1));

-- Location: LCCOMB_X65_Y55_N6
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ $ (GND))) # (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ & VCC))
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ = CARRY((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- !\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2),
	datad => VCC,
	cin => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\,
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	cout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\);

-- Location: FF_X65_Y55_N7
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|jtag_uart|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2));

-- Location: LCCOMB_X65_Y55_N8
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
-- (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\)) # (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
-- ((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # (GND)))
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ = CARRY((!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # 
-- (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3),
	datad => VCC,
	cin => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\,
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	cout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\);

-- Location: FF_X65_Y55_N9
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|jtag_uart|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3));

-- Location: LCCOMB_X65_Y55_N10
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ $ (GND))) # (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ & VCC))
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ = CARRY((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- !\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4),
	datad => VCC,
	cin => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\,
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	cout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\);

-- Location: FF_X65_Y55_N11
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|jtag_uart|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4));

-- Location: LCCOMB_X65_Y55_N12
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ = \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ $ 
-- (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5),
	cin => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\,
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\);

-- Location: FF_X65_Y55_N13
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|jtag_uart|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5));

-- Location: LCCOMB_X65_Y55_N18
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ = \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0) $ (VCC)
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ = CARRY(\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0),
	datad => VCC,
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	cout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\);

-- Location: FF_X65_Y55_N19
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|jtag_uart|rvalid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

-- Location: LCCOMB_X65_Y55_N20
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
-- (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\)) # (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
-- ((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # (GND)))
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ = CARRY((!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # 
-- (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1),
	datad => VCC,
	cin => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\,
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	cout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\);

-- Location: FF_X65_Y55_N21
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|jtag_uart|rvalid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1));

-- Location: LCCOMB_X65_Y55_N22
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ $ (GND))) # (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ & VCC))
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ = CARRY((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- !\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2),
	datad => VCC,
	cin => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\,
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	cout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\);

-- Location: FF_X65_Y55_N23
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|jtag_uart|rvalid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2));

-- Location: LCCOMB_X65_Y55_N24
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
-- (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\)) # (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
-- ((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # (GND)))
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ = CARRY((!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # 
-- (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3),
	datad => VCC,
	cin => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\,
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	cout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\);

-- Location: FF_X65_Y55_N25
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|jtag_uart|rvalid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3));

-- Location: LCCOMB_X65_Y55_N26
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ $ (GND))) # (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- (!\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ & VCC))
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ = CARRY((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- !\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4),
	datad => VCC,
	cin => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\,
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	cout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\);

-- Location: FF_X65_Y55_N27
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|jtag_uart|rvalid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4));

-- Location: LCCOMB_X65_Y55_N28
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ = \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ $ 
-- (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5),
	cin => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\,
	combout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\);

-- Location: FF_X65_Y55_N29
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|jtag_uart|rvalid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5));

-- Location: LCCOMB_X65_Y57_N14
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(5),
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[1]~feeder_combout\);

-- Location: FF_X65_Y57_N15
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[1]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata\(1));

-- Location: LCCOMB_X65_Y57_N12
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(6),
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[2]~feeder_combout\);

-- Location: FF_X65_Y57_N13
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[2]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata\(2));

-- Location: FF_X65_Y57_N25
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(7),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata\(3));

-- Location: FF_X65_Y57_N29
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(8),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata\(4));

-- Location: LCCOMB_X65_Y57_N20
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(9),
	combout => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[5]~feeder_combout\);

-- Location: FF_X65_Y57_N21
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[5]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata\(5));

-- Location: FF_X65_Y57_N19
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(10),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata\(6));

-- Location: FF_X65_Y57_N5
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata\(7));

-- Location: M9K_X64_Y55_N0
\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "SoC:inst1|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_r:the_SoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 6,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst1|jtag_uart|wr_rfifo~combout\,
	portbre => VCC,
	clk0 => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	clk1 => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	ena0 => \inst1|jtag_uart|wr_rfifo~combout\,
	ena1 => \inst1|jtag_uart|rvalid~0_combout\,
	portadatain => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\,
	portaaddr => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\,
	portbaddr => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X65_Y53_N2
\inst1|jtag_uart|av_readdata[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|av_readdata[7]~0_combout\ = (\inst1|jtag_uart|read_0~q\ & \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|read_0~q\,
	datac => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(7),
	combout => \inst1|jtag_uart|av_readdata[7]~0_combout\);

-- Location: FF_X65_Y53_N3
\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|jtag_uart|av_readdata[7]~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X65_Y53_N22
\inst1|cpu|av_ld_byte0_data_nxt[7]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte0_data_nxt[7]~16_combout\ = (\inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg\(0) & ((\inst1|mm_interconnect_0|led_out_s1_translator|av_readdata_pre\(7)) # 
-- ((\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(7))))) # 
-- (!\inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg\(0) & (((\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg\(0),
	datab => \inst1|mm_interconnect_0|led_out_s1_translator|av_readdata_pre\(7),
	datac => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datad => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(7),
	combout => \inst1|cpu|av_ld_byte0_data_nxt[7]~16_combout\);

-- Location: LCCOMB_X62_Y50_N30
\inst1|cpu|av_ld_byte0_data_nxt[7]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte0_data_nxt[7]~42_combout\ = (\inst1|cpu|av_ld_byte0_data_nxt[7]~16_combout\) # ((\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(7) & !\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \inst1|cpu|av_ld_byte0_data_nxt[7]~16_combout\,
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(7),
	datad => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\,
	combout => \inst1|cpu|av_ld_byte0_data_nxt[7]~42_combout\);

-- Location: LCCOMB_X63_Y46_N26
\inst1|cpu|av_ld_byte0_data_nxt[7]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte0_data_nxt[7]~17_combout\ = (\inst1|clock_crossing_bridge|rsp_fifo|out_payload\(7) & ((\inst1|clock_crossing_bridge|rsp_fifo|out_valid~q\) # ((\inst1|sdram|za_data\(7) & 
-- \inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\)))) # (!\inst1|clock_crossing_bridge|rsp_fifo|out_payload\(7) & (\inst1|sdram|za_data\(7) & ((\inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|clock_crossing_bridge|rsp_fifo|out_payload\(7),
	datab => \inst1|sdram|za_data\(7),
	datac => \inst1|clock_crossing_bridge|rsp_fifo|out_valid~q\,
	datad => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \inst1|cpu|av_ld_byte0_data_nxt[7]~17_combout\);

-- Location: LCCOMB_X62_Y46_N8
\inst1|cpu|av_ld_byte0_data_nxt[7]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte0_data_nxt[7]~18_combout\ = (\inst1|cpu|av_ld_rshift8~1_combout\ & (((\inst1|cpu|av_ld_byte1_data\(7))))) # (!\inst1|cpu|av_ld_rshift8~1_combout\ & ((\inst1|cpu|av_ld_byte0_data_nxt[7]~42_combout\) # 
-- ((\inst1|cpu|av_ld_byte0_data_nxt[7]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|av_ld_byte0_data_nxt[7]~42_combout\,
	datab => \inst1|cpu|av_ld_rshift8~1_combout\,
	datac => \inst1|cpu|av_ld_byte1_data\(7),
	datad => \inst1|cpu|av_ld_byte0_data_nxt[7]~17_combout\,
	combout => \inst1|cpu|av_ld_byte0_data_nxt[7]~18_combout\);

-- Location: LCCOMB_X62_Y46_N26
\inst1|cpu|av_ld_byte0_data[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte0_data[2]~0_combout\ = (\inst1|cpu|av_ld_rshift8~0_combout\) # (!\inst1|cpu|av_ld_aligning_data~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|cpu|av_ld_aligning_data~q\,
	datad => \inst1|cpu|av_ld_rshift8~0_combout\,
	combout => \inst1|cpu|av_ld_byte0_data[2]~0_combout\);

-- Location: FF_X62_Y46_N9
\inst1|cpu|av_ld_byte0_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|av_ld_byte0_data_nxt[7]~18_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|av_ld_byte0_data[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|av_ld_byte0_data\(7));

-- Location: LCCOMB_X61_Y46_N12
\inst1|cpu|W_rf_wr_data[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_rf_wr_data[7]~0_combout\ = (\inst1|cpu|R_ctrl_ld~q\ & (((\inst1|cpu|av_ld_byte0_data\(7))))) # (!\inst1|cpu|R_ctrl_ld~q\ & (!\inst1|cpu|E_alu_result~6_combout\ & ((\inst1|cpu|W_alu_result\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_alu_result~6_combout\,
	datab => \inst1|cpu|R_ctrl_ld~q\,
	datac => \inst1|cpu|av_ld_byte0_data\(7),
	datad => \inst1|cpu|W_alu_result\(7),
	combout => \inst1|cpu|W_rf_wr_data[7]~0_combout\);

-- Location: LCCOMB_X65_Y44_N4
\inst1|cpu|E_src1[6]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_src1[6]~26_combout\ = (\inst1|cpu|R_src1~10_combout\ & ((\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(6)))) # (!\inst1|cpu|R_src1~10_combout\ & (\inst1|cpu|D_iw\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(10),
	datab => \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(6),
	datad => \inst1|cpu|R_src1~10_combout\,
	combout => \inst1|cpu|E_src1[6]~26_combout\);

-- Location: FF_X65_Y44_N5
\inst1|cpu|E_src1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_src1[6]~26_combout\,
	asdata => \inst1|cpu|F_pc_plus_one[4]~8_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|R_src1~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src1\(6));

-- Location: LCCOMB_X69_Y44_N2
\inst1|cpu|E_logic_result[6]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_logic_result[6]~5_combout\ = (\inst1|cpu|E_src2\(6) & (\inst1|cpu|R_logic_op\(1) $ (((\inst1|cpu|E_src1\(6) & \inst1|cpu|R_logic_op\(0)))))) # (!\inst1|cpu|E_src2\(6) & ((\inst1|cpu|R_logic_op\(1) & (\inst1|cpu|E_src1\(6))) # 
-- (!\inst1|cpu|R_logic_op\(1) & (!\inst1|cpu|E_src1\(6) & !\inst1|cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_src2\(6),
	datab => \inst1|cpu|R_logic_op\(1),
	datac => \inst1|cpu|E_src1\(6),
	datad => \inst1|cpu|R_logic_op\(0),
	combout => \inst1|cpu|E_logic_result[6]~5_combout\);

-- Location: LCCOMB_X67_Y46_N10
\inst1|cpu|W_alu_result[6]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[6]~26_combout\ = (\inst1|cpu|R_ctrl_logic~q\ & (\inst1|cpu|E_logic_result[6]~5_combout\)) # (!\inst1|cpu|R_ctrl_logic~q\ & ((\inst1|cpu|F_pc[4]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_ctrl_logic~q\,
	datab => \inst1|cpu|E_logic_result[6]~5_combout\,
	datad => \inst1|cpu|F_pc[4]~19_combout\,
	combout => \inst1|cpu|W_alu_result[6]~26_combout\);

-- Location: FF_X67_Y46_N11
\inst1|cpu|W_alu_result[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|W_alu_result[6]~26_combout\,
	asdata => \inst1|cpu|E_shift_rot_result\(6),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|E_alu_result~6_combout\,
	sload => \inst1|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|W_alu_result\(6));

-- Location: LCCOMB_X63_Y45_N12
\inst1|cpu|av_ld_byte0_data_nxt[6]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte0_data_nxt[6]~20_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst1|sdram|za_data\(6)) # ((\inst1|clock_crossing_bridge|rsp_fifo|out_valid~q\ & 
-- \inst1|clock_crossing_bridge|rsp_fifo|out_payload\(6))))) # (!\inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & (\inst1|clock_crossing_bridge|rsp_fifo|out_valid~q\ & (\inst1|clock_crossing_bridge|rsp_fifo|out_payload\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \inst1|clock_crossing_bridge|rsp_fifo|out_valid~q\,
	datac => \inst1|clock_crossing_bridge|rsp_fifo|out_payload\(6),
	datad => \inst1|sdram|za_data\(6),
	combout => \inst1|cpu|av_ld_byte0_data_nxt[6]~20_combout\);

-- Location: FF_X65_Y53_N11
\inst1|led_out|data_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|cpu|d_writedata\(6),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|led_out|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|led_out|data_out\(6));

-- Location: LCCOMB_X65_Y53_N26
\inst1|led_out|readdata[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|led_out|readdata\(6) = (!\inst1|cpu|W_alu_result\(3) & (!\inst1|cpu|W_alu_result\(2) & \inst1|led_out|data_out\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|W_alu_result\(3),
	datac => \inst1|cpu|W_alu_result\(2),
	datad => \inst1|led_out|data_out\(6),
	combout => \inst1|led_out|readdata\(6));

-- Location: FF_X65_Y53_N27
\inst1|mm_interconnect_0|led_out_s1_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|led_out|readdata\(6),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|led_out_s1_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X65_Y53_N8
\inst1|jtag_uart|av_readdata[6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|av_readdata[6]~2_combout\ = (\inst1|jtag_uart|read_0~q\ & \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|read_0~q\,
	datac => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(6),
	combout => \inst1|jtag_uart|av_readdata[6]~2_combout\);

-- Location: FF_X65_Y53_N9
\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|jtag_uart|av_readdata[6]~2_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X65_Y53_N4
\inst1|cpu|av_ld_byte0_data_nxt[6]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte0_data_nxt[6]~19_combout\ = (\inst1|mm_interconnect_0|led_out_s1_translator|av_readdata_pre\(6) & ((\inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg\(0)) # 
-- ((\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(6))))) # (!\inst1|mm_interconnect_0|led_out_s1_translator|av_readdata_pre\(6) & 
-- (\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|led_out_s1_translator|av_readdata_pre\(6),
	datab => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(6),
	datad => \inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg\(0),
	combout => \inst1|cpu|av_ld_byte0_data_nxt[6]~19_combout\);

-- Location: LCCOMB_X63_Y45_N30
\inst1|cpu|av_ld_byte0_data_nxt[6]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte0_data_nxt[6]~43_combout\ = (\inst1|cpu|av_ld_byte0_data_nxt[6]~19_combout\) # ((\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- (!\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\ & \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\,
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(6),
	datad => \inst1|cpu|av_ld_byte0_data_nxt[6]~19_combout\,
	combout => \inst1|cpu|av_ld_byte0_data_nxt[6]~43_combout\);

-- Location: LCCOMB_X63_Y45_N6
\inst1|cpu|av_ld_byte0_data_nxt[6]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte0_data_nxt[6]~21_combout\ = (\inst1|cpu|av_ld_rshift8~1_combout\ & (((\inst1|cpu|av_ld_byte1_data\(6))))) # (!\inst1|cpu|av_ld_rshift8~1_combout\ & ((\inst1|cpu|av_ld_byte0_data_nxt[6]~20_combout\) # 
-- ((\inst1|cpu|av_ld_byte0_data_nxt[6]~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|av_ld_byte0_data_nxt[6]~20_combout\,
	datab => \inst1|cpu|av_ld_rshift8~1_combout\,
	datac => \inst1|cpu|av_ld_byte0_data_nxt[6]~43_combout\,
	datad => \inst1|cpu|av_ld_byte1_data\(6),
	combout => \inst1|cpu|av_ld_byte0_data_nxt[6]~21_combout\);

-- Location: FF_X63_Y45_N7
\inst1|cpu|av_ld_byte0_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|av_ld_byte0_data_nxt[6]~21_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|av_ld_byte0_data[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|av_ld_byte0_data\(6));

-- Location: LCCOMB_X63_Y45_N0
\inst1|cpu|W_rf_wr_data[6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_rf_wr_data[6]~1_combout\ = (\inst1|cpu|R_ctrl_ld~q\ & (((\inst1|cpu|av_ld_byte0_data\(6))))) # (!\inst1|cpu|R_ctrl_ld~q\ & (!\inst1|cpu|E_alu_result~6_combout\ & (\inst1|cpu|W_alu_result\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_ctrl_ld~q\,
	datab => \inst1|cpu|E_alu_result~6_combout\,
	datac => \inst1|cpu|W_alu_result\(6),
	datad => \inst1|cpu|av_ld_byte0_data\(6),
	combout => \inst1|cpu|W_rf_wr_data[6]~1_combout\);

-- Location: LCCOMB_X65_Y46_N8
\inst1|cpu|d_writedata[25]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|d_writedata[25]~6_combout\ = (\inst1|cpu|Equal132~0_combout\ & (\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1))) # (!\inst1|cpu|Equal132~0_combout\ & 
-- ((\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	datab => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9),
	datac => \inst1|cpu|Equal132~0_combout\,
	combout => \inst1|cpu|d_writedata[25]~6_combout\);

-- Location: FF_X65_Y46_N9
\inst1|cpu|d_writedata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|d_writedata[25]~6_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|d_writedata\(9));

-- Location: LCCOMB_X63_Y51_N8
\inst1|timer|Equal6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|Equal6~3_combout\ = (\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(44) & (!\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(43) & \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(42)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(44),
	datac => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(43),
	datad => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(42),
	combout => \inst1|timer|Equal6~3_combout\);

-- Location: FF_X59_Y52_N9
\inst1|timer|counter_snapshot[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst1|timer|internal_counter\(17),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|counter_snapshot\(17));

-- Location: LCCOMB_X59_Y52_N2
\inst1|timer|counter_snapshot[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|counter_snapshot[1]~2_combout\ = !\inst1|timer|internal_counter\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|timer|internal_counter\(1),
	combout => \inst1|timer|counter_snapshot[1]~2_combout\);

-- Location: FF_X59_Y52_N3
\inst1|timer|counter_snapshot[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|timer|counter_snapshot[1]~2_combout\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst1|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|counter_snapshot\(1));

-- Location: LCCOMB_X59_Y52_N8
\inst1|timer|read_mux_out[1]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out[1]~17_combout\ = (\inst1|timer|Equal6~3_combout\ & ((\inst1|timer|counter_snapshot\(17)) # ((\inst1|timer|Equal6~4_combout\ & \inst1|timer|counter_snapshot\(1))))) # (!\inst1|timer|Equal6~3_combout\ & 
-- (\inst1|timer|Equal6~4_combout\ & ((\inst1|timer|counter_snapshot\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|Equal6~3_combout\,
	datab => \inst1|timer|Equal6~4_combout\,
	datac => \inst1|timer|counter_snapshot\(17),
	datad => \inst1|timer|counter_snapshot\(1),
	combout => \inst1|timer|read_mux_out[1]~17_combout\);

-- Location: LCCOMB_X58_Y52_N0
\inst1|timer|Equal6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|Equal6~0_combout\ = (!\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(44) & !\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(43))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(44),
	datad => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(43),
	combout => \inst1|timer|Equal6~0_combout\);

-- Location: LCCOMB_X60_Y52_N0
\inst1|timer|read_mux_out[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out[1]~18_combout\ = (\inst1|timer|Equal6~0_combout\ & ((\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(42) & (\inst1|timer|control_register\(1))) # (!\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(42) & 
-- ((\inst1|timer|counter_is_running~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|control_register\(1),
	datab => \inst1|timer|Equal6~0_combout\,
	datac => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(42),
	datad => \inst1|timer|counter_is_running~q\,
	combout => \inst1|timer|read_mux_out[1]~18_combout\);

-- Location: LCCOMB_X61_Y52_N12
\inst1|timer|read_mux_out[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out[1]~16_combout\ = (\inst1|timer|Equal6~1_combout\ & ((\inst1|timer|period_h_register\(1)) # ((\inst1|timer|Equal6~2_combout\ & !\inst1|timer|period_l_register\(1))))) # (!\inst1|timer|Equal6~1_combout\ & 
-- (\inst1|timer|Equal6~2_combout\ & ((!\inst1|timer|period_l_register\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|Equal6~1_combout\,
	datab => \inst1|timer|Equal6~2_combout\,
	datac => \inst1|timer|period_h_register\(1),
	datad => \inst1|timer|period_l_register\(1),
	combout => \inst1|timer|read_mux_out[1]~16_combout\);

-- Location: LCCOMB_X60_Y52_N4
\inst1|timer|read_mux_out[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out\(1) = (\inst1|timer|read_mux_out[1]~17_combout\) # ((\inst1|timer|read_mux_out[1]~18_combout\) # (\inst1|timer|read_mux_out[1]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|read_mux_out[1]~17_combout\,
	datab => \inst1|timer|read_mux_out[1]~18_combout\,
	datac => \inst1|timer|read_mux_out[1]~16_combout\,
	combout => \inst1|timer|read_mux_out\(1));

-- Location: FF_X60_Y52_N5
\inst1|timer|readdata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|timer|read_mux_out\(1),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|readdata\(1));

-- Location: FF_X60_Y52_N31
\inst1|mm_interconnect_1|timer_s1_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst1|timer|readdata\(1),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_1|timer_s1_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X60_Y52_N30
\inst1|mm_interconnect_1|rsp_xbar_mux|src_payload~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_1|rsp_xbar_mux|src_payload~3_combout\ = (\inst1|mm_interconnect_1|timer_s1_translator|av_readdata_pre\(1) & \inst1|mm_interconnect_1|timer_s1_translator|read_latency_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|mm_interconnect_1|timer_s1_translator|av_readdata_pre\(1),
	datad => \inst1|mm_interconnect_1|timer_s1_translator|read_latency_shift_reg\(0),
	combout => \inst1|mm_interconnect_1|rsp_xbar_mux|src_payload~3_combout\);

-- Location: LCCOMB_X63_Y45_N22
\inst1|cpu|av_ld_byte0_data_nxt[5]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte0_data_nxt[5]~23_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst1|sdram|za_data\(5)) # ((\inst1|clock_crossing_bridge|rsp_fifo|out_valid~q\ & 
-- \inst1|clock_crossing_bridge|rsp_fifo|out_payload\(5))))) # (!\inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & (\inst1|clock_crossing_bridge|rsp_fifo|out_valid~q\ & ((\inst1|clock_crossing_bridge|rsp_fifo|out_payload\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \inst1|clock_crossing_bridge|rsp_fifo|out_valid~q\,
	datac => \inst1|sdram|za_data\(5),
	datad => \inst1|clock_crossing_bridge|rsp_fifo|out_payload\(5),
	combout => \inst1|cpu|av_ld_byte0_data_nxt[5]~23_combout\);

-- Location: LCCOMB_X63_Y47_N22
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~10_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(19)))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(8),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(19),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~10_combout\);

-- Location: FF_X63_Y47_N23
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(5));

-- Location: FF_X63_Y47_N19
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(5),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X65_Y53_N14
\inst1|jtag_uart|av_readdata[5]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|av_readdata[5]~3_combout\ = (\inst1|jtag_uart|read_0~q\ & \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|jtag_uart|read_0~q\,
	datad => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(5),
	combout => \inst1|jtag_uart|av_readdata[5]~3_combout\);

-- Location: FF_X65_Y53_N15
\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|jtag_uart|av_readdata[5]~3_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(5));

-- Location: FF_X65_Y53_N13
\inst1|led_out|data_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|cpu|d_writedata\(5),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|led_out|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|led_out|data_out\(5));

-- Location: LCCOMB_X65_Y53_N24
\inst1|led_out|readdata[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|led_out|readdata\(5) = (!\inst1|cpu|W_alu_result\(3) & (!\inst1|cpu|W_alu_result\(2) & \inst1|led_out|data_out\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|W_alu_result\(3),
	datac => \inst1|cpu|W_alu_result\(2),
	datad => \inst1|led_out|data_out\(5),
	combout => \inst1|led_out|readdata\(5));

-- Location: FF_X65_Y53_N25
\inst1|mm_interconnect_0|led_out_s1_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|led_out|readdata\(5),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|led_out_s1_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X65_Y53_N18
\inst1|cpu|av_ld_byte0_data_nxt[5]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte0_data_nxt[5]~22_combout\ = (\inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg\(0) & ((\inst1|mm_interconnect_0|led_out_s1_translator|av_readdata_pre\(5)) # 
-- ((\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(5))))) # 
-- (!\inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg\(0) & (\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg\(0),
	datab => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(5),
	datad => \inst1|mm_interconnect_0|led_out_s1_translator|av_readdata_pre\(5),
	combout => \inst1|cpu|av_ld_byte0_data_nxt[5]~22_combout\);

-- Location: LCCOMB_X63_Y47_N18
\inst1|cpu|av_ld_byte0_data_nxt[5]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte0_data_nxt[5]~44_combout\ = (\inst1|cpu|av_ld_byte0_data_nxt[5]~22_combout\) # ((\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- (!\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\ & \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\,
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(5),
	datad => \inst1|cpu|av_ld_byte0_data_nxt[5]~22_combout\,
	combout => \inst1|cpu|av_ld_byte0_data_nxt[5]~44_combout\);

-- Location: LCCOMB_X63_Y45_N26
\inst1|cpu|av_ld_byte0_data_nxt[5]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte0_data_nxt[5]~24_combout\ = (\inst1|cpu|av_ld_rshift8~1_combout\ & (((\inst1|cpu|av_ld_byte1_data\(5))))) # (!\inst1|cpu|av_ld_rshift8~1_combout\ & ((\inst1|cpu|av_ld_byte0_data_nxt[5]~23_combout\) # 
-- ((\inst1|cpu|av_ld_byte0_data_nxt[5]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|av_ld_byte0_data_nxt[5]~23_combout\,
	datab => \inst1|cpu|av_ld_byte1_data\(5),
	datac => \inst1|cpu|av_ld_rshift8~1_combout\,
	datad => \inst1|cpu|av_ld_byte0_data_nxt[5]~44_combout\,
	combout => \inst1|cpu|av_ld_byte0_data_nxt[5]~24_combout\);

-- Location: FF_X63_Y45_N27
\inst1|cpu|av_ld_byte0_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|av_ld_byte0_data_nxt[5]~24_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|av_ld_byte0_data[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|av_ld_byte0_data\(5));

-- Location: LCCOMB_X63_Y45_N4
\inst1|cpu|W_rf_wr_data[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_rf_wr_data[5]~2_combout\ = (\inst1|cpu|R_ctrl_ld~q\ & (\inst1|cpu|av_ld_byte0_data\(5))) # (!\inst1|cpu|R_ctrl_ld~q\ & (((!\inst1|cpu|E_alu_result~6_combout\ & \inst1|cpu|W_alu_result\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|av_ld_byte0_data\(5),
	datab => \inst1|cpu|E_alu_result~6_combout\,
	datac => \inst1|cpu|W_alu_result\(5),
	datad => \inst1|cpu|R_ctrl_ld~q\,
	combout => \inst1|cpu|W_rf_wr_data[5]~2_combout\);

-- Location: LCCOMB_X65_Y45_N16
\inst1|cpu|d_writedata[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|d_writedata[3]~feeder_combout\ = \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	combout => \inst1|cpu|d_writedata[3]~feeder_combout\);

-- Location: FF_X65_Y45_N17
\inst1|cpu|d_writedata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|d_writedata[3]~feeder_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|d_writedata\(3));

-- Location: FF_X60_Y52_N11
\inst1|timer|control_register[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(5),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|timer|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|control_register\(0));

-- Location: FF_X59_Y52_N19
\inst1|timer|delayed_unxcounter_is_zeroxx0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|timer|Equal0~10_combout\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|delayed_unxcounter_is_zeroxx0~q\);

-- Location: LCCOMB_X58_Y52_N4
\inst1|timer|status_wr_strobe~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|status_wr_strobe~2_combout\ = (!\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(42) & (!\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(44) & (\inst1|timer|period_l_wr_strobe~3_combout\ & 
-- !\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(43))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(42),
	datab => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(44),
	datac => \inst1|timer|period_l_wr_strobe~3_combout\,
	datad => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(43),
	combout => \inst1|timer|status_wr_strobe~2_combout\);

-- Location: LCCOMB_X59_Y52_N24
\inst1|timer|timeout_occurred~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|timeout_occurred~0_combout\ = (!\inst1|timer|status_wr_strobe~2_combout\ & ((\inst1|timer|timeout_occurred~q\) # ((!\inst1|timer|delayed_unxcounter_is_zeroxx0~q\ & \inst1|timer|Equal0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|delayed_unxcounter_is_zeroxx0~q\,
	datab => \inst1|timer|status_wr_strobe~2_combout\,
	datac => \inst1|timer|timeout_occurred~q\,
	datad => \inst1|timer|Equal0~10_combout\,
	combout => \inst1|timer|timeout_occurred~0_combout\);

-- Location: FF_X59_Y52_N25
\inst1|timer|timeout_occurred\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|timer|timeout_occurred~0_combout\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|timeout_occurred~q\);

-- Location: LCCOMB_X60_Y52_N10
\inst1|timer|read_mux_out[0]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out[0]~21_combout\ = (\inst1|timer|Equal6~0_combout\ & ((\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(42) & (\inst1|timer|control_register\(0))) # (!\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(42) & 
-- ((\inst1|timer|timeout_occurred~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(42),
	datab => \inst1|timer|Equal6~0_combout\,
	datac => \inst1|timer|control_register\(0),
	datad => \inst1|timer|timeout_occurred~q\,
	combout => \inst1|timer|read_mux_out[0]~21_combout\);

-- Location: LCCOMB_X61_Y52_N0
\inst1|timer|read_mux_out[0]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out[0]~19_combout\ = (\inst1|timer|Equal6~1_combout\ & ((\inst1|timer|period_h_register\(0)) # ((\inst1|timer|Equal6~2_combout\ & !\inst1|timer|period_l_register\(0))))) # (!\inst1|timer|Equal6~1_combout\ & 
-- (\inst1|timer|Equal6~2_combout\ & ((!\inst1|timer|period_l_register\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|Equal6~1_combout\,
	datab => \inst1|timer|Equal6~2_combout\,
	datac => \inst1|timer|period_h_register\(0),
	datad => \inst1|timer|period_l_register\(0),
	combout => \inst1|timer|read_mux_out[0]~19_combout\);

-- Location: LCCOMB_X59_Y52_N30
\inst1|timer|counter_snapshot[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|counter_snapshot[0]~3_combout\ = !\inst1|timer|internal_counter\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|timer|internal_counter\(0),
	combout => \inst1|timer|counter_snapshot[0]~3_combout\);

-- Location: FF_X59_Y52_N31
\inst1|timer|counter_snapshot[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|timer|counter_snapshot[0]~3_combout\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst1|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|counter_snapshot\(0));

-- Location: FF_X59_Y52_N21
\inst1|timer|counter_snapshot[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst1|timer|internal_counter\(16),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|counter_snapshot\(16));

-- Location: LCCOMB_X59_Y52_N20
\inst1|timer|read_mux_out[0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out[0]~20_combout\ = (\inst1|timer|counter_snapshot\(0) & ((\inst1|timer|Equal6~4_combout\) # ((\inst1|timer|counter_snapshot\(16) & \inst1|timer|Equal6~3_combout\)))) # (!\inst1|timer|counter_snapshot\(0) & 
-- (((\inst1|timer|counter_snapshot\(16) & \inst1|timer|Equal6~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|counter_snapshot\(0),
	datab => \inst1|timer|Equal6~4_combout\,
	datac => \inst1|timer|counter_snapshot\(16),
	datad => \inst1|timer|Equal6~3_combout\,
	combout => \inst1|timer|read_mux_out[0]~20_combout\);

-- Location: LCCOMB_X60_Y52_N22
\inst1|timer|read_mux_out[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|read_mux_out\(0) = (\inst1|timer|read_mux_out[0]~21_combout\) # ((\inst1|timer|read_mux_out[0]~19_combout\) # (\inst1|timer|read_mux_out[0]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|timer|read_mux_out[0]~21_combout\,
	datab => \inst1|timer|read_mux_out[0]~19_combout\,
	datac => \inst1|timer|read_mux_out[0]~20_combout\,
	combout => \inst1|timer|read_mux_out\(0));

-- Location: FF_X60_Y52_N23
\inst1|timer|readdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|timer|read_mux_out\(0),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|timer|readdata\(0));

-- Location: FF_X60_Y52_N21
\inst1|mm_interconnect_1|timer_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst1|timer|readdata\(0),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_1|timer_s1_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X60_Y52_N20
\inst1|mm_interconnect_1|rsp_xbar_mux|src_payload~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_1|rsp_xbar_mux|src_payload~4_combout\ = (\inst1|mm_interconnect_1|timer_s1_translator|av_readdata_pre\(0) & \inst1|mm_interconnect_1|timer_s1_translator|read_latency_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|mm_interconnect_1|timer_s1_translator|av_readdata_pre\(0),
	datad => \inst1|mm_interconnect_1|timer_s1_translator|read_latency_shift_reg\(0),
	combout => \inst1|mm_interconnect_1|rsp_xbar_mux|src_payload~4_combout\);

-- Location: IOIBUF_X0_Y29_N22
\SDRAM_DQ[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SDRAM_DQ(4),
	o => \SDRAM_DQ[4]~input_o\);

-- Location: FF_X0_Y29_N24
\inst1|sdram|za_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \SDRAM_DQ[4]~input_o\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|za_data\(4));

-- Location: LCCOMB_X60_Y47_N20
\inst1|cpu|av_ld_byte0_data_nxt[4]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte0_data_nxt[4]~26_combout\ = (\inst1|clock_crossing_bridge|rsp_fifo|out_valid~q\ & ((\inst1|clock_crossing_bridge|rsp_fifo|out_payload\(4)) # ((\inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & 
-- \inst1|sdram|za_data\(4))))) # (!\inst1|clock_crossing_bridge|rsp_fifo|out_valid~q\ & (((\inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & \inst1|sdram|za_data\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|clock_crossing_bridge|rsp_fifo|out_valid~q\,
	datab => \inst1|clock_crossing_bridge|rsp_fifo|out_payload\(4),
	datac => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datad => \inst1|sdram|za_data\(4),
	combout => \inst1|cpu|av_ld_byte0_data_nxt[4]~26_combout\);

-- Location: LCCOMB_X65_Y51_N0
\inst1|jtag_uart|av_readdata[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|av_readdata[4]~4_combout\ = (\inst1|jtag_uart|read_0~q\ & \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|read_0~q\,
	datad => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(4),
	combout => \inst1|jtag_uart|av_readdata[4]~4_combout\);

-- Location: FF_X65_Y51_N1
\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|jtag_uart|av_readdata[4]~4_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X65_Y51_N8
\inst1|led_out|data_out[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|led_out|data_out[4]~feeder_combout\ = \inst1|cpu|d_writedata\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|d_writedata\(4),
	combout => \inst1|led_out|data_out[4]~feeder_combout\);

-- Location: FF_X65_Y51_N9
\inst1|led_out|data_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|led_out|data_out[4]~feeder_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|led_out|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|led_out|data_out\(4));

-- Location: LCCOMB_X65_Y51_N10
\inst1|led_out|readdata[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|led_out|readdata\(4) = (!\inst1|cpu|W_alu_result\(3) & (\inst1|led_out|data_out\(4) & !\inst1|cpu|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_alu_result\(3),
	datab => \inst1|led_out|data_out\(4),
	datac => \inst1|cpu|W_alu_result\(2),
	combout => \inst1|led_out|readdata\(4));

-- Location: FF_X65_Y51_N11
\inst1|mm_interconnect_0|led_out_s1_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|led_out|readdata\(4),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|led_out_s1_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X65_Y51_N4
\inst1|cpu|av_ld_byte0_data_nxt[4]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte0_data_nxt[4]~25_combout\ = (\inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg\(0) & ((\inst1|mm_interconnect_0|led_out_s1_translator|av_readdata_pre\(4)) # 
-- ((\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(4) & \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))) # 
-- (!\inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg\(0) & (\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(4) & 
-- (\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg\(0),
	datab => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(4),
	datac => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datad => \inst1|mm_interconnect_0|led_out_s1_translator|av_readdata_pre\(4),
	combout => \inst1|cpu|av_ld_byte0_data_nxt[4]~25_combout\);

-- Location: LCCOMB_X63_Y47_N30
\inst1|cpu|av_ld_byte0_data_nxt[4]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte0_data_nxt[4]~45_combout\ = (\inst1|cpu|av_ld_byte0_data_nxt[4]~25_combout\) # ((\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- (!\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\ & \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\,
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(4),
	datad => \inst1|cpu|av_ld_byte0_data_nxt[4]~25_combout\,
	combout => \inst1|cpu|av_ld_byte0_data_nxt[4]~45_combout\);

-- Location: LCCOMB_X62_Y46_N10
\inst1|cpu|av_ld_byte0_data_nxt[4]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte0_data_nxt[4]~27_combout\ = (\inst1|cpu|av_ld_rshift8~1_combout\ & (((\inst1|cpu|av_ld_byte1_data\(4))))) # (!\inst1|cpu|av_ld_rshift8~1_combout\ & ((\inst1|cpu|av_ld_byte0_data_nxt[4]~26_combout\) # 
-- ((\inst1|cpu|av_ld_byte0_data_nxt[4]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|av_ld_byte0_data_nxt[4]~26_combout\,
	datab => \inst1|cpu|av_ld_byte1_data\(4),
	datac => \inst1|cpu|av_ld_byte0_data_nxt[4]~45_combout\,
	datad => \inst1|cpu|av_ld_rshift8~1_combout\,
	combout => \inst1|cpu|av_ld_byte0_data_nxt[4]~27_combout\);

-- Location: FF_X62_Y46_N11
\inst1|cpu|av_ld_byte0_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|av_ld_byte0_data_nxt[4]~27_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|av_ld_byte0_data[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|av_ld_byte0_data\(4));

-- Location: LCCOMB_X61_Y46_N6
\inst1|cpu|W_rf_wr_data[4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_rf_wr_data[4]~3_combout\ = (\inst1|cpu|R_ctrl_ld~q\ & (\inst1|cpu|av_ld_byte0_data\(4))) # (!\inst1|cpu|R_ctrl_ld~q\ & (((!\inst1|cpu|E_alu_result~6_combout\ & \inst1|cpu|W_alu_result\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_ctrl_ld~q\,
	datab => \inst1|cpu|av_ld_byte0_data\(4),
	datac => \inst1|cpu|E_alu_result~6_combout\,
	datad => \inst1|cpu|W_alu_result\(4),
	combout => \inst1|cpu|W_rf_wr_data[4]~3_combout\);

-- Location: LCCOMB_X61_Y44_N28
\inst1|cpu|E_st_data[16]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_st_data[16]~7_combout\ = (\inst1|cpu|D_iw\(4) & (\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(16))) # (!\inst1|cpu|D_iw\(4) & ((\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|D_iw\(4),
	datac => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(16),
	datad => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	combout => \inst1|cpu|E_st_data[16]~7_combout\);

-- Location: FF_X61_Y44_N29
\inst1|cpu|d_writedata[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_st_data[16]~7_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|d_writedata\(16));

-- Location: LCCOMB_X61_Y44_N14
\inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~3_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \inst1|cpu|d_writedata\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \inst1|cpu|d_writedata\(16),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~3_combout\);

-- Location: FF_X61_Y44_N15
\inst1|cpu|the_SoC_cpu_nios2_oci|writedata[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(16));

-- Location: LCCOMB_X63_Y53_N20
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable[16]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable[16]~0_combout\ = !\inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(16),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable[16]~0_combout\);

-- Location: FF_X63_Y53_N21
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable[16]~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(16));

-- Location: LCCOMB_X63_Y50_N0
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~1_combout\ & (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(16) 
-- & (\inst1|cpu|the_SoC_cpu_nios2_oci|address\(0) & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~1_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(16),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(0),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~0_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout\);

-- Location: LCCOMB_X63_Y50_N24
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|readdata[16]~feeder_combout\ = \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata[16]~feeder_combout\);

-- Location: FF_X63_Y50_N25
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata[16]~feeder_combout\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16),
	sload => \inst1|cpu|the_SoC_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(16));

-- Location: FF_X62_Y48_N13
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(16),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(16));

-- Location: LCCOMB_X60_Y47_N10
\inst1|mm_interconnect_0|rsp_xbar_mux|src_payload~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux|src_payload~6_combout\ = (\inst1|sdram|za_valid~q\ & (\inst1|sdram|za_data\(16) & \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|za_valid~q\,
	datab => \inst1|sdram|za_data\(16),
	datac => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\,
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux|src_payload~6_combout\);

-- Location: LCCOMB_X62_Y48_N6
\inst1|cpu|F_iw[16]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[16]~28_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_mux|src_payload~6_combout\) # (((\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(16) & \inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\)) # 
-- (!\inst1|cpu|D_iw[9]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(16),
	datab => \inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datac => \inst1|mm_interconnect_0|rsp_xbar_mux|src_payload~6_combout\,
	datad => \inst1|cpu|D_iw[9]~1_combout\,
	combout => \inst1|cpu|F_iw[16]~28_combout\);

-- Location: FF_X62_Y48_N7
\inst1|cpu|D_iw[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|F_iw[16]~28_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|D_iw\(16));

-- Location: LCCOMB_X67_Y44_N4
\inst1|cpu|E_src1[12]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_src1[12]~16_combout\ = (\inst1|cpu|R_src1~10_combout\ & ((\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(12)))) # (!\inst1|cpu|R_src1~10_combout\ & (\inst1|cpu|D_iw\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(16),
	datab => \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(12),
	datad => \inst1|cpu|R_src1~10_combout\,
	combout => \inst1|cpu|E_src1[12]~16_combout\);

-- Location: FF_X67_Y44_N5
\inst1|cpu|E_src1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_src1[12]~16_combout\,
	asdata => \inst1|cpu|F_pc_plus_one[10]~20_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|R_src1~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src1\(12));

-- Location: LCCOMB_X70_Y43_N14
\inst1|cpu|W_alu_result[12]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[12]~30_combout\ = (\inst1|cpu|R_ctrl_logic~q\ & (\inst1|cpu|E_logic_result[12]~1_combout\)) # (!\inst1|cpu|R_ctrl_logic~q\ & ((!\inst1|cpu|E_alu_sub~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_ctrl_logic~q\,
	datab => \inst1|cpu|E_logic_result[12]~1_combout\,
	datac => \inst1|cpu|E_alu_sub~q\,
	combout => \inst1|cpu|W_alu_result[12]~30_combout\);

-- Location: LCCOMB_X70_Y43_N10
\inst1|cpu|W_alu_result[12]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[12]~16_combout\ = (\inst1|cpu|W_alu_result[12]~30_combout\ & (((\inst1|cpu|R_ctrl_logic~q\) # (\inst1|cpu|Add2~24_combout\)))) # (!\inst1|cpu|W_alu_result[12]~30_combout\ & (\inst1|cpu|Add1~24_combout\ & 
-- (!\inst1|cpu|R_ctrl_logic~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Add1~24_combout\,
	datab => \inst1|cpu|W_alu_result[12]~30_combout\,
	datac => \inst1|cpu|R_ctrl_logic~q\,
	datad => \inst1|cpu|Add2~24_combout\,
	combout => \inst1|cpu|W_alu_result[12]~16_combout\);

-- Location: LCCOMB_X67_Y46_N26
\inst1|cpu|W_alu_result[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[12]~feeder_combout\ = \inst1|cpu|W_alu_result[12]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|W_alu_result[12]~16_combout\,
	combout => \inst1|cpu|W_alu_result[12]~feeder_combout\);

-- Location: FF_X67_Y46_N27
\inst1|cpu|W_alu_result[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|W_alu_result[12]~feeder_combout\,
	asdata => \inst1|cpu|E_shift_rot_result\(12),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|E_alu_result~6_combout\,
	sload => \inst1|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|W_alu_result\(12));

-- Location: LCCOMB_X67_Y46_N18
\inst1|mm_interconnect_0|addr_router_001|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|addr_router_001|Equal1~1_combout\ = (\inst1|cpu|W_alu_result\(12)) # (\inst1|cpu|W_alu_result\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|cpu|W_alu_result\(12),
	datad => \inst1|cpu|W_alu_result\(24),
	combout => \inst1|mm_interconnect_0|addr_router_001|Equal1~1_combout\);

-- Location: LCCOMB_X66_Y46_N12
\inst1|mm_interconnect_0|addr_router_001|Equal1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|addr_router_001|Equal1~2_combout\ = (\inst1|mm_interconnect_0|addr_router_001|Equal2~4_combout\ & (!\inst1|cpu|W_alu_result\(10) & !\inst1|cpu|W_alu_result\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|addr_router_001|Equal2~4_combout\,
	datac => \inst1|cpu|W_alu_result\(10),
	datad => \inst1|cpu|W_alu_result\(11),
	combout => \inst1|mm_interconnect_0|addr_router_001|Equal1~2_combout\);

-- Location: LCCOMB_X67_Y49_N14
\inst1|clock_crossing_bridge|cmd_fifo|next_in_wr_ptr~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|clock_crossing_bridge|cmd_fifo|next_in_wr_ptr~3_combout\ = (!\inst1|mm_interconnect_0|addr_router_001|Equal1~1_combout\ & (\inst1|clock_crossing_bridge|cmd_fifo|next_in_wr_ptr~2_combout\ & (\inst1|mm_interconnect_0|addr_router_001|Equal1~2_combout\ 
-- & !\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|addr_router_001|Equal1~1_combout\,
	datab => \inst1|clock_crossing_bridge|cmd_fifo|next_in_wr_ptr~2_combout\,
	datac => \inst1|mm_interconnect_0|addr_router_001|Equal1~2_combout\,
	datad => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(8),
	combout => \inst1|clock_crossing_bridge|cmd_fifo|next_in_wr_ptr~3_combout\);

-- Location: LCCOMB_X67_Y49_N4
\inst1|clock_crossing_bridge|cmd_fifo|next_in_wr_ptr[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|clock_crossing_bridge|cmd_fifo|next_in_wr_ptr[1]~5_combout\ = \inst1|clock_crossing_bridge|cmd_fifo|in_wr_ptr\(1) $ (((\inst1|clock_crossing_bridge|s0_cmd_valid~combout\ & (\inst1|clock_crossing_bridge|cmd_fifo|next_in_wr_ptr~3_combout\ & 
-- \inst1|clock_crossing_bridge|cmd_fifo|in_wr_ptr\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|clock_crossing_bridge|s0_cmd_valid~combout\,
	datab => \inst1|clock_crossing_bridge|cmd_fifo|next_in_wr_ptr~3_combout\,
	datac => \inst1|clock_crossing_bridge|cmd_fifo|in_wr_ptr\(1),
	datad => \inst1|clock_crossing_bridge|cmd_fifo|in_wr_ptr\(0),
	combout => \inst1|clock_crossing_bridge|cmd_fifo|next_in_wr_ptr[1]~5_combout\);

-- Location: FF_X67_Y49_N3
\inst1|clock_crossing_bridge|cmd_fifo|in_wr_ptr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|clock_crossing_bridge|cmd_fifo|next_in_wr_ptr[2]~6_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|clock_crossing_bridge|cmd_fifo|in_wr_ptr\(2));

-- Location: LCCOMB_X67_Y49_N2
\inst1|clock_crossing_bridge|cmd_fifo|next_in_wr_ptr[2]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|clock_crossing_bridge|cmd_fifo|next_in_wr_ptr[2]~6_combout\ = \inst1|clock_crossing_bridge|cmd_fifo|in_wr_ptr\(2) $ (((\inst1|clock_crossing_bridge|cmd_fifo|next_in_wr_ptr~7_combout\ & (\inst1|clock_crossing_bridge|cmd_fifo|in_wr_ptr\(1) & 
-- \inst1|clock_crossing_bridge|cmd_fifo|in_wr_ptr\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|clock_crossing_bridge|cmd_fifo|next_in_wr_ptr~7_combout\,
	datab => \inst1|clock_crossing_bridge|cmd_fifo|in_wr_ptr\(1),
	datac => \inst1|clock_crossing_bridge|cmd_fifo|in_wr_ptr\(2),
	datad => \inst1|clock_crossing_bridge|cmd_fifo|in_wr_ptr\(0),
	combout => \inst1|clock_crossing_bridge|cmd_fifo|next_in_wr_ptr[2]~6_combout\);

-- Location: LCCOMB_X68_Y49_N0
\inst1|clock_crossing_bridge|cmd_fifo|Add1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|clock_crossing_bridge|cmd_fifo|Add1~1_combout\ = \inst1|clock_crossing_bridge|cmd_fifo|out_rd_ptr\(2) $ (((\inst1|clock_crossing_bridge|cmd_fifo|out_rd_ptr\(0) & \inst1|clock_crossing_bridge|cmd_fifo|out_rd_ptr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|clock_crossing_bridge|cmd_fifo|out_rd_ptr\(0),
	datac => \inst1|clock_crossing_bridge|cmd_fifo|out_rd_ptr\(1),
	datad => \inst1|clock_crossing_bridge|cmd_fifo|out_rd_ptr\(2),
	combout => \inst1|clock_crossing_bridge|cmd_fifo|Add1~1_combout\);

-- Location: LCCOMB_X68_Y49_N30
\inst1|clock_crossing_bridge|cmd_fifo|next_out_rd_ptr[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|clock_crossing_bridge|cmd_fifo|next_out_rd_ptr[2]~0_combout\ = (\inst1|clock_crossing_bridge|cmd_fifo|internal_out_ready~2_combout\ & ((\inst1|clock_crossing_bridge|cmd_fifo|empty~q\ & ((\inst1|clock_crossing_bridge|cmd_fifo|Add1~1_combout\))) # 
-- (!\inst1|clock_crossing_bridge|cmd_fifo|empty~q\ & (\inst1|clock_crossing_bridge|cmd_fifo|out_rd_ptr\(2))))) # (!\inst1|clock_crossing_bridge|cmd_fifo|internal_out_ready~2_combout\ & (((\inst1|clock_crossing_bridge|cmd_fifo|out_rd_ptr\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|clock_crossing_bridge|cmd_fifo|internal_out_ready~2_combout\,
	datab => \inst1|clock_crossing_bridge|cmd_fifo|empty~q\,
	datac => \inst1|clock_crossing_bridge|cmd_fifo|out_rd_ptr\(2),
	datad => \inst1|clock_crossing_bridge|cmd_fifo|Add1~1_combout\,
	combout => \inst1|clock_crossing_bridge|cmd_fifo|next_out_rd_ptr[2]~0_combout\);

-- Location: FF_X68_Y49_N31
\inst1|clock_crossing_bridge|cmd_fifo|out_rd_ptr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|clock_crossing_bridge|cmd_fifo|next_out_rd_ptr[2]~0_combout\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|clock_crossing_bridge|cmd_fifo|out_rd_ptr\(2));

-- Location: LCCOMB_X68_Y49_N4
\inst1|clock_crossing_bridge|cmd_fifo|bin2gray~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|clock_crossing_bridge|cmd_fifo|bin2gray~0_combout\ = \inst1|clock_crossing_bridge|cmd_fifo|out_rd_ptr\(1) $ (\inst1|clock_crossing_bridge|cmd_fifo|out_rd_ptr\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|clock_crossing_bridge|cmd_fifo|out_rd_ptr\(1),
	datad => \inst1|clock_crossing_bridge|cmd_fifo|out_rd_ptr\(2),
	combout => \inst1|clock_crossing_bridge|cmd_fifo|bin2gray~0_combout\);

-- Location: FF_X68_Y49_N5
\inst1|clock_crossing_bridge|cmd_fifo|out_rd_ptr_gray[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|clock_crossing_bridge|cmd_fifo|bin2gray~0_combout\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|clock_crossing_bridge|cmd_fifo|out_rd_ptr_gray\(1));

-- Location: LCCOMB_X68_Y49_N8
\inst1|clock_crossing_bridge|cmd_fifo|read_crosser|sync[1].u|din_s1~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|clock_crossing_bridge|cmd_fifo|read_crosser|sync[1].u|din_s1~feeder_combout\ = \inst1|clock_crossing_bridge|cmd_fifo|out_rd_ptr_gray\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|clock_crossing_bridge|cmd_fifo|out_rd_ptr_gray\(1),
	combout => \inst1|clock_crossing_bridge|cmd_fifo|read_crosser|sync[1].u|din_s1~feeder_combout\);

-- Location: FF_X68_Y49_N9
\inst1|clock_crossing_bridge|cmd_fifo|read_crosser|sync[1].u|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|clock_crossing_bridge|cmd_fifo|read_crosser|sync[1].u|din_s1~feeder_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|clock_crossing_bridge|cmd_fifo|read_crosser|sync[1].u|din_s1~q\);

-- Location: FF_X67_Y49_N1
\inst1|clock_crossing_bridge|cmd_fifo|read_crosser|sync[1].u|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|clock_crossing_bridge|cmd_fifo|read_crosser|sync[1].u|din_s1~q\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|clock_crossing_bridge|cmd_fifo|read_crosser|sync[1].u|dreg\(0));

-- Location: FF_X67_Y49_N25
\inst1|clock_crossing_bridge|cmd_fifo|out_rd_ptr_gray[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst1|clock_crossing_bridge|cmd_fifo|out_rd_ptr\(2),
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|clock_crossing_bridge|cmd_fifo|out_rd_ptr_gray\(2));

-- Location: LCCOMB_X67_Y49_N22
\inst1|clock_crossing_bridge|cmd_fifo|read_crosser|sync[2].u|din_s1~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|clock_crossing_bridge|cmd_fifo|read_crosser|sync[2].u|din_s1~feeder_combout\ = \inst1|clock_crossing_bridge|cmd_fifo|out_rd_ptr_gray\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|clock_crossing_bridge|cmd_fifo|out_rd_ptr_gray\(2),
	combout => \inst1|clock_crossing_bridge|cmd_fifo|read_crosser|sync[2].u|din_s1~feeder_combout\);

-- Location: FF_X67_Y49_N23
\inst1|clock_crossing_bridge|cmd_fifo|read_crosser|sync[2].u|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|clock_crossing_bridge|cmd_fifo|read_crosser|sync[2].u|din_s1~feeder_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|clock_crossing_bridge|cmd_fifo|read_crosser|sync[2].u|din_s1~q\);

-- Location: FF_X67_Y49_N7
\inst1|clock_crossing_bridge|cmd_fifo|read_crosser|sync[2].u|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|clock_crossing_bridge|cmd_fifo|read_crosser|sync[2].u|din_s1~q\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|clock_crossing_bridge|cmd_fifo|read_crosser|sync[2].u|dreg\(0));

-- Location: LCCOMB_X67_Y49_N0
\inst1|clock_crossing_bridge|cmd_fifo|full~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|clock_crossing_bridge|cmd_fifo|full~0_combout\ = (\inst1|clock_crossing_bridge|cmd_fifo|next_in_wr_ptr[2]~6_combout\ & (!\inst1|clock_crossing_bridge|cmd_fifo|read_crosser|sync[2].u|dreg\(0) & 
-- (\inst1|clock_crossing_bridge|cmd_fifo|next_in_wr_ptr[1]~5_combout\ $ (!\inst1|clock_crossing_bridge|cmd_fifo|read_crosser|sync[1].u|dreg\(0))))) # (!\inst1|clock_crossing_bridge|cmd_fifo|next_in_wr_ptr[2]~6_combout\ & 
-- (\inst1|clock_crossing_bridge|cmd_fifo|read_crosser|sync[2].u|dreg\(0) & (\inst1|clock_crossing_bridge|cmd_fifo|next_in_wr_ptr[1]~5_combout\ $ (\inst1|clock_crossing_bridge|cmd_fifo|read_crosser|sync[1].u|dreg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|clock_crossing_bridge|cmd_fifo|next_in_wr_ptr[1]~5_combout\,
	datab => \inst1|clock_crossing_bridge|cmd_fifo|next_in_wr_ptr[2]~6_combout\,
	datac => \inst1|clock_crossing_bridge|cmd_fifo|read_crosser|sync[1].u|dreg\(0),
	datad => \inst1|clock_crossing_bridge|cmd_fifo|read_crosser|sync[2].u|dreg\(0),
	combout => \inst1|clock_crossing_bridge|cmd_fifo|full~0_combout\);

-- Location: LCCOMB_X68_Y49_N18
\inst1|clock_crossing_bridge|cmd_fifo|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|clock_crossing_bridge|cmd_fifo|Add1~0_combout\ = \inst1|clock_crossing_bridge|cmd_fifo|out_rd_ptr\(1) $ (\inst1|clock_crossing_bridge|cmd_fifo|out_rd_ptr\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|clock_crossing_bridge|cmd_fifo|out_rd_ptr\(1),
	datad => \inst1|clock_crossing_bridge|cmd_fifo|out_rd_ptr\(0),
	combout => \inst1|clock_crossing_bridge|cmd_fifo|Add1~0_combout\);

-- Location: FF_X68_Y49_N19
\inst1|clock_crossing_bridge|cmd_fifo|out_rd_ptr_gray[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|clock_crossing_bridge|cmd_fifo|Add1~0_combout\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|clock_crossing_bridge|cmd_fifo|out_rd_ptr_gray\(0));

-- Location: LCCOMB_X67_Y49_N28
\inst1|clock_crossing_bridge|cmd_fifo|read_crosser|sync[0].u|din_s1~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|clock_crossing_bridge|cmd_fifo|read_crosser|sync[0].u|din_s1~feeder_combout\ = \inst1|clock_crossing_bridge|cmd_fifo|out_rd_ptr_gray\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|clock_crossing_bridge|cmd_fifo|out_rd_ptr_gray\(0),
	combout => \inst1|clock_crossing_bridge|cmd_fifo|read_crosser|sync[0].u|din_s1~feeder_combout\);

-- Location: FF_X67_Y49_N29
\inst1|clock_crossing_bridge|cmd_fifo|read_crosser|sync[0].u|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|clock_crossing_bridge|cmd_fifo|read_crosser|sync[0].u|din_s1~feeder_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|clock_crossing_bridge|cmd_fifo|read_crosser|sync[0].u|din_s1~q\);

-- Location: LCCOMB_X67_Y49_N10
\inst1|clock_crossing_bridge|cmd_fifo|read_crosser|sync[0].u|dreg[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|clock_crossing_bridge|cmd_fifo|read_crosser|sync[0].u|dreg[0]~feeder_combout\ = \inst1|clock_crossing_bridge|cmd_fifo|read_crosser|sync[0].u|din_s1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|clock_crossing_bridge|cmd_fifo|read_crosser|sync[0].u|din_s1~q\,
	combout => \inst1|clock_crossing_bridge|cmd_fifo|read_crosser|sync[0].u|dreg[0]~feeder_combout\);

-- Location: FF_X67_Y49_N11
\inst1|clock_crossing_bridge|cmd_fifo|read_crosser|sync[0].u|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|clock_crossing_bridge|cmd_fifo|read_crosser|sync[0].u|dreg[0]~feeder_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|clock_crossing_bridge|cmd_fifo|read_crosser|sync[0].u|dreg\(0));

-- Location: LCCOMB_X67_Y49_N26
\inst1|clock_crossing_bridge|cmd_fifo|full~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|clock_crossing_bridge|cmd_fifo|full~1_combout\ = (\inst1|clock_crossing_bridge|cmd_fifo|full~0_combout\ & (\inst1|clock_crossing_bridge|cmd_fifo|next_in_wr_ptr[1]~5_combout\ $ (\inst1|clock_crossing_bridge|cmd_fifo|next_in_wr_ptr[0]~4_combout\ $ 
-- (!\inst1|clock_crossing_bridge|cmd_fifo|read_crosser|sync[0].u|dreg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|clock_crossing_bridge|cmd_fifo|next_in_wr_ptr[1]~5_combout\,
	datab => \inst1|clock_crossing_bridge|cmd_fifo|full~0_combout\,
	datac => \inst1|clock_crossing_bridge|cmd_fifo|next_in_wr_ptr[0]~4_combout\,
	datad => \inst1|clock_crossing_bridge|cmd_fifo|read_crosser|sync[0].u|dreg\(0),
	combout => \inst1|clock_crossing_bridge|cmd_fifo|full~1_combout\);

-- Location: FF_X67_Y49_N27
\inst1|clock_crossing_bridge|cmd_fifo|full\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|clock_crossing_bridge|cmd_fifo|full~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|clock_crossing_bridge|cmd_fifo|full~q\);

-- Location: LCCOMB_X67_Y49_N20
\inst1|clock_crossing_bridge|cmd_fifo|next_in_wr_ptr~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|clock_crossing_bridge|cmd_fifo|next_in_wr_ptr~2_combout\ = (!\inst1|clock_crossing_bridge|cmd_fifo|full~q\ & \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst1~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|clock_crossing_bridge|cmd_fifo|full~q\,
	datac => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst1~q\,
	combout => \inst1|clock_crossing_bridge|cmd_fifo|next_in_wr_ptr~2_combout\);

-- Location: LCCOMB_X67_Y48_N8
\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4_combout\ = (\inst1|cpu|d_read~q\ & 
-- (\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent|m0_write~2_combout\ & (\inst1|clock_crossing_bridge|cmd_fifo|next_in_wr_ptr~2_combout\ & !\inst1|mm_interconnect_0|cpu_data_master_translator|read_accepted~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|d_read~q\,
	datab => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent|m0_write~2_combout\,
	datac => \inst1|clock_crossing_bridge|cmd_fifo|next_in_wr_ptr~2_combout\,
	datad => \inst1|mm_interconnect_0|cpu_data_master_translator|read_accepted~q\,
	combout => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4_combout\);

-- Location: LCCOMB_X68_Y48_N16
\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ = (\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4_combout\) # 
-- ((\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # 
-- (!\inst1|clock_crossing_bridge|rsp_fifo|out_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4_combout\,
	datab => \inst1|clock_crossing_bridge|rsp_fifo|out_valid~q\,
	datac => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: FF_X68_Y48_N17
\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X68_Y48_N12
\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~1_combout\ = (\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4_combout\ & 
-- (\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))) # (!\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4_combout\ & 
-- ((\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4_combout\,
	datab => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2),
	combout => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~1_combout\);

-- Location: LCCOMB_X68_Y48_N18
\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0_combout\ = (!\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0)) # 
-- (!\inst1|clock_crossing_bridge|rsp_fifo|out_valid~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|clock_crossing_bridge|rsp_fifo|out_valid~q\,
	datad => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0_combout\);

-- Location: LCCOMB_X67_Y48_N4
\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]~2_combout\ = \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0_combout\ $ 
-- ((((!\inst1|clock_crossing_bridge|cmd_fifo|next_in_wr_ptr~2_combout\) # (!\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent|m0_write~2_combout\)) # 
-- (!\inst1|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000001111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout\,
	datab => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent|m0_write~2_combout\,
	datac => \inst1|clock_crossing_bridge|cmd_fifo|next_in_wr_ptr~2_combout\,
	datad => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0_combout\,
	combout => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]~2_combout\);

-- Location: FF_X68_Y48_N13
\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X68_Y48_N14
\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~5_combout\ = (\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4_combout\ & 
-- ((\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))) # (!\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4_combout\ & 
-- (\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4_combout\,
	datab => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3),
	datad => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~5_combout\);

-- Location: FF_X68_Y48_N15
\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~5_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2));

-- Location: LCCOMB_X68_Y48_N28
\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~7_combout\ = (\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4_combout\ & 
-- (\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2))) # (!\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4_combout\ & 
-- ((\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4_combout\,
	datac => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2),
	datad => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4),
	combout => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~7_combout\);

-- Location: FF_X68_Y48_N29
\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~7_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3));

-- Location: LCCOMB_X68_Y48_N2
\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~9_combout\ = (\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4_combout\ & 
-- ((\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3)))) # (!\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4_combout\ & 
-- (\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4_combout\,
	datab => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5),
	datad => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3),
	combout => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~9_combout\);

-- Location: FF_X68_Y48_N3
\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~9_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4));

-- Location: LCCOMB_X67_Y48_N24
\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~8_combout\ = (\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4_combout\ & 
-- ((\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4)))) # (!\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4_combout\ & 
-- (\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4_combout\,
	datac => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6),
	datad => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4),
	combout => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~8_combout\);

-- Location: FF_X67_Y48_N25
\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~8_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5));

-- Location: LCCOMB_X67_Y48_N14
\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~6_combout\ = (\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4_combout\ & 
-- ((\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5)))) # (!\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4_combout\ & 
-- (\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4_combout\,
	datab => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7),
	datad => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5),
	combout => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~6_combout\);

-- Location: FF_X67_Y48_N15
\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~6_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6));

-- Location: LCCOMB_X67_Y48_N2
\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~4_combout\ = (\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(8)) # 
-- ((\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6) & \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(8),
	datac => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6),
	datad => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4_combout\,
	combout => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~4_combout\);

-- Location: FF_X67_Y48_N3
\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~4_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7));

-- Location: LCCOMB_X67_Y48_N16
\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[8]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[8]~0_combout\ = (\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4_combout\ & 
-- ((\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0_combout\ & (\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7))) # 
-- (!\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0_combout\ & ((\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(8)))))) # 
-- (!\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4_combout\ & (((\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(8) & 
-- \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~4_combout\,
	datab => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7),
	datac => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(8),
	datad => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0_combout\,
	combout => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[8]~0_combout\);

-- Location: FF_X67_Y48_N17
\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[8]~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(8));

-- Location: LCCOMB_X66_Y48_N28
\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent|m0_write~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent|m0_write~2_combout\ = (\inst1|mm_interconnect_0|addr_router_001|Equal1~0_combout\ & 
-- (!\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(8) & (\inst1|mm_interconnect_0|addr_router_001|Equal2~4_combout\ & !\inst1|mm_interconnect_0|addr_router_001|Equal1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|addr_router_001|Equal1~0_combout\,
	datab => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(8),
	datac => \inst1|mm_interconnect_0|addr_router_001|Equal2~4_combout\,
	datad => \inst1|mm_interconnect_0|addr_router_001|Equal1~1_combout\,
	combout => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent|m0_write~2_combout\);

-- Location: LCCOMB_X67_Y49_N12
\inst1|clock_crossing_bridge|cmd_fifo|next_in_wr_ptr~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|clock_crossing_bridge|cmd_fifo|next_in_wr_ptr~7_combout\ = (\inst1|clock_crossing_bridge|s0_cmd_valid~combout\ & (\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent|m0_write~2_combout\ & 
-- (!\inst1|clock_crossing_bridge|cmd_fifo|full~q\ & \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|clock_crossing_bridge|s0_cmd_valid~combout\,
	datab => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent|m0_write~2_combout\,
	datac => \inst1|clock_crossing_bridge|cmd_fifo|full~q\,
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst1~q\,
	combout => \inst1|clock_crossing_bridge|cmd_fifo|next_in_wr_ptr~7_combout\);

-- Location: LCCOMB_X66_Y52_N12
\inst1|mm_interconnect_1|addr_router|always1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_1|addr_router|always1~0_combout\ = (!\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(44) & (\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(45) & (!\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(43) & 
-- \inst1|clock_crossing_bridge|m0_read~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(44),
	datab => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(45),
	datac => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(43),
	datad => \inst1|clock_crossing_bridge|m0_read~0_combout\,
	combout => \inst1|mm_interconnect_1|addr_router|always1~0_combout\);

-- Location: LCCOMB_X65_Y52_N30
\inst1|mm_interconnect_1|cmd_xbar_demux|WideOr0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_1|cmd_xbar_demux|WideOr0~1_combout\ = (\inst1|mm_interconnect_1|timer_s1_translator|av_waitrequest_generated~0_combout\ & (!\inst1|mm_interconnect_1|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- !\inst1|mm_interconnect_1|timer_s1_translator|wait_latency_counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_1|timer_s1_translator|av_waitrequest_generated~0_combout\,
	datac => \inst1|mm_interconnect_1|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst1|mm_interconnect_1|timer_s1_translator|wait_latency_counter\(1),
	combout => \inst1|mm_interconnect_1|cmd_xbar_demux|WideOr0~1_combout\);

-- Location: LCCOMB_X67_Y52_N4
\inst1|mm_interconnect_1|cmd_xbar_demux|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_1|cmd_xbar_demux|WideOr0~0_combout\ = (!\inst1|mm_interconnect_1|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (!\inst1|mm_interconnect_1|sysid_control_slave_translator|wait_latency_counter\(1) & \inst1|mm_interconnect_1|sysid_control_slave_translator|av_waitrequest_generated~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_1|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \inst1|mm_interconnect_1|sysid_control_slave_translator|wait_latency_counter\(1),
	datad => \inst1|mm_interconnect_1|sysid_control_slave_translator|av_waitrequest_generated~0_combout\,
	combout => \inst1|mm_interconnect_1|cmd_xbar_demux|WideOr0~0_combout\);

-- Location: LCCOMB_X66_Y52_N28
\inst1|mm_interconnect_1|cmd_xbar_demux|WideOr0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_1|cmd_xbar_demux|WideOr0~2_combout\ = ((\inst1|mm_interconnect_1|addr_router|always1~0_combout\ & ((!\inst1|mm_interconnect_1|cmd_xbar_demux|WideOr0~0_combout\))) # (!\inst1|mm_interconnect_1|addr_router|always1~0_combout\ & 
-- (!\inst1|mm_interconnect_1|cmd_xbar_demux|WideOr0~1_combout\))) # (!\inst1|mm_interconnect_1|clock_crossing_bridge_m0_translator_avalon_universal_master_0_agent|hold_waitrequest~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_1|clock_crossing_bridge_m0_translator_avalon_universal_master_0_agent|hold_waitrequest~q\,
	datab => \inst1|mm_interconnect_1|addr_router|always1~0_combout\,
	datac => \inst1|mm_interconnect_1|cmd_xbar_demux|WideOr0~1_combout\,
	datad => \inst1|mm_interconnect_1|cmd_xbar_demux|WideOr0~0_combout\,
	combout => \inst1|mm_interconnect_1|cmd_xbar_demux|WideOr0~2_combout\);

-- Location: LCCOMB_X66_Y52_N16
\inst1|mm_interconnect_1|limiter|suppress_change_dest_id~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_1|limiter|suppress_change_dest_id~0_combout\ = (\inst1|mm_interconnect_1|limiter|has_pending_responses~q\ & ((!\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(37)) # (!\inst1|clock_crossing_bridge|cmd_fifo|out_valid~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|clock_crossing_bridge|cmd_fifo|out_valid~q\,
	datac => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(37),
	datad => \inst1|mm_interconnect_1|limiter|has_pending_responses~q\,
	combout => \inst1|mm_interconnect_1|limiter|suppress_change_dest_id~0_combout\);

-- Location: LCCOMB_X66_Y52_N26
\inst1|clock_crossing_bridge|cmd_fifo|internal_out_ready~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|clock_crossing_bridge|cmd_fifo|internal_out_ready~1_combout\ = (\inst1|mm_interconnect_1|clock_crossing_bridge_m0_translator_avalon_universal_master_0_agent|hold_waitrequest~q\ & ((\inst1|mm_interconnect_1|limiter|last_dest_id\(0) $ 
-- (\inst1|mm_interconnect_1|addr_router|always1~0_combout\)) # (!\inst1|mm_interconnect_1|limiter|suppress_change_dest_id~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_1|clock_crossing_bridge_m0_translator_avalon_universal_master_0_agent|hold_waitrequest~q\,
	datab => \inst1|mm_interconnect_1|limiter|suppress_change_dest_id~0_combout\,
	datac => \inst1|mm_interconnect_1|limiter|last_dest_id\(0),
	datad => \inst1|mm_interconnect_1|addr_router|always1~0_combout\,
	combout => \inst1|clock_crossing_bridge|cmd_fifo|internal_out_ready~1_combout\);

-- Location: LCCOMB_X66_Y51_N0
\inst1|clock_crossing_bridge|old_read~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|clock_crossing_bridge|old_read~0_combout\ = (\inst1|clock_crossing_bridge|m0_read~0_combout\ & ((\inst1|mm_interconnect_1|cmd_xbar_demux|WideOr0~2_combout\) # (!\inst1|clock_crossing_bridge|cmd_fifo|internal_out_ready~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_1|cmd_xbar_demux|WideOr0~2_combout\,
	datab => \inst1|clock_crossing_bridge|cmd_fifo|internal_out_ready~1_combout\,
	datad => \inst1|clock_crossing_bridge|m0_read~0_combout\,
	combout => \inst1|clock_crossing_bridge|old_read~0_combout\);

-- Location: FF_X66_Y51_N1
\inst1|clock_crossing_bridge|old_read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|clock_crossing_bridge|old_read~0_combout\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|clock_crossing_bridge|old_read~q\);

-- Location: LCCOMB_X67_Y51_N26
\inst1|clock_crossing_bridge|pending_read_count[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|clock_crossing_bridge|pending_read_count[0]~1_combout\ = !\inst1|clock_crossing_bridge|pending_read_count\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|clock_crossing_bridge|pending_read_count\(0),
	combout => \inst1|clock_crossing_bridge|pending_read_count[0]~1_combout\);

-- Location: LCCOMB_X67_Y51_N22
\inst1|clock_crossing_bridge|pending_read_count[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|clock_crossing_bridge|pending_read_count[2]~0_combout\ = \inst1|mm_interconnect_1|clock_crossing_bridge_m0_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\ $ (((\inst1|clock_crossing_bridge|m0_read~0_combout\ & 
-- (!\inst1|mm_interconnect_1|cmd_xbar_demux|WideOr0~2_combout\ & \inst1|clock_crossing_bridge|cmd_fifo|internal_out_ready~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|clock_crossing_bridge|m0_read~0_combout\,
	datab => \inst1|mm_interconnect_1|clock_crossing_bridge_m0_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\,
	datac => \inst1|mm_interconnect_1|cmd_xbar_demux|WideOr0~2_combout\,
	datad => \inst1|clock_crossing_bridge|cmd_fifo|internal_out_ready~1_combout\,
	combout => \inst1|clock_crossing_bridge|pending_read_count[2]~0_combout\);

-- Location: FF_X67_Y51_N27
\inst1|clock_crossing_bridge|pending_read_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|clock_crossing_bridge|pending_read_count[0]~1_combout\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst1|clock_crossing_bridge|pending_read_count[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|clock_crossing_bridge|pending_read_count\(0));

-- Location: LCCOMB_X67_Y51_N8
\inst1|clock_crossing_bridge|Add1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|clock_crossing_bridge|Add1~1_combout\ = \inst1|clock_crossing_bridge|pending_read_count\(0) $ (\inst1|clock_crossing_bridge|pending_read_count\(1) $ 
-- (\inst1|mm_interconnect_1|clock_crossing_bridge_m0_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|clock_crossing_bridge|pending_read_count\(0),
	datac => \inst1|clock_crossing_bridge|pending_read_count\(1),
	datad => \inst1|mm_interconnect_1|clock_crossing_bridge_m0_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\,
	combout => \inst1|clock_crossing_bridge|Add1~1_combout\);

-- Location: FF_X67_Y51_N9
\inst1|clock_crossing_bridge|pending_read_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|clock_crossing_bridge|Add1~1_combout\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst1|clock_crossing_bridge|pending_read_count[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|clock_crossing_bridge|pending_read_count\(1));

-- Location: LCCOMB_X67_Y51_N6
\inst1|clock_crossing_bridge|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|clock_crossing_bridge|Add1~0_combout\ = \inst1|clock_crossing_bridge|pending_read_count\(2) $ (((\inst1|clock_crossing_bridge|pending_read_count\(0) & (\inst1|clock_crossing_bridge|pending_read_count\(1) & 
-- !\inst1|mm_interconnect_1|clock_crossing_bridge_m0_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\)) # (!\inst1|clock_crossing_bridge|pending_read_count\(0) & (!\inst1|clock_crossing_bridge|pending_read_count\(1) & 
-- \inst1|mm_interconnect_1|clock_crossing_bridge_m0_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|clock_crossing_bridge|pending_read_count\(0),
	datab => \inst1|clock_crossing_bridge|pending_read_count\(1),
	datac => \inst1|clock_crossing_bridge|pending_read_count\(2),
	datad => \inst1|mm_interconnect_1|clock_crossing_bridge_m0_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\,
	combout => \inst1|clock_crossing_bridge|Add1~0_combout\);

-- Location: FF_X67_Y51_N7
\inst1|clock_crossing_bridge|pending_read_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|clock_crossing_bridge|Add1~0_combout\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst1|clock_crossing_bridge|pending_read_count[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|clock_crossing_bridge|pending_read_count\(2));

-- Location: LCCOMB_X67_Y51_N14
\inst1|clock_crossing_bridge|rsp_fifo|in_space_avail[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|clock_crossing_bridge|rsp_fifo|in_space_avail[0]~3_combout\ = (\inst1|clock_crossing_bridge|rsp_fifo|next_in_wr_ptr[0]~3_combout\ & (\inst1|clock_crossing_bridge|rsp_fifo|next_in_rd_ptr\(0) $ (VCC))) # 
-- (!\inst1|clock_crossing_bridge|rsp_fifo|next_in_wr_ptr[0]~3_combout\ & ((\inst1|clock_crossing_bridge|rsp_fifo|next_in_rd_ptr\(0)) # (GND)))
-- \inst1|clock_crossing_bridge|rsp_fifo|in_space_avail[0]~4\ = CARRY((\inst1|clock_crossing_bridge|rsp_fifo|next_in_rd_ptr\(0)) # (!\inst1|clock_crossing_bridge|rsp_fifo|next_in_wr_ptr[0]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|clock_crossing_bridge|rsp_fifo|next_in_wr_ptr[0]~3_combout\,
	datab => \inst1|clock_crossing_bridge|rsp_fifo|next_in_rd_ptr\(0),
	datad => VCC,
	combout => \inst1|clock_crossing_bridge|rsp_fifo|in_space_avail[0]~3_combout\,
	cout => \inst1|clock_crossing_bridge|rsp_fifo|in_space_avail[0]~4\);

-- Location: FF_X67_Y51_N15
\inst1|clock_crossing_bridge|rsp_fifo|in_space_avail[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|clock_crossing_bridge|rsp_fifo|in_space_avail[0]~3_combout\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|clock_crossing_bridge|rsp_fifo|in_space_avail\(0));

-- Location: LCCOMB_X67_Y51_N4
\inst1|clock_crossing_bridge|rsp_fifo|next_in_rd_ptr[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|clock_crossing_bridge|rsp_fifo|next_in_rd_ptr[0]~0_combout\ = \inst1|clock_crossing_bridge|rsp_fifo|read_crosser|sync[2].u|dreg\(0) $ (\inst1|clock_crossing_bridge|rsp_fifo|read_crosser|sync[1].u|dreg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|clock_crossing_bridge|rsp_fifo|read_crosser|sync[2].u|dreg\(0),
	datad => \inst1|clock_crossing_bridge|rsp_fifo|read_crosser|sync[1].u|dreg\(0),
	combout => \inst1|clock_crossing_bridge|rsp_fifo|next_in_rd_ptr[0]~0_combout\);

-- Location: LCCOMB_X67_Y51_N16
\inst1|clock_crossing_bridge|rsp_fifo|in_space_avail[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|clock_crossing_bridge|rsp_fifo|in_space_avail[1]~5_combout\ = (\inst1|clock_crossing_bridge|rsp_fifo|next_in_wr_ptr[1]~1_combout\ & ((\inst1|clock_crossing_bridge|rsp_fifo|next_in_rd_ptr[0]~0_combout\ & 
-- (!\inst1|clock_crossing_bridge|rsp_fifo|in_space_avail[0]~4\)) # (!\inst1|clock_crossing_bridge|rsp_fifo|next_in_rd_ptr[0]~0_combout\ & ((\inst1|clock_crossing_bridge|rsp_fifo|in_space_avail[0]~4\) # (GND))))) # 
-- (!\inst1|clock_crossing_bridge|rsp_fifo|next_in_wr_ptr[1]~1_combout\ & ((\inst1|clock_crossing_bridge|rsp_fifo|next_in_rd_ptr[0]~0_combout\ & (\inst1|clock_crossing_bridge|rsp_fifo|in_space_avail[0]~4\ & VCC)) # 
-- (!\inst1|clock_crossing_bridge|rsp_fifo|next_in_rd_ptr[0]~0_combout\ & (!\inst1|clock_crossing_bridge|rsp_fifo|in_space_avail[0]~4\))))
-- \inst1|clock_crossing_bridge|rsp_fifo|in_space_avail[1]~6\ = CARRY((\inst1|clock_crossing_bridge|rsp_fifo|next_in_wr_ptr[1]~1_combout\ & ((!\inst1|clock_crossing_bridge|rsp_fifo|in_space_avail[0]~4\) # 
-- (!\inst1|clock_crossing_bridge|rsp_fifo|next_in_rd_ptr[0]~0_combout\))) # (!\inst1|clock_crossing_bridge|rsp_fifo|next_in_wr_ptr[1]~1_combout\ & (!\inst1|clock_crossing_bridge|rsp_fifo|next_in_rd_ptr[0]~0_combout\ & 
-- !\inst1|clock_crossing_bridge|rsp_fifo|in_space_avail[0]~4\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|clock_crossing_bridge|rsp_fifo|next_in_wr_ptr[1]~1_combout\,
	datab => \inst1|clock_crossing_bridge|rsp_fifo|next_in_rd_ptr[0]~0_combout\,
	datad => VCC,
	cin => \inst1|clock_crossing_bridge|rsp_fifo|in_space_avail[0]~4\,
	combout => \inst1|clock_crossing_bridge|rsp_fifo|in_space_avail[1]~5_combout\,
	cout => \inst1|clock_crossing_bridge|rsp_fifo|in_space_avail[1]~6\);

-- Location: FF_X67_Y51_N17
\inst1|clock_crossing_bridge|rsp_fifo|in_space_avail[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|clock_crossing_bridge|rsp_fifo|in_space_avail[1]~5_combout\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|clock_crossing_bridge|rsp_fifo|in_space_avail\(1));

-- Location: LCCOMB_X67_Y51_N28
\inst1|clock_crossing_bridge|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|clock_crossing_bridge|LessThan0~0_combout\ = (\inst1|clock_crossing_bridge|pending_read_count\(1) & (\inst1|clock_crossing_bridge|pending_read_count\(0) & (!\inst1|clock_crossing_bridge|rsp_fifo|in_space_avail\(0) & 
-- !\inst1|clock_crossing_bridge|rsp_fifo|in_space_avail\(1)))) # (!\inst1|clock_crossing_bridge|pending_read_count\(1) & (\inst1|clock_crossing_bridge|rsp_fifo|in_space_avail\(1) & ((\inst1|clock_crossing_bridge|rsp_fifo|in_space_avail\(0)) # 
-- (!\inst1|clock_crossing_bridge|pending_read_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|clock_crossing_bridge|pending_read_count\(0),
	datab => \inst1|clock_crossing_bridge|rsp_fifo|in_space_avail\(0),
	datac => \inst1|clock_crossing_bridge|pending_read_count\(1),
	datad => \inst1|clock_crossing_bridge|rsp_fifo|in_space_avail\(1),
	combout => \inst1|clock_crossing_bridge|LessThan0~0_combout\);

-- Location: LCCOMB_X67_Y51_N18
\inst1|clock_crossing_bridge|rsp_fifo|in_space_avail[2]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|clock_crossing_bridge|rsp_fifo|in_space_avail[2]~7_combout\ = \inst1|clock_crossing_bridge|rsp_fifo|next_in_wr_ptr[2]~2_combout\ $ (\inst1|clock_crossing_bridge|rsp_fifo|read_crosser|sync[2].u|dreg\(0) $ 
-- (\inst1|clock_crossing_bridge|rsp_fifo|in_space_avail[1]~6\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|clock_crossing_bridge|rsp_fifo|next_in_wr_ptr[2]~2_combout\,
	datab => \inst1|clock_crossing_bridge|rsp_fifo|read_crosser|sync[2].u|dreg\(0),
	cin => \inst1|clock_crossing_bridge|rsp_fifo|in_space_avail[1]~6\,
	combout => \inst1|clock_crossing_bridge|rsp_fifo|in_space_avail[2]~7_combout\);

-- Location: FF_X67_Y51_N19
\inst1|clock_crossing_bridge|rsp_fifo|in_space_avail[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|clock_crossing_bridge|rsp_fifo|in_space_avail[2]~7_combout\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|clock_crossing_bridge|rsp_fifo|in_space_avail\(2));

-- Location: LCCOMB_X67_Y51_N24
\inst1|clock_crossing_bridge|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|clock_crossing_bridge|LessThan0~1_combout\ = (\inst1|clock_crossing_bridge|LessThan0~0_combout\ & ((\inst1|clock_crossing_bridge|pending_read_count\(1)) # ((\inst1|clock_crossing_bridge|pending_read_count\(2) & 
-- \inst1|clock_crossing_bridge|rsp_fifo|in_space_avail\(2))))) # (!\inst1|clock_crossing_bridge|LessThan0~0_combout\ & ((\inst1|clock_crossing_bridge|pending_read_count\(2)) # ((\inst1|clock_crossing_bridge|rsp_fifo|in_space_avail\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|clock_crossing_bridge|pending_read_count\(2),
	datab => \inst1|clock_crossing_bridge|LessThan0~0_combout\,
	datac => \inst1|clock_crossing_bridge|pending_read_count\(1),
	datad => \inst1|clock_crossing_bridge|rsp_fifo|in_space_avail\(2),
	combout => \inst1|clock_crossing_bridge|LessThan0~1_combout\);

-- Location: FF_X67_Y51_N25
\inst1|clock_crossing_bridge|stop_cmd_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|clock_crossing_bridge|LessThan0~1_combout\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|clock_crossing_bridge|stop_cmd_r~q\);

-- Location: LCCOMB_X66_Y51_N6
\inst1|clock_crossing_bridge|cmd_fifo|internal_out_ready~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|clock_crossing_bridge|cmd_fifo|internal_out_ready~0_combout\ = (\inst1|clock_crossing_bridge|old_read~q\) # ((!\inst1|clock_crossing_bridge|stop_cmd_r~q\) # (!\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(38)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|clock_crossing_bridge|old_read~q\,
	datac => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(38),
	datad => \inst1|clock_crossing_bridge|stop_cmd_r~q\,
	combout => \inst1|clock_crossing_bridge|cmd_fifo|internal_out_ready~0_combout\);

-- Location: LCCOMB_X66_Y51_N24
\inst1|clock_crossing_bridge|cmd_fifo|internal_out_ready~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|clock_crossing_bridge|cmd_fifo|internal_out_ready~2_combout\ = ((!\inst1|mm_interconnect_1|cmd_xbar_demux|WideOr0~2_combout\ & (\inst1|clock_crossing_bridge|cmd_fifo|internal_out_ready~1_combout\ & 
-- \inst1|clock_crossing_bridge|cmd_fifo|internal_out_ready~0_combout\))) # (!\inst1|clock_crossing_bridge|cmd_fifo|out_valid~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_1|cmd_xbar_demux|WideOr0~2_combout\,
	datab => \inst1|clock_crossing_bridge|cmd_fifo|internal_out_ready~1_combout\,
	datac => \inst1|clock_crossing_bridge|cmd_fifo|out_valid~q\,
	datad => \inst1|clock_crossing_bridge|cmd_fifo|internal_out_ready~0_combout\,
	combout => \inst1|clock_crossing_bridge|cmd_fifo|internal_out_ready~2_combout\);

-- Location: LCCOMB_X68_Y49_N12
\inst1|clock_crossing_bridge|cmd_fifo|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|clock_crossing_bridge|cmd_fifo|Add0~0_combout\ = \inst1|clock_crossing_bridge|cmd_fifo|in_wr_ptr\(0) $ (\inst1|clock_crossing_bridge|cmd_fifo|in_wr_ptr\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|clock_crossing_bridge|cmd_fifo|in_wr_ptr\(0),
	datac => \inst1|clock_crossing_bridge|cmd_fifo|in_wr_ptr\(1),
	combout => \inst1|clock_crossing_bridge|cmd_fifo|Add0~0_combout\);

-- Location: FF_X68_Y49_N13
\inst1|clock_crossing_bridge|cmd_fifo|in_wr_ptr_gray[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|clock_crossing_bridge|cmd_fifo|Add0~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|clock_crossing_bridge|cmd_fifo|in_wr_ptr_gray\(0));

-- Location: LCCOMB_X68_Y49_N22
\inst1|clock_crossing_bridge|cmd_fifo|write_crosser|sync[0].u|din_s1~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|clock_crossing_bridge|cmd_fifo|write_crosser|sync[0].u|din_s1~feeder_combout\ = \inst1|clock_crossing_bridge|cmd_fifo|in_wr_ptr_gray\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|clock_crossing_bridge|cmd_fifo|in_wr_ptr_gray\(0),
	combout => \inst1|clock_crossing_bridge|cmd_fifo|write_crosser|sync[0].u|din_s1~feeder_combout\);

-- Location: FF_X68_Y49_N23
\inst1|clock_crossing_bridge|cmd_fifo|write_crosser|sync[0].u|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|clock_crossing_bridge|cmd_fifo|write_crosser|sync[0].u|din_s1~feeder_combout\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|clock_crossing_bridge|cmd_fifo|write_crosser|sync[0].u|din_s1~q\);

-- Location: FF_X68_Y49_N11
\inst1|clock_crossing_bridge|cmd_fifo|write_crosser|sync[0].u|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst1|clock_crossing_bridge|cmd_fifo|write_crosser|sync[0].u|din_s1~q\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|clock_crossing_bridge|cmd_fifo|write_crosser|sync[0].u|dreg\(0));

-- Location: LCCOMB_X68_Y49_N10
\inst1|clock_crossing_bridge|cmd_fifo|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|clock_crossing_bridge|cmd_fifo|Equal0~0_combout\ = \inst1|clock_crossing_bridge|cmd_fifo|write_crosser|sync[0].u|dreg\(0) $ (((\inst1|clock_crossing_bridge|cmd_fifo|internal_out_ready~2_combout\ & \inst1|clock_crossing_bridge|cmd_fifo|empty~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|clock_crossing_bridge|cmd_fifo|internal_out_ready~2_combout\,
	datac => \inst1|clock_crossing_bridge|cmd_fifo|write_crosser|sync[0].u|dreg\(0),
	datad => \inst1|clock_crossing_bridge|cmd_fifo|empty~q\,
	combout => \inst1|clock_crossing_bridge|cmd_fifo|Equal0~0_combout\);

-- Location: LCCOMB_X68_Y49_N16
\inst1|clock_crossing_bridge|cmd_fifo|in_wr_ptr_gray[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|clock_crossing_bridge|cmd_fifo|in_wr_ptr_gray[2]~feeder_combout\ = \inst1|clock_crossing_bridge|cmd_fifo|in_wr_ptr\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|clock_crossing_bridge|cmd_fifo|in_wr_ptr\(2),
	combout => \inst1|clock_crossing_bridge|cmd_fifo|in_wr_ptr_gray[2]~feeder_combout\);

-- Location: FF_X68_Y49_N17
\inst1|clock_crossing_bridge|cmd_fifo|in_wr_ptr_gray[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|clock_crossing_bridge|cmd_fifo|in_wr_ptr_gray[2]~feeder_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|clock_crossing_bridge|cmd_fifo|in_wr_ptr_gray\(2));

-- Location: LCCOMB_X68_Y49_N26
\inst1|clock_crossing_bridge|cmd_fifo|write_crosser|sync[2].u|din_s1~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|clock_crossing_bridge|cmd_fifo|write_crosser|sync[2].u|din_s1~feeder_combout\ = \inst1|clock_crossing_bridge|cmd_fifo|in_wr_ptr_gray\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|clock_crossing_bridge|cmd_fifo|in_wr_ptr_gray\(2),
	combout => \inst1|clock_crossing_bridge|cmd_fifo|write_crosser|sync[2].u|din_s1~feeder_combout\);

-- Location: FF_X68_Y49_N27
\inst1|clock_crossing_bridge|cmd_fifo|write_crosser|sync[2].u|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|clock_crossing_bridge|cmd_fifo|write_crosser|sync[2].u|din_s1~feeder_combout\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|clock_crossing_bridge|cmd_fifo|write_crosser|sync[2].u|din_s1~q\);

-- Location: FF_X68_Y49_N29
\inst1|clock_crossing_bridge|cmd_fifo|write_crosser|sync[2].u|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst1|clock_crossing_bridge|cmd_fifo|write_crosser|sync[2].u|din_s1~q\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|clock_crossing_bridge|cmd_fifo|write_crosser|sync[2].u|dreg\(0));

-- Location: LCCOMB_X67_Y49_N18
\inst1|clock_crossing_bridge|cmd_fifo|bin2gray~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|clock_crossing_bridge|cmd_fifo|bin2gray~1_combout\ = \inst1|clock_crossing_bridge|cmd_fifo|in_wr_ptr\(1) $ (\inst1|clock_crossing_bridge|cmd_fifo|in_wr_ptr\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|clock_crossing_bridge|cmd_fifo|in_wr_ptr\(1),
	datad => \inst1|clock_crossing_bridge|cmd_fifo|in_wr_ptr\(2),
	combout => \inst1|clock_crossing_bridge|cmd_fifo|bin2gray~1_combout\);

-- Location: FF_X67_Y49_N19
\inst1|clock_crossing_bridge|cmd_fifo|in_wr_ptr_gray[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|clock_crossing_bridge|cmd_fifo|bin2gray~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|clock_crossing_bridge|cmd_fifo|in_wr_ptr_gray\(1));

-- Location: LCCOMB_X68_Y49_N20
\inst1|clock_crossing_bridge|cmd_fifo|write_crosser|sync[1].u|din_s1~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|clock_crossing_bridge|cmd_fifo|write_crosser|sync[1].u|din_s1~feeder_combout\ = \inst1|clock_crossing_bridge|cmd_fifo|in_wr_ptr_gray\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|clock_crossing_bridge|cmd_fifo|in_wr_ptr_gray\(1),
	combout => \inst1|clock_crossing_bridge|cmd_fifo|write_crosser|sync[1].u|din_s1~feeder_combout\);

-- Location: FF_X68_Y49_N21
\inst1|clock_crossing_bridge|cmd_fifo|write_crosser|sync[1].u|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|clock_crossing_bridge|cmd_fifo|write_crosser|sync[1].u|din_s1~feeder_combout\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|clock_crossing_bridge|cmd_fifo|write_crosser|sync[1].u|din_s1~q\);

-- Location: LCCOMB_X68_Y49_N6
\inst1|clock_crossing_bridge|cmd_fifo|write_crosser|sync[1].u|dreg[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|clock_crossing_bridge|cmd_fifo|write_crosser|sync[1].u|dreg[0]~feeder_combout\ = \inst1|clock_crossing_bridge|cmd_fifo|write_crosser|sync[1].u|din_s1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|clock_crossing_bridge|cmd_fifo|write_crosser|sync[1].u|din_s1~q\,
	combout => \inst1|clock_crossing_bridge|cmd_fifo|write_crosser|sync[1].u|dreg[0]~feeder_combout\);

-- Location: FF_X68_Y49_N7
\inst1|clock_crossing_bridge|cmd_fifo|write_crosser|sync[1].u|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|clock_crossing_bridge|cmd_fifo|write_crosser|sync[1].u|dreg[0]~feeder_combout\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|clock_crossing_bridge|cmd_fifo|write_crosser|sync[1].u|dreg\(0));

-- Location: LCCOMB_X68_Y49_N28
\inst1|clock_crossing_bridge|cmd_fifo|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|clock_crossing_bridge|cmd_fifo|Equal0~1_combout\ = (\inst1|clock_crossing_bridge|cmd_fifo|next_out_rd_ptr[2]~0_combout\ & ((\inst1|clock_crossing_bridge|cmd_fifo|write_crosser|sync[2].u|dreg\(0) & 
-- ((!\inst1|clock_crossing_bridge|cmd_fifo|write_crosser|sync[1].u|dreg\(0)))) # (!\inst1|clock_crossing_bridge|cmd_fifo|write_crosser|sync[2].u|dreg\(0) & (!\inst1|clock_crossing_bridge|cmd_fifo|mem_rd_ptr[1]~0_combout\)))) # 
-- (!\inst1|clock_crossing_bridge|cmd_fifo|next_out_rd_ptr[2]~0_combout\ & ((\inst1|clock_crossing_bridge|cmd_fifo|write_crosser|sync[2].u|dreg\(0) & (!\inst1|clock_crossing_bridge|cmd_fifo|mem_rd_ptr[1]~0_combout\)) # 
-- (!\inst1|clock_crossing_bridge|cmd_fifo|write_crosser|sync[2].u|dreg\(0) & ((\inst1|clock_crossing_bridge|cmd_fifo|write_crosser|sync[1].u|dreg\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001011110110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|clock_crossing_bridge|cmd_fifo|next_out_rd_ptr[2]~0_combout\,
	datab => \inst1|clock_crossing_bridge|cmd_fifo|mem_rd_ptr[1]~0_combout\,
	datac => \inst1|clock_crossing_bridge|cmd_fifo|write_crosser|sync[2].u|dreg\(0),
	datad => \inst1|clock_crossing_bridge|cmd_fifo|write_crosser|sync[1].u|dreg\(0),
	combout => \inst1|clock_crossing_bridge|cmd_fifo|Equal0~1_combout\);

-- Location: LCCOMB_X68_Y49_N2
\inst1|clock_crossing_bridge|cmd_fifo|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|clock_crossing_bridge|cmd_fifo|Equal0~2_combout\ = (\inst1|clock_crossing_bridge|cmd_fifo|mem_rd_ptr[1]~0_combout\ & ((\inst1|clock_crossing_bridge|cmd_fifo|Equal0~0_combout\ $ (!\inst1|clock_crossing_bridge|cmd_fifo|out_rd_ptr\(0))) # 
-- (!\inst1|clock_crossing_bridge|cmd_fifo|Equal0~1_combout\))) # (!\inst1|clock_crossing_bridge|cmd_fifo|mem_rd_ptr[1]~0_combout\ & ((\inst1|clock_crossing_bridge|cmd_fifo|Equal0~1_combout\) # (\inst1|clock_crossing_bridge|cmd_fifo|Equal0~0_combout\ $ 
-- (\inst1|clock_crossing_bridge|cmd_fifo|out_rd_ptr\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110101111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|clock_crossing_bridge|cmd_fifo|Equal0~0_combout\,
	datab => \inst1|clock_crossing_bridge|cmd_fifo|mem_rd_ptr[1]~0_combout\,
	datac => \inst1|clock_crossing_bridge|cmd_fifo|Equal0~1_combout\,
	datad => \inst1|clock_crossing_bridge|cmd_fifo|out_rd_ptr\(0),
	combout => \inst1|clock_crossing_bridge|cmd_fifo|Equal0~2_combout\);

-- Location: FF_X68_Y49_N3
\inst1|clock_crossing_bridge|cmd_fifo|empty\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|clock_crossing_bridge|cmd_fifo|Equal0~2_combout\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|clock_crossing_bridge|cmd_fifo|empty~q\);

-- Location: FF_X66_Y52_N9
\inst1|clock_crossing_bridge|cmd_fifo|out_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst1|clock_crossing_bridge|cmd_fifo|empty~q\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|clock_crossing_bridge|cmd_fifo|internal_out_ready~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|clock_crossing_bridge|cmd_fifo|out_valid~q\);

-- Location: LCCOMB_X66_Y51_N18
\inst1|clock_crossing_bridge|m0_read~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|clock_crossing_bridge|m0_read~0_combout\ = (\inst1|clock_crossing_bridge|cmd_fifo|out_valid~q\ & (\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(38) & ((\inst1|clock_crossing_bridge|old_read~q\) # 
-- (!\inst1|clock_crossing_bridge|stop_cmd_r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|clock_crossing_bridge|cmd_fifo|out_valid~q\,
	datab => \inst1|clock_crossing_bridge|old_read~q\,
	datac => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(38),
	datad => \inst1|clock_crossing_bridge|stop_cmd_r~q\,
	combout => \inst1|clock_crossing_bridge|m0_read~0_combout\);

-- Location: LCCOMB_X66_Y52_N20
\inst1|mm_interconnect_1|cmd_xbar_demux|src1_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_1|cmd_xbar_demux|src1_valid~0_combout\ = (\inst1|clock_crossing_bridge|m0_read~0_combout\ & (((!\inst1|timer|Equal6~0_combout\)) # (!\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(45)))) # 
-- (!\inst1|clock_crossing_bridge|m0_read~0_combout\ & (((\inst1|clock_crossing_bridge|m0_write~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|clock_crossing_bridge|m0_read~0_combout\,
	datab => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(45),
	datac => \inst1|timer|Equal6~0_combout\,
	datad => \inst1|clock_crossing_bridge|m0_write~0_combout\,
	combout => \inst1|mm_interconnect_1|cmd_xbar_demux|src1_valid~0_combout\);

-- Location: LCCOMB_X66_Y52_N24
\inst1|mm_interconnect_1|cmd_xbar_demux|src1_valid~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_1|cmd_xbar_demux|src1_valid~1_combout\ = ((\inst1|mm_interconnect_1|limiter|last_dest_id\(0)) # ((\inst1|clock_crossing_bridge|cmd_fifo|out_valid~q\ & \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(37)))) # 
-- (!\inst1|mm_interconnect_1|limiter|has_pending_responses~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_1|limiter|has_pending_responses~q\,
	datab => \inst1|clock_crossing_bridge|cmd_fifo|out_valid~q\,
	datac => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(37),
	datad => \inst1|mm_interconnect_1|limiter|last_dest_id\(0),
	combout => \inst1|mm_interconnect_1|cmd_xbar_demux|src1_valid~1_combout\);

-- Location: LCCOMB_X65_Y52_N16
\inst1|mm_interconnect_1|timer_s1_translator|av_waitrequest_generated~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_1|timer_s1_translator|av_waitrequest_generated~0_combout\ = \inst1|mm_interconnect_1|timer_s1_translator|wait_latency_counter\(0) $ (((\inst1|mm_interconnect_1|cmd_xbar_demux|src1_valid~0_combout\ & 
-- (\inst1|timer|period_l_wr_strobe~2_combout\ & \inst1|mm_interconnect_1|cmd_xbar_demux|src1_valid~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_1|cmd_xbar_demux|src1_valid~0_combout\,
	datab => \inst1|mm_interconnect_1|timer_s1_translator|wait_latency_counter\(0),
	datac => \inst1|timer|period_l_wr_strobe~2_combout\,
	datad => \inst1|mm_interconnect_1|cmd_xbar_demux|src1_valid~1_combout\,
	combout => \inst1|mm_interconnect_1|timer_s1_translator|av_waitrequest_generated~0_combout\);

-- Location: LCCOMB_X65_Y52_N12
\inst1|mm_interconnect_1|timer_s1_translator|read_latency_shift_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_1|timer_s1_translator|read_latency_shift_reg~0_combout\ = (\inst1|mm_interconnect_1|clock_crossing_bridge_m0_translator_avalon_universal_master_0_agent|hold_waitrequest~q\ & 
-- (\inst1|mm_interconnect_1|cmd_xbar_demux|src1_valid~1_combout\ & (\inst1|mm_interconnect_1|cmd_xbar_demux|src1_valid~0_combout\ & !\inst1|mm_interconnect_1|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_1|clock_crossing_bridge_m0_translator_avalon_universal_master_0_agent|hold_waitrequest~q\,
	datab => \inst1|mm_interconnect_1|cmd_xbar_demux|src1_valid~1_combout\,
	datac => \inst1|mm_interconnect_1|cmd_xbar_demux|src1_valid~0_combout\,
	datad => \inst1|mm_interconnect_1|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst1|mm_interconnect_1|timer_s1_translator|read_latency_shift_reg~0_combout\);

-- Location: LCCOMB_X65_Y52_N0
\inst1|mm_interconnect_1|timer_s1_translator|wait_latency_counter[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_1|timer_s1_translator|wait_latency_counter[0]~0_combout\ = (\inst1|mm_interconnect_1|timer_s1_translator|read_latency_shift_reg~0_combout\ & 
-- (\inst1|mm_interconnect_1|clock_crossing_bridge_m0_translator_avalon_universal_master_0_agent|cp_valid~2_combout\ & ((\inst1|mm_interconnect_1|timer_s1_translator|wait_latency_counter\(1)) # 
-- (!\inst1|mm_interconnect_1|timer_s1_translator|av_waitrequest_generated~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_1|timer_s1_translator|wait_latency_counter\(1),
	datab => \inst1|mm_interconnect_1|timer_s1_translator|av_waitrequest_generated~0_combout\,
	datac => \inst1|mm_interconnect_1|timer_s1_translator|read_latency_shift_reg~0_combout\,
	datad => \inst1|mm_interconnect_1|clock_crossing_bridge_m0_translator_avalon_universal_master_0_agent|cp_valid~2_combout\,
	combout => \inst1|mm_interconnect_1|timer_s1_translator|wait_latency_counter[0]~0_combout\);

-- Location: LCCOMB_X65_Y52_N20
\inst1|mm_interconnect_1|timer_s1_translator|wait_latency_counter~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_1|timer_s1_translator|wait_latency_counter~1_combout\ = (!\inst1|mm_interconnect_1|timer_s1_translator|wait_latency_counter\(0) & \inst1|mm_interconnect_1|timer_s1_translator|wait_latency_counter[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|mm_interconnect_1|timer_s1_translator|wait_latency_counter\(0),
	datad => \inst1|mm_interconnect_1|timer_s1_translator|wait_latency_counter[0]~0_combout\,
	combout => \inst1|mm_interconnect_1|timer_s1_translator|wait_latency_counter~1_combout\);

-- Location: FF_X65_Y52_N21
\inst1|mm_interconnect_1|timer_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_1|timer_s1_translator|wait_latency_counter~1_combout\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_1|timer_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X65_Y52_N6
\inst1|mm_interconnect_1|timer_s1_translator|wait_latency_counter~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_1|timer_s1_translator|wait_latency_counter~2_combout\ = (\inst1|mm_interconnect_1|timer_s1_translator|wait_latency_counter[0]~0_combout\ & (\inst1|mm_interconnect_1|timer_s1_translator|wait_latency_counter\(0) $ 
-- (\inst1|mm_interconnect_1|timer_s1_translator|wait_latency_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_1|timer_s1_translator|wait_latency_counter\(0),
	datac => \inst1|mm_interconnect_1|timer_s1_translator|wait_latency_counter\(1),
	datad => \inst1|mm_interconnect_1|timer_s1_translator|wait_latency_counter[0]~0_combout\,
	combout => \inst1|mm_interconnect_1|timer_s1_translator|wait_latency_counter~2_combout\);

-- Location: FF_X65_Y52_N7
\inst1|mm_interconnect_1|timer_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_1|timer_s1_translator|wait_latency_counter~2_combout\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_1|timer_s1_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X65_Y52_N24
\inst1|mm_interconnect_1|timer_s1_translator|read_latency_shift_reg~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_1|timer_s1_translator|read_latency_shift_reg~1_combout\ = (!\inst1|mm_interconnect_1|timer_s1_translator|wait_latency_counter\(1) & (\inst1|clock_crossing_bridge|m0_read~0_combout\ & 
-- (\inst1|mm_interconnect_1|timer_s1_translator|read_latency_shift_reg~0_combout\ & \inst1|mm_interconnect_1|timer_s1_translator|av_waitrequest_generated~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_1|timer_s1_translator|wait_latency_counter\(1),
	datab => \inst1|clock_crossing_bridge|m0_read~0_combout\,
	datac => \inst1|mm_interconnect_1|timer_s1_translator|read_latency_shift_reg~0_combout\,
	datad => \inst1|mm_interconnect_1|timer_s1_translator|av_waitrequest_generated~0_combout\,
	combout => \inst1|mm_interconnect_1|timer_s1_translator|read_latency_shift_reg~1_combout\);

-- Location: FF_X65_Y52_N25
\inst1|mm_interconnect_1|timer_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_1|timer_s1_translator|read_latency_shift_reg~1_combout\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_1|timer_s1_translator|read_latency_shift_reg\(0));

-- Location: FF_X67_Y52_N23
\inst1|mm_interconnect_1|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_1|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_1|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][48]~q\);

-- Location: LCCOMB_X67_Y52_N22
\inst1|mm_interconnect_1|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_1|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\inst1|mm_interconnect_1|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\inst1|mm_interconnect_1|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][48]~q\)))) # (!\inst1|mm_interconnect_1|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\inst1|clock_crossing_bridge|cmd_fifo|out_valid~q\ & (\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(37))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|clock_crossing_bridge|cmd_fifo|out_valid~q\,
	datab => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(37),
	datac => \inst1|mm_interconnect_1|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][48]~q\,
	datad => \inst1|mm_interconnect_1|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst1|mm_interconnect_1|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: FF_X67_Y52_N3
\inst1|mm_interconnect_1|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst1|mm_interconnect_1|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|mm_interconnect_1|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_1|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][48]~q\);

-- Location: FF_X65_Y52_N9
\inst1|mm_interconnect_1|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_1|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_1|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][48]~q\);

-- Location: LCCOMB_X65_Y52_N8
\inst1|mm_interconnect_1|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_1|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\inst1|mm_interconnect_1|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\inst1|mm_interconnect_1|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][48]~q\)))) # (!\inst1|mm_interconnect_1|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\inst1|clock_crossing_bridge|cmd_fifo|out_valid~q\ & ((\inst1|clock_crossing_bridge|cmd_fifo|out_payload\(37)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_1|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \inst1|clock_crossing_bridge|cmd_fifo|out_valid~q\,
	datac => \inst1|mm_interconnect_1|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][48]~q\,
	datad => \inst1|clock_crossing_bridge|cmd_fifo|out_payload\(37),
	combout => \inst1|mm_interconnect_1|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: FF_X65_Y52_N19
\inst1|mm_interconnect_1|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst1|mm_interconnect_1|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \inst1|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|mm_interconnect_1|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_1|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][48]~q\);

-- Location: LCCOMB_X67_Y52_N2
\inst1|mm_interconnect_1|clock_crossing_bridge_m0_translator_avalon_universal_master_0_agent|av_readdatavalid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_1|clock_crossing_bridge_m0_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\ = (\inst1|mm_interconnect_1|timer_s1_translator|read_latency_shift_reg\(0) & 
-- (!\inst1|mm_interconnect_1|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][48]~q\ & ((!\inst1|mm_interconnect_1|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][48]~q\) # 
-- (!\inst1|mm_interconnect_1|sysid_control_slave_translator|read_latency_shift_reg\(0))))) # (!\inst1|mm_interconnect_1|timer_s1_translator|read_latency_shift_reg\(0) & (\inst1|mm_interconnect_1|sysid_control_slave_translator|read_latency_shift_reg\(0) & 
-- (!\inst1|mm_interconnect_1|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][48]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_1|timer_s1_translator|read_latency_shift_reg\(0),
	datab => \inst1|mm_interconnect_1|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datac => \inst1|mm_interconnect_1|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][48]~q\,
	datad => \inst1|mm_interconnect_1|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][48]~q\,
	combout => \inst1|mm_interconnect_1|clock_crossing_bridge_m0_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\);

-- Location: LCCOMB_X67_Y51_N2
\inst1|clock_crossing_bridge|rsp_fifo|next_in_wr_ptr~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|clock_crossing_bridge|rsp_fifo|next_in_wr_ptr~0_combout\ = (\inst1|mm_interconnect_1|clock_crossing_bridge_m0_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\ & !\inst1|clock_crossing_bridge|rsp_fifo|full~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_1|clock_crossing_bridge_m0_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\,
	datad => \inst1|clock_crossing_bridge|rsp_fifo|full~q\,
	combout => \inst1|clock_crossing_bridge|rsp_fifo|next_in_wr_ptr~0_combout\);

-- Location: LCCOMB_X63_Y46_N30
\inst1|cpu|av_ld_byte0_data_nxt[3]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte0_data_nxt[3]~29_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst1|sdram|za_data\(3)) # ((\inst1|clock_crossing_bridge|rsp_fifo|out_payload\(3) & 
-- \inst1|clock_crossing_bridge|rsp_fifo|out_valid~q\)))) # (!\inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & (\inst1|clock_crossing_bridge|rsp_fifo|out_payload\(3) & (\inst1|clock_crossing_bridge|rsp_fifo|out_valid~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \inst1|clock_crossing_bridge|rsp_fifo|out_payload\(3),
	datac => \inst1|clock_crossing_bridge|rsp_fifo|out_valid~q\,
	datad => \inst1|sdram|za_data\(3),
	combout => \inst1|cpu|av_ld_byte0_data_nxt[3]~29_combout\);

-- Location: LCCOMB_X59_Y46_N10
\inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~4_combout\ = (\inst1|cpu|d_writedata\(3) & \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|cpu|d_writedata\(3),
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~4_combout\);

-- Location: FF_X59_Y46_N11
\inst1|cpu|the_SoC_cpu_nios2_oci|writedata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(3));

-- Location: LCCOMB_X63_Y53_N24
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_single_step_mode~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(3)))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_single_step_mode~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_single_step_mode~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(3),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout\);

-- Location: FF_X63_Y53_N25
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_single_step_mode\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_single_step_mode~q\);

-- Location: LCCOMB_X63_Y53_N12
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~9_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~2_combout\ & (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_single_step_mode~q\)))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~2_combout\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~2_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(19),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_single_step_mode~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~9_combout\);

-- Location: LCCOMB_X63_Y53_N28
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|readdata[3]~feeder_combout\ = \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~9_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata[3]~feeder_combout\);

-- Location: FF_X63_Y53_N29
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata[3]~feeder_combout\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3),
	sload => \inst1|cpu|the_SoC_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(3));

-- Location: FF_X63_Y47_N13
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(3),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(3));

-- Location: FF_X65_Y51_N27
\inst1|led_out|data_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|cpu|d_writedata\(3),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|led_out|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|led_out|data_out\(3));

-- Location: LCCOMB_X65_Y51_N16
\inst1|led_out|readdata[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|led_out|readdata\(3) = (!\inst1|cpu|W_alu_result\(2) & (!\inst1|cpu|W_alu_result\(3) & \inst1|led_out|data_out\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_alu_result\(2),
	datac => \inst1|cpu|W_alu_result\(3),
	datad => \inst1|led_out|data_out\(3),
	combout => \inst1|led_out|readdata\(3));

-- Location: FF_X65_Y51_N17
\inst1|mm_interconnect_0|led_out_s1_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|led_out|readdata\(3),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|led_out_s1_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X65_Y51_N6
\inst1|jtag_uart|av_readdata[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|av_readdata[3]~5_combout\ = (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(3) & \inst1|jtag_uart|read_0~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(3),
	datad => \inst1|jtag_uart|read_0~q\,
	combout => \inst1|jtag_uart|av_readdata[3]~5_combout\);

-- Location: FF_X65_Y51_N7
\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|jtag_uart|av_readdata[3]~5_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X65_Y51_N18
\inst1|cpu|av_ld_byte0_data_nxt[3]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte0_data_nxt[3]~28_combout\ = (\inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg\(0) & ((\inst1|mm_interconnect_0|led_out_s1_translator|av_readdata_pre\(3)) # 
-- ((\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(3))))) # 
-- (!\inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg\(0) & (((\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg\(0),
	datab => \inst1|mm_interconnect_0|led_out_s1_translator|av_readdata_pre\(3),
	datac => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datad => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(3),
	combout => \inst1|cpu|av_ld_byte0_data_nxt[3]~28_combout\);

-- Location: LCCOMB_X63_Y47_N12
\inst1|cpu|av_ld_byte0_data_nxt[3]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte0_data_nxt[3]~46_combout\ = (\inst1|cpu|av_ld_byte0_data_nxt[3]~28_combout\) # ((\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- (!\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\ & \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\,
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(3),
	datad => \inst1|cpu|av_ld_byte0_data_nxt[3]~28_combout\,
	combout => \inst1|cpu|av_ld_byte0_data_nxt[3]~46_combout\);

-- Location: LCCOMB_X62_Y46_N12
\inst1|cpu|av_ld_byte0_data_nxt[3]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte0_data_nxt[3]~30_combout\ = (\inst1|cpu|av_ld_rshift8~1_combout\ & (((\inst1|cpu|av_ld_byte1_data\(3))))) # (!\inst1|cpu|av_ld_rshift8~1_combout\ & ((\inst1|cpu|av_ld_byte0_data_nxt[3]~29_combout\) # 
-- ((\inst1|cpu|av_ld_byte0_data_nxt[3]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|av_ld_byte0_data_nxt[3]~29_combout\,
	datab => \inst1|cpu|av_ld_rshift8~1_combout\,
	datac => \inst1|cpu|av_ld_byte0_data_nxt[3]~46_combout\,
	datad => \inst1|cpu|av_ld_byte1_data\(3),
	combout => \inst1|cpu|av_ld_byte0_data_nxt[3]~30_combout\);

-- Location: FF_X62_Y46_N13
\inst1|cpu|av_ld_byte0_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|av_ld_byte0_data_nxt[3]~30_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|av_ld_byte0_data[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|av_ld_byte0_data\(3));

-- Location: LCCOMB_X62_Y46_N6
\inst1|cpu|W_rf_wr_data[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_rf_wr_data[3]~4_combout\ = (\inst1|cpu|R_ctrl_ld~q\ & (\inst1|cpu|av_ld_byte0_data\(3))) # (!\inst1|cpu|R_ctrl_ld~q\ & (((!\inst1|cpu|E_alu_result~6_combout\ & \inst1|cpu|W_alu_result\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|av_ld_byte0_data\(3),
	datab => \inst1|cpu|E_alu_result~6_combout\,
	datac => \inst1|cpu|W_alu_result\(3),
	datad => \inst1|cpu|R_ctrl_ld~q\,
	combout => \inst1|cpu|W_rf_wr_data[3]~4_combout\);

-- Location: LCCOMB_X65_Y45_N28
\inst1|cpu|d_writedata[31]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|d_writedata[31]~0_combout\ = (\inst1|cpu|Equal132~0_combout\ & (\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7))) # (!\inst1|cpu|Equal132~0_combout\ & 
-- ((\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Equal132~0_combout\,
	datac => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	datad => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15),
	combout => \inst1|cpu|d_writedata[31]~0_combout\);

-- Location: FF_X65_Y45_N29
\inst1|cpu|d_writedata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|d_writedata[31]~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|d_writedata\(15));

-- Location: LCCOMB_X61_Y44_N4
\inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~29_combout\ = (\inst1|cpu|d_writedata\(15) & \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|cpu|d_writedata\(15),
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~29_combout\);

-- Location: FF_X61_Y44_N5
\inst1|cpu|the_SoC_cpu_nios2_oci|writedata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(15));

-- Location: LCCOMB_X61_Y54_N28
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[15]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[15]~28_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(15)))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(15),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(15),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[15]~28_combout\);

-- Location: LCCOMB_X62_Y50_N14
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~11_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(19) & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(19),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(8),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~11_combout\);

-- Location: FF_X62_Y50_N15
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(13));

-- Location: FF_X62_Y50_N7
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(13),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(13));

-- Location: LCCOMB_X60_Y47_N30
\inst1|mm_interconnect_0|rsp_xbar_mux|src_payload~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux|src_payload~4_combout\ = (\inst1|sdram|za_valid~q\ & (\inst1|sdram|za_data\(13) & \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|za_valid~q\,
	datab => \inst1|sdram|za_data\(13),
	datac => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\,
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux|src_payload~4_combout\);

-- Location: LCCOMB_X62_Y48_N2
\inst1|cpu|F_iw[13]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[13]~24_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_mux|src_payload~4_combout\) # (((\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(13) & \inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\)) # 
-- (!\inst1|cpu|D_iw[9]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(13),
	datab => \inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datac => \inst1|mm_interconnect_0|rsp_xbar_mux|src_payload~4_combout\,
	datad => \inst1|cpu|D_iw[9]~1_combout\,
	combout => \inst1|cpu|F_iw[13]~24_combout\);

-- Location: FF_X62_Y48_N3
\inst1|cpu|D_iw[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|F_iw[13]~24_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|D_iw\(13));

-- Location: LCCOMB_X70_Y47_N28
\inst1|cpu|Equal101~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Equal101~0_combout\ = (!\inst1|cpu|D_iw\(13) & (!\inst1|cpu|D_iw\(12) & !\inst1|cpu|D_iw\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(13),
	datab => \inst1|cpu|D_iw\(12),
	datac => \inst1|cpu|D_iw\(11),
	combout => \inst1|cpu|Equal101~0_combout\);

-- Location: LCCOMB_X70_Y47_N4
\inst1|cpu|D_ctrl_br_cmp~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_br_cmp~0_combout\ = (\inst1|cpu|D_iw\(5) & ((\inst1|cpu|Equal2~6_combout\) # ((\inst1|cpu|Equal101~0_combout\ & \inst1|cpu|Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Equal2~6_combout\,
	datab => \inst1|cpu|Equal101~0_combout\,
	datac => \inst1|cpu|Equal2~0_combout\,
	datad => \inst1|cpu|D_iw\(5),
	combout => \inst1|cpu|D_ctrl_br_cmp~0_combout\);

-- Location: LCCOMB_X70_Y46_N24
\inst1|cpu|D_ctrl_br_cmp~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_br_cmp~2_combout\ = (\inst1|cpu|R_ctrl_br_nxt~0_combout\) # ((!\inst1|cpu|D_iw\(2) & ((\inst1|cpu|D_ctrl_br_cmp~1_combout\) # (\inst1|cpu|D_ctrl_br_cmp~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_ctrl_br_nxt~0_combout\,
	datab => \inst1|cpu|D_ctrl_br_cmp~1_combout\,
	datac => \inst1|cpu|D_iw\(2),
	datad => \inst1|cpu|D_ctrl_br_cmp~0_combout\,
	combout => \inst1|cpu|D_ctrl_br_cmp~2_combout\);

-- Location: FF_X70_Y46_N25
\inst1|cpu|R_ctrl_br_cmp\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|D_ctrl_br_cmp~2_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|R_ctrl_br_cmp~q\);

-- Location: LCCOMB_X70_Y46_N28
\inst1|cpu|E_alu_result~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_alu_result~6_combout\ = (\inst1|cpu|R_ctrl_rdctl_inst~q\) # (\inst1|cpu|R_ctrl_br_cmp~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_ctrl_rdctl_inst~q\,
	datad => \inst1|cpu|R_ctrl_br_cmp~q\,
	combout => \inst1|cpu|E_alu_result~6_combout\);

-- Location: LCCOMB_X65_Y51_N28
\inst1|led_out|data_out[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|led_out|data_out[2]~feeder_combout\ = \inst1|cpu|d_writedata\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|d_writedata\(2),
	combout => \inst1|led_out|data_out[2]~feeder_combout\);

-- Location: FF_X65_Y51_N29
\inst1|led_out|data_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|led_out|data_out[2]~feeder_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|led_out|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|led_out|data_out\(2));

-- Location: LCCOMB_X65_Y51_N14
\inst1|led_out|readdata[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|led_out|readdata\(2) = (!\inst1|cpu|W_alu_result\(3) & (!\inst1|cpu|W_alu_result\(2) & \inst1|led_out|data_out\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_alu_result\(3),
	datac => \inst1|cpu|W_alu_result\(2),
	datad => \inst1|led_out|data_out\(2),
	combout => \inst1|led_out|readdata\(2));

-- Location: FF_X65_Y51_N15
\inst1|mm_interconnect_0|led_out_s1_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|led_out|readdata\(2),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|led_out_s1_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X65_Y51_N12
\inst1|jtag_uart|av_readdata[2]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|av_readdata[2]~6_combout\ = (\inst1|jtag_uart|read_0~q\ & \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|read_0~q\,
	datad => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(2),
	combout => \inst1|jtag_uart|av_readdata[2]~6_combout\);

-- Location: FF_X65_Y51_N13
\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|jtag_uart|av_readdata[2]~6_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X65_Y51_N24
\inst1|cpu|av_ld_byte0_data_nxt[2]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte0_data_nxt[2]~31_combout\ = (\inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg\(0) & ((\inst1|mm_interconnect_0|led_out_s1_translator|av_readdata_pre\(2)) # 
-- ((\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(2))))) # 
-- (!\inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg\(0) & (((\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg\(0),
	datab => \inst1|mm_interconnect_0|led_out_s1_translator|av_readdata_pre\(2),
	datac => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datad => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(2),
	combout => \inst1|cpu|av_ld_byte0_data_nxt[2]~31_combout\);

-- Location: LCCOMB_X62_Y47_N12
\inst1|cpu|av_ld_byte0_data_nxt[2]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte0_data_nxt[2]~47_combout\ = (\inst1|cpu|av_ld_byte0_data_nxt[2]~31_combout\) # ((!\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\ & 
-- (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(2) & \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|av_ld_byte0_data_nxt[2]~31_combout\,
	datab => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\,
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(2),
	datad => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \inst1|cpu|av_ld_byte0_data_nxt[2]~47_combout\);

-- Location: IOIBUF_X0_Y29_N15
\SDRAM_DQ[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SDRAM_DQ(2),
	o => \SDRAM_DQ[2]~input_o\);

-- Location: FF_X0_Y29_N17
\inst1|sdram|za_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \SDRAM_DQ[2]~input_o\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|za_data\(2));

-- Location: LCCOMB_X63_Y46_N8
\inst1|cpu|av_ld_byte0_data_nxt[2]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte0_data_nxt[2]~32_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst1|sdram|za_data\(2)) # ((\inst1|clock_crossing_bridge|rsp_fifo|out_payload\(2) & 
-- \inst1|clock_crossing_bridge|rsp_fifo|out_valid~q\)))) # (!\inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & (\inst1|clock_crossing_bridge|rsp_fifo|out_payload\(2) & (\inst1|clock_crossing_bridge|rsp_fifo|out_valid~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \inst1|clock_crossing_bridge|rsp_fifo|out_payload\(2),
	datac => \inst1|clock_crossing_bridge|rsp_fifo|out_valid~q\,
	datad => \inst1|sdram|za_data\(2),
	combout => \inst1|cpu|av_ld_byte0_data_nxt[2]~32_combout\);

-- Location: LCCOMB_X62_Y46_N24
\inst1|cpu|av_ld_byte0_data_nxt[2]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte0_data_nxt[2]~33_combout\ = (\inst1|cpu|av_ld_rshift8~1_combout\ & (\inst1|cpu|av_ld_byte1_data\(2))) # (!\inst1|cpu|av_ld_rshift8~1_combout\ & (((\inst1|cpu|av_ld_byte0_data_nxt[2]~47_combout\) # 
-- (\inst1|cpu|av_ld_byte0_data_nxt[2]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|av_ld_byte1_data\(2),
	datab => \inst1|cpu|av_ld_byte0_data_nxt[2]~47_combout\,
	datac => \inst1|cpu|av_ld_byte0_data_nxt[2]~32_combout\,
	datad => \inst1|cpu|av_ld_rshift8~1_combout\,
	combout => \inst1|cpu|av_ld_byte0_data_nxt[2]~33_combout\);

-- Location: FF_X62_Y46_N25
\inst1|cpu|av_ld_byte0_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|av_ld_byte0_data_nxt[2]~33_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|av_ld_byte0_data[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|av_ld_byte0_data\(2));

-- Location: LCCOMB_X62_Y46_N2
\inst1|cpu|W_rf_wr_data[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_rf_wr_data[2]~5_combout\ = (\inst1|cpu|R_ctrl_ld~q\ & (((\inst1|cpu|av_ld_byte0_data\(2))))) # (!\inst1|cpu|R_ctrl_ld~q\ & (!\inst1|cpu|E_alu_result~6_combout\ & (\inst1|cpu|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_ctrl_ld~q\,
	datab => \inst1|cpu|E_alu_result~6_combout\,
	datac => \inst1|cpu|W_alu_result\(2),
	datad => \inst1|cpu|av_ld_byte0_data\(2),
	combout => \inst1|cpu|W_rf_wr_data[2]~5_combout\);

-- Location: LCCOMB_X63_Y44_N28
\inst1|cpu|d_writedata[30]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|d_writedata[30]~1_combout\ = (\inst1|cpu|Equal132~0_combout\ & (\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6))) # (!\inst1|cpu|Equal132~0_combout\ & 
-- ((\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	datac => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14),
	datad => \inst1|cpu|Equal132~0_combout\,
	combout => \inst1|cpu|d_writedata[30]~1_combout\);

-- Location: FF_X63_Y44_N29
\inst1|cpu|d_writedata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|d_writedata[30]~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|d_writedata\(14));

-- Location: LCCOMB_X59_Y46_N14
\inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~18_combout\ = (\inst1|cpu|d_writedata\(14) & \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|d_writedata\(14),
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~18_combout\);

-- Location: FF_X59_Y46_N15
\inst1|cpu|the_SoC_cpu_nios2_oci|writedata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(14));

-- Location: LCCOMB_X61_Y54_N4
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[14]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[14]~17_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(14)))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(14),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(14),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[14]~17_combout\);

-- Location: LCCOMB_X60_Y53_N14
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~17_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(19))))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(8),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(19),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~17_combout\);

-- Location: FF_X60_Y53_N15
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(27));

-- Location: FF_X60_Y46_N31
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(27),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(27));

-- Location: LCCOMB_X60_Y46_N0
\inst1|cpu|F_iw[27]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[27]~33_combout\ = (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(27) & (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(27),
	datab => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\,
	combout => \inst1|cpu|F_iw[27]~33_combout\);

-- Location: LCCOMB_X60_Y46_N26
\inst1|cpu|F_iw[27]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[27]~34_combout\ = (\inst1|cpu|D_iw[9]~1_combout\ & ((\inst1|cpu|F_iw[27]~33_combout\) # ((\inst1|sdram|za_data\(27) & \inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|za_data\(27),
	datab => \inst1|cpu|F_iw[27]~33_combout\,
	datac => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \inst1|cpu|D_iw[9]~1_combout\,
	combout => \inst1|cpu|F_iw[27]~34_combout\);

-- Location: FF_X60_Y46_N27
\inst1|cpu|D_iw[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|F_iw[27]~34_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|D_iw\(27));

-- Location: LCCOMB_X70_Y44_N18
\inst1|cpu|E_src1[22]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_src1[22]~6_combout\ = (\inst1|cpu|R_src1~10_combout\ & ((\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(22)))) # (!\inst1|cpu|R_src1~10_combout\ & (\inst1|cpu|D_iw\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(26),
	datab => \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(22),
	datad => \inst1|cpu|R_src1~10_combout\,
	combout => \inst1|cpu|E_src1[22]~6_combout\);

-- Location: FF_X70_Y44_N19
\inst1|cpu|E_src1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_src1[22]~6_combout\,
	asdata => \inst1|cpu|F_pc_plus_one[20]~40_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|R_src1~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src1\(22));

-- Location: LCCOMB_X67_Y42_N12
\inst1|cpu|W_alu_result[22]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[22]~37_combout\ = (\inst1|cpu|R_ctrl_logic~q\ & (\inst1|cpu|E_logic_result[22]~11_combout\)) # (!\inst1|cpu|R_ctrl_logic~q\ & ((!\inst1|cpu|E_alu_sub~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_ctrl_logic~q\,
	datac => \inst1|cpu|E_logic_result[22]~11_combout\,
	datad => \inst1|cpu|E_alu_sub~q\,
	combout => \inst1|cpu|W_alu_result[22]~37_combout\);

-- Location: LCCOMB_X67_Y42_N14
\inst1|cpu|W_alu_result[22]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[22]~6_combout\ = (\inst1|cpu|R_ctrl_logic~q\ & (((\inst1|cpu|W_alu_result[22]~37_combout\)))) # (!\inst1|cpu|R_ctrl_logic~q\ & ((\inst1|cpu|W_alu_result[22]~37_combout\ & ((\inst1|cpu|Add2~44_combout\))) # 
-- (!\inst1|cpu|W_alu_result[22]~37_combout\ & (\inst1|cpu|Add1~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_ctrl_logic~q\,
	datab => \inst1|cpu|Add1~44_combout\,
	datac => \inst1|cpu|Add2~44_combout\,
	datad => \inst1|cpu|W_alu_result[22]~37_combout\,
	combout => \inst1|cpu|W_alu_result[22]~6_combout\);

-- Location: LCCOMB_X67_Y45_N14
\inst1|cpu|W_alu_result[22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[22]~feeder_combout\ = \inst1|cpu|W_alu_result[22]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|W_alu_result[22]~6_combout\,
	combout => \inst1|cpu|W_alu_result[22]~feeder_combout\);

-- Location: FF_X67_Y45_N15
\inst1|cpu|W_alu_result[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|W_alu_result[22]~feeder_combout\,
	asdata => \inst1|cpu|E_shift_rot_result\(22),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|E_alu_result~6_combout\,
	sload => \inst1|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|W_alu_result\(22));

-- Location: LCCOMB_X62_Y45_N20
\inst1|mm_interconnect_0|addr_router_001|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|addr_router_001|Equal2~1_combout\ = (!\inst1|cpu|W_alu_result\(22) & (!\inst1|cpu|W_alu_result\(20) & (!\inst1|cpu|W_alu_result\(21) & !\inst1|cpu|W_alu_result\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_alu_result\(22),
	datab => \inst1|cpu|W_alu_result\(20),
	datac => \inst1|cpu|W_alu_result\(21),
	datad => \inst1|cpu|W_alu_result\(23),
	combout => \inst1|mm_interconnect_0|addr_router_001|Equal2~1_combout\);

-- Location: LCCOMB_X63_Y45_N16
\inst1|mm_interconnect_0|addr_router_001|Equal2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|addr_router_001|Equal2~2_combout\ = (!\inst1|cpu|W_alu_result\(16) & (!\inst1|cpu|W_alu_result\(18) & (!\inst1|cpu|W_alu_result\(17) & !\inst1|cpu|W_alu_result\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_alu_result\(16),
	datab => \inst1|cpu|W_alu_result\(18),
	datac => \inst1|cpu|W_alu_result\(17),
	datad => \inst1|cpu|W_alu_result\(19),
	combout => \inst1|mm_interconnect_0|addr_router_001|Equal2~2_combout\);

-- Location: LCCOMB_X67_Y45_N24
\inst1|mm_interconnect_0|addr_router_001|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|addr_router_001|Equal2~0_combout\ = (!\inst1|cpu|W_alu_result\(27) & (!\inst1|cpu|W_alu_result\(25) & (!\inst1|cpu|W_alu_result\(26) & \inst1|cpu|W_alu_result\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_alu_result\(27),
	datab => \inst1|cpu|W_alu_result\(25),
	datac => \inst1|cpu|W_alu_result\(26),
	datad => \inst1|cpu|W_alu_result\(28),
	combout => \inst1|mm_interconnect_0|addr_router_001|Equal2~0_combout\);

-- Location: LCCOMB_X63_Y45_N2
\inst1|mm_interconnect_0|addr_router_001|Equal2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|addr_router_001|Equal2~3_combout\ = (!\inst1|cpu|W_alu_result\(14) & (!\inst1|cpu|W_alu_result\(15) & !\inst1|cpu|W_alu_result\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_alu_result\(14),
	datac => \inst1|cpu|W_alu_result\(15),
	datad => \inst1|cpu|W_alu_result\(13),
	combout => \inst1|mm_interconnect_0|addr_router_001|Equal2~3_combout\);

-- Location: LCCOMB_X63_Y45_N20
\inst1|mm_interconnect_0|addr_router_001|Equal2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|addr_router_001|Equal2~4_combout\ = (\inst1|mm_interconnect_0|addr_router_001|Equal2~1_combout\ & (\inst1|mm_interconnect_0|addr_router_001|Equal2~2_combout\ & (\inst1|mm_interconnect_0|addr_router_001|Equal2~0_combout\ & 
-- \inst1|mm_interconnect_0|addr_router_001|Equal2~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|addr_router_001|Equal2~1_combout\,
	datab => \inst1|mm_interconnect_0|addr_router_001|Equal2~2_combout\,
	datac => \inst1|mm_interconnect_0|addr_router_001|Equal2~0_combout\,
	datad => \inst1|mm_interconnect_0|addr_router_001|Equal2~3_combout\,
	combout => \inst1|mm_interconnect_0|addr_router_001|Equal2~4_combout\);

-- Location: LCCOMB_X66_Y48_N4
\inst1|mm_interconnect_0|addr_router_001|Equal3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|addr_router_001|Equal3~2_combout\ = (\inst1|mm_interconnect_0|addr_router_001|Equal2~4_combout\ & (\inst1|mm_interconnect_0|addr_router_001|Equal3~1_combout\ & (!\inst1|cpu|W_alu_result\(5) & 
-- \inst1|mm_interconnect_0|addr_router_001|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|addr_router_001|Equal2~4_combout\,
	datab => \inst1|mm_interconnect_0|addr_router_001|Equal3~1_combout\,
	datac => \inst1|cpu|W_alu_result\(5),
	datad => \inst1|mm_interconnect_0|addr_router_001|Equal1~0_combout\,
	combout => \inst1|mm_interconnect_0|addr_router_001|Equal3~2_combout\);

-- Location: LCCOMB_X66_Y49_N26
\inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg~2_combout\ = (\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst1~q\ & (\inst1|mm_interconnect_0|addr_router_001|Equal3~2_combout\ & \inst1|cpu|W_alu_result\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst1~q\,
	datab => \inst1|mm_interconnect_0|addr_router_001|Equal3~2_combout\,
	datac => \inst1|cpu|W_alu_result\(4),
	combout => \inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg~2_combout\);

-- Location: LCCOMB_X66_Y49_N4
\inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg~3_combout\ = (\inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg~2_combout\ & 
-- (!\inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (!\inst1|mm_interconnect_0|led_out_s1_translator|wait_latency_counter\(1) & 
-- \inst1|mm_interconnect_0|led_out_s1_translator|av_waitrequest_generated~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg~2_combout\,
	datab => \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst1|mm_interconnect_0|led_out_s1_translator|wait_latency_counter\(1),
	datad => \inst1|mm_interconnect_0|led_out_s1_translator|av_waitrequest_generated~0_combout\,
	combout => \inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg~3_combout\);

-- Location: LCCOMB_X59_Y41_N20
\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ = (\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\) # 
-- ((\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (!\inst1|sdram|za_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\,
	datab => \inst1|sdram|za_valid~q\,
	datac => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: FF_X59_Y41_N21
\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X59_Y41_N22
\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0_combout\ = (!\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0)) # (!\inst1|sdram|za_valid~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|sdram|za_valid~q\,
	datad => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0_combout\);

-- Location: LCCOMB_X59_Y41_N8
\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~6_combout\ = (\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ & 
-- ((\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))) # (!\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ & 
-- (\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\,
	datac => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3),
	datad => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~6_combout\);

-- Location: LCCOMB_X59_Y41_N30
\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]~2_combout\ = \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0_combout\ $ 
-- (((\inst1|sdram|the_SoC_sdram_input_efifo_module|always2~0_combout\) # ((!\inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~0_combout\) # (!\inst1|mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|the_SoC_sdram_input_efifo_module|always2~0_combout\,
	datab => \inst1|mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout\,
	datac => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0_combout\,
	datad => \inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~0_combout\,
	combout => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]~2_combout\);

-- Location: FF_X59_Y41_N9
\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~6_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2));

-- Location: LCCOMB_X59_Y41_N14
\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~8_combout\ = (\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ & 
-- ((\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2)))) # (!\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ & 
-- (\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4),
	datab => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\,
	datac => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2),
	combout => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~8_combout\);

-- Location: FF_X59_Y41_N15
\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~8_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3));

-- Location: LCCOMB_X59_Y41_N12
\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~7_combout\ = (\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ & 
-- (\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3))) # (!\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ & 
-- ((\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\,
	datac => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3),
	datad => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5),
	combout => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~7_combout\);

-- Location: FF_X59_Y41_N13
\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~7_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4));

-- Location: LCCOMB_X59_Y41_N28
\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~5_combout\ = (\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ & 
-- (\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4))) # (!\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ & 
-- ((\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4),
	datab => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\,
	datad => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6),
	combout => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~5_combout\);

-- Location: FF_X59_Y41_N29
\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~5_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5));

-- Location: LCCOMB_X59_Y41_N10
\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~1_combout\ = (\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7)) # 
-- ((\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ & \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7),
	datac => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\,
	datad => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5),
	combout => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~1_combout\);

-- Location: FF_X59_Y41_N11
\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6));

-- Location: LCCOMB_X59_Y41_N16
\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]~0_combout\ = (\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0_combout\ & 
-- ((\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ & ((\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6)))) # 
-- (!\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ & (\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7))))) # 
-- (!\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0_combout\ & (\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ & 
-- (\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0_combout\,
	datab => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\,
	datac => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7),
	datad => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6),
	combout => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]~0_combout\);

-- Location: FF_X59_Y41_N17
\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7));

-- Location: LCCOMB_X63_Y43_N30
\inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~5_combout\ = (!\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7) & (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & 
-- ((\inst1|sdram|the_SoC_sdram_input_efifo_module|entries\(0)) # (!\inst1|sdram|the_SoC_sdram_input_efifo_module|entries\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7),
	datab => \inst1|sdram|the_SoC_sdram_input_efifo_module|entries\(0),
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst1|sdram|the_SoC_sdram_input_efifo_module|entries\(1),
	combout => \inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~5_combout\);

-- Location: LCCOMB_X66_Y48_N22
\inst1|mm_interconnect_0|crosser|clock_xer|take_in_data\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|crosser|clock_xer|take_in_data~combout\ = (\inst1|mm_interconnect_0|crosser|clock_xer|take_in_data~1_combout\ & \inst1|clock_crossing_bridge|s0_cmd_valid~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|crosser|clock_xer|take_in_data~1_combout\,
	datad => \inst1|clock_crossing_bridge|s0_cmd_valid~combout\,
	combout => \inst1|mm_interconnect_0|crosser|clock_xer|take_in_data~combout\);

-- Location: FF_X65_Y49_N19
\inst1|mm_interconnect_0|crosser|clock_xer|in_data_buffer[68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|mm_interconnect_0|crosser|clock_xer|take_in_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|crosser|clock_xer|in_data_buffer\(68));

-- Location: LCCOMB_X56_Y72_N12
\inst1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \inst1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\);

-- Location: FF_X56_Y72_N13
\inst1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\,
	clrn => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|ALT_INV_resetrequest~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1));

-- Location: LCCOMB_X56_Y72_N2
\inst1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ = \inst1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1),
	combout => \inst1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\);

-- Location: FF_X56_Y72_N3
\inst1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\,
	clrn => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|ALT_INV_resetrequest~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0));

-- Location: LCCOMB_X56_Y72_N0
\inst1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ = \inst1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0),
	combout => \inst1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\);

-- Location: FF_X56_Y72_N1
\inst1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\,
	clrn => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|ALT_INV_resetrequest~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\);

-- Location: CLKCTRL_G10
\inst1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\);

-- Location: FF_X60_Y49_N27
\inst1|mm_interconnect_0|crosser|clock_xer|out_data_buffer[68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|mm_interconnect_0|crosser|clock_xer|in_data_buffer\(68),
	clrn => \inst1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|crosser|clock_xer|out_data_buffer\(68));

-- Location: LCCOMB_X60_Y49_N22
\inst1|mm_interconnect_0|pll_pll_slave_translator|waitrequest_reset_override~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|pll_pll_slave_translator|waitrequest_reset_override~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \inst1|mm_interconnect_0|pll_pll_slave_translator|waitrequest_reset_override~feeder_combout\);

-- Location: FF_X60_Y49_N23
\inst1|mm_interconnect_0|pll_pll_slave_translator|waitrequest_reset_override\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|pll_pll_slave_translator|waitrequest_reset_override~feeder_combout\,
	clrn => \inst1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|pll_pll_slave_translator|waitrequest_reset_override~q\);

-- Location: LCCOMB_X66_Y48_N30
\inst1|mm_interconnect_0|crosser|clock_xer|in_data_toggle~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|crosser|clock_xer|in_data_toggle~0_combout\ = \inst1|mm_interconnect_0|crosser|clock_xer|in_data_toggle~q\ $ (((\inst1|mm_interconnect_0|crosser|clock_xer|take_in_data~1_combout\ & 
-- \inst1|clock_crossing_bridge|s0_cmd_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|crosser|clock_xer|take_in_data~1_combout\,
	datac => \inst1|mm_interconnect_0|crosser|clock_xer|in_data_toggle~q\,
	datad => \inst1|clock_crossing_bridge|s0_cmd_valid~combout\,
	combout => \inst1|mm_interconnect_0|crosser|clock_xer|in_data_toggle~0_combout\);

-- Location: FF_X66_Y48_N31
\inst1|mm_interconnect_0|crosser|clock_xer|in_data_toggle\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|crosser|clock_xer|in_data_toggle~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|crosser|clock_xer|in_data_toggle~q\);

-- Location: LCCOMB_X61_Y49_N0
\inst1|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|din_s1~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|din_s1~feeder_combout\ = \inst1|mm_interconnect_0|crosser|clock_xer|in_data_toggle~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|mm_interconnect_0|crosser|clock_xer|in_data_toggle~q\,
	combout => \inst1|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|din_s1~feeder_combout\);

-- Location: FF_X61_Y49_N1
\inst1|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|din_s1~feeder_combout\,
	clrn => \inst1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|din_s1~q\);

-- Location: FF_X60_Y49_N21
\inst1|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|din_s1~q\,
	clrn => \inst1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|dreg\(0));

-- Location: LCCOMB_X60_Y49_N10
\inst1|pll|wire_pfdena_reg_ena~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|pll|wire_pfdena_reg_ena~0_combout\ = (!\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst1|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|dreg\(0) $ 
-- (\inst1|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst1|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|dreg\(0),
	datad => \inst1|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped~q\,
	combout => \inst1|pll|wire_pfdena_reg_ena~0_combout\);

-- Location: LCCOMB_X60_Y49_N4
\inst1|mm_interconnect_0|pll_pll_slave_translator|read_latency_shift_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|pll_pll_slave_translator|read_latency_shift_reg~0_combout\ = (\inst1|mm_interconnect_0|crosser|clock_xer|out_data_buffer\(68) & (\inst1|mm_interconnect_0|pll_pll_slave_translator|waitrequest_reset_override~q\ & 
-- \inst1|pll|wire_pfdena_reg_ena~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|crosser|clock_xer|out_data_buffer\(68),
	datab => \inst1|mm_interconnect_0|pll_pll_slave_translator|waitrequest_reset_override~q\,
	datad => \inst1|pll|wire_pfdena_reg_ena~0_combout\,
	combout => \inst1|mm_interconnect_0|pll_pll_slave_translator|read_latency_shift_reg~0_combout\);

-- Location: FF_X60_Y49_N5
\inst1|mm_interconnect_0|pll_pll_slave_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|pll_pll_slave_translator|read_latency_shift_reg~0_combout\,
	clrn => \inst1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|pll_pll_slave_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X60_Y49_N6
\inst1|mm_interconnect_0|crosser|clock_xer|in_data_buffer[105]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|crosser|clock_xer|in_data_buffer[105]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \inst1|mm_interconnect_0|crosser|clock_xer|in_data_buffer[105]~feeder_combout\);

-- Location: FF_X60_Y49_N7
\inst1|mm_interconnect_0|crosser|clock_xer|in_data_buffer[105]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|crosser|clock_xer|in_data_buffer[105]~feeder_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|mm_interconnect_0|crosser|clock_xer|take_in_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|crosser|clock_xer|in_data_buffer\(105));

-- Location: LCCOMB_X60_Y49_N16
\inst1|mm_interconnect_0|crosser|clock_xer|out_data_buffer[105]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|crosser|clock_xer|out_data_buffer[105]~feeder_combout\ = \inst1|mm_interconnect_0|crosser|clock_xer|in_data_buffer\(105)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|mm_interconnect_0|crosser|clock_xer|in_data_buffer\(105),
	combout => \inst1|mm_interconnect_0|crosser|clock_xer|out_data_buffer[105]~feeder_combout\);

-- Location: FF_X60_Y49_N17
\inst1|mm_interconnect_0|crosser|clock_xer|out_data_buffer[105]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|crosser|clock_xer|out_data_buffer[105]~feeder_combout\,
	clrn => \inst1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|crosser|clock_xer|out_data_buffer\(105));

-- Location: FF_X60_Y49_N31
\inst1|mm_interconnect_0|crosser|clock_xer|in_data_buffer[66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|mm_interconnect_0|crosser|clock_xer|take_in_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|crosser|clock_xer|in_data_buffer\(66));

-- Location: FF_X60_Y49_N15
\inst1|mm_interconnect_0|crosser|clock_xer|out_data_buffer[66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|mm_interconnect_0|crosser|clock_xer|in_data_buffer\(66),
	clrn => \inst1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|crosser|clock_xer|out_data_buffer\(66));

-- Location: LCCOMB_X60_Y49_N12
\inst1|mm_interconnect_0|crosser|clock_xer|in_data_buffer[67]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|crosser|clock_xer|in_data_buffer[67]~feeder_combout\ = \inst1|mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\,
	combout => \inst1|mm_interconnect_0|crosser|clock_xer|in_data_buffer[67]~feeder_combout\);

-- Location: FF_X60_Y49_N13
\inst1|mm_interconnect_0|crosser|clock_xer|in_data_buffer[67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|crosser|clock_xer|in_data_buffer[67]~feeder_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|mm_interconnect_0|crosser|clock_xer|take_in_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|crosser|clock_xer|in_data_buffer\(67));

-- Location: LCCOMB_X60_Y49_N2
\inst1|mm_interconnect_0|crosser|clock_xer|out_data_buffer[67]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|crosser|clock_xer|out_data_buffer[67]~feeder_combout\ = \inst1|mm_interconnect_0|crosser|clock_xer|in_data_buffer\(67)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|mm_interconnect_0|crosser|clock_xer|in_data_buffer\(67),
	combout => \inst1|mm_interconnect_0|crosser|clock_xer|out_data_buffer[67]~feeder_combout\);

-- Location: FF_X60_Y49_N3
\inst1|mm_interconnect_0|crosser|clock_xer|out_data_buffer[67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|crosser|clock_xer|out_data_buffer[67]~feeder_combout\,
	clrn => \inst1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|crosser|clock_xer|out_data_buffer\(67));

-- Location: LCCOMB_X60_Y49_N14
\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\inst1|mm_interconnect_0|crosser|clock_xer|out_data_buffer\(105) & (!\inst1|mm_interconnect_0|crosser|clock_xer|out_data_buffer\(66) & 
-- \inst1|mm_interconnect_0|crosser|clock_xer|out_data_buffer\(67)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|crosser|clock_xer|out_data_buffer\(105),
	datac => \inst1|mm_interconnect_0|crosser|clock_xer|out_data_buffer\(66),
	datad => \inst1|mm_interconnect_0|crosser|clock_xer|out_data_buffer\(67),
	combout => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: FF_X60_Y49_N9
\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][105]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	clrn => \inst1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][105]~q\);

-- Location: LCCOMB_X60_Y49_N8
\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ = (\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][105]~q\) # ((\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ & 
-- \inst1|pll|wire_pfdena_reg_ena~0_combout\)))) # (!\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ & ((\inst1|pll|wire_pfdena_reg_ena~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	datac => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][105]~q\,
	datad => \inst1|pll|wire_pfdena_reg_ena~0_combout\,
	combout => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\);

-- Location: LCCOMB_X60_Y49_N18
\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\ = (\inst1|mm_interconnect_0|pll_pll_slave_translator|waitrequest_reset_override~q\ & (\inst1|pll|wire_pfdena_reg_ena~0_combout\ & 
-- ((\inst1|mm_interconnect_0|crosser|clock_xer|out_data_buffer\(68)) # (\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|crosser|clock_xer|out_data_buffer\(68),
	datab => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	datac => \inst1|mm_interconnect_0|pll_pll_slave_translator|waitrequest_reset_override~q\,
	datad => \inst1|pll|wire_pfdena_reg_ena~0_combout\,
	combout => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\);

-- Location: LCCOMB_X59_Y49_N20
\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~5_combout\ = (\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\) # 
-- ((\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # 
-- (!\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent|uncompressor|sink_ready~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent|uncompressor|sink_ready~0_combout\,
	datab => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\,
	datac => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~5_combout\);

-- Location: FF_X59_Y49_N21
\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~5_combout\,
	clrn => \inst1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X59_Y49_N14
\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ = (\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\inst1|mm_interconnect_0|crosser_001|clock_xer|in_ready~0_combout\) # ((\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent|rp_valid~0_combout\ & 
-- !\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][105]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent|rp_valid~0_combout\,
	datab => \inst1|mm_interconnect_0|crosser_001|clock_xer|in_ready~0_combout\,
	datac => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][105]~q\,
	datad => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: FF_X59_Y49_N17
\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][105]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	clrn => \inst1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|ALT_INV_mem_used[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][105]~q\);

-- Location: LCCOMB_X59_Y49_N0
\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent|rp_valid\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\ = (\inst1|mm_interconnect_0|pll_pll_slave_translator|read_latency_shift_reg\(0)) # 
-- ((\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\(0)) # ((\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][105]~q\ & 
-- \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][105]~q\,
	datab => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \inst1|mm_interconnect_0|pll_pll_slave_translator|read_latency_shift_reg\(0),
	datad => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\(0),
	combout => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\);

-- Location: LCCOMB_X59_Y49_N24
\inst1|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle~0_combout\ = (\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\ & 
-- (!\inst1|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|dreg\(0))) # (!\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\ & 
-- ((\inst1|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|dreg\(0),
	datac => \inst1|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle~q\,
	datad => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	combout => \inst1|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle~0_combout\);

-- Location: FF_X59_Y49_N25
\inst1|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle~0_combout\,
	clrn => \inst1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle~q\);

-- Location: LCCOMB_X62_Y49_N8
\inst1|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|din_s1~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|din_s1~feeder_combout\ = \inst1|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle~q\,
	combout => \inst1|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|din_s1~feeder_combout\);

-- Location: FF_X62_Y49_N9
\inst1|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|din_s1~feeder_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|din_s1~q\);

-- Location: FF_X62_Y49_N3
\inst1|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|din_s1~q\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|dreg\(0));

-- Location: FF_X66_Y47_N15
\inst1|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|dreg\(0),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped~q\);

-- Location: LCCOMB_X59_Y49_N8
\inst1|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|din_s1~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|din_s1~feeder_combout\ = \inst1|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped~q\,
	combout => \inst1|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|din_s1~feeder_combout\);

-- Location: FF_X59_Y49_N9
\inst1|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|din_s1~feeder_combout\,
	clrn => \inst1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|din_s1~q\);

-- Location: FF_X59_Y49_N19
\inst1|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|din_s1~q\,
	clrn => \inst1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|dreg\(0));

-- Location: LCCOMB_X59_Y49_N28
\inst1|mm_interconnect_0|crosser_001|clock_xer|in_ready~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|crosser_001|clock_xer|in_ready~0_combout\ = \inst1|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|dreg\(0) $ (\inst1|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|dreg\(0),
	datad => \inst1|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle~q\,
	combout => \inst1|mm_interconnect_0|crosser_001|clock_xer|in_ready~0_combout\);

-- Location: LCCOMB_X59_Y49_N16
\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|read~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|read~0_combout\ = (!\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent|rp_valid~0_combout\ & 
-- (!\inst1|mm_interconnect_0|crosser_001|clock_xer|in_ready~0_combout\ & ((!\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0)) # 
-- (!\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][105]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent|rp_valid~0_combout\,
	datab => \inst1|mm_interconnect_0|crosser_001|clock_xer|in_ready~0_combout\,
	datac => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][105]~q\,
	datad => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|read~0_combout\);

-- Location: LCCOMB_X59_Y49_N6
\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]~1_combout\ = (!\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|read~0_combout\ & 
-- ((\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\(1)) # ((\inst1|mm_interconnect_0|pll_pll_slave_translator|read_latency_shift_reg\(0) & 
-- \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|read~0_combout\,
	datab => \inst1|mm_interconnect_0|pll_pll_slave_translator|read_latency_shift_reg\(0),
	datac => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\(1),
	datad => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\(0),
	combout => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]~1_combout\);

-- Location: FF_X59_Y49_N7
\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]~1_combout\,
	clrn => \inst1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\(1));

-- Location: LCCOMB_X59_Y49_N22
\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]~0_combout\ = (\inst1|mm_interconnect_0|pll_pll_slave_translator|read_latency_shift_reg\(0) & 
-- ((\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\(0)) # (\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\(1) $ 
-- (!\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|read~0_combout\)))) # (!\inst1|mm_interconnect_0|pll_pll_slave_translator|read_latency_shift_reg\(0) & 
-- ((\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|read~0_combout\ & (\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\(1))) # 
-- (!\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|read~0_combout\ & ((\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\(1),
	datab => \inst1|mm_interconnect_0|pll_pll_slave_translator|read_latency_shift_reg\(0),
	datac => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\(0),
	datad => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|read~0_combout\,
	combout => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]~0_combout\);

-- Location: FF_X59_Y49_N23
\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]~0_combout\,
	clrn => \inst1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\(0));

-- Location: LCCOMB_X59_Y49_N12
\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent|rp_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent|rp_valid~0_combout\ = (!\inst1|mm_interconnect_0|pll_pll_slave_translator|read_latency_shift_reg\(0) & 
-- !\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|mm_interconnect_0|pll_pll_slave_translator|read_latency_shift_reg\(0),
	datad => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\(0),
	combout => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent|rp_valid~0_combout\);

-- Location: LCCOMB_X59_Y49_N30
\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent|uncompressor|sink_ready~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent|uncompressor|sink_ready~0_combout\ = (!\inst1|mm_interconnect_0|crosser_001|clock_xer|in_ready~0_combout\ & 
-- (\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][105]~q\) # 
-- (!\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent|rp_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent|rp_valid~0_combout\,
	datab => \inst1|mm_interconnect_0|crosser_001|clock_xer|in_ready~0_combout\,
	datac => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][105]~q\,
	datad => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent|uncompressor|sink_ready~0_combout\);

-- Location: LCCOMB_X60_Y49_N20
\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\inst1|mm_interconnect_0|pll_pll_slave_translator|waitrequest_reset_override~q\ & 
-- (\inst1|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|dreg\(0) $ (\inst1|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|pll_pll_slave_translator|waitrequest_reset_override~q\,
	datac => \inst1|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|dreg\(0),
	datad => \inst1|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped~q\,
	combout => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCCOMB_X60_Y49_N24
\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ = (\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ & 
-- (\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ & ((\inst1|mm_interconnect_0|crosser|clock_xer|out_data_buffer\(68)) # 
-- (\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|crosser|clock_xer|out_data_buffer\(68),
	datab => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	datac => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	datad => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	combout => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: LCCOMB_X59_Y49_N10
\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3_combout\ = (\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\) # 
-- ((\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((!\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0)) # 
-- (!\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent|uncompressor|sink_ready~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent|uncompressor|sink_ready~0_combout\,
	datab => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\,
	combout => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3_combout\);

-- Location: FF_X59_Y49_N11
\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3_combout\,
	clrn => \inst1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X60_Y49_N0
\inst1|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped~0_combout\ = (\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\inst1|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped~q\)))) # (!\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\inst1|mm_interconnect_0|pll_pll_slave_translator|waitrequest_reset_override~q\ & ((\inst1|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|dreg\(0)))) # (!\inst1|mm_interconnect_0|pll_pll_slave_translator|waitrequest_reset_override~q\ & 
-- (\inst1|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \inst1|mm_interconnect_0|pll_pll_slave_translator|waitrequest_reset_override~q\,
	datac => \inst1|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped~q\,
	datad => \inst1|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|dreg\(0),
	combout => \inst1|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped~0_combout\);

-- Location: FF_X60_Y49_N1
\inst1|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped~0_combout\,
	clrn => \inst1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped~q\);

-- Location: LCCOMB_X67_Y50_N24
\inst1|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|din_s1~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|din_s1~feeder_combout\ = \inst1|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped~q\,
	combout => \inst1|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|din_s1~feeder_combout\);

-- Location: FF_X67_Y50_N25
\inst1|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|din_s1~feeder_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|din_s1~q\);

-- Location: FF_X66_Y48_N17
\inst1|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|din_s1~q\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|dreg\(0));

-- Location: LCCOMB_X66_Y48_N16
\inst1|mm_interconnect_0|crosser|clock_xer|take_in_data~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|crosser|clock_xer|take_in_data~0_combout\ = (!\inst1|cpu|W_alu_result\(5) & (!\inst1|cpu|W_alu_result\(4) & (\inst1|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|dreg\(0) $ 
-- (!\inst1|mm_interconnect_0|crosser|clock_xer|in_data_toggle~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_alu_result\(5),
	datab => \inst1|cpu|W_alu_result\(4),
	datac => \inst1|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|dreg\(0),
	datad => \inst1|mm_interconnect_0|crosser|clock_xer|in_data_toggle~q\,
	combout => \inst1|mm_interconnect_0|crosser|clock_xer|take_in_data~0_combout\);

-- Location: LCCOMB_X66_Y48_N10
\inst1|mm_interconnect_0|crosser|clock_xer|take_in_data~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|crosser|clock_xer|take_in_data~1_combout\ = (\inst1|mm_interconnect_0|addr_router_001|Equal2~4_combout\ & (\inst1|mm_interconnect_0|crosser|clock_xer|take_in_data~0_combout\ & 
-- (\inst1|mm_interconnect_0|addr_router_001|Equal3~1_combout\ & \inst1|mm_interconnect_0|addr_router_001|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|addr_router_001|Equal2~4_combout\,
	datab => \inst1|mm_interconnect_0|crosser|clock_xer|take_in_data~0_combout\,
	datac => \inst1|mm_interconnect_0|addr_router_001|Equal3~1_combout\,
	datad => \inst1|mm_interconnect_0|addr_router_001|Equal1~0_combout\,
	combout => \inst1|mm_interconnect_0|crosser|clock_xer|take_in_data~1_combout\);

-- Location: LCCOMB_X65_Y50_N2
\inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~1_combout\ = (!\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & 
-- !\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|waitrequest~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|waitrequest~q\,
	combout => \inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~1_combout\);

-- Location: LCCOMB_X67_Y46_N0
\inst1|mm_interconnect_0|addr_router_001|Equal2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|addr_router_001|Equal2~5_combout\ = (!\inst1|cpu|W_alu_result\(12) & (\inst1|cpu|W_alu_result\(11) & \inst1|cpu|W_alu_result\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_alu_result\(12),
	datac => \inst1|cpu|W_alu_result\(11),
	datad => \inst1|cpu|W_alu_result\(24),
	combout => \inst1|mm_interconnect_0|addr_router_001|Equal2~5_combout\);

-- Location: LCCOMB_X66_Y48_N20
\inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~2_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~1_combout\ & (\inst1|mm_interconnect_0|addr_router_001|Equal2~4_combout\ & 
-- \inst1|mm_interconnect_0|addr_router_001|Equal2~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~1_combout\,
	datac => \inst1|mm_interconnect_0|addr_router_001|Equal2~4_combout\,
	datad => \inst1|mm_interconnect_0|addr_router_001|Equal2~5_combout\,
	combout => \inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~2_combout\);

-- Location: LCCOMB_X66_Y48_N0
\inst1|mm_interconnect_0|cmd_xbar_demux_001|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_demux_001|WideOr0~0_combout\ = (\inst1|mm_interconnect_0|crosser|clock_xer|take_in_data~1_combout\) # ((\inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~2_combout\) # ((\inst1|jtag_uart|av_waitrequest~q\ & 
-- \inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|crosser|clock_xer|take_in_data~1_combout\,
	datab => \inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~2_combout\,
	datac => \inst1|jtag_uart|av_waitrequest~q\,
	datad => \inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~4_combout\,
	combout => \inst1|mm_interconnect_0|cmd_xbar_demux_001|WideOr0~0_combout\);

-- Location: LCCOMB_X63_Y43_N24
\inst1|mm_interconnect_0|cmd_xbar_demux_001|WideOr0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_demux_001|WideOr0~1_combout\ = (\inst1|clock_crossing_bridge|cmd_fifo|next_in_wr_ptr~3_combout\) # ((\inst1|mm_interconnect_0|cmd_xbar_demux_001|WideOr0~0_combout\) # 
-- ((\inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~5_combout\ & \inst1|mm_interconnect_0|addr_router_001|src_channel[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~5_combout\,
	datab => \inst1|clock_crossing_bridge|cmd_fifo|next_in_wr_ptr~3_combout\,
	datac => \inst1|mm_interconnect_0|addr_router_001|src_channel[1]~1_combout\,
	datad => \inst1|mm_interconnect_0|cmd_xbar_demux_001|WideOr0~0_combout\,
	combout => \inst1|mm_interconnect_0|cmd_xbar_demux_001|WideOr0~1_combout\);

-- Location: LCCOMB_X67_Y47_N26
\inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~7_combout\ = (\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst1~q\ & ((\inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg~3_combout\) # 
-- (\inst1|mm_interconnect_0|cmd_xbar_demux_001|WideOr0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg~3_combout\,
	datac => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst1~q\,
	datad => \inst1|mm_interconnect_0|cmd_xbar_demux_001|WideOr0~1_combout\,
	combout => \inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~7_combout\);

-- Location: LCCOMB_X67_Y47_N0
\inst1|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~0_combout\ = (!\inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~7_combout\ & ((\inst1|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~q\) # 
-- (\inst1|clock_crossing_bridge|s0_cmd_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~7_combout\,
	datac => \inst1|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~q\,
	datad => \inst1|clock_crossing_bridge|s0_cmd_valid~combout\,
	combout => \inst1|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~0_combout\);

-- Location: FF_X67_Y47_N1
\inst1|mm_interconnect_0|cpu_data_master_translator|end_begintransfer\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~q\);

-- Location: LCCOMB_X67_Y47_N20
\inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~8_combout\ = (\inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted~q\) # ((\inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~7_combout\ & 
-- \inst1|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted~q\,
	datac => \inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~7_combout\,
	datad => \inst1|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~q\,
	combout => \inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~8_combout\);

-- Location: LCCOMB_X67_Y47_N30
\inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~9_combout\ = (\inst1|cpu|d_read~q\ & (((\inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~6_combout\)))) # (!\inst1|cpu|d_read~q\ & 
-- (((!\inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~8_combout\)) # (!\inst1|cpu|d_write~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|d_write~q\,
	datab => \inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~6_combout\,
	datac => \inst1|cpu|d_read~q\,
	datad => \inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~8_combout\,
	combout => \inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~9_combout\);

-- Location: LCCOMB_X67_Y47_N18
\inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted~0_combout\ = (\inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~9_combout\ & ((\inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted~q\) # 
-- ((\inst1|cpu|d_write~q\ & \inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~9_combout\,
	datab => \inst1|cpu|d_write~q\,
	datac => \inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted~q\,
	datad => \inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~7_combout\,
	combout => \inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted~0_combout\);

-- Location: FF_X67_Y47_N19
\inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted~q\);

-- Location: FF_X65_Y49_N13
\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]~q\);

-- Location: LCCOMB_X65_Y49_N12
\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ = (\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]~q\)))) # (!\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (!\inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted~q\ & ((\inst1|cpu|d_write~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted~q\,
	datab => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]~q\,
	datad => \inst1|cpu|d_write~q\,
	combout => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\);

-- Location: LCCOMB_X65_Y49_N30
\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]~3_combout\ = (\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\)) # (!\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- ((\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]~q\))) # 
-- (!\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	datab => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]~q\,
	datad => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]~3_combout\);

-- Location: FF_X65_Y49_N31
\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]~3_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]~q\);

-- Location: FF_X65_Y49_N1
\inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]~q\);

-- Location: LCCOMB_X65_Y49_N0
\inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]~q\)))) # (!\inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (!\inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted~q\ & (\inst1|cpu|d_write~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted~q\,
	datab => \inst1|cpu|d_write~q\,
	datac => \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]~q\,
	datad => \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X65_Y49_N16
\inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]~1_combout\ = (\inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg\(0) & ((\inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\))) # 
-- (!\inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg\(0) & (\inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]~q\)))) # 
-- (!\inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (((\inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg\(0),
	datac => \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]~q\,
	datad => \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	combout => \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]~1_combout\);

-- Location: FF_X65_Y49_N17
\inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]~q\);

-- Location: LCCOMB_X65_Y49_N26
\inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~4_combout\ = (\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]~q\ & 
-- ((\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # ((\inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg\(0) & 
-- \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]~q\)))) # (!\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]~q\ & 
-- (((\inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg\(0) & \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]~q\,
	datab => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg\(0),
	datad => \inst1|mm_interconnect_0|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]~q\,
	combout => \inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~4_combout\);

-- Location: FF_X58_Y41_N29
\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~13_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][67]~q\);

-- Location: LCCOMB_X58_Y41_N28
\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~13_combout\ = (\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7) & 
-- (((\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][67]~q\)))) # (!\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7) & 
-- (\inst1|mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\ & ((\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7),
	datab => \inst1|mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\,
	datac => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][67]~q\,
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~13_combout\);

-- Location: LCCOMB_X58_Y41_N16
\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][67]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][67]~feeder_combout\ = \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~13_combout\,
	combout => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][67]~feeder_combout\);

-- Location: LCCOMB_X58_Y41_N24
\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always6~0_combout\ = ((\inst1|sdram|za_valid~q\ & \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))) # 
-- (!\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6),
	datac => \inst1|sdram|za_valid~q\,
	datad => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always6~0_combout\);

-- Location: FF_X58_Y41_N17
\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][67]~feeder_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][67]~q\);

-- Location: LCCOMB_X57_Y41_N6
\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~11_combout\ = (\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6) & 
-- (((\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][67]~q\)))) # (!\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6) & 
-- (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & ((\inst1|mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datab => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][67]~q\,
	datac => \inst1|mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\,
	datad => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6),
	combout => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~11_combout\);

-- Location: LCCOMB_X59_Y41_N6
\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always5~0_combout\ = ((\inst1|sdram|za_valid~q\ & \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))) # 
-- (!\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|sdram|za_valid~q\,
	datac => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5),
	datad => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always5~0_combout\);

-- Location: FF_X57_Y41_N7
\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~11_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][67]~q\);

-- Location: LCCOMB_X57_Y41_N10
\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~9_combout\ = (\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5) & 
-- (((\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][67]~q\)))) # (!\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5) & 
-- (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & (\inst1|mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datab => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5),
	datac => \inst1|mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\,
	datad => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][67]~q\,
	combout => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~9_combout\);

-- Location: LCCOMB_X59_Y41_N4
\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always4~0_combout\ = ((\inst1|sdram|za_valid~q\ & \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))) # 
-- (!\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4),
	datab => \inst1|sdram|za_valid~q\,
	datad => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always4~0_combout\);

-- Location: FF_X57_Y41_N11
\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~9_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][67]~q\);

-- Location: LCCOMB_X56_Y41_N6
\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~7_combout\ = (\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4) & 
-- (((\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][67]~q\)))) # (!\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4) & 
-- (\inst1|mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\ & (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\,
	datab => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][67]~q\,
	datad => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4),
	combout => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~7_combout\);

-- Location: LCCOMB_X59_Y41_N26
\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always3~0_combout\ = ((\inst1|sdram|za_valid~q\ & \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))) # 
-- (!\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|sdram|za_valid~q\,
	datac => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3),
	datad => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always3~0_combout\);

-- Location: FF_X56_Y41_N7
\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~7_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][67]~q\);

-- Location: LCCOMB_X56_Y41_N10
\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5_combout\ = (\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3) & 
-- (((\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][67]~q\)))) # (!\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3) & 
-- (\inst1|mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\ & (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\,
	datab => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3),
	datad => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][67]~q\,
	combout => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5_combout\);

-- Location: LCCOMB_X59_Y41_N24
\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always2~0_combout\ = ((\inst1|sdram|za_valid~q\ & \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))) # 
-- (!\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|sdram|za_valid~q\,
	datac => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2),
	datad => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always2~0_combout\);

-- Location: FF_X56_Y41_N11
\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][67]~q\);

-- Location: LCCOMB_X60_Y41_N0
\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout\ = (\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2) & 
-- (\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][67]~q\)) # (!\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2) & 
-- (((\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \inst1|mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][67]~q\,
	datab => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst1|mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\,
	datad => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2),
	combout => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout\);

-- Location: LCCOMB_X59_Y41_N18
\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0_combout\ = ((\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & \inst1|sdram|za_valid~q\)) # 
-- (!\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst1|sdram|za_valid~q\,
	combout => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0_combout\);

-- Location: FF_X60_Y41_N1
\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]~q\);

-- Location: LCCOMB_X60_Y41_N26
\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ = (\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]~q\)))) # (!\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & (\inst1|mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst1|mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\,
	datad => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]~q\,
	combout => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\);

-- Location: LCCOMB_X60_Y41_N6
\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\ = (\inst1|sdram|za_valid~q\) # (!\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|sdram|za_valid~q\,
	datad => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\);

-- Location: FF_X60_Y41_N27
\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]~q\);

-- Location: LCCOMB_X60_Y47_N4
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~15_combout\ = (\inst1|sdram|za_valid~q\ & (!\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\ & 
-- \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|za_valid~q\,
	datac => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\,
	datad => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]~q\,
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~15_combout\);

-- Location: FF_X65_Y50_N27
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]~q\);

-- Location: LCCOMB_X65_Y50_N26
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ = (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]~q\)))) # (!\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\inst1|mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\ & (\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\,
	datab => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]~q\,
	datad => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\);

-- Location: LCCOMB_X65_Y50_N28
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ = (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (!\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: LCCOMB_X65_Y50_N14
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\ = (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\) # 
-- ((!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|waitrequest~q\ & (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\ & 
-- !\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|waitrequest~q\,
	datab => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\,
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\,
	datad => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\);

-- Location: FF_X65_Y50_N15
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X65_Y50_N0
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- !\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X65_Y50_N21
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|ALT_INV_mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]~q\);

-- Location: LCCOMB_X65_Y50_N20
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~14_combout\ = (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- (!\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\ & \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\,
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]~q\,
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~14_combout\);

-- Location: FF_X59_Y49_N5
\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	clrn => \inst1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]~q\);

-- Location: LCCOMB_X59_Y49_N4
\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ = (\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]~q\)) # (!\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\inst1|mm_interconnect_0|crosser|clock_xer|out_data_buffer\(67))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]~q\,
	datad => \inst1|mm_interconnect_0|crosser|clock_xer|out_data_buffer\(67),
	combout => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\);

-- Location: FF_X59_Y49_N27
\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	clrn => \inst1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|ALT_INV_mem_used[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]~q\);

-- Location: LCCOMB_X58_Y49_N16
\inst1|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[67]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[67]~feeder_combout\ = \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]~q\,
	combout => \inst1|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[67]~feeder_combout\);

-- Location: LCCOMB_X59_Y49_N18
\inst1|mm_interconnect_0|crosser_001|clock_xer|take_in_data\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|crosser_001|clock_xer|take_in_data~combout\ = (\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\ & (\inst1|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|dreg\(0) $ 
-- (!\inst1|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	datac => \inst1|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|dreg\(0),
	datad => \inst1|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle~q\,
	combout => \inst1|mm_interconnect_0|crosser_001|clock_xer|take_in_data~combout\);

-- Location: FF_X58_Y49_N17
\inst1|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[67]~feeder_combout\,
	clrn => \inst1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst1|mm_interconnect_0|crosser_001|clock_xer|take_in_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer\(67));

-- Location: FF_X66_Y47_N9
\inst1|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer\(67),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer\(67));

-- Location: LCCOMB_X66_Y47_N14
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~12_combout\ = (\inst1|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer\(67) & (\inst1|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|dreg\(0) $ 
-- (\inst1|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|dreg\(0),
	datac => \inst1|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped~q\,
	datad => \inst1|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer\(67),
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~12_combout\);

-- Location: FF_X67_Y48_N23
\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[8][67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~14_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[8][67]~q\);

-- Location: LCCOMB_X67_Y48_N22
\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~14_combout\ = (\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(8) & 
-- (((\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[8][67]~q\)))) # (!\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(8) & 
-- (\inst1|cpu|d_write~q\ & (!\inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|d_write~q\,
	datab => \inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted~q\,
	datac => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[8][67]~q\,
	datad => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(8),
	combout => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~14_combout\);

-- Location: LCCOMB_X67_Y48_N18
\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][67]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][67]~15_combout\ = (\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7) & 
-- ((\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0_combout\ & ((\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][67]~q\))) # 
-- (!\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0_combout\ & (\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~14_combout\)))) # 
-- (!\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7) & (\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~14_combout\,
	datab => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7),
	datac => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][67]~q\,
	datad => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0_combout\,
	combout => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][67]~15_combout\);

-- Location: FF_X67_Y48_N19
\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][67]~15_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][67]~q\);

-- Location: LCCOMB_X67_Y48_N12
\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][67]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][67]~12_combout\ = (\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7) & 
-- (((\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][67]~q\)))) # (!\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7) & 
-- (\inst1|cpu|d_write~q\ & ((!\inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|d_write~q\,
	datab => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][67]~q\,
	datac => \inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted~q\,
	datad => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7),
	combout => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][67]~12_combout\);

-- Location: LCCOMB_X67_Y48_N6
\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][67]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][67]~13_combout\ = (\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6) & 
-- ((\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0_combout\ & ((\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][67]~q\))) # 
-- (!\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0_combout\ & (\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][67]~12_combout\)))) # 
-- (!\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6) & (\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][67]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][67]~12_combout\,
	datab => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6),
	datac => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][67]~q\,
	datad => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0_combout\,
	combout => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][67]~13_combout\);

-- Location: FF_X67_Y48_N7
\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][67]~13_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][67]~q\);

-- Location: LCCOMB_X67_Y48_N0
\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][67]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][67]~10_combout\ = (\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6) & 
-- (((\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][67]~q\)))) # (!\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6) & 
-- (\inst1|cpu|d_write~q\ & (!\inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|d_write~q\,
	datab => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6),
	datac => \inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted~q\,
	datad => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][67]~q\,
	combout => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][67]~10_combout\);

-- Location: LCCOMB_X67_Y48_N26
\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][67]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][67]~11_combout\ = (\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5) & 
-- ((\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0_combout\ & ((\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][67]~q\))) # 
-- (!\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0_combout\ & (\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][67]~10_combout\)))) # 
-- (!\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5) & (\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][67]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][67]~10_combout\,
	datab => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5),
	datac => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][67]~q\,
	datad => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0_combout\,
	combout => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][67]~11_combout\);

-- Location: FF_X67_Y48_N27
\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][67]~11_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][67]~q\);

-- Location: LCCOMB_X67_Y48_N20
\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][67]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][67]~8_combout\ = (\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5) & 
-- (((\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][67]~q\)))) # (!\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5) & 
-- (\inst1|cpu|d_write~q\ & (!\inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|d_write~q\,
	datab => \inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted~q\,
	datac => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][67]~q\,
	datad => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5),
	combout => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][67]~8_combout\);

-- Location: LCCOMB_X68_Y48_N8
\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][67]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][67]~9_combout\ = (\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4) & 
-- ((\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0_combout\ & ((\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][67]~q\))) # 
-- (!\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0_combout\ & (\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][67]~8_combout\)))) # 
-- (!\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4) & (\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][67]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4),
	datab => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][67]~8_combout\,
	datac => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][67]~q\,
	datad => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0_combout\,
	combout => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][67]~9_combout\);

-- Location: FF_X68_Y48_N9
\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][67]~9_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][67]~q\);

-- Location: LCCOMB_X68_Y48_N20
\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][67]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][67]~6_combout\ = (\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4) & 
-- (((\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][67]~q\)))) # (!\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4) & 
-- (!\inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted~q\ & (\inst1|cpu|d_write~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted~q\,
	datab => \inst1|cpu|d_write~q\,
	datac => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][67]~q\,
	datad => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4),
	combout => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][67]~6_combout\);

-- Location: LCCOMB_X68_Y48_N26
\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][67]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][67]~7_combout\ = (\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3) & 
-- ((\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0_combout\ & ((\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][67]~q\))) # 
-- (!\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0_combout\ & (\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][67]~6_combout\)))) # 
-- (!\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3) & (\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][67]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][67]~6_combout\,
	datab => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3),
	datac => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][67]~q\,
	datad => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0_combout\,
	combout => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][67]~7_combout\);

-- Location: FF_X68_Y48_N27
\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][67]~7_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][67]~q\);

-- Location: LCCOMB_X68_Y48_N22
\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][67]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][67]~4_combout\ = (\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3) & 
-- (((\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][67]~q\)))) # (!\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3) & 
-- (!\inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted~q\ & (\inst1|cpu|d_write~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted~q\,
	datab => \inst1|cpu|d_write~q\,
	datac => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][67]~q\,
	datad => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3),
	combout => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][67]~4_combout\);

-- Location: LCCOMB_X68_Y48_N4
\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][67]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][67]~5_combout\ = (\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2) & 
-- ((\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0_combout\ & ((\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][67]~q\))) # 
-- (!\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0_combout\ & (\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][67]~4_combout\)))) # 
-- (!\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2) & (\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][67]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][67]~4_combout\,
	datab => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2),
	datac => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][67]~q\,
	datad => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0_combout\,
	combout => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][67]~5_combout\);

-- Location: FF_X68_Y48_N5
\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][67]~5_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][67]~q\);

-- Location: LCCOMB_X68_Y48_N24
\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]~2_combout\ = (\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2) & 
-- (((\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][67]~q\)))) # (!\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2) & 
-- (!\inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted~q\ & ((\inst1|cpu|d_write~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted~q\,
	datab => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2),
	datac => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][67]~q\,
	datad => \inst1|cpu|d_write~q\,
	combout => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]~2_combout\);

-- Location: LCCOMB_X68_Y48_N10
\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]~3_combout\ = (\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0_combout\ & ((\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]~q\))) # 
-- (!\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0_combout\ & (\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]~2_combout\)))) # 
-- (!\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]~2_combout\,
	datac => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]~q\,
	datad => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0_combout\,
	combout => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]~3_combout\);

-- Location: FF_X68_Y48_N11
\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]~3_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]~q\);

-- Location: LCCOMB_X68_Y48_N6
\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]~0_combout\ = (\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]~q\)))) # (!\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\inst1|cpu|d_write~q\ & (!\inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \inst1|cpu|d_write~q\,
	datac => \inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted~q\,
	datad => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]~q\,
	combout => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]~0_combout\);

-- Location: LCCOMB_X68_Y48_N0
\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]~1_combout\ = (\inst1|clock_crossing_bridge|rsp_fifo|out_valid~q\ & 
-- (((\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]~0_combout\)))) # (!\inst1|clock_crossing_bridge|rsp_fifo|out_valid~q\ & 
-- ((\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]~q\)) # 
-- (!\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|clock_crossing_bridge|rsp_fifo|out_valid~q\,
	datab => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]~q\,
	datad => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]~0_combout\,
	combout => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]~1_combout\);

-- Location: FF_X68_Y48_N1
\inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]~q\);

-- Location: LCCOMB_X66_Y47_N10
\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~13_combout\ = (\inst1|clock_crossing_bridge|rsp_fifo|out_valid~q\ & \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|clock_crossing_bridge|rsp_fifo|out_valid~q\,
	datad => \inst1|mm_interconnect_0|clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]~q\,
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~13_combout\);

-- Location: LCCOMB_X66_Y47_N24
\inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~10_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~15_combout\) # ((\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~14_combout\) # 
-- ((\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~12_combout\) # (\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~15_combout\,
	datab => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~14_combout\,
	datac => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~12_combout\,
	datad => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~13_combout\,
	combout => \inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~10_combout\);

-- Location: LCCOMB_X66_Y47_N26
\inst1|cpu|av_ld_aligning_data_nxt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_aligning_data_nxt~0_combout\ = (!\inst1|mm_interconnect_0|rsp_xbar_mux_001|WideOr1~1_combout\ & (\inst1|cpu|d_read~q\ & (!\inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~4_combout\ & 
-- !\inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_mux_001|WideOr1~1_combout\,
	datab => \inst1|cpu|d_read~q\,
	datac => \inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~4_combout\,
	datad => \inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~10_combout\,
	combout => \inst1|cpu|av_ld_aligning_data_nxt~0_combout\);

-- Location: LCCOMB_X66_Y47_N0
\inst1|cpu|av_ld_aligning_data_nxt~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_aligning_data_nxt~1_combout\ = (\inst1|cpu|av_ld_align_cycle\(0) $ (((\inst1|cpu|D_iw\(4)) # (!\inst1|cpu|D_iw\(3))))) # (!\inst1|cpu|av_ld_align_cycle\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|av_ld_align_cycle\(1),
	datab => \inst1|cpu|D_iw\(3),
	datac => \inst1|cpu|D_iw\(4),
	datad => \inst1|cpu|av_ld_align_cycle\(0),
	combout => \inst1|cpu|av_ld_aligning_data_nxt~1_combout\);

-- Location: LCCOMB_X66_Y47_N18
\inst1|cpu|av_ld_aligning_data_nxt~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_aligning_data_nxt~2_combout\ = (\inst1|cpu|av_ld_aligning_data~q\ & (((\inst1|cpu|av_ld_aligning_data_nxt~1_combout\)))) # (!\inst1|cpu|av_ld_aligning_data~q\ & (\inst1|cpu|av_ld_aligning_data_nxt~0_combout\ & (!\inst1|cpu|D_iw\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|av_ld_aligning_data_nxt~0_combout\,
	datab => \inst1|cpu|D_iw\(4),
	datac => \inst1|cpu|av_ld_aligning_data~q\,
	datad => \inst1|cpu|av_ld_aligning_data_nxt~1_combout\,
	combout => \inst1|cpu|av_ld_aligning_data_nxt~2_combout\);

-- Location: FF_X66_Y47_N19
\inst1|cpu|av_ld_aligning_data\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|av_ld_aligning_data_nxt~2_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|av_ld_aligning_data~q\);

-- Location: LCCOMB_X65_Y51_N22
\inst1|led_out|data_out[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|led_out|data_out[1]~feeder_combout\ = \inst1|cpu|d_writedata\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|d_writedata\(1),
	combout => \inst1|led_out|data_out[1]~feeder_combout\);

-- Location: FF_X65_Y51_N23
\inst1|led_out|data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|led_out|data_out[1]~feeder_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|led_out|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|led_out|data_out\(1));

-- Location: LCCOMB_X65_Y51_N20
\inst1|led_out|readdata[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|led_out|readdata\(1) = (!\inst1|cpu|W_alu_result\(2) & (!\inst1|cpu|W_alu_result\(3) & \inst1|led_out|data_out\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_alu_result\(2),
	datac => \inst1|cpu|W_alu_result\(3),
	datad => \inst1|led_out|data_out\(1),
	combout => \inst1|led_out|readdata\(1));

-- Location: FF_X65_Y51_N21
\inst1|mm_interconnect_0|led_out_s1_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|led_out|readdata\(1),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|led_out_s1_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X65_Y51_N2
\inst1|jtag_uart|av_readdata[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|av_readdata[1]~7_combout\ = (\inst1|jtag_uart|read_0~q\ & ((\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(1)))) # (!\inst1|jtag_uart|read_0~q\ & (\inst1|jtag_uart|ien_AE~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|ien_AE~q\,
	datac => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(1),
	datad => \inst1|jtag_uart|read_0~q\,
	combout => \inst1|jtag_uart|av_readdata[1]~7_combout\);

-- Location: FF_X65_Y51_N3
\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|jtag_uart|av_readdata[1]~7_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X65_Y51_N30
\inst1|cpu|av_ld_byte0_data_nxt[1]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte0_data_nxt[1]~34_combout\ = (\inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg\(0) & ((\inst1|mm_interconnect_0|led_out_s1_translator|av_readdata_pre\(1)) # 
-- ((\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(1))))) # 
-- (!\inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg\(0) & (((\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg\(0),
	datab => \inst1|mm_interconnect_0|led_out_s1_translator|av_readdata_pre\(1),
	datac => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datad => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(1),
	combout => \inst1|cpu|av_ld_byte0_data_nxt[1]~34_combout\);

-- Location: LCCOMB_X63_Y47_N2
\inst1|cpu|av_ld_byte0_data_nxt[1]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte0_data_nxt[1]~48_combout\ = (\inst1|cpu|av_ld_byte0_data_nxt[1]~34_combout\) # ((\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- (!\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\ & \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\,
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(1),
	datad => \inst1|cpu|av_ld_byte0_data_nxt[1]~34_combout\,
	combout => \inst1|cpu|av_ld_byte0_data_nxt[1]~48_combout\);

-- Location: LCCOMB_X66_Y46_N10
\inst1|mm_interconnect_0|crosser|clock_xer|in_data_buffer[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|crosser|clock_xer|in_data_buffer[1]~feeder_combout\ = \inst1|cpu|d_writedata\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|d_writedata\(1),
	combout => \inst1|mm_interconnect_0|crosser|clock_xer|in_data_buffer[1]~feeder_combout\);

-- Location: FF_X66_Y46_N11
\inst1|mm_interconnect_0|crosser|clock_xer|in_data_buffer[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|crosser|clock_xer|in_data_buffer[1]~feeder_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|mm_interconnect_0|crosser|clock_xer|take_in_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|crosser|clock_xer|in_data_buffer\(1));

-- Location: FF_X57_Y49_N19
\inst1|mm_interconnect_0|crosser|clock_xer|out_data_buffer[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|mm_interconnect_0|crosser|clock_xer|in_data_buffer\(1),
	clrn => \inst1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|crosser|clock_xer|out_data_buffer\(1));

-- Location: LCCOMB_X66_Y46_N26
\inst1|mm_interconnect_0|crosser|clock_xer|in_data_buffer[38]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|crosser|clock_xer|in_data_buffer[38]~feeder_combout\ = \inst1|cpu|W_alu_result\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|cpu|W_alu_result\(2),
	combout => \inst1|mm_interconnect_0|crosser|clock_xer|in_data_buffer[38]~feeder_combout\);

-- Location: FF_X66_Y46_N27
\inst1|mm_interconnect_0|crosser|clock_xer|in_data_buffer[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|crosser|clock_xer|in_data_buffer[38]~feeder_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|mm_interconnect_0|crosser|clock_xer|take_in_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|crosser|clock_xer|in_data_buffer\(38));

-- Location: LCCOMB_X57_Y49_N28
\inst1|mm_interconnect_0|crosser|clock_xer|out_data_buffer[38]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|crosser|clock_xer|out_data_buffer[38]~feeder_combout\ = \inst1|mm_interconnect_0|crosser|clock_xer|in_data_buffer\(38)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|mm_interconnect_0|crosser|clock_xer|in_data_buffer\(38),
	combout => \inst1|mm_interconnect_0|crosser|clock_xer|out_data_buffer[38]~feeder_combout\);

-- Location: FF_X57_Y49_N29
\inst1|mm_interconnect_0|crosser|clock_xer|out_data_buffer[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|crosser|clock_xer|out_data_buffer[38]~feeder_combout\,
	clrn => \inst1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|crosser|clock_xer|out_data_buffer\(38));

-- Location: LCCOMB_X66_Y46_N28
\inst1|mm_interconnect_0|crosser|clock_xer|in_data_buffer[39]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|crosser|clock_xer|in_data_buffer[39]~feeder_combout\ = \inst1|cpu|W_alu_result\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|W_alu_result\(3),
	combout => \inst1|mm_interconnect_0|crosser|clock_xer|in_data_buffer[39]~feeder_combout\);

-- Location: FF_X66_Y46_N29
\inst1|mm_interconnect_0|crosser|clock_xer|in_data_buffer[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|crosser|clock_xer|in_data_buffer[39]~feeder_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|mm_interconnect_0|crosser|clock_xer|take_in_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|crosser|clock_xer|in_data_buffer\(39));

-- Location: FF_X60_Y49_N29
\inst1|mm_interconnect_0|crosser|clock_xer|out_data_buffer[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|mm_interconnect_0|crosser|clock_xer|in_data_buffer\(39),
	clrn => \inst1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|crosser|clock_xer|out_data_buffer\(39));

-- Location: LCCOMB_X60_Y49_N28
\inst1|pll|wire_pfdena_reg_ena~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|pll|wire_pfdena_reg_ena~1_combout\ = (\inst1|pll|wire_pfdena_reg_ena~0_combout\ & (\inst1|mm_interconnect_0|crosser|clock_xer|out_data_buffer\(38) & (!\inst1|mm_interconnect_0|crosser|clock_xer|out_data_buffer\(39) & 
-- \inst1|mm_interconnect_0|crosser|clock_xer|out_data_buffer\(67))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|pll|wire_pfdena_reg_ena~0_combout\,
	datab => \inst1|mm_interconnect_0|crosser|clock_xer|out_data_buffer\(38),
	datac => \inst1|mm_interconnect_0|crosser|clock_xer|out_data_buffer\(39),
	datad => \inst1|mm_interconnect_0|crosser|clock_xer|out_data_buffer\(67),
	combout => \inst1|pll|wire_pfdena_reg_ena~1_combout\);

-- Location: LCCOMB_X57_Y49_N12
\inst1|pll|pfdena_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|pll|pfdena_reg~0_combout\ = (\inst1|pll|wire_pfdena_reg_ena~1_combout\ & (!\inst1|mm_interconnect_0|crosser|clock_xer|out_data_buffer\(1))) # (!\inst1|pll|wire_pfdena_reg_ena~1_combout\ & ((\inst1|pll|pfdena_reg~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|crosser|clock_xer|out_data_buffer\(1),
	datac => \inst1|pll|pfdena_reg~q\,
	datad => \inst1|pll|wire_pfdena_reg_ena~1_combout\,
	combout => \inst1|pll|pfdena_reg~0_combout\);

-- Location: FF_X57_Y49_N13
\inst1|pll|pfdena_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|pll|pfdena_reg~0_combout\,
	clrn => \inst1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|pll|pfdena_reg~q\);

-- Location: LCCOMB_X60_Y49_N26
\inst1|pll|readdata[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|pll|readdata[1]~0_combout\ = (!\inst1|mm_interconnect_0|crosser|clock_xer|out_data_buffer\(39) & (\inst1|mm_interconnect_0|crosser|clock_xer|out_data_buffer\(68) & \inst1|pll|wire_pfdena_reg_ena~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|crosser|clock_xer|out_data_buffer\(39),
	datac => \inst1|mm_interconnect_0|crosser|clock_xer|out_data_buffer\(68),
	datad => \inst1|pll|wire_pfdena_reg_ena~0_combout\,
	combout => \inst1|pll|readdata[1]~0_combout\);

-- Location: LCCOMB_X57_Y49_N22
\inst1|pll|readdata[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|pll|readdata[1]~1_combout\ = (\inst1|pll|readdata[1]~0_combout\ & ((!\inst1|mm_interconnect_0|crosser|clock_xer|out_data_buffer\(38)) # (!\inst1|pll|pfdena_reg~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|pll|pfdena_reg~q\,
	datab => \inst1|mm_interconnect_0|crosser|clock_xer|out_data_buffer\(38),
	datac => \inst1|pll|readdata[1]~0_combout\,
	combout => \inst1|pll|readdata[1]~1_combout\);

-- Location: FF_X57_Y49_N23
\inst1|mm_interconnect_0|pll_pll_slave_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|pll|readdata[1]~1_combout\,
	clrn => \inst1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|pll_pll_slave_translator|av_readdata_pre\(1));

-- Location: FF_X57_Y49_N11
\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~0_combout\,
	clrn => \inst1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]~q\);

-- Location: LCCOMB_X57_Y49_N10
\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~0_combout\ = (\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\(1) & 
-- ((\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]~q\))) # (!\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\(1) & 
-- (\inst1|mm_interconnect_0|pll_pll_slave_translator|av_readdata_pre\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|pll_pll_slave_translator|av_readdata_pre\(1),
	datac => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]~q\,
	datad => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\(1),
	combout => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~0_combout\);

-- Location: LCCOMB_X58_Y49_N6
\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]~feeder_combout\ = \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~0_combout\,
	combout => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]~feeder_combout\);

-- Location: LCCOMB_X59_Y49_N2
\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|always0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|always0~0_combout\ = (\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|read~0_combout\) # 
-- (!\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|read~0_combout\,
	datad => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\(0),
	combout => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|always0~0_combout\);

-- Location: FF_X58_Y49_N7
\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]~feeder_combout\,
	clrn => \inst1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]~q\);

-- Location: LCCOMB_X58_Y49_N2
\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|out_data[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|out_data[1]~0_combout\ = (\inst1|mm_interconnect_0|pll_pll_slave_translator|read_latency_shift_reg\(0) & 
-- ((\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\(0) & (\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]~q\)) # 
-- (!\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\(0) & ((\inst1|mm_interconnect_0|pll_pll_slave_translator|av_readdata_pre\(1)))))) # 
-- (!\inst1|mm_interconnect_0|pll_pll_slave_translator|read_latency_shift_reg\(0) & (\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]~q\,
	datab => \inst1|mm_interconnect_0|pll_pll_slave_translator|av_readdata_pre\(1),
	datac => \inst1|mm_interconnect_0|pll_pll_slave_translator|read_latency_shift_reg\(0),
	datad => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\(0),
	combout => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|out_data[1]~0_combout\);

-- Location: FF_X58_Y49_N3
\inst1|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|out_data[1]~0_combout\,
	clrn => \inst1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst1|mm_interconnect_0|crosser_001|clock_xer|take_in_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer\(1));

-- Location: FF_X62_Y49_N5
\inst1|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer\(1),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer\(1));

-- Location: LCCOMB_X62_Y49_N2
\inst1|mm_interconnect_0|crosser_001|clock_xer|out_valid\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|crosser_001|clock_xer|out_valid~combout\ = \inst1|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|dreg\(0) $ (\inst1|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|dreg\(0),
	datad => \inst1|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped~q\,
	combout => \inst1|mm_interconnect_0|crosser_001|clock_xer|out_valid~combout\);

-- Location: LCCOMB_X62_Y49_N4
\inst1|cpu|av_ld_byte0_data_nxt[1]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte0_data_nxt[1]~35_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst1|sdram|za_data\(1)) # ((\inst1|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer\(1) & 
-- \inst1|mm_interconnect_0|crosser_001|clock_xer|out_valid~combout\)))) # (!\inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & (((\inst1|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer\(1) & 
-- \inst1|mm_interconnect_0|crosser_001|clock_xer|out_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \inst1|sdram|za_data\(1),
	datac => \inst1|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer\(1),
	datad => \inst1|mm_interconnect_0|crosser_001|clock_xer|out_valid~combout\,
	combout => \inst1|cpu|av_ld_byte0_data_nxt[1]~35_combout\);

-- Location: LCCOMB_X62_Y49_N12
\inst1|cpu|av_ld_byte0_data_nxt[1]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte0_data_nxt[1]~36_combout\ = (\inst1|cpu|av_ld_byte0_data_nxt[1]~48_combout\) # ((\inst1|cpu|av_ld_byte0_data_nxt[1]~35_combout\) # ((\inst1|clock_crossing_bridge|rsp_fifo|out_valid~q\ & 
-- \inst1|clock_crossing_bridge|rsp_fifo|out_payload\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|av_ld_byte0_data_nxt[1]~48_combout\,
	datab => \inst1|clock_crossing_bridge|rsp_fifo|out_valid~q\,
	datac => \inst1|cpu|av_ld_byte0_data_nxt[1]~35_combout\,
	datad => \inst1|clock_crossing_bridge|rsp_fifo|out_payload\(1),
	combout => \inst1|cpu|av_ld_byte0_data_nxt[1]~36_combout\);

-- Location: LCCOMB_X62_Y46_N4
\inst1|cpu|av_ld_byte0_data_nxt[1]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte0_data_nxt[1]~49_combout\ = (\inst1|cpu|av_ld_aligning_data~q\ & ((\inst1|cpu|av_ld_rshift8~0_combout\ & (\inst1|cpu|av_ld_byte1_data\(1))) # (!\inst1|cpu|av_ld_rshift8~0_combout\ & 
-- ((\inst1|cpu|av_ld_byte0_data_nxt[1]~36_combout\))))) # (!\inst1|cpu|av_ld_aligning_data~q\ & (((\inst1|cpu|av_ld_byte0_data_nxt[1]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|av_ld_aligning_data~q\,
	datab => \inst1|cpu|av_ld_byte1_data\(1),
	datac => \inst1|cpu|av_ld_byte0_data_nxt[1]~36_combout\,
	datad => \inst1|cpu|av_ld_rshift8~0_combout\,
	combout => \inst1|cpu|av_ld_byte0_data_nxt[1]~49_combout\);

-- Location: FF_X62_Y46_N5
\inst1|cpu|av_ld_byte0_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|av_ld_byte0_data_nxt[1]~49_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|av_ld_byte0_data[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|av_ld_byte0_data\(1));

-- Location: LCCOMB_X66_Y44_N18
\inst1|cpu|W_ienable_reg[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_ienable_reg[1]~feeder_combout\ = \inst1|cpu|E_src1\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|cpu|E_src1\(1),
	combout => \inst1|cpu|W_ienable_reg[1]~feeder_combout\);

-- Location: FF_X66_Y44_N19
\inst1|cpu|W_ienable_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|W_ienable_reg[1]~feeder_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|W_ienable_reg_nxt~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|W_ienable_reg\(1));

-- Location: LCCOMB_X59_Y48_N12
\inst1|timer|irq\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|timer|irq~combout\ = (\inst1|timer|timeout_occurred~q\ & \inst1|timer|control_register\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|timer|timeout_occurred~q\,
	datad => \inst1|timer|control_register\(0),
	combout => \inst1|timer|irq~combout\);

-- Location: FF_X59_Y48_N13
\inst1|irq_synchronizer|sync|sync[0].u|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|timer|irq~combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|irq_synchronizer|sync|sync[0].u|din_s1~q\);

-- Location: LCCOMB_X59_Y48_N2
\inst1|irq_synchronizer|sync|sync[0].u|dreg[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|irq_synchronizer|sync|sync[0].u|dreg[0]~feeder_combout\ = \inst1|irq_synchronizer|sync|sync[0].u|din_s1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|irq_synchronizer|sync|sync[0].u|din_s1~q\,
	combout => \inst1|irq_synchronizer|sync|sync[0].u|dreg[0]~feeder_combout\);

-- Location: FF_X59_Y48_N3
\inst1|irq_synchronizer|sync|sync[0].u|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|irq_synchronizer|sync|sync[0].u|dreg[0]~feeder_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|irq_synchronizer|sync|sync[0].u|dreg\(0));

-- Location: LCCOMB_X59_Y48_N16
\inst1|irq_synchronizer|sync|sync[0].u|dreg[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|irq_synchronizer|sync|sync[0].u|dreg[1]~feeder_combout\ = \inst1|irq_synchronizer|sync|sync[0].u|dreg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|irq_synchronizer|sync|sync[0].u|dreg\(0),
	combout => \inst1|irq_synchronizer|sync|sync[0].u|dreg[1]~feeder_combout\);

-- Location: FF_X59_Y48_N17
\inst1|irq_synchronizer|sync|sync[0].u|dreg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|irq_synchronizer|sync|sync[0].u|dreg[1]~feeder_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|irq_synchronizer|sync|sync[0].u|dreg\(1));

-- Location: LCCOMB_X63_Y48_N2
\inst1|cpu|W_ipending_reg_nxt[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_ipending_reg_nxt[1]~1_combout\ = (\inst1|cpu|W_ienable_reg\(1) & (\inst1|irq_synchronizer|sync|sync[0].u|dreg\(1) & !\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_ienable_reg\(1),
	datab => \inst1|irq_synchronizer|sync|sync[0].u|dreg\(1),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(1),
	combout => \inst1|cpu|W_ipending_reg_nxt[1]~1_combout\);

-- Location: FF_X63_Y48_N3
\inst1|cpu|W_ipending_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|W_ipending_reg_nxt[1]~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|W_ipending_reg\(1));

-- Location: LCCOMB_X63_Y48_N6
\inst1|cpu|E_control_rd_data[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_control_rd_data[1]~1_combout\ = (\inst1|cpu|E_control_rd_data[1]~0_combout\ & ((\inst1|cpu|D_iw\(8) & ((\inst1|cpu|W_ipending_reg\(1)))) # (!\inst1|cpu|D_iw\(8) & (\inst1|cpu|W_ienable_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_ienable_reg\(1),
	datab => \inst1|cpu|W_ipending_reg\(1),
	datac => \inst1|cpu|D_iw\(8),
	datad => \inst1|cpu|E_control_rd_data[1]~0_combout\,
	combout => \inst1|cpu|E_control_rd_data[1]~1_combout\);

-- Location: FF_X63_Y48_N7
\inst1|cpu|W_control_rd_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_control_rd_data[1]~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|W_control_rd_data\(1));

-- Location: LCCOMB_X70_Y46_N22
\inst1|cpu|W_rf_wr_data[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_rf_wr_data[1]~6_combout\ = (\inst1|cpu|R_ctrl_rdctl_inst~q\ & (\inst1|cpu|W_control_rd_data\(1))) # (!\inst1|cpu|R_ctrl_rdctl_inst~q\ & ((\inst1|cpu|W_alu_result\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|W_control_rd_data\(1),
	datac => \inst1|cpu|W_alu_result\(1),
	datad => \inst1|cpu|R_ctrl_rdctl_inst~q\,
	combout => \inst1|cpu|W_rf_wr_data[1]~6_combout\);

-- Location: LCCOMB_X70_Y46_N0
\inst1|cpu|W_rf_wr_data[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_rf_wr_data[1]~7_combout\ = (\inst1|cpu|R_ctrl_ld~q\ & (\inst1|cpu|av_ld_byte0_data\(1))) # (!\inst1|cpu|R_ctrl_ld~q\ & (((\inst1|cpu|W_rf_wr_data[1]~6_combout\ & !\inst1|cpu|R_ctrl_br_cmp~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|av_ld_byte0_data\(1),
	datab => \inst1|cpu|R_ctrl_ld~q\,
	datac => \inst1|cpu|W_rf_wr_data[1]~6_combout\,
	datad => \inst1|cpu|R_ctrl_br_cmp~q\,
	combout => \inst1|cpu|W_rf_wr_data[1]~7_combout\);

-- Location: LCCOMB_X63_Y44_N22
\inst1|cpu|d_writedata[29]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|d_writedata[29]~2_combout\ = (\inst1|cpu|Equal132~0_combout\ & (\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5))) # (!\inst1|cpu|Equal132~0_combout\ & 
-- ((\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	datac => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13),
	datad => \inst1|cpu|Equal132~0_combout\,
	combout => \inst1|cpu|d_writedata[29]~2_combout\);

-- Location: FF_X63_Y44_N23
\inst1|cpu|d_writedata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|d_writedata[29]~2_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|d_writedata\(13));

-- Location: LCCOMB_X65_Y54_N28
\inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~15_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \inst1|cpu|d_writedata\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datac => \inst1|cpu|d_writedata\(13),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~15_combout\);

-- Location: FF_X65_Y54_N29
\inst1|cpu|the_SoC_cpu_nios2_oci|writedata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(13));

-- Location: LCCOMB_X65_Y54_N18
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~24_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(16))))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13) & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(16),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~24_combout\);

-- Location: FF_X65_Y54_N19
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~24_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(13));

-- Location: LCCOMB_X65_Y54_N6
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[13]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[13]~13_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(13)))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(13),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(13),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[13]~13_combout\);

-- Location: LCCOMB_X60_Y48_N22
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~5_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(19)))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(8),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(19),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~5_combout\);

-- Location: FF_X60_Y48_N23
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(26));

-- Location: FF_X60_Y48_N13
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(26),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(26));

-- Location: LCCOMB_X60_Y48_N30
\inst1|cpu|F_iw[26]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[26]~14_combout\ = (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(26) & (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(26),
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\,
	combout => \inst1|cpu|F_iw[26]~14_combout\);

-- Location: LCCOMB_X60_Y48_N16
\inst1|cpu|F_iw[26]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[26]~15_combout\ = (\inst1|cpu|D_iw[9]~1_combout\ & ((\inst1|cpu|F_iw[26]~14_combout\) # ((\inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & \inst1|sdram|za_data\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \inst1|sdram|za_data\(26),
	datac => \inst1|cpu|F_iw[26]~14_combout\,
	datad => \inst1|cpu|D_iw[9]~1_combout\,
	combout => \inst1|cpu|F_iw[26]~15_combout\);

-- Location: FF_X60_Y48_N17
\inst1|cpu|D_iw[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|F_iw[26]~15_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|D_iw\(26));

-- Location: LCCOMB_X59_Y46_N0
\inst1|cpu|d_writedata[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|d_writedata[6]~feeder_combout\ = \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	combout => \inst1|cpu|d_writedata[6]~feeder_combout\);

-- Location: FF_X59_Y46_N1
\inst1|cpu|d_writedata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|d_writedata[6]~feeder_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|d_writedata\(6));

-- Location: LCCOMB_X59_Y46_N26
\inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~24_combout\ = (\inst1|cpu|d_writedata\(6) & \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|d_writedata\(6),
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~24_combout\);

-- Location: FF_X59_Y46_N27
\inst1|cpu|the_SoC_cpu_nios2_oci|writedata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(6));

-- Location: LCCOMB_X63_Y55_N10
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[6]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[6]~23_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(6)))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(6),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(6),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[6]~23_combout\);

-- Location: LCCOMB_X61_Y53_N24
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~1_combout\ = (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(4) & (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(2) & 
-- !\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(4),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(2),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(3),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~1_combout\);

-- Location: LCCOMB_X62_Y55_N26
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[5]~4_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~1_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[5]~4_combout\);

-- Location: FF_X62_Y55_N27
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[5]~4_combout\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(8),
	sload => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(5));

-- Location: LCCOMB_X63_Y44_N8
\inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~14_combout\ = (\inst1|cpu|d_writedata\(5) & \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|d_writedata\(5),
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~14_combout\);

-- Location: FF_X63_Y44_N9
\inst1|cpu|the_SoC_cpu_nios2_oci|writedata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(5));

-- Location: LCCOMB_X63_Y55_N0
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[5]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[5]~12_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(5))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(5),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(5),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[5]~12_combout\);

-- Location: LCCOMB_X62_Y50_N20
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~14_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(19) & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(19),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(8),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~14_combout\);

-- Location: FF_X62_Y50_N21
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(21));

-- Location: FF_X62_Y48_N23
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(21),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(21));

-- Location: LCCOMB_X60_Y47_N12
\inst1|mm_interconnect_0|rsp_xbar_mux|src_payload~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux|src_payload~7_combout\ = (\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\ & (\inst1|sdram|za_valid~q\ & \inst1|sdram|za_data\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\,
	datac => \inst1|sdram|za_valid~q\,
	datad => \inst1|sdram|za_data\(21),
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux|src_payload~7_combout\);

-- Location: LCCOMB_X62_Y48_N8
\inst1|cpu|F_iw[21]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[21]~29_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_mux|src_payload~7_combout\) # (((\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(21) & \inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\)) # 
-- (!\inst1|cpu|D_iw[9]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(21),
	datab => \inst1|mm_interconnect_0|rsp_xbar_mux|src_payload~7_combout\,
	datac => \inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datad => \inst1|cpu|D_iw[9]~1_combout\,
	combout => \inst1|cpu|F_iw[21]~29_combout\);

-- Location: FF_X62_Y48_N9
\inst1|cpu|D_iw[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|F_iw[21]~29_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|D_iw\(21));

-- Location: LCCOMB_X63_Y47_N26
\inst1|cpu|D_ctrl_b_is_dst~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_b_is_dst~0_combout\ = (\inst1|cpu|D_iw\(1)) # ((\inst1|cpu|D_iw\(5) & (!\inst1|cpu|D_iw\(4) & !\inst1|cpu|D_iw\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(5),
	datab => \inst1|cpu|D_iw\(4),
	datac => \inst1|cpu|D_iw\(1),
	datad => \inst1|cpu|D_iw\(3),
	combout => \inst1|cpu|D_ctrl_b_is_dst~0_combout\);

-- Location: LCCOMB_X65_Y47_N0
\inst1|cpu|D_ctrl_b_is_dst~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_b_is_dst~1_combout\ = (\inst1|cpu|D_iw\(2) & ((\inst1|cpu|D_iw\(0) & (\inst1|cpu|D_iw\(1))) # (!\inst1|cpu|D_iw\(0) & ((!\inst1|cpu|D_ctrl_b_is_dst~0_combout\))))) # (!\inst1|cpu|D_iw\(2) & ((\inst1|cpu|D_iw\(0)) # 
-- ((!\inst1|cpu|D_iw\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(2),
	datab => \inst1|cpu|D_iw\(0),
	datac => \inst1|cpu|D_iw\(1),
	datad => \inst1|cpu|D_ctrl_b_is_dst~0_combout\,
	combout => \inst1|cpu|D_ctrl_b_is_dst~1_combout\);

-- Location: LCCOMB_X65_Y47_N30
\inst1|cpu|D_dst_regnum[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_dst_regnum[4]~4_combout\ = (\inst1|cpu|D_dst_regnum[4]~0_combout\) # ((\inst1|cpu|D_ctrl_b_is_dst~1_combout\ & ((\inst1|cpu|D_iw\(26)))) # (!\inst1|cpu|D_ctrl_b_is_dst~1_combout\ & (\inst1|cpu|D_iw\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_dst_regnum[4]~0_combout\,
	datab => \inst1|cpu|D_iw\(21),
	datac => \inst1|cpu|D_iw\(26),
	datad => \inst1|cpu|D_ctrl_b_is_dst~1_combout\,
	combout => \inst1|cpu|D_dst_regnum[4]~4_combout\);

-- Location: FF_X65_Y47_N31
\inst1|cpu|R_dst_regnum[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|D_dst_regnum[4]~4_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|R_dst_regnum\(4));

-- Location: LCCOMB_X60_Y45_N26
\inst1|cpu|d_writedata[28]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|d_writedata[28]~3_combout\ = (\inst1|cpu|Equal132~0_combout\ & ((\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4)))) # (!\inst1|cpu|Equal132~0_combout\ & 
-- (\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Equal132~0_combout\,
	datac => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12),
	datad => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	combout => \inst1|cpu|d_writedata[28]~3_combout\);

-- Location: FF_X60_Y45_N27
\inst1|cpu|d_writedata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|d_writedata[28]~3_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|d_writedata\(12));

-- Location: LCCOMB_X60_Y45_N12
\inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~12_combout\ = (\inst1|cpu|d_writedata\(12) & \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|cpu|d_writedata\(12),
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~12_combout\);

-- Location: FF_X60_Y45_N13
\inst1|cpu|the_SoC_cpu_nios2_oci|writedata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(12));

-- Location: LCCOMB_X60_Y45_N14
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[12]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[12]~9_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(12))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(12),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(12),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[12]~9_combout\);

-- Location: LCCOMB_X62_Y54_N24
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[11]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[11]~6_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11)))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~0_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[11]~6_combout\);

-- Location: LCCOMB_X62_Y55_N12
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~27_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(13) & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36)) # (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(13),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~27_combout\);

-- Location: FF_X62_Y55_N13
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~27_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(13));

-- Location: LCCOMB_X65_Y54_N10
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~73_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(13))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(13),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(13),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~73_combout\);

-- Location: LCCOMB_X58_Y54_N20
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~74_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(15))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(15),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~73_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~74_combout\);

-- Location: FF_X58_Y54_N21
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~74_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[9]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(14));

-- Location: LCCOMB_X58_Y54_N2
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[14]~feeder_combout\ = \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(14),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[14]~feeder_combout\);

-- Location: FF_X58_Y54_N3
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[14]~feeder_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(14));

-- Location: FF_X62_Y54_N25
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[11]~6_combout\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(14),
	sload => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(11));

-- Location: LCCOMB_X65_Y45_N12
\inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~16_combout\ = (\inst1|cpu|d_writedata\(11) & \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|cpu|d_writedata\(11),
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~16_combout\);

-- Location: FF_X65_Y45_N13
\inst1|cpu|the_SoC_cpu_nios2_oci|writedata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(11));

-- Location: LCCOMB_X65_Y45_N22
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[11]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[11]~14_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(11))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(11),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(11),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[11]~14_combout\);

-- Location: LCCOMB_X60_Y53_N28
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~4_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(19)))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(8),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(19),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~4_combout\);

-- Location: FF_X60_Y53_N29
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(25));

-- Location: FF_X62_Y47_N7
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(25),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(25));

-- Location: LCCOMB_X62_Y47_N16
\inst1|cpu|F_iw[25]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[25]~12_combout\ = (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(25) & (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\ & 
-- \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(25),
	datab => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\,
	datad => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \inst1|cpu|F_iw[25]~12_combout\);

-- Location: LCCOMB_X62_Y47_N8
\inst1|cpu|F_iw[25]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[25]~13_combout\ = (\inst1|cpu|D_iw[9]~1_combout\ & ((\inst1|cpu|F_iw[25]~12_combout\) # ((\inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & \inst1|sdram|za_data\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \inst1|cpu|D_iw[9]~1_combout\,
	datac => \inst1|sdram|za_data\(25),
	datad => \inst1|cpu|F_iw[25]~12_combout\,
	combout => \inst1|cpu|F_iw[25]~13_combout\);

-- Location: FF_X62_Y47_N9
\inst1|cpu|D_iw[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|F_iw[25]~13_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|D_iw\(25));

-- Location: LCCOMB_X65_Y47_N20
\inst1|cpu|D_dst_regnum[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_dst_regnum[3]~5_combout\ = (\inst1|cpu|D_dst_regnum[4]~0_combout\) # ((\inst1|cpu|D_ctrl_b_is_dst~1_combout\ & (\inst1|cpu|D_iw\(25))) # (!\inst1|cpu|D_ctrl_b_is_dst~1_combout\ & ((\inst1|cpu|D_iw\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(25),
	datab => \inst1|cpu|D_ctrl_b_is_dst~1_combout\,
	datac => \inst1|cpu|D_iw\(20),
	datad => \inst1|cpu|D_dst_regnum[4]~0_combout\,
	combout => \inst1|cpu|D_dst_regnum[3]~5_combout\);

-- Location: FF_X65_Y47_N21
\inst1|cpu|R_dst_regnum[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|D_dst_regnum[3]~5_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|R_dst_regnum\(3));

-- Location: LCCOMB_X60_Y45_N4
\inst1|cpu|d_writedata[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|d_writedata[4]~feeder_combout\ = \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	combout => \inst1|cpu|d_writedata[4]~feeder_combout\);

-- Location: FF_X60_Y45_N5
\inst1|cpu|d_writedata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|d_writedata[4]~feeder_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|d_writedata\(4));

-- Location: LCCOMB_X66_Y50_N10
\inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~13_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \inst1|cpu|d_writedata\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datac => \inst1|cpu|d_writedata\(4),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~13_combout\);

-- Location: FF_X66_Y50_N11
\inst1|cpu|the_SoC_cpu_nios2_oci|writedata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(4));

-- Location: LCCOMB_X63_Y54_N28
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[4]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[4]~10_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(4)))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(4),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(4),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[4]~10_combout\);

-- Location: LCCOMB_X62_Y54_N26
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[3]~2_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3)))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~0_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[3]~2_combout\);

-- Location: FF_X62_Y54_N27
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[3]~2_combout\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(6),
	sload => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(3));

-- Location: LCCOMB_X63_Y54_N6
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[3]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[3]~11_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(3))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(3),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(3),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[3]~11_combout\);

-- Location: LCCOMB_X62_Y54_N8
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[2]~1_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2)))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~0_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[2]~1_combout\);

-- Location: FF_X62_Y54_N9
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[2]~1_combout\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(5),
	sload => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(2));

-- Location: LCCOMB_X63_Y54_N2
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(2)))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(2),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(2),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout\);

-- Location: LCCOMB_X62_Y54_N20
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[4]~3_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~0_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[4]~3_combout\);

-- Location: FF_X62_Y54_N21
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[4]~3_combout\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(7),
	sload => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(4));

-- Location: LCCOMB_X63_Y54_N22
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~33_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(4))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(4),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(4),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~33_combout\);

-- Location: LCCOMB_X63_Y54_N30
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~34_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(6))))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~33_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(6),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~34_combout\);

-- Location: FF_X63_Y54_N31
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~34_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[9]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(5));

-- Location: LCCOMB_X63_Y55_N20
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|DRsize.000~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|DRsize.000~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|DRsize.000~feeder_combout\);

-- Location: FF_X63_Y55_N21
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|DRsize.000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|DRsize.000~feeder_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|DRsize.000~q\);

-- Location: LCCOMB_X63_Y58_N24
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[0]~5_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|DRsize.000~q\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(1)))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|DRsize.000~q\ & 
-- (\altera_internal_jtag~TDIUTAP\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|DRsize.000~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(1),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[0]~5_combout\);

-- Location: LCCOMB_X63_Y55_N14
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|Mux37~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|Mux37~0_combout\ = (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|Mux37~0_combout\);

-- Location: LCCOMB_X62_Y58_N26
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~10_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(0))))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|Mux37~0_combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|Mux37~0_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg\(0),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(0),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~10_combout\);

-- Location: FF_X63_Y58_N25
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[0]~5_combout\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~10_combout\,
	sload => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(0));

-- Location: LCCOMB_X63_Y58_N6
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[0]~feeder_combout\ = \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(0),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[0]~feeder_combout\);

-- Location: FF_X63_Y58_N7
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[0]~feeder_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(0));

-- Location: LCCOMB_X59_Y54_N0
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~0_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(0) & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37)) # ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(0),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~0_combout\);

-- Location: FF_X59_Y54_N1
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~0_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(0));

-- Location: LCCOMB_X63_Y55_N24
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~11_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(0))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(0),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(0),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~11_combout\);

-- Location: LCCOMB_X63_Y54_N0
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~12_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(2))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~11_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~12_combout\);

-- Location: FF_X63_Y54_N1
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~12_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[9]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(1));

-- Location: LCCOMB_X63_Y58_N18
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[1]~feeder_combout\ = \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(1),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[1]~feeder_combout\);

-- Location: FF_X63_Y58_N19
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[1]~feeder_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(1));

-- Location: LCCOMB_X62_Y55_N20
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~1_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(1) & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37)) # (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(1),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~1_combout\);

-- Location: FF_X62_Y55_N21
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~1_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(1));

-- Location: LCCOMB_X63_Y55_N26
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~14_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(1)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(1),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(1),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~14_combout\);

-- Location: LCCOMB_X63_Y54_N10
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~15_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(3))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~14_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~15_combout\);

-- Location: FF_X63_Y54_N11
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~15_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[9]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(2));

-- Location: LCCOMB_X63_Y58_N12
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[2]~feeder_combout\ = \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(2),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[2]~feeder_combout\);

-- Location: FF_X63_Y58_N13
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[2]~feeder_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(2));

-- Location: LCCOMB_X59_Y54_N26
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~2_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(2) & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37)) # ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(2),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~2_combout\);

-- Location: FF_X59_Y54_N27
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~2_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(2));

-- Location: LCCOMB_X63_Y54_N18
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~16_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(2))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(2),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(2),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~16_combout\);

-- Location: LCCOMB_X63_Y54_N12
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~17_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(4))))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~16_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(4),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~17_combout\);

-- Location: FF_X63_Y54_N13
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~17_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[9]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(3));

-- Location: LCCOMB_X63_Y54_N14
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[3]~feeder_combout\ = \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(3),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[3]~feeder_combout\);

-- Location: FF_X63_Y54_N15
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[3]~feeder_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(3));

-- Location: LCCOMB_X62_Y55_N30
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~3_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(3) & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37)) # (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(3),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~3_combout\);

-- Location: FF_X62_Y55_N31
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~3_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(3));

-- Location: LCCOMB_X63_Y54_N8
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~18_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(3)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(3),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(3),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~18_combout\);

-- Location: LCCOMB_X63_Y54_N24
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~19_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(5))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~18_combout\ & !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(5),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~18_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~19_combout\);

-- Location: FF_X63_Y54_N25
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~19_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[9]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(4));

-- Location: LCCOMB_X63_Y54_N4
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[4]~feeder_combout\ = \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(4),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[4]~feeder_combout\);

-- Location: FF_X63_Y54_N5
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[4]~feeder_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(4));

-- Location: LCCOMB_X60_Y54_N2
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~12_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(4))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(4),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~12_combout\);

-- Location: FF_X60_Y54_N3
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~12_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(1));

-- Location: LCCOMB_X63_Y55_N30
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(1)))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(1),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(1),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout\);

-- Location: FF_X63_Y53_N9
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata[1]~feeder_combout\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1),
	sload => \inst1|cpu|the_SoC_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(1));

-- Location: FF_X63_Y47_N3
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(1),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X63_Y47_N4
\inst1|cpu|F_iw[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[1]~18_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_mux|src_payload~0_combout\) # (((\inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(1))) # 
-- (!\inst1|cpu|D_iw[9]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_mux|src_payload~0_combout\,
	datab => \inst1|cpu|D_iw[9]~1_combout\,
	datac => \inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datad => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(1),
	combout => \inst1|cpu|F_iw[1]~18_combout\);

-- Location: FF_X63_Y47_N5
\inst1|cpu|D_iw[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|F_iw[1]~18_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|D_iw\(1));

-- Location: LCCOMB_X70_Y45_N16
\inst1|cpu|Equal2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Equal2~6_combout\ = (!\inst1|cpu|D_iw\(3) & (!\inst1|cpu|D_iw\(4) & (!\inst1|cpu|D_iw\(1) & !\inst1|cpu|D_iw\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(3),
	datab => \inst1|cpu|D_iw\(4),
	datac => \inst1|cpu|D_iw\(1),
	datad => \inst1|cpu|D_iw\(0),
	combout => \inst1|cpu|Equal2~6_combout\);

-- Location: LCCOMB_X70_Y47_N30
\inst1|cpu|Equal2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Equal2~10_combout\ = (\inst1|cpu|Equal2~6_combout\ & (\inst1|cpu|D_iw\(2) & \inst1|cpu|D_iw\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Equal2~6_combout\,
	datab => \inst1|cpu|D_iw\(2),
	datad => \inst1|cpu|D_iw\(5),
	combout => \inst1|cpu|Equal2~10_combout\);

-- Location: LCCOMB_X65_Y47_N28
\inst1|cpu|D_ctrl_implicit_dst_retaddr~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_implicit_dst_retaddr~0_combout\ = (\inst1|cpu|Equal132~0_combout\ & (!\inst1|cpu|D_iw\(5) & (!\inst1|cpu|D_iw\(2) & !\inst1|cpu|D_iw\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Equal132~0_combout\,
	datab => \inst1|cpu|D_iw\(5),
	datac => \inst1|cpu|D_iw\(2),
	datad => \inst1|cpu|D_iw\(0),
	combout => \inst1|cpu|D_ctrl_implicit_dst_retaddr~0_combout\);

-- Location: LCCOMB_X69_Y47_N4
\inst1|cpu|D_ctrl_implicit_dst_eretaddr~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_implicit_dst_eretaddr~0_combout\ = (!\inst1|cpu|D_iw\(14) & (\inst1|cpu|D_iw\(13) & ((\inst1|cpu|D_iw\(11)) # (!\inst1|cpu|D_iw\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(14),
	datab => \inst1|cpu|D_iw\(11),
	datac => \inst1|cpu|D_iw\(12),
	datad => \inst1|cpu|D_iw\(13),
	combout => \inst1|cpu|D_ctrl_implicit_dst_eretaddr~0_combout\);

-- Location: LCCOMB_X69_Y47_N6
\inst1|cpu|D_ctrl_implicit_dst_eretaddr~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_implicit_dst_eretaddr~1_combout\ = (\inst1|cpu|Equal2~0_combout\ & (\inst1|cpu|D_ctrl_implicit_dst_eretaddr~0_combout\ & (\inst1|cpu|Equal101~3_combout\ & \inst1|cpu|Equal2~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Equal2~0_combout\,
	datab => \inst1|cpu|D_ctrl_implicit_dst_eretaddr~0_combout\,
	datac => \inst1|cpu|Equal101~3_combout\,
	datad => \inst1|cpu|Equal2~9_combout\,
	combout => \inst1|cpu|D_ctrl_implicit_dst_eretaddr~1_combout\);

-- Location: LCCOMB_X65_Y47_N6
\inst1|cpu|D_dst_regnum[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_dst_regnum[4]~0_combout\ = (\inst1|cpu|Equal2~10_combout\) # ((\inst1|cpu|D_ctrl_implicit_dst_retaddr~0_combout\) # ((\inst1|cpu|D_ctrl_implicit_dst_eretaddr~1_combout\) # (!\inst1|cpu|D_ctrl_exception~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Equal2~10_combout\,
	datab => \inst1|cpu|D_ctrl_implicit_dst_retaddr~0_combout\,
	datac => \inst1|cpu|D_ctrl_implicit_dst_eretaddr~1_combout\,
	datad => \inst1|cpu|D_ctrl_exception~3_combout\,
	combout => \inst1|cpu|D_dst_regnum[4]~0_combout\);

-- Location: LCCOMB_X65_Y47_N2
\inst1|cpu|D_dst_regnum[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_dst_regnum[2]~1_combout\ = (\inst1|cpu|D_dst_regnum[4]~0_combout\) # ((\inst1|cpu|D_ctrl_b_is_dst~1_combout\ & (\inst1|cpu|D_iw\(24))) # (!\inst1|cpu|D_ctrl_b_is_dst~1_combout\ & ((\inst1|cpu|D_iw\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_dst_regnum[4]~0_combout\,
	datab => \inst1|cpu|D_iw\(24),
	datac => \inst1|cpu|D_iw\(19),
	datad => \inst1|cpu|D_ctrl_b_is_dst~1_combout\,
	combout => \inst1|cpu|D_dst_regnum[2]~1_combout\);

-- Location: FF_X65_Y47_N3
\inst1|cpu|R_dst_regnum[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|D_dst_regnum[2]~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|R_dst_regnum\(2));

-- Location: LCCOMB_X65_Y46_N14
\inst1|cpu|d_writedata[26]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|d_writedata[26]~5_combout\ = (\inst1|cpu|Equal132~0_combout\ & (\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2))) # (!\inst1|cpu|Equal132~0_combout\ & 
-- ((\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	datac => \inst1|cpu|Equal132~0_combout\,
	datad => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10),
	combout => \inst1|cpu|d_writedata[26]~5_combout\);

-- Location: FF_X65_Y46_N15
\inst1|cpu|d_writedata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|d_writedata[26]~5_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|d_writedata\(10));

-- Location: LCCOMB_X59_Y46_N16
\inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~21_combout\ = (\inst1|cpu|d_writedata\(10) & \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|cpu|d_writedata\(10),
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~21_combout\);

-- Location: FF_X59_Y46_N17
\inst1|cpu|the_SoC_cpu_nios2_oci|writedata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(10));

-- Location: LCCOMB_X61_Y54_N22
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[10]~20_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(10)))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(10),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(10),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[10]~20_combout\);

-- Location: LCCOMB_X62_Y54_N2
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~25_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(17))))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(17),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~25_combout\);

-- Location: FF_X62_Y54_N3
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~25_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(14));

-- Location: LCCOMB_X62_Y55_N2
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~26_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(14) & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37)) # (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(14),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~26_combout\);

-- Location: FF_X62_Y55_N3
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~26_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(14));

-- Location: LCCOMB_X63_Y58_N20
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~71_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(14)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(14),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(14),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~71_combout\);

-- Location: LCCOMB_X63_Y58_N14
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~72_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(15))))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(15),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~71_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~72_combout\);

-- Location: FF_X63_Y58_N5
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[15]~9_combout\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~72_combout\,
	sload => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(15));

-- Location: LCCOMB_X63_Y58_N10
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[15]~feeder_combout\ = \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(15),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[15]~feeder_combout\);

-- Location: FF_X63_Y58_N11
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[15]~feeder_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(15));

-- Location: FF_X62_Y54_N31
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[12]~5_combout\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(15),
	sload => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(12));

-- Location: LCCOMB_X58_Y54_N16
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~75_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(12))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(12),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(12),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~75_combout\);

-- Location: LCCOMB_X58_Y54_N22
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~76_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(14))))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~75_combout\ & ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~75_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(14),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~76_combout\);

-- Location: FF_X58_Y54_N23
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~76_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[9]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(13));

-- Location: LCCOMB_X61_Y54_N24
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~29_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(11) & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37)) # (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(11),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~29_combout\);

-- Location: FF_X61_Y54_N25
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~29_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(11));

-- Location: LCCOMB_X58_Y54_N10
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~77_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(11)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(11),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(11),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~77_combout\);

-- Location: LCCOMB_X58_Y54_N24
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~78_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(13))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~77_combout\ & !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(13),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~77_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~78_combout\);

-- Location: FF_X58_Y54_N25
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~78_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[9]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(12));

-- Location: LCCOMB_X58_Y54_N28
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[12]~feeder_combout\ = \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(12),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[12]~feeder_combout\);

-- Location: FF_X58_Y54_N29
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[12]~feeder_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(12));

-- Location: LCCOMB_X60_Y53_N22
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~27_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(12))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9) & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(12),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~27_combout\);

-- Location: FF_X60_Y53_N23
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~27_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(9));

-- Location: LCCOMB_X60_Y50_N2
\inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~22_combout\ = (\inst1|cpu|d_writedata\(9) & \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|d_writedata\(9),
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~22_combout\);

-- Location: FF_X60_Y50_N3
\inst1|cpu|the_SoC_cpu_nios2_oci|writedata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(9));

-- Location: LCCOMB_X60_Y50_N12
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[9]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[9]~21_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(9))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(9),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(9),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[9]~21_combout\);

-- Location: LCCOMB_X60_Y53_N12
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~26_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(19)))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(19),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(8),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~26_combout\);

-- Location: FF_X60_Y53_N13
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(15));

-- Location: FF_X61_Y48_N3
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(15),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(15));

-- Location: LCCOMB_X60_Y47_N2
\inst1|mm_interconnect_0|rsp_xbar_mux|src_payload~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux|src_payload~10_combout\ = (\inst1|sdram|za_valid~q\ & (\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\ & \inst1|sdram|za_data\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|za_valid~q\,
	datab => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\,
	datac => \inst1|sdram|za_data\(15),
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux|src_payload~10_combout\);

-- Location: LCCOMB_X61_Y48_N22
\inst1|cpu|F_iw[15]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[15]~49_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_mux|src_payload~10_combout\) # (((\inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(15))) # 
-- (!\inst1|cpu|D_iw[9]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datab => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(15),
	datac => \inst1|mm_interconnect_0|rsp_xbar_mux|src_payload~10_combout\,
	datad => \inst1|cpu|D_iw[9]~1_combout\,
	combout => \inst1|cpu|F_iw[15]~49_combout\);

-- Location: FF_X61_Y48_N23
\inst1|cpu|D_iw[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|F_iw[15]~49_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|D_iw\(15));

-- Location: LCCOMB_X70_Y48_N16
\inst1|cpu|D_ctrl_exception~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_exception~2_combout\ = (\inst1|cpu|D_iw\(12) & ((\inst1|cpu|D_iw\(15)) # (!\inst1|cpu|D_iw\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|D_iw\(14),
	datac => \inst1|cpu|D_iw\(12),
	datad => \inst1|cpu|D_iw\(15),
	combout => \inst1|cpu|D_ctrl_exception~2_combout\);

-- Location: LCCOMB_X70_Y48_N2
\inst1|cpu|D_ctrl_exception~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_exception~3_combout\ = (((\inst1|cpu|D_iw\(16)) # (!\inst1|cpu|D_ctrl_retaddr~0_combout\)) # (!\inst1|cpu|D_ctrl_exception~2_combout\)) # (!\inst1|cpu|D_iw\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(11),
	datab => \inst1|cpu|D_ctrl_exception~2_combout\,
	datac => \inst1|cpu|D_iw\(16),
	datad => \inst1|cpu|D_ctrl_retaddr~0_combout\,
	combout => \inst1|cpu|D_ctrl_exception~3_combout\);

-- Location: LCCOMB_X70_Y48_N30
\inst1|cpu|D_ctrl_retaddr~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_retaddr~1_combout\ = (!\inst1|cpu|D_iw\(12) & (\inst1|cpu|D_iw\(14) & (\inst1|cpu|D_iw\(15) $ (\inst1|cpu|D_iw\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(15),
	datab => \inst1|cpu|D_iw\(12),
	datac => \inst1|cpu|D_iw\(16),
	datad => \inst1|cpu|D_iw\(14),
	combout => \inst1|cpu|D_ctrl_retaddr~1_combout\);

-- Location: LCCOMB_X70_Y48_N0
\inst1|cpu|D_ctrl_retaddr~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_retaddr~2_combout\ = (\inst1|cpu|D_ctrl_exception~4_combout\ & (!\inst1|cpu|D_ctrl_implicit_dst_retaddr~0_combout\ & ((!\inst1|cpu|D_ctrl_retaddr~0_combout\) # (!\inst1|cpu|D_ctrl_retaddr~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_ctrl_retaddr~1_combout\,
	datab => \inst1|cpu|D_ctrl_retaddr~0_combout\,
	datac => \inst1|cpu|D_ctrl_exception~4_combout\,
	datad => \inst1|cpu|D_ctrl_implicit_dst_retaddr~0_combout\,
	combout => \inst1|cpu|D_ctrl_retaddr~2_combout\);

-- Location: LCCOMB_X70_Y48_N18
\inst1|cpu|D_ctrl_retaddr~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_retaddr~3_combout\ = (!\inst1|cpu|D_iw\(14) & (((!\inst1|cpu|D_iw\(15) & \inst1|cpu|D_iw\(11))) # (!\inst1|cpu|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(15),
	datab => \inst1|cpu|D_iw\(14),
	datac => \inst1|cpu|D_iw\(12),
	datad => \inst1|cpu|D_iw\(11),
	combout => \inst1|cpu|D_ctrl_retaddr~3_combout\);

-- Location: LCCOMB_X70_Y48_N20
\inst1|cpu|D_ctrl_retaddr~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_retaddr~4_combout\ = (\inst1|cpu|D_iw\(16) & (\inst1|cpu|D_ctrl_retaddr~0_combout\ & \inst1|cpu|D_ctrl_retaddr~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|D_iw\(16),
	datac => \inst1|cpu|D_ctrl_retaddr~0_combout\,
	datad => \inst1|cpu|D_ctrl_retaddr~3_combout\,
	combout => \inst1|cpu|D_ctrl_retaddr~4_combout\);

-- Location: LCCOMB_X70_Y48_N8
\inst1|cpu|D_ctrl_retaddr~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_retaddr~5_combout\ = (((\inst1|cpu|Equal2~10_combout\) # (\inst1|cpu|D_ctrl_retaddr~4_combout\)) # (!\inst1|cpu|D_ctrl_retaddr~2_combout\)) # (!\inst1|cpu|D_ctrl_exception~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_ctrl_exception~3_combout\,
	datab => \inst1|cpu|D_ctrl_retaddr~2_combout\,
	datac => \inst1|cpu|Equal2~10_combout\,
	datad => \inst1|cpu|D_ctrl_retaddr~4_combout\,
	combout => \inst1|cpu|D_ctrl_retaddr~5_combout\);

-- Location: FF_X70_Y48_N9
\inst1|cpu|R_ctrl_retaddr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|D_ctrl_retaddr~5_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|R_ctrl_retaddr~q\);

-- Location: LCCOMB_X65_Y44_N22
\inst1|cpu|R_src1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|R_src1~11_combout\ = (\inst1|cpu|R_ctrl_retaddr~q\ & ((\inst1|cpu|R_valid~q\) # ((\inst1|cpu|E_valid~q\ & \inst1|cpu|R_ctrl_br~q\)))) # (!\inst1|cpu|R_ctrl_retaddr~q\ & (((\inst1|cpu|E_valid~q\ & \inst1|cpu|R_ctrl_br~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_ctrl_retaddr~q\,
	datab => \inst1|cpu|R_valid~q\,
	datac => \inst1|cpu|E_valid~q\,
	datad => \inst1|cpu|R_ctrl_br~q\,
	combout => \inst1|cpu|R_src1~11_combout\);

-- Location: LCCOMB_X65_Y44_N28
\inst1|cpu|R_src1[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|R_src1[1]~12_combout\ = (!\inst1|cpu|R_src1~11_combout\ & (\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(1) & ((!\inst1|cpu|R_ctrl_jmp_direct~q\) # (!\inst1|cpu|E_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_src1~11_combout\,
	datab => \inst1|cpu|E_valid~q\,
	datac => \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(1),
	datad => \inst1|cpu|R_ctrl_jmp_direct~q\,
	combout => \inst1|cpu|R_src1[1]~12_combout\);

-- Location: FF_X65_Y44_N29
\inst1|cpu|E_src1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|R_src1[1]~12_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src1\(1));

-- Location: LCCOMB_X68_Y44_N6
\inst1|cpu|E_arith_result[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_arith_result[1]~4_combout\ = (\inst1|cpu|E_alu_sub~q\ & ((\inst1|cpu|Add1~2_combout\))) # (!\inst1|cpu|E_alu_sub~q\ & (\inst1|cpu|Add2~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_alu_sub~q\,
	datab => \inst1|cpu|Add2~2_combout\,
	datad => \inst1|cpu|Add1~2_combout\,
	combout => \inst1|cpu|E_arith_result[1]~4_combout\);

-- Location: LCCOMB_X69_Y45_N22
\inst1|cpu|E_mem_byte_en[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_mem_byte_en[0]~7_combout\ = (\inst1|cpu|D_iw\(4)) # ((!\inst1|cpu|E_arith_result[1]~4_combout\ & ((\inst1|cpu|D_iw\(3)) # (!\inst1|cpu|E_arith_result[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_arith_result[0]~5_combout\,
	datab => \inst1|cpu|E_arith_result[1]~4_combout\,
	datac => \inst1|cpu|D_iw\(3),
	datad => \inst1|cpu|D_iw\(4),
	combout => \inst1|cpu|E_mem_byte_en[0]~7_combout\);

-- Location: FF_X69_Y45_N23
\inst1|cpu|d_byteenable[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_mem_byte_en[0]~7_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|d_byteenable\(0));

-- Location: LCCOMB_X61_Y50_N6
\inst1|mm_interconnect_0|cmd_xbar_mux|src_data[32]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|src_data\(32) = (\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0)) # ((\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \inst1|cpu|d_byteenable\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datac => \inst1|cpu|d_byteenable\(0),
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|src_data\(32));

-- Location: FF_X61_Y50_N7
\inst1|cpu|the_SoC_cpu_nios2_oci|byteenable[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|src_data\(32),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|byteenable\(0));

-- Location: LCCOMB_X61_Y50_N8
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_byteenable[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\) # (\inst1|cpu|the_SoC_cpu_nios2_oci|byteenable\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|byteenable\(0),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout\);

-- Location: LCCOMB_X60_Y53_N26
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~24_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(19)))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(8),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(19),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~24_combout\);

-- Location: FF_X60_Y53_N27
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(18));

-- Location: FF_X62_Y48_N21
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(18),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(18));

-- Location: LCCOMB_X62_Y48_N14
\inst1|cpu|F_iw[18]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[18]~47_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & ((\inst1|sdram|za_data\(18)) # ((\inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(18))))) # (!\inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & (\inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- ((\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datac => \inst1|sdram|za_data\(18),
	datad => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(18),
	combout => \inst1|cpu|F_iw[18]~47_combout\);

-- Location: LCCOMB_X69_Y48_N28
\inst1|cpu|E_wrctl_status~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_wrctl_status~0_combout\ = (\inst1|cpu|R_ctrl_wrctl_inst~q\ & (!\inst1|cpu|D_iw\(8) & (!\inst1|cpu|D_iw\(6) & !\inst1|cpu|D_iw\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_ctrl_wrctl_inst~q\,
	datab => \inst1|cpu|D_iw\(8),
	datac => \inst1|cpu|D_iw\(6),
	datad => \inst1|cpu|D_iw\(7),
	combout => \inst1|cpu|E_wrctl_status~0_combout\);

-- Location: LCCOMB_X69_Y48_N14
\inst1|cpu|W_status_reg_pie_inst_nxt~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_status_reg_pie_inst_nxt~3_combout\ = (\inst1|cpu|E_wrctl_status~0_combout\ & (\inst1|cpu|E_src1\(0))) # (!\inst1|cpu|E_wrctl_status~0_combout\ & ((\inst1|cpu|W_status_reg_pie~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|E_wrctl_status~0_combout\,
	datac => \inst1|cpu|E_src1\(0),
	datad => \inst1|cpu|W_status_reg_pie~q\,
	combout => \inst1|cpu|W_status_reg_pie_inst_nxt~3_combout\);

-- Location: LCCOMB_X69_Y48_N12
\inst1|cpu|W_bstatus_reg_inst_nxt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_bstatus_reg_inst_nxt~0_combout\ = (\inst1|cpu|D_iw\(6) & (((\inst1|cpu|W_bstatus_reg~q\)))) # (!\inst1|cpu|D_iw\(6) & ((\inst1|cpu|W_ienable_reg_nxt~0_combout\ & (\inst1|cpu|E_src1\(0))) # (!\inst1|cpu|W_ienable_reg_nxt~0_combout\ & 
-- ((\inst1|cpu|W_bstatus_reg~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(6),
	datab => \inst1|cpu|E_src1\(0),
	datac => \inst1|cpu|W_ienable_reg_nxt~0_combout\,
	datad => \inst1|cpu|W_bstatus_reg~q\,
	combout => \inst1|cpu|W_bstatus_reg_inst_nxt~0_combout\);

-- Location: LCCOMB_X69_Y48_N16
\inst1|cpu|W_bstatus_reg_inst_nxt~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_bstatus_reg_inst_nxt~1_combout\ = (\inst1|cpu|R_ctrl_break~q\ & ((\inst1|cpu|W_status_reg_pie~q\))) # (!\inst1|cpu|R_ctrl_break~q\ & (\inst1|cpu|W_bstatus_reg_inst_nxt~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_bstatus_reg_inst_nxt~0_combout\,
	datab => \inst1|cpu|W_status_reg_pie~q\,
	datad => \inst1|cpu|R_ctrl_break~q\,
	combout => \inst1|cpu|W_bstatus_reg_inst_nxt~1_combout\);

-- Location: FF_X69_Y48_N17
\inst1|cpu|W_bstatus_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|W_bstatus_reg_inst_nxt~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|E_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|W_bstatus_reg~q\);

-- Location: LCCOMB_X69_Y48_N8
\inst1|cpu|W_status_reg_pie_inst_nxt~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_status_reg_pie_inst_nxt~4_combout\ = (\inst1|cpu|Equal101~5_combout\ & (((\inst1|cpu|D_iw\(14) & \inst1|cpu|W_bstatus_reg~q\)))) # (!\inst1|cpu|Equal101~5_combout\ & (\inst1|cpu|W_status_reg_pie_inst_nxt~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Equal101~5_combout\,
	datab => \inst1|cpu|W_status_reg_pie_inst_nxt~3_combout\,
	datac => \inst1|cpu|D_iw\(14),
	datad => \inst1|cpu|W_bstatus_reg~q\,
	combout => \inst1|cpu|W_status_reg_pie_inst_nxt~4_combout\);

-- Location: LCCOMB_X70_Y46_N14
\inst1|cpu|D_ctrl_crst~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_crst~0_combout\ = (\inst1|cpu|D_iw\(15) & \inst1|cpu|D_iw\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(15),
	datad => \inst1|cpu|D_iw\(16),
	combout => \inst1|cpu|D_ctrl_crst~0_combout\);

-- Location: LCCOMB_X70_Y46_N30
\inst1|cpu|D_ctrl_crst~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_crst~1_combout\ = (\inst1|cpu|D_ctrl_retaddr~0_combout\ & (\inst1|cpu|D_iw\(12) & (\inst1|cpu|D_ctrl_crst~0_combout\ & \inst1|cpu|D_iw\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_ctrl_retaddr~0_combout\,
	datab => \inst1|cpu|D_iw\(12),
	datac => \inst1|cpu|D_ctrl_crst~0_combout\,
	datad => \inst1|cpu|D_iw\(14),
	combout => \inst1|cpu|D_ctrl_crst~1_combout\);

-- Location: FF_X70_Y46_N31
\inst1|cpu|R_ctrl_crst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|D_ctrl_crst~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|R_ctrl_crst~q\);

-- Location: LCCOMB_X69_Y48_N24
\inst1|cpu|E_wrctl_estatus~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_wrctl_estatus~0_combout\ = (\inst1|cpu|R_ctrl_wrctl_inst~q\ & (!\inst1|cpu|D_iw\(8) & (\inst1|cpu|D_iw\(6) & !\inst1|cpu|D_iw\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_ctrl_wrctl_inst~q\,
	datab => \inst1|cpu|D_iw\(8),
	datac => \inst1|cpu|D_iw\(6),
	datad => \inst1|cpu|D_iw\(7),
	combout => \inst1|cpu|E_wrctl_estatus~0_combout\);

-- Location: LCCOMB_X69_Y48_N26
\inst1|cpu|W_estatus_reg_inst_nxt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_estatus_reg_inst_nxt~0_combout\ = (!\inst1|cpu|R_ctrl_exception~q\ & ((\inst1|cpu|E_wrctl_estatus~0_combout\ & ((\inst1|cpu|E_src1\(0)))) # (!\inst1|cpu|E_wrctl_estatus~0_combout\ & (\inst1|cpu|W_estatus_reg~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_estatus_reg~q\,
	datab => \inst1|cpu|E_wrctl_estatus~0_combout\,
	datac => \inst1|cpu|E_src1\(0),
	datad => \inst1|cpu|R_ctrl_exception~q\,
	combout => \inst1|cpu|W_estatus_reg_inst_nxt~0_combout\);

-- Location: LCCOMB_X69_Y48_N6
\inst1|cpu|W_estatus_reg_inst_nxt~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_estatus_reg_inst_nxt~1_combout\ = (!\inst1|cpu|R_ctrl_crst~q\ & ((\inst1|cpu|W_estatus_reg_inst_nxt~0_combout\) # ((\inst1|cpu|W_status_reg_pie~q\ & \inst1|cpu|R_ctrl_exception~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_status_reg_pie~q\,
	datab => \inst1|cpu|R_ctrl_crst~q\,
	datac => \inst1|cpu|W_estatus_reg_inst_nxt~0_combout\,
	datad => \inst1|cpu|R_ctrl_exception~q\,
	combout => \inst1|cpu|W_estatus_reg_inst_nxt~1_combout\);

-- Location: FF_X69_Y48_N7
\inst1|cpu|W_estatus_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|W_estatus_reg_inst_nxt~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|E_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|W_estatus_reg~q\);

-- Location: LCCOMB_X69_Y48_N18
\inst1|cpu|W_status_reg_pie_inst_nxt~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_status_reg_pie_inst_nxt~5_combout\ = (\inst1|cpu|W_status_reg_pie_inst_nxt~4_combout\) # ((\inst1|cpu|Equal101~5_combout\ & (!\inst1|cpu|D_iw\(14) & \inst1|cpu|W_estatus_reg~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Equal101~5_combout\,
	datab => \inst1|cpu|W_status_reg_pie_inst_nxt~4_combout\,
	datac => \inst1|cpu|D_iw\(14),
	datad => \inst1|cpu|W_estatus_reg~q\,
	combout => \inst1|cpu|W_status_reg_pie_inst_nxt~5_combout\);

-- Location: LCCOMB_X69_Y48_N20
\inst1|cpu|W_status_reg_pie_inst_nxt~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_status_reg_pie_inst_nxt~6_combout\ = (\inst1|cpu|W_status_reg_pie_inst_nxt~5_combout\ & (!\inst1|cpu|R_ctrl_exception~q\ & (!\inst1|cpu|R_ctrl_crst~q\ & !\inst1|cpu|R_ctrl_break~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_status_reg_pie_inst_nxt~5_combout\,
	datab => \inst1|cpu|R_ctrl_exception~q\,
	datac => \inst1|cpu|R_ctrl_crst~q\,
	datad => \inst1|cpu|R_ctrl_break~q\,
	combout => \inst1|cpu|W_status_reg_pie_inst_nxt~6_combout\);

-- Location: FF_X69_Y48_N21
\inst1|cpu|W_status_reg_pie\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|W_status_reg_pie_inst_nxt~6_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|E_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|W_status_reg_pie~q\);

-- Location: LCCOMB_X63_Y48_N4
\inst1|cpu|D_iw[9]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_iw[9]~0_combout\ = ((!\inst1|cpu|W_ipending_reg\(16) & !\inst1|cpu|W_ipending_reg\(1))) # (!\inst1|cpu|W_status_reg_pie~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|W_ipending_reg\(16),
	datac => \inst1|cpu|W_status_reg_pie~q\,
	datad => \inst1|cpu|W_ipending_reg\(1),
	combout => \inst1|cpu|D_iw[9]~0_combout\);

-- Location: LCCOMB_X63_Y48_N10
\inst1|cpu|F_iw[18]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[18]~57_combout\ = (\inst1|cpu|F_iw[18]~47_combout\ & ((\inst1|cpu|D_iw[9]~0_combout\) # ((\inst1|cpu|hbreak_req~0_combout\ & !\inst1|cpu|hbreak_enabled~q\)))) # (!\inst1|cpu|F_iw[18]~47_combout\ & (\inst1|cpu|hbreak_req~0_combout\ & 
-- (!\inst1|cpu|hbreak_enabled~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|F_iw[18]~47_combout\,
	datab => \inst1|cpu|hbreak_req~0_combout\,
	datac => \inst1|cpu|hbreak_enabled~q\,
	datad => \inst1|cpu|D_iw[9]~0_combout\,
	combout => \inst1|cpu|F_iw[18]~57_combout\);

-- Location: FF_X63_Y48_N11
\inst1|cpu|D_iw[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|F_iw[18]~57_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|D_iw\(18));

-- Location: LCCOMB_X65_Y47_N10
\inst1|cpu|D_dst_regnum[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_dst_regnum[1]~2_combout\ = (\inst1|cpu|D_ctrl_b_is_dst~1_combout\ & (\inst1|cpu|D_iw\(23))) # (!\inst1|cpu|D_ctrl_b_is_dst~1_combout\ & ((\inst1|cpu|D_iw\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(23),
	datab => \inst1|cpu|D_iw\(18),
	datad => \inst1|cpu|D_ctrl_b_is_dst~1_combout\,
	combout => \inst1|cpu|D_dst_regnum[1]~2_combout\);

-- Location: LCCOMB_X65_Y47_N16
\inst1|cpu|D_dst_regnum[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_dst_regnum[1]~3_combout\ = (\inst1|cpu|D_ctrl_implicit_dst_retaddr~0_combout\) # ((\inst1|cpu|D_dst_regnum[1]~2_combout\ & !\inst1|cpu|D_dst_regnum[4]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_dst_regnum[1]~2_combout\,
	datab => \inst1|cpu|D_ctrl_implicit_dst_retaddr~0_combout\,
	datad => \inst1|cpu|D_dst_regnum[4]~0_combout\,
	combout => \inst1|cpu|D_dst_regnum[1]~3_combout\);

-- Location: FF_X65_Y47_N17
\inst1|cpu|R_dst_regnum[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|D_dst_regnum[1]~3_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|R_dst_regnum\(1));

-- Location: LCCOMB_X65_Y44_N14
\inst1|cpu|R_src1[0]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|R_src1[0]~13_combout\ = (\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(0) & (!\inst1|cpu|R_src1~11_combout\ & ((!\inst1|cpu|R_ctrl_jmp_direct~q\) # (!\inst1|cpu|E_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(0),
	datab => \inst1|cpu|E_valid~q\,
	datac => \inst1|cpu|R_src1~11_combout\,
	datad => \inst1|cpu|R_ctrl_jmp_direct~q\,
	combout => \inst1|cpu|R_src1[0]~13_combout\);

-- Location: FF_X65_Y44_N15
\inst1|cpu|E_src1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|R_src1[0]~13_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src1\(0));

-- Location: LCCOMB_X68_Y44_N0
\inst1|cpu|E_arith_result[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_arith_result[0]~5_combout\ = (\inst1|cpu|E_alu_sub~q\ & ((\inst1|cpu|Add1~0_combout\))) # (!\inst1|cpu|E_alu_sub~q\ & (\inst1|cpu|Add2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_alu_sub~q\,
	datab => \inst1|cpu|Add2~0_combout\,
	datad => \inst1|cpu|Add1~0_combout\,
	combout => \inst1|cpu|E_arith_result[0]~5_combout\);

-- Location: LCCOMB_X69_Y45_N4
\inst1|cpu|E_mem_byte_en[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_mem_byte_en[1]~6_combout\ = (\inst1|cpu|D_iw\(4)) # ((!\inst1|cpu|E_arith_result[1]~4_combout\ & ((\inst1|cpu|E_arith_result[0]~5_combout\) # (\inst1|cpu|D_iw\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_arith_result[0]~5_combout\,
	datab => \inst1|cpu|E_arith_result[1]~4_combout\,
	datac => \inst1|cpu|D_iw\(3),
	datad => \inst1|cpu|D_iw\(4),
	combout => \inst1|cpu|E_mem_byte_en[1]~6_combout\);

-- Location: FF_X69_Y45_N5
\inst1|cpu|d_byteenable[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_mem_byte_en[1]~6_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|d_byteenable\(1));

-- Location: LCCOMB_X63_Y50_N10
\inst1|mm_interconnect_0|cmd_xbar_mux|src_data[33]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|src_data\(33) = (\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0)) # ((\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \inst1|cpu|d_byteenable\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datac => \inst1|cpu|d_byteenable\(1),
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|src_data\(33));

-- Location: FF_X63_Y50_N11
\inst1|cpu|the_SoC_cpu_nios2_oci|byteenable[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|src_data\(33),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|byteenable\(1));

-- Location: LCCOMB_X63_Y50_N20
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_byteenable[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_byteenable[1]~3_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\) # (\inst1|cpu|the_SoC_cpu_nios2_oci|byteenable\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|byteenable\(1),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_byteenable[1]~3_combout\);

-- Location: LCCOMB_X60_Y48_N8
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~6_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(19)))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(8),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(19),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~6_combout\);

-- Location: FF_X60_Y48_N9
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(12));

-- Location: FF_X60_Y48_N19
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(12),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(12));

-- Location: LCCOMB_X60_Y48_N14
\inst1|cpu|F_iw[12]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[12]~16_combout\ = (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(12) & (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(12),
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\,
	combout => \inst1|cpu|F_iw[12]~16_combout\);

-- Location: LCCOMB_X60_Y48_N4
\inst1|cpu|F_iw[12]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[12]~17_combout\ = (\inst1|cpu|D_iw[9]~1_combout\ & ((\inst1|cpu|F_iw[12]~16_combout\) # ((\inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & \inst1|sdram|za_data\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \inst1|cpu|D_iw[9]~1_combout\,
	datac => \inst1|cpu|F_iw[12]~16_combout\,
	datad => \inst1|sdram|za_data\(12),
	combout => \inst1|cpu|F_iw[12]~17_combout\);

-- Location: FF_X60_Y48_N5
\inst1|cpu|D_iw[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|F_iw[12]~17_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|D_iw\(12));

-- Location: LCCOMB_X70_Y48_N28
\inst1|cpu|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Equal2~1_combout\ = (!\inst1|cpu|D_iw\(11) & (\inst1|cpu|D_iw\(12) & (!\inst1|cpu|D_iw\(16) & \inst1|cpu|D_ctrl_retaddr~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(11),
	datab => \inst1|cpu|D_iw\(12),
	datac => \inst1|cpu|D_iw\(16),
	datad => \inst1|cpu|D_ctrl_retaddr~0_combout\,
	combout => \inst1|cpu|Equal2~1_combout\);

-- Location: LCCOMB_X70_Y45_N24
\inst1|cpu|D_ctrl_logic~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_logic~8_combout\ = (\inst1|cpu|Equal2~1_combout\) # ((\inst1|cpu|D_iw\(2) & ((\inst1|cpu|Equal2~2_combout\) # (!\inst1|cpu|D_ctrl_logic~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(2),
	datab => \inst1|cpu|Equal2~1_combout\,
	datac => \inst1|cpu|Equal2~2_combout\,
	datad => \inst1|cpu|D_ctrl_logic~9_combout\,
	combout => \inst1|cpu|D_ctrl_logic~8_combout\);

-- Location: FF_X70_Y45_N25
\inst1|cpu|R_ctrl_logic\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|D_ctrl_logic~8_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|R_ctrl_logic~q\);

-- Location: LCCOMB_X70_Y43_N26
\inst1|cpu|W_alu_result[9]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[9]~31_combout\ = (\inst1|cpu|R_ctrl_logic~q\ & (\inst1|cpu|E_logic_result[9]~2_combout\)) # (!\inst1|cpu|R_ctrl_logic~q\ & ((!\inst1|cpu|E_alu_sub~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_ctrl_logic~q\,
	datab => \inst1|cpu|E_logic_result[9]~2_combout\,
	datac => \inst1|cpu|E_alu_sub~q\,
	combout => \inst1|cpu|W_alu_result[9]~31_combout\);

-- Location: LCCOMB_X67_Y43_N16
\inst1|cpu|W_alu_result[9]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[9]~23_combout\ = (\inst1|cpu|R_ctrl_logic~q\ & (\inst1|cpu|W_alu_result[9]~31_combout\)) # (!\inst1|cpu|R_ctrl_logic~q\ & ((\inst1|cpu|W_alu_result[9]~31_combout\ & ((\inst1|cpu|Add2~18_combout\))) # 
-- (!\inst1|cpu|W_alu_result[9]~31_combout\ & (\inst1|cpu|Add1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_ctrl_logic~q\,
	datab => \inst1|cpu|W_alu_result[9]~31_combout\,
	datac => \inst1|cpu|Add1~18_combout\,
	datad => \inst1|cpu|Add2~18_combout\,
	combout => \inst1|cpu|W_alu_result[9]~23_combout\);

-- Location: LCCOMB_X67_Y46_N20
\inst1|cpu|W_alu_result[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[9]~feeder_combout\ = \inst1|cpu|W_alu_result[9]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|W_alu_result[9]~23_combout\,
	combout => \inst1|cpu|W_alu_result[9]~feeder_combout\);

-- Location: FF_X67_Y46_N21
\inst1|cpu|W_alu_result[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|W_alu_result[9]~feeder_combout\,
	asdata => \inst1|cpu|E_shift_rot_result\(9),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|E_alu_result~6_combout\,
	sload => \inst1|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|W_alu_result\(9));

-- Location: LCCOMB_X63_Y50_N22
\inst1|mm_interconnect_0|cmd_xbar_mux|src_data[45]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|src_data\(45) = (\inst1|cpu|W_alu_result\(9) & ((\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1)) # ((\inst1|cpu|F_pc\(7) & \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0))))) # 
-- (!\inst1|cpu|W_alu_result\(9) & (((\inst1|cpu|F_pc\(7) & \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_alu_result\(9),
	datab => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datac => \inst1|cpu|F_pc\(7),
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|src_data\(45));

-- Location: FF_X63_Y50_N23
\inst1|cpu|the_SoC_cpu_nios2_oci|address[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|src_data\(45),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(7));

-- Location: LCCOMB_X60_Y54_N16
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout\ = \inst1|rst_controller|r_sync_rst~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|rst_controller|r_sync_rst~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout\);

-- Location: FF_X60_Y54_N17
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q\);

-- Location: LCCOMB_X60_Y54_N28
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\ = \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\);

-- Location: FF_X60_Y54_N29
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0));

-- Location: LCCOMB_X60_Y54_N22
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetlatch~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetlatch~0_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetlatch~q\) # (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0))))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(24) & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetlatch~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(24),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetlatch~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetlatch~0_combout\);

-- Location: FF_X60_Y54_N23
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetlatch\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetlatch~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetlatch~q\);

-- Location: LCCOMB_X61_Y55_N0
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~51_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(34))))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetlatch~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|Mux37~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetlatch~q\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(34),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|Mux37~0_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~51_combout\);

-- Location: FF_X61_Y55_N1
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~51_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[19]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(33));

-- Location: FF_X61_Y55_N9
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(33),
	sload => VCC,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(33));

-- Location: LCCOMB_X62_Y53_N28
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(9) & (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[6]~13\)) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(9) & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[6]~13\) # (GND)))
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[7]~15\ = CARRY((!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[6]~13\) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(9),
	datad => VCC,
	cin => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[6]~13\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout\,
	cout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[7]~15\);

-- Location: LCCOMB_X62_Y53_N12
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg~4_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(34) & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(33))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout\))))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(34) & (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(33),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(34),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg~4_combout\);

-- Location: FF_X62_Y53_N13
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg~4_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(9));

-- Location: LCCOMB_X63_Y50_N8
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[7]~7_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(9)))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|address\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(7),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(9),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[7]~7_combout\);

-- Location: LCCOMB_X60_Y53_N4
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~32_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(34))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31) & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(34),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~32_combout\);

-- Location: FF_X60_Y53_N5
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~32_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(31));

-- Location: LCCOMB_X62_Y55_N16
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~15_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(31) & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37)) # (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(31),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~15_combout\);

-- Location: FF_X62_Y55_N17
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~15_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(31));

-- Location: LCCOMB_X61_Y55_N18
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~52_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(31)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(31),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(31),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~52_combout\);

-- Location: LCCOMB_X61_Y55_N10
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~53_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~52_combout\ & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(33) & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\)) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~52_combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(33) & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~52_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(33),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~53_combout\);

-- Location: FF_X61_Y55_N11
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~53_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[19]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(32));

-- Location: LCCOMB_X61_Y55_N2
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[32]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[32]~feeder_combout\ = \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(32)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(32),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[32]~feeder_combout\);

-- Location: FF_X61_Y55_N3
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[32]~feeder_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(32));

-- Location: LCCOMB_X62_Y53_N6
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg~5_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(34) & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(32)))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(34) & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout\)))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(32),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(34),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg~5_combout\);

-- Location: FF_X62_Y53_N7
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg~5_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(8));

-- Location: LCCOMB_X63_Y50_N28
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[6]~6_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(8)))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|address\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(6),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(8),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[6]~6_combout\);

-- Location: LCCOMB_X62_Y54_N14
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~33_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(33))))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(33),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~33_combout\);

-- Location: FF_X62_Y54_N15
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~33_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(30));

-- Location: LCCOMB_X62_Y55_N18
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~16_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(30) & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36)) # ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(30),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~16_combout\);

-- Location: FF_X62_Y55_N19
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~16_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(30));

-- Location: LCCOMB_X63_Y55_N22
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[31]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[31]~54_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & ((\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\) # 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(30))))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(30),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(30),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[31]~54_combout\);

-- Location: LCCOMB_X63_Y55_N8
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[31]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[31]~7_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(31))))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[31]~54_combout\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(31)) # 
-- (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[31]~54_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(31),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[31]~7_combout\);

-- Location: FF_X63_Y55_N9
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[31]~7_combout\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(32),
	sload => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(31));

-- Location: FF_X61_Y55_N21
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(31),
	sload => VCC,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(31));

-- Location: LCCOMB_X62_Y53_N0
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg~6_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(34) & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(31))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout\))))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(34) & (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(31),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(34),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg~6_combout\);

-- Location: FF_X62_Y53_N1
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg~6_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(7));

-- Location: LCCOMB_X63_Y50_N6
\inst1|mm_interconnect_0|cmd_xbar_mux|src_data[43]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|src_data\(43) = (\inst1|cpu|F_pc\(5) & ((\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0)) # ((\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \inst1|cpu|W_alu_result\(7))))) # (!\inst1|cpu|F_pc\(5) & 
-- (\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & (\inst1|cpu|W_alu_result\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|F_pc\(5),
	datab => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datac => \inst1|cpu|W_alu_result\(7),
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|src_data\(43));

-- Location: FF_X63_Y50_N7
\inst1|cpu|the_SoC_cpu_nios2_oci|address[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|src_data\(43),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(5));

-- Location: LCCOMB_X63_Y50_N16
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[5]~5_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(7))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|address\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(7),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(5),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[5]~5_combout\);

-- Location: LCCOMB_X60_Y53_N10
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[29]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[29]~8_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29)))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~3_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[29]~8_combout\);

-- Location: FF_X60_Y53_N11
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[29]~8_combout\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(32),
	sload => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(29));

-- Location: LCCOMB_X62_Y55_N28
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~17_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(29) & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36)) # ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37)) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(29),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~17_combout\);

-- Location: FF_X62_Y55_N29
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~17_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(29));

-- Location: LCCOMB_X61_Y55_N4
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~55_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(29)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(29),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(29),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~55_combout\);

-- Location: LCCOMB_X61_Y55_N12
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~56_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(31)) # ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~55_combout\ & 
-- !\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\)))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~55_combout\ 
-- & ((!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~55_combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(31),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~56_combout\);

-- Location: FF_X61_Y55_N13
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~56_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[19]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(30));

-- Location: LCCOMB_X61_Y55_N14
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[30]~feeder_combout\ = \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(30),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[30]~feeder_combout\);

-- Location: FF_X61_Y55_N15
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[30]~feeder_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(30));

-- Location: LCCOMB_X62_Y53_N10
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg~7_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(34) & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(30))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(34) & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout\))))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(30),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(34),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg~7_combout\);

-- Location: FF_X62_Y53_N11
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg~7_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(6));

-- Location: LCCOMB_X61_Y50_N20
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[4]~4_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(6))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|address\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(6),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(4),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[4]~4_combout\);

-- Location: LCCOMB_X60_Y53_N20
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~26_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(31))))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(31),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~26_combout\);

-- Location: FF_X60_Y53_N21
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~26_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(28));

-- Location: LCCOMB_X59_Y54_N10
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~18_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(28) & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37)) # (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(28),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~18_combout\);

-- Location: FF_X59_Y54_N11
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~18_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(28));

-- Location: LCCOMB_X60_Y53_N6
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~57_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(28)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(28),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(28),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~57_combout\);

-- Location: LCCOMB_X60_Y55_N22
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~58_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(30)) # ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~57_combout\ & 
-- !\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\)))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~57_combout\ 
-- & ((!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~57_combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(30),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~58_combout\);

-- Location: FF_X60_Y55_N23
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~58_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[19]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(29));

-- Location: FF_X60_Y55_N7
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(29),
	sload => VCC,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(29));

-- Location: LCCOMB_X62_Y53_N4
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg~8_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(34) & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(29))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout\))))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(34) & (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(29),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(34),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg~8_combout\);

-- Location: FF_X62_Y53_N5
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg~8_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(5));

-- Location: LCCOMB_X61_Y50_N22
\inst1|mm_interconnect_0|cmd_xbar_mux|src_data[41]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|src_data\(41) = (\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & ((\inst1|cpu|W_alu_result\(5)) # ((\inst1|cpu|F_pc\(3) & \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0))))) # 
-- (!\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & (((\inst1|cpu|F_pc\(3) & \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datab => \inst1|cpu|W_alu_result\(5),
	datac => \inst1|cpu|F_pc\(3),
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|src_data\(41));

-- Location: FF_X61_Y50_N23
\inst1|cpu|the_SoC_cpu_nios2_oci|address[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|src_data\(41),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(3));

-- Location: LCCOMB_X61_Y50_N24
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[3]~3_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(5))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|address\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(5),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(3),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[3]~3_combout\);

-- Location: LCCOMB_X62_Y54_N10
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~18_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(19))))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(8),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(19),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~18_combout\);

-- Location: FF_X62_Y54_N11
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(10));

-- Location: FF_X60_Y46_N3
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(10),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(10));

-- Location: LCCOMB_X60_Y46_N12
\inst1|cpu|F_iw[10]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[10]~35_combout\ = (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\ & 
-- \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\,
	datad => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(10),
	combout => \inst1|cpu|F_iw[10]~35_combout\);

-- Location: LCCOMB_X60_Y46_N20
\inst1|cpu|F_iw[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[10]~36_combout\ = (\inst1|cpu|D_iw[9]~1_combout\ & ((\inst1|cpu|F_iw[10]~35_combout\) # ((\inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & \inst1|sdram|za_data\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \inst1|cpu|D_iw[9]~1_combout\,
	datac => \inst1|sdram|za_data\(10),
	datad => \inst1|cpu|F_iw[10]~35_combout\,
	combout => \inst1|cpu|F_iw[10]~36_combout\);

-- Location: FF_X60_Y46_N21
\inst1|cpu|D_iw[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|F_iw[10]~36_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|D_iw\(10));

-- Location: LCCOMB_X60_Y45_N16
\inst1|cpu|R_src2_lo[4]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|R_src2_lo[4]~12_combout\ = (!\inst1|cpu|R_src2_lo~0_combout\ & ((\inst1|cpu|R_src2_use_imm~q\ & (\inst1|cpu|D_iw\(10))) # (!\inst1|cpu|R_src2_use_imm~q\ & ((\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(10),
	datab => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	datac => \inst1|cpu|R_src2_use_imm~q\,
	datad => \inst1|cpu|R_src2_lo~0_combout\,
	combout => \inst1|cpu|R_src2_lo[4]~12_combout\);

-- Location: FF_X60_Y45_N17
\inst1|cpu|E_src2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|R_src2_lo[4]~12_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src2\(4));

-- Location: LCCOMB_X68_Y44_N10
\inst1|cpu|F_pc[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc[2]~20_combout\ = (\inst1|cpu|E_alu_sub~q\ & (\inst1|cpu|Add1~8_combout\)) # (!\inst1|cpu|E_alu_sub~q\ & ((\inst1|cpu|Add2~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Add1~8_combout\,
	datab => \inst1|cpu|Add2~8_combout\,
	datad => \inst1|cpu|E_alu_sub~q\,
	combout => \inst1|cpu|F_pc[2]~20_combout\);

-- Location: FF_X68_Y44_N11
\inst1|cpu|F_pc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|F_pc[2]~20_combout\,
	asdata => \inst1|cpu|F_pc_plus_one[2]~4_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|ALT_INV_W_status_reg_pie_inst_nxt~2_combout\,
	sload => \inst1|cpu|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	ena => \inst1|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|F_pc\(2));

-- Location: LCCOMB_X61_Y50_N28
\inst1|mm_interconnect_0|cmd_xbar_mux|src_data[40]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|src_data\(40) = (\inst1|cpu|F_pc\(2) & ((\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0)) # ((\inst1|cpu|W_alu_result\(4) & \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))))) # (!\inst1|cpu|F_pc\(2) & 
-- (((\inst1|cpu|W_alu_result\(4) & \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|F_pc\(2),
	datab => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datac => \inst1|cpu|W_alu_result\(4),
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|src_data\(40));

-- Location: FF_X61_Y50_N29
\inst1|cpu|the_SoC_cpu_nios2_oci|address[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|src_data\(40),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(2));

-- Location: LCCOMB_X61_Y53_N22
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[2]~2_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(4)))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|address\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(2),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(4),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[2]~2_combout\);

-- Location: LCCOMB_X62_Y54_N12
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~25_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(19))))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(8),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(19),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~25_combout\);

-- Location: FF_X62_Y54_N13
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(17));

-- Location: FF_X61_Y48_N21
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(17),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(17));

-- Location: LCCOMB_X61_Y48_N24
\inst1|cpu|F_iw[17]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[17]~48_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & ((\inst1|sdram|za_data\(17)) # ((\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(17) & 
-- \inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\)))) # (!\inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(17) & 
-- ((\inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(17),
	datac => \inst1|sdram|za_data\(17),
	datad => \inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	combout => \inst1|cpu|F_iw[17]~48_combout\);

-- Location: LCCOMB_X63_Y48_N12
\inst1|cpu|F_iw[17]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[17]~58_combout\ = (\inst1|cpu|F_iw[17]~48_combout\ & (((\inst1|cpu|hbreak_enabled~q\)) # (!\inst1|cpu|hbreak_req~0_combout\))) # (!\inst1|cpu|F_iw[17]~48_combout\ & (!\inst1|cpu|D_iw[9]~0_combout\ & ((\inst1|cpu|hbreak_enabled~q\) # 
-- (!\inst1|cpu|hbreak_req~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|F_iw[17]~48_combout\,
	datab => \inst1|cpu|hbreak_req~0_combout\,
	datac => \inst1|cpu|hbreak_enabled~q\,
	datad => \inst1|cpu|D_iw[9]~0_combout\,
	combout => \inst1|cpu|F_iw[17]~58_combout\);

-- Location: FF_X63_Y48_N13
\inst1|cpu|D_iw[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|F_iw[17]~58_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|D_iw\(17));

-- Location: LCCOMB_X65_Y47_N22
\inst1|cpu|D_dst_regnum[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_dst_regnum[0]~6_combout\ = (\inst1|cpu|D_dst_regnum[4]~0_combout\) # ((\inst1|cpu|D_ctrl_b_is_dst~1_combout\ & ((\inst1|cpu|D_iw\(22)))) # (!\inst1|cpu|D_ctrl_b_is_dst~1_combout\ & (\inst1|cpu|D_iw\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(17),
	datab => \inst1|cpu|D_ctrl_b_is_dst~1_combout\,
	datac => \inst1|cpu|D_iw\(22),
	datad => \inst1|cpu|D_dst_regnum[4]~0_combout\,
	combout => \inst1|cpu|D_dst_regnum[0]~6_combout\);

-- Location: FF_X65_Y47_N23
\inst1|cpu|R_dst_regnum[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|D_dst_regnum[0]~6_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|R_dst_regnum\(0));

-- Location: LCCOMB_X66_Y44_N10
\inst1|cpu|E_src1[8]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_src1[8]~24_combout\ = (\inst1|cpu|R_src1~10_combout\ & (\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(8))) # (!\inst1|cpu|R_src1~10_combout\ & ((\inst1|cpu|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(8),
	datab => \inst1|cpu|D_iw\(12),
	datad => \inst1|cpu|R_src1~10_combout\,
	combout => \inst1|cpu|E_src1[8]~24_combout\);

-- Location: FF_X66_Y44_N11
\inst1|cpu|E_src1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_src1[8]~24_combout\,
	asdata => \inst1|cpu|F_pc_plus_one[6]~12_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|R_src1~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src1\(8));

-- Location: LCCOMB_X67_Y43_N2
\inst1|cpu|F_pc[6]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc[6]~17_combout\ = (\inst1|cpu|E_alu_sub~q\ & (\inst1|cpu|Add1~16_combout\)) # (!\inst1|cpu|E_alu_sub~q\ & ((\inst1|cpu|Add2~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Add1~16_combout\,
	datab => \inst1|cpu|Add2~16_combout\,
	datad => \inst1|cpu|E_alu_sub~q\,
	combout => \inst1|cpu|F_pc[6]~17_combout\);

-- Location: FF_X67_Y43_N3
\inst1|cpu|F_pc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|F_pc[6]~17_combout\,
	asdata => \inst1|cpu|F_pc_plus_one[6]~12_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|ALT_INV_W_status_reg_pie_inst_nxt~2_combout\,
	sload => \inst1|cpu|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	ena => \inst1|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|F_pc\(6));

-- Location: LCCOMB_X63_Y50_N26
\inst1|mm_interconnect_0|cmd_xbar_mux|src_data[44]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|src_data\(44) = (\inst1|cpu|F_pc\(6) & ((\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0)) # ((\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \inst1|cpu|W_alu_result\(8))))) # (!\inst1|cpu|F_pc\(6) & 
-- (\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & (\inst1|cpu|W_alu_result\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|F_pc\(6),
	datab => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datac => \inst1|cpu|W_alu_result\(8),
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|src_data\(44));

-- Location: FF_X63_Y50_N27
\inst1|cpu|the_SoC_cpu_nios2_oci|address[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|src_data\(44),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(6));

-- Location: LCCOMB_X63_Y50_N2
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~0_combout\ = (!\inst1|cpu|the_SoC_cpu_nios2_oci|address\(6) & (\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & (!\inst1|cpu|the_SoC_cpu_nios2_oci|address\(7) & 
-- !\inst1|cpu|the_SoC_cpu_nios2_oci|address\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(6),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(8),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(7),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(5),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~0_combout\);

-- Location: LCCOMB_X63_Y50_N14
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~1_combout\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|address\(0) & 
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~1_combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(0),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~0_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\);

-- Location: LCCOMB_X63_Y53_N18
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~7_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~2_combout\ & (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_error~q\)))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~2_combout\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(19) & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~2_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(19),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_error~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~7_combout\);

-- Location: LCCOMB_X63_Y53_N10
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|readdata[0]~feeder_combout\ = \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~7_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata[0]~feeder_combout\);

-- Location: FF_X63_Y53_N11
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata[0]~feeder_combout\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0),
	sload => \inst1|cpu|the_SoC_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(0));

-- Location: FF_X62_Y49_N25
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(0),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X62_Y47_N2
\inst1|cpu|F_iw[0]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[0]~19_combout\ = (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\ & (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(0) & 
-- \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\,
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(0),
	datad => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \inst1|cpu|F_iw[0]~19_combout\);

-- Location: IOIBUF_X0_Y13_N1
\SDRAM_DQ[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SDRAM_DQ(0),
	o => \SDRAM_DQ[0]~input_o\);

-- Location: FF_X0_Y13_N3
\inst1|sdram|za_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \SDRAM_DQ[0]~input_o\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|za_data\(0));

-- Location: LCCOMB_X62_Y47_N26
\inst1|cpu|F_iw[0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[0]~20_combout\ = (\inst1|cpu|D_iw[9]~1_combout\ & ((\inst1|cpu|F_iw[0]~19_combout\) # ((\inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & \inst1|sdram|za_data\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \inst1|cpu|F_iw[0]~19_combout\,
	datac => \inst1|cpu|D_iw[9]~1_combout\,
	datad => \inst1|sdram|za_data\(0),
	combout => \inst1|cpu|F_iw[0]~20_combout\);

-- Location: FF_X62_Y47_N27
\inst1|cpu|D_iw[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|F_iw[0]~20_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|D_iw\(0));

-- Location: LCCOMB_X65_Y47_N14
\inst1|cpu|D_wr_dst_reg~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_wr_dst_reg~4_combout\ = (\inst1|cpu|D_iw\(1)) # (!\inst1|cpu|D_iw\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|D_iw\(0),
	datac => \inst1|cpu|D_iw\(1),
	combout => \inst1|cpu|D_wr_dst_reg~4_combout\);

-- Location: LCCOMB_X65_Y48_N16
\inst1|cpu|R_src2_use_imm~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|R_src2_use_imm~0_combout\ = (\inst1|cpu|D_iw\(11) & (\inst1|cpu|R_ctrl_br_nxt~0_combout\ & (\inst1|cpu|R_valid~q\))) # (!\inst1|cpu|D_iw\(11) & ((\inst1|cpu|D_ctrl_shift_logical~0_combout\) # ((\inst1|cpu|R_ctrl_br_nxt~0_combout\ & 
-- \inst1|cpu|R_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(11),
	datab => \inst1|cpu|R_ctrl_br_nxt~0_combout\,
	datac => \inst1|cpu|R_valid~q\,
	datad => \inst1|cpu|D_ctrl_shift_logical~0_combout\,
	combout => \inst1|cpu|R_src2_use_imm~0_combout\);

-- Location: LCCOMB_X65_Y47_N24
\inst1|cpu|R_src2_use_imm~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|R_src2_use_imm~1_combout\ = (\inst1|cpu|R_src2_use_imm~0_combout\) # ((\inst1|cpu|D_ctrl_b_is_dst~1_combout\) # ((\inst1|cpu|D_iw\(2) & !\inst1|cpu|D_wr_dst_reg~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(2),
	datab => \inst1|cpu|D_wr_dst_reg~4_combout\,
	datac => \inst1|cpu|R_src2_use_imm~0_combout\,
	datad => \inst1|cpu|D_ctrl_b_is_dst~1_combout\,
	combout => \inst1|cpu|R_src2_use_imm~1_combout\);

-- Location: FF_X65_Y47_N25
\inst1|cpu|R_src2_use_imm\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|R_src2_use_imm~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|R_src2_use_imm~q\);

-- Location: LCCOMB_X65_Y45_N14
\inst1|cpu|R_src2_lo[3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|R_src2_lo[3]~13_combout\ = (!\inst1|cpu|R_src2_lo~0_combout\ & ((\inst1|cpu|R_src2_use_imm~q\ & (\inst1|cpu|D_iw\(9))) # (!\inst1|cpu|R_src2_use_imm~q\ & ((\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_src2_use_imm~q\,
	datab => \inst1|cpu|D_iw\(9),
	datac => \inst1|cpu|R_src2_lo~0_combout\,
	datad => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	combout => \inst1|cpu|R_src2_lo[3]~13_combout\);

-- Location: FF_X65_Y45_N15
\inst1|cpu|E_src2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|R_src2_lo[3]~13_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src2\(3));

-- Location: LCCOMB_X67_Y43_N4
\inst1|cpu|F_pc[1]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc[1]~21_combout\ = (\inst1|cpu|E_alu_sub~q\ & ((\inst1|cpu|Add1~6_combout\))) # (!\inst1|cpu|E_alu_sub~q\ & (\inst1|cpu|Add2~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_alu_sub~q\,
	datab => \inst1|cpu|Add2~6_combout\,
	datad => \inst1|cpu|Add1~6_combout\,
	combout => \inst1|cpu|F_pc[1]~21_combout\);

-- Location: FF_X67_Y43_N5
\inst1|cpu|F_pc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|F_pc[1]~21_combout\,
	asdata => \inst1|cpu|F_pc_plus_one[1]~2_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|ALT_INV_W_status_reg_pie_inst_nxt~2_combout\,
	sload => \inst1|cpu|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	ena => \inst1|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|F_pc\(1));

-- Location: LCCOMB_X61_Y50_N16
\inst1|mm_interconnect_0|cmd_xbar_mux|src_data[39]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|src_data\(39) = (\inst1|cpu|F_pc\(1) & ((\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0)) # ((\inst1|cpu|W_alu_result\(3) & \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))))) # (!\inst1|cpu|F_pc\(1) & 
-- (((\inst1|cpu|W_alu_result\(3) & \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|F_pc\(1),
	datab => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datac => \inst1|cpu|W_alu_result\(3),
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|src_data\(39));

-- Location: FF_X61_Y50_N17
\inst1|cpu|the_SoC_cpu_nios2_oci|address[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|src_data\(39),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(1));

-- Location: LCCOMB_X61_Y50_N10
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[1]~1_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(3))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|address\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(3),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(1),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[1]~1_combout\);

-- Location: LCCOMB_X63_Y45_N8
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~21_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(19) & 
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\)))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(8),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(19),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~21_combout\);

-- Location: FF_X63_Y45_N9
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(6));

-- Location: FF_X63_Y45_N31
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(6),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X62_Y47_N24
\inst1|cpu|F_iw[6]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[6]~43_combout\ = (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(6) & (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\ & 
-- \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(6),
	datab => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\,
	datad => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \inst1|cpu|F_iw[6]~43_combout\);

-- Location: LCCOMB_X62_Y47_N18
\inst1|cpu|F_iw[6]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[6]~44_combout\ = (\inst1|cpu|D_iw[9]~1_combout\ & ((\inst1|cpu|F_iw[6]~43_combout\) # ((\inst1|sdram|za_data\(6) & \inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|za_data\(6),
	datab => \inst1|cpu|F_iw[6]~43_combout\,
	datac => \inst1|cpu|D_iw[9]~1_combout\,
	datad => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \inst1|cpu|F_iw[6]~44_combout\);

-- Location: FF_X62_Y47_N19
\inst1|cpu|D_iw[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|F_iw[6]~44_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|D_iw\(6));

-- Location: LCCOMB_X70_Y44_N12
\inst1|cpu|E_src1[2]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_src1[2]~19_combout\ = (\inst1|cpu|R_src1~10_combout\ & ((\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(2)))) # (!\inst1|cpu|R_src1~10_combout\ & (\inst1|cpu|D_iw\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(6),
	datab => \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(2),
	datad => \inst1|cpu|R_src1~10_combout\,
	combout => \inst1|cpu|E_src1[2]~19_combout\);

-- Location: FF_X70_Y44_N13
\inst1|cpu|E_src1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_src1[2]~19_combout\,
	asdata => \inst1|cpu|F_pc_plus_one[0]~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|R_src1~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src1\(2));

-- Location: LCCOMB_X69_Y46_N24
\inst1|cpu|F_pc[0]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc[0]~22_combout\ = (\inst1|cpu|E_alu_sub~q\ & (\inst1|cpu|Add1~4_combout\)) # (!\inst1|cpu|E_alu_sub~q\ & ((\inst1|cpu|Add2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Add1~4_combout\,
	datab => \inst1|cpu|Add2~4_combout\,
	datad => \inst1|cpu|E_alu_sub~q\,
	combout => \inst1|cpu|F_pc[0]~22_combout\);

-- Location: FF_X69_Y46_N25
\inst1|cpu|F_pc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|F_pc[0]~22_combout\,
	asdata => \inst1|cpu|F_pc_plus_one[0]~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|ALT_INV_W_status_reg_pie_inst_nxt~2_combout\,
	sload => \inst1|cpu|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	ena => \inst1|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|F_pc\(0));

-- Location: LCCOMB_X63_Y50_N4
\inst1|mm_interconnect_0|cmd_xbar_mux|src_data[38]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|src_data\(38) = (\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & ((\inst1|cpu|F_pc\(0)) # ((\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \inst1|cpu|W_alu_result\(2))))) # 
-- (!\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & (((\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \inst1|cpu|W_alu_result\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datab => \inst1|cpu|F_pc\(0),
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \inst1|cpu|W_alu_result\(2),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|src_data\(38));

-- Location: FF_X63_Y50_N5
\inst1|cpu|the_SoC_cpu_nios2_oci|address[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|src_data\(38),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(0));

-- Location: LCCOMB_X61_Y53_N28
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[0]~0_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(2))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|address\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(2),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(0),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_addr[0]~0_combout\);

-- Location: LCCOMB_X62_Y55_N8
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~0_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0)))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~0_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~0_combout\);

-- Location: FF_X62_Y55_N9
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~0_combout\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(3),
	sload => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(0));

-- Location: LCCOMB_X63_Y55_N4
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(0)))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(0),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(0),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout\);

-- Location: LCCOMB_X65_Y54_N24
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~19_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(25))))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(25),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~19_combout\);

-- Location: FF_X65_Y54_N25
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~19_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(22));

-- Location: LCCOMB_X65_Y54_N2
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~43_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(22))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(22),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(22),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~43_combout\);

-- Location: LCCOMB_X58_Y55_N12
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~44_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(24) & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\) # 
-- ((!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\ & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~43_combout\)))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(24) & (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(24),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~43_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~44_combout\);

-- Location: FF_X58_Y55_N13
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~44_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[19]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(23));

-- Location: LCCOMB_X58_Y55_N30
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[23]~feeder_combout\ = \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(23),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[23]~feeder_combout\);

-- Location: FF_X58_Y55_N31
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[23]~feeder_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(23));

-- Location: LCCOMB_X60_Y54_N10
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_go~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_go~0_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_go~q\ & !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1))))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(23)) # ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_go~q\ & 
-- !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(23),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_go~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_go~0_combout\);

-- Location: FF_X60_Y54_N11
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_go\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_go~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_go~q\);

-- Location: LCCOMB_X63_Y53_N6
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~12_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~2_combout\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_go~q\)) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~2_combout\ & (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(19) & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_go~q\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(19),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~2_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~12_combout\);

-- Location: LCCOMB_X63_Y53_N22
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|readdata[2]~feeder_combout\ = \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~12_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata[2]~feeder_combout\);

-- Location: FF_X63_Y53_N23
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata[2]~feeder_combout\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2),
	sload => \inst1|cpu|the_SoC_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(2));

-- Location: FF_X62_Y47_N13
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(2),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X62_Y47_N22
\inst1|cpu|F_iw[2]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[2]~25_combout\ = (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(2) & (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\ & 
-- \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(2),
	datab => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\,
	datad => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \inst1|cpu|F_iw[2]~25_combout\);

-- Location: LCCOMB_X62_Y47_N28
\inst1|cpu|F_iw[2]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[2]~26_combout\ = (\inst1|cpu|D_iw[9]~1_combout\ & ((\inst1|cpu|F_iw[2]~25_combout\) # ((\inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & \inst1|sdram|za_data\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \inst1|cpu|D_iw[9]~1_combout\,
	datac => \inst1|cpu|F_iw[2]~25_combout\,
	datad => \inst1|sdram|za_data\(2),
	combout => \inst1|cpu|F_iw[2]~26_combout\);

-- Location: FF_X62_Y47_N29
\inst1|cpu|D_iw[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|F_iw[2]~26_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|D_iw\(2));

-- Location: LCCOMB_X70_Y47_N22
\inst1|cpu|Equal2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Equal2~7_combout\ = (\inst1|cpu|Equal2~0_combout\ & (!\inst1|cpu|D_iw\(2) & \inst1|cpu|D_iw\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Equal2~0_combout\,
	datab => \inst1|cpu|D_iw\(2),
	datad => \inst1|cpu|D_iw\(5),
	combout => \inst1|cpu|Equal2~7_combout\);

-- Location: LCCOMB_X70_Y45_N8
\inst1|cpu|Equal2~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Equal2~11_combout\ = (!\inst1|cpu|D_iw\(3) & (!\inst1|cpu|D_iw\(4) & (!\inst1|cpu|D_iw\(1) & \inst1|cpu|D_iw\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(3),
	datab => \inst1|cpu|D_iw\(4),
	datac => \inst1|cpu|D_iw\(1),
	datad => \inst1|cpu|D_iw\(0),
	combout => \inst1|cpu|Equal2~11_combout\);

-- Location: LCCOMB_X70_Y47_N16
\inst1|cpu|Equal101~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Equal101~6_combout\ = (\inst1|cpu|Equal2~11_combout\ & (!\inst1|cpu|D_iw\(2) & !\inst1|cpu|D_iw\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Equal2~11_combout\,
	datab => \inst1|cpu|D_iw\(2),
	datad => \inst1|cpu|D_iw\(5),
	combout => \inst1|cpu|Equal101~6_combout\);

-- Location: LCCOMB_X70_Y47_N26
\inst1|cpu|D_ctrl_force_src2_zero~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_force_src2_zero~0_combout\ = (\inst1|cpu|D_iw\(13) & ((\inst1|cpu|D_iw\(15) & ((!\inst1|cpu|D_iw\(14)))) # (!\inst1|cpu|D_iw\(15) & (!\inst1|cpu|D_iw\(16))))) # (!\inst1|cpu|D_iw\(13) & (!\inst1|cpu|D_iw\(16) & ((\inst1|cpu|D_iw\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(13),
	datab => \inst1|cpu|D_iw\(16),
	datac => \inst1|cpu|D_iw\(14),
	datad => \inst1|cpu|D_iw\(15),
	combout => \inst1|cpu|D_ctrl_force_src2_zero~0_combout\);

-- Location: LCCOMB_X70_Y47_N20
\inst1|cpu|D_ctrl_force_src2_zero~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_force_src2_zero~1_combout\ = (\inst1|cpu|D_ctrl_force_src2_zero~0_combout\ & ((\inst1|cpu|D_iw\(11)) # (\inst1|cpu|D_iw\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(11),
	datac => \inst1|cpu|D_ctrl_force_src2_zero~0_combout\,
	datad => \inst1|cpu|D_iw\(16),
	combout => \inst1|cpu|D_ctrl_force_src2_zero~1_combout\);

-- Location: LCCOMB_X70_Y47_N14
\inst1|cpu|D_ctrl_force_src2_zero~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_force_src2_zero~2_combout\ = (\inst1|cpu|Equal101~6_combout\) # ((\inst1|cpu|Equal2~7_combout\ & (!\inst1|cpu|D_iw\(12) & \inst1|cpu|D_ctrl_force_src2_zero~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Equal2~7_combout\,
	datab => \inst1|cpu|Equal101~6_combout\,
	datac => \inst1|cpu|D_iw\(12),
	datad => \inst1|cpu|D_ctrl_force_src2_zero~1_combout\,
	combout => \inst1|cpu|D_ctrl_force_src2_zero~2_combout\);

-- Location: LCCOMB_X70_Y48_N14
\inst1|cpu|D_ctrl_force_src2_zero~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_force_src2_zero~3_combout\ = (\inst1|cpu|D_ctrl_force_src2_zero~2_combout\) # ((\inst1|cpu|Equal101~5_combout\) # (!\inst1|cpu|D_ctrl_retaddr~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_ctrl_force_src2_zero~2_combout\,
	datac => \inst1|cpu|Equal101~5_combout\,
	datad => \inst1|cpu|D_ctrl_retaddr~2_combout\,
	combout => \inst1|cpu|D_ctrl_force_src2_zero~3_combout\);

-- Location: FF_X70_Y48_N15
\inst1|cpu|R_ctrl_force_src2_zero\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|D_ctrl_force_src2_zero~3_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|R_ctrl_force_src2_zero~q\);

-- Location: LCCOMB_X70_Y42_N18
\inst1|cpu|R_src2_lo~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|R_src2_lo~0_combout\ = (\inst1|cpu|R_ctrl_force_src2_zero~q\) # (\inst1|cpu|R_ctrl_hi_imm16~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|R_ctrl_force_src2_zero~q\,
	datac => \inst1|cpu|R_ctrl_hi_imm16~q\,
	combout => \inst1|cpu|R_src2_lo~0_combout\);

-- Location: LCCOMB_X65_Y46_N6
\inst1|cpu|R_src2_lo[10]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|R_src2_lo[10]~6_combout\ = (!\inst1|cpu|R_src2_lo~0_combout\ & ((\inst1|cpu|R_src2_use_imm~q\ & (\inst1|cpu|D_iw\(16))) # (!\inst1|cpu|R_src2_use_imm~q\ & ((\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_src2_lo~0_combout\,
	datab => \inst1|cpu|R_src2_use_imm~q\,
	datac => \inst1|cpu|D_iw\(16),
	datad => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10),
	combout => \inst1|cpu|R_src2_lo[10]~6_combout\);

-- Location: FF_X65_Y46_N7
\inst1|cpu|E_src2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|R_src2_lo[10]~6_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src2\(10));

-- Location: LCCOMB_X67_Y42_N10
\inst1|cpu|F_pc[8]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc[8]~15_combout\ = (\inst1|cpu|E_alu_sub~q\ & (\inst1|cpu|Add1~20_combout\)) # (!\inst1|cpu|E_alu_sub~q\ & ((\inst1|cpu|Add2~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Add1~20_combout\,
	datab => \inst1|cpu|Add2~20_combout\,
	datad => \inst1|cpu|E_alu_sub~q\,
	combout => \inst1|cpu|F_pc[8]~15_combout\);

-- Location: FF_X67_Y42_N11
\inst1|cpu|F_pc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|F_pc[8]~15_combout\,
	asdata => \inst1|cpu|F_pc_plus_one[8]~16_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|ALT_INV_W_status_reg_pie_inst_nxt~2_combout\,
	sload => \inst1|cpu|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	ena => \inst1|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|F_pc\(8));

-- Location: LCCOMB_X63_Y50_N18
\inst1|mm_interconnect_0|cmd_xbar_mux|src_data[46]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|src_data\(46) = (\inst1|cpu|F_pc\(8) & ((\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0)) # ((\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \inst1|cpu|W_alu_result\(10))))) # (!\inst1|cpu|F_pc\(8) & 
-- (\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & (\inst1|cpu|W_alu_result\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|F_pc\(8),
	datab => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datac => \inst1|cpu|W_alu_result\(10),
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|src_data\(46));

-- Location: FF_X63_Y50_N19
\inst1|cpu|the_SoC_cpu_nios2_oci|address[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|src_data\(46),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(8));

-- Location: LCCOMB_X63_Y47_N8
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~8_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(19)))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(8),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(19),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~8_combout\);

-- Location: FF_X63_Y47_N9
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(4));

-- Location: FF_X63_Y47_N31
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(4),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X60_Y47_N24
\inst1|mm_interconnect_0|rsp_xbar_mux|src_payload~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux|src_payload~1_combout\ = (\inst1|sdram|za_valid~q\ & (\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\ & \inst1|sdram|za_data\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|za_valid~q\,
	datac => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\,
	datad => \inst1|sdram|za_data\(4),
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux|src_payload~1_combout\);

-- Location: LCCOMB_X63_Y47_N28
\inst1|cpu|F_iw[4]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[4]~21_combout\ = ((\inst1|mm_interconnect_0|rsp_xbar_mux|src_payload~1_combout\) # ((\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(4) & \inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\))) # 
-- (!\inst1|cpu|D_iw[9]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(4),
	datab => \inst1|cpu|D_iw[9]~1_combout\,
	datac => \inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datad => \inst1|mm_interconnect_0|rsp_xbar_mux|src_payload~1_combout\,
	combout => \inst1|cpu|F_iw[4]~21_combout\);

-- Location: FF_X63_Y47_N29
\inst1|cpu|D_iw[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|F_iw[4]~21_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|D_iw\(4));

-- Location: LCCOMB_X60_Y45_N10
\inst1|cpu|Equal132~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Equal132~0_combout\ = (!\inst1|cpu|D_iw\(3) & !\inst1|cpu|D_iw\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|cpu|D_iw\(3),
	datad => \inst1|cpu|D_iw\(4),
	combout => \inst1|cpu|Equal132~0_combout\);

-- Location: LCCOMB_X61_Y44_N10
\inst1|cpu|d_writedata[24]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|d_writedata[24]~7_combout\ = (\inst1|cpu|Equal132~0_combout\ & ((\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0)))) # (!\inst1|cpu|Equal132~0_combout\ & 
-- (\inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Equal132~0_combout\,
	datac => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8),
	datad => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	combout => \inst1|cpu|d_writedata[24]~7_combout\);

-- Location: FF_X61_Y44_N11
\inst1|cpu|d_writedata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|d_writedata[24]~7_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|d_writedata\(8));

-- Location: LCCOMB_X61_Y44_N18
\inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~23_combout\ = (\inst1|cpu|d_writedata\(8) & \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|cpu|d_writedata\(8),
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~23_combout\);

-- Location: FF_X61_Y44_N19
\inst1|cpu|the_SoC_cpu_nios2_oci|writedata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(8));

-- Location: LCCOMB_X61_Y54_N8
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[8]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[8]~22_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(8)))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(8),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(8),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_data[8]~22_combout\);

-- Location: LCCOMB_X62_Y54_N0
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~18_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(27))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24) & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(27),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~18_combout\);

-- Location: FF_X62_Y54_N1
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~18_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(24));

-- Location: LCCOMB_X60_Y55_N20
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~41_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(24))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(24),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(24),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~41_combout\);

-- Location: LCCOMB_X60_Y55_N2
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~42_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(26)) # ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~41_combout\ & 
-- !\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\)))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~41_combout\ 
-- & ((!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~41_combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(26),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~42_combout\);

-- Location: FF_X60_Y55_N3
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~42_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[19]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(25));

-- Location: FF_X60_Y55_N31
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(25),
	sload => VCC,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(25));

-- Location: LCCOMB_X62_Y55_N10
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~7_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(25) & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37)) # (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(25),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~7_combout\);

-- Location: FF_X62_Y55_N11
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~7_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(25));

-- Location: LCCOMB_X60_Y55_N16
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~35_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(25))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(25),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(25),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~35_combout\);

-- Location: LCCOMB_X60_Y55_N4
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~36_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~35_combout\ & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(27) & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\)) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~35_combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(27) & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~35_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(27),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~36_combout\);

-- Location: FF_X60_Y55_N5
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~36_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[19]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(26));

-- Location: FF_X60_Y55_N27
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(26),
	sload => VCC,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(26));

-- Location: LCCOMB_X59_Y54_N24
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~9_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(26) & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37)) # (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(26),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~9_combout\);

-- Location: FF_X59_Y54_N25
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~9_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(26));

-- Location: LCCOMB_X60_Y55_N12
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~39_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(26))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(26),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(26),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~39_combout\);

-- Location: LCCOMB_X60_Y55_N24
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~40_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~39_combout\ & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(28) & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\)) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~39_combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(28) & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~39_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(28),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~40_combout\);

-- Location: FF_X60_Y55_N25
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~40_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[19]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(27));

-- Location: LCCOMB_X60_Y55_N14
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[27]~feeder_combout\ = \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(27),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[27]~feeder_combout\);

-- Location: FF_X60_Y55_N15
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[27]~feeder_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(27));

-- Location: LCCOMB_X62_Y53_N16
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(3) & (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[0]~1\)) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(3) & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[0]~1\) # (GND)))
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[1]~3\ = CARRY((!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[0]~1\) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(3),
	datad => VCC,
	cin => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[0]~1\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout\,
	cout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[1]~3\);

-- Location: LCCOMB_X62_Y53_N8
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg~2_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(34) & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(27))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout\))))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(34) & (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(27),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(34),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg~2_combout\);

-- Location: FF_X62_Y53_N9
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg~2_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(3));

-- Location: LCCOMB_X61_Y53_N4
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg~1_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(34) & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(28)))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout\)))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(34) & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(34),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(28),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg~1_combout\);

-- Location: FF_X61_Y53_N5
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg~1_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(4));

-- Location: LCCOMB_X61_Y53_N18
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~2_combout\ = (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(4) & (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(2) & 
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(4),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(2),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(3),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~2_combout\);

-- Location: LCCOMB_X60_Y53_N0
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[18]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[18]~7_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18)))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~2_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[18]~7_combout\);

-- Location: LCCOMB_X59_Y55_N16
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[21]~feeder_combout\ = \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(21),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[21]~feeder_combout\);

-- Location: FF_X59_Y55_N17
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[21]~feeder_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(21));

-- Location: FF_X60_Y53_N1
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[18]~7_combout\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(21),
	sload => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(18));

-- Location: LCCOMB_X59_Y54_N16
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~14_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(17) & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37)) # (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(17),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~14_combout\);

-- Location: FF_X59_Y54_N17
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~14_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(17));

-- Location: LCCOMB_X58_Y55_N16
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~49_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(17)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(17),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(17),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~49_combout\);

-- Location: LCCOMB_X58_Y55_N20
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~50_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~49_combout\ & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(19) & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\)) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~49_combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(19) & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~49_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(19),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~50_combout\);

-- Location: FF_X58_Y55_N21
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~50_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[19]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(18));

-- Location: LCCOMB_X59_Y55_N6
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[18]~feeder_combout\ = \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(18),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[18]~feeder_combout\);

-- Location: FF_X59_Y55_N7
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[18]~feeder_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(18));

-- Location: LCCOMB_X59_Y54_N14
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~21_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(18) & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37)) # (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(18),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~21_combout\);

-- Location: FF_X59_Y54_N15
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~21_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(18));

-- Location: LCCOMB_X58_Y55_N18
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~63_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(18)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(18),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(18),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~63_combout\);

-- Location: LCCOMB_X58_Y55_N0
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~64_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(20)) # ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~63_combout\ & 
-- !\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\)))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~63_combout\ 
-- & ((!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~63_combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(20),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~64_combout\);

-- Location: FF_X58_Y55_N1
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~64_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[19]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(19));

-- Location: FF_X59_Y55_N5
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(19),
	sload => VCC,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(19));

-- Location: LCCOMB_X59_Y55_N22
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|break_on_reset~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|break_on_reset~0_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(19)) # 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|break_on_reset~q\ & !\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(19),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|break_on_reset~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(18),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|break_on_reset~0_combout\);

-- Location: FF_X59_Y55_N23
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|break_on_reset\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|break_on_reset~0_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|break_on_reset~q\);

-- Location: LCCOMB_X60_Y54_N8
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|jtag_break~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|jtag_break~0_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0) & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|break_on_reset~q\)) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0) & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|jtag_break~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|break_on_reset~q\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|jtag_break~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|jtag_break~0_combout\);

-- Location: LCCOMB_X59_Y55_N18
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|jtag_break~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|jtag_break~1_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(21)) # 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|jtag_break~q\ & !\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|jtag_break~q\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(20),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(21),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|jtag_break~1_combout\);

-- Location: FF_X60_Y54_N9
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|jtag_break\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|jtag_break~0_combout\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|jtag_break~1_combout\,
	sload => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|jtag_break~q\);

-- Location: LCCOMB_X63_Y48_N24
\inst1|cpu|wait_for_one_post_bret_inst~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|wait_for_one_post_bret_inst~0_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_single_step_mode~q\ & ((\inst1|cpu|hbreak_enabled~q\) # ((\inst1|cpu|wait_for_one_post_bret_inst~q\ & !\inst1|cpu|F_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|hbreak_enabled~q\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_single_step_mode~q\,
	datac => \inst1|cpu|wait_for_one_post_bret_inst~q\,
	datad => \inst1|cpu|F_valid~0_combout\,
	combout => \inst1|cpu|wait_for_one_post_bret_inst~0_combout\);

-- Location: FF_X63_Y48_N25
\inst1|cpu|wait_for_one_post_bret_inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|wait_for_one_post_bret_inst~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|wait_for_one_post_bret_inst~q\);

-- Location: LCCOMB_X63_Y48_N14
\inst1|cpu|hbreak_pending_nxt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|hbreak_pending_nxt~0_combout\ = (!\inst1|cpu|hbreak_enabled~q\ & ((\inst1|cpu|hbreak_req~0_combout\) # (\inst1|cpu|hbreak_pending~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|hbreak_enabled~q\,
	datab => \inst1|cpu|hbreak_req~0_combout\,
	datac => \inst1|cpu|hbreak_pending~q\,
	combout => \inst1|cpu|hbreak_pending_nxt~0_combout\);

-- Location: FF_X63_Y48_N15
\inst1|cpu|hbreak_pending\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|hbreak_pending_nxt~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|hbreak_pending~q\);

-- Location: LCCOMB_X63_Y48_N18
\inst1|cpu|hbreak_req~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|hbreak_req~0_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|jtag_break~q\ & (((\inst1|cpu|W_valid~q\)) # (!\inst1|cpu|wait_for_one_post_bret_inst~q\))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|jtag_break~q\ & (\inst1|cpu|hbreak_pending~q\ & ((\inst1|cpu|W_valid~q\) # (!\inst1|cpu|wait_for_one_post_bret_inst~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|jtag_break~q\,
	datab => \inst1|cpu|wait_for_one_post_bret_inst~q\,
	datac => \inst1|cpu|hbreak_pending~q\,
	datad => \inst1|cpu|W_valid~q\,
	combout => \inst1|cpu|hbreak_req~0_combout\);

-- Location: LCCOMB_X63_Y48_N28
\inst1|cpu|D_iw[9]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_iw[9]~1_combout\ = (\inst1|cpu|D_iw[9]~0_combout\ & ((\inst1|cpu|hbreak_enabled~q\) # (!\inst1|cpu|hbreak_req~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|hbreak_req~0_combout\,
	datac => \inst1|cpu|hbreak_enabled~q\,
	datad => \inst1|cpu|D_iw[9]~0_combout\,
	combout => \inst1|cpu|D_iw[9]~1_combout\);

-- Location: LCCOMB_X63_Y47_N16
\inst1|cpu|F_iw[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[3]~22_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_mux|src_payload~2_combout\) # (((\inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(3))) # 
-- (!\inst1|cpu|D_iw[9]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_mux|src_payload~2_combout\,
	datab => \inst1|cpu|D_iw[9]~1_combout\,
	datac => \inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datad => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(3),
	combout => \inst1|cpu|F_iw[3]~22_combout\);

-- Location: FF_X63_Y47_N17
\inst1|cpu|D_iw[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|F_iw[3]~22_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|D_iw\(3));

-- Location: LCCOMB_X70_Y45_N12
\inst1|cpu|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Equal2~0_combout\ = (\inst1|cpu|D_iw\(3) & (\inst1|cpu|D_iw\(4) & (\inst1|cpu|D_iw\(1) & !\inst1|cpu|D_iw\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(3),
	datab => \inst1|cpu|D_iw\(4),
	datac => \inst1|cpu|D_iw\(1),
	datad => \inst1|cpu|D_iw\(0),
	combout => \inst1|cpu|Equal2~0_combout\);

-- Location: LCCOMB_X69_Y47_N30
\inst1|cpu|Equal101~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Equal101~4_combout\ = (\inst1|cpu|Equal2~0_combout\ & (\inst1|cpu|D_iw\(11) & (!\inst1|cpu|D_iw\(16) & \inst1|cpu|Equal2~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Equal2~0_combout\,
	datab => \inst1|cpu|D_iw\(11),
	datac => \inst1|cpu|D_iw\(16),
	datad => \inst1|cpu|Equal2~9_combout\,
	combout => \inst1|cpu|Equal101~4_combout\);

-- Location: LCCOMB_X69_Y47_N0
\inst1|cpu|Equal101~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Equal101~5_combout\ = (\inst1|cpu|Equal101~4_combout\ & (!\inst1|cpu|D_iw\(12) & (!\inst1|cpu|D_iw\(15) & !\inst1|cpu|D_iw\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Equal101~4_combout\,
	datab => \inst1|cpu|D_iw\(12),
	datac => \inst1|cpu|D_iw\(15),
	datad => \inst1|cpu|D_iw\(13),
	combout => \inst1|cpu|Equal101~5_combout\);

-- Location: LCCOMB_X69_Y48_N2
\inst1|cpu|hbreak_enabled~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|hbreak_enabled~0_combout\ = (\inst1|cpu|R_ctrl_break~q\) # ((\inst1|cpu|hbreak_enabled~q\ & ((!\inst1|cpu|D_iw\(14)) # (!\inst1|cpu|Equal101~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Equal101~5_combout\,
	datab => \inst1|cpu|D_iw\(14),
	datac => \inst1|cpu|hbreak_enabled~q\,
	datad => \inst1|cpu|R_ctrl_break~q\,
	combout => \inst1|cpu|hbreak_enabled~0_combout\);

-- Location: FF_X69_Y48_N3
\inst1|cpu|hbreak_enabled\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|hbreak_enabled~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|E_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|hbreak_enabled~q\);

-- Location: LCCOMB_X66_Y50_N30
\inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~0_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \inst1|cpu|hbreak_enabled~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \inst1|cpu|hbreak_enabled~q\,
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~0_combout\);

-- Location: FF_X66_Y50_N31
\inst1|cpu|the_SoC_cpu_nios2_oci|debugaccess\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|debugaccess~q\);

-- Location: LCCOMB_X66_Y50_N12
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ = (!\inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted~q\ & (\inst1|cpu|d_write~q\ & 
-- (\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & !\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted~q\,
	datab => \inst1|cpu|d_write~q\,
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\);

-- Location: LCCOMB_X66_Y50_N24
\inst1|cpu|the_SoC_cpu_nios2_oci|write~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|write~0_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|write~q\ & (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|waitrequest~q\)))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|write~q\ & 
-- (\inst1|mm_interconnect_0|cmd_xbar_mux|WideOr1~combout\ & ((\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux|WideOr1~combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|waitrequest~q\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|write~q\,
	datad => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|write~0_combout\);

-- Location: FF_X66_Y50_N25
\inst1|cpu|the_SoC_cpu_nios2_oci|write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|write~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|write~q\);

-- Location: LCCOMB_X63_Y53_N14
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|debugaccess~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\ & 
-- \inst1|cpu|the_SoC_cpu_nios2_oci|write~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|debugaccess~q\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|write~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\);

-- Location: FF_X63_Y53_N5
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable[19]~feeder_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(19));

-- Location: LCCOMB_X62_Y54_N22
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~13_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(19) & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(19),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(8),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~13_combout\);

-- Location: FF_X62_Y54_N23
\inst1|cpu|the_SoC_cpu_nios2_oci|readdata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(11));

-- Location: FF_X62_Y48_N27
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|readdata\(11),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(11));

-- Location: LCCOMB_X60_Y47_N0
\inst1|mm_interconnect_0|rsp_xbar_mux|src_payload~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux|src_payload~5_combout\ = (\inst1|sdram|za_valid~q\ & (\inst1|sdram|za_data\(11) & \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|za_valid~q\,
	datab => \inst1|sdram|za_data\(11),
	datac => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\,
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux|src_payload~5_combout\);

-- Location: LCCOMB_X62_Y48_N4
\inst1|cpu|F_iw[11]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[11]~27_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_mux|src_payload~5_combout\) # (((\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(11) & \inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\)) # 
-- (!\inst1|cpu|D_iw[9]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(11),
	datab => \inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datac => \inst1|mm_interconnect_0|rsp_xbar_mux|src_payload~5_combout\,
	datad => \inst1|cpu|D_iw[9]~1_combout\,
	combout => \inst1|cpu|F_iw[11]~27_combout\);

-- Location: FF_X62_Y48_N5
\inst1|cpu|D_iw[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|F_iw[11]~27_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|D_iw\(11));

-- Location: LCCOMB_X70_Y48_N10
\inst1|cpu|D_ctrl_alu_subtract~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_alu_subtract~0_combout\ = (\inst1|cpu|D_iw\(11) & (\inst1|cpu|D_iw\(14) & ((\inst1|cpu|D_iw\(15))))) # (!\inst1|cpu|D_iw\(11) & (\inst1|cpu|D_iw\(16) & (\inst1|cpu|D_iw\(14) $ (\inst1|cpu|D_iw\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(11),
	datab => \inst1|cpu|D_iw\(14),
	datac => \inst1|cpu|D_iw\(16),
	datad => \inst1|cpu|D_iw\(15),
	combout => \inst1|cpu|D_ctrl_alu_subtract~0_combout\);

-- Location: LCCOMB_X70_Y48_N12
\inst1|cpu|D_ctrl_alu_subtract~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_alu_subtract~1_combout\ = (\inst1|cpu|D_ctrl_alu_subtract~0_combout\ & (!\inst1|cpu|D_iw\(13) & (!\inst1|cpu|D_iw\(12) & \inst1|cpu|Equal2~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_ctrl_alu_subtract~0_combout\,
	datab => \inst1|cpu|D_iw\(13),
	datac => \inst1|cpu|D_iw\(12),
	datad => \inst1|cpu|Equal2~7_combout\,
	combout => \inst1|cpu|D_ctrl_alu_subtract~1_combout\);

-- Location: LCCOMB_X70_Y45_N28
\inst1|cpu|D_ctrl_alu_subtract~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_alu_subtract~2_combout\ = (\inst1|cpu|Equal2~5_combout\) # ((\inst1|cpu|D_iw\(2) & (\inst1|cpu|Equal2~8_combout\)) # (!\inst1|cpu|D_iw\(2) & ((!\inst1|cpu|D_ctrl_logic~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Equal2~5_combout\,
	datab => \inst1|cpu|Equal2~8_combout\,
	datac => \inst1|cpu|D_iw\(2),
	datad => \inst1|cpu|D_ctrl_logic~9_combout\,
	combout => \inst1|cpu|D_ctrl_alu_subtract~2_combout\);

-- Location: LCCOMB_X70_Y42_N8
\inst1|cpu|E_alu_sub~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_alu_sub~0_combout\ = (\inst1|cpu|R_valid~q\ & ((\inst1|cpu|D_ctrl_alu_subtract~1_combout\) # ((\inst1|cpu|D_ctrl_alu_subtract~2_combout\) # (!\inst1|cpu|D_ctrl_alu_subtract~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_valid~q\,
	datab => \inst1|cpu|D_ctrl_alu_subtract~1_combout\,
	datac => \inst1|cpu|D_ctrl_alu_subtract~2_combout\,
	datad => \inst1|cpu|D_ctrl_alu_subtract~4_combout\,
	combout => \inst1|cpu|E_alu_sub~0_combout\);

-- Location: FF_X70_Y42_N9
\inst1|cpu|E_alu_sub\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_alu_sub~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_alu_sub~q\);

-- Location: LCCOMB_X66_Y43_N2
\inst1|cpu|F_pc[10]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_pc[10]~14_combout\ = (\inst1|cpu|E_alu_sub~q\ & ((\inst1|cpu|Add1~24_combout\))) # (!\inst1|cpu|E_alu_sub~q\ & (\inst1|cpu|Add2~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_alu_sub~q\,
	datab => \inst1|cpu|Add2~24_combout\,
	datad => \inst1|cpu|Add1~24_combout\,
	combout => \inst1|cpu|F_pc[10]~14_combout\);

-- Location: FF_X66_Y43_N3
\inst1|cpu|F_pc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|F_pc[10]~14_combout\,
	asdata => \inst1|cpu|F_pc_plus_one[10]~20_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|ALT_INV_W_status_reg_pie_inst_nxt~2_combout\,
	sload => \inst1|cpu|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	ena => \inst1|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|F_pc\(10));

-- Location: LCCOMB_X63_Y43_N28
\inst1|mm_interconnect_0|addr_router|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|addr_router|Equal1~0_combout\ = (!\inst1|cpu|F_pc\(10) & !\inst1|cpu|F_pc\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|cpu|F_pc\(10),
	datad => \inst1|cpu|F_pc\(11),
	combout => \inst1|mm_interconnect_0|addr_router|Equal1~0_combout\);

-- Location: LCCOMB_X63_Y43_N8
\inst1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~1_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & (!\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7) & 
-- ((\inst1|sdram|the_SoC_sdram_input_efifo_module|entries\(0)) # (!\inst1|sdram|the_SoC_sdram_input_efifo_module|entries\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|the_SoC_sdram_input_efifo_module|entries\(1),
	datab => \inst1|sdram|the_SoC_sdram_input_efifo_module|entries\(0),
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datad => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7),
	combout => \inst1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~1_combout\);

-- Location: LCCOMB_X66_Y42_N28
\inst1|mm_interconnect_0|addr_router|Equal1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|addr_router|Equal1~2_combout\ = (!\inst1|cpu|F_pc\(20) & (!\inst1|cpu|F_pc\(23) & (!\inst1|cpu|F_pc\(21) & !\inst1|cpu|F_pc\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|F_pc\(20),
	datab => \inst1|cpu|F_pc\(23),
	datac => \inst1|cpu|F_pc\(21),
	datad => \inst1|cpu|F_pc\(24),
	combout => \inst1|mm_interconnect_0|addr_router|Equal1~2_combout\);

-- Location: LCCOMB_X63_Y42_N8
\inst1|mm_interconnect_0|addr_router|Equal1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|addr_router|Equal1~4_combout\ = (!\inst1|cpu|F_pc\(14) & (!\inst1|cpu|F_pc\(15) & (!\inst1|cpu|F_pc\(13) & !\inst1|cpu|F_pc\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|F_pc\(14),
	datab => \inst1|cpu|F_pc\(15),
	datac => \inst1|cpu|F_pc\(13),
	datad => \inst1|cpu|F_pc\(12),
	combout => \inst1|mm_interconnect_0|addr_router|Equal1~4_combout\);

-- Location: LCCOMB_X66_Y42_N30
\inst1|mm_interconnect_0|addr_router|Equal1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|addr_router|Equal1~3_combout\ = (!\inst1|cpu|F_pc\(19) & (!\inst1|cpu|F_pc\(16) & (!\inst1|cpu|F_pc\(18) & !\inst1|cpu|F_pc\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|F_pc\(19),
	datab => \inst1|cpu|F_pc\(16),
	datac => \inst1|cpu|F_pc\(18),
	datad => \inst1|cpu|F_pc\(17),
	combout => \inst1|mm_interconnect_0|addr_router|Equal1~3_combout\);

-- Location: LCCOMB_X69_Y46_N16
\inst1|mm_interconnect_0|addr_router|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|addr_router|Equal1~1_combout\ = (\inst1|cpu|F_pc\(26) & (\inst1|cpu|F_pc\(22) & (\inst1|cpu|F_pc\(9) & !\inst1|cpu|F_pc\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|F_pc\(26),
	datab => \inst1|cpu|F_pc\(22),
	datac => \inst1|cpu|F_pc\(9),
	datad => \inst1|cpu|F_pc\(25),
	combout => \inst1|mm_interconnect_0|addr_router|Equal1~1_combout\);

-- Location: LCCOMB_X63_Y42_N18
\inst1|mm_interconnect_0|addr_router|Equal1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|addr_router|Equal1~5_combout\ = (\inst1|mm_interconnect_0|addr_router|Equal1~2_combout\ & (\inst1|mm_interconnect_0|addr_router|Equal1~4_combout\ & (\inst1|mm_interconnect_0|addr_router|Equal1~3_combout\ & 
-- \inst1|mm_interconnect_0|addr_router|Equal1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|addr_router|Equal1~2_combout\,
	datab => \inst1|mm_interconnect_0|addr_router|Equal1~4_combout\,
	datac => \inst1|mm_interconnect_0|addr_router|Equal1~3_combout\,
	datad => \inst1|mm_interconnect_0|addr_router|Equal1~1_combout\,
	combout => \inst1|mm_interconnect_0|addr_router|Equal1~5_combout\);

-- Location: LCCOMB_X63_Y43_N16
\inst1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~2_combout\ = (\inst1|mm_interconnect_0|addr_router|Equal1~0_combout\ & ((\inst1|mm_interconnect_0|addr_router|Equal1~5_combout\ & 
-- (\inst1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~0_combout\)) # (!\inst1|mm_interconnect_0|addr_router|Equal1~5_combout\ & ((\inst1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~1_combout\))))) # 
-- (!\inst1|mm_interconnect_0|addr_router|Equal1~0_combout\ & (((\inst1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~0_combout\,
	datab => \inst1|mm_interconnect_0|addr_router|Equal1~0_combout\,
	datac => \inst1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~1_combout\,
	datad => \inst1|mm_interconnect_0|addr_router|Equal1~5_combout\,
	combout => \inst1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~2_combout\);

-- Location: LCCOMB_X65_Y48_N6
\inst1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~3_combout\ = (\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst1~q\ & !\inst1|cpu|i_read~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst1~q\,
	datad => \inst1|cpu|i_read~q\,
	combout => \inst1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~3_combout\);

-- Location: LCCOMB_X65_Y48_N18
\inst1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~4_combout\ = (!\inst1|mm_interconnect_0|cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\ & 
-- ((\inst1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~q\) # ((\inst1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~2_combout\ & 
-- \inst1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~2_combout\,
	datab => \inst1|mm_interconnect_0|cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\,
	datac => \inst1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~q\,
	datad => \inst1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~3_combout\,
	combout => \inst1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~4_combout\);

-- Location: FF_X65_Y48_N19
\inst1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~4_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~q\);

-- Location: LCCOMB_X63_Y43_N20
\inst1|mm_interconnect_0|cmd_xbar_demux|src0_valid~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_demux|src0_valid~5_combout\ = (!\inst1|cpu|i_read~q\ & (!\inst1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~q\ & (\inst1|mm_interconnect_0|addr_router|Equal1~5_combout\ & 
-- \inst1|mm_interconnect_0|addr_router|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|i_read~q\,
	datab => \inst1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~q\,
	datac => \inst1|mm_interconnect_0|addr_router|Equal1~5_combout\,
	datad => \inst1|mm_interconnect_0|addr_router|Equal1~0_combout\,
	combout => \inst1|mm_interconnect_0|cmd_xbar_demux|src0_valid~5_combout\);

-- Location: LCCOMB_X66_Y50_N20
\inst1|mm_interconnect_0|cmd_xbar_mux|packet_in_progress~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|packet_in_progress~0_combout\ = !\inst1|mm_interconnect_0|cmd_xbar_mux|update_grant~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux|update_grant~1_combout\,
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|packet_in_progress~0_combout\);

-- Location: FF_X66_Y50_N21
\inst1|mm_interconnect_0|cmd_xbar_mux|packet_in_progress\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|packet_in_progress~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cmd_xbar_mux|packet_in_progress~q\);

-- Location: LCCOMB_X66_Y50_N2
\inst1|mm_interconnect_0|cmd_xbar_mux|update_grant~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|update_grant~0_combout\ = (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|waitrequest~q\ & (!\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1)) # (\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|waitrequest~q\,
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datad => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|update_grant~0_combout\);

-- Location: LCCOMB_X66_Y50_N6
\inst1|mm_interconnect_0|cmd_xbar_mux|update_grant~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|update_grant~1_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux|WideOr1~combout\ & ((\inst1|mm_interconnect_0|cmd_xbar_mux|update_grant~0_combout\))) # (!\inst1|mm_interconnect_0|cmd_xbar_mux|WideOr1~combout\ & 
-- (!\inst1|mm_interconnect_0|cmd_xbar_mux|packet_in_progress~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux|WideOr1~combout\,
	datab => \inst1|mm_interconnect_0|cmd_xbar_mux|packet_in_progress~q\,
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux|update_grant~0_combout\,
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|update_grant~1_combout\);

-- Location: LCCOMB_X67_Y46_N28
\inst1|mm_interconnect_0|cmd_xbar_demux_001|src0_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_demux_001|src0_valid~0_combout\ = (\inst1|mm_interconnect_0|addr_router_001|Equal2~4_combout\ & (\inst1|mm_interconnect_0|addr_router_001|Equal2~5_combout\ & \inst1|clock_crossing_bridge|s0_cmd_valid~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|addr_router_001|Equal2~4_combout\,
	datab => \inst1|mm_interconnect_0|addr_router_001|Equal2~5_combout\,
	datad => \inst1|clock_crossing_bridge|s0_cmd_valid~combout\,
	combout => \inst1|mm_interconnect_0|cmd_xbar_demux_001|src0_valid~0_combout\);

-- Location: LCCOMB_X66_Y50_N18
\inst1|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux|update_grant~1_combout\ & ((\inst1|mm_interconnect_0|cmd_xbar_demux|src0_valid~5_combout\) # 
-- (\inst1|mm_interconnect_0|cmd_xbar_demux_001|src0_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux|update_grant~1_combout\,
	datab => \inst1|mm_interconnect_0|cmd_xbar_demux|src0_valid~5_combout\,
	datad => \inst1|mm_interconnect_0|cmd_xbar_demux_001|src0_valid~0_combout\,
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout\);

-- Location: FF_X67_Y46_N31
\inst1|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|arb|grant[0]~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg\(1));

-- Location: LCCOMB_X67_Y46_N30
\inst1|mm_interconnect_0|cmd_xbar_mux|arb|grant[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|arb|grant[0]~1_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_demux|src0_valid~5_combout\ & (((\inst1|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg\(1) & 
-- !\inst1|mm_interconnect_0|cmd_xbar_demux_001|src0_valid~0_combout\)) # (!\inst1|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_demux|src0_valid~5_combout\,
	datab => \inst1|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg\(0),
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg\(1),
	datad => \inst1|mm_interconnect_0|cmd_xbar_demux_001|src0_valid~0_combout\,
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|arb|grant[0]~1_combout\);

-- Location: FF_X66_Y50_N3
\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|mm_interconnect_0|cmd_xbar_mux|arb|grant[0]~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|mm_interconnect_0|cmd_xbar_mux|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0));

-- Location: LCCOMB_X66_Y50_N22
\inst1|mm_interconnect_0|cmd_xbar_mux|WideOr1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|WideOr1~combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & ((\inst1|mm_interconnect_0|cmd_xbar_demux|src0_valid~5_combout\) # ((\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & 
-- \inst1|mm_interconnect_0|cmd_xbar_demux_001|src0_valid~0_combout\)))) # (!\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & (((\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & 
-- \inst1|mm_interconnect_0|cmd_xbar_demux_001|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datab => \inst1|mm_interconnect_0|cmd_xbar_demux|src0_valid~5_combout\,
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \inst1|mm_interconnect_0|cmd_xbar_demux_001|src0_valid~0_combout\,
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|WideOr1~combout\);

-- Location: LCCOMB_X66_Y50_N16
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & (!\inst1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~q\ & 
-- !\inst1|cpu|i_read~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datac => \inst1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~q\,
	datad => \inst1|cpu|i_read~q\,
	combout => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout\);

-- Location: LCCOMB_X66_Y50_N26
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux|WideOr1~combout\ & 
-- ((\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout\) # ((\inst1|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout\ & \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux|WideOr1~combout\,
	datab => \inst1|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout\,
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0_combout\,
	combout => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\);

-- Location: LCCOMB_X65_Y50_N24
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg~0_combout\ = (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|waitrequest~q\ & 
-- (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\ & (\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst1~q\ & 
-- !\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|waitrequest~q\,
	datab => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\,
	datac => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst1~q\,
	datad => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg~0_combout\);

-- Location: FF_X65_Y50_N25
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X61_Y47_N20
\inst1|mm_interconnect_0|rsp_xbar_demux|src1_valid\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ = (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- !\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\,
	combout => \inst1|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\);

-- Location: LCCOMB_X62_Y49_N26
\inst1|mm_interconnect_0|rsp_xbar_mux_001|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|WideOr1~0_combout\ = (!\inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg\(0) & (!\inst1|clock_crossing_bridge|rsp_fifo|out_valid~q\ & 
-- (\inst1|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped~q\ $ (!\inst1|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|dreg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped~q\,
	datab => \inst1|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|dreg\(0),
	datac => \inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg\(0),
	datad => \inst1|clock_crossing_bridge|rsp_fifo|out_valid~q\,
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|WideOr1~0_combout\);

-- Location: LCCOMB_X62_Y49_N20
\inst1|mm_interconnect_0|rsp_xbar_mux_001|WideOr1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux_001|WideOr1~1_combout\ = (!\inst1|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & (!\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\inst1|mm_interconnect_0|rsp_xbar_mux_001|WideOr1~0_combout\ & !\inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datab => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \inst1|mm_interconnect_0|rsp_xbar_mux_001|WideOr1~0_combout\,
	datad => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux_001|WideOr1~1_combout\);

-- Location: LCCOMB_X61_Y47_N16
\inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~5_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]~q\) # 
-- ((\inst1|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]~q\)))) # (!\inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & 
-- (\inst1|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & ((\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \inst1|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datac => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]~q\,
	datad => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]~q\,
	combout => \inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~5_combout\);

-- Location: LCCOMB_X66_Y47_N8
\inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~11_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~13_combout\) # ((\inst1|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer\(67) & 
-- (\inst1|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|dreg\(0) $ (\inst1|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_mux_001|src_payload~13_combout\,
	datab => \inst1|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|dreg\(0),
	datac => \inst1|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer\(67),
	datad => \inst1|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped~q\,
	combout => \inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~11_combout\);

-- Location: LCCOMB_X66_Y47_N20
\inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~6_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_mux_001|WideOr1~1_combout\) # ((\inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~5_combout\) # 
-- ((\inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~4_combout\) # (\inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_mux_001|WideOr1~1_combout\,
	datab => \inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~5_combout\,
	datac => \inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~4_combout\,
	datad => \inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~11_combout\,
	combout => \inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~6_combout\);

-- Location: LCCOMB_X66_Y47_N16
\inst1|cpu|d_read_nxt\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|d_read_nxt~combout\ = (\inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~6_combout\ & ((\inst1|cpu|d_read~q\) # ((\inst1|cpu|R_ctrl_ld~q\ & \inst1|cpu|E_new_inst~q\)))) # 
-- (!\inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~6_combout\ & (\inst1|cpu|R_ctrl_ld~q\ & ((\inst1|cpu|E_new_inst~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~6_combout\,
	datab => \inst1|cpu|R_ctrl_ld~q\,
	datac => \inst1|cpu|d_read~q\,
	datad => \inst1|cpu|E_new_inst~q\,
	combout => \inst1|cpu|d_read_nxt~combout\);

-- Location: FF_X66_Y47_N17
\inst1|cpu|d_read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|d_read_nxt~combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|d_read~q\);

-- Location: LCCOMB_X65_Y49_N18
\inst1|mm_interconnect_0|cpu_data_master_translator|uav_read~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout\ = (\inst1|cpu|d_read~q\ & !\inst1|mm_interconnect_0|cpu_data_master_translator|read_accepted~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|d_read~q\,
	datac => \inst1|mm_interconnect_0|cpu_data_master_translator|read_accepted~q\,
	combout => \inst1|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout\);

-- Location: LCCOMB_X63_Y43_N10
\inst1|mm_interconnect_0|cmd_xbar_demux|src0_valid~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_demux|src0_valid~4_combout\ = (!\inst1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~q\ & !\inst1|cpu|i_read~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~q\,
	datad => \inst1|cpu|i_read~q\,
	combout => \inst1|mm_interconnect_0|cmd_xbar_demux|src0_valid~4_combout\);

-- Location: LCCOMB_X63_Y43_N4
\inst1|sdram|the_SoC_sdram_input_efifo_module|always2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|always2~0_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & (!\inst1|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout\ & 
-- ((!\inst1|mm_interconnect_0|cmd_xbar_demux|src0_valid~4_combout\) # (!\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0))))) # (!\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & 
-- (((!\inst1|mm_interconnect_0|cmd_xbar_demux|src0_valid~4_combout\) # (!\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datab => \inst1|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout\,
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datad => \inst1|mm_interconnect_0|cmd_xbar_demux|src0_valid~4_combout\,
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|always2~0_combout\);

-- Location: LCCOMB_X60_Y42_N2
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~0_combout\ = (!\inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted~q\ & (\inst1|cpu|d_write~q\ & \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_data_master_translator|write_accepted~q\,
	datac => \inst1|cpu|d_write~q\,
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~0_combout\);

-- Location: LCCOMB_X60_Y42_N12
\inst1|sdram|the_SoC_sdram_input_efifo_module|always2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|always2~1_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout\ & (\inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~0_combout\ & 
-- ((\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~0_combout\) # (!\inst1|sdram|the_SoC_sdram_input_efifo_module|always2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout\,
	datab => \inst1|sdram|the_SoC_sdram_input_efifo_module|always2~0_combout\,
	datac => \inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~0_combout\,
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~0_combout\,
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|always2~1_combout\);

-- Location: LCCOMB_X63_Y42_N26
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data[52]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(52) = (\inst1|cpu|W_alu_result\(16) & ((\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1)) # ((\inst1|cpu|F_pc\(14) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0))))) # 
-- (!\inst1|cpu|W_alu_result\(16) & (((\inst1|cpu|F_pc\(14) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_alu_result\(16),
	datab => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst1|cpu|F_pc\(14),
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(52));

-- Location: LCCOMB_X60_Y42_N14
\inst1|sdram|the_SoC_sdram_input_efifo_module|wr_address~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|wr_address~0_combout\ = \inst1|sdram|the_SoC_sdram_input_efifo_module|wr_address~q\ $ (\inst1|sdram|the_SoC_sdram_input_efifo_module|always2~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|sdram|the_SoC_sdram_input_efifo_module|wr_address~q\,
	datad => \inst1|sdram|the_SoC_sdram_input_efifo_module|always2~1_combout\,
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|wr_address~0_combout\);

-- Location: FF_X60_Y42_N15
\inst1|sdram|the_SoC_sdram_input_efifo_module|wr_address\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|wr_address~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|wr_address~q\);

-- Location: LCCOMB_X60_Y42_N30
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[61]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[61]~3_combout\ = (!\inst1|sdram|the_SoC_sdram_input_efifo_module|wr_address~q\ & (!\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7) & 
-- ((\inst1|sdram|the_SoC_sdram_input_efifo_module|entries\(0)) # (!\inst1|sdram|the_SoC_sdram_input_efifo_module|entries\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|the_SoC_sdram_input_efifo_module|entries\(0),
	datab => \inst1|sdram|the_SoC_sdram_input_efifo_module|entries\(1),
	datac => \inst1|sdram|the_SoC_sdram_input_efifo_module|wr_address~q\,
	datad => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7),
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[61]~3_combout\);

-- Location: LCCOMB_X60_Y42_N18
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[61]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[61]~2_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout\ & (\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[61]~3_combout\ & 
-- ((\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~0_combout\) # (!\inst1|sdram|the_SoC_sdram_input_efifo_module|always2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout\,
	datab => \inst1|sdram|the_SoC_sdram_input_efifo_module|always2~0_combout\,
	datac => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[61]~3_combout\,
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~0_combout\,
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[61]~2_combout\);

-- Location: FF_X63_Y42_N27
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(52),
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(50));

-- Location: LCCOMB_X60_Y42_N20
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[61]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[61]~3_combout\ = (\inst1|sdram|the_SoC_sdram_input_efifo_module|wr_address~q\ & (!\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7) & 
-- ((\inst1|sdram|the_SoC_sdram_input_efifo_module|entries\(0)) # (!\inst1|sdram|the_SoC_sdram_input_efifo_module|entries\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|the_SoC_sdram_input_efifo_module|entries\(0),
	datab => \inst1|sdram|the_SoC_sdram_input_efifo_module|entries\(1),
	datac => \inst1|sdram|the_SoC_sdram_input_efifo_module|wr_address~q\,
	datad => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7),
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[61]~3_combout\);

-- Location: LCCOMB_X60_Y42_N24
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[61]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[61]~2_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout\ & (\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[61]~3_combout\ & 
-- ((\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~0_combout\) # (!\inst1|sdram|the_SoC_sdram_input_efifo_module|always2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout\,
	datab => \inst1|sdram|the_SoC_sdram_input_efifo_module|always2~0_combout\,
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~0_combout\,
	datad => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[61]~3_combout\,
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[61]~2_combout\);

-- Location: FF_X63_Y42_N25
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(52),
	sload => VCC,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(50));

-- Location: LCCOMB_X60_Y42_N28
\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~0_combout\ = \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ $ (((!\inst1|sdram|pending~combout\ & \inst1|sdram|f_pop~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|pending~combout\,
	datab => \inst1|sdram|f_pop~q\,
	datac => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\,
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~0_combout\);

-- Location: FF_X60_Y42_N29
\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\);

-- Location: LCCOMB_X59_Y42_N10
\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[50]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[50]~7_combout\ = (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & ((\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(50)))) # 
-- (!\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & (\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(50)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(50),
	datac => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(50),
	datad => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\,
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[50]~7_combout\);

-- Location: LCCOMB_X61_Y46_N26
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data[53]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(53) = (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & ((\inst1|cpu|F_pc\(15)) # ((\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \inst1|cpu|W_alu_result\(17))))) # 
-- (!\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & ((\inst1|cpu|W_alu_result\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datab => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst1|cpu|F_pc\(15),
	datad => \inst1|cpu|W_alu_result\(17),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(53));

-- Location: FF_X61_Y46_N9
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(53),
	sload => VCC,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(51));

-- Location: FF_X61_Y46_N27
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(53),
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(51));

-- Location: LCCOMB_X59_Y42_N4
\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[51]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[51]~6_combout\ = (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & (\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(51))) # 
-- (!\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & ((\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(51))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(51),
	datab => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(51),
	datad => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\,
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[51]~6_combout\);

-- Location: LCCOMB_X54_Y42_N0
\inst1|sdram|init_done~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|init_done~0_combout\ = (\inst1|sdram|init_done~q\) # (\inst1|sdram|i_state.101~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|sdram|init_done~q\,
	datad => \inst1|sdram|i_state.101~q\,
	combout => \inst1|sdram|init_done~0_combout\);

-- Location: FF_X54_Y42_N1
\inst1|sdram|init_done\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|init_done~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|init_done~q\);

-- Location: LCCOMB_X56_Y43_N18
\inst1|sdram|active_cs_n~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|active_cs_n~0_combout\ = (\inst1|sdram|m_state.000000001~q\) # (((!\inst1|sdram|the_SoC_sdram_input_efifo_module|entries\(1) & !\inst1|sdram|the_SoC_sdram_input_efifo_module|entries\(0))) # (!\inst1|sdram|init_done~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|m_state.000000001~q\,
	datab => \inst1|sdram|the_SoC_sdram_input_efifo_module|entries\(1),
	datac => \inst1|sdram|the_SoC_sdram_input_efifo_module|entries\(0),
	datad => \inst1|sdram|init_done~q\,
	combout => \inst1|sdram|active_cs_n~0_combout\);

-- Location: LCCOMB_X56_Y43_N0
\inst1|sdram|Selector30~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector30~2_combout\ = (!\inst1|sdram|m_state.000000001~q\ & (\inst1|sdram|init_done~q\ & \inst1|sdram|refresh_request~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|m_state.000000001~q\,
	datab => \inst1|sdram|init_done~q\,
	datac => \inst1|sdram|refresh_request~q\,
	combout => \inst1|sdram|Selector30~2_combout\);

-- Location: LCCOMB_X56_Y43_N16
\inst1|sdram|active_cs_n~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|active_cs_n~1_combout\ = (\inst1|rst_controller|r_sync_rst~q\ & (((\inst1|sdram|active_cs_n~q\)))) # (!\inst1|rst_controller|r_sync_rst~q\ & ((\inst1|sdram|Selector30~2_combout\) # ((\inst1|sdram|active_cs_n~0_combout\ & 
-- \inst1|sdram|active_cs_n~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|rst_controller|r_sync_rst~q\,
	datab => \inst1|sdram|active_cs_n~0_combout\,
	datac => \inst1|sdram|active_cs_n~q\,
	datad => \inst1|sdram|Selector30~2_combout\,
	combout => \inst1|sdram|active_cs_n~1_combout\);

-- Location: FF_X56_Y43_N17
\inst1|sdram|active_cs_n\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|active_cs_n~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|active_cs_n~q\);

-- Location: LCCOMB_X55_Y43_N12
\inst1|sdram|Selector29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector29~0_combout\ = (\inst1|sdram|m_state.100000000~q\ & ((\inst1|sdram|active_cs_n~q\) # ((!\inst1|sdram|pending~9_combout\) # (!\inst1|sdram|pending~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|active_cs_n~q\,
	datab => \inst1|sdram|pending~4_combout\,
	datac => \inst1|sdram|pending~9_combout\,
	datad => \inst1|sdram|m_state.100000000~q\,
	combout => \inst1|sdram|Selector29~0_combout\);

-- Location: LCCOMB_X56_Y43_N12
\inst1|sdram|Selector41~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector41~5_combout\ = (!\inst1|sdram|refresh_request~q\ & ((\inst1|sdram|the_SoC_sdram_input_efifo_module|entries\(0)) # (\inst1|sdram|the_SoC_sdram_input_efifo_module|entries\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|refresh_request~q\,
	datab => \inst1|sdram|the_SoC_sdram_input_efifo_module|entries\(0),
	datad => \inst1|sdram|the_SoC_sdram_input_efifo_module|entries\(1),
	combout => \inst1|sdram|Selector41~5_combout\);

-- Location: LCCOMB_X56_Y43_N8
\inst1|sdram|active_rnw~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|active_rnw~5_combout\ = ((!\inst1|sdram|m_state.100000000~q\ & ((\inst1|sdram|m_state.000000001~q\) # (!\inst1|sdram|init_done~q\)))) # (!\inst1|sdram|Selector41~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|m_state.100000000~q\,
	datab => \inst1|sdram|init_done~q\,
	datac => \inst1|sdram|m_state.000000001~q\,
	datad => \inst1|sdram|Selector41~5_combout\,
	combout => \inst1|sdram|active_rnw~5_combout\);

-- Location: LCCOMB_X56_Y43_N30
\inst1|sdram|active_rnw~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|active_rnw~4_combout\ = (!\inst1|rst_controller|r_sync_rst~q\ & (((!\inst1|sdram|Selector29~0_combout\ & !\inst1|sdram|active_rnw~5_combout\)) # (!\inst1|sdram|active_rnw~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|Selector29~0_combout\,
	datab => \inst1|sdram|active_rnw~5_combout\,
	datac => \inst1|rst_controller|r_sync_rst~q\,
	datad => \inst1|sdram|active_rnw~3_combout\,
	combout => \inst1|sdram|active_rnw~4_combout\);

-- Location: FF_X59_Y42_N5
\inst1|sdram|active_addr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[51]~6_combout\,
	ena => \inst1|sdram|active_rnw~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|active_addr\(15));

-- Location: FF_X59_Y42_N11
\inst1|sdram|active_addr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[50]~7_combout\,
	ena => \inst1|sdram|active_rnw~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|active_addr\(14));

-- Location: LCCOMB_X59_Y42_N22
\inst1|sdram|pending~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|pending~3_combout\ = (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[50]~7_combout\ & (\inst1|sdram|active_addr\(14) & (\inst1|sdram|active_addr\(15) $ (!\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[51]~6_combout\)))) # 
-- (!\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[50]~7_combout\ & (!\inst1|sdram|active_addr\(14) & (\inst1|sdram|active_addr\(15) $ (!\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[51]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[50]~7_combout\,
	datab => \inst1|sdram|active_addr\(15),
	datac => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[51]~6_combout\,
	datad => \inst1|sdram|active_addr\(14),
	combout => \inst1|sdram|pending~3_combout\);

-- Location: LCCOMB_X63_Y42_N14
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data[50]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) = (\inst1|cpu|F_pc\(12) & ((\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0)) # ((\inst1|cpu|W_alu_result\(14) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))))) # 
-- (!\inst1|cpu|F_pc\(12) & (((\inst1|cpu|W_alu_result\(14) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|F_pc\(12),
	datab => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datac => \inst1|cpu|W_alu_result\(14),
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50));

-- Location: FF_X63_Y42_N15
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50),
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(48));

-- Location: FF_X63_Y42_N13
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(50),
	sload => VCC,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(48));

-- Location: LCCOMB_X59_Y42_N12
\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[48]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[48]~5_combout\ = (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & ((\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(48)))) # 
-- (!\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & (\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(48)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(48),
	datac => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(48),
	datad => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\,
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[48]~5_combout\);

-- Location: LCCOMB_X63_Y42_N10
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data[51]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(51) = (\inst1|cpu|W_alu_result\(15) & ((\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1)) # ((\inst1|cpu|F_pc\(13) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0))))) # 
-- (!\inst1|cpu|W_alu_result\(15) & (((\inst1|cpu|F_pc\(13) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_alu_result\(15),
	datab => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst1|cpu|F_pc\(13),
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(51));

-- Location: LCCOMB_X63_Y42_N16
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[49]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[49]~feeder_combout\ = \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(51)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(51),
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[49]~feeder_combout\);

-- Location: FF_X63_Y42_N17
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[49]~feeder_combout\,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(49));

-- Location: FF_X63_Y42_N11
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(51),
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(49));

-- Location: LCCOMB_X59_Y42_N6
\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[49]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[49]~4_combout\ = (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & (\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(49))) # 
-- (!\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & ((\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(49))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(49),
	datac => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(49),
	datad => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\,
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[49]~4_combout\);

-- Location: FF_X59_Y42_N7
\inst1|sdram|active_addr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[49]~4_combout\,
	ena => \inst1|sdram|active_rnw~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|active_addr\(13));

-- Location: FF_X59_Y42_N13
\inst1|sdram|active_addr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[48]~5_combout\,
	ena => \inst1|sdram|active_rnw~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|active_addr\(12));

-- Location: LCCOMB_X59_Y42_N24
\inst1|sdram|pending~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|pending~2_combout\ = (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[48]~5_combout\ & (\inst1|sdram|active_addr\(12) & (\inst1|sdram|active_addr\(13) $ (!\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[49]~4_combout\)))) # 
-- (!\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[48]~5_combout\ & (!\inst1|sdram|active_addr\(12) & (\inst1|sdram|active_addr\(13) $ (!\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[49]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[48]~5_combout\,
	datab => \inst1|sdram|active_addr\(13),
	datac => \inst1|sdram|active_addr\(12),
	datad => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[49]~4_combout\,
	combout => \inst1|sdram|pending~2_combout\);

-- Location: LCCOMB_X61_Y42_N2
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data[49]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) = (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & ((\inst1|cpu|W_alu_result\(13)) # ((\inst1|cpu|F_pc\(11) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0))))) # 
-- (!\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & (\inst1|cpu|F_pc\(11) & (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datab => \inst1|cpu|F_pc\(11),
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datad => \inst1|cpu|W_alu_result\(13),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49));

-- Location: LCCOMB_X61_Y42_N8
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[47]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[47]~feeder_combout\ = \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49),
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[47]~feeder_combout\);

-- Location: FF_X61_Y42_N9
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[47]~feeder_combout\,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(47));

-- Location: FF_X61_Y42_N3
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(49),
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(47));

-- Location: LCCOMB_X59_Y42_N16
\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[47]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[47]~2_combout\ = (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & (\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(47))) # 
-- (!\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & ((\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(47))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(47),
	datac => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(47),
	datad => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\,
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[47]~2_combout\);

-- Location: FF_X59_Y42_N17
\inst1|sdram|active_addr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[47]~2_combout\,
	ena => \inst1|sdram|active_rnw~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|active_addr\(11));

-- Location: LCCOMB_X61_Y42_N14
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data[62]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(62) = (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & ((\inst1|cpu|W_alu_result\(26)) # ((\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & \inst1|cpu|F_pc\(24))))) # 
-- (!\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & (((\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & \inst1|cpu|F_pc\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datab => \inst1|cpu|W_alu_result\(26),
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datad => \inst1|cpu|F_pc\(24),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(62));

-- Location: FF_X61_Y42_N15
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(62),
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(60));

-- Location: FF_X61_Y42_N13
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(62),
	sload => VCC,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(60));

-- Location: LCCOMB_X59_Y42_N14
\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[60]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[60]~3_combout\ = (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & ((\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(60)))) # 
-- (!\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & (\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(60)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(60),
	datac => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(60),
	datad => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\,
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[60]~3_combout\);

-- Location: FF_X59_Y42_N15
\inst1|sdram|active_addr[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[60]~3_combout\,
	ena => \inst1|sdram|active_rnw~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|active_addr\(24));

-- Location: LCCOMB_X59_Y42_N18
\inst1|sdram|pending~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|pending~1_combout\ = (\inst1|sdram|active_addr\(11) & (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[47]~2_combout\ & (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[60]~3_combout\ $ (!\inst1|sdram|active_addr\(24))))) # 
-- (!\inst1|sdram|active_addr\(11) & (!\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[47]~2_combout\ & (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[60]~3_combout\ $ (!\inst1|sdram|active_addr\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|active_addr\(11),
	datab => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[47]~2_combout\,
	datac => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[60]~3_combout\,
	datad => \inst1|sdram|active_addr\(24),
	combout => \inst1|sdram|pending~1_combout\);

-- Location: LCCOMB_X60_Y43_N10
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data[48]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) = (\inst1|cpu|F_pc\(10) & ((\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0)) # ((\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \inst1|cpu|W_alu_result\(12))))) # 
-- (!\inst1|cpu|F_pc\(10) & (((\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \inst1|cpu|W_alu_result\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|F_pc\(10),
	datab => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst1|cpu|W_alu_result\(12),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48));

-- Location: LCCOMB_X60_Y43_N24
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[46]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[46]~feeder_combout\ = \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48),
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[46]~feeder_combout\);

-- Location: FF_X60_Y43_N25
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[46]~feeder_combout\,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(46));

-- Location: FF_X60_Y43_N11
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(48),
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(46));

-- Location: LCCOMB_X59_Y42_N2
\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[46]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[46]~0_combout\ = (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & (\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(46))) # 
-- (!\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & ((\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(46))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(46),
	datab => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\,
	datad => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(46),
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[46]~0_combout\);

-- Location: FF_X59_Y42_N3
\inst1|sdram|active_addr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[46]~0_combout\,
	ena => \inst1|sdram|active_rnw~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|active_addr\(10));

-- Location: LCCOMB_X60_Y43_N30
\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent|m0_write\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent|m0_write~combout\ = (\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7)) # 
-- (((!\inst1|mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\) # (!\inst1|mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout\)) # (!\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7),
	datab => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout\,
	datad => \inst1|mm_interconnect_0|cpu_data_master_translator|uav_write~0_combout\,
	combout => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent|m0_write~combout\);

-- Location: FF_X60_Y43_N31
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent|m0_write~combout\,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(61));

-- Location: FF_X60_Y43_N21
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent|m0_write~combout\,
	sload => VCC,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(61));

-- Location: LCCOMB_X59_Y42_N8
\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[61]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[61]~1_combout\ = (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & ((\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(61)))) # 
-- (!\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & (\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(61)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\,
	datac => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(61),
	datad => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(61),
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[61]~1_combout\);

-- Location: FF_X59_Y42_N9
\inst1|sdram|active_rnw\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[61]~1_combout\,
	ena => \inst1|sdram|active_rnw~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|active_rnw~q\);

-- Location: LCCOMB_X59_Y42_N28
\inst1|sdram|pending~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|pending~0_combout\ = (\inst1|sdram|active_addr\(10) & (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[46]~0_combout\ & (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[61]~1_combout\ $ (!\inst1|sdram|active_rnw~q\)))) # 
-- (!\inst1|sdram|active_addr\(10) & (!\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[46]~0_combout\ & (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[61]~1_combout\ $ (!\inst1|sdram|active_rnw~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|active_addr\(10),
	datab => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[46]~0_combout\,
	datac => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[61]~1_combout\,
	datad => \inst1|sdram|active_rnw~q\,
	combout => \inst1|sdram|pending~0_combout\);

-- Location: LCCOMB_X59_Y42_N0
\inst1|sdram|pending~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|pending~4_combout\ = (\inst1|sdram|pending~3_combout\ & (\inst1|sdram|pending~2_combout\ & (\inst1|sdram|pending~1_combout\ & \inst1|sdram|pending~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|pending~3_combout\,
	datab => \inst1|sdram|pending~2_combout\,
	datac => \inst1|sdram|pending~1_combout\,
	datad => \inst1|sdram|pending~0_combout\,
	combout => \inst1|sdram|pending~4_combout\);

-- Location: LCCOMB_X55_Y43_N10
\inst1|sdram|Selector27~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector27~1_combout\ = (!\inst1|sdram|refresh_request~q\ & (\inst1|sdram|m_state.100000000~q\ & (\inst1|sdram|pending~10_combout\ & \inst1|sdram|the_SoC_sdram_input_efifo_module|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|refresh_request~q\,
	datab => \inst1|sdram|m_state.100000000~q\,
	datac => \inst1|sdram|pending~10_combout\,
	datad => \inst1|sdram|the_SoC_sdram_input_efifo_module|Equal1~0_combout\,
	combout => \inst1|sdram|Selector27~1_combout\);

-- Location: LCCOMB_X55_Y43_N24
\inst1|sdram|Selector27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector27~0_combout\ = (\inst1|sdram|Selector31~0_combout\ & (((!\inst1|sdram|refresh_request~q\ & !\inst1|sdram|the_SoC_sdram_input_efifo_module|Equal1~0_combout\)) # (!\inst1|sdram|m_state.100000000~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|refresh_request~q\,
	datab => \inst1|sdram|m_state.100000000~q\,
	datac => \inst1|sdram|Selector31~0_combout\,
	datad => \inst1|sdram|the_SoC_sdram_input_efifo_module|Equal1~0_combout\,
	combout => \inst1|sdram|Selector27~0_combout\);

-- Location: LCCOMB_X56_Y43_N14
\inst1|sdram|Selector41~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector41~8_combout\ = (\inst1|sdram|init_done~q\ & (!\inst1|sdram|m_state.000000001~q\ & \inst1|sdram|Selector41~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|sdram|init_done~q\,
	datac => \inst1|sdram|m_state.000000001~q\,
	datad => \inst1|sdram|Selector41~5_combout\,
	combout => \inst1|sdram|Selector41~8_combout\);

-- Location: FF_X56_Y43_N15
\inst1|sdram|m_state.000000010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector41~8_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_state.000000010~q\);

-- Location: LCCOMB_X54_Y43_N4
\inst1|sdram|Selector34~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector34~0_combout\ = (\inst1|sdram|m_state.000000010~q\ & (!\inst1|sdram|m_state.010000000~q\ & (!\inst1|sdram|Selector33~0_combout\ & \inst1|sdram|active_rnw~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|m_state.000000010~q\,
	datab => \inst1|sdram|m_state.010000000~q\,
	datac => \inst1|sdram|Selector33~0_combout\,
	datad => \inst1|sdram|active_rnw~q\,
	combout => \inst1|sdram|Selector34~0_combout\);

-- Location: LCCOMB_X54_Y43_N8
\inst1|sdram|Selector34~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector34~3_combout\ = (\inst1|sdram|m_state.000000010~q\) # ((!\inst1|sdram|m_state.000000001~q\ & ((\inst1|sdram|refresh_request~q\) # (!\inst1|sdram|init_done~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|m_state.000000001~q\,
	datab => \inst1|sdram|init_done~q\,
	datac => \inst1|sdram|m_state.000000010~q\,
	datad => \inst1|sdram|refresh_request~q\,
	combout => \inst1|sdram|Selector34~3_combout\);

-- Location: LCCOMB_X55_Y43_N20
\inst1|sdram|Selector34~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector34~1_combout\ = (\inst1|sdram|refresh_request~q\ & (!\inst1|sdram|active_cs_n~q\ & ((\inst1|sdram|m_state.000010000~q\) # (\inst1|sdram|m_state.000001000~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|refresh_request~q\,
	datab => \inst1|sdram|m_state.000010000~q\,
	datac => \inst1|sdram|active_cs_n~q\,
	datad => \inst1|sdram|m_state.000001000~q\,
	combout => \inst1|sdram|Selector34~1_combout\);

-- Location: LCCOMB_X55_Y43_N14
\inst1|sdram|Selector34~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector34~2_combout\ = (\inst1|sdram|pending~9_combout\ & (\inst1|sdram|the_SoC_sdram_input_efifo_module|Equal1~0_combout\ & (\inst1|sdram|pending~4_combout\ & \inst1|sdram|Selector34~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|pending~9_combout\,
	datab => \inst1|sdram|the_SoC_sdram_input_efifo_module|Equal1~0_combout\,
	datac => \inst1|sdram|pending~4_combout\,
	datad => \inst1|sdram|Selector34~1_combout\,
	combout => \inst1|sdram|Selector34~2_combout\);

-- Location: LCCOMB_X54_Y43_N10
\inst1|sdram|Selector34~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector34~4_combout\ = (\inst1|sdram|Selector34~3_combout\) # ((\inst1|sdram|Selector34~2_combout\) # ((\inst1|sdram|Selector33~0_combout\) # (\inst1|sdram|m_state.010000000~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|Selector34~3_combout\,
	datab => \inst1|sdram|Selector34~2_combout\,
	datac => \inst1|sdram|Selector33~0_combout\,
	datad => \inst1|sdram|m_state.010000000~q\,
	combout => \inst1|sdram|Selector34~4_combout\);

-- Location: FF_X54_Y43_N5
\inst1|sdram|m_next.000001000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector34~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|sdram|Selector34~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_next.000001000~q\);

-- Location: LCCOMB_X55_Y43_N18
\inst1|sdram|Selector27~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector27~2_combout\ = (\inst1|sdram|Selector27~1_combout\ & ((\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[61]~1_combout\) # ((\inst1|sdram|Selector27~0_combout\ & \inst1|sdram|m_next.000001000~q\)))) # 
-- (!\inst1|sdram|Selector27~1_combout\ & (\inst1|sdram|Selector27~0_combout\ & (\inst1|sdram|m_next.000001000~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|Selector27~1_combout\,
	datab => \inst1|sdram|Selector27~0_combout\,
	datac => \inst1|sdram|m_next.000001000~q\,
	datad => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[61]~1_combout\,
	combout => \inst1|sdram|Selector27~2_combout\);

-- Location: LCCOMB_X54_Y43_N14
\inst1|sdram|Selector27~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector27~3_combout\ = (!\inst1|sdram|WideOr9~0_combout\ & ((\inst1|sdram|refresh_request~q\) # ((\inst1|sdram|pending~combout\ & \inst1|sdram|m_state.000000001~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|pending~combout\,
	datab => \inst1|sdram|refresh_request~q\,
	datac => \inst1|sdram|m_state.000000001~q\,
	datad => \inst1|sdram|WideOr9~0_combout\,
	combout => \inst1|sdram|Selector27~3_combout\);

-- Location: LCCOMB_X56_Y43_N10
\inst1|sdram|Selector27~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector27~4_combout\ = (!\inst1|sdram|m_state.000000001~q\ & ((\inst1|sdram|refresh_request~q\) # ((\inst1|sdram|the_SoC_sdram_input_efifo_module|Equal1~0_combout\) # (!\inst1|sdram|init_done~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|refresh_request~q\,
	datab => \inst1|sdram|m_state.000000001~q\,
	datac => \inst1|sdram|the_SoC_sdram_input_efifo_module|Equal1~0_combout\,
	datad => \inst1|sdram|init_done~q\,
	combout => \inst1|sdram|Selector27~4_combout\);

-- Location: LCCOMB_X55_Y43_N28
\inst1|sdram|Selector27~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector27~5_combout\ = (\inst1|sdram|Selector31~0_combout\) # ((\inst1|sdram|m_state.100000000~q\ & ((\inst1|sdram|refresh_request~q\) # (\inst1|sdram|the_SoC_sdram_input_efifo_module|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|refresh_request~q\,
	datab => \inst1|sdram|m_state.100000000~q\,
	datac => \inst1|sdram|Selector31~0_combout\,
	datad => \inst1|sdram|the_SoC_sdram_input_efifo_module|Equal1~0_combout\,
	combout => \inst1|sdram|Selector27~5_combout\);

-- Location: LCCOMB_X55_Y43_N22
\inst1|sdram|Selector27~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector27~6_combout\ = (\inst1|sdram|Selector27~3_combout\) # (((\inst1|sdram|Selector27~4_combout\) # (\inst1|sdram|Selector27~5_combout\)) # (!\inst1|sdram|WideOr8~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|Selector27~3_combout\,
	datab => \inst1|sdram|WideOr8~0_combout\,
	datac => \inst1|sdram|Selector27~4_combout\,
	datad => \inst1|sdram|Selector27~5_combout\,
	combout => \inst1|sdram|Selector27~6_combout\);

-- Location: FF_X55_Y43_N19
\inst1|sdram|m_state.000001000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector27~2_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|sdram|Selector27~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_state.000001000~q\);

-- Location: LCCOMB_X57_Y43_N22
\inst1|sdram|WideOr9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|WideOr9~0_combout\ = (!\inst1|sdram|m_state.000010000~q\ & !\inst1|sdram|m_state.000001000~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|sdram|m_state.000010000~q\,
	datad => \inst1|sdram|m_state.000001000~q\,
	combout => \inst1|sdram|WideOr9~0_combout\);

-- Location: LCCOMB_X53_Y43_N22
\inst1|sdram|Selector26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector26~0_combout\ = (!\inst1|sdram|pending~combout\ & (!\inst1|sdram|WideOr9~0_combout\ & ((\inst1|sdram|m_state.000000100~q\) # (\inst1|sdram|refresh_request~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|pending~combout\,
	datab => \inst1|sdram|m_state.000000100~q\,
	datac => \inst1|sdram|refresh_request~q\,
	datad => \inst1|sdram|WideOr9~0_combout\,
	combout => \inst1|sdram|Selector26~0_combout\);

-- Location: LCCOMB_X53_Y43_N28
\inst1|sdram|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|LessThan1~0_combout\ = (\inst1|sdram|m_count\(2)) # (\inst1|sdram|m_count\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|m_count\(2),
	datac => \inst1|sdram|m_count\(1),
	combout => \inst1|sdram|LessThan1~0_combout\);

-- Location: LCCOMB_X53_Y43_N0
\inst1|sdram|Selector26~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector26~1_combout\ = ((\inst1|sdram|refresh_request~q\ & \inst1|sdram|m_state.100000000~q\)) # (!\inst1|sdram|WideOr8~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|WideOr8~0_combout\,
	datac => \inst1|sdram|refresh_request~q\,
	datad => \inst1|sdram|m_state.100000000~q\,
	combout => \inst1|sdram|Selector26~1_combout\);

-- Location: LCCOMB_X53_Y43_N2
\inst1|sdram|Selector26~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector26~2_combout\ = (\inst1|sdram|Selector26~0_combout\) # ((\inst1|sdram|Selector26~1_combout\) # ((\inst1|sdram|LessThan1~0_combout\ & \inst1|sdram|m_state.000000100~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|Selector26~0_combout\,
	datab => \inst1|sdram|LessThan1~0_combout\,
	datac => \inst1|sdram|m_state.000000100~q\,
	datad => \inst1|sdram|Selector26~1_combout\,
	combout => \inst1|sdram|Selector26~2_combout\);

-- Location: FF_X53_Y43_N3
\inst1|sdram|m_state.000000100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector26~2_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_state.000000100~q\);

-- Location: LCCOMB_X52_Y43_N10
\inst1|sdram|Selector36~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector36~0_combout\ = (\inst1|sdram|init_done~q\ & (!\inst1|sdram|m_state.000000001~q\ & ((\inst1|sdram|m_next.010000000~q\) # (\inst1|sdram|refresh_request~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|m_next.010000000~q\,
	datab => \inst1|sdram|init_done~q\,
	datac => \inst1|sdram|refresh_request~q\,
	datad => \inst1|sdram|m_state.000000001~q\,
	combout => \inst1|sdram|Selector36~0_combout\);

-- Location: LCCOMB_X55_Y43_N16
\inst1|sdram|Selector39~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector39~0_combout\ = (!\inst1|sdram|WideOr9~0_combout\ & (((!\inst1|sdram|pending~10_combout\) # (!\inst1|sdram|the_SoC_sdram_input_efifo_module|Equal1~0_combout\)) # (!\inst1|sdram|refresh_request~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|refresh_request~q\,
	datab => \inst1|sdram|the_SoC_sdram_input_efifo_module|Equal1~0_combout\,
	datac => \inst1|sdram|pending~10_combout\,
	datad => \inst1|sdram|WideOr9~0_combout\,
	combout => \inst1|sdram|Selector39~0_combout\);

-- Location: LCCOMB_X56_Y43_N6
\inst1|sdram|m_next~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|m_next~17_combout\ = (\inst1|sdram|refresh_request~q\) # ((!\inst1|sdram|pending~10_combout\ & ((\inst1|sdram|the_SoC_sdram_input_efifo_module|entries\(0)) # (\inst1|sdram|the_SoC_sdram_input_efifo_module|entries\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|pending~10_combout\,
	datab => \inst1|sdram|the_SoC_sdram_input_efifo_module|entries\(0),
	datac => \inst1|sdram|refresh_request~q\,
	datad => \inst1|sdram|the_SoC_sdram_input_efifo_module|entries\(1),
	combout => \inst1|sdram|m_next~17_combout\);

-- Location: LCCOMB_X52_Y43_N20
\inst1|sdram|Selector36~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector36~1_combout\ = (!\inst1|sdram|m_state.001000000~q\ & (!\inst1|sdram|Selector39~0_combout\ & ((\inst1|sdram|m_next~17_combout\) # (!\inst1|sdram|m_state.100000000~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|m_state.100000000~q\,
	datab => \inst1|sdram|m_state.001000000~q\,
	datac => \inst1|sdram|Selector39~0_combout\,
	datad => \inst1|sdram|m_next~17_combout\,
	combout => \inst1|sdram|Selector36~1_combout\);

-- Location: LCCOMB_X53_Y43_N20
\inst1|sdram|Selector29~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector29~1_combout\ = (\inst1|sdram|Selector29~0_combout\ & ((\inst1|sdram|Selector41~5_combout\) # ((\inst1|sdram|LessThan1~0_combout\ & \inst1|sdram|m_state.000100000~q\)))) # (!\inst1|sdram|Selector29~0_combout\ & 
-- (\inst1|sdram|LessThan1~0_combout\ & (\inst1|sdram|m_state.000100000~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|Selector29~0_combout\,
	datab => \inst1|sdram|LessThan1~0_combout\,
	datac => \inst1|sdram|m_state.000100000~q\,
	datad => \inst1|sdram|Selector41~5_combout\,
	combout => \inst1|sdram|Selector29~1_combout\);

-- Location: FF_X53_Y43_N21
\inst1|sdram|m_state.000100000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector29~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_state.000100000~q\);

-- Location: LCCOMB_X53_Y43_N6
\inst1|sdram|Selector38~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector38~2_combout\ = (!\inst1|sdram|m_state.000100000~q\ & !\inst1|sdram|m_state.000000100~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|sdram|m_state.000100000~q\,
	datad => \inst1|sdram|m_state.000000100~q\,
	combout => \inst1|sdram|Selector38~2_combout\);

-- Location: LCCOMB_X52_Y43_N22
\inst1|sdram|Selector36~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector36~2_combout\ = (\inst1|sdram|Selector36~0_combout\) # ((\inst1|sdram|m_next.010000000~q\ & ((!\inst1|sdram|Selector38~2_combout\) # (!\inst1|sdram|Selector36~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|Selector36~0_combout\,
	datab => \inst1|sdram|Selector36~1_combout\,
	datac => \inst1|sdram|m_next.010000000~q\,
	datad => \inst1|sdram|Selector38~2_combout\,
	combout => \inst1|sdram|Selector36~2_combout\);

-- Location: FF_X52_Y43_N23
\inst1|sdram|m_next.010000000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector36~2_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_next.010000000~q\);

-- Location: LCCOMB_X52_Y43_N16
\inst1|sdram|Selector31~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector31~1_combout\ = (\inst1|sdram|m_state.000000100~q\ & (!\inst1|sdram|m_count\(2) & (\inst1|sdram|m_next.010000000~q\ & !\inst1|sdram|m_count\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|m_state.000000100~q\,
	datab => \inst1|sdram|m_count\(2),
	datac => \inst1|sdram|m_next.010000000~q\,
	datad => \inst1|sdram|m_count\(1),
	combout => \inst1|sdram|Selector31~1_combout\);

-- Location: FF_X52_Y43_N17
\inst1|sdram|m_state.010000000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector31~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_state.010000000~q\);

-- Location: LCCOMB_X54_Y43_N16
\inst1|sdram|Selector35~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector35~0_combout\ = (\inst1|sdram|m_state.000000010~q\ & (!\inst1|sdram|m_state.010000000~q\ & (!\inst1|sdram|Selector33~0_combout\ & !\inst1|sdram|active_rnw~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|m_state.000000010~q\,
	datab => \inst1|sdram|m_state.010000000~q\,
	datac => \inst1|sdram|Selector33~0_combout\,
	datad => \inst1|sdram|active_rnw~q\,
	combout => \inst1|sdram|Selector35~0_combout\);

-- Location: FF_X54_Y43_N17
\inst1|sdram|m_next.000010000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector35~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|sdram|Selector34~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_next.000010000~q\);

-- Location: LCCOMB_X55_Y43_N4
\inst1|sdram|Selector28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector28~0_combout\ = (\inst1|sdram|Selector27~1_combout\ & (((\inst1|sdram|Selector27~0_combout\ & \inst1|sdram|m_next.000010000~q\)) # (!\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[61]~1_combout\))) # 
-- (!\inst1|sdram|Selector27~1_combout\ & (\inst1|sdram|Selector27~0_combout\ & (\inst1|sdram|m_next.000010000~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|Selector27~1_combout\,
	datab => \inst1|sdram|Selector27~0_combout\,
	datac => \inst1|sdram|m_next.000010000~q\,
	datad => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[61]~1_combout\,
	combout => \inst1|sdram|Selector28~0_combout\);

-- Location: FF_X55_Y43_N5
\inst1|sdram|m_state.000010000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector28~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|sdram|Selector27~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_state.000010000~q\);

-- Location: LCCOMB_X55_Y43_N0
\inst1|sdram|active_rnw~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|active_rnw~2_combout\ = (\inst1|sdram|refresh_request~q\) # ((\inst1|sdram|active_cs_n~q\) # ((!\inst1|sdram|m_state.000010000~q\ & !\inst1|sdram|m_state.000001000~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|refresh_request~q\,
	datab => \inst1|sdram|m_state.000010000~q\,
	datac => \inst1|sdram|active_cs_n~q\,
	datad => \inst1|sdram|m_state.000001000~q\,
	combout => \inst1|sdram|active_rnw~2_combout\);

-- Location: LCCOMB_X55_Y43_N2
\inst1|sdram|active_rnw~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|active_rnw~3_combout\ = (((\inst1|sdram|active_rnw~2_combout\) # (!\inst1|sdram|pending~4_combout\)) # (!\inst1|sdram|the_SoC_sdram_input_efifo_module|Equal1~0_combout\)) # (!\inst1|sdram|pending~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|pending~9_combout\,
	datab => \inst1|sdram|the_SoC_sdram_input_efifo_module|Equal1~0_combout\,
	datac => \inst1|sdram|pending~4_combout\,
	datad => \inst1|sdram|active_rnw~2_combout\,
	combout => \inst1|sdram|active_rnw~3_combout\);

-- Location: LCCOMB_X56_Y43_N24
\inst1|sdram|Selector41~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector41~6_combout\ = (\inst1|sdram|m_state.100000000~q\ & (!\inst1|sdram|refresh_request~q\ & ((\inst1|sdram|the_SoC_sdram_input_efifo_module|entries\(0)) # (\inst1|sdram|the_SoC_sdram_input_efifo_module|entries\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|m_state.100000000~q\,
	datab => \inst1|sdram|the_SoC_sdram_input_efifo_module|entries\(0),
	datac => \inst1|sdram|refresh_request~q\,
	datad => \inst1|sdram|the_SoC_sdram_input_efifo_module|entries\(1),
	combout => \inst1|sdram|Selector41~6_combout\);

-- Location: LCCOMB_X56_Y43_N28
\inst1|sdram|Selector41~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector41~7_combout\ = ((\inst1|sdram|Selector41~8_combout\) # ((\inst1|sdram|pending~10_combout\ & \inst1|sdram|Selector41~6_combout\))) # (!\inst1|sdram|active_rnw~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|active_rnw~3_combout\,
	datab => \inst1|sdram|pending~10_combout\,
	datac => \inst1|sdram|Selector41~8_combout\,
	datad => \inst1|sdram|Selector41~6_combout\,
	combout => \inst1|sdram|Selector41~7_combout\);

-- Location: FF_X56_Y43_N29
\inst1|sdram|f_pop\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector41~7_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|f_pop~q\);

-- Location: LCCOMB_X60_Y42_N10
\inst1|sdram|f_select\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|f_select~combout\ = (\inst1|sdram|f_pop~q\ & !\inst1|sdram|pending~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|sdram|f_pop~q\,
	datac => \inst1|sdram|pending~combout\,
	combout => \inst1|sdram|f_select~combout\);

-- Location: LCCOMB_X60_Y42_N0
\inst1|sdram|the_SoC_sdram_input_efifo_module|entries[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|entries[1]~2_combout\ = \inst1|sdram|the_SoC_sdram_input_efifo_module|entries\(1) $ (((\inst1|sdram|the_SoC_sdram_input_efifo_module|entries\(0) & 
-- (\inst1|sdram|the_SoC_sdram_input_efifo_module|always2~1_combout\ & !\inst1|sdram|f_select~combout\)) # (!\inst1|sdram|the_SoC_sdram_input_efifo_module|entries\(0) & (!\inst1|sdram|the_SoC_sdram_input_efifo_module|always2~1_combout\ & 
-- \inst1|sdram|f_select~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|the_SoC_sdram_input_efifo_module|entries\(0),
	datab => \inst1|sdram|the_SoC_sdram_input_efifo_module|always2~1_combout\,
	datac => \inst1|sdram|the_SoC_sdram_input_efifo_module|entries\(1),
	datad => \inst1|sdram|f_select~combout\,
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|entries[1]~2_combout\);

-- Location: FF_X60_Y42_N1
\inst1|sdram|the_SoC_sdram_input_efifo_module|entries[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|entries[1]~2_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entries\(1));

-- Location: LCCOMB_X56_Y43_N26
\inst1|sdram|the_SoC_sdram_input_efifo_module|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|Equal1~0_combout\ = (\inst1|sdram|the_SoC_sdram_input_efifo_module|entries\(0)) # (\inst1|sdram|the_SoC_sdram_input_efifo_module|entries\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|sdram|the_SoC_sdram_input_efifo_module|entries\(0),
	datad => \inst1|sdram|the_SoC_sdram_input_efifo_module|entries\(1),
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|Equal1~0_combout\);

-- Location: LCCOMB_X55_Y43_N8
\inst1|sdram|pending\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|pending~combout\ = (((\inst1|sdram|active_cs_n~q\) # (!\inst1|sdram|pending~4_combout\)) # (!\inst1|sdram|the_SoC_sdram_input_efifo_module|Equal1~0_combout\)) # (!\inst1|sdram|pending~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|pending~9_combout\,
	datab => \inst1|sdram|the_SoC_sdram_input_efifo_module|Equal1~0_combout\,
	datac => \inst1|sdram|pending~4_combout\,
	datad => \inst1|sdram|active_cs_n~q\,
	combout => \inst1|sdram|pending~combout\);

-- Location: LCCOMB_X60_Y42_N26
\inst1|sdram|the_SoC_sdram_input_efifo_module|entries[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|entries[0]~3_combout\ = \inst1|sdram|the_SoC_sdram_input_efifo_module|entries\(0) $ (\inst1|sdram|the_SoC_sdram_input_efifo_module|always2~1_combout\ $ (((!\inst1|sdram|pending~combout\ & 
-- \inst1|sdram|f_pop~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|pending~combout\,
	datab => \inst1|sdram|f_pop~q\,
	datac => \inst1|sdram|the_SoC_sdram_input_efifo_module|entries\(0),
	datad => \inst1|sdram|the_SoC_sdram_input_efifo_module|always2~1_combout\,
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|entries[0]~3_combout\);

-- Location: FF_X60_Y42_N27
\inst1|sdram|the_SoC_sdram_input_efifo_module|entries[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|entries[0]~3_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entries\(0));

-- Location: LCCOMB_X60_Y42_N16
\inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~0_combout\ = (!\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7) & ((\inst1|sdram|the_SoC_sdram_input_efifo_module|entries\(0)) # 
-- (!\inst1|sdram|the_SoC_sdram_input_efifo_module|entries\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|the_SoC_sdram_input_efifo_module|entries\(0),
	datac => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7),
	datad => \inst1|sdram|the_SoC_sdram_input_efifo_module|entries\(1),
	combout => \inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~0_combout\);

-- Location: LCCOMB_X60_Y43_N22
\inst1|mm_interconnect_0|cmd_xbar_mux_001|update_grant~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|update_grant~0_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0)) # (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|update_grant~0_combout\);

-- Location: LCCOMB_X54_Y43_N22
\inst1|mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~0_combout\ = !\inst1|mm_interconnect_0|cmd_xbar_mux_001|update_grant~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux_001|update_grant~1_combout\,
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~0_combout\);

-- Location: FF_X54_Y43_N23
\inst1|mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~q\);

-- Location: LCCOMB_X60_Y43_N16
\inst1|mm_interconnect_0|cmd_xbar_mux_001|update_grant~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|update_grant~1_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout\ & (\inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~0_combout\ & 
-- (\inst1|mm_interconnect_0|cmd_xbar_mux_001|update_grant~0_combout\))) # (!\inst1|mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout\ & (((!\inst1|mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout\,
	datab => \inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~0_combout\,
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux_001|update_grant~0_combout\,
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~q\,
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|update_grant~1_combout\);

-- Location: FF_X63_Y43_N1
\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux_001|arb|grant[1]~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|mm_interconnect_0|cmd_xbar_mux_001|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1));

-- Location: LCCOMB_X63_Y43_N6
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_valid~0_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_demux|src0_valid~4_combout\ & (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & ((!\inst1|mm_interconnect_0|addr_router|Equal1~5_combout\) # 
-- (!\inst1|mm_interconnect_0|addr_router|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_demux|src0_valid~4_combout\,
	datab => \inst1|mm_interconnect_0|addr_router|Equal1~0_combout\,
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datad => \inst1|mm_interconnect_0|addr_router|Equal1~5_combout\,
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_valid~0_combout\);

-- Location: LCCOMB_X63_Y43_N26
\inst1|mm_interconnect_0|cmd_xbar_mux_001|WideOr1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_valid~0_combout\) # ((\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & (\inst1|clock_crossing_bridge|s0_cmd_valid~combout\ & 
-- \inst1|mm_interconnect_0|addr_router_001|src_channel[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datab => \inst1|clock_crossing_bridge|s0_cmd_valid~combout\,
	datac => \inst1|mm_interconnect_0|addr_router_001|src_channel[1]~1_combout\,
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_valid~0_combout\,
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout\);

-- Location: LCCOMB_X59_Y41_N0
\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout\ & (!\inst1|sdram|the_SoC_sdram_input_efifo_module|always2~0_combout\ & 
-- \inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout\,
	datac => \inst1|sdram|the_SoC_sdram_input_efifo_module|always2~0_combout\,
	datad => \inst1|mm_interconnect_0|cmd_xbar_demux_001|sink_ready~0_combout\,
	combout => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\);

-- Location: LCCOMB_X59_Y41_N2
\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~4_combout\ = (\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ & 
-- ((\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0)))) # (!\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ & 
-- (\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\,
	datac => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2),
	datad => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~4_combout\);

-- Location: FF_X59_Y41_N3
\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~4_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: FF_X58_Y41_N3
\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][86]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~12_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][86]~q\);

-- Location: LCCOMB_X58_Y41_N2
\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~12_combout\ = (\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7) & 
-- (\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][86]~q\)) # (!\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7) & 
-- ((\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7),
	datac => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][86]~q\,
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	combout => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~12_combout\);

-- Location: LCCOMB_X58_Y41_N6
\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][86]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][86]~feeder_combout\ = \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~12_combout\,
	combout => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][86]~feeder_combout\);

-- Location: FF_X58_Y41_N7
\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][86]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][86]~feeder_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][86]~q\);

-- Location: LCCOMB_X57_Y41_N28
\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~10_combout\ = (\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6) & 
-- ((\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][86]~q\))) # (!\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6) & 
-- (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datac => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][86]~q\,
	datad => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6),
	combout => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~10_combout\);

-- Location: FF_X57_Y41_N29
\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][86]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~10_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][86]~q\);

-- Location: LCCOMB_X57_Y41_N24
\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~8_combout\ = (\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5) & 
-- ((\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][86]~q\))) # (!\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5) & 
-- (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datab => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][86]~q\,
	datad => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5),
	combout => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~8_combout\);

-- Location: FF_X57_Y41_N25
\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][86]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~8_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][86]~q\);

-- Location: LCCOMB_X56_Y41_N12
\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~6_combout\ = (\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4) & 
-- (\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][86]~q\)) # (!\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4) & 
-- ((\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][86]~q\,
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datad => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4),
	combout => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~6_combout\);

-- Location: FF_X56_Y41_N13
\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][86]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~6_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][86]~q\);

-- Location: LCCOMB_X56_Y41_N0
\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4_combout\ = (\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3) & 
-- (\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][86]~q\)) # (!\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3) & 
-- ((\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][86]~q\,
	datab => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3),
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	combout => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4_combout\);

-- Location: FF_X56_Y41_N1
\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][86]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][86]~q\);

-- Location: LCCOMB_X60_Y41_N12
\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ = (\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2) & 
-- (\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][86]~q\)) # (!\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2) & 
-- ((\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][86]~q\,
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datad => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2),
	combout => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\);

-- Location: FF_X60_Y41_N13
\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]~q\);

-- Location: LCCOMB_X60_Y41_N16
\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]~q\))) # (!\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datad => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]~q\,
	combout => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: FF_X60_Y41_N17
\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\);

-- Location: LCCOMB_X60_Y47_N18
\inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ = (\inst1|sdram|za_valid~q\ & \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|za_valid~q\,
	datac => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\,
	combout => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\);

-- Location: LCCOMB_X62_Y48_N10
\inst1|cpu|F_iw[14]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[14]~30_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & ((\inst1|sdram|za_data\(14)) # ((\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(14) & 
-- \inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\)))) # (!\inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(14) & 
-- ((\inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(14),
	datac => \inst1|sdram|za_data\(14),
	datad => \inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	combout => \inst1|cpu|F_iw[14]~30_combout\);

-- Location: LCCOMB_X63_Y48_N8
\inst1|cpu|F_iw[14]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[14]~56_combout\ = (\inst1|cpu|F_iw[14]~30_combout\ & (((\inst1|cpu|hbreak_enabled~q\)) # (!\inst1|cpu|hbreak_req~0_combout\))) # (!\inst1|cpu|F_iw[14]~30_combout\ & (!\inst1|cpu|D_iw[9]~0_combout\ & ((\inst1|cpu|hbreak_enabled~q\) # 
-- (!\inst1|cpu|hbreak_req~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|F_iw[14]~30_combout\,
	datab => \inst1|cpu|hbreak_req~0_combout\,
	datac => \inst1|cpu|hbreak_enabled~q\,
	datad => \inst1|cpu|D_iw[9]~0_combout\,
	combout => \inst1|cpu|F_iw[14]~56_combout\);

-- Location: FF_X63_Y48_N9
\inst1|cpu|D_iw[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|F_iw[14]~56_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|D_iw\(14));

-- Location: LCCOMB_X66_Y44_N16
\inst1|cpu|E_src1[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_src1[10]~18_combout\ = (\inst1|cpu|R_src1~10_combout\ & ((\inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(10)))) # (!\inst1|cpu|R_src1~10_combout\ & (\inst1|cpu|D_iw\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(14),
	datab => \inst1|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(10),
	datad => \inst1|cpu|R_src1~10_combout\,
	combout => \inst1|cpu|E_src1[10]~18_combout\);

-- Location: FF_X66_Y44_N17
\inst1|cpu|E_src1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_src1[10]~18_combout\,
	asdata => \inst1|cpu|F_pc_plus_one[8]~16_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|R_src1~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_src1\(10));

-- Location: LCCOMB_X70_Y43_N30
\inst1|cpu|W_alu_result[10]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[10]~48_combout\ = (\inst1|cpu|R_ctrl_logic~q\ & (\inst1|cpu|E_logic_result[10]~24_combout\)) # (!\inst1|cpu|R_ctrl_logic~q\ & ((!\inst1|cpu|E_alu_sub~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_ctrl_logic~q\,
	datab => \inst1|cpu|E_logic_result[10]~24_combout\,
	datac => \inst1|cpu|E_alu_sub~q\,
	combout => \inst1|cpu|W_alu_result[10]~48_combout\);

-- Location: LCCOMB_X67_Y42_N0
\inst1|cpu|W_alu_result[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[10]~18_combout\ = (\inst1|cpu|R_ctrl_logic~q\ & (((\inst1|cpu|W_alu_result[10]~48_combout\)))) # (!\inst1|cpu|R_ctrl_logic~q\ & ((\inst1|cpu|W_alu_result[10]~48_combout\ & ((\inst1|cpu|Add2~20_combout\))) # 
-- (!\inst1|cpu|W_alu_result[10]~48_combout\ & (\inst1|cpu|Add1~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|Add1~20_combout\,
	datab => \inst1|cpu|Add2~20_combout\,
	datac => \inst1|cpu|R_ctrl_logic~q\,
	datad => \inst1|cpu|W_alu_result[10]~48_combout\,
	combout => \inst1|cpu|W_alu_result[10]~18_combout\);

-- Location: LCCOMB_X66_Y46_N14
\inst1|cpu|W_alu_result[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_alu_result[10]~feeder_combout\ = \inst1|cpu|W_alu_result[10]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|W_alu_result[10]~18_combout\,
	combout => \inst1|cpu|W_alu_result[10]~feeder_combout\);

-- Location: FF_X66_Y46_N15
\inst1|cpu|W_alu_result[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|W_alu_result[10]~feeder_combout\,
	asdata => \inst1|cpu|E_shift_rot_result\(10),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \inst1|cpu|E_alu_result~6_combout\,
	sload => \inst1|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|W_alu_result\(10));

-- Location: LCCOMB_X66_Y48_N12
\inst1|mm_interconnect_0|addr_router_001|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|addr_router_001|Equal1~0_combout\ = (!\inst1|cpu|W_alu_result\(10) & !\inst1|cpu|W_alu_result\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|cpu|W_alu_result\(10),
	datad => \inst1|cpu|W_alu_result\(11),
	combout => \inst1|mm_interconnect_0|addr_router_001|Equal1~0_combout\);

-- Location: LCCOMB_X66_Y48_N24
\inst1|mm_interconnect_0|addr_router_001|src_channel[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|addr_router_001|src_channel[1]~0_combout\ = (\inst1|mm_interconnect_0|addr_router_001|Equal1~1_combout\ & (((\inst1|cpu|W_alu_result\(5) & !\inst1|mm_interconnect_0|addr_router_001|Equal5~0_combout\)) # 
-- (!\inst1|mm_interconnect_0|addr_router_001|Equal3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_alu_result\(5),
	datab => \inst1|mm_interconnect_0|addr_router_001|Equal5~0_combout\,
	datac => \inst1|mm_interconnect_0|addr_router_001|Equal3~1_combout\,
	datad => \inst1|mm_interconnect_0|addr_router_001|Equal1~1_combout\,
	combout => \inst1|mm_interconnect_0|addr_router_001|src_channel[1]~0_combout\);

-- Location: LCCOMB_X66_Y48_N18
\inst1|mm_interconnect_0|addr_router_001|src_channel[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|addr_router_001|src_channel[1]~1_combout\ = ((!\inst1|mm_interconnect_0|addr_router_001|Equal2~5_combout\ & ((\inst1|mm_interconnect_0|addr_router_001|src_channel[1]~0_combout\) # 
-- (!\inst1|mm_interconnect_0|addr_router_001|Equal1~0_combout\)))) # (!\inst1|mm_interconnect_0|addr_router_001|Equal2~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|addr_router_001|Equal1~0_combout\,
	datab => \inst1|mm_interconnect_0|addr_router_001|src_channel[1]~0_combout\,
	datac => \inst1|mm_interconnect_0|addr_router_001|Equal2~4_combout\,
	datad => \inst1|mm_interconnect_0|addr_router_001|Equal2~5_combout\,
	combout => \inst1|mm_interconnect_0|addr_router_001|src_channel[1]~1_combout\);

-- Location: LCCOMB_X63_Y43_N12
\inst1|mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0_combout\ = (\inst1|mm_interconnect_0|addr_router_001|src_channel[1]~1_combout\ & \inst1|clock_crossing_bridge|s0_cmd_valid~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|mm_interconnect_0|addr_router_001|src_channel[1]~1_combout\,
	datad => \inst1|clock_crossing_bridge|s0_cmd_valid~combout\,
	combout => \inst1|mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0_combout\);

-- Location: LCCOMB_X63_Y43_N2
\inst1|mm_interconnect_0|cmd_xbar_demux|src1_valid~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_demux|src1_valid~4_combout\ = (!\inst1|cpu|i_read~q\ & (!\inst1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~q\ & ((!\inst1|mm_interconnect_0|addr_router|Equal1~0_combout\) # 
-- (!\inst1|mm_interconnect_0|addr_router|Equal1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|i_read~q\,
	datab => \inst1|mm_interconnect_0|cpu_instruction_master_translator|read_accepted~q\,
	datac => \inst1|mm_interconnect_0|addr_router|Equal1~5_combout\,
	datad => \inst1|mm_interconnect_0|addr_router|Equal1~0_combout\,
	combout => \inst1|mm_interconnect_0|cmd_xbar_demux|src1_valid~4_combout\);

-- Location: LCCOMB_X63_Y43_N14
\inst1|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~2_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux_001|update_grant~1_combout\ & ((\inst1|mm_interconnect_0|cmd_xbar_demux|src1_valid~4_combout\) # 
-- ((\inst1|clock_crossing_bridge|s0_cmd_valid~combout\ & \inst1|mm_interconnect_0|addr_router_001|src_channel[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|clock_crossing_bridge|s0_cmd_valid~combout\,
	datab => \inst1|mm_interconnect_0|cmd_xbar_mux_001|update_grant~1_combout\,
	datac => \inst1|mm_interconnect_0|addr_router_001|src_channel[1]~1_combout\,
	datad => \inst1|mm_interconnect_0|cmd_xbar_demux|src1_valid~4_combout\,
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~2_combout\);

-- Location: FF_X63_Y43_N19
\inst1|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux_001|arb|grant[0]~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg\(1));

-- Location: LCCOMB_X63_Y43_N0
\inst1|mm_interconnect_0|cmd_xbar_mux_001|arb|grant[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|arb|grant[1]~1_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0_combout\ & ((\inst1|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg\(1)) # 
-- ((!\inst1|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg\(0) & !\inst1|mm_interconnect_0|cmd_xbar_demux|src1_valid~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0_combout\,
	datab => \inst1|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg\(1),
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg\(0),
	datad => \inst1|mm_interconnect_0|cmd_xbar_demux|src1_valid~4_combout\,
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|arb|grant[1]~1_combout\);

-- Location: LCCOMB_X63_Y43_N22
\inst1|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~3_combout\ = !\inst1|mm_interconnect_0|cmd_xbar_mux_001|arb|grant[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|arb|grant[1]~1_combout\,
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~3_combout\);

-- Location: FF_X63_Y43_N23
\inst1|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~3_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg\(0));

-- Location: LCCOMB_X63_Y43_N18
\inst1|mm_interconnect_0|cmd_xbar_mux_001|arb|grant[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|arb|grant[0]~0_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_demux|src1_valid~4_combout\ & (((\inst1|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg\(1) & 
-- !\inst1|mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0_combout\)) # (!\inst1|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg\(0),
	datab => \inst1|mm_interconnect_0|cmd_xbar_demux|src1_valid~4_combout\,
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg\(1),
	datad => \inst1|mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0_combout\,
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|arb|grant[0]~0_combout\);

-- Location: FF_X63_Y43_N9
\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|mm_interconnect_0|cmd_xbar_mux_001|arb|grant[0]~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|mm_interconnect_0|cmd_xbar_mux_001|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0));

-- Location: LCCOMB_X61_Y43_N22
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data[59]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(59) = (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & ((\inst1|cpu|F_pc\(21)) # ((\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \inst1|cpu|W_alu_result\(23))))) # 
-- (!\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & (((\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \inst1|cpu|W_alu_result\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datab => \inst1|cpu|F_pc\(21),
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst1|cpu|W_alu_result\(23),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(59));

-- Location: FF_X61_Y43_N13
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(59),
	sload => VCC,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(57));

-- Location: FF_X61_Y43_N23
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(59),
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(57));

-- Location: LCCOMB_X57_Y43_N10
\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[57]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[57]~12_combout\ = (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & (\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(57))) # 
-- (!\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & ((\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(57))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(57),
	datac => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(57),
	datad => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\,
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[57]~12_combout\);

-- Location: FF_X57_Y43_N11
\inst1|sdram|active_addr[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[57]~12_combout\,
	ena => \inst1|sdram|active_rnw~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|active_addr\(21));

-- Location: LCCOMB_X61_Y43_N26
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data[58]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(58) = (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & ((\inst1|cpu|F_pc\(20)) # ((\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \inst1|cpu|W_alu_result\(22))))) # 
-- (!\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & (((\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \inst1|cpu|W_alu_result\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datab => \inst1|cpu|F_pc\(20),
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst1|cpu|W_alu_result\(22),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(58));

-- Location: FF_X61_Y43_N27
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(58),
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(56));

-- Location: FF_X61_Y43_N1
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(58),
	sload => VCC,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(56));

-- Location: LCCOMB_X57_Y43_N16
\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[56]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[56]~13_combout\ = (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & ((\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(56)))) # 
-- (!\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & (\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(56)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(56),
	datac => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(56),
	datad => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\,
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[56]~13_combout\);

-- Location: FF_X57_Y43_N17
\inst1|sdram|active_addr[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[56]~13_combout\,
	ena => \inst1|sdram|active_rnw~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|active_addr\(20));

-- Location: LCCOMB_X57_Y43_N12
\inst1|sdram|pending~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|pending~7_combout\ = (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[57]~12_combout\ & (\inst1|sdram|active_addr\(21) & (\inst1|sdram|active_addr\(20) $ (!\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[56]~13_combout\)))) # 
-- (!\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[57]~12_combout\ & (!\inst1|sdram|active_addr\(21) & (\inst1|sdram|active_addr\(20) $ (!\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[56]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[57]~12_combout\,
	datab => \inst1|sdram|active_addr\(21),
	datac => \inst1|sdram|active_addr\(20),
	datad => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[56]~13_combout\,
	combout => \inst1|sdram|pending~7_combout\);

-- Location: LCCOMB_X61_Y43_N30
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data[57]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(57) = (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & ((\inst1|cpu|F_pc\(19)) # ((\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \inst1|cpu|W_alu_result\(21))))) # 
-- (!\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & (((\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \inst1|cpu|W_alu_result\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datab => \inst1|cpu|F_pc\(19),
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst1|cpu|W_alu_result\(21),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(57));

-- Location: FF_X61_Y43_N21
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(57),
	sload => VCC,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(55));

-- Location: FF_X61_Y43_N31
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(57),
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(55));

-- Location: LCCOMB_X57_Y42_N18
\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[55]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[55]~10_combout\ = (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & (\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(55))) # 
-- (!\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & ((\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(55))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\,
	datab => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(55),
	datad => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(55),
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[55]~10_combout\);

-- Location: LCCOMB_X61_Y43_N18
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data[56]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(56) = (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & ((\inst1|cpu|F_pc\(18)) # ((\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \inst1|cpu|W_alu_result\(20))))) # 
-- (!\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & ((\inst1|cpu|W_alu_result\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datab => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst1|cpu|F_pc\(18),
	datad => \inst1|cpu|W_alu_result\(20),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(56));

-- Location: LCCOMB_X61_Y43_N24
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[54]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[54]~feeder_combout\ = \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(56)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(56),
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[54]~feeder_combout\);

-- Location: FF_X61_Y43_N25
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[54]~feeder_combout\,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(54));

-- Location: FF_X61_Y43_N19
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(56),
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(54));

-- Location: LCCOMB_X57_Y42_N16
\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[54]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[54]~11_combout\ = (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & (\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(54))) # 
-- (!\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & ((\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(54))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\,
	datab => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(54),
	datac => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(54),
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[54]~11_combout\);

-- Location: FF_X57_Y42_N17
\inst1|sdram|active_addr[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[54]~11_combout\,
	ena => \inst1|sdram|active_rnw~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|active_addr\(18));

-- Location: FF_X57_Y42_N19
\inst1|sdram|active_addr[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[55]~10_combout\,
	ena => \inst1|sdram|active_rnw~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|active_addr\(19));

-- Location: LCCOMB_X57_Y42_N12
\inst1|sdram|pending~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|pending~6_combout\ = (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[55]~10_combout\ & (\inst1|sdram|active_addr\(19) & (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[54]~11_combout\ $ (!\inst1|sdram|active_addr\(18))))) # 
-- (!\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[55]~10_combout\ & (!\inst1|sdram|active_addr\(19) & (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[54]~11_combout\ $ (!\inst1|sdram|active_addr\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[55]~10_combout\,
	datab => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[54]~11_combout\,
	datac => \inst1|sdram|active_addr\(18),
	datad => \inst1|sdram|active_addr\(19),
	combout => \inst1|sdram|pending~6_combout\);

-- Location: LCCOMB_X61_Y43_N6
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data[60]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(60) = (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & ((\inst1|cpu|W_alu_result\(24)) # ((\inst1|cpu|F_pc\(22) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0))))) # 
-- (!\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & (\inst1|cpu|F_pc\(22) & ((\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datab => \inst1|cpu|F_pc\(22),
	datac => \inst1|cpu|W_alu_result\(24),
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(60));

-- Location: LCCOMB_X61_Y43_N28
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[58]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[58]~feeder_combout\ = \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(60)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(60),
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[58]~feeder_combout\);

-- Location: FF_X61_Y43_N29
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[58]~feeder_combout\,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(58));

-- Location: FF_X61_Y43_N7
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(60),
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(58));

-- Location: LCCOMB_X57_Y43_N30
\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[58]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[58]~15_combout\ = (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & (\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(58))) # 
-- (!\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & ((\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(58))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(58),
	datac => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(58),
	datad => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\,
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[58]~15_combout\);

-- Location: LCCOMB_X61_Y42_N30
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data[61]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(61) = (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & ((\inst1|cpu|W_alu_result\(25)) # ((\inst1|cpu|F_pc\(23) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0))))) # 
-- (!\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & (\inst1|cpu|F_pc\(23) & (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datab => \inst1|cpu|F_pc\(23),
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datad => \inst1|cpu|W_alu_result\(25),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(61));

-- Location: LCCOMB_X61_Y42_N28
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[59]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[59]~feeder_combout\ = \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(61)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(61),
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[59]~feeder_combout\);

-- Location: FF_X61_Y42_N29
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[59]~feeder_combout\,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(59));

-- Location: FF_X61_Y42_N31
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(61),
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(59));

-- Location: LCCOMB_X57_Y43_N8
\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[59]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[59]~14_combout\ = (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & (\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(59))) # 
-- (!\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & ((\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(59))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(59),
	datac => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(59),
	datad => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\,
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[59]~14_combout\);

-- Location: FF_X57_Y43_N9
\inst1|sdram|active_addr[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[59]~14_combout\,
	ena => \inst1|sdram|active_rnw~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|active_addr\(23));

-- Location: FF_X57_Y43_N31
\inst1|sdram|active_addr[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[58]~15_combout\,
	ena => \inst1|sdram|active_rnw~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|active_addr\(22));

-- Location: LCCOMB_X57_Y43_N26
\inst1|sdram|pending~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|pending~8_combout\ = (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[58]~15_combout\ & (\inst1|sdram|active_addr\(22) & (\inst1|sdram|active_addr\(23) $ (!\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[59]~14_combout\)))) # 
-- (!\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[58]~15_combout\ & (!\inst1|sdram|active_addr\(22) & (\inst1|sdram|active_addr\(23) $ (!\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[59]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[58]~15_combout\,
	datab => \inst1|sdram|active_addr\(23),
	datac => \inst1|sdram|active_addr\(22),
	datad => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[59]~14_combout\,
	combout => \inst1|sdram|pending~8_combout\);

-- Location: LCCOMB_X61_Y42_N10
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data[55]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(55) = (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & ((\inst1|cpu|W_alu_result\(19)) # ((\inst1|cpu|F_pc\(17) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0))))) # 
-- (!\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & (\inst1|cpu|F_pc\(17) & (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datab => \inst1|cpu|F_pc\(17),
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datad => \inst1|cpu|W_alu_result\(19),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(55));

-- Location: FF_X61_Y42_N11
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(55),
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(53));

-- Location: LCCOMB_X61_Y42_N0
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[53]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[53]~feeder_combout\ = \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(55)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(55),
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[53]~feeder_combout\);

-- Location: FF_X61_Y42_N1
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[53]~feeder_combout\,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(53));

-- Location: LCCOMB_X59_Y43_N26
\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[53]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[53]~8_combout\ = (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & ((\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(53)))) # 
-- (!\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & (\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(53)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(53),
	datab => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(53),
	datad => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\,
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[53]~8_combout\);

-- Location: LCCOMB_X61_Y43_N2
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data[54]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(54) = (\inst1|cpu|W_alu_result\(18) & ((\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1)) # ((\inst1|cpu|F_pc\(16) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0))))) # 
-- (!\inst1|cpu|W_alu_result\(18) & (\inst1|cpu|F_pc\(16) & ((\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_alu_result\(18),
	datab => \inst1|cpu|F_pc\(16),
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(54));

-- Location: LCCOMB_X61_Y43_N8
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[52]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[52]~feeder_combout\ = \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(54)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(54),
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[52]~feeder_combout\);

-- Location: FF_X61_Y43_N9
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[52]~feeder_combout\,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(52));

-- Location: FF_X61_Y43_N3
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(54),
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(52));

-- Location: LCCOMB_X59_Y43_N24
\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[52]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[52]~9_combout\ = (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & (\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(52))) # 
-- (!\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & ((\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(52))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(52),
	datac => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(52),
	datad => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\,
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[52]~9_combout\);

-- Location: FF_X59_Y43_N25
\inst1|sdram|active_addr[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[52]~9_combout\,
	ena => \inst1|sdram|active_rnw~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|active_addr\(16));

-- Location: FF_X59_Y43_N27
\inst1|sdram|active_addr[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[53]~8_combout\,
	ena => \inst1|sdram|active_rnw~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|active_addr\(17));

-- Location: LCCOMB_X59_Y43_N4
\inst1|sdram|pending~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|pending~5_combout\ = (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[53]~8_combout\ & (\inst1|sdram|active_addr\(17) & (\inst1|sdram|active_addr\(16) $ (!\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[52]~9_combout\)))) # 
-- (!\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[53]~8_combout\ & (!\inst1|sdram|active_addr\(17) & (\inst1|sdram|active_addr\(16) $ (!\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[52]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[53]~8_combout\,
	datab => \inst1|sdram|active_addr\(16),
	datac => \inst1|sdram|active_addr\(17),
	datad => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[52]~9_combout\,
	combout => \inst1|sdram|pending~5_combout\);

-- Location: LCCOMB_X57_Y43_N4
\inst1|sdram|pending~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|pending~9_combout\ = (\inst1|sdram|pending~7_combout\ & (\inst1|sdram|pending~6_combout\ & (\inst1|sdram|pending~8_combout\ & \inst1|sdram|pending~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|pending~7_combout\,
	datab => \inst1|sdram|pending~6_combout\,
	datac => \inst1|sdram|pending~8_combout\,
	datad => \inst1|sdram|pending~5_combout\,
	combout => \inst1|sdram|pending~9_combout\);

-- Location: LCCOMB_X55_Y43_N30
\inst1|sdram|pending~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|pending~10_combout\ = (\inst1|sdram|pending~9_combout\ & (\inst1|sdram|pending~4_combout\ & !\inst1|sdram|active_cs_n~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|pending~9_combout\,
	datab => \inst1|sdram|pending~4_combout\,
	datad => \inst1|sdram|active_cs_n~q\,
	combout => \inst1|sdram|pending~10_combout\);

-- Location: LCCOMB_X55_Y43_N26
\inst1|sdram|Selector33~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector33~0_combout\ = (\inst1|sdram|m_state.100000000~q\ & ((\inst1|sdram|refresh_request~q\) # ((!\inst1|sdram|pending~10_combout\ & \inst1|sdram|the_SoC_sdram_input_efifo_module|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|refresh_request~q\,
	datab => \inst1|sdram|m_state.100000000~q\,
	datac => \inst1|sdram|pending~10_combout\,
	datad => \inst1|sdram|the_SoC_sdram_input_efifo_module|Equal1~0_combout\,
	combout => \inst1|sdram|Selector33~0_combout\);

-- Location: LCCOMB_X53_Y43_N8
\inst1|sdram|Selector38~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector38~3_combout\ = (!\inst1|sdram|Selector30~2_combout\ & (\inst1|sdram|m_count\(1) & ((\inst1|sdram|m_count\(0)) # (\inst1|sdram|Selector38~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|m_count\(0),
	datab => \inst1|sdram|Selector30~2_combout\,
	datac => \inst1|sdram|m_count\(1),
	datad => \inst1|sdram|Selector38~2_combout\,
	combout => \inst1|sdram|Selector38~3_combout\);

-- Location: LCCOMB_X53_Y43_N14
\inst1|sdram|Selector39~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector39~1_combout\ = (!\inst1|sdram|m_state.100000000~q\ & (!\inst1|sdram|m_state.001000000~q\ & (!\inst1|sdram|Selector39~0_combout\ & \inst1|sdram|m_state.000000001~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|m_state.100000000~q\,
	datab => \inst1|sdram|m_state.001000000~q\,
	datac => \inst1|sdram|Selector39~0_combout\,
	datad => \inst1|sdram|m_state.000000001~q\,
	combout => \inst1|sdram|Selector39~1_combout\);

-- Location: LCCOMB_X53_Y43_N30
\inst1|sdram|Selector38~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector38~5_combout\ = (\inst1|sdram|Selector38~2_combout\) # ((!\inst1|sdram|m_count\(0) & (!\inst1|sdram|m_count\(1) & \inst1|sdram|m_count\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|m_count\(0),
	datab => \inst1|sdram|Selector38~2_combout\,
	datac => \inst1|sdram|m_count\(1),
	datad => \inst1|sdram|m_count\(2),
	combout => \inst1|sdram|Selector38~5_combout\);

-- Location: LCCOMB_X53_Y43_N24
\inst1|sdram|Selector38~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector38~4_combout\ = (\inst1|sdram|Selector33~0_combout\ & (((\inst1|sdram|Selector39~1_combout\ & \inst1|sdram|Selector38~5_combout\)))) # (!\inst1|sdram|Selector33~0_combout\ & ((\inst1|sdram|Selector38~3_combout\) # 
-- ((\inst1|sdram|Selector39~1_combout\ & \inst1|sdram|Selector38~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|Selector33~0_combout\,
	datab => \inst1|sdram|Selector38~3_combout\,
	datac => \inst1|sdram|Selector39~1_combout\,
	datad => \inst1|sdram|Selector38~5_combout\,
	combout => \inst1|sdram|Selector38~4_combout\);

-- Location: FF_X53_Y43_N25
\inst1|sdram|m_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector38~4_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_count\(1));

-- Location: LCCOMB_X53_Y43_N26
\inst1|sdram|Selector31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector31~0_combout\ = (!\inst1|sdram|m_count\(2) & (!\inst1|sdram|m_count\(1) & \inst1|sdram|m_state.000000100~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|m_count\(2),
	datac => \inst1|sdram|m_count\(1),
	datad => \inst1|sdram|m_state.000000100~q\,
	combout => \inst1|sdram|Selector31~0_combout\);

-- Location: LCCOMB_X53_Y43_N10
\inst1|sdram|Selector33~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector33~1_combout\ = (\inst1|sdram|m_state.100000000~q\) # ((\inst1|sdram|m_state.000100000~q\) # ((\inst1|sdram|m_state.001000000~q\) # (\inst1|sdram|m_state.000000100~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|m_state.100000000~q\,
	datab => \inst1|sdram|m_state.000100000~q\,
	datac => \inst1|sdram|m_state.001000000~q\,
	datad => \inst1|sdram|m_state.000000100~q\,
	combout => \inst1|sdram|Selector33~1_combout\);

-- Location: LCCOMB_X54_Y43_N28
\inst1|sdram|Selector33~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector33~2_combout\ = (\inst1|sdram|Selector33~1_combout\) # (((!\inst1|sdram|refresh_request~q\ & !\inst1|sdram|m_state.000000001~q\)) # (!\inst1|sdram|WideOr9~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|Selector33~1_combout\,
	datab => \inst1|sdram|refresh_request~q\,
	datac => \inst1|sdram|m_state.000000001~q\,
	datad => \inst1|sdram|WideOr9~0_combout\,
	combout => \inst1|sdram|Selector33~2_combout\);

-- Location: LCCOMB_X54_Y43_N6
\inst1|sdram|Selector33~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector33~3_combout\ = (\inst1|sdram|m_state.000000001~q\ & (\inst1|sdram|Selector33~2_combout\ & ((!\inst1|sdram|m_next.000000001~q\)))) # (!\inst1|sdram|m_state.000000001~q\ & (((\inst1|sdram|Selector33~2_combout\ & 
-- !\inst1|sdram|m_next.000000001~q\)) # (!\inst1|sdram|init_done~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|m_state.000000001~q\,
	datab => \inst1|sdram|Selector33~2_combout\,
	datac => \inst1|sdram|init_done~q\,
	datad => \inst1|sdram|m_next.000000001~q\,
	combout => \inst1|sdram|Selector33~3_combout\);

-- Location: LCCOMB_X54_Y43_N18
\inst1|sdram|Selector33~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector33~4_combout\ = (!\inst1|sdram|Selector33~3_combout\ & (!\inst1|sdram|Selector34~2_combout\ & (!\inst1|sdram|Selector33~0_combout\ & !\inst1|sdram|m_state.010000000~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|Selector33~3_combout\,
	datab => \inst1|sdram|Selector34~2_combout\,
	datac => \inst1|sdram|Selector33~0_combout\,
	datad => \inst1|sdram|m_state.010000000~q\,
	combout => \inst1|sdram|Selector33~4_combout\);

-- Location: FF_X54_Y43_N19
\inst1|sdram|m_next.000000001\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector33~4_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_next.000000001~q\);

-- Location: LCCOMB_X56_Y43_N20
\inst1|sdram|Selector24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector24~0_combout\ = ((!\inst1|sdram|the_SoC_sdram_input_efifo_module|entries\(0) & (!\inst1|sdram|refresh_request~q\ & !\inst1|sdram|the_SoC_sdram_input_efifo_module|entries\(1)))) # (!\inst1|sdram|init_done~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|init_done~q\,
	datab => \inst1|sdram|the_SoC_sdram_input_efifo_module|entries\(0),
	datac => \inst1|sdram|refresh_request~q\,
	datad => \inst1|sdram|the_SoC_sdram_input_efifo_module|entries\(1),
	combout => \inst1|sdram|Selector24~0_combout\);

-- Location: LCCOMB_X54_Y43_N24
\inst1|sdram|Selector24~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector24~1_combout\ = (\inst1|sdram|Selector31~0_combout\ & (\inst1|sdram|m_next.000000001~q\ & ((\inst1|sdram|m_state.000000001~q\) # (!\inst1|sdram|Selector24~0_combout\)))) # (!\inst1|sdram|Selector31~0_combout\ & 
-- (((\inst1|sdram|m_state.000000001~q\) # (!\inst1|sdram|Selector24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|Selector31~0_combout\,
	datab => \inst1|sdram|m_next.000000001~q\,
	datac => \inst1|sdram|m_state.000000001~q\,
	datad => \inst1|sdram|Selector24~0_combout\,
	combout => \inst1|sdram|Selector24~1_combout\);

-- Location: FF_X54_Y43_N25
\inst1|sdram|m_state.000000001\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector24~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_state.000000001~q\);

-- Location: LCCOMB_X54_Y43_N12
\inst1|sdram|Selector23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector23~0_combout\ = (\inst1|sdram|m_state.000000001~q\ & (((\inst1|sdram|ack_refresh_request~q\) # (\inst1|sdram|m_state.010000000~q\)))) # (!\inst1|sdram|m_state.000000001~q\ & (!\inst1|sdram|init_done~q\ & 
-- (\inst1|sdram|ack_refresh_request~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|m_state.000000001~q\,
	datab => \inst1|sdram|init_done~q\,
	datac => \inst1|sdram|ack_refresh_request~q\,
	datad => \inst1|sdram|m_state.010000000~q\,
	combout => \inst1|sdram|Selector23~0_combout\);

-- Location: FF_X54_Y43_N13
\inst1|sdram|ack_refresh_request\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector23~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|ack_refresh_request~q\);

-- Location: LCCOMB_X54_Y43_N26
\inst1|sdram|refresh_request~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|refresh_request~0_combout\ = (!\inst1|sdram|ack_refresh_request~q\ & (\inst1|sdram|init_done~q\ & ((\inst1|sdram|Equal0~4_combout\) # (\inst1|sdram|refresh_request~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|ack_refresh_request~q\,
	datab => \inst1|sdram|Equal0~4_combout\,
	datac => \inst1|sdram|refresh_request~q\,
	datad => \inst1|sdram|init_done~q\,
	combout => \inst1|sdram|refresh_request~0_combout\);

-- Location: FF_X54_Y43_N27
\inst1|sdram|refresh_request\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|refresh_request~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|refresh_request~q\);

-- Location: LCCOMB_X57_Y42_N14
\inst1|sdram|Selector32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector32~0_combout\ = (!\inst1|sdram|refresh_request~q\ & \inst1|sdram|m_state.100000000~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|sdram|refresh_request~q\,
	datad => \inst1|sdram|m_state.100000000~q\,
	combout => \inst1|sdram|Selector32~0_combout\);

-- Location: LCCOMB_X55_Y43_N6
\inst1|sdram|Selector32~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector32~1_combout\ = (\inst1|sdram|Selector32~0_combout\ & (((!\inst1|sdram|WideOr9~0_combout\)) # (!\inst1|sdram|the_SoC_sdram_input_efifo_module|Equal1~0_combout\))) # (!\inst1|sdram|Selector32~0_combout\ & 
-- (((\inst1|sdram|pending~combout\ & !\inst1|sdram|WideOr9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|Selector32~0_combout\,
	datab => \inst1|sdram|the_SoC_sdram_input_efifo_module|Equal1~0_combout\,
	datac => \inst1|sdram|pending~combout\,
	datad => \inst1|sdram|WideOr9~0_combout\,
	combout => \inst1|sdram|Selector32~1_combout\);

-- Location: FF_X55_Y43_N7
\inst1|sdram|m_state.100000000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector32~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_state.100000000~q\);

-- Location: LCCOMB_X52_Y43_N0
\inst1|sdram|Selector39~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector39~2_combout\ = (\inst1|sdram|m_state.010000000~q\) # ((\inst1|sdram|Selector30~2_combout\) # ((\inst1|sdram|m_state.100000000~q\ & \inst1|sdram|m_next~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|m_state.100000000~q\,
	datab => \inst1|sdram|m_state.010000000~q\,
	datac => \inst1|sdram|Selector30~2_combout\,
	datad => \inst1|sdram|m_next~17_combout\,
	combout => \inst1|sdram|Selector39~2_combout\);

-- Location: LCCOMB_X53_Y43_N12
\inst1|sdram|Selector39~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector39~3_combout\ = (\inst1|sdram|m_state.000100000~q\ & (((!\inst1|sdram|m_count\(0))) # (!\inst1|sdram|LessThan1~0_combout\))) # (!\inst1|sdram|m_state.000100000~q\ & (\inst1|sdram|m_state.000000100~q\ & 
-- (\inst1|sdram|LessThan1~0_combout\ $ (\inst1|sdram|m_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|LessThan1~0_combout\,
	datab => \inst1|sdram|m_state.000100000~q\,
	datac => \inst1|sdram|m_count\(0),
	datad => \inst1|sdram|m_state.000000100~q\,
	combout => \inst1|sdram|Selector39~3_combout\);

-- Location: LCCOMB_X53_Y43_N18
\inst1|sdram|Selector39~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector39~4_combout\ = (\inst1|sdram|Selector39~2_combout\) # ((\inst1|sdram|Selector39~3_combout\) # ((!\inst1|sdram|Selector39~1_combout\ & \inst1|sdram|m_count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|Selector39~2_combout\,
	datab => \inst1|sdram|Selector39~1_combout\,
	datac => \inst1|sdram|m_count\(0),
	datad => \inst1|sdram|Selector39~3_combout\,
	combout => \inst1|sdram|Selector39~4_combout\);

-- Location: FF_X53_Y43_N19
\inst1|sdram|m_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector39~4_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_count\(0));

-- Location: LCCOMB_X53_Y43_N4
\inst1|sdram|Selector37~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector37~0_combout\ = (\inst1|sdram|m_count\(0) & ((\inst1|sdram|m_state.000100000~q\) # ((\inst1|sdram|m_state.000000100~q\)))) # (!\inst1|sdram|m_count\(0) & (\inst1|sdram|m_count\(1) & ((\inst1|sdram|m_state.000100000~q\) # 
-- (\inst1|sdram|m_state.000000100~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|m_count\(0),
	datab => \inst1|sdram|m_state.000100000~q\,
	datac => \inst1|sdram|m_count\(1),
	datad => \inst1|sdram|m_state.000000100~q\,
	combout => \inst1|sdram|Selector37~0_combout\);

-- Location: LCCOMB_X52_Y43_N6
\inst1|sdram|Selector37~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector37~1_combout\ = (\inst1|sdram|Selector37~0_combout\) # ((!\inst1|sdram|m_state.000000001~q\ & ((!\inst1|sdram|refresh_request~q\) # (!\inst1|sdram|init_done~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|Selector37~0_combout\,
	datab => \inst1|sdram|init_done~q\,
	datac => \inst1|sdram|refresh_request~q\,
	datad => \inst1|sdram|m_state.000000001~q\,
	combout => \inst1|sdram|Selector37~1_combout\);

-- Location: LCCOMB_X52_Y43_N8
\inst1|sdram|Selector37~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector37~2_combout\ = (\inst1|sdram|m_state.010000000~q\) # ((\inst1|sdram|m_count\(2) & ((\inst1|sdram|Selector37~1_combout\) # (!\inst1|sdram|Selector36~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|Selector37~1_combout\,
	datab => \inst1|sdram|Selector36~1_combout\,
	datac => \inst1|sdram|m_count\(2),
	datad => \inst1|sdram|m_state.010000000~q\,
	combout => \inst1|sdram|Selector37~2_combout\);

-- Location: FF_X52_Y43_N9
\inst1|sdram|m_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector37~2_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_count\(2));

-- Location: LCCOMB_X53_Y43_N16
\inst1|sdram|Selector30~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector30~3_combout\ = (\inst1|sdram|Selector30~2_combout\) # ((!\inst1|sdram|m_count\(2) & (\inst1|sdram|m_state.000100000~q\ & !\inst1|sdram|m_count\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|m_count\(2),
	datab => \inst1|sdram|m_state.000100000~q\,
	datac => \inst1|sdram|Selector30~2_combout\,
	datad => \inst1|sdram|m_count\(1),
	combout => \inst1|sdram|Selector30~3_combout\);

-- Location: FF_X53_Y43_N17
\inst1|sdram|m_state.001000000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector30~3_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_state.001000000~q\);

-- Location: LCCOMB_X55_Y42_N16
\inst1|sdram|WideOr8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|WideOr8~0_combout\ = (!\inst1|sdram|m_state.001000000~q\ & (!\inst1|sdram|m_state.000000010~q\ & !\inst1|sdram|m_state.010000000~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|m_state.001000000~q\,
	datab => \inst1|sdram|m_state.000000010~q\,
	datad => \inst1|sdram|m_state.010000000~q\,
	combout => \inst1|sdram|WideOr8~0_combout\);

-- Location: LCCOMB_X55_Y42_N10
\inst1|sdram|Selector20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector20~0_combout\ = (\inst1|sdram|m_state.000000001~q\ & (((!\inst1|sdram|WideOr8~0_combout\)))) # (!\inst1|sdram|m_state.000000001~q\ & (\inst1|sdram|i_cmd\(2) & ((!\inst1|sdram|init_done~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|i_cmd\(2),
	datab => \inst1|sdram|WideOr8~0_combout\,
	datac => \inst1|sdram|init_done~q\,
	datad => \inst1|sdram|m_state.000000001~q\,
	combout => \inst1|sdram|Selector20~0_combout\);

-- Location: FF_X55_Y42_N11
\inst1|sdram|m_cmd[2]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector20~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_cmd[2]~_Duplicate_1_q\);

-- Location: LCCOMB_X60_Y42_N6
\inst1|sdram|always5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|always5~0_combout\ = (\inst1|sdram|f_pop~q\ & \inst1|sdram|pending~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|sdram|f_pop~q\,
	datac => \inst1|sdram|pending~combout\,
	combout => \inst1|sdram|always5~0_combout\);

-- Location: LCCOMB_X54_Y42_N24
\inst1|sdram|Selector3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector3~0_combout\ = (!\inst1|sdram|i_state.010~q\ & (\inst1|sdram|WideOr6~0_combout\ & ((\inst1|sdram|i_cmd\(0)) # (!\inst1|sdram|i_state.101~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|i_state.101~q\,
	datab => \inst1|sdram|i_state.010~q\,
	datac => \inst1|sdram|i_cmd\(0),
	datad => \inst1|sdram|WideOr6~0_combout\,
	combout => \inst1|sdram|Selector3~0_combout\);

-- Location: FF_X54_Y42_N25
\inst1|sdram|i_cmd[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector3~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|i_cmd\(0));

-- Location: LCCOMB_X55_Y42_N2
\inst1|sdram|Selector22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector22~0_combout\ = (\inst1|sdram|m_state.000000001~q\ & (\inst1|sdram|m_state.001000000~q\)) # (!\inst1|sdram|m_state.000000001~q\ & (((\inst1|sdram|i_cmd\(0) & !\inst1|sdram|init_done~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|m_state.001000000~q\,
	datab => \inst1|sdram|i_cmd\(0),
	datac => \inst1|sdram|init_done~q\,
	datad => \inst1|sdram|m_state.000000001~q\,
	combout => \inst1|sdram|Selector22~0_combout\);

-- Location: LCCOMB_X55_Y42_N28
\inst1|sdram|Selector22~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector22~1_combout\ = (\inst1|sdram|m_state.000010000~q\ & (!\inst1|sdram|always5~0_combout\ & ((\inst1|sdram|Selector22~0_combout\) # (\inst1|sdram|m_state.000000001~q\)))) # (!\inst1|sdram|m_state.000010000~q\ & 
-- (((\inst1|sdram|Selector22~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|always5~0_combout\,
	datab => \inst1|sdram|Selector22~0_combout\,
	datac => \inst1|sdram|m_state.000010000~q\,
	datad => \inst1|sdram|m_state.000000001~q\,
	combout => \inst1|sdram|Selector22~1_combout\);

-- Location: FF_X55_Y42_N29
\inst1|sdram|m_cmd[0]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector22~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_cmd[0]~_Duplicate_1_q\);

-- Location: LCCOMB_X54_Y42_N2
\inst1|sdram|Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector2~0_combout\ = (!\inst1|sdram|i_state.001~q\ & (\inst1|sdram|WideOr6~0_combout\ & ((\inst1|sdram|i_cmd\(1)) # (!\inst1|sdram|i_state.101~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|i_state.101~q\,
	datab => \inst1|sdram|i_state.001~q\,
	datac => \inst1|sdram|i_cmd\(1),
	datad => \inst1|sdram|WideOr6~0_combout\,
	combout => \inst1|sdram|Selector2~0_combout\);

-- Location: FF_X54_Y42_N3
\inst1|sdram|i_cmd[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector2~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|i_cmd\(1));

-- Location: LCCOMB_X55_Y42_N14
\inst1|sdram|Selector21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector21~0_combout\ = (\inst1|sdram|m_state.000000001~q\ & (((\inst1|sdram|m_state.010000000~q\)))) # (!\inst1|sdram|m_state.000000001~q\ & (\inst1|sdram|i_cmd\(1) & ((!\inst1|sdram|init_done~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|i_cmd\(1),
	datab => \inst1|sdram|m_state.010000000~q\,
	datac => \inst1|sdram|init_done~q\,
	datad => \inst1|sdram|m_state.000000001~q\,
	combout => \inst1|sdram|Selector21~0_combout\);

-- Location: LCCOMB_X55_Y42_N24
\inst1|sdram|Selector21~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector21~1_combout\ = (\inst1|sdram|WideOr9~0_combout\ & (((\inst1|sdram|Selector21~0_combout\)))) # (!\inst1|sdram|WideOr9~0_combout\ & (!\inst1|sdram|always5~0_combout\ & ((\inst1|sdram|Selector21~0_combout\) # 
-- (\inst1|sdram|m_state.000000001~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|always5~0_combout\,
	datab => \inst1|sdram|WideOr9~0_combout\,
	datac => \inst1|sdram|Selector21~0_combout\,
	datad => \inst1|sdram|m_state.000000001~q\,
	combout => \inst1|sdram|Selector21~1_combout\);

-- Location: FF_X55_Y42_N25
\inst1|sdram|m_cmd[1]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector21~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_cmd[1]~_Duplicate_1_q\);

-- Location: LCCOMB_X55_Y42_N26
\inst1|sdram|Equal4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Equal4~0_combout\ = (!\inst1|sdram|m_cmd[2]~_Duplicate_1_q\ & (!\inst1|sdram|m_cmd[0]~_Duplicate_1_q\ & \inst1|sdram|m_cmd[1]~_Duplicate_1_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|m_cmd[2]~_Duplicate_1_q\,
	datab => \inst1|sdram|m_cmd[0]~_Duplicate_1_q\,
	datad => \inst1|sdram|m_cmd[1]~_Duplicate_1_q\,
	combout => \inst1|sdram|Equal4~0_combout\);

-- Location: FF_X55_Y42_N27
\inst1|sdram|rd_valid[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Equal4~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|rd_valid\(0));

-- Location: LCCOMB_X58_Y41_N12
\inst1|sdram|rd_valid[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|rd_valid[1]~feeder_combout\ = \inst1|sdram|rd_valid\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|sdram|rd_valid\(0),
	combout => \inst1|sdram|rd_valid[1]~feeder_combout\);

-- Location: FF_X58_Y41_N13
\inst1|sdram|rd_valid[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|rd_valid[1]~feeder_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|rd_valid\(1));

-- Location: LCCOMB_X58_Y41_N26
\inst1|sdram|rd_valid[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|rd_valid[2]~feeder_combout\ = \inst1|sdram|rd_valid\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|sdram|rd_valid\(1),
	combout => \inst1|sdram|rd_valid[2]~feeder_combout\);

-- Location: FF_X58_Y41_N27
\inst1|sdram|rd_valid[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|rd_valid[2]~feeder_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|rd_valid\(2));

-- Location: FF_X58_Y41_N25
\inst1|sdram|za_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|sdram|rd_valid\(2),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|za_valid~q\);

-- Location: LCCOMB_X60_Y47_N28
\inst1|mm_interconnect_0|rsp_xbar_mux|src_payload~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_mux|src_payload~3_combout\ = (\inst1|sdram|za_valid~q\ & (\inst1|sdram|za_data\(5) & \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|za_valid~q\,
	datab => \inst1|sdram|za_data\(5),
	datac => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\,
	combout => \inst1|mm_interconnect_0|rsp_xbar_mux|src_payload~3_combout\);

-- Location: LCCOMB_X63_Y47_N20
\inst1|cpu|F_iw[5]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_iw[5]~23_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_mux|src_payload~3_combout\) # (((\inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(5))) # 
-- (!\inst1|cpu|D_iw[9]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_mux|src_payload~3_combout\,
	datab => \inst1|cpu|D_iw[9]~1_combout\,
	datac => \inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datad => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(5),
	combout => \inst1|cpu|F_iw[5]~23_combout\);

-- Location: FF_X63_Y47_N21
\inst1|cpu|D_iw[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|F_iw[5]~23_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|D_iw\(5));

-- Location: LCCOMB_X70_Y47_N18
\inst1|cpu|D_ctrl_retaddr~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_ctrl_retaddr~0_combout\ = (\inst1|cpu|D_iw\(5) & (!\inst1|cpu|D_iw\(2) & (\inst1|cpu|D_iw\(13) & \inst1|cpu|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(5),
	datab => \inst1|cpu|D_iw\(2),
	datac => \inst1|cpu|D_iw\(13),
	datad => \inst1|cpu|Equal2~0_combout\,
	combout => \inst1|cpu|D_ctrl_retaddr~0_combout\);

-- Location: LCCOMB_X70_Y46_N10
\inst1|cpu|Equal101~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|Equal101~2_combout\ = (\inst1|cpu|D_ctrl_retaddr~0_combout\ & (\inst1|cpu|Equal101~1_combout\ & (\inst1|cpu|D_iw\(12) & !\inst1|cpu|D_iw\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_ctrl_retaddr~0_combout\,
	datab => \inst1|cpu|Equal101~1_combout\,
	datac => \inst1|cpu|D_iw\(12),
	datad => \inst1|cpu|D_iw\(14),
	combout => \inst1|cpu|Equal101~2_combout\);

-- Location: FF_X70_Y46_N11
\inst1|cpu|R_ctrl_rdctl_inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|Equal101~2_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|R_ctrl_rdctl_inst~q\);

-- Location: LCCOMB_X69_Y48_N10
\inst1|cpu|E_control_rd_data[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_control_rd_data[0]~2_combout\ = (\inst1|cpu|D_iw\(6) & (((\inst1|cpu|D_iw\(7))))) # (!\inst1|cpu|D_iw\(6) & ((\inst1|cpu|D_iw\(7) & ((\inst1|cpu|W_bstatus_reg~q\))) # (!\inst1|cpu|D_iw\(7) & (\inst1|cpu|W_status_reg_pie~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_status_reg_pie~q\,
	datab => \inst1|cpu|W_bstatus_reg~q\,
	datac => \inst1|cpu|D_iw\(6),
	datad => \inst1|cpu|D_iw\(7),
	combout => \inst1|cpu|E_control_rd_data[0]~2_combout\);

-- Location: LCCOMB_X69_Y48_N0
\inst1|cpu|E_control_rd_data[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_control_rd_data[0]~3_combout\ = (!\inst1|cpu|D_iw\(8) & ((\inst1|cpu|E_control_rd_data[0]~2_combout\ & (!\inst1|cpu|D_iw\(6))) # (!\inst1|cpu|E_control_rd_data[0]~2_combout\ & (\inst1|cpu|D_iw\(6) & \inst1|cpu|W_estatus_reg~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_control_rd_data[0]~2_combout\,
	datab => \inst1|cpu|D_iw\(8),
	datac => \inst1|cpu|D_iw\(6),
	datad => \inst1|cpu|W_estatus_reg~q\,
	combout => \inst1|cpu|E_control_rd_data[0]~3_combout\);

-- Location: FF_X69_Y48_N1
\inst1|cpu|W_control_rd_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_control_rd_data[0]~3_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|W_control_rd_data\(0));

-- Location: LCCOMB_X70_Y46_N12
\inst1|cpu|W_rf_wr_data[0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_rf_wr_data[0]~9_combout\ = (!\inst1|cpu|R_ctrl_br_cmp~q\ & ((\inst1|cpu|R_ctrl_rdctl_inst~q\ & (\inst1|cpu|W_control_rd_data\(0))) # (!\inst1|cpu|R_ctrl_rdctl_inst~q\ & ((\inst1|cpu|W_alu_result\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_ctrl_rdctl_inst~q\,
	datab => \inst1|cpu|W_control_rd_data\(0),
	datac => \inst1|cpu|W_alu_result\(0),
	datad => \inst1|cpu|R_ctrl_br_cmp~q\,
	combout => \inst1|cpu|W_rf_wr_data[0]~9_combout\);

-- Location: LCCOMB_X65_Y53_N6
\inst1|led_out|data_out[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|led_out|data_out[0]~feeder_combout\ = \inst1|cpu|d_writedata\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|d_writedata\(0),
	combout => \inst1|led_out|data_out[0]~feeder_combout\);

-- Location: FF_X65_Y53_N7
\inst1|led_out|data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|led_out|data_out[0]~feeder_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|led_out|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|led_out|data_out\(0));

-- Location: LCCOMB_X65_Y53_N28
\inst1|led_out|readdata[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|led_out|readdata\(0) = (!\inst1|cpu|W_alu_result\(3) & (!\inst1|cpu|W_alu_result\(2) & \inst1|led_out|data_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|W_alu_result\(3),
	datac => \inst1|cpu|W_alu_result\(2),
	datad => \inst1|led_out|data_out\(0),
	combout => \inst1|led_out|readdata\(0));

-- Location: FF_X65_Y53_N29
\inst1|mm_interconnect_0|led_out_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|led_out|readdata\(0),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|led_out_s1_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X62_Y49_N16
\inst1|jtag_uart|av_readdata[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|jtag_uart|av_readdata[0]~8_combout\ = (\inst1|jtag_uart|read_0~q\ & (\inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(0))) # (!\inst1|jtag_uart|read_0~q\ & ((\inst1|jtag_uart|ien_AF~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|jtag_uart|read_0~q\,
	datab => \inst1|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(0),
	datad => \inst1|jtag_uart|ien_AF~q\,
	combout => \inst1|jtag_uart|av_readdata[0]~8_combout\);

-- Location: FF_X62_Y49_N17
\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|jtag_uart|av_readdata[0]~8_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X62_Y49_N0
\inst1|cpu|av_ld_byte0_data_nxt[0]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte0_data_nxt[0]~38_combout\ = (\inst1|mm_interconnect_0|led_out_s1_translator|av_readdata_pre\(0) & ((\inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg\(0)) # 
-- ((\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(0))))) # (!\inst1|mm_interconnect_0|led_out_s1_translator|av_readdata_pre\(0) & 
-- (\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|led_out_s1_translator|av_readdata_pre\(0),
	datab => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \inst1|mm_interconnect_0|led_out_s1_translator|read_latency_shift_reg\(0),
	datad => \inst1|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(0),
	combout => \inst1|cpu|av_ld_byte0_data_nxt[0]~38_combout\);

-- Location: LCCOMB_X57_Y49_N24
\inst1|pll|sd1|pll_lock_sync~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|pll|sd1|pll_lock_sync~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \inst1|pll|sd1|pll_lock_sync~feeder_combout\);

-- Location: FF_X57_Y49_N25
\inst1|pll|sd1|pll_lock_sync\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_locked\,
	d => \inst1|pll|sd1|pll_lock_sync~feeder_combout\,
	clrn => \inst1|pll|ALT_INV_prev_reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|pll|sd1|pll_lock_sync~q\);

-- Location: LCCOMB_X57_Y49_N30
\inst1|pll|sd1|locked\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|pll|sd1|locked~combout\ = (\inst1|pll|sd1|wire_pll7_locked\ & \inst1|pll|sd1|pll_lock_sync~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|pll|sd1|wire_pll7_locked\,
	datad => \inst1|pll|sd1|pll_lock_sync~q\,
	combout => \inst1|pll|sd1|locked~combout\);

-- Location: FF_X57_Y49_N31
\inst1|pll|stdsync2|dffpipe3|dffe4a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|pll|sd1|locked~combout\,
	clrn => \inst1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|pll|stdsync2|dffpipe3|dffe4a\(0));

-- Location: FF_X57_Y49_N21
\inst1|pll|stdsync2|dffpipe3|dffe5a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst1|pll|stdsync2|dffpipe3|dffe4a\(0),
	clrn => \inst1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|pll|stdsync2|dffpipe3|dffe5a\(0));

-- Location: LCCOMB_X57_Y49_N16
\inst1|pll|stdsync2|dffpipe3|dffe6a[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|pll|stdsync2|dffpipe3|dffe6a[0]~feeder_combout\ = \inst1|pll|stdsync2|dffpipe3|dffe5a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|pll|stdsync2|dffpipe3|dffe5a\(0),
	combout => \inst1|pll|stdsync2|dffpipe3|dffe6a[0]~feeder_combout\);

-- Location: FF_X57_Y49_N17
\inst1|pll|stdsync2|dffpipe3|dffe6a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|pll|stdsync2|dffpipe3|dffe6a[0]~feeder_combout\,
	clrn => \inst1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|pll|stdsync2|dffpipe3|dffe6a\(0));

-- Location: LCCOMB_X57_Y49_N8
\inst1|pll|readdata[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|pll|readdata[0]~2_combout\ = (\inst1|pll|readdata[1]~0_combout\ & ((\inst1|mm_interconnect_0|crosser|clock_xer|out_data_buffer\(38) & ((\inst1|pll|prev_reset~q\))) # (!\inst1|mm_interconnect_0|crosser|clock_xer|out_data_buffer\(38) & 
-- (\inst1|pll|stdsync2|dffpipe3|dffe6a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|pll|readdata[1]~0_combout\,
	datab => \inst1|pll|stdsync2|dffpipe3|dffe6a\(0),
	datac => \inst1|pll|prev_reset~q\,
	datad => \inst1|mm_interconnect_0|crosser|clock_xer|out_data_buffer\(38),
	combout => \inst1|pll|readdata[0]~2_combout\);

-- Location: FF_X57_Y49_N9
\inst1|mm_interconnect_0|pll_pll_slave_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|pll|readdata[0]~2_combout\,
	clrn => \inst1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|pll_pll_slave_translator|av_readdata_pre\(0));

-- Location: FF_X57_Y49_N15
\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~1_combout\,
	clrn => \inst1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]~q\);

-- Location: LCCOMB_X57_Y49_N14
\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~1_combout\ = (\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\(1) & 
-- ((\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]~q\))) # (!\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\(1) & 
-- (\inst1|mm_interconnect_0|pll_pll_slave_translator|av_readdata_pre\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|pll_pll_slave_translator|av_readdata_pre\(0),
	datac => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]~q\,
	datad => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\(1),
	combout => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~1_combout\);

-- Location: LCCOMB_X58_Y49_N0
\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]~feeder_combout\ = \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~1_combout\,
	combout => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]~feeder_combout\);

-- Location: FF_X58_Y49_N1
\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]~feeder_combout\,
	clrn => \inst1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]~q\);

-- Location: LCCOMB_X58_Y49_N4
\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|out_data[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|out_data[0]~1_combout\ = (\inst1|mm_interconnect_0|pll_pll_slave_translator|read_latency_shift_reg\(0) & 
-- ((\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\(0) & ((\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]~q\))) # 
-- (!\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\(0) & (\inst1|mm_interconnect_0|pll_pll_slave_translator|av_readdata_pre\(0))))) # 
-- (!\inst1|mm_interconnect_0|pll_pll_slave_translator|read_latency_shift_reg\(0) & (((\inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|pll_pll_slave_translator|av_readdata_pre\(0),
	datab => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]~q\,
	datac => \inst1|mm_interconnect_0|pll_pll_slave_translator|read_latency_shift_reg\(0),
	datad => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\(0),
	combout => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|out_data[0]~1_combout\);

-- Location: FF_X58_Y49_N5
\inst1|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|out_data[0]~1_combout\,
	clrn => \inst1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst1|mm_interconnect_0|crosser_001|clock_xer|take_in_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer\(0));

-- Location: FF_X62_Y49_N11
\inst1|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer\(0),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer\(0));

-- Location: LCCOMB_X62_Y49_N10
\inst1|cpu|av_ld_byte0_data_nxt[0]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte0_data_nxt[0]~39_combout\ = (\inst1|sdram|za_data\(0) & ((\inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\) # ((\inst1|mm_interconnect_0|crosser_001|clock_xer|out_valid~combout\ & 
-- \inst1|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer\(0))))) # (!\inst1|sdram|za_data\(0) & (\inst1|mm_interconnect_0|crosser_001|clock_xer|out_valid~combout\ & (\inst1|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|za_data\(0),
	datab => \inst1|mm_interconnect_0|crosser_001|clock_xer|out_valid~combout\,
	datac => \inst1|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer\(0),
	datad => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \inst1|cpu|av_ld_byte0_data_nxt[0]~39_combout\);

-- Location: LCCOMB_X62_Y49_N24
\inst1|cpu|av_ld_byte0_data_nxt[0]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte0_data_nxt[0]~40_combout\ = (\inst1|cpu|av_ld_byte0_data_nxt[0]~38_combout\) # ((\inst1|cpu|av_ld_byte0_data_nxt[0]~39_combout\) # ((\inst1|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datab => \inst1|cpu|av_ld_byte0_data_nxt[0]~38_combout\,
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(0),
	datad => \inst1|cpu|av_ld_byte0_data_nxt[0]~39_combout\,
	combout => \inst1|cpu|av_ld_byte0_data_nxt[0]~40_combout\);

-- Location: LCCOMB_X63_Y46_N2
\inst1|cpu|av_ld_byte0_data_nxt[0]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte0_data_nxt[0]~37_combout\ = (\inst1|clock_crossing_bridge|rsp_fifo|out_valid~q\ & \inst1|clock_crossing_bridge|rsp_fifo|out_payload\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|clock_crossing_bridge|rsp_fifo|out_valid~q\,
	datad => \inst1|clock_crossing_bridge|rsp_fifo|out_payload\(0),
	combout => \inst1|cpu|av_ld_byte0_data_nxt[0]~37_combout\);

-- Location: LCCOMB_X62_Y46_N14
\inst1|cpu|av_ld_byte0_data_nxt[0]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_byte0_data_nxt[0]~41_combout\ = (\inst1|cpu|av_ld_rshift8~1_combout\ & (\inst1|cpu|av_ld_byte1_data\(0))) # (!\inst1|cpu|av_ld_rshift8~1_combout\ & (((\inst1|cpu|av_ld_byte0_data_nxt[0]~40_combout\) # 
-- (\inst1|cpu|av_ld_byte0_data_nxt[0]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|av_ld_byte1_data\(0),
	datab => \inst1|cpu|av_ld_rshift8~1_combout\,
	datac => \inst1|cpu|av_ld_byte0_data_nxt[0]~40_combout\,
	datad => \inst1|cpu|av_ld_byte0_data_nxt[0]~37_combout\,
	combout => \inst1|cpu|av_ld_byte0_data_nxt[0]~41_combout\);

-- Location: FF_X62_Y46_N15
\inst1|cpu|av_ld_byte0_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|av_ld_byte0_data_nxt[0]~41_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|cpu|av_ld_byte0_data[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|av_ld_byte0_data\(0));

-- Location: LCCOMB_X70_Y46_N18
\inst1|cpu|W_rf_wr_data[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_rf_wr_data[0]~8_combout\ = (\inst1|cpu|W_cmp_result~q\ & \inst1|cpu|R_ctrl_br_cmp~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|W_cmp_result~q\,
	datad => \inst1|cpu|R_ctrl_br_cmp~q\,
	combout => \inst1|cpu|W_rf_wr_data[0]~8_combout\);

-- Location: LCCOMB_X70_Y46_N6
\inst1|cpu|W_rf_wr_data[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_rf_wr_data[0]~10_combout\ = (\inst1|cpu|R_ctrl_ld~q\ & (((\inst1|cpu|av_ld_byte0_data\(0))))) # (!\inst1|cpu|R_ctrl_ld~q\ & ((\inst1|cpu|W_rf_wr_data[0]~9_combout\) # ((\inst1|cpu|W_rf_wr_data[0]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_rf_wr_data[0]~9_combout\,
	datab => \inst1|cpu|av_ld_byte0_data\(0),
	datac => \inst1|cpu|R_ctrl_ld~q\,
	datad => \inst1|cpu|W_rf_wr_data[0]~8_combout\,
	combout => \inst1|cpu|W_rf_wr_data[0]~10_combout\);

-- Location: LCCOMB_X65_Y46_N28
\inst1|cpu|d_writedata[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|d_writedata[1]~feeder_combout\ = \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	combout => \inst1|cpu|d_writedata[1]~feeder_combout\);

-- Location: FF_X65_Y46_N29
\inst1|cpu|d_writedata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|d_writedata[1]~feeder_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|d_writedata\(1));

-- Location: LCCOMB_X59_Y46_N8
\inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~2_combout\ = (\inst1|cpu|d_writedata\(1) & \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|d_writedata\(1),
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~2_combout\);

-- Location: FF_X59_Y46_N9
\inst1|cpu|the_SoC_cpu_nios2_oci|writedata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|src_payload~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(1));

-- Location: LCCOMB_X60_Y55_N30
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|always1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|always1~0_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(34) & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(25) & 
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(34),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(25),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|always1~0_combout\);

-- Location: LCCOMB_X63_Y53_N2
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_error~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_error~0_combout\ = (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|always1~0_combout\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_error~q\) # 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\ & \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(1),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_error~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|always1~0_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_error~0_combout\);

-- Location: FF_X63_Y53_N3
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_error\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_error~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_error~q\);

-- Location: LCCOMB_X61_Y55_N30
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~30_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(35))))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_error~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|Mux37~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_error~q\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(35),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|Mux37~0_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~30_combout\);

-- Location: FF_X61_Y55_N31
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~30_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[19]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(34));

-- Location: FF_X61_Y55_N27
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(34),
	sload => VCC,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(34));

-- Location: LCCOMB_X61_Y55_N28
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd~0_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(34) & ((!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(17)))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(34) & (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(34),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(17),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd~0_combout\);

-- Location: LCCOMB_X65_Y44_N6
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd~1_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd~0_combout\) # ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd~q\ & 
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd~0_combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd~1_combout\);

-- Location: FF_X65_Y44_N7
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd~q\);

-- Location: FF_X61_Y53_N17
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\);

-- Location: LCCOMB_X60_Y53_N2
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~31_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(18))))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(18),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~31_combout\);

-- Location: FF_X60_Y53_N3
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~31_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(15));

-- Location: LCCOMB_X59_Y54_N8
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~23_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(15) & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37)) # ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(15),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~23_combout\);

-- Location: FF_X59_Y54_N9
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~23_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(15));

-- Location: LCCOMB_X58_Y55_N14
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~65_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(15)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(15),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(15),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~65_combout\);

-- Location: LCCOMB_X58_Y55_N4
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~66_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(17)) # ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~65_combout\ & 
-- !\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\)))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~65_combout\ & !\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(17),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~65_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~66_combout\);

-- Location: FF_X58_Y55_N5
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~66_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[19]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(16));

-- Location: LCCOMB_X63_Y58_N8
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[16]~feeder_combout\ = \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(16),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[16]~feeder_combout\);

-- Location: FF_X63_Y58_N9
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[16]~feeder_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(16));

-- Location: LCCOMB_X62_Y55_N24
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~5_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(16) & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37)) # (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(16),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~5_combout\);

-- Location: FF_X62_Y55_N25
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~5_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(16));

-- Location: LCCOMB_X58_Y55_N6
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~31_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(16))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(16),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(16),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~31_combout\);

-- Location: LCCOMB_X58_Y55_N2
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~32_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~31_combout\ & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(18) & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\)) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~31_combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(18) & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~31_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(18),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~32_combout\);

-- Location: FF_X58_Y55_N3
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~32_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[19]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(17));

-- Location: FF_X61_Y55_N29
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(17),
	sload => VCC,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(17));

-- Location: LCCOMB_X62_Y53_N2
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg~3_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(34) & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(17))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(34) & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\))))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(17),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(34),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg~3_combout\);

-- Location: FF_X62_Y53_N3
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg~3_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(10));

-- Location: LCCOMB_X62_Y53_N30
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\ = \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[7]~15\ $ (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(10),
	cin => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[7]~15\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\);

-- Location: LCCOMB_X61_Y54_N12
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_wr~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_wr~0_combout\ = (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\ & 
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_wr~0_combout\);

-- Location: FF_X61_Y54_N13
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_wr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_wr~0_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_wr~q\);

-- Location: LCCOMB_X61_Y54_N2
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_en~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_en~0_combout\ = (!\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|debugaccess~q\ & \inst1|cpu|the_SoC_cpu_nios2_oci|write~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(8),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|debugaccess~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|write~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_en~0_combout\);

-- Location: LCCOMB_X61_Y54_N6
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_en~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_en~1_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_en~0_combout\) # ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_wr~q\ & 
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_wr~q\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_en~0_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|ociram_wr_en~1_combout\);

-- Location: LCCOMB_X65_Y54_N12
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~23_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(26))))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23) & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(26),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~23_combout\);

-- Location: FF_X65_Y54_N13
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~23_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(23));

-- Location: LCCOMB_X61_Y54_N14
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~20_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(23) & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37)) # ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36)) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(23),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~20_combout\);

-- Location: FF_X61_Y54_N15
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~20_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(23));

-- Location: LCCOMB_X60_Y55_N18
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~61_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(23)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(23),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(23),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~61_combout\);

-- Location: LCCOMB_X60_Y55_N8
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~62_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(25)) # ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~61_combout\ & 
-- !\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\)))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~61_combout\ 
-- & ((!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~61_combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(25),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~62_combout\);

-- Location: FF_X60_Y55_N9
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~62_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[19]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(24));

-- Location: FF_X59_Y55_N25
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(24),
	sload => VCC,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(24));

-- Location: LCCOMB_X60_Y54_N6
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~13_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(24))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(24),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~13_combout\);

-- Location: FF_X60_Y54_N7
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~13_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(21));

-- Location: LCCOMB_X59_Y54_N20
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~4_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(21) & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37)) # (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(21),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~4_combout\);

-- Location: FF_X59_Y54_N21
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~4_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(21));

-- Location: LCCOMB_X58_Y55_N22
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~26_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(21)))) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(21),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(21),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~26_combout\);

-- Location: LCCOMB_X58_Y55_N24
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~28_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~26_combout\ & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(23))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~26_combout\ & 
-- (((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~26_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(23),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~28_combout\);

-- Location: FF_X58_Y55_N25
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~28_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[19]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(22));

-- Location: LCCOMB_X59_Y55_N20
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[22]~feeder_combout\ = \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(22),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[22]~feeder_combout\);

-- Location: FF_X59_Y55_N21
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[22]~feeder_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(22));

-- Location: LCCOMB_X59_Y55_N0
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetrequest~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetrequest~feeder_combout\ = \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(22),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetrequest~feeder_combout\);

-- Location: FF_X59_Y55_N1
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetrequest\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetrequest~feeder_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetrequest~q\);

-- Location: CLKCTRL_G11
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetrequest~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetrequest~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetrequest~clkctrl_outclk\);

-- Location: FF_X66_Y54_N31
\inst1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\,
	clrn => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|ALT_INV_resetrequest~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1));

-- Location: FF_X66_Y54_N19
\inst1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1),
	clrn => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|ALT_INV_resetrequest~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0));

-- Location: LCCOMB_X66_Y54_N14
\inst1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ = \inst1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0),
	combout => \inst1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\);

-- Location: FF_X66_Y54_N15
\inst1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\,
	clrn => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|ALT_INV_resetrequest~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\);

-- Location: FF_X66_Y54_N11
\inst1|rst_controller|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|rst_controller|altera_reset_synchronizer_int_chain\(0));

-- Location: LCCOMB_X66_Y54_N4
\inst1|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout\ = \inst1|rst_controller|altera_reset_synchronizer_int_chain\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|rst_controller|altera_reset_synchronizer_int_chain\(0),
	combout => \inst1|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout\);

-- Location: FF_X66_Y54_N5
\inst1|rst_controller|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|rst_controller|altera_reset_synchronizer_int_chain\(1));

-- Location: FF_X66_Y54_N1
\inst1|rst_controller|altera_reset_synchronizer_int_chain[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|rst_controller|altera_reset_synchronizer_int_chain\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|rst_controller|altera_reset_synchronizer_int_chain\(2));

-- Location: LCCOMB_X66_Y54_N22
\inst1|rst_controller|r_sync_rst_chain[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|rst_controller|r_sync_rst_chain[3]~feeder_combout\ = \inst1|rst_controller|altera_reset_synchronizer_int_chain\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|rst_controller|altera_reset_synchronizer_int_chain\(2),
	combout => \inst1|rst_controller|r_sync_rst_chain[3]~feeder_combout\);

-- Location: FF_X66_Y54_N23
\inst1|rst_controller|r_sync_rst_chain[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|rst_controller|r_sync_rst_chain[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|rst_controller|r_sync_rst_chain\(3));

-- Location: LCCOMB_X66_Y54_N26
\inst1|rst_controller|r_sync_rst_chain~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|rst_controller|r_sync_rst_chain~1_combout\ = (\inst1|rst_controller|r_sync_rst_chain\(3) & \inst1|rst_controller|altera_reset_synchronizer_int_chain\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|rst_controller|r_sync_rst_chain\(3),
	datad => \inst1|rst_controller|altera_reset_synchronizer_int_chain\(2),
	combout => \inst1|rst_controller|r_sync_rst_chain~1_combout\);

-- Location: FF_X66_Y54_N27
\inst1|rst_controller|r_sync_rst_chain[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|rst_controller|r_sync_rst_chain~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|rst_controller|r_sync_rst_chain\(2));

-- Location: LCCOMB_X66_Y54_N20
\inst1|rst_controller|r_sync_rst_chain~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|rst_controller|r_sync_rst_chain~0_combout\ = (\inst1|rst_controller|r_sync_rst_chain\(2) & \inst1|rst_controller|altera_reset_synchronizer_int_chain\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|rst_controller|r_sync_rst_chain\(2),
	datad => \inst1|rst_controller|altera_reset_synchronizer_int_chain\(2),
	combout => \inst1|rst_controller|r_sync_rst_chain~0_combout\);

-- Location: FF_X66_Y54_N21
\inst1|rst_controller|r_sync_rst_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|rst_controller|r_sync_rst_chain~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|rst_controller|r_sync_rst_chain\(1));

-- Location: LCCOMB_X66_Y54_N6
\inst1|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder_combout\ = \inst1|rst_controller|altera_reset_synchronizer_int_chain\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|rst_controller|altera_reset_synchronizer_int_chain\(2),
	combout => \inst1|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder_combout\);

-- Location: FF_X66_Y54_N7
\inst1|rst_controller|altera_reset_synchronizer_int_chain[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|rst_controller|altera_reset_synchronizer_int_chain\(3));

-- Location: LCCOMB_X66_Y54_N2
\inst1|rst_controller|altera_reset_synchronizer_int_chain[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout\ = !\inst1|rst_controller|altera_reset_synchronizer_int_chain\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|rst_controller|altera_reset_synchronizer_int_chain\(3),
	combout => \inst1|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout\);

-- Location: FF_X66_Y54_N3
\inst1|rst_controller|altera_reset_synchronizer_int_chain[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|rst_controller|altera_reset_synchronizer_int_chain\(4));

-- Location: LCCOMB_X66_Y54_N24
\inst1|rst_controller|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|rst_controller|WideOr0~0_combout\ = (\inst1|rst_controller|altera_reset_synchronizer_int_chain\(4)) # ((!\inst1|rst_controller|r_sync_rst_chain\(1) & \inst1|rst_controller|r_sync_rst~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|rst_controller|r_sync_rst_chain\(1),
	datac => \inst1|rst_controller|r_sync_rst~q\,
	datad => \inst1|rst_controller|altera_reset_synchronizer_int_chain\(4),
	combout => \inst1|rst_controller|WideOr0~0_combout\);

-- Location: FF_X66_Y54_N25
\inst1|rst_controller|r_sync_rst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|rst_controller|WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|rst_controller|r_sync_rst~q\);

-- Location: CLKCTRL_G12
\inst1|rst_controller|r_sync_rst~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst1|rst_controller|r_sync_rst~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst1|rst_controller|r_sync_rst~clkctrl_outclk\);

-- Location: FF_X67_Y46_N9
\inst1|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg\(0));

-- Location: LCCOMB_X66_Y50_N8
\inst1|mm_interconnect_0|cmd_xbar_mux|arb|grant[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|arb|grant[1]~0_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_demux_001|src0_valid~0_combout\ & ((\inst1|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg\(1)) # 
-- ((!\inst1|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg\(0) & !\inst1|mm_interconnect_0|cmd_xbar_demux|src0_valid~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg\(0),
	datab => \inst1|mm_interconnect_0|cmd_xbar_demux|src0_valid~5_combout\,
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg\(1),
	datad => \inst1|mm_interconnect_0|cmd_xbar_demux_001|src0_valid~0_combout\,
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|arb|grant[1]~0_combout\);

-- Location: FF_X66_Y50_N9
\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|arb|grant[1]~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|mm_interconnect_0|cmd_xbar_mux|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1));

-- Location: LCCOMB_X61_Y50_N2
\inst1|mm_interconnect_0|cmd_xbar_mux|src_data[42]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux|src_data\(42) = (\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & ((\inst1|cpu|W_alu_result\(6)) # ((\inst1|cpu|F_pc\(4) & \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0))))) # 
-- (!\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & (((\inst1|cpu|F_pc\(4) & \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datab => \inst1|cpu|W_alu_result\(6),
	datac => \inst1|cpu|F_pc\(4),
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux|src_data\(42));

-- Location: FF_X61_Y50_N3
\inst1|cpu|the_SoC_cpu_nios2_oci|address[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux|src_data\(42),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(4));

-- Location: LCCOMB_X61_Y50_N26
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~1_combout\ = (!\inst1|cpu|the_SoC_cpu_nios2_oci|address\(4) & (!\inst1|cpu|the_SoC_cpu_nios2_oci|address\(2) & (!\inst1|cpu|the_SoC_cpu_nios2_oci|address\(3) & 
-- !\inst1|cpu|the_SoC_cpu_nios2_oci|address\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(4),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(2),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(3),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(1),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~1_combout\);

-- Location: LCCOMB_X63_Y50_N12
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~2_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~1_combout\ & (!\inst1|cpu|the_SoC_cpu_nios2_oci|address\(0) & 
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~1_combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(0),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~0_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~2_combout\);

-- Location: LCCOMB_X63_Y53_N26
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|take_action_ocireg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~2_combout\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|debugaccess~q\ & 
-- \inst1|cpu|the_SoC_cpu_nios2_oci|write~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~2_combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|debugaccess~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|write~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\);

-- Location: LCCOMB_X63_Y53_N0
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_ready~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_ready~0_combout\ = (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|always1~0_combout\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_ready~q\) # 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\ & \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|writedata\(0),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_ready~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|always1~0_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_ready~0_combout\);

-- Location: FF_X63_Y53_N1
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_ready\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_ready~q\);

-- Location: LCCOMB_X62_Y58_N12
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~feeder_combout\ = \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_ready~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_ready~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~feeder_combout\);

-- Location: FF_X62_Y58_N13
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~q\);

-- Location: LCCOMB_X62_Y58_N4
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout\ = 
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout\);

-- Location: FF_X62_Y58_N5
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg\(0));

-- Location: FF_X62_Y58_N27
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|ir_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|ir_out\(0));

-- Location: LCCOMB_X61_Y58_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|ir_out\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~1_combout\);

-- Location: FF_X61_Y58_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~1_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0));

-- Location: LCCOMB_X61_Y58_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout\);

-- Location: LCCOMB_X61_Y58_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~6_combout\);

-- Location: FF_X61_Y58_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~6_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0));

-- Location: LCCOMB_X61_Y58_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~0_combout\);

-- Location: FF_X62_Y58_N11
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \inst1|cpu|hbreak_enabled~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~q\);

-- Location: LCCOMB_X62_Y58_N8
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder_combout\ = 
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder_combout\);

-- Location: FF_X62_Y58_N9
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0));

-- Location: FF_X62_Y58_N19
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|ir_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|ir_out\(1));

-- Location: LCCOMB_X61_Y58_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~0_combout\,
	datab => \inst1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|ir_out\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout\);

-- Location: FF_X61_Y58_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1));

-- Location: LCCOMB_X61_Y59_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout\);

-- Location: FF_X61_Y59_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q\);

-- Location: LCCOMB_X65_Y58_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout\);

-- Location: LCCOMB_X67_Y59_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datad => VCC,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12\);

-- Location: LCCOMB_X67_Y59_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16\);

-- Location: LCCOMB_X67_Y59_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~17_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18\);

-- Location: LCCOMB_X66_Y59_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\);

-- Location: LCCOMB_X66_Y59_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout\);

-- Location: FF_X67_Y59_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~17_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3));

-- Location: LCCOMB_X67_Y59_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~19_combout\);

-- Location: FF_X67_Y59_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~19_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4));

-- Location: LCCOMB_X67_Y59_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~21_combout\);

-- Location: LCCOMB_X67_Y59_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~21_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout\);

-- Location: FF_X67_Y59_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0));

-- Location: LCCOMB_X67_Y59_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14\);

-- Location: FF_X67_Y59_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1));

-- Location: FF_X67_Y59_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2));

-- Location: LCCOMB_X67_Y59_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout\);

-- Location: LCCOMB_X67_Y59_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16_combout\);

-- Location: LCCOMB_X66_Y59_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16_combout\,
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17_combout\);

-- Location: LCCOMB_X66_Y59_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~19_combout\);

-- Location: FF_X66_Y59_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(3));

-- Location: LCCOMB_X67_Y59_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout\);

-- Location: LCCOMB_X67_Y59_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\);

-- Location: LCCOMB_X67_Y59_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout\);

-- Location: LCCOMB_X67_Y59_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout\);

-- Location: LCCOMB_X66_Y59_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout\);

-- Location: FF_X66_Y59_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(2));

-- Location: LCCOMB_X67_Y59_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\);

-- Location: LCCOMB_X66_Y59_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout\);

-- Location: FF_X66_Y59_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(1));

-- Location: LCCOMB_X66_Y59_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~18_combout\);

-- Location: LCCOMB_X67_Y59_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout\);

-- Location: LCCOMB_X67_Y59_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~18_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\);

-- Location: FF_X67_Y59_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(0));

-- Location: LCCOMB_X65_Y58_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout\);

-- Location: LCCOMB_X65_Y58_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout\);

-- Location: FF_X66_Y55_N9
\inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|tdo~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(0),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|tdo~reg0_q\);

-- Location: LCCOMB_X65_Y58_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(0),
	datad => \inst1|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|tdo~reg0_q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6_combout\);

-- Location: LCCOMB_X63_Y59_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => VCC,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~6\);

-- Location: LCCOMB_X63_Y59_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~6\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~8\);

-- Location: LCCOMB_X66_Y59_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~13_combout\);

-- Location: FF_X63_Y59_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7_combout\,
	asdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1));

-- Location: LCCOMB_X63_Y59_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~8\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~10\);

-- Location: FF_X63_Y59_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9_combout\,
	asdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2));

-- Location: LCCOMB_X63_Y59_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~10\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15\);

-- Location: FF_X63_Y59_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14_combout\,
	asdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3));

-- Location: LCCOMB_X63_Y59_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16_combout\);

-- Location: FF_X63_Y59_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16_combout\,
	asdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4));

-- Location: LCCOMB_X63_Y59_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11_combout\);

-- Location: LCCOMB_X63_Y59_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12_combout\);

-- Location: FF_X63_Y59_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5_combout\,
	asdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0));

-- Location: LCCOMB_X62_Y59_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~10_combout\);

-- Location: LCCOMB_X62_Y59_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~10_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~11_combout\);

-- Location: LCCOMB_X63_Y59_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout\);

-- Location: LCCOMB_X63_Y59_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~21_combout\);

-- Location: LCCOMB_X65_Y59_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout\);

-- Location: LCCOMB_X65_Y58_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\);

-- Location: LCCOMB_X65_Y58_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\);

-- Location: FF_X65_Y59_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(3));

-- Location: FF_X65_Y59_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(3),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(2));

-- Location: LCCOMB_X65_Y59_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout\);

-- Location: FF_X65_Y59_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(1));

-- Location: LCCOMB_X65_Y59_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout\);

-- Location: FF_X65_Y59_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(0));

-- Location: LCCOMB_X65_Y59_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout\);

-- Location: LCCOMB_X65_Y58_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout\);

-- Location: LCCOMB_X65_Y58_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\);

-- Location: FF_X65_Y59_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(0));

-- Location: LCCOMB_X66_Y59_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~11_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~21_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout\);

-- Location: LCCOMB_X65_Y59_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout\);

-- Location: FF_X65_Y59_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(1));

-- Location: LCCOMB_X62_Y59_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~10_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout\);

-- Location: LCCOMB_X63_Y59_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout\);

-- Location: LCCOMB_X63_Y59_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout\);

-- Location: LCCOMB_X63_Y59_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout\);

-- Location: LCCOMB_X66_Y59_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout\);

-- Location: LCCOMB_X66_Y59_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~11_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout\);

-- Location: LCCOMB_X65_Y59_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout\);

-- Location: FF_X65_Y59_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(2));

-- Location: LCCOMB_X63_Y59_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout\);

-- Location: LCCOMB_X66_Y59_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17_combout\);

-- Location: LCCOMB_X66_Y59_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~11_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout\);

-- Location: LCCOMB_X63_Y59_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18_combout\);

-- Location: LCCOMB_X63_Y59_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19_combout\);

-- Location: LCCOMB_X63_Y59_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20_combout\);

-- Location: FF_X65_Y59_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(3),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(3));

-- Location: LCCOMB_X66_Y59_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~11_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout\);

-- Location: LCCOMB_X66_Y59_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\);

-- Location: LCCOMB_X66_Y59_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\);

-- Location: FF_X66_Y59_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(3));

-- Location: FF_X66_Y59_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(3),
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(2));

-- Location: FF_X66_Y59_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(2),
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(1));

-- Location: FF_X66_Y59_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(1),
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(0));

-- Location: LCCOMB_X66_Y58_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout\);

-- Location: FF_X66_Y58_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(3));

-- Location: LCCOMB_X66_Y58_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout\);

-- Location: FF_X66_Y58_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(2));

-- Location: LCCOMB_X66_Y58_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout\);

-- Location: FF_X66_Y58_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(1));

-- Location: LCCOMB_X66_Y58_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout\);

-- Location: FF_X66_Y58_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(0));

-- Location: LCCOMB_X65_Y58_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\);

-- Location: LCCOMB_X65_Y58_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\);

-- Location: LCCOMB_X65_Y58_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\);

-- Location: LCCOMB_X65_Y58_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7_combout\);

-- Location: FF_X65_Y58_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(8),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q\);

-- Location: LCCOMB_X65_Y58_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout\);

-- Location: CLKCTRL_G0
\altera_internal_jtag~TCKUTAPclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\);

-- Location: FF_X63_Y55_N15
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|DRsize.100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|Mux37~0_combout\,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|DRsize.100~q\);

-- Location: LCCOMB_X63_Y58_N2
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[35]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[35]~6_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|DRsize.100~q\ & 
-- (\altera_internal_jtag~TDIUTAP\)) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|DRsize.100~q\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(36))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|DRsize.100~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(36),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[35]~6_combout\);

-- Location: LCCOMB_X63_Y58_N0
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~23_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(35) & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\) # ((\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(35),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~23_combout\);

-- Location: LCCOMB_X62_Y58_N18
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~24_combout\ = (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\ & (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3) & 
-- (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0) & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~24_combout\);

-- Location: LCCOMB_X63_Y58_N26
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~25_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~23_combout\) # 
-- ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~23_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~24_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~25_combout\);

-- Location: FF_X63_Y58_N3
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[35]~6_combout\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~25_combout\,
	sload => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(35));

-- Location: FF_X61_Y55_N17
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(35),
	sload => VCC,
	ena => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(35));

-- Location: LCCOMB_X61_Y55_N26
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~0_combout\ = (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(35) & 
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(34))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(35),
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(34),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~0_combout\);

-- Location: LCCOMB_X61_Y53_N8
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~1_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~0_combout\ & ((!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(17)))) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~0_combout\ & (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~0_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(17),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~1_combout\);

-- Location: FF_X61_Y53_N9
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\);

-- Location: LCCOMB_X65_Y50_N12
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|waitrequest~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|waitrequest~0_combout\ = ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\ & (!\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8) & 
-- \inst1|cpu|the_SoC_cpu_nios2_oci|write~q\))) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|waitrequest~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|waitrequest~q\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(8),
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|write~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|waitrequest~0_combout\);

-- Location: LCCOMB_X65_Y50_N22
\inst1|cpu|the_SoC_cpu_nios2_oci|read~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|read~0_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|read~q\ & (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|waitrequest~q\)) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|read~q\ & 
-- (((\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\ & !\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|waitrequest~q\,
	datab => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|read~q\,
	datad => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|read~0_combout\);

-- Location: FF_X65_Y50_N23
\inst1|cpu|the_SoC_cpu_nios2_oci|read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|read~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|read~q\);

-- Location: LCCOMB_X65_Y50_N30
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|read~q\ & (!\inst1|cpu|the_SoC_cpu_nios2_oci|write~q\ & ((\inst1|cpu|the_SoC_cpu_nios2_oci|address\(8)) # 
-- (!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|address\(8),
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|read~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|write~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\);

-- Location: LCCOMB_X65_Y50_N16
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|waitrequest~q\ & 
-- ((\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\) # ((\inst1|cpu|the_SoC_cpu_nios2_oci|write~q\ & \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|write~q\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|waitrequest~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1_combout\);

-- Location: FF_X65_Y50_N17
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|avalon_ociram_readdata_ready\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q\);

-- Location: LCCOMB_X65_Y50_N6
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|waitrequest~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|waitrequest~1_combout\ = (\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|waitrequest~0_combout\) # ((!\inst1|cpu|the_SoC_cpu_nios2_oci|write~q\ & 
-- ((!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q\) # (!\inst1|cpu|the_SoC_cpu_nios2_oci|read~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|waitrequest~0_combout\,
	datab => \inst1|cpu|the_SoC_cpu_nios2_oci|write~q\,
	datac => \inst1|cpu|the_SoC_cpu_nios2_oci|read~q\,
	datad => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q\,
	combout => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|waitrequest~1_combout\);

-- Location: FF_X65_Y50_N7
\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|waitrequest\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|waitrequest~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|waitrequest~q\);

-- Location: LCCOMB_X65_Y50_N10
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ = (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((!\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0)) # (!\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCCOMB_X65_Y50_N8
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ = (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\) # 
-- ((!\inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|waitrequest~q\ & (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ & 
-- \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|waitrequest~q\,
	datab => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1_combout\,
	datad => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	combout => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: FF_X65_Y50_N9
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: FF_X65_Y50_N5
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]~q\);

-- Location: LCCOMB_X65_Y50_N4
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]~q\)) # (!\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]~q\,
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	combout => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: FF_X65_Y50_N19
\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|ALT_INV_mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\);

-- Location: LCCOMB_X62_Y48_N0
\inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ = (\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\ & 
-- \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]~q\,
	datad => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\);

-- Location: LCCOMB_X61_Y47_N12
\inst1|mm_interconnect_0|cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\ = (\inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- (!\inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]~q\ & ((!\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]~q\) # 
-- (!\inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\)))) # (!\inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & (\inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & 
-- (!\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datab => \inst1|mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]~q\,
	datad => \inst1|mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]~q\,
	combout => \inst1|mm_interconnect_0|cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\);

-- Location: LCCOMB_X65_Y48_N20
\inst1|cpu|F_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|F_valid~0_combout\ = (\inst1|mm_interconnect_0|cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\ & !\inst1|cpu|i_read~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|mm_interconnect_0|cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\,
	datad => \inst1|cpu|i_read~q\,
	combout => \inst1|cpu|F_valid~0_combout\);

-- Location: FF_X65_Y48_N21
\inst1|cpu|D_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|F_valid~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|D_valid~q\);

-- Location: FF_X65_Y48_N17
\inst1|cpu|R_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|cpu|D_valid~q\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|R_valid~q\);

-- Location: FF_X66_Y47_N7
\inst1|cpu|av_ld_waiting_for_data\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|av_ld_waiting_for_data_nxt~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|av_ld_waiting_for_data~q\);

-- Location: LCCOMB_X66_Y47_N6
\inst1|cpu|av_ld_waiting_for_data_nxt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|av_ld_waiting_for_data_nxt~0_combout\ = (\inst1|cpu|av_ld_waiting_for_data~q\ & (!\inst1|cpu|av_ld_aligning_data_nxt~0_combout\)) # (!\inst1|cpu|av_ld_waiting_for_data~q\ & (((\inst1|cpu|R_ctrl_ld~q\ & \inst1|cpu|E_new_inst~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|av_ld_aligning_data_nxt~0_combout\,
	datab => \inst1|cpu|R_ctrl_ld~q\,
	datac => \inst1|cpu|av_ld_waiting_for_data~q\,
	datad => \inst1|cpu|E_new_inst~q\,
	combout => \inst1|cpu|av_ld_waiting_for_data_nxt~0_combout\);

-- Location: LCCOMB_X66_Y47_N4
\inst1|cpu|E_stall~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_stall~3_combout\ = (\inst1|cpu|E_valid~q\ & ((\inst1|cpu|av_ld_waiting_for_data_nxt~0_combout\) # ((!\inst1|cpu|D_iw\(4) & \inst1|cpu|av_ld_aligning_data_nxt~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_iw\(4),
	datab => \inst1|cpu|av_ld_aligning_data_nxt~2_combout\,
	datac => \inst1|cpu|E_valid~q\,
	datad => \inst1|cpu|av_ld_waiting_for_data_nxt~0_combout\,
	combout => \inst1|cpu|E_stall~3_combout\);

-- Location: LCCOMB_X66_Y47_N2
\inst1|cpu|E_stall~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_stall~4_combout\ = (\inst1|cpu|R_ctrl_ld~q\ & ((\inst1|cpu|E_stall~3_combout\) # ((\inst1|cpu|E_new_inst~q\)))) # (!\inst1|cpu|R_ctrl_ld~q\ & (((\inst1|cpu|E_new_inst~q\ & \inst1|cpu|R_ctrl_st~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_ctrl_ld~q\,
	datab => \inst1|cpu|E_stall~3_combout\,
	datac => \inst1|cpu|E_new_inst~q\,
	datad => \inst1|cpu|R_ctrl_st~q\,
	combout => \inst1|cpu|E_stall~4_combout\);

-- Location: LCCOMB_X67_Y47_N6
\inst1|cpu|E_shift_rot_cnt[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_shift_rot_cnt[0]~5_combout\ = \inst1|cpu|E_shift_rot_cnt\(0) $ (VCC)
-- \inst1|cpu|E_shift_rot_cnt[0]~6\ = CARRY(\inst1|cpu|E_shift_rot_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_shift_rot_cnt\(0),
	datad => VCC,
	combout => \inst1|cpu|E_shift_rot_cnt[0]~5_combout\,
	cout => \inst1|cpu|E_shift_rot_cnt[0]~6\);

-- Location: FF_X67_Y47_N7
\inst1|cpu|E_shift_rot_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_shift_rot_cnt[0]~5_combout\,
	asdata => \inst1|cpu|E_src2\(0),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_shift_rot_cnt\(0));

-- Location: LCCOMB_X67_Y47_N8
\inst1|cpu|E_shift_rot_cnt[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_shift_rot_cnt[1]~7_combout\ = (\inst1|cpu|E_shift_rot_cnt\(1) & (\inst1|cpu|E_shift_rot_cnt[0]~6\ & VCC)) # (!\inst1|cpu|E_shift_rot_cnt\(1) & (!\inst1|cpu|E_shift_rot_cnt[0]~6\))
-- \inst1|cpu|E_shift_rot_cnt[1]~8\ = CARRY((!\inst1|cpu|E_shift_rot_cnt\(1) & !\inst1|cpu|E_shift_rot_cnt[0]~6\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|E_shift_rot_cnt\(1),
	datad => VCC,
	cin => \inst1|cpu|E_shift_rot_cnt[0]~6\,
	combout => \inst1|cpu|E_shift_rot_cnt[1]~7_combout\,
	cout => \inst1|cpu|E_shift_rot_cnt[1]~8\);

-- Location: FF_X67_Y47_N9
\inst1|cpu|E_shift_rot_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_shift_rot_cnt[1]~7_combout\,
	asdata => \inst1|cpu|E_src2\(1),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_shift_rot_cnt\(1));

-- Location: LCCOMB_X67_Y47_N10
\inst1|cpu|E_shift_rot_cnt[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_shift_rot_cnt[2]~9_combout\ = (\inst1|cpu|E_shift_rot_cnt\(2) & ((GND) # (!\inst1|cpu|E_shift_rot_cnt[1]~8\))) # (!\inst1|cpu|E_shift_rot_cnt\(2) & (\inst1|cpu|E_shift_rot_cnt[1]~8\ $ (GND)))
-- \inst1|cpu|E_shift_rot_cnt[2]~10\ = CARRY((\inst1|cpu|E_shift_rot_cnt\(2)) # (!\inst1|cpu|E_shift_rot_cnt[1]~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_shift_rot_cnt\(2),
	datad => VCC,
	cin => \inst1|cpu|E_shift_rot_cnt[1]~8\,
	combout => \inst1|cpu|E_shift_rot_cnt[2]~9_combout\,
	cout => \inst1|cpu|E_shift_rot_cnt[2]~10\);

-- Location: FF_X67_Y47_N11
\inst1|cpu|E_shift_rot_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_shift_rot_cnt[2]~9_combout\,
	asdata => \inst1|cpu|E_src2\(2),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_shift_rot_cnt\(2));

-- Location: LCCOMB_X67_Y47_N12
\inst1|cpu|E_shift_rot_cnt[3]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_shift_rot_cnt[3]~11_combout\ = (\inst1|cpu|E_shift_rot_cnt\(3) & (\inst1|cpu|E_shift_rot_cnt[2]~10\ & VCC)) # (!\inst1|cpu|E_shift_rot_cnt\(3) & (!\inst1|cpu|E_shift_rot_cnt[2]~10\))
-- \inst1|cpu|E_shift_rot_cnt[3]~12\ = CARRY((!\inst1|cpu|E_shift_rot_cnt\(3) & !\inst1|cpu|E_shift_rot_cnt[2]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_shift_rot_cnt\(3),
	datad => VCC,
	cin => \inst1|cpu|E_shift_rot_cnt[2]~10\,
	combout => \inst1|cpu|E_shift_rot_cnt[3]~11_combout\,
	cout => \inst1|cpu|E_shift_rot_cnt[3]~12\);

-- Location: FF_X67_Y47_N13
\inst1|cpu|E_shift_rot_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_shift_rot_cnt[3]~11_combout\,
	asdata => \inst1|cpu|E_src2\(3),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_shift_rot_cnt\(3));

-- Location: LCCOMB_X67_Y47_N14
\inst1|cpu|E_shift_rot_cnt[4]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_shift_rot_cnt[4]~13_combout\ = \inst1|cpu|E_shift_rot_cnt\(4) $ (\inst1|cpu|E_shift_rot_cnt[3]~12\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|E_shift_rot_cnt\(4),
	cin => \inst1|cpu|E_shift_rot_cnt[3]~12\,
	combout => \inst1|cpu|E_shift_rot_cnt[4]~13_combout\);

-- Location: FF_X67_Y47_N15
\inst1|cpu|E_shift_rot_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_shift_rot_cnt[4]~13_combout\,
	asdata => \inst1|cpu|E_src2\(4),
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_shift_rot_cnt\(4));

-- Location: LCCOMB_X67_Y47_N2
\inst1|cpu|E_stall~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_stall~1_combout\ = (\inst1|cpu|E_shift_rot_cnt\(4)) # (\inst1|cpu|E_shift_rot_cnt\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|cpu|E_shift_rot_cnt\(4),
	datad => \inst1|cpu|E_shift_rot_cnt\(3),
	combout => \inst1|cpu|E_stall~1_combout\);

-- Location: LCCOMB_X67_Y47_N24
\inst1|cpu|E_stall~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_stall~0_combout\ = (\inst1|cpu|E_shift_rot_cnt\(2)) # ((\inst1|cpu|E_shift_rot_cnt\(1)) # ((\inst1|cpu|E_new_inst~q\) # (\inst1|cpu|E_shift_rot_cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_shift_rot_cnt\(2),
	datab => \inst1|cpu|E_shift_rot_cnt\(1),
	datac => \inst1|cpu|E_new_inst~q\,
	datad => \inst1|cpu|E_shift_rot_cnt\(0),
	combout => \inst1|cpu|E_stall~0_combout\);

-- Location: LCCOMB_X67_Y47_N4
\inst1|cpu|E_stall~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_stall~2_combout\ = (\inst1|cpu|R_ctrl_shift_rot~q\ & (\inst1|cpu|E_valid~q\ & ((\inst1|cpu|E_stall~1_combout\) # (\inst1|cpu|E_stall~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_ctrl_shift_rot~q\,
	datab => \inst1|cpu|E_stall~1_combout\,
	datac => \inst1|cpu|E_valid~q\,
	datad => \inst1|cpu|E_stall~0_combout\,
	combout => \inst1|cpu|E_stall~2_combout\);

-- Location: LCCOMB_X67_Y47_N22
\inst1|cpu|E_stall~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_stall~5_combout\ = (\inst1|cpu|E_stall~4_combout\) # ((\inst1|cpu|E_stall~2_combout\) # ((\inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~9_combout\ & \inst1|cpu|d_write~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|E_stall~4_combout\,
	datab => \inst1|cpu|E_stall~2_combout\,
	datac => \inst1|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~9_combout\,
	datad => \inst1|cpu|d_write~q\,
	combout => \inst1|cpu|E_stall~5_combout\);

-- Location: LCCOMB_X65_Y44_N2
\inst1|cpu|E_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|E_valid~0_combout\ = (\inst1|cpu|R_valid~q\) # (\inst1|cpu|E_stall~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|R_valid~q\,
	datac => \inst1|cpu|E_stall~5_combout\,
	combout => \inst1|cpu|E_valid~0_combout\);

-- Location: FF_X65_Y44_N3
\inst1|cpu|E_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|E_valid~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|E_valid~q\);

-- Location: LCCOMB_X65_Y44_N16
\inst1|cpu|W_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_valid~0_combout\ = (\inst1|cpu|E_valid~q\ & !\inst1|cpu|E_stall~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|E_valid~q\,
	datac => \inst1|cpu|E_stall~5_combout\,
	combout => \inst1|cpu|W_valid~0_combout\);

-- Location: FF_X65_Y44_N17
\inst1|cpu|W_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|W_valid~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|W_valid~q\);

-- Location: LCCOMB_X65_Y47_N4
\inst1|cpu|D_wr_dst_reg~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_wr_dst_reg~2_combout\ = (\inst1|cpu|D_dst_regnum[4]~4_combout\) # ((\inst1|cpu|D_dst_regnum[1]~3_combout\) # ((\inst1|cpu|D_dst_regnum[0]~6_combout\) # (\inst1|cpu|D_dst_regnum[3]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|D_dst_regnum[4]~4_combout\,
	datab => \inst1|cpu|D_dst_regnum[1]~3_combout\,
	datac => \inst1|cpu|D_dst_regnum[0]~6_combout\,
	datad => \inst1|cpu|D_dst_regnum[3]~5_combout\,
	combout => \inst1|cpu|D_wr_dst_reg~2_combout\);

-- Location: LCCOMB_X65_Y47_N18
\inst1|cpu|D_wr_dst_reg~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|D_wr_dst_reg~3_combout\ = (!\inst1|cpu|R_ctrl_br_nxt~0_combout\ & (\inst1|cpu|D_wr_dst_reg~4_combout\ & ((\inst1|cpu|D_wr_dst_reg~2_combout\) # (\inst1|cpu|D_dst_regnum[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|R_ctrl_br_nxt~0_combout\,
	datab => \inst1|cpu|D_wr_dst_reg~2_combout\,
	datac => \inst1|cpu|D_wr_dst_reg~4_combout\,
	datad => \inst1|cpu|D_dst_regnum[2]~1_combout\,
	combout => \inst1|cpu|D_wr_dst_reg~3_combout\);

-- Location: FF_X65_Y47_N19
\inst1|cpu|R_wr_dst_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|D_wr_dst_reg~3_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|R_wr_dst_reg~q\);

-- Location: LCCOMB_X65_Y47_N12
\inst1|cpu|W_rf_wren\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|W_rf_wren~combout\ = (\inst1|rst_controller|r_sync_rst~q\) # ((\inst1|cpu|W_valid~q\ & \inst1|cpu|R_wr_dst_reg~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_valid~q\,
	datac => \inst1|rst_controller|r_sync_rst~q\,
	datad => \inst1|cpu|R_wr_dst_reg~q\,
	combout => \inst1|cpu|W_rf_wren~combout\);

-- Location: LCCOMB_X61_Y44_N12
\inst1|cpu|d_writedata[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|cpu|d_writedata[0]~feeder_combout\ = \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	combout => \inst1|cpu|d_writedata[0]~feeder_combout\);

-- Location: FF_X61_Y44_N13
\inst1|cpu|d_writedata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|cpu|d_writedata[0]~feeder_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|cpu|d_writedata\(0));

-- Location: LCCOMB_X66_Y46_N24
\inst1|mm_interconnect_0|crosser|clock_xer|in_data_buffer[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|crosser|clock_xer|in_data_buffer[0]~feeder_combout\ = \inst1|cpu|d_writedata\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|cpu|d_writedata\(0),
	combout => \inst1|mm_interconnect_0|crosser|clock_xer|in_data_buffer[0]~feeder_combout\);

-- Location: FF_X66_Y46_N25
\inst1|mm_interconnect_0|crosser|clock_xer|in_data_buffer[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|crosser|clock_xer|in_data_buffer[0]~feeder_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|mm_interconnect_0|crosser|clock_xer|take_in_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|crosser|clock_xer|in_data_buffer\(0));

-- Location: LCCOMB_X57_Y49_N2
\inst1|mm_interconnect_0|crosser|clock_xer|out_data_buffer[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|crosser|clock_xer|out_data_buffer[0]~feeder_combout\ = \inst1|mm_interconnect_0|crosser|clock_xer|in_data_buffer\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|mm_interconnect_0|crosser|clock_xer|in_data_buffer\(0),
	combout => \inst1|mm_interconnect_0|crosser|clock_xer|out_data_buffer[0]~feeder_combout\);

-- Location: FF_X57_Y49_N3
\inst1|mm_interconnect_0|crosser|clock_xer|out_data_buffer[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|mm_interconnect_0|crosser|clock_xer|out_data_buffer[0]~feeder_combout\,
	clrn => \inst1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|mm_interconnect_0|crosser|clock_xer|out_data_buffer\(0));

-- Location: LCCOMB_X57_Y49_N0
\inst1|pll|w_reset\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|pll|w_reset~combout\ = (\inst1|mm_interconnect_0|crosser|clock_xer|out_data_buffer\(0) & \inst1|pll|wire_pfdena_reg_ena~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|crosser|clock_xer|out_data_buffer\(0),
	datad => \inst1|pll|wire_pfdena_reg_ena~1_combout\,
	combout => \inst1|pll|w_reset~combout\);

-- Location: FF_X57_Y49_N1
\inst1|pll|prev_reset\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst1|pll|w_reset~combout\,
	clrn => \inst1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|pll|prev_reset~q\);

-- Location: CLKCTRL_G13
\inst1|pll|prev_reset~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst1|pll|prev_reset~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst1|pll|prev_reset~clkctrl_outclk\);

-- Location: CLKCTRL_G2
\inst1|pll|sd1|wire_pll7_clk[0]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\);

-- Location: LCCOMB_X59_Y44_N10
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~1_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \inst1|cpu|d_writedata\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst1|cpu|d_writedata\(31),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~1_combout\);

-- Location: FF_X59_Y44_N11
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~1_combout\,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(31));

-- Location: LCCOMB_X59_Y44_N0
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[31]~feeder_combout\ = \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~1_combout\,
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[31]~feeder_combout\);

-- Location: FF_X59_Y44_N1
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[31]~feeder_combout\,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(31));

-- Location: LCCOMB_X58_Y45_N18
\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[31]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[31]~30_combout\ = (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & ((\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(31)))) # 
-- (!\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & (\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(31),
	datac => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(31),
	datad => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\,
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[31]~30_combout\);

-- Location: LCCOMB_X58_Y44_N10
\inst1|sdram|m_data[21]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|m_data[21]~0_combout\ = (!\inst1|sdram|pending~combout\ & (\inst1|sdram|m_state.000010000~q\ & \inst1|sdram|f_pop~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|pending~combout\,
	datab => \inst1|sdram|m_state.000010000~q\,
	datad => \inst1|sdram|f_pop~q\,
	combout => \inst1|sdram|m_data[21]~0_combout\);

-- Location: FF_X58_Y45_N9
\inst1|sdram|m_data[31]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector119~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_data[31]~_Duplicate_1_q\);

-- Location: FF_X58_Y45_N19
\inst1|sdram|active_data[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[31]~30_combout\,
	ena => \inst1|sdram|active_rnw~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|active_data\(31));

-- Location: LCCOMB_X58_Y45_N4
\inst1|sdram|Selector119~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector119~0_combout\ = (\inst1|sdram|m_state.000010000~q\ & (((\inst1|sdram|active_data\(31))))) # (!\inst1|sdram|m_state.000010000~q\ & ((\inst1|sdram|m_state.000000010~q\ & ((\inst1|sdram|active_data\(31)))) # 
-- (!\inst1|sdram|m_state.000000010~q\ & (\inst1|sdram|m_data[31]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|m_state.000010000~q\,
	datab => \inst1|sdram|m_data[31]~_Duplicate_1_q\,
	datac => \inst1|sdram|m_state.000000010~q\,
	datad => \inst1|sdram|active_data\(31),
	combout => \inst1|sdram|Selector119~0_combout\);

-- Location: LCCOMB_X58_Y45_N8
\inst1|sdram|Selector119~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector119~1_combout\ = (\inst1|sdram|m_data[21]~0_combout\ & (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[31]~30_combout\)) # (!\inst1|sdram|m_data[21]~0_combout\ & ((\inst1|sdram|Selector119~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[31]~30_combout\,
	datab => \inst1|sdram|m_data[21]~0_combout\,
	datac => \inst1|sdram|Selector119~0_combout\,
	combout => \inst1|sdram|Selector119~1_combout\);

-- Location: DDIOOUTCELL_X0_Y30_N11
\inst1|sdram|m_data[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector119~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_data\(31));

-- Location: DDIOOECELL_X0_Y30_N12
\inst1|sdram|oe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|always5~0_combout\,
	asdata => VCC,
	aload => \inst1|rst_controller|r_sync_rst~clkctrl_outclk\,
	sload => \inst1|sdram|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|oe~q\);

-- Location: LCCOMB_X59_Y45_N18
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~2_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \inst1|cpu|d_writedata\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst1|cpu|d_writedata\(30),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~2_combout\);

-- Location: FF_X59_Y45_N19
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~2_combout\,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(30));

-- Location: LCCOMB_X59_Y45_N0
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[30]~feeder_combout\ = \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~2_combout\,
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[30]~feeder_combout\);

-- Location: FF_X59_Y45_N1
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[30]~feeder_combout\,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(30));

-- Location: LCCOMB_X58_Y45_N6
\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[30]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[30]~31_combout\ = (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & ((\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(30)))) # 
-- (!\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & (\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(30),
	datac => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(30),
	datad => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\,
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[30]~31_combout\);

-- Location: FF_X58_Y45_N7
\inst1|sdram|active_data[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[30]~31_combout\,
	ena => \inst1|sdram|active_rnw~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|active_data\(30));

-- Location: FF_X58_Y45_N3
\inst1|sdram|m_data[30]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector120~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_data[30]~_Duplicate_1_q\);

-- Location: LCCOMB_X58_Y45_N0
\inst1|sdram|Selector120~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector120~0_combout\ = (\inst1|sdram|m_state.000010000~q\ & (\inst1|sdram|active_data\(30))) # (!\inst1|sdram|m_state.000010000~q\ & ((\inst1|sdram|m_state.000000010~q\ & (\inst1|sdram|active_data\(30))) # 
-- (!\inst1|sdram|m_state.000000010~q\ & ((\inst1|sdram|m_data[30]~_Duplicate_1_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|m_state.000010000~q\,
	datab => \inst1|sdram|active_data\(30),
	datac => \inst1|sdram|m_state.000000010~q\,
	datad => \inst1|sdram|m_data[30]~_Duplicate_1_q\,
	combout => \inst1|sdram|Selector120~0_combout\);

-- Location: LCCOMB_X58_Y45_N2
\inst1|sdram|Selector120~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector120~1_combout\ = (\inst1|sdram|m_data[21]~0_combout\ & (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[30]~31_combout\)) # (!\inst1|sdram|m_data[21]~0_combout\ & ((\inst1|sdram|Selector120~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[30]~31_combout\,
	datab => \inst1|sdram|m_data[21]~0_combout\,
	datad => \inst1|sdram|Selector120~0_combout\,
	combout => \inst1|sdram|Selector120~1_combout\);

-- Location: DDIOOUTCELL_X0_Y34_N18
\inst1|sdram|m_data[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector120~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_data\(30));

-- Location: DDIOOECELL_X0_Y34_N19
\inst1|sdram|oe~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|always5~0_combout\,
	asdata => VCC,
	aload => \inst1|rst_controller|r_sync_rst~clkctrl_outclk\,
	sload => \inst1|sdram|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|oe~_Duplicate_1_q\);

-- Location: LCCOMB_X59_Y45_N6
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~3_combout\ = (\inst1|cpu|d_writedata\(29) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|d_writedata\(29),
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~3_combout\);

-- Location: FF_X59_Y45_N7
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~3_combout\,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(29));

-- Location: LCCOMB_X59_Y45_N4
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[29]~feeder_combout\ = \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~3_combout\,
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[29]~feeder_combout\);

-- Location: FF_X59_Y45_N5
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[29]~feeder_combout\,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(29));

-- Location: LCCOMB_X58_Y45_N10
\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[29]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[29]~32_combout\ = (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & ((\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(29)))) # 
-- (!\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & (\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(29),
	datab => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\,
	datad => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(29),
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[29]~32_combout\);

-- Location: FF_X58_Y45_N11
\inst1|sdram|active_data[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[29]~32_combout\,
	ena => \inst1|sdram|active_rnw~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|active_data\(29));

-- Location: FF_X58_Y45_N21
\inst1|sdram|m_data[29]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector121~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_data[29]~_Duplicate_1_q\);

-- Location: LCCOMB_X58_Y45_N12
\inst1|sdram|Selector121~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector121~0_combout\ = (\inst1|sdram|m_state.000010000~q\ & (((\inst1|sdram|active_data\(29))))) # (!\inst1|sdram|m_state.000010000~q\ & ((\inst1|sdram|m_state.000000010~q\ & (\inst1|sdram|active_data\(29))) # 
-- (!\inst1|sdram|m_state.000000010~q\ & ((\inst1|sdram|m_data[29]~_Duplicate_1_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|m_state.000010000~q\,
	datab => \inst1|sdram|m_state.000000010~q\,
	datac => \inst1|sdram|active_data\(29),
	datad => \inst1|sdram|m_data[29]~_Duplicate_1_q\,
	combout => \inst1|sdram|Selector121~0_combout\);

-- Location: LCCOMB_X58_Y45_N20
\inst1|sdram|Selector121~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector121~1_combout\ = (\inst1|sdram|m_data[21]~0_combout\ & ((\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[29]~32_combout\))) # (!\inst1|sdram|m_data[21]~0_combout\ & (\inst1|sdram|Selector121~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|Selector121~0_combout\,
	datab => \inst1|sdram|m_data[21]~0_combout\,
	datad => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[29]~32_combout\,
	combout => \inst1|sdram|Selector121~1_combout\);

-- Location: DDIOOUTCELL_X0_Y32_N18
\inst1|sdram|m_data[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector121~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_data\(29));

-- Location: DDIOOECELL_X0_Y32_N19
\inst1|sdram|oe~_Duplicate_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|always5~0_combout\,
	asdata => VCC,
	aload => \inst1|rst_controller|r_sync_rst~clkctrl_outclk\,
	sload => \inst1|sdram|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|oe~_Duplicate_2_q\);

-- Location: LCCOMB_X60_Y45_N28
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~4_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \inst1|cpu|d_writedata\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst1|cpu|d_writedata\(28),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~4_combout\);

-- Location: LCCOMB_X59_Y45_N8
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[28]~feeder_combout\ = \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~4_combout\,
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[28]~feeder_combout\);

-- Location: FF_X59_Y45_N9
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[28]~feeder_combout\,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(28));

-- Location: FF_X60_Y45_N29
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~4_combout\,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(28));

-- Location: LCCOMB_X58_Y45_N14
\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[28]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[28]~33_combout\ = (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & (\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(28))) # 
-- (!\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & ((\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\,
	datac => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(28),
	datad => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(28),
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[28]~33_combout\);

-- Location: FF_X58_Y45_N15
\inst1|sdram|active_data[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[28]~33_combout\,
	ena => \inst1|sdram|active_rnw~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|active_data\(28));

-- Location: FF_X58_Y45_N23
\inst1|sdram|m_data[28]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector122~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_data[28]~_Duplicate_1_q\);

-- Location: LCCOMB_X58_Y45_N16
\inst1|sdram|Selector122~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector122~0_combout\ = (\inst1|sdram|m_state.000010000~q\ & (((\inst1|sdram|active_data\(28))))) # (!\inst1|sdram|m_state.000010000~q\ & ((\inst1|sdram|m_state.000000010~q\ & (\inst1|sdram|active_data\(28))) # 
-- (!\inst1|sdram|m_state.000000010~q\ & ((\inst1|sdram|m_data[28]~_Duplicate_1_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|m_state.000010000~q\,
	datab => \inst1|sdram|m_state.000000010~q\,
	datac => \inst1|sdram|active_data\(28),
	datad => \inst1|sdram|m_data[28]~_Duplicate_1_q\,
	combout => \inst1|sdram|Selector122~0_combout\);

-- Location: LCCOMB_X58_Y45_N22
\inst1|sdram|Selector122~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector122~1_combout\ = (\inst1|sdram|m_data[21]~0_combout\ & (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[28]~33_combout\)) # (!\inst1|sdram|m_data[21]~0_combout\ & ((\inst1|sdram|Selector122~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[28]~33_combout\,
	datab => \inst1|sdram|m_data[21]~0_combout\,
	datad => \inst1|sdram|Selector122~0_combout\,
	combout => \inst1|sdram|Selector122~1_combout\);

-- Location: DDIOOUTCELL_X0_Y34_N25
\inst1|sdram|m_data[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector122~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_data\(28));

-- Location: DDIOOECELL_X0_Y34_N26
\inst1|sdram|oe~_Duplicate_3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|always5~0_combout\,
	asdata => VCC,
	aload => \inst1|rst_controller|r_sync_rst~clkctrl_outclk\,
	sload => \inst1|sdram|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|oe~_Duplicate_3_q\);

-- Location: FF_X57_Y45_N25
\inst1|sdram|m_data[27]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector123~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_data[27]~_Duplicate_1_q\);

-- Location: LCCOMB_X59_Y45_N28
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~5_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \inst1|cpu|d_writedata\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst1|cpu|d_writedata\(27),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~5_combout\);

-- Location: FF_X59_Y45_N29
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~5_combout\,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(27));

-- Location: LCCOMB_X59_Y45_N2
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[27]~feeder_combout\ = \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~5_combout\,
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[27]~feeder_combout\);

-- Location: FF_X59_Y45_N3
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[27]~feeder_combout\,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(27));

-- Location: LCCOMB_X58_Y43_N18
\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[27]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[27]~34_combout\ = (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & ((\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(27)))) # 
-- (!\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & (\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\,
	datac => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(27),
	datad => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(27),
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[27]~34_combout\);

-- Location: FF_X58_Y43_N19
\inst1|sdram|active_data[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[27]~34_combout\,
	ena => \inst1|sdram|active_rnw~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|active_data\(27));

-- Location: LCCOMB_X57_Y45_N4
\inst1|sdram|Selector123~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector123~0_combout\ = (\inst1|sdram|m_state.000010000~q\ & (((\inst1|sdram|active_data\(27))))) # (!\inst1|sdram|m_state.000010000~q\ & ((\inst1|sdram|m_state.000000010~q\ & ((\inst1|sdram|active_data\(27)))) # 
-- (!\inst1|sdram|m_state.000000010~q\ & (\inst1|sdram|m_data[27]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|m_state.000010000~q\,
	datab => \inst1|sdram|m_data[27]~_Duplicate_1_q\,
	datac => \inst1|sdram|active_data\(27),
	datad => \inst1|sdram|m_state.000000010~q\,
	combout => \inst1|sdram|Selector123~0_combout\);

-- Location: LCCOMB_X57_Y45_N24
\inst1|sdram|Selector123~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector123~1_combout\ = (\inst1|sdram|m_data[21]~0_combout\ & ((\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[27]~34_combout\))) # (!\inst1|sdram|m_data[21]~0_combout\ & (\inst1|sdram|Selector123~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|sdram|m_data[21]~0_combout\,
	datac => \inst1|sdram|Selector123~0_combout\,
	datad => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[27]~34_combout\,
	combout => \inst1|sdram|Selector123~1_combout\);

-- Location: DDIOOUTCELL_X0_Y35_N4
\inst1|sdram|m_data[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector123~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_data\(27));

-- Location: DDIOOECELL_X0_Y35_N5
\inst1|sdram|oe~_Duplicate_4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|always5~0_combout\,
	asdata => VCC,
	aload => \inst1|rst_controller|r_sync_rst~clkctrl_outclk\,
	sload => \inst1|sdram|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|oe~_Duplicate_4_q\);

-- Location: LCCOMB_X60_Y43_N12
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~6_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \inst1|cpu|d_writedata\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst1|cpu|d_writedata\(26),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~6_combout\);

-- Location: LCCOMB_X60_Y43_N18
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[26]~feeder_combout\ = \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~6_combout\,
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[26]~feeder_combout\);

-- Location: FF_X60_Y43_N19
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[26]~feeder_combout\,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(26));

-- Location: FF_X60_Y43_N13
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~6_combout\,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(26));

-- Location: LCCOMB_X58_Y43_N4
\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[26]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[26]~35_combout\ = (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & (\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(26))) # 
-- (!\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & ((\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(26),
	datab => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(26),
	datac => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\,
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[26]~35_combout\);

-- Location: FF_X58_Y43_N5
\inst1|sdram|active_data[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[26]~35_combout\,
	ena => \inst1|sdram|active_rnw~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|active_data\(26));

-- Location: FF_X58_Y43_N17
\inst1|sdram|m_data[26]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector124~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_data[26]~_Duplicate_1_q\);

-- Location: LCCOMB_X58_Y43_N30
\inst1|sdram|Selector124~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector124~0_combout\ = (\inst1|sdram|m_state.000010000~q\ & (\inst1|sdram|active_data\(26))) # (!\inst1|sdram|m_state.000010000~q\ & ((\inst1|sdram|m_state.000000010~q\ & (\inst1|sdram|active_data\(26))) # 
-- (!\inst1|sdram|m_state.000000010~q\ & ((\inst1|sdram|m_data[26]~_Duplicate_1_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|m_state.000010000~q\,
	datab => \inst1|sdram|active_data\(26),
	datac => \inst1|sdram|m_state.000000010~q\,
	datad => \inst1|sdram|m_data[26]~_Duplicate_1_q\,
	combout => \inst1|sdram|Selector124~0_combout\);

-- Location: LCCOMB_X58_Y43_N16
\inst1|sdram|Selector124~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector124~1_combout\ = (\inst1|sdram|m_data[21]~0_combout\ & ((\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[26]~35_combout\))) # (!\inst1|sdram|m_data[21]~0_combout\ & (\inst1|sdram|Selector124~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|Selector124~0_combout\,
	datab => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[26]~35_combout\,
	datac => \inst1|sdram|m_data[21]~0_combout\,
	combout => \inst1|sdram|Selector124~1_combout\);

-- Location: DDIOOUTCELL_X0_Y35_N11
\inst1|sdram|m_data[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector124~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_data\(26));

-- Location: DDIOOECELL_X0_Y35_N12
\inst1|sdram|oe~_Duplicate_5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|always5~0_combout\,
	asdata => VCC,
	aload => \inst1|rst_controller|r_sync_rst~clkctrl_outclk\,
	sload => \inst1|sdram|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|oe~_Duplicate_5_q\);

-- Location: LCCOMB_X61_Y43_N14
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~7_combout\ = (\inst1|cpu|d_writedata\(25) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|d_writedata\(25),
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~7_combout\);

-- Location: FF_X61_Y43_N15
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~7_combout\,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(25));

-- Location: FF_X61_Y43_N5
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~7_combout\,
	sload => VCC,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(25));

-- Location: LCCOMB_X58_Y43_N8
\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[25]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[25]~36_combout\ = (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & ((\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(25)))) # 
-- (!\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & (\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(25),
	datab => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\,
	datac => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(25),
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[25]~36_combout\);

-- Location: FF_X58_Y43_N27
\inst1|sdram|m_data[25]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector125~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_data[25]~_Duplicate_1_q\);

-- Location: FF_X58_Y43_N9
\inst1|sdram|active_data[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[25]~36_combout\,
	ena => \inst1|sdram|active_rnw~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|active_data\(25));

-- Location: LCCOMB_X58_Y43_N2
\inst1|sdram|Selector125~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector125~0_combout\ = (\inst1|sdram|m_state.000010000~q\ & (((\inst1|sdram|active_data\(25))))) # (!\inst1|sdram|m_state.000010000~q\ & ((\inst1|sdram|m_state.000000010~q\ & ((\inst1|sdram|active_data\(25)))) # 
-- (!\inst1|sdram|m_state.000000010~q\ & (\inst1|sdram|m_data[25]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|m_data[25]~_Duplicate_1_q\,
	datab => \inst1|sdram|m_state.000010000~q\,
	datac => \inst1|sdram|m_state.000000010~q\,
	datad => \inst1|sdram|active_data\(25),
	combout => \inst1|sdram|Selector125~0_combout\);

-- Location: LCCOMB_X58_Y43_N26
\inst1|sdram|Selector125~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector125~1_combout\ = (\inst1|sdram|m_data[21]~0_combout\ & (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[25]~36_combout\)) # (!\inst1|sdram|m_data[21]~0_combout\ & ((\inst1|sdram|Selector125~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[25]~36_combout\,
	datac => \inst1|sdram|m_data[21]~0_combout\,
	datad => \inst1|sdram|Selector125~0_combout\,
	combout => \inst1|sdram|Selector125~1_combout\);

-- Location: DDIOOUTCELL_X0_Y35_N18
\inst1|sdram|m_data[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector125~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_data\(25));

-- Location: DDIOOECELL_X0_Y35_N19
\inst1|sdram|oe~_Duplicate_6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|always5~0_combout\,
	asdata => VCC,
	aload => \inst1|rst_controller|r_sync_rst~clkctrl_outclk\,
	sload => \inst1|sdram|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|oe~_Duplicate_6_q\);

-- Location: FF_X58_Y43_N21
\inst1|sdram|m_data[24]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector126~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_data[24]~_Duplicate_1_q\);

-- Location: LCCOMB_X59_Y45_N16
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~8_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \inst1|cpu|d_writedata\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst1|cpu|d_writedata\(24),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~8_combout\);

-- Location: FF_X59_Y45_N17
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~8_combout\,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(24));

-- Location: LCCOMB_X59_Y45_N14
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[24]~feeder_combout\ = \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~8_combout\,
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[24]~feeder_combout\);

-- Location: FF_X59_Y45_N15
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[24]~feeder_combout\,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(24));

-- Location: LCCOMB_X58_Y43_N12
\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[24]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[24]~37_combout\ = (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & ((\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(24)))) # 
-- (!\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & (\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(24),
	datab => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(24),
	datac => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\,
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[24]~37_combout\);

-- Location: FF_X58_Y43_N13
\inst1|sdram|active_data[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[24]~37_combout\,
	ena => \inst1|sdram|active_rnw~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|active_data\(24));

-- Location: LCCOMB_X58_Y43_N14
\inst1|sdram|Selector126~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector126~0_combout\ = (\inst1|sdram|m_state.000010000~q\ & (((\inst1|sdram|active_data\(24))))) # (!\inst1|sdram|m_state.000010000~q\ & ((\inst1|sdram|m_state.000000010~q\ & ((\inst1|sdram|active_data\(24)))) # 
-- (!\inst1|sdram|m_state.000000010~q\ & (\inst1|sdram|m_data[24]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|m_state.000010000~q\,
	datab => \inst1|sdram|m_data[24]~_Duplicate_1_q\,
	datac => \inst1|sdram|m_state.000000010~q\,
	datad => \inst1|sdram|active_data\(24),
	combout => \inst1|sdram|Selector126~0_combout\);

-- Location: LCCOMB_X58_Y43_N20
\inst1|sdram|Selector126~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector126~1_combout\ = (\inst1|sdram|m_data[21]~0_combout\ & ((\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[24]~37_combout\))) # (!\inst1|sdram|m_data[21]~0_combout\ & (\inst1|sdram|Selector126~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|sdram|Selector126~0_combout\,
	datac => \inst1|sdram|m_data[21]~0_combout\,
	datad => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[24]~37_combout\,
	combout => \inst1|sdram|Selector126~1_combout\);

-- Location: DDIOOUTCELL_X0_Y24_N4
\inst1|sdram|m_data[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector126~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_data\(24));

-- Location: DDIOOECELL_X0_Y24_N5
\inst1|sdram|oe~_Duplicate_7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|always5~0_combout\,
	asdata => VCC,
	aload => \inst1|rst_controller|r_sync_rst~clkctrl_outclk\,
	sload => \inst1|sdram|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|oe~_Duplicate_7_q\);

-- Location: FF_X58_Y43_N23
\inst1|sdram|m_data[23]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector127~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_data[23]~_Duplicate_1_q\);

-- Location: LCCOMB_X59_Y44_N30
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~9_combout\ = (\inst1|cpu|d_writedata\(23) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|d_writedata\(23),
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~9_combout\);

-- Location: FF_X59_Y44_N13
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~9_combout\,
	sload => VCC,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(23));

-- Location: FF_X59_Y44_N31
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~9_combout\,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(23));

-- Location: LCCOMB_X58_Y43_N24
\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[23]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[23]~38_combout\ = (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & (\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(23))) # 
-- (!\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & ((\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(23),
	datab => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\,
	datac => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(23),
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[23]~38_combout\);

-- Location: FF_X58_Y43_N25
\inst1|sdram|active_data[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[23]~38_combout\,
	ena => \inst1|sdram|active_rnw~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|active_data\(23));

-- Location: LCCOMB_X58_Y43_N10
\inst1|sdram|Selector127~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector127~0_combout\ = (\inst1|sdram|m_state.000010000~q\ & (((\inst1|sdram|active_data\(23))))) # (!\inst1|sdram|m_state.000010000~q\ & ((\inst1|sdram|m_state.000000010~q\ & ((\inst1|sdram|active_data\(23)))) # 
-- (!\inst1|sdram|m_state.000000010~q\ & (\inst1|sdram|m_data[23]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|m_state.000010000~q\,
	datab => \inst1|sdram|m_state.000000010~q\,
	datac => \inst1|sdram|m_data[23]~_Duplicate_1_q\,
	datad => \inst1|sdram|active_data\(23),
	combout => \inst1|sdram|Selector127~0_combout\);

-- Location: LCCOMB_X58_Y43_N22
\inst1|sdram|Selector127~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector127~1_combout\ = (\inst1|sdram|m_data[21]~0_combout\ & ((\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[23]~38_combout\))) # (!\inst1|sdram|m_data[21]~0_combout\ & (\inst1|sdram|Selector127~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|Selector127~0_combout\,
	datac => \inst1|sdram|m_data[21]~0_combout\,
	datad => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[23]~38_combout\,
	combout => \inst1|sdram|Selector127~1_combout\);

-- Location: DDIOOUTCELL_X0_Y47_N18
\inst1|sdram|m_data[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector127~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_data\(23));

-- Location: DDIOOECELL_X0_Y47_N19
\inst1|sdram|oe~_Duplicate_8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|always5~0_combout\,
	asdata => VCC,
	aload => \inst1|rst_controller|r_sync_rst~clkctrl_outclk\,
	sload => \inst1|sdram|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|oe~_Duplicate_8_q\);

-- Location: FF_X57_Y45_N11
\inst1|sdram|m_data[22]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector128~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_data[22]~_Duplicate_1_q\);

-- Location: LCCOMB_X59_Y45_N12
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~10_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \inst1|cpu|d_writedata\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst1|cpu|d_writedata\(22),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~10_combout\);

-- Location: LCCOMB_X59_Y45_N26
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[22]~feeder_combout\ = \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~10_combout\,
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[22]~feeder_combout\);

-- Location: FF_X59_Y45_N27
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[22]~feeder_combout\,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(22));

-- Location: FF_X59_Y45_N13
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~10_combout\,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(22));

-- Location: LCCOMB_X58_Y45_N26
\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[22]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[22]~39_combout\ = (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & (\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(22))) # 
-- (!\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & ((\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(22),
	datac => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(22),
	datad => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\,
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[22]~39_combout\);

-- Location: FF_X58_Y45_N27
\inst1|sdram|active_data[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[22]~39_combout\,
	ena => \inst1|sdram|active_rnw~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|active_data\(22));

-- Location: LCCOMB_X57_Y45_N22
\inst1|sdram|Selector128~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector128~0_combout\ = (\inst1|sdram|m_state.000010000~q\ & (((\inst1|sdram|active_data\(22))))) # (!\inst1|sdram|m_state.000010000~q\ & ((\inst1|sdram|m_state.000000010~q\ & ((\inst1|sdram|active_data\(22)))) # 
-- (!\inst1|sdram|m_state.000000010~q\ & (\inst1|sdram|m_data[22]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|m_data[22]~_Duplicate_1_q\,
	datab => \inst1|sdram|active_data\(22),
	datac => \inst1|sdram|m_state.000010000~q\,
	datad => \inst1|sdram|m_state.000000010~q\,
	combout => \inst1|sdram|Selector128~0_combout\);

-- Location: LCCOMB_X57_Y45_N10
\inst1|sdram|Selector128~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector128~1_combout\ = (\inst1|sdram|m_data[21]~0_combout\ & ((\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[22]~39_combout\))) # (!\inst1|sdram|m_data[21]~0_combout\ & (\inst1|sdram|Selector128~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|sdram|m_data[21]~0_combout\,
	datac => \inst1|sdram|Selector128~0_combout\,
	datad => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[22]~39_combout\,
	combout => \inst1|sdram|Selector128~1_combout\);

-- Location: DDIOOUTCELL_X0_Y45_N25
\inst1|sdram|m_data[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector128~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_data\(22));

-- Location: DDIOOECELL_X0_Y45_N26
\inst1|sdram|oe~_Duplicate_9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|always5~0_combout\,
	asdata => VCC,
	aload => \inst1|rst_controller|r_sync_rst~clkctrl_outclk\,
	sload => \inst1|sdram|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|oe~_Duplicate_9_q\);

-- Location: FF_X57_Y46_N17
\inst1|sdram|m_data[21]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector129~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_data[21]~_Duplicate_1_q\);

-- Location: LCCOMB_X59_Y45_N24
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~11_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \inst1|cpu|d_writedata\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst1|cpu|d_writedata\(21),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~11_combout\);

-- Location: LCCOMB_X59_Y45_N22
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[21]~feeder_combout\ = \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~11_combout\,
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[21]~feeder_combout\);

-- Location: FF_X59_Y45_N23
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[21]~feeder_combout\,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(21));

-- Location: FF_X59_Y45_N25
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~11_combout\,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(21));

-- Location: LCCOMB_X57_Y46_N2
\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[21]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[21]~40_combout\ = (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & (\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(21))) # 
-- (!\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & ((\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\,
	datac => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(21),
	datad => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(21),
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[21]~40_combout\);

-- Location: FF_X57_Y46_N3
\inst1|sdram|active_data[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[21]~40_combout\,
	ena => \inst1|sdram|active_rnw~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|active_data\(21));

-- Location: LCCOMB_X57_Y46_N28
\inst1|sdram|Selector129~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector129~0_combout\ = (\inst1|sdram|m_state.000000010~q\ & (((\inst1|sdram|active_data\(21))))) # (!\inst1|sdram|m_state.000000010~q\ & ((\inst1|sdram|m_state.000010000~q\ & ((\inst1|sdram|active_data\(21)))) # 
-- (!\inst1|sdram|m_state.000010000~q\ & (\inst1|sdram|m_data[21]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|m_state.000000010~q\,
	datab => \inst1|sdram|m_data[21]~_Duplicate_1_q\,
	datac => \inst1|sdram|active_data\(21),
	datad => \inst1|sdram|m_state.000010000~q\,
	combout => \inst1|sdram|Selector129~0_combout\);

-- Location: LCCOMB_X57_Y46_N16
\inst1|sdram|Selector129~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector129~1_combout\ = (\inst1|sdram|m_data[21]~0_combout\ & ((\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[21]~40_combout\))) # (!\inst1|sdram|m_data[21]~0_combout\ & (\inst1|sdram|Selector129~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|sdram|Selector129~0_combout\,
	datac => \inst1|sdram|m_data[21]~0_combout\,
	datad => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[21]~40_combout\,
	combout => \inst1|sdram|Selector129~1_combout\);

-- Location: DDIOOUTCELL_X0_Y52_N25
\inst1|sdram|m_data[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector129~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_data\(21));

-- Location: DDIOOECELL_X0_Y52_N26
\inst1|sdram|oe~_Duplicate_10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|always5~0_combout\,
	asdata => VCC,
	aload => \inst1|rst_controller|r_sync_rst~clkctrl_outclk\,
	sload => \inst1|sdram|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|oe~_Duplicate_10_q\);

-- Location: LCCOMB_X60_Y45_N22
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~12_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \inst1|cpu|d_writedata\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst1|cpu|d_writedata\(20),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~12_combout\);

-- Location: FF_X60_Y45_N23
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~12_combout\,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(20));

-- Location: LCCOMB_X59_Y45_N10
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[20]~feeder_combout\ = \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~12_combout\,
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[20]~feeder_combout\);

-- Location: FF_X59_Y45_N11
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[20]~feeder_combout\,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(20));

-- Location: LCCOMB_X57_Y46_N30
\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[20]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[20]~41_combout\ = (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & ((\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(20)))) # 
-- (!\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & (\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(20),
	datab => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(20),
	datac => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\,
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[20]~41_combout\);

-- Location: FF_X57_Y46_N27
\inst1|sdram|m_data[20]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector130~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_data[20]~_Duplicate_1_q\);

-- Location: FF_X57_Y46_N31
\inst1|sdram|active_data[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[20]~41_combout\,
	ena => \inst1|sdram|active_rnw~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|active_data\(20));

-- Location: LCCOMB_X57_Y46_N24
\inst1|sdram|Selector130~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector130~0_combout\ = (\inst1|sdram|m_state.000010000~q\ & (((\inst1|sdram|active_data\(20))))) # (!\inst1|sdram|m_state.000010000~q\ & ((\inst1|sdram|m_state.000000010~q\ & ((\inst1|sdram|active_data\(20)))) # 
-- (!\inst1|sdram|m_state.000000010~q\ & (\inst1|sdram|m_data[20]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|m_data[20]~_Duplicate_1_q\,
	datab => \inst1|sdram|active_data\(20),
	datac => \inst1|sdram|m_state.000010000~q\,
	datad => \inst1|sdram|m_state.000000010~q\,
	combout => \inst1|sdram|Selector130~0_combout\);

-- Location: LCCOMB_X57_Y46_N26
\inst1|sdram|Selector130~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector130~1_combout\ = (\inst1|sdram|m_data[21]~0_combout\ & (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[20]~41_combout\)) # (!\inst1|sdram|m_data[21]~0_combout\ & ((\inst1|sdram|Selector130~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[20]~41_combout\,
	datac => \inst1|sdram|m_data[21]~0_combout\,
	datad => \inst1|sdram|Selector130~0_combout\,
	combout => \inst1|sdram|Selector130~1_combout\);

-- Location: DDIOOUTCELL_X0_Y46_N18
\inst1|sdram|m_data[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector130~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_data\(20));

-- Location: DDIOOECELL_X0_Y46_N19
\inst1|sdram|oe~_Duplicate_11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|always5~0_combout\,
	asdata => VCC,
	aload => \inst1|rst_controller|r_sync_rst~clkctrl_outclk\,
	sload => \inst1|sdram|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|oe~_Duplicate_11_q\);

-- Location: LCCOMB_X59_Y45_N30
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~13_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \inst1|cpu|d_writedata\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst1|cpu|d_writedata\(19),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~13_combout\);

-- Location: FF_X59_Y45_N21
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~13_combout\,
	sload => VCC,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(19));

-- Location: FF_X59_Y45_N31
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~13_combout\,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(19));

-- Location: LCCOMB_X57_Y46_N10
\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[19]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[19]~42_combout\ = (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & (\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(19))) # 
-- (!\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & ((\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(19),
	datac => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\,
	datad => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(19),
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[19]~42_combout\);

-- Location: FF_X57_Y46_N11
\inst1|sdram|active_data[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[19]~42_combout\,
	ena => \inst1|sdram|active_rnw~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|active_data\(19));

-- Location: FF_X57_Y46_N21
\inst1|sdram|m_data[19]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector131~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_data[19]~_Duplicate_1_q\);

-- Location: LCCOMB_X57_Y46_N12
\inst1|sdram|Selector131~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector131~0_combout\ = (\inst1|sdram|m_state.000000010~q\ & (\inst1|sdram|active_data\(19))) # (!\inst1|sdram|m_state.000000010~q\ & ((\inst1|sdram|m_state.000010000~q\ & (\inst1|sdram|active_data\(19))) # 
-- (!\inst1|sdram|m_state.000010000~q\ & ((\inst1|sdram|m_data[19]~_Duplicate_1_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|m_state.000000010~q\,
	datab => \inst1|sdram|active_data\(19),
	datac => \inst1|sdram|m_state.000010000~q\,
	datad => \inst1|sdram|m_data[19]~_Duplicate_1_q\,
	combout => \inst1|sdram|Selector131~0_combout\);

-- Location: LCCOMB_X57_Y46_N20
\inst1|sdram|Selector131~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector131~1_combout\ = (\inst1|sdram|m_data[21]~0_combout\ & (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[19]~42_combout\)) # (!\inst1|sdram|m_data[21]~0_combout\ & ((\inst1|sdram|Selector131~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[19]~42_combout\,
	datac => \inst1|sdram|m_data[21]~0_combout\,
	datad => \inst1|sdram|Selector131~0_combout\,
	combout => \inst1|sdram|Selector131~1_combout\);

-- Location: DDIOOUTCELL_X0_Y46_N25
\inst1|sdram|m_data[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector131~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_data\(19));

-- Location: DDIOOECELL_X0_Y46_N26
\inst1|sdram|oe~_Duplicate_12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|always5~0_combout\,
	asdata => VCC,
	aload => \inst1|rst_controller|r_sync_rst~clkctrl_outclk\,
	sload => \inst1|sdram|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|oe~_Duplicate_12_q\);

-- Location: LCCOMB_X58_Y46_N18
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~14_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \inst1|cpu|d_writedata\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst1|cpu|d_writedata\(18),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~14_combout\);

-- Location: LCCOMB_X58_Y46_N16
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[18]~feeder_combout\ = \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~14_combout\,
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[18]~feeder_combout\);

-- Location: FF_X58_Y46_N17
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[18]~feeder_combout\,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(18));

-- Location: FF_X58_Y46_N19
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~14_combout\,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(18));

-- Location: LCCOMB_X57_Y46_N22
\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[18]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[18]~43_combout\ = (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & (\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(18))) # 
-- (!\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & ((\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(18),
	datac => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\,
	datad => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(18),
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[18]~43_combout\);

-- Location: FF_X57_Y46_N15
\inst1|sdram|m_data[18]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector132~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_data[18]~_Duplicate_1_q\);

-- Location: FF_X57_Y46_N23
\inst1|sdram|active_data[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[18]~43_combout\,
	ena => \inst1|sdram|active_rnw~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|active_data\(18));

-- Location: LCCOMB_X57_Y46_N8
\inst1|sdram|Selector132~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector132~0_combout\ = (\inst1|sdram|m_state.000000010~q\ & (((\inst1|sdram|active_data\(18))))) # (!\inst1|sdram|m_state.000000010~q\ & ((\inst1|sdram|m_state.000010000~q\ & ((\inst1|sdram|active_data\(18)))) # 
-- (!\inst1|sdram|m_state.000010000~q\ & (\inst1|sdram|m_data[18]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|m_state.000000010~q\,
	datab => \inst1|sdram|m_data[18]~_Duplicate_1_q\,
	datac => \inst1|sdram|m_state.000010000~q\,
	datad => \inst1|sdram|active_data\(18),
	combout => \inst1|sdram|Selector132~0_combout\);

-- Location: LCCOMB_X57_Y46_N14
\inst1|sdram|Selector132~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector132~1_combout\ = (\inst1|sdram|m_data[21]~0_combout\ & (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[18]~43_combout\)) # (!\inst1|sdram|m_data[21]~0_combout\ & ((\inst1|sdram|Selector132~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[18]~43_combout\,
	datab => \inst1|sdram|Selector132~0_combout\,
	datac => \inst1|sdram|m_data[21]~0_combout\,
	combout => \inst1|sdram|Selector132~1_combout\);

-- Location: DDIOOUTCELL_X0_Y43_N18
\inst1|sdram|m_data[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector132~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_data\(18));

-- Location: DDIOOECELL_X0_Y43_N19
\inst1|sdram|oe~_Duplicate_13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|always5~0_combout\,
	asdata => VCC,
	aload => \inst1|rst_controller|r_sync_rst~clkctrl_outclk\,
	sload => \inst1|sdram|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|oe~_Duplicate_13_q\);

-- Location: LCCOMB_X58_Y46_N22
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~15_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \inst1|cpu|d_writedata\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst1|cpu|d_writedata\(17),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~15_combout\);

-- Location: FF_X58_Y46_N23
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~15_combout\,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(17));

-- Location: FF_X58_Y46_N5
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~15_combout\,
	sload => VCC,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(17));

-- Location: LCCOMB_X56_Y46_N10
\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[17]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[17]~44_combout\ = (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & ((\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(17)))) # 
-- (!\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & (\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(17),
	datac => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(17),
	datad => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\,
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[17]~44_combout\);

-- Location: FF_X56_Y46_N11
\inst1|sdram|active_data[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[17]~44_combout\,
	ena => \inst1|sdram|active_rnw~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|active_data\(17));

-- Location: FF_X56_Y46_N1
\inst1|sdram|m_data[17]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector133~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_data[17]~_Duplicate_1_q\);

-- Location: LCCOMB_X56_Y46_N28
\inst1|sdram|Selector133~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector133~0_combout\ = (\inst1|sdram|m_state.000010000~q\ & (\inst1|sdram|active_data\(17))) # (!\inst1|sdram|m_state.000010000~q\ & ((\inst1|sdram|m_state.000000010~q\ & (\inst1|sdram|active_data\(17))) # 
-- (!\inst1|sdram|m_state.000000010~q\ & ((\inst1|sdram|m_data[17]~_Duplicate_1_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|m_state.000010000~q\,
	datab => \inst1|sdram|active_data\(17),
	datac => \inst1|sdram|m_state.000000010~q\,
	datad => \inst1|sdram|m_data[17]~_Duplicate_1_q\,
	combout => \inst1|sdram|Selector133~0_combout\);

-- Location: LCCOMB_X56_Y46_N0
\inst1|sdram|Selector133~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector133~1_combout\ = (\inst1|sdram|m_data[21]~0_combout\ & (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[17]~44_combout\)) # (!\inst1|sdram|m_data[21]~0_combout\ & ((\inst1|sdram|Selector133~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[17]~44_combout\,
	datab => \inst1|sdram|m_data[21]~0_combout\,
	datad => \inst1|sdram|Selector133~0_combout\,
	combout => \inst1|sdram|Selector133~1_combout\);

-- Location: DDIOOUTCELL_X0_Y48_N11
\inst1|sdram|m_data[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector133~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_data\(17));

-- Location: DDIOOECELL_X0_Y48_N12
\inst1|sdram|oe~_Duplicate_14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|always5~0_combout\,
	asdata => VCC,
	aload => \inst1|rst_controller|r_sync_rst~clkctrl_outclk\,
	sload => \inst1|sdram|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|oe~_Duplicate_14_q\);

-- Location: LCCOMB_X61_Y44_N26
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~16_combout\ = (\inst1|cpu|d_writedata\(16) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|d_writedata\(16),
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~16_combout\);

-- Location: FF_X61_Y44_N27
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~16_combout\,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(16));

-- Location: LCCOMB_X58_Y46_N0
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[16]~feeder_combout\ = \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~16_combout\,
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[16]~feeder_combout\);

-- Location: FF_X58_Y46_N1
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[16]~feeder_combout\,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(16));

-- Location: LCCOMB_X57_Y45_N0
\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[16]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[16]~45_combout\ = (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & ((\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(16)))) # 
-- (!\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & (\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\,
	datac => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(16),
	datad => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(16),
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[16]~45_combout\);

-- Location: FF_X57_Y45_N1
\inst1|sdram|active_data[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[16]~45_combout\,
	ena => \inst1|sdram|active_rnw~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|active_data\(16));

-- Location: FF_X57_Y45_N21
\inst1|sdram|m_data[16]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector134~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_data[16]~_Duplicate_1_q\);

-- Location: LCCOMB_X57_Y45_N26
\inst1|sdram|Selector134~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector134~0_combout\ = (\inst1|sdram|m_state.000010000~q\ & (\inst1|sdram|active_data\(16))) # (!\inst1|sdram|m_state.000010000~q\ & ((\inst1|sdram|m_state.000000010~q\ & (\inst1|sdram|active_data\(16))) # 
-- (!\inst1|sdram|m_state.000000010~q\ & ((\inst1|sdram|m_data[16]~_Duplicate_1_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|active_data\(16),
	datab => \inst1|sdram|m_data[16]~_Duplicate_1_q\,
	datac => \inst1|sdram|m_state.000010000~q\,
	datad => \inst1|sdram|m_state.000000010~q\,
	combout => \inst1|sdram|Selector134~0_combout\);

-- Location: LCCOMB_X57_Y45_N20
\inst1|sdram|Selector134~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector134~1_combout\ = (\inst1|sdram|m_data[21]~0_combout\ & ((\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[16]~45_combout\))) # (!\inst1|sdram|m_data[21]~0_combout\ & (\inst1|sdram|Selector134~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|sdram|m_data[21]~0_combout\,
	datac => \inst1|sdram|Selector134~0_combout\,
	datad => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[16]~45_combout\,
	combout => \inst1|sdram|Selector134~1_combout\);

-- Location: DDIOOUTCELL_X0_Y45_N18
\inst1|sdram|m_data[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector134~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_data\(16));

-- Location: DDIOOECELL_X0_Y45_N19
\inst1|sdram|oe~_Duplicate_15\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|always5~0_combout\,
	asdata => VCC,
	aload => \inst1|rst_controller|r_sync_rst~clkctrl_outclk\,
	sload => \inst1|sdram|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|oe~_Duplicate_15_q\);

-- Location: LCCOMB_X61_Y44_N20
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~17_combout\ = (\inst1|cpu|d_writedata\(15) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|cpu|d_writedata\(15),
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~17_combout\);

-- Location: FF_X58_Y46_N27
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~17_combout\,
	sload => VCC,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(15));

-- Location: FF_X61_Y44_N21
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~17_combout\,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(15));

-- Location: LCCOMB_X57_Y46_N18
\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[15]~46_combout\ = (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & (\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(15))) # 
-- (!\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & ((\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\,
	datab => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(15),
	datac => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(15),
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[15]~46_combout\);

-- Location: FF_X57_Y46_N1
\inst1|sdram|m_data[15]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector135~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_data[15]~_Duplicate_1_q\);

-- Location: FF_X57_Y46_N19
\inst1|sdram|active_data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[15]~46_combout\,
	ena => \inst1|sdram|active_rnw~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|active_data\(15));

-- Location: LCCOMB_X57_Y46_N4
\inst1|sdram|Selector135~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector135~0_combout\ = (\inst1|sdram|m_state.000000010~q\ & (((\inst1|sdram|active_data\(15))))) # (!\inst1|sdram|m_state.000000010~q\ & ((\inst1|sdram|m_state.000010000~q\ & ((\inst1|sdram|active_data\(15)))) # 
-- (!\inst1|sdram|m_state.000010000~q\ & (\inst1|sdram|m_data[15]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|m_state.000000010~q\,
	datab => \inst1|sdram|m_data[15]~_Duplicate_1_q\,
	datac => \inst1|sdram|m_state.000010000~q\,
	datad => \inst1|sdram|active_data\(15),
	combout => \inst1|sdram|Selector135~0_combout\);

-- Location: LCCOMB_X57_Y46_N0
\inst1|sdram|Selector135~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector135~1_combout\ = (\inst1|sdram|m_data[21]~0_combout\ & (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[15]~46_combout\)) # (!\inst1|sdram|m_data[21]~0_combout\ & ((\inst1|sdram|Selector135~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[15]~46_combout\,
	datab => \inst1|sdram|Selector135~0_combout\,
	datac => \inst1|sdram|m_data[21]~0_combout\,
	combout => \inst1|sdram|Selector135~1_combout\);

-- Location: DDIOOUTCELL_X0_Y24_N25
\inst1|sdram|m_data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector135~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_data\(15));

-- Location: DDIOOECELL_X0_Y24_N26
\inst1|sdram|oe~_Duplicate_16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|always5~0_combout\,
	asdata => VCC,
	aload => \inst1|rst_controller|r_sync_rst~clkctrl_outclk\,
	sload => \inst1|sdram|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|oe~_Duplicate_16_q\);

-- Location: LCCOMB_X59_Y46_N2
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~18_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \inst1|cpu|d_writedata\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst1|cpu|d_writedata\(14),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~18_combout\);

-- Location: LCCOMB_X58_Y46_N20
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[14]~feeder_combout\ = \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~18_combout\,
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[14]~feeder_combout\);

-- Location: FF_X58_Y46_N21
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[14]~feeder_combout\,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(14));

-- Location: FF_X59_Y46_N3
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~18_combout\,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(14));

-- Location: LCCOMB_X57_Y45_N12
\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[14]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[14]~47_combout\ = (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & (\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(14))) # 
-- (!\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & ((\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(14),
	datac => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\,
	datad => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(14),
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[14]~47_combout\);

-- Location: FF_X57_Y45_N13
\inst1|sdram|active_data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[14]~47_combout\,
	ena => \inst1|sdram|active_rnw~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|active_data\(14));

-- Location: FF_X57_Y45_N15
\inst1|sdram|m_data[14]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector136~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_data[14]~_Duplicate_1_q\);

-- Location: LCCOMB_X57_Y45_N30
\inst1|sdram|Selector136~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector136~0_combout\ = (\inst1|sdram|m_state.000010000~q\ & (\inst1|sdram|active_data\(14))) # (!\inst1|sdram|m_state.000010000~q\ & ((\inst1|sdram|m_state.000000010~q\ & (\inst1|sdram|active_data\(14))) # 
-- (!\inst1|sdram|m_state.000000010~q\ & ((\inst1|sdram|m_data[14]~_Duplicate_1_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|active_data\(14),
	datab => \inst1|sdram|m_state.000010000~q\,
	datac => \inst1|sdram|m_data[14]~_Duplicate_1_q\,
	datad => \inst1|sdram|m_state.000000010~q\,
	combout => \inst1|sdram|Selector136~0_combout\);

-- Location: LCCOMB_X57_Y45_N14
\inst1|sdram|Selector136~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector136~1_combout\ = (\inst1|sdram|m_data[21]~0_combout\ & (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[14]~47_combout\)) # (!\inst1|sdram|m_data[21]~0_combout\ & ((\inst1|sdram|Selector136~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[14]~47_combout\,
	datab => \inst1|sdram|m_data[21]~0_combout\,
	datac => \inst1|sdram|Selector136~0_combout\,
	combout => \inst1|sdram|Selector136~1_combout\);

-- Location: DDIOOUTCELL_X0_Y21_N25
\inst1|sdram|m_data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector136~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_data\(14));

-- Location: DDIOOECELL_X0_Y21_N26
\inst1|sdram|oe~_Duplicate_17\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|always5~0_combout\,
	asdata => VCC,
	aload => \inst1|rst_controller|r_sync_rst~clkctrl_outclk\,
	sload => \inst1|sdram|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|oe~_Duplicate_17_q\);

-- Location: FF_X58_Y45_N25
\inst1|sdram|m_data[13]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector137~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_data[13]~_Duplicate_1_q\);

-- Location: LCCOMB_X63_Y44_N10
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~19_combout\ = (\inst1|cpu|d_writedata\(13) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|d_writedata\(13),
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~19_combout\);

-- Location: FF_X59_Y43_N7
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~19_combout\,
	sload => VCC,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(13));

-- Location: FF_X63_Y44_N11
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~19_combout\,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(13));

-- Location: LCCOMB_X58_Y45_N28
\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[13]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[13]~48_combout\ = (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & (\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(13))) # 
-- (!\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & ((\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(13),
	datac => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(13),
	datad => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\,
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[13]~48_combout\);

-- Location: FF_X58_Y45_N29
\inst1|sdram|active_data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[13]~48_combout\,
	ena => \inst1|sdram|active_rnw~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|active_data\(13));

-- Location: LCCOMB_X58_Y45_N30
\inst1|sdram|Selector137~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector137~0_combout\ = (\inst1|sdram|m_state.000010000~q\ & (((\inst1|sdram|active_data\(13))))) # (!\inst1|sdram|m_state.000010000~q\ & ((\inst1|sdram|m_state.000000010~q\ & ((\inst1|sdram|active_data\(13)))) # 
-- (!\inst1|sdram|m_state.000000010~q\ & (\inst1|sdram|m_data[13]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|m_state.000010000~q\,
	datab => \inst1|sdram|m_data[13]~_Duplicate_1_q\,
	datac => \inst1|sdram|m_state.000000010~q\,
	datad => \inst1|sdram|active_data\(13),
	combout => \inst1|sdram|Selector137~0_combout\);

-- Location: LCCOMB_X58_Y45_N24
\inst1|sdram|Selector137~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector137~1_combout\ = (\inst1|sdram|m_data[21]~0_combout\ & ((\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[13]~48_combout\))) # (!\inst1|sdram|m_data[21]~0_combout\ & (\inst1|sdram|Selector137~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|sdram|m_data[21]~0_combout\,
	datac => \inst1|sdram|Selector137~0_combout\,
	datad => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[13]~48_combout\,
	combout => \inst1|sdram|Selector137~1_combout\);

-- Location: DDIOOUTCELL_X0_Y23_N18
\inst1|sdram|m_data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector137~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_data\(13));

-- Location: DDIOOECELL_X0_Y23_N19
\inst1|sdram|oe~_Duplicate_18\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|always5~0_combout\,
	asdata => VCC,
	aload => \inst1|rst_controller|r_sync_rst~clkctrl_outclk\,
	sload => \inst1|sdram|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|oe~_Duplicate_18_q\);

-- Location: LCCOMB_X60_Y45_N8
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~20_combout\ = (\inst1|cpu|d_writedata\(12) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|cpu|d_writedata\(12),
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~20_combout\);

-- Location: LCCOMB_X59_Y44_N16
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[12]~feeder_combout\ = \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~20_combout\,
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[12]~feeder_combout\);

-- Location: FF_X59_Y44_N17
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[12]~feeder_combout\,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(12));

-- Location: FF_X60_Y45_N9
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~20_combout\,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(12));

-- Location: LCCOMB_X57_Y45_N8
\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[12]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[12]~49_combout\ = (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & (\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(12))) # 
-- (!\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & ((\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(12),
	datab => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(12),
	datac => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\,
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[12]~49_combout\);

-- Location: FF_X57_Y45_N17
\inst1|sdram|m_data[12]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector138~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_data[12]~_Duplicate_1_q\);

-- Location: FF_X57_Y45_N9
\inst1|sdram|active_data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[12]~49_combout\,
	ena => \inst1|sdram|active_rnw~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|active_data\(12));

-- Location: LCCOMB_X57_Y45_N2
\inst1|sdram|Selector138~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector138~0_combout\ = (\inst1|sdram|m_state.000000010~q\ & (((\inst1|sdram|active_data\(12))))) # (!\inst1|sdram|m_state.000000010~q\ & ((\inst1|sdram|m_state.000010000~q\ & ((\inst1|sdram|active_data\(12)))) # 
-- (!\inst1|sdram|m_state.000010000~q\ & (\inst1|sdram|m_data[12]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|m_state.000000010~q\,
	datab => \inst1|sdram|m_data[12]~_Duplicate_1_q\,
	datac => \inst1|sdram|m_state.000010000~q\,
	datad => \inst1|sdram|active_data\(12),
	combout => \inst1|sdram|Selector138~0_combout\);

-- Location: LCCOMB_X57_Y45_N16
\inst1|sdram|Selector138~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector138~1_combout\ = (\inst1|sdram|m_data[21]~0_combout\ & (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[12]~49_combout\)) # (!\inst1|sdram|m_data[21]~0_combout\ & ((\inst1|sdram|Selector138~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|sdram|m_data[21]~0_combout\,
	datac => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[12]~49_combout\,
	datad => \inst1|sdram|Selector138~0_combout\,
	combout => \inst1|sdram|Selector138~1_combout\);

-- Location: DDIOOUTCELL_X0_Y27_N18
\inst1|sdram|m_data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector138~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_data\(12));

-- Location: DDIOOECELL_X0_Y27_N19
\inst1|sdram|oe~_Duplicate_19\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|always5~0_combout\,
	asdata => VCC,
	aload => \inst1|rst_controller|r_sync_rst~clkctrl_outclk\,
	sload => \inst1|sdram|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|oe~_Duplicate_19_q\);

-- Location: FF_X57_Y45_N19
\inst1|sdram|m_data[11]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector139~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_data[11]~_Duplicate_1_q\);

-- Location: LCCOMB_X59_Y44_N28
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~21_combout\ = (\inst1|cpu|d_writedata\(11) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|d_writedata\(11),
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~21_combout\);

-- Location: LCCOMB_X59_Y44_N26
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[11]~feeder_combout\ = \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~21_combout\,
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[11]~feeder_combout\);

-- Location: FF_X59_Y44_N27
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[11]~feeder_combout\,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(11));

-- Location: FF_X59_Y44_N29
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~21_combout\,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(11));

-- Location: LCCOMB_X57_Y45_N28
\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[11]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[11]~50_combout\ = (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & (\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(11))) # 
-- (!\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & ((\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\,
	datab => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(11),
	datac => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(11),
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[11]~50_combout\);

-- Location: FF_X57_Y45_N29
\inst1|sdram|active_data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[11]~50_combout\,
	ena => \inst1|sdram|active_rnw~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|active_data\(11));

-- Location: LCCOMB_X57_Y45_N6
\inst1|sdram|Selector139~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector139~0_combout\ = (\inst1|sdram|m_state.000000010~q\ & (((\inst1|sdram|active_data\(11))))) # (!\inst1|sdram|m_state.000000010~q\ & ((\inst1|sdram|m_state.000010000~q\ & ((\inst1|sdram|active_data\(11)))) # 
-- (!\inst1|sdram|m_state.000010000~q\ & (\inst1|sdram|m_data[11]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|m_state.000000010~q\,
	datab => \inst1|sdram|m_data[11]~_Duplicate_1_q\,
	datac => \inst1|sdram|m_state.000010000~q\,
	datad => \inst1|sdram|active_data\(11),
	combout => \inst1|sdram|Selector139~0_combout\);

-- Location: LCCOMB_X57_Y45_N18
\inst1|sdram|Selector139~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector139~1_combout\ = (\inst1|sdram|m_data[21]~0_combout\ & ((\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[11]~50_combout\))) # (!\inst1|sdram|m_data[21]~0_combout\ & (\inst1|sdram|Selector139~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|Selector139~0_combout\,
	datab => \inst1|sdram|m_data[21]~0_combout\,
	datad => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[11]~50_combout\,
	combout => \inst1|sdram|Selector139~1_combout\);

-- Location: DDIOOUTCELL_X0_Y19_N11
\inst1|sdram|m_data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector139~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_data\(11));

-- Location: DDIOOECELL_X0_Y19_N12
\inst1|sdram|oe~_Duplicate_20\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|always5~0_combout\,
	asdata => VCC,
	aload => \inst1|rst_controller|r_sync_rst~clkctrl_outclk\,
	sload => \inst1|sdram|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|oe~_Duplicate_20_q\);

-- Location: LCCOMB_X59_Y46_N28
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~22_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \inst1|cpu|d_writedata\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst1|cpu|d_writedata\(10),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~22_combout\);

-- Location: LCCOMB_X58_Y46_N6
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[10]~feeder_combout\ = \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~22_combout\,
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[10]~feeder_combout\);

-- Location: FF_X58_Y46_N7
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[10]~feeder_combout\,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(10));

-- Location: FF_X59_Y46_N29
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~22_combout\,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(10));

-- Location: LCCOMB_X56_Y46_N22
\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[10]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[10]~51_combout\ = (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & (\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(10))) # 
-- (!\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & ((\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(10),
	datac => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(10),
	datad => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\,
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[10]~51_combout\);

-- Location: FF_X56_Y46_N27
\inst1|sdram|m_data[10]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector140~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_data[10]~_Duplicate_1_q\);

-- Location: FF_X56_Y46_N23
\inst1|sdram|active_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[10]~51_combout\,
	ena => \inst1|sdram|active_rnw~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|active_data\(10));

-- Location: LCCOMB_X56_Y46_N8
\inst1|sdram|Selector140~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector140~0_combout\ = (\inst1|sdram|m_state.000010000~q\ & (((\inst1|sdram|active_data\(10))))) # (!\inst1|sdram|m_state.000010000~q\ & ((\inst1|sdram|m_state.000000010~q\ & ((\inst1|sdram|active_data\(10)))) # 
-- (!\inst1|sdram|m_state.000000010~q\ & (\inst1|sdram|m_data[10]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|m_state.000010000~q\,
	datab => \inst1|sdram|m_state.000000010~q\,
	datac => \inst1|sdram|m_data[10]~_Duplicate_1_q\,
	datad => \inst1|sdram|active_data\(10),
	combout => \inst1|sdram|Selector140~0_combout\);

-- Location: LCCOMB_X56_Y46_N26
\inst1|sdram|Selector140~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector140~1_combout\ = (\inst1|sdram|m_data[21]~0_combout\ & (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[10]~51_combout\)) # (!\inst1|sdram|m_data[21]~0_combout\ & ((\inst1|sdram|Selector140~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[10]~51_combout\,
	datab => \inst1|sdram|m_data[21]~0_combout\,
	datac => \inst1|sdram|Selector140~0_combout\,
	combout => \inst1|sdram|Selector140~1_combout\);

-- Location: DDIOOUTCELL_X0_Y27_N25
\inst1|sdram|m_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector140~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_data\(10));

-- Location: DDIOOECELL_X0_Y27_N26
\inst1|sdram|oe~_Duplicate_21\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|always5~0_combout\,
	asdata => VCC,
	aload => \inst1|rst_controller|r_sync_rst~clkctrl_outclk\,
	sload => \inst1|sdram|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|oe~_Duplicate_21_q\);

-- Location: LCCOMB_X58_Y46_N2
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~23_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \inst1|cpu|d_writedata\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst1|cpu|d_writedata\(9),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~23_combout\);

-- Location: FF_X58_Y46_N3
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~23_combout\,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(9));

-- Location: LCCOMB_X58_Y46_N24
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[9]~feeder_combout\ = \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~23_combout\,
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[9]~feeder_combout\);

-- Location: FF_X58_Y46_N25
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[9]~feeder_combout\,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(9));

-- Location: LCCOMB_X56_Y46_N18
\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[9]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[9]~52_combout\ = (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & ((\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(9)))) # 
-- (!\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & (\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(9),
	datab => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(9),
	datad => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\,
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[9]~52_combout\);

-- Location: FF_X56_Y46_N21
\inst1|sdram|m_data[9]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector141~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_data[9]~_Duplicate_1_q\);

-- Location: FF_X56_Y46_N19
\inst1|sdram|active_data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[9]~52_combout\,
	ena => \inst1|sdram|active_rnw~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|active_data\(9));

-- Location: LCCOMB_X56_Y46_N4
\inst1|sdram|Selector141~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector141~0_combout\ = (\inst1|sdram|m_state.000010000~q\ & (((\inst1|sdram|active_data\(9))))) # (!\inst1|sdram|m_state.000010000~q\ & ((\inst1|sdram|m_state.000000010~q\ & ((\inst1|sdram|active_data\(9)))) # 
-- (!\inst1|sdram|m_state.000000010~q\ & (\inst1|sdram|m_data[9]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|m_state.000010000~q\,
	datab => \inst1|sdram|m_data[9]~_Duplicate_1_q\,
	datac => \inst1|sdram|m_state.000000010~q\,
	datad => \inst1|sdram|active_data\(9),
	combout => \inst1|sdram|Selector141~0_combout\);

-- Location: LCCOMB_X56_Y46_N20
\inst1|sdram|Selector141~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector141~1_combout\ = (\inst1|sdram|m_data[21]~0_combout\ & (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[9]~52_combout\)) # (!\inst1|sdram|m_data[21]~0_combout\ & ((\inst1|sdram|Selector141~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[9]~52_combout\,
	datab => \inst1|sdram|m_data[21]~0_combout\,
	datac => \inst1|sdram|Selector141~0_combout\,
	combout => \inst1|sdram|Selector141~1_combout\);

-- Location: DDIOOUTCELL_X0_Y24_N11
\inst1|sdram|m_data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector141~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_data\(9));

-- Location: DDIOOECELL_X0_Y24_N12
\inst1|sdram|oe~_Duplicate_22\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|always5~0_combout\,
	asdata => VCC,
	aload => \inst1|rst_controller|r_sync_rst~clkctrl_outclk\,
	sload => \inst1|sdram|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|oe~_Duplicate_22_q\);

-- Location: LCCOMB_X61_Y44_N22
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~24_combout\ = (\inst1|cpu|d_writedata\(8) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|cpu|d_writedata\(8),
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~24_combout\);

-- Location: FF_X60_Y50_N9
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~24_combout\,
	sload => VCC,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(8));

-- Location: FF_X61_Y44_N23
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~24_combout\,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(8));

-- Location: LCCOMB_X56_Y46_N30
\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[8]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[8]~53_combout\ = (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & (\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(8))) # 
-- (!\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & ((\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(8),
	datac => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(8),
	datad => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\,
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[8]~53_combout\);

-- Location: FF_X56_Y46_N15
\inst1|sdram|m_data[8]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector142~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_data[8]~_Duplicate_1_q\);

-- Location: FF_X56_Y46_N31
\inst1|sdram|active_data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[8]~53_combout\,
	ena => \inst1|sdram|active_rnw~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|active_data\(8));

-- Location: LCCOMB_X56_Y46_N24
\inst1|sdram|Selector142~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector142~0_combout\ = (\inst1|sdram|m_state.000010000~q\ & (((\inst1|sdram|active_data\(8))))) # (!\inst1|sdram|m_state.000010000~q\ & ((\inst1|sdram|m_state.000000010~q\ & ((\inst1|sdram|active_data\(8)))) # 
-- (!\inst1|sdram|m_state.000000010~q\ & (\inst1|sdram|m_data[8]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|m_state.000010000~q\,
	datab => \inst1|sdram|m_data[8]~_Duplicate_1_q\,
	datac => \inst1|sdram|m_state.000000010~q\,
	datad => \inst1|sdram|active_data\(8),
	combout => \inst1|sdram|Selector142~0_combout\);

-- Location: LCCOMB_X56_Y46_N14
\inst1|sdram|Selector142~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector142~1_combout\ = (\inst1|sdram|m_data[21]~0_combout\ & (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[8]~53_combout\)) # (!\inst1|sdram|m_data[21]~0_combout\ & ((\inst1|sdram|Selector142~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|sdram|m_data[21]~0_combout\,
	datac => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[8]~53_combout\,
	datad => \inst1|sdram|Selector142~0_combout\,
	combout => \inst1|sdram|Selector142~1_combout\);

-- Location: DDIOOUTCELL_X0_Y24_N18
\inst1|sdram|m_data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector142~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_data\(8));

-- Location: DDIOOECELL_X0_Y24_N19
\inst1|sdram|oe~_Duplicate_23\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|always5~0_combout\,
	asdata => VCC,
	aload => \inst1|rst_controller|r_sync_rst~clkctrl_outclk\,
	sload => \inst1|sdram|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|oe~_Duplicate_23_q\);

-- Location: LCCOMB_X59_Y46_N22
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~25_combout\ = (\inst1|cpu|d_writedata\(7) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|d_writedata\(7),
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~25_combout\);

-- Location: LCCOMB_X58_Y46_N12
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[7]~feeder_combout\ = \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~25_combout\,
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[7]~feeder_combout\);

-- Location: FF_X58_Y46_N13
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[7]~feeder_combout\,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(7));

-- Location: FF_X59_Y46_N23
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~25_combout\,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(7));

-- Location: LCCOMB_X58_Y44_N12
\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[7]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[7]~54_combout\ = (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & (\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(7))) # 
-- (!\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & ((\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(7),
	datac => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\,
	datad => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(7),
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[7]~54_combout\);

-- Location: FF_X58_Y44_N1
\inst1|sdram|m_data[7]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector143~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_data[7]~_Duplicate_1_q\);

-- Location: FF_X58_Y44_N13
\inst1|sdram|active_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[7]~54_combout\,
	ena => \inst1|sdram|active_rnw~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|active_data\(7));

-- Location: LCCOMB_X58_Y44_N14
\inst1|sdram|Selector143~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector143~0_combout\ = (\inst1|sdram|m_state.000000010~q\ & (((\inst1|sdram|active_data\(7))))) # (!\inst1|sdram|m_state.000000010~q\ & ((\inst1|sdram|m_state.000010000~q\ & ((\inst1|sdram|active_data\(7)))) # 
-- (!\inst1|sdram|m_state.000010000~q\ & (\inst1|sdram|m_data[7]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|m_data[7]~_Duplicate_1_q\,
	datab => \inst1|sdram|m_state.000000010~q\,
	datac => \inst1|sdram|m_state.000010000~q\,
	datad => \inst1|sdram|active_data\(7),
	combout => \inst1|sdram|Selector143~0_combout\);

-- Location: LCCOMB_X58_Y44_N0
\inst1|sdram|Selector143~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector143~1_combout\ = (\inst1|sdram|m_data[21]~0_combout\ & (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[7]~54_combout\)) # (!\inst1|sdram|m_data[21]~0_combout\ & ((\inst1|sdram|Selector143~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|m_data[21]~0_combout\,
	datab => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[7]~54_combout\,
	datac => \inst1|sdram|Selector143~0_combout\,
	combout => \inst1|sdram|Selector143~1_combout\);

-- Location: DDIOOUTCELL_X0_Y34_N11
\inst1|sdram|m_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector143~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_data\(7));

-- Location: DDIOOECELL_X0_Y34_N12
\inst1|sdram|oe~_Duplicate_24\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|always5~0_combout\,
	asdata => VCC,
	aload => \inst1|rst_controller|r_sync_rst~clkctrl_outclk\,
	sload => \inst1|sdram|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|oe~_Duplicate_24_q\);

-- Location: LCCOMB_X59_Y46_N24
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~26_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \inst1|cpu|d_writedata\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst1|cpu|d_writedata\(6),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~26_combout\);

-- Location: LCCOMB_X58_Y46_N14
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[6]~feeder_combout\ = \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~26_combout\,
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[6]~feeder_combout\);

-- Location: FF_X58_Y46_N15
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[6]~feeder_combout\,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(6));

-- Location: FF_X59_Y46_N25
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~26_combout\,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(6));

-- Location: LCCOMB_X56_Y46_N2
\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[6]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[6]~55_combout\ = (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & (\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(6))) # 
-- (!\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & ((\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(6),
	datab => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(6),
	datad => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\,
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[6]~55_combout\);

-- Location: FF_X56_Y46_N3
\inst1|sdram|active_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[6]~55_combout\,
	ena => \inst1|sdram|active_rnw~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|active_data\(6));

-- Location: FF_X56_Y46_N17
\inst1|sdram|m_data[6]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector144~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_data[6]~_Duplicate_1_q\);

-- Location: LCCOMB_X56_Y46_N12
\inst1|sdram|Selector144~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector144~0_combout\ = (\inst1|sdram|m_state.000010000~q\ & (\inst1|sdram|active_data\(6))) # (!\inst1|sdram|m_state.000010000~q\ & ((\inst1|sdram|m_state.000000010~q\ & (\inst1|sdram|active_data\(6))) # (!\inst1|sdram|m_state.000000010~q\ 
-- & ((\inst1|sdram|m_data[6]~_Duplicate_1_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|m_state.000010000~q\,
	datab => \inst1|sdram|active_data\(6),
	datac => \inst1|sdram|m_state.000000010~q\,
	datad => \inst1|sdram|m_data[6]~_Duplicate_1_q\,
	combout => \inst1|sdram|Selector144~0_combout\);

-- Location: LCCOMB_X56_Y46_N16
\inst1|sdram|Selector144~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector144~1_combout\ = (\inst1|sdram|m_data[21]~0_combout\ & (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[6]~55_combout\)) # (!\inst1|sdram|m_data[21]~0_combout\ & ((\inst1|sdram|Selector144~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|sdram|m_data[21]~0_combout\,
	datac => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[6]~55_combout\,
	datad => \inst1|sdram|Selector144~0_combout\,
	combout => \inst1|sdram|Selector144~1_combout\);

-- Location: DDIOOUTCELL_X0_Y28_N25
\inst1|sdram|m_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector144~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_data\(6));

-- Location: DDIOOECELL_X0_Y28_N26
\inst1|sdram|oe~_Duplicate_25\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|always5~0_combout\,
	asdata => VCC,
	aload => \inst1|rst_controller|r_sync_rst~clkctrl_outclk\,
	sload => \inst1|sdram|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|oe~_Duplicate_25_q\);

-- Location: FF_X58_Y43_N1
\inst1|sdram|m_data[5]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector145~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_data[5]~_Duplicate_1_q\);

-- Location: LCCOMB_X63_Y44_N12
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~27_combout\ = (\inst1|cpu|d_writedata\(5) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|d_writedata\(5),
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~27_combout\);

-- Location: FF_X58_Y46_N9
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~27_combout\,
	sload => VCC,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(5));

-- Location: FF_X63_Y44_N13
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~27_combout\,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(5));

-- Location: LCCOMB_X58_Y43_N28
\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[5]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[5]~56_combout\ = (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & (\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(5))) # 
-- (!\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & ((\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\,
	datac => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(5),
	datad => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(5),
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[5]~56_combout\);

-- Location: FF_X58_Y43_N29
\inst1|sdram|active_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[5]~56_combout\,
	ena => \inst1|sdram|active_rnw~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|active_data\(5));

-- Location: LCCOMB_X58_Y43_N6
\inst1|sdram|Selector145~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector145~0_combout\ = (\inst1|sdram|m_state.000010000~q\ & (((\inst1|sdram|active_data\(5))))) # (!\inst1|sdram|m_state.000010000~q\ & ((\inst1|sdram|m_state.000000010~q\ & ((\inst1|sdram|active_data\(5)))) # 
-- (!\inst1|sdram|m_state.000000010~q\ & (\inst1|sdram|m_data[5]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|m_state.000010000~q\,
	datab => \inst1|sdram|m_data[5]~_Duplicate_1_q\,
	datac => \inst1|sdram|m_state.000000010~q\,
	datad => \inst1|sdram|active_data\(5),
	combout => \inst1|sdram|Selector145~0_combout\);

-- Location: LCCOMB_X58_Y43_N0
\inst1|sdram|Selector145~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector145~1_combout\ = (\inst1|sdram|m_data[21]~0_combout\ & ((\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[5]~56_combout\))) # (!\inst1|sdram|m_data[21]~0_combout\ & (\inst1|sdram|Selector145~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|Selector145~0_combout\,
	datac => \inst1|sdram|m_data[21]~0_combout\,
	datad => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[5]~56_combout\,
	combout => \inst1|sdram|Selector145~1_combout\);

-- Location: DDIOOUTCELL_X0_Y28_N18
\inst1|sdram|m_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector145~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_data\(5));

-- Location: DDIOOECELL_X0_Y28_N19
\inst1|sdram|oe~_Duplicate_26\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|always5~0_combout\,
	asdata => VCC,
	aload => \inst1|rst_controller|r_sync_rst~clkctrl_outclk\,
	sload => \inst1|sdram|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|oe~_Duplicate_26_q\);

-- Location: LCCOMB_X59_Y44_N24
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~28_combout\ = (\inst1|cpu|d_writedata\(4) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst1|cpu|d_writedata\(4),
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~28_combout\);

-- Location: LCCOMB_X59_Y44_N6
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[4]~feeder_combout\ = \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~28_combout\,
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[4]~feeder_combout\);

-- Location: FF_X59_Y44_N7
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[4]~feeder_combout\,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(4));

-- Location: FF_X59_Y44_N25
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~28_combout\,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(4));

-- Location: LCCOMB_X58_Y44_N24
\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[4]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[4]~57_combout\ = (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & (\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(4))) # 
-- (!\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & ((\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(4),
	datab => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(4),
	datac => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\,
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[4]~57_combout\);

-- Location: FF_X58_Y44_N25
\inst1|sdram|active_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[4]~57_combout\,
	ena => \inst1|sdram|active_rnw~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|active_data\(4));

-- Location: FF_X58_Y44_N3
\inst1|sdram|m_data[4]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector146~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_data[4]~_Duplicate_1_q\);

-- Location: LCCOMB_X58_Y44_N18
\inst1|sdram|Selector146~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector146~0_combout\ = (\inst1|sdram|m_state.000010000~q\ & (\inst1|sdram|active_data\(4))) # (!\inst1|sdram|m_state.000010000~q\ & ((\inst1|sdram|m_state.000000010~q\ & (\inst1|sdram|active_data\(4))) # (!\inst1|sdram|m_state.000000010~q\ 
-- & ((\inst1|sdram|m_data[4]~_Duplicate_1_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|active_data\(4),
	datab => \inst1|sdram|m_state.000010000~q\,
	datac => \inst1|sdram|m_state.000000010~q\,
	datad => \inst1|sdram|m_data[4]~_Duplicate_1_q\,
	combout => \inst1|sdram|Selector146~0_combout\);

-- Location: LCCOMB_X58_Y44_N2
\inst1|sdram|Selector146~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector146~1_combout\ = (\inst1|sdram|m_data[21]~0_combout\ & ((\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[4]~57_combout\))) # (!\inst1|sdram|m_data[21]~0_combout\ & (\inst1|sdram|Selector146~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|m_data[21]~0_combout\,
	datab => \inst1|sdram|Selector146~0_combout\,
	datad => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[4]~57_combout\,
	combout => \inst1|sdram|Selector146~1_combout\);

-- Location: DDIOOUTCELL_X0_Y29_N25
\inst1|sdram|m_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector146~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_data\(4));

-- Location: DDIOOECELL_X0_Y29_N26
\inst1|sdram|oe~_Duplicate_27\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|always5~0_combout\,
	asdata => VCC,
	aload => \inst1|rst_controller|r_sync_rst~clkctrl_outclk\,
	sload => \inst1|sdram|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|oe~_Duplicate_27_q\);

-- Location: LCCOMB_X59_Y46_N18
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~29_combout\ = (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \inst1|cpu|d_writedata\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst1|cpu|d_writedata\(3),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~29_combout\);

-- Location: LCCOMB_X58_Y46_N10
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[3]~feeder_combout\ = \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~29_combout\,
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[3]~feeder_combout\);

-- Location: FF_X58_Y46_N11
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[3]~feeder_combout\,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(3));

-- Location: FF_X59_Y46_N19
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~29_combout\,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(3));

-- Location: LCCOMB_X55_Y42_N22
\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[3]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[3]~58_combout\ = (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & (\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(3))) # 
-- (!\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & ((\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\,
	datac => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(3),
	datad => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(3),
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[3]~58_combout\);

-- Location: FF_X55_Y42_N21
\inst1|sdram|m_data[3]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector147~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_data[3]~_Duplicate_1_q\);

-- Location: FF_X55_Y42_N23
\inst1|sdram|active_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[3]~58_combout\,
	ena => \inst1|sdram|active_rnw~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|active_data\(3));

-- Location: LCCOMB_X55_Y42_N0
\inst1|sdram|Selector147~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector147~0_combout\ = (\inst1|sdram|m_state.000010000~q\ & (((\inst1|sdram|active_data\(3))))) # (!\inst1|sdram|m_state.000010000~q\ & ((\inst1|sdram|m_state.000000010~q\ & ((\inst1|sdram|active_data\(3)))) # 
-- (!\inst1|sdram|m_state.000000010~q\ & (\inst1|sdram|m_data[3]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|m_state.000010000~q\,
	datab => \inst1|sdram|m_state.000000010~q\,
	datac => \inst1|sdram|m_data[3]~_Duplicate_1_q\,
	datad => \inst1|sdram|active_data\(3),
	combout => \inst1|sdram|Selector147~0_combout\);

-- Location: LCCOMB_X55_Y42_N20
\inst1|sdram|Selector147~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector147~1_combout\ = (\inst1|sdram|m_data[21]~0_combout\ & (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[3]~58_combout\)) # (!\inst1|sdram|m_data[21]~0_combout\ & ((\inst1|sdram|Selector147~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|sdram|m_data[21]~0_combout\,
	datac => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[3]~58_combout\,
	datad => \inst1|sdram|Selector147~0_combout\,
	combout => \inst1|sdram|Selector147~1_combout\);

-- Location: DDIOOUTCELL_X0_Y25_N18
\inst1|sdram|m_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector147~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_data\(3));

-- Location: DDIOOECELL_X0_Y25_N19
\inst1|sdram|oe~_Duplicate_28\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|always5~0_combout\,
	asdata => VCC,
	aload => \inst1|rst_controller|r_sync_rst~clkctrl_outclk\,
	sload => \inst1|sdram|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|oe~_Duplicate_28_q\);

-- Location: LCCOMB_X59_Y44_N20
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~30_combout\ = (\inst1|cpu|d_writedata\(2) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|d_writedata\(2),
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~30_combout\);

-- Location: LCCOMB_X59_Y44_N2
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[2]~feeder_combout\ = \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~30_combout\,
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[2]~feeder_combout\);

-- Location: FF_X59_Y44_N3
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[2]~feeder_combout\,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(2));

-- Location: FF_X59_Y44_N21
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~30_combout\,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(2));

-- Location: LCCOMB_X58_Y44_N20
\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[2]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[2]~59_combout\ = (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & (\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(2))) # 
-- (!\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & ((\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(2),
	datab => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\,
	datac => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(2),
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[2]~59_combout\);

-- Location: FF_X58_Y44_N29
\inst1|sdram|m_data[2]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector148~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_data[2]~_Duplicate_1_q\);

-- Location: FF_X58_Y44_N21
\inst1|sdram|active_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[2]~59_combout\,
	ena => \inst1|sdram|active_rnw~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|active_data\(2));

-- Location: LCCOMB_X58_Y44_N6
\inst1|sdram|Selector148~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector148~0_combout\ = (\inst1|sdram|m_state.000010000~q\ & (((\inst1|sdram|active_data\(2))))) # (!\inst1|sdram|m_state.000010000~q\ & ((\inst1|sdram|m_state.000000010~q\ & ((\inst1|sdram|active_data\(2)))) # 
-- (!\inst1|sdram|m_state.000000010~q\ & (\inst1|sdram|m_data[2]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|m_state.000010000~q\,
	datab => \inst1|sdram|m_state.000000010~q\,
	datac => \inst1|sdram|m_data[2]~_Duplicate_1_q\,
	datad => \inst1|sdram|active_data\(2),
	combout => \inst1|sdram|Selector148~0_combout\);

-- Location: LCCOMB_X58_Y44_N28
\inst1|sdram|Selector148~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector148~1_combout\ = (\inst1|sdram|m_data[21]~0_combout\ & (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[2]~59_combout\)) # (!\inst1|sdram|m_data[21]~0_combout\ & ((\inst1|sdram|Selector148~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|m_data[21]~0_combout\,
	datac => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[2]~59_combout\,
	datad => \inst1|sdram|Selector148~0_combout\,
	combout => \inst1|sdram|Selector148~1_combout\);

-- Location: DDIOOUTCELL_X0_Y29_N18
\inst1|sdram|m_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector148~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_data\(2));

-- Location: DDIOOECELL_X0_Y29_N19
\inst1|sdram|oe~_Duplicate_29\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|always5~0_combout\,
	asdata => VCC,
	aload => \inst1|rst_controller|r_sync_rst~clkctrl_outclk\,
	sload => \inst1|sdram|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|oe~_Duplicate_29_q\);

-- Location: LCCOMB_X59_Y46_N20
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~31_combout\ = (\inst1|cpu|d_writedata\(1) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|cpu|d_writedata\(1),
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~31_combout\);

-- Location: FF_X58_Y46_N29
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~31_combout\,
	sload => VCC,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(1));

-- Location: FF_X59_Y46_N21
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~31_combout\,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(1));

-- Location: LCCOMB_X58_Y44_N8
\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[1]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[1]~60_combout\ = (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & (\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(1))) # 
-- (!\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & ((\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\,
	datac => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(1),
	datad => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(1),
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[1]~60_combout\);

-- Location: FF_X58_Y44_N31
\inst1|sdram|m_data[1]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector149~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_data[1]~_Duplicate_1_q\);

-- Location: FF_X58_Y44_N9
\inst1|sdram|active_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[1]~60_combout\,
	ena => \inst1|sdram|active_rnw~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|active_data\(1));

-- Location: LCCOMB_X58_Y44_N26
\inst1|sdram|Selector149~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector149~0_combout\ = (\inst1|sdram|m_state.000010000~q\ & (((\inst1|sdram|active_data\(1))))) # (!\inst1|sdram|m_state.000010000~q\ & ((\inst1|sdram|m_state.000000010~q\ & ((\inst1|sdram|active_data\(1)))) # 
-- (!\inst1|sdram|m_state.000000010~q\ & (\inst1|sdram|m_data[1]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|m_data[1]~_Duplicate_1_q\,
	datab => \inst1|sdram|m_state.000010000~q\,
	datac => \inst1|sdram|m_state.000000010~q\,
	datad => \inst1|sdram|active_data\(1),
	combout => \inst1|sdram|Selector149~0_combout\);

-- Location: LCCOMB_X58_Y44_N30
\inst1|sdram|Selector149~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector149~1_combout\ = (\inst1|sdram|m_data[21]~0_combout\ & (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[1]~60_combout\)) # (!\inst1|sdram|m_data[21]~0_combout\ & ((\inst1|sdram|Selector149~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|m_data[21]~0_combout\,
	datab => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[1]~60_combout\,
	datac => \inst1|sdram|Selector149~0_combout\,
	combout => \inst1|sdram|Selector149~1_combout\);

-- Location: DDIOOUTCELL_X0_Y26_N18
\inst1|sdram|m_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector149~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_data\(1));

-- Location: DDIOOECELL_X0_Y26_N19
\inst1|sdram|oe~_Duplicate_30\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|always5~0_combout\,
	asdata => VCC,
	aload => \inst1|rst_controller|r_sync_rst~clkctrl_outclk\,
	sload => \inst1|sdram|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|oe~_Duplicate_30_q\);

-- Location: LCCOMB_X61_Y44_N24
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~32_combout\ = (\inst1|cpu|d_writedata\(0) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|d_writedata\(0),
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~32_combout\);

-- Location: FF_X59_Y44_N15
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~32_combout\,
	sload => VCC,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(0));

-- Location: FF_X61_Y44_N25
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_payload~32_combout\,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(0));

-- Location: LCCOMB_X58_Y44_N4
\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[0]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[0]~61_combout\ = (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & (\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(0))) # 
-- (!\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & ((\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\,
	datac => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(0),
	datad => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(0),
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[0]~61_combout\);

-- Location: FF_X58_Y44_N17
\inst1|sdram|m_data[0]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector150~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_data[0]~_Duplicate_1_q\);

-- Location: FF_X58_Y44_N5
\inst1|sdram|active_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[0]~61_combout\,
	ena => \inst1|sdram|active_rnw~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|active_data\(0));

-- Location: LCCOMB_X58_Y44_N22
\inst1|sdram|Selector150~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector150~0_combout\ = (\inst1|sdram|m_state.000000010~q\ & (((\inst1|sdram|active_data\(0))))) # (!\inst1|sdram|m_state.000000010~q\ & ((\inst1|sdram|m_state.000010000~q\ & ((\inst1|sdram|active_data\(0)))) # 
-- (!\inst1|sdram|m_state.000010000~q\ & (\inst1|sdram|m_data[0]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|m_data[0]~_Duplicate_1_q\,
	datab => \inst1|sdram|m_state.000000010~q\,
	datac => \inst1|sdram|active_data\(0),
	datad => \inst1|sdram|m_state.000010000~q\,
	combout => \inst1|sdram|Selector150~0_combout\);

-- Location: LCCOMB_X58_Y44_N16
\inst1|sdram|Selector150~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector150~1_combout\ = (\inst1|sdram|m_data[21]~0_combout\ & (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[0]~61_combout\)) # (!\inst1|sdram|m_data[21]~0_combout\ & ((\inst1|sdram|Selector150~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|m_data[21]~0_combout\,
	datab => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[0]~61_combout\,
	datac => \inst1|sdram|Selector150~0_combout\,
	combout => \inst1|sdram|Selector150~1_combout\);

-- Location: DDIOOUTCELL_X0_Y13_N4
\inst1|sdram|m_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector150~1_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_data\(0));

-- Location: DDIOOECELL_X0_Y13_N5
\inst1|sdram|oe~_Duplicate_31\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|always5~0_combout\,
	asdata => VCC,
	aload => \inst1|rst_controller|r_sync_rst~clkctrl_outclk\,
	sload => \inst1|sdram|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|oe~_Duplicate_31_q\);

-- Location: DDIOOUTCELL_X0_Y14_N4
\inst1|sdram|m_cmd[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|ALT_INV_Selector21~1_combout\,
	asdata => VCC,
	aload => \inst1|rst_controller|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_cmd\(1));

-- Location: LCCOMB_X52_Y43_N12
\inst1|sdram|Selector19~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector19~1_combout\ = (!\inst1|sdram|m_state.000000100~q\ & (!\inst1|sdram|m_state.010000000~q\ & (!\inst1|sdram|m_state.001000000~q\ & \inst1|sdram|m_state.000000001~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|m_state.000000100~q\,
	datab => \inst1|sdram|m_state.010000000~q\,
	datac => \inst1|sdram|m_state.001000000~q\,
	datad => \inst1|sdram|m_state.000000001~q\,
	combout => \inst1|sdram|Selector19~1_combout\);

-- Location: LCCOMB_X54_Y42_N12
\inst1|sdram|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector0~0_combout\ = (\inst1|sdram|i_state.000~q\ & ((\inst1|sdram|i_cmd\(3)) # (!\inst1|sdram|i_state.101~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|i_state.000~q\,
	datac => \inst1|sdram|i_cmd\(3),
	datad => \inst1|sdram|i_state.101~q\,
	combout => \inst1|sdram|Selector0~0_combout\);

-- Location: FF_X54_Y42_N13
\inst1|sdram|i_cmd[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector0~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|i_cmd\(3));

-- Location: LCCOMB_X52_Y43_N18
\inst1|sdram|Selector19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector19~0_combout\ = (!\inst1|sdram|m_state.000000001~q\ & ((\inst1|sdram|init_done~q\ & ((!\inst1|sdram|refresh_request~q\))) # (!\inst1|sdram|init_done~q\ & (!\inst1|sdram|i_cmd\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|i_cmd\(3),
	datab => \inst1|sdram|init_done~q\,
	datac => \inst1|sdram|refresh_request~q\,
	datad => \inst1|sdram|m_state.000000001~q\,
	combout => \inst1|sdram|Selector19~0_combout\);

-- Location: LCCOMB_X52_Y43_N24
\inst1|sdram|Selector19~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector19~2_combout\ = (\inst1|sdram|m_next.010000000~q\ & (\inst1|sdram|m_state.001000000~q\ & (!\inst1|sdram|refresh_request~q\))) # (!\inst1|sdram|m_next.010000000~q\ & ((\inst1|sdram|m_state.000000100~q\) # 
-- ((\inst1|sdram|m_state.001000000~q\ & !\inst1|sdram|refresh_request~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|m_next.010000000~q\,
	datab => \inst1|sdram|m_state.001000000~q\,
	datac => \inst1|sdram|refresh_request~q\,
	datad => \inst1|sdram|m_state.000000100~q\,
	combout => \inst1|sdram|Selector19~2_combout\);

-- Location: LCCOMB_X52_Y43_N26
\inst1|sdram|Selector19~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector19~3_combout\ = (!\inst1|sdram|Selector19~0_combout\ & (((!\inst1|sdram|Selector19~1_combout\ & !\inst1|sdram|Selector19~2_combout\)) # (!\inst1|sdram|active_cs_n~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|Selector19~1_combout\,
	datab => \inst1|sdram|Selector19~0_combout\,
	datac => \inst1|sdram|active_cs_n~q\,
	datad => \inst1|sdram|Selector19~2_combout\,
	combout => \inst1|sdram|Selector19~3_combout\);

-- Location: DDIOOUTCELL_X0_Y33_N25
\inst1|sdram|m_cmd[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|ALT_INV_Selector19~3_combout\,
	asdata => VCC,
	aload => \inst1|rst_controller|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_cmd\(3));

-- Location: DDIOOUTCELL_X0_Y25_N25
\inst1|sdram|m_cmd[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|ALT_INV_Selector20~0_combout\,
	asdata => VCC,
	aload => \inst1|rst_controller|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_cmd\(2));

-- Location: DDIOOUTCELL_X0_Y16_N25
\inst1|sdram|m_cmd[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|ALT_INV_Selector22~1_combout\,
	asdata => VCC,
	aload => \inst1|rst_controller|r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_cmd\(0));

-- Location: CLKCTRL_PLL1E0
\inst1|pll|sd1|wire_pll7_clk[2]~clkctrl_e_SDRAM_CLK\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "external clock output",
	ena_register_mode => "double register")
-- pragma translate_on
PORT MAP (
	inclk => \inst1|pll|sd1|wire_pll7_clk[2]~clkctrl_e_SDRAM_CLK_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst1|pll|sd1|wire_pll7_clk[2]~clkctrl_e_SDRAM_CLK_outclk\);

-- Location: FF_X58_Y42_N1
\inst1|sdram|i_addr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|sdram|i_state.111~q\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|i_addr\(12));

-- Location: LCCOMB_X57_Y43_N0
\inst1|sdram|Selector104~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector104~2_combout\ = (\inst1|sdram|m_state.000000010~q\ & (\inst1|sdram|active_addr\(23))) # (!\inst1|sdram|m_state.000000010~q\ & ((!\inst1|sdram|i_addr\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|m_state.000000010~q\,
	datac => \inst1|sdram|active_addr\(23),
	datad => \inst1|sdram|i_addr\(12),
	combout => \inst1|sdram|Selector104~2_combout\);

-- Location: LCCOMB_X57_Y43_N24
\inst1|sdram|Selector104~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector104~3_combout\ = (\inst1|sdram|m_state.001000000~q\) # ((!\inst1|sdram|m_state.000001000~q\ & (!\inst1|sdram|m_state.000010000~q\ & \inst1|sdram|Selector104~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|m_state.001000000~q\,
	datab => \inst1|sdram|m_state.000001000~q\,
	datac => \inst1|sdram|m_state.000010000~q\,
	datad => \inst1|sdram|Selector104~2_combout\,
	combout => \inst1|sdram|Selector104~3_combout\);

-- Location: LCCOMB_X52_Y43_N28
\inst1|sdram|Selector41~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector41~4_combout\ = (\inst1|sdram|init_done~q\ & !\inst1|sdram|m_state.000000001~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|sdram|init_done~q\,
	datad => \inst1|sdram|m_state.000000001~q\,
	combout => \inst1|sdram|Selector41~4_combout\);

-- Location: LCCOMB_X52_Y43_N30
\inst1|sdram|m_addr[12]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|m_addr[12]~0_combout\ = (\inst1|sdram|Selector38~2_combout\ & (!\inst1|sdram|m_state.010000000~q\ & (!\inst1|sdram|Selector41~4_combout\ & !\inst1|sdram|m_state.100000000~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|Selector38~2_combout\,
	datab => \inst1|sdram|m_state.010000000~q\,
	datac => \inst1|sdram|Selector41~4_combout\,
	datad => \inst1|sdram|m_state.100000000~q\,
	combout => \inst1|sdram|m_addr[12]~0_combout\);

-- Location: DDIOOUTCELL_X0_Y11_N25
\inst1|sdram|m_addr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector104~3_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|sdram|m_addr[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_addr\(12));

-- Location: LCCOMB_X57_Y43_N2
\inst1|sdram|Selector105~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector105~2_combout\ = (\inst1|sdram|m_state.000000010~q\ & (\inst1|sdram|active_addr\(22))) # (!\inst1|sdram|m_state.000000010~q\ & ((!\inst1|sdram|i_addr\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|m_state.000000010~q\,
	datac => \inst1|sdram|active_addr\(22),
	datad => \inst1|sdram|i_addr\(12),
	combout => \inst1|sdram|Selector105~2_combout\);

-- Location: LCCOMB_X57_Y43_N18
\inst1|sdram|Selector105~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector105~3_combout\ = (\inst1|sdram|m_state.001000000~q\) # ((!\inst1|sdram|m_state.000001000~q\ & (!\inst1|sdram|m_state.000010000~q\ & \inst1|sdram|Selector105~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|m_state.001000000~q\,
	datab => \inst1|sdram|m_state.000001000~q\,
	datac => \inst1|sdram|m_state.000010000~q\,
	datad => \inst1|sdram|Selector105~2_combout\,
	combout => \inst1|sdram|Selector105~3_combout\);

-- Location: DDIOOUTCELL_X0_Y10_N25
\inst1|sdram|m_addr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector105~3_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|sdram|m_addr[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_addr\(11));

-- Location: LCCOMB_X57_Y43_N20
\inst1|sdram|Selector106~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector106~2_combout\ = (\inst1|sdram|m_state.000000010~q\ & (\inst1|sdram|active_addr\(21))) # (!\inst1|sdram|m_state.000000010~q\ & ((!\inst1|sdram|i_addr\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|m_state.000000010~q\,
	datac => \inst1|sdram|active_addr\(21),
	datad => \inst1|sdram|i_addr\(12),
	combout => \inst1|sdram|Selector106~2_combout\);

-- Location: LCCOMB_X57_Y43_N28
\inst1|sdram|Selector106~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector106~3_combout\ = (\inst1|sdram|m_state.001000000~q\) # ((!\inst1|sdram|m_state.000001000~q\ & (!\inst1|sdram|m_state.000010000~q\ & \inst1|sdram|Selector106~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|m_state.001000000~q\,
	datab => \inst1|sdram|m_state.000001000~q\,
	datac => \inst1|sdram|m_state.000010000~q\,
	datad => \inst1|sdram|Selector106~2_combout\,
	combout => \inst1|sdram|Selector106~3_combout\);

-- Location: DDIOOUTCELL_X0_Y32_N25
\inst1|sdram|m_addr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector106~3_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|sdram|m_addr[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_addr\(10));

-- Location: LCCOMB_X61_Y42_N26
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data[47]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) = (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & ((\inst1|cpu|W_alu_result\(11)) # ((\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & \inst1|cpu|F_pc\(9))))) # 
-- (!\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & (((\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & \inst1|cpu|F_pc\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datab => \inst1|cpu|W_alu_result\(11),
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datad => \inst1|cpu|F_pc\(9),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47));

-- Location: FF_X61_Y42_N25
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47),
	sload => VCC,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(45));

-- Location: FF_X61_Y42_N27
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(47),
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(45));

-- Location: LCCOMB_X58_Y42_N26
\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[45]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[45]~16_combout\ = (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & (\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(45))) # 
-- (!\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & ((\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(45))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\,
	datab => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(45),
	datac => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(45),
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[45]~16_combout\);

-- Location: LCCOMB_X60_Y42_N8
\inst1|sdram|m_addr[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|m_addr[3]~1_combout\ = (\inst1|sdram|WideOr9~0_combout\ & (((\inst1|sdram|m_state.000000010~q\)))) # (!\inst1|sdram|WideOr9~0_combout\ & (!\inst1|sdram|pending~combout\ & ((\inst1|sdram|f_pop~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|pending~combout\,
	datab => \inst1|sdram|m_state.000000010~q\,
	datac => \inst1|sdram|f_pop~q\,
	datad => \inst1|sdram|WideOr9~0_combout\,
	combout => \inst1|sdram|m_addr[3]~1_combout\);

-- Location: FF_X58_Y42_N27
\inst1|sdram|active_addr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[45]~16_combout\,
	ena => \inst1|sdram|active_rnw~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|active_addr\(9));

-- Location: LCCOMB_X58_Y42_N20
\inst1|sdram|Selector107~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector107~0_combout\ = (\inst1|sdram|m_addr[3]~1_combout\ & (((!\inst1|sdram|WideOr9~0_combout\)))) # (!\inst1|sdram|m_addr[3]~1_combout\ & ((\inst1|sdram|WideOr9~0_combout\ & ((!\inst1|sdram|i_addr\(12)))) # 
-- (!\inst1|sdram|WideOr9~0_combout\ & (\inst1|sdram|active_addr\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111001011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|m_addr[3]~1_combout\,
	datab => \inst1|sdram|active_addr\(9),
	datac => \inst1|sdram|WideOr9~0_combout\,
	datad => \inst1|sdram|i_addr\(12),
	combout => \inst1|sdram|Selector107~0_combout\);

-- Location: LCCOMB_X58_Y42_N14
\inst1|sdram|Selector107~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector107~1_combout\ = (\inst1|sdram|Selector107~0_combout\ & ((\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[45]~16_combout\) # ((!\inst1|sdram|m_addr[3]~1_combout\)))) # (!\inst1|sdram|Selector107~0_combout\ & 
-- (((\inst1|sdram|active_addr\(20) & \inst1|sdram|m_addr[3]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[45]~16_combout\,
	datab => \inst1|sdram|active_addr\(20),
	datac => \inst1|sdram|Selector107~0_combout\,
	datad => \inst1|sdram|m_addr[3]~1_combout\,
	combout => \inst1|sdram|Selector107~1_combout\);

-- Location: DDIOOUTCELL_X0_Y13_N11
\inst1|sdram|m_addr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector107~1_combout\,
	asdata => VCC,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|sdram|m_state.001000000~q\,
	ena => \inst1|sdram|m_addr[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_addr\(9));

-- Location: LCCOMB_X63_Y42_N30
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data[46]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) = (\inst1|cpu|F_pc\(8) & ((\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0)) # ((\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \inst1|cpu|W_alu_result\(10))))) # 
-- (!\inst1|cpu|F_pc\(8) & (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & (\inst1|cpu|W_alu_result\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|F_pc\(8),
	datab => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst1|cpu|W_alu_result\(10),
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46));

-- Location: FF_X63_Y42_N31
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46),
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(44));

-- Location: FF_X63_Y42_N29
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(46),
	sload => VCC,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(44));

-- Location: LCCOMB_X57_Y42_N22
\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[44]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[44]~17_combout\ = (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & ((\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(44)))) # 
-- (!\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & (\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(44)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\,
	datab => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(44),
	datad => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(44),
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[44]~17_combout\);

-- Location: FF_X57_Y42_N23
\inst1|sdram|active_addr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[44]~17_combout\,
	ena => \inst1|sdram|active_rnw~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|active_addr\(8));

-- Location: LCCOMB_X58_Y42_N16
\inst1|sdram|Selector108~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector108~0_combout\ = (\inst1|sdram|m_addr[3]~1_combout\ & (((!\inst1|sdram|WideOr9~0_combout\)))) # (!\inst1|sdram|m_addr[3]~1_combout\ & ((\inst1|sdram|WideOr9~0_combout\ & ((!\inst1|sdram|i_addr\(12)))) # 
-- (!\inst1|sdram|WideOr9~0_combout\ & (\inst1|sdram|active_addr\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111001011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|m_addr[3]~1_combout\,
	datab => \inst1|sdram|active_addr\(8),
	datac => \inst1|sdram|WideOr9~0_combout\,
	datad => \inst1|sdram|i_addr\(12),
	combout => \inst1|sdram|Selector108~0_combout\);

-- Location: LCCOMB_X57_Y42_N24
\inst1|sdram|Selector108~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector108~1_combout\ = (\inst1|sdram|m_addr[3]~1_combout\ & ((\inst1|sdram|Selector108~0_combout\ & (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[44]~17_combout\)) # (!\inst1|sdram|Selector108~0_combout\ & 
-- ((\inst1|sdram|active_addr\(19)))))) # (!\inst1|sdram|m_addr[3]~1_combout\ & (((\inst1|sdram|Selector108~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[44]~17_combout\,
	datab => \inst1|sdram|active_addr\(19),
	datac => \inst1|sdram|m_addr[3]~1_combout\,
	datad => \inst1|sdram|Selector108~0_combout\,
	combout => \inst1|sdram|Selector108~1_combout\);

-- Location: DDIOOUTCELL_X0_Y12_N18
\inst1|sdram|m_addr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector108~1_combout\,
	asdata => VCC,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|sdram|m_state.001000000~q\,
	ena => \inst1|sdram|m_addr[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_addr\(8));

-- Location: LCCOMB_X61_Y46_N22
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data[45]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) = (\inst1|cpu|F_pc\(7) & ((\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0)) # ((\inst1|cpu|W_alu_result\(9) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))))) # 
-- (!\inst1|cpu|F_pc\(7) & (\inst1|cpu|W_alu_result\(9) & (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|F_pc\(7),
	datab => \inst1|cpu|W_alu_result\(9),
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45));

-- Location: FF_X61_Y46_N23
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45),
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(43));

-- Location: FF_X61_Y46_N21
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(45),
	sload => VCC,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(43));

-- Location: LCCOMB_X57_Y42_N10
\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[43]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[43]~18_combout\ = (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & ((\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(43)))) # 
-- (!\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & (\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(43)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(43),
	datab => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(43),
	datac => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\,
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[43]~18_combout\);

-- Location: FF_X57_Y42_N11
\inst1|sdram|active_addr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[43]~18_combout\,
	ena => \inst1|sdram|active_rnw~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|active_addr\(7));

-- Location: LCCOMB_X58_Y42_N10
\inst1|sdram|Selector109~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector109~0_combout\ = (\inst1|sdram|WideOr9~0_combout\ & (((!\inst1|sdram|i_addr\(12) & !\inst1|sdram|m_addr[3]~1_combout\)))) # (!\inst1|sdram|WideOr9~0_combout\ & ((\inst1|sdram|active_addr\(7)) # ((\inst1|sdram|m_addr[3]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|active_addr\(7),
	datab => \inst1|sdram|i_addr\(12),
	datac => \inst1|sdram|WideOr9~0_combout\,
	datad => \inst1|sdram|m_addr[3]~1_combout\,
	combout => \inst1|sdram|Selector109~0_combout\);

-- Location: LCCOMB_X57_Y42_N28
\inst1|sdram|Selector109~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector109~1_combout\ = (\inst1|sdram|Selector109~0_combout\ & (((\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[43]~18_combout\)) # (!\inst1|sdram|m_addr[3]~1_combout\))) # (!\inst1|sdram|Selector109~0_combout\ & 
-- (\inst1|sdram|m_addr[3]~1_combout\ & (\inst1|sdram|active_addr\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|Selector109~0_combout\,
	datab => \inst1|sdram|m_addr[3]~1_combout\,
	datac => \inst1|sdram|active_addr\(18),
	datad => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[43]~18_combout\,
	combout => \inst1|sdram|Selector109~1_combout\);

-- Location: DDIOOUTCELL_X0_Y9_N18
\inst1|sdram|m_addr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector109~1_combout\,
	asdata => VCC,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|sdram|m_state.001000000~q\,
	ena => \inst1|sdram|m_addr[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_addr\(7));

-- Location: LCCOMB_X61_Y46_N10
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data[44]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) = (\inst1|cpu|W_alu_result\(8) & ((\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1)) # ((\inst1|cpu|F_pc\(6) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0))))) # 
-- (!\inst1|cpu|W_alu_result\(8) & (((\inst1|cpu|F_pc\(6) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|W_alu_result\(8),
	datab => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst1|cpu|F_pc\(6),
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44));

-- Location: LCCOMB_X61_Y46_N24
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[42]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[42]~feeder_combout\ = \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44),
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[42]~feeder_combout\);

-- Location: FF_X61_Y46_N25
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[42]~feeder_combout\,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(42));

-- Location: FF_X61_Y46_N11
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(44),
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(42));

-- Location: LCCOMB_X58_Y42_N28
\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[42]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[42]~19_combout\ = (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & (\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(42))) # 
-- (!\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & ((\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(42))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\,
	datab => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(42),
	datac => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(42),
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[42]~19_combout\);

-- Location: FF_X58_Y42_N29
\inst1|sdram|active_addr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[42]~19_combout\,
	ena => \inst1|sdram|active_rnw~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|active_addr\(6));

-- Location: LCCOMB_X58_Y42_N6
\inst1|sdram|Selector110~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector110~0_combout\ = (\inst1|sdram|m_addr[3]~1_combout\ & (((!\inst1|sdram|WideOr9~0_combout\)))) # (!\inst1|sdram|m_addr[3]~1_combout\ & ((\inst1|sdram|WideOr9~0_combout\ & ((!\inst1|sdram|i_addr\(12)))) # 
-- (!\inst1|sdram|WideOr9~0_combout\ & (\inst1|sdram|active_addr\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111001011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|m_addr[3]~1_combout\,
	datab => \inst1|sdram|active_addr\(6),
	datac => \inst1|sdram|WideOr9~0_combout\,
	datad => \inst1|sdram|i_addr\(12),
	combout => \inst1|sdram|Selector110~0_combout\);

-- Location: LCCOMB_X58_Y42_N24
\inst1|sdram|Selector110~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector110~1_combout\ = (\inst1|sdram|Selector110~0_combout\ & ((\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[42]~19_combout\) # ((!\inst1|sdram|m_addr[3]~1_combout\)))) # (!\inst1|sdram|Selector110~0_combout\ & 
-- (((\inst1|sdram|active_addr\(17) & \inst1|sdram|m_addr[3]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|Selector110~0_combout\,
	datab => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[42]~19_combout\,
	datac => \inst1|sdram|active_addr\(17),
	datad => \inst1|sdram|m_addr[3]~1_combout\,
	combout => \inst1|sdram|Selector110~1_combout\);

-- Location: DDIOOUTCELL_X0_Y12_N25
\inst1|sdram|m_addr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector110~1_combout\,
	asdata => VCC,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|sdram|m_state.001000000~q\,
	ena => \inst1|sdram|m_addr[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_addr\(6));

-- Location: LCCOMB_X61_Y46_N14
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data[43]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) = (\inst1|cpu|F_pc\(5) & ((\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0)) # ((\inst1|cpu|W_alu_result\(7) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))))) # 
-- (!\inst1|cpu|F_pc\(5) & (\inst1|cpu|W_alu_result\(7) & (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|F_pc\(5),
	datab => \inst1|cpu|W_alu_result\(7),
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43));

-- Location: FF_X61_Y46_N15
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43),
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(41));

-- Location: FF_X61_Y46_N5
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(43),
	sload => VCC,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(41));

-- Location: LCCOMB_X59_Y43_N14
\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[41]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[41]~20_combout\ = (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & ((\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(41)))) # 
-- (!\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & (\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(41)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(41),
	datac => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(41),
	datad => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\,
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[41]~20_combout\);

-- Location: FF_X59_Y43_N15
\inst1|sdram|active_addr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[41]~20_combout\,
	ena => \inst1|sdram|active_rnw~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|active_addr\(5));

-- Location: LCCOMB_X59_Y43_N0
\inst1|sdram|Selector111~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector111~0_combout\ = (!\inst1|sdram|WideOr9~0_combout\ & ((\inst1|sdram|f_select~combout\ & ((\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[41]~20_combout\))) # (!\inst1|sdram|f_select~combout\ & (\inst1|sdram|active_addr\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|WideOr9~0_combout\,
	datab => \inst1|sdram|f_select~combout\,
	datac => \inst1|sdram|active_addr\(5),
	datad => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[41]~20_combout\,
	combout => \inst1|sdram|Selector111~0_combout\);

-- Location: LCCOMB_X59_Y43_N10
\inst1|sdram|Selector111~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector111~1_combout\ = (\inst1|sdram|Selector111~0_combout\) # ((\inst1|sdram|WideOr9~0_combout\ & ((\inst1|sdram|active_addr\(16)) # (!\inst1|sdram|m_state.000000010~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|m_state.000000010~q\,
	datab => \inst1|sdram|active_addr\(16),
	datac => \inst1|sdram|WideOr9~0_combout\,
	datad => \inst1|sdram|Selector111~0_combout\,
	combout => \inst1|sdram|Selector111~1_combout\);

-- Location: DDIOOUTCELL_X0_Y11_N18
\inst1|sdram|m_addr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector111~1_combout\,
	asdata => VCC,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|sdram|m_state.001000000~q\,
	ena => \inst1|sdram|m_addr[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_addr\(5));

-- Location: LCCOMB_X61_Y42_N6
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data[42]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) = (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & ((\inst1|cpu|W_alu_result\(6)) # ((\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & \inst1|cpu|F_pc\(4))))) # 
-- (!\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & (((\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & \inst1|cpu|F_pc\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datab => \inst1|cpu|W_alu_result\(6),
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datad => \inst1|cpu|F_pc\(4),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42));

-- Location: FF_X61_Y42_N7
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42),
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(40));

-- Location: LCCOMB_X61_Y42_N20
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[40]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[40]~feeder_combout\ = \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(42),
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[40]~feeder_combout\);

-- Location: FF_X61_Y42_N21
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[40]~feeder_combout\,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(40));

-- Location: LCCOMB_X60_Y42_N4
\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[40]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[40]~21_combout\ = (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & ((\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(40)))) # 
-- (!\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & (\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(40)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(40),
	datac => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(40),
	datad => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\,
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[40]~21_combout\);

-- Location: FF_X60_Y42_N5
\inst1|sdram|active_addr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[40]~21_combout\,
	ena => \inst1|sdram|active_rnw~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|active_addr\(4));

-- Location: LCCOMB_X60_Y42_N22
\inst1|sdram|Selector112~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector112~0_combout\ = (\inst1|sdram|pending~combout\ & (((\inst1|sdram|active_addr\(4))))) # (!\inst1|sdram|pending~combout\ & ((\inst1|sdram|f_pop~q\ & (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[40]~21_combout\)) # 
-- (!\inst1|sdram|f_pop~q\ & ((\inst1|sdram|active_addr\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|pending~combout\,
	datab => \inst1|sdram|f_pop~q\,
	datac => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[40]~21_combout\,
	datad => \inst1|sdram|active_addr\(4),
	combout => \inst1|sdram|Selector112~0_combout\);

-- Location: LCCOMB_X59_Y42_N26
\inst1|sdram|Selector112~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector112~1_combout\ = (\inst1|sdram|WideOr9~0_combout\ & (((\inst1|sdram|active_addr\(15))) # (!\inst1|sdram|m_state.000000010~q\))) # (!\inst1|sdram|WideOr9~0_combout\ & (((\inst1|sdram|Selector112~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|m_state.000000010~q\,
	datab => \inst1|sdram|WideOr9~0_combout\,
	datac => \inst1|sdram|active_addr\(15),
	datad => \inst1|sdram|Selector112~0_combout\,
	combout => \inst1|sdram|Selector112~1_combout\);

-- Location: DDIOOUTCELL_X0_Y15_N18
\inst1|sdram|m_addr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector112~1_combout\,
	asdata => VCC,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|sdram|m_state.001000000~q\,
	ena => \inst1|sdram|m_addr[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_addr\(4));

-- Location: LCCOMB_X61_Y42_N18
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data[41]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) = (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & ((\inst1|cpu|W_alu_result\(5)) # ((\inst1|cpu|F_pc\(3) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0))))) # 
-- (!\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & (\inst1|cpu|F_pc\(3) & (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datab => \inst1|cpu|F_pc\(3),
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datad => \inst1|cpu|W_alu_result\(5),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41));

-- Location: FF_X61_Y42_N19
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41),
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(39));

-- Location: LCCOMB_X61_Y42_N16
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[39]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[39]~feeder_combout\ = \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(41),
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[39]~feeder_combout\);

-- Location: FF_X61_Y42_N17
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[39]~feeder_combout\,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(39));

-- Location: LCCOMB_X58_Y42_N18
\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[39]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[39]~22_combout\ = (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & ((\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(39)))) # 
-- (!\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & (\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(39)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\,
	datab => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(39),
	datad => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(39),
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[39]~22_combout\);

-- Location: FF_X58_Y42_N19
\inst1|sdram|active_addr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[39]~22_combout\,
	ena => \inst1|sdram|active_rnw~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|active_addr\(3));

-- Location: LCCOMB_X58_Y42_N12
\inst1|sdram|Selector113~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector113~0_combout\ = (\inst1|sdram|WideOr9~0_combout\ & (((!\inst1|sdram|i_addr\(12) & !\inst1|sdram|m_addr[3]~1_combout\)))) # (!\inst1|sdram|WideOr9~0_combout\ & ((\inst1|sdram|active_addr\(3)) # ((\inst1|sdram|m_addr[3]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|active_addr\(3),
	datab => \inst1|sdram|i_addr\(12),
	datac => \inst1|sdram|WideOr9~0_combout\,
	datad => \inst1|sdram|m_addr[3]~1_combout\,
	combout => \inst1|sdram|Selector113~0_combout\);

-- Location: LCCOMB_X58_Y42_N30
\inst1|sdram|Selector113~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector113~1_combout\ = (\inst1|sdram|m_addr[3]~1_combout\ & ((\inst1|sdram|Selector113~0_combout\ & (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[39]~22_combout\)) # (!\inst1|sdram|Selector113~0_combout\ & 
-- ((\inst1|sdram|active_addr\(14)))))) # (!\inst1|sdram|m_addr[3]~1_combout\ & (((\inst1|sdram|Selector113~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|m_addr[3]~1_combout\,
	datab => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[39]~22_combout\,
	datac => \inst1|sdram|active_addr\(14),
	datad => \inst1|sdram|Selector113~0_combout\,
	combout => \inst1|sdram|Selector113~1_combout\);

-- Location: DDIOOUTCELL_X0_Y42_N4
\inst1|sdram|m_addr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector113~1_combout\,
	asdata => VCC,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|sdram|m_state.001000000~q\,
	ena => \inst1|sdram|m_addr[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_addr\(3));

-- Location: LCCOMB_X61_Y46_N18
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data[40]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) = (\inst1|cpu|F_pc\(2) & ((\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0)) # ((\inst1|cpu|W_alu_result\(4) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))))) # 
-- (!\inst1|cpu|F_pc\(2) & (\inst1|cpu|W_alu_result\(4) & (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|cpu|F_pc\(2),
	datab => \inst1|cpu|W_alu_result\(4),
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40));

-- Location: FF_X61_Y46_N19
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40),
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(38));

-- Location: LCCOMB_X61_Y46_N0
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[38]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[38]~feeder_combout\ = \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(40),
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[38]~feeder_combout\);

-- Location: FF_X61_Y46_N1
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[38]~feeder_combout\,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(38));

-- Location: LCCOMB_X55_Y42_N12
\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[38]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[38]~23_combout\ = (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & ((\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(38)))) # 
-- (!\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & (\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(38)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(38),
	datac => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(38),
	datad => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\,
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[38]~23_combout\);

-- Location: FF_X55_Y42_N13
\inst1|sdram|active_addr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[38]~23_combout\,
	ena => \inst1|sdram|active_rnw~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|active_addr\(2));

-- Location: LCCOMB_X58_Y42_N8
\inst1|sdram|Selector114~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector114~0_combout\ = (\inst1|sdram|WideOr9~0_combout\ & ((\inst1|sdram|m_addr[3]~1_combout\ & (\inst1|sdram|active_addr\(13))) # (!\inst1|sdram|m_addr[3]~1_combout\ & ((!\inst1|sdram|i_addr\(12)))))) # (!\inst1|sdram|WideOr9~0_combout\ & 
-- (((\inst1|sdram|m_addr[3]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|active_addr\(13),
	datab => \inst1|sdram|i_addr\(12),
	datac => \inst1|sdram|WideOr9~0_combout\,
	datad => \inst1|sdram|m_addr[3]~1_combout\,
	combout => \inst1|sdram|Selector114~0_combout\);

-- Location: LCCOMB_X55_Y42_N30
\inst1|sdram|Selector114~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector114~1_combout\ = (\inst1|sdram|WideOr9~0_combout\ & (((\inst1|sdram|Selector114~0_combout\)))) # (!\inst1|sdram|WideOr9~0_combout\ & ((\inst1|sdram|Selector114~0_combout\ & 
-- (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[38]~23_combout\)) # (!\inst1|sdram|Selector114~0_combout\ & ((\inst1|sdram|active_addr\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[38]~23_combout\,
	datab => \inst1|sdram|active_addr\(2),
	datac => \inst1|sdram|WideOr9~0_combout\,
	datad => \inst1|sdram|Selector114~0_combout\,
	combout => \inst1|sdram|Selector114~1_combout\);

-- Location: DDIOOUTCELL_X0_Y18_N25
\inst1|sdram|m_addr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector114~1_combout\,
	asdata => VCC,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|sdram|m_state.001000000~q\,
	ena => \inst1|sdram|m_addr[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_addr\(2));

-- Location: LCCOMB_X61_Y43_N10
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data[39]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) = (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & ((\inst1|cpu|W_alu_result\(3)) # ((\inst1|cpu|F_pc\(1) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0))))) # 
-- (!\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & (((\inst1|cpu|F_pc\(1) & \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datab => \inst1|cpu|W_alu_result\(3),
	datac => \inst1|cpu|F_pc\(1),
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39));

-- Location: FF_X61_Y43_N11
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39),
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(37));

-- Location: LCCOMB_X61_Y43_N16
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[37]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[37]~feeder_combout\ = \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(39),
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[37]~feeder_combout\);

-- Location: FF_X61_Y43_N17
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[37]~feeder_combout\,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(37));

-- Location: LCCOMB_X58_Y42_N2
\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[37]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[37]~24_combout\ = (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & ((\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(37)))) # 
-- (!\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & (\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(37)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\,
	datab => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(37),
	datac => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(37),
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[37]~24_combout\);

-- Location: FF_X58_Y42_N3
\inst1|sdram|active_addr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[37]~24_combout\,
	ena => \inst1|sdram|active_rnw~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|active_addr\(1));

-- Location: LCCOMB_X58_Y42_N4
\inst1|sdram|Selector115~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector115~0_combout\ = (\inst1|sdram|WideOr9~0_combout\ & (((!\inst1|sdram|i_addr\(12) & !\inst1|sdram|m_addr[3]~1_combout\)))) # (!\inst1|sdram|WideOr9~0_combout\ & ((\inst1|sdram|active_addr\(1)) # ((\inst1|sdram|m_addr[3]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|active_addr\(1),
	datab => \inst1|sdram|i_addr\(12),
	datac => \inst1|sdram|WideOr9~0_combout\,
	datad => \inst1|sdram|m_addr[3]~1_combout\,
	combout => \inst1|sdram|Selector115~0_combout\);

-- Location: LCCOMB_X58_Y42_N22
\inst1|sdram|Selector115~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector115~1_combout\ = (\inst1|sdram|Selector115~0_combout\ & ((\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[37]~24_combout\) # ((!\inst1|sdram|m_addr[3]~1_combout\)))) # (!\inst1|sdram|Selector115~0_combout\ & 
-- (((\inst1|sdram|active_addr\(12) & \inst1|sdram|m_addr[3]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|Selector115~0_combout\,
	datab => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[37]~24_combout\,
	datac => \inst1|sdram|active_addr\(12),
	datad => \inst1|sdram|m_addr[3]~1_combout\,
	combout => \inst1|sdram|Selector115~1_combout\);

-- Location: DDIOOUTCELL_X0_Y15_N25
\inst1|sdram|m_addr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector115~1_combout\,
	asdata => VCC,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|sdram|m_state.001000000~q\,
	ena => \inst1|sdram|m_addr[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_addr\(1));

-- Location: LCCOMB_X61_Y42_N22
\inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data[38]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38) = (\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & ((\inst1|cpu|W_alu_result\(2)) # ((\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & \inst1|cpu|F_pc\(0))))) # 
-- (!\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & (((\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & \inst1|cpu|F_pc\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datab => \inst1|cpu|W_alu_result\(2),
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datad => \inst1|cpu|F_pc\(0),
	combout => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

-- Location: FF_X61_Y42_N23
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38),
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(36));

-- Location: FF_X61_Y42_N5
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst1|mm_interconnect_0|cmd_xbar_mux_001|src_data\(38),
	sload => VCC,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(36));

-- Location: LCCOMB_X55_Y42_N8
\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[36]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[36]~25_combout\ = (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & ((\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(36)))) # 
-- (!\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & (\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(36)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(36),
	datac => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(36),
	datad => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\,
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[36]~25_combout\);

-- Location: LCCOMB_X58_Y42_N0
\inst1|sdram|Selector116~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector116~0_combout\ = (\inst1|sdram|m_addr[3]~1_combout\ & (((\inst1|sdram|active_addr\(11))) # (!\inst1|sdram|WideOr9~0_combout\))) # (!\inst1|sdram|m_addr[3]~1_combout\ & (\inst1|sdram|WideOr9~0_combout\ & (!\inst1|sdram|i_addr\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|m_addr[3]~1_combout\,
	datab => \inst1|sdram|WideOr9~0_combout\,
	datac => \inst1|sdram|i_addr\(12),
	datad => \inst1|sdram|active_addr\(11),
	combout => \inst1|sdram|Selector116~0_combout\);

-- Location: FF_X55_Y42_N9
\inst1|sdram|active_addr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[36]~25_combout\,
	ena => \inst1|sdram|active_rnw~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|active_addr\(0));

-- Location: LCCOMB_X55_Y42_N18
\inst1|sdram|Selector116~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector116~1_combout\ = (\inst1|sdram|WideOr9~0_combout\ & (((\inst1|sdram|Selector116~0_combout\)))) # (!\inst1|sdram|WideOr9~0_combout\ & ((\inst1|sdram|Selector116~0_combout\ & 
-- (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[36]~25_combout\)) # (!\inst1|sdram|Selector116~0_combout\ & ((\inst1|sdram|active_addr\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[36]~25_combout\,
	datab => \inst1|sdram|WideOr9~0_combout\,
	datac => \inst1|sdram|Selector116~0_combout\,
	datad => \inst1|sdram|active_addr\(0),
	combout => \inst1|sdram|Selector116~1_combout\);

-- Location: DDIOOUTCELL_X0_Y34_N4
\inst1|sdram|m_addr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector116~1_combout\,
	asdata => VCC,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \inst1|sdram|m_state.001000000~q\,
	ena => \inst1|sdram|m_addr[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_addr\(0));

-- Location: LCCOMB_X59_Y42_N20
\inst1|sdram|Selector117~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector117~0_combout\ = (\inst1|sdram|m_state.000000010~q\ & (((\inst1|sdram|active_addr\(24))))) # (!\inst1|sdram|m_state.000000010~q\ & ((\inst1|sdram|f_select~combout\ & 
-- (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[60]~3_combout\)) # (!\inst1|sdram|f_select~combout\ & ((\inst1|sdram|active_addr\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|m_state.000000010~q\,
	datab => \inst1|sdram|f_select~combout\,
	datac => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[60]~3_combout\,
	datad => \inst1|sdram|active_addr\(24),
	combout => \inst1|sdram|Selector117~0_combout\);

-- Location: LCCOMB_X57_Y43_N14
\inst1|sdram|WideOr16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|WideOr16~0_combout\ = (\inst1|sdram|m_state.000000010~q\) # ((\inst1|sdram|m_state.000010000~q\) # (\inst1|sdram|m_state.000001000~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|m_state.000000010~q\,
	datac => \inst1|sdram|m_state.000010000~q\,
	datad => \inst1|sdram|m_state.000001000~q\,
	combout => \inst1|sdram|WideOr16~0_combout\);

-- Location: DDIOOUTCELL_X0_Y33_N18
\inst1|sdram|m_bank[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector117~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|sdram|WideOr16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_bank\(1));

-- Location: LCCOMB_X59_Y42_N30
\inst1|sdram|Selector118~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector118~0_combout\ = (\inst1|sdram|f_select~combout\ & ((\inst1|sdram|m_state.000000010~q\ & (\inst1|sdram|active_addr\(10))) # (!\inst1|sdram|m_state.000000010~q\ & 
-- ((\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[46]~0_combout\))))) # (!\inst1|sdram|f_select~combout\ & (\inst1|sdram|active_addr\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|active_addr\(10),
	datab => \inst1|sdram|f_select~combout\,
	datac => \inst1|sdram|m_state.000000010~q\,
	datad => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[46]~0_combout\,
	combout => \inst1|sdram|Selector118~0_combout\);

-- Location: DDIOOUTCELL_X0_Y18_N18
\inst1|sdram|m_bank[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector118~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|sdram|WideOr16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_bank\(0));

-- Location: LCCOMB_X60_Y43_N2
\inst1|sdram|comb~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|comb~0_combout\ = (!\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent|m0_write~combout\ & (!\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & !\inst1|cpu|d_byteenable\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent|m0_write~combout\,
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datad => \inst1|cpu|d_byteenable\(3),
	combout => \inst1|sdram|comb~0_combout\);

-- Location: LCCOMB_X60_Y43_N8
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[35]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[35]~feeder_combout\ = \inst1|sdram|comb~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|sdram|comb~0_combout\,
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[35]~feeder_combout\);

-- Location: FF_X60_Y43_N9
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[35]~feeder_combout\,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(35));

-- Location: FF_X60_Y43_N3
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|comb~0_combout\,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(35));

-- Location: LCCOMB_X59_Y43_N28
\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[35]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[35]~26_combout\ = (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & (\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(35))) # 
-- (!\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & ((\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(35))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\,
	datac => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(35),
	datad => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(35),
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[35]~26_combout\);

-- Location: FF_X59_Y43_N29
\inst1|sdram|active_dqm[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[35]~26_combout\,
	ena => \inst1|sdram|active_rnw~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|active_dqm\(3));

-- Location: LCCOMB_X59_Y43_N30
\inst1|sdram|Selector151~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector151~0_combout\ = (\inst1|sdram|m_state.000000010~q\ & (((\inst1|sdram|active_dqm\(3))))) # (!\inst1|sdram|m_state.000000010~q\ & ((\inst1|sdram|f_select~combout\ & 
-- (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[35]~26_combout\)) # (!\inst1|sdram|f_select~combout\ & ((\inst1|sdram|active_dqm\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|m_state.000000010~q\,
	datab => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[35]~26_combout\,
	datac => \inst1|sdram|f_select~combout\,
	datad => \inst1|sdram|active_dqm\(3),
	combout => \inst1|sdram|Selector151~0_combout\);

-- Location: DDIOOUTCELL_X0_Y42_N11
\inst1|sdram|m_dqm[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector151~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|sdram|WideOr16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_dqm\(3));

-- Location: LCCOMB_X60_Y43_N4
\inst1|sdram|comb~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|comb~1_combout\ = (!\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent|m0_write~combout\ & (!\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & !\inst1|cpu|d_byteenable\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent|m0_write~combout\,
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datad => \inst1|cpu|d_byteenable\(2),
	combout => \inst1|sdram|comb~1_combout\);

-- Location: LCCOMB_X59_Y43_N2
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[34]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[34]~feeder_combout\ = \inst1|sdram|comb~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|sdram|comb~1_combout\,
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[34]~feeder_combout\);

-- Location: FF_X59_Y43_N3
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[34]~feeder_combout\,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(34));

-- Location: FF_X60_Y43_N5
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|comb~1_combout\,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(34));

-- Location: LCCOMB_X59_Y43_N16
\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[34]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[34]~27_combout\ = (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & (\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(34))) # 
-- (!\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & ((\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(34))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\,
	datab => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(34),
	datad => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(34),
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[34]~27_combout\);

-- Location: FF_X59_Y43_N17
\inst1|sdram|active_dqm[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[34]~27_combout\,
	ena => \inst1|sdram|active_rnw~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|active_dqm\(2));

-- Location: LCCOMB_X59_Y43_N12
\inst1|sdram|Selector152~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector152~0_combout\ = (\inst1|sdram|m_state.000000010~q\ & (((\inst1|sdram|active_dqm\(2))))) # (!\inst1|sdram|m_state.000000010~q\ & ((\inst1|sdram|f_select~combout\ & 
-- ((\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[34]~27_combout\))) # (!\inst1|sdram|f_select~combout\ & (\inst1|sdram|active_dqm\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|m_state.000000010~q\,
	datab => \inst1|sdram|f_select~combout\,
	datac => \inst1|sdram|active_dqm\(2),
	datad => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[34]~27_combout\,
	combout => \inst1|sdram|Selector152~0_combout\);

-- Location: DDIOOUTCELL_X0_Y48_N4
\inst1|sdram|m_dqm[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector152~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|sdram|WideOr16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_dqm\(2));

-- Location: LCCOMB_X60_Y43_N0
\inst1|sdram|comb~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|comb~2_combout\ = (!\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent|m0_write~combout\ & (!\inst1|cpu|d_byteenable\(1) & !\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent|m0_write~combout\,
	datab => \inst1|cpu|d_byteenable\(1),
	datac => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	combout => \inst1|sdram|comb~2_combout\);

-- Location: FF_X60_Y43_N1
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|comb~2_combout\,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(33));

-- Location: LCCOMB_X60_Y43_N6
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[33]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[33]~feeder_combout\ = \inst1|sdram|comb~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|sdram|comb~2_combout\,
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[33]~feeder_combout\);

-- Location: FF_X60_Y43_N7
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[33]~feeder_combout\,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(33));

-- Location: LCCOMB_X59_Y43_N22
\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[33]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[33]~28_combout\ = (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & ((\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(33)))) # 
-- (!\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & (\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(33)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\,
	datac => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(33),
	datad => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(33),
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[33]~28_combout\);

-- Location: FF_X59_Y43_N23
\inst1|sdram|active_dqm[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[33]~28_combout\,
	ena => \inst1|sdram|active_rnw~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|active_dqm\(1));

-- Location: LCCOMB_X59_Y43_N8
\inst1|sdram|Selector153~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector153~0_combout\ = (\inst1|sdram|m_state.000000010~q\ & (((\inst1|sdram|active_dqm\(1))))) # (!\inst1|sdram|m_state.000000010~q\ & ((\inst1|sdram|f_select~combout\ & 
-- ((\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[33]~28_combout\))) # (!\inst1|sdram|f_select~combout\ & (\inst1|sdram|active_dqm\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|m_state.000000010~q\,
	datab => \inst1|sdram|f_select~combout\,
	datac => \inst1|sdram|active_dqm\(1),
	datad => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[33]~28_combout\,
	combout => \inst1|sdram|Selector153~0_combout\);

-- Location: DDIOOUTCELL_X0_Y14_N11
\inst1|sdram|m_dqm[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector153~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|sdram|WideOr16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_dqm\(1));

-- Location: LCCOMB_X60_Y43_N28
\inst1|sdram|comb~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|comb~3_combout\ = (!\inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent|m0_write~combout\ & (!\inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & !\inst1|cpu|d_byteenable\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|mm_interconnect_0|sdram_s1_translator_avalon_universal_slave_0_agent|m0_write~combout\,
	datab => \inst1|mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datad => \inst1|cpu|d_byteenable\(0),
	combout => \inst1|sdram|comb~3_combout\);

-- Location: FF_X60_Y43_N29
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|comb~3_combout\,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(32));

-- Location: LCCOMB_X60_Y43_N26
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[32]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[32]~feeder_combout\ = \inst1|sdram|comb~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|sdram|comb~3_combout\,
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[32]~feeder_combout\);

-- Location: FF_X60_Y43_N27
\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[32]~feeder_combout\,
	ena => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1[61]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(32));

-- Location: LCCOMB_X59_Y43_N18
\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[32]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[32]~29_combout\ = (\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & ((\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(32)))) # 
-- (!\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\ & (\inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(32)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_address~q\,
	datab => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_0\(32),
	datad => \inst1|sdram|the_SoC_sdram_input_efifo_module|entry_1\(32),
	combout => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[32]~29_combout\);

-- Location: FF_X59_Y43_N19
\inst1|sdram|active_dqm[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[32]~29_combout\,
	ena => \inst1|sdram|active_rnw~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|active_dqm\(0));

-- Location: LCCOMB_X59_Y43_N20
\inst1|sdram|Selector154~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst1|sdram|Selector154~0_combout\ = (\inst1|sdram|m_state.000000010~q\ & (((\inst1|sdram|active_dqm\(0))))) # (!\inst1|sdram|m_state.000000010~q\ & ((\inst1|sdram|f_select~combout\ & 
-- ((\inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[32]~29_combout\))) # (!\inst1|sdram|f_select~combout\ & (\inst1|sdram|active_dqm\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|sdram|m_state.000000010~q\,
	datab => \inst1|sdram|f_select~combout\,
	datac => \inst1|sdram|active_dqm\(0),
	datad => \inst1|sdram|the_SoC_sdram_input_efifo_module|rd_data[32]~29_combout\,
	combout => \inst1|sdram|Selector154~0_combout\);

-- Location: DDIOOUTCELL_X0_Y30_N4
\inst1|sdram|m_dqm[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst1|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst1|sdram|Selector154~0_combout\,
	clrn => \inst1|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \inst1|sdram|WideOr16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|sdram|m_dqm\(0));

-- Location: LCCOMB_X86_Y45_N0
\auto_hub|~GND\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
;

-- Location: LCCOMB_X58_Y58_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout\);

-- Location: LCCOMB_X61_Y59_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout\);
END structure;


