# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do top_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {top.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:31:00 on May 31,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." top.vo 
# -- Compiling module top
# -- Compiling module hard_block
# 
# Top level modules:
# 	top
# End time: 14:31:01 on May 31,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/tahir/Desktop/IP\ catalog {C:/Users/tahir/Desktop/IP catalog/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:31:01 on May 31,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/tahir/Desktop/IP catalog" C:/Users/tahir/Desktop/IP catalog/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 14:31:01 on May 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs="+acc"  tb
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs=""+acc"" tb 
# Start time: 14:31:02 on May 31,2020
# Loading work.tb
# Loading work.top
# Loading work.hard_block
# Loading fiftyfivenm_ver.fiftyfivenm_lcell_comb
# Loading fiftyfivenm_ver.fiftyfivenm_io_obuf
# Loading fiftyfivenm_ver.fiftyfivenm_io_ibuf
# Loading fiftyfivenm_ver.fiftyfivenm_mac_mult
# Loading fiftyfivenm_ver.fiftyfivenm_mac_data_reg
# Loading fiftyfivenm_ver.fiftyfivenm_mac_sign_reg
# Loading fiftyfivenm_ver.fiftyfivenm_mac_mult_internal
# Loading fiftyfivenm_ver.fiftyfivenm_mac_out
# Loading fiftyfivenm_ver.fiftyfivenm_unvm
# Loading fiftyfivenm_ver.fiftyfivenm_adcblock
# ** Warning: (vsim-3017) top.vo(552): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb/inst/\~QUARTUS_CREATED_ADC1~  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/fiftyfivenm_atoms.v
# ** Warning: (vsim-3722) top.vo(552): [TFMPC] - Missing connection for port 'clk_dft'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Users/tahir/Desktop/IP catalog/tb.v(31)
#    Time: 48 ps  Iteration: 0  Instance: /tb
# Break in Module tb at C:/Users/tahir/Desktop/IP catalog/tb.v line 31
