Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Aug 31 22:20:23 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing -file ./report/kernel_fdtd_2d_optimized_timing_synth.rpt
| Design       : kernel_fdtd_2d_optimized
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
----------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.405ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[172]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ap_CS_fsm_reg[157]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.885ns  (logic 0.593ns (20.555%)  route 2.292ns (79.445%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4217, unset)         0.672     0.672    ap_clk
                         FDRE                                         r  ap_CS_fsm_reg[172]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.281     0.953 f  ap_CS_fsm_reg[172]/Q
                         net (fo=68, unplaced)        0.622     1.575    ap_CS_fsm_state173
                         LUT4 (Prop_lut4_I1_O)        0.153     1.728 f  ap_CS_fsm[157]_i_30/O
                         net (fo=1, unplaced)         0.340     2.068    ap_CS_fsm[157]_i_30_n_6
                         LUT5 (Prop_lut5_I4_O)        0.053     2.121 f  ap_CS_fsm[157]_i_8/O
                         net (fo=1, unplaced)         0.665     2.786    ap_CS_fsm[157]_i_8_n_6
                         LUT6 (Prop_lut6_I0_O)        0.053     2.839 f  ap_CS_fsm[157]_i_2/O
                         net (fo=1, unplaced)         0.665     3.504    ap_CS_fsm[157]_i_2_n_6
                         LUT6 (Prop_lut6_I0_O)        0.053     3.557 r  ap_CS_fsm[157]_i_1/O
                         net (fo=1, unplaced)         0.000     3.557    ap_NS_fsm[157]
                         FDRE                                         r  ap_CS_fsm_reg[157]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=4217, unset)         0.638     3.138    ap_clk
                         FDRE                                         r  ap_CS_fsm_reg[157]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
                         FDRE (Setup_fdre_C_D)        0.049     3.152    ap_CS_fsm_reg[157]
  -------------------------------------------------------------------
                         required time                          3.152    
                         arrival time                          -3.557    
  -------------------------------------------------------------------
                         slack                                 -0.405    




