
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.1 <build 99559>)
| Date         : Thu Oct 31 11:40:08 2024
| Design       : hdmi_ddr_ov5640_top
| Device       : PGL50H
| Speed Grade  : -6
| Package      : FBG484
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                                       
**********************************************************************************************************************************************************************
                                                                                                   Clock   Non-clock                                                  
 Clock                                           Period       Waveform       Type                  Loads       Loads  Sources                                         
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                                         20.000       {0 10}         Declared                482          10  {sys_clk}                                       
   ddrphy_clkin                                  10.000       {0 5}          Generated (sys_clk)    5279           0  {u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV}      
   ioclk0                                        2.500        {0 1.25}       Generated (sys_clk)      11           0  {u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT}    
   ioclk1                                        2.500        {0 1.25}       Generated (sys_clk)      27           1  {u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT}    
   ioclk2                                        2.500        {0 1.25}       Generated (sys_clk)       2           0  {u_DDR3_50H/I_GTP_IOCLKBUF_2/gopclkgate/OUT}    
   ioclk_gate_clk                                10.000       {0 5}          Generated (sys_clk)       1           0  {u_DDR3_50H/u_clkbufg_gate/gopclkbufg/CLKOUT}   
   pix_clk                                       14.815       {0 7.407}      Generated (sys_clk)    8715           1  {u_pll/u_pll_e3/goppll/CLKOUT0}                 
   cfg_clk                                       100.000      {0 50}         Generated (sys_clk)     348           0  {u_pll/u_pll_e3/goppll/CLKOUT1}                 
   clk_25M                                       40.000       {0 20}         Generated (sys_clk)     878           0  {u_pll/u_pll_e3/goppll/CLKOUT3}                 
   sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred       5.052        {0 2.526}      Generated (sys_clk)    1600           0  {u_pll/u_pll_e3/goppll/CLKOUT4}                 
   sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred  50.000       {0 25}         Generated (sys_clk)      34           1  {pll_1_inst/u_pll_e3/goppll/CLKOUT0}            
 hdmi_ddr_ov5640_top|pixclk_in3                  1000.000     {0 500}        Declared                162           0  {pixclk_in3}                                    
 hdmi_ddr_ov5640_top|pixclk_in2                  1000.000     {0 500}        Declared                162           0  {pixclk_in2}                                    
 hdmi_ddr_ov5640_top|pixclk_in1                  1000.000     {0 500}        Declared                331           0  {pixclk_in1}                                    
 DebugCore_JCLK                                  50.000       {0 25}         Declared                 86           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER} 
 DebugCore_CAPTURE                               100.000      {25 75}        Declared                 11           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR}    
======================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 ref_clk                       asynchronous               sys_clk                                   
 ioclk0                        asynchronous               ioclk0                                    
 ioclk1                        asynchronous               ioclk1                                    
 ioclk2                        asynchronous               ioclk2                                    
 ioclk_gate_clk                asynchronous               ioclk_gate_clk                            
 cfg_clk                       asynchronous               cfg_clk                                   
 clk_25M                       asynchronous               clk_25M                                   
 ddrphy_clkin                  asynchronous               ddrphy_clkin                              
 pix_clk                       asynchronous               pix_clk                                   
 Inferred_clock_group_0        asynchronous               hdmi_ddr_ov5640_top|pixclk_in3            
 Inferred_clock_group_1        asynchronous               hdmi_ddr_ov5640_top|pixclk_in2            
 Inferred_clock_group_2        asynchronous               hdmi_ddr_ov5640_top|pixclk_in1            
 DebugCoreClockGroup           asynchronous               DebugCore_JCLK  DebugCore_CAPTURE         
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                     50.000 MHz     146.327 MHz         20.000          6.834         13.166
 ddrphy_clkin               100.000 MHz     114.969 MHz         10.000          8.698          1.302
 ioclk0                     400.000 MHz    1237.624 MHz          2.500          0.808          1.692
 ioclk1                     400.000 MHz    1237.624 MHz          2.500          0.808          1.692
 pix_clk                     67.500 MHz     111.290 MHz         14.815          8.985          5.829
 cfg_clk                     10.000 MHz     171.851 MHz        100.000          5.819         94.181
 clk_25M                     25.000 MHz     141.483 MHz         40.000          7.068         32.932
 sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
                            197.941 MHz     190.549 MHz          5.052          5.248         -0.196
 hdmi_ddr_ov5640_top|pixclk_in3
                              1.000 MHz     193.986 MHz       1000.000          5.155        994.845
 hdmi_ddr_ov5640_top|pixclk_in2
                              1.000 MHz     196.696 MHz       1000.000          5.084        994.916
 hdmi_ddr_ov5640_top|pixclk_in1
                              1.000 MHz     117.261 MHz       1000.000          8.528        991.472
 sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred
                             20.000 MHz     245.459 MHz         50.000          4.074         45.926
 DebugCore_JCLK              20.000 MHz     208.725 MHz         50.000          4.791         45.209
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     13.166       0.000              0           2141
 ddrphy_clkin           ddrphy_clkin                 1.302       0.000              0          20471
 ioclk0                 ioclk0                       1.692       0.000              0             24
 ioclk1                 ioclk1                       1.692       0.000              0             72
 pix_clk                pix_clk                      5.829       0.000              0          13774
 cfg_clk                cfg_clk                     94.181       0.000              0           1723
 clk_25M                clk_25M                     32.932       0.000              0           2708
 sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
                                                    -0.196      -0.950             16           5580
 hdmi_ddr_ov5640_top|pixclk_in3
                        hdmi_ddr_ov5640_top|pixclk_in3
                                                   994.845       0.000              0            644
 hdmi_ddr_ov5640_top|pixclk_in2
                        hdmi_ddr_ov5640_top|pixclk_in2
                                                   994.916       0.000              0            644
 hdmi_ddr_ov5640_top|pixclk_in1
                        hdmi_ddr_ov5640_top|pixclk_in1
                                                   991.472       0.000              0           1386
 sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred
                                                    45.926       0.000              0             84
 DebugCore_JCLK         DebugCore_JCLK              23.527       0.000              0            223
 DebugCore_CAPTURE      DebugCore_JCLK              20.671       0.000              0             89
 DebugCore_JCLK         DebugCore_CAPTURE           48.114       0.000              0             16
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.241       0.000              0           2141
 ddrphy_clkin           ddrphy_clkin                 0.231       0.000              0          20471
 ioclk0                 ioclk0                       0.450       0.000              0             24
 ioclk1                 ioclk1                       0.450       0.000              0             72
 pix_clk                pix_clk                      0.325       0.000              0          13774
 cfg_clk                cfg_clk                      0.341       0.000              0           1723
 clk_25M                clk_25M                      0.314       0.000              0           2708
 sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
                                                     0.327       0.000              0           5580
 hdmi_ddr_ov5640_top|pixclk_in3
                        hdmi_ddr_ov5640_top|pixclk_in3
                                                     0.166       0.000              0            644
 hdmi_ddr_ov5640_top|pixclk_in2
                        hdmi_ddr_ov5640_top|pixclk_in2
                                                     0.166       0.000              0            644
 hdmi_ddr_ov5640_top|pixclk_in1
                        hdmi_ddr_ov5640_top|pixclk_in1
                                                     0.166       0.000              0           1386
 sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred
                                                     0.323       0.000              0             84
 DebugCore_JCLK         DebugCore_JCLK               0.314       0.000              0            223
 DebugCore_CAPTURE      DebugCore_JCLK              25.025       0.000              0             89
 DebugCore_JCLK         DebugCore_CAPTURE            0.289       0.000              0             16
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     15.337       0.000              0            323
 ddrphy_clkin           ddrphy_clkin                 3.849       0.000              0           3434
 pix_clk                pix_clk                      7.740       0.000              0             82
 cfg_clk                cfg_clk                     93.102       0.000              0              2
 sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
                                                     0.695       0.000              0            519
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.581       0.000              0            323
 ddrphy_clkin           ddrphy_clkin                 0.439       0.000              0           3434
 pix_clk                pix_clk                      1.018       0.000              0             82
 cfg_clk                cfg_clk                      1.559       0.000              0              2
 sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
                                                     1.868       0.000              0            519
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.380       0.000              0            482
 ddrphy_clkin                                        3.100       0.000              0           5279
 ioclk0                                              0.397       0.000              0             11
 ioclk1                                              0.397       0.000              0             27
 ioclk2                                              0.397       0.000              0              2
 ioclk_gate_clk                                      4.580       0.000              0              1
 pix_clk                                             6.269       0.000              0           8715
 cfg_clk                                            49.102       0.000              0            348
 clk_25M                                            19.102       0.000              0            878
 sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred             1.388       0.000              0           1600
 hdmi_ddr_ov5640_top|pixclk_in3                    499.102       0.000              0            162
 hdmi_ddr_ov5640_top|pixclk_in2                    499.102       0.000              0            162
 hdmi_ddr_ov5640_top|pixclk_in1                    499.102       0.000              0            331
 sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred       24.102       0.000              0             34
 DebugCore_JCLK                                     24.102       0.000              0             86
 DebugCore_CAPTURE                                  49.380       0.000              0             11
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     15.082       0.000              0           2141
 ddrphy_clkin           ddrphy_clkin                 3.730       0.000              0          20471
 ioclk0                 ioclk0                       1.834       0.000              0             24
 ioclk1                 ioclk1                       1.834       0.000              0             72
 pix_clk                pix_clk                      8.449       0.000              0          13774
 cfg_clk                cfg_clk                     95.933       0.000              0           1723
 clk_25M                clk_25M                     34.951       0.000              0           2708
 sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
                                                     1.292       0.000              0           5580
 hdmi_ddr_ov5640_top|pixclk_in3
                        hdmi_ddr_ov5640_top|pixclk_in3
                                                   996.325       0.000              0            644
 hdmi_ddr_ov5640_top|pixclk_in2
                        hdmi_ddr_ov5640_top|pixclk_in2
                                                   996.363       0.000              0            644
 hdmi_ddr_ov5640_top|pixclk_in1
                        hdmi_ddr_ov5640_top|pixclk_in1
                                                   994.213       0.000              0           1386
 sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred
                                                    47.083       0.000              0             84
 DebugCore_JCLK         DebugCore_JCLK              23.941       0.000              0            223
 DebugCore_CAPTURE      DebugCore_JCLK              22.010       0.000              0             89
 DebugCore_JCLK         DebugCore_CAPTURE           48.551       0.000              0             16
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.240       0.000              0           2141
 ddrphy_clkin           ddrphy_clkin                 0.139       0.000              0          20471
 ioclk0                 ioclk0                       0.383       0.000              0             24
 ioclk1                 ioclk1                       0.383       0.000              0             72
 pix_clk                pix_clk                      0.254       0.000              0          13774
 cfg_clk                cfg_clk                      0.262       0.000              0           1723
 clk_25M                clk_25M                      0.252       0.000              0           2708
 sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
                                                     0.255       0.000              0           5580
 hdmi_ddr_ov5640_top|pixclk_in3
                        hdmi_ddr_ov5640_top|pixclk_in3
                                                     0.154       0.000              0            644
 hdmi_ddr_ov5640_top|pixclk_in2
                        hdmi_ddr_ov5640_top|pixclk_in2
                                                     0.154       0.000              0            644
 hdmi_ddr_ov5640_top|pixclk_in1
                        hdmi_ddr_ov5640_top|pixclk_in1
                                                     0.154       0.000              0           1386
 sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred
                                                     0.253       0.000              0             84
 DebugCore_JCLK         DebugCore_JCLK               0.252       0.000              0            223
 DebugCore_CAPTURE      DebugCore_JCLK              25.118       0.000              0             89
 DebugCore_JCLK         DebugCore_CAPTURE            0.440       0.000              0             16
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     16.669       0.000              0            323
 ddrphy_clkin           ddrphy_clkin                 5.462       0.000              0           3434
 pix_clk                pix_clk                      9.683       0.000              0             82
 cfg_clk                cfg_clk                     95.034       0.000              0              2
 sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
                                                     1.956       0.000              0            519
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.449       0.000              0            323
 ddrphy_clkin           ddrphy_clkin                 0.279       0.000              0           3434
 pix_clk                pix_clk                      0.781       0.000              0             82
 cfg_clk                cfg_clk                      1.127       0.000              0              2
 sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
                                                     1.294       0.000              0            519
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.504       0.000              0            482
 ddrphy_clkin                                        3.480       0.000              0           5279
 ioclk0                                              0.568       0.000              0             11
 ioclk1                                              0.568       0.000              0             27
 ioclk2                                              0.568       0.000              0              2
 ioclk_gate_clk                                      4.664       0.000              0              1
 pix_clk                                             6.497       0.000              0           8715
 cfg_clk                                            49.282       0.000              0            348
 clk_25M                                            19.282       0.000              0            878
 sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred             1.616       0.000              0           1600
 hdmi_ddr_ov5640_top|pixclk_in3                    499.282       0.000              0            162
 hdmi_ddr_ov5640_top|pixclk_in2                    499.282       0.000              0            162
 hdmi_ddr_ov5640_top|pixclk_in1                    499.282       0.000              0            331
 sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred       24.282       0.000              0             34
 DebugCore_JCLK                                     24.282       0.000              0             86
 DebugCore_CAPTURE                                  49.504       0.000              0             11
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ/Cin
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMA_46_244/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/CLK

 CLMA_46_244/Q0                    tco                   0.287       5.714 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        2.266       7.980         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_6
 CLMA_150_192/Y3                   td                    0.465       8.445 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.903      10.348         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N137
 CLMS_42_249/Y0                    td                    0.487      10.835 r       _N14520_inv/gateop_perm/Z
                                   net (fanout=8)        0.608      11.443         _N14520          
 CLMS_38_245/COUT                  td                    0.507      11.950 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.950         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N11227
                                   td                    0.058      12.008 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.008         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N11229
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ/Cin

 Data arrival time                                                  12.008         Logic Levels: 3  
                                                                                   Logic: 1.804ns(27.412%), Route: 4.777ns(72.588%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      23.564         _N41             
 USCM_84_117/CLK_USCM              td                    0.000      23.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         u_DDR3_50H/pll_clkin
 CLMS_38_249/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Setup time                                             -0.167      25.174                          

 Data required time                                                 25.174                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.174                          
 Data arrival time                                                  12.008                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.166                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMA_46_244/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/CLK

 CLMA_46_244/Q0                    tco                   0.287       5.714 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        2.266       7.980         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_6
 CLMA_150_192/Y3                   td                    0.465       8.445 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.903      10.348         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N137
 CLMS_42_249/Y0                    td                    0.487      10.835 r       _N14520_inv/gateop_perm/Z
                                   net (fanout=8)        0.608      11.443         _N14520          
 CLMS_38_245/COUT                  td                    0.507      11.950 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.950         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N11227
 CLMS_38_249/CIN                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  11.950         Logic Levels: 3  
                                                                                   Logic: 1.746ns(26.767%), Route: 4.777ns(73.233%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      23.564         _N41             
 USCM_84_117/CLK_USCM              td                    0.000      23.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         u_DDR3_50H/pll_clkin
 CLMS_38_249/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Setup time                                             -0.170      25.171                          

 Data required time                                                 25.171                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.171                          
 Data arrival time                                                  11.950                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.221                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMA_46_244/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/CLK

 CLMA_46_244/Q0                    tco                   0.287       5.714 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        2.266       7.980         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_6
 CLMA_150_192/Y3                   td                    0.465       8.445 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.903      10.348         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N137
 CLMS_42_249/Y0                    td                    0.487      10.835 r       _N14520_inv/gateop_perm/Z
                                   net (fanout=8)        0.410      11.245         _N14520          
                                   td                    0.477      11.722 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.722         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N11225
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  11.722         Logic Levels: 2  
                                                                                   Logic: 1.716ns(27.260%), Route: 4.579ns(72.740%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      23.564         _N41             
 USCM_84_117/CLK_USCM              td                    0.000      23.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         u_DDR3_50H/pll_clkin
 CLMS_38_245/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Setup time                                             -0.150      25.191                          

 Data required time                                                 25.191                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.191                          
 Data arrival time                                                  11.722                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.469                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_top/key1_pulse/opit_0_inv_L5Q_perm/CLK
Endpoint    : key_ctl_top/working_mode[0]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.536  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.234
  Launch Clock Delay      :  3.262
  Clock Pessimism Removal :  -0.436

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=155)      2.059       3.262         nt_sys_clk       
 CLMA_182_292/CLK                                                          r       key_ctl_top/key1_pulse/opit_0_inv_L5Q_perm/CLK

 CLMA_182_292/Q3                   tco                   0.221       3.483 f       key_ctl_top/key1_pulse/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.521       4.004         key_ctl_top/key1_pulse
 CLMS_166_301/A4                                                           f       key_ctl_top/working_mode[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.004         Logic Levels: 0  
                                                                                   Logic: 0.221ns(29.784%), Route: 0.521ns(70.216%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=155)      2.780       4.234         nt_sys_clk       
 CLMS_166_301/CLK                                                          r       key_ctl_top/working_mode[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.436       3.798                          
 clock uncertainty                                       0.000       3.798                          

 Hold time                                              -0.035       3.763                          

 Data required time                                                  3.763                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.763                          
 Data arrival time                                                   4.004                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.241                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_top/key4_cnt_time[10]/opit_0_inv_A2Q21/CLK
Endpoint    : key_ctl_top/key4_cnt_time[18]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.519  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.719
  Launch Clock Delay      :  2.774
  Clock Pessimism Removal :  -0.426

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=155)      1.571       2.774         nt_sys_clk       
 CLMA_226_288/CLK                                                          r       key_ctl_top/key4_cnt_time[10]/opit_0_inv_A2Q21/CLK

 CLMA_226_288/Q0                   tco                   0.222       2.996 f       key_ctl_top/key4_cnt_time[10]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.086       3.082         key_ctl_top/key4_cnt_time [9]
                                   td                    0.236       3.318 r       key_ctl_top/key4_cnt_time[10]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       3.318         key_ctl_top/_N9853
 CLMA_226_288/COUT                 td                    0.047       3.365 r       key_ctl_top/key4_cnt_time[12]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       3.365         key_ctl_top/_N9855
                                   td                    0.047       3.412 r       key_ctl_top/key4_cnt_time[14]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       3.412         key_ctl_top/_N9857
 CLMA_226_292/COUT                 td                    0.049       3.461 f       key_ctl_top/key4_cnt_time[16]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       3.461         key_ctl_top/_N9859
 CLMA_226_296/CIN                                                          f       key_ctl_top/key4_cnt_time[18]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   3.461         Logic Levels: 2  
                                                                                   Logic: 0.601ns(87.482%), Route: 0.086ns(12.518%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=155)      2.265       3.719         nt_sys_clk       
 CLMA_226_296/CLK                                                          r       key_ctl_top/key4_cnt_time[18]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.426       3.293                          
 clock uncertainty                                       0.000       3.293                          

 Hold time                                              -0.082       3.211                          

 Data required time                                                  3.211                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.211                          
 Data arrival time                                                   3.461                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.250                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_top/key1_cnt_time[12]/opit_0_inv_A2Q21/CLK
Endpoint    : key_ctl_top/key1_cnt_time[18]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.568  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.443
  Launch Clock Delay      :  3.519
  Clock Pessimism Removal :  -0.356

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=155)      2.316       3.519         nt_sys_clk       
 CLMA_182_304/CLK                                                          r       key_ctl_top/key1_cnt_time[12]/opit_0_inv_A2Q21/CLK

 CLMA_182_304/Q2                   tco                   0.224       3.743 f       key_ctl_top/key1_cnt_time[12]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.188       3.931         key_ctl_top/key1_cnt_time [11]
 CLMA_182_304/COUT                 td                    0.241       4.172 f       key_ctl_top/key1_cnt_time[12]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.172         key_ctl_top/_N9783
                                   td                    0.047       4.219 r       key_ctl_top/key1_cnt_time[14]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.219         key_ctl_top/_N9785
 CLMA_182_308/COUT                 td                    0.049       4.268 f       key_ctl_top/key1_cnt_time[16]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.268         key_ctl_top/_N9787
 CLMA_182_316/CIN                                                          f       key_ctl_top/key1_cnt_time[18]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   4.268         Logic Levels: 2  
                                                                                   Logic: 0.561ns(74.900%), Route: 0.188ns(25.100%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=155)      2.989       4.443         nt_sys_clk       
 CLMA_182_316/CLK                                                          r       key_ctl_top/key1_cnt_time[18]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.356       4.087                          
 clock uncertainty                                       0.000       4.087                          

 Hold time                                              -0.082       4.005                          

 Data required time                                                  4.005                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.005                          
 Data arrival time                                                   4.268                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.263                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/I2
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.514

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000       9.369 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5279)     1.585      10.954         ntclkbufg_1      
 CLMA_30_120/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_120/Q1                    tco                   0.289      11.243 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        1.152      12.395         u_DDR3_50H/u_ddrphy_top/mr0_ddr3 [2]
 CLMS_14_173/Y0                    td                    0.210      12.605 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.401      13.006         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.477      13.483 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.483         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMA_18_172/Y2                    td                    0.271      13.754 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y0
                                   net (fanout=1)        0.548      14.302         u_DDR3_50H/u_ddrphy_top/ddrphy_info/nb0 [2]
 CLMS_14_181/Y3                    td                    0.210      14.512 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_1[2]/gateop_perm/Z
                                   net (fanout=4)        0.401      14.913         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al [2]
 CLMA_18_180/COUT                  td                    0.502      15.415 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.415         u_DDR3_50H/u_ddrphy_top/ddrphy_info/_N11259
 CLMA_18_184/Y0                    td                    0.269      15.684 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.573      16.257         u_DDR3_50H/u_ddrphy_top/mc_rl [4]
 CLMS_14_197/Y1                    td                    0.466      16.723 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_198_5/gateop_perm/Z
                                   net (fanout=56)       1.309      18.032         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N24116
 CLMA_38_248/Y3                    td                    0.210      18.242 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_160[9]/gateop_perm/Z
                                   net (fanout=1)        0.637      18.879         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N24195
 CLMS_22_229/B2                                                            r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/I2

 Data arrival time                                                  18.879         Logic Levels: 7  
                                                                                   Logic: 2.904ns(36.644%), Route: 5.021ns(63.356%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      13.564         _N41             
 USCM_84_117/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000      18.855 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5279)     1.531      20.386         ntclkbufg_1      
 CLMS_22_229/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.514      20.900                          
 clock uncertainty                                      -0.350      20.550                          

 Setup time                                             -0.369      20.181                          

 Data required time                                                 20.181                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.181                          
 Data arrival time                                                  18.879                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.302                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/I2
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.514

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000       9.369 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5279)     1.585      10.954         ntclkbufg_1      
 CLMA_30_120/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_120/Q1                    tco                   0.289      11.243 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        1.152      12.395         u_DDR3_50H/u_ddrphy_top/mr0_ddr3 [2]
 CLMS_14_173/Y0                    td                    0.210      12.605 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.401      13.006         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.477      13.483 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.483         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMA_18_172/Y2                    td                    0.271      13.754 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y0
                                   net (fanout=1)        0.548      14.302         u_DDR3_50H/u_ddrphy_top/ddrphy_info/nb0 [2]
 CLMS_14_181/Y3                    td                    0.210      14.512 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_1[2]/gateop_perm/Z
                                   net (fanout=4)        0.401      14.913         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al [2]
 CLMA_18_180/COUT                  td                    0.502      15.415 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.415         u_DDR3_50H/u_ddrphy_top/ddrphy_info/_N11259
 CLMA_18_184/Y0                    td                    0.269      15.684 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.573      16.257         u_DDR3_50H/u_ddrphy_top/mc_rl [4]
 CLMS_14_197/Y1                    td                    0.466      16.723 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_198_5/gateop_perm/Z
                                   net (fanout=56)       1.034      17.757         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N24116
 CLMA_30_236/Y2                    td                    0.295      18.052 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_160[12]/gateop_perm/Z
                                   net (fanout=1)        0.688      18.740         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N24198
 CLMA_38_248/C2                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/I2

 Data arrival time                                                  18.740         Logic Levels: 7  
                                                                                   Logic: 2.989ns(38.389%), Route: 4.797ns(61.611%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      13.564         _N41             
 USCM_84_117/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000      18.855 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5279)     1.531      20.386         ntclkbufg_1      
 CLMA_38_248/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.514      20.900                          
 clock uncertainty                                      -0.350      20.550                          

 Setup time                                             -0.396      20.154                          

 Data required time                                                 20.154                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.154                          
 Data arrival time                                                  18.740                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.414                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/I2
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.514

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000       9.369 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5279)     1.585      10.954         ntclkbufg_1      
 CLMA_30_120/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_120/Q1                    tco                   0.289      11.243 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        1.152      12.395         u_DDR3_50H/u_ddrphy_top/mr0_ddr3 [2]
 CLMS_14_173/Y0                    td                    0.210      12.605 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.401      13.006         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.477      13.483 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.483         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMA_18_172/Y2                    td                    0.271      13.754 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y0
                                   net (fanout=1)        0.548      14.302         u_DDR3_50H/u_ddrphy_top/ddrphy_info/nb0 [2]
 CLMS_14_181/Y3                    td                    0.210      14.512 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_1[2]/gateop_perm/Z
                                   net (fanout=4)        0.401      14.913         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al [2]
 CLMA_18_180/COUT                  td                    0.502      15.415 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.415         u_DDR3_50H/u_ddrphy_top/ddrphy_info/_N11259
 CLMA_18_184/Y0                    td                    0.269      15.684 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.573      16.257         u_DDR3_50H/u_ddrphy_top/mc_rl [4]
 CLMS_14_197/Y1                    td                    0.466      16.723 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_198_5/gateop_perm/Z
                                   net (fanout=56)       1.295      18.018         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N24116
 CLMA_42_232/Y3                    td                    0.210      18.228 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_160[4]/gateop_perm/Z
                                   net (fanout=1)        0.401      18.629         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N24190
 CLMS_42_229/C2                                                            r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/I2

 Data arrival time                                                  18.629         Logic Levels: 7  
                                                                                   Logic: 2.904ns(37.837%), Route: 4.771ns(62.163%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      13.564         _N41             
 USCM_84_117/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000      18.855 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5279)     1.531      20.386         ntclkbufg_1      
 CLMS_42_229/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.514      20.900                          
 clock uncertainty                                      -0.350      20.550                          

 Setup time                                             -0.391      20.159                          

 Data required time                                                 20.159                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.159                          
 Data arrival time                                                  18.629                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.530                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_channel_3/frame_fifo_read_m0/read_cnt[13]/opit_0_inv_A2Q21/CLK
Endpoint    : frame_read_write_channel_3/frame_fifo_read_m0/read_cnt[13]/opit_0_inv_A2Q21/I01
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.568

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000       8.855 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5279)     1.531      10.386         ntclkbufg_1      
 CLMS_70_125/CLK                                                           r       frame_read_write_channel_3/frame_fifo_read_m0/read_cnt[13]/opit_0_inv_A2Q21/CLK

 CLMS_70_125/Q0                    tco                   0.222      10.608 f       frame_read_write_channel_3/frame_fifo_read_m0/read_cnt[13]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.088      10.696         frame_read_write_channel_3/frame_fifo_read_m0/read_cnt [12]
 CLMS_70_125/A1                                                            f       frame_read_write_channel_3/frame_fifo_read_m0/read_cnt[13]/opit_0_inv_A2Q21/I01

 Data arrival time                                                  10.696         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.613%), Route: 0.088ns(28.387%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000       9.369 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5279)     1.585      10.954         ntclkbufg_1      
 CLMS_70_125/CLK                                                           r       frame_read_write_channel_3/frame_fifo_read_m0/read_cnt[13]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.568      10.386                          
 clock uncertainty                                       0.200      10.586                          

 Hold time                                              -0.121      10.465                          

 Data required time                                                 10.465                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.465                          
 Data arrival time                                                  10.696                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.231                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_l[13]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[13]/opit_0_inv_L5Q_perm/L2
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000       8.855 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5279)     1.531      10.386         ntclkbufg_1      
 CLMA_38_116/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_l[13]/opit_0_inv/CLK

 CLMA_38_116/Y2                    tco                   0.284      10.670 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_l[13]/opit_0_inv/Q
                                   net (fanout=1)        0.084      10.754         u_DDR3_50H/u_ipsxb_ddrc_top/calib_norm_addr_l [13]
 CLMS_38_117/B2                                                            f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[13]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                  10.754         Logic Levels: 0  
                                                                                   Logic: 0.284ns(77.174%), Route: 0.084ns(22.826%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000       9.369 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5279)     1.585      10.954         ntclkbufg_1      
 CLMS_38_117/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[13]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.539      10.415                          
 clock uncertainty                                       0.200      10.615                          

 Hold time                                              -0.221      10.394                          

 Data required time                                                 10.394                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.394                          
 Data arrival time                                                  10.754                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.360                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[0]/opit_0_inv_L5Q_perm/L3
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000       8.855 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5279)     1.531      10.386         ntclkbufg_1      
 CLMA_30_121/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[0]/opit_0_inv/CLK

 CLMA_30_121/Y2                    tco                   0.284      10.670 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[0]/opit_0_inv/Q
                                   net (fanout=6)        0.088      10.758         u_DDR3_50H/u_ddrphy_top/phy_addr [0]
 CLMA_30_120/A3                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                  10.758         Logic Levels: 0  
                                                                                   Logic: 0.284ns(76.344%), Route: 0.088ns(23.656%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000       9.369 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5279)     1.585      10.954         ntclkbufg_1      
 CLMA_30_120/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.539      10.415                          
 clock uncertainty                                       0.200      10.615                          

 Hold time                                              -0.238      10.377                          

 Data required time                                                 10.377                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.377                          
 Data arrival time                                                  10.758                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.381                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.252         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       6.064         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.283         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.252         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       6.064         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.283         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.252         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       6.064         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.283         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.762         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.272         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.762         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.272         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.762         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.272         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.252         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       6.064         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.283         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.252         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       6.064         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.283         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.252         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       6.064         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.283         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.762         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.272         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.762         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.272         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.762         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.272         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : osd_display/timing_gen_xy_m1/y_cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : osd_display/v_data[12]/opit_0_MUX4TO1Q/I3
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.738
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       3.376 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     1.585       4.961         ntclkbufg_0      
 CLMA_210_216/CLK                                                          r       osd_display/timing_gen_xy_m1/y_cnt[5]/opit_0_inv_A2Q21/CLK

 CLMA_210_216/Q0                   tco                   0.287       5.248 f       osd_display/timing_gen_xy_m1/y_cnt[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=1025)     2.431       7.679         osd_display/pos_y [4]
 CLMA_154_305/L7OUT                td                    0.265       7.944 f       osd_display/N72_16[0]_muxf7/Fother
                                   net (fanout=1)        0.000       7.944         L7OUT0           
 CLMA_154_304/Y3                   td                    0.159       8.103 f       osd_display/N72_32[0]_muxf8/F
                                   net (fanout=1)        2.126      10.229         osd_display/N72 [0]
 CLMA_242_212/Y1                   td                    0.421      10.650 r       osd_display/N75_16_muxf7/F
                                   net (fanout=1)        1.138      11.788         osd_display/_N20729
 CLMA_210_237/Y1                   td                    0.290      12.078 f       osd_display/N75_64/gateop/F
                                   net (fanout=16)       1.585      13.663         osd_display/_N20777
 CLMA_194_324/A0                                                           f       osd_display/v_data[12]/opit_0_MUX4TO1Q/I3

 Data arrival time                                                  13.663         Logic Levels: 4  
                                                                                   Logic: 1.422ns(16.341%), Route: 7.280ns(83.659%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            14.814      14.814 r                        
 P20                                                     0.000      14.814 r       sys_clk (port)   
                                   net (fanout=1)        0.074      14.888         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      15.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      15.983 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      16.741         _N41             
 PLL_158_55/CLK_OUT0               td                    0.100      16.841 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      17.900         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000      17.900 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     1.652      19.552         ntclkbufg_0      
 CLMA_194_324/CLK                                                          r       osd_display/v_data[12]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.290      19.842                          
 clock uncertainty                                      -0.150      19.692                          

 Setup time                                             -0.200      19.492                          

 Data required time                                                 19.492                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.492                          
 Data arrival time                                                  13.663                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.829                          
====================================================================================================

====================================================================================================

Startpoint  : osd_display/timing_gen_xy_m1/y_cnt[3]/opit_0_inv_A2Q21/CLK
Endpoint    : osd_display/v_data[12]/opit_0_MUX4TO1Q/I0
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.738
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       3.376 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     1.585       4.961         ntclkbufg_0      
 CLMA_210_212/CLK                                                          r       osd_display/timing_gen_xy_m1/y_cnt[3]/opit_0_inv_A2Q21/CLK

 CLMA_210_212/Q3                   tco                   0.286       5.247 f       osd_display/timing_gen_xy_m1/y_cnt[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=1025)     2.289       7.536         osd_display/pos_y [3]
 CLMS_162_317/L7OUT                td                    0.385       7.921 f       osd_display/N72_16[75]_muxf7/Fother
                                   net (fanout=1)        0.000       7.921         L7OUT75          
 CLMA_162_316/Y3                   td                    0.159       8.080 f       osd_display/N72_32[75]_muxf8/F
                                   net (fanout=1)        2.249      10.329         osd_display/N72 [75]
 CLMS_242_225/Y1                   td                    0.633      10.962 f       osd_display/N75_110_muxf7/F
                                   net (fanout=1)        0.897      11.859         osd_display/_N20823
 CLMA_210_237/Y0                   td                    0.302      12.161 f       osd_display/N75_127/gateop/F
                                   net (fanout=16)       1.429      13.590         osd_display/_N20840
 CLMA_194_324/AD                                                           f       osd_display/v_data[12]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                  13.590         Logic Levels: 4  
                                                                                   Logic: 1.765ns(20.454%), Route: 6.864ns(79.546%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            14.814      14.814 r                        
 P20                                                     0.000      14.814 r       sys_clk (port)   
                                   net (fanout=1)        0.074      14.888         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      15.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      15.983 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      16.741         _N41             
 PLL_158_55/CLK_OUT0               td                    0.100      16.841 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      17.900         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000      17.900 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     1.652      19.552         ntclkbufg_0      
 CLMA_194_324/CLK                                                          r       osd_display/v_data[12]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.290      19.842                          
 clock uncertainty                                      -0.150      19.692                          

 Setup time                                             -0.197      19.495                          

 Data required time                                                 19.495                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.495                          
 Data arrival time                                                  13.590                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.905                          
====================================================================================================

====================================================================================================

Startpoint  : osd_display/timing_gen_xy_m1/y_cnt[3]/opit_0_inv_A2Q21/CLK
Endpoint    : osd_display/v_data[13]/opit_0_MUX4TO1Q/I0
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.738
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       3.376 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     1.585       4.961         ntclkbufg_0      
 CLMA_210_212/CLK                                                          r       osd_display/timing_gen_xy_m1/y_cnt[3]/opit_0_inv_A2Q21/CLK

 CLMA_210_212/Q3                   tco                   0.286       5.247 f       osd_display/timing_gen_xy_m1/y_cnt[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=1025)     2.289       7.536         osd_display/pos_y [3]
 CLMS_162_317/L7OUT                td                    0.385       7.921 f       osd_display/N72_16[75]_muxf7/Fother
                                   net (fanout=1)        0.000       7.921         L7OUT75          
 CLMA_162_316/Y3                   td                    0.159       8.080 f       osd_display/N72_32[75]_muxf8/F
                                   net (fanout=1)        2.249      10.329         osd_display/N72 [75]
 CLMS_242_225/Y1                   td                    0.633      10.962 f       osd_display/N75_110_muxf7/F
                                   net (fanout=1)        0.897      11.859         osd_display/_N20823
 CLMA_210_237/Y0                   td                    0.302      12.161 f       osd_display/N75_127/gateop/F
                                   net (fanout=16)       1.412      13.573         osd_display/_N20840
 CLMA_194_324/DD                                                           f       osd_display/v_data[13]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                  13.573         Logic Levels: 4  
                                                                                   Logic: 1.765ns(20.495%), Route: 6.847ns(79.505%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            14.814      14.814 r                        
 P20                                                     0.000      14.814 r       sys_clk (port)   
                                   net (fanout=1)        0.074      14.888         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      15.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      15.983 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      16.741         _N41             
 PLL_158_55/CLK_OUT0               td                    0.100      16.841 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      17.900         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000      17.900 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     1.652      19.552         ntclkbufg_0      
 CLMA_194_324/CLK                                                          r       osd_display/v_data[13]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.290      19.842                          
 clock uncertainty                                      -0.150      19.692                          

 Setup time                                             -0.160      19.532                          

 Data required time                                                 19.532                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.532                          
 Data arrival time                                                  13.573                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.959                          
====================================================================================================

====================================================================================================

Startpoint  : read_asyn_fifo_inst/char0[21]/opit_0/CLK
Endpoint    : osd_display/char[0][21]/opit_0/D
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.315

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N41             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       3.086 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     1.531       4.617         ntclkbufg_0      
 CLMA_158_160/CLK                                                          r       read_asyn_fifo_inst/char0[21]/opit_0/CLK

 CLMA_158_160/Q0                   tco                   0.222       4.839 f       read_asyn_fifo_inst/char0[21]/opit_0/Q
                                   net (fanout=1)        0.185       5.024         char0[21]        
 CLMS_158_161/CD                                                           f       osd_display/char[0][21]/opit_0/D

 Data arrival time                                                   5.024         Logic Levels: 0  
                                                                                   Logic: 0.222ns(54.545%), Route: 0.185ns(45.455%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       3.376 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     1.585       4.961         ntclkbufg_0      
 CLMS_158_161/CLK                                                          r       osd_display/char[0][21]/opit_0/CLK
 clock pessimism                                        -0.315       4.646                          
 clock uncertainty                                       0.000       4.646                          

 Hold time                                               0.053       4.699                          

 Data required time                                                  4.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.699                          
 Data arrival time                                                   5.024                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.325                          
====================================================================================================

====================================================================================================

Startpoint  : read_asyn_fifo_inst/char0[50]/opit_0/CLK
Endpoint    : osd_display/char[0][50]/opit_0/D
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.315

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N41             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       3.086 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     1.531       4.617         ntclkbufg_0      
 CLMA_294_212/CLK                                                          r       read_asyn_fifo_inst/char0[50]/opit_0/CLK

 CLMA_294_212/Q0                   tco                   0.222       4.839 f       read_asyn_fifo_inst/char0[50]/opit_0/Q
                                   net (fanout=1)        0.185       5.024         char0[50]        
 CLMS_294_213/AD                                                           f       osd_display/char[0][50]/opit_0/D

 Data arrival time                                                   5.024         Logic Levels: 0  
                                                                                   Logic: 0.222ns(54.545%), Route: 0.185ns(45.455%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       3.376 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     1.585       4.961         ntclkbufg_0      
 CLMS_294_213/CLK                                                          r       osd_display/char[0][50]/opit_0/CLK
 clock pessimism                                        -0.315       4.646                          
 clock uncertainty                                       0.000       4.646                          

 Hold time                                               0.053       4.699                          

 Data required time                                                  4.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.699                          
 Data arrival time                                                   5.024                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.325                          
====================================================================================================

====================================================================================================

Startpoint  : read_asyn_fifo_inst/char1[1]/opit_0/CLK
Endpoint    : osd_display/char[1][1]/opit_0/D
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.084
  Launch Clock Delay      :  4.738
  Clock Pessimism Removal :  -0.317

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N41             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       3.086 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     1.652       4.738         ntclkbufg_0      
 CLMA_298_260/CLK                                                          r       read_asyn_fifo_inst/char1[1]/opit_0/CLK

 CLMA_298_260/Q0                   tco                   0.222       4.960 f       read_asyn_fifo_inst/char1[1]/opit_0/Q
                                   net (fanout=1)        0.185       5.145         char1[1]         
 CLMS_298_261/AD                                                           f       osd_display/char[1][1]/opit_0/D

 Data arrival time                                                   5.145         Logic Levels: 0  
                                                                                   Logic: 0.222ns(54.545%), Route: 0.185ns(45.455%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       3.376 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     1.708       5.084         ntclkbufg_0      
 CLMS_298_261/CLK                                                          r       osd_display/char[1][1]/opit_0/CLK
 clock pessimism                                        -0.317       4.767                          
 clock uncertainty                                       0.000       4.767                          

 Hold time                                               0.053       4.820                          

 Data required time                                                  4.820                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.820                          
 Data arrival time                                                   5.145                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.325                          
====================================================================================================

====================================================================================================

Startpoint  : ms7200_double_crtl_inst/ms7200_ctl_2/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms7200_double_crtl_inst/ms7200_ctl_2/freq_rec_2d[16]/opit_0/CE
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.370 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=348)      1.585       4.955         ntclkbufg_5      
 CLMS_294_197/CLK                                                          r       ms7200_double_crtl_inst/ms7200_ctl_2/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK

 CLMS_294_197/Q0                   tco                   0.289       5.244 r       ms7200_double_crtl_inst/ms7200_ctl_2/dri_cnt[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.253       5.497         ms7200_double_crtl_inst/ms7200_ctl_2/dri_cnt [7]
 CLMS_294_197/Y3                   td                    0.287       5.784 r       ms7200_double_crtl_inst/ms7200_ctl_2/N1914_3/gateop_perm/Z
                                   net (fanout=1)        0.396       6.180         ms7200_double_crtl_inst/ms7200_ctl_2/_N89281
 CLMA_294_200/Y1                   td                    0.212       6.392 r       ms7200_double_crtl_inst/ms7200_ctl_2/N63_5/gateop_perm/Z
                                   net (fanout=6)        0.271       6.663         ms7200_double_crtl_inst/ms7200_ctl_2/_N89285
 CLMS_294_205/Y1                   td                    0.212       6.875 r       ms7200_double_crtl_inst/ms7200_ctl_2/N1341_1/gateop_perm/Z
                                   net (fanout=14)       0.256       7.131         ms7200_double_crtl_inst/ms7200_ctl_2/N261
 CLMA_294_204/Y0                   td                    0.285       7.416 r       ms7200_double_crtl_inst/ms7200_ctl_2/N1359/gateop_perm/Z
                                   net (fanout=2)        0.413       7.829         ms7200_double_crtl_inst/ms7200_ctl_2/N1359
 CLMA_302_209/Y3                   td                    0.210       8.039 r       ms7200_double_crtl_inst/ms7200_ctl_2/N40_5/gateop_perm/Z
                                   net (fanout=4)        0.452       8.491         ms7200_double_crtl_inst/ms7200_ctl_2/N2093 [4]
 CLMA_302_197/Y0                   td                    0.210       8.701 r       ms7200_double_crtl_inst/ms7200_ctl_2/state_1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.547       9.248         ms7200_double_crtl_inst/ms7200_ctl_2/state_n [1]
 CLMA_302_205/Y2                   td                    0.196       9.444 f       ms7200_double_crtl_inst/ms7200_ctl_2/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.527       9.971         ms7200_double_crtl_inst/ms7200_ctl_2/N8
 CLMA_302_205/CE                                                           f       ms7200_double_crtl_inst/ms7200_ctl_2/freq_rec_2d[16]/opit_0/CE

 Data arrival time                                                   9.971         Logic Levels: 7  
                                                                                   Logic: 1.901ns(37.899%), Route: 3.115ns(62.101%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     101.927         _N41             
 PLL_158_55/CLK_OUT1               td                    0.096     102.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059     103.082         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000     103.082 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=348)      1.531     104.613         ntclkbufg_5      
 CLMA_302_205/CLK                                                          r       ms7200_double_crtl_inst/ms7200_ctl_2/freq_rec_2d[16]/opit_0/CLK
 clock pessimism                                         0.306     104.919                          
 clock uncertainty                                      -0.150     104.769                          

 Setup time                                             -0.617     104.152                          

 Data required time                                                104.152                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.152                          
 Data arrival time                                                   9.971                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.181                          
====================================================================================================

====================================================================================================

Startpoint  : ms7200_double_crtl_inst/ms7200_ctl_2/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms7200_double_crtl_inst/ms7200_ctl_2/freq_rec_2d[17]/opit_0/CE
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.370 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=348)      1.585       4.955         ntclkbufg_5      
 CLMS_294_197/CLK                                                          r       ms7200_double_crtl_inst/ms7200_ctl_2/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK

 CLMS_294_197/Q0                   tco                   0.289       5.244 r       ms7200_double_crtl_inst/ms7200_ctl_2/dri_cnt[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.253       5.497         ms7200_double_crtl_inst/ms7200_ctl_2/dri_cnt [7]
 CLMS_294_197/Y3                   td                    0.287       5.784 r       ms7200_double_crtl_inst/ms7200_ctl_2/N1914_3/gateop_perm/Z
                                   net (fanout=1)        0.396       6.180         ms7200_double_crtl_inst/ms7200_ctl_2/_N89281
 CLMA_294_200/Y1                   td                    0.212       6.392 r       ms7200_double_crtl_inst/ms7200_ctl_2/N63_5/gateop_perm/Z
                                   net (fanout=6)        0.271       6.663         ms7200_double_crtl_inst/ms7200_ctl_2/_N89285
 CLMS_294_205/Y1                   td                    0.212       6.875 r       ms7200_double_crtl_inst/ms7200_ctl_2/N1341_1/gateop_perm/Z
                                   net (fanout=14)       0.256       7.131         ms7200_double_crtl_inst/ms7200_ctl_2/N261
 CLMA_294_204/Y0                   td                    0.285       7.416 r       ms7200_double_crtl_inst/ms7200_ctl_2/N1359/gateop_perm/Z
                                   net (fanout=2)        0.413       7.829         ms7200_double_crtl_inst/ms7200_ctl_2/N1359
 CLMA_302_209/Y3                   td                    0.210       8.039 r       ms7200_double_crtl_inst/ms7200_ctl_2/N40_5/gateop_perm/Z
                                   net (fanout=4)        0.452       8.491         ms7200_double_crtl_inst/ms7200_ctl_2/N2093 [4]
 CLMA_302_197/Y0                   td                    0.210       8.701 r       ms7200_double_crtl_inst/ms7200_ctl_2/state_1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.547       9.248         ms7200_double_crtl_inst/ms7200_ctl_2/state_n [1]
 CLMA_302_205/Y2                   td                    0.196       9.444 f       ms7200_double_crtl_inst/ms7200_ctl_2/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.527       9.971         ms7200_double_crtl_inst/ms7200_ctl_2/N8
 CLMA_302_205/CE                                                           f       ms7200_double_crtl_inst/ms7200_ctl_2/freq_rec_2d[17]/opit_0/CE

 Data arrival time                                                   9.971         Logic Levels: 7  
                                                                                   Logic: 1.901ns(37.899%), Route: 3.115ns(62.101%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     101.927         _N41             
 PLL_158_55/CLK_OUT1               td                    0.096     102.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059     103.082         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000     103.082 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=348)      1.531     104.613         ntclkbufg_5      
 CLMA_302_205/CLK                                                          r       ms7200_double_crtl_inst/ms7200_ctl_2/freq_rec_2d[17]/opit_0/CLK
 clock pessimism                                         0.306     104.919                          
 clock uncertainty                                      -0.150     104.769                          

 Setup time                                             -0.617     104.152                          

 Data required time                                                104.152                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.152                          
 Data arrival time                                                   9.971                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.181                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl_inst1/ms7200_ctl_inst/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl_inst1/ms7200_ctl_inst/addr[8]/opit_0_inv_L5Q_perm/CE
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.734
  Launch Clock Delay      :  5.078
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.370 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=348)      1.708       5.078         ntclkbufg_5      
 CLMA_74_352/CLK                                                           r       ms72xx_ctl_inst1/ms7200_ctl_inst/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_74_352/Q1                    tco                   0.291       5.369 r       ms72xx_ctl_inst1/ms7200_ctl_inst/dri_cnt[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.545       5.914         ms72xx_ctl_inst1/ms7200_ctl_inst/dri_cnt [6]
 CLMS_70_345/Y1                    td                    0.304       6.218 r       ms72xx_ctl_inst1/ms7200_ctl_inst/N63_4/gateop_perm/Z
                                   net (fanout=1)        0.251       6.469         ms72xx_ctl_inst1/ms7200_ctl_inst/_N89246
 CLMS_70_345/Y3                    td                    0.210       6.679 r       ms72xx_ctl_inst1/ms7200_ctl_inst/N1914_4/gateop_perm/Z
                                   net (fanout=6)        0.687       7.366         ms72xx_ctl_inst1/ms7200_ctl_inst/_N89317
 CLMA_90_333/Y1                    td                    0.304       7.670 r       ms72xx_ctl_inst1/ms7200_ctl_inst/N2031_1/gateop_perm/Z
                                   net (fanout=16)       0.260       7.930         ms72xx_ctl_inst1/ms7200_ctl_inst/N261
 CLMA_90_332/Y1                    td                    0.212       8.142 r       ms72xx_ctl_inst1/ms7200_ctl_inst/N1359/gateop_perm/Z
                                   net (fanout=1)        0.122       8.264         ms72xx_ctl_inst1/ms7200_ctl_inst/N1359
 CLMA_90_332/Y2                    td                    0.210       8.474 r       ms72xx_ctl_inst1/ms7200_ctl_inst/N40_5/gateop_perm/Z
                                   net (fanout=4)        0.406       8.880         ms72xx_ctl_inst1/ms7200_ctl_inst/N2093 [4]
 CLMA_90_329/Y1                    td                    0.212       9.092 r       ms72xx_ctl_inst1/ms7200_ctl_inst/N1955/gateop_perm/Z
                                   net (fanout=17)       0.661       9.753         ms72xx_ctl_inst1/ms7200_ctl_inst/N1955
 CLMS_78_321/CECO                  td                    0.184       9.937 r       ms72xx_ctl_inst1/ms7200_ctl_inst/addr[13]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000       9.937         ntR3531          
 CLMS_78_325/CECI                                                          r       ms72xx_ctl_inst1/ms7200_ctl_inst/addr[8]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   9.937         Logic Levels: 7  
                                                                                   Logic: 1.927ns(39.658%), Route: 2.932ns(60.342%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     101.927         _N41             
 PLL_158_55/CLK_OUT1               td                    0.096     102.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059     103.082         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000     103.082 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=348)      1.652     104.734         ntclkbufg_5      
 CLMS_78_325/CLK                                                           r       ms72xx_ctl_inst1/ms7200_ctl_inst/addr[8]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.308     105.042                          
 clock uncertainty                                      -0.150     104.892                          

 Setup time                                             -0.729     104.163                          

 Data required time                                                104.163                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.163                          
 Data arrival time                                                   9.937                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.226                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl_inst1/ms7200_ctl_inst/cmd_index[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl_inst1/ms7200_ctl_inst/cmd_index[0]/opit_0_inv_L5Q_perm/L4
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.078
  Launch Clock Delay      :  4.734
  Clock Pessimism Removal :  -0.344

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N41             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.082 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=348)      1.652       4.734         ntclkbufg_5      
 CLMA_78_336/CLK                                                           r       ms72xx_ctl_inst1/ms7200_ctl_inst/cmd_index[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_78_336/Q3                    tco                   0.221       4.955 f       ms72xx_ctl_inst1/ms7200_ctl_inst/cmd_index[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.086       5.041         ms72xx_ctl_inst1/ms7200_ctl_inst/cmd_index [0]
 CLMA_78_336/D4                                                            f       ms72xx_ctl_inst1/ms7200_ctl_inst/cmd_index[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.041         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.987%), Route: 0.086ns(28.013%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.370 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=348)      1.708       5.078         ntclkbufg_5      
 CLMA_78_336/CLK                                                           r       ms72xx_ctl_inst1/ms7200_ctl_inst/cmd_index[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.344       4.734                          
 clock uncertainty                                       0.000       4.734                          

 Hold time                                              -0.034       4.700                          

 Data required time                                                  4.700                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.700                          
 Data arrival time                                                   5.041                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : ms7200_double_crtl_inst/ms7200_ctl_1/cmd_index[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms7200_double_crtl_inst/ms7200_ctl_1/cmd_index[0]/opit_0_inv_L5Q_perm/L4
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N41             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.082 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=348)      1.531       4.613         ntclkbufg_5      
 CLMS_310_229/CLK                                                          r       ms7200_double_crtl_inst/ms7200_ctl_1/cmd_index[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_310_229/Q3                   tco                   0.221       4.834 f       ms7200_double_crtl_inst/ms7200_ctl_1/cmd_index[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.086       4.920         ms7200_double_crtl_inst/ms7200_ctl_1/cmd_index [0]
 CLMS_310_229/D4                                                           f       ms7200_double_crtl_inst/ms7200_ctl_1/cmd_index[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.920         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.987%), Route: 0.086ns(28.013%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.370 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=348)      1.585       4.955         ntclkbufg_5      
 CLMS_310_229/CLK                                                          r       ms7200_double_crtl_inst/ms7200_ctl_1/cmd_index[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.342       4.613                          
 clock uncertainty                                       0.000       4.613                          

 Hold time                                              -0.034       4.579                          

 Data required time                                                  4.579                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.579                          
 Data arrival time                                                   4.920                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl_inst1/iic_dri/fre_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : ms72xx_ctl_inst1/iic_dri/fre_cnt[2]/opit_0_L5Q_perm/L4
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.078
  Launch Clock Delay      :  4.734
  Clock Pessimism Removal :  -0.344

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N41             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.082 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=348)      1.652       4.734         ntclkbufg_5      
 CLMA_66_336/CLK                                                           r       ms72xx_ctl_inst1/iic_dri/fre_cnt[2]/opit_0_L5Q_perm/CLK

 CLMA_66_336/Q3                    tco                   0.221       4.955 f       ms72xx_ctl_inst1/iic_dri/fre_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=8)        0.088       5.043         ms72xx_ctl_inst1/iic_dri/fre_cnt [2]
 CLMA_66_336/D4                                                            f       ms72xx_ctl_inst1/iic_dri/fre_cnt[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.043         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.521%), Route: 0.088ns(28.479%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.370 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=348)      1.708       5.078         ntclkbufg_5      
 CLMA_66_336/CLK                                                           r       ms72xx_ctl_inst1/iic_dri/fre_cnt[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.344       4.734                          
 clock uncertainty                                       0.000       4.734                          

 Hold time                                              -0.034       4.700                          

 Data required time                                                  4.700                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.700                          
 Data arrival time                                                   5.043                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : scale_top_u/u_vin_scale_down_b/de_d0/opit_0_L5Q_perm/CLK
Endpoint    : scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L1
Path Group  : clk_25M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.622
  Launch Clock Delay      :  4.965
  Clock Pessimism Removal :  0.289

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT3               td                    0.111       2.302 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.078       3.380         clk_50M          
 USCM_84_110/CLK_USCM              td                    0.000       3.380 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=878)      1.585       4.965         ntclkbufg_3      
 CLMA_130_180/CLK                                                          r       scale_top_u/u_vin_scale_down_b/de_d0/opit_0_L5Q_perm/CLK

 CLMA_130_180/Q2                   tco                   0.289       5.254 f       scale_top_u/u_vin_scale_down_b/de_d0/opit_0_L5Q_perm/Q
                                   net (fanout=18)       2.722       7.976         scale_top_u/u_vin_scale_down_b/de_d0
                                   td                    0.288       8.264 f       scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.264         scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/_N10596
 CLMS_294_145/COUT                 td                    0.058       8.322 r       scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.322         scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/_N10598
                                   td                    0.058       8.380 r       scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.380         scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/_N10600
 CLMS_294_149/Y3                   td                    0.501       8.881 r       scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.420       9.301         scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N2 [7]
 CLMA_290_152/Y1                   td                    0.304       9.605 r       scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N3[7]_1/gateop_perm/Z
                                   net (fanout=1)        0.565      10.170         scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/_N102156
 CLMS_290_153/COUT                 td                    0.515      10.685 r       scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N187.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.685         scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N187.co [6]
                                   td                    0.058      10.743 r       scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N187.eq_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.743         scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N187.co [10]
 CLMS_290_157/Y2                   td                    0.271      11.014 r       scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N187.eq_6/gateop_perm/Y
                                   net (fanout=1)        0.603      11.617         scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N187
 CLMA_290_152/D1                                                           r       scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L1

 Data arrival time                                                  11.617         Logic Levels: 5  
                                                                                   Logic: 2.342ns(35.207%), Route: 4.310ns(64.793%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      41.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      41.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      41.927         _N41             
 PLL_158_55/CLK_OUT3               td                    0.105      42.032 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.059      43.091         clk_50M          
 USCM_84_110/CLK_USCM              td                    0.000      43.091 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=878)      1.531      44.622         ntclkbufg_3      
 CLMA_290_152/CLK                                                          r       scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.289      44.911                          
 clock uncertainty                                      -0.150      44.761                          

 Setup time                                             -0.212      44.549                          

 Data required time                                                 44.549                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.549                          
 Data arrival time                                                  11.617                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        32.932                          
====================================================================================================

====================================================================================================

Startpoint  : scale_top_u/u_vin_scale_down_b/de_d0/opit_0_L5Q_perm/CLK
Endpoint    : scale_top_u/u_vin_scale_down_r/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L0
Path Group  : clk_25M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.622
  Launch Clock Delay      :  4.965
  Clock Pessimism Removal :  0.289

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT3               td                    0.111       2.302 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.078       3.380         clk_50M          
 USCM_84_110/CLK_USCM              td                    0.000       3.380 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=878)      1.585       4.965         ntclkbufg_3      
 CLMA_130_180/CLK                                                          r       scale_top_u/u_vin_scale_down_b/de_d0/opit_0_L5Q_perm/CLK

 CLMA_130_180/Q2                   tco                   0.289       5.254 f       scale_top_u/u_vin_scale_down_b/de_d0/opit_0_L5Q_perm/Q
                                   net (fanout=18)       2.917       8.171         scale_top_u/u_vin_scale_down_b/de_d0
                                   td                    0.234       8.405 f       scale_top_u/u_vin_scale_down_r/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.405         scale_top_u/u_vin_scale_down_r/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/_N10885
 CLMA_286_81/COUT                  td                    0.058       8.463 r       scale_top_u/u_vin_scale_down_r/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.463         scale_top_u/u_vin_scale_down_r/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/_N10887
                                   td                    0.058       8.521 r       scale_top_u/u_vin_scale_down_r/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.521         scale_top_u/u_vin_scale_down_r/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/_N10889
 CLMA_286_85/COUT                  td                    0.058       8.579 r       scale_top_u/u_vin_scale_down_r/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.579         scale_top_u/u_vin_scale_down_r/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/_N10891
 CLMA_286_89/Y1                    td                    0.498       9.077 r       scale_top_u/u_vin_scale_down_r/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.406       9.483         scale_top_u/u_vin_scale_down_r/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N2 [9]
 CLMS_290_89/Y2                    td                    0.210       9.693 r       scale_top_u/u_vin_scale_down_r/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N3[9]/gateop_perm/Z
                                   net (fanout=1)        0.689      10.382         scale_top_u/u_vin_scale_down_r/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/wwptr [9]
                                   td                    0.477      10.859 f       scale_top_u/u_vin_scale_down_r/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N187.eq_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.859         scale_top_u/u_vin_scale_down_r/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N187.co [10]
 CLMS_282_89/Y2                    td                    0.271      11.130 r       scale_top_u/u_vin_scale_down_r/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N187.eq_6/gateop_perm/Y
                                   net (fanout=1)        0.310      11.440         scale_top_u/u_vin_scale_down_r/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N187
 CLMA_290_88/D0                                                            r       scale_top_u/u_vin_scale_down_r/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L0

 Data arrival time                                                  11.440         Logic Levels: 5  
                                                                                   Logic: 2.153ns(33.251%), Route: 4.322ns(66.749%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      41.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      41.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      41.927         _N41             
 PLL_158_55/CLK_OUT3               td                    0.105      42.032 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.059      43.091         clk_50M          
 USCM_84_110/CLK_USCM              td                    0.000      43.091 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=878)      1.531      44.622         ntclkbufg_3      
 CLMA_290_88/CLK                                                           r       scale_top_u/u_vin_scale_down_r/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.289      44.911                          
 clock uncertainty                                      -0.150      44.761                          

 Setup time                                             -0.197      44.564                          

 Data required time                                                 44.564                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.564                          
 Data arrival time                                                  11.440                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        33.124                          
====================================================================================================

====================================================================================================

Startpoint  : scale_top_u/u_vin_scale_down_b/de_d0/opit_0_L5Q_perm/CLK
Endpoint    : scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L1
Path Group  : clk_25M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.622
  Launch Clock Delay      :  4.965
  Clock Pessimism Removal :  0.289

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT3               td                    0.111       2.302 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.078       3.380         clk_50M          
 USCM_84_110/CLK_USCM              td                    0.000       3.380 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=878)      1.585       4.965         ntclkbufg_3      
 CLMA_130_180/CLK                                                          r       scale_top_u/u_vin_scale_down_b/de_d0/opit_0_L5Q_perm/CLK

 CLMA_130_180/Q2                   tco                   0.289       5.254 f       scale_top_u/u_vin_scale_down_b/de_d0/opit_0_L5Q_perm/Q
                                   net (fanout=18)       1.896       7.150         scale_top_u/u_vin_scale_down_b/de_d0
                                   td                    0.288       7.438 f       scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.438         scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/_N10307
 CLMA_162_20/COUT                  td                    0.058       7.496 r       scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.496         scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/_N10309
                                   td                    0.058       7.554 r       scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.554         scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/_N10311
 CLMA_162_24/COUT                  td                    0.058       7.612 r       scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.612         scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/_N10313
 CLMA_162_28/Y1                    td                    0.498       8.110 r       scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.489       8.599         scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N2 [9]
 CLMS_158_21/Y2                    td                    0.210       8.809 r       scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N3[9]/gateop_perm/Z
                                   net (fanout=1)        0.587       9.396         scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/wwptr [9]
                                   td                    0.477       9.873 f       scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N187.eq_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.873         scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N187.co [10]
 CLMA_166_28/Y2                    td                    0.271      10.144 r       scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N187.eq_6/gateop_perm/Y
                                   net (fanout=1)        0.632      10.776         scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N187
 CLMS_158_33/C1                                                            r       scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L1

 Data arrival time                                                  10.776         Logic Levels: 5  
                                                                                   Logic: 2.207ns(37.980%), Route: 3.604ns(62.020%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      41.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      41.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      41.927         _N41             
 PLL_158_55/CLK_OUT3               td                    0.105      42.032 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.059      43.091         clk_50M          
 USCM_84_110/CLK_USCM              td                    0.000      43.091 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=878)      1.531      44.622         ntclkbufg_3      
 CLMS_158_33/CLK                                                           r       scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.289      44.911                          
 clock uncertainty                                      -0.150      44.761                          

 Setup time                                             -0.234      44.527                          

 Data required time                                                 44.527                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.527                          
 Data arrival time                                                  10.776                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        33.751                          
====================================================================================================

====================================================================================================

Startpoint  : video_rect_read_data_channel_6/vout_data_r[14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : scale_top_u/u_vin_scale_down_r/pixel_data_d0[6]/opit_0_L5Q_perm/L4
Path Group  : clk_25M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.965
  Launch Clock Delay      :  4.622
  Clock Pessimism Removal :  -0.314

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N41             
 PLL_158_55/CLK_OUT3               td                    0.105       2.032 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.059       3.091         clk_50M          
 USCM_84_110/CLK_USCM              td                    0.000       3.091 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=878)      1.531       4.622         ntclkbufg_3      
 CLMA_90_241/CLK                                                           r       video_rect_read_data_channel_6/vout_data_r[14]/opit_0_inv_L5Q_perm/CLK

 CLMA_90_241/Q2                    tco                   0.224       4.846 f       video_rect_read_data_channel_6/vout_data_r[14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.084       4.930         v6_data[14]      
 CLMA_90_240/A4                                                            f       scale_top_u/u_vin_scale_down_r/pixel_data_d0[6]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.930         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.727%), Route: 0.084ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT3               td                    0.111       2.302 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.078       3.380         clk_50M          
 USCM_84_110/CLK_USCM              td                    0.000       3.380 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=878)      1.585       4.965         ntclkbufg_3      
 CLMA_90_240/CLK                                                           r       scale_top_u/u_vin_scale_down_r/pixel_data_d0[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.314       4.651                          
 clock uncertainty                                       0.000       4.651                          

 Hold time                                              -0.035       4.616                          

 Data required time                                                  4.616                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.616                          
 Data arrival time                                                   4.930                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.314                          
====================================================================================================

====================================================================================================

Startpoint  : video_rect_read_data_channel_3/timing_gen_xy_m0/i_data_d1[7]/opit_0/CLK
Endpoint    : video_rect_read_data_channel_3/pos_data_d0[7]/opit_0_inv/D
Path Group  : clk_25M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.965
  Launch Clock Delay      :  4.622
  Clock Pessimism Removal :  -0.314

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N41             
 PLL_158_55/CLK_OUT3               td                    0.105       2.032 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.059       3.091         clk_50M          
 USCM_84_110/CLK_USCM              td                    0.000       3.091 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=878)      1.531       4.622         ntclkbufg_3      
 CLMA_58_200/CLK                                                           r       video_rect_read_data_channel_3/timing_gen_xy_m0/i_data_d1[7]/opit_0/CLK

 CLMA_58_200/Q1                    tco                   0.224       4.846 f       video_rect_read_data_channel_3/timing_gen_xy_m0/i_data_d1[7]/opit_0/Q
                                   net (fanout=1)        0.185       5.031         video_rect_read_data_channel_3/pos_data [7]
 CLMA_58_201/AD                                                            f       video_rect_read_data_channel_3/pos_data_d0[7]/opit_0_inv/D

 Data arrival time                                                   5.031         Logic Levels: 0  
                                                                                   Logic: 0.224ns(54.768%), Route: 0.185ns(45.232%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT3               td                    0.111       2.302 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.078       3.380         clk_50M          
 USCM_84_110/CLK_USCM              td                    0.000       3.380 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=878)      1.585       4.965         ntclkbufg_3      
 CLMA_58_201/CLK                                                           r       video_rect_read_data_channel_3/pos_data_d0[7]/opit_0_inv/CLK
 clock pessimism                                        -0.314       4.651                          
 clock uncertainty                                       0.000       4.651                          

 Hold time                                               0.053       4.704                          

 Data required time                                                  4.704                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.704                          
 Data arrival time                                                   5.031                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.327                          
====================================================================================================

====================================================================================================

Startpoint  : video_rect_read_data_channel_3/read_req/opit_0_inv_L5Q_perm/CLK
Endpoint    : video_rect_read_data_channel_3/read_req/opit_0_inv_L5Q_perm/L4
Path Group  : clk_25M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.965
  Launch Clock Delay      :  4.622
  Clock Pessimism Removal :  -0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N41             
 PLL_158_55/CLK_OUT3               td                    0.105       2.032 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.059       3.091         clk_50M          
 USCM_84_110/CLK_USCM              td                    0.000       3.091 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=878)      1.531       4.622         ntclkbufg_3      
 CLMS_74_133/CLK                                                           r       video_rect_read_data_channel_3/read_req/opit_0_inv_L5Q_perm/CLK

 CLMS_74_133/Q3                    tco                   0.221       4.843 f       video_rect_read_data_channel_3/read_req/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.085       4.928         ch3_read_req     
 CLMS_74_133/D4                                                            f       video_rect_read_data_channel_3/read_req/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.928         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.222%), Route: 0.085ns(27.778%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT3               td                    0.111       2.302 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        1.078       3.380         clk_50M          
 USCM_84_110/CLK_USCM              td                    0.000       3.380 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=878)      1.585       4.965         ntclkbufg_3      
 CLMS_74_133/CLK                                                           r       video_rect_read_data_channel_3/read_req/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.343       4.622                          
 clock uncertainty                                       0.000       4.622                          

 Hold time                                              -0.034       4.588                          

 Data required time                                                  4.588                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.588                          
 Data arrival time                                                   4.928                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.340                          
====================================================================================================

====================================================================================================

Startpoint  : scaler_up/r_t_height[4]/opit_0_inv/CLK
Endpoint    : scaler_up/r_adta_out[8]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT4               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.078       3.376         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1600)     1.585       4.961         ntclkbufg_2      
 CLMA_158_140/CLK                                                          r       scaler_up/r_t_height[4]/opit_0_inv/CLK

 CLMA_158_140/Q3                   tco                   0.288       5.249 r       scaler_up/r_t_height[4]/opit_0_inv/Q
                                   net (fanout=15)       0.409       5.658         scaler_up/r_t_height [4]
                                   td                    0.327       5.985 f       scaler_up/N16_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.985         scaler_up/N16_1.co [2]
 CLMS_158_137/COUT                 td                    0.058       6.043 r       scaler_up/N16_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.043         scaler_up/N16_1.co [4]
 CLMS_158_141/Y0                   td                    0.269       6.312 r       scaler_up/N16_1.fsub_5/gateop_A2/Y0
                                   net (fanout=2)        0.881       7.193         scaler_up/N136 [8]
 CLMS_162_125/COUT                 td                    0.348       7.541 r       scaler_up/N27_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.541         scaler_up/_N13653
                                   td                    0.058       7.599 r       scaler_up/N27_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.599         scaler_up/_N13655
 CLMS_162_129/Y3                   td                    0.501       8.100 r       scaler_up/N27_1_7/gateop_A2/Y1
                                   net (fanout=1)        0.400       8.500         scaler_up/N134 [11]
 CLMS_166_133/Y1                   td                    0.409       8.909 r       scaler_up/N91.lt_4/gateop_A2/Y1
                                   net (fanout=2)        0.120       9.029         _N7              
 CLMS_166_133/Y3                   td                    0.303       9.332 r       scaler_up/N92_4/gateop_perm/Z
                                   net (fanout=16)       0.553       9.885         scaler_up/N92    
 CLMA_174_132/D4                                                           r       scaler_up/r_adta_out[8]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   9.885         Logic Levels: 6  
                                                                                   Logic: 2.561ns(52.011%), Route: 2.363ns(47.989%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         5.052       5.052 r                        
 P20                                                     0.000       5.052 r       sys_clk (port)   
                                   net (fanout=1)        0.074       5.126         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       6.173 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.173         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       6.221 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       6.979         _N41             
 PLL_158_55/CLK_OUT4               td                    0.100       7.079 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.059       8.138         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       8.138 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1600)     1.531       9.669         ntclkbufg_2      
 CLMA_174_132/CLK                                                          r       scaler_up/r_adta_out[8]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.290       9.959                          
 clock uncertainty                                      -0.150       9.809                          

 Setup time                                             -0.120       9.689                          

 Data required time                                                  9.689                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.689                          
 Data arrival time                                                   9.885                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.196                          
====================================================================================================

====================================================================================================

Startpoint  : scaler_up/r_t_height[4]/opit_0_inv/CLK
Endpoint    : scaler_up/r_adta_out[3]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT4               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.078       3.376         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1600)     1.585       4.961         ntclkbufg_2      
 CLMA_158_140/CLK                                                          r       scaler_up/r_t_height[4]/opit_0_inv/CLK

 CLMA_158_140/Q3                   tco                   0.288       5.249 r       scaler_up/r_t_height[4]/opit_0_inv/Q
                                   net (fanout=15)       0.409       5.658         scaler_up/r_t_height [4]
                                   td                    0.327       5.985 f       scaler_up/N16_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.985         scaler_up/N16_1.co [2]
 CLMS_158_137/COUT                 td                    0.058       6.043 r       scaler_up/N16_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.043         scaler_up/N16_1.co [4]
 CLMS_158_141/Y0                   td                    0.269       6.312 r       scaler_up/N16_1.fsub_5/gateop_A2/Y0
                                   net (fanout=2)        0.881       7.193         scaler_up/N136 [8]
 CLMS_162_125/COUT                 td                    0.348       7.541 r       scaler_up/N27_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.541         scaler_up/_N13653
                                   td                    0.058       7.599 r       scaler_up/N27_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.599         scaler_up/_N13655
 CLMS_162_129/Y3                   td                    0.501       8.100 r       scaler_up/N27_1_7/gateop_A2/Y1
                                   net (fanout=1)        0.400       8.500         scaler_up/N134 [11]
 CLMS_166_133/Y1                   td                    0.409       8.909 r       scaler_up/N91.lt_4/gateop_A2/Y1
                                   net (fanout=2)        0.120       9.029         _N7              
 CLMS_166_133/Y3                   td                    0.303       9.332 r       scaler_up/N92_4/gateop_perm/Z
                                   net (fanout=16)       0.412       9.744         scaler_up/N92    
 CLMS_166_137/C4                                                           r       scaler_up/r_adta_out[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   9.744         Logic Levels: 6  
                                                                                   Logic: 2.561ns(53.544%), Route: 2.222ns(46.456%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         5.052       5.052 r                        
 P20                                                     0.000       5.052 r       sys_clk (port)   
                                   net (fanout=1)        0.074       5.126         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       6.173 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.173         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       6.221 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       6.979         _N41             
 PLL_158_55/CLK_OUT4               td                    0.100       7.079 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.059       8.138         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       8.138 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1600)     1.531       9.669         ntclkbufg_2      
 CLMS_166_137/CLK                                                          r       scaler_up/r_adta_out[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.290       9.959                          
 clock uncertainty                                      -0.150       9.809                          

 Setup time                                             -0.123       9.686                          

 Data required time                                                  9.686                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.686                          
 Data arrival time                                                   9.744                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.058                          
====================================================================================================

====================================================================================================

Startpoint  : scaler_up/r_t_height[4]/opit_0_inv/CLK
Endpoint    : scaler_up/r_adta_out[7]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT4               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.078       3.376         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1600)     1.585       4.961         ntclkbufg_2      
 CLMA_158_140/CLK                                                          r       scaler_up/r_t_height[4]/opit_0_inv/CLK

 CLMA_158_140/Q3                   tco                   0.288       5.249 r       scaler_up/r_t_height[4]/opit_0_inv/Q
                                   net (fanout=15)       0.409       5.658         scaler_up/r_t_height [4]
                                   td                    0.327       5.985 f       scaler_up/N16_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.985         scaler_up/N16_1.co [2]
 CLMS_158_137/COUT                 td                    0.058       6.043 r       scaler_up/N16_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.043         scaler_up/N16_1.co [4]
 CLMS_158_141/Y0                   td                    0.269       6.312 r       scaler_up/N16_1.fsub_5/gateop_A2/Y0
                                   net (fanout=2)        0.881       7.193         scaler_up/N136 [8]
 CLMS_162_125/COUT                 td                    0.348       7.541 r       scaler_up/N27_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.541         scaler_up/_N13653
                                   td                    0.058       7.599 r       scaler_up/N27_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.599         scaler_up/_N13655
 CLMS_162_129/Y3                   td                    0.501       8.100 r       scaler_up/N27_1_7/gateop_A2/Y1
                                   net (fanout=1)        0.400       8.500         scaler_up/N134 [11]
 CLMS_166_133/Y1                   td                    0.409       8.909 r       scaler_up/N91.lt_4/gateop_A2/Y1
                                   net (fanout=2)        0.120       9.029         _N7              
 CLMS_166_133/Y3                   td                    0.303       9.332 r       scaler_up/N92_4/gateop_perm/Z
                                   net (fanout=16)       0.411       9.743         scaler_up/N92    
 CLMA_170_128/C4                                                           r       scaler_up/r_adta_out[7]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   9.743         Logic Levels: 6  
                                                                                   Logic: 2.561ns(53.555%), Route: 2.221ns(46.445%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         5.052       5.052 r                        
 P20                                                     0.000       5.052 r       sys_clk (port)   
                                   net (fanout=1)        0.074       5.126         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       6.173 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.173         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       6.221 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       6.979         _N41             
 PLL_158_55/CLK_OUT4               td                    0.100       7.079 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.059       8.138         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       8.138 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1600)     1.531       9.669         ntclkbufg_2      
 CLMA_170_128/CLK                                                          r       scaler_up/r_adta_out[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.290       9.959                          
 clock uncertainty                                      -0.150       9.809                          

 Setup time                                             -0.123       9.686                          

 Data required time                                                  9.686                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.686                          
 Data arrival time                                                   9.743                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.057                          
====================================================================================================

====================================================================================================

Startpoint  : scale_top_u/u_vin_scale_down_r/u_scaler/ram_h_raddr_d0[5]/opit_0_inv/CLK
Endpoint    : scale_top_u/u_vin_scale_down_r/u_scaler/ram_h_raddr_d1[5]/opit_0_inv/D
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.315

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N41             
 PLL_158_55/CLK_OUT4               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.059       3.086         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1600)     1.531       4.617         ntclkbufg_2      
 CLMA_138_32/CLK                                                           r       scale_top_u/u_vin_scale_down_r/u_scaler/ram_h_raddr_d0[5]/opit_0_inv/CLK

 CLMA_138_32/Q0                    tco                   0.222       4.839 f       scale_top_u/u_vin_scale_down_r/u_scaler/ram_h_raddr_d0[5]/opit_0_inv/Q
                                   net (fanout=2)        0.187       5.026         scale_top_u/u_vin_scale_down_r/u_scaler/ram_h_raddr_d0 [5]
 CLMA_138_33/CD                                                            f       scale_top_u/u_vin_scale_down_r/u_scaler/ram_h_raddr_d1[5]/opit_0_inv/D

 Data arrival time                                                   5.026         Logic Levels: 0  
                                                                                   Logic: 0.222ns(54.279%), Route: 0.187ns(45.721%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT4               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.078       3.376         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1600)     1.585       4.961         ntclkbufg_2      
 CLMA_138_33/CLK                                                           r       scale_top_u/u_vin_scale_down_r/u_scaler/ram_h_raddr_d1[5]/opit_0_inv/CLK
 clock pessimism                                        -0.315       4.646                          
 clock uncertainty                                       0.000       4.646                          

 Hold time                                               0.053       4.699                          

 Data required time                                                  4.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.699                          
 Data arrival time                                                   5.026                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.327                          
====================================================================================================

====================================================================================================

Startpoint  : scale_top_u/u_vin_scale_down_r/u_scaler/scale_line[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : scale_top_u/u_vin_scale_down_r/u_scaler/scale_line[0]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.344

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N41             
 PLL_158_55/CLK_OUT4               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.059       3.086         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1600)     1.531       4.617         ntclkbufg_2      
 CLMS_170_129/CLK                                                          r       scale_top_u/u_vin_scale_down_r/u_scaler/scale_line[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_170_129/Q3                   tco                   0.221       4.838 f       scale_top_u/u_vin_scale_down_r/u_scaler/scale_line[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.086       4.924         scale_top_u/u_vin_scale_down_r/u_scaler/scale_line [0]
 CLMS_170_129/D4                                                           f       scale_top_u/u_vin_scale_down_r/u_scaler/scale_line[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.924         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.987%), Route: 0.086ns(28.013%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT4               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.078       3.376         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1600)     1.585       4.961         ntclkbufg_2      
 CLMS_170_129/CLK                                                          r       scale_top_u/u_vin_scale_down_r/u_scaler/scale_line[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.344       4.617                          
 clock uncertainty                                       0.000       4.617                          

 Hold time                                              -0.034       4.583                          

 Data required time                                                  4.583                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.583                          
 Data arrival time                                                   4.924                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : scale_top_u/u_vin_scale_down_b/u_scaler/wr_buf_sel/opit_0_inv_L5Q_perm/CLK
Endpoint    : scale_top_u/u_vin_scale_down_b/u_scaler/wr_buf_sel/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.344

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N41             
 PLL_158_55/CLK_OUT4               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.059       3.086         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1600)     1.531       4.617         ntclkbufg_2      
 CLMA_198_92/CLK                                                           r       scale_top_u/u_vin_scale_down_b/u_scaler/wr_buf_sel/opit_0_inv_L5Q_perm/CLK

 CLMA_198_92/Q3                    tco                   0.221       4.838 f       scale_top_u/u_vin_scale_down_b/u_scaler/wr_buf_sel/opit_0_inv_L5Q_perm/Q
                                   net (fanout=19)       0.087       4.925         scale_top_u/u_vin_scale_down_b/u_scaler/wr_buf_sel
 CLMA_198_92/D4                                                            f       scale_top_u/u_vin_scale_down_b/u_scaler/wr_buf_sel/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.925         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.753%), Route: 0.087ns(28.247%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT4               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.078       3.376         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1600)     1.585       4.961         ntclkbufg_2      
 CLMA_198_92/CLK                                                           r       scale_top_u/u_vin_scale_down_b/u_scaler/wr_buf_sel/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.344       4.617                          
 clock uncertainty                                       0.000       4.617                          

 Hold time                                              -0.034       4.583                          

 Data required time                                                  4.583                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.583                          
 Data arrival time                                                   4.925                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : channel_3_data_input/data_add_r_temp2[7]/opit_0_inv_A2Q21/CLK
Endpoint    : frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/DIA[1]
Path Group  : hdmi_ddr_ov5640_top|pixclk_in3
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.098
  Launch Clock Delay      :  5.553
  Clock Pessimism Removal :  0.278

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in3 (rising edge)
                                                         0.000       0.000 r                        
 L20                                                     0.000       0.000 r       pixclk_in3 (port)
                                   net (fanout=1)        0.077       0.077         pixclk_in3       
 IOBS_LR_328_205/DIN               td                    1.254       1.331 r       pixclk_in3_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.331         pixclk_in3_ibuf/ntD
 IOL_327_206/INCK                  td                    0.076       1.407 r       pixclk_in3_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.845         _N37             
 USCM_84_115/CLK_USCM              td                    0.000       3.845 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.708       5.553         ntclkbufg_7      
 CLMA_294_268/CLK                                                          r       channel_3_data_input/data_add_r_temp2[7]/opit_0_inv_A2Q21/CLK

 CLMA_294_268/Q3                   tco                   0.286       5.839 f       channel_3_data_input/data_add_r_temp2[7]/opit_0_inv_A2Q21/Q1
                                   net (fanout=1)        4.668      10.507         data_out_r3[7]   
 DRM_54_108/DA0[1]                                                         f       frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/DIA[1]

 Data arrival time                                                  10.507         Logic Levels: 0  
                                                                                   Logic: 0.286ns(5.773%), Route: 4.668ns(94.227%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in3 (rising edge)
                                                      1000.000    1000.000 r                        
 L20                                                     0.000    1000.000 r       pixclk_in3 (port)
                                   net (fanout=1)        0.077    1000.077         pixclk_in3       
 IOBS_LR_328_205/DIN               td                    1.047    1001.124 r       pixclk_in3_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.124         pixclk_in3_ibuf/ntD
 IOL_327_206/INCK                  td                    0.048    1001.172 r       pixclk_in3_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395    1003.567         _N37             
 USCM_84_115/CLK_USCM              td                    0.000    1003.567 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.531    1005.098         ntclkbufg_7      
 DRM_54_108/CLKA[0]                                                        r       frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.278    1005.376                          
 clock uncertainty                                      -0.050    1005.326                          

 Setup time                                              0.026    1005.352                          

 Data required time                                               1005.352                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.352                          
 Data arrival time                                                  10.507                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.845                          
====================================================================================================

====================================================================================================

Startpoint  : channel_3_data_input/data_add_r_temp2[7]/opit_0_inv_A2Q21/CLK
Endpoint    : frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/DIA[0]
Path Group  : hdmi_ddr_ov5640_top|pixclk_in3
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.098
  Launch Clock Delay      :  5.553
  Clock Pessimism Removal :  0.278

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in3 (rising edge)
                                                         0.000       0.000 r                        
 L20                                                     0.000       0.000 r       pixclk_in3 (port)
                                   net (fanout=1)        0.077       0.077         pixclk_in3       
 IOBS_LR_328_205/DIN               td                    1.254       1.331 r       pixclk_in3_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.331         pixclk_in3_ibuf/ntD
 IOL_327_206/INCK                  td                    0.076       1.407 r       pixclk_in3_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.845         _N37             
 USCM_84_115/CLK_USCM              td                    0.000       3.845 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.708       5.553         ntclkbufg_7      
 CLMA_294_268/CLK                                                          r       channel_3_data_input/data_add_r_temp2[7]/opit_0_inv_A2Q21/CLK

 CLMA_294_268/Q2                   tco                   0.289       5.842 f       channel_3_data_input/data_add_r_temp2[7]/opit_0_inv_A2Q21/Q0
                                   net (fanout=1)        4.565      10.407         data_out_r3[6]   
 DRM_54_108/DA0[0]                                                         f       frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/DIA[0]

 Data arrival time                                                  10.407         Logic Levels: 0  
                                                                                   Logic: 0.289ns(5.954%), Route: 4.565ns(94.046%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in3 (rising edge)
                                                      1000.000    1000.000 r                        
 L20                                                     0.000    1000.000 r       pixclk_in3 (port)
                                   net (fanout=1)        0.077    1000.077         pixclk_in3       
 IOBS_LR_328_205/DIN               td                    1.047    1001.124 r       pixclk_in3_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.124         pixclk_in3_ibuf/ntD
 IOL_327_206/INCK                  td                    0.048    1001.172 r       pixclk_in3_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395    1003.567         _N37             
 USCM_84_115/CLK_USCM              td                    0.000    1003.567 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.531    1005.098         ntclkbufg_7      
 DRM_54_108/CLKA[0]                                                        r       frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.278    1005.376                          
 clock uncertainty                                      -0.050    1005.326                          

 Setup time                                              0.026    1005.352                          

 Data required time                                               1005.352                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.352                          
 Data arrival time                                                  10.407                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.945                          
====================================================================================================

====================================================================================================

Startpoint  : channel_3_data_input/de_convert_d1/opit_0_inv/CLK
Endpoint    : frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L1
Path Group  : hdmi_ddr_ov5640_top|pixclk_in3
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.098
  Launch Clock Delay      :  5.430
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in3 (rising edge)
                                                         0.000       0.000 r                        
 L20                                                     0.000       0.000 r       pixclk_in3 (port)
                                   net (fanout=1)        0.077       0.077         pixclk_in3       
 IOBS_LR_328_205/DIN               td                    1.254       1.331 r       pixclk_in3_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.331         pixclk_in3_ibuf/ntD
 IOL_327_206/INCK                  td                    0.076       1.407 r       pixclk_in3_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.845         _N37             
 USCM_84_115/CLK_USCM              td                    0.000       3.845 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.585       5.430         ntclkbufg_7      
 CLMA_202_204/CLK                                                          r       channel_3_data_input/de_convert_d1/opit_0_inv/CLK

 CLMA_202_204/Q1                   tco                   0.291       5.721 r       channel_3_data_input/de_convert_d1/opit_0_inv/Q
                                   net (fanout=6)        0.742       6.463         channel_3_data_input/de_convert_d1
                                   td                    0.474       6.937 f       frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.937         frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9210
 CLMA_194_193/COUT                 td                    0.058       6.995 r       frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.995         frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9212
 CLMA_194_197/Y1                   td                    0.498       7.493 r       frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.406       7.899         frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [5]
 CLMA_194_192/Y1                   td                    0.212       8.111 r       frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N3[5]/gateop_perm/Z
                                   net (fanout=1)        0.400       8.511         frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wwptr [5]
 CLMS_190_193/COUT                 td                    0.502       9.013 r       frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.013         frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.co [6]
 CLMS_190_197/Y1                   td                    0.498       9.511 r       frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.397       9.908         frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148
 CLMA_194_200/A1                                                           r       frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L1

 Data arrival time                                                   9.908         Logic Levels: 5  
                                                                                   Logic: 2.533ns(56.565%), Route: 1.945ns(43.435%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in3 (rising edge)
                                                      1000.000    1000.000 r                        
 L20                                                     0.000    1000.000 r       pixclk_in3 (port)
                                   net (fanout=1)        0.077    1000.077         pixclk_in3       
 IOBS_LR_328_205/DIN               td                    1.047    1001.124 r       pixclk_in3_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.124         pixclk_in3_ibuf/ntD
 IOL_327_206/INCK                  td                    0.048    1001.172 r       pixclk_in3_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395    1003.567         _N37             
 USCM_84_115/CLK_USCM              td                    0.000    1003.567 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.531    1005.098         ntclkbufg_7      
 CLMA_194_200/CLK                                                          r       frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.296    1005.394                          
 clock uncertainty                                      -0.050    1005.344                          

 Setup time                                             -0.231    1005.113                          

 Data required time                                               1005.113                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.113                          
 Data arrival time                                                   9.908                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.205                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK
Endpoint    : frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/ADDRA[5]
Path Group  : hdmi_ddr_ov5640_top|pixclk_in3
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.379  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.285
  Launch Clock Delay      :  4.988
  Clock Pessimism Removal :  -0.918

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in3 (rising edge)
                                                         0.000       0.000 r                        
 L20                                                     0.000       0.000 r       pixclk_in3 (port)
                                   net (fanout=1)        0.077       0.077         pixclk_in3       
 IOBS_LR_328_205/DIN               td                    1.047       1.124 r       pixclk_in3_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.124         pixclk_in3_ibuf/ntD
 IOL_327_206/RX_DATA_DD            td                    0.082       1.206 r       pixclk_in3_ibuf/opit_1/OUT
                                   net (fanout=1)        1.714       2.920         nt_pixclk_in3    
 CLMS_202_201/Y0                   td                    0.347       3.267 r       pixclk_in6_or[0]_1/gateop/F
                                   net (fanout=44)       1.721       4.988         pixclk_in6       
 CLMS_98_213/CLK                                                           r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK

 CLMS_98_213/Q0                    tco                   0.222       5.210 f       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=11)       0.533       5.743         frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [4]
 DRM_82_212/ADA0[5]                                                        f       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/ADDRA[5]

 Data arrival time                                                   5.743         Logic Levels: 0  
                                                                                   Logic: 0.222ns(29.404%), Route: 0.533ns(70.596%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in3 (rising edge)
                                                         0.000       0.000 r                        
 L20                                                     0.000       0.000 r       pixclk_in3 (port)
                                   net (fanout=1)        0.077       0.077         pixclk_in3       
 IOBS_LR_328_205/DIN               td                    1.254       1.331 r       pixclk_in3_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.331         pixclk_in3_ibuf/ntD
 IOL_327_206/RX_DATA_DD            td                    0.126       1.457 r       pixclk_in3_ibuf/opit_1/OUT
                                   net (fanout=1)        2.043       3.500         nt_pixclk_in3    
 CLMS_202_201/Y0                   td                    0.487       3.987 r       pixclk_in6_or[0]_1/gateop/F
                                   net (fanout=44)       2.298       6.285         pixclk_in6       
 DRM_82_212/CLKA[0]                                                        r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.918       5.367                          
 clock uncertainty                                       0.000       5.367                          

 Hold time                                               0.210       5.577                          

 Data required time                                                  5.577                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.577                          
 Data arrival time                                                   5.743                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.166                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK
Endpoint    : frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cin
Path Group  : hdmi_ddr_ov5640_top|pixclk_in3
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.347  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.016
  Launch Clock Delay      :  4.845
  Clock Pessimism Removal :  -0.824

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in3 (rising edge)
                                                         0.000       0.000 r                        
 L20                                                     0.000       0.000 r       pixclk_in3 (port)
                                   net (fanout=1)        0.077       0.077         pixclk_in3       
 IOBS_LR_328_205/DIN               td                    1.047       1.124 r       pixclk_in3_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.124         pixclk_in3_ibuf/ntD
 IOL_327_206/RX_DATA_DD            td                    0.082       1.206 r       pixclk_in3_ibuf/opit_1/OUT
                                   net (fanout=1)        1.714       2.920         nt_pixclk_in3    
 CLMS_202_201/Y0                   td                    0.347       3.267 r       pixclk_in6_or[0]_1/gateop/F
                                   net (fanout=44)       1.578       4.845         pixclk_in6       
 CLMS_98_209/CLK                                                           r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK

 CLMS_98_209/Q0                    tco                   0.222       5.067 f       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=11)       0.089       5.156         frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [0]
                                   td                    0.236       5.392 r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.392         frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9420
 CLMS_98_209/COUT                  td                    0.049       5.441 f       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.441         frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9422
 CLMS_98_213/CIN                                                           f       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   5.441         Logic Levels: 1  
                                                                                   Logic: 0.507ns(85.067%), Route: 0.089ns(14.933%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in3 (rising edge)
                                                         0.000       0.000 r                        
 L20                                                     0.000       0.000 r       pixclk_in3 (port)
                                   net (fanout=1)        0.077       0.077         pixclk_in3       
 IOBS_LR_328_205/DIN               td                    1.254       1.331 r       pixclk_in3_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.331         pixclk_in3_ibuf/ntD
 IOL_327_206/RX_DATA_DD            td                    0.126       1.457 r       pixclk_in3_ibuf/opit_1/OUT
                                   net (fanout=1)        2.043       3.500         nt_pixclk_in3    
 CLMS_202_201/Y0                   td                    0.487       3.987 r       pixclk_in6_or[0]_1/gateop/F
                                   net (fanout=44)       2.029       6.016         pixclk_in6       
 CLMS_98_213/CLK                                                           r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.824       5.192                          
 clock uncertainty                                       0.000       5.192                          

 Hold time                                              -0.082       5.110                          

 Data required time                                                  5.110                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.110                          
 Data arrival time                                                   5.441                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.331                          
====================================================================================================

====================================================================================================

Startpoint  : write_req_gen_channel_6/cmos_vsync_d1/opit_0_inv/CLK
Endpoint    : write_req_gen_channel_6/write_req/opit_0_inv_L5Q_perm/L4
Path Group  : hdmi_ddr_ov5640_top|pixclk_in3
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.755
  Launch Clock Delay      :  4.770
  Clock Pessimism Removal :  -0.985

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in3 (rising edge)
                                                         0.000       0.000 r                        
 L20                                                     0.000       0.000 r       pixclk_in3 (port)
                                   net (fanout=1)        0.077       0.077         pixclk_in3       
 IOBS_LR_328_205/DIN               td                    1.047       1.124 r       pixclk_in3_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.124         pixclk_in3_ibuf/ntD
 IOL_327_206/RX_DATA_DD            td                    0.082       1.206 r       pixclk_in3_ibuf/opit_1/OUT
                                   net (fanout=1)        1.714       2.920         nt_pixclk_in3    
 CLMS_202_201/Y0                   td                    0.347       3.267 r       pixclk_in6_or[0]_1/gateop/F
                                   net (fanout=44)       1.503       4.770         pixclk_in6       
 CLMA_126_168/CLK                                                          r       write_req_gen_channel_6/cmos_vsync_d1/opit_0_inv/CLK

 CLMA_126_168/Q0                   tco                   0.222       4.992 f       write_req_gen_channel_6/cmos_vsync_d1/opit_0_inv/Q
                                   net (fanout=2)        0.085       5.077         write_req_gen_channel_6/cmos_vsync_d1
 CLMA_126_168/B4                                                           f       write_req_gen_channel_6/write_req/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.077         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in3 (rising edge)
                                                         0.000       0.000 r                        
 L20                                                     0.000       0.000 r       pixclk_in3 (port)
                                   net (fanout=1)        0.077       0.077         pixclk_in3       
 IOBS_LR_328_205/DIN               td                    1.254       1.331 r       pixclk_in3_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.331         pixclk_in3_ibuf/ntD
 IOL_327_206/RX_DATA_DD            td                    0.126       1.457 r       pixclk_in3_ibuf/opit_1/OUT
                                   net (fanout=1)        2.043       3.500         nt_pixclk_in3    
 CLMS_202_201/Y0                   td                    0.487       3.987 r       pixclk_in6_or[0]_1/gateop/F
                                   net (fanout=44)       1.768       5.755         pixclk_in6       
 CLMA_126_168/CLK                                                          r       write_req_gen_channel_6/write_req/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.985       4.770                          
 clock uncertainty                                       0.000       4.770                          

 Hold time                                              -0.035       4.735                          

 Data required time                                                  4.735                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.735                          
 Data arrival time                                                   5.077                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : channel_2_data_input/de_convert_d1/opit_0_inv/CLK
Endpoint    : frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : hdmi_ddr_ov5640_top|pixclk_in2
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.104
  Launch Clock Delay      :  5.436
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in2 (rising edge)
                                                         0.000       0.000 r                        
 M20                                                     0.000       0.000 r       pixclk_in2 (port)
                                   net (fanout=1)        0.083       0.083         pixclk_in2       
 IOBS_LR_328_217/DIN               td                    1.254       1.337 r       pixclk_in2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.337         pixclk_in2_ibuf/ntD
 IOL_327_218/INCK                  td                    0.076       1.413 r       pixclk_in2_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.851         _N39             
 USCM_84_116/CLK_USCM              td                    0.000       3.851 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.585       5.436         ntclkbufg_8      
 CLMS_222_217/CLK                                                          r       channel_2_data_input/de_convert_d1/opit_0_inv/CLK

 CLMS_222_217/Q0                   tco                   0.287       5.723 f       channel_2_data_input/de_convert_d1/opit_0_inv/Q
                                   net (fanout=7)        1.037       6.760         channel_2_data_input/de_convert_d1
                                   td                    0.477       7.237 f       frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.237         frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9164
 CLMS_174_205/COUT                 td                    0.058       7.295 r       frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.295         frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9166
                                   td                    0.058       7.353 r       frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.353         frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9168
 CLMS_174_209/Y3                   td                    0.501       7.854 r       frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.257       8.111         frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [7]
 CLMA_174_208/Y1                   td                    0.212       8.323 r       frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N3[7]/gateop_perm/Z
                                   net (fanout=1)        0.583       8.906         frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wwptr [7]
 CLMA_182_204/COUT                 td                    0.507       9.413 r       frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.413         frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.co [6]
 CLMA_182_208/Y1                   td                    0.498       9.911 r       frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.402      10.313         frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148
 CLMA_182_213/A4                                                           r       frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                  10.313         Logic Levels: 5  
                                                                                   Logic: 2.598ns(53.270%), Route: 2.279ns(46.730%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in2 (rising edge)
                                                      1000.000    1000.000 r                        
 M20                                                     0.000    1000.000 r       pixclk_in2 (port)
                                   net (fanout=1)        0.083    1000.083         pixclk_in2       
 IOBS_LR_328_217/DIN               td                    1.047    1001.130 r       pixclk_in2_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.130         pixclk_in2_ibuf/ntD
 IOL_327_218/INCK                  td                    0.048    1001.178 r       pixclk_in2_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395    1003.573         _N39             
 USCM_84_116/CLK_USCM              td                    0.000    1003.573 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.531    1005.104         ntclkbufg_8      
 CLMA_182_213/CLK                                                          r       frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.296    1005.400                          
 clock uncertainty                                      -0.050    1005.350                          

 Setup time                                             -0.121    1005.229                          

 Data required time                                               1005.229                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.229                          
 Data arrival time                                                  10.313                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.916                          
====================================================================================================

====================================================================================================

Startpoint  : channel_2_data_input/data_add_r_temp2[7]/opit_0_inv_A2Q21/CLK
Endpoint    : frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/DIA[0]
Path Group  : hdmi_ddr_ov5640_top|pixclk_in2
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.104
  Launch Clock Delay      :  5.436
  Clock Pessimism Removal :  0.278

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in2 (rising edge)
                                                         0.000       0.000 r                        
 M20                                                     0.000       0.000 r       pixclk_in2 (port)
                                   net (fanout=1)        0.083       0.083         pixclk_in2       
 IOBS_LR_328_217/DIN               td                    1.254       1.337 r       pixclk_in2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.337         pixclk_in2_ibuf/ntD
 IOL_327_218/INCK                  td                    0.076       1.413 r       pixclk_in2_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.851         _N39             
 USCM_84_116/CLK_USCM              td                    0.000       3.851 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.585       5.436         ntclkbufg_8      
 CLMS_290_241/CLK                                                          r       channel_2_data_input/data_add_r_temp2[7]/opit_0_inv_A2Q21/CLK

 CLMS_290_241/Q2                   tco                   0.289       5.725 f       channel_2_data_input/data_add_r_temp2[7]/opit_0_inv_A2Q21/Q0
                                   net (fanout=1)        4.116       9.841         data_out_r2[6]   
 DRM_54_128/DA0[0]                                                         f       frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/DIA[0]

 Data arrival time                                                   9.841         Logic Levels: 0  
                                                                                   Logic: 0.289ns(6.561%), Route: 4.116ns(93.439%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in2 (rising edge)
                                                      1000.000    1000.000 r                        
 M20                                                     0.000    1000.000 r       pixclk_in2 (port)
                                   net (fanout=1)        0.083    1000.083         pixclk_in2       
 IOBS_LR_328_217/DIN               td                    1.047    1001.130 r       pixclk_in2_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.130         pixclk_in2_ibuf/ntD
 IOL_327_218/INCK                  td                    0.048    1001.178 r       pixclk_in2_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395    1003.573         _N39             
 USCM_84_116/CLK_USCM              td                    0.000    1003.573 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.531    1005.104         ntclkbufg_8      
 DRM_54_128/CLKA[0]                                                        r       frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.278    1005.382                          
 clock uncertainty                                      -0.050    1005.332                          

 Setup time                                              0.026    1005.358                          

 Data required time                                               1005.358                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.358                          
 Data arrival time                                                   9.841                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.517                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK
Endpoint    : frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : hdmi_ddr_ov5640_top|pixclk_in2
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.004  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.856
  Launch Clock Delay      :  5.587
  Clock Pessimism Removal :  0.735

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in2 (rising edge)
                                                         0.000       0.000 r                        
 M20                                                     0.000       0.000 r       pixclk_in2 (port)
                                   net (fanout=1)        0.083       0.083         pixclk_in2       
 IOBS_LR_328_217/DIN               td                    1.254       1.337 r       pixclk_in2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.337         pixclk_in2_ibuf/ntD
 IOL_327_218/RX_DATA_DD            td                    0.126       1.463 r       pixclk_in2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.989       3.452         nt_pixclk_in2    
 CLMS_202_201/Y0                   td                    0.285       3.737 r       pixclk_in6_or[0]_1/gateop/F
                                   net (fanout=44)       1.850       5.587         pixclk_in6       
 CLMS_98_209/CLK                                                           r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK

 CLMS_98_209/Q2                    tco                   0.290       5.877 r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Q0
                                   net (fanout=10)       0.611       6.488         frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [2]
 CLMS_98_209/COUT                  td                    0.344       6.832 r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.832         frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9422
                                   td                    0.058       6.890 r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.890         frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9424
 CLMS_98_213/Y3                    td                    0.501       7.391 r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.457       7.848         frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [7]
 CLMA_102_204/Y1                   td                    0.460       8.308 r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N3[7]/gateop_perm/Z
                                   net (fanout=1)        0.403       8.711         frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wwptr [7]
 CLMA_102_208/COUT                 td                    0.507       9.218 r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.218         frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.co [6]
 CLMA_102_212/Y1                   td                    0.498       9.716 r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.122       9.838         frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148
 CLMA_102_212/C4                                                           r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                   9.838         Logic Levels: 5  
                                                                                   Logic: 2.658ns(62.526%), Route: 1.593ns(37.474%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in2 (rising edge)
                                                      1000.000    1000.000 r                        
 M20                                                     0.000    1000.000 r       pixclk_in2 (port)
                                   net (fanout=1)        0.083    1000.083         pixclk_in2       
 IOBS_LR_328_217/DIN               td                    1.047    1001.130 r       pixclk_in2_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.130         pixclk_in2_ibuf/ntD
 IOL_327_218/RX_DATA_DD            td                    0.082    1001.212 r       pixclk_in2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.686    1002.898         nt_pixclk_in2    
 CLMS_202_201/Y0                   td                    0.208    1003.106 r       pixclk_in6_or[0]_1/gateop/F
                                   net (fanout=44)       1.750    1004.856         pixclk_in6       
 CLMA_102_212/CLK                                                          r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.735    1005.591                          
 clock uncertainty                                      -0.050    1005.541                          

 Setup time                                             -0.123    1005.418                          

 Data required time                                               1005.418                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.418                          
 Data arrival time                                                   9.838                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.580                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK
Endpoint    : frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/ADDRA[5]
Path Group  : hdmi_ddr_ov5640_top|pixclk_in2
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.379  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.035
  Launch Clock Delay      :  4.827
  Clock Pessimism Removal :  -0.829

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in2 (rising edge)
                                                         0.000       0.000 r                        
 M20                                                     0.000       0.000 r       pixclk_in2 (port)
                                   net (fanout=1)        0.083       0.083         pixclk_in2       
 IOBS_LR_328_217/DIN               td                    1.047       1.130 r       pixclk_in2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.130         pixclk_in2_ibuf/ntD
 IOL_327_218/RX_DATA_DD            td                    0.082       1.212 r       pixclk_in2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.686       2.898         nt_pixclk_in2    
 CLMS_202_201/Y0                   td                    0.208       3.106 r       pixclk_in6_or[0]_1/gateop/F
                                   net (fanout=44)       1.721       4.827         pixclk_in6       
 CLMS_98_213/CLK                                                           r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK

 CLMS_98_213/Q0                    tco                   0.222       5.049 f       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=11)       0.533       5.582         frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [4]
 DRM_82_212/ADA0[5]                                                        f       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/ADDRA[5]

 Data arrival time                                                   5.582         Logic Levels: 0  
                                                                                   Logic: 0.222ns(29.404%), Route: 0.533ns(70.596%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in2 (rising edge)
                                                         0.000       0.000 r                        
 M20                                                     0.000       0.000 r       pixclk_in2 (port)
                                   net (fanout=1)        0.083       0.083         pixclk_in2       
 IOBS_LR_328_217/DIN               td                    1.254       1.337 r       pixclk_in2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.337         pixclk_in2_ibuf/ntD
 IOL_327_218/RX_DATA_DD            td                    0.126       1.463 r       pixclk_in2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.989       3.452         nt_pixclk_in2    
 CLMS_202_201/Y0                   td                    0.285       3.737 r       pixclk_in6_or[0]_1/gateop/F
                                   net (fanout=44)       2.298       6.035         pixclk_in6       
 DRM_82_212/CLKA[0]                                                        r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.829       5.206                          
 clock uncertainty                                       0.000       5.206                          

 Hold time                                               0.210       5.416                          

 Data required time                                                  5.416                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.416                          
 Data arrival time                                                   5.582                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.166                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK
Endpoint    : frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cin
Path Group  : hdmi_ddr_ov5640_top|pixclk_in2
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.347  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.766
  Launch Clock Delay      :  4.684
  Clock Pessimism Removal :  -0.735

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in2 (rising edge)
                                                         0.000       0.000 r                        
 M20                                                     0.000       0.000 r       pixclk_in2 (port)
                                   net (fanout=1)        0.083       0.083         pixclk_in2       
 IOBS_LR_328_217/DIN               td                    1.047       1.130 r       pixclk_in2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.130         pixclk_in2_ibuf/ntD
 IOL_327_218/RX_DATA_DD            td                    0.082       1.212 r       pixclk_in2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.686       2.898         nt_pixclk_in2    
 CLMS_202_201/Y0                   td                    0.208       3.106 r       pixclk_in6_or[0]_1/gateop/F
                                   net (fanout=44)       1.578       4.684         pixclk_in6       
 CLMS_98_209/CLK                                                           r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK

 CLMS_98_209/Q0                    tco                   0.222       4.906 f       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=11)       0.089       4.995         frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [0]
                                   td                    0.236       5.231 r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.231         frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9420
 CLMS_98_209/COUT                  td                    0.049       5.280 f       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.280         frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9422
 CLMS_98_213/CIN                                                           f       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   5.280         Logic Levels: 1  
                                                                                   Logic: 0.507ns(85.067%), Route: 0.089ns(14.933%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in2 (rising edge)
                                                         0.000       0.000 r                        
 M20                                                     0.000       0.000 r       pixclk_in2 (port)
                                   net (fanout=1)        0.083       0.083         pixclk_in2       
 IOBS_LR_328_217/DIN               td                    1.254       1.337 r       pixclk_in2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.337         pixclk_in2_ibuf/ntD
 IOL_327_218/RX_DATA_DD            td                    0.126       1.463 r       pixclk_in2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.989       3.452         nt_pixclk_in2    
 CLMS_202_201/Y0                   td                    0.285       3.737 r       pixclk_in6_or[0]_1/gateop/F
                                   net (fanout=44)       2.029       5.766         pixclk_in6       
 CLMS_98_213/CLK                                                           r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.735       5.031                          
 clock uncertainty                                       0.000       5.031                          

 Hold time                                              -0.082       4.949                          

 Data required time                                                  4.949                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.949                          
 Data arrival time                                                   5.280                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.331                          
====================================================================================================

====================================================================================================

Startpoint  : write_req_gen_channel_6/cmos_vsync_d1/opit_0_inv/CLK
Endpoint    : write_req_gen_channel_6/write_req/opit_0_inv_L5Q_perm/L4
Path Group  : hdmi_ddr_ov5640_top|pixclk_in2
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.505
  Launch Clock Delay      :  4.609
  Clock Pessimism Removal :  -0.896

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in2 (rising edge)
                                                         0.000       0.000 r                        
 M20                                                     0.000       0.000 r       pixclk_in2 (port)
                                   net (fanout=1)        0.083       0.083         pixclk_in2       
 IOBS_LR_328_217/DIN               td                    1.047       1.130 r       pixclk_in2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.130         pixclk_in2_ibuf/ntD
 IOL_327_218/RX_DATA_DD            td                    0.082       1.212 r       pixclk_in2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.686       2.898         nt_pixclk_in2    
 CLMS_202_201/Y0                   td                    0.208       3.106 r       pixclk_in6_or[0]_1/gateop/F
                                   net (fanout=44)       1.503       4.609         pixclk_in6       
 CLMA_126_168/CLK                                                          r       write_req_gen_channel_6/cmos_vsync_d1/opit_0_inv/CLK

 CLMA_126_168/Q0                   tco                   0.222       4.831 f       write_req_gen_channel_6/cmos_vsync_d1/opit_0_inv/Q
                                   net (fanout=2)        0.085       4.916         write_req_gen_channel_6/cmos_vsync_d1
 CLMA_126_168/B4                                                           f       write_req_gen_channel_6/write_req/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.916         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in2 (rising edge)
                                                         0.000       0.000 r                        
 M20                                                     0.000       0.000 r       pixclk_in2 (port)
                                   net (fanout=1)        0.083       0.083         pixclk_in2       
 IOBS_LR_328_217/DIN               td                    1.254       1.337 r       pixclk_in2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.337         pixclk_in2_ibuf/ntD
 IOL_327_218/RX_DATA_DD            td                    0.126       1.463 r       pixclk_in2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.989       3.452         nt_pixclk_in2    
 CLMS_202_201/Y0                   td                    0.285       3.737 r       pixclk_in6_or[0]_1/gateop/F
                                   net (fanout=44)       1.768       5.505         pixclk_in6       
 CLMA_126_168/CLK                                                          r       write_req_gen_channel_6/write_req/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.896       4.609                          
 clock uncertainty                                       0.000       4.609                          

 Hold time                                              -0.035       4.574                          

 Data required time                                                  4.574                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.574                          
 Data arrival time                                                   4.916                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_rec_inst/de/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : hdmi_ddr_ov5640_top|pixclk_in1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.180  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.259
  Launch Clock Delay      :  5.646
  Clock Pessimism Removal :  0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in1 (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in1 (port)
                                   net (fanout=1)        0.078       0.078         pixclk_in1       
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in1_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in1_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       3.938 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=287)      1.708       5.646         ntclkbufg_6      
 CLMA_262_320/CLK                                                          r       video_packet_rec_inst/de/opit_0_L5Q_perm/CLK

 CLMA_262_320/Q0                   tco                   0.287       5.933 f       video_packet_rec_inst/de/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.995       6.928         de_in4           
 CLMS_254_269/Y0                   td                    0.490       7.418 f       ch6_write_data_18[16]/gateop/F
                                   net (fanout=10)       3.105      10.523         ch6_write_en     
                                   td                    0.234      10.757 f       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.757         frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9420
 CLMS_98_209/COUT                  td                    0.058      10.815 r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.815         frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9422
                                   td                    0.058      10.873 r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.873         frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9424
 CLMS_98_213/Y3                    td                    0.501      11.374 r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.457      11.831         frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [7]
 CLMA_102_204/Y1                   td                    0.460      12.291 r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N3[7]/gateop_perm/Z
                                   net (fanout=1)        0.403      12.694         frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wwptr [7]
 CLMA_102_208/COUT                 td                    0.507      13.201 r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.201         frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.co [6]
 CLMA_102_212/Y1                   td                    0.498      13.699 r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.122      13.821         frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148
 CLMA_102_212/C4                                                           r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                  13.821         Logic Levels: 6  
                                                                                   Logic: 3.093ns(37.835%), Route: 5.082ns(62.165%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in1 (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in1 (port)
                                   net (fanout=1)        0.078    1000.078         pixclk_in1       
 IOBD_161_0/DIN                    td                    1.047    1001.125 r       pixclk_in1_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.125         pixclk_in1_ibuf/ntD
 IOL_163_6/RX_DATA_DD              td                    0.082    1001.207 r       pixclk_in1_ibuf/opit_1/OUT
                                   net (fanout=1)        2.074    1003.281         nt_pixclk_in1    
 CLMS_202_201/Y0                   td                    0.228    1003.509 r       pixclk_in6_or[0]_1/gateop/F
                                   net (fanout=44)       1.750    1005.259         pixclk_in6       
 CLMA_102_212/CLK                                                          r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.207    1005.466                          
 clock uncertainty                                      -0.050    1005.416                          

 Setup time                                             -0.123    1005.293                          

 Data required time                                               1005.293                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.293                          
 Data arrival time                                                  13.821                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       991.472                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/DIA[1]
Path Group  : hdmi_ddr_ov5640_top|pixclk_in1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.229  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.210
  Launch Clock Delay      :  5.646
  Clock Pessimism Removal :  0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in1 (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in1 (port)
                                   net (fanout=1)        0.078       0.078         pixclk_in1       
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in1_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in1_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       3.938 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=287)      1.708       5.646         ntclkbufg_6      
 DRM_234_356/CLKB[0]                                                       r       video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_234_356/QB0[3]                tco                   2.307       7.953 f       video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/QB0[3]
                                   net (fanout=4)        2.341      10.294         rgb_data4[11]    
 CLMA_266_232/Y0                   td                    0.294      10.588 f       ch6_write_data_18[11]/gateop/F
                                   net (fanout=1)        2.657      13.245         ch6_write_data[11]
 DRM_178_108/DA0[1]                                                        f       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/DIA[1]

 Data arrival time                                                  13.245         Logic Levels: 1  
                                                                                   Logic: 2.601ns(34.228%), Route: 4.998ns(65.772%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in1 (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in1 (port)
                                   net (fanout=1)        0.078    1000.078         pixclk_in1       
 IOBD_161_0/DIN                    td                    1.047    1001.125 r       pixclk_in1_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.125         pixclk_in1_ibuf/ntD
 IOL_163_6/RX_DATA_DD              td                    0.082    1001.207 r       pixclk_in1_ibuf/opit_1/OUT
                                   net (fanout=1)        2.074    1003.281         nt_pixclk_in1    
 CLMS_202_201/Y0                   td                    0.228    1003.509 r       pixclk_in6_or[0]_1/gateop/F
                                   net (fanout=44)       1.701    1005.210         pixclk_in6       
 DRM_178_108/CLKA[0]                                                       r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.207    1005.417                          
 clock uncertainty                                      -0.050    1005.367                          

 Setup time                                              0.026    1005.393                          

 Data required time                                               1005.393                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.393                          
 Data arrival time                                                  13.245                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.148                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/DIA[0]
Path Group  : hdmi_ddr_ov5640_top|pixclk_in1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.229  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.210
  Launch Clock Delay      :  5.646
  Clock Pessimism Removal :  0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in1 (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in1 (port)
                                   net (fanout=1)        0.078       0.078         pixclk_in1       
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in1_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in1_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       3.938 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=287)      1.708       5.646         ntclkbufg_6      
 DRM_234_356/CLKB[0]                                                       r       video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_234_356/QB0[2]                tco                   2.307       7.953 f       video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/QB0[2]
                                   net (fanout=4)        2.896      10.849         rgb_data4[10]    
 CLMS_262_181/Y0                   td                    0.294      11.143 f       ch6_write_data_18[10]/gateop/F
                                   net (fanout=1)        1.938      13.081         ch6_write_data[10]
 DRM_178_108/DA0[0]                                                        f       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/DIA[0]

 Data arrival time                                                  13.081         Logic Levels: 1  
                                                                                   Logic: 2.601ns(34.983%), Route: 4.834ns(65.017%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in1 (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in1 (port)
                                   net (fanout=1)        0.078    1000.078         pixclk_in1       
 IOBD_161_0/DIN                    td                    1.047    1001.125 r       pixclk_in1_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.125         pixclk_in1_ibuf/ntD
 IOL_163_6/RX_DATA_DD              td                    0.082    1001.207 r       pixclk_in1_ibuf/opit_1/OUT
                                   net (fanout=1)        2.074    1003.281         nt_pixclk_in1    
 CLMS_202_201/Y0                   td                    0.228    1003.509 r       pixclk_in6_or[0]_1/gateop/F
                                   net (fanout=44)       1.701    1005.210         pixclk_in6       
 DRM_178_108/CLKA[0]                                                       r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.207    1005.417                          
 clock uncertainty                                      -0.050    1005.367                          

 Setup time                                              0.026    1005.393                          

 Data required time                                               1005.393                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.393                          
 Data arrival time                                                  13.081                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.312                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK
Endpoint    : frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/ADDRA[5]
Path Group  : hdmi_ddr_ov5640_top|pixclk_in1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.379  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.442
  Launch Clock Delay      :  5.230
  Clock Pessimism Removal :  -0.833

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in1 (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in1 (port)
                                   net (fanout=1)        0.078       0.078         pixclk_in1       
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pixclk_in1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pixclk_in1_ibuf/ntD
 IOL_163_6/RX_DATA_DD              td                    0.082       1.207 r       pixclk_in1_ibuf/opit_1/OUT
                                   net (fanout=1)        2.074       3.281         nt_pixclk_in1    
 CLMS_202_201/Y0                   td                    0.228       3.509 r       pixclk_in6_or[0]_1/gateop/F
                                   net (fanout=44)       1.721       5.230         pixclk_in6       
 CLMS_98_213/CLK                                                           r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK

 CLMS_98_213/Q0                    tco                   0.222       5.452 f       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=11)       0.533       5.985         frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [4]
 DRM_82_212/ADA0[5]                                                        f       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/ADDRA[5]

 Data arrival time                                                   5.985         Logic Levels: 0  
                                                                                   Logic: 0.222ns(29.404%), Route: 0.533ns(70.596%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in1 (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in1 (port)
                                   net (fanout=1)        0.078       0.078         pixclk_in1       
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in1_ibuf/ntD
 IOL_163_6/RX_DATA_DD              td                    0.126       1.458 r       pixclk_in1_ibuf/opit_1/OUT
                                   net (fanout=1)        2.392       3.850         nt_pixclk_in1    
 CLMS_202_201/Y0                   td                    0.294       4.144 r       pixclk_in6_or[0]_1/gateop/F
                                   net (fanout=44)       2.298       6.442         pixclk_in6       
 DRM_82_212/CLKA[0]                                                        r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.833       5.609                          
 clock uncertainty                                       0.000       5.609                          

 Hold time                                               0.210       5.819                          

 Data required time                                                  5.819                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.819                          
 Data arrival time                                                   5.985                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.166                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[12]/opit_0_inv_AQ/CLK
Endpoint    : video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm/L4
Path Group  : hdmi_ddr_ov5640_top|pixclk_in1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.646
  Launch Clock Delay      :  5.311
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in1 (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in1 (port)
                                   net (fanout=1)        0.078       0.078         pixclk_in1       
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pixclk_in1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pixclk_in1_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pixclk_in1_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       3.659 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=287)      1.652       5.311         ntclkbufg_6      
 CLMS_254_345/CLK                                                          r       video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[12]/opit_0_inv_AQ/CLK

 CLMS_254_345/Q0                   tco                   0.222       5.533 f       video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[12]/opit_0_inv_AQ/Q
                                   net (fanout=4)        0.091       5.624         video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/rbin [12]
 CLMA_254_344/B4                                                           f       video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.624         Logic Levels: 0  
                                                                                   Logic: 0.222ns(70.927%), Route: 0.091ns(29.073%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in1 (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in1 (port)
                                   net (fanout=1)        0.078       0.078         pixclk_in1       
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in1_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in1_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       3.938 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=287)      1.708       5.646         ntclkbufg_6      
 CLMA_254_344/CLK                                                          r       video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.306       5.340                          
 clock uncertainty                                       0.000       5.340                          

 Hold time                                              -0.035       5.305                          

 Data required time                                                  5.305                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.305                          
 Data arrival time                                                   5.624                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.319                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK
Endpoint    : frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cin
Path Group  : hdmi_ddr_ov5640_top|pixclk_in1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.347  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.173
  Launch Clock Delay      :  5.087
  Clock Pessimism Removal :  -0.739

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in1 (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in1 (port)
                                   net (fanout=1)        0.078       0.078         pixclk_in1       
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pixclk_in1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pixclk_in1_ibuf/ntD
 IOL_163_6/RX_DATA_DD              td                    0.082       1.207 r       pixclk_in1_ibuf/opit_1/OUT
                                   net (fanout=1)        2.074       3.281         nt_pixclk_in1    
 CLMS_202_201/Y0                   td                    0.228       3.509 r       pixclk_in6_or[0]_1/gateop/F
                                   net (fanout=44)       1.578       5.087         pixclk_in6       
 CLMS_98_209/CLK                                                           r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK

 CLMS_98_209/Q0                    tco                   0.222       5.309 f       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=11)       0.089       5.398         frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [0]
                                   td                    0.236       5.634 r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.634         frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9420
 CLMS_98_209/COUT                  td                    0.049       5.683 f       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.683         frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9422
 CLMS_98_213/CIN                                                           f       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   5.683         Logic Levels: 1  
                                                                                   Logic: 0.507ns(85.067%), Route: 0.089ns(14.933%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in1 (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in1 (port)
                                   net (fanout=1)        0.078       0.078         pixclk_in1       
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in1_ibuf/ntD
 IOL_163_6/RX_DATA_DD              td                    0.126       1.458 r       pixclk_in1_ibuf/opit_1/OUT
                                   net (fanout=1)        2.392       3.850         nt_pixclk_in1    
 CLMS_202_201/Y0                   td                    0.294       4.144 r       pixclk_in6_or[0]_1/gateop/F
                                   net (fanout=44)       2.029       6.173         pixclk_in6       
 CLMS_98_213/CLK                                                           r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.739       5.434                          
 clock uncertainty                                       0.000       5.434                          

 Hold time                                              -0.082       5.352                          

 Data required time                                                  5.352                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.352                          
 Data arrival time                                                   5.683                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.331                          
====================================================================================================

====================================================================================================

Startpoint  : ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK
Endpoint    : ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.581
  Launch Clock Delay      :  9.022
  Clock Pessimism Removal :  0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.861       5.703         free_clk_g       
 PLL_158_303/CLK_OUT0              td                    0.107       5.810 r       pll_1_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.599       7.409         nt_ad_clk        
 USCM_84_120/CLK_USCM              td                    0.000       7.409 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.613       9.022         ntclkbufg_10     
 CLMA_74_76/CLK                                                            r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK

 CLMA_74_76/Q1                     tco                   0.291       9.313 r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=5)        0.256       9.569         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/wr_addr [1]
                                   td                    0.474      10.043 f       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.043         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/_N8708
 CLMA_74_76/Y3                     td                    0.501      10.544 r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.401      10.945         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/N2 [3]
 CLMA_74_72/Y0                     td                    0.320      11.265 r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/N3[3]_1/gateop_perm/Z
                                   net (fanout=1)        0.440      11.705         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/_N102133
                                   td                    0.477      12.182 f       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/N137.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.182         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/N137.co [2]
 CLMS_74_81/Y3                     td                    0.151      12.333 r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/N137.eq_2/gateop_A2/Y1
                                   net (fanout=1)        0.457      12.790         _N33             
 CLMS_70_85/A4                                                             r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                  12.790         Logic Levels: 3  
                                                                                   Logic: 2.214ns(58.758%), Route: 1.554ns(41.242%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        50.000      50.000 r                        
 P20                                                     0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      50.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      51.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      51.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      53.564         _N41             
 USCM_84_114/CLK_USCM              td                    0.000      53.564 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.786      55.350         free_clk_g       
 PLL_158_303/CLK_OUT0              td                    0.100      55.450 r       pll_1_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.571      57.021         nt_ad_clk        
 USCM_84_120/CLK_USCM              td                    0.000      57.021 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.560      58.581         ntclkbufg_10     
 CLMS_70_85/CLK                                                            r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.406      58.987                          
 clock uncertainty                                      -0.150      58.837                          

 Setup time                                             -0.121      58.716                          

 Data required time                                                 58.716                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 58.716                          
 Data arrival time                                                  12.790                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        45.926                          
====================================================================================================

====================================================================================================

Startpoint  : ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/CLK
Endpoint    : ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/L3
Path Group  : sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.040  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.581
  Launch Clock Delay      :  9.027
  Clock Pessimism Removal :  0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.861       5.703         free_clk_g       
 PLL_158_303/CLK_OUT0              td                    0.107       5.810 r       pll_1_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.599       7.409         nt_ad_clk        
 USCM_84_120/CLK_USCM              td                    0.000       7.409 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.618       9.027         ntclkbufg_10     
 CLMA_74_80/CLK                                                            r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/CLK

 CLMA_74_80/Q2                     tco                   0.290       9.317 r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.739      10.056         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/wr_addr [6]
 CLMA_74_80/COUT                   td                    0.344      10.400 r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.400         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/_N8714
 CLMA_74_84/Y0                     td                    0.269      10.669 r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[8]/opit_0_inv_AQ/Y
                                   net (fanout=3)        0.556      11.225         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/N2 [8]
 CLMS_70_85/C3                                                             r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/L3

 Data arrival time                                                  11.225         Logic Levels: 2  
                                                                                   Logic: 0.903ns(41.083%), Route: 1.295ns(58.917%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        50.000      50.000 r                        
 P20                                                     0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      50.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      51.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      51.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      53.564         _N41             
 USCM_84_114/CLK_USCM              td                    0.000      53.564 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.786      55.350         free_clk_g       
 PLL_158_303/CLK_OUT0              td                    0.100      55.450 r       pll_1_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.571      57.021         nt_ad_clk        
 USCM_84_120/CLK_USCM              td                    0.000      57.021 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.560      58.581         ntclkbufg_10     
 CLMS_70_85/CLK                                                            r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.406      58.987                          
 clock uncertainty                                      -0.150      58.837                          

 Setup time                                             -0.398      58.439                          

 Data required time                                                 58.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 58.439                          
 Data arrival time                                                  11.225                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.214                          
====================================================================================================

====================================================================================================

Startpoint  : ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK
Endpoint    : ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.581
  Launch Clock Delay      :  9.022
  Clock Pessimism Removal :  0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.861       5.703         free_clk_g       
 PLL_158_303/CLK_OUT0              td                    0.107       5.810 r       pll_1_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.599       7.409         nt_ad_clk        
 USCM_84_120/CLK_USCM              td                    0.000       7.409 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.613       9.022         ntclkbufg_10     
 CLMA_74_76/CLK                                                            r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK

 CLMA_74_76/Q3                     tco                   0.288       9.310 r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=5)        0.548       9.858         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/wr_addr [3]
 CLMA_74_76/COUT                   td                    0.348      10.206 r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.206         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/_N8710
                                   td                    0.058      10.264 r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.264         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/_N8712
 CLMA_74_80/Y3                     td                    0.501      10.765 r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.696      11.461         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/N2 [7]
 CLMS_70_85/C4                                                             r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/L4

 Data arrival time                                                  11.461         Logic Levels: 2  
                                                                                   Logic: 1.195ns(48.995%), Route: 1.244ns(51.005%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        50.000      50.000 r                        
 P20                                                     0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      50.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      51.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      51.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      53.564         _N41             
 USCM_84_114/CLK_USCM              td                    0.000      53.564 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.786      55.350         free_clk_g       
 PLL_158_303/CLK_OUT0              td                    0.100      55.450 r       pll_1_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.571      57.021         nt_ad_clk        
 USCM_84_120/CLK_USCM              td                    0.000      57.021 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.560      58.581         ntclkbufg_10     
 CLMS_70_85/CLK                                                            r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.406      58.987                          
 clock uncertainty                                      -0.150      58.837                          

 Setup time                                             -0.123      58.714                          

 Data required time                                                 58.714                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 58.714                          
 Data arrival time                                                  11.461                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.253                          
====================================================================================================

====================================================================================================

Startpoint  : ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/CLK
Endpoint    : ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/wrptr2[1]/opit_0/D
Path Group  : sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.018
  Launch Clock Delay      :  8.575
  Clock Pessimism Removal :  -0.413

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       3.564 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.786       5.350         free_clk_g       
 PLL_158_303/CLK_OUT0              td                    0.100       5.450 r       pll_1_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.571       7.021         nt_ad_clk        
 USCM_84_120/CLK_USCM              td                    0.000       7.021 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.554       8.575         ntclkbufg_10     
 CLMA_70_72/CLK                                                            r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/CLK

 CLMA_70_72/Q3                     tco                   0.221       8.796 f       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/Q
                                   net (fanout=1)        0.185       8.981         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/wrptr1 [1]
 CLMS_70_73/CD                                                             f       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/wrptr2[1]/opit_0/D

 Data arrival time                                                   8.981         Logic Levels: 0  
                                                                                   Logic: 0.221ns(54.433%), Route: 0.185ns(45.567%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.861       5.703         free_clk_g       
 PLL_158_303/CLK_OUT0              td                    0.107       5.810 r       pll_1_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.599       7.409         nt_ad_clk        
 USCM_84_120/CLK_USCM              td                    0.000       7.409 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.609       9.018         ntclkbufg_10     
 CLMS_70_73/CLK                                                            r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/wrptr2[1]/opit_0/CLK
 clock pessimism                                        -0.413       8.605                          
 clock uncertainty                                       0.000       8.605                          

 Hold time                                               0.053       8.658                          

 Data required time                                                  8.658                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.658                          
 Data arrival time                                                   8.981                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.323                          
====================================================================================================

====================================================================================================

Startpoint  : ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
Endpoint    : ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L0
Path Group  : sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.024
  Launch Clock Delay      :  8.581
  Clock Pessimism Removal :  -0.443

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       3.564 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.786       5.350         free_clk_g       
 PLL_158_303/CLK_OUT0              td                    0.100       5.450 r       pll_1_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.571       7.021         nt_ad_clk        
 USCM_84_120/CLK_USCM              td                    0.000       7.021 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.560       8.581         ntclkbufg_10     
 CLMS_70_85/CLK                                                            r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK

 CLMS_70_85/Q0                     tco                   0.222       8.803 f       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/Q
                                   net (fanout=24)       0.098       8.901         ad_data_send_inst/wr_full
 CLMS_70_85/A0                                                             f       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L0

 Data arrival time                                                   8.901         Logic Levels: 0  
                                                                                   Logic: 0.222ns(69.375%), Route: 0.098ns(30.625%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.861       5.703         free_clk_g       
 PLL_158_303/CLK_OUT0              td                    0.107       5.810 r       pll_1_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.599       7.409         nt_ad_clk        
 USCM_84_120/CLK_USCM              td                    0.000       7.409 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.615       9.024         ntclkbufg_10     
 CLMS_70_85/CLK                                                            r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.443       8.581                          
 clock uncertainty                                       0.000       8.581                          

 Hold time                                              -0.094       8.487                          

 Data required time                                                  8.487                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.487                          
 Data arrival time                                                   8.901                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.414                          
====================================================================================================

====================================================================================================

Startpoint  : ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK
Endpoint    : ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/I01
Path Group  : sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.022
  Launch Clock Delay      :  8.578
  Clock Pessimism Removal :  -0.444

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       3.564 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.786       5.350         free_clk_g       
 PLL_158_303/CLK_OUT0              td                    0.100       5.450 r       pll_1_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.571       7.021         nt_ad_clk        
 USCM_84_120/CLK_USCM              td                    0.000       7.021 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.557       8.578         ntclkbufg_10     
 CLMA_74_76/CLK                                                            r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK

 CLMA_74_76/Q0                     tco                   0.222       8.800 f       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.087       8.887         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/wr_addr [0]
 CLMA_74_76/A1                                                             f       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   8.887         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.845%), Route: 0.087ns(28.155%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.861       5.703         free_clk_g       
 PLL_158_303/CLK_OUT0              td                    0.107       5.810 r       pll_1_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.599       7.409         nt_ad_clk        
 USCM_84_120/CLK_USCM              td                    0.000       7.409 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.613       9.022         ntclkbufg_10     
 CLMA_74_76/CLK                                                            r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.444       8.578                          
 clock uncertainty                                       0.000       8.578                          

 Hold time                                              -0.121       8.457                          

 Data required time                                                  8.457                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.457                          
 Data arrival time                                                   8.887                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.430                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.950
  Launch Clock Delay      :  5.214
  Clock Pessimism Removal :  0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.629       3.629         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       3.629 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       1.585       5.214         ntclkbufg_9      
 CLMS_322_9/CLK                                                            r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_322_9/Q0                     tco                   0.287       5.501 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.929       6.430         u_CORES/u_jtag_hub/data_ctrl
 CLMS_298_33/B1                                                            f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.430         Logic Levels: 0  
                                                                                   Logic: 0.287ns(23.602%), Route: 0.929ns(76.398%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.398      28.398         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      28.398 f       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       1.552      29.950         ntclkbufg_9      
 CLMS_298_33/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.251      30.201                          
 clock uncertainty                                      -0.050      30.151                          

 Setup time                                             -0.194      29.957                          

 Data required time                                                 29.957                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.957                          
 Data arrival time                                                   6.430                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.527                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.950
  Launch Clock Delay      :  5.214
  Clock Pessimism Removal :  0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.629       3.629         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       3.629 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       1.585       5.214         ntclkbufg_9      
 CLMS_322_9/CLK                                                            r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_322_9/Q0                     tco                   0.287       5.501 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.918       6.419         u_CORES/u_jtag_hub/data_ctrl
 CLMS_298_29/D1                                                            f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.419         Logic Levels: 0  
                                                                                   Logic: 0.287ns(23.817%), Route: 0.918ns(76.183%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.398      28.398         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      28.398 f       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       1.552      29.950         ntclkbufg_9      
 CLMS_298_29/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.251      30.201                          
 clock uncertainty                                      -0.050      30.151                          

 Setup time                                             -0.193      29.958                          

 Data required time                                                 29.958                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.958                          
 Data arrival time                                                   6.419                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.539                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.950
  Launch Clock Delay      :  5.214
  Clock Pessimism Removal :  0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.629       3.629         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       3.629 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       1.585       5.214         ntclkbufg_9      
 CLMS_322_9/CLK                                                            r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_322_9/Q0                     tco                   0.289       5.503 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.874       6.377         u_CORES/u_jtag_hub/data_ctrl
 CLMS_298_33/D1                                                            r       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.377         Logic Levels: 0  
                                                                                   Logic: 0.289ns(24.850%), Route: 0.874ns(75.150%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.398      28.398         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      28.398 f       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       1.552      29.950         ntclkbufg_9      
 CLMS_298_33/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.251      30.201                          
 clock uncertainty                                      -0.050      30.151                          

 Setup time                                             -0.172      29.979                          

 Data required time                                                 29.979                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.979                          
 Data arrival time                                                   6.377                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.602                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[18]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.214
  Launch Clock Delay      :  4.768
  Clock Pessimism Removal :  -0.417

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.237       3.237         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       3.237 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       1.531       4.768         ntclkbufg_9      
 CLMA_298_40/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/CLK

 CLMA_298_40/Q0                    tco                   0.222       4.990 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/Q
                                   net (fanout=3)        0.086       5.076         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_d1 [4]
 CLMS_298_41/B4                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[18]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.076         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.629       3.629         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       3.629 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       1.585       5.214         ntclkbufg_9      
 CLMS_298_41/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[18]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.417       4.797                          
 clock uncertainty                                       0.000       4.797                          

 Hold time                                              -0.035       4.762                          

 Data required time                                                  4.762                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.762                          
 Data arrival time                                                   5.076                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.314                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[2]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.214
  Launch Clock Delay      :  4.768
  Clock Pessimism Removal :  -0.446

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.237       3.237         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       3.237 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       1.531       4.768         ntclkbufg_9      
 CLMA_286_48/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_286_48/Q3                    tco                   0.221       4.989 f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.088       5.077         u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [2]
 CLMA_286_48/D4                                                            f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[2]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.077         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.521%), Route: 0.088ns(28.479%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.629       3.629         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       3.629 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       1.585       5.214         ntclkbufg_9      
 CLMA_286_48/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.446       4.768                          
 clock uncertainty                                       0.000       4.768                          

 Hold time                                              -0.034       4.734                          

 Data required time                                                  4.734                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.734                          
 Data arrival time                                                   5.077                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/shft.shift_data[7]/opit_0_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.214
  Launch Clock Delay      :  4.768
  Clock Pessimism Removal :  -0.446

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.237       3.237         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       3.237 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       1.531       4.768         ntclkbufg_9      
 CLMA_302_28/CLK                                                           r       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/CLK

 CLMA_302_28/Q0                    tco                   0.222       4.990 f       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.086       5.076         u_CORES/u_jtag_hub/shift_data [8]
 CLMA_302_28/B4                                                            f       u_CORES/u_jtag_hub/shft.shift_data[7]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.076         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.629       3.629         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       3.629 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       1.585       5.214         ntclkbufg_9      
 CLMA_302_28/CLK                                                           r       u_CORES/u_jtag_hub/shft.shift_data[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.446       4.768                          
 clock uncertainty                                       0.000       4.768                          

 Hold time                                              -0.035       4.733                          

 Data required time                                                  4.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.733                          
 Data arrival time                                                   5.076                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.313  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.768
  Launch Clock Delay      :  5.081
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.496      28.496         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000      28.496 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585      30.081         ntclkbufg_11     
 CLMS_294_29/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMS_294_29/Y0                    tco                   0.375      30.456 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=10)       0.606      31.062         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMS_298_41/Y3                    td                    0.468      31.530 r       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=2)        0.399      31.929         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMS_294_41/Y2                    td                    0.210      32.139 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_4/gateop_perm/Z
                                   net (fanout=12)       0.557      32.696         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_302_37/Y0                    td                    0.341      33.037 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N490_3/gateop_perm/Z
                                   net (fanout=6)        0.393      33.430         u_CORES/u_debug_core_0/u_rd_addr_gen/N490
 CLMA_302_37/CE                                                            f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  33.430         Logic Levels: 3  
                                                                                   Logic: 1.394ns(41.624%), Route: 1.955ns(58.376%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.237      53.237         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      53.237 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       1.531      54.768         ntclkbufg_9      
 CLMA_302_37/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      54.768                          
 clock uncertainty                                      -0.050      54.718                          

 Setup time                                             -0.617      54.101                          

 Data required time                                                 54.101                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.101                          
 Data arrival time                                                  33.430                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.671                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.313  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.768
  Launch Clock Delay      :  5.081
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.496      28.496         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000      28.496 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585      30.081         ntclkbufg_11     
 CLMS_294_29/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMS_294_29/Y0                    tco                   0.375      30.456 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=10)       0.606      31.062         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMS_298_41/Y3                    td                    0.468      31.530 r       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=2)        0.399      31.929         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMS_294_41/Y2                    td                    0.210      32.139 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_4/gateop_perm/Z
                                   net (fanout=12)       0.557      32.696         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_302_37/Y0                    td                    0.341      33.037 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N490_3/gateop_perm/Z
                                   net (fanout=6)        0.393      33.430         u_CORES/u_debug_core_0/u_rd_addr_gen/N490
 CLMA_302_37/CE                                                            f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  33.430         Logic Levels: 3  
                                                                                   Logic: 1.394ns(41.624%), Route: 1.955ns(58.376%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.237      53.237         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      53.237 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       1.531      54.768         ntclkbufg_9      
 CLMA_302_37/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      54.768                          
 clock uncertainty                                      -0.050      54.718                          

 Setup time                                             -0.617      54.101                          

 Data required time                                                 54.101                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.101                          
 Data arrival time                                                  33.430                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.671                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[1]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.313  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.768
  Launch Clock Delay      :  5.081
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.496      28.496         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000      28.496 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585      30.081         ntclkbufg_11     
 CLMS_294_29/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMS_294_29/Y0                    tco                   0.375      30.456 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=10)       0.606      31.062         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMS_298_41/Y3                    td                    0.468      31.530 r       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=2)        0.399      31.929         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMS_294_41/Y2                    td                    0.210      32.139 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_4/gateop_perm/Z
                                   net (fanout=12)       0.557      32.696         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_302_37/Y0                    td                    0.341      33.037 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N490_3/gateop_perm/Z
                                   net (fanout=6)        0.372      33.409         u_CORES/u_debug_core_0/u_rd_addr_gen/N490
 CLMA_302_40/CE                                                            f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[1]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  33.409         Logic Levels: 3  
                                                                                   Logic: 1.394ns(41.887%), Route: 1.934ns(58.113%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.237      53.237         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      53.237 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       1.531      54.768         ntclkbufg_9      
 CLMA_302_40/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      54.768                          
 clock uncertainty                                      -0.050      54.718                          

 Setup time                                             -0.617      54.101                          

 Data required time                                                 54.101                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.101                          
 Data arrival time                                                  33.409                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.546  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.214
  Launch Clock Delay      :  4.668
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.137      28.137         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000      28.137 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531      29.668         ntclkbufg_11     
 CLMS_294_29/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMS_294_29/Q2                    tco                   0.228      29.896 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=9)        0.379      30.275         u_CORES/u_debug_core_0/conf_id_o [3]
 CLMA_298_40/M3                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/D

 Data arrival time                                                  30.275         Logic Levels: 0  
                                                                                   Logic: 0.228ns(37.562%), Route: 0.379ns(62.438%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.629       3.629         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       3.629 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       1.585       5.214         ntclkbufg_9      
 CLMA_298_40/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/CLK
 clock pessimism                                         0.000       5.214                          
 clock uncertainty                                       0.050       5.264                          

 Hold time                                              -0.014       5.250                          

 Data required time                                                  5.250                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.250                          
 Data arrival time                                                  30.275                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        25.025                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newstop.start/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.546  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.214
  Launch Clock Delay      :  4.668
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.137      28.137         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000      28.137 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531      29.668         ntclkbufg_11     
 CLMS_294_29/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMS_294_29/Q3                    tco                   0.221      29.889 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=10)       0.327      30.216         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMS_294_33/D0                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newstop.start/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  30.216         Logic Levels: 0  
                                                                                   Logic: 0.221ns(40.328%), Route: 0.327ns(59.672%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.629       3.629         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       3.629 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       1.585       5.214         ntclkbufg_9      
 CLMS_294_33/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newstop.start/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       5.214                          
 clock uncertainty                                       0.050       5.264                          

 Hold time                                              -0.079       5.185                          

 Data required time                                                  5.185                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.185                          
 Data arrival time                                                  30.216                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        25.031                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.546  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.214
  Launch Clock Delay      :  4.668
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.137      28.137         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000      28.137 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531      29.668         ntclkbufg_11     
 CLMS_294_29/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMS_294_29/Q1                    tco                   0.229      29.897 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=9)        0.386      30.283         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMA_298_40/M2                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D

 Data arrival time                                                  30.283         Logic Levels: 0  
                                                                                   Logic: 0.229ns(37.236%), Route: 0.386ns(62.764%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.629       3.629         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       3.629 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       1.585       5.214         ntclkbufg_9      
 CLMA_298_40/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/CLK
 clock pessimism                                         0.000       5.214                          
 clock uncertainty                                       0.050       5.264                          

 Hold time                                              -0.014       5.250                          

 Data required time                                                  5.250                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.250                          
 Data arrival time                                                  30.283                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        25.033                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.668
  Launch Clock Delay      :  5.351
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741      78.741         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      78.741 f       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       1.610      80.351         ntclkbufg_9      
 CLMS_298_29/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_298_29/Q0                    tco                   0.287      80.638 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.249      80.887         u_CORES/conf_sel [0]
 CLMS_294_29/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  80.887         Logic Levels: 0  
                                                                                   Logic: 0.287ns(53.545%), Route: 0.249ns(46.455%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.137     128.137         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000     128.137 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531     129.668         ntclkbufg_11     
 CLMS_294_29/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     129.668                          
 clock uncertainty                                      -0.050     129.618                          

 Setup time                                             -0.617     129.001                          

 Data required time                                                129.001                          
----------------------------------------------------------------------------------------------------
 Data required time                                                129.001                          
 Data arrival time                                                  80.887                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.114                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.668
  Launch Clock Delay      :  5.351
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741      78.741         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      78.741 f       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       1.610      80.351         ntclkbufg_9      
 CLMS_298_29/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_298_29/Q0                    tco                   0.287      80.638 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.249      80.887         u_CORES/conf_sel [0]
 CLMS_294_29/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  80.887         Logic Levels: 0  
                                                                                   Logic: 0.287ns(53.545%), Route: 0.249ns(46.455%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.137     128.137         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000     128.137 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531     129.668         ntclkbufg_11     
 CLMS_294_29/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     129.668                          
 clock uncertainty                                      -0.050     129.618                          

 Setup time                                             -0.617     129.001                          

 Data required time                                                129.001                          
----------------------------------------------------------------------------------------------------
 Data required time                                                129.001                          
 Data arrival time                                                  80.887                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.114                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.668
  Launch Clock Delay      :  5.351
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741      78.741         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      78.741 f       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       1.610      80.351         ntclkbufg_9      
 CLMS_298_29/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_298_29/Q0                    tco                   0.287      80.638 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.249      80.887         u_CORES/conf_sel [0]
 CLMS_294_29/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  80.887         Logic Levels: 0  
                                                                                   Logic: 0.287ns(53.545%), Route: 0.249ns(46.455%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.137     128.137         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000     128.137 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531     129.668         ntclkbufg_11     
 CLMS_294_29/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     129.668                          
 clock uncertainty                                      -0.050     129.618                          

 Setup time                                             -0.617     129.001                          

 Data required time                                                129.001                          
----------------------------------------------------------------------------------------------------
 Data required time                                                129.001                          
 Data arrival time                                                  80.887                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.114                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.131  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.081
  Launch Clock Delay      :  4.950
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.398     128.398         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000     128.398 f       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       1.552     129.950         ntclkbufg_9      
 CLMS_298_29/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK

 CLMS_298_29/Q3                    tco                   0.221     130.171 f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.225     130.396         u_CORES/id_o [3] 
 CLMS_294_29/M1                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D

 Data arrival time                                                 130.396         Logic Levels: 0  
                                                                                   Logic: 0.221ns(49.552%), Route: 0.225ns(50.448%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.496     128.496         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000     128.496 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585     130.081         ntclkbufg_11     
 CLMS_294_29/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     130.081                          
 clock uncertainty                                       0.050     130.131                          

 Hold time                                              -0.024     130.107                          

 Data required time                                                130.107                          
----------------------------------------------------------------------------------------------------
 Data required time                                                130.107                          
 Data arrival time                                                 130.396                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.289                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.131  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.081
  Launch Clock Delay      :  4.950
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.398     128.398         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000     128.398 f       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       1.552     129.950         ntclkbufg_9      
 CLMS_298_33/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_298_33/Q1                    tco                   0.250     130.200 r       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.212     130.412         u_CORES/id_o [4] 
 CLMS_294_37/M0                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D

 Data arrival time                                                 130.412         Logic Levels: 0  
                                                                                   Logic: 0.250ns(54.113%), Route: 0.212ns(45.887%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.496     128.496         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000     128.496 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585     130.081         ntclkbufg_11     
 CLMS_294_37/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     130.081                          
 clock uncertainty                                       0.050     130.131                          

 Hold time                                              -0.014     130.117                          

 Data required time                                                130.117                          
----------------------------------------------------------------------------------------------------
 Data required time                                                130.117                          
 Data arrival time                                                 130.412                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.295                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.131  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.081
  Launch Clock Delay      :  4.950
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.398     128.398         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000     128.398 f       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       1.552     129.950         ntclkbufg_9      
 CLMS_298_33/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_298_33/Q1                    tco                   0.250     130.200 r       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.213     130.413         u_CORES/id_o [4] 
 CLMS_294_29/M0                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D

 Data arrival time                                                 130.413         Logic Levels: 0  
                                                                                   Logic: 0.250ns(53.996%), Route: 0.213ns(46.004%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.496     128.496         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000     128.496 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585     130.081         ntclkbufg_11     
 CLMS_294_29/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     130.081                          
 clock uncertainty                                       0.050     130.131                          

 Hold time                                              -0.014     130.117                          

 Data required time                                                130.117                          
----------------------------------------------------------------------------------------------------
 Data required time                                                130.117                          
 Data arrival time                                                 130.413                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.296                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.550
  Clock Pessimism Removal :  0.278

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.708       5.550         u_DDR3_50H/pll_clkin
 CLMA_194_304/CLK                                                          r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_194_304/Q1                   tco                   0.289       5.839 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=750)      3.530       9.369         u_DDR3_50H/ddr_rstn
 CLMS_14_185/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/RS

 Data arrival time                                                   9.369         Logic Levels: 0  
                                                                                   Logic: 0.289ns(7.567%), Route: 3.530ns(92.433%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      23.564         _N41             
 USCM_84_117/CLK_USCM              td                    0.000      23.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         u_DDR3_50H/pll_clkin
 CLMS_14_185/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
 clock pessimism                                         0.278      25.373                          
 clock uncertainty                                      -0.050      25.323                          

 Recovery time                                          -0.617      24.706                          

 Data required time                                                 24.706                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.706                          
 Data arrival time                                                   9.369                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.337                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.550
  Clock Pessimism Removal :  0.278

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.708       5.550         u_DDR3_50H/pll_clkin
 CLMA_194_304/CLK                                                          r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_194_304/Q1                   tco                   0.289       5.839 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=750)      3.104       8.943         u_DDR3_50H/ddr_rstn
 CLMS_10_237/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/RS

 Data arrival time                                                   8.943         Logic Levels: 0  
                                                                                   Logic: 0.289ns(8.518%), Route: 3.104ns(91.482%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      23.564         _N41             
 USCM_84_117/CLK_USCM              td                    0.000      23.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         u_DDR3_50H/pll_clkin
 CLMS_10_237/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/CLK
 clock pessimism                                         0.278      25.373                          
 clock uncertainty                                      -0.050      25.323                          

 Recovery time                                          -0.617      24.706                          

 Data required time                                                 24.706                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.706                          
 Data arrival time                                                   8.943                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.763                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.550
  Clock Pessimism Removal :  0.278

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.708       5.550         u_DDR3_50H/pll_clkin
 CLMA_194_304/CLK                                                          r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_194_304/Q1                   tco                   0.289       5.839 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=750)      3.013       8.852         u_DDR3_50H/ddr_rstn
 CLMS_38_245/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   8.852         Logic Levels: 0  
                                                                                   Logic: 0.289ns(8.752%), Route: 3.013ns(91.248%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      23.564         _N41             
 USCM_84_117/CLK_USCM              td                    0.000      23.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         u_DDR3_50H/pll_clkin
 CLMS_38_245/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.278      25.373                          
 clock uncertainty                                      -0.050      25.323                          

 Recovery time                                          -0.617      24.706                          

 Data required time                                                 24.706                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.706                          
 Data arrival time                                                   8.852                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.854                          
====================================================================================================

====================================================================================================

Startpoint  : hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0/CLK
Endpoint    : hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/signal_b_ff/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.550
  Launch Clock Delay      :  5.216
  Clock Pessimism Removal :  -0.305

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       3.564 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.652       5.216         free_clk_g       
 CLMA_102_300/CLK                                                          r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0/CLK

 CLMA_102_300/Q1                   tco                   0.224       5.440 f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0/Q
                                   net (fanout=9)        0.281       5.721         hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/s_pll_rstn_0
 CLMS_102_301/RSCO                 td                    0.105       5.826 r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/rise_cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       5.826         ntR1005          
 CLMS_102_305/RSCI                                                         r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/signal_b_ff/opit_0_inv/RS

 Data arrival time                                                   5.826         Logic Levels: 1  
                                                                                   Logic: 0.329ns(53.934%), Route: 0.281ns(46.066%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.708       5.550         free_clk_g       
 CLMS_102_305/CLK                                                          r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/signal_b_ff/opit_0_inv/CLK
 clock pessimism                                        -0.305       5.245                          
 clock uncertainty                                       0.000       5.245                          

 Removal time                                            0.000       5.245                          

 Data required time                                                  5.245                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.245                          
 Data arrival time                                                   5.826                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.581                          
====================================================================================================

====================================================================================================

Startpoint  : hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0/CLK
Endpoint    : hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/signal_b_neg/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.550
  Launch Clock Delay      :  5.216
  Clock Pessimism Removal :  -0.305

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       3.564 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.652       5.216         free_clk_g       
 CLMA_102_300/CLK                                                          r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0/CLK

 CLMA_102_300/Q1                   tco                   0.224       5.440 f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0/Q
                                   net (fanout=9)        0.281       5.721         hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/s_pll_rstn_0
 CLMS_102_301/RSCO                 td                    0.105       5.826 r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/rise_cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       5.826         ntR1005          
 CLMS_102_305/RSCI                                                         r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/signal_b_neg/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.826         Logic Levels: 1  
                                                                                   Logic: 0.329ns(53.934%), Route: 0.281ns(46.066%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.708       5.550         free_clk_g       
 CLMS_102_305/CLK                                                          r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/signal_b_neg/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.305       5.245                          
 clock uncertainty                                       0.000       5.245                          

 Removal time                                            0.000       5.245                          

 Data required time                                                  5.245                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.245                          
 Data arrival time                                                   5.826                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.581                          
====================================================================================================

====================================================================================================

Startpoint  : hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0/CLK
Endpoint    : hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/signal_deb_pre/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.550
  Launch Clock Delay      :  5.216
  Clock Pessimism Removal :  -0.305

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       3.564 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.652       5.216         free_clk_g       
 CLMA_102_300/CLK                                                          r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0/CLK

 CLMA_102_300/Q1                   tco                   0.224       5.440 f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0/Q
                                   net (fanout=9)        0.281       5.721         hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/s_pll_rstn_0
 CLMS_102_301/RSCO                 td                    0.105       5.826 r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/rise_cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       5.826         ntR1005          
 CLMS_102_305/RSCI                                                         r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/signal_deb_pre/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.826         Logic Levels: 1  
                                                                                   Logic: 0.329ns(53.934%), Route: 0.281ns(46.066%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       3.842 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.708       5.550         free_clk_g       
 CLMS_102_305/CLK                                                          r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/signal_deb_pre/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.305       5.245                          
 clock uncertainty                                       0.000       5.245                          

 Removal time                                            0.000       5.245                          

 Data required time                                                  5.245                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.245                          
 Data arrival time                                                   5.826                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.581                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_set_bin_tra[2]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000       9.369 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5279)     1.585      10.954         ntclkbufg_1      
 CLMS_42_241/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_42_241/Q0                    tco                   0.289      11.243 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=802)      1.948      13.191         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMS_10_133/RSCO                  td                    0.147      13.338 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_8/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      13.338         ntR2908          
 CLMS_10_137/RSCO                  td                    0.147      13.485 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      13.485         ntR2907          
 CLMS_10_141/RSCO                  td                    0.147      13.632 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      13.632         ntR2906          
 CLMS_10_145/RSCO                  td                    0.147      13.779 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[8]/opit_0_inv_AQ/RSOUT
                                   net (fanout=1)        0.000      13.779         ntR2905          
 CLMS_10_149/RSCO                  td                    0.147      13.926 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr1_ddr3[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.926         ntR2904          
 CLMS_10_153/RSCO                  td                    0.147      14.073 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/calib_done_r/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      14.073         ntR2903          
 CLMS_10_157/RSCO                  td                    0.147      14.220 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr3_ddr3[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.220         ntR2902          
 CLMS_10_161/RSCO                  td                    0.147      14.367 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_sync/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.367         ntR2901          
 CLMS_10_165/RSCO                  td                    0.147      14.514 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_d[0]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      14.514         ntR2900          
 CLMS_10_169/RSCO                  td                    0.147      14.661 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r[3]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.661         ntR2899          
 CLMS_10_173/RSCO                  td                    0.147      14.808 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr1_ddr3[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      14.808         ntR2898          
 CLMS_10_177/RSCO                  td                    0.147      14.955 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr2_ddr3[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      14.955         ntR2897          
 CLMS_10_181/RSCO                  td                    0.147      15.102 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      15.102         ntR2896          
 CLMS_10_185/RSCO                  td                    0.147      15.249 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr2_ddr3[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      15.249         ntR2895          
 CLMS_10_193/RSCO                  td                    0.147      15.396 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr3_ddr3[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.396         ntR2894          
 CLMS_10_197/RSCO                  td                    0.147      15.543 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[156]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.543         ntR2893          
 CLMS_10_201/RSCO                  td                    0.147      15.690 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[58]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      15.690         ntR2892          
 CLMS_10_205/RSCO                  td                    0.147      15.837 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[176]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.837         ntR2891          
 CLMS_10_209/RSCO                  td                    0.147      15.984 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[61]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.984         ntR2890          
 CLMS_10_213/RSCO                  td                    0.147      16.131 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[190]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      16.131         ntR2889          
 CLMS_10_217/RSCO                  td                    0.147      16.278 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      16.278         ntR2888          
 CLMS_10_221/RSCO                  td                    0.147      16.425 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      16.425         ntR2887          
 CLMS_10_225/RSCO                  td                    0.147      16.572 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      16.572         ntR2886          
 CLMS_10_229/RSCO                  td                    0.147      16.719 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_set_bin_tra[6]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      16.719         ntR2885          
 CLMS_10_233/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_set_bin_tra[2]/opit_0_inv/RS

 Data arrival time                                                  16.719         Logic Levels: 24 
                                                                                   Logic: 3.817ns(66.210%), Route: 1.948ns(33.790%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      13.564         _N41             
 USCM_84_117/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000      18.855 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5279)     1.531      20.386         ntclkbufg_1      
 CLMS_10_233/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_set_bin_tra[2]/opit_0_inv/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Recovery time                                           0.000      20.568                          

 Data required time                                                 20.568                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.568                          
 Data arrival time                                                  16.719                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.849                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_set_bin_tra[3]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000       9.369 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5279)     1.585      10.954         ntclkbufg_1      
 CLMS_42_241/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_42_241/Q0                    tco                   0.289      11.243 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=802)      1.948      13.191         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMS_10_133/RSCO                  td                    0.147      13.338 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_8/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      13.338         ntR2908          
 CLMS_10_137/RSCO                  td                    0.147      13.485 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      13.485         ntR2907          
 CLMS_10_141/RSCO                  td                    0.147      13.632 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      13.632         ntR2906          
 CLMS_10_145/RSCO                  td                    0.147      13.779 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[8]/opit_0_inv_AQ/RSOUT
                                   net (fanout=1)        0.000      13.779         ntR2905          
 CLMS_10_149/RSCO                  td                    0.147      13.926 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr1_ddr3[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.926         ntR2904          
 CLMS_10_153/RSCO                  td                    0.147      14.073 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/calib_done_r/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      14.073         ntR2903          
 CLMS_10_157/RSCO                  td                    0.147      14.220 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr3_ddr3[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.220         ntR2902          
 CLMS_10_161/RSCO                  td                    0.147      14.367 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_sync/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.367         ntR2901          
 CLMS_10_165/RSCO                  td                    0.147      14.514 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_d[0]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      14.514         ntR2900          
 CLMS_10_169/RSCO                  td                    0.147      14.661 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r[3]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.661         ntR2899          
 CLMS_10_173/RSCO                  td                    0.147      14.808 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr1_ddr3[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      14.808         ntR2898          
 CLMS_10_177/RSCO                  td                    0.147      14.955 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr2_ddr3[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      14.955         ntR2897          
 CLMS_10_181/RSCO                  td                    0.147      15.102 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      15.102         ntR2896          
 CLMS_10_185/RSCO                  td                    0.147      15.249 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr2_ddr3[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      15.249         ntR2895          
 CLMS_10_193/RSCO                  td                    0.147      15.396 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr3_ddr3[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.396         ntR2894          
 CLMS_10_197/RSCO                  td                    0.147      15.543 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[156]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.543         ntR2893          
 CLMS_10_201/RSCO                  td                    0.147      15.690 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[58]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      15.690         ntR2892          
 CLMS_10_205/RSCO                  td                    0.147      15.837 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[176]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.837         ntR2891          
 CLMS_10_209/RSCO                  td                    0.147      15.984 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[61]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.984         ntR2890          
 CLMS_10_213/RSCO                  td                    0.147      16.131 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[190]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      16.131         ntR2889          
 CLMS_10_217/RSCO                  td                    0.147      16.278 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      16.278         ntR2888          
 CLMS_10_221/RSCO                  td                    0.147      16.425 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      16.425         ntR2887          
 CLMS_10_225/RSCO                  td                    0.147      16.572 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      16.572         ntR2886          
 CLMS_10_229/RSCO                  td                    0.147      16.719 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_set_bin_tra[6]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      16.719         ntR2885          
 CLMS_10_233/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_set_bin_tra[3]/opit_0_inv/RS

 Data arrival time                                                  16.719         Logic Levels: 24 
                                                                                   Logic: 3.817ns(66.210%), Route: 1.948ns(33.790%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      13.564         _N41             
 USCM_84_117/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000      18.855 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5279)     1.531      20.386         ntclkbufg_1      
 CLMS_10_233/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_set_bin_tra[3]/opit_0_inv/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Recovery time                                           0.000      20.568                          

 Data required time                                                 20.568                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.568                          
 Data arrival time                                                  16.719                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.849                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_set_bin_tra[4]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000       9.369 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5279)     1.585      10.954         ntclkbufg_1      
 CLMS_42_241/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_42_241/Q0                    tco                   0.289      11.243 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=802)      1.948      13.191         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMS_10_133/RSCO                  td                    0.147      13.338 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_8/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      13.338         ntR2908          
 CLMS_10_137/RSCO                  td                    0.147      13.485 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      13.485         ntR2907          
 CLMS_10_141/RSCO                  td                    0.147      13.632 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      13.632         ntR2906          
 CLMS_10_145/RSCO                  td                    0.147      13.779 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[8]/opit_0_inv_AQ/RSOUT
                                   net (fanout=1)        0.000      13.779         ntR2905          
 CLMS_10_149/RSCO                  td                    0.147      13.926 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr1_ddr3[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.926         ntR2904          
 CLMS_10_153/RSCO                  td                    0.147      14.073 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/calib_done_r/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      14.073         ntR2903          
 CLMS_10_157/RSCO                  td                    0.147      14.220 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr3_ddr3[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.220         ntR2902          
 CLMS_10_161/RSCO                  td                    0.147      14.367 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_sync/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.367         ntR2901          
 CLMS_10_165/RSCO                  td                    0.147      14.514 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_d[0]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      14.514         ntR2900          
 CLMS_10_169/RSCO                  td                    0.147      14.661 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r[3]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.661         ntR2899          
 CLMS_10_173/RSCO                  td                    0.147      14.808 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr1_ddr3[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      14.808         ntR2898          
 CLMS_10_177/RSCO                  td                    0.147      14.955 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr2_ddr3[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      14.955         ntR2897          
 CLMS_10_181/RSCO                  td                    0.147      15.102 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      15.102         ntR2896          
 CLMS_10_185/RSCO                  td                    0.147      15.249 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr2_ddr3[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      15.249         ntR2895          
 CLMS_10_193/RSCO                  td                    0.147      15.396 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr3_ddr3[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.396         ntR2894          
 CLMS_10_197/RSCO                  td                    0.147      15.543 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[156]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.543         ntR2893          
 CLMS_10_201/RSCO                  td                    0.147      15.690 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[58]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      15.690         ntR2892          
 CLMS_10_205/RSCO                  td                    0.147      15.837 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[176]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.837         ntR2891          
 CLMS_10_209/RSCO                  td                    0.147      15.984 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[61]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.984         ntR2890          
 CLMS_10_213/RSCO                  td                    0.147      16.131 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[190]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      16.131         ntR2889          
 CLMS_10_217/RSCO                  td                    0.147      16.278 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      16.278         ntR2888          
 CLMS_10_221/RSCO                  td                    0.147      16.425 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      16.425         ntR2887          
 CLMS_10_225/RSCO                  td                    0.147      16.572 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      16.572         ntR2886          
 CLMS_10_229/RSCO                  td                    0.147      16.719 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_set_bin_tra[6]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      16.719         ntR2885          
 CLMS_10_233/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_set_bin_tra[4]/opit_0_inv/RS

 Data arrival time                                                  16.719         Logic Levels: 24 
                                                                                   Logic: 3.817ns(66.210%), Route: 1.948ns(33.790%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      13.564         _N41             
 USCM_84_117/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000      18.855 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5279)     1.531      20.386         ntclkbufg_1      
 CLMS_10_233/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_set_bin_tra[4]/opit_0_inv/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Recovery time                                           0.000      20.568                          

 Data required time                                                 20.568                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.568                          
 Data arrival time                                                  16.719                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.849                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_cal_error/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000       8.855 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5279)     1.531      10.386         ntclkbufg_1      
 CLMS_42_241/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_42_241/Q0                    tco                   0.222      10.608 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=802)      0.348      10.956         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMS_34_241/RSCO                  td                    0.105      11.061 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.061         ntR3212          
 CLMS_34_245/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_cal_error/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  11.061         Logic Levels: 1  
                                                                                   Logic: 0.327ns(48.444%), Route: 0.348ns(51.556%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000       9.369 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5279)     1.585      10.954         ntclkbufg_1      
 CLMS_34_245/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_cal_error/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.532      10.422                          
 clock uncertainty                                       0.200      10.622                          

 Removal time                                            0.000      10.622                          

 Data required time                                                 10.622                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.622                          
 Data arrival time                                                  11.061                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.439                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_pass/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000       8.855 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5279)     1.531      10.386         ntclkbufg_1      
 CLMS_42_241/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_42_241/Q0                    tco                   0.222      10.608 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=802)      0.348      10.956         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMS_34_241/RSCO                  td                    0.105      11.061 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.061         ntR3212          
 CLMS_34_245/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_pass/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  11.061         Logic Levels: 1  
                                                                                   Logic: 0.327ns(48.444%), Route: 0.348ns(51.556%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000       9.369 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5279)     1.585      10.954         ntclkbufg_1      
 CLMS_34_245/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_pass/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.532      10.422                          
 clock uncertainty                                       0.200      10.622                          

 Removal time                                            0.000      10.622                          

 Data required time                                                 10.622                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.622                          
 Data arrival time                                                  11.061                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.439                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[107]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000       8.855 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5279)     1.531      10.386         ntclkbufg_1      
 CLMS_42_241/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_42_241/Q0                    tco                   0.222      10.608 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=802)      0.348      10.956         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMS_34_241/RSCO                  td                    0.105      11.061 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.061         ntR3212          
 CLMS_34_245/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[107]/opit_0_inv/RS

 Data arrival time                                                  11.061         Logic Levels: 1  
                                                                                   Logic: 0.327ns(48.444%), Route: 0.348ns(51.556%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000       9.369 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5279)     1.585      10.954         ntclkbufg_1      
 CLMS_34_245/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[107]/opit_0_inv/CLK
 clock pessimism                                        -0.532      10.422                          
 clock uncertainty                                       0.200      10.622                          

 Removal time                                            0.000      10.622                          

 Data required time                                                 10.622                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.622                          
 Data arrival time                                                  11.061                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.439                          
====================================================================================================

====================================================================================================

Startpoint  : ycbcr/rgb_g_m0_sel_3/opit_0/CLK
Endpoint    : ycbcr/img_y0_sel_4/opit_0/RS
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.738
  Launch Clock Delay      :  5.084
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       3.376 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     1.708       5.084         ntclkbufg_0      
 CLMS_102_257/CLK                                                          r       ycbcr/rgb_g_m0_sel_3/opit_0/CLK

 CLMS_102_257/Q0                   tco                   0.289       5.373 r       ycbcr/rgb_g_m0_sel_3/opit_0/Q
                                   net (fanout=1)        0.253       5.626         ycbcr/_N97743    
 CLMS_102_257/Y2                   td                    0.341       5.967 f       ycbcr/rgb_g_m0_mux_3/gateop_perm/Z
                                   net (fanout=2)        0.595       6.562         ycbcr/rgb_g_m0 [4]
                                   td                    0.477       7.039 f       ycbcr/N85_2_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.039         ycbcr/_N11793    
 CLMA_110_244/Y3                   td                    0.501       7.540 r       ycbcr/N85_2_6/gateop_A2/Y1
                                   net (fanout=2)        0.549       8.089         ycbcr/nb0 [7]    
                                   td                    0.477       8.566 f       ycbcr/N85_1_8/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.566         ycbcr/_N11741    
 CLMS_114_253/COUT                 td                    0.058       8.624 r       ycbcr/N85_1_10/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.624         ycbcr/_N11743    
 CLMS_114_257/Y1                   td                    0.475       9.099 f       ycbcr/N85_1_12/gateop_A2/Y1
                                   net (fanout=2)        1.528      10.627         ycbcr/N85 [12]   
 CLMS_190_257/Y3                   td                    0.197      10.824 f       ycbcr/N702/gateop_perm/Z
                                   net (fanout=2)        0.511      11.335         ycbcr/N702       
 CLMS_198_261/RS                                                           f       ycbcr/img_y0_sel_4/opit_0/RS

 Data arrival time                                                  11.335         Logic Levels: 5  
                                                                                   Logic: 2.815ns(45.033%), Route: 3.436ns(54.967%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            14.814      14.814 r                        
 P20                                                     0.000      14.814 r       sys_clk (port)   
                                   net (fanout=1)        0.074      14.888         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      15.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      15.983 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      16.741         _N41             
 PLL_158_55/CLK_OUT0               td                    0.100      16.841 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      17.900         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000      17.900 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     1.652      19.552         ntclkbufg_0      
 CLMS_198_261/CLK                                                          r       ycbcr/img_y0_sel_4/opit_0/CLK
 clock pessimism                                         0.290      19.842                          
 clock uncertainty                                      -0.150      19.692                          

 Recovery time                                          -0.617      19.075                          

 Data required time                                                 19.075                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.075                          
 Data arrival time                                                  11.335                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.740                          
====================================================================================================

====================================================================================================

Startpoint  : ycbcr/rgb_g_m0_sel_3/opit_0/CLK
Endpoint    : ycbcr/img_y0_sel_7/opit_0/RS
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.738
  Launch Clock Delay      :  5.084
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       3.376 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     1.708       5.084         ntclkbufg_0      
 CLMS_102_257/CLK                                                          r       ycbcr/rgb_g_m0_sel_3/opit_0/CLK

 CLMS_102_257/Q0                   tco                   0.289       5.373 r       ycbcr/rgb_g_m0_sel_3/opit_0/Q
                                   net (fanout=1)        0.253       5.626         ycbcr/_N97743    
 CLMS_102_257/Y2                   td                    0.341       5.967 f       ycbcr/rgb_g_m0_mux_3/gateop_perm/Z
                                   net (fanout=2)        0.595       6.562         ycbcr/rgb_g_m0 [4]
                                   td                    0.477       7.039 f       ycbcr/N85_2_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.039         ycbcr/_N11793    
 CLMA_110_244/COUT                 td                    0.058       7.097 r       ycbcr/N85_2_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.097         ycbcr/_N11795    
                                   td                    0.058       7.155 r       ycbcr/N85_2_8/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.155         ycbcr/_N11797    
 CLMA_110_248/Y3                   td                    0.501       7.656 r       ycbcr/N85_2_10/gateop_A2/Y1
                                   net (fanout=2)        0.556       8.212         ycbcr/nb0 [11]   
                                   td                    0.477       8.689 f       ycbcr/N85_1_12/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.689         ycbcr/_N11745    
 CLMS_114_257/COUT                 td                    0.058       8.747 r       ycbcr/N85_1_14/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.747         ycbcr/_N11747    
 CLMS_114_261/Y0                   td                    0.267       9.014 f       ycbcr/N85_1_16/gateop/Y
                                   net (fanout=2)        1.023      10.037         ycbcr/N85 [15]   
 CLMS_166_277/Y3                   td                    0.465      10.502 f       ycbcr/N711/gateop_perm/Z
                                   net (fanout=2)        0.534      11.036         ycbcr/N711       
 CLMS_166_289/RS                                                           f       ycbcr/img_y0_sel_7/opit_0/RS

 Data arrival time                                                  11.036         Logic Levels: 6  
                                                                                   Logic: 2.991ns(50.252%), Route: 2.961ns(49.748%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            14.814      14.814 r                        
 P20                                                     0.000      14.814 r       sys_clk (port)   
                                   net (fanout=1)        0.074      14.888         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      15.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      15.983 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      16.741         _N41             
 PLL_158_55/CLK_OUT0               td                    0.100      16.841 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      17.900         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000      17.900 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     1.652      19.552         ntclkbufg_0      
 CLMS_166_289/CLK                                                          r       ycbcr/img_y0_sel_7/opit_0/CLK
 clock pessimism                                         0.290      19.842                          
 clock uncertainty                                      -0.150      19.692                          

 Recovery time                                          -0.617      19.075                          

 Data required time                                                 19.075                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.075                          
 Data arrival time                                                  11.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.039                          
====================================================================================================

====================================================================================================

Startpoint  : ycbcr/rgb_g_m0_sel_3/opit_0/CLK
Endpoint    : ycbcr/img_y0_sel_6/opit_0/RS
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.738
  Launch Clock Delay      :  5.084
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       3.376 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     1.708       5.084         ntclkbufg_0      
 CLMS_102_257/CLK                                                          r       ycbcr/rgb_g_m0_sel_3/opit_0/CLK

 CLMS_102_257/Q0                   tco                   0.289       5.373 r       ycbcr/rgb_g_m0_sel_3/opit_0/Q
                                   net (fanout=1)        0.253       5.626         ycbcr/_N97743    
 CLMS_102_257/Y2                   td                    0.341       5.967 f       ycbcr/rgb_g_m0_mux_3/gateop_perm/Z
                                   net (fanout=2)        0.595       6.562         ycbcr/rgb_g_m0 [4]
                                   td                    0.477       7.039 f       ycbcr/N85_2_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.039         ycbcr/_N11793    
 CLMA_110_244/COUT                 td                    0.058       7.097 r       ycbcr/N85_2_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.097         ycbcr/_N11795    
                                   td                    0.058       7.155 r       ycbcr/N85_2_8/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.155         ycbcr/_N11797    
 CLMA_110_248/Y3                   td                    0.501       7.656 r       ycbcr/N85_2_10/gateop_A2/Y1
                                   net (fanout=2)        0.556       8.212         ycbcr/nb0 [11]   
                                   td                    0.477       8.689 f       ycbcr/N85_1_12/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.689         ycbcr/_N11745    
 CLMS_114_257/Y3                   td                    0.501       9.190 r       ycbcr/N85_1_14/gateop_A2/Y1
                                   net (fanout=2)        1.342      10.532         ycbcr/N85 [14]   
 CLMA_182_264/Y1                   td                    0.212      10.744 r       ycbcr/N708/gateop_perm/Z
                                   net (fanout=2)        0.388      11.132         ycbcr/N708       
 CLMA_182_264/RS                                                           r       ycbcr/img_y0_sel_6/opit_0/RS

 Data arrival time                                                  11.132         Logic Levels: 5  
                                                                                   Logic: 2.914ns(48.181%), Route: 3.134ns(51.819%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            14.814      14.814 r                        
 P20                                                     0.000      14.814 r       sys_clk (port)   
                                   net (fanout=1)        0.074      14.888         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      15.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      15.983 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      16.741         _N41             
 PLL_158_55/CLK_OUT0               td                    0.100      16.841 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      17.900         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000      17.900 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     1.652      19.552         ntclkbufg_0      
 CLMA_182_264/CLK                                                          r       ycbcr/img_y0_sel_6/opit_0/CLK
 clock pessimism                                         0.290      19.842                          
 clock uncertainty                                      -0.150      19.692                          

 Recovery time                                          -0.519      19.173                          

 Data required time                                                 19.173                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.173                          
 Data arrival time                                                  11.132                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.041                          
====================================================================================================

====================================================================================================

Startpoint  : ycbcr/pre_frame_de_d_sel/opit_0/CLK
Endpoint    : lighter_and_color/de_out_sel/opit_0/RS
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.084
  Launch Clock Delay      :  4.738
  Clock Pessimism Removal :  -0.317

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N41             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       3.086 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     1.652       4.738         ntclkbufg_0      
 CLMA_198_288/CLK                                                          r       ycbcr/pre_frame_de_d_sel/opit_0/CLK

 CLMA_198_288/Q0                   tco                   0.226       4.964 r       ycbcr/pre_frame_de_d_sel/opit_0/Q
                                   net (fanout=2)        0.222       5.186         _N97386          
 CLMS_198_285/Y0                   td                    0.204       5.390 f       lighter_and_color/N90/gateop_perm/Z
                                   net (fanout=2)        0.175       5.565         lighter_and_color/N90
 CLMS_198_285/RS                                                           f       lighter_and_color/de_out_sel/opit_0/RS

 Data arrival time                                                   5.565         Logic Levels: 1  
                                                                                   Logic: 0.430ns(51.995%), Route: 0.397ns(48.005%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       3.376 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     1.708       5.084         ntclkbufg_0      
 CLMS_198_285/CLK                                                          r       lighter_and_color/de_out_sel/opit_0/CLK
 clock pessimism                                        -0.317       4.767                          
 clock uncertainty                                       0.000       4.767                          

 Removal time                                           -0.220       4.547                          

 Data required time                                                  4.547                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.547                          
 Data arrival time                                                   5.565                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.018                          
====================================================================================================

====================================================================================================

Startpoint  : ycbcr/img_y0_sel_2/opit_0/CLK
Endpoint    : ycbcr/img_y1_sel_2/opit_0/RS
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.084
  Launch Clock Delay      :  4.738
  Clock Pessimism Removal :  -0.310

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N41             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       3.086 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     1.652       4.738         ntclkbufg_0      
 CLMS_170_277/CLK                                                          r       ycbcr/img_y0_sel_2/opit_0/CLK

 CLMS_170_277/Q0                   tco                   0.226       4.964 r       ycbcr/img_y0_sel_2/opit_0/Q
                                   net (fanout=2)        0.221       5.185         ycbcr/_N97341    
 CLMS_170_273/Y2                   td                    0.206       5.391 f       ycbcr/N737/gateop_perm/Z
                                   net (fanout=2)        0.331       5.722         ycbcr/N737       
 CLMA_162_272/RS                                                           f       ycbcr/img_y1_sel_2/opit_0/RS

 Data arrival time                                                   5.722         Logic Levels: 1  
                                                                                   Logic: 0.432ns(43.902%), Route: 0.552ns(56.098%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       3.376 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     1.708       5.084         ntclkbufg_0      
 CLMA_162_272/CLK                                                          r       ycbcr/img_y1_sel_2/opit_0/CLK
 clock pessimism                                        -0.310       4.774                          
 clock uncertainty                                       0.000       4.774                          

 Removal time                                           -0.220       4.554                          

 Data required time                                                  4.554                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.554                          
 Data arrival time                                                   5.722                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.168                          
====================================================================================================

====================================================================================================

Startpoint  : video_rect_read_data_channel_5/vout_data_r[13]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ycbcr/rgb_r_m0_sel_9/opit_0/RS
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.084
  Launch Clock Delay      :  4.738
  Clock Pessimism Removal :  -0.310

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N41             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       3.086 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     1.652       4.738         ntclkbufg_0      
 CLMA_98_264/CLK                                                           r       video_rect_read_data_channel_5/vout_data_r[13]/opit_0_inv_L5Q_perm/CLK

 CLMA_98_264/Q1                    tco                   0.224       4.962 f       video_rect_read_data_channel_5/vout_data_r[13]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=23)       0.407       5.369         scale_data_final[13]
 CLMA_114_260/Y0                   td                    0.204       5.573 f       ycbcr/N218/gateop_perm/Z
                                   net (fanout=2)        0.174       5.747         ycbcr/N218       
 CLMA_114_260/RS                                                           f       ycbcr/rgb_r_m0_sel_9/opit_0/RS

 Data arrival time                                                   5.747         Logic Levels: 1  
                                                                                   Logic: 0.428ns(42.418%), Route: 0.581ns(57.582%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       3.376 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     1.708       5.084         ntclkbufg_0      
 CLMA_114_260/CLK                                                          r       ycbcr/rgb_r_m0_sel_9/opit_0/CLK
 clock pessimism                                        -0.310       4.774                          
 clock uncertainty                                       0.000       4.774                          

 Removal time                                           -0.220       4.554                          

 Data required time                                                  4.554                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.554                          
 Data arrival time                                                   5.747                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[12]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl_inst1/rstn_temp1/opit_0/RS
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.288

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.370 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=348)      1.585       4.955         ntclkbufg_5      
 CLMA_154_57/CLK                                                           r       rstn_1ms[12]/opit_0_inv_A2Q21/CLK

 CLMA_154_57/Q3                    tco                   0.288       5.243 r       rstn_1ms[12]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.546       5.789         rstn_1ms[12]     
 CLMA_154_56/Y0                    td                    0.478       6.267 r       N535_11/gateop_perm/Z
                                   net (fanout=1)        0.265       6.532         _N98126          
 CLMA_154_52/Y1                    td                    0.290       6.822 f       N535_15/gateop_perm/Z
                                   net (fanout=195)      3.184      10.006         nt_rstn_out3     
 CLMA_290_228/Y0                   td                    0.490      10.496 f       ms72xx_ctl_inst1/N0/gateop_perm/Z
                                   net (fanout=1)        0.536      11.032         ms72xx_ctl_inst1/N0
 CLMA_286_240/RS                                                           f       ms72xx_ctl_inst1/rstn_temp1/opit_0/RS

 Data arrival time                                                  11.032         Logic Levels: 3  
                                                                                   Logic: 1.546ns(25.440%), Route: 4.531ns(74.560%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     101.927         _N41             
 PLL_158_55/CLK_OUT1               td                    0.096     102.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059     103.082         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000     103.082 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=348)      1.531     104.613         ntclkbufg_5      
 CLMA_286_240/CLK                                                          r       ms72xx_ctl_inst1/rstn_temp1/opit_0/CLK
 clock pessimism                                         0.288     104.901                          
 clock uncertainty                                      -0.150     104.751                          

 Recovery time                                          -0.617     104.134                          

 Data required time                                                104.134                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.134                          
 Data arrival time                                                  11.032                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        93.102                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[12]/opit_0_inv_A2Q21/CLK
Endpoint    : ms7200_double_crtl_inst/rstn_temp1/opit_0_inv/RS
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.288

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.370 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=348)      1.585       4.955         ntclkbufg_5      
 CLMA_154_57/CLK                                                           r       rstn_1ms[12]/opit_0_inv_A2Q21/CLK

 CLMA_154_57/Q3                    tco                   0.288       5.243 r       rstn_1ms[12]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.546       5.789         rstn_1ms[12]     
 CLMA_154_56/Y0                    td                    0.478       6.267 r       N535_11/gateop_perm/Z
                                   net (fanout=1)        0.265       6.532         _N98126          
 CLMA_154_52/Y1                    td                    0.290       6.822 f       N535_15/gateop_perm/Z
                                   net (fanout=195)      3.332      10.154         nt_rstn_out3     
 CLMA_302_220/RS                                                           f       ms7200_double_crtl_inst/rstn_temp1/opit_0_inv/RS

 Data arrival time                                                  10.154         Logic Levels: 2  
                                                                                   Logic: 1.056ns(20.312%), Route: 4.143ns(79.688%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     101.927         _N41             
 PLL_158_55/CLK_OUT1               td                    0.096     102.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059     103.082         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000     103.082 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=348)      1.531     104.613         ntclkbufg_5      
 CLMA_302_220/CLK                                                          r       ms7200_double_crtl_inst/rstn_temp1/opit_0_inv/CLK
 clock pessimism                                         0.288     104.901                          
 clock uncertainty                                      -0.150     104.751                          

 Recovery time                                          -0.617     104.134                          

 Data required time                                                104.134                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.134                          
 Data arrival time                                                  10.154                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        93.980                          
====================================================================================================

====================================================================================================

Startpoint  : ms7200_double_crtl_inst/ms7200_ctl_2/init_over/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl_inst1/rstn_temp1/opit_0/RS
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N41             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.082 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=348)      1.531       4.613         ntclkbufg_5      
 CLMA_298_204/CLK                                                          r       ms7200_double_crtl_inst/ms7200_ctl_2/init_over/opit_0_inv_L5Q_perm/CLK

 CLMA_298_204/Q3                   tco                   0.221       4.834 f       ms7200_double_crtl_inst/ms7200_ctl_2/init_over/opit_0_inv_L5Q_perm/Q
                                   net (fanout=21)       0.549       5.383         init_over_2      
 CLMA_290_228/Y0                   td                    0.155       5.538 f       ms72xx_ctl_inst1/N0/gateop_perm/Z
                                   net (fanout=1)        0.450       5.988         ms72xx_ctl_inst1/N0
 CLMA_286_240/RS                                                           f       ms72xx_ctl_inst1/rstn_temp1/opit_0/RS

 Data arrival time                                                   5.988         Logic Levels: 1  
                                                                                   Logic: 0.376ns(27.345%), Route: 0.999ns(72.655%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.370 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=348)      1.585       4.955         ntclkbufg_5      
 CLMA_286_240/CLK                                                          r       ms72xx_ctl_inst1/rstn_temp1/opit_0/CLK
 clock pessimism                                        -0.306       4.649                          
 clock uncertainty                                       0.000       4.649                          

 Removal time                                           -0.220       4.429                          

 Data required time                                                  4.429                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.429                          
 Data arrival time                                                   5.988                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.559                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms7200_double_crtl_inst/rstn_temp1/opit_0_inv/RS
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.288

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N41             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.082 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=348)      1.531       4.613         ntclkbufg_5      
 CLMA_154_52/CLK                                                           r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_154_52/Q0                    tco                   0.222       4.835 f       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.189       5.024         rstn_1ms[0]      
 CLMA_154_52/Y1                    td                    0.330       5.354 r       N535_15/gateop_perm/Z
                                   net (fanout=195)      2.757       8.111         nt_rstn_out3     
 CLMA_302_220/RS                                                           r       ms7200_double_crtl_inst/rstn_temp1/opit_0_inv/RS

 Data arrival time                                                   8.111         Logic Levels: 1  
                                                                                   Logic: 0.552ns(15.780%), Route: 2.946ns(84.220%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.370 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=348)      1.585       4.955         ntclkbufg_5      
 CLMA_302_220/CLK                                                          r       ms7200_double_crtl_inst/rstn_temp1/opit_0_inv/CLK
 clock pessimism                                        -0.288       4.667                          
 clock uncertainty                                       0.000       4.667                          

 Removal time                                           -0.226       4.441                          

 Data required time                                                  4.441                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.441                          
 Data arrival time                                                   8.111                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.670                          
====================================================================================================

====================================================================================================

Startpoint  : scale_top_u/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/CLK
Endpoint    : scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT4               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.078       3.376         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1600)     1.585       4.961         ntclkbufg_2      
 CLMA_218_88/CLK                                                           r       scale_top_u/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/CLK

 CLMA_218_88/Q0                    tco                   0.289       5.250 r       scale_top_u/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/Q
                                   net (fanout=286)      0.652       5.902         scale_top_u/u_vin_scale_down_b/frame_flag
 CLMA_210_80/Y1                    td                    0.316       6.218 f       scale_top_u/u_vin_scale_down_b/u_scaler/N476_1/gateop_perm/Z
                                   net (fanout=296)      2.279       8.497         scale_top_u/u_vin_scale_down_b/N20
 CLMA_282_156/RS                                                           f       scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/RS

 Data arrival time                                                   8.497         Logic Levels: 1  
                                                                                   Logic: 0.605ns(17.110%), Route: 2.931ns(82.890%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         5.052       5.052 r                        
 P20                                                     0.000       5.052 r       sys_clk (port)   
                                   net (fanout=1)        0.074       5.126         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       6.173 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.173         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       6.221 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       6.979         _N41             
 PLL_158_55/CLK_OUT4               td                    0.100       7.079 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.059       8.138         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       8.138 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1600)     1.531       9.669         ntclkbufg_2      
 CLMA_282_156/CLK                                                          r       scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.290       9.959                          
 clock uncertainty                                      -0.150       9.809                          

 Recovery time                                          -0.617       9.192                          

 Data required time                                                  9.192                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.192                          
 Data arrival time                                                   8.497                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.695                          
====================================================================================================

====================================================================================================

Startpoint  : scale_top_u/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/CLK
Endpoint    : scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT4               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.078       3.376         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1600)     1.585       4.961         ntclkbufg_2      
 CLMA_218_88/CLK                                                           r       scale_top_u/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/CLK

 CLMA_218_88/Q0                    tco                   0.289       5.250 r       scale_top_u/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/Q
                                   net (fanout=286)      0.652       5.902         scale_top_u/u_vin_scale_down_b/frame_flag
 CLMA_210_80/Y1                    td                    0.316       6.218 f       scale_top_u/u_vin_scale_down_b/u_scaler/N476_1/gateop_perm/Z
                                   net (fanout=296)      2.279       8.497         scale_top_u/u_vin_scale_down_b/N20
 CLMA_282_156/RS                                                           f       scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/RS

 Data arrival time                                                   8.497         Logic Levels: 1  
                                                                                   Logic: 0.605ns(17.110%), Route: 2.931ns(82.890%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         5.052       5.052 r                        
 P20                                                     0.000       5.052 r       sys_clk (port)   
                                   net (fanout=1)        0.074       5.126         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       6.173 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.173         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       6.221 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       6.979         _N41             
 PLL_158_55/CLK_OUT4               td                    0.100       7.079 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.059       8.138         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       8.138 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1600)     1.531       9.669         ntclkbufg_2      
 CLMA_282_156/CLK                                                          r       scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.290       9.959                          
 clock uncertainty                                      -0.150       9.809                          

 Recovery time                                          -0.617       9.192                          

 Data required time                                                  9.192                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.192                          
 Data arrival time                                                   8.497                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.695                          
====================================================================================================

====================================================================================================

Startpoint  : scale_top_u/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/CLK
Endpoint    : scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q/RS
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT4               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.078       3.376         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1600)     1.585       4.961         ntclkbufg_2      
 CLMA_218_88/CLK                                                           r       scale_top_u/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/CLK

 CLMA_218_88/Q0                    tco                   0.289       5.250 r       scale_top_u/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/Q
                                   net (fanout=286)      0.652       5.902         scale_top_u/u_vin_scale_down_b/frame_flag
 CLMA_210_80/Y1                    td                    0.316       6.218 f       scale_top_u/u_vin_scale_down_b/u_scaler/N476_1/gateop_perm/Z
                                   net (fanout=296)      2.279       8.497         scale_top_u/u_vin_scale_down_b/N20
 CLMA_282_156/RS                                                           f       scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q/RS

 Data arrival time                                                   8.497         Logic Levels: 1  
                                                                                   Logic: 0.605ns(17.110%), Route: 2.931ns(82.890%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         5.052       5.052 r                        
 P20                                                     0.000       5.052 r       sys_clk (port)   
                                   net (fanout=1)        0.074       5.126         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       6.173 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.173         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       6.221 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       6.979         _N41             
 PLL_158_55/CLK_OUT4               td                    0.100       7.079 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.059       8.138         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       8.138 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1600)     1.531       9.669         ntclkbufg_2      
 CLMA_282_156/CLK                                                          r       scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q/CLK
 clock pessimism                                         0.290       9.959                          
 clock uncertainty                                      -0.150       9.809                          

 Recovery time                                          -0.617       9.192                          

 Data required time                                                  9.192                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.192                          
 Data arrival time                                                   8.497                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.695                          
====================================================================================================

====================================================================================================

Startpoint  : scale_top_u/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/CLK
Endpoint    : scale_top_u/u_vin_scale_down_g/u_lite_scale_data/U_ipml_fifo_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N41             
 PLL_158_55/CLK_OUT4               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.059       3.086         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1600)     1.531       4.617         ntclkbufg_2      
 CLMA_218_88/CLK                                                           r       scale_top_u/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/CLK

 CLMA_218_88/Q0                    tco                   0.222       4.839 f       scale_top_u/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/Q
                                   net (fanout=286)      0.513       5.352         scale_top_u/u_vin_scale_down_b/frame_flag
 CLMA_210_80/Y1                    td                    0.219       5.571 r       scale_top_u/u_vin_scale_down_b/u_scaler/N476_1/gateop_perm/Z
                                   net (fanout=296)      0.877       6.448         scale_top_u/u_vin_scale_down_b/N20
 DRM_234_108/RSTA[0]                                                       r       scale_top_u/u_vin_scale_down_g/u_lite_scale_data/U_ipml_fifo_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   6.448         Logic Levels: 1  
                                                                                   Logic: 0.441ns(24.085%), Route: 1.390ns(75.915%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT4               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.078       3.376         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1600)     1.585       4.961         ntclkbufg_2      
 DRM_234_108/CLKA[0]                                                       r       scale_top_u/u_vin_scale_down_g/u_lite_scale_data/U_ipml_fifo_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.308       4.653                          
 clock uncertainty                                       0.000       4.653                          

 Removal time                                           -0.073       4.580                          

 Data required time                                                  4.580                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.580                          
 Data arrival time                                                   6.448                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.868                          
====================================================================================================

====================================================================================================

Startpoint  : scale_top_u/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/CLK
Endpoint    : scale_top_u/u_vin_scale_down_g/u_lite_scale_data/U_ipml_fifo_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N41             
 PLL_158_55/CLK_OUT4               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.059       3.086         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1600)     1.531       4.617         ntclkbufg_2      
 CLMA_218_88/CLK                                                           r       scale_top_u/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/CLK

 CLMA_218_88/Q0                    tco                   0.222       4.839 f       scale_top_u/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/Q
                                   net (fanout=286)      0.513       5.352         scale_top_u/u_vin_scale_down_b/frame_flag
 CLMA_210_80/Y1                    td                    0.219       5.571 r       scale_top_u/u_vin_scale_down_b/u_scaler/N476_1/gateop_perm/Z
                                   net (fanout=296)      0.877       6.448         scale_top_u/u_vin_scale_down_b/N20
 DRM_234_108/RSTB[0]                                                       r       scale_top_u/u_vin_scale_down_g/u_lite_scale_data/U_ipml_fifo_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   6.448         Logic Levels: 1  
                                                                                   Logic: 0.441ns(24.085%), Route: 1.390ns(75.915%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT4               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.078       3.376         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1600)     1.585       4.961         ntclkbufg_2      
 DRM_234_108/CLKB[0]                                                       r       scale_top_u/u_vin_scale_down_g/u_lite_scale_data/U_ipml_fifo_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.308       4.653                          
 clock uncertainty                                       0.000       4.653                          

 Removal time                                           -0.077       4.576                          

 Data required time                                                  4.576                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.576                          
 Data arrival time                                                   6.448                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.872                          
====================================================================================================

====================================================================================================

Startpoint  : scale_top_u/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/CLK
Endpoint    : scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N41             
 PLL_158_55/CLK_OUT4               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.059       3.086         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1600)     1.531       4.617         ntclkbufg_2      
 CLMA_218_88/CLK                                                           r       scale_top_u/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/CLK

 CLMA_218_88/Q0                    tco                   0.222       4.839 f       scale_top_u/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/Q
                                   net (fanout=286)      0.513       5.352         scale_top_u/u_vin_scale_down_b/frame_flag
 CLMA_210_80/Y1                    td                    0.219       5.571 r       scale_top_u/u_vin_scale_down_b/u_scaler/N476_1/gateop_perm/Z
                                   net (fanout=296)      1.010       6.581         scale_top_u/u_vin_scale_down_b/N20
 DRM_178_24/RSTB[0]                                                        r       scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   6.581         Logic Levels: 1  
                                                                                   Logic: 0.441ns(22.454%), Route: 1.523ns(77.546%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT4               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        1.078       3.376         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1600)     1.585       4.961         ntclkbufg_2      
 DRM_178_24/CLKB[0]                                                        r       scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.308       4.653                          
 clock uncertainty                                       0.000       4.653                          

 Removal time                                           -0.077       4.576                          

 Data required time                                                  4.576                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.576                          
 Data arrival time                                                   6.581                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.005                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000       9.369 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5279)     1.585      10.954         ntclkbufg_1      
 CLMA_34_196/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK

 CLMA_34_196/Q3                    tco                   0.286      11.240 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=568)      0.921      12.161         u_DDR3_50H/u_ddrphy_top/calib_done
 CLMA_18_160/Y1                    td                    0.197      12.358 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/N48/gateop_perm/Z
                                   net (fanout=1)        2.282      14.640         nt_mem_rst_n     
 IOL_7_369/DO                      td                    0.139      14.779 f       mem_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000      14.779         mem_rst_n_obuf/ntO
 IOBS_LR_0_368/PAD                 td                    3.903      18.682 f       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.096      18.778         mem_rst_n        
 C1                                                                        f       mem_rst_n (port) 

 Data arrival time                                                  18.778         Logic Levels: 3  
                                                                                   Logic: 4.525ns(57.835%), Route: 3.299ns(42.165%)
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[12]/opit_0_inv_A2Q21/CLK
Endpoint    : rstn_out2 (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       3.370 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=348)      1.585       4.955         ntclkbufg_5      
 CLMA_154_57/CLK                                                           r       rstn_1ms[12]/opit_0_inv_A2Q21/CLK

 CLMA_154_57/Q3                    tco                   0.288       5.243 r       rstn_1ms[12]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.546       5.789         rstn_1ms[12]     
 CLMA_154_56/Y0                    td                    0.478       6.267 r       N535_11/gateop_perm/Z
                                   net (fanout=1)        0.265       6.532         _N98126          
 CLMA_154_52/Y1                    td                    0.290       6.822 f       N535_15/gateop_perm/Z
                                   net (fanout=195)      3.040       9.862         nt_rstn_out3     
 IOL_327_174/DO                    td                    0.139      10.001 f       rstn_out2_obuf/opit_1/O
                                   net (fanout=1)        0.000      10.001         rstn_out2_obuf/ntO
 IOBS_LR_328_173/PAD               td                    3.962      13.963 f       rstn_out2_obuf/opit_0/O
                                   net (fanout=1)        0.095      14.058         rstn_out2        
 P21                                                                       f       rstn_out2 (port) 

 Data arrival time                                                  14.058         Logic Levels: 4  
                                                                                   Logic: 5.157ns(56.652%), Route: 3.946ns(43.348%)
====================================================================================================

====================================================================================================

Startpoint  : vs_out/opit_0/CLK
Endpoint    : vs_out (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N41             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       3.376 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     1.585       4.961         ntclkbufg_0      
 CLMS_198_93/CLK                                                           r       vs_out/opit_0/CLK

 CLMS_198_93/Q1                    tco                   0.289       5.250 f       vs_out/opit_0/Q  
                                   net (fanout=1)        4.192       9.442         nt_vs_out        
 IOL_47_374/DO                     td                    0.139       9.581 f       vs_out_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.581         vs_out_obuf/ntO  
 IOBD_44_376/PAD                   td                    3.853      13.434 f       vs_out_obuf/opit_0/O
                                   net (fanout=1)        0.039      13.473         vs_out           
 F7                                                                        f       vs_out (port)    

 Data arrival time                                                  13.473         Logic Levels: 2  
                                                                                   Logic: 4.281ns(50.294%), Route: 4.231ns(49.706%)
====================================================================================================

====================================================================================================

Startpoint  : g_in3[6] (port)
Endpoint    : channel_3_data_input/data_in_g_d1[6]/opit_0_inv/D
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H20                                                     0.000       0.000 r       g_in3[6] (port)  
                                   net (fanout=1)        0.079       0.079         g_in3[6]         
 IOBS_LR_328_260/DIN               td                    1.047       1.126 r       g_in3_ibuf[6]/opit_0/O
                                   net (fanout=1)        0.000       1.126         g_in3_ibuf[6]/ntD
 IOL_327_261/RX_DATA_DD            td                    0.082       1.208 r       g_in3_ibuf[6]/opit_1/OUT
                                   net (fanout=4)        0.313       1.521         nt_g_in3[6]      
 CLMA_314_260/M2                                                           r       channel_3_data_input/data_in_g_d1[6]/opit_0_inv/D

 Data arrival time                                                   1.521         Logic Levels: 2  
                                                                                   Logic: 1.129ns(74.227%), Route: 0.392ns(25.773%)
====================================================================================================

====================================================================================================

Startpoint  : b_in3[7] (port)
Endpoint    : channel_3_data_input/data_in_b_d1[7]/opit_0_inv/D
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K19                                                     0.000       0.000 r       b_in3[7] (port)  
                                   net (fanout=1)        0.065       0.065         b_in3[7]         
 IOBS_LR_328_257/DIN               td                    1.047       1.112 r       b_in3_ibuf[7]/opit_0/O
                                   net (fanout=1)        0.000       1.112         b_in3_ibuf[7]/ntD
 IOL_327_258/RX_DATA_DD            td                    0.082       1.194 r       b_in3_ibuf[7]/opit_1/OUT
                                   net (fanout=4)        0.433       1.627         nt_b_in3[7]      
 CLMA_314_260/M1                                                           r       channel_3_data_input/data_in_b_d1[7]/opit_0_inv/D

 Data arrival time                                                   1.627         Logic Levels: 2  
                                                                                   Logic: 1.129ns(69.392%), Route: 0.498ns(30.608%)
====================================================================================================

====================================================================================================

Startpoint  : g_in3[0] (port)
Endpoint    : channel_3_data_input/data_add_g_temp1[1]/opit_0_inv_A2Q1/I11
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K18                                                     0.000       0.000 r       g_in3[0] (port)  
                                   net (fanout=1)        0.056       0.056         g_in3[0]         
 IOBS_LR_328_256/DIN               td                    1.047       1.103 r       g_in3_ibuf[0]/opit_0/O
                                   net (fanout=1)        0.000       1.103         g_in3_ibuf[0]/ntD
 IOL_327_257/RX_DATA_DD            td                    0.082       1.185 r       g_in3_ibuf[0]/opit_1/OUT
                                   net (fanout=2)        0.579       1.764         nt_g_in3[0]      
 CLMS_294_257/B1                                                           r       channel_3_data_input/data_add_g_temp1[1]/opit_0_inv_A2Q1/I11

 Data arrival time                                                   1.764         Logic Levels: 2  
                                                                                   Logic: 1.129ns(64.002%), Route: 0.635ns(35.998%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           High Pulse Width  CLMS_202_321/CLK        hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_pd_2/opit_0_inv_L5Q_perm/CLK
 9.380       10.000          0.620           Low Pulse Width   CLMS_202_321/CLK        hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_pd_2/opit_0_inv_L5Q_perm/CLK
 9.380       10.000          0.620           High Pulse Width  CLMS_102_301/CLK        hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/rise_cnt[0]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.100       5.000           1.900           High Pulse Width  CLMS_50_113/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           Low Pulse Width   CLMS_50_113/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           Low Pulse Width   CLMS_62_101/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_348/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_348/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_304/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_152/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_152/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_180/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_28/CLK_IO        u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_28/CLK_IO        u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_100/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.580       5.000           0.420           High Pulse Width  CLMA_150_192/CLK        u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.580       5.000           0.420           Low Pulse Width   CLMA_150_192/CLK        u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{pix_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 6.269       7.407           1.138           Low Pulse Width   APM_106_240/CLK         ycbcr/N47/gopapm/CLK
 6.269       7.407           1.138           High Pulse Width  APM_106_240/CLK         ycbcr/N47/gopapm/CLK
 6.509       7.407           0.898           Low Pulse Width   DRM_82_148/CLKB[1]      frame_read_write_channel_5/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
====================================================================================================

{cfg_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.102      50.000          0.898           Low Pulse Width   DRM_82_316/CLKA[0]      ms72xx_ctl_inst1/ms7200_ctl_inst/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.102      50.000          0.898           High Pulse Width  DRM_82_316/CLKA[0]      ms72xx_ctl_inst1/ms7200_ctl_inst/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.102      50.000          0.898           High Pulse Width  DRM_82_316/CLKB[0]      ms72xx_ctl_inst1/ms7200_ctl_inst/N1219_1_concat_3/iGopDrm/CLKB[0]
====================================================================================================

{clk_25M} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 19.102      20.000          0.898           Low Pulse Width   DRM_54_4/CLKB[1]        frame_read_write_channel_1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
 19.102      20.000          0.898           High Pulse Width  DRM_54_4/CLKB[1]        frame_read_write_channel_1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
 19.102      20.000          0.898           Low Pulse Width   DRM_26_24/CLKB[0]       frame_read_write_channel_1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/CLKB
====================================================================================================

{sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.388       2.526           1.138           Low Pulse Width   APM_206_52/CLK          scale_top_u/u_vin_scale_down_b/u_scaler/calu_h/N4/gopapm/CLK
 1.388       2.526           1.138           High Pulse Width  APM_206_52/CLK          scale_top_u/u_vin_scale_down_b/u_scaler/calu_h/N4/gopapm/CLK
 1.388       2.526           1.138           High Pulse Width  APM_206_40/CLK          scale_top_u/u_vin_scale_down_b/u_scaler/calu_h/N7/gopapm/CLK
====================================================================================================

{hdmi_ddr_ov5640_top|pixclk_in3} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.102     500.000         0.898           Low Pulse Width   DRM_306_252/CLKA[0]     channel_3_data_input/hdmi_linebuffer_u/U_ipml_sdpram_hdmi_linebuffer/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 499.102     500.000         0.898           High Pulse Width  DRM_306_252/CLKA[0]     channel_3_data_input/hdmi_linebuffer_u/U_ipml_sdpram_hdmi_linebuffer/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 499.102     500.000         0.898           Low Pulse Width   DRM_306_252/CLKB[0]     channel_3_data_input/hdmi_linebuffer_u/U_ipml_sdpram_hdmi_linebuffer/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

{hdmi_ddr_ov5640_top|pixclk_in2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.102     500.000         0.898           Low Pulse Width   DRM_278_232/CLKA[0]     channel_2_data_input/hdmi_linebuffer_u/U_ipml_sdpram_hdmi_linebuffer/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 499.102     500.000         0.898           High Pulse Width  DRM_278_232/CLKA[0]     channel_2_data_input/hdmi_linebuffer_u/U_ipml_sdpram_hdmi_linebuffer/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 499.102     500.000         0.898           High Pulse Width  DRM_278_232/CLKB[0]     channel_2_data_input/hdmi_linebuffer_u/U_ipml_sdpram_hdmi_linebuffer/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

{hdmi_ddr_ov5640_top|pixclk_in1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.102     500.000         0.898           High Pulse Width  DRM_278_212/CLKA[0]     channel_1_data_input/hdmi_linebuffer_u/U_ipml_sdpram_hdmi_linebuffer/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 499.102     500.000         0.898           Low Pulse Width   DRM_278_212/CLKA[0]     channel_1_data_input/hdmi_linebuffer_u/U_ipml_sdpram_hdmi_linebuffer/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 499.102     500.000         0.898           High Pulse Width  DRM_278_212/CLKB[0]     channel_1_data_input/hdmi_linebuffer_u/U_ipml_sdpram_hdmi_linebuffer/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

{sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.102      25.000          0.898           Low Pulse Width   DRM_54_4/CLKA[0]        ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 24.102      25.000          0.898           High Pulse Width  DRM_54_4/CLKA[0]        ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 24.380      25.000          0.620           Low Pulse Width   CLMS_70_85/CLK          ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.102      25.000          0.898           Low Pulse Width   DRM_306_24/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKB
 24.102      25.000          0.898           High Pulse Width  DRM_306_24/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKB
 24.380      25.000          0.620           Low Pulse Width   CLMS_298_49/CLK         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.380      50.000          0.620           High Pulse Width  CLMS_294_29/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.380      50.000          0.620           Low Pulse Width   CLMS_294_29/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.380      50.000          0.620           High Pulse Width  CLMS_294_29/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ/Cin
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMA_46_244/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/CLK

 CLMA_46_244/Q0                    tco                   0.221       3.588 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        1.613       5.201         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_6
 CLMA_150_192/Y3                   td                    0.358       5.559 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.323       6.882         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N137
 CLMS_42_249/Y0                    td                    0.380       7.262 f       _N14520_inv/gateop_perm/Z
                                   net (fanout=8)        0.391       7.653         _N14520          
 CLMS_38_245/COUT                  td                    0.391       8.044 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.044         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N11227
                                   td                    0.044       8.088 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.088         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N11229
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ/Cin

 Data arrival time                                                   8.088         Logic Levels: 3  
                                                                                   Logic: 1.394ns(29.528%), Route: 3.327ns(70.472%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      22.270         _N41             
 USCM_84_117/CLK_USCM              td                    0.000      22.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         u_DDR3_50H/pll_clkin
 CLMS_38_249/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Setup time                                             -0.128      23.170                          

 Data required time                                                 23.170                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.170                          
 Data arrival time                                                   8.088                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.082                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMA_46_244/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/CLK

 CLMA_46_244/Q0                    tco                   0.221       3.588 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        1.613       5.201         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_6
 CLMA_150_192/Y3                   td                    0.358       5.559 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.323       6.882         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N137
 CLMS_42_249/Y0                    td                    0.380       7.262 f       _N14520_inv/gateop_perm/Z
                                   net (fanout=8)        0.391       7.653         _N14520          
 CLMS_38_245/COUT                  td                    0.391       8.044 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.044         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N11227
 CLMS_38_249/CIN                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   8.044         Logic Levels: 3  
                                                                                   Logic: 1.350ns(28.865%), Route: 3.327ns(71.135%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      22.270         _N41             
 USCM_84_117/CLK_USCM              td                    0.000      22.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         u_DDR3_50H/pll_clkin
 CLMS_38_249/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Setup time                                             -0.132      23.166                          

 Data required time                                                 23.166                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.166                          
 Data arrival time                                                   8.044                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.122                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMA_46_244/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/CLK

 CLMA_46_244/Q0                    tco                   0.221       3.588 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        1.613       5.201         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_6
 CLMA_150_192/Y3                   td                    0.358       5.559 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.323       6.882         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N137
 CLMS_42_249/Y0                    td                    0.380       7.262 f       _N14520_inv/gateop_perm/Z
                                   net (fanout=8)        0.262       7.524         _N14520          
                                   td                    0.353       7.877 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.877         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N11225
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.877         Logic Levels: 2  
                                                                                   Logic: 1.312ns(29.091%), Route: 3.198ns(70.909%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      22.270         _N41             
 USCM_84_117/CLK_USCM              td                    0.000      22.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         u_DDR3_50H/pll_clkin
 CLMS_38_245/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Setup time                                             -0.128      23.170                          

 Data required time                                                 23.170                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.170                          
 Data arrival time                                                   7.877                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.293                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_top/key1_pulse/opit_0_inv_L5Q_perm/CLK
Endpoint    : key_ctl_top/working_mode[0]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.305  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.796
  Launch Clock Delay      :  2.256
  Clock Pessimism Removal :  -0.235

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=155)      1.381       2.256         nt_sys_clk       
 CLMA_182_292/CLK                                                          r       key_ctl_top/key1_pulse/opit_0_inv_L5Q_perm/CLK

 CLMA_182_292/Q3                   tco                   0.182       2.438 r       key_ctl_top/key1_pulse/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.324       2.762         key_ctl_top/key1_pulse
 CLMS_166_301/A4                                                           r       key_ctl_top/working_mode[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.762         Logic Levels: 0  
                                                                                   Logic: 0.182ns(35.968%), Route: 0.324ns(64.032%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=155)      1.765       2.796         nt_sys_clk       
 CLMS_166_301/CLK                                                          r       key_ctl_top/working_mode[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.235       2.561                          
 clock uncertainty                                       0.000       2.561                          

 Hold time                                              -0.039       2.522                          

 Data required time                                                  2.522                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.522                          
 Data arrival time                                                   2.762                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.240                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_top/key5_d0/opit_0_inv/CLK
Endpoint    : key_ctl_top/key5_d1/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.230  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.287
  Launch Clock Delay      :  2.773
  Clock Pessimism Removal :  -0.284

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=155)      1.898       2.773         nt_sys_clk       
 CLMA_110_268/CLK                                                          r       key_ctl_top/key5_d0/opit_0_inv/CLK

 CLMA_110_268/Q2                   tco                   0.183       2.956 r       key_ctl_top/key5_d0/opit_0_inv/Q
                                   net (fanout=1)        0.291       3.247         key_ctl_top/key5_d0
 CLMA_114_284/M0                                                           r       key_ctl_top/key5_d1/opit_0_inv/D

 Data arrival time                                                   3.247         Logic Levels: 0  
                                                                                   Logic: 0.183ns(38.608%), Route: 0.291ns(61.392%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=155)      2.256       3.287         nt_sys_clk       
 CLMA_114_284/CLK                                                          r       key_ctl_top/key5_d1/opit_0_inv/CLK
 clock pessimism                                        -0.284       3.003                          
 clock uncertainty                                       0.000       3.003                          

 Hold time                                              -0.011       2.992                          

 Data required time                                                  2.992                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.992                          
 Data arrival time                                                   3.247                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.255                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_top/change_en[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : key_ctl_top/change_en[1]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.007  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.901
  Launch Clock Delay      :  2.544
  Clock Pessimism Removal :  -0.350

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=155)      1.669       2.544         nt_sys_clk       
 CLMA_154_120/CLK                                                          r       key_ctl_top/change_en[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_154_120/Q0                   tco                   0.179       2.723 f       key_ctl_top/change_en[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       2.782         change_en[0]     
 CLMA_154_120/B4                                                           f       key_ctl_top/change_en[1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.782         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=155)      1.870       2.901         nt_sys_clk       
 CLMA_154_120/CLK                                                          r       key_ctl_top/change_en[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.350       2.551                          
 clock uncertainty                                       0.000       2.551                          

 Hold time                                              -0.029       2.522                          

 Data required time                                                  2.522                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.522                          
 Data arrival time                                                   2.782                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.260                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/I2
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.319

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000       5.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5279)     0.925       6.736         ntclkbufg_1      
 CLMA_30_120/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_120/Q1                    tco                   0.223       6.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.809       7.768         u_DDR3_50H/u_ddrphy_top/mr0_ddr3 [2]
 CLMS_14_173/Y0                    td                    0.150       7.918 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.257       8.175         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.368       8.543 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.543         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMA_18_172/Y2                    td                    0.202       8.745 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y0
                                   net (fanout=1)        0.353       9.098         u_DDR3_50H/u_ddrphy_top/ddrphy_info/nb0 [2]
 CLMS_14_181/Y3                    td                    0.151       9.249 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_1[2]/gateop_perm/Z
                                   net (fanout=4)        0.257       9.506         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al [2]
 CLMA_18_180/COUT                  td                    0.387       9.893 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.893         u_DDR3_50H/u_ddrphy_top/ddrphy_info/_N11259
 CLMA_18_184/Y0                    td                    0.206      10.099 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.365      10.464         u_DDR3_50H/u_ddrphy_top/mc_rl [4]
 CLMS_14_197/Y1                    td                    0.359      10.823 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_198_5/gateop_perm/Z
                                   net (fanout=56)       0.913      11.736         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N24116
 CLMA_38_248/Y3                    td                    0.151      11.887 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_160[9]/gateop_perm/Z
                                   net (fanout=1)        0.453      12.340         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N24195
 CLMS_22_229/B2                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/I2

 Data arrival time                                                  12.340         Logic Levels: 7  
                                                                                   Logic: 2.197ns(39.204%), Route: 3.407ns(60.796%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      12.270         _N41             
 USCM_84_117/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000      15.492 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5279)     0.895      16.387         ntclkbufg_1      
 CLMS_22_229/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.319      16.706                          
 clock uncertainty                                      -0.350      16.356                          

 Setup time                                             -0.286      16.070                          

 Data required time                                                 16.070                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.070                          
 Data arrival time                                                  12.340                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.730                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/I2
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.319

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000       5.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5279)     0.925       6.736         ntclkbufg_1      
 CLMA_30_120/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_120/Q1                    tco                   0.223       6.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.809       7.768         u_DDR3_50H/u_ddrphy_top/mr0_ddr3 [2]
 CLMS_14_173/Y0                    td                    0.150       7.918 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.257       8.175         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.368       8.543 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.543         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMA_18_172/Y2                    td                    0.202       8.745 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y0
                                   net (fanout=1)        0.353       9.098         u_DDR3_50H/u_ddrphy_top/ddrphy_info/nb0 [2]
 CLMS_14_181/Y3                    td                    0.151       9.249 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_1[2]/gateop_perm/Z
                                   net (fanout=4)        0.257       9.506         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al [2]
 CLMA_18_180/COUT                  td                    0.387       9.893 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.893         u_DDR3_50H/u_ddrphy_top/ddrphy_info/_N11259
 CLMA_18_184/Y0                    td                    0.206      10.099 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.365      10.464         u_DDR3_50H/u_ddrphy_top/mc_rl [4]
 CLMS_14_197/Y1                    td                    0.359      10.823 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_198_5/gateop_perm/Z
                                   net (fanout=56)       0.724      11.547         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N24116
 CLMA_30_236/Y2                    td                    0.227      11.774 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_160[12]/gateop_perm/Z
                                   net (fanout=1)        0.455      12.229         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N24198
 CLMA_38_248/C2                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/I2

 Data arrival time                                                  12.229         Logic Levels: 7  
                                                                                   Logic: 2.273ns(41.380%), Route: 3.220ns(58.620%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      12.270         _N41             
 USCM_84_117/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000      15.492 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5279)     0.895      16.387         ntclkbufg_1      
 CLMA_38_248/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.319      16.706                          
 clock uncertainty                                      -0.350      16.356                          

 Setup time                                             -0.305      16.051                          

 Data required time                                                 16.051                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.051                          
 Data arrival time                                                  12.229                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.822                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/I2
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.319

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000       5.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5279)     0.925       6.736         ntclkbufg_1      
 CLMA_30_120/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_120/Q1                    tco                   0.223       6.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.809       7.768         u_DDR3_50H/u_ddrphy_top/mr0_ddr3 [2]
 CLMS_14_173/Y0                    td                    0.150       7.918 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.257       8.175         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.368       8.543 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.543         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMA_18_172/Y2                    td                    0.202       8.745 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y0
                                   net (fanout=1)        0.353       9.098         u_DDR3_50H/u_ddrphy_top/ddrphy_info/nb0 [2]
 CLMS_14_181/Y3                    td                    0.151       9.249 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_1[2]/gateop_perm/Z
                                   net (fanout=4)        0.257       9.506         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al [2]
 CLMA_18_180/COUT                  td                    0.387       9.893 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.893         u_DDR3_50H/u_ddrphy_top/ddrphy_info/_N11259
 CLMA_18_184/Y0                    td                    0.206      10.099 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.365      10.464         u_DDR3_50H/u_ddrphy_top/mc_rl [4]
 CLMS_14_197/Y1                    td                    0.359      10.823 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_198_5/gateop_perm/Z
                                   net (fanout=56)       0.898      11.721         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N24116
 CLMA_42_232/Y3                    td                    0.151      11.872 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_160[4]/gateop_perm/Z
                                   net (fanout=1)        0.254      12.126         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N24190
 CLMS_42_229/C2                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/I2

 Data arrival time                                                  12.126         Logic Levels: 7  
                                                                                   Logic: 2.197ns(40.761%), Route: 3.193ns(59.239%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      12.270         _N41             
 USCM_84_117/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000      15.492 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5279)     0.895      16.387         ntclkbufg_1      
 CLMS_42_229/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.319      16.706                          
 clock uncertainty                                      -0.350      16.356                          

 Setup time                                             -0.305      16.051                          

 Data required time                                                 16.051                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.051                          
 Data arrival time                                                  12.126                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.925                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_channel_3/frame_fifo_read_m0/read_cnt[13]/opit_0_inv_A2Q21/CLK
Endpoint    : frame_read_write_channel_3/frame_fifo_read_m0/read_cnt[13]/opit_0_inv_A2Q21/I01
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.349

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000       5.492 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5279)     0.895       6.387         ntclkbufg_1      
 CLMS_70_125/CLK                                                           r       frame_read_write_channel_3/frame_fifo_read_m0/read_cnt[13]/opit_0_inv_A2Q21/CLK

 CLMS_70_125/Q0                    tco                   0.182       6.569 r       frame_read_write_channel_3/frame_fifo_read_m0/read_cnt[13]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.064       6.633         frame_read_write_channel_3/frame_fifo_read_m0/read_cnt [12]
 CLMS_70_125/A1                                                            r       frame_read_write_channel_3/frame_fifo_read_m0/read_cnt[13]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   6.633         Logic Levels: 0  
                                                                                   Logic: 0.182ns(73.984%), Route: 0.064ns(26.016%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000       5.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5279)     0.925       6.736         ntclkbufg_1      
 CLMS_70_125/CLK                                                           r       frame_read_write_channel_3/frame_fifo_read_m0/read_cnt[13]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.349       6.387                          
 clock uncertainty                                       0.200       6.587                          

 Hold time                                              -0.093       6.494                          

 Data required time                                                  6.494                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.494                          
 Data arrival time                                                   6.633                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.139                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_channel_6/frame_fifo_read_m0/state_3/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_channel_6/frame_fifo_read_m0/state_4/opit_0_inv_L5Q_perm/L4
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000       5.492 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5279)     0.895       6.387         ntclkbufg_1      
 CLMA_90_144/CLK                                                           r       frame_read_write_channel_6/frame_fifo_read_m0/state_3/opit_0_inv_L5Q_perm/CLK

 CLMA_90_144/Q3                    tco                   0.178       6.565 f       frame_read_write_channel_6/frame_fifo_read_m0/state_3/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.264       6.829         frame_read_write_channel_6/frame_fifo_read_m0/state_3
 CLMS_78_145/B4                                                            f       frame_read_write_channel_6/frame_fifo_read_m0/state_4/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.829         Logic Levels: 0  
                                                                                   Logic: 0.178ns(40.271%), Route: 0.264ns(59.729%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000       5.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5279)     0.925       6.736         ntclkbufg_1      
 CLMS_78_145/CLK                                                           r       frame_read_write_channel_6/frame_fifo_read_m0/state_4/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Hold time                                              -0.029       6.577                          

 Data required time                                                  6.577                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.577                          
 Data arrival time                                                   6.829                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : mem_write_arbi/wr_burst_addr[13]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/reg_wr_adrs[18]/opit_0_inv/D
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000       5.492 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5279)     0.895       6.387         ntclkbufg_1      
 CLMS_114_149/CLK                                                          r       mem_write_arbi/wr_burst_addr[13]/opit_0_inv_L5Q_perm/CLK

 CLMS_114_149/Q0                   tco                   0.182       6.569 r       mem_write_arbi/wr_burst_addr[13]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.278       6.847         wr_burst_addr[13]
 CLMS_118_137/M0                                                           r       u_aq_axi_master/reg_wr_adrs[18]/opit_0_inv/D

 Data arrival time                                                   6.847         Logic Levels: 0  
                                                                                   Logic: 0.182ns(39.565%), Route: 0.278ns(60.435%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000       5.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5279)     0.925       6.736         ntclkbufg_1      
 CLMS_118_137/CLK                                                          r       u_aq_axi_master/reg_wr_adrs[18]/opit_0_inv/CLK
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Hold time                                              -0.011       6.595                          

 Data required time                                                  6.595                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.595                          
 Data arrival time                                                   6.847                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       4.770         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.752         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       4.770         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.752         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       4.770         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.752         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.246         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.246         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.246         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       4.770         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.752         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       4.770         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.752         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       4.770         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.752         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.246         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.246         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.246         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : osd_display/timing_gen_xy_m1/y_cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : osd_display/v_data[12]/opit_0_MUX4TO1Q/I3
Path Group  : pix_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.996
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       2.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     0.925       3.093         ntclkbufg_0      
 CLMA_210_216/CLK                                                          r       osd_display/timing_gen_xy_m1/y_cnt[5]/opit_0_inv_A2Q21/CLK

 CLMA_210_216/Q0                   tco                   0.221       3.314 f       osd_display/timing_gen_xy_m1/y_cnt[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=1025)     1.697       5.011         osd_display/pos_y [4]
 CLMA_154_305/L7OUT                td                    0.204       5.215 f       osd_display/N72_16[0]_muxf7/Fother
                                   net (fanout=1)        0.000       5.215         L7OUT0           
 CLMA_154_304/Y3                   td                    0.123       5.338 f       osd_display/N72_32[0]_muxf8/F
                                   net (fanout=1)        1.493       6.831         osd_display/N72 [0]
 CLMA_242_212/Y1                   td                    0.327       7.158 f       osd_display/N75_16_muxf7/F
                                   net (fanout=1)        0.759       7.917         osd_display/_N20729
 CLMA_210_237/Y1                   td                    0.224       8.141 f       osd_display/N75_64/gateop/F
                                   net (fanout=16)       1.093       9.234         osd_display/_N20777
 CLMA_194_324/A0                                                           f       osd_display/v_data[12]/opit_0_MUX4TO1Q/I3

 Data arrival time                                                   9.234         Logic Levels: 4  
                                                                                   Logic: 1.099ns(17.896%), Route: 5.042ns(82.104%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            14.814      14.814 r                        
 P20                                                     0.000      14.814 r       sys_clk (port)   
                                   net (fanout=1)        0.074      14.888         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      15.623 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.623         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      15.661 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      16.124         _N41             
 PLL_158_55/CLK_OUT0               td                    0.078      16.202 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      16.805         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000      16.805 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     1.005      17.810         ntclkbufg_0      
 CLMA_194_324/CLK                                                          r       osd_display/v_data[12]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.177      17.987                          
 clock uncertainty                                      -0.150      17.837                          

 Setup time                                             -0.154      17.683                          

 Data required time                                                 17.683                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.683                          
 Data arrival time                                                   9.234                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.449                          
====================================================================================================

====================================================================================================

Startpoint  : osd_display/timing_gen_xy_m1/y_cnt[3]/opit_0_inv_A2Q21/CLK
Endpoint    : osd_display/v_data[12]/opit_0_MUX4TO1Q/I0
Path Group  : pix_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.996
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       2.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     0.925       3.093         ntclkbufg_0      
 CLMA_210_212/CLK                                                          r       osd_display/timing_gen_xy_m1/y_cnt[3]/opit_0_inv_A2Q21/CLK

 CLMA_210_212/Q3                   tco                   0.220       3.313 f       osd_display/timing_gen_xy_m1/y_cnt[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=1025)     1.577       4.890         osd_display/pos_y [3]
 CLMS_162_317/L7OUT                td                    0.297       5.187 f       osd_display/N72_16[75]_muxf7/Fother
                                   net (fanout=1)        0.000       5.187         L7OUT75          
 CLMA_162_316/Y3                   td                    0.123       5.310 f       osd_display/N72_32[75]_muxf8/F
                                   net (fanout=1)        1.577       6.887         osd_display/N72 [75]
 CLMS_242_225/Y1                   td                    0.488       7.375 f       osd_display/N75_110_muxf7/F
                                   net (fanout=1)        0.614       7.989         osd_display/_N20823
 CLMA_210_237/Y0                   td                    0.233       8.222 f       osd_display/N75_127/gateop/F
                                   net (fanout=16)       1.014       9.236         osd_display/_N20840
 CLMA_194_324/AD                                                           f       osd_display/v_data[12]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                   9.236         Logic Levels: 4  
                                                                                   Logic: 1.361ns(22.155%), Route: 4.782ns(77.845%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            14.814      14.814 r                        
 P20                                                     0.000      14.814 r       sys_clk (port)   
                                   net (fanout=1)        0.074      14.888         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      15.623 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.623         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      15.661 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      16.124         _N41             
 PLL_158_55/CLK_OUT0               td                    0.078      16.202 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      16.805         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000      16.805 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     1.005      17.810         ntclkbufg_0      
 CLMA_194_324/CLK                                                          r       osd_display/v_data[12]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.177      17.987                          
 clock uncertainty                                      -0.150      17.837                          

 Setup time                                             -0.151      17.686                          

 Data required time                                                 17.686                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.686                          
 Data arrival time                                                   9.236                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.450                          
====================================================================================================

====================================================================================================

Startpoint  : osd_display/timing_gen_xy_m1/y_cnt[3]/opit_0_inv_A2Q21/CLK
Endpoint    : osd_display/v_data[13]/opit_0_MUX4TO1Q/I0
Path Group  : pix_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.996
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       2.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     0.925       3.093         ntclkbufg_0      
 CLMA_210_212/CLK                                                          r       osd_display/timing_gen_xy_m1/y_cnt[3]/opit_0_inv_A2Q21/CLK

 CLMA_210_212/Q3                   tco                   0.220       3.313 f       osd_display/timing_gen_xy_m1/y_cnt[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=1025)     1.577       4.890         osd_display/pos_y [3]
 CLMS_162_317/L7OUT                td                    0.297       5.187 f       osd_display/N72_16[75]_muxf7/Fother
                                   net (fanout=1)        0.000       5.187         L7OUT75          
 CLMA_162_316/Y3                   td                    0.123       5.310 f       osd_display/N72_32[75]_muxf8/F
                                   net (fanout=1)        1.577       6.887         osd_display/N72 [75]
 CLMS_242_225/Y1                   td                    0.488       7.375 f       osd_display/N75_110_muxf7/F
                                   net (fanout=1)        0.614       7.989         osd_display/_N20823
 CLMA_210_237/Y0                   td                    0.233       8.222 f       osd_display/N75_127/gateop/F
                                   net (fanout=16)       1.003       9.225         osd_display/_N20840
 CLMA_194_324/DD                                                           f       osd_display/v_data[13]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                   9.225         Logic Levels: 4  
                                                                                   Logic: 1.361ns(22.195%), Route: 4.771ns(77.805%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            14.814      14.814 r                        
 P20                                                     0.000      14.814 r       sys_clk (port)   
                                   net (fanout=1)        0.074      14.888         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      15.623 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.623         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      15.661 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      16.124         _N41             
 PLL_158_55/CLK_OUT0               td                    0.078      16.202 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      16.805         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000      16.805 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     1.005      17.810         ntclkbufg_0      
 CLMA_194_324/CLK                                                          r       osd_display/v_data[13]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.177      17.987                          
 clock uncertainty                                      -0.150      17.837                          

 Setup time                                             -0.123      17.714                          

 Data required time                                                 17.714                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.714                          
 Data arrival time                                                   9.225                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.489                          
====================================================================================================

====================================================================================================

Startpoint  : read_asyn_fifo_inst/char0[21]/opit_0/CLK
Endpoint    : osd_display/char[0][21]/opit_0/D
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N41             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       1.991 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     0.895       2.886         ntclkbufg_0      
 CLMA_158_160/CLK                                                          r       read_asyn_fifo_inst/char0[21]/opit_0/CLK

 CLMA_158_160/Q0                   tco                   0.179       3.065 f       read_asyn_fifo_inst/char0[21]/opit_0/Q
                                   net (fanout=1)        0.130       3.195         char0[21]        
 CLMS_158_161/CD                                                           f       osd_display/char[0][21]/opit_0/D

 Data arrival time                                                   3.195         Logic Levels: 0  
                                                                                   Logic: 0.179ns(57.929%), Route: 0.130ns(42.071%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       2.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     0.925       3.093         ntclkbufg_0      
 CLMS_158_161/CLK                                                          r       osd_display/char[0][21]/opit_0/CLK
 clock pessimism                                        -0.192       2.901                          
 clock uncertainty                                       0.000       2.901                          

 Hold time                                               0.040       2.941                          

 Data required time                                                  2.941                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.941                          
 Data arrival time                                                   3.195                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.254                          
====================================================================================================

====================================================================================================

Startpoint  : read_asyn_fifo_inst/char0[50]/opit_0/CLK
Endpoint    : osd_display/char[0][50]/opit_0/D
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N41             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       1.991 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     0.895       2.886         ntclkbufg_0      
 CLMA_294_212/CLK                                                          r       read_asyn_fifo_inst/char0[50]/opit_0/CLK

 CLMA_294_212/Q0                   tco                   0.179       3.065 f       read_asyn_fifo_inst/char0[50]/opit_0/Q
                                   net (fanout=1)        0.130       3.195         char0[50]        
 CLMS_294_213/AD                                                           f       osd_display/char[0][50]/opit_0/D

 Data arrival time                                                   3.195         Logic Levels: 0  
                                                                                   Logic: 0.179ns(57.929%), Route: 0.130ns(42.071%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       2.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     0.925       3.093         ntclkbufg_0      
 CLMS_294_213/CLK                                                          r       osd_display/char[0][50]/opit_0/CLK
 clock pessimism                                        -0.192       2.901                          
 clock uncertainty                                       0.000       2.901                          

 Hold time                                               0.040       2.941                          

 Data required time                                                  2.941                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.941                          
 Data arrival time                                                   3.195                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.254                          
====================================================================================================

====================================================================================================

Startpoint  : read_asyn_fifo_inst/char1[1]/opit_0/CLK
Endpoint    : osd_display/char[1][1]/opit_0/D
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  2.996
  Clock Pessimism Removal :  -0.194

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N41             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       1.991 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     1.005       2.996         ntclkbufg_0      
 CLMA_298_260/CLK                                                          r       read_asyn_fifo_inst/char1[1]/opit_0/CLK

 CLMA_298_260/Q0                   tco                   0.179       3.175 f       read_asyn_fifo_inst/char1[1]/opit_0/Q
                                   net (fanout=1)        0.130       3.305         char1[1]         
 CLMS_298_261/AD                                                           f       osd_display/char[1][1]/opit_0/D

 Data arrival time                                                   3.305         Logic Levels: 0  
                                                                                   Logic: 0.179ns(57.929%), Route: 0.130ns(42.071%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       2.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     1.037       3.205         ntclkbufg_0      
 CLMS_298_261/CLK                                                          r       osd_display/char[1][1]/opit_0/CLK
 clock pessimism                                        -0.194       3.011                          
 clock uncertainty                                       0.000       3.011                          

 Hold time                                               0.040       3.051                          

 Data required time                                                  3.051                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.051                          
 Data arrival time                                                   3.305                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.254                          
====================================================================================================

====================================================================================================

Startpoint  : ms7200_double_crtl_inst/ms7200_ctl_2/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms7200_double_crtl_inst/ms7200_ctl_2/freq_rec_2d[16]/opit_0/CE
Path Group  : cfg_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       2.164 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=348)      0.925       3.089         ntclkbufg_5      
 CLMS_294_197/CLK                                                          r       ms7200_double_crtl_inst/ms7200_ctl_2/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK

 CLMS_294_197/Q0                   tco                   0.221       3.310 f       ms7200_double_crtl_inst/ms7200_ctl_2/dri_cnt[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.154       3.464         ms7200_double_crtl_inst/ms7200_ctl_2/dri_cnt [7]
 CLMS_294_197/Y3                   td                    0.222       3.686 f       ms7200_double_crtl_inst/ms7200_ctl_2/N1914_3/gateop_perm/Z
                                   net (fanout=1)        0.254       3.940         ms7200_double_crtl_inst/ms7200_ctl_2/_N89281
 CLMA_294_200/Y1                   td                    0.162       4.102 r       ms7200_double_crtl_inst/ms7200_ctl_2/N63_5/gateop_perm/Z
                                   net (fanout=6)        0.164       4.266         ms7200_double_crtl_inst/ms7200_ctl_2/_N89285
 CLMS_294_205/Y1                   td                    0.162       4.428 r       ms7200_double_crtl_inst/ms7200_ctl_2/N1341_1/gateop_perm/Z
                                   net (fanout=14)       0.152       4.580         ms7200_double_crtl_inst/ms7200_ctl_2/N261
 CLMA_294_204/Y0                   td                    0.226       4.806 f       ms7200_double_crtl_inst/ms7200_ctl_2/N1359/gateop_perm/Z
                                   net (fanout=2)        0.267       5.073         ms7200_double_crtl_inst/ms7200_ctl_2/N1359
 CLMA_302_209/Y3                   td                    0.162       5.235 r       ms7200_double_crtl_inst/ms7200_ctl_2/N40_5/gateop_perm/Z
                                   net (fanout=4)        0.271       5.506         ms7200_double_crtl_inst/ms7200_ctl_2/N2093 [4]
 CLMA_302_197/Y0                   td                    0.150       5.656 f       ms7200_double_crtl_inst/ms7200_ctl_2/state_1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.352       6.008         ms7200_double_crtl_inst/ms7200_ctl_2/state_n [1]
 CLMA_302_205/Y2                   td                    0.150       6.158 f       ms7200_double_crtl_inst/ms7200_ctl_2/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.353       6.511         ms7200_double_crtl_inst/ms7200_ctl_2/N8
 CLMA_302_205/CE                                                           f       ms7200_double_crtl_inst/ms7200_ctl_2/freq_rec_2d[16]/opit_0/CE

 Data arrival time                                                   6.511         Logic Levels: 7  
                                                                                   Logic: 1.455ns(42.519%), Route: 1.967ns(57.481%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     101.310         _N41             
 PLL_158_55/CLK_OUT1               td                    0.074     101.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603     101.987         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000     101.987 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=348)      0.895     102.882         ntclkbufg_5      
 CLMA_302_205/CLK                                                          r       ms7200_double_crtl_inst/ms7200_ctl_2/freq_rec_2d[16]/opit_0/CLK
 clock pessimism                                         0.188     103.070                          
 clock uncertainty                                      -0.150     102.920                          

 Setup time                                             -0.476     102.444                          

 Data required time                                                102.444                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.444                          
 Data arrival time                                                   6.511                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.933                          
====================================================================================================

====================================================================================================

Startpoint  : ms7200_double_crtl_inst/ms7200_ctl_2/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms7200_double_crtl_inst/ms7200_ctl_2/freq_rec_2d[17]/opit_0/CE
Path Group  : cfg_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       2.164 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=348)      0.925       3.089         ntclkbufg_5      
 CLMS_294_197/CLK                                                          r       ms7200_double_crtl_inst/ms7200_ctl_2/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK

 CLMS_294_197/Q0                   tco                   0.221       3.310 f       ms7200_double_crtl_inst/ms7200_ctl_2/dri_cnt[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.154       3.464         ms7200_double_crtl_inst/ms7200_ctl_2/dri_cnt [7]
 CLMS_294_197/Y3                   td                    0.222       3.686 f       ms7200_double_crtl_inst/ms7200_ctl_2/N1914_3/gateop_perm/Z
                                   net (fanout=1)        0.254       3.940         ms7200_double_crtl_inst/ms7200_ctl_2/_N89281
 CLMA_294_200/Y1                   td                    0.162       4.102 r       ms7200_double_crtl_inst/ms7200_ctl_2/N63_5/gateop_perm/Z
                                   net (fanout=6)        0.164       4.266         ms7200_double_crtl_inst/ms7200_ctl_2/_N89285
 CLMS_294_205/Y1                   td                    0.162       4.428 r       ms7200_double_crtl_inst/ms7200_ctl_2/N1341_1/gateop_perm/Z
                                   net (fanout=14)       0.152       4.580         ms7200_double_crtl_inst/ms7200_ctl_2/N261
 CLMA_294_204/Y0                   td                    0.226       4.806 f       ms7200_double_crtl_inst/ms7200_ctl_2/N1359/gateop_perm/Z
                                   net (fanout=2)        0.267       5.073         ms7200_double_crtl_inst/ms7200_ctl_2/N1359
 CLMA_302_209/Y3                   td                    0.162       5.235 r       ms7200_double_crtl_inst/ms7200_ctl_2/N40_5/gateop_perm/Z
                                   net (fanout=4)        0.271       5.506         ms7200_double_crtl_inst/ms7200_ctl_2/N2093 [4]
 CLMA_302_197/Y0                   td                    0.150       5.656 f       ms7200_double_crtl_inst/ms7200_ctl_2/state_1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.352       6.008         ms7200_double_crtl_inst/ms7200_ctl_2/state_n [1]
 CLMA_302_205/Y2                   td                    0.150       6.158 f       ms7200_double_crtl_inst/ms7200_ctl_2/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.353       6.511         ms7200_double_crtl_inst/ms7200_ctl_2/N8
 CLMA_302_205/CE                                                           f       ms7200_double_crtl_inst/ms7200_ctl_2/freq_rec_2d[17]/opit_0/CE

 Data arrival time                                                   6.511         Logic Levels: 7  
                                                                                   Logic: 1.455ns(42.519%), Route: 1.967ns(57.481%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     101.310         _N41             
 PLL_158_55/CLK_OUT1               td                    0.074     101.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603     101.987         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000     101.987 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=348)      0.895     102.882         ntclkbufg_5      
 CLMA_302_205/CLK                                                          r       ms7200_double_crtl_inst/ms7200_ctl_2/freq_rec_2d[17]/opit_0/CLK
 clock pessimism                                         0.188     103.070                          
 clock uncertainty                                      -0.150     102.920                          

 Setup time                                             -0.476     102.444                          

 Data required time                                                102.444                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.444                          
 Data arrival time                                                   6.511                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.933                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl_inst1/ms7200_ctl_inst/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl_inst1/ms7200_ctl_inst/addr[8]/opit_0_inv_L5Q_perm/CE
Path Group  : cfg_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.992
  Launch Clock Delay      :  3.201
  Clock Pessimism Removal :  0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       2.164 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=348)      1.037       3.201         ntclkbufg_5      
 CLMA_74_352/CLK                                                           r       ms72xx_ctl_inst1/ms7200_ctl_inst/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_74_352/Q1                    tco                   0.223       3.424 f       ms72xx_ctl_inst1/ms7200_ctl_inst/dri_cnt[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.349       3.773         ms72xx_ctl_inst1/ms7200_ctl_inst/dri_cnt [6]
 CLMS_70_345/Y1                    td                    0.244       4.017 f       ms72xx_ctl_inst1/ms7200_ctl_inst/N63_4/gateop_perm/Z
                                   net (fanout=1)        0.152       4.169         ms72xx_ctl_inst1/ms7200_ctl_inst/_N89246
 CLMS_70_345/Y3                    td                    0.151       4.320 f       ms72xx_ctl_inst1/ms7200_ctl_inst/N1914_4/gateop_perm/Z
                                   net (fanout=6)        0.452       4.772         ms72xx_ctl_inst1/ms7200_ctl_inst/_N89317
 CLMA_90_333/Y1                    td                    0.244       5.016 f       ms72xx_ctl_inst1/ms7200_ctl_inst/N2031_1/gateop_perm/Z
                                   net (fanout=16)       0.157       5.173         ms72xx_ctl_inst1/ms7200_ctl_inst/N261
 CLMA_90_332/Y1                    td                    0.162       5.335 r       ms72xx_ctl_inst1/ms7200_ctl_inst/N1359/gateop_perm/Z
                                   net (fanout=1)        0.074       5.409         ms72xx_ctl_inst1/ms7200_ctl_inst/N1359
 CLMA_90_332/Y2                    td                    0.150       5.559 f       ms72xx_ctl_inst1/ms7200_ctl_inst/N40_5/gateop_perm/Z
                                   net (fanout=4)        0.257       5.816         ms72xx_ctl_inst1/ms7200_ctl_inst/N2093 [4]
 CLMA_90_329/Y1                    td                    0.162       5.978 r       ms72xx_ctl_inst1/ms7200_ctl_inst/N1955/gateop_perm/Z
                                   net (fanout=17)       0.414       6.392         ms72xx_ctl_inst1/ms7200_ctl_inst/N1955
 CLMS_78_321/CECO                  td                    0.141       6.533 r       ms72xx_ctl_inst1/ms7200_ctl_inst/addr[13]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000       6.533         ntR3531          
 CLMS_78_325/CECI                                                          r       ms72xx_ctl_inst1/ms7200_ctl_inst/addr[8]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.533         Logic Levels: 7  
                                                                                   Logic: 1.477ns(44.328%), Route: 1.855ns(55.672%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     101.310         _N41             
 PLL_158_55/CLK_OUT1               td                    0.074     101.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603     101.987         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000     101.987 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=348)      1.005     102.992         ntclkbufg_5      
 CLMS_78_325/CLK                                                           r       ms72xx_ctl_inst1/ms7200_ctl_inst/addr[8]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.190     103.182                          
 clock uncertainty                                      -0.150     103.032                          

 Setup time                                             -0.563     102.469                          

 Data required time                                                102.469                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.469                          
 Data arrival time                                                   6.533                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.936                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl_inst1/ms7200_ctl_inst/cmd_index[1]/opit_0_inv_A2Q1/CLK
Endpoint    : ms72xx_ctl_inst1/ms7200_ctl_inst/N1219_1_concat_3/iGopDrm/ADA0[6]
Path Group  : cfg_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.201
  Launch Clock Delay      :  2.992
  Clock Pessimism Removal :  -0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N41             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       1.987 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=348)      1.005       2.992         ntclkbufg_5      
 CLMS_78_341/CLK                                                           r       ms72xx_ctl_inst1/ms7200_ctl_inst/cmd_index[1]/opit_0_inv_A2Q1/CLK

 CLMS_78_341/Q1                    tco                   0.184       3.176 r       ms72xx_ctl_inst1/ms7200_ctl_inst/cmd_index[1]/opit_0_inv_A2Q1/Q
                                   net (fanout=3)        0.224       3.400         ms72xx_ctl_inst1/ms7200_ctl_inst/cmd_index [1]
 DRM_82_316/ADA0[6]                                                        r       ms72xx_ctl_inst1/ms7200_ctl_inst/N1219_1_concat_3/iGopDrm/ADA0[6]

 Data arrival time                                                   3.400         Logic Levels: 0  
                                                                                   Logic: 0.184ns(45.098%), Route: 0.224ns(54.902%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       2.164 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=348)      1.037       3.201         ntclkbufg_5      
 DRM_82_316/CLKA[0]                                                        r       ms72xx_ctl_inst1/ms7200_ctl_inst/N1219_1_concat_3/iGopDrm/CLKA[0]
 clock pessimism                                        -0.190       3.011                          
 clock uncertainty                                       0.000       3.011                          

 Hold time                                               0.127       3.138                          

 Data required time                                                  3.138                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.138                          
 Data arrival time                                                   3.400                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.262                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl_inst1/ms7200_ctl_inst/cmd_index[3]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl_inst1/ms7200_ctl_inst/N1219_1_concat_3/iGopDrm/ADA0[7]
Path Group  : cfg_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.201
  Launch Clock Delay      :  2.992
  Clock Pessimism Removal :  -0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N41             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       1.987 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=348)      1.005       2.992         ntclkbufg_5      
 CLMS_78_341/CLK                                                           r       ms72xx_ctl_inst1/ms7200_ctl_inst/cmd_index[3]/opit_0_inv_A2Q21/CLK

 CLMS_78_341/Q2                    tco                   0.183       3.175 r       ms72xx_ctl_inst1/ms7200_ctl_inst/cmd_index[3]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.225       3.400         ms72xx_ctl_inst1/ms7200_ctl_inst/cmd_index [2]
 DRM_82_316/ADA0[7]                                                        r       ms72xx_ctl_inst1/ms7200_ctl_inst/N1219_1_concat_3/iGopDrm/ADA0[7]

 Data arrival time                                                   3.400         Logic Levels: 0  
                                                                                   Logic: 0.183ns(44.853%), Route: 0.225ns(55.147%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       2.164 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=348)      1.037       3.201         ntclkbufg_5      
 DRM_82_316/CLKA[0]                                                        r       ms72xx_ctl_inst1/ms7200_ctl_inst/N1219_1_concat_3/iGopDrm/CLKA[0]
 clock pessimism                                        -0.190       3.011                          
 clock uncertainty                                       0.000       3.011                          

 Hold time                                               0.127       3.138                          

 Data required time                                                  3.138                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.138                          
 Data arrival time                                                   3.400                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.262                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl_inst1/ms7200_ctl_inst/cmd_index[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl_inst1/ms7200_ctl_inst/cmd_index[0]/opit_0_inv_L5Q_perm/L4
Path Group  : cfg_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.201
  Launch Clock Delay      :  2.992
  Clock Pessimism Removal :  -0.209

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N41             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       1.987 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=348)      1.005       2.992         ntclkbufg_5      
 CLMA_78_336/CLK                                                           r       ms72xx_ctl_inst1/ms7200_ctl_inst/cmd_index[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_78_336/Q3                    tco                   0.178       3.170 f       ms72xx_ctl_inst1/ms7200_ctl_inst/cmd_index[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.059       3.229         ms72xx_ctl_inst1/ms7200_ctl_inst/cmd_index [0]
 CLMA_78_336/D4                                                            f       ms72xx_ctl_inst1/ms7200_ctl_inst/cmd_index[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.229         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.105%), Route: 0.059ns(24.895%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       2.164 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=348)      1.037       3.201         ntclkbufg_5      
 CLMA_78_336/CLK                                                           r       ms72xx_ctl_inst1/ms7200_ctl_inst/cmd_index[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.209       2.992                          
 clock uncertainty                                       0.000       2.992                          

 Hold time                                              -0.028       2.964                          

 Data required time                                                  2.964                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.964                          
 Data arrival time                                                   3.229                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.265                          
====================================================================================================

====================================================================================================

Startpoint  : scale_top_u/u_vin_scale_down_b/de_d0/opit_0_L5Q_perm/CLK
Endpoint    : scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L1
Path Group  : clk_25M
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.891
  Launch Clock Delay      :  3.098
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT3               td                    0.088       1.559 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.614       2.173         clk_50M          
 USCM_84_110/CLK_USCM              td                    0.000       2.173 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=878)      0.925       3.098         ntclkbufg_3      
 CLMA_130_180/CLK                                                          r       scale_top_u/u_vin_scale_down_b/de_d0/opit_0_L5Q_perm/CLK

 CLMA_130_180/Q2                   tco                   0.223       3.321 f       scale_top_u/u_vin_scale_down_b/de_d0/opit_0_L5Q_perm/Q
                                   net (fanout=18)       1.886       5.207         scale_top_u/u_vin_scale_down_b/de_d0
                                   td                    0.222       5.429 f       scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.429         scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/_N10596
 CLMS_294_145/COUT                 td                    0.044       5.473 r       scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.473         scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/_N10598
                                   td                    0.044       5.517 r       scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.517         scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/_N10600
 CLMS_294_149/Y3                   td                    0.387       5.904 r       scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.255       6.159         scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N2 [7]
 CLMA_290_152/Y1                   td                    0.244       6.403 f       scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N3[7]_1/gateop_perm/Z
                                   net (fanout=1)        0.370       6.773         scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/_N102156
 CLMS_290_153/COUT                 td                    0.397       7.170 r       scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N187.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.170         scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N187.co [6]
                                   td                    0.044       7.214 r       scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N187.eq_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.214         scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N187.co [10]
 CLMS_290_157/Y2                   td                    0.202       7.416 f       scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N187.eq_6/gateop_perm/Y
                                   net (fanout=1)        0.382       7.798         scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N187
 CLMA_290_152/D1                                                           f       scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L1

 Data arrival time                                                   7.798         Logic Levels: 5  
                                                                                   Logic: 1.807ns(38.447%), Route: 2.893ns(61.553%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      40.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      40.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      41.310         _N41             
 PLL_158_55/CLK_OUT3               td                    0.083      41.393 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.603      41.996         clk_50M          
 USCM_84_110/CLK_USCM              td                    0.000      41.996 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=878)      0.895      42.891         ntclkbufg_3      
 CLMA_290_152/CLK                                                          r       scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.177      43.068                          
 clock uncertainty                                      -0.150      42.918                          

 Setup time                                             -0.169      42.749                          

 Data required time                                                 42.749                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.749                          
 Data arrival time                                                   7.798                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        34.951                          
====================================================================================================

====================================================================================================

Startpoint  : scale_top_u/u_vin_scale_down_b/de_d0/opit_0_L5Q_perm/CLK
Endpoint    : scale_top_u/u_vin_scale_down_r/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L0
Path Group  : clk_25M
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.891
  Launch Clock Delay      :  3.098
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT3               td                    0.088       1.559 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.614       2.173         clk_50M          
 USCM_84_110/CLK_USCM              td                    0.000       2.173 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=878)      0.925       3.098         ntclkbufg_3      
 CLMA_130_180/CLK                                                          r       scale_top_u/u_vin_scale_down_b/de_d0/opit_0_L5Q_perm/CLK

 CLMA_130_180/Q2                   tco                   0.223       3.321 f       scale_top_u/u_vin_scale_down_b/de_d0/opit_0_L5Q_perm/Q
                                   net (fanout=18)       2.026       5.347         scale_top_u/u_vin_scale_down_b/de_d0
                                   td                    0.180       5.527 f       scale_top_u/u_vin_scale_down_r/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.527         scale_top_u/u_vin_scale_down_r/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/_N10885
 CLMA_286_81/COUT                  td                    0.044       5.571 r       scale_top_u/u_vin_scale_down_r/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.571         scale_top_u/u_vin_scale_down_r/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/_N10887
                                   td                    0.044       5.615 r       scale_top_u/u_vin_scale_down_r/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.615         scale_top_u/u_vin_scale_down_r/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/_N10889
 CLMA_286_85/COUT                  td                    0.044       5.659 r       scale_top_u/u_vin_scale_down_r/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.659         scale_top_u/u_vin_scale_down_r/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/_N10891
 CLMA_286_89/Y1                    td                    0.366       6.025 f       scale_top_u/u_vin_scale_down_r/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.259       6.284         scale_top_u/u_vin_scale_down_r/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N2 [9]
 CLMS_290_89/Y2                    td                    0.150       6.434 f       scale_top_u/u_vin_scale_down_r/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N3[9]/gateop_perm/Z
                                   net (fanout=1)        0.448       6.882         scale_top_u/u_vin_scale_down_r/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/wwptr [9]
                                   td                    0.368       7.250 f       scale_top_u/u_vin_scale_down_r/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N187.eq_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.250         scale_top_u/u_vin_scale_down_r/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N187.co [10]
 CLMS_282_89/Y2                    td                    0.209       7.459 r       scale_top_u/u_vin_scale_down_r/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N187.eq_6/gateop_perm/Y
                                   net (fanout=1)        0.189       7.648         scale_top_u/u_vin_scale_down_r/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N187
 CLMA_290_88/D0                                                            r       scale_top_u/u_vin_scale_down_r/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L0

 Data arrival time                                                   7.648         Logic Levels: 5  
                                                                                   Logic: 1.628ns(35.780%), Route: 2.922ns(64.220%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      40.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      40.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      41.310         _N41             
 PLL_158_55/CLK_OUT3               td                    0.083      41.393 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.603      41.996         clk_50M          
 USCM_84_110/CLK_USCM              td                    0.000      41.996 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=878)      0.895      42.891         ntclkbufg_3      
 CLMA_290_88/CLK                                                           r       scale_top_u/u_vin_scale_down_r/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.177      43.068                          
 clock uncertainty                                      -0.150      42.918                          

 Setup time                                             -0.151      42.767                          

 Data required time                                                 42.767                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.767                          
 Data arrival time                                                   7.648                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        35.119                          
====================================================================================================

====================================================================================================

Startpoint  : scale_top_u/u_vin_scale_down_b/de_d0/opit_0_L5Q_perm/CLK
Endpoint    : scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L1
Path Group  : clk_25M
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.891
  Launch Clock Delay      :  3.098
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT3               td                    0.088       1.559 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.614       2.173         clk_50M          
 USCM_84_110/CLK_USCM              td                    0.000       2.173 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=878)      0.925       3.098         ntclkbufg_3      
 CLMA_130_180/CLK                                                          r       scale_top_u/u_vin_scale_down_b/de_d0/opit_0_L5Q_perm/CLK

 CLMA_130_180/Q2                   tco                   0.223       3.321 f       scale_top_u/u_vin_scale_down_b/de_d0/opit_0_L5Q_perm/Q
                                   net (fanout=18)       1.317       4.638         scale_top_u/u_vin_scale_down_b/de_d0
                                   td                    0.222       4.860 f       scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.860         scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/_N10307
 CLMA_162_20/COUT                  td                    0.044       4.904 r       scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.904         scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/_N10309
                                   td                    0.044       4.948 r       scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.948         scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/_N10311
 CLMA_162_24/COUT                  td                    0.044       4.992 r       scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.992         scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/_N10313
 CLMA_162_28/Y1                    td                    0.383       5.375 r       scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.301       5.676         scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N2 [9]
 CLMS_158_21/Y2                    td                    0.150       5.826 f       scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N3[9]/gateop_perm/Z
                                   net (fanout=1)        0.382       6.208         scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/wwptr [9]
                                   td                    0.368       6.576 f       scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N187.eq_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.576         scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N187.co [10]
 CLMA_166_28/Y2                    td                    0.202       6.778 f       scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N187.eq_6/gateop_perm/Y
                                   net (fanout=1)        0.398       7.176         scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N187
 CLMS_158_33/C1                                                            f       scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L1

 Data arrival time                                                   7.176         Logic Levels: 5  
                                                                                   Logic: 1.680ns(41.197%), Route: 2.398ns(58.803%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      40.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      40.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      41.310         _N41             
 PLL_158_55/CLK_OUT3               td                    0.083      41.393 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.603      41.996         clk_50M          
 USCM_84_110/CLK_USCM              td                    0.000      41.996 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=878)      0.895      42.891         ntclkbufg_3      
 CLMS_158_33/CLK                                                           r       scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.177      43.068                          
 clock uncertainty                                      -0.150      42.918                          

 Setup time                                             -0.190      42.728                          

 Data required time                                                 42.728                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.728                          
 Data arrival time                                                   7.176                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        35.552                          
====================================================================================================

====================================================================================================

Startpoint  : video_rect_read_data_channel_6/vout_data_r[14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : scale_top_u/u_vin_scale_down_r/pixel_data_d0[6]/opit_0_L5Q_perm/L4
Path Group  : clk_25M
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.098
  Launch Clock Delay      :  2.891
  Clock Pessimism Removal :  -0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N41             
 PLL_158_55/CLK_OUT3               td                    0.083       1.393 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.603       1.996         clk_50M          
 USCM_84_110/CLK_USCM              td                    0.000       1.996 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=878)      0.895       2.891         ntclkbufg_3      
 CLMA_90_241/CLK                                                           r       video_rect_read_data_channel_6/vout_data_r[14]/opit_0_inv_L5Q_perm/CLK

 CLMA_90_241/Q2                    tco                   0.180       3.071 f       video_rect_read_data_channel_6/vout_data_r[14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.058       3.129         v6_data[14]      
 CLMA_90_240/A4                                                            f       scale_top_u/u_vin_scale_down_r/pixel_data_d0[6]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.129         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.630%), Route: 0.058ns(24.370%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT3               td                    0.088       1.559 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.614       2.173         clk_50M          
 USCM_84_110/CLK_USCM              td                    0.000       2.173 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=878)      0.925       3.098         ntclkbufg_3      
 CLMA_90_240/CLK                                                           r       scale_top_u/u_vin_scale_down_r/pixel_data_d0[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.192       2.906                          
 clock uncertainty                                       0.000       2.906                          

 Hold time                                              -0.029       2.877                          

 Data required time                                                  2.877                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.877                          
 Data arrival time                                                   3.129                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : video_rect_read_data_channel_3/timing_gen_xy_m0/i_data_d1[7]/opit_0/CLK
Endpoint    : video_rect_read_data_channel_3/pos_data_d0[7]/opit_0_inv/D
Path Group  : clk_25M
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.098
  Launch Clock Delay      :  2.891
  Clock Pessimism Removal :  -0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N41             
 PLL_158_55/CLK_OUT3               td                    0.083       1.393 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.603       1.996         clk_50M          
 USCM_84_110/CLK_USCM              td                    0.000       1.996 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=878)      0.895       2.891         ntclkbufg_3      
 CLMA_58_200/CLK                                                           r       video_rect_read_data_channel_3/timing_gen_xy_m0/i_data_d1[7]/opit_0/CLK

 CLMA_58_200/Q1                    tco                   0.180       3.071 f       video_rect_read_data_channel_3/timing_gen_xy_m0/i_data_d1[7]/opit_0/Q
                                   net (fanout=1)        0.130       3.201         video_rect_read_data_channel_3/pos_data [7]
 CLMA_58_201/AD                                                            f       video_rect_read_data_channel_3/pos_data_d0[7]/opit_0_inv/D

 Data arrival time                                                   3.201         Logic Levels: 0  
                                                                                   Logic: 0.180ns(58.065%), Route: 0.130ns(41.935%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT3               td                    0.088       1.559 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.614       2.173         clk_50M          
 USCM_84_110/CLK_USCM              td                    0.000       2.173 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=878)      0.925       3.098         ntclkbufg_3      
 CLMA_58_201/CLK                                                           r       video_rect_read_data_channel_3/pos_data_d0[7]/opit_0_inv/CLK
 clock pessimism                                        -0.192       2.906                          
 clock uncertainty                                       0.000       2.906                          

 Hold time                                               0.040       2.946                          

 Data required time                                                  2.946                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.946                          
 Data arrival time                                                   3.201                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.255                          
====================================================================================================

====================================================================================================

Startpoint  : video_rect_read_data_channel_2/pos_data_d1[6]/opit_0_inv/CLK
Endpoint    : video_rect_read_data_channel_2/vout_data_r[6]/opit_0_inv_L5Q_perm/L4
Path Group  : clk_25M
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.098
  Launch Clock Delay      :  2.891
  Clock Pessimism Removal :  -0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N41             
 PLL_158_55/CLK_OUT3               td                    0.083       1.393 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.603       1.996         clk_50M          
 USCM_84_110/CLK_USCM              td                    0.000       1.996 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=878)      0.895       2.891         ntclkbufg_3      
 CLMA_50_196/CLK                                                           r       video_rect_read_data_channel_2/pos_data_d1[6]/opit_0_inv/CLK

 CLMA_50_196/Q0                    tco                   0.179       3.070 f       video_rect_read_data_channel_2/pos_data_d1[6]/opit_0_inv/Q
                                   net (fanout=1)        0.058       3.128         video_rect_read_data_channel_2/pos_data_d1 [6]
 CLMA_50_196/B4                                                            f       video_rect_read_data_channel_2/vout_data_r[6]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.128         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.527%), Route: 0.058ns(24.473%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT3               td                    0.088       1.559 r       u_pll/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.614       2.173         clk_50M          
 USCM_84_110/CLK_USCM              td                    0.000       2.173 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=878)      0.925       3.098         ntclkbufg_3      
 CLMA_50_196/CLK                                                           r       video_rect_read_data_channel_2/vout_data_r[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.206       2.892                          
 clock uncertainty                                       0.000       2.892                          

 Hold time                                              -0.029       2.863                          

 Data required time                                                  2.863                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.863                          
 Data arrival time                                                   3.128                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.265                          
====================================================================================================

====================================================================================================

Startpoint  : scaler_up/r_t_height[5]/opit_0_inv/CLK
Endpoint    : scaler_up/r_adta_out[8]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.887
  Launch Clock Delay      :  3.094
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT4               td                    0.084       1.555 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.614       2.169         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       2.169 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1600)     0.925       3.094         ntclkbufg_2      
 CLMA_158_136/CLK                                                          r       scaler_up/r_t_height[5]/opit_0_inv/CLK

 CLMA_158_136/Q0                   tco                   0.221       3.315 f       scaler_up/r_t_height[5]/opit_0_inv/Q
                                   net (fanout=3)        0.151       3.466         scaler_up/r_t_height [5]
                                   td                    0.365       3.831 f       scaler_up/N16_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.831         scaler_up/N16_1.co [2]
 CLMS_158_137/COUT                 td                    0.044       3.875 r       scaler_up/N16_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.875         scaler_up/N16_1.co [4]
 CLMS_158_141/Y0                   td                    0.206       4.081 f       scaler_up/N16_1.fsub_5/gateop_A2/Y0
                                   net (fanout=2)        0.583       4.664         scaler_up/N136 [8]
 CLMS_162_125/COUT                 td                    0.268       4.932 r       scaler_up/N27_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.932         scaler_up/_N13653
                                   td                    0.044       4.976 r       scaler_up/N27_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.976         scaler_up/_N13655
 CLMS_162_129/Y3                   td                    0.387       5.363 r       scaler_up/N27_1_7/gateop_A2/Y1
                                   net (fanout=1)        0.236       5.599         scaler_up/N134 [11]
 CLMS_166_133/Y1                   td                    0.325       5.924 f       scaler_up/N91.lt_4/gateop_A2/Y1
                                   net (fanout=2)        0.070       5.994         _N7              
 CLMS_166_133/Y3                   td                    0.243       6.237 f       scaler_up/N92_4/gateop_perm/Z
                                   net (fanout=16)       0.359       6.596         scaler_up/N92    
 CLMA_174_132/D4                                                           f       scaler_up/r_adta_out[8]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.596         Logic Levels: 6  
                                                                                   Logic: 2.103ns(60.051%), Route: 1.399ns(39.949%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         5.052       5.052 r                        
 P20                                                     0.000       5.052 r       sys_clk (port)   
                                   net (fanout=1)        0.074       5.126         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       5.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.861         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       5.899 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       6.362         _N41             
 PLL_158_55/CLK_OUT4               td                    0.079       6.441 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.603       7.044         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       7.044 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1600)     0.895       7.939         ntclkbufg_2      
 CLMA_174_132/CLK                                                          r       scaler_up/r_adta_out[8]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.177       8.116                          
 clock uncertainty                                      -0.150       7.966                          

 Setup time                                             -0.078       7.888                          

 Data required time                                                  7.888                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.888                          
 Data arrival time                                                   6.596                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.292                          
====================================================================================================

====================================================================================================

Startpoint  : scale_top_u/u_vin_scale_down_g/u_lite_scale_data/U_ipml_fifo_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : frame_read_write_channel_5/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm/DIA[1]
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.887
  Launch Clock Delay      :  3.094
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT4               td                    0.084       1.555 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.614       2.169         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       2.169 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1600)     0.925       3.094         ntclkbufg_2      
 DRM_234_128/CLKB[0]                                                       r       scale_top_u/u_vin_scale_down_g/u_lite_scale_data/U_ipml_fifo_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_234_128/QB0[0]                tco                   1.780       4.874 f       scale_top_u/u_vin_scale_down_g/u_lite_scale_data/U_ipml_fifo_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/QB0[0]
                                   net (fanout=2)        0.942       5.816         scale_top_u/data_out_g [2]
 CLMA_182_161/Y3                   td                    0.151       5.967 f       scaler_up/N112[5]/gateop_perm/Z
                                   net (fanout=1)        0.700       6.667         ch5_write_data[5]
 DRM_142_168/DA1[1]                                                        f       frame_read_write_channel_5/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm/DIA[1]

 Data arrival time                                                   6.667         Logic Levels: 1  
                                                                                   Logic: 1.931ns(54.044%), Route: 1.642ns(45.956%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         5.052       5.052 r                        
 P20                                                     0.000       5.052 r       sys_clk (port)   
                                   net (fanout=1)        0.074       5.126         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       5.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.861         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       5.899 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       6.362         _N41             
 PLL_158_55/CLK_OUT4               td                    0.079       6.441 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.603       7.044         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       7.044 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1600)     0.895       7.939         ntclkbufg_2      
 DRM_142_168/CLKA[1]                                                       r       frame_read_write_channel_5/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.177       8.116                          
 clock uncertainty                                      -0.150       7.966                          

 Setup time                                              0.021       7.987                          

 Data required time                                                  7.987                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.987                          
 Data arrival time                                                   6.667                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.320                          
====================================================================================================

====================================================================================================

Startpoint  : scaler_up/r_t_height[5]/opit_0_inv/CLK
Endpoint    : scaler_up/r_adta_out[15]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.887
  Launch Clock Delay      :  3.094
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT4               td                    0.084       1.555 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.614       2.169         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       2.169 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1600)     0.925       3.094         ntclkbufg_2      
 CLMA_158_136/CLK                                                          r       scaler_up/r_t_height[5]/opit_0_inv/CLK

 CLMA_158_136/Q0                   tco                   0.221       3.315 f       scaler_up/r_t_height[5]/opit_0_inv/Q
                                   net (fanout=3)        0.151       3.466         scaler_up/r_t_height [5]
                                   td                    0.365       3.831 f       scaler_up/N16_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.831         scaler_up/N16_1.co [2]
 CLMS_158_137/COUT                 td                    0.044       3.875 r       scaler_up/N16_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.875         scaler_up/N16_1.co [4]
 CLMS_158_141/Y0                   td                    0.206       4.081 f       scaler_up/N16_1.fsub_5/gateop_A2/Y0
                                   net (fanout=2)        0.583       4.664         scaler_up/N136 [8]
 CLMS_162_125/COUT                 td                    0.268       4.932 r       scaler_up/N27_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.932         scaler_up/_N13653
                                   td                    0.044       4.976 r       scaler_up/N27_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.976         scaler_up/_N13655
 CLMS_162_129/Y3                   td                    0.387       5.363 r       scaler_up/N27_1_7/gateop_A2/Y1
                                   net (fanout=1)        0.236       5.599         scaler_up/N134 [11]
 CLMS_166_133/Y1                   td                    0.325       5.924 f       scaler_up/N91.lt_4/gateop_A2/Y1
                                   net (fanout=2)        0.070       5.994         _N7              
 CLMS_166_133/Y3                   td                    0.243       6.237 f       scaler_up/N92_4/gateop_perm/Z
                                   net (fanout=16)       0.265       6.502         scaler_up/N92    
 CLMS_166_137/B4                                                           f       scaler_up/r_adta_out[15]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.502         Logic Levels: 6  
                                                                                   Logic: 2.103ns(61.708%), Route: 1.305ns(38.292%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         5.052       5.052 r                        
 P20                                                     0.000       5.052 r       sys_clk (port)   
                                   net (fanout=1)        0.074       5.126         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       5.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.861         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       5.899 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       6.362         _N41             
 PLL_158_55/CLK_OUT4               td                    0.079       6.441 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.603       7.044         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       7.044 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1600)     0.895       7.939         ntclkbufg_2      
 CLMS_166_137/CLK                                                          r       scaler_up/r_adta_out[15]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.177       8.116                          
 clock uncertainty                                      -0.150       7.966                          

 Setup time                                             -0.079       7.887                          

 Data required time                                                  7.887                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.887                          
 Data arrival time                                                   6.502                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.385                          
====================================================================================================

====================================================================================================

Startpoint  : scale_top_u/u_vin_scale_down_r/u_scaler/ram_h_raddr_d0[5]/opit_0_inv/CLK
Endpoint    : scale_top_u/u_vin_scale_down_r/u_scaler/ram_h_raddr_d1[5]/opit_0_inv/D
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.094
  Launch Clock Delay      :  2.887
  Clock Pessimism Removal :  -0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N41             
 PLL_158_55/CLK_OUT4               td                    0.079       1.389 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.603       1.992         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       1.992 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1600)     0.895       2.887         ntclkbufg_2      
 CLMA_138_32/CLK                                                           r       scale_top_u/u_vin_scale_down_r/u_scaler/ram_h_raddr_d0[5]/opit_0_inv/CLK

 CLMA_138_32/Q0                    tco                   0.179       3.066 f       scale_top_u/u_vin_scale_down_r/u_scaler/ram_h_raddr_d0[5]/opit_0_inv/Q
                                   net (fanout=2)        0.131       3.197         scale_top_u/u_vin_scale_down_r/u_scaler/ram_h_raddr_d0 [5]
 CLMA_138_33/CD                                                            f       scale_top_u/u_vin_scale_down_r/u_scaler/ram_h_raddr_d1[5]/opit_0_inv/D

 Data arrival time                                                   3.197         Logic Levels: 0  
                                                                                   Logic: 0.179ns(57.742%), Route: 0.131ns(42.258%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT4               td                    0.084       1.555 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.614       2.169         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       2.169 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1600)     0.925       3.094         ntclkbufg_2      
 CLMA_138_33/CLK                                                           r       scale_top_u/u_vin_scale_down_r/u_scaler/ram_h_raddr_d1[5]/opit_0_inv/CLK
 clock pessimism                                        -0.192       2.902                          
 clock uncertainty                                       0.000       2.902                          

 Hold time                                               0.040       2.942                          

 Data required time                                                  2.942                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.942                          
 Data arrival time                                                   3.197                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.255                          
====================================================================================================

====================================================================================================

Startpoint  : scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_A2Q21/CLK
Endpoint    : scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/ADB0[12]
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.094
  Launch Clock Delay      :  2.887
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N41             
 PLL_158_55/CLK_OUT4               td                    0.079       1.389 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.603       1.992         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       1.992 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1600)     0.895       2.887         ntclkbufg_2      
 CLMA_170_28/CLK                                                           r       scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_A2Q21/CLK

 CLMA_170_28/Q3                    tco                   0.182       3.069 r       scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_A2Q21/Q1
                                   net (fanout=8)        0.165       3.234         scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/rd_addr [11]
 DRM_178_24/ADB0[12]                                                       r       scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/ADB0[12]

 Data arrival time                                                   3.234         Logic Levels: 0  
                                                                                   Logic: 0.182ns(52.450%), Route: 0.165ns(47.550%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT4               td                    0.084       1.555 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.614       2.169         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       2.169 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1600)     0.925       3.094         ntclkbufg_2      
 DRM_178_24/CLKB[0]                                                        r       scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.188       2.906                          
 clock uncertainty                                       0.000       2.906                          

 Hold time                                               0.061       2.967                          

 Data required time                                                  2.967                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.967                          
 Data arrival time                                                   3.234                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : scale_top_u/u_vin_scale_down_b/u_scaler/wr_buf_sel/opit_0_inv_L5Q_perm/CLK
Endpoint    : scale_top_u/u_vin_scale_down_b/u_scaler/wr_buf_sel/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.094
  Launch Clock Delay      :  2.887
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N41             
 PLL_158_55/CLK_OUT4               td                    0.079       1.389 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.603       1.992         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       1.992 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1600)     0.895       2.887         ntclkbufg_2      
 CLMA_198_92/CLK                                                           r       scale_top_u/u_vin_scale_down_b/u_scaler/wr_buf_sel/opit_0_inv_L5Q_perm/CLK

 CLMA_198_92/Q3                    tco                   0.178       3.065 f       scale_top_u/u_vin_scale_down_b/u_scaler/wr_buf_sel/opit_0_inv_L5Q_perm/Q
                                   net (fanout=19)       0.061       3.126         scale_top_u/u_vin_scale_down_b/u_scaler/wr_buf_sel
 CLMA_198_92/D4                                                            f       scale_top_u/u_vin_scale_down_b/u_scaler/wr_buf_sel/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.126         Logic Levels: 0  
                                                                                   Logic: 0.178ns(74.477%), Route: 0.061ns(25.523%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT4               td                    0.084       1.555 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.614       2.169         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       2.169 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1600)     0.925       3.094         ntclkbufg_2      
 CLMA_198_92/CLK                                                           r       scale_top_u/u_vin_scale_down_b/u_scaler/wr_buf_sel/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.207       2.887                          
 clock uncertainty                                       0.000       2.887                          

 Hold time                                              -0.028       2.859                          

 Data required time                                                  2.859                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.859                          
 Data arrival time                                                   3.126                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : channel_3_data_input/data_add_r_temp2[7]/opit_0_inv_A2Q21/CLK
Endpoint    : frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/DIA[1]
Path Group  : hdmi_ddr_ov5640_top|pixclk_in3
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.168
  Launch Clock Delay      :  3.482
  Clock Pessimism Removal :  0.172

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in3 (rising edge)
                                                         0.000       0.000 r                        
 L20                                                     0.000       0.000 r       pixclk_in3 (port)
                                   net (fanout=1)        0.077       0.077         pixclk_in3       
 IOBS_LR_328_205/DIN               td                    0.861       0.938 r       pixclk_in3_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.938         pixclk_in3_ibuf/ntD
 IOL_327_206/INCK                  td                    0.058       0.996 r       pixclk_in3_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.445         _N37             
 USCM_84_115/CLK_USCM              td                    0.000       2.445 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.037       3.482         ntclkbufg_7      
 CLMA_294_268/CLK                                                          r       channel_3_data_input/data_add_r_temp2[7]/opit_0_inv_A2Q21/CLK

 CLMA_294_268/Q3                   tco                   0.220       3.702 f       channel_3_data_input/data_add_r_temp2[7]/opit_0_inv_A2Q21/Q1
                                   net (fanout=1)        3.284       6.986         data_out_r3[7]   
 DRM_54_108/DA0[1]                                                         f       frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/DIA[1]

 Data arrival time                                                   6.986         Logic Levels: 0  
                                                                                   Logic: 0.220ns(6.279%), Route: 3.284ns(93.721%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in3 (rising edge)
                                                      1000.000    1000.000 r                        
 L20                                                     0.000    1000.000 r       pixclk_in3 (port)
                                   net (fanout=1)        0.077    1000.077         pixclk_in3       
 IOBS_LR_328_205/DIN               td                    0.735    1000.812 r       pixclk_in3_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.812         pixclk_in3_ibuf/ntD
 IOL_327_206/INCK                  td                    0.038    1000.850 r       pixclk_in3_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423    1002.273         _N37             
 USCM_84_115/CLK_USCM              td                    0.000    1002.273 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.895    1003.168         ntclkbufg_7      
 DRM_54_108/CLKA[0]                                                        r       frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.172    1003.340                          
 clock uncertainty                                      -0.050    1003.290                          

 Setup time                                              0.021    1003.311                          

 Data required time                                               1003.311                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.311                          
 Data arrival time                                                   6.986                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.325                          
====================================================================================================

====================================================================================================

Startpoint  : channel_3_data_input/data_add_r_temp2[7]/opit_0_inv_A2Q21/CLK
Endpoint    : frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/DIA[0]
Path Group  : hdmi_ddr_ov5640_top|pixclk_in3
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.168
  Launch Clock Delay      :  3.482
  Clock Pessimism Removal :  0.172

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in3 (rising edge)
                                                         0.000       0.000 r                        
 L20                                                     0.000       0.000 r       pixclk_in3 (port)
                                   net (fanout=1)        0.077       0.077         pixclk_in3       
 IOBS_LR_328_205/DIN               td                    0.861       0.938 r       pixclk_in3_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.938         pixclk_in3_ibuf/ntD
 IOL_327_206/INCK                  td                    0.058       0.996 r       pixclk_in3_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.445         _N37             
 USCM_84_115/CLK_USCM              td                    0.000       2.445 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.037       3.482         ntclkbufg_7      
 CLMA_294_268/CLK                                                          r       channel_3_data_input/data_add_r_temp2[7]/opit_0_inv_A2Q21/CLK

 CLMA_294_268/Q2                   tco                   0.223       3.705 f       channel_3_data_input/data_add_r_temp2[7]/opit_0_inv_A2Q21/Q0
                                   net (fanout=1)        3.237       6.942         data_out_r3[6]   
 DRM_54_108/DA0[0]                                                         f       frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/DIA[0]

 Data arrival time                                                   6.942         Logic Levels: 0  
                                                                                   Logic: 0.223ns(6.445%), Route: 3.237ns(93.555%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in3 (rising edge)
                                                      1000.000    1000.000 r                        
 L20                                                     0.000    1000.000 r       pixclk_in3 (port)
                                   net (fanout=1)        0.077    1000.077         pixclk_in3       
 IOBS_LR_328_205/DIN               td                    0.735    1000.812 r       pixclk_in3_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.812         pixclk_in3_ibuf/ntD
 IOL_327_206/INCK                  td                    0.038    1000.850 r       pixclk_in3_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423    1002.273         _N37             
 USCM_84_115/CLK_USCM              td                    0.000    1002.273 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.895    1003.168         ntclkbufg_7      
 DRM_54_108/CLKA[0]                                                        r       frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.172    1003.340                          
 clock uncertainty                                      -0.050    1003.290                          

 Setup time                                              0.021    1003.311                          

 Data required time                                               1003.311                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.311                          
 Data arrival time                                                   6.942                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.369                          
====================================================================================================

====================================================================================================

Startpoint  : channel_3_data_input/de_convert_d1/opit_0_inv/CLK
Endpoint    : frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L1
Path Group  : hdmi_ddr_ov5640_top|pixclk_in3
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.168
  Launch Clock Delay      :  3.370
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in3 (rising edge)
                                                         0.000       0.000 r                        
 L20                                                     0.000       0.000 r       pixclk_in3 (port)
                                   net (fanout=1)        0.077       0.077         pixclk_in3       
 IOBS_LR_328_205/DIN               td                    0.861       0.938 r       pixclk_in3_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.938         pixclk_in3_ibuf/ntD
 IOL_327_206/INCK                  td                    0.058       0.996 r       pixclk_in3_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.445         _N37             
 USCM_84_115/CLK_USCM              td                    0.000       2.445 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.925       3.370         ntclkbufg_7      
 CLMA_202_204/CLK                                                          r       channel_3_data_input/de_convert_d1/opit_0_inv/CLK

 CLMA_202_204/Q1                   tco                   0.223       3.593 f       channel_3_data_input/de_convert_d1/opit_0_inv/Q
                                   net (fanout=6)        0.470       4.063         channel_3_data_input/de_convert_d1
                                   td                    0.365       4.428 f       frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.428         frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9210
 CLMA_194_193/COUT                 td                    0.044       4.472 r       frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.472         frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9212
 CLMA_194_197/Y1                   td                    0.383       4.855 r       frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.243       5.098         frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [5]
 CLMA_194_192/Y1                   td                    0.151       5.249 f       frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N3[5]/gateop_perm/Z
                                   net (fanout=1)        0.253       5.502         frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wwptr [5]
 CLMS_190_193/COUT                 td                    0.387       5.889 r       frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.889         frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.co [6]
 CLMS_190_197/Y1                   td                    0.366       6.255 f       frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.254       6.509         frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148
 CLMA_194_200/A1                                                           f       frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L1

 Data arrival time                                                   6.509         Logic Levels: 5  
                                                                                   Logic: 1.919ns(61.134%), Route: 1.220ns(38.866%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in3 (rising edge)
                                                      1000.000    1000.000 r                        
 L20                                                     0.000    1000.000 r       pixclk_in3 (port)
                                   net (fanout=1)        0.077    1000.077         pixclk_in3       
 IOBS_LR_328_205/DIN               td                    0.735    1000.812 r       pixclk_in3_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.812         pixclk_in3_ibuf/ntD
 IOL_327_206/INCK                  td                    0.038    1000.850 r       pixclk_in3_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423    1002.273         _N37             
 USCM_84_115/CLK_USCM              td                    0.000    1002.273 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.895    1003.168         ntclkbufg_7      
 CLMA_194_200/CLK                                                          r       frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.183    1003.351                          
 clock uncertainty                                      -0.050    1003.301                          

 Setup time                                             -0.191    1003.110                          

 Data required time                                               1003.110                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.110                          
 Data arrival time                                                   6.509                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.601                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK
Endpoint    : frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/ADDRA[5]
Path Group  : hdmi_ddr_ov5640_top|pixclk_in3
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.227  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.128
  Launch Clock Delay      :  3.400
  Clock Pessimism Removal :  -0.501

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in3 (rising edge)
                                                         0.000       0.000 r                        
 L20                                                     0.000       0.000 r       pixclk_in3 (port)
                                   net (fanout=1)        0.077       0.077         pixclk_in3       
 IOBS_LR_328_205/DIN               td                    0.735       0.812 r       pixclk_in3_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.812         pixclk_in3_ibuf/ntD
 IOL_327_206/RX_DATA_DD            td                    0.066       0.878 r       pixclk_in3_ibuf/opit_1/OUT
                                   net (fanout=1)        1.104       1.982         nt_pixclk_in3    
 CLMS_202_201/Y0                   td                    0.279       2.261 r       pixclk_in6_or[0]_1/gateop/F
                                   net (fanout=44)       1.139       3.400         pixclk_in6       
 CLMS_98_213/CLK                                                           r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK

 CLMS_98_213/Q0                    tco                   0.182       3.582 r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=11)       0.365       3.947         frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [4]
 DRM_82_212/ADA0[5]                                                        r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/ADDRA[5]

 Data arrival time                                                   3.947         Logic Levels: 0  
                                                                                   Logic: 0.182ns(33.272%), Route: 0.365ns(66.728%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in3 (rising edge)
                                                         0.000       0.000 r                        
 L20                                                     0.000       0.000 r       pixclk_in3 (port)
                                   net (fanout=1)        0.077       0.077         pixclk_in3       
 IOBS_LR_328_205/DIN               td                    0.861       0.938 r       pixclk_in3_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.938         pixclk_in3_ibuf/ntD
 IOL_327_206/RX_DATA_DD            td                    0.096       1.034 r       pixclk_in3_ibuf/opit_1/OUT
                                   net (fanout=1)        1.257       2.291         nt_pixclk_in3    
 CLMS_202_201/Y0                   td                    0.376       2.667 r       pixclk_in6_or[0]_1/gateop/F
                                   net (fanout=44)       1.461       4.128         pixclk_in6       
 DRM_82_212/CLKA[0]                                                        r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.501       3.627                          
 clock uncertainty                                       0.000       3.627                          

 Hold time                                               0.166       3.793                          

 Data required time                                                  3.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.793                          
 Data arrival time                                                   3.947                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.154                          
====================================================================================================

====================================================================================================

Startpoint  : channel_3_data_input/rd_addr[2]/opit_0_inv_A2Q21/CLK
Endpoint    : channel_3_data_input/hdmi_linebuffer_u/U_ipml_sdpram_hdmi_linebuffer/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[6]
Path Group  : hdmi_ddr_ov5640_top|pixclk_in3
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.482
  Launch Clock Delay      :  3.278
  Clock Pessimism Removal :  -0.185

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in3 (rising edge)
                                                         0.000       0.000 r                        
 L20                                                     0.000       0.000 r       pixclk_in3 (port)
                                   net (fanout=1)        0.077       0.077         pixclk_in3       
 IOBS_LR_328_205/DIN               td                    0.735       0.812 r       pixclk_in3_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.812         pixclk_in3_ibuf/ntD
 IOL_327_206/INCK                  td                    0.038       0.850 r       pixclk_in3_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.273         _N37             
 USCM_84_115/CLK_USCM              td                    0.000       2.273 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.005       3.278         ntclkbufg_7      
 CLMA_286_261/CLK                                                          r       channel_3_data_input/rd_addr[2]/opit_0_inv_A2Q21/CLK

 CLMA_286_261/Q1                   tco                   0.184       3.462 r       channel_3_data_input/rd_addr[2]/opit_0_inv_A2Q21/Q1
                                   net (fanout=6)        0.227       3.689         channel_3_data_input/rd_addr [2]
 DRM_306_252/ADA0[6]                                                       r       channel_3_data_input/hdmi_linebuffer_u/U_ipml_sdpram_hdmi_linebuffer/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[6]

 Data arrival time                                                   3.689         Logic Levels: 0  
                                                                                   Logic: 0.184ns(44.769%), Route: 0.227ns(55.231%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in3 (rising edge)
                                                         0.000       0.000 r                        
 L20                                                     0.000       0.000 r       pixclk_in3 (port)
                                   net (fanout=1)        0.077       0.077         pixclk_in3       
 IOBS_LR_328_205/DIN               td                    0.861       0.938 r       pixclk_in3_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.938         pixclk_in3_ibuf/ntD
 IOL_327_206/INCK                  td                    0.058       0.996 r       pixclk_in3_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.445         _N37             
 USCM_84_115/CLK_USCM              td                    0.000       2.445 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=118)      1.037       3.482         ntclkbufg_7      
 DRM_306_252/CLKA[0]                                                       r       channel_3_data_input/hdmi_linebuffer_u/U_ipml_sdpram_hdmi_linebuffer/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.185       3.297                          
 clock uncertainty                                       0.000       3.297                          

 Hold time                                               0.127       3.424                          

 Data required time                                                  3.424                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.424                          
 Data arrival time                                                   3.689                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.265                          
====================================================================================================

====================================================================================================

Startpoint  : write_req_gen_channel_6/cmos_vsync_d1/opit_0_inv/CLK
Endpoint    : write_req_gen_channel_6/write_req/opit_0_inv_L5Q_perm/L4
Path Group  : hdmi_ddr_ov5640_top|pixclk_in3
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.778
  Launch Clock Delay      :  3.245
  Clock Pessimism Removal :  -0.531

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in3 (rising edge)
                                                         0.000       0.000 r                        
 L20                                                     0.000       0.000 r       pixclk_in3 (port)
                                   net (fanout=1)        0.077       0.077         pixclk_in3       
 IOBS_LR_328_205/DIN               td                    0.735       0.812 r       pixclk_in3_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.812         pixclk_in3_ibuf/ntD
 IOL_327_206/RX_DATA_DD            td                    0.066       0.878 r       pixclk_in3_ibuf/opit_1/OUT
                                   net (fanout=1)        1.104       1.982         nt_pixclk_in3    
 CLMS_202_201/Y0                   td                    0.279       2.261 r       pixclk_in6_or[0]_1/gateop/F
                                   net (fanout=44)       0.984       3.245         pixclk_in6       
 CLMA_126_168/CLK                                                          r       write_req_gen_channel_6/cmos_vsync_d1/opit_0_inv/CLK

 CLMA_126_168/Q0                   tco                   0.179       3.424 f       write_req_gen_channel_6/cmos_vsync_d1/opit_0_inv/Q
                                   net (fanout=2)        0.059       3.483         write_req_gen_channel_6/cmos_vsync_d1
 CLMA_126_168/B4                                                           f       write_req_gen_channel_6/write_req/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.483         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in3 (rising edge)
                                                         0.000       0.000 r                        
 L20                                                     0.000       0.000 r       pixclk_in3 (port)
                                   net (fanout=1)        0.077       0.077         pixclk_in3       
 IOBS_LR_328_205/DIN               td                    0.861       0.938 r       pixclk_in3_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.938         pixclk_in3_ibuf/ntD
 IOL_327_206/RX_DATA_DD            td                    0.096       1.034 r       pixclk_in3_ibuf/opit_1/OUT
                                   net (fanout=1)        1.257       2.291         nt_pixclk_in3    
 CLMS_202_201/Y0                   td                    0.376       2.667 r       pixclk_in6_or[0]_1/gateop/F
                                   net (fanout=44)       1.111       3.778         pixclk_in6       
 CLMA_126_168/CLK                                                          r       write_req_gen_channel_6/write_req/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.531       3.247                          
 clock uncertainty                                       0.000       3.247                          

 Hold time                                              -0.029       3.218                          

 Data required time                                                  3.218                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.218                          
 Data arrival time                                                   3.483                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.265                          
====================================================================================================

====================================================================================================

Startpoint  : channel_2_data_input/de_convert_d1/opit_0_inv/CLK
Endpoint    : frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : hdmi_ddr_ov5640_top|pixclk_in2
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.376
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in2 (rising edge)
                                                         0.000       0.000 r                        
 M20                                                     0.000       0.000 r       pixclk_in2 (port)
                                   net (fanout=1)        0.083       0.083         pixclk_in2       
 IOBS_LR_328_217/DIN               td                    0.861       0.944 r       pixclk_in2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.944         pixclk_in2_ibuf/ntD
 IOL_327_218/INCK                  td                    0.058       1.002 r       pixclk_in2_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.451         _N39             
 USCM_84_116/CLK_USCM              td                    0.000       2.451 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.925       3.376         ntclkbufg_8      
 CLMS_222_217/CLK                                                          r       channel_2_data_input/de_convert_d1/opit_0_inv/CLK

 CLMS_222_217/Q0                   tco                   0.221       3.597 f       channel_2_data_input/de_convert_d1/opit_0_inv/Q
                                   net (fanout=7)        0.723       4.320         channel_2_data_input/de_convert_d1
                                   td                    0.368       4.688 f       frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.688         frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9164
 CLMS_174_205/COUT                 td                    0.044       4.732 r       frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.732         frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9166
                                   td                    0.044       4.776 r       frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.776         frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9168
 CLMS_174_209/Y3                   td                    0.387       5.163 r       frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.150       5.313         frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [7]
 CLMA_174_208/Y1                   td                    0.151       5.464 f       frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N3[7]/gateop_perm/Z
                                   net (fanout=1)        0.376       5.840         frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wwptr [7]
 CLMA_182_204/COUT                 td                    0.391       6.231 r       frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.231         frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.co [6]
 CLMA_182_208/Y1                   td                    0.383       6.614 r       frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.237       6.851         frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148
 CLMA_182_213/A4                                                           r       frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.851         Logic Levels: 5  
                                                                                   Logic: 1.989ns(57.237%), Route: 1.486ns(42.763%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in2 (rising edge)
                                                      1000.000    1000.000 r                        
 M20                                                     0.000    1000.000 r       pixclk_in2 (port)
                                   net (fanout=1)        0.083    1000.083         pixclk_in2       
 IOBS_LR_328_217/DIN               td                    0.735    1000.818 r       pixclk_in2_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.818         pixclk_in2_ibuf/ntD
 IOL_327_218/INCK                  td                    0.038    1000.856 r       pixclk_in2_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423    1002.279         _N39             
 USCM_84_116/CLK_USCM              td                    0.000    1002.279 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.895    1003.174         ntclkbufg_8      
 CLMA_182_213/CLK                                                          r       frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.183    1003.357                          
 clock uncertainty                                      -0.050    1003.307                          

 Setup time                                             -0.093    1003.214                          

 Data required time                                               1003.214                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.214                          
 Data arrival time                                                   6.851                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.363                          
====================================================================================================

====================================================================================================

Startpoint  : channel_2_data_input/data_add_r_temp2[7]/opit_0_inv_A2Q21/CLK
Endpoint    : frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/DIA[0]
Path Group  : hdmi_ddr_ov5640_top|pixclk_in2
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.376
  Clock Pessimism Removal :  0.172

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in2 (rising edge)
                                                         0.000       0.000 r                        
 M20                                                     0.000       0.000 r       pixclk_in2 (port)
                                   net (fanout=1)        0.083       0.083         pixclk_in2       
 IOBS_LR_328_217/DIN               td                    0.861       0.944 r       pixclk_in2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.944         pixclk_in2_ibuf/ntD
 IOL_327_218/INCK                  td                    0.058       1.002 r       pixclk_in2_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.451         _N39             
 USCM_84_116/CLK_USCM              td                    0.000       2.451 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.925       3.376         ntclkbufg_8      
 CLMS_290_241/CLK                                                          r       channel_2_data_input/data_add_r_temp2[7]/opit_0_inv_A2Q21/CLK

 CLMS_290_241/Q2                   tco                   0.223       3.599 f       channel_2_data_input/data_add_r_temp2[7]/opit_0_inv_A2Q21/Q0
                                   net (fanout=1)        2.913       6.512         data_out_r2[6]   
 DRM_54_128/DA0[0]                                                         f       frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/DIA[0]

 Data arrival time                                                   6.512         Logic Levels: 0  
                                                                                   Logic: 0.223ns(7.111%), Route: 2.913ns(92.889%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in2 (rising edge)
                                                      1000.000    1000.000 r                        
 M20                                                     0.000    1000.000 r       pixclk_in2 (port)
                                   net (fanout=1)        0.083    1000.083         pixclk_in2       
 IOBS_LR_328_217/DIN               td                    0.735    1000.818 r       pixclk_in2_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.818         pixclk_in2_ibuf/ntD
 IOL_327_218/INCK                  td                    0.038    1000.856 r       pixclk_in2_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423    1002.279         _N39             
 USCM_84_116/CLK_USCM              td                    0.000    1002.279 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=118)      0.895    1003.174         ntclkbufg_8      
 DRM_54_128/CLKA[0]                                                        r       frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.172    1003.346                          
 clock uncertainty                                      -0.050    1003.296                          

 Setup time                                              0.021    1003.317                          

 Data required time                                               1003.317                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.317                          
 Data arrival time                                                   6.512                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.805                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK
Endpoint    : frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : hdmi_ddr_ov5640_top|pixclk_in2
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.034  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.310
  Launch Clock Delay      :  3.670
  Clock Pessimism Removal :  0.394

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in2 (rising edge)
                                                         0.000       0.000 r                        
 M20                                                     0.000       0.000 r       pixclk_in2 (port)
                                   net (fanout=1)        0.083       0.083         pixclk_in2       
 IOBS_LR_328_217/DIN               td                    0.861       0.944 r       pixclk_in2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.944         pixclk_in2_ibuf/ntD
 IOL_327_218/RX_DATA_DD            td                    0.096       1.040 r       pixclk_in2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.239       2.279         nt_pixclk_in2    
 CLMS_202_201/Y0                   td                    0.220       2.499 r       pixclk_in6_or[0]_1/gateop/F
                                   net (fanout=44)       1.171       3.670         pixclk_in6       
 CLMS_98_209/CLK                                                           r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK

 CLMS_98_209/Q2                    tco                   0.223       3.893 f       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Q0
                                   net (fanout=10)       0.394       4.287         frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [2]
 CLMS_98_209/COUT                  td                    0.265       4.552 r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.552         frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9422
                                   td                    0.044       4.596 r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.596         frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9424
 CLMS_98_213/Y3                    td                    0.387       4.983 r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.278       5.261         frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [7]
 CLMA_102_204/Y1                   td                    0.359       5.620 f       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N3[7]/gateop_perm/Z
                                   net (fanout=1)        0.256       5.876         frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wwptr [7]
 CLMA_102_208/COUT                 td                    0.391       6.267 r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.267         frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.co [6]
 CLMA_102_212/Y1                   td                    0.383       6.650 r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.074       6.724         frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148
 CLMA_102_212/C4                                                           r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.724         Logic Levels: 5  
                                                                                   Logic: 2.052ns(67.191%), Route: 1.002ns(32.809%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in2 (rising edge)
                                                      1000.000    1000.000 r                        
 M20                                                     0.000    1000.000 r       pixclk_in2 (port)
                                   net (fanout=1)        0.083    1000.083         pixclk_in2       
 IOBS_LR_328_217/DIN               td                    0.735    1000.818 r       pixclk_in2_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.818         pixclk_in2_ibuf/ntD
 IOL_327_218/RX_DATA_DD            td                    0.066    1000.884 r       pixclk_in2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.100    1001.984         nt_pixclk_in2    
 CLMS_202_201/Y0                   td                    0.167    1002.151 r       pixclk_in6_or[0]_1/gateop/F
                                   net (fanout=44)       1.159    1003.310         pixclk_in6       
 CLMA_102_212/CLK                                                          r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.394    1003.704                          
 clock uncertainty                                      -0.050    1003.654                          

 Setup time                                             -0.094    1003.560                          

 Data required time                                               1003.560                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.560                          
 Data arrival time                                                   6.724                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.836                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK
Endpoint    : frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/ADDRA[5]
Path Group  : hdmi_ddr_ov5640_top|pixclk_in2
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.227  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.960
  Launch Clock Delay      :  3.290
  Clock Pessimism Removal :  -0.443

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in2 (rising edge)
                                                         0.000       0.000 r                        
 M20                                                     0.000       0.000 r       pixclk_in2 (port)
                                   net (fanout=1)        0.083       0.083         pixclk_in2       
 IOBS_LR_328_217/DIN               td                    0.735       0.818 r       pixclk_in2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.818         pixclk_in2_ibuf/ntD
 IOL_327_218/RX_DATA_DD            td                    0.066       0.884 r       pixclk_in2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.100       1.984         nt_pixclk_in2    
 CLMS_202_201/Y0                   td                    0.167       2.151 r       pixclk_in6_or[0]_1/gateop/F
                                   net (fanout=44)       1.139       3.290         pixclk_in6       
 CLMS_98_213/CLK                                                           r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK

 CLMS_98_213/Q0                    tco                   0.182       3.472 r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=11)       0.365       3.837         frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [4]
 DRM_82_212/ADA0[5]                                                        r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/ADDRA[5]

 Data arrival time                                                   3.837         Logic Levels: 0  
                                                                                   Logic: 0.182ns(33.272%), Route: 0.365ns(66.728%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in2 (rising edge)
                                                         0.000       0.000 r                        
 M20                                                     0.000       0.000 r       pixclk_in2 (port)
                                   net (fanout=1)        0.083       0.083         pixclk_in2       
 IOBS_LR_328_217/DIN               td                    0.861       0.944 r       pixclk_in2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.944         pixclk_in2_ibuf/ntD
 IOL_327_218/RX_DATA_DD            td                    0.096       1.040 r       pixclk_in2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.239       2.279         nt_pixclk_in2    
 CLMS_202_201/Y0                   td                    0.220       2.499 r       pixclk_in6_or[0]_1/gateop/F
                                   net (fanout=44)       1.461       3.960         pixclk_in6       
 DRM_82_212/CLKA[0]                                                        r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.443       3.517                          
 clock uncertainty                                       0.000       3.517                          

 Hold time                                               0.166       3.683                          

 Data required time                                                  3.683                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.683                          
 Data arrival time                                                   3.837                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.154                          
====================================================================================================

====================================================================================================

Startpoint  : write_req_gen_channel_6/cmos_vsync_d1/opit_0_inv/CLK
Endpoint    : write_req_gen_channel_6/write_req/opit_0_inv_L5Q_perm/L4
Path Group  : hdmi_ddr_ov5640_top|pixclk_in2
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.610
  Launch Clock Delay      :  3.135
  Clock Pessimism Removal :  -0.473

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in2 (rising edge)
                                                         0.000       0.000 r                        
 M20                                                     0.000       0.000 r       pixclk_in2 (port)
                                   net (fanout=1)        0.083       0.083         pixclk_in2       
 IOBS_LR_328_217/DIN               td                    0.735       0.818 r       pixclk_in2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.818         pixclk_in2_ibuf/ntD
 IOL_327_218/RX_DATA_DD            td                    0.066       0.884 r       pixclk_in2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.100       1.984         nt_pixclk_in2    
 CLMS_202_201/Y0                   td                    0.167       2.151 r       pixclk_in6_or[0]_1/gateop/F
                                   net (fanout=44)       0.984       3.135         pixclk_in6       
 CLMA_126_168/CLK                                                          r       write_req_gen_channel_6/cmos_vsync_d1/opit_0_inv/CLK

 CLMA_126_168/Q0                   tco                   0.179       3.314 f       write_req_gen_channel_6/cmos_vsync_d1/opit_0_inv/Q
                                   net (fanout=2)        0.059       3.373         write_req_gen_channel_6/cmos_vsync_d1
 CLMA_126_168/B4                                                           f       write_req_gen_channel_6/write_req/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.373         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in2 (rising edge)
                                                         0.000       0.000 r                        
 M20                                                     0.000       0.000 r       pixclk_in2 (port)
                                   net (fanout=1)        0.083       0.083         pixclk_in2       
 IOBS_LR_328_217/DIN               td                    0.861       0.944 r       pixclk_in2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.944         pixclk_in2_ibuf/ntD
 IOL_327_218/RX_DATA_DD            td                    0.096       1.040 r       pixclk_in2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.239       2.279         nt_pixclk_in2    
 CLMS_202_201/Y0                   td                    0.220       2.499 r       pixclk_in6_or[0]_1/gateop/F
                                   net (fanout=44)       1.111       3.610         pixclk_in6       
 CLMA_126_168/CLK                                                          r       write_req_gen_channel_6/write_req/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.473       3.137                          
 clock uncertainty                                       0.000       3.137                          

 Hold time                                              -0.029       3.108                          

 Data required time                                                  3.108                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.108                          
 Data arrival time                                                   3.373                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.265                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
Endpoint    : frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[4]/opit_0/D
Path Group  : hdmi_ddr_ov5640_top|pixclk_in2
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.718
  Launch Clock Delay      :  3.228
  Clock Pessimism Removal :  -0.490

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in2 (rising edge)
                                                         0.000       0.000 r                        
 M20                                                     0.000       0.000 r       pixclk_in2 (port)
                                   net (fanout=1)        0.083       0.083         pixclk_in2       
 IOBS_LR_328_217/DIN               td                    0.735       0.818 r       pixclk_in2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.818         pixclk_in2_ibuf/ntD
 IOL_327_218/RX_DATA_DD            td                    0.066       0.884 r       pixclk_in2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.100       1.984         nt_pixclk_in2    
 CLMS_202_201/Y0                   td                    0.167       2.151 r       pixclk_in6_or[0]_1/gateop/F
                                   net (fanout=44)       1.077       3.228         pixclk_in6       
 CLMA_110_200/CLK                                                          r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK

 CLMA_110_200/Q0                   tco                   0.179       3.407 f       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/Q
                                   net (fanout=1)        0.130       3.537         frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [4]
 CLMA_110_200/CD                                                           f       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[4]/opit_0/D

 Data arrival time                                                   3.537         Logic Levels: 0  
                                                                                   Logic: 0.179ns(57.929%), Route: 0.130ns(42.071%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in2 (rising edge)
                                                         0.000       0.000 r                        
 M20                                                     0.000       0.000 r       pixclk_in2 (port)
                                   net (fanout=1)        0.083       0.083         pixclk_in2       
 IOBS_LR_328_217/DIN               td                    0.861       0.944 r       pixclk_in2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.944         pixclk_in2_ibuf/ntD
 IOL_327_218/RX_DATA_DD            td                    0.096       1.040 r       pixclk_in2_ibuf/opit_1/OUT
                                   net (fanout=1)        1.239       2.279         nt_pixclk_in2    
 CLMS_202_201/Y0                   td                    0.220       2.499 r       pixclk_in6_or[0]_1/gateop/F
                                   net (fanout=44)       1.219       3.718         pixclk_in6       
 CLMA_110_200/CLK                                                          r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[4]/opit_0/CLK
 clock pessimism                                        -0.490       3.228                          
 clock uncertainty                                       0.000       3.228                          

 Hold time                                               0.040       3.268                          

 Data required time                                                  3.268                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.268                          
 Data arrival time                                                   3.537                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.269                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_rec_inst/de/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : hdmi_ddr_ov5640_top|pixclk_in1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.231  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.594
  Launch Clock Delay      :  3.489
  Clock Pessimism Removal :  0.126

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in1 (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in1 (port)
                                   net (fanout=1)        0.078       0.078         pixclk_in1       
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in1_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in1_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       2.452 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=287)      1.037       3.489         ntclkbufg_6      
 CLMA_262_320/CLK                                                          r       video_packet_rec_inst/de/opit_0_L5Q_perm/CLK

 CLMA_262_320/Q0                   tco                   0.221       3.710 f       video_packet_rec_inst/de/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.697       4.407         de_in4           
 CLMS_254_269/Y0                   td                    0.378       4.785 f       ch6_write_data_18[16]/gateop/F
                                   net (fanout=10)       2.182       6.967         ch6_write_en     
                                   td                    0.180       7.147 f       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.147         frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9420
 CLMS_98_209/COUT                  td                    0.044       7.191 r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.191         frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9422
                                   td                    0.044       7.235 r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.235         frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9424
 CLMS_98_213/Y3                    td                    0.387       7.622 r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.278       7.900         frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [7]
 CLMA_102_204/Y1                   td                    0.359       8.259 f       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N3[7]/gateop_perm/Z
                                   net (fanout=1)        0.256       8.515         frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wwptr [7]
 CLMA_102_208/COUT                 td                    0.391       8.906 r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.906         frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.co [6]
 CLMA_102_212/Y1                   td                    0.383       9.289 r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.074       9.363         frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148
 CLMA_102_212/C4                                                           r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                   9.363         Logic Levels: 6  
                                                                                   Logic: 2.387ns(40.637%), Route: 3.487ns(59.363%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in1 (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in1 (port)
                                   net (fanout=1)        0.078    1000.078         pixclk_in1       
 IOBD_161_0/DIN                    td                    0.735    1000.813 r       pixclk_in1_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.813         pixclk_in1_ibuf/ntD
 IOL_163_6/RX_DATA_DD              td                    0.066    1000.879 r       pixclk_in1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.373    1002.252         nt_pixclk_in1    
 CLMS_202_201/Y0                   td                    0.183    1002.435 r       pixclk_in6_or[0]_1/gateop/F
                                   net (fanout=44)       1.159    1003.594         pixclk_in6       
 CLMA_102_212/CLK                                                          r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.126    1003.720                          
 clock uncertainty                                      -0.050    1003.670                          

 Setup time                                             -0.094    1003.576                          

 Data required time                                               1003.576                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.576                          
 Data arrival time                                                   9.363                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.213                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/DIA[1]
Path Group  : hdmi_ddr_ov5640_top|pixclk_in1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.184  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.547
  Launch Clock Delay      :  3.489
  Clock Pessimism Removal :  0.126

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in1 (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in1 (port)
                                   net (fanout=1)        0.078       0.078         pixclk_in1       
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in1_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in1_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       2.452 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=287)      1.037       3.489         ntclkbufg_6      
 DRM_234_356/CLKB[0]                                                       r       video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_234_356/QB0[3]                tco                   1.780       5.269 f       video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/QB0[3]
                                   net (fanout=4)        1.588       6.857         rgb_data4[11]    
 CLMA_266_232/Y0                   td                    0.226       7.083 f       ch6_write_data_18[11]/gateop/F
                                   net (fanout=1)        1.854       8.937         ch6_write_data[11]
 DRM_178_108/DA0[1]                                                        f       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/DIA[1]

 Data arrival time                                                   8.937         Logic Levels: 1  
                                                                                   Logic: 2.006ns(36.821%), Route: 3.442ns(63.179%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in1 (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in1 (port)
                                   net (fanout=1)        0.078    1000.078         pixclk_in1       
 IOBD_161_0/DIN                    td                    0.735    1000.813 r       pixclk_in1_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.813         pixclk_in1_ibuf/ntD
 IOL_163_6/RX_DATA_DD              td                    0.066    1000.879 r       pixclk_in1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.373    1002.252         nt_pixclk_in1    
 CLMS_202_201/Y0                   td                    0.183    1002.435 r       pixclk_in6_or[0]_1/gateop/F
                                   net (fanout=44)       1.112    1003.547         pixclk_in6       
 DRM_178_108/CLKA[0]                                                       r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.126    1003.673                          
 clock uncertainty                                      -0.050    1003.623                          

 Setup time                                              0.021    1003.644                          

 Data required time                                               1003.644                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.644                          
 Data arrival time                                                   8.937                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.707                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/DIA[0]
Path Group  : hdmi_ddr_ov5640_top|pixclk_in1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.184  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.547
  Launch Clock Delay      :  3.489
  Clock Pessimism Removal :  0.126

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in1 (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in1 (port)
                                   net (fanout=1)        0.078       0.078         pixclk_in1       
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in1_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in1_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       2.452 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=287)      1.037       3.489         ntclkbufg_6      
 DRM_234_356/CLKB[0]                                                       r       video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_234_356/QB0[2]                tco                   1.780       5.269 f       video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/QB0[2]
                                   net (fanout=4)        1.983       7.252         rgb_data4[10]    
 CLMS_262_181/Y0                   td                    0.226       7.478 f       ch6_write_data_18[10]/gateop/F
                                   net (fanout=1)        1.360       8.838         ch6_write_data[10]
 DRM_178_108/DA0[0]                                                        f       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/DIA[0]

 Data arrival time                                                   8.838         Logic Levels: 1  
                                                                                   Logic: 2.006ns(37.502%), Route: 3.343ns(62.498%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in1 (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in1 (port)
                                   net (fanout=1)        0.078    1000.078         pixclk_in1       
 IOBD_161_0/DIN                    td                    0.735    1000.813 r       pixclk_in1_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.813         pixclk_in1_ibuf/ntD
 IOL_163_6/RX_DATA_DD              td                    0.066    1000.879 r       pixclk_in1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.373    1002.252         nt_pixclk_in1    
 CLMS_202_201/Y0                   td                    0.183    1002.435 r       pixclk_in6_or[0]_1/gateop/F
                                   net (fanout=44)       1.112    1003.547         pixclk_in6       
 DRM_178_108/CLKA[0]                                                       r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.126    1003.673                          
 clock uncertainty                                      -0.050    1003.623                          

 Setup time                                              0.021    1003.644                          

 Data required time                                               1003.644                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.644                          
 Data arrival time                                                   8.838                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.806                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK
Endpoint    : frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/ADDRA[5]
Path Group  : hdmi_ddr_ov5640_top|pixclk_in1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.227  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.235
  Launch Clock Delay      :  3.574
  Clock Pessimism Removal :  -0.434

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in1 (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in1 (port)
                                   net (fanout=1)        0.078       0.078         pixclk_in1       
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pixclk_in1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pixclk_in1_ibuf/ntD
 IOL_163_6/RX_DATA_DD              td                    0.066       0.879 r       pixclk_in1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.373       2.252         nt_pixclk_in1    
 CLMS_202_201/Y0                   td                    0.183       2.435 r       pixclk_in6_or[0]_1/gateop/F
                                   net (fanout=44)       1.139       3.574         pixclk_in6       
 CLMS_98_213/CLK                                                           r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK

 CLMS_98_213/Q0                    tco                   0.182       3.756 r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=11)       0.365       4.121         frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [4]
 DRM_82_212/ADA0[5]                                                        r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/ADDRA[5]

 Data arrival time                                                   4.121         Logic Levels: 0  
                                                                                   Logic: 0.182ns(33.272%), Route: 0.365ns(66.728%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in1 (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in1 (port)
                                   net (fanout=1)        0.078       0.078         pixclk_in1       
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in1_ibuf/ntD
 IOL_163_6/RX_DATA_DD              td                    0.096       1.035 r       pixclk_in1_ibuf/opit_1/OUT
                                   net (fanout=1)        1.513       2.548         nt_pixclk_in1    
 CLMS_202_201/Y0                   td                    0.226       2.774 r       pixclk_in6_or[0]_1/gateop/F
                                   net (fanout=44)       1.461       4.235         pixclk_in6       
 DRM_82_212/CLKA[0]                                                        r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.434       3.801                          
 clock uncertainty                                       0.000       3.801                          

 Hold time                                               0.166       3.967                          

 Data required time                                                  3.967                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.967                          
 Data arrival time                                                   4.121                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.154                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[12]/opit_0_inv_AQ/CLK
Endpoint    : video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm/L4
Path Group  : hdmi_ddr_ov5640_top|pixclk_in1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.489
  Launch Clock Delay      :  3.284
  Clock Pessimism Removal :  -0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in1 (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in1 (port)
                                   net (fanout=1)        0.078       0.078         pixclk_in1       
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pixclk_in1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pixclk_in1_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pixclk_in1_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       2.279 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=287)      1.005       3.284         ntclkbufg_6      
 CLMS_254_345/CLK                                                          r       video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[12]/opit_0_inv_AQ/CLK

 CLMS_254_345/Q0                   tco                   0.179       3.463 f       video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[12]/opit_0_inv_AQ/Q
                                   net (fanout=4)        0.065       3.528         video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/rbin [12]
 CLMA_254_344/B4                                                           f       video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.528         Logic Levels: 0  
                                                                                   Logic: 0.179ns(73.361%), Route: 0.065ns(26.639%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in1 (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in1 (port)
                                   net (fanout=1)        0.078       0.078         pixclk_in1       
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in1_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in1_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       2.452 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=287)      1.037       3.489         ntclkbufg_6      
 CLMA_254_344/CLK                                                          r       video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.190       3.299                          
 clock uncertainty                                       0.000       3.299                          

 Hold time                                              -0.029       3.270                          

 Data required time                                                  3.270                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.270                          
 Data arrival time                                                   3.528                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.258                          
====================================================================================================

====================================================================================================

Startpoint  : channel_4_data_input/rd_addr[8]/opit_0_inv_L5Q_perm/CLK
Endpoint    : channel_4_data_input/hdmi_linebuffer_u/U_ipml_sdpram_hdmi_linebuffer/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADB0[12]
Path Group  : hdmi_ddr_ov5640_top|pixclk_in1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.489
  Launch Clock Delay      :  3.284
  Clock Pessimism Removal :  -0.186

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in1 (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in1 (port)
                                   net (fanout=1)        0.078       0.078         pixclk_in1       
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pixclk_in1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pixclk_in1_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pixclk_in1_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       2.279 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=287)      1.005       3.284         ntclkbufg_6      
 CLMS_270_277/CLK                                                          r       channel_4_data_input/rd_addr[8]/opit_0_inv_L5Q_perm/CLK

 CLMS_270_277/Q2                   tco                   0.183       3.467 r       channel_4_data_input/rd_addr[8]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.162       3.629         channel_4_data_input/rd_addr [8]
 DRM_278_272/ADB0[12]                                                      r       channel_4_data_input/hdmi_linebuffer_u/U_ipml_sdpram_hdmi_linebuffer/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADB0[12]

 Data arrival time                                                   3.629         Logic Levels: 0  
                                                                                   Logic: 0.183ns(53.043%), Route: 0.162ns(46.957%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in1 (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in1 (port)
                                   net (fanout=1)        0.078       0.078         pixclk_in1       
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in1_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in1_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N35             
 USCM_84_113/CLK_USCM              td                    0.000       2.452 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=287)      1.037       3.489         ntclkbufg_6      
 DRM_278_272/CLKB[0]                                                       r       channel_4_data_input/hdmi_linebuffer_u/U_ipml_sdpram_hdmi_linebuffer/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.186       3.303                          
 clock uncertainty                                       0.000       3.303                          

 Hold time                                               0.061       3.364                          

 Data required time                                                  3.364                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.364                          
 Data arrival time                                                   3.629                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.265                          
====================================================================================================

====================================================================================================

Startpoint  : ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK
Endpoint    : ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.018  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.273
  Launch Clock Delay      :  5.536
  Clock Pessimism Removal :  0.245

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.131       3.573         free_clk_g       
 PLL_158_303/CLK_OUT0              td                    0.083       3.656 r       pll_1_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.932       4.588         nt_ad_clk        
 USCM_84_120/CLK_USCM              td                    0.000       4.588 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=34)       0.948       5.536         ntclkbufg_10     
 CLMA_74_76/CLK                                                            r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK

 CLMA_74_76/Q1                     tco                   0.223       5.759 f       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=5)        0.154       5.913         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/wr_addr [1]
                                   td                    0.365       6.278 f       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.278         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/_N8708
 CLMA_74_76/Y3                     td                    0.387       6.665 r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.236       6.901         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/N2 [3]
 CLMA_74_72/Y0                     td                    0.264       7.165 f       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/N3[3]_1/gateop_perm/Z
                                   net (fanout=1)        0.268       7.433         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/_N102133
                                   td                    0.368       7.801 f       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/N137.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.801         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/N137.co [2]
 CLMS_74_81/Y3                     td                    0.116       7.917 r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/N137.eq_2/gateop_A2/Y1
                                   net (fanout=1)        0.275       8.192         _N33             
 CLMS_70_85/A4                                                             r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                   8.192         Logic Levels: 3  
                                                                                   Logic: 1.723ns(64.872%), Route: 0.933ns(35.128%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        50.000      50.000 r                        
 P20                                                     0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      50.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      50.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      50.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      50.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      52.270         _N41             
 USCM_84_114/CLK_USCM              td                    0.000      52.270 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.091      53.361         free_clk_g       
 PLL_158_303/CLK_OUT0              td                    0.078      53.439 r       pll_1_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.915      54.354         nt_ad_clk        
 USCM_84_120/CLK_USCM              td                    0.000      54.354 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=34)       0.919      55.273         ntclkbufg_10     
 CLMS_70_85/CLK                                                            r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.245      55.518                          
 clock uncertainty                                      -0.150      55.368                          

 Setup time                                             -0.093      55.275                          

 Data required time                                                 55.275                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 55.275                          
 Data arrival time                                                   8.192                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.083                          
====================================================================================================

====================================================================================================

Startpoint  : ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/CLK
Endpoint    : ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/L3
Path Group  : sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.022  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.273
  Launch Clock Delay      :  5.540
  Clock Pessimism Removal :  0.245

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.131       3.573         free_clk_g       
 PLL_158_303/CLK_OUT0              td                    0.083       3.656 r       pll_1_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.932       4.588         nt_ad_clk        
 USCM_84_120/CLK_USCM              td                    0.000       4.588 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=34)       0.952       5.540         ntclkbufg_10     
 CLMA_74_80/CLK                                                            r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/CLK

 CLMA_74_80/Q2                     tco                   0.223       5.763 f       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.466       6.229         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/wr_addr [6]
 CLMA_74_80/COUT                   td                    0.265       6.494 r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.494         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/_N8714
 CLMA_74_84/Y0                     td                    0.206       6.700 f       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[8]/opit_0_inv_AQ/Y
                                   net (fanout=3)        0.357       7.057         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/N2 [8]
 CLMS_70_85/C3                                                             f       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/L3

 Data arrival time                                                   7.057         Logic Levels: 2  
                                                                                   Logic: 0.694ns(45.748%), Route: 0.823ns(54.252%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        50.000      50.000 r                        
 P20                                                     0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      50.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      50.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      50.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      50.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      52.270         _N41             
 USCM_84_114/CLK_USCM              td                    0.000      52.270 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.091      53.361         free_clk_g       
 PLL_158_303/CLK_OUT0              td                    0.078      53.439 r       pll_1_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.915      54.354         nt_ad_clk        
 USCM_84_120/CLK_USCM              td                    0.000      54.354 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=34)       0.919      55.273         ntclkbufg_10     
 CLMS_70_85/CLK                                                            r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.245      55.518                          
 clock uncertainty                                      -0.150      55.368                          

 Setup time                                             -0.308      55.060                          

 Data required time                                                 55.060                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 55.060                          
 Data arrival time                                                   7.057                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.003                          
====================================================================================================

====================================================================================================

Startpoint  : ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK
Endpoint    : ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/L1
Path Group  : sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.018  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.273
  Launch Clock Delay      :  5.536
  Clock Pessimism Removal :  0.245

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.131       3.573         free_clk_g       
 PLL_158_303/CLK_OUT0              td                    0.083       3.656 r       pll_1_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.932       4.588         nt_ad_clk        
 USCM_84_120/CLK_USCM              td                    0.000       4.588 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=34)       0.948       5.536         ntclkbufg_10     
 CLMA_74_76/CLK                                                            r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK

 CLMA_74_76/Q3                     tco                   0.220       5.756 f       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=5)        0.345       6.101         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/wr_addr [3]
 CLMA_74_76/COUT                   td                    0.268       6.369 r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.369         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/_N8710
                                   td                    0.044       6.413 r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.413         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/_N8712
 CLMA_74_80/Y3                     td                    0.365       6.778 f       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.370       7.148         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/N2 [7]
 CLMS_70_85/B1                                                             f       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/L1

 Data arrival time                                                   7.148         Logic Levels: 2  
                                                                                   Logic: 0.897ns(55.645%), Route: 0.715ns(44.355%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        50.000      50.000 r                        
 P20                                                     0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      50.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      50.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      50.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      50.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      52.270         _N41             
 USCM_84_114/CLK_USCM              td                    0.000      52.270 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.091      53.361         free_clk_g       
 PLL_158_303/CLK_OUT0              td                    0.078      53.439 r       pll_1_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.915      54.354         nt_ad_clk        
 USCM_84_120/CLK_USCM              td                    0.000      54.354 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=34)       0.919      55.273         ntclkbufg_10     
 CLMS_70_85/CLK                                                            r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.245      55.518                          
 clock uncertainty                                      -0.150      55.368                          

 Setup time                                             -0.170      55.198                          

 Data required time                                                 55.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 55.198                          
 Data arrival time                                                   7.148                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.050                          
====================================================================================================

====================================================================================================

Startpoint  : ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/CLK
Endpoint    : ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/wrptr2[1]/opit_0/D
Path Group  : sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.532
  Launch Clock Delay      :  5.268
  Clock Pessimism Removal :  -0.249

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       2.270 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.091       3.361         free_clk_g       
 PLL_158_303/CLK_OUT0              td                    0.078       3.439 r       pll_1_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.915       4.354         nt_ad_clk        
 USCM_84_120/CLK_USCM              td                    0.000       4.354 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=34)       0.914       5.268         ntclkbufg_10     
 CLMA_70_72/CLK                                                            r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/CLK

 CLMA_70_72/Q3                     tco                   0.178       5.446 f       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/Q
                                   net (fanout=1)        0.130       5.576         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/wrptr1 [1]
 CLMS_70_73/CD                                                             f       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/wrptr2[1]/opit_0/D

 Data arrival time                                                   5.576         Logic Levels: 0  
                                                                                   Logic: 0.178ns(57.792%), Route: 0.130ns(42.208%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.131       3.573         free_clk_g       
 PLL_158_303/CLK_OUT0              td                    0.083       3.656 r       pll_1_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.932       4.588         nt_ad_clk        
 USCM_84_120/CLK_USCM              td                    0.000       4.588 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=34)       0.944       5.532         ntclkbufg_10     
 CLMS_70_73/CLK                                                            r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/wrptr2[1]/opit_0/CLK
 clock pessimism                                        -0.249       5.283                          
 clock uncertainty                                       0.000       5.283                          

 Hold time                                               0.040       5.323                          

 Data required time                                                  5.323                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.323                          
 Data arrival time                                                   5.576                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK
Endpoint    : ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/D
Path Group  : sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.532
  Launch Clock Delay      :  5.268
  Clock Pessimism Removal :  -0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       2.270 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.091       3.361         free_clk_g       
 PLL_158_303/CLK_OUT0              td                    0.078       3.439 r       pll_1_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.915       4.354         nt_ad_clk        
 USCM_84_120/CLK_USCM              td                    0.000       4.354 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=34)       0.914       5.268         ntclkbufg_10     
 CLMS_70_73/CLK                                                            r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK

 CLMS_70_73/Q1                     tco                   0.184       5.452 r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/Q
                                   net (fanout=1)        0.127       5.579         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/wrptr1 [3]
 CLMS_70_73/M1                                                             r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/D

 Data arrival time                                                   5.579         Logic Levels: 0  
                                                                                   Logic: 0.184ns(59.164%), Route: 0.127ns(40.836%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.131       3.573         free_clk_g       
 PLL_158_303/CLK_OUT0              td                    0.083       3.656 r       pll_1_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.932       4.588         nt_ad_clk        
 USCM_84_120/CLK_USCM              td                    0.000       4.588 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=34)       0.944       5.532         ntclkbufg_10     
 CLMS_70_73/CLK                                                            r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/CLK
 clock pessimism                                        -0.264       5.268                          
 clock uncertainty                                       0.000       5.268                          

 Hold time                                              -0.011       5.257                          

 Data required time                                                  5.257                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.257                          
 Data arrival time                                                   5.579                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.322                          
====================================================================================================

====================================================================================================

Startpoint  : ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
Endpoint    : ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L0
Path Group  : sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.537
  Launch Clock Delay      :  5.273
  Clock Pessimism Removal :  -0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       2.270 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.091       3.361         free_clk_g       
 PLL_158_303/CLK_OUT0              td                    0.078       3.439 r       pll_1_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.915       4.354         nt_ad_clk        
 USCM_84_120/CLK_USCM              td                    0.000       4.354 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=34)       0.919       5.273         ntclkbufg_10     
 CLMS_70_85/CLK                                                            r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK

 CLMS_70_85/Q0                     tco                   0.179       5.452 f       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/Q
                                   net (fanout=24)       0.069       5.521         ad_data_send_inst/wr_full
 CLMS_70_85/A0                                                             f       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L0

 Data arrival time                                                   5.521         Logic Levels: 0  
                                                                                   Logic: 0.179ns(72.177%), Route: 0.069ns(27.823%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.131       3.573         free_clk_g       
 PLL_158_303/CLK_OUT0              td                    0.083       3.656 r       pll_1_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.932       4.588         nt_ad_clk        
 USCM_84_120/CLK_USCM              td                    0.000       4.588 r       clkbufg_13/gopclkbufg/CLKOUT
                                   net (fanout=34)       0.949       5.537         ntclkbufg_10     
 CLMS_70_85/CLK                                                            r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.264       5.273                          
 clock uncertainty                                       0.000       5.273                          

 Hold time                                              -0.078       5.195                          

 Data required time                                                  5.195                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.195                          
 Data arrival time                                                   5.521                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.326                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.211
  Launch Clock Delay      :  3.140
  Clock Pessimism Removal :  -0.068

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.215       2.215         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       2.215 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       0.925       3.140         ntclkbufg_9      
 CLMS_322_9/CLK                                                            r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_322_9/Q0                     tco                   0.221       3.361 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.642       4.003         u_CORES/u_jtag_hub/data_ctrl
 CLMS_298_33/B1                                                            f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   4.003         Logic Levels: 0  
                                                                                   Logic: 0.221ns(25.608%), Route: 0.642ns(74.392%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.293      27.293         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      27.293 f       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       0.918      28.211         ntclkbufg_9      
 CLMS_298_33/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.068      28.143                          
 clock uncertainty                                      -0.050      28.093                          

 Setup time                                             -0.149      27.944                          

 Data required time                                                 27.944                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.944                          
 Data arrival time                                                   4.003                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.941                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.211
  Launch Clock Delay      :  3.140
  Clock Pessimism Removal :  -0.068

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.215       2.215         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       2.215 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       0.925       3.140         ntclkbufg_9      
 CLMS_322_9/CLK                                                            r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_322_9/Q0                     tco                   0.221       3.361 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.635       3.996         u_CORES/u_jtag_hub/data_ctrl
 CLMS_298_29/D1                                                            f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   3.996         Logic Levels: 0  
                                                                                   Logic: 0.221ns(25.818%), Route: 0.635ns(74.182%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.293      27.293         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      27.293 f       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       0.918      28.211         ntclkbufg_9      
 CLMS_298_29/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.068      28.143                          
 clock uncertainty                                      -0.050      28.093                          

 Setup time                                             -0.149      27.944                          

 Data required time                                                 27.944                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.944                          
 Data arrival time                                                   3.996                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.948                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.211
  Launch Clock Delay      :  3.140
  Clock Pessimism Removal :  -0.068

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.215       2.215         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       2.215 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       0.925       3.140         ntclkbufg_9      
 CLMS_322_9/CLK                                                            r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_322_9/Q0                     tco                   0.221       3.361 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.563       3.924         u_CORES/u_jtag_hub/data_ctrl
 CLMS_298_29/A1                                                            f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   3.924         Logic Levels: 0  
                                                                                   Logic: 0.221ns(28.189%), Route: 0.563ns(71.811%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.293      27.293         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      27.293 f       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       0.918      28.211         ntclkbufg_9      
 CLMS_298_29/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.068      28.143                          
 clock uncertainty                                      -0.050      28.093                          

 Setup time                                             -0.171      27.922                          

 Data required time                                                 27.922                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.922                          
 Data arrival time                                                   3.924                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.998                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[18]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.140
  Launch Clock Delay      :  2.929
  Clock Pessimism Removal :  -0.196

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.034       2.034         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       2.034 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       0.895       2.929         ntclkbufg_9      
 CLMA_298_40/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/CLK

 CLMA_298_40/Q0                    tco                   0.179       3.108 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/Q
                                   net (fanout=3)        0.059       3.167         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_d1 [4]
 CLMS_298_41/B4                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[18]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.167         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.215       2.215         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       2.215 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       0.925       3.140         ntclkbufg_9      
 CLMS_298_41/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[18]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.196       2.944                          
 clock uncertainty                                       0.000       2.944                          

 Hold time                                              -0.029       2.915                          

 Data required time                                                  2.915                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.915                          
 Data arrival time                                                   3.167                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/ADDRB[3]
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.140
  Launch Clock Delay      :  2.929
  Clock Pessimism Removal :  -0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.034       2.034         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       2.034 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       0.895       2.929         ntclkbufg_9      
 CLMA_302_37/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_302_37/Q2                    tco                   0.183       3.112 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.199       3.311         u_CORES/u_debug_core_0/ram_radr [2]
 DRM_306_24/ADB0[3]                                                        r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/ADDRB[3]

 Data arrival time                                                   3.311         Logic Levels: 0  
                                                                                   Logic: 0.183ns(47.906%), Route: 0.199ns(52.094%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.215       2.215         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       2.215 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       0.925       3.140         ntclkbufg_9      
 DRM_306_24/CLKB[0]                                                        r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKB
 clock pessimism                                        -0.192       2.948                          
 clock uncertainty                                       0.000       2.948                          

 Hold time                                               0.107       3.055                          

 Data required time                                                  3.055                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.055                          
 Data arrival time                                                   3.311                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.256                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/shft.shift_data[7]/opit_0_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.140
  Launch Clock Delay      :  2.929
  Clock Pessimism Removal :  -0.210

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.034       2.034         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       2.034 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       0.895       2.929         ntclkbufg_9      
 CLMA_302_28/CLK                                                           r       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/CLK

 CLMA_302_28/Q0                    tco                   0.179       3.108 f       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.167         u_CORES/u_jtag_hub/shift_data [8]
 CLMA_302_28/B4                                                            f       u_CORES/u_jtag_hub/shft.shift_data[7]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.167         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.215       2.215         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       2.215 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       0.925       3.140         ntclkbufg_9      
 CLMA_302_28/CLK                                                           r       u_CORES/u_jtag_hub/shft.shift_data[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.210       2.930                          
 clock uncertainty                                       0.000       2.930                          

 Hold time                                              -0.029       2.901                          

 Data required time                                                  2.901                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.901                          
 Data arrival time                                                   3.167                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.141  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.929
  Launch Clock Delay      :  3.070
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.145      27.145         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000      27.145 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925      28.070         ntclkbufg_11     
 CLMS_294_29/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMS_294_29/Y0                    tco                   0.283      28.353 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=10)       0.387      28.740         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMS_298_41/Y3                    td                    0.360      29.100 f       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=2)        0.255      29.355         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMS_294_41/Y2                    td                    0.150      29.505 f       u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_4/gateop_perm/Z
                                   net (fanout=12)       0.363      29.868         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_302_37/Y0                    td                    0.264      30.132 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N490_3/gateop_perm/Z
                                   net (fanout=6)        0.261      30.393         u_CORES/u_debug_core_0/u_rd_addr_gen/N490
 CLMA_302_37/CE                                                            f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  30.393         Logic Levels: 3  
                                                                                   Logic: 1.057ns(45.502%), Route: 1.266ns(54.498%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.034      52.034         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      52.034 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       0.895      52.929         ntclkbufg_9      
 CLMA_302_37/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.929                          
 clock uncertainty                                      -0.050      52.879                          

 Setup time                                             -0.476      52.403                          

 Data required time                                                 52.403                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.403                          
 Data arrival time                                                  30.393                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.010                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.141  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.929
  Launch Clock Delay      :  3.070
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.145      27.145         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000      27.145 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925      28.070         ntclkbufg_11     
 CLMS_294_29/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMS_294_29/Y0                    tco                   0.283      28.353 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=10)       0.387      28.740         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMS_298_41/Y3                    td                    0.360      29.100 f       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=2)        0.255      29.355         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMS_294_41/Y2                    td                    0.150      29.505 f       u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_4/gateop_perm/Z
                                   net (fanout=12)       0.363      29.868         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_302_37/Y0                    td                    0.264      30.132 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N490_3/gateop_perm/Z
                                   net (fanout=6)        0.261      30.393         u_CORES/u_debug_core_0/u_rd_addr_gen/N490
 CLMA_302_37/CE                                                            f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  30.393         Logic Levels: 3  
                                                                                   Logic: 1.057ns(45.502%), Route: 1.266ns(54.498%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.034      52.034         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      52.034 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       0.895      52.929         ntclkbufg_9      
 CLMA_302_37/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.929                          
 clock uncertainty                                      -0.050      52.879                          

 Setup time                                             -0.476      52.403                          

 Data required time                                                 52.403                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.403                          
 Data arrival time                                                  30.393                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.010                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[1]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.141  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.929
  Launch Clock Delay      :  3.070
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.145      27.145         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000      27.145 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925      28.070         ntclkbufg_11     
 CLMS_294_29/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMS_294_29/Y0                    tco                   0.283      28.353 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=10)       0.387      28.740         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMS_298_41/Y3                    td                    0.360      29.100 f       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=2)        0.255      29.355         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMS_294_41/Y2                    td                    0.150      29.505 f       u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_4/gateop_perm/Z
                                   net (fanout=12)       0.363      29.868         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_302_37/Y0                    td                    0.264      30.132 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N490_3/gateop_perm/Z
                                   net (fanout=6)        0.248      30.380         u_CORES/u_debug_core_0/u_rd_addr_gen/N490
 CLMA_302_40/CE                                                            f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[1]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  30.380         Logic Levels: 3  
                                                                                   Logic: 1.057ns(45.758%), Route: 1.253ns(54.242%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.034      52.034         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      52.034 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       0.895      52.929         ntclkbufg_9      
 CLMA_302_40/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.929                          
 clock uncertainty                                      -0.050      52.879                          

 Setup time                                             -0.476      52.403                          

 Data required time                                                 52.403                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.403                          
 Data arrival time                                                  30.380                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.023                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.264  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.140
  Launch Clock Delay      :  2.876
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.981      26.981         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000      26.981 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895      27.876         ntclkbufg_11     
 CLMS_294_29/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMS_294_29/Q2                    tco                   0.183      28.059 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=9)        0.238      28.297         u_CORES/u_debug_core_0/conf_id_o [3]
 CLMA_298_40/M3                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/D

 Data arrival time                                                  28.297         Logic Levels: 0  
                                                                                   Logic: 0.183ns(43.468%), Route: 0.238ns(56.532%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.215       2.215         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       2.215 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       0.925       3.140         ntclkbufg_9      
 CLMA_298_40/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/CLK
 clock pessimism                                         0.000       3.140                          
 clock uncertainty                                       0.050       3.190                          

 Hold time                                              -0.011       3.179                          

 Data required time                                                  3.179                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.179                          
 Data arrival time                                                  28.297                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        25.118                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.264  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.140
  Launch Clock Delay      :  2.876
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.981      26.981         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000      26.981 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895      27.876         ntclkbufg_11     
 CLMS_294_29/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMS_294_29/Q1                    tco                   0.184      28.060 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=9)        0.244      28.304         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMA_298_40/M2                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D

 Data arrival time                                                  28.304         Logic Levels: 0  
                                                                                   Logic: 0.184ns(42.991%), Route: 0.244ns(57.009%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.215       2.215         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       2.215 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       0.925       3.140         ntclkbufg_9      
 CLMA_298_40/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/CLK
 clock pessimism                                         0.000       3.140                          
 clock uncertainty                                       0.050       3.190                          

 Hold time                                              -0.011       3.179                          

 Data required time                                                  3.179                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.179                          
 Data arrival time                                                  28.304                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        25.125                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newstop.start/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.264  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.140
  Launch Clock Delay      :  2.876
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.981      26.981         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000      26.981 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895      27.876         ntclkbufg_11     
 CLMS_294_29/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMS_294_29/Q3                    tco                   0.182      28.058 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=10)       0.206      28.264         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMS_294_33/D0                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newstop.start/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  28.264         Logic Levels: 0  
                                                                                   Logic: 0.182ns(46.907%), Route: 0.206ns(53.093%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.215       2.215         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000       2.215 r       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       0.925       3.140         ntclkbufg_9      
 CLMS_294_33/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newstop.start/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       3.140                          
 clock uncertainty                                       0.050       3.190                          

 Hold time                                              -0.068       3.122                          

 Data required time                                                  3.122                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.122                          
 Data arrival time                                                  28.264                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        25.142                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.534  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.876
  Launch Clock Delay      :  3.410
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.460      77.460         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      77.460 f       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       0.950      78.410         ntclkbufg_9      
 CLMS_298_29/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_298_29/Q0                    tco                   0.221      78.631 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.168      78.799         u_CORES/conf_sel [0]
 CLMS_294_29/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  78.799         Logic Levels: 0  
                                                                                   Logic: 0.221ns(56.812%), Route: 0.168ns(43.188%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.981     126.981         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000     126.981 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895     127.876         ntclkbufg_11     
 CLMS_294_29/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.876                          
 clock uncertainty                                      -0.050     127.826                          

 Setup time                                             -0.476     127.350                          

 Data required time                                                127.350                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.350                          
 Data arrival time                                                  78.799                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.551                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.534  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.876
  Launch Clock Delay      :  3.410
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.460      77.460         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      77.460 f       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       0.950      78.410         ntclkbufg_9      
 CLMS_298_29/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_298_29/Q0                    tco                   0.221      78.631 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.168      78.799         u_CORES/conf_sel [0]
 CLMS_294_29/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  78.799         Logic Levels: 0  
                                                                                   Logic: 0.221ns(56.812%), Route: 0.168ns(43.188%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.981     126.981         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000     126.981 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895     127.876         ntclkbufg_11     
 CLMS_294_29/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.876                          
 clock uncertainty                                      -0.050     127.826                          

 Setup time                                             -0.476     127.350                          

 Data required time                                                127.350                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.350                          
 Data arrival time                                                  78.799                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.551                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.534  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.876
  Launch Clock Delay      :  3.410
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.460      77.460         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000      77.460 f       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       0.950      78.410         ntclkbufg_9      
 CLMS_298_29/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_298_29/Q0                    tco                   0.221      78.631 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.168      78.799         u_CORES/conf_sel [0]
 CLMS_294_29/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  78.799         Logic Levels: 0  
                                                                                   Logic: 0.221ns(56.812%), Route: 0.168ns(43.188%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.981     126.981         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000     126.981 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895     127.876         ntclkbufg_11     
 CLMS_294_29/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.876                          
 clock uncertainty                                      -0.050     127.826                          

 Setup time                                             -0.476     127.350                          

 Data required time                                                127.350                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.350                          
 Data arrival time                                                  78.799                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.551                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.141  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.070
  Launch Clock Delay      :  3.211
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.293     127.293         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000     127.293 f       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       0.918     128.211         ntclkbufg_9      
 CLMS_298_29/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK

 CLMS_298_29/Q3                    tco                   0.201     128.412 r       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.137     128.549         u_CORES/id_o [3] 
 CLMS_294_29/M1                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D

 Data arrival time                                                 128.549         Logic Levels: 0  
                                                                                   Logic: 0.201ns(59.467%), Route: 0.137ns(40.533%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.145     127.145         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000     127.145 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925     128.070         ntclkbufg_11     
 CLMS_294_29/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.070                          
 clock uncertainty                                       0.050     128.120                          

 Hold time                                              -0.011     128.109                          

 Data required time                                                128.109                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.109                          
 Data arrival time                                                 128.549                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.440                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.141  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.070
  Launch Clock Delay      :  3.211
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.293     127.293         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000     127.293 f       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       0.918     128.211         ntclkbufg_9      
 CLMS_298_33/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_298_33/Q1                    tco                   0.201     128.412 r       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.137     128.549         u_CORES/id_o [4] 
 CLMS_294_37/M0                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D

 Data arrival time                                                 128.549         Logic Levels: 0  
                                                                                   Logic: 0.201ns(59.467%), Route: 0.137ns(40.533%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.145     127.145         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000     127.145 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925     128.070         ntclkbufg_11     
 CLMS_294_37/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.070                          
 clock uncertainty                                       0.050     128.120                          

 Hold time                                              -0.011     128.109                          

 Data required time                                                128.109                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.109                          
 Data arrival time                                                 128.549                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.440                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.141  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.070
  Launch Clock Delay      :  3.211
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.293     127.293         u_CORES/drck_o   
 USCM_84_121/CLK_USCM              td                    0.000     127.293 f       clkbufg_12/gopclkbufg/CLKOUT
                                   net (fanout=86)       0.918     128.211         ntclkbufg_9      
 CLMS_298_33/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_298_33/Q1                    tco                   0.201     128.412 r       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.138     128.550         u_CORES/id_o [4] 
 CLMS_294_29/M0                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D

 Data arrival time                                                 128.550         Logic Levels: 0  
                                                                                   Logic: 0.201ns(59.292%), Route: 0.138ns(40.708%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.145     127.145         u_CORES/capt_o   
 USCM_84_122/CLK_USCM              td                    0.000     127.145 r       clkbufg_14/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925     128.070         ntclkbufg_11     
 CLMS_294_29/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.070                          
 clock uncertainty                                       0.050     128.120                          

 Hold time                                              -0.011     128.109                          

 Data required time                                                128.109                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.109                          
 Data arrival time                                                 128.550                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.441                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.479
  Clock Pessimism Removal :  0.172

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.037       3.479         u_DDR3_50H/pll_clkin
 CLMA_194_304/CLK                                                          r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_194_304/Q1                   tco                   0.223       3.702 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=750)      2.440       6.142         u_DDR3_50H/ddr_rstn
 CLMS_14_185/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/RS

 Data arrival time                                                   6.142         Logic Levels: 0  
                                                                                   Logic: 0.223ns(8.374%), Route: 2.440ns(91.626%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      22.270         _N41             
 USCM_84_117/CLK_USCM              td                    0.000      22.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         u_DDR3_50H/pll_clkin
 CLMS_14_185/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
 clock pessimism                                         0.172      23.337                          
 clock uncertainty                                      -0.050      23.287                          

 Recovery time                                          -0.476      22.811                          

 Data required time                                                 22.811                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.811                          
 Data arrival time                                                   6.142                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.669                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.479
  Clock Pessimism Removal :  0.172

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.037       3.479         u_DDR3_50H/pll_clkin
 CLMA_194_304/CLK                                                          r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_194_304/Q1                   tco                   0.223       3.702 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=750)      2.187       5.889         u_DDR3_50H/ddr_rstn
 CLMS_10_237/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/RS

 Data arrival time                                                   5.889         Logic Levels: 0  
                                                                                   Logic: 0.223ns(9.253%), Route: 2.187ns(90.747%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      22.270         _N41             
 USCM_84_117/CLK_USCM              td                    0.000      22.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         u_DDR3_50H/pll_clkin
 CLMS_10_237/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/CLK
 clock pessimism                                         0.172      23.337                          
 clock uncertainty                                      -0.050      23.287                          

 Recovery time                                          -0.476      22.811                          

 Data required time                                                 22.811                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.811                          
 Data arrival time                                                   5.889                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.922                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.479
  Clock Pessimism Removal :  0.172

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.037       3.479         u_DDR3_50H/pll_clkin
 CLMA_194_304/CLK                                                          r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_194_304/Q1                   tco                   0.223       3.702 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=750)      2.112       5.814         u_DDR3_50H/ddr_rstn
 CLMS_38_245/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   5.814         Logic Levels: 0  
                                                                                   Logic: 0.223ns(9.550%), Route: 2.112ns(90.450%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      22.270         _N41             
 USCM_84_117/CLK_USCM              td                    0.000      22.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         u_DDR3_50H/pll_clkin
 CLMS_38_245/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.172      23.337                          
 clock uncertainty                                      -0.050      23.287                          

 Recovery time                                          -0.476      22.811                          

 Data required time                                                 22.811                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.811                          
 Data arrival time                                                   5.814                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.997                          
====================================================================================================

====================================================================================================

Startpoint  : hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0/CLK
Endpoint    : hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/signal_b_ff/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.479
  Launch Clock Delay      :  3.275
  Clock Pessimism Removal :  -0.189

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       2.270 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.005       3.275         free_clk_g       
 CLMA_102_300/CLK                                                          r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0/CLK

 CLMA_102_300/Q1                   tco                   0.180       3.455 f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0/Q
                                   net (fanout=9)        0.199       3.654         hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/s_pll_rstn_0
 CLMS_102_301/RSCO                 td                    0.085       3.739 r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/rise_cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       3.739         ntR1005          
 CLMS_102_305/RSCI                                                         r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/signal_b_ff/opit_0_inv/RS

 Data arrival time                                                   3.739         Logic Levels: 1  
                                                                                   Logic: 0.265ns(57.112%), Route: 0.199ns(42.888%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.037       3.479         free_clk_g       
 CLMS_102_305/CLK                                                          r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/signal_b_ff/opit_0_inv/CLK
 clock pessimism                                        -0.189       3.290                          
 clock uncertainty                                       0.000       3.290                          

 Removal time                                            0.000       3.290                          

 Data required time                                                  3.290                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.290                          
 Data arrival time                                                   3.739                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.449                          
====================================================================================================

====================================================================================================

Startpoint  : hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0/CLK
Endpoint    : hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/signal_b_neg/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.479
  Launch Clock Delay      :  3.275
  Clock Pessimism Removal :  -0.189

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       2.270 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.005       3.275         free_clk_g       
 CLMA_102_300/CLK                                                          r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0/CLK

 CLMA_102_300/Q1                   tco                   0.180       3.455 f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0/Q
                                   net (fanout=9)        0.199       3.654         hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/s_pll_rstn_0
 CLMS_102_301/RSCO                 td                    0.085       3.739 r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/rise_cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       3.739         ntR1005          
 CLMS_102_305/RSCI                                                         r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/signal_b_neg/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.739         Logic Levels: 1  
                                                                                   Logic: 0.265ns(57.112%), Route: 0.199ns(42.888%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.037       3.479         free_clk_g       
 CLMS_102_305/CLK                                                          r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/signal_b_neg/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.189       3.290                          
 clock uncertainty                                       0.000       3.290                          

 Removal time                                            0.000       3.290                          

 Data required time                                                  3.290                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.290                          
 Data arrival time                                                   3.739                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.449                          
====================================================================================================

====================================================================================================

Startpoint  : hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0/CLK
Endpoint    : hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/signal_deb_pre/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.479
  Launch Clock Delay      :  3.275
  Clock Pessimism Removal :  -0.189

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       2.270 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.005       3.275         free_clk_g       
 CLMA_102_300/CLK                                                          r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0/CLK

 CLMA_102_300/Q1                   tco                   0.180       3.455 f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0/Q
                                   net (fanout=9)        0.199       3.654         hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/s_pll_rstn_0
 CLMS_102_301/RSCO                 td                    0.085       3.739 r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/rise_cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       3.739         ntR1005          
 CLMS_102_305/RSCI                                                         r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/signal_deb_pre/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.739         Logic Levels: 1  
                                                                                   Logic: 0.265ns(57.112%), Route: 0.199ns(42.888%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N41             
 USCM_84_114/CLK_USCM              td                    0.000       2.442 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=262)      1.037       3.479         free_clk_g       
 CLMS_102_305/CLK                                                          r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/signal_deb_pre/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.189       3.290                          
 clock uncertainty                                       0.000       3.290                          

 Removal time                                            0.000       3.290                          

 Data required time                                                  3.290                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.290                          
 Data arrival time                                                   3.739                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.449                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_set_bin_tra[2]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000       5.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5279)     0.925       6.736         ntclkbufg_1      
 CLMS_42_241/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_42_241/Q0                    tco                   0.221       6.957 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=802)      1.428       8.385         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMS_10_133/RSCO                  td                    0.105       8.490 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_8/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.490         ntR2908          
 CLMS_10_137/RSCO                  td                    0.105       8.595 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.595         ntR2907          
 CLMS_10_141/RSCO                  td                    0.105       8.700 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.700         ntR2906          
 CLMS_10_145/RSCO                  td                    0.105       8.805 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[8]/opit_0_inv_AQ/RSOUT
                                   net (fanout=1)        0.000       8.805         ntR2905          
 CLMS_10_149/RSCO                  td                    0.105       8.910 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr1_ddr3[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.910         ntR2904          
 CLMS_10_153/RSCO                  td                    0.105       9.015 r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/calib_done_r/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       9.015         ntR2903          
 CLMS_10_157/RSCO                  td                    0.105       9.120 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr3_ddr3[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.120         ntR2902          
 CLMS_10_161/RSCO                  td                    0.105       9.225 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_sync/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.225         ntR2901          
 CLMS_10_165/RSCO                  td                    0.105       9.330 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_d[0]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       9.330         ntR2900          
 CLMS_10_169/RSCO                  td                    0.105       9.435 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r[3]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.435         ntR2899          
 CLMS_10_173/RSCO                  td                    0.105       9.540 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr1_ddr3[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.540         ntR2898          
 CLMS_10_177/RSCO                  td                    0.105       9.645 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr2_ddr3[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.645         ntR2897          
 CLMS_10_181/RSCO                  td                    0.105       9.750 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.750         ntR2896          
 CLMS_10_185/RSCO                  td                    0.105       9.855 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr2_ddr3[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.855         ntR2895          
 CLMS_10_193/RSCO                  td                    0.105       9.960 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr3_ddr3[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.960         ntR2894          
 CLMS_10_197/RSCO                  td                    0.105      10.065 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[156]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.065         ntR2893          
 CLMS_10_201/RSCO                  td                    0.105      10.170 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[58]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      10.170         ntR2892          
 CLMS_10_205/RSCO                  td                    0.105      10.275 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[176]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.275         ntR2891          
 CLMS_10_209/RSCO                  td                    0.105      10.380 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[61]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.380         ntR2890          
 CLMS_10_213/RSCO                  td                    0.105      10.485 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[190]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      10.485         ntR2889          
 CLMS_10_217/RSCO                  td                    0.105      10.590 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      10.590         ntR2888          
 CLMS_10_221/RSCO                  td                    0.105      10.695 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.695         ntR2887          
 CLMS_10_225/RSCO                  td                    0.105      10.800 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      10.800         ntR2886          
 CLMS_10_229/RSCO                  td                    0.105      10.905 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_set_bin_tra[6]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      10.905         ntR2885          
 CLMS_10_233/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_set_bin_tra[2]/opit_0_inv/RS

 Data arrival time                                                  10.905         Logic Levels: 24 
                                                                                   Logic: 2.741ns(65.747%), Route: 1.428ns(34.253%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      12.270         _N41             
 USCM_84_117/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000      15.492 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5279)     0.895      16.387         ntclkbufg_1      
 CLMS_10_233/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_set_bin_tra[2]/opit_0_inv/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Recovery time                                           0.000      16.367                          

 Data required time                                                 16.367                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.367                          
 Data arrival time                                                  10.905                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.462                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_set_bin_tra[3]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000       5.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5279)     0.925       6.736         ntclkbufg_1      
 CLMS_42_241/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_42_241/Q0                    tco                   0.221       6.957 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=802)      1.428       8.385         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMS_10_133/RSCO                  td                    0.105       8.490 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_8/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.490         ntR2908          
 CLMS_10_137/RSCO                  td                    0.105       8.595 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.595         ntR2907          
 CLMS_10_141/RSCO                  td                    0.105       8.700 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.700         ntR2906          
 CLMS_10_145/RSCO                  td                    0.105       8.805 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[8]/opit_0_inv_AQ/RSOUT
                                   net (fanout=1)        0.000       8.805         ntR2905          
 CLMS_10_149/RSCO                  td                    0.105       8.910 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr1_ddr3[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.910         ntR2904          
 CLMS_10_153/RSCO                  td                    0.105       9.015 r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/calib_done_r/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       9.015         ntR2903          
 CLMS_10_157/RSCO                  td                    0.105       9.120 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr3_ddr3[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.120         ntR2902          
 CLMS_10_161/RSCO                  td                    0.105       9.225 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_sync/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.225         ntR2901          
 CLMS_10_165/RSCO                  td                    0.105       9.330 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_d[0]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       9.330         ntR2900          
 CLMS_10_169/RSCO                  td                    0.105       9.435 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r[3]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.435         ntR2899          
 CLMS_10_173/RSCO                  td                    0.105       9.540 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr1_ddr3[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.540         ntR2898          
 CLMS_10_177/RSCO                  td                    0.105       9.645 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr2_ddr3[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.645         ntR2897          
 CLMS_10_181/RSCO                  td                    0.105       9.750 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.750         ntR2896          
 CLMS_10_185/RSCO                  td                    0.105       9.855 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr2_ddr3[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.855         ntR2895          
 CLMS_10_193/RSCO                  td                    0.105       9.960 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr3_ddr3[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.960         ntR2894          
 CLMS_10_197/RSCO                  td                    0.105      10.065 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[156]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.065         ntR2893          
 CLMS_10_201/RSCO                  td                    0.105      10.170 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[58]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      10.170         ntR2892          
 CLMS_10_205/RSCO                  td                    0.105      10.275 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[176]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.275         ntR2891          
 CLMS_10_209/RSCO                  td                    0.105      10.380 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[61]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.380         ntR2890          
 CLMS_10_213/RSCO                  td                    0.105      10.485 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[190]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      10.485         ntR2889          
 CLMS_10_217/RSCO                  td                    0.105      10.590 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      10.590         ntR2888          
 CLMS_10_221/RSCO                  td                    0.105      10.695 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.695         ntR2887          
 CLMS_10_225/RSCO                  td                    0.105      10.800 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      10.800         ntR2886          
 CLMS_10_229/RSCO                  td                    0.105      10.905 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_set_bin_tra[6]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      10.905         ntR2885          
 CLMS_10_233/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_set_bin_tra[3]/opit_0_inv/RS

 Data arrival time                                                  10.905         Logic Levels: 24 
                                                                                   Logic: 2.741ns(65.747%), Route: 1.428ns(34.253%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      12.270         _N41             
 USCM_84_117/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000      15.492 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5279)     0.895      16.387         ntclkbufg_1      
 CLMS_10_233/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_set_bin_tra[3]/opit_0_inv/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Recovery time                                           0.000      16.367                          

 Data required time                                                 16.367                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.367                          
 Data arrival time                                                  10.905                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.462                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_set_bin_tra[4]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000       5.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5279)     0.925       6.736         ntclkbufg_1      
 CLMS_42_241/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_42_241/Q0                    tco                   0.221       6.957 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=802)      1.428       8.385         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMS_10_133/RSCO                  td                    0.105       8.490 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_8/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.490         ntR2908          
 CLMS_10_137/RSCO                  td                    0.105       8.595 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.595         ntR2907          
 CLMS_10_141/RSCO                  td                    0.105       8.700 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.700         ntR2906          
 CLMS_10_145/RSCO                  td                    0.105       8.805 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[8]/opit_0_inv_AQ/RSOUT
                                   net (fanout=1)        0.000       8.805         ntR2905          
 CLMS_10_149/RSCO                  td                    0.105       8.910 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr1_ddr3[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.910         ntR2904          
 CLMS_10_153/RSCO                  td                    0.105       9.015 r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/calib_done_r/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       9.015         ntR2903          
 CLMS_10_157/RSCO                  td                    0.105       9.120 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr3_ddr3[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.120         ntR2902          
 CLMS_10_161/RSCO                  td                    0.105       9.225 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_sync/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.225         ntR2901          
 CLMS_10_165/RSCO                  td                    0.105       9.330 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_d[0]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       9.330         ntR2900          
 CLMS_10_169/RSCO                  td                    0.105       9.435 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r[3]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.435         ntR2899          
 CLMS_10_173/RSCO                  td                    0.105       9.540 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr1_ddr3[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.540         ntR2898          
 CLMS_10_177/RSCO                  td                    0.105       9.645 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr2_ddr3[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.645         ntR2897          
 CLMS_10_181/RSCO                  td                    0.105       9.750 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.750         ntR2896          
 CLMS_10_185/RSCO                  td                    0.105       9.855 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr2_ddr3[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.855         ntR2895          
 CLMS_10_193/RSCO                  td                    0.105       9.960 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr3_ddr3[10]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.960         ntR2894          
 CLMS_10_197/RSCO                  td                    0.105      10.065 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[156]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.065         ntR2893          
 CLMS_10_201/RSCO                  td                    0.105      10.170 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[58]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      10.170         ntR2892          
 CLMS_10_205/RSCO                  td                    0.105      10.275 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[176]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.275         ntR2891          
 CLMS_10_209/RSCO                  td                    0.105      10.380 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[61]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.380         ntR2890          
 CLMS_10_213/RSCO                  td                    0.105      10.485 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[190]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      10.485         ntR2889          
 CLMS_10_217/RSCO                  td                    0.105      10.590 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      10.590         ntR2888          
 CLMS_10_221/RSCO                  td                    0.105      10.695 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.695         ntR2887          
 CLMS_10_225/RSCO                  td                    0.105      10.800 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      10.800         ntR2886          
 CLMS_10_229/RSCO                  td                    0.105      10.905 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_set_bin_tra[6]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      10.905         ntR2885          
 CLMS_10_233/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_set_bin_tra[4]/opit_0_inv/RS

 Data arrival time                                                  10.905         Logic Levels: 24 
                                                                                   Logic: 2.741ns(65.747%), Route: 1.428ns(34.253%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      12.270         _N41             
 USCM_84_117/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000      15.492 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5279)     0.895      16.387         ntclkbufg_1      
 CLMS_10_233/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_set_bin_tra[4]/opit_0_inv/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Recovery time                                           0.000      16.367                          

 Data required time                                                 16.367                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.367                          
 Data arrival time                                                  10.905                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.462                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_cal_error/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000       5.492 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5279)     0.895       6.387         ntclkbufg_1      
 CLMS_42_241/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_42_241/Q0                    tco                   0.182       6.569 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=802)      0.224       6.793         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMS_34_241/RSCO                  td                    0.092       6.885 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.885         ntR3212          
 CLMS_34_245/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_cal_error/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.885         Logic Levels: 1  
                                                                                   Logic: 0.274ns(55.020%), Route: 0.224ns(44.980%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000       5.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5279)     0.925       6.736         ntclkbufg_1      
 CLMS_34_245/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_cal_error/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Removal time                                            0.000       6.606                          

 Data required time                                                  6.606                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.606                          
 Data arrival time                                                   6.885                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.279                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_pass/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000       5.492 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5279)     0.895       6.387         ntclkbufg_1      
 CLMS_42_241/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_42_241/Q0                    tco                   0.182       6.569 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=802)      0.224       6.793         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMS_34_241/RSCO                  td                    0.092       6.885 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.885         ntR3212          
 CLMS_34_245/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_pass/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.885         Logic Levels: 1  
                                                                                   Logic: 0.274ns(55.020%), Route: 0.224ns(44.980%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000       5.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5279)     0.925       6.736         ntclkbufg_1      
 CLMS_34_245/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_pass/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Removal time                                            0.000       6.606                          

 Data required time                                                  6.606                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.606                          
 Data arrival time                                                   6.885                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.279                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[107]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000       5.492 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5279)     0.895       6.387         ntclkbufg_1      
 CLMS_42_241/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_42_241/Q0                    tco                   0.182       6.569 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=802)      0.224       6.793         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMS_34_241/RSCO                  td                    0.092       6.885 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.885         ntR3212          
 CLMS_34_245/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[107]/opit_0_inv/RS

 Data arrival time                                                   6.885         Logic Levels: 1  
                                                                                   Logic: 0.274ns(55.020%), Route: 0.224ns(44.980%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000       5.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5279)     0.925       6.736         ntclkbufg_1      
 CLMS_34_245/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[107]/opit_0_inv/CLK
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Removal time                                            0.000       6.606                          

 Data required time                                                  6.606                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.606                          
 Data arrival time                                                   6.885                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.279                          
====================================================================================================

====================================================================================================

Startpoint  : ycbcr/rgb_g_m0_sel_3/opit_0/CLK
Endpoint    : ycbcr/img_y0_sel_4/opit_0/RS
Path Group  : pix_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.996
  Launch Clock Delay      :  3.205
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       2.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     1.037       3.205         ntclkbufg_0      
 CLMS_102_257/CLK                                                          r       ycbcr/rgb_g_m0_sel_3/opit_0/CLK

 CLMS_102_257/Q0                   tco                   0.223       3.428 r       ycbcr/rgb_g_m0_sel_3/opit_0/Q
                                   net (fanout=1)        0.148       3.576         ycbcr/_N97743    
 CLMS_102_257/Y2                   td                    0.264       3.840 f       ycbcr/rgb_g_m0_mux_3/gateop_perm/Z
                                   net (fanout=2)        0.398       4.238         ycbcr/rgb_g_m0 [4]
                                   td                    0.368       4.606 f       ycbcr/N85_2_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.606         ycbcr/_N11793    
 CLMA_110_244/Y3                   td                    0.387       4.993 r       ycbcr/N85_2_6/gateop_A2/Y1
                                   net (fanout=2)        0.332       5.325         ycbcr/nb0 [7]    
                                   td                    0.368       5.693 f       ycbcr/N85_1_8/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.693         ycbcr/_N11741    
 CLMS_114_253/COUT                 td                    0.044       5.737 r       ycbcr/N85_1_10/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.737         ycbcr/_N11743    
 CLMS_114_257/Y1                   td                    0.366       6.103 f       ycbcr/N85_1_12/gateop_A2/Y1
                                   net (fanout=2)        1.081       7.184         ycbcr/N85 [12]   
 CLMS_190_257/Y3                   td                    0.151       7.335 f       ycbcr/N702/gateop_perm/Z
                                   net (fanout=2)        0.343       7.678         ycbcr/N702       
 CLMS_198_261/RS                                                           f       ycbcr/img_y0_sel_4/opit_0/RS

 Data arrival time                                                   7.678         Logic Levels: 5  
                                                                                   Logic: 2.171ns(48.536%), Route: 2.302ns(51.464%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            14.814      14.814 r                        
 P20                                                     0.000      14.814 r       sys_clk (port)   
                                   net (fanout=1)        0.074      14.888         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      15.623 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.623         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      15.661 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      16.124         _N41             
 PLL_158_55/CLK_OUT0               td                    0.078      16.202 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      16.805         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000      16.805 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     1.005      17.810         ntclkbufg_0      
 CLMS_198_261/CLK                                                          r       ycbcr/img_y0_sel_4/opit_0/CLK
 clock pessimism                                         0.177      17.987                          
 clock uncertainty                                      -0.150      17.837                          

 Recovery time                                          -0.476      17.361                          

 Data required time                                                 17.361                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.361                          
 Data arrival time                                                   7.678                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.683                          
====================================================================================================

====================================================================================================

Startpoint  : ycbcr/rgb_g_m0_sel_3/opit_0/CLK
Endpoint    : ycbcr/img_y0_sel_5/opit_0/RS
Path Group  : pix_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.205
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       2.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     1.037       3.205         ntclkbufg_0      
 CLMS_102_257/CLK                                                          r       ycbcr/rgb_g_m0_sel_3/opit_0/CLK

 CLMS_102_257/Q0                   tco                   0.223       3.428 r       ycbcr/rgb_g_m0_sel_3/opit_0/Q
                                   net (fanout=1)        0.148       3.576         ycbcr/_N97743    
 CLMS_102_257/Y2                   td                    0.264       3.840 f       ycbcr/rgb_g_m0_mux_3/gateop_perm/Z
                                   net (fanout=2)        0.398       4.238         ycbcr/rgb_g_m0 [4]
                                   td                    0.368       4.606 f       ycbcr/N85_2_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.606         ycbcr/_N11793    
 CLMA_110_244/COUT                 td                    0.044       4.650 r       ycbcr/N85_2_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.650         ycbcr/_N11795    
                                   td                    0.044       4.694 r       ycbcr/N85_2_8/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.694         ycbcr/_N11797    
 CLMA_110_248/Y3                   td                    0.365       5.059 f       ycbcr/N85_2_10/gateop_A2/Y1
                                   net (fanout=2)        0.366       5.425         ycbcr/nb0 [11]   
                                   td                    0.368       5.793 f       ycbcr/N85_1_12/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.793         ycbcr/_N11745    
 CLMS_114_257/Y2                   td                    0.202       5.995 f       ycbcr/N85_1_14/gateop_A2/Y0
                                   net (fanout=2)        0.852       6.847         ycbcr/N85 [13]   
 CLMA_186_256/Y3                   td                    0.151       6.998 f       ycbcr/N705/gateop_perm/Z
                                   net (fanout=2)        0.368       7.366         ycbcr/N705       
 CLMA_186_236/RS                                                           f       ycbcr/img_y0_sel_5/opit_0/RS

 Data arrival time                                                   7.366         Logic Levels: 5  
                                                                                   Logic: 2.029ns(48.762%), Route: 2.132ns(51.238%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            14.814      14.814 r                        
 P20                                                     0.000      14.814 r       sys_clk (port)   
                                   net (fanout=1)        0.074      14.888         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      15.623 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.623         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      15.661 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      16.124         _N41             
 PLL_158_55/CLK_OUT0               td                    0.078      16.202 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      16.805         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000      16.805 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     0.895      17.700         ntclkbufg_0      
 CLMA_186_236/CLK                                                          r       ycbcr/img_y0_sel_5/opit_0/CLK
 clock pessimism                                         0.177      17.877                          
 clock uncertainty                                      -0.150      17.727                          

 Recovery time                                          -0.476      17.251                          

 Data required time                                                 17.251                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.251                          
 Data arrival time                                                   7.366                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.885                          
====================================================================================================

====================================================================================================

Startpoint  : ycbcr/rgb_g_m0_sel_3/opit_0/CLK
Endpoint    : ycbcr/img_y0_sel_7/opit_0/RS
Path Group  : pix_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.996
  Launch Clock Delay      :  3.205
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       2.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     1.037       3.205         ntclkbufg_0      
 CLMS_102_257/CLK                                                          r       ycbcr/rgb_g_m0_sel_3/opit_0/CLK

 CLMS_102_257/Q0                   tco                   0.223       3.428 r       ycbcr/rgb_g_m0_sel_3/opit_0/Q
                                   net (fanout=1)        0.148       3.576         ycbcr/_N97743    
 CLMS_102_257/Y2                   td                    0.264       3.840 f       ycbcr/rgb_g_m0_mux_3/gateop_perm/Z
                                   net (fanout=2)        0.398       4.238         ycbcr/rgb_g_m0 [4]
                                   td                    0.368       4.606 f       ycbcr/N85_2_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.606         ycbcr/_N11793    
 CLMA_110_244/COUT                 td                    0.044       4.650 r       ycbcr/N85_2_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.650         ycbcr/_N11795    
                                   td                    0.044       4.694 r       ycbcr/N85_2_8/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.694         ycbcr/_N11797    
 CLMA_110_248/Y3                   td                    0.365       5.059 f       ycbcr/N85_2_10/gateop_A2/Y1
                                   net (fanout=2)        0.366       5.425         ycbcr/nb0 [11]   
                                   td                    0.368       5.793 f       ycbcr/N85_1_12/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.793         ycbcr/_N11745    
 CLMS_114_257/COUT                 td                    0.044       5.837 r       ycbcr/N85_1_14/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.837         ycbcr/_N11747    
 CLMS_114_261/Y0                   td                    0.206       6.043 f       ycbcr/N85_1_16/gateop/Y
                                   net (fanout=2)        0.702       6.745         ycbcr/N85 [15]   
 CLMS_166_277/Y3                   td                    0.358       7.103 f       ycbcr/N711/gateop_perm/Z
                                   net (fanout=2)        0.356       7.459         ycbcr/N711       
 CLMS_166_289/RS                                                           f       ycbcr/img_y0_sel_7/opit_0/RS

 Data arrival time                                                   7.459         Logic Levels: 6  
                                                                                   Logic: 2.284ns(53.691%), Route: 1.970ns(46.309%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            14.814      14.814 r                        
 P20                                                     0.000      14.814 r       sys_clk (port)   
                                   net (fanout=1)        0.074      14.888         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      15.623 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.623         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      15.661 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      16.124         _N41             
 PLL_158_55/CLK_OUT0               td                    0.078      16.202 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      16.805         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000      16.805 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     1.005      17.810         ntclkbufg_0      
 CLMS_166_289/CLK                                                          r       ycbcr/img_y0_sel_7/opit_0/CLK
 clock pessimism                                         0.177      17.987                          
 clock uncertainty                                      -0.150      17.837                          

 Recovery time                                          -0.476      17.361                          

 Data required time                                                 17.361                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.361                          
 Data arrival time                                                   7.459                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.902                          
====================================================================================================

====================================================================================================

Startpoint  : ycbcr/pre_frame_de_d_sel/opit_0/CLK
Endpoint    : lighter_and_color/de_out_sel/opit_0/RS
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  2.996
  Clock Pessimism Removal :  -0.194

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N41             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       1.991 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     1.005       2.996         ntclkbufg_0      
 CLMA_198_288/CLK                                                          r       ycbcr/pre_frame_de_d_sel/opit_0/CLK

 CLMA_198_288/Q0                   tco                   0.182       3.178 r       ycbcr/pre_frame_de_d_sel/opit_0/Q
                                   net (fanout=2)        0.142       3.320         _N97386          
 CLMS_198_285/Y0                   td                    0.165       3.485 f       lighter_and_color/N90/gateop_perm/Z
                                   net (fanout=2)        0.126       3.611         lighter_and_color/N90
 CLMS_198_285/RS                                                           f       lighter_and_color/de_out_sel/opit_0/RS

 Data arrival time                                                   3.611         Logic Levels: 1  
                                                                                   Logic: 0.347ns(56.423%), Route: 0.268ns(43.577%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       2.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     1.037       3.205         ntclkbufg_0      
 CLMS_198_285/CLK                                                          r       lighter_and_color/de_out_sel/opit_0/CLK
 clock pessimism                                        -0.194       3.011                          
 clock uncertainty                                       0.000       3.011                          

 Removal time                                           -0.181       2.830                          

 Data required time                                                  2.830                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.830                          
 Data arrival time                                                   3.611                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.781                          
====================================================================================================

====================================================================================================

Startpoint  : ycbcr/img_y0_sel_2/opit_0/CLK
Endpoint    : ycbcr/img_y1_sel_2/opit_0/RS
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  2.996
  Clock Pessimism Removal :  -0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N41             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       1.991 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     1.005       2.996         ntclkbufg_0      
 CLMS_170_277/CLK                                                          r       ycbcr/img_y0_sel_2/opit_0/CLK

 CLMS_170_277/Q0                   tco                   0.182       3.178 r       ycbcr/img_y0_sel_2/opit_0/Q
                                   net (fanout=2)        0.140       3.318         ycbcr/_N97341    
 CLMS_170_273/Y2                   td                    0.166       3.484 f       ycbcr/N737/gateop_perm/Z
                                   net (fanout=2)        0.227       3.711         ycbcr/N737       
 CLMA_162_272/RS                                                           f       ycbcr/img_y1_sel_2/opit_0/RS

 Data arrival time                                                   3.711         Logic Levels: 1  
                                                                                   Logic: 0.348ns(48.671%), Route: 0.367ns(51.329%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       2.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     1.037       3.205         ntclkbufg_0      
 CLMA_162_272/CLK                                                          r       ycbcr/img_y1_sel_2/opit_0/CLK
 clock pessimism                                        -0.190       3.015                          
 clock uncertainty                                       0.000       3.015                          

 Removal time                                           -0.181       2.834                          

 Data required time                                                  2.834                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.834                          
 Data arrival time                                                   3.711                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.877                          
====================================================================================================

====================================================================================================

Startpoint  : video_rect_read_data_channel_5/vout_data_r[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ycbcr/rgb_b_m0_sel_1/opit_0/RS
Path Group  : pix_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N41             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       1.991 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     0.895       2.886         ntclkbufg_0      
 CLMA_90_244/CLK                                                           r       video_rect_read_data_channel_5/vout_data_r[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_90_244/Q1                    tco                   0.184       3.070 r       video_rect_read_data_channel_5/vout_data_r[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=17)       0.286       3.356         scale_data_final[3]
 CLMS_98_249/Y0                    td                    0.130       3.486 r       ycbcr/N371/gateop_perm/Z
                                   net (fanout=2)        0.120       3.606         ycbcr/N371       
 CLMS_98_249/RS                                                            r       ycbcr/rgb_b_m0_sel_1/opit_0/RS

 Data arrival time                                                   3.606         Logic Levels: 1  
                                                                                   Logic: 0.314ns(43.611%), Route: 0.406ns(56.389%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       2.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     0.925       3.093         ntclkbufg_0      
 CLMS_98_249/CLK                                                           r       ycbcr/rgb_b_m0_sel_1/opit_0/CLK
 clock pessimism                                        -0.188       2.905                          
 clock uncertainty                                       0.000       2.905                          

 Removal time                                           -0.187       2.718                          

 Data required time                                                  2.718                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.718                          
 Data arrival time                                                   3.606                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.888                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[12]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl_inst1/rstn_temp1/opit_0/RS
Path Group  : cfg_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       2.164 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=348)      0.925       3.089         ntclkbufg_5      
 CLMA_154_57/CLK                                                           r       rstn_1ms[12]/opit_0_inv_A2Q21/CLK

 CLMA_154_57/Q3                    tco                   0.220       3.309 f       rstn_1ms[12]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.350       3.659         rstn_1ms[12]     
 CLMA_154_56/Y0                    td                    0.378       4.037 f       N535_11/gateop_perm/Z
                                   net (fanout=1)        0.168       4.205         _N98126          
 CLMA_154_52/Y1                    td                    0.224       4.429 f       N535_15/gateop_perm/Z
                                   net (fanout=195)      2.238       6.667         nt_rstn_out3     
 CLMA_290_228/Y0                   td                    0.378       7.045 f       ms72xx_ctl_inst1/N0/gateop_perm/Z
                                   net (fanout=1)        0.354       7.399         ms72xx_ctl_inst1/N0
 CLMA_286_240/RS                                                           f       ms72xx_ctl_inst1/rstn_temp1/opit_0/RS

 Data arrival time                                                   7.399         Logic Levels: 3  
                                                                                   Logic: 1.200ns(27.842%), Route: 3.110ns(72.158%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     101.310         _N41             
 PLL_158_55/CLK_OUT1               td                    0.074     101.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603     101.987         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000     101.987 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=348)      0.895     102.882         ntclkbufg_5      
 CLMA_286_240/CLK                                                          r       ms72xx_ctl_inst1/rstn_temp1/opit_0/CLK
 clock pessimism                                         0.177     103.059                          
 clock uncertainty                                      -0.150     102.909                          

 Recovery time                                          -0.476     102.433                          

 Data required time                                                102.433                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.433                          
 Data arrival time                                                   7.399                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.034                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[12]/opit_0_inv_A2Q21/CLK
Endpoint    : ms7200_double_crtl_inst/rstn_temp1/opit_0_inv/RS
Path Group  : cfg_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       2.164 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=348)      0.925       3.089         ntclkbufg_5      
 CLMA_154_57/CLK                                                           r       rstn_1ms[12]/opit_0_inv_A2Q21/CLK

 CLMA_154_57/Q3                    tco                   0.220       3.309 f       rstn_1ms[12]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.350       3.659         rstn_1ms[12]     
 CLMA_154_56/Y0                    td                    0.378       4.037 f       N535_11/gateop_perm/Z
                                   net (fanout=1)        0.168       4.205         _N98126          
 CLMA_154_52/Y1                    td                    0.224       4.429 f       N535_15/gateop_perm/Z
                                   net (fanout=195)      2.330       6.759         nt_rstn_out3     
 CLMA_302_220/RS                                                           f       ms7200_double_crtl_inst/rstn_temp1/opit_0_inv/RS

 Data arrival time                                                   6.759         Logic Levels: 2  
                                                                                   Logic: 0.822ns(22.398%), Route: 2.848ns(77.602%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     101.310         _N41             
 PLL_158_55/CLK_OUT1               td                    0.074     101.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603     101.987         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000     101.987 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=348)      0.895     102.882         ntclkbufg_5      
 CLMA_302_220/CLK                                                          r       ms7200_double_crtl_inst/rstn_temp1/opit_0_inv/CLK
 clock pessimism                                         0.177     103.059                          
 clock uncertainty                                      -0.150     102.909                          

 Recovery time                                          -0.476     102.433                          

 Data required time                                                102.433                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.433                          
 Data arrival time                                                   6.759                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.674                          
====================================================================================================

====================================================================================================

Startpoint  : ms7200_double_crtl_inst/ms7200_ctl_2/init_over/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl_inst1/rstn_temp1/opit_0/RS
Path Group  : cfg_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N41             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       1.987 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=348)      0.895       2.882         ntclkbufg_5      
 CLMA_298_204/CLK                                                          r       ms7200_double_crtl_inst/ms7200_ctl_2/init_over/opit_0_inv_L5Q_perm/CLK

 CLMA_298_204/Q3                   tco                   0.182       3.064 r       ms7200_double_crtl_inst/ms7200_ctl_2/init_over/opit_0_inv_L5Q_perm/Q
                                   net (fanout=21)       0.356       3.420         init_over_2      
 CLMA_290_228/Y0                   td                    0.130       3.550 r       ms72xx_ctl_inst1/N0/gateop_perm/Z
                                   net (fanout=1)        0.291       3.841         ms72xx_ctl_inst1/N0
 CLMA_286_240/RS                                                           r       ms72xx_ctl_inst1/rstn_temp1/opit_0/RS

 Data arrival time                                                   3.841         Logic Levels: 1  
                                                                                   Logic: 0.312ns(32.534%), Route: 0.647ns(67.466%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       2.164 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=348)      0.925       3.089         ntclkbufg_5      
 CLMA_286_240/CLK                                                          r       ms72xx_ctl_inst1/rstn_temp1/opit_0/CLK
 clock pessimism                                        -0.188       2.901                          
 clock uncertainty                                       0.000       2.901                          

 Removal time                                           -0.187       2.714                          

 Data required time                                                  2.714                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.714                          
 Data arrival time                                                   3.841                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.127                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms7200_double_crtl_inst/rstn_temp1/opit_0_inv/RS
Path Group  : cfg_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N41             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       1.987 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=348)      0.895       2.882         ntclkbufg_5      
 CLMA_154_52/CLK                                                           r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_154_52/Q0                    tco                   0.182       3.064 r       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.129       3.193         rstn_1ms[0]      
 CLMA_154_52/Y1                    td                    0.265       3.458 r       N535_15/gateop_perm/Z
                                   net (fanout=195)      1.850       5.308         nt_rstn_out3     
 CLMA_302_220/RS                                                           r       ms7200_double_crtl_inst/rstn_temp1/opit_0_inv/RS

 Data arrival time                                                   5.308         Logic Levels: 1  
                                                                                   Logic: 0.447ns(18.425%), Route: 1.979ns(81.575%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       2.164 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=348)      0.925       3.089         ntclkbufg_5      
 CLMA_302_220/CLK                                                          r       ms7200_double_crtl_inst/rstn_temp1/opit_0_inv/CLK
 clock pessimism                                        -0.177       2.912                          
 clock uncertainty                                       0.000       2.912                          

 Removal time                                           -0.187       2.725                          

 Data required time                                                  2.725                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.725                          
 Data arrival time                                                   5.308                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.583                          
====================================================================================================

====================================================================================================

Startpoint  : scale_top_u/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/CLK
Endpoint    : scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.887
  Launch Clock Delay      :  3.094
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT4               td                    0.084       1.555 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.614       2.169         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       2.169 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1600)     0.925       3.094         ntclkbufg_2      
 CLMA_218_88/CLK                                                           r       scale_top_u/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/CLK

 CLMA_218_88/Q0                    tco                   0.223       3.317 r       scale_top_u/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/Q
                                   net (fanout=286)      0.397       3.714         scale_top_u/u_vin_scale_down_b/frame_flag
 CLMA_210_80/Y1                    td                    0.244       3.958 f       scale_top_u/u_vin_scale_down_b/u_scaler/N476_1/gateop_perm/Z
                                   net (fanout=296)      1.576       5.534         scale_top_u/u_vin_scale_down_b/N20
 CLMA_282_156/RS                                                           f       scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.534         Logic Levels: 1  
                                                                                   Logic: 0.467ns(19.139%), Route: 1.973ns(80.861%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         5.052       5.052 r                        
 P20                                                     0.000       5.052 r       sys_clk (port)   
                                   net (fanout=1)        0.074       5.126         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       5.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.861         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       5.899 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       6.362         _N41             
 PLL_158_55/CLK_OUT4               td                    0.079       6.441 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.603       7.044         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       7.044 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1600)     0.895       7.939         ntclkbufg_2      
 CLMA_282_156/CLK                                                          r       scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.177       8.116                          
 clock uncertainty                                      -0.150       7.966                          

 Recovery time                                          -0.476       7.490                          

 Data required time                                                  7.490                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.490                          
 Data arrival time                                                   5.534                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.956                          
====================================================================================================

====================================================================================================

Startpoint  : scale_top_u/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/CLK
Endpoint    : scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.887
  Launch Clock Delay      :  3.094
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT4               td                    0.084       1.555 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.614       2.169         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       2.169 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1600)     0.925       3.094         ntclkbufg_2      
 CLMA_218_88/CLK                                                           r       scale_top_u/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/CLK

 CLMA_218_88/Q0                    tco                   0.223       3.317 r       scale_top_u/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/Q
                                   net (fanout=286)      0.397       3.714         scale_top_u/u_vin_scale_down_b/frame_flag
 CLMA_210_80/Y1                    td                    0.244       3.958 f       scale_top_u/u_vin_scale_down_b/u_scaler/N476_1/gateop_perm/Z
                                   net (fanout=296)      1.576       5.534         scale_top_u/u_vin_scale_down_b/N20
 CLMA_282_156/RS                                                           f       scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.534         Logic Levels: 1  
                                                                                   Logic: 0.467ns(19.139%), Route: 1.973ns(80.861%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         5.052       5.052 r                        
 P20                                                     0.000       5.052 r       sys_clk (port)   
                                   net (fanout=1)        0.074       5.126         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       5.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.861         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       5.899 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       6.362         _N41             
 PLL_158_55/CLK_OUT4               td                    0.079       6.441 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.603       7.044         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       7.044 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1600)     0.895       7.939         ntclkbufg_2      
 CLMA_282_156/CLK                                                          r       scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.177       8.116                          
 clock uncertainty                                      -0.150       7.966                          

 Recovery time                                          -0.476       7.490                          

 Data required time                                                  7.490                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.490                          
 Data arrival time                                                   5.534                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.956                          
====================================================================================================

====================================================================================================

Startpoint  : scale_top_u/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/CLK
Endpoint    : scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q/RS
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.887
  Launch Clock Delay      :  3.094
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT4               td                    0.084       1.555 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.614       2.169         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       2.169 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1600)     0.925       3.094         ntclkbufg_2      
 CLMA_218_88/CLK                                                           r       scale_top_u/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/CLK

 CLMA_218_88/Q0                    tco                   0.223       3.317 r       scale_top_u/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/Q
                                   net (fanout=286)      0.397       3.714         scale_top_u/u_vin_scale_down_b/frame_flag
 CLMA_210_80/Y1                    td                    0.244       3.958 f       scale_top_u/u_vin_scale_down_b/u_scaler/N476_1/gateop_perm/Z
                                   net (fanout=296)      1.576       5.534         scale_top_u/u_vin_scale_down_b/N20
 CLMA_282_156/RS                                                           f       scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q/RS

 Data arrival time                                                   5.534         Logic Levels: 1  
                                                                                   Logic: 0.467ns(19.139%), Route: 1.973ns(80.861%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         5.052       5.052 r                        
 P20                                                     0.000       5.052 r       sys_clk (port)   
                                   net (fanout=1)        0.074       5.126         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       5.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.861         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       5.899 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       6.362         _N41             
 PLL_158_55/CLK_OUT4               td                    0.079       6.441 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.603       7.044         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       7.044 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1600)     0.895       7.939         ntclkbufg_2      
 CLMA_282_156/CLK                                                          r       scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q/CLK
 clock pessimism                                         0.177       8.116                          
 clock uncertainty                                      -0.150       7.966                          

 Recovery time                                          -0.476       7.490                          

 Data required time                                                  7.490                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.490                          
 Data arrival time                                                   5.534                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.956                          
====================================================================================================

====================================================================================================

Startpoint  : scale_top_u/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/CLK
Endpoint    : scale_top_u/u_vin_scale_down_g/u_lite_scale_data/U_ipml_fifo_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.094
  Launch Clock Delay      :  2.887
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N41             
 PLL_158_55/CLK_OUT4               td                    0.079       1.389 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.603       1.992         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       1.992 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1600)     0.895       2.887         ntclkbufg_2      
 CLMA_218_88/CLK                                                           r       scale_top_u/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/CLK

 CLMA_218_88/Q0                    tco                   0.182       3.069 r       scale_top_u/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/Q
                                   net (fanout=286)      0.342       3.411         scale_top_u/u_vin_scale_down_b/frame_flag
 CLMA_210_80/Y1                    td                    0.177       3.588 r       scale_top_u/u_vin_scale_down_b/u_scaler/N476_1/gateop_perm/Z
                                   net (fanout=296)      0.552       4.140         scale_top_u/u_vin_scale_down_b/N20
 DRM_234_108/RSTA[0]                                                       r       scale_top_u/u_vin_scale_down_g/u_lite_scale_data/U_ipml_fifo_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   4.140         Logic Levels: 1  
                                                                                   Logic: 0.359ns(28.651%), Route: 0.894ns(71.349%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT4               td                    0.084       1.555 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.614       2.169         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       2.169 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1600)     0.925       3.094         ntclkbufg_2      
 DRM_234_108/CLKA[0]                                                       r       scale_top_u/u_vin_scale_down_g/u_lite_scale_data/U_ipml_fifo_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.188       2.906                          
 clock uncertainty                                       0.000       2.906                          

 Removal time                                           -0.060       2.846                          

 Data required time                                                  2.846                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.846                          
 Data arrival time                                                   4.140                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.294                          
====================================================================================================

====================================================================================================

Startpoint  : scale_top_u/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/CLK
Endpoint    : scale_top_u/u_vin_scale_down_g/u_lite_scale_data/U_ipml_fifo_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.094
  Launch Clock Delay      :  2.887
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N41             
 PLL_158_55/CLK_OUT4               td                    0.079       1.389 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.603       1.992         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       1.992 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1600)     0.895       2.887         ntclkbufg_2      
 CLMA_218_88/CLK                                                           r       scale_top_u/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/CLK

 CLMA_218_88/Q0                    tco                   0.182       3.069 r       scale_top_u/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/Q
                                   net (fanout=286)      0.342       3.411         scale_top_u/u_vin_scale_down_b/frame_flag
 CLMA_210_80/Y1                    td                    0.177       3.588 r       scale_top_u/u_vin_scale_down_b/u_scaler/N476_1/gateop_perm/Z
                                   net (fanout=296)      0.552       4.140         scale_top_u/u_vin_scale_down_b/N20
 DRM_234_108/RSTB[0]                                                       r       scale_top_u/u_vin_scale_down_g/u_lite_scale_data/U_ipml_fifo_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   4.140         Logic Levels: 1  
                                                                                   Logic: 0.359ns(28.651%), Route: 0.894ns(71.349%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT4               td                    0.084       1.555 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.614       2.169         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       2.169 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1600)     0.925       3.094         ntclkbufg_2      
 DRM_234_108/CLKB[0]                                                       r       scale_top_u/u_vin_scale_down_g/u_lite_scale_data/U_ipml_fifo_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.188       2.906                          
 clock uncertainty                                       0.000       2.906                          

 Removal time                                           -0.063       2.843                          

 Data required time                                                  2.843                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.843                          
 Data arrival time                                                   4.140                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.297                          
====================================================================================================

====================================================================================================

Startpoint  : scale_top_u/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/CLK
Endpoint    : scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.094
  Launch Clock Delay      :  2.887
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N41             
 PLL_158_55/CLK_OUT4               td                    0.079       1.389 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.603       1.992         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       1.992 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1600)     0.895       2.887         ntclkbufg_2      
 CLMA_218_88/CLK                                                           r       scale_top_u/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/CLK

 CLMA_218_88/Q0                    tco                   0.182       3.069 r       scale_top_u/u_vin_scale_down_b/frame_flag/opit_0_L5Q_perm/Q
                                   net (fanout=286)      0.342       3.411         scale_top_u/u_vin_scale_down_b/frame_flag
 CLMA_210_80/Y1                    td                    0.177       3.588 r       scale_top_u/u_vin_scale_down_b/u_scaler/N476_1/gateop_perm/Z
                                   net (fanout=296)      0.652       4.240         scale_top_u/u_vin_scale_down_b/N20
 DRM_178_24/RSTB[0]                                                        r       scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   4.240         Logic Levels: 1  
                                                                                   Logic: 0.359ns(26.534%), Route: 0.994ns(73.466%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT4               td                    0.084       1.555 r       u_pll/u_pll_e3/goppll/CLKOUT4
                                   net (fanout=1)        0.614       2.169         clk_100M         
 USCM_84_109/CLK_USCM              td                    0.000       2.169 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1600)     0.925       3.094         ntclkbufg_2      
 DRM_178_24/CLKB[0]                                                        r       scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.188       2.906                          
 clock uncertainty                                       0.000       2.906                          

 Removal time                                           -0.063       2.843                          

 Data required time                                                  2.843                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.843                          
 Data arrival time                                                   4.240                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.397                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N41             
 USCM_84_117/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_15/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_119/CLK_USCM              td                    0.000       5.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5279)     0.925       6.736         ntclkbufg_1      
 CLMA_34_196/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK

 CLMA_34_196/Q3                    tco                   0.220       6.956 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=568)      0.652       7.608         u_DDR3_50H/u_ddrphy_top/calib_done
 CLMA_18_160/Y1                    td                    0.151       7.759 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/N48/gateop_perm/Z
                                   net (fanout=1)        1.585       9.344         nt_mem_rst_n     
 IOL_7_369/DO                      td                    0.106       9.450 f       mem_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.450         mem_rst_n_obuf/ntO
 IOBS_LR_0_368/PAD                 td                    3.229      12.679 f       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.096      12.775         mem_rst_n        
 C1                                                                        f       mem_rst_n (port) 

 Data arrival time                                                  12.775         Logic Levels: 3  
                                                                                   Logic: 3.706ns(61.368%), Route: 2.333ns(38.632%)
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[12]/opit_0_inv_A2Q21/CLK
Endpoint    : rstn_out2 (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_112/CLK_USCM              td                    0.000       2.164 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=348)      0.925       3.089         ntclkbufg_5      
 CLMA_154_57/CLK                                                           r       rstn_1ms[12]/opit_0_inv_A2Q21/CLK

 CLMA_154_57/Q3                    tco                   0.220       3.309 f       rstn_1ms[12]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.350       3.659         rstn_1ms[12]     
 CLMA_154_56/Y0                    td                    0.378       4.037 f       N535_11/gateop_perm/Z
                                   net (fanout=1)        0.168       4.205         _N98126          
 CLMA_154_52/Y1                    td                    0.224       4.429 f       N535_15/gateop_perm/Z
                                   net (fanout=195)      2.147       6.576         nt_rstn_out3     
 IOL_327_174/DO                    td                    0.106       6.682 f       rstn_out2_obuf/opit_1/O
                                   net (fanout=1)        0.000       6.682         rstn_out2_obuf/ntO
 IOBS_LR_328_173/PAD               td                    3.197       9.879 f       rstn_out2_obuf/opit_0/O
                                   net (fanout=1)        0.095       9.974         rstn_out2        
 P21                                                                       f       rstn_out2 (port) 

 Data arrival time                                                   9.974         Logic Levels: 4  
                                                                                   Logic: 4.125ns(59.913%), Route: 2.760ns(40.087%)
====================================================================================================

====================================================================================================

Startpoint  : vs_out/opit_0/CLK
Endpoint    : vs_out (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N41             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_108/CLK_USCM              td                    0.000       2.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=8715)     0.925       3.093         ntclkbufg_0      
 CLMS_198_93/CLK                                                           r       vs_out/opit_0/CLK

 CLMS_198_93/Q1                    tco                   0.223       3.316 f       vs_out/opit_0/Q  
                                   net (fanout=1)        2.952       6.268         nt_vs_out        
 IOL_47_374/DO                     td                    0.106       6.374 f       vs_out_obuf/opit_1/O
                                   net (fanout=1)        0.000       6.374         vs_out_obuf/ntO  
 IOBD_44_376/PAD                   td                    3.238       9.612 f       vs_out_obuf/opit_0/O
                                   net (fanout=1)        0.039       9.651         vs_out           
 F7                                                                        f       vs_out (port)    

 Data arrival time                                                   9.651         Logic Levels: 2  
                                                                                   Logic: 3.567ns(54.392%), Route: 2.991ns(45.608%)
====================================================================================================

====================================================================================================

Startpoint  : g_in3[6] (port)
Endpoint    : channel_3_data_input/data_in_g_d1[6]/opit_0_inv/D
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H20                                                     0.000       0.000 r       g_in3[6] (port)  
                                   net (fanout=1)        0.079       0.079         g_in3[6]         
 IOBS_LR_328_260/DIN               td                    0.735       0.814 r       g_in3_ibuf[6]/opit_0/O
                                   net (fanout=1)        0.000       0.814         g_in3_ibuf[6]/ntD
 IOL_327_261/RX_DATA_DD            td                    0.066       0.880 r       g_in3_ibuf[6]/opit_1/OUT
                                   net (fanout=4)        0.183       1.063         nt_g_in3[6]      
 CLMA_314_260/M2                                                           r       channel_3_data_input/data_in_g_d1[6]/opit_0_inv/D

 Data arrival time                                                   1.063         Logic Levels: 2  
                                                                                   Logic: 0.801ns(75.353%), Route: 0.262ns(24.647%)
====================================================================================================

====================================================================================================

Startpoint  : b_in3[7] (port)
Endpoint    : channel_3_data_input/data_in_b_d1[7]/opit_0_inv/D
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K19                                                     0.000       0.000 r       b_in3[7] (port)  
                                   net (fanout=1)        0.065       0.065         b_in3[7]         
 IOBS_LR_328_257/DIN               td                    0.735       0.800 r       b_in3_ibuf[7]/opit_0/O
                                   net (fanout=1)        0.000       0.800         b_in3_ibuf[7]/ntD
 IOL_327_258/RX_DATA_DD            td                    0.066       0.866 r       b_in3_ibuf[7]/opit_1/OUT
                                   net (fanout=4)        0.259       1.125         nt_b_in3[7]      
 CLMA_314_260/M1                                                           r       channel_3_data_input/data_in_b_d1[7]/opit_0_inv/D

 Data arrival time                                                   1.125         Logic Levels: 2  
                                                                                   Logic: 0.801ns(71.200%), Route: 0.324ns(28.800%)
====================================================================================================

====================================================================================================

Startpoint  : g_in3[0] (port)
Endpoint    : channel_3_data_input/data_add_g_temp1[1]/opit_0_inv_A2Q1/I11
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K18                                                     0.000       0.000 r       g_in3[0] (port)  
                                   net (fanout=1)        0.056       0.056         g_in3[0]         
 IOBS_LR_328_256/DIN               td                    0.735       0.791 r       g_in3_ibuf[0]/opit_0/O
                                   net (fanout=1)        0.000       0.791         g_in3_ibuf[0]/ntD
 IOL_327_257/RX_DATA_DD            td                    0.066       0.857 r       g_in3_ibuf[0]/opit_1/OUT
                                   net (fanout=2)        0.354       1.211         nt_g_in3[0]      
 CLMS_294_257/B1                                                           r       channel_3_data_input/data_add_g_temp1[1]/opit_0_inv_A2Q1/I11

 Data arrival time                                                   1.211         Logic Levels: 2  
                                                                                   Logic: 0.801ns(66.144%), Route: 0.410ns(33.856%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.504       10.000          0.496           High Pulse Width  CLMS_202_321/CLK        hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_pd_2/opit_0_inv_L5Q_perm/CLK
 9.504       10.000          0.496           Low Pulse Width   CLMS_202_321/CLK        hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_pd_2/opit_0_inv_L5Q_perm/CLK
 9.504       10.000          0.496           High Pulse Width  CLMS_102_301/CLK        hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/rise_cnt[0]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.480       5.000           1.520           High Pulse Width  CLMS_50_113/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           Low Pulse Width   CLMS_50_113/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           Low Pulse Width   CLMS_62_101/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_348/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_348/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_304/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_152/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_152/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_180/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_28/CLK_IO        u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_28/CLK_IO        u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_100/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.664       5.000           0.336           High Pulse Width  CLMA_150_192/CLK        u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.664       5.000           0.336           Low Pulse Width   CLMA_150_192/CLK        u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{pix_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 6.497       7.407           0.910           Low Pulse Width   APM_106_240/CLK         ycbcr/N47/gopapm/CLK
 6.497       7.407           0.910           High Pulse Width  APM_106_240/CLK         ycbcr/N47/gopapm/CLK
 6.689       7.407           0.718           Low Pulse Width   DRM_82_148/CLKB[1]      frame_read_write_channel_5/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
====================================================================================================

{cfg_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.282      50.000          0.718           Low Pulse Width   DRM_82_316/CLKA[0]      ms72xx_ctl_inst1/ms7200_ctl_inst/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.282      50.000          0.718           High Pulse Width  DRM_82_316/CLKA[0]      ms72xx_ctl_inst1/ms7200_ctl_inst/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.282      50.000          0.718           High Pulse Width  DRM_82_316/CLKB[0]      ms72xx_ctl_inst1/ms7200_ctl_inst/N1219_1_concat_3/iGopDrm/CLKB[0]
====================================================================================================

{clk_25M} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 19.282      20.000          0.718           Low Pulse Width   DRM_54_4/CLKB[1]        frame_read_write_channel_1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
 19.282      20.000          0.718           High Pulse Width  DRM_54_4/CLKB[1]        frame_read_write_channel_1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
 19.282      20.000          0.718           Low Pulse Width   DRM_26_24/CLKB[0]       frame_read_write_channel_1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/CLKB
====================================================================================================

{sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.616       2.526           0.910           Low Pulse Width   APM_206_52/CLK          scale_top_u/u_vin_scale_down_b/u_scaler/calu_h/N4/gopapm/CLK
 1.616       2.526           0.910           High Pulse Width  APM_206_52/CLK          scale_top_u/u_vin_scale_down_b/u_scaler/calu_h/N4/gopapm/CLK
 1.616       2.526           0.910           High Pulse Width  APM_206_40/CLK          scale_top_u/u_vin_scale_down_b/u_scaler/calu_h/N7/gopapm/CLK
====================================================================================================

{hdmi_ddr_ov5640_top|pixclk_in3} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.282     500.000         0.718           Low Pulse Width   DRM_306_252/CLKA[0]     channel_3_data_input/hdmi_linebuffer_u/U_ipml_sdpram_hdmi_linebuffer/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 499.282     500.000         0.718           High Pulse Width  DRM_306_252/CLKA[0]     channel_3_data_input/hdmi_linebuffer_u/U_ipml_sdpram_hdmi_linebuffer/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 499.282     500.000         0.718           Low Pulse Width   DRM_306_252/CLKB[0]     channel_3_data_input/hdmi_linebuffer_u/U_ipml_sdpram_hdmi_linebuffer/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

{hdmi_ddr_ov5640_top|pixclk_in2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.282     500.000         0.718           Low Pulse Width   DRM_278_232/CLKA[0]     channel_2_data_input/hdmi_linebuffer_u/U_ipml_sdpram_hdmi_linebuffer/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 499.282     500.000         0.718           High Pulse Width  DRM_278_232/CLKA[0]     channel_2_data_input/hdmi_linebuffer_u/U_ipml_sdpram_hdmi_linebuffer/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 499.282     500.000         0.718           High Pulse Width  DRM_278_232/CLKB[0]     channel_2_data_input/hdmi_linebuffer_u/U_ipml_sdpram_hdmi_linebuffer/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

{hdmi_ddr_ov5640_top|pixclk_in1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.282     500.000         0.718           High Pulse Width  DRM_278_212/CLKA[0]     channel_1_data_input/hdmi_linebuffer_u/U_ipml_sdpram_hdmi_linebuffer/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 499.282     500.000         0.718           Low Pulse Width   DRM_278_212/CLKA[0]     channel_1_data_input/hdmi_linebuffer_u/U_ipml_sdpram_hdmi_linebuffer/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 499.282     500.000         0.718           High Pulse Width  DRM_278_212/CLKB[0]     channel_1_data_input/hdmi_linebuffer_u/U_ipml_sdpram_hdmi_linebuffer/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

{sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.282      25.000          0.718           Low Pulse Width   DRM_54_4/CLKA[0]        ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 24.282      25.000          0.718           High Pulse Width  DRM_54_4/CLKA[0]        ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 24.504      25.000          0.496           Low Pulse Width   CLMS_70_85/CLK          ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.282      25.000          0.718           Low Pulse Width   DRM_306_24/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKB
 24.282      25.000          0.718           High Pulse Width  DRM_306_24/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKB
 24.504      25.000          0.496           Low Pulse Width   CLMS_298_49/CLK         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.504      50.000          0.496           High Pulse Width  CLMS_294_29/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.504      50.000          0.496           Low Pulse Width   CLMS_294_29/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.504      50.000          0.496           High Pulse Width  CLMS_294_29/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                        
+------------------------------------------------------------------------------------------------+
| Input      | D:/2345Downloads/finnal/hdmi_board/place_route/hdmi_ddr_ov5640_top_pnr.adf       
| Output     | D:/2345Downloads/finnal/hdmi_board/report_timing/hdmi_ddr_ov5640_top_rtp.adf     
|            | D:/2345Downloads/finnal/hdmi_board/report_timing/hdmi_ddr_ov5640_top.rtr         
|            | D:/2345Downloads/finnal/hdmi_board/report_timing/rtr.db                          
+------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 1,322 MB
Total CPU  time to report_timing completion : 0h:0m:16s
Process Total CPU  time to report_timing completion : 0h:0m:16s
Total real time to report_timing completion : 0h:0m:26s
