#-----------------------------------------------------------
# Vivado v2015.3 (64-bit)
# SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
# IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
# Start of session at: Sat Dec 09 10:07:31 2017
# Process ID: 2220
# Current directory: C:/Users/TAN/Desktop/multi-cpu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3360 C:\Users\TAN\Desktop\multi-cpu\multi-cpu.xpr
# Log file: C:/Users/TAN/Desktop/multi-cpu/vivado.log
# Journal file: C:/Users/TAN/Desktop/multi-cpu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/TAN/Desktop/multi-cpu/multi-cpu.xpr
Scanning sources...
Finished scanning sources
IINFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specifiedIINFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.3/data/ip'.open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 796.672 ; gain = 226.832
elaunch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'multi_Cpu_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/multi-cpu/multi-cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_Cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Selector_Dst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector_Dst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ALU32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Four_Way_Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Way_Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sim_1/new/multi_Cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_Cpu_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/TAN/Desktop/multi-cpu/multi-cpu.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 6c4df1ac5ed84a39b5d834fc1e399fae --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_Cpu_sim_behav xil_defaultlib.multi_Cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/PC.v" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Instruction_Memory.v" Line 1. Module Instruction_Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/IR.v" Line 1. Module IR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Extend.v" Line 1. Module Extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Selector_Dst.v" Line 1. Module Selector_Dst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RAM.v" Line 2. Module RAM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ALU32.v" Line 1. Module ALU32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Four_Way_Selector.v" Line 1. Module Four_Way_Selector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/PC.v" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Instruction_Memory.v" Line 1. Module Instruction_Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/IR.v" Line 1. Module IR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Extend.v" Line 1. Module Extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Selector_Dst.v" Line 1. Module Selector_Dst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RAM.v" Line 2. Module RAM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ALU32.v" Line 1. Module ALU32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Four_Way_Selector.v" Line 1. Module Four_Way_Selector doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.Selector_Dst
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.D_latch
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Four_Way_Selector
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.multi_Cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_Cpu_sim_behav

****** Webtalk v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/TAN/Desktop/multi-cpu/multi-cpu.sim/sim_1/behav/xsim.dir/multi_Cpu_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Dec 09 10:08:38 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/TAN/Desktop/multi-cpu/multi-cpu.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_Cpu_sim_behav -key {Behavioral:sim_1:Functional:multi_Cpu_sim} -tclbatch {multi_Cpu_sim.tcl} -view {C:/Users/TAN/Desktop/multi-cpu/multi_Cpu_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.3
Time resolution is 1 ps
open_wave_config C:/Users/TAN/Desktop/multi-cpu/multi_Cpu_sim_behav.wcfg
source multi_Cpu_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_Cpu_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 808.480 ; gain = 0.000
run 10 us
add_wave {{/multi_Cpu_sim/uut/IAddrIn}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'multi_Cpu_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/multi-cpu/multi-cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_Cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Selector_Dst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector_Dst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ALU32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Four_Way_Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Way_Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sim_1/new/multi_Cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_Cpu_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/TAN/Desktop/multi-cpu/multi-cpu.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 6c4df1ac5ed84a39b5d834fc1e399fae --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_Cpu_sim_behav xil_defaultlib.multi_Cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/PC.v" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Instruction_Memory.v" Line 1. Module Instruction_Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/IR.v" Line 1. Module IR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Extend.v" Line 1. Module Extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Selector_Dst.v" Line 1. Module Selector_Dst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RAM.v" Line 2. Module RAM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ALU32.v" Line 1. Module ALU32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Four_Way_Selector.v" Line 1. Module Four_Way_Selector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/PC.v" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Instruction_Memory.v" Line 1. Module Instruction_Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/IR.v" Line 1. Module IR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Extend.v" Line 1. Module Extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Selector_Dst.v" Line 1. Module Selector_Dst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RAM.v" Line 2. Module RAM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ALU32.v" Line 1. Module ALU32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Four_Way_Selector.v" Line 1. Module Four_Way_Selector doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.Selector_Dst
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.D_latch
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Four_Way_Selector
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.multi_Cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_Cpu_sim_behav
Vivado Simulator 2015.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 848.332 ; gain = 0.000
run 10 us
add_wave {{/multi_Cpu_sim/uut/pc_inst/IAddrOut_reg}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
add_wave {{/multi_Cpu_sim/uut/PCWre}} {{/multi_Cpu_sim/uut/ALUSrcA}} {{/multi_Cpu_sim/uut/ALUSrcB}} {{/multi_Cpu_sim/uut/DBDataSrc}} {{/multi_Cpu_sim/uut/RegWre}} {{/multi_Cpu_sim/uut/WrRegDSrc}} {{/multi_Cpu_sim/uut/InsMemRW}} {{/multi_Cpu_sim/uut/RD}} {{/multi_Cpu_sim/uut/WR}} {{/multi_Cpu_sim/uut/IRWre}} {{/multi_Cpu_sim/uut/ExtSel}} {{/multi_Cpu_sim/uut/RegDst}} {{/multi_Cpu_sim/uut/PCSrc}} {{/multi_Cpu_sim/uut/ALUOp}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 40 us
add_wave {{/multi_Cpu_sim/uut/Ins_Mem_inst/IDataOut}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 40 us
close [ open C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Show.v w ]
add_files C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Show.v
close [ open C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/clkdiv.v w ]
add_files C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/clkdiv.v
close [ open C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/avoidShake.v w ]
add_files C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/avoidShake.v
close [ open C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/_7_seg_display.v w ]
add_files C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/_7_seg_display.v
close [ open C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/display.v w ]
add_files C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/display.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ALU32.v" into library work [C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ALU32.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ControlUnit.v" into library work [C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ControlUnit.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" into library work [C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Extend.v" into library work [C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Extend.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Four_Way_Selector.v" into library work [C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Four_Way_Selector.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/IR.v" into library work [C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/IR.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Instruction_Memory.v" into library work [C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Instruction_Memory.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/PC.v" into library work [C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/PC.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RAM.v" into library work [C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RAM.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RegisterFile.v" into library work [C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RegisterFile.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Selector_Dst.v" into library work [C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Selector_Dst.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Show.v" into library work [C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Show.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/_7_seg_display.v" into library work [C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/_7_seg_display.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/avoidShake.v" into library work [C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/avoidShake.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/clkdiv.v" into library work [C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/clkdiv.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/display.v" into library work [C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/display.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/top.v" into library work [C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/top.v:1]
[Sat Dec 09 11:50:30 2017] Launched synth_1...
Run output will be captured here: C:/Users/TAN/Desktop/multi-cpu/multi-cpu.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 84 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.3
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  LDCP => LDCP (GND, LUT3, LUT3, LDCE, VCC): 2 instances
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1256.242 ; gain = 280.992
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ALU32.v" into library work [C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ALU32.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ControlUnit.v" into library work [C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ControlUnit.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" into library work [C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Extend.v" into library work [C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Extend.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Four_Way_Selector.v" into library work [C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Four_Way_Selector.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/IR.v" into library work [C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/IR.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Instruction_Memory.v" into library work [C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Instruction_Memory.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/PC.v" into library work [C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/PC.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RAM.v" into library work [C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RAM.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RegisterFile.v" into library work [C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RegisterFile.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Selector_Dst.v" into library work [C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Selector_Dst.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Show.v" into library work [C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Show.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/_7_seg_display.v" into library work [C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/_7_seg_display.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/avoidShake.v" into library work [C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/avoidShake.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/clkdiv.v" into library work [C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/clkdiv.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/display.v" into library work [C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/display.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/top.v" into library work [C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/top.v:1]
[Sat Dec 09 12:08:44 2017] Launched synth_1...
Run output will be captured here: C:/Users/TAN/Desktop/multi-cpu/multi-cpu.runs/synth_1/runme.log
set_property IOSTANDARD LVCMOS33 [get_ports [list {code[7]} {code[6]} {code[5]} {code[4]} {code[3]} {code[2]} {code[1]} {code[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {place[3]} {place[2]} {place[1]} {place[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {SW_in[1]} {SW_in[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list CLK_BUTN]]
set_property IOSTANDARD LVCMOS25 [get_ports [list mclk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list mclk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list Reset]]
place_ports {SW_in[0]} V16
place_ports {SW_in[0]} V15
place_ports {SW_in[0]} V17
place_ports {SW_in[1]} V16
place_ports CLK_BUTN W19
place_ports mclk T18
startgroup
set_property package_pin "" [get_ports [list  mclk]]
place_ports Reset T18
endgroup
place_ports mclk W5
place_ports {place[3]} W4
place_ports {place[2]} V4
place_ports {place[1]} U4
place_ports {place[0]} U2
file mkdir C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/constrs_1/new
close [ open C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/constrs_1/new/multi_cpu.xdc w ]
add_files -fileset constrs_1 C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/constrs_1/new/multi_cpu.xdc
set_property target_constrs_file C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/constrs_1/new/multi_cpu.xdc [current_fileset -constrset]
save_constraints -force
place_ports {code[7]} V7
place_ports {code[6]} U7
place_ports {code[5]} V5
place_ports {code[4]} U5
place_ports {code[3]} V8
place_ports {code[2]} U8
place_ports {code[1]} W6
place_ports {code[0]} W7
save_constraints -force
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ALU32.v" into library work [C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ALU32.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ControlUnit.v" into library work [C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ControlUnit.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" into library work [C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Extend.v" into library work [C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Extend.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Four_Way_Selector.v" into library work [C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Four_Way_Selector.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/IR.v" into library work [C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/IR.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Instruction_Memory.v" into library work [C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Instruction_Memory.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/PC.v" into library work [C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/PC.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RAM.v" into library work [C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RAM.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RegisterFile.v" into library work [C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RegisterFile.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Selector_Dst.v" into library work [C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Selector_Dst.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Show.v" into library work [C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Show.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/_7_seg_display.v" into library work [C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/_7_seg_display.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/avoidShake.v" into library work [C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/avoidShake.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/clkdiv.v" into library work [C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/clkdiv.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/display.v" into library work [C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/display.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/top.v" into library work [C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/top.v:1]
[Sat Dec 09 12:16:55 2017] Launched synth_1...
Run output will be captured here: C:/Users/TAN/Desktop/multi-cpu/multi-cpu.runs/synth_1/runme.log
launch_runs impl_1
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Dec 09 12:17:55 2017] Launched impl_1...
Run output will be captured here: C:/Users/TAN/Desktop/multi-cpu/multi-cpu.runs/impl_1/runme.log
set_property STEPS.WRITE_BITSTREAM.ARGS.RAW_BITFILE true [get_runs impl_1]
set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
launch_runs impl_1 -to_step write_bitstream
[Sat Dec 09 12:21:16 2017] Launched impl_1...
Run output will be captured here: C:/Users/TAN/Desktop/multi-cpu/multi-cpu.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.3
  **** Build date : Sep 28 2015-20:29:55
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183795440A
set_property PROGRAM.FILE {C:/Users/TAN/Desktop/multi-cpu/multi-cpu.runs/impl_1/top.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183795440A
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183795440A
set_property PROGRAM.FILE {C:/Users/TAN/Desktop/multi-cpu/multi-cpu.runs/impl_1/top.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/TAN/Desktop/multi-cpu/multi-cpu.runs/impl_1/top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Dec 09 12:28:01 2017] Launched synth_1...
Run output will be captured here: C:/Users/TAN/Desktop/multi-cpu/multi-cpu.runs/synth_1/runme.log
[Sat Dec 09 12:28:01 2017] Launched impl_1...
Run output will be captured here: C:/Users/TAN/Desktop/multi-cpu/multi-cpu.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/TAN/Desktop/multi-cpu/multi-cpu.runs/impl_1/top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183795440A
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Basys3-210183795440A" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183736959A
set_property PROGRAM.FILE {C:/Users/TAN/Desktop/multi-cpu/multi-cpu.runs/impl_1/top.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/TAN/Desktop/multi-cpu/multi-cpu.runs/impl_1/top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183736959A
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Dec 09 12:50:43 2017] Launched synth_1...
Run output will be captured here: C:/Users/TAN/Desktop/multi-cpu/multi-cpu.runs/synth_1/runme.log
[Sat Dec 09 12:50:43 2017] Launched impl_1...
Run output will be captured here: C:/Users/TAN/Desktop/multi-cpu/multi-cpu.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Dec 09 12:52:57 2017] Launched synth_1...
Run output will be captured here: C:/Users/TAN/Desktop/multi-cpu/multi-cpu.runs/synth_1/runme.log
[Sat Dec 09 12:52:57 2017] Launched impl_1...
Run output will be captured here: C:/Users/TAN/Desktop/multi-cpu/multi-cpu.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Dec 09 13:25:01 2017] Launched synth_1...
Run output will be captured here: C:/Users/TAN/Desktop/multi-cpu/multi-cpu.runs/synth_1/runme.log
[Sat Dec 09 13:25:01 2017] Launched impl_1...
Run output will be captured here: C:/Users/TAN/Desktop/multi-cpu/multi-cpu.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Dec 09 13:28:03 2017] Launched synth_1...
Run output will be captured here: C:/Users/TAN/Desktop/multi-cpu/multi-cpu.runs/synth_1/runme.log
[Sat Dec 09 13:28:03 2017] Launched impl_1...
Run output will be captured here: C:/Users/TAN/Desktop/multi-cpu/multi-cpu.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Dec 09 13:30:23 2017] Launched synth_1...
Run output will be captured here: C:/Users/TAN/Desktop/multi-cpu/multi-cpu.runs/synth_1/runme.log
[Sat Dec 09 13:30:23 2017] Launched impl_1...
Run output will be captured here: C:/Users/TAN/Desktop/multi-cpu/multi-cpu.runs/impl_1/runme.log
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Basys3-210183795440Ajsn-Basys3-210183736959A" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183736959A
set_property PROGRAM.FILE {C:/Users/TAN/Desktop/multi-cpu/multi-cpu.runs/impl_1/top.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/TAN/Desktop/multi-cpu/multi-cpu.runs/impl_1/top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Dec 09 13:37:10 2017] Launched synth_1...
Run output will be captured here: C:/Users/TAN/Desktop/multi-cpu/multi-cpu.runs/synth_1/runme.log
[Sat Dec 09 13:37:10 2017] Launched impl_1...
Run output will be captured here: C:/Users/TAN/Desktop/multi-cpu/multi-cpu.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/TAN/Desktop/multi-cpu/multi-cpu.runs/impl_1/top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/TAN/Desktop/multi-cpu/multi-cpu.runs/impl_1/top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/TAN/Desktop/multi-cpu/multi-cpu.runs/impl_1/top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
create_hw_cfgmem -hw_device [lindex [get_hw_devices] 0] -mem_dev  [lindex [get_cfgmem_parts {s25fl032p-spi-x1_x2_x4}] 0]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.FILES [list "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.runs/impl_1/top.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.PRM_FILES [list "" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0]]
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.FILES [list "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.runs/impl_1/top.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
startgroup 
if {![string equal [get_property PROGRAM.HW_CFGMEM_TYPE  [lindex [get_hw_devices] 0]] [get_property MEM_TYPE [get_property CFGMEM_PART [get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]]]] }  { create_hw_bitstream -hw_device [lindex [get_hw_devices] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices] 0]]; program_hw_devices [lindex [get_hw_devices] 0]; }; 
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_cfgmem -hw_cfgmem [get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
Mfg ID : 1   Memory Type : 2   Memory Capacity : 15   Device ID 1 : 0   Device ID 2 : 0
Performing Erase Operation...
Erase Operation successful.
Performing Program and Verify Operations...
Program/Verify Operation successful.
INFO: [Labtoolstcl 44-377] Flash programming completed successfully
program_hw_cfgmem: Time (s): cpu = 00:00:00 ; elapsed = 00:00:52 . Memory (MB): peak = 1779.211 ; gain = 0.000
endgroup
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183736959A
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Dec 09 14:12:46 2017] Launched synth_1...
Run output will be captured here: C:/Users/TAN/Desktop/multi-cpu/multi-cpu.runs/synth_1/runme.log
[Sat Dec 09 14:12:46 2017] Launched impl_1...
Run output will be captured here: C:/Users/TAN/Desktop/multi-cpu/multi-cpu.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Dec 09 14:16:22 2017] Launched synth_1...
Run output will be captured here: C:/Users/TAN/Desktop/multi-cpu/multi-cpu.runs/synth_1/runme.log
[Sat Dec 09 14:16:22 2017] Launched impl_1...
Run output will be captured here: C:/Users/TAN/Desktop/multi-cpu/multi-cpu.runs/impl_1/runme.log
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183736959A
set_property PROGRAM.FILE {C:/Users/TAN/Desktop/multi-cpu/multi-cpu.runs/impl_1/top.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/TAN/Desktop/multi-cpu/multi-cpu.runs/impl_1/top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Dec 09 14:45:43 2017] Launched synth_1...
Run output will be captured here: C:/Users/TAN/Desktop/multi-cpu/multi-cpu.runs/synth_1/runme.log
[Sat Dec 09 14:45:43 2017] Launched impl_1...
Run output will be captured here: C:/Users/TAN/Desktop/multi-cpu/multi-cpu.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/TAN/Desktop/multi-cpu/multi-cpu.runs/impl_1/top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Dec 09 15:00:50 2017] Launched synth_1...
Run output will be captured here: C:/Users/TAN/Desktop/multi-cpu/multi-cpu.runs/synth_1/runme.log
[Sat Dec 09 15:00:50 2017] Launched impl_1...
Run output will be captured here: C:/Users/TAN/Desktop/multi-cpu/multi-cpu.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/TAN/Desktop/multi-cpu/multi-cpu.runs/impl_1/top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
create_hw_cfgmem -hw_device [lindex [get_hw_devices] 0] -mem_dev  [lindex [get_cfgmem_parts {s25fl032p-spi-x1_x2_x4}] 0]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.FILES [list "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.runs/impl_1/top.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.PRM_FILES [list "" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0]]
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.FILES [list "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.runs/impl_1/top.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
startgroup 
if {![string equal [get_property PROGRAM.HW_CFGMEM_TYPE  [lindex [get_hw_devices] 0]] [get_property MEM_TYPE [get_property CFGMEM_PART [get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]]]] }  { create_hw_bitstream -hw_device [lindex [get_hw_devices] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices] 0]]; program_hw_devices [lindex [get_hw_devices] 0]; }; 
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_cfgmem -hw_cfgmem [get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
Mfg ID : 1   Memory Type : 2   Memory Capacity : 15   Device ID 1 : 0   Device ID 2 : 0
Performing Erase Operation...
Erase Operation successful.
Performing Program and Verify Operations...
Program/Verify Operation successful.
INFO: [Labtoolstcl 44-377] Flash programming completed successfully
program_hw_cfgmem: Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 1781.512 ; gain = 0.000
endgroup
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'multi_Cpu_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/multi-cpu/multi-cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_Cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Selector_Dst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector_Dst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ALU32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Four_Way_Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Way_Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sim_1/new/multi_Cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_Cpu_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/TAN/Desktop/multi-cpu/multi-cpu.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 6c4df1ac5ed84a39b5d834fc1e399fae --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_Cpu_sim_behav xil_defaultlib.multi_Cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/PC.v" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Instruction_Memory.v" Line 1. Module Instruction_Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/IR.v" Line 1. Module IR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Extend.v" Line 1. Module Extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Selector_Dst.v" Line 1. Module Selector_Dst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RAM.v" Line 2. Module RAM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ALU32.v" Line 1. Module ALU32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Four_Way_Selector.v" Line 1. Module Four_Way_Selector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/PC.v" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Instruction_Memory.v" Line 1. Module Instruction_Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/IR.v" Line 1. Module IR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Extend.v" Line 1. Module Extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Selector_Dst.v" Line 1. Module Selector_Dst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RAM.v" Line 2. Module RAM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ALU32.v" Line 1. Module ALU32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Four_Way_Selector.v" Line 1. Module Four_Way_Selector doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.Selector_Dst
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.D_latch
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Four_Way_Selector
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.multi_Cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_Cpu_sim_behav

****** Webtalk v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/TAN/Desktop/multi-cpu/multi-cpu.sim/sim_1/behav/xsim.dir/multi_Cpu_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Dec 09 15:48:25 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/TAN/Desktop/multi-cpu/multi-cpu.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_Cpu_sim_behav -key {Behavioral:sim_1:Functional:multi_Cpu_sim} -tclbatch {multi_Cpu_sim.tcl} -view {C:/Users/TAN/Desktop/multi-cpu/multi_Cpu_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.3
Time resolution is 1 ps
open_wave_config C:/Users/TAN/Desktop/multi-cpu/multi_Cpu_sim_behav.wcfg
source multi_Cpu_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_Cpu_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1781.512 ; gain = 0.000
run 40 us
add_wave {{/multi_Cpu_sim/uut/IDataOut}} 
add_wave {{/multi_Cpu_sim/uut/IDataOut}} 
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'multi_Cpu_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/multi-cpu/multi-cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_Cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Selector_Dst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector_Dst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ALU32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Four_Way_Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Way_Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sim_1/new/multi_Cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_Cpu_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/TAN/Desktop/multi-cpu/multi-cpu.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 6c4df1ac5ed84a39b5d834fc1e399fae --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_Cpu_sim_behav xil_defaultlib.multi_Cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/PC.v" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Instruction_Memory.v" Line 1. Module Instruction_Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/IR.v" Line 1. Module IR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Extend.v" Line 1. Module Extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Selector_Dst.v" Line 1. Module Selector_Dst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RAM.v" Line 2. Module RAM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ALU32.v" Line 1. Module ALU32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Four_Way_Selector.v" Line 1. Module Four_Way_Selector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/PC.v" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Instruction_Memory.v" Line 1. Module Instruction_Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/IR.v" Line 1. Module IR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Extend.v" Line 1. Module Extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Selector_Dst.v" Line 1. Module Selector_Dst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RAM.v" Line 2. Module RAM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ALU32.v" Line 1. Module ALU32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Four_Way_Selector.v" Line 1. Module Four_Way_Selector doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.Selector_Dst
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.D_latch
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Four_Way_Selector
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.multi_Cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_Cpu_sim_behav
Vivado Simulator 2015.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1810.992 ; gain = 0.000
run 40 us
add_wave {{/multi_Cpu_sim/uut/op}} {{/multi_Cpu_sim/uut/rs}} {{/multi_Cpu_sim/uut/rt}} {{/multi_Cpu_sim/uut/rd}} {{/multi_Cpu_sim/uut/sa}} {{/multi_Cpu_sim/uut/immediate}} 
add_wave {{/multi_Cpu_sim/uut/address}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
run 10 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'multi_Cpu_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/multi-cpu/multi-cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_Cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Selector_Dst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector_Dst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ALU32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Four_Way_Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Way_Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sim_1/new/multi_Cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_Cpu_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/TAN/Desktop/multi-cpu/multi-cpu.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 6c4df1ac5ed84a39b5d834fc1e399fae --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_Cpu_sim_behav xil_defaultlib.multi_Cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/PC.v" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Instruction_Memory.v" Line 1. Module Instruction_Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/IR.v" Line 1. Module IR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Extend.v" Line 1. Module Extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Selector_Dst.v" Line 1. Module Selector_Dst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RAM.v" Line 2. Module RAM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ALU32.v" Line 1. Module ALU32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Four_Way_Selector.v" Line 1. Module Four_Way_Selector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/PC.v" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Instruction_Memory.v" Line 1. Module Instruction_Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/IR.v" Line 1. Module IR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Extend.v" Line 1. Module Extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Selector_Dst.v" Line 1. Module Selector_Dst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RAM.v" Line 2. Module RAM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ALU32.v" Line 1. Module ALU32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Four_Way_Selector.v" Line 1. Module Four_Way_Selector doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.Selector_Dst
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.D_latch
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Four_Way_Selector
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.multi_Cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_Cpu_sim_behav
Vivado Simulator 2015.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1810.992 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'multi_Cpu_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/multi-cpu/multi-cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_Cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Selector_Dst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector_Dst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ALU32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Four_Way_Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Way_Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sim_1/new/multi_Cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_Cpu_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/TAN/Desktop/multi-cpu/multi-cpu.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 6c4df1ac5ed84a39b5d834fc1e399fae --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_Cpu_sim_behav xil_defaultlib.multi_Cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/PC.v" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Instruction_Memory.v" Line 1. Module Instruction_Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/IR.v" Line 1. Module IR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Extend.v" Line 1. Module Extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Selector_Dst.v" Line 1. Module Selector_Dst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RAM.v" Line 2. Module RAM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ALU32.v" Line 1. Module ALU32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Four_Way_Selector.v" Line 1. Module Four_Way_Selector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/PC.v" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Instruction_Memory.v" Line 1. Module Instruction_Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/IR.v" Line 1. Module IR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Extend.v" Line 1. Module Extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Selector_Dst.v" Line 1. Module Selector_Dst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RAM.v" Line 2. Module RAM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ALU32.v" Line 1. Module ALU32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Four_Way_Selector.v" Line 1. Module Four_Way_Selector doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.Selector_Dst
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.D_latch
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Four_Way_Selector
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.multi_Cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_Cpu_sim_behav

****** Webtalk v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/TAN/Desktop/multi-cpu/multi-cpu.sim/sim_1/behav/xsim.dir/multi_Cpu_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Dec 09 15:59:51 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/TAN/Desktop/multi-cpu/multi-cpu.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_Cpu_sim_behav -key {Behavioral:sim_1:Functional:multi_Cpu_sim} -tclbatch {multi_Cpu_sim.tcl} -view {C:/Users/TAN/Desktop/multi-cpu/multi_Cpu_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.3
Time resolution is 1 ps
open_wave_config C:/Users/TAN/Desktop/multi-cpu/multi_Cpu_sim_behav.wcfg
source multi_Cpu_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_Cpu_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1810.992 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'multi_Cpu_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/multi-cpu/multi-cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_Cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Selector_Dst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector_Dst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ALU32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Four_Way_Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Way_Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sim_1/new/multi_Cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_Cpu_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/TAN/Desktop/multi-cpu/multi-cpu.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 6c4df1ac5ed84a39b5d834fc1e399fae --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_Cpu_sim_behav xil_defaultlib.multi_Cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/PC.v" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Instruction_Memory.v" Line 1. Module Instruction_Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/IR.v" Line 1. Module IR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Extend.v" Line 1. Module Extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Selector_Dst.v" Line 1. Module Selector_Dst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RAM.v" Line 2. Module RAM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ALU32.v" Line 1. Module ALU32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Four_Way_Selector.v" Line 1. Module Four_Way_Selector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/PC.v" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Instruction_Memory.v" Line 1. Module Instruction_Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/IR.v" Line 1. Module IR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Extend.v" Line 1. Module Extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Selector_Dst.v" Line 1. Module Selector_Dst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RAM.v" Line 2. Module RAM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ALU32.v" Line 1. Module ALU32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Four_Way_Selector.v" Line 1. Module Four_Way_Selector doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.Selector_Dst
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.D_latch
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Four_Way_Selector
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.multi_Cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_Cpu_sim_behav
Vivado Simulator 2015.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1810.992 ; gain = 0.000
run 10 us
add_wave {{/multi_Cpu_sim/uut/IDataOut}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Dec 09 16:05:33 2017] Launched synth_1...
Run output will be captured here: C:/Users/TAN/Desktop/multi-cpu/multi-cpu.runs/synth_1/runme.log
[Sat Dec 09 16:05:33 2017] Launched impl_1...
Run output will be captured here: C:/Users/TAN/Desktop/multi-cpu/multi-cpu.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/TAN/Desktop/multi-cpu/multi-cpu.runs/impl_1/top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Dec 09 16:10:29 2017...
