

================================================================
== Vitis HLS Report for 'read_inputs_ap_uint_256_ap_int_8_32u_Pipeline_1'
================================================================
* Date:           Wed May 22 10:27:43 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Concat_HLS.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        4|        ?|  40.000 ns|         ?|    4|    ?|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |        2|        ?|         2|          1|          1|  1 ~ ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.30>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%loop_index3 = alloca i32 1"   --->   Operation 5 'alloca' 'loop_index3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%output_addr_read = read i27 @_ssdm_op_Read.ap_auto.i27, i27 %output_addr"   --->   Operation 6 'read' 'output_addr_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_cast_cast_read = read i59 @_ssdm_op_Read.ap_auto.i59, i59 %p_cast_cast"   --->   Operation 7 'read' 'p_cast_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_cast2_cast_read = read i59 @_ssdm_op_Read.ap_auto.i59, i59 %p_cast2_cast"   --->   Operation 8 'read' 'p_cast2_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_cast_cast_cast = sext i59 %p_cast_cast_read"   --->   Operation 9 'sext' 'p_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_cast2_cast_cast = sext i59 %p_cast2_cast_read"   --->   Operation 10 'sext' 'p_cast2_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %concat_data, void @empty_1, i32 0, i32 0, void @empty_2, i32 32, i32 0, void @empty_3, void @empty_4, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln0 = store i27 0, i27 %loop_index3"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion2"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%loop_index3_load = load i27 %loop_index3"   --->   Operation 14 'load' 'loop_index3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%concat_data_addr_3 = getelementptr i256 %concat_data, i64 %p_cast_cast_cast"   --->   Operation 15 'getelementptr' 'concat_data_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (7.30ns)   --->   "%concat_data_addr_3_read = read i256 @_ssdm_op_Read.m_axi.p1i256, i256 %concat_data_addr_3"   --->   Operation 16 'read' 'concat_data_addr_3_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1 : Operation 17 [1/1] (0.96ns)   --->   "%empty = add i27 %loop_index3_load, i27 1"   --->   Operation 17 'add' 'empty' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (1.02ns)   --->   "%exitcond5 = icmp_eq  i27 %empty, i27 %output_addr_read"   --->   Operation 18 'icmp' 'exitcond5' <Predicate = true> <Delay = 1.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond5, void %loop-memcpy-expansion2.loop-memcpy-expansion2_crit_edge, void %loop-memcpy-residual-header5.loopexit.exitStub"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln0 = store i27 %empty, i27 %loop_index3"   --->   Operation 20 'store' 'store_ln0' <Predicate = (!exitcond5)> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion2"   --->   Operation 21 'br' 'br_ln0' <Predicate = (!exitcond5)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%concat_data_addr = getelementptr i256 %concat_data, i64 %p_cast2_cast_cast"   --->   Operation 22 'getelementptr' 'concat_data_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 23 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (7.30ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.m_axi.p1i256, i256 %concat_data_addr, i256 %concat_data_addr_3_read, i32 4294967295"   --->   Operation 24 'write' 'write_ln0' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty_45 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 25 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 26 'ret' 'ret_ln0' <Predicate = (exitcond5)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ concat_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ p_cast2_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_cast_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_addr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
loop_index3             (alloca           ) [ 010]
output_addr_read        (read             ) [ 000]
p_cast_cast_read        (read             ) [ 000]
p_cast2_cast_read       (read             ) [ 000]
p_cast_cast_cast        (sext             ) [ 000]
p_cast2_cast_cast       (sext             ) [ 011]
specinterface_ln0       (specinterface    ) [ 000]
store_ln0               (store            ) [ 000]
br_ln0                  (br               ) [ 000]
loop_index3_load        (load             ) [ 000]
concat_data_addr_3      (getelementptr    ) [ 000]
concat_data_addr_3_read (read             ) [ 011]
empty                   (add              ) [ 000]
exitcond5               (icmp             ) [ 011]
br_ln0                  (br               ) [ 000]
store_ln0               (store            ) [ 000]
br_ln0                  (br               ) [ 000]
concat_data_addr        (getelementptr    ) [ 000]
specpipeline_ln0        (specpipeline     ) [ 000]
write_ln0               (write            ) [ 000]
empty_45                (speclooptripcount) [ 000]
ret_ln0                 (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="concat_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="concat_data"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_cast2_cast">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_cast2_cast"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_cast_cast">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_cast_cast"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_addr">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_addr"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i27"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i59"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i256"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i256"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="loop_index3_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="loop_index3/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="output_addr_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="27" slack="0"/>
<pin id="58" dir="0" index="1" bw="27" slack="0"/>
<pin id="59" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_addr_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="p_cast_cast_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="59" slack="0"/>
<pin id="64" dir="0" index="1" bw="59" slack="0"/>
<pin id="65" dir="1" index="2" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_cast_cast_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="p_cast2_cast_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="59" slack="0"/>
<pin id="70" dir="0" index="1" bw="59" slack="0"/>
<pin id="71" dir="1" index="2" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_cast2_cast_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="concat_data_addr_3_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="256" slack="0"/>
<pin id="76" dir="0" index="1" bw="256" slack="0"/>
<pin id="77" dir="1" index="2" bw="256" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="concat_data_addr_3_read/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="write_ln0_write_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="0" slack="0"/>
<pin id="81" dir="0" index="1" bw="256" slack="0"/>
<pin id="82" dir="0" index="2" bw="256" slack="1"/>
<pin id="83" dir="0" index="3" bw="1" slack="0"/>
<pin id="84" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="p_cast_cast_cast_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="59" slack="0"/>
<pin id="89" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast_cast_cast/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="p_cast2_cast_cast_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="59" slack="0"/>
<pin id="93" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast2_cast_cast/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="store_ln0_store_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="0"/>
<pin id="97" dir="0" index="1" bw="27" slack="0"/>
<pin id="98" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="loop_index3_load_load_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="27" slack="0"/>
<pin id="102" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="loop_index3_load/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="concat_data_addr_3_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="256" slack="0"/>
<pin id="105" dir="0" index="1" bw="59" slack="0"/>
<pin id="106" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="concat_data_addr_3/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="empty_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="27" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="exitcond5_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="27" slack="0"/>
<pin id="118" dir="0" index="1" bw="27" slack="0"/>
<pin id="119" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="store_ln0_store_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="27" slack="0"/>
<pin id="124" dir="0" index="1" bw="27" slack="0"/>
<pin id="125" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="concat_data_addr_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="256" slack="0"/>
<pin id="129" dir="0" index="1" bw="59" slack="1"/>
<pin id="130" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="concat_data_addr/2 "/>
</bind>
</comp>

<comp id="133" class="1005" name="loop_index3_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="27" slack="0"/>
<pin id="135" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opset="loop_index3 "/>
</bind>
</comp>

<comp id="140" class="1005" name="p_cast2_cast_cast_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="64" slack="1"/>
<pin id="142" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_cast2_cast_cast "/>
</bind>
</comp>

<comp id="145" class="1005" name="concat_data_addr_3_read_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="256" slack="1"/>
<pin id="147" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="concat_data_addr_3_read "/>
</bind>
</comp>

<comp id="150" class="1005" name="exitcond5_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="1"/>
<pin id="152" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="8" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="60"><net_src comp="10" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="6" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="12" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="12" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="34" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="85"><net_src comp="42" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="86"><net_src comp="30" pin="0"/><net_sink comp="79" pin=3"/></net>

<net id="90"><net_src comp="62" pin="2"/><net_sink comp="87" pin=0"/></net>

<net id="94"><net_src comp="68" pin="2"/><net_sink comp="91" pin=0"/></net>

<net id="99"><net_src comp="32" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="108"><net_src comp="87" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="109"><net_src comp="103" pin="2"/><net_sink comp="74" pin=1"/></net>

<net id="114"><net_src comp="100" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="36" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="110" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="56" pin="2"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="110" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="131"><net_src comp="0" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="127" pin="2"/><net_sink comp="79" pin=1"/></net>

<net id="136"><net_src comp="52" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="137"><net_src comp="133" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="138"><net_src comp="133" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="139"><net_src comp="133" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="143"><net_src comp="91" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="148"><net_src comp="74" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="153"><net_src comp="116" pin="2"/><net_sink comp="150" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: concat_data | {2 }
 - Input state : 
	Port: read_inputs<ap_uint<256>, ap_int<8>, 32u>_Pipeline_1 : concat_data | {1 }
	Port: read_inputs<ap_uint<256>, ap_int<8>, 32u>_Pipeline_1 : p_cast2_cast | {1 }
	Port: read_inputs<ap_uint<256>, ap_int<8>, 32u>_Pipeline_1 : p_cast_cast | {1 }
	Port: read_inputs<ap_uint<256>, ap_int<8>, 32u>_Pipeline_1 : output_addr | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		loop_index3_load : 1
		concat_data_addr_3 : 1
		concat_data_addr_3_read : 2
		empty : 2
		exitcond5 : 3
		br_ln0 : 4
		store_ln0 : 3
	State 2
		write_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|
| Operation|           Functional Unit          |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|
|    add   |            empty_fu_110            |    0    |    34   |
|----------|------------------------------------|---------|---------|
|   icmp   |          exitcond5_fu_116          |    0    |    17   |
|----------|------------------------------------|---------|---------|
|          |     output_addr_read_read_fu_56    |    0    |    0    |
|   read   |     p_cast_cast_read_read_fu_62    |    0    |    0    |
|          |    p_cast2_cast_read_read_fu_68    |    0    |    0    |
|          | concat_data_addr_3_read_read_fu_74 |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   write  |        write_ln0_write_fu_79       |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   sext   |       p_cast_cast_cast_fu_87       |    0    |    0    |
|          |       p_cast2_cast_cast_fu_91      |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   Total  |                                    |    0    |    51   |
|----------|------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|concat_data_addr_3_read_reg_145|   256  |
|       exitcond5_reg_150       |    1   |
|      loop_index3_reg_133      |   27   |
|   p_cast2_cast_cast_reg_140   |   64   |
+-------------------------------+--------+
|             Total             |   348  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   51   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   348  |    -   |
+-----------+--------+--------+
|   Total   |   348  |   51   |
+-----------+--------+--------+
