{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1378928158337 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1378928158338 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 11 21:35:58 2013 " "Processing started: Wed Sep 11 21:35:58 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1378928158338 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1378928158338 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off PRODIGgroep4 -c PRODIGgroep4 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off PRODIGgroep4 -c PRODIGgroep4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1378928158338 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1378928158420 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "PRODIGgroep4 EP2C70F896C6 " "Selected device EP2C70F896C6 for design \"PRODIGgroep4\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1378928158435 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1378928158471 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1378928158471 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1378928158917 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1378928158928 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1378928159891 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Pin ~ASDO~ is reserved at location G7" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mark/Documents/GitHub/PRODIG/" { { 0 { 0 ""} 0 213 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1378928159893 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Pin ~nCSO~ is reserved at location K9" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mark/Documents/GitHub/PRODIG/" { { 0 { 0 ""} 0 214 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1378928159893 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1378928159893 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "32 146 " "No exact pin location assignment(s) for 32 pins of 146 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IO_A\[16\] " "Pin IO_A\[16\] not assigned to an exact location on the device" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { IO_A[16] } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 27 0 0 } } { "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_A[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mark/Documents/GitHub/PRODIG/" { { 0 { 0 ""} 0 85 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1378928160124 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IO_A\[17\] " "Pin IO_A\[17\] not assigned to an exact location on the device" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { IO_A[17] } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 27 0 0 } } { "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_A[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mark/Documents/GitHub/PRODIG/" { { 0 { 0 ""} 0 86 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1378928160124 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IO_A\[18\] " "Pin IO_A\[18\] not assigned to an exact location on the device" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { IO_A[18] } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 27 0 0 } } { "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_A[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mark/Documents/GitHub/PRODIG/" { { 0 { 0 ""} 0 87 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1378928160124 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IO_A\[19\] " "Pin IO_A\[19\] not assigned to an exact location on the device" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { IO_A[19] } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 27 0 0 } } { "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_A[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mark/Documents/GitHub/PRODIG/" { { 0 { 0 ""} 0 88 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1378928160124 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IO_A\[20\] " "Pin IO_A\[20\] not assigned to an exact location on the device" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { IO_A[20] } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 27 0 0 } } { "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_A[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mark/Documents/GitHub/PRODIG/" { { 0 { 0 ""} 0 89 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1378928160124 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IO_A\[21\] " "Pin IO_A\[21\] not assigned to an exact location on the device" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { IO_A[21] } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 27 0 0 } } { "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_A[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mark/Documents/GitHub/PRODIG/" { { 0 { 0 ""} 0 90 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1378928160124 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IO_A\[22\] " "Pin IO_A\[22\] not assigned to an exact location on the device" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { IO_A[22] } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 27 0 0 } } { "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_A[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mark/Documents/GitHub/PRODIG/" { { 0 { 0 ""} 0 91 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1378928160124 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IO_A\[23\] " "Pin IO_A\[23\] not assigned to an exact location on the device" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { IO_A[23] } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 27 0 0 } } { "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_A[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mark/Documents/GitHub/PRODIG/" { { 0 { 0 ""} 0 92 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1378928160124 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IO_A\[24\] " "Pin IO_A\[24\] not assigned to an exact location on the device" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { IO_A[24] } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 27 0 0 } } { "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_A[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mark/Documents/GitHub/PRODIG/" { { 0 { 0 ""} 0 93 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1378928160124 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IO_A\[25\] " "Pin IO_A\[25\] not assigned to an exact location on the device" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { IO_A[25] } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 27 0 0 } } { "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_A[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mark/Documents/GitHub/PRODIG/" { { 0 { 0 ""} 0 94 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1378928160124 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IO_A\[26\] " "Pin IO_A\[26\] not assigned to an exact location on the device" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { IO_A[26] } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 27 0 0 } } { "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_A[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mark/Documents/GitHub/PRODIG/" { { 0 { 0 ""} 0 95 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1378928160124 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IO_A\[27\] " "Pin IO_A\[27\] not assigned to an exact location on the device" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { IO_A[27] } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 27 0 0 } } { "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_A[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mark/Documents/GitHub/PRODIG/" { { 0 { 0 ""} 0 96 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1378928160124 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IO_A\[28\] " "Pin IO_A\[28\] not assigned to an exact location on the device" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { IO_A[28] } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 27 0 0 } } { "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_A[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mark/Documents/GitHub/PRODIG/" { { 0 { 0 ""} 0 97 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1378928160124 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IO_A\[29\] " "Pin IO_A\[29\] not assigned to an exact location on the device" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { IO_A[29] } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 27 0 0 } } { "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_A[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mark/Documents/GitHub/PRODIG/" { { 0 { 0 ""} 0 98 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1378928160124 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IO_A\[30\] " "Pin IO_A\[30\] not assigned to an exact location on the device" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { IO_A[30] } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 27 0 0 } } { "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_A[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mark/Documents/GitHub/PRODIG/" { { 0 { 0 ""} 0 99 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1378928160124 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IO_A\[31\] " "Pin IO_A\[31\] not assigned to an exact location on the device" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { IO_A[31] } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 27 0 0 } } { "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_A[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mark/Documents/GitHub/PRODIG/" { { 0 { 0 ""} 0 100 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1378928160124 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IO_A\[0\] " "Pin IO_A\[0\] not assigned to an exact location on the device" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { IO_A[0] } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 27 0 0 } } { "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_A[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mark/Documents/GitHub/PRODIG/" { { 0 { 0 ""} 0 20 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1378928160124 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IO_A\[1\] " "Pin IO_A\[1\] not assigned to an exact location on the device" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { IO_A[1] } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 27 0 0 } } { "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mark/Documents/GitHub/PRODIG/" { { 0 { 0 ""} 0 21 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1378928160124 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IO_A\[2\] " "Pin IO_A\[2\] not assigned to an exact location on the device" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { IO_A[2] } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 27 0 0 } } { "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_A[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mark/Documents/GitHub/PRODIG/" { { 0 { 0 ""} 0 22 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1378928160124 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IO_A\[3\] " "Pin IO_A\[3\] not assigned to an exact location on the device" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { IO_A[3] } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 27 0 0 } } { "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_A[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mark/Documents/GitHub/PRODIG/" { { 0 { 0 ""} 0 30 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1378928160124 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IO_A\[4\] " "Pin IO_A\[4\] not assigned to an exact location on the device" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { IO_A[4] } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 27 0 0 } } { "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_A[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mark/Documents/GitHub/PRODIG/" { { 0 { 0 ""} 0 29 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1378928160124 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IO_A\[5\] " "Pin IO_A\[5\] not assigned to an exact location on the device" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { IO_A[5] } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 27 0 0 } } { "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_A[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mark/Documents/GitHub/PRODIG/" { { 0 { 0 ""} 0 28 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1378928160124 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IO_A\[6\] " "Pin IO_A\[6\] not assigned to an exact location on the device" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { IO_A[6] } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 27 0 0 } } { "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_A[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mark/Documents/GitHub/PRODIG/" { { 0 { 0 ""} 0 27 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1378928160124 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IO_A\[7\] " "Pin IO_A\[7\] not assigned to an exact location on the device" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { IO_A[7] } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 27 0 0 } } { "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_A[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mark/Documents/GitHub/PRODIG/" { { 0 { 0 ""} 0 26 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1378928160124 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IO_A\[8\] " "Pin IO_A\[8\] not assigned to an exact location on the device" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { IO_A[8] } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 27 0 0 } } { "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_A[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mark/Documents/GitHub/PRODIG/" { { 0 { 0 ""} 0 25 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1378928160124 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IO_A\[9\] " "Pin IO_A\[9\] not assigned to an exact location on the device" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { IO_A[9] } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 27 0 0 } } { "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_A[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mark/Documents/GitHub/PRODIG/" { { 0 { 0 ""} 0 24 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1378928160124 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IO_A\[10\] " "Pin IO_A\[10\] not assigned to an exact location on the device" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { IO_A[10] } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 27 0 0 } } { "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_A[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mark/Documents/GitHub/PRODIG/" { { 0 { 0 ""} 0 23 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1378928160124 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IO_A\[11\] " "Pin IO_A\[11\] not assigned to an exact location on the device" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { IO_A[11] } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 27 0 0 } } { "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_A[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mark/Documents/GitHub/PRODIG/" { { 0 { 0 ""} 0 31 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1378928160124 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IO_A\[12\] " "Pin IO_A\[12\] not assigned to an exact location on the device" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { IO_A[12] } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 27 0 0 } } { "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_A[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mark/Documents/GitHub/PRODIG/" { { 0 { 0 ""} 0 32 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1378928160124 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IO_A\[13\] " "Pin IO_A\[13\] not assigned to an exact location on the device" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { IO_A[13] } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 27 0 0 } } { "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_A[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mark/Documents/GitHub/PRODIG/" { { 0 { 0 ""} 0 84 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1378928160124 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IO_A\[14\] " "Pin IO_A\[14\] not assigned to an exact location on the device" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { IO_A[14] } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 27 0 0 } } { "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_A[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mark/Documents/GitHub/PRODIG/" { { 0 { 0 ""} 0 33 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1378928160124 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IO_A\[15\] " "Pin IO_A\[15\] not assigned to an exact location on the device" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { IO_A[15] } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 27 0 0 } } { "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_A[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mark/Documents/GitHub/PRODIG/" { { 0 { 0 ""} 0 34 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1378928160124 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1378928160124 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PRODIGgroep4.sdc " "Synopsys Design Constraints File file not found: 'PRODIGgroep4.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1378928160250 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1378928160250 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1 1378928160250 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "" 0 -1 1378928160251 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1378928160251 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1378928160252 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1378928160253 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1378928160253 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1378928160253 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1378928160254 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1378928160254 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1378928160254 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1378928160254 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1378928160254 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1378928160255 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1378928160255 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "32 unused 3.3V 0 0 32 " "Number of I/O pins in group: 32 (unused VREF, 3.3V VCCIO, 0 input, 0 output, 32 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1378928160286 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1378928160286 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1378928160286 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 81 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  81 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1378928160287 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 46 33 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 46 total pin(s) used --  33 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1378928160287 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 72 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1378928160287 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 74 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1378928160287 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 85 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  85 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1378928160287 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 22 59 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 22 total pin(s) used --  59 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1378928160287 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 12 62 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1378928160287 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 32 40 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 32 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1378928160287 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1378928160287 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1378928160287 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[0\] " "Node \"GPIO0_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/mark/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1378928160376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[10\] " "Node \"GPIO0_D\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/mark/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1378928160376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[11\] " "Node \"GPIO0_D\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/mark/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1378928160376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[12\] " "Node \"GPIO0_D\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/mark/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1378928160376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[13\] " "Node \"GPIO0_D\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/mark/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1378928160376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[14\] " "Node \"GPIO0_D\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/mark/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1378928160376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[15\] " "Node \"GPIO0_D\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/mark/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1378928160376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[16\] " "Node \"GPIO0_D\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/mark/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1378928160376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[17\] " "Node \"GPIO0_D\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/mark/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1378928160376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[18\] " "Node \"GPIO0_D\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/mark/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1378928160376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[19\] " "Node \"GPIO0_D\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/mark/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1378928160376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[1\] " "Node \"GPIO0_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/mark/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1378928160376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[20\] " "Node \"GPIO0_D\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/mark/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1378928160376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[21\] " "Node \"GPIO0_D\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/mark/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1378928160376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[22\] " "Node \"GPIO0_D\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/mark/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1378928160376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[23\] " "Node \"GPIO0_D\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/mark/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1378928160376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[24\] " "Node \"GPIO0_D\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/mark/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1378928160376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[25\] " "Node \"GPIO0_D\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/mark/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1378928160376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[26\] " "Node \"GPIO0_D\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/mark/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1378928160376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[27\] " "Node \"GPIO0_D\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/mark/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1378928160376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[28\] " "Node \"GPIO0_D\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/mark/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1378928160376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[29\] " "Node \"GPIO0_D\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/mark/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1378928160376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[2\] " "Node \"GPIO0_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/mark/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1378928160376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[30\] " "Node \"GPIO0_D\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/mark/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1378928160376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[31\] " "Node \"GPIO0_D\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/mark/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1378928160376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[3\] " "Node \"GPIO0_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/mark/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1378928160376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[4\] " "Node \"GPIO0_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/mark/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1378928160376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[5\] " "Node \"GPIO0_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/mark/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1378928160376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[6\] " "Node \"GPIO0_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/mark/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1378928160376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[7\] " "Node \"GPIO0_D\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/mark/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1378928160376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[8\] " "Node \"GPIO0_D\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/mark/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1378928160376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO0_D\[9\] " "Node \"GPIO0_D\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/mark/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1378928160376 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1 1378928160376 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1378928160378 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1378928163167 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1378928163210 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1378928163212 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1378928163509 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1378928163509 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1378928164440 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y26 X11_Y38 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y26 to location X11_Y38" {  } { { "loc" "" { Generic "C:/Users/Mark/Documents/GitHub/PRODIG/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y26 to location X11_Y38"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y26 to location X11_Y38"} 0 26 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1378928165751 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1378928165751 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1378928165932 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1378928165934 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1 1378928165934 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1378928165934 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1378928165946 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "123 " "Found 123 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[16\] 0 " "Pin \"IO_A\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[17\] 0 " "Pin \"IO_A\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[18\] 0 " "Pin \"IO_A\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[19\] 0 " "Pin \"IO_A\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[20\] 0 " "Pin \"IO_A\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[21\] 0 " "Pin \"IO_A\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[22\] 0 " "Pin \"IO_A\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[23\] 0 " "Pin \"IO_A\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[24\] 0 " "Pin \"IO_A\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[25\] 0 " "Pin \"IO_A\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[26\] 0 " "Pin \"IO_A\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[27\] 0 " "Pin \"IO_A\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[28\] 0 " "Pin \"IO_A\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[29\] 0 " "Pin \"IO_A\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[30\] 0 " "Pin \"IO_A\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[31\] 0 " "Pin \"IO_A\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[0\] 0 " "Pin \"IO_A\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[1\] 0 " "Pin \"IO_A\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[2\] 0 " "Pin \"IO_A\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[3\] 0 " "Pin \"IO_A\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[4\] 0 " "Pin \"IO_A\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[5\] 0 " "Pin \"IO_A\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[6\] 0 " "Pin \"IO_A\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[7\] 0 " "Pin \"IO_A\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[8\] 0 " "Pin \"IO_A\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[9\] 0 " "Pin \"IO_A\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[10\] 0 " "Pin \"IO_A\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[11\] 0 " "Pin \"IO_A\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[12\] 0 " "Pin \"IO_A\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[13\] 0 " "Pin \"IO_A\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[14\] 0 " "Pin \"IO_A\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[15\] 0 " "Pin \"IO_A\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[8\] 0 " "Pin \"LEDG\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[10\] 0 " "Pin \"LEDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[11\] 0 " "Pin \"LEDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[12\] 0 " "Pin \"LEDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[13\] 0 " "Pin \"LEDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[14\] 0 " "Pin \"LEDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[15\] 0 " "Pin \"LEDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[16\] 0 " "Pin \"LEDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[17\] 0 " "Pin \"LEDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7_D\[0\] 0 " "Pin \"HEX7_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7_D\[1\] 0 " "Pin \"HEX7_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7_D\[2\] 0 " "Pin \"HEX7_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7_D\[3\] 0 " "Pin \"HEX7_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7_D\[4\] 0 " "Pin \"HEX7_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7_D\[5\] 0 " "Pin \"HEX7_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7_D\[6\] 0 " "Pin \"HEX7_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6_D\[0\] 0 " "Pin \"HEX6_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6_D\[1\] 0 " "Pin \"HEX6_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6_D\[2\] 0 " "Pin \"HEX6_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6_D\[3\] 0 " "Pin \"HEX6_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6_D\[4\] 0 " "Pin \"HEX6_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6_D\[5\] 0 " "Pin \"HEX6_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6_D\[6\] 0 " "Pin \"HEX6_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_D\[0\] 0 " "Pin \"HEX5_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_D\[1\] 0 " "Pin \"HEX5_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_D\[2\] 0 " "Pin \"HEX5_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_D\[3\] 0 " "Pin \"HEX5_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_D\[4\] 0 " "Pin \"HEX5_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_D\[5\] 0 " "Pin \"HEX5_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_D\[6\] 0 " "Pin \"HEX5_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_D\[0\] 0 " "Pin \"HEX4_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_D\[1\] 0 " "Pin \"HEX4_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_D\[2\] 0 " "Pin \"HEX4_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_D\[3\] 0 " "Pin \"HEX4_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_D\[4\] 0 " "Pin \"HEX4_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_D\[5\] 0 " "Pin \"HEX4_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_D\[6\] 0 " "Pin \"HEX4_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_D\[0\] 0 " "Pin \"HEX3_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_D\[1\] 0 " "Pin \"HEX3_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_D\[2\] 0 " "Pin \"HEX3_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_D\[3\] 0 " "Pin \"HEX3_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_D\[4\] 0 " "Pin \"HEX3_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_D\[5\] 0 " "Pin \"HEX3_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_D\[6\] 0 " "Pin \"HEX3_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_D\[0\] 0 " "Pin \"HEX2_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_D\[1\] 0 " "Pin \"HEX2_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_D\[2\] 0 " "Pin \"HEX2_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_D\[3\] 0 " "Pin \"HEX2_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_D\[4\] 0 " "Pin \"HEX2_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_D\[5\] 0 " "Pin \"HEX2_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_D\[6\] 0 " "Pin \"HEX2_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_D\[0\] 0 " "Pin \"HEX1_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_D\[1\] 0 " "Pin \"HEX1_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_D\[2\] 0 " "Pin \"HEX1_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_D\[3\] 0 " "Pin \"HEX1_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_D\[4\] 0 " "Pin \"HEX1_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_D\[5\] 0 " "Pin \"HEX1_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_D\[6\] 0 " "Pin \"HEX1_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0_D\[0\] 0 " "Pin \"HEX0_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0_D\[1\] 0 " "Pin \"HEX0_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0_D\[2\] 0 " "Pin \"HEX0_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0_D\[3\] 0 " "Pin \"HEX0_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0_D\[4\] 0 " "Pin \"HEX0_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0_D\[5\] 0 " "Pin \"HEX0_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0_D\[6\] 0 " "Pin \"HEX0_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0_DP 0 " "Pin \"HEX0_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_DP 0 " "Pin \"HEX1_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_DP 0 " "Pin \"HEX2_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_DP 0 " "Pin \"HEX3_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_DP 0 " "Pin \"HEX4_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_DP 0 " "Pin \"HEX5_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6_DP 0 " "Pin \"HEX6_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7_DP 0 " "Pin \"HEX7_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1378928165952 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1378928165952 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1378928166109 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1378928166114 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1378928166271 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1378928166896 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1 1378928167151 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "32 " "Following 32 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_A\[16\] a permanently disabled " "Pin IO_A\[16\] has a permanently disabled output enable" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { IO_A[16] } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 27 0 0 } } { "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_A[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mark/Documents/GitHub/PRODIG/" { { 0 { 0 ""} 0 85 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1378928167154 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_A\[17\] a permanently disabled " "Pin IO_A\[17\] has a permanently disabled output enable" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { IO_A[17] } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 27 0 0 } } { "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_A[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mark/Documents/GitHub/PRODIG/" { { 0 { 0 ""} 0 86 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1378928167154 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_A\[18\] a permanently disabled " "Pin IO_A\[18\] has a permanently disabled output enable" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { IO_A[18] } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 27 0 0 } } { "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_A[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mark/Documents/GitHub/PRODIG/" { { 0 { 0 ""} 0 87 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1378928167154 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_A\[19\] a permanently disabled " "Pin IO_A\[19\] has a permanently disabled output enable" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { IO_A[19] } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 27 0 0 } } { "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_A[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mark/Documents/GitHub/PRODIG/" { { 0 { 0 ""} 0 88 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1378928167154 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_A\[20\] a permanently disabled " "Pin IO_A\[20\] has a permanently disabled output enable" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { IO_A[20] } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 27 0 0 } } { "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_A[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mark/Documents/GitHub/PRODIG/" { { 0 { 0 ""} 0 89 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1378928167154 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_A\[21\] a permanently disabled " "Pin IO_A\[21\] has a permanently disabled output enable" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { IO_A[21] } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 27 0 0 } } { "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_A[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mark/Documents/GitHub/PRODIG/" { { 0 { 0 ""} 0 90 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1378928167154 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_A\[22\] a permanently disabled " "Pin IO_A\[22\] has a permanently disabled output enable" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { IO_A[22] } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 27 0 0 } } { "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_A[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mark/Documents/GitHub/PRODIG/" { { 0 { 0 ""} 0 91 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1378928167154 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_A\[23\] a permanently disabled " "Pin IO_A\[23\] has a permanently disabled output enable" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { IO_A[23] } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 27 0 0 } } { "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_A[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mark/Documents/GitHub/PRODIG/" { { 0 { 0 ""} 0 92 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1378928167154 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_A\[24\] a permanently disabled " "Pin IO_A\[24\] has a permanently disabled output enable" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { IO_A[24] } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 27 0 0 } } { "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_A[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mark/Documents/GitHub/PRODIG/" { { 0 { 0 ""} 0 93 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1378928167154 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_A\[25\] a permanently disabled " "Pin IO_A\[25\] has a permanently disabled output enable" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { IO_A[25] } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 27 0 0 } } { "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_A[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mark/Documents/GitHub/PRODIG/" { { 0 { 0 ""} 0 94 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1378928167154 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_A\[26\] a permanently disabled " "Pin IO_A\[26\] has a permanently disabled output enable" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { IO_A[26] } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 27 0 0 } } { "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_A[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mark/Documents/GitHub/PRODIG/" { { 0 { 0 ""} 0 95 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1378928167154 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_A\[27\] a permanently disabled " "Pin IO_A\[27\] has a permanently disabled output enable" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { IO_A[27] } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 27 0 0 } } { "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_A[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mark/Documents/GitHub/PRODIG/" { { 0 { 0 ""} 0 96 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1378928167154 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_A\[28\] a permanently disabled " "Pin IO_A\[28\] has a permanently disabled output enable" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { IO_A[28] } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 27 0 0 } } { "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_A[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mark/Documents/GitHub/PRODIG/" { { 0 { 0 ""} 0 97 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1378928167154 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_A\[29\] a permanently disabled " "Pin IO_A\[29\] has a permanently disabled output enable" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { IO_A[29] } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 27 0 0 } } { "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_A[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mark/Documents/GitHub/PRODIG/" { { 0 { 0 ""} 0 98 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1378928167154 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_A\[30\] a permanently disabled " "Pin IO_A\[30\] has a permanently disabled output enable" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { IO_A[30] } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 27 0 0 } } { "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_A[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mark/Documents/GitHub/PRODIG/" { { 0 { 0 ""} 0 99 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1378928167154 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_A\[31\] a permanently disabled " "Pin IO_A\[31\] has a permanently disabled output enable" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { IO_A[31] } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 27 0 0 } } { "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_A[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mark/Documents/GitHub/PRODIG/" { { 0 { 0 ""} 0 100 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1378928167154 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_A\[0\] a permanently enabled " "Pin IO_A\[0\] has a permanently enabled output enable" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { IO_A[0] } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 27 0 0 } } { "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_A[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mark/Documents/GitHub/PRODIG/" { { 0 { 0 ""} 0 20 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1378928167154 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_A\[1\] a permanently enabled " "Pin IO_A\[1\] has a permanently enabled output enable" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { IO_A[1] } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 27 0 0 } } { "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mark/Documents/GitHub/PRODIG/" { { 0 { 0 ""} 0 21 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1378928167154 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_A\[2\] a permanently enabled " "Pin IO_A\[2\] has a permanently enabled output enable" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { IO_A[2] } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 27 0 0 } } { "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_A[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mark/Documents/GitHub/PRODIG/" { { 0 { 0 ""} 0 22 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1378928167154 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_A\[3\] a permanently enabled " "Pin IO_A\[3\] has a permanently enabled output enable" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { IO_A[3] } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 27 0 0 } } { "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_A[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mark/Documents/GitHub/PRODIG/" { { 0 { 0 ""} 0 30 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1378928167154 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_A\[4\] a permanently enabled " "Pin IO_A\[4\] has a permanently enabled output enable" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { IO_A[4] } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 27 0 0 } } { "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_A[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mark/Documents/GitHub/PRODIG/" { { 0 { 0 ""} 0 29 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1378928167154 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_A\[5\] a permanently enabled " "Pin IO_A\[5\] has a permanently enabled output enable" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { IO_A[5] } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 27 0 0 } } { "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_A[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mark/Documents/GitHub/PRODIG/" { { 0 { 0 ""} 0 28 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1378928167154 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_A\[6\] a permanently enabled " "Pin IO_A\[6\] has a permanently enabled output enable" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { IO_A[6] } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 27 0 0 } } { "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_A[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mark/Documents/GitHub/PRODIG/" { { 0 { 0 ""} 0 27 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1378928167154 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_A\[7\] a permanently enabled " "Pin IO_A\[7\] has a permanently enabled output enable" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { IO_A[7] } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 27 0 0 } } { "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_A[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mark/Documents/GitHub/PRODIG/" { { 0 { 0 ""} 0 26 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1378928167154 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_A\[8\] a permanently enabled " "Pin IO_A\[8\] has a permanently enabled output enable" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { IO_A[8] } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 27 0 0 } } { "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_A[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mark/Documents/GitHub/PRODIG/" { { 0 { 0 ""} 0 25 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1378928167154 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_A\[9\] a permanently enabled " "Pin IO_A\[9\] has a permanently enabled output enable" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { IO_A[9] } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 27 0 0 } } { "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_A[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mark/Documents/GitHub/PRODIG/" { { 0 { 0 ""} 0 24 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1378928167154 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_A\[10\] a permanently enabled " "Pin IO_A\[10\] has a permanently enabled output enable" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { IO_A[10] } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 27 0 0 } } { "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_A[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mark/Documents/GitHub/PRODIG/" { { 0 { 0 ""} 0 23 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1378928167154 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_A\[11\] a permanently enabled " "Pin IO_A\[11\] has a permanently enabled output enable" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { IO_A[11] } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 27 0 0 } } { "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_A[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mark/Documents/GitHub/PRODIG/" { { 0 { 0 ""} 0 31 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1378928167154 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_A\[12\] a permanently enabled " "Pin IO_A\[12\] has a permanently enabled output enable" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { IO_A[12] } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 27 0 0 } } { "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_A[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mark/Documents/GitHub/PRODIG/" { { 0 { 0 ""} 0 32 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1378928167154 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_A\[13\] a permanently disabled " "Pin IO_A\[13\] has a permanently disabled output enable" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { IO_A[13] } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 27 0 0 } } { "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_A[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mark/Documents/GitHub/PRODIG/" { { 0 { 0 ""} 0 84 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1378928167154 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_A\[14\] a permanently enabled " "Pin IO_A\[14\] has a permanently enabled output enable" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { IO_A[14] } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 27 0 0 } } { "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_A[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mark/Documents/GitHub/PRODIG/" { { 0 { 0 ""} 0 33 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1378928167154 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_A\[15\] a permanently enabled " "Pin IO_A\[15\] has a permanently enabled output enable" {  } { { "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/mark/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { IO_A[15] } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 27 0 0 } } { "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/mark/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_A[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mark/Documents/GitHub/PRODIG/" { { 0 { 0 ""} 0 34 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1378928167154 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1 1378928167154 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Mark/Documents/GitHub/PRODIG/PRODIGgroep4.fit.smsg " "Generated suppressed messages file C:/Users/Mark/Documents/GitHub/PRODIG/PRODIGgroep4.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1378928167287 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 41 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "725 " "Peak virtual memory: 725 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1378928167422 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 11 21:36:07 2013 " "Processing ended: Wed Sep 11 21:36:07 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1378928167422 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1378928167422 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1378928167422 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1378928167422 ""}
