tegra_ivc_header	,	V_8
ENOMEM	,	V_43
tegra_ivc_full	,	F_7
tegra_ivc_init	,	F_36
tx	,	V_10
data	,	V_38
tegra_ivc_frame_phys	,	F_17
uint64_t	,	V_34
dma_addr_t	,	T_1
channel	,	V_14
tegra_ivc_total_queue_size	,	F_31
size_t	,	T_3
tegra_ivc_reset	,	F_27
u32	,	T_2
TEGRA_IVC_ALIGN	,	V_5
BUILD_BUG_ON	,	F_35
tegra_ivc_advance_rx	,	F_10
dma_sync_single_for_cpu	,	F_2
tegra_ivc_flush	,	F_3
state	,	V_17
DMA_TO_DEVICE	,	V_7
DMA_FROM_DEVICE	,	V_6
tegra_ivc_cleanup	,	F_39
offset	,	V_16
tegra_ivc_notified	,	F_28
phys	,	V_3
smp_wmb	,	F_26
count	,	V_11
TEGRA_IVC_STATE_ACK	,	V_30
"num_frames * frame_size overflows\n"	,	L_2
tegra_ivc_invalidate	,	F_1
tegra_ivc_check_read	,	F_11
ENOSPC	,	V_20
dma_unmap_single	,	F_38
dma_sync_single_for_device	,	F_4
tegra_ivc_write_advance	,	F_25
tegra_ivc_available	,	F_8
TEGRA_IVC_STATE_ESTABLISHED	,	V_18
tegra_ivc_write_get_next_frame	,	F_24
size	,	V_24
__func__	,	V_33
header	,	V_9
pr_err	,	F_33
TEGRA_IVC_STATE_SYNC	,	V_28
position	,	V_15
device	,	V_35
frame	,	V_21
tegra_ivc_read_advance	,	F_22
tegra_ivc_empty	,	F_5
rx	,	V_12
ECONNRESET	,	V_19
dma_map_single	,	F_37
frame_size	,	V_23
notify	,	V_26
rx_phys	,	V_36
tegra_ivc_align	,	F_29
"%s: queue_size (%u) must be %u-byte aligned\n"	,	L_1
ALIGN	,	F_30
IS_ALIGNED	,	F_32
tegra_ivc_advance_tx	,	F_9
peer	,	V_4
ivc	,	V_2
E2BIG	,	V_40
num_frames	,	V_13
INT_MAX	,	V_39
tegra_ivc	,	V_1
offsetof	,	F_12
smp_rmb	,	F_21
tegra_ivc_state	,	V_29
DMA_ERROR_CODE	,	V_42
tegra_ivc_invalidate_frame	,	F_18
err	,	V_25
queue_size	,	V_32
"IVC channel start not aligned: %#lx\n"	,	L_4
EAGAIN	,	V_31
WARN_ON	,	F_15
tx_phys	,	V_37
"queue regions overlap: %#lx + %zx &gt; %#lx\n"	,	L_5
tegra_ivc_read_get_next_frame	,	F_20
tegra_ivc_frame_virt	,	F_14
smp_mb	,	F_23
EINVAL	,	V_22
tegra_ivc_flush_frame	,	F_19
tegra_ivc_check_write	,	F_13
ACCESS_ONCE	,	F_6
"frame size not adequately aligned: %zu\n"	,	L_3
notify_data	,	V_27
tegra_ivc_check_params	,	F_34
DMA_BIDIRECTIONAL	,	V_41
ERR_PTR	,	F_16
