<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Aufgabe1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="aufgabe1.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="aufgabe1.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="aufgabe1.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="aufgabe1.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="aufgabe1.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="aufgabe1.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="aufgabe1.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="aufgabe1.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="aufgabe1.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="aufgabe1.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="aufgabe1.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="aufgabe1.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="aufgabe1.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="aufgabe1.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="aufgabe1.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="aufgabe1.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="aufgabe1.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="aufgabe1.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="aufgabe1.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="aufgabe1.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="aufgabe1.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="aufgabe1.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="aufgabe1.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="aufgabe1_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="aufgabe1_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="aufgabe1_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="aufgabe1_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="aufgabe1_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="aufgabe1_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="aufgabe1_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="aufgabe1_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="aufgabe1_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="aufgabe1_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="aufgabe1_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="aufgabe1_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="aufgabe1_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="aufgabe1_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="aufgabe1_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="aufgabe1_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="hex4x7seg.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="hex4x7seg.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="hex4x7seg.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1523349598" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1523349598">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1523349598" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-817650148579674706" xil_pn:start_ts="1523349598">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1523349598" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="6548308419811372359" xil_pn:start_ts="1523349598">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1523349598" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1523349598">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1523349598" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="834591662669774582" xil_pn:start_ts="1523349598">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1523349598" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1110319057727724918" xil_pn:start_ts="1523349598">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1523349598" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="8749255191212580561" xil_pn:start_ts="1523349598">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1523514604" xil_pn:in_ck="7808286148958423513" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="-933311176165334064" xil_pn:start_ts="1523514600">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="aufgabe1.lso"/>
      <outfile xil_pn:name="aufgabe1.ngc"/>
      <outfile xil_pn:name="aufgabe1.ngr"/>
      <outfile xil_pn:name="aufgabe1.prj"/>
      <outfile xil_pn:name="aufgabe1.stx"/>
      <outfile xil_pn:name="aufgabe1.syr"/>
      <outfile xil_pn:name="aufgabe1.xst"/>
      <outfile xil_pn:name="aufgabe1_vhdl.prj"/>
      <outfile xil_pn:name="aufgabe1_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1523349603" xil_pn:in_ck="8350453167839584147" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-3535370744615016853" xil_pn:start_ts="1523349603">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1523514608" xil_pn:in_ck="-7964494600971070091" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-8663169854790243697" xil_pn:start_ts="1523514604">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="aufgabe1.bld"/>
      <outfile xil_pn:name="aufgabe1.ngd"/>
      <outfile xil_pn:name="aufgabe1_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1523514610" xil_pn:in_ck="-7964494600971070090" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="3855906223012716089" xil_pn:start_ts="1523514608">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="aufgabe1.pcf"/>
      <outfile xil_pn:name="aufgabe1_map.map"/>
      <outfile xil_pn:name="aufgabe1_map.mrp"/>
      <outfile xil_pn:name="aufgabe1_map.ncd"/>
      <outfile xil_pn:name="aufgabe1_map.ngm"/>
      <outfile xil_pn:name="aufgabe1_map.xrpt"/>
      <outfile xil_pn:name="aufgabe1_summary.xml"/>
      <outfile xil_pn:name="aufgabe1_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1523514616" xil_pn:in_ck="6519641302385618831" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="3333849164707216606" xil_pn:start_ts="1523514610">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="aufgabe1.ncd"/>
      <outfile xil_pn:name="aufgabe1.pad"/>
      <outfile xil_pn:name="aufgabe1.par"/>
      <outfile xil_pn:name="aufgabe1.ptwx"/>
      <outfile xil_pn:name="aufgabe1.unroutes"/>
      <outfile xil_pn:name="aufgabe1.xpi"/>
      <outfile xil_pn:name="aufgabe1_pad.csv"/>
      <outfile xil_pn:name="aufgabe1_pad.txt"/>
      <outfile xil_pn:name="aufgabe1_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1523514621" xil_pn:in_ck="5086662169169510623" xil_pn:name="TRANEXT_bitFile_spartan3" xil_pn:prop_ck="-2672950586390118423" xil_pn:start_ts="1523514616">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="aufgabe1.bgn"/>
      <outfile xil_pn:name="aufgabe1.bit"/>
      <outfile xil_pn:name="aufgabe1.drc"/>
      <outfile xil_pn:name="aufgabe1.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1523514662" xil_pn:in_ck="5086662169169497769" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="-6745644827150672321" xil_pn:start_ts="1523514661">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1523514616" xil_pn:in_ck="-7964494600971070222" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1523514614">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="aufgabe1.twr"/>
      <outfile xil_pn:name="aufgabe1.twx"/>
    </transform>
  </transforms>

</generated_project>
