{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1465045483488 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1465045483488 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 04 15:04:43 2016 " "Processing started: Sat Jun 04 15:04:43 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1465045483488 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1465045483488 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1465045483488 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1465045483922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb/wb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wb/wb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WB-rtl " "Found design unit 1: WB-rtl" {  } { { "WB/WB.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/WB/WB.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465045484676 ""} { "Info" "ISGN_ENTITY_NAME" "1 WB " "Found entity 1: WB" {  } { { "WB/WB.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/WB/WB.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465045484676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465045484676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile/regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regfile/regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Regfile-rtl " "Found design unit 1: Regfile-rtl" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/Regfile/Regfile.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465045484681 ""} { "Info" "ISGN_ENTITY_NAME" "1 Regfile " "Found entity 1: Regfile" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/Regfile/Regfile.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465045484681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465045484681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem/mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem/mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEM-rtl " "Found design unit 1: MEM-rtl" {  } { { "Mem/MEM.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/Mem/MEM.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465045484685 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEM " "Found entity 1: MEM" {  } { { "Mem/MEM.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/Mem/MEM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465045484685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465045484685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructioncache/instructioncache.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instructioncache/instructioncache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstrCache-ins_cache_impl " "Found design unit 1: InstrCache-ins_cache_impl" {  } { { "InstructionCache/InstructionCache.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/InstructionCache/InstructionCache.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465045484685 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstrCache " "Found entity 1: InstrCache" {  } { { "InstructionCache/InstructionCache.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/InstructionCache/InstructionCache.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465045484685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465045484685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrconst/instrcosnt.vhd 2 0 " "Found 2 design units, including 0 entities, in source file instrconst/instrcosnt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instrSet " "Found design unit 1: instrSet" {  } { { "InstrConst/InstrCosnt.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/InstrConst/InstrCosnt.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465045484685 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 instrSet-body " "Found design unit 2: instrSet-body" {  } { { "InstrConst/InstrCosnt.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/InstrConst/InstrCosnt.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465045484685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465045484685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_decode/if_decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file if_decode/if_decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 if_decode-rtl " "Found design unit 1: if_decode-rtl" {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/if_decode/if_decode.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465045484701 ""} { "Info" "ISGN_ENTITY_NAME" "1 if_decode " "Found entity 1: if_decode" {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/if_decode/if_decode.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465045484701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465045484701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if/if.vhd 2 1 " "Found 2 design units, including 1 entities, in source file if/if.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 if_jedinica-impl " "Found design unit 1: if_jedinica-impl" {  } { { "IF/if.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/IF/if.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465045484701 ""} { "Info" "ISGN_ENTITY_NAME" "1 if_jedinica " "Found entity 1: if_jedinica" {  } { { "IF/if.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/IF/if.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465045484701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465045484701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex/ex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ex/ex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Exe-rtl " "Found design unit 1: Exe-rtl" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465045484701 ""} { "Info" "ISGN_ENTITY_NAME" "1 Exe " "Found entity 1: Exe" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465045484701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465045484701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode/decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decode/decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decode-impl " "Found design unit 1: Decode-impl" {  } { { "Decode/Decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/Decode/Decode.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465045484701 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decode " "Found entity 1: Decode" {  } { { "Decode/Decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/Decode/Decode.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465045484701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465045484701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datacache/datacache.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datacache/datacache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataCache-rtl " "Found design unit 1: DataCache-rtl" {  } { { "DataCache/DataCache.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/DataCache/DataCache.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465045484716 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataCache " "Found entity 1: DataCache" {  } { { "DataCache/DataCache.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/DataCache/DataCache.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465045484716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465045484716 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "if_decode " "Elaborating entity \"if_decode\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1465045484787 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "wr if_decode.vhd(48) " "VHDL Signal Declaration warning at if_decode.vhd(48): used implicit default value for signal \"wr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/if_decode/if_decode.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465045484787 "|if_decode"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "psw_wr if_decode.vhd(49) " "VHDL Signal Declaration warning at if_decode.vhd(49): used implicit default value for signal \"psw_wr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/if_decode/if_decode.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465045484787 "|if_decode"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "wr_adr if_decode.vhd(50) " "VHDL Signal Declaration warning at if_decode.vhd(50): used implicit default value for signal \"wr_adr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/if_decode/if_decode.vhd" 50 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465045484787 "|if_decode"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "wr_data if_decode.vhd(51) " "VHDL Signal Declaration warning at if_decode.vhd(51): used implicit default value for signal \"wr_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/if_decode/if_decode.vhd" 51 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465045484787 "|if_decode"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "psw_in if_decode.vhd(52) " "VHDL Signal Declaration warning at if_decode.vhd(52): used implicit default value for signal \"psw_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/if_decode/if_decode.vhd" 52 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465045484787 "|if_decode"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "enable if_decode.vhd(58) " "VHDL Signal Declaration warning at if_decode.vhd(58): used implicit default value for signal \"enable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/if_decode/if_decode.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465045484787 "|if_decode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "if_jedinica if_jedinica:if_jedinica A:impl " "Elaborating entity \"if_jedinica\" using architecture \"A:impl\" for hierarchy \"if_jedinica:if_jedinica\"" {  } { { "if_decode/if_decode.vhd" "if_jedinica" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/if_decode/if_decode.vhd" 65 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465045484787 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "initial_PC if.vhd(37) " "VHDL Process Statement warning at if.vhd(37): signal \"initial_PC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IF/if.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/IF/if.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1465045484787 "|if_decode|if_jedinica:if_jedinica"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "initial_PC if.vhd(38) " "VHDL Process Statement warning at if.vhd(38): signal \"initial_PC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IF/if.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/IF/if.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1465045484787 "|if_decode|if_jedinica:if_jedinica"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Decode Decode:decode_jedinica A:impl " "Elaborating entity \"Decode\" using architecture \"A:impl\" for hierarchy \"Decode:decode_jedinica\"" {  } { { "if_decode/if_decode.vhd" "decode_jedinica" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/if_decode/if_decode.vhd" 70 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465045484837 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "imm_value Decode.vhd(38) " "Verilog HDL or VHDL warning at Decode.vhd(38): object \"imm_value\" assigned a value but never read" {  } { { "Decode/Decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/Decode/Decode.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1465045484841 "|if_decode|Decode:decode_jedinica"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "imm_pom Decode.vhd(39) " "Verilog HDL or VHDL warning at Decode.vhd(39): object \"imm_pom\" assigned a value but never read" {  } { { "Decode/Decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/Decode/Decode.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1465045484841 "|if_decode|Decode:decode_jedinica"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "psw_rd Decode.vhd(41) " "VHDL Signal Declaration warning at Decode.vhd(41): used implicit default value for signal \"psw_rd\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Decode/Decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/Decode/Decode.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465045484841 "|if_decode|Decode:decode_jedinica"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Regfile Decode:decode_jedinica\|Regfile:regFile A:rtl " "Elaborating entity \"Regfile\" using architecture \"A:rtl\" for hierarchy \"Decode:decode_jedinica\|Regfile:regFile\"" {  } { { "Decode/Decode.vhd" "regFile" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/Decode/Decode.vhd" 45 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465045484844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "InstrCache InstrCache:instr_cache A:ins_cache_impl " "Elaborating entity \"InstrCache\" using architecture \"A:ins_cache_impl\" for hierarchy \"InstrCache:instr_cache\"" {  } { { "if_decode/if_decode.vhd" "instr_cache" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/if_decode/if_decode.vhd" 76 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465045484858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Exe Exe:exe_jedinica A:rtl " "Elaborating entity \"Exe\" using architecture \"A:rtl\" for hierarchy \"Exe:exe_jedinica\"" {  } { { "if_decode/if_decode.vhd" "exe_jedinica" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/if_decode/if_decode.vhd" 81 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465045484864 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "instr_out EX.vhd(36) " "VHDL Signal Declaration warning at EX.vhd(36): used implicit default value for signal \"instr_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1465045484873 "|if_decode|Exe:exe_jedinica"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "imm EX.vhd(47) " "VHDL Process Statement warning at EX.vhd(47): inferring latch(es) for signal or variable \"imm\", which holds its previous value in one or more paths through the process" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1465045484873 "|if_decode|Exe:exe_jedinica"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "st_value EX.vhd(47) " "VHDL Process Statement warning at EX.vhd(47): inferring latch(es) for signal or variable \"st_value\", which holds its previous value in one or more paths through the process" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1465045484873 "|if_decode|Exe:exe_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "st_value\[0\] EX.vhd(47) " "Inferred latch for \"st_value\[0\]\" at EX.vhd(47)" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465045484873 "|if_decode|Exe:exe_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "st_value\[1\] EX.vhd(47) " "Inferred latch for \"st_value\[1\]\" at EX.vhd(47)" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465045484873 "|if_decode|Exe:exe_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "st_value\[2\] EX.vhd(47) " "Inferred latch for \"st_value\[2\]\" at EX.vhd(47)" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465045484873 "|if_decode|Exe:exe_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "st_value\[3\] EX.vhd(47) " "Inferred latch for \"st_value\[3\]\" at EX.vhd(47)" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465045484874 "|if_decode|Exe:exe_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "st_value\[4\] EX.vhd(47) " "Inferred latch for \"st_value\[4\]\" at EX.vhd(47)" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465045484874 "|if_decode|Exe:exe_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "st_value\[5\] EX.vhd(47) " "Inferred latch for \"st_value\[5\]\" at EX.vhd(47)" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465045484874 "|if_decode|Exe:exe_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "st_value\[6\] EX.vhd(47) " "Inferred latch for \"st_value\[6\]\" at EX.vhd(47)" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465045484874 "|if_decode|Exe:exe_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "st_value\[7\] EX.vhd(47) " "Inferred latch for \"st_value\[7\]\" at EX.vhd(47)" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465045484874 "|if_decode|Exe:exe_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "st_value\[8\] EX.vhd(47) " "Inferred latch for \"st_value\[8\]\" at EX.vhd(47)" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465045484874 "|if_decode|Exe:exe_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "st_value\[9\] EX.vhd(47) " "Inferred latch for \"st_value\[9\]\" at EX.vhd(47)" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465045484874 "|if_decode|Exe:exe_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "st_value\[10\] EX.vhd(47) " "Inferred latch for \"st_value\[10\]\" at EX.vhd(47)" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465045484874 "|if_decode|Exe:exe_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "st_value\[11\] EX.vhd(47) " "Inferred latch for \"st_value\[11\]\" at EX.vhd(47)" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465045484875 "|if_decode|Exe:exe_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "st_value\[12\] EX.vhd(47) " "Inferred latch for \"st_value\[12\]\" at EX.vhd(47)" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465045484875 "|if_decode|Exe:exe_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "st_value\[13\] EX.vhd(47) " "Inferred latch for \"st_value\[13\]\" at EX.vhd(47)" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465045484875 "|if_decode|Exe:exe_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "st_value\[14\] EX.vhd(47) " "Inferred latch for \"st_value\[14\]\" at EX.vhd(47)" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465045484875 "|if_decode|Exe:exe_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "st_value\[15\] EX.vhd(47) " "Inferred latch for \"st_value\[15\]\" at EX.vhd(47)" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465045484875 "|if_decode|Exe:exe_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "st_value\[16\] EX.vhd(47) " "Inferred latch for \"st_value\[16\]\" at EX.vhd(47)" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465045484875 "|if_decode|Exe:exe_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "st_value\[17\] EX.vhd(47) " "Inferred latch for \"st_value\[17\]\" at EX.vhd(47)" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465045484875 "|if_decode|Exe:exe_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "st_value\[18\] EX.vhd(47) " "Inferred latch for \"st_value\[18\]\" at EX.vhd(47)" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465045484875 "|if_decode|Exe:exe_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "st_value\[19\] EX.vhd(47) " "Inferred latch for \"st_value\[19\]\" at EX.vhd(47)" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465045484875 "|if_decode|Exe:exe_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "st_value\[20\] EX.vhd(47) " "Inferred latch for \"st_value\[20\]\" at EX.vhd(47)" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465045484875 "|if_decode|Exe:exe_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "st_value\[21\] EX.vhd(47) " "Inferred latch for \"st_value\[21\]\" at EX.vhd(47)" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465045484876 "|if_decode|Exe:exe_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "st_value\[22\] EX.vhd(47) " "Inferred latch for \"st_value\[22\]\" at EX.vhd(47)" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465045484876 "|if_decode|Exe:exe_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "st_value\[23\] EX.vhd(47) " "Inferred latch for \"st_value\[23\]\" at EX.vhd(47)" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465045484876 "|if_decode|Exe:exe_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "st_value\[24\] EX.vhd(47) " "Inferred latch for \"st_value\[24\]\" at EX.vhd(47)" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465045484876 "|if_decode|Exe:exe_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "st_value\[25\] EX.vhd(47) " "Inferred latch for \"st_value\[25\]\" at EX.vhd(47)" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465045484876 "|if_decode|Exe:exe_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "st_value\[26\] EX.vhd(47) " "Inferred latch for \"st_value\[26\]\" at EX.vhd(47)" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465045484876 "|if_decode|Exe:exe_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "st_value\[27\] EX.vhd(47) " "Inferred latch for \"st_value\[27\]\" at EX.vhd(47)" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465045484876 "|if_decode|Exe:exe_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "st_value\[28\] EX.vhd(47) " "Inferred latch for \"st_value\[28\]\" at EX.vhd(47)" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465045484876 "|if_decode|Exe:exe_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "st_value\[29\] EX.vhd(47) " "Inferred latch for \"st_value\[29\]\" at EX.vhd(47)" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465045484876 "|if_decode|Exe:exe_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "st_value\[30\] EX.vhd(47) " "Inferred latch for \"st_value\[30\]\" at EX.vhd(47)" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465045484876 "|if_decode|Exe:exe_jedinica"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "st_value\[31\] EX.vhd(47) " "Inferred latch for \"st_value\[31\]\" at EX.vhd(47)" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1465045484876 "|if_decode|Exe:exe_jedinica"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstrCache:instr_cache\|instr\[2\] " "Converted tri-state buffer \"InstrCache:instr_cache\|instr\[2\]\" feeding internal logic into a wire" {  } { { "InstructionCache/InstructionCache.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/InstructionCache/InstructionCache.vhd" 91 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1465045485254 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstrCache:instr_cache\|instr\[1\] " "Converted tri-state buffer \"InstrCache:instr_cache\|instr\[1\]\" feeding internal logic into a wire" {  } { { "InstructionCache/InstructionCache.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/InstructionCache/InstructionCache.vhd" 91 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1465045485254 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstrCache:instr_cache\|instr\[0\] " "Converted tri-state buffer \"InstrCache:instr_cache\|instr\[0\]\" feeding internal logic into a wire" {  } { { "InstructionCache/InstructionCache.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/InstructionCache/InstructionCache.vhd" 91 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1465045485254 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstrCache:instr_cache\|instr\[3\] " "Converted tri-state buffer \"InstrCache:instr_cache\|instr\[3\]\" feeding internal logic into a wire" {  } { { "InstructionCache/InstructionCache.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/InstructionCache/InstructionCache.vhd" 91 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1465045485254 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstrCache:instr_cache\|instr\[4\] " "Converted tri-state buffer \"InstrCache:instr_cache\|instr\[4\]\" feeding internal logic into a wire" {  } { { "InstructionCache/InstructionCache.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/InstructionCache/InstructionCache.vhd" 91 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1465045485254 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstrCache:instr_cache\|instr\[5\] " "Converted tri-state buffer \"InstrCache:instr_cache\|instr\[5\]\" feeding internal logic into a wire" {  } { { "InstructionCache/InstructionCache.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/InstructionCache/InstructionCache.vhd" 91 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1465045485254 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstrCache:instr_cache\|instr\[6\] " "Converted tri-state buffer \"InstrCache:instr_cache\|instr\[6\]\" feeding internal logic into a wire" {  } { { "InstructionCache/InstructionCache.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/InstructionCache/InstructionCache.vhd" 91 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1465045485254 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstrCache:instr_cache\|instr\[7\] " "Converted tri-state buffer \"InstrCache:instr_cache\|instr\[7\]\" feeding internal logic into a wire" {  } { { "InstructionCache/InstructionCache.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/InstructionCache/InstructionCache.vhd" 91 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1465045485254 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstrCache:instr_cache\|instr\[8\] " "Converted tri-state buffer \"InstrCache:instr_cache\|instr\[8\]\" feeding internal logic into a wire" {  } { { "InstructionCache/InstructionCache.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/InstructionCache/InstructionCache.vhd" 91 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1465045485254 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstrCache:instr_cache\|instr\[9\] " "Converted tri-state buffer \"InstrCache:instr_cache\|instr\[9\]\" feeding internal logic into a wire" {  } { { "InstructionCache/InstructionCache.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/InstructionCache/InstructionCache.vhd" 91 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1465045485254 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstrCache:instr_cache\|instr\[10\] " "Converted tri-state buffer \"InstrCache:instr_cache\|instr\[10\]\" feeding internal logic into a wire" {  } { { "InstructionCache/InstructionCache.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/InstructionCache/InstructionCache.vhd" 91 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1465045485254 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstrCache:instr_cache\|instr\[11\] " "Converted tri-state buffer \"InstrCache:instr_cache\|instr\[11\]\" feeding internal logic into a wire" {  } { { "InstructionCache/InstructionCache.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/InstructionCache/InstructionCache.vhd" 91 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1465045485254 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstrCache:instr_cache\|instr\[12\] " "Converted tri-state buffer \"InstrCache:instr_cache\|instr\[12\]\" feeding internal logic into a wire" {  } { { "InstructionCache/InstructionCache.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/InstructionCache/InstructionCache.vhd" 91 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1465045485254 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstrCache:instr_cache\|instr\[13\] " "Converted tri-state buffer \"InstrCache:instr_cache\|instr\[13\]\" feeding internal logic into a wire" {  } { { "InstructionCache/InstructionCache.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/InstructionCache/InstructionCache.vhd" 91 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1465045485254 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstrCache:instr_cache\|instr\[14\] " "Converted tri-state buffer \"InstrCache:instr_cache\|instr\[14\]\" feeding internal logic into a wire" {  } { { "InstructionCache/InstructionCache.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/InstructionCache/InstructionCache.vhd" 91 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1465045485254 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstrCache:instr_cache\|instr\[15\] " "Converted tri-state buffer \"InstrCache:instr_cache\|instr\[15\]\" feeding internal logic into a wire" {  } { { "InstructionCache/InstructionCache.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/InstructionCache/InstructionCache.vhd" 91 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1465045485254 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstrCache:instr_cache\|instr\[16\] " "Converted tri-state buffer \"InstrCache:instr_cache\|instr\[16\]\" feeding internal logic into a wire" {  } { { "InstructionCache/InstructionCache.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/InstructionCache/InstructionCache.vhd" 91 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1465045485254 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstrCache:instr_cache\|instr\[17\] " "Converted tri-state buffer \"InstrCache:instr_cache\|instr\[17\]\" feeding internal logic into a wire" {  } { { "InstructionCache/InstructionCache.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/InstructionCache/InstructionCache.vhd" 91 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1465045485254 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstrCache:instr_cache\|instr\[18\] " "Converted tri-state buffer \"InstrCache:instr_cache\|instr\[18\]\" feeding internal logic into a wire" {  } { { "InstructionCache/InstructionCache.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/InstructionCache/InstructionCache.vhd" 91 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1465045485254 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstrCache:instr_cache\|instr\[19\] " "Converted tri-state buffer \"InstrCache:instr_cache\|instr\[19\]\" feeding internal logic into a wire" {  } { { "InstructionCache/InstructionCache.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/InstructionCache/InstructionCache.vhd" 91 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1465045485254 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstrCache:instr_cache\|instr\[20\] " "Converted tri-state buffer \"InstrCache:instr_cache\|instr\[20\]\" feeding internal logic into a wire" {  } { { "InstructionCache/InstructionCache.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/InstructionCache/InstructionCache.vhd" 91 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1465045485254 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstrCache:instr_cache\|instr\[21\] " "Converted tri-state buffer \"InstrCache:instr_cache\|instr\[21\]\" feeding internal logic into a wire" {  } { { "InstructionCache/InstructionCache.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/InstructionCache/InstructionCache.vhd" 91 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1465045485254 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstrCache:instr_cache\|instr\[22\] " "Converted tri-state buffer \"InstrCache:instr_cache\|instr\[22\]\" feeding internal logic into a wire" {  } { { "InstructionCache/InstructionCache.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/InstructionCache/InstructionCache.vhd" 91 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1465045485254 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstrCache:instr_cache\|instr\[23\] " "Converted tri-state buffer \"InstrCache:instr_cache\|instr\[23\]\" feeding internal logic into a wire" {  } { { "InstructionCache/InstructionCache.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/InstructionCache/InstructionCache.vhd" 91 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1465045485254 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstrCache:instr_cache\|instr\[24\] " "Converted tri-state buffer \"InstrCache:instr_cache\|instr\[24\]\" feeding internal logic into a wire" {  } { { "InstructionCache/InstructionCache.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/InstructionCache/InstructionCache.vhd" 91 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1465045485254 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstrCache:instr_cache\|instr\[25\] " "Converted tri-state buffer \"InstrCache:instr_cache\|instr\[25\]\" feeding internal logic into a wire" {  } { { "InstructionCache/InstructionCache.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/InstructionCache/InstructionCache.vhd" 91 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1465045485254 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstrCache:instr_cache\|instr\[26\] " "Converted tri-state buffer \"InstrCache:instr_cache\|instr\[26\]\" feeding internal logic into a wire" {  } { { "InstructionCache/InstructionCache.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/InstructionCache/InstructionCache.vhd" 91 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1465045485254 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstrCache:instr_cache\|instr\[27\] " "Converted tri-state buffer \"InstrCache:instr_cache\|instr\[27\]\" feeding internal logic into a wire" {  } { { "InstructionCache/InstructionCache.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/InstructionCache/InstructionCache.vhd" 91 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1465045485254 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstrCache:instr_cache\|instr\[28\] " "Converted tri-state buffer \"InstrCache:instr_cache\|instr\[28\]\" feeding internal logic into a wire" {  } { { "InstructionCache/InstructionCache.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/InstructionCache/InstructionCache.vhd" 91 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1465045485254 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstrCache:instr_cache\|instr\[29\] " "Converted tri-state buffer \"InstrCache:instr_cache\|instr\[29\]\" feeding internal logic into a wire" {  } { { "InstructionCache/InstructionCache.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/InstructionCache/InstructionCache.vhd" 91 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1465045485254 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstrCache:instr_cache\|instr\[30\] " "Converted tri-state buffer \"InstrCache:instr_cache\|instr\[30\]\" feeding internal logic into a wire" {  } { { "InstructionCache/InstructionCache.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/InstructionCache/InstructionCache.vhd" 91 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1465045485254 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstrCache:instr_cache\|instr\[31\] " "Converted tri-state buffer \"InstrCache:instr_cache\|instr\[31\]\" feeding internal logic into a wire" {  } { { "InstructionCache/InstructionCache.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/InstructionCache/InstructionCache.vhd" 91 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1465045485254 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Decode:decode_jedinica\|Regfile:regFile\|psw_out\[28\] " "Converted tri-state buffer \"Decode:decode_jedinica\|Regfile:regFile\|psw_out\[28\]\" feeding internal logic into a wire" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/Regfile/Regfile.vhd" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1465045485254 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Decode:decode_jedinica\|Regfile:regFile\|psw_out\[29\] " "Converted tri-state buffer \"Decode:decode_jedinica\|Regfile:regFile\|psw_out\[29\]\" feeding internal logic into a wire" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/Regfile/Regfile.vhd" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1465045485254 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Decode:decode_jedinica\|Regfile:regFile\|psw_out\[30\] " "Converted tri-state buffer \"Decode:decode_jedinica\|Regfile:regFile\|psw_out\[30\]\" feeding internal logic into a wire" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/Regfile/Regfile.vhd" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1465045485254 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Decode:decode_jedinica\|Regfile:regFile\|psw_out\[31\] " "Converted tri-state buffer \"Decode:decode_jedinica\|Regfile:regFile\|psw_out\[31\]\" feeding internal logic into a wire" {  } { { "Regfile/Regfile.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/Regfile/Regfile.vhd" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1465045485254 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1465045485254 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Exe:exe_jedinica\|st_value\[30\] " "LATCH primitive \"Exe:exe_jedinica\|st_value\[30\]\" is permanently disabled" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 47 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465045485434 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Exe:exe_jedinica\|st_value\[29\] " "LATCH primitive \"Exe:exe_jedinica\|st_value\[29\]\" is permanently disabled" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 47 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465045485434 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Exe:exe_jedinica\|st_value\[28\] " "LATCH primitive \"Exe:exe_jedinica\|st_value\[28\]\" is permanently disabled" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 47 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465045485435 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Exe:exe_jedinica\|st_value\[27\] " "LATCH primitive \"Exe:exe_jedinica\|st_value\[27\]\" is permanently disabled" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 47 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465045485435 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Exe:exe_jedinica\|st_value\[26\] " "LATCH primitive \"Exe:exe_jedinica\|st_value\[26\]\" is permanently disabled" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 47 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465045485435 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Exe:exe_jedinica\|st_value\[25\] " "LATCH primitive \"Exe:exe_jedinica\|st_value\[25\]\" is permanently disabled" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 47 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465045485435 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Exe:exe_jedinica\|st_value\[24\] " "LATCH primitive \"Exe:exe_jedinica\|st_value\[24\]\" is permanently disabled" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 47 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465045485435 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Exe:exe_jedinica\|st_value\[23\] " "LATCH primitive \"Exe:exe_jedinica\|st_value\[23\]\" is permanently disabled" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 47 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465045485435 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Exe:exe_jedinica\|st_value\[22\] " "LATCH primitive \"Exe:exe_jedinica\|st_value\[22\]\" is permanently disabled" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 47 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465045485435 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Exe:exe_jedinica\|st_value\[21\] " "LATCH primitive \"Exe:exe_jedinica\|st_value\[21\]\" is permanently disabled" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 47 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465045485436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Exe:exe_jedinica\|st_value\[20\] " "LATCH primitive \"Exe:exe_jedinica\|st_value\[20\]\" is permanently disabled" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 47 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465045485436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Exe:exe_jedinica\|st_value\[19\] " "LATCH primitive \"Exe:exe_jedinica\|st_value\[19\]\" is permanently disabled" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 47 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465045485436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Exe:exe_jedinica\|st_value\[18\] " "LATCH primitive \"Exe:exe_jedinica\|st_value\[18\]\" is permanently disabled" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 47 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465045485436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Exe:exe_jedinica\|st_value\[17\] " "LATCH primitive \"Exe:exe_jedinica\|st_value\[17\]\" is permanently disabled" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 47 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465045485436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Exe:exe_jedinica\|st_value\[16\] " "LATCH primitive \"Exe:exe_jedinica\|st_value\[16\]\" is permanently disabled" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 47 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465045485436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Exe:exe_jedinica\|st_value\[15\] " "LATCH primitive \"Exe:exe_jedinica\|st_value\[15\]\" is permanently disabled" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 47 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465045485436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Exe:exe_jedinica\|st_value\[14\] " "LATCH primitive \"Exe:exe_jedinica\|st_value\[14\]\" is permanently disabled" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 47 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465045485437 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Exe:exe_jedinica\|st_value\[13\] " "LATCH primitive \"Exe:exe_jedinica\|st_value\[13\]\" is permanently disabled" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 47 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465045485437 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Exe:exe_jedinica\|st_value\[12\] " "LATCH primitive \"Exe:exe_jedinica\|st_value\[12\]\" is permanently disabled" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 47 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465045485437 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Exe:exe_jedinica\|st_value\[11\] " "LATCH primitive \"Exe:exe_jedinica\|st_value\[11\]\" is permanently disabled" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 47 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465045485437 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Exe:exe_jedinica\|st_value\[10\] " "LATCH primitive \"Exe:exe_jedinica\|st_value\[10\]\" is permanently disabled" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 47 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465045485437 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Exe:exe_jedinica\|st_value\[9\] " "LATCH primitive \"Exe:exe_jedinica\|st_value\[9\]\" is permanently disabled" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 47 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465045485437 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Exe:exe_jedinica\|st_value\[8\] " "LATCH primitive \"Exe:exe_jedinica\|st_value\[8\]\" is permanently disabled" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 47 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465045485437 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Exe:exe_jedinica\|st_value\[7\] " "LATCH primitive \"Exe:exe_jedinica\|st_value\[7\]\" is permanently disabled" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 47 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465045485437 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Exe:exe_jedinica\|st_value\[6\] " "LATCH primitive \"Exe:exe_jedinica\|st_value\[6\]\" is permanently disabled" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 47 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465045485438 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Exe:exe_jedinica\|st_value\[5\] " "LATCH primitive \"Exe:exe_jedinica\|st_value\[5\]\" is permanently disabled" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 47 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465045485438 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Exe:exe_jedinica\|st_value\[4\] " "LATCH primitive \"Exe:exe_jedinica\|st_value\[4\]\" is permanently disabled" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 47 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465045485438 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Exe:exe_jedinica\|st_value\[3\] " "LATCH primitive \"Exe:exe_jedinica\|st_value\[3\]\" is permanently disabled" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 47 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465045485438 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Exe:exe_jedinica\|st_value\[2\] " "LATCH primitive \"Exe:exe_jedinica\|st_value\[2\]\" is permanently disabled" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 47 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465045485438 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Exe:exe_jedinica\|st_value\[1\] " "LATCH primitive \"Exe:exe_jedinica\|st_value\[1\]\" is permanently disabled" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 47 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465045485438 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Exe:exe_jedinica\|st_value\[0\] " "LATCH primitive \"Exe:exe_jedinica\|st_value\[0\]\" is permanently disabled" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 47 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465045485438 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Exe:exe_jedinica\|st_value\[31\] " "LATCH primitive \"Exe:exe_jedinica\|st_value\[31\]\" is permanently disabled" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 47 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1465045485438 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "InstrCache:instr_cache\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"InstrCache:instr_cache\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1465045486298 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1465045486298 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1465045486298 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1000 " "Parameter NUMWORDS_A set to 1000" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1465045486298 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1465045486298 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1465045486298 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1465045486298 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1465045486298 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1465045486298 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/cpu.ram0_InstrCache_63e5a243.hdl.mif " "Parameter INIT_FILE set to db/cpu.ram0_InstrCache_63e5a243.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1465045486298 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1465045486298 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1465045486298 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "InstrCache:instr_cache\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"InstrCache:instr_cache\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465045486392 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "InstrCache:instr_cache\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"InstrCache:instr_cache\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465045486392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465045486392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465045486392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1000 " "Parameter \"NUMWORDS_A\" = \"1000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465045486392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465045486392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465045486392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465045486392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465045486392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465045486392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/cpu.ram0_InstrCache_63e5a243.hdl.mif " "Parameter \"INIT_FILE\" = \"db/cpu.ram0_InstrCache_63e5a243.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465045486392 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1465045486392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_no61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_no61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_no61 " "Found entity 1: altsyncram_no61" {  } { { "db/altsyncram_no61.tdf" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/db/altsyncram_no61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465045486509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465045486509 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "InstrCache:instr_cache\|altsyncram:memory_rtl_0\|altsyncram_no61:auto_generated\|ram_block1a16 " "Synthesized away node \"InstrCache:instr_cache\|altsyncram:memory_rtl_0\|altsyncram_no61:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_no61.tdf" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/db/altsyncram_no61.tdf" 354 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/if_decode/if_decode.vhd" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465045486794 "|if_decode|InstrCache:instr_cache|altsyncram:memory_rtl_0|altsyncram_no61:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "InstrCache:instr_cache\|altsyncram:memory_rtl_0\|altsyncram_no61:auto_generated\|ram_block1a17 " "Synthesized away node \"InstrCache:instr_cache\|altsyncram:memory_rtl_0\|altsyncram_no61:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_no61.tdf" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/db/altsyncram_no61.tdf" 374 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/if_decode/if_decode.vhd" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465045486794 "|if_decode|InstrCache:instr_cache|altsyncram:memory_rtl_0|altsyncram_no61:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "InstrCache:instr_cache\|altsyncram:memory_rtl_0\|altsyncram_no61:auto_generated\|ram_block1a18 " "Synthesized away node \"InstrCache:instr_cache\|altsyncram:memory_rtl_0\|altsyncram_no61:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_no61.tdf" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/db/altsyncram_no61.tdf" 394 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/if_decode/if_decode.vhd" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465045486794 "|if_decode|InstrCache:instr_cache|altsyncram:memory_rtl_0|altsyncram_no61:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "InstrCache:instr_cache\|altsyncram:memory_rtl_0\|altsyncram_no61:auto_generated\|ram_block1a19 " "Synthesized away node \"InstrCache:instr_cache\|altsyncram:memory_rtl_0\|altsyncram_no61:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_no61.tdf" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/db/altsyncram_no61.tdf" 414 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/if_decode/if_decode.vhd" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465045486794 "|if_decode|InstrCache:instr_cache|altsyncram:memory_rtl_0|altsyncram_no61:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "InstrCache:instr_cache\|altsyncram:memory_rtl_0\|altsyncram_no61:auto_generated\|ram_block1a20 " "Synthesized away node \"InstrCache:instr_cache\|altsyncram:memory_rtl_0\|altsyncram_no61:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_no61.tdf" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/db/altsyncram_no61.tdf" 434 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/if_decode/if_decode.vhd" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465045486794 "|if_decode|InstrCache:instr_cache|altsyncram:memory_rtl_0|altsyncram_no61:auto_generated|ram_block1a20"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1465045486794 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1465045486794 ""}
{ "Warning" "WMLS_MLS_DISABLED_OE" "" "TRI or OPNDRN buffers permanently disabled" { { "Warning" "WMLS_MLS_NODE_NAME" "Exe:exe_jedinica\|data_alu_out\[0\] " "Node \"Exe:exe_jedinica\|data_alu_out\[0\]\"" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465045487167 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Exe:exe_jedinica\|data_alu_out\[1\] " "Node \"Exe:exe_jedinica\|data_alu_out\[1\]\"" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465045487167 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Exe:exe_jedinica\|data_alu_out\[2\] " "Node \"Exe:exe_jedinica\|data_alu_out\[2\]\"" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465045487167 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Exe:exe_jedinica\|data_alu_out\[3\] " "Node \"Exe:exe_jedinica\|data_alu_out\[3\]\"" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465045487167 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Exe:exe_jedinica\|data_alu_out\[4\] " "Node \"Exe:exe_jedinica\|data_alu_out\[4\]\"" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465045487167 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Exe:exe_jedinica\|data_alu_out\[5\] " "Node \"Exe:exe_jedinica\|data_alu_out\[5\]\"" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465045487167 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Exe:exe_jedinica\|data_alu_out\[6\] " "Node \"Exe:exe_jedinica\|data_alu_out\[6\]\"" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465045487167 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Exe:exe_jedinica\|data_alu_out\[7\] " "Node \"Exe:exe_jedinica\|data_alu_out\[7\]\"" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465045487167 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Exe:exe_jedinica\|data_alu_out\[8\] " "Node \"Exe:exe_jedinica\|data_alu_out\[8\]\"" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465045487167 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Exe:exe_jedinica\|data_alu_out\[9\] " "Node \"Exe:exe_jedinica\|data_alu_out\[9\]\"" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465045487167 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Exe:exe_jedinica\|data_alu_out\[10\] " "Node \"Exe:exe_jedinica\|data_alu_out\[10\]\"" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465045487167 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Exe:exe_jedinica\|data_alu_out\[11\] " "Node \"Exe:exe_jedinica\|data_alu_out\[11\]\"" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465045487167 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Exe:exe_jedinica\|data_alu_out\[12\] " "Node \"Exe:exe_jedinica\|data_alu_out\[12\]\"" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465045487167 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Exe:exe_jedinica\|data_alu_out\[13\] " "Node \"Exe:exe_jedinica\|data_alu_out\[13\]\"" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465045487167 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Exe:exe_jedinica\|data_alu_out\[14\] " "Node \"Exe:exe_jedinica\|data_alu_out\[14\]\"" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465045487167 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Exe:exe_jedinica\|data_alu_out\[15\] " "Node \"Exe:exe_jedinica\|data_alu_out\[15\]\"" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465045487167 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Exe:exe_jedinica\|data_alu_out\[16\] " "Node \"Exe:exe_jedinica\|data_alu_out\[16\]\"" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465045487167 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Exe:exe_jedinica\|data_alu_out\[17\] " "Node \"Exe:exe_jedinica\|data_alu_out\[17\]\"" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465045487167 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Exe:exe_jedinica\|data_alu_out\[18\] " "Node \"Exe:exe_jedinica\|data_alu_out\[18\]\"" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465045487167 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Exe:exe_jedinica\|data_alu_out\[19\] " "Node \"Exe:exe_jedinica\|data_alu_out\[19\]\"" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465045487167 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Exe:exe_jedinica\|data_alu_out\[20\] " "Node \"Exe:exe_jedinica\|data_alu_out\[20\]\"" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465045487167 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Exe:exe_jedinica\|data_alu_out\[21\] " "Node \"Exe:exe_jedinica\|data_alu_out\[21\]\"" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465045487167 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Exe:exe_jedinica\|data_alu_out\[22\] " "Node \"Exe:exe_jedinica\|data_alu_out\[22\]\"" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465045487167 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Exe:exe_jedinica\|data_alu_out\[23\] " "Node \"Exe:exe_jedinica\|data_alu_out\[23\]\"" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465045487167 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Exe:exe_jedinica\|data_alu_out\[24\] " "Node \"Exe:exe_jedinica\|data_alu_out\[24\]\"" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465045487167 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Exe:exe_jedinica\|data_alu_out\[25\] " "Node \"Exe:exe_jedinica\|data_alu_out\[25\]\"" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465045487167 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Exe:exe_jedinica\|data_alu_out\[26\] " "Node \"Exe:exe_jedinica\|data_alu_out\[26\]\"" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465045487167 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Exe:exe_jedinica\|data_alu_out\[27\] " "Node \"Exe:exe_jedinica\|data_alu_out\[27\]\"" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465045487167 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Exe:exe_jedinica\|data_alu_out\[28\] " "Node \"Exe:exe_jedinica\|data_alu_out\[28\]\"" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465045487167 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Exe:exe_jedinica\|data_alu_out\[29\] " "Node \"Exe:exe_jedinica\|data_alu_out\[29\]\"" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465045487167 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Exe:exe_jedinica\|data_alu_out\[30\] " "Node \"Exe:exe_jedinica\|data_alu_out\[30\]\"" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465045487167 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Exe:exe_jedinica\|data_alu_out\[31\] " "Node \"Exe:exe_jedinica\|data_alu_out\[31\]\"" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465045487167 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Exe:exe_jedinica\|psw_alu_out\[28\] " "Node \"Exe:exe_jedinica\|psw_alu_out\[28\]\"" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465045487167 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Exe:exe_jedinica\|psw_alu_out\[29\] " "Node \"Exe:exe_jedinica\|psw_alu_out\[29\]\"" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465045487167 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Exe:exe_jedinica\|psw_alu_out\[30\] " "Node \"Exe:exe_jedinica\|psw_alu_out\[30\]\"" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465045487167 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Exe:exe_jedinica\|psw_alu_out\[31\] " "Node \"Exe:exe_jedinica\|psw_alu_out\[31\]\"" {  } { { "EX/EX.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/EX/EX.vhd" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465045487167 ""}  } {  } 0 13008 "TRI or OPNDRN buffers permanently disabled" 0 0 "Quartus II" 0 -1 1465045487167 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "instr_out\[0\] GND " "Pin \"instr_out\[0\]\" is stuck at GND" {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/if_decode/if_decode.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465045487169 "|if_decode|instr_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr_out\[1\] GND " "Pin \"instr_out\[1\]\" is stuck at GND" {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/if_decode/if_decode.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465045487169 "|if_decode|instr_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr_out\[2\] GND " "Pin \"instr_out\[2\]\" is stuck at GND" {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/if_decode/if_decode.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465045487169 "|if_decode|instr_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr_out\[3\] GND " "Pin \"instr_out\[3\]\" is stuck at GND" {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/if_decode/if_decode.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465045487169 "|if_decode|instr_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr_out\[4\] GND " "Pin \"instr_out\[4\]\" is stuck at GND" {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/if_decode/if_decode.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465045487169 "|if_decode|instr_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr_out\[5\] GND " "Pin \"instr_out\[5\]\" is stuck at GND" {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/if_decode/if_decode.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465045487169 "|if_decode|instr_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr_out\[6\] GND " "Pin \"instr_out\[6\]\" is stuck at GND" {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/if_decode/if_decode.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465045487169 "|if_decode|instr_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr_out\[7\] GND " "Pin \"instr_out\[7\]\" is stuck at GND" {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/if_decode/if_decode.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465045487169 "|if_decode|instr_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr_out\[8\] GND " "Pin \"instr_out\[8\]\" is stuck at GND" {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/if_decode/if_decode.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465045487169 "|if_decode|instr_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr_out\[9\] GND " "Pin \"instr_out\[9\]\" is stuck at GND" {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/if_decode/if_decode.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465045487169 "|if_decode|instr_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr_out\[10\] GND " "Pin \"instr_out\[10\]\" is stuck at GND" {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/if_decode/if_decode.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465045487169 "|if_decode|instr_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr_out\[11\] GND " "Pin \"instr_out\[11\]\" is stuck at GND" {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/if_decode/if_decode.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465045487169 "|if_decode|instr_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr_out\[12\] GND " "Pin \"instr_out\[12\]\" is stuck at GND" {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/if_decode/if_decode.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465045487169 "|if_decode|instr_out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr_out\[13\] GND " "Pin \"instr_out\[13\]\" is stuck at GND" {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/if_decode/if_decode.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465045487169 "|if_decode|instr_out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr_out\[14\] GND " "Pin \"instr_out\[14\]\" is stuck at GND" {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/if_decode/if_decode.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465045487169 "|if_decode|instr_out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr_out\[15\] GND " "Pin \"instr_out\[15\]\" is stuck at GND" {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/if_decode/if_decode.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465045487169 "|if_decode|instr_out[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr_out\[16\] GND " "Pin \"instr_out\[16\]\" is stuck at GND" {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/if_decode/if_decode.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465045487169 "|if_decode|instr_out[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr_out\[17\] GND " "Pin \"instr_out\[17\]\" is stuck at GND" {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/if_decode/if_decode.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465045487169 "|if_decode|instr_out[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr_out\[18\] GND " "Pin \"instr_out\[18\]\" is stuck at GND" {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/if_decode/if_decode.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465045487169 "|if_decode|instr_out[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr_out\[19\] GND " "Pin \"instr_out\[19\]\" is stuck at GND" {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/if_decode/if_decode.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465045487169 "|if_decode|instr_out[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr_out\[20\] GND " "Pin \"instr_out\[20\]\" is stuck at GND" {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/if_decode/if_decode.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465045487169 "|if_decode|instr_out[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr_out\[21\] GND " "Pin \"instr_out\[21\]\" is stuck at GND" {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/if_decode/if_decode.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465045487169 "|if_decode|instr_out[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr_out\[22\] GND " "Pin \"instr_out\[22\]\" is stuck at GND" {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/if_decode/if_decode.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465045487169 "|if_decode|instr_out[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr_out\[23\] GND " "Pin \"instr_out\[23\]\" is stuck at GND" {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/if_decode/if_decode.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465045487169 "|if_decode|instr_out[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr_out\[24\] GND " "Pin \"instr_out\[24\]\" is stuck at GND" {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/if_decode/if_decode.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465045487169 "|if_decode|instr_out[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr_out\[25\] GND " "Pin \"instr_out\[25\]\" is stuck at GND" {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/if_decode/if_decode.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465045487169 "|if_decode|instr_out[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr_out\[26\] GND " "Pin \"instr_out\[26\]\" is stuck at GND" {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/if_decode/if_decode.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465045487169 "|if_decode|instr_out[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr_out\[27\] GND " "Pin \"instr_out\[27\]\" is stuck at GND" {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/if_decode/if_decode.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465045487169 "|if_decode|instr_out[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr_out\[28\] GND " "Pin \"instr_out\[28\]\" is stuck at GND" {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/if_decode/if_decode.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465045487169 "|if_decode|instr_out[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr_out\[29\] GND " "Pin \"instr_out\[29\]\" is stuck at GND" {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/if_decode/if_decode.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465045487169 "|if_decode|instr_out[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr_out\[30\] GND " "Pin \"instr_out\[30\]\" is stuck at GND" {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/if_decode/if_decode.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465045487169 "|if_decode|instr_out[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr_out\[31\] GND " "Pin \"instr_out\[31\]\" is stuck at GND" {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/if_decode/if_decode.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465045487169 "|if_decode|instr_out[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "st_value\[0\] GND " "Pin \"st_value\[0\]\" is stuck at GND" {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/if_decode/if_decode.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465045487169 "|if_decode|st_value[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "st_value\[1\] GND " "Pin \"st_value\[1\]\" is stuck at GND" {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/if_decode/if_decode.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465045487169 "|if_decode|st_value[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "st_value\[2\] GND " "Pin \"st_value\[2\]\" is stuck at GND" {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/if_decode/if_decode.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465045487169 "|if_decode|st_value[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "st_value\[3\] GND " "Pin \"st_value\[3\]\" is stuck at GND" {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/if_decode/if_decode.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465045487169 "|if_decode|st_value[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "st_value\[4\] GND " "Pin \"st_value\[4\]\" is stuck at GND" {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/if_decode/if_decode.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465045487169 "|if_decode|st_value[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "st_value\[5\] GND " "Pin \"st_value\[5\]\" is stuck at GND" {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/if_decode/if_decode.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465045487169 "|if_decode|st_value[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "st_value\[6\] GND " "Pin \"st_value\[6\]\" is stuck at GND" {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/if_decode/if_decode.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465045487169 "|if_decode|st_value[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "st_value\[7\] GND " "Pin \"st_value\[7\]\" is stuck at GND" {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/if_decode/if_decode.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465045487169 "|if_decode|st_value[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "st_value\[8\] GND " "Pin \"st_value\[8\]\" is stuck at GND" {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/if_decode/if_decode.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465045487169 "|if_decode|st_value[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "st_value\[9\] GND " "Pin \"st_value\[9\]\" is stuck at GND" {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/if_decode/if_decode.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465045487169 "|if_decode|st_value[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "st_value\[10\] GND " "Pin \"st_value\[10\]\" is stuck at GND" {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/if_decode/if_decode.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465045487169 "|if_decode|st_value[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "st_value\[11\] GND " "Pin \"st_value\[11\]\" is stuck at GND" {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/if_decode/if_decode.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465045487169 "|if_decode|st_value[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "st_value\[12\] GND " "Pin \"st_value\[12\]\" is stuck at GND" {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/if_decode/if_decode.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465045487169 "|if_decode|st_value[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "st_value\[13\] GND " "Pin \"st_value\[13\]\" is stuck at GND" {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/if_decode/if_decode.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465045487169 "|if_decode|st_value[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "st_value\[14\] GND " "Pin \"st_value\[14\]\" is stuck at GND" {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/if_decode/if_decode.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465045487169 "|if_decode|st_value[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "st_value\[15\] GND " "Pin \"st_value\[15\]\" is stuck at GND" {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/if_decode/if_decode.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465045487169 "|if_decode|st_value[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "st_value\[16\] GND " "Pin \"st_value\[16\]\" is stuck at GND" {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/if_decode/if_decode.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465045487169 "|if_decode|st_value[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "st_value\[17\] GND " "Pin \"st_value\[17\]\" is stuck at GND" {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/if_decode/if_decode.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465045487169 "|if_decode|st_value[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "st_value\[18\] GND " "Pin \"st_value\[18\]\" is stuck at GND" {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/if_decode/if_decode.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465045487169 "|if_decode|st_value[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "st_value\[19\] GND " "Pin \"st_value\[19\]\" is stuck at GND" {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/if_decode/if_decode.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465045487169 "|if_decode|st_value[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "st_value\[20\] GND " "Pin \"st_value\[20\]\" is stuck at GND" {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/if_decode/if_decode.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465045487169 "|if_decode|st_value[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "st_value\[21\] GND " "Pin \"st_value\[21\]\" is stuck at GND" {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/if_decode/if_decode.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465045487169 "|if_decode|st_value[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "st_value\[22\] GND " "Pin \"st_value\[22\]\" is stuck at GND" {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/if_decode/if_decode.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465045487169 "|if_decode|st_value[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "st_value\[23\] GND " "Pin \"st_value\[23\]\" is stuck at GND" {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/if_decode/if_decode.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465045487169 "|if_decode|st_value[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "st_value\[24\] GND " "Pin \"st_value\[24\]\" is stuck at GND" {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/if_decode/if_decode.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465045487169 "|if_decode|st_value[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "st_value\[25\] GND " "Pin \"st_value\[25\]\" is stuck at GND" {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/if_decode/if_decode.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465045487169 "|if_decode|st_value[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "st_value\[26\] GND " "Pin \"st_value\[26\]\" is stuck at GND" {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/if_decode/if_decode.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465045487169 "|if_decode|st_value[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "st_value\[27\] GND " "Pin \"st_value\[27\]\" is stuck at GND" {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/if_decode/if_decode.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465045487169 "|if_decode|st_value[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "st_value\[28\] GND " "Pin \"st_value\[28\]\" is stuck at GND" {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/if_decode/if_decode.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465045487169 "|if_decode|st_value[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "st_value\[29\] GND " "Pin \"st_value\[29\]\" is stuck at GND" {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/if_decode/if_decode.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465045487169 "|if_decode|st_value[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "st_value\[30\] GND " "Pin \"st_value\[30\]\" is stuck at GND" {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/if_decode/if_decode.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465045487169 "|if_decode|st_value[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "st_value\[31\] GND " "Pin \"st_value\[31\]\" is stuck at GND" {  } { { "if_decode/if_decode.vhd" "" { Text "C:/Users/Lela/Desktop/VHDL projekat 4.6.2016/if_decode/if_decode.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465045487169 "|if_decode|st_value[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1465045487169 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "70 " "70 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1465045487395 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1465045487762 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465045487762 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "327 " "Implemented 327 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1465045487953 ""} { "Info" "ICUT_CUT_TM_OPINS" "128 " "Implemented 128 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1465045487953 ""} { "Info" "ICUT_CUT_TM_LCELLS" "170 " "Implemented 170 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1465045487953 ""} { "Info" "ICUT_CUT_TM_RAMS" "27 " "Implemented 27 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1465045487953 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1465045487953 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 193 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 193 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "524 " "Peak virtual memory: 524 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1465045488031 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 04 15:04:48 2016 " "Processing ended: Sat Jun 04 15:04:48 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1465045488031 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1465045488031 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1465045488031 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1465045488031 ""}
