<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="cpu_32_board.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DMEM.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="DMEM.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="DMEM.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="anti_shake_test.fdo"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="anti_shake_test2.fdo"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="clk_div_testbench.fdo"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="compxlib.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="cpu_board_final.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="cpu_board_final.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="cpu_board_final.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="cpu_board_final.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="cpu_board_final.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="cpu_board_final.fdo"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="cpu_board_final.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="cpu_board_final.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="cpu_board_final.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="cpu_board_final.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="cpu_board_final.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="cpu_board_final.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="cpu_board_final.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="cpu_board_final.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cpu_board_final.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="cpu_board_final.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="cpu_board_final.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="cpu_board_final.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="cpu_board_final.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="cpu_board_final.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="cpu_board_final.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="cpu_board_final.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="cpu_board_final.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="cpu_board_final.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="cpu_board_final_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="cpu_board_final_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="cpu_board_final_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="cpu_board_final_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="cpu_board_final_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="cpu_board_final_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="cpu_board_final_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="cpu_board_final_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="cpu_board_final_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="cpu_board_final_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="cpu_board_final_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="cpu_board_final_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="cpu_board_final_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="cpu_board_final_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="cpu_board_final_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="cpu_board_test.fdo"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="cpu_board_test.tdo"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="cpu_board_test_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="cpu_mem_final.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="cpu_mem_final.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="cpu_mem_final.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="cpu_mem_final.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="cpu_mem_final.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="cpu_mem_final.fdo"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="cpu_mem_final.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="cpu_mem_final.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="cpu_mem_final.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="cpu_mem_final.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="cpu_mem_final.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="cpu_mem_final.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="cpu_mem_final.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cpu_mem_final.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="cpu_mem_final.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="cpu_mem_final.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="cpu_mem_final.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="cpu_mem_final.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="cpu_mem_final.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="cpu_mem_final.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="cpu_mem_final.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="cpu_mem_final_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="cpu_mem_final_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="cpu_mem_final_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="cpu_mem_final_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="cpu_mem_final_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="cpu_mem_final_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="cpu_mem_final_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="cpu_mem_final_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="cpu_mem_final_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="cpu_mem_final_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="cpu_mem_final_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="cpu_test.fdo"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="cpu_test.tdo"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cpu_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="cpu_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="cpu_test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cpu_test_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="final.fdo"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="final.tdo"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="final_isim_beh.exe"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="final_isim_par.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="final_isim_par.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="final_par.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="ip_core.fdo"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="ip_core_test.fdo"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/par/cpu_board_final_timesim.nlf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_SDF" xil_pn:name="netgen/par/cpu_board_final_timesim.sdf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/par/cpu_board_final_timesim.v"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_MODELSIM_LOG" xil_pn:name="vsim.wlf">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="work"/>
    <file xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1397643080" xil_pn:name="TRANEXT_compLibraries_FPGA" xil_pn:prop_ck="4122572956426622139" xil_pn:start_ts="1397642107">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <outfile xil_pn:name="compxlib.log"/>
    </transform>
    <transform xil_pn:end_ts="1387161033" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1387161033">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1403769230" xil_pn:in_ck="381585495487504463" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1403769230">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../EX7_alu/alu_module.v"/>
      <outfile xil_pn:name="../EX7_alu/mux4x32.v"/>
      <outfile xil_pn:name="../EX7_alu/shifter.v"/>
      <outfile xil_pn:name="../clk_div/clk_div.v"/>
      <outfile xil_pn:name="../cpu_part/extend/extend.v"/>
      <outfile xil_pn:name="../cpu_part/pcreg/pcreg.v"/>
      <outfile xil_pn:name="../cpu_part/regfiles/regfile.v"/>
      <outfile xil_pn:name="../ex4/mux24a.v"/>
      <outfile xil_pn:name="../example_5/sum_board/cla_1.v"/>
      <outfile xil_pn:name="../example_5/sum_board/cla_16.v"/>
      <outfile xil_pn:name="../example_5/sum_board/cla_32.v"/>
      <outfile xil_pn:name="../example_5/sum_board/cla_8.v"/>
      <outfile xil_pn:name="../example_5/sum_board/g_p.v"/>
      <outfile xil_pn:name="../example_5/sum_origin/cla_2.v"/>
      <outfile xil_pn:name="../example_5/sum_origin/cla_32_final.v"/>
      <outfile xil_pn:name="../example_5/sum_origin/cla_4.v"/>
      <outfile xil_pn:name="CPU.v"/>
      <outfile xil_pn:name="DMEM.v"/>
      <outfile xil_pn:name="IMEM.v"/>
      <outfile xil_pn:name="anti_shake_test.v"/>
      <outfile xil_pn:name="anti_shake_test2.v"/>
      <outfile xil_pn:name="clk_div_key_anti.v"/>
      <outfile xil_pn:name="clkdiv.v"/>
      <outfile xil_pn:name="control.v"/>
      <outfile xil_pn:name="cpu_board_final.v"/>
      <outfile xil_pn:name="cpu_board_test.v"/>
      <outfile xil_pn:name="cpu_mem_final.v"/>
      <outfile xil_pn:name="cpu_test.v"/>
      <outfile xil_pn:name="dmem_testbench.v"/>
      <outfile xil_pn:name="extend_18.v"/>
      <outfile xil_pn:name="extend_5.v"/>
      <outfile xil_pn:name="file_write.v"/>
      <outfile xil_pn:name="final.v"/>
      <outfile xil_pn:name="key_anti_shake.v"/>
      <outfile xil_pn:name="key_anti_shake_2.v"/>
      <outfile xil_pn:name="key_anti_shake_3.v"/>
      <outfile xil_pn:name="uart.v"/>
      <outfile xil_pn:name="zero_extend.v"/>
    </transform>
    <transform xil_pn:end_ts="1400987644" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4854632453755880546" xil_pn:start_ts="1400987644">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1400987644" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-8323684045807038628" xil_pn:start_ts="1400987644">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1402138740" xil_pn:in_ck="4654733495704430051" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-4747035777998067556" xil_pn:start_ts="1402138740">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/IPCORE.ngc"/>
      <outfile xil_pn:name="ipcore_dir/IPCORE.v"/>
      <outfile xil_pn:name="ipcore_dir/IPCORE1.ngc"/>
      <outfile xil_pn:name="ipcore_dir/IPCORE1.v"/>
    </transform>
    <transform xil_pn:end_ts="1403769230" xil_pn:in_ck="381585495487504463" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1403769230">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../EX7_alu/alu_module.v"/>
      <outfile xil_pn:name="../EX7_alu/mux4x32.v"/>
      <outfile xil_pn:name="../EX7_alu/shifter.v"/>
      <outfile xil_pn:name="../clk_div/clk_div.v"/>
      <outfile xil_pn:name="../cpu_part/extend/extend.v"/>
      <outfile xil_pn:name="../cpu_part/pcreg/pcreg.v"/>
      <outfile xil_pn:name="../cpu_part/regfiles/regfile.v"/>
      <outfile xil_pn:name="../ex4/mux24a.v"/>
      <outfile xil_pn:name="../example_5/sum_board/cla_1.v"/>
      <outfile xil_pn:name="../example_5/sum_board/cla_16.v"/>
      <outfile xil_pn:name="../example_5/sum_board/cla_32.v"/>
      <outfile xil_pn:name="../example_5/sum_board/cla_8.v"/>
      <outfile xil_pn:name="../example_5/sum_board/g_p.v"/>
      <outfile xil_pn:name="../example_5/sum_origin/cla_2.v"/>
      <outfile xil_pn:name="../example_5/sum_origin/cla_32_final.v"/>
      <outfile xil_pn:name="../example_5/sum_origin/cla_4.v"/>
      <outfile xil_pn:name="CPU.v"/>
      <outfile xil_pn:name="DMEM.v"/>
      <outfile xil_pn:name="IMEM.v"/>
      <outfile xil_pn:name="anti_shake_test.v"/>
      <outfile xil_pn:name="anti_shake_test2.v"/>
      <outfile xil_pn:name="clk_div_key_anti.v"/>
      <outfile xil_pn:name="clkdiv.v"/>
      <outfile xil_pn:name="control.v"/>
      <outfile xil_pn:name="cpu_board_final.v"/>
      <outfile xil_pn:name="cpu_board_test.v"/>
      <outfile xil_pn:name="cpu_mem_final.v"/>
      <outfile xil_pn:name="cpu_test.v"/>
      <outfile xil_pn:name="dmem_testbench.v"/>
      <outfile xil_pn:name="extend_18.v"/>
      <outfile xil_pn:name="extend_5.v"/>
      <outfile xil_pn:name="file_write.v"/>
      <outfile xil_pn:name="final.v"/>
      <outfile xil_pn:name="key_anti_shake.v"/>
      <outfile xil_pn:name="key_anti_shake_2.v"/>
      <outfile xil_pn:name="key_anti_shake_3.v"/>
      <outfile xil_pn:name="uart.v"/>
      <outfile xil_pn:name="zero_extend.v"/>
    </transform>
    <transform xil_pn:end_ts="1403769245" xil_pn:in_ck="-7966352034529798038" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-875263202930298469" xil_pn:start_ts="1403769230">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="cpu_test_beh.prj"/>
      <outfile xil_pn:name="cpu_test_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1403769304" xil_pn:in_ck="1695230658139237546" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-7338748469561170946" xil_pn:start_ts="1403769303">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="cpu_test_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1387951121" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1387951121">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1387951121" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="1742784819863080781" xil_pn:start_ts="1387951121">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1402138940" xil_pn:in_ck="4654733495704430051" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-4747035777998067556" xil_pn:start_ts="1402138940">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/IPCORE.ngc"/>
      <outfile xil_pn:name="ipcore_dir/IPCORE.v"/>
      <outfile xil_pn:name="ipcore_dir/IPCORE1.ngc"/>
      <outfile xil_pn:name="ipcore_dir/IPCORE1.v"/>
    </transform>
    <transform xil_pn:end_ts="1387951121" xil_pn:in_ck="3924497246912611000" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1387951121">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1387951121" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-4437455008077964529" xil_pn:start_ts="1387951121">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1399351043" xil_pn:in_ck="3924497246912611000" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1399351043">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1399351043" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="4477167465214555750" xil_pn:start_ts="1399351043">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1402236340" xil_pn:in_ck="2132184278870624435" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-4603611114019961877" xil_pn:start_ts="1402236287">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="cpu_board_final.lso"/>
      <outfile xil_pn:name="cpu_board_final.ngc"/>
      <outfile xil_pn:name="cpu_board_final.ngr"/>
      <outfile xil_pn:name="cpu_board_final.prj"/>
      <outfile xil_pn:name="cpu_board_final.stx"/>
      <outfile xil_pn:name="cpu_board_final.syr"/>
      <outfile xil_pn:name="cpu_board_final.xst"/>
      <outfile xil_pn:name="cpu_board_final_xst.xrpt"/>
      <outfile xil_pn:name="cpu_mem_final.ngr"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1402236388" xil_pn:in_ck="-6269004183330016764" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="3101118687779319610" xil_pn:start_ts="1402236388">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1402236398" xil_pn:in_ck="5166967740877779158" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-4541192439206040291" xil_pn:start_ts="1402236388">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="cpu_board_final.bld"/>
      <outfile xil_pn:name="cpu_board_final.ngd"/>
      <outfile xil_pn:name="cpu_board_final_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1402236462" xil_pn:in_ck="5608153167921126713" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1463976855095865663" xil_pn:start_ts="1402236398">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="cpu_board_final.pcf"/>
      <outfile xil_pn:name="cpu_board_final_map.map"/>
      <outfile xil_pn:name="cpu_board_final_map.mrp"/>
      <outfile xil_pn:name="cpu_board_final_map.ncd"/>
      <outfile xil_pn:name="cpu_board_final_map.ngm"/>
      <outfile xil_pn:name="cpu_board_final_map.xrpt"/>
      <outfile xil_pn:name="cpu_board_final_summary.xml"/>
      <outfile xil_pn:name="cpu_board_final_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1402236588" xil_pn:in_ck="5607692124446820907" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1402236462">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="cpu_board_final.ncd"/>
      <outfile xil_pn:name="cpu_board_final.pad"/>
      <outfile xil_pn:name="cpu_board_final.par"/>
      <outfile xil_pn:name="cpu_board_final.ptwx"/>
      <outfile xil_pn:name="cpu_board_final.unroutes"/>
      <outfile xil_pn:name="cpu_board_final.xpi"/>
      <outfile xil_pn:name="cpu_board_final_pad.csv"/>
      <outfile xil_pn:name="cpu_board_final_pad.txt"/>
      <outfile xil_pn:name="cpu_board_final_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1402236616" xil_pn:in_ck="-8896337024766423219" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="335873702051717080" xil_pn:start_ts="1402236588">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="cpu_board_final.bgn"/>
      <outfile xil_pn:name="cpu_board_final.bit"/>
      <outfile xil_pn:name="cpu_board_final.drc"/>
      <outfile xil_pn:name="cpu_board_final.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1402236757" xil_pn:in_ck="-4099027014679365599" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="8482462020707587906" xil_pn:start_ts="1402236616">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1387600525" xil_pn:in_ck="-4099027014679365599" xil_pn:name="TRAN_analyzeDesignUsingChipscope" xil_pn:prop_ck="-4541192439206040291" xil_pn:start_ts="1387600524">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForced"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1397996198" xil_pn:in_ck="-8896337024766423219" xil_pn:name="TRAN_postParSimModel" xil_pn:prop_ck="829266933648396821" xil_pn:start_ts="1397996151">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1397996198" xil_pn:in_ck="-408791257954802744" xil_pn:name="TRAN_copyPost-ParAbstractToPreSimulation" xil_pn:start_ts="1397996198">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1402236588" xil_pn:in_ck="7706389363338533681" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1402236568">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="cpu_board_final.twr"/>
      <outfile xil_pn:name="cpu_board_final.twx"/>
    </transform>
  </transforms>

</generated_project>
