
014_Mutex.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000072a4  08000200  08000200  00001200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001c8  080074a4  080074a4  000084a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800766c  0800766c  00009070  2**0
                  CONTENTS
  4 .ARM          00000008  0800766c  0800766c  0000866c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007674  08007674  00009070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007674  08007674  00008674  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007678  08007678  00008678  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000070  20000000  0800767c  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000bd34  20000070  080076ec  00009070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000bda4  080076ec  00009da4  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00009070  2**0
                  CONTENTS, READONLY
 12 .debug_info   000154d9  00000000  00000000  0000909e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002f48  00000000  00000000  0001e577  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001320  00000000  00000000  000214c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000eed  00000000  00000000  000227e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002bd0f  00000000  00000000  000236cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018c1d  00000000  00000000  0004f3dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010d400  00000000  00000000  00067ff9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001753f9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005b44  00000000  00000000  0017543c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000072  00000000  00000000  0017af80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	@ (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	@ (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	@ (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000070 	.word	0x20000070
 800021c:	00000000 	.word	0x00000000
 8000220:	0800748c 	.word	0x0800748c

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	@ (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	@ (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	@ (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000074 	.word	0x20000074
 800023c:	0800748c 	.word	0x0800748c

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b96a 	b.w	80005dc <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9d08      	ldr	r5, [sp, #32]
 8000326:	460c      	mov	r4, r1
 8000328:	2b00      	cmp	r3, #0
 800032a:	d14e      	bne.n	80003ca <__udivmoddi4+0xaa>
 800032c:	4694      	mov	ip, r2
 800032e:	458c      	cmp	ip, r1
 8000330:	4686      	mov	lr, r0
 8000332:	fab2 f282 	clz	r2, r2
 8000336:	d962      	bls.n	80003fe <__udivmoddi4+0xde>
 8000338:	b14a      	cbz	r2, 800034e <__udivmoddi4+0x2e>
 800033a:	f1c2 0320 	rsb	r3, r2, #32
 800033e:	4091      	lsls	r1, r2
 8000340:	fa20 f303 	lsr.w	r3, r0, r3
 8000344:	fa0c fc02 	lsl.w	ip, ip, r2
 8000348:	4319      	orrs	r1, r3
 800034a:	fa00 fe02 	lsl.w	lr, r0, r2
 800034e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000352:	fa1f f68c 	uxth.w	r6, ip
 8000356:	fbb1 f4f7 	udiv	r4, r1, r7
 800035a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800035e:	fb07 1114 	mls	r1, r7, r4, r1
 8000362:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000366:	fb04 f106 	mul.w	r1, r4, r6
 800036a:	4299      	cmp	r1, r3
 800036c:	d90a      	bls.n	8000384 <__udivmoddi4+0x64>
 800036e:	eb1c 0303 	adds.w	r3, ip, r3
 8000372:	f104 30ff 	add.w	r0, r4, #4294967295
 8000376:	f080 8112 	bcs.w	800059e <__udivmoddi4+0x27e>
 800037a:	4299      	cmp	r1, r3
 800037c:	f240 810f 	bls.w	800059e <__udivmoddi4+0x27e>
 8000380:	3c02      	subs	r4, #2
 8000382:	4463      	add	r3, ip
 8000384:	1a59      	subs	r1, r3, r1
 8000386:	fa1f f38e 	uxth.w	r3, lr
 800038a:	fbb1 f0f7 	udiv	r0, r1, r7
 800038e:	fb07 1110 	mls	r1, r7, r0, r1
 8000392:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000396:	fb00 f606 	mul.w	r6, r0, r6
 800039a:	429e      	cmp	r6, r3
 800039c:	d90a      	bls.n	80003b4 <__udivmoddi4+0x94>
 800039e:	eb1c 0303 	adds.w	r3, ip, r3
 80003a2:	f100 31ff 	add.w	r1, r0, #4294967295
 80003a6:	f080 80fc 	bcs.w	80005a2 <__udivmoddi4+0x282>
 80003aa:	429e      	cmp	r6, r3
 80003ac:	f240 80f9 	bls.w	80005a2 <__udivmoddi4+0x282>
 80003b0:	4463      	add	r3, ip
 80003b2:	3802      	subs	r0, #2
 80003b4:	1b9b      	subs	r3, r3, r6
 80003b6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80003ba:	2100      	movs	r1, #0
 80003bc:	b11d      	cbz	r5, 80003c6 <__udivmoddi4+0xa6>
 80003be:	40d3      	lsrs	r3, r2
 80003c0:	2200      	movs	r2, #0
 80003c2:	e9c5 3200 	strd	r3, r2, [r5]
 80003c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ca:	428b      	cmp	r3, r1
 80003cc:	d905      	bls.n	80003da <__udivmoddi4+0xba>
 80003ce:	b10d      	cbz	r5, 80003d4 <__udivmoddi4+0xb4>
 80003d0:	e9c5 0100 	strd	r0, r1, [r5]
 80003d4:	2100      	movs	r1, #0
 80003d6:	4608      	mov	r0, r1
 80003d8:	e7f5      	b.n	80003c6 <__udivmoddi4+0xa6>
 80003da:	fab3 f183 	clz	r1, r3
 80003de:	2900      	cmp	r1, #0
 80003e0:	d146      	bne.n	8000470 <__udivmoddi4+0x150>
 80003e2:	42a3      	cmp	r3, r4
 80003e4:	d302      	bcc.n	80003ec <__udivmoddi4+0xcc>
 80003e6:	4290      	cmp	r0, r2
 80003e8:	f0c0 80f0 	bcc.w	80005cc <__udivmoddi4+0x2ac>
 80003ec:	1a86      	subs	r6, r0, r2
 80003ee:	eb64 0303 	sbc.w	r3, r4, r3
 80003f2:	2001      	movs	r0, #1
 80003f4:	2d00      	cmp	r5, #0
 80003f6:	d0e6      	beq.n	80003c6 <__udivmoddi4+0xa6>
 80003f8:	e9c5 6300 	strd	r6, r3, [r5]
 80003fc:	e7e3      	b.n	80003c6 <__udivmoddi4+0xa6>
 80003fe:	2a00      	cmp	r2, #0
 8000400:	f040 8090 	bne.w	8000524 <__udivmoddi4+0x204>
 8000404:	eba1 040c 	sub.w	r4, r1, ip
 8000408:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800040c:	fa1f f78c 	uxth.w	r7, ip
 8000410:	2101      	movs	r1, #1
 8000412:	fbb4 f6f8 	udiv	r6, r4, r8
 8000416:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800041a:	fb08 4416 	mls	r4, r8, r6, r4
 800041e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000422:	fb07 f006 	mul.w	r0, r7, r6
 8000426:	4298      	cmp	r0, r3
 8000428:	d908      	bls.n	800043c <__udivmoddi4+0x11c>
 800042a:	eb1c 0303 	adds.w	r3, ip, r3
 800042e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000432:	d202      	bcs.n	800043a <__udivmoddi4+0x11a>
 8000434:	4298      	cmp	r0, r3
 8000436:	f200 80cd 	bhi.w	80005d4 <__udivmoddi4+0x2b4>
 800043a:	4626      	mov	r6, r4
 800043c:	1a1c      	subs	r4, r3, r0
 800043e:	fa1f f38e 	uxth.w	r3, lr
 8000442:	fbb4 f0f8 	udiv	r0, r4, r8
 8000446:	fb08 4410 	mls	r4, r8, r0, r4
 800044a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800044e:	fb00 f707 	mul.w	r7, r0, r7
 8000452:	429f      	cmp	r7, r3
 8000454:	d908      	bls.n	8000468 <__udivmoddi4+0x148>
 8000456:	eb1c 0303 	adds.w	r3, ip, r3
 800045a:	f100 34ff 	add.w	r4, r0, #4294967295
 800045e:	d202      	bcs.n	8000466 <__udivmoddi4+0x146>
 8000460:	429f      	cmp	r7, r3
 8000462:	f200 80b0 	bhi.w	80005c6 <__udivmoddi4+0x2a6>
 8000466:	4620      	mov	r0, r4
 8000468:	1bdb      	subs	r3, r3, r7
 800046a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800046e:	e7a5      	b.n	80003bc <__udivmoddi4+0x9c>
 8000470:	f1c1 0620 	rsb	r6, r1, #32
 8000474:	408b      	lsls	r3, r1
 8000476:	fa22 f706 	lsr.w	r7, r2, r6
 800047a:	431f      	orrs	r7, r3
 800047c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000480:	fa04 f301 	lsl.w	r3, r4, r1
 8000484:	ea43 030c 	orr.w	r3, r3, ip
 8000488:	40f4      	lsrs	r4, r6
 800048a:	fa00 f801 	lsl.w	r8, r0, r1
 800048e:	0c38      	lsrs	r0, r7, #16
 8000490:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000494:	fbb4 fef0 	udiv	lr, r4, r0
 8000498:	fa1f fc87 	uxth.w	ip, r7
 800049c:	fb00 441e 	mls	r4, r0, lr, r4
 80004a0:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004a4:	fb0e f90c 	mul.w	r9, lr, ip
 80004a8:	45a1      	cmp	r9, r4
 80004aa:	fa02 f201 	lsl.w	r2, r2, r1
 80004ae:	d90a      	bls.n	80004c6 <__udivmoddi4+0x1a6>
 80004b0:	193c      	adds	r4, r7, r4
 80004b2:	f10e 3aff 	add.w	sl, lr, #4294967295
 80004b6:	f080 8084 	bcs.w	80005c2 <__udivmoddi4+0x2a2>
 80004ba:	45a1      	cmp	r9, r4
 80004bc:	f240 8081 	bls.w	80005c2 <__udivmoddi4+0x2a2>
 80004c0:	f1ae 0e02 	sub.w	lr, lr, #2
 80004c4:	443c      	add	r4, r7
 80004c6:	eba4 0409 	sub.w	r4, r4, r9
 80004ca:	fa1f f983 	uxth.w	r9, r3
 80004ce:	fbb4 f3f0 	udiv	r3, r4, r0
 80004d2:	fb00 4413 	mls	r4, r0, r3, r4
 80004d6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004da:	fb03 fc0c 	mul.w	ip, r3, ip
 80004de:	45a4      	cmp	ip, r4
 80004e0:	d907      	bls.n	80004f2 <__udivmoddi4+0x1d2>
 80004e2:	193c      	adds	r4, r7, r4
 80004e4:	f103 30ff 	add.w	r0, r3, #4294967295
 80004e8:	d267      	bcs.n	80005ba <__udivmoddi4+0x29a>
 80004ea:	45a4      	cmp	ip, r4
 80004ec:	d965      	bls.n	80005ba <__udivmoddi4+0x29a>
 80004ee:	3b02      	subs	r3, #2
 80004f0:	443c      	add	r4, r7
 80004f2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004f6:	fba0 9302 	umull	r9, r3, r0, r2
 80004fa:	eba4 040c 	sub.w	r4, r4, ip
 80004fe:	429c      	cmp	r4, r3
 8000500:	46ce      	mov	lr, r9
 8000502:	469c      	mov	ip, r3
 8000504:	d351      	bcc.n	80005aa <__udivmoddi4+0x28a>
 8000506:	d04e      	beq.n	80005a6 <__udivmoddi4+0x286>
 8000508:	b155      	cbz	r5, 8000520 <__udivmoddi4+0x200>
 800050a:	ebb8 030e 	subs.w	r3, r8, lr
 800050e:	eb64 040c 	sbc.w	r4, r4, ip
 8000512:	fa04 f606 	lsl.w	r6, r4, r6
 8000516:	40cb      	lsrs	r3, r1
 8000518:	431e      	orrs	r6, r3
 800051a:	40cc      	lsrs	r4, r1
 800051c:	e9c5 6400 	strd	r6, r4, [r5]
 8000520:	2100      	movs	r1, #0
 8000522:	e750      	b.n	80003c6 <__udivmoddi4+0xa6>
 8000524:	f1c2 0320 	rsb	r3, r2, #32
 8000528:	fa20 f103 	lsr.w	r1, r0, r3
 800052c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000530:	fa24 f303 	lsr.w	r3, r4, r3
 8000534:	4094      	lsls	r4, r2
 8000536:	430c      	orrs	r4, r1
 8000538:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800053c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000540:	fa1f f78c 	uxth.w	r7, ip
 8000544:	fbb3 f0f8 	udiv	r0, r3, r8
 8000548:	fb08 3110 	mls	r1, r8, r0, r3
 800054c:	0c23      	lsrs	r3, r4, #16
 800054e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000552:	fb00 f107 	mul.w	r1, r0, r7
 8000556:	4299      	cmp	r1, r3
 8000558:	d908      	bls.n	800056c <__udivmoddi4+0x24c>
 800055a:	eb1c 0303 	adds.w	r3, ip, r3
 800055e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000562:	d22c      	bcs.n	80005be <__udivmoddi4+0x29e>
 8000564:	4299      	cmp	r1, r3
 8000566:	d92a      	bls.n	80005be <__udivmoddi4+0x29e>
 8000568:	3802      	subs	r0, #2
 800056a:	4463      	add	r3, ip
 800056c:	1a5b      	subs	r3, r3, r1
 800056e:	b2a4      	uxth	r4, r4
 8000570:	fbb3 f1f8 	udiv	r1, r3, r8
 8000574:	fb08 3311 	mls	r3, r8, r1, r3
 8000578:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800057c:	fb01 f307 	mul.w	r3, r1, r7
 8000580:	42a3      	cmp	r3, r4
 8000582:	d908      	bls.n	8000596 <__udivmoddi4+0x276>
 8000584:	eb1c 0404 	adds.w	r4, ip, r4
 8000588:	f101 36ff 	add.w	r6, r1, #4294967295
 800058c:	d213      	bcs.n	80005b6 <__udivmoddi4+0x296>
 800058e:	42a3      	cmp	r3, r4
 8000590:	d911      	bls.n	80005b6 <__udivmoddi4+0x296>
 8000592:	3902      	subs	r1, #2
 8000594:	4464      	add	r4, ip
 8000596:	1ae4      	subs	r4, r4, r3
 8000598:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800059c:	e739      	b.n	8000412 <__udivmoddi4+0xf2>
 800059e:	4604      	mov	r4, r0
 80005a0:	e6f0      	b.n	8000384 <__udivmoddi4+0x64>
 80005a2:	4608      	mov	r0, r1
 80005a4:	e706      	b.n	80003b4 <__udivmoddi4+0x94>
 80005a6:	45c8      	cmp	r8, r9
 80005a8:	d2ae      	bcs.n	8000508 <__udivmoddi4+0x1e8>
 80005aa:	ebb9 0e02 	subs.w	lr, r9, r2
 80005ae:	eb63 0c07 	sbc.w	ip, r3, r7
 80005b2:	3801      	subs	r0, #1
 80005b4:	e7a8      	b.n	8000508 <__udivmoddi4+0x1e8>
 80005b6:	4631      	mov	r1, r6
 80005b8:	e7ed      	b.n	8000596 <__udivmoddi4+0x276>
 80005ba:	4603      	mov	r3, r0
 80005bc:	e799      	b.n	80004f2 <__udivmoddi4+0x1d2>
 80005be:	4630      	mov	r0, r6
 80005c0:	e7d4      	b.n	800056c <__udivmoddi4+0x24c>
 80005c2:	46d6      	mov	lr, sl
 80005c4:	e77f      	b.n	80004c6 <__udivmoddi4+0x1a6>
 80005c6:	4463      	add	r3, ip
 80005c8:	3802      	subs	r0, #2
 80005ca:	e74d      	b.n	8000468 <__udivmoddi4+0x148>
 80005cc:	4606      	mov	r6, r0
 80005ce:	4623      	mov	r3, r4
 80005d0:	4608      	mov	r0, r1
 80005d2:	e70f      	b.n	80003f4 <__udivmoddi4+0xd4>
 80005d4:	3e02      	subs	r6, #2
 80005d6:	4463      	add	r3, ip
 80005d8:	e730      	b.n	800043c <__udivmoddi4+0x11c>
 80005da:	bf00      	nop

080005dc <__aeabi_idiv0>:
 80005dc:	4770      	bx	lr
 80005de:	bf00      	nop

080005e0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005e0:	b580      	push	{r7, lr}
 80005e2:	b082      	sub	sp, #8
 80005e4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005e6:	f000 fc42 	bl	8000e6e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005ea:	f000 f835 	bl	8000658 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005ee:	f000 f8bf 	bl	8000770 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 80005f2:	f000 f88d 	bl	8000710 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  sprintf(usr_msg,"Demo of mutual exclusion using Mutex APIs\r\n");
 80005f6:	4911      	ldr	r1, [pc, #68]	@ (800063c <main+0x5c>)
 80005f8:	4811      	ldr	r0, [pc, #68]	@ (8000640 <main+0x60>)
 80005fa:	f005 fe93 	bl	8006324 <siprintf>
  	printmsg(usr_msg);
 80005fe:	4810      	ldr	r0, [pc, #64]	@ (8000640 <main+0x60>)
 8000600:	f000 f9ba 	bl	8000978 <printmsg>
      xMutex = xSemaphoreCreateMutex();
  #endif

  	/* The tasks are going to use a pseudo random delay, seed the random number
  	generator. */
  	srand( 567 );
 8000604:	f240 2037 	movw	r0, #567	@ 0x237
 8000608:	f005 fd5e 	bl	80060c8 <srand>
  	{
  #endif
  		/* Create two instances of the tasks that attempt to write stdout.  The
  		string they attempt to write is passed in as the task parameter.  The tasks
  		are created at different priorities so some pre-emption will occur. */
  		xTaskCreate( prvPrintTask, "Print1", 240, "Task 1 ******************************************\r\n", 1, NULL );
 800060c:	2300      	movs	r3, #0
 800060e:	9301      	str	r3, [sp, #4]
 8000610:	2301      	movs	r3, #1
 8000612:	9300      	str	r3, [sp, #0]
 8000614:	4b0b      	ldr	r3, [pc, #44]	@ (8000644 <main+0x64>)
 8000616:	22f0      	movs	r2, #240	@ 0xf0
 8000618:	490b      	ldr	r1, [pc, #44]	@ (8000648 <main+0x68>)
 800061a:	480c      	ldr	r0, [pc, #48]	@ (800064c <main+0x6c>)
 800061c:	f003 fd1b 	bl	8004056 <xTaskCreate>
  		xTaskCreate( prvPrintTask, "Print2", 240, "Task 2 ------------------------------------------\r\n", 2, NULL );
 8000620:	2300      	movs	r3, #0
 8000622:	9301      	str	r3, [sp, #4]
 8000624:	2302      	movs	r3, #2
 8000626:	9300      	str	r3, [sp, #0]
 8000628:	4b09      	ldr	r3, [pc, #36]	@ (8000650 <main+0x70>)
 800062a:	22f0      	movs	r2, #240	@ 0xf0
 800062c:	4909      	ldr	r1, [pc, #36]	@ (8000654 <main+0x74>)
 800062e:	4807      	ldr	r0, [pc, #28]	@ (800064c <main+0x6c>)
 8000630:	f003 fd11 	bl	8004056 <xTaskCreate>

  		/* Start the scheduler so the created tasks start executing. */
  		vTaskStartScheduler();
 8000634:	f003 fee0 	bl	80043f8 <vTaskStartScheduler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000638:	bf00      	nop
 800063a:	e7fd      	b.n	8000638 <main+0x58>
 800063c:	080074a4 	.word	0x080074a4
 8000640:	20000114 	.word	0x20000114
 8000644:	080074d0 	.word	0x080074d0
 8000648:	08007504 	.word	0x08007504
 800064c:	080009cd 	.word	0x080009cd
 8000650:	0800750c 	.word	0x0800750c
 8000654:	08007540 	.word	0x08007540

08000658 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b094      	sub	sp, #80	@ 0x50
 800065c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800065e:	f107 031c 	add.w	r3, r7, #28
 8000662:	2234      	movs	r2, #52	@ 0x34
 8000664:	2100      	movs	r1, #0
 8000666:	4618      	mov	r0, r3
 8000668:	f005 febf 	bl	80063ea <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800066c:	f107 0308 	add.w	r3, r7, #8
 8000670:	2200      	movs	r2, #0
 8000672:	601a      	str	r2, [r3, #0]
 8000674:	605a      	str	r2, [r3, #4]
 8000676:	609a      	str	r2, [r3, #8]
 8000678:	60da      	str	r2, [r3, #12]
 800067a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800067c:	4b22      	ldr	r3, [pc, #136]	@ (8000708 <SystemClock_Config+0xb0>)
 800067e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000680:	4a21      	ldr	r2, [pc, #132]	@ (8000708 <SystemClock_Config+0xb0>)
 8000682:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000686:	6413      	str	r3, [r2, #64]	@ 0x40
 8000688:	4b1f      	ldr	r3, [pc, #124]	@ (8000708 <SystemClock_Config+0xb0>)
 800068a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800068c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000690:	607b      	str	r3, [r7, #4]
 8000692:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000694:	4b1d      	ldr	r3, [pc, #116]	@ (800070c <SystemClock_Config+0xb4>)
 8000696:	681b      	ldr	r3, [r3, #0]
 8000698:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800069c:	4a1b      	ldr	r2, [pc, #108]	@ (800070c <SystemClock_Config+0xb4>)
 800069e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80006a2:	6013      	str	r3, [r2, #0]
 80006a4:	4b19      	ldr	r3, [pc, #100]	@ (800070c <SystemClock_Config+0xb4>)
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80006ac:	603b      	str	r3, [r7, #0]
 80006ae:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006b0:	2302      	movs	r3, #2
 80006b2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006b4:	2301      	movs	r3, #1
 80006b6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006b8:	2310      	movs	r3, #16
 80006ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80006bc:	2300      	movs	r3, #0
 80006be:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006c0:	f107 031c 	add.w	r3, r7, #28
 80006c4:	4618      	mov	r0, r3
 80006c6:	f000 fea7 	bl	8001418 <HAL_RCC_OscConfig>
 80006ca:	4603      	mov	r3, r0
 80006cc:	2b00      	cmp	r3, #0
 80006ce:	d001      	beq.n	80006d4 <SystemClock_Config+0x7c>
  {
    Error_Handler();
 80006d0:	f000 f9a2 	bl	8000a18 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006d4:	230f      	movs	r3, #15
 80006d6:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80006d8:	2300      	movs	r3, #0
 80006da:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006dc:	2300      	movs	r3, #0
 80006de:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80006e0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80006e4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006e6:	2300      	movs	r3, #0
 80006e8:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80006ea:	f107 0308 	add.w	r3, r7, #8
 80006ee:	2100      	movs	r1, #0
 80006f0:	4618      	mov	r0, r3
 80006f2:	f001 f93f 	bl	8001974 <HAL_RCC_ClockConfig>
 80006f6:	4603      	mov	r3, r0
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	d001      	beq.n	8000700 <SystemClock_Config+0xa8>
  {
    Error_Handler();
 80006fc:	f000 f98c 	bl	8000a18 <Error_Handler>
  }
}
 8000700:	bf00      	nop
 8000702:	3750      	adds	r7, #80	@ 0x50
 8000704:	46bd      	mov	sp, r7
 8000706:	bd80      	pop	{r7, pc}
 8000708:	40023800 	.word	0x40023800
 800070c:	40007000 	.word	0x40007000

08000710 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000714:	4b14      	ldr	r3, [pc, #80]	@ (8000768 <MX_USART3_UART_Init+0x58>)
 8000716:	4a15      	ldr	r2, [pc, #84]	@ (800076c <MX_USART3_UART_Init+0x5c>)
 8000718:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800071a:	4b13      	ldr	r3, [pc, #76]	@ (8000768 <MX_USART3_UART_Init+0x58>)
 800071c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000720:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000722:	4b11      	ldr	r3, [pc, #68]	@ (8000768 <MX_USART3_UART_Init+0x58>)
 8000724:	2200      	movs	r2, #0
 8000726:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000728:	4b0f      	ldr	r3, [pc, #60]	@ (8000768 <MX_USART3_UART_Init+0x58>)
 800072a:	2200      	movs	r2, #0
 800072c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800072e:	4b0e      	ldr	r3, [pc, #56]	@ (8000768 <MX_USART3_UART_Init+0x58>)
 8000730:	2200      	movs	r2, #0
 8000732:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000734:	4b0c      	ldr	r3, [pc, #48]	@ (8000768 <MX_USART3_UART_Init+0x58>)
 8000736:	220c      	movs	r2, #12
 8000738:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800073a:	4b0b      	ldr	r3, [pc, #44]	@ (8000768 <MX_USART3_UART_Init+0x58>)
 800073c:	2200      	movs	r2, #0
 800073e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000740:	4b09      	ldr	r3, [pc, #36]	@ (8000768 <MX_USART3_UART_Init+0x58>)
 8000742:	2200      	movs	r2, #0
 8000744:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000746:	4b08      	ldr	r3, [pc, #32]	@ (8000768 <MX_USART3_UART_Init+0x58>)
 8000748:	2200      	movs	r2, #0
 800074a:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800074c:	4b06      	ldr	r3, [pc, #24]	@ (8000768 <MX_USART3_UART_Init+0x58>)
 800074e:	2200      	movs	r2, #0
 8000750:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000752:	4805      	ldr	r0, [pc, #20]	@ (8000768 <MX_USART3_UART_Init+0x58>)
 8000754:	f002 fa60 	bl	8002c18 <HAL_UART_Init>
 8000758:	4603      	mov	r3, r0
 800075a:	2b00      	cmp	r3, #0
 800075c:	d001      	beq.n	8000762 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 800075e:	f000 f95b 	bl	8000a18 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000762:	bf00      	nop
 8000764:	bd80      	pop	{r7, pc}
 8000766:	bf00      	nop
 8000768:	2000008c 	.word	0x2000008c
 800076c:	40004800 	.word	0x40004800

08000770 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	b08c      	sub	sp, #48	@ 0x30
 8000774:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000776:	f107 031c 	add.w	r3, r7, #28
 800077a:	2200      	movs	r2, #0
 800077c:	601a      	str	r2, [r3, #0]
 800077e:	605a      	str	r2, [r3, #4]
 8000780:	609a      	str	r2, [r3, #8]
 8000782:	60da      	str	r2, [r3, #12]
 8000784:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000786:	4b77      	ldr	r3, [pc, #476]	@ (8000964 <MX_GPIO_Init+0x1f4>)
 8000788:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800078a:	4a76      	ldr	r2, [pc, #472]	@ (8000964 <MX_GPIO_Init+0x1f4>)
 800078c:	f043 0304 	orr.w	r3, r3, #4
 8000790:	6313      	str	r3, [r2, #48]	@ 0x30
 8000792:	4b74      	ldr	r3, [pc, #464]	@ (8000964 <MX_GPIO_Init+0x1f4>)
 8000794:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000796:	f003 0304 	and.w	r3, r3, #4
 800079a:	61bb      	str	r3, [r7, #24]
 800079c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800079e:	4b71      	ldr	r3, [pc, #452]	@ (8000964 <MX_GPIO_Init+0x1f4>)
 80007a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007a2:	4a70      	ldr	r2, [pc, #448]	@ (8000964 <MX_GPIO_Init+0x1f4>)
 80007a4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80007a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80007aa:	4b6e      	ldr	r3, [pc, #440]	@ (8000964 <MX_GPIO_Init+0x1f4>)
 80007ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80007b2:	617b      	str	r3, [r7, #20]
 80007b4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007b6:	4b6b      	ldr	r3, [pc, #428]	@ (8000964 <MX_GPIO_Init+0x1f4>)
 80007b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ba:	4a6a      	ldr	r2, [pc, #424]	@ (8000964 <MX_GPIO_Init+0x1f4>)
 80007bc:	f043 0301 	orr.w	r3, r3, #1
 80007c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80007c2:	4b68      	ldr	r3, [pc, #416]	@ (8000964 <MX_GPIO_Init+0x1f4>)
 80007c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007c6:	f003 0301 	and.w	r3, r3, #1
 80007ca:	613b      	str	r3, [r7, #16]
 80007cc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007ce:	4b65      	ldr	r3, [pc, #404]	@ (8000964 <MX_GPIO_Init+0x1f4>)
 80007d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007d2:	4a64      	ldr	r2, [pc, #400]	@ (8000964 <MX_GPIO_Init+0x1f4>)
 80007d4:	f043 0302 	orr.w	r3, r3, #2
 80007d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80007da:	4b62      	ldr	r3, [pc, #392]	@ (8000964 <MX_GPIO_Init+0x1f4>)
 80007dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007de:	f003 0302 	and.w	r3, r3, #2
 80007e2:	60fb      	str	r3, [r7, #12]
 80007e4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80007e6:	4b5f      	ldr	r3, [pc, #380]	@ (8000964 <MX_GPIO_Init+0x1f4>)
 80007e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ea:	4a5e      	ldr	r2, [pc, #376]	@ (8000964 <MX_GPIO_Init+0x1f4>)
 80007ec:	f043 0308 	orr.w	r3, r3, #8
 80007f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80007f2:	4b5c      	ldr	r3, [pc, #368]	@ (8000964 <MX_GPIO_Init+0x1f4>)
 80007f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007f6:	f003 0308 	and.w	r3, r3, #8
 80007fa:	60bb      	str	r3, [r7, #8]
 80007fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80007fe:	4b59      	ldr	r3, [pc, #356]	@ (8000964 <MX_GPIO_Init+0x1f4>)
 8000800:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000802:	4a58      	ldr	r2, [pc, #352]	@ (8000964 <MX_GPIO_Init+0x1f4>)
 8000804:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000808:	6313      	str	r3, [r2, #48]	@ 0x30
 800080a:	4b56      	ldr	r3, [pc, #344]	@ (8000964 <MX_GPIO_Init+0x1f4>)
 800080c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800080e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000812:	607b      	str	r3, [r7, #4]
 8000814:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000816:	2200      	movs	r2, #0
 8000818:	f244 0181 	movw	r1, #16513	@ 0x4081
 800081c:	4852      	ldr	r0, [pc, #328]	@ (8000968 <MX_GPIO_Init+0x1f8>)
 800081e:	f000 fde1 	bl	80013e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000822:	2200      	movs	r2, #0
 8000824:	2140      	movs	r1, #64	@ 0x40
 8000826:	4851      	ldr	r0, [pc, #324]	@ (800096c <MX_GPIO_Init+0x1fc>)
 8000828:	f000 fddc 	bl	80013e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 800082c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000830:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000832:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000836:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000838:	2300      	movs	r3, #0
 800083a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 800083c:	f107 031c 	add.w	r3, r7, #28
 8000840:	4619      	mov	r1, r3
 8000842:	484b      	ldr	r0, [pc, #300]	@ (8000970 <MX_GPIO_Init+0x200>)
 8000844:	f000 fc22 	bl	800108c <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8000848:	2332      	movs	r3, #50	@ 0x32
 800084a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800084c:	2302      	movs	r3, #2
 800084e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000850:	2300      	movs	r3, #0
 8000852:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000854:	2303      	movs	r3, #3
 8000856:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000858:	230b      	movs	r3, #11
 800085a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800085c:	f107 031c 	add.w	r3, r7, #28
 8000860:	4619      	mov	r1, r3
 8000862:	4843      	ldr	r0, [pc, #268]	@ (8000970 <MX_GPIO_Init+0x200>)
 8000864:	f000 fc12 	bl	800108c <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8000868:	2386      	movs	r3, #134	@ 0x86
 800086a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800086c:	2302      	movs	r3, #2
 800086e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000870:	2300      	movs	r3, #0
 8000872:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000874:	2303      	movs	r3, #3
 8000876:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000878:	230b      	movs	r3, #11
 800087a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800087c:	f107 031c 	add.w	r3, r7, #28
 8000880:	4619      	mov	r1, r3
 8000882:	483c      	ldr	r0, [pc, #240]	@ (8000974 <MX_GPIO_Init+0x204>)
 8000884:	f000 fc02 	bl	800108c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8000888:	f244 0381 	movw	r3, #16513	@ 0x4081
 800088c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800088e:	2301      	movs	r3, #1
 8000890:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000892:	2300      	movs	r3, #0
 8000894:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000896:	2300      	movs	r3, #0
 8000898:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800089a:	f107 031c 	add.w	r3, r7, #28
 800089e:	4619      	mov	r1, r3
 80008a0:	4831      	ldr	r0, [pc, #196]	@ (8000968 <MX_GPIO_Init+0x1f8>)
 80008a2:	f000 fbf3 	bl	800108c <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_TXD1_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 80008a6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80008aa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008ac:	2302      	movs	r3, #2
 80008ae:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b0:	2300      	movs	r3, #0
 80008b2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008b4:	2303      	movs	r3, #3
 80008b6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80008b8:	230b      	movs	r3, #11
 80008ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 80008bc:	f107 031c 	add.w	r3, r7, #28
 80008c0:	4619      	mov	r1, r3
 80008c2:	4829      	ldr	r0, [pc, #164]	@ (8000968 <MX_GPIO_Init+0x1f8>)
 80008c4:	f000 fbe2 	bl	800108c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80008c8:	2340      	movs	r3, #64	@ 0x40
 80008ca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008cc:	2301      	movs	r3, #1
 80008ce:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008d0:	2300      	movs	r3, #0
 80008d2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008d4:	2300      	movs	r3, #0
 80008d6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80008d8:	f107 031c 	add.w	r3, r7, #28
 80008dc:	4619      	mov	r1, r3
 80008de:	4823      	ldr	r0, [pc, #140]	@ (800096c <MX_GPIO_Init+0x1fc>)
 80008e0:	f000 fbd4 	bl	800108c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80008e4:	2380      	movs	r3, #128	@ 0x80
 80008e6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008e8:	2300      	movs	r3, #0
 80008ea:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ec:	2300      	movs	r3, #0
 80008ee:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80008f0:	f107 031c 	add.w	r3, r7, #28
 80008f4:	4619      	mov	r1, r3
 80008f6:	481d      	ldr	r0, [pc, #116]	@ (800096c <MX_GPIO_Init+0x1fc>)
 80008f8:	f000 fbc8 	bl	800108c <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_SOF_Pin USB_ID_Pin USB_DM_Pin USB_DP_Pin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 80008fc:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8000900:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000902:	2302      	movs	r3, #2
 8000904:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000906:	2300      	movs	r3, #0
 8000908:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800090a:	2303      	movs	r3, #3
 800090c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800090e:	230a      	movs	r3, #10
 8000910:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000912:	f107 031c 	add.w	r3, r7, #28
 8000916:	4619      	mov	r1, r3
 8000918:	4816      	ldr	r0, [pc, #88]	@ (8000974 <MX_GPIO_Init+0x204>)
 800091a:	f000 fbb7 	bl	800108c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 800091e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000922:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000924:	2300      	movs	r3, #0
 8000926:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000928:	2300      	movs	r3, #0
 800092a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 800092c:	f107 031c 	add.w	r3, r7, #28
 8000930:	4619      	mov	r1, r3
 8000932:	4810      	ldr	r0, [pc, #64]	@ (8000974 <MX_GPIO_Init+0x204>)
 8000934:	f000 fbaa 	bl	800108c <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TX_EN_Pin RMII_TXD0_Pin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8000938:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 800093c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800093e:	2302      	movs	r3, #2
 8000940:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000942:	2300      	movs	r3, #0
 8000944:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000946:	2303      	movs	r3, #3
 8000948:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800094a:	230b      	movs	r3, #11
 800094c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800094e:	f107 031c 	add.w	r3, r7, #28
 8000952:	4619      	mov	r1, r3
 8000954:	4805      	ldr	r0, [pc, #20]	@ (800096c <MX_GPIO_Init+0x1fc>)
 8000956:	f000 fb99 	bl	800108c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800095a:	bf00      	nop
 800095c:	3730      	adds	r7, #48	@ 0x30
 800095e:	46bd      	mov	sp, r7
 8000960:	bd80      	pop	{r7, pc}
 8000962:	bf00      	nop
 8000964:	40023800 	.word	0x40023800
 8000968:	40020400 	.word	0x40020400
 800096c:	40021800 	.word	0x40021800
 8000970:	40020800 	.word	0x40020800
 8000974:	40020000 	.word	0x40020000

08000978 <printmsg>:

/* USER CODE BEGIN 4 */
void printmsg(char *msg)
{
 8000978:	b580      	push	{r7, lr}
 800097a:	b082      	sub	sp, #8
 800097c:	af00      	add	r7, sp, #0
 800097e:	6078      	str	r0, [r7, #4]
		HAL_UART_Transmit(&huart3, (uint8_t *)msg, strlen(msg), HAL_MAX_DELAY);
 8000980:	6878      	ldr	r0, [r7, #4]
 8000982:	f7ff fc5d 	bl	8000240 <strlen>
 8000986:	4603      	mov	r3, r0
 8000988:	b29a      	uxth	r2, r3
 800098a:	f04f 33ff 	mov.w	r3, #4294967295
 800098e:	6879      	ldr	r1, [r7, #4]
 8000990:	4803      	ldr	r0, [pc, #12]	@ (80009a0 <printmsg+0x28>)
 8000992:	f002 f98f 	bl	8002cb4 <HAL_UART_Transmit>
}
 8000996:	bf00      	nop
 8000998:	3708      	adds	r7, #8
 800099a:	46bd      	mov	sp, r7
 800099c:	bd80      	pop	{r7, pc}
 800099e:	bf00      	nop
 80009a0:	2000008c 	.word	0x2000008c

080009a4 <prvNewPrintString>:

static void prvNewPrintString( const portCHAR *pcString )
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b082      	sub	sp, #8
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	6078      	str	r0, [r7, #4]
	xSemaphoreTake( xMutex, portMAX_DELAY );
	{
#endif
		/* The following line will only execute once the semaphore has been
		successfully obtained - so standard out can be accessed freely. */
		sprintf( cBuffer, "%s", pcString );
 80009ac:	687a      	ldr	r2, [r7, #4]
 80009ae:	4905      	ldr	r1, [pc, #20]	@ (80009c4 <prvNewPrintString+0x20>)
 80009b0:	4805      	ldr	r0, [pc, #20]	@ (80009c8 <prvNewPrintString+0x24>)
 80009b2:	f005 fcb7 	bl	8006324 <siprintf>
		printmsg(cBuffer);
 80009b6:	4804      	ldr	r0, [pc, #16]	@ (80009c8 <prvNewPrintString+0x24>)
 80009b8:	f7ff ffde 	bl	8000978 <printmsg>
#ifdef USE_MUTEX
	}
	xSemaphoreGive( xMutex );
#endif

}
 80009bc:	bf00      	nop
 80009be:	3708      	adds	r7, #8
 80009c0:	46bd      	mov	sp, r7
 80009c2:	bd80      	pop	{r7, pc}
 80009c4:	08007548 	.word	0x08007548
 80009c8:	20000210 	.word	0x20000210

080009cc <prvPrintTask>:
/*-----------------------------------------------------------*/

static void prvPrintTask( void *pvParameters )
{
 80009cc:	b580      	push	{r7, lr}
 80009ce:	b084      	sub	sp, #16
 80009d0:	af00      	add	r7, sp, #0
 80009d2:	6078      	str	r0, [r7, #4]
char *pcStringToPrint;

	/* Two instances of this task are created so the string the task will send
	to prvNewPrintString() is passed in the task parameter.  Cast this to the
	required type. */
	pcStringToPrint = ( char * ) pvParameters;
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	60fb      	str	r3, [r7, #12]

	for( ;; )
	{
		/* Print out the string using the newly defined function. */
		prvNewPrintString( pcStringToPrint );
 80009d8:	68f8      	ldr	r0, [r7, #12]
 80009da:	f7ff ffe3 	bl	80009a4 <prvNewPrintString>
		/* Wait a pseudo random time.  Note that rand() is not necessarily
		re-entrant, but in this case it does not really matter as the code does
		not care what value is returned.  In a more secure application a version
		of rand() that is known to be re-entrant should be used - or calls to
		rand() should be protected using a critical section. */
		vTaskDelay( rand() & 0XF );
 80009de:	f005 fba1 	bl	8006124 <rand>
 80009e2:	4603      	mov	r3, r0
 80009e4:	f003 030f 	and.w	r3, r3, #15
 80009e8:	4618      	mov	r0, r3
 80009ea:	f003 fc83 	bl	80042f4 <vTaskDelay>
		prvNewPrintString( pcStringToPrint );
 80009ee:	bf00      	nop
 80009f0:	e7f2      	b.n	80009d8 <prvPrintTask+0xc>
	...

080009f4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	b082      	sub	sp, #8
 80009f8:	af00      	add	r7, sp, #0
 80009fa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	681b      	ldr	r3, [r3, #0]
 8000a00:	4a04      	ldr	r2, [pc, #16]	@ (8000a14 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000a02:	4293      	cmp	r3, r2
 8000a04:	d101      	bne.n	8000a0a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000a06:	f000 fa3f 	bl	8000e88 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000a0a:	bf00      	nop
 8000a0c:	3708      	adds	r7, #8
 8000a0e:	46bd      	mov	sp, r7
 8000a10:	bd80      	pop	{r7, pc}
 8000a12:	bf00      	nop
 8000a14:	40001000 	.word	0x40001000

08000a18 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a18:	b480      	push	{r7}
 8000a1a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a1c:	b672      	cpsid	i
}
 8000a1e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a20:	bf00      	nop
 8000a22:	e7fd      	b.n	8000a20 <Error_Handler+0x8>

08000a24 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a24:	b480      	push	{r7}
 8000a26:	b083      	sub	sp, #12
 8000a28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000a2a:	4b0f      	ldr	r3, [pc, #60]	@ (8000a68 <HAL_MspInit+0x44>)
 8000a2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a2e:	4a0e      	ldr	r2, [pc, #56]	@ (8000a68 <HAL_MspInit+0x44>)
 8000a30:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a34:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a36:	4b0c      	ldr	r3, [pc, #48]	@ (8000a68 <HAL_MspInit+0x44>)
 8000a38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a3a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a3e:	607b      	str	r3, [r7, #4]
 8000a40:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a42:	4b09      	ldr	r3, [pc, #36]	@ (8000a68 <HAL_MspInit+0x44>)
 8000a44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a46:	4a08      	ldr	r2, [pc, #32]	@ (8000a68 <HAL_MspInit+0x44>)
 8000a48:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000a4c:	6453      	str	r3, [r2, #68]	@ 0x44
 8000a4e:	4b06      	ldr	r3, [pc, #24]	@ (8000a68 <HAL_MspInit+0x44>)
 8000a50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a52:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000a56:	603b      	str	r3, [r7, #0]
 8000a58:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a5a:	bf00      	nop
 8000a5c:	370c      	adds	r7, #12
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a64:	4770      	bx	lr
 8000a66:	bf00      	nop
 8000a68:	40023800 	.word	0x40023800

08000a6c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	b0ae      	sub	sp, #184	@ 0xb8
 8000a70:	af00      	add	r7, sp, #0
 8000a72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a74:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000a78:	2200      	movs	r2, #0
 8000a7a:	601a      	str	r2, [r3, #0]
 8000a7c:	605a      	str	r2, [r3, #4]
 8000a7e:	609a      	str	r2, [r3, #8]
 8000a80:	60da      	str	r2, [r3, #12]
 8000a82:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000a84:	f107 0314 	add.w	r3, r7, #20
 8000a88:	2290      	movs	r2, #144	@ 0x90
 8000a8a:	2100      	movs	r1, #0
 8000a8c:	4618      	mov	r0, r3
 8000a8e:	f005 fcac 	bl	80063ea <memset>
  if(huart->Instance==USART3)
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	681b      	ldr	r3, [r3, #0]
 8000a96:	4a22      	ldr	r2, [pc, #136]	@ (8000b20 <HAL_UART_MspInit+0xb4>)
 8000a98:	4293      	cmp	r3, r2
 8000a9a:	d13c      	bne.n	8000b16 <HAL_UART_MspInit+0xaa>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000a9c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000aa0:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000aa6:	f107 0314 	add.w	r3, r7, #20
 8000aaa:	4618      	mov	r0, r3
 8000aac:	f001 f9b8 	bl	8001e20 <HAL_RCCEx_PeriphCLKConfig>
 8000ab0:	4603      	mov	r3, r0
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d001      	beq.n	8000aba <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000ab6:	f7ff ffaf 	bl	8000a18 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000aba:	4b1a      	ldr	r3, [pc, #104]	@ (8000b24 <HAL_UART_MspInit+0xb8>)
 8000abc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000abe:	4a19      	ldr	r2, [pc, #100]	@ (8000b24 <HAL_UART_MspInit+0xb8>)
 8000ac0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000ac4:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ac6:	4b17      	ldr	r3, [pc, #92]	@ (8000b24 <HAL_UART_MspInit+0xb8>)
 8000ac8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000aca:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000ace:	613b      	str	r3, [r7, #16]
 8000ad0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ad2:	4b14      	ldr	r3, [pc, #80]	@ (8000b24 <HAL_UART_MspInit+0xb8>)
 8000ad4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ad6:	4a13      	ldr	r2, [pc, #76]	@ (8000b24 <HAL_UART_MspInit+0xb8>)
 8000ad8:	f043 0308 	orr.w	r3, r3, #8
 8000adc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ade:	4b11      	ldr	r3, [pc, #68]	@ (8000b24 <HAL_UART_MspInit+0xb8>)
 8000ae0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ae2:	f003 0308 	and.w	r3, r3, #8
 8000ae6:	60fb      	str	r3, [r7, #12]
 8000ae8:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8000aea:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000aee:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000af2:	2302      	movs	r3, #2
 8000af4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000af8:	2300      	movs	r3, #0
 8000afa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000afe:	2303      	movs	r3, #3
 8000b00:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000b04:	2307      	movs	r3, #7
 8000b06:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000b0a:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000b0e:	4619      	mov	r1, r3
 8000b10:	4805      	ldr	r0, [pc, #20]	@ (8000b28 <HAL_UART_MspInit+0xbc>)
 8000b12:	f000 fabb 	bl	800108c <HAL_GPIO_Init>

  /* USER CODE END USART3_MspInit 1 */

  }

}
 8000b16:	bf00      	nop
 8000b18:	37b8      	adds	r7, #184	@ 0xb8
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	bd80      	pop	{r7, pc}
 8000b1e:	bf00      	nop
 8000b20:	40004800 	.word	0x40004800
 8000b24:	40023800 	.word	0x40023800
 8000b28:	40020c00 	.word	0x40020c00

08000b2c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b08e      	sub	sp, #56	@ 0x38
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000b34:	2300      	movs	r3, #0
 8000b36:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000b38:	2300      	movs	r3, #0
 8000b3a:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000b3c:	4b33      	ldr	r3, [pc, #204]	@ (8000c0c <HAL_InitTick+0xe0>)
 8000b3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b40:	4a32      	ldr	r2, [pc, #200]	@ (8000c0c <HAL_InitTick+0xe0>)
 8000b42:	f043 0310 	orr.w	r3, r3, #16
 8000b46:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b48:	4b30      	ldr	r3, [pc, #192]	@ (8000c0c <HAL_InitTick+0xe0>)
 8000b4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b4c:	f003 0310 	and.w	r3, r3, #16
 8000b50:	60fb      	str	r3, [r7, #12]
 8000b52:	68fb      	ldr	r3, [r7, #12]

/* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000b54:	f107 0210 	add.w	r2, r7, #16
 8000b58:	f107 0314 	add.w	r3, r7, #20
 8000b5c:	4611      	mov	r1, r2
 8000b5e:	4618      	mov	r0, r3
 8000b60:	f001 f92c 	bl	8001dbc <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000b64:	6a3b      	ldr	r3, [r7, #32]
 8000b66:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000b68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d103      	bne.n	8000b76 <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000b6e:	f001 f8fd 	bl	8001d6c <HAL_RCC_GetPCLK1Freq>
 8000b72:	6378      	str	r0, [r7, #52]	@ 0x34
 8000b74:	e004      	b.n	8000b80 <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000b76:	f001 f8f9 	bl	8001d6c <HAL_RCC_GetPCLK1Freq>
 8000b7a:	4603      	mov	r3, r0
 8000b7c:	005b      	lsls	r3, r3, #1
 8000b7e:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000b80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000b82:	4a23      	ldr	r2, [pc, #140]	@ (8000c10 <HAL_InitTick+0xe4>)
 8000b84:	fba2 2303 	umull	r2, r3, r2, r3
 8000b88:	0c9b      	lsrs	r3, r3, #18
 8000b8a:	3b01      	subs	r3, #1
 8000b8c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000b8e:	4b21      	ldr	r3, [pc, #132]	@ (8000c14 <HAL_InitTick+0xe8>)
 8000b90:	4a21      	ldr	r2, [pc, #132]	@ (8000c18 <HAL_InitTick+0xec>)
 8000b92:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000b94:	4b1f      	ldr	r3, [pc, #124]	@ (8000c14 <HAL_InitTick+0xe8>)
 8000b96:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000b9a:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000b9c:	4a1d      	ldr	r2, [pc, #116]	@ (8000c14 <HAL_InitTick+0xe8>)
 8000b9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000ba0:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000ba2:	4b1c      	ldr	r3, [pc, #112]	@ (8000c14 <HAL_InitTick+0xe8>)
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ba8:	4b1a      	ldr	r3, [pc, #104]	@ (8000c14 <HAL_InitTick+0xe8>)
 8000baa:	2200      	movs	r2, #0
 8000bac:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000bae:	4b19      	ldr	r3, [pc, #100]	@ (8000c14 <HAL_InitTick+0xe8>)
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8000bb4:	4817      	ldr	r0, [pc, #92]	@ (8000c14 <HAL_InitTick+0xe8>)
 8000bb6:	f001 fd5b 	bl	8002670 <HAL_TIM_Base_Init>
 8000bba:	4603      	mov	r3, r0
 8000bbc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8000bc0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d11b      	bne.n	8000c00 <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000bc8:	4812      	ldr	r0, [pc, #72]	@ (8000c14 <HAL_InitTick+0xe8>)
 8000bca:	f001 fdb3 	bl	8002734 <HAL_TIM_Base_Start_IT>
 8000bce:	4603      	mov	r3, r0
 8000bd0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8000bd4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d111      	bne.n	8000c00 <HAL_InitTick+0xd4>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000bdc:	2036      	movs	r0, #54	@ 0x36
 8000bde:	f000 fa47 	bl	8001070 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	2b0f      	cmp	r3, #15
 8000be6:	d808      	bhi.n	8000bfa <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000be8:	2200      	movs	r2, #0
 8000bea:	6879      	ldr	r1, [r7, #4]
 8000bec:	2036      	movs	r0, #54	@ 0x36
 8000bee:	f000 fa23 	bl	8001038 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000bf2:	4a0a      	ldr	r2, [pc, #40]	@ (8000c1c <HAL_InitTick+0xf0>)
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	6013      	str	r3, [r2, #0]
 8000bf8:	e002      	b.n	8000c00 <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 8000bfa:	2301      	movs	r3, #1
 8000bfc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000c00:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8000c04:	4618      	mov	r0, r3
 8000c06:	3738      	adds	r7, #56	@ 0x38
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	bd80      	pop	{r7, pc}
 8000c0c:	40023800 	.word	0x40023800
 8000c10:	431bde83 	.word	0x431bde83
 8000c14:	20000260 	.word	0x20000260
 8000c18:	40001000 	.word	0x40001000
 8000c1c:	20000004 	.word	0x20000004

08000c20 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c20:	b480      	push	{r7}
 8000c22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000c24:	bf00      	nop
 8000c26:	e7fd      	b.n	8000c24 <NMI_Handler+0x4>

08000c28 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c28:	b480      	push	{r7}
 8000c2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c2c:	bf00      	nop
 8000c2e:	e7fd      	b.n	8000c2c <HardFault_Handler+0x4>

08000c30 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c30:	b480      	push	{r7}
 8000c32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c34:	bf00      	nop
 8000c36:	e7fd      	b.n	8000c34 <MemManage_Handler+0x4>

08000c38 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c38:	b480      	push	{r7}
 8000c3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c3c:	bf00      	nop
 8000c3e:	e7fd      	b.n	8000c3c <BusFault_Handler+0x4>

08000c40 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c40:	b480      	push	{r7}
 8000c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c44:	bf00      	nop
 8000c46:	e7fd      	b.n	8000c44 <UsageFault_Handler+0x4>

08000c48 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c48:	b480      	push	{r7}
 8000c4a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c4c:	bf00      	nop
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c54:	4770      	bx	lr
	...

08000c58 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000c5c:	4802      	ldr	r0, [pc, #8]	@ (8000c68 <TIM6_DAC_IRQHandler+0x10>)
 8000c5e:	f001 fde1 	bl	8002824 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000c62:	bf00      	nop
 8000c64:	bd80      	pop	{r7, pc}
 8000c66:	bf00      	nop
 8000c68:	20000260 	.word	0x20000260

08000c6c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000c6c:	b480      	push	{r7}
 8000c6e:	af00      	add	r7, sp, #0
  return 1;
 8000c70:	2301      	movs	r3, #1
}
 8000c72:	4618      	mov	r0, r3
 8000c74:	46bd      	mov	sp, r7
 8000c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c7a:	4770      	bx	lr

08000c7c <_kill>:

int _kill(int pid, int sig)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	b082      	sub	sp, #8
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	6078      	str	r0, [r7, #4]
 8000c84:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000c86:	f005 fbff 	bl	8006488 <__errno>
 8000c8a:	4603      	mov	r3, r0
 8000c8c:	2216      	movs	r2, #22
 8000c8e:	601a      	str	r2, [r3, #0]
  return -1;
 8000c90:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000c94:	4618      	mov	r0, r3
 8000c96:	3708      	adds	r7, #8
 8000c98:	46bd      	mov	sp, r7
 8000c9a:	bd80      	pop	{r7, pc}

08000c9c <_exit>:

void _exit (int status)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	b082      	sub	sp, #8
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000ca4:	f04f 31ff 	mov.w	r1, #4294967295
 8000ca8:	6878      	ldr	r0, [r7, #4]
 8000caa:	f7ff ffe7 	bl	8000c7c <_kill>
  while (1) {}    /* Make sure we hang here */
 8000cae:	bf00      	nop
 8000cb0:	e7fd      	b.n	8000cae <_exit+0x12>

08000cb2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000cb2:	b580      	push	{r7, lr}
 8000cb4:	b086      	sub	sp, #24
 8000cb6:	af00      	add	r7, sp, #0
 8000cb8:	60f8      	str	r0, [r7, #12]
 8000cba:	60b9      	str	r1, [r7, #8]
 8000cbc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	617b      	str	r3, [r7, #20]
 8000cc2:	e00a      	b.n	8000cda <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000cc4:	f3af 8000 	nop.w
 8000cc8:	4601      	mov	r1, r0
 8000cca:	68bb      	ldr	r3, [r7, #8]
 8000ccc:	1c5a      	adds	r2, r3, #1
 8000cce:	60ba      	str	r2, [r7, #8]
 8000cd0:	b2ca      	uxtb	r2, r1
 8000cd2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000cd4:	697b      	ldr	r3, [r7, #20]
 8000cd6:	3301      	adds	r3, #1
 8000cd8:	617b      	str	r3, [r7, #20]
 8000cda:	697a      	ldr	r2, [r7, #20]
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	429a      	cmp	r2, r3
 8000ce0:	dbf0      	blt.n	8000cc4 <_read+0x12>
  }

  return len;
 8000ce2:	687b      	ldr	r3, [r7, #4]
}
 8000ce4:	4618      	mov	r0, r3
 8000ce6:	3718      	adds	r7, #24
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	bd80      	pop	{r7, pc}

08000cec <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	b086      	sub	sp, #24
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	60f8      	str	r0, [r7, #12]
 8000cf4:	60b9      	str	r1, [r7, #8]
 8000cf6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	617b      	str	r3, [r7, #20]
 8000cfc:	e009      	b.n	8000d12 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000cfe:	68bb      	ldr	r3, [r7, #8]
 8000d00:	1c5a      	adds	r2, r3, #1
 8000d02:	60ba      	str	r2, [r7, #8]
 8000d04:	781b      	ldrb	r3, [r3, #0]
 8000d06:	4618      	mov	r0, r3
 8000d08:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d0c:	697b      	ldr	r3, [r7, #20]
 8000d0e:	3301      	adds	r3, #1
 8000d10:	617b      	str	r3, [r7, #20]
 8000d12:	697a      	ldr	r2, [r7, #20]
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	429a      	cmp	r2, r3
 8000d18:	dbf1      	blt.n	8000cfe <_write+0x12>
  }
  return len;
 8000d1a:	687b      	ldr	r3, [r7, #4]
}
 8000d1c:	4618      	mov	r0, r3
 8000d1e:	3718      	adds	r7, #24
 8000d20:	46bd      	mov	sp, r7
 8000d22:	bd80      	pop	{r7, pc}

08000d24 <_close>:

int _close(int file)
{
 8000d24:	b480      	push	{r7}
 8000d26:	b083      	sub	sp, #12
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000d2c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000d30:	4618      	mov	r0, r3
 8000d32:	370c      	adds	r7, #12
 8000d34:	46bd      	mov	sp, r7
 8000d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d3a:	4770      	bx	lr

08000d3c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000d3c:	b480      	push	{r7}
 8000d3e:	b083      	sub	sp, #12
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	6078      	str	r0, [r7, #4]
 8000d44:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000d46:	683b      	ldr	r3, [r7, #0]
 8000d48:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000d4c:	605a      	str	r2, [r3, #4]
  return 0;
 8000d4e:	2300      	movs	r3, #0
}
 8000d50:	4618      	mov	r0, r3
 8000d52:	370c      	adds	r7, #12
 8000d54:	46bd      	mov	sp, r7
 8000d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d5a:	4770      	bx	lr

08000d5c <_isatty>:

int _isatty(int file)
{
 8000d5c:	b480      	push	{r7}
 8000d5e:	b083      	sub	sp, #12
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000d64:	2301      	movs	r3, #1
}
 8000d66:	4618      	mov	r0, r3
 8000d68:	370c      	adds	r7, #12
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d70:	4770      	bx	lr

08000d72 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000d72:	b480      	push	{r7}
 8000d74:	b085      	sub	sp, #20
 8000d76:	af00      	add	r7, sp, #0
 8000d78:	60f8      	str	r0, [r7, #12]
 8000d7a:	60b9      	str	r1, [r7, #8]
 8000d7c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000d7e:	2300      	movs	r3, #0
}
 8000d80:	4618      	mov	r0, r3
 8000d82:	3714      	adds	r7, #20
 8000d84:	46bd      	mov	sp, r7
 8000d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d8a:	4770      	bx	lr

08000d8c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b086      	sub	sp, #24
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d94:	4a14      	ldr	r2, [pc, #80]	@ (8000de8 <_sbrk+0x5c>)
 8000d96:	4b15      	ldr	r3, [pc, #84]	@ (8000dec <_sbrk+0x60>)
 8000d98:	1ad3      	subs	r3, r2, r3
 8000d9a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d9c:	697b      	ldr	r3, [r7, #20]
 8000d9e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000da0:	4b13      	ldr	r3, [pc, #76]	@ (8000df0 <_sbrk+0x64>)
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d102      	bne.n	8000dae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000da8:	4b11      	ldr	r3, [pc, #68]	@ (8000df0 <_sbrk+0x64>)
 8000daa:	4a12      	ldr	r2, [pc, #72]	@ (8000df4 <_sbrk+0x68>)
 8000dac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000dae:	4b10      	ldr	r3, [pc, #64]	@ (8000df0 <_sbrk+0x64>)
 8000db0:	681a      	ldr	r2, [r3, #0]
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	4413      	add	r3, r2
 8000db6:	693a      	ldr	r2, [r7, #16]
 8000db8:	429a      	cmp	r2, r3
 8000dba:	d207      	bcs.n	8000dcc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000dbc:	f005 fb64 	bl	8006488 <__errno>
 8000dc0:	4603      	mov	r3, r0
 8000dc2:	220c      	movs	r2, #12
 8000dc4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000dc6:	f04f 33ff 	mov.w	r3, #4294967295
 8000dca:	e009      	b.n	8000de0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000dcc:	4b08      	ldr	r3, [pc, #32]	@ (8000df0 <_sbrk+0x64>)
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000dd2:	4b07      	ldr	r3, [pc, #28]	@ (8000df0 <_sbrk+0x64>)
 8000dd4:	681a      	ldr	r2, [r3, #0]
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	4413      	add	r3, r2
 8000dda:	4a05      	ldr	r2, [pc, #20]	@ (8000df0 <_sbrk+0x64>)
 8000ddc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000dde:	68fb      	ldr	r3, [r7, #12]
}
 8000de0:	4618      	mov	r0, r3
 8000de2:	3718      	adds	r7, #24
 8000de4:	46bd      	mov	sp, r7
 8000de6:	bd80      	pop	{r7, pc}
 8000de8:	20080000 	.word	0x20080000
 8000dec:	00000400 	.word	0x00000400
 8000df0:	200002ac 	.word	0x200002ac
 8000df4:	2000bda8 	.word	0x2000bda8

08000df8 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000df8:	b480      	push	{r7}
 8000dfa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000dfc:	4b06      	ldr	r3, [pc, #24]	@ (8000e18 <SystemInit+0x20>)
 8000dfe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000e02:	4a05      	ldr	r2, [pc, #20]	@ (8000e18 <SystemInit+0x20>)
 8000e04:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000e08:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e0c:	bf00      	nop
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e14:	4770      	bx	lr
 8000e16:	bf00      	nop
 8000e18:	e000ed00 	.word	0xe000ed00

08000e1c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000e1c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000e54 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000e20:	f7ff ffea 	bl	8000df8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000e24:	480c      	ldr	r0, [pc, #48]	@ (8000e58 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000e26:	490d      	ldr	r1, [pc, #52]	@ (8000e5c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000e28:	4a0d      	ldr	r2, [pc, #52]	@ (8000e60 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000e2a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e2c:	e002      	b.n	8000e34 <LoopCopyDataInit>

08000e2e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e2e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e30:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e32:	3304      	adds	r3, #4

08000e34 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e34:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e36:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e38:	d3f9      	bcc.n	8000e2e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e3a:	4a0a      	ldr	r2, [pc, #40]	@ (8000e64 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000e3c:	4c0a      	ldr	r4, [pc, #40]	@ (8000e68 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000e3e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e40:	e001      	b.n	8000e46 <LoopFillZerobss>

08000e42 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e42:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e44:	3204      	adds	r2, #4

08000e46 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e46:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e48:	d3fb      	bcc.n	8000e42 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000e4a:	f005 fb23 	bl	8006494 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000e4e:	f7ff fbc7 	bl	80005e0 <main>
  bx  lr    
 8000e52:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000e54:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8000e58:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e5c:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000e60:	0800767c 	.word	0x0800767c
  ldr r2, =_sbss
 8000e64:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000e68:	2000bda4 	.word	0x2000bda4

08000e6c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000e6c:	e7fe      	b.n	8000e6c <ADC_IRQHandler>

08000e6e <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e6e:	b580      	push	{r7, lr}
 8000e70:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e72:	2003      	movs	r0, #3
 8000e74:	f000 f8d5 	bl	8001022 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e78:	200f      	movs	r0, #15
 8000e7a:	f7ff fe57 	bl	8000b2c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e7e:	f7ff fdd1 	bl	8000a24 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e82:	2300      	movs	r3, #0
}
 8000e84:	4618      	mov	r0, r3
 8000e86:	bd80      	pop	{r7, pc}

08000e88 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e88:	b480      	push	{r7}
 8000e8a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e8c:	4b06      	ldr	r3, [pc, #24]	@ (8000ea8 <HAL_IncTick+0x20>)
 8000e8e:	781b      	ldrb	r3, [r3, #0]
 8000e90:	461a      	mov	r2, r3
 8000e92:	4b06      	ldr	r3, [pc, #24]	@ (8000eac <HAL_IncTick+0x24>)
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	4413      	add	r3, r2
 8000e98:	4a04      	ldr	r2, [pc, #16]	@ (8000eac <HAL_IncTick+0x24>)
 8000e9a:	6013      	str	r3, [r2, #0]
}
 8000e9c:	bf00      	nop
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea4:	4770      	bx	lr
 8000ea6:	bf00      	nop
 8000ea8:	20000008 	.word	0x20000008
 8000eac:	200002b0 	.word	0x200002b0

08000eb0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	af00      	add	r7, sp, #0
  return uwTick;
 8000eb4:	4b03      	ldr	r3, [pc, #12]	@ (8000ec4 <HAL_GetTick+0x14>)
 8000eb6:	681b      	ldr	r3, [r3, #0]
}
 8000eb8:	4618      	mov	r0, r3
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec0:	4770      	bx	lr
 8000ec2:	bf00      	nop
 8000ec4:	200002b0 	.word	0x200002b0

08000ec8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ec8:	b480      	push	{r7}
 8000eca:	b085      	sub	sp, #20
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	f003 0307 	and.w	r3, r3, #7
 8000ed6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ed8:	4b0b      	ldr	r3, [pc, #44]	@ (8000f08 <__NVIC_SetPriorityGrouping+0x40>)
 8000eda:	68db      	ldr	r3, [r3, #12]
 8000edc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ede:	68ba      	ldr	r2, [r7, #8]
 8000ee0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000ee4:	4013      	ands	r3, r2
 8000ee6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ee8:	68fb      	ldr	r3, [r7, #12]
 8000eea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000eec:	68bb      	ldr	r3, [r7, #8]
 8000eee:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000ef0:	4b06      	ldr	r3, [pc, #24]	@ (8000f0c <__NVIC_SetPriorityGrouping+0x44>)
 8000ef2:	4313      	orrs	r3, r2
 8000ef4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ef6:	4a04      	ldr	r2, [pc, #16]	@ (8000f08 <__NVIC_SetPriorityGrouping+0x40>)
 8000ef8:	68bb      	ldr	r3, [r7, #8]
 8000efa:	60d3      	str	r3, [r2, #12]
}
 8000efc:	bf00      	nop
 8000efe:	3714      	adds	r7, #20
 8000f00:	46bd      	mov	sp, r7
 8000f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f06:	4770      	bx	lr
 8000f08:	e000ed00 	.word	0xe000ed00
 8000f0c:	05fa0000 	.word	0x05fa0000

08000f10 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f10:	b480      	push	{r7}
 8000f12:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f14:	4b04      	ldr	r3, [pc, #16]	@ (8000f28 <__NVIC_GetPriorityGrouping+0x18>)
 8000f16:	68db      	ldr	r3, [r3, #12]
 8000f18:	0a1b      	lsrs	r3, r3, #8
 8000f1a:	f003 0307 	and.w	r3, r3, #7
}
 8000f1e:	4618      	mov	r0, r3
 8000f20:	46bd      	mov	sp, r7
 8000f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f26:	4770      	bx	lr
 8000f28:	e000ed00 	.word	0xe000ed00

08000f2c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f2c:	b480      	push	{r7}
 8000f2e:	b083      	sub	sp, #12
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	4603      	mov	r3, r0
 8000f34:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	db0b      	blt.n	8000f56 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f3e:	79fb      	ldrb	r3, [r7, #7]
 8000f40:	f003 021f 	and.w	r2, r3, #31
 8000f44:	4907      	ldr	r1, [pc, #28]	@ (8000f64 <__NVIC_EnableIRQ+0x38>)
 8000f46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f4a:	095b      	lsrs	r3, r3, #5
 8000f4c:	2001      	movs	r0, #1
 8000f4e:	fa00 f202 	lsl.w	r2, r0, r2
 8000f52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000f56:	bf00      	nop
 8000f58:	370c      	adds	r7, #12
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f60:	4770      	bx	lr
 8000f62:	bf00      	nop
 8000f64:	e000e100 	.word	0xe000e100

08000f68 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f68:	b480      	push	{r7}
 8000f6a:	b083      	sub	sp, #12
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	4603      	mov	r3, r0
 8000f70:	6039      	str	r1, [r7, #0]
 8000f72:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	db0a      	blt.n	8000f92 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f7c:	683b      	ldr	r3, [r7, #0]
 8000f7e:	b2da      	uxtb	r2, r3
 8000f80:	490c      	ldr	r1, [pc, #48]	@ (8000fb4 <__NVIC_SetPriority+0x4c>)
 8000f82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f86:	0112      	lsls	r2, r2, #4
 8000f88:	b2d2      	uxtb	r2, r2
 8000f8a:	440b      	add	r3, r1
 8000f8c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f90:	e00a      	b.n	8000fa8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f92:	683b      	ldr	r3, [r7, #0]
 8000f94:	b2da      	uxtb	r2, r3
 8000f96:	4908      	ldr	r1, [pc, #32]	@ (8000fb8 <__NVIC_SetPriority+0x50>)
 8000f98:	79fb      	ldrb	r3, [r7, #7]
 8000f9a:	f003 030f 	and.w	r3, r3, #15
 8000f9e:	3b04      	subs	r3, #4
 8000fa0:	0112      	lsls	r2, r2, #4
 8000fa2:	b2d2      	uxtb	r2, r2
 8000fa4:	440b      	add	r3, r1
 8000fa6:	761a      	strb	r2, [r3, #24]
}
 8000fa8:	bf00      	nop
 8000faa:	370c      	adds	r7, #12
 8000fac:	46bd      	mov	sp, r7
 8000fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb2:	4770      	bx	lr
 8000fb4:	e000e100 	.word	0xe000e100
 8000fb8:	e000ed00 	.word	0xe000ed00

08000fbc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fbc:	b480      	push	{r7}
 8000fbe:	b089      	sub	sp, #36	@ 0x24
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	60f8      	str	r0, [r7, #12]
 8000fc4:	60b9      	str	r1, [r7, #8]
 8000fc6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000fc8:	68fb      	ldr	r3, [r7, #12]
 8000fca:	f003 0307 	and.w	r3, r3, #7
 8000fce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000fd0:	69fb      	ldr	r3, [r7, #28]
 8000fd2:	f1c3 0307 	rsb	r3, r3, #7
 8000fd6:	2b04      	cmp	r3, #4
 8000fd8:	bf28      	it	cs
 8000fda:	2304      	movcs	r3, #4
 8000fdc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000fde:	69fb      	ldr	r3, [r7, #28]
 8000fe0:	3304      	adds	r3, #4
 8000fe2:	2b06      	cmp	r3, #6
 8000fe4:	d902      	bls.n	8000fec <NVIC_EncodePriority+0x30>
 8000fe6:	69fb      	ldr	r3, [r7, #28]
 8000fe8:	3b03      	subs	r3, #3
 8000fea:	e000      	b.n	8000fee <NVIC_EncodePriority+0x32>
 8000fec:	2300      	movs	r3, #0
 8000fee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ff0:	f04f 32ff 	mov.w	r2, #4294967295
 8000ff4:	69bb      	ldr	r3, [r7, #24]
 8000ff6:	fa02 f303 	lsl.w	r3, r2, r3
 8000ffa:	43da      	mvns	r2, r3
 8000ffc:	68bb      	ldr	r3, [r7, #8]
 8000ffe:	401a      	ands	r2, r3
 8001000:	697b      	ldr	r3, [r7, #20]
 8001002:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001004:	f04f 31ff 	mov.w	r1, #4294967295
 8001008:	697b      	ldr	r3, [r7, #20]
 800100a:	fa01 f303 	lsl.w	r3, r1, r3
 800100e:	43d9      	mvns	r1, r3
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001014:	4313      	orrs	r3, r2
         );
}
 8001016:	4618      	mov	r0, r3
 8001018:	3724      	adds	r7, #36	@ 0x24
 800101a:	46bd      	mov	sp, r7
 800101c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001020:	4770      	bx	lr

08001022 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001022:	b580      	push	{r7, lr}
 8001024:	b082      	sub	sp, #8
 8001026:	af00      	add	r7, sp, #0
 8001028:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800102a:	6878      	ldr	r0, [r7, #4]
 800102c:	f7ff ff4c 	bl	8000ec8 <__NVIC_SetPriorityGrouping>
}
 8001030:	bf00      	nop
 8001032:	3708      	adds	r7, #8
 8001034:	46bd      	mov	sp, r7
 8001036:	bd80      	pop	{r7, pc}

08001038 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001038:	b580      	push	{r7, lr}
 800103a:	b086      	sub	sp, #24
 800103c:	af00      	add	r7, sp, #0
 800103e:	4603      	mov	r3, r0
 8001040:	60b9      	str	r1, [r7, #8]
 8001042:	607a      	str	r2, [r7, #4]
 8001044:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001046:	2300      	movs	r3, #0
 8001048:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800104a:	f7ff ff61 	bl	8000f10 <__NVIC_GetPriorityGrouping>
 800104e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001050:	687a      	ldr	r2, [r7, #4]
 8001052:	68b9      	ldr	r1, [r7, #8]
 8001054:	6978      	ldr	r0, [r7, #20]
 8001056:	f7ff ffb1 	bl	8000fbc <NVIC_EncodePriority>
 800105a:	4602      	mov	r2, r0
 800105c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001060:	4611      	mov	r1, r2
 8001062:	4618      	mov	r0, r3
 8001064:	f7ff ff80 	bl	8000f68 <__NVIC_SetPriority>
}
 8001068:	bf00      	nop
 800106a:	3718      	adds	r7, #24
 800106c:	46bd      	mov	sp, r7
 800106e:	bd80      	pop	{r7, pc}

08001070 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b082      	sub	sp, #8
 8001074:	af00      	add	r7, sp, #0
 8001076:	4603      	mov	r3, r0
 8001078:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800107a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800107e:	4618      	mov	r0, r3
 8001080:	f7ff ff54 	bl	8000f2c <__NVIC_EnableIRQ>
}
 8001084:	bf00      	nop
 8001086:	3708      	adds	r7, #8
 8001088:	46bd      	mov	sp, r7
 800108a:	bd80      	pop	{r7, pc}

0800108c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800108c:	b480      	push	{r7}
 800108e:	b089      	sub	sp, #36	@ 0x24
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
 8001094:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8001096:	2300      	movs	r3, #0
 8001098:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800109a:	2300      	movs	r3, #0
 800109c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800109e:	2300      	movs	r3, #0
 80010a0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80010a2:	2300      	movs	r3, #0
 80010a4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 80010a6:	2300      	movs	r3, #0
 80010a8:	61fb      	str	r3, [r7, #28]
 80010aa:	e175      	b.n	8001398 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80010ac:	2201      	movs	r2, #1
 80010ae:	69fb      	ldr	r3, [r7, #28]
 80010b0:	fa02 f303 	lsl.w	r3, r2, r3
 80010b4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80010b6:	683b      	ldr	r3, [r7, #0]
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	697a      	ldr	r2, [r7, #20]
 80010bc:	4013      	ands	r3, r2
 80010be:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 80010c0:	693a      	ldr	r2, [r7, #16]
 80010c2:	697b      	ldr	r3, [r7, #20]
 80010c4:	429a      	cmp	r2, r3
 80010c6:	f040 8164 	bne.w	8001392 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80010ca:	683b      	ldr	r3, [r7, #0]
 80010cc:	685b      	ldr	r3, [r3, #4]
 80010ce:	f003 0303 	and.w	r3, r3, #3
 80010d2:	2b01      	cmp	r3, #1
 80010d4:	d005      	beq.n	80010e2 <HAL_GPIO_Init+0x56>
 80010d6:	683b      	ldr	r3, [r7, #0]
 80010d8:	685b      	ldr	r3, [r3, #4]
 80010da:	f003 0303 	and.w	r3, r3, #3
 80010de:	2b02      	cmp	r3, #2
 80010e0:	d130      	bne.n	8001144 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	689b      	ldr	r3, [r3, #8]
 80010e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80010e8:	69fb      	ldr	r3, [r7, #28]
 80010ea:	005b      	lsls	r3, r3, #1
 80010ec:	2203      	movs	r2, #3
 80010ee:	fa02 f303 	lsl.w	r3, r2, r3
 80010f2:	43db      	mvns	r3, r3
 80010f4:	69ba      	ldr	r2, [r7, #24]
 80010f6:	4013      	ands	r3, r2
 80010f8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80010fa:	683b      	ldr	r3, [r7, #0]
 80010fc:	68da      	ldr	r2, [r3, #12]
 80010fe:	69fb      	ldr	r3, [r7, #28]
 8001100:	005b      	lsls	r3, r3, #1
 8001102:	fa02 f303 	lsl.w	r3, r2, r3
 8001106:	69ba      	ldr	r2, [r7, #24]
 8001108:	4313      	orrs	r3, r2
 800110a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	69ba      	ldr	r2, [r7, #24]
 8001110:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	685b      	ldr	r3, [r3, #4]
 8001116:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001118:	2201      	movs	r2, #1
 800111a:	69fb      	ldr	r3, [r7, #28]
 800111c:	fa02 f303 	lsl.w	r3, r2, r3
 8001120:	43db      	mvns	r3, r3
 8001122:	69ba      	ldr	r2, [r7, #24]
 8001124:	4013      	ands	r3, r2
 8001126:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001128:	683b      	ldr	r3, [r7, #0]
 800112a:	685b      	ldr	r3, [r3, #4]
 800112c:	091b      	lsrs	r3, r3, #4
 800112e:	f003 0201 	and.w	r2, r3, #1
 8001132:	69fb      	ldr	r3, [r7, #28]
 8001134:	fa02 f303 	lsl.w	r3, r2, r3
 8001138:	69ba      	ldr	r2, [r7, #24]
 800113a:	4313      	orrs	r3, r2
 800113c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	69ba      	ldr	r2, [r7, #24]
 8001142:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001144:	683b      	ldr	r3, [r7, #0]
 8001146:	685b      	ldr	r3, [r3, #4]
 8001148:	f003 0303 	and.w	r3, r3, #3
 800114c:	2b03      	cmp	r3, #3
 800114e:	d017      	beq.n	8001180 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	68db      	ldr	r3, [r3, #12]
 8001154:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8001156:	69fb      	ldr	r3, [r7, #28]
 8001158:	005b      	lsls	r3, r3, #1
 800115a:	2203      	movs	r2, #3
 800115c:	fa02 f303 	lsl.w	r3, r2, r3
 8001160:	43db      	mvns	r3, r3
 8001162:	69ba      	ldr	r2, [r7, #24]
 8001164:	4013      	ands	r3, r2
 8001166:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8001168:	683b      	ldr	r3, [r7, #0]
 800116a:	689a      	ldr	r2, [r3, #8]
 800116c:	69fb      	ldr	r3, [r7, #28]
 800116e:	005b      	lsls	r3, r3, #1
 8001170:	fa02 f303 	lsl.w	r3, r2, r3
 8001174:	69ba      	ldr	r2, [r7, #24]
 8001176:	4313      	orrs	r3, r2
 8001178:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	69ba      	ldr	r2, [r7, #24]
 800117e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001180:	683b      	ldr	r3, [r7, #0]
 8001182:	685b      	ldr	r3, [r3, #4]
 8001184:	f003 0303 	and.w	r3, r3, #3
 8001188:	2b02      	cmp	r3, #2
 800118a:	d123      	bne.n	80011d4 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 800118c:	69fb      	ldr	r3, [r7, #28]
 800118e:	08da      	lsrs	r2, r3, #3
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	3208      	adds	r2, #8
 8001194:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001198:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800119a:	69fb      	ldr	r3, [r7, #28]
 800119c:	f003 0307 	and.w	r3, r3, #7
 80011a0:	009b      	lsls	r3, r3, #2
 80011a2:	220f      	movs	r2, #15
 80011a4:	fa02 f303 	lsl.w	r3, r2, r3
 80011a8:	43db      	mvns	r3, r3
 80011aa:	69ba      	ldr	r2, [r7, #24]
 80011ac:	4013      	ands	r3, r2
 80011ae:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80011b0:	683b      	ldr	r3, [r7, #0]
 80011b2:	691a      	ldr	r2, [r3, #16]
 80011b4:	69fb      	ldr	r3, [r7, #28]
 80011b6:	f003 0307 	and.w	r3, r3, #7
 80011ba:	009b      	lsls	r3, r3, #2
 80011bc:	fa02 f303 	lsl.w	r3, r2, r3
 80011c0:	69ba      	ldr	r2, [r7, #24]
 80011c2:	4313      	orrs	r3, r2
 80011c4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80011c6:	69fb      	ldr	r3, [r7, #28]
 80011c8:	08da      	lsrs	r2, r3, #3
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	3208      	adds	r2, #8
 80011ce:	69b9      	ldr	r1, [r7, #24]
 80011d0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80011da:	69fb      	ldr	r3, [r7, #28]
 80011dc:	005b      	lsls	r3, r3, #1
 80011de:	2203      	movs	r2, #3
 80011e0:	fa02 f303 	lsl.w	r3, r2, r3
 80011e4:	43db      	mvns	r3, r3
 80011e6:	69ba      	ldr	r2, [r7, #24]
 80011e8:	4013      	ands	r3, r2
 80011ea:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80011ec:	683b      	ldr	r3, [r7, #0]
 80011ee:	685b      	ldr	r3, [r3, #4]
 80011f0:	f003 0203 	and.w	r2, r3, #3
 80011f4:	69fb      	ldr	r3, [r7, #28]
 80011f6:	005b      	lsls	r3, r3, #1
 80011f8:	fa02 f303 	lsl.w	r3, r2, r3
 80011fc:	69ba      	ldr	r2, [r7, #24]
 80011fe:	4313      	orrs	r3, r2
 8001200:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	69ba      	ldr	r2, [r7, #24]
 8001206:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001208:	683b      	ldr	r3, [r7, #0]
 800120a:	685b      	ldr	r3, [r3, #4]
 800120c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001210:	2b00      	cmp	r3, #0
 8001212:	f000 80be 	beq.w	8001392 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001216:	4b66      	ldr	r3, [pc, #408]	@ (80013b0 <HAL_GPIO_Init+0x324>)
 8001218:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800121a:	4a65      	ldr	r2, [pc, #404]	@ (80013b0 <HAL_GPIO_Init+0x324>)
 800121c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001220:	6453      	str	r3, [r2, #68]	@ 0x44
 8001222:	4b63      	ldr	r3, [pc, #396]	@ (80013b0 <HAL_GPIO_Init+0x324>)
 8001224:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001226:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800122a:	60fb      	str	r3, [r7, #12]
 800122c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800122e:	4a61      	ldr	r2, [pc, #388]	@ (80013b4 <HAL_GPIO_Init+0x328>)
 8001230:	69fb      	ldr	r3, [r7, #28]
 8001232:	089b      	lsrs	r3, r3, #2
 8001234:	3302      	adds	r3, #2
 8001236:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800123a:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800123c:	69fb      	ldr	r3, [r7, #28]
 800123e:	f003 0303 	and.w	r3, r3, #3
 8001242:	009b      	lsls	r3, r3, #2
 8001244:	220f      	movs	r2, #15
 8001246:	fa02 f303 	lsl.w	r3, r2, r3
 800124a:	43db      	mvns	r3, r3
 800124c:	69ba      	ldr	r2, [r7, #24]
 800124e:	4013      	ands	r3, r2
 8001250:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	4a58      	ldr	r2, [pc, #352]	@ (80013b8 <HAL_GPIO_Init+0x32c>)
 8001256:	4293      	cmp	r3, r2
 8001258:	d037      	beq.n	80012ca <HAL_GPIO_Init+0x23e>
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	4a57      	ldr	r2, [pc, #348]	@ (80013bc <HAL_GPIO_Init+0x330>)
 800125e:	4293      	cmp	r3, r2
 8001260:	d031      	beq.n	80012c6 <HAL_GPIO_Init+0x23a>
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	4a56      	ldr	r2, [pc, #344]	@ (80013c0 <HAL_GPIO_Init+0x334>)
 8001266:	4293      	cmp	r3, r2
 8001268:	d02b      	beq.n	80012c2 <HAL_GPIO_Init+0x236>
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	4a55      	ldr	r2, [pc, #340]	@ (80013c4 <HAL_GPIO_Init+0x338>)
 800126e:	4293      	cmp	r3, r2
 8001270:	d025      	beq.n	80012be <HAL_GPIO_Init+0x232>
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	4a54      	ldr	r2, [pc, #336]	@ (80013c8 <HAL_GPIO_Init+0x33c>)
 8001276:	4293      	cmp	r3, r2
 8001278:	d01f      	beq.n	80012ba <HAL_GPIO_Init+0x22e>
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	4a53      	ldr	r2, [pc, #332]	@ (80013cc <HAL_GPIO_Init+0x340>)
 800127e:	4293      	cmp	r3, r2
 8001280:	d019      	beq.n	80012b6 <HAL_GPIO_Init+0x22a>
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	4a52      	ldr	r2, [pc, #328]	@ (80013d0 <HAL_GPIO_Init+0x344>)
 8001286:	4293      	cmp	r3, r2
 8001288:	d013      	beq.n	80012b2 <HAL_GPIO_Init+0x226>
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	4a51      	ldr	r2, [pc, #324]	@ (80013d4 <HAL_GPIO_Init+0x348>)
 800128e:	4293      	cmp	r3, r2
 8001290:	d00d      	beq.n	80012ae <HAL_GPIO_Init+0x222>
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	4a50      	ldr	r2, [pc, #320]	@ (80013d8 <HAL_GPIO_Init+0x34c>)
 8001296:	4293      	cmp	r3, r2
 8001298:	d007      	beq.n	80012aa <HAL_GPIO_Init+0x21e>
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	4a4f      	ldr	r2, [pc, #316]	@ (80013dc <HAL_GPIO_Init+0x350>)
 800129e:	4293      	cmp	r3, r2
 80012a0:	d101      	bne.n	80012a6 <HAL_GPIO_Init+0x21a>
 80012a2:	2309      	movs	r3, #9
 80012a4:	e012      	b.n	80012cc <HAL_GPIO_Init+0x240>
 80012a6:	230a      	movs	r3, #10
 80012a8:	e010      	b.n	80012cc <HAL_GPIO_Init+0x240>
 80012aa:	2308      	movs	r3, #8
 80012ac:	e00e      	b.n	80012cc <HAL_GPIO_Init+0x240>
 80012ae:	2307      	movs	r3, #7
 80012b0:	e00c      	b.n	80012cc <HAL_GPIO_Init+0x240>
 80012b2:	2306      	movs	r3, #6
 80012b4:	e00a      	b.n	80012cc <HAL_GPIO_Init+0x240>
 80012b6:	2305      	movs	r3, #5
 80012b8:	e008      	b.n	80012cc <HAL_GPIO_Init+0x240>
 80012ba:	2304      	movs	r3, #4
 80012bc:	e006      	b.n	80012cc <HAL_GPIO_Init+0x240>
 80012be:	2303      	movs	r3, #3
 80012c0:	e004      	b.n	80012cc <HAL_GPIO_Init+0x240>
 80012c2:	2302      	movs	r3, #2
 80012c4:	e002      	b.n	80012cc <HAL_GPIO_Init+0x240>
 80012c6:	2301      	movs	r3, #1
 80012c8:	e000      	b.n	80012cc <HAL_GPIO_Init+0x240>
 80012ca:	2300      	movs	r3, #0
 80012cc:	69fa      	ldr	r2, [r7, #28]
 80012ce:	f002 0203 	and.w	r2, r2, #3
 80012d2:	0092      	lsls	r2, r2, #2
 80012d4:	4093      	lsls	r3, r2
 80012d6:	69ba      	ldr	r2, [r7, #24]
 80012d8:	4313      	orrs	r3, r2
 80012da:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80012dc:	4935      	ldr	r1, [pc, #212]	@ (80013b4 <HAL_GPIO_Init+0x328>)
 80012de:	69fb      	ldr	r3, [r7, #28]
 80012e0:	089b      	lsrs	r3, r3, #2
 80012e2:	3302      	adds	r3, #2
 80012e4:	69ba      	ldr	r2, [r7, #24]
 80012e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80012ea:	4b3d      	ldr	r3, [pc, #244]	@ (80013e0 <HAL_GPIO_Init+0x354>)
 80012ec:	689b      	ldr	r3, [r3, #8]
 80012ee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012f0:	693b      	ldr	r3, [r7, #16]
 80012f2:	43db      	mvns	r3, r3
 80012f4:	69ba      	ldr	r2, [r7, #24]
 80012f6:	4013      	ands	r3, r2
 80012f8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80012fa:	683b      	ldr	r3, [r7, #0]
 80012fc:	685b      	ldr	r3, [r3, #4]
 80012fe:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001302:	2b00      	cmp	r3, #0
 8001304:	d003      	beq.n	800130e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001306:	69ba      	ldr	r2, [r7, #24]
 8001308:	693b      	ldr	r3, [r7, #16]
 800130a:	4313      	orrs	r3, r2
 800130c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800130e:	4a34      	ldr	r2, [pc, #208]	@ (80013e0 <HAL_GPIO_Init+0x354>)
 8001310:	69bb      	ldr	r3, [r7, #24]
 8001312:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001314:	4b32      	ldr	r3, [pc, #200]	@ (80013e0 <HAL_GPIO_Init+0x354>)
 8001316:	68db      	ldr	r3, [r3, #12]
 8001318:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800131a:	693b      	ldr	r3, [r7, #16]
 800131c:	43db      	mvns	r3, r3
 800131e:	69ba      	ldr	r2, [r7, #24]
 8001320:	4013      	ands	r3, r2
 8001322:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001324:	683b      	ldr	r3, [r7, #0]
 8001326:	685b      	ldr	r3, [r3, #4]
 8001328:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800132c:	2b00      	cmp	r3, #0
 800132e:	d003      	beq.n	8001338 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001330:	69ba      	ldr	r2, [r7, #24]
 8001332:	693b      	ldr	r3, [r7, #16]
 8001334:	4313      	orrs	r3, r2
 8001336:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001338:	4a29      	ldr	r2, [pc, #164]	@ (80013e0 <HAL_GPIO_Init+0x354>)
 800133a:	69bb      	ldr	r3, [r7, #24]
 800133c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800133e:	4b28      	ldr	r3, [pc, #160]	@ (80013e0 <HAL_GPIO_Init+0x354>)
 8001340:	685b      	ldr	r3, [r3, #4]
 8001342:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001344:	693b      	ldr	r3, [r7, #16]
 8001346:	43db      	mvns	r3, r3
 8001348:	69ba      	ldr	r2, [r7, #24]
 800134a:	4013      	ands	r3, r2
 800134c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800134e:	683b      	ldr	r3, [r7, #0]
 8001350:	685b      	ldr	r3, [r3, #4]
 8001352:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001356:	2b00      	cmp	r3, #0
 8001358:	d003      	beq.n	8001362 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800135a:	69ba      	ldr	r2, [r7, #24]
 800135c:	693b      	ldr	r3, [r7, #16]
 800135e:	4313      	orrs	r3, r2
 8001360:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001362:	4a1f      	ldr	r2, [pc, #124]	@ (80013e0 <HAL_GPIO_Init+0x354>)
 8001364:	69bb      	ldr	r3, [r7, #24]
 8001366:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001368:	4b1d      	ldr	r3, [pc, #116]	@ (80013e0 <HAL_GPIO_Init+0x354>)
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800136e:	693b      	ldr	r3, [r7, #16]
 8001370:	43db      	mvns	r3, r3
 8001372:	69ba      	ldr	r2, [r7, #24]
 8001374:	4013      	ands	r3, r2
 8001376:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001378:	683b      	ldr	r3, [r7, #0]
 800137a:	685b      	ldr	r3, [r3, #4]
 800137c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001380:	2b00      	cmp	r3, #0
 8001382:	d003      	beq.n	800138c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001384:	69ba      	ldr	r2, [r7, #24]
 8001386:	693b      	ldr	r3, [r7, #16]
 8001388:	4313      	orrs	r3, r2
 800138a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800138c:	4a14      	ldr	r2, [pc, #80]	@ (80013e0 <HAL_GPIO_Init+0x354>)
 800138e:	69bb      	ldr	r3, [r7, #24]
 8001390:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8001392:	69fb      	ldr	r3, [r7, #28]
 8001394:	3301      	adds	r3, #1
 8001396:	61fb      	str	r3, [r7, #28]
 8001398:	69fb      	ldr	r3, [r7, #28]
 800139a:	2b0f      	cmp	r3, #15
 800139c:	f67f ae86 	bls.w	80010ac <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80013a0:	bf00      	nop
 80013a2:	bf00      	nop
 80013a4:	3724      	adds	r7, #36	@ 0x24
 80013a6:	46bd      	mov	sp, r7
 80013a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ac:	4770      	bx	lr
 80013ae:	bf00      	nop
 80013b0:	40023800 	.word	0x40023800
 80013b4:	40013800 	.word	0x40013800
 80013b8:	40020000 	.word	0x40020000
 80013bc:	40020400 	.word	0x40020400
 80013c0:	40020800 	.word	0x40020800
 80013c4:	40020c00 	.word	0x40020c00
 80013c8:	40021000 	.word	0x40021000
 80013cc:	40021400 	.word	0x40021400
 80013d0:	40021800 	.word	0x40021800
 80013d4:	40021c00 	.word	0x40021c00
 80013d8:	40022000 	.word	0x40022000
 80013dc:	40022400 	.word	0x40022400
 80013e0:	40013c00 	.word	0x40013c00

080013e4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80013e4:	b480      	push	{r7}
 80013e6:	b083      	sub	sp, #12
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
 80013ec:	460b      	mov	r3, r1
 80013ee:	807b      	strh	r3, [r7, #2]
 80013f0:	4613      	mov	r3, r2
 80013f2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80013f4:	787b      	ldrb	r3, [r7, #1]
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d003      	beq.n	8001402 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80013fa:	887a      	ldrh	r2, [r7, #2]
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8001400:	e003      	b.n	800140a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8001402:	887b      	ldrh	r3, [r7, #2]
 8001404:	041a      	lsls	r2, r3, #16
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	619a      	str	r2, [r3, #24]
}
 800140a:	bf00      	nop
 800140c:	370c      	adds	r7, #12
 800140e:	46bd      	mov	sp, r7
 8001410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001414:	4770      	bx	lr
	...

08001418 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b086      	sub	sp, #24
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8001420:	2300      	movs	r3, #0
 8001422:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	2b00      	cmp	r3, #0
 8001428:	d101      	bne.n	800142e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800142a:	2301      	movs	r3, #1
 800142c:	e29b      	b.n	8001966 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	f003 0301 	and.w	r3, r3, #1
 8001436:	2b00      	cmp	r3, #0
 8001438:	f000 8087 	beq.w	800154a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800143c:	4b96      	ldr	r3, [pc, #600]	@ (8001698 <HAL_RCC_OscConfig+0x280>)
 800143e:	689b      	ldr	r3, [r3, #8]
 8001440:	f003 030c 	and.w	r3, r3, #12
 8001444:	2b04      	cmp	r3, #4
 8001446:	d00c      	beq.n	8001462 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001448:	4b93      	ldr	r3, [pc, #588]	@ (8001698 <HAL_RCC_OscConfig+0x280>)
 800144a:	689b      	ldr	r3, [r3, #8]
 800144c:	f003 030c 	and.w	r3, r3, #12
 8001450:	2b08      	cmp	r3, #8
 8001452:	d112      	bne.n	800147a <HAL_RCC_OscConfig+0x62>
 8001454:	4b90      	ldr	r3, [pc, #576]	@ (8001698 <HAL_RCC_OscConfig+0x280>)
 8001456:	685b      	ldr	r3, [r3, #4]
 8001458:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800145c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001460:	d10b      	bne.n	800147a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001462:	4b8d      	ldr	r3, [pc, #564]	@ (8001698 <HAL_RCC_OscConfig+0x280>)
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800146a:	2b00      	cmp	r3, #0
 800146c:	d06c      	beq.n	8001548 <HAL_RCC_OscConfig+0x130>
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	685b      	ldr	r3, [r3, #4]
 8001472:	2b00      	cmp	r3, #0
 8001474:	d168      	bne.n	8001548 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8001476:	2301      	movs	r3, #1
 8001478:	e275      	b.n	8001966 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	685b      	ldr	r3, [r3, #4]
 800147e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001482:	d106      	bne.n	8001492 <HAL_RCC_OscConfig+0x7a>
 8001484:	4b84      	ldr	r3, [pc, #528]	@ (8001698 <HAL_RCC_OscConfig+0x280>)
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	4a83      	ldr	r2, [pc, #524]	@ (8001698 <HAL_RCC_OscConfig+0x280>)
 800148a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800148e:	6013      	str	r3, [r2, #0]
 8001490:	e02e      	b.n	80014f0 <HAL_RCC_OscConfig+0xd8>
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	685b      	ldr	r3, [r3, #4]
 8001496:	2b00      	cmp	r3, #0
 8001498:	d10c      	bne.n	80014b4 <HAL_RCC_OscConfig+0x9c>
 800149a:	4b7f      	ldr	r3, [pc, #508]	@ (8001698 <HAL_RCC_OscConfig+0x280>)
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	4a7e      	ldr	r2, [pc, #504]	@ (8001698 <HAL_RCC_OscConfig+0x280>)
 80014a0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80014a4:	6013      	str	r3, [r2, #0]
 80014a6:	4b7c      	ldr	r3, [pc, #496]	@ (8001698 <HAL_RCC_OscConfig+0x280>)
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	4a7b      	ldr	r2, [pc, #492]	@ (8001698 <HAL_RCC_OscConfig+0x280>)
 80014ac:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80014b0:	6013      	str	r3, [r2, #0]
 80014b2:	e01d      	b.n	80014f0 <HAL_RCC_OscConfig+0xd8>
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	685b      	ldr	r3, [r3, #4]
 80014b8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80014bc:	d10c      	bne.n	80014d8 <HAL_RCC_OscConfig+0xc0>
 80014be:	4b76      	ldr	r3, [pc, #472]	@ (8001698 <HAL_RCC_OscConfig+0x280>)
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	4a75      	ldr	r2, [pc, #468]	@ (8001698 <HAL_RCC_OscConfig+0x280>)
 80014c4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80014c8:	6013      	str	r3, [r2, #0]
 80014ca:	4b73      	ldr	r3, [pc, #460]	@ (8001698 <HAL_RCC_OscConfig+0x280>)
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	4a72      	ldr	r2, [pc, #456]	@ (8001698 <HAL_RCC_OscConfig+0x280>)
 80014d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80014d4:	6013      	str	r3, [r2, #0]
 80014d6:	e00b      	b.n	80014f0 <HAL_RCC_OscConfig+0xd8>
 80014d8:	4b6f      	ldr	r3, [pc, #444]	@ (8001698 <HAL_RCC_OscConfig+0x280>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	4a6e      	ldr	r2, [pc, #440]	@ (8001698 <HAL_RCC_OscConfig+0x280>)
 80014de:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80014e2:	6013      	str	r3, [r2, #0]
 80014e4:	4b6c      	ldr	r3, [pc, #432]	@ (8001698 <HAL_RCC_OscConfig+0x280>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	4a6b      	ldr	r2, [pc, #428]	@ (8001698 <HAL_RCC_OscConfig+0x280>)
 80014ea:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80014ee:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	685b      	ldr	r3, [r3, #4]
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d013      	beq.n	8001520 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014f8:	f7ff fcda 	bl	8000eb0 <HAL_GetTick>
 80014fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014fe:	e008      	b.n	8001512 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001500:	f7ff fcd6 	bl	8000eb0 <HAL_GetTick>
 8001504:	4602      	mov	r2, r0
 8001506:	693b      	ldr	r3, [r7, #16]
 8001508:	1ad3      	subs	r3, r2, r3
 800150a:	2b64      	cmp	r3, #100	@ 0x64
 800150c:	d901      	bls.n	8001512 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800150e:	2303      	movs	r3, #3
 8001510:	e229      	b.n	8001966 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001512:	4b61      	ldr	r3, [pc, #388]	@ (8001698 <HAL_RCC_OscConfig+0x280>)
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800151a:	2b00      	cmp	r3, #0
 800151c:	d0f0      	beq.n	8001500 <HAL_RCC_OscConfig+0xe8>
 800151e:	e014      	b.n	800154a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001520:	f7ff fcc6 	bl	8000eb0 <HAL_GetTick>
 8001524:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001526:	e008      	b.n	800153a <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001528:	f7ff fcc2 	bl	8000eb0 <HAL_GetTick>
 800152c:	4602      	mov	r2, r0
 800152e:	693b      	ldr	r3, [r7, #16]
 8001530:	1ad3      	subs	r3, r2, r3
 8001532:	2b64      	cmp	r3, #100	@ 0x64
 8001534:	d901      	bls.n	800153a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8001536:	2303      	movs	r3, #3
 8001538:	e215      	b.n	8001966 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800153a:	4b57      	ldr	r3, [pc, #348]	@ (8001698 <HAL_RCC_OscConfig+0x280>)
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001542:	2b00      	cmp	r3, #0
 8001544:	d1f0      	bne.n	8001528 <HAL_RCC_OscConfig+0x110>
 8001546:	e000      	b.n	800154a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001548:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	f003 0302 	and.w	r3, r3, #2
 8001552:	2b00      	cmp	r3, #0
 8001554:	d069      	beq.n	800162a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001556:	4b50      	ldr	r3, [pc, #320]	@ (8001698 <HAL_RCC_OscConfig+0x280>)
 8001558:	689b      	ldr	r3, [r3, #8]
 800155a:	f003 030c 	and.w	r3, r3, #12
 800155e:	2b00      	cmp	r3, #0
 8001560:	d00b      	beq.n	800157a <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001562:	4b4d      	ldr	r3, [pc, #308]	@ (8001698 <HAL_RCC_OscConfig+0x280>)
 8001564:	689b      	ldr	r3, [r3, #8]
 8001566:	f003 030c 	and.w	r3, r3, #12
 800156a:	2b08      	cmp	r3, #8
 800156c:	d11c      	bne.n	80015a8 <HAL_RCC_OscConfig+0x190>
 800156e:	4b4a      	ldr	r3, [pc, #296]	@ (8001698 <HAL_RCC_OscConfig+0x280>)
 8001570:	685b      	ldr	r3, [r3, #4]
 8001572:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001576:	2b00      	cmp	r3, #0
 8001578:	d116      	bne.n	80015a8 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800157a:	4b47      	ldr	r3, [pc, #284]	@ (8001698 <HAL_RCC_OscConfig+0x280>)
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	f003 0302 	and.w	r3, r3, #2
 8001582:	2b00      	cmp	r3, #0
 8001584:	d005      	beq.n	8001592 <HAL_RCC_OscConfig+0x17a>
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	68db      	ldr	r3, [r3, #12]
 800158a:	2b01      	cmp	r3, #1
 800158c:	d001      	beq.n	8001592 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800158e:	2301      	movs	r3, #1
 8001590:	e1e9      	b.n	8001966 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001592:	4b41      	ldr	r3, [pc, #260]	@ (8001698 <HAL_RCC_OscConfig+0x280>)
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	691b      	ldr	r3, [r3, #16]
 800159e:	00db      	lsls	r3, r3, #3
 80015a0:	493d      	ldr	r1, [pc, #244]	@ (8001698 <HAL_RCC_OscConfig+0x280>)
 80015a2:	4313      	orrs	r3, r2
 80015a4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015a6:	e040      	b.n	800162a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	68db      	ldr	r3, [r3, #12]
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d023      	beq.n	80015f8 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80015b0:	4b39      	ldr	r3, [pc, #228]	@ (8001698 <HAL_RCC_OscConfig+0x280>)
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	4a38      	ldr	r2, [pc, #224]	@ (8001698 <HAL_RCC_OscConfig+0x280>)
 80015b6:	f043 0301 	orr.w	r3, r3, #1
 80015ba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015bc:	f7ff fc78 	bl	8000eb0 <HAL_GetTick>
 80015c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015c2:	e008      	b.n	80015d6 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80015c4:	f7ff fc74 	bl	8000eb0 <HAL_GetTick>
 80015c8:	4602      	mov	r2, r0
 80015ca:	693b      	ldr	r3, [r7, #16]
 80015cc:	1ad3      	subs	r3, r2, r3
 80015ce:	2b02      	cmp	r3, #2
 80015d0:	d901      	bls.n	80015d6 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80015d2:	2303      	movs	r3, #3
 80015d4:	e1c7      	b.n	8001966 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015d6:	4b30      	ldr	r3, [pc, #192]	@ (8001698 <HAL_RCC_OscConfig+0x280>)
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	f003 0302 	and.w	r3, r3, #2
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d0f0      	beq.n	80015c4 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015e2:	4b2d      	ldr	r3, [pc, #180]	@ (8001698 <HAL_RCC_OscConfig+0x280>)
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	691b      	ldr	r3, [r3, #16]
 80015ee:	00db      	lsls	r3, r3, #3
 80015f0:	4929      	ldr	r1, [pc, #164]	@ (8001698 <HAL_RCC_OscConfig+0x280>)
 80015f2:	4313      	orrs	r3, r2
 80015f4:	600b      	str	r3, [r1, #0]
 80015f6:	e018      	b.n	800162a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80015f8:	4b27      	ldr	r3, [pc, #156]	@ (8001698 <HAL_RCC_OscConfig+0x280>)
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	4a26      	ldr	r2, [pc, #152]	@ (8001698 <HAL_RCC_OscConfig+0x280>)
 80015fe:	f023 0301 	bic.w	r3, r3, #1
 8001602:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001604:	f7ff fc54 	bl	8000eb0 <HAL_GetTick>
 8001608:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800160a:	e008      	b.n	800161e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800160c:	f7ff fc50 	bl	8000eb0 <HAL_GetTick>
 8001610:	4602      	mov	r2, r0
 8001612:	693b      	ldr	r3, [r7, #16]
 8001614:	1ad3      	subs	r3, r2, r3
 8001616:	2b02      	cmp	r3, #2
 8001618:	d901      	bls.n	800161e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800161a:	2303      	movs	r3, #3
 800161c:	e1a3      	b.n	8001966 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800161e:	4b1e      	ldr	r3, [pc, #120]	@ (8001698 <HAL_RCC_OscConfig+0x280>)
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	f003 0302 	and.w	r3, r3, #2
 8001626:	2b00      	cmp	r3, #0
 8001628:	d1f0      	bne.n	800160c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	f003 0308 	and.w	r3, r3, #8
 8001632:	2b00      	cmp	r3, #0
 8001634:	d038      	beq.n	80016a8 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	695b      	ldr	r3, [r3, #20]
 800163a:	2b00      	cmp	r3, #0
 800163c:	d019      	beq.n	8001672 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800163e:	4b16      	ldr	r3, [pc, #88]	@ (8001698 <HAL_RCC_OscConfig+0x280>)
 8001640:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001642:	4a15      	ldr	r2, [pc, #84]	@ (8001698 <HAL_RCC_OscConfig+0x280>)
 8001644:	f043 0301 	orr.w	r3, r3, #1
 8001648:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800164a:	f7ff fc31 	bl	8000eb0 <HAL_GetTick>
 800164e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001650:	e008      	b.n	8001664 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001652:	f7ff fc2d 	bl	8000eb0 <HAL_GetTick>
 8001656:	4602      	mov	r2, r0
 8001658:	693b      	ldr	r3, [r7, #16]
 800165a:	1ad3      	subs	r3, r2, r3
 800165c:	2b02      	cmp	r3, #2
 800165e:	d901      	bls.n	8001664 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001660:	2303      	movs	r3, #3
 8001662:	e180      	b.n	8001966 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001664:	4b0c      	ldr	r3, [pc, #48]	@ (8001698 <HAL_RCC_OscConfig+0x280>)
 8001666:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001668:	f003 0302 	and.w	r3, r3, #2
 800166c:	2b00      	cmp	r3, #0
 800166e:	d0f0      	beq.n	8001652 <HAL_RCC_OscConfig+0x23a>
 8001670:	e01a      	b.n	80016a8 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001672:	4b09      	ldr	r3, [pc, #36]	@ (8001698 <HAL_RCC_OscConfig+0x280>)
 8001674:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001676:	4a08      	ldr	r2, [pc, #32]	@ (8001698 <HAL_RCC_OscConfig+0x280>)
 8001678:	f023 0301 	bic.w	r3, r3, #1
 800167c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800167e:	f7ff fc17 	bl	8000eb0 <HAL_GetTick>
 8001682:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001684:	e00a      	b.n	800169c <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001686:	f7ff fc13 	bl	8000eb0 <HAL_GetTick>
 800168a:	4602      	mov	r2, r0
 800168c:	693b      	ldr	r3, [r7, #16]
 800168e:	1ad3      	subs	r3, r2, r3
 8001690:	2b02      	cmp	r3, #2
 8001692:	d903      	bls.n	800169c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8001694:	2303      	movs	r3, #3
 8001696:	e166      	b.n	8001966 <HAL_RCC_OscConfig+0x54e>
 8001698:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800169c:	4b92      	ldr	r3, [pc, #584]	@ (80018e8 <HAL_RCC_OscConfig+0x4d0>)
 800169e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80016a0:	f003 0302 	and.w	r3, r3, #2
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d1ee      	bne.n	8001686 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	f003 0304 	and.w	r3, r3, #4
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	f000 80a4 	beq.w	80017fe <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80016b6:	4b8c      	ldr	r3, [pc, #560]	@ (80018e8 <HAL_RCC_OscConfig+0x4d0>)
 80016b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d10d      	bne.n	80016de <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80016c2:	4b89      	ldr	r3, [pc, #548]	@ (80018e8 <HAL_RCC_OscConfig+0x4d0>)
 80016c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016c6:	4a88      	ldr	r2, [pc, #544]	@ (80018e8 <HAL_RCC_OscConfig+0x4d0>)
 80016c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80016cc:	6413      	str	r3, [r2, #64]	@ 0x40
 80016ce:	4b86      	ldr	r3, [pc, #536]	@ (80018e8 <HAL_RCC_OscConfig+0x4d0>)
 80016d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016d6:	60bb      	str	r3, [r7, #8]
 80016d8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80016da:	2301      	movs	r3, #1
 80016dc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80016de:	4b83      	ldr	r3, [pc, #524]	@ (80018ec <HAL_RCC_OscConfig+0x4d4>)
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d118      	bne.n	800171c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80016ea:	4b80      	ldr	r3, [pc, #512]	@ (80018ec <HAL_RCC_OscConfig+0x4d4>)
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	4a7f      	ldr	r2, [pc, #508]	@ (80018ec <HAL_RCC_OscConfig+0x4d4>)
 80016f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80016f4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80016f6:	f7ff fbdb 	bl	8000eb0 <HAL_GetTick>
 80016fa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80016fc:	e008      	b.n	8001710 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80016fe:	f7ff fbd7 	bl	8000eb0 <HAL_GetTick>
 8001702:	4602      	mov	r2, r0
 8001704:	693b      	ldr	r3, [r7, #16]
 8001706:	1ad3      	subs	r3, r2, r3
 8001708:	2b64      	cmp	r3, #100	@ 0x64
 800170a:	d901      	bls.n	8001710 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 800170c:	2303      	movs	r3, #3
 800170e:	e12a      	b.n	8001966 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001710:	4b76      	ldr	r3, [pc, #472]	@ (80018ec <HAL_RCC_OscConfig+0x4d4>)
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001718:	2b00      	cmp	r3, #0
 800171a:	d0f0      	beq.n	80016fe <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	689b      	ldr	r3, [r3, #8]
 8001720:	2b01      	cmp	r3, #1
 8001722:	d106      	bne.n	8001732 <HAL_RCC_OscConfig+0x31a>
 8001724:	4b70      	ldr	r3, [pc, #448]	@ (80018e8 <HAL_RCC_OscConfig+0x4d0>)
 8001726:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001728:	4a6f      	ldr	r2, [pc, #444]	@ (80018e8 <HAL_RCC_OscConfig+0x4d0>)
 800172a:	f043 0301 	orr.w	r3, r3, #1
 800172e:	6713      	str	r3, [r2, #112]	@ 0x70
 8001730:	e02d      	b.n	800178e <HAL_RCC_OscConfig+0x376>
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	689b      	ldr	r3, [r3, #8]
 8001736:	2b00      	cmp	r3, #0
 8001738:	d10c      	bne.n	8001754 <HAL_RCC_OscConfig+0x33c>
 800173a:	4b6b      	ldr	r3, [pc, #428]	@ (80018e8 <HAL_RCC_OscConfig+0x4d0>)
 800173c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800173e:	4a6a      	ldr	r2, [pc, #424]	@ (80018e8 <HAL_RCC_OscConfig+0x4d0>)
 8001740:	f023 0301 	bic.w	r3, r3, #1
 8001744:	6713      	str	r3, [r2, #112]	@ 0x70
 8001746:	4b68      	ldr	r3, [pc, #416]	@ (80018e8 <HAL_RCC_OscConfig+0x4d0>)
 8001748:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800174a:	4a67      	ldr	r2, [pc, #412]	@ (80018e8 <HAL_RCC_OscConfig+0x4d0>)
 800174c:	f023 0304 	bic.w	r3, r3, #4
 8001750:	6713      	str	r3, [r2, #112]	@ 0x70
 8001752:	e01c      	b.n	800178e <HAL_RCC_OscConfig+0x376>
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	689b      	ldr	r3, [r3, #8]
 8001758:	2b05      	cmp	r3, #5
 800175a:	d10c      	bne.n	8001776 <HAL_RCC_OscConfig+0x35e>
 800175c:	4b62      	ldr	r3, [pc, #392]	@ (80018e8 <HAL_RCC_OscConfig+0x4d0>)
 800175e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001760:	4a61      	ldr	r2, [pc, #388]	@ (80018e8 <HAL_RCC_OscConfig+0x4d0>)
 8001762:	f043 0304 	orr.w	r3, r3, #4
 8001766:	6713      	str	r3, [r2, #112]	@ 0x70
 8001768:	4b5f      	ldr	r3, [pc, #380]	@ (80018e8 <HAL_RCC_OscConfig+0x4d0>)
 800176a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800176c:	4a5e      	ldr	r2, [pc, #376]	@ (80018e8 <HAL_RCC_OscConfig+0x4d0>)
 800176e:	f043 0301 	orr.w	r3, r3, #1
 8001772:	6713      	str	r3, [r2, #112]	@ 0x70
 8001774:	e00b      	b.n	800178e <HAL_RCC_OscConfig+0x376>
 8001776:	4b5c      	ldr	r3, [pc, #368]	@ (80018e8 <HAL_RCC_OscConfig+0x4d0>)
 8001778:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800177a:	4a5b      	ldr	r2, [pc, #364]	@ (80018e8 <HAL_RCC_OscConfig+0x4d0>)
 800177c:	f023 0301 	bic.w	r3, r3, #1
 8001780:	6713      	str	r3, [r2, #112]	@ 0x70
 8001782:	4b59      	ldr	r3, [pc, #356]	@ (80018e8 <HAL_RCC_OscConfig+0x4d0>)
 8001784:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001786:	4a58      	ldr	r2, [pc, #352]	@ (80018e8 <HAL_RCC_OscConfig+0x4d0>)
 8001788:	f023 0304 	bic.w	r3, r3, #4
 800178c:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	689b      	ldr	r3, [r3, #8]
 8001792:	2b00      	cmp	r3, #0
 8001794:	d015      	beq.n	80017c2 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001796:	f7ff fb8b 	bl	8000eb0 <HAL_GetTick>
 800179a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800179c:	e00a      	b.n	80017b4 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800179e:	f7ff fb87 	bl	8000eb0 <HAL_GetTick>
 80017a2:	4602      	mov	r2, r0
 80017a4:	693b      	ldr	r3, [r7, #16]
 80017a6:	1ad3      	subs	r3, r2, r3
 80017a8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80017ac:	4293      	cmp	r3, r2
 80017ae:	d901      	bls.n	80017b4 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80017b0:	2303      	movs	r3, #3
 80017b2:	e0d8      	b.n	8001966 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80017b4:	4b4c      	ldr	r3, [pc, #304]	@ (80018e8 <HAL_RCC_OscConfig+0x4d0>)
 80017b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80017b8:	f003 0302 	and.w	r3, r3, #2
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d0ee      	beq.n	800179e <HAL_RCC_OscConfig+0x386>
 80017c0:	e014      	b.n	80017ec <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80017c2:	f7ff fb75 	bl	8000eb0 <HAL_GetTick>
 80017c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80017c8:	e00a      	b.n	80017e0 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80017ca:	f7ff fb71 	bl	8000eb0 <HAL_GetTick>
 80017ce:	4602      	mov	r2, r0
 80017d0:	693b      	ldr	r3, [r7, #16]
 80017d2:	1ad3      	subs	r3, r2, r3
 80017d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80017d8:	4293      	cmp	r3, r2
 80017da:	d901      	bls.n	80017e0 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80017dc:	2303      	movs	r3, #3
 80017de:	e0c2      	b.n	8001966 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80017e0:	4b41      	ldr	r3, [pc, #260]	@ (80018e8 <HAL_RCC_OscConfig+0x4d0>)
 80017e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80017e4:	f003 0302 	and.w	r3, r3, #2
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d1ee      	bne.n	80017ca <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80017ec:	7dfb      	ldrb	r3, [r7, #23]
 80017ee:	2b01      	cmp	r3, #1
 80017f0:	d105      	bne.n	80017fe <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80017f2:	4b3d      	ldr	r3, [pc, #244]	@ (80018e8 <HAL_RCC_OscConfig+0x4d0>)
 80017f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017f6:	4a3c      	ldr	r2, [pc, #240]	@ (80018e8 <HAL_RCC_OscConfig+0x4d0>)
 80017f8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80017fc:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	699b      	ldr	r3, [r3, #24]
 8001802:	2b00      	cmp	r3, #0
 8001804:	f000 80ae 	beq.w	8001964 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001808:	4b37      	ldr	r3, [pc, #220]	@ (80018e8 <HAL_RCC_OscConfig+0x4d0>)
 800180a:	689b      	ldr	r3, [r3, #8]
 800180c:	f003 030c 	and.w	r3, r3, #12
 8001810:	2b08      	cmp	r3, #8
 8001812:	d06d      	beq.n	80018f0 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	699b      	ldr	r3, [r3, #24]
 8001818:	2b02      	cmp	r3, #2
 800181a:	d14b      	bne.n	80018b4 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800181c:	4b32      	ldr	r3, [pc, #200]	@ (80018e8 <HAL_RCC_OscConfig+0x4d0>)
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	4a31      	ldr	r2, [pc, #196]	@ (80018e8 <HAL_RCC_OscConfig+0x4d0>)
 8001822:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001826:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001828:	f7ff fb42 	bl	8000eb0 <HAL_GetTick>
 800182c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800182e:	e008      	b.n	8001842 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001830:	f7ff fb3e 	bl	8000eb0 <HAL_GetTick>
 8001834:	4602      	mov	r2, r0
 8001836:	693b      	ldr	r3, [r7, #16]
 8001838:	1ad3      	subs	r3, r2, r3
 800183a:	2b02      	cmp	r3, #2
 800183c:	d901      	bls.n	8001842 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800183e:	2303      	movs	r3, #3
 8001840:	e091      	b.n	8001966 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001842:	4b29      	ldr	r3, [pc, #164]	@ (80018e8 <HAL_RCC_OscConfig+0x4d0>)
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800184a:	2b00      	cmp	r3, #0
 800184c:	d1f0      	bne.n	8001830 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	69da      	ldr	r2, [r3, #28]
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	6a1b      	ldr	r3, [r3, #32]
 8001856:	431a      	orrs	r2, r3
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800185c:	019b      	lsls	r3, r3, #6
 800185e:	431a      	orrs	r2, r3
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001864:	085b      	lsrs	r3, r3, #1
 8001866:	3b01      	subs	r3, #1
 8001868:	041b      	lsls	r3, r3, #16
 800186a:	431a      	orrs	r2, r3
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001870:	061b      	lsls	r3, r3, #24
 8001872:	431a      	orrs	r2, r3
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001878:	071b      	lsls	r3, r3, #28
 800187a:	491b      	ldr	r1, [pc, #108]	@ (80018e8 <HAL_RCC_OscConfig+0x4d0>)
 800187c:	4313      	orrs	r3, r2
 800187e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001880:	4b19      	ldr	r3, [pc, #100]	@ (80018e8 <HAL_RCC_OscConfig+0x4d0>)
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	4a18      	ldr	r2, [pc, #96]	@ (80018e8 <HAL_RCC_OscConfig+0x4d0>)
 8001886:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800188a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800188c:	f7ff fb10 	bl	8000eb0 <HAL_GetTick>
 8001890:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001892:	e008      	b.n	80018a6 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001894:	f7ff fb0c 	bl	8000eb0 <HAL_GetTick>
 8001898:	4602      	mov	r2, r0
 800189a:	693b      	ldr	r3, [r7, #16]
 800189c:	1ad3      	subs	r3, r2, r3
 800189e:	2b02      	cmp	r3, #2
 80018a0:	d901      	bls.n	80018a6 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 80018a2:	2303      	movs	r3, #3
 80018a4:	e05f      	b.n	8001966 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80018a6:	4b10      	ldr	r3, [pc, #64]	@ (80018e8 <HAL_RCC_OscConfig+0x4d0>)
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d0f0      	beq.n	8001894 <HAL_RCC_OscConfig+0x47c>
 80018b2:	e057      	b.n	8001964 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80018b4:	4b0c      	ldr	r3, [pc, #48]	@ (80018e8 <HAL_RCC_OscConfig+0x4d0>)
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	4a0b      	ldr	r2, [pc, #44]	@ (80018e8 <HAL_RCC_OscConfig+0x4d0>)
 80018ba:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80018be:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018c0:	f7ff faf6 	bl	8000eb0 <HAL_GetTick>
 80018c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80018c6:	e008      	b.n	80018da <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80018c8:	f7ff faf2 	bl	8000eb0 <HAL_GetTick>
 80018cc:	4602      	mov	r2, r0
 80018ce:	693b      	ldr	r3, [r7, #16]
 80018d0:	1ad3      	subs	r3, r2, r3
 80018d2:	2b02      	cmp	r3, #2
 80018d4:	d901      	bls.n	80018da <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 80018d6:	2303      	movs	r3, #3
 80018d8:	e045      	b.n	8001966 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80018da:	4b03      	ldr	r3, [pc, #12]	@ (80018e8 <HAL_RCC_OscConfig+0x4d0>)
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d1f0      	bne.n	80018c8 <HAL_RCC_OscConfig+0x4b0>
 80018e6:	e03d      	b.n	8001964 <HAL_RCC_OscConfig+0x54c>
 80018e8:	40023800 	.word	0x40023800
 80018ec:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80018f0:	4b1f      	ldr	r3, [pc, #124]	@ (8001970 <HAL_RCC_OscConfig+0x558>)
 80018f2:	685b      	ldr	r3, [r3, #4]
 80018f4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	699b      	ldr	r3, [r3, #24]
 80018fa:	2b01      	cmp	r3, #1
 80018fc:	d030      	beq.n	8001960 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001908:	429a      	cmp	r2, r3
 800190a:	d129      	bne.n	8001960 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001916:	429a      	cmp	r2, r3
 8001918:	d122      	bne.n	8001960 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800191a:	68fa      	ldr	r2, [r7, #12]
 800191c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001920:	4013      	ands	r3, r2
 8001922:	687a      	ldr	r2, [r7, #4]
 8001924:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001926:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001928:	4293      	cmp	r3, r2
 800192a:	d119      	bne.n	8001960 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001936:	085b      	lsrs	r3, r3, #1
 8001938:	3b01      	subs	r3, #1
 800193a:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800193c:	429a      	cmp	r2, r3
 800193e:	d10f      	bne.n	8001960 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800194a:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800194c:	429a      	cmp	r2, r3
 800194e:	d107      	bne.n	8001960 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800195a:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800195c:	429a      	cmp	r2, r3
 800195e:	d001      	beq.n	8001964 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8001960:	2301      	movs	r3, #1
 8001962:	e000      	b.n	8001966 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8001964:	2300      	movs	r3, #0
}
 8001966:	4618      	mov	r0, r3
 8001968:	3718      	adds	r7, #24
 800196a:	46bd      	mov	sp, r7
 800196c:	bd80      	pop	{r7, pc}
 800196e:	bf00      	nop
 8001970:	40023800 	.word	0x40023800

08001974 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b084      	sub	sp, #16
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]
 800197c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800197e:	2300      	movs	r3, #0
 8001980:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	2b00      	cmp	r3, #0
 8001986:	d101      	bne.n	800198c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001988:	2301      	movs	r3, #1
 800198a:	e0d0      	b.n	8001b2e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800198c:	4b6a      	ldr	r3, [pc, #424]	@ (8001b38 <HAL_RCC_ClockConfig+0x1c4>)
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	f003 030f 	and.w	r3, r3, #15
 8001994:	683a      	ldr	r2, [r7, #0]
 8001996:	429a      	cmp	r2, r3
 8001998:	d910      	bls.n	80019bc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800199a:	4b67      	ldr	r3, [pc, #412]	@ (8001b38 <HAL_RCC_ClockConfig+0x1c4>)
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	f023 020f 	bic.w	r2, r3, #15
 80019a2:	4965      	ldr	r1, [pc, #404]	@ (8001b38 <HAL_RCC_ClockConfig+0x1c4>)
 80019a4:	683b      	ldr	r3, [r7, #0]
 80019a6:	4313      	orrs	r3, r2
 80019a8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80019aa:	4b63      	ldr	r3, [pc, #396]	@ (8001b38 <HAL_RCC_ClockConfig+0x1c4>)
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	f003 030f 	and.w	r3, r3, #15
 80019b2:	683a      	ldr	r2, [r7, #0]
 80019b4:	429a      	cmp	r2, r3
 80019b6:	d001      	beq.n	80019bc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80019b8:	2301      	movs	r3, #1
 80019ba:	e0b8      	b.n	8001b2e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	f003 0302 	and.w	r3, r3, #2
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d020      	beq.n	8001a0a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	f003 0304 	and.w	r3, r3, #4
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d005      	beq.n	80019e0 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80019d4:	4b59      	ldr	r3, [pc, #356]	@ (8001b3c <HAL_RCC_ClockConfig+0x1c8>)
 80019d6:	689b      	ldr	r3, [r3, #8]
 80019d8:	4a58      	ldr	r2, [pc, #352]	@ (8001b3c <HAL_RCC_ClockConfig+0x1c8>)
 80019da:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80019de:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	f003 0308 	and.w	r3, r3, #8
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d005      	beq.n	80019f8 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80019ec:	4b53      	ldr	r3, [pc, #332]	@ (8001b3c <HAL_RCC_ClockConfig+0x1c8>)
 80019ee:	689b      	ldr	r3, [r3, #8]
 80019f0:	4a52      	ldr	r2, [pc, #328]	@ (8001b3c <HAL_RCC_ClockConfig+0x1c8>)
 80019f2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80019f6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80019f8:	4b50      	ldr	r3, [pc, #320]	@ (8001b3c <HAL_RCC_ClockConfig+0x1c8>)
 80019fa:	689b      	ldr	r3, [r3, #8]
 80019fc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	689b      	ldr	r3, [r3, #8]
 8001a04:	494d      	ldr	r1, [pc, #308]	@ (8001b3c <HAL_RCC_ClockConfig+0x1c8>)
 8001a06:	4313      	orrs	r3, r2
 8001a08:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	f003 0301 	and.w	r3, r3, #1
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d040      	beq.n	8001a98 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	685b      	ldr	r3, [r3, #4]
 8001a1a:	2b01      	cmp	r3, #1
 8001a1c:	d107      	bne.n	8001a2e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a1e:	4b47      	ldr	r3, [pc, #284]	@ (8001b3c <HAL_RCC_ClockConfig+0x1c8>)
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d115      	bne.n	8001a56 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001a2a:	2301      	movs	r3, #1
 8001a2c:	e07f      	b.n	8001b2e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	685b      	ldr	r3, [r3, #4]
 8001a32:	2b02      	cmp	r3, #2
 8001a34:	d107      	bne.n	8001a46 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a36:	4b41      	ldr	r3, [pc, #260]	@ (8001b3c <HAL_RCC_ClockConfig+0x1c8>)
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d109      	bne.n	8001a56 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001a42:	2301      	movs	r3, #1
 8001a44:	e073      	b.n	8001b2e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a46:	4b3d      	ldr	r3, [pc, #244]	@ (8001b3c <HAL_RCC_ClockConfig+0x1c8>)
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	f003 0302 	and.w	r3, r3, #2
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d101      	bne.n	8001a56 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001a52:	2301      	movs	r3, #1
 8001a54:	e06b      	b.n	8001b2e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001a56:	4b39      	ldr	r3, [pc, #228]	@ (8001b3c <HAL_RCC_ClockConfig+0x1c8>)
 8001a58:	689b      	ldr	r3, [r3, #8]
 8001a5a:	f023 0203 	bic.w	r2, r3, #3
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	685b      	ldr	r3, [r3, #4]
 8001a62:	4936      	ldr	r1, [pc, #216]	@ (8001b3c <HAL_RCC_ClockConfig+0x1c8>)
 8001a64:	4313      	orrs	r3, r2
 8001a66:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001a68:	f7ff fa22 	bl	8000eb0 <HAL_GetTick>
 8001a6c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a6e:	e00a      	b.n	8001a86 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a70:	f7ff fa1e 	bl	8000eb0 <HAL_GetTick>
 8001a74:	4602      	mov	r2, r0
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	1ad3      	subs	r3, r2, r3
 8001a7a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001a7e:	4293      	cmp	r3, r2
 8001a80:	d901      	bls.n	8001a86 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8001a82:	2303      	movs	r3, #3
 8001a84:	e053      	b.n	8001b2e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a86:	4b2d      	ldr	r3, [pc, #180]	@ (8001b3c <HAL_RCC_ClockConfig+0x1c8>)
 8001a88:	689b      	ldr	r3, [r3, #8]
 8001a8a:	f003 020c 	and.w	r2, r3, #12
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	685b      	ldr	r3, [r3, #4]
 8001a92:	009b      	lsls	r3, r3, #2
 8001a94:	429a      	cmp	r2, r3
 8001a96:	d1eb      	bne.n	8001a70 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001a98:	4b27      	ldr	r3, [pc, #156]	@ (8001b38 <HAL_RCC_ClockConfig+0x1c4>)
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	f003 030f 	and.w	r3, r3, #15
 8001aa0:	683a      	ldr	r2, [r7, #0]
 8001aa2:	429a      	cmp	r2, r3
 8001aa4:	d210      	bcs.n	8001ac8 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001aa6:	4b24      	ldr	r3, [pc, #144]	@ (8001b38 <HAL_RCC_ClockConfig+0x1c4>)
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	f023 020f 	bic.w	r2, r3, #15
 8001aae:	4922      	ldr	r1, [pc, #136]	@ (8001b38 <HAL_RCC_ClockConfig+0x1c4>)
 8001ab0:	683b      	ldr	r3, [r7, #0]
 8001ab2:	4313      	orrs	r3, r2
 8001ab4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ab6:	4b20      	ldr	r3, [pc, #128]	@ (8001b38 <HAL_RCC_ClockConfig+0x1c4>)
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	f003 030f 	and.w	r3, r3, #15
 8001abe:	683a      	ldr	r2, [r7, #0]
 8001ac0:	429a      	cmp	r2, r3
 8001ac2:	d001      	beq.n	8001ac8 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8001ac4:	2301      	movs	r3, #1
 8001ac6:	e032      	b.n	8001b2e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	f003 0304 	and.w	r3, r3, #4
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d008      	beq.n	8001ae6 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001ad4:	4b19      	ldr	r3, [pc, #100]	@ (8001b3c <HAL_RCC_ClockConfig+0x1c8>)
 8001ad6:	689b      	ldr	r3, [r3, #8]
 8001ad8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	68db      	ldr	r3, [r3, #12]
 8001ae0:	4916      	ldr	r1, [pc, #88]	@ (8001b3c <HAL_RCC_ClockConfig+0x1c8>)
 8001ae2:	4313      	orrs	r3, r2
 8001ae4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	f003 0308 	and.w	r3, r3, #8
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d009      	beq.n	8001b06 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001af2:	4b12      	ldr	r3, [pc, #72]	@ (8001b3c <HAL_RCC_ClockConfig+0x1c8>)
 8001af4:	689b      	ldr	r3, [r3, #8]
 8001af6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	691b      	ldr	r3, [r3, #16]
 8001afe:	00db      	lsls	r3, r3, #3
 8001b00:	490e      	ldr	r1, [pc, #56]	@ (8001b3c <HAL_RCC_ClockConfig+0x1c8>)
 8001b02:	4313      	orrs	r3, r2
 8001b04:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001b06:	f000 f821 	bl	8001b4c <HAL_RCC_GetSysClockFreq>
 8001b0a:	4602      	mov	r2, r0
 8001b0c:	4b0b      	ldr	r3, [pc, #44]	@ (8001b3c <HAL_RCC_ClockConfig+0x1c8>)
 8001b0e:	689b      	ldr	r3, [r3, #8]
 8001b10:	091b      	lsrs	r3, r3, #4
 8001b12:	f003 030f 	and.w	r3, r3, #15
 8001b16:	490a      	ldr	r1, [pc, #40]	@ (8001b40 <HAL_RCC_ClockConfig+0x1cc>)
 8001b18:	5ccb      	ldrb	r3, [r1, r3]
 8001b1a:	fa22 f303 	lsr.w	r3, r2, r3
 8001b1e:	4a09      	ldr	r2, [pc, #36]	@ (8001b44 <HAL_RCC_ClockConfig+0x1d0>)
 8001b20:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001b22:	4b09      	ldr	r3, [pc, #36]	@ (8001b48 <HAL_RCC_ClockConfig+0x1d4>)
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	4618      	mov	r0, r3
 8001b28:	f7ff f800 	bl	8000b2c <HAL_InitTick>

  return HAL_OK;
 8001b2c:	2300      	movs	r3, #0
}
 8001b2e:	4618      	mov	r0, r3
 8001b30:	3710      	adds	r7, #16
 8001b32:	46bd      	mov	sp, r7
 8001b34:	bd80      	pop	{r7, pc}
 8001b36:	bf00      	nop
 8001b38:	40023c00 	.word	0x40023c00
 8001b3c:	40023800 	.word	0x40023800
 8001b40:	08007574 	.word	0x08007574
 8001b44:	20000000 	.word	0x20000000
 8001b48:	20000004 	.word	0x20000004

08001b4c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001b4c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001b50:	b094      	sub	sp, #80	@ 0x50
 8001b52:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8001b54:	2300      	movs	r3, #0
 8001b56:	647b      	str	r3, [r7, #68]	@ 0x44
 8001b58:	2300      	movs	r3, #0
 8001b5a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 8001b60:	2300      	movs	r3, #0
 8001b62:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001b64:	4b79      	ldr	r3, [pc, #484]	@ (8001d4c <HAL_RCC_GetSysClockFreq+0x200>)
 8001b66:	689b      	ldr	r3, [r3, #8]
 8001b68:	f003 030c 	and.w	r3, r3, #12
 8001b6c:	2b08      	cmp	r3, #8
 8001b6e:	d00d      	beq.n	8001b8c <HAL_RCC_GetSysClockFreq+0x40>
 8001b70:	2b08      	cmp	r3, #8
 8001b72:	f200 80e1 	bhi.w	8001d38 <HAL_RCC_GetSysClockFreq+0x1ec>
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d002      	beq.n	8001b80 <HAL_RCC_GetSysClockFreq+0x34>
 8001b7a:	2b04      	cmp	r3, #4
 8001b7c:	d003      	beq.n	8001b86 <HAL_RCC_GetSysClockFreq+0x3a>
 8001b7e:	e0db      	b.n	8001d38 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001b80:	4b73      	ldr	r3, [pc, #460]	@ (8001d50 <HAL_RCC_GetSysClockFreq+0x204>)
 8001b82:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001b84:	e0db      	b.n	8001d3e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001b86:	4b72      	ldr	r3, [pc, #456]	@ (8001d50 <HAL_RCC_GetSysClockFreq+0x204>)
 8001b88:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001b8a:	e0d8      	b.n	8001d3e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001b8c:	4b6f      	ldr	r3, [pc, #444]	@ (8001d4c <HAL_RCC_GetSysClockFreq+0x200>)
 8001b8e:	685b      	ldr	r3, [r3, #4]
 8001b90:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001b94:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8001b96:	4b6d      	ldr	r3, [pc, #436]	@ (8001d4c <HAL_RCC_GetSysClockFreq+0x200>)
 8001b98:	685b      	ldr	r3, [r3, #4]
 8001b9a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d063      	beq.n	8001c6a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001ba2:	4b6a      	ldr	r3, [pc, #424]	@ (8001d4c <HAL_RCC_GetSysClockFreq+0x200>)
 8001ba4:	685b      	ldr	r3, [r3, #4]
 8001ba6:	099b      	lsrs	r3, r3, #6
 8001ba8:	2200      	movs	r2, #0
 8001baa:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001bac:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8001bae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001bb0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001bb4:	633b      	str	r3, [r7, #48]	@ 0x30
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	637b      	str	r3, [r7, #52]	@ 0x34
 8001bba:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001bbe:	4622      	mov	r2, r4
 8001bc0:	462b      	mov	r3, r5
 8001bc2:	f04f 0000 	mov.w	r0, #0
 8001bc6:	f04f 0100 	mov.w	r1, #0
 8001bca:	0159      	lsls	r1, r3, #5
 8001bcc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001bd0:	0150      	lsls	r0, r2, #5
 8001bd2:	4602      	mov	r2, r0
 8001bd4:	460b      	mov	r3, r1
 8001bd6:	4621      	mov	r1, r4
 8001bd8:	1a51      	subs	r1, r2, r1
 8001bda:	6139      	str	r1, [r7, #16]
 8001bdc:	4629      	mov	r1, r5
 8001bde:	eb63 0301 	sbc.w	r3, r3, r1
 8001be2:	617b      	str	r3, [r7, #20]
 8001be4:	f04f 0200 	mov.w	r2, #0
 8001be8:	f04f 0300 	mov.w	r3, #0
 8001bec:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001bf0:	4659      	mov	r1, fp
 8001bf2:	018b      	lsls	r3, r1, #6
 8001bf4:	4651      	mov	r1, sl
 8001bf6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001bfa:	4651      	mov	r1, sl
 8001bfc:	018a      	lsls	r2, r1, #6
 8001bfe:	4651      	mov	r1, sl
 8001c00:	ebb2 0801 	subs.w	r8, r2, r1
 8001c04:	4659      	mov	r1, fp
 8001c06:	eb63 0901 	sbc.w	r9, r3, r1
 8001c0a:	f04f 0200 	mov.w	r2, #0
 8001c0e:	f04f 0300 	mov.w	r3, #0
 8001c12:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001c16:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001c1a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001c1e:	4690      	mov	r8, r2
 8001c20:	4699      	mov	r9, r3
 8001c22:	4623      	mov	r3, r4
 8001c24:	eb18 0303 	adds.w	r3, r8, r3
 8001c28:	60bb      	str	r3, [r7, #8]
 8001c2a:	462b      	mov	r3, r5
 8001c2c:	eb49 0303 	adc.w	r3, r9, r3
 8001c30:	60fb      	str	r3, [r7, #12]
 8001c32:	f04f 0200 	mov.w	r2, #0
 8001c36:	f04f 0300 	mov.w	r3, #0
 8001c3a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001c3e:	4629      	mov	r1, r5
 8001c40:	028b      	lsls	r3, r1, #10
 8001c42:	4621      	mov	r1, r4
 8001c44:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001c48:	4621      	mov	r1, r4
 8001c4a:	028a      	lsls	r2, r1, #10
 8001c4c:	4610      	mov	r0, r2
 8001c4e:	4619      	mov	r1, r3
 8001c50:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001c52:	2200      	movs	r2, #0
 8001c54:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001c56:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001c58:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001c5c:	f7fe fb48 	bl	80002f0 <__aeabi_uldivmod>
 8001c60:	4602      	mov	r2, r0
 8001c62:	460b      	mov	r3, r1
 8001c64:	4613      	mov	r3, r2
 8001c66:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001c68:	e058      	b.n	8001d1c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001c6a:	4b38      	ldr	r3, [pc, #224]	@ (8001d4c <HAL_RCC_GetSysClockFreq+0x200>)
 8001c6c:	685b      	ldr	r3, [r3, #4]
 8001c6e:	099b      	lsrs	r3, r3, #6
 8001c70:	2200      	movs	r2, #0
 8001c72:	4618      	mov	r0, r3
 8001c74:	4611      	mov	r1, r2
 8001c76:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001c7a:	623b      	str	r3, [r7, #32]
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001c80:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001c84:	4642      	mov	r2, r8
 8001c86:	464b      	mov	r3, r9
 8001c88:	f04f 0000 	mov.w	r0, #0
 8001c8c:	f04f 0100 	mov.w	r1, #0
 8001c90:	0159      	lsls	r1, r3, #5
 8001c92:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001c96:	0150      	lsls	r0, r2, #5
 8001c98:	4602      	mov	r2, r0
 8001c9a:	460b      	mov	r3, r1
 8001c9c:	4641      	mov	r1, r8
 8001c9e:	ebb2 0a01 	subs.w	sl, r2, r1
 8001ca2:	4649      	mov	r1, r9
 8001ca4:	eb63 0b01 	sbc.w	fp, r3, r1
 8001ca8:	f04f 0200 	mov.w	r2, #0
 8001cac:	f04f 0300 	mov.w	r3, #0
 8001cb0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001cb4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001cb8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001cbc:	ebb2 040a 	subs.w	r4, r2, sl
 8001cc0:	eb63 050b 	sbc.w	r5, r3, fp
 8001cc4:	f04f 0200 	mov.w	r2, #0
 8001cc8:	f04f 0300 	mov.w	r3, #0
 8001ccc:	00eb      	lsls	r3, r5, #3
 8001cce:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001cd2:	00e2      	lsls	r2, r4, #3
 8001cd4:	4614      	mov	r4, r2
 8001cd6:	461d      	mov	r5, r3
 8001cd8:	4643      	mov	r3, r8
 8001cda:	18e3      	adds	r3, r4, r3
 8001cdc:	603b      	str	r3, [r7, #0]
 8001cde:	464b      	mov	r3, r9
 8001ce0:	eb45 0303 	adc.w	r3, r5, r3
 8001ce4:	607b      	str	r3, [r7, #4]
 8001ce6:	f04f 0200 	mov.w	r2, #0
 8001cea:	f04f 0300 	mov.w	r3, #0
 8001cee:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001cf2:	4629      	mov	r1, r5
 8001cf4:	028b      	lsls	r3, r1, #10
 8001cf6:	4621      	mov	r1, r4
 8001cf8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001cfc:	4621      	mov	r1, r4
 8001cfe:	028a      	lsls	r2, r1, #10
 8001d00:	4610      	mov	r0, r2
 8001d02:	4619      	mov	r1, r3
 8001d04:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001d06:	2200      	movs	r2, #0
 8001d08:	61bb      	str	r3, [r7, #24]
 8001d0a:	61fa      	str	r2, [r7, #28]
 8001d0c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001d10:	f7fe faee 	bl	80002f0 <__aeabi_uldivmod>
 8001d14:	4602      	mov	r2, r0
 8001d16:	460b      	mov	r3, r1
 8001d18:	4613      	mov	r3, r2
 8001d1a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8001d1c:	4b0b      	ldr	r3, [pc, #44]	@ (8001d4c <HAL_RCC_GetSysClockFreq+0x200>)
 8001d1e:	685b      	ldr	r3, [r3, #4]
 8001d20:	0c1b      	lsrs	r3, r3, #16
 8001d22:	f003 0303 	and.w	r3, r3, #3
 8001d26:	3301      	adds	r3, #1
 8001d28:	005b      	lsls	r3, r3, #1
 8001d2a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8001d2c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001d2e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001d30:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d34:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001d36:	e002      	b.n	8001d3e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001d38:	4b05      	ldr	r3, [pc, #20]	@ (8001d50 <HAL_RCC_GetSysClockFreq+0x204>)
 8001d3a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001d3c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001d3e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8001d40:	4618      	mov	r0, r3
 8001d42:	3750      	adds	r7, #80	@ 0x50
 8001d44:	46bd      	mov	sp, r7
 8001d46:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001d4a:	bf00      	nop
 8001d4c:	40023800 	.word	0x40023800
 8001d50:	00f42400 	.word	0x00f42400

08001d54 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001d54:	b480      	push	{r7}
 8001d56:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001d58:	4b03      	ldr	r3, [pc, #12]	@ (8001d68 <HAL_RCC_GetHCLKFreq+0x14>)
 8001d5a:	681b      	ldr	r3, [r3, #0]
}
 8001d5c:	4618      	mov	r0, r3
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d64:	4770      	bx	lr
 8001d66:	bf00      	nop
 8001d68:	20000000 	.word	0x20000000

08001d6c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001d70:	f7ff fff0 	bl	8001d54 <HAL_RCC_GetHCLKFreq>
 8001d74:	4602      	mov	r2, r0
 8001d76:	4b05      	ldr	r3, [pc, #20]	@ (8001d8c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001d78:	689b      	ldr	r3, [r3, #8]
 8001d7a:	0a9b      	lsrs	r3, r3, #10
 8001d7c:	f003 0307 	and.w	r3, r3, #7
 8001d80:	4903      	ldr	r1, [pc, #12]	@ (8001d90 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001d82:	5ccb      	ldrb	r3, [r1, r3]
 8001d84:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001d88:	4618      	mov	r0, r3
 8001d8a:	bd80      	pop	{r7, pc}
 8001d8c:	40023800 	.word	0x40023800
 8001d90:	08007584 	.word	0x08007584

08001d94 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001d98:	f7ff ffdc 	bl	8001d54 <HAL_RCC_GetHCLKFreq>
 8001d9c:	4602      	mov	r2, r0
 8001d9e:	4b05      	ldr	r3, [pc, #20]	@ (8001db4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001da0:	689b      	ldr	r3, [r3, #8]
 8001da2:	0b5b      	lsrs	r3, r3, #13
 8001da4:	f003 0307 	and.w	r3, r3, #7
 8001da8:	4903      	ldr	r1, [pc, #12]	@ (8001db8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001daa:	5ccb      	ldrb	r3, [r1, r3]
 8001dac:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001db0:	4618      	mov	r0, r3
 8001db2:	bd80      	pop	{r7, pc}
 8001db4:	40023800 	.word	0x40023800
 8001db8:	08007584 	.word	0x08007584

08001dbc <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	b083      	sub	sp, #12
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
 8001dc4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	220f      	movs	r2, #15
 8001dca:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001dcc:	4b12      	ldr	r3, [pc, #72]	@ (8001e18 <HAL_RCC_GetClockConfig+0x5c>)
 8001dce:	689b      	ldr	r3, [r3, #8]
 8001dd0:	f003 0203 	and.w	r2, r3, #3
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001dd8:	4b0f      	ldr	r3, [pc, #60]	@ (8001e18 <HAL_RCC_GetClockConfig+0x5c>)
 8001dda:	689b      	ldr	r3, [r3, #8]
 8001ddc:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001de4:	4b0c      	ldr	r3, [pc, #48]	@ (8001e18 <HAL_RCC_GetClockConfig+0x5c>)
 8001de6:	689b      	ldr	r3, [r3, #8]
 8001de8:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8001df0:	4b09      	ldr	r3, [pc, #36]	@ (8001e18 <HAL_RCC_GetClockConfig+0x5c>)
 8001df2:	689b      	ldr	r3, [r3, #8]
 8001df4:	08db      	lsrs	r3, r3, #3
 8001df6:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001dfe:	4b07      	ldr	r3, [pc, #28]	@ (8001e1c <HAL_RCC_GetClockConfig+0x60>)
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	f003 020f 	and.w	r2, r3, #15
 8001e06:	683b      	ldr	r3, [r7, #0]
 8001e08:	601a      	str	r2, [r3, #0]
}
 8001e0a:	bf00      	nop
 8001e0c:	370c      	adds	r7, #12
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e14:	4770      	bx	lr
 8001e16:	bf00      	nop
 8001e18:	40023800 	.word	0x40023800
 8001e1c:	40023c00 	.word	0x40023c00

08001e20 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b088      	sub	sp, #32
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8001e28:	2300      	movs	r3, #0
 8001e2a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8001e30:	2300      	movs	r3, #0
 8001e32:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8001e34:	2300      	movs	r3, #0
 8001e36:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8001e38:	2300      	movs	r3, #0
 8001e3a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	f003 0301 	and.w	r3, r3, #1
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d012      	beq.n	8001e6e <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8001e48:	4b69      	ldr	r3, [pc, #420]	@ (8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001e4a:	689b      	ldr	r3, [r3, #8]
 8001e4c:	4a68      	ldr	r2, [pc, #416]	@ (8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001e4e:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8001e52:	6093      	str	r3, [r2, #8]
 8001e54:	4b66      	ldr	r3, [pc, #408]	@ (8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001e56:	689a      	ldr	r2, [r3, #8]
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e5c:	4964      	ldr	r1, [pc, #400]	@ (8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001e5e:	4313      	orrs	r3, r2
 8001e60:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d101      	bne.n	8001e6e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8001e6a:	2301      	movs	r3, #1
 8001e6c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d017      	beq.n	8001eaa <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001e7a:	4b5d      	ldr	r3, [pc, #372]	@ (8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001e7c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001e80:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001e88:	4959      	ldr	r1, [pc, #356]	@ (8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001e8a:	4313      	orrs	r3, r2
 8001e8c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001e94:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001e98:	d101      	bne.n	8001e9e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8001e9a:	2301      	movs	r3, #1
 8001e9c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d101      	bne.n	8001eaa <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8001ea6:	2301      	movs	r3, #1
 8001ea8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d017      	beq.n	8001ee6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8001eb6:	4b4e      	ldr	r3, [pc, #312]	@ (8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001eb8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001ebc:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ec4:	494a      	ldr	r1, [pc, #296]	@ (8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001ec6:	4313      	orrs	r3, r2
 8001ec8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ed0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001ed4:	d101      	bne.n	8001eda <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8001ed6:	2301      	movs	r3, #1
 8001ed8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d101      	bne.n	8001ee6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8001ee2:	2301      	movs	r3, #1
 8001ee4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d001      	beq.n	8001ef6 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8001ef2:	2301      	movs	r3, #1
 8001ef4:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	f003 0320 	and.w	r3, r3, #32
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	f000 808b 	beq.w	800201a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8001f04:	4b3a      	ldr	r3, [pc, #232]	@ (8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f08:	4a39      	ldr	r2, [pc, #228]	@ (8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f0a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f0e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f10:	4b37      	ldr	r3, [pc, #220]	@ (8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f14:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f18:	60bb      	str	r3, [r7, #8]
 8001f1a:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8001f1c:	4b35      	ldr	r3, [pc, #212]	@ (8001ff4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	4a34      	ldr	r2, [pc, #208]	@ (8001ff4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8001f22:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f26:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001f28:	f7fe ffc2 	bl	8000eb0 <HAL_GetTick>
 8001f2c:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8001f2e:	e008      	b.n	8001f42 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f30:	f7fe ffbe 	bl	8000eb0 <HAL_GetTick>
 8001f34:	4602      	mov	r2, r0
 8001f36:	697b      	ldr	r3, [r7, #20]
 8001f38:	1ad3      	subs	r3, r2, r3
 8001f3a:	2b64      	cmp	r3, #100	@ 0x64
 8001f3c:	d901      	bls.n	8001f42 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8001f3e:	2303      	movs	r3, #3
 8001f40:	e38f      	b.n	8002662 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8001f42:	4b2c      	ldr	r3, [pc, #176]	@ (8001ff4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d0f0      	beq.n	8001f30 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001f4e:	4b28      	ldr	r3, [pc, #160]	@ (8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f50:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f52:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001f56:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001f58:	693b      	ldr	r3, [r7, #16]
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d035      	beq.n	8001fca <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f62:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001f66:	693a      	ldr	r2, [r7, #16]
 8001f68:	429a      	cmp	r2, r3
 8001f6a:	d02e      	beq.n	8001fca <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001f6c:	4b20      	ldr	r3, [pc, #128]	@ (8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f6e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f70:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001f74:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001f76:	4b1e      	ldr	r3, [pc, #120]	@ (8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f7a:	4a1d      	ldr	r2, [pc, #116]	@ (8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f7c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f80:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001f82:	4b1b      	ldr	r3, [pc, #108]	@ (8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f86:	4a1a      	ldr	r2, [pc, #104]	@ (8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f88:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001f8c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8001f8e:	4a18      	ldr	r2, [pc, #96]	@ (8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f90:	693b      	ldr	r3, [r7, #16]
 8001f92:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8001f94:	4b16      	ldr	r3, [pc, #88]	@ (8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f96:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f98:	f003 0301 	and.w	r3, r3, #1
 8001f9c:	2b01      	cmp	r3, #1
 8001f9e:	d114      	bne.n	8001fca <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fa0:	f7fe ff86 	bl	8000eb0 <HAL_GetTick>
 8001fa4:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001fa6:	e00a      	b.n	8001fbe <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001fa8:	f7fe ff82 	bl	8000eb0 <HAL_GetTick>
 8001fac:	4602      	mov	r2, r0
 8001fae:	697b      	ldr	r3, [r7, #20]
 8001fb0:	1ad3      	subs	r3, r2, r3
 8001fb2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001fb6:	4293      	cmp	r3, r2
 8001fb8:	d901      	bls.n	8001fbe <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8001fba:	2303      	movs	r3, #3
 8001fbc:	e351      	b.n	8002662 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001fbe:	4b0c      	ldr	r3, [pc, #48]	@ (8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001fc0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001fc2:	f003 0302 	and.w	r3, r3, #2
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d0ee      	beq.n	8001fa8 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001fd2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8001fd6:	d111      	bne.n	8001ffc <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8001fd8:	4b05      	ldr	r3, [pc, #20]	@ (8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001fda:	689b      	ldr	r3, [r3, #8]
 8001fdc:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001fe4:	4b04      	ldr	r3, [pc, #16]	@ (8001ff8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8001fe6:	400b      	ands	r3, r1
 8001fe8:	4901      	ldr	r1, [pc, #4]	@ (8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001fea:	4313      	orrs	r3, r2
 8001fec:	608b      	str	r3, [r1, #8]
 8001fee:	e00b      	b.n	8002008 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8001ff0:	40023800 	.word	0x40023800
 8001ff4:	40007000 	.word	0x40007000
 8001ff8:	0ffffcff 	.word	0x0ffffcff
 8001ffc:	4bac      	ldr	r3, [pc, #688]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001ffe:	689b      	ldr	r3, [r3, #8]
 8002000:	4aab      	ldr	r2, [pc, #684]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002002:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8002006:	6093      	str	r3, [r2, #8]
 8002008:	4ba9      	ldr	r3, [pc, #676]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800200a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002010:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002014:	49a6      	ldr	r1, [pc, #664]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002016:	4313      	orrs	r3, r2
 8002018:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	f003 0310 	and.w	r3, r3, #16
 8002022:	2b00      	cmp	r3, #0
 8002024:	d010      	beq.n	8002048 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8002026:	4ba2      	ldr	r3, [pc, #648]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002028:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800202c:	4aa0      	ldr	r2, [pc, #640]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800202e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002032:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002036:	4b9e      	ldr	r3, [pc, #632]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002038:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002040:	499b      	ldr	r1, [pc, #620]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002042:	4313      	orrs	r3, r2
 8002044:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002050:	2b00      	cmp	r3, #0
 8002052:	d00a      	beq.n	800206a <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002054:	4b96      	ldr	r3, [pc, #600]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002056:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800205a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002062:	4993      	ldr	r1, [pc, #588]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002064:	4313      	orrs	r3, r2
 8002066:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002072:	2b00      	cmp	r3, #0
 8002074:	d00a      	beq.n	800208c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002076:	4b8e      	ldr	r3, [pc, #568]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002078:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800207c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002084:	498a      	ldr	r1, [pc, #552]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002086:	4313      	orrs	r3, r2
 8002088:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002094:	2b00      	cmp	r3, #0
 8002096:	d00a      	beq.n	80020ae <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002098:	4b85      	ldr	r3, [pc, #532]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800209a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800209e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80020a6:	4982      	ldr	r1, [pc, #520]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80020a8:	4313      	orrs	r3, r2
 80020aa:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d00a      	beq.n	80020d0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80020ba:	4b7d      	ldr	r3, [pc, #500]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80020bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020c0:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80020c8:	4979      	ldr	r1, [pc, #484]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80020ca:	4313      	orrs	r3, r2
 80020cc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d00a      	beq.n	80020f2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80020dc:	4b74      	ldr	r3, [pc, #464]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80020de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020e2:	f023 0203 	bic.w	r2, r3, #3
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020ea:	4971      	ldr	r1, [pc, #452]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80020ec:	4313      	orrs	r3, r2
 80020ee:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d00a      	beq.n	8002114 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80020fe:	4b6c      	ldr	r3, [pc, #432]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002100:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002104:	f023 020c 	bic.w	r2, r3, #12
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800210c:	4968      	ldr	r1, [pc, #416]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800210e:	4313      	orrs	r3, r2
 8002110:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800211c:	2b00      	cmp	r3, #0
 800211e:	d00a      	beq.n	8002136 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002120:	4b63      	ldr	r3, [pc, #396]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002122:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002126:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800212e:	4960      	ldr	r1, [pc, #384]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002130:	4313      	orrs	r3, r2
 8002132:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800213e:	2b00      	cmp	r3, #0
 8002140:	d00a      	beq.n	8002158 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002142:	4b5b      	ldr	r3, [pc, #364]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002144:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002148:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002150:	4957      	ldr	r1, [pc, #348]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002152:	4313      	orrs	r3, r2
 8002154:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002160:	2b00      	cmp	r3, #0
 8002162:	d00a      	beq.n	800217a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002164:	4b52      	ldr	r3, [pc, #328]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002166:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800216a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002172:	494f      	ldr	r1, [pc, #316]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002174:	4313      	orrs	r3, r2
 8002176:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002182:	2b00      	cmp	r3, #0
 8002184:	d00a      	beq.n	800219c <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8002186:	4b4a      	ldr	r3, [pc, #296]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002188:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800218c:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002194:	4946      	ldr	r1, [pc, #280]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002196:	4313      	orrs	r3, r2
 8002198:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d00a      	beq.n	80021be <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80021a8:	4b41      	ldr	r3, [pc, #260]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80021aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80021ae:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021b6:	493e      	ldr	r1, [pc, #248]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80021b8:	4313      	orrs	r3, r2
 80021ba:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d00a      	beq.n	80021e0 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80021ca:	4b39      	ldr	r3, [pc, #228]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80021cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80021d0:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021d8:	4935      	ldr	r1, [pc, #212]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80021da:	4313      	orrs	r3, r2
 80021dc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d00a      	beq.n	8002202 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80021ec:	4b30      	ldr	r3, [pc, #192]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80021ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80021f2:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80021fa:	492d      	ldr	r1, [pc, #180]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80021fc:	4313      	orrs	r3, r2
 80021fe:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800220a:	2b00      	cmp	r3, #0
 800220c:	d011      	beq.n	8002232 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800220e:	4b28      	ldr	r3, [pc, #160]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002210:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002214:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800221c:	4924      	ldr	r1, [pc, #144]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800221e:	4313      	orrs	r3, r2
 8002220:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002228:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800222c:	d101      	bne.n	8002232 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800222e:	2301      	movs	r3, #1
 8002230:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	f003 0308 	and.w	r3, r3, #8
 800223a:	2b00      	cmp	r3, #0
 800223c:	d001      	beq.n	8002242 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800223e:	2301      	movs	r3, #1
 8002240:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800224a:	2b00      	cmp	r3, #0
 800224c:	d00a      	beq.n	8002264 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800224e:	4b18      	ldr	r3, [pc, #96]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002250:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002254:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800225c:	4914      	ldr	r1, [pc, #80]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800225e:	4313      	orrs	r3, r2
 8002260:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800226c:	2b00      	cmp	r3, #0
 800226e:	d00b      	beq.n	8002288 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002270:	4b0f      	ldr	r3, [pc, #60]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002272:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002276:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002280:	490b      	ldr	r1, [pc, #44]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002282:	4313      	orrs	r3, r2
 8002284:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002290:	2b00      	cmp	r3, #0
 8002292:	d00f      	beq.n	80022b4 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8002294:	4b06      	ldr	r3, [pc, #24]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002296:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800229a:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80022a4:	4902      	ldr	r1, [pc, #8]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80022a6:	4313      	orrs	r3, r2
 80022a8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80022ac:	e002      	b.n	80022b4 <HAL_RCCEx_PeriphCLKConfig+0x494>
 80022ae:	bf00      	nop
 80022b0:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d00b      	beq.n	80022d8 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80022c0:	4b8a      	ldr	r3, [pc, #552]	@ (80024ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80022c2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80022c6:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022d0:	4986      	ldr	r1, [pc, #536]	@ (80024ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80022d2:	4313      	orrs	r3, r2
 80022d4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d00b      	beq.n	80022fc <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80022e4:	4b81      	ldr	r3, [pc, #516]	@ (80024ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80022e6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80022ea:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80022f4:	497d      	ldr	r1, [pc, #500]	@ (80024ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80022f6:	4313      	orrs	r3, r2
 80022f8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80022fc:	69fb      	ldr	r3, [r7, #28]
 80022fe:	2b01      	cmp	r3, #1
 8002300:	d006      	beq.n	8002310 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800230a:	2b00      	cmp	r3, #0
 800230c:	f000 80d6 	beq.w	80024bc <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8002310:	4b76      	ldr	r3, [pc, #472]	@ (80024ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	4a75      	ldr	r2, [pc, #468]	@ (80024ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002316:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800231a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800231c:	f7fe fdc8 	bl	8000eb0 <HAL_GetTick>
 8002320:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002322:	e008      	b.n	8002336 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002324:	f7fe fdc4 	bl	8000eb0 <HAL_GetTick>
 8002328:	4602      	mov	r2, r0
 800232a:	697b      	ldr	r3, [r7, #20]
 800232c:	1ad3      	subs	r3, r2, r3
 800232e:	2b64      	cmp	r3, #100	@ 0x64
 8002330:	d901      	bls.n	8002336 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002332:	2303      	movs	r3, #3
 8002334:	e195      	b.n	8002662 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002336:	4b6d      	ldr	r3, [pc, #436]	@ (80024ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800233e:	2b00      	cmp	r3, #0
 8002340:	d1f0      	bne.n	8002324 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	f003 0301 	and.w	r3, r3, #1
 800234a:	2b00      	cmp	r3, #0
 800234c:	d021      	beq.n	8002392 <HAL_RCCEx_PeriphCLKConfig+0x572>
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002352:	2b00      	cmp	r3, #0
 8002354:	d11d      	bne.n	8002392 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002356:	4b65      	ldr	r3, [pc, #404]	@ (80024ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002358:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800235c:	0c1b      	lsrs	r3, r3, #16
 800235e:	f003 0303 	and.w	r3, r3, #3
 8002362:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002364:	4b61      	ldr	r3, [pc, #388]	@ (80024ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002366:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800236a:	0e1b      	lsrs	r3, r3, #24
 800236c:	f003 030f 	and.w	r3, r3, #15
 8002370:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	685b      	ldr	r3, [r3, #4]
 8002376:	019a      	lsls	r2, r3, #6
 8002378:	693b      	ldr	r3, [r7, #16]
 800237a:	041b      	lsls	r3, r3, #16
 800237c:	431a      	orrs	r2, r3
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	061b      	lsls	r3, r3, #24
 8002382:	431a      	orrs	r2, r3
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	689b      	ldr	r3, [r3, #8]
 8002388:	071b      	lsls	r3, r3, #28
 800238a:	4958      	ldr	r1, [pc, #352]	@ (80024ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800238c:	4313      	orrs	r3, r2
 800238e:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800239a:	2b00      	cmp	r3, #0
 800239c:	d004      	beq.n	80023a8 <HAL_RCCEx_PeriphCLKConfig+0x588>
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80023a2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80023a6:	d00a      	beq.n	80023be <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d02e      	beq.n	8002412 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023b8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80023bc:	d129      	bne.n	8002412 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80023be:	4b4b      	ldr	r3, [pc, #300]	@ (80024ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80023c0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80023c4:	0c1b      	lsrs	r3, r3, #16
 80023c6:	f003 0303 	and.w	r3, r3, #3
 80023ca:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80023cc:	4b47      	ldr	r3, [pc, #284]	@ (80024ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80023ce:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80023d2:	0f1b      	lsrs	r3, r3, #28
 80023d4:	f003 0307 	and.w	r3, r3, #7
 80023d8:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	685b      	ldr	r3, [r3, #4]
 80023de:	019a      	lsls	r2, r3, #6
 80023e0:	693b      	ldr	r3, [r7, #16]
 80023e2:	041b      	lsls	r3, r3, #16
 80023e4:	431a      	orrs	r2, r3
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	68db      	ldr	r3, [r3, #12]
 80023ea:	061b      	lsls	r3, r3, #24
 80023ec:	431a      	orrs	r2, r3
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	071b      	lsls	r3, r3, #28
 80023f2:	493e      	ldr	r1, [pc, #248]	@ (80024ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80023f4:	4313      	orrs	r3, r2
 80023f6:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80023fa:	4b3c      	ldr	r3, [pc, #240]	@ (80024ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80023fc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002400:	f023 021f 	bic.w	r2, r3, #31
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002408:	3b01      	subs	r3, #1
 800240a:	4938      	ldr	r1, [pc, #224]	@ (80024ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800240c:	4313      	orrs	r3, r2
 800240e:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800241a:	2b00      	cmp	r3, #0
 800241c:	d01d      	beq.n	800245a <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800241e:	4b33      	ldr	r3, [pc, #204]	@ (80024ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002420:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002424:	0e1b      	lsrs	r3, r3, #24
 8002426:	f003 030f 	and.w	r3, r3, #15
 800242a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800242c:	4b2f      	ldr	r3, [pc, #188]	@ (80024ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800242e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002432:	0f1b      	lsrs	r3, r3, #28
 8002434:	f003 0307 	and.w	r3, r3, #7
 8002438:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	685b      	ldr	r3, [r3, #4]
 800243e:	019a      	lsls	r2, r3, #6
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	691b      	ldr	r3, [r3, #16]
 8002444:	041b      	lsls	r3, r3, #16
 8002446:	431a      	orrs	r2, r3
 8002448:	693b      	ldr	r3, [r7, #16]
 800244a:	061b      	lsls	r3, r3, #24
 800244c:	431a      	orrs	r2, r3
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	071b      	lsls	r3, r3, #28
 8002452:	4926      	ldr	r1, [pc, #152]	@ (80024ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002454:	4313      	orrs	r3, r2
 8002456:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002462:	2b00      	cmp	r3, #0
 8002464:	d011      	beq.n	800248a <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	685b      	ldr	r3, [r3, #4]
 800246a:	019a      	lsls	r2, r3, #6
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	691b      	ldr	r3, [r3, #16]
 8002470:	041b      	lsls	r3, r3, #16
 8002472:	431a      	orrs	r2, r3
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	68db      	ldr	r3, [r3, #12]
 8002478:	061b      	lsls	r3, r3, #24
 800247a:	431a      	orrs	r2, r3
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	689b      	ldr	r3, [r3, #8]
 8002480:	071b      	lsls	r3, r3, #28
 8002482:	491a      	ldr	r1, [pc, #104]	@ (80024ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002484:	4313      	orrs	r3, r2
 8002486:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800248a:	4b18      	ldr	r3, [pc, #96]	@ (80024ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	4a17      	ldr	r2, [pc, #92]	@ (80024ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002490:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002494:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002496:	f7fe fd0b 	bl	8000eb0 <HAL_GetTick>
 800249a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800249c:	e008      	b.n	80024b0 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800249e:	f7fe fd07 	bl	8000eb0 <HAL_GetTick>
 80024a2:	4602      	mov	r2, r0
 80024a4:	697b      	ldr	r3, [r7, #20]
 80024a6:	1ad3      	subs	r3, r2, r3
 80024a8:	2b64      	cmp	r3, #100	@ 0x64
 80024aa:	d901      	bls.n	80024b0 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80024ac:	2303      	movs	r3, #3
 80024ae:	e0d8      	b.n	8002662 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80024b0:	4b0e      	ldr	r3, [pc, #56]	@ (80024ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d0f0      	beq.n	800249e <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80024bc:	69bb      	ldr	r3, [r7, #24]
 80024be:	2b01      	cmp	r3, #1
 80024c0:	f040 80ce 	bne.w	8002660 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80024c4:	4b09      	ldr	r3, [pc, #36]	@ (80024ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	4a08      	ldr	r2, [pc, #32]	@ (80024ec <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80024ca:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80024ce:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80024d0:	f7fe fcee 	bl	8000eb0 <HAL_GetTick>
 80024d4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80024d6:	e00b      	b.n	80024f0 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80024d8:	f7fe fcea 	bl	8000eb0 <HAL_GetTick>
 80024dc:	4602      	mov	r2, r0
 80024de:	697b      	ldr	r3, [r7, #20]
 80024e0:	1ad3      	subs	r3, r2, r3
 80024e2:	2b64      	cmp	r3, #100	@ 0x64
 80024e4:	d904      	bls.n	80024f0 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80024e6:	2303      	movs	r3, #3
 80024e8:	e0bb      	b.n	8002662 <HAL_RCCEx_PeriphCLKConfig+0x842>
 80024ea:	bf00      	nop
 80024ec:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80024f0:	4b5e      	ldr	r3, [pc, #376]	@ (800266c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80024f8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80024fc:	d0ec      	beq.n	80024d8 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002506:	2b00      	cmp	r3, #0
 8002508:	d003      	beq.n	8002512 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800250e:	2b00      	cmp	r3, #0
 8002510:	d009      	beq.n	8002526 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800251a:	2b00      	cmp	r3, #0
 800251c:	d02e      	beq.n	800257c <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002522:	2b00      	cmp	r3, #0
 8002524:	d12a      	bne.n	800257c <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8002526:	4b51      	ldr	r3, [pc, #324]	@ (800266c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002528:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800252c:	0c1b      	lsrs	r3, r3, #16
 800252e:	f003 0303 	and.w	r3, r3, #3
 8002532:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002534:	4b4d      	ldr	r3, [pc, #308]	@ (800266c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002536:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800253a:	0f1b      	lsrs	r3, r3, #28
 800253c:	f003 0307 	and.w	r3, r3, #7
 8002540:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	695b      	ldr	r3, [r3, #20]
 8002546:	019a      	lsls	r2, r3, #6
 8002548:	693b      	ldr	r3, [r7, #16]
 800254a:	041b      	lsls	r3, r3, #16
 800254c:	431a      	orrs	r2, r3
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	699b      	ldr	r3, [r3, #24]
 8002552:	061b      	lsls	r3, r3, #24
 8002554:	431a      	orrs	r2, r3
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	071b      	lsls	r3, r3, #28
 800255a:	4944      	ldr	r1, [pc, #272]	@ (800266c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800255c:	4313      	orrs	r3, r2
 800255e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8002562:	4b42      	ldr	r3, [pc, #264]	@ (800266c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002564:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002568:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002570:	3b01      	subs	r3, #1
 8002572:	021b      	lsls	r3, r3, #8
 8002574:	493d      	ldr	r1, [pc, #244]	@ (800266c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002576:	4313      	orrs	r3, r2
 8002578:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002584:	2b00      	cmp	r3, #0
 8002586:	d022      	beq.n	80025ce <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800258c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002590:	d11d      	bne.n	80025ce <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002592:	4b36      	ldr	r3, [pc, #216]	@ (800266c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002594:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002598:	0e1b      	lsrs	r3, r3, #24
 800259a:	f003 030f 	and.w	r3, r3, #15
 800259e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80025a0:	4b32      	ldr	r3, [pc, #200]	@ (800266c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80025a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025a6:	0f1b      	lsrs	r3, r3, #28
 80025a8:	f003 0307 	and.w	r3, r3, #7
 80025ac:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	695b      	ldr	r3, [r3, #20]
 80025b2:	019a      	lsls	r2, r3, #6
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	6a1b      	ldr	r3, [r3, #32]
 80025b8:	041b      	lsls	r3, r3, #16
 80025ba:	431a      	orrs	r2, r3
 80025bc:	693b      	ldr	r3, [r7, #16]
 80025be:	061b      	lsls	r3, r3, #24
 80025c0:	431a      	orrs	r2, r3
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	071b      	lsls	r3, r3, #28
 80025c6:	4929      	ldr	r1, [pc, #164]	@ (800266c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80025c8:	4313      	orrs	r3, r2
 80025ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f003 0308 	and.w	r3, r3, #8
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d028      	beq.n	800262c <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80025da:	4b24      	ldr	r3, [pc, #144]	@ (800266c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80025dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025e0:	0e1b      	lsrs	r3, r3, #24
 80025e2:	f003 030f 	and.w	r3, r3, #15
 80025e6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80025e8:	4b20      	ldr	r3, [pc, #128]	@ (800266c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80025ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025ee:	0c1b      	lsrs	r3, r3, #16
 80025f0:	f003 0303 	and.w	r3, r3, #3
 80025f4:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	695b      	ldr	r3, [r3, #20]
 80025fa:	019a      	lsls	r2, r3, #6
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	041b      	lsls	r3, r3, #16
 8002600:	431a      	orrs	r2, r3
 8002602:	693b      	ldr	r3, [r7, #16]
 8002604:	061b      	lsls	r3, r3, #24
 8002606:	431a      	orrs	r2, r3
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	69db      	ldr	r3, [r3, #28]
 800260c:	071b      	lsls	r3, r3, #28
 800260e:	4917      	ldr	r1, [pc, #92]	@ (800266c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002610:	4313      	orrs	r3, r2
 8002612:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8002616:	4b15      	ldr	r3, [pc, #84]	@ (800266c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002618:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800261c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002624:	4911      	ldr	r1, [pc, #68]	@ (800266c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002626:	4313      	orrs	r3, r2
 8002628:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800262c:	4b0f      	ldr	r3, [pc, #60]	@ (800266c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	4a0e      	ldr	r2, [pc, #56]	@ (800266c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002632:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002636:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002638:	f7fe fc3a 	bl	8000eb0 <HAL_GetTick>
 800263c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800263e:	e008      	b.n	8002652 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002640:	f7fe fc36 	bl	8000eb0 <HAL_GetTick>
 8002644:	4602      	mov	r2, r0
 8002646:	697b      	ldr	r3, [r7, #20]
 8002648:	1ad3      	subs	r3, r2, r3
 800264a:	2b64      	cmp	r3, #100	@ 0x64
 800264c:	d901      	bls.n	8002652 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800264e:	2303      	movs	r3, #3
 8002650:	e007      	b.n	8002662 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002652:	4b06      	ldr	r3, [pc, #24]	@ (800266c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800265a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800265e:	d1ef      	bne.n	8002640 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8002660:	2300      	movs	r3, #0
}
 8002662:	4618      	mov	r0, r3
 8002664:	3720      	adds	r7, #32
 8002666:	46bd      	mov	sp, r7
 8002668:	bd80      	pop	{r7, pc}
 800266a:	bf00      	nop
 800266c:	40023800 	.word	0x40023800

08002670 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002670:	b580      	push	{r7, lr}
 8002672:	b082      	sub	sp, #8
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	2b00      	cmp	r3, #0
 800267c:	d101      	bne.n	8002682 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800267e:	2301      	movs	r3, #1
 8002680:	e049      	b.n	8002716 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002688:	b2db      	uxtb	r3, r3
 800268a:	2b00      	cmp	r3, #0
 800268c:	d106      	bne.n	800269c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	2200      	movs	r2, #0
 8002692:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002696:	6878      	ldr	r0, [r7, #4]
 8002698:	f000 f841 	bl	800271e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	2202      	movs	r2, #2
 80026a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681a      	ldr	r2, [r3, #0]
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	3304      	adds	r3, #4
 80026ac:	4619      	mov	r1, r3
 80026ae:	4610      	mov	r0, r2
 80026b0:	f000 f9e8 	bl	8002a84 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	2201      	movs	r2, #1
 80026b8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	2201      	movs	r2, #1
 80026c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	2201      	movs	r2, #1
 80026c8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	2201      	movs	r2, #1
 80026d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	2201      	movs	r2, #1
 80026d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	2201      	movs	r2, #1
 80026e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	2201      	movs	r2, #1
 80026e8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	2201      	movs	r2, #1
 80026f0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	2201      	movs	r2, #1
 80026f8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	2201      	movs	r2, #1
 8002700:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	2201      	movs	r2, #1
 8002708:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	2201      	movs	r2, #1
 8002710:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002714:	2300      	movs	r3, #0
}
 8002716:	4618      	mov	r0, r3
 8002718:	3708      	adds	r7, #8
 800271a:	46bd      	mov	sp, r7
 800271c:	bd80      	pop	{r7, pc}

0800271e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800271e:	b480      	push	{r7}
 8002720:	b083      	sub	sp, #12
 8002722:	af00      	add	r7, sp, #0
 8002724:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002726:	bf00      	nop
 8002728:	370c      	adds	r7, #12
 800272a:	46bd      	mov	sp, r7
 800272c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002730:	4770      	bx	lr
	...

08002734 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002734:	b480      	push	{r7}
 8002736:	b085      	sub	sp, #20
 8002738:	af00      	add	r7, sp, #0
 800273a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002742:	b2db      	uxtb	r3, r3
 8002744:	2b01      	cmp	r3, #1
 8002746:	d001      	beq.n	800274c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002748:	2301      	movs	r3, #1
 800274a:	e054      	b.n	80027f6 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	2202      	movs	r2, #2
 8002750:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	68da      	ldr	r2, [r3, #12]
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f042 0201 	orr.w	r2, r2, #1
 8002762:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	4a26      	ldr	r2, [pc, #152]	@ (8002804 <HAL_TIM_Base_Start_IT+0xd0>)
 800276a:	4293      	cmp	r3, r2
 800276c:	d022      	beq.n	80027b4 <HAL_TIM_Base_Start_IT+0x80>
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002776:	d01d      	beq.n	80027b4 <HAL_TIM_Base_Start_IT+0x80>
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	4a22      	ldr	r2, [pc, #136]	@ (8002808 <HAL_TIM_Base_Start_IT+0xd4>)
 800277e:	4293      	cmp	r3, r2
 8002780:	d018      	beq.n	80027b4 <HAL_TIM_Base_Start_IT+0x80>
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	4a21      	ldr	r2, [pc, #132]	@ (800280c <HAL_TIM_Base_Start_IT+0xd8>)
 8002788:	4293      	cmp	r3, r2
 800278a:	d013      	beq.n	80027b4 <HAL_TIM_Base_Start_IT+0x80>
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	4a1f      	ldr	r2, [pc, #124]	@ (8002810 <HAL_TIM_Base_Start_IT+0xdc>)
 8002792:	4293      	cmp	r3, r2
 8002794:	d00e      	beq.n	80027b4 <HAL_TIM_Base_Start_IT+0x80>
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	4a1e      	ldr	r2, [pc, #120]	@ (8002814 <HAL_TIM_Base_Start_IT+0xe0>)
 800279c:	4293      	cmp	r3, r2
 800279e:	d009      	beq.n	80027b4 <HAL_TIM_Base_Start_IT+0x80>
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	4a1c      	ldr	r2, [pc, #112]	@ (8002818 <HAL_TIM_Base_Start_IT+0xe4>)
 80027a6:	4293      	cmp	r3, r2
 80027a8:	d004      	beq.n	80027b4 <HAL_TIM_Base_Start_IT+0x80>
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	4a1b      	ldr	r2, [pc, #108]	@ (800281c <HAL_TIM_Base_Start_IT+0xe8>)
 80027b0:	4293      	cmp	r3, r2
 80027b2:	d115      	bne.n	80027e0 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	689a      	ldr	r2, [r3, #8]
 80027ba:	4b19      	ldr	r3, [pc, #100]	@ (8002820 <HAL_TIM_Base_Start_IT+0xec>)
 80027bc:	4013      	ands	r3, r2
 80027be:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	2b06      	cmp	r3, #6
 80027c4:	d015      	beq.n	80027f2 <HAL_TIM_Base_Start_IT+0xbe>
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80027cc:	d011      	beq.n	80027f2 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	681a      	ldr	r2, [r3, #0]
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	f042 0201 	orr.w	r2, r2, #1
 80027dc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80027de:	e008      	b.n	80027f2 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	681a      	ldr	r2, [r3, #0]
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f042 0201 	orr.w	r2, r2, #1
 80027ee:	601a      	str	r2, [r3, #0]
 80027f0:	e000      	b.n	80027f4 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80027f2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80027f4:	2300      	movs	r3, #0
}
 80027f6:	4618      	mov	r0, r3
 80027f8:	3714      	adds	r7, #20
 80027fa:	46bd      	mov	sp, r7
 80027fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002800:	4770      	bx	lr
 8002802:	bf00      	nop
 8002804:	40010000 	.word	0x40010000
 8002808:	40000400 	.word	0x40000400
 800280c:	40000800 	.word	0x40000800
 8002810:	40000c00 	.word	0x40000c00
 8002814:	40010400 	.word	0x40010400
 8002818:	40014000 	.word	0x40014000
 800281c:	40001800 	.word	0x40001800
 8002820:	00010007 	.word	0x00010007

08002824 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	b084      	sub	sp, #16
 8002828:	af00      	add	r7, sp, #0
 800282a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	68db      	ldr	r3, [r3, #12]
 8002832:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	691b      	ldr	r3, [r3, #16]
 800283a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800283c:	68bb      	ldr	r3, [r7, #8]
 800283e:	f003 0302 	and.w	r3, r3, #2
 8002842:	2b00      	cmp	r3, #0
 8002844:	d020      	beq.n	8002888 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	f003 0302 	and.w	r3, r3, #2
 800284c:	2b00      	cmp	r3, #0
 800284e:	d01b      	beq.n	8002888 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	f06f 0202 	mvn.w	r2, #2
 8002858:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	2201      	movs	r2, #1
 800285e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	699b      	ldr	r3, [r3, #24]
 8002866:	f003 0303 	and.w	r3, r3, #3
 800286a:	2b00      	cmp	r3, #0
 800286c:	d003      	beq.n	8002876 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800286e:	6878      	ldr	r0, [r7, #4]
 8002870:	f000 f8e9 	bl	8002a46 <HAL_TIM_IC_CaptureCallback>
 8002874:	e005      	b.n	8002882 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002876:	6878      	ldr	r0, [r7, #4]
 8002878:	f000 f8db 	bl	8002a32 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800287c:	6878      	ldr	r0, [r7, #4]
 800287e:	f000 f8ec 	bl	8002a5a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	2200      	movs	r2, #0
 8002886:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002888:	68bb      	ldr	r3, [r7, #8]
 800288a:	f003 0304 	and.w	r3, r3, #4
 800288e:	2b00      	cmp	r3, #0
 8002890:	d020      	beq.n	80028d4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	f003 0304 	and.w	r3, r3, #4
 8002898:	2b00      	cmp	r3, #0
 800289a:	d01b      	beq.n	80028d4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	f06f 0204 	mvn.w	r2, #4
 80028a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	2202      	movs	r2, #2
 80028aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	699b      	ldr	r3, [r3, #24]
 80028b2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d003      	beq.n	80028c2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80028ba:	6878      	ldr	r0, [r7, #4]
 80028bc:	f000 f8c3 	bl	8002a46 <HAL_TIM_IC_CaptureCallback>
 80028c0:	e005      	b.n	80028ce <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80028c2:	6878      	ldr	r0, [r7, #4]
 80028c4:	f000 f8b5 	bl	8002a32 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80028c8:	6878      	ldr	r0, [r7, #4]
 80028ca:	f000 f8c6 	bl	8002a5a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	2200      	movs	r2, #0
 80028d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80028d4:	68bb      	ldr	r3, [r7, #8]
 80028d6:	f003 0308 	and.w	r3, r3, #8
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d020      	beq.n	8002920 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	f003 0308 	and.w	r3, r3, #8
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d01b      	beq.n	8002920 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	f06f 0208 	mvn.w	r2, #8
 80028f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	2204      	movs	r2, #4
 80028f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	69db      	ldr	r3, [r3, #28]
 80028fe:	f003 0303 	and.w	r3, r3, #3
 8002902:	2b00      	cmp	r3, #0
 8002904:	d003      	beq.n	800290e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002906:	6878      	ldr	r0, [r7, #4]
 8002908:	f000 f89d 	bl	8002a46 <HAL_TIM_IC_CaptureCallback>
 800290c:	e005      	b.n	800291a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800290e:	6878      	ldr	r0, [r7, #4]
 8002910:	f000 f88f 	bl	8002a32 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002914:	6878      	ldr	r0, [r7, #4]
 8002916:	f000 f8a0 	bl	8002a5a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	2200      	movs	r2, #0
 800291e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002920:	68bb      	ldr	r3, [r7, #8]
 8002922:	f003 0310 	and.w	r3, r3, #16
 8002926:	2b00      	cmp	r3, #0
 8002928:	d020      	beq.n	800296c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	f003 0310 	and.w	r3, r3, #16
 8002930:	2b00      	cmp	r3, #0
 8002932:	d01b      	beq.n	800296c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f06f 0210 	mvn.w	r2, #16
 800293c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	2208      	movs	r2, #8
 8002942:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	69db      	ldr	r3, [r3, #28]
 800294a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800294e:	2b00      	cmp	r3, #0
 8002950:	d003      	beq.n	800295a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002952:	6878      	ldr	r0, [r7, #4]
 8002954:	f000 f877 	bl	8002a46 <HAL_TIM_IC_CaptureCallback>
 8002958:	e005      	b.n	8002966 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800295a:	6878      	ldr	r0, [r7, #4]
 800295c:	f000 f869 	bl	8002a32 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002960:	6878      	ldr	r0, [r7, #4]
 8002962:	f000 f87a 	bl	8002a5a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	2200      	movs	r2, #0
 800296a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800296c:	68bb      	ldr	r3, [r7, #8]
 800296e:	f003 0301 	and.w	r3, r3, #1
 8002972:	2b00      	cmp	r3, #0
 8002974:	d00c      	beq.n	8002990 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	f003 0301 	and.w	r3, r3, #1
 800297c:	2b00      	cmp	r3, #0
 800297e:	d007      	beq.n	8002990 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f06f 0201 	mvn.w	r2, #1
 8002988:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800298a:	6878      	ldr	r0, [r7, #4]
 800298c:	f7fe f832 	bl	80009f4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8002990:	68bb      	ldr	r3, [r7, #8]
 8002992:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002996:	2b00      	cmp	r3, #0
 8002998:	d104      	bne.n	80029a4 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800299a:	68bb      	ldr	r3, [r7, #8]
 800299c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d00c      	beq.n	80029be <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d007      	beq.n	80029be <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80029b6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80029b8:	6878      	ldr	r0, [r7, #4]
 80029ba:	f000 f919 	bl	8002bf0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80029be:	68bb      	ldr	r3, [r7, #8]
 80029c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d00c      	beq.n	80029e2 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d007      	beq.n	80029e2 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80029da:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80029dc:	6878      	ldr	r0, [r7, #4]
 80029de:	f000 f911 	bl	8002c04 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80029e2:	68bb      	ldr	r3, [r7, #8]
 80029e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d00c      	beq.n	8002a06 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d007      	beq.n	8002a06 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80029fe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002a00:	6878      	ldr	r0, [r7, #4]
 8002a02:	f000 f834 	bl	8002a6e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002a06:	68bb      	ldr	r3, [r7, #8]
 8002a08:	f003 0320 	and.w	r3, r3, #32
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d00c      	beq.n	8002a2a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	f003 0320 	and.w	r3, r3, #32
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d007      	beq.n	8002a2a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	f06f 0220 	mvn.w	r2, #32
 8002a22:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002a24:	6878      	ldr	r0, [r7, #4]
 8002a26:	f000 f8d9 	bl	8002bdc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002a2a:	bf00      	nop
 8002a2c:	3710      	adds	r7, #16
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	bd80      	pop	{r7, pc}

08002a32 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002a32:	b480      	push	{r7}
 8002a34:	b083      	sub	sp, #12
 8002a36:	af00      	add	r7, sp, #0
 8002a38:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002a3a:	bf00      	nop
 8002a3c:	370c      	adds	r7, #12
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a44:	4770      	bx	lr

08002a46 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002a46:	b480      	push	{r7}
 8002a48:	b083      	sub	sp, #12
 8002a4a:	af00      	add	r7, sp, #0
 8002a4c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002a4e:	bf00      	nop
 8002a50:	370c      	adds	r7, #12
 8002a52:	46bd      	mov	sp, r7
 8002a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a58:	4770      	bx	lr

08002a5a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002a5a:	b480      	push	{r7}
 8002a5c:	b083      	sub	sp, #12
 8002a5e:	af00      	add	r7, sp, #0
 8002a60:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002a62:	bf00      	nop
 8002a64:	370c      	adds	r7, #12
 8002a66:	46bd      	mov	sp, r7
 8002a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6c:	4770      	bx	lr

08002a6e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002a6e:	b480      	push	{r7}
 8002a70:	b083      	sub	sp, #12
 8002a72:	af00      	add	r7, sp, #0
 8002a74:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002a76:	bf00      	nop
 8002a78:	370c      	adds	r7, #12
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a80:	4770      	bx	lr
	...

08002a84 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002a84:	b480      	push	{r7}
 8002a86:	b085      	sub	sp, #20
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	6078      	str	r0, [r7, #4]
 8002a8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	4a46      	ldr	r2, [pc, #280]	@ (8002bb0 <TIM_Base_SetConfig+0x12c>)
 8002a98:	4293      	cmp	r3, r2
 8002a9a:	d013      	beq.n	8002ac4 <TIM_Base_SetConfig+0x40>
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002aa2:	d00f      	beq.n	8002ac4 <TIM_Base_SetConfig+0x40>
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	4a43      	ldr	r2, [pc, #268]	@ (8002bb4 <TIM_Base_SetConfig+0x130>)
 8002aa8:	4293      	cmp	r3, r2
 8002aaa:	d00b      	beq.n	8002ac4 <TIM_Base_SetConfig+0x40>
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	4a42      	ldr	r2, [pc, #264]	@ (8002bb8 <TIM_Base_SetConfig+0x134>)
 8002ab0:	4293      	cmp	r3, r2
 8002ab2:	d007      	beq.n	8002ac4 <TIM_Base_SetConfig+0x40>
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	4a41      	ldr	r2, [pc, #260]	@ (8002bbc <TIM_Base_SetConfig+0x138>)
 8002ab8:	4293      	cmp	r3, r2
 8002aba:	d003      	beq.n	8002ac4 <TIM_Base_SetConfig+0x40>
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	4a40      	ldr	r2, [pc, #256]	@ (8002bc0 <TIM_Base_SetConfig+0x13c>)
 8002ac0:	4293      	cmp	r3, r2
 8002ac2:	d108      	bne.n	8002ad6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002aca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002acc:	683b      	ldr	r3, [r7, #0]
 8002ace:	685b      	ldr	r3, [r3, #4]
 8002ad0:	68fa      	ldr	r2, [r7, #12]
 8002ad2:	4313      	orrs	r3, r2
 8002ad4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	4a35      	ldr	r2, [pc, #212]	@ (8002bb0 <TIM_Base_SetConfig+0x12c>)
 8002ada:	4293      	cmp	r3, r2
 8002adc:	d02b      	beq.n	8002b36 <TIM_Base_SetConfig+0xb2>
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002ae4:	d027      	beq.n	8002b36 <TIM_Base_SetConfig+0xb2>
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	4a32      	ldr	r2, [pc, #200]	@ (8002bb4 <TIM_Base_SetConfig+0x130>)
 8002aea:	4293      	cmp	r3, r2
 8002aec:	d023      	beq.n	8002b36 <TIM_Base_SetConfig+0xb2>
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	4a31      	ldr	r2, [pc, #196]	@ (8002bb8 <TIM_Base_SetConfig+0x134>)
 8002af2:	4293      	cmp	r3, r2
 8002af4:	d01f      	beq.n	8002b36 <TIM_Base_SetConfig+0xb2>
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	4a30      	ldr	r2, [pc, #192]	@ (8002bbc <TIM_Base_SetConfig+0x138>)
 8002afa:	4293      	cmp	r3, r2
 8002afc:	d01b      	beq.n	8002b36 <TIM_Base_SetConfig+0xb2>
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	4a2f      	ldr	r2, [pc, #188]	@ (8002bc0 <TIM_Base_SetConfig+0x13c>)
 8002b02:	4293      	cmp	r3, r2
 8002b04:	d017      	beq.n	8002b36 <TIM_Base_SetConfig+0xb2>
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	4a2e      	ldr	r2, [pc, #184]	@ (8002bc4 <TIM_Base_SetConfig+0x140>)
 8002b0a:	4293      	cmp	r3, r2
 8002b0c:	d013      	beq.n	8002b36 <TIM_Base_SetConfig+0xb2>
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	4a2d      	ldr	r2, [pc, #180]	@ (8002bc8 <TIM_Base_SetConfig+0x144>)
 8002b12:	4293      	cmp	r3, r2
 8002b14:	d00f      	beq.n	8002b36 <TIM_Base_SetConfig+0xb2>
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	4a2c      	ldr	r2, [pc, #176]	@ (8002bcc <TIM_Base_SetConfig+0x148>)
 8002b1a:	4293      	cmp	r3, r2
 8002b1c:	d00b      	beq.n	8002b36 <TIM_Base_SetConfig+0xb2>
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	4a2b      	ldr	r2, [pc, #172]	@ (8002bd0 <TIM_Base_SetConfig+0x14c>)
 8002b22:	4293      	cmp	r3, r2
 8002b24:	d007      	beq.n	8002b36 <TIM_Base_SetConfig+0xb2>
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	4a2a      	ldr	r2, [pc, #168]	@ (8002bd4 <TIM_Base_SetConfig+0x150>)
 8002b2a:	4293      	cmp	r3, r2
 8002b2c:	d003      	beq.n	8002b36 <TIM_Base_SetConfig+0xb2>
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	4a29      	ldr	r2, [pc, #164]	@ (8002bd8 <TIM_Base_SetConfig+0x154>)
 8002b32:	4293      	cmp	r3, r2
 8002b34:	d108      	bne.n	8002b48 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002b3c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002b3e:	683b      	ldr	r3, [r7, #0]
 8002b40:	68db      	ldr	r3, [r3, #12]
 8002b42:	68fa      	ldr	r2, [r7, #12]
 8002b44:	4313      	orrs	r3, r2
 8002b46:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002b4e:	683b      	ldr	r3, [r7, #0]
 8002b50:	695b      	ldr	r3, [r3, #20]
 8002b52:	4313      	orrs	r3, r2
 8002b54:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	68fa      	ldr	r2, [r7, #12]
 8002b5a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002b5c:	683b      	ldr	r3, [r7, #0]
 8002b5e:	689a      	ldr	r2, [r3, #8]
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002b64:	683b      	ldr	r3, [r7, #0]
 8002b66:	681a      	ldr	r2, [r3, #0]
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	4a10      	ldr	r2, [pc, #64]	@ (8002bb0 <TIM_Base_SetConfig+0x12c>)
 8002b70:	4293      	cmp	r3, r2
 8002b72:	d003      	beq.n	8002b7c <TIM_Base_SetConfig+0xf8>
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	4a12      	ldr	r2, [pc, #72]	@ (8002bc0 <TIM_Base_SetConfig+0x13c>)
 8002b78:	4293      	cmp	r3, r2
 8002b7a:	d103      	bne.n	8002b84 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002b7c:	683b      	ldr	r3, [r7, #0]
 8002b7e:	691a      	ldr	r2, [r3, #16]
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	2201      	movs	r2, #1
 8002b88:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	691b      	ldr	r3, [r3, #16]
 8002b8e:	f003 0301 	and.w	r3, r3, #1
 8002b92:	2b01      	cmp	r3, #1
 8002b94:	d105      	bne.n	8002ba2 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	691b      	ldr	r3, [r3, #16]
 8002b9a:	f023 0201 	bic.w	r2, r3, #1
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	611a      	str	r2, [r3, #16]
  }
}
 8002ba2:	bf00      	nop
 8002ba4:	3714      	adds	r7, #20
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bac:	4770      	bx	lr
 8002bae:	bf00      	nop
 8002bb0:	40010000 	.word	0x40010000
 8002bb4:	40000400 	.word	0x40000400
 8002bb8:	40000800 	.word	0x40000800
 8002bbc:	40000c00 	.word	0x40000c00
 8002bc0:	40010400 	.word	0x40010400
 8002bc4:	40014000 	.word	0x40014000
 8002bc8:	40014400 	.word	0x40014400
 8002bcc:	40014800 	.word	0x40014800
 8002bd0:	40001800 	.word	0x40001800
 8002bd4:	40001c00 	.word	0x40001c00
 8002bd8:	40002000 	.word	0x40002000

08002bdc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002bdc:	b480      	push	{r7}
 8002bde:	b083      	sub	sp, #12
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002be4:	bf00      	nop
 8002be6:	370c      	adds	r7, #12
 8002be8:	46bd      	mov	sp, r7
 8002bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bee:	4770      	bx	lr

08002bf0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002bf0:	b480      	push	{r7}
 8002bf2:	b083      	sub	sp, #12
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002bf8:	bf00      	nop
 8002bfa:	370c      	adds	r7, #12
 8002bfc:	46bd      	mov	sp, r7
 8002bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c02:	4770      	bx	lr

08002c04 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8002c04:	b480      	push	{r7}
 8002c06:	b083      	sub	sp, #12
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8002c0c:	bf00      	nop
 8002c0e:	370c      	adds	r7, #12
 8002c10:	46bd      	mov	sp, r7
 8002c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c16:	4770      	bx	lr

08002c18 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	b082      	sub	sp, #8
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d101      	bne.n	8002c2a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002c26:	2301      	movs	r3, #1
 8002c28:	e040      	b.n	8002cac <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d106      	bne.n	8002c40 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	2200      	movs	r2, #0
 8002c36:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002c3a:	6878      	ldr	r0, [r7, #4]
 8002c3c:	f7fd ff16 	bl	8000a6c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	2224      	movs	r2, #36	@ 0x24
 8002c44:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	681a      	ldr	r2, [r3, #0]
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	f022 0201 	bic.w	r2, r2, #1
 8002c54:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d002      	beq.n	8002c64 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8002c5e:	6878      	ldr	r0, [r7, #4]
 8002c60:	f000 fb16 	bl	8003290 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002c64:	6878      	ldr	r0, [r7, #4]
 8002c66:	f000 f8af 	bl	8002dc8 <UART_SetConfig>
 8002c6a:	4603      	mov	r3, r0
 8002c6c:	2b01      	cmp	r3, #1
 8002c6e:	d101      	bne.n	8002c74 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8002c70:	2301      	movs	r3, #1
 8002c72:	e01b      	b.n	8002cac <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	685a      	ldr	r2, [r3, #4]
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002c82:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	689a      	ldr	r2, [r3, #8]
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002c92:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	681a      	ldr	r2, [r3, #0]
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	f042 0201 	orr.w	r2, r2, #1
 8002ca2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002ca4:	6878      	ldr	r0, [r7, #4]
 8002ca6:	f000 fb95 	bl	80033d4 <UART_CheckIdleState>
 8002caa:	4603      	mov	r3, r0
}
 8002cac:	4618      	mov	r0, r3
 8002cae:	3708      	adds	r7, #8
 8002cb0:	46bd      	mov	sp, r7
 8002cb2:	bd80      	pop	{r7, pc}

08002cb4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	b08a      	sub	sp, #40	@ 0x28
 8002cb8:	af02      	add	r7, sp, #8
 8002cba:	60f8      	str	r0, [r7, #12]
 8002cbc:	60b9      	str	r1, [r7, #8]
 8002cbe:	603b      	str	r3, [r7, #0]
 8002cc0:	4613      	mov	r3, r2
 8002cc2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002cc8:	2b20      	cmp	r3, #32
 8002cca:	d177      	bne.n	8002dbc <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8002ccc:	68bb      	ldr	r3, [r7, #8]
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d002      	beq.n	8002cd8 <HAL_UART_Transmit+0x24>
 8002cd2:	88fb      	ldrh	r3, [r7, #6]
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d101      	bne.n	8002cdc <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8002cd8:	2301      	movs	r3, #1
 8002cda:	e070      	b.n	8002dbe <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	2200      	movs	r2, #0
 8002ce0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	2221      	movs	r2, #33	@ 0x21
 8002ce8:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002cea:	f7fe f8e1 	bl	8000eb0 <HAL_GetTick>
 8002cee:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	88fa      	ldrh	r2, [r7, #6]
 8002cf4:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	88fa      	ldrh	r2, [r7, #6]
 8002cfc:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	689b      	ldr	r3, [r3, #8]
 8002d04:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002d08:	d108      	bne.n	8002d1c <HAL_UART_Transmit+0x68>
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	691b      	ldr	r3, [r3, #16]
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d104      	bne.n	8002d1c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8002d12:	2300      	movs	r3, #0
 8002d14:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002d16:	68bb      	ldr	r3, [r7, #8]
 8002d18:	61bb      	str	r3, [r7, #24]
 8002d1a:	e003      	b.n	8002d24 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8002d1c:	68bb      	ldr	r3, [r7, #8]
 8002d1e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002d20:	2300      	movs	r3, #0
 8002d22:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002d24:	e02f      	b.n	8002d86 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002d26:	683b      	ldr	r3, [r7, #0]
 8002d28:	9300      	str	r3, [sp, #0]
 8002d2a:	697b      	ldr	r3, [r7, #20]
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	2180      	movs	r1, #128	@ 0x80
 8002d30:	68f8      	ldr	r0, [r7, #12]
 8002d32:	f000 fbf7 	bl	8003524 <UART_WaitOnFlagUntilTimeout>
 8002d36:	4603      	mov	r3, r0
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d004      	beq.n	8002d46 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	2220      	movs	r2, #32
 8002d40:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8002d42:	2303      	movs	r3, #3
 8002d44:	e03b      	b.n	8002dbe <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8002d46:	69fb      	ldr	r3, [r7, #28]
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d10b      	bne.n	8002d64 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002d4c:	69bb      	ldr	r3, [r7, #24]
 8002d4e:	881b      	ldrh	r3, [r3, #0]
 8002d50:	461a      	mov	r2, r3
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002d5a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8002d5c:	69bb      	ldr	r3, [r7, #24]
 8002d5e:	3302      	adds	r3, #2
 8002d60:	61bb      	str	r3, [r7, #24]
 8002d62:	e007      	b.n	8002d74 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002d64:	69fb      	ldr	r3, [r7, #28]
 8002d66:	781a      	ldrb	r2, [r3, #0]
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8002d6e:	69fb      	ldr	r3, [r7, #28]
 8002d70:	3301      	adds	r3, #1
 8002d72:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8002d7a:	b29b      	uxth	r3, r3
 8002d7c:	3b01      	subs	r3, #1
 8002d7e:	b29a      	uxth	r2, r3
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8002d8c:	b29b      	uxth	r3, r3
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d1c9      	bne.n	8002d26 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002d92:	683b      	ldr	r3, [r7, #0]
 8002d94:	9300      	str	r3, [sp, #0]
 8002d96:	697b      	ldr	r3, [r7, #20]
 8002d98:	2200      	movs	r2, #0
 8002d9a:	2140      	movs	r1, #64	@ 0x40
 8002d9c:	68f8      	ldr	r0, [r7, #12]
 8002d9e:	f000 fbc1 	bl	8003524 <UART_WaitOnFlagUntilTimeout>
 8002da2:	4603      	mov	r3, r0
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d004      	beq.n	8002db2 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	2220      	movs	r2, #32
 8002dac:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8002dae:	2303      	movs	r3, #3
 8002db0:	e005      	b.n	8002dbe <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	2220      	movs	r2, #32
 8002db6:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8002db8:	2300      	movs	r3, #0
 8002dba:	e000      	b.n	8002dbe <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8002dbc:	2302      	movs	r3, #2
  }
}
 8002dbe:	4618      	mov	r0, r3
 8002dc0:	3720      	adds	r7, #32
 8002dc2:	46bd      	mov	sp, r7
 8002dc4:	bd80      	pop	{r7, pc}
	...

08002dc8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002dc8:	b580      	push	{r7, lr}
 8002dca:	b088      	sub	sp, #32
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002dd0:	2300      	movs	r3, #0
 8002dd2:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	689a      	ldr	r2, [r3, #8]
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	691b      	ldr	r3, [r3, #16]
 8002ddc:	431a      	orrs	r2, r3
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	695b      	ldr	r3, [r3, #20]
 8002de2:	431a      	orrs	r2, r3
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	69db      	ldr	r3, [r3, #28]
 8002de8:	4313      	orrs	r3, r2
 8002dea:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	681a      	ldr	r2, [r3, #0]
 8002df2:	4ba6      	ldr	r3, [pc, #664]	@ (800308c <UART_SetConfig+0x2c4>)
 8002df4:	4013      	ands	r3, r2
 8002df6:	687a      	ldr	r2, [r7, #4]
 8002df8:	6812      	ldr	r2, [r2, #0]
 8002dfa:	6979      	ldr	r1, [r7, #20]
 8002dfc:	430b      	orrs	r3, r1
 8002dfe:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	685b      	ldr	r3, [r3, #4]
 8002e06:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	68da      	ldr	r2, [r3, #12]
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	430a      	orrs	r2, r1
 8002e14:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	699b      	ldr	r3, [r3, #24]
 8002e1a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	6a1b      	ldr	r3, [r3, #32]
 8002e20:	697a      	ldr	r2, [r7, #20]
 8002e22:	4313      	orrs	r3, r2
 8002e24:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	689b      	ldr	r3, [r3, #8]
 8002e2c:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	697a      	ldr	r2, [r7, #20]
 8002e36:	430a      	orrs	r2, r1
 8002e38:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	4a94      	ldr	r2, [pc, #592]	@ (8003090 <UART_SetConfig+0x2c8>)
 8002e40:	4293      	cmp	r3, r2
 8002e42:	d120      	bne.n	8002e86 <UART_SetConfig+0xbe>
 8002e44:	4b93      	ldr	r3, [pc, #588]	@ (8003094 <UART_SetConfig+0x2cc>)
 8002e46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e4a:	f003 0303 	and.w	r3, r3, #3
 8002e4e:	2b03      	cmp	r3, #3
 8002e50:	d816      	bhi.n	8002e80 <UART_SetConfig+0xb8>
 8002e52:	a201      	add	r2, pc, #4	@ (adr r2, 8002e58 <UART_SetConfig+0x90>)
 8002e54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e58:	08002e69 	.word	0x08002e69
 8002e5c:	08002e75 	.word	0x08002e75
 8002e60:	08002e6f 	.word	0x08002e6f
 8002e64:	08002e7b 	.word	0x08002e7b
 8002e68:	2301      	movs	r3, #1
 8002e6a:	77fb      	strb	r3, [r7, #31]
 8002e6c:	e150      	b.n	8003110 <UART_SetConfig+0x348>
 8002e6e:	2302      	movs	r3, #2
 8002e70:	77fb      	strb	r3, [r7, #31]
 8002e72:	e14d      	b.n	8003110 <UART_SetConfig+0x348>
 8002e74:	2304      	movs	r3, #4
 8002e76:	77fb      	strb	r3, [r7, #31]
 8002e78:	e14a      	b.n	8003110 <UART_SetConfig+0x348>
 8002e7a:	2308      	movs	r3, #8
 8002e7c:	77fb      	strb	r3, [r7, #31]
 8002e7e:	e147      	b.n	8003110 <UART_SetConfig+0x348>
 8002e80:	2310      	movs	r3, #16
 8002e82:	77fb      	strb	r3, [r7, #31]
 8002e84:	e144      	b.n	8003110 <UART_SetConfig+0x348>
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	4a83      	ldr	r2, [pc, #524]	@ (8003098 <UART_SetConfig+0x2d0>)
 8002e8c:	4293      	cmp	r3, r2
 8002e8e:	d132      	bne.n	8002ef6 <UART_SetConfig+0x12e>
 8002e90:	4b80      	ldr	r3, [pc, #512]	@ (8003094 <UART_SetConfig+0x2cc>)
 8002e92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e96:	f003 030c 	and.w	r3, r3, #12
 8002e9a:	2b0c      	cmp	r3, #12
 8002e9c:	d828      	bhi.n	8002ef0 <UART_SetConfig+0x128>
 8002e9e:	a201      	add	r2, pc, #4	@ (adr r2, 8002ea4 <UART_SetConfig+0xdc>)
 8002ea0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ea4:	08002ed9 	.word	0x08002ed9
 8002ea8:	08002ef1 	.word	0x08002ef1
 8002eac:	08002ef1 	.word	0x08002ef1
 8002eb0:	08002ef1 	.word	0x08002ef1
 8002eb4:	08002ee5 	.word	0x08002ee5
 8002eb8:	08002ef1 	.word	0x08002ef1
 8002ebc:	08002ef1 	.word	0x08002ef1
 8002ec0:	08002ef1 	.word	0x08002ef1
 8002ec4:	08002edf 	.word	0x08002edf
 8002ec8:	08002ef1 	.word	0x08002ef1
 8002ecc:	08002ef1 	.word	0x08002ef1
 8002ed0:	08002ef1 	.word	0x08002ef1
 8002ed4:	08002eeb 	.word	0x08002eeb
 8002ed8:	2300      	movs	r3, #0
 8002eda:	77fb      	strb	r3, [r7, #31]
 8002edc:	e118      	b.n	8003110 <UART_SetConfig+0x348>
 8002ede:	2302      	movs	r3, #2
 8002ee0:	77fb      	strb	r3, [r7, #31]
 8002ee2:	e115      	b.n	8003110 <UART_SetConfig+0x348>
 8002ee4:	2304      	movs	r3, #4
 8002ee6:	77fb      	strb	r3, [r7, #31]
 8002ee8:	e112      	b.n	8003110 <UART_SetConfig+0x348>
 8002eea:	2308      	movs	r3, #8
 8002eec:	77fb      	strb	r3, [r7, #31]
 8002eee:	e10f      	b.n	8003110 <UART_SetConfig+0x348>
 8002ef0:	2310      	movs	r3, #16
 8002ef2:	77fb      	strb	r3, [r7, #31]
 8002ef4:	e10c      	b.n	8003110 <UART_SetConfig+0x348>
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	4a68      	ldr	r2, [pc, #416]	@ (800309c <UART_SetConfig+0x2d4>)
 8002efc:	4293      	cmp	r3, r2
 8002efe:	d120      	bne.n	8002f42 <UART_SetConfig+0x17a>
 8002f00:	4b64      	ldr	r3, [pc, #400]	@ (8003094 <UART_SetConfig+0x2cc>)
 8002f02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f06:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8002f0a:	2b30      	cmp	r3, #48	@ 0x30
 8002f0c:	d013      	beq.n	8002f36 <UART_SetConfig+0x16e>
 8002f0e:	2b30      	cmp	r3, #48	@ 0x30
 8002f10:	d814      	bhi.n	8002f3c <UART_SetConfig+0x174>
 8002f12:	2b20      	cmp	r3, #32
 8002f14:	d009      	beq.n	8002f2a <UART_SetConfig+0x162>
 8002f16:	2b20      	cmp	r3, #32
 8002f18:	d810      	bhi.n	8002f3c <UART_SetConfig+0x174>
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d002      	beq.n	8002f24 <UART_SetConfig+0x15c>
 8002f1e:	2b10      	cmp	r3, #16
 8002f20:	d006      	beq.n	8002f30 <UART_SetConfig+0x168>
 8002f22:	e00b      	b.n	8002f3c <UART_SetConfig+0x174>
 8002f24:	2300      	movs	r3, #0
 8002f26:	77fb      	strb	r3, [r7, #31]
 8002f28:	e0f2      	b.n	8003110 <UART_SetConfig+0x348>
 8002f2a:	2302      	movs	r3, #2
 8002f2c:	77fb      	strb	r3, [r7, #31]
 8002f2e:	e0ef      	b.n	8003110 <UART_SetConfig+0x348>
 8002f30:	2304      	movs	r3, #4
 8002f32:	77fb      	strb	r3, [r7, #31]
 8002f34:	e0ec      	b.n	8003110 <UART_SetConfig+0x348>
 8002f36:	2308      	movs	r3, #8
 8002f38:	77fb      	strb	r3, [r7, #31]
 8002f3a:	e0e9      	b.n	8003110 <UART_SetConfig+0x348>
 8002f3c:	2310      	movs	r3, #16
 8002f3e:	77fb      	strb	r3, [r7, #31]
 8002f40:	e0e6      	b.n	8003110 <UART_SetConfig+0x348>
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	4a56      	ldr	r2, [pc, #344]	@ (80030a0 <UART_SetConfig+0x2d8>)
 8002f48:	4293      	cmp	r3, r2
 8002f4a:	d120      	bne.n	8002f8e <UART_SetConfig+0x1c6>
 8002f4c:	4b51      	ldr	r3, [pc, #324]	@ (8003094 <UART_SetConfig+0x2cc>)
 8002f4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f52:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8002f56:	2bc0      	cmp	r3, #192	@ 0xc0
 8002f58:	d013      	beq.n	8002f82 <UART_SetConfig+0x1ba>
 8002f5a:	2bc0      	cmp	r3, #192	@ 0xc0
 8002f5c:	d814      	bhi.n	8002f88 <UART_SetConfig+0x1c0>
 8002f5e:	2b80      	cmp	r3, #128	@ 0x80
 8002f60:	d009      	beq.n	8002f76 <UART_SetConfig+0x1ae>
 8002f62:	2b80      	cmp	r3, #128	@ 0x80
 8002f64:	d810      	bhi.n	8002f88 <UART_SetConfig+0x1c0>
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d002      	beq.n	8002f70 <UART_SetConfig+0x1a8>
 8002f6a:	2b40      	cmp	r3, #64	@ 0x40
 8002f6c:	d006      	beq.n	8002f7c <UART_SetConfig+0x1b4>
 8002f6e:	e00b      	b.n	8002f88 <UART_SetConfig+0x1c0>
 8002f70:	2300      	movs	r3, #0
 8002f72:	77fb      	strb	r3, [r7, #31]
 8002f74:	e0cc      	b.n	8003110 <UART_SetConfig+0x348>
 8002f76:	2302      	movs	r3, #2
 8002f78:	77fb      	strb	r3, [r7, #31]
 8002f7a:	e0c9      	b.n	8003110 <UART_SetConfig+0x348>
 8002f7c:	2304      	movs	r3, #4
 8002f7e:	77fb      	strb	r3, [r7, #31]
 8002f80:	e0c6      	b.n	8003110 <UART_SetConfig+0x348>
 8002f82:	2308      	movs	r3, #8
 8002f84:	77fb      	strb	r3, [r7, #31]
 8002f86:	e0c3      	b.n	8003110 <UART_SetConfig+0x348>
 8002f88:	2310      	movs	r3, #16
 8002f8a:	77fb      	strb	r3, [r7, #31]
 8002f8c:	e0c0      	b.n	8003110 <UART_SetConfig+0x348>
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	4a44      	ldr	r2, [pc, #272]	@ (80030a4 <UART_SetConfig+0x2dc>)
 8002f94:	4293      	cmp	r3, r2
 8002f96:	d125      	bne.n	8002fe4 <UART_SetConfig+0x21c>
 8002f98:	4b3e      	ldr	r3, [pc, #248]	@ (8003094 <UART_SetConfig+0x2cc>)
 8002f9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f9e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002fa2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002fa6:	d017      	beq.n	8002fd8 <UART_SetConfig+0x210>
 8002fa8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002fac:	d817      	bhi.n	8002fde <UART_SetConfig+0x216>
 8002fae:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002fb2:	d00b      	beq.n	8002fcc <UART_SetConfig+0x204>
 8002fb4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002fb8:	d811      	bhi.n	8002fde <UART_SetConfig+0x216>
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d003      	beq.n	8002fc6 <UART_SetConfig+0x1fe>
 8002fbe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002fc2:	d006      	beq.n	8002fd2 <UART_SetConfig+0x20a>
 8002fc4:	e00b      	b.n	8002fde <UART_SetConfig+0x216>
 8002fc6:	2300      	movs	r3, #0
 8002fc8:	77fb      	strb	r3, [r7, #31]
 8002fca:	e0a1      	b.n	8003110 <UART_SetConfig+0x348>
 8002fcc:	2302      	movs	r3, #2
 8002fce:	77fb      	strb	r3, [r7, #31]
 8002fd0:	e09e      	b.n	8003110 <UART_SetConfig+0x348>
 8002fd2:	2304      	movs	r3, #4
 8002fd4:	77fb      	strb	r3, [r7, #31]
 8002fd6:	e09b      	b.n	8003110 <UART_SetConfig+0x348>
 8002fd8:	2308      	movs	r3, #8
 8002fda:	77fb      	strb	r3, [r7, #31]
 8002fdc:	e098      	b.n	8003110 <UART_SetConfig+0x348>
 8002fde:	2310      	movs	r3, #16
 8002fe0:	77fb      	strb	r3, [r7, #31]
 8002fe2:	e095      	b.n	8003110 <UART_SetConfig+0x348>
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	4a2f      	ldr	r2, [pc, #188]	@ (80030a8 <UART_SetConfig+0x2e0>)
 8002fea:	4293      	cmp	r3, r2
 8002fec:	d125      	bne.n	800303a <UART_SetConfig+0x272>
 8002fee:	4b29      	ldr	r3, [pc, #164]	@ (8003094 <UART_SetConfig+0x2cc>)
 8002ff0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ff4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002ff8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8002ffc:	d017      	beq.n	800302e <UART_SetConfig+0x266>
 8002ffe:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003002:	d817      	bhi.n	8003034 <UART_SetConfig+0x26c>
 8003004:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003008:	d00b      	beq.n	8003022 <UART_SetConfig+0x25a>
 800300a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800300e:	d811      	bhi.n	8003034 <UART_SetConfig+0x26c>
 8003010:	2b00      	cmp	r3, #0
 8003012:	d003      	beq.n	800301c <UART_SetConfig+0x254>
 8003014:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003018:	d006      	beq.n	8003028 <UART_SetConfig+0x260>
 800301a:	e00b      	b.n	8003034 <UART_SetConfig+0x26c>
 800301c:	2301      	movs	r3, #1
 800301e:	77fb      	strb	r3, [r7, #31]
 8003020:	e076      	b.n	8003110 <UART_SetConfig+0x348>
 8003022:	2302      	movs	r3, #2
 8003024:	77fb      	strb	r3, [r7, #31]
 8003026:	e073      	b.n	8003110 <UART_SetConfig+0x348>
 8003028:	2304      	movs	r3, #4
 800302a:	77fb      	strb	r3, [r7, #31]
 800302c:	e070      	b.n	8003110 <UART_SetConfig+0x348>
 800302e:	2308      	movs	r3, #8
 8003030:	77fb      	strb	r3, [r7, #31]
 8003032:	e06d      	b.n	8003110 <UART_SetConfig+0x348>
 8003034:	2310      	movs	r3, #16
 8003036:	77fb      	strb	r3, [r7, #31]
 8003038:	e06a      	b.n	8003110 <UART_SetConfig+0x348>
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	4a1b      	ldr	r2, [pc, #108]	@ (80030ac <UART_SetConfig+0x2e4>)
 8003040:	4293      	cmp	r3, r2
 8003042:	d138      	bne.n	80030b6 <UART_SetConfig+0x2ee>
 8003044:	4b13      	ldr	r3, [pc, #76]	@ (8003094 <UART_SetConfig+0x2cc>)
 8003046:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800304a:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800304e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003052:	d017      	beq.n	8003084 <UART_SetConfig+0x2bc>
 8003054:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003058:	d82a      	bhi.n	80030b0 <UART_SetConfig+0x2e8>
 800305a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800305e:	d00b      	beq.n	8003078 <UART_SetConfig+0x2b0>
 8003060:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003064:	d824      	bhi.n	80030b0 <UART_SetConfig+0x2e8>
 8003066:	2b00      	cmp	r3, #0
 8003068:	d003      	beq.n	8003072 <UART_SetConfig+0x2aa>
 800306a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800306e:	d006      	beq.n	800307e <UART_SetConfig+0x2b6>
 8003070:	e01e      	b.n	80030b0 <UART_SetConfig+0x2e8>
 8003072:	2300      	movs	r3, #0
 8003074:	77fb      	strb	r3, [r7, #31]
 8003076:	e04b      	b.n	8003110 <UART_SetConfig+0x348>
 8003078:	2302      	movs	r3, #2
 800307a:	77fb      	strb	r3, [r7, #31]
 800307c:	e048      	b.n	8003110 <UART_SetConfig+0x348>
 800307e:	2304      	movs	r3, #4
 8003080:	77fb      	strb	r3, [r7, #31]
 8003082:	e045      	b.n	8003110 <UART_SetConfig+0x348>
 8003084:	2308      	movs	r3, #8
 8003086:	77fb      	strb	r3, [r7, #31]
 8003088:	e042      	b.n	8003110 <UART_SetConfig+0x348>
 800308a:	bf00      	nop
 800308c:	efff69f3 	.word	0xefff69f3
 8003090:	40011000 	.word	0x40011000
 8003094:	40023800 	.word	0x40023800
 8003098:	40004400 	.word	0x40004400
 800309c:	40004800 	.word	0x40004800
 80030a0:	40004c00 	.word	0x40004c00
 80030a4:	40005000 	.word	0x40005000
 80030a8:	40011400 	.word	0x40011400
 80030ac:	40007800 	.word	0x40007800
 80030b0:	2310      	movs	r3, #16
 80030b2:	77fb      	strb	r3, [r7, #31]
 80030b4:	e02c      	b.n	8003110 <UART_SetConfig+0x348>
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	4a72      	ldr	r2, [pc, #456]	@ (8003284 <UART_SetConfig+0x4bc>)
 80030bc:	4293      	cmp	r3, r2
 80030be:	d125      	bne.n	800310c <UART_SetConfig+0x344>
 80030c0:	4b71      	ldr	r3, [pc, #452]	@ (8003288 <UART_SetConfig+0x4c0>)
 80030c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80030c6:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80030ca:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80030ce:	d017      	beq.n	8003100 <UART_SetConfig+0x338>
 80030d0:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80030d4:	d817      	bhi.n	8003106 <UART_SetConfig+0x33e>
 80030d6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80030da:	d00b      	beq.n	80030f4 <UART_SetConfig+0x32c>
 80030dc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80030e0:	d811      	bhi.n	8003106 <UART_SetConfig+0x33e>
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d003      	beq.n	80030ee <UART_SetConfig+0x326>
 80030e6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80030ea:	d006      	beq.n	80030fa <UART_SetConfig+0x332>
 80030ec:	e00b      	b.n	8003106 <UART_SetConfig+0x33e>
 80030ee:	2300      	movs	r3, #0
 80030f0:	77fb      	strb	r3, [r7, #31]
 80030f2:	e00d      	b.n	8003110 <UART_SetConfig+0x348>
 80030f4:	2302      	movs	r3, #2
 80030f6:	77fb      	strb	r3, [r7, #31]
 80030f8:	e00a      	b.n	8003110 <UART_SetConfig+0x348>
 80030fa:	2304      	movs	r3, #4
 80030fc:	77fb      	strb	r3, [r7, #31]
 80030fe:	e007      	b.n	8003110 <UART_SetConfig+0x348>
 8003100:	2308      	movs	r3, #8
 8003102:	77fb      	strb	r3, [r7, #31]
 8003104:	e004      	b.n	8003110 <UART_SetConfig+0x348>
 8003106:	2310      	movs	r3, #16
 8003108:	77fb      	strb	r3, [r7, #31]
 800310a:	e001      	b.n	8003110 <UART_SetConfig+0x348>
 800310c:	2310      	movs	r3, #16
 800310e:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	69db      	ldr	r3, [r3, #28]
 8003114:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003118:	d15b      	bne.n	80031d2 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 800311a:	7ffb      	ldrb	r3, [r7, #31]
 800311c:	2b08      	cmp	r3, #8
 800311e:	d828      	bhi.n	8003172 <UART_SetConfig+0x3aa>
 8003120:	a201      	add	r2, pc, #4	@ (adr r2, 8003128 <UART_SetConfig+0x360>)
 8003122:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003126:	bf00      	nop
 8003128:	0800314d 	.word	0x0800314d
 800312c:	08003155 	.word	0x08003155
 8003130:	0800315d 	.word	0x0800315d
 8003134:	08003173 	.word	0x08003173
 8003138:	08003163 	.word	0x08003163
 800313c:	08003173 	.word	0x08003173
 8003140:	08003173 	.word	0x08003173
 8003144:	08003173 	.word	0x08003173
 8003148:	0800316b 	.word	0x0800316b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800314c:	f7fe fe0e 	bl	8001d6c <HAL_RCC_GetPCLK1Freq>
 8003150:	61b8      	str	r0, [r7, #24]
        break;
 8003152:	e013      	b.n	800317c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003154:	f7fe fe1e 	bl	8001d94 <HAL_RCC_GetPCLK2Freq>
 8003158:	61b8      	str	r0, [r7, #24]
        break;
 800315a:	e00f      	b.n	800317c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800315c:	4b4b      	ldr	r3, [pc, #300]	@ (800328c <UART_SetConfig+0x4c4>)
 800315e:	61bb      	str	r3, [r7, #24]
        break;
 8003160:	e00c      	b.n	800317c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003162:	f7fe fcf3 	bl	8001b4c <HAL_RCC_GetSysClockFreq>
 8003166:	61b8      	str	r0, [r7, #24]
        break;
 8003168:	e008      	b.n	800317c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800316a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800316e:	61bb      	str	r3, [r7, #24]
        break;
 8003170:	e004      	b.n	800317c <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8003172:	2300      	movs	r3, #0
 8003174:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003176:	2301      	movs	r3, #1
 8003178:	77bb      	strb	r3, [r7, #30]
        break;
 800317a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800317c:	69bb      	ldr	r3, [r7, #24]
 800317e:	2b00      	cmp	r3, #0
 8003180:	d074      	beq.n	800326c <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003182:	69bb      	ldr	r3, [r7, #24]
 8003184:	005a      	lsls	r2, r3, #1
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	685b      	ldr	r3, [r3, #4]
 800318a:	085b      	lsrs	r3, r3, #1
 800318c:	441a      	add	r2, r3
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	685b      	ldr	r3, [r3, #4]
 8003192:	fbb2 f3f3 	udiv	r3, r2, r3
 8003196:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003198:	693b      	ldr	r3, [r7, #16]
 800319a:	2b0f      	cmp	r3, #15
 800319c:	d916      	bls.n	80031cc <UART_SetConfig+0x404>
 800319e:	693b      	ldr	r3, [r7, #16]
 80031a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80031a4:	d212      	bcs.n	80031cc <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80031a6:	693b      	ldr	r3, [r7, #16]
 80031a8:	b29b      	uxth	r3, r3
 80031aa:	f023 030f 	bic.w	r3, r3, #15
 80031ae:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80031b0:	693b      	ldr	r3, [r7, #16]
 80031b2:	085b      	lsrs	r3, r3, #1
 80031b4:	b29b      	uxth	r3, r3
 80031b6:	f003 0307 	and.w	r3, r3, #7
 80031ba:	b29a      	uxth	r2, r3
 80031bc:	89fb      	ldrh	r3, [r7, #14]
 80031be:	4313      	orrs	r3, r2
 80031c0:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	89fa      	ldrh	r2, [r7, #14]
 80031c8:	60da      	str	r2, [r3, #12]
 80031ca:	e04f      	b.n	800326c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80031cc:	2301      	movs	r3, #1
 80031ce:	77bb      	strb	r3, [r7, #30]
 80031d0:	e04c      	b.n	800326c <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 80031d2:	7ffb      	ldrb	r3, [r7, #31]
 80031d4:	2b08      	cmp	r3, #8
 80031d6:	d828      	bhi.n	800322a <UART_SetConfig+0x462>
 80031d8:	a201      	add	r2, pc, #4	@ (adr r2, 80031e0 <UART_SetConfig+0x418>)
 80031da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031de:	bf00      	nop
 80031e0:	08003205 	.word	0x08003205
 80031e4:	0800320d 	.word	0x0800320d
 80031e8:	08003215 	.word	0x08003215
 80031ec:	0800322b 	.word	0x0800322b
 80031f0:	0800321b 	.word	0x0800321b
 80031f4:	0800322b 	.word	0x0800322b
 80031f8:	0800322b 	.word	0x0800322b
 80031fc:	0800322b 	.word	0x0800322b
 8003200:	08003223 	.word	0x08003223
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003204:	f7fe fdb2 	bl	8001d6c <HAL_RCC_GetPCLK1Freq>
 8003208:	61b8      	str	r0, [r7, #24]
        break;
 800320a:	e013      	b.n	8003234 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800320c:	f7fe fdc2 	bl	8001d94 <HAL_RCC_GetPCLK2Freq>
 8003210:	61b8      	str	r0, [r7, #24]
        break;
 8003212:	e00f      	b.n	8003234 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003214:	4b1d      	ldr	r3, [pc, #116]	@ (800328c <UART_SetConfig+0x4c4>)
 8003216:	61bb      	str	r3, [r7, #24]
        break;
 8003218:	e00c      	b.n	8003234 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800321a:	f7fe fc97 	bl	8001b4c <HAL_RCC_GetSysClockFreq>
 800321e:	61b8      	str	r0, [r7, #24]
        break;
 8003220:	e008      	b.n	8003234 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003222:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003226:	61bb      	str	r3, [r7, #24]
        break;
 8003228:	e004      	b.n	8003234 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800322a:	2300      	movs	r3, #0
 800322c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800322e:	2301      	movs	r3, #1
 8003230:	77bb      	strb	r3, [r7, #30]
        break;
 8003232:	bf00      	nop
    }

    if (pclk != 0U)
 8003234:	69bb      	ldr	r3, [r7, #24]
 8003236:	2b00      	cmp	r3, #0
 8003238:	d018      	beq.n	800326c <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	685b      	ldr	r3, [r3, #4]
 800323e:	085a      	lsrs	r2, r3, #1
 8003240:	69bb      	ldr	r3, [r7, #24]
 8003242:	441a      	add	r2, r3
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	685b      	ldr	r3, [r3, #4]
 8003248:	fbb2 f3f3 	udiv	r3, r2, r3
 800324c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800324e:	693b      	ldr	r3, [r7, #16]
 8003250:	2b0f      	cmp	r3, #15
 8003252:	d909      	bls.n	8003268 <UART_SetConfig+0x4a0>
 8003254:	693b      	ldr	r3, [r7, #16]
 8003256:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800325a:	d205      	bcs.n	8003268 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800325c:	693b      	ldr	r3, [r7, #16]
 800325e:	b29a      	uxth	r2, r3
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	60da      	str	r2, [r3, #12]
 8003266:	e001      	b.n	800326c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8003268:	2301      	movs	r3, #1
 800326a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	2200      	movs	r2, #0
 8003270:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	2200      	movs	r2, #0
 8003276:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8003278:	7fbb      	ldrb	r3, [r7, #30]
}
 800327a:	4618      	mov	r0, r3
 800327c:	3720      	adds	r7, #32
 800327e:	46bd      	mov	sp, r7
 8003280:	bd80      	pop	{r7, pc}
 8003282:	bf00      	nop
 8003284:	40007c00 	.word	0x40007c00
 8003288:	40023800 	.word	0x40023800
 800328c:	00f42400 	.word	0x00f42400

08003290 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003290:	b480      	push	{r7}
 8003292:	b083      	sub	sp, #12
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800329c:	f003 0308 	and.w	r3, r3, #8
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d00a      	beq.n	80032ba <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	685b      	ldr	r3, [r3, #4]
 80032aa:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	430a      	orrs	r2, r1
 80032b8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032be:	f003 0301 	and.w	r3, r3, #1
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d00a      	beq.n	80032dc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	685b      	ldr	r3, [r3, #4]
 80032cc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	430a      	orrs	r2, r1
 80032da:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032e0:	f003 0302 	and.w	r3, r3, #2
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d00a      	beq.n	80032fe <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	685b      	ldr	r3, [r3, #4]
 80032ee:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	430a      	orrs	r2, r1
 80032fc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003302:	f003 0304 	and.w	r3, r3, #4
 8003306:	2b00      	cmp	r3, #0
 8003308:	d00a      	beq.n	8003320 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	685b      	ldr	r3, [r3, #4]
 8003310:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	430a      	orrs	r2, r1
 800331e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003324:	f003 0310 	and.w	r3, r3, #16
 8003328:	2b00      	cmp	r3, #0
 800332a:	d00a      	beq.n	8003342 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	689b      	ldr	r3, [r3, #8]
 8003332:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	430a      	orrs	r2, r1
 8003340:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003346:	f003 0320 	and.w	r3, r3, #32
 800334a:	2b00      	cmp	r3, #0
 800334c:	d00a      	beq.n	8003364 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	689b      	ldr	r3, [r3, #8]
 8003354:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	430a      	orrs	r2, r1
 8003362:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003368:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800336c:	2b00      	cmp	r3, #0
 800336e:	d01a      	beq.n	80033a6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	685b      	ldr	r3, [r3, #4]
 8003376:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	430a      	orrs	r2, r1
 8003384:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800338a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800338e:	d10a      	bne.n	80033a6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	685b      	ldr	r3, [r3, #4]
 8003396:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	430a      	orrs	r2, r1
 80033a4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d00a      	beq.n	80033c8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	685b      	ldr	r3, [r3, #4]
 80033b8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	430a      	orrs	r2, r1
 80033c6:	605a      	str	r2, [r3, #4]
  }
}
 80033c8:	bf00      	nop
 80033ca:	370c      	adds	r7, #12
 80033cc:	46bd      	mov	sp, r7
 80033ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d2:	4770      	bx	lr

080033d4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80033d4:	b580      	push	{r7, lr}
 80033d6:	b098      	sub	sp, #96	@ 0x60
 80033d8:	af02      	add	r7, sp, #8
 80033da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	2200      	movs	r2, #0
 80033e0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80033e4:	f7fd fd64 	bl	8000eb0 <HAL_GetTick>
 80033e8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f003 0308 	and.w	r3, r3, #8
 80033f4:	2b08      	cmp	r3, #8
 80033f6:	d12e      	bne.n	8003456 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80033f8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80033fc:	9300      	str	r3, [sp, #0]
 80033fe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003400:	2200      	movs	r2, #0
 8003402:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8003406:	6878      	ldr	r0, [r7, #4]
 8003408:	f000 f88c 	bl	8003524 <UART_WaitOnFlagUntilTimeout>
 800340c:	4603      	mov	r3, r0
 800340e:	2b00      	cmp	r3, #0
 8003410:	d021      	beq.n	8003456 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003418:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800341a:	e853 3f00 	ldrex	r3, [r3]
 800341e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003420:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003422:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003426:	653b      	str	r3, [r7, #80]	@ 0x50
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	461a      	mov	r2, r3
 800342e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003430:	647b      	str	r3, [r7, #68]	@ 0x44
 8003432:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003434:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003436:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003438:	e841 2300 	strex	r3, r2, [r1]
 800343c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800343e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003440:	2b00      	cmp	r3, #0
 8003442:	d1e6      	bne.n	8003412 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	2220      	movs	r2, #32
 8003448:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	2200      	movs	r2, #0
 800344e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003452:	2303      	movs	r3, #3
 8003454:	e062      	b.n	800351c <UART_CheckIdleState+0x148>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f003 0304 	and.w	r3, r3, #4
 8003460:	2b04      	cmp	r3, #4
 8003462:	d149      	bne.n	80034f8 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003464:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003468:	9300      	str	r3, [sp, #0]
 800346a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800346c:	2200      	movs	r2, #0
 800346e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8003472:	6878      	ldr	r0, [r7, #4]
 8003474:	f000 f856 	bl	8003524 <UART_WaitOnFlagUntilTimeout>
 8003478:	4603      	mov	r3, r0
 800347a:	2b00      	cmp	r3, #0
 800347c:	d03c      	beq.n	80034f8 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003484:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003486:	e853 3f00 	ldrex	r3, [r3]
 800348a:	623b      	str	r3, [r7, #32]
   return(result);
 800348c:	6a3b      	ldr	r3, [r7, #32]
 800348e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003492:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	461a      	mov	r2, r3
 800349a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800349c:	633b      	str	r3, [r7, #48]	@ 0x30
 800349e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80034a0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80034a2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80034a4:	e841 2300 	strex	r3, r2, [r1]
 80034a8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80034aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d1e6      	bne.n	800347e <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	3308      	adds	r3, #8
 80034b6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034b8:	693b      	ldr	r3, [r7, #16]
 80034ba:	e853 3f00 	ldrex	r3, [r3]
 80034be:	60fb      	str	r3, [r7, #12]
   return(result);
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	f023 0301 	bic.w	r3, r3, #1
 80034c6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	3308      	adds	r3, #8
 80034ce:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80034d0:	61fa      	str	r2, [r7, #28]
 80034d2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80034d4:	69b9      	ldr	r1, [r7, #24]
 80034d6:	69fa      	ldr	r2, [r7, #28]
 80034d8:	e841 2300 	strex	r3, r2, [r1]
 80034dc:	617b      	str	r3, [r7, #20]
   return(result);
 80034de:	697b      	ldr	r3, [r7, #20]
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d1e5      	bne.n	80034b0 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	2220      	movs	r2, #32
 80034e8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	2200      	movs	r2, #0
 80034f0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80034f4:	2303      	movs	r3, #3
 80034f6:	e011      	b.n	800351c <UART_CheckIdleState+0x148>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	2220      	movs	r2, #32
 80034fc:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	2220      	movs	r2, #32
 8003502:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	2200      	movs	r2, #0
 800350a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	2200      	movs	r2, #0
 8003510:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	2200      	movs	r2, #0
 8003516:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800351a:	2300      	movs	r3, #0
}
 800351c:	4618      	mov	r0, r3
 800351e:	3758      	adds	r7, #88	@ 0x58
 8003520:	46bd      	mov	sp, r7
 8003522:	bd80      	pop	{r7, pc}

08003524 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003524:	b580      	push	{r7, lr}
 8003526:	b084      	sub	sp, #16
 8003528:	af00      	add	r7, sp, #0
 800352a:	60f8      	str	r0, [r7, #12]
 800352c:	60b9      	str	r1, [r7, #8]
 800352e:	603b      	str	r3, [r7, #0]
 8003530:	4613      	mov	r3, r2
 8003532:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003534:	e04f      	b.n	80035d6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003536:	69bb      	ldr	r3, [r7, #24]
 8003538:	f1b3 3fff 	cmp.w	r3, #4294967295
 800353c:	d04b      	beq.n	80035d6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800353e:	f7fd fcb7 	bl	8000eb0 <HAL_GetTick>
 8003542:	4602      	mov	r2, r0
 8003544:	683b      	ldr	r3, [r7, #0]
 8003546:	1ad3      	subs	r3, r2, r3
 8003548:	69ba      	ldr	r2, [r7, #24]
 800354a:	429a      	cmp	r2, r3
 800354c:	d302      	bcc.n	8003554 <UART_WaitOnFlagUntilTimeout+0x30>
 800354e:	69bb      	ldr	r3, [r7, #24]
 8003550:	2b00      	cmp	r3, #0
 8003552:	d101      	bne.n	8003558 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003554:	2303      	movs	r3, #3
 8003556:	e04e      	b.n	80035f6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f003 0304 	and.w	r3, r3, #4
 8003562:	2b00      	cmp	r3, #0
 8003564:	d037      	beq.n	80035d6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8003566:	68bb      	ldr	r3, [r7, #8]
 8003568:	2b80      	cmp	r3, #128	@ 0x80
 800356a:	d034      	beq.n	80035d6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800356c:	68bb      	ldr	r3, [r7, #8]
 800356e:	2b40      	cmp	r3, #64	@ 0x40
 8003570:	d031      	beq.n	80035d6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	69db      	ldr	r3, [r3, #28]
 8003578:	f003 0308 	and.w	r3, r3, #8
 800357c:	2b08      	cmp	r3, #8
 800357e:	d110      	bne.n	80035a2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	2208      	movs	r2, #8
 8003586:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003588:	68f8      	ldr	r0, [r7, #12]
 800358a:	f000 f838 	bl	80035fe <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	2208      	movs	r2, #8
 8003592:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	2200      	movs	r2, #0
 800359a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800359e:	2301      	movs	r3, #1
 80035a0:	e029      	b.n	80035f6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	69db      	ldr	r3, [r3, #28]
 80035a8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80035ac:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80035b0:	d111      	bne.n	80035d6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80035ba:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80035bc:	68f8      	ldr	r0, [r7, #12]
 80035be:	f000 f81e 	bl	80035fe <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	2220      	movs	r2, #32
 80035c6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	2200      	movs	r2, #0
 80035ce:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80035d2:	2303      	movs	r3, #3
 80035d4:	e00f      	b.n	80035f6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	69da      	ldr	r2, [r3, #28]
 80035dc:	68bb      	ldr	r3, [r7, #8]
 80035de:	4013      	ands	r3, r2
 80035e0:	68ba      	ldr	r2, [r7, #8]
 80035e2:	429a      	cmp	r2, r3
 80035e4:	bf0c      	ite	eq
 80035e6:	2301      	moveq	r3, #1
 80035e8:	2300      	movne	r3, #0
 80035ea:	b2db      	uxtb	r3, r3
 80035ec:	461a      	mov	r2, r3
 80035ee:	79fb      	ldrb	r3, [r7, #7]
 80035f0:	429a      	cmp	r2, r3
 80035f2:	d0a0      	beq.n	8003536 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80035f4:	2300      	movs	r3, #0
}
 80035f6:	4618      	mov	r0, r3
 80035f8:	3710      	adds	r7, #16
 80035fa:	46bd      	mov	sp, r7
 80035fc:	bd80      	pop	{r7, pc}

080035fe <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80035fe:	b480      	push	{r7}
 8003600:	b095      	sub	sp, #84	@ 0x54
 8003602:	af00      	add	r7, sp, #0
 8003604:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800360c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800360e:	e853 3f00 	ldrex	r3, [r3]
 8003612:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003614:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003616:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800361a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	461a      	mov	r2, r3
 8003622:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003624:	643b      	str	r3, [r7, #64]	@ 0x40
 8003626:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003628:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800362a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800362c:	e841 2300 	strex	r3, r2, [r1]
 8003630:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003632:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003634:	2b00      	cmp	r3, #0
 8003636:	d1e6      	bne.n	8003606 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	3308      	adds	r3, #8
 800363e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003640:	6a3b      	ldr	r3, [r7, #32]
 8003642:	e853 3f00 	ldrex	r3, [r3]
 8003646:	61fb      	str	r3, [r7, #28]
   return(result);
 8003648:	69fb      	ldr	r3, [r7, #28]
 800364a:	f023 0301 	bic.w	r3, r3, #1
 800364e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	3308      	adds	r3, #8
 8003656:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003658:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800365a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800365c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800365e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003660:	e841 2300 	strex	r3, r2, [r1]
 8003664:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003666:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003668:	2b00      	cmp	r3, #0
 800366a:	d1e5      	bne.n	8003638 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003670:	2b01      	cmp	r3, #1
 8003672:	d118      	bne.n	80036a6 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	e853 3f00 	ldrex	r3, [r3]
 8003680:	60bb      	str	r3, [r7, #8]
   return(result);
 8003682:	68bb      	ldr	r3, [r7, #8]
 8003684:	f023 0310 	bic.w	r3, r3, #16
 8003688:	647b      	str	r3, [r7, #68]	@ 0x44
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	461a      	mov	r2, r3
 8003690:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003692:	61bb      	str	r3, [r7, #24]
 8003694:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003696:	6979      	ldr	r1, [r7, #20]
 8003698:	69ba      	ldr	r2, [r7, #24]
 800369a:	e841 2300 	strex	r3, r2, [r1]
 800369e:	613b      	str	r3, [r7, #16]
   return(result);
 80036a0:	693b      	ldr	r3, [r7, #16]
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d1e6      	bne.n	8003674 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	2220      	movs	r2, #32
 80036aa:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	2200      	movs	r2, #0
 80036b2:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	2200      	movs	r2, #0
 80036b8:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80036ba:	bf00      	nop
 80036bc:	3754      	adds	r7, #84	@ 0x54
 80036be:	46bd      	mov	sp, r7
 80036c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c4:	4770      	bx	lr

080036c6 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80036c6:	b480      	push	{r7}
 80036c8:	b083      	sub	sp, #12
 80036ca:	af00      	add	r7, sp, #0
 80036cc:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialise( pxList );

    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	f103 0208 	add.w	r2, r3, #8
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	f04f 32ff 	mov.w	r2, #4294967295
 80036de:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	f103 0208 	add.w	r2, r3, #8
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	f103 0208 	add.w	r2, r3, #8
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	2200      	movs	r2, #0
 80036f8:	601a      	str	r2, [r3, #0]
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );

    traceRETURN_vListInitialise();
}
 80036fa:	bf00      	nop
 80036fc:	370c      	adds	r7, #12
 80036fe:	46bd      	mov	sp, r7
 8003700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003704:	4770      	bx	lr

08003706 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003706:	b480      	push	{r7}
 8003708:	b083      	sub	sp, #12
 800370a:	af00      	add	r7, sp, #0
 800370c:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialiseItem( pxItem );

    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	2200      	movs	r2, #0
 8003712:	611a      	str	r2, [r3, #16]
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );

    traceRETURN_vListInitialiseItem();
}
 8003714:	bf00      	nop
 8003716:	370c      	adds	r7, #12
 8003718:	46bd      	mov	sp, r7
 800371a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800371e:	4770      	bx	lr

08003720 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8003720:	b480      	push	{r7}
 8003722:	b085      	sub	sp, #20
 8003724:	af00      	add	r7, sp, #0
 8003726:	6078      	str	r0, [r7, #4]
 8003728:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800372a:	683b      	ldr	r3, [r7, #0]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8003730:	68bb      	ldr	r3, [r7, #8]
 8003732:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003736:	d103      	bne.n	8003740 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	691b      	ldr	r3, [r3, #16]
 800373c:	60fb      	str	r3, [r7, #12]
 800373e:	e00c      	b.n	800375a <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	3308      	adds	r3, #8
 8003744:	60fb      	str	r3, [r7, #12]
 8003746:	e002      	b.n	800374e <vListInsert+0x2e>
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	685b      	ldr	r3, [r3, #4]
 800374c:	60fb      	str	r3, [r7, #12]
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	685b      	ldr	r3, [r3, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	68ba      	ldr	r2, [r7, #8]
 8003756:	429a      	cmp	r2, r3
 8003758:	d2f6      	bcs.n	8003748 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	685a      	ldr	r2, [r3, #4]
 800375e:	683b      	ldr	r3, [r7, #0]
 8003760:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003762:	683b      	ldr	r3, [r7, #0]
 8003764:	685b      	ldr	r3, [r3, #4]
 8003766:	683a      	ldr	r2, [r7, #0]
 8003768:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 800376a:	683b      	ldr	r3, [r7, #0]
 800376c:	68fa      	ldr	r2, [r7, #12]
 800376e:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	683a      	ldr	r2, [r7, #0]
 8003774:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8003776:	683b      	ldr	r3, [r7, #0]
 8003778:	687a      	ldr	r2, [r7, #4]
 800377a:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems + 1U );
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	1c5a      	adds	r2, r3, #1
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	601a      	str	r2, [r3, #0]

    traceRETURN_vListInsert();
}
 8003786:	bf00      	nop
 8003788:	3714      	adds	r7, #20
 800378a:	46bd      	mov	sp, r7
 800378c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003790:	4770      	bx	lr

08003792 <uxListRemove>:
/*-----------------------------------------------------------*/


UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003792:	b480      	push	{r7}
 8003794:	b085      	sub	sp, #20
 8003796:	af00      	add	r7, sp, #0
 8003798:	6078      	str	r0, [r7, #4]
    /* The list item knows which list it is in.  Obtain the list from the list
     * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	691b      	ldr	r3, [r3, #16]
 800379e:	60fb      	str	r3, [r7, #12]

    traceENTER_uxListRemove( pxItemToRemove );

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	685b      	ldr	r3, [r3, #4]
 80037a4:	687a      	ldr	r2, [r7, #4]
 80037a6:	6892      	ldr	r2, [r2, #8]
 80037a8:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	689b      	ldr	r3, [r3, #8]
 80037ae:	687a      	ldr	r2, [r7, #4]
 80037b0:	6852      	ldr	r2, [r2, #4]
 80037b2:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	685b      	ldr	r3, [r3, #4]
 80037b8:	687a      	ldr	r2, [r7, #4]
 80037ba:	429a      	cmp	r2, r3
 80037bc:	d103      	bne.n	80037c6 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	689a      	ldr	r2, [r3, #8]
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	2200      	movs	r2, #0
 80037ca:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems - 1U );
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	1e5a      	subs	r2, r3, #1
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	601a      	str	r2, [r3, #0]

    traceRETURN_uxListRemove( pxList->uxNumberOfItems );

    return pxList->uxNumberOfItems;
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	681b      	ldr	r3, [r3, #0]
}
 80037da:	4618      	mov	r0, r3
 80037dc:	3714      	adds	r7, #20
 80037de:	46bd      	mov	sp, r7
 80037e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e4:	4770      	bx	lr
	...

080037e8 <xQueueGenericReset>:
    } while( 0 )
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 80037e8:	b580      	push	{r7, lr}
 80037ea:	b086      	sub	sp, #24
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	6078      	str	r0, [r7, #4]
 80037f0:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 80037f2:	2301      	movs	r3, #1
 80037f4:	617b      	str	r3, [r7, #20]
    Queue_t * const pxQueue = xQueue;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	613b      	str	r3, [r7, #16]

    traceENTER_xQueueGenericReset( xQueue, xNewQueue );

    configASSERT( pxQueue );
 80037fa:	693b      	ldr	r3, [r7, #16]
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d10d      	bne.n	800381c <xQueueGenericReset+0x34>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
    uint32_t ulNewBASEPRI;

    __asm volatile
 8003800:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8003804:	b672      	cpsid	i
 8003806:	f383 8811 	msr	BASEPRI, r3
 800380a:	f3bf 8f6f 	isb	sy
 800380e:	f3bf 8f4f 	dsb	sy
 8003812:	b662      	cpsie	i
 8003814:	60fb      	str	r3, [r7, #12]
        "   isb                                                     \n" \
        "   dsb                                                     \n" \
        "   cpsie i                                                 \n" \
        : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
    );
}
 8003816:	bf00      	nop
 8003818:	bf00      	nop
 800381a:	e7fd      	b.n	8003818 <xQueueGenericReset+0x30>

    if( ( pxQueue != NULL ) &&
 800381c:	693b      	ldr	r3, [r7, #16]
 800381e:	2b00      	cmp	r3, #0
 8003820:	d05d      	beq.n	80038de <xQueueGenericReset+0xf6>
        ( pxQueue->uxLength >= 1U ) &&
 8003822:	693b      	ldr	r3, [r7, #16]
 8003824:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    if( ( pxQueue != NULL ) &&
 8003826:	2b00      	cmp	r3, #0
 8003828:	d059      	beq.n	80038de <xQueueGenericReset+0xf6>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 800382a:	693b      	ldr	r3, [r7, #16]
 800382c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800382e:	693b      	ldr	r3, [r7, #16]
 8003830:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003832:	2100      	movs	r1, #0
 8003834:	fba3 2302 	umull	r2, r3, r3, r2
 8003838:	2b00      	cmp	r3, #0
 800383a:	d000      	beq.n	800383e <xQueueGenericReset+0x56>
 800383c:	2101      	movs	r1, #1
 800383e:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 8003840:	2b00      	cmp	r3, #0
 8003842:	d14c      	bne.n	80038de <xQueueGenericReset+0xf6>
    {
        taskENTER_CRITICAL();
 8003844:	f002 f8be 	bl	80059c4 <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8003848:	693b      	ldr	r3, [r7, #16]
 800384a:	681a      	ldr	r2, [r3, #0]
 800384c:	693b      	ldr	r3, [r7, #16]
 800384e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003850:	6939      	ldr	r1, [r7, #16]
 8003852:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003854:	fb01 f303 	mul.w	r3, r1, r3
 8003858:	441a      	add	r2, r3
 800385a:	693b      	ldr	r3, [r7, #16]
 800385c:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800385e:	693b      	ldr	r3, [r7, #16]
 8003860:	2200      	movs	r2, #0
 8003862:	639a      	str	r2, [r3, #56]	@ 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8003864:	693b      	ldr	r3, [r7, #16]
 8003866:	681a      	ldr	r2, [r3, #0]
 8003868:	693b      	ldr	r3, [r7, #16]
 800386a:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize );
 800386c:	693b      	ldr	r3, [r7, #16]
 800386e:	681a      	ldr	r2, [r3, #0]
 8003870:	693b      	ldr	r3, [r7, #16]
 8003872:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003874:	3b01      	subs	r3, #1
 8003876:	6939      	ldr	r1, [r7, #16]
 8003878:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800387a:	fb01 f303 	mul.w	r3, r1, r3
 800387e:	441a      	add	r2, r3
 8003880:	693b      	ldr	r3, [r7, #16]
 8003882:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 8003884:	693b      	ldr	r3, [r7, #16]
 8003886:	22ff      	movs	r2, #255	@ 0xff
 8003888:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 800388c:	693b      	ldr	r3, [r7, #16]
 800388e:	22ff      	movs	r2, #255	@ 0xff
 8003890:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

            if( xNewQueue == pdFALSE )
 8003894:	683b      	ldr	r3, [r7, #0]
 8003896:	2b00      	cmp	r3, #0
 8003898:	d114      	bne.n	80038c4 <xQueueGenericReset+0xdc>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800389a:	693b      	ldr	r3, [r7, #16]
 800389c:	691b      	ldr	r3, [r3, #16]
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d01a      	beq.n	80038d8 <xQueueGenericReset+0xf0>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80038a2:	693b      	ldr	r3, [r7, #16]
 80038a4:	3310      	adds	r3, #16
 80038a6:	4618      	mov	r0, r3
 80038a8:	f001 f90e 	bl	8004ac8 <xTaskRemoveFromEventList>
 80038ac:	4603      	mov	r3, r0
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d012      	beq.n	80038d8 <xQueueGenericReset+0xf0>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 80038b2:	4b17      	ldr	r3, [pc, #92]	@ (8003910 <xQueueGenericReset+0x128>)
 80038b4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80038b8:	601a      	str	r2, [r3, #0]
 80038ba:	f3bf 8f4f 	dsb	sy
 80038be:	f3bf 8f6f 	isb	sy
 80038c2:	e009      	b.n	80038d8 <xQueueGenericReset+0xf0>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80038c4:	693b      	ldr	r3, [r7, #16]
 80038c6:	3310      	adds	r3, #16
 80038c8:	4618      	mov	r0, r3
 80038ca:	f7ff fefc 	bl	80036c6 <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80038ce:	693b      	ldr	r3, [r7, #16]
 80038d0:	3324      	adds	r3, #36	@ 0x24
 80038d2:	4618      	mov	r0, r3
 80038d4:	f7ff fef7 	bl	80036c6 <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 80038d8:	f002 f8aa 	bl	8005a30 <vPortExitCritical>
 80038dc:	e001      	b.n	80038e2 <xQueueGenericReset+0xfa>
    }
    else
    {
        xReturn = pdFAIL;
 80038de:	2300      	movs	r3, #0
 80038e0:	617b      	str	r3, [r7, #20]
    }

    configASSERT( xReturn != pdFAIL );
 80038e2:	697b      	ldr	r3, [r7, #20]
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d10d      	bne.n	8003904 <xQueueGenericReset+0x11c>
    __asm volatile
 80038e8:	f04f 0340 	mov.w	r3, #64	@ 0x40
 80038ec:	b672      	cpsid	i
 80038ee:	f383 8811 	msr	BASEPRI, r3
 80038f2:	f3bf 8f6f 	isb	sy
 80038f6:	f3bf 8f4f 	dsb	sy
 80038fa:	b662      	cpsie	i
 80038fc:	60bb      	str	r3, [r7, #8]
}
 80038fe:	bf00      	nop
 8003900:	bf00      	nop
 8003902:	e7fd      	b.n	8003900 <xQueueGenericReset+0x118>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    traceRETURN_xQueueGenericReset( xReturn );

    return xReturn;
 8003904:	697b      	ldr	r3, [r7, #20]
}
 8003906:	4618      	mov	r0, r3
 8003908:	3718      	adds	r7, #24
 800390a:	46bd      	mov	sp, r7
 800390c:	bd80      	pop	{r7, pc}
 800390e:	bf00      	nop
 8003910:	e000ed04 	.word	0xe000ed04

08003914 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 8003914:	b580      	push	{r7, lr}
 8003916:	b08a      	sub	sp, #40	@ 0x28
 8003918:	af02      	add	r7, sp, #8
 800391a:	60f8      	str	r0, [r7, #12]
 800391c:	60b9      	str	r1, [r7, #8]
 800391e:	4613      	mov	r3, r2
 8003920:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue = NULL;
 8003922:	2300      	movs	r3, #0
 8003924:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        traceENTER_xQueueGenericCreate( uxQueueLength, uxItemSize, ucQueueType );

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	2b00      	cmp	r3, #0
 800392a:	d02e      	beq.n	800398a <xQueueGenericCreate+0x76>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 800392c:	2100      	movs	r1, #0
 800392e:	68ba      	ldr	r2, [r7, #8]
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	fba3 2302 	umull	r2, r3, r3, r2
 8003936:	2b00      	cmp	r3, #0
 8003938:	d000      	beq.n	800393c <xQueueGenericCreate+0x28>
 800393a:	2101      	movs	r1, #1
 800393c:	460b      	mov	r3, r1
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 800393e:	2b00      	cmp	r3, #0
 8003940:	d123      	bne.n	800398a <xQueueGenericCreate+0x76>
            /* Check for addition overflow. */
            ( ( UBaseType_t ) ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	68ba      	ldr	r2, [r7, #8]
 8003946:	fb02 f303 	mul.w	r3, r2, r3
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 800394a:	f113 0f55 	cmn.w	r3, #85	@ 0x55
 800394e:	d81c      	bhi.n	800398a <xQueueGenericCreate+0x76>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( ( size_t ) uxQueueLength * ( size_t ) uxItemSize );
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	68ba      	ldr	r2, [r7, #8]
 8003954:	fb02 f303 	mul.w	r3, r2, r3
 8003958:	61bb      	str	r3, [r7, #24]

            /* MISRA Ref 11.5.1 [Malloc memory assignment] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
            /* coverity[misra_c_2012_rule_11_5_violation] */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 800395a:	69bb      	ldr	r3, [r7, #24]
 800395c:	3354      	adds	r3, #84	@ 0x54
 800395e:	4618      	mov	r0, r3
 8003960:	f002 f91e 	bl	8005ba0 <pvPortMalloc>
 8003964:	61f8      	str	r0, [r7, #28]

            if( pxNewQueue != NULL )
 8003966:	69fb      	ldr	r3, [r7, #28]
 8003968:	2b00      	cmp	r3, #0
 800396a:	d01f      	beq.n	80039ac <xQueueGenericCreate+0x98>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800396c:	69fb      	ldr	r3, [r7, #28]
 800396e:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t );
 8003970:	697b      	ldr	r3, [r7, #20]
 8003972:	3354      	adds	r3, #84	@ 0x54
 8003974:	617b      	str	r3, [r7, #20]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003976:	79fa      	ldrb	r2, [r7, #7]
 8003978:	69fb      	ldr	r3, [r7, #28]
 800397a:	9300      	str	r3, [sp, #0]
 800397c:	4613      	mov	r3, r2
 800397e:	697a      	ldr	r2, [r7, #20]
 8003980:	68b9      	ldr	r1, [r7, #8]
 8003982:	68f8      	ldr	r0, [r7, #12]
 8003984:	f000 f817 	bl	80039b6 <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 8003988:	e010      	b.n	80039ac <xQueueGenericCreate+0x98>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            configASSERT( pxNewQueue );
 800398a:	69fb      	ldr	r3, [r7, #28]
 800398c:	2b00      	cmp	r3, #0
 800398e:	d10d      	bne.n	80039ac <xQueueGenericCreate+0x98>
    __asm volatile
 8003990:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8003994:	b672      	cpsid	i
 8003996:	f383 8811 	msr	BASEPRI, r3
 800399a:	f3bf 8f6f 	isb	sy
 800399e:	f3bf 8f4f 	dsb	sy
 80039a2:	b662      	cpsie	i
 80039a4:	613b      	str	r3, [r7, #16]
}
 80039a6:	bf00      	nop
 80039a8:	bf00      	nop
 80039aa:	e7fd      	b.n	80039a8 <xQueueGenericCreate+0x94>
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xQueueGenericCreate( pxNewQueue );

        return pxNewQueue;
 80039ac:	69fb      	ldr	r3, [r7, #28]
    }
 80039ae:	4618      	mov	r0, r3
 80039b0:	3720      	adds	r7, #32
 80039b2:	46bd      	mov	sp, r7
 80039b4:	bd80      	pop	{r7, pc}

080039b6 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 80039b6:	b580      	push	{r7, lr}
 80039b8:	b084      	sub	sp, #16
 80039ba:	af00      	add	r7, sp, #0
 80039bc:	60f8      	str	r0, [r7, #12]
 80039be:	60b9      	str	r1, [r7, #8]
 80039c0:	607a      	str	r2, [r7, #4]
 80039c2:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 80039c4:	68bb      	ldr	r3, [r7, #8]
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d103      	bne.n	80039d2 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80039ca:	69bb      	ldr	r3, [r7, #24]
 80039cc:	69ba      	ldr	r2, [r7, #24]
 80039ce:	601a      	str	r2, [r3, #0]
 80039d0:	e002      	b.n	80039d8 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80039d2:	69bb      	ldr	r3, [r7, #24]
 80039d4:	687a      	ldr	r2, [r7, #4]
 80039d6:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 80039d8:	69bb      	ldr	r3, [r7, #24]
 80039da:	68fa      	ldr	r2, [r7, #12]
 80039dc:	63da      	str	r2, [r3, #60]	@ 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 80039de:	69bb      	ldr	r3, [r7, #24]
 80039e0:	68ba      	ldr	r2, [r7, #8]
 80039e2:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80039e4:	2101      	movs	r1, #1
 80039e6:	69b8      	ldr	r0, [r7, #24]
 80039e8:	f7ff fefe 	bl	80037e8 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
    {
        pxNewQueue->ucQueueType = ucQueueType;
 80039ec:	69bb      	ldr	r3, [r7, #24]
 80039ee:	78fa      	ldrb	r2, [r7, #3]
 80039f0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    }
    #endif /* configUSE_TRACE_FACILITY */

    #if ( configUSE_QUEUE_SETS == 1 )
    {
        pxNewQueue->pxQueueSetContainer = NULL;
 80039f4:	69bb      	ldr	r3, [r7, #24]
 80039f6:	2200      	movs	r2, #0
 80039f8:	649a      	str	r2, [r3, #72]	@ 0x48
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 80039fa:	bf00      	nop
 80039fc:	3710      	adds	r7, #16
 80039fe:	46bd      	mov	sp, r7
 8003a00:	bd80      	pop	{r7, pc}
	...

08003a04 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8003a04:	b580      	push	{r7, lr}
 8003a06:	b08c      	sub	sp, #48	@ 0x30
 8003a08:	af00      	add	r7, sp, #0
 8003a0a:	60f8      	str	r0, [r7, #12]
 8003a0c:	60b9      	str	r1, [r7, #8]
 8003a0e:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8003a10:	2300      	movs	r3, #0
 8003a12:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	62bb      	str	r3, [r7, #40]	@ 0x28

    traceENTER_xQueueReceive( xQueue, pvBuffer, xTicksToWait );

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8003a18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d10d      	bne.n	8003a3a <xQueueReceive+0x36>
    __asm volatile
 8003a1e:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8003a22:	b672      	cpsid	i
 8003a24:	f383 8811 	msr	BASEPRI, r3
 8003a28:	f3bf 8f6f 	isb	sy
 8003a2c:	f3bf 8f4f 	dsb	sy
 8003a30:	b662      	cpsie	i
 8003a32:	623b      	str	r3, [r7, #32]
}
 8003a34:	bf00      	nop
 8003a36:	bf00      	nop
 8003a38:	e7fd      	b.n	8003a36 <xQueueReceive+0x32>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003a3a:	68bb      	ldr	r3, [r7, #8]
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d103      	bne.n	8003a48 <xQueueReceive+0x44>
 8003a40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d101      	bne.n	8003a4c <xQueueReceive+0x48>
 8003a48:	2301      	movs	r3, #1
 8003a4a:	e000      	b.n	8003a4e <xQueueReceive+0x4a>
 8003a4c:	2300      	movs	r3, #0
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d10d      	bne.n	8003a6e <xQueueReceive+0x6a>
    __asm volatile
 8003a52:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8003a56:	b672      	cpsid	i
 8003a58:	f383 8811 	msr	BASEPRI, r3
 8003a5c:	f3bf 8f6f 	isb	sy
 8003a60:	f3bf 8f4f 	dsb	sy
 8003a64:	b662      	cpsie	i
 8003a66:	61fb      	str	r3, [r7, #28]
}
 8003a68:	bf00      	nop
 8003a6a:	bf00      	nop
 8003a6c:	e7fd      	b.n	8003a6a <xQueueReceive+0x66>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003a6e:	f001 fa47 	bl	8004f00 <xTaskGetSchedulerState>
 8003a72:	4603      	mov	r3, r0
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d102      	bne.n	8003a7e <xQueueReceive+0x7a>
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d101      	bne.n	8003a82 <xQueueReceive+0x7e>
 8003a7e:	2301      	movs	r3, #1
 8003a80:	e000      	b.n	8003a84 <xQueueReceive+0x80>
 8003a82:	2300      	movs	r3, #0
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d10d      	bne.n	8003aa4 <xQueueReceive+0xa0>
    __asm volatile
 8003a88:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8003a8c:	b672      	cpsid	i
 8003a8e:	f383 8811 	msr	BASEPRI, r3
 8003a92:	f3bf 8f6f 	isb	sy
 8003a96:	f3bf 8f4f 	dsb	sy
 8003a9a:	b662      	cpsie	i
 8003a9c:	61bb      	str	r3, [r7, #24]
}
 8003a9e:	bf00      	nop
 8003aa0:	bf00      	nop
 8003aa2:	e7fd      	b.n	8003aa0 <xQueueReceive+0x9c>
    }
    #endif

    for( ; ; )
    {
        taskENTER_CRITICAL();
 8003aa4:	f001 ff8e 	bl	80059c4 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003aa8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003aaa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003aac:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003aae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d01f      	beq.n	8003af4 <xQueueReceive+0xf0>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003ab4:	68b9      	ldr	r1, [r7, #8]
 8003ab6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003ab8:	f000 f8f6 	bl	8003ca8 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting - ( UBaseType_t ) 1 );
 8003abc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003abe:	1e5a      	subs	r2, r3, #1
 8003ac0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ac2:	639a      	str	r2, [r3, #56]	@ 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003ac4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ac6:	691b      	ldr	r3, [r3, #16]
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d00f      	beq.n	8003aec <xQueueReceive+0xe8>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003acc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ace:	3310      	adds	r3, #16
 8003ad0:	4618      	mov	r0, r3
 8003ad2:	f000 fff9 	bl	8004ac8 <xTaskRemoveFromEventList>
 8003ad6:	4603      	mov	r3, r0
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d007      	beq.n	8003aec <xQueueReceive+0xe8>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8003adc:	4b3c      	ldr	r3, [pc, #240]	@ (8003bd0 <xQueueReceive+0x1cc>)
 8003ade:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003ae2:	601a      	str	r2, [r3, #0]
 8003ae4:	f3bf 8f4f 	dsb	sy
 8003ae8:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8003aec:	f001 ffa0 	bl	8005a30 <vPortExitCritical>

                traceRETURN_xQueueReceive( pdPASS );

                return pdPASS;
 8003af0:	2301      	movs	r3, #1
 8003af2:	e069      	b.n	8003bc8 <xQueueReceive+0x1c4>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d103      	bne.n	8003b02 <xQueueReceive+0xfe>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8003afa:	f001 ff99 	bl	8005a30 <vPortExitCritical>

                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    traceRETURN_xQueueReceive( errQUEUE_EMPTY );

                    return errQUEUE_EMPTY;
 8003afe:	2300      	movs	r3, #0
 8003b00:	e062      	b.n	8003bc8 <xQueueReceive+0x1c4>
                }
                else if( xEntryTimeSet == pdFALSE )
 8003b02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d106      	bne.n	8003b16 <xQueueReceive+0x112>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8003b08:	f107 0310 	add.w	r3, r7, #16
 8003b0c:	4618      	mov	r0, r3
 8003b0e:	f001 f8b7 	bl	8004c80 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8003b12:	2301      	movs	r3, #1
 8003b14:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8003b16:	f001 ff8b 	bl	8005a30 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8003b1a:	f000 fcb5 	bl	8004488 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8003b1e:	f001 ff51 	bl	80059c4 <vPortEnterCritical>
 8003b22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b24:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003b28:	b25b      	sxtb	r3, r3
 8003b2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b2e:	d103      	bne.n	8003b38 <xQueueReceive+0x134>
 8003b30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b32:	2200      	movs	r2, #0
 8003b34:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003b38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b3a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003b3e:	b25b      	sxtb	r3, r3
 8003b40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b44:	d103      	bne.n	8003b4e <xQueueReceive+0x14a>
 8003b46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b48:	2200      	movs	r2, #0
 8003b4a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003b4e:	f001 ff6f 	bl	8005a30 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003b52:	1d3a      	adds	r2, r7, #4
 8003b54:	f107 0310 	add.w	r3, r7, #16
 8003b58:	4611      	mov	r1, r2
 8003b5a:	4618      	mov	r0, r3
 8003b5c:	f001 f8a6 	bl	8004cac <xTaskCheckForTimeOut>
 8003b60:	4603      	mov	r3, r0
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d123      	bne.n	8003bae <xQueueReceive+0x1aa>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003b66:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003b68:	f000 f923 	bl	8003db2 <prvIsQueueEmpty>
 8003b6c:	4603      	mov	r3, r0
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d017      	beq.n	8003ba2 <xQueueReceive+0x19e>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003b72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b74:	3324      	adds	r3, #36	@ 0x24
 8003b76:	687a      	ldr	r2, [r7, #4]
 8003b78:	4611      	mov	r1, r2
 8003b7a:	4618      	mov	r0, r3
 8003b7c:	f000 ff34 	bl	80049e8 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8003b80:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003b82:	f000 f8b7 	bl	8003cf4 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8003b86:	f000 fc8d 	bl	80044a4 <xTaskResumeAll>
 8003b8a:	4603      	mov	r3, r0
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d189      	bne.n	8003aa4 <xQueueReceive+0xa0>
                {
                    taskYIELD_WITHIN_API();
 8003b90:	4b0f      	ldr	r3, [pc, #60]	@ (8003bd0 <xQueueReceive+0x1cc>)
 8003b92:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003b96:	601a      	str	r2, [r3, #0]
 8003b98:	f3bf 8f4f 	dsb	sy
 8003b9c:	f3bf 8f6f 	isb	sy
 8003ba0:	e780      	b.n	8003aa4 <xQueueReceive+0xa0>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 8003ba2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003ba4:	f000 f8a6 	bl	8003cf4 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8003ba8:	f000 fc7c 	bl	80044a4 <xTaskResumeAll>
 8003bac:	e77a      	b.n	8003aa4 <xQueueReceive+0xa0>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 8003bae:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003bb0:	f000 f8a0 	bl	8003cf4 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8003bb4:	f000 fc76 	bl	80044a4 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003bb8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003bba:	f000 f8fa 	bl	8003db2 <prvIsQueueEmpty>
 8003bbe:	4603      	mov	r3, r0
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	f43f af6f 	beq.w	8003aa4 <xQueueReceive+0xa0>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                traceRETURN_xQueueReceive( errQUEUE_EMPTY );

                return errQUEUE_EMPTY;
 8003bc6:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
}
 8003bc8:	4618      	mov	r0, r3
 8003bca:	3730      	adds	r7, #48	@ 0x30
 8003bcc:	46bd      	mov	sp, r7
 8003bce:	bd80      	pop	{r7, pc}
 8003bd0:	e000ed04 	.word	0xe000ed04

08003bd4 <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 8003bd4:	b580      	push	{r7, lr}
 8003bd6:	b086      	sub	sp, #24
 8003bd8:	af00      	add	r7, sp, #0
 8003bda:	60f8      	str	r0, [r7, #12]
 8003bdc:	60b9      	str	r1, [r7, #8]
 8003bde:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 8003be0:	2300      	movs	r3, #0
 8003be2:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003be8:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d10d      	bne.n	8003c0e <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
        {
            if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d14d      	bne.n	8003c96 <prvCopyDataToQueue+0xc2>
            {
                /* The mutex is no longer being held. */
                xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	689b      	ldr	r3, [r3, #8]
 8003bfe:	4618      	mov	r0, r3
 8003c00:	f001 f99c 	bl	8004f3c <xTaskPriorityDisinherit>
 8003c04:	6178      	str	r0, [r7, #20]
                pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	2200      	movs	r2, #0
 8003c0a:	609a      	str	r2, [r3, #8]
 8003c0c:	e043      	b.n	8003c96 <prvCopyDataToQueue+0xc2>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d119      	bne.n	8003c48 <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize );
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	6858      	ldr	r0, [r3, #4]
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c1c:	461a      	mov	r2, r3
 8003c1e:	68b9      	ldr	r1, [r7, #8]
 8003c20:	f002 fc5f 	bl	80064e2 <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	685a      	ldr	r2, [r3, #4]
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c2c:	441a      	add	r2, r3
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	685a      	ldr	r2, [r3, #4]
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	689b      	ldr	r3, [r3, #8]
 8003c3a:	429a      	cmp	r2, r3
 8003c3c:	d32b      	bcc.n	8003c96 <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	681a      	ldr	r2, [r3, #0]
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	605a      	str	r2, [r3, #4]
 8003c46:	e026      	b.n	8003c96 <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize );
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	68d8      	ldr	r0, [r3, #12]
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c50:	461a      	mov	r2, r3
 8003c52:	68b9      	ldr	r1, [r7, #8]
 8003c54:	f002 fc45 	bl	80064e2 <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	68da      	ldr	r2, [r3, #12]
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c60:	425b      	negs	r3, r3
 8003c62:	441a      	add	r2, r3
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead )
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	68da      	ldr	r2, [r3, #12]
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	429a      	cmp	r2, r3
 8003c72:	d207      	bcs.n	8003c84 <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	689a      	ldr	r2, [r3, #8]
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c7c:	425b      	negs	r3, r3
 8003c7e:	441a      	add	r2, r3
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	2b02      	cmp	r3, #2
 8003c88:	d105      	bne.n	8003c96 <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003c8a:	693b      	ldr	r3, [r7, #16]
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d002      	beq.n	8003c96 <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 8003c90:	693b      	ldr	r3, [r7, #16]
 8003c92:	3b01      	subs	r3, #1
 8003c94:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting + ( UBaseType_t ) 1 );
 8003c96:	693b      	ldr	r3, [r7, #16]
 8003c98:	1c5a      	adds	r2, r3, #1
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	639a      	str	r2, [r3, #56]	@ 0x38

    return xReturn;
 8003c9e:	697b      	ldr	r3, [r7, #20]
}
 8003ca0:	4618      	mov	r0, r3
 8003ca2:	3718      	adds	r7, #24
 8003ca4:	46bd      	mov	sp, r7
 8003ca6:	bd80      	pop	{r7, pc}

08003ca8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8003ca8:	b580      	push	{r7, lr}
 8003caa:	b082      	sub	sp, #8
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	6078      	str	r0, [r7, #4]
 8003cb0:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d018      	beq.n	8003cec <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	68da      	ldr	r2, [r3, #12]
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cc2:	441a      	add	r2, r3
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail )
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	68da      	ldr	r2, [r3, #12]
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	689b      	ldr	r3, [r3, #8]
 8003cd0:	429a      	cmp	r2, r3
 8003cd2:	d303      	bcc.n	8003cdc <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681a      	ldr	r2, [r3, #0]
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize );
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	68d9      	ldr	r1, [r3, #12]
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ce4:	461a      	mov	r2, r3
 8003ce6:	6838      	ldr	r0, [r7, #0]
 8003ce8:	f002 fbfb 	bl	80064e2 <memcpy>
    }
}
 8003cec:	bf00      	nop
 8003cee:	3708      	adds	r7, #8
 8003cf0:	46bd      	mov	sp, r7
 8003cf2:	bd80      	pop	{r7, pc}

08003cf4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8003cf4:	b580      	push	{r7, lr}
 8003cf6:	b084      	sub	sp, #16
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8003cfc:	f001 fe62 	bl	80059c4 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003d06:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8003d08:	e01e      	b.n	8003d48 <prvUnlockQueue+0x54>
        {
            /* Data was posted while the queue was locked.  Are any tasks
             * blocked waiting for data to become available? */
            #if ( configUSE_QUEUE_SETS == 1 )
            {
                if( pxQueue->pxQueueSetContainer != NULL )
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d008      	beq.n	8003d24 <prvUnlockQueue+0x30>
                {
                    if( prvNotifyQueueSetContainer( pxQueue ) != pdFALSE )
 8003d12:	6878      	ldr	r0, [r7, #4]
 8003d14:	f000 f8ea 	bl	8003eec <prvNotifyQueueSetContainer>
 8003d18:	4603      	mov	r3, r0
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d010      	beq.n	8003d40 <prvUnlockQueue+0x4c>
                    {
                        /* The queue is a member of a queue set, and posting to
                         * the queue set caused a higher priority task to unblock.
                         * A context switch is required. */
                        vTaskMissedYield();
 8003d1e:	f001 f831 	bl	8004d84 <vTaskMissedYield>
 8003d22:	e00d      	b.n	8003d40 <prvUnlockQueue+0x4c>
                else
                {
                    /* Tasks that are removed from the event list will get
                     * added to the pending ready list as the scheduler is still
                     * suspended. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d012      	beq.n	8003d52 <prvUnlockQueue+0x5e>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	3324      	adds	r3, #36	@ 0x24
 8003d30:	4618      	mov	r0, r3
 8003d32:	f000 fec9 	bl	8004ac8 <xTaskRemoveFromEventList>
 8003d36:	4603      	mov	r3, r0
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d001      	beq.n	8003d40 <prvUnlockQueue+0x4c>
                        {
                            /* The task waiting has a higher priority so record that a
                             * context switch is required. */
                            vTaskMissedYield();
 8003d3c:	f001 f822 	bl	8004d84 <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8003d40:	7bfb      	ldrb	r3, [r7, #15]
 8003d42:	3b01      	subs	r3, #1
 8003d44:	b2db      	uxtb	r3, r3
 8003d46:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8003d48:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	dcdc      	bgt.n	8003d0a <prvUnlockQueue+0x16>
 8003d50:	e000      	b.n	8003d54 <prvUnlockQueue+0x60>
                        break;
 8003d52:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	22ff      	movs	r2, #255	@ 0xff
 8003d58:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
    taskEXIT_CRITICAL();
 8003d5c:	f001 fe68 	bl	8005a30 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8003d60:	f001 fe30 	bl	80059c4 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003d6a:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8003d6c:	e011      	b.n	8003d92 <prvUnlockQueue+0x9e>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	691b      	ldr	r3, [r3, #16]
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d012      	beq.n	8003d9c <prvUnlockQueue+0xa8>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	3310      	adds	r3, #16
 8003d7a:	4618      	mov	r0, r3
 8003d7c:	f000 fea4 	bl	8004ac8 <xTaskRemoveFromEventList>
 8003d80:	4603      	mov	r3, r0
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d001      	beq.n	8003d8a <prvUnlockQueue+0x96>
                {
                    vTaskMissedYield();
 8003d86:	f000 fffd 	bl	8004d84 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8003d8a:	7bbb      	ldrb	r3, [r7, #14]
 8003d8c:	3b01      	subs	r3, #1
 8003d8e:	b2db      	uxtb	r3, r3
 8003d90:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8003d92:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	dce9      	bgt.n	8003d6e <prvUnlockQueue+0x7a>
 8003d9a:	e000      	b.n	8003d9e <prvUnlockQueue+0xaa>
            }
            else
            {
                break;
 8003d9c:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	22ff      	movs	r2, #255	@ 0xff
 8003da2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    }
    taskEXIT_CRITICAL();
 8003da6:	f001 fe43 	bl	8005a30 <vPortExitCritical>
}
 8003daa:	bf00      	nop
 8003dac:	3710      	adds	r7, #16
 8003dae:	46bd      	mov	sp, r7
 8003db0:	bd80      	pop	{r7, pc}

08003db2 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8003db2:	b580      	push	{r7, lr}
 8003db4:	b084      	sub	sp, #16
 8003db6:	af00      	add	r7, sp, #0
 8003db8:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8003dba:	f001 fe03 	bl	80059c4 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d102      	bne.n	8003dcc <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8003dc6:	2301      	movs	r3, #1
 8003dc8:	60fb      	str	r3, [r7, #12]
 8003dca:	e001      	b.n	8003dd0 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 8003dcc:	2300      	movs	r3, #0
 8003dce:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8003dd0:	f001 fe2e 	bl	8005a30 <vPortExitCritical>

    return xReturn;
 8003dd4:	68fb      	ldr	r3, [r7, #12]
}
 8003dd6:	4618      	mov	r0, r3
 8003dd8:	3710      	adds	r7, #16
 8003dda:	46bd      	mov	sp, r7
 8003ddc:	bd80      	pop	{r7, pc}
	...

08003de0 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName )
    {
 8003de0:	b480      	push	{r7}
 8003de2:	b087      	sub	sp, #28
 8003de4:	af00      	add	r7, sp, #0
 8003de6:	6078      	str	r0, [r7, #4]
 8003de8:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;
        QueueRegistryItem_t * pxEntryToWrite = NULL;
 8003dea:	2300      	movs	r3, #0
 8003dec:	613b      	str	r3, [r7, #16]

        traceENTER_vQueueAddToRegistry( xQueue, pcQueueName );

        configASSERT( xQueue );
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d10d      	bne.n	8003e10 <vQueueAddToRegistry+0x30>
    __asm volatile
 8003df4:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8003df8:	b672      	cpsid	i
 8003dfa:	f383 8811 	msr	BASEPRI, r3
 8003dfe:	f3bf 8f6f 	isb	sy
 8003e02:	f3bf 8f4f 	dsb	sy
 8003e06:	b662      	cpsie	i
 8003e08:	60fb      	str	r3, [r7, #12]
}
 8003e0a:	bf00      	nop
 8003e0c:	bf00      	nop
 8003e0e:	e7fd      	b.n	8003e0c <vQueueAddToRegistry+0x2c>

        if( pcQueueName != NULL )
 8003e10:	683b      	ldr	r3, [r7, #0]
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d024      	beq.n	8003e60 <vQueueAddToRegistry+0x80>
        {
            /* See if there is an empty space in the registry.  A NULL name denotes
             * a free slot. */
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003e16:	2300      	movs	r3, #0
 8003e18:	617b      	str	r3, [r7, #20]
 8003e1a:	e01e      	b.n	8003e5a <vQueueAddToRegistry+0x7a>
            {
                /* Replace an existing entry if the queue is already in the registry. */
                if( xQueue == xQueueRegistry[ ux ].xHandle )
 8003e1c:	4a18      	ldr	r2, [pc, #96]	@ (8003e80 <vQueueAddToRegistry+0xa0>)
 8003e1e:	697b      	ldr	r3, [r7, #20]
 8003e20:	00db      	lsls	r3, r3, #3
 8003e22:	4413      	add	r3, r2
 8003e24:	685b      	ldr	r3, [r3, #4]
 8003e26:	687a      	ldr	r2, [r7, #4]
 8003e28:	429a      	cmp	r2, r3
 8003e2a:	d105      	bne.n	8003e38 <vQueueAddToRegistry+0x58>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8003e2c:	697b      	ldr	r3, [r7, #20]
 8003e2e:	00db      	lsls	r3, r3, #3
 8003e30:	4a13      	ldr	r2, [pc, #76]	@ (8003e80 <vQueueAddToRegistry+0xa0>)
 8003e32:	4413      	add	r3, r2
 8003e34:	613b      	str	r3, [r7, #16]
                    break;
 8003e36:	e013      	b.n	8003e60 <vQueueAddToRegistry+0x80>
                }
                /* Otherwise, store in the next empty location */
                else if( ( pxEntryToWrite == NULL ) && ( xQueueRegistry[ ux ].pcQueueName == NULL ) )
 8003e38:	693b      	ldr	r3, [r7, #16]
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d10a      	bne.n	8003e54 <vQueueAddToRegistry+0x74>
 8003e3e:	4a10      	ldr	r2, [pc, #64]	@ (8003e80 <vQueueAddToRegistry+0xa0>)
 8003e40:	697b      	ldr	r3, [r7, #20]
 8003e42:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d104      	bne.n	8003e54 <vQueueAddToRegistry+0x74>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8003e4a:	697b      	ldr	r3, [r7, #20]
 8003e4c:	00db      	lsls	r3, r3, #3
 8003e4e:	4a0c      	ldr	r2, [pc, #48]	@ (8003e80 <vQueueAddToRegistry+0xa0>)
 8003e50:	4413      	add	r3, r2
 8003e52:	613b      	str	r3, [r7, #16]
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003e54:	697b      	ldr	r3, [r7, #20]
 8003e56:	3301      	adds	r3, #1
 8003e58:	617b      	str	r3, [r7, #20]
 8003e5a:	697b      	ldr	r3, [r7, #20]
 8003e5c:	2b07      	cmp	r3, #7
 8003e5e:	d9dd      	bls.n	8003e1c <vQueueAddToRegistry+0x3c>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }

        if( pxEntryToWrite != NULL )
 8003e60:	693b      	ldr	r3, [r7, #16]
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d005      	beq.n	8003e72 <vQueueAddToRegistry+0x92>
        {
            /* Store the information on this queue. */
            pxEntryToWrite->pcQueueName = pcQueueName;
 8003e66:	693b      	ldr	r3, [r7, #16]
 8003e68:	683a      	ldr	r2, [r7, #0]
 8003e6a:	601a      	str	r2, [r3, #0]
            pxEntryToWrite->xHandle = xQueue;
 8003e6c:	693b      	ldr	r3, [r7, #16]
 8003e6e:	687a      	ldr	r2, [r7, #4]
 8003e70:	605a      	str	r2, [r3, #4]

            traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
        }

        traceRETURN_vQueueAddToRegistry();
    }
 8003e72:	bf00      	nop
 8003e74:	371c      	adds	r7, #28
 8003e76:	46bd      	mov	sp, r7
 8003e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e7c:	4770      	bx	lr
 8003e7e:	bf00      	nop
 8003e80:	200002b4 	.word	0x200002b4

08003e84 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8003e84:	b580      	push	{r7, lr}
 8003e86:	b086      	sub	sp, #24
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	60f8      	str	r0, [r7, #12]
 8003e8c:	60b9      	str	r1, [r7, #8]
 8003e8e:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8003e94:	f001 fd96 	bl	80059c4 <vPortEnterCritical>
 8003e98:	697b      	ldr	r3, [r7, #20]
 8003e9a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003e9e:	b25b      	sxtb	r3, r3
 8003ea0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ea4:	d103      	bne.n	8003eae <vQueueWaitForMessageRestricted+0x2a>
 8003ea6:	697b      	ldr	r3, [r7, #20]
 8003ea8:	2200      	movs	r2, #0
 8003eaa:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003eae:	697b      	ldr	r3, [r7, #20]
 8003eb0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003eb4:	b25b      	sxtb	r3, r3
 8003eb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003eba:	d103      	bne.n	8003ec4 <vQueueWaitForMessageRestricted+0x40>
 8003ebc:	697b      	ldr	r3, [r7, #20]
 8003ebe:	2200      	movs	r2, #0
 8003ec0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003ec4:	f001 fdb4 	bl	8005a30 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8003ec8:	697b      	ldr	r3, [r7, #20]
 8003eca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d106      	bne.n	8003ede <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8003ed0:	697b      	ldr	r3, [r7, #20]
 8003ed2:	3324      	adds	r3, #36	@ 0x24
 8003ed4:	687a      	ldr	r2, [r7, #4]
 8003ed6:	68b9      	ldr	r1, [r7, #8]
 8003ed8:	4618      	mov	r0, r3
 8003eda:	f000 fdad 	bl	8004a38 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 8003ede:	6978      	ldr	r0, [r7, #20]
 8003ee0:	f7ff ff08 	bl	8003cf4 <prvUnlockQueue>

        traceRETURN_vQueueWaitForMessageRestricted();
    }
 8003ee4:	bf00      	nop
 8003ee6:	3718      	adds	r7, #24
 8003ee8:	46bd      	mov	sp, r7
 8003eea:	bd80      	pop	{r7, pc}

08003eec <prvNotifyQueueSetContainer>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

    static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue )
    {
 8003eec:	b580      	push	{r7, lr}
 8003eee:	b08a      	sub	sp, #40	@ 0x28
 8003ef0:	af00      	add	r7, sp, #0
 8003ef2:	6078      	str	r0, [r7, #4]
        Queue_t * pxQueueSetContainer = pxQueue->pxQueueSetContainer;
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ef8:	623b      	str	r3, [r7, #32]
        BaseType_t xReturn = pdFALSE;
 8003efa:	2300      	movs	r3, #0
 8003efc:	627b      	str	r3, [r7, #36]	@ 0x24
        /* This function must be called form a critical section. */

        /* The following line is not reachable in unit tests because every call
         * to prvNotifyQueueSetContainer is preceded by a check that
         * pxQueueSetContainer != NULL */
        configASSERT( pxQueueSetContainer ); /* LCOV_EXCL_BR_LINE */
 8003efe:	6a3b      	ldr	r3, [r7, #32]
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d10d      	bne.n	8003f20 <prvNotifyQueueSetContainer+0x34>
    __asm volatile
 8003f04:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8003f08:	b672      	cpsid	i
 8003f0a:	f383 8811 	msr	BASEPRI, r3
 8003f0e:	f3bf 8f6f 	isb	sy
 8003f12:	f3bf 8f4f 	dsb	sy
 8003f16:	b662      	cpsie	i
 8003f18:	617b      	str	r3, [r7, #20]
}
 8003f1a:	bf00      	nop
 8003f1c:	bf00      	nop
 8003f1e:	e7fd      	b.n	8003f1c <prvNotifyQueueSetContainer+0x30>
        configASSERT( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength );
 8003f20:	6a3b      	ldr	r3, [r7, #32]
 8003f22:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003f24:	6a3b      	ldr	r3, [r7, #32]
 8003f26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f28:	429a      	cmp	r2, r3
 8003f2a:	d30d      	bcc.n	8003f48 <prvNotifyQueueSetContainer+0x5c>
    __asm volatile
 8003f2c:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8003f30:	b672      	cpsid	i
 8003f32:	f383 8811 	msr	BASEPRI, r3
 8003f36:	f3bf 8f6f 	isb	sy
 8003f3a:	f3bf 8f4f 	dsb	sy
 8003f3e:	b662      	cpsie	i
 8003f40:	613b      	str	r3, [r7, #16]
}
 8003f42:	bf00      	nop
 8003f44:	bf00      	nop
 8003f46:	e7fd      	b.n	8003f44 <prvNotifyQueueSetContainer+0x58>

        if( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength )
 8003f48:	6a3b      	ldr	r3, [r7, #32]
 8003f4a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003f4c:	6a3b      	ldr	r3, [r7, #32]
 8003f4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f50:	429a      	cmp	r2, r3
 8003f52:	d23f      	bcs.n	8003fd4 <prvNotifyQueueSetContainer+0xe8>
        {
            const int8_t cTxLock = pxQueueSetContainer->cTxLock;
 8003f54:	6a3b      	ldr	r3, [r7, #32]
 8003f56:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003f5a:	77fb      	strb	r3, [r7, #31]

            traceQUEUE_SET_SEND( pxQueueSetContainer );

            /* The data copied is the handle of the queue that contains data. */
            xReturn = prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, queueSEND_TO_BACK );
 8003f5c:	1d3b      	adds	r3, r7, #4
 8003f5e:	2200      	movs	r2, #0
 8003f60:	4619      	mov	r1, r3
 8003f62:	6a38      	ldr	r0, [r7, #32]
 8003f64:	f7ff fe36 	bl	8003bd4 <prvCopyDataToQueue>
 8003f68:	6278      	str	r0, [r7, #36]	@ 0x24

            if( cTxLock == queueUNLOCKED )
 8003f6a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8003f6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f72:	d10e      	bne.n	8003f92 <prvNotifyQueueSetContainer+0xa6>
            {
                if( listLIST_IS_EMPTY( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) == pdFALSE )
 8003f74:	6a3b      	ldr	r3, [r7, #32]
 8003f76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d02b      	beq.n	8003fd4 <prvNotifyQueueSetContainer+0xe8>
                {
                    if( xTaskRemoveFromEventList( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) != pdFALSE )
 8003f7c:	6a3b      	ldr	r3, [r7, #32]
 8003f7e:	3324      	adds	r3, #36	@ 0x24
 8003f80:	4618      	mov	r0, r3
 8003f82:	f000 fda1 	bl	8004ac8 <xTaskRemoveFromEventList>
 8003f86:	4603      	mov	r3, r0
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d023      	beq.n	8003fd4 <prvNotifyQueueSetContainer+0xe8>
                    {
                        /* The task waiting has a higher priority. */
                        xReturn = pdTRUE;
 8003f8c:	2301      	movs	r3, #1
 8003f8e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003f90:	e020      	b.n	8003fd4 <prvNotifyQueueSetContainer+0xe8>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
            else
            {
                prvIncrementQueueTxLock( pxQueueSetContainer, cTxLock );
 8003f92:	f000 fba1 	bl	80046d8 <uxTaskGetNumberOfTasks>
 8003f96:	61b8      	str	r0, [r7, #24]
 8003f98:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8003f9c:	69ba      	ldr	r2, [r7, #24]
 8003f9e:	429a      	cmp	r2, r3
 8003fa0:	d918      	bls.n	8003fd4 <prvNotifyQueueSetContainer+0xe8>
 8003fa2:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8003fa6:	2b7f      	cmp	r3, #127	@ 0x7f
 8003fa8:	d10d      	bne.n	8003fc6 <prvNotifyQueueSetContainer+0xda>
    __asm volatile
 8003faa:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8003fae:	b672      	cpsid	i
 8003fb0:	f383 8811 	msr	BASEPRI, r3
 8003fb4:	f3bf 8f6f 	isb	sy
 8003fb8:	f3bf 8f4f 	dsb	sy
 8003fbc:	b662      	cpsie	i
 8003fbe:	60fb      	str	r3, [r7, #12]
}
 8003fc0:	bf00      	nop
 8003fc2:	bf00      	nop
 8003fc4:	e7fd      	b.n	8003fc2 <prvNotifyQueueSetContainer+0xd6>
 8003fc6:	7ffb      	ldrb	r3, [r7, #31]
 8003fc8:	3301      	adds	r3, #1
 8003fca:	b2db      	uxtb	r3, r3
 8003fcc:	b25a      	sxtb	r2, r3
 8003fce:	6a3b      	ldr	r3, [r7, #32]
 8003fd0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8003fd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
 8003fd6:	4618      	mov	r0, r3
 8003fd8:	3728      	adds	r7, #40	@ 0x28
 8003fda:	46bd      	mov	sp, r7
 8003fdc:	bd80      	pop	{r7, pc}

08003fde <prvCreateTask>:
                                  const char * const pcName,
                                  const configSTACK_DEPTH_TYPE uxStackDepth,
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask )
    {
 8003fde:	b580      	push	{r7, lr}
 8003fe0:	b08a      	sub	sp, #40	@ 0x28
 8003fe2:	af04      	add	r7, sp, #16
 8003fe4:	60f8      	str	r0, [r7, #12]
 8003fe6:	60b9      	str	r1, [r7, #8]
 8003fe8:	607a      	str	r2, [r7, #4]
 8003fea:	603b      	str	r3, [r7, #0]

            /* Allocate space for the stack used by the task being created. */
            /* MISRA Ref 11.5.1 [Malloc memory assignment] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
            /* coverity[misra_c_2012_rule_11_5_violation] */
            pxStack = pvPortMallocStack( ( ( ( size_t ) uxStackDepth ) * sizeof( StackType_t ) ) );
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	009b      	lsls	r3, r3, #2
 8003ff0:	4618      	mov	r0, r3
 8003ff2:	f001 fdd5 	bl	8005ba0 <pvPortMalloc>
 8003ff6:	6138      	str	r0, [r7, #16]

            if( pxStack != NULL )
 8003ff8:	693b      	ldr	r3, [r7, #16]
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d013      	beq.n	8004026 <prvCreateTask+0x48>
            {
                /* Allocate space for the TCB. */
                /* MISRA Ref 11.5.1 [Malloc memory assignment] */
                /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                /* coverity[misra_c_2012_rule_11_5_violation] */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
 8003ffe:	2058      	movs	r0, #88	@ 0x58
 8004000:	f001 fdce 	bl	8005ba0 <pvPortMalloc>
 8004004:	6178      	str	r0, [r7, #20]

                if( pxNewTCB != NULL )
 8004006:	697b      	ldr	r3, [r7, #20]
 8004008:	2b00      	cmp	r3, #0
 800400a:	d008      	beq.n	800401e <prvCreateTask+0x40>
                {
                    ( void ) memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 800400c:	2258      	movs	r2, #88	@ 0x58
 800400e:	2100      	movs	r1, #0
 8004010:	6978      	ldr	r0, [r7, #20]
 8004012:	f002 f9ea 	bl	80063ea <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 8004016:	697b      	ldr	r3, [r7, #20]
 8004018:	693a      	ldr	r2, [r7, #16]
 800401a:	631a      	str	r2, [r3, #48]	@ 0x30
 800401c:	e005      	b.n	800402a <prvCreateTask+0x4c>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 800401e:	6938      	ldr	r0, [r7, #16]
 8004020:	f001 fefc 	bl	8005e1c <vPortFree>
 8004024:	e001      	b.n	800402a <prvCreateTask+0x4c>
                }
            }
            else
            {
                pxNewTCB = NULL;
 8004026:	2300      	movs	r3, #0
 8004028:	617b      	str	r3, [r7, #20]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 800402a:	697b      	ldr	r3, [r7, #20]
 800402c:	2b00      	cmp	r3, #0
 800402e:	d00d      	beq.n	800404c <prvCreateTask+0x6e>
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004030:	2300      	movs	r3, #0
 8004032:	9303      	str	r3, [sp, #12]
 8004034:	697b      	ldr	r3, [r7, #20]
 8004036:	9302      	str	r3, [sp, #8]
 8004038:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800403a:	9301      	str	r3, [sp, #4]
 800403c:	6a3b      	ldr	r3, [r7, #32]
 800403e:	9300      	str	r3, [sp, #0]
 8004040:	683b      	ldr	r3, [r7, #0]
 8004042:	687a      	ldr	r2, [r7, #4]
 8004044:	68b9      	ldr	r1, [r7, #8]
 8004046:	68f8      	ldr	r0, [r7, #12]
 8004048:	f000 f828 	bl	800409c <prvInitialiseNewTask>
        }

        return pxNewTCB;
 800404c:	697b      	ldr	r3, [r7, #20]
    }
 800404e:	4618      	mov	r0, r3
 8004050:	3718      	adds	r7, #24
 8004052:	46bd      	mov	sp, r7
 8004054:	bd80      	pop	{r7, pc}

08004056 <xTaskCreate>:
                            const char * const pcName,
                            const configSTACK_DEPTH_TYPE uxStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8004056:	b580      	push	{r7, lr}
 8004058:	b088      	sub	sp, #32
 800405a:	af02      	add	r7, sp, #8
 800405c:	60f8      	str	r0, [r7, #12]
 800405e:	60b9      	str	r1, [r7, #8]
 8004060:	607a      	str	r2, [r7, #4]
 8004062:	603b      	str	r3, [r7, #0]
        TCB_t * pxNewTCB;
        BaseType_t xReturn;

        traceENTER_xTaskCreate( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );

        pxNewTCB = prvCreateTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );
 8004064:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004066:	9301      	str	r3, [sp, #4]
 8004068:	6a3b      	ldr	r3, [r7, #32]
 800406a:	9300      	str	r3, [sp, #0]
 800406c:	683b      	ldr	r3, [r7, #0]
 800406e:	687a      	ldr	r2, [r7, #4]
 8004070:	68b9      	ldr	r1, [r7, #8]
 8004072:	68f8      	ldr	r0, [r7, #12]
 8004074:	f7ff ffb3 	bl	8003fde <prvCreateTask>
 8004078:	6138      	str	r0, [r7, #16]

        if( pxNewTCB != NULL )
 800407a:	693b      	ldr	r3, [r7, #16]
 800407c:	2b00      	cmp	r3, #0
 800407e:	d005      	beq.n	800408c <xTaskCreate+0x36>
                /* Set the task's affinity before scheduling it. */
                pxNewTCB->uxCoreAffinityMask = configTASK_DEFAULT_CORE_AFFINITY;
            }
            #endif

            prvAddNewTaskToReadyList( pxNewTCB );
 8004080:	6938      	ldr	r0, [r7, #16]
 8004082:	f000 f89f 	bl	80041c4 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8004086:	2301      	movs	r3, #1
 8004088:	617b      	str	r3, [r7, #20]
 800408a:	e002      	b.n	8004092 <xTaskCreate+0x3c>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800408c:	f04f 33ff 	mov.w	r3, #4294967295
 8004090:	617b      	str	r3, [r7, #20]
        }

        traceRETURN_xTaskCreate( xReturn );

        return xReturn;
 8004092:	697b      	ldr	r3, [r7, #20]
    }
 8004094:	4618      	mov	r0, r3
 8004096:	3718      	adds	r7, #24
 8004098:	46bd      	mov	sp, r7
 800409a:	bd80      	pop	{r7, pc}

0800409c <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 800409c:	b580      	push	{r7, lr}
 800409e:	b088      	sub	sp, #32
 80040a0:	af00      	add	r7, sp, #0
 80040a2:	60f8      	str	r0, [r7, #12]
 80040a4:	60b9      	str	r1, [r7, #8]
 80040a6:	607a      	str	r2, [r7, #4]
 80040a8:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) uxStackDepth * sizeof( StackType_t ) );
 80040aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040ac:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	009b      	lsls	r3, r3, #2
 80040b2:	461a      	mov	r2, r3
 80040b4:	21a5      	movs	r1, #165	@ 0xa5
 80040b6:	f002 f998 	bl	80063ea <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 ] );
 80040ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040bc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80040be:	6879      	ldr	r1, [r7, #4]
 80040c0:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 80040c4:	440b      	add	r3, r1
 80040c6:	009b      	lsls	r3, r3, #2
 80040c8:	4413      	add	r3, r2
 80040ca:	61bb      	str	r3, [r7, #24]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 80040cc:	69bb      	ldr	r3, [r7, #24]
 80040ce:	f023 0307 	bic.w	r3, r3, #7
 80040d2:	61bb      	str	r3, [r7, #24]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0U ) );
 80040d4:	69bb      	ldr	r3, [r7, #24]
 80040d6:	f003 0307 	and.w	r3, r3, #7
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d00d      	beq.n	80040fa <prvInitialiseNewTask+0x5e>
    __asm volatile
 80040de:	f04f 0340 	mov.w	r3, #64	@ 0x40
 80040e2:	b672      	cpsid	i
 80040e4:	f383 8811 	msr	BASEPRI, r3
 80040e8:	f3bf 8f6f 	isb	sy
 80040ec:	f3bf 8f4f 	dsb	sy
 80040f0:	b662      	cpsie	i
 80040f2:	617b      	str	r3, [r7, #20]
}
 80040f4:	bf00      	nop
 80040f6:	bf00      	nop
 80040f8:	e7fd      	b.n	80040f6 <prvInitialiseNewTask+0x5a>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 80040fa:	68bb      	ldr	r3, [r7, #8]
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d01e      	beq.n	800413e <prvInitialiseNewTask+0xa2>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004100:	2300      	movs	r3, #0
 8004102:	61fb      	str	r3, [r7, #28]
 8004104:	e012      	b.n	800412c <prvInitialiseNewTask+0x90>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004106:	68ba      	ldr	r2, [r7, #8]
 8004108:	69fb      	ldr	r3, [r7, #28]
 800410a:	4413      	add	r3, r2
 800410c:	7819      	ldrb	r1, [r3, #0]
 800410e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004110:	69fb      	ldr	r3, [r7, #28]
 8004112:	4413      	add	r3, r2
 8004114:	3334      	adds	r3, #52	@ 0x34
 8004116:	460a      	mov	r2, r1
 8004118:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 800411a:	68ba      	ldr	r2, [r7, #8]
 800411c:	69fb      	ldr	r3, [r7, #28]
 800411e:	4413      	add	r3, r2
 8004120:	781b      	ldrb	r3, [r3, #0]
 8004122:	2b00      	cmp	r3, #0
 8004124:	d006      	beq.n	8004134 <prvInitialiseNewTask+0x98>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004126:	69fb      	ldr	r3, [r7, #28]
 8004128:	3301      	adds	r3, #1
 800412a:	61fb      	str	r3, [r7, #28]
 800412c:	69fb      	ldr	r3, [r7, #28]
 800412e:	2b09      	cmp	r3, #9
 8004130:	d9e9      	bls.n	8004106 <prvInitialiseNewTask+0x6a>
 8004132:	e000      	b.n	8004136 <prvInitialiseNewTask+0x9a>
            {
                break;
 8004134:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1U ] = '\0';
 8004136:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004138:	2200      	movs	r2, #0
 800413a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 800413e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004140:	2b04      	cmp	r3, #4
 8004142:	d90d      	bls.n	8004160 <prvInitialiseNewTask+0xc4>
    __asm volatile
 8004144:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8004148:	b672      	cpsid	i
 800414a:	f383 8811 	msr	BASEPRI, r3
 800414e:	f3bf 8f6f 	isb	sy
 8004152:	f3bf 8f4f 	dsb	sy
 8004156:	b662      	cpsie	i
 8004158:	613b      	str	r3, [r7, #16]
}
 800415a:	bf00      	nop
 800415c:	bf00      	nop
 800415e:	e7fd      	b.n	800415c <prvInitialiseNewTask+0xc0>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004160:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004162:	2b04      	cmp	r3, #4
 8004164:	d901      	bls.n	800416a <prvInitialiseNewTask+0xce>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004166:	2304      	movs	r3, #4
 8004168:	62bb      	str	r3, [r7, #40]	@ 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 800416a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800416c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800416e:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 8004170:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004172:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004174:	649a      	str	r2, [r3, #72]	@ 0x48
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004176:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004178:	3304      	adds	r3, #4
 800417a:	4618      	mov	r0, r3
 800417c:	f7ff fac3 	bl	8003706 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004180:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004182:	3318      	adds	r3, #24
 8004184:	4618      	mov	r0, r3
 8004186:	f7ff fabe 	bl	8003706 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800418a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800418c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800418e:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority );
 8004190:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004192:	f1c3 0205 	rsb	r2, r3, #5
 8004196:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004198:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800419a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800419c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800419e:	625a      	str	r2, [r3, #36]	@ 0x24
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80041a0:	683a      	ldr	r2, [r7, #0]
 80041a2:	68f9      	ldr	r1, [r7, #12]
 80041a4:	69b8      	ldr	r0, [r7, #24]
 80041a6:	f001 faab 	bl	8005700 <pxPortInitialiseStack>
 80041aa:	4602      	mov	r2, r0
 80041ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041ae:	601a      	str	r2, [r3, #0]
            pxNewTCB->uxTaskAttributes |= taskATTRIBUTE_IS_IDLE;
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES > 1 ) */

    if( pxCreatedTask != NULL )
 80041b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d002      	beq.n	80041bc <prvInitialiseNewTask+0x120>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80041b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80041b8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80041ba:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80041bc:	bf00      	nop
 80041be:	3720      	adds	r7, #32
 80041c0:	46bd      	mov	sp, r7
 80041c2:	bd80      	pop	{r7, pc}

080041c4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )

    static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
    {
 80041c4:	b580      	push	{r7, lr}
 80041c6:	b084      	sub	sp, #16
 80041c8:	af00      	add	r7, sp, #0
 80041ca:	6078      	str	r0, [r7, #4]
        /* Ensure interrupts don't access the task lists while the lists are being
         * updated. */
        taskENTER_CRITICAL();
 80041cc:	f001 fbfa 	bl	80059c4 <vPortEnterCritical>
        {
            uxCurrentNumberOfTasks = ( UBaseType_t ) ( uxCurrentNumberOfTasks + 1U );
 80041d0:	4b41      	ldr	r3, [pc, #260]	@ (80042d8 <prvAddNewTaskToReadyList+0x114>)
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	3301      	adds	r3, #1
 80041d6:	4a40      	ldr	r2, [pc, #256]	@ (80042d8 <prvAddNewTaskToReadyList+0x114>)
 80041d8:	6013      	str	r3, [r2, #0]

            if( pxCurrentTCB == NULL )
 80041da:	4b40      	ldr	r3, [pc, #256]	@ (80042dc <prvAddNewTaskToReadyList+0x118>)
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d109      	bne.n	80041f6 <prvAddNewTaskToReadyList+0x32>
            {
                /* There are no other tasks, or all the other tasks are in
                 * the suspended state - make this the current task. */
                pxCurrentTCB = pxNewTCB;
 80041e2:	4a3e      	ldr	r2, [pc, #248]	@ (80042dc <prvAddNewTaskToReadyList+0x118>)
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	6013      	str	r3, [r2, #0]

                if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80041e8:	4b3b      	ldr	r3, [pc, #236]	@ (80042d8 <prvAddNewTaskToReadyList+0x114>)
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	2b01      	cmp	r3, #1
 80041ee:	d110      	bne.n	8004212 <prvAddNewTaskToReadyList+0x4e>
                {
                    /* This is the first task to be created so do the preliminary
                     * initialisation required.  We will not recover if this call
                     * fails, but we will report the failure. */
                    prvInitialiseTaskLists();
 80041f0:	f000 fdec 	bl	8004dcc <prvInitialiseTaskLists>
 80041f4:	e00d      	b.n	8004212 <prvAddNewTaskToReadyList+0x4e>
            else
            {
                /* If the scheduler is not already running, make this task the
                 * current task if it is the highest priority task to be created
                 * so far. */
                if( xSchedulerRunning == pdFALSE )
 80041f6:	4b3a      	ldr	r3, [pc, #232]	@ (80042e0 <prvAddNewTaskToReadyList+0x11c>)
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d109      	bne.n	8004212 <prvAddNewTaskToReadyList+0x4e>
                {
                    if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80041fe:	4b37      	ldr	r3, [pc, #220]	@ (80042dc <prvAddNewTaskToReadyList+0x118>)
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004208:	429a      	cmp	r2, r3
 800420a:	d802      	bhi.n	8004212 <prvAddNewTaskToReadyList+0x4e>
                    {
                        pxCurrentTCB = pxNewTCB;
 800420c:	4a33      	ldr	r2, [pc, #204]	@ (80042dc <prvAddNewTaskToReadyList+0x118>)
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	6013      	str	r3, [r2, #0]
                {
                    mtCOVERAGE_TEST_MARKER();
                }
            }

            uxTaskNumber++;
 8004212:	4b34      	ldr	r3, [pc, #208]	@ (80042e4 <prvAddNewTaskToReadyList+0x120>)
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	3301      	adds	r3, #1
 8004218:	4a32      	ldr	r2, [pc, #200]	@ (80042e4 <prvAddNewTaskToReadyList+0x120>)
 800421a:	6013      	str	r3, [r2, #0]

            #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 800421c:	4b31      	ldr	r3, [pc, #196]	@ (80042e4 <prvAddNewTaskToReadyList+0x120>)
 800421e:	681a      	ldr	r2, [r3, #0]
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	641a      	str	r2, [r3, #64]	@ 0x40
            }
            #endif /* configUSE_TRACE_FACILITY */
            traceTASK_CREATE( pxNewTCB );

            prvAddTaskToReadyList( pxNewTCB );
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004228:	2201      	movs	r2, #1
 800422a:	409a      	lsls	r2, r3
 800422c:	4b2e      	ldr	r3, [pc, #184]	@ (80042e8 <prvAddNewTaskToReadyList+0x124>)
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	4313      	orrs	r3, r2
 8004232:	4a2d      	ldr	r2, [pc, #180]	@ (80042e8 <prvAddNewTaskToReadyList+0x124>)
 8004234:	6013      	str	r3, [r2, #0]
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800423a:	492c      	ldr	r1, [pc, #176]	@ (80042ec <prvAddNewTaskToReadyList+0x128>)
 800423c:	4613      	mov	r3, r2
 800423e:	009b      	lsls	r3, r3, #2
 8004240:	4413      	add	r3, r2
 8004242:	009b      	lsls	r3, r3, #2
 8004244:	440b      	add	r3, r1
 8004246:	3304      	adds	r3, #4
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	60fb      	str	r3, [r7, #12]
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	68fa      	ldr	r2, [r7, #12]
 8004250:	609a      	str	r2, [r3, #8]
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	689a      	ldr	r2, [r3, #8]
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	60da      	str	r2, [r3, #12]
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	689b      	ldr	r3, [r3, #8]
 800425e:	687a      	ldr	r2, [r7, #4]
 8004260:	3204      	adds	r2, #4
 8004262:	605a      	str	r2, [r3, #4]
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	1d1a      	adds	r2, r3, #4
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	609a      	str	r2, [r3, #8]
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004270:	4613      	mov	r3, r2
 8004272:	009b      	lsls	r3, r3, #2
 8004274:	4413      	add	r3, r2
 8004276:	009b      	lsls	r3, r3, #2
 8004278:	4a1c      	ldr	r2, [pc, #112]	@ (80042ec <prvAddNewTaskToReadyList+0x128>)
 800427a:	441a      	add	r2, r3
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	615a      	str	r2, [r3, #20]
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004284:	4919      	ldr	r1, [pc, #100]	@ (80042ec <prvAddNewTaskToReadyList+0x128>)
 8004286:	4613      	mov	r3, r2
 8004288:	009b      	lsls	r3, r3, #2
 800428a:	4413      	add	r3, r2
 800428c:	009b      	lsls	r3, r3, #2
 800428e:	440b      	add	r3, r1
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	687a      	ldr	r2, [r7, #4]
 8004294:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004296:	1c59      	adds	r1, r3, #1
 8004298:	4814      	ldr	r0, [pc, #80]	@ (80042ec <prvAddNewTaskToReadyList+0x128>)
 800429a:	4613      	mov	r3, r2
 800429c:	009b      	lsls	r3, r3, #2
 800429e:	4413      	add	r3, r2
 80042a0:	009b      	lsls	r3, r3, #2
 80042a2:	4403      	add	r3, r0
 80042a4:	6019      	str	r1, [r3, #0]

            portSETUP_TCB( pxNewTCB );
        }
        taskEXIT_CRITICAL();
 80042a6:	f001 fbc3 	bl	8005a30 <vPortExitCritical>

        if( xSchedulerRunning != pdFALSE )
 80042aa:	4b0d      	ldr	r3, [pc, #52]	@ (80042e0 <prvAddNewTaskToReadyList+0x11c>)
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d00e      	beq.n	80042d0 <prvAddNewTaskToReadyList+0x10c>
        {
            /* If the created task is of a higher priority than the current task
             * then it should run now. */
            taskYIELD_ANY_CORE_IF_USING_PREEMPTION( pxNewTCB );
 80042b2:	4b0a      	ldr	r3, [pc, #40]	@ (80042dc <prvAddNewTaskToReadyList+0x118>)
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042bc:	429a      	cmp	r2, r3
 80042be:	d207      	bcs.n	80042d0 <prvAddNewTaskToReadyList+0x10c>
 80042c0:	4b0b      	ldr	r3, [pc, #44]	@ (80042f0 <prvAddNewTaskToReadyList+0x12c>)
 80042c2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80042c6:	601a      	str	r2, [r3, #0]
 80042c8:	f3bf 8f4f 	dsb	sy
 80042cc:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 80042d0:	bf00      	nop
 80042d2:	3710      	adds	r7, #16
 80042d4:	46bd      	mov	sp, r7
 80042d6:	bd80      	pop	{r7, pc}
 80042d8:	200003cc 	.word	0x200003cc
 80042dc:	200002f4 	.word	0x200002f4
 80042e0:	200003d8 	.word	0x200003d8
 80042e4:	200003e8 	.word	0x200003e8
 80042e8:	200003d4 	.word	0x200003d4
 80042ec:	200002f8 	.word	0x200002f8
 80042f0:	e000ed04 	.word	0xe000ed04

080042f4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 80042f4:	b580      	push	{r7, lr}
 80042f6:	b084      	sub	sp, #16
 80042f8:	af00      	add	r7, sp, #0
 80042fa:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 80042fc:	2300      	movs	r3, #0
 80042fe:	60fb      	str	r3, [r7, #12]

        traceENTER_vTaskDelay( xTicksToDelay );

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	2b00      	cmp	r3, #0
 8004304:	d01a      	beq.n	800433c <vTaskDelay+0x48>
        {
            vTaskSuspendAll();
 8004306:	f000 f8bf 	bl	8004488 <vTaskSuspendAll>
            {
                configASSERT( uxSchedulerSuspended == 1U );
 800430a:	4b14      	ldr	r3, [pc, #80]	@ (800435c <vTaskDelay+0x68>)
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	2b01      	cmp	r3, #1
 8004310:	d00d      	beq.n	800432e <vTaskDelay+0x3a>
    __asm volatile
 8004312:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8004316:	b672      	cpsid	i
 8004318:	f383 8811 	msr	BASEPRI, r3
 800431c:	f3bf 8f6f 	isb	sy
 8004320:	f3bf 8f4f 	dsb	sy
 8004324:	b662      	cpsie	i
 8004326:	60bb      	str	r3, [r7, #8]
}
 8004328:	bf00      	nop
 800432a:	bf00      	nop
 800432c:	e7fd      	b.n	800432a <vTaskDelay+0x36>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800432e:	2100      	movs	r1, #0
 8004330:	6878      	ldr	r0, [r7, #4]
 8004332:	f000 feaf 	bl	8005094 <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 8004336:	f000 f8b5 	bl	80044a4 <xTaskResumeAll>
 800433a:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	2b00      	cmp	r3, #0
 8004340:	d107      	bne.n	8004352 <vTaskDelay+0x5e>
        {
            taskYIELD_WITHIN_API();
 8004342:	4b07      	ldr	r3, [pc, #28]	@ (8004360 <vTaskDelay+0x6c>)
 8004344:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004348:	601a      	str	r2, [r3, #0]
 800434a:	f3bf 8f4f 	dsb	sy
 800434e:	f3bf 8f6f 	isb	sy
        {
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_vTaskDelay();
    }
 8004352:	bf00      	nop
 8004354:	3710      	adds	r7, #16
 8004356:	46bd      	mov	sp, r7
 8004358:	bd80      	pop	{r7, pc}
 800435a:	bf00      	nop
 800435c:	200003f4 	.word	0x200003f4
 8004360:	e000ed04 	.word	0xe000ed04

08004364 <prvCreateIdleTasks>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

static BaseType_t prvCreateIdleTasks( void )
{
 8004364:	b580      	push	{r7, lr}
 8004366:	b08a      	sub	sp, #40	@ 0x28
 8004368:	af02      	add	r7, sp, #8
    BaseType_t xReturn = pdPASS;
 800436a:	2301      	movs	r3, #1
 800436c:	61fb      	str	r3, [r7, #28]
    BaseType_t xCoreID;
    char cIdleName[ configMAX_TASK_NAME_LEN ];
    TaskFunction_t pxIdleTaskFunction = NULL;
 800436e:	2300      	movs	r3, #0
 8004370:	613b      	str	r3, [r7, #16]
    BaseType_t xIdleTaskNameIndex;

    for( xIdleTaskNameIndex = ( BaseType_t ) 0; xIdleTaskNameIndex < ( BaseType_t ) configMAX_TASK_NAME_LEN; xIdleTaskNameIndex++ )
 8004372:	2300      	movs	r3, #0
 8004374:	617b      	str	r3, [r7, #20]
 8004376:	e011      	b.n	800439c <prvCreateIdleTasks+0x38>
    {
        cIdleName[ xIdleTaskNameIndex ] = configIDLE_TASK_NAME[ xIdleTaskNameIndex ];
 8004378:	4a1c      	ldr	r2, [pc, #112]	@ (80043ec <prvCreateIdleTasks+0x88>)
 800437a:	697b      	ldr	r3, [r7, #20]
 800437c:	4413      	add	r3, r2
 800437e:	7819      	ldrb	r1, [r3, #0]
 8004380:	1d3a      	adds	r2, r7, #4
 8004382:	697b      	ldr	r3, [r7, #20]
 8004384:	4413      	add	r3, r2
 8004386:	460a      	mov	r2, r1
 8004388:	701a      	strb	r2, [r3, #0]

        /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
         * configMAX_TASK_NAME_LEN characters just in case the memory after the
         * string is not accessible (extremely unlikely). */
        if( cIdleName[ xIdleTaskNameIndex ] == ( char ) 0x00 )
 800438a:	1d3a      	adds	r2, r7, #4
 800438c:	697b      	ldr	r3, [r7, #20]
 800438e:	4413      	add	r3, r2
 8004390:	781b      	ldrb	r3, [r3, #0]
 8004392:	2b00      	cmp	r3, #0
 8004394:	d006      	beq.n	80043a4 <prvCreateIdleTasks+0x40>
    for( xIdleTaskNameIndex = ( BaseType_t ) 0; xIdleTaskNameIndex < ( BaseType_t ) configMAX_TASK_NAME_LEN; xIdleTaskNameIndex++ )
 8004396:	697b      	ldr	r3, [r7, #20]
 8004398:	3301      	adds	r3, #1
 800439a:	617b      	str	r3, [r7, #20]
 800439c:	697b      	ldr	r3, [r7, #20]
 800439e:	2b09      	cmp	r3, #9
 80043a0:	ddea      	ble.n	8004378 <prvCreateIdleTasks+0x14>
 80043a2:	e000      	b.n	80043a6 <prvCreateIdleTasks+0x42>
        {
            break;
 80043a4:	bf00      	nop
            mtCOVERAGE_TEST_MARKER();
        }
    }

    /* Add each idle task at the lowest priority. */
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 80043a6:	2300      	movs	r3, #0
 80043a8:	61bb      	str	r3, [r7, #24]
 80043aa:	e015      	b.n	80043d8 <prvCreateIdleTasks+0x74>
    {
        #if ( configNUMBER_OF_CORES == 1 )
        {
            pxIdleTaskFunction = prvIdleTask;
 80043ac:	4b10      	ldr	r3, [pc, #64]	@ (80043f0 <prvCreateIdleTasks+0x8c>)
 80043ae:	613b      	str	r3, [r7, #16]
            }
        }
        #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( pxIdleTaskFunction,
 80043b0:	69bb      	ldr	r3, [r7, #24]
 80043b2:	009b      	lsls	r3, r3, #2
 80043b4:	4a0f      	ldr	r2, [pc, #60]	@ (80043f4 <prvCreateIdleTasks+0x90>)
 80043b6:	4413      	add	r3, r2
 80043b8:	1d39      	adds	r1, r7, #4
 80043ba:	9301      	str	r3, [sp, #4]
 80043bc:	2300      	movs	r3, #0
 80043be:	9300      	str	r3, [sp, #0]
 80043c0:	2300      	movs	r3, #0
 80043c2:	2282      	movs	r2, #130	@ 0x82
 80043c4:	6938      	ldr	r0, [r7, #16]
 80043c6:	f7ff fe46 	bl	8004056 <xTaskCreate>
 80043ca:	61f8      	str	r0, [r7, #28]
                                   &xIdleTaskHandles[ xCoreID ] );
        }
        #endif /* configSUPPORT_STATIC_ALLOCATION */

        /* Break the loop if any of the idle task is failed to be created. */
        if( xReturn == pdFAIL )
 80043cc:	69fb      	ldr	r3, [r7, #28]
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d006      	beq.n	80043e0 <prvCreateIdleTasks+0x7c>
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 80043d2:	69bb      	ldr	r3, [r7, #24]
 80043d4:	3301      	adds	r3, #1
 80043d6:	61bb      	str	r3, [r7, #24]
 80043d8:	69bb      	ldr	r3, [r7, #24]
 80043da:	2b00      	cmp	r3, #0
 80043dc:	dde6      	ble.n	80043ac <prvCreateIdleTasks+0x48>
 80043de:	e000      	b.n	80043e2 <prvCreateIdleTasks+0x7e>
        {
            break;
 80043e0:	bf00      	nop
            }
            #endif
        }
    }

    return xReturn;
 80043e2:	69fb      	ldr	r3, [r7, #28]
}
 80043e4:	4618      	mov	r0, r3
 80043e6:	3720      	adds	r7, #32
 80043e8:	46bd      	mov	sp, r7
 80043ea:	bd80      	pop	{r7, pc}
 80043ec:	0800754c 	.word	0x0800754c
 80043f0:	08004d9d 	.word	0x08004d9d
 80043f4:	200003f0 	.word	0x200003f0

080043f8 <vTaskStartScheduler>:

/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80043f8:	b580      	push	{r7, lr}
 80043fa:	b084      	sub	sp, #16
 80043fc:	af00      	add	r7, sp, #0
         * the number of bits as confNUMBER_OF_CORES. */
        configASSERT( ( sizeof( UBaseType_t ) * taskBITS_PER_BYTE ) >= configNUMBER_OF_CORES );
    }
    #endif /* #if ( configUSE_CORE_AFFINITY == 1 ) && ( configNUMBER_OF_CORES > 1 ) */

    xReturn = prvCreateIdleTasks();
 80043fe:	f7ff ffb1 	bl	8004364 <prvCreateIdleTasks>
 8004402:	60f8      	str	r0, [r7, #12]

    #if ( configUSE_TIMERS == 1 )
    {
        if( xReturn == pdPASS )
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	2b01      	cmp	r3, #1
 8004408:	d102      	bne.n	8004410 <vTaskStartScheduler+0x18>
        {
            xReturn = xTimerCreateTimerTask();
 800440a:	f000 fec5 	bl	8005198 <xTimerCreateTimerTask>
 800440e:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	2b01      	cmp	r3, #1
 8004414:	d118      	bne.n	8004448 <vTaskStartScheduler+0x50>
    __asm volatile
 8004416:	f04f 0340 	mov.w	r3, #64	@ 0x40
 800441a:	b672      	cpsid	i
 800441c:	f383 8811 	msr	BASEPRI, r3
 8004420:	f3bf 8f6f 	isb	sy
 8004424:	f3bf 8f4f 	dsb	sy
 8004428:	b662      	cpsie	i
 800442a:	60bb      	str	r3, [r7, #8]
}
 800442c:	bf00      	nop
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 800442e:	4b12      	ldr	r3, [pc, #72]	@ (8004478 <vTaskStartScheduler+0x80>)
 8004430:	f04f 32ff 	mov.w	r2, #4294967295
 8004434:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8004436:	4b11      	ldr	r3, [pc, #68]	@ (800447c <vTaskStartScheduler+0x84>)
 8004438:	2201      	movs	r2, #1
 800443a:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800443c:	4b10      	ldr	r3, [pc, #64]	@ (8004480 <vTaskStartScheduler+0x88>)
 800443e:	2200      	movs	r2, #0
 8004440:	601a      	str	r2, [r3, #0]
        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */

        /* The return value for xPortStartScheduler is not required
         * hence using a void datatype. */
        ( void ) xPortStartScheduler();
 8004442:	f001 f9ef 	bl	8005824 <xPortStartScheduler>
 8004446:	e011      	b.n	800446c <vTaskStartScheduler+0x74>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800444e:	d10d      	bne.n	800446c <vTaskStartScheduler+0x74>
    __asm volatile
 8004450:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8004454:	b672      	cpsid	i
 8004456:	f383 8811 	msr	BASEPRI, r3
 800445a:	f3bf 8f6f 	isb	sy
 800445e:	f3bf 8f4f 	dsb	sy
 8004462:	b662      	cpsie	i
 8004464:	607b      	str	r3, [r7, #4]
}
 8004466:	bf00      	nop
 8004468:	bf00      	nop
 800446a:	e7fd      	b.n	8004468 <vTaskStartScheduler+0x70>
     * meaning xIdleTaskHandles are not used anywhere else. */
    ( void ) xIdleTaskHandles;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 800446c:	4b05      	ldr	r3, [pc, #20]	@ (8004484 <vTaskStartScheduler+0x8c>)
 800446e:	681b      	ldr	r3, [r3, #0]

    traceRETURN_vTaskStartScheduler();
}
 8004470:	bf00      	nop
 8004472:	3710      	adds	r7, #16
 8004474:	46bd      	mov	sp, r7
 8004476:	bd80      	pop	{r7, pc}
 8004478:	200003ec 	.word	0x200003ec
 800447c:	200003d8 	.word	0x200003d8
 8004480:	200003d0 	.word	0x200003d0
 8004484:	2000000c 	.word	0x2000000c

08004488 <vTaskSuspendAll>:
    traceRETURN_vTaskEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004488:	b480      	push	{r7}
 800448a:	af00      	add	r7, sp, #0
         * do not otherwise exhibit real time behaviour. */
        portSOFTWARE_BARRIER();

        /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
         * is used to allow calls to vTaskSuspendAll() to nest. */
        uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended + 1U );
 800448c:	4b04      	ldr	r3, [pc, #16]	@ (80044a0 <vTaskSuspendAll+0x18>)
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	3301      	adds	r3, #1
 8004492:	4a03      	ldr	r2, [pc, #12]	@ (80044a0 <vTaskSuspendAll+0x18>)
 8004494:	6013      	str	r3, [r2, #0]
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

    traceRETURN_vTaskSuspendAll();
}
 8004496:	bf00      	nop
 8004498:	46bd      	mov	sp, r7
 800449a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800449e:	4770      	bx	lr
 80044a0:	200003f4 	.word	0x200003f4

080044a4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80044a4:	b580      	push	{r7, lr}
 80044a6:	b088      	sub	sp, #32
 80044a8:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 80044aa:	2300      	movs	r3, #0
 80044ac:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 80044ae:	2300      	movs	r3, #0
 80044b0:	61bb      	str	r3, [r7, #24]
        /* It is possible that an ISR caused a task to be removed from an event
         * list while the scheduler was suspended.  If this was the case then the
         * removed task will have been added to the xPendingReadyList.  Once the
         * scheduler has been resumed it is safe to move all the pending ready
         * tasks from this list into their appropriate ready list. */
        taskENTER_CRITICAL();
 80044b2:	f001 fa87 	bl	80059c4 <vPortEnterCritical>
        {
            BaseType_t xCoreID;
            xCoreID = ( BaseType_t ) portGET_CORE_ID();
 80044b6:	2300      	movs	r3, #0
 80044b8:	613b      	str	r3, [r7, #16]

            /* If uxSchedulerSuspended is zero then this function does not match a
             * previous call to vTaskSuspendAll(). */
            configASSERT( uxSchedulerSuspended != 0U );
 80044ba:	4b76      	ldr	r3, [pc, #472]	@ (8004694 <xTaskResumeAll+0x1f0>)
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d10d      	bne.n	80044de <xTaskResumeAll+0x3a>
    __asm volatile
 80044c2:	f04f 0340 	mov.w	r3, #64	@ 0x40
 80044c6:	b672      	cpsid	i
 80044c8:	f383 8811 	msr	BASEPRI, r3
 80044cc:	f3bf 8f6f 	isb	sy
 80044d0:	f3bf 8f4f 	dsb	sy
 80044d4:	b662      	cpsie	i
 80044d6:	603b      	str	r3, [r7, #0]
}
 80044d8:	bf00      	nop
 80044da:	bf00      	nop
 80044dc:	e7fd      	b.n	80044da <xTaskResumeAll+0x36>

            uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended - 1U );
 80044de:	4b6d      	ldr	r3, [pc, #436]	@ (8004694 <xTaskResumeAll+0x1f0>)
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	3b01      	subs	r3, #1
 80044e4:	4a6b      	ldr	r2, [pc, #428]	@ (8004694 <xTaskResumeAll+0x1f0>)
 80044e6:	6013      	str	r3, [r2, #0]
            portRELEASE_TASK_LOCK();

            if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 80044e8:	4b6a      	ldr	r3, [pc, #424]	@ (8004694 <xTaskResumeAll+0x1f0>)
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	f040 80ca 	bne.w	8004686 <xTaskResumeAll+0x1e2>
            {
                if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80044f2:	4b69      	ldr	r3, [pc, #420]	@ (8004698 <xTaskResumeAll+0x1f4>)
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	f000 80c5 	beq.w	8004686 <xTaskResumeAll+0x1e2>
                {
                    /* Move any readied tasks from the pending list into the
                     * appropriate ready list. */
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80044fc:	e08e      	b.n	800461c <xTaskResumeAll+0x178>
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 80044fe:	4b67      	ldr	r3, [pc, #412]	@ (800469c <xTaskResumeAll+0x1f8>)
 8004500:	68db      	ldr	r3, [r3, #12]
 8004502:	68db      	ldr	r3, [r3, #12]
 8004504:	61fb      	str	r3, [r7, #28]
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8004506:	69fb      	ldr	r3, [r7, #28]
 8004508:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800450a:	60fb      	str	r3, [r7, #12]
 800450c:	69fb      	ldr	r3, [r7, #28]
 800450e:	69db      	ldr	r3, [r3, #28]
 8004510:	69fa      	ldr	r2, [r7, #28]
 8004512:	6a12      	ldr	r2, [r2, #32]
 8004514:	609a      	str	r2, [r3, #8]
 8004516:	69fb      	ldr	r3, [r7, #28]
 8004518:	6a1b      	ldr	r3, [r3, #32]
 800451a:	69fa      	ldr	r2, [r7, #28]
 800451c:	69d2      	ldr	r2, [r2, #28]
 800451e:	605a      	str	r2, [r3, #4]
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	685a      	ldr	r2, [r3, #4]
 8004524:	69fb      	ldr	r3, [r7, #28]
 8004526:	3318      	adds	r3, #24
 8004528:	429a      	cmp	r2, r3
 800452a:	d103      	bne.n	8004534 <xTaskResumeAll+0x90>
 800452c:	69fb      	ldr	r3, [r7, #28]
 800452e:	6a1a      	ldr	r2, [r3, #32]
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	605a      	str	r2, [r3, #4]
 8004534:	69fb      	ldr	r3, [r7, #28]
 8004536:	2200      	movs	r2, #0
 8004538:	629a      	str	r2, [r3, #40]	@ 0x28
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	1e5a      	subs	r2, r3, #1
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	601a      	str	r2, [r3, #0]
                        portMEMORY_BARRIER();
                        listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8004544:	69fb      	ldr	r3, [r7, #28]
 8004546:	695b      	ldr	r3, [r3, #20]
 8004548:	60bb      	str	r3, [r7, #8]
 800454a:	69fb      	ldr	r3, [r7, #28]
 800454c:	689b      	ldr	r3, [r3, #8]
 800454e:	69fa      	ldr	r2, [r7, #28]
 8004550:	68d2      	ldr	r2, [r2, #12]
 8004552:	609a      	str	r2, [r3, #8]
 8004554:	69fb      	ldr	r3, [r7, #28]
 8004556:	68db      	ldr	r3, [r3, #12]
 8004558:	69fa      	ldr	r2, [r7, #28]
 800455a:	6892      	ldr	r2, [r2, #8]
 800455c:	605a      	str	r2, [r3, #4]
 800455e:	68bb      	ldr	r3, [r7, #8]
 8004560:	685a      	ldr	r2, [r3, #4]
 8004562:	69fb      	ldr	r3, [r7, #28]
 8004564:	3304      	adds	r3, #4
 8004566:	429a      	cmp	r2, r3
 8004568:	d103      	bne.n	8004572 <xTaskResumeAll+0xce>
 800456a:	69fb      	ldr	r3, [r7, #28]
 800456c:	68da      	ldr	r2, [r3, #12]
 800456e:	68bb      	ldr	r3, [r7, #8]
 8004570:	605a      	str	r2, [r3, #4]
 8004572:	69fb      	ldr	r3, [r7, #28]
 8004574:	2200      	movs	r2, #0
 8004576:	615a      	str	r2, [r3, #20]
 8004578:	68bb      	ldr	r3, [r7, #8]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	1e5a      	subs	r2, r3, #1
 800457e:	68bb      	ldr	r3, [r7, #8]
 8004580:	601a      	str	r2, [r3, #0]
                        prvAddTaskToReadyList( pxTCB );
 8004582:	69fb      	ldr	r3, [r7, #28]
 8004584:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004586:	2201      	movs	r2, #1
 8004588:	409a      	lsls	r2, r3
 800458a:	4b45      	ldr	r3, [pc, #276]	@ (80046a0 <xTaskResumeAll+0x1fc>)
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	4313      	orrs	r3, r2
 8004590:	4a43      	ldr	r2, [pc, #268]	@ (80046a0 <xTaskResumeAll+0x1fc>)
 8004592:	6013      	str	r3, [r2, #0]
 8004594:	69fb      	ldr	r3, [r7, #28]
 8004596:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004598:	4942      	ldr	r1, [pc, #264]	@ (80046a4 <xTaskResumeAll+0x200>)
 800459a:	4613      	mov	r3, r2
 800459c:	009b      	lsls	r3, r3, #2
 800459e:	4413      	add	r3, r2
 80045a0:	009b      	lsls	r3, r3, #2
 80045a2:	440b      	add	r3, r1
 80045a4:	3304      	adds	r3, #4
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	607b      	str	r3, [r7, #4]
 80045aa:	69fb      	ldr	r3, [r7, #28]
 80045ac:	687a      	ldr	r2, [r7, #4]
 80045ae:	609a      	str	r2, [r3, #8]
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	689a      	ldr	r2, [r3, #8]
 80045b4:	69fb      	ldr	r3, [r7, #28]
 80045b6:	60da      	str	r2, [r3, #12]
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	689b      	ldr	r3, [r3, #8]
 80045bc:	69fa      	ldr	r2, [r7, #28]
 80045be:	3204      	adds	r2, #4
 80045c0:	605a      	str	r2, [r3, #4]
 80045c2:	69fb      	ldr	r3, [r7, #28]
 80045c4:	1d1a      	adds	r2, r3, #4
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	609a      	str	r2, [r3, #8]
 80045ca:	69fb      	ldr	r3, [r7, #28]
 80045cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80045ce:	4613      	mov	r3, r2
 80045d0:	009b      	lsls	r3, r3, #2
 80045d2:	4413      	add	r3, r2
 80045d4:	009b      	lsls	r3, r3, #2
 80045d6:	4a33      	ldr	r2, [pc, #204]	@ (80046a4 <xTaskResumeAll+0x200>)
 80045d8:	441a      	add	r2, r3
 80045da:	69fb      	ldr	r3, [r7, #28]
 80045dc:	615a      	str	r2, [r3, #20]
 80045de:	69fb      	ldr	r3, [r7, #28]
 80045e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80045e2:	4930      	ldr	r1, [pc, #192]	@ (80046a4 <xTaskResumeAll+0x200>)
 80045e4:	4613      	mov	r3, r2
 80045e6:	009b      	lsls	r3, r3, #2
 80045e8:	4413      	add	r3, r2
 80045ea:	009b      	lsls	r3, r3, #2
 80045ec:	440b      	add	r3, r1
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	69fa      	ldr	r2, [r7, #28]
 80045f2:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80045f4:	1c59      	adds	r1, r3, #1
 80045f6:	482b      	ldr	r0, [pc, #172]	@ (80046a4 <xTaskResumeAll+0x200>)
 80045f8:	4613      	mov	r3, r2
 80045fa:	009b      	lsls	r3, r3, #2
 80045fc:	4413      	add	r3, r2
 80045fe:	009b      	lsls	r3, r3, #2
 8004600:	4403      	add	r3, r0
 8004602:	6019      	str	r1, [r3, #0]

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            /* If the moved task has a priority higher than the current
                             * task then a yield must be performed. */
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004604:	69fb      	ldr	r3, [r7, #28]
 8004606:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004608:	4b27      	ldr	r3, [pc, #156]	@ (80046a8 <xTaskResumeAll+0x204>)
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800460e:	429a      	cmp	r2, r3
 8004610:	d904      	bls.n	800461c <xTaskResumeAll+0x178>
                            {
                                xYieldPendings[ xCoreID ] = pdTRUE;
 8004612:	4a26      	ldr	r2, [pc, #152]	@ (80046ac <xTaskResumeAll+0x208>)
 8004614:	693b      	ldr	r3, [r7, #16]
 8004616:	2101      	movs	r1, #1
 8004618:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800461c:	4b1f      	ldr	r3, [pc, #124]	@ (800469c <xTaskResumeAll+0x1f8>)
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	2b00      	cmp	r3, #0
 8004622:	f47f af6c 	bne.w	80044fe <xTaskResumeAll+0x5a>
                             * which sets xYieldPendings for the current core to pdTRUE. */
                        }
                        #endif /* #if ( configNUMBER_OF_CORES == 1 ) */
                    }

                    if( pxTCB != NULL )
 8004626:	69fb      	ldr	r3, [r7, #28]
 8004628:	2b00      	cmp	r3, #0
 800462a:	d001      	beq.n	8004630 <xTaskResumeAll+0x18c>
                         * which may have prevented the next unblock time from being
                         * re-calculated, in which case re-calculate it now.  Mainly
                         * important for low power tickless implementations, where
                         * this can prevent an unnecessary exit from low power
                         * state. */
                        prvResetNextTaskUnblockTime();
 800462c:	f000 fc4c 	bl	8004ec8 <prvResetNextTaskUnblockTime>
                     * It should be safe to call xTaskIncrementTick here from any core
                     * since we are in a critical section and xTaskIncrementTick itself
                     * protects itself within a critical section. Suspending the scheduler
                     * from any core causes xTaskIncrementTick to increment uxPendedCounts. */
                    {
                        TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8004630:	4b1f      	ldr	r3, [pc, #124]	@ (80046b0 <xTaskResumeAll+0x20c>)
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	617b      	str	r3, [r7, #20]

                        if( xPendedCounts > ( TickType_t ) 0U )
 8004636:	697b      	ldr	r3, [r7, #20]
 8004638:	2b00      	cmp	r3, #0
 800463a:	d012      	beq.n	8004662 <xTaskResumeAll+0x1be>
                        {
                            do
                            {
                                if( xTaskIncrementTick() != pdFALSE )
 800463c:	f000 f858 	bl	80046f0 <xTaskIncrementTick>
 8004640:	4603      	mov	r3, r0
 8004642:	2b00      	cmp	r3, #0
 8004644:	d004      	beq.n	8004650 <xTaskResumeAll+0x1ac>
                                {
                                    /* Other cores are interrupted from
                                     * within xTaskIncrementTick(). */
                                    xYieldPendings[ xCoreID ] = pdTRUE;
 8004646:	4a19      	ldr	r2, [pc, #100]	@ (80046ac <xTaskResumeAll+0x208>)
 8004648:	693b      	ldr	r3, [r7, #16]
 800464a:	2101      	movs	r1, #1
 800464c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                                else
                                {
                                    mtCOVERAGE_TEST_MARKER();
                                }

                                --xPendedCounts;
 8004650:	697b      	ldr	r3, [r7, #20]
 8004652:	3b01      	subs	r3, #1
 8004654:	617b      	str	r3, [r7, #20]
                            } while( xPendedCounts > ( TickType_t ) 0U );
 8004656:	697b      	ldr	r3, [r7, #20]
 8004658:	2b00      	cmp	r3, #0
 800465a:	d1ef      	bne.n	800463c <xTaskResumeAll+0x198>

                            xPendedTicks = 0;
 800465c:	4b14      	ldr	r3, [pc, #80]	@ (80046b0 <xTaskResumeAll+0x20c>)
 800465e:	2200      	movs	r2, #0
 8004660:	601a      	str	r2, [r3, #0]
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }

                    if( xYieldPendings[ xCoreID ] != pdFALSE )
 8004662:	4a12      	ldr	r2, [pc, #72]	@ (80046ac <xTaskResumeAll+0x208>)
 8004664:	693b      	ldr	r3, [r7, #16]
 8004666:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800466a:	2b00      	cmp	r3, #0
 800466c:	d00b      	beq.n	8004686 <xTaskResumeAll+0x1e2>
                    {
                        #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 800466e:	2301      	movs	r3, #1
 8004670:	61bb      	str	r3, [r7, #24]
                        }
                        #endif /* #if ( configUSE_PREEMPTION != 0 ) */

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            taskYIELD_TASK_CORE_IF_USING_PREEMPTION( pxCurrentTCB );
 8004672:	4b0d      	ldr	r3, [pc, #52]	@ (80046a8 <xTaskResumeAll+0x204>)
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	4b0f      	ldr	r3, [pc, #60]	@ (80046b4 <xTaskResumeAll+0x210>)
 8004678:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800467c:	601a      	str	r2, [r3, #0]
 800467e:	f3bf 8f4f 	dsb	sy
 8004682:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8004686:	f001 f9d3 	bl	8005a30 <vPortExitCritical>
    }

    traceRETURN_xTaskResumeAll( xAlreadyYielded );

    return xAlreadyYielded;
 800468a:	69bb      	ldr	r3, [r7, #24]
}
 800468c:	4618      	mov	r0, r3
 800468e:	3720      	adds	r7, #32
 8004690:	46bd      	mov	sp, r7
 8004692:	bd80      	pop	{r7, pc}
 8004694:	200003f4 	.word	0x200003f4
 8004698:	200003cc 	.word	0x200003cc
 800469c:	2000038c 	.word	0x2000038c
 80046a0:	200003d4 	.word	0x200003d4
 80046a4:	200002f8 	.word	0x200002f8
 80046a8:	200002f4 	.word	0x200002f4
 80046ac:	200003e0 	.word	0x200003e0
 80046b0:	200003dc 	.word	0x200003dc
 80046b4:	e000ed04 	.word	0xe000ed04

080046b8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80046b8:	b480      	push	{r7}
 80046ba:	b083      	sub	sp, #12
 80046bc:	af00      	add	r7, sp, #0
    traceENTER_xTaskGetTickCount();

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 80046be:	4b05      	ldr	r3, [pc, #20]	@ (80046d4 <xTaskGetTickCount+0x1c>)
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    traceRETURN_xTaskGetTickCount( xTicks );

    return xTicks;
 80046c4:	687b      	ldr	r3, [r7, #4]
}
 80046c6:	4618      	mov	r0, r3
 80046c8:	370c      	adds	r7, #12
 80046ca:	46bd      	mov	sp, r7
 80046cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d0:	4770      	bx	lr
 80046d2:	bf00      	nop
 80046d4:	200003d0 	.word	0x200003d0

080046d8 <uxTaskGetNumberOfTasks>:
    return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxTaskGetNumberOfTasks( void )
{
 80046d8:	b480      	push	{r7}
 80046da:	af00      	add	r7, sp, #0

    /* A critical section is not required because the variables are of type
     * BaseType_t. */
    traceRETURN_uxTaskGetNumberOfTasks( uxCurrentNumberOfTasks );

    return uxCurrentNumberOfTasks;
 80046dc:	4b03      	ldr	r3, [pc, #12]	@ (80046ec <uxTaskGetNumberOfTasks+0x14>)
 80046de:	681b      	ldr	r3, [r3, #0]
}
 80046e0:	4618      	mov	r0, r3
 80046e2:	46bd      	mov	sp, r7
 80046e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e8:	4770      	bx	lr
 80046ea:	bf00      	nop
 80046ec:	200003cc 	.word	0x200003cc

080046f0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80046f0:	b580      	push	{r7, lr}
 80046f2:	b08a      	sub	sp, #40	@ 0x28
 80046f4:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 80046f6:	2300      	movs	r3, #0
 80046f8:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Tick increment should occur on every kernel timer event. Core 0 has the
     * responsibility to increment the tick, or increment the pended ticks if the
     * scheduler is suspended.  If pended ticks is greater than zero, the core that
     * calls xTaskResumeAll has the responsibility to increment the tick. */
    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 80046fa:	4b80      	ldr	r3, [pc, #512]	@ (80048fc <xTaskIncrementTick+0x20c>)
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	2b00      	cmp	r3, #0
 8004700:	f040 80f1 	bne.w	80048e6 <xTaskIncrementTick+0x1f6>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004704:	4b7e      	ldr	r3, [pc, #504]	@ (8004900 <xTaskIncrementTick+0x210>)
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	3301      	adds	r3, #1
 800470a:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 800470c:	4a7c      	ldr	r2, [pc, #496]	@ (8004900 <xTaskIncrementTick+0x210>)
 800470e:	6a3b      	ldr	r3, [r7, #32]
 8004710:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U )
 8004712:	6a3b      	ldr	r3, [r7, #32]
 8004714:	2b00      	cmp	r3, #0
 8004716:	d123      	bne.n	8004760 <xTaskIncrementTick+0x70>
        {
            taskSWITCH_DELAYED_LISTS();
 8004718:	4b7a      	ldr	r3, [pc, #488]	@ (8004904 <xTaskIncrementTick+0x214>)
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	2b00      	cmp	r3, #0
 8004720:	d00d      	beq.n	800473e <xTaskIncrementTick+0x4e>
    __asm volatile
 8004722:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8004726:	b672      	cpsid	i
 8004728:	f383 8811 	msr	BASEPRI, r3
 800472c:	f3bf 8f6f 	isb	sy
 8004730:	f3bf 8f4f 	dsb	sy
 8004734:	b662      	cpsie	i
 8004736:	607b      	str	r3, [r7, #4]
}
 8004738:	bf00      	nop
 800473a:	bf00      	nop
 800473c:	e7fd      	b.n	800473a <xTaskIncrementTick+0x4a>
 800473e:	4b71      	ldr	r3, [pc, #452]	@ (8004904 <xTaskIncrementTick+0x214>)
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	61fb      	str	r3, [r7, #28]
 8004744:	4b70      	ldr	r3, [pc, #448]	@ (8004908 <xTaskIncrementTick+0x218>)
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	4a6e      	ldr	r2, [pc, #440]	@ (8004904 <xTaskIncrementTick+0x214>)
 800474a:	6013      	str	r3, [r2, #0]
 800474c:	4a6e      	ldr	r2, [pc, #440]	@ (8004908 <xTaskIncrementTick+0x218>)
 800474e:	69fb      	ldr	r3, [r7, #28]
 8004750:	6013      	str	r3, [r2, #0]
 8004752:	4b6e      	ldr	r3, [pc, #440]	@ (800490c <xTaskIncrementTick+0x21c>)
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	3301      	adds	r3, #1
 8004758:	4a6c      	ldr	r2, [pc, #432]	@ (800490c <xTaskIncrementTick+0x21c>)
 800475a:	6013      	str	r3, [r2, #0]
 800475c:	f000 fbb4 	bl	8004ec8 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8004760:	4b6b      	ldr	r3, [pc, #428]	@ (8004910 <xTaskIncrementTick+0x220>)
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	6a3a      	ldr	r2, [r7, #32]
 8004766:	429a      	cmp	r2, r3
 8004768:	f0c0 80a8 	bcc.w	80048bc <xTaskIncrementTick+0x1cc>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800476c:	4b65      	ldr	r3, [pc, #404]	@ (8004904 <xTaskIncrementTick+0x214>)
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	2b00      	cmp	r3, #0
 8004774:	d104      	bne.n	8004780 <xTaskIncrementTick+0x90>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY;
 8004776:	4b66      	ldr	r3, [pc, #408]	@ (8004910 <xTaskIncrementTick+0x220>)
 8004778:	f04f 32ff 	mov.w	r2, #4294967295
 800477c:	601a      	str	r2, [r3, #0]
                    break;
 800477e:	e09d      	b.n	80048bc <xTaskIncrementTick+0x1cc>
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    /* MISRA Ref 11.5.3 [Void pointer assignment] */
                    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                    /* coverity[misra_c_2012_rule_11_5_violation] */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8004780:	4b60      	ldr	r3, [pc, #384]	@ (8004904 <xTaskIncrementTick+0x214>)
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	68db      	ldr	r3, [r3, #12]
 8004786:	68db      	ldr	r3, [r3, #12]
 8004788:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800478a:	69bb      	ldr	r3, [r7, #24]
 800478c:	685b      	ldr	r3, [r3, #4]
 800478e:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 8004790:	6a3a      	ldr	r2, [r7, #32]
 8004792:	697b      	ldr	r3, [r7, #20]
 8004794:	429a      	cmp	r2, r3
 8004796:	d203      	bcs.n	80047a0 <xTaskIncrementTick+0xb0>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8004798:	4a5d      	ldr	r2, [pc, #372]	@ (8004910 <xTaskIncrementTick+0x220>)
 800479a:	697b      	ldr	r3, [r7, #20]
 800479c:	6013      	str	r3, [r2, #0]
                        break;
 800479e:	e08d      	b.n	80048bc <xTaskIncrementTick+0x1cc>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 80047a0:	69bb      	ldr	r3, [r7, #24]
 80047a2:	695b      	ldr	r3, [r3, #20]
 80047a4:	613b      	str	r3, [r7, #16]
 80047a6:	69bb      	ldr	r3, [r7, #24]
 80047a8:	689b      	ldr	r3, [r3, #8]
 80047aa:	69ba      	ldr	r2, [r7, #24]
 80047ac:	68d2      	ldr	r2, [r2, #12]
 80047ae:	609a      	str	r2, [r3, #8]
 80047b0:	69bb      	ldr	r3, [r7, #24]
 80047b2:	68db      	ldr	r3, [r3, #12]
 80047b4:	69ba      	ldr	r2, [r7, #24]
 80047b6:	6892      	ldr	r2, [r2, #8]
 80047b8:	605a      	str	r2, [r3, #4]
 80047ba:	693b      	ldr	r3, [r7, #16]
 80047bc:	685a      	ldr	r2, [r3, #4]
 80047be:	69bb      	ldr	r3, [r7, #24]
 80047c0:	3304      	adds	r3, #4
 80047c2:	429a      	cmp	r2, r3
 80047c4:	d103      	bne.n	80047ce <xTaskIncrementTick+0xde>
 80047c6:	69bb      	ldr	r3, [r7, #24]
 80047c8:	68da      	ldr	r2, [r3, #12]
 80047ca:	693b      	ldr	r3, [r7, #16]
 80047cc:	605a      	str	r2, [r3, #4]
 80047ce:	69bb      	ldr	r3, [r7, #24]
 80047d0:	2200      	movs	r2, #0
 80047d2:	615a      	str	r2, [r3, #20]
 80047d4:	693b      	ldr	r3, [r7, #16]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	1e5a      	subs	r2, r3, #1
 80047da:	693b      	ldr	r3, [r7, #16]
 80047dc:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80047de:	69bb      	ldr	r3, [r7, #24]
 80047e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d01e      	beq.n	8004824 <xTaskIncrementTick+0x134>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 80047e6:	69bb      	ldr	r3, [r7, #24]
 80047e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047ea:	60fb      	str	r3, [r7, #12]
 80047ec:	69bb      	ldr	r3, [r7, #24]
 80047ee:	69db      	ldr	r3, [r3, #28]
 80047f0:	69ba      	ldr	r2, [r7, #24]
 80047f2:	6a12      	ldr	r2, [r2, #32]
 80047f4:	609a      	str	r2, [r3, #8]
 80047f6:	69bb      	ldr	r3, [r7, #24]
 80047f8:	6a1b      	ldr	r3, [r3, #32]
 80047fa:	69ba      	ldr	r2, [r7, #24]
 80047fc:	69d2      	ldr	r2, [r2, #28]
 80047fe:	605a      	str	r2, [r3, #4]
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	685a      	ldr	r2, [r3, #4]
 8004804:	69bb      	ldr	r3, [r7, #24]
 8004806:	3318      	adds	r3, #24
 8004808:	429a      	cmp	r2, r3
 800480a:	d103      	bne.n	8004814 <xTaskIncrementTick+0x124>
 800480c:	69bb      	ldr	r3, [r7, #24]
 800480e:	6a1a      	ldr	r2, [r3, #32]
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	605a      	str	r2, [r3, #4]
 8004814:	69bb      	ldr	r3, [r7, #24]
 8004816:	2200      	movs	r2, #0
 8004818:	629a      	str	r2, [r3, #40]	@ 0x28
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	1e5a      	subs	r2, r3, #1
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8004824:	69bb      	ldr	r3, [r7, #24]
 8004826:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004828:	2201      	movs	r2, #1
 800482a:	409a      	lsls	r2, r3
 800482c:	4b39      	ldr	r3, [pc, #228]	@ (8004914 <xTaskIncrementTick+0x224>)
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	4313      	orrs	r3, r2
 8004832:	4a38      	ldr	r2, [pc, #224]	@ (8004914 <xTaskIncrementTick+0x224>)
 8004834:	6013      	str	r3, [r2, #0]
 8004836:	69bb      	ldr	r3, [r7, #24]
 8004838:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800483a:	4937      	ldr	r1, [pc, #220]	@ (8004918 <xTaskIncrementTick+0x228>)
 800483c:	4613      	mov	r3, r2
 800483e:	009b      	lsls	r3, r3, #2
 8004840:	4413      	add	r3, r2
 8004842:	009b      	lsls	r3, r3, #2
 8004844:	440b      	add	r3, r1
 8004846:	3304      	adds	r3, #4
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	60bb      	str	r3, [r7, #8]
 800484c:	69bb      	ldr	r3, [r7, #24]
 800484e:	68ba      	ldr	r2, [r7, #8]
 8004850:	609a      	str	r2, [r3, #8]
 8004852:	68bb      	ldr	r3, [r7, #8]
 8004854:	689a      	ldr	r2, [r3, #8]
 8004856:	69bb      	ldr	r3, [r7, #24]
 8004858:	60da      	str	r2, [r3, #12]
 800485a:	68bb      	ldr	r3, [r7, #8]
 800485c:	689b      	ldr	r3, [r3, #8]
 800485e:	69ba      	ldr	r2, [r7, #24]
 8004860:	3204      	adds	r2, #4
 8004862:	605a      	str	r2, [r3, #4]
 8004864:	69bb      	ldr	r3, [r7, #24]
 8004866:	1d1a      	adds	r2, r3, #4
 8004868:	68bb      	ldr	r3, [r7, #8]
 800486a:	609a      	str	r2, [r3, #8]
 800486c:	69bb      	ldr	r3, [r7, #24]
 800486e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004870:	4613      	mov	r3, r2
 8004872:	009b      	lsls	r3, r3, #2
 8004874:	4413      	add	r3, r2
 8004876:	009b      	lsls	r3, r3, #2
 8004878:	4a27      	ldr	r2, [pc, #156]	@ (8004918 <xTaskIncrementTick+0x228>)
 800487a:	441a      	add	r2, r3
 800487c:	69bb      	ldr	r3, [r7, #24]
 800487e:	615a      	str	r2, [r3, #20]
 8004880:	69bb      	ldr	r3, [r7, #24]
 8004882:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004884:	4924      	ldr	r1, [pc, #144]	@ (8004918 <xTaskIncrementTick+0x228>)
 8004886:	4613      	mov	r3, r2
 8004888:	009b      	lsls	r3, r3, #2
 800488a:	4413      	add	r3, r2
 800488c:	009b      	lsls	r3, r3, #2
 800488e:	440b      	add	r3, r1
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	69ba      	ldr	r2, [r7, #24]
 8004894:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004896:	1c59      	adds	r1, r3, #1
 8004898:	481f      	ldr	r0, [pc, #124]	@ (8004918 <xTaskIncrementTick+0x228>)
 800489a:	4613      	mov	r3, r2
 800489c:	009b      	lsls	r3, r3, #2
 800489e:	4413      	add	r3, r2
 80048a0:	009b      	lsls	r3, r3, #2
 80048a2:	4403      	add	r3, r0
 80048a4:	6019      	str	r1, [r3, #0]
                             * task.
                             * The case of equal priority tasks sharing
                             * processing time (which happens when both
                             * preemption and time slicing are on) is
                             * handled below.*/
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80048a6:	69bb      	ldr	r3, [r7, #24]
 80048a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80048aa:	4b1c      	ldr	r3, [pc, #112]	@ (800491c <xTaskIncrementTick+0x22c>)
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048b0:	429a      	cmp	r2, r3
 80048b2:	f67f af5b 	bls.w	800476c <xTaskIncrementTick+0x7c>
                            {
                                xSwitchRequired = pdTRUE;
 80048b6:	2301      	movs	r3, #1
 80048b8:	627b      	str	r3, [r7, #36]	@ 0x24
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80048ba:	e757      	b.n	800476c <xTaskIncrementTick+0x7c>
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > 1U )
 80048bc:	4b17      	ldr	r3, [pc, #92]	@ (800491c <xTaskIncrementTick+0x22c>)
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80048c2:	4915      	ldr	r1, [pc, #84]	@ (8004918 <xTaskIncrementTick+0x228>)
 80048c4:	4613      	mov	r3, r2
 80048c6:	009b      	lsls	r3, r3, #2
 80048c8:	4413      	add	r3, r2
 80048ca:	009b      	lsls	r3, r3, #2
 80048cc:	440b      	add	r3, r1
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	2b01      	cmp	r3, #1
 80048d2:	d901      	bls.n	80048d8 <xTaskIncrementTick+0x1e8>
                {
                    xSwitchRequired = pdTRUE;
 80048d4:	2301      	movs	r3, #1
 80048d6:	627b      	str	r3, [r7, #36]	@ 0x24
        #if ( configUSE_PREEMPTION == 1 )
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                /* For single core the core ID is always 0. */
                if( xYieldPendings[ 0 ] != pdFALSE )
 80048d8:	4b11      	ldr	r3, [pc, #68]	@ (8004920 <xTaskIncrementTick+0x230>)
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d007      	beq.n	80048f0 <xTaskIncrementTick+0x200>
                {
                    xSwitchRequired = pdTRUE;
 80048e0:	2301      	movs	r3, #1
 80048e2:	627b      	str	r3, [r7, #36]	@ 0x24
 80048e4:	e004      	b.n	80048f0 <xTaskIncrementTick+0x200>
        }
        #endif /* #if ( configUSE_PREEMPTION == 1 ) */
    }
    else
    {
        xPendedTicks += 1U;
 80048e6:	4b0f      	ldr	r3, [pc, #60]	@ (8004924 <xTaskIncrementTick+0x234>)
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	3301      	adds	r3, #1
 80048ec:	4a0d      	ldr	r2, [pc, #52]	@ (8004924 <xTaskIncrementTick+0x234>)
 80048ee:	6013      	str	r3, [r2, #0]
        #endif
    }

    traceRETURN_xTaskIncrementTick( xSwitchRequired );

    return xSwitchRequired;
 80048f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80048f2:	4618      	mov	r0, r3
 80048f4:	3728      	adds	r7, #40	@ 0x28
 80048f6:	46bd      	mov	sp, r7
 80048f8:	bd80      	pop	{r7, pc}
 80048fa:	bf00      	nop
 80048fc:	200003f4 	.word	0x200003f4
 8004900:	200003d0 	.word	0x200003d0
 8004904:	20000384 	.word	0x20000384
 8004908:	20000388 	.word	0x20000388
 800490c:	200003e4 	.word	0x200003e4
 8004910:	200003ec 	.word	0x200003ec
 8004914:	200003d4 	.word	0x200003d4
 8004918:	200002f8 	.word	0x200002f8
 800491c:	200002f4 	.word	0x200002f4
 8004920:	200003e0 	.word	0x200003e0
 8004924:	200003dc 	.word	0x200003dc

08004928 <vTaskSwitchContext>:
#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )
    void vTaskSwitchContext( void )
    {
 8004928:	b480      	push	{r7}
 800492a:	b087      	sub	sp, #28
 800492c:	af00      	add	r7, sp, #0
        traceENTER_vTaskSwitchContext();

        if( uxSchedulerSuspended != ( UBaseType_t ) 0U )
 800492e:	4b29      	ldr	r3, [pc, #164]	@ (80049d4 <vTaskSwitchContext+0xac>)
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	2b00      	cmp	r3, #0
 8004934:	d003      	beq.n	800493e <vTaskSwitchContext+0x16>
        {
            /* The scheduler is currently suspended - do not allow a context
             * switch. */
            xYieldPendings[ 0 ] = pdTRUE;
 8004936:	4b28      	ldr	r3, [pc, #160]	@ (80049d8 <vTaskSwitchContext+0xb0>)
 8004938:	2201      	movs	r2, #1
 800493a:	601a      	str	r2, [r3, #0]
            }
            #endif
        }

        traceRETURN_vTaskSwitchContext();
    }
 800493c:	e043      	b.n	80049c6 <vTaskSwitchContext+0x9e>
            xYieldPendings[ 0 ] = pdFALSE;
 800493e:	4b26      	ldr	r3, [pc, #152]	@ (80049d8 <vTaskSwitchContext+0xb0>)
 8004940:	2200      	movs	r2, #0
 8004942:	601a      	str	r2, [r3, #0]
            taskSELECT_HIGHEST_PRIORITY_TASK();
 8004944:	4b25      	ldr	r3, [pc, #148]	@ (80049dc <vTaskSwitchContext+0xb4>)
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	60fb      	str	r3, [r7, #12]
        __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	fab3 f383 	clz	r3, r3
 8004950:	72fb      	strb	r3, [r7, #11]
        return ucReturn;
 8004952:	7afb      	ldrb	r3, [r7, #11]
 8004954:	f1c3 031f 	rsb	r3, r3, #31
 8004958:	617b      	str	r3, [r7, #20]
 800495a:	4921      	ldr	r1, [pc, #132]	@ (80049e0 <vTaskSwitchContext+0xb8>)
 800495c:	697a      	ldr	r2, [r7, #20]
 800495e:	4613      	mov	r3, r2
 8004960:	009b      	lsls	r3, r3, #2
 8004962:	4413      	add	r3, r2
 8004964:	009b      	lsls	r3, r3, #2
 8004966:	440b      	add	r3, r1
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	2b00      	cmp	r3, #0
 800496c:	d10d      	bne.n	800498a <vTaskSwitchContext+0x62>
    __asm volatile
 800496e:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8004972:	b672      	cpsid	i
 8004974:	f383 8811 	msr	BASEPRI, r3
 8004978:	f3bf 8f6f 	isb	sy
 800497c:	f3bf 8f4f 	dsb	sy
 8004980:	b662      	cpsie	i
 8004982:	607b      	str	r3, [r7, #4]
}
 8004984:	bf00      	nop
 8004986:	bf00      	nop
 8004988:	e7fd      	b.n	8004986 <vTaskSwitchContext+0x5e>
 800498a:	697a      	ldr	r2, [r7, #20]
 800498c:	4613      	mov	r3, r2
 800498e:	009b      	lsls	r3, r3, #2
 8004990:	4413      	add	r3, r2
 8004992:	009b      	lsls	r3, r3, #2
 8004994:	4a12      	ldr	r2, [pc, #72]	@ (80049e0 <vTaskSwitchContext+0xb8>)
 8004996:	4413      	add	r3, r2
 8004998:	613b      	str	r3, [r7, #16]
 800499a:	693b      	ldr	r3, [r7, #16]
 800499c:	685b      	ldr	r3, [r3, #4]
 800499e:	685a      	ldr	r2, [r3, #4]
 80049a0:	693b      	ldr	r3, [r7, #16]
 80049a2:	605a      	str	r2, [r3, #4]
 80049a4:	693b      	ldr	r3, [r7, #16]
 80049a6:	685a      	ldr	r2, [r3, #4]
 80049a8:	693b      	ldr	r3, [r7, #16]
 80049aa:	3308      	adds	r3, #8
 80049ac:	429a      	cmp	r2, r3
 80049ae:	d103      	bne.n	80049b8 <vTaskSwitchContext+0x90>
 80049b0:	693b      	ldr	r3, [r7, #16]
 80049b2:	68da      	ldr	r2, [r3, #12]
 80049b4:	693b      	ldr	r3, [r7, #16]
 80049b6:	605a      	str	r2, [r3, #4]
 80049b8:	693b      	ldr	r3, [r7, #16]
 80049ba:	685b      	ldr	r3, [r3, #4]
 80049bc:	68db      	ldr	r3, [r3, #12]
 80049be:	4a09      	ldr	r2, [pc, #36]	@ (80049e4 <vTaskSwitchContext+0xbc>)
 80049c0:	6013      	str	r3, [r2, #0]
            portTASK_SWITCH_HOOK( pxCurrentTCB );
 80049c2:	4b08      	ldr	r3, [pc, #32]	@ (80049e4 <vTaskSwitchContext+0xbc>)
 80049c4:	681b      	ldr	r3, [r3, #0]
    }
 80049c6:	bf00      	nop
 80049c8:	371c      	adds	r7, #28
 80049ca:	46bd      	mov	sp, r7
 80049cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d0:	4770      	bx	lr
 80049d2:	bf00      	nop
 80049d4:	200003f4 	.word	0x200003f4
 80049d8:	200003e0 	.word	0x200003e0
 80049dc:	200003d4 	.word	0x200003d4
 80049e0:	200002f8 	.word	0x200002f8
 80049e4:	200002f4 	.word	0x200002f4

080049e8 <vTaskPlaceOnEventList>:
#endif /* if ( configNUMBER_OF_CORES > 1 ) */
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 80049e8:	b580      	push	{r7, lr}
 80049ea:	b084      	sub	sp, #16
 80049ec:	af00      	add	r7, sp, #0
 80049ee:	6078      	str	r0, [r7, #4]
 80049f0:	6039      	str	r1, [r7, #0]
    traceENTER_vTaskPlaceOnEventList( pxEventList, xTicksToWait );

    configASSERT( pxEventList );
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d10d      	bne.n	8004a14 <vTaskPlaceOnEventList+0x2c>
    __asm volatile
 80049f8:	f04f 0340 	mov.w	r3, #64	@ 0x40
 80049fc:	b672      	cpsid	i
 80049fe:	f383 8811 	msr	BASEPRI, r3
 8004a02:	f3bf 8f6f 	isb	sy
 8004a06:	f3bf 8f4f 	dsb	sy
 8004a0a:	b662      	cpsie	i
 8004a0c:	60fb      	str	r3, [r7, #12]
}
 8004a0e:	bf00      	nop
 8004a10:	bf00      	nop
 8004a12:	e7fd      	b.n	8004a10 <vTaskPlaceOnEventList+0x28>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004a14:	4b07      	ldr	r3, [pc, #28]	@ (8004a34 <vTaskPlaceOnEventList+0x4c>)
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	3318      	adds	r3, #24
 8004a1a:	4619      	mov	r1, r3
 8004a1c:	6878      	ldr	r0, [r7, #4]
 8004a1e:	f7fe fe7f 	bl	8003720 <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004a22:	2101      	movs	r1, #1
 8004a24:	6838      	ldr	r0, [r7, #0]
 8004a26:	f000 fb35 	bl	8005094 <prvAddCurrentTaskToDelayedList>

    traceRETURN_vTaskPlaceOnEventList();
}
 8004a2a:	bf00      	nop
 8004a2c:	3710      	adds	r7, #16
 8004a2e:	46bd      	mov	sp, r7
 8004a30:	bd80      	pop	{r7, pc}
 8004a32:	bf00      	nop
 8004a34:	200002f4 	.word	0x200002f4

08004a38 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 8004a38:	b580      	push	{r7, lr}
 8004a3a:	b086      	sub	sp, #24
 8004a3c:	af00      	add	r7, sp, #0
 8004a3e:	60f8      	str	r0, [r7, #12]
 8004a40:	60b9      	str	r1, [r7, #8]
 8004a42:	607a      	str	r2, [r7, #4]
        traceENTER_vTaskPlaceOnEventListRestricted( pxEventList, xTicksToWait, xWaitIndefinitely );

        configASSERT( pxEventList );
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d10d      	bne.n	8004a66 <vTaskPlaceOnEventListRestricted+0x2e>
    __asm volatile
 8004a4a:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8004a4e:	b672      	cpsid	i
 8004a50:	f383 8811 	msr	BASEPRI, r3
 8004a54:	f3bf 8f6f 	isb	sy
 8004a58:	f3bf 8f4f 	dsb	sy
 8004a5c:	b662      	cpsie	i
 8004a5e:	613b      	str	r3, [r7, #16]
}
 8004a60:	bf00      	nop
 8004a62:	bf00      	nop
 8004a64:	e7fd      	b.n	8004a62 <vTaskPlaceOnEventListRestricted+0x2a>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	685b      	ldr	r3, [r3, #4]
 8004a6a:	617b      	str	r3, [r7, #20]
 8004a6c:	4b15      	ldr	r3, [pc, #84]	@ (8004ac4 <vTaskPlaceOnEventListRestricted+0x8c>)
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	697a      	ldr	r2, [r7, #20]
 8004a72:	61da      	str	r2, [r3, #28]
 8004a74:	4b13      	ldr	r3, [pc, #76]	@ (8004ac4 <vTaskPlaceOnEventListRestricted+0x8c>)
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	697a      	ldr	r2, [r7, #20]
 8004a7a:	6892      	ldr	r2, [r2, #8]
 8004a7c:	621a      	str	r2, [r3, #32]
 8004a7e:	4b11      	ldr	r3, [pc, #68]	@ (8004ac4 <vTaskPlaceOnEventListRestricted+0x8c>)
 8004a80:	681a      	ldr	r2, [r3, #0]
 8004a82:	697b      	ldr	r3, [r7, #20]
 8004a84:	689b      	ldr	r3, [r3, #8]
 8004a86:	3218      	adds	r2, #24
 8004a88:	605a      	str	r2, [r3, #4]
 8004a8a:	4b0e      	ldr	r3, [pc, #56]	@ (8004ac4 <vTaskPlaceOnEventListRestricted+0x8c>)
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	f103 0218 	add.w	r2, r3, #24
 8004a92:	697b      	ldr	r3, [r7, #20]
 8004a94:	609a      	str	r2, [r3, #8]
 8004a96:	4b0b      	ldr	r3, [pc, #44]	@ (8004ac4 <vTaskPlaceOnEventListRestricted+0x8c>)
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	68fa      	ldr	r2, [r7, #12]
 8004a9c:	629a      	str	r2, [r3, #40]	@ 0x28
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	1c5a      	adds	r2, r3, #1
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d002      	beq.n	8004ab4 <vTaskPlaceOnEventListRestricted+0x7c>
        {
            xTicksToWait = portMAX_DELAY;
 8004aae:	f04f 33ff 	mov.w	r3, #4294967295
 8004ab2:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8004ab4:	6879      	ldr	r1, [r7, #4]
 8004ab6:	68b8      	ldr	r0, [r7, #8]
 8004ab8:	f000 faec 	bl	8005094 <prvAddCurrentTaskToDelayedList>

        traceRETURN_vTaskPlaceOnEventListRestricted();
    }
 8004abc:	bf00      	nop
 8004abe:	3718      	adds	r7, #24
 8004ac0:	46bd      	mov	sp, r7
 8004ac2:	bd80      	pop	{r7, pc}
 8004ac4:	200002f4 	.word	0x200002f4

08004ac8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004ac8:	b480      	push	{r7}
 8004aca:	b08b      	sub	sp, #44	@ 0x2c
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	6078      	str	r0, [r7, #4]
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    /* MISRA Ref 11.5.3 [Void pointer assignment] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
    /* coverity[misra_c_2012_rule_11_5_violation] */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	68db      	ldr	r3, [r3, #12]
 8004ad4:	68db      	ldr	r3, [r3, #12]
 8004ad6:	623b      	str	r3, [r7, #32]
    configASSERT( pxUnblockedTCB );
 8004ad8:	6a3b      	ldr	r3, [r7, #32]
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d10d      	bne.n	8004afa <xTaskRemoveFromEventList+0x32>
    __asm volatile
 8004ade:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8004ae2:	b672      	cpsid	i
 8004ae4:	f383 8811 	msr	BASEPRI, r3
 8004ae8:	f3bf 8f6f 	isb	sy
 8004aec:	f3bf 8f4f 	dsb	sy
 8004af0:	b662      	cpsie	i
 8004af2:	60fb      	str	r3, [r7, #12]
}
 8004af4:	bf00      	nop
 8004af6:	bf00      	nop
 8004af8:	e7fd      	b.n	8004af6 <xTaskRemoveFromEventList+0x2e>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 8004afa:	6a3b      	ldr	r3, [r7, #32]
 8004afc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004afe:	61fb      	str	r3, [r7, #28]
 8004b00:	6a3b      	ldr	r3, [r7, #32]
 8004b02:	69db      	ldr	r3, [r3, #28]
 8004b04:	6a3a      	ldr	r2, [r7, #32]
 8004b06:	6a12      	ldr	r2, [r2, #32]
 8004b08:	609a      	str	r2, [r3, #8]
 8004b0a:	6a3b      	ldr	r3, [r7, #32]
 8004b0c:	6a1b      	ldr	r3, [r3, #32]
 8004b0e:	6a3a      	ldr	r2, [r7, #32]
 8004b10:	69d2      	ldr	r2, [r2, #28]
 8004b12:	605a      	str	r2, [r3, #4]
 8004b14:	69fb      	ldr	r3, [r7, #28]
 8004b16:	685a      	ldr	r2, [r3, #4]
 8004b18:	6a3b      	ldr	r3, [r7, #32]
 8004b1a:	3318      	adds	r3, #24
 8004b1c:	429a      	cmp	r2, r3
 8004b1e:	d103      	bne.n	8004b28 <xTaskRemoveFromEventList+0x60>
 8004b20:	6a3b      	ldr	r3, [r7, #32]
 8004b22:	6a1a      	ldr	r2, [r3, #32]
 8004b24:	69fb      	ldr	r3, [r7, #28]
 8004b26:	605a      	str	r2, [r3, #4]
 8004b28:	6a3b      	ldr	r3, [r7, #32]
 8004b2a:	2200      	movs	r2, #0
 8004b2c:	629a      	str	r2, [r3, #40]	@ 0x28
 8004b2e:	69fb      	ldr	r3, [r7, #28]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	1e5a      	subs	r2, r3, #1
 8004b34:	69fb      	ldr	r3, [r7, #28]
 8004b36:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8004b38:	4b4b      	ldr	r3, [pc, #300]	@ (8004c68 <xTaskRemoveFromEventList+0x1a0>)
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d160      	bne.n	8004c02 <xTaskRemoveFromEventList+0x13a>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 8004b40:	6a3b      	ldr	r3, [r7, #32]
 8004b42:	695b      	ldr	r3, [r3, #20]
 8004b44:	617b      	str	r3, [r7, #20]
 8004b46:	6a3b      	ldr	r3, [r7, #32]
 8004b48:	689b      	ldr	r3, [r3, #8]
 8004b4a:	6a3a      	ldr	r2, [r7, #32]
 8004b4c:	68d2      	ldr	r2, [r2, #12]
 8004b4e:	609a      	str	r2, [r3, #8]
 8004b50:	6a3b      	ldr	r3, [r7, #32]
 8004b52:	68db      	ldr	r3, [r3, #12]
 8004b54:	6a3a      	ldr	r2, [r7, #32]
 8004b56:	6892      	ldr	r2, [r2, #8]
 8004b58:	605a      	str	r2, [r3, #4]
 8004b5a:	697b      	ldr	r3, [r7, #20]
 8004b5c:	685a      	ldr	r2, [r3, #4]
 8004b5e:	6a3b      	ldr	r3, [r7, #32]
 8004b60:	3304      	adds	r3, #4
 8004b62:	429a      	cmp	r2, r3
 8004b64:	d103      	bne.n	8004b6e <xTaskRemoveFromEventList+0xa6>
 8004b66:	6a3b      	ldr	r3, [r7, #32]
 8004b68:	68da      	ldr	r2, [r3, #12]
 8004b6a:	697b      	ldr	r3, [r7, #20]
 8004b6c:	605a      	str	r2, [r3, #4]
 8004b6e:	6a3b      	ldr	r3, [r7, #32]
 8004b70:	2200      	movs	r2, #0
 8004b72:	615a      	str	r2, [r3, #20]
 8004b74:	697b      	ldr	r3, [r7, #20]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	1e5a      	subs	r2, r3, #1
 8004b7a:	697b      	ldr	r3, [r7, #20]
 8004b7c:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 8004b7e:	6a3b      	ldr	r3, [r7, #32]
 8004b80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b82:	2201      	movs	r2, #1
 8004b84:	409a      	lsls	r2, r3
 8004b86:	4b39      	ldr	r3, [pc, #228]	@ (8004c6c <xTaskRemoveFromEventList+0x1a4>)
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	4313      	orrs	r3, r2
 8004b8c:	4a37      	ldr	r2, [pc, #220]	@ (8004c6c <xTaskRemoveFromEventList+0x1a4>)
 8004b8e:	6013      	str	r3, [r2, #0]
 8004b90:	6a3b      	ldr	r3, [r7, #32]
 8004b92:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004b94:	4936      	ldr	r1, [pc, #216]	@ (8004c70 <xTaskRemoveFromEventList+0x1a8>)
 8004b96:	4613      	mov	r3, r2
 8004b98:	009b      	lsls	r3, r3, #2
 8004b9a:	4413      	add	r3, r2
 8004b9c:	009b      	lsls	r3, r3, #2
 8004b9e:	440b      	add	r3, r1
 8004ba0:	3304      	adds	r3, #4
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	613b      	str	r3, [r7, #16]
 8004ba6:	6a3b      	ldr	r3, [r7, #32]
 8004ba8:	693a      	ldr	r2, [r7, #16]
 8004baa:	609a      	str	r2, [r3, #8]
 8004bac:	693b      	ldr	r3, [r7, #16]
 8004bae:	689a      	ldr	r2, [r3, #8]
 8004bb0:	6a3b      	ldr	r3, [r7, #32]
 8004bb2:	60da      	str	r2, [r3, #12]
 8004bb4:	693b      	ldr	r3, [r7, #16]
 8004bb6:	689b      	ldr	r3, [r3, #8]
 8004bb8:	6a3a      	ldr	r2, [r7, #32]
 8004bba:	3204      	adds	r2, #4
 8004bbc:	605a      	str	r2, [r3, #4]
 8004bbe:	6a3b      	ldr	r3, [r7, #32]
 8004bc0:	1d1a      	adds	r2, r3, #4
 8004bc2:	693b      	ldr	r3, [r7, #16]
 8004bc4:	609a      	str	r2, [r3, #8]
 8004bc6:	6a3b      	ldr	r3, [r7, #32]
 8004bc8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004bca:	4613      	mov	r3, r2
 8004bcc:	009b      	lsls	r3, r3, #2
 8004bce:	4413      	add	r3, r2
 8004bd0:	009b      	lsls	r3, r3, #2
 8004bd2:	4a27      	ldr	r2, [pc, #156]	@ (8004c70 <xTaskRemoveFromEventList+0x1a8>)
 8004bd4:	441a      	add	r2, r3
 8004bd6:	6a3b      	ldr	r3, [r7, #32]
 8004bd8:	615a      	str	r2, [r3, #20]
 8004bda:	6a3b      	ldr	r3, [r7, #32]
 8004bdc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004bde:	4924      	ldr	r1, [pc, #144]	@ (8004c70 <xTaskRemoveFromEventList+0x1a8>)
 8004be0:	4613      	mov	r3, r2
 8004be2:	009b      	lsls	r3, r3, #2
 8004be4:	4413      	add	r3, r2
 8004be6:	009b      	lsls	r3, r3, #2
 8004be8:	440b      	add	r3, r1
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	6a3a      	ldr	r2, [r7, #32]
 8004bee:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004bf0:	1c59      	adds	r1, r3, #1
 8004bf2:	481f      	ldr	r0, [pc, #124]	@ (8004c70 <xTaskRemoveFromEventList+0x1a8>)
 8004bf4:	4613      	mov	r3, r2
 8004bf6:	009b      	lsls	r3, r3, #2
 8004bf8:	4413      	add	r3, r2
 8004bfa:	009b      	lsls	r3, r3, #2
 8004bfc:	4403      	add	r3, r0
 8004bfe:	6019      	str	r1, [r3, #0]
 8004c00:	e01b      	b.n	8004c3a <xTaskRemoveFromEventList+0x172>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004c02:	4b1c      	ldr	r3, [pc, #112]	@ (8004c74 <xTaskRemoveFromEventList+0x1ac>)
 8004c04:	685b      	ldr	r3, [r3, #4]
 8004c06:	61bb      	str	r3, [r7, #24]
 8004c08:	6a3b      	ldr	r3, [r7, #32]
 8004c0a:	69ba      	ldr	r2, [r7, #24]
 8004c0c:	61da      	str	r2, [r3, #28]
 8004c0e:	69bb      	ldr	r3, [r7, #24]
 8004c10:	689a      	ldr	r2, [r3, #8]
 8004c12:	6a3b      	ldr	r3, [r7, #32]
 8004c14:	621a      	str	r2, [r3, #32]
 8004c16:	69bb      	ldr	r3, [r7, #24]
 8004c18:	689b      	ldr	r3, [r3, #8]
 8004c1a:	6a3a      	ldr	r2, [r7, #32]
 8004c1c:	3218      	adds	r2, #24
 8004c1e:	605a      	str	r2, [r3, #4]
 8004c20:	6a3b      	ldr	r3, [r7, #32]
 8004c22:	f103 0218 	add.w	r2, r3, #24
 8004c26:	69bb      	ldr	r3, [r7, #24]
 8004c28:	609a      	str	r2, [r3, #8]
 8004c2a:	6a3b      	ldr	r3, [r7, #32]
 8004c2c:	4a11      	ldr	r2, [pc, #68]	@ (8004c74 <xTaskRemoveFromEventList+0x1ac>)
 8004c2e:	629a      	str	r2, [r3, #40]	@ 0x28
 8004c30:	4b10      	ldr	r3, [pc, #64]	@ (8004c74 <xTaskRemoveFromEventList+0x1ac>)
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	3301      	adds	r3, #1
 8004c36:	4a0f      	ldr	r2, [pc, #60]	@ (8004c74 <xTaskRemoveFromEventList+0x1ac>)
 8004c38:	6013      	str	r3, [r2, #0]
    }

    #if ( configNUMBER_OF_CORES == 1 )
    {
        if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004c3a:	6a3b      	ldr	r3, [r7, #32]
 8004c3c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004c3e:	4b0e      	ldr	r3, [pc, #56]	@ (8004c78 <xTaskRemoveFromEventList+0x1b0>)
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c44:	429a      	cmp	r2, r3
 8004c46:	d905      	bls.n	8004c54 <xTaskRemoveFromEventList+0x18c>
        {
            /* Return true if the task removed from the event list has a higher
             * priority than the calling task.  This allows the calling task to know if
             * it should force a context switch now. */
            xReturn = pdTRUE;
 8004c48:	2301      	movs	r3, #1
 8004c4a:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Mark that a yield is pending in case the user is not using the
             * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
            xYieldPendings[ 0 ] = pdTRUE;
 8004c4c:	4b0b      	ldr	r3, [pc, #44]	@ (8004c7c <xTaskRemoveFromEventList+0x1b4>)
 8004c4e:	2201      	movs	r2, #1
 8004c50:	601a      	str	r2, [r3, #0]
 8004c52:	e001      	b.n	8004c58 <xTaskRemoveFromEventList+0x190>
        }
        else
        {
            xReturn = pdFALSE;
 8004c54:	2300      	movs	r3, #0
 8004c56:	627b      	str	r3, [r7, #36]	@ 0x24
        #endif /* #if ( configUSE_PREEMPTION == 1 ) */
    }
    #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

    traceRETURN_xTaskRemoveFromEventList( xReturn );
    return xReturn;
 8004c58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8004c5a:	4618      	mov	r0, r3
 8004c5c:	372c      	adds	r7, #44	@ 0x2c
 8004c5e:	46bd      	mov	sp, r7
 8004c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c64:	4770      	bx	lr
 8004c66:	bf00      	nop
 8004c68:	200003f4 	.word	0x200003f4
 8004c6c:	200003d4 	.word	0x200003d4
 8004c70:	200002f8 	.word	0x200002f8
 8004c74:	2000038c 	.word	0x2000038c
 8004c78:	200002f4 	.word	0x200002f4
 8004c7c:	200003e0 	.word	0x200003e0

08004c80 <vTaskInternalSetTimeOutState>:
    traceRETURN_vTaskSetTimeOutState();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004c80:	b480      	push	{r7}
 8004c82:	b083      	sub	sp, #12
 8004c84:	af00      	add	r7, sp, #0
 8004c86:	6078      	str	r0, [r7, #4]
    traceENTER_vTaskInternalSetTimeOutState( pxTimeOut );

    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004c88:	4b06      	ldr	r3, [pc, #24]	@ (8004ca4 <vTaskInternalSetTimeOutState+0x24>)
 8004c8a:	681a      	ldr	r2, [r3, #0]
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8004c90:	4b05      	ldr	r3, [pc, #20]	@ (8004ca8 <vTaskInternalSetTimeOutState+0x28>)
 8004c92:	681a      	ldr	r2, [r3, #0]
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	605a      	str	r2, [r3, #4]

    traceRETURN_vTaskInternalSetTimeOutState();
}
 8004c98:	bf00      	nop
 8004c9a:	370c      	adds	r7, #12
 8004c9c:	46bd      	mov	sp, r7
 8004c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca2:	4770      	bx	lr
 8004ca4:	200003e4 	.word	0x200003e4
 8004ca8:	200003d0 	.word	0x200003d0

08004cac <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 8004cac:	b580      	push	{r7, lr}
 8004cae:	b088      	sub	sp, #32
 8004cb0:	af00      	add	r7, sp, #0
 8004cb2:	6078      	str	r0, [r7, #4]
 8004cb4:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    traceENTER_xTaskCheckForTimeOut( pxTimeOut, pxTicksToWait );

    configASSERT( pxTimeOut );
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d10d      	bne.n	8004cd8 <xTaskCheckForTimeOut+0x2c>
    __asm volatile
 8004cbc:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8004cc0:	b672      	cpsid	i
 8004cc2:	f383 8811 	msr	BASEPRI, r3
 8004cc6:	f3bf 8f6f 	isb	sy
 8004cca:	f3bf 8f4f 	dsb	sy
 8004cce:	b662      	cpsie	i
 8004cd0:	613b      	str	r3, [r7, #16]
}
 8004cd2:	bf00      	nop
 8004cd4:	bf00      	nop
 8004cd6:	e7fd      	b.n	8004cd4 <xTaskCheckForTimeOut+0x28>
    configASSERT( pxTicksToWait );
 8004cd8:	683b      	ldr	r3, [r7, #0]
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d10d      	bne.n	8004cfa <xTaskCheckForTimeOut+0x4e>
    __asm volatile
 8004cde:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8004ce2:	b672      	cpsid	i
 8004ce4:	f383 8811 	msr	BASEPRI, r3
 8004ce8:	f3bf 8f6f 	isb	sy
 8004cec:	f3bf 8f4f 	dsb	sy
 8004cf0:	b662      	cpsie	i
 8004cf2:	60fb      	str	r3, [r7, #12]
}
 8004cf4:	bf00      	nop
 8004cf6:	bf00      	nop
 8004cf8:	e7fd      	b.n	8004cf6 <xTaskCheckForTimeOut+0x4a>

    taskENTER_CRITICAL();
 8004cfa:	f000 fe63 	bl	80059c4 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 8004cfe:	4b1f      	ldr	r3, [pc, #124]	@ (8004d7c <xTaskCheckForTimeOut+0xd0>)
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	685b      	ldr	r3, [r3, #4]
 8004d08:	69ba      	ldr	r2, [r7, #24]
 8004d0a:	1ad3      	subs	r3, r2, r3
 8004d0c:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 8004d0e:	683b      	ldr	r3, [r7, #0]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d16:	d102      	bne.n	8004d1e <xTaskCheckForTimeOut+0x72>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 8004d18:	2300      	movs	r3, #0
 8004d1a:	61fb      	str	r3, [r7, #28]
 8004d1c:	e026      	b.n	8004d6c <xTaskCheckForTimeOut+0xc0>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) )
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681a      	ldr	r2, [r3, #0]
 8004d22:	4b17      	ldr	r3, [pc, #92]	@ (8004d80 <xTaskCheckForTimeOut+0xd4>)
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	429a      	cmp	r2, r3
 8004d28:	d00a      	beq.n	8004d40 <xTaskCheckForTimeOut+0x94>
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	685b      	ldr	r3, [r3, #4]
 8004d2e:	69ba      	ldr	r2, [r7, #24]
 8004d30:	429a      	cmp	r2, r3
 8004d32:	d305      	bcc.n	8004d40 <xTaskCheckForTimeOut+0x94>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8004d34:	2301      	movs	r3, #1
 8004d36:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 8004d38:	683b      	ldr	r3, [r7, #0]
 8004d3a:	2200      	movs	r2, #0
 8004d3c:	601a      	str	r2, [r3, #0]
 8004d3e:	e015      	b.n	8004d6c <xTaskCheckForTimeOut+0xc0>
        }
        else if( xElapsedTime < *pxTicksToWait )
 8004d40:	683b      	ldr	r3, [r7, #0]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	697a      	ldr	r2, [r7, #20]
 8004d46:	429a      	cmp	r2, r3
 8004d48:	d20b      	bcs.n	8004d62 <xTaskCheckForTimeOut+0xb6>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 8004d4a:	683b      	ldr	r3, [r7, #0]
 8004d4c:	681a      	ldr	r2, [r3, #0]
 8004d4e:	697b      	ldr	r3, [r7, #20]
 8004d50:	1ad2      	subs	r2, r2, r3
 8004d52:	683b      	ldr	r3, [r7, #0]
 8004d54:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 8004d56:	6878      	ldr	r0, [r7, #4]
 8004d58:	f7ff ff92 	bl	8004c80 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8004d5c:	2300      	movs	r3, #0
 8004d5e:	61fb      	str	r3, [r7, #28]
 8004d60:	e004      	b.n	8004d6c <xTaskCheckForTimeOut+0xc0>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 8004d62:	683b      	ldr	r3, [r7, #0]
 8004d64:	2200      	movs	r2, #0
 8004d66:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8004d68:	2301      	movs	r3, #1
 8004d6a:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 8004d6c:	f000 fe60 	bl	8005a30 <vPortExitCritical>

    traceRETURN_xTaskCheckForTimeOut( xReturn );

    return xReturn;
 8004d70:	69fb      	ldr	r3, [r7, #28]
}
 8004d72:	4618      	mov	r0, r3
 8004d74:	3720      	adds	r7, #32
 8004d76:	46bd      	mov	sp, r7
 8004d78:	bd80      	pop	{r7, pc}
 8004d7a:	bf00      	nop
 8004d7c:	200003d0 	.word	0x200003d0
 8004d80:	200003e4 	.word	0x200003e4

08004d84 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004d84:	b480      	push	{r7}
 8004d86:	af00      	add	r7, sp, #0
    traceENTER_vTaskMissedYield();

    /* Must be called from within a critical section. */
    xYieldPendings[ portGET_CORE_ID() ] = pdTRUE;
 8004d88:	4b03      	ldr	r3, [pc, #12]	@ (8004d98 <vTaskMissedYield+0x14>)
 8004d8a:	2201      	movs	r2, #1
 8004d8c:	601a      	str	r2, [r3, #0]

    traceRETURN_vTaskMissedYield();
}
 8004d8e:	bf00      	nop
 8004d90:	46bd      	mov	sp, r7
 8004d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d96:	4770      	bx	lr
 8004d98:	200003e0 	.word	0x200003e0

08004d9c <prvIdleTask>:
 * void prvIdleTask( void *pvParameters );
 *
 */

static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004d9c:	b580      	push	{r7, lr}
 8004d9e:	b082      	sub	sp, #8
 8004da0:	af00      	add	r7, sp, #0
 8004da2:	6078      	str	r0, [r7, #4]

    for( ; configCONTROL_INFINITE_LOOP(); )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8004da4:	f000 f852 	bl	8004e4c <prvCheckTasksWaitingTermination>
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains one more task than the
             * number of idle tasks, which is equal to the configured numbers of cores
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) configNUMBER_OF_CORES )
 8004da8:	4b06      	ldr	r3, [pc, #24]	@ (8004dc4 <prvIdleTask+0x28>)
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	2b01      	cmp	r3, #1
 8004dae:	d9f9      	bls.n	8004da4 <prvIdleTask+0x8>
            {
                taskYIELD();
 8004db0:	4b05      	ldr	r3, [pc, #20]	@ (8004dc8 <prvIdleTask+0x2c>)
 8004db2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004db6:	601a      	str	r2, [r3, #0]
 8004db8:	f3bf 8f4f 	dsb	sy
 8004dbc:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8004dc0:	e7f0      	b.n	8004da4 <prvIdleTask+0x8>
 8004dc2:	bf00      	nop
 8004dc4:	200002f8 	.word	0x200002f8
 8004dc8:	e000ed04 	.word	0xe000ed04

08004dcc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004dcc:	b580      	push	{r7, lr}
 8004dce:	b082      	sub	sp, #8
 8004dd0:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004dd2:	2300      	movs	r3, #0
 8004dd4:	607b      	str	r3, [r7, #4]
 8004dd6:	e00c      	b.n	8004df2 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004dd8:	687a      	ldr	r2, [r7, #4]
 8004dda:	4613      	mov	r3, r2
 8004ddc:	009b      	lsls	r3, r3, #2
 8004dde:	4413      	add	r3, r2
 8004de0:	009b      	lsls	r3, r3, #2
 8004de2:	4a12      	ldr	r2, [pc, #72]	@ (8004e2c <prvInitialiseTaskLists+0x60>)
 8004de4:	4413      	add	r3, r2
 8004de6:	4618      	mov	r0, r3
 8004de8:	f7fe fc6d 	bl	80036c6 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	3301      	adds	r3, #1
 8004df0:	607b      	str	r3, [r7, #4]
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	2b04      	cmp	r3, #4
 8004df6:	d9ef      	bls.n	8004dd8 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8004df8:	480d      	ldr	r0, [pc, #52]	@ (8004e30 <prvInitialiseTaskLists+0x64>)
 8004dfa:	f7fe fc64 	bl	80036c6 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8004dfe:	480d      	ldr	r0, [pc, #52]	@ (8004e34 <prvInitialiseTaskLists+0x68>)
 8004e00:	f7fe fc61 	bl	80036c6 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8004e04:	480c      	ldr	r0, [pc, #48]	@ (8004e38 <prvInitialiseTaskLists+0x6c>)
 8004e06:	f7fe fc5e 	bl	80036c6 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 8004e0a:	480c      	ldr	r0, [pc, #48]	@ (8004e3c <prvInitialiseTaskLists+0x70>)
 8004e0c:	f7fe fc5b 	bl	80036c6 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 8004e10:	480b      	ldr	r0, [pc, #44]	@ (8004e40 <prvInitialiseTaskLists+0x74>)
 8004e12:	f7fe fc58 	bl	80036c6 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8004e16:	4b0b      	ldr	r3, [pc, #44]	@ (8004e44 <prvInitialiseTaskLists+0x78>)
 8004e18:	4a05      	ldr	r2, [pc, #20]	@ (8004e30 <prvInitialiseTaskLists+0x64>)
 8004e1a:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004e1c:	4b0a      	ldr	r3, [pc, #40]	@ (8004e48 <prvInitialiseTaskLists+0x7c>)
 8004e1e:	4a05      	ldr	r2, [pc, #20]	@ (8004e34 <prvInitialiseTaskLists+0x68>)
 8004e20:	601a      	str	r2, [r3, #0]
}
 8004e22:	bf00      	nop
 8004e24:	3708      	adds	r7, #8
 8004e26:	46bd      	mov	sp, r7
 8004e28:	bd80      	pop	{r7, pc}
 8004e2a:	bf00      	nop
 8004e2c:	200002f8 	.word	0x200002f8
 8004e30:	2000035c 	.word	0x2000035c
 8004e34:	20000370 	.word	0x20000370
 8004e38:	2000038c 	.word	0x2000038c
 8004e3c:	200003a0 	.word	0x200003a0
 8004e40:	200003b8 	.word	0x200003b8
 8004e44:	20000384 	.word	0x20000384
 8004e48:	20000388 	.word	0x20000388

08004e4c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004e4c:	b580      	push	{r7, lr}
 8004e4e:	b082      	sub	sp, #8
 8004e50:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004e52:	e019      	b.n	8004e88 <prvCheckTasksWaitingTermination+0x3c>
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                taskENTER_CRITICAL();
 8004e54:	f000 fdb6 	bl	80059c4 <vPortEnterCritical>
                {
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8004e58:	4b10      	ldr	r3, [pc, #64]	@ (8004e9c <prvCheckTasksWaitingTermination+0x50>)
 8004e5a:	68db      	ldr	r3, [r3, #12]
 8004e5c:	68db      	ldr	r3, [r3, #12]
 8004e5e:	607b      	str	r3, [r7, #4]
                        ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	3304      	adds	r3, #4
 8004e64:	4618      	mov	r0, r3
 8004e66:	f7fe fc94 	bl	8003792 <uxListRemove>
                        --uxCurrentNumberOfTasks;
 8004e6a:	4b0d      	ldr	r3, [pc, #52]	@ (8004ea0 <prvCheckTasksWaitingTermination+0x54>)
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	3b01      	subs	r3, #1
 8004e70:	4a0b      	ldr	r2, [pc, #44]	@ (8004ea0 <prvCheckTasksWaitingTermination+0x54>)
 8004e72:	6013      	str	r3, [r2, #0]
                        --uxDeletedTasksWaitingCleanUp;
 8004e74:	4b0b      	ldr	r3, [pc, #44]	@ (8004ea4 <prvCheckTasksWaitingTermination+0x58>)
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	3b01      	subs	r3, #1
 8004e7a:	4a0a      	ldr	r2, [pc, #40]	@ (8004ea4 <prvCheckTasksWaitingTermination+0x58>)
 8004e7c:	6013      	str	r3, [r2, #0]
                    }
                }
                taskEXIT_CRITICAL();
 8004e7e:	f000 fdd7 	bl	8005a30 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 8004e82:	6878      	ldr	r0, [r7, #4]
 8004e84:	f000 f810 	bl	8004ea8 <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004e88:	4b06      	ldr	r3, [pc, #24]	@ (8004ea4 <prvCheckTasksWaitingTermination+0x58>)
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d1e1      	bne.n	8004e54 <prvCheckTasksWaitingTermination+0x8>
            }
            #endif /* #if( configNUMBER_OF_CORES == 1 ) */
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 8004e90:	bf00      	nop
 8004e92:	bf00      	nop
 8004e94:	3708      	adds	r7, #8
 8004e96:	46bd      	mov	sp, r7
 8004e98:	bd80      	pop	{r7, pc}
 8004e9a:	bf00      	nop
 8004e9c:	200003a0 	.word	0x200003a0
 8004ea0:	200003cc 	.word	0x200003cc
 8004ea4:	200003b4 	.word	0x200003b4

08004ea8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8004ea8:	b580      	push	{r7, lr}
 8004eaa:	b082      	sub	sp, #8
 8004eac:	af00      	add	r7, sp, #0
 8004eae:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
        {
            /* The task can only have been allocated dynamically - free both
             * the stack and TCB. */
            vPortFreeStack( pxTCB->pxStack );
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004eb4:	4618      	mov	r0, r3
 8004eb6:	f000 ffb1 	bl	8005e1c <vPortFree>
            vPortFree( pxTCB );
 8004eba:	6878      	ldr	r0, [r7, #4]
 8004ebc:	f000 ffae 	bl	8005e1c <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8004ec0:	bf00      	nop
 8004ec2:	3708      	adds	r7, #8
 8004ec4:	46bd      	mov	sp, r7
 8004ec6:	bd80      	pop	{r7, pc}

08004ec8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004ec8:	b480      	push	{r7}
 8004eca:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004ecc:	4b0a      	ldr	r3, [pc, #40]	@ (8004ef8 <prvResetNextTaskUnblockTime+0x30>)
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d104      	bne.n	8004ee0 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8004ed6:	4b09      	ldr	r3, [pc, #36]	@ (8004efc <prvResetNextTaskUnblockTime+0x34>)
 8004ed8:	f04f 32ff 	mov.w	r2, #4294967295
 8004edc:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8004ede:	e005      	b.n	8004eec <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8004ee0:	4b05      	ldr	r3, [pc, #20]	@ (8004ef8 <prvResetNextTaskUnblockTime+0x30>)
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	68db      	ldr	r3, [r3, #12]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	4a04      	ldr	r2, [pc, #16]	@ (8004efc <prvResetNextTaskUnblockTime+0x34>)
 8004eea:	6013      	str	r3, [r2, #0]
}
 8004eec:	bf00      	nop
 8004eee:	46bd      	mov	sp, r7
 8004ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef4:	4770      	bx	lr
 8004ef6:	bf00      	nop
 8004ef8:	20000384 	.word	0x20000384
 8004efc:	200003ec 	.word	0x200003ec

08004f00 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 8004f00:	b480      	push	{r7}
 8004f02:	b083      	sub	sp, #12
 8004f04:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        traceENTER_xTaskGetSchedulerState();

        if( xSchedulerRunning == pdFALSE )
 8004f06:	4b0b      	ldr	r3, [pc, #44]	@ (8004f34 <xTaskGetSchedulerState+0x34>)
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d102      	bne.n	8004f14 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 8004f0e:	2301      	movs	r3, #1
 8004f10:	607b      	str	r3, [r7, #4]
 8004f12:	e008      	b.n	8004f26 <xTaskGetSchedulerState+0x26>
        {
            #if ( configNUMBER_OF_CORES > 1 )
                taskENTER_CRITICAL();
            #endif
            {
                if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8004f14:	4b08      	ldr	r3, [pc, #32]	@ (8004f38 <xTaskGetSchedulerState+0x38>)
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d102      	bne.n	8004f22 <xTaskGetSchedulerState+0x22>
                {
                    xReturn = taskSCHEDULER_RUNNING;
 8004f1c:	2302      	movs	r3, #2
 8004f1e:	607b      	str	r3, [r7, #4]
 8004f20:	e001      	b.n	8004f26 <xTaskGetSchedulerState+0x26>
                }
                else
                {
                    xReturn = taskSCHEDULER_SUSPENDED;
 8004f22:	2300      	movs	r3, #0
 8004f24:	607b      	str	r3, [r7, #4]
            #endif
        }

        traceRETURN_xTaskGetSchedulerState( xReturn );

        return xReturn;
 8004f26:	687b      	ldr	r3, [r7, #4]
    }
 8004f28:	4618      	mov	r0, r3
 8004f2a:	370c      	adds	r7, #12
 8004f2c:	46bd      	mov	sp, r7
 8004f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f32:	4770      	bx	lr
 8004f34:	200003d8 	.word	0x200003d8
 8004f38:	200003f4 	.word	0x200003f4

08004f3c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 8004f3c:	b580      	push	{r7, lr}
 8004f3e:	b088      	sub	sp, #32
 8004f40:	af00      	add	r7, sp, #0
 8004f42:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	61bb      	str	r3, [r7, #24]
        BaseType_t xReturn = pdFALSE;
 8004f48:	2300      	movs	r3, #0
 8004f4a:	61fb      	str	r3, [r7, #28]

        traceENTER_xTaskPriorityDisinherit( pxMutexHolder );

        if( pxMutexHolder != NULL )
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	f000 8094 	beq.w	800507c <xTaskPriorityDisinherit+0x140>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 8004f54:	4b4c      	ldr	r3, [pc, #304]	@ (8005088 <xTaskPriorityDisinherit+0x14c>)
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	69ba      	ldr	r2, [r7, #24]
 8004f5a:	429a      	cmp	r2, r3
 8004f5c:	d00d      	beq.n	8004f7a <xTaskPriorityDisinherit+0x3e>
    __asm volatile
 8004f5e:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8004f62:	b672      	cpsid	i
 8004f64:	f383 8811 	msr	BASEPRI, r3
 8004f68:	f3bf 8f6f 	isb	sy
 8004f6c:	f3bf 8f4f 	dsb	sy
 8004f70:	b662      	cpsie	i
 8004f72:	613b      	str	r3, [r7, #16]
}
 8004f74:	bf00      	nop
 8004f76:	bf00      	nop
 8004f78:	e7fd      	b.n	8004f76 <xTaskPriorityDisinherit+0x3a>
            configASSERT( pxTCB->uxMutexesHeld );
 8004f7a:	69bb      	ldr	r3, [r7, #24]
 8004f7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d10d      	bne.n	8004f9e <xTaskPriorityDisinherit+0x62>
    __asm volatile
 8004f82:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8004f86:	b672      	cpsid	i
 8004f88:	f383 8811 	msr	BASEPRI, r3
 8004f8c:	f3bf 8f6f 	isb	sy
 8004f90:	f3bf 8f4f 	dsb	sy
 8004f94:	b662      	cpsie	i
 8004f96:	60fb      	str	r3, [r7, #12]
}
 8004f98:	bf00      	nop
 8004f9a:	bf00      	nop
 8004f9c:	e7fd      	b.n	8004f9a <xTaskPriorityDisinherit+0x5e>
            ( pxTCB->uxMutexesHeld )--;
 8004f9e:	69bb      	ldr	r3, [r7, #24]
 8004fa0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004fa2:	1e5a      	subs	r2, r3, #1
 8004fa4:	69bb      	ldr	r3, [r7, #24]
 8004fa6:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8004fa8:	69bb      	ldr	r3, [r7, #24]
 8004faa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004fac:	69bb      	ldr	r3, [r7, #24]
 8004fae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004fb0:	429a      	cmp	r2, r3
 8004fb2:	d063      	beq.n	800507c <xTaskPriorityDisinherit+0x140>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8004fb4:	69bb      	ldr	r3, [r7, #24]
 8004fb6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d15f      	bne.n	800507c <xTaskPriorityDisinherit+0x140>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004fbc:	69bb      	ldr	r3, [r7, #24]
 8004fbe:	3304      	adds	r3, #4
 8004fc0:	4618      	mov	r0, r3
 8004fc2:	f7fe fbe6 	bl	8003792 <uxListRemove>
 8004fc6:	4603      	mov	r3, r0
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d10a      	bne.n	8004fe2 <xTaskPriorityDisinherit+0xa6>
                    {
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8004fcc:	69bb      	ldr	r3, [r7, #24]
 8004fce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fd0:	2201      	movs	r2, #1
 8004fd2:	fa02 f303 	lsl.w	r3, r2, r3
 8004fd6:	43da      	mvns	r2, r3
 8004fd8:	4b2c      	ldr	r3, [pc, #176]	@ (800508c <xTaskPriorityDisinherit+0x150>)
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	4013      	ands	r3, r2
 8004fde:	4a2b      	ldr	r2, [pc, #172]	@ (800508c <xTaskPriorityDisinherit+0x150>)
 8004fe0:	6013      	str	r3, [r2, #0]
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 8004fe2:	69bb      	ldr	r3, [r7, #24]
 8004fe4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004fe6:	69bb      	ldr	r3, [r7, #24]
 8004fe8:	62da      	str	r2, [r3, #44]	@ 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority );
 8004fea:	69bb      	ldr	r3, [r7, #24]
 8004fec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fee:	f1c3 0205 	rsb	r2, r3, #5
 8004ff2:	69bb      	ldr	r3, [r7, #24]
 8004ff4:	619a      	str	r2, [r3, #24]
                    prvAddTaskToReadyList( pxTCB );
 8004ff6:	69bb      	ldr	r3, [r7, #24]
 8004ff8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ffa:	2201      	movs	r2, #1
 8004ffc:	409a      	lsls	r2, r3
 8004ffe:	4b23      	ldr	r3, [pc, #140]	@ (800508c <xTaskPriorityDisinherit+0x150>)
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	4313      	orrs	r3, r2
 8005004:	4a21      	ldr	r2, [pc, #132]	@ (800508c <xTaskPriorityDisinherit+0x150>)
 8005006:	6013      	str	r3, [r2, #0]
 8005008:	69bb      	ldr	r3, [r7, #24]
 800500a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800500c:	4920      	ldr	r1, [pc, #128]	@ (8005090 <xTaskPriorityDisinherit+0x154>)
 800500e:	4613      	mov	r3, r2
 8005010:	009b      	lsls	r3, r3, #2
 8005012:	4413      	add	r3, r2
 8005014:	009b      	lsls	r3, r3, #2
 8005016:	440b      	add	r3, r1
 8005018:	3304      	adds	r3, #4
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	617b      	str	r3, [r7, #20]
 800501e:	69bb      	ldr	r3, [r7, #24]
 8005020:	697a      	ldr	r2, [r7, #20]
 8005022:	609a      	str	r2, [r3, #8]
 8005024:	697b      	ldr	r3, [r7, #20]
 8005026:	689a      	ldr	r2, [r3, #8]
 8005028:	69bb      	ldr	r3, [r7, #24]
 800502a:	60da      	str	r2, [r3, #12]
 800502c:	697b      	ldr	r3, [r7, #20]
 800502e:	689b      	ldr	r3, [r3, #8]
 8005030:	69ba      	ldr	r2, [r7, #24]
 8005032:	3204      	adds	r2, #4
 8005034:	605a      	str	r2, [r3, #4]
 8005036:	69bb      	ldr	r3, [r7, #24]
 8005038:	1d1a      	adds	r2, r3, #4
 800503a:	697b      	ldr	r3, [r7, #20]
 800503c:	609a      	str	r2, [r3, #8]
 800503e:	69bb      	ldr	r3, [r7, #24]
 8005040:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005042:	4613      	mov	r3, r2
 8005044:	009b      	lsls	r3, r3, #2
 8005046:	4413      	add	r3, r2
 8005048:	009b      	lsls	r3, r3, #2
 800504a:	4a11      	ldr	r2, [pc, #68]	@ (8005090 <xTaskPriorityDisinherit+0x154>)
 800504c:	441a      	add	r2, r3
 800504e:	69bb      	ldr	r3, [r7, #24]
 8005050:	615a      	str	r2, [r3, #20]
 8005052:	69bb      	ldr	r3, [r7, #24]
 8005054:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005056:	490e      	ldr	r1, [pc, #56]	@ (8005090 <xTaskPriorityDisinherit+0x154>)
 8005058:	4613      	mov	r3, r2
 800505a:	009b      	lsls	r3, r3, #2
 800505c:	4413      	add	r3, r2
 800505e:	009b      	lsls	r3, r3, #2
 8005060:	440b      	add	r3, r1
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	69ba      	ldr	r2, [r7, #24]
 8005066:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8005068:	1c59      	adds	r1, r3, #1
 800506a:	4809      	ldr	r0, [pc, #36]	@ (8005090 <xTaskPriorityDisinherit+0x154>)
 800506c:	4613      	mov	r3, r2
 800506e:	009b      	lsls	r3, r3, #2
 8005070:	4413      	add	r3, r2
 8005072:	009b      	lsls	r3, r3, #2
 8005074:	4403      	add	r3, r0
 8005076:	6019      	str	r1, [r3, #0]
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 8005078:	2301      	movs	r3, #1
 800507a:	61fb      	str	r3, [r7, #28]
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xTaskPriorityDisinherit( xReturn );

        return xReturn;
 800507c:	69fb      	ldr	r3, [r7, #28]
    }
 800507e:	4618      	mov	r0, r3
 8005080:	3720      	adds	r7, #32
 8005082:	46bd      	mov	sp, r7
 8005084:	bd80      	pop	{r7, pc}
 8005086:	bf00      	nop
 8005088:	200002f4 	.word	0x200002f4
 800508c:	200003d4 	.word	0x200003d4
 8005090:	200002f8 	.word	0x200002f8

08005094 <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8005094:	b580      	push	{r7, lr}
 8005096:	b088      	sub	sp, #32
 8005098:	af00      	add	r7, sp, #0
 800509a:	6078      	str	r0, [r7, #4]
 800509c:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 800509e:	4b37      	ldr	r3, [pc, #220]	@ (800517c <prvAddCurrentTaskToDelayedList+0xe8>)
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	61fb      	str	r3, [r7, #28]
    List_t * const pxDelayedList = pxDelayedTaskList;
 80050a4:	4b36      	ldr	r3, [pc, #216]	@ (8005180 <prvAddCurrentTaskToDelayedList+0xec>)
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	61bb      	str	r3, [r7, #24]
    List_t * const pxOverflowDelayedList = pxOverflowDelayedTaskList;
 80050aa:	4b36      	ldr	r3, [pc, #216]	@ (8005184 <prvAddCurrentTaskToDelayedList+0xf0>)
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80050b0:	4b35      	ldr	r3, [pc, #212]	@ (8005188 <prvAddCurrentTaskToDelayedList+0xf4>)
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	3304      	adds	r3, #4
 80050b6:	4618      	mov	r0, r3
 80050b8:	f7fe fb6b 	bl	8003792 <uxListRemove>
 80050bc:	4603      	mov	r3, r0
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d10b      	bne.n	80050da <prvAddCurrentTaskToDelayedList+0x46>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 80050c2:	4b31      	ldr	r3, [pc, #196]	@ (8005188 <prvAddCurrentTaskToDelayedList+0xf4>)
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050c8:	2201      	movs	r2, #1
 80050ca:	fa02 f303 	lsl.w	r3, r2, r3
 80050ce:	43da      	mvns	r2, r3
 80050d0:	4b2e      	ldr	r3, [pc, #184]	@ (800518c <prvAddCurrentTaskToDelayedList+0xf8>)
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	4013      	ands	r3, r2
 80050d6:	4a2d      	ldr	r2, [pc, #180]	@ (800518c <prvAddCurrentTaskToDelayedList+0xf8>)
 80050d8:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050e0:	d124      	bne.n	800512c <prvAddCurrentTaskToDelayedList+0x98>
 80050e2:	683b      	ldr	r3, [r7, #0]
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d021      	beq.n	800512c <prvAddCurrentTaskToDelayedList+0x98>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80050e8:	4b29      	ldr	r3, [pc, #164]	@ (8005190 <prvAddCurrentTaskToDelayedList+0xfc>)
 80050ea:	685b      	ldr	r3, [r3, #4]
 80050ec:	613b      	str	r3, [r7, #16]
 80050ee:	4b26      	ldr	r3, [pc, #152]	@ (8005188 <prvAddCurrentTaskToDelayedList+0xf4>)
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	693a      	ldr	r2, [r7, #16]
 80050f4:	609a      	str	r2, [r3, #8]
 80050f6:	4b24      	ldr	r3, [pc, #144]	@ (8005188 <prvAddCurrentTaskToDelayedList+0xf4>)
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	693a      	ldr	r2, [r7, #16]
 80050fc:	6892      	ldr	r2, [r2, #8]
 80050fe:	60da      	str	r2, [r3, #12]
 8005100:	4b21      	ldr	r3, [pc, #132]	@ (8005188 <prvAddCurrentTaskToDelayedList+0xf4>)
 8005102:	681a      	ldr	r2, [r3, #0]
 8005104:	693b      	ldr	r3, [r7, #16]
 8005106:	689b      	ldr	r3, [r3, #8]
 8005108:	3204      	adds	r2, #4
 800510a:	605a      	str	r2, [r3, #4]
 800510c:	4b1e      	ldr	r3, [pc, #120]	@ (8005188 <prvAddCurrentTaskToDelayedList+0xf4>)
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	1d1a      	adds	r2, r3, #4
 8005112:	693b      	ldr	r3, [r7, #16]
 8005114:	609a      	str	r2, [r3, #8]
 8005116:	4b1c      	ldr	r3, [pc, #112]	@ (8005188 <prvAddCurrentTaskToDelayedList+0xf4>)
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	4a1d      	ldr	r2, [pc, #116]	@ (8005190 <prvAddCurrentTaskToDelayedList+0xfc>)
 800511c:	615a      	str	r2, [r3, #20]
 800511e:	4b1c      	ldr	r3, [pc, #112]	@ (8005190 <prvAddCurrentTaskToDelayedList+0xfc>)
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	3301      	adds	r3, #1
 8005124:	4a1a      	ldr	r2, [pc, #104]	@ (8005190 <prvAddCurrentTaskToDelayedList+0xfc>)
 8005126:	6013      	str	r3, [r2, #0]
 8005128:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 800512a:	e022      	b.n	8005172 <prvAddCurrentTaskToDelayedList+0xde>
            xTimeToWake = xConstTickCount + xTicksToWait;
 800512c:	69fa      	ldr	r2, [r7, #28]
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	4413      	add	r3, r2
 8005132:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005134:	4b14      	ldr	r3, [pc, #80]	@ (8005188 <prvAddCurrentTaskToDelayedList+0xf4>)
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	68fa      	ldr	r2, [r7, #12]
 800513a:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 800513c:	68fa      	ldr	r2, [r7, #12]
 800513e:	69fb      	ldr	r3, [r7, #28]
 8005140:	429a      	cmp	r2, r3
 8005142:	d207      	bcs.n	8005154 <prvAddCurrentTaskToDelayedList+0xc0>
                vListInsert( pxOverflowDelayedList, &( pxCurrentTCB->xStateListItem ) );
 8005144:	4b10      	ldr	r3, [pc, #64]	@ (8005188 <prvAddCurrentTaskToDelayedList+0xf4>)
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	3304      	adds	r3, #4
 800514a:	4619      	mov	r1, r3
 800514c:	6978      	ldr	r0, [r7, #20]
 800514e:	f7fe fae7 	bl	8003720 <vListInsert>
}
 8005152:	e00e      	b.n	8005172 <prvAddCurrentTaskToDelayedList+0xde>
                vListInsert( pxDelayedList, &( pxCurrentTCB->xStateListItem ) );
 8005154:	4b0c      	ldr	r3, [pc, #48]	@ (8005188 <prvAddCurrentTaskToDelayedList+0xf4>)
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	3304      	adds	r3, #4
 800515a:	4619      	mov	r1, r3
 800515c:	69b8      	ldr	r0, [r7, #24]
 800515e:	f7fe fadf 	bl	8003720 <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 8005162:	4b0c      	ldr	r3, [pc, #48]	@ (8005194 <prvAddCurrentTaskToDelayedList+0x100>)
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	68fa      	ldr	r2, [r7, #12]
 8005168:	429a      	cmp	r2, r3
 800516a:	d202      	bcs.n	8005172 <prvAddCurrentTaskToDelayedList+0xde>
                    xNextTaskUnblockTime = xTimeToWake;
 800516c:	4a09      	ldr	r2, [pc, #36]	@ (8005194 <prvAddCurrentTaskToDelayedList+0x100>)
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	6013      	str	r3, [r2, #0]
}
 8005172:	bf00      	nop
 8005174:	3720      	adds	r7, #32
 8005176:	46bd      	mov	sp, r7
 8005178:	bd80      	pop	{r7, pc}
 800517a:	bf00      	nop
 800517c:	200003d0 	.word	0x200003d0
 8005180:	20000384 	.word	0x20000384
 8005184:	20000388 	.word	0x20000388
 8005188:	200002f4 	.word	0x200002f4
 800518c:	200003d4 	.word	0x200003d4
 8005190:	200003b8 	.word	0x200003b8
 8005194:	200003ec 	.word	0x200003ec

08005198 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 8005198:	b580      	push	{r7, lr}
 800519a:	b084      	sub	sp, #16
 800519c:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 800519e:	2300      	movs	r3, #0
 80051a0:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 80051a2:	f000 fa77 	bl	8005694 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 80051a6:	4b13      	ldr	r3, [pc, #76]	@ (80051f4 <xTimerCreateTimerTask+0x5c>)
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d00b      	beq.n	80051c6 <xTimerCreateTimerTask+0x2e>
                        xReturn = pdPASS;
                    }
                }
                #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
                {
                    xReturn = xTaskCreate( prvTimerTask,
 80051ae:	4b12      	ldr	r3, [pc, #72]	@ (80051f8 <xTimerCreateTimerTask+0x60>)
 80051b0:	9301      	str	r3, [sp, #4]
 80051b2:	2304      	movs	r3, #4
 80051b4:	9300      	str	r3, [sp, #0]
 80051b6:	2300      	movs	r3, #0
 80051b8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80051bc:	490f      	ldr	r1, [pc, #60]	@ (80051fc <xTimerCreateTimerTask+0x64>)
 80051be:	4810      	ldr	r0, [pc, #64]	@ (8005200 <xTimerCreateTimerTask+0x68>)
 80051c0:	f7fe ff49 	bl	8004056 <xTaskCreate>
 80051c4:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d10d      	bne.n	80051e8 <xTimerCreateTimerTask+0x50>
    __asm volatile
 80051cc:	f04f 0340 	mov.w	r3, #64	@ 0x40
 80051d0:	b672      	cpsid	i
 80051d2:	f383 8811 	msr	BASEPRI, r3
 80051d6:	f3bf 8f6f 	isb	sy
 80051da:	f3bf 8f4f 	dsb	sy
 80051de:	b662      	cpsie	i
 80051e0:	603b      	str	r3, [r7, #0]
}
 80051e2:	bf00      	nop
 80051e4:	bf00      	nop
 80051e6:	e7fd      	b.n	80051e4 <xTimerCreateTimerTask+0x4c>

        traceRETURN_xTimerCreateTimerTask( xReturn );

        return xReturn;
 80051e8:	687b      	ldr	r3, [r7, #4]
    }
 80051ea:	4618      	mov	r0, r3
 80051ec:	3708      	adds	r7, #8
 80051ee:	46bd      	mov	sp, r7
 80051f0:	bd80      	pop	{r7, pc}
 80051f2:	bf00      	nop
 80051f4:	20000428 	.word	0x20000428
 80051f8:	2000042c 	.word	0x2000042c
 80051fc:	08007564 	.word	0x08007564
 8005200:	080052a9 	.word	0x080052a9

08005204 <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 8005204:	b580      	push	{r7, lr}
 8005206:	b084      	sub	sp, #16
 8005208:	af00      	add	r7, sp, #0
 800520a:	60f8      	str	r0, [r7, #12]
 800520c:	60b9      	str	r1, [r7, #8]
 800520e:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8005210:	e008      	b.n	8005224 <prvReloadTimer+0x20>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	699b      	ldr	r3, [r3, #24]
 8005216:	68ba      	ldr	r2, [r7, #8]
 8005218:	4413      	add	r3, r2
 800521a:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	6a1b      	ldr	r3, [r3, #32]
 8005220:	68f8      	ldr	r0, [r7, #12]
 8005222:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	699a      	ldr	r2, [r3, #24]
 8005228:	68bb      	ldr	r3, [r7, #8]
 800522a:	18d1      	adds	r1, r2, r3
 800522c:	68bb      	ldr	r3, [r7, #8]
 800522e:	687a      	ldr	r2, [r7, #4]
 8005230:	68f8      	ldr	r0, [r7, #12]
 8005232:	f000 f8df 	bl	80053f4 <prvInsertTimerInActiveList>
 8005236:	4603      	mov	r3, r0
 8005238:	2b00      	cmp	r3, #0
 800523a:	d1ea      	bne.n	8005212 <prvReloadTimer+0xe>
        }
    }
 800523c:	bf00      	nop
 800523e:	bf00      	nop
 8005240:	3710      	adds	r7, #16
 8005242:	46bd      	mov	sp, r7
 8005244:	bd80      	pop	{r7, pc}
	...

08005248 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8005248:	b580      	push	{r7, lr}
 800524a:	b084      	sub	sp, #16
 800524c:	af00      	add	r7, sp, #0
 800524e:	6078      	str	r0, [r7, #4]
 8005250:	6039      	str	r1, [r7, #0]
        /* MISRA Ref 11.5.3 [Void pointer assignment] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
        /* coverity[misra_c_2012_rule_11_5_violation] */
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005252:	4b14      	ldr	r3, [pc, #80]	@ (80052a4 <prvProcessExpiredTimer+0x5c>)
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	68db      	ldr	r3, [r3, #12]
 8005258:	68db      	ldr	r3, [r3, #12]
 800525a:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	3304      	adds	r3, #4
 8005260:	4618      	mov	r0, r3
 8005262:	f7fe fa96 	bl	8003792 <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0U )
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800526c:	f003 0304 	and.w	r3, r3, #4
 8005270:	2b00      	cmp	r3, #0
 8005272:	d005      	beq.n	8005280 <prvProcessExpiredTimer+0x38>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 8005274:	683a      	ldr	r2, [r7, #0]
 8005276:	6879      	ldr	r1, [r7, #4]
 8005278:	68f8      	ldr	r0, [r7, #12]
 800527a:	f7ff ffc3 	bl	8005204 <prvReloadTimer>
 800527e:	e008      	b.n	8005292 <prvProcessExpiredTimer+0x4a>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005286:	f023 0301 	bic.w	r3, r3, #1
 800528a:	b2da      	uxtb	r2, r3
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	6a1b      	ldr	r3, [r3, #32]
 8005296:	68f8      	ldr	r0, [r7, #12]
 8005298:	4798      	blx	r3
    }
 800529a:	bf00      	nop
 800529c:	3710      	adds	r7, #16
 800529e:	46bd      	mov	sp, r7
 80052a0:	bd80      	pop	{r7, pc}
 80052a2:	bf00      	nop
 80052a4:	20000420 	.word	0x20000420

080052a8 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 80052a8:	b580      	push	{r7, lr}
 80052aa:	b084      	sub	sp, #16
 80052ac:	af00      	add	r7, sp, #0
 80052ae:	6078      	str	r0, [r7, #4]

        for( ; configCONTROL_INFINITE_LOOP(); )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80052b0:	f107 0308 	add.w	r3, r7, #8
 80052b4:	4618      	mov	r0, r3
 80052b6:	f000 f859 	bl	800536c <prvGetNextExpireTime>
 80052ba:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80052bc:	68bb      	ldr	r3, [r7, #8]
 80052be:	4619      	mov	r1, r3
 80052c0:	68f8      	ldr	r0, [r7, #12]
 80052c2:	f000 f805 	bl	80052d0 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 80052c6:	f000 f8d7 	bl	8005478 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80052ca:	bf00      	nop
 80052cc:	e7f0      	b.n	80052b0 <prvTimerTask+0x8>
	...

080052d0 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 80052d0:	b580      	push	{r7, lr}
 80052d2:	b084      	sub	sp, #16
 80052d4:	af00      	add	r7, sp, #0
 80052d6:	6078      	str	r0, [r7, #4]
 80052d8:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 80052da:	f7ff f8d5 	bl	8004488 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80052de:	f107 0308 	add.w	r3, r7, #8
 80052e2:	4618      	mov	r0, r3
 80052e4:	f000 f866 	bl	80053b4 <prvSampleTimeNow>
 80052e8:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 80052ea:	68bb      	ldr	r3, [r7, #8]
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d130      	bne.n	8005352 <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80052f0:	683b      	ldr	r3, [r7, #0]
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d10a      	bne.n	800530c <prvProcessTimerOrBlockTask+0x3c>
 80052f6:	687a      	ldr	r2, [r7, #4]
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	429a      	cmp	r2, r3
 80052fc:	d806      	bhi.n	800530c <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 80052fe:	f7ff f8d1 	bl	80044a4 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8005302:	68f9      	ldr	r1, [r7, #12]
 8005304:	6878      	ldr	r0, [r7, #4]
 8005306:	f7ff ff9f 	bl	8005248 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 800530a:	e024      	b.n	8005356 <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 800530c:	683b      	ldr	r3, [r7, #0]
 800530e:	2b00      	cmp	r3, #0
 8005310:	d008      	beq.n	8005324 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8005312:	4b13      	ldr	r3, [pc, #76]	@ (8005360 <prvProcessTimerOrBlockTask+0x90>)
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	2b00      	cmp	r3, #0
 800531a:	d101      	bne.n	8005320 <prvProcessTimerOrBlockTask+0x50>
 800531c:	2301      	movs	r3, #1
 800531e:	e000      	b.n	8005322 <prvProcessTimerOrBlockTask+0x52>
 8005320:	2300      	movs	r3, #0
 8005322:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8005324:	4b0f      	ldr	r3, [pc, #60]	@ (8005364 <prvProcessTimerOrBlockTask+0x94>)
 8005326:	6818      	ldr	r0, [r3, #0]
 8005328:	687a      	ldr	r2, [r7, #4]
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	1ad3      	subs	r3, r2, r3
 800532e:	683a      	ldr	r2, [r7, #0]
 8005330:	4619      	mov	r1, r3
 8005332:	f7fe fda7 	bl	8003e84 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 8005336:	f7ff f8b5 	bl	80044a4 <xTaskResumeAll>
 800533a:	4603      	mov	r3, r0
 800533c:	2b00      	cmp	r3, #0
 800533e:	d10a      	bne.n	8005356 <prvProcessTimerOrBlockTask+0x86>
                        taskYIELD_WITHIN_API();
 8005340:	4b09      	ldr	r3, [pc, #36]	@ (8005368 <prvProcessTimerOrBlockTask+0x98>)
 8005342:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005346:	601a      	str	r2, [r3, #0]
 8005348:	f3bf 8f4f 	dsb	sy
 800534c:	f3bf 8f6f 	isb	sy
    }
 8005350:	e001      	b.n	8005356 <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 8005352:	f7ff f8a7 	bl	80044a4 <xTaskResumeAll>
    }
 8005356:	bf00      	nop
 8005358:	3710      	adds	r7, #16
 800535a:	46bd      	mov	sp, r7
 800535c:	bd80      	pop	{r7, pc}
 800535e:	bf00      	nop
 8005360:	20000424 	.word	0x20000424
 8005364:	20000428 	.word	0x20000428
 8005368:	e000ed04 	.word	0xe000ed04

0800536c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 800536c:	b480      	push	{r7}
 800536e:	b085      	sub	sp, #20
 8005370:	af00      	add	r7, sp, #0
 8005372:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8005374:	4b0e      	ldr	r3, [pc, #56]	@ (80053b0 <prvGetNextExpireTime+0x44>)
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	2b00      	cmp	r3, #0
 800537c:	d101      	bne.n	8005382 <prvGetNextExpireTime+0x16>
 800537e:	2201      	movs	r2, #1
 8005380:	e000      	b.n	8005384 <prvGetNextExpireTime+0x18>
 8005382:	2200      	movs	r2, #0
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	2b00      	cmp	r3, #0
 800538e:	d105      	bne.n	800539c <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005390:	4b07      	ldr	r3, [pc, #28]	@ (80053b0 <prvGetNextExpireTime+0x44>)
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	68db      	ldr	r3, [r3, #12]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	60fb      	str	r3, [r7, #12]
 800539a:	e001      	b.n	80053a0 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 800539c:	2300      	movs	r3, #0
 800539e:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 80053a0:	68fb      	ldr	r3, [r7, #12]
    }
 80053a2:	4618      	mov	r0, r3
 80053a4:	3714      	adds	r7, #20
 80053a6:	46bd      	mov	sp, r7
 80053a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ac:	4770      	bx	lr
 80053ae:	bf00      	nop
 80053b0:	20000420 	.word	0x20000420

080053b4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 80053b4:	b580      	push	{r7, lr}
 80053b6:	b084      	sub	sp, #16
 80053b8:	af00      	add	r7, sp, #0
 80053ba:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U;

        xTimeNow = xTaskGetTickCount();
 80053bc:	f7ff f97c 	bl	80046b8 <xTaskGetTickCount>
 80053c0:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 80053c2:	4b0b      	ldr	r3, [pc, #44]	@ (80053f0 <prvSampleTimeNow+0x3c>)
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	68fa      	ldr	r2, [r7, #12]
 80053c8:	429a      	cmp	r2, r3
 80053ca:	d205      	bcs.n	80053d8 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 80053cc:	f000 f93c 	bl	8005648 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	2201      	movs	r2, #1
 80053d4:	601a      	str	r2, [r3, #0]
 80053d6:	e002      	b.n	80053de <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	2200      	movs	r2, #0
 80053dc:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 80053de:	4a04      	ldr	r2, [pc, #16]	@ (80053f0 <prvSampleTimeNow+0x3c>)
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 80053e4:	68fb      	ldr	r3, [r7, #12]
    }
 80053e6:	4618      	mov	r0, r3
 80053e8:	3710      	adds	r7, #16
 80053ea:	46bd      	mov	sp, r7
 80053ec:	bd80      	pop	{r7, pc}
 80053ee:	bf00      	nop
 80053f0:	20000430 	.word	0x20000430

080053f4 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 80053f4:	b580      	push	{r7, lr}
 80053f6:	b086      	sub	sp, #24
 80053f8:	af00      	add	r7, sp, #0
 80053fa:	60f8      	str	r0, [r7, #12]
 80053fc:	60b9      	str	r1, [r7, #8]
 80053fe:	607a      	str	r2, [r7, #4]
 8005400:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 8005402:	2300      	movs	r3, #0
 8005404:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	68ba      	ldr	r2, [r7, #8]
 800540a:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	68fa      	ldr	r2, [r7, #12]
 8005410:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 8005412:	68ba      	ldr	r2, [r7, #8]
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	429a      	cmp	r2, r3
 8005418:	d812      	bhi.n	8005440 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
 800541a:	687a      	ldr	r2, [r7, #4]
 800541c:	683b      	ldr	r3, [r7, #0]
 800541e:	1ad2      	subs	r2, r2, r3
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	699b      	ldr	r3, [r3, #24]
 8005424:	429a      	cmp	r2, r3
 8005426:	d302      	bcc.n	800542e <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8005428:	2301      	movs	r3, #1
 800542a:	617b      	str	r3, [r7, #20]
 800542c:	e01b      	b.n	8005466 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800542e:	4b10      	ldr	r3, [pc, #64]	@ (8005470 <prvInsertTimerInActiveList+0x7c>)
 8005430:	681a      	ldr	r2, [r3, #0]
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	3304      	adds	r3, #4
 8005436:	4619      	mov	r1, r3
 8005438:	4610      	mov	r0, r2
 800543a:	f7fe f971 	bl	8003720 <vListInsert>
 800543e:	e012      	b.n	8005466 <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8005440:	687a      	ldr	r2, [r7, #4]
 8005442:	683b      	ldr	r3, [r7, #0]
 8005444:	429a      	cmp	r2, r3
 8005446:	d206      	bcs.n	8005456 <prvInsertTimerInActiveList+0x62>
 8005448:	68ba      	ldr	r2, [r7, #8]
 800544a:	683b      	ldr	r3, [r7, #0]
 800544c:	429a      	cmp	r2, r3
 800544e:	d302      	bcc.n	8005456 <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 8005450:	2301      	movs	r3, #1
 8005452:	617b      	str	r3, [r7, #20]
 8005454:	e007      	b.n	8005466 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005456:	4b07      	ldr	r3, [pc, #28]	@ (8005474 <prvInsertTimerInActiveList+0x80>)
 8005458:	681a      	ldr	r2, [r3, #0]
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	3304      	adds	r3, #4
 800545e:	4619      	mov	r1, r3
 8005460:	4610      	mov	r0, r2
 8005462:	f7fe f95d 	bl	8003720 <vListInsert>
            }
        }

        return xProcessTimerNow;
 8005466:	697b      	ldr	r3, [r7, #20]
    }
 8005468:	4618      	mov	r0, r3
 800546a:	3718      	adds	r7, #24
 800546c:	46bd      	mov	sp, r7
 800546e:	bd80      	pop	{r7, pc}
 8005470:	20000424 	.word	0x20000424
 8005474:	20000420 	.word	0x20000420

08005478 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 8005478:	b580      	push	{r7, lr}
 800547a:	b08a      	sub	sp, #40	@ 0x28
 800547c:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage = { 0 };
 800547e:	1d3b      	adds	r3, r7, #4
 8005480:	2200      	movs	r2, #0
 8005482:	601a      	str	r2, [r3, #0]
 8005484:	605a      	str	r2, [r3, #4]
 8005486:	609a      	str	r2, [r3, #8]
 8005488:	60da      	str	r2, [r3, #12]
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
 800548a:	e0cb      	b.n	8005624 <prvProcessReceivedCommands+0x1ac>
        {
            #if ( INCLUDE_xTimerPendFunctionCall == 1 )
            {
                /* Negative commands are pended function calls rather than timer
                 * commands. */
                if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	2b00      	cmp	r3, #0
 8005490:	da1b      	bge.n	80054ca <prvProcessReceivedCommands+0x52>
                {
                    const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8005492:	1d3b      	adds	r3, r7, #4
 8005494:	3304      	adds	r3, #4
 8005496:	627b      	str	r3, [r7, #36]	@ 0x24

                    /* The timer uses the xCallbackParameters member to request a
                     * callback be executed.  Check the callback is not NULL. */
                    configASSERT( pxCallback );
 8005498:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800549a:	2b00      	cmp	r3, #0
 800549c:	d10d      	bne.n	80054ba <prvProcessReceivedCommands+0x42>
    __asm volatile
 800549e:	f04f 0340 	mov.w	r3, #64	@ 0x40
 80054a2:	b672      	cpsid	i
 80054a4:	f383 8811 	msr	BASEPRI, r3
 80054a8:	f3bf 8f6f 	isb	sy
 80054ac:	f3bf 8f4f 	dsb	sy
 80054b0:	b662      	cpsie	i
 80054b2:	61bb      	str	r3, [r7, #24]
}
 80054b4:	bf00      	nop
 80054b6:	bf00      	nop
 80054b8:	e7fd      	b.n	80054b6 <prvProcessReceivedCommands+0x3e>

                    /* Call the function. */
                    pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80054ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80054c0:	6850      	ldr	r0, [r2, #4]
 80054c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80054c4:	6892      	ldr	r2, [r2, #8]
 80054c6:	4611      	mov	r1, r2
 80054c8:	4798      	blx	r3
            }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	f2c0 80a9 	blt.w	8005624 <prvProcessReceivedCommands+0x1ac>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	623b      	str	r3, [r7, #32]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
 80054d6:	6a3b      	ldr	r3, [r7, #32]
 80054d8:	695b      	ldr	r3, [r3, #20]
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d004      	beq.n	80054e8 <prvProcessReceivedCommands+0x70>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80054de:	6a3b      	ldr	r3, [r7, #32]
 80054e0:	3304      	adds	r3, #4
 80054e2:	4618      	mov	r0, r3
 80054e4:	f7fe f955 	bl	8003792 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80054e8:	463b      	mov	r3, r7
 80054ea:	4618      	mov	r0, r3
 80054ec:	f7ff ff62 	bl	80053b4 <prvSampleTimeNow>
 80054f0:	61f8      	str	r0, [r7, #28]

                switch( xMessage.xMessageID )
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	3b01      	subs	r3, #1
 80054f6:	2b08      	cmp	r3, #8
 80054f8:	f200 8091 	bhi.w	800561e <prvProcessReceivedCommands+0x1a6>
 80054fc:	a201      	add	r2, pc, #4	@ (adr r2, 8005504 <prvProcessReceivedCommands+0x8c>)
 80054fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005502:	bf00      	nop
 8005504:	08005529 	.word	0x08005529
 8005508:	08005529 	.word	0x08005529
 800550c:	08005591 	.word	0x08005591
 8005510:	080055a5 	.word	0x080055a5
 8005514:	080055f5 	.word	0x080055f5
 8005518:	08005529 	.word	0x08005529
 800551c:	08005529 	.word	0x08005529
 8005520:	08005591 	.word	0x08005591
 8005524:	080055a5 	.word	0x080055a5
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= ( uint8_t ) tmrSTATUS_IS_ACTIVE;
 8005528:	6a3b      	ldr	r3, [r7, #32]
 800552a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800552e:	f043 0301 	orr.w	r3, r3, #1
 8005532:	b2da      	uxtb	r2, r3
 8005534:	6a3b      	ldr	r3, [r7, #32]
 8005536:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800553a:	68ba      	ldr	r2, [r7, #8]
 800553c:	6a3b      	ldr	r3, [r7, #32]
 800553e:	699b      	ldr	r3, [r3, #24]
 8005540:	18d1      	adds	r1, r2, r3
 8005542:	68bb      	ldr	r3, [r7, #8]
 8005544:	69fa      	ldr	r2, [r7, #28]
 8005546:	6a38      	ldr	r0, [r7, #32]
 8005548:	f7ff ff54 	bl	80053f4 <prvInsertTimerInActiveList>
 800554c:	4603      	mov	r3, r0
 800554e:	2b00      	cmp	r3, #0
 8005550:	d067      	beq.n	8005622 <prvProcessReceivedCommands+0x1aa>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0U )
 8005552:	6a3b      	ldr	r3, [r7, #32]
 8005554:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005558:	f003 0304 	and.w	r3, r3, #4
 800555c:	2b00      	cmp	r3, #0
 800555e:	d009      	beq.n	8005574 <prvProcessReceivedCommands+0xfc>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 8005560:	68ba      	ldr	r2, [r7, #8]
 8005562:	6a3b      	ldr	r3, [r7, #32]
 8005564:	699b      	ldr	r3, [r3, #24]
 8005566:	4413      	add	r3, r2
 8005568:	69fa      	ldr	r2, [r7, #28]
 800556a:	4619      	mov	r1, r3
 800556c:	6a38      	ldr	r0, [r7, #32]
 800556e:	f7ff fe49 	bl	8005204 <prvReloadTimer>
 8005572:	e008      	b.n	8005586 <prvProcessReceivedCommands+0x10e>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8005574:	6a3b      	ldr	r3, [r7, #32]
 8005576:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800557a:	f023 0301 	bic.w	r3, r3, #1
 800557e:	b2da      	uxtb	r2, r3
 8005580:	6a3b      	ldr	r3, [r7, #32]
 8005582:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005586:	6a3b      	ldr	r3, [r7, #32]
 8005588:	6a1b      	ldr	r3, [r3, #32]
 800558a:	6a38      	ldr	r0, [r7, #32]
 800558c:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 800558e:	e048      	b.n	8005622 <prvProcessReceivedCommands+0x1aa>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8005590:	6a3b      	ldr	r3, [r7, #32]
 8005592:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005596:	f023 0301 	bic.w	r3, r3, #1
 800559a:	b2da      	uxtb	r2, r3
 800559c:	6a3b      	ldr	r3, [r7, #32]
 800559e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 80055a2:	e03f      	b.n	8005624 <prvProcessReceivedCommands+0x1ac>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= ( uint8_t ) tmrSTATUS_IS_ACTIVE;
 80055a4:	6a3b      	ldr	r3, [r7, #32]
 80055a6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80055aa:	f043 0301 	orr.w	r3, r3, #1
 80055ae:	b2da      	uxtb	r2, r3
 80055b0:	6a3b      	ldr	r3, [r7, #32]
 80055b2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80055b6:	68ba      	ldr	r2, [r7, #8]
 80055b8:	6a3b      	ldr	r3, [r7, #32]
 80055ba:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80055bc:	6a3b      	ldr	r3, [r7, #32]
 80055be:	699b      	ldr	r3, [r3, #24]
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d10d      	bne.n	80055e0 <prvProcessReceivedCommands+0x168>
    __asm volatile
 80055c4:	f04f 0340 	mov.w	r3, #64	@ 0x40
 80055c8:	b672      	cpsid	i
 80055ca:	f383 8811 	msr	BASEPRI, r3
 80055ce:	f3bf 8f6f 	isb	sy
 80055d2:	f3bf 8f4f 	dsb	sy
 80055d6:	b662      	cpsie	i
 80055d8:	617b      	str	r3, [r7, #20]
}
 80055da:	bf00      	nop
 80055dc:	bf00      	nop
 80055de:	e7fd      	b.n	80055dc <prvProcessReceivedCommands+0x164>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80055e0:	6a3b      	ldr	r3, [r7, #32]
 80055e2:	699a      	ldr	r2, [r3, #24]
 80055e4:	69fb      	ldr	r3, [r7, #28]
 80055e6:	18d1      	adds	r1, r2, r3
 80055e8:	69fb      	ldr	r3, [r7, #28]
 80055ea:	69fa      	ldr	r2, [r7, #28]
 80055ec:	6a38      	ldr	r0, [r7, #32]
 80055ee:	f7ff ff01 	bl	80053f4 <prvInsertTimerInActiveList>
                        break;
 80055f2:	e017      	b.n	8005624 <prvProcessReceivedCommands+0x1ac>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                        {
                            /* The timer has already been removed from the active list,
                             * just free up the memory if the memory was dynamically
                             * allocated. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80055f4:	6a3b      	ldr	r3, [r7, #32]
 80055f6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80055fa:	f003 0302 	and.w	r3, r3, #2
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d103      	bne.n	800560a <prvProcessReceivedCommands+0x192>
                            {
                                vPortFree( pxTimer );
 8005602:	6a38      	ldr	r0, [r7, #32]
 8005604:	f000 fc0a 	bl	8005e1c <vPortFree>
                             * no need to free the memory - just mark the timer as
                             * "not active". */
                            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                        }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 8005608:	e00c      	b.n	8005624 <prvProcessReceivedCommands+0x1ac>
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 800560a:	6a3b      	ldr	r3, [r7, #32]
 800560c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005610:	f023 0301 	bic.w	r3, r3, #1
 8005614:	b2da      	uxtb	r2, r3
 8005616:	6a3b      	ldr	r3, [r7, #32]
 8005618:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 800561c:	e002      	b.n	8005624 <prvProcessReceivedCommands+0x1ac>

                    default:
                        /* Don't expect to get here. */
                        break;
 800561e:	bf00      	nop
 8005620:	e000      	b.n	8005624 <prvProcessReceivedCommands+0x1ac>
                        break;
 8005622:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
 8005624:	4b07      	ldr	r3, [pc, #28]	@ (8005644 <prvProcessReceivedCommands+0x1cc>)
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	1d39      	adds	r1, r7, #4
 800562a:	2200      	movs	r2, #0
 800562c:	4618      	mov	r0, r3
 800562e:	f7fe f9e9 	bl	8003a04 <xQueueReceive>
 8005632:	4603      	mov	r3, r0
 8005634:	2b00      	cmp	r3, #0
 8005636:	f47f af29 	bne.w	800548c <prvProcessReceivedCommands+0x14>
                }
            }
        }
    }
 800563a:	bf00      	nop
 800563c:	bf00      	nop
 800563e:	3728      	adds	r7, #40	@ 0x28
 8005640:	46bd      	mov	sp, r7
 8005642:	bd80      	pop	{r7, pc}
 8005644:	20000428 	.word	0x20000428

08005648 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 8005648:	b580      	push	{r7, lr}
 800564a:	b082      	sub	sp, #8
 800564c:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800564e:	e009      	b.n	8005664 <prvSwitchTimerLists+0x1c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005650:	4b0e      	ldr	r3, [pc, #56]	@ (800568c <prvSwitchTimerLists+0x44>)
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	68db      	ldr	r3, [r3, #12]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	603b      	str	r3, [r7, #0]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 800565a:	f04f 31ff 	mov.w	r1, #4294967295
 800565e:	6838      	ldr	r0, [r7, #0]
 8005660:	f7ff fdf2 	bl	8005248 <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005664:	4b09      	ldr	r3, [pc, #36]	@ (800568c <prvSwitchTimerLists+0x44>)
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	2b00      	cmp	r3, #0
 800566c:	d1f0      	bne.n	8005650 <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 800566e:	4b07      	ldr	r3, [pc, #28]	@ (800568c <prvSwitchTimerLists+0x44>)
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 8005674:	4b06      	ldr	r3, [pc, #24]	@ (8005690 <prvSwitchTimerLists+0x48>)
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	4a04      	ldr	r2, [pc, #16]	@ (800568c <prvSwitchTimerLists+0x44>)
 800567a:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 800567c:	4a04      	ldr	r2, [pc, #16]	@ (8005690 <prvSwitchTimerLists+0x48>)
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	6013      	str	r3, [r2, #0]
    }
 8005682:	bf00      	nop
 8005684:	3708      	adds	r7, #8
 8005686:	46bd      	mov	sp, r7
 8005688:	bd80      	pop	{r7, pc}
 800568a:	bf00      	nop
 800568c:	20000420 	.word	0x20000420
 8005690:	20000424 	.word	0x20000424

08005694 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 8005694:	b580      	push	{r7, lr}
 8005696:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 8005698:	f000 f994 	bl	80059c4 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 800569c:	4b12      	ldr	r3, [pc, #72]	@ (80056e8 <prvCheckForValidListAndQueue+0x54>)
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d11d      	bne.n	80056e0 <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 80056a4:	4811      	ldr	r0, [pc, #68]	@ (80056ec <prvCheckForValidListAndQueue+0x58>)
 80056a6:	f7fe f80e 	bl	80036c6 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 80056aa:	4811      	ldr	r0, [pc, #68]	@ (80056f0 <prvCheckForValidListAndQueue+0x5c>)
 80056ac:	f7fe f80b 	bl	80036c6 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 80056b0:	4b10      	ldr	r3, [pc, #64]	@ (80056f4 <prvCheckForValidListAndQueue+0x60>)
 80056b2:	4a0e      	ldr	r2, [pc, #56]	@ (80056ec <prvCheckForValidListAndQueue+0x58>)
 80056b4:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 80056b6:	4b10      	ldr	r3, [pc, #64]	@ (80056f8 <prvCheckForValidListAndQueue+0x64>)
 80056b8:	4a0d      	ldr	r2, [pc, #52]	@ (80056f0 <prvCheckForValidListAndQueue+0x5c>)
 80056ba:	601a      	str	r2, [r3, #0]

                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                }
                #else
                {
                    xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ) );
 80056bc:	2200      	movs	r2, #0
 80056be:	2110      	movs	r1, #16
 80056c0:	2005      	movs	r0, #5
 80056c2:	f7fe f927 	bl	8003914 <xQueueGenericCreate>
 80056c6:	4603      	mov	r3, r0
 80056c8:	4a07      	ldr	r2, [pc, #28]	@ (80056e8 <prvCheckForValidListAndQueue+0x54>)
 80056ca:	6013      	str	r3, [r2, #0]
                }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                {
                    if( xTimerQueue != NULL )
 80056cc:	4b06      	ldr	r3, [pc, #24]	@ (80056e8 <prvCheckForValidListAndQueue+0x54>)
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d005      	beq.n	80056e0 <prvCheckForValidListAndQueue+0x4c>
                    {
                        vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80056d4:	4b04      	ldr	r3, [pc, #16]	@ (80056e8 <prvCheckForValidListAndQueue+0x54>)
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	4908      	ldr	r1, [pc, #32]	@ (80056fc <prvCheckForValidListAndQueue+0x68>)
 80056da:	4618      	mov	r0, r3
 80056dc:	f7fe fb80 	bl	8003de0 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 80056e0:	f000 f9a6 	bl	8005a30 <vPortExitCritical>
    }
 80056e4:	bf00      	nop
 80056e6:	bd80      	pop	{r7, pc}
 80056e8:	20000428 	.word	0x20000428
 80056ec:	200003f8 	.word	0x200003f8
 80056f0:	2000040c 	.word	0x2000040c
 80056f4:	20000420 	.word	0x20000420
 80056f8:	20000424 	.word	0x20000424
 80056fc:	0800756c 	.word	0x0800756c

08005700 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8005700:	b480      	push	{r7}
 8005702:	b085      	sub	sp, #20
 8005704:	af00      	add	r7, sp, #0
 8005706:	60f8      	str	r0, [r7, #12]
 8005708:	60b9      	str	r1, [r7, #8]
 800570a:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	3b04      	subs	r3, #4
 8005710:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8005718:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	3b04      	subs	r3, #4
 800571e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8005720:	68bb      	ldr	r3, [r7, #8]
 8005722:	f023 0201 	bic.w	r2, r3, #1
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	3b04      	subs	r3, #4
 800572e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8005730:	4a0c      	ldr	r2, [pc, #48]	@ (8005764 <pxPortInitialiseStack+0x64>)
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	3b14      	subs	r3, #20
 800573a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 800573c:	687a      	ldr	r2, [r7, #4]
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	3b04      	subs	r3, #4
 8005746:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	f06f 0202 	mvn.w	r2, #2
 800574e:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	3b20      	subs	r3, #32
 8005754:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8005756:	68fb      	ldr	r3, [r7, #12]
}
 8005758:	4618      	mov	r0, r3
 800575a:	3714      	adds	r7, #20
 800575c:	46bd      	mov	sp, r7
 800575e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005762:	4770      	bx	lr
 8005764:	08005769 	.word	0x08005769

08005768 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005768:	b480      	push	{r7}
 800576a:	b085      	sub	sp, #20
 800576c:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 800576e:	2300      	movs	r3, #0
 8005770:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8005772:	4b15      	ldr	r3, [pc, #84]	@ (80057c8 <prvTaskExitError+0x60>)
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	f1b3 3fff 	cmp.w	r3, #4294967295
 800577a:	d00d      	beq.n	8005798 <prvTaskExitError+0x30>
    __asm volatile
 800577c:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8005780:	b672      	cpsid	i
 8005782:	f383 8811 	msr	BASEPRI, r3
 8005786:	f3bf 8f6f 	isb	sy
 800578a:	f3bf 8f4f 	dsb	sy
 800578e:	b662      	cpsie	i
 8005790:	60fb      	str	r3, [r7, #12]
}
 8005792:	bf00      	nop
 8005794:	bf00      	nop
 8005796:	e7fd      	b.n	8005794 <prvTaskExitError+0x2c>
    __asm volatile
 8005798:	f04f 0340 	mov.w	r3, #64	@ 0x40
 800579c:	b672      	cpsid	i
 800579e:	f383 8811 	msr	BASEPRI, r3
 80057a2:	f3bf 8f6f 	isb	sy
 80057a6:	f3bf 8f4f 	dsb	sy
 80057aa:	b662      	cpsie	i
 80057ac:	60bb      	str	r3, [r7, #8]
}
 80057ae:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 80057b0:	bf00      	nop
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d0fc      	beq.n	80057b2 <prvTaskExitError+0x4a>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 80057b8:	bf00      	nop
 80057ba:	bf00      	nop
 80057bc:	3714      	adds	r7, #20
 80057be:	46bd      	mov	sp, r7
 80057c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c4:	4770      	bx	lr
 80057c6:	bf00      	nop
 80057c8:	20000010 	.word	0x20000010
 80057cc:	00000000 	.word	0x00000000

080057d0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 80057d0:	4b07      	ldr	r3, [pc, #28]	@ (80057f0 <pxCurrentTCBConst2>)
 80057d2:	6819      	ldr	r1, [r3, #0]
 80057d4:	6808      	ldr	r0, [r1, #0]
 80057d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80057da:	f380 8809 	msr	PSP, r0
 80057de:	f3bf 8f6f 	isb	sy
 80057e2:	f04f 0000 	mov.w	r0, #0
 80057e6:	f380 8811 	msr	BASEPRI, r0
 80057ea:	4770      	bx	lr
 80057ec:	f3af 8000 	nop.w

080057f0 <pxCurrentTCBConst2>:
 80057f0:	200002f4 	.word	0x200002f4
        "   bx r14                          \n"
        "                                   \n"
        "   .align 4                        \n"
        "pxCurrentTCBConst2: .word pxCurrentTCB             \n"
        );
}
 80057f4:	bf00      	nop
 80057f6:	bf00      	nop

080057f8 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 80057f8:	4808      	ldr	r0, [pc, #32]	@ (800581c <prvPortStartFirstTask+0x24>)
 80057fa:	6800      	ldr	r0, [r0, #0]
 80057fc:	6800      	ldr	r0, [r0, #0]
 80057fe:	f380 8808 	msr	MSP, r0
 8005802:	f04f 0000 	mov.w	r0, #0
 8005806:	f380 8814 	msr	CONTROL, r0
 800580a:	b662      	cpsie	i
 800580c:	b661      	cpsie	f
 800580e:	f3bf 8f4f 	dsb	sy
 8005812:	f3bf 8f6f 	isb	sy
 8005816:	df00      	svc	0
 8005818:	bf00      	nop
 800581a:	0000      	.short	0x0000
 800581c:	e000ed08 	.word	0xe000ed08
        " isb                   \n"
        " svc 0                 \n" /* System call to start first task. */
        " nop                   \n"
        " .ltorg                \n"
        );
}
 8005820:	bf00      	nop
 8005822:	bf00      	nop

08005824 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005824:	b580      	push	{r7, lr}
 8005826:	b08a      	sub	sp, #40	@ 0x28
 8005828:	af00      	add	r7, sp, #0
     * configCHECK_HANDLER_INSTALLATION to 0 in their FreeRTOSConfig.h. Direct
     * routing, which is validated here when configCHECK_HANDLER_INSTALLATION
     * is 1, should be preferred when possible. */
    #if ( configCHECK_HANDLER_INSTALLATION == 1 )
    {
        const portISR_t * const pxVectorTable = portSCB_VTOR_REG;
 800582a:	4b5c      	ldr	r3, [pc, #368]	@ (800599c <xPortStartScheduler+0x178>)
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	627b      	str	r3, [r7, #36]	@ 0x24
         * https://www.FreeRTOS.org/FAQHelp.html.
         *
         * Systems with a configurable address for the interrupt vector table
         * can also encounter assertion failures or even system faults here if
         * VTOR is not set correctly to point to the application's vector table. */
        configASSERT( pxVectorTable[ portVECTOR_INDEX_SVC ] == vPortSVCHandler );
 8005830:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005832:	332c      	adds	r3, #44	@ 0x2c
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	4a5a      	ldr	r2, [pc, #360]	@ (80059a0 <xPortStartScheduler+0x17c>)
 8005838:	4293      	cmp	r3, r2
 800583a:	d00d      	beq.n	8005858 <xPortStartScheduler+0x34>
    __asm volatile
 800583c:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8005840:	b672      	cpsid	i
 8005842:	f383 8811 	msr	BASEPRI, r3
 8005846:	f3bf 8f6f 	isb	sy
 800584a:	f3bf 8f4f 	dsb	sy
 800584e:	b662      	cpsie	i
 8005850:	61fb      	str	r3, [r7, #28]
}
 8005852:	bf00      	nop
 8005854:	bf00      	nop
 8005856:	e7fd      	b.n	8005854 <xPortStartScheduler+0x30>
        configASSERT( pxVectorTable[ portVECTOR_INDEX_PENDSV ] == xPortPendSVHandler );
 8005858:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800585a:	3338      	adds	r3, #56	@ 0x38
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	4a51      	ldr	r2, [pc, #324]	@ (80059a4 <xPortStartScheduler+0x180>)
 8005860:	4293      	cmp	r3, r2
 8005862:	d00d      	beq.n	8005880 <xPortStartScheduler+0x5c>
    __asm volatile
 8005864:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8005868:	b672      	cpsid	i
 800586a:	f383 8811 	msr	BASEPRI, r3
 800586e:	f3bf 8f6f 	isb	sy
 8005872:	f3bf 8f4f 	dsb	sy
 8005876:	b662      	cpsie	i
 8005878:	61bb      	str	r3, [r7, #24]
}
 800587a:	bf00      	nop
 800587c:	bf00      	nop
 800587e:	e7fd      	b.n	800587c <xPortStartScheduler+0x58>
    #endif /* configCHECK_HANDLER_INSTALLATION */

    #if ( configASSERT_DEFINED == 1 )
    {
        volatile uint8_t ucOriginalPriority;
        volatile uint32_t ulImplementedPrioBits = 0;
 8005880:	2300      	movs	r3, #0
 8005882:	60bb      	str	r3, [r7, #8]
        volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8005884:	4b48      	ldr	r3, [pc, #288]	@ (80059a8 <xPortStartScheduler+0x184>)
 8005886:	623b      	str	r3, [r7, #32]
         * functions can be called.  ISR safe functions are those that end in
         * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * Save the interrupt priority value that is about to be clobbered. */
        ucOriginalPriority = *pucFirstUserPriorityRegister;
 8005888:	6a3b      	ldr	r3, [r7, #32]
 800588a:	781b      	ldrb	r3, [r3, #0]
 800588c:	b2db      	uxtb	r3, r3
 800588e:	73fb      	strb	r3, [r7, #15]

        /* Determine the number of priority bits available.  First write to all
         * possible bits. */
        *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005890:	6a3b      	ldr	r3, [r7, #32]
 8005892:	22ff      	movs	r2, #255	@ 0xff
 8005894:	701a      	strb	r2, [r3, #0]

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005896:	6a3b      	ldr	r3, [r7, #32]
 8005898:	781b      	ldrb	r3, [r3, #0]
 800589a:	b2db      	uxtb	r3, r3
 800589c:	71fb      	strb	r3, [r7, #7]

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800589e:	79fb      	ldrb	r3, [r7, #7]
 80058a0:	b2db      	uxtb	r3, r3
 80058a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058a6:	b2da      	uxtb	r2, r3
 80058a8:	4b40      	ldr	r3, [pc, #256]	@ (80059ac <xPortStartScheduler+0x188>)
 80058aa:	701a      	strb	r2, [r3, #0]
         * accounting for the number of priority bits supported by the
         * hardware. A priority of 0 is invalid because setting the BASEPRI
         * register to 0 unmasks all interrupts, and interrupts with priority 0
         * cannot be masked using BASEPRI.
         * See https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        configASSERT( ucMaxSysCallPriority );
 80058ac:	4b3f      	ldr	r3, [pc, #252]	@ (80059ac <xPortStartScheduler+0x188>)
 80058ae:	781b      	ldrb	r3, [r3, #0]
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d10d      	bne.n	80058d0 <xPortStartScheduler+0xac>
    __asm volatile
 80058b4:	f04f 0340 	mov.w	r3, #64	@ 0x40
 80058b8:	b672      	cpsid	i
 80058ba:	f383 8811 	msr	BASEPRI, r3
 80058be:	f3bf 8f6f 	isb	sy
 80058c2:	f3bf 8f4f 	dsb	sy
 80058c6:	b662      	cpsie	i
 80058c8:	617b      	str	r3, [r7, #20]
}
 80058ca:	bf00      	nop
 80058cc:	bf00      	nop
 80058ce:	e7fd      	b.n	80058cc <xPortStartScheduler+0xa8>

        /* Check that the bits not implemented in hardware are zero in
         * configMAX_SYSCALL_INTERRUPT_PRIORITY. */
        configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & ( ~ucMaxPriorityValue ) ) == 0U );
 80058d0:	79fb      	ldrb	r3, [r7, #7]
 80058d2:	b2db      	uxtb	r3, r3
 80058d4:	43db      	mvns	r3, r3
 80058d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d015      	beq.n	800590a <xPortStartScheduler+0xe6>
    __asm volatile
 80058de:	f04f 0340 	mov.w	r3, #64	@ 0x40
 80058e2:	b672      	cpsid	i
 80058e4:	f383 8811 	msr	BASEPRI, r3
 80058e8:	f3bf 8f6f 	isb	sy
 80058ec:	f3bf 8f4f 	dsb	sy
 80058f0:	b662      	cpsie	i
 80058f2:	613b      	str	r3, [r7, #16]
}
 80058f4:	bf00      	nop
 80058f6:	bf00      	nop
 80058f8:	e7fd      	b.n	80058f6 <xPortStartScheduler+0xd2>
        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */

        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
        {
            ulImplementedPrioBits++;
 80058fa:	68bb      	ldr	r3, [r7, #8]
 80058fc:	3301      	adds	r3, #1
 80058fe:	60bb      	str	r3, [r7, #8]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005900:	79fb      	ldrb	r3, [r7, #7]
 8005902:	b2db      	uxtb	r3, r3
 8005904:	005b      	lsls	r3, r3, #1
 8005906:	b2db      	uxtb	r3, r3
 8005908:	71fb      	strb	r3, [r7, #7]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800590a:	79fb      	ldrb	r3, [r7, #7]
 800590c:	b2db      	uxtb	r3, r3
 800590e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005912:	2b80      	cmp	r3, #128	@ 0x80
 8005914:	d0f1      	beq.n	80058fa <xPortStartScheduler+0xd6>
        }

        if( ulImplementedPrioBits == 8 )
 8005916:	68bb      	ldr	r3, [r7, #8]
 8005918:	2b08      	cmp	r3, #8
 800591a:	d103      	bne.n	8005924 <xPortStartScheduler+0x100>
             *
             * The following assert ensures that the sub-priority bit in the
             * configMAX_SYSCALL_INTERRUPT_PRIORITY is clear to avoid the above mentioned
             * confusion. */
            configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & 0x1U ) == 0U );
            ulMaxPRIGROUPValue = 0;
 800591c:	4b24      	ldr	r3, [pc, #144]	@ (80059b0 <xPortStartScheduler+0x18c>)
 800591e:	2200      	movs	r2, #0
 8005920:	601a      	str	r2, [r3, #0]
 8005922:	e004      	b.n	800592e <xPortStartScheduler+0x10a>
        }
        else
        {
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS - ulImplementedPrioBits;
 8005924:	68bb      	ldr	r3, [r7, #8]
 8005926:	f1c3 0307 	rsb	r3, r3, #7
 800592a:	4a21      	ldr	r2, [pc, #132]	@ (80059b0 <xPortStartScheduler+0x18c>)
 800592c:	6013      	str	r3, [r2, #0]
        }

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800592e:	4b20      	ldr	r3, [pc, #128]	@ (80059b0 <xPortStartScheduler+0x18c>)
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	021b      	lsls	r3, r3, #8
 8005934:	4a1e      	ldr	r2, [pc, #120]	@ (80059b0 <xPortStartScheduler+0x18c>)
 8005936:	6013      	str	r3, [r2, #0]
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005938:	4b1d      	ldr	r3, [pc, #116]	@ (80059b0 <xPortStartScheduler+0x18c>)
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005940:	4a1b      	ldr	r2, [pc, #108]	@ (80059b0 <xPortStartScheduler+0x18c>)
 8005942:	6013      	str	r3, [r2, #0]

        /* Restore the clobbered interrupt priority register to its original
         * value. */
        *pucFirstUserPriorityRegister = ucOriginalPriority;
 8005944:	7bfb      	ldrb	r3, [r7, #15]
 8005946:	b2da      	uxtb	r2, r3
 8005948:	6a3b      	ldr	r3, [r7, #32]
 800594a:	701a      	strb	r2, [r3, #0]
    }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts, and make SVCall
     * the highest priority. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 800594c:	4b19      	ldr	r3, [pc, #100]	@ (80059b4 <xPortStartScheduler+0x190>)
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	4a18      	ldr	r2, [pc, #96]	@ (80059b4 <xPortStartScheduler+0x190>)
 8005952:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005956:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8005958:	4b16      	ldr	r3, [pc, #88]	@ (80059b4 <xPortStartScheduler+0x190>)
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	4a15      	ldr	r2, [pc, #84]	@ (80059b4 <xPortStartScheduler+0x190>)
 800595e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005962:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR2_REG = 0;
 8005964:	4b14      	ldr	r3, [pc, #80]	@ (80059b8 <xPortStartScheduler+0x194>)
 8005966:	2200      	movs	r2, #0
 8005968:	601a      	str	r2, [r3, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 800596a:	f000 f8e9 	bl	8005b40 <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 800596e:	4b13      	ldr	r3, [pc, #76]	@ (80059bc <xPortStartScheduler+0x198>)
 8005970:	2200      	movs	r2, #0
 8005972:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 8005974:	f000 f908 	bl	8005b88 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8005978:	4b11      	ldr	r3, [pc, #68]	@ (80059c0 <xPortStartScheduler+0x19c>)
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	4a10      	ldr	r2, [pc, #64]	@ (80059c0 <xPortStartScheduler+0x19c>)
 800597e:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8005982:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8005984:	f7ff ff38 	bl	80057f8 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8005988:	f7fe ffce 	bl	8004928 <vTaskSwitchContext>
    prvTaskExitError();
 800598c:	f7ff feec 	bl	8005768 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8005990:	2300      	movs	r3, #0
}
 8005992:	4618      	mov	r0, r3
 8005994:	3728      	adds	r7, #40	@ 0x28
 8005996:	46bd      	mov	sp, r7
 8005998:	bd80      	pop	{r7, pc}
 800599a:	bf00      	nop
 800599c:	e000ed08 	.word	0xe000ed08
 80059a0:	080057d1 	.word	0x080057d1
 80059a4:	08005a91 	.word	0x08005a91
 80059a8:	e000e400 	.word	0xe000e400
 80059ac:	20000434 	.word	0x20000434
 80059b0:	20000438 	.word	0x20000438
 80059b4:	e000ed20 	.word	0xe000ed20
 80059b8:	e000ed1c 	.word	0xe000ed1c
 80059bc:	20000010 	.word	0x20000010
 80059c0:	e000ef34 	.word	0xe000ef34

080059c4 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80059c4:	b480      	push	{r7}
 80059c6:	b083      	sub	sp, #12
 80059c8:	af00      	add	r7, sp, #0
    __asm volatile
 80059ca:	f04f 0340 	mov.w	r3, #64	@ 0x40
 80059ce:	b672      	cpsid	i
 80059d0:	f383 8811 	msr	BASEPRI, r3
 80059d4:	f3bf 8f6f 	isb	sy
 80059d8:	f3bf 8f4f 	dsb	sy
 80059dc:	b662      	cpsie	i
 80059de:	607b      	str	r3, [r7, #4]
}
 80059e0:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 80059e2:	4b11      	ldr	r3, [pc, #68]	@ (8005a28 <vPortEnterCritical+0x64>)
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	3301      	adds	r3, #1
 80059e8:	4a0f      	ldr	r2, [pc, #60]	@ (8005a28 <vPortEnterCritical+0x64>)
 80059ea:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 80059ec:	4b0e      	ldr	r3, [pc, #56]	@ (8005a28 <vPortEnterCritical+0x64>)
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	2b01      	cmp	r3, #1
 80059f2:	d112      	bne.n	8005a1a <vPortEnterCritical+0x56>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80059f4:	4b0d      	ldr	r3, [pc, #52]	@ (8005a2c <vPortEnterCritical+0x68>)
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	b2db      	uxtb	r3, r3
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d00d      	beq.n	8005a1a <vPortEnterCritical+0x56>
    __asm volatile
 80059fe:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8005a02:	b672      	cpsid	i
 8005a04:	f383 8811 	msr	BASEPRI, r3
 8005a08:	f3bf 8f6f 	isb	sy
 8005a0c:	f3bf 8f4f 	dsb	sy
 8005a10:	b662      	cpsie	i
 8005a12:	603b      	str	r3, [r7, #0]
}
 8005a14:	bf00      	nop
 8005a16:	bf00      	nop
 8005a18:	e7fd      	b.n	8005a16 <vPortEnterCritical+0x52>
    }
}
 8005a1a:	bf00      	nop
 8005a1c:	370c      	adds	r7, #12
 8005a1e:	46bd      	mov	sp, r7
 8005a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a24:	4770      	bx	lr
 8005a26:	bf00      	nop
 8005a28:	20000010 	.word	0x20000010
 8005a2c:	e000ed04 	.word	0xe000ed04

08005a30 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005a30:	b480      	push	{r7}
 8005a32:	b083      	sub	sp, #12
 8005a34:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 8005a36:	4b13      	ldr	r3, [pc, #76]	@ (8005a84 <vPortExitCritical+0x54>)
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d10d      	bne.n	8005a5a <vPortExitCritical+0x2a>
    __asm volatile
 8005a3e:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8005a42:	b672      	cpsid	i
 8005a44:	f383 8811 	msr	BASEPRI, r3
 8005a48:	f3bf 8f6f 	isb	sy
 8005a4c:	f3bf 8f4f 	dsb	sy
 8005a50:	b662      	cpsie	i
 8005a52:	607b      	str	r3, [r7, #4]
}
 8005a54:	bf00      	nop
 8005a56:	bf00      	nop
 8005a58:	e7fd      	b.n	8005a56 <vPortExitCritical+0x26>
    uxCriticalNesting--;
 8005a5a:	4b0a      	ldr	r3, [pc, #40]	@ (8005a84 <vPortExitCritical+0x54>)
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	3b01      	subs	r3, #1
 8005a60:	4a08      	ldr	r2, [pc, #32]	@ (8005a84 <vPortExitCritical+0x54>)
 8005a62:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8005a64:	4b07      	ldr	r3, [pc, #28]	@ (8005a84 <vPortExitCritical+0x54>)
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d105      	bne.n	8005a78 <vPortExitCritical+0x48>
 8005a6c:	2300      	movs	r3, #0
 8005a6e:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
    __asm volatile
 8005a70:	683b      	ldr	r3, [r7, #0]
 8005a72:	f383 8811 	msr	BASEPRI, r3
    (
        "   msr basepri, %0 " ::"r" ( ulNewMaskValue ) : "memory"
    );
}
 8005a76:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8005a78:	bf00      	nop
 8005a7a:	370c      	adds	r7, #12
 8005a7c:	46bd      	mov	sp, r7
 8005a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a82:	4770      	bx	lr
 8005a84:	20000010 	.word	0x20000010
	...

08005a90 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8005a90:	f3ef 8009 	mrs	r0, PSP
 8005a94:	f3bf 8f6f 	isb	sy
 8005a98:	4b15      	ldr	r3, [pc, #84]	@ (8005af0 <pxCurrentTCBConst>)
 8005a9a:	681a      	ldr	r2, [r3, #0]
 8005a9c:	f01e 0f10 	tst.w	lr, #16
 8005aa0:	bf08      	it	eq
 8005aa2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005aa6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005aaa:	6010      	str	r0, [r2, #0]
 8005aac:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005ab0:	f04f 0040 	mov.w	r0, #64	@ 0x40
 8005ab4:	b672      	cpsid	i
 8005ab6:	f380 8811 	msr	BASEPRI, r0
 8005aba:	f3bf 8f4f 	dsb	sy
 8005abe:	f3bf 8f6f 	isb	sy
 8005ac2:	b662      	cpsie	i
 8005ac4:	f7fe ff30 	bl	8004928 <vTaskSwitchContext>
 8005ac8:	f04f 0000 	mov.w	r0, #0
 8005acc:	f380 8811 	msr	BASEPRI, r0
 8005ad0:	bc09      	pop	{r0, r3}
 8005ad2:	6819      	ldr	r1, [r3, #0]
 8005ad4:	6808      	ldr	r0, [r1, #0]
 8005ad6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ada:	f01e 0f10 	tst.w	lr, #16
 8005ade:	bf08      	it	eq
 8005ae0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005ae4:	f380 8809 	msr	PSP, r0
 8005ae8:	f3bf 8f6f 	isb	sy
 8005aec:	4770      	bx	lr
 8005aee:	bf00      	nop

08005af0 <pxCurrentTCBConst>:
 8005af0:	200002f4 	.word	0x200002f4
        "                                       \n"
        "   .align 4                            \n"
        "pxCurrentTCBConst: .word pxCurrentTCB  \n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8005af4:	bf00      	nop
 8005af6:	bf00      	nop

08005af8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005af8:	b580      	push	{r7, lr}
 8005afa:	b082      	sub	sp, #8
 8005afc:	af00      	add	r7, sp, #0
    __asm volatile
 8005afe:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8005b02:	b672      	cpsid	i
 8005b04:	f383 8811 	msr	BASEPRI, r3
 8005b08:	f3bf 8f6f 	isb	sy
 8005b0c:	f3bf 8f4f 	dsb	sy
 8005b10:	b662      	cpsie	i
 8005b12:	607b      	str	r3, [r7, #4]
}
 8005b14:	bf00      	nop
     * known. */
    portDISABLE_INTERRUPTS();
    traceISR_ENTER();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8005b16:	f7fe fdeb 	bl	80046f0 <xTaskIncrementTick>
 8005b1a:	4603      	mov	r3, r0
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d003      	beq.n	8005b28 <SysTick_Handler+0x30>
        {
            traceISR_EXIT_TO_SCHEDULER();

            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8005b20:	4b06      	ldr	r3, [pc, #24]	@ (8005b3c <SysTick_Handler+0x44>)
 8005b22:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005b26:	601a      	str	r2, [r3, #0]
 8005b28:	2300      	movs	r3, #0
 8005b2a:	603b      	str	r3, [r7, #0]
    __asm volatile
 8005b2c:	683b      	ldr	r3, [r7, #0]
 8005b2e:	f383 8811 	msr	BASEPRI, r3
}
 8005b32:	bf00      	nop
        {
            traceISR_EXIT();
        }
    }
    portENABLE_INTERRUPTS();
}
 8005b34:	bf00      	nop
 8005b36:	3708      	adds	r7, #8
 8005b38:	46bd      	mov	sp, r7
 8005b3a:	bd80      	pop	{r7, pc}
 8005b3c:	e000ed04 	.word	0xe000ed04

08005b40 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 8005b40:	b480      	push	{r7}
 8005b42:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005b44:	4b0b      	ldr	r3, [pc, #44]	@ (8005b74 <vPortSetupTimerInterrupt+0x34>)
 8005b46:	2200      	movs	r2, #0
 8005b48:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005b4a:	4b0b      	ldr	r3, [pc, #44]	@ (8005b78 <vPortSetupTimerInterrupt+0x38>)
 8005b4c:	2200      	movs	r2, #0
 8005b4e:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8005b50:	4b0a      	ldr	r3, [pc, #40]	@ (8005b7c <vPortSetupTimerInterrupt+0x3c>)
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	4a0a      	ldr	r2, [pc, #40]	@ (8005b80 <vPortSetupTimerInterrupt+0x40>)
 8005b56:	fba2 2303 	umull	r2, r3, r2, r3
 8005b5a:	099b      	lsrs	r3, r3, #6
 8005b5c:	4a09      	ldr	r2, [pc, #36]	@ (8005b84 <vPortSetupTimerInterrupt+0x44>)
 8005b5e:	3b01      	subs	r3, #1
 8005b60:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8005b62:	4b04      	ldr	r3, [pc, #16]	@ (8005b74 <vPortSetupTimerInterrupt+0x34>)
 8005b64:	2207      	movs	r2, #7
 8005b66:	601a      	str	r2, [r3, #0]
}
 8005b68:	bf00      	nop
 8005b6a:	46bd      	mov	sp, r7
 8005b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b70:	4770      	bx	lr
 8005b72:	bf00      	nop
 8005b74:	e000e010 	.word	0xe000e010
 8005b78:	e000e018 	.word	0xe000e018
 8005b7c:	20000000 	.word	0x20000000
 8005b80:	10624dd3 	.word	0x10624dd3
 8005b84:	e000e014 	.word	0xe000e014

08005b88 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8005b88:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8005b98 <vPortEnableVFP+0x10>
 8005b8c:	6801      	ldr	r1, [r0, #0]
 8005b8e:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8005b92:	6001      	str	r1, [r0, #0]
 8005b94:	4770      	bx	lr
 8005b96:	0000      	.short	0x0000
 8005b98:	e000ed88 	.word	0xe000ed88
        "   orr r1, r1, #( 0xf << 20 )  \n" /* Enable CP10 and CP11 coprocessors, then save back. */
        "   str r1, [r0]                \n"
        "   bx r14                      \n"
        "   .ltorg                      \n"
    );
}
 8005b9c:	bf00      	nop
 8005b9e:	bf00      	nop

08005ba0 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = ( size_t ) 0U;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8005ba0:	b580      	push	{r7, lr}
 8005ba2:	b08e      	sub	sp, #56	@ 0x38
 8005ba4:	af00      	add	r7, sp, #0
 8005ba6:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
 8005ba8:	2300      	movs	r3, #0
 8005baa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    size_t xAdditionalRequiredSize;

    if( xWantedSize > 0 )
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d022      	beq.n	8005bf8 <pvPortMalloc+0x58>
    {
        /* The wanted size must be increased so it can contain a BlockLink_t
         * structure in addition to the requested amount of bytes. */
        if( heapADD_WILL_OVERFLOW( xWantedSize, xHeapStructSize ) == 0 )
 8005bb2:	2308      	movs	r3, #8
 8005bb4:	43db      	mvns	r3, r3
 8005bb6:	687a      	ldr	r2, [r7, #4]
 8005bb8:	429a      	cmp	r2, r3
 8005bba:	d81b      	bhi.n	8005bf4 <pvPortMalloc+0x54>
        {
            xWantedSize += xHeapStructSize;
 8005bbc:	2208      	movs	r2, #8
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	4413      	add	r3, r2
 8005bc2:	607b      	str	r3, [r7, #4]

            /* Ensure that blocks are always aligned to the required number
             * of bytes. */
            if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	f003 0307 	and.w	r3, r3, #7
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d014      	beq.n	8005bf8 <pvPortMalloc+0x58>
            {
                /* Byte alignment required. */
                xAdditionalRequiredSize = portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	f003 0307 	and.w	r3, r3, #7
 8005bd4:	f1c3 0308 	rsb	r3, r3, #8
 8005bd8:	62bb      	str	r3, [r7, #40]	@ 0x28

                if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 8005bda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bdc:	43db      	mvns	r3, r3
 8005bde:	687a      	ldr	r2, [r7, #4]
 8005be0:	429a      	cmp	r2, r3
 8005be2:	d804      	bhi.n	8005bee <pvPortMalloc+0x4e>
                {
                    xWantedSize += xAdditionalRequiredSize;
 8005be4:	687a      	ldr	r2, [r7, #4]
 8005be6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005be8:	4413      	add	r3, r2
 8005bea:	607b      	str	r3, [r7, #4]
 8005bec:	e004      	b.n	8005bf8 <pvPortMalloc+0x58>
                }
                else
                {
                    xWantedSize = 0;
 8005bee:	2300      	movs	r3, #0
 8005bf0:	607b      	str	r3, [r7, #4]
 8005bf2:	e001      	b.n	8005bf8 <pvPortMalloc+0x58>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            xWantedSize = 0;
 8005bf4:	2300      	movs	r3, #0
 8005bf6:	607b      	str	r3, [r7, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    vTaskSuspendAll();
 8005bf8:	f7fe fc46 	bl	8004488 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 8005bfc:	4b80      	ldr	r3, [pc, #512]	@ (8005e00 <pvPortMalloc+0x260>)
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d101      	bne.n	8005c08 <pvPortMalloc+0x68>
        {
            prvHeapInit();
 8005c04:	f000 f98a 	bl	8005f1c <prvHeapInit>

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	f2c0 80de 	blt.w	8005dcc <pvPortMalloc+0x22c>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	f000 80da 	beq.w	8005dcc <pvPortMalloc+0x22c>
 8005c18:	4b7a      	ldr	r3, [pc, #488]	@ (8005e04 <pvPortMalloc+0x264>)
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	687a      	ldr	r2, [r7, #4]
 8005c1e:	429a      	cmp	r2, r3
 8005c20:	f200 80d4 	bhi.w	8005dcc <pvPortMalloc+0x22c>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8005c24:	4b78      	ldr	r3, [pc, #480]	@ (8005e08 <pvPortMalloc+0x268>)
 8005c26:	633b      	str	r3, [r7, #48]	@ 0x30
                pxBlock = heapPROTECT_BLOCK_POINTER( xStart.pxNextFreeBlock );
 8005c28:	4b77      	ldr	r3, [pc, #476]	@ (8005e08 <pvPortMalloc+0x268>)
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	637b      	str	r3, [r7, #52]	@ 0x34
                heapVALIDATE_BLOCK_POINTER( pxBlock );
 8005c2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c30:	4a76      	ldr	r2, [pc, #472]	@ (8005e0c <pvPortMalloc+0x26c>)
 8005c32:	4293      	cmp	r3, r2
 8005c34:	d305      	bcc.n	8005c42 <pvPortMalloc+0xa2>
 8005c36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c38:	4a75      	ldr	r2, [pc, #468]	@ (8005e10 <pvPortMalloc+0x270>)
 8005c3a:	4293      	cmp	r3, r2
 8005c3c:	d801      	bhi.n	8005c42 <pvPortMalloc+0xa2>
 8005c3e:	2301      	movs	r3, #1
 8005c40:	e000      	b.n	8005c44 <pvPortMalloc+0xa4>
 8005c42:	2300      	movs	r3, #0
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d12d      	bne.n	8005ca4 <pvPortMalloc+0x104>
    __asm volatile
 8005c48:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8005c4c:	b672      	cpsid	i
 8005c4e:	f383 8811 	msr	BASEPRI, r3
 8005c52:	f3bf 8f6f 	isb	sy
 8005c56:	f3bf 8f4f 	dsb	sy
 8005c5a:	b662      	cpsie	i
 8005c5c:	623b      	str	r3, [r7, #32]
}
 8005c5e:	bf00      	nop
 8005c60:	bf00      	nop
 8005c62:	e7fd      	b.n	8005c60 <pvPortMalloc+0xc0>

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
                {
                    pxPreviousBlock = pxBlock;
 8005c64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c66:	633b      	str	r3, [r7, #48]	@ 0x30
                    pxBlock = heapPROTECT_BLOCK_POINTER( pxBlock->pxNextFreeBlock );
 8005c68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	637b      	str	r3, [r7, #52]	@ 0x34
                    heapVALIDATE_BLOCK_POINTER( pxBlock );
 8005c6e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c70:	4a66      	ldr	r2, [pc, #408]	@ (8005e0c <pvPortMalloc+0x26c>)
 8005c72:	4293      	cmp	r3, r2
 8005c74:	d305      	bcc.n	8005c82 <pvPortMalloc+0xe2>
 8005c76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c78:	4a65      	ldr	r2, [pc, #404]	@ (8005e10 <pvPortMalloc+0x270>)
 8005c7a:	4293      	cmp	r3, r2
 8005c7c:	d801      	bhi.n	8005c82 <pvPortMalloc+0xe2>
 8005c7e:	2301      	movs	r3, #1
 8005c80:	e000      	b.n	8005c84 <pvPortMalloc+0xe4>
 8005c82:	2300      	movs	r3, #0
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d10d      	bne.n	8005ca4 <pvPortMalloc+0x104>
    __asm volatile
 8005c88:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8005c8c:	b672      	cpsid	i
 8005c8e:	f383 8811 	msr	BASEPRI, r3
 8005c92:	f3bf 8f6f 	isb	sy
 8005c96:	f3bf 8f4f 	dsb	sy
 8005c9a:	b662      	cpsie	i
 8005c9c:	61fb      	str	r3, [r7, #28]
}
 8005c9e:	bf00      	nop
 8005ca0:	bf00      	nop
 8005ca2:	e7fd      	b.n	8005ca0 <pvPortMalloc+0x100>
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
 8005ca4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ca6:	685b      	ldr	r3, [r3, #4]
 8005ca8:	687a      	ldr	r2, [r7, #4]
 8005caa:	429a      	cmp	r2, r3
 8005cac:	d903      	bls.n	8005cb6 <pvPortMalloc+0x116>
 8005cae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d1d6      	bne.n	8005c64 <pvPortMalloc+0xc4>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8005cb6:	4b52      	ldr	r3, [pc, #328]	@ (8005e00 <pvPortMalloc+0x260>)
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005cbc:	429a      	cmp	r2, r3
 8005cbe:	f000 8085 	beq.w	8005dcc <pvPortMalloc+0x22c>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxPreviousBlock->pxNextFreeBlock ) ) + xHeapStructSize );
 8005cc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	2208      	movs	r2, #8
 8005cc8:	4413      	add	r3, r2
 8005cca:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    heapVALIDATE_BLOCK_POINTER( pvReturn );
 8005ccc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005cce:	4a4f      	ldr	r2, [pc, #316]	@ (8005e0c <pvPortMalloc+0x26c>)
 8005cd0:	4293      	cmp	r3, r2
 8005cd2:	d305      	bcc.n	8005ce0 <pvPortMalloc+0x140>
 8005cd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005cd6:	4a4e      	ldr	r2, [pc, #312]	@ (8005e10 <pvPortMalloc+0x270>)
 8005cd8:	4293      	cmp	r3, r2
 8005cda:	d801      	bhi.n	8005ce0 <pvPortMalloc+0x140>
 8005cdc:	2301      	movs	r3, #1
 8005cde:	e000      	b.n	8005ce2 <pvPortMalloc+0x142>
 8005ce0:	2300      	movs	r3, #0
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d10d      	bne.n	8005d02 <pvPortMalloc+0x162>
    __asm volatile
 8005ce6:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8005cea:	b672      	cpsid	i
 8005cec:	f383 8811 	msr	BASEPRI, r3
 8005cf0:	f3bf 8f6f 	isb	sy
 8005cf4:	f3bf 8f4f 	dsb	sy
 8005cf8:	b662      	cpsie	i
 8005cfa:	61bb      	str	r3, [r7, #24]
}
 8005cfc:	bf00      	nop
 8005cfe:	bf00      	nop
 8005d00:	e7fd      	b.n	8005cfe <pvPortMalloc+0x15e>

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005d02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d04:	681a      	ldr	r2, [r3, #0]
 8005d06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d08:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    configASSERT( heapSUBTRACT_WILL_UNDERFLOW( pxBlock->xBlockSize, xWantedSize ) == 0 );
 8005d0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d0c:	685b      	ldr	r3, [r3, #4]
 8005d0e:	687a      	ldr	r2, [r7, #4]
 8005d10:	429a      	cmp	r2, r3
 8005d12:	d90d      	bls.n	8005d30 <pvPortMalloc+0x190>
    __asm volatile
 8005d14:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8005d18:	b672      	cpsid	i
 8005d1a:	f383 8811 	msr	BASEPRI, r3
 8005d1e:	f3bf 8f6f 	isb	sy
 8005d22:	f3bf 8f4f 	dsb	sy
 8005d26:	b662      	cpsie	i
 8005d28:	617b      	str	r3, [r7, #20]
}
 8005d2a:	bf00      	nop
 8005d2c:	bf00      	nop
 8005d2e:	e7fd      	b.n	8005d2c <pvPortMalloc+0x18c>

                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005d30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d32:	685a      	ldr	r2, [r3, #4]
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	1ad2      	subs	r2, r2, r3
 8005d38:	2308      	movs	r3, #8
 8005d3a:	005b      	lsls	r3, r3, #1
 8005d3c:	429a      	cmp	r2, r3
 8005d3e:	d926      	bls.n	8005d8e <pvPortMalloc+0x1ee>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005d40:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	4413      	add	r3, r2
 8005d46:	627b      	str	r3, [r7, #36]	@ 0x24
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005d48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d4a:	f003 0307 	and.w	r3, r3, #7
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d00d      	beq.n	8005d6e <pvPortMalloc+0x1ce>
    __asm volatile
 8005d52:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8005d56:	b672      	cpsid	i
 8005d58:	f383 8811 	msr	BASEPRI, r3
 8005d5c:	f3bf 8f6f 	isb	sy
 8005d60:	f3bf 8f4f 	dsb	sy
 8005d64:	b662      	cpsie	i
 8005d66:	613b      	str	r3, [r7, #16]
}
 8005d68:	bf00      	nop
 8005d6a:	bf00      	nop
 8005d6c:	e7fd      	b.n	8005d6a <pvPortMalloc+0x1ca>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005d6e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d70:	685a      	ldr	r2, [r3, #4]
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	1ad2      	subs	r2, r2, r3
 8005d76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d78:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8005d7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d7c:	687a      	ldr	r2, [r7, #4]
 8005d7e:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        pxNewBlockLink->pxNextFreeBlock = pxPreviousBlock->pxNextFreeBlock;
 8005d80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d82:	681a      	ldr	r2, [r3, #0]
 8005d84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d86:	601a      	str	r2, [r3, #0]
                        pxPreviousBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxNewBlockLink );
 8005d88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d8a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d8c:	601a      	str	r2, [r3, #0]
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005d8e:	4b1d      	ldr	r3, [pc, #116]	@ (8005e04 <pvPortMalloc+0x264>)
 8005d90:	681a      	ldr	r2, [r3, #0]
 8005d92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d94:	685b      	ldr	r3, [r3, #4]
 8005d96:	1ad3      	subs	r3, r2, r3
 8005d98:	4a1a      	ldr	r2, [pc, #104]	@ (8005e04 <pvPortMalloc+0x264>)
 8005d9a:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005d9c:	4b19      	ldr	r3, [pc, #100]	@ (8005e04 <pvPortMalloc+0x264>)
 8005d9e:	681a      	ldr	r2, [r3, #0]
 8005da0:	4b1c      	ldr	r3, [pc, #112]	@ (8005e14 <pvPortMalloc+0x274>)
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	429a      	cmp	r2, r3
 8005da6:	d203      	bcs.n	8005db0 <pvPortMalloc+0x210>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005da8:	4b16      	ldr	r3, [pc, #88]	@ (8005e04 <pvPortMalloc+0x264>)
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	4a19      	ldr	r2, [pc, #100]	@ (8005e14 <pvPortMalloc+0x274>)
 8005dae:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 8005db0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005db2:	685b      	ldr	r3, [r3, #4]
 8005db4:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8005db8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005dba:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8005dbc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005dbe:	2200      	movs	r2, #0
 8005dc0:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8005dc2:	4b15      	ldr	r3, [pc, #84]	@ (8005e18 <pvPortMalloc+0x278>)
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	3301      	adds	r3, #1
 8005dc8:	4a13      	ldr	r2, [pc, #76]	@ (8005e18 <pvPortMalloc+0x278>)
 8005dca:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8005dcc:	f7fe fb6a 	bl	80044a4 <xTaskResumeAll>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005dd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005dd2:	f003 0307 	and.w	r3, r3, #7
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d00d      	beq.n	8005df6 <pvPortMalloc+0x256>
    __asm volatile
 8005dda:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8005dde:	b672      	cpsid	i
 8005de0:	f383 8811 	msr	BASEPRI, r3
 8005de4:	f3bf 8f6f 	isb	sy
 8005de8:	f3bf 8f4f 	dsb	sy
 8005dec:	b662      	cpsie	i
 8005dee:	60fb      	str	r3, [r7, #12]
}
 8005df0:	bf00      	nop
 8005df2:	bf00      	nop
 8005df4:	e7fd      	b.n	8005df2 <pvPortMalloc+0x252>
    return pvReturn;
 8005df6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8005df8:	4618      	mov	r0, r3
 8005dfa:	3738      	adds	r7, #56	@ 0x38
 8005dfc:	46bd      	mov	sp, r7
 8005dfe:	bd80      	pop	{r7, pc}
 8005e00:	2000bc44 	.word	0x2000bc44
 8005e04:	2000bc48 	.word	0x2000bc48
 8005e08:	2000bc3c 	.word	0x2000bc3c
 8005e0c:	2000043c 	.word	0x2000043c
 8005e10:	2000bc3b 	.word	0x2000bc3b
 8005e14:	2000bc4c 	.word	0x2000bc4c
 8005e18:	2000bc50 	.word	0x2000bc50

08005e1c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8005e1c:	b580      	push	{r7, lr}
 8005e1e:	b088      	sub	sp, #32
 8005e20:	af00      	add	r7, sp, #0
 8005e22:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	61fb      	str	r3, [r7, #28]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d06a      	beq.n	8005f04 <vPortFree+0xe8>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8005e2e:	2308      	movs	r3, #8
 8005e30:	425b      	negs	r3, r3
 8005e32:	69fa      	ldr	r2, [r7, #28]
 8005e34:	4413      	add	r3, r2
 8005e36:	61fb      	str	r3, [r7, #28]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8005e38:	69fb      	ldr	r3, [r7, #28]
 8005e3a:	61bb      	str	r3, [r7, #24]

        heapVALIDATE_BLOCK_POINTER( pxLink );
 8005e3c:	69bb      	ldr	r3, [r7, #24]
 8005e3e:	4a33      	ldr	r2, [pc, #204]	@ (8005f0c <vPortFree+0xf0>)
 8005e40:	4293      	cmp	r3, r2
 8005e42:	d305      	bcc.n	8005e50 <vPortFree+0x34>
 8005e44:	69bb      	ldr	r3, [r7, #24]
 8005e46:	4a32      	ldr	r2, [pc, #200]	@ (8005f10 <vPortFree+0xf4>)
 8005e48:	4293      	cmp	r3, r2
 8005e4a:	d801      	bhi.n	8005e50 <vPortFree+0x34>
 8005e4c:	2301      	movs	r3, #1
 8005e4e:	e000      	b.n	8005e52 <vPortFree+0x36>
 8005e50:	2300      	movs	r3, #0
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d10d      	bne.n	8005e72 <vPortFree+0x56>
    __asm volatile
 8005e56:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8005e5a:	b672      	cpsid	i
 8005e5c:	f383 8811 	msr	BASEPRI, r3
 8005e60:	f3bf 8f6f 	isb	sy
 8005e64:	f3bf 8f4f 	dsb	sy
 8005e68:	b662      	cpsie	i
 8005e6a:	617b      	str	r3, [r7, #20]
}
 8005e6c:	bf00      	nop
 8005e6e:	bf00      	nop
 8005e70:	e7fd      	b.n	8005e6e <vPortFree+0x52>
        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
 8005e72:	69bb      	ldr	r3, [r7, #24]
 8005e74:	685b      	ldr	r3, [r3, #4]
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	db0d      	blt.n	8005e96 <vPortFree+0x7a>
    __asm volatile
 8005e7a:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8005e7e:	b672      	cpsid	i
 8005e80:	f383 8811 	msr	BASEPRI, r3
 8005e84:	f3bf 8f6f 	isb	sy
 8005e88:	f3bf 8f4f 	dsb	sy
 8005e8c:	b662      	cpsie	i
 8005e8e:	613b      	str	r3, [r7, #16]
}
 8005e90:	bf00      	nop
 8005e92:	bf00      	nop
 8005e94:	e7fd      	b.n	8005e92 <vPortFree+0x76>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005e96:	69bb      	ldr	r3, [r7, #24]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d00d      	beq.n	8005eba <vPortFree+0x9e>
    __asm volatile
 8005e9e:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8005ea2:	b672      	cpsid	i
 8005ea4:	f383 8811 	msr	BASEPRI, r3
 8005ea8:	f3bf 8f6f 	isb	sy
 8005eac:	f3bf 8f4f 	dsb	sy
 8005eb0:	b662      	cpsie	i
 8005eb2:	60fb      	str	r3, [r7, #12]
}
 8005eb4:	bf00      	nop
 8005eb6:	bf00      	nop
 8005eb8:	e7fd      	b.n	8005eb6 <vPortFree+0x9a>

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 8005eba:	69bb      	ldr	r3, [r7, #24]
 8005ebc:	685b      	ldr	r3, [r3, #4]
 8005ebe:	0fdb      	lsrs	r3, r3, #31
 8005ec0:	f003 0301 	and.w	r3, r3, #1
 8005ec4:	b2db      	uxtb	r3, r3
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d01c      	beq.n	8005f04 <vPortFree+0xe8>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 8005eca:	69bb      	ldr	r3, [r7, #24]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d118      	bne.n	8005f04 <vPortFree+0xe8>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 8005ed2:	69bb      	ldr	r3, [r7, #24]
 8005ed4:	685b      	ldr	r3, [r3, #4]
 8005ed6:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005eda:	69bb      	ldr	r3, [r7, #24]
 8005edc:	605a      	str	r2, [r3, #4]
                        ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
                    }
                }
                #endif

                vTaskSuspendAll();
 8005ede:	f7fe fad3 	bl	8004488 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8005ee2:	69bb      	ldr	r3, [r7, #24]
 8005ee4:	685a      	ldr	r2, [r3, #4]
 8005ee6:	4b0b      	ldr	r3, [pc, #44]	@ (8005f14 <vPortFree+0xf8>)
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	4413      	add	r3, r2
 8005eec:	4a09      	ldr	r2, [pc, #36]	@ (8005f14 <vPortFree+0xf8>)
 8005eee:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005ef0:	69b8      	ldr	r0, [r7, #24]
 8005ef2:	f000 f86d 	bl	8005fd0 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8005ef6:	4b08      	ldr	r3, [pc, #32]	@ (8005f18 <vPortFree+0xfc>)
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	3301      	adds	r3, #1
 8005efc:	4a06      	ldr	r2, [pc, #24]	@ (8005f18 <vPortFree+0xfc>)
 8005efe:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8005f00:	f7fe fad0 	bl	80044a4 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8005f04:	bf00      	nop
 8005f06:	3720      	adds	r7, #32
 8005f08:	46bd      	mov	sp, r7
 8005f0a:	bd80      	pop	{r7, pc}
 8005f0c:	2000043c 	.word	0x2000043c
 8005f10:	2000bc3b 	.word	0x2000bc3b
 8005f14:	2000bc48 	.word	0x2000bc48
 8005f18:	2000bc54 	.word	0x2000bc54

08005f1c <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8005f1c:	b480      	push	{r7}
 8005f1e:	b085      	sub	sp, #20
 8005f20:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    portPOINTER_SIZE_TYPE uxStartAddress, uxEndAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005f22:	f44f 4338 	mov.w	r3, #47104	@ 0xb800
 8005f26:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxStartAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 8005f28:	4b24      	ldr	r3, [pc, #144]	@ (8005fbc <prvHeapInit+0xa0>)
 8005f2a:	60fb      	str	r3, [r7, #12]

    if( ( uxStartAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	f003 0307 	and.w	r3, r3, #7
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d00c      	beq.n	8005f50 <prvHeapInit+0x34>
    {
        uxStartAddress += ( portBYTE_ALIGNMENT - 1 );
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	3307      	adds	r3, #7
 8005f3a:	60fb      	str	r3, [r7, #12]
        uxStartAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	f023 0307 	bic.w	r3, r3, #7
 8005f42:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= ( size_t ) ( uxStartAddress - ( portPOINTER_SIZE_TYPE ) ucHeap );
 8005f44:	68ba      	ldr	r2, [r7, #8]
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	1ad3      	subs	r3, r2, r3
 8005f4a:	4a1c      	ldr	r2, [pc, #112]	@ (8005fbc <prvHeapInit+0xa0>)
 8005f4c:	4413      	add	r3, r2
 8005f4e:	60bb      	str	r3, [r7, #8]
    }
    #endif

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) heapPROTECT_BLOCK_POINTER( uxStartAddress );
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	4a1b      	ldr	r2, [pc, #108]	@ (8005fc0 <prvHeapInit+0xa4>)
 8005f54:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 8005f56:	4b1a      	ldr	r3, [pc, #104]	@ (8005fc0 <prvHeapInit+0xa4>)
 8005f58:	2200      	movs	r2, #0
 8005f5a:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxEndAddress = uxStartAddress + ( portPOINTER_SIZE_TYPE ) xTotalHeapSize;
 8005f5c:	68fa      	ldr	r2, [r7, #12]
 8005f5e:	68bb      	ldr	r3, [r7, #8]
 8005f60:	4413      	add	r3, r2
 8005f62:	607b      	str	r3, [r7, #4]
    uxEndAddress -= ( portPOINTER_SIZE_TYPE ) xHeapStructSize;
 8005f64:	2208      	movs	r2, #8
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	1a9b      	subs	r3, r3, r2
 8005f6a:	607b      	str	r3, [r7, #4]
    uxEndAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	f023 0307 	bic.w	r3, r3, #7
 8005f72:	607b      	str	r3, [r7, #4]
    pxEnd = ( BlockLink_t * ) uxEndAddress;
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	4a13      	ldr	r2, [pc, #76]	@ (8005fc4 <prvHeapInit+0xa8>)
 8005f78:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 8005f7a:	4b12      	ldr	r3, [pc, #72]	@ (8005fc4 <prvHeapInit+0xa8>)
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	2200      	movs	r2, #0
 8005f80:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( NULL );
 8005f82:	4b10      	ldr	r3, [pc, #64]	@ (8005fc4 <prvHeapInit+0xa8>)
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	2200      	movs	r2, #0
 8005f88:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) uxStartAddress;
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxEndAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 8005f8e:	683b      	ldr	r3, [r7, #0]
 8005f90:	687a      	ldr	r2, [r7, #4]
 8005f92:	1ad2      	subs	r2, r2, r3
 8005f94:	683b      	ldr	r3, [r7, #0]
 8005f96:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );
 8005f98:	4b0a      	ldr	r3, [pc, #40]	@ (8005fc4 <prvHeapInit+0xa8>)
 8005f9a:	681a      	ldr	r2, [r3, #0]
 8005f9c:	683b      	ldr	r3, [r7, #0]
 8005f9e:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005fa0:	683b      	ldr	r3, [r7, #0]
 8005fa2:	685b      	ldr	r3, [r3, #4]
 8005fa4:	4a08      	ldr	r2, [pc, #32]	@ (8005fc8 <prvHeapInit+0xac>)
 8005fa6:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005fa8:	683b      	ldr	r3, [r7, #0]
 8005faa:	685b      	ldr	r3, [r3, #4]
 8005fac:	4a07      	ldr	r2, [pc, #28]	@ (8005fcc <prvHeapInit+0xb0>)
 8005fae:	6013      	str	r3, [r2, #0]
}
 8005fb0:	bf00      	nop
 8005fb2:	3714      	adds	r7, #20
 8005fb4:	46bd      	mov	sp, r7
 8005fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fba:	4770      	bx	lr
 8005fbc:	2000043c 	.word	0x2000043c
 8005fc0:	2000bc3c 	.word	0x2000bc3c
 8005fc4:	2000bc44 	.word	0x2000bc44
 8005fc8:	2000bc4c 	.word	0x2000bc4c
 8005fcc:	2000bc48 	.word	0x2000bc48

08005fd0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8005fd0:	b480      	push	{r7}
 8005fd2:	b087      	sub	sp, #28
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) < pxBlockToInsert; pxIterator = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 8005fd8:	4b37      	ldr	r3, [pc, #220]	@ (80060b8 <prvInsertBlockIntoFreeList+0xe8>)
 8005fda:	617b      	str	r3, [r7, #20]
 8005fdc:	e002      	b.n	8005fe4 <prvInsertBlockIntoFreeList+0x14>
 8005fde:	697b      	ldr	r3, [r7, #20]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	617b      	str	r3, [r7, #20]
 8005fe4:	697b      	ldr	r3, [r7, #20]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	687a      	ldr	r2, [r7, #4]
 8005fea:	429a      	cmp	r2, r3
 8005fec:	d8f7      	bhi.n	8005fde <prvInsertBlockIntoFreeList+0xe>
    {
        /* Nothing to do here, just iterate to the right position. */
    }

    if( pxIterator != &xStart )
 8005fee:	697b      	ldr	r3, [r7, #20]
 8005ff0:	4a31      	ldr	r2, [pc, #196]	@ (80060b8 <prvInsertBlockIntoFreeList+0xe8>)
 8005ff2:	4293      	cmp	r3, r2
 8005ff4:	d01a      	beq.n	800602c <prvInsertBlockIntoFreeList+0x5c>
    {
        heapVALIDATE_BLOCK_POINTER( pxIterator );
 8005ff6:	697b      	ldr	r3, [r7, #20]
 8005ff8:	4a30      	ldr	r2, [pc, #192]	@ (80060bc <prvInsertBlockIntoFreeList+0xec>)
 8005ffa:	4293      	cmp	r3, r2
 8005ffc:	d305      	bcc.n	800600a <prvInsertBlockIntoFreeList+0x3a>
 8005ffe:	697b      	ldr	r3, [r7, #20]
 8006000:	4a2f      	ldr	r2, [pc, #188]	@ (80060c0 <prvInsertBlockIntoFreeList+0xf0>)
 8006002:	4293      	cmp	r3, r2
 8006004:	d801      	bhi.n	800600a <prvInsertBlockIntoFreeList+0x3a>
 8006006:	2301      	movs	r3, #1
 8006008:	e000      	b.n	800600c <prvInsertBlockIntoFreeList+0x3c>
 800600a:	2300      	movs	r3, #0
 800600c:	2b00      	cmp	r3, #0
 800600e:	d10d      	bne.n	800602c <prvInsertBlockIntoFreeList+0x5c>
    __asm volatile
 8006010:	f04f 0340 	mov.w	r3, #64	@ 0x40
 8006014:	b672      	cpsid	i
 8006016:	f383 8811 	msr	BASEPRI, r3
 800601a:	f3bf 8f6f 	isb	sy
 800601e:	f3bf 8f4f 	dsb	sy
 8006022:	b662      	cpsie	i
 8006024:	60fb      	str	r3, [r7, #12]
}
 8006026:	bf00      	nop
 8006028:	bf00      	nop
 800602a:	e7fd      	b.n	8006028 <prvInsertBlockIntoFreeList+0x58>
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 800602c:	697b      	ldr	r3, [r7, #20]
 800602e:	613b      	str	r3, [r7, #16]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006030:	697b      	ldr	r3, [r7, #20]
 8006032:	685b      	ldr	r3, [r3, #4]
 8006034:	693a      	ldr	r2, [r7, #16]
 8006036:	4413      	add	r3, r2
 8006038:	687a      	ldr	r2, [r7, #4]
 800603a:	429a      	cmp	r2, r3
 800603c:	d108      	bne.n	8006050 <prvInsertBlockIntoFreeList+0x80>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800603e:	697b      	ldr	r3, [r7, #20]
 8006040:	685a      	ldr	r2, [r3, #4]
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	685b      	ldr	r3, [r3, #4]
 8006046:	441a      	add	r2, r3
 8006048:	697b      	ldr	r3, [r7, #20]
 800604a:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 800604c:	697b      	ldr	r3, [r7, #20]
 800604e:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	613b      	str	r3, [r7, #16]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	685b      	ldr	r3, [r3, #4]
 8006058:	693a      	ldr	r2, [r7, #16]
 800605a:	441a      	add	r2, r3
 800605c:	697b      	ldr	r3, [r7, #20]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	429a      	cmp	r2, r3
 8006062:	d118      	bne.n	8006096 <prvInsertBlockIntoFreeList+0xc6>
    {
        if( heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) != pxEnd )
 8006064:	697b      	ldr	r3, [r7, #20]
 8006066:	681a      	ldr	r2, [r3, #0]
 8006068:	4b16      	ldr	r3, [pc, #88]	@ (80060c4 <prvInsertBlockIntoFreeList+0xf4>)
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	429a      	cmp	r2, r3
 800606e:	d00d      	beq.n	800608c <prvInsertBlockIntoFreeList+0xbc>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->xBlockSize;
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	685a      	ldr	r2, [r3, #4]
 8006074:	697b      	ldr	r3, [r7, #20]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	685b      	ldr	r3, [r3, #4]
 800607a:	441a      	add	r2, r3
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->pxNextFreeBlock;
 8006080:	697b      	ldr	r3, [r7, #20]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	681a      	ldr	r2, [r3, #0]
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	601a      	str	r2, [r3, #0]
 800608a:	e008      	b.n	800609e <prvInsertBlockIntoFreeList+0xce>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );
 800608c:	4b0d      	ldr	r3, [pc, #52]	@ (80060c4 <prvInsertBlockIntoFreeList+0xf4>)
 800608e:	681a      	ldr	r2, [r3, #0]
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	601a      	str	r2, [r3, #0]
 8006094:	e003      	b.n	800609e <prvInsertBlockIntoFreeList+0xce>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006096:	697b      	ldr	r3, [r7, #20]
 8006098:	681a      	ldr	r2, [r3, #0]
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 800609e:	697a      	ldr	r2, [r7, #20]
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	429a      	cmp	r2, r3
 80060a4:	d002      	beq.n	80060ac <prvInsertBlockIntoFreeList+0xdc>
    {
        pxIterator->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxBlockToInsert );
 80060a6:	697b      	ldr	r3, [r7, #20]
 80060a8:	687a      	ldr	r2, [r7, #4]
 80060aa:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80060ac:	bf00      	nop
 80060ae:	371c      	adds	r7, #28
 80060b0:	46bd      	mov	sp, r7
 80060b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060b6:	4770      	bx	lr
 80060b8:	2000bc3c 	.word	0x2000bc3c
 80060bc:	2000043c 	.word	0x2000043c
 80060c0:	2000bc3b 	.word	0x2000bc3b
 80060c4:	2000bc44 	.word	0x2000bc44

080060c8 <srand>:
 80060c8:	b538      	push	{r3, r4, r5, lr}
 80060ca:	4b10      	ldr	r3, [pc, #64]	@ (800610c <srand+0x44>)
 80060cc:	681d      	ldr	r5, [r3, #0]
 80060ce:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80060d0:	4604      	mov	r4, r0
 80060d2:	b9b3      	cbnz	r3, 8006102 <srand+0x3a>
 80060d4:	2018      	movs	r0, #24
 80060d6:	f000 fa7b 	bl	80065d0 <malloc>
 80060da:	4602      	mov	r2, r0
 80060dc:	6328      	str	r0, [r5, #48]	@ 0x30
 80060de:	b920      	cbnz	r0, 80060ea <srand+0x22>
 80060e0:	4b0b      	ldr	r3, [pc, #44]	@ (8006110 <srand+0x48>)
 80060e2:	480c      	ldr	r0, [pc, #48]	@ (8006114 <srand+0x4c>)
 80060e4:	2146      	movs	r1, #70	@ 0x46
 80060e6:	f000 fa0b 	bl	8006500 <__assert_func>
 80060ea:	490b      	ldr	r1, [pc, #44]	@ (8006118 <srand+0x50>)
 80060ec:	4b0b      	ldr	r3, [pc, #44]	@ (800611c <srand+0x54>)
 80060ee:	e9c0 1300 	strd	r1, r3, [r0]
 80060f2:	4b0b      	ldr	r3, [pc, #44]	@ (8006120 <srand+0x58>)
 80060f4:	6083      	str	r3, [r0, #8]
 80060f6:	230b      	movs	r3, #11
 80060f8:	8183      	strh	r3, [r0, #12]
 80060fa:	2100      	movs	r1, #0
 80060fc:	2001      	movs	r0, #1
 80060fe:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8006102:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8006104:	2200      	movs	r2, #0
 8006106:	611c      	str	r4, [r3, #16]
 8006108:	615a      	str	r2, [r3, #20]
 800610a:	bd38      	pop	{r3, r4, r5, pc}
 800610c:	20000020 	.word	0x20000020
 8006110:	0800758c 	.word	0x0800758c
 8006114:	080075a3 	.word	0x080075a3
 8006118:	abcd330e 	.word	0xabcd330e
 800611c:	e66d1234 	.word	0xe66d1234
 8006120:	0005deec 	.word	0x0005deec

08006124 <rand>:
 8006124:	4b16      	ldr	r3, [pc, #88]	@ (8006180 <rand+0x5c>)
 8006126:	b510      	push	{r4, lr}
 8006128:	681c      	ldr	r4, [r3, #0]
 800612a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800612c:	b9b3      	cbnz	r3, 800615c <rand+0x38>
 800612e:	2018      	movs	r0, #24
 8006130:	f000 fa4e 	bl	80065d0 <malloc>
 8006134:	4602      	mov	r2, r0
 8006136:	6320      	str	r0, [r4, #48]	@ 0x30
 8006138:	b920      	cbnz	r0, 8006144 <rand+0x20>
 800613a:	4b12      	ldr	r3, [pc, #72]	@ (8006184 <rand+0x60>)
 800613c:	4812      	ldr	r0, [pc, #72]	@ (8006188 <rand+0x64>)
 800613e:	2152      	movs	r1, #82	@ 0x52
 8006140:	f000 f9de 	bl	8006500 <__assert_func>
 8006144:	4911      	ldr	r1, [pc, #68]	@ (800618c <rand+0x68>)
 8006146:	4b12      	ldr	r3, [pc, #72]	@ (8006190 <rand+0x6c>)
 8006148:	e9c0 1300 	strd	r1, r3, [r0]
 800614c:	4b11      	ldr	r3, [pc, #68]	@ (8006194 <rand+0x70>)
 800614e:	6083      	str	r3, [r0, #8]
 8006150:	230b      	movs	r3, #11
 8006152:	8183      	strh	r3, [r0, #12]
 8006154:	2100      	movs	r1, #0
 8006156:	2001      	movs	r0, #1
 8006158:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800615c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800615e:	480e      	ldr	r0, [pc, #56]	@ (8006198 <rand+0x74>)
 8006160:	690b      	ldr	r3, [r1, #16]
 8006162:	694c      	ldr	r4, [r1, #20]
 8006164:	4a0d      	ldr	r2, [pc, #52]	@ (800619c <rand+0x78>)
 8006166:	4358      	muls	r0, r3
 8006168:	fb02 0004 	mla	r0, r2, r4, r0
 800616c:	fba3 3202 	umull	r3, r2, r3, r2
 8006170:	3301      	adds	r3, #1
 8006172:	eb40 0002 	adc.w	r0, r0, r2
 8006176:	e9c1 3004 	strd	r3, r0, [r1, #16]
 800617a:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800617e:	bd10      	pop	{r4, pc}
 8006180:	20000020 	.word	0x20000020
 8006184:	0800758c 	.word	0x0800758c
 8006188:	080075a3 	.word	0x080075a3
 800618c:	abcd330e 	.word	0xabcd330e
 8006190:	e66d1234 	.word	0xe66d1234
 8006194:	0005deec 	.word	0x0005deec
 8006198:	5851f42d 	.word	0x5851f42d
 800619c:	4c957f2d 	.word	0x4c957f2d

080061a0 <std>:
 80061a0:	2300      	movs	r3, #0
 80061a2:	b510      	push	{r4, lr}
 80061a4:	4604      	mov	r4, r0
 80061a6:	e9c0 3300 	strd	r3, r3, [r0]
 80061aa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80061ae:	6083      	str	r3, [r0, #8]
 80061b0:	8181      	strh	r1, [r0, #12]
 80061b2:	6643      	str	r3, [r0, #100]	@ 0x64
 80061b4:	81c2      	strh	r2, [r0, #14]
 80061b6:	6183      	str	r3, [r0, #24]
 80061b8:	4619      	mov	r1, r3
 80061ba:	2208      	movs	r2, #8
 80061bc:	305c      	adds	r0, #92	@ 0x5c
 80061be:	f000 f914 	bl	80063ea <memset>
 80061c2:	4b0d      	ldr	r3, [pc, #52]	@ (80061f8 <std+0x58>)
 80061c4:	6263      	str	r3, [r4, #36]	@ 0x24
 80061c6:	4b0d      	ldr	r3, [pc, #52]	@ (80061fc <std+0x5c>)
 80061c8:	62a3      	str	r3, [r4, #40]	@ 0x28
 80061ca:	4b0d      	ldr	r3, [pc, #52]	@ (8006200 <std+0x60>)
 80061cc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80061ce:	4b0d      	ldr	r3, [pc, #52]	@ (8006204 <std+0x64>)
 80061d0:	6323      	str	r3, [r4, #48]	@ 0x30
 80061d2:	4b0d      	ldr	r3, [pc, #52]	@ (8006208 <std+0x68>)
 80061d4:	6224      	str	r4, [r4, #32]
 80061d6:	429c      	cmp	r4, r3
 80061d8:	d006      	beq.n	80061e8 <std+0x48>
 80061da:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80061de:	4294      	cmp	r4, r2
 80061e0:	d002      	beq.n	80061e8 <std+0x48>
 80061e2:	33d0      	adds	r3, #208	@ 0xd0
 80061e4:	429c      	cmp	r4, r3
 80061e6:	d105      	bne.n	80061f4 <std+0x54>
 80061e8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80061ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80061f0:	f000 b974 	b.w	80064dc <__retarget_lock_init_recursive>
 80061f4:	bd10      	pop	{r4, pc}
 80061f6:	bf00      	nop
 80061f8:	08006365 	.word	0x08006365
 80061fc:	08006387 	.word	0x08006387
 8006200:	080063bf 	.word	0x080063bf
 8006204:	080063e3 	.word	0x080063e3
 8006208:	2000bc58 	.word	0x2000bc58

0800620c <stdio_exit_handler>:
 800620c:	4a02      	ldr	r2, [pc, #8]	@ (8006218 <stdio_exit_handler+0xc>)
 800620e:	4903      	ldr	r1, [pc, #12]	@ (800621c <stdio_exit_handler+0x10>)
 8006210:	4803      	ldr	r0, [pc, #12]	@ (8006220 <stdio_exit_handler+0x14>)
 8006212:	f000 b869 	b.w	80062e8 <_fwalk_sglue>
 8006216:	bf00      	nop
 8006218:	20000014 	.word	0x20000014
 800621c:	08006e11 	.word	0x08006e11
 8006220:	20000024 	.word	0x20000024

08006224 <cleanup_stdio>:
 8006224:	6841      	ldr	r1, [r0, #4]
 8006226:	4b0c      	ldr	r3, [pc, #48]	@ (8006258 <cleanup_stdio+0x34>)
 8006228:	4299      	cmp	r1, r3
 800622a:	b510      	push	{r4, lr}
 800622c:	4604      	mov	r4, r0
 800622e:	d001      	beq.n	8006234 <cleanup_stdio+0x10>
 8006230:	f000 fdee 	bl	8006e10 <_fflush_r>
 8006234:	68a1      	ldr	r1, [r4, #8]
 8006236:	4b09      	ldr	r3, [pc, #36]	@ (800625c <cleanup_stdio+0x38>)
 8006238:	4299      	cmp	r1, r3
 800623a:	d002      	beq.n	8006242 <cleanup_stdio+0x1e>
 800623c:	4620      	mov	r0, r4
 800623e:	f000 fde7 	bl	8006e10 <_fflush_r>
 8006242:	68e1      	ldr	r1, [r4, #12]
 8006244:	4b06      	ldr	r3, [pc, #24]	@ (8006260 <cleanup_stdio+0x3c>)
 8006246:	4299      	cmp	r1, r3
 8006248:	d004      	beq.n	8006254 <cleanup_stdio+0x30>
 800624a:	4620      	mov	r0, r4
 800624c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006250:	f000 bdde 	b.w	8006e10 <_fflush_r>
 8006254:	bd10      	pop	{r4, pc}
 8006256:	bf00      	nop
 8006258:	2000bc58 	.word	0x2000bc58
 800625c:	2000bcc0 	.word	0x2000bcc0
 8006260:	2000bd28 	.word	0x2000bd28

08006264 <global_stdio_init.part.0>:
 8006264:	b510      	push	{r4, lr}
 8006266:	4b0b      	ldr	r3, [pc, #44]	@ (8006294 <global_stdio_init.part.0+0x30>)
 8006268:	4c0b      	ldr	r4, [pc, #44]	@ (8006298 <global_stdio_init.part.0+0x34>)
 800626a:	4a0c      	ldr	r2, [pc, #48]	@ (800629c <global_stdio_init.part.0+0x38>)
 800626c:	601a      	str	r2, [r3, #0]
 800626e:	4620      	mov	r0, r4
 8006270:	2200      	movs	r2, #0
 8006272:	2104      	movs	r1, #4
 8006274:	f7ff ff94 	bl	80061a0 <std>
 8006278:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800627c:	2201      	movs	r2, #1
 800627e:	2109      	movs	r1, #9
 8006280:	f7ff ff8e 	bl	80061a0 <std>
 8006284:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006288:	2202      	movs	r2, #2
 800628a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800628e:	2112      	movs	r1, #18
 8006290:	f7ff bf86 	b.w	80061a0 <std>
 8006294:	2000bd90 	.word	0x2000bd90
 8006298:	2000bc58 	.word	0x2000bc58
 800629c:	0800620d 	.word	0x0800620d

080062a0 <__sfp_lock_acquire>:
 80062a0:	4801      	ldr	r0, [pc, #4]	@ (80062a8 <__sfp_lock_acquire+0x8>)
 80062a2:	f000 b91c 	b.w	80064de <__retarget_lock_acquire_recursive>
 80062a6:	bf00      	nop
 80062a8:	2000bd99 	.word	0x2000bd99

080062ac <__sfp_lock_release>:
 80062ac:	4801      	ldr	r0, [pc, #4]	@ (80062b4 <__sfp_lock_release+0x8>)
 80062ae:	f000 b917 	b.w	80064e0 <__retarget_lock_release_recursive>
 80062b2:	bf00      	nop
 80062b4:	2000bd99 	.word	0x2000bd99

080062b8 <__sinit>:
 80062b8:	b510      	push	{r4, lr}
 80062ba:	4604      	mov	r4, r0
 80062bc:	f7ff fff0 	bl	80062a0 <__sfp_lock_acquire>
 80062c0:	6a23      	ldr	r3, [r4, #32]
 80062c2:	b11b      	cbz	r3, 80062cc <__sinit+0x14>
 80062c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80062c8:	f7ff bff0 	b.w	80062ac <__sfp_lock_release>
 80062cc:	4b04      	ldr	r3, [pc, #16]	@ (80062e0 <__sinit+0x28>)
 80062ce:	6223      	str	r3, [r4, #32]
 80062d0:	4b04      	ldr	r3, [pc, #16]	@ (80062e4 <__sinit+0x2c>)
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d1f5      	bne.n	80062c4 <__sinit+0xc>
 80062d8:	f7ff ffc4 	bl	8006264 <global_stdio_init.part.0>
 80062dc:	e7f2      	b.n	80062c4 <__sinit+0xc>
 80062de:	bf00      	nop
 80062e0:	08006225 	.word	0x08006225
 80062e4:	2000bd90 	.word	0x2000bd90

080062e8 <_fwalk_sglue>:
 80062e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80062ec:	4607      	mov	r7, r0
 80062ee:	4688      	mov	r8, r1
 80062f0:	4614      	mov	r4, r2
 80062f2:	2600      	movs	r6, #0
 80062f4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80062f8:	f1b9 0901 	subs.w	r9, r9, #1
 80062fc:	d505      	bpl.n	800630a <_fwalk_sglue+0x22>
 80062fe:	6824      	ldr	r4, [r4, #0]
 8006300:	2c00      	cmp	r4, #0
 8006302:	d1f7      	bne.n	80062f4 <_fwalk_sglue+0xc>
 8006304:	4630      	mov	r0, r6
 8006306:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800630a:	89ab      	ldrh	r3, [r5, #12]
 800630c:	2b01      	cmp	r3, #1
 800630e:	d907      	bls.n	8006320 <_fwalk_sglue+0x38>
 8006310:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006314:	3301      	adds	r3, #1
 8006316:	d003      	beq.n	8006320 <_fwalk_sglue+0x38>
 8006318:	4629      	mov	r1, r5
 800631a:	4638      	mov	r0, r7
 800631c:	47c0      	blx	r8
 800631e:	4306      	orrs	r6, r0
 8006320:	3568      	adds	r5, #104	@ 0x68
 8006322:	e7e9      	b.n	80062f8 <_fwalk_sglue+0x10>

08006324 <siprintf>:
 8006324:	b40e      	push	{r1, r2, r3}
 8006326:	b500      	push	{lr}
 8006328:	b09c      	sub	sp, #112	@ 0x70
 800632a:	ab1d      	add	r3, sp, #116	@ 0x74
 800632c:	9002      	str	r0, [sp, #8]
 800632e:	9006      	str	r0, [sp, #24]
 8006330:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006334:	4809      	ldr	r0, [pc, #36]	@ (800635c <siprintf+0x38>)
 8006336:	9107      	str	r1, [sp, #28]
 8006338:	9104      	str	r1, [sp, #16]
 800633a:	4909      	ldr	r1, [pc, #36]	@ (8006360 <siprintf+0x3c>)
 800633c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006340:	9105      	str	r1, [sp, #20]
 8006342:	6800      	ldr	r0, [r0, #0]
 8006344:	9301      	str	r3, [sp, #4]
 8006346:	a902      	add	r1, sp, #8
 8006348:	f000 fa54 	bl	80067f4 <_svfiprintf_r>
 800634c:	9b02      	ldr	r3, [sp, #8]
 800634e:	2200      	movs	r2, #0
 8006350:	701a      	strb	r2, [r3, #0]
 8006352:	b01c      	add	sp, #112	@ 0x70
 8006354:	f85d eb04 	ldr.w	lr, [sp], #4
 8006358:	b003      	add	sp, #12
 800635a:	4770      	bx	lr
 800635c:	20000020 	.word	0x20000020
 8006360:	ffff0208 	.word	0xffff0208

08006364 <__sread>:
 8006364:	b510      	push	{r4, lr}
 8006366:	460c      	mov	r4, r1
 8006368:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800636c:	f000 f868 	bl	8006440 <_read_r>
 8006370:	2800      	cmp	r0, #0
 8006372:	bfab      	itete	ge
 8006374:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006376:	89a3      	ldrhlt	r3, [r4, #12]
 8006378:	181b      	addge	r3, r3, r0
 800637a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800637e:	bfac      	ite	ge
 8006380:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006382:	81a3      	strhlt	r3, [r4, #12]
 8006384:	bd10      	pop	{r4, pc}

08006386 <__swrite>:
 8006386:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800638a:	461f      	mov	r7, r3
 800638c:	898b      	ldrh	r3, [r1, #12]
 800638e:	05db      	lsls	r3, r3, #23
 8006390:	4605      	mov	r5, r0
 8006392:	460c      	mov	r4, r1
 8006394:	4616      	mov	r6, r2
 8006396:	d505      	bpl.n	80063a4 <__swrite+0x1e>
 8006398:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800639c:	2302      	movs	r3, #2
 800639e:	2200      	movs	r2, #0
 80063a0:	f000 f83c 	bl	800641c <_lseek_r>
 80063a4:	89a3      	ldrh	r3, [r4, #12]
 80063a6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80063aa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80063ae:	81a3      	strh	r3, [r4, #12]
 80063b0:	4632      	mov	r2, r6
 80063b2:	463b      	mov	r3, r7
 80063b4:	4628      	mov	r0, r5
 80063b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80063ba:	f000 b853 	b.w	8006464 <_write_r>

080063be <__sseek>:
 80063be:	b510      	push	{r4, lr}
 80063c0:	460c      	mov	r4, r1
 80063c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80063c6:	f000 f829 	bl	800641c <_lseek_r>
 80063ca:	1c43      	adds	r3, r0, #1
 80063cc:	89a3      	ldrh	r3, [r4, #12]
 80063ce:	bf15      	itete	ne
 80063d0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80063d2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80063d6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80063da:	81a3      	strheq	r3, [r4, #12]
 80063dc:	bf18      	it	ne
 80063de:	81a3      	strhne	r3, [r4, #12]
 80063e0:	bd10      	pop	{r4, pc}

080063e2 <__sclose>:
 80063e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80063e6:	f000 b809 	b.w	80063fc <_close_r>

080063ea <memset>:
 80063ea:	4402      	add	r2, r0
 80063ec:	4603      	mov	r3, r0
 80063ee:	4293      	cmp	r3, r2
 80063f0:	d100      	bne.n	80063f4 <memset+0xa>
 80063f2:	4770      	bx	lr
 80063f4:	f803 1b01 	strb.w	r1, [r3], #1
 80063f8:	e7f9      	b.n	80063ee <memset+0x4>
	...

080063fc <_close_r>:
 80063fc:	b538      	push	{r3, r4, r5, lr}
 80063fe:	4d06      	ldr	r5, [pc, #24]	@ (8006418 <_close_r+0x1c>)
 8006400:	2300      	movs	r3, #0
 8006402:	4604      	mov	r4, r0
 8006404:	4608      	mov	r0, r1
 8006406:	602b      	str	r3, [r5, #0]
 8006408:	f7fa fc8c 	bl	8000d24 <_close>
 800640c:	1c43      	adds	r3, r0, #1
 800640e:	d102      	bne.n	8006416 <_close_r+0x1a>
 8006410:	682b      	ldr	r3, [r5, #0]
 8006412:	b103      	cbz	r3, 8006416 <_close_r+0x1a>
 8006414:	6023      	str	r3, [r4, #0]
 8006416:	bd38      	pop	{r3, r4, r5, pc}
 8006418:	2000bd94 	.word	0x2000bd94

0800641c <_lseek_r>:
 800641c:	b538      	push	{r3, r4, r5, lr}
 800641e:	4d07      	ldr	r5, [pc, #28]	@ (800643c <_lseek_r+0x20>)
 8006420:	4604      	mov	r4, r0
 8006422:	4608      	mov	r0, r1
 8006424:	4611      	mov	r1, r2
 8006426:	2200      	movs	r2, #0
 8006428:	602a      	str	r2, [r5, #0]
 800642a:	461a      	mov	r2, r3
 800642c:	f7fa fca1 	bl	8000d72 <_lseek>
 8006430:	1c43      	adds	r3, r0, #1
 8006432:	d102      	bne.n	800643a <_lseek_r+0x1e>
 8006434:	682b      	ldr	r3, [r5, #0]
 8006436:	b103      	cbz	r3, 800643a <_lseek_r+0x1e>
 8006438:	6023      	str	r3, [r4, #0]
 800643a:	bd38      	pop	{r3, r4, r5, pc}
 800643c:	2000bd94 	.word	0x2000bd94

08006440 <_read_r>:
 8006440:	b538      	push	{r3, r4, r5, lr}
 8006442:	4d07      	ldr	r5, [pc, #28]	@ (8006460 <_read_r+0x20>)
 8006444:	4604      	mov	r4, r0
 8006446:	4608      	mov	r0, r1
 8006448:	4611      	mov	r1, r2
 800644a:	2200      	movs	r2, #0
 800644c:	602a      	str	r2, [r5, #0]
 800644e:	461a      	mov	r2, r3
 8006450:	f7fa fc2f 	bl	8000cb2 <_read>
 8006454:	1c43      	adds	r3, r0, #1
 8006456:	d102      	bne.n	800645e <_read_r+0x1e>
 8006458:	682b      	ldr	r3, [r5, #0]
 800645a:	b103      	cbz	r3, 800645e <_read_r+0x1e>
 800645c:	6023      	str	r3, [r4, #0]
 800645e:	bd38      	pop	{r3, r4, r5, pc}
 8006460:	2000bd94 	.word	0x2000bd94

08006464 <_write_r>:
 8006464:	b538      	push	{r3, r4, r5, lr}
 8006466:	4d07      	ldr	r5, [pc, #28]	@ (8006484 <_write_r+0x20>)
 8006468:	4604      	mov	r4, r0
 800646a:	4608      	mov	r0, r1
 800646c:	4611      	mov	r1, r2
 800646e:	2200      	movs	r2, #0
 8006470:	602a      	str	r2, [r5, #0]
 8006472:	461a      	mov	r2, r3
 8006474:	f7fa fc3a 	bl	8000cec <_write>
 8006478:	1c43      	adds	r3, r0, #1
 800647a:	d102      	bne.n	8006482 <_write_r+0x1e>
 800647c:	682b      	ldr	r3, [r5, #0]
 800647e:	b103      	cbz	r3, 8006482 <_write_r+0x1e>
 8006480:	6023      	str	r3, [r4, #0]
 8006482:	bd38      	pop	{r3, r4, r5, pc}
 8006484:	2000bd94 	.word	0x2000bd94

08006488 <__errno>:
 8006488:	4b01      	ldr	r3, [pc, #4]	@ (8006490 <__errno+0x8>)
 800648a:	6818      	ldr	r0, [r3, #0]
 800648c:	4770      	bx	lr
 800648e:	bf00      	nop
 8006490:	20000020 	.word	0x20000020

08006494 <__libc_init_array>:
 8006494:	b570      	push	{r4, r5, r6, lr}
 8006496:	4d0d      	ldr	r5, [pc, #52]	@ (80064cc <__libc_init_array+0x38>)
 8006498:	4c0d      	ldr	r4, [pc, #52]	@ (80064d0 <__libc_init_array+0x3c>)
 800649a:	1b64      	subs	r4, r4, r5
 800649c:	10a4      	asrs	r4, r4, #2
 800649e:	2600      	movs	r6, #0
 80064a0:	42a6      	cmp	r6, r4
 80064a2:	d109      	bne.n	80064b8 <__libc_init_array+0x24>
 80064a4:	4d0b      	ldr	r5, [pc, #44]	@ (80064d4 <__libc_init_array+0x40>)
 80064a6:	4c0c      	ldr	r4, [pc, #48]	@ (80064d8 <__libc_init_array+0x44>)
 80064a8:	f000 fff0 	bl	800748c <_init>
 80064ac:	1b64      	subs	r4, r4, r5
 80064ae:	10a4      	asrs	r4, r4, #2
 80064b0:	2600      	movs	r6, #0
 80064b2:	42a6      	cmp	r6, r4
 80064b4:	d105      	bne.n	80064c2 <__libc_init_array+0x2e>
 80064b6:	bd70      	pop	{r4, r5, r6, pc}
 80064b8:	f855 3b04 	ldr.w	r3, [r5], #4
 80064bc:	4798      	blx	r3
 80064be:	3601      	adds	r6, #1
 80064c0:	e7ee      	b.n	80064a0 <__libc_init_array+0xc>
 80064c2:	f855 3b04 	ldr.w	r3, [r5], #4
 80064c6:	4798      	blx	r3
 80064c8:	3601      	adds	r6, #1
 80064ca:	e7f2      	b.n	80064b2 <__libc_init_array+0x1e>
 80064cc:	08007674 	.word	0x08007674
 80064d0:	08007674 	.word	0x08007674
 80064d4:	08007674 	.word	0x08007674
 80064d8:	08007678 	.word	0x08007678

080064dc <__retarget_lock_init_recursive>:
 80064dc:	4770      	bx	lr

080064de <__retarget_lock_acquire_recursive>:
 80064de:	4770      	bx	lr

080064e0 <__retarget_lock_release_recursive>:
 80064e0:	4770      	bx	lr

080064e2 <memcpy>:
 80064e2:	440a      	add	r2, r1
 80064e4:	4291      	cmp	r1, r2
 80064e6:	f100 33ff 	add.w	r3, r0, #4294967295
 80064ea:	d100      	bne.n	80064ee <memcpy+0xc>
 80064ec:	4770      	bx	lr
 80064ee:	b510      	push	{r4, lr}
 80064f0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80064f4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80064f8:	4291      	cmp	r1, r2
 80064fa:	d1f9      	bne.n	80064f0 <memcpy+0xe>
 80064fc:	bd10      	pop	{r4, pc}
	...

08006500 <__assert_func>:
 8006500:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006502:	4614      	mov	r4, r2
 8006504:	461a      	mov	r2, r3
 8006506:	4b09      	ldr	r3, [pc, #36]	@ (800652c <__assert_func+0x2c>)
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	4605      	mov	r5, r0
 800650c:	68d8      	ldr	r0, [r3, #12]
 800650e:	b954      	cbnz	r4, 8006526 <__assert_func+0x26>
 8006510:	4b07      	ldr	r3, [pc, #28]	@ (8006530 <__assert_func+0x30>)
 8006512:	461c      	mov	r4, r3
 8006514:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006518:	9100      	str	r1, [sp, #0]
 800651a:	462b      	mov	r3, r5
 800651c:	4905      	ldr	r1, [pc, #20]	@ (8006534 <__assert_func+0x34>)
 800651e:	f000 fc9f 	bl	8006e60 <fiprintf>
 8006522:	f000 fcd9 	bl	8006ed8 <abort>
 8006526:	4b04      	ldr	r3, [pc, #16]	@ (8006538 <__assert_func+0x38>)
 8006528:	e7f4      	b.n	8006514 <__assert_func+0x14>
 800652a:	bf00      	nop
 800652c:	20000020 	.word	0x20000020
 8006530:	08007636 	.word	0x08007636
 8006534:	08007608 	.word	0x08007608
 8006538:	080075fb 	.word	0x080075fb

0800653c <_free_r>:
 800653c:	b538      	push	{r3, r4, r5, lr}
 800653e:	4605      	mov	r5, r0
 8006540:	2900      	cmp	r1, #0
 8006542:	d041      	beq.n	80065c8 <_free_r+0x8c>
 8006544:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006548:	1f0c      	subs	r4, r1, #4
 800654a:	2b00      	cmp	r3, #0
 800654c:	bfb8      	it	lt
 800654e:	18e4      	addlt	r4, r4, r3
 8006550:	f000 f8e8 	bl	8006724 <__malloc_lock>
 8006554:	4a1d      	ldr	r2, [pc, #116]	@ (80065cc <_free_r+0x90>)
 8006556:	6813      	ldr	r3, [r2, #0]
 8006558:	b933      	cbnz	r3, 8006568 <_free_r+0x2c>
 800655a:	6063      	str	r3, [r4, #4]
 800655c:	6014      	str	r4, [r2, #0]
 800655e:	4628      	mov	r0, r5
 8006560:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006564:	f000 b8e4 	b.w	8006730 <__malloc_unlock>
 8006568:	42a3      	cmp	r3, r4
 800656a:	d908      	bls.n	800657e <_free_r+0x42>
 800656c:	6820      	ldr	r0, [r4, #0]
 800656e:	1821      	adds	r1, r4, r0
 8006570:	428b      	cmp	r3, r1
 8006572:	bf01      	itttt	eq
 8006574:	6819      	ldreq	r1, [r3, #0]
 8006576:	685b      	ldreq	r3, [r3, #4]
 8006578:	1809      	addeq	r1, r1, r0
 800657a:	6021      	streq	r1, [r4, #0]
 800657c:	e7ed      	b.n	800655a <_free_r+0x1e>
 800657e:	461a      	mov	r2, r3
 8006580:	685b      	ldr	r3, [r3, #4]
 8006582:	b10b      	cbz	r3, 8006588 <_free_r+0x4c>
 8006584:	42a3      	cmp	r3, r4
 8006586:	d9fa      	bls.n	800657e <_free_r+0x42>
 8006588:	6811      	ldr	r1, [r2, #0]
 800658a:	1850      	adds	r0, r2, r1
 800658c:	42a0      	cmp	r0, r4
 800658e:	d10b      	bne.n	80065a8 <_free_r+0x6c>
 8006590:	6820      	ldr	r0, [r4, #0]
 8006592:	4401      	add	r1, r0
 8006594:	1850      	adds	r0, r2, r1
 8006596:	4283      	cmp	r3, r0
 8006598:	6011      	str	r1, [r2, #0]
 800659a:	d1e0      	bne.n	800655e <_free_r+0x22>
 800659c:	6818      	ldr	r0, [r3, #0]
 800659e:	685b      	ldr	r3, [r3, #4]
 80065a0:	6053      	str	r3, [r2, #4]
 80065a2:	4408      	add	r0, r1
 80065a4:	6010      	str	r0, [r2, #0]
 80065a6:	e7da      	b.n	800655e <_free_r+0x22>
 80065a8:	d902      	bls.n	80065b0 <_free_r+0x74>
 80065aa:	230c      	movs	r3, #12
 80065ac:	602b      	str	r3, [r5, #0]
 80065ae:	e7d6      	b.n	800655e <_free_r+0x22>
 80065b0:	6820      	ldr	r0, [r4, #0]
 80065b2:	1821      	adds	r1, r4, r0
 80065b4:	428b      	cmp	r3, r1
 80065b6:	bf04      	itt	eq
 80065b8:	6819      	ldreq	r1, [r3, #0]
 80065ba:	685b      	ldreq	r3, [r3, #4]
 80065bc:	6063      	str	r3, [r4, #4]
 80065be:	bf04      	itt	eq
 80065c0:	1809      	addeq	r1, r1, r0
 80065c2:	6021      	streq	r1, [r4, #0]
 80065c4:	6054      	str	r4, [r2, #4]
 80065c6:	e7ca      	b.n	800655e <_free_r+0x22>
 80065c8:	bd38      	pop	{r3, r4, r5, pc}
 80065ca:	bf00      	nop
 80065cc:	2000bda0 	.word	0x2000bda0

080065d0 <malloc>:
 80065d0:	4b02      	ldr	r3, [pc, #8]	@ (80065dc <malloc+0xc>)
 80065d2:	4601      	mov	r1, r0
 80065d4:	6818      	ldr	r0, [r3, #0]
 80065d6:	f000 b825 	b.w	8006624 <_malloc_r>
 80065da:	bf00      	nop
 80065dc:	20000020 	.word	0x20000020

080065e0 <sbrk_aligned>:
 80065e0:	b570      	push	{r4, r5, r6, lr}
 80065e2:	4e0f      	ldr	r6, [pc, #60]	@ (8006620 <sbrk_aligned+0x40>)
 80065e4:	460c      	mov	r4, r1
 80065e6:	6831      	ldr	r1, [r6, #0]
 80065e8:	4605      	mov	r5, r0
 80065ea:	b911      	cbnz	r1, 80065f2 <sbrk_aligned+0x12>
 80065ec:	f000 fc64 	bl	8006eb8 <_sbrk_r>
 80065f0:	6030      	str	r0, [r6, #0]
 80065f2:	4621      	mov	r1, r4
 80065f4:	4628      	mov	r0, r5
 80065f6:	f000 fc5f 	bl	8006eb8 <_sbrk_r>
 80065fa:	1c43      	adds	r3, r0, #1
 80065fc:	d103      	bne.n	8006606 <sbrk_aligned+0x26>
 80065fe:	f04f 34ff 	mov.w	r4, #4294967295
 8006602:	4620      	mov	r0, r4
 8006604:	bd70      	pop	{r4, r5, r6, pc}
 8006606:	1cc4      	adds	r4, r0, #3
 8006608:	f024 0403 	bic.w	r4, r4, #3
 800660c:	42a0      	cmp	r0, r4
 800660e:	d0f8      	beq.n	8006602 <sbrk_aligned+0x22>
 8006610:	1a21      	subs	r1, r4, r0
 8006612:	4628      	mov	r0, r5
 8006614:	f000 fc50 	bl	8006eb8 <_sbrk_r>
 8006618:	3001      	adds	r0, #1
 800661a:	d1f2      	bne.n	8006602 <sbrk_aligned+0x22>
 800661c:	e7ef      	b.n	80065fe <sbrk_aligned+0x1e>
 800661e:	bf00      	nop
 8006620:	2000bd9c 	.word	0x2000bd9c

08006624 <_malloc_r>:
 8006624:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006628:	1ccd      	adds	r5, r1, #3
 800662a:	f025 0503 	bic.w	r5, r5, #3
 800662e:	3508      	adds	r5, #8
 8006630:	2d0c      	cmp	r5, #12
 8006632:	bf38      	it	cc
 8006634:	250c      	movcc	r5, #12
 8006636:	2d00      	cmp	r5, #0
 8006638:	4606      	mov	r6, r0
 800663a:	db01      	blt.n	8006640 <_malloc_r+0x1c>
 800663c:	42a9      	cmp	r1, r5
 800663e:	d904      	bls.n	800664a <_malloc_r+0x26>
 8006640:	230c      	movs	r3, #12
 8006642:	6033      	str	r3, [r6, #0]
 8006644:	2000      	movs	r0, #0
 8006646:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800664a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006720 <_malloc_r+0xfc>
 800664e:	f000 f869 	bl	8006724 <__malloc_lock>
 8006652:	f8d8 3000 	ldr.w	r3, [r8]
 8006656:	461c      	mov	r4, r3
 8006658:	bb44      	cbnz	r4, 80066ac <_malloc_r+0x88>
 800665a:	4629      	mov	r1, r5
 800665c:	4630      	mov	r0, r6
 800665e:	f7ff ffbf 	bl	80065e0 <sbrk_aligned>
 8006662:	1c43      	adds	r3, r0, #1
 8006664:	4604      	mov	r4, r0
 8006666:	d158      	bne.n	800671a <_malloc_r+0xf6>
 8006668:	f8d8 4000 	ldr.w	r4, [r8]
 800666c:	4627      	mov	r7, r4
 800666e:	2f00      	cmp	r7, #0
 8006670:	d143      	bne.n	80066fa <_malloc_r+0xd6>
 8006672:	2c00      	cmp	r4, #0
 8006674:	d04b      	beq.n	800670e <_malloc_r+0xea>
 8006676:	6823      	ldr	r3, [r4, #0]
 8006678:	4639      	mov	r1, r7
 800667a:	4630      	mov	r0, r6
 800667c:	eb04 0903 	add.w	r9, r4, r3
 8006680:	f000 fc1a 	bl	8006eb8 <_sbrk_r>
 8006684:	4581      	cmp	r9, r0
 8006686:	d142      	bne.n	800670e <_malloc_r+0xea>
 8006688:	6821      	ldr	r1, [r4, #0]
 800668a:	1a6d      	subs	r5, r5, r1
 800668c:	4629      	mov	r1, r5
 800668e:	4630      	mov	r0, r6
 8006690:	f7ff ffa6 	bl	80065e0 <sbrk_aligned>
 8006694:	3001      	adds	r0, #1
 8006696:	d03a      	beq.n	800670e <_malloc_r+0xea>
 8006698:	6823      	ldr	r3, [r4, #0]
 800669a:	442b      	add	r3, r5
 800669c:	6023      	str	r3, [r4, #0]
 800669e:	f8d8 3000 	ldr.w	r3, [r8]
 80066a2:	685a      	ldr	r2, [r3, #4]
 80066a4:	bb62      	cbnz	r2, 8006700 <_malloc_r+0xdc>
 80066a6:	f8c8 7000 	str.w	r7, [r8]
 80066aa:	e00f      	b.n	80066cc <_malloc_r+0xa8>
 80066ac:	6822      	ldr	r2, [r4, #0]
 80066ae:	1b52      	subs	r2, r2, r5
 80066b0:	d420      	bmi.n	80066f4 <_malloc_r+0xd0>
 80066b2:	2a0b      	cmp	r2, #11
 80066b4:	d917      	bls.n	80066e6 <_malloc_r+0xc2>
 80066b6:	1961      	adds	r1, r4, r5
 80066b8:	42a3      	cmp	r3, r4
 80066ba:	6025      	str	r5, [r4, #0]
 80066bc:	bf18      	it	ne
 80066be:	6059      	strne	r1, [r3, #4]
 80066c0:	6863      	ldr	r3, [r4, #4]
 80066c2:	bf08      	it	eq
 80066c4:	f8c8 1000 	streq.w	r1, [r8]
 80066c8:	5162      	str	r2, [r4, r5]
 80066ca:	604b      	str	r3, [r1, #4]
 80066cc:	4630      	mov	r0, r6
 80066ce:	f000 f82f 	bl	8006730 <__malloc_unlock>
 80066d2:	f104 000b 	add.w	r0, r4, #11
 80066d6:	1d23      	adds	r3, r4, #4
 80066d8:	f020 0007 	bic.w	r0, r0, #7
 80066dc:	1ac2      	subs	r2, r0, r3
 80066de:	bf1c      	itt	ne
 80066e0:	1a1b      	subne	r3, r3, r0
 80066e2:	50a3      	strne	r3, [r4, r2]
 80066e4:	e7af      	b.n	8006646 <_malloc_r+0x22>
 80066e6:	6862      	ldr	r2, [r4, #4]
 80066e8:	42a3      	cmp	r3, r4
 80066ea:	bf0c      	ite	eq
 80066ec:	f8c8 2000 	streq.w	r2, [r8]
 80066f0:	605a      	strne	r2, [r3, #4]
 80066f2:	e7eb      	b.n	80066cc <_malloc_r+0xa8>
 80066f4:	4623      	mov	r3, r4
 80066f6:	6864      	ldr	r4, [r4, #4]
 80066f8:	e7ae      	b.n	8006658 <_malloc_r+0x34>
 80066fa:	463c      	mov	r4, r7
 80066fc:	687f      	ldr	r7, [r7, #4]
 80066fe:	e7b6      	b.n	800666e <_malloc_r+0x4a>
 8006700:	461a      	mov	r2, r3
 8006702:	685b      	ldr	r3, [r3, #4]
 8006704:	42a3      	cmp	r3, r4
 8006706:	d1fb      	bne.n	8006700 <_malloc_r+0xdc>
 8006708:	2300      	movs	r3, #0
 800670a:	6053      	str	r3, [r2, #4]
 800670c:	e7de      	b.n	80066cc <_malloc_r+0xa8>
 800670e:	230c      	movs	r3, #12
 8006710:	6033      	str	r3, [r6, #0]
 8006712:	4630      	mov	r0, r6
 8006714:	f000 f80c 	bl	8006730 <__malloc_unlock>
 8006718:	e794      	b.n	8006644 <_malloc_r+0x20>
 800671a:	6005      	str	r5, [r0, #0]
 800671c:	e7d6      	b.n	80066cc <_malloc_r+0xa8>
 800671e:	bf00      	nop
 8006720:	2000bda0 	.word	0x2000bda0

08006724 <__malloc_lock>:
 8006724:	4801      	ldr	r0, [pc, #4]	@ (800672c <__malloc_lock+0x8>)
 8006726:	f7ff beda 	b.w	80064de <__retarget_lock_acquire_recursive>
 800672a:	bf00      	nop
 800672c:	2000bd98 	.word	0x2000bd98

08006730 <__malloc_unlock>:
 8006730:	4801      	ldr	r0, [pc, #4]	@ (8006738 <__malloc_unlock+0x8>)
 8006732:	f7ff bed5 	b.w	80064e0 <__retarget_lock_release_recursive>
 8006736:	bf00      	nop
 8006738:	2000bd98 	.word	0x2000bd98

0800673c <__ssputs_r>:
 800673c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006740:	688e      	ldr	r6, [r1, #8]
 8006742:	461f      	mov	r7, r3
 8006744:	42be      	cmp	r6, r7
 8006746:	680b      	ldr	r3, [r1, #0]
 8006748:	4682      	mov	sl, r0
 800674a:	460c      	mov	r4, r1
 800674c:	4690      	mov	r8, r2
 800674e:	d82d      	bhi.n	80067ac <__ssputs_r+0x70>
 8006750:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006754:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006758:	d026      	beq.n	80067a8 <__ssputs_r+0x6c>
 800675a:	6965      	ldr	r5, [r4, #20]
 800675c:	6909      	ldr	r1, [r1, #16]
 800675e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006762:	eba3 0901 	sub.w	r9, r3, r1
 8006766:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800676a:	1c7b      	adds	r3, r7, #1
 800676c:	444b      	add	r3, r9
 800676e:	106d      	asrs	r5, r5, #1
 8006770:	429d      	cmp	r5, r3
 8006772:	bf38      	it	cc
 8006774:	461d      	movcc	r5, r3
 8006776:	0553      	lsls	r3, r2, #21
 8006778:	d527      	bpl.n	80067ca <__ssputs_r+0x8e>
 800677a:	4629      	mov	r1, r5
 800677c:	f7ff ff52 	bl	8006624 <_malloc_r>
 8006780:	4606      	mov	r6, r0
 8006782:	b360      	cbz	r0, 80067de <__ssputs_r+0xa2>
 8006784:	6921      	ldr	r1, [r4, #16]
 8006786:	464a      	mov	r2, r9
 8006788:	f7ff feab 	bl	80064e2 <memcpy>
 800678c:	89a3      	ldrh	r3, [r4, #12]
 800678e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006792:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006796:	81a3      	strh	r3, [r4, #12]
 8006798:	6126      	str	r6, [r4, #16]
 800679a:	6165      	str	r5, [r4, #20]
 800679c:	444e      	add	r6, r9
 800679e:	eba5 0509 	sub.w	r5, r5, r9
 80067a2:	6026      	str	r6, [r4, #0]
 80067a4:	60a5      	str	r5, [r4, #8]
 80067a6:	463e      	mov	r6, r7
 80067a8:	42be      	cmp	r6, r7
 80067aa:	d900      	bls.n	80067ae <__ssputs_r+0x72>
 80067ac:	463e      	mov	r6, r7
 80067ae:	6820      	ldr	r0, [r4, #0]
 80067b0:	4632      	mov	r2, r6
 80067b2:	4641      	mov	r1, r8
 80067b4:	f000 fb66 	bl	8006e84 <memmove>
 80067b8:	68a3      	ldr	r3, [r4, #8]
 80067ba:	1b9b      	subs	r3, r3, r6
 80067bc:	60a3      	str	r3, [r4, #8]
 80067be:	6823      	ldr	r3, [r4, #0]
 80067c0:	4433      	add	r3, r6
 80067c2:	6023      	str	r3, [r4, #0]
 80067c4:	2000      	movs	r0, #0
 80067c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80067ca:	462a      	mov	r2, r5
 80067cc:	f000 fb8b 	bl	8006ee6 <_realloc_r>
 80067d0:	4606      	mov	r6, r0
 80067d2:	2800      	cmp	r0, #0
 80067d4:	d1e0      	bne.n	8006798 <__ssputs_r+0x5c>
 80067d6:	6921      	ldr	r1, [r4, #16]
 80067d8:	4650      	mov	r0, sl
 80067da:	f7ff feaf 	bl	800653c <_free_r>
 80067de:	230c      	movs	r3, #12
 80067e0:	f8ca 3000 	str.w	r3, [sl]
 80067e4:	89a3      	ldrh	r3, [r4, #12]
 80067e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80067ea:	81a3      	strh	r3, [r4, #12]
 80067ec:	f04f 30ff 	mov.w	r0, #4294967295
 80067f0:	e7e9      	b.n	80067c6 <__ssputs_r+0x8a>
	...

080067f4 <_svfiprintf_r>:
 80067f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067f8:	4698      	mov	r8, r3
 80067fa:	898b      	ldrh	r3, [r1, #12]
 80067fc:	061b      	lsls	r3, r3, #24
 80067fe:	b09d      	sub	sp, #116	@ 0x74
 8006800:	4607      	mov	r7, r0
 8006802:	460d      	mov	r5, r1
 8006804:	4614      	mov	r4, r2
 8006806:	d510      	bpl.n	800682a <_svfiprintf_r+0x36>
 8006808:	690b      	ldr	r3, [r1, #16]
 800680a:	b973      	cbnz	r3, 800682a <_svfiprintf_r+0x36>
 800680c:	2140      	movs	r1, #64	@ 0x40
 800680e:	f7ff ff09 	bl	8006624 <_malloc_r>
 8006812:	6028      	str	r0, [r5, #0]
 8006814:	6128      	str	r0, [r5, #16]
 8006816:	b930      	cbnz	r0, 8006826 <_svfiprintf_r+0x32>
 8006818:	230c      	movs	r3, #12
 800681a:	603b      	str	r3, [r7, #0]
 800681c:	f04f 30ff 	mov.w	r0, #4294967295
 8006820:	b01d      	add	sp, #116	@ 0x74
 8006822:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006826:	2340      	movs	r3, #64	@ 0x40
 8006828:	616b      	str	r3, [r5, #20]
 800682a:	2300      	movs	r3, #0
 800682c:	9309      	str	r3, [sp, #36]	@ 0x24
 800682e:	2320      	movs	r3, #32
 8006830:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006834:	f8cd 800c 	str.w	r8, [sp, #12]
 8006838:	2330      	movs	r3, #48	@ 0x30
 800683a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80069d8 <_svfiprintf_r+0x1e4>
 800683e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006842:	f04f 0901 	mov.w	r9, #1
 8006846:	4623      	mov	r3, r4
 8006848:	469a      	mov	sl, r3
 800684a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800684e:	b10a      	cbz	r2, 8006854 <_svfiprintf_r+0x60>
 8006850:	2a25      	cmp	r2, #37	@ 0x25
 8006852:	d1f9      	bne.n	8006848 <_svfiprintf_r+0x54>
 8006854:	ebba 0b04 	subs.w	fp, sl, r4
 8006858:	d00b      	beq.n	8006872 <_svfiprintf_r+0x7e>
 800685a:	465b      	mov	r3, fp
 800685c:	4622      	mov	r2, r4
 800685e:	4629      	mov	r1, r5
 8006860:	4638      	mov	r0, r7
 8006862:	f7ff ff6b 	bl	800673c <__ssputs_r>
 8006866:	3001      	adds	r0, #1
 8006868:	f000 80a7 	beq.w	80069ba <_svfiprintf_r+0x1c6>
 800686c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800686e:	445a      	add	r2, fp
 8006870:	9209      	str	r2, [sp, #36]	@ 0x24
 8006872:	f89a 3000 	ldrb.w	r3, [sl]
 8006876:	2b00      	cmp	r3, #0
 8006878:	f000 809f 	beq.w	80069ba <_svfiprintf_r+0x1c6>
 800687c:	2300      	movs	r3, #0
 800687e:	f04f 32ff 	mov.w	r2, #4294967295
 8006882:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006886:	f10a 0a01 	add.w	sl, sl, #1
 800688a:	9304      	str	r3, [sp, #16]
 800688c:	9307      	str	r3, [sp, #28]
 800688e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006892:	931a      	str	r3, [sp, #104]	@ 0x68
 8006894:	4654      	mov	r4, sl
 8006896:	2205      	movs	r2, #5
 8006898:	f814 1b01 	ldrb.w	r1, [r4], #1
 800689c:	484e      	ldr	r0, [pc, #312]	@ (80069d8 <_svfiprintf_r+0x1e4>)
 800689e:	f7f9 fcd7 	bl	8000250 <memchr>
 80068a2:	9a04      	ldr	r2, [sp, #16]
 80068a4:	b9d8      	cbnz	r0, 80068de <_svfiprintf_r+0xea>
 80068a6:	06d0      	lsls	r0, r2, #27
 80068a8:	bf44      	itt	mi
 80068aa:	2320      	movmi	r3, #32
 80068ac:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80068b0:	0711      	lsls	r1, r2, #28
 80068b2:	bf44      	itt	mi
 80068b4:	232b      	movmi	r3, #43	@ 0x2b
 80068b6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80068ba:	f89a 3000 	ldrb.w	r3, [sl]
 80068be:	2b2a      	cmp	r3, #42	@ 0x2a
 80068c0:	d015      	beq.n	80068ee <_svfiprintf_r+0xfa>
 80068c2:	9a07      	ldr	r2, [sp, #28]
 80068c4:	4654      	mov	r4, sl
 80068c6:	2000      	movs	r0, #0
 80068c8:	f04f 0c0a 	mov.w	ip, #10
 80068cc:	4621      	mov	r1, r4
 80068ce:	f811 3b01 	ldrb.w	r3, [r1], #1
 80068d2:	3b30      	subs	r3, #48	@ 0x30
 80068d4:	2b09      	cmp	r3, #9
 80068d6:	d94b      	bls.n	8006970 <_svfiprintf_r+0x17c>
 80068d8:	b1b0      	cbz	r0, 8006908 <_svfiprintf_r+0x114>
 80068da:	9207      	str	r2, [sp, #28]
 80068dc:	e014      	b.n	8006908 <_svfiprintf_r+0x114>
 80068de:	eba0 0308 	sub.w	r3, r0, r8
 80068e2:	fa09 f303 	lsl.w	r3, r9, r3
 80068e6:	4313      	orrs	r3, r2
 80068e8:	9304      	str	r3, [sp, #16]
 80068ea:	46a2      	mov	sl, r4
 80068ec:	e7d2      	b.n	8006894 <_svfiprintf_r+0xa0>
 80068ee:	9b03      	ldr	r3, [sp, #12]
 80068f0:	1d19      	adds	r1, r3, #4
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	9103      	str	r1, [sp, #12]
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	bfbb      	ittet	lt
 80068fa:	425b      	neglt	r3, r3
 80068fc:	f042 0202 	orrlt.w	r2, r2, #2
 8006900:	9307      	strge	r3, [sp, #28]
 8006902:	9307      	strlt	r3, [sp, #28]
 8006904:	bfb8      	it	lt
 8006906:	9204      	strlt	r2, [sp, #16]
 8006908:	7823      	ldrb	r3, [r4, #0]
 800690a:	2b2e      	cmp	r3, #46	@ 0x2e
 800690c:	d10a      	bne.n	8006924 <_svfiprintf_r+0x130>
 800690e:	7863      	ldrb	r3, [r4, #1]
 8006910:	2b2a      	cmp	r3, #42	@ 0x2a
 8006912:	d132      	bne.n	800697a <_svfiprintf_r+0x186>
 8006914:	9b03      	ldr	r3, [sp, #12]
 8006916:	1d1a      	adds	r2, r3, #4
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	9203      	str	r2, [sp, #12]
 800691c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006920:	3402      	adds	r4, #2
 8006922:	9305      	str	r3, [sp, #20]
 8006924:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80069e8 <_svfiprintf_r+0x1f4>
 8006928:	7821      	ldrb	r1, [r4, #0]
 800692a:	2203      	movs	r2, #3
 800692c:	4650      	mov	r0, sl
 800692e:	f7f9 fc8f 	bl	8000250 <memchr>
 8006932:	b138      	cbz	r0, 8006944 <_svfiprintf_r+0x150>
 8006934:	9b04      	ldr	r3, [sp, #16]
 8006936:	eba0 000a 	sub.w	r0, r0, sl
 800693a:	2240      	movs	r2, #64	@ 0x40
 800693c:	4082      	lsls	r2, r0
 800693e:	4313      	orrs	r3, r2
 8006940:	3401      	adds	r4, #1
 8006942:	9304      	str	r3, [sp, #16]
 8006944:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006948:	4824      	ldr	r0, [pc, #144]	@ (80069dc <_svfiprintf_r+0x1e8>)
 800694a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800694e:	2206      	movs	r2, #6
 8006950:	f7f9 fc7e 	bl	8000250 <memchr>
 8006954:	2800      	cmp	r0, #0
 8006956:	d036      	beq.n	80069c6 <_svfiprintf_r+0x1d2>
 8006958:	4b21      	ldr	r3, [pc, #132]	@ (80069e0 <_svfiprintf_r+0x1ec>)
 800695a:	bb1b      	cbnz	r3, 80069a4 <_svfiprintf_r+0x1b0>
 800695c:	9b03      	ldr	r3, [sp, #12]
 800695e:	3307      	adds	r3, #7
 8006960:	f023 0307 	bic.w	r3, r3, #7
 8006964:	3308      	adds	r3, #8
 8006966:	9303      	str	r3, [sp, #12]
 8006968:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800696a:	4433      	add	r3, r6
 800696c:	9309      	str	r3, [sp, #36]	@ 0x24
 800696e:	e76a      	b.n	8006846 <_svfiprintf_r+0x52>
 8006970:	fb0c 3202 	mla	r2, ip, r2, r3
 8006974:	460c      	mov	r4, r1
 8006976:	2001      	movs	r0, #1
 8006978:	e7a8      	b.n	80068cc <_svfiprintf_r+0xd8>
 800697a:	2300      	movs	r3, #0
 800697c:	3401      	adds	r4, #1
 800697e:	9305      	str	r3, [sp, #20]
 8006980:	4619      	mov	r1, r3
 8006982:	f04f 0c0a 	mov.w	ip, #10
 8006986:	4620      	mov	r0, r4
 8006988:	f810 2b01 	ldrb.w	r2, [r0], #1
 800698c:	3a30      	subs	r2, #48	@ 0x30
 800698e:	2a09      	cmp	r2, #9
 8006990:	d903      	bls.n	800699a <_svfiprintf_r+0x1a6>
 8006992:	2b00      	cmp	r3, #0
 8006994:	d0c6      	beq.n	8006924 <_svfiprintf_r+0x130>
 8006996:	9105      	str	r1, [sp, #20]
 8006998:	e7c4      	b.n	8006924 <_svfiprintf_r+0x130>
 800699a:	fb0c 2101 	mla	r1, ip, r1, r2
 800699e:	4604      	mov	r4, r0
 80069a0:	2301      	movs	r3, #1
 80069a2:	e7f0      	b.n	8006986 <_svfiprintf_r+0x192>
 80069a4:	ab03      	add	r3, sp, #12
 80069a6:	9300      	str	r3, [sp, #0]
 80069a8:	462a      	mov	r2, r5
 80069aa:	4b0e      	ldr	r3, [pc, #56]	@ (80069e4 <_svfiprintf_r+0x1f0>)
 80069ac:	a904      	add	r1, sp, #16
 80069ae:	4638      	mov	r0, r7
 80069b0:	f3af 8000 	nop.w
 80069b4:	1c42      	adds	r2, r0, #1
 80069b6:	4606      	mov	r6, r0
 80069b8:	d1d6      	bne.n	8006968 <_svfiprintf_r+0x174>
 80069ba:	89ab      	ldrh	r3, [r5, #12]
 80069bc:	065b      	lsls	r3, r3, #25
 80069be:	f53f af2d 	bmi.w	800681c <_svfiprintf_r+0x28>
 80069c2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80069c4:	e72c      	b.n	8006820 <_svfiprintf_r+0x2c>
 80069c6:	ab03      	add	r3, sp, #12
 80069c8:	9300      	str	r3, [sp, #0]
 80069ca:	462a      	mov	r2, r5
 80069cc:	4b05      	ldr	r3, [pc, #20]	@ (80069e4 <_svfiprintf_r+0x1f0>)
 80069ce:	a904      	add	r1, sp, #16
 80069d0:	4638      	mov	r0, r7
 80069d2:	f000 f879 	bl	8006ac8 <_printf_i>
 80069d6:	e7ed      	b.n	80069b4 <_svfiprintf_r+0x1c0>
 80069d8:	08007637 	.word	0x08007637
 80069dc:	08007641 	.word	0x08007641
 80069e0:	00000000 	.word	0x00000000
 80069e4:	0800673d 	.word	0x0800673d
 80069e8:	0800763d 	.word	0x0800763d

080069ec <_printf_common>:
 80069ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80069f0:	4616      	mov	r6, r2
 80069f2:	4698      	mov	r8, r3
 80069f4:	688a      	ldr	r2, [r1, #8]
 80069f6:	690b      	ldr	r3, [r1, #16]
 80069f8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80069fc:	4293      	cmp	r3, r2
 80069fe:	bfb8      	it	lt
 8006a00:	4613      	movlt	r3, r2
 8006a02:	6033      	str	r3, [r6, #0]
 8006a04:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006a08:	4607      	mov	r7, r0
 8006a0a:	460c      	mov	r4, r1
 8006a0c:	b10a      	cbz	r2, 8006a12 <_printf_common+0x26>
 8006a0e:	3301      	adds	r3, #1
 8006a10:	6033      	str	r3, [r6, #0]
 8006a12:	6823      	ldr	r3, [r4, #0]
 8006a14:	0699      	lsls	r1, r3, #26
 8006a16:	bf42      	ittt	mi
 8006a18:	6833      	ldrmi	r3, [r6, #0]
 8006a1a:	3302      	addmi	r3, #2
 8006a1c:	6033      	strmi	r3, [r6, #0]
 8006a1e:	6825      	ldr	r5, [r4, #0]
 8006a20:	f015 0506 	ands.w	r5, r5, #6
 8006a24:	d106      	bne.n	8006a34 <_printf_common+0x48>
 8006a26:	f104 0a19 	add.w	sl, r4, #25
 8006a2a:	68e3      	ldr	r3, [r4, #12]
 8006a2c:	6832      	ldr	r2, [r6, #0]
 8006a2e:	1a9b      	subs	r3, r3, r2
 8006a30:	42ab      	cmp	r3, r5
 8006a32:	dc26      	bgt.n	8006a82 <_printf_common+0x96>
 8006a34:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006a38:	6822      	ldr	r2, [r4, #0]
 8006a3a:	3b00      	subs	r3, #0
 8006a3c:	bf18      	it	ne
 8006a3e:	2301      	movne	r3, #1
 8006a40:	0692      	lsls	r2, r2, #26
 8006a42:	d42b      	bmi.n	8006a9c <_printf_common+0xb0>
 8006a44:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006a48:	4641      	mov	r1, r8
 8006a4a:	4638      	mov	r0, r7
 8006a4c:	47c8      	blx	r9
 8006a4e:	3001      	adds	r0, #1
 8006a50:	d01e      	beq.n	8006a90 <_printf_common+0xa4>
 8006a52:	6823      	ldr	r3, [r4, #0]
 8006a54:	6922      	ldr	r2, [r4, #16]
 8006a56:	f003 0306 	and.w	r3, r3, #6
 8006a5a:	2b04      	cmp	r3, #4
 8006a5c:	bf02      	ittt	eq
 8006a5e:	68e5      	ldreq	r5, [r4, #12]
 8006a60:	6833      	ldreq	r3, [r6, #0]
 8006a62:	1aed      	subeq	r5, r5, r3
 8006a64:	68a3      	ldr	r3, [r4, #8]
 8006a66:	bf0c      	ite	eq
 8006a68:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006a6c:	2500      	movne	r5, #0
 8006a6e:	4293      	cmp	r3, r2
 8006a70:	bfc4      	itt	gt
 8006a72:	1a9b      	subgt	r3, r3, r2
 8006a74:	18ed      	addgt	r5, r5, r3
 8006a76:	2600      	movs	r6, #0
 8006a78:	341a      	adds	r4, #26
 8006a7a:	42b5      	cmp	r5, r6
 8006a7c:	d11a      	bne.n	8006ab4 <_printf_common+0xc8>
 8006a7e:	2000      	movs	r0, #0
 8006a80:	e008      	b.n	8006a94 <_printf_common+0xa8>
 8006a82:	2301      	movs	r3, #1
 8006a84:	4652      	mov	r2, sl
 8006a86:	4641      	mov	r1, r8
 8006a88:	4638      	mov	r0, r7
 8006a8a:	47c8      	blx	r9
 8006a8c:	3001      	adds	r0, #1
 8006a8e:	d103      	bne.n	8006a98 <_printf_common+0xac>
 8006a90:	f04f 30ff 	mov.w	r0, #4294967295
 8006a94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a98:	3501      	adds	r5, #1
 8006a9a:	e7c6      	b.n	8006a2a <_printf_common+0x3e>
 8006a9c:	18e1      	adds	r1, r4, r3
 8006a9e:	1c5a      	adds	r2, r3, #1
 8006aa0:	2030      	movs	r0, #48	@ 0x30
 8006aa2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006aa6:	4422      	add	r2, r4
 8006aa8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006aac:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006ab0:	3302      	adds	r3, #2
 8006ab2:	e7c7      	b.n	8006a44 <_printf_common+0x58>
 8006ab4:	2301      	movs	r3, #1
 8006ab6:	4622      	mov	r2, r4
 8006ab8:	4641      	mov	r1, r8
 8006aba:	4638      	mov	r0, r7
 8006abc:	47c8      	blx	r9
 8006abe:	3001      	adds	r0, #1
 8006ac0:	d0e6      	beq.n	8006a90 <_printf_common+0xa4>
 8006ac2:	3601      	adds	r6, #1
 8006ac4:	e7d9      	b.n	8006a7a <_printf_common+0x8e>
	...

08006ac8 <_printf_i>:
 8006ac8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006acc:	7e0f      	ldrb	r7, [r1, #24]
 8006ace:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006ad0:	2f78      	cmp	r7, #120	@ 0x78
 8006ad2:	4691      	mov	r9, r2
 8006ad4:	4680      	mov	r8, r0
 8006ad6:	460c      	mov	r4, r1
 8006ad8:	469a      	mov	sl, r3
 8006ada:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006ade:	d807      	bhi.n	8006af0 <_printf_i+0x28>
 8006ae0:	2f62      	cmp	r7, #98	@ 0x62
 8006ae2:	d80a      	bhi.n	8006afa <_printf_i+0x32>
 8006ae4:	2f00      	cmp	r7, #0
 8006ae6:	f000 80d2 	beq.w	8006c8e <_printf_i+0x1c6>
 8006aea:	2f58      	cmp	r7, #88	@ 0x58
 8006aec:	f000 80b9 	beq.w	8006c62 <_printf_i+0x19a>
 8006af0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006af4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006af8:	e03a      	b.n	8006b70 <_printf_i+0xa8>
 8006afa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006afe:	2b15      	cmp	r3, #21
 8006b00:	d8f6      	bhi.n	8006af0 <_printf_i+0x28>
 8006b02:	a101      	add	r1, pc, #4	@ (adr r1, 8006b08 <_printf_i+0x40>)
 8006b04:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006b08:	08006b61 	.word	0x08006b61
 8006b0c:	08006b75 	.word	0x08006b75
 8006b10:	08006af1 	.word	0x08006af1
 8006b14:	08006af1 	.word	0x08006af1
 8006b18:	08006af1 	.word	0x08006af1
 8006b1c:	08006af1 	.word	0x08006af1
 8006b20:	08006b75 	.word	0x08006b75
 8006b24:	08006af1 	.word	0x08006af1
 8006b28:	08006af1 	.word	0x08006af1
 8006b2c:	08006af1 	.word	0x08006af1
 8006b30:	08006af1 	.word	0x08006af1
 8006b34:	08006c75 	.word	0x08006c75
 8006b38:	08006b9f 	.word	0x08006b9f
 8006b3c:	08006c2f 	.word	0x08006c2f
 8006b40:	08006af1 	.word	0x08006af1
 8006b44:	08006af1 	.word	0x08006af1
 8006b48:	08006c97 	.word	0x08006c97
 8006b4c:	08006af1 	.word	0x08006af1
 8006b50:	08006b9f 	.word	0x08006b9f
 8006b54:	08006af1 	.word	0x08006af1
 8006b58:	08006af1 	.word	0x08006af1
 8006b5c:	08006c37 	.word	0x08006c37
 8006b60:	6833      	ldr	r3, [r6, #0]
 8006b62:	1d1a      	adds	r2, r3, #4
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	6032      	str	r2, [r6, #0]
 8006b68:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006b6c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006b70:	2301      	movs	r3, #1
 8006b72:	e09d      	b.n	8006cb0 <_printf_i+0x1e8>
 8006b74:	6833      	ldr	r3, [r6, #0]
 8006b76:	6820      	ldr	r0, [r4, #0]
 8006b78:	1d19      	adds	r1, r3, #4
 8006b7a:	6031      	str	r1, [r6, #0]
 8006b7c:	0606      	lsls	r6, r0, #24
 8006b7e:	d501      	bpl.n	8006b84 <_printf_i+0xbc>
 8006b80:	681d      	ldr	r5, [r3, #0]
 8006b82:	e003      	b.n	8006b8c <_printf_i+0xc4>
 8006b84:	0645      	lsls	r5, r0, #25
 8006b86:	d5fb      	bpl.n	8006b80 <_printf_i+0xb8>
 8006b88:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006b8c:	2d00      	cmp	r5, #0
 8006b8e:	da03      	bge.n	8006b98 <_printf_i+0xd0>
 8006b90:	232d      	movs	r3, #45	@ 0x2d
 8006b92:	426d      	negs	r5, r5
 8006b94:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006b98:	4859      	ldr	r0, [pc, #356]	@ (8006d00 <_printf_i+0x238>)
 8006b9a:	230a      	movs	r3, #10
 8006b9c:	e011      	b.n	8006bc2 <_printf_i+0xfa>
 8006b9e:	6821      	ldr	r1, [r4, #0]
 8006ba0:	6833      	ldr	r3, [r6, #0]
 8006ba2:	0608      	lsls	r0, r1, #24
 8006ba4:	f853 5b04 	ldr.w	r5, [r3], #4
 8006ba8:	d402      	bmi.n	8006bb0 <_printf_i+0xe8>
 8006baa:	0649      	lsls	r1, r1, #25
 8006bac:	bf48      	it	mi
 8006bae:	b2ad      	uxthmi	r5, r5
 8006bb0:	2f6f      	cmp	r7, #111	@ 0x6f
 8006bb2:	4853      	ldr	r0, [pc, #332]	@ (8006d00 <_printf_i+0x238>)
 8006bb4:	6033      	str	r3, [r6, #0]
 8006bb6:	bf14      	ite	ne
 8006bb8:	230a      	movne	r3, #10
 8006bba:	2308      	moveq	r3, #8
 8006bbc:	2100      	movs	r1, #0
 8006bbe:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006bc2:	6866      	ldr	r6, [r4, #4]
 8006bc4:	60a6      	str	r6, [r4, #8]
 8006bc6:	2e00      	cmp	r6, #0
 8006bc8:	bfa2      	ittt	ge
 8006bca:	6821      	ldrge	r1, [r4, #0]
 8006bcc:	f021 0104 	bicge.w	r1, r1, #4
 8006bd0:	6021      	strge	r1, [r4, #0]
 8006bd2:	b90d      	cbnz	r5, 8006bd8 <_printf_i+0x110>
 8006bd4:	2e00      	cmp	r6, #0
 8006bd6:	d04b      	beq.n	8006c70 <_printf_i+0x1a8>
 8006bd8:	4616      	mov	r6, r2
 8006bda:	fbb5 f1f3 	udiv	r1, r5, r3
 8006bde:	fb03 5711 	mls	r7, r3, r1, r5
 8006be2:	5dc7      	ldrb	r7, [r0, r7]
 8006be4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006be8:	462f      	mov	r7, r5
 8006bea:	42bb      	cmp	r3, r7
 8006bec:	460d      	mov	r5, r1
 8006bee:	d9f4      	bls.n	8006bda <_printf_i+0x112>
 8006bf0:	2b08      	cmp	r3, #8
 8006bf2:	d10b      	bne.n	8006c0c <_printf_i+0x144>
 8006bf4:	6823      	ldr	r3, [r4, #0]
 8006bf6:	07df      	lsls	r7, r3, #31
 8006bf8:	d508      	bpl.n	8006c0c <_printf_i+0x144>
 8006bfa:	6923      	ldr	r3, [r4, #16]
 8006bfc:	6861      	ldr	r1, [r4, #4]
 8006bfe:	4299      	cmp	r1, r3
 8006c00:	bfde      	ittt	le
 8006c02:	2330      	movle	r3, #48	@ 0x30
 8006c04:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006c08:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006c0c:	1b92      	subs	r2, r2, r6
 8006c0e:	6122      	str	r2, [r4, #16]
 8006c10:	f8cd a000 	str.w	sl, [sp]
 8006c14:	464b      	mov	r3, r9
 8006c16:	aa03      	add	r2, sp, #12
 8006c18:	4621      	mov	r1, r4
 8006c1a:	4640      	mov	r0, r8
 8006c1c:	f7ff fee6 	bl	80069ec <_printf_common>
 8006c20:	3001      	adds	r0, #1
 8006c22:	d14a      	bne.n	8006cba <_printf_i+0x1f2>
 8006c24:	f04f 30ff 	mov.w	r0, #4294967295
 8006c28:	b004      	add	sp, #16
 8006c2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c2e:	6823      	ldr	r3, [r4, #0]
 8006c30:	f043 0320 	orr.w	r3, r3, #32
 8006c34:	6023      	str	r3, [r4, #0]
 8006c36:	4833      	ldr	r0, [pc, #204]	@ (8006d04 <_printf_i+0x23c>)
 8006c38:	2778      	movs	r7, #120	@ 0x78
 8006c3a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006c3e:	6823      	ldr	r3, [r4, #0]
 8006c40:	6831      	ldr	r1, [r6, #0]
 8006c42:	061f      	lsls	r7, r3, #24
 8006c44:	f851 5b04 	ldr.w	r5, [r1], #4
 8006c48:	d402      	bmi.n	8006c50 <_printf_i+0x188>
 8006c4a:	065f      	lsls	r7, r3, #25
 8006c4c:	bf48      	it	mi
 8006c4e:	b2ad      	uxthmi	r5, r5
 8006c50:	6031      	str	r1, [r6, #0]
 8006c52:	07d9      	lsls	r1, r3, #31
 8006c54:	bf44      	itt	mi
 8006c56:	f043 0320 	orrmi.w	r3, r3, #32
 8006c5a:	6023      	strmi	r3, [r4, #0]
 8006c5c:	b11d      	cbz	r5, 8006c66 <_printf_i+0x19e>
 8006c5e:	2310      	movs	r3, #16
 8006c60:	e7ac      	b.n	8006bbc <_printf_i+0xf4>
 8006c62:	4827      	ldr	r0, [pc, #156]	@ (8006d00 <_printf_i+0x238>)
 8006c64:	e7e9      	b.n	8006c3a <_printf_i+0x172>
 8006c66:	6823      	ldr	r3, [r4, #0]
 8006c68:	f023 0320 	bic.w	r3, r3, #32
 8006c6c:	6023      	str	r3, [r4, #0]
 8006c6e:	e7f6      	b.n	8006c5e <_printf_i+0x196>
 8006c70:	4616      	mov	r6, r2
 8006c72:	e7bd      	b.n	8006bf0 <_printf_i+0x128>
 8006c74:	6833      	ldr	r3, [r6, #0]
 8006c76:	6825      	ldr	r5, [r4, #0]
 8006c78:	6961      	ldr	r1, [r4, #20]
 8006c7a:	1d18      	adds	r0, r3, #4
 8006c7c:	6030      	str	r0, [r6, #0]
 8006c7e:	062e      	lsls	r6, r5, #24
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	d501      	bpl.n	8006c88 <_printf_i+0x1c0>
 8006c84:	6019      	str	r1, [r3, #0]
 8006c86:	e002      	b.n	8006c8e <_printf_i+0x1c6>
 8006c88:	0668      	lsls	r0, r5, #25
 8006c8a:	d5fb      	bpl.n	8006c84 <_printf_i+0x1bc>
 8006c8c:	8019      	strh	r1, [r3, #0]
 8006c8e:	2300      	movs	r3, #0
 8006c90:	6123      	str	r3, [r4, #16]
 8006c92:	4616      	mov	r6, r2
 8006c94:	e7bc      	b.n	8006c10 <_printf_i+0x148>
 8006c96:	6833      	ldr	r3, [r6, #0]
 8006c98:	1d1a      	adds	r2, r3, #4
 8006c9a:	6032      	str	r2, [r6, #0]
 8006c9c:	681e      	ldr	r6, [r3, #0]
 8006c9e:	6862      	ldr	r2, [r4, #4]
 8006ca0:	2100      	movs	r1, #0
 8006ca2:	4630      	mov	r0, r6
 8006ca4:	f7f9 fad4 	bl	8000250 <memchr>
 8006ca8:	b108      	cbz	r0, 8006cae <_printf_i+0x1e6>
 8006caa:	1b80      	subs	r0, r0, r6
 8006cac:	6060      	str	r0, [r4, #4]
 8006cae:	6863      	ldr	r3, [r4, #4]
 8006cb0:	6123      	str	r3, [r4, #16]
 8006cb2:	2300      	movs	r3, #0
 8006cb4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006cb8:	e7aa      	b.n	8006c10 <_printf_i+0x148>
 8006cba:	6923      	ldr	r3, [r4, #16]
 8006cbc:	4632      	mov	r2, r6
 8006cbe:	4649      	mov	r1, r9
 8006cc0:	4640      	mov	r0, r8
 8006cc2:	47d0      	blx	sl
 8006cc4:	3001      	adds	r0, #1
 8006cc6:	d0ad      	beq.n	8006c24 <_printf_i+0x15c>
 8006cc8:	6823      	ldr	r3, [r4, #0]
 8006cca:	079b      	lsls	r3, r3, #30
 8006ccc:	d413      	bmi.n	8006cf6 <_printf_i+0x22e>
 8006cce:	68e0      	ldr	r0, [r4, #12]
 8006cd0:	9b03      	ldr	r3, [sp, #12]
 8006cd2:	4298      	cmp	r0, r3
 8006cd4:	bfb8      	it	lt
 8006cd6:	4618      	movlt	r0, r3
 8006cd8:	e7a6      	b.n	8006c28 <_printf_i+0x160>
 8006cda:	2301      	movs	r3, #1
 8006cdc:	4632      	mov	r2, r6
 8006cde:	4649      	mov	r1, r9
 8006ce0:	4640      	mov	r0, r8
 8006ce2:	47d0      	blx	sl
 8006ce4:	3001      	adds	r0, #1
 8006ce6:	d09d      	beq.n	8006c24 <_printf_i+0x15c>
 8006ce8:	3501      	adds	r5, #1
 8006cea:	68e3      	ldr	r3, [r4, #12]
 8006cec:	9903      	ldr	r1, [sp, #12]
 8006cee:	1a5b      	subs	r3, r3, r1
 8006cf0:	42ab      	cmp	r3, r5
 8006cf2:	dcf2      	bgt.n	8006cda <_printf_i+0x212>
 8006cf4:	e7eb      	b.n	8006cce <_printf_i+0x206>
 8006cf6:	2500      	movs	r5, #0
 8006cf8:	f104 0619 	add.w	r6, r4, #25
 8006cfc:	e7f5      	b.n	8006cea <_printf_i+0x222>
 8006cfe:	bf00      	nop
 8006d00:	08007648 	.word	0x08007648
 8006d04:	08007659 	.word	0x08007659

08006d08 <__sflush_r>:
 8006d08:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006d0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d10:	0716      	lsls	r6, r2, #28
 8006d12:	4605      	mov	r5, r0
 8006d14:	460c      	mov	r4, r1
 8006d16:	d454      	bmi.n	8006dc2 <__sflush_r+0xba>
 8006d18:	684b      	ldr	r3, [r1, #4]
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	dc02      	bgt.n	8006d24 <__sflush_r+0x1c>
 8006d1e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	dd48      	ble.n	8006db6 <__sflush_r+0xae>
 8006d24:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006d26:	2e00      	cmp	r6, #0
 8006d28:	d045      	beq.n	8006db6 <__sflush_r+0xae>
 8006d2a:	2300      	movs	r3, #0
 8006d2c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006d30:	682f      	ldr	r7, [r5, #0]
 8006d32:	6a21      	ldr	r1, [r4, #32]
 8006d34:	602b      	str	r3, [r5, #0]
 8006d36:	d030      	beq.n	8006d9a <__sflush_r+0x92>
 8006d38:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006d3a:	89a3      	ldrh	r3, [r4, #12]
 8006d3c:	0759      	lsls	r1, r3, #29
 8006d3e:	d505      	bpl.n	8006d4c <__sflush_r+0x44>
 8006d40:	6863      	ldr	r3, [r4, #4]
 8006d42:	1ad2      	subs	r2, r2, r3
 8006d44:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006d46:	b10b      	cbz	r3, 8006d4c <__sflush_r+0x44>
 8006d48:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006d4a:	1ad2      	subs	r2, r2, r3
 8006d4c:	2300      	movs	r3, #0
 8006d4e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006d50:	6a21      	ldr	r1, [r4, #32]
 8006d52:	4628      	mov	r0, r5
 8006d54:	47b0      	blx	r6
 8006d56:	1c43      	adds	r3, r0, #1
 8006d58:	89a3      	ldrh	r3, [r4, #12]
 8006d5a:	d106      	bne.n	8006d6a <__sflush_r+0x62>
 8006d5c:	6829      	ldr	r1, [r5, #0]
 8006d5e:	291d      	cmp	r1, #29
 8006d60:	d82b      	bhi.n	8006dba <__sflush_r+0xb2>
 8006d62:	4a2a      	ldr	r2, [pc, #168]	@ (8006e0c <__sflush_r+0x104>)
 8006d64:	410a      	asrs	r2, r1
 8006d66:	07d6      	lsls	r6, r2, #31
 8006d68:	d427      	bmi.n	8006dba <__sflush_r+0xb2>
 8006d6a:	2200      	movs	r2, #0
 8006d6c:	6062      	str	r2, [r4, #4]
 8006d6e:	04d9      	lsls	r1, r3, #19
 8006d70:	6922      	ldr	r2, [r4, #16]
 8006d72:	6022      	str	r2, [r4, #0]
 8006d74:	d504      	bpl.n	8006d80 <__sflush_r+0x78>
 8006d76:	1c42      	adds	r2, r0, #1
 8006d78:	d101      	bne.n	8006d7e <__sflush_r+0x76>
 8006d7a:	682b      	ldr	r3, [r5, #0]
 8006d7c:	b903      	cbnz	r3, 8006d80 <__sflush_r+0x78>
 8006d7e:	6560      	str	r0, [r4, #84]	@ 0x54
 8006d80:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006d82:	602f      	str	r7, [r5, #0]
 8006d84:	b1b9      	cbz	r1, 8006db6 <__sflush_r+0xae>
 8006d86:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006d8a:	4299      	cmp	r1, r3
 8006d8c:	d002      	beq.n	8006d94 <__sflush_r+0x8c>
 8006d8e:	4628      	mov	r0, r5
 8006d90:	f7ff fbd4 	bl	800653c <_free_r>
 8006d94:	2300      	movs	r3, #0
 8006d96:	6363      	str	r3, [r4, #52]	@ 0x34
 8006d98:	e00d      	b.n	8006db6 <__sflush_r+0xae>
 8006d9a:	2301      	movs	r3, #1
 8006d9c:	4628      	mov	r0, r5
 8006d9e:	47b0      	blx	r6
 8006da0:	4602      	mov	r2, r0
 8006da2:	1c50      	adds	r0, r2, #1
 8006da4:	d1c9      	bne.n	8006d3a <__sflush_r+0x32>
 8006da6:	682b      	ldr	r3, [r5, #0]
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d0c6      	beq.n	8006d3a <__sflush_r+0x32>
 8006dac:	2b1d      	cmp	r3, #29
 8006dae:	d001      	beq.n	8006db4 <__sflush_r+0xac>
 8006db0:	2b16      	cmp	r3, #22
 8006db2:	d11e      	bne.n	8006df2 <__sflush_r+0xea>
 8006db4:	602f      	str	r7, [r5, #0]
 8006db6:	2000      	movs	r0, #0
 8006db8:	e022      	b.n	8006e00 <__sflush_r+0xf8>
 8006dba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006dbe:	b21b      	sxth	r3, r3
 8006dc0:	e01b      	b.n	8006dfa <__sflush_r+0xf2>
 8006dc2:	690f      	ldr	r7, [r1, #16]
 8006dc4:	2f00      	cmp	r7, #0
 8006dc6:	d0f6      	beq.n	8006db6 <__sflush_r+0xae>
 8006dc8:	0793      	lsls	r3, r2, #30
 8006dca:	680e      	ldr	r6, [r1, #0]
 8006dcc:	bf08      	it	eq
 8006dce:	694b      	ldreq	r3, [r1, #20]
 8006dd0:	600f      	str	r7, [r1, #0]
 8006dd2:	bf18      	it	ne
 8006dd4:	2300      	movne	r3, #0
 8006dd6:	eba6 0807 	sub.w	r8, r6, r7
 8006dda:	608b      	str	r3, [r1, #8]
 8006ddc:	f1b8 0f00 	cmp.w	r8, #0
 8006de0:	dde9      	ble.n	8006db6 <__sflush_r+0xae>
 8006de2:	6a21      	ldr	r1, [r4, #32]
 8006de4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006de6:	4643      	mov	r3, r8
 8006de8:	463a      	mov	r2, r7
 8006dea:	4628      	mov	r0, r5
 8006dec:	47b0      	blx	r6
 8006dee:	2800      	cmp	r0, #0
 8006df0:	dc08      	bgt.n	8006e04 <__sflush_r+0xfc>
 8006df2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006df6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006dfa:	81a3      	strh	r3, [r4, #12]
 8006dfc:	f04f 30ff 	mov.w	r0, #4294967295
 8006e00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006e04:	4407      	add	r7, r0
 8006e06:	eba8 0800 	sub.w	r8, r8, r0
 8006e0a:	e7e7      	b.n	8006ddc <__sflush_r+0xd4>
 8006e0c:	dfbffffe 	.word	0xdfbffffe

08006e10 <_fflush_r>:
 8006e10:	b538      	push	{r3, r4, r5, lr}
 8006e12:	690b      	ldr	r3, [r1, #16]
 8006e14:	4605      	mov	r5, r0
 8006e16:	460c      	mov	r4, r1
 8006e18:	b913      	cbnz	r3, 8006e20 <_fflush_r+0x10>
 8006e1a:	2500      	movs	r5, #0
 8006e1c:	4628      	mov	r0, r5
 8006e1e:	bd38      	pop	{r3, r4, r5, pc}
 8006e20:	b118      	cbz	r0, 8006e2a <_fflush_r+0x1a>
 8006e22:	6a03      	ldr	r3, [r0, #32]
 8006e24:	b90b      	cbnz	r3, 8006e2a <_fflush_r+0x1a>
 8006e26:	f7ff fa47 	bl	80062b8 <__sinit>
 8006e2a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d0f3      	beq.n	8006e1a <_fflush_r+0xa>
 8006e32:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006e34:	07d0      	lsls	r0, r2, #31
 8006e36:	d404      	bmi.n	8006e42 <_fflush_r+0x32>
 8006e38:	0599      	lsls	r1, r3, #22
 8006e3a:	d402      	bmi.n	8006e42 <_fflush_r+0x32>
 8006e3c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006e3e:	f7ff fb4e 	bl	80064de <__retarget_lock_acquire_recursive>
 8006e42:	4628      	mov	r0, r5
 8006e44:	4621      	mov	r1, r4
 8006e46:	f7ff ff5f 	bl	8006d08 <__sflush_r>
 8006e4a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006e4c:	07da      	lsls	r2, r3, #31
 8006e4e:	4605      	mov	r5, r0
 8006e50:	d4e4      	bmi.n	8006e1c <_fflush_r+0xc>
 8006e52:	89a3      	ldrh	r3, [r4, #12]
 8006e54:	059b      	lsls	r3, r3, #22
 8006e56:	d4e1      	bmi.n	8006e1c <_fflush_r+0xc>
 8006e58:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006e5a:	f7ff fb41 	bl	80064e0 <__retarget_lock_release_recursive>
 8006e5e:	e7dd      	b.n	8006e1c <_fflush_r+0xc>

08006e60 <fiprintf>:
 8006e60:	b40e      	push	{r1, r2, r3}
 8006e62:	b503      	push	{r0, r1, lr}
 8006e64:	4601      	mov	r1, r0
 8006e66:	ab03      	add	r3, sp, #12
 8006e68:	4805      	ldr	r0, [pc, #20]	@ (8006e80 <fiprintf+0x20>)
 8006e6a:	f853 2b04 	ldr.w	r2, [r3], #4
 8006e6e:	6800      	ldr	r0, [r0, #0]
 8006e70:	9301      	str	r3, [sp, #4]
 8006e72:	f000 f88f 	bl	8006f94 <_vfiprintf_r>
 8006e76:	b002      	add	sp, #8
 8006e78:	f85d eb04 	ldr.w	lr, [sp], #4
 8006e7c:	b003      	add	sp, #12
 8006e7e:	4770      	bx	lr
 8006e80:	20000020 	.word	0x20000020

08006e84 <memmove>:
 8006e84:	4288      	cmp	r0, r1
 8006e86:	b510      	push	{r4, lr}
 8006e88:	eb01 0402 	add.w	r4, r1, r2
 8006e8c:	d902      	bls.n	8006e94 <memmove+0x10>
 8006e8e:	4284      	cmp	r4, r0
 8006e90:	4623      	mov	r3, r4
 8006e92:	d807      	bhi.n	8006ea4 <memmove+0x20>
 8006e94:	1e43      	subs	r3, r0, #1
 8006e96:	42a1      	cmp	r1, r4
 8006e98:	d008      	beq.n	8006eac <memmove+0x28>
 8006e9a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006e9e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006ea2:	e7f8      	b.n	8006e96 <memmove+0x12>
 8006ea4:	4402      	add	r2, r0
 8006ea6:	4601      	mov	r1, r0
 8006ea8:	428a      	cmp	r2, r1
 8006eaa:	d100      	bne.n	8006eae <memmove+0x2a>
 8006eac:	bd10      	pop	{r4, pc}
 8006eae:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006eb2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006eb6:	e7f7      	b.n	8006ea8 <memmove+0x24>

08006eb8 <_sbrk_r>:
 8006eb8:	b538      	push	{r3, r4, r5, lr}
 8006eba:	4d06      	ldr	r5, [pc, #24]	@ (8006ed4 <_sbrk_r+0x1c>)
 8006ebc:	2300      	movs	r3, #0
 8006ebe:	4604      	mov	r4, r0
 8006ec0:	4608      	mov	r0, r1
 8006ec2:	602b      	str	r3, [r5, #0]
 8006ec4:	f7f9 ff62 	bl	8000d8c <_sbrk>
 8006ec8:	1c43      	adds	r3, r0, #1
 8006eca:	d102      	bne.n	8006ed2 <_sbrk_r+0x1a>
 8006ecc:	682b      	ldr	r3, [r5, #0]
 8006ece:	b103      	cbz	r3, 8006ed2 <_sbrk_r+0x1a>
 8006ed0:	6023      	str	r3, [r4, #0]
 8006ed2:	bd38      	pop	{r3, r4, r5, pc}
 8006ed4:	2000bd94 	.word	0x2000bd94

08006ed8 <abort>:
 8006ed8:	b508      	push	{r3, lr}
 8006eda:	2006      	movs	r0, #6
 8006edc:	f000 fa2e 	bl	800733c <raise>
 8006ee0:	2001      	movs	r0, #1
 8006ee2:	f7f9 fedb 	bl	8000c9c <_exit>

08006ee6 <_realloc_r>:
 8006ee6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006eea:	4680      	mov	r8, r0
 8006eec:	4615      	mov	r5, r2
 8006eee:	460c      	mov	r4, r1
 8006ef0:	b921      	cbnz	r1, 8006efc <_realloc_r+0x16>
 8006ef2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006ef6:	4611      	mov	r1, r2
 8006ef8:	f7ff bb94 	b.w	8006624 <_malloc_r>
 8006efc:	b92a      	cbnz	r2, 8006f0a <_realloc_r+0x24>
 8006efe:	f7ff fb1d 	bl	800653c <_free_r>
 8006f02:	2400      	movs	r4, #0
 8006f04:	4620      	mov	r0, r4
 8006f06:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006f0a:	f000 fa33 	bl	8007374 <_malloc_usable_size_r>
 8006f0e:	4285      	cmp	r5, r0
 8006f10:	4606      	mov	r6, r0
 8006f12:	d802      	bhi.n	8006f1a <_realloc_r+0x34>
 8006f14:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8006f18:	d8f4      	bhi.n	8006f04 <_realloc_r+0x1e>
 8006f1a:	4629      	mov	r1, r5
 8006f1c:	4640      	mov	r0, r8
 8006f1e:	f7ff fb81 	bl	8006624 <_malloc_r>
 8006f22:	4607      	mov	r7, r0
 8006f24:	2800      	cmp	r0, #0
 8006f26:	d0ec      	beq.n	8006f02 <_realloc_r+0x1c>
 8006f28:	42b5      	cmp	r5, r6
 8006f2a:	462a      	mov	r2, r5
 8006f2c:	4621      	mov	r1, r4
 8006f2e:	bf28      	it	cs
 8006f30:	4632      	movcs	r2, r6
 8006f32:	f7ff fad6 	bl	80064e2 <memcpy>
 8006f36:	4621      	mov	r1, r4
 8006f38:	4640      	mov	r0, r8
 8006f3a:	f7ff faff 	bl	800653c <_free_r>
 8006f3e:	463c      	mov	r4, r7
 8006f40:	e7e0      	b.n	8006f04 <_realloc_r+0x1e>

08006f42 <__sfputc_r>:
 8006f42:	6893      	ldr	r3, [r2, #8]
 8006f44:	3b01      	subs	r3, #1
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	b410      	push	{r4}
 8006f4a:	6093      	str	r3, [r2, #8]
 8006f4c:	da08      	bge.n	8006f60 <__sfputc_r+0x1e>
 8006f4e:	6994      	ldr	r4, [r2, #24]
 8006f50:	42a3      	cmp	r3, r4
 8006f52:	db01      	blt.n	8006f58 <__sfputc_r+0x16>
 8006f54:	290a      	cmp	r1, #10
 8006f56:	d103      	bne.n	8006f60 <__sfputc_r+0x1e>
 8006f58:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006f5c:	f000 b932 	b.w	80071c4 <__swbuf_r>
 8006f60:	6813      	ldr	r3, [r2, #0]
 8006f62:	1c58      	adds	r0, r3, #1
 8006f64:	6010      	str	r0, [r2, #0]
 8006f66:	7019      	strb	r1, [r3, #0]
 8006f68:	4608      	mov	r0, r1
 8006f6a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006f6e:	4770      	bx	lr

08006f70 <__sfputs_r>:
 8006f70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f72:	4606      	mov	r6, r0
 8006f74:	460f      	mov	r7, r1
 8006f76:	4614      	mov	r4, r2
 8006f78:	18d5      	adds	r5, r2, r3
 8006f7a:	42ac      	cmp	r4, r5
 8006f7c:	d101      	bne.n	8006f82 <__sfputs_r+0x12>
 8006f7e:	2000      	movs	r0, #0
 8006f80:	e007      	b.n	8006f92 <__sfputs_r+0x22>
 8006f82:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006f86:	463a      	mov	r2, r7
 8006f88:	4630      	mov	r0, r6
 8006f8a:	f7ff ffda 	bl	8006f42 <__sfputc_r>
 8006f8e:	1c43      	adds	r3, r0, #1
 8006f90:	d1f3      	bne.n	8006f7a <__sfputs_r+0xa>
 8006f92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006f94 <_vfiprintf_r>:
 8006f94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f98:	460d      	mov	r5, r1
 8006f9a:	b09d      	sub	sp, #116	@ 0x74
 8006f9c:	4614      	mov	r4, r2
 8006f9e:	4698      	mov	r8, r3
 8006fa0:	4606      	mov	r6, r0
 8006fa2:	b118      	cbz	r0, 8006fac <_vfiprintf_r+0x18>
 8006fa4:	6a03      	ldr	r3, [r0, #32]
 8006fa6:	b90b      	cbnz	r3, 8006fac <_vfiprintf_r+0x18>
 8006fa8:	f7ff f986 	bl	80062b8 <__sinit>
 8006fac:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006fae:	07d9      	lsls	r1, r3, #31
 8006fb0:	d405      	bmi.n	8006fbe <_vfiprintf_r+0x2a>
 8006fb2:	89ab      	ldrh	r3, [r5, #12]
 8006fb4:	059a      	lsls	r2, r3, #22
 8006fb6:	d402      	bmi.n	8006fbe <_vfiprintf_r+0x2a>
 8006fb8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006fba:	f7ff fa90 	bl	80064de <__retarget_lock_acquire_recursive>
 8006fbe:	89ab      	ldrh	r3, [r5, #12]
 8006fc0:	071b      	lsls	r3, r3, #28
 8006fc2:	d501      	bpl.n	8006fc8 <_vfiprintf_r+0x34>
 8006fc4:	692b      	ldr	r3, [r5, #16]
 8006fc6:	b99b      	cbnz	r3, 8006ff0 <_vfiprintf_r+0x5c>
 8006fc8:	4629      	mov	r1, r5
 8006fca:	4630      	mov	r0, r6
 8006fcc:	f000 f938 	bl	8007240 <__swsetup_r>
 8006fd0:	b170      	cbz	r0, 8006ff0 <_vfiprintf_r+0x5c>
 8006fd2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006fd4:	07dc      	lsls	r4, r3, #31
 8006fd6:	d504      	bpl.n	8006fe2 <_vfiprintf_r+0x4e>
 8006fd8:	f04f 30ff 	mov.w	r0, #4294967295
 8006fdc:	b01d      	add	sp, #116	@ 0x74
 8006fde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006fe2:	89ab      	ldrh	r3, [r5, #12]
 8006fe4:	0598      	lsls	r0, r3, #22
 8006fe6:	d4f7      	bmi.n	8006fd8 <_vfiprintf_r+0x44>
 8006fe8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006fea:	f7ff fa79 	bl	80064e0 <__retarget_lock_release_recursive>
 8006fee:	e7f3      	b.n	8006fd8 <_vfiprintf_r+0x44>
 8006ff0:	2300      	movs	r3, #0
 8006ff2:	9309      	str	r3, [sp, #36]	@ 0x24
 8006ff4:	2320      	movs	r3, #32
 8006ff6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006ffa:	f8cd 800c 	str.w	r8, [sp, #12]
 8006ffe:	2330      	movs	r3, #48	@ 0x30
 8007000:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80071b0 <_vfiprintf_r+0x21c>
 8007004:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007008:	f04f 0901 	mov.w	r9, #1
 800700c:	4623      	mov	r3, r4
 800700e:	469a      	mov	sl, r3
 8007010:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007014:	b10a      	cbz	r2, 800701a <_vfiprintf_r+0x86>
 8007016:	2a25      	cmp	r2, #37	@ 0x25
 8007018:	d1f9      	bne.n	800700e <_vfiprintf_r+0x7a>
 800701a:	ebba 0b04 	subs.w	fp, sl, r4
 800701e:	d00b      	beq.n	8007038 <_vfiprintf_r+0xa4>
 8007020:	465b      	mov	r3, fp
 8007022:	4622      	mov	r2, r4
 8007024:	4629      	mov	r1, r5
 8007026:	4630      	mov	r0, r6
 8007028:	f7ff ffa2 	bl	8006f70 <__sfputs_r>
 800702c:	3001      	adds	r0, #1
 800702e:	f000 80a7 	beq.w	8007180 <_vfiprintf_r+0x1ec>
 8007032:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007034:	445a      	add	r2, fp
 8007036:	9209      	str	r2, [sp, #36]	@ 0x24
 8007038:	f89a 3000 	ldrb.w	r3, [sl]
 800703c:	2b00      	cmp	r3, #0
 800703e:	f000 809f 	beq.w	8007180 <_vfiprintf_r+0x1ec>
 8007042:	2300      	movs	r3, #0
 8007044:	f04f 32ff 	mov.w	r2, #4294967295
 8007048:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800704c:	f10a 0a01 	add.w	sl, sl, #1
 8007050:	9304      	str	r3, [sp, #16]
 8007052:	9307      	str	r3, [sp, #28]
 8007054:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007058:	931a      	str	r3, [sp, #104]	@ 0x68
 800705a:	4654      	mov	r4, sl
 800705c:	2205      	movs	r2, #5
 800705e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007062:	4853      	ldr	r0, [pc, #332]	@ (80071b0 <_vfiprintf_r+0x21c>)
 8007064:	f7f9 f8f4 	bl	8000250 <memchr>
 8007068:	9a04      	ldr	r2, [sp, #16]
 800706a:	b9d8      	cbnz	r0, 80070a4 <_vfiprintf_r+0x110>
 800706c:	06d1      	lsls	r1, r2, #27
 800706e:	bf44      	itt	mi
 8007070:	2320      	movmi	r3, #32
 8007072:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007076:	0713      	lsls	r3, r2, #28
 8007078:	bf44      	itt	mi
 800707a:	232b      	movmi	r3, #43	@ 0x2b
 800707c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007080:	f89a 3000 	ldrb.w	r3, [sl]
 8007084:	2b2a      	cmp	r3, #42	@ 0x2a
 8007086:	d015      	beq.n	80070b4 <_vfiprintf_r+0x120>
 8007088:	9a07      	ldr	r2, [sp, #28]
 800708a:	4654      	mov	r4, sl
 800708c:	2000      	movs	r0, #0
 800708e:	f04f 0c0a 	mov.w	ip, #10
 8007092:	4621      	mov	r1, r4
 8007094:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007098:	3b30      	subs	r3, #48	@ 0x30
 800709a:	2b09      	cmp	r3, #9
 800709c:	d94b      	bls.n	8007136 <_vfiprintf_r+0x1a2>
 800709e:	b1b0      	cbz	r0, 80070ce <_vfiprintf_r+0x13a>
 80070a0:	9207      	str	r2, [sp, #28]
 80070a2:	e014      	b.n	80070ce <_vfiprintf_r+0x13a>
 80070a4:	eba0 0308 	sub.w	r3, r0, r8
 80070a8:	fa09 f303 	lsl.w	r3, r9, r3
 80070ac:	4313      	orrs	r3, r2
 80070ae:	9304      	str	r3, [sp, #16]
 80070b0:	46a2      	mov	sl, r4
 80070b2:	e7d2      	b.n	800705a <_vfiprintf_r+0xc6>
 80070b4:	9b03      	ldr	r3, [sp, #12]
 80070b6:	1d19      	adds	r1, r3, #4
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	9103      	str	r1, [sp, #12]
 80070bc:	2b00      	cmp	r3, #0
 80070be:	bfbb      	ittet	lt
 80070c0:	425b      	neglt	r3, r3
 80070c2:	f042 0202 	orrlt.w	r2, r2, #2
 80070c6:	9307      	strge	r3, [sp, #28]
 80070c8:	9307      	strlt	r3, [sp, #28]
 80070ca:	bfb8      	it	lt
 80070cc:	9204      	strlt	r2, [sp, #16]
 80070ce:	7823      	ldrb	r3, [r4, #0]
 80070d0:	2b2e      	cmp	r3, #46	@ 0x2e
 80070d2:	d10a      	bne.n	80070ea <_vfiprintf_r+0x156>
 80070d4:	7863      	ldrb	r3, [r4, #1]
 80070d6:	2b2a      	cmp	r3, #42	@ 0x2a
 80070d8:	d132      	bne.n	8007140 <_vfiprintf_r+0x1ac>
 80070da:	9b03      	ldr	r3, [sp, #12]
 80070dc:	1d1a      	adds	r2, r3, #4
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	9203      	str	r2, [sp, #12]
 80070e2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80070e6:	3402      	adds	r4, #2
 80070e8:	9305      	str	r3, [sp, #20]
 80070ea:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80071c0 <_vfiprintf_r+0x22c>
 80070ee:	7821      	ldrb	r1, [r4, #0]
 80070f0:	2203      	movs	r2, #3
 80070f2:	4650      	mov	r0, sl
 80070f4:	f7f9 f8ac 	bl	8000250 <memchr>
 80070f8:	b138      	cbz	r0, 800710a <_vfiprintf_r+0x176>
 80070fa:	9b04      	ldr	r3, [sp, #16]
 80070fc:	eba0 000a 	sub.w	r0, r0, sl
 8007100:	2240      	movs	r2, #64	@ 0x40
 8007102:	4082      	lsls	r2, r0
 8007104:	4313      	orrs	r3, r2
 8007106:	3401      	adds	r4, #1
 8007108:	9304      	str	r3, [sp, #16]
 800710a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800710e:	4829      	ldr	r0, [pc, #164]	@ (80071b4 <_vfiprintf_r+0x220>)
 8007110:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007114:	2206      	movs	r2, #6
 8007116:	f7f9 f89b 	bl	8000250 <memchr>
 800711a:	2800      	cmp	r0, #0
 800711c:	d03f      	beq.n	800719e <_vfiprintf_r+0x20a>
 800711e:	4b26      	ldr	r3, [pc, #152]	@ (80071b8 <_vfiprintf_r+0x224>)
 8007120:	bb1b      	cbnz	r3, 800716a <_vfiprintf_r+0x1d6>
 8007122:	9b03      	ldr	r3, [sp, #12]
 8007124:	3307      	adds	r3, #7
 8007126:	f023 0307 	bic.w	r3, r3, #7
 800712a:	3308      	adds	r3, #8
 800712c:	9303      	str	r3, [sp, #12]
 800712e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007130:	443b      	add	r3, r7
 8007132:	9309      	str	r3, [sp, #36]	@ 0x24
 8007134:	e76a      	b.n	800700c <_vfiprintf_r+0x78>
 8007136:	fb0c 3202 	mla	r2, ip, r2, r3
 800713a:	460c      	mov	r4, r1
 800713c:	2001      	movs	r0, #1
 800713e:	e7a8      	b.n	8007092 <_vfiprintf_r+0xfe>
 8007140:	2300      	movs	r3, #0
 8007142:	3401      	adds	r4, #1
 8007144:	9305      	str	r3, [sp, #20]
 8007146:	4619      	mov	r1, r3
 8007148:	f04f 0c0a 	mov.w	ip, #10
 800714c:	4620      	mov	r0, r4
 800714e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007152:	3a30      	subs	r2, #48	@ 0x30
 8007154:	2a09      	cmp	r2, #9
 8007156:	d903      	bls.n	8007160 <_vfiprintf_r+0x1cc>
 8007158:	2b00      	cmp	r3, #0
 800715a:	d0c6      	beq.n	80070ea <_vfiprintf_r+0x156>
 800715c:	9105      	str	r1, [sp, #20]
 800715e:	e7c4      	b.n	80070ea <_vfiprintf_r+0x156>
 8007160:	fb0c 2101 	mla	r1, ip, r1, r2
 8007164:	4604      	mov	r4, r0
 8007166:	2301      	movs	r3, #1
 8007168:	e7f0      	b.n	800714c <_vfiprintf_r+0x1b8>
 800716a:	ab03      	add	r3, sp, #12
 800716c:	9300      	str	r3, [sp, #0]
 800716e:	462a      	mov	r2, r5
 8007170:	4b12      	ldr	r3, [pc, #72]	@ (80071bc <_vfiprintf_r+0x228>)
 8007172:	a904      	add	r1, sp, #16
 8007174:	4630      	mov	r0, r6
 8007176:	f3af 8000 	nop.w
 800717a:	4607      	mov	r7, r0
 800717c:	1c78      	adds	r0, r7, #1
 800717e:	d1d6      	bne.n	800712e <_vfiprintf_r+0x19a>
 8007180:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007182:	07d9      	lsls	r1, r3, #31
 8007184:	d405      	bmi.n	8007192 <_vfiprintf_r+0x1fe>
 8007186:	89ab      	ldrh	r3, [r5, #12]
 8007188:	059a      	lsls	r2, r3, #22
 800718a:	d402      	bmi.n	8007192 <_vfiprintf_r+0x1fe>
 800718c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800718e:	f7ff f9a7 	bl	80064e0 <__retarget_lock_release_recursive>
 8007192:	89ab      	ldrh	r3, [r5, #12]
 8007194:	065b      	lsls	r3, r3, #25
 8007196:	f53f af1f 	bmi.w	8006fd8 <_vfiprintf_r+0x44>
 800719a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800719c:	e71e      	b.n	8006fdc <_vfiprintf_r+0x48>
 800719e:	ab03      	add	r3, sp, #12
 80071a0:	9300      	str	r3, [sp, #0]
 80071a2:	462a      	mov	r2, r5
 80071a4:	4b05      	ldr	r3, [pc, #20]	@ (80071bc <_vfiprintf_r+0x228>)
 80071a6:	a904      	add	r1, sp, #16
 80071a8:	4630      	mov	r0, r6
 80071aa:	f7ff fc8d 	bl	8006ac8 <_printf_i>
 80071ae:	e7e4      	b.n	800717a <_vfiprintf_r+0x1e6>
 80071b0:	08007637 	.word	0x08007637
 80071b4:	08007641 	.word	0x08007641
 80071b8:	00000000 	.word	0x00000000
 80071bc:	08006f71 	.word	0x08006f71
 80071c0:	0800763d 	.word	0x0800763d

080071c4 <__swbuf_r>:
 80071c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071c6:	460e      	mov	r6, r1
 80071c8:	4614      	mov	r4, r2
 80071ca:	4605      	mov	r5, r0
 80071cc:	b118      	cbz	r0, 80071d6 <__swbuf_r+0x12>
 80071ce:	6a03      	ldr	r3, [r0, #32]
 80071d0:	b90b      	cbnz	r3, 80071d6 <__swbuf_r+0x12>
 80071d2:	f7ff f871 	bl	80062b8 <__sinit>
 80071d6:	69a3      	ldr	r3, [r4, #24]
 80071d8:	60a3      	str	r3, [r4, #8]
 80071da:	89a3      	ldrh	r3, [r4, #12]
 80071dc:	071a      	lsls	r2, r3, #28
 80071de:	d501      	bpl.n	80071e4 <__swbuf_r+0x20>
 80071e0:	6923      	ldr	r3, [r4, #16]
 80071e2:	b943      	cbnz	r3, 80071f6 <__swbuf_r+0x32>
 80071e4:	4621      	mov	r1, r4
 80071e6:	4628      	mov	r0, r5
 80071e8:	f000 f82a 	bl	8007240 <__swsetup_r>
 80071ec:	b118      	cbz	r0, 80071f6 <__swbuf_r+0x32>
 80071ee:	f04f 37ff 	mov.w	r7, #4294967295
 80071f2:	4638      	mov	r0, r7
 80071f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80071f6:	6823      	ldr	r3, [r4, #0]
 80071f8:	6922      	ldr	r2, [r4, #16]
 80071fa:	1a98      	subs	r0, r3, r2
 80071fc:	6963      	ldr	r3, [r4, #20]
 80071fe:	b2f6      	uxtb	r6, r6
 8007200:	4283      	cmp	r3, r0
 8007202:	4637      	mov	r7, r6
 8007204:	dc05      	bgt.n	8007212 <__swbuf_r+0x4e>
 8007206:	4621      	mov	r1, r4
 8007208:	4628      	mov	r0, r5
 800720a:	f7ff fe01 	bl	8006e10 <_fflush_r>
 800720e:	2800      	cmp	r0, #0
 8007210:	d1ed      	bne.n	80071ee <__swbuf_r+0x2a>
 8007212:	68a3      	ldr	r3, [r4, #8]
 8007214:	3b01      	subs	r3, #1
 8007216:	60a3      	str	r3, [r4, #8]
 8007218:	6823      	ldr	r3, [r4, #0]
 800721a:	1c5a      	adds	r2, r3, #1
 800721c:	6022      	str	r2, [r4, #0]
 800721e:	701e      	strb	r6, [r3, #0]
 8007220:	6962      	ldr	r2, [r4, #20]
 8007222:	1c43      	adds	r3, r0, #1
 8007224:	429a      	cmp	r2, r3
 8007226:	d004      	beq.n	8007232 <__swbuf_r+0x6e>
 8007228:	89a3      	ldrh	r3, [r4, #12]
 800722a:	07db      	lsls	r3, r3, #31
 800722c:	d5e1      	bpl.n	80071f2 <__swbuf_r+0x2e>
 800722e:	2e0a      	cmp	r6, #10
 8007230:	d1df      	bne.n	80071f2 <__swbuf_r+0x2e>
 8007232:	4621      	mov	r1, r4
 8007234:	4628      	mov	r0, r5
 8007236:	f7ff fdeb 	bl	8006e10 <_fflush_r>
 800723a:	2800      	cmp	r0, #0
 800723c:	d0d9      	beq.n	80071f2 <__swbuf_r+0x2e>
 800723e:	e7d6      	b.n	80071ee <__swbuf_r+0x2a>

08007240 <__swsetup_r>:
 8007240:	b538      	push	{r3, r4, r5, lr}
 8007242:	4b29      	ldr	r3, [pc, #164]	@ (80072e8 <__swsetup_r+0xa8>)
 8007244:	4605      	mov	r5, r0
 8007246:	6818      	ldr	r0, [r3, #0]
 8007248:	460c      	mov	r4, r1
 800724a:	b118      	cbz	r0, 8007254 <__swsetup_r+0x14>
 800724c:	6a03      	ldr	r3, [r0, #32]
 800724e:	b90b      	cbnz	r3, 8007254 <__swsetup_r+0x14>
 8007250:	f7ff f832 	bl	80062b8 <__sinit>
 8007254:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007258:	0719      	lsls	r1, r3, #28
 800725a:	d422      	bmi.n	80072a2 <__swsetup_r+0x62>
 800725c:	06da      	lsls	r2, r3, #27
 800725e:	d407      	bmi.n	8007270 <__swsetup_r+0x30>
 8007260:	2209      	movs	r2, #9
 8007262:	602a      	str	r2, [r5, #0]
 8007264:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007268:	81a3      	strh	r3, [r4, #12]
 800726a:	f04f 30ff 	mov.w	r0, #4294967295
 800726e:	e033      	b.n	80072d8 <__swsetup_r+0x98>
 8007270:	0758      	lsls	r0, r3, #29
 8007272:	d512      	bpl.n	800729a <__swsetup_r+0x5a>
 8007274:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007276:	b141      	cbz	r1, 800728a <__swsetup_r+0x4a>
 8007278:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800727c:	4299      	cmp	r1, r3
 800727e:	d002      	beq.n	8007286 <__swsetup_r+0x46>
 8007280:	4628      	mov	r0, r5
 8007282:	f7ff f95b 	bl	800653c <_free_r>
 8007286:	2300      	movs	r3, #0
 8007288:	6363      	str	r3, [r4, #52]	@ 0x34
 800728a:	89a3      	ldrh	r3, [r4, #12]
 800728c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007290:	81a3      	strh	r3, [r4, #12]
 8007292:	2300      	movs	r3, #0
 8007294:	6063      	str	r3, [r4, #4]
 8007296:	6923      	ldr	r3, [r4, #16]
 8007298:	6023      	str	r3, [r4, #0]
 800729a:	89a3      	ldrh	r3, [r4, #12]
 800729c:	f043 0308 	orr.w	r3, r3, #8
 80072a0:	81a3      	strh	r3, [r4, #12]
 80072a2:	6923      	ldr	r3, [r4, #16]
 80072a4:	b94b      	cbnz	r3, 80072ba <__swsetup_r+0x7a>
 80072a6:	89a3      	ldrh	r3, [r4, #12]
 80072a8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80072ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80072b0:	d003      	beq.n	80072ba <__swsetup_r+0x7a>
 80072b2:	4621      	mov	r1, r4
 80072b4:	4628      	mov	r0, r5
 80072b6:	f000 f88b 	bl	80073d0 <__smakebuf_r>
 80072ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80072be:	f013 0201 	ands.w	r2, r3, #1
 80072c2:	d00a      	beq.n	80072da <__swsetup_r+0x9a>
 80072c4:	2200      	movs	r2, #0
 80072c6:	60a2      	str	r2, [r4, #8]
 80072c8:	6962      	ldr	r2, [r4, #20]
 80072ca:	4252      	negs	r2, r2
 80072cc:	61a2      	str	r2, [r4, #24]
 80072ce:	6922      	ldr	r2, [r4, #16]
 80072d0:	b942      	cbnz	r2, 80072e4 <__swsetup_r+0xa4>
 80072d2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80072d6:	d1c5      	bne.n	8007264 <__swsetup_r+0x24>
 80072d8:	bd38      	pop	{r3, r4, r5, pc}
 80072da:	0799      	lsls	r1, r3, #30
 80072dc:	bf58      	it	pl
 80072de:	6962      	ldrpl	r2, [r4, #20]
 80072e0:	60a2      	str	r2, [r4, #8]
 80072e2:	e7f4      	b.n	80072ce <__swsetup_r+0x8e>
 80072e4:	2000      	movs	r0, #0
 80072e6:	e7f7      	b.n	80072d8 <__swsetup_r+0x98>
 80072e8:	20000020 	.word	0x20000020

080072ec <_raise_r>:
 80072ec:	291f      	cmp	r1, #31
 80072ee:	b538      	push	{r3, r4, r5, lr}
 80072f0:	4605      	mov	r5, r0
 80072f2:	460c      	mov	r4, r1
 80072f4:	d904      	bls.n	8007300 <_raise_r+0x14>
 80072f6:	2316      	movs	r3, #22
 80072f8:	6003      	str	r3, [r0, #0]
 80072fa:	f04f 30ff 	mov.w	r0, #4294967295
 80072fe:	bd38      	pop	{r3, r4, r5, pc}
 8007300:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8007302:	b112      	cbz	r2, 800730a <_raise_r+0x1e>
 8007304:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007308:	b94b      	cbnz	r3, 800731e <_raise_r+0x32>
 800730a:	4628      	mov	r0, r5
 800730c:	f000 f830 	bl	8007370 <_getpid_r>
 8007310:	4622      	mov	r2, r4
 8007312:	4601      	mov	r1, r0
 8007314:	4628      	mov	r0, r5
 8007316:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800731a:	f000 b817 	b.w	800734c <_kill_r>
 800731e:	2b01      	cmp	r3, #1
 8007320:	d00a      	beq.n	8007338 <_raise_r+0x4c>
 8007322:	1c59      	adds	r1, r3, #1
 8007324:	d103      	bne.n	800732e <_raise_r+0x42>
 8007326:	2316      	movs	r3, #22
 8007328:	6003      	str	r3, [r0, #0]
 800732a:	2001      	movs	r0, #1
 800732c:	e7e7      	b.n	80072fe <_raise_r+0x12>
 800732e:	2100      	movs	r1, #0
 8007330:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8007334:	4620      	mov	r0, r4
 8007336:	4798      	blx	r3
 8007338:	2000      	movs	r0, #0
 800733a:	e7e0      	b.n	80072fe <_raise_r+0x12>

0800733c <raise>:
 800733c:	4b02      	ldr	r3, [pc, #8]	@ (8007348 <raise+0xc>)
 800733e:	4601      	mov	r1, r0
 8007340:	6818      	ldr	r0, [r3, #0]
 8007342:	f7ff bfd3 	b.w	80072ec <_raise_r>
 8007346:	bf00      	nop
 8007348:	20000020 	.word	0x20000020

0800734c <_kill_r>:
 800734c:	b538      	push	{r3, r4, r5, lr}
 800734e:	4d07      	ldr	r5, [pc, #28]	@ (800736c <_kill_r+0x20>)
 8007350:	2300      	movs	r3, #0
 8007352:	4604      	mov	r4, r0
 8007354:	4608      	mov	r0, r1
 8007356:	4611      	mov	r1, r2
 8007358:	602b      	str	r3, [r5, #0]
 800735a:	f7f9 fc8f 	bl	8000c7c <_kill>
 800735e:	1c43      	adds	r3, r0, #1
 8007360:	d102      	bne.n	8007368 <_kill_r+0x1c>
 8007362:	682b      	ldr	r3, [r5, #0]
 8007364:	b103      	cbz	r3, 8007368 <_kill_r+0x1c>
 8007366:	6023      	str	r3, [r4, #0]
 8007368:	bd38      	pop	{r3, r4, r5, pc}
 800736a:	bf00      	nop
 800736c:	2000bd94 	.word	0x2000bd94

08007370 <_getpid_r>:
 8007370:	f7f9 bc7c 	b.w	8000c6c <_getpid>

08007374 <_malloc_usable_size_r>:
 8007374:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007378:	1f18      	subs	r0, r3, #4
 800737a:	2b00      	cmp	r3, #0
 800737c:	bfbc      	itt	lt
 800737e:	580b      	ldrlt	r3, [r1, r0]
 8007380:	18c0      	addlt	r0, r0, r3
 8007382:	4770      	bx	lr

08007384 <__swhatbuf_r>:
 8007384:	b570      	push	{r4, r5, r6, lr}
 8007386:	460c      	mov	r4, r1
 8007388:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800738c:	2900      	cmp	r1, #0
 800738e:	b096      	sub	sp, #88	@ 0x58
 8007390:	4615      	mov	r5, r2
 8007392:	461e      	mov	r6, r3
 8007394:	da0d      	bge.n	80073b2 <__swhatbuf_r+0x2e>
 8007396:	89a3      	ldrh	r3, [r4, #12]
 8007398:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800739c:	f04f 0100 	mov.w	r1, #0
 80073a0:	bf14      	ite	ne
 80073a2:	2340      	movne	r3, #64	@ 0x40
 80073a4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80073a8:	2000      	movs	r0, #0
 80073aa:	6031      	str	r1, [r6, #0]
 80073ac:	602b      	str	r3, [r5, #0]
 80073ae:	b016      	add	sp, #88	@ 0x58
 80073b0:	bd70      	pop	{r4, r5, r6, pc}
 80073b2:	466a      	mov	r2, sp
 80073b4:	f000 f848 	bl	8007448 <_fstat_r>
 80073b8:	2800      	cmp	r0, #0
 80073ba:	dbec      	blt.n	8007396 <__swhatbuf_r+0x12>
 80073bc:	9901      	ldr	r1, [sp, #4]
 80073be:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80073c2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80073c6:	4259      	negs	r1, r3
 80073c8:	4159      	adcs	r1, r3
 80073ca:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80073ce:	e7eb      	b.n	80073a8 <__swhatbuf_r+0x24>

080073d0 <__smakebuf_r>:
 80073d0:	898b      	ldrh	r3, [r1, #12]
 80073d2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80073d4:	079d      	lsls	r5, r3, #30
 80073d6:	4606      	mov	r6, r0
 80073d8:	460c      	mov	r4, r1
 80073da:	d507      	bpl.n	80073ec <__smakebuf_r+0x1c>
 80073dc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80073e0:	6023      	str	r3, [r4, #0]
 80073e2:	6123      	str	r3, [r4, #16]
 80073e4:	2301      	movs	r3, #1
 80073e6:	6163      	str	r3, [r4, #20]
 80073e8:	b003      	add	sp, #12
 80073ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80073ec:	ab01      	add	r3, sp, #4
 80073ee:	466a      	mov	r2, sp
 80073f0:	f7ff ffc8 	bl	8007384 <__swhatbuf_r>
 80073f4:	9f00      	ldr	r7, [sp, #0]
 80073f6:	4605      	mov	r5, r0
 80073f8:	4639      	mov	r1, r7
 80073fa:	4630      	mov	r0, r6
 80073fc:	f7ff f912 	bl	8006624 <_malloc_r>
 8007400:	b948      	cbnz	r0, 8007416 <__smakebuf_r+0x46>
 8007402:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007406:	059a      	lsls	r2, r3, #22
 8007408:	d4ee      	bmi.n	80073e8 <__smakebuf_r+0x18>
 800740a:	f023 0303 	bic.w	r3, r3, #3
 800740e:	f043 0302 	orr.w	r3, r3, #2
 8007412:	81a3      	strh	r3, [r4, #12]
 8007414:	e7e2      	b.n	80073dc <__smakebuf_r+0xc>
 8007416:	89a3      	ldrh	r3, [r4, #12]
 8007418:	6020      	str	r0, [r4, #0]
 800741a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800741e:	81a3      	strh	r3, [r4, #12]
 8007420:	9b01      	ldr	r3, [sp, #4]
 8007422:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007426:	b15b      	cbz	r3, 8007440 <__smakebuf_r+0x70>
 8007428:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800742c:	4630      	mov	r0, r6
 800742e:	f000 f81d 	bl	800746c <_isatty_r>
 8007432:	b128      	cbz	r0, 8007440 <__smakebuf_r+0x70>
 8007434:	89a3      	ldrh	r3, [r4, #12]
 8007436:	f023 0303 	bic.w	r3, r3, #3
 800743a:	f043 0301 	orr.w	r3, r3, #1
 800743e:	81a3      	strh	r3, [r4, #12]
 8007440:	89a3      	ldrh	r3, [r4, #12]
 8007442:	431d      	orrs	r5, r3
 8007444:	81a5      	strh	r5, [r4, #12]
 8007446:	e7cf      	b.n	80073e8 <__smakebuf_r+0x18>

08007448 <_fstat_r>:
 8007448:	b538      	push	{r3, r4, r5, lr}
 800744a:	4d07      	ldr	r5, [pc, #28]	@ (8007468 <_fstat_r+0x20>)
 800744c:	2300      	movs	r3, #0
 800744e:	4604      	mov	r4, r0
 8007450:	4608      	mov	r0, r1
 8007452:	4611      	mov	r1, r2
 8007454:	602b      	str	r3, [r5, #0]
 8007456:	f7f9 fc71 	bl	8000d3c <_fstat>
 800745a:	1c43      	adds	r3, r0, #1
 800745c:	d102      	bne.n	8007464 <_fstat_r+0x1c>
 800745e:	682b      	ldr	r3, [r5, #0]
 8007460:	b103      	cbz	r3, 8007464 <_fstat_r+0x1c>
 8007462:	6023      	str	r3, [r4, #0]
 8007464:	bd38      	pop	{r3, r4, r5, pc}
 8007466:	bf00      	nop
 8007468:	2000bd94 	.word	0x2000bd94

0800746c <_isatty_r>:
 800746c:	b538      	push	{r3, r4, r5, lr}
 800746e:	4d06      	ldr	r5, [pc, #24]	@ (8007488 <_isatty_r+0x1c>)
 8007470:	2300      	movs	r3, #0
 8007472:	4604      	mov	r4, r0
 8007474:	4608      	mov	r0, r1
 8007476:	602b      	str	r3, [r5, #0]
 8007478:	f7f9 fc70 	bl	8000d5c <_isatty>
 800747c:	1c43      	adds	r3, r0, #1
 800747e:	d102      	bne.n	8007486 <_isatty_r+0x1a>
 8007480:	682b      	ldr	r3, [r5, #0]
 8007482:	b103      	cbz	r3, 8007486 <_isatty_r+0x1a>
 8007484:	6023      	str	r3, [r4, #0]
 8007486:	bd38      	pop	{r3, r4, r5, pc}
 8007488:	2000bd94 	.word	0x2000bd94

0800748c <_init>:
 800748c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800748e:	bf00      	nop
 8007490:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007492:	bc08      	pop	{r3}
 8007494:	469e      	mov	lr, r3
 8007496:	4770      	bx	lr

08007498 <_fini>:
 8007498:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800749a:	bf00      	nop
 800749c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800749e:	bc08      	pop	{r3}
 80074a0:	469e      	mov	lr, r3
 80074a2:	4770      	bx	lr
