
L432_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004bfc  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000dc  08004d8c  08004d8c  00014d8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004e68  08004e68  00020068  2**0
                  CONTENTS
  4 .ARM          00000008  08004e68  08004e68  00014e68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004e70  08004e70  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004e70  08004e70  00014e70  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004e74  08004e74  00014e74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  08004e78  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000208  20000068  08004ee0  00020068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000270  08004ee0  00020270  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000dd74  00000000  00000000  000200db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000024aa  00000000  00000000  0002de4f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ac0  00000000  00000000  00030300  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000827  00000000  00000000  00030dc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000213f4  00000000  00000000  000315e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000e0be  00000000  00000000  000529db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c27b6  00000000  00000000  00060a99  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003388  00000000  00000000  00123250  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  001265d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004d74 	.word	0x08004d74

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	08004d74 	.word	0x08004d74

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b970 	b.w	8000568 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	460d      	mov	r5, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	460f      	mov	r7, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4694      	mov	ip, r2
 80002b4:	d965      	bls.n	8000382 <__udivmoddi4+0xe2>
 80002b6:	fab2 f382 	clz	r3, r2
 80002ba:	b143      	cbz	r3, 80002ce <__udivmoddi4+0x2e>
 80002bc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002c0:	f1c3 0220 	rsb	r2, r3, #32
 80002c4:	409f      	lsls	r7, r3
 80002c6:	fa20 f202 	lsr.w	r2, r0, r2
 80002ca:	4317      	orrs	r7, r2
 80002cc:	409c      	lsls	r4, r3
 80002ce:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002d2:	fa1f f58c 	uxth.w	r5, ip
 80002d6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002da:	0c22      	lsrs	r2, r4, #16
 80002dc:	fb0e 7711 	mls	r7, lr, r1, r7
 80002e0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002e4:	fb01 f005 	mul.w	r0, r1, r5
 80002e8:	4290      	cmp	r0, r2
 80002ea:	d90a      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ec:	eb1c 0202 	adds.w	r2, ip, r2
 80002f0:	f101 37ff 	add.w	r7, r1, #4294967295
 80002f4:	f080 811c 	bcs.w	8000530 <__udivmoddi4+0x290>
 80002f8:	4290      	cmp	r0, r2
 80002fa:	f240 8119 	bls.w	8000530 <__udivmoddi4+0x290>
 80002fe:	3902      	subs	r1, #2
 8000300:	4462      	add	r2, ip
 8000302:	1a12      	subs	r2, r2, r0
 8000304:	b2a4      	uxth	r4, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000312:	fb00 f505 	mul.w	r5, r0, r5
 8000316:	42a5      	cmp	r5, r4
 8000318:	d90a      	bls.n	8000330 <__udivmoddi4+0x90>
 800031a:	eb1c 0404 	adds.w	r4, ip, r4
 800031e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000322:	f080 8107 	bcs.w	8000534 <__udivmoddi4+0x294>
 8000326:	42a5      	cmp	r5, r4
 8000328:	f240 8104 	bls.w	8000534 <__udivmoddi4+0x294>
 800032c:	4464      	add	r4, ip
 800032e:	3802      	subs	r0, #2
 8000330:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000334:	1b64      	subs	r4, r4, r5
 8000336:	2100      	movs	r1, #0
 8000338:	b11e      	cbz	r6, 8000342 <__udivmoddi4+0xa2>
 800033a:	40dc      	lsrs	r4, r3
 800033c:	2300      	movs	r3, #0
 800033e:	e9c6 4300 	strd	r4, r3, [r6]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d908      	bls.n	800035c <__udivmoddi4+0xbc>
 800034a:	2e00      	cmp	r6, #0
 800034c:	f000 80ed 	beq.w	800052a <__udivmoddi4+0x28a>
 8000350:	2100      	movs	r1, #0
 8000352:	e9c6 0500 	strd	r0, r5, [r6]
 8000356:	4608      	mov	r0, r1
 8000358:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035c:	fab3 f183 	clz	r1, r3
 8000360:	2900      	cmp	r1, #0
 8000362:	d149      	bne.n	80003f8 <__udivmoddi4+0x158>
 8000364:	42ab      	cmp	r3, r5
 8000366:	d302      	bcc.n	800036e <__udivmoddi4+0xce>
 8000368:	4282      	cmp	r2, r0
 800036a:	f200 80f8 	bhi.w	800055e <__udivmoddi4+0x2be>
 800036e:	1a84      	subs	r4, r0, r2
 8000370:	eb65 0203 	sbc.w	r2, r5, r3
 8000374:	2001      	movs	r0, #1
 8000376:	4617      	mov	r7, r2
 8000378:	2e00      	cmp	r6, #0
 800037a:	d0e2      	beq.n	8000342 <__udivmoddi4+0xa2>
 800037c:	e9c6 4700 	strd	r4, r7, [r6]
 8000380:	e7df      	b.n	8000342 <__udivmoddi4+0xa2>
 8000382:	b902      	cbnz	r2, 8000386 <__udivmoddi4+0xe6>
 8000384:	deff      	udf	#255	; 0xff
 8000386:	fab2 f382 	clz	r3, r2
 800038a:	2b00      	cmp	r3, #0
 800038c:	f040 8090 	bne.w	80004b0 <__udivmoddi4+0x210>
 8000390:	1a8a      	subs	r2, r1, r2
 8000392:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000396:	fa1f fe8c 	uxth.w	lr, ip
 800039a:	2101      	movs	r1, #1
 800039c:	fbb2 f5f7 	udiv	r5, r2, r7
 80003a0:	fb07 2015 	mls	r0, r7, r5, r2
 80003a4:	0c22      	lsrs	r2, r4, #16
 80003a6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003aa:	fb0e f005 	mul.w	r0, lr, r5
 80003ae:	4290      	cmp	r0, r2
 80003b0:	d908      	bls.n	80003c4 <__udivmoddi4+0x124>
 80003b2:	eb1c 0202 	adds.w	r2, ip, r2
 80003b6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x122>
 80003bc:	4290      	cmp	r0, r2
 80003be:	f200 80cb 	bhi.w	8000558 <__udivmoddi4+0x2b8>
 80003c2:	4645      	mov	r5, r8
 80003c4:	1a12      	subs	r2, r2, r0
 80003c6:	b2a4      	uxth	r4, r4
 80003c8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003cc:	fb07 2210 	mls	r2, r7, r0, r2
 80003d0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003d4:	fb0e fe00 	mul.w	lr, lr, r0
 80003d8:	45a6      	cmp	lr, r4
 80003da:	d908      	bls.n	80003ee <__udivmoddi4+0x14e>
 80003dc:	eb1c 0404 	adds.w	r4, ip, r4
 80003e0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x14c>
 80003e6:	45a6      	cmp	lr, r4
 80003e8:	f200 80bb 	bhi.w	8000562 <__udivmoddi4+0x2c2>
 80003ec:	4610      	mov	r0, r2
 80003ee:	eba4 040e 	sub.w	r4, r4, lr
 80003f2:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80003f6:	e79f      	b.n	8000338 <__udivmoddi4+0x98>
 80003f8:	f1c1 0720 	rsb	r7, r1, #32
 80003fc:	408b      	lsls	r3, r1
 80003fe:	fa22 fc07 	lsr.w	ip, r2, r7
 8000402:	ea4c 0c03 	orr.w	ip, ip, r3
 8000406:	fa05 f401 	lsl.w	r4, r5, r1
 800040a:	fa20 f307 	lsr.w	r3, r0, r7
 800040e:	40fd      	lsrs	r5, r7
 8000410:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000414:	4323      	orrs	r3, r4
 8000416:	fbb5 f8f9 	udiv	r8, r5, r9
 800041a:	fa1f fe8c 	uxth.w	lr, ip
 800041e:	fb09 5518 	mls	r5, r9, r8, r5
 8000422:	0c1c      	lsrs	r4, r3, #16
 8000424:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000428:	fb08 f50e 	mul.w	r5, r8, lr
 800042c:	42a5      	cmp	r5, r4
 800042e:	fa02 f201 	lsl.w	r2, r2, r1
 8000432:	fa00 f001 	lsl.w	r0, r0, r1
 8000436:	d90b      	bls.n	8000450 <__udivmoddi4+0x1b0>
 8000438:	eb1c 0404 	adds.w	r4, ip, r4
 800043c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000440:	f080 8088 	bcs.w	8000554 <__udivmoddi4+0x2b4>
 8000444:	42a5      	cmp	r5, r4
 8000446:	f240 8085 	bls.w	8000554 <__udivmoddi4+0x2b4>
 800044a:	f1a8 0802 	sub.w	r8, r8, #2
 800044e:	4464      	add	r4, ip
 8000450:	1b64      	subs	r4, r4, r5
 8000452:	b29d      	uxth	r5, r3
 8000454:	fbb4 f3f9 	udiv	r3, r4, r9
 8000458:	fb09 4413 	mls	r4, r9, r3, r4
 800045c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000460:	fb03 fe0e 	mul.w	lr, r3, lr
 8000464:	45a6      	cmp	lr, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x1da>
 8000468:	eb1c 0404 	adds.w	r4, ip, r4
 800046c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000470:	d26c      	bcs.n	800054c <__udivmoddi4+0x2ac>
 8000472:	45a6      	cmp	lr, r4
 8000474:	d96a      	bls.n	800054c <__udivmoddi4+0x2ac>
 8000476:	3b02      	subs	r3, #2
 8000478:	4464      	add	r4, ip
 800047a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800047e:	fba3 9502 	umull	r9, r5, r3, r2
 8000482:	eba4 040e 	sub.w	r4, r4, lr
 8000486:	42ac      	cmp	r4, r5
 8000488:	46c8      	mov	r8, r9
 800048a:	46ae      	mov	lr, r5
 800048c:	d356      	bcc.n	800053c <__udivmoddi4+0x29c>
 800048e:	d053      	beq.n	8000538 <__udivmoddi4+0x298>
 8000490:	b156      	cbz	r6, 80004a8 <__udivmoddi4+0x208>
 8000492:	ebb0 0208 	subs.w	r2, r0, r8
 8000496:	eb64 040e 	sbc.w	r4, r4, lr
 800049a:	fa04 f707 	lsl.w	r7, r4, r7
 800049e:	40ca      	lsrs	r2, r1
 80004a0:	40cc      	lsrs	r4, r1
 80004a2:	4317      	orrs	r7, r2
 80004a4:	e9c6 7400 	strd	r7, r4, [r6]
 80004a8:	4618      	mov	r0, r3
 80004aa:	2100      	movs	r1, #0
 80004ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004b0:	f1c3 0120 	rsb	r1, r3, #32
 80004b4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004b8:	fa20 f201 	lsr.w	r2, r0, r1
 80004bc:	fa25 f101 	lsr.w	r1, r5, r1
 80004c0:	409d      	lsls	r5, r3
 80004c2:	432a      	orrs	r2, r5
 80004c4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004c8:	fa1f fe8c 	uxth.w	lr, ip
 80004cc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004d0:	fb07 1510 	mls	r5, r7, r0, r1
 80004d4:	0c11      	lsrs	r1, r2, #16
 80004d6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004da:	fb00 f50e 	mul.w	r5, r0, lr
 80004de:	428d      	cmp	r5, r1
 80004e0:	fa04 f403 	lsl.w	r4, r4, r3
 80004e4:	d908      	bls.n	80004f8 <__udivmoddi4+0x258>
 80004e6:	eb1c 0101 	adds.w	r1, ip, r1
 80004ea:	f100 38ff 	add.w	r8, r0, #4294967295
 80004ee:	d22f      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 80004f0:	428d      	cmp	r5, r1
 80004f2:	d92d      	bls.n	8000550 <__udivmoddi4+0x2b0>
 80004f4:	3802      	subs	r0, #2
 80004f6:	4461      	add	r1, ip
 80004f8:	1b49      	subs	r1, r1, r5
 80004fa:	b292      	uxth	r2, r2
 80004fc:	fbb1 f5f7 	udiv	r5, r1, r7
 8000500:	fb07 1115 	mls	r1, r7, r5, r1
 8000504:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000508:	fb05 f10e 	mul.w	r1, r5, lr
 800050c:	4291      	cmp	r1, r2
 800050e:	d908      	bls.n	8000522 <__udivmoddi4+0x282>
 8000510:	eb1c 0202 	adds.w	r2, ip, r2
 8000514:	f105 38ff 	add.w	r8, r5, #4294967295
 8000518:	d216      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 800051a:	4291      	cmp	r1, r2
 800051c:	d914      	bls.n	8000548 <__udivmoddi4+0x2a8>
 800051e:	3d02      	subs	r5, #2
 8000520:	4462      	add	r2, ip
 8000522:	1a52      	subs	r2, r2, r1
 8000524:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000528:	e738      	b.n	800039c <__udivmoddi4+0xfc>
 800052a:	4631      	mov	r1, r6
 800052c:	4630      	mov	r0, r6
 800052e:	e708      	b.n	8000342 <__udivmoddi4+0xa2>
 8000530:	4639      	mov	r1, r7
 8000532:	e6e6      	b.n	8000302 <__udivmoddi4+0x62>
 8000534:	4610      	mov	r0, r2
 8000536:	e6fb      	b.n	8000330 <__udivmoddi4+0x90>
 8000538:	4548      	cmp	r0, r9
 800053a:	d2a9      	bcs.n	8000490 <__udivmoddi4+0x1f0>
 800053c:	ebb9 0802 	subs.w	r8, r9, r2
 8000540:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000544:	3b01      	subs	r3, #1
 8000546:	e7a3      	b.n	8000490 <__udivmoddi4+0x1f0>
 8000548:	4645      	mov	r5, r8
 800054a:	e7ea      	b.n	8000522 <__udivmoddi4+0x282>
 800054c:	462b      	mov	r3, r5
 800054e:	e794      	b.n	800047a <__udivmoddi4+0x1da>
 8000550:	4640      	mov	r0, r8
 8000552:	e7d1      	b.n	80004f8 <__udivmoddi4+0x258>
 8000554:	46d0      	mov	r8, sl
 8000556:	e77b      	b.n	8000450 <__udivmoddi4+0x1b0>
 8000558:	3d02      	subs	r5, #2
 800055a:	4462      	add	r2, ip
 800055c:	e732      	b.n	80003c4 <__udivmoddi4+0x124>
 800055e:	4608      	mov	r0, r1
 8000560:	e70a      	b.n	8000378 <__udivmoddi4+0xd8>
 8000562:	4464      	add	r4, ip
 8000564:	3802      	subs	r0, #2
 8000566:	e742      	b.n	80003ee <__udivmoddi4+0x14e>

08000568 <__aeabi_idiv0>:
 8000568:	4770      	bx	lr
 800056a:	bf00      	nop

0800056c <LL_USART_EnableIT_RXNE>:
  * @rmtoll CR1          RXNEIE        LL_USART_EnableIT_RXNE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_RXNE(USART_TypeDef *USARTx)
{
 800056c:	b480      	push	{r7}
 800056e:	b089      	sub	sp, #36	; 0x24
 8000570:	af00      	add	r7, sp, #0
 8000572:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 8000574:	687b      	ldr	r3, [r7, #4]
 8000576:	60fb      	str	r3, [r7, #12]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8000578:	68fb      	ldr	r3, [r7, #12]
 800057a:	e853 3f00 	ldrex	r3, [r3]
 800057e:	60bb      	str	r3, [r7, #8]
   return(result);
 8000580:	68bb      	ldr	r3, [r7, #8]
 8000582:	f043 0320 	orr.w	r3, r3, #32
 8000586:	61fb      	str	r3, [r7, #28]
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	69fa      	ldr	r2, [r7, #28]
 800058c:	61ba      	str	r2, [r7, #24]
 800058e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8000590:	6979      	ldr	r1, [r7, #20]
 8000592:	69ba      	ldr	r2, [r7, #24]
 8000594:	e841 2300 	strex	r3, r2, [r1]
 8000598:	613b      	str	r3, [r7, #16]
   return(result);
 800059a:	693b      	ldr	r3, [r7, #16]
 800059c:	2b00      	cmp	r3, #0
 800059e:	d1e9      	bne.n	8000574 <LL_USART_EnableIT_RXNE+0x8>
}
 80005a0:	bf00      	nop
 80005a2:	bf00      	nop
 80005a4:	3724      	adds	r7, #36	; 0x24
 80005a6:	46bd      	mov	sp, r7
 80005a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ac:	4770      	bx	lr
	...

080005b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	RingBuffer_Init(&rb);
 80005b4:	480a      	ldr	r0, [pc, #40]	; (80005e0 <main+0x30>)
 80005b6:	f000 f9fa 	bl	80009ae <RingBuffer_Init>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005ba:	f000 fc68 	bl	8000e8e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005be:	f000 f817 	bl	80005f0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005c2:	f000 f8a7 	bl	8000714 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80005c6:	f000 f875 	bl	80006b4 <MX_USART2_UART_Init>

  /* USER CODE BEGIN 2 */
  RetargetInit(&huart2);
 80005ca:	4806      	ldr	r0, [pc, #24]	; (80005e4 <main+0x34>)
 80005cc:	f000 f8f2 	bl	80007b4 <RetargetInit>
  LL_USART_EnableIT_RXNE(USART2);    // Turn on the usart2 interrupt
 80005d0:	4805      	ldr	r0, [pc, #20]	; (80005e8 <main+0x38>)
 80005d2:	f7ff ffcb 	bl	800056c <LL_USART_EnableIT_RXNE>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  printf("System Up and Running\n\r");
 80005d6:	4805      	ldr	r0, [pc, #20]	; (80005ec <main+0x3c>)
 80005d8:	f003 fb86 	bl	8003ce8 <iprintf>

  while (1)
 80005dc:	e7fe      	b.n	80005dc <main+0x2c>
 80005de:	bf00      	nop
 80005e0:	2000010c 	.word	0x2000010c
 80005e4:	20000084 	.word	0x20000084
 80005e8:	40004400 	.word	0x40004400
 80005ec:	08004d8c 	.word	0x08004d8c

080005f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005f0:	b580      	push	{r7, lr}
 80005f2:	b096      	sub	sp, #88	; 0x58
 80005f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005f6:	f107 0314 	add.w	r3, r7, #20
 80005fa:	2244      	movs	r2, #68	; 0x44
 80005fc:	2100      	movs	r1, #0
 80005fe:	4618      	mov	r0, r3
 8000600:	f003 fc7d 	bl	8003efe <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000604:	463b      	mov	r3, r7
 8000606:	2200      	movs	r2, #0
 8000608:	601a      	str	r2, [r3, #0]
 800060a:	605a      	str	r2, [r3, #4]
 800060c:	609a      	str	r2, [r3, #8]
 800060e:	60da      	str	r2, [r3, #12]
 8000610:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000612:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000616:	f000 ffdf 	bl	80015d8 <HAL_PWREx_ControlVoltageScaling>
 800061a:	4603      	mov	r3, r0
 800061c:	2b00      	cmp	r3, #0
 800061e:	d001      	beq.n	8000624 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000620:	f000 f8c2 	bl	80007a8 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000624:	f000 ffba 	bl	800159c <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000628:	4b21      	ldr	r3, [pc, #132]	; (80006b0 <SystemClock_Config+0xc0>)
 800062a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800062e:	4a20      	ldr	r2, [pc, #128]	; (80006b0 <SystemClock_Config+0xc0>)
 8000630:	f023 0318 	bic.w	r3, r3, #24
 8000634:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8000638:	2314      	movs	r3, #20
 800063a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800063c:	2301      	movs	r3, #1
 800063e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000640:	2301      	movs	r3, #1
 8000642:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000644:	2300      	movs	r3, #0
 8000646:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000648:	2360      	movs	r3, #96	; 0x60
 800064a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800064c:	2302      	movs	r3, #2
 800064e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000650:	2301      	movs	r3, #1
 8000652:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000654:	2301      	movs	r3, #1
 8000656:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 16;
 8000658:	2310      	movs	r3, #16
 800065a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800065c:	2307      	movs	r3, #7
 800065e:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000660:	2302      	movs	r3, #2
 8000662:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000664:	2302      	movs	r3, #2
 8000666:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000668:	f107 0314 	add.w	r3, r7, #20
 800066c:	4618      	mov	r0, r3
 800066e:	f001 f809 	bl	8001684 <HAL_RCC_OscConfig>
 8000672:	4603      	mov	r3, r0
 8000674:	2b00      	cmp	r3, #0
 8000676:	d001      	beq.n	800067c <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8000678:	f000 f896 	bl	80007a8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800067c:	230f      	movs	r3, #15
 800067e:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000680:	2303      	movs	r3, #3
 8000682:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000684:	2300      	movs	r3, #0
 8000686:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000688:	2300      	movs	r3, #0
 800068a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800068c:	2300      	movs	r3, #0
 800068e:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000690:	463b      	mov	r3, r7
 8000692:	2101      	movs	r1, #1
 8000694:	4618      	mov	r0, r3
 8000696:	f001 fc09 	bl	8001eac <HAL_RCC_ClockConfig>
 800069a:	4603      	mov	r3, r0
 800069c:	2b00      	cmp	r3, #0
 800069e:	d001      	beq.n	80006a4 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 80006a0:	f000 f882 	bl	80007a8 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 80006a4:	f002 f81c 	bl	80026e0 <HAL_RCCEx_EnableMSIPLLMode>
}
 80006a8:	bf00      	nop
 80006aa:	3758      	adds	r7, #88	; 0x58
 80006ac:	46bd      	mov	sp, r7
 80006ae:	bd80      	pop	{r7, pc}
 80006b0:	40021000 	.word	0x40021000

080006b4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80006b4:	b580      	push	{r7, lr}
 80006b6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80006b8:	4b14      	ldr	r3, [pc, #80]	; (800070c <MX_USART2_UART_Init+0x58>)
 80006ba:	4a15      	ldr	r2, [pc, #84]	; (8000710 <MX_USART2_UART_Init+0x5c>)
 80006bc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80006be:	4b13      	ldr	r3, [pc, #76]	; (800070c <MX_USART2_UART_Init+0x58>)
 80006c0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80006c4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80006c6:	4b11      	ldr	r3, [pc, #68]	; (800070c <MX_USART2_UART_Init+0x58>)
 80006c8:	2200      	movs	r2, #0
 80006ca:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80006cc:	4b0f      	ldr	r3, [pc, #60]	; (800070c <MX_USART2_UART_Init+0x58>)
 80006ce:	2200      	movs	r2, #0
 80006d0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80006d2:	4b0e      	ldr	r3, [pc, #56]	; (800070c <MX_USART2_UART_Init+0x58>)
 80006d4:	2200      	movs	r2, #0
 80006d6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80006d8:	4b0c      	ldr	r3, [pc, #48]	; (800070c <MX_USART2_UART_Init+0x58>)
 80006da:	220c      	movs	r2, #12
 80006dc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006de:	4b0b      	ldr	r3, [pc, #44]	; (800070c <MX_USART2_UART_Init+0x58>)
 80006e0:	2200      	movs	r2, #0
 80006e2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80006e4:	4b09      	ldr	r3, [pc, #36]	; (800070c <MX_USART2_UART_Init+0x58>)
 80006e6:	2200      	movs	r2, #0
 80006e8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80006ea:	4b08      	ldr	r3, [pc, #32]	; (800070c <MX_USART2_UART_Init+0x58>)
 80006ec:	2200      	movs	r2, #0
 80006ee:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80006f0:	4b06      	ldr	r3, [pc, #24]	; (800070c <MX_USART2_UART_Init+0x58>)
 80006f2:	2200      	movs	r2, #0
 80006f4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80006f6:	4805      	ldr	r0, [pc, #20]	; (800070c <MX_USART2_UART_Init+0x58>)
 80006f8:	f002 f8f4 	bl	80028e4 <HAL_UART_Init>
 80006fc:	4603      	mov	r3, r0
 80006fe:	2b00      	cmp	r3, #0
 8000700:	d001      	beq.n	8000706 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000702:	f000 f851 	bl	80007a8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000706:	bf00      	nop
 8000708:	bd80      	pop	{r7, pc}
 800070a:	bf00      	nop
 800070c:	20000084 	.word	0x20000084
 8000710:	40004400 	.word	0x40004400

08000714 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000714:	b580      	push	{r7, lr}
 8000716:	b088      	sub	sp, #32
 8000718:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800071a:	f107 030c 	add.w	r3, r7, #12
 800071e:	2200      	movs	r2, #0
 8000720:	601a      	str	r2, [r3, #0]
 8000722:	605a      	str	r2, [r3, #4]
 8000724:	609a      	str	r2, [r3, #8]
 8000726:	60da      	str	r2, [r3, #12]
 8000728:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800072a:	4b1d      	ldr	r3, [pc, #116]	; (80007a0 <MX_GPIO_Init+0x8c>)
 800072c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800072e:	4a1c      	ldr	r2, [pc, #112]	; (80007a0 <MX_GPIO_Init+0x8c>)
 8000730:	f043 0304 	orr.w	r3, r3, #4
 8000734:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000736:	4b1a      	ldr	r3, [pc, #104]	; (80007a0 <MX_GPIO_Init+0x8c>)
 8000738:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800073a:	f003 0304 	and.w	r3, r3, #4
 800073e:	60bb      	str	r3, [r7, #8]
 8000740:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000742:	4b17      	ldr	r3, [pc, #92]	; (80007a0 <MX_GPIO_Init+0x8c>)
 8000744:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000746:	4a16      	ldr	r2, [pc, #88]	; (80007a0 <MX_GPIO_Init+0x8c>)
 8000748:	f043 0301 	orr.w	r3, r3, #1
 800074c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800074e:	4b14      	ldr	r3, [pc, #80]	; (80007a0 <MX_GPIO_Init+0x8c>)
 8000750:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000752:	f003 0301 	and.w	r3, r3, #1
 8000756:	607b      	str	r3, [r7, #4]
 8000758:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800075a:	4b11      	ldr	r3, [pc, #68]	; (80007a0 <MX_GPIO_Init+0x8c>)
 800075c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800075e:	4a10      	ldr	r2, [pc, #64]	; (80007a0 <MX_GPIO_Init+0x8c>)
 8000760:	f043 0302 	orr.w	r3, r3, #2
 8000764:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000766:	4b0e      	ldr	r3, [pc, #56]	; (80007a0 <MX_GPIO_Init+0x8c>)
 8000768:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800076a:	f003 0302 	and.w	r3, r3, #2
 800076e:	603b      	str	r3, [r7, #0]
 8000770:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8000772:	2200      	movs	r2, #0
 8000774:	2108      	movs	r1, #8
 8000776:	480b      	ldr	r0, [pc, #44]	; (80007a4 <MX_GPIO_Init+0x90>)
 8000778:	f000 fef8 	bl	800156c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LD3_Pin */
  GPIO_InitStruct.Pin = LD3_Pin;
 800077c:	2308      	movs	r3, #8
 800077e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000780:	2301      	movs	r3, #1
 8000782:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000784:	2300      	movs	r3, #0
 8000786:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000788:	2300      	movs	r3, #0
 800078a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 800078c:	f107 030c 	add.w	r3, r7, #12
 8000790:	4619      	mov	r1, r3
 8000792:	4804      	ldr	r0, [pc, #16]	; (80007a4 <MX_GPIO_Init+0x90>)
 8000794:	f000 fd80 	bl	8001298 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000798:	bf00      	nop
 800079a:	3720      	adds	r7, #32
 800079c:	46bd      	mov	sp, r7
 800079e:	bd80      	pop	{r7, pc}
 80007a0:	40021000 	.word	0x40021000
 80007a4:	48000400 	.word	0x48000400

080007a8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007a8:	b480      	push	{r7}
 80007aa:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80007ac:	b672      	cpsid	i
}
 80007ae:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80007b0:	e7fe      	b.n	80007b0 <Error_Handler+0x8>
	...

080007b4 <RetargetInit>:
#define STDOUT_FILENO 1
#define STDERR_FILENO 2

UART_HandleTypeDef *gHuart;

void RetargetInit(UART_HandleTypeDef *huart) {
 80007b4:	b580      	push	{r7, lr}
 80007b6:	b082      	sub	sp, #8
 80007b8:	af00      	add	r7, sp, #0
 80007ba:	6078      	str	r0, [r7, #4]
  gHuart = huart;
 80007bc:	4a07      	ldr	r2, [pc, #28]	; (80007dc <RetargetInit+0x28>)
 80007be:	687b      	ldr	r3, [r7, #4]
 80007c0:	6013      	str	r3, [r2, #0]

  /* Disable I/O buffering for STDOUT stream, so that
   * chars are sent out as soon as they are printed. */
  setvbuf(stdout, NULL, _IONBF, 0);
 80007c2:	4b07      	ldr	r3, [pc, #28]	; (80007e0 <RetargetInit+0x2c>)
 80007c4:	681b      	ldr	r3, [r3, #0]
 80007c6:	6898      	ldr	r0, [r3, #8]
 80007c8:	2300      	movs	r3, #0
 80007ca:	2202      	movs	r2, #2
 80007cc:	2100      	movs	r1, #0
 80007ce:	f003 faa5 	bl	8003d1c <setvbuf>
}
 80007d2:	bf00      	nop
 80007d4:	3708      	adds	r7, #8
 80007d6:	46bd      	mov	sp, r7
 80007d8:	bd80      	pop	{r7, pc}
 80007da:	bf00      	nop
 80007dc:	20000118 	.word	0x20000118
 80007e0:	20000064 	.word	0x20000064

080007e4 <_isatty>:

int _isatty(int fd) {
 80007e4:	b580      	push	{r7, lr}
 80007e6:	b082      	sub	sp, #8
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	2b00      	cmp	r3, #0
 80007f0:	db04      	blt.n	80007fc <_isatty+0x18>
 80007f2:	687b      	ldr	r3, [r7, #4]
 80007f4:	2b02      	cmp	r3, #2
 80007f6:	dc01      	bgt.n	80007fc <_isatty+0x18>
    return 1;
 80007f8:	2301      	movs	r3, #1
 80007fa:	e005      	b.n	8000808 <_isatty+0x24>

  errno = EBADF;
 80007fc:	f003 fbe4 	bl	8003fc8 <__errno>
 8000800:	4603      	mov	r3, r0
 8000802:	2209      	movs	r2, #9
 8000804:	601a      	str	r2, [r3, #0]
  return 0;
 8000806:	2300      	movs	r3, #0
}
 8000808:	4618      	mov	r0, r3
 800080a:	3708      	adds	r7, #8
 800080c:	46bd      	mov	sp, r7
 800080e:	bd80      	pop	{r7, pc}

08000810 <_write>:

int _write(int fd, char* ptr, int len) {
 8000810:	b580      	push	{r7, lr}
 8000812:	b086      	sub	sp, #24
 8000814:	af00      	add	r7, sp, #0
 8000816:	60f8      	str	r0, [r7, #12]
 8000818:	60b9      	str	r1, [r7, #8]
 800081a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDOUT_FILENO || fd == STDERR_FILENO) {
 800081c:	68fb      	ldr	r3, [r7, #12]
 800081e:	2b01      	cmp	r3, #1
 8000820:	d002      	beq.n	8000828 <_write+0x18>
 8000822:	68fb      	ldr	r3, [r7, #12]
 8000824:	2b02      	cmp	r3, #2
 8000826:	d111      	bne.n	800084c <_write+0x3c>
    hstatus = HAL_UART_Transmit(gHuart, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 8000828:	4b0e      	ldr	r3, [pc, #56]	; (8000864 <_write+0x54>)
 800082a:	6818      	ldr	r0, [r3, #0]
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	b29a      	uxth	r2, r3
 8000830:	f04f 33ff 	mov.w	r3, #4294967295
 8000834:	68b9      	ldr	r1, [r7, #8]
 8000836:	f002 f8a3 	bl	8002980 <HAL_UART_Transmit>
 800083a:	4603      	mov	r3, r0
 800083c:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 800083e:	7dfb      	ldrb	r3, [r7, #23]
 8000840:	2b00      	cmp	r3, #0
 8000842:	d101      	bne.n	8000848 <_write+0x38>
      return len;
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	e008      	b.n	800085a <_write+0x4a>
    else
      return EIO;
 8000848:	2305      	movs	r3, #5
 800084a:	e006      	b.n	800085a <_write+0x4a>
  }
  errno = EBADF;
 800084c:	f003 fbbc 	bl	8003fc8 <__errno>
 8000850:	4603      	mov	r3, r0
 8000852:	2209      	movs	r2, #9
 8000854:	601a      	str	r2, [r3, #0]
  return -1;
 8000856:	f04f 33ff 	mov.w	r3, #4294967295
}
 800085a:	4618      	mov	r0, r3
 800085c:	3718      	adds	r7, #24
 800085e:	46bd      	mov	sp, r7
 8000860:	bd80      	pop	{r7, pc}
 8000862:	bf00      	nop
 8000864:	20000118 	.word	0x20000118

08000868 <_close>:

int _close(int fd) {
 8000868:	b580      	push	{r7, lr}
 800086a:	b082      	sub	sp, #8
 800086c:	af00      	add	r7, sp, #0
 800086e:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	2b00      	cmp	r3, #0
 8000874:	db04      	blt.n	8000880 <_close+0x18>
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	2b02      	cmp	r3, #2
 800087a:	dc01      	bgt.n	8000880 <_close+0x18>
    return 0;
 800087c:	2300      	movs	r3, #0
 800087e:	e006      	b.n	800088e <_close+0x26>

  errno = EBADF;
 8000880:	f003 fba2 	bl	8003fc8 <__errno>
 8000884:	4603      	mov	r3, r0
 8000886:	2209      	movs	r2, #9
 8000888:	601a      	str	r2, [r3, #0]
  return -1;
 800088a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800088e:	4618      	mov	r0, r3
 8000890:	3708      	adds	r7, #8
 8000892:	46bd      	mov	sp, r7
 8000894:	bd80      	pop	{r7, pc}

08000896 <_lseek>:

int _lseek(int fd, int ptr, int dir) {
 8000896:	b580      	push	{r7, lr}
 8000898:	b084      	sub	sp, #16
 800089a:	af00      	add	r7, sp, #0
 800089c:	60f8      	str	r0, [r7, #12]
 800089e:	60b9      	str	r1, [r7, #8]
 80008a0:	607a      	str	r2, [r7, #4]
  (void) fd;
  (void) ptr;
  (void) dir;

  errno = EBADF;
 80008a2:	f003 fb91 	bl	8003fc8 <__errno>
 80008a6:	4603      	mov	r3, r0
 80008a8:	2209      	movs	r2, #9
 80008aa:	601a      	str	r2, [r3, #0]
  return -1;
 80008ac:	f04f 33ff 	mov.w	r3, #4294967295
}
 80008b0:	4618      	mov	r0, r3
 80008b2:	3710      	adds	r7, #16
 80008b4:	46bd      	mov	sp, r7
 80008b6:	bd80      	pop	{r7, pc}

080008b8 <_read>:

int _read(int fd, char* ptr, int len) {
 80008b8:	b580      	push	{r7, lr}
 80008ba:	b086      	sub	sp, #24
 80008bc:	af00      	add	r7, sp, #0
 80008be:	60f8      	str	r0, [r7, #12]
 80008c0:	60b9      	str	r1, [r7, #8]
 80008c2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDIN_FILENO) {
 80008c4:	68fb      	ldr	r3, [r7, #12]
 80008c6:	2b00      	cmp	r3, #0
 80008c8:	d110      	bne.n	80008ec <_read+0x34>
    hstatus = HAL_UART_Receive(gHuart, (uint8_t *) ptr, 1, HAL_MAX_DELAY);
 80008ca:	4b0e      	ldr	r3, [pc, #56]	; (8000904 <_read+0x4c>)
 80008cc:	6818      	ldr	r0, [r3, #0]
 80008ce:	f04f 33ff 	mov.w	r3, #4294967295
 80008d2:	2201      	movs	r2, #1
 80008d4:	68b9      	ldr	r1, [r7, #8]
 80008d6:	f002 f8dd 	bl	8002a94 <HAL_UART_Receive>
 80008da:	4603      	mov	r3, r0
 80008dc:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 80008de:	7dfb      	ldrb	r3, [r7, #23]
 80008e0:	2b00      	cmp	r3, #0
 80008e2:	d101      	bne.n	80008e8 <_read+0x30>
      return 1;
 80008e4:	2301      	movs	r3, #1
 80008e6:	e008      	b.n	80008fa <_read+0x42>
    else
      return EIO;
 80008e8:	2305      	movs	r3, #5
 80008ea:	e006      	b.n	80008fa <_read+0x42>
  }
  errno = EBADF;
 80008ec:	f003 fb6c 	bl	8003fc8 <__errno>
 80008f0:	4603      	mov	r3, r0
 80008f2:	2209      	movs	r2, #9
 80008f4:	601a      	str	r2, [r3, #0]
  return -1;
 80008f6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80008fa:	4618      	mov	r0, r3
 80008fc:	3718      	adds	r7, #24
 80008fe:	46bd      	mov	sp, r7
 8000900:	bd80      	pop	{r7, pc}
 8000902:	bf00      	nop
 8000904:	20000118 	.word	0x20000118

08000908 <_fstat>:

int _fstat(int fd, struct stat* st) {
 8000908:	b580      	push	{r7, lr}
 800090a:	b082      	sub	sp, #8
 800090c:	af00      	add	r7, sp, #0
 800090e:	6078      	str	r0, [r7, #4]
 8000910:	6039      	str	r1, [r7, #0]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO) {
 8000912:	687b      	ldr	r3, [r7, #4]
 8000914:	2b00      	cmp	r3, #0
 8000916:	db08      	blt.n	800092a <_fstat+0x22>
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	2b02      	cmp	r3, #2
 800091c:	dc05      	bgt.n	800092a <_fstat+0x22>
    st->st_mode = S_IFCHR;
 800091e:	683b      	ldr	r3, [r7, #0]
 8000920:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000924:	605a      	str	r2, [r3, #4]
    return 0;
 8000926:	2300      	movs	r3, #0
 8000928:	e005      	b.n	8000936 <_fstat+0x2e>
  }

  errno = EBADF;
 800092a:	f003 fb4d 	bl	8003fc8 <__errno>
 800092e:	4603      	mov	r3, r0
 8000930:	2209      	movs	r2, #9
 8000932:	601a      	str	r2, [r3, #0]
  return 0;
 8000934:	2300      	movs	r3, #0
}
 8000936:	4618      	mov	r0, r3
 8000938:	3708      	adds	r7, #8
 800093a:	46bd      	mov	sp, r7
 800093c:	bd80      	pop	{r7, pc}

0800093e <RingBuffer_GetFreeSpace>:
#include "ringbuffer.h"
#include <string.h>

uint16_t RingBuffer_GetFreeSpace(RingBuffer *buf) {
 800093e:	b480      	push	{r7}
 8000940:	b083      	sub	sp, #12
 8000942:	af00      	add	r7, sp, #0
 8000944:	6078      	str	r0, [r7, #4]
	if(buf->tail == buf->head)
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	891a      	ldrh	r2, [r3, #8]
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	88db      	ldrh	r3, [r3, #6]
 800094e:	429a      	cmp	r2, r3
 8000950:	d101      	bne.n	8000956 <RingBuffer_GetFreeSpace+0x18>
		return RING_BUFFER_LENGTH - 1;
 8000952:	2304      	movs	r3, #4
 8000954:	e016      	b.n	8000984 <RingBuffer_GetFreeSpace+0x46>

	if(buf->head > buf->tail)
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	88da      	ldrh	r2, [r3, #6]
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	891b      	ldrh	r3, [r3, #8]
 800095e:	429a      	cmp	r2, r3
 8000960:	d908      	bls.n	8000974 <RingBuffer_GetFreeSpace+0x36>
		return RING_BUFFER_LENGTH - ((buf->head - buf->tail) + 1);
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	891a      	ldrh	r2, [r3, #8]
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	88db      	ldrh	r3, [r3, #6]
 800096a:	1ad3      	subs	r3, r2, r3
 800096c:	b29b      	uxth	r3, r3
 800096e:	3304      	adds	r3, #4
 8000970:	b29b      	uxth	r3, r3
 8000972:	e007      	b.n	8000984 <RingBuffer_GetFreeSpace+0x46>
	else
		return  (buf->tail - buf->head) - 1;
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	891a      	ldrh	r2, [r3, #8]
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	88db      	ldrh	r3, [r3, #6]
 800097c:	1ad3      	subs	r3, r2, r3
 800097e:	b29b      	uxth	r3, r3
 8000980:	3b01      	subs	r3, #1
 8000982:	b29b      	uxth	r3, r3
}
 8000984:	4618      	mov	r0, r3
 8000986:	370c      	adds	r7, #12
 8000988:	46bd      	mov	sp, r7
 800098a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800098e:	4770      	bx	lr

08000990 <RingBuffer_GetDataLength>:

uint16_t RingBuffer_GetDataLength(RingBuffer *buf) {
 8000990:	b580      	push	{r7, lr}
 8000992:	b082      	sub	sp, #8
 8000994:	af00      	add	r7, sp, #0
 8000996:	6078      	str	r0, [r7, #4]
	return RING_BUFFER_LENGTH - (RingBuffer_GetFreeSpace(buf) + 1);
 8000998:	6878      	ldr	r0, [r7, #4]
 800099a:	f7ff ffd0 	bl	800093e <RingBuffer_GetFreeSpace>
 800099e:	4603      	mov	r3, r0
 80009a0:	f1c3 0304 	rsb	r3, r3, #4
 80009a4:	b29b      	uxth	r3, r3
}
 80009a6:	4618      	mov	r0, r3
 80009a8:	3708      	adds	r7, #8
 80009aa:	46bd      	mov	sp, r7
 80009ac:	bd80      	pop	{r7, pc}

080009ae <RingBuffer_Init>:


void RingBuffer_Init(RingBuffer *buf) {
 80009ae:	b580      	push	{r7, lr}
 80009b0:	b082      	sub	sp, #8
 80009b2:	af00      	add	r7, sp, #0
 80009b4:	6078      	str	r0, [r7, #4]
	buf->head = buf->tail = 0;
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	2200      	movs	r2, #0
 80009ba:	811a      	strh	r2, [r3, #8]
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	891a      	ldrh	r2, [r3, #8]
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	80da      	strh	r2, [r3, #6]
	memset(buf->buf, 0, RING_BUFFER_LENGTH);
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	2205      	movs	r2, #5
 80009c8:	2100      	movs	r1, #0
 80009ca:	4618      	mov	r0, r3
 80009cc:	f003 fa97 	bl	8003efe <memset>
}
 80009d0:	bf00      	nop
 80009d2:	3708      	adds	r7, #8
 80009d4:	46bd      	mov	sp, r7
 80009d6:	bd80      	pop	{r7, pc}

080009d8 <RingBuffer_Read>:

uint16_t RingBuffer_Read(RingBuffer *buf, uint8_t *data, uint16_t len) {
 80009d8:	b480      	push	{r7}
 80009da:	b087      	sub	sp, #28
 80009dc:	af00      	add	r7, sp, #0
 80009de:	60f8      	str	r0, [r7, #12]
 80009e0:	60b9      	str	r1, [r7, #8]
 80009e2:	4613      	mov	r3, r2
 80009e4:	80fb      	strh	r3, [r7, #6]
	uint16_t counter = 0;
 80009e6:	2300      	movs	r3, #0
 80009e8:	82fb      	strh	r3, [r7, #22]

	while(buf->tail != buf->head && counter < len) {
 80009ea:	e01b      	b.n	8000a24 <RingBuffer_Read+0x4c>
		data[counter++] = buf->buf[buf->tail];
 80009ec:	68fb      	ldr	r3, [r7, #12]
 80009ee:	891b      	ldrh	r3, [r3, #8]
 80009f0:	4619      	mov	r1, r3
 80009f2:	8afb      	ldrh	r3, [r7, #22]
 80009f4:	1c5a      	adds	r2, r3, #1
 80009f6:	82fa      	strh	r2, [r7, #22]
 80009f8:	461a      	mov	r2, r3
 80009fa:	68bb      	ldr	r3, [r7, #8]
 80009fc:	4413      	add	r3, r2
 80009fe:	68fa      	ldr	r2, [r7, #12]
 8000a00:	5c52      	ldrb	r2, [r2, r1]
 8000a02:	701a      	strb	r2, [r3, #0]
		buf->tail = (buf->tail + 1) % RING_BUFFER_LENGTH;
 8000a04:	68fb      	ldr	r3, [r7, #12]
 8000a06:	891b      	ldrh	r3, [r3, #8]
 8000a08:	1c5a      	adds	r2, r3, #1
 8000a0a:	4b0f      	ldr	r3, [pc, #60]	; (8000a48 <RingBuffer_Read+0x70>)
 8000a0c:	fb83 1302 	smull	r1, r3, r3, r2
 8000a10:	1059      	asrs	r1, r3, #1
 8000a12:	17d3      	asrs	r3, r2, #31
 8000a14:	1ac9      	subs	r1, r1, r3
 8000a16:	460b      	mov	r3, r1
 8000a18:	009b      	lsls	r3, r3, #2
 8000a1a:	440b      	add	r3, r1
 8000a1c:	1ad1      	subs	r1, r2, r3
 8000a1e:	b28a      	uxth	r2, r1
 8000a20:	68fb      	ldr	r3, [r7, #12]
 8000a22:	811a      	strh	r2, [r3, #8]
	while(buf->tail != buf->head && counter < len) {
 8000a24:	68fb      	ldr	r3, [r7, #12]
 8000a26:	891a      	ldrh	r2, [r3, #8]
 8000a28:	68fb      	ldr	r3, [r7, #12]
 8000a2a:	88db      	ldrh	r3, [r3, #6]
 8000a2c:	429a      	cmp	r2, r3
 8000a2e:	d003      	beq.n	8000a38 <RingBuffer_Read+0x60>
 8000a30:	8afa      	ldrh	r2, [r7, #22]
 8000a32:	88fb      	ldrh	r3, [r7, #6]
 8000a34:	429a      	cmp	r2, r3
 8000a36:	d3d9      	bcc.n	80009ec <RingBuffer_Read+0x14>
	}
	return counter;
 8000a38:	8afb      	ldrh	r3, [r7, #22]
}
 8000a3a:	4618      	mov	r0, r3
 8000a3c:	371c      	adds	r7, #28
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a44:	4770      	bx	lr
 8000a46:	bf00      	nop
 8000a48:	66666667 	.word	0x66666667

08000a4c <RingBuffer_Write>:

uint8_t RingBuffer_Write(RingBuffer *buf, uint8_t *data, uint16_t len) {
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	b086      	sub	sp, #24
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	60f8      	str	r0, [r7, #12]
 8000a54:	60b9      	str	r1, [r7, #8]
 8000a56:	4613      	mov	r3, r2
 8000a58:	80fb      	strh	r3, [r7, #6]
	uint16_t counter = 0;
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	82fb      	strh	r3, [r7, #22]
	uint16_t freeSpace = RingBuffer_GetFreeSpace(buf);
 8000a5e:	68f8      	ldr	r0, [r7, #12]
 8000a60:	f7ff ff6d 	bl	800093e <RingBuffer_GetFreeSpace>
 8000a64:	4603      	mov	r3, r0
 8000a66:	82bb      	strh	r3, [r7, #20]

	if(freeSpace == 0)
 8000a68:	8abb      	ldrh	r3, [r7, #20]
 8000a6a:	2b00      	cmp	r3, #0
 8000a6c:	d101      	bne.n	8000a72 <RingBuffer_Write+0x26>
		return RING_BUFFER_FULL;
 8000a6e:	2301      	movs	r3, #1
 8000a70:	e025      	b.n	8000abe <RingBuffer_Write+0x72>
	else if (freeSpace < len)
 8000a72:	8aba      	ldrh	r2, [r7, #20]
 8000a74:	88fb      	ldrh	r3, [r7, #6]
 8000a76:	429a      	cmp	r2, r3
 8000a78:	d21c      	bcs.n	8000ab4 <RingBuffer_Write+0x68>
		return RING_BUFFER_NO_SUFFICIENT_SPACE;
 8000a7a:	2302      	movs	r3, #2
 8000a7c:	e01f      	b.n	8000abe <RingBuffer_Write+0x72>

	while(counter < len) {
		buf->buf[buf->head] = data[counter++];
 8000a7e:	8afb      	ldrh	r3, [r7, #22]
 8000a80:	1c5a      	adds	r2, r3, #1
 8000a82:	82fa      	strh	r2, [r7, #22]
 8000a84:	461a      	mov	r2, r3
 8000a86:	68bb      	ldr	r3, [r7, #8]
 8000a88:	4413      	add	r3, r2
 8000a8a:	68fa      	ldr	r2, [r7, #12]
 8000a8c:	88d2      	ldrh	r2, [r2, #6]
 8000a8e:	7819      	ldrb	r1, [r3, #0]
 8000a90:	68fb      	ldr	r3, [r7, #12]
 8000a92:	5499      	strb	r1, [r3, r2]
		buf->head = (buf->head + 1) % RING_BUFFER_LENGTH;
 8000a94:	68fb      	ldr	r3, [r7, #12]
 8000a96:	88db      	ldrh	r3, [r3, #6]
 8000a98:	1c5a      	adds	r2, r3, #1
 8000a9a:	4b0b      	ldr	r3, [pc, #44]	; (8000ac8 <RingBuffer_Write+0x7c>)
 8000a9c:	fb83 1302 	smull	r1, r3, r3, r2
 8000aa0:	1059      	asrs	r1, r3, #1
 8000aa2:	17d3      	asrs	r3, r2, #31
 8000aa4:	1ac9      	subs	r1, r1, r3
 8000aa6:	460b      	mov	r3, r1
 8000aa8:	009b      	lsls	r3, r3, #2
 8000aaa:	440b      	add	r3, r1
 8000aac:	1ad1      	subs	r1, r2, r3
 8000aae:	b28a      	uxth	r2, r1
 8000ab0:	68fb      	ldr	r3, [r7, #12]
 8000ab2:	80da      	strh	r2, [r3, #6]
	while(counter < len) {
 8000ab4:	8afa      	ldrh	r2, [r7, #22]
 8000ab6:	88fb      	ldrh	r3, [r7, #6]
 8000ab8:	429a      	cmp	r2, r3
 8000aba:	d3e0      	bcc.n	8000a7e <RingBuffer_Write+0x32>
	}
 	return RING_BUFFER_OK;
 8000abc:	2300      	movs	r3, #0
}
 8000abe:	4618      	mov	r0, r3
 8000ac0:	3718      	adds	r7, #24
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	bd80      	pop	{r7, pc}
 8000ac6:	bf00      	nop
 8000ac8:	66666667 	.word	0x66666667

08000acc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000acc:	b480      	push	{r7}
 8000ace:	b083      	sub	sp, #12
 8000ad0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ad2:	4b0f      	ldr	r3, [pc, #60]	; (8000b10 <HAL_MspInit+0x44>)
 8000ad4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000ad6:	4a0e      	ldr	r2, [pc, #56]	; (8000b10 <HAL_MspInit+0x44>)
 8000ad8:	f043 0301 	orr.w	r3, r3, #1
 8000adc:	6613      	str	r3, [r2, #96]	; 0x60
 8000ade:	4b0c      	ldr	r3, [pc, #48]	; (8000b10 <HAL_MspInit+0x44>)
 8000ae0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000ae2:	f003 0301 	and.w	r3, r3, #1
 8000ae6:	607b      	str	r3, [r7, #4]
 8000ae8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000aea:	4b09      	ldr	r3, [pc, #36]	; (8000b10 <HAL_MspInit+0x44>)
 8000aec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000aee:	4a08      	ldr	r2, [pc, #32]	; (8000b10 <HAL_MspInit+0x44>)
 8000af0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000af4:	6593      	str	r3, [r2, #88]	; 0x58
 8000af6:	4b06      	ldr	r3, [pc, #24]	; (8000b10 <HAL_MspInit+0x44>)
 8000af8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000afa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000afe:	603b      	str	r3, [r7, #0]
 8000b00:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b02:	bf00      	nop
 8000b04:	370c      	adds	r7, #12
 8000b06:	46bd      	mov	sp, r7
 8000b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b0c:	4770      	bx	lr
 8000b0e:	bf00      	nop
 8000b10:	40021000 	.word	0x40021000

08000b14 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b09e      	sub	sp, #120	; 0x78
 8000b18:	af00      	add	r7, sp, #0
 8000b1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b1c:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8000b20:	2200      	movs	r2, #0
 8000b22:	601a      	str	r2, [r3, #0]
 8000b24:	605a      	str	r2, [r3, #4]
 8000b26:	609a      	str	r2, [r3, #8]
 8000b28:	60da      	str	r2, [r3, #12]
 8000b2a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000b2c:	f107 0310 	add.w	r3, r7, #16
 8000b30:	2254      	movs	r2, #84	; 0x54
 8000b32:	2100      	movs	r1, #0
 8000b34:	4618      	mov	r0, r3
 8000b36:	f003 f9e2 	bl	8003efe <memset>
  if(huart->Instance==USART2)
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	681b      	ldr	r3, [r3, #0]
 8000b3e:	4a2c      	ldr	r2, [pc, #176]	; (8000bf0 <HAL_UART_MspInit+0xdc>)
 8000b40:	4293      	cmp	r3, r2
 8000b42:	d150      	bne.n	8000be6 <HAL_UART_MspInit+0xd2>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000b44:	2302      	movs	r3, #2
 8000b46:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000b48:	2300      	movs	r3, #0
 8000b4a:	637b      	str	r3, [r7, #52]	; 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b4c:	f107 0310 	add.w	r3, r7, #16
 8000b50:	4618      	mov	r0, r3
 8000b52:	f001 fbcf 	bl	80022f4 <HAL_RCCEx_PeriphCLKConfig>
 8000b56:	4603      	mov	r3, r0
 8000b58:	2b00      	cmp	r3, #0
 8000b5a:	d001      	beq.n	8000b60 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000b5c:	f7ff fe24 	bl	80007a8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000b60:	4b24      	ldr	r3, [pc, #144]	; (8000bf4 <HAL_UART_MspInit+0xe0>)
 8000b62:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000b64:	4a23      	ldr	r2, [pc, #140]	; (8000bf4 <HAL_UART_MspInit+0xe0>)
 8000b66:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000b6a:	6593      	str	r3, [r2, #88]	; 0x58
 8000b6c:	4b21      	ldr	r3, [pc, #132]	; (8000bf4 <HAL_UART_MspInit+0xe0>)
 8000b6e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000b70:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b74:	60fb      	str	r3, [r7, #12]
 8000b76:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b78:	4b1e      	ldr	r3, [pc, #120]	; (8000bf4 <HAL_UART_MspInit+0xe0>)
 8000b7a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b7c:	4a1d      	ldr	r2, [pc, #116]	; (8000bf4 <HAL_UART_MspInit+0xe0>)
 8000b7e:	f043 0301 	orr.w	r3, r3, #1
 8000b82:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b84:	4b1b      	ldr	r3, [pc, #108]	; (8000bf4 <HAL_UART_MspInit+0xe0>)
 8000b86:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b88:	f003 0301 	and.w	r3, r3, #1
 8000b8c:	60bb      	str	r3, [r7, #8]
 8000b8e:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15 (JTDI)     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin;
 8000b90:	2304      	movs	r3, #4
 8000b92:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b94:	2302      	movs	r3, #2
 8000b96:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b98:	2300      	movs	r3, #0
 8000b9a:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b9c:	2303      	movs	r3, #3
 8000b9e:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000ba0:	2307      	movs	r3, #7
 8000ba2:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8000ba4:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8000ba8:	4619      	mov	r1, r3
 8000baa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000bae:	f000 fb73 	bl	8001298 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8000bb2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000bb6:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bb8:	2302      	movs	r3, #2
 8000bba:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bbc:	2300      	movs	r3, #0
 8000bbe:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bc0:	2303      	movs	r3, #3
 8000bc2:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 8000bc4:	2303      	movs	r3, #3
 8000bc6:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8000bc8:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8000bcc:	4619      	mov	r1, r3
 8000bce:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000bd2:	f000 fb61 	bl	8001298 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	2100      	movs	r1, #0
 8000bda:	2026      	movs	r0, #38	; 0x26
 8000bdc:	f000 faa7 	bl	800112e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000be0:	2026      	movs	r0, #38	; 0x26
 8000be2:	f000 fac0 	bl	8001166 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000be6:	bf00      	nop
 8000be8:	3778      	adds	r7, #120	; 0x78
 8000bea:	46bd      	mov	sp, r7
 8000bec:	bd80      	pop	{r7, pc}
 8000bee:	bf00      	nop
 8000bf0:	40004400 	.word	0x40004400
 8000bf4:	40021000 	.word	0x40021000

08000bf8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000bfc:	e7fe      	b.n	8000bfc <NMI_Handler+0x4>

08000bfe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bfe:	b480      	push	{r7}
 8000c00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c02:	e7fe      	b.n	8000c02 <HardFault_Handler+0x4>

08000c04 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c04:	b480      	push	{r7}
 8000c06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c08:	e7fe      	b.n	8000c08 <MemManage_Handler+0x4>

08000c0a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c0a:	b480      	push	{r7}
 8000c0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c0e:	e7fe      	b.n	8000c0e <BusFault_Handler+0x4>

08000c10 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c10:	b480      	push	{r7}
 8000c12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c14:	e7fe      	b.n	8000c14 <UsageFault_Handler+0x4>

08000c16 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c16:	b480      	push	{r7}
 8000c18:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c1a:	bf00      	nop
 8000c1c:	46bd      	mov	sp, r7
 8000c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c22:	4770      	bx	lr

08000c24 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c24:	b480      	push	{r7}
 8000c26:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c28:	bf00      	nop
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c30:	4770      	bx	lr

08000c32 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c32:	b480      	push	{r7}
 8000c34:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c36:	bf00      	nop
 8000c38:	46bd      	mov	sp, r7
 8000c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3e:	4770      	bx	lr

08000c40 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c44:	f000 f978 	bl	8000f38 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c48:	bf00      	nop
 8000c4a:	bd80      	pop	{r7, pc}

08000c4c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	f5ad 6d83 	sub.w	sp, sp, #1048	; 0x418
 8000c52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000c54:	484b      	ldr	r0, [pc, #300]	; (8000d84 <USART2_IRQHandler+0x138>)
 8000c56:	f001 ffe7 	bl	8002c28 <HAL_UART_IRQHandler>
  extern RingBuffer rb;

  uint8_t data;

  char buffer[1024];
  int index = 0;
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	f8c7 3414 	str.w	r3, [r7, #1044]	; 0x414
  const char *led_on = "LON";
 8000c60:	4b49      	ldr	r3, [pc, #292]	; (8000d88 <USART2_IRQHandler+0x13c>)
 8000c62:	f8c7 340c 	str.w	r3, [r7, #1036]	; 0x40c
  const char *led_off = "LOF";
 8000c66:	4b49      	ldr	r3, [pc, #292]	; (8000d8c <USART2_IRQHandler+0x140>)
 8000c68:	f8c7 3408 	str.w	r3, [r7, #1032]	; 0x408
  ch = getchar();
 8000c6c:	f003 f834 	bl	8003cd8 <getchar>
 8000c70:	4603      	mov	r3, r0
 8000c72:	b2db      	uxtb	r3, r3
 8000c74:	f887 3405 	strb.w	r3, [r7, #1029]	; 0x405
  if (ch=='\r' || ch == '\n') {
 8000c78:	f897 3405 	ldrb.w	r3, [r7, #1029]	; 0x405
 8000c7c:	2b0d      	cmp	r3, #13
 8000c7e:	d003      	beq.n	8000c88 <USART2_IRQHandler+0x3c>
 8000c80:	f897 3405 	ldrb.w	r3, [r7, #1029]	; 0x405
 8000c84:	2b0a      	cmp	r3, #10
 8000c86:	d16b      	bne.n	8000d60 <USART2_IRQHandler+0x114>
	  uint16_t len = RingBuffer_GetDataLength(&rb);
 8000c88:	4841      	ldr	r0, [pc, #260]	; (8000d90 <USART2_IRQHandler+0x144>)
 8000c8a:	f7ff fe81 	bl	8000990 <RingBuffer_GetDataLength>
 8000c8e:	4603      	mov	r3, r0
 8000c90:	f8a7 3406 	strh.w	r3, [r7, #1030]	; 0x406
	  printf("\r\nRing Buffer: ");
 8000c94:	483f      	ldr	r0, [pc, #252]	; (8000d94 <USART2_IRQHandler+0x148>)
 8000c96:	f003 f827 	bl	8003ce8 <iprintf>
	  for (uint16_t i= 0; i < len; i++) {
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	f8a7 3412 	strh.w	r3, [r7, #1042]	; 0x412
 8000ca0:	e023      	b.n	8000cea <USART2_IRQHandler+0x9e>
		  if (RingBuffer_Read(&rb, &data, 1) == 1) {
 8000ca2:	f207 4304 	addw	r3, r7, #1028	; 0x404
 8000ca6:	2201      	movs	r2, #1
 8000ca8:	4619      	mov	r1, r3
 8000caa:	4839      	ldr	r0, [pc, #228]	; (8000d90 <USART2_IRQHandler+0x144>)
 8000cac:	f7ff fe94 	bl	80009d8 <RingBuffer_Read>
 8000cb0:	4603      	mov	r3, r0
 8000cb2:	2b01      	cmp	r3, #1
 8000cb4:	d114      	bne.n	8000ce0 <USART2_IRQHandler+0x94>
			  printf("%c", data);
 8000cb6:	f897 3404 	ldrb.w	r3, [r7, #1028]	; 0x404
 8000cba:	4618      	mov	r0, r3
 8000cbc:	f003 f826 	bl	8003d0c <putchar>
			  buffer[index] = data;
 8000cc0:	f897 1404 	ldrb.w	r1, [r7, #1028]	; 0x404
 8000cc4:	f507 6383 	add.w	r3, r7, #1048	; 0x418
 8000cc8:	f2a3 4214 	subw	r2, r3, #1044	; 0x414
 8000ccc:	f8d7 3414 	ldr.w	r3, [r7, #1044]	; 0x414
 8000cd0:	4413      	add	r3, r2
 8000cd2:	460a      	mov	r2, r1
 8000cd4:	701a      	strb	r2, [r3, #0]
			  index++;
 8000cd6:	f8d7 3414 	ldr.w	r3, [r7, #1044]	; 0x414
 8000cda:	3301      	adds	r3, #1
 8000cdc:	f8c7 3414 	str.w	r3, [r7, #1044]	; 0x414
	  for (uint16_t i= 0; i < len; i++) {
 8000ce0:	f8b7 3412 	ldrh.w	r3, [r7, #1042]	; 0x412
 8000ce4:	3301      	adds	r3, #1
 8000ce6:	f8a7 3412 	strh.w	r3, [r7, #1042]	; 0x412
 8000cea:	f8b7 2412 	ldrh.w	r2, [r7, #1042]	; 0x412
 8000cee:	f8b7 3406 	ldrh.w	r3, [r7, #1030]	; 0x406
 8000cf2:	429a      	cmp	r2, r3
 8000cf4:	d3d5      	bcc.n	8000ca2 <USART2_IRQHandler+0x56>
	  }

//	  printf("\r\nRegular Buffer: ");
//	  printf(buffer);
//	  buffer[index] = '\0';
	  printf("\n\r");
 8000cf6:	4828      	ldr	r0, [pc, #160]	; (8000d98 <USART2_IRQHandler+0x14c>)
 8000cf8:	f002 fff6 	bl	8003ce8 <iprintf>

	  if (strstr(buffer,led_on) != NULL) {
 8000cfc:	1d3b      	adds	r3, r7, #4
 8000cfe:	f8d7 140c 	ldr.w	r1, [r7, #1036]	; 0x40c
 8000d02:	4618      	mov	r0, r3
 8000d04:	f003 f903 	bl	8003f0e <strstr>
 8000d08:	4603      	mov	r3, r0
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d008      	beq.n	8000d20 <USART2_IRQHandler+0xd4>
		  printf("led_on\n\r");
 8000d0e:	4823      	ldr	r0, [pc, #140]	; (8000d9c <USART2_IRQHandler+0x150>)
 8000d10:	f002 ffea 	bl	8003ce8 <iprintf>
		  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 1);
 8000d14:	2201      	movs	r2, #1
 8000d16:	2108      	movs	r1, #8
 8000d18:	4821      	ldr	r0, [pc, #132]	; (8000da0 <USART2_IRQHandler+0x154>)
 8000d1a:	f000 fc27 	bl	800156c <HAL_GPIO_WritePin>
 8000d1e:	e014      	b.n	8000d4a <USART2_IRQHandler+0xfe>
	  }
	  else if (strstr(buffer,led_off) != NULL) {
 8000d20:	1d3b      	adds	r3, r7, #4
 8000d22:	f8d7 1408 	ldr.w	r1, [r7, #1032]	; 0x408
 8000d26:	4618      	mov	r0, r3
 8000d28:	f003 f8f1 	bl	8003f0e <strstr>
 8000d2c:	4603      	mov	r3, r0
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d008      	beq.n	8000d44 <USART2_IRQHandler+0xf8>
		  printf("led_off\n\r");
 8000d32:	481c      	ldr	r0, [pc, #112]	; (8000da4 <USART2_IRQHandler+0x158>)
 8000d34:	f002 ffd8 	bl	8003ce8 <iprintf>
		  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 0);
 8000d38:	2200      	movs	r2, #0
 8000d3a:	2108      	movs	r1, #8
 8000d3c:	4818      	ldr	r0, [pc, #96]	; (8000da0 <USART2_IRQHandler+0x154>)
 8000d3e:	f000 fc15 	bl	800156c <HAL_GPIO_WritePin>
 8000d42:	e002      	b.n	8000d4a <USART2_IRQHandler+0xfe>
	  }
	  else {
		  printf("invalid_command\n\r");
 8000d44:	4818      	ldr	r0, [pc, #96]	; (8000da8 <USART2_IRQHandler+0x15c>)
 8000d46:	f002 ffcf 	bl	8003ce8 <iprintf>
	  }

	  memset(buffer, 0, sizeof(buffer));
 8000d4a:	1d3b      	adds	r3, r7, #4
 8000d4c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000d50:	2100      	movs	r1, #0
 8000d52:	4618      	mov	r0, r3
 8000d54:	f003 f8d3 	bl	8003efe <memset>
	  index = 0;
 8000d58:	2300      	movs	r3, #0
 8000d5a:	f8c7 3414 	str.w	r3, [r7, #1044]	; 0x414
  if (ch=='\r' || ch == '\n') {
 8000d5e:	e00c      	b.n	8000d7a <USART2_IRQHandler+0x12e>
  }
  else {
//	  buffer[index] = ch;
	  RingBuffer_Write(&rb,(uint8_t *)&ch, 1);
 8000d60:	f207 4305 	addw	r3, r7, #1029	; 0x405
 8000d64:	2201      	movs	r2, #1
 8000d66:	4619      	mov	r1, r3
 8000d68:	4809      	ldr	r0, [pc, #36]	; (8000d90 <USART2_IRQHandler+0x144>)
 8000d6a:	f7ff fe6f 	bl	8000a4c <RingBuffer_Write>
//	  index++;
	  putchar(ch);
 8000d6e:	f897 3405 	ldrb.w	r3, [r7, #1029]	; 0x405
 8000d72:	4618      	mov	r0, r3
 8000d74:	f002 ffca 	bl	8003d0c <putchar>
  }
  /* USER CODE END USART2_IRQn 1 */
}
 8000d78:	bf00      	nop
 8000d7a:	bf00      	nop
 8000d7c:	f507 6783 	add.w	r7, r7, #1048	; 0x418
 8000d80:	46bd      	mov	sp, r7
 8000d82:	bd80      	pop	{r7, pc}
 8000d84:	20000084 	.word	0x20000084
 8000d88:	08004da4 	.word	0x08004da4
 8000d8c:	08004da8 	.word	0x08004da8
 8000d90:	2000010c 	.word	0x2000010c
 8000d94:	08004dac 	.word	0x08004dac
 8000d98:	08004dbc 	.word	0x08004dbc
 8000d9c:	08004dc0 	.word	0x08004dc0
 8000da0:	48000400 	.word	0x48000400
 8000da4:	08004dcc 	.word	0x08004dcc
 8000da8:	08004dd8 	.word	0x08004dd8

08000dac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b086      	sub	sp, #24
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000db4:	4a14      	ldr	r2, [pc, #80]	; (8000e08 <_sbrk+0x5c>)
 8000db6:	4b15      	ldr	r3, [pc, #84]	; (8000e0c <_sbrk+0x60>)
 8000db8:	1ad3      	subs	r3, r2, r3
 8000dba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000dbc:	697b      	ldr	r3, [r7, #20]
 8000dbe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000dc0:	4b13      	ldr	r3, [pc, #76]	; (8000e10 <_sbrk+0x64>)
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	d102      	bne.n	8000dce <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000dc8:	4b11      	ldr	r3, [pc, #68]	; (8000e10 <_sbrk+0x64>)
 8000dca:	4a12      	ldr	r2, [pc, #72]	; (8000e14 <_sbrk+0x68>)
 8000dcc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000dce:	4b10      	ldr	r3, [pc, #64]	; (8000e10 <_sbrk+0x64>)
 8000dd0:	681a      	ldr	r2, [r3, #0]
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	4413      	add	r3, r2
 8000dd6:	693a      	ldr	r2, [r7, #16]
 8000dd8:	429a      	cmp	r2, r3
 8000dda:	d207      	bcs.n	8000dec <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ddc:	f003 f8f4 	bl	8003fc8 <__errno>
 8000de0:	4603      	mov	r3, r0
 8000de2:	220c      	movs	r2, #12
 8000de4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000de6:	f04f 33ff 	mov.w	r3, #4294967295
 8000dea:	e009      	b.n	8000e00 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000dec:	4b08      	ldr	r3, [pc, #32]	; (8000e10 <_sbrk+0x64>)
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000df2:	4b07      	ldr	r3, [pc, #28]	; (8000e10 <_sbrk+0x64>)
 8000df4:	681a      	ldr	r2, [r3, #0]
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	4413      	add	r3, r2
 8000dfa:	4a05      	ldr	r2, [pc, #20]	; (8000e10 <_sbrk+0x64>)
 8000dfc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000dfe:	68fb      	ldr	r3, [r7, #12]
}
 8000e00:	4618      	mov	r0, r3
 8000e02:	3718      	adds	r7, #24
 8000e04:	46bd      	mov	sp, r7
 8000e06:	bd80      	pop	{r7, pc}
 8000e08:	20010000 	.word	0x20010000
 8000e0c:	00000400 	.word	0x00000400
 8000e10:	2000011c 	.word	0x2000011c
 8000e14:	20000270 	.word	0x20000270

08000e18 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000e18:	b480      	push	{r7}
 8000e1a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000e1c:	4b06      	ldr	r3, [pc, #24]	; (8000e38 <SystemInit+0x20>)
 8000e1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000e22:	4a05      	ldr	r2, [pc, #20]	; (8000e38 <SystemInit+0x20>)
 8000e24:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000e28:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8000e2c:	bf00      	nop
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e34:	4770      	bx	lr
 8000e36:	bf00      	nop
 8000e38:	e000ed00 	.word	0xe000ed00

08000e3c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000e3c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000e74 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000e40:	f7ff ffea 	bl	8000e18 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000e44:	480c      	ldr	r0, [pc, #48]	; (8000e78 <LoopForever+0x6>)
  ldr r1, =_edata
 8000e46:	490d      	ldr	r1, [pc, #52]	; (8000e7c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000e48:	4a0d      	ldr	r2, [pc, #52]	; (8000e80 <LoopForever+0xe>)
  movs r3, #0
 8000e4a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e4c:	e002      	b.n	8000e54 <LoopCopyDataInit>

08000e4e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e4e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e50:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e52:	3304      	adds	r3, #4

08000e54 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e54:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e56:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e58:	d3f9      	bcc.n	8000e4e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e5a:	4a0a      	ldr	r2, [pc, #40]	; (8000e84 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000e5c:	4c0a      	ldr	r4, [pc, #40]	; (8000e88 <LoopForever+0x16>)
  movs r3, #0
 8000e5e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e60:	e001      	b.n	8000e66 <LoopFillZerobss>

08000e62 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e62:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e64:	3204      	adds	r2, #4

08000e66 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e66:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e68:	d3fb      	bcc.n	8000e62 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000e6a:	f003 f8b3 	bl	8003fd4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000e6e:	f7ff fb9f 	bl	80005b0 <main>

08000e72 <LoopForever>:

LoopForever:
    b LoopForever
 8000e72:	e7fe      	b.n	8000e72 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000e74:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8000e78:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e7c:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000e80:	08004e78 	.word	0x08004e78
  ldr r2, =_sbss
 8000e84:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000e88:	20000270 	.word	0x20000270

08000e8c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000e8c:	e7fe      	b.n	8000e8c <ADC1_IRQHandler>

08000e8e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e8e:	b580      	push	{r7, lr}
 8000e90:	b082      	sub	sp, #8
 8000e92:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000e94:	2300      	movs	r3, #0
 8000e96:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e98:	2003      	movs	r0, #3
 8000e9a:	f000 f93d 	bl	8001118 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000e9e:	2000      	movs	r0, #0
 8000ea0:	f000 f80e 	bl	8000ec0 <HAL_InitTick>
 8000ea4:	4603      	mov	r3, r0
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d002      	beq.n	8000eb0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000eaa:	2301      	movs	r3, #1
 8000eac:	71fb      	strb	r3, [r7, #7]
 8000eae:	e001      	b.n	8000eb4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000eb0:	f7ff fe0c 	bl	8000acc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000eb4:	79fb      	ldrb	r3, [r7, #7]
}
 8000eb6:	4618      	mov	r0, r3
 8000eb8:	3708      	adds	r7, #8
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	bd80      	pop	{r7, pc}
	...

08000ec0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b084      	sub	sp, #16
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000ec8:	2300      	movs	r3, #0
 8000eca:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000ecc:	4b17      	ldr	r3, [pc, #92]	; (8000f2c <HAL_InitTick+0x6c>)
 8000ece:	781b      	ldrb	r3, [r3, #0]
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d023      	beq.n	8000f1c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000ed4:	4b16      	ldr	r3, [pc, #88]	; (8000f30 <HAL_InitTick+0x70>)
 8000ed6:	681a      	ldr	r2, [r3, #0]
 8000ed8:	4b14      	ldr	r3, [pc, #80]	; (8000f2c <HAL_InitTick+0x6c>)
 8000eda:	781b      	ldrb	r3, [r3, #0]
 8000edc:	4619      	mov	r1, r3
 8000ede:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ee2:	fbb3 f3f1 	udiv	r3, r3, r1
 8000ee6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000eea:	4618      	mov	r0, r3
 8000eec:	f000 f949 	bl	8001182 <HAL_SYSTICK_Config>
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d10f      	bne.n	8000f16 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	2b0f      	cmp	r3, #15
 8000efa:	d809      	bhi.n	8000f10 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000efc:	2200      	movs	r2, #0
 8000efe:	6879      	ldr	r1, [r7, #4]
 8000f00:	f04f 30ff 	mov.w	r0, #4294967295
 8000f04:	f000 f913 	bl	800112e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000f08:	4a0a      	ldr	r2, [pc, #40]	; (8000f34 <HAL_InitTick+0x74>)
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	6013      	str	r3, [r2, #0]
 8000f0e:	e007      	b.n	8000f20 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000f10:	2301      	movs	r3, #1
 8000f12:	73fb      	strb	r3, [r7, #15]
 8000f14:	e004      	b.n	8000f20 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000f16:	2301      	movs	r3, #1
 8000f18:	73fb      	strb	r3, [r7, #15]
 8000f1a:	e001      	b.n	8000f20 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000f1c:	2301      	movs	r3, #1
 8000f1e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000f20:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f22:	4618      	mov	r0, r3
 8000f24:	3710      	adds	r7, #16
 8000f26:	46bd      	mov	sp, r7
 8000f28:	bd80      	pop	{r7, pc}
 8000f2a:	bf00      	nop
 8000f2c:	20000008 	.word	0x20000008
 8000f30:	20000000 	.word	0x20000000
 8000f34:	20000004 	.word	0x20000004

08000f38 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f38:	b480      	push	{r7}
 8000f3a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000f3c:	4b06      	ldr	r3, [pc, #24]	; (8000f58 <HAL_IncTick+0x20>)
 8000f3e:	781b      	ldrb	r3, [r3, #0]
 8000f40:	461a      	mov	r2, r3
 8000f42:	4b06      	ldr	r3, [pc, #24]	; (8000f5c <HAL_IncTick+0x24>)
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	4413      	add	r3, r2
 8000f48:	4a04      	ldr	r2, [pc, #16]	; (8000f5c <HAL_IncTick+0x24>)
 8000f4a:	6013      	str	r3, [r2, #0]
}
 8000f4c:	bf00      	nop
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f54:	4770      	bx	lr
 8000f56:	bf00      	nop
 8000f58:	20000008 	.word	0x20000008
 8000f5c:	20000120 	.word	0x20000120

08000f60 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f60:	b480      	push	{r7}
 8000f62:	af00      	add	r7, sp, #0
  return uwTick;
 8000f64:	4b03      	ldr	r3, [pc, #12]	; (8000f74 <HAL_GetTick+0x14>)
 8000f66:	681b      	ldr	r3, [r3, #0]
}
 8000f68:	4618      	mov	r0, r3
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f70:	4770      	bx	lr
 8000f72:	bf00      	nop
 8000f74:	20000120 	.word	0x20000120

08000f78 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f78:	b480      	push	{r7}
 8000f7a:	b085      	sub	sp, #20
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	f003 0307 	and.w	r3, r3, #7
 8000f86:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f88:	4b0c      	ldr	r3, [pc, #48]	; (8000fbc <__NVIC_SetPriorityGrouping+0x44>)
 8000f8a:	68db      	ldr	r3, [r3, #12]
 8000f8c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f8e:	68ba      	ldr	r2, [r7, #8]
 8000f90:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000f94:	4013      	ands	r3, r2
 8000f96:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f98:	68fb      	ldr	r3, [r7, #12]
 8000f9a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f9c:	68bb      	ldr	r3, [r7, #8]
 8000f9e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000fa0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000fa4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000fa8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000faa:	4a04      	ldr	r2, [pc, #16]	; (8000fbc <__NVIC_SetPriorityGrouping+0x44>)
 8000fac:	68bb      	ldr	r3, [r7, #8]
 8000fae:	60d3      	str	r3, [r2, #12]
}
 8000fb0:	bf00      	nop
 8000fb2:	3714      	adds	r7, #20
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fba:	4770      	bx	lr
 8000fbc:	e000ed00 	.word	0xe000ed00

08000fc0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000fc0:	b480      	push	{r7}
 8000fc2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000fc4:	4b04      	ldr	r3, [pc, #16]	; (8000fd8 <__NVIC_GetPriorityGrouping+0x18>)
 8000fc6:	68db      	ldr	r3, [r3, #12]
 8000fc8:	0a1b      	lsrs	r3, r3, #8
 8000fca:	f003 0307 	and.w	r3, r3, #7
}
 8000fce:	4618      	mov	r0, r3
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd6:	4770      	bx	lr
 8000fd8:	e000ed00 	.word	0xe000ed00

08000fdc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000fdc:	b480      	push	{r7}
 8000fde:	b083      	sub	sp, #12
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fe6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	db0b      	blt.n	8001006 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000fee:	79fb      	ldrb	r3, [r7, #7]
 8000ff0:	f003 021f 	and.w	r2, r3, #31
 8000ff4:	4907      	ldr	r1, [pc, #28]	; (8001014 <__NVIC_EnableIRQ+0x38>)
 8000ff6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ffa:	095b      	lsrs	r3, r3, #5
 8000ffc:	2001      	movs	r0, #1
 8000ffe:	fa00 f202 	lsl.w	r2, r0, r2
 8001002:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001006:	bf00      	nop
 8001008:	370c      	adds	r7, #12
 800100a:	46bd      	mov	sp, r7
 800100c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001010:	4770      	bx	lr
 8001012:	bf00      	nop
 8001014:	e000e100 	.word	0xe000e100

08001018 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001018:	b480      	push	{r7}
 800101a:	b083      	sub	sp, #12
 800101c:	af00      	add	r7, sp, #0
 800101e:	4603      	mov	r3, r0
 8001020:	6039      	str	r1, [r7, #0]
 8001022:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001024:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001028:	2b00      	cmp	r3, #0
 800102a:	db0a      	blt.n	8001042 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800102c:	683b      	ldr	r3, [r7, #0]
 800102e:	b2da      	uxtb	r2, r3
 8001030:	490c      	ldr	r1, [pc, #48]	; (8001064 <__NVIC_SetPriority+0x4c>)
 8001032:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001036:	0112      	lsls	r2, r2, #4
 8001038:	b2d2      	uxtb	r2, r2
 800103a:	440b      	add	r3, r1
 800103c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001040:	e00a      	b.n	8001058 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001042:	683b      	ldr	r3, [r7, #0]
 8001044:	b2da      	uxtb	r2, r3
 8001046:	4908      	ldr	r1, [pc, #32]	; (8001068 <__NVIC_SetPriority+0x50>)
 8001048:	79fb      	ldrb	r3, [r7, #7]
 800104a:	f003 030f 	and.w	r3, r3, #15
 800104e:	3b04      	subs	r3, #4
 8001050:	0112      	lsls	r2, r2, #4
 8001052:	b2d2      	uxtb	r2, r2
 8001054:	440b      	add	r3, r1
 8001056:	761a      	strb	r2, [r3, #24]
}
 8001058:	bf00      	nop
 800105a:	370c      	adds	r7, #12
 800105c:	46bd      	mov	sp, r7
 800105e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001062:	4770      	bx	lr
 8001064:	e000e100 	.word	0xe000e100
 8001068:	e000ed00 	.word	0xe000ed00

0800106c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800106c:	b480      	push	{r7}
 800106e:	b089      	sub	sp, #36	; 0x24
 8001070:	af00      	add	r7, sp, #0
 8001072:	60f8      	str	r0, [r7, #12]
 8001074:	60b9      	str	r1, [r7, #8]
 8001076:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001078:	68fb      	ldr	r3, [r7, #12]
 800107a:	f003 0307 	and.w	r3, r3, #7
 800107e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001080:	69fb      	ldr	r3, [r7, #28]
 8001082:	f1c3 0307 	rsb	r3, r3, #7
 8001086:	2b04      	cmp	r3, #4
 8001088:	bf28      	it	cs
 800108a:	2304      	movcs	r3, #4
 800108c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800108e:	69fb      	ldr	r3, [r7, #28]
 8001090:	3304      	adds	r3, #4
 8001092:	2b06      	cmp	r3, #6
 8001094:	d902      	bls.n	800109c <NVIC_EncodePriority+0x30>
 8001096:	69fb      	ldr	r3, [r7, #28]
 8001098:	3b03      	subs	r3, #3
 800109a:	e000      	b.n	800109e <NVIC_EncodePriority+0x32>
 800109c:	2300      	movs	r3, #0
 800109e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010a0:	f04f 32ff 	mov.w	r2, #4294967295
 80010a4:	69bb      	ldr	r3, [r7, #24]
 80010a6:	fa02 f303 	lsl.w	r3, r2, r3
 80010aa:	43da      	mvns	r2, r3
 80010ac:	68bb      	ldr	r3, [r7, #8]
 80010ae:	401a      	ands	r2, r3
 80010b0:	697b      	ldr	r3, [r7, #20]
 80010b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80010b4:	f04f 31ff 	mov.w	r1, #4294967295
 80010b8:	697b      	ldr	r3, [r7, #20]
 80010ba:	fa01 f303 	lsl.w	r3, r1, r3
 80010be:	43d9      	mvns	r1, r3
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010c4:	4313      	orrs	r3, r2
         );
}
 80010c6:	4618      	mov	r0, r3
 80010c8:	3724      	adds	r7, #36	; 0x24
 80010ca:	46bd      	mov	sp, r7
 80010cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d0:	4770      	bx	lr
	...

080010d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b082      	sub	sp, #8
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	3b01      	subs	r3, #1
 80010e0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80010e4:	d301      	bcc.n	80010ea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80010e6:	2301      	movs	r3, #1
 80010e8:	e00f      	b.n	800110a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80010ea:	4a0a      	ldr	r2, [pc, #40]	; (8001114 <SysTick_Config+0x40>)
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	3b01      	subs	r3, #1
 80010f0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80010f2:	210f      	movs	r1, #15
 80010f4:	f04f 30ff 	mov.w	r0, #4294967295
 80010f8:	f7ff ff8e 	bl	8001018 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80010fc:	4b05      	ldr	r3, [pc, #20]	; (8001114 <SysTick_Config+0x40>)
 80010fe:	2200      	movs	r2, #0
 8001100:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001102:	4b04      	ldr	r3, [pc, #16]	; (8001114 <SysTick_Config+0x40>)
 8001104:	2207      	movs	r2, #7
 8001106:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001108:	2300      	movs	r3, #0
}
 800110a:	4618      	mov	r0, r3
 800110c:	3708      	adds	r7, #8
 800110e:	46bd      	mov	sp, r7
 8001110:	bd80      	pop	{r7, pc}
 8001112:	bf00      	nop
 8001114:	e000e010 	.word	0xe000e010

08001118 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b082      	sub	sp, #8
 800111c:	af00      	add	r7, sp, #0
 800111e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001120:	6878      	ldr	r0, [r7, #4]
 8001122:	f7ff ff29 	bl	8000f78 <__NVIC_SetPriorityGrouping>
}
 8001126:	bf00      	nop
 8001128:	3708      	adds	r7, #8
 800112a:	46bd      	mov	sp, r7
 800112c:	bd80      	pop	{r7, pc}

0800112e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800112e:	b580      	push	{r7, lr}
 8001130:	b086      	sub	sp, #24
 8001132:	af00      	add	r7, sp, #0
 8001134:	4603      	mov	r3, r0
 8001136:	60b9      	str	r1, [r7, #8]
 8001138:	607a      	str	r2, [r7, #4]
 800113a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800113c:	2300      	movs	r3, #0
 800113e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001140:	f7ff ff3e 	bl	8000fc0 <__NVIC_GetPriorityGrouping>
 8001144:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001146:	687a      	ldr	r2, [r7, #4]
 8001148:	68b9      	ldr	r1, [r7, #8]
 800114a:	6978      	ldr	r0, [r7, #20]
 800114c:	f7ff ff8e 	bl	800106c <NVIC_EncodePriority>
 8001150:	4602      	mov	r2, r0
 8001152:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001156:	4611      	mov	r1, r2
 8001158:	4618      	mov	r0, r3
 800115a:	f7ff ff5d 	bl	8001018 <__NVIC_SetPriority>
}
 800115e:	bf00      	nop
 8001160:	3718      	adds	r7, #24
 8001162:	46bd      	mov	sp, r7
 8001164:	bd80      	pop	{r7, pc}

08001166 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001166:	b580      	push	{r7, lr}
 8001168:	b082      	sub	sp, #8
 800116a:	af00      	add	r7, sp, #0
 800116c:	4603      	mov	r3, r0
 800116e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001170:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001174:	4618      	mov	r0, r3
 8001176:	f7ff ff31 	bl	8000fdc <__NVIC_EnableIRQ>
}
 800117a:	bf00      	nop
 800117c:	3708      	adds	r7, #8
 800117e:	46bd      	mov	sp, r7
 8001180:	bd80      	pop	{r7, pc}

08001182 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001182:	b580      	push	{r7, lr}
 8001184:	b082      	sub	sp, #8
 8001186:	af00      	add	r7, sp, #0
 8001188:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800118a:	6878      	ldr	r0, [r7, #4]
 800118c:	f7ff ffa2 	bl	80010d4 <SysTick_Config>
 8001190:	4603      	mov	r3, r0
}
 8001192:	4618      	mov	r0, r3
 8001194:	3708      	adds	r7, #8
 8001196:	46bd      	mov	sp, r7
 8001198:	bd80      	pop	{r7, pc}

0800119a <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800119a:	b480      	push	{r7}
 800119c:	b085      	sub	sp, #20
 800119e:	af00      	add	r7, sp, #0
 80011a0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80011a2:	2300      	movs	r3, #0
 80011a4:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80011ac:	b2db      	uxtb	r3, r3
 80011ae:	2b02      	cmp	r3, #2
 80011b0:	d008      	beq.n	80011c4 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	2204      	movs	r2, #4
 80011b6:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	2200      	movs	r2, #0
 80011bc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80011c0:	2301      	movs	r3, #1
 80011c2:	e022      	b.n	800120a <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	681a      	ldr	r2, [r3, #0]
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	f022 020e 	bic.w	r2, r2, #14
 80011d2:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	681a      	ldr	r2, [r3, #0]
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	f022 0201 	bic.w	r2, r2, #1
 80011e2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011e8:	f003 021c 	and.w	r2, r3, #28
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011f0:	2101      	movs	r1, #1
 80011f2:	fa01 f202 	lsl.w	r2, r1, r2
 80011f6:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	2201      	movs	r2, #1
 80011fc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	2200      	movs	r2, #0
 8001204:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8001208:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 800120a:	4618      	mov	r0, r3
 800120c:	3714      	adds	r7, #20
 800120e:	46bd      	mov	sp, r7
 8001210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001214:	4770      	bx	lr

08001216 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001216:	b580      	push	{r7, lr}
 8001218:	b084      	sub	sp, #16
 800121a:	af00      	add	r7, sp, #0
 800121c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800121e:	2300      	movs	r3, #0
 8001220:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001228:	b2db      	uxtb	r3, r3
 800122a:	2b02      	cmp	r3, #2
 800122c:	d005      	beq.n	800123a <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	2204      	movs	r2, #4
 8001232:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8001234:	2301      	movs	r3, #1
 8001236:	73fb      	strb	r3, [r7, #15]
 8001238:	e029      	b.n	800128e <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	681a      	ldr	r2, [r3, #0]
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	f022 020e 	bic.w	r2, r2, #14
 8001248:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	681a      	ldr	r2, [r3, #0]
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	f022 0201 	bic.w	r2, r2, #1
 8001258:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800125e:	f003 021c 	and.w	r2, r3, #28
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001266:	2101      	movs	r1, #1
 8001268:	fa01 f202 	lsl.w	r2, r1, r2
 800126c:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	2201      	movs	r2, #1
 8001272:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	2200      	movs	r2, #0
 800127a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001282:	2b00      	cmp	r3, #0
 8001284:	d003      	beq.n	800128e <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800128a:	6878      	ldr	r0, [r7, #4]
 800128c:	4798      	blx	r3
    }
  }
  return status;
 800128e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001290:	4618      	mov	r0, r3
 8001292:	3710      	adds	r7, #16
 8001294:	46bd      	mov	sp, r7
 8001296:	bd80      	pop	{r7, pc}

08001298 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001298:	b480      	push	{r7}
 800129a:	b087      	sub	sp, #28
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
 80012a0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80012a2:	2300      	movs	r3, #0
 80012a4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80012a6:	e148      	b.n	800153a <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80012a8:	683b      	ldr	r3, [r7, #0]
 80012aa:	681a      	ldr	r2, [r3, #0]
 80012ac:	2101      	movs	r1, #1
 80012ae:	697b      	ldr	r3, [r7, #20]
 80012b0:	fa01 f303 	lsl.w	r3, r1, r3
 80012b4:	4013      	ands	r3, r2
 80012b6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80012b8:	68fb      	ldr	r3, [r7, #12]
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	f000 813a 	beq.w	8001534 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80012c0:	683b      	ldr	r3, [r7, #0]
 80012c2:	685b      	ldr	r3, [r3, #4]
 80012c4:	f003 0303 	and.w	r3, r3, #3
 80012c8:	2b01      	cmp	r3, #1
 80012ca:	d005      	beq.n	80012d8 <HAL_GPIO_Init+0x40>
 80012cc:	683b      	ldr	r3, [r7, #0]
 80012ce:	685b      	ldr	r3, [r3, #4]
 80012d0:	f003 0303 	and.w	r3, r3, #3
 80012d4:	2b02      	cmp	r3, #2
 80012d6:	d130      	bne.n	800133a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	689b      	ldr	r3, [r3, #8]
 80012dc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80012de:	697b      	ldr	r3, [r7, #20]
 80012e0:	005b      	lsls	r3, r3, #1
 80012e2:	2203      	movs	r2, #3
 80012e4:	fa02 f303 	lsl.w	r3, r2, r3
 80012e8:	43db      	mvns	r3, r3
 80012ea:	693a      	ldr	r2, [r7, #16]
 80012ec:	4013      	ands	r3, r2
 80012ee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80012f0:	683b      	ldr	r3, [r7, #0]
 80012f2:	68da      	ldr	r2, [r3, #12]
 80012f4:	697b      	ldr	r3, [r7, #20]
 80012f6:	005b      	lsls	r3, r3, #1
 80012f8:	fa02 f303 	lsl.w	r3, r2, r3
 80012fc:	693a      	ldr	r2, [r7, #16]
 80012fe:	4313      	orrs	r3, r2
 8001300:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	693a      	ldr	r2, [r7, #16]
 8001306:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	685b      	ldr	r3, [r3, #4]
 800130c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800130e:	2201      	movs	r2, #1
 8001310:	697b      	ldr	r3, [r7, #20]
 8001312:	fa02 f303 	lsl.w	r3, r2, r3
 8001316:	43db      	mvns	r3, r3
 8001318:	693a      	ldr	r2, [r7, #16]
 800131a:	4013      	ands	r3, r2
 800131c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800131e:	683b      	ldr	r3, [r7, #0]
 8001320:	685b      	ldr	r3, [r3, #4]
 8001322:	091b      	lsrs	r3, r3, #4
 8001324:	f003 0201 	and.w	r2, r3, #1
 8001328:	697b      	ldr	r3, [r7, #20]
 800132a:	fa02 f303 	lsl.w	r3, r2, r3
 800132e:	693a      	ldr	r2, [r7, #16]
 8001330:	4313      	orrs	r3, r2
 8001332:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	693a      	ldr	r2, [r7, #16]
 8001338:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800133a:	683b      	ldr	r3, [r7, #0]
 800133c:	685b      	ldr	r3, [r3, #4]
 800133e:	f003 0303 	and.w	r3, r3, #3
 8001342:	2b03      	cmp	r3, #3
 8001344:	d017      	beq.n	8001376 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	68db      	ldr	r3, [r3, #12]
 800134a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800134c:	697b      	ldr	r3, [r7, #20]
 800134e:	005b      	lsls	r3, r3, #1
 8001350:	2203      	movs	r2, #3
 8001352:	fa02 f303 	lsl.w	r3, r2, r3
 8001356:	43db      	mvns	r3, r3
 8001358:	693a      	ldr	r2, [r7, #16]
 800135a:	4013      	ands	r3, r2
 800135c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800135e:	683b      	ldr	r3, [r7, #0]
 8001360:	689a      	ldr	r2, [r3, #8]
 8001362:	697b      	ldr	r3, [r7, #20]
 8001364:	005b      	lsls	r3, r3, #1
 8001366:	fa02 f303 	lsl.w	r3, r2, r3
 800136a:	693a      	ldr	r2, [r7, #16]
 800136c:	4313      	orrs	r3, r2
 800136e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	693a      	ldr	r2, [r7, #16]
 8001374:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001376:	683b      	ldr	r3, [r7, #0]
 8001378:	685b      	ldr	r3, [r3, #4]
 800137a:	f003 0303 	and.w	r3, r3, #3
 800137e:	2b02      	cmp	r3, #2
 8001380:	d123      	bne.n	80013ca <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001382:	697b      	ldr	r3, [r7, #20]
 8001384:	08da      	lsrs	r2, r3, #3
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	3208      	adds	r2, #8
 800138a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800138e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001390:	697b      	ldr	r3, [r7, #20]
 8001392:	f003 0307 	and.w	r3, r3, #7
 8001396:	009b      	lsls	r3, r3, #2
 8001398:	220f      	movs	r2, #15
 800139a:	fa02 f303 	lsl.w	r3, r2, r3
 800139e:	43db      	mvns	r3, r3
 80013a0:	693a      	ldr	r2, [r7, #16]
 80013a2:	4013      	ands	r3, r2
 80013a4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80013a6:	683b      	ldr	r3, [r7, #0]
 80013a8:	691a      	ldr	r2, [r3, #16]
 80013aa:	697b      	ldr	r3, [r7, #20]
 80013ac:	f003 0307 	and.w	r3, r3, #7
 80013b0:	009b      	lsls	r3, r3, #2
 80013b2:	fa02 f303 	lsl.w	r3, r2, r3
 80013b6:	693a      	ldr	r2, [r7, #16]
 80013b8:	4313      	orrs	r3, r2
 80013ba:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80013bc:	697b      	ldr	r3, [r7, #20]
 80013be:	08da      	lsrs	r2, r3, #3
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	3208      	adds	r2, #8
 80013c4:	6939      	ldr	r1, [r7, #16]
 80013c6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80013d0:	697b      	ldr	r3, [r7, #20]
 80013d2:	005b      	lsls	r3, r3, #1
 80013d4:	2203      	movs	r2, #3
 80013d6:	fa02 f303 	lsl.w	r3, r2, r3
 80013da:	43db      	mvns	r3, r3
 80013dc:	693a      	ldr	r2, [r7, #16]
 80013de:	4013      	ands	r3, r2
 80013e0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80013e2:	683b      	ldr	r3, [r7, #0]
 80013e4:	685b      	ldr	r3, [r3, #4]
 80013e6:	f003 0203 	and.w	r2, r3, #3
 80013ea:	697b      	ldr	r3, [r7, #20]
 80013ec:	005b      	lsls	r3, r3, #1
 80013ee:	fa02 f303 	lsl.w	r3, r2, r3
 80013f2:	693a      	ldr	r2, [r7, #16]
 80013f4:	4313      	orrs	r3, r2
 80013f6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	693a      	ldr	r2, [r7, #16]
 80013fc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80013fe:	683b      	ldr	r3, [r7, #0]
 8001400:	685b      	ldr	r3, [r3, #4]
 8001402:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001406:	2b00      	cmp	r3, #0
 8001408:	f000 8094 	beq.w	8001534 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800140c:	4b52      	ldr	r3, [pc, #328]	; (8001558 <HAL_GPIO_Init+0x2c0>)
 800140e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001410:	4a51      	ldr	r2, [pc, #324]	; (8001558 <HAL_GPIO_Init+0x2c0>)
 8001412:	f043 0301 	orr.w	r3, r3, #1
 8001416:	6613      	str	r3, [r2, #96]	; 0x60
 8001418:	4b4f      	ldr	r3, [pc, #316]	; (8001558 <HAL_GPIO_Init+0x2c0>)
 800141a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800141c:	f003 0301 	and.w	r3, r3, #1
 8001420:	60bb      	str	r3, [r7, #8]
 8001422:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001424:	4a4d      	ldr	r2, [pc, #308]	; (800155c <HAL_GPIO_Init+0x2c4>)
 8001426:	697b      	ldr	r3, [r7, #20]
 8001428:	089b      	lsrs	r3, r3, #2
 800142a:	3302      	adds	r3, #2
 800142c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001430:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001432:	697b      	ldr	r3, [r7, #20]
 8001434:	f003 0303 	and.w	r3, r3, #3
 8001438:	009b      	lsls	r3, r3, #2
 800143a:	220f      	movs	r2, #15
 800143c:	fa02 f303 	lsl.w	r3, r2, r3
 8001440:	43db      	mvns	r3, r3
 8001442:	693a      	ldr	r2, [r7, #16]
 8001444:	4013      	ands	r3, r2
 8001446:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800144e:	d00d      	beq.n	800146c <HAL_GPIO_Init+0x1d4>
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	4a43      	ldr	r2, [pc, #268]	; (8001560 <HAL_GPIO_Init+0x2c8>)
 8001454:	4293      	cmp	r3, r2
 8001456:	d007      	beq.n	8001468 <HAL_GPIO_Init+0x1d0>
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	4a42      	ldr	r2, [pc, #264]	; (8001564 <HAL_GPIO_Init+0x2cc>)
 800145c:	4293      	cmp	r3, r2
 800145e:	d101      	bne.n	8001464 <HAL_GPIO_Init+0x1cc>
 8001460:	2302      	movs	r3, #2
 8001462:	e004      	b.n	800146e <HAL_GPIO_Init+0x1d6>
 8001464:	2307      	movs	r3, #7
 8001466:	e002      	b.n	800146e <HAL_GPIO_Init+0x1d6>
 8001468:	2301      	movs	r3, #1
 800146a:	e000      	b.n	800146e <HAL_GPIO_Init+0x1d6>
 800146c:	2300      	movs	r3, #0
 800146e:	697a      	ldr	r2, [r7, #20]
 8001470:	f002 0203 	and.w	r2, r2, #3
 8001474:	0092      	lsls	r2, r2, #2
 8001476:	4093      	lsls	r3, r2
 8001478:	693a      	ldr	r2, [r7, #16]
 800147a:	4313      	orrs	r3, r2
 800147c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800147e:	4937      	ldr	r1, [pc, #220]	; (800155c <HAL_GPIO_Init+0x2c4>)
 8001480:	697b      	ldr	r3, [r7, #20]
 8001482:	089b      	lsrs	r3, r3, #2
 8001484:	3302      	adds	r3, #2
 8001486:	693a      	ldr	r2, [r7, #16]
 8001488:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800148c:	4b36      	ldr	r3, [pc, #216]	; (8001568 <HAL_GPIO_Init+0x2d0>)
 800148e:	689b      	ldr	r3, [r3, #8]
 8001490:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001492:	68fb      	ldr	r3, [r7, #12]
 8001494:	43db      	mvns	r3, r3
 8001496:	693a      	ldr	r2, [r7, #16]
 8001498:	4013      	ands	r3, r2
 800149a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800149c:	683b      	ldr	r3, [r7, #0]
 800149e:	685b      	ldr	r3, [r3, #4]
 80014a0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d003      	beq.n	80014b0 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 80014a8:	693a      	ldr	r2, [r7, #16]
 80014aa:	68fb      	ldr	r3, [r7, #12]
 80014ac:	4313      	orrs	r3, r2
 80014ae:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80014b0:	4a2d      	ldr	r2, [pc, #180]	; (8001568 <HAL_GPIO_Init+0x2d0>)
 80014b2:	693b      	ldr	r3, [r7, #16]
 80014b4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80014b6:	4b2c      	ldr	r3, [pc, #176]	; (8001568 <HAL_GPIO_Init+0x2d0>)
 80014b8:	68db      	ldr	r3, [r3, #12]
 80014ba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	43db      	mvns	r3, r3
 80014c0:	693a      	ldr	r2, [r7, #16]
 80014c2:	4013      	ands	r3, r2
 80014c4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80014c6:	683b      	ldr	r3, [r7, #0]
 80014c8:	685b      	ldr	r3, [r3, #4]
 80014ca:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d003      	beq.n	80014da <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 80014d2:	693a      	ldr	r2, [r7, #16]
 80014d4:	68fb      	ldr	r3, [r7, #12]
 80014d6:	4313      	orrs	r3, r2
 80014d8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80014da:	4a23      	ldr	r2, [pc, #140]	; (8001568 <HAL_GPIO_Init+0x2d0>)
 80014dc:	693b      	ldr	r3, [r7, #16]
 80014de:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80014e0:	4b21      	ldr	r3, [pc, #132]	; (8001568 <HAL_GPIO_Init+0x2d0>)
 80014e2:	685b      	ldr	r3, [r3, #4]
 80014e4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	43db      	mvns	r3, r3
 80014ea:	693a      	ldr	r2, [r7, #16]
 80014ec:	4013      	ands	r3, r2
 80014ee:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80014f0:	683b      	ldr	r3, [r7, #0]
 80014f2:	685b      	ldr	r3, [r3, #4]
 80014f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d003      	beq.n	8001504 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 80014fc:	693a      	ldr	r2, [r7, #16]
 80014fe:	68fb      	ldr	r3, [r7, #12]
 8001500:	4313      	orrs	r3, r2
 8001502:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001504:	4a18      	ldr	r2, [pc, #96]	; (8001568 <HAL_GPIO_Init+0x2d0>)
 8001506:	693b      	ldr	r3, [r7, #16]
 8001508:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800150a:	4b17      	ldr	r3, [pc, #92]	; (8001568 <HAL_GPIO_Init+0x2d0>)
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	43db      	mvns	r3, r3
 8001514:	693a      	ldr	r2, [r7, #16]
 8001516:	4013      	ands	r3, r2
 8001518:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800151a:	683b      	ldr	r3, [r7, #0]
 800151c:	685b      	ldr	r3, [r3, #4]
 800151e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001522:	2b00      	cmp	r3, #0
 8001524:	d003      	beq.n	800152e <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 8001526:	693a      	ldr	r2, [r7, #16]
 8001528:	68fb      	ldr	r3, [r7, #12]
 800152a:	4313      	orrs	r3, r2
 800152c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800152e:	4a0e      	ldr	r2, [pc, #56]	; (8001568 <HAL_GPIO_Init+0x2d0>)
 8001530:	693b      	ldr	r3, [r7, #16]
 8001532:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001534:	697b      	ldr	r3, [r7, #20]
 8001536:	3301      	adds	r3, #1
 8001538:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800153a:	683b      	ldr	r3, [r7, #0]
 800153c:	681a      	ldr	r2, [r3, #0]
 800153e:	697b      	ldr	r3, [r7, #20]
 8001540:	fa22 f303 	lsr.w	r3, r2, r3
 8001544:	2b00      	cmp	r3, #0
 8001546:	f47f aeaf 	bne.w	80012a8 <HAL_GPIO_Init+0x10>
  }
}
 800154a:	bf00      	nop
 800154c:	bf00      	nop
 800154e:	371c      	adds	r7, #28
 8001550:	46bd      	mov	sp, r7
 8001552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001556:	4770      	bx	lr
 8001558:	40021000 	.word	0x40021000
 800155c:	40010000 	.word	0x40010000
 8001560:	48000400 	.word	0x48000400
 8001564:	48000800 	.word	0x48000800
 8001568:	40010400 	.word	0x40010400

0800156c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800156c:	b480      	push	{r7}
 800156e:	b083      	sub	sp, #12
 8001570:	af00      	add	r7, sp, #0
 8001572:	6078      	str	r0, [r7, #4]
 8001574:	460b      	mov	r3, r1
 8001576:	807b      	strh	r3, [r7, #2]
 8001578:	4613      	mov	r3, r2
 800157a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800157c:	787b      	ldrb	r3, [r7, #1]
 800157e:	2b00      	cmp	r3, #0
 8001580:	d003      	beq.n	800158a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001582:	887a      	ldrh	r2, [r7, #2]
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001588:	e002      	b.n	8001590 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800158a:	887a      	ldrh	r2, [r7, #2]
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001590:	bf00      	nop
 8001592:	370c      	adds	r7, #12
 8001594:	46bd      	mov	sp, r7
 8001596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159a:	4770      	bx	lr

0800159c <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800159c:	b480      	push	{r7}
 800159e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80015a0:	4b05      	ldr	r3, [pc, #20]	; (80015b8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	4a04      	ldr	r2, [pc, #16]	; (80015b8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80015a6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80015aa:	6013      	str	r3, [r2, #0]
}
 80015ac:	bf00      	nop
 80015ae:	46bd      	mov	sp, r7
 80015b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b4:	4770      	bx	lr
 80015b6:	bf00      	nop
 80015b8:	40007000 	.word	0x40007000

080015bc <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80015bc:	b480      	push	{r7}
 80015be:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80015c0:	4b04      	ldr	r3, [pc, #16]	; (80015d4 <HAL_PWREx_GetVoltageRange+0x18>)
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80015c8:	4618      	mov	r0, r3
 80015ca:	46bd      	mov	sp, r7
 80015cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d0:	4770      	bx	lr
 80015d2:	bf00      	nop
 80015d4:	40007000 	.word	0x40007000

080015d8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80015d8:	b480      	push	{r7}
 80015da:	b085      	sub	sp, #20
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80015e6:	d130      	bne.n	800164a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80015e8:	4b23      	ldr	r3, [pc, #140]	; (8001678 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80015f0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80015f4:	d038      	beq.n	8001668 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80015f6:	4b20      	ldr	r3, [pc, #128]	; (8001678 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80015fe:	4a1e      	ldr	r2, [pc, #120]	; (8001678 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001600:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001604:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001606:	4b1d      	ldr	r3, [pc, #116]	; (800167c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	2232      	movs	r2, #50	; 0x32
 800160c:	fb02 f303 	mul.w	r3, r2, r3
 8001610:	4a1b      	ldr	r2, [pc, #108]	; (8001680 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001612:	fba2 2303 	umull	r2, r3, r2, r3
 8001616:	0c9b      	lsrs	r3, r3, #18
 8001618:	3301      	adds	r3, #1
 800161a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800161c:	e002      	b.n	8001624 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800161e:	68fb      	ldr	r3, [r7, #12]
 8001620:	3b01      	subs	r3, #1
 8001622:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001624:	4b14      	ldr	r3, [pc, #80]	; (8001678 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001626:	695b      	ldr	r3, [r3, #20]
 8001628:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800162c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001630:	d102      	bne.n	8001638 <HAL_PWREx_ControlVoltageScaling+0x60>
 8001632:	68fb      	ldr	r3, [r7, #12]
 8001634:	2b00      	cmp	r3, #0
 8001636:	d1f2      	bne.n	800161e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001638:	4b0f      	ldr	r3, [pc, #60]	; (8001678 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800163a:	695b      	ldr	r3, [r3, #20]
 800163c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001640:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001644:	d110      	bne.n	8001668 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001646:	2303      	movs	r3, #3
 8001648:	e00f      	b.n	800166a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800164a:	4b0b      	ldr	r3, [pc, #44]	; (8001678 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001652:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001656:	d007      	beq.n	8001668 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001658:	4b07      	ldr	r3, [pc, #28]	; (8001678 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001660:	4a05      	ldr	r2, [pc, #20]	; (8001678 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001662:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001666:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001668:	2300      	movs	r3, #0
}
 800166a:	4618      	mov	r0, r3
 800166c:	3714      	adds	r7, #20
 800166e:	46bd      	mov	sp, r7
 8001670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001674:	4770      	bx	lr
 8001676:	bf00      	nop
 8001678:	40007000 	.word	0x40007000
 800167c:	20000000 	.word	0x20000000
 8001680:	431bde83 	.word	0x431bde83

08001684 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b088      	sub	sp, #32
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	2b00      	cmp	r3, #0
 8001690:	d102      	bne.n	8001698 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001692:	2301      	movs	r3, #1
 8001694:	f000 bc02 	b.w	8001e9c <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001698:	4b96      	ldr	r3, [pc, #600]	; (80018f4 <HAL_RCC_OscConfig+0x270>)
 800169a:	689b      	ldr	r3, [r3, #8]
 800169c:	f003 030c 	and.w	r3, r3, #12
 80016a0:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80016a2:	4b94      	ldr	r3, [pc, #592]	; (80018f4 <HAL_RCC_OscConfig+0x270>)
 80016a4:	68db      	ldr	r3, [r3, #12]
 80016a6:	f003 0303 	and.w	r3, r3, #3
 80016aa:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	f003 0310 	and.w	r3, r3, #16
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	f000 80e4 	beq.w	8001882 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80016ba:	69bb      	ldr	r3, [r7, #24]
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d007      	beq.n	80016d0 <HAL_RCC_OscConfig+0x4c>
 80016c0:	69bb      	ldr	r3, [r7, #24]
 80016c2:	2b0c      	cmp	r3, #12
 80016c4:	f040 808b 	bne.w	80017de <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80016c8:	697b      	ldr	r3, [r7, #20]
 80016ca:	2b01      	cmp	r3, #1
 80016cc:	f040 8087 	bne.w	80017de <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80016d0:	4b88      	ldr	r3, [pc, #544]	; (80018f4 <HAL_RCC_OscConfig+0x270>)
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	f003 0302 	and.w	r3, r3, #2
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d005      	beq.n	80016e8 <HAL_RCC_OscConfig+0x64>
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	699b      	ldr	r3, [r3, #24]
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d101      	bne.n	80016e8 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80016e4:	2301      	movs	r3, #1
 80016e6:	e3d9      	b.n	8001e9c <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	6a1a      	ldr	r2, [r3, #32]
 80016ec:	4b81      	ldr	r3, [pc, #516]	; (80018f4 <HAL_RCC_OscConfig+0x270>)
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	f003 0308 	and.w	r3, r3, #8
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d004      	beq.n	8001702 <HAL_RCC_OscConfig+0x7e>
 80016f8:	4b7e      	ldr	r3, [pc, #504]	; (80018f4 <HAL_RCC_OscConfig+0x270>)
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001700:	e005      	b.n	800170e <HAL_RCC_OscConfig+0x8a>
 8001702:	4b7c      	ldr	r3, [pc, #496]	; (80018f4 <HAL_RCC_OscConfig+0x270>)
 8001704:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001708:	091b      	lsrs	r3, r3, #4
 800170a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800170e:	4293      	cmp	r3, r2
 8001710:	d223      	bcs.n	800175a <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	6a1b      	ldr	r3, [r3, #32]
 8001716:	4618      	mov	r0, r3
 8001718:	f000 fd8c 	bl	8002234 <RCC_SetFlashLatencyFromMSIRange>
 800171c:	4603      	mov	r3, r0
 800171e:	2b00      	cmp	r3, #0
 8001720:	d001      	beq.n	8001726 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8001722:	2301      	movs	r3, #1
 8001724:	e3ba      	b.n	8001e9c <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001726:	4b73      	ldr	r3, [pc, #460]	; (80018f4 <HAL_RCC_OscConfig+0x270>)
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	4a72      	ldr	r2, [pc, #456]	; (80018f4 <HAL_RCC_OscConfig+0x270>)
 800172c:	f043 0308 	orr.w	r3, r3, #8
 8001730:	6013      	str	r3, [r2, #0]
 8001732:	4b70      	ldr	r3, [pc, #448]	; (80018f4 <HAL_RCC_OscConfig+0x270>)
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	6a1b      	ldr	r3, [r3, #32]
 800173e:	496d      	ldr	r1, [pc, #436]	; (80018f4 <HAL_RCC_OscConfig+0x270>)
 8001740:	4313      	orrs	r3, r2
 8001742:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001744:	4b6b      	ldr	r3, [pc, #428]	; (80018f4 <HAL_RCC_OscConfig+0x270>)
 8001746:	685b      	ldr	r3, [r3, #4]
 8001748:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	69db      	ldr	r3, [r3, #28]
 8001750:	021b      	lsls	r3, r3, #8
 8001752:	4968      	ldr	r1, [pc, #416]	; (80018f4 <HAL_RCC_OscConfig+0x270>)
 8001754:	4313      	orrs	r3, r2
 8001756:	604b      	str	r3, [r1, #4]
 8001758:	e025      	b.n	80017a6 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800175a:	4b66      	ldr	r3, [pc, #408]	; (80018f4 <HAL_RCC_OscConfig+0x270>)
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	4a65      	ldr	r2, [pc, #404]	; (80018f4 <HAL_RCC_OscConfig+0x270>)
 8001760:	f043 0308 	orr.w	r3, r3, #8
 8001764:	6013      	str	r3, [r2, #0]
 8001766:	4b63      	ldr	r3, [pc, #396]	; (80018f4 <HAL_RCC_OscConfig+0x270>)
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	6a1b      	ldr	r3, [r3, #32]
 8001772:	4960      	ldr	r1, [pc, #384]	; (80018f4 <HAL_RCC_OscConfig+0x270>)
 8001774:	4313      	orrs	r3, r2
 8001776:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001778:	4b5e      	ldr	r3, [pc, #376]	; (80018f4 <HAL_RCC_OscConfig+0x270>)
 800177a:	685b      	ldr	r3, [r3, #4]
 800177c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	69db      	ldr	r3, [r3, #28]
 8001784:	021b      	lsls	r3, r3, #8
 8001786:	495b      	ldr	r1, [pc, #364]	; (80018f4 <HAL_RCC_OscConfig+0x270>)
 8001788:	4313      	orrs	r3, r2
 800178a:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800178c:	69bb      	ldr	r3, [r7, #24]
 800178e:	2b00      	cmp	r3, #0
 8001790:	d109      	bne.n	80017a6 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	6a1b      	ldr	r3, [r3, #32]
 8001796:	4618      	mov	r0, r3
 8001798:	f000 fd4c 	bl	8002234 <RCC_SetFlashLatencyFromMSIRange>
 800179c:	4603      	mov	r3, r0
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d001      	beq.n	80017a6 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80017a2:	2301      	movs	r3, #1
 80017a4:	e37a      	b.n	8001e9c <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80017a6:	f000 fc81 	bl	80020ac <HAL_RCC_GetSysClockFreq>
 80017aa:	4602      	mov	r2, r0
 80017ac:	4b51      	ldr	r3, [pc, #324]	; (80018f4 <HAL_RCC_OscConfig+0x270>)
 80017ae:	689b      	ldr	r3, [r3, #8]
 80017b0:	091b      	lsrs	r3, r3, #4
 80017b2:	f003 030f 	and.w	r3, r3, #15
 80017b6:	4950      	ldr	r1, [pc, #320]	; (80018f8 <HAL_RCC_OscConfig+0x274>)
 80017b8:	5ccb      	ldrb	r3, [r1, r3]
 80017ba:	f003 031f 	and.w	r3, r3, #31
 80017be:	fa22 f303 	lsr.w	r3, r2, r3
 80017c2:	4a4e      	ldr	r2, [pc, #312]	; (80018fc <HAL_RCC_OscConfig+0x278>)
 80017c4:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80017c6:	4b4e      	ldr	r3, [pc, #312]	; (8001900 <HAL_RCC_OscConfig+0x27c>)
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	4618      	mov	r0, r3
 80017cc:	f7ff fb78 	bl	8000ec0 <HAL_InitTick>
 80017d0:	4603      	mov	r3, r0
 80017d2:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80017d4:	7bfb      	ldrb	r3, [r7, #15]
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d052      	beq.n	8001880 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80017da:	7bfb      	ldrb	r3, [r7, #15]
 80017dc:	e35e      	b.n	8001e9c <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	699b      	ldr	r3, [r3, #24]
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d032      	beq.n	800184c <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80017e6:	4b43      	ldr	r3, [pc, #268]	; (80018f4 <HAL_RCC_OscConfig+0x270>)
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	4a42      	ldr	r2, [pc, #264]	; (80018f4 <HAL_RCC_OscConfig+0x270>)
 80017ec:	f043 0301 	orr.w	r3, r3, #1
 80017f0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80017f2:	f7ff fbb5 	bl	8000f60 <HAL_GetTick>
 80017f6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80017f8:	e008      	b.n	800180c <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80017fa:	f7ff fbb1 	bl	8000f60 <HAL_GetTick>
 80017fe:	4602      	mov	r2, r0
 8001800:	693b      	ldr	r3, [r7, #16]
 8001802:	1ad3      	subs	r3, r2, r3
 8001804:	2b02      	cmp	r3, #2
 8001806:	d901      	bls.n	800180c <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8001808:	2303      	movs	r3, #3
 800180a:	e347      	b.n	8001e9c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800180c:	4b39      	ldr	r3, [pc, #228]	; (80018f4 <HAL_RCC_OscConfig+0x270>)
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	f003 0302 	and.w	r3, r3, #2
 8001814:	2b00      	cmp	r3, #0
 8001816:	d0f0      	beq.n	80017fa <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001818:	4b36      	ldr	r3, [pc, #216]	; (80018f4 <HAL_RCC_OscConfig+0x270>)
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	4a35      	ldr	r2, [pc, #212]	; (80018f4 <HAL_RCC_OscConfig+0x270>)
 800181e:	f043 0308 	orr.w	r3, r3, #8
 8001822:	6013      	str	r3, [r2, #0]
 8001824:	4b33      	ldr	r3, [pc, #204]	; (80018f4 <HAL_RCC_OscConfig+0x270>)
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	6a1b      	ldr	r3, [r3, #32]
 8001830:	4930      	ldr	r1, [pc, #192]	; (80018f4 <HAL_RCC_OscConfig+0x270>)
 8001832:	4313      	orrs	r3, r2
 8001834:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001836:	4b2f      	ldr	r3, [pc, #188]	; (80018f4 <HAL_RCC_OscConfig+0x270>)
 8001838:	685b      	ldr	r3, [r3, #4]
 800183a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	69db      	ldr	r3, [r3, #28]
 8001842:	021b      	lsls	r3, r3, #8
 8001844:	492b      	ldr	r1, [pc, #172]	; (80018f4 <HAL_RCC_OscConfig+0x270>)
 8001846:	4313      	orrs	r3, r2
 8001848:	604b      	str	r3, [r1, #4]
 800184a:	e01a      	b.n	8001882 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800184c:	4b29      	ldr	r3, [pc, #164]	; (80018f4 <HAL_RCC_OscConfig+0x270>)
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	4a28      	ldr	r2, [pc, #160]	; (80018f4 <HAL_RCC_OscConfig+0x270>)
 8001852:	f023 0301 	bic.w	r3, r3, #1
 8001856:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001858:	f7ff fb82 	bl	8000f60 <HAL_GetTick>
 800185c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800185e:	e008      	b.n	8001872 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001860:	f7ff fb7e 	bl	8000f60 <HAL_GetTick>
 8001864:	4602      	mov	r2, r0
 8001866:	693b      	ldr	r3, [r7, #16]
 8001868:	1ad3      	subs	r3, r2, r3
 800186a:	2b02      	cmp	r3, #2
 800186c:	d901      	bls.n	8001872 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800186e:	2303      	movs	r3, #3
 8001870:	e314      	b.n	8001e9c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001872:	4b20      	ldr	r3, [pc, #128]	; (80018f4 <HAL_RCC_OscConfig+0x270>)
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	f003 0302 	and.w	r3, r3, #2
 800187a:	2b00      	cmp	r3, #0
 800187c:	d1f0      	bne.n	8001860 <HAL_RCC_OscConfig+0x1dc>
 800187e:	e000      	b.n	8001882 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001880:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	f003 0301 	and.w	r3, r3, #1
 800188a:	2b00      	cmp	r3, #0
 800188c:	d073      	beq.n	8001976 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800188e:	69bb      	ldr	r3, [r7, #24]
 8001890:	2b08      	cmp	r3, #8
 8001892:	d005      	beq.n	80018a0 <HAL_RCC_OscConfig+0x21c>
 8001894:	69bb      	ldr	r3, [r7, #24]
 8001896:	2b0c      	cmp	r3, #12
 8001898:	d10e      	bne.n	80018b8 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800189a:	697b      	ldr	r3, [r7, #20]
 800189c:	2b03      	cmp	r3, #3
 800189e:	d10b      	bne.n	80018b8 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018a0:	4b14      	ldr	r3, [pc, #80]	; (80018f4 <HAL_RCC_OscConfig+0x270>)
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d063      	beq.n	8001974 <HAL_RCC_OscConfig+0x2f0>
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	685b      	ldr	r3, [r3, #4]
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d15f      	bne.n	8001974 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80018b4:	2301      	movs	r3, #1
 80018b6:	e2f1      	b.n	8001e9c <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	685b      	ldr	r3, [r3, #4]
 80018bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80018c0:	d106      	bne.n	80018d0 <HAL_RCC_OscConfig+0x24c>
 80018c2:	4b0c      	ldr	r3, [pc, #48]	; (80018f4 <HAL_RCC_OscConfig+0x270>)
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	4a0b      	ldr	r2, [pc, #44]	; (80018f4 <HAL_RCC_OscConfig+0x270>)
 80018c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80018cc:	6013      	str	r3, [r2, #0]
 80018ce:	e025      	b.n	800191c <HAL_RCC_OscConfig+0x298>
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	685b      	ldr	r3, [r3, #4]
 80018d4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80018d8:	d114      	bne.n	8001904 <HAL_RCC_OscConfig+0x280>
 80018da:	4b06      	ldr	r3, [pc, #24]	; (80018f4 <HAL_RCC_OscConfig+0x270>)
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	4a05      	ldr	r2, [pc, #20]	; (80018f4 <HAL_RCC_OscConfig+0x270>)
 80018e0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80018e4:	6013      	str	r3, [r2, #0]
 80018e6:	4b03      	ldr	r3, [pc, #12]	; (80018f4 <HAL_RCC_OscConfig+0x270>)
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	4a02      	ldr	r2, [pc, #8]	; (80018f4 <HAL_RCC_OscConfig+0x270>)
 80018ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80018f0:	6013      	str	r3, [r2, #0]
 80018f2:	e013      	b.n	800191c <HAL_RCC_OscConfig+0x298>
 80018f4:	40021000 	.word	0x40021000
 80018f8:	08004dec 	.word	0x08004dec
 80018fc:	20000000 	.word	0x20000000
 8001900:	20000004 	.word	0x20000004
 8001904:	4ba0      	ldr	r3, [pc, #640]	; (8001b88 <HAL_RCC_OscConfig+0x504>)
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	4a9f      	ldr	r2, [pc, #636]	; (8001b88 <HAL_RCC_OscConfig+0x504>)
 800190a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800190e:	6013      	str	r3, [r2, #0]
 8001910:	4b9d      	ldr	r3, [pc, #628]	; (8001b88 <HAL_RCC_OscConfig+0x504>)
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	4a9c      	ldr	r2, [pc, #624]	; (8001b88 <HAL_RCC_OscConfig+0x504>)
 8001916:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800191a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	685b      	ldr	r3, [r3, #4]
 8001920:	2b00      	cmp	r3, #0
 8001922:	d013      	beq.n	800194c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001924:	f7ff fb1c 	bl	8000f60 <HAL_GetTick>
 8001928:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800192a:	e008      	b.n	800193e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800192c:	f7ff fb18 	bl	8000f60 <HAL_GetTick>
 8001930:	4602      	mov	r2, r0
 8001932:	693b      	ldr	r3, [r7, #16]
 8001934:	1ad3      	subs	r3, r2, r3
 8001936:	2b64      	cmp	r3, #100	; 0x64
 8001938:	d901      	bls.n	800193e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800193a:	2303      	movs	r3, #3
 800193c:	e2ae      	b.n	8001e9c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800193e:	4b92      	ldr	r3, [pc, #584]	; (8001b88 <HAL_RCC_OscConfig+0x504>)
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001946:	2b00      	cmp	r3, #0
 8001948:	d0f0      	beq.n	800192c <HAL_RCC_OscConfig+0x2a8>
 800194a:	e014      	b.n	8001976 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800194c:	f7ff fb08 	bl	8000f60 <HAL_GetTick>
 8001950:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001952:	e008      	b.n	8001966 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001954:	f7ff fb04 	bl	8000f60 <HAL_GetTick>
 8001958:	4602      	mov	r2, r0
 800195a:	693b      	ldr	r3, [r7, #16]
 800195c:	1ad3      	subs	r3, r2, r3
 800195e:	2b64      	cmp	r3, #100	; 0x64
 8001960:	d901      	bls.n	8001966 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001962:	2303      	movs	r3, #3
 8001964:	e29a      	b.n	8001e9c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001966:	4b88      	ldr	r3, [pc, #544]	; (8001b88 <HAL_RCC_OscConfig+0x504>)
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800196e:	2b00      	cmp	r3, #0
 8001970:	d1f0      	bne.n	8001954 <HAL_RCC_OscConfig+0x2d0>
 8001972:	e000      	b.n	8001976 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001974:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	f003 0302 	and.w	r3, r3, #2
 800197e:	2b00      	cmp	r3, #0
 8001980:	d060      	beq.n	8001a44 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001982:	69bb      	ldr	r3, [r7, #24]
 8001984:	2b04      	cmp	r3, #4
 8001986:	d005      	beq.n	8001994 <HAL_RCC_OscConfig+0x310>
 8001988:	69bb      	ldr	r3, [r7, #24]
 800198a:	2b0c      	cmp	r3, #12
 800198c:	d119      	bne.n	80019c2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800198e:	697b      	ldr	r3, [r7, #20]
 8001990:	2b02      	cmp	r3, #2
 8001992:	d116      	bne.n	80019c2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001994:	4b7c      	ldr	r3, [pc, #496]	; (8001b88 <HAL_RCC_OscConfig+0x504>)
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800199c:	2b00      	cmp	r3, #0
 800199e:	d005      	beq.n	80019ac <HAL_RCC_OscConfig+0x328>
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	68db      	ldr	r3, [r3, #12]
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d101      	bne.n	80019ac <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80019a8:	2301      	movs	r3, #1
 80019aa:	e277      	b.n	8001e9c <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019ac:	4b76      	ldr	r3, [pc, #472]	; (8001b88 <HAL_RCC_OscConfig+0x504>)
 80019ae:	685b      	ldr	r3, [r3, #4]
 80019b0:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	691b      	ldr	r3, [r3, #16]
 80019b8:	061b      	lsls	r3, r3, #24
 80019ba:	4973      	ldr	r1, [pc, #460]	; (8001b88 <HAL_RCC_OscConfig+0x504>)
 80019bc:	4313      	orrs	r3, r2
 80019be:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80019c0:	e040      	b.n	8001a44 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	68db      	ldr	r3, [r3, #12]
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d023      	beq.n	8001a12 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80019ca:	4b6f      	ldr	r3, [pc, #444]	; (8001b88 <HAL_RCC_OscConfig+0x504>)
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	4a6e      	ldr	r2, [pc, #440]	; (8001b88 <HAL_RCC_OscConfig+0x504>)
 80019d0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80019d4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019d6:	f7ff fac3 	bl	8000f60 <HAL_GetTick>
 80019da:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80019dc:	e008      	b.n	80019f0 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80019de:	f7ff fabf 	bl	8000f60 <HAL_GetTick>
 80019e2:	4602      	mov	r2, r0
 80019e4:	693b      	ldr	r3, [r7, #16]
 80019e6:	1ad3      	subs	r3, r2, r3
 80019e8:	2b02      	cmp	r3, #2
 80019ea:	d901      	bls.n	80019f0 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80019ec:	2303      	movs	r3, #3
 80019ee:	e255      	b.n	8001e9c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80019f0:	4b65      	ldr	r3, [pc, #404]	; (8001b88 <HAL_RCC_OscConfig+0x504>)
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d0f0      	beq.n	80019de <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019fc:	4b62      	ldr	r3, [pc, #392]	; (8001b88 <HAL_RCC_OscConfig+0x504>)
 80019fe:	685b      	ldr	r3, [r3, #4]
 8001a00:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	691b      	ldr	r3, [r3, #16]
 8001a08:	061b      	lsls	r3, r3, #24
 8001a0a:	495f      	ldr	r1, [pc, #380]	; (8001b88 <HAL_RCC_OscConfig+0x504>)
 8001a0c:	4313      	orrs	r3, r2
 8001a0e:	604b      	str	r3, [r1, #4]
 8001a10:	e018      	b.n	8001a44 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001a12:	4b5d      	ldr	r3, [pc, #372]	; (8001b88 <HAL_RCC_OscConfig+0x504>)
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	4a5c      	ldr	r2, [pc, #368]	; (8001b88 <HAL_RCC_OscConfig+0x504>)
 8001a18:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001a1c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a1e:	f7ff fa9f 	bl	8000f60 <HAL_GetTick>
 8001a22:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001a24:	e008      	b.n	8001a38 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a26:	f7ff fa9b 	bl	8000f60 <HAL_GetTick>
 8001a2a:	4602      	mov	r2, r0
 8001a2c:	693b      	ldr	r3, [r7, #16]
 8001a2e:	1ad3      	subs	r3, r2, r3
 8001a30:	2b02      	cmp	r3, #2
 8001a32:	d901      	bls.n	8001a38 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001a34:	2303      	movs	r3, #3
 8001a36:	e231      	b.n	8001e9c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001a38:	4b53      	ldr	r3, [pc, #332]	; (8001b88 <HAL_RCC_OscConfig+0x504>)
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d1f0      	bne.n	8001a26 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	f003 0308 	and.w	r3, r3, #8
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d03c      	beq.n	8001aca <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	695b      	ldr	r3, [r3, #20]
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d01c      	beq.n	8001a92 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001a58:	4b4b      	ldr	r3, [pc, #300]	; (8001b88 <HAL_RCC_OscConfig+0x504>)
 8001a5a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001a5e:	4a4a      	ldr	r2, [pc, #296]	; (8001b88 <HAL_RCC_OscConfig+0x504>)
 8001a60:	f043 0301 	orr.w	r3, r3, #1
 8001a64:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a68:	f7ff fa7a 	bl	8000f60 <HAL_GetTick>
 8001a6c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001a6e:	e008      	b.n	8001a82 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a70:	f7ff fa76 	bl	8000f60 <HAL_GetTick>
 8001a74:	4602      	mov	r2, r0
 8001a76:	693b      	ldr	r3, [r7, #16]
 8001a78:	1ad3      	subs	r3, r2, r3
 8001a7a:	2b02      	cmp	r3, #2
 8001a7c:	d901      	bls.n	8001a82 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001a7e:	2303      	movs	r3, #3
 8001a80:	e20c      	b.n	8001e9c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001a82:	4b41      	ldr	r3, [pc, #260]	; (8001b88 <HAL_RCC_OscConfig+0x504>)
 8001a84:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001a88:	f003 0302 	and.w	r3, r3, #2
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d0ef      	beq.n	8001a70 <HAL_RCC_OscConfig+0x3ec>
 8001a90:	e01b      	b.n	8001aca <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001a92:	4b3d      	ldr	r3, [pc, #244]	; (8001b88 <HAL_RCC_OscConfig+0x504>)
 8001a94:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001a98:	4a3b      	ldr	r2, [pc, #236]	; (8001b88 <HAL_RCC_OscConfig+0x504>)
 8001a9a:	f023 0301 	bic.w	r3, r3, #1
 8001a9e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001aa2:	f7ff fa5d 	bl	8000f60 <HAL_GetTick>
 8001aa6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001aa8:	e008      	b.n	8001abc <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001aaa:	f7ff fa59 	bl	8000f60 <HAL_GetTick>
 8001aae:	4602      	mov	r2, r0
 8001ab0:	693b      	ldr	r3, [r7, #16]
 8001ab2:	1ad3      	subs	r3, r2, r3
 8001ab4:	2b02      	cmp	r3, #2
 8001ab6:	d901      	bls.n	8001abc <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001ab8:	2303      	movs	r3, #3
 8001aba:	e1ef      	b.n	8001e9c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001abc:	4b32      	ldr	r3, [pc, #200]	; (8001b88 <HAL_RCC_OscConfig+0x504>)
 8001abe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001ac2:	f003 0302 	and.w	r3, r3, #2
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d1ef      	bne.n	8001aaa <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	f003 0304 	and.w	r3, r3, #4
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	f000 80a6 	beq.w	8001c24 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001ad8:	2300      	movs	r3, #0
 8001ada:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001adc:	4b2a      	ldr	r3, [pc, #168]	; (8001b88 <HAL_RCC_OscConfig+0x504>)
 8001ade:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ae0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d10d      	bne.n	8001b04 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001ae8:	4b27      	ldr	r3, [pc, #156]	; (8001b88 <HAL_RCC_OscConfig+0x504>)
 8001aea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001aec:	4a26      	ldr	r2, [pc, #152]	; (8001b88 <HAL_RCC_OscConfig+0x504>)
 8001aee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001af2:	6593      	str	r3, [r2, #88]	; 0x58
 8001af4:	4b24      	ldr	r3, [pc, #144]	; (8001b88 <HAL_RCC_OscConfig+0x504>)
 8001af6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001af8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001afc:	60bb      	str	r3, [r7, #8]
 8001afe:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001b00:	2301      	movs	r3, #1
 8001b02:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001b04:	4b21      	ldr	r3, [pc, #132]	; (8001b8c <HAL_RCC_OscConfig+0x508>)
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d118      	bne.n	8001b42 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001b10:	4b1e      	ldr	r3, [pc, #120]	; (8001b8c <HAL_RCC_OscConfig+0x508>)
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	4a1d      	ldr	r2, [pc, #116]	; (8001b8c <HAL_RCC_OscConfig+0x508>)
 8001b16:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b1a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001b1c:	f7ff fa20 	bl	8000f60 <HAL_GetTick>
 8001b20:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001b22:	e008      	b.n	8001b36 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b24:	f7ff fa1c 	bl	8000f60 <HAL_GetTick>
 8001b28:	4602      	mov	r2, r0
 8001b2a:	693b      	ldr	r3, [r7, #16]
 8001b2c:	1ad3      	subs	r3, r2, r3
 8001b2e:	2b02      	cmp	r3, #2
 8001b30:	d901      	bls.n	8001b36 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001b32:	2303      	movs	r3, #3
 8001b34:	e1b2      	b.n	8001e9c <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001b36:	4b15      	ldr	r3, [pc, #84]	; (8001b8c <HAL_RCC_OscConfig+0x508>)
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d0f0      	beq.n	8001b24 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	689b      	ldr	r3, [r3, #8]
 8001b46:	2b01      	cmp	r3, #1
 8001b48:	d108      	bne.n	8001b5c <HAL_RCC_OscConfig+0x4d8>
 8001b4a:	4b0f      	ldr	r3, [pc, #60]	; (8001b88 <HAL_RCC_OscConfig+0x504>)
 8001b4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001b50:	4a0d      	ldr	r2, [pc, #52]	; (8001b88 <HAL_RCC_OscConfig+0x504>)
 8001b52:	f043 0301 	orr.w	r3, r3, #1
 8001b56:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001b5a:	e029      	b.n	8001bb0 <HAL_RCC_OscConfig+0x52c>
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	689b      	ldr	r3, [r3, #8]
 8001b60:	2b05      	cmp	r3, #5
 8001b62:	d115      	bne.n	8001b90 <HAL_RCC_OscConfig+0x50c>
 8001b64:	4b08      	ldr	r3, [pc, #32]	; (8001b88 <HAL_RCC_OscConfig+0x504>)
 8001b66:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001b6a:	4a07      	ldr	r2, [pc, #28]	; (8001b88 <HAL_RCC_OscConfig+0x504>)
 8001b6c:	f043 0304 	orr.w	r3, r3, #4
 8001b70:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001b74:	4b04      	ldr	r3, [pc, #16]	; (8001b88 <HAL_RCC_OscConfig+0x504>)
 8001b76:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001b7a:	4a03      	ldr	r2, [pc, #12]	; (8001b88 <HAL_RCC_OscConfig+0x504>)
 8001b7c:	f043 0301 	orr.w	r3, r3, #1
 8001b80:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001b84:	e014      	b.n	8001bb0 <HAL_RCC_OscConfig+0x52c>
 8001b86:	bf00      	nop
 8001b88:	40021000 	.word	0x40021000
 8001b8c:	40007000 	.word	0x40007000
 8001b90:	4b9a      	ldr	r3, [pc, #616]	; (8001dfc <HAL_RCC_OscConfig+0x778>)
 8001b92:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001b96:	4a99      	ldr	r2, [pc, #612]	; (8001dfc <HAL_RCC_OscConfig+0x778>)
 8001b98:	f023 0301 	bic.w	r3, r3, #1
 8001b9c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001ba0:	4b96      	ldr	r3, [pc, #600]	; (8001dfc <HAL_RCC_OscConfig+0x778>)
 8001ba2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001ba6:	4a95      	ldr	r2, [pc, #596]	; (8001dfc <HAL_RCC_OscConfig+0x778>)
 8001ba8:	f023 0304 	bic.w	r3, r3, #4
 8001bac:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	689b      	ldr	r3, [r3, #8]
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d016      	beq.n	8001be6 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001bb8:	f7ff f9d2 	bl	8000f60 <HAL_GetTick>
 8001bbc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001bbe:	e00a      	b.n	8001bd6 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001bc0:	f7ff f9ce 	bl	8000f60 <HAL_GetTick>
 8001bc4:	4602      	mov	r2, r0
 8001bc6:	693b      	ldr	r3, [r7, #16]
 8001bc8:	1ad3      	subs	r3, r2, r3
 8001bca:	f241 3288 	movw	r2, #5000	; 0x1388
 8001bce:	4293      	cmp	r3, r2
 8001bd0:	d901      	bls.n	8001bd6 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8001bd2:	2303      	movs	r3, #3
 8001bd4:	e162      	b.n	8001e9c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001bd6:	4b89      	ldr	r3, [pc, #548]	; (8001dfc <HAL_RCC_OscConfig+0x778>)
 8001bd8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001bdc:	f003 0302 	and.w	r3, r3, #2
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d0ed      	beq.n	8001bc0 <HAL_RCC_OscConfig+0x53c>
 8001be4:	e015      	b.n	8001c12 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001be6:	f7ff f9bb 	bl	8000f60 <HAL_GetTick>
 8001bea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001bec:	e00a      	b.n	8001c04 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001bee:	f7ff f9b7 	bl	8000f60 <HAL_GetTick>
 8001bf2:	4602      	mov	r2, r0
 8001bf4:	693b      	ldr	r3, [r7, #16]
 8001bf6:	1ad3      	subs	r3, r2, r3
 8001bf8:	f241 3288 	movw	r2, #5000	; 0x1388
 8001bfc:	4293      	cmp	r3, r2
 8001bfe:	d901      	bls.n	8001c04 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001c00:	2303      	movs	r3, #3
 8001c02:	e14b      	b.n	8001e9c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001c04:	4b7d      	ldr	r3, [pc, #500]	; (8001dfc <HAL_RCC_OscConfig+0x778>)
 8001c06:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001c0a:	f003 0302 	and.w	r3, r3, #2
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d1ed      	bne.n	8001bee <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001c12:	7ffb      	ldrb	r3, [r7, #31]
 8001c14:	2b01      	cmp	r3, #1
 8001c16:	d105      	bne.n	8001c24 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c18:	4b78      	ldr	r3, [pc, #480]	; (8001dfc <HAL_RCC_OscConfig+0x778>)
 8001c1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c1c:	4a77      	ldr	r2, [pc, #476]	; (8001dfc <HAL_RCC_OscConfig+0x778>)
 8001c1e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001c22:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	f003 0320 	and.w	r3, r3, #32
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d03c      	beq.n	8001caa <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d01c      	beq.n	8001c72 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001c38:	4b70      	ldr	r3, [pc, #448]	; (8001dfc <HAL_RCC_OscConfig+0x778>)
 8001c3a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001c3e:	4a6f      	ldr	r2, [pc, #444]	; (8001dfc <HAL_RCC_OscConfig+0x778>)
 8001c40:	f043 0301 	orr.w	r3, r3, #1
 8001c44:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c48:	f7ff f98a 	bl	8000f60 <HAL_GetTick>
 8001c4c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001c4e:	e008      	b.n	8001c62 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001c50:	f7ff f986 	bl	8000f60 <HAL_GetTick>
 8001c54:	4602      	mov	r2, r0
 8001c56:	693b      	ldr	r3, [r7, #16]
 8001c58:	1ad3      	subs	r3, r2, r3
 8001c5a:	2b02      	cmp	r3, #2
 8001c5c:	d901      	bls.n	8001c62 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8001c5e:	2303      	movs	r3, #3
 8001c60:	e11c      	b.n	8001e9c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001c62:	4b66      	ldr	r3, [pc, #408]	; (8001dfc <HAL_RCC_OscConfig+0x778>)
 8001c64:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001c68:	f003 0302 	and.w	r3, r3, #2
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d0ef      	beq.n	8001c50 <HAL_RCC_OscConfig+0x5cc>
 8001c70:	e01b      	b.n	8001caa <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001c72:	4b62      	ldr	r3, [pc, #392]	; (8001dfc <HAL_RCC_OscConfig+0x778>)
 8001c74:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001c78:	4a60      	ldr	r2, [pc, #384]	; (8001dfc <HAL_RCC_OscConfig+0x778>)
 8001c7a:	f023 0301 	bic.w	r3, r3, #1
 8001c7e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c82:	f7ff f96d 	bl	8000f60 <HAL_GetTick>
 8001c86:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001c88:	e008      	b.n	8001c9c <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001c8a:	f7ff f969 	bl	8000f60 <HAL_GetTick>
 8001c8e:	4602      	mov	r2, r0
 8001c90:	693b      	ldr	r3, [r7, #16]
 8001c92:	1ad3      	subs	r3, r2, r3
 8001c94:	2b02      	cmp	r3, #2
 8001c96:	d901      	bls.n	8001c9c <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8001c98:	2303      	movs	r3, #3
 8001c9a:	e0ff      	b.n	8001e9c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001c9c:	4b57      	ldr	r3, [pc, #348]	; (8001dfc <HAL_RCC_OscConfig+0x778>)
 8001c9e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001ca2:	f003 0302 	and.w	r3, r3, #2
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d1ef      	bne.n	8001c8a <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	f000 80f3 	beq.w	8001e9a <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cb8:	2b02      	cmp	r3, #2
 8001cba:	f040 80c9 	bne.w	8001e50 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001cbe:	4b4f      	ldr	r3, [pc, #316]	; (8001dfc <HAL_RCC_OscConfig+0x778>)
 8001cc0:	68db      	ldr	r3, [r3, #12]
 8001cc2:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001cc4:	697b      	ldr	r3, [r7, #20]
 8001cc6:	f003 0203 	and.w	r2, r3, #3
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cce:	429a      	cmp	r2, r3
 8001cd0:	d12c      	bne.n	8001d2c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001cd2:	697b      	ldr	r3, [r7, #20]
 8001cd4:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cdc:	3b01      	subs	r3, #1
 8001cde:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ce0:	429a      	cmp	r2, r3
 8001ce2:	d123      	bne.n	8001d2c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001ce4:	697b      	ldr	r3, [r7, #20]
 8001ce6:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001cee:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001cf0:	429a      	cmp	r2, r3
 8001cf2:	d11b      	bne.n	8001d2c <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001cf4:	697b      	ldr	r3, [r7, #20]
 8001cf6:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001cfe:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001d00:	429a      	cmp	r2, r3
 8001d02:	d113      	bne.n	8001d2c <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001d04:	697b      	ldr	r3, [r7, #20]
 8001d06:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d0e:	085b      	lsrs	r3, r3, #1
 8001d10:	3b01      	subs	r3, #1
 8001d12:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001d14:	429a      	cmp	r2, r3
 8001d16:	d109      	bne.n	8001d2c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001d18:	697b      	ldr	r3, [r7, #20]
 8001d1a:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d22:	085b      	lsrs	r3, r3, #1
 8001d24:	3b01      	subs	r3, #1
 8001d26:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001d28:	429a      	cmp	r2, r3
 8001d2a:	d06b      	beq.n	8001e04 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001d2c:	69bb      	ldr	r3, [r7, #24]
 8001d2e:	2b0c      	cmp	r3, #12
 8001d30:	d062      	beq.n	8001df8 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001d32:	4b32      	ldr	r3, [pc, #200]	; (8001dfc <HAL_RCC_OscConfig+0x778>)
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d001      	beq.n	8001d42 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8001d3e:	2301      	movs	r3, #1
 8001d40:	e0ac      	b.n	8001e9c <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001d42:	4b2e      	ldr	r3, [pc, #184]	; (8001dfc <HAL_RCC_OscConfig+0x778>)
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	4a2d      	ldr	r2, [pc, #180]	; (8001dfc <HAL_RCC_OscConfig+0x778>)
 8001d48:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001d4c:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001d4e:	f7ff f907 	bl	8000f60 <HAL_GetTick>
 8001d52:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001d54:	e008      	b.n	8001d68 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d56:	f7ff f903 	bl	8000f60 <HAL_GetTick>
 8001d5a:	4602      	mov	r2, r0
 8001d5c:	693b      	ldr	r3, [r7, #16]
 8001d5e:	1ad3      	subs	r3, r2, r3
 8001d60:	2b02      	cmp	r3, #2
 8001d62:	d901      	bls.n	8001d68 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8001d64:	2303      	movs	r3, #3
 8001d66:	e099      	b.n	8001e9c <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001d68:	4b24      	ldr	r3, [pc, #144]	; (8001dfc <HAL_RCC_OscConfig+0x778>)
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d1f0      	bne.n	8001d56 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001d74:	4b21      	ldr	r3, [pc, #132]	; (8001dfc <HAL_RCC_OscConfig+0x778>)
 8001d76:	68da      	ldr	r2, [r3, #12]
 8001d78:	4b21      	ldr	r3, [pc, #132]	; (8001e00 <HAL_RCC_OscConfig+0x77c>)
 8001d7a:	4013      	ands	r3, r2
 8001d7c:	687a      	ldr	r2, [r7, #4]
 8001d7e:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001d80:	687a      	ldr	r2, [r7, #4]
 8001d82:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001d84:	3a01      	subs	r2, #1
 8001d86:	0112      	lsls	r2, r2, #4
 8001d88:	4311      	orrs	r1, r2
 8001d8a:	687a      	ldr	r2, [r7, #4]
 8001d8c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001d8e:	0212      	lsls	r2, r2, #8
 8001d90:	4311      	orrs	r1, r2
 8001d92:	687a      	ldr	r2, [r7, #4]
 8001d94:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001d96:	0852      	lsrs	r2, r2, #1
 8001d98:	3a01      	subs	r2, #1
 8001d9a:	0552      	lsls	r2, r2, #21
 8001d9c:	4311      	orrs	r1, r2
 8001d9e:	687a      	ldr	r2, [r7, #4]
 8001da0:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001da2:	0852      	lsrs	r2, r2, #1
 8001da4:	3a01      	subs	r2, #1
 8001da6:	0652      	lsls	r2, r2, #25
 8001da8:	4311      	orrs	r1, r2
 8001daa:	687a      	ldr	r2, [r7, #4]
 8001dac:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001dae:	06d2      	lsls	r2, r2, #27
 8001db0:	430a      	orrs	r2, r1
 8001db2:	4912      	ldr	r1, [pc, #72]	; (8001dfc <HAL_RCC_OscConfig+0x778>)
 8001db4:	4313      	orrs	r3, r2
 8001db6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001db8:	4b10      	ldr	r3, [pc, #64]	; (8001dfc <HAL_RCC_OscConfig+0x778>)
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	4a0f      	ldr	r2, [pc, #60]	; (8001dfc <HAL_RCC_OscConfig+0x778>)
 8001dbe:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001dc2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001dc4:	4b0d      	ldr	r3, [pc, #52]	; (8001dfc <HAL_RCC_OscConfig+0x778>)
 8001dc6:	68db      	ldr	r3, [r3, #12]
 8001dc8:	4a0c      	ldr	r2, [pc, #48]	; (8001dfc <HAL_RCC_OscConfig+0x778>)
 8001dca:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001dce:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001dd0:	f7ff f8c6 	bl	8000f60 <HAL_GetTick>
 8001dd4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001dd6:	e008      	b.n	8001dea <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001dd8:	f7ff f8c2 	bl	8000f60 <HAL_GetTick>
 8001ddc:	4602      	mov	r2, r0
 8001dde:	693b      	ldr	r3, [r7, #16]
 8001de0:	1ad3      	subs	r3, r2, r3
 8001de2:	2b02      	cmp	r3, #2
 8001de4:	d901      	bls.n	8001dea <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8001de6:	2303      	movs	r3, #3
 8001de8:	e058      	b.n	8001e9c <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001dea:	4b04      	ldr	r3, [pc, #16]	; (8001dfc <HAL_RCC_OscConfig+0x778>)
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d0f0      	beq.n	8001dd8 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001df6:	e050      	b.n	8001e9a <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001df8:	2301      	movs	r3, #1
 8001dfa:	e04f      	b.n	8001e9c <HAL_RCC_OscConfig+0x818>
 8001dfc:	40021000 	.word	0x40021000
 8001e00:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001e04:	4b27      	ldr	r3, [pc, #156]	; (8001ea4 <HAL_RCC_OscConfig+0x820>)
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d144      	bne.n	8001e9a <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001e10:	4b24      	ldr	r3, [pc, #144]	; (8001ea4 <HAL_RCC_OscConfig+0x820>)
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	4a23      	ldr	r2, [pc, #140]	; (8001ea4 <HAL_RCC_OscConfig+0x820>)
 8001e16:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001e1a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001e1c:	4b21      	ldr	r3, [pc, #132]	; (8001ea4 <HAL_RCC_OscConfig+0x820>)
 8001e1e:	68db      	ldr	r3, [r3, #12]
 8001e20:	4a20      	ldr	r2, [pc, #128]	; (8001ea4 <HAL_RCC_OscConfig+0x820>)
 8001e22:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001e26:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001e28:	f7ff f89a 	bl	8000f60 <HAL_GetTick>
 8001e2c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001e2e:	e008      	b.n	8001e42 <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e30:	f7ff f896 	bl	8000f60 <HAL_GetTick>
 8001e34:	4602      	mov	r2, r0
 8001e36:	693b      	ldr	r3, [r7, #16]
 8001e38:	1ad3      	subs	r3, r2, r3
 8001e3a:	2b02      	cmp	r3, #2
 8001e3c:	d901      	bls.n	8001e42 <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8001e3e:	2303      	movs	r3, #3
 8001e40:	e02c      	b.n	8001e9c <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001e42:	4b18      	ldr	r3, [pc, #96]	; (8001ea4 <HAL_RCC_OscConfig+0x820>)
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d0f0      	beq.n	8001e30 <HAL_RCC_OscConfig+0x7ac>
 8001e4e:	e024      	b.n	8001e9a <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001e50:	69bb      	ldr	r3, [r7, #24]
 8001e52:	2b0c      	cmp	r3, #12
 8001e54:	d01f      	beq.n	8001e96 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e56:	4b13      	ldr	r3, [pc, #76]	; (8001ea4 <HAL_RCC_OscConfig+0x820>)
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	4a12      	ldr	r2, [pc, #72]	; (8001ea4 <HAL_RCC_OscConfig+0x820>)
 8001e5c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001e60:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e62:	f7ff f87d 	bl	8000f60 <HAL_GetTick>
 8001e66:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001e68:	e008      	b.n	8001e7c <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e6a:	f7ff f879 	bl	8000f60 <HAL_GetTick>
 8001e6e:	4602      	mov	r2, r0
 8001e70:	693b      	ldr	r3, [r7, #16]
 8001e72:	1ad3      	subs	r3, r2, r3
 8001e74:	2b02      	cmp	r3, #2
 8001e76:	d901      	bls.n	8001e7c <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8001e78:	2303      	movs	r3, #3
 8001e7a:	e00f      	b.n	8001e9c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001e7c:	4b09      	ldr	r3, [pc, #36]	; (8001ea4 <HAL_RCC_OscConfig+0x820>)
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d1f0      	bne.n	8001e6a <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8001e88:	4b06      	ldr	r3, [pc, #24]	; (8001ea4 <HAL_RCC_OscConfig+0x820>)
 8001e8a:	68da      	ldr	r2, [r3, #12]
 8001e8c:	4905      	ldr	r1, [pc, #20]	; (8001ea4 <HAL_RCC_OscConfig+0x820>)
 8001e8e:	4b06      	ldr	r3, [pc, #24]	; (8001ea8 <HAL_RCC_OscConfig+0x824>)
 8001e90:	4013      	ands	r3, r2
 8001e92:	60cb      	str	r3, [r1, #12]
 8001e94:	e001      	b.n	8001e9a <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001e96:	2301      	movs	r3, #1
 8001e98:	e000      	b.n	8001e9c <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8001e9a:	2300      	movs	r3, #0
}
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	3720      	adds	r7, #32
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	bd80      	pop	{r7, pc}
 8001ea4:	40021000 	.word	0x40021000
 8001ea8:	feeefffc 	.word	0xfeeefffc

08001eac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b084      	sub	sp, #16
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
 8001eb4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d101      	bne.n	8001ec0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001ebc:	2301      	movs	r3, #1
 8001ebe:	e0e7      	b.n	8002090 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001ec0:	4b75      	ldr	r3, [pc, #468]	; (8002098 <HAL_RCC_ClockConfig+0x1ec>)
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	f003 0307 	and.w	r3, r3, #7
 8001ec8:	683a      	ldr	r2, [r7, #0]
 8001eca:	429a      	cmp	r2, r3
 8001ecc:	d910      	bls.n	8001ef0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ece:	4b72      	ldr	r3, [pc, #456]	; (8002098 <HAL_RCC_ClockConfig+0x1ec>)
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	f023 0207 	bic.w	r2, r3, #7
 8001ed6:	4970      	ldr	r1, [pc, #448]	; (8002098 <HAL_RCC_ClockConfig+0x1ec>)
 8001ed8:	683b      	ldr	r3, [r7, #0]
 8001eda:	4313      	orrs	r3, r2
 8001edc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ede:	4b6e      	ldr	r3, [pc, #440]	; (8002098 <HAL_RCC_ClockConfig+0x1ec>)
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	f003 0307 	and.w	r3, r3, #7
 8001ee6:	683a      	ldr	r2, [r7, #0]
 8001ee8:	429a      	cmp	r2, r3
 8001eea:	d001      	beq.n	8001ef0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001eec:	2301      	movs	r3, #1
 8001eee:	e0cf      	b.n	8002090 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	f003 0302 	and.w	r3, r3, #2
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d010      	beq.n	8001f1e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	689a      	ldr	r2, [r3, #8]
 8001f00:	4b66      	ldr	r3, [pc, #408]	; (800209c <HAL_RCC_ClockConfig+0x1f0>)
 8001f02:	689b      	ldr	r3, [r3, #8]
 8001f04:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001f08:	429a      	cmp	r2, r3
 8001f0a:	d908      	bls.n	8001f1e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001f0c:	4b63      	ldr	r3, [pc, #396]	; (800209c <HAL_RCC_ClockConfig+0x1f0>)
 8001f0e:	689b      	ldr	r3, [r3, #8]
 8001f10:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	689b      	ldr	r3, [r3, #8]
 8001f18:	4960      	ldr	r1, [pc, #384]	; (800209c <HAL_RCC_ClockConfig+0x1f0>)
 8001f1a:	4313      	orrs	r3, r2
 8001f1c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	f003 0301 	and.w	r3, r3, #1
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d04c      	beq.n	8001fc4 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	685b      	ldr	r3, [r3, #4]
 8001f2e:	2b03      	cmp	r3, #3
 8001f30:	d107      	bne.n	8001f42 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001f32:	4b5a      	ldr	r3, [pc, #360]	; (800209c <HAL_RCC_ClockConfig+0x1f0>)
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d121      	bne.n	8001f82 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8001f3e:	2301      	movs	r3, #1
 8001f40:	e0a6      	b.n	8002090 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	685b      	ldr	r3, [r3, #4]
 8001f46:	2b02      	cmp	r3, #2
 8001f48:	d107      	bne.n	8001f5a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001f4a:	4b54      	ldr	r3, [pc, #336]	; (800209c <HAL_RCC_ClockConfig+0x1f0>)
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d115      	bne.n	8001f82 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001f56:	2301      	movs	r3, #1
 8001f58:	e09a      	b.n	8002090 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	685b      	ldr	r3, [r3, #4]
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d107      	bne.n	8001f72 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001f62:	4b4e      	ldr	r3, [pc, #312]	; (800209c <HAL_RCC_ClockConfig+0x1f0>)
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	f003 0302 	and.w	r3, r3, #2
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d109      	bne.n	8001f82 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001f6e:	2301      	movs	r3, #1
 8001f70:	e08e      	b.n	8002090 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001f72:	4b4a      	ldr	r3, [pc, #296]	; (800209c <HAL_RCC_ClockConfig+0x1f0>)
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d101      	bne.n	8001f82 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001f7e:	2301      	movs	r3, #1
 8001f80:	e086      	b.n	8002090 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001f82:	4b46      	ldr	r3, [pc, #280]	; (800209c <HAL_RCC_ClockConfig+0x1f0>)
 8001f84:	689b      	ldr	r3, [r3, #8]
 8001f86:	f023 0203 	bic.w	r2, r3, #3
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	685b      	ldr	r3, [r3, #4]
 8001f8e:	4943      	ldr	r1, [pc, #268]	; (800209c <HAL_RCC_ClockConfig+0x1f0>)
 8001f90:	4313      	orrs	r3, r2
 8001f92:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001f94:	f7fe ffe4 	bl	8000f60 <HAL_GetTick>
 8001f98:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f9a:	e00a      	b.n	8001fb2 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f9c:	f7fe ffe0 	bl	8000f60 <HAL_GetTick>
 8001fa0:	4602      	mov	r2, r0
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	1ad3      	subs	r3, r2, r3
 8001fa6:	f241 3288 	movw	r2, #5000	; 0x1388
 8001faa:	4293      	cmp	r3, r2
 8001fac:	d901      	bls.n	8001fb2 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8001fae:	2303      	movs	r3, #3
 8001fb0:	e06e      	b.n	8002090 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001fb2:	4b3a      	ldr	r3, [pc, #232]	; (800209c <HAL_RCC_ClockConfig+0x1f0>)
 8001fb4:	689b      	ldr	r3, [r3, #8]
 8001fb6:	f003 020c 	and.w	r2, r3, #12
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	685b      	ldr	r3, [r3, #4]
 8001fbe:	009b      	lsls	r3, r3, #2
 8001fc0:	429a      	cmp	r2, r3
 8001fc2:	d1eb      	bne.n	8001f9c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	f003 0302 	and.w	r3, r3, #2
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d010      	beq.n	8001ff2 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	689a      	ldr	r2, [r3, #8]
 8001fd4:	4b31      	ldr	r3, [pc, #196]	; (800209c <HAL_RCC_ClockConfig+0x1f0>)
 8001fd6:	689b      	ldr	r3, [r3, #8]
 8001fd8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001fdc:	429a      	cmp	r2, r3
 8001fde:	d208      	bcs.n	8001ff2 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001fe0:	4b2e      	ldr	r3, [pc, #184]	; (800209c <HAL_RCC_ClockConfig+0x1f0>)
 8001fe2:	689b      	ldr	r3, [r3, #8]
 8001fe4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	689b      	ldr	r3, [r3, #8]
 8001fec:	492b      	ldr	r1, [pc, #172]	; (800209c <HAL_RCC_ClockConfig+0x1f0>)
 8001fee:	4313      	orrs	r3, r2
 8001ff0:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001ff2:	4b29      	ldr	r3, [pc, #164]	; (8002098 <HAL_RCC_ClockConfig+0x1ec>)
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	f003 0307 	and.w	r3, r3, #7
 8001ffa:	683a      	ldr	r2, [r7, #0]
 8001ffc:	429a      	cmp	r2, r3
 8001ffe:	d210      	bcs.n	8002022 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002000:	4b25      	ldr	r3, [pc, #148]	; (8002098 <HAL_RCC_ClockConfig+0x1ec>)
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	f023 0207 	bic.w	r2, r3, #7
 8002008:	4923      	ldr	r1, [pc, #140]	; (8002098 <HAL_RCC_ClockConfig+0x1ec>)
 800200a:	683b      	ldr	r3, [r7, #0]
 800200c:	4313      	orrs	r3, r2
 800200e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002010:	4b21      	ldr	r3, [pc, #132]	; (8002098 <HAL_RCC_ClockConfig+0x1ec>)
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	f003 0307 	and.w	r3, r3, #7
 8002018:	683a      	ldr	r2, [r7, #0]
 800201a:	429a      	cmp	r2, r3
 800201c:	d001      	beq.n	8002022 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800201e:	2301      	movs	r3, #1
 8002020:	e036      	b.n	8002090 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	f003 0304 	and.w	r3, r3, #4
 800202a:	2b00      	cmp	r3, #0
 800202c:	d008      	beq.n	8002040 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800202e:	4b1b      	ldr	r3, [pc, #108]	; (800209c <HAL_RCC_ClockConfig+0x1f0>)
 8002030:	689b      	ldr	r3, [r3, #8]
 8002032:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	68db      	ldr	r3, [r3, #12]
 800203a:	4918      	ldr	r1, [pc, #96]	; (800209c <HAL_RCC_ClockConfig+0x1f0>)
 800203c:	4313      	orrs	r3, r2
 800203e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	f003 0308 	and.w	r3, r3, #8
 8002048:	2b00      	cmp	r3, #0
 800204a:	d009      	beq.n	8002060 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800204c:	4b13      	ldr	r3, [pc, #76]	; (800209c <HAL_RCC_ClockConfig+0x1f0>)
 800204e:	689b      	ldr	r3, [r3, #8]
 8002050:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	691b      	ldr	r3, [r3, #16]
 8002058:	00db      	lsls	r3, r3, #3
 800205a:	4910      	ldr	r1, [pc, #64]	; (800209c <HAL_RCC_ClockConfig+0x1f0>)
 800205c:	4313      	orrs	r3, r2
 800205e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002060:	f000 f824 	bl	80020ac <HAL_RCC_GetSysClockFreq>
 8002064:	4602      	mov	r2, r0
 8002066:	4b0d      	ldr	r3, [pc, #52]	; (800209c <HAL_RCC_ClockConfig+0x1f0>)
 8002068:	689b      	ldr	r3, [r3, #8]
 800206a:	091b      	lsrs	r3, r3, #4
 800206c:	f003 030f 	and.w	r3, r3, #15
 8002070:	490b      	ldr	r1, [pc, #44]	; (80020a0 <HAL_RCC_ClockConfig+0x1f4>)
 8002072:	5ccb      	ldrb	r3, [r1, r3]
 8002074:	f003 031f 	and.w	r3, r3, #31
 8002078:	fa22 f303 	lsr.w	r3, r2, r3
 800207c:	4a09      	ldr	r2, [pc, #36]	; (80020a4 <HAL_RCC_ClockConfig+0x1f8>)
 800207e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002080:	4b09      	ldr	r3, [pc, #36]	; (80020a8 <HAL_RCC_ClockConfig+0x1fc>)
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	4618      	mov	r0, r3
 8002086:	f7fe ff1b 	bl	8000ec0 <HAL_InitTick>
 800208a:	4603      	mov	r3, r0
 800208c:	72fb      	strb	r3, [r7, #11]

  return status;
 800208e:	7afb      	ldrb	r3, [r7, #11]
}
 8002090:	4618      	mov	r0, r3
 8002092:	3710      	adds	r7, #16
 8002094:	46bd      	mov	sp, r7
 8002096:	bd80      	pop	{r7, pc}
 8002098:	40022000 	.word	0x40022000
 800209c:	40021000 	.word	0x40021000
 80020a0:	08004dec 	.word	0x08004dec
 80020a4:	20000000 	.word	0x20000000
 80020a8:	20000004 	.word	0x20000004

080020ac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80020ac:	b480      	push	{r7}
 80020ae:	b089      	sub	sp, #36	; 0x24
 80020b0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80020b2:	2300      	movs	r3, #0
 80020b4:	61fb      	str	r3, [r7, #28]
 80020b6:	2300      	movs	r3, #0
 80020b8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80020ba:	4b3e      	ldr	r3, [pc, #248]	; (80021b4 <HAL_RCC_GetSysClockFreq+0x108>)
 80020bc:	689b      	ldr	r3, [r3, #8]
 80020be:	f003 030c 	and.w	r3, r3, #12
 80020c2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80020c4:	4b3b      	ldr	r3, [pc, #236]	; (80021b4 <HAL_RCC_GetSysClockFreq+0x108>)
 80020c6:	68db      	ldr	r3, [r3, #12]
 80020c8:	f003 0303 	and.w	r3, r3, #3
 80020cc:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80020ce:	693b      	ldr	r3, [r7, #16]
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d005      	beq.n	80020e0 <HAL_RCC_GetSysClockFreq+0x34>
 80020d4:	693b      	ldr	r3, [r7, #16]
 80020d6:	2b0c      	cmp	r3, #12
 80020d8:	d121      	bne.n	800211e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	2b01      	cmp	r3, #1
 80020de:	d11e      	bne.n	800211e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80020e0:	4b34      	ldr	r3, [pc, #208]	; (80021b4 <HAL_RCC_GetSysClockFreq+0x108>)
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	f003 0308 	and.w	r3, r3, #8
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d107      	bne.n	80020fc <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80020ec:	4b31      	ldr	r3, [pc, #196]	; (80021b4 <HAL_RCC_GetSysClockFreq+0x108>)
 80020ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80020f2:	0a1b      	lsrs	r3, r3, #8
 80020f4:	f003 030f 	and.w	r3, r3, #15
 80020f8:	61fb      	str	r3, [r7, #28]
 80020fa:	e005      	b.n	8002108 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80020fc:	4b2d      	ldr	r3, [pc, #180]	; (80021b4 <HAL_RCC_GetSysClockFreq+0x108>)
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	091b      	lsrs	r3, r3, #4
 8002102:	f003 030f 	and.w	r3, r3, #15
 8002106:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002108:	4a2b      	ldr	r2, [pc, #172]	; (80021b8 <HAL_RCC_GetSysClockFreq+0x10c>)
 800210a:	69fb      	ldr	r3, [r7, #28]
 800210c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002110:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002112:	693b      	ldr	r3, [r7, #16]
 8002114:	2b00      	cmp	r3, #0
 8002116:	d10d      	bne.n	8002134 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002118:	69fb      	ldr	r3, [r7, #28]
 800211a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800211c:	e00a      	b.n	8002134 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800211e:	693b      	ldr	r3, [r7, #16]
 8002120:	2b04      	cmp	r3, #4
 8002122:	d102      	bne.n	800212a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002124:	4b25      	ldr	r3, [pc, #148]	; (80021bc <HAL_RCC_GetSysClockFreq+0x110>)
 8002126:	61bb      	str	r3, [r7, #24]
 8002128:	e004      	b.n	8002134 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800212a:	693b      	ldr	r3, [r7, #16]
 800212c:	2b08      	cmp	r3, #8
 800212e:	d101      	bne.n	8002134 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002130:	4b23      	ldr	r3, [pc, #140]	; (80021c0 <HAL_RCC_GetSysClockFreq+0x114>)
 8002132:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002134:	693b      	ldr	r3, [r7, #16]
 8002136:	2b0c      	cmp	r3, #12
 8002138:	d134      	bne.n	80021a4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800213a:	4b1e      	ldr	r3, [pc, #120]	; (80021b4 <HAL_RCC_GetSysClockFreq+0x108>)
 800213c:	68db      	ldr	r3, [r3, #12]
 800213e:	f003 0303 	and.w	r3, r3, #3
 8002142:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002144:	68bb      	ldr	r3, [r7, #8]
 8002146:	2b02      	cmp	r3, #2
 8002148:	d003      	beq.n	8002152 <HAL_RCC_GetSysClockFreq+0xa6>
 800214a:	68bb      	ldr	r3, [r7, #8]
 800214c:	2b03      	cmp	r3, #3
 800214e:	d003      	beq.n	8002158 <HAL_RCC_GetSysClockFreq+0xac>
 8002150:	e005      	b.n	800215e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002152:	4b1a      	ldr	r3, [pc, #104]	; (80021bc <HAL_RCC_GetSysClockFreq+0x110>)
 8002154:	617b      	str	r3, [r7, #20]
      break;
 8002156:	e005      	b.n	8002164 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002158:	4b19      	ldr	r3, [pc, #100]	; (80021c0 <HAL_RCC_GetSysClockFreq+0x114>)
 800215a:	617b      	str	r3, [r7, #20]
      break;
 800215c:	e002      	b.n	8002164 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800215e:	69fb      	ldr	r3, [r7, #28]
 8002160:	617b      	str	r3, [r7, #20]
      break;
 8002162:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002164:	4b13      	ldr	r3, [pc, #76]	; (80021b4 <HAL_RCC_GetSysClockFreq+0x108>)
 8002166:	68db      	ldr	r3, [r3, #12]
 8002168:	091b      	lsrs	r3, r3, #4
 800216a:	f003 0307 	and.w	r3, r3, #7
 800216e:	3301      	adds	r3, #1
 8002170:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002172:	4b10      	ldr	r3, [pc, #64]	; (80021b4 <HAL_RCC_GetSysClockFreq+0x108>)
 8002174:	68db      	ldr	r3, [r3, #12]
 8002176:	0a1b      	lsrs	r3, r3, #8
 8002178:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800217c:	697a      	ldr	r2, [r7, #20]
 800217e:	fb03 f202 	mul.w	r2, r3, r2
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	fbb2 f3f3 	udiv	r3, r2, r3
 8002188:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800218a:	4b0a      	ldr	r3, [pc, #40]	; (80021b4 <HAL_RCC_GetSysClockFreq+0x108>)
 800218c:	68db      	ldr	r3, [r3, #12]
 800218e:	0e5b      	lsrs	r3, r3, #25
 8002190:	f003 0303 	and.w	r3, r3, #3
 8002194:	3301      	adds	r3, #1
 8002196:	005b      	lsls	r3, r3, #1
 8002198:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800219a:	697a      	ldr	r2, [r7, #20]
 800219c:	683b      	ldr	r3, [r7, #0]
 800219e:	fbb2 f3f3 	udiv	r3, r2, r3
 80021a2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80021a4:	69bb      	ldr	r3, [r7, #24]
}
 80021a6:	4618      	mov	r0, r3
 80021a8:	3724      	adds	r7, #36	; 0x24
 80021aa:	46bd      	mov	sp, r7
 80021ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b0:	4770      	bx	lr
 80021b2:	bf00      	nop
 80021b4:	40021000 	.word	0x40021000
 80021b8:	08004e04 	.word	0x08004e04
 80021bc:	00f42400 	.word	0x00f42400
 80021c0:	007a1200 	.word	0x007a1200

080021c4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80021c4:	b480      	push	{r7}
 80021c6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80021c8:	4b03      	ldr	r3, [pc, #12]	; (80021d8 <HAL_RCC_GetHCLKFreq+0x14>)
 80021ca:	681b      	ldr	r3, [r3, #0]
}
 80021cc:	4618      	mov	r0, r3
 80021ce:	46bd      	mov	sp, r7
 80021d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d4:	4770      	bx	lr
 80021d6:	bf00      	nop
 80021d8:	20000000 	.word	0x20000000

080021dc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80021e0:	f7ff fff0 	bl	80021c4 <HAL_RCC_GetHCLKFreq>
 80021e4:	4602      	mov	r2, r0
 80021e6:	4b06      	ldr	r3, [pc, #24]	; (8002200 <HAL_RCC_GetPCLK1Freq+0x24>)
 80021e8:	689b      	ldr	r3, [r3, #8]
 80021ea:	0a1b      	lsrs	r3, r3, #8
 80021ec:	f003 0307 	and.w	r3, r3, #7
 80021f0:	4904      	ldr	r1, [pc, #16]	; (8002204 <HAL_RCC_GetPCLK1Freq+0x28>)
 80021f2:	5ccb      	ldrb	r3, [r1, r3]
 80021f4:	f003 031f 	and.w	r3, r3, #31
 80021f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80021fc:	4618      	mov	r0, r3
 80021fe:	bd80      	pop	{r7, pc}
 8002200:	40021000 	.word	0x40021000
 8002204:	08004dfc 	.word	0x08004dfc

08002208 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800220c:	f7ff ffda 	bl	80021c4 <HAL_RCC_GetHCLKFreq>
 8002210:	4602      	mov	r2, r0
 8002212:	4b06      	ldr	r3, [pc, #24]	; (800222c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002214:	689b      	ldr	r3, [r3, #8]
 8002216:	0adb      	lsrs	r3, r3, #11
 8002218:	f003 0307 	and.w	r3, r3, #7
 800221c:	4904      	ldr	r1, [pc, #16]	; (8002230 <HAL_RCC_GetPCLK2Freq+0x28>)
 800221e:	5ccb      	ldrb	r3, [r1, r3]
 8002220:	f003 031f 	and.w	r3, r3, #31
 8002224:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002228:	4618      	mov	r0, r3
 800222a:	bd80      	pop	{r7, pc}
 800222c:	40021000 	.word	0x40021000
 8002230:	08004dfc 	.word	0x08004dfc

08002234 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	b086      	sub	sp, #24
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800223c:	2300      	movs	r3, #0
 800223e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002240:	4b2a      	ldr	r3, [pc, #168]	; (80022ec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002242:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002244:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002248:	2b00      	cmp	r3, #0
 800224a:	d003      	beq.n	8002254 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800224c:	f7ff f9b6 	bl	80015bc <HAL_PWREx_GetVoltageRange>
 8002250:	6178      	str	r0, [r7, #20]
 8002252:	e014      	b.n	800227e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002254:	4b25      	ldr	r3, [pc, #148]	; (80022ec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002256:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002258:	4a24      	ldr	r2, [pc, #144]	; (80022ec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800225a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800225e:	6593      	str	r3, [r2, #88]	; 0x58
 8002260:	4b22      	ldr	r3, [pc, #136]	; (80022ec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002262:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002264:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002268:	60fb      	str	r3, [r7, #12]
 800226a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800226c:	f7ff f9a6 	bl	80015bc <HAL_PWREx_GetVoltageRange>
 8002270:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002272:	4b1e      	ldr	r3, [pc, #120]	; (80022ec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002274:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002276:	4a1d      	ldr	r2, [pc, #116]	; (80022ec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002278:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800227c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800227e:	697b      	ldr	r3, [r7, #20]
 8002280:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002284:	d10b      	bne.n	800229e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	2b80      	cmp	r3, #128	; 0x80
 800228a:	d919      	bls.n	80022c0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	2ba0      	cmp	r3, #160	; 0xa0
 8002290:	d902      	bls.n	8002298 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002292:	2302      	movs	r3, #2
 8002294:	613b      	str	r3, [r7, #16]
 8002296:	e013      	b.n	80022c0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002298:	2301      	movs	r3, #1
 800229a:	613b      	str	r3, [r7, #16]
 800229c:	e010      	b.n	80022c0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	2b80      	cmp	r3, #128	; 0x80
 80022a2:	d902      	bls.n	80022aa <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80022a4:	2303      	movs	r3, #3
 80022a6:	613b      	str	r3, [r7, #16]
 80022a8:	e00a      	b.n	80022c0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	2b80      	cmp	r3, #128	; 0x80
 80022ae:	d102      	bne.n	80022b6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80022b0:	2302      	movs	r3, #2
 80022b2:	613b      	str	r3, [r7, #16]
 80022b4:	e004      	b.n	80022c0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	2b70      	cmp	r3, #112	; 0x70
 80022ba:	d101      	bne.n	80022c0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80022bc:	2301      	movs	r3, #1
 80022be:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80022c0:	4b0b      	ldr	r3, [pc, #44]	; (80022f0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	f023 0207 	bic.w	r2, r3, #7
 80022c8:	4909      	ldr	r1, [pc, #36]	; (80022f0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80022ca:	693b      	ldr	r3, [r7, #16]
 80022cc:	4313      	orrs	r3, r2
 80022ce:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80022d0:	4b07      	ldr	r3, [pc, #28]	; (80022f0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	f003 0307 	and.w	r3, r3, #7
 80022d8:	693a      	ldr	r2, [r7, #16]
 80022da:	429a      	cmp	r2, r3
 80022dc:	d001      	beq.n	80022e2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80022de:	2301      	movs	r3, #1
 80022e0:	e000      	b.n	80022e4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80022e2:	2300      	movs	r3, #0
}
 80022e4:	4618      	mov	r0, r3
 80022e6:	3718      	adds	r7, #24
 80022e8:	46bd      	mov	sp, r7
 80022ea:	bd80      	pop	{r7, pc}
 80022ec:	40021000 	.word	0x40021000
 80022f0:	40022000 	.word	0x40022000

080022f4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80022f4:	b580      	push	{r7, lr}
 80022f6:	b086      	sub	sp, #24
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80022fc:	2300      	movs	r3, #0
 80022fe:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002300:	2300      	movs	r3, #0
 8002302:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800230c:	2b00      	cmp	r3, #0
 800230e:	d031      	beq.n	8002374 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002314:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002318:	d01a      	beq.n	8002350 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 800231a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800231e:	d814      	bhi.n	800234a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8002320:	2b00      	cmp	r3, #0
 8002322:	d009      	beq.n	8002338 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002324:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002328:	d10f      	bne.n	800234a <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 800232a:	4b5d      	ldr	r3, [pc, #372]	; (80024a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800232c:	68db      	ldr	r3, [r3, #12]
 800232e:	4a5c      	ldr	r2, [pc, #368]	; (80024a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002330:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002334:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002336:	e00c      	b.n	8002352 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	3304      	adds	r3, #4
 800233c:	2100      	movs	r1, #0
 800233e:	4618      	mov	r0, r3
 8002340:	f000 f9de 	bl	8002700 <RCCEx_PLLSAI1_Config>
 8002344:	4603      	mov	r3, r0
 8002346:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002348:	e003      	b.n	8002352 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800234a:	2301      	movs	r3, #1
 800234c:	74fb      	strb	r3, [r7, #19]
      break;
 800234e:	e000      	b.n	8002352 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8002350:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002352:	7cfb      	ldrb	r3, [r7, #19]
 8002354:	2b00      	cmp	r3, #0
 8002356:	d10b      	bne.n	8002370 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002358:	4b51      	ldr	r3, [pc, #324]	; (80024a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800235a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800235e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002366:	494e      	ldr	r1, [pc, #312]	; (80024a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002368:	4313      	orrs	r3, r2
 800236a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800236e:	e001      	b.n	8002374 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002370:	7cfb      	ldrb	r3, [r7, #19]
 8002372:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800237c:	2b00      	cmp	r3, #0
 800237e:	f000 809e 	beq.w	80024be <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002382:	2300      	movs	r3, #0
 8002384:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002386:	4b46      	ldr	r3, [pc, #280]	; (80024a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002388:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800238a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800238e:	2b00      	cmp	r3, #0
 8002390:	d101      	bne.n	8002396 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8002392:	2301      	movs	r3, #1
 8002394:	e000      	b.n	8002398 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8002396:	2300      	movs	r3, #0
 8002398:	2b00      	cmp	r3, #0
 800239a:	d00d      	beq.n	80023b8 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800239c:	4b40      	ldr	r3, [pc, #256]	; (80024a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800239e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023a0:	4a3f      	ldr	r2, [pc, #252]	; (80024a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80023a2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80023a6:	6593      	str	r3, [r2, #88]	; 0x58
 80023a8:	4b3d      	ldr	r3, [pc, #244]	; (80024a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80023aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023b0:	60bb      	str	r3, [r7, #8]
 80023b2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80023b4:	2301      	movs	r3, #1
 80023b6:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80023b8:	4b3a      	ldr	r3, [pc, #232]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	4a39      	ldr	r2, [pc, #228]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80023be:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80023c2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80023c4:	f7fe fdcc 	bl	8000f60 <HAL_GetTick>
 80023c8:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80023ca:	e009      	b.n	80023e0 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80023cc:	f7fe fdc8 	bl	8000f60 <HAL_GetTick>
 80023d0:	4602      	mov	r2, r0
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	1ad3      	subs	r3, r2, r3
 80023d6:	2b02      	cmp	r3, #2
 80023d8:	d902      	bls.n	80023e0 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 80023da:	2303      	movs	r3, #3
 80023dc:	74fb      	strb	r3, [r7, #19]
        break;
 80023de:	e005      	b.n	80023ec <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80023e0:	4b30      	ldr	r3, [pc, #192]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d0ef      	beq.n	80023cc <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 80023ec:	7cfb      	ldrb	r3, [r7, #19]
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d15a      	bne.n	80024a8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80023f2:	4b2b      	ldr	r3, [pc, #172]	; (80024a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80023f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80023f8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80023fc:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80023fe:	697b      	ldr	r3, [r7, #20]
 8002400:	2b00      	cmp	r3, #0
 8002402:	d01e      	beq.n	8002442 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002408:	697a      	ldr	r2, [r7, #20]
 800240a:	429a      	cmp	r2, r3
 800240c:	d019      	beq.n	8002442 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800240e:	4b24      	ldr	r3, [pc, #144]	; (80024a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002410:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002414:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002418:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800241a:	4b21      	ldr	r3, [pc, #132]	; (80024a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800241c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002420:	4a1f      	ldr	r2, [pc, #124]	; (80024a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002422:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002426:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800242a:	4b1d      	ldr	r3, [pc, #116]	; (80024a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800242c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002430:	4a1b      	ldr	r2, [pc, #108]	; (80024a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002432:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002436:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800243a:	4a19      	ldr	r2, [pc, #100]	; (80024a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800243c:	697b      	ldr	r3, [r7, #20]
 800243e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002442:	697b      	ldr	r3, [r7, #20]
 8002444:	f003 0301 	and.w	r3, r3, #1
 8002448:	2b00      	cmp	r3, #0
 800244a:	d016      	beq.n	800247a <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800244c:	f7fe fd88 	bl	8000f60 <HAL_GetTick>
 8002450:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002452:	e00b      	b.n	800246c <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002454:	f7fe fd84 	bl	8000f60 <HAL_GetTick>
 8002458:	4602      	mov	r2, r0
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	1ad3      	subs	r3, r2, r3
 800245e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002462:	4293      	cmp	r3, r2
 8002464:	d902      	bls.n	800246c <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8002466:	2303      	movs	r3, #3
 8002468:	74fb      	strb	r3, [r7, #19]
            break;
 800246a:	e006      	b.n	800247a <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800246c:	4b0c      	ldr	r3, [pc, #48]	; (80024a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800246e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002472:	f003 0302 	and.w	r3, r3, #2
 8002476:	2b00      	cmp	r3, #0
 8002478:	d0ec      	beq.n	8002454 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 800247a:	7cfb      	ldrb	r3, [r7, #19]
 800247c:	2b00      	cmp	r3, #0
 800247e:	d10b      	bne.n	8002498 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002480:	4b07      	ldr	r3, [pc, #28]	; (80024a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002482:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002486:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800248e:	4904      	ldr	r1, [pc, #16]	; (80024a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002490:	4313      	orrs	r3, r2
 8002492:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002496:	e009      	b.n	80024ac <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002498:	7cfb      	ldrb	r3, [r7, #19]
 800249a:	74bb      	strb	r3, [r7, #18]
 800249c:	e006      	b.n	80024ac <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 800249e:	bf00      	nop
 80024a0:	40021000 	.word	0x40021000
 80024a4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80024a8:	7cfb      	ldrb	r3, [r7, #19]
 80024aa:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80024ac:	7c7b      	ldrb	r3, [r7, #17]
 80024ae:	2b01      	cmp	r3, #1
 80024b0:	d105      	bne.n	80024be <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80024b2:	4b8a      	ldr	r3, [pc, #552]	; (80026dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80024b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024b6:	4a89      	ldr	r2, [pc, #548]	; (80026dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80024b8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80024bc:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f003 0301 	and.w	r3, r3, #1
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d00a      	beq.n	80024e0 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80024ca:	4b84      	ldr	r3, [pc, #528]	; (80026dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80024cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80024d0:	f023 0203 	bic.w	r2, r3, #3
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	6a1b      	ldr	r3, [r3, #32]
 80024d8:	4980      	ldr	r1, [pc, #512]	; (80026dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80024da:	4313      	orrs	r3, r2
 80024dc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	f003 0302 	and.w	r3, r3, #2
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d00a      	beq.n	8002502 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80024ec:	4b7b      	ldr	r3, [pc, #492]	; (80026dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80024ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80024f2:	f023 020c 	bic.w	r2, r3, #12
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024fa:	4978      	ldr	r1, [pc, #480]	; (80026dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80024fc:	4313      	orrs	r3, r2
 80024fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	f003 0320 	and.w	r3, r3, #32
 800250a:	2b00      	cmp	r3, #0
 800250c:	d00a      	beq.n	8002524 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800250e:	4b73      	ldr	r3, [pc, #460]	; (80026dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002510:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002514:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800251c:	496f      	ldr	r1, [pc, #444]	; (80026dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800251e:	4313      	orrs	r3, r2
 8002520:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800252c:	2b00      	cmp	r3, #0
 800252e:	d00a      	beq.n	8002546 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002530:	4b6a      	ldr	r3, [pc, #424]	; (80026dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002532:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002536:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800253e:	4967      	ldr	r1, [pc, #412]	; (80026dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002540:	4313      	orrs	r3, r2
 8002542:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800254e:	2b00      	cmp	r3, #0
 8002550:	d00a      	beq.n	8002568 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002552:	4b62      	ldr	r3, [pc, #392]	; (80026dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002554:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002558:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002560:	495e      	ldr	r1, [pc, #376]	; (80026dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002562:	4313      	orrs	r3, r2
 8002564:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002570:	2b00      	cmp	r3, #0
 8002572:	d00a      	beq.n	800258a <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002574:	4b59      	ldr	r3, [pc, #356]	; (80026dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002576:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800257a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002582:	4956      	ldr	r1, [pc, #344]	; (80026dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002584:	4313      	orrs	r3, r2
 8002586:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002592:	2b00      	cmp	r3, #0
 8002594:	d00a      	beq.n	80025ac <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002596:	4b51      	ldr	r3, [pc, #324]	; (80026dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002598:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800259c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025a4:	494d      	ldr	r1, [pc, #308]	; (80026dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80025a6:	4313      	orrs	r3, r2
 80025a8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d028      	beq.n	800260a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80025b8:	4b48      	ldr	r3, [pc, #288]	; (80026dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80025ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025be:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025c6:	4945      	ldr	r1, [pc, #276]	; (80026dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80025c8:	4313      	orrs	r3, r2
 80025ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025d2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80025d6:	d106      	bne.n	80025e6 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80025d8:	4b40      	ldr	r3, [pc, #256]	; (80026dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80025da:	68db      	ldr	r3, [r3, #12]
 80025dc:	4a3f      	ldr	r2, [pc, #252]	; (80026dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80025de:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80025e2:	60d3      	str	r3, [r2, #12]
 80025e4:	e011      	b.n	800260a <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025ea:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80025ee:	d10c      	bne.n	800260a <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	3304      	adds	r3, #4
 80025f4:	2101      	movs	r1, #1
 80025f6:	4618      	mov	r0, r3
 80025f8:	f000 f882 	bl	8002700 <RCCEx_PLLSAI1_Config>
 80025fc:	4603      	mov	r3, r0
 80025fe:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002600:	7cfb      	ldrb	r3, [r7, #19]
 8002602:	2b00      	cmp	r3, #0
 8002604:	d001      	beq.n	800260a <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 8002606:	7cfb      	ldrb	r3, [r7, #19]
 8002608:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002612:	2b00      	cmp	r3, #0
 8002614:	d028      	beq.n	8002668 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002616:	4b31      	ldr	r3, [pc, #196]	; (80026dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002618:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800261c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002624:	492d      	ldr	r1, [pc, #180]	; (80026dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002626:	4313      	orrs	r3, r2
 8002628:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002630:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002634:	d106      	bne.n	8002644 <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002636:	4b29      	ldr	r3, [pc, #164]	; (80026dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002638:	68db      	ldr	r3, [r3, #12]
 800263a:	4a28      	ldr	r2, [pc, #160]	; (80026dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800263c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002640:	60d3      	str	r3, [r2, #12]
 8002642:	e011      	b.n	8002668 <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002648:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800264c:	d10c      	bne.n	8002668 <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	3304      	adds	r3, #4
 8002652:	2101      	movs	r1, #1
 8002654:	4618      	mov	r0, r3
 8002656:	f000 f853 	bl	8002700 <RCCEx_PLLSAI1_Config>
 800265a:	4603      	mov	r3, r0
 800265c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800265e:	7cfb      	ldrb	r3, [r7, #19]
 8002660:	2b00      	cmp	r3, #0
 8002662:	d001      	beq.n	8002668 <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 8002664:	7cfb      	ldrb	r3, [r7, #19]
 8002666:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002670:	2b00      	cmp	r3, #0
 8002672:	d01c      	beq.n	80026ae <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002674:	4b19      	ldr	r3, [pc, #100]	; (80026dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002676:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800267a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002682:	4916      	ldr	r1, [pc, #88]	; (80026dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002684:	4313      	orrs	r3, r2
 8002686:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800268e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002692:	d10c      	bne.n	80026ae <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	3304      	adds	r3, #4
 8002698:	2102      	movs	r1, #2
 800269a:	4618      	mov	r0, r3
 800269c:	f000 f830 	bl	8002700 <RCCEx_PLLSAI1_Config>
 80026a0:	4603      	mov	r3, r0
 80026a2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80026a4:	7cfb      	ldrb	r3, [r7, #19]
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d001      	beq.n	80026ae <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 80026aa:	7cfb      	ldrb	r3, [r7, #19]
 80026ac:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d00a      	beq.n	80026d0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80026ba:	4b08      	ldr	r3, [pc, #32]	; (80026dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80026bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026c0:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026c8:	4904      	ldr	r1, [pc, #16]	; (80026dc <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80026ca:	4313      	orrs	r3, r2
 80026cc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80026d0:	7cbb      	ldrb	r3, [r7, #18]
}
 80026d2:	4618      	mov	r0, r3
 80026d4:	3718      	adds	r7, #24
 80026d6:	46bd      	mov	sp, r7
 80026d8:	bd80      	pop	{r7, pc}
 80026da:	bf00      	nop
 80026dc:	40021000 	.word	0x40021000

080026e0 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 80026e0:	b480      	push	{r7}
 80026e2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 80026e4:	4b05      	ldr	r3, [pc, #20]	; (80026fc <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	4a04      	ldr	r2, [pc, #16]	; (80026fc <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80026ea:	f043 0304 	orr.w	r3, r3, #4
 80026ee:	6013      	str	r3, [r2, #0]
}
 80026f0:	bf00      	nop
 80026f2:	46bd      	mov	sp, r7
 80026f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f8:	4770      	bx	lr
 80026fa:	bf00      	nop
 80026fc:	40021000 	.word	0x40021000

08002700 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	b084      	sub	sp, #16
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
 8002708:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800270a:	2300      	movs	r3, #0
 800270c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800270e:	4b74      	ldr	r3, [pc, #464]	; (80028e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002710:	68db      	ldr	r3, [r3, #12]
 8002712:	f003 0303 	and.w	r3, r3, #3
 8002716:	2b00      	cmp	r3, #0
 8002718:	d018      	beq.n	800274c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800271a:	4b71      	ldr	r3, [pc, #452]	; (80028e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800271c:	68db      	ldr	r3, [r3, #12]
 800271e:	f003 0203 	and.w	r2, r3, #3
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	429a      	cmp	r2, r3
 8002728:	d10d      	bne.n	8002746 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
       ||
 800272e:	2b00      	cmp	r3, #0
 8002730:	d009      	beq.n	8002746 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002732:	4b6b      	ldr	r3, [pc, #428]	; (80028e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002734:	68db      	ldr	r3, [r3, #12]
 8002736:	091b      	lsrs	r3, r3, #4
 8002738:	f003 0307 	and.w	r3, r3, #7
 800273c:	1c5a      	adds	r2, r3, #1
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	685b      	ldr	r3, [r3, #4]
       ||
 8002742:	429a      	cmp	r2, r3
 8002744:	d047      	beq.n	80027d6 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002746:	2301      	movs	r3, #1
 8002748:	73fb      	strb	r3, [r7, #15]
 800274a:	e044      	b.n	80027d6 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	2b03      	cmp	r3, #3
 8002752:	d018      	beq.n	8002786 <RCCEx_PLLSAI1_Config+0x86>
 8002754:	2b03      	cmp	r3, #3
 8002756:	d825      	bhi.n	80027a4 <RCCEx_PLLSAI1_Config+0xa4>
 8002758:	2b01      	cmp	r3, #1
 800275a:	d002      	beq.n	8002762 <RCCEx_PLLSAI1_Config+0x62>
 800275c:	2b02      	cmp	r3, #2
 800275e:	d009      	beq.n	8002774 <RCCEx_PLLSAI1_Config+0x74>
 8002760:	e020      	b.n	80027a4 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002762:	4b5f      	ldr	r3, [pc, #380]	; (80028e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	f003 0302 	and.w	r3, r3, #2
 800276a:	2b00      	cmp	r3, #0
 800276c:	d11d      	bne.n	80027aa <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800276e:	2301      	movs	r3, #1
 8002770:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002772:	e01a      	b.n	80027aa <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002774:	4b5a      	ldr	r3, [pc, #360]	; (80028e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800277c:	2b00      	cmp	r3, #0
 800277e:	d116      	bne.n	80027ae <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002780:	2301      	movs	r3, #1
 8002782:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002784:	e013      	b.n	80027ae <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002786:	4b56      	ldr	r3, [pc, #344]	; (80028e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800278e:	2b00      	cmp	r3, #0
 8002790:	d10f      	bne.n	80027b2 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002792:	4b53      	ldr	r3, [pc, #332]	; (80028e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800279a:	2b00      	cmp	r3, #0
 800279c:	d109      	bne.n	80027b2 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800279e:	2301      	movs	r3, #1
 80027a0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80027a2:	e006      	b.n	80027b2 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80027a4:	2301      	movs	r3, #1
 80027a6:	73fb      	strb	r3, [r7, #15]
      break;
 80027a8:	e004      	b.n	80027b4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80027aa:	bf00      	nop
 80027ac:	e002      	b.n	80027b4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80027ae:	bf00      	nop
 80027b0:	e000      	b.n	80027b4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80027b2:	bf00      	nop
    }

    if(status == HAL_OK)
 80027b4:	7bfb      	ldrb	r3, [r7, #15]
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d10d      	bne.n	80027d6 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80027ba:	4b49      	ldr	r3, [pc, #292]	; (80028e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80027bc:	68db      	ldr	r3, [r3, #12]
 80027be:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	6819      	ldr	r1, [r3, #0]
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	685b      	ldr	r3, [r3, #4]
 80027ca:	3b01      	subs	r3, #1
 80027cc:	011b      	lsls	r3, r3, #4
 80027ce:	430b      	orrs	r3, r1
 80027d0:	4943      	ldr	r1, [pc, #268]	; (80028e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80027d2:	4313      	orrs	r3, r2
 80027d4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80027d6:	7bfb      	ldrb	r3, [r7, #15]
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d17c      	bne.n	80028d6 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80027dc:	4b40      	ldr	r3, [pc, #256]	; (80028e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	4a3f      	ldr	r2, [pc, #252]	; (80028e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80027e2:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80027e6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80027e8:	f7fe fbba 	bl	8000f60 <HAL_GetTick>
 80027ec:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80027ee:	e009      	b.n	8002804 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80027f0:	f7fe fbb6 	bl	8000f60 <HAL_GetTick>
 80027f4:	4602      	mov	r2, r0
 80027f6:	68bb      	ldr	r3, [r7, #8]
 80027f8:	1ad3      	subs	r3, r2, r3
 80027fa:	2b02      	cmp	r3, #2
 80027fc:	d902      	bls.n	8002804 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80027fe:	2303      	movs	r3, #3
 8002800:	73fb      	strb	r3, [r7, #15]
        break;
 8002802:	e005      	b.n	8002810 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002804:	4b36      	ldr	r3, [pc, #216]	; (80028e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800280c:	2b00      	cmp	r3, #0
 800280e:	d1ef      	bne.n	80027f0 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002810:	7bfb      	ldrb	r3, [r7, #15]
 8002812:	2b00      	cmp	r3, #0
 8002814:	d15f      	bne.n	80028d6 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002816:	683b      	ldr	r3, [r7, #0]
 8002818:	2b00      	cmp	r3, #0
 800281a:	d110      	bne.n	800283e <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800281c:	4b30      	ldr	r3, [pc, #192]	; (80028e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800281e:	691b      	ldr	r3, [r3, #16]
 8002820:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8002824:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002828:	687a      	ldr	r2, [r7, #4]
 800282a:	6892      	ldr	r2, [r2, #8]
 800282c:	0211      	lsls	r1, r2, #8
 800282e:	687a      	ldr	r2, [r7, #4]
 8002830:	68d2      	ldr	r2, [r2, #12]
 8002832:	06d2      	lsls	r2, r2, #27
 8002834:	430a      	orrs	r2, r1
 8002836:	492a      	ldr	r1, [pc, #168]	; (80028e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002838:	4313      	orrs	r3, r2
 800283a:	610b      	str	r3, [r1, #16]
 800283c:	e027      	b.n	800288e <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800283e:	683b      	ldr	r3, [r7, #0]
 8002840:	2b01      	cmp	r3, #1
 8002842:	d112      	bne.n	800286a <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002844:	4b26      	ldr	r3, [pc, #152]	; (80028e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002846:	691b      	ldr	r3, [r3, #16]
 8002848:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800284c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002850:	687a      	ldr	r2, [r7, #4]
 8002852:	6892      	ldr	r2, [r2, #8]
 8002854:	0211      	lsls	r1, r2, #8
 8002856:	687a      	ldr	r2, [r7, #4]
 8002858:	6912      	ldr	r2, [r2, #16]
 800285a:	0852      	lsrs	r2, r2, #1
 800285c:	3a01      	subs	r2, #1
 800285e:	0552      	lsls	r2, r2, #21
 8002860:	430a      	orrs	r2, r1
 8002862:	491f      	ldr	r1, [pc, #124]	; (80028e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002864:	4313      	orrs	r3, r2
 8002866:	610b      	str	r3, [r1, #16]
 8002868:	e011      	b.n	800288e <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800286a:	4b1d      	ldr	r3, [pc, #116]	; (80028e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800286c:	691b      	ldr	r3, [r3, #16]
 800286e:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002872:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002876:	687a      	ldr	r2, [r7, #4]
 8002878:	6892      	ldr	r2, [r2, #8]
 800287a:	0211      	lsls	r1, r2, #8
 800287c:	687a      	ldr	r2, [r7, #4]
 800287e:	6952      	ldr	r2, [r2, #20]
 8002880:	0852      	lsrs	r2, r2, #1
 8002882:	3a01      	subs	r2, #1
 8002884:	0652      	lsls	r2, r2, #25
 8002886:	430a      	orrs	r2, r1
 8002888:	4915      	ldr	r1, [pc, #84]	; (80028e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800288a:	4313      	orrs	r3, r2
 800288c:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800288e:	4b14      	ldr	r3, [pc, #80]	; (80028e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	4a13      	ldr	r2, [pc, #76]	; (80028e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002894:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002898:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800289a:	f7fe fb61 	bl	8000f60 <HAL_GetTick>
 800289e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80028a0:	e009      	b.n	80028b6 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80028a2:	f7fe fb5d 	bl	8000f60 <HAL_GetTick>
 80028a6:	4602      	mov	r2, r0
 80028a8:	68bb      	ldr	r3, [r7, #8]
 80028aa:	1ad3      	subs	r3, r2, r3
 80028ac:	2b02      	cmp	r3, #2
 80028ae:	d902      	bls.n	80028b6 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 80028b0:	2303      	movs	r3, #3
 80028b2:	73fb      	strb	r3, [r7, #15]
          break;
 80028b4:	e005      	b.n	80028c2 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80028b6:	4b0a      	ldr	r3, [pc, #40]	; (80028e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d0ef      	beq.n	80028a2 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 80028c2:	7bfb      	ldrb	r3, [r7, #15]
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d106      	bne.n	80028d6 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80028c8:	4b05      	ldr	r3, [pc, #20]	; (80028e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80028ca:	691a      	ldr	r2, [r3, #16]
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	699b      	ldr	r3, [r3, #24]
 80028d0:	4903      	ldr	r1, [pc, #12]	; (80028e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80028d2:	4313      	orrs	r3, r2
 80028d4:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80028d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80028d8:	4618      	mov	r0, r3
 80028da:	3710      	adds	r7, #16
 80028dc:	46bd      	mov	sp, r7
 80028de:	bd80      	pop	{r7, pc}
 80028e0:	40021000 	.word	0x40021000

080028e4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80028e4:	b580      	push	{r7, lr}
 80028e6:	b082      	sub	sp, #8
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d101      	bne.n	80028f6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80028f2:	2301      	movs	r3, #1
 80028f4:	e040      	b.n	8002978 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d106      	bne.n	800290c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	2200      	movs	r2, #0
 8002902:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002906:	6878      	ldr	r0, [r7, #4]
 8002908:	f7fe f904 	bl	8000b14 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	2224      	movs	r2, #36	; 0x24
 8002910:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	681a      	ldr	r2, [r3, #0]
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	f022 0201 	bic.w	r2, r2, #1
 8002920:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002926:	2b00      	cmp	r3, #0
 8002928:	d002      	beq.n	8002930 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800292a:	6878      	ldr	r0, [r7, #4]
 800292c:	f000 feb2 	bl	8003694 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002930:	6878      	ldr	r0, [r7, #4]
 8002932:	f000 fc83 	bl	800323c <UART_SetConfig>
 8002936:	4603      	mov	r3, r0
 8002938:	2b01      	cmp	r3, #1
 800293a:	d101      	bne.n	8002940 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800293c:	2301      	movs	r3, #1
 800293e:	e01b      	b.n	8002978 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	685a      	ldr	r2, [r3, #4]
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800294e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	689a      	ldr	r2, [r3, #8]
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800295e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	681a      	ldr	r2, [r3, #0]
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f042 0201 	orr.w	r2, r2, #1
 800296e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002970:	6878      	ldr	r0, [r7, #4]
 8002972:	f000 ff31 	bl	80037d8 <UART_CheckIdleState>
 8002976:	4603      	mov	r3, r0
}
 8002978:	4618      	mov	r0, r3
 800297a:	3708      	adds	r7, #8
 800297c:	46bd      	mov	sp, r7
 800297e:	bd80      	pop	{r7, pc}

08002980 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002980:	b580      	push	{r7, lr}
 8002982:	b08a      	sub	sp, #40	; 0x28
 8002984:	af02      	add	r7, sp, #8
 8002986:	60f8      	str	r0, [r7, #12]
 8002988:	60b9      	str	r1, [r7, #8]
 800298a:	603b      	str	r3, [r7, #0]
 800298c:	4613      	mov	r3, r2
 800298e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002994:	2b20      	cmp	r3, #32
 8002996:	d178      	bne.n	8002a8a <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002998:	68bb      	ldr	r3, [r7, #8]
 800299a:	2b00      	cmp	r3, #0
 800299c:	d002      	beq.n	80029a4 <HAL_UART_Transmit+0x24>
 800299e:	88fb      	ldrh	r3, [r7, #6]
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d101      	bne.n	80029a8 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80029a4:	2301      	movs	r3, #1
 80029a6:	e071      	b.n	8002a8c <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	2200      	movs	r2, #0
 80029ac:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	2221      	movs	r2, #33	; 0x21
 80029b4:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80029b6:	f7fe fad3 	bl	8000f60 <HAL_GetTick>
 80029ba:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	88fa      	ldrh	r2, [r7, #6]
 80029c0:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	88fa      	ldrh	r2, [r7, #6]
 80029c8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	689b      	ldr	r3, [r3, #8]
 80029d0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80029d4:	d108      	bne.n	80029e8 <HAL_UART_Transmit+0x68>
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	691b      	ldr	r3, [r3, #16]
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d104      	bne.n	80029e8 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80029de:	2300      	movs	r3, #0
 80029e0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80029e2:	68bb      	ldr	r3, [r7, #8]
 80029e4:	61bb      	str	r3, [r7, #24]
 80029e6:	e003      	b.n	80029f0 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80029e8:	68bb      	ldr	r3, [r7, #8]
 80029ea:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80029ec:	2300      	movs	r3, #0
 80029ee:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80029f0:	e030      	b.n	8002a54 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80029f2:	683b      	ldr	r3, [r7, #0]
 80029f4:	9300      	str	r3, [sp, #0]
 80029f6:	697b      	ldr	r3, [r7, #20]
 80029f8:	2200      	movs	r2, #0
 80029fa:	2180      	movs	r1, #128	; 0x80
 80029fc:	68f8      	ldr	r0, [r7, #12]
 80029fe:	f000 ff93 	bl	8003928 <UART_WaitOnFlagUntilTimeout>
 8002a02:	4603      	mov	r3, r0
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d004      	beq.n	8002a12 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	2220      	movs	r2, #32
 8002a0c:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8002a0e:	2303      	movs	r3, #3
 8002a10:	e03c      	b.n	8002a8c <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 8002a12:	69fb      	ldr	r3, [r7, #28]
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d10b      	bne.n	8002a30 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002a18:	69bb      	ldr	r3, [r7, #24]
 8002a1a:	881a      	ldrh	r2, [r3, #0]
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002a24:	b292      	uxth	r2, r2
 8002a26:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8002a28:	69bb      	ldr	r3, [r7, #24]
 8002a2a:	3302      	adds	r3, #2
 8002a2c:	61bb      	str	r3, [r7, #24]
 8002a2e:	e008      	b.n	8002a42 <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002a30:	69fb      	ldr	r3, [r7, #28]
 8002a32:	781a      	ldrb	r2, [r3, #0]
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	b292      	uxth	r2, r2
 8002a3a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8002a3c:	69fb      	ldr	r3, [r7, #28]
 8002a3e:	3301      	adds	r3, #1
 8002a40:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002a48:	b29b      	uxth	r3, r3
 8002a4a:	3b01      	subs	r3, #1
 8002a4c:	b29a      	uxth	r2, r3
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002a5a:	b29b      	uxth	r3, r3
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d1c8      	bne.n	80029f2 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002a60:	683b      	ldr	r3, [r7, #0]
 8002a62:	9300      	str	r3, [sp, #0]
 8002a64:	697b      	ldr	r3, [r7, #20]
 8002a66:	2200      	movs	r2, #0
 8002a68:	2140      	movs	r1, #64	; 0x40
 8002a6a:	68f8      	ldr	r0, [r7, #12]
 8002a6c:	f000 ff5c 	bl	8003928 <UART_WaitOnFlagUntilTimeout>
 8002a70:	4603      	mov	r3, r0
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d004      	beq.n	8002a80 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	2220      	movs	r2, #32
 8002a7a:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8002a7c:	2303      	movs	r3, #3
 8002a7e:	e005      	b.n	8002a8c <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	2220      	movs	r2, #32
 8002a84:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8002a86:	2300      	movs	r3, #0
 8002a88:	e000      	b.n	8002a8c <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 8002a8a:	2302      	movs	r3, #2
  }
}
 8002a8c:	4618      	mov	r0, r3
 8002a8e:	3720      	adds	r7, #32
 8002a90:	46bd      	mov	sp, r7
 8002a92:	bd80      	pop	{r7, pc}

08002a94 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	b08a      	sub	sp, #40	; 0x28
 8002a98:	af02      	add	r7, sp, #8
 8002a9a:	60f8      	str	r0, [r7, #12]
 8002a9c:	60b9      	str	r1, [r7, #8]
 8002a9e:	603b      	str	r3, [r7, #0]
 8002aa0:	4613      	mov	r3, r2
 8002aa2:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002aaa:	2b20      	cmp	r3, #32
 8002aac:	f040 80b6 	bne.w	8002c1c <HAL_UART_Receive+0x188>
  {
    if ((pData == NULL) || (Size == 0U))
 8002ab0:	68bb      	ldr	r3, [r7, #8]
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d002      	beq.n	8002abc <HAL_UART_Receive+0x28>
 8002ab6:	88fb      	ldrh	r3, [r7, #6]
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d101      	bne.n	8002ac0 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8002abc:	2301      	movs	r3, #1
 8002abe:	e0ae      	b.n	8002c1e <HAL_UART_Receive+0x18a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	2222      	movs	r2, #34	; 0x22
 8002acc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002ad6:	f7fe fa43 	bl	8000f60 <HAL_GetTick>
 8002ada:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	88fa      	ldrh	r2, [r7, #6]
 8002ae0:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	88fa      	ldrh	r2, [r7, #6]
 8002ae8:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	689b      	ldr	r3, [r3, #8]
 8002af0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002af4:	d10e      	bne.n	8002b14 <HAL_UART_Receive+0x80>
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	691b      	ldr	r3, [r3, #16]
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d105      	bne.n	8002b0a <HAL_UART_Receive+0x76>
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	f240 12ff 	movw	r2, #511	; 0x1ff
 8002b04:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002b08:	e02d      	b.n	8002b66 <HAL_UART_Receive+0xd2>
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	22ff      	movs	r2, #255	; 0xff
 8002b0e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002b12:	e028      	b.n	8002b66 <HAL_UART_Receive+0xd2>
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	689b      	ldr	r3, [r3, #8]
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d10d      	bne.n	8002b38 <HAL_UART_Receive+0xa4>
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	691b      	ldr	r3, [r3, #16]
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d104      	bne.n	8002b2e <HAL_UART_Receive+0x9a>
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	22ff      	movs	r2, #255	; 0xff
 8002b28:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002b2c:	e01b      	b.n	8002b66 <HAL_UART_Receive+0xd2>
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	227f      	movs	r2, #127	; 0x7f
 8002b32:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002b36:	e016      	b.n	8002b66 <HAL_UART_Receive+0xd2>
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	689b      	ldr	r3, [r3, #8]
 8002b3c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002b40:	d10d      	bne.n	8002b5e <HAL_UART_Receive+0xca>
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	691b      	ldr	r3, [r3, #16]
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d104      	bne.n	8002b54 <HAL_UART_Receive+0xc0>
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	227f      	movs	r2, #127	; 0x7f
 8002b4e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002b52:	e008      	b.n	8002b66 <HAL_UART_Receive+0xd2>
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	223f      	movs	r2, #63	; 0x3f
 8002b58:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002b5c:	e003      	b.n	8002b66 <HAL_UART_Receive+0xd2>
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	2200      	movs	r2, #0
 8002b62:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8002b6c:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	689b      	ldr	r3, [r3, #8]
 8002b72:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002b76:	d108      	bne.n	8002b8a <HAL_UART_Receive+0xf6>
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	691b      	ldr	r3, [r3, #16]
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d104      	bne.n	8002b8a <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8002b80:	2300      	movs	r3, #0
 8002b82:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002b84:	68bb      	ldr	r3, [r7, #8]
 8002b86:	61bb      	str	r3, [r7, #24]
 8002b88:	e003      	b.n	8002b92 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8002b8a:	68bb      	ldr	r3, [r7, #8]
 8002b8c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002b8e:	2300      	movs	r3, #0
 8002b90:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8002b92:	e037      	b.n	8002c04 <HAL_UART_Receive+0x170>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002b94:	683b      	ldr	r3, [r7, #0]
 8002b96:	9300      	str	r3, [sp, #0]
 8002b98:	697b      	ldr	r3, [r7, #20]
 8002b9a:	2200      	movs	r2, #0
 8002b9c:	2120      	movs	r1, #32
 8002b9e:	68f8      	ldr	r0, [r7, #12]
 8002ba0:	f000 fec2 	bl	8003928 <UART_WaitOnFlagUntilTimeout>
 8002ba4:	4603      	mov	r3, r0
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d005      	beq.n	8002bb6 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	2220      	movs	r2, #32
 8002bae:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8002bb2:	2303      	movs	r3, #3
 8002bb4:	e033      	b.n	8002c1e <HAL_UART_Receive+0x18a>
      }
      if (pdata8bits == NULL)
 8002bb6:	69fb      	ldr	r3, [r7, #28]
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d10c      	bne.n	8002bd6 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8002bc2:	b29a      	uxth	r2, r3
 8002bc4:	8a7b      	ldrh	r3, [r7, #18]
 8002bc6:	4013      	ands	r3, r2
 8002bc8:	b29a      	uxth	r2, r3
 8002bca:	69bb      	ldr	r3, [r7, #24]
 8002bcc:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8002bce:	69bb      	ldr	r3, [r7, #24]
 8002bd0:	3302      	adds	r3, #2
 8002bd2:	61bb      	str	r3, [r7, #24]
 8002bd4:	e00d      	b.n	8002bf2 <HAL_UART_Receive+0x15e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8002bdc:	b29b      	uxth	r3, r3
 8002bde:	b2da      	uxtb	r2, r3
 8002be0:	8a7b      	ldrh	r3, [r7, #18]
 8002be2:	b2db      	uxtb	r3, r3
 8002be4:	4013      	ands	r3, r2
 8002be6:	b2da      	uxtb	r2, r3
 8002be8:	69fb      	ldr	r3, [r7, #28]
 8002bea:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8002bec:	69fb      	ldr	r3, [r7, #28]
 8002bee:	3301      	adds	r3, #1
 8002bf0:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8002bf8:	b29b      	uxth	r3, r3
 8002bfa:	3b01      	subs	r3, #1
 8002bfc:	b29a      	uxth	r2, r3
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8002c0a:	b29b      	uxth	r3, r3
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d1c1      	bne.n	8002b94 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	2220      	movs	r2, #32
 8002c14:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    return HAL_OK;
 8002c18:	2300      	movs	r3, #0
 8002c1a:	e000      	b.n	8002c1e <HAL_UART_Receive+0x18a>
  }
  else
  {
    return HAL_BUSY;
 8002c1c:	2302      	movs	r3, #2
  }
}
 8002c1e:	4618      	mov	r0, r3
 8002c20:	3720      	adds	r7, #32
 8002c22:	46bd      	mov	sp, r7
 8002c24:	bd80      	pop	{r7, pc}
	...

08002c28 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	b0ba      	sub	sp, #232	; 0xe8
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	69db      	ldr	r3, [r3, #28]
 8002c36:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	689b      	ldr	r3, [r3, #8]
 8002c4a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8002c4e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8002c52:	f640 030f 	movw	r3, #2063	; 0x80f
 8002c56:	4013      	ands	r3, r2
 8002c58:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8002c5c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d115      	bne.n	8002c90 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8002c64:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002c68:	f003 0320 	and.w	r3, r3, #32
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d00f      	beq.n	8002c90 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002c70:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002c74:	f003 0320 	and.w	r3, r3, #32
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d009      	beq.n	8002c90 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	f000 82ae 	beq.w	80031e2 <HAL_UART_IRQHandler+0x5ba>
      {
        huart->RxISR(huart);
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002c8a:	6878      	ldr	r0, [r7, #4]
 8002c8c:	4798      	blx	r3
      }
      return;
 8002c8e:	e2a8      	b.n	80031e2 <HAL_UART_IRQHandler+0x5ba>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8002c90:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	f000 8117 	beq.w	8002ec8 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8002c9a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002c9e:	f003 0301 	and.w	r3, r3, #1
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d106      	bne.n	8002cb4 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8002ca6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8002caa:	4b85      	ldr	r3, [pc, #532]	; (8002ec0 <HAL_UART_IRQHandler+0x298>)
 8002cac:	4013      	ands	r3, r2
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	f000 810a 	beq.w	8002ec8 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8002cb4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002cb8:	f003 0301 	and.w	r3, r3, #1
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d011      	beq.n	8002ce4 <HAL_UART_IRQHandler+0xbc>
 8002cc0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002cc4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d00b      	beq.n	8002ce4 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	2201      	movs	r2, #1
 8002cd2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002cda:	f043 0201 	orr.w	r2, r3, #1
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002ce4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002ce8:	f003 0302 	and.w	r3, r3, #2
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d011      	beq.n	8002d14 <HAL_UART_IRQHandler+0xec>
 8002cf0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002cf4:	f003 0301 	and.w	r3, r3, #1
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d00b      	beq.n	8002d14 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	2202      	movs	r2, #2
 8002d02:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002d0a:	f043 0204 	orr.w	r2, r3, #4
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002d14:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002d18:	f003 0304 	and.w	r3, r3, #4
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d011      	beq.n	8002d44 <HAL_UART_IRQHandler+0x11c>
 8002d20:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002d24:	f003 0301 	and.w	r3, r3, #1
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d00b      	beq.n	8002d44 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	2204      	movs	r2, #4
 8002d32:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002d3a:	f043 0202 	orr.w	r2, r3, #2
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8002d44:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002d48:	f003 0308 	and.w	r3, r3, #8
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d017      	beq.n	8002d80 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002d50:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002d54:	f003 0320 	and.w	r3, r3, #32
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d105      	bne.n	8002d68 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8002d5c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002d60:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d00b      	beq.n	8002d80 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	2208      	movs	r2, #8
 8002d6e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002d76:	f043 0208 	orr.w	r2, r3, #8
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8002d80:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002d84:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d012      	beq.n	8002db2 <HAL_UART_IRQHandler+0x18a>
 8002d8c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002d90:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d00c      	beq.n	8002db2 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002da0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002da8:	f043 0220 	orr.w	r2, r3, #32
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	f000 8214 	beq.w	80031e6 <HAL_UART_IRQHandler+0x5be>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8002dbe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002dc2:	f003 0320 	and.w	r3, r3, #32
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d00d      	beq.n	8002de6 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002dca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002dce:	f003 0320 	and.w	r3, r3, #32
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d007      	beq.n	8002de6 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d003      	beq.n	8002de6 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002de2:	6878      	ldr	r0, [r7, #4]
 8002de4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002dec:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	689b      	ldr	r3, [r3, #8]
 8002df6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002dfa:	2b40      	cmp	r3, #64	; 0x40
 8002dfc:	d005      	beq.n	8002e0a <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8002dfe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8002e02:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d04f      	beq.n	8002eaa <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002e0a:	6878      	ldr	r0, [r7, #4]
 8002e0c:	f000 fdf3 	bl	80039f6 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	689b      	ldr	r3, [r3, #8]
 8002e16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e1a:	2b40      	cmp	r3, #64	; 0x40
 8002e1c:	d141      	bne.n	8002ea2 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	3308      	adds	r3, #8
 8002e24:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e28:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002e2c:	e853 3f00 	ldrex	r3, [r3]
 8002e30:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8002e34:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002e38:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002e3c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	3308      	adds	r3, #8
 8002e46:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8002e4a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8002e4e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e52:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8002e56:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8002e5a:	e841 2300 	strex	r3, r2, [r1]
 8002e5e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8002e62:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d1d9      	bne.n	8002e1e <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d013      	beq.n	8002e9a <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002e76:	4a13      	ldr	r2, [pc, #76]	; (8002ec4 <HAL_UART_IRQHandler+0x29c>)
 8002e78:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002e7e:	4618      	mov	r0, r3
 8002e80:	f7fe f9c9 	bl	8001216 <HAL_DMA_Abort_IT>
 8002e84:	4603      	mov	r3, r0
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d017      	beq.n	8002eba <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002e8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e90:	687a      	ldr	r2, [r7, #4]
 8002e92:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8002e94:	4610      	mov	r0, r2
 8002e96:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e98:	e00f      	b.n	8002eba <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002e9a:	6878      	ldr	r0, [r7, #4]
 8002e9c:	f000 f9b8 	bl	8003210 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ea0:	e00b      	b.n	8002eba <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002ea2:	6878      	ldr	r0, [r7, #4]
 8002ea4:	f000 f9b4 	bl	8003210 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ea8:	e007      	b.n	8002eba <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002eaa:	6878      	ldr	r0, [r7, #4]
 8002eac:	f000 f9b0 	bl	8003210 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 8002eb8:	e195      	b.n	80031e6 <HAL_UART_IRQHandler+0x5be>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002eba:	bf00      	nop
    return;
 8002ebc:	e193      	b.n	80031e6 <HAL_UART_IRQHandler+0x5be>
 8002ebe:	bf00      	nop
 8002ec0:	04000120 	.word	0x04000120
 8002ec4:	08003abf 	.word	0x08003abf

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002ecc:	2b01      	cmp	r3, #1
 8002ece:	f040 814e 	bne.w	800316e <HAL_UART_IRQHandler+0x546>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8002ed2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002ed6:	f003 0310 	and.w	r3, r3, #16
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	f000 8147 	beq.w	800316e <HAL_UART_IRQHandler+0x546>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8002ee0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002ee4:	f003 0310 	and.w	r3, r3, #16
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	f000 8140 	beq.w	800316e <HAL_UART_IRQHandler+0x546>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	2210      	movs	r2, #16
 8002ef4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	689b      	ldr	r3, [r3, #8]
 8002efc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f00:	2b40      	cmp	r3, #64	; 0x40
 8002f02:	f040 80b8 	bne.w	8003076 <HAL_UART_IRQHandler+0x44e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	685b      	ldr	r3, [r3, #4]
 8002f0e:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002f12:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	f000 8167 	beq.w	80031ea <HAL_UART_IRQHandler+0x5c2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8002f22:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8002f26:	429a      	cmp	r2, r3
 8002f28:	f080 815f 	bcs.w	80031ea <HAL_UART_IRQHandler+0x5c2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8002f32:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	f003 0320 	and.w	r3, r3, #32
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	f040 8086 	bne.w	8003054 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f50:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002f54:	e853 3f00 	ldrex	r3, [r3]
 8002f58:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8002f5c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002f60:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002f64:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	461a      	mov	r2, r3
 8002f6e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8002f72:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8002f76:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f7a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8002f7e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8002f82:	e841 2300 	strex	r3, r2, [r1]
 8002f86:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8002f8a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d1da      	bne.n	8002f48 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	3308      	adds	r3, #8
 8002f98:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f9a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002f9c:	e853 3f00 	ldrex	r3, [r3]
 8002fa0:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8002fa2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002fa4:	f023 0301 	bic.w	r3, r3, #1
 8002fa8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	3308      	adds	r3, #8
 8002fb2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8002fb6:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8002fba:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fbc:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8002fbe:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8002fc2:	e841 2300 	strex	r3, r2, [r1]
 8002fc6:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8002fc8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d1e1      	bne.n	8002f92 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	3308      	adds	r3, #8
 8002fd4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002fd6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002fd8:	e853 3f00 	ldrex	r3, [r3]
 8002fdc:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8002fde:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002fe0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002fe4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	3308      	adds	r3, #8
 8002fee:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8002ff2:	66fa      	str	r2, [r7, #108]	; 0x6c
 8002ff4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ff6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8002ff8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8002ffa:	e841 2300 	strex	r3, r2, [r1]
 8002ffe:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8003000:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003002:	2b00      	cmp	r3, #0
 8003004:	d1e3      	bne.n	8002fce <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	2220      	movs	r2, #32
 800300a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	2200      	movs	r2, #0
 8003012:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800301a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800301c:	e853 3f00 	ldrex	r3, [r3]
 8003020:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8003022:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003024:	f023 0310 	bic.w	r3, r3, #16
 8003028:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	461a      	mov	r2, r3
 8003032:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003036:	65bb      	str	r3, [r7, #88]	; 0x58
 8003038:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800303a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800303c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800303e:	e841 2300 	strex	r3, r2, [r1]
 8003042:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8003044:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003046:	2b00      	cmp	r3, #0
 8003048:	d1e4      	bne.n	8003014 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800304e:	4618      	mov	r0, r3
 8003050:	f7fe f8a3 	bl	800119a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	2202      	movs	r2, #2
 8003058:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003066:	b29b      	uxth	r3, r3
 8003068:	1ad3      	subs	r3, r2, r3
 800306a:	b29b      	uxth	r3, r3
 800306c:	4619      	mov	r1, r3
 800306e:	6878      	ldr	r0, [r7, #4]
 8003070:	f000 f8d8 	bl	8003224 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003074:	e0b9      	b.n	80031ea <HAL_UART_IRQHandler+0x5c2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003082:	b29b      	uxth	r3, r3
 8003084:	1ad3      	subs	r3, r2, r3
 8003086:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003090:	b29b      	uxth	r3, r3
 8003092:	2b00      	cmp	r3, #0
 8003094:	f000 80ab 	beq.w	80031ee <HAL_UART_IRQHandler+0x5c6>
          && (nb_rx_data > 0U))
 8003098:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800309c:	2b00      	cmp	r3, #0
 800309e:	f000 80a6 	beq.w	80031ee <HAL_UART_IRQHandler+0x5c6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80030aa:	e853 3f00 	ldrex	r3, [r3]
 80030ae:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80030b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80030b2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80030b6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	461a      	mov	r2, r3
 80030c0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80030c4:	647b      	str	r3, [r7, #68]	; 0x44
 80030c6:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030c8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80030ca:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80030cc:	e841 2300 	strex	r3, r2, [r1]
 80030d0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80030d2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d1e4      	bne.n	80030a2 <HAL_UART_IRQHandler+0x47a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	3308      	adds	r3, #8
 80030de:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030e2:	e853 3f00 	ldrex	r3, [r3]
 80030e6:	623b      	str	r3, [r7, #32]
   return(result);
 80030e8:	6a3b      	ldr	r3, [r7, #32]
 80030ea:	f023 0301 	bic.w	r3, r3, #1
 80030ee:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	3308      	adds	r3, #8
 80030f8:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80030fc:	633a      	str	r2, [r7, #48]	; 0x30
 80030fe:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003100:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003102:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003104:	e841 2300 	strex	r3, r2, [r1]
 8003108:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800310a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800310c:	2b00      	cmp	r3, #0
 800310e:	d1e3      	bne.n	80030d8 <HAL_UART_IRQHandler+0x4b0>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	2220      	movs	r2, #32
 8003114:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	2200      	movs	r2, #0
 800311c:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	2200      	movs	r2, #0
 8003122:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800312a:	693b      	ldr	r3, [r7, #16]
 800312c:	e853 3f00 	ldrex	r3, [r3]
 8003130:	60fb      	str	r3, [r7, #12]
   return(result);
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	f023 0310 	bic.w	r3, r3, #16
 8003138:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	461a      	mov	r2, r3
 8003142:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003146:	61fb      	str	r3, [r7, #28]
 8003148:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800314a:	69b9      	ldr	r1, [r7, #24]
 800314c:	69fa      	ldr	r2, [r7, #28]
 800314e:	e841 2300 	strex	r3, r2, [r1]
 8003152:	617b      	str	r3, [r7, #20]
   return(result);
 8003154:	697b      	ldr	r3, [r7, #20]
 8003156:	2b00      	cmp	r3, #0
 8003158:	d1e4      	bne.n	8003124 <HAL_UART_IRQHandler+0x4fc>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	2202      	movs	r2, #2
 800315e:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003160:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003164:	4619      	mov	r1, r3
 8003166:	6878      	ldr	r0, [r7, #4]
 8003168:	f000 f85c 	bl	8003224 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800316c:	e03f      	b.n	80031ee <HAL_UART_IRQHandler+0x5c6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800316e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003172:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003176:	2b00      	cmp	r3, #0
 8003178:	d00e      	beq.n	8003198 <HAL_UART_IRQHandler+0x570>
 800317a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800317e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003182:	2b00      	cmp	r3, #0
 8003184:	d008      	beq.n	8003198 <HAL_UART_IRQHandler+0x570>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800318e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8003190:	6878      	ldr	r0, [r7, #4]
 8003192:	f000 fcd4 	bl	8003b3e <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003196:	e02d      	b.n	80031f4 <HAL_UART_IRQHandler+0x5cc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8003198:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800319c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d00e      	beq.n	80031c2 <HAL_UART_IRQHandler+0x59a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80031a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80031a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d008      	beq.n	80031c2 <HAL_UART_IRQHandler+0x59a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d01c      	beq.n	80031f2 <HAL_UART_IRQHandler+0x5ca>
    {
      huart->TxISR(huart);
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80031bc:	6878      	ldr	r0, [r7, #4]
 80031be:	4798      	blx	r3
    }
    return;
 80031c0:	e017      	b.n	80031f2 <HAL_UART_IRQHandler+0x5ca>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80031c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80031c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d012      	beq.n	80031f4 <HAL_UART_IRQHandler+0x5cc>
 80031ce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80031d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d00c      	beq.n	80031f4 <HAL_UART_IRQHandler+0x5cc>
  {
    UART_EndTransmit_IT(huart);
 80031da:	6878      	ldr	r0, [r7, #4]
 80031dc:	f000 fc85 	bl	8003aea <UART_EndTransmit_IT>
    return;
 80031e0:	e008      	b.n	80031f4 <HAL_UART_IRQHandler+0x5cc>
      return;
 80031e2:	bf00      	nop
 80031e4:	e006      	b.n	80031f4 <HAL_UART_IRQHandler+0x5cc>
    return;
 80031e6:	bf00      	nop
 80031e8:	e004      	b.n	80031f4 <HAL_UART_IRQHandler+0x5cc>
      return;
 80031ea:	bf00      	nop
 80031ec:	e002      	b.n	80031f4 <HAL_UART_IRQHandler+0x5cc>
      return;
 80031ee:	bf00      	nop
 80031f0:	e000      	b.n	80031f4 <HAL_UART_IRQHandler+0x5cc>
    return;
 80031f2:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 80031f4:	37e8      	adds	r7, #232	; 0xe8
 80031f6:	46bd      	mov	sp, r7
 80031f8:	bd80      	pop	{r7, pc}
 80031fa:	bf00      	nop

080031fc <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80031fc:	b480      	push	{r7}
 80031fe:	b083      	sub	sp, #12
 8003200:	af00      	add	r7, sp, #0
 8003202:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8003204:	bf00      	nop
 8003206:	370c      	adds	r7, #12
 8003208:	46bd      	mov	sp, r7
 800320a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800320e:	4770      	bx	lr

08003210 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003210:	b480      	push	{r7}
 8003212:	b083      	sub	sp, #12
 8003214:	af00      	add	r7, sp, #0
 8003216:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003218:	bf00      	nop
 800321a:	370c      	adds	r7, #12
 800321c:	46bd      	mov	sp, r7
 800321e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003222:	4770      	bx	lr

08003224 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003224:	b480      	push	{r7}
 8003226:	b083      	sub	sp, #12
 8003228:	af00      	add	r7, sp, #0
 800322a:	6078      	str	r0, [r7, #4]
 800322c:	460b      	mov	r3, r1
 800322e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003230:	bf00      	nop
 8003232:	370c      	adds	r7, #12
 8003234:	46bd      	mov	sp, r7
 8003236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323a:	4770      	bx	lr

0800323c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800323c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003240:	b08a      	sub	sp, #40	; 0x28
 8003242:	af00      	add	r7, sp, #0
 8003244:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003246:	2300      	movs	r3, #0
 8003248:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	689a      	ldr	r2, [r3, #8]
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	691b      	ldr	r3, [r3, #16]
 8003254:	431a      	orrs	r2, r3
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	695b      	ldr	r3, [r3, #20]
 800325a:	431a      	orrs	r2, r3
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	69db      	ldr	r3, [r3, #28]
 8003260:	4313      	orrs	r3, r2
 8003262:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	681a      	ldr	r2, [r3, #0]
 800326a:	4bb4      	ldr	r3, [pc, #720]	; (800353c <UART_SetConfig+0x300>)
 800326c:	4013      	ands	r3, r2
 800326e:	68fa      	ldr	r2, [r7, #12]
 8003270:	6812      	ldr	r2, [r2, #0]
 8003272:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003274:	430b      	orrs	r3, r1
 8003276:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	685b      	ldr	r3, [r3, #4]
 800327e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	68da      	ldr	r2, [r3, #12]
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	430a      	orrs	r2, r1
 800328c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	699b      	ldr	r3, [r3, #24]
 8003292:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	4aa9      	ldr	r2, [pc, #676]	; (8003540 <UART_SetConfig+0x304>)
 800329a:	4293      	cmp	r3, r2
 800329c:	d004      	beq.n	80032a8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	6a1b      	ldr	r3, [r3, #32]
 80032a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80032a4:	4313      	orrs	r3, r2
 80032a6:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	689b      	ldr	r3, [r3, #8]
 80032ae:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80032b8:	430a      	orrs	r2, r1
 80032ba:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	4aa0      	ldr	r2, [pc, #640]	; (8003544 <UART_SetConfig+0x308>)
 80032c2:	4293      	cmp	r3, r2
 80032c4:	d126      	bne.n	8003314 <UART_SetConfig+0xd8>
 80032c6:	4ba0      	ldr	r3, [pc, #640]	; (8003548 <UART_SetConfig+0x30c>)
 80032c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032cc:	f003 0303 	and.w	r3, r3, #3
 80032d0:	2b03      	cmp	r3, #3
 80032d2:	d81b      	bhi.n	800330c <UART_SetConfig+0xd0>
 80032d4:	a201      	add	r2, pc, #4	; (adr r2, 80032dc <UART_SetConfig+0xa0>)
 80032d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032da:	bf00      	nop
 80032dc:	080032ed 	.word	0x080032ed
 80032e0:	080032fd 	.word	0x080032fd
 80032e4:	080032f5 	.word	0x080032f5
 80032e8:	08003305 	.word	0x08003305
 80032ec:	2301      	movs	r3, #1
 80032ee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80032f2:	e080      	b.n	80033f6 <UART_SetConfig+0x1ba>
 80032f4:	2302      	movs	r3, #2
 80032f6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80032fa:	e07c      	b.n	80033f6 <UART_SetConfig+0x1ba>
 80032fc:	2304      	movs	r3, #4
 80032fe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003302:	e078      	b.n	80033f6 <UART_SetConfig+0x1ba>
 8003304:	2308      	movs	r3, #8
 8003306:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800330a:	e074      	b.n	80033f6 <UART_SetConfig+0x1ba>
 800330c:	2310      	movs	r3, #16
 800330e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003312:	e070      	b.n	80033f6 <UART_SetConfig+0x1ba>
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	4a8c      	ldr	r2, [pc, #560]	; (800354c <UART_SetConfig+0x310>)
 800331a:	4293      	cmp	r3, r2
 800331c:	d138      	bne.n	8003390 <UART_SetConfig+0x154>
 800331e:	4b8a      	ldr	r3, [pc, #552]	; (8003548 <UART_SetConfig+0x30c>)
 8003320:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003324:	f003 030c 	and.w	r3, r3, #12
 8003328:	2b0c      	cmp	r3, #12
 800332a:	d82d      	bhi.n	8003388 <UART_SetConfig+0x14c>
 800332c:	a201      	add	r2, pc, #4	; (adr r2, 8003334 <UART_SetConfig+0xf8>)
 800332e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003332:	bf00      	nop
 8003334:	08003369 	.word	0x08003369
 8003338:	08003389 	.word	0x08003389
 800333c:	08003389 	.word	0x08003389
 8003340:	08003389 	.word	0x08003389
 8003344:	08003379 	.word	0x08003379
 8003348:	08003389 	.word	0x08003389
 800334c:	08003389 	.word	0x08003389
 8003350:	08003389 	.word	0x08003389
 8003354:	08003371 	.word	0x08003371
 8003358:	08003389 	.word	0x08003389
 800335c:	08003389 	.word	0x08003389
 8003360:	08003389 	.word	0x08003389
 8003364:	08003381 	.word	0x08003381
 8003368:	2300      	movs	r3, #0
 800336a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800336e:	e042      	b.n	80033f6 <UART_SetConfig+0x1ba>
 8003370:	2302      	movs	r3, #2
 8003372:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003376:	e03e      	b.n	80033f6 <UART_SetConfig+0x1ba>
 8003378:	2304      	movs	r3, #4
 800337a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800337e:	e03a      	b.n	80033f6 <UART_SetConfig+0x1ba>
 8003380:	2308      	movs	r3, #8
 8003382:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003386:	e036      	b.n	80033f6 <UART_SetConfig+0x1ba>
 8003388:	2310      	movs	r3, #16
 800338a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800338e:	e032      	b.n	80033f6 <UART_SetConfig+0x1ba>
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	4a6a      	ldr	r2, [pc, #424]	; (8003540 <UART_SetConfig+0x304>)
 8003396:	4293      	cmp	r3, r2
 8003398:	d12a      	bne.n	80033f0 <UART_SetConfig+0x1b4>
 800339a:	4b6b      	ldr	r3, [pc, #428]	; (8003548 <UART_SetConfig+0x30c>)
 800339c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80033a0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80033a4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80033a8:	d01a      	beq.n	80033e0 <UART_SetConfig+0x1a4>
 80033aa:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80033ae:	d81b      	bhi.n	80033e8 <UART_SetConfig+0x1ac>
 80033b0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80033b4:	d00c      	beq.n	80033d0 <UART_SetConfig+0x194>
 80033b6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80033ba:	d815      	bhi.n	80033e8 <UART_SetConfig+0x1ac>
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d003      	beq.n	80033c8 <UART_SetConfig+0x18c>
 80033c0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80033c4:	d008      	beq.n	80033d8 <UART_SetConfig+0x19c>
 80033c6:	e00f      	b.n	80033e8 <UART_SetConfig+0x1ac>
 80033c8:	2300      	movs	r3, #0
 80033ca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80033ce:	e012      	b.n	80033f6 <UART_SetConfig+0x1ba>
 80033d0:	2302      	movs	r3, #2
 80033d2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80033d6:	e00e      	b.n	80033f6 <UART_SetConfig+0x1ba>
 80033d8:	2304      	movs	r3, #4
 80033da:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80033de:	e00a      	b.n	80033f6 <UART_SetConfig+0x1ba>
 80033e0:	2308      	movs	r3, #8
 80033e2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80033e6:	e006      	b.n	80033f6 <UART_SetConfig+0x1ba>
 80033e8:	2310      	movs	r3, #16
 80033ea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80033ee:	e002      	b.n	80033f6 <UART_SetConfig+0x1ba>
 80033f0:	2310      	movs	r3, #16
 80033f2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	4a51      	ldr	r2, [pc, #324]	; (8003540 <UART_SetConfig+0x304>)
 80033fc:	4293      	cmp	r3, r2
 80033fe:	d17a      	bne.n	80034f6 <UART_SetConfig+0x2ba>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003400:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003404:	2b08      	cmp	r3, #8
 8003406:	d824      	bhi.n	8003452 <UART_SetConfig+0x216>
 8003408:	a201      	add	r2, pc, #4	; (adr r2, 8003410 <UART_SetConfig+0x1d4>)
 800340a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800340e:	bf00      	nop
 8003410:	08003435 	.word	0x08003435
 8003414:	08003453 	.word	0x08003453
 8003418:	0800343d 	.word	0x0800343d
 800341c:	08003453 	.word	0x08003453
 8003420:	08003443 	.word	0x08003443
 8003424:	08003453 	.word	0x08003453
 8003428:	08003453 	.word	0x08003453
 800342c:	08003453 	.word	0x08003453
 8003430:	0800344b 	.word	0x0800344b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003434:	f7fe fed2 	bl	80021dc <HAL_RCC_GetPCLK1Freq>
 8003438:	61f8      	str	r0, [r7, #28]
        break;
 800343a:	e010      	b.n	800345e <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800343c:	4b44      	ldr	r3, [pc, #272]	; (8003550 <UART_SetConfig+0x314>)
 800343e:	61fb      	str	r3, [r7, #28]
        break;
 8003440:	e00d      	b.n	800345e <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003442:	f7fe fe33 	bl	80020ac <HAL_RCC_GetSysClockFreq>
 8003446:	61f8      	str	r0, [r7, #28]
        break;
 8003448:	e009      	b.n	800345e <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800344a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800344e:	61fb      	str	r3, [r7, #28]
        break;
 8003450:	e005      	b.n	800345e <UART_SetConfig+0x222>
      default:
        pclk = 0U;
 8003452:	2300      	movs	r3, #0
 8003454:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003456:	2301      	movs	r3, #1
 8003458:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800345c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800345e:	69fb      	ldr	r3, [r7, #28]
 8003460:	2b00      	cmp	r3, #0
 8003462:	f000 8107 	beq.w	8003674 <UART_SetConfig+0x438>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	685a      	ldr	r2, [r3, #4]
 800346a:	4613      	mov	r3, r2
 800346c:	005b      	lsls	r3, r3, #1
 800346e:	4413      	add	r3, r2
 8003470:	69fa      	ldr	r2, [r7, #28]
 8003472:	429a      	cmp	r2, r3
 8003474:	d305      	bcc.n	8003482 <UART_SetConfig+0x246>
          (pclk > (4096U * huart->Init.BaudRate)))
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	685b      	ldr	r3, [r3, #4]
 800347a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800347c:	69fa      	ldr	r2, [r7, #28]
 800347e:	429a      	cmp	r2, r3
 8003480:	d903      	bls.n	800348a <UART_SetConfig+0x24e>
      {
        ret = HAL_ERROR;
 8003482:	2301      	movs	r3, #1
 8003484:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8003488:	e0f4      	b.n	8003674 <UART_SetConfig+0x438>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800348a:	69fb      	ldr	r3, [r7, #28]
 800348c:	2200      	movs	r2, #0
 800348e:	461c      	mov	r4, r3
 8003490:	4615      	mov	r5, r2
 8003492:	f04f 0200 	mov.w	r2, #0
 8003496:	f04f 0300 	mov.w	r3, #0
 800349a:	022b      	lsls	r3, r5, #8
 800349c:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80034a0:	0222      	lsls	r2, r4, #8
 80034a2:	68f9      	ldr	r1, [r7, #12]
 80034a4:	6849      	ldr	r1, [r1, #4]
 80034a6:	0849      	lsrs	r1, r1, #1
 80034a8:	2000      	movs	r0, #0
 80034aa:	4688      	mov	r8, r1
 80034ac:	4681      	mov	r9, r0
 80034ae:	eb12 0a08 	adds.w	sl, r2, r8
 80034b2:	eb43 0b09 	adc.w	fp, r3, r9
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	685b      	ldr	r3, [r3, #4]
 80034ba:	2200      	movs	r2, #0
 80034bc:	603b      	str	r3, [r7, #0]
 80034be:	607a      	str	r2, [r7, #4]
 80034c0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80034c4:	4650      	mov	r0, sl
 80034c6:	4659      	mov	r1, fp
 80034c8:	f7fc fed2 	bl	8000270 <__aeabi_uldivmod>
 80034cc:	4602      	mov	r2, r0
 80034ce:	460b      	mov	r3, r1
 80034d0:	4613      	mov	r3, r2
 80034d2:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80034d4:	69bb      	ldr	r3, [r7, #24]
 80034d6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80034da:	d308      	bcc.n	80034ee <UART_SetConfig+0x2b2>
 80034dc:	69bb      	ldr	r3, [r7, #24]
 80034de:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80034e2:	d204      	bcs.n	80034ee <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	69ba      	ldr	r2, [r7, #24]
 80034ea:	60da      	str	r2, [r3, #12]
 80034ec:	e0c2      	b.n	8003674 <UART_SetConfig+0x438>
        }
        else
        {
          ret = HAL_ERROR;
 80034ee:	2301      	movs	r3, #1
 80034f0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80034f4:	e0be      	b.n	8003674 <UART_SetConfig+0x438>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	69db      	ldr	r3, [r3, #28]
 80034fa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80034fe:	d16a      	bne.n	80035d6 <UART_SetConfig+0x39a>
  {
    switch (clocksource)
 8003500:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003504:	2b08      	cmp	r3, #8
 8003506:	d834      	bhi.n	8003572 <UART_SetConfig+0x336>
 8003508:	a201      	add	r2, pc, #4	; (adr r2, 8003510 <UART_SetConfig+0x2d4>)
 800350a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800350e:	bf00      	nop
 8003510:	08003535 	.word	0x08003535
 8003514:	08003555 	.word	0x08003555
 8003518:	0800355d 	.word	0x0800355d
 800351c:	08003573 	.word	0x08003573
 8003520:	08003563 	.word	0x08003563
 8003524:	08003573 	.word	0x08003573
 8003528:	08003573 	.word	0x08003573
 800352c:	08003573 	.word	0x08003573
 8003530:	0800356b 	.word	0x0800356b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003534:	f7fe fe52 	bl	80021dc <HAL_RCC_GetPCLK1Freq>
 8003538:	61f8      	str	r0, [r7, #28]
        break;
 800353a:	e020      	b.n	800357e <UART_SetConfig+0x342>
 800353c:	efff69f3 	.word	0xefff69f3
 8003540:	40008000 	.word	0x40008000
 8003544:	40013800 	.word	0x40013800
 8003548:	40021000 	.word	0x40021000
 800354c:	40004400 	.word	0x40004400
 8003550:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003554:	f7fe fe58 	bl	8002208 <HAL_RCC_GetPCLK2Freq>
 8003558:	61f8      	str	r0, [r7, #28]
        break;
 800355a:	e010      	b.n	800357e <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800355c:	4b4c      	ldr	r3, [pc, #304]	; (8003690 <UART_SetConfig+0x454>)
 800355e:	61fb      	str	r3, [r7, #28]
        break;
 8003560:	e00d      	b.n	800357e <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003562:	f7fe fda3 	bl	80020ac <HAL_RCC_GetSysClockFreq>
 8003566:	61f8      	str	r0, [r7, #28]
        break;
 8003568:	e009      	b.n	800357e <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800356a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800356e:	61fb      	str	r3, [r7, #28]
        break;
 8003570:	e005      	b.n	800357e <UART_SetConfig+0x342>
      default:
        pclk = 0U;
 8003572:	2300      	movs	r3, #0
 8003574:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003576:	2301      	movs	r3, #1
 8003578:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800357c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800357e:	69fb      	ldr	r3, [r7, #28]
 8003580:	2b00      	cmp	r3, #0
 8003582:	d077      	beq.n	8003674 <UART_SetConfig+0x438>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003584:	69fb      	ldr	r3, [r7, #28]
 8003586:	005a      	lsls	r2, r3, #1
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	685b      	ldr	r3, [r3, #4]
 800358c:	085b      	lsrs	r3, r3, #1
 800358e:	441a      	add	r2, r3
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	685b      	ldr	r3, [r3, #4]
 8003594:	fbb2 f3f3 	udiv	r3, r2, r3
 8003598:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800359a:	69bb      	ldr	r3, [r7, #24]
 800359c:	2b0f      	cmp	r3, #15
 800359e:	d916      	bls.n	80035ce <UART_SetConfig+0x392>
 80035a0:	69bb      	ldr	r3, [r7, #24]
 80035a2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80035a6:	d212      	bcs.n	80035ce <UART_SetConfig+0x392>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80035a8:	69bb      	ldr	r3, [r7, #24]
 80035aa:	b29b      	uxth	r3, r3
 80035ac:	f023 030f 	bic.w	r3, r3, #15
 80035b0:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80035b2:	69bb      	ldr	r3, [r7, #24]
 80035b4:	085b      	lsrs	r3, r3, #1
 80035b6:	b29b      	uxth	r3, r3
 80035b8:	f003 0307 	and.w	r3, r3, #7
 80035bc:	b29a      	uxth	r2, r3
 80035be:	8afb      	ldrh	r3, [r7, #22]
 80035c0:	4313      	orrs	r3, r2
 80035c2:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	8afa      	ldrh	r2, [r7, #22]
 80035ca:	60da      	str	r2, [r3, #12]
 80035cc:	e052      	b.n	8003674 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 80035ce:	2301      	movs	r3, #1
 80035d0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80035d4:	e04e      	b.n	8003674 <UART_SetConfig+0x438>
      }
    }
  }
  else
  {
    switch (clocksource)
 80035d6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80035da:	2b08      	cmp	r3, #8
 80035dc:	d827      	bhi.n	800362e <UART_SetConfig+0x3f2>
 80035de:	a201      	add	r2, pc, #4	; (adr r2, 80035e4 <UART_SetConfig+0x3a8>)
 80035e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035e4:	08003609 	.word	0x08003609
 80035e8:	08003611 	.word	0x08003611
 80035ec:	08003619 	.word	0x08003619
 80035f0:	0800362f 	.word	0x0800362f
 80035f4:	0800361f 	.word	0x0800361f
 80035f8:	0800362f 	.word	0x0800362f
 80035fc:	0800362f 	.word	0x0800362f
 8003600:	0800362f 	.word	0x0800362f
 8003604:	08003627 	.word	0x08003627
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003608:	f7fe fde8 	bl	80021dc <HAL_RCC_GetPCLK1Freq>
 800360c:	61f8      	str	r0, [r7, #28]
        break;
 800360e:	e014      	b.n	800363a <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003610:	f7fe fdfa 	bl	8002208 <HAL_RCC_GetPCLK2Freq>
 8003614:	61f8      	str	r0, [r7, #28]
        break;
 8003616:	e010      	b.n	800363a <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003618:	4b1d      	ldr	r3, [pc, #116]	; (8003690 <UART_SetConfig+0x454>)
 800361a:	61fb      	str	r3, [r7, #28]
        break;
 800361c:	e00d      	b.n	800363a <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800361e:	f7fe fd45 	bl	80020ac <HAL_RCC_GetSysClockFreq>
 8003622:	61f8      	str	r0, [r7, #28]
        break;
 8003624:	e009      	b.n	800363a <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003626:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800362a:	61fb      	str	r3, [r7, #28]
        break;
 800362c:	e005      	b.n	800363a <UART_SetConfig+0x3fe>
      default:
        pclk = 0U;
 800362e:	2300      	movs	r3, #0
 8003630:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003632:	2301      	movs	r3, #1
 8003634:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8003638:	bf00      	nop
    }

    if (pclk != 0U)
 800363a:	69fb      	ldr	r3, [r7, #28]
 800363c:	2b00      	cmp	r3, #0
 800363e:	d019      	beq.n	8003674 <UART_SetConfig+0x438>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	685b      	ldr	r3, [r3, #4]
 8003644:	085a      	lsrs	r2, r3, #1
 8003646:	69fb      	ldr	r3, [r7, #28]
 8003648:	441a      	add	r2, r3
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	685b      	ldr	r3, [r3, #4]
 800364e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003652:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003654:	69bb      	ldr	r3, [r7, #24]
 8003656:	2b0f      	cmp	r3, #15
 8003658:	d909      	bls.n	800366e <UART_SetConfig+0x432>
 800365a:	69bb      	ldr	r3, [r7, #24]
 800365c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003660:	d205      	bcs.n	800366e <UART_SetConfig+0x432>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003662:	69bb      	ldr	r3, [r7, #24]
 8003664:	b29a      	uxth	r2, r3
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	60da      	str	r2, [r3, #12]
 800366c:	e002      	b.n	8003674 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 800366e:	2301      	movs	r3, #1
 8003670:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	2200      	movs	r2, #0
 8003678:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	2200      	movs	r2, #0
 800367e:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8003680:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8003684:	4618      	mov	r0, r3
 8003686:	3728      	adds	r7, #40	; 0x28
 8003688:	46bd      	mov	sp, r7
 800368a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800368e:	bf00      	nop
 8003690:	00f42400 	.word	0x00f42400

08003694 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003694:	b480      	push	{r7}
 8003696:	b083      	sub	sp, #12
 8003698:	af00      	add	r7, sp, #0
 800369a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036a0:	f003 0308 	and.w	r3, r3, #8
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d00a      	beq.n	80036be <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	685b      	ldr	r3, [r3, #4]
 80036ae:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	430a      	orrs	r2, r1
 80036bc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036c2:	f003 0301 	and.w	r3, r3, #1
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d00a      	beq.n	80036e0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	685b      	ldr	r3, [r3, #4]
 80036d0:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	430a      	orrs	r2, r1
 80036de:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036e4:	f003 0302 	and.w	r3, r3, #2
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d00a      	beq.n	8003702 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	685b      	ldr	r3, [r3, #4]
 80036f2:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	430a      	orrs	r2, r1
 8003700:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003706:	f003 0304 	and.w	r3, r3, #4
 800370a:	2b00      	cmp	r3, #0
 800370c:	d00a      	beq.n	8003724 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	685b      	ldr	r3, [r3, #4]
 8003714:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	430a      	orrs	r2, r1
 8003722:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003728:	f003 0310 	and.w	r3, r3, #16
 800372c:	2b00      	cmp	r3, #0
 800372e:	d00a      	beq.n	8003746 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	689b      	ldr	r3, [r3, #8]
 8003736:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	430a      	orrs	r2, r1
 8003744:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800374a:	f003 0320 	and.w	r3, r3, #32
 800374e:	2b00      	cmp	r3, #0
 8003750:	d00a      	beq.n	8003768 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	689b      	ldr	r3, [r3, #8]
 8003758:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	430a      	orrs	r2, r1
 8003766:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800376c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003770:	2b00      	cmp	r3, #0
 8003772:	d01a      	beq.n	80037aa <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	685b      	ldr	r3, [r3, #4]
 800377a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	430a      	orrs	r2, r1
 8003788:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800378e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003792:	d10a      	bne.n	80037aa <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	685b      	ldr	r3, [r3, #4]
 800379a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	430a      	orrs	r2, r1
 80037a8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d00a      	beq.n	80037cc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	685b      	ldr	r3, [r3, #4]
 80037bc:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	430a      	orrs	r2, r1
 80037ca:	605a      	str	r2, [r3, #4]
  }
}
 80037cc:	bf00      	nop
 80037ce:	370c      	adds	r7, #12
 80037d0:	46bd      	mov	sp, r7
 80037d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d6:	4770      	bx	lr

080037d8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80037d8:	b580      	push	{r7, lr}
 80037da:	b098      	sub	sp, #96	; 0x60
 80037dc:	af02      	add	r7, sp, #8
 80037de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	2200      	movs	r2, #0
 80037e4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80037e8:	f7fd fbba 	bl	8000f60 <HAL_GetTick>
 80037ec:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	f003 0308 	and.w	r3, r3, #8
 80037f8:	2b08      	cmp	r3, #8
 80037fa:	d12e      	bne.n	800385a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80037fc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003800:	9300      	str	r3, [sp, #0]
 8003802:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003804:	2200      	movs	r2, #0
 8003806:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800380a:	6878      	ldr	r0, [r7, #4]
 800380c:	f000 f88c 	bl	8003928 <UART_WaitOnFlagUntilTimeout>
 8003810:	4603      	mov	r3, r0
 8003812:	2b00      	cmp	r3, #0
 8003814:	d021      	beq.n	800385a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800381c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800381e:	e853 3f00 	ldrex	r3, [r3]
 8003822:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003824:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003826:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800382a:	653b      	str	r3, [r7, #80]	; 0x50
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	461a      	mov	r2, r3
 8003832:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003834:	647b      	str	r3, [r7, #68]	; 0x44
 8003836:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003838:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800383a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800383c:	e841 2300 	strex	r3, r2, [r1]
 8003840:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003842:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003844:	2b00      	cmp	r3, #0
 8003846:	d1e6      	bne.n	8003816 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	2220      	movs	r2, #32
 800384c:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	2200      	movs	r2, #0
 8003852:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003856:	2303      	movs	r3, #3
 8003858:	e062      	b.n	8003920 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	f003 0304 	and.w	r3, r3, #4
 8003864:	2b04      	cmp	r3, #4
 8003866:	d149      	bne.n	80038fc <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003868:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800386c:	9300      	str	r3, [sp, #0]
 800386e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003870:	2200      	movs	r2, #0
 8003872:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003876:	6878      	ldr	r0, [r7, #4]
 8003878:	f000 f856 	bl	8003928 <UART_WaitOnFlagUntilTimeout>
 800387c:	4603      	mov	r3, r0
 800387e:	2b00      	cmp	r3, #0
 8003880:	d03c      	beq.n	80038fc <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003888:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800388a:	e853 3f00 	ldrex	r3, [r3]
 800388e:	623b      	str	r3, [r7, #32]
   return(result);
 8003890:	6a3b      	ldr	r3, [r7, #32]
 8003892:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003896:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	461a      	mov	r2, r3
 800389e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80038a0:	633b      	str	r3, [r7, #48]	; 0x30
 80038a2:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038a4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80038a6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80038a8:	e841 2300 	strex	r3, r2, [r1]
 80038ac:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80038ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d1e6      	bne.n	8003882 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	3308      	adds	r3, #8
 80038ba:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038bc:	693b      	ldr	r3, [r7, #16]
 80038be:	e853 3f00 	ldrex	r3, [r3]
 80038c2:	60fb      	str	r3, [r7, #12]
   return(result);
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	f023 0301 	bic.w	r3, r3, #1
 80038ca:	64bb      	str	r3, [r7, #72]	; 0x48
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	3308      	adds	r3, #8
 80038d2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80038d4:	61fa      	str	r2, [r7, #28]
 80038d6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038d8:	69b9      	ldr	r1, [r7, #24]
 80038da:	69fa      	ldr	r2, [r7, #28]
 80038dc:	e841 2300 	strex	r3, r2, [r1]
 80038e0:	617b      	str	r3, [r7, #20]
   return(result);
 80038e2:	697b      	ldr	r3, [r7, #20]
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d1e5      	bne.n	80038b4 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	2220      	movs	r2, #32
 80038ec:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	2200      	movs	r2, #0
 80038f4:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80038f8:	2303      	movs	r3, #3
 80038fa:	e011      	b.n	8003920 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	2220      	movs	r2, #32
 8003900:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	2220      	movs	r2, #32
 8003906:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	2200      	movs	r2, #0
 800390e:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	2200      	movs	r2, #0
 8003914:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	2200      	movs	r2, #0
 800391a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 800391e:	2300      	movs	r3, #0
}
 8003920:	4618      	mov	r0, r3
 8003922:	3758      	adds	r7, #88	; 0x58
 8003924:	46bd      	mov	sp, r7
 8003926:	bd80      	pop	{r7, pc}

08003928 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003928:	b580      	push	{r7, lr}
 800392a:	b084      	sub	sp, #16
 800392c:	af00      	add	r7, sp, #0
 800392e:	60f8      	str	r0, [r7, #12]
 8003930:	60b9      	str	r1, [r7, #8]
 8003932:	603b      	str	r3, [r7, #0]
 8003934:	4613      	mov	r3, r2
 8003936:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003938:	e049      	b.n	80039ce <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800393a:	69bb      	ldr	r3, [r7, #24]
 800393c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003940:	d045      	beq.n	80039ce <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003942:	f7fd fb0d 	bl	8000f60 <HAL_GetTick>
 8003946:	4602      	mov	r2, r0
 8003948:	683b      	ldr	r3, [r7, #0]
 800394a:	1ad3      	subs	r3, r2, r3
 800394c:	69ba      	ldr	r2, [r7, #24]
 800394e:	429a      	cmp	r2, r3
 8003950:	d302      	bcc.n	8003958 <UART_WaitOnFlagUntilTimeout+0x30>
 8003952:	69bb      	ldr	r3, [r7, #24]
 8003954:	2b00      	cmp	r3, #0
 8003956:	d101      	bne.n	800395c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003958:	2303      	movs	r3, #3
 800395a:	e048      	b.n	80039ee <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	f003 0304 	and.w	r3, r3, #4
 8003966:	2b00      	cmp	r3, #0
 8003968:	d031      	beq.n	80039ce <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	69db      	ldr	r3, [r3, #28]
 8003970:	f003 0308 	and.w	r3, r3, #8
 8003974:	2b08      	cmp	r3, #8
 8003976:	d110      	bne.n	800399a <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	2208      	movs	r2, #8
 800397e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003980:	68f8      	ldr	r0, [r7, #12]
 8003982:	f000 f838 	bl	80039f6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	2208      	movs	r2, #8
 800398a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	2200      	movs	r2, #0
 8003992:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 8003996:	2301      	movs	r3, #1
 8003998:	e029      	b.n	80039ee <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	69db      	ldr	r3, [r3, #28]
 80039a0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80039a4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80039a8:	d111      	bne.n	80039ce <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80039b2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80039b4:	68f8      	ldr	r0, [r7, #12]
 80039b6:	f000 f81e 	bl	80039f6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	2220      	movs	r2, #32
 80039be:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	2200      	movs	r2, #0
 80039c6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 80039ca:	2303      	movs	r3, #3
 80039cc:	e00f      	b.n	80039ee <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	69da      	ldr	r2, [r3, #28]
 80039d4:	68bb      	ldr	r3, [r7, #8]
 80039d6:	4013      	ands	r3, r2
 80039d8:	68ba      	ldr	r2, [r7, #8]
 80039da:	429a      	cmp	r2, r3
 80039dc:	bf0c      	ite	eq
 80039de:	2301      	moveq	r3, #1
 80039e0:	2300      	movne	r3, #0
 80039e2:	b2db      	uxtb	r3, r3
 80039e4:	461a      	mov	r2, r3
 80039e6:	79fb      	ldrb	r3, [r7, #7]
 80039e8:	429a      	cmp	r2, r3
 80039ea:	d0a6      	beq.n	800393a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80039ec:	2300      	movs	r3, #0
}
 80039ee:	4618      	mov	r0, r3
 80039f0:	3710      	adds	r7, #16
 80039f2:	46bd      	mov	sp, r7
 80039f4:	bd80      	pop	{r7, pc}

080039f6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80039f6:	b480      	push	{r7}
 80039f8:	b095      	sub	sp, #84	; 0x54
 80039fa:	af00      	add	r7, sp, #0
 80039fc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a04:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003a06:	e853 3f00 	ldrex	r3, [r3]
 8003a0a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003a0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a0e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003a12:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	461a      	mov	r2, r3
 8003a1a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003a1c:	643b      	str	r3, [r7, #64]	; 0x40
 8003a1e:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a20:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003a22:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003a24:	e841 2300 	strex	r3, r2, [r1]
 8003a28:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003a2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d1e6      	bne.n	80039fe <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	3308      	adds	r3, #8
 8003a36:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a38:	6a3b      	ldr	r3, [r7, #32]
 8003a3a:	e853 3f00 	ldrex	r3, [r3]
 8003a3e:	61fb      	str	r3, [r7, #28]
   return(result);
 8003a40:	69fb      	ldr	r3, [r7, #28]
 8003a42:	f023 0301 	bic.w	r3, r3, #1
 8003a46:	64bb      	str	r3, [r7, #72]	; 0x48
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	3308      	adds	r3, #8
 8003a4e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003a50:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003a52:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a54:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003a56:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003a58:	e841 2300 	strex	r3, r2, [r1]
 8003a5c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003a5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d1e5      	bne.n	8003a30 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003a68:	2b01      	cmp	r3, #1
 8003a6a:	d118      	bne.n	8003a9e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	e853 3f00 	ldrex	r3, [r3]
 8003a78:	60bb      	str	r3, [r7, #8]
   return(result);
 8003a7a:	68bb      	ldr	r3, [r7, #8]
 8003a7c:	f023 0310 	bic.w	r3, r3, #16
 8003a80:	647b      	str	r3, [r7, #68]	; 0x44
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	461a      	mov	r2, r3
 8003a88:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003a8a:	61bb      	str	r3, [r7, #24]
 8003a8c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a8e:	6979      	ldr	r1, [r7, #20]
 8003a90:	69ba      	ldr	r2, [r7, #24]
 8003a92:	e841 2300 	strex	r3, r2, [r1]
 8003a96:	613b      	str	r3, [r7, #16]
   return(result);
 8003a98:	693b      	ldr	r3, [r7, #16]
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d1e6      	bne.n	8003a6c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	2220      	movs	r2, #32
 8003aa2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	2200      	movs	r2, #0
 8003aaa:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	2200      	movs	r2, #0
 8003ab0:	669a      	str	r2, [r3, #104]	; 0x68
}
 8003ab2:	bf00      	nop
 8003ab4:	3754      	adds	r7, #84	; 0x54
 8003ab6:	46bd      	mov	sp, r7
 8003ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003abc:	4770      	bx	lr

08003abe <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003abe:	b580      	push	{r7, lr}
 8003ac0:	b084      	sub	sp, #16
 8003ac2:	af00      	add	r7, sp, #0
 8003ac4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003aca:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	2200      	movs	r2, #0
 8003ad0:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	2200      	movs	r2, #0
 8003ad8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003adc:	68f8      	ldr	r0, [r7, #12]
 8003ade:	f7ff fb97 	bl	8003210 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003ae2:	bf00      	nop
 8003ae4:	3710      	adds	r7, #16
 8003ae6:	46bd      	mov	sp, r7
 8003ae8:	bd80      	pop	{r7, pc}

08003aea <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003aea:	b580      	push	{r7, lr}
 8003aec:	b088      	sub	sp, #32
 8003aee:	af00      	add	r7, sp, #0
 8003af0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	e853 3f00 	ldrex	r3, [r3]
 8003afe:	60bb      	str	r3, [r7, #8]
   return(result);
 8003b00:	68bb      	ldr	r3, [r7, #8]
 8003b02:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003b06:	61fb      	str	r3, [r7, #28]
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	461a      	mov	r2, r3
 8003b0e:	69fb      	ldr	r3, [r7, #28]
 8003b10:	61bb      	str	r3, [r7, #24]
 8003b12:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b14:	6979      	ldr	r1, [r7, #20]
 8003b16:	69ba      	ldr	r2, [r7, #24]
 8003b18:	e841 2300 	strex	r3, r2, [r1]
 8003b1c:	613b      	str	r3, [r7, #16]
   return(result);
 8003b1e:	693b      	ldr	r3, [r7, #16]
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d1e6      	bne.n	8003af2 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	2220      	movs	r2, #32
 8003b28:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	2200      	movs	r2, #0
 8003b2e:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003b30:	6878      	ldr	r0, [r7, #4]
 8003b32:	f7ff fb63 	bl	80031fc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003b36:	bf00      	nop
 8003b38:	3720      	adds	r7, #32
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	bd80      	pop	{r7, pc}

08003b3e <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8003b3e:	b480      	push	{r7}
 8003b40:	b083      	sub	sp, #12
 8003b42:	af00      	add	r7, sp, #0
 8003b44:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8003b46:	bf00      	nop
 8003b48:	370c      	adds	r7, #12
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b50:	4770      	bx	lr
	...

08003b54 <std>:
 8003b54:	2300      	movs	r3, #0
 8003b56:	b510      	push	{r4, lr}
 8003b58:	4604      	mov	r4, r0
 8003b5a:	e9c0 3300 	strd	r3, r3, [r0]
 8003b5e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003b62:	6083      	str	r3, [r0, #8]
 8003b64:	8181      	strh	r1, [r0, #12]
 8003b66:	6643      	str	r3, [r0, #100]	; 0x64
 8003b68:	81c2      	strh	r2, [r0, #14]
 8003b6a:	6183      	str	r3, [r0, #24]
 8003b6c:	4619      	mov	r1, r3
 8003b6e:	2208      	movs	r2, #8
 8003b70:	305c      	adds	r0, #92	; 0x5c
 8003b72:	f000 f9c4 	bl	8003efe <memset>
 8003b76:	4b0d      	ldr	r3, [pc, #52]	; (8003bac <std+0x58>)
 8003b78:	6263      	str	r3, [r4, #36]	; 0x24
 8003b7a:	4b0d      	ldr	r3, [pc, #52]	; (8003bb0 <std+0x5c>)
 8003b7c:	62a3      	str	r3, [r4, #40]	; 0x28
 8003b7e:	4b0d      	ldr	r3, [pc, #52]	; (8003bb4 <std+0x60>)
 8003b80:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003b82:	4b0d      	ldr	r3, [pc, #52]	; (8003bb8 <std+0x64>)
 8003b84:	6323      	str	r3, [r4, #48]	; 0x30
 8003b86:	4b0d      	ldr	r3, [pc, #52]	; (8003bbc <std+0x68>)
 8003b88:	6224      	str	r4, [r4, #32]
 8003b8a:	429c      	cmp	r4, r3
 8003b8c:	d006      	beq.n	8003b9c <std+0x48>
 8003b8e:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8003b92:	4294      	cmp	r4, r2
 8003b94:	d002      	beq.n	8003b9c <std+0x48>
 8003b96:	33d0      	adds	r3, #208	; 0xd0
 8003b98:	429c      	cmp	r4, r3
 8003b9a:	d105      	bne.n	8003ba8 <std+0x54>
 8003b9c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8003ba0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003ba4:	f000 ba3a 	b.w	800401c <__retarget_lock_init_recursive>
 8003ba8:	bd10      	pop	{r4, pc}
 8003baa:	bf00      	nop
 8003bac:	08003e79 	.word	0x08003e79
 8003bb0:	08003e9b 	.word	0x08003e9b
 8003bb4:	08003ed3 	.word	0x08003ed3
 8003bb8:	08003ef7 	.word	0x08003ef7
 8003bbc:	20000124 	.word	0x20000124

08003bc0 <stdio_exit_handler>:
 8003bc0:	4a02      	ldr	r2, [pc, #8]	; (8003bcc <stdio_exit_handler+0xc>)
 8003bc2:	4903      	ldr	r1, [pc, #12]	; (8003bd0 <stdio_exit_handler+0x10>)
 8003bc4:	4803      	ldr	r0, [pc, #12]	; (8003bd4 <stdio_exit_handler+0x14>)
 8003bc6:	f000 b869 	b.w	8003c9c <_fwalk_sglue>
 8003bca:	bf00      	nop
 8003bcc:	2000000c 	.word	0x2000000c
 8003bd0:	080048d9 	.word	0x080048d9
 8003bd4:	20000018 	.word	0x20000018

08003bd8 <cleanup_stdio>:
 8003bd8:	6841      	ldr	r1, [r0, #4]
 8003bda:	4b0c      	ldr	r3, [pc, #48]	; (8003c0c <cleanup_stdio+0x34>)
 8003bdc:	4299      	cmp	r1, r3
 8003bde:	b510      	push	{r4, lr}
 8003be0:	4604      	mov	r4, r0
 8003be2:	d001      	beq.n	8003be8 <cleanup_stdio+0x10>
 8003be4:	f000 fe78 	bl	80048d8 <_fflush_r>
 8003be8:	68a1      	ldr	r1, [r4, #8]
 8003bea:	4b09      	ldr	r3, [pc, #36]	; (8003c10 <cleanup_stdio+0x38>)
 8003bec:	4299      	cmp	r1, r3
 8003bee:	d002      	beq.n	8003bf6 <cleanup_stdio+0x1e>
 8003bf0:	4620      	mov	r0, r4
 8003bf2:	f000 fe71 	bl	80048d8 <_fflush_r>
 8003bf6:	68e1      	ldr	r1, [r4, #12]
 8003bf8:	4b06      	ldr	r3, [pc, #24]	; (8003c14 <cleanup_stdio+0x3c>)
 8003bfa:	4299      	cmp	r1, r3
 8003bfc:	d004      	beq.n	8003c08 <cleanup_stdio+0x30>
 8003bfe:	4620      	mov	r0, r4
 8003c00:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003c04:	f000 be68 	b.w	80048d8 <_fflush_r>
 8003c08:	bd10      	pop	{r4, pc}
 8003c0a:	bf00      	nop
 8003c0c:	20000124 	.word	0x20000124
 8003c10:	2000018c 	.word	0x2000018c
 8003c14:	200001f4 	.word	0x200001f4

08003c18 <global_stdio_init.part.0>:
 8003c18:	b510      	push	{r4, lr}
 8003c1a:	4b0b      	ldr	r3, [pc, #44]	; (8003c48 <global_stdio_init.part.0+0x30>)
 8003c1c:	4c0b      	ldr	r4, [pc, #44]	; (8003c4c <global_stdio_init.part.0+0x34>)
 8003c1e:	4a0c      	ldr	r2, [pc, #48]	; (8003c50 <global_stdio_init.part.0+0x38>)
 8003c20:	601a      	str	r2, [r3, #0]
 8003c22:	4620      	mov	r0, r4
 8003c24:	2200      	movs	r2, #0
 8003c26:	2104      	movs	r1, #4
 8003c28:	f7ff ff94 	bl	8003b54 <std>
 8003c2c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8003c30:	2201      	movs	r2, #1
 8003c32:	2109      	movs	r1, #9
 8003c34:	f7ff ff8e 	bl	8003b54 <std>
 8003c38:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8003c3c:	2202      	movs	r2, #2
 8003c3e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003c42:	2112      	movs	r1, #18
 8003c44:	f7ff bf86 	b.w	8003b54 <std>
 8003c48:	2000025c 	.word	0x2000025c
 8003c4c:	20000124 	.word	0x20000124
 8003c50:	08003bc1 	.word	0x08003bc1

08003c54 <__sfp_lock_acquire>:
 8003c54:	4801      	ldr	r0, [pc, #4]	; (8003c5c <__sfp_lock_acquire+0x8>)
 8003c56:	f000 b9e2 	b.w	800401e <__retarget_lock_acquire_recursive>
 8003c5a:	bf00      	nop
 8003c5c:	20000265 	.word	0x20000265

08003c60 <__sfp_lock_release>:
 8003c60:	4801      	ldr	r0, [pc, #4]	; (8003c68 <__sfp_lock_release+0x8>)
 8003c62:	f000 b9dd 	b.w	8004020 <__retarget_lock_release_recursive>
 8003c66:	bf00      	nop
 8003c68:	20000265 	.word	0x20000265

08003c6c <__sinit>:
 8003c6c:	b510      	push	{r4, lr}
 8003c6e:	4604      	mov	r4, r0
 8003c70:	f7ff fff0 	bl	8003c54 <__sfp_lock_acquire>
 8003c74:	6a23      	ldr	r3, [r4, #32]
 8003c76:	b11b      	cbz	r3, 8003c80 <__sinit+0x14>
 8003c78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003c7c:	f7ff bff0 	b.w	8003c60 <__sfp_lock_release>
 8003c80:	4b04      	ldr	r3, [pc, #16]	; (8003c94 <__sinit+0x28>)
 8003c82:	6223      	str	r3, [r4, #32]
 8003c84:	4b04      	ldr	r3, [pc, #16]	; (8003c98 <__sinit+0x2c>)
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d1f5      	bne.n	8003c78 <__sinit+0xc>
 8003c8c:	f7ff ffc4 	bl	8003c18 <global_stdio_init.part.0>
 8003c90:	e7f2      	b.n	8003c78 <__sinit+0xc>
 8003c92:	bf00      	nop
 8003c94:	08003bd9 	.word	0x08003bd9
 8003c98:	2000025c 	.word	0x2000025c

08003c9c <_fwalk_sglue>:
 8003c9c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003ca0:	4607      	mov	r7, r0
 8003ca2:	4688      	mov	r8, r1
 8003ca4:	4614      	mov	r4, r2
 8003ca6:	2600      	movs	r6, #0
 8003ca8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003cac:	f1b9 0901 	subs.w	r9, r9, #1
 8003cb0:	d505      	bpl.n	8003cbe <_fwalk_sglue+0x22>
 8003cb2:	6824      	ldr	r4, [r4, #0]
 8003cb4:	2c00      	cmp	r4, #0
 8003cb6:	d1f7      	bne.n	8003ca8 <_fwalk_sglue+0xc>
 8003cb8:	4630      	mov	r0, r6
 8003cba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003cbe:	89ab      	ldrh	r3, [r5, #12]
 8003cc0:	2b01      	cmp	r3, #1
 8003cc2:	d907      	bls.n	8003cd4 <_fwalk_sglue+0x38>
 8003cc4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003cc8:	3301      	adds	r3, #1
 8003cca:	d003      	beq.n	8003cd4 <_fwalk_sglue+0x38>
 8003ccc:	4629      	mov	r1, r5
 8003cce:	4638      	mov	r0, r7
 8003cd0:	47c0      	blx	r8
 8003cd2:	4306      	orrs	r6, r0
 8003cd4:	3568      	adds	r5, #104	; 0x68
 8003cd6:	e7e9      	b.n	8003cac <_fwalk_sglue+0x10>

08003cd8 <getchar>:
 8003cd8:	4b02      	ldr	r3, [pc, #8]	; (8003ce4 <getchar+0xc>)
 8003cda:	6818      	ldr	r0, [r3, #0]
 8003cdc:	6841      	ldr	r1, [r0, #4]
 8003cde:	f000 be23 	b.w	8004928 <_getc_r>
 8003ce2:	bf00      	nop
 8003ce4:	20000064 	.word	0x20000064

08003ce8 <iprintf>:
 8003ce8:	b40f      	push	{r0, r1, r2, r3}
 8003cea:	b507      	push	{r0, r1, r2, lr}
 8003cec:	4906      	ldr	r1, [pc, #24]	; (8003d08 <iprintf+0x20>)
 8003cee:	ab04      	add	r3, sp, #16
 8003cf0:	6808      	ldr	r0, [r1, #0]
 8003cf2:	f853 2b04 	ldr.w	r2, [r3], #4
 8003cf6:	6881      	ldr	r1, [r0, #8]
 8003cf8:	9301      	str	r3, [sp, #4]
 8003cfa:	f000 fabd 	bl	8004278 <_vfiprintf_r>
 8003cfe:	b003      	add	sp, #12
 8003d00:	f85d eb04 	ldr.w	lr, [sp], #4
 8003d04:	b004      	add	sp, #16
 8003d06:	4770      	bx	lr
 8003d08:	20000064 	.word	0x20000064

08003d0c <putchar>:
 8003d0c:	4b02      	ldr	r3, [pc, #8]	; (8003d18 <putchar+0xc>)
 8003d0e:	4601      	mov	r1, r0
 8003d10:	6818      	ldr	r0, [r3, #0]
 8003d12:	6882      	ldr	r2, [r0, #8]
 8003d14:	f000 be95 	b.w	8004a42 <_putc_r>
 8003d18:	20000064 	.word	0x20000064

08003d1c <setvbuf>:
 8003d1c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8003d20:	461d      	mov	r5, r3
 8003d22:	4b54      	ldr	r3, [pc, #336]	; (8003e74 <setvbuf+0x158>)
 8003d24:	681f      	ldr	r7, [r3, #0]
 8003d26:	4604      	mov	r4, r0
 8003d28:	460e      	mov	r6, r1
 8003d2a:	4690      	mov	r8, r2
 8003d2c:	b127      	cbz	r7, 8003d38 <setvbuf+0x1c>
 8003d2e:	6a3b      	ldr	r3, [r7, #32]
 8003d30:	b913      	cbnz	r3, 8003d38 <setvbuf+0x1c>
 8003d32:	4638      	mov	r0, r7
 8003d34:	f7ff ff9a 	bl	8003c6c <__sinit>
 8003d38:	f1b8 0f02 	cmp.w	r8, #2
 8003d3c:	d006      	beq.n	8003d4c <setvbuf+0x30>
 8003d3e:	f1b8 0f01 	cmp.w	r8, #1
 8003d42:	f200 8094 	bhi.w	8003e6e <setvbuf+0x152>
 8003d46:	2d00      	cmp	r5, #0
 8003d48:	f2c0 8091 	blt.w	8003e6e <setvbuf+0x152>
 8003d4c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003d4e:	07da      	lsls	r2, r3, #31
 8003d50:	d405      	bmi.n	8003d5e <setvbuf+0x42>
 8003d52:	89a3      	ldrh	r3, [r4, #12]
 8003d54:	059b      	lsls	r3, r3, #22
 8003d56:	d402      	bmi.n	8003d5e <setvbuf+0x42>
 8003d58:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003d5a:	f000 f960 	bl	800401e <__retarget_lock_acquire_recursive>
 8003d5e:	4621      	mov	r1, r4
 8003d60:	4638      	mov	r0, r7
 8003d62:	f000 fdb9 	bl	80048d8 <_fflush_r>
 8003d66:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003d68:	b141      	cbz	r1, 8003d7c <setvbuf+0x60>
 8003d6a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003d6e:	4299      	cmp	r1, r3
 8003d70:	d002      	beq.n	8003d78 <setvbuf+0x5c>
 8003d72:	4638      	mov	r0, r7
 8003d74:	f000 f956 	bl	8004024 <_free_r>
 8003d78:	2300      	movs	r3, #0
 8003d7a:	6363      	str	r3, [r4, #52]	; 0x34
 8003d7c:	2300      	movs	r3, #0
 8003d7e:	61a3      	str	r3, [r4, #24]
 8003d80:	6063      	str	r3, [r4, #4]
 8003d82:	89a3      	ldrh	r3, [r4, #12]
 8003d84:	0618      	lsls	r0, r3, #24
 8003d86:	d503      	bpl.n	8003d90 <setvbuf+0x74>
 8003d88:	6921      	ldr	r1, [r4, #16]
 8003d8a:	4638      	mov	r0, r7
 8003d8c:	f000 f94a 	bl	8004024 <_free_r>
 8003d90:	89a3      	ldrh	r3, [r4, #12]
 8003d92:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8003d96:	f023 0303 	bic.w	r3, r3, #3
 8003d9a:	f1b8 0f02 	cmp.w	r8, #2
 8003d9e:	81a3      	strh	r3, [r4, #12]
 8003da0:	d05f      	beq.n	8003e62 <setvbuf+0x146>
 8003da2:	ab01      	add	r3, sp, #4
 8003da4:	466a      	mov	r2, sp
 8003da6:	4621      	mov	r1, r4
 8003da8:	4638      	mov	r0, r7
 8003daa:	f000 fde8 	bl	800497e <__swhatbuf_r>
 8003dae:	89a3      	ldrh	r3, [r4, #12]
 8003db0:	4318      	orrs	r0, r3
 8003db2:	81a0      	strh	r0, [r4, #12]
 8003db4:	bb2d      	cbnz	r5, 8003e02 <setvbuf+0xe6>
 8003db6:	9d00      	ldr	r5, [sp, #0]
 8003db8:	4628      	mov	r0, r5
 8003dba:	f000 f97f 	bl	80040bc <malloc>
 8003dbe:	4606      	mov	r6, r0
 8003dc0:	2800      	cmp	r0, #0
 8003dc2:	d150      	bne.n	8003e66 <setvbuf+0x14a>
 8003dc4:	f8dd 9000 	ldr.w	r9, [sp]
 8003dc8:	45a9      	cmp	r9, r5
 8003dca:	d13e      	bne.n	8003e4a <setvbuf+0x12e>
 8003dcc:	f04f 35ff 	mov.w	r5, #4294967295
 8003dd0:	2200      	movs	r2, #0
 8003dd2:	60a2      	str	r2, [r4, #8]
 8003dd4:	f104 0247 	add.w	r2, r4, #71	; 0x47
 8003dd8:	6022      	str	r2, [r4, #0]
 8003dda:	6122      	str	r2, [r4, #16]
 8003ddc:	2201      	movs	r2, #1
 8003dde:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003de2:	6162      	str	r2, [r4, #20]
 8003de4:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003de6:	f043 0302 	orr.w	r3, r3, #2
 8003dea:	07d1      	lsls	r1, r2, #31
 8003dec:	81a3      	strh	r3, [r4, #12]
 8003dee:	d404      	bmi.n	8003dfa <setvbuf+0xde>
 8003df0:	059b      	lsls	r3, r3, #22
 8003df2:	d402      	bmi.n	8003dfa <setvbuf+0xde>
 8003df4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003df6:	f000 f913 	bl	8004020 <__retarget_lock_release_recursive>
 8003dfa:	4628      	mov	r0, r5
 8003dfc:	b003      	add	sp, #12
 8003dfe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003e02:	2e00      	cmp	r6, #0
 8003e04:	d0d8      	beq.n	8003db8 <setvbuf+0x9c>
 8003e06:	6a3b      	ldr	r3, [r7, #32]
 8003e08:	b913      	cbnz	r3, 8003e10 <setvbuf+0xf4>
 8003e0a:	4638      	mov	r0, r7
 8003e0c:	f7ff ff2e 	bl	8003c6c <__sinit>
 8003e10:	f1b8 0f01 	cmp.w	r8, #1
 8003e14:	bf08      	it	eq
 8003e16:	89a3      	ldrheq	r3, [r4, #12]
 8003e18:	6026      	str	r6, [r4, #0]
 8003e1a:	bf04      	itt	eq
 8003e1c:	f043 0301 	orreq.w	r3, r3, #1
 8003e20:	81a3      	strheq	r3, [r4, #12]
 8003e22:	89a3      	ldrh	r3, [r4, #12]
 8003e24:	f013 0208 	ands.w	r2, r3, #8
 8003e28:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8003e2c:	d01d      	beq.n	8003e6a <setvbuf+0x14e>
 8003e2e:	07da      	lsls	r2, r3, #31
 8003e30:	bf41      	itttt	mi
 8003e32:	2200      	movmi	r2, #0
 8003e34:	426d      	negmi	r5, r5
 8003e36:	60a2      	strmi	r2, [r4, #8]
 8003e38:	61a5      	strmi	r5, [r4, #24]
 8003e3a:	bf58      	it	pl
 8003e3c:	60a5      	strpl	r5, [r4, #8]
 8003e3e:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8003e40:	f015 0501 	ands.w	r5, r5, #1
 8003e44:	d0d4      	beq.n	8003df0 <setvbuf+0xd4>
 8003e46:	2500      	movs	r5, #0
 8003e48:	e7d7      	b.n	8003dfa <setvbuf+0xde>
 8003e4a:	4648      	mov	r0, r9
 8003e4c:	f000 f936 	bl	80040bc <malloc>
 8003e50:	4606      	mov	r6, r0
 8003e52:	2800      	cmp	r0, #0
 8003e54:	d0ba      	beq.n	8003dcc <setvbuf+0xb0>
 8003e56:	89a3      	ldrh	r3, [r4, #12]
 8003e58:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003e5c:	81a3      	strh	r3, [r4, #12]
 8003e5e:	464d      	mov	r5, r9
 8003e60:	e7d1      	b.n	8003e06 <setvbuf+0xea>
 8003e62:	2500      	movs	r5, #0
 8003e64:	e7b4      	b.n	8003dd0 <setvbuf+0xb4>
 8003e66:	46a9      	mov	r9, r5
 8003e68:	e7f5      	b.n	8003e56 <setvbuf+0x13a>
 8003e6a:	60a2      	str	r2, [r4, #8]
 8003e6c:	e7e7      	b.n	8003e3e <setvbuf+0x122>
 8003e6e:	f04f 35ff 	mov.w	r5, #4294967295
 8003e72:	e7c2      	b.n	8003dfa <setvbuf+0xde>
 8003e74:	20000064 	.word	0x20000064

08003e78 <__sread>:
 8003e78:	b510      	push	{r4, lr}
 8003e7a:	460c      	mov	r4, r1
 8003e7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003e80:	f000 f87e 	bl	8003f80 <_read_r>
 8003e84:	2800      	cmp	r0, #0
 8003e86:	bfab      	itete	ge
 8003e88:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8003e8a:	89a3      	ldrhlt	r3, [r4, #12]
 8003e8c:	181b      	addge	r3, r3, r0
 8003e8e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8003e92:	bfac      	ite	ge
 8003e94:	6563      	strge	r3, [r4, #84]	; 0x54
 8003e96:	81a3      	strhlt	r3, [r4, #12]
 8003e98:	bd10      	pop	{r4, pc}

08003e9a <__swrite>:
 8003e9a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003e9e:	461f      	mov	r7, r3
 8003ea0:	898b      	ldrh	r3, [r1, #12]
 8003ea2:	05db      	lsls	r3, r3, #23
 8003ea4:	4605      	mov	r5, r0
 8003ea6:	460c      	mov	r4, r1
 8003ea8:	4616      	mov	r6, r2
 8003eaa:	d505      	bpl.n	8003eb8 <__swrite+0x1e>
 8003eac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003eb0:	2302      	movs	r3, #2
 8003eb2:	2200      	movs	r2, #0
 8003eb4:	f000 f852 	bl	8003f5c <_lseek_r>
 8003eb8:	89a3      	ldrh	r3, [r4, #12]
 8003eba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003ebe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003ec2:	81a3      	strh	r3, [r4, #12]
 8003ec4:	4632      	mov	r2, r6
 8003ec6:	463b      	mov	r3, r7
 8003ec8:	4628      	mov	r0, r5
 8003eca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003ece:	f000 b869 	b.w	8003fa4 <_write_r>

08003ed2 <__sseek>:
 8003ed2:	b510      	push	{r4, lr}
 8003ed4:	460c      	mov	r4, r1
 8003ed6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003eda:	f000 f83f 	bl	8003f5c <_lseek_r>
 8003ede:	1c43      	adds	r3, r0, #1
 8003ee0:	89a3      	ldrh	r3, [r4, #12]
 8003ee2:	bf15      	itete	ne
 8003ee4:	6560      	strne	r0, [r4, #84]	; 0x54
 8003ee6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8003eea:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8003eee:	81a3      	strheq	r3, [r4, #12]
 8003ef0:	bf18      	it	ne
 8003ef2:	81a3      	strhne	r3, [r4, #12]
 8003ef4:	bd10      	pop	{r4, pc}

08003ef6 <__sclose>:
 8003ef6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003efa:	f000 b81f 	b.w	8003f3c <_close_r>

08003efe <memset>:
 8003efe:	4402      	add	r2, r0
 8003f00:	4603      	mov	r3, r0
 8003f02:	4293      	cmp	r3, r2
 8003f04:	d100      	bne.n	8003f08 <memset+0xa>
 8003f06:	4770      	bx	lr
 8003f08:	f803 1b01 	strb.w	r1, [r3], #1
 8003f0c:	e7f9      	b.n	8003f02 <memset+0x4>

08003f0e <strstr>:
 8003f0e:	780a      	ldrb	r2, [r1, #0]
 8003f10:	b570      	push	{r4, r5, r6, lr}
 8003f12:	b96a      	cbnz	r2, 8003f30 <strstr+0x22>
 8003f14:	bd70      	pop	{r4, r5, r6, pc}
 8003f16:	429a      	cmp	r2, r3
 8003f18:	d109      	bne.n	8003f2e <strstr+0x20>
 8003f1a:	460c      	mov	r4, r1
 8003f1c:	4605      	mov	r5, r0
 8003f1e:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d0f6      	beq.n	8003f14 <strstr+0x6>
 8003f26:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8003f2a:	429e      	cmp	r6, r3
 8003f2c:	d0f7      	beq.n	8003f1e <strstr+0x10>
 8003f2e:	3001      	adds	r0, #1
 8003f30:	7803      	ldrb	r3, [r0, #0]
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d1ef      	bne.n	8003f16 <strstr+0x8>
 8003f36:	4618      	mov	r0, r3
 8003f38:	e7ec      	b.n	8003f14 <strstr+0x6>
	...

08003f3c <_close_r>:
 8003f3c:	b538      	push	{r3, r4, r5, lr}
 8003f3e:	4d06      	ldr	r5, [pc, #24]	; (8003f58 <_close_r+0x1c>)
 8003f40:	2300      	movs	r3, #0
 8003f42:	4604      	mov	r4, r0
 8003f44:	4608      	mov	r0, r1
 8003f46:	602b      	str	r3, [r5, #0]
 8003f48:	f7fc fc8e 	bl	8000868 <_close>
 8003f4c:	1c43      	adds	r3, r0, #1
 8003f4e:	d102      	bne.n	8003f56 <_close_r+0x1a>
 8003f50:	682b      	ldr	r3, [r5, #0]
 8003f52:	b103      	cbz	r3, 8003f56 <_close_r+0x1a>
 8003f54:	6023      	str	r3, [r4, #0]
 8003f56:	bd38      	pop	{r3, r4, r5, pc}
 8003f58:	20000260 	.word	0x20000260

08003f5c <_lseek_r>:
 8003f5c:	b538      	push	{r3, r4, r5, lr}
 8003f5e:	4d07      	ldr	r5, [pc, #28]	; (8003f7c <_lseek_r+0x20>)
 8003f60:	4604      	mov	r4, r0
 8003f62:	4608      	mov	r0, r1
 8003f64:	4611      	mov	r1, r2
 8003f66:	2200      	movs	r2, #0
 8003f68:	602a      	str	r2, [r5, #0]
 8003f6a:	461a      	mov	r2, r3
 8003f6c:	f7fc fc93 	bl	8000896 <_lseek>
 8003f70:	1c43      	adds	r3, r0, #1
 8003f72:	d102      	bne.n	8003f7a <_lseek_r+0x1e>
 8003f74:	682b      	ldr	r3, [r5, #0]
 8003f76:	b103      	cbz	r3, 8003f7a <_lseek_r+0x1e>
 8003f78:	6023      	str	r3, [r4, #0]
 8003f7a:	bd38      	pop	{r3, r4, r5, pc}
 8003f7c:	20000260 	.word	0x20000260

08003f80 <_read_r>:
 8003f80:	b538      	push	{r3, r4, r5, lr}
 8003f82:	4d07      	ldr	r5, [pc, #28]	; (8003fa0 <_read_r+0x20>)
 8003f84:	4604      	mov	r4, r0
 8003f86:	4608      	mov	r0, r1
 8003f88:	4611      	mov	r1, r2
 8003f8a:	2200      	movs	r2, #0
 8003f8c:	602a      	str	r2, [r5, #0]
 8003f8e:	461a      	mov	r2, r3
 8003f90:	f7fc fc92 	bl	80008b8 <_read>
 8003f94:	1c43      	adds	r3, r0, #1
 8003f96:	d102      	bne.n	8003f9e <_read_r+0x1e>
 8003f98:	682b      	ldr	r3, [r5, #0]
 8003f9a:	b103      	cbz	r3, 8003f9e <_read_r+0x1e>
 8003f9c:	6023      	str	r3, [r4, #0]
 8003f9e:	bd38      	pop	{r3, r4, r5, pc}
 8003fa0:	20000260 	.word	0x20000260

08003fa4 <_write_r>:
 8003fa4:	b538      	push	{r3, r4, r5, lr}
 8003fa6:	4d07      	ldr	r5, [pc, #28]	; (8003fc4 <_write_r+0x20>)
 8003fa8:	4604      	mov	r4, r0
 8003faa:	4608      	mov	r0, r1
 8003fac:	4611      	mov	r1, r2
 8003fae:	2200      	movs	r2, #0
 8003fb0:	602a      	str	r2, [r5, #0]
 8003fb2:	461a      	mov	r2, r3
 8003fb4:	f7fc fc2c 	bl	8000810 <_write>
 8003fb8:	1c43      	adds	r3, r0, #1
 8003fba:	d102      	bne.n	8003fc2 <_write_r+0x1e>
 8003fbc:	682b      	ldr	r3, [r5, #0]
 8003fbe:	b103      	cbz	r3, 8003fc2 <_write_r+0x1e>
 8003fc0:	6023      	str	r3, [r4, #0]
 8003fc2:	bd38      	pop	{r3, r4, r5, pc}
 8003fc4:	20000260 	.word	0x20000260

08003fc8 <__errno>:
 8003fc8:	4b01      	ldr	r3, [pc, #4]	; (8003fd0 <__errno+0x8>)
 8003fca:	6818      	ldr	r0, [r3, #0]
 8003fcc:	4770      	bx	lr
 8003fce:	bf00      	nop
 8003fd0:	20000064 	.word	0x20000064

08003fd4 <__libc_init_array>:
 8003fd4:	b570      	push	{r4, r5, r6, lr}
 8003fd6:	4d0d      	ldr	r5, [pc, #52]	; (800400c <__libc_init_array+0x38>)
 8003fd8:	4c0d      	ldr	r4, [pc, #52]	; (8004010 <__libc_init_array+0x3c>)
 8003fda:	1b64      	subs	r4, r4, r5
 8003fdc:	10a4      	asrs	r4, r4, #2
 8003fde:	2600      	movs	r6, #0
 8003fe0:	42a6      	cmp	r6, r4
 8003fe2:	d109      	bne.n	8003ff8 <__libc_init_array+0x24>
 8003fe4:	4d0b      	ldr	r5, [pc, #44]	; (8004014 <__libc_init_array+0x40>)
 8003fe6:	4c0c      	ldr	r4, [pc, #48]	; (8004018 <__libc_init_array+0x44>)
 8003fe8:	f000 fec4 	bl	8004d74 <_init>
 8003fec:	1b64      	subs	r4, r4, r5
 8003fee:	10a4      	asrs	r4, r4, #2
 8003ff0:	2600      	movs	r6, #0
 8003ff2:	42a6      	cmp	r6, r4
 8003ff4:	d105      	bne.n	8004002 <__libc_init_array+0x2e>
 8003ff6:	bd70      	pop	{r4, r5, r6, pc}
 8003ff8:	f855 3b04 	ldr.w	r3, [r5], #4
 8003ffc:	4798      	blx	r3
 8003ffe:	3601      	adds	r6, #1
 8004000:	e7ee      	b.n	8003fe0 <__libc_init_array+0xc>
 8004002:	f855 3b04 	ldr.w	r3, [r5], #4
 8004006:	4798      	blx	r3
 8004008:	3601      	adds	r6, #1
 800400a:	e7f2      	b.n	8003ff2 <__libc_init_array+0x1e>
 800400c:	08004e70 	.word	0x08004e70
 8004010:	08004e70 	.word	0x08004e70
 8004014:	08004e70 	.word	0x08004e70
 8004018:	08004e74 	.word	0x08004e74

0800401c <__retarget_lock_init_recursive>:
 800401c:	4770      	bx	lr

0800401e <__retarget_lock_acquire_recursive>:
 800401e:	4770      	bx	lr

08004020 <__retarget_lock_release_recursive>:
 8004020:	4770      	bx	lr
	...

08004024 <_free_r>:
 8004024:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004026:	2900      	cmp	r1, #0
 8004028:	d044      	beq.n	80040b4 <_free_r+0x90>
 800402a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800402e:	9001      	str	r0, [sp, #4]
 8004030:	2b00      	cmp	r3, #0
 8004032:	f1a1 0404 	sub.w	r4, r1, #4
 8004036:	bfb8      	it	lt
 8004038:	18e4      	addlt	r4, r4, r3
 800403a:	f000 f8e7 	bl	800420c <__malloc_lock>
 800403e:	4a1e      	ldr	r2, [pc, #120]	; (80040b8 <_free_r+0x94>)
 8004040:	9801      	ldr	r0, [sp, #4]
 8004042:	6813      	ldr	r3, [r2, #0]
 8004044:	b933      	cbnz	r3, 8004054 <_free_r+0x30>
 8004046:	6063      	str	r3, [r4, #4]
 8004048:	6014      	str	r4, [r2, #0]
 800404a:	b003      	add	sp, #12
 800404c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004050:	f000 b8e2 	b.w	8004218 <__malloc_unlock>
 8004054:	42a3      	cmp	r3, r4
 8004056:	d908      	bls.n	800406a <_free_r+0x46>
 8004058:	6825      	ldr	r5, [r4, #0]
 800405a:	1961      	adds	r1, r4, r5
 800405c:	428b      	cmp	r3, r1
 800405e:	bf01      	itttt	eq
 8004060:	6819      	ldreq	r1, [r3, #0]
 8004062:	685b      	ldreq	r3, [r3, #4]
 8004064:	1949      	addeq	r1, r1, r5
 8004066:	6021      	streq	r1, [r4, #0]
 8004068:	e7ed      	b.n	8004046 <_free_r+0x22>
 800406a:	461a      	mov	r2, r3
 800406c:	685b      	ldr	r3, [r3, #4]
 800406e:	b10b      	cbz	r3, 8004074 <_free_r+0x50>
 8004070:	42a3      	cmp	r3, r4
 8004072:	d9fa      	bls.n	800406a <_free_r+0x46>
 8004074:	6811      	ldr	r1, [r2, #0]
 8004076:	1855      	adds	r5, r2, r1
 8004078:	42a5      	cmp	r5, r4
 800407a:	d10b      	bne.n	8004094 <_free_r+0x70>
 800407c:	6824      	ldr	r4, [r4, #0]
 800407e:	4421      	add	r1, r4
 8004080:	1854      	adds	r4, r2, r1
 8004082:	42a3      	cmp	r3, r4
 8004084:	6011      	str	r1, [r2, #0]
 8004086:	d1e0      	bne.n	800404a <_free_r+0x26>
 8004088:	681c      	ldr	r4, [r3, #0]
 800408a:	685b      	ldr	r3, [r3, #4]
 800408c:	6053      	str	r3, [r2, #4]
 800408e:	440c      	add	r4, r1
 8004090:	6014      	str	r4, [r2, #0]
 8004092:	e7da      	b.n	800404a <_free_r+0x26>
 8004094:	d902      	bls.n	800409c <_free_r+0x78>
 8004096:	230c      	movs	r3, #12
 8004098:	6003      	str	r3, [r0, #0]
 800409a:	e7d6      	b.n	800404a <_free_r+0x26>
 800409c:	6825      	ldr	r5, [r4, #0]
 800409e:	1961      	adds	r1, r4, r5
 80040a0:	428b      	cmp	r3, r1
 80040a2:	bf04      	itt	eq
 80040a4:	6819      	ldreq	r1, [r3, #0]
 80040a6:	685b      	ldreq	r3, [r3, #4]
 80040a8:	6063      	str	r3, [r4, #4]
 80040aa:	bf04      	itt	eq
 80040ac:	1949      	addeq	r1, r1, r5
 80040ae:	6021      	streq	r1, [r4, #0]
 80040b0:	6054      	str	r4, [r2, #4]
 80040b2:	e7ca      	b.n	800404a <_free_r+0x26>
 80040b4:	b003      	add	sp, #12
 80040b6:	bd30      	pop	{r4, r5, pc}
 80040b8:	20000268 	.word	0x20000268

080040bc <malloc>:
 80040bc:	4b02      	ldr	r3, [pc, #8]	; (80040c8 <malloc+0xc>)
 80040be:	4601      	mov	r1, r0
 80040c0:	6818      	ldr	r0, [r3, #0]
 80040c2:	f000 b823 	b.w	800410c <_malloc_r>
 80040c6:	bf00      	nop
 80040c8:	20000064 	.word	0x20000064

080040cc <sbrk_aligned>:
 80040cc:	b570      	push	{r4, r5, r6, lr}
 80040ce:	4e0e      	ldr	r6, [pc, #56]	; (8004108 <sbrk_aligned+0x3c>)
 80040d0:	460c      	mov	r4, r1
 80040d2:	6831      	ldr	r1, [r6, #0]
 80040d4:	4605      	mov	r5, r0
 80040d6:	b911      	cbnz	r1, 80040de <sbrk_aligned+0x12>
 80040d8:	f000 fdb6 	bl	8004c48 <_sbrk_r>
 80040dc:	6030      	str	r0, [r6, #0]
 80040de:	4621      	mov	r1, r4
 80040e0:	4628      	mov	r0, r5
 80040e2:	f000 fdb1 	bl	8004c48 <_sbrk_r>
 80040e6:	1c43      	adds	r3, r0, #1
 80040e8:	d00a      	beq.n	8004100 <sbrk_aligned+0x34>
 80040ea:	1cc4      	adds	r4, r0, #3
 80040ec:	f024 0403 	bic.w	r4, r4, #3
 80040f0:	42a0      	cmp	r0, r4
 80040f2:	d007      	beq.n	8004104 <sbrk_aligned+0x38>
 80040f4:	1a21      	subs	r1, r4, r0
 80040f6:	4628      	mov	r0, r5
 80040f8:	f000 fda6 	bl	8004c48 <_sbrk_r>
 80040fc:	3001      	adds	r0, #1
 80040fe:	d101      	bne.n	8004104 <sbrk_aligned+0x38>
 8004100:	f04f 34ff 	mov.w	r4, #4294967295
 8004104:	4620      	mov	r0, r4
 8004106:	bd70      	pop	{r4, r5, r6, pc}
 8004108:	2000026c 	.word	0x2000026c

0800410c <_malloc_r>:
 800410c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004110:	1ccd      	adds	r5, r1, #3
 8004112:	f025 0503 	bic.w	r5, r5, #3
 8004116:	3508      	adds	r5, #8
 8004118:	2d0c      	cmp	r5, #12
 800411a:	bf38      	it	cc
 800411c:	250c      	movcc	r5, #12
 800411e:	2d00      	cmp	r5, #0
 8004120:	4607      	mov	r7, r0
 8004122:	db01      	blt.n	8004128 <_malloc_r+0x1c>
 8004124:	42a9      	cmp	r1, r5
 8004126:	d905      	bls.n	8004134 <_malloc_r+0x28>
 8004128:	230c      	movs	r3, #12
 800412a:	603b      	str	r3, [r7, #0]
 800412c:	2600      	movs	r6, #0
 800412e:	4630      	mov	r0, r6
 8004130:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004134:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8004208 <_malloc_r+0xfc>
 8004138:	f000 f868 	bl	800420c <__malloc_lock>
 800413c:	f8d8 3000 	ldr.w	r3, [r8]
 8004140:	461c      	mov	r4, r3
 8004142:	bb5c      	cbnz	r4, 800419c <_malloc_r+0x90>
 8004144:	4629      	mov	r1, r5
 8004146:	4638      	mov	r0, r7
 8004148:	f7ff ffc0 	bl	80040cc <sbrk_aligned>
 800414c:	1c43      	adds	r3, r0, #1
 800414e:	4604      	mov	r4, r0
 8004150:	d155      	bne.n	80041fe <_malloc_r+0xf2>
 8004152:	f8d8 4000 	ldr.w	r4, [r8]
 8004156:	4626      	mov	r6, r4
 8004158:	2e00      	cmp	r6, #0
 800415a:	d145      	bne.n	80041e8 <_malloc_r+0xdc>
 800415c:	2c00      	cmp	r4, #0
 800415e:	d048      	beq.n	80041f2 <_malloc_r+0xe6>
 8004160:	6823      	ldr	r3, [r4, #0]
 8004162:	4631      	mov	r1, r6
 8004164:	4638      	mov	r0, r7
 8004166:	eb04 0903 	add.w	r9, r4, r3
 800416a:	f000 fd6d 	bl	8004c48 <_sbrk_r>
 800416e:	4581      	cmp	r9, r0
 8004170:	d13f      	bne.n	80041f2 <_malloc_r+0xe6>
 8004172:	6821      	ldr	r1, [r4, #0]
 8004174:	1a6d      	subs	r5, r5, r1
 8004176:	4629      	mov	r1, r5
 8004178:	4638      	mov	r0, r7
 800417a:	f7ff ffa7 	bl	80040cc <sbrk_aligned>
 800417e:	3001      	adds	r0, #1
 8004180:	d037      	beq.n	80041f2 <_malloc_r+0xe6>
 8004182:	6823      	ldr	r3, [r4, #0]
 8004184:	442b      	add	r3, r5
 8004186:	6023      	str	r3, [r4, #0]
 8004188:	f8d8 3000 	ldr.w	r3, [r8]
 800418c:	2b00      	cmp	r3, #0
 800418e:	d038      	beq.n	8004202 <_malloc_r+0xf6>
 8004190:	685a      	ldr	r2, [r3, #4]
 8004192:	42a2      	cmp	r2, r4
 8004194:	d12b      	bne.n	80041ee <_malloc_r+0xe2>
 8004196:	2200      	movs	r2, #0
 8004198:	605a      	str	r2, [r3, #4]
 800419a:	e00f      	b.n	80041bc <_malloc_r+0xb0>
 800419c:	6822      	ldr	r2, [r4, #0]
 800419e:	1b52      	subs	r2, r2, r5
 80041a0:	d41f      	bmi.n	80041e2 <_malloc_r+0xd6>
 80041a2:	2a0b      	cmp	r2, #11
 80041a4:	d917      	bls.n	80041d6 <_malloc_r+0xca>
 80041a6:	1961      	adds	r1, r4, r5
 80041a8:	42a3      	cmp	r3, r4
 80041aa:	6025      	str	r5, [r4, #0]
 80041ac:	bf18      	it	ne
 80041ae:	6059      	strne	r1, [r3, #4]
 80041b0:	6863      	ldr	r3, [r4, #4]
 80041b2:	bf08      	it	eq
 80041b4:	f8c8 1000 	streq.w	r1, [r8]
 80041b8:	5162      	str	r2, [r4, r5]
 80041ba:	604b      	str	r3, [r1, #4]
 80041bc:	4638      	mov	r0, r7
 80041be:	f104 060b 	add.w	r6, r4, #11
 80041c2:	f000 f829 	bl	8004218 <__malloc_unlock>
 80041c6:	f026 0607 	bic.w	r6, r6, #7
 80041ca:	1d23      	adds	r3, r4, #4
 80041cc:	1af2      	subs	r2, r6, r3
 80041ce:	d0ae      	beq.n	800412e <_malloc_r+0x22>
 80041d0:	1b9b      	subs	r3, r3, r6
 80041d2:	50a3      	str	r3, [r4, r2]
 80041d4:	e7ab      	b.n	800412e <_malloc_r+0x22>
 80041d6:	42a3      	cmp	r3, r4
 80041d8:	6862      	ldr	r2, [r4, #4]
 80041da:	d1dd      	bne.n	8004198 <_malloc_r+0x8c>
 80041dc:	f8c8 2000 	str.w	r2, [r8]
 80041e0:	e7ec      	b.n	80041bc <_malloc_r+0xb0>
 80041e2:	4623      	mov	r3, r4
 80041e4:	6864      	ldr	r4, [r4, #4]
 80041e6:	e7ac      	b.n	8004142 <_malloc_r+0x36>
 80041e8:	4634      	mov	r4, r6
 80041ea:	6876      	ldr	r6, [r6, #4]
 80041ec:	e7b4      	b.n	8004158 <_malloc_r+0x4c>
 80041ee:	4613      	mov	r3, r2
 80041f0:	e7cc      	b.n	800418c <_malloc_r+0x80>
 80041f2:	230c      	movs	r3, #12
 80041f4:	603b      	str	r3, [r7, #0]
 80041f6:	4638      	mov	r0, r7
 80041f8:	f000 f80e 	bl	8004218 <__malloc_unlock>
 80041fc:	e797      	b.n	800412e <_malloc_r+0x22>
 80041fe:	6025      	str	r5, [r4, #0]
 8004200:	e7dc      	b.n	80041bc <_malloc_r+0xb0>
 8004202:	605b      	str	r3, [r3, #4]
 8004204:	deff      	udf	#255	; 0xff
 8004206:	bf00      	nop
 8004208:	20000268 	.word	0x20000268

0800420c <__malloc_lock>:
 800420c:	4801      	ldr	r0, [pc, #4]	; (8004214 <__malloc_lock+0x8>)
 800420e:	f7ff bf06 	b.w	800401e <__retarget_lock_acquire_recursive>
 8004212:	bf00      	nop
 8004214:	20000264 	.word	0x20000264

08004218 <__malloc_unlock>:
 8004218:	4801      	ldr	r0, [pc, #4]	; (8004220 <__malloc_unlock+0x8>)
 800421a:	f7ff bf01 	b.w	8004020 <__retarget_lock_release_recursive>
 800421e:	bf00      	nop
 8004220:	20000264 	.word	0x20000264

08004224 <__sfputc_r>:
 8004224:	6893      	ldr	r3, [r2, #8]
 8004226:	3b01      	subs	r3, #1
 8004228:	2b00      	cmp	r3, #0
 800422a:	b410      	push	{r4}
 800422c:	6093      	str	r3, [r2, #8]
 800422e:	da08      	bge.n	8004242 <__sfputc_r+0x1e>
 8004230:	6994      	ldr	r4, [r2, #24]
 8004232:	42a3      	cmp	r3, r4
 8004234:	db01      	blt.n	800423a <__sfputc_r+0x16>
 8004236:	290a      	cmp	r1, #10
 8004238:	d103      	bne.n	8004242 <__sfputc_r+0x1e>
 800423a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800423e:	f000 bc4c 	b.w	8004ada <__swbuf_r>
 8004242:	6813      	ldr	r3, [r2, #0]
 8004244:	1c58      	adds	r0, r3, #1
 8004246:	6010      	str	r0, [r2, #0]
 8004248:	7019      	strb	r1, [r3, #0]
 800424a:	4608      	mov	r0, r1
 800424c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004250:	4770      	bx	lr

08004252 <__sfputs_r>:
 8004252:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004254:	4606      	mov	r6, r0
 8004256:	460f      	mov	r7, r1
 8004258:	4614      	mov	r4, r2
 800425a:	18d5      	adds	r5, r2, r3
 800425c:	42ac      	cmp	r4, r5
 800425e:	d101      	bne.n	8004264 <__sfputs_r+0x12>
 8004260:	2000      	movs	r0, #0
 8004262:	e007      	b.n	8004274 <__sfputs_r+0x22>
 8004264:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004268:	463a      	mov	r2, r7
 800426a:	4630      	mov	r0, r6
 800426c:	f7ff ffda 	bl	8004224 <__sfputc_r>
 8004270:	1c43      	adds	r3, r0, #1
 8004272:	d1f3      	bne.n	800425c <__sfputs_r+0xa>
 8004274:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004278 <_vfiprintf_r>:
 8004278:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800427c:	460d      	mov	r5, r1
 800427e:	b09d      	sub	sp, #116	; 0x74
 8004280:	4614      	mov	r4, r2
 8004282:	4698      	mov	r8, r3
 8004284:	4606      	mov	r6, r0
 8004286:	b118      	cbz	r0, 8004290 <_vfiprintf_r+0x18>
 8004288:	6a03      	ldr	r3, [r0, #32]
 800428a:	b90b      	cbnz	r3, 8004290 <_vfiprintf_r+0x18>
 800428c:	f7ff fcee 	bl	8003c6c <__sinit>
 8004290:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004292:	07d9      	lsls	r1, r3, #31
 8004294:	d405      	bmi.n	80042a2 <_vfiprintf_r+0x2a>
 8004296:	89ab      	ldrh	r3, [r5, #12]
 8004298:	059a      	lsls	r2, r3, #22
 800429a:	d402      	bmi.n	80042a2 <_vfiprintf_r+0x2a>
 800429c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800429e:	f7ff febe 	bl	800401e <__retarget_lock_acquire_recursive>
 80042a2:	89ab      	ldrh	r3, [r5, #12]
 80042a4:	071b      	lsls	r3, r3, #28
 80042a6:	d501      	bpl.n	80042ac <_vfiprintf_r+0x34>
 80042a8:	692b      	ldr	r3, [r5, #16]
 80042aa:	b99b      	cbnz	r3, 80042d4 <_vfiprintf_r+0x5c>
 80042ac:	4629      	mov	r1, r5
 80042ae:	4630      	mov	r0, r6
 80042b0:	f000 fc50 	bl	8004b54 <__swsetup_r>
 80042b4:	b170      	cbz	r0, 80042d4 <_vfiprintf_r+0x5c>
 80042b6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80042b8:	07dc      	lsls	r4, r3, #31
 80042ba:	d504      	bpl.n	80042c6 <_vfiprintf_r+0x4e>
 80042bc:	f04f 30ff 	mov.w	r0, #4294967295
 80042c0:	b01d      	add	sp, #116	; 0x74
 80042c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80042c6:	89ab      	ldrh	r3, [r5, #12]
 80042c8:	0598      	lsls	r0, r3, #22
 80042ca:	d4f7      	bmi.n	80042bc <_vfiprintf_r+0x44>
 80042cc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80042ce:	f7ff fea7 	bl	8004020 <__retarget_lock_release_recursive>
 80042d2:	e7f3      	b.n	80042bc <_vfiprintf_r+0x44>
 80042d4:	2300      	movs	r3, #0
 80042d6:	9309      	str	r3, [sp, #36]	; 0x24
 80042d8:	2320      	movs	r3, #32
 80042da:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80042de:	f8cd 800c 	str.w	r8, [sp, #12]
 80042e2:	2330      	movs	r3, #48	; 0x30
 80042e4:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8004498 <_vfiprintf_r+0x220>
 80042e8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80042ec:	f04f 0901 	mov.w	r9, #1
 80042f0:	4623      	mov	r3, r4
 80042f2:	469a      	mov	sl, r3
 80042f4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80042f8:	b10a      	cbz	r2, 80042fe <_vfiprintf_r+0x86>
 80042fa:	2a25      	cmp	r2, #37	; 0x25
 80042fc:	d1f9      	bne.n	80042f2 <_vfiprintf_r+0x7a>
 80042fe:	ebba 0b04 	subs.w	fp, sl, r4
 8004302:	d00b      	beq.n	800431c <_vfiprintf_r+0xa4>
 8004304:	465b      	mov	r3, fp
 8004306:	4622      	mov	r2, r4
 8004308:	4629      	mov	r1, r5
 800430a:	4630      	mov	r0, r6
 800430c:	f7ff ffa1 	bl	8004252 <__sfputs_r>
 8004310:	3001      	adds	r0, #1
 8004312:	f000 80a9 	beq.w	8004468 <_vfiprintf_r+0x1f0>
 8004316:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004318:	445a      	add	r2, fp
 800431a:	9209      	str	r2, [sp, #36]	; 0x24
 800431c:	f89a 3000 	ldrb.w	r3, [sl]
 8004320:	2b00      	cmp	r3, #0
 8004322:	f000 80a1 	beq.w	8004468 <_vfiprintf_r+0x1f0>
 8004326:	2300      	movs	r3, #0
 8004328:	f04f 32ff 	mov.w	r2, #4294967295
 800432c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004330:	f10a 0a01 	add.w	sl, sl, #1
 8004334:	9304      	str	r3, [sp, #16]
 8004336:	9307      	str	r3, [sp, #28]
 8004338:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800433c:	931a      	str	r3, [sp, #104]	; 0x68
 800433e:	4654      	mov	r4, sl
 8004340:	2205      	movs	r2, #5
 8004342:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004346:	4854      	ldr	r0, [pc, #336]	; (8004498 <_vfiprintf_r+0x220>)
 8004348:	f7fb ff42 	bl	80001d0 <memchr>
 800434c:	9a04      	ldr	r2, [sp, #16]
 800434e:	b9d8      	cbnz	r0, 8004388 <_vfiprintf_r+0x110>
 8004350:	06d1      	lsls	r1, r2, #27
 8004352:	bf44      	itt	mi
 8004354:	2320      	movmi	r3, #32
 8004356:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800435a:	0713      	lsls	r3, r2, #28
 800435c:	bf44      	itt	mi
 800435e:	232b      	movmi	r3, #43	; 0x2b
 8004360:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004364:	f89a 3000 	ldrb.w	r3, [sl]
 8004368:	2b2a      	cmp	r3, #42	; 0x2a
 800436a:	d015      	beq.n	8004398 <_vfiprintf_r+0x120>
 800436c:	9a07      	ldr	r2, [sp, #28]
 800436e:	4654      	mov	r4, sl
 8004370:	2000      	movs	r0, #0
 8004372:	f04f 0c0a 	mov.w	ip, #10
 8004376:	4621      	mov	r1, r4
 8004378:	f811 3b01 	ldrb.w	r3, [r1], #1
 800437c:	3b30      	subs	r3, #48	; 0x30
 800437e:	2b09      	cmp	r3, #9
 8004380:	d94d      	bls.n	800441e <_vfiprintf_r+0x1a6>
 8004382:	b1b0      	cbz	r0, 80043b2 <_vfiprintf_r+0x13a>
 8004384:	9207      	str	r2, [sp, #28]
 8004386:	e014      	b.n	80043b2 <_vfiprintf_r+0x13a>
 8004388:	eba0 0308 	sub.w	r3, r0, r8
 800438c:	fa09 f303 	lsl.w	r3, r9, r3
 8004390:	4313      	orrs	r3, r2
 8004392:	9304      	str	r3, [sp, #16]
 8004394:	46a2      	mov	sl, r4
 8004396:	e7d2      	b.n	800433e <_vfiprintf_r+0xc6>
 8004398:	9b03      	ldr	r3, [sp, #12]
 800439a:	1d19      	adds	r1, r3, #4
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	9103      	str	r1, [sp, #12]
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	bfbb      	ittet	lt
 80043a4:	425b      	neglt	r3, r3
 80043a6:	f042 0202 	orrlt.w	r2, r2, #2
 80043aa:	9307      	strge	r3, [sp, #28]
 80043ac:	9307      	strlt	r3, [sp, #28]
 80043ae:	bfb8      	it	lt
 80043b0:	9204      	strlt	r2, [sp, #16]
 80043b2:	7823      	ldrb	r3, [r4, #0]
 80043b4:	2b2e      	cmp	r3, #46	; 0x2e
 80043b6:	d10c      	bne.n	80043d2 <_vfiprintf_r+0x15a>
 80043b8:	7863      	ldrb	r3, [r4, #1]
 80043ba:	2b2a      	cmp	r3, #42	; 0x2a
 80043bc:	d134      	bne.n	8004428 <_vfiprintf_r+0x1b0>
 80043be:	9b03      	ldr	r3, [sp, #12]
 80043c0:	1d1a      	adds	r2, r3, #4
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	9203      	str	r2, [sp, #12]
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	bfb8      	it	lt
 80043ca:	f04f 33ff 	movlt.w	r3, #4294967295
 80043ce:	3402      	adds	r4, #2
 80043d0:	9305      	str	r3, [sp, #20]
 80043d2:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 80044a8 <_vfiprintf_r+0x230>
 80043d6:	7821      	ldrb	r1, [r4, #0]
 80043d8:	2203      	movs	r2, #3
 80043da:	4650      	mov	r0, sl
 80043dc:	f7fb fef8 	bl	80001d0 <memchr>
 80043e0:	b138      	cbz	r0, 80043f2 <_vfiprintf_r+0x17a>
 80043e2:	9b04      	ldr	r3, [sp, #16]
 80043e4:	eba0 000a 	sub.w	r0, r0, sl
 80043e8:	2240      	movs	r2, #64	; 0x40
 80043ea:	4082      	lsls	r2, r0
 80043ec:	4313      	orrs	r3, r2
 80043ee:	3401      	adds	r4, #1
 80043f0:	9304      	str	r3, [sp, #16]
 80043f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80043f6:	4829      	ldr	r0, [pc, #164]	; (800449c <_vfiprintf_r+0x224>)
 80043f8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80043fc:	2206      	movs	r2, #6
 80043fe:	f7fb fee7 	bl	80001d0 <memchr>
 8004402:	2800      	cmp	r0, #0
 8004404:	d03f      	beq.n	8004486 <_vfiprintf_r+0x20e>
 8004406:	4b26      	ldr	r3, [pc, #152]	; (80044a0 <_vfiprintf_r+0x228>)
 8004408:	bb1b      	cbnz	r3, 8004452 <_vfiprintf_r+0x1da>
 800440a:	9b03      	ldr	r3, [sp, #12]
 800440c:	3307      	adds	r3, #7
 800440e:	f023 0307 	bic.w	r3, r3, #7
 8004412:	3308      	adds	r3, #8
 8004414:	9303      	str	r3, [sp, #12]
 8004416:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004418:	443b      	add	r3, r7
 800441a:	9309      	str	r3, [sp, #36]	; 0x24
 800441c:	e768      	b.n	80042f0 <_vfiprintf_r+0x78>
 800441e:	fb0c 3202 	mla	r2, ip, r2, r3
 8004422:	460c      	mov	r4, r1
 8004424:	2001      	movs	r0, #1
 8004426:	e7a6      	b.n	8004376 <_vfiprintf_r+0xfe>
 8004428:	2300      	movs	r3, #0
 800442a:	3401      	adds	r4, #1
 800442c:	9305      	str	r3, [sp, #20]
 800442e:	4619      	mov	r1, r3
 8004430:	f04f 0c0a 	mov.w	ip, #10
 8004434:	4620      	mov	r0, r4
 8004436:	f810 2b01 	ldrb.w	r2, [r0], #1
 800443a:	3a30      	subs	r2, #48	; 0x30
 800443c:	2a09      	cmp	r2, #9
 800443e:	d903      	bls.n	8004448 <_vfiprintf_r+0x1d0>
 8004440:	2b00      	cmp	r3, #0
 8004442:	d0c6      	beq.n	80043d2 <_vfiprintf_r+0x15a>
 8004444:	9105      	str	r1, [sp, #20]
 8004446:	e7c4      	b.n	80043d2 <_vfiprintf_r+0x15a>
 8004448:	fb0c 2101 	mla	r1, ip, r1, r2
 800444c:	4604      	mov	r4, r0
 800444e:	2301      	movs	r3, #1
 8004450:	e7f0      	b.n	8004434 <_vfiprintf_r+0x1bc>
 8004452:	ab03      	add	r3, sp, #12
 8004454:	9300      	str	r3, [sp, #0]
 8004456:	462a      	mov	r2, r5
 8004458:	4b12      	ldr	r3, [pc, #72]	; (80044a4 <_vfiprintf_r+0x22c>)
 800445a:	a904      	add	r1, sp, #16
 800445c:	4630      	mov	r0, r6
 800445e:	f3af 8000 	nop.w
 8004462:	4607      	mov	r7, r0
 8004464:	1c78      	adds	r0, r7, #1
 8004466:	d1d6      	bne.n	8004416 <_vfiprintf_r+0x19e>
 8004468:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800446a:	07d9      	lsls	r1, r3, #31
 800446c:	d405      	bmi.n	800447a <_vfiprintf_r+0x202>
 800446e:	89ab      	ldrh	r3, [r5, #12]
 8004470:	059a      	lsls	r2, r3, #22
 8004472:	d402      	bmi.n	800447a <_vfiprintf_r+0x202>
 8004474:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004476:	f7ff fdd3 	bl	8004020 <__retarget_lock_release_recursive>
 800447a:	89ab      	ldrh	r3, [r5, #12]
 800447c:	065b      	lsls	r3, r3, #25
 800447e:	f53f af1d 	bmi.w	80042bc <_vfiprintf_r+0x44>
 8004482:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004484:	e71c      	b.n	80042c0 <_vfiprintf_r+0x48>
 8004486:	ab03      	add	r3, sp, #12
 8004488:	9300      	str	r3, [sp, #0]
 800448a:	462a      	mov	r2, r5
 800448c:	4b05      	ldr	r3, [pc, #20]	; (80044a4 <_vfiprintf_r+0x22c>)
 800448e:	a904      	add	r1, sp, #16
 8004490:	4630      	mov	r0, r6
 8004492:	f000 f879 	bl	8004588 <_printf_i>
 8004496:	e7e4      	b.n	8004462 <_vfiprintf_r+0x1ea>
 8004498:	08004e34 	.word	0x08004e34
 800449c:	08004e3e 	.word	0x08004e3e
 80044a0:	00000000 	.word	0x00000000
 80044a4:	08004253 	.word	0x08004253
 80044a8:	08004e3a 	.word	0x08004e3a

080044ac <_printf_common>:
 80044ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80044b0:	4616      	mov	r6, r2
 80044b2:	4699      	mov	r9, r3
 80044b4:	688a      	ldr	r2, [r1, #8]
 80044b6:	690b      	ldr	r3, [r1, #16]
 80044b8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80044bc:	4293      	cmp	r3, r2
 80044be:	bfb8      	it	lt
 80044c0:	4613      	movlt	r3, r2
 80044c2:	6033      	str	r3, [r6, #0]
 80044c4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80044c8:	4607      	mov	r7, r0
 80044ca:	460c      	mov	r4, r1
 80044cc:	b10a      	cbz	r2, 80044d2 <_printf_common+0x26>
 80044ce:	3301      	adds	r3, #1
 80044d0:	6033      	str	r3, [r6, #0]
 80044d2:	6823      	ldr	r3, [r4, #0]
 80044d4:	0699      	lsls	r1, r3, #26
 80044d6:	bf42      	ittt	mi
 80044d8:	6833      	ldrmi	r3, [r6, #0]
 80044da:	3302      	addmi	r3, #2
 80044dc:	6033      	strmi	r3, [r6, #0]
 80044de:	6825      	ldr	r5, [r4, #0]
 80044e0:	f015 0506 	ands.w	r5, r5, #6
 80044e4:	d106      	bne.n	80044f4 <_printf_common+0x48>
 80044e6:	f104 0a19 	add.w	sl, r4, #25
 80044ea:	68e3      	ldr	r3, [r4, #12]
 80044ec:	6832      	ldr	r2, [r6, #0]
 80044ee:	1a9b      	subs	r3, r3, r2
 80044f0:	42ab      	cmp	r3, r5
 80044f2:	dc26      	bgt.n	8004542 <_printf_common+0x96>
 80044f4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80044f8:	1e13      	subs	r3, r2, #0
 80044fa:	6822      	ldr	r2, [r4, #0]
 80044fc:	bf18      	it	ne
 80044fe:	2301      	movne	r3, #1
 8004500:	0692      	lsls	r2, r2, #26
 8004502:	d42b      	bmi.n	800455c <_printf_common+0xb0>
 8004504:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004508:	4649      	mov	r1, r9
 800450a:	4638      	mov	r0, r7
 800450c:	47c0      	blx	r8
 800450e:	3001      	adds	r0, #1
 8004510:	d01e      	beq.n	8004550 <_printf_common+0xa4>
 8004512:	6823      	ldr	r3, [r4, #0]
 8004514:	6922      	ldr	r2, [r4, #16]
 8004516:	f003 0306 	and.w	r3, r3, #6
 800451a:	2b04      	cmp	r3, #4
 800451c:	bf02      	ittt	eq
 800451e:	68e5      	ldreq	r5, [r4, #12]
 8004520:	6833      	ldreq	r3, [r6, #0]
 8004522:	1aed      	subeq	r5, r5, r3
 8004524:	68a3      	ldr	r3, [r4, #8]
 8004526:	bf0c      	ite	eq
 8004528:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800452c:	2500      	movne	r5, #0
 800452e:	4293      	cmp	r3, r2
 8004530:	bfc4      	itt	gt
 8004532:	1a9b      	subgt	r3, r3, r2
 8004534:	18ed      	addgt	r5, r5, r3
 8004536:	2600      	movs	r6, #0
 8004538:	341a      	adds	r4, #26
 800453a:	42b5      	cmp	r5, r6
 800453c:	d11a      	bne.n	8004574 <_printf_common+0xc8>
 800453e:	2000      	movs	r0, #0
 8004540:	e008      	b.n	8004554 <_printf_common+0xa8>
 8004542:	2301      	movs	r3, #1
 8004544:	4652      	mov	r2, sl
 8004546:	4649      	mov	r1, r9
 8004548:	4638      	mov	r0, r7
 800454a:	47c0      	blx	r8
 800454c:	3001      	adds	r0, #1
 800454e:	d103      	bne.n	8004558 <_printf_common+0xac>
 8004550:	f04f 30ff 	mov.w	r0, #4294967295
 8004554:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004558:	3501      	adds	r5, #1
 800455a:	e7c6      	b.n	80044ea <_printf_common+0x3e>
 800455c:	18e1      	adds	r1, r4, r3
 800455e:	1c5a      	adds	r2, r3, #1
 8004560:	2030      	movs	r0, #48	; 0x30
 8004562:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004566:	4422      	add	r2, r4
 8004568:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800456c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004570:	3302      	adds	r3, #2
 8004572:	e7c7      	b.n	8004504 <_printf_common+0x58>
 8004574:	2301      	movs	r3, #1
 8004576:	4622      	mov	r2, r4
 8004578:	4649      	mov	r1, r9
 800457a:	4638      	mov	r0, r7
 800457c:	47c0      	blx	r8
 800457e:	3001      	adds	r0, #1
 8004580:	d0e6      	beq.n	8004550 <_printf_common+0xa4>
 8004582:	3601      	adds	r6, #1
 8004584:	e7d9      	b.n	800453a <_printf_common+0x8e>
	...

08004588 <_printf_i>:
 8004588:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800458c:	7e0f      	ldrb	r7, [r1, #24]
 800458e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004590:	2f78      	cmp	r7, #120	; 0x78
 8004592:	4691      	mov	r9, r2
 8004594:	4680      	mov	r8, r0
 8004596:	460c      	mov	r4, r1
 8004598:	469a      	mov	sl, r3
 800459a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800459e:	d807      	bhi.n	80045b0 <_printf_i+0x28>
 80045a0:	2f62      	cmp	r7, #98	; 0x62
 80045a2:	d80a      	bhi.n	80045ba <_printf_i+0x32>
 80045a4:	2f00      	cmp	r7, #0
 80045a6:	f000 80d4 	beq.w	8004752 <_printf_i+0x1ca>
 80045aa:	2f58      	cmp	r7, #88	; 0x58
 80045ac:	f000 80c0 	beq.w	8004730 <_printf_i+0x1a8>
 80045b0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80045b4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80045b8:	e03a      	b.n	8004630 <_printf_i+0xa8>
 80045ba:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80045be:	2b15      	cmp	r3, #21
 80045c0:	d8f6      	bhi.n	80045b0 <_printf_i+0x28>
 80045c2:	a101      	add	r1, pc, #4	; (adr r1, 80045c8 <_printf_i+0x40>)
 80045c4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80045c8:	08004621 	.word	0x08004621
 80045cc:	08004635 	.word	0x08004635
 80045d0:	080045b1 	.word	0x080045b1
 80045d4:	080045b1 	.word	0x080045b1
 80045d8:	080045b1 	.word	0x080045b1
 80045dc:	080045b1 	.word	0x080045b1
 80045e0:	08004635 	.word	0x08004635
 80045e4:	080045b1 	.word	0x080045b1
 80045e8:	080045b1 	.word	0x080045b1
 80045ec:	080045b1 	.word	0x080045b1
 80045f0:	080045b1 	.word	0x080045b1
 80045f4:	08004739 	.word	0x08004739
 80045f8:	08004661 	.word	0x08004661
 80045fc:	080046f3 	.word	0x080046f3
 8004600:	080045b1 	.word	0x080045b1
 8004604:	080045b1 	.word	0x080045b1
 8004608:	0800475b 	.word	0x0800475b
 800460c:	080045b1 	.word	0x080045b1
 8004610:	08004661 	.word	0x08004661
 8004614:	080045b1 	.word	0x080045b1
 8004618:	080045b1 	.word	0x080045b1
 800461c:	080046fb 	.word	0x080046fb
 8004620:	682b      	ldr	r3, [r5, #0]
 8004622:	1d1a      	adds	r2, r3, #4
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	602a      	str	r2, [r5, #0]
 8004628:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800462c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004630:	2301      	movs	r3, #1
 8004632:	e09f      	b.n	8004774 <_printf_i+0x1ec>
 8004634:	6820      	ldr	r0, [r4, #0]
 8004636:	682b      	ldr	r3, [r5, #0]
 8004638:	0607      	lsls	r7, r0, #24
 800463a:	f103 0104 	add.w	r1, r3, #4
 800463e:	6029      	str	r1, [r5, #0]
 8004640:	d501      	bpl.n	8004646 <_printf_i+0xbe>
 8004642:	681e      	ldr	r6, [r3, #0]
 8004644:	e003      	b.n	800464e <_printf_i+0xc6>
 8004646:	0646      	lsls	r6, r0, #25
 8004648:	d5fb      	bpl.n	8004642 <_printf_i+0xba>
 800464a:	f9b3 6000 	ldrsh.w	r6, [r3]
 800464e:	2e00      	cmp	r6, #0
 8004650:	da03      	bge.n	800465a <_printf_i+0xd2>
 8004652:	232d      	movs	r3, #45	; 0x2d
 8004654:	4276      	negs	r6, r6
 8004656:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800465a:	485a      	ldr	r0, [pc, #360]	; (80047c4 <_printf_i+0x23c>)
 800465c:	230a      	movs	r3, #10
 800465e:	e012      	b.n	8004686 <_printf_i+0xfe>
 8004660:	682b      	ldr	r3, [r5, #0]
 8004662:	6820      	ldr	r0, [r4, #0]
 8004664:	1d19      	adds	r1, r3, #4
 8004666:	6029      	str	r1, [r5, #0]
 8004668:	0605      	lsls	r5, r0, #24
 800466a:	d501      	bpl.n	8004670 <_printf_i+0xe8>
 800466c:	681e      	ldr	r6, [r3, #0]
 800466e:	e002      	b.n	8004676 <_printf_i+0xee>
 8004670:	0641      	lsls	r1, r0, #25
 8004672:	d5fb      	bpl.n	800466c <_printf_i+0xe4>
 8004674:	881e      	ldrh	r6, [r3, #0]
 8004676:	4853      	ldr	r0, [pc, #332]	; (80047c4 <_printf_i+0x23c>)
 8004678:	2f6f      	cmp	r7, #111	; 0x6f
 800467a:	bf0c      	ite	eq
 800467c:	2308      	moveq	r3, #8
 800467e:	230a      	movne	r3, #10
 8004680:	2100      	movs	r1, #0
 8004682:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004686:	6865      	ldr	r5, [r4, #4]
 8004688:	60a5      	str	r5, [r4, #8]
 800468a:	2d00      	cmp	r5, #0
 800468c:	bfa2      	ittt	ge
 800468e:	6821      	ldrge	r1, [r4, #0]
 8004690:	f021 0104 	bicge.w	r1, r1, #4
 8004694:	6021      	strge	r1, [r4, #0]
 8004696:	b90e      	cbnz	r6, 800469c <_printf_i+0x114>
 8004698:	2d00      	cmp	r5, #0
 800469a:	d04b      	beq.n	8004734 <_printf_i+0x1ac>
 800469c:	4615      	mov	r5, r2
 800469e:	fbb6 f1f3 	udiv	r1, r6, r3
 80046a2:	fb03 6711 	mls	r7, r3, r1, r6
 80046a6:	5dc7      	ldrb	r7, [r0, r7]
 80046a8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80046ac:	4637      	mov	r7, r6
 80046ae:	42bb      	cmp	r3, r7
 80046b0:	460e      	mov	r6, r1
 80046b2:	d9f4      	bls.n	800469e <_printf_i+0x116>
 80046b4:	2b08      	cmp	r3, #8
 80046b6:	d10b      	bne.n	80046d0 <_printf_i+0x148>
 80046b8:	6823      	ldr	r3, [r4, #0]
 80046ba:	07de      	lsls	r6, r3, #31
 80046bc:	d508      	bpl.n	80046d0 <_printf_i+0x148>
 80046be:	6923      	ldr	r3, [r4, #16]
 80046c0:	6861      	ldr	r1, [r4, #4]
 80046c2:	4299      	cmp	r1, r3
 80046c4:	bfde      	ittt	le
 80046c6:	2330      	movle	r3, #48	; 0x30
 80046c8:	f805 3c01 	strble.w	r3, [r5, #-1]
 80046cc:	f105 35ff 	addle.w	r5, r5, #4294967295
 80046d0:	1b52      	subs	r2, r2, r5
 80046d2:	6122      	str	r2, [r4, #16]
 80046d4:	f8cd a000 	str.w	sl, [sp]
 80046d8:	464b      	mov	r3, r9
 80046da:	aa03      	add	r2, sp, #12
 80046dc:	4621      	mov	r1, r4
 80046de:	4640      	mov	r0, r8
 80046e0:	f7ff fee4 	bl	80044ac <_printf_common>
 80046e4:	3001      	adds	r0, #1
 80046e6:	d14a      	bne.n	800477e <_printf_i+0x1f6>
 80046e8:	f04f 30ff 	mov.w	r0, #4294967295
 80046ec:	b004      	add	sp, #16
 80046ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80046f2:	6823      	ldr	r3, [r4, #0]
 80046f4:	f043 0320 	orr.w	r3, r3, #32
 80046f8:	6023      	str	r3, [r4, #0]
 80046fa:	4833      	ldr	r0, [pc, #204]	; (80047c8 <_printf_i+0x240>)
 80046fc:	2778      	movs	r7, #120	; 0x78
 80046fe:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004702:	6823      	ldr	r3, [r4, #0]
 8004704:	6829      	ldr	r1, [r5, #0]
 8004706:	061f      	lsls	r7, r3, #24
 8004708:	f851 6b04 	ldr.w	r6, [r1], #4
 800470c:	d402      	bmi.n	8004714 <_printf_i+0x18c>
 800470e:	065f      	lsls	r7, r3, #25
 8004710:	bf48      	it	mi
 8004712:	b2b6      	uxthmi	r6, r6
 8004714:	07df      	lsls	r7, r3, #31
 8004716:	bf48      	it	mi
 8004718:	f043 0320 	orrmi.w	r3, r3, #32
 800471c:	6029      	str	r1, [r5, #0]
 800471e:	bf48      	it	mi
 8004720:	6023      	strmi	r3, [r4, #0]
 8004722:	b91e      	cbnz	r6, 800472c <_printf_i+0x1a4>
 8004724:	6823      	ldr	r3, [r4, #0]
 8004726:	f023 0320 	bic.w	r3, r3, #32
 800472a:	6023      	str	r3, [r4, #0]
 800472c:	2310      	movs	r3, #16
 800472e:	e7a7      	b.n	8004680 <_printf_i+0xf8>
 8004730:	4824      	ldr	r0, [pc, #144]	; (80047c4 <_printf_i+0x23c>)
 8004732:	e7e4      	b.n	80046fe <_printf_i+0x176>
 8004734:	4615      	mov	r5, r2
 8004736:	e7bd      	b.n	80046b4 <_printf_i+0x12c>
 8004738:	682b      	ldr	r3, [r5, #0]
 800473a:	6826      	ldr	r6, [r4, #0]
 800473c:	6961      	ldr	r1, [r4, #20]
 800473e:	1d18      	adds	r0, r3, #4
 8004740:	6028      	str	r0, [r5, #0]
 8004742:	0635      	lsls	r5, r6, #24
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	d501      	bpl.n	800474c <_printf_i+0x1c4>
 8004748:	6019      	str	r1, [r3, #0]
 800474a:	e002      	b.n	8004752 <_printf_i+0x1ca>
 800474c:	0670      	lsls	r0, r6, #25
 800474e:	d5fb      	bpl.n	8004748 <_printf_i+0x1c0>
 8004750:	8019      	strh	r1, [r3, #0]
 8004752:	2300      	movs	r3, #0
 8004754:	6123      	str	r3, [r4, #16]
 8004756:	4615      	mov	r5, r2
 8004758:	e7bc      	b.n	80046d4 <_printf_i+0x14c>
 800475a:	682b      	ldr	r3, [r5, #0]
 800475c:	1d1a      	adds	r2, r3, #4
 800475e:	602a      	str	r2, [r5, #0]
 8004760:	681d      	ldr	r5, [r3, #0]
 8004762:	6862      	ldr	r2, [r4, #4]
 8004764:	2100      	movs	r1, #0
 8004766:	4628      	mov	r0, r5
 8004768:	f7fb fd32 	bl	80001d0 <memchr>
 800476c:	b108      	cbz	r0, 8004772 <_printf_i+0x1ea>
 800476e:	1b40      	subs	r0, r0, r5
 8004770:	6060      	str	r0, [r4, #4]
 8004772:	6863      	ldr	r3, [r4, #4]
 8004774:	6123      	str	r3, [r4, #16]
 8004776:	2300      	movs	r3, #0
 8004778:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800477c:	e7aa      	b.n	80046d4 <_printf_i+0x14c>
 800477e:	6923      	ldr	r3, [r4, #16]
 8004780:	462a      	mov	r2, r5
 8004782:	4649      	mov	r1, r9
 8004784:	4640      	mov	r0, r8
 8004786:	47d0      	blx	sl
 8004788:	3001      	adds	r0, #1
 800478a:	d0ad      	beq.n	80046e8 <_printf_i+0x160>
 800478c:	6823      	ldr	r3, [r4, #0]
 800478e:	079b      	lsls	r3, r3, #30
 8004790:	d413      	bmi.n	80047ba <_printf_i+0x232>
 8004792:	68e0      	ldr	r0, [r4, #12]
 8004794:	9b03      	ldr	r3, [sp, #12]
 8004796:	4298      	cmp	r0, r3
 8004798:	bfb8      	it	lt
 800479a:	4618      	movlt	r0, r3
 800479c:	e7a6      	b.n	80046ec <_printf_i+0x164>
 800479e:	2301      	movs	r3, #1
 80047a0:	4632      	mov	r2, r6
 80047a2:	4649      	mov	r1, r9
 80047a4:	4640      	mov	r0, r8
 80047a6:	47d0      	blx	sl
 80047a8:	3001      	adds	r0, #1
 80047aa:	d09d      	beq.n	80046e8 <_printf_i+0x160>
 80047ac:	3501      	adds	r5, #1
 80047ae:	68e3      	ldr	r3, [r4, #12]
 80047b0:	9903      	ldr	r1, [sp, #12]
 80047b2:	1a5b      	subs	r3, r3, r1
 80047b4:	42ab      	cmp	r3, r5
 80047b6:	dcf2      	bgt.n	800479e <_printf_i+0x216>
 80047b8:	e7eb      	b.n	8004792 <_printf_i+0x20a>
 80047ba:	2500      	movs	r5, #0
 80047bc:	f104 0619 	add.w	r6, r4, #25
 80047c0:	e7f5      	b.n	80047ae <_printf_i+0x226>
 80047c2:	bf00      	nop
 80047c4:	08004e45 	.word	0x08004e45
 80047c8:	08004e56 	.word	0x08004e56

080047cc <__sflush_r>:
 80047cc:	898a      	ldrh	r2, [r1, #12]
 80047ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80047d2:	4605      	mov	r5, r0
 80047d4:	0710      	lsls	r0, r2, #28
 80047d6:	460c      	mov	r4, r1
 80047d8:	d458      	bmi.n	800488c <__sflush_r+0xc0>
 80047da:	684b      	ldr	r3, [r1, #4]
 80047dc:	2b00      	cmp	r3, #0
 80047de:	dc05      	bgt.n	80047ec <__sflush_r+0x20>
 80047e0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	dc02      	bgt.n	80047ec <__sflush_r+0x20>
 80047e6:	2000      	movs	r0, #0
 80047e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80047ec:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80047ee:	2e00      	cmp	r6, #0
 80047f0:	d0f9      	beq.n	80047e6 <__sflush_r+0x1a>
 80047f2:	2300      	movs	r3, #0
 80047f4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80047f8:	682f      	ldr	r7, [r5, #0]
 80047fa:	6a21      	ldr	r1, [r4, #32]
 80047fc:	602b      	str	r3, [r5, #0]
 80047fe:	d032      	beq.n	8004866 <__sflush_r+0x9a>
 8004800:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004802:	89a3      	ldrh	r3, [r4, #12]
 8004804:	075a      	lsls	r2, r3, #29
 8004806:	d505      	bpl.n	8004814 <__sflush_r+0x48>
 8004808:	6863      	ldr	r3, [r4, #4]
 800480a:	1ac0      	subs	r0, r0, r3
 800480c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800480e:	b10b      	cbz	r3, 8004814 <__sflush_r+0x48>
 8004810:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004812:	1ac0      	subs	r0, r0, r3
 8004814:	2300      	movs	r3, #0
 8004816:	4602      	mov	r2, r0
 8004818:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800481a:	6a21      	ldr	r1, [r4, #32]
 800481c:	4628      	mov	r0, r5
 800481e:	47b0      	blx	r6
 8004820:	1c43      	adds	r3, r0, #1
 8004822:	89a3      	ldrh	r3, [r4, #12]
 8004824:	d106      	bne.n	8004834 <__sflush_r+0x68>
 8004826:	6829      	ldr	r1, [r5, #0]
 8004828:	291d      	cmp	r1, #29
 800482a:	d82b      	bhi.n	8004884 <__sflush_r+0xb8>
 800482c:	4a29      	ldr	r2, [pc, #164]	; (80048d4 <__sflush_r+0x108>)
 800482e:	410a      	asrs	r2, r1
 8004830:	07d6      	lsls	r6, r2, #31
 8004832:	d427      	bmi.n	8004884 <__sflush_r+0xb8>
 8004834:	2200      	movs	r2, #0
 8004836:	6062      	str	r2, [r4, #4]
 8004838:	04d9      	lsls	r1, r3, #19
 800483a:	6922      	ldr	r2, [r4, #16]
 800483c:	6022      	str	r2, [r4, #0]
 800483e:	d504      	bpl.n	800484a <__sflush_r+0x7e>
 8004840:	1c42      	adds	r2, r0, #1
 8004842:	d101      	bne.n	8004848 <__sflush_r+0x7c>
 8004844:	682b      	ldr	r3, [r5, #0]
 8004846:	b903      	cbnz	r3, 800484a <__sflush_r+0x7e>
 8004848:	6560      	str	r0, [r4, #84]	; 0x54
 800484a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800484c:	602f      	str	r7, [r5, #0]
 800484e:	2900      	cmp	r1, #0
 8004850:	d0c9      	beq.n	80047e6 <__sflush_r+0x1a>
 8004852:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004856:	4299      	cmp	r1, r3
 8004858:	d002      	beq.n	8004860 <__sflush_r+0x94>
 800485a:	4628      	mov	r0, r5
 800485c:	f7ff fbe2 	bl	8004024 <_free_r>
 8004860:	2000      	movs	r0, #0
 8004862:	6360      	str	r0, [r4, #52]	; 0x34
 8004864:	e7c0      	b.n	80047e8 <__sflush_r+0x1c>
 8004866:	2301      	movs	r3, #1
 8004868:	4628      	mov	r0, r5
 800486a:	47b0      	blx	r6
 800486c:	1c41      	adds	r1, r0, #1
 800486e:	d1c8      	bne.n	8004802 <__sflush_r+0x36>
 8004870:	682b      	ldr	r3, [r5, #0]
 8004872:	2b00      	cmp	r3, #0
 8004874:	d0c5      	beq.n	8004802 <__sflush_r+0x36>
 8004876:	2b1d      	cmp	r3, #29
 8004878:	d001      	beq.n	800487e <__sflush_r+0xb2>
 800487a:	2b16      	cmp	r3, #22
 800487c:	d101      	bne.n	8004882 <__sflush_r+0xb6>
 800487e:	602f      	str	r7, [r5, #0]
 8004880:	e7b1      	b.n	80047e6 <__sflush_r+0x1a>
 8004882:	89a3      	ldrh	r3, [r4, #12]
 8004884:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004888:	81a3      	strh	r3, [r4, #12]
 800488a:	e7ad      	b.n	80047e8 <__sflush_r+0x1c>
 800488c:	690f      	ldr	r7, [r1, #16]
 800488e:	2f00      	cmp	r7, #0
 8004890:	d0a9      	beq.n	80047e6 <__sflush_r+0x1a>
 8004892:	0793      	lsls	r3, r2, #30
 8004894:	680e      	ldr	r6, [r1, #0]
 8004896:	bf08      	it	eq
 8004898:	694b      	ldreq	r3, [r1, #20]
 800489a:	600f      	str	r7, [r1, #0]
 800489c:	bf18      	it	ne
 800489e:	2300      	movne	r3, #0
 80048a0:	eba6 0807 	sub.w	r8, r6, r7
 80048a4:	608b      	str	r3, [r1, #8]
 80048a6:	f1b8 0f00 	cmp.w	r8, #0
 80048aa:	dd9c      	ble.n	80047e6 <__sflush_r+0x1a>
 80048ac:	6a21      	ldr	r1, [r4, #32]
 80048ae:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80048b0:	4643      	mov	r3, r8
 80048b2:	463a      	mov	r2, r7
 80048b4:	4628      	mov	r0, r5
 80048b6:	47b0      	blx	r6
 80048b8:	2800      	cmp	r0, #0
 80048ba:	dc06      	bgt.n	80048ca <__sflush_r+0xfe>
 80048bc:	89a3      	ldrh	r3, [r4, #12]
 80048be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80048c2:	81a3      	strh	r3, [r4, #12]
 80048c4:	f04f 30ff 	mov.w	r0, #4294967295
 80048c8:	e78e      	b.n	80047e8 <__sflush_r+0x1c>
 80048ca:	4407      	add	r7, r0
 80048cc:	eba8 0800 	sub.w	r8, r8, r0
 80048d0:	e7e9      	b.n	80048a6 <__sflush_r+0xda>
 80048d2:	bf00      	nop
 80048d4:	dfbffffe 	.word	0xdfbffffe

080048d8 <_fflush_r>:
 80048d8:	b538      	push	{r3, r4, r5, lr}
 80048da:	690b      	ldr	r3, [r1, #16]
 80048dc:	4605      	mov	r5, r0
 80048de:	460c      	mov	r4, r1
 80048e0:	b913      	cbnz	r3, 80048e8 <_fflush_r+0x10>
 80048e2:	2500      	movs	r5, #0
 80048e4:	4628      	mov	r0, r5
 80048e6:	bd38      	pop	{r3, r4, r5, pc}
 80048e8:	b118      	cbz	r0, 80048f2 <_fflush_r+0x1a>
 80048ea:	6a03      	ldr	r3, [r0, #32]
 80048ec:	b90b      	cbnz	r3, 80048f2 <_fflush_r+0x1a>
 80048ee:	f7ff f9bd 	bl	8003c6c <__sinit>
 80048f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d0f3      	beq.n	80048e2 <_fflush_r+0xa>
 80048fa:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80048fc:	07d0      	lsls	r0, r2, #31
 80048fe:	d404      	bmi.n	800490a <_fflush_r+0x32>
 8004900:	0599      	lsls	r1, r3, #22
 8004902:	d402      	bmi.n	800490a <_fflush_r+0x32>
 8004904:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004906:	f7ff fb8a 	bl	800401e <__retarget_lock_acquire_recursive>
 800490a:	4628      	mov	r0, r5
 800490c:	4621      	mov	r1, r4
 800490e:	f7ff ff5d 	bl	80047cc <__sflush_r>
 8004912:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004914:	07da      	lsls	r2, r3, #31
 8004916:	4605      	mov	r5, r0
 8004918:	d4e4      	bmi.n	80048e4 <_fflush_r+0xc>
 800491a:	89a3      	ldrh	r3, [r4, #12]
 800491c:	059b      	lsls	r3, r3, #22
 800491e:	d4e1      	bmi.n	80048e4 <_fflush_r+0xc>
 8004920:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004922:	f7ff fb7d 	bl	8004020 <__retarget_lock_release_recursive>
 8004926:	e7dd      	b.n	80048e4 <_fflush_r+0xc>

08004928 <_getc_r>:
 8004928:	b538      	push	{r3, r4, r5, lr}
 800492a:	460c      	mov	r4, r1
 800492c:	4605      	mov	r5, r0
 800492e:	b118      	cbz	r0, 8004938 <_getc_r+0x10>
 8004930:	6a03      	ldr	r3, [r0, #32]
 8004932:	b90b      	cbnz	r3, 8004938 <_getc_r+0x10>
 8004934:	f7ff f99a 	bl	8003c6c <__sinit>
 8004938:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800493a:	07d8      	lsls	r0, r3, #31
 800493c:	d405      	bmi.n	800494a <_getc_r+0x22>
 800493e:	89a3      	ldrh	r3, [r4, #12]
 8004940:	0599      	lsls	r1, r3, #22
 8004942:	d402      	bmi.n	800494a <_getc_r+0x22>
 8004944:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004946:	f7ff fb6a 	bl	800401e <__retarget_lock_acquire_recursive>
 800494a:	6863      	ldr	r3, [r4, #4]
 800494c:	3b01      	subs	r3, #1
 800494e:	2b00      	cmp	r3, #0
 8004950:	6063      	str	r3, [r4, #4]
 8004952:	da0f      	bge.n	8004974 <_getc_r+0x4c>
 8004954:	4628      	mov	r0, r5
 8004956:	4621      	mov	r1, r4
 8004958:	f000 f8a7 	bl	8004aaa <__srget_r>
 800495c:	4605      	mov	r5, r0
 800495e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004960:	07da      	lsls	r2, r3, #31
 8004962:	d405      	bmi.n	8004970 <_getc_r+0x48>
 8004964:	89a3      	ldrh	r3, [r4, #12]
 8004966:	059b      	lsls	r3, r3, #22
 8004968:	d402      	bmi.n	8004970 <_getc_r+0x48>
 800496a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800496c:	f7ff fb58 	bl	8004020 <__retarget_lock_release_recursive>
 8004970:	4628      	mov	r0, r5
 8004972:	bd38      	pop	{r3, r4, r5, pc}
 8004974:	6823      	ldr	r3, [r4, #0]
 8004976:	1c5a      	adds	r2, r3, #1
 8004978:	6022      	str	r2, [r4, #0]
 800497a:	781d      	ldrb	r5, [r3, #0]
 800497c:	e7ef      	b.n	800495e <_getc_r+0x36>

0800497e <__swhatbuf_r>:
 800497e:	b570      	push	{r4, r5, r6, lr}
 8004980:	460c      	mov	r4, r1
 8004982:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004986:	2900      	cmp	r1, #0
 8004988:	b096      	sub	sp, #88	; 0x58
 800498a:	4615      	mov	r5, r2
 800498c:	461e      	mov	r6, r3
 800498e:	da0d      	bge.n	80049ac <__swhatbuf_r+0x2e>
 8004990:	89a3      	ldrh	r3, [r4, #12]
 8004992:	f013 0f80 	tst.w	r3, #128	; 0x80
 8004996:	f04f 0100 	mov.w	r1, #0
 800499a:	bf0c      	ite	eq
 800499c:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80049a0:	2340      	movne	r3, #64	; 0x40
 80049a2:	2000      	movs	r0, #0
 80049a4:	6031      	str	r1, [r6, #0]
 80049a6:	602b      	str	r3, [r5, #0]
 80049a8:	b016      	add	sp, #88	; 0x58
 80049aa:	bd70      	pop	{r4, r5, r6, pc}
 80049ac:	466a      	mov	r2, sp
 80049ae:	f000 f929 	bl	8004c04 <_fstat_r>
 80049b2:	2800      	cmp	r0, #0
 80049b4:	dbec      	blt.n	8004990 <__swhatbuf_r+0x12>
 80049b6:	9901      	ldr	r1, [sp, #4]
 80049b8:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 80049bc:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80049c0:	4259      	negs	r1, r3
 80049c2:	4159      	adcs	r1, r3
 80049c4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80049c8:	e7eb      	b.n	80049a2 <__swhatbuf_r+0x24>

080049ca <__smakebuf_r>:
 80049ca:	898b      	ldrh	r3, [r1, #12]
 80049cc:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80049ce:	079d      	lsls	r5, r3, #30
 80049d0:	4606      	mov	r6, r0
 80049d2:	460c      	mov	r4, r1
 80049d4:	d507      	bpl.n	80049e6 <__smakebuf_r+0x1c>
 80049d6:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80049da:	6023      	str	r3, [r4, #0]
 80049dc:	6123      	str	r3, [r4, #16]
 80049de:	2301      	movs	r3, #1
 80049e0:	6163      	str	r3, [r4, #20]
 80049e2:	b002      	add	sp, #8
 80049e4:	bd70      	pop	{r4, r5, r6, pc}
 80049e6:	ab01      	add	r3, sp, #4
 80049e8:	466a      	mov	r2, sp
 80049ea:	f7ff ffc8 	bl	800497e <__swhatbuf_r>
 80049ee:	9900      	ldr	r1, [sp, #0]
 80049f0:	4605      	mov	r5, r0
 80049f2:	4630      	mov	r0, r6
 80049f4:	f7ff fb8a 	bl	800410c <_malloc_r>
 80049f8:	b948      	cbnz	r0, 8004a0e <__smakebuf_r+0x44>
 80049fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80049fe:	059a      	lsls	r2, r3, #22
 8004a00:	d4ef      	bmi.n	80049e2 <__smakebuf_r+0x18>
 8004a02:	f023 0303 	bic.w	r3, r3, #3
 8004a06:	f043 0302 	orr.w	r3, r3, #2
 8004a0a:	81a3      	strh	r3, [r4, #12]
 8004a0c:	e7e3      	b.n	80049d6 <__smakebuf_r+0xc>
 8004a0e:	89a3      	ldrh	r3, [r4, #12]
 8004a10:	6020      	str	r0, [r4, #0]
 8004a12:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004a16:	81a3      	strh	r3, [r4, #12]
 8004a18:	9b00      	ldr	r3, [sp, #0]
 8004a1a:	6163      	str	r3, [r4, #20]
 8004a1c:	9b01      	ldr	r3, [sp, #4]
 8004a1e:	6120      	str	r0, [r4, #16]
 8004a20:	b15b      	cbz	r3, 8004a3a <__smakebuf_r+0x70>
 8004a22:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004a26:	4630      	mov	r0, r6
 8004a28:	f000 f8fe 	bl	8004c28 <_isatty_r>
 8004a2c:	b128      	cbz	r0, 8004a3a <__smakebuf_r+0x70>
 8004a2e:	89a3      	ldrh	r3, [r4, #12]
 8004a30:	f023 0303 	bic.w	r3, r3, #3
 8004a34:	f043 0301 	orr.w	r3, r3, #1
 8004a38:	81a3      	strh	r3, [r4, #12]
 8004a3a:	89a3      	ldrh	r3, [r4, #12]
 8004a3c:	431d      	orrs	r5, r3
 8004a3e:	81a5      	strh	r5, [r4, #12]
 8004a40:	e7cf      	b.n	80049e2 <__smakebuf_r+0x18>

08004a42 <_putc_r>:
 8004a42:	b570      	push	{r4, r5, r6, lr}
 8004a44:	460d      	mov	r5, r1
 8004a46:	4614      	mov	r4, r2
 8004a48:	4606      	mov	r6, r0
 8004a4a:	b118      	cbz	r0, 8004a54 <_putc_r+0x12>
 8004a4c:	6a03      	ldr	r3, [r0, #32]
 8004a4e:	b90b      	cbnz	r3, 8004a54 <_putc_r+0x12>
 8004a50:	f7ff f90c 	bl	8003c6c <__sinit>
 8004a54:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004a56:	07d8      	lsls	r0, r3, #31
 8004a58:	d405      	bmi.n	8004a66 <_putc_r+0x24>
 8004a5a:	89a3      	ldrh	r3, [r4, #12]
 8004a5c:	0599      	lsls	r1, r3, #22
 8004a5e:	d402      	bmi.n	8004a66 <_putc_r+0x24>
 8004a60:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004a62:	f7ff fadc 	bl	800401e <__retarget_lock_acquire_recursive>
 8004a66:	68a3      	ldr	r3, [r4, #8]
 8004a68:	3b01      	subs	r3, #1
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	60a3      	str	r3, [r4, #8]
 8004a6e:	da05      	bge.n	8004a7c <_putc_r+0x3a>
 8004a70:	69a2      	ldr	r2, [r4, #24]
 8004a72:	4293      	cmp	r3, r2
 8004a74:	db12      	blt.n	8004a9c <_putc_r+0x5a>
 8004a76:	b2eb      	uxtb	r3, r5
 8004a78:	2b0a      	cmp	r3, #10
 8004a7a:	d00f      	beq.n	8004a9c <_putc_r+0x5a>
 8004a7c:	6823      	ldr	r3, [r4, #0]
 8004a7e:	1c5a      	adds	r2, r3, #1
 8004a80:	6022      	str	r2, [r4, #0]
 8004a82:	701d      	strb	r5, [r3, #0]
 8004a84:	b2ed      	uxtb	r5, r5
 8004a86:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004a88:	07da      	lsls	r2, r3, #31
 8004a8a:	d405      	bmi.n	8004a98 <_putc_r+0x56>
 8004a8c:	89a3      	ldrh	r3, [r4, #12]
 8004a8e:	059b      	lsls	r3, r3, #22
 8004a90:	d402      	bmi.n	8004a98 <_putc_r+0x56>
 8004a92:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004a94:	f7ff fac4 	bl	8004020 <__retarget_lock_release_recursive>
 8004a98:	4628      	mov	r0, r5
 8004a9a:	bd70      	pop	{r4, r5, r6, pc}
 8004a9c:	4629      	mov	r1, r5
 8004a9e:	4622      	mov	r2, r4
 8004aa0:	4630      	mov	r0, r6
 8004aa2:	f000 f81a 	bl	8004ada <__swbuf_r>
 8004aa6:	4605      	mov	r5, r0
 8004aa8:	e7ed      	b.n	8004a86 <_putc_r+0x44>

08004aaa <__srget_r>:
 8004aaa:	b538      	push	{r3, r4, r5, lr}
 8004aac:	460c      	mov	r4, r1
 8004aae:	4605      	mov	r5, r0
 8004ab0:	b118      	cbz	r0, 8004aba <__srget_r+0x10>
 8004ab2:	6a03      	ldr	r3, [r0, #32]
 8004ab4:	b90b      	cbnz	r3, 8004aba <__srget_r+0x10>
 8004ab6:	f7ff f8d9 	bl	8003c6c <__sinit>
 8004aba:	4621      	mov	r1, r4
 8004abc:	4628      	mov	r0, r5
 8004abe:	f000 f8e1 	bl	8004c84 <__srefill_r>
 8004ac2:	b938      	cbnz	r0, 8004ad4 <__srget_r+0x2a>
 8004ac4:	6863      	ldr	r3, [r4, #4]
 8004ac6:	3b01      	subs	r3, #1
 8004ac8:	6063      	str	r3, [r4, #4]
 8004aca:	6823      	ldr	r3, [r4, #0]
 8004acc:	1c5a      	adds	r2, r3, #1
 8004ace:	6022      	str	r2, [r4, #0]
 8004ad0:	7818      	ldrb	r0, [r3, #0]
 8004ad2:	bd38      	pop	{r3, r4, r5, pc}
 8004ad4:	f04f 30ff 	mov.w	r0, #4294967295
 8004ad8:	e7fb      	b.n	8004ad2 <__srget_r+0x28>

08004ada <__swbuf_r>:
 8004ada:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004adc:	460e      	mov	r6, r1
 8004ade:	4614      	mov	r4, r2
 8004ae0:	4605      	mov	r5, r0
 8004ae2:	b118      	cbz	r0, 8004aec <__swbuf_r+0x12>
 8004ae4:	6a03      	ldr	r3, [r0, #32]
 8004ae6:	b90b      	cbnz	r3, 8004aec <__swbuf_r+0x12>
 8004ae8:	f7ff f8c0 	bl	8003c6c <__sinit>
 8004aec:	69a3      	ldr	r3, [r4, #24]
 8004aee:	60a3      	str	r3, [r4, #8]
 8004af0:	89a3      	ldrh	r3, [r4, #12]
 8004af2:	071a      	lsls	r2, r3, #28
 8004af4:	d525      	bpl.n	8004b42 <__swbuf_r+0x68>
 8004af6:	6923      	ldr	r3, [r4, #16]
 8004af8:	b31b      	cbz	r3, 8004b42 <__swbuf_r+0x68>
 8004afa:	6823      	ldr	r3, [r4, #0]
 8004afc:	6922      	ldr	r2, [r4, #16]
 8004afe:	1a98      	subs	r0, r3, r2
 8004b00:	6963      	ldr	r3, [r4, #20]
 8004b02:	b2f6      	uxtb	r6, r6
 8004b04:	4283      	cmp	r3, r0
 8004b06:	4637      	mov	r7, r6
 8004b08:	dc04      	bgt.n	8004b14 <__swbuf_r+0x3a>
 8004b0a:	4621      	mov	r1, r4
 8004b0c:	4628      	mov	r0, r5
 8004b0e:	f7ff fee3 	bl	80048d8 <_fflush_r>
 8004b12:	b9e0      	cbnz	r0, 8004b4e <__swbuf_r+0x74>
 8004b14:	68a3      	ldr	r3, [r4, #8]
 8004b16:	3b01      	subs	r3, #1
 8004b18:	60a3      	str	r3, [r4, #8]
 8004b1a:	6823      	ldr	r3, [r4, #0]
 8004b1c:	1c5a      	adds	r2, r3, #1
 8004b1e:	6022      	str	r2, [r4, #0]
 8004b20:	701e      	strb	r6, [r3, #0]
 8004b22:	6962      	ldr	r2, [r4, #20]
 8004b24:	1c43      	adds	r3, r0, #1
 8004b26:	429a      	cmp	r2, r3
 8004b28:	d004      	beq.n	8004b34 <__swbuf_r+0x5a>
 8004b2a:	89a3      	ldrh	r3, [r4, #12]
 8004b2c:	07db      	lsls	r3, r3, #31
 8004b2e:	d506      	bpl.n	8004b3e <__swbuf_r+0x64>
 8004b30:	2e0a      	cmp	r6, #10
 8004b32:	d104      	bne.n	8004b3e <__swbuf_r+0x64>
 8004b34:	4621      	mov	r1, r4
 8004b36:	4628      	mov	r0, r5
 8004b38:	f7ff fece 	bl	80048d8 <_fflush_r>
 8004b3c:	b938      	cbnz	r0, 8004b4e <__swbuf_r+0x74>
 8004b3e:	4638      	mov	r0, r7
 8004b40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004b42:	4621      	mov	r1, r4
 8004b44:	4628      	mov	r0, r5
 8004b46:	f000 f805 	bl	8004b54 <__swsetup_r>
 8004b4a:	2800      	cmp	r0, #0
 8004b4c:	d0d5      	beq.n	8004afa <__swbuf_r+0x20>
 8004b4e:	f04f 37ff 	mov.w	r7, #4294967295
 8004b52:	e7f4      	b.n	8004b3e <__swbuf_r+0x64>

08004b54 <__swsetup_r>:
 8004b54:	b538      	push	{r3, r4, r5, lr}
 8004b56:	4b2a      	ldr	r3, [pc, #168]	; (8004c00 <__swsetup_r+0xac>)
 8004b58:	4605      	mov	r5, r0
 8004b5a:	6818      	ldr	r0, [r3, #0]
 8004b5c:	460c      	mov	r4, r1
 8004b5e:	b118      	cbz	r0, 8004b68 <__swsetup_r+0x14>
 8004b60:	6a03      	ldr	r3, [r0, #32]
 8004b62:	b90b      	cbnz	r3, 8004b68 <__swsetup_r+0x14>
 8004b64:	f7ff f882 	bl	8003c6c <__sinit>
 8004b68:	89a3      	ldrh	r3, [r4, #12]
 8004b6a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004b6e:	0718      	lsls	r0, r3, #28
 8004b70:	d422      	bmi.n	8004bb8 <__swsetup_r+0x64>
 8004b72:	06d9      	lsls	r1, r3, #27
 8004b74:	d407      	bmi.n	8004b86 <__swsetup_r+0x32>
 8004b76:	2309      	movs	r3, #9
 8004b78:	602b      	str	r3, [r5, #0]
 8004b7a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8004b7e:	81a3      	strh	r3, [r4, #12]
 8004b80:	f04f 30ff 	mov.w	r0, #4294967295
 8004b84:	e034      	b.n	8004bf0 <__swsetup_r+0x9c>
 8004b86:	0758      	lsls	r0, r3, #29
 8004b88:	d512      	bpl.n	8004bb0 <__swsetup_r+0x5c>
 8004b8a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004b8c:	b141      	cbz	r1, 8004ba0 <__swsetup_r+0x4c>
 8004b8e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004b92:	4299      	cmp	r1, r3
 8004b94:	d002      	beq.n	8004b9c <__swsetup_r+0x48>
 8004b96:	4628      	mov	r0, r5
 8004b98:	f7ff fa44 	bl	8004024 <_free_r>
 8004b9c:	2300      	movs	r3, #0
 8004b9e:	6363      	str	r3, [r4, #52]	; 0x34
 8004ba0:	89a3      	ldrh	r3, [r4, #12]
 8004ba2:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004ba6:	81a3      	strh	r3, [r4, #12]
 8004ba8:	2300      	movs	r3, #0
 8004baa:	6063      	str	r3, [r4, #4]
 8004bac:	6923      	ldr	r3, [r4, #16]
 8004bae:	6023      	str	r3, [r4, #0]
 8004bb0:	89a3      	ldrh	r3, [r4, #12]
 8004bb2:	f043 0308 	orr.w	r3, r3, #8
 8004bb6:	81a3      	strh	r3, [r4, #12]
 8004bb8:	6923      	ldr	r3, [r4, #16]
 8004bba:	b94b      	cbnz	r3, 8004bd0 <__swsetup_r+0x7c>
 8004bbc:	89a3      	ldrh	r3, [r4, #12]
 8004bbe:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004bc2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004bc6:	d003      	beq.n	8004bd0 <__swsetup_r+0x7c>
 8004bc8:	4621      	mov	r1, r4
 8004bca:	4628      	mov	r0, r5
 8004bcc:	f7ff fefd 	bl	80049ca <__smakebuf_r>
 8004bd0:	89a0      	ldrh	r0, [r4, #12]
 8004bd2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004bd6:	f010 0301 	ands.w	r3, r0, #1
 8004bda:	d00a      	beq.n	8004bf2 <__swsetup_r+0x9e>
 8004bdc:	2300      	movs	r3, #0
 8004bde:	60a3      	str	r3, [r4, #8]
 8004be0:	6963      	ldr	r3, [r4, #20]
 8004be2:	425b      	negs	r3, r3
 8004be4:	61a3      	str	r3, [r4, #24]
 8004be6:	6923      	ldr	r3, [r4, #16]
 8004be8:	b943      	cbnz	r3, 8004bfc <__swsetup_r+0xa8>
 8004bea:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8004bee:	d1c4      	bne.n	8004b7a <__swsetup_r+0x26>
 8004bf0:	bd38      	pop	{r3, r4, r5, pc}
 8004bf2:	0781      	lsls	r1, r0, #30
 8004bf4:	bf58      	it	pl
 8004bf6:	6963      	ldrpl	r3, [r4, #20]
 8004bf8:	60a3      	str	r3, [r4, #8]
 8004bfa:	e7f4      	b.n	8004be6 <__swsetup_r+0x92>
 8004bfc:	2000      	movs	r0, #0
 8004bfe:	e7f7      	b.n	8004bf0 <__swsetup_r+0x9c>
 8004c00:	20000064 	.word	0x20000064

08004c04 <_fstat_r>:
 8004c04:	b538      	push	{r3, r4, r5, lr}
 8004c06:	4d07      	ldr	r5, [pc, #28]	; (8004c24 <_fstat_r+0x20>)
 8004c08:	2300      	movs	r3, #0
 8004c0a:	4604      	mov	r4, r0
 8004c0c:	4608      	mov	r0, r1
 8004c0e:	4611      	mov	r1, r2
 8004c10:	602b      	str	r3, [r5, #0]
 8004c12:	f7fb fe79 	bl	8000908 <_fstat>
 8004c16:	1c43      	adds	r3, r0, #1
 8004c18:	d102      	bne.n	8004c20 <_fstat_r+0x1c>
 8004c1a:	682b      	ldr	r3, [r5, #0]
 8004c1c:	b103      	cbz	r3, 8004c20 <_fstat_r+0x1c>
 8004c1e:	6023      	str	r3, [r4, #0]
 8004c20:	bd38      	pop	{r3, r4, r5, pc}
 8004c22:	bf00      	nop
 8004c24:	20000260 	.word	0x20000260

08004c28 <_isatty_r>:
 8004c28:	b538      	push	{r3, r4, r5, lr}
 8004c2a:	4d06      	ldr	r5, [pc, #24]	; (8004c44 <_isatty_r+0x1c>)
 8004c2c:	2300      	movs	r3, #0
 8004c2e:	4604      	mov	r4, r0
 8004c30:	4608      	mov	r0, r1
 8004c32:	602b      	str	r3, [r5, #0]
 8004c34:	f7fb fdd6 	bl	80007e4 <_isatty>
 8004c38:	1c43      	adds	r3, r0, #1
 8004c3a:	d102      	bne.n	8004c42 <_isatty_r+0x1a>
 8004c3c:	682b      	ldr	r3, [r5, #0]
 8004c3e:	b103      	cbz	r3, 8004c42 <_isatty_r+0x1a>
 8004c40:	6023      	str	r3, [r4, #0]
 8004c42:	bd38      	pop	{r3, r4, r5, pc}
 8004c44:	20000260 	.word	0x20000260

08004c48 <_sbrk_r>:
 8004c48:	b538      	push	{r3, r4, r5, lr}
 8004c4a:	4d06      	ldr	r5, [pc, #24]	; (8004c64 <_sbrk_r+0x1c>)
 8004c4c:	2300      	movs	r3, #0
 8004c4e:	4604      	mov	r4, r0
 8004c50:	4608      	mov	r0, r1
 8004c52:	602b      	str	r3, [r5, #0]
 8004c54:	f7fc f8aa 	bl	8000dac <_sbrk>
 8004c58:	1c43      	adds	r3, r0, #1
 8004c5a:	d102      	bne.n	8004c62 <_sbrk_r+0x1a>
 8004c5c:	682b      	ldr	r3, [r5, #0]
 8004c5e:	b103      	cbz	r3, 8004c62 <_sbrk_r+0x1a>
 8004c60:	6023      	str	r3, [r4, #0]
 8004c62:	bd38      	pop	{r3, r4, r5, pc}
 8004c64:	20000260 	.word	0x20000260

08004c68 <lflush>:
 8004c68:	898b      	ldrh	r3, [r1, #12]
 8004c6a:	f003 0309 	and.w	r3, r3, #9
 8004c6e:	2b09      	cmp	r3, #9
 8004c70:	d103      	bne.n	8004c7a <lflush+0x12>
 8004c72:	4b03      	ldr	r3, [pc, #12]	; (8004c80 <lflush+0x18>)
 8004c74:	6818      	ldr	r0, [r3, #0]
 8004c76:	f7ff be2f 	b.w	80048d8 <_fflush_r>
 8004c7a:	2000      	movs	r0, #0
 8004c7c:	4770      	bx	lr
 8004c7e:	bf00      	nop
 8004c80:	20000064 	.word	0x20000064

08004c84 <__srefill_r>:
 8004c84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c86:	460c      	mov	r4, r1
 8004c88:	4605      	mov	r5, r0
 8004c8a:	b118      	cbz	r0, 8004c94 <__srefill_r+0x10>
 8004c8c:	6a03      	ldr	r3, [r0, #32]
 8004c8e:	b90b      	cbnz	r3, 8004c94 <__srefill_r+0x10>
 8004c90:	f7fe ffec 	bl	8003c6c <__sinit>
 8004c94:	2300      	movs	r3, #0
 8004c96:	6063      	str	r3, [r4, #4]
 8004c98:	89a3      	ldrh	r3, [r4, #12]
 8004c9a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004c9e:	069e      	lsls	r6, r3, #26
 8004ca0:	d502      	bpl.n	8004ca8 <__srefill_r+0x24>
 8004ca2:	f04f 30ff 	mov.w	r0, #4294967295
 8004ca6:	e05c      	b.n	8004d62 <__srefill_r+0xde>
 8004ca8:	0758      	lsls	r0, r3, #29
 8004caa:	d448      	bmi.n	8004d3e <__srefill_r+0xba>
 8004cac:	06d9      	lsls	r1, r3, #27
 8004cae:	d405      	bmi.n	8004cbc <__srefill_r+0x38>
 8004cb0:	2309      	movs	r3, #9
 8004cb2:	602b      	str	r3, [r5, #0]
 8004cb4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8004cb8:	81a3      	strh	r3, [r4, #12]
 8004cba:	e7f2      	b.n	8004ca2 <__srefill_r+0x1e>
 8004cbc:	071a      	lsls	r2, r3, #28
 8004cbe:	d50b      	bpl.n	8004cd8 <__srefill_r+0x54>
 8004cc0:	4621      	mov	r1, r4
 8004cc2:	4628      	mov	r0, r5
 8004cc4:	f7ff fe08 	bl	80048d8 <_fflush_r>
 8004cc8:	2800      	cmp	r0, #0
 8004cca:	d1ea      	bne.n	8004ca2 <__srefill_r+0x1e>
 8004ccc:	89a3      	ldrh	r3, [r4, #12]
 8004cce:	60a0      	str	r0, [r4, #8]
 8004cd0:	f023 0308 	bic.w	r3, r3, #8
 8004cd4:	81a3      	strh	r3, [r4, #12]
 8004cd6:	61a0      	str	r0, [r4, #24]
 8004cd8:	89a3      	ldrh	r3, [r4, #12]
 8004cda:	f043 0304 	orr.w	r3, r3, #4
 8004cde:	81a3      	strh	r3, [r4, #12]
 8004ce0:	6923      	ldr	r3, [r4, #16]
 8004ce2:	b91b      	cbnz	r3, 8004cec <__srefill_r+0x68>
 8004ce4:	4621      	mov	r1, r4
 8004ce6:	4628      	mov	r0, r5
 8004ce8:	f7ff fe6f 	bl	80049ca <__smakebuf_r>
 8004cec:	89a6      	ldrh	r6, [r4, #12]
 8004cee:	f9b4 700c 	ldrsh.w	r7, [r4, #12]
 8004cf2:	07b3      	lsls	r3, r6, #30
 8004cf4:	d00f      	beq.n	8004d16 <__srefill_r+0x92>
 8004cf6:	2301      	movs	r3, #1
 8004cf8:	4a1b      	ldr	r2, [pc, #108]	; (8004d68 <__srefill_r+0xe4>)
 8004cfa:	491c      	ldr	r1, [pc, #112]	; (8004d6c <__srefill_r+0xe8>)
 8004cfc:	481c      	ldr	r0, [pc, #112]	; (8004d70 <__srefill_r+0xec>)
 8004cfe:	81a3      	strh	r3, [r4, #12]
 8004d00:	f006 0609 	and.w	r6, r6, #9
 8004d04:	f7fe ffca 	bl	8003c9c <_fwalk_sglue>
 8004d08:	2e09      	cmp	r6, #9
 8004d0a:	81a7      	strh	r7, [r4, #12]
 8004d0c:	d103      	bne.n	8004d16 <__srefill_r+0x92>
 8004d0e:	4621      	mov	r1, r4
 8004d10:	4628      	mov	r0, r5
 8004d12:	f7ff fd5b 	bl	80047cc <__sflush_r>
 8004d16:	6922      	ldr	r2, [r4, #16]
 8004d18:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8004d1a:	6963      	ldr	r3, [r4, #20]
 8004d1c:	6a21      	ldr	r1, [r4, #32]
 8004d1e:	6022      	str	r2, [r4, #0]
 8004d20:	4628      	mov	r0, r5
 8004d22:	47b0      	blx	r6
 8004d24:	2800      	cmp	r0, #0
 8004d26:	6060      	str	r0, [r4, #4]
 8004d28:	dc1c      	bgt.n	8004d64 <__srefill_r+0xe0>
 8004d2a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004d2e:	bf17      	itett	ne
 8004d30:	2200      	movne	r2, #0
 8004d32:	f043 0320 	orreq.w	r3, r3, #32
 8004d36:	6062      	strne	r2, [r4, #4]
 8004d38:	f043 0340 	orrne.w	r3, r3, #64	; 0x40
 8004d3c:	e7bc      	b.n	8004cb8 <__srefill_r+0x34>
 8004d3e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004d40:	2900      	cmp	r1, #0
 8004d42:	d0cd      	beq.n	8004ce0 <__srefill_r+0x5c>
 8004d44:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004d48:	4299      	cmp	r1, r3
 8004d4a:	d002      	beq.n	8004d52 <__srefill_r+0xce>
 8004d4c:	4628      	mov	r0, r5
 8004d4e:	f7ff f969 	bl	8004024 <_free_r>
 8004d52:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004d54:	6063      	str	r3, [r4, #4]
 8004d56:	2000      	movs	r0, #0
 8004d58:	6360      	str	r0, [r4, #52]	; 0x34
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d0c0      	beq.n	8004ce0 <__srefill_r+0x5c>
 8004d5e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8004d60:	6023      	str	r3, [r4, #0]
 8004d62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004d64:	2000      	movs	r0, #0
 8004d66:	e7fc      	b.n	8004d62 <__srefill_r+0xde>
 8004d68:	2000000c 	.word	0x2000000c
 8004d6c:	08004c69 	.word	0x08004c69
 8004d70:	20000018 	.word	0x20000018

08004d74 <_init>:
 8004d74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d76:	bf00      	nop
 8004d78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d7a:	bc08      	pop	{r3}
 8004d7c:	469e      	mov	lr, r3
 8004d7e:	4770      	bx	lr

08004d80 <_fini>:
 8004d80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d82:	bf00      	nop
 8004d84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d86:	bc08      	pop	{r3}
 8004d88:	469e      	mov	lr, r3
 8004d8a:	4770      	bx	lr
