---
title:  "Parallel Input Parallel Output"
excerpt: "Register / Buffer PIPO"

categories:
  - Register
tags:
  - [FPGA, Verilog, Logic, Register]

toc: true
toc_sticky: true

date: 2022-01-27
last_modified_at: 2022-03-04
---

# Logic

![PIPO](/images/2022-01-27-PIPO/logic.png)
---

# Design Source

```verilog
module PIPO #(parameter size=4) (
    o,
    clk,
    clear_n,
    load,
    i
    );
    
    output reg [size-1:0]o;
    input clk;
    input clear_n;
    input load;
    input [size-1:0]i;
    
    always@(posedge clk or negedge clear_n)
    begin
        if(!clear_n)
            o <= 0;
        
        else if(load)
            o <= i;
    end
endmodule
```
---

# Simulation Source

```verilog
module Tb_PIPO();
    parameter size = 4;
    
    reg clk, clr_n, load;
    reg [size-1:0]I;
    wire [size-1:0]A;
    
    PIPO sim_PIPO(.o(A), .i(I), .clk(clk), .clear_n(clr_n), .load(load));
    
    initial
    begin
        clr_n = 1'b0;
        load = 1'b0;
        I = 'b0000;
    
        clk = 1'b0;
        forever
            #10 clk = ~clk;
    end
    
    initial
    begin
        #50 I = $urandom%(2**size); load=1'b0; clr_n = 1'b1;
        #50 I = $urandom%(2**size); load=1'b0; clr_n = 1'b1;
        #50 I = $urandom%(2**size); load=1'b1; clr_n = 1'b1;
        #50 I = $urandom%(2**size); load=1'b1; clr_n = 1'b1;
        #50 I = $urandom%(2**size); load=1'b0; clr_n = 1'b0;
        #50 I = $urandom%(2**size); load=1'b1; clr_n = 1'b1;
        #50 I = $urandom%(2**size); load=1'b0; clr_n = 1'b0;
    end
endmodule
```
---

# Simulation data

![Tb_PIPO](/images/2022-01-27-PIPO/tb.png)