
---------- Begin Simulation Statistics ----------
final_tick                                23375695000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    411                       # Simulator instruction rate (inst/s)
host_mem_usage                                9665332                       # Number of bytes of host memory used
host_op_rate                                      422                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 34081.98                       # Real time elapsed on the host
host_tick_rate                                 481824                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14019629                       # Number of instructions simulated
sim_ops                                      14368711                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.016422                       # Number of seconds simulated
sim_ticks                                 16421526875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.240296                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  419059                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               430952                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                705                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              6398                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            436346                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               5528                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            6523                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              995                       # Number of indirect misses.
system.cpu.branchPred.lookups                  491231                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   20194                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          853                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2913196                       # Number of instructions committed
system.cpu.committedOps                       2964635                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.206210                       # CPI: cycles per instruction
system.cpu.discardedOps                         13909                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1589360                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            148362                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           780815                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         3053979                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.311895                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      622                       # number of quiesce instructions executed
system.cpu.numCycles                          9340317                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       622                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2007100     67.70%     67.70% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3394      0.11%     67.82% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::MemRead                 151808      5.12%     72.94% # Class of committed instruction
system.cpu.op_class_0::MemWrite                802333     27.06%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2964635                       # Class of committed instruction
system.cpu.quiesceCycles                     16934126                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6286338                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          881                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6269                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        720302                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  23375695000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  23375695000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  23375695000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  23375695000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              262035                       # Transaction distribution
system.membus.trans_dist::ReadResp             268198                       # Transaction distribution
system.membus.trans_dist::WriteReq              98377                       # Transaction distribution
system.membus.trans_dist::WriteResp             98377                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          641                       # Transaction distribution
system.membus.trans_dist::WriteClean                4                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5613                       # Transaction distribution
system.membus.trans_dist::ReadExReq               260                       # Transaction distribution
system.membus.trans_dist::ReadExResp              261                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           5440                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           723                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       353810                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        353810                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        16151                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        16151                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           52                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2564                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       710522                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10640                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       723778                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       707620                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       707620                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1447549                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       348160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       348160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         5128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       102912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        14107                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       123491                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     22643580                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     22643580                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23115231                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1074588                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000830                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.028799                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1073696     99.92%     99.92% # Request fanout histogram
system.membus.snoop_fanout::1                     892      0.08%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1074588                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1699108251                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              10.3                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            13565500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            15895187                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2534125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  23375695000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           12864360                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1532434865                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              9.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy           27859250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  23375695000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      3990859                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       997715                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      4988574                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       997715                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      3990859                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      4988574                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      4988574                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      4988574                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      9977148                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  23375695000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  23375695000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  23375695000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       196608                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       196608                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       539882                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       539882                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4760                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        10640                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        36896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        45088                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1388546                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1396738                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1472980                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7480                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        14107                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       590196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       721268                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     22216708                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     22347780                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     23411351                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2552589250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             15.5                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   2091940568                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         12.7                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1130474000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          6.9                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  23375695000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  23375695000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  23375695000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3990859                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2993144                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3990859                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     10974863                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3990859                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2993144                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6984003                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3990859                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6984003                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6984003                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     17958866                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  23375695000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  23375695000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  23375695000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  23375695000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  23375695000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  23375695000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  23375695000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2993144                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6984003                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9977148                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2993144                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1029137                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       4022281                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2993144                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9977148                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1029137                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13999429                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  23375695000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       261394                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       261394                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        92416                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        92416                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        14352                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       690178                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       707620                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       459124                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     22085636                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     22643580                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       410522                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       410522    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       410522                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    886465875                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          5.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1399375000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          8.5                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  23375695000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     11981728                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       131072                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     12374944                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       328052                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       655732                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      2995432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      3007720                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        81920                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        10256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        92176                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    729635441                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     15963436                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma      7981718                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    753580595                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     19954296                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     19976949                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     39931244                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    749589736                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     35940385                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma      7981718                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    793511840                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  23375695000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  23375695000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  23375695000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  23375695000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31391748                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5570560                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     37093380                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     16646148                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     34603012                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7847937                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       174080                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8026113                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       520193                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5009409                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      3990859                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1911621754                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    339223024                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      3990859                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2258826495                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1093495394                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1013678456                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2107173850                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      3990859                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   3005117147                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1352901479                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      3990859                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4366000345                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  23375695000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  23375695000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  23375695000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  23375695000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  23375695000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  23375695000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  23375695000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  23375695000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  23375695000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  23375695000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  23375695000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  23375695000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  23375695000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  23375695000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  23375695000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  23375695000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  23375695000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  23375695000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  23375695000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       348160                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1344                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       349504                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       348160                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       348160                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         5440                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         5461                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     21201439                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        81844                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       21283283                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     21201439                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     21201439                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     21201439                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        81844                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      21283283                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  23375695000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  23375695000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  23375695000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  23375695000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  23375695000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  23375695000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  23375695000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  23375695000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  23375695000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  23375695000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  23375695000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  23375695000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  23375695000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  23375695000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       196980                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     16515076                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          61632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16790588                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        41280                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5570560                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5955904                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         3080                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       258049                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             963                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              262357                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          645                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        87040                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              93061                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     11995230                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1005696737                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1029137                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3753122                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1022474227                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2513774                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     15963436                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    339223024                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3990859                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       997715                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            362688808                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2513774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     27958667                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1344919761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3990859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       997715                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1029137                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3753122                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1385163035                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       645.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      7176.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    344811.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       959.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003253442000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          142                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          142                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              473174                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              98784                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      262356                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      93061                       # Number of write requests accepted
system.mem_ctrls.readBursts                    262356                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    93061                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    281                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             16318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             16379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             16396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             16384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             16413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             16422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16378                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            16389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            16352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5828                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5812                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5818                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5815                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5817                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5815                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5813                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5830                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5824                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5819                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5808                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5815                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.79                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.14                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8448509700                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1310375000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15327978450                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32236.99                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58486.99                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       128                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   244320                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   86354                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.79                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                262354                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                93061                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1202                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     367                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     843                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1077                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  230786                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    9158                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    9046                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    9059                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      56                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     81                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    311                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  16330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  15633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    256                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        24471                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    928.798987                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   836.887687                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   253.152925                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          764      3.12%      3.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          759      3.10%      6.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          413      1.69%      7.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          349      1.43%      9.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          367      1.50%     10.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          308      1.26%     12.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          371      1.52%     13.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          434      1.77%     15.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20706     84.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        24471                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          142                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1845.711268                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1949.193612                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            57     40.14%     40.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           21     14.79%     54.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            7      4.93%     59.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.70%     60.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            3      2.11%     62.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           28     19.72%     82.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            2      1.41%     83.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            3      2.11%     85.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            5      3.52%     89.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247           10      7.04%     96.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            5      3.52%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           142                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          142                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     655.443662                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    289.496568                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    474.306594                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             36     25.35%     25.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             3      2.11%     27.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             5      3.52%     30.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            5      3.52%     34.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.70%     35.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      1.41%     36.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      1.41%     38.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.70%     38.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.70%     39.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            5      3.52%     42.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           81     57.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           142                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16772800                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   17984                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5956672                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16790524                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5955904                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1021.39                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       362.74                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1022.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    362.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.81                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.98                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.83                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   16421383750                       # Total gap between requests
system.mem_ctrls.avgGap                      46203.15                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       196980                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     16497284                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        61376                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        43008                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5570560                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        15424                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 11995230.498321127146                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1004613281.430932760239                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1029136.944977292325                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3737533.084906881209                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2619001.285774164833                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 15963436.408528244123                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 339223023.681225180626                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3990859.102132061031                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 939254.925404127571                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         3080                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       258049                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          962                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          645                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        87040                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    173774725                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  15081921930                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     29904655                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     42377140                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  38638267875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  37087566125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 232568231375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   4603534750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma     66967125                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     56420.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58445.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    112847.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     44051.08                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  59904291.28                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   9054581.57                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2671969.57                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   4495639.40                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    261590.33                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10843011390                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    888300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4691426110                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  23375695000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1244                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           622                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     17016221.663987                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    100412175.614488                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          622    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1182000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545314750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             622                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12791605125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  10584089875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  23375695000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1424054                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1424054                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1424054                       # number of overall hits
system.cpu.icache.overall_hits::total         1424054                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         5440                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5440                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5440                       # number of overall misses
system.cpu.icache.overall_misses::total          5440                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    237269375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    237269375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    237269375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    237269375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1429494                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1429494                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1429494                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1429494                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003806                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003806                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003806                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003806                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43615.693934                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43615.693934                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43615.693934                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43615.693934                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         5440                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5440                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         5440                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5440                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    228876750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    228876750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    228876750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    228876750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003806                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003806                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003806                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003806                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42072.931985                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42072.931985                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42072.931985                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42072.931985                       # average overall mshr miss latency
system.cpu.icache.replacements                   5271                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1424054                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1424054                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5440                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5440                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    237269375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    237269375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1429494                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1429494                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003806                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003806                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43615.693934                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43615.693934                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         5440                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5440                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    228876750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    228876750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003806                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003806                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42072.931985                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42072.931985                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  23375695000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           424.599247                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2255867                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5271                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            427.977044                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   424.599247                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.829295                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.829295                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          432                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          390                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2864428                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2864428                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  23375695000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  23375695000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  23375695000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       238311                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           238311                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       238311                       # number of overall hits
system.cpu.dcache.overall_hits::total          238311                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1237                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1237                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1237                       # number of overall misses
system.cpu.dcache.overall_misses::total          1237                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     95704125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     95704125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     95704125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     95704125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       239548                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       239548                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       239548                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       239548                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005164                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005164                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005164                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005164                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 77367.926435                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77367.926435                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 77367.926435                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77367.926435                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          641                       # number of writebacks
system.cpu.dcache.writebacks::total               641                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          254                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          254                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          254                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          254                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          983                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          983                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          983                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          983                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         6602                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6602                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     74921625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     74921625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     74921625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     74921625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     13944375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     13944375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004104                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004104                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004104                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004104                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 76217.319430                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76217.319430                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 76217.319430                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76217.319430                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2112.144047                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2112.144047                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    983                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       150976                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          150976                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          738                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           738                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     57512500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     57512500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       151714                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       151714                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004864                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004864                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77930.216802                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77930.216802                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           15                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          723                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          723                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          641                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          641                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     55461250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     55461250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     13944375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     13944375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004766                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004766                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 76709.889350                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76709.889350                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21754.095164                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21754.095164                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        87335                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          87335                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          499                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          499                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     38191625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     38191625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        87834                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        87834                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005681                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005681                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 76536.322645                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76536.322645                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          239                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          239                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          260                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          260                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         5961                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         5961                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     19460375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     19460375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002960                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002960                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 74847.596154                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74847.596154                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       353810                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       353810                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   3697017500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   3697017500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10449.160566                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10449.160566                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        57934                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        57934                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       295876                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       295876                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3562304251                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3562304251                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12039.855382                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12039.855382                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  23375695000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.850250                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               17689                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               987                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             17.921986                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.850250                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997754                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997754                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          348                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          142                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3789656                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3789656                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  23375695000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  23375695000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                23375844375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    411                       # Simulator instruction rate (inst/s)
host_mem_usage                                9665332                       # Number of bytes of host memory used
host_op_rate                                      422                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 34082.11                       # Real time elapsed on the host
host_tick_rate                                 481827                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14019638                       # Number of instructions simulated
sim_ops                                      14368726                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.016422                       # Number of seconds simulated
sim_ticks                                 16421676250                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.239406                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  419061                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               430958                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                706                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              6400                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            436347                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               5528                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            6524                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              996                       # Number of indirect misses.
system.cpu.branchPred.lookups                  491239                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   20196                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          853                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2913205                       # Number of instructions committed
system.cpu.committedOps                       2964650                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.206282                       # CPI: cycles per instruction
system.cpu.discardedOps                         13916                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1589379                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            148363                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           780816                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         3054170                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.311888                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      622                       # number of quiesce instructions executed
system.cpu.numCycles                          9340556                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       622                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2007108     67.70%     67.70% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3394      0.11%     67.82% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.82% # Class of committed instruction
system.cpu.op_class_0::MemRead                 151814      5.12%     72.94% # Class of committed instruction
system.cpu.op_class_0::MemWrite                802333     27.06%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2964650                       # Class of committed instruction
system.cpu.quiesceCycles                     16934126                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6286386                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          881                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6271                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        720306                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  23375844375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  23375844375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  23375844375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  23375844375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              262035                       # Transaction distribution
system.membus.trans_dist::ReadResp             268200                       # Transaction distribution
system.membus.trans_dist::WriteReq              98377                       # Transaction distribution
system.membus.trans_dist::WriteResp             98377                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          642                       # Transaction distribution
system.membus.trans_dist::WriteClean                4                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5614                       # Transaction distribution
system.membus.trans_dist::ReadExReq               260                       # Transaction distribution
system.membus.trans_dist::ReadExResp              261                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           5440                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           725                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       353810                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        353810                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        16151                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        16151                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           52                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2564                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       710528                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10640                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       723784                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       707620                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       707620                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1447555                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       348160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       348160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         5128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       103104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        14107                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       123683                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     22643580                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     22643580                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23115423                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1074590                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000830                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.028799                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1073698     99.92%     99.92% # Request fanout histogram
system.membus.snoop_fanout::1                     892      0.08%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1074590                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1699118626                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              10.3                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            13565500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            15895187                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2534125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  23375844375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           12875860                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1532434865                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              9.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy           27859250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  23375844375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      3990823                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       997706                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      4988529                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       997706                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      3990823                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      4988529                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      4988529                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      4988529                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      9977057                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  23375844375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  23375844375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  23375844375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       196608                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       196608                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       539882                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       539882                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4760                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        10640                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        36896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        45088                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1388546                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1396738                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1472980                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7480                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        14107                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       590196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       721268                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     22216708                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     22347780                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     23411351                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2552589250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             15.5                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   2091940568                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         12.7                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1130474000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          6.9                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  23375844375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  23375844375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  23375844375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3990823                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2993117                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3990823                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     10974763                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3990823                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2993117                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6983940                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3990823                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6983940                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6983940                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     17958703                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  23375844375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  23375844375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  23375844375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  23375844375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  23375844375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  23375844375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  23375844375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2993117                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6983940                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9977057                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2993117                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1029128                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       4022245                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2993117                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9977057                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1029128                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13999302                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  23375844375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       261394                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       261394                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        92416                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        92416                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        14352                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       690178                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       707620                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       459124                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     22085636                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     22643580                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       410522                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       410522    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       410522                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    886465875                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          5.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1399375000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          8.5                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  23375844375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     11981728                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       131072                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     12374944                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       328052                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       655732                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      2995432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      3007720                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        81920                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        10256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        92176                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    729628804                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     15963291                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma      7981646                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    753573741                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     19954114                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     19976767                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     39930881                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    749582918                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     35940058                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma      7981646                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    793504622                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  23375844375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  23375844375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  23375844375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  23375844375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31391748                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5570560                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     37093380                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     16646148                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     34603012                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7847937                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       174080                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8026113                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       520193                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5009409                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      3990823                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1911604365                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    339219938                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      3990823                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2258805949                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1093485447                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1013669235                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2107154682                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      3990823                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   3005089812                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1352889173                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      3990823                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4365960631                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  23375844375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  23375844375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  23375844375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  23375844375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  23375844375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  23375844375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  23375844375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  23375844375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  23375844375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  23375844375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  23375844375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  23375844375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  23375844375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  23375844375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  23375844375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  23375844375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  23375844375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  23375844375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  23375844375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       348160                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1344                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       349504                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       348160                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       348160                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         5440                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         5461                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     21201246                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        81843                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       21283089                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     21201246                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     21201246                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     21201246                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        81843                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      21283089                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  23375844375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  23375844375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  23375844375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  23375844375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  23375844375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  23375844375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  23375844375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  23375844375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  23375844375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  23375844375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  23375844375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  23375844375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  23375844375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  23375844375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       196980                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     16515076                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          61760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16790716                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        41344                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5570560                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5955968                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         3080                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       258049                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             965                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              262359                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          646                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        87040                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              93062                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     11995121                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1005687589                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1029128                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3760883                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1022472721                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2517648                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     15963291                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    339219938                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3990823                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       997706                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            362689406                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2517648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     27958413                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1344907527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3990823                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       997706                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1029128                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3760883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1385162127                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       646.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      7176.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    344811.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       961.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003253442000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          142                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          142                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              473179                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              98784                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      262358                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      93062                       # Number of write requests accepted
system.mem_ctrls.readBursts                    262358                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    93062                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    281                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             16318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             16379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             16396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             16384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             16413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             16422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            16389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            16352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5828                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5812                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5818                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5815                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5817                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5815                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5813                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5830                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5824                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5819                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5808                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5815                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.79                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.14                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8448509700                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1310385000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15328030950                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32236.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58486.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       128                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   244322                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   86354                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.79                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                262356                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                93062                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1204                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     367                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     843                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1077                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  230786                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    9158                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    9046                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    9059                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      56                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     81                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    311                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  16330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  15633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    256                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        24471                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    928.798987                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   836.887687                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   253.152925                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          764      3.12%      3.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          759      3.10%      6.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          413      1.69%      7.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          349      1.43%      9.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          367      1.50%     10.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          308      1.26%     12.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          371      1.52%     13.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          434      1.77%     15.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20706     84.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        24471                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          142                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1845.711268                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1949.193612                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            57     40.14%     40.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           21     14.79%     54.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            7      4.93%     59.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.70%     60.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            3      2.11%     62.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           28     19.72%     82.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            2      1.41%     83.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            3      2.11%     85.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            5      3.52%     89.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247           10      7.04%     96.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            5      3.52%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           142                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          142                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     655.443662                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    289.496568                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    474.306594                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             36     25.35%     25.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             3      2.11%     27.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             5      3.52%     30.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            5      3.52%     34.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.70%     35.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      1.41%     36.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      1.41%     38.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.70%     38.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.70%     39.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            5      3.52%     42.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           81     57.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           142                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16772928                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   17984                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5956672                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16790652                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5955968                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1021.39                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       362.73                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1022.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    362.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.81                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.98                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.83                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   16421650000                       # Total gap between requests
system.mem_ctrls.avgGap                      46203.51                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       196980                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     16497284                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        61504                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        43008                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5570560                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        15424                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 11995121.387196999043                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1004604143.258517861366                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1029127.583732507192                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3745293.663306753151                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2618977.462790986523                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 15963291.201773632318                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 339219938.037689685822                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3990822.800443408079                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 939246.381744981743                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         3080                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       258049                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          964                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          646                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        87040                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    173774725                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  15081921930                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     29904655                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     42429640                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  38638267875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  37087566125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 232568231375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   4603534750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma     66967125                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     56420.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58445.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    112847.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     44014.15                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  59811560.18                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   9054581.57                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2671969.57                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   4495639.40                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    261590.33                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10843011390                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    888300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4691575485                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  23375844375                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1244                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           622                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     17016221.663987                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    100412175.614488                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          622    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1182000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545314750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             622                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12791754500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  10584089875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  23375844375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1424067                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1424067                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1424067                       # number of overall hits
system.cpu.icache.overall_hits::total         1424067                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         5440                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5440                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5440                       # number of overall misses
system.cpu.icache.overall_misses::total          5440                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    237269375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    237269375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    237269375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    237269375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1429507                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1429507                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1429507                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1429507                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003806                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003806                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003806                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003806                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43615.693934                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43615.693934                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43615.693934                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43615.693934                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         5440                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5440                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         5440                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5440                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    228876750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    228876750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    228876750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    228876750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003806                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003806                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003806                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003806                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42072.931985                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42072.931985                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42072.931985                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42072.931985                       # average overall mshr miss latency
system.cpu.icache.replacements                   5271                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1424067                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1424067                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5440                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5440                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    237269375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    237269375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1429507                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1429507                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003806                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003806                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43615.693934                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43615.693934                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         5440                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5440                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    228876750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    228876750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003806                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003806                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42072.931985                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42072.931985                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  23375844375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           424.599315                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4471988                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5703                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            784.146590                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   424.599315                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.829296                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.829296                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          432                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          390                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2864454                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2864454                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  23375844375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  23375844375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  23375844375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       238315                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           238315                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       238315                       # number of overall hits
system.cpu.dcache.overall_hits::total          238315                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1239                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1239                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1239                       # number of overall misses
system.cpu.dcache.overall_misses::total          1239                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     95824750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     95824750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     95824750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     95824750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       239554                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       239554                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       239554                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       239554                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005172                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005172                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005172                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005172                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 77340.395480                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77340.395480                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 77340.395480                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77340.395480                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          642                       # number of writebacks
system.cpu.dcache.writebacks::total               642                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          254                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          254                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          254                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          254                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          985                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          985                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          985                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          985                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         6602                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6602                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     75039375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     75039375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     75039375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     75039375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     13944375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     13944375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004112                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004112                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004112                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004112                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 76182.106599                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76182.106599                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 76182.106599                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76182.106599                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2112.144047                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2112.144047                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    985                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       150980                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          150980                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          740                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           740                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     57633125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     57633125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       151720                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       151720                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004877                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004877                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77882.601351                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77882.601351                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           15                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          725                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          725                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          641                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          641                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     55579000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     55579000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     13944375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     13944375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004779                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004779                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 76660.689655                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76660.689655                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21754.095164                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21754.095164                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        87335                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          87335                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          499                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          499                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     38191625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     38191625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        87834                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        87834                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005681                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005681                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 76536.322645                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76536.322645                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          239                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          239                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          260                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          260                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         5961                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         5961                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     19460375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     19460375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002960                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002960                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 74847.596154                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74847.596154                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       353810                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       353810                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   3697017500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   3697017500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10449.160566                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10449.160566                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        57934                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        57934                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       295876                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       295876                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3562304251                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3562304251                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12039.855382                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12039.855382                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  23375844375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.850233                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              241416                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1498                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            161.158879                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.850233                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997754                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997754                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          347                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          141                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3789682                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3789682                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  23375844375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  23375844375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
