<!DOCTYPE html>
<html class="no-js" lang="en">

<head>
    <meta charset="utf-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <title>My Portfolio</title>
	<link rel="shortcut icon" href="favicon.ico" type="image/x-icon">
	<link rel="icon" href="favicon.ico" type="image/x-icon">
    <link href="https://fonts.googleapis.com/css?family=Lato:300,400,700,900" rel="stylesheet">
    <link rel="stylesheet" href="libs/font-awesome/css/font-awesome.min.css">
    <link href="css/bootstrap.min.css" rel="stylesheet">
    <link href="css/styles.css" rel="stylesheet">
</head>

<body>
    <div id="mobile-menu-open" class="shadow-large">
        <i class="fa fa-bars" aria-hidden="true"></i>
    </div>
    <!-- End #mobile-menu-toggle -->
    <header>
        <div id="mobile-menu-close">
            <span>Close</span> <i class="fa fa-times" aria-hidden="true"></i>
        </div>
        <ul id="menu" class="shadow">
            <li>
                <a href="#about">About</a>
            </li>
            <li>
                <a href="#experience">Experience</a>
            </li>
            <li>
                <a href="#education">Education</a>
            </li>
            <li>
                <a href="#projects">Projects</a>
            </li>
            <li>
                <a href="#skills">Skills</a>
            </li>
            <li>
                <a href="#contact">Contact</a>
            </li>
        </ul>
    </header>
    <!-- End header -->

    <div id="lead">
        <div id="lead-content">
            <h1>SUYASH GADHAVE</h1>
            <h2>Physical Design Engineer</h2>
         <a href="documents/Suyash_Gadhave_VLSI_Resume.pdf" class="btn-rounded-white" download>Download Resume</a>
        </div>
        <!-- End #lead-content -->

        <div id="lead-overlay"></div>

        <div id="lead-down">
            <span>
                <i class="fa fa-chevron-down" aria-hidden="true"></i>
            </span>
        </div>
        <!-- End #lead-down -->
    </div>
    <!-- End #lead -->

    <div id="about">
        <div class="container">
            <div class="row">
                <div class="col-md-4">
                    <h2 class="heading">About Me</h2>
                </div>
                <div class="col-md-8">
                  <p>
			    Hello there! I’m <b>Suyash Gadhave</b>, a <b>Physical Design Engineer</b> passionate about <b>VLSI backend design, timing closure, and sign-off methodologies</b>. With hands-on experience in <b>RTL-to-GDSII flow</b>, I have worked across <b>7nm, 14nm, and 28nm technology nodes</b>, focusing on <b>timing optimization, congestion resolution, and power integrity improvements</b>.
			</p>
			
			<p>
			    Currently, I’m part of <b>Pragmatic Silicon</b>, where I execute <b>physical design and STA methodologies</b>, ensuring <b>100% DRC/LVS clean designs</b>. Previously, I trained at <b>VLSIGURU Training Institute</b>, specializing in <b>multi-voltage domain designs and clock tree synthesis</b>. Additionally, during my internship at <b>GE Healthcare</b>, I worked on <b>FPGA design migration, RTL updates, and automation scripting</b>, contributing to <b>30% efficiency improvements</b> in verification processes.
			</p>
			
			<p>
			    I hold an <b>M.Tech in Microelectronics</b> from <b>Manipal Institute of Technology</b> and a <b>B.E. in Instrumentation & Control</b>. My expertise spans <b>physical design methodologies, ASIC design, power distribution, and clock optimization</b>, with strong skills in <b>TCL, Python, and Shell scripting</b>.
			</p>
			
			<p>
			    Beyond work, I actively contribute to <b>VLSI research</b>, having published <b>conference papers</b> on <b>Multiply-Accumulate Units for CNNs</b> and <b>Low-Power CNN Design</b>. I am always eager to explore <b>new methodologies that enhance VLSI design efficiency</b> and push the boundaries of <b>semiconductor innovation</b>.
			</p>

                </div>
            </div>
        </div>
    </div>
    <!-- End #about -->

    <div id="experience" class="background-alt">
        <h2 class="heading">Experience</h2>
        <div id="experience-timeline">
            <div data-date="September 2024 – Present">
                <h3>Pragmatic Silicon</h3>
                <h4>Physical Design Engineer & STA</h4>
                <p>
			I have hands-on experience executing the full RTL-to-GDSII flow across 7nm, 14nm, and 28nm nodes, ensuring 100% DRC/LVS signoff. My expertise includes engineering and refining TSPC flip-flops (45nm) in Cadence Virtuoso, achieving a 15% delay reduction. I have resolved over 100 setup/hold violations through buffer insertion, cell sizing, and path optimization, significantly improving timing closure. Additionally, I have conducted critical sign-off checks, including DRV, DRC, IR drop, max transition, and max capacitance, enhancing power integrity by 20%. By implementing ECO changes, I successfully addressed 50+ congestion and routing issues, legalized 1.2 million cells, and ensured clean routing. My collaboration with the clock team led to a 30% reduction in skew, optimizing overall timing performance. Furthermore, I have optimized power grid connectivity, reducing IR drop by 10% and improving overall design robustness, while executing comprehensive signoff methodologies to achieve 100% DRC/LVS clean designs.
                </p>
            </div>

            <div data-date="February 2024 – September 2024">
                <h3>Vlsiguru Training Institute</h3>
                <h4>Physical Design Trainee</h4>
                <p>
			I have experience in designing and deploying multi-voltage domains, optimizing power grids (rings, straps, and rails) to reduce IR drop by 15% and mitigate EM violations by 25%. By debugging voltage area violations, I enhanced design integrity and reduced re-spins by 40%. My expertise in macro placement and clock tree synthesis helped minimize congestion by 25% while achieving a clock skew of less than 10ps. Additionally, I performed comprehensive physical verification, including DRC, LVS, IR drop, and EM analysis, ensuring a 100% tapeout-ready design.                </p>
            </div>

            <div data-date="July 2023 – June 2024">
                <h3>GE Healthcare</h3>
                <h4>FPGA INTERN</h4>
                <p>
		       I have worked on the FPGA design migration, where I updated 200+ RTL modules and modified pin configurations to ensure 99.5% functional accuracy and seamless integration into the new FPGA architecture. I performed verification and validation of subsystems, maintaining high functional accuracy. By automating verification processes using Tcl and Python scripts, I reduced test cycle time by 30% and improved debugging efficiency by 40%. Additionally, I developed scripts for signal monitoring and validation, streamlining debugging and reducing manual effort by 50%. Collaborating closely with the team, I contributed to a smooth transition from the obsolete FPGA to the new architecture, leading to a 20% reduction in project delivery time.                </p>
            </div>
        </div>
    </div>
    <!-- End #experience -->

    <div id="education">
        <h2 class="heading">Education</h2>
        <div class="education-block">
            <h3>Manipal Institute of Technology</h3>
            <span class="education-date">2024</span>
            <h4>Master of Technology in Microelectronics</h4>
            <p>
               During my M.Tech, I gained expertise in VLSI design, focusing on digital, analog, and physical design methodologies. I worked with CAD tools for layout, verification, and low-power techniques. I explored processor architectures, semiconductor fabrication, RF design, and mixed-signal systems, enhancing my ASIC and FPGA expertise.            </p>
        </div>
        <!-- End .education-block -->

        <div class="education-block">
            <h3>University of Pune</h3>
            <span class="education-date">2021</span>
            <h4>Bachelor of Engineering in Instrumentation and Control</h4>
            <p>
               I hold a B.E. in Instrumentation & Control, where I built a strong foundation in electronics, embedded systems, and automation. I gained expertise in sensors, control systems, signal processing, and hardware design, which enhanced my understanding of VLSI, FPGA, and SoC architectures. 
        </div>
        <!-- End .education-block -->
    </div>
    <!-- End #education -->

    <div id="projects" class="background-alt">
        <h2 class="heading">Projects</h2>
        <div class="container">
            <div class="row">
                <div class="project shadow-large">
                    <div class="project-image">
                        <img src="images/project.jpg" />
                    </div>
                    <!-- End .project-image -->
                    <div class="project-info">
                        <h3>Physical Design Implementation on 7nm</h3>
                        <p>
                            Designed and optimized a 7nm SoC with 135 macros and 1.2M gates at 1GHz. Executed floorplanning, placement, CTS, routing, and timing closure in Innovus. Addressed DRV/DRC violations and performed multiple iterations to meet timing specifications.                        </p>
                        <a href="#">View Project</a>
                    </div>
                    <!-- End .project-info -->
                </div>
                <!-- End .project -->

                <div class="project shadow-large">
                    <div class="project-image">
                        <img src="images/project.jpg" />
                    </div>
                    <!-- End .project-image -->
                    <div class="project-info">
                        <h3>Timing Analysis and ECO on 14nm</h3>
                        <p>
                            Analyzed timing paths in a 14nm design with 7 macros, 1.4M instances, and 16 metal layers. Utilized PT, Star-RC, and Tweaker for timing report analysis, ECO generation, and setup/hold violation fixes via cell sizing and swapping.
                        </p>
                        <a href="#">View Project</a>
                    </div>
                    <!-- End .project-info -->
                </div>
				<!-- End .project -->
				<div class="project shadow-large">
                    <div class="project-image">
                        <img src="images/project.jpg" />
                    </div>
                    <!-- End .project-image -->
                    <div class="project-info">
                        <h3>TSPC Flip-Flop Integration & Timing Analysis</h3>
                        <p>
                            Replaced conventional DFFs with TSPC flip-flops for power and speed optimization. Conducted synthesis, timing analysis, and optimization in Genus, Innovus, and Tempus. Addressed glitches via transistor sizing and drive strength adjustments.
                        </p>
                        <a href="#">View Project</a>
                    </div>
                    <!-- End .project-info -->
                </div>
				<!-- End .project -->
				<div class="project shadow-large">
                    <div class="project-image">
                        <img src="images/project.jpg" />
                    </div>
                    <!-- End .project-image -->
                    <div class="project-info">
                        <h3>TGPU Design and Implementation</h3>
                        <p>
                            Developed a minimal GPU architecture in Verilog, implementing compute cores, memory controllers, and dispatchers for SIMD execution. Conducted RTL synthesis, physical design, and timing closure while optimizing power and area footprint.
                        </p>
                        <a href="#">View Project</a>
                    </div>
                    <!-- End .project-info -->
                </div>
				<!-- End .project -->
            </div>
        </div>
    </div>
    <!-- End #projects -->

    <div id="skills">
        <h2 class="heading">Skills</h2>
        <ul>
	    <li>Suyash</li>
            <li>JavaScript</li>
            <li>Python</li>
            <li>Ruby</li>
            <li>Go</li>
            <li>Node.js</li>
            <li>AngularJs</li>
            <li>React</li>
            <li>Elixir</li>
            <li>Java</li>
            <li>C</li>
            <li>C#</li>
            <li>C++</li>
            <li>Ruby on Rails</li>
            <li>JavaScript</li>
            <li>Python</li>
            <li>Ruby</li>
            <li>Go</li>
            <li>Node.js</li>
            <li>AngularJs</li>
            <li>React</li>
            <li>Elixir</li>
            <li>Java</li>
            <li>C</li>
            <li>C#</li>
            <li>C++</li>
            <li>Ruby on Rails</li>
        </ul>
    </div>
    <!-- End #skills -->

    <div id="contact">
        <h2>Get in Touch</h2>
        <div id="contact-form">
            <form method="POST" action="https://formspree.io/email@email.com">
                <input type="hidden" name="_subject" value="Contact request from personal website" />
                <input type="email" name="_replyto" placeholder="Your email" required>
                <textarea name="message" placeholder="Your message" required></textarea>
                <button type="submit">Send</button>
            </form>
        </div>
        <!-- End #contact-form -->
    </div>
    <!-- End #contact -->

    <footer>
        <div class="container">
            <div class="row">
                <div class="col-sm-5 copyright">
                    <p>
                        Copyright &copy; <span id="current-year">2022</span> YOUR NAME
                    </p>
                </div>
                <div class="col-sm-2 top">
                    <span id="to-top">
                        <i class="fa fa-chevron-up" aria-hidden="true"></i>
                    </span>
                </div>
                <div class="col-sm-5 social">
                    <ul>
                        <li>
                            <a href="https://github.com/" target="_blank"><i class="fa fa-github" aria-hidden="true"></i></a>
                        </li>
                        <li>
                            <a href="https://stackoverflow.com/" target="_blank"><i class="fa fa-stack-overflow" aria-hidden="true"></i></a>
                        </li>
                        <li>
                            <a href="https://linkedin.com/" target="_blank"><i class="fa fa-linkedin" aria-hidden="true"></i></a>
                        </li>
                        <li>
                            <a href="https://www.facebook.com/" target="_blank"><i class="fa fa-facebook" aria-hidden="true"></i></a>
                        </li>
                        <li>
                            <a href="https://twitter.com/" target="_blank"><i class="fa fa-twitter" aria-hidden="true"></i></a>
                        </li>
                        <li>
                            <a href="https://plus.google.com/" target="_blank"><i class="fa fa-google-plus" aria-hidden="true"></i></a>
                        </li>
                    </ul>
                </div>
            </div>
        </div>
    </footer>
    <!-- End footer -->

    <script src="https://ajax.googleapis.com/ajax/libs/jquery/1.12.4/jquery.min.js"></script>
    <script src="js/scripts.min.js"></script>
</body>

</html>
