vhdtdtfi -lib work /home/011/e/ex/exh150330/repos/fpga-proc/proj/processor.v -lang verilog -prj proj -o processor.spl -module processor -template /proj/cad/xilinx_14.7/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 processor.spl /home/011/e/ex/exh150330/repos/fpga-proc/proj/processor.sym 
vhdtdtfi -lang verilog -prj proj -o /home/011/e/ex/exh150330/repos/fpga-proc/proj/processor.tfi -lib work /home/011/e/ex/exh150330/repos/fpga-proc/proj//processor.v -module processor -template /proj/cad/xilinx_14.7/14.7/ISE_DS/ISE//data/tfi.tft -deleteonerror 
vhdtdtfi -lang verilog -prj proj -o /home/011/e/ex/exh150330/repos/fpga-proc/proj/processor.tfi -lib work /home/011/e/ex/exh150330/repos/fpga-proc/proj//processor.v -module processor -template /proj/cad/xilinx_14.7/14.7/ISE_DS/ISE//data/tfi.tft -deleteonerror 
