Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Oct 23 18:06:05 2022
| Host         : DESKTOP-D78LMBQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: unitA/delay_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: unitB/delay_reg/Q (HIGH)

 There are 463 register/latch pins with no clock driven by root clock pin: unit_20khz/CLOCK_flex_reg/Q (HIGH)

 There are 157 register/latch pins with no clock driven by root clock pin: unit_6p25m/CLOCK_flex_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: unit_audio/sclk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1256 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.891        0.000                      0                  351        0.116        0.000                      0                  351        4.500        0.000                       0                   148  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.891        0.000                      0                  351        0.116        0.000                      0                  351        4.500        0.000                       0                   148  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.891ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.891ns  (required time - arrival time)
  Source:                 unitA/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitA/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.515ns  (logic 1.671ns (37.007%)  route 2.844ns (62.993%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.567     5.088    unitA/baysis_clock_IBUF_BUFG
    SLICE_X28Y48         FDRE                                         r  unitA/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  unitA/count_reg[15]/Q
                         net (fo=2, routed)           1.077     6.621    unitA/count_reg[15]
    SLICE_X29Y48         LUT3 (Prop_lut3_I0_O)        0.124     6.745 r  unitA/count[0]_i_12/O
                         net (fo=1, routed)           0.000     6.745    unitA/count[0]_i_12_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.295 r  unitA/count_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.295    unitA/count_reg[0]_i_5_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.523 r  unitA/count_reg[0]_i_3/CO[2]
                         net (fo=2, routed)           0.563     8.086    unitA/count_reg[0]_i_3_n_1
    SLICE_X29Y46         LUT2 (Prop_lut2_I1_O)        0.313     8.399 r  unitA/count[0]_i_1/O
                         net (fo=32, routed)          1.205     9.604    unitA/count
    SLICE_X28Y50         FDRE                                         r  unitA/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000    10.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.341 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.438    14.779    unitA/baysis_clock_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  unitA/count_reg[20]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X28Y50         FDRE (Setup_fdre_C_R)       -0.429    14.494    unitA/count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                          -9.604    
  -------------------------------------------------------------------
                         slack                                  4.891    

Slack (MET) :             4.891ns  (required time - arrival time)
  Source:                 unitA/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitA/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.515ns  (logic 1.671ns (37.007%)  route 2.844ns (62.993%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.567     5.088    unitA/baysis_clock_IBUF_BUFG
    SLICE_X28Y48         FDRE                                         r  unitA/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  unitA/count_reg[15]/Q
                         net (fo=2, routed)           1.077     6.621    unitA/count_reg[15]
    SLICE_X29Y48         LUT3 (Prop_lut3_I0_O)        0.124     6.745 r  unitA/count[0]_i_12/O
                         net (fo=1, routed)           0.000     6.745    unitA/count[0]_i_12_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.295 r  unitA/count_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.295    unitA/count_reg[0]_i_5_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.523 r  unitA/count_reg[0]_i_3/CO[2]
                         net (fo=2, routed)           0.563     8.086    unitA/count_reg[0]_i_3_n_1
    SLICE_X29Y46         LUT2 (Prop_lut2_I1_O)        0.313     8.399 r  unitA/count[0]_i_1/O
                         net (fo=32, routed)          1.205     9.604    unitA/count
    SLICE_X28Y50         FDRE                                         r  unitA/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000    10.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.341 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.438    14.779    unitA/baysis_clock_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  unitA/count_reg[21]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X28Y50         FDRE (Setup_fdre_C_R)       -0.429    14.494    unitA/count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                          -9.604    
  -------------------------------------------------------------------
                         slack                                  4.891    

Slack (MET) :             4.891ns  (required time - arrival time)
  Source:                 unitA/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitA/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.515ns  (logic 1.671ns (37.007%)  route 2.844ns (62.993%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.567     5.088    unitA/baysis_clock_IBUF_BUFG
    SLICE_X28Y48         FDRE                                         r  unitA/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  unitA/count_reg[15]/Q
                         net (fo=2, routed)           1.077     6.621    unitA/count_reg[15]
    SLICE_X29Y48         LUT3 (Prop_lut3_I0_O)        0.124     6.745 r  unitA/count[0]_i_12/O
                         net (fo=1, routed)           0.000     6.745    unitA/count[0]_i_12_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.295 r  unitA/count_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.295    unitA/count_reg[0]_i_5_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.523 r  unitA/count_reg[0]_i_3/CO[2]
                         net (fo=2, routed)           0.563     8.086    unitA/count_reg[0]_i_3_n_1
    SLICE_X29Y46         LUT2 (Prop_lut2_I1_O)        0.313     8.399 r  unitA/count[0]_i_1/O
                         net (fo=32, routed)          1.205     9.604    unitA/count
    SLICE_X28Y50         FDRE                                         r  unitA/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000    10.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.341 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.438    14.779    unitA/baysis_clock_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  unitA/count_reg[22]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X28Y50         FDRE (Setup_fdre_C_R)       -0.429    14.494    unitA/count_reg[22]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                          -9.604    
  -------------------------------------------------------------------
                         slack                                  4.891    

Slack (MET) :             4.891ns  (required time - arrival time)
  Source:                 unitA/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitA/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.515ns  (logic 1.671ns (37.007%)  route 2.844ns (62.993%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.567     5.088    unitA/baysis_clock_IBUF_BUFG
    SLICE_X28Y48         FDRE                                         r  unitA/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  unitA/count_reg[15]/Q
                         net (fo=2, routed)           1.077     6.621    unitA/count_reg[15]
    SLICE_X29Y48         LUT3 (Prop_lut3_I0_O)        0.124     6.745 r  unitA/count[0]_i_12/O
                         net (fo=1, routed)           0.000     6.745    unitA/count[0]_i_12_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.295 r  unitA/count_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.295    unitA/count_reg[0]_i_5_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.523 r  unitA/count_reg[0]_i_3/CO[2]
                         net (fo=2, routed)           0.563     8.086    unitA/count_reg[0]_i_3_n_1
    SLICE_X29Y46         LUT2 (Prop_lut2_I1_O)        0.313     8.399 r  unitA/count[0]_i_1/O
                         net (fo=32, routed)          1.205     9.604    unitA/count
    SLICE_X28Y50         FDRE                                         r  unitA/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000    10.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.341 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.438    14.779    unitA/baysis_clock_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  unitA/count_reg[23]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X28Y50         FDRE (Setup_fdre_C_R)       -0.429    14.494    unitA/count_reg[23]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                          -9.604    
  -------------------------------------------------------------------
                         slack                                  4.891    

Slack (MET) :             4.900ns  (required time - arrival time)
  Source:                 unitA/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitA/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.506ns  (logic 1.671ns (37.081%)  route 2.835ns (62.919%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.567     5.088    unitA/baysis_clock_IBUF_BUFG
    SLICE_X28Y48         FDRE                                         r  unitA/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  unitA/count_reg[15]/Q
                         net (fo=2, routed)           1.077     6.621    unitA/count_reg[15]
    SLICE_X29Y48         LUT3 (Prop_lut3_I0_O)        0.124     6.745 r  unitA/count[0]_i_12/O
                         net (fo=1, routed)           0.000     6.745    unitA/count[0]_i_12_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.295 r  unitA/count_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.295    unitA/count_reg[0]_i_5_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.523 r  unitA/count_reg[0]_i_3/CO[2]
                         net (fo=2, routed)           0.563     8.086    unitA/count_reg[0]_i_3_n_1
    SLICE_X29Y46         LUT2 (Prop_lut2_I1_O)        0.313     8.399 r  unitA/count[0]_i_1/O
                         net (fo=32, routed)          1.196     9.595    unitA/count
    SLICE_X28Y52         FDRE                                         r  unitA/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000    10.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.341 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.438    14.779    unitA/baysis_clock_IBUF_BUFG
    SLICE_X28Y52         FDRE                                         r  unitA/count_reg[28]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X28Y52         FDRE (Setup_fdre_C_R)       -0.429    14.494    unitA/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                          -9.595    
  -------------------------------------------------------------------
                         slack                                  4.900    

Slack (MET) :             4.900ns  (required time - arrival time)
  Source:                 unitA/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitA/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.506ns  (logic 1.671ns (37.081%)  route 2.835ns (62.919%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.567     5.088    unitA/baysis_clock_IBUF_BUFG
    SLICE_X28Y48         FDRE                                         r  unitA/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  unitA/count_reg[15]/Q
                         net (fo=2, routed)           1.077     6.621    unitA/count_reg[15]
    SLICE_X29Y48         LUT3 (Prop_lut3_I0_O)        0.124     6.745 r  unitA/count[0]_i_12/O
                         net (fo=1, routed)           0.000     6.745    unitA/count[0]_i_12_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.295 r  unitA/count_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.295    unitA/count_reg[0]_i_5_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.523 r  unitA/count_reg[0]_i_3/CO[2]
                         net (fo=2, routed)           0.563     8.086    unitA/count_reg[0]_i_3_n_1
    SLICE_X29Y46         LUT2 (Prop_lut2_I1_O)        0.313     8.399 r  unitA/count[0]_i_1/O
                         net (fo=32, routed)          1.196     9.595    unitA/count
    SLICE_X28Y52         FDRE                                         r  unitA/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000    10.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.341 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.438    14.779    unitA/baysis_clock_IBUF_BUFG
    SLICE_X28Y52         FDRE                                         r  unitA/count_reg[29]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X28Y52         FDRE (Setup_fdre_C_R)       -0.429    14.494    unitA/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                          -9.595    
  -------------------------------------------------------------------
                         slack                                  4.900    

Slack (MET) :             4.900ns  (required time - arrival time)
  Source:                 unitA/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitA/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.506ns  (logic 1.671ns (37.081%)  route 2.835ns (62.919%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.567     5.088    unitA/baysis_clock_IBUF_BUFG
    SLICE_X28Y48         FDRE                                         r  unitA/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  unitA/count_reg[15]/Q
                         net (fo=2, routed)           1.077     6.621    unitA/count_reg[15]
    SLICE_X29Y48         LUT3 (Prop_lut3_I0_O)        0.124     6.745 r  unitA/count[0]_i_12/O
                         net (fo=1, routed)           0.000     6.745    unitA/count[0]_i_12_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.295 r  unitA/count_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.295    unitA/count_reg[0]_i_5_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.523 r  unitA/count_reg[0]_i_3/CO[2]
                         net (fo=2, routed)           0.563     8.086    unitA/count_reg[0]_i_3_n_1
    SLICE_X29Y46         LUT2 (Prop_lut2_I1_O)        0.313     8.399 r  unitA/count[0]_i_1/O
                         net (fo=32, routed)          1.196     9.595    unitA/count
    SLICE_X28Y52         FDRE                                         r  unitA/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000    10.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.341 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.438    14.779    unitA/baysis_clock_IBUF_BUFG
    SLICE_X28Y52         FDRE                                         r  unitA/count_reg[30]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X28Y52         FDRE (Setup_fdre_C_R)       -0.429    14.494    unitA/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                          -9.595    
  -------------------------------------------------------------------
                         slack                                  4.900    

Slack (MET) :             4.900ns  (required time - arrival time)
  Source:                 unitA/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitA/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.506ns  (logic 1.671ns (37.081%)  route 2.835ns (62.919%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.567     5.088    unitA/baysis_clock_IBUF_BUFG
    SLICE_X28Y48         FDRE                                         r  unitA/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  unitA/count_reg[15]/Q
                         net (fo=2, routed)           1.077     6.621    unitA/count_reg[15]
    SLICE_X29Y48         LUT3 (Prop_lut3_I0_O)        0.124     6.745 r  unitA/count[0]_i_12/O
                         net (fo=1, routed)           0.000     6.745    unitA/count[0]_i_12_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.295 r  unitA/count_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.295    unitA/count_reg[0]_i_5_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.523 r  unitA/count_reg[0]_i_3/CO[2]
                         net (fo=2, routed)           0.563     8.086    unitA/count_reg[0]_i_3_n_1
    SLICE_X29Y46         LUT2 (Prop_lut2_I1_O)        0.313     8.399 r  unitA/count[0]_i_1/O
                         net (fo=32, routed)          1.196     9.595    unitA/count
    SLICE_X28Y52         FDRE                                         r  unitA/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000    10.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.341 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.438    14.779    unitA/baysis_clock_IBUF_BUFG
    SLICE_X28Y52         FDRE                                         r  unitA/count_reg[31]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X28Y52         FDRE (Setup_fdre_C_R)       -0.429    14.494    unitA/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                          -9.595    
  -------------------------------------------------------------------
                         slack                                  4.900    

Slack (MET) :             5.058ns  (required time - arrival time)
  Source:                 unitA/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitA/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.348ns  (logic 1.671ns (38.432%)  route 2.677ns (61.568%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.567     5.088    unitA/baysis_clock_IBUF_BUFG
    SLICE_X28Y48         FDRE                                         r  unitA/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  unitA/count_reg[15]/Q
                         net (fo=2, routed)           1.077     6.621    unitA/count_reg[15]
    SLICE_X29Y48         LUT3 (Prop_lut3_I0_O)        0.124     6.745 r  unitA/count[0]_i_12/O
                         net (fo=1, routed)           0.000     6.745    unitA/count[0]_i_12_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.295 r  unitA/count_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.295    unitA/count_reg[0]_i_5_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.523 r  unitA/count_reg[0]_i_3/CO[2]
                         net (fo=2, routed)           0.563     8.086    unitA/count_reg[0]_i_3_n_1
    SLICE_X29Y46         LUT2 (Prop_lut2_I1_O)        0.313     8.399 r  unitA/count[0]_i_1/O
                         net (fo=32, routed)          1.037     9.436    unitA/count
    SLICE_X28Y51         FDRE                                         r  unitA/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000    10.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.341 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.438    14.779    unitA/baysis_clock_IBUF_BUFG
    SLICE_X28Y51         FDRE                                         r  unitA/count_reg[24]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X28Y51         FDRE (Setup_fdre_C_R)       -0.429    14.494    unitA/count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                          -9.436    
  -------------------------------------------------------------------
                         slack                                  5.058    

Slack (MET) :             5.058ns  (required time - arrival time)
  Source:                 unitA/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitA/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.348ns  (logic 1.671ns (38.432%)  route 2.677ns (61.568%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.567     5.088    unitA/baysis_clock_IBUF_BUFG
    SLICE_X28Y48         FDRE                                         r  unitA/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  unitA/count_reg[15]/Q
                         net (fo=2, routed)           1.077     6.621    unitA/count_reg[15]
    SLICE_X29Y48         LUT3 (Prop_lut3_I0_O)        0.124     6.745 r  unitA/count[0]_i_12/O
                         net (fo=1, routed)           0.000     6.745    unitA/count[0]_i_12_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.295 r  unitA/count_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.295    unitA/count_reg[0]_i_5_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.523 r  unitA/count_reg[0]_i_3/CO[2]
                         net (fo=2, routed)           0.563     8.086    unitA/count_reg[0]_i_3_n_1
    SLICE_X29Y46         LUT2 (Prop_lut2_I1_O)        0.313     8.399 r  unitA/count[0]_i_1/O
                         net (fo=32, routed)          1.037     9.436    unitA/count
    SLICE_X28Y51         FDRE                                         r  unitA/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000    10.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.341 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.438    14.779    unitA/baysis_clock_IBUF_BUFG
    SLICE_X28Y51         FDRE                                         r  unitA/count_reg[25]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X28Y51         FDRE (Setup_fdre_C_R)       -0.429    14.494    unitA/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                          -9.436    
  -------------------------------------------------------------------
                         slack                                  5.058    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 unitA/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitA/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.555%)  route 0.134ns (27.445%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.564     1.447    unitA/baysis_clock_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  unitA/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  unitA/count_reg[18]/Q
                         net (fo=2, routed)           0.134     1.722    unitA/count_reg[18]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  unitA/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.882    unitA/count_reg[16]_i_1_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.936 r  unitA/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.936    unitA/count_reg[20]_i_1_n_7
    SLICE_X28Y50         FDRE                                         r  unitA/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.832     1.959    unitA/baysis_clock_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  unitA/count_reg[20]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    unitA/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 unitA/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitA/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.158%)  route 0.134ns (26.842%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.564     1.447    unitA/baysis_clock_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  unitA/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  unitA/count_reg[18]/Q
                         net (fo=2, routed)           0.134     1.722    unitA/count_reg[18]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  unitA/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.882    unitA/count_reg[16]_i_1_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.947 r  unitA/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.947    unitA/count_reg[20]_i_1_n_5
    SLICE_X28Y50         FDRE                                         r  unitA/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.832     1.959    unitA/baysis_clock_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  unitA/count_reg[22]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    unitA/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 unitA/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitA/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.436%)  route 0.134ns (25.564%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.564     1.447    unitA/baysis_clock_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  unitA/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  unitA/count_reg[18]/Q
                         net (fo=2, routed)           0.134     1.722    unitA/count_reg[18]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  unitA/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.882    unitA/count_reg[16]_i_1_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.972 r  unitA/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.972    unitA/count_reg[20]_i_1_n_6
    SLICE_X28Y50         FDRE                                         r  unitA/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.832     1.959    unitA/baysis_clock_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  unitA/count_reg[21]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    unitA/count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 unitA/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitA/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.436%)  route 0.134ns (25.564%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.564     1.447    unitA/baysis_clock_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  unitA/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  unitA/count_reg[18]/Q
                         net (fo=2, routed)           0.134     1.722    unitA/count_reg[18]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  unitA/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.882    unitA/count_reg[16]_i_1_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.972 r  unitA/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.972    unitA/count_reg[20]_i_1_n_4
    SLICE_X28Y50         FDRE                                         r  unitA/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.832     1.959    unitA/baysis_clock_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  unitA/count_reg[23]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    unitA/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 unitA/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitA/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.394ns (74.581%)  route 0.134ns (25.419%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.564     1.447    unitA/baysis_clock_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  unitA/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  unitA/count_reg[18]/Q
                         net (fo=2, routed)           0.134     1.722    unitA/count_reg[18]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  unitA/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.882    unitA/count_reg[16]_i_1_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.921 r  unitA/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.921    unitA/count_reg[20]_i_1_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.975 r  unitA/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.975    unitA/count_reg[24]_i_1_n_7
    SLICE_X28Y51         FDRE                                         r  unitA/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.832     1.959    unitA/baysis_clock_IBUF_BUFG
    SLICE_X28Y51         FDRE                                         r  unitA/count_reg[24]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y51         FDRE (Hold_fdre_C_D)         0.105     1.820    unitA/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 unitA/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitA/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.405ns (75.099%)  route 0.134ns (24.901%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.564     1.447    unitA/baysis_clock_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  unitA/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  unitA/count_reg[18]/Q
                         net (fo=2, routed)           0.134     1.722    unitA/count_reg[18]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  unitA/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.882    unitA/count_reg[16]_i_1_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.921 r  unitA/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.921    unitA/count_reg[20]_i_1_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.986 r  unitA/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.986    unitA/count_reg[24]_i_1_n_5
    SLICE_X28Y51         FDRE                                         r  unitA/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.832     1.959    unitA/baysis_clock_IBUF_BUFG
    SLICE_X28Y51         FDRE                                         r  unitA/count_reg[26]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y51         FDRE (Hold_fdre_C_D)         0.105     1.820    unitA/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 unitA/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitA/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.430ns (76.203%)  route 0.134ns (23.797%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.564     1.447    unitA/baysis_clock_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  unitA/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  unitA/count_reg[18]/Q
                         net (fo=2, routed)           0.134     1.722    unitA/count_reg[18]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  unitA/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.882    unitA/count_reg[16]_i_1_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.921 r  unitA/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.921    unitA/count_reg[20]_i_1_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.011 r  unitA/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.011    unitA/count_reg[24]_i_1_n_6
    SLICE_X28Y51         FDRE                                         r  unitA/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.832     1.959    unitA/baysis_clock_IBUF_BUFG
    SLICE_X28Y51         FDRE                                         r  unitA/count_reg[25]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y51         FDRE (Hold_fdre_C_D)         0.105     1.820    unitA/count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 unitA/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitA/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.430ns (76.203%)  route 0.134ns (23.797%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.564     1.447    unitA/baysis_clock_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  unitA/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  unitA/count_reg[18]/Q
                         net (fo=2, routed)           0.134     1.722    unitA/count_reg[18]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  unitA/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.882    unitA/count_reg[16]_i_1_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.921 r  unitA/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.921    unitA/count_reg[20]_i_1_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.011 r  unitA/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.011    unitA/count_reg[24]_i_1_n_4
    SLICE_X28Y51         FDRE                                         r  unitA/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.832     1.959    unitA/baysis_clock_IBUF_BUFG
    SLICE_X28Y51         FDRE                                         r  unitA/count_reg[27]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y51         FDRE (Hold_fdre_C_D)         0.105     1.820    unitA/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 unitA/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitA/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.433ns (76.329%)  route 0.134ns (23.672%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.564     1.447    unitA/baysis_clock_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  unitA/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  unitA/count_reg[18]/Q
                         net (fo=2, routed)           0.134     1.722    unitA/count_reg[18]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  unitA/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.882    unitA/count_reg[16]_i_1_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.921 r  unitA/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.921    unitA/count_reg[20]_i_1_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.960 r  unitA/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.960    unitA/count_reg[24]_i_1_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.014 r  unitA/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.014    unitA/count_reg[28]_i_1_n_7
    SLICE_X28Y52         FDRE                                         r  unitA/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.832     1.959    unitA/baysis_clock_IBUF_BUFG
    SLICE_X28Y52         FDRE                                         r  unitA/count_reg[28]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y52         FDRE (Hold_fdre_C_D)         0.105     1.820    unitA/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 unitA/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitA/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.444ns (76.779%)  route 0.134ns (23.221%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.564     1.447    unitA/baysis_clock_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  unitA/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  unitA/count_reg[18]/Q
                         net (fo=2, routed)           0.134     1.722    unitA/count_reg[18]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  unitA/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.882    unitA/count_reg[16]_i_1_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.921 r  unitA/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.921    unitA/count_reg[20]_i_1_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.960 r  unitA/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.960    unitA/count_reg[24]_i_1_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.025 r  unitA/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.025    unitA/count_reg[28]_i_1_n_5
    SLICE_X28Y52         FDRE                                         r  unitA/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  baysis_clock (IN)
                         net (fo=0)                   0.000     0.000    baysis_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  baysis_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    baysis_clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  baysis_clock_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.832     1.959    unitA/baysis_clock_IBUF_BUFG
    SLICE_X28Y52         FDRE                                         r  unitA/count_reg[30]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y52         FDRE (Hold_fdre_C_D)         0.105     1.820    unitA/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.205    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { baysis_clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4  baysis_clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y50   unitA/count_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y50   unitA/count_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y50   unitA/count_reg[22]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y50   unitA/count_reg[23]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y51   unitA/count_reg[24]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y51   unitA/count_reg[25]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y51   unitA/count_reg[26]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y51   unitA/count_reg[27]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y52   unitA/count_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y45   unitA/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y45   unitA/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y46   unitA/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y46   unitA/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y46   unitA/count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y46   unitA/count_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y46   unitA/delay_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y46   unitA/press_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y44   unitB/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y44   unitB/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y50   unitA/count_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y50   unitA/count_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y50   unitA/count_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y50   unitA/count_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y51   unitA/count_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y51   unitA/count_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y51   unitA/count_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y51   unitA/count_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y52   unitA/count_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y52   unitA/count_reg[29]/C



