Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,1
design__inferred_latch__count,0
design__instance__count,1314
design__instance__area,18084.1
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00011744309449568391
power__switching__total,0.000024201559426728636
power__leakage__total,8.060702612056048E-7
power__total,0.00014245072088669986
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2592373611374635
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2592373611374635
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.116667234730797
timing__setup__ws__corner:nom_fast_1p32V_m40C,13.072836516657398
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.116667
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.485270
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.26940581084086185
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.26940581084086185
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6277322728186643
timing__setup__ws__corner:nom_slow_1p08V_125C,9.305782186004773
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.627732
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,16.713858
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.26311434331582995
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.26311434331582995
timing__hold__ws__corner:nom_typ_1p20V_25C,0.30779019093505094
timing__setup__ws__corner:nom_typ_1p20V_25C,11.690222454283512
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.307790
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,17.848900
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2592373611374635
clock__skew__worst_setup,0.2592373611374635
timing__hold__ws,0.116667234730797
timing__setup__ws,9.305782186004773
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.116667
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,16.713858
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,1314
design__instance__area__stdcell,18084.1
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.624851
design__instance__utilization__stdcell,0.624851
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,4
design__instance__area__class:buffer,34.4736
design__instance__count__class:inverter,32
design__instance__area__class:inverter,188.698
design__instance__count__class:sequential_cell,118
design__instance__area__class:sequential_cell,5566.58
design__instance__count__class:multi_input_combinational_cell,1013
design__instance__area__class:multi_input_combinational_cell,10490.9
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,137
design__instance__area__class:timing_repair_buffer,1716.42
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,26652.6
design__violations,0
design__instance__count__class:clock_buffer,9
design__instance__area__class:clock_buffer,81.648
design__instance__count__class:clock_inverter,1
design__instance__area__class:clock_inverter,5.4432
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,48
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1450
route__net__special,2
route__drc_errors__iter:0,947
route__wirelength__iter:0,29953
route__drc_errors__iter:1,442
route__wirelength__iter:1,29709
route__drc_errors__iter:2,510
route__wirelength__iter:2,29536
route__drc_errors__iter:3,104
route__wirelength__iter:3,29266
route__drc_errors__iter:4,53
route__wirelength__iter:4,29245
route__drc_errors__iter:5,32
route__wirelength__iter:5,29238
route__drc_errors__iter:6,15
route__wirelength__iter:6,29251
route__drc_errors__iter:7,6
route__wirelength__iter:7,29234
route__drc_errors__iter:8,0
route__wirelength__iter:8,29233
route__drc_errors,0
route__wirelength,29233
route__vias,8519
route__vias__singlecut,8519
route__vias__multicut,0
design__disconnected_pin__count,17
design__critical_disconnected_pin__count,0
route__wirelength__max,209.24
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,99
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,99
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,99
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,99
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.00000994082
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000984974
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000144807
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000984974
design_powergrid__voltage__worst,0.00000984974
design_powergrid__voltage__worst__net:VPWR,1.19999
design_powergrid__drop__worst,0.00000994082
design_powergrid__drop__worst__net:VPWR,0.00000994082
design_powergrid__voltage__worst__net:VGND,0.00000984974
design_powergrid__drop__worst__net:VGND,0.00000984974
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0000016899999999999999129363971450690229403335251845419406890869140625
ir__drop__worst,0.00000993999999999999969842699731881197067195898853242397308349609375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
