{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 17 16:10:49 2017 " "Info: Processing started: Sat Jun 17 16:10:49 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off recpu -c recpu " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off recpu -c recpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recpu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file recpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 recpu-one " "Info: Found design unit 1: recpu-one" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 recpu " "Info: Found entity 1: recpu" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "recpu " "Info: Elaborating entity \"recpu\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D recpu.vhd(32) " "Warning (10492): VHDL Process Statement warning at recpu.vhd(32): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R0 recpu.vhd(33) " "Warning (10492): VHDL Process Statement warning at recpu.vhd(33): signal \"R0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D recpu.vhd(37) " "Warning (10492): VHDL Process Statement warning at recpu.vhd(37): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R1 recpu.vhd(38) " "Warning (10492): VHDL Process Statement warning at recpu.vhd(38): signal \"R1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D recpu.vhd(41) " "Warning (10492): VHDL Process Statement warning at recpu.vhd(41): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R2 recpu.vhd(42) " "Warning (10492): VHDL Process Statement warning at recpu.vhd(42): signal \"R2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D recpu.vhd(45) " "Warning (10492): VHDL Process Statement warning at recpu.vhd(45): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R3 recpu.vhd(46) " "Warning (10492): VHDL Process Statement warning at recpu.vhd(46): signal \"R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R0 recpu.vhd(30) " "Warning (10631): VHDL Process Statement warning at recpu.vhd(30): inferring latch(es) for signal or variable \"R0\", which holds its previous value in one or more paths through the process" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp recpu.vhd(30) " "Warning (10631): VHDL Process Statement warning at recpu.vhd(30): inferring latch(es) for signal or variable \"temp\", which holds its previous value in one or more paths through the process" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R1 recpu.vhd(30) " "Warning (10631): VHDL Process Statement warning at recpu.vhd(30): inferring latch(es) for signal or variable \"R1\", which holds its previous value in one or more paths through the process" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R2 recpu.vhd(30) " "Warning (10631): VHDL Process Statement warning at recpu.vhd(30): inferring latch(es) for signal or variable \"R2\", which holds its previous value in one or more paths through the process" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R3 recpu.vhd(30) " "Warning (10631): VHDL Process Statement warning at recpu.vhd(30): inferring latch(es) for signal or variable \"R3\", which holds its previous value in one or more paths through the process" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[0\] recpu.vhd(30) " "Info (10041): Inferred latch for \"R3\[0\]\" at recpu.vhd(30)" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[1\] recpu.vhd(30) " "Info (10041): Inferred latch for \"R3\[1\]\" at recpu.vhd(30)" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[2\] recpu.vhd(30) " "Info (10041): Inferred latch for \"R3\[2\]\" at recpu.vhd(30)" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[3\] recpu.vhd(30) " "Info (10041): Inferred latch for \"R3\[3\]\" at recpu.vhd(30)" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[4\] recpu.vhd(30) " "Info (10041): Inferred latch for \"R3\[4\]\" at recpu.vhd(30)" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[5\] recpu.vhd(30) " "Info (10041): Inferred latch for \"R3\[5\]\" at recpu.vhd(30)" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[6\] recpu.vhd(30) " "Info (10041): Inferred latch for \"R3\[6\]\" at recpu.vhd(30)" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[7\] recpu.vhd(30) " "Info (10041): Inferred latch for \"R3\[7\]\" at recpu.vhd(30)" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[0\] recpu.vhd(30) " "Info (10041): Inferred latch for \"R2\[0\]\" at recpu.vhd(30)" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[1\] recpu.vhd(30) " "Info (10041): Inferred latch for \"R2\[1\]\" at recpu.vhd(30)" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[2\] recpu.vhd(30) " "Info (10041): Inferred latch for \"R2\[2\]\" at recpu.vhd(30)" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[3\] recpu.vhd(30) " "Info (10041): Inferred latch for \"R2\[3\]\" at recpu.vhd(30)" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[4\] recpu.vhd(30) " "Info (10041): Inferred latch for \"R2\[4\]\" at recpu.vhd(30)" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[5\] recpu.vhd(30) " "Info (10041): Inferred latch for \"R2\[5\]\" at recpu.vhd(30)" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[6\] recpu.vhd(30) " "Info (10041): Inferred latch for \"R2\[6\]\" at recpu.vhd(30)" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[7\] recpu.vhd(30) " "Info (10041): Inferred latch for \"R2\[7\]\" at recpu.vhd(30)" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[0\] recpu.vhd(30) " "Info (10041): Inferred latch for \"R1\[0\]\" at recpu.vhd(30)" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[1\] recpu.vhd(30) " "Info (10041): Inferred latch for \"R1\[1\]\" at recpu.vhd(30)" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[2\] recpu.vhd(30) " "Info (10041): Inferred latch for \"R1\[2\]\" at recpu.vhd(30)" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[3\] recpu.vhd(30) " "Info (10041): Inferred latch for \"R1\[3\]\" at recpu.vhd(30)" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[4\] recpu.vhd(30) " "Info (10041): Inferred latch for \"R1\[4\]\" at recpu.vhd(30)" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[5\] recpu.vhd(30) " "Info (10041): Inferred latch for \"R1\[5\]\" at recpu.vhd(30)" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[6\] recpu.vhd(30) " "Info (10041): Inferred latch for \"R1\[6\]\" at recpu.vhd(30)" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[7\] recpu.vhd(30) " "Info (10041): Inferred latch for \"R1\[7\]\" at recpu.vhd(30)" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\] recpu.vhd(30) " "Info (10041): Inferred latch for \"temp\[0\]\" at recpu.vhd(30)" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\] recpu.vhd(30) " "Info (10041): Inferred latch for \"temp\[1\]\" at recpu.vhd(30)" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\] recpu.vhd(30) " "Info (10041): Inferred latch for \"temp\[2\]\" at recpu.vhd(30)" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\] recpu.vhd(30) " "Info (10041): Inferred latch for \"temp\[3\]\" at recpu.vhd(30)" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\] recpu.vhd(30) " "Info (10041): Inferred latch for \"temp\[4\]\" at recpu.vhd(30)" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[5\] recpu.vhd(30) " "Info (10041): Inferred latch for \"temp\[5\]\" at recpu.vhd(30)" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[6\] recpu.vhd(30) " "Info (10041): Inferred latch for \"temp\[6\]\" at recpu.vhd(30)" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[7\] recpu.vhd(30) " "Info (10041): Inferred latch for \"temp\[7\]\" at recpu.vhd(30)" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[0\] recpu.vhd(30) " "Info (10041): Inferred latch for \"R0\[0\]\" at recpu.vhd(30)" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[1\] recpu.vhd(30) " "Info (10041): Inferred latch for \"R0\[1\]\" at recpu.vhd(30)" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[2\] recpu.vhd(30) " "Info (10041): Inferred latch for \"R0\[2\]\" at recpu.vhd(30)" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[3\] recpu.vhd(30) " "Info (10041): Inferred latch for \"R0\[3\]\" at recpu.vhd(30)" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[4\] recpu.vhd(30) " "Info (10041): Inferred latch for \"R0\[4\]\" at recpu.vhd(30)" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[5\] recpu.vhd(30) " "Info (10041): Inferred latch for \"R0\[5\]\" at recpu.vhd(30)" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[6\] recpu.vhd(30) " "Info (10041): Inferred latch for \"R0\[6\]\" at recpu.vhd(30)" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[7\] recpu.vhd(30) " "Info (10041): Inferred latch for \"R0\[7\]\" at recpu.vhd(30)" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "sel\[0\] GND " "Warning (13410): Pin \"sel\[0\]\" is stuck at GND" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "sel\[1\] GND " "Warning (13410): Pin \"sel\[1\]\" is stuck at GND" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "sel\[2\] GND " "Warning (13410): Pin \"sel\[2\]\" is stuck at GND" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "led7\[7\] GND " "Warning (13410): Pin \"led7\[7\]\" is stuck at GND" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 8 " "Info: 8 registers lost all their fanouts during netlist optimizations. The first 8 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC\[0\] " "Info: Register \"PC\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC\[1\] " "Info: Register \"PC\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC\[2\] " "Info: Register \"PC\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC\[3\] " "Info: Register \"PC\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC\[4\] " "Info: Register \"PC\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC\[5\] " "Info: Register \"PC\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC\[6\] " "Info: Register \"PC\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC\[7\] " "Info: Register \"PC\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Warning: Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "Warning (15610): No output dependent on input pin \"reset\"" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "M\[0\] " "Warning (15610): No output dependent on input pin \"M\[0\]\"" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "M\[1\] " "Warning (15610): No output dependent on input pin \"M\[1\]\"" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[0\] " "Warning (15610): No output dependent on input pin \"D\[0\]\"" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[1\] " "Warning (15610): No output dependent on input pin \"D\[1\]\"" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[2\] " "Warning (15610): No output dependent on input pin \"D\[2\]\"" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[3\] " "Warning (15610): No output dependent on input pin \"D\[3\]\"" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[8\] " "Warning (15610): No output dependent on input pin \"D\[8\]\"" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[9\] " "Warning (15610): No output dependent on input pin \"D\[9\]\"" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[10\] " "Warning (15610): No output dependent on input pin \"D\[10\]\"" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[11\] " "Warning (15610): No output dependent on input pin \"D\[11\]\"" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[12\] " "Warning (15610): No output dependent on input pin \"D\[12\]\"" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[13\] " "Warning (15610): No output dependent on input pin \"D\[13\]\"" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[14\] " "Warning (15610): No output dependent on input pin \"D\[14\]\"" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[15\] " "Warning (15610): No output dependent on input pin \"D\[15\]\"" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "79 " "Info: Implemented 79 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Info: Implemented 24 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Info: Implemented 11 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "44 " "Info: Implemented 44 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "260 " "Info: Peak virtual memory: 260 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 17 16:10:52 2017 " "Info: Processing ended: Sat Jun 17 16:10:52 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
