{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1547166625466 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1547166625481 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 10 16:30:25 2019 " "Processing started: Thu Jan 10 16:30:25 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1547166625481 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1547166625481 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Basic_Organ_Solution -c Basic_Organ_Solution " "Command: quartus_map --read_settings_files=on --write_settings_files=off Basic_Organ_Solution -c Basic_Organ_Solution" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1547166625481 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1547166626955 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "Basic_Organ_Solution Basic_Organ_Solution.sv(40) " "Verilog Module Declaration warning at Basic_Organ_Solution.sv(40): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"Basic_Organ_Solution\"" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 40 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547166648982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_organ_solution.sv 1 1 " "Found 1 design units, including 1 entities, in source file basic_organ_solution.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Basic_Organ_Solution " "Found entity 1: Basic_Organ_Solution" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547166648987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547166648987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegmentdisplaydecoder.qxp 1 1 " "Found 1 design units, including 1 entities, in source file sevensegmentdisplaydecoder.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentDisplayDecoder " "Found entity 1: SevenSegmentDisplayDecoder" {  } { { "SevenSegmentDisplayDecoder.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/SevenSegmentDisplayDecoder.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547166649165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547166649165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speed_reg_control.qxp 1 1 " "Found 1 design units, including 1 entities, in source file speed_reg_control.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 speed_reg_control " "Found entity 1: speed_reg_control" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/speed_reg_control.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547166649353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547166649353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "var_clk_div32.qxp 1 1 " "Found 1 design units, including 1 entities, in source file var_clk_div32.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 var_clk_div32 " "Found entity 1: var_clk_div32" {  } { { "var_clk_div32.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/var_clk_div32.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547166649540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547166649540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "to_slow_clk_interface.qxp 1 1 " "Found 1 design units, including 1 entities, in source file to_slow_clk_interface.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 to_slow_clk_interface " "Found entity 1: to_slow_clk_interface" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547166649777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547166649777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_scope_encapsulated_pacoblaze.qxp 1 1 " "Found 1 design units, including 1 entities, in source file lcd_scope_encapsulated_pacoblaze.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Scope_Encapsulated_pacoblaze " "Found entity 1: LCD_Scope_Encapsulated_pacoblaze" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547166649985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547166649985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller.qxp 1 1 " "Found 1 design units, including 1 entities, in source file audio_controller.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 audio_controller " "Found entity 1: audio_controller" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547166650172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547166650172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_trap_and_reset_gen_1_pulse.qxp 1 1 " "Found 1 design units, including 1 entities, in source file async_trap_and_reset_gen_1_pulse.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 async_trap_and_reset_gen_1_pulse " "Found entity 1: async_trap_and_reset_gen_1_pulse" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547166650404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547166650404 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Basic_Organ_Solution " "Elaborating entity \"Basic_Organ_Solution\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1547166650766 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "LED Basic_Organ_Solution.sv(88) " "Verilog HDL warning at Basic_Organ_Solution.sv(88): object LED used but never assigned" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 88 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1547166650787 "|Basic_Organ_Solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Basic_Organ_Solution.sv(452) " "Verilog HDL assignment warning at Basic_Organ_Solution.sv(452): truncated value with size 32 to match size of target (16)" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 452 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1547166650798 "|Basic_Organ_Solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Basic_Organ_Solution.sv(510) " "Verilog HDL assignment warning at Basic_Organ_Solution.sv(510): truncated value with size 32 to match size of target (16)" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 510 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1547166650800 "|Basic_Organ_Solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 Basic_Organ_Solution.sv(525) " "Verilog HDL assignment warning at Basic_Organ_Solution.sv(525): truncated value with size 8 to match size of target (7)" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 525 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1547166650802 "|Basic_Organ_Solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 Basic_Organ_Solution.sv(526) " "Verilog HDL assignment warning at Basic_Organ_Solution.sv(526): truncated value with size 8 to match size of target (7)" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 526 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1547166650802 "|Basic_Organ_Solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 Basic_Organ_Solution.sv(527) " "Verilog HDL assignment warning at Basic_Organ_Solution.sv(527): truncated value with size 8 to match size of target (7)" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 527 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1547166650802 "|Basic_Organ_Solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 Basic_Organ_Solution.sv(528) " "Verilog HDL assignment warning at Basic_Organ_Solution.sv(528): truncated value with size 8 to match size of target (7)" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 528 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1547166650802 "|Basic_Organ_Solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 Basic_Organ_Solution.sv(529) " "Verilog HDL assignment warning at Basic_Organ_Solution.sv(529): truncated value with size 8 to match size of target (7)" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 529 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1547166650803 "|Basic_Organ_Solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 Basic_Organ_Solution.sv(530) " "Verilog HDL assignment warning at Basic_Organ_Solution.sv(530): truncated value with size 8 to match size of target (7)" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 530 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1547166650803 "|Basic_Organ_Solution"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LED 0 Basic_Organ_Solution.sv(88) " "Net \"LED\" at Basic_Organ_Solution.sv(88) has no driver or initial value, using a default initial value '0'" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 88 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1547166650808 "|Basic_Organ_Solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..8\] Basic_Organ_Solution.sv(50) " "Output port \"LEDR\[9..8\]\" at Basic_Organ_Solution.sv(50) has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1547166650808 "|Basic_Organ_Solution"}
{ "Warning" "WSGN_SEARCH_FILE" "doublesync.v 1 1 " "Using design file doublesync.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 doublesync " "Found entity 1: doublesync" {  } { { "doublesync.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/doublesync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547166651085 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1547166651085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "doublesync doublesync:user_scope_enable_sync1 " "Elaborating entity \"doublesync\" for hierarchy \"doublesync:user_scope_enable_sync1\"" {  } { { "Basic_Organ_Solution.sv" "user_scope_enable_sync1" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547166651087 ""}
{ "Warning" "WSGN_SEARCH_FILE" "generate_arbitrary_divided_clk32.v 1 1 " "Using design file generate_arbitrary_divided_clk32.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Generate_Arbitrary_Divided_Clk32 " "Found entity 1: Generate_Arbitrary_Divided_Clk32" {  } { { "generate_arbitrary_divided_clk32.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/generate_arbitrary_divided_clk32.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547166651150 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1547166651150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Generate_Arbitrary_Divided_Clk32 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk " "Elaborating entity \"Generate_Arbitrary_Divided_Clk32\" for hierarchy \"Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\"" {  } { { "Basic_Organ_Solution.sv" "Generate_LCD_scope_Clk" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547166651152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "var_clk_div32 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk " "Elaborating entity \"var_clk_div32\" for hierarchy \"Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\"" {  } { { "generate_arbitrary_divided_clk32.v" "Div_Clk" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/generate_arbitrary_divided_clk32.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547166651223 ""}
{ "Warning" "WSGN_SEARCH_FILE" "scope_capture.v 1 1 " "Using design file scope_capture.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 scope_capture " "Found entity 1: scope_capture" {  } { { "scope_capture.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/scope_capture.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547166651343 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1547166651343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scope_capture scope_capture:LCD_scope_channelA " "Elaborating entity \"scope_capture\" for hierarchy \"scope_capture:LCD_scope_channelA\"" {  } { { "Basic_Organ_Solution.sv" "LCD_scope_channelA" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547166651344 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lcd_scope_encapsulated_pacoblaze_wrapper.v 1 1 " "Using design file lcd_scope_encapsulated_pacoblaze_wrapper.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Scope_Encapsulated_pacoblaze_wrapper " "Found entity 1: LCD_Scope_Encapsulated_pacoblaze_wrapper" {  } { { "lcd_scope_encapsulated_pacoblaze_wrapper.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/lcd_scope_encapsulated_pacoblaze_wrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547166651403 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1547166651403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Scope_Encapsulated_pacoblaze_wrapper LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope " "Elaborating entity \"LCD_Scope_Encapsulated_pacoblaze_wrapper\" for hierarchy \"LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\"" {  } { { "Basic_Organ_Solution.sv" "LCD_LED_scope" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547166651404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Scope_Encapsulated_pacoblaze LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst " "Elaborating entity \"LCD_Scope_Encapsulated_pacoblaze\" for hierarchy \"LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\"" {  } { { "lcd_scope_encapsulated_pacoblaze_wrapper.v" "LCD_Scope_Encapsulated_pacoblaze_inst" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/lcd_scope_encapsulated_pacoblaze_wrapper.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547166651567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_trap_and_reset_gen_1_pulse async_trap_and_reset_gen_1_pulse:make_speedup_pulse " "Elaborating entity \"async_trap_and_reset_gen_1_pulse\" for hierarchy \"async_trap_and_reset_gen_1_pulse:make_speedup_pulse\"" {  } { { "Basic_Organ_Solution.sv" "make_speedup_pulse" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547166651883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speed_reg_control speed_reg_control:speed_reg_control_inst " "Elaborating entity \"speed_reg_control\" for hierarchy \"speed_reg_control:speed_reg_control_inst\"" {  } { { "Basic_Organ_Solution.sv" "speed_reg_control_inst" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547166651999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegmentDisplayDecoder SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst0 " "Elaborating entity \"SevenSegmentDisplayDecoder\" for hierarchy \"SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst0\"" {  } { { "Basic_Organ_Solution.sv" "SevenSegmentDisplayDecoder_inst0" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547166652088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "to_slow_clk_interface to_slow_clk_interface:interface_actual_audio_data_right " "Elaborating entity \"to_slow_clk_interface\" for hierarchy \"to_slow_clk_interface:interface_actual_audio_data_right\"" {  } { { "Basic_Organ_Solution.sv" "interface_actual_audio_data_right" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547166652591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_controller audio_controller:audio_control " "Elaborating entity \"audio_controller\" for hierarchy \"audio_controller:audio_control\"" {  } { { "Basic_Organ_Solution.sv" "audio_control" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547166652781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_88e4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_88e4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_88e4 " "Found entity 1: altsyncram_88e4" {  } { { "db/altsyncram_88e4.tdf" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/db/altsyncram_88e4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547166658380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547166658380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_elc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_elc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_elc " "Found entity 1: mux_elc" {  } { { "db/mux_elc.tdf" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/db/mux_elc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547166659172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547166659172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547166659420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547166659420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qai " "Found entity 1: cntr_qai" {  } { { "db/cntr_qai.tdf" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/db/cntr_qai.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547166659686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547166659686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_h9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_h9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_h9c " "Found entity 1: cmpr_h9c" {  } { { "db/cmpr_h9c.tdf" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/db/cmpr_h9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547166659802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547166659802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4vi " "Found entity 1: cntr_4vi" {  } { { "db/cntr_4vi.tdf" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/db/cntr_4vi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547166659938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547166659938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09i " "Found entity 1: cntr_09i" {  } { { "db/cntr_09i.tdf" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/db/cntr_09i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547166660190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547166660190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/db/cmpr_c9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547166660320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547166660320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547166660457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547166660457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547166660568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547166660568 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547166661238 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1547166661346 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1547166676176 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1547166676470 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1547166678963 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1547166679029 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1547166679093 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1547166679107 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 5 modules, 5 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 5 modules, 5 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1547166679109 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1547166679945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld59a4f0a5/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld59a4f0a5/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld59a4f0a5/alt_sld_fab.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/db/ip/sld59a4f0a5/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547166680188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547166680188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld59a4f0a5/submodules/alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld59a4f0a5/submodules/alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_ident " "Found entity 1: alt_sld_fab_ident" {  } { { "db/ip/sld59a4f0a5/submodules/alt_sld_fab_ident.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/db/ip/sld59a4f0a5/submodules/alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547166680193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547166680193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld59a4f0a5/submodules/alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld59a4f0a5/submodules/alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_presplit" {  } { { "db/ip/sld59a4f0a5/submodules/alt_sld_fab_presplit.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/db/ip/sld59a4f0a5/submodules/alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547166680207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547166680207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld59a4f0a5/submodules/alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld59a4f0a5/submodules/alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld59a4f0a5/submodules/alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/db/ip/sld59a4f0a5/submodules/alt_sld_fab_sldfabric.vhd" 91 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547166680258 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_sldfabric" {  } { { "db/ip/sld59a4f0a5/submodules/alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/db/ip/sld59a4f0a5/submodules/alt_sld_fab_sldfabric.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547166680258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547166680258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld59a4f0a5/submodules/alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld59a4f0a5/submodules/alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_splitter" {  } { { "db/ip/sld59a4f0a5/submodules/alt_sld_fab_splitter.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/db/ip/sld59a4f0a5/submodules/alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547166680277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547166680277 ""}
{ "Warning" "WSGN_TIMING_DRIVEN_SYNTHESIS_IMPORTED_PARTITION" "" "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" {  } {  } 0 12240 "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" 0 0 "Quartus II" 0 -1 1547166681775 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1547166683864 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "Bidir \"GPIO_0\[13\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 79 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547166684068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "Bidir \"GPIO_0\[14\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 79 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547166684068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "Bidir \"GPIO_0\[15\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 79 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547166684068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "Bidir \"GPIO_0\[16\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 79 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547166684068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "Bidir \"GPIO_0\[17\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 79 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547166684068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "Bidir \"GPIO_0\[18\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 79 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547166684068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "Bidir \"GPIO_0\[19\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 79 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547166684068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "Bidir \"GPIO_0\[20\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 79 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547166684068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "Bidir \"GPIO_0\[21\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 79 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547166684068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "Bidir \"GPIO_0\[22\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 79 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547166684068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "Bidir \"GPIO_0\[23\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 79 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547166684068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "Bidir \"GPIO_0\[24\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 79 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547166684068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "Bidir \"GPIO_0\[25\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 79 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547166684068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "Bidir \"GPIO_0\[26\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 79 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547166684068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "Bidir \"GPIO_0\[27\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 79 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547166684068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "Bidir \"GPIO_0\[28\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 79 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547166684068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "Bidir \"GPIO_0\[29\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 79 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547166684068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "Bidir \"GPIO_0\[30\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 79 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547166684068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "Bidir \"GPIO_0\[31\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 79 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547166684068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "Bidir \"GPIO_0\[32\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 79 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547166684068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "Bidir \"GPIO_0\[33\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 79 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547166684068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "Bidir \"GPIO_0\[34\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 79 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547166684068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "Bidir \"GPIO_0\[35\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 79 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547166684068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "Bidir \"GPIO_1\[0\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547166684068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "Bidir \"GPIO_1\[1\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547166684068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "Bidir \"GPIO_1\[2\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547166684068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "Bidir \"GPIO_1\[3\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547166684068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "Bidir \"GPIO_1\[4\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547166684068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "Bidir \"GPIO_1\[5\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547166684068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "Bidir \"GPIO_1\[6\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547166684068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "Bidir \"GPIO_1\[7\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547166684068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "Bidir \"GPIO_1\[8\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547166684068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "Bidir \"GPIO_1\[9\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547166684068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "Bidir \"GPIO_1\[10\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547166684068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "Bidir \"GPIO_1\[11\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547166684068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "Bidir \"GPIO_1\[12\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547166684068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "Bidir \"GPIO_1\[13\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547166684068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "Bidir \"GPIO_1\[14\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547166684068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "Bidir \"GPIO_1\[15\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547166684068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "Bidir \"GPIO_1\[16\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547166684068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "Bidir \"GPIO_1\[17\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547166684068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "Bidir \"GPIO_1\[18\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547166684068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "Bidir \"GPIO_1\[19\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547166684068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "Bidir \"GPIO_1\[20\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547166684068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "Bidir \"GPIO_1\[21\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547166684068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "Bidir \"GPIO_1\[22\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547166684068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "Bidir \"GPIO_1\[23\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547166684068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "Bidir \"GPIO_1\[24\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547166684068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "Bidir \"GPIO_1\[25\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547166684068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "Bidir \"GPIO_1\[26\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547166684068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "Bidir \"GPIO_1\[27\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547166684068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "Bidir \"GPIO_1\[28\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547166684068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "Bidir \"GPIO_1\[29\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547166684068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "Bidir \"GPIO_1\[30\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547166684068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "Bidir \"GPIO_1\[31\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547166684068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "Bidir \"GPIO_1\[32\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547166684068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "Bidir \"GPIO_1\[33\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547166684068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "Bidir \"GPIO_1\[34\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547166684068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "Bidir \"GPIO_1\[35\]\" has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547166684068 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1547166684068 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[9\] VCC pin " "The pin \"GPIO_0\[9\]\" is fed by VCC" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 79 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1547166684072 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Quartus II" 0 -1 1547166684072 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "AUD_ADCLRCK~synth " "Node \"AUD_ADCLRCK~synth\"" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 68 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547166684132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_BCLK~synth " "Node \"AUD_BCLK~synth\"" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547166684132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_DACLRCK~synth " "Node \"AUD_DACLRCK~synth\"" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 71 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547166684132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "FPGA_I2C_SDAT~synth " "Node \"FPGA_I2C_SDAT~synth\"" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 76 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547166684132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[0\]~synth " "Node \"GPIO_0\[0\]~synth\"" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547166684132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[1\]~synth " "Node \"GPIO_0\[1\]~synth\"" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547166684132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[2\]~synth " "Node \"GPIO_0\[2\]~synth\"" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547166684132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[3\]~synth " "Node \"GPIO_0\[3\]~synth\"" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547166684132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[4\]~synth " "Node \"GPIO_0\[4\]~synth\"" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547166684132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[5\]~synth " "Node \"GPIO_0\[5\]~synth\"" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547166684132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[6\]~synth " "Node \"GPIO_0\[6\]~synth\"" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547166684132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[7\]~synth " "Node \"GPIO_0\[7\]~synth\"" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547166684132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[8\]~synth " "Node \"GPIO_0\[8\]~synth\"" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547166684132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[9\]~synth " "Node \"GPIO_0\[9\]~synth\"" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547166684132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[10\]~synth " "Node \"GPIO_0\[10\]~synth\"" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547166684132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[11\]~synth " "Node \"GPIO_0\[11\]~synth\"" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547166684132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[12\]~synth " "Node \"GPIO_0\[12\]~synth\"" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547166684132 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1547166684132 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1547166684139 "|Basic_Organ_Solution|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1547166684139 "|Basic_Organ_Solution|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1547166684139 "|Basic_Organ_Solution|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1547166684139 "|Basic_Organ_Solution|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1547166684139 "|Basic_Organ_Solution|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1547166684139 "|Basic_Organ_Solution|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1547166684139 "|Basic_Organ_Solution|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1547166684139 "|Basic_Organ_Solution|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1547166684139 "|Basic_Organ_Solution|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1547166684139 "|Basic_Organ_Solution|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1547166684139 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547166684404 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "ScopeChannelASignal " "Logic cell \"ScopeChannelASignal\"" {  } { { "Basic_Organ_Solution.sv" "ScopeChannelASignal" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 325 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547166684836 ""} { "Info" "ISCL_SCL_CELL_NAME" "ScopeChannelBSignal " "Logic cell \"ScopeChannelBSignal\"" {  } { { "Basic_Organ_Solution.sv" "ScopeChannelBSignal" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_O