/*
 * Copyright (c) 2025 STMicroelectronics
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#include <st/n6/stm32n657X0.dtsi>
#include <st/n6/stm32n657x0hxq-pinctrl.dtsi>
#include <zephyr/dt-bindings/flash_controller/xspi.h>
#include <zephyr/dt-bindings/input/input-event-codes.h>
#include "arduino_r3_connector.dtsi"

/ {
	chosen {
		zephyr,console = &usart1;
		zephyr,shell-uart = &usart1;
		zephyr,sram = &axisram2;
		zephyr,canbus = &fdcan1;
		spi-flash0 = &mx25um51245g;
	};

	leds: leds {
		compatible = "gpio-leds";

		green_led: led_1 {
			gpios = <&gpiog 0 GPIO_ACTIVE_HIGH>;
			label = "User LD6";
		};

		blue_led: led_2 {
			gpios = <&gpiog 8 GPIO_ACTIVE_HIGH>;
			label = "User LD7";
		};

		red_led: led_3 {
			gpios = <&gpiog 10 GPIO_ACTIVE_HIGH>;
			label = "User LD5";
		};
	};

	gpio_keys {
		compatible = "gpio-keys";

		user_button: button_0 {
			gpios = <&gpioc 13 GPIO_ACTIVE_HIGH>;
			label = "User SB1";
			zephyr,code = <INPUT_KEY_0>;
		};
	};

	aliases {
		led0 = &green_led;
		led1 = &blue_led;
		led2 = &red_led;
		sw0 = &user_button;
	};
};

&clk_hsi {
	hsi-div = <1>;
	status = "okay";
};

&pll1 {
	clocks = <&clk_hsi>;
	div-m = <4>;
	mul-n = <75>;
	div-p1 = <1>;
	div-p2 = <1>;
	status = "okay";
};

&ic1 {
	pll-src = <1>;
	ic-div = <2>;
	status = "okay";
};

&ic2 {
	pll-src = <1>;
	ic-div = <3>;
	status = "okay";
};

&ic6 {
	pll-src = <1>;
	ic-div = <2>;
	status = "okay";
};

&ic11 {
	pll-src = <1>;
	ic-div = <3>;
	status = "okay";
};

&perck {
	clocks = <&rcc STM32_SRC_HSI PER_SEL(0)>;
	status = "okay";
};

&cpusw {
	clocks = <&rcc STM32_SRC_IC1 CPU_SEL(3)>;
	clock-frequency = <DT_FREQ_M(600)>;
	status = "okay";
};

&rcc {
	/* ic2, ic6 & ic11 must all be enabled to set ic2 as SYSCLK */
	clocks = <&ic2>;
	clock-frequency = <DT_FREQ_M(400)>;
	ahb-prescaler = <2>;
	apb1-prescaler = <1>;
	apb2-prescaler = <1>;
	apb4-prescaler = <1>;
	apb5-prescaler = <1>;
};

&adc1 {
	clocks = <&rcc STM32_CLOCK(AHB1, 5)>,
		 <&rcc STM32_SRC_CKPER ADC12_SEL(1)>;
	pinctrl-0 = <&adc1_inp10_pa9 &adc1_inp11_pa10>; /* Arduino A1 & A2 */
	pinctrl-names = "default";
	vref-mv = <1800>;
	status = "okay";
};

&fdcan1 {
	clocks = <&rcc STM32_CLOCK(APB1_2, 8)>,
		 <&rcc STM32_SRC_CKPER FDCAN_SEL(1)>;
	pinctrl-0 = <&fdcan1_rx_pd0 &fdcan1_tx_ph2>;
	pinctrl-names = "default";
	status = "okay";
};

&i2c1 {
	clocks = <&rcc STM32_CLOCK(APB1, 21)>,
		 <&rcc STM32_SRC_CKPER I2C1_SEL(1)>;
	pinctrl-0 = <&i2c1_scl_ph9 &i2c1_sda_pc1>;
	pinctrl-names = "default";
	clock-frequency = <I2C_BITRATE_STANDARD>;
	status = "okay";
};

&i2c4 {
	clocks = <&rcc STM32_CLOCK(APB4, 7)>,
		 <&rcc STM32_SRC_CKPER I2C4_SEL(1)>;
	pinctrl-0 = <&i2c4_scl_pe13 &i2c4_sda_pe14>;
	pinctrl-names = "default";
	clock-frequency = <I2C_BITRATE_STANDARD>;
	status = "okay";
};

&spi5 {
	clocks = <&rcc STM32_CLOCK(APB2, 20)>,
		 <&rcc STM32_SRC_CKPER SPI5_SEL(1)>;
	pinctrl-0 = <&spi5_nss_pa3 &spi5_sck_pe15 &spi5_miso_pg1 &spi5_mosi_pg2>;
	pinctrl-names = "default";
	status = "okay";
};

&usart1 {
	clocks = <&rcc STM32_CLOCK(APB2, 4)>,
		 <&rcc STM32_SRC_CKPER USART1_SEL(1)>;
	pinctrl-0 = <&usart1_tx_pe5 &usart1_rx_pe6>;
	pinctrl-names = "default";
	current-speed = <115200>;
	status = "okay";
};

&usart3 {
	clocks = <&rcc STM32_CLOCK(APB1, 18)>,
		 <&rcc STM32_SRC_CKPER USART3_SEL(1)>;
	pinctrl-0 = <&usart3_tx_pd8 &usart3_rx_pd9>;
	pinctrl-names = "default";
	current-speed = <115200>;
	status = "okay";
};

&mac {
	status = "okay";
	pinctrl-0 = <&eth1_rmii_ref_clk_pf7
		     &eth1_rmii_crs_dv_pf10
		     &eth1_rmii_rxd0_pf14
		     &eth1_rmii_rxd1_pf15
		     &eth1_rmii_tx_en_pf11
		     &eth1_rmii_txd0_pf12
		     &eth1_rmii_txd1_pf13>;
	pinctrl-names = "default";
	phy-connection-type = "rmii";
};

&mdio {
	status = "okay";
	pinctrl-0 = <&eth1_mdio_pf4 &eth1_mdc_pg11>;
	pinctrl-names = "default";

	ethernet-phy@0 {
		compatible = "ethernet-phy";
		reg = <0x0>;
		status = "okay";
	};
};

&xspi2 {
	pinctrl-0 = <&xspim_p2_ncs1_pn1 &xspim_p2_dqs0_pn0 &xspim_p2_clk_pn6
		     &xspim_p2_io0_pn2 &xspim_p2_io1_pn3 &xspim_p2_io2_pn4
		     &xspim_p2_io3_pn5 &xspim_p2_io4_pn8 &xspim_p2_io5_pn9
		     &xspim_p2_io6_pn10 &xspim_p2_io7_pn11>;
	pinctrl-names = "default";
	status = "okay";

	mx25um51245g: ospi-nor-flash@70000000 {
		compatible = "st,stm32-xspi-nor";
		reg = <0x70000000 DT_SIZE_M(64)>; /* 512 Mbits */
		ospi-max-frequency = <DT_FREQ_M(200)>;
		spi-bus-width = <XSPI_OCTO_MODE>;
		data-rate = <XSPI_DTR_TRANSFER>;
		four-byte-opcodes;
		status = "okay";

		partitions {
			compatible = "fixed-partitions";
			#address-cells = <1>;
			#size-cells = <1>;

			storage_partition: partition@3ff0000 {
				label = "storage";
				reg = <0x3ff0000 DT_SIZE_K(64)>;
			};
		};
	};
};
