<HTML>
<HEAD><TITLE>Synthesis Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Syn"></A><B><U><big>Synthesis Report</big></U></B>
#Build: Synplify Pro K-2015.09L-2, Build 126R, Dec 14 2015
#install: C:\lscc\diamond\3.7_x64\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FFCRFT1

# Thu Jul 14 10:15:55 2016

#Implementation: impl1

Synopsys HDL Compiler, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\lscc\diamond\3.7_x64\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"D:\dev\pif7000_rtc\hdl\RTC.vhd":32:7:32:9|Top entity is set to RTC.
File C:\lscc\diamond\3.7_x64\synpbase\lib\lucent\machxo2.vhd changed - recompiling
File D:\dev\pif7000_rtc\hdl\RTC.vhd changed - recompiling
VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N: CD630 :"D:\dev\pif7000_rtc\hdl\RTC.vhd":32:7:32:9|Synthesizing work.rtc.rtl.
@N: CD630 :"C:\lscc\diamond\3.7_x64\cae_library\synthesis\vhdl\machxo2.vhd":1182:10:1182:11|Synthesizing work.ob.syn_black_box.
Post processing for work.ob.syn_black_box
@N: CD630 :"D:\dev\pif7000_rtc\hdl\PIF_RTC.vhd":32:7:32:13|Synthesizing work.pif_rtc.rtl.
Post processing for work.pif_rtc.rtl
@N: CD630 :"D:\dev\pif7000_rtc\hdl\piffla.vhd":51:7:51:17|Synthesizing work.pif_flasher.rtl.
@N: CD630 :"C:\lscc\diamond\3.7_x64\cae_library\synthesis\vhdl\machxo2.vhd":2291:10:2291:13|Synthesizing work.osch.syn_black_box.
Post processing for work.osch.syn_black_box
@N: CD630 :"D:\dev\pif7000_rtc\hdl\piffla.vhd":12:7:12:17|Synthesizing work.downcounter.rtl.
Post processing for work.downcounter.rtl
Post processing for work.pif_flasher.rtl
@N: CD630 :"C:\lscc\diamond\3.7_x64\cae_library\synthesis\vhdl\machxo2.vhd":591:10:591:12|Synthesizing work.gsr.syn_black_box.
Post processing for work.gsr.syn_black_box
@N: CD630 :"C:\lscc\diamond\3.7_x64\cae_library\synthesis\vhdl\machxo2.vhd":599:10:599:11|Synthesizing work.ib.syn_black_box.
Post processing for work.ib.syn_black_box
Post processing for work.rtc.rtl

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jul 14 10:15:55 2016

###########################################################]
Synopsys Netlist Linker, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jul 14 10:15:55 2016

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jul 14 10:15:55 2016

###########################################################]
Synopsys Netlist Linker, version comp201509p1, Build 145R, built Dec  9 2015
@N|Running in 64-bit mode
File D:\dev\pif7000_rtc\impl1\synwork\RTC_Lattice_impl1_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jul 14 10:15:56 2016

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1368R, Built Jan  8 2016 09:37:50
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version K-2015.09L-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@L: D:\dev\pif7000_rtc\impl1\RTC_Lattice_impl1_scck.rpt 
Printing clock  summary report in "D:\dev\pif7000_rtc\impl1\RTC_Lattice_impl1_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 114MB)

@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=26  set on top level netlist RTC

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)



Clock Summary
*****************

Start                               Requested     Requested     Clock        Clock              
Clock                               Frequency     Period        Type         Group              
------------------------------------------------------------------------------------------------
pif_flasher|xclk_inferred_clock     2.1 MHz       480.769       inferred     Inferred_clkgroup_0
================================================================================================

@W: MT529 :"d:\dev\pif7000_rtc\hdl\piffla.vhd":31:4:31:5|Found inferred clock pif_flasher|xclk_inferred_clock which controls 61 sequential elements including F.TBLOCK\.TK.Ctr[18:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Available hyper_sources - for debug and ip models
	None Found

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 140MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jul 14 10:15:57 2016

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1368R, Built Jan  8 2016 09:37:50
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version K-2015.09L-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 111MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 114MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Available hyper_sources - for debug and ip models
	None Found

@W: BN132 :"d:\dev\pif7000_rtc\hdl\pif_rtc.vhd":71:1:71:2|Removing sequential instance comp_PIF_RTC.pps_r_sig because it is equivalent to instance comp_PIF_RTC.pps_p_sig. To keep the instance, apply constraint syn_preserve=1 on the instance.
@A: BN291 :"d:\dev\pif7000_rtc\hdl\pif_rtc.vhd":71:1:71:2|Boundary register pps_r_sig (in view: work.PIF_RTC(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)

@N:"d:\dev\pif7000_rtc\hdl\piffla.vhd":165:4:165:5|Found counter in view:work.pif_flasher(rtl) inst DeltaReg[6:0]

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 140MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 140MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 140MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 140MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 140MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 140MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		   475.04ns		  28 /        60

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 140MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 140MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 60 clock pin(s) of sequential element(s)
0 instances converted, 60 sequential instances remain driven by gated/generated clocks

================================================================================================= Gated/Generated Clocks =================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       F.OSCInst0          OSCH                   60         F.DeltaReg[6]       Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 140MB)

Writing Analyst data base D:\dev\pif7000_rtc\impl1\synwork\RTC_Lattice_impl1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: D:\dev\pif7000_rtc\impl1\RTC_Lattice_impl1.edi
K-2015.09L-2
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 143MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 143MB)

@W: MT420 |Found inferred clock pif_flasher|xclk_inferred_clock with period 480.77ns. Please declare a user-defined clock on object "n:F.xclk"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Jul 14 10:15:58 2016
#


Top view:               RTC
Requested Frequency:    2.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary
*******************


Worst slack in design: 474.469

                                    Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock                      Frequency     Frequency     Period        Period        Slack       Type         Group              
----------------------------------------------------------------------------------------------------------------------------------------
pif_flasher|xclk_inferred_clock     2.1 MHz       158.7 MHz     480.769       6.300         474.469     inferred     Inferred_clkgroup_0
System                              1.0 MHz       NA            1000.000      NA            NA          system       system_clkgroup    
========================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                            |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                         Ending                           |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------------
pif_flasher|xclk_inferred_clock  pif_flasher|xclk_inferred_clock  |  480.769     474.469  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: pif_flasher|xclk_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                Starting                                                                   Arrival            
Instance                        Reference                           Type        Pin     Net                Time        Slack  
                                Clock                                                                                         
------------------------------------------------------------------------------------------------------------------------------
comp_PIF_RTC.one_sec_cnt[0]     pif_flasher|xclk_inferred_clock     FD1S3DX     Q       one_sec_cnt[0]     1.108       474.469
comp_PIF_RTC.one_sec_cnt[1]     pif_flasher|xclk_inferred_clock     FD1S3DX     Q       one_sec_cnt[1]     1.044       474.676
comp_PIF_RTC.one_sec_cnt[2]     pif_flasher|xclk_inferred_clock     FD1S3DX     Q       one_sec_cnt[2]     1.044       474.676
comp_PIF_RTC.one_sec_cnt[3]     pif_flasher|xclk_inferred_clock     FD1S3DX     Q       one_sec_cnt[3]     1.044       474.819
comp_PIF_RTC.one_sec_cnt[4]     pif_flasher|xclk_inferred_clock     FD1S3DX     Q       one_sec_cnt[4]     1.044       474.819
comp_PIF_RTC.one_sec_cnt[5]     pif_flasher|xclk_inferred_clock     FD1S3DX     Q       one_sec_cnt[5]     1.044       474.962
comp_PIF_RTC.one_sec_cnt[6]     pif_flasher|xclk_inferred_clock     FD1S3DX     Q       one_sec_cnt[6]     1.044       474.962
comp_PIF_RTC.one_sec_cnt[7]     pif_flasher|xclk_inferred_clock     FD1S3DX     Q       one_sec_cnt[7]     1.044       475.104
comp_PIF_RTC.one_sec_cnt[8]     pif_flasher|xclk_inferred_clock     FD1S3DX     Q       one_sec_cnt[8]     1.044       475.104
comp_PIF_RTC.one_sec_cnt[9]     pif_flasher|xclk_inferred_clock     FD1S3DX     Q       one_sec_cnt[9]     1.044       475.247
==============================================================================================================================


Ending Points with Worst Slack
******************************

                                 Starting                                                                          Required            
Instance                         Reference                           Type        Pin     Net                       Time         Slack  
                                 Clock                                                                                                 
---------------------------------------------------------------------------------------------------------------------------------------
comp_PIF_RTC.one_sec_cnt[23]     pif_flasher|xclk_inferred_clock     FD1S3DX     D       one_sec_cnt_3[23]         480.858      474.469
comp_PIF_RTC.one_sec_cnt[22]     pif_flasher|xclk_inferred_clock     FD1S3DX     D       one_sec_cnt_3[22]         480.858      474.612
comp_PIF_RTC.one_sec_cnt[19]     pif_flasher|xclk_inferred_clock     FD1S3DX     D       one_sec_cnt_3[19]         480.858      474.755
comp_PIF_RTC.one_sec_cnt[17]     pif_flasher|xclk_inferred_clock     FD1S3DX     D       one_sec_cnt_3[17]         480.858      474.897
comp_PIF_RTC.one_sec_cnt[21]     pif_flasher|xclk_inferred_clock     FD1S3DX     D       un2_one_sec_cnt_1[21]     480.664      475.034
comp_PIF_RTC.one_sec_cnt[15]     pif_flasher|xclk_inferred_clock     FD1S3DX     D       one_sec_cnt_3[15]         480.858      475.040
comp_PIF_RTC.one_sec_cnt[20]     pif_flasher|xclk_inferred_clock     FD1S3DX     D       un2_one_sec_cnt_1[20]     480.664      475.177
comp_PIF_RTC.one_sec_cnt[13]     pif_flasher|xclk_inferred_clock     FD1S3DX     D       one_sec_cnt_3[13]         480.858      475.183
comp_PIF_RTC.one_sec_cnt[14]     pif_flasher|xclk_inferred_clock     FD1S3DX     D       one_sec_cnt_3[14]         480.858      475.183
comp_PIF_RTC.one_sec_cnt[18]     pif_flasher|xclk_inferred_clock     FD1S3DX     D       un2_one_sec_cnt_1[18]     480.664      475.320
=======================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      480.769
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         480.858

    - Propagation time:                      6.389
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     474.469

    Number of logic level(s):                14
    Starting point:                          comp_PIF_RTC.one_sec_cnt[0] / Q
    Ending point:                            comp_PIF_RTC.one_sec_cnt[23] / D
    The start point is clocked by            pif_flasher|xclk_inferred_clock [rising] on pin CK
    The end   point is clocked by            pif_flasher|xclk_inferred_clock [rising] on pin CK

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
comp_PIF_RTC.one_sec_cnt[0]                 FD1S3DX      Q        Out     1.108     1.108       -         
one_sec_cnt[0]                              Net          -        -       -         -           3         
comp_PIF_RTC.un2_one_sec_cnt_1_cry_0_0      CCU2D        A1       In      0.000     1.108       -         
comp_PIF_RTC.un2_one_sec_cnt_1_cry_0_0      CCU2D        COUT     Out     1.545     2.652       -         
un2_one_sec_cnt_1_cry_0                     Net          -        -       -         -           1         
comp_PIF_RTC.un2_one_sec_cnt_1_cry_1_0      CCU2D        CIN      In      0.000     2.652       -         
comp_PIF_RTC.un2_one_sec_cnt_1_cry_1_0      CCU2D        COUT     Out     0.143     2.795       -         
un2_one_sec_cnt_1_cry_2                     Net          -        -       -         -           1         
comp_PIF_RTC.un2_one_sec_cnt_1_cry_3_0      CCU2D        CIN      In      0.000     2.795       -         
comp_PIF_RTC.un2_one_sec_cnt_1_cry_3_0      CCU2D        COUT     Out     0.143     2.938       -         
un2_one_sec_cnt_1_cry_4                     Net          -        -       -         -           1         
comp_PIF_RTC.un2_one_sec_cnt_1_cry_5_0      CCU2D        CIN      In      0.000     2.938       -         
comp_PIF_RTC.un2_one_sec_cnt_1_cry_5_0      CCU2D        COUT     Out     0.143     3.081       -         
un2_one_sec_cnt_1_cry_6                     Net          -        -       -         -           1         
comp_PIF_RTC.un2_one_sec_cnt_1_cry_7_0      CCU2D        CIN      In      0.000     3.081       -         
comp_PIF_RTC.un2_one_sec_cnt_1_cry_7_0      CCU2D        COUT     Out     0.143     3.224       -         
un2_one_sec_cnt_1_cry_8                     Net          -        -       -         -           1         
comp_PIF_RTC.un2_one_sec_cnt_1_cry_9_0      CCU2D        CIN      In      0.000     3.224       -         
comp_PIF_RTC.un2_one_sec_cnt_1_cry_9_0      CCU2D        COUT     Out     0.143     3.366       -         
un2_one_sec_cnt_1_cry_10                    Net          -        -       -         -           1         
comp_PIF_RTC.un2_one_sec_cnt_1_cry_11_0     CCU2D        CIN      In      0.000     3.366       -         
comp_PIF_RTC.un2_one_sec_cnt_1_cry_11_0     CCU2D        COUT     Out     0.143     3.509       -         
un2_one_sec_cnt_1_cry_12                    Net          -        -       -         -           1         
comp_PIF_RTC.un2_one_sec_cnt_1_cry_13_0     CCU2D        CIN      In      0.000     3.509       -         
comp_PIF_RTC.un2_one_sec_cnt_1_cry_13_0     CCU2D        COUT     Out     0.143     3.652       -         
un2_one_sec_cnt_1_cry_14                    Net          -        -       -         -           1         
comp_PIF_RTC.un2_one_sec_cnt_1_cry_15_0     CCU2D        CIN      In      0.000     3.652       -         
comp_PIF_RTC.un2_one_sec_cnt_1_cry_15_0     CCU2D        COUT     Out     0.143     3.795       -         
un2_one_sec_cnt_1_cry_16                    Net          -        -       -         -           1         
comp_PIF_RTC.un2_one_sec_cnt_1_cry_17_0     CCU2D        CIN      In      0.000     3.795       -         
comp_PIF_RTC.un2_one_sec_cnt_1_cry_17_0     CCU2D        COUT     Out     0.143     3.938       -         
un2_one_sec_cnt_1_cry_18                    Net          -        -       -         -           1         
comp_PIF_RTC.un2_one_sec_cnt_1_cry_19_0     CCU2D        CIN      In      0.000     3.938       -         
comp_PIF_RTC.un2_one_sec_cnt_1_cry_19_0     CCU2D        COUT     Out     0.143     4.080       -         
un2_one_sec_cnt_1_cry_20                    Net          -        -       -         -           1         
comp_PIF_RTC.un2_one_sec_cnt_1_cry_21_0     CCU2D        CIN      In      0.000     4.080       -         
comp_PIF_RTC.un2_one_sec_cnt_1_cry_21_0     CCU2D        COUT     Out     0.143     4.223       -         
un2_one_sec_cnt_1_cry_22                    Net          -        -       -         -           1         
comp_PIF_RTC.un2_one_sec_cnt_1_s_23_0       CCU2D        CIN      In      0.000     4.223       -         
comp_PIF_RTC.un2_one_sec_cnt_1_s_23_0       CCU2D        S0       Out     1.549     5.772       -         
un2_one_sec_cnt_1_s_23_0_S0                 Net          -        -       -         -           1         
comp_PIF_RTC.one_sec_cnt_RNO[23]            ORCALUT4     A        In      0.000     5.772       -         
comp_PIF_RTC.one_sec_cnt_RNO[23]            ORCALUT4     Z        Out     0.617     6.389       -         
one_sec_cnt_3[23]                           Net          -        -       -         -           1         
comp_PIF_RTC.one_sec_cnt[23]                FD1S3DX      D        In      0.000     6.389       -         
==========================================================================================================



##### END OF TIMING REPORT #####]

Constraints that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 143MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 143MB)

---------------------------------------
Resource Usage Report
Part: lcmxo2_7000hc-4

Register bits: 60 of 6864 (1%)
PIC Latch:       0
I/O cells:       6


Details:
CCU2D:          31
FD1P3AX:        7
FD1S3AX:        1
FD1S3DX:        25
FD1S3IX:        15
FD1S3JX:        10
GSR:            1
IB:             1
INV:            5
OB:             5
OFS1P3DX:       2
ORCALUT4:       22
OSCH:           1
PUR:            1
VHI:            4
VLO:            4
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 52MB peak: 143MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jul 14 10:15:58 2016

###########################################################]



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
