\hypertarget{group__USEQRAMLOADDATAALIAS}{}\doxysection{Useq Ram Load Data Register (U\+S\+E\+Q\+R\+A\+M\+L\+O\+A\+D\+D\+A\+T\+A\+A\+L\+I\+AS) Register}
\label{group__USEQRAMLOADDATAALIAS}\index{Useq Ram Load Data Register (USEQRAMLOADDATAALIAS) Register@{Useq Ram Load Data Register (USEQRAMLOADDATAALIAS) Register}}


Useq Ram Load Data Register (U\+S\+E\+Q\+R\+A\+M\+L\+O\+A\+D\+D\+A\+T\+A\+A\+L\+I\+AS) Register.  


\doxysubsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group__USEQRAMRDDATA}{Useq Ram Read Data Register (\+U\+S\+E\+Q\+R\+A\+M\+R\+D\+D\+A\+T\+A) Register}}
\begin{DoxyCompactList}\small\item\em Useq Ram Read Data Register (U\+S\+E\+Q\+R\+A\+M\+R\+D\+D\+A\+TA) Register. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct__ADI__USEQ__REGS__MAP1__USEQRAMLOADDATAALIAS__s}{\+\_\+\+A\+D\+I\+\_\+\+U\+S\+E\+Q\+\_\+\+R\+E\+G\+S\+\_\+\+M\+A\+P1\+\_\+\+U\+S\+E\+Q\+R\+A\+M\+L\+O\+A\+D\+D\+A\+T\+A\+A\+L\+I\+A\+S\+\_\+s}}
\item 
struct \mbox{\hyperlink{struct__ADI__USEQ__REGS__MAP1__USEQRAMLOADDATAALIAS__t}{\+\_\+\+A\+D\+I\+\_\+\+U\+S\+E\+Q\+\_\+\+R\+E\+G\+S\+\_\+\+M\+A\+P1\+\_\+\+U\+S\+E\+Q\+R\+A\+M\+L\+O\+A\+D\+D\+A\+T\+A\+A\+L\+I\+A\+S\+\_\+t}}
\item 
struct \mbox{\hyperlink{structADI__USEQ__REGS__MAP1__USEQRAMLOADDATAALIAS__s}{A\+D\+I\+\_\+\+U\+S\+E\+Q\+\_\+\+R\+E\+G\+S\+\_\+\+M\+A\+P1\+\_\+\+U\+S\+E\+Q\+R\+A\+M\+L\+O\+A\+D\+D\+A\+T\+A\+A\+L\+I\+A\+S\+\_\+s}}
\item 
struct \mbox{\hyperlink{structADI__USEQ__REGS__MAP1__USEQRAMLOADDATAALIAS__t}{A\+D\+I\+\_\+\+U\+S\+E\+Q\+\_\+\+R\+E\+G\+S\+\_\+\+M\+A\+P1\+\_\+\+U\+S\+E\+Q\+R\+A\+M\+L\+O\+A\+D\+D\+A\+T\+A\+A\+L\+I\+A\+S\+\_\+t}}
\end{DoxyCompactItemize}
\doxysubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__USEQRAMLOADDATAALIAS_ga3a1963c1ad5af877cab3f8c42065beb7}\label{group__USEQRAMLOADDATAALIAS_ga3a1963c1ad5af877cab3f8c42065beb7}} 
typedef struct \mbox{\hyperlink{struct__ADI__USEQ__REGS__MAP1__USEQRAMLOADDATAALIAS__s}{\+\_\+\+A\+D\+I\+\_\+\+U\+S\+E\+Q\+\_\+\+R\+E\+G\+S\+\_\+\+M\+A\+P1\+\_\+\+U\+S\+E\+Q\+R\+A\+M\+L\+O\+A\+D\+D\+A\+T\+A\+A\+L\+I\+A\+S\+\_\+s}} {\bfseries A\+D\+I\+\_\+\+U\+S\+E\+Q\+\_\+\+R\+E\+G\+S\+\_\+\+M\+A\+P1\+\_\+\+U\+S\+E\+Q\+R\+A\+M\+L\+O\+A\+D\+D\+A\+T\+A\+A\+L\+I\+A\+S\+\_\+s}
\item 
\mbox{\Hypertarget{group__USEQRAMLOADDATAALIAS_ga04b6e65f5e2652237ca52a9b4ac41767}\label{group__USEQRAMLOADDATAALIAS_ga04b6e65f5e2652237ca52a9b4ac41767}} 
typedef struct \mbox{\hyperlink{struct__ADI__USEQ__REGS__MAP1__USEQRAMLOADDATAALIAS__t}{\+\_\+\+A\+D\+I\+\_\+\+U\+S\+E\+Q\+\_\+\+R\+E\+G\+S\+\_\+\+M\+A\+P1\+\_\+\+U\+S\+E\+Q\+R\+A\+M\+L\+O\+A\+D\+D\+A\+T\+A\+A\+L\+I\+A\+S\+\_\+t}} {\bfseries A\+D\+I\+\_\+\+U\+S\+E\+Q\+\_\+\+R\+E\+G\+S\+\_\+\+M\+A\+P1\+\_\+\+U\+S\+E\+Q\+R\+A\+M\+L\+O\+A\+D\+D\+A\+T\+A\+A\+L\+I\+A\+S\+\_\+t}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Useq Ram Load Data Register (U\+S\+E\+Q\+R\+A\+M\+L\+O\+A\+D\+D\+A\+T\+A\+A\+L\+I\+AS) Register. 

