/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [5:0] celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [8:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [7:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_2z;
  reg [11:0] celloutsig_0_3z;
  wire [13:0] celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_56z;
  wire celloutsig_0_57z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = ~(celloutsig_1_3z & celloutsig_1_2z);
  assign celloutsig_0_14z = ~(in_data[18] & celloutsig_0_0z[3]);
  assign celloutsig_0_21z = ~(celloutsig_0_5z | celloutsig_0_15z);
  assign celloutsig_0_0z = in_data[47:42] + in_data[86:81];
  assign celloutsig_0_4z = { celloutsig_0_0z[1:0], celloutsig_0_3z } + { in_data[32:26], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_13z = { in_data[16:14], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_5z } + { celloutsig_0_3z[5], celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_19z = { celloutsig_0_4z[11:6], celloutsig_0_5z, celloutsig_0_11z } + { in_data[12:6], celloutsig_0_15z };
  assign celloutsig_1_1z = in_data[168:164] / { 1'h1, in_data[132:129] };
  assign celloutsig_0_12z = celloutsig_0_3z[9:3] > { celloutsig_0_4z[9:5], celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_0_11z = { celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_10z } > { celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_3z };
  assign celloutsig_0_17z = { celloutsig_0_4z[8:2], celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_10z } > { celloutsig_0_4z[5:0], celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_6z };
  assign celloutsig_0_23z = { celloutsig_0_19z[6:1], celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_12z } > { in_data[71:61], celloutsig_0_12z };
  assign celloutsig_0_25z = { celloutsig_0_3z[5:0], celloutsig_0_1z, celloutsig_0_23z, celloutsig_0_7z, celloutsig_0_16z, celloutsig_0_15z } > { celloutsig_0_10z[4:3], celloutsig_0_21z, celloutsig_0_10z, celloutsig_0_23z, celloutsig_0_2z, celloutsig_0_12z };
  assign celloutsig_0_6z = { celloutsig_0_0z[4:1], celloutsig_0_5z, celloutsig_0_2z } || { in_data[39:36], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_19z = { celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_3z } || in_data[132:124];
  assign celloutsig_0_2z = in_data[83:79] || { in_data[6:3], celloutsig_0_1z };
  assign celloutsig_0_9z = celloutsig_0_3z[8:5] * { in_data[51:49], celloutsig_0_7z };
  assign celloutsig_0_10z = { celloutsig_0_0z[3], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_6z } * celloutsig_0_3z[10:6];
  assign celloutsig_0_57z = | { celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_50z };
  assign celloutsig_1_5z = | { in_data[130:119], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_50z = celloutsig_0_25z & celloutsig_0_19z[3];
  assign celloutsig_0_56z = celloutsig_0_17z & celloutsig_0_25z;
  assign celloutsig_0_5z = in_data[25] & celloutsig_0_2z;
  assign celloutsig_1_0z = in_data[122] & in_data[174];
  assign celloutsig_1_2z = in_data[156] & in_data[149];
  assign celloutsig_1_3z = in_data[136] & celloutsig_1_1z[0];
  assign celloutsig_0_7z = celloutsig_0_3z[11] & celloutsig_0_5z;
  assign celloutsig_1_18z = celloutsig_1_6z & celloutsig_1_2z;
  assign celloutsig_0_1z = celloutsig_0_0z[1] & in_data[36];
  assign celloutsig_0_15z = celloutsig_0_2z & celloutsig_0_7z;
  assign celloutsig_0_16z = celloutsig_0_13z[4] & celloutsig_0_5z;
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_3z = 12'h000;
    else if (clkin_data[0]) celloutsig_0_3z = { in_data[70:65], celloutsig_0_0z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_56z, celloutsig_0_57z };
endmodule
