#include "nfca.h"
#include <string.h>
#include <stdio.h>
#include <furi.h>

#include <furi_hal_gpio.h>
#include <furi_hal_resources.h>

#define NFCA_CMD_RATS (0xE0U)

#define NFCA_CRC_INIT (0x6363)

#define NFCA_F_SIG (13560000.0) /* [Hz] NFC frequency */
#define NFCA_F_SUB (NFCA_F_SIG / 16) /* [Hz] NFC subcarrier frequency fs/16 (847500 Hz) */
#define NFCA_T_SUB \
    (1000000000000.0f / NFCA_F_SUB) /* [ps] subcarrier period = 1/NFCA_F_SUB (1.18 µs) */
#define NFCA_T_SUB_PHASE (NFCA_T_SUB / 2) /* [ps] a single subcarrier phase (590 µs) */
#define NFCA_SIGNAL_MAX_EDGES (1350) /* expected maximum of sequences used */

#define NFCA_LOAD_MODULATION_POLARITY (true) /* GPIO level in idle mode */

#define SEQ_SOF 0 /* index of the SOF signal in the sequence */
#define SEQ_BIT0 1 /* index of the BIT0 signal in the sequence */
#define SEQ_BIT1 2 /* index of the BIT1 signal in the sequence */
#define SEQ_EOF 3 /* index of the EOF signal in the sequence */
#define SEQ_IDLE 4 /* index of the IDLE signal in the sequence */

typedef struct {
    uint8_t cmd;
    uint8_t param;
} nfca_cmd_rats;

static uint8_t nfca_default_ats[] = {0x05, 0x78, 0x80, 0x80, 0x00};

static uint8_t nfca_sleep_req[] = {0x50, 0x00};

uint16_t nfca_get_crc16(uint8_t* buff, uint16_t len) {
    uint16_t crc = NFCA_CRC_INIT;
    uint8_t byte = 0;

    for(uint8_t i = 0; i < len; i++) {
        byte = buff[i];
        byte ^= (uint8_t)(crc & 0xff);
        byte ^= byte << 4;
        crc = (crc >> 8) ^ (((uint16_t)byte) << 8) ^ (((uint16_t)byte) << 3) ^
              (((uint16_t)byte) >> 4);
    }

    return crc;
}

void nfca_append_crc16(uint8_t* buff, uint16_t len) {
    uint16_t crc = nfca_get_crc16(buff, len);
    buff[len] = (uint8_t)crc;
    buff[len + 1] = (uint8_t)(crc >> 8);
}

bool nfca_emulation_handler(
    uint8_t* buff_rx,
    uint16_t buff_rx_len,
    uint8_t* buff_tx,
    uint16_t* buff_tx_len) {
    bool sleep = false;
    uint8_t rx_bytes = buff_rx_len / 8;

    if(rx_bytes == sizeof(nfca_sleep_req) && !memcmp(buff_rx, nfca_sleep_req, rx_bytes)) {
        sleep = true;
    } else if(rx_bytes == sizeof(nfca_cmd_rats) && buff_rx[0] == NFCA_CMD_RATS) {
        memcpy(buff_tx, nfca_default_ats, sizeof(nfca_default_ats));
        *buff_tx_len = sizeof(nfca_default_ats) * 8;
    }

    return sleep;
}

static void nfca_add_byte(NfcaSignal* nfca_signal, uint8_t byte, bool parity) {
    for(uint8_t i = 0; i < 8; i++) {
        if(byte & (1 << i)) {
            digital_sequence_add(nfca_signal->tx_signal, SEQ_BIT1);
        } else {
            digital_sequence_add(nfca_signal->tx_signal, SEQ_BIT0);
        }
    }
    if(parity) {
        digital_sequence_add(nfca_signal->tx_signal, SEQ_BIT1);
    } else {
        digital_sequence_add(nfca_signal->tx_signal, SEQ_BIT0);
    }
}

static void nfca_add_modulation(DigitalSignal* signal, size_t phases) {
    for(size_t i = 0; i < phases; i++) {
        signal->edge_timings[signal->edge_cnt++] = DIGITAL_SIGNAL_PS(NFCA_T_SUB_PHASE);
    }
}

static void nfca_add_silence(DigitalSignal* signal, size_t phases) {
    bool end_level = signal->start_level ^ ((signal->edge_cnt % 2) == 0);

    if((signal->edge_cnt == 0) || end_level) {
        signal->edge_timings[signal->edge_cnt++] = DIGITAL_SIGNAL_PS(phases * NFCA_T_SUB_PHASE);
    } else {
        signal->edge_timings[signal->edge_cnt - 1] += DIGITAL_SIGNAL_PS(phases * NFCA_T_SUB_PHASE);
    }
}

NfcaSignal* nfca_signal_alloc() {
    NfcaSignal* nfca_signal = malloc(sizeof(NfcaSignal));

    /* ISO14443-2 defines 3 sequences for type A communication */
    nfca_signal->seq_d = digital_signal_alloc(10);
    nfca_signal->seq_e = digital_signal_alloc(10);
    nfca_signal->seq_f = digital_signal_alloc(10);

    /* SEQ D has the first half modulated, used as SOF */
    nfca_signal->seq_d->start_level = NFCA_LOAD_MODULATION_POLARITY;
    nfca_add_modulation(nfca_signal->seq_d, 8);
    nfca_add_silence(nfca_signal->seq_d, 8);

    /* SEQ E has the second half modulated */
    nfca_signal->seq_e->start_level = !NFCA_LOAD_MODULATION_POLARITY;
    nfca_add_silence(nfca_signal->seq_e, 8);
    nfca_add_modulation(nfca_signal->seq_e, 8);

    /* SEQ F is just no modulation, used as EOF */
    nfca_signal->seq_f->start_level = !NFCA_LOAD_MODULATION_POLARITY;
    nfca_add_silence(nfca_signal->seq_f, 16);

    nfca_signal->tx_signal = digital_sequence_alloc(NFCA_SIGNAL_MAX_EDGES, &gpio_spi_r_mosi);

    digital_sequence_set_signal(nfca_signal->tx_signal, SEQ_SOF, nfca_signal->seq_d);
    digital_sequence_set_signal(nfca_signal->tx_signal, SEQ_BIT0, nfca_signal->seq_e);
    digital_sequence_set_signal(nfca_signal->tx_signal, SEQ_BIT1, nfca_signal->seq_d);
    digital_sequence_set_signal(nfca_signal->tx_signal, SEQ_EOF, nfca_signal->seq_f);
    digital_sequence_set_signal(nfca_signal->tx_signal, SEQ_IDLE, nfca_signal->seq_f);

    return nfca_signal;
}

void nfca_signal_free(NfcaSignal* nfca_signal) {
    furi_assert(nfca_signal);

    digital_signal_free(nfca_signal->seq_d);
    digital_signal_free(nfca_signal->seq_e);
    digital_signal_free(nfca_signal->seq_f);
    digital_sequence_free(nfca_signal->tx_signal);
    free(nfca_signal);
}

void nfca_signal_encode(NfcaSignal* nfca_signal, uint8_t* data, uint16_t bits, uint8_t* parity) {
    furi_assert(nfca_signal);
    furi_assert(data);
    furi_assert(parity);

    digital_sequence_clear(nfca_signal->tx_signal);

    /* add some idle bit times before SOF in case the GPIO was active */
    digital_sequence_add(nfca_signal->tx_signal, SEQ_IDLE);
    digital_sequence_add(nfca_signal->tx_signal, SEQ_SOF);

    if(bits < 8) {
        for(size_t i = 0; i < bits; i++) {
            if(FURI_BIT(data[0], i)) {
                digital_sequence_add(nfca_signal->tx_signal, SEQ_BIT1);
            } else {
                digital_sequence_add(nfca_signal->tx_signal, SEQ_BIT0);
            }
        }
    } else {
        for(size_t i = 0; i < bits / 8; i++) {
            nfca_add_byte(nfca_signal, data[i], parity[i / 8] & (1 << (7 - (i & 0x07))));
        }
    }

    digital_sequence_add(nfca_signal->tx_signal, SEQ_EOF);
}
