{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1658481555576 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1658481555577 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 22 17:19:15 2022 " "Processing started: Fri Jul 22 17:19:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1658481555577 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658481555577 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart -c uart " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart -c uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658481555577 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1658481555980 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1658481555980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_alu_top_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_alu_top_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_alu_top_tb " "Found entity 1: uart_alu_top_tb" {  } { { "uart_alu_top_tb.v" "" { Text "C:/FPGADesign/SummerEDP/UART/uart_alu_top_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658481563150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658481563150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_alu_top.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_alu_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_alu_top " "Found entity 1: uart_alu_top" {  } { { "uart_alu_top.v" "" { Text "C:/FPGADesign/SummerEDP/UART/uart_alu_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658481563151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658481563151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_ctl.v 1 1 " "Found 1 design units, including 1 entities, in source file data_ctl.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_ctl " "Found entity 1: data_ctl" {  } { { "data_ctl.v" "" { Text "C:/FPGADesign/SummerEDP/UART/data_ctl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658481563159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658481563159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_seg " "Found entity 1: uart_seg" {  } { { "uart_seg.v" "" { Text "C:/FPGADesign/SummerEDP/UART/uart_seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658481563163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658481563163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_alu " "Found entity 1: uart_alu" {  } { { "uart_alu.v" "" { Text "C:/FPGADesign/SummerEDP/UART/uart_alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658481563169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658481563169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_en.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_en.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_en " "Found entity 1: alu_en" {  } { { "alu_en.v" "" { Text "C:/FPGADesign/SummerEDP/UART/alu_en.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658481563178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658481563178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/FPGADesign/SummerEDP/UART/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658481563186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658481563186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg2.v 1 1 " "Found 1 design units, including 1 entities, in source file seg2.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg2 " "Found entity 1: seg2" {  } { { "seg2.v" "" { Text "C:/FPGADesign/SummerEDP/UART/seg2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658481563193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658481563193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_1k.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_1k.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_1k " "Found entity 1: clk_1k" {  } { { "clk_1k.v" "" { Text "C:/FPGADesign/SummerEDP/UART/clk_1k.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658481563197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658481563197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tb " "Found entity 1: uart_tb" {  } { { "uart_tb.v" "" { Text "C:/FPGADesign/SummerEDP/UART/uart_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658481563206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658481563206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.v 1 1 " "Found 1 design units, including 1 entities, in source file uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.v" "" { Text "C:/FPGADesign/SummerEDP/UART/uart.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658481563211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658481563211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx_test.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx_test " "Found entity 1: uart_rx_test" {  } { { "uart_rx_test.v" "" { Text "C:/FPGADesign/SummerEDP/UART/uart_rx_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658481563215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658481563215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx_test.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_test " "Found entity 1: uart_tx_test" {  } { { "uart_tx_test.v" "" { Text "C:/FPGADesign/SummerEDP/UART/uart_tx_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658481563220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658481563220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.v" "" { Text "C:/FPGADesign/SummerEDP/UART/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658481563227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658481563227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.v" "" { Text "C:/FPGADesign/SummerEDP/UART/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658481563234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658481563234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led.v 1 1 " "Found 1 design units, including 1 entities, in source file led.v" { { "Info" "ISGN_ENTITY_NAME" "1 led " "Found entity 1: led" {  } { { "led.v" "" { Text "C:/FPGADesign/SummerEDP/UART/led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658481563239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658481563239 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_1k uart_alu_top.v(60) " "Verilog HDL Implicit Net warning at uart_alu_top.v(60): created implicit net for \"clk_1k\"" {  } { { "uart_alu_top.v" "" { Text "C:/FPGADesign/SummerEDP/UART/uart_alu_top.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658481563241 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_1k uart_alu.v(70) " "Verilog HDL Implicit Net warning at uart_alu.v(70): created implicit net for \"clk_1k\"" {  } { { "uart_alu.v" "" { Text "C:/FPGADesign/SummerEDP/UART/uart_alu.v" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658481563241 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart_alu_top " "Elaborating entity \"uart_alu_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1658481563286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:UR " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:UR\"" {  } { { "uart_alu_top.v" "UR" { Text "C:/FPGADesign/SummerEDP/UART/uart_alu_top.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658481563316 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_rx.v(68) " "Verilog HDL assignment warning at uart_rx.v(68): truncated value with size 32 to match size of target (16)" {  } { { "uart_rx.v" "" { Text "C:/FPGADesign/SummerEDP/UART/uart_rx.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1658481563325 "|uart|uart_rx:UR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_rx.v(86) " "Verilog HDL assignment warning at uart_rx.v(86): truncated value with size 32 to match size of target (16)" {  } { { "uart_rx.v" "" { Text "C:/FPGADesign/SummerEDP/UART/uart_rx.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1658481563325 "|uart|uart_rx:UR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.v(92) " "Verilog HDL assignment warning at uart_rx.v(92): truncated value with size 32 to match size of target (4)" {  } { { "uart_rx.v" "" { Text "C:/FPGADesign/SummerEDP/UART/uart_rx.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1658481563325 "|uart|uart_rx:UR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_rx.v(103) " "Verilog HDL assignment warning at uart_rx.v(103): truncated value with size 32 to match size of target (16)" {  } { { "uart_rx.v" "" { Text "C:/FPGADesign/SummerEDP/UART/uart_rx.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1658481563325 "|uart|uart_rx:UR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:UT " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:UT\"" {  } { { "uart_alu_top.v" "UT" { Text "C:/FPGADesign/SummerEDP/UART/uart_alu_top.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658481563326 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_tx.v(61) " "Verilog HDL assignment warning at uart_tx.v(61): truncated value with size 32 to match size of target (16)" {  } { { "uart_tx.v" "" { Text "C:/FPGADesign/SummerEDP/UART/uart_tx.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1658481563337 "|uart_alu_top|uart_tx:UT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_tx.v(75) " "Verilog HDL assignment warning at uart_tx.v(75): truncated value with size 32 to match size of target (16)" {  } { { "uart_tx.v" "" { Text "C:/FPGADesign/SummerEDP/UART/uart_tx.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1658481563337 "|uart_alu_top|uart_tx:UT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_tx.v(81) " "Verilog HDL assignment warning at uart_tx.v(81): truncated value with size 32 to match size of target (4)" {  } { { "uart_tx.v" "" { Text "C:/FPGADesign/SummerEDP/UART/uart_tx.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1658481563337 "|uart_alu_top|uart_tx:UT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_tx.v(104) " "Verilog HDL assignment warning at uart_tx.v(104): truncated value with size 32 to match size of target (16)" {  } { { "uart_tx.v" "" { Text "C:/FPGADesign/SummerEDP/UART/uart_tx.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1658481563337 "|uart_alu_top|uart_tx:UT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led led:LD " "Elaborating entity \"led\" for hierarchy \"led:LD\"" {  } { { "uart_alu_top.v" "LD" { Text "C:/FPGADesign/SummerEDP/UART/uart_alu_top.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658481563338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_1k clk_1k:CL1 " "Elaborating entity \"clk_1k\" for hierarchy \"clk_1k:CL1\"" {  } { { "uart_alu_top.v" "CL1" { Text "C:/FPGADesign/SummerEDP/UART/uart_alu_top.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658481563347 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 clk_1k.v(16) " "Verilog HDL assignment warning at clk_1k.v(16): truncated value with size 32 to match size of target (16)" {  } { { "clk_1k.v" "" { Text "C:/FPGADesign/SummerEDP/UART/clk_1k.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1658481563361 "|uart2|clk_1k:CL1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg2 seg2:SG " "Elaborating entity \"seg2\" for hierarchy \"seg2:SG\"" {  } { { "uart_alu_top.v" "SG" { Text "C:/FPGADesign/SummerEDP/UART/uart_alu_top.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658481563362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_ctl data_ctl:DC " "Elaborating entity \"data_ctl\" for hierarchy \"data_ctl:DC\"" {  } { { "uart_alu_top.v" "DC" { Text "C:/FPGADesign/SummerEDP/UART/uart_alu_top.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658481563377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_en alu_en:ALU " "Elaborating entity \"alu_en\" for hierarchy \"alu_en:ALU\"" {  } { { "uart_alu_top.v" "ALU" { Text "C:/FPGADesign/SummerEDP/UART/uart_alu_top.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658481563389 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 alu_en.v(63) " "Verilog HDL assignment warning at alu_en.v(63): truncated value with size 9 to match size of target (8)" {  } { { "alu_en.v" "" { Text "C:/FPGADesign/SummerEDP/UART/alu_en.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1658481563397 "|uart_alu|alu_en:ALU"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "uart_tx.v" "" { Text "C:/FPGADesign/SummerEDP/UART/uart_tx.v" 22 -1 0 } } { "seg2.v" "" { Text "C:/FPGADesign/SummerEDP/UART/seg2.v" 25 -1 0 } } { "uart_tx.v" "" { Text "C:/FPGADesign/SummerEDP/UART/uart_tx.v" 23 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1658481563910 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1658481563910 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dig\[2\] VCC " "Pin \"dig\[2\]\" is stuck at VCC" {  } { { "uart_alu_top.v" "" { Text "C:/FPGADesign/SummerEDP/UART/uart_alu_top.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658481564008 "|uart_alu_top|dig[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dig\[3\] VCC " "Pin \"dig\[3\]\" is stuck at VCC" {  } { { "uart_alu_top.v" "" { Text "C:/FPGADesign/SummerEDP/UART/uart_alu_top.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658481564008 "|uart_alu_top|dig[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1658481564008 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1658481564077 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1658481564496 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1658481564791 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658481564791 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "299 " "Implemented 299 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1658481564974 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1658481564974 ""} { "Info" "ICUT_CUT_TM_LCELLS" "275 " "Implemented 275 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1658481564974 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1658481564974 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4746 " "Peak virtual memory: 4746 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1658481564994 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 22 17:19:24 2022 " "Processing ended: Fri Jul 22 17:19:24 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1658481564994 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1658481564994 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1658481564994 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1658481564994 ""}
