// Copyright lowRISC contributors.
// Licensed under the Apache License, Version 2.0, see LICENSE for details.
// SPDX-License-Identifier: Apache-2.0
//
// Register Top module auto-generated by `reggen`


`include "common_cells/assertions.svh"

module pdm2pcm_reg_top #(
    parameter type reg_req_t = logic,
    parameter type reg_rsp_t = logic,
    parameter int AW = 5
) (
    input logic clk_i,
    input logic rst_ni,
    input reg_req_t reg_req_i,
    output reg_rsp_t reg_rsp_o,

    // Output port for window
    output reg_req_t [1-1:0] reg_req_win_o,
    input  reg_rsp_t [1-1:0] reg_rsp_win_i,

    // To HW
    output pdm2pcm_reg_pkg::pdm2pcm_reg2hw_t reg2hw,  // Write
    input  pdm2pcm_reg_pkg::pdm2pcm_hw2reg_t hw2reg,  // Read


    // Config
    input devmode_i  // If 1, explicit error return for unmapped register access
);

  import pdm2pcm_reg_pkg::*;

  localparam int DW = 32;
  localparam int DBW = DW / 8;  // Byte Width

  // register signals
  logic           reg_we;
  logic           reg_re;
  logic [ AW-1:0] reg_addr;
  logic [ DW-1:0] reg_wdata;
  logic [DBW-1:0] reg_be;
  logic [ DW-1:0] reg_rdata;
  logic           reg_error;

  logic addrmiss, wr_err;

  logic [DW-1:0] reg_rdata_next;

  // Below register interface can be changed
  reg_req_t reg_intf_req;
  reg_rsp_t reg_intf_rsp;


  logic [0:0] reg_steer;

  reg_req_t [2-1:0] reg_intf_demux_req;
  reg_rsp_t [2-1:0] reg_intf_demux_rsp;

  // demux connection
  assign reg_intf_req = reg_intf_demux_req[1];
  assign reg_intf_demux_rsp[1] = reg_intf_rsp;

  assign reg_req_win_o[0] = reg_intf_demux_req[0];
  assign reg_intf_demux_rsp[0] = reg_rsp_win_i[0];

  // Create Socket_1n
  reg_demux #(
      .NoPorts(2),
      .req_t  (reg_req_t),
      .rsp_t  (reg_rsp_t)
  ) i_reg_demux (
      .clk_i,
      .rst_ni,
      .in_req_i(reg_req_i),
      .in_rsp_o(reg_rsp_o),
      .out_req_o(reg_intf_demux_req),
      .out_rsp_i(reg_intf_demux_rsp),
      .in_select_i(reg_steer)
  );


  // Create steering logic
  always_comb begin
    reg_steer = 1;  // Default set to register

    // TODO: Can below codes be unique case () inside ?
    if (reg_req_i.addr[AW-1:0] >= 24 && reg_req_i.addr[AW-1:0] < 28) begin
      reg_steer = 0;
    end
  end


  assign reg_we = reg_intf_req.valid & reg_intf_req.write;
  assign reg_re = reg_intf_req.valid & ~reg_intf_req.write;
  assign reg_addr = reg_intf_req.addr;
  assign reg_wdata = reg_intf_req.wdata;
  assign reg_be = reg_intf_req.wstrb;
  assign reg_intf_rsp.rdata = reg_rdata;
  assign reg_intf_rsp.error = reg_error;
  assign reg_intf_rsp.ready = 1'b1;

  assign reg_rdata = reg_rdata_next;
  assign reg_error = (devmode_i & addrmiss) | wr_err;


  // Define SW related signals
  // Format: <reg>_<field>_{wd|we|qs}
  //        or <reg>_{wd|we|qs} if field == 1 or 0
  logic [15:0] clkdividx_qs;
  logic [15:0] clkdividx_wd;
  logic clkdividx_we;
  logic control_enabl_qs;
  logic control_enabl_wd;
  logic control_enabl_we;
  logic control_clear_qs;
  logic control_clear_wd;
  logic control_clear_we;
  logic status_empty_qs;
  logic status_fulll_qs;
  logic [5:0] cic_activated_stages_qs;
  logic [5:0] cic_activated_stages_wd;
  logic cic_activated_stages_we;
  logic [3:0] cic_delay_comb_qs;
  logic [3:0] cic_delay_comb_wd;
  logic cic_delay_comb_we;
  logic [3:0] decimcic_qs;
  logic [3:0] decimcic_wd;
  logic decimcic_we;

  // Register instances
  // R[clkdividx]: V(False)

  prim_subreg #(
      .DW      (16),
      .SWACCESS("RW"),
      .RESVAL  (16'h0)
  ) u_clkdividx (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(clkdividx_we),
      .wd(clkdividx_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.clkdividx.q),

      // to register interface (read)
      .qs(clkdividx_qs)
  );


  // R[control]: V(False)

  //   F[enabl]: 0:0
  prim_subreg #(
      .DW      (1),
      .SWACCESS("RW"),
      .RESVAL  (1'h0)
  ) u_control_enabl (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(control_enabl_we),
      .wd(control_enabl_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.control.enabl.q),

      // to register interface (read)
      .qs(control_enabl_qs)
  );


  //   F[clear]: 1:1
  prim_subreg #(
      .DW      (1),
      .SWACCESS("RW"),
      .RESVAL  (1'h0)
  ) u_control_clear (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(control_clear_we),
      .wd(control_clear_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.control.clear.q),

      // to register interface (read)
      .qs(control_clear_qs)
  );


  // R[status]: V(False)

  //   F[empty]: 0:0
  prim_subreg #(
      .DW      (1),
      .SWACCESS("RO"),
      .RESVAL  (1'h0)
  ) u_status_empty (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      .we(1'b0),
      .wd('0),

      // from internal hardware
      .de(hw2reg.status.empty.de),
      .d (hw2reg.status.empty.d),

      // to internal hardware
      .qe(),
      .q (reg2hw.status.empty.q),

      // to register interface (read)
      .qs(status_empty_qs)
  );


  //   F[fulll]: 1:1
  prim_subreg #(
      .DW      (1),
      .SWACCESS("RO"),
      .RESVAL  (1'h0)
  ) u_status_fulll (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      .we(1'b0),
      .wd('0),

      // from internal hardware
      .de(hw2reg.status.fulll.de),
      .d (hw2reg.status.fulll.d),

      // to internal hardware
      .qe(),
      .q (reg2hw.status.fulll.q),

      // to register interface (read)
      .qs(status_fulll_qs)
  );


  // R[cic_activated_stages]: V(False)

  prim_subreg #(
      .DW      (6),
      .SWACCESS("RW"),
      .RESVAL  (6'h0)
  ) u_cic_activated_stages (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(cic_activated_stages_we),
      .wd(cic_activated_stages_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.cic_activated_stages.q),

      // to register interface (read)
      .qs(cic_activated_stages_qs)
  );


  // R[cic_delay_comb]: V(False)

  prim_subreg #(
      .DW      (4),
      .SWACCESS("RW"),
      .RESVAL  (4'h0)
  ) u_cic_delay_comb (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(cic_delay_comb_we),
      .wd(cic_delay_comb_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.cic_delay_comb.q),

      // to register interface (read)
      .qs(cic_delay_comb_qs)
  );


  // R[decimcic]: V(False)

  prim_subreg #(
      .DW      (4),
      .SWACCESS("RW"),
      .RESVAL  (4'h0)
  ) u_decimcic (
      .clk_i (clk_i),
      .rst_ni(rst_ni),

      // from register interface
      .we(decimcic_we),
      .wd(decimcic_wd),

      // from internal hardware
      .de(1'b0),
      .d ('0),

      // to internal hardware
      .qe(),
      .q (reg2hw.decimcic.q),

      // to register interface (read)
      .qs(decimcic_qs)
  );




  logic [5:0] addr_hit;
  always_comb begin
    addr_hit = '0;
    addr_hit[0] = (reg_addr == PDM2PCM_CLKDIVIDX_OFFSET);
    addr_hit[1] = (reg_addr == PDM2PCM_CONTROL_OFFSET);
    addr_hit[2] = (reg_addr == PDM2PCM_STATUS_OFFSET);
    addr_hit[3] = (reg_addr == PDM2PCM_CIC_ACTIVATED_STAGES_OFFSET);
    addr_hit[4] = (reg_addr == PDM2PCM_CIC_DELAY_COMB_OFFSET);
    addr_hit[5] = (reg_addr == PDM2PCM_DECIMCIC_OFFSET);
  end

  assign addrmiss = (reg_re || reg_we) ? ~|addr_hit : 1'b0;

  // Check sub-word write is permitted
  always_comb begin
    wr_err = (reg_we &
              ((addr_hit[0] & (|(PDM2PCM_PERMIT[0] & ~reg_be))) |
               (addr_hit[1] & (|(PDM2PCM_PERMIT[1] & ~reg_be))) |
               (addr_hit[2] & (|(PDM2PCM_PERMIT[2] & ~reg_be))) |
               (addr_hit[3] & (|(PDM2PCM_PERMIT[3] & ~reg_be))) |
               (addr_hit[4] & (|(PDM2PCM_PERMIT[4] & ~reg_be))) |
               (addr_hit[5] & (|(PDM2PCM_PERMIT[5] & ~reg_be)))));
  end

  assign clkdividx_we = addr_hit[0] & reg_we & !reg_error;
  assign clkdividx_wd = reg_wdata[15:0];

  assign control_enabl_we = addr_hit[1] & reg_we & !reg_error;
  assign control_enabl_wd = reg_wdata[0];

  assign control_clear_we = addr_hit[1] & reg_we & !reg_error;
  assign control_clear_wd = reg_wdata[1];

  assign cic_activated_stages_we = addr_hit[3] & reg_we & !reg_error;
  assign cic_activated_stages_wd = reg_wdata[5:0];

  assign cic_delay_comb_we = addr_hit[4] & reg_we & !reg_error;
  assign cic_delay_comb_wd = reg_wdata[3:0];

  assign decimcic_we = addr_hit[5] & reg_we & !reg_error;
  assign decimcic_wd = reg_wdata[3:0];

  // Read data return
  always_comb begin
    reg_rdata_next = '0;
    unique case (1'b1)
      addr_hit[0]: begin
        reg_rdata_next[15:0] = clkdividx_qs;
      end

      addr_hit[1]: begin
        reg_rdata_next[0] = control_enabl_qs;
        reg_rdata_next[1] = control_clear_qs;
      end

      addr_hit[2]: begin
        reg_rdata_next[0] = status_empty_qs;
        reg_rdata_next[1] = status_fulll_qs;
      end

      addr_hit[3]: begin
        reg_rdata_next[5:0] = cic_activated_stages_qs;
      end

      addr_hit[4]: begin
        reg_rdata_next[3:0] = cic_delay_comb_qs;
      end

      addr_hit[5]: begin
        reg_rdata_next[3:0] = decimcic_qs;
      end

      default: begin
        reg_rdata_next = '1;
      end
    endcase
  end

  // Unused signal tieoff

  // wdata / byte enable are not always fully used
  // add a blanket unused statement to handle lint waivers
  logic unused_wdata;
  logic unused_be;
  assign unused_wdata = ^reg_wdata;
  assign unused_be = ^reg_be;

  // Assertions for Register Interface
  `ASSERT(en2addrHit, (reg_we || reg_re) |-> $onehot0(addr_hit))

endmodule

module pdm2pcm_reg_top_intf #(
    parameter  int AW = 5,
    localparam int DW = 32
) (
    input logic clk_i,
    input logic rst_ni,
    REG_BUS.in regbus_slave,
    REG_BUS.out regbus_win_mst[1-1:0],
    // To HW
    output pdm2pcm_reg_pkg::pdm2pcm_reg2hw_t reg2hw,  // Write
    input pdm2pcm_reg_pkg::pdm2pcm_hw2reg_t hw2reg,  // Read
    // Config
    input devmode_i  // If 1, explicit error return for unmapped register access
);
  localparam int unsigned STRB_WIDTH = DW / 8;

  `include "register_interface/typedef.svh"
  `include "register_interface/assign.svh"

  // Define structs for reg_bus
  typedef logic [AW-1:0] addr_t;
  typedef logic [DW-1:0] data_t;
  typedef logic [STRB_WIDTH-1:0] strb_t;
  `REG_BUS_TYPEDEF_ALL(reg_bus, addr_t, data_t, strb_t)

  reg_bus_req_t s_reg_req;
  reg_bus_rsp_t s_reg_rsp;

  // Assign SV interface to structs
  `REG_BUS_ASSIGN_TO_REQ(s_reg_req, regbus_slave)
  `REG_BUS_ASSIGN_FROM_RSP(regbus_slave, s_reg_rsp)

  reg_bus_req_t s_reg_win_req[1-1:0];
  reg_bus_rsp_t s_reg_win_rsp[1-1:0];
  for (genvar i = 0; i < 1; i++) begin : gen_assign_window_structs
    `REG_BUS_ASSIGN_TO_REQ(s_reg_win_req[i], regbus_win_mst[i])
    `REG_BUS_ASSIGN_FROM_RSP(regbus_win_mst[i], s_reg_win_rsp[i])
  end



  pdm2pcm_reg_top #(
      .reg_req_t(reg_bus_req_t),
      .reg_rsp_t(reg_bus_rsp_t),
      .AW(AW)
  ) i_regs (
      .clk_i,
      .rst_ni,
      .reg_req_i(s_reg_req),
      .reg_rsp_o(s_reg_rsp),
      .reg_req_win_o(s_reg_win_req),
      .reg_rsp_win_i(s_reg_win_rsp),
      .reg2hw,  // Write
      .hw2reg,  // Read
      .devmode_i
  );

endmodule


