
ParcialFinalSD.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000050c  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  080005cc  080005cc  000015cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080005e4  080005e4  000015ec  2**0
                  CONTENTS
  4 .ARM          00000000  080005e4  080005e4  000015ec  2**0
                  CONTENTS
  5 .preinit_array 00000000  080005e4  080005ec  000015ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080005e4  080005e4  000015e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080005e8  080005e8  000015e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  000015ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000024  20000000  080005ec  00002000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000024  080005ec  00002024  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000015ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   00000909  00000000  00000000  00001614  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000002b0  00000000  00000000  00001f1d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000000c8  00000000  00000000  000021d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000008f  00000000  00000000  00002298  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000b431  00000000  00000000  00002327  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00000907  00000000  00000000  0000d758  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0003d041  00000000  00000000  0000e05f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0004b0a0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000234  00000000  00000000  0004b0e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  0004b318  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000000 	.word	0x20000000
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080005b4 	.word	0x080005b4

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000004 	.word	0x20000004
 8000104:	080005b4 	.word	0x080005b4

08000108 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000108:	b580      	push	{r7, lr}
 800010a:	b082      	sub	sp, #8
 800010c:	af00      	add	r7, sp, #0
 800010e:	0002      	movs	r2, r0
 8000110:	1dfb      	adds	r3, r7, #7
 8000112:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000114:	1dfb      	adds	r3, r7, #7
 8000116:	781b      	ldrb	r3, [r3, #0]
 8000118:	2b7f      	cmp	r3, #127	@ 0x7f
 800011a:	d809      	bhi.n	8000130 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800011c:	1dfb      	adds	r3, r7, #7
 800011e:	781b      	ldrb	r3, [r3, #0]
 8000120:	001a      	movs	r2, r3
 8000122:	231f      	movs	r3, #31
 8000124:	401a      	ands	r2, r3
 8000126:	4b04      	ldr	r3, [pc, #16]	@ (8000138 <__NVIC_EnableIRQ+0x30>)
 8000128:	2101      	movs	r1, #1
 800012a:	4091      	lsls	r1, r2
 800012c:	000a      	movs	r2, r1
 800012e:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8000130:	46c0      	nop			@ (mov r8, r8)
 8000132:	46bd      	mov	sp, r7
 8000134:	b002      	add	sp, #8
 8000136:	bd80      	pop	{r7, pc}
 8000138:	e000e100 	.word	0xe000e100

0800013c <main>:
//Variables para LCD
volatile uint32_t msTicks = 0;
volatile uint32_t tim2_msTicks = 0;

int main(void)
{
 800013c:	b580      	push	{r7, lr}
 800013e:	af00      	add	r7, sp, #0

	//ENABLE HSI 16MHZ
		//HSI ON
	RCC->CR |= (1<<0);
 8000140:	4b0b      	ldr	r3, [pc, #44]	@ (8000170 <main+0x34>)
 8000142:	681a      	ldr	r2, [r3, #0]
 8000144:	4b0a      	ldr	r3, [pc, #40]	@ (8000170 <main+0x34>)
 8000146:	2101      	movs	r1, #1
 8000148:	430a      	orrs	r2, r1
 800014a:	601a      	str	r2, [r3, #0]
		//HSI16 AS SYSCLK
	RCC->CFGR |= (1<<0);
 800014c:	4b08      	ldr	r3, [pc, #32]	@ (8000170 <main+0x34>)
 800014e:	68da      	ldr	r2, [r3, #12]
 8000150:	4b07      	ldr	r3, [pc, #28]	@ (8000170 <main+0x34>)
 8000152:	2101      	movs	r1, #1
 8000154:	430a      	orrs	r2, r1
 8000156:	60da      	str	r2, [r3, #12]
		delay_ms(50);
	}*/

//USART

	PORTS_init();
 8000158:	f000 f80c 	bl	8000174 <PORTS_init>
	USART2Init();
 800015c:	f000 f8ca 	bl	80002f4 <USART2Init>
	TIM21config();
 8000160:	f000 f93a 	bl	80003d8 <TIM21config>
			USART2_write('p');
		}

	}*/

	TIM2config();
 8000164:	f000 f90e 	bl	8000384 <TIM2config>
 8000168:	2300      	movs	r3, #0
	 }


	 */

}
 800016a:	0018      	movs	r0, r3
 800016c:	46bd      	mov	sp, r7
 800016e:	bd80      	pop	{r7, pc}
 8000170:	40021000 	.word	0x40021000

08000174 <PORTS_init>:
	LCD_command(0x06);
	LCD_command(0x01);
	LCD_command(0x0F);
}

void PORTS_init (void) {
 8000174:	b580      	push	{r7, lr}
 8000176:	af00      	add	r7, sp, #0

	RCC->IOPENR |= (1<<0); //Enable clock GPIOA
 8000178:	4b52      	ldr	r3, [pc, #328]	@ (80002c4 <PORTS_init+0x150>)
 800017a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800017c:	4b51      	ldr	r3, [pc, #324]	@ (80002c4 <PORTS_init+0x150>)
 800017e:	2101      	movs	r1, #1
 8000180:	430a      	orrs	r2, r1
 8000182:	62da      	str	r2, [r3, #44]	@ 0x2c
	RCC->IOPENR |= (1<<1); //Enable clock GPIOB
 8000184:	4b4f      	ldr	r3, [pc, #316]	@ (80002c4 <PORTS_init+0x150>)
 8000186:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000188:	4b4e      	ldr	r3, [pc, #312]	@ (80002c4 <PORTS_init+0x150>)
 800018a:	2102      	movs	r1, #2
 800018c:	430a      	orrs	r2, r1
 800018e:	62da      	str	r2, [r3, #44]	@ 0x2c
	RCC->IOPENR |= (1<<2); //Enable clock GPIOC
 8000190:	4b4c      	ldr	r3, [pc, #304]	@ (80002c4 <PORTS_init+0x150>)
 8000192:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000194:	4b4b      	ldr	r3, [pc, #300]	@ (80002c4 <PORTS_init+0x150>)
 8000196:	2104      	movs	r1, #4
 8000198:	430a      	orrs	r2, r1
 800019a:	62da      	str	r2, [r3, #44]	@ 0x2c

	GPIOB->MODER &= ~(1<<1); //Config PB0 como output Salida  0
 800019c:	4b4a      	ldr	r3, [pc, #296]	@ (80002c8 <PORTS_init+0x154>)
 800019e:	681a      	ldr	r2, [r3, #0]
 80001a0:	4b49      	ldr	r3, [pc, #292]	@ (80002c8 <PORTS_init+0x154>)
 80001a2:	2102      	movs	r1, #2
 80001a4:	438a      	bics	r2, r1
 80001a6:	601a      	str	r2, [r3, #0]
	GPIOB->MODER &= ~(1<<3); //Config PB1 como output Salida  1
 80001a8:	4b47      	ldr	r3, [pc, #284]	@ (80002c8 <PORTS_init+0x154>)
 80001aa:	681a      	ldr	r2, [r3, #0]
 80001ac:	4b46      	ldr	r3, [pc, #280]	@ (80002c8 <PORTS_init+0x154>)
 80001ae:	2108      	movs	r1, #8
 80001b0:	438a      	bics	r2, r1
 80001b2:	601a      	str	r2, [r3, #0]
	GPIOB->MODER &= ~(1<<5); //Config PB2 como output Salida  2
 80001b4:	4b44      	ldr	r3, [pc, #272]	@ (80002c8 <PORTS_init+0x154>)
 80001b6:	681a      	ldr	r2, [r3, #0]
 80001b8:	4b43      	ldr	r3, [pc, #268]	@ (80002c8 <PORTS_init+0x154>)
 80001ba:	2120      	movs	r1, #32
 80001bc:	438a      	bics	r2, r1
 80001be:	601a      	str	r2, [r3, #0]
	GPIOB->MODER &= ~(1<<7); //Config PB3 como output Salida  3
 80001c0:	4b41      	ldr	r3, [pc, #260]	@ (80002c8 <PORTS_init+0x154>)
 80001c2:	681a      	ldr	r2, [r3, #0]
 80001c4:	4b40      	ldr	r3, [pc, #256]	@ (80002c8 <PORTS_init+0x154>)
 80001c6:	2180      	movs	r1, #128	@ 0x80
 80001c8:	438a      	bics	r2, r1
 80001ca:	601a      	str	r2, [r3, #0]
	GPIOB->MODER &= ~(1<<9); //Config PB4 como output Salida  4
 80001cc:	4b3e      	ldr	r3, [pc, #248]	@ (80002c8 <PORTS_init+0x154>)
 80001ce:	681a      	ldr	r2, [r3, #0]
 80001d0:	4b3d      	ldr	r3, [pc, #244]	@ (80002c8 <PORTS_init+0x154>)
 80001d2:	493e      	ldr	r1, [pc, #248]	@ (80002cc <PORTS_init+0x158>)
 80001d4:	400a      	ands	r2, r1
 80001d6:	601a      	str	r2, [r3, #0]
	GPIOB->MODER &= ~(1<<11); //Config PB5 como output Salida 5
 80001d8:	4b3b      	ldr	r3, [pc, #236]	@ (80002c8 <PORTS_init+0x154>)
 80001da:	681a      	ldr	r2, [r3, #0]
 80001dc:	4b3a      	ldr	r3, [pc, #232]	@ (80002c8 <PORTS_init+0x154>)
 80001de:	493c      	ldr	r1, [pc, #240]	@ (80002d0 <PORTS_init+0x15c>)
 80001e0:	400a      	ands	r2, r1
 80001e2:	601a      	str	r2, [r3, #0]
	GPIOB->MODER &= ~(1<<13); //Config PB6 como output Salida 6
 80001e4:	4b38      	ldr	r3, [pc, #224]	@ (80002c8 <PORTS_init+0x154>)
 80001e6:	681a      	ldr	r2, [r3, #0]
 80001e8:	4b37      	ldr	r3, [pc, #220]	@ (80002c8 <PORTS_init+0x154>)
 80001ea:	493a      	ldr	r1, [pc, #232]	@ (80002d4 <PORTS_init+0x160>)
 80001ec:	400a      	ands	r2, r1
 80001ee:	601a      	str	r2, [r3, #0]
	GPIOB->MODER &= ~(1<<15); //Config PB7 como output (Push 1)
 80001f0:	4b35      	ldr	r3, [pc, #212]	@ (80002c8 <PORTS_init+0x154>)
 80001f2:	681a      	ldr	r2, [r3, #0]
 80001f4:	4b34      	ldr	r3, [pc, #208]	@ (80002c8 <PORTS_init+0x154>)
 80001f6:	4938      	ldr	r1, [pc, #224]	@ (80002d8 <PORTS_init+0x164>)
 80001f8:	400a      	ands	r2, r1
 80001fa:	601a      	str	r2, [r3, #0]
	GPIOB->MODER &= ~(1<<17); //Config PB8 como output (Push 2)
 80001fc:	4b32      	ldr	r3, [pc, #200]	@ (80002c8 <PORTS_init+0x154>)
 80001fe:	681a      	ldr	r2, [r3, #0]
 8000200:	4b31      	ldr	r3, [pc, #196]	@ (80002c8 <PORTS_init+0x154>)
 8000202:	4936      	ldr	r1, [pc, #216]	@ (80002dc <PORTS_init+0x168>)
 8000204:	400a      	ands	r2, r1
 8000206:	601a      	str	r2, [r3, #0]
	GPIOB->MODER &= ~(1<<19); //Config PB9 como output (Push 3)
 8000208:	4b2f      	ldr	r3, [pc, #188]	@ (80002c8 <PORTS_init+0x154>)
 800020a:	681a      	ldr	r2, [r3, #0]
 800020c:	4b2e      	ldr	r3, [pc, #184]	@ (80002c8 <PORTS_init+0x154>)
 800020e:	4934      	ldr	r1, [pc, #208]	@ (80002e0 <PORTS_init+0x16c>)
 8000210:	400a      	ands	r2, r1
 8000212:	601a      	str	r2, [r3, #0]
	GPIOB->MODER &= ~(1<<21); //Config PB10 como output (Push 4)
 8000214:	4b2c      	ldr	r3, [pc, #176]	@ (80002c8 <PORTS_init+0x154>)
 8000216:	681a      	ldr	r2, [r3, #0]
 8000218:	4b2b      	ldr	r3, [pc, #172]	@ (80002c8 <PORTS_init+0x154>)
 800021a:	4932      	ldr	r1, [pc, #200]	@ (80002e4 <PORTS_init+0x170>)
 800021c:	400a      	ands	r2, r1
 800021e:	601a      	str	r2, [r3, #0]
	GPIOB->MODER &= ~(1<<23); //Config PB11 como output (Push 4)
 8000220:	4b29      	ldr	r3, [pc, #164]	@ (80002c8 <PORTS_init+0x154>)
 8000222:	681a      	ldr	r2, [r3, #0]
 8000224:	4b28      	ldr	r3, [pc, #160]	@ (80002c8 <PORTS_init+0x154>)
 8000226:	4930      	ldr	r1, [pc, #192]	@ (80002e8 <PORTS_init+0x174>)
 8000228:	400a      	ands	r2, r1
 800022a:	601a      	str	r2, [r3, #0]
	GPIOB->MODER &= ~(1<<25); //Config PB12 como output (Push 4)
 800022c:	4b26      	ldr	r3, [pc, #152]	@ (80002c8 <PORTS_init+0x154>)
 800022e:	681a      	ldr	r2, [r3, #0]
 8000230:	4b25      	ldr	r3, [pc, #148]	@ (80002c8 <PORTS_init+0x154>)
 8000232:	492e      	ldr	r1, [pc, #184]	@ (80002ec <PORTS_init+0x178>)
 8000234:	400a      	ands	r2, r1
 8000236:	601a      	str	r2, [r3, #0]





	GPIOC->MODER &= ~(1<<1); // PC0 como salida
 8000238:	4b2d      	ldr	r3, [pc, #180]	@ (80002f0 <PORTS_init+0x17c>)
 800023a:	681a      	ldr	r2, [r3, #0]
 800023c:	4b2c      	ldr	r3, [pc, #176]	@ (80002f0 <PORTS_init+0x17c>)
 800023e:	2102      	movs	r1, #2
 8000240:	438a      	bics	r2, r1
 8000242:	601a      	str	r2, [r3, #0]
	GPIOC->MODER &= ~(1 << 3); // PC1 como salida
 8000244:	4b2a      	ldr	r3, [pc, #168]	@ (80002f0 <PORTS_init+0x17c>)
 8000246:	681a      	ldr	r2, [r3, #0]
 8000248:	4b29      	ldr	r3, [pc, #164]	@ (80002f0 <PORTS_init+0x17c>)
 800024a:	2108      	movs	r1, #8
 800024c:	438a      	bics	r2, r1
 800024e:	601a      	str	r2, [r3, #0]
	GPIOC->MODER &= ~(1 << 7);  // PC3 como salida
 8000250:	4b27      	ldr	r3, [pc, #156]	@ (80002f0 <PORTS_init+0x17c>)
 8000252:	681a      	ldr	r2, [r3, #0]
 8000254:	4b26      	ldr	r3, [pc, #152]	@ (80002f0 <PORTS_init+0x17c>)
 8000256:	2180      	movs	r1, #128	@ 0x80
 8000258:	438a      	bics	r2, r1
 800025a:	601a      	str	r2, [r3, #0]
	GPIOC->MODER &= ~(1 << 9);  // PC4 como salida
 800025c:	4b24      	ldr	r3, [pc, #144]	@ (80002f0 <PORTS_init+0x17c>)
 800025e:	681a      	ldr	r2, [r3, #0]
 8000260:	4b23      	ldr	r3, [pc, #140]	@ (80002f0 <PORTS_init+0x17c>)
 8000262:	491a      	ldr	r1, [pc, #104]	@ (80002cc <PORTS_init+0x158>)
 8000264:	400a      	ands	r2, r1
 8000266:	601a      	str	r2, [r3, #0]
	GPIOC->MODER &= ~(1 << 11); // PC5 como salida
 8000268:	4b21      	ldr	r3, [pc, #132]	@ (80002f0 <PORTS_init+0x17c>)
 800026a:	681a      	ldr	r2, [r3, #0]
 800026c:	4b20      	ldr	r3, [pc, #128]	@ (80002f0 <PORTS_init+0x17c>)
 800026e:	4918      	ldr	r1, [pc, #96]	@ (80002d0 <PORTS_init+0x15c>)
 8000270:	400a      	ands	r2, r1
 8000272:	601a      	str	r2, [r3, #0]
	GPIOC->MODER &= ~(1 << 13); // PC6 como salida
 8000274:	4b1e      	ldr	r3, [pc, #120]	@ (80002f0 <PORTS_init+0x17c>)
 8000276:	681a      	ldr	r2, [r3, #0]
 8000278:	4b1d      	ldr	r3, [pc, #116]	@ (80002f0 <PORTS_init+0x17c>)
 800027a:	4916      	ldr	r1, [pc, #88]	@ (80002d4 <PORTS_init+0x160>)
 800027c:	400a      	ands	r2, r1
 800027e:	601a      	str	r2, [r3, #0]
	GPIOC->MODER &= ~(1 << 15); // PC7 como salida
 8000280:	4b1b      	ldr	r3, [pc, #108]	@ (80002f0 <PORTS_init+0x17c>)
 8000282:	681a      	ldr	r2, [r3, #0]
 8000284:	4b1a      	ldr	r3, [pc, #104]	@ (80002f0 <PORTS_init+0x17c>)
 8000286:	4914      	ldr	r1, [pc, #80]	@ (80002d8 <PORTS_init+0x164>)
 8000288:	400a      	ands	r2, r1
 800028a:	601a      	str	r2, [r3, #0]
	GPIOC->MODER &= ~(1 << 17); // PC8 como salida
 800028c:	4b18      	ldr	r3, [pc, #96]	@ (80002f0 <PORTS_init+0x17c>)
 800028e:	681a      	ldr	r2, [r3, #0]
 8000290:	4b17      	ldr	r3, [pc, #92]	@ (80002f0 <PORTS_init+0x17c>)
 8000292:	4912      	ldr	r1, [pc, #72]	@ (80002dc <PORTS_init+0x168>)
 8000294:	400a      	ands	r2, r1
 8000296:	601a      	str	r2, [r3, #0]
	GPIOC->MODER &= ~(1 << 19); // PC9 como salida
 8000298:	4b15      	ldr	r3, [pc, #84]	@ (80002f0 <PORTS_init+0x17c>)
 800029a:	681a      	ldr	r2, [r3, #0]
 800029c:	4b14      	ldr	r3, [pc, #80]	@ (80002f0 <PORTS_init+0x17c>)
 800029e:	4910      	ldr	r1, [pc, #64]	@ (80002e0 <PORTS_init+0x16c>)
 80002a0:	400a      	ands	r2, r1
 80002a2:	601a      	str	r2, [r3, #0]
	GPIOC->MODER &= ~(1 << 21); // PC10 como salida
 80002a4:	4b12      	ldr	r3, [pc, #72]	@ (80002f0 <PORTS_init+0x17c>)
 80002a6:	681a      	ldr	r2, [r3, #0]
 80002a8:	4b11      	ldr	r3, [pc, #68]	@ (80002f0 <PORTS_init+0x17c>)
 80002aa:	490e      	ldr	r1, [pc, #56]	@ (80002e4 <PORTS_init+0x170>)
 80002ac:	400a      	ands	r2, r1
 80002ae:	601a      	str	r2, [r3, #0]
	GPIOC->MODER &= ~(1 << 23); // PC11 como salida
 80002b0:	4b0f      	ldr	r3, [pc, #60]	@ (80002f0 <PORTS_init+0x17c>)
 80002b2:	681a      	ldr	r2, [r3, #0]
 80002b4:	4b0e      	ldr	r3, [pc, #56]	@ (80002f0 <PORTS_init+0x17c>)
 80002b6:	490c      	ldr	r1, [pc, #48]	@ (80002e8 <PORTS_init+0x174>)
 80002b8:	400a      	ands	r2, r1
 80002ba:	601a      	str	r2, [r3, #0]

}
 80002bc:	46c0      	nop			@ (mov r8, r8)
 80002be:	46bd      	mov	sp, r7
 80002c0:	bd80      	pop	{r7, pc}
 80002c2:	46c0      	nop			@ (mov r8, r8)
 80002c4:	40021000 	.word	0x40021000
 80002c8:	50000400 	.word	0x50000400
 80002cc:	fffffdff 	.word	0xfffffdff
 80002d0:	fffff7ff 	.word	0xfffff7ff
 80002d4:	ffffdfff 	.word	0xffffdfff
 80002d8:	ffff7fff 	.word	0xffff7fff
 80002dc:	fffdffff 	.word	0xfffdffff
 80002e0:	fff7ffff 	.word	0xfff7ffff
 80002e4:	ffdfffff 	.word	0xffdfffff
 80002e8:	ff7fffff 	.word	0xff7fffff
 80002ec:	fdffffff 	.word	0xfdffffff
 80002f0:	50000800 	.word	0x50000800

080002f4 <USART2Init>:

	delay_ms(1);

}

void USART2Init(void) {
 80002f4:	b580      	push	{r7, lr}
 80002f6:	af00      	add	r7, sp, #0
	//USART CLK ENABLE
	RCC->APB1ENR |= (1<<17);
 80002f8:	4b20      	ldr	r3, [pc, #128]	@ (800037c <USART2Init+0x88>)
 80002fa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80002fc:	4b1f      	ldr	r3, [pc, #124]	@ (800037c <USART2Init+0x88>)
 80002fe:	2180      	movs	r1, #128	@ 0x80
 8000300:	0289      	lsls	r1, r1, #10
 8000302:	430a      	orrs	r2, r1
 8000304:	639a      	str	r2, [r3, #56]	@ 0x38
	//GPIOA CLK ENABLE
	RCC->IOPENR |= (1<<0);
 8000306:	4b1d      	ldr	r3, [pc, #116]	@ (800037c <USART2Init+0x88>)
 8000308:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800030a:	4b1c      	ldr	r3, [pc, #112]	@ (800037c <USART2Init+0x88>)
 800030c:	2101      	movs	r1, #1
 800030e:	430a      	orrs	r2, r1
 8000310:	62da      	str	r2, [r3, #44]	@ 0x2c
	//ALTERNATE FUNCTION PA2(TX) Y PA3(RX)
	//PA2 as AF
	GPIOA->MODER &= ~(1<<4);
 8000312:	23a0      	movs	r3, #160	@ 0xa0
 8000314:	05db      	lsls	r3, r3, #23
 8000316:	681a      	ldr	r2, [r3, #0]
 8000318:	23a0      	movs	r3, #160	@ 0xa0
 800031a:	05db      	lsls	r3, r3, #23
 800031c:	2110      	movs	r1, #16
 800031e:	438a      	bics	r2, r1
 8000320:	601a      	str	r2, [r3, #0]
	//PA3 as AF
	GPIOA->MODER &= ~(1<<6);
 8000322:	23a0      	movs	r3, #160	@ 0xa0
 8000324:	05db      	lsls	r3, r3, #23
 8000326:	681a      	ldr	r2, [r3, #0]
 8000328:	23a0      	movs	r3, #160	@ 0xa0
 800032a:	05db      	lsls	r3, r3, #23
 800032c:	2140      	movs	r1, #64	@ 0x40
 800032e:	438a      	bics	r2, r1
 8000330:	601a      	str	r2, [r3, #0]


	//PA2 AS  AF4
	GPIOA->AFR[0] |= (1<<10);
 8000332:	23a0      	movs	r3, #160	@ 0xa0
 8000334:	05db      	lsls	r3, r3, #23
 8000336:	6a1a      	ldr	r2, [r3, #32]
 8000338:	23a0      	movs	r3, #160	@ 0xa0
 800033a:	05db      	lsls	r3, r3, #23
 800033c:	2180      	movs	r1, #128	@ 0x80
 800033e:	00c9      	lsls	r1, r1, #3
 8000340:	430a      	orrs	r2, r1
 8000342:	621a      	str	r2, [r3, #32]
	//PA3 AS AF4
	GPIOA->AFR[0] |= (1<<14);
 8000344:	23a0      	movs	r3, #160	@ 0xa0
 8000346:	05db      	lsls	r3, r3, #23
 8000348:	6a1a      	ldr	r2, [r3, #32]
 800034a:	23a0      	movs	r3, #160	@ 0xa0
 800034c:	05db      	lsls	r3, r3, #23
 800034e:	2180      	movs	r1, #128	@ 0x80
 8000350:	01c9      	lsls	r1, r1, #7
 8000352:	430a      	orrs	r2, r1
 8000354:	621a      	str	r2, [r3, #32]

	//USART2 @115200 bps with 16Mhz clock HSi
	USART2->BRR = 139;
 8000356:	4b0a      	ldr	r3, [pc, #40]	@ (8000380 <USART2Init+0x8c>)
 8000358:	228b      	movs	r2, #139	@ 0x8b
 800035a:	60da      	str	r2, [r3, #12]
	//USART2 TX ENABLE & RX ENABLE
	USART2->CR1 |= (1<<2)| (1<<3);
 800035c:	4b08      	ldr	r3, [pc, #32]	@ (8000380 <USART2Init+0x8c>)
 800035e:	681a      	ldr	r2, [r3, #0]
 8000360:	4b07      	ldr	r3, [pc, #28]	@ (8000380 <USART2Init+0x8c>)
 8000362:	210c      	movs	r1, #12
 8000364:	430a      	orrs	r2, r1
 8000366:	601a      	str	r2, [r3, #0]
	//USART2 MODULE ENABLE
	USART2->CR1 |= (1<<0);
 8000368:	4b05      	ldr	r3, [pc, #20]	@ (8000380 <USART2Init+0x8c>)
 800036a:	681a      	ldr	r2, [r3, #0]
 800036c:	4b04      	ldr	r3, [pc, #16]	@ (8000380 <USART2Init+0x8c>)
 800036e:	2101      	movs	r1, #1
 8000370:	430a      	orrs	r2, r1
 8000372:	601a      	str	r2, [r3, #0]

}
 8000374:	46c0      	nop			@ (mov r8, r8)
 8000376:	46bd      	mov	sp, r7
 8000378:	bd80      	pop	{r7, pc}
 800037a:	46c0      	nop			@ (mov r8, r8)
 800037c:	40021000 	.word	0x40021000
 8000380:	40004400 	.word	0x40004400

08000384 <TIM2config>:
	//Enable Timer with Processor clock as source
	SysTick->CTRL |= (1<<2)|(1<<1)|(1<<0);

}

void TIM2config (void) {
 8000384:	b580      	push	{r7, lr}
 8000386:	af00      	add	r7, sp, #0
	RCC->APB1ENR |= (1<<0); //Habilita el reloj de  TIM2
 8000388:	4b11      	ldr	r3, [pc, #68]	@ (80003d0 <TIM2config+0x4c>)
 800038a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800038c:	4b10      	ldr	r3, [pc, #64]	@ (80003d0 <TIM2config+0x4c>)
 800038e:	2101      	movs	r1, #1
 8000390:	430a      	orrs	r2, r1
 8000392:	639a      	str	r2, [r3, #56]	@ 0x38
	TIM2->PSC = 16000-1;     //16MHz/16000 = 1 KHz (cada 1ms)
 8000394:	2380      	movs	r3, #128	@ 0x80
 8000396:	05db      	lsls	r3, r3, #23
 8000398:	4a0e      	ldr	r2, [pc, #56]	@ (80003d4 <TIM2config+0x50>)
 800039a:	629a      	str	r2, [r3, #40]	@ 0x28
	TIM2->ARR = 1-1;      //1 * 1 ms = 1ms
 800039c:	2380      	movs	r3, #128	@ 0x80
 800039e:	05db      	lsls	r3, r3, #23
 80003a0:	2200      	movs	r2, #0
 80003a2:	62da      	str	r2, [r3, #44]	@ 0x2c
	TIM2->CNT = 0;
 80003a4:	2380      	movs	r3, #128	@ 0x80
 80003a6:	05db      	lsls	r3, r3, #23
 80003a8:	2200      	movs	r2, #0
 80003aa:	625a      	str	r2, [r3, #36]	@ 0x24
	TIM2->CR1 = (1<<0);
 80003ac:	2380      	movs	r3, #128	@ 0x80
 80003ae:	05db      	lsls	r3, r3, #23
 80003b0:	2201      	movs	r2, #1
 80003b2:	601a      	str	r2, [r3, #0]
	TIM2->DIER |= (1<<0);     // Habilitar interrupción de Update
 80003b4:	2380      	movs	r3, #128	@ 0x80
 80003b6:	05db      	lsls	r3, r3, #23
 80003b8:	68da      	ldr	r2, [r3, #12]
 80003ba:	2380      	movs	r3, #128	@ 0x80
 80003bc:	05db      	lsls	r3, r3, #23
 80003be:	2101      	movs	r1, #1
 80003c0:	430a      	orrs	r2, r1
 80003c2:	60da      	str	r2, [r3, #12]
	NVIC_EnableIRQ(TIM2_IRQn);
 80003c4:	200f      	movs	r0, #15
 80003c6:	f7ff fe9f 	bl	8000108 <__NVIC_EnableIRQ>
}
 80003ca:	46c0      	nop			@ (mov r8, r8)
 80003cc:	46bd      	mov	sp, r7
 80003ce:	bd80      	pop	{r7, pc}
 80003d0:	40021000 	.word	0x40021000
 80003d4:	00003e7f 	.word	0x00003e7f

080003d8 <TIM21config>:

void TIM21config (void) {
 80003d8:	b580      	push	{r7, lr}
 80003da:	af00      	add	r7, sp, #0
	//GPIOB->AFR[1] |=  (1<<21);
	//GPIOB->AFR[1] |=  (1<<22);

	//Se encuentra operando a 1s
	RCC->APB2ENR |= (1<<2);
 80003dc:	4b0e      	ldr	r3, [pc, #56]	@ (8000418 <TIM21config+0x40>)
 80003de:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80003e0:	4b0d      	ldr	r3, [pc, #52]	@ (8000418 <TIM21config+0x40>)
 80003e2:	2104      	movs	r1, #4
 80003e4:	430a      	orrs	r2, r1
 80003e6:	635a      	str	r2, [r3, #52]	@ 0x34
	TIM21->PSC = 16000-1;
 80003e8:	4b0c      	ldr	r3, [pc, #48]	@ (800041c <TIM21config+0x44>)
 80003ea:	4a0d      	ldr	r2, [pc, #52]	@ (8000420 <TIM21config+0x48>)
 80003ec:	629a      	str	r2, [r3, #40]	@ 0x28
	TIM21->ARR = 2-1;
 80003ee:	4b0b      	ldr	r3, [pc, #44]	@ (800041c <TIM21config+0x44>)
 80003f0:	2201      	movs	r2, #1
 80003f2:	62da      	str	r2, [r3, #44]	@ 0x2c
	TIM21->CNT = 0;
 80003f4:	4b09      	ldr	r3, [pc, #36]	@ (800041c <TIM21config+0x44>)
 80003f6:	2200      	movs	r2, #0
 80003f8:	625a      	str	r2, [r3, #36]	@ 0x24
	TIM21->CR1 = (1<<0);
 80003fa:	4b08      	ldr	r3, [pc, #32]	@ (800041c <TIM21config+0x44>)
 80003fc:	2201      	movs	r2, #1
 80003fe:	601a      	str	r2, [r3, #0]

	//Modo Interrupt
	TIM21->DIER |= (1<<0);
 8000400:	4b06      	ldr	r3, [pc, #24]	@ (800041c <TIM21config+0x44>)
 8000402:	68da      	ldr	r2, [r3, #12]
 8000404:	4b05      	ldr	r3, [pc, #20]	@ (800041c <TIM21config+0x44>)
 8000406:	2101      	movs	r1, #1
 8000408:	430a      	orrs	r2, r1
 800040a:	60da      	str	r2, [r3, #12]
	NVIC_EnableIRQ(TIM21_IRQn);
 800040c:	2014      	movs	r0, #20
 800040e:	f7ff fe7b 	bl	8000108 <__NVIC_EnableIRQ>
}
 8000412:	46c0      	nop			@ (mov r8, r8)
 8000414:	46bd      	mov	sp, r7
 8000416:	bd80      	pop	{r7, pc}
 8000418:	40021000 	.word	0x40021000
 800041c:	40010800 	.word	0x40010800
 8000420:	00003e7f 	.word	0x00003e7f

08000424 <TIM21_IRQHandler>:


void TIM21_IRQHandler() {
 8000424:	b580      	push	{r7, lr}
 8000426:	af00      	add	r7, sp, #0

	// Apagar todo antes de escribir
	GPIOB->ODR = 0x0000;
 8000428:	4b29      	ldr	r3, [pc, #164]	@ (80004d0 <TIM21_IRQHandler+0xac>)
 800042a:	2200      	movs	r2, #0
 800042c:	615a      	str	r2, [r3, #20]

    switch (display_index) {
 800042e:	4b29      	ldr	r3, [pc, #164]	@ (80004d4 <TIM21_IRQHandler+0xb0>)
 8000430:	781b      	ldrb	r3, [r3, #0]
 8000432:	b2db      	uxtb	r3, r3
 8000434:	2b05      	cmp	r3, #5
 8000436:	d82f      	bhi.n	8000498 <TIM21_IRQHandler+0x74>
 8000438:	009a      	lsls	r2, r3, #2
 800043a:	4b27      	ldr	r3, [pc, #156]	@ (80004d8 <TIM21_IRQHandler+0xb4>)
 800043c:	18d3      	adds	r3, r2, r3
 800043e:	681b      	ldr	r3, [r3, #0]
 8000440:	469f      	mov	pc, r3
        case 0:
            GPIOB->ODR |= NUM_4 | (1<<7);  // Número 4 en display 1
 8000442:	4b23      	ldr	r3, [pc, #140]	@ (80004d0 <TIM21_IRQHandler+0xac>)
 8000444:	695a      	ldr	r2, [r3, #20]
 8000446:	4b22      	ldr	r3, [pc, #136]	@ (80004d0 <TIM21_IRQHandler+0xac>)
 8000448:	21e6      	movs	r1, #230	@ 0xe6
 800044a:	430a      	orrs	r2, r1
 800044c:	615a      	str	r2, [r3, #20]
            break;
 800044e:	e027      	b.n	80004a0 <TIM21_IRQHandler+0x7c>
        case 1:
            GPIOB->ODR |= NUM_1 | (1<<8);  // Número 1 en display 2
 8000450:	4b1f      	ldr	r3, [pc, #124]	@ (80004d0 <TIM21_IRQHandler+0xac>)
 8000452:	695a      	ldr	r2, [r3, #20]
 8000454:	4b1e      	ldr	r3, [pc, #120]	@ (80004d0 <TIM21_IRQHandler+0xac>)
 8000456:	2183      	movs	r1, #131	@ 0x83
 8000458:	0049      	lsls	r1, r1, #1
 800045a:	430a      	orrs	r2, r1
 800045c:	615a      	str	r2, [r3, #20]
            break;
 800045e:	e01f      	b.n	80004a0 <TIM21_IRQHandler+0x7c>
        case 2:
            GPIOB->ODR |= NUM_4 | (1<<9);  // Número 4 en display 3
 8000460:	4b1b      	ldr	r3, [pc, #108]	@ (80004d0 <TIM21_IRQHandler+0xac>)
 8000462:	695a      	ldr	r2, [r3, #20]
 8000464:	4b1a      	ldr	r3, [pc, #104]	@ (80004d0 <TIM21_IRQHandler+0xac>)
 8000466:	491d      	ldr	r1, [pc, #116]	@ (80004dc <TIM21_IRQHandler+0xb8>)
 8000468:	430a      	orrs	r2, r1
 800046a:	615a      	str	r2, [r3, #20]
            break;
 800046c:	e018      	b.n	80004a0 <TIM21_IRQHandler+0x7c>
        case 3:
            GPIOB->ODR |= NUM_5 | (1<<10); // Número 5 en display 4
 800046e:	4b18      	ldr	r3, [pc, #96]	@ (80004d0 <TIM21_IRQHandler+0xac>)
 8000470:	695a      	ldr	r2, [r3, #20]
 8000472:	4b17      	ldr	r3, [pc, #92]	@ (80004d0 <TIM21_IRQHandler+0xac>)
 8000474:	491a      	ldr	r1, [pc, #104]	@ (80004e0 <TIM21_IRQHandler+0xbc>)
 8000476:	430a      	orrs	r2, r1
 8000478:	615a      	str	r2, [r3, #20]
            break;
 800047a:	e011      	b.n	80004a0 <TIM21_IRQHandler+0x7c>
        case 4:
            GPIOB->ODR |= NUM_5 | (1<<11); // Número 5 en display 5
 800047c:	4b14      	ldr	r3, [pc, #80]	@ (80004d0 <TIM21_IRQHandler+0xac>)
 800047e:	695a      	ldr	r2, [r3, #20]
 8000480:	4b13      	ldr	r3, [pc, #76]	@ (80004d0 <TIM21_IRQHandler+0xac>)
 8000482:	4918      	ldr	r1, [pc, #96]	@ (80004e4 <TIM21_IRQHandler+0xc0>)
 8000484:	430a      	orrs	r2, r1
 8000486:	615a      	str	r2, [r3, #20]
            break;
 8000488:	e00a      	b.n	80004a0 <TIM21_IRQHandler+0x7c>
        case 5:
            GPIOB->ODR |= NUM_5 | (1<<12); // Número 5 en display 6
 800048a:	4b11      	ldr	r3, [pc, #68]	@ (80004d0 <TIM21_IRQHandler+0xac>)
 800048c:	695a      	ldr	r2, [r3, #20]
 800048e:	4b10      	ldr	r3, [pc, #64]	@ (80004d0 <TIM21_IRQHandler+0xac>)
 8000490:	4915      	ldr	r1, [pc, #84]	@ (80004e8 <TIM21_IRQHandler+0xc4>)
 8000492:	430a      	orrs	r2, r1
 8000494:	615a      	str	r2, [r3, #20]
            break;
 8000496:	e003      	b.n	80004a0 <TIM21_IRQHandler+0x7c>
        default:
            display_index = 0; // Reiniciar ciclo
 8000498:	4b0e      	ldr	r3, [pc, #56]	@ (80004d4 <TIM21_IRQHandler+0xb0>)
 800049a:	2200      	movs	r2, #0
 800049c:	701a      	strb	r2, [r3, #0]
            return;
 800049e:	e014      	b.n	80004ca <TIM21_IRQHandler+0xa6>
    }

    display_index++;
 80004a0:	4b0c      	ldr	r3, [pc, #48]	@ (80004d4 <TIM21_IRQHandler+0xb0>)
 80004a2:	781b      	ldrb	r3, [r3, #0]
 80004a4:	b2db      	uxtb	r3, r3
 80004a6:	3301      	adds	r3, #1
 80004a8:	b2da      	uxtb	r2, r3
 80004aa:	4b0a      	ldr	r3, [pc, #40]	@ (80004d4 <TIM21_IRQHandler+0xb0>)
 80004ac:	701a      	strb	r2, [r3, #0]
    if (display_index > 5) display_index = 0; // Ciclar
 80004ae:	4b09      	ldr	r3, [pc, #36]	@ (80004d4 <TIM21_IRQHandler+0xb0>)
 80004b0:	781b      	ldrb	r3, [r3, #0]
 80004b2:	b2db      	uxtb	r3, r3
 80004b4:	2b05      	cmp	r3, #5
 80004b6:	d902      	bls.n	80004be <TIM21_IRQHandler+0x9a>
 80004b8:	4b06      	ldr	r3, [pc, #24]	@ (80004d4 <TIM21_IRQHandler+0xb0>)
 80004ba:	2200      	movs	r2, #0
 80004bc:	701a      	strb	r2, [r3, #0]


	//Clear UIF flag
	TIM21->SR &= ~(1<<0);
 80004be:	4b0b      	ldr	r3, [pc, #44]	@ (80004ec <TIM21_IRQHandler+0xc8>)
 80004c0:	691a      	ldr	r2, [r3, #16]
 80004c2:	4b0a      	ldr	r3, [pc, #40]	@ (80004ec <TIM21_IRQHandler+0xc8>)
 80004c4:	2101      	movs	r1, #1
 80004c6:	438a      	bics	r2, r1
 80004c8:	611a      	str	r2, [r3, #16]

}
 80004ca:	46bd      	mov	sp, r7
 80004cc:	bd80      	pop	{r7, pc}
 80004ce:	46c0      	nop			@ (mov r8, r8)
 80004d0:	50000400 	.word	0x50000400
 80004d4:	2000001c 	.word	0x2000001c
 80004d8:	080005cc 	.word	0x080005cc
 80004dc:	00000266 	.word	0x00000266
 80004e0:	0000046d 	.word	0x0000046d
 80004e4:	0000086d 	.word	0x0000086d
 80004e8:	0000106d 	.word	0x0000106d
 80004ec:	40010800 	.word	0x40010800

080004f0 <TIM2_IRQHandler>:

void TIM2_IRQHandler(void) {
 80004f0:	b580      	push	{r7, lr}
 80004f2:	af00      	add	r7, sp, #0
    tim2_msTicks++;
 80004f4:	4b07      	ldr	r3, [pc, #28]	@ (8000514 <TIM2_IRQHandler+0x24>)
 80004f6:	681b      	ldr	r3, [r3, #0]
 80004f8:	1c5a      	adds	r2, r3, #1
 80004fa:	4b06      	ldr	r3, [pc, #24]	@ (8000514 <TIM2_IRQHandler+0x24>)
 80004fc:	601a      	str	r2, [r3, #0]
    TIM2->SR &= ~(1<<0);   // Limpiar UIF
 80004fe:	2380      	movs	r3, #128	@ 0x80
 8000500:	05db      	lsls	r3, r3, #23
 8000502:	691a      	ldr	r2, [r3, #16]
 8000504:	2380      	movs	r3, #128	@ 0x80
 8000506:	05db      	lsls	r3, r3, #23
 8000508:	2101      	movs	r1, #1
 800050a:	438a      	bics	r2, r1
 800050c:	611a      	str	r2, [r3, #16]
}
 800050e:	46c0      	nop			@ (mov r8, r8)
 8000510:	46bd      	mov	sp, r7
 8000512:	bd80      	pop	{r7, pc}
 8000514:	20000020 	.word	0x20000020

08000518 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000518:	480d      	ldr	r0, [pc, #52]	@ (8000550 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800051a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800051c:	e000      	b.n	8000520 <Reset_Handler+0x8>
 800051e:	bf00      	nop

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000520:	480c      	ldr	r0, [pc, #48]	@ (8000554 <LoopForever+0x6>)
  ldr r1, =_edata
 8000522:	490d      	ldr	r1, [pc, #52]	@ (8000558 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000524:	4a0d      	ldr	r2, [pc, #52]	@ (800055c <LoopForever+0xe>)
  movs r3, #0
 8000526:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000528:	e002      	b.n	8000530 <LoopCopyDataInit>

0800052a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800052a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800052c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800052e:	3304      	adds	r3, #4

08000530 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000530:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000532:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000534:	d3f9      	bcc.n	800052a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000536:	4a0a      	ldr	r2, [pc, #40]	@ (8000560 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000538:	4c0a      	ldr	r4, [pc, #40]	@ (8000564 <LoopForever+0x16>)
  movs r3, #0
 800053a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800053c:	e001      	b.n	8000542 <LoopFillZerobss>

0800053e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800053e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000540:	3204      	adds	r2, #4

08000542 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000542:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000544:	d3fb      	bcc.n	800053e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000546:	f000 f811 	bl	800056c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800054a:	f7ff fdf7 	bl	800013c <main>

0800054e <LoopForever>:

LoopForever:
  b LoopForever
 800054e:	e7fe      	b.n	800054e <LoopForever>
  ldr   r0, =_estack
 8000550:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000554:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000558:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 800055c:	080005ec 	.word	0x080005ec
  ldr r2, =_sbss
 8000560:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000564:	20000024 	.word	0x20000024

08000568 <ADC_COMP_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000568:	e7fe      	b.n	8000568 <ADC_COMP_IRQHandler>
	...

0800056c <__libc_init_array>:
 800056c:	b570      	push	{r4, r5, r6, lr}
 800056e:	2600      	movs	r6, #0
 8000570:	4c0c      	ldr	r4, [pc, #48]	@ (80005a4 <__libc_init_array+0x38>)
 8000572:	4d0d      	ldr	r5, [pc, #52]	@ (80005a8 <__libc_init_array+0x3c>)
 8000574:	1b64      	subs	r4, r4, r5
 8000576:	10a4      	asrs	r4, r4, #2
 8000578:	42a6      	cmp	r6, r4
 800057a:	d109      	bne.n	8000590 <__libc_init_array+0x24>
 800057c:	2600      	movs	r6, #0
 800057e:	f000 f819 	bl	80005b4 <_init>
 8000582:	4c0a      	ldr	r4, [pc, #40]	@ (80005ac <__libc_init_array+0x40>)
 8000584:	4d0a      	ldr	r5, [pc, #40]	@ (80005b0 <__libc_init_array+0x44>)
 8000586:	1b64      	subs	r4, r4, r5
 8000588:	10a4      	asrs	r4, r4, #2
 800058a:	42a6      	cmp	r6, r4
 800058c:	d105      	bne.n	800059a <__libc_init_array+0x2e>
 800058e:	bd70      	pop	{r4, r5, r6, pc}
 8000590:	00b3      	lsls	r3, r6, #2
 8000592:	58eb      	ldr	r3, [r5, r3]
 8000594:	4798      	blx	r3
 8000596:	3601      	adds	r6, #1
 8000598:	e7ee      	b.n	8000578 <__libc_init_array+0xc>
 800059a:	00b3      	lsls	r3, r6, #2
 800059c:	58eb      	ldr	r3, [r5, r3]
 800059e:	4798      	blx	r3
 80005a0:	3601      	adds	r6, #1
 80005a2:	e7f2      	b.n	800058a <__libc_init_array+0x1e>
 80005a4:	080005e4 	.word	0x080005e4
 80005a8:	080005e4 	.word	0x080005e4
 80005ac:	080005e8 	.word	0x080005e8
 80005b0:	080005e4 	.word	0x080005e4

080005b4 <_init>:
 80005b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80005b6:	46c0      	nop			@ (mov r8, r8)
 80005b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80005ba:	bc08      	pop	{r3}
 80005bc:	469e      	mov	lr, r3
 80005be:	4770      	bx	lr

080005c0 <_fini>:
 80005c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80005c2:	46c0      	nop			@ (mov r8, r8)
 80005c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80005c6:	bc08      	pop	{r3}
 80005c8:	469e      	mov	lr, r3
 80005ca:	4770      	bx	lr
