
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.61

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.06 source latency lfsr_reg[3]$_SDFFE_PN0P_/CK ^
  -0.06 target latency lfsr_reg[7]$_SDFFE_PN0P_/CK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: lfsr_reg[7]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: lfsr_reg[7]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    3.44    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.57    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_1__f_clk/A (CLKBUF_X3)
     4    5.04    0.01    0.03    0.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
                                         clknet_1_1__leaf_clk (net)
                  0.01    0.00    0.06 ^ lfsr_reg[7]$_SDFFE_PN0P_/CK (DFF_X1)
     4    5.02    0.01    0.10    0.15 ^ lfsr_reg[7]$_SDFFE_PN0P_/Q (DFF_X1)
                                         net18 (net)
                  0.01    0.00    0.15 ^ _63_/A2 (OR2_X1)
     1    1.86    0.01    0.03    0.18 ^ _63_/ZN (OR2_X1)
                                         _25_ (net)
                  0.01    0.00    0.18 ^ _66_/A (AOI21_X1)
     1    1.49    0.01    0.01    0.19 v _66_/ZN (AOI21_X1)
                                         _28_ (net)
                  0.01    0.00    0.19 v _69_/A1 (NOR3_X1)
     1    1.26    0.02    0.03    0.22 ^ _69_/ZN (NOR3_X1)
                                         _07_ (net)
                  0.02    0.00    0.22 ^ lfsr_reg[7]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.22   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    3.44    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.57    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_1__f_clk/A (CLKBUF_X3)
     4    5.04    0.01    0.03    0.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
                                         clknet_1_1__leaf_clk (net)
                  0.01    0.00    0.06 ^ lfsr_reg[7]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.06   clock reconvergence pessimism
                          0.01    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.22   data arrival time
-----------------------------------------------------------------------------
                                  0.15   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: lfsr_reg[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: lfsr_out[0] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    3.44    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.57    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_0__f_clk/A (CLKBUF_X3)
     4    5.61    0.01    0.03    0.06 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk (net)
                  0.01    0.00    0.06 ^ lfsr_reg[0]$_SDFFE_PN0P_/CK (DFF_X1)
     3    3.87    0.01    0.09    0.14 v lfsr_reg[0]$_SDFFE_PN0P_/Q (DFF_X1)
                                         net10 (net)
                  0.01    0.00    0.14 v _70_/A (BUF_X1)
     1    0.92    0.00    0.02    0.17 v _70_/Z (BUF_X1)
                                         net11 (net)
                  0.00    0.00    0.17 v output11/A (BUF_X1)
     1    0.19    0.00    0.02    0.19 v output11/Z (BUF_X1)
                                         lfsr_out[0] (net)
                  0.00    0.00    0.19 v lfsr_out[0] (out)
                                  0.19   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.19   data arrival time
-----------------------------------------------------------------------------
                                  0.61   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: lfsr_reg[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: lfsr_out[0] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    3.44    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.57    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_0__f_clk/A (CLKBUF_X3)
     4    5.61    0.01    0.03    0.06 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk (net)
                  0.01    0.00    0.06 ^ lfsr_reg[0]$_SDFFE_PN0P_/CK (DFF_X1)
     3    3.87    0.01    0.09    0.14 v lfsr_reg[0]$_SDFFE_PN0P_/Q (DFF_X1)
                                         net10 (net)
                  0.01    0.00    0.14 v _70_/A (BUF_X1)
     1    0.92    0.00    0.02    0.17 v _70_/Z (BUF_X1)
                                         net11 (net)
                  0.00    0.00    0.17 v output11/A (BUF_X1)
     1    0.19    0.00    0.02    0.19 v output11/Z (BUF_X1)
                                         lfsr_out[0] (net)
                  0.00    0.00    0.19 v lfsr_out[0] (out)
                                  0.19   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.19   data arrival time
-----------------------------------------------------------------------------
                                  0.61   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.17403514683246613

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8766

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
14.75844955444336

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
16.021699905395508

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9212

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: lfsr_reg[5]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: lfsr_reg[7]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.03    0.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
   0.00    0.06 ^ lfsr_reg[5]$_SDFFE_PN0P_/CK (DFF_X1)
   0.10    0.16 ^ lfsr_reg[5]$_SDFFE_PN0P_/Q (DFF_X1)
   0.04    0.20 ^ _64_/ZN (XNOR2_X1)
   0.05    0.25 ^ _65_/ZN (XNOR2_X1)
   0.06    0.31 ^ _67_/ZN (AND4_X1)
   0.01    0.32 v _69_/ZN (NOR3_X1)
   0.00    0.32 v lfsr_reg[7]$_SDFFE_PN0P_/D (DFF_X1)
           0.32   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ clk (in)
   0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.03    1.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
   0.00    1.06 ^ lfsr_reg[7]$_SDFFE_PN0P_/CK (DFF_X1)
   0.00    1.06   clock reconvergence pessimism
  -0.04    1.02   library setup time
           1.02   data required time
---------------------------------------------------------
           1.02   data required time
          -0.32   data arrival time
---------------------------------------------------------
           0.70   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: lfsr_reg[7]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: lfsr_reg[7]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.03    0.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
   0.00    0.06 ^ lfsr_reg[7]$_SDFFE_PN0P_/CK (DFF_X1)
   0.10    0.15 ^ lfsr_reg[7]$_SDFFE_PN0P_/Q (DFF_X1)
   0.03    0.18 ^ _63_/ZN (OR2_X1)
   0.01    0.19 v _66_/ZN (AOI21_X1)
   0.03    0.22 ^ _69_/ZN (NOR3_X1)
   0.00    0.22 ^ lfsr_reg[7]$_SDFFE_PN0P_/D (DFF_X1)
           0.22   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.03    0.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
   0.00    0.06 ^ lfsr_reg[7]$_SDFFE_PN0P_/CK (DFF_X1)
   0.00    0.06   clock reconvergence pessimism
   0.01    0.07   library hold time
           0.07   data required time
---------------------------------------------------------
           0.07   data required time
          -0.22   data arrival time
---------------------------------------------------------
           0.15   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.0565

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.0565

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
0.1898

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
0.6102

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
321.496312

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.97e-05   3.49e-06   6.27e-07   5.38e-05  41.1%
Combinational          1.89e-05   8.80e-06   1.39e-06   2.90e-05  22.2%
Clock                  2.95e-05   1.84e-05   9.17e-08   4.80e-05  36.7%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  9.81e-05   3.07e-05   2.11e-06   1.31e-04 100.0%
                          74.9%      23.5%       1.6%
