Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: LCD_MR_HENTHI_DEM_LEN_XUONG_DICH_TSP_PST.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "LCD_MR_HENTHI_DEM_LEN_XUONG_DICH_TSP_PST.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "LCD_MR_HENTHI_DEM_LEN_XUONG_DICH_TSP_PST"
Output Format                      : NGC
Target Device                      : xc3s500e-5-pq208

---- Source Options
Top Module Name                    : LCD_MR_HENTHI_DEM_LEN_XUONG_DICH_TSP_PST
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3607 - Unit work/LCD_MR_HENTHI_DEM_LEN_XUONG_DICH_TSP_PST is now defined in a different file.  It was defined in "D:/MON HOC/HKI_2018-2019/TT_VHDL/CHUONG_6/BAI_MR/BAI_1_MR_DEM_LEN_DICH_TSP_DEM_XUONG_DICH_PST/LCD_MR_HENTHI_DEM_LEN_XUONG_DICH_TSP_PST.vhd", and is now defined in "H:/BAI_1_MR_DEM_LEN_DICH_TSP_DEM_XUONG_DICH_PST/LCD_MR_HENTHI_DEM_LEN_XUONG_DICH_TSP_PST.vhd".
WARNING:HDLParsers:3607 - Unit work/LCD_MR_HENTHI_DEM_LEN_XUONG_DICH_TSP_PST/Behavioral is now defined in a different file.  It was defined in "D:/MON HOC/HKI_2018-2019/TT_VHDL/CHUONG_6/BAI_MR/BAI_1_MR_DEM_LEN_DICH_TSP_DEM_XUONG_DICH_PST/LCD_MR_HENTHI_DEM_LEN_XUONG_DICH_TSP_PST.vhd", and is now defined in "H:/BAI_1_MR_DEM_LEN_DICH_TSP_DEM_XUONG_DICH_PST/LCD_MR_HENTHI_DEM_LEN_XUONG_DICH_TSP_PST.vhd".
WARNING:HDLParsers:3607 - Unit work/CHIA_10ENA is now defined in a different file.  It was defined in "D:/MON HOC/HKI_2018-2019/TT_VHDL/CHUONG_6/BAI_MR/BAI_1_MR_DEM_LEN_DICH_TSP_DEM_XUONG_DICH_PST/CHIA_10ENA.vhd", and is now defined in "H:/BAI_1_MR_DEM_LEN_DICH_TSP_DEM_XUONG_DICH_PST/CHIA_10ENA.vhd".
WARNING:HDLParsers:3607 - Unit work/CHIA_10ENA/Behavioral is now defined in a different file.  It was defined in "D:/MON HOC/HKI_2018-2019/TT_VHDL/CHUONG_6/BAI_MR/BAI_1_MR_DEM_LEN_DICH_TSP_DEM_XUONG_DICH_PST/CHIA_10ENA.vhd", and is now defined in "H:/BAI_1_MR_DEM_LEN_DICH_TSP_DEM_XUONG_DICH_PST/CHIA_10ENA.vhd".
WARNING:HDLParsers:3607 - Unit work/DEM_1BIT_BTN is now defined in a different file.  It was defined in "D:/MON HOC/HKI_2018-2019/TT_VHDL/CHUONG_6/BAI_MR/BAI_1_MR_DEM_LEN_DICH_TSP_DEM_XUONG_DICH_PST/DEM_1BIT_BTN.vhd", and is now defined in "H:/BAI_1_MR_DEM_LEN_DICH_TSP_DEM_XUONG_DICH_PST/DEM_1BIT_BTN.vhd".
WARNING:HDLParsers:3607 - Unit work/DEM_1BIT_BTN/Behavioral is now defined in a different file.  It was defined in "D:/MON HOC/HKI_2018-2019/TT_VHDL/CHUONG_6/BAI_MR/BAI_1_MR_DEM_LEN_DICH_TSP_DEM_XUONG_DICH_PST/DEM_1BIT_BTN.vhd", and is now defined in "H:/BAI_1_MR_DEM_LEN_DICH_TSP_DEM_XUONG_DICH_PST/DEM_1BIT_BTN.vhd".
WARNING:HDLParsers:3607 - Unit work/DEM_2SO_UD is now defined in a different file.  It was defined in "D:/MON HOC/HKI_2018-2019/TT_VHDL/CHUONG_6/BAI_MR/BAI_1_MR_DEM_LEN_DICH_TSP_DEM_XUONG_DICH_PST/DEM_2SO_UD.vhd", and is now defined in "H:/BAI_1_MR_DEM_LEN_DICH_TSP_DEM_XUONG_DICH_PST/DEM_2SO_UD.vhd".
WARNING:HDLParsers:3607 - Unit work/DEM_2SO_UD/Behavioral is now defined in a different file.  It was defined in "D:/MON HOC/HKI_2018-2019/TT_VHDL/CHUONG_6/BAI_MR/BAI_1_MR_DEM_LEN_DICH_TSP_DEM_XUONG_DICH_PST/DEM_2SO_UD.vhd", and is now defined in "H:/BAI_1_MR_DEM_LEN_DICH_TSP_DEM_XUONG_DICH_PST/DEM_2SO_UD.vhd".
WARNING:HDLParsers:3607 - Unit work/LCD_GAN_DULIEU_HIENTHI is now defined in a different file.  It was defined in "D:/MON HOC/HKI_2018-2019/TT_VHDL/CHUONG_6/BAI_MR/BAI_1_MR_DEM_LEN_DICH_TSP_DEM_XUONG_DICH_PST/LCD_GAN_DULIEU_HIENTHI.vhd", and is now defined in "H:/BAI_1_MR_DEM_LEN_DICH_TSP_DEM_XUONG_DICH_PST/LCD_GAN_DULIEU_HIENTHI.vhd".
WARNING:HDLParsers:3607 - Unit work/LCD_GAN_DULIEU_HIENTHI/Behavioral is now defined in a different file.  It was defined in "D:/MON HOC/HKI_2018-2019/TT_VHDL/CHUONG_6/BAI_MR/BAI_1_MR_DEM_LEN_DICH_TSP_DEM_XUONG_DICH_PST/LCD_GAN_DULIEU_HIENTHI.vhd", and is now defined in "H:/BAI_1_MR_DEM_LEN_DICH_TSP_DEM_XUONG_DICH_PST/LCD_GAN_DULIEU_HIENTHI.vhd".
WARNING:HDLParsers:3607 - Unit work/LCD_KHOITAO_HIENTHI is now defined in a different file.  It was defined in "D:/MON HOC/HKI_2018-2019/TT_VHDL/CHUONG_6/BAI_MR/BAI_1_MR_DEM_LEN_DICH_TSP_DEM_XUONG_DICH_PST/LCD_KHOITAO_HIENTHI.vhd", and is now defined in "H:/BAI_1_MR_DEM_LEN_DICH_TSP_DEM_XUONG_DICH_PST/LCD_KHOITAO_HIENTHI.vhd".
WARNING:HDLParsers:3607 - Unit work/LCD_KHOITAO_HIENTHI/Behavioral is now defined in a different file.  It was defined in "D:/MON HOC/HKI_2018-2019/TT_VHDL/CHUONG_6/BAI_MR/BAI_1_MR_DEM_LEN_DICH_TSP_DEM_XUONG_DICH_PST/LCD_KHOITAO_HIENTHI.vhd", and is now defined in "H:/BAI_1_MR_DEM_LEN_DICH_TSP_DEM_XUONG_DICH_PST/LCD_KHOITAO_HIENTHI.vhd".
WARNING:HDLParsers:3607 - Unit work/CD_LAM_HEP_BTN is now defined in a different file.  It was defined in "D:/MON HOC/HKI_2018-2019/TT_VHDL/CHUONG_6/BAI_MR/BAI_1_MR_DEM_LEN_DICH_TSP_DEM_XUONG_DICH_PST/CD_LAM_HEP_BTN.vhd", and is now defined in "H:/BAI_1_MR_DEM_LEN_DICH_TSP_DEM_XUONG_DICH_PST/CD_LAM_HEP_BTN.vhd".
WARNING:HDLParsers:3607 - Unit work/CD_LAM_HEP_BTN/Behavioral is now defined in a different file.  It was defined in "D:/MON HOC/HKI_2018-2019/TT_VHDL/CHUONG_6/BAI_MR/BAI_1_MR_DEM_LEN_DICH_TSP_DEM_XUONG_DICH_PST/CD_LAM_HEP_BTN.vhd", and is now defined in "H:/BAI_1_MR_DEM_LEN_DICH_TSP_DEM_XUONG_DICH_PST/CD_LAM_HEP_BTN.vhd".
WARNING:HDLParsers:3607 - Unit work/DEM_1BIT is now defined in a different file.  It was defined in "D:/MON HOC/HKI_2018-2019/TT_VHDL/CHUONG_6/BAI_MR/BAI_1_MR_DEM_LEN_DICH_TSP_DEM_XUONG_DICH_PST/DEM_1BIT.vhd", and is now defined in "H:/BAI_1_MR_DEM_LEN_DICH_TSP_DEM_XUONG_DICH_PST/DEM_1BIT.vhd".
WARNING:HDLParsers:3607 - Unit work/DEM_1BIT/Behavioral is now defined in a different file.  It was defined in "D:/MON HOC/HKI_2018-2019/TT_VHDL/CHUONG_6/BAI_MR/BAI_1_MR_DEM_LEN_DICH_TSP_DEM_XUONG_DICH_PST/DEM_1BIT.vhd", and is now defined in "H:/BAI_1_MR_DEM_LEN_DICH_TSP_DEM_XUONG_DICH_PST/DEM_1BIT.vhd".
WARNING:HDLParsers:3607 - Unit work/DEBOUNCE_BTN is now defined in a different file.  It was defined in "D:/MON HOC/HKI_2018-2019/TT_VHDL/CHUONG_6/BAI_MR/BAI_1_MR_DEM_LEN_DICH_TSP_DEM_XUONG_DICH_PST/DEBOUNCE_BTN.vhd", and is now defined in "H:/BAI_1_MR_DEM_LEN_DICH_TSP_DEM_XUONG_DICH_PST/DEBOUNCE_BTN.vhd".
WARNING:HDLParsers:3607 - Unit work/DEBOUNCE_BTN/Behavioral is now defined in a different file.  It was defined in "D:/MON HOC/HKI_2018-2019/TT_VHDL/CHUONG_6/BAI_MR/BAI_1_MR_DEM_LEN_DICH_TSP_DEM_XUONG_DICH_PST/DEBOUNCE_BTN.vhd", and is now defined in "H:/BAI_1_MR_DEM_LEN_DICH_TSP_DEM_XUONG_DICH_PST/DEBOUNCE_BTN.vhd".
WARNING:HDLParsers:3607 - Unit work/LAM_HEP_XUNG is now defined in a different file.  It was defined in "D:/MON HOC/HKI_2018-2019/TT_VHDL/CHUONG_6/BAI_MR/BAI_1_MR_DEM_LEN_DICH_TSP_DEM_XUONG_DICH_PST/LAM_HEP_XUNG.vhd", and is now defined in "H:/BAI_1_MR_DEM_LEN_DICH_TSP_DEM_XUONG_DICH_PST/LAM_HEP_XUNG.vhd".
WARNING:HDLParsers:3607 - Unit work/LAM_HEP_XUNG/Behavioral is now defined in a different file.  It was defined in "D:/MON HOC/HKI_2018-2019/TT_VHDL/CHUONG_6/BAI_MR/BAI_1_MR_DEM_LEN_DICH_TSP_DEM_XUONG_DICH_PST/LAM_HEP_XUNG.vhd", and is now defined in "H:/BAI_1_MR_DEM_LEN_DICH_TSP_DEM_XUONG_DICH_PST/LAM_HEP_XUNG.vhd".
Compiling vhdl file "H:/BAI_1_MR_DEM_LEN_DICH_TSP_DEM_XUONG_DICH_PST/DEBOUNCE_BTN.vhd" in Library work.
Architecture behavioral of Entity debounce_btn is up to date.
Compiling vhdl file "H:/BAI_1_MR_DEM_LEN_DICH_TSP_DEM_XUONG_DICH_PST/LAM_HEP_XUNG.vhd" in Library work.
Architecture behavioral of Entity lam_hep_xung is up to date.
Compiling vhdl file "H:/BAI_1_MR_DEM_LEN_DICH_TSP_DEM_XUONG_DICH_PST/CD_LAM_HEP_BTN.vhd" in Library work.
Architecture behavioral of Entity cd_lam_hep_btn is up to date.
Compiling vhdl file "H:/BAI_1_MR_DEM_LEN_DICH_TSP_DEM_XUONG_DICH_PST/DEM_1BIT.vhd" in Library work.
Architecture behavioral of Entity dem_1bit is up to date.
Compiling vhdl file "H:/BAI_1_MR_DEM_LEN_DICH_TSP_DEM_XUONG_DICH_PST/CHIA_10ENA.vhd" in Library work.
Architecture behavioral of Entity chia_10ena is up to date.
Compiling vhdl file "H:/BAI_1_MR_DEM_LEN_DICH_TSP_DEM_XUONG_DICH_PST/DEM_1BIT_BTN.vhd" in Library work.
Architecture behavioral of Entity dem_1bit_btn is up to date.
Compiling vhdl file "H:/BAI_1_MR_DEM_LEN_DICH_TSP_DEM_XUONG_DICH_PST/DEM_2SO_UD.vhd" in Library work.
Architecture behavioral of Entity dem_2so_ud is up to date.
Compiling vhdl file "H:/BAI_1_MR_DEM_LEN_DICH_TSP_DEM_XUONG_DICH_PST/LCD_GAN_DULIEU_HIENTHI.vhd" in Library work.
Architecture behavioral of Entity lcd_gan_dulieu_hienthi is up to date.
Compiling vhdl file "H:/BAI_1_MR_DEM_LEN_DICH_TSP_DEM_XUONG_DICH_PST/LCD_KHOITAO_HIENTHI.vhd" in Library work.
Architecture behavioral of Entity lcd_khoitao_hienthi is up to date.
Compiling vhdl file "H:/BAI_1_MR_DEM_LEN_DICH_TSP_DEM_XUONG_DICH_PST/LCD_MR_HENTHI_DEM_LEN_XUONG_DICH_TSP_PST.vhd" in Library work.
Architecture behavioral of Entity lcd_mr_henthi_dem_len_xuong_dich_tsp_pst is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <LCD_MR_HENTHI_DEM_LEN_XUONG_DICH_TSP_PST> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <CHIA_10ENA> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <DEM_1BIT_BTN> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <DEM_2SO_UD> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <LCD_GAN_DULIEU_HIENTHI> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <LCD_KHOITAO_HIENTHI> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <CD_LAM_HEP_BTN> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <DEM_1BIT> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <DEBOUNCE_BTN> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <LAM_HEP_XUNG> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <LCD_MR_HENTHI_DEM_LEN_XUONG_DICH_TSP_PST> in library <work> (Architecture <behavioral>).
Entity <LCD_MR_HENTHI_DEM_LEN_XUONG_DICH_TSP_PST> analyzed. Unit <LCD_MR_HENTHI_DEM_LEN_XUONG_DICH_TSP_PST> generated.

Analyzing Entity <CHIA_10ENA> in library <work> (Architecture <Behavioral>).
Entity <CHIA_10ENA> analyzed. Unit <CHIA_10ENA> generated.

Analyzing Entity <DEM_1BIT_BTN> in library <work> (Architecture <Behavioral>).
Entity <DEM_1BIT_BTN> analyzed. Unit <DEM_1BIT_BTN> generated.

Analyzing Entity <CD_LAM_HEP_BTN> in library <work> (Architecture <Behavioral>).
Entity <CD_LAM_HEP_BTN> analyzed. Unit <CD_LAM_HEP_BTN> generated.

Analyzing Entity <DEBOUNCE_BTN> in library <work> (Architecture <Behavioral>).
Entity <DEBOUNCE_BTN> analyzed. Unit <DEBOUNCE_BTN> generated.

Analyzing Entity <LAM_HEP_XUNG> in library <work> (Architecture <Behavioral>).
Entity <LAM_HEP_XUNG> analyzed. Unit <LAM_HEP_XUNG> generated.

Analyzing Entity <DEM_1BIT> in library <work> (Architecture <Behavioral>).
Entity <DEM_1BIT> analyzed. Unit <DEM_1BIT> generated.

Analyzing Entity <DEM_2SO_UD> in library <work> (Architecture <Behavioral>).
Entity <DEM_2SO_UD> analyzed. Unit <DEM_2SO_UD> generated.

Analyzing Entity <LCD_GAN_DULIEU_HIENTHI> in library <work> (Architecture <Behavioral>).
Entity <LCD_GAN_DULIEU_HIENTHI> analyzed. Unit <LCD_GAN_DULIEU_HIENTHI> generated.

Analyzing Entity <LCD_KHOITAO_HIENTHI> in library <work> (Architecture <Behavioral>).
Entity <LCD_KHOITAO_HIENTHI> analyzed. Unit <LCD_KHOITAO_HIENTHI> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <CHIA_10ENA>.
    Related source file is "H:/BAI_1_MR_DEM_LEN_DICH_TSP_DEM_XUONG_DICH_PST/CHIA_10ENA.vhd".
    Found 19-bit adder for signal <D100HZ_NEXT$addsub0000> created at line 87.
    Found 19-bit register for signal <D100HZ_REG>.
    Found 23-bit adder for signal <D10HZ_NEXT$addsub0000> created at line 99.
    Found 23-bit register for signal <D10HZ_REG>.
    Found 26-bit adder for signal <D1HZ_NEXT$addsub0000> created at line 108.
    Found 26-bit register for signal <D1HZ_REG>.
    Found 16-bit adder for signal <D1KHZ_NEXT$addsub0000> created at line 84.
    Found 16-bit register for signal <D1KHZ_REG>.
    Found 6-bit adder for signal <D1MHZ_NEXT$addsub0000> created at line 81.
    Found 6-bit register for signal <D1MHZ_REG>.
    Found 22-bit adder for signal <D20HZ_NEXT$addsub0000> created at line 96.
    Found 22-bit register for signal <D20HZ_REG>.
    Found 21-bit adder for signal <D25HZ_NEXT$addsub0000> created at line 93.
    Found 21-bit register for signal <D25HZ_REG>.
    Found 25-bit adder for signal <D2HZ_NEXT$addsub0000> created at line 105.
    Found 25-bit register for signal <D2HZ_REG>.
    Found 20-bit adder for signal <D50HZ_NEXT$addsub0000> created at line 90.
    Found 20-bit register for signal <D50HZ_REG>.
    Found 24-bit adder for signal <D5HZ_NEXT$addsub0000> created at line 102.
    Found 24-bit register for signal <D5HZ_REG>.
    Summary:
	inferred 202 D-type flip-flop(s).
	inferred  10 Adder/Subtractor(s).
Unit <CHIA_10ENA> synthesized.


Synthesizing Unit <DEM_2SO_UD>.
    Related source file is "H:/BAI_1_MR_DEM_LEN_DICH_TSP_DEM_XUONG_DICH_PST/DEM_2SO_UD.vhd".
    Found 4-bit register for signal <CHUC_REG>.
    Found 4-bit addsub for signal <CHUC_REG$share0000>.
    Found 4-bit register for signal <DONVI_REG>.
    Found 4-bit addsub for signal <DONVI_REG$share0000>.
    Found 1-bit register for signal <ENA_UD_REG>.
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <DEM_2SO_UD> synthesized.


Synthesizing Unit <LCD_GAN_DULIEU_HIENTHI>.
    Related source file is "H:/BAI_1_MR_DEM_LEN_DICH_TSP_DEM_XUONG_DICH_PST/LCD_GAN_DULIEU_HIENTHI.vhd".
    Found 320-bit register for signal <HOVATEN_PST>.
    Found 320-bit register for signal <HOVATEN_TSP>.
INFO:Xst:738 - HDL ADVISOR - 320 flip-flops were inferred for signal <HOVATEN_TSP>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
INFO:Xst:738 - HDL ADVISOR - 320 flip-flops were inferred for signal <HOVATEN_PST>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
Unit <LCD_GAN_DULIEU_HIENTHI> synthesized.


Synthesizing Unit <LCD_KHOITAO_HIENTHI>.
    Related source file is "H:/BAI_1_MR_DEM_LEN_DICH_TSP_DEM_XUONG_DICH_PST/LCD_KHOITAO_HIENTHI.vhd".
    Found finite state machine <FSM_0> for signal <LCD_STATE>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 25                                             |
    | Inputs             | 5                                              |
    | Outputs            | 10                                             |
    | Clock              | LCD_CK                    (falling_edge)       |
    | Reset              | LCD_RST                   (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | lcd_init                                       |
    | Power Up State     | lcd_init                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6x8-bit ROM for signal <LCD_DB$mux0000> created at line 103.
    Found 1-bit register for signal <LCD_E>.
    Found 1-bit register for signal <LCD_RS>.
    Found 8-bit register for signal <LCD_DB>.
    Found 8-bit 20-to-1 multiplexer for signal <$varindex0000> created at line 125.
    Found 8-bit 20-to-1 multiplexer for signal <$varindex0001> created at line 147.
    Found 8-bit 20-to-1 multiplexer for signal <$varindex0002> created at line 168.
    Found 8-bit 20-to-1 multiplexer for signal <$varindex0003> created at line 189.
    Found 5-bit register for signal <PTR>.
    Found 5-bit adder for signal <PTR$share0000> created at line 92.
    Found 20-bit register for signal <SLX>.
    Found 20-bit adder for signal <SLX$share0000> created at line 92.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 ROM(s).
	inferred  35 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred  32 Multiplexer(s).
Unit <LCD_KHOITAO_HIENTHI> synthesized.


Synthesizing Unit <DEM_1BIT>.
    Related source file is "H:/BAI_1_MR_DEM_LEN_DICH_TSP_DEM_XUONG_DICH_PST/DEM_1BIT.vhd".
    Found 1-bit register for signal <Q_REG>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <DEM_1BIT> synthesized.


Synthesizing Unit <DEBOUNCE_BTN>.
    Related source file is "H:/BAI_1_MR_DEM_LEN_DICH_TSP_DEM_XUONG_DICH_PST/DEBOUNCE_BTN.vhd".
    Found finite state machine <FSM_1> for signal <DB_REG>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | CKHT                      (falling_edge)       |
    | Power Up State     | zero                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 20-bit subtractor for signal <DELAY_NEXT$addsub0000>.
    Found 20-bit register for signal <DELAY_REG>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  20 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <DEBOUNCE_BTN> synthesized.


Synthesizing Unit <LAM_HEP_XUNG>.
    Related source file is "H:/BAI_1_MR_DEM_LEN_DICH_TSP_DEM_XUONG_DICH_PST/LAM_HEP_XUNG.vhd".
    Found 1-bit register for signal <QFF>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <LAM_HEP_XUNG> synthesized.


Synthesizing Unit <CD_LAM_HEP_BTN>.
    Related source file is "H:/BAI_1_MR_DEM_LEN_DICH_TSP_DEM_XUONG_DICH_PST/CD_LAM_HEP_BTN.vhd".
Unit <CD_LAM_HEP_BTN> synthesized.


Synthesizing Unit <DEM_1BIT_BTN>.
    Related source file is "H:/BAI_1_MR_DEM_LEN_DICH_TSP_DEM_XUONG_DICH_PST/DEM_1BIT_BTN.vhd".
Unit <DEM_1BIT_BTN> synthesized.


Synthesizing Unit <LCD_MR_HENTHI_DEM_LEN_XUONG_DICH_TSP_PST>.
    Related source file is "H:/BAI_1_MR_DEM_LEN_DICH_TSP_DEM_XUONG_DICH_PST/LCD_MR_HENTHI_DEM_LEN_XUONG_DICH_TSP_PST.vhd".
Unit <LCD_MR_HENTHI_DEM_LEN_XUONG_DICH_TSP_PST> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 6x8-bit ROM                                           : 1
# Adders/Subtractors                                   : 15
 16-bit adder                                          : 1
 19-bit adder                                          : 1
 20-bit adder                                          : 2
 20-bit subtractor                                     : 1
 21-bit adder                                          : 1
 22-bit adder                                          : 1
 23-bit adder                                          : 1
 24-bit adder                                          : 1
 25-bit adder                                          : 1
 26-bit adder                                          : 1
 4-bit addsub                                          : 2
 5-bit adder                                           : 1
 6-bit adder                                           : 1
# Registers                                            : 101
 1-bit register                                        : 5
 16-bit register                                       : 1
 19-bit register                                       : 1
 20-bit register                                       : 3
 21-bit register                                       : 1
 22-bit register                                       : 1
 23-bit register                                       : 1
 24-bit register                                       : 1
 25-bit register                                       : 1
 26-bit register                                       : 1
 4-bit register                                        : 2
 5-bit register                                        : 1
 6-bit register                                        : 1
 8-bit register                                        : 81
# Multiplexers                                         : 4
 8-bit 20-to-1 multiplexer                             : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DB_REG/FSM> on signal <DB_REG[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 zero  | 00
 wait0 | 11
 one   | 10
 wait1 | 01
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <LCD_KHOITAO_HIENTHI/LCD_STATE/FSM> on signal <LCD_STATE[1:4]> with gray encoding.
-------------------------
 State       | Encoding
-------------------------
 lcd_init    | 0000
 lcd_addr_l1 | 0001
 lcd_data_l1 | 0011
 lcd_addr_l2 | 0010
 lcd_data_l2 | 0110
 lcd_addr_l3 | 0111
 lcd_data_l3 | 0101
 lcd_addr_l4 | 0100
 lcd_data_l4 | 1100
 lcd_stop    | 1101
-------------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# ROMs                                                 : 1
 6x8-bit ROM                                           : 1
# Adders/Subtractors                                   : 6
 20-bit adder                                          : 1
 20-bit subtractor                                     : 1
 23-bit adder                                          : 1
 4-bit addsub                                          : 2
 5-bit adder                                           : 1
# Registers                                            : 729
 Flip-Flops                                            : 729
# Multiplexers                                         : 4
 8-bit 20-to-1 multiplexer                             : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2170 - Unit DEBOUNCE_BTN : the following signal(s) form a combinatorial loop: DELAY_NEXT_addsub0000<0>, DELAY_NEXT<0>.
WARNING:Xst:2170 - Unit DEBOUNCE_BTN : the following signal(s) form a combinatorial loop: DELAY_NEXT<1>, Msub_DELAY_NEXT_addsub0000_lut<1>, DELAY_NEXT_addsub0000<1>.
WARNING:Xst:2170 - Unit DEBOUNCE_BTN : the following signal(s) form a combinatorial loop: DELAY_NEXT_addsub0000<2>, DELAY_NEXT<2>, Msub_DELAY_NEXT_addsub0000_lut<2>.
WARNING:Xst:2170 - Unit DEBOUNCE_BTN : the following signal(s) form a combinatorial loop: Msub_DELAY_NEXT_addsub0000_lut<3>, DELAY_NEXT<3>, DELAY_NEXT_addsub0000<3>.
WARNING:Xst:2170 - Unit DEBOUNCE_BTN : the following signal(s) form a combinatorial loop: DELAY_NEXT<4>, Msub_DELAY_NEXT_addsub0000_lut<4>, DELAY_NEXT_addsub0000<4>.
WARNING:Xst:2170 - Unit DEBOUNCE_BTN : the following signal(s) form a combinatorial loop: DELAY_NEXT_addsub0000<5>, Msub_DELAY_NEXT_addsub0000_lut<5>, DELAY_NEXT<5>.
WARNING:Xst:2170 - Unit DEBOUNCE_BTN : the following signal(s) form a combinatorial loop: DELAY_NEXT<6>, DELAY_NEXT_addsub0000<6>, Msub_DELAY_NEXT_addsub0000_lut<6>.
WARNING:Xst:2170 - Unit DEBOUNCE_BTN : the following signal(s) form a combinatorial loop: Msub_DELAY_NEXT_addsub0000_lut<7>, DELAY_NEXT<7>, DELAY_NEXT_addsub0000<7>.
WARNING:Xst:2170 - Unit DEBOUNCE_BTN : the following signal(s) form a combinatorial loop: DELAY_NEXT<8>, DELAY_NEXT_addsub0000<8>, Msub_DELAY_NEXT_addsub0000_lut<8>.
WARNING:Xst:2170 - Unit DEBOUNCE_BTN : the following signal(s) form a combinatorial loop: Msub_DELAY_NEXT_addsub0000_lut<9>, DELAY_NEXT<9>, DELAY_NEXT_addsub0000<9>.
WARNING:Xst:2170 - Unit DEBOUNCE_BTN : the following signal(s) form a combinatorial loop: DELAY_NEXT<10>, DELAY_NEXT_addsub0000<10>, Msub_DELAY_NEXT_addsub0000_lut<10>.
WARNING:Xst:2170 - Unit DEBOUNCE_BTN : the following signal(s) form a combinatorial loop: Msub_DELAY_NEXT_addsub0000_lut<11>, DELAY_NEXT<11>, DELAY_NEXT_addsub0000<11>.
WARNING:Xst:2170 - Unit DEBOUNCE_BTN : the following signal(s) form a combinatorial loop: Msub_DELAY_NEXT_addsub0000_lut<12>, DELAY_NEXT<12>, DELAY_NEXT_addsub0000<12>.
WARNING:Xst:2170 - Unit DEBOUNCE_BTN : the following signal(s) form a combinatorial loop: DELAY_NEXT_addsub0000<13>, Msub_DELAY_NEXT_addsub0000_lut<13>, DELAY_NEXT<13>.
WARNING:Xst:2170 - Unit DEBOUNCE_BTN : the following signal(s) form a combinatorial loop: DELAY_NEXT<14>, DELAY_NEXT_addsub0000<14>, Msub_DELAY_NEXT_addsub0000_lut<14>.
WARNING:Xst:2170 - Unit DEBOUNCE_BTN : the following signal(s) form a combinatorial loop: DELAY_NEXT<15>, DELAY_NEXT_addsub0000<15>, Msub_DELAY_NEXT_addsub0000_lut<15>.
WARNING:Xst:2170 - Unit DEBOUNCE_BTN : the following signal(s) form a combinatorial loop: DELAY_NEXT<16>, Msub_DELAY_NEXT_addsub0000_lut<16>, DELAY_NEXT_addsub0000<16>.
WARNING:Xst:2170 - Unit DEBOUNCE_BTN : the following signal(s) form a combinatorial loop: DELAY_NEXT<17>, Msub_DELAY_NEXT_addsub0000_lut<17>, DELAY_NEXT_addsub0000<17>.
WARNING:Xst:2170 - Unit DEBOUNCE_BTN : the following signal(s) form a combinatorial loop: DELAY_NEXT_addsub0000<18>, DELAY_NEXT<18>, Msub_DELAY_NEXT_addsub0000_lut<18>.
WARNING:Xst:2170 - Unit DEBOUNCE_BTN : the following signal(s) form a combinatorial loop: Msub_DELAY_NEXT_addsub0000_lut<19>, DELAY_NEXT<19>, DELAY_NEXT_addsub0000<19>.

Optimizing unit <LCD_MR_HENTHI_DEM_LEN_XUONG_DICH_TSP_PST> ...

Optimizing unit <CHIA_10ENA> ...

Optimizing unit <DEM_2SO_UD> ...

Optimizing unit <LCD_KHOITAO_HIENTHI> ...

Optimizing unit <DEBOUNCE_BTN> ...

Optimizing unit <LCD_GAN_DULIEU_HIENTHI> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block LCD_MR_HENTHI_DEM_LEN_XUONG_DICH_TSP_PST, actual ratio is 12.
FlipFlop DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DB_REG_FSM_FFd2 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <LCD_MR_HENTHI_DEM_LEN_XUONG_DICH_TSP_PST> :
	Found 21-bit shift register for signal <LCD_GAN_DULIEU_HIENTHI_3_SO/HOVATEN_PST_0_0>.
	Found 21-bit shift register for signal <LCD_GAN_DULIEU_HIENTHI_3_SO/HOVATEN_PST_0_4>.
	Found 21-bit shift register for signal <LCD_GAN_DULIEU_HIENTHI_3_SO/HOVATEN_PST_0_7>.
	Found 21-bit shift register for signal <LCD_GAN_DULIEU_HIENTHI_3_SO/HOVATEN_TSP_19_0>.
	Found 21-bit shift register for signal <LCD_GAN_DULIEU_HIENTHI_3_SO/HOVATEN_TSP_19_1>.
	Found 21-bit shift register for signal <LCD_GAN_DULIEU_HIENTHI_3_SO/HOVATEN_TSP_19_2>.
	Found 21-bit shift register for signal <LCD_GAN_DULIEU_HIENTHI_3_SO/HOVATEN_TSP_19_3>.
	Found 21-bit shift register for signal <LCD_GAN_DULIEU_HIENTHI_3_SO/HOVATEN_TSP_19_4>.
	Found 21-bit shift register for signal <LCD_GAN_DULIEU_HIENTHI_3_SO/HOVATEN_TSP_19_5>.
	Found 21-bit shift register for signal <LCD_GAN_DULIEU_HIENTHI_3_SO/HOVATEN_TSP_19_6>.
	Found 21-bit shift register for signal <LCD_GAN_DULIEU_HIENTHI_3_SO/HOVATEN_TSP_19_7>.
	Found 20-bit shift register for signal <LCD_GAN_DULIEU_HIENTHI_3_SO/HOVATEN_PST_39_1>.
	Found 20-bit shift register for signal <LCD_GAN_DULIEU_HIENTHI_3_SO/HOVATEN_PST_39_2>.
	Found 20-bit shift register for signal <LCD_GAN_DULIEU_HIENTHI_3_SO/HOVATEN_PST_39_3>.
	Found 20-bit shift register for signal <LCD_GAN_DULIEU_HIENTHI_3_SO/HOVATEN_PST_39_5>.
	Found 20-bit shift register for signal <LCD_GAN_DULIEU_HIENTHI_3_SO/HOVATEN_PST_39_6>.
Unit <LCD_MR_HENTHI_DEM_LEN_XUONG_DICH_TSP_PST> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 405
 Flip-Flops                                            : 405
# Shift Registers                                      : 16
 20-bit shift register                                 : 5
 21-bit shift register                                 : 11

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : LCD_MR_HENTHI_DEM_LEN_XUONG_DICH_TSP_PST.ngr
Top Level Output File Name         : LCD_MR_HENTHI_DEM_LEN_XUONG_DICH_TSP_PST
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 15

Cell Usage :
# BELS                             : 792
#      GND                         : 1
#      INV                         : 25
#      LUT1                        : 41
#      LUT2                        : 48
#      LUT3                        : 281
#      LUT3_D                      : 1
#      LUT4                        : 153
#      MUXCY                       : 71
#      MUXF5                       : 68
#      MUXF6                       : 26
#      MUXF7                       : 13
#      VCC                         : 1
#      XORCY                       : 63
# FlipFlops/Latches                : 477
#      FD_1                        : 38
#      FDC                         : 8
#      FDC_1                       : 279
#      FDCE_1                      : 1
#      FDE_1                       : 10
#      FDP                         : 1
#      FDP_1                       : 115
#      FDR_1                       : 22
#      FDS_1                       : 1
#      FDSE_1                      : 2
# Shift Registers                  : 32
#      SRL16_1                     : 16
#      SRLC16_1                    : 16
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 14
#      IBUF                        : 2
#      OBUF                        : 12
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500epq208-5 

 Number of Slices:                      435  out of   4656     9%  
 Number of Slice Flip Flops:            477  out of   9312     5%  
 Number of 4 input LUTs:                581  out of   9312     6%  
    Number used as logic:               549
    Number used as Shift registers:      32
 Number of IOs:                          15
 Number of bonded IOBs:                  15  out of    158     9%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------------------------+-----------------------------------------------------+-------+
Clock Signal                                                                           | Clock buffer(FF name)                               | Load  |
---------------------------------------------------------------------------------------+-----------------------------------------------------+-------+
CKHT                                                                                   | BUFGP                                               | 96    |
CHIA_10ENA/D10HZ_NEXT_cmp_eq0000_wg_cy<5>1(CHIA_10ENA/D10HZ_NEXT_cmp_eq0000_wg_cy<5>:O)| BUFG(*)(LCD_GAN_DULIEU_HIENTHI_3_SO/HOVATEN_PST_0_1)| 413   |
---------------------------------------------------------------------------------------+-----------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+----------------------------------+-------+
Control Signal                     | Buffer(FF name)                  | Load  |
-----------------------------------+----------------------------------+-------+
RST(RST1_INV_0:O)                  | NONE(DEM_1BIT_BTN/DEM_1BIT/Q_REG)| 404   |
-----------------------------------+----------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 61.018ns (Maximum Frequency: 16.389MHz)
   Minimum input arrival time before clock: 61.645ns
   Maximum output required time after clock: 4.221ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CKHT'
  Clock period: 61.018ns (frequency: 16.389MHz)
  Total number of paths / destination ports: 4202976 / 122
-------------------------------------------------------------------------
Delay:               61.018ns (Levels of Logic = 77)
  Source:            DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DB_REG_FSM_FFd1 (FF)
  Destination:       DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_REG_19 (FF)
  Source Clock:      CKHT falling
  Destination Clock: CKHT falling

  Data Path: DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DB_REG_FSM_FFd1 to DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_REG_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             5   0.514   0.568  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DB_REG_FSM_FFd1 (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DB_REG_FSM_FFd1)
     LUT3:I2->O            4   0.612   0.651  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT<0>21_1 (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT<0>21)
     LUT4:I0->O            1   0.612   0.000  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT<0>11 (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT<0>1)
     MUXCY:S->O            1   0.404   0.000  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_cy<0> (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_cy<0>)
     XORCY:CI->O           1   0.699   0.387  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_xor<1> (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT_addsub0000<1>)
     LUT4:I2->O            2   0.612   0.380  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT<1>1 (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT<1>)
     INV:I->O              1   0.612   0.000  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_lut<1>_INV_0 (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_lut<1>)
     MUXCY:S->O            1   0.404   0.000  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_cy<1> (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_cy<1>)
     XORCY:CI->O           1   0.699   0.387  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_xor<2> (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT_addsub0000<2>)
     LUT4:I2->O            2   0.612   0.380  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT<2>1 (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT<2>)
     INV:I->O              1   0.612   0.000  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_lut<2>_INV_0 (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_lut<2>)
     MUXCY:S->O            1   0.404   0.000  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_cy<2> (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_cy<2>)
     XORCY:CI->O           1   0.699   0.387  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_xor<3> (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT_addsub0000<3>)
     LUT4:I2->O            2   0.612   0.380  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT<3>1 (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT<3>)
     INV:I->O              1   0.612   0.000  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_lut<3>_INV_0 (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_lut<3>)
     MUXCY:S->O            1   0.404   0.000  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_cy<3> (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_cy<3>)
     XORCY:CI->O           1   0.699   0.387  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_xor<4> (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT_addsub0000<4>)
     LUT4:I2->O            2   0.612   0.380  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT<4>1 (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT<4>)
     INV:I->O              1   0.612   0.000  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_lut<4>_INV_0 (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_lut<4>)
     MUXCY:S->O            1   0.404   0.000  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_cy<4> (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_cy<4>)
     XORCY:CI->O           1   0.699   0.387  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_xor<5> (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT_addsub0000<5>)
     LUT4:I2->O            2   0.612   0.380  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT<5>1 (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT<5>)
     INV:I->O              1   0.612   0.000  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_lut<5>_INV_0 (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_lut<5>)
     MUXCY:S->O            1   0.404   0.000  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_cy<5> (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_cy<5>)
     XORCY:CI->O           1   0.699   0.387  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_xor<6> (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT_addsub0000<6>)
     LUT4:I2->O            2   0.612   0.380  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT<6>1 (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT<6>)
     INV:I->O              1   0.612   0.000  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_lut<6>_INV_0 (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_lut<6>)
     MUXCY:S->O            1   0.404   0.000  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_cy<6> (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_cy<6>)
     XORCY:CI->O           1   0.699   0.387  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_xor<7> (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT_addsub0000<7>)
     LUT4:I2->O            2   0.612   0.380  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT<7>1 (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT<7>)
     INV:I->O              1   0.612   0.000  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_lut<7>_INV_0 (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_lut<7>)
     MUXCY:S->O            1   0.404   0.000  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_cy<7> (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_cy<7>)
     XORCY:CI->O           1   0.699   0.387  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_xor<8> (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT_addsub0000<8>)
     LUT4:I2->O            2   0.612   0.380  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT<8>1 (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT<8>)
     INV:I->O              1   0.612   0.000  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_lut<8>_INV_0 (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_lut<8>)
     MUXCY:S->O            1   0.404   0.000  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_cy<8> (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_cy<8>)
     XORCY:CI->O           1   0.699   0.387  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_xor<9> (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT_addsub0000<9>)
     LUT4:I2->O            2   0.612   0.380  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT<9>1 (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT<9>)
     INV:I->O              1   0.612   0.000  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_lut<9>_INV_0 (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_lut<9>)
     MUXCY:S->O            1   0.404   0.000  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_cy<9> (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_cy<9>)
     XORCY:CI->O           1   0.699   0.387  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_xor<10> (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT_addsub0000<10>)
     LUT4:I2->O            2   0.612   0.380  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT<10>1 (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT<10>)
     INV:I->O              1   0.612   0.000  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_lut<10>_INV_0 (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_lut<10>)
     MUXCY:S->O            1   0.404   0.000  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_cy<10> (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_cy<10>)
     XORCY:CI->O           1   0.699   0.387  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_xor<11> (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT_addsub0000<11>)
     LUT4:I2->O            2   0.612   0.380  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT<11>1 (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT<11>)
     INV:I->O              1   0.612   0.000  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_lut<11>_INV_0 (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_lut<11>)
     MUXCY:S->O            1   0.404   0.000  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_cy<11> (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_cy<11>)
     XORCY:CI->O           1   0.699   0.387  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_xor<12> (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT_addsub0000<12>)
     LUT4:I2->O            2   0.612   0.380  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT<12>1 (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT<12>)
     INV:I->O              1   0.612   0.000  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_lut<12>_INV_0 (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_lut<12>)
     MUXCY:S->O            1   0.404   0.000  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_cy<12> (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_cy<12>)
     XORCY:CI->O           1   0.699   0.387  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_xor<13> (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT_addsub0000<13>)
     LUT4:I2->O            2   0.612   0.380  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT<13>1 (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT<13>)
     INV:I->O              1   0.612   0.000  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_lut<13>_INV_0 (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_lut<13>)
     MUXCY:S->O            1   0.404   0.000  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_cy<13> (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_cy<13>)
     XORCY:CI->O           1   0.699   0.387  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_xor<14> (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT_addsub0000<14>)
     LUT4:I2->O            2   0.612   0.380  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT<14>1 (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT<14>)
     INV:I->O              1   0.612   0.000  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_lut<14>_INV_0 (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_lut<14>)
     MUXCY:S->O            1   0.404   0.000  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_cy<14> (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_cy<14>)
     XORCY:CI->O           1   0.699   0.387  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_xor<15> (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT_addsub0000<15>)
     LUT4:I2->O            2   0.612   0.380  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT<15>1 (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT<15>)
     INV:I->O              1   0.612   0.000  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_lut<15>_INV_0 (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_lut<15>)
     MUXCY:S->O            1   0.404   0.000  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_cy<15> (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_cy<15>)
     XORCY:CI->O           1   0.699   0.387  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_xor<16> (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT_addsub0000<16>)
     LUT4:I2->O            2   0.612   0.380  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT<16>1 (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT<16>)
     INV:I->O              1   0.612   0.000  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_lut<16>_INV_0 (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_lut<16>)
     MUXCY:S->O            1   0.404   0.000  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_cy<16> (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_cy<16>)
     XORCY:CI->O           1   0.699   0.387  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_xor<17> (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT_addsub0000<17>)
     LUT4:I2->O            2   0.612   0.380  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT<17>1 (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT<17>)
     INV:I->O              1   0.612   0.000  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_lut<17>_INV_0 (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_lut<17>)
     MUXCY:S->O            1   0.404   0.000  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_cy<17> (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_cy<17>)
     XORCY:CI->O           1   0.699   0.387  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_xor<18> (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT_addsub0000<18>)
     LUT4:I2->O            2   0.612   0.380  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT<18>1 (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT<18>)
     INV:I->O              1   0.612   0.000  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_lut<18>_INV_0 (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_lut<18>)
     MUXCY:S->O            0   0.404   0.000  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_cy<18> (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_cy<18>)
     XORCY:CI->O           1   0.699   0.387  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_xor<19> (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT_addsub0000<19>)
     LUT4:I2->O            2   0.612   0.000  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT<19>1 (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT<19>)
     FD_1:D                    0.268          DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_REG_19
    ----------------------------------------
    Total                     61.018ns (45.607ns logic, 15.411ns route)
                                       (74.7% logic, 25.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CHIA_10ENA/D10HZ_NEXT_cmp_eq0000_wg_cy<5>1'
  Clock period: 3.590ns (frequency: 278.552MHz)
  Total number of paths / destination ports: 427 / 411
-------------------------------------------------------------------------
Delay:               3.590ns (Levels of Logic = 0)
  Source:            LCD_GAN_DULIEU_HIENTHI_3_SO/Mshreg_HOVATEN_PST_0_0_0 (FF)
  Destination:       LCD_GAN_DULIEU_HIENTHI_3_SO/Mshreg_HOVATEN_PST_0_0_1 (FF)
  Source Clock:      CHIA_10ENA/D10HZ_NEXT_cmp_eq0000_wg_cy<5>1 falling
  Destination Clock: CHIA_10ENA/D10HZ_NEXT_cmp_eq0000_wg_cy<5>1 falling

  Data Path: LCD_GAN_DULIEU_HIENTHI_3_SO/Mshreg_HOVATEN_PST_0_0_0 to LCD_GAN_DULIEU_HIENTHI_3_SO/Mshreg_HOVATEN_PST_0_0_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRLC16_1:CLK->Q15     1   3.224   0.000  LCD_GAN_DULIEU_HIENTHI_3_SO/Mshreg_HOVATEN_PST_0_0_0 (LCD_GAN_DULIEU_HIENTHI_3_SO/Mshreg_HOVATEN_PST_0_0_0)
     SRL16_1:D                 0.366          LCD_GAN_DULIEU_HIENTHI_3_SO/Mshreg_HOVATEN_PST_0_0_1
    ----------------------------------------
    Total                      3.590ns (3.590ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CKHT'
  Total number of paths / destination ports: 1048588 / 33
-------------------------------------------------------------------------
Offset:              61.645ns (Levels of Logic = 78)
  Source:            BTN_N<1> (PAD)
  Destination:       DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_REG_19 (FF)
  Destination Clock: CKHT falling

  Data Path: BTN_N<1> to DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_REG_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.106   0.603  BTN_N_1_IBUF (BTN_N_1_IBUF)
     LUT3:I0->O            4   0.612   0.651  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT<0>21_1 (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT<0>21)
     LUT4:I0->O            1   0.612   0.000  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT<0>11 (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT<0>1)
     MUXCY:S->O            1   0.404   0.000  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_cy<0> (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_cy<0>)
     XORCY:CI->O           1   0.699   0.387  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_xor<1> (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT_addsub0000<1>)
     LUT4:I2->O            2   0.612   0.380  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT<1>1 (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT<1>)
     INV:I->O              1   0.612   0.000  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_lut<1>_INV_0 (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_lut<1>)
     MUXCY:S->O            1   0.404   0.000  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_cy<1> (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_cy<1>)
     XORCY:CI->O           1   0.699   0.387  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_xor<2> (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT_addsub0000<2>)
     LUT4:I2->O            2   0.612   0.380  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT<2>1 (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT<2>)
     INV:I->O              1   0.612   0.000  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_lut<2>_INV_0 (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_lut<2>)
     MUXCY:S->O            1   0.404   0.000  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_cy<2> (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_cy<2>)
     XORCY:CI->O           1   0.699   0.387  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_xor<3> (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT_addsub0000<3>)
     LUT4:I2->O            2   0.612   0.380  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT<3>1 (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT<3>)
     INV:I->O              1   0.612   0.000  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_lut<3>_INV_0 (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_lut<3>)
     MUXCY:S->O            1   0.404   0.000  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_cy<3> (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_cy<3>)
     XORCY:CI->O           1   0.699   0.387  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_xor<4> (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT_addsub0000<4>)
     LUT4:I2->O            2   0.612   0.380  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT<4>1 (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT<4>)
     INV:I->O              1   0.612   0.000  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_lut<4>_INV_0 (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_lut<4>)
     MUXCY:S->O            1   0.404   0.000  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_cy<4> (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_cy<4>)
     XORCY:CI->O           1   0.699   0.387  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_xor<5> (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT_addsub0000<5>)
     LUT4:I2->O            2   0.612   0.380  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT<5>1 (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT<5>)
     INV:I->O              1   0.612   0.000  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_lut<5>_INV_0 (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_lut<5>)
     MUXCY:S->O            1   0.404   0.000  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_cy<5> (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_cy<5>)
     XORCY:CI->O           1   0.699   0.387  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_xor<6> (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT_addsub0000<6>)
     LUT4:I2->O            2   0.612   0.380  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT<6>1 (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT<6>)
     INV:I->O              1   0.612   0.000  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_lut<6>_INV_0 (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_lut<6>)
     MUXCY:S->O            1   0.404   0.000  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_cy<6> (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_cy<6>)
     XORCY:CI->O           1   0.699   0.387  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_xor<7> (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT_addsub0000<7>)
     LUT4:I2->O            2   0.612   0.380  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT<7>1 (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT<7>)
     INV:I->O              1   0.612   0.000  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_lut<7>_INV_0 (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_lut<7>)
     MUXCY:S->O            1   0.404   0.000  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_cy<7> (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_cy<7>)
     XORCY:CI->O           1   0.699   0.387  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_xor<8> (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT_addsub0000<8>)
     LUT4:I2->O            2   0.612   0.380  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT<8>1 (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT<8>)
     INV:I->O              1   0.612   0.000  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_lut<8>_INV_0 (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_lut<8>)
     MUXCY:S->O            1   0.404   0.000  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_cy<8> (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_cy<8>)
     XORCY:CI->O           1   0.699   0.387  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_xor<9> (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT_addsub0000<9>)
     LUT4:I2->O            2   0.612   0.380  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT<9>1 (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT<9>)
     INV:I->O              1   0.612   0.000  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_lut<9>_INV_0 (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_lut<9>)
     MUXCY:S->O            1   0.404   0.000  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_cy<9> (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_cy<9>)
     XORCY:CI->O           1   0.699   0.387  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_xor<10> (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT_addsub0000<10>)
     LUT4:I2->O            2   0.612   0.380  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT<10>1 (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT<10>)
     INV:I->O              1   0.612   0.000  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_lut<10>_INV_0 (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_lut<10>)
     MUXCY:S->O            1   0.404   0.000  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_cy<10> (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_cy<10>)
     XORCY:CI->O           1   0.699   0.387  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_xor<11> (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT_addsub0000<11>)
     LUT4:I2->O            2   0.612   0.380  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT<11>1 (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT<11>)
     INV:I->O              1   0.612   0.000  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_lut<11>_INV_0 (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_lut<11>)
     MUXCY:S->O            1   0.404   0.000  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_cy<11> (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_cy<11>)
     XORCY:CI->O           1   0.699   0.387  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_xor<12> (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT_addsub0000<12>)
     LUT4:I2->O            2   0.612   0.380  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT<12>1 (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT<12>)
     INV:I->O              1   0.612   0.000  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_lut<12>_INV_0 (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_lut<12>)
     MUXCY:S->O            1   0.404   0.000  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_cy<12> (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_cy<12>)
     XORCY:CI->O           1   0.699   0.387  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_xor<13> (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT_addsub0000<13>)
     LUT4:I2->O            2   0.612   0.380  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT<13>1 (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT<13>)
     INV:I->O              1   0.612   0.000  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_lut<13>_INV_0 (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_lut<13>)
     MUXCY:S->O            1   0.404   0.000  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_cy<13> (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_cy<13>)
     XORCY:CI->O           1   0.699   0.387  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_xor<14> (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT_addsub0000<14>)
     LUT4:I2->O            2   0.612   0.380  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT<14>1 (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT<14>)
     INV:I->O              1   0.612   0.000  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_lut<14>_INV_0 (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_lut<14>)
     MUXCY:S->O            1   0.404   0.000  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_cy<14> (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_cy<14>)
     XORCY:CI->O           1   0.699   0.387  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_xor<15> (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT_addsub0000<15>)
     LUT4:I2->O            2   0.612   0.380  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT<15>1 (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT<15>)
     INV:I->O              1   0.612   0.000  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_lut<15>_INV_0 (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_lut<15>)
     MUXCY:S->O            1   0.404   0.000  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_cy<15> (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_cy<15>)
     XORCY:CI->O           1   0.699   0.387  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_xor<16> (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT_addsub0000<16>)
     LUT4:I2->O            2   0.612   0.380  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT<16>1 (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT<16>)
     INV:I->O              1   0.612   0.000  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_lut<16>_INV_0 (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_lut<16>)
     MUXCY:S->O            1   0.404   0.000  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_cy<16> (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_cy<16>)
     XORCY:CI->O           1   0.699   0.387  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_xor<17> (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT_addsub0000<17>)
     LUT4:I2->O            2   0.612   0.380  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT<17>1 (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT<17>)
     INV:I->O              1   0.612   0.000  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_lut<17>_INV_0 (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_lut<17>)
     MUXCY:S->O            1   0.404   0.000  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_cy<17> (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_cy<17>)
     XORCY:CI->O           1   0.699   0.387  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_xor<18> (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT_addsub0000<18>)
     LUT4:I2->O            2   0.612   0.380  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT<18>1 (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT<18>)
     INV:I->O              1   0.612   0.000  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_lut<18>_INV_0 (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_lut<18>)
     MUXCY:S->O            0   0.404   0.000  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_cy<18> (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_cy<18>)
     XORCY:CI->O           1   0.699   0.387  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/Msub_DELAY_NEXT_addsub0000_xor<19> (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT_addsub0000<19>)
     LUT4:I2->O            2   0.612   0.000  DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT<19>1 (DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_NEXT<19>)
     FD_1:D                    0.268          DEM_1BIT_BTN/CD_LAM_HEP_BTN/DEBOUNCE_BTN/DELAY_REG_19
    ----------------------------------------
    Total                     61.645ns (46.199ns logic, 15.446ns route)
                                       (74.9% logic, 25.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CKHT'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              4.221ns (Levels of Logic = 1)
  Source:            LCD_KHOITAO_HIENTHI/LCD_DB_6 (FF)
  Destination:       LCD_DB<6> (PAD)
  Source Clock:      CKHT falling

  Data Path: LCD_KHOITAO_HIENTHI/LCD_DB_6 to LCD_DB<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q            5   0.514   0.538  LCD_KHOITAO_HIENTHI/LCD_DB_6 (LCD_KHOITAO_HIENTHI/LCD_DB_6)
     OBUF:I->O                 3.169          LCD_DB_6_OBUF (LCD_DB<6>)
    ----------------------------------------
    Total                      4.221ns (3.683ns logic, 0.538ns route)
                                       (87.3% logic, 12.7% route)

=========================================================================


Total REAL time to Xst completion: 15.00 secs
Total CPU time to Xst completion: 15.02 secs
 
--> 

Total memory usage is 4615928 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   40 (   0 filtered)
Number of infos    :    3 (   0 filtered)

