#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Jun 18 09:58:55 2022
# Process ID: 16456
# Current directory: C:/Users/Raquel/Desktop/Project_CR/projeto/palindrome
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16132 C:\Users\Raquel\Desktop\Project_CR\projeto\palindrome\palindrome.xpr
# Log file: C:/Users/Raquel/Desktop/Project_CR/projeto/palindrome/vivado.log
# Journal file: C:/Users/Raquel/Desktop/Project_CR/projeto/palindrome\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Raquel/Desktop/Project_CR/projeto/palindrome/palindrome.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Raquel/Desktop/Project_CR/projeto/ip_repo/CheckPalindrome_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Raquel/Desktop/Project_CR/projeto/ip_repo/CounterPalindrome_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/Raquel/Desktop/Project_CR/projeto/ip_repo/CheckPalindrome_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Raquel/Desktop/Project_CR/projeto/ip_repo/CheckPalindrome_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Raquel/Desktop/Project_CR/projeto/ip_repo/CheckCountPalindrome_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:14 . Memory (MB): peak = 1001.102 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Raquel/Desktop/Project_CR/projeto/palindrome/palindrome.srcs/sources_1/bd/mb_design/mb_design.bd}
Reading block design file <C:/Users/Raquel/Desktop/Project_CR/projeto/palindrome/palindrome.srcs/sources_1/bd/mb_design/mb_design.bd>...
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_switches
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_leds
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_buttons
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_displays
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding component instance block -- xilinx.com:ip:fit_timer:2.0 - fit_timer_0
Adding component instance block -- xilinx.com:ip:axi_emc:3.0 - axi_emc_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_0
Adding component instance block -- xilinx.com:user:CheckPalindrome:1.0 - CheckPalindrome_1
Excluding slave segment /CheckPalindrome_1/S00_AXI/S00_AXI_reg from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /axi_dma_0/S_AXI_LITE/Reg from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /axi_gpio_buttons/S_AXI/Reg from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /axi_gpio_displays/S_AXI/Reg from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /axi_gpio_leds/S_AXI/Reg from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /axi_gpio_switches/S_AXI/Reg from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /axi_timer_0/S_AXI/Reg from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /axi_uartlite_0/S_AXI/Reg from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /microblaze_0_axi_intc/S_AXI/Reg from address space /axi_dma_0/Data_MM2S.
Successfully read diagram <mb_design> from block design file <C:/Users/Raquel/Desktop/Project_CR/projeto/palindrome/palindrome.srcs/sources_1/bd/mb_design/mb_design.bd>
open_bd_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:32 . Memory (MB): peak = 1001.102 ; gain = 0.000
ipx::edit_ip_in_project -upgrade true -name CheckPalindrome_v1_0_project -directory C:/Users/Raquel/Desktop/Project_CR/projeto/palindrome/palindrome.tmp/CheckPalindrome_v1_0_project c:/Users/Raquel/Desktop/Project_CR/projeto/ip_repo/CheckPalindrome_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/raquel/desktop/project_cr/projeto/palindrome/palindrome.tmp/checkpalindrome_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
create_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 1019.445 ; gain = 4.711
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Raquel/Desktop/Project_CR/projeto/ip_repo/CheckPalindrome_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Raquel/Desktop/Project_CR/projeto/ip_repo/CounterPalindrome_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/Raquel/Desktop/Project_CR/projeto/ip_repo/CheckPalindrome_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Raquel/Desktop/Project_CR/projeto/ip_repo/CheckPalindrome_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Raquel/Desktop/Project_CR/projeto/ip_repo/CheckCountPalindrome_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:13 . Memory (MB): peak = 1024.832 ; gain = 10.098
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Raquel/Desktop/Project_CR/projeto/ip_repo/CheckPalindrome_1.0/component.xml' ignored by IP packager.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 9 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/Raquel/Desktop/Project_CR/projeto/ip_repo/CheckPalindrome_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/Raquel/Desktop/Project_CR/projeto/ip_repo/CheckPalindrome_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:CheckPalindrome:1.0 [get_ips  mb_design_CheckPalindrome_1_0] -log ip_upgrade.log
Upgrading 'C:/Users/Raquel/Desktop/Project_CR/projeto/palindrome/palindrome.srcs/sources_1/bd/mb_design/mb_design.bd'
INFO: [IP_Flow 19-3422] Upgraded mb_design_CheckPalindrome_1_0 (CheckPalindrome_v1.0 1.0) from revision 8 to revision 9
Excluding slave segment /CheckPalindrome_1/S00_AXI/S00_AXI_reg from address space /axi_dma_0/Data_MM2S.
Wrote  : <C:\Users\Raquel\Desktop\Project_CR\projeto\palindrome\palindrome.srcs\sources_1\bd\mb_design\mb_design.bd> 
Wrote  : <C:/Users/Raquel/Desktop/Project_CR/projeto/palindrome/palindrome.srcs/sources_1/bd/mb_design/ui/bd_db273ea8.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Raquel/Desktop/Project_CR/projeto/palindrome/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips mb_design_CheckPalindrome_1_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
validate_bd_design
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
validate_bd_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 1141.883 ; gain = 43.105
open_bd_design {C:/Users/Raquel/Desktop/Project_CR/projeto/palindrome/palindrome.srcs/sources_1/bd/mb_design/mb_design.bd}
generate_target all [get_files  C:/Users/Raquel/Desktop/Project_CR/projeto/palindrome/palindrome.srcs/sources_1/bd/mb_design/mb_design.bd]
INFO: [BD 41-1662] The design 'mb_design.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\Raquel\Desktop\Project_CR\projeto\palindrome\palindrome.srcs\sources_1\bd\mb_design\mb_design.bd> 
VHDL Output written to : c:/Users/Raquel/Desktop/Project_CR/projeto/palindrome/palindrome.gen/sources_1/bd/mb_design/synth/mb_design.vhd
VHDL Output written to : c:/Users/Raquel/Desktop/Project_CR/projeto/palindrome/palindrome.gen/sources_1/bd/mb_design/sim/mb_design.vhd
VHDL Output written to : c:/Users/Raquel/Desktop/Project_CR/projeto/palindrome/palindrome.gen/sources_1/bd/mb_design/hdl/mb_design_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block CheckPalindrome_1 .
WARNING: [IP_Flow 19-5160] IP 'mb_design_auto_pc_9' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'mb_design_auto_pc_9' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-5160] IP 'mb_design_auto_pc_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'mb_design_auto_pc_0' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-5160] IP 'mb_design_auto_pc_1' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'mb_design_auto_pc_1' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-5160] IP 'mb_design_auto_pc_2' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'mb_design_auto_pc_2' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-5160] IP 'mb_design_auto_pc_3' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'mb_design_auto_pc_3' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m03_couplers/auto_pc .
WARNING: [IP_Flow 19-5160] IP 'mb_design_auto_pc_4' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'mb_design_auto_pc_4' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m04_couplers/auto_pc .
WARNING: [IP_Flow 19-5160] IP 'mb_design_auto_pc_5' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'mb_design_auto_pc_5' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m05_couplers/auto_pc .
WARNING: [IP_Flow 19-5160] IP 'mb_design_auto_pc_6' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'mb_design_auto_pc_6' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m06_couplers/auto_pc .
WARNING: [IP_Flow 19-5160] IP 'mb_design_auto_pc_7' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'mb_design_auto_pc_7' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m08_couplers/auto_pc .
WARNING: [IP_Flow 19-5160] IP 'mb_design_auto_pc_8' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'mb_design_auto_pc_8' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m10_couplers/auto_pc .
Exporting to file c:/Users/Raquel/Desktop/Project_CR/projeto/palindrome/palindrome.gen/sources_1/bd/mb_design/hw_handoff/mb_design.hwh
Generated Block Design Tcl file c:/Users/Raquel/Desktop/Project_CR/projeto/palindrome/palindrome.gen/sources_1/bd/mb_design/hw_handoff/mb_design_bd.tcl
Generated Hardware Definition File c:/Users/Raquel/Desktop/Project_CR/projeto/palindrome/palindrome.gen/sources_1/bd/mb_design/synth/mb_design.hwdef
generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1326.262 ; gain = 166.703
export_ip_user_files -of_objects [get_files C:/Users/Raquel/Desktop/Project_CR/projeto/palindrome/palindrome.srcs/sources_1/bd/mb_design/mb_design.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/Raquel/Desktop/Project_CR/projeto/palindrome/palindrome.srcs/sources_1/bd/mb_design/mb_design.bd] -directory C:/Users/Raquel/Desktop/Project_CR/projeto/palindrome/palindrome.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Raquel/Desktop/Project_CR/projeto/palindrome/palindrome.ip_user_files -ipstatic_source_dir C:/Users/Raquel/Desktop/Project_CR/projeto/palindrome/palindrome.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Raquel/Desktop/Project_CR/projeto/palindrome/palindrome.cache/compile_simlib/modelsim} {questa=C:/Users/Raquel/Desktop/Project_CR/projeto/palindrome/palindrome.cache/compile_simlib/questa} {riviera=C:/Users/Raquel/Desktop/Project_CR/projeto/palindrome/palindrome.cache/compile_simlib/riviera} {activehdl=C:/Users/Raquel/Desktop/Project_CR/projeto/palindrome/palindrome.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/Raquel/Desktop/Project_CR/projeto/palindrome/palindrome.srcs/sources_1/bd/mb_design/mb_design.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Jun 18 11:47:13 2022] Launched synth_1...
Run output will be captured here: C:/Users/Raquel/Desktop/Project_CR/projeto/palindrome/palindrome.runs/synth_1/runme.log
[Sat Jun 18 11:47:13 2022] Launched impl_1...
Run output will be captured here: C:/Users/Raquel/Desktop/Project_CR/projeto/palindrome/palindrome.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file C:/Users/Raquel/Desktop/Project_CR/projeto/palindrome/mb_design_palindrome_v3.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/Raquel/Desktop/Project_CR/projeto/palindrome/mb_design_palindrome_v3.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2020.2/data\embeddedsw) loading 0 seconds
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/Raquel/Desktop/Project_CR/projeto/palindrome/mb_design_palindrome_v3.xsa
ipx::edit_ip_in_project -upgrade true -name CheckPalindrome_v1_0_project -directory C:/Users/Raquel/Desktop/Project_CR/projeto/palindrome/palindrome.tmp/CheckPalindrome_v1_0_project c:/Users/Raquel/Desktop/Project_CR/projeto/ip_repo/CheckPalindrome_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/raquel/desktop/project_cr/projeto/palindrome/palindrome.tmp/checkpalindrome_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1530.609 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Raquel/Desktop/Project_CR/projeto/ip_repo/CheckPalindrome_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Raquel/Desktop/Project_CR/projeto/ip_repo/CounterPalindrome_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/Raquel/Desktop/Project_CR/projeto/ip_repo/CheckPalindrome_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Raquel/Desktop/Project_CR/projeto/ip_repo/CheckPalindrome_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Raquel/Desktop/Project_CR/projeto/ip_repo/CheckCountPalindrome_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1530.609 ; gain = 0.000
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Raquel/Desktop/Project_CR/projeto/ip_repo/CheckPalindrome_1.0/component.xml' ignored by IP packager.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 10 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/Raquel/Desktop/Project_CR/projeto/ip_repo/CheckPalindrome_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/Raquel/Desktop/Project_CR/projeto/ip_repo/CheckPalindrome_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:CheckPalindrome:1.0 [get_ips  mb_design_CheckPalindrome_1_0] -log ip_upgrade.log
Upgrading 'C:/Users/Raquel/Desktop/Project_CR/projeto/palindrome/palindrome.srcs/sources_1/bd/mb_design/mb_design.bd'
INFO: [IP_Flow 19-3422] Upgraded mb_design_CheckPalindrome_1_0 (CheckPalindrome_v1.0 1.0) from revision 9 to revision 10
Excluding slave segment /CheckPalindrome_1/S00_AXI/S00_AXI_reg from address space /axi_dma_0/Data_MM2S.
Wrote  : <C:\Users\Raquel\Desktop\Project_CR\projeto\palindrome\palindrome.srcs\sources_1\bd\mb_design\mb_design.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Raquel/Desktop/Project_CR/projeto/palindrome/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips mb_design_CheckPalindrome_1_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
validate_bd_design
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
validate_bd_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:54 . Memory (MB): peak = 1530.609 ; gain = 0.000
make_wrapper -files [get_files C:/Users/Raquel/Desktop/Project_CR/projeto/palindrome/palindrome.srcs/sources_1/bd/mb_design/mb_design.bd] -top
INFO: [BD 41-1662] The design 'mb_design.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\Raquel\Desktop\Project_CR\projeto\palindrome\palindrome.srcs\sources_1\bd\mb_design\mb_design.bd> 
VHDL Output written to : c:/Users/Raquel/Desktop/Project_CR/projeto/palindrome/palindrome.gen/sources_1/bd/mb_design/synth/mb_design.vhd
VHDL Output written to : c:/Users/Raquel/Desktop/Project_CR/projeto/palindrome/palindrome.gen/sources_1/bd/mb_design/sim/mb_design.vhd
VHDL Output written to : c:/Users/Raquel/Desktop/Project_CR/projeto/palindrome/palindrome.gen/sources_1/bd/mb_design/hdl/mb_design_wrapper.vhd
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'mb_design.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\Raquel\Desktop\Project_CR\projeto\palindrome\palindrome.srcs\sources_1\bd\mb_design\mb_design.bd> 
VHDL Output written to : c:/Users/Raquel/Desktop/Project_CR/projeto/palindrome/palindrome.gen/sources_1/bd/mb_design/synth/mb_design.vhd
VHDL Output written to : c:/Users/Raquel/Desktop/Project_CR/projeto/palindrome/palindrome.gen/sources_1/bd/mb_design/sim/mb_design.vhd
VHDL Output written to : c:/Users/Raquel/Desktop/Project_CR/projeto/palindrome/palindrome.gen/sources_1/bd/mb_design/hdl/mb_design_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block CheckPalindrome_1 .
WARNING: [IP_Flow 19-5160] IP 'mb_design_auto_pc_9' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'mb_design_auto_pc_9' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-5160] IP 'mb_design_auto_pc_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'mb_design_auto_pc_0' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-5160] IP 'mb_design_auto_pc_1' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'mb_design_auto_pc_1' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-5160] IP 'mb_design_auto_pc_2' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'mb_design_auto_pc_2' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-5160] IP 'mb_design_auto_pc_3' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'mb_design_auto_pc_3' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m03_couplers/auto_pc .
WARNING: [IP_Flow 19-5160] IP 'mb_design_auto_pc_4' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'mb_design_auto_pc_4' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m04_couplers/auto_pc .
WARNING: [IP_Flow 19-5160] IP 'mb_design_auto_pc_5' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'mb_design_auto_pc_5' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m05_couplers/auto_pc .
WARNING: [IP_Flow 19-5160] IP 'mb_design_auto_pc_6' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'mb_design_auto_pc_6' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m06_couplers/auto_pc .
WARNING: [IP_Flow 19-5160] IP 'mb_design_auto_pc_7' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'mb_design_auto_pc_7' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m08_couplers/auto_pc .
WARNING: [IP_Flow 19-5160] IP 'mb_design_auto_pc_8' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'mb_design_auto_pc_8' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m10_couplers/auto_pc .
Exporting to file c:/Users/Raquel/Desktop/Project_CR/projeto/palindrome/palindrome.gen/sources_1/bd/mb_design/hw_handoff/mb_design.hwh
Generated Block Design Tcl file c:/Users/Raquel/Desktop/Project_CR/projeto/palindrome/palindrome.gen/sources_1/bd/mb_design/hw_handoff/mb_design_bd.tcl
Generated Hardware Definition File c:/Users/Raquel/Desktop/Project_CR/projeto/palindrome/palindrome.gen/sources_1/bd/mb_design/synth/mb_design.hwdef
[Sat Jun 18 12:14:45 2022] Launched synth_1...
Run output will be captured here: C:/Users/Raquel/Desktop/Project_CR/projeto/palindrome/palindrome.runs/synth_1/runme.log
[Sat Jun 18 12:14:45 2022] Launched impl_1...
Run output will be captured here: C:/Users/Raquel/Desktop/Project_CR/projeto/palindrome/palindrome.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1530.609 ; gain = 0.000
write_hw_platform -fixed -include_bit -force -file C:/Users/Raquel/Desktop/Project_CR/projeto/palindrome/mb_design_palindrome_v3.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/Raquel/Desktop/Project_CR/projeto/palindrome/mb_design_palindrome_v3.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/Raquel/Desktop/Project_CR/projeto/palindrome/mb_design_palindrome_v3.xsa
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
ipx::edit_ip_in_project -upgrade true -name CheckPalindrome_v1_0_project -directory C:/Users/Raquel/Desktop/Project_CR/projeto/palindrome/palindrome.tmp/CheckPalindrome_v1_0_project c:/Users/Raquel/Desktop/Project_CR/projeto/ip_repo/CheckPalindrome_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/raquel/desktop/project_cr/projeto/palindrome/palindrome.tmp/checkpalindrome_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1584.422 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Raquel/Desktop/Project_CR/projeto/ip_repo/CheckPalindrome_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Raquel/Desktop/Project_CR/projeto/ip_repo/CounterPalindrome_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/Raquel/Desktop/Project_CR/projeto/ip_repo/CheckPalindrome_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Raquel/Desktop/Project_CR/projeto/ip_repo/CheckPalindrome_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Raquel/Desktop/Project_CR/projeto/ip_repo/CheckCountPalindrome_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1584.422 ; gain = 0.000
update_compile_order -fileset sources_1
current_project palindrome
current_project CheckPalindrome_v1_0_project
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Raquel/Desktop/Project_CR/projeto/ip_repo/CheckPalindrome_1.0/component.xml' ignored by IP packager.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 11 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/Raquel/Desktop/Project_CR/projeto/ip_repo/CheckPalindrome_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/Raquel/Desktop/Project_CR/projeto/ip_repo/CheckPalindrome_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:CheckPalindrome:1.0 [get_ips  mb_design_CheckPalindrome_1_0] -log ip_upgrade.log
Upgrading 'C:/Users/Raquel/Desktop/Project_CR/projeto/palindrome/palindrome.srcs/sources_1/bd/mb_design/mb_design.bd'
INFO: [IP_Flow 19-3422] Upgraded mb_design_CheckPalindrome_1_0 (CheckPalindrome_v1.0 1.0) from revision 10 to revision 11
Excluding slave segment /CheckPalindrome_1/S00_AXI/S00_AXI_reg from address space /axi_dma_0/Data_MM2S.
Wrote  : <C:\Users\Raquel\Desktop\Project_CR\projeto\palindrome\palindrome.srcs\sources_1\bd\mb_design\mb_design.bd> 
Wrote  : <C:/Users/Raquel/Desktop/Project_CR/projeto/palindrome/palindrome.srcs/sources_1/bd/mb_design/ui/bd_db273ea8.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Raquel/Desktop/Project_CR/projeto/palindrome/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips mb_design_CheckPalindrome_1_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
validate_bd_design
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
validate_bd_design: Time (s): cpu = 00:00:57 ; elapsed = 00:00:57 . Memory (MB): peak = 1584.422 ; gain = 0.000
generate_target all [get_files  C:/Users/Raquel/Desktop/Project_CR/projeto/palindrome/palindrome.srcs/sources_1/bd/mb_design/mb_design.bd]
INFO: [BD 41-1662] The design 'mb_design.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\Raquel\Desktop\Project_CR\projeto\palindrome\palindrome.srcs\sources_1\bd\mb_design\mb_design.bd> 
VHDL Output written to : c:/Users/Raquel/Desktop/Project_CR/projeto/palindrome/palindrome.gen/sources_1/bd/mb_design/synth/mb_design.vhd
VHDL Output written to : c:/Users/Raquel/Desktop/Project_CR/projeto/palindrome/palindrome.gen/sources_1/bd/mb_design/sim/mb_design.vhd
VHDL Output written to : c:/Users/Raquel/Desktop/Project_CR/projeto/palindrome/palindrome.gen/sources_1/bd/mb_design/hdl/mb_design_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block CheckPalindrome_1 .
WARNING: [IP_Flow 19-5160] IP 'mb_design_auto_pc_9' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'mb_design_auto_pc_9' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-5160] IP 'mb_design_auto_pc_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'mb_design_auto_pc_0' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-5160] IP 'mb_design_auto_pc_1' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'mb_design_auto_pc_1' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-5160] IP 'mb_design_auto_pc_2' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'mb_design_auto_pc_2' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-5160] IP 'mb_design_auto_pc_3' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'mb_design_auto_pc_3' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m03_couplers/auto_pc .
WARNING: [IP_Flow 19-5160] IP 'mb_design_auto_pc_4' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'mb_design_auto_pc_4' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m04_couplers/auto_pc .
WARNING: [IP_Flow 19-5160] IP 'mb_design_auto_pc_5' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'mb_design_auto_pc_5' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m05_couplers/auto_pc .
WARNING: [IP_Flow 19-5160] IP 'mb_design_auto_pc_6' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'mb_design_auto_pc_6' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m06_couplers/auto_pc .
WARNING: [IP_Flow 19-5160] IP 'mb_design_auto_pc_7' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'mb_design_auto_pc_7' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m08_couplers/auto_pc .
WARNING: [IP_Flow 19-5160] IP 'mb_design_auto_pc_8' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'mb_design_auto_pc_8' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m10_couplers/auto_pc .
Exporting to file c:/Users/Raquel/Desktop/Project_CR/projeto/palindrome/palindrome.gen/sources_1/bd/mb_design/hw_handoff/mb_design.hwh
Generated Block Design Tcl file c:/Users/Raquel/Desktop/Project_CR/projeto/palindrome/palindrome.gen/sources_1/bd/mb_design/hw_handoff/mb_design_bd.tcl
Generated Hardware Definition File c:/Users/Raquel/Desktop/Project_CR/projeto/palindrome/palindrome.gen/sources_1/bd/mb_design/synth/mb_design.hwdef
generate_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1584.422 ; gain = 0.000
export_ip_user_files -of_objects [get_files C:/Users/Raquel/Desktop/Project_CR/projeto/palindrome/palindrome.srcs/sources_1/bd/mb_design/mb_design.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/Raquel/Desktop/Project_CR/projeto/palindrome/palindrome.srcs/sources_1/bd/mb_design/mb_design.bd] -directory C:/Users/Raquel/Desktop/Project_CR/projeto/palindrome/palindrome.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Raquel/Desktop/Project_CR/projeto/palindrome/palindrome.ip_user_files -ipstatic_source_dir C:/Users/Raquel/Desktop/Project_CR/projeto/palindrome/palindrome.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Raquel/Desktop/Project_CR/projeto/palindrome/palindrome.cache/compile_simlib/modelsim} {questa=C:/Users/Raquel/Desktop/Project_CR/projeto/palindrome/palindrome.cache/compile_simlib/questa} {riviera=C:/Users/Raquel/Desktop/Project_CR/projeto/palindrome/palindrome.cache/compile_simlib/riviera} {activehdl=C:/Users/Raquel/Desktop/Project_CR/projeto/palindrome/palindrome.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/Raquel/Desktop/Project_CR/projeto/palindrome/palindrome.srcs/sources_1/bd/mb_design/mb_design.bd] -top
make_wrapper -files [get_files C:/Users/Raquel/Desktop/Project_CR/projeto/palindrome/palindrome.srcs/sources_1/bd/mb_design/mb_design.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Jun 18 15:43:53 2022] Launched synth_1...
Run output will be captured here: C:/Users/Raquel/Desktop/Project_CR/projeto/palindrome/palindrome.runs/synth_1/runme.log
[Sat Jun 18 15:43:53 2022] Launched impl_1...
Run output will be captured here: C:/Users/Raquel/Desktop/Project_CR/projeto/palindrome/palindrome.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file C:/Users/Raquel/Desktop/Project_CR/projeto/palindrome/mb_design_palindrome_ex.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/Raquel/Desktop/Project_CR/projeto/palindrome/mb_design_palindrome_ex.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/Raquel/Desktop/Project_CR/projeto/palindrome/mb_design_palindrome_ex.xsa
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
ipx::edit_ip_in_project -upgrade true -name CheckPalindrome_v1_0_project -directory C:/Users/Raquel/Desktop/Project_CR/projeto/palindrome/palindrome.tmp/CheckPalindrome_v1_0_project c:/Users/Raquel/Desktop/Project_CR/projeto/ip_repo/CheckPalindrome_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/raquel/desktop/project_cr/projeto/palindrome/palindrome.tmp/checkpalindrome_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1647.648 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Raquel/Desktop/Project_CR/projeto/ip_repo/CheckPalindrome_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Raquel/Desktop/Project_CR/projeto/ip_repo/CounterPalindrome_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/Raquel/Desktop/Project_CR/projeto/ip_repo/CheckPalindrome_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Raquel/Desktop/Project_CR/projeto/ip_repo/CheckPalindrome_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Raquel/Desktop/Project_CR/projeto/ip_repo/CheckCountPalindrome_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1647.648 ; gain = 0.000
update_compile_order -fileset sources_1
current_project palindrome
current_project CheckPalindrome_v1_0_project
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jun 18 17:19:34 2022...
