Archive member included to satisfy reference by file (symbol)

../tarea1_bsp//libhal_bsp.a(alt_load.o)
                              ../tarea1_bsp//obj/HAL/src/crt0.o (alt_load)
../tarea1_bsp//libhal_bsp.a(alt_main.o)
                              ../tarea1_bsp//obj/HAL/src/crt0.o (alt_main)
../tarea1_bsp//libhal_bsp.a(alt_putstr.o)
                              obj/default/hello_world_small.o (alt_putstr)
../tarea1_bsp//libhal_bsp.a(alt_sys_init.o)
                              ../tarea1_bsp//libhal_bsp.a(alt_main.o) (alt_irq_init)
../tarea1_bsp//libhal_bsp.a(alt_dcache_flush_all.o)
                              ../tarea1_bsp//libhal_bsp.a(alt_load.o) (alt_dcache_flush_all)
../tarea1_bsp//libhal_bsp.a(alt_icache_flush_all.o)
                              ../tarea1_bsp//libhal_bsp.a(alt_load.o) (alt_icache_flush_all)
../tarea1_bsp//libhal_bsp.a(altera_nios2_gen2_irq.o)
                              ../tarea1_bsp//libhal_bsp.a(alt_sys_init.o) (altera_nios2_gen2_irq_init)
/home/daniel/intelFPGA_lite/20.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/9.2.1/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-strlen.o)
                              ../tarea1_bsp//libhal_bsp.a(alt_putstr.o) (strlen)

Memory Configuration

Name             Origin             Length             Attributes
ram_0            0x0000000000000000 0x0000000000004000
reset            0x0000000000004000 0x0000000000000020
rom_0            0x0000000000004020 0x0000000000000fe0
*default*        0x0000000000000000 0xffffffffffffffff

Linker script and memory map

LOAD ../tarea1_bsp//obj/HAL/src/crt0.o
LOAD obj/default/hello_world_small.o
LOAD /home/daniel/intelFPGA_lite/20.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/9.2.1/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libstdc++.a
LOAD /home/daniel/intelFPGA_lite/20.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/9.2.1/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libm.a
LOAD /home/daniel/intelFPGA_lite/20.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/9.2.1/mno-hw-mul/libgcc.a
START GROUP
LOAD /home/daniel/intelFPGA_lite/20.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/9.2.1/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a
LOAD /home/daniel/intelFPGA_lite/20.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/9.2.1/mno-hw-mul/libgcc.a
LOAD ../tarea1_bsp//libhal_bsp.a
LOAD /home/daniel/intelFPGA_lite/20.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/9.2.1/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libm.a
END GROUP
LOAD /home/daniel/intelFPGA_lite/20.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/9.2.1/mno-hw-mul/libgcc.a
                0x0000000000000000                __alt_mem_ram_0 = 0x0
                0x0000000000004000                __alt_mem_rom_0 = 0x4000

.entry          0x0000000000004000       0x20
 *(.entry)
 .entry         0x0000000000004000       0x20 ../tarea1_bsp//obj/HAL/src/crt0.o
                0x0000000000004000                __reset
                0x000000000000400c                _exit

.exceptions     0x0000000000004020        0x0
                0x0000000000004020                PROVIDE (__ram_exceptions_start = ABSOLUTE (.))
                0x0000000000004020                . = ALIGN (0x20)
 *(.irq)
 *(.exceptions.entry.label)
 *(.exceptions.entry.user)
 *(.exceptions.entry.ecc_fatal)
 *(.exceptions.entry)
 *(.exceptions.irqtest.user)
 *(.exceptions.irqtest)
 *(.exceptions.irqhandler.user)
 *(.exceptions.irqhandler)
 *(.exceptions.irqreturn.user)
 *(.exceptions.irqreturn)
 *(.exceptions.notirq.label)
 *(.exceptions.notirq.user)
 *(.exceptions.notirq)
 *(.exceptions.soft.user)
 *(.exceptions.soft)
 *(.exceptions.unknown.user)
 *(.exceptions.unknown)
 *(.exceptions.exit.label)
 *(.exceptions.exit.user)
 *(.exceptions.exit)
 *(.exceptions)
                0x0000000000004020                PROVIDE (__ram_exceptions_end = ABSOLUTE (.))
                0x0000000000004020                PROVIDE (__flash_exceptions_start = LOADADDR (.exceptions))

.text           0x0000000000004020      0x1bc
                [!provide]                        PROVIDE (stext = ABSOLUTE (.))
 *(.interp)
 *(.hash)
 *(.dynsym)
 *(.dynstr)
 *(.gnu.version)
 *(.gnu.version_d)
 *(.gnu.version_r)
 *(.rel.init)
 *(.rela.init)
 *(.rel.text .rel.text.* .rel.gnu.linkonce.t.*)
 *(.rela.text .rela.text.* .rela.gnu.linkonce.t.*)
 *(.rel.fini)
 *(.rela.fini)
 *(.rel.rodata .rel.rodata.* .rel.gnu.linkonce.r.*)
 *(.rela.rodata .rela.rodata.* .rela.gnu.linkonce.r.*)
 *(.rel.data .rel.data.* .rel.gnu.linkonce.d.*)
 *(.rela.data .rela.data.* .rela.gnu.linkonce.d.*)
 *(.rel.tdata .rel.tdata.* .rel.gnu.linkonce.td.*)
 *(.rela.tdata .rela.tdata.* .rela.gnu.linkonce.td.*)
 *(.rel.tbss .rel.tbss.* .rel.gnu.linkonce.tb.*)
 *(.rela.tbss .rela.tbss.* .rela.gnu.linkonce.tb.*)
 *(.rel.ctors)
 *(.rela.ctors)
 *(.rel.dtors)
 *(.rela.dtors)
 *(.rel.got)
 *(.rela.got)
 *(.rel.sdata .rel.sdata.* .rel.gnu.linkonce.s.*)
 *(.rela.sdata .rela.sdata.* .rela.gnu.linkonce.s.*)
 *(.rel.sbss .rel.sbss.* .rel.gnu.linkonce.sb.*)
 *(.rela.sbss .rela.sbss.* .rela.gnu.linkonce.sb.*)
 *(.rel.sdata2 .rel.sdata2.* .rel.gnu.linkonce.s2.*)
 *(.rela.sdata2 .rela.sdata2.* .rela.gnu.linkonce.s2.*)
 *(.rel.sbss2 .rel.sbss2.* .rel.gnu.linkonce.sb2.*)
 *(.rela.sbss2 .rela.sbss2.* .rela.gnu.linkonce.sb2.*)
 *(.rel.bss .rel.bss.* .rel.gnu.linkonce.b.*)
 *(.rela.bss .rela.bss.* .rela.gnu.linkonce.b.*)
 *(.rel.plt)
 *(.rela.plt)
 *(.rel.dyn)
 *(.init)
 *(.plt)
 *(.text .stub .text.* .gnu.linkonce.t.*)
 .text          0x0000000000004020       0x3c ../tarea1_bsp//obj/HAL/src/crt0.o
                0x0000000000004020                _start
 .text          0x000000000000405c        0x0 obj/default/hello_world_small.o
 .text.startup  0x000000000000405c       0x18 obj/default/hello_world_small.o
                0x000000000000405c                main
 .text          0x0000000000004074       0xb4 ../tarea1_bsp//libhal_bsp.a(alt_load.o)
                0x0000000000004074                alt_load
 .text          0x0000000000004128       0x2c ../tarea1_bsp//libhal_bsp.a(alt_main.o)
                0x0000000000004128                alt_main
 .text          0x0000000000004154       0x38 ../tarea1_bsp//libhal_bsp.a(alt_putstr.o)
                0x0000000000004154                alt_putstr
 .text          0x000000000000418c       0x24 ../tarea1_bsp//libhal_bsp.a(alt_sys_init.o)
                0x000000000000418c                alt_irq_init
                0x00000000000041ac                alt_sys_init
 .text          0x00000000000041b0        0x4 ../tarea1_bsp//libhal_bsp.a(alt_dcache_flush_all.o)
                0x00000000000041b0                alt_dcache_flush_all
 .text          0x00000000000041b4        0x4 ../tarea1_bsp//libhal_bsp.a(alt_icache_flush_all.o)
                0x00000000000041b4                alt_icache_flush_all
 .text          0x00000000000041b8        0x8 ../tarea1_bsp//libhal_bsp.a(altera_nios2_gen2_irq.o)
                0x00000000000041b8                altera_nios2_gen2_irq_init
 .text          0x00000000000041c0        0x0 /home/daniel/intelFPGA_lite/20.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/9.2.1/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-strlen.o)
 .text.strlen   0x00000000000041c0       0x1c /home/daniel/intelFPGA_lite/20.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/9.2.1/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-strlen.o)
                0x00000000000041c0                strlen
 *(.gnu.warning.*)
 *(.fini)
                [!provide]                        PROVIDE (__etext = ABSOLUTE (.))
                [!provide]                        PROVIDE (_etext = ABSOLUTE (.))
                [!provide]                        PROVIDE (etext = ABSOLUTE (.))
 *(.eh_frame_hdr)
                0x00000000000041dc                . = ALIGN (0x4)
                [!provide]                        PROVIDE (__preinit_array_start = ABSOLUTE (.))
 *(.preinit_array)
                [!provide]                        PROVIDE (__preinit_array_end = ABSOLUTE (.))
                [!provide]                        PROVIDE (__init_array_start = ABSOLUTE (.))
 *(.init_array)
                [!provide]                        PROVIDE (__init_array_end = ABSOLUTE (.))
                [!provide]                        PROVIDE (__fini_array_start = ABSOLUTE (.))
 *(.fini_array)
                [!provide]                        PROVIDE (__fini_array_end = ABSOLUTE (.))
 *(.eh_frame)
 *(.gcc_except_table .gcc_except_table.*)
 *(.dynamic)
                [!provide]                        PROVIDE (__CTOR_LIST__ = ABSOLUTE (.))
 *(.ctors)
 *(SORT_BY_NAME(.ctors.*))
                [!provide]                        PROVIDE (__CTOR_END__ = ABSOLUTE (.))
                [!provide]                        PROVIDE (__DTOR_LIST__ = ABSOLUTE (.))
 *(.dtors)
 *(SORT_BY_NAME(.dtors.*))
                [!provide]                        PROVIDE (__DTOR_END__ = ABSOLUTE (.))
 *(.jcr)
                0x00000000000041dc                . = ALIGN (0x4)

.rodata         0x0000000000000000       0x18 load address 0x00000000000041dc
                0x0000000000000000                PROVIDE (__ram_rodata_start = ABSOLUTE (.))
                0x0000000000000000                . = ALIGN (0x4)
 *(.rodata .rodata.* .gnu.linkonce.r.*)
 .rodata.str1.4
                0x0000000000000000       0x18 obj/default/hello_world_small.o
                                         0x15 (size before relaxing)
 *(.rodata1)
                0x0000000000000018                . = ALIGN (0x4)
                0x0000000000000018                PROVIDE (__ram_rodata_end = ABSOLUTE (.))
                0x00000000000041dc                PROVIDE (__flash_rodata_start = LOADADDR (.rodata))

.rwdata         0x0000000000000018        0x0 load address 0x00000000000041f4
                0x0000000000000018                PROVIDE (__ram_rwdata_start = ABSOLUTE (.))
                0x0000000000000018                . = ALIGN (0x4)
 *(.got.plt)
 *(.got)
 *(.data1)
 *(.data .data.* .gnu.linkonce.d.*)
 .data          0x0000000000000018        0x0 ../tarea1_bsp//obj/HAL/src/crt0.o
 .data          0x0000000000000018        0x0 obj/default/hello_world_small.o
 .data          0x0000000000000018        0x0 ../tarea1_bsp//libhal_bsp.a(alt_load.o)
 .data          0x0000000000000018        0x0 ../tarea1_bsp//libhal_bsp.a(alt_main.o)
 .data          0x0000000000000018        0x0 ../tarea1_bsp//libhal_bsp.a(alt_putstr.o)
 .data          0x0000000000000018        0x0 ../tarea1_bsp//libhal_bsp.a(alt_sys_init.o)
 .data          0x0000000000000018        0x0 ../tarea1_bsp//libhal_bsp.a(alt_dcache_flush_all.o)
 .data          0x0000000000000018        0x0 ../tarea1_bsp//libhal_bsp.a(alt_icache_flush_all.o)
 .data          0x0000000000000018        0x0 ../tarea1_bsp//libhal_bsp.a(altera_nios2_gen2_irq.o)
 .data          0x0000000000000018        0x0 /home/daniel/intelFPGA_lite/20.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/9.2.1/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-strlen.o)
                0x0000000000008018                _gp = ABSOLUTE ((. + 0x8000))
                [!provide]                        PROVIDE (gp = _gp)
 *(.rwdata .rwdata.*)
 *(.sdata .sdata.* .gnu.linkonce.s.*)
 *(.sdata2 .sdata2.* .gnu.linkonce.s2.*)
                0x0000000000000018                . = ALIGN (0x4)
                0x0000000000000018                _edata = ABSOLUTE (.)
                [!provide]                        PROVIDE (edata = ABSOLUTE (.))
                0x0000000000000018                PROVIDE (__ram_rwdata_end = ABSOLUTE (.))
                0x00000000000041f4                PROVIDE (__flash_rwdata_start = LOADADDR (.rwdata))

.bss            0x0000000000000018        0xc load address 0x00000000000041f4
                0x0000000000000018                __bss_start = ABSOLUTE (.)
                [!provide]                        PROVIDE (__sbss_start = ABSOLUTE (.))
                [!provide]                        PROVIDE (___sbss_start = ABSOLUTE (.))
 *(.dynsbss)
 *(.sbss .sbss.* .gnu.linkonce.sb.*)
 .sbss          0x0000000000000018        0xc ../tarea1_bsp//libhal_bsp.a(alt_main.o)
                0x0000000000000018                alt_envp
                0x000000000000001c                alt_argv
                0x0000000000000020                alt_argc
 *(.sbss2 .sbss2.* .gnu.linkonce.sb2.*)
 *(.scommon)
                [!provide]                        PROVIDE (__sbss_end = ABSOLUTE (.))
                [!provide]                        PROVIDE (___sbss_end = ABSOLUTE (.))
 *(.dynbss)
 *(.bss .bss.* .gnu.linkonce.b.*)
 .bss           0x0000000000000024        0x0 ../tarea1_bsp//obj/HAL/src/crt0.o
 .bss           0x0000000000000024        0x0 obj/default/hello_world_small.o
 .bss           0x0000000000000024        0x0 ../tarea1_bsp//libhal_bsp.a(alt_load.o)
 .bss           0x0000000000000024        0x0 ../tarea1_bsp//libhal_bsp.a(alt_main.o)
 .bss           0x0000000000000024        0x0 ../tarea1_bsp//libhal_bsp.a(alt_putstr.o)
 .bss           0x0000000000000024        0x0 ../tarea1_bsp//libhal_bsp.a(alt_sys_init.o)
 .bss           0x0000000000000024        0x0 ../tarea1_bsp//libhal_bsp.a(alt_dcache_flush_all.o)
 .bss           0x0000000000000024        0x0 ../tarea1_bsp//libhal_bsp.a(alt_icache_flush_all.o)
 .bss           0x0000000000000024        0x0 ../tarea1_bsp//libhal_bsp.a(altera_nios2_gen2_irq.o)
 .bss           0x0000000000000024        0x0 /home/daniel/intelFPGA_lite/20.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/9.2.1/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-strlen.o)
 *(COMMON)
                0x0000000000000024                . = ALIGN (0x4)
                0x0000000000000024                __bss_end = ABSOLUTE (.)

.ram_0          0x0000000000000024        0x0 load address 0x00000000000041f4
                [!provide]                        PROVIDE (_alt_partition_ram_0_start = ABSOLUTE (.))
 *(.ram_0 .ram_0. ram_0.*)
                0x0000000000000024                . = ALIGN (0x4)
                [!provide]                        PROVIDE (_alt_partition_ram_0_end = ABSOLUTE (.))
                0x0000000000000024                _end = ABSOLUTE (.)
                0x0000000000000024                end = ABSOLUTE (.)
                0x0000000000000024                __alt_stack_base = ABSOLUTE (.)
                [!provide]                        PROVIDE (_alt_partition_ram_0_load_addr = LOADADDR (.ram_0))

.rom_0          0x00000000000041f4        0x0
                [!provide]                        PROVIDE (_alt_partition_rom_0_start = ABSOLUTE (.))
 *(.rom_0 .rom_0. rom_0.*)
                0x00000000000041f4                . = ALIGN (0x4)
                [!provide]                        PROVIDE (_alt_partition_rom_0_end = ABSOLUTE (.))
                [!provide]                        PROVIDE (_alt_partition_rom_0_load_addr = LOADADDR (.rom_0))

.stab
 *(.stab)

.stabstr
 *(.stabstr)

.stab.excl
 *(.stab.excl)

.stab.exclstr
 *(.stab.exclstr)

.stab.index
 *(.stab.index)

.stab.indexstr
 *(.stab.indexstr)

.comment        0x0000000000000000       0x2c
 *(.comment)
 .comment       0x0000000000000000       0x2c obj/default/hello_world_small.o
                                         0x2d (size before relaxing)
 .comment       0x000000000000002c       0x2d ../tarea1_bsp//libhal_bsp.a(alt_load.o)
 .comment       0x000000000000002c       0x2d ../tarea1_bsp//libhal_bsp.a(alt_main.o)
 .comment       0x000000000000002c       0x2d ../tarea1_bsp//libhal_bsp.a(alt_putstr.o)
 .comment       0x000000000000002c       0x2d ../tarea1_bsp//libhal_bsp.a(alt_sys_init.o)
 .comment       0x000000000000002c       0x2d ../tarea1_bsp//libhal_bsp.a(alt_dcache_flush_all.o)
 .comment       0x000000000000002c       0x2d ../tarea1_bsp//libhal_bsp.a(alt_icache_flush_all.o)
 .comment       0x000000000000002c       0x2d ../tarea1_bsp//libhal_bsp.a(altera_nios2_gen2_irq.o)
 .comment       0x000000000000002c       0x2d /home/daniel/intelFPGA_lite/20.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/9.2.1/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-strlen.o)

.debug
 *(.debug)

.line
 *(.line)

.debug_srcinfo
 *(.debug_srcinfo)

.debug_sfnames
 *(.debug_sfnames)

.debug_aranges  0x0000000000000000      0x148
 *(.debug_aranges)
 .debug_aranges
                0x0000000000000000       0x28 ../tarea1_bsp//obj/HAL/src/crt0.o
 .debug_aranges
                0x0000000000000028       0x20 obj/default/hello_world_small.o
 .debug_aranges
                0x0000000000000048       0x20 ../tarea1_bsp//libhal_bsp.a(alt_load.o)
 .debug_aranges
                0x0000000000000068       0x20 ../tarea1_bsp//libhal_bsp.a(alt_main.o)
 .debug_aranges
                0x0000000000000088       0x20 ../tarea1_bsp//libhal_bsp.a(alt_putstr.o)
 .debug_aranges
                0x00000000000000a8       0x20 ../tarea1_bsp//libhal_bsp.a(alt_sys_init.o)
 .debug_aranges
                0x00000000000000c8       0x20 ../tarea1_bsp//libhal_bsp.a(alt_dcache_flush_all.o)
 .debug_aranges
                0x00000000000000e8       0x20 ../tarea1_bsp//libhal_bsp.a(alt_icache_flush_all.o)
 .debug_aranges
                0x0000000000000108       0x20 ../tarea1_bsp//libhal_bsp.a(altera_nios2_gen2_irq.o)
 .debug_aranges
                0x0000000000000128       0x20 /home/daniel/intelFPGA_lite/20.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/9.2.1/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-strlen.o)

.debug_pubnames
 *(.debug_pubnames)

.debug_info     0x0000000000000000     0x4fd9
 *(.debug_info .gnu.linkonce.wi.*)
 .debug_info    0x0000000000000000       0x22 ../tarea1_bsp//obj/HAL/src/crt0.o
 .debug_info    0x0000000000000022       0x67 obj/default/hello_world_small.o
 .debug_info    0x0000000000000089      0xaed ../tarea1_bsp//libhal_bsp.a(alt_load.o)
 .debug_info    0x0000000000000b76      0xeb0 ../tarea1_bsp//libhal_bsp.a(alt_main.o)
 .debug_info    0x0000000000001a26      0x9c3 ../tarea1_bsp//libhal_bsp.a(alt_putstr.o)
 .debug_info    0x00000000000023e9      0x9ea ../tarea1_bsp//libhal_bsp.a(alt_sys_init.o)
 .debug_info    0x0000000000002dd3      0x934 ../tarea1_bsp//libhal_bsp.a(alt_dcache_flush_all.o)
 .debug_info    0x0000000000003707      0x934 ../tarea1_bsp//libhal_bsp.a(alt_icache_flush_all.o)
 .debug_info    0x000000000000403b      0x955 ../tarea1_bsp//libhal_bsp.a(altera_nios2_gen2_irq.o)
 .debug_info    0x0000000000004990      0x649 /home/daniel/intelFPGA_lite/20.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/9.2.1/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-strlen.o)

.debug_abbrev   0x0000000000000000     0x1135
 *(.debug_abbrev)
 .debug_abbrev  0x0000000000000000       0x12 ../tarea1_bsp//obj/HAL/src/crt0.o
 .debug_abbrev  0x0000000000000012       0x65 obj/default/hello_world_small.o
 .debug_abbrev  0x0000000000000077      0x277 ../tarea1_bsp//libhal_bsp.a(alt_load.o)
 .debug_abbrev  0x00000000000002ee      0x252 ../tarea1_bsp//libhal_bsp.a(alt_main.o)
 .debug_abbrev  0x0000000000000540      0x249 ../tarea1_bsp//libhal_bsp.a(alt_putstr.o)
 .debug_abbrev  0x0000000000000789      0x25f ../tarea1_bsp//libhal_bsp.a(alt_sys_init.o)
 .debug_abbrev  0x00000000000009e8      0x1e0 ../tarea1_bsp//libhal_bsp.a(alt_dcache_flush_all.o)
 .debug_abbrev  0x0000000000000bc8      0x1e0 ../tarea1_bsp//libhal_bsp.a(alt_icache_flush_all.o)
 .debug_abbrev  0x0000000000000da8      0x1e5 ../tarea1_bsp//libhal_bsp.a(altera_nios2_gen2_irq.o)
 .debug_abbrev  0x0000000000000f8d      0x1a8 /home/daniel/intelFPGA_lite/20.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/9.2.1/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-strlen.o)

.debug_line     0x0000000000000000     0x1110
 *(.debug_line)
 .debug_line    0x0000000000000000       0x66 ../tarea1_bsp//obj/HAL/src/crt0.o
 .debug_line    0x0000000000000066       0x94 obj/default/hello_world_small.o
 .debug_line    0x00000000000000fa      0x288 ../tarea1_bsp//libhal_bsp.a(alt_load.o)
 .debug_line    0x0000000000000382      0x345 ../tarea1_bsp//libhal_bsp.a(alt_main.o)
 .debug_line    0x00000000000006c7      0x1bd ../tarea1_bsp//libhal_bsp.a(alt_putstr.o)
 .debug_line    0x0000000000000884      0x1e4 ../tarea1_bsp//libhal_bsp.a(alt_sys_init.o)
 .debug_line    0x0000000000000a68      0x1ac ../tarea1_bsp//libhal_bsp.a(alt_dcache_flush_all.o)
 .debug_line    0x0000000000000c14      0x1aa ../tarea1_bsp//libhal_bsp.a(alt_icache_flush_all.o)
 .debug_line    0x0000000000000dbe      0x158 ../tarea1_bsp//libhal_bsp.a(altera_nios2_gen2_irq.o)
 .debug_line    0x0000000000000f16      0x1fa /home/daniel/intelFPGA_lite/20.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/9.2.1/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-strlen.o)

.debug_frame    0x0000000000000000      0x170
 *(.debug_frame)
 .debug_frame   0x0000000000000000       0x28 obj/default/hello_world_small.o
 .debug_frame   0x0000000000000028       0x30 ../tarea1_bsp//libhal_bsp.a(alt_load.o)
 .debug_frame   0x0000000000000058       0x2c ../tarea1_bsp//libhal_bsp.a(alt_main.o)
 .debug_frame   0x0000000000000084       0x30 ../tarea1_bsp//libhal_bsp.a(alt_putstr.o)
 .debug_frame   0x00000000000000b4       0x3c ../tarea1_bsp//libhal_bsp.a(alt_sys_init.o)
 .debug_frame   0x00000000000000f0       0x20 ../tarea1_bsp//libhal_bsp.a(alt_dcache_flush_all.o)
 .debug_frame   0x0000000000000110       0x20 ../tarea1_bsp//libhal_bsp.a(alt_icache_flush_all.o)
 .debug_frame   0x0000000000000130       0x20 ../tarea1_bsp//libhal_bsp.a(altera_nios2_gen2_irq.o)
 .debug_frame   0x0000000000000150       0x20 /home/daniel/intelFPGA_lite/20.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/9.2.1/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-strlen.o)

.debug_str      0x0000000000000000      0xb23
 *(.debug_str)
 .debug_str     0x0000000000000000       0x4e ../tarea1_bsp//obj/HAL/src/crt0.o
 .debug_str     0x000000000000004e       0x9d obj/default/hello_world_small.o
                                         0xa2 (size before relaxing)
 .debug_str     0x00000000000000eb      0x510 ../tarea1_bsp//libhal_bsp.a(alt_load.o)
                                        0x61b (size before relaxing)
 .debug_str     0x00000000000005fb      0x25b ../tarea1_bsp//libhal_bsp.a(alt_main.o)
                                        0x7cd (size before relaxing)
 .debug_str     0x0000000000000856       0x5b ../tarea1_bsp//libhal_bsp.a(alt_putstr.o)
                                        0x55c (size before relaxing)
 .debug_str     0x00000000000008b1       0x8f ../tarea1_bsp//libhal_bsp.a(alt_sys_init.o)
                                        0x5c3 (size before relaxing)
 .debug_str     0x0000000000000940       0x1f ../tarea1_bsp//libhal_bsp.a(alt_dcache_flush_all.o)
                                        0x534 (size before relaxing)
 .debug_str     0x000000000000095f       0x1f ../tarea1_bsp//libhal_bsp.a(alt_icache_flush_all.o)
                                        0x534 (size before relaxing)
 .debug_str     0x000000000000097e       0x20 ../tarea1_bsp//libhal_bsp.a(altera_nios2_gen2_irq.o)
                                        0x548 (size before relaxing)
 .debug_str     0x000000000000099e      0x185 /home/daniel/intelFPGA_lite/20.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/9.2.1/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-strlen.o)
                                        0x4d2 (size before relaxing)

.debug_loc      0x0000000000000000      0x10e
 *(.debug_loc)
 .debug_loc     0x0000000000000000       0x66 ../tarea1_bsp//libhal_bsp.a(alt_load.o)
 .debug_loc     0x0000000000000066       0x3f ../tarea1_bsp//libhal_bsp.a(alt_putstr.o)
 .debug_loc     0x00000000000000a5       0x25 ../tarea1_bsp//libhal_bsp.a(alt_sys_init.o)
 .debug_loc     0x00000000000000ca       0x44 /home/daniel/intelFPGA_lite/20.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/9.2.1/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-strlen.o)

.debug_macinfo
 *(.debug_macinfo)

.debug_weaknames
 *(.debug_weaknames)

.debug_funcnames
 *(.debug_funcnames)

.debug_typenames
 *(.debug_typenames)

.debug_varnames
 *(.debug_varnames)

.debug_alt_sim_info
                0x0000000000000000       0x10
 *(.debug_alt_sim_info)
 .debug_alt_sim_info
                0x0000000000000000       0x10 ../tarea1_bsp//obj/HAL/src/crt0.o
                0x0000000000004000                __alt_data_end = 0x4000
                0x0000000000004000                PROVIDE (__alt_stack_pointer = __alt_data_end)
                [!provide]                        PROVIDE (__alt_stack_limit = __alt_stack_base)
                [!provide]                        PROVIDE (__alt_heap_start = end)
                [!provide]                        PROVIDE (__alt_heap_limit = 0x4000)
OUTPUT(tarea1.elf elf32-littlenios2)

.debug_ranges   0x0000000000000000       0xe0
 .debug_ranges  0x0000000000000000       0x20 ../tarea1_bsp//obj/HAL/src/crt0.o
 .debug_ranges  0x0000000000000020       0x10 obj/default/hello_world_small.o
 .debug_ranges  0x0000000000000030       0xa0 ../tarea1_bsp//libhal_bsp.a(alt_load.o)
 .debug_ranges  0x00000000000000d0       0x10 /home/daniel/intelFPGA_lite/20.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/9.2.1/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-strlen.o)
