# Single cylce mips using Verilog
 Single cylce Architecture of mips using verilog
