Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Mar 12 21:02:49 2018
| Host         : DESKTOP-811DBF0 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |     6 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              22 |            7 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              13 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+---------------+--------------------------+------------------+----------------+
|  Clock Signal  | Enable Signal |     Set/Reset Signal     | Slice Load Count | Bel Load Count |
+----------------+---------------+--------------------------+------------------+----------------+
|  clk_IBUF_BUFG |               |                          |                4 |              7 |
|  clk_IBUF_BUFG |               | audio/pwm_cnt[7]_i_1_n_0 |                3 |              8 |
|  clk_IBUF_BUFG | audio/clear   | audio/add[12]_i_1_n_0    |                4 |             13 |
|  clk_IBUF_BUFG |               | audio/clear              |                4 |             14 |
+----------------+---------------+--------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 7      |                     1 |
| 8      |                     1 |
| 13     |                     1 |
| 14     |                     1 |
+--------+-----------------------+


