#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001ee74282f40 .scope module, "clock" "clock" 2 86;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out";
v000001ee742b1080_0 .var "dog", 0 0;
v000001ee742b1580_0 .var "out", 0 0;
S_000001ee74284990 .scope module, "ext_clock" "ext_clock" 3 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 1 "ext_clk";
P_000001ee7429e4b0 .param/l "CYCLES" 0 3 7, +C4<00000000000000000000000000000100>;
o000001ee742f0118 .functor BUFZ 1, C4<z>; HiZ drive
v000001ee742b0ea0_0 .net "clock", 0 0, o000001ee742f0118;  0 drivers
v000001ee742b0cc0_0 .var "count", 3 0;
o000001ee742f0178 .functor BUFZ 1, C4<z>; HiZ drive
v000001ee742b1940_0 .net "enable", 0 0, o000001ee742f0178;  0 drivers
v000001ee742b0c20_0 .var "ext_clk", 0 0;
o000001ee742f01d8 .functor BUFZ 1, C4<z>; HiZ drive
v000001ee742b0d60_0 .net "reset", 0 0, o000001ee742f01d8;  0 drivers
E_000001ee7429e0b0 .event posedge, v000001ee742b0d60_0, v000001ee742b0ea0_0;
S_000001ee7425a8e0 .scope module, "testbench" "testbench" 2 3;
 .timescale -9 -12;
P_000001ee7429def0 .param/l "TIME" 1 2 38, +C4<00000000000000000001000011110100>;
L_000001ee742993c0 .functor BUFZ 1, v000001ee74343a70_0, C4<0>, C4<0>, C4<0>;
L_000001ee742994a0 .functor BUFZ 1, v000001ee74342530_0, C4<0>, C4<0>, C4<0>;
L_000001ee74299580 .functor BUFZ 24, L_000001ee743445e0, C4<000000000000000000000000>, C4<000000000000000000000000>, C4<000000000000000000000000>;
L_000001ee742995f0 .functor BUFZ 24, L_000001ee743a2f80, C4<000000000000000000000000>, C4<000000000000000000000000>, C4<000000000000000000000000>;
L_000001ee74299970 .functor BUFZ 9, v000001ee74340700_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_000001ee742996d0 .functor BUFZ 4, v000001ee743416a0_0, C4<0000>, C4<0000>, C4<0000>;
L_000001ee74299740 .functor BUFZ 4, v000001ee74341c40_0, C4<0000>, C4<0000>, C4<0000>;
L_000001ee742997b0 .functor BUFZ 16, v000001ee742b1120_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001ee74299820 .functor BUFZ 8, v000001ee74343bb0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001ee74298b70 .functor BUFZ 8, v000001ee74342d50_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001ee74299890 .functor BUFZ 3, v000001ee74342b70_0, C4<000>, C4<000>, C4<000>;
L_000001ee74298da0 .functor BUFZ 8, v000001ee74340fc0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001ee74288750 .functor BUFZ 3, v000001ee743407a0_0, C4<000>, C4<000>, C4<000>;
L_000001ee74288360 .functor BUFZ 16, v000001ee74342000_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001ee74288210 .functor BUFZ 16, v000001ee743417e0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001ee74298c50 .functor BUFZ 16, v000001ee74340de0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001ee742673d0 .functor BUFZ 1, v000001ee743402a0_0, C4<0>, C4<0>, C4<0>;
L_000001ee742bd660 .functor BUFZ 8, v000001ee74343d90_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001ee742bd6d0 .functor BUFZ 1, v000001ee74343c50_0, C4<0>, C4<0>, C4<0>;
v000001ee743444a0_0 .net "DX_DDDlength", 8 0, L_000001ee74299970;  1 drivers
v000001ee743442c0_0 .net "DX_DDDlengthlimit", 3 0, L_000001ee742996d0;  1 drivers
v000001ee743458a0_0 .net "DX_DDDlengthnoncopy", 8 0, L_000001ee743a3de0;  1 drivers
v000001ee74344e00_0 .net "DX_HIGHEST", 15 0, L_000001ee74288210;  1 drivers
v000001ee743449a0_0 .net "DX_HITOUT", 15 0, L_000001ee74298c50;  1 drivers
v000001ee74345120_0 .net "DX_LOWEST", 15 0, L_000001ee74288360;  1 drivers
v000001ee74345b20_0 .net "DX_execstate", 3 0, L_000001ee74299740;  1 drivers
v000001ee74344ea0_0 .net "DX_flashout", 0 0, L_000001ee742673d0;  1 drivers
v000001ee74345bc0_0 .net "DX_quot", 15 0, L_000001ee742997b0;  1 drivers
v000001ee74344860_0 .net "RDX_InfoPulse", 7 0, L_000001ee742bd660;  1 drivers
v000001ee74345c60_0 .net "RDX_MEMA", 7 0, L_000001ee74299820;  1 drivers
v000001ee74344f40_0 .net "RDX_MEMB", 7 0, L_000001ee74298b70;  1 drivers
v000001ee74345580_0 .net "RDX_count", 2 0, L_000001ee74288750;  1 drivers
v000001ee74345d00_0 .net "RDX_full_clock", 0 0, L_000001ee742994a0;  1 drivers
v000001ee74345da0_0 .net "RDX_half_clock", 0 0, L_000001ee742993c0;  1 drivers
v000001ee74344fe0_0 .net "RDX_infotime", 0 0, L_000001ee742bd6d0;  1 drivers
v000001ee74344680_0 .net "RDX_shiftSTORE", 7 0, L_000001ee74298da0;  1 drivers
v000001ee74344360_0 .net "RDX_state", 2 0, L_000001ee74299890;  1 drivers
v000001ee74344180_0 .net "TXD_write", 0 0, v000001ee74343ed0_0;  1 drivers
L_000001ee74346580 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ee74344400_0 .net *"_ivl_13", 0 0, L_000001ee74346580;  1 drivers
v000001ee743451c0_0 .net "clk", 0 0, v000001ee74345080_0;  1 drivers
v000001ee74344540_0 .net "connect", 0 0, v000001ee74344900_0;  1 drivers
v000001ee74345260_0 .net "mult1", 23 0, L_000001ee74299580;  1 drivers
v000001ee74345300_0 .net "mult2", 23 0, L_000001ee742995f0;  1 drivers
v000001ee743453a0_0 .var "reset", 0 0;
L_000001ee743a3de0 .concat [ 8 1 0 0], v000001ee74340f20_0, L_000001ee74346580;
S_000001ee7425aa70 .scope module, "T" "topModule" 2 47, 4 10 0, S_000001ee7425a8e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "receiveData";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "transmitData";
v000001ee74344010_0 .net "DX_HIGHEST", 15 0, v000001ee743417e0_0;  1 drivers
v000001ee74342170_0 .net "DX_HITOUT", 15 0, v000001ee74340de0_0;  1 drivers
v000001ee74342210_0 .net "DX_LOWEST", 15 0, v000001ee74342000_0;  1 drivers
v000001ee743422b0_0 .net "DX_flashout", 0 0, v000001ee743402a0_0;  1 drivers
v000001ee743423f0_0 .net "RDX_InfoPulse", 7 0, v000001ee74343d90_0;  1 drivers
v000001ee74342670_0 .net "RDX_infotime", 0 0, v000001ee74343c50_0;  1 drivers
v000001ee74342710_0 .net "clk", 0 0, v000001ee74345080_0;  alias, 1 drivers
v000001ee74345800_0 .net "receiveData", 0 0, v000001ee74344900_0;  alias, 1 drivers
v000001ee74345940_0 .net "reset", 0 0, v000001ee743453a0_0;  1 drivers
v000001ee74345620_0 .net "transmitData", 0 0, v000001ee74343ed0_0;  alias, 1 drivers
L_000001ee743a3ac0 .concat [ 16 16 16 0], v000001ee74340de0_0, v000001ee743417e0_0, v000001ee74342000_0;
S_000001ee7425e8c0 .scope module, "D0" "distanceProcess" 4 28, 5 4 0, S_000001ee7425aa70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 8 "datain";
    .port_info 2 /INPUT 1 "flashin";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 16 "lowest";
    .port_info 5 /OUTPUT 16 "highest";
    .port_info 6 /OUTPUT 16 "hitvector";
    .port_info 7 /OUTPUT 1 "flashout";
P_000001ee7425ea50 .param/l "DATA" 1 5 48, C4<0111>;
P_000001ee7425ea88 .param/l "DIST" 1 5 52, C4<1011>;
P_000001ee7425eac0 .param/l "DIVD" 1 5 51, C4<1010>;
P_000001ee7425eaf8 .param/l "FSA1" 1 5 44, C4<0010>;
P_000001ee7425eb30 .param/l "FSA2" 1 5 45, C4<0011>;
P_000001ee7425eb68 .param/l "HIGA" 1 5 50, C4<1001>;
P_000001ee7425eba0 .param/l "IDLE" 1 5 42, C4<0000>;
P_000001ee7425ebd8 .param/l "LOWA" 1 5 49, C4<1000>;
P_000001ee7425ec10 .param/l "LSA1" 1 5 46, C4<0100>;
P_000001ee7425ec48 .param/l "LSA2" 1 5 47, C4<0101>;
P_000001ee7425ec80 .param/l "L_IN" 1 5 43, C4<0001>;
v000001ee742b1620_0 .var "FSA", 15 0;
v000001ee742b1260_0 .var "LSA", 15 0;
v000001ee742b19e0_0 .net *"_ivl_0", 23 0, L_000001ee743454e0;  1 drivers
L_000001ee743461d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ee742b00e0_0 .net *"_ivl_11", 15 0, L_000001ee743461d8;  1 drivers
v000001ee742b1440_0 .net *"_ivl_12", 23 0, L_000001ee74344ae0;  1 drivers
L_000001ee74346220 .functor BUFT 1, C4<000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ee742b09a0_0 .net/2u *"_ivl_14", 23 0, L_000001ee74346220;  1 drivers
v000001ee742b0a40_0 .net *"_ivl_16", 23 0, L_000001ee74345760;  1 drivers
v000001ee742b1b20_0 .net *"_ivl_19", 23 0, L_000001ee74345e40;  1 drivers
v000001ee742b1c60_0 .net *"_ivl_20", 23 0, L_000001ee74345ee0;  1 drivers
L_000001ee74346268 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001ee742b16c0_0 .net *"_ivl_23", 7 0, L_000001ee74346268;  1 drivers
v000001ee742b0ae0_0 .net *"_ivl_24", 23 0, L_000001ee74344a40;  1 drivers
L_000001ee743462b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ee742b1800_0 .net *"_ivl_27", 15 0, L_000001ee743462b0;  1 drivers
v000001ee742b1da0_0 .net *"_ivl_29", 23 0, L_000001ee74346020;  1 drivers
L_000001ee74346148 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001ee742aff00_0 .net *"_ivl_3", 7 0, L_000001ee74346148;  1 drivers
v000001ee742affa0_0 .net *"_ivl_32", 23 0, L_000001ee74344220;  1 drivers
L_000001ee743462f8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001ee742b0180_0 .net *"_ivl_35", 7 0, L_000001ee743462f8;  1 drivers
v000001ee742b0220_0 .net *"_ivl_36", 23 0, L_000001ee74344720;  1 drivers
L_000001ee74346340 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ee742b02c0_0 .net *"_ivl_39", 15 0, L_000001ee74346340;  1 drivers
v000001ee742b0360_0 .net *"_ivl_4", 23 0, L_000001ee743456c0;  1 drivers
v000001ee742928b0_0 .net *"_ivl_40", 23 0, L_000001ee743447c0;  1 drivers
L_000001ee74346388 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ee742926d0_0 .net *"_ivl_43", 15 0, L_000001ee74346388;  1 drivers
v000001ee74291c30_0 .net *"_ivl_44", 23 0, L_000001ee74344b80;  1 drivers
L_000001ee743463d0 .functor BUFT 1, C4<000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ee74291f50_0 .net/2u *"_ivl_46", 23 0, L_000001ee743463d0;  1 drivers
v000001ee74292450_0 .net *"_ivl_48", 23 0, L_000001ee74344d60;  1 drivers
v000001ee742921d0_0 .net *"_ivl_51", 23 0, L_000001ee743a2620;  1 drivers
v000001ee743411a0_0 .net *"_ivl_52", 23 0, L_000001ee743a2b20;  1 drivers
L_000001ee74346418 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001ee74340200_0 .net *"_ivl_55", 7 0, L_000001ee74346418;  1 drivers
v000001ee743412e0_0 .net *"_ivl_56", 23 0, L_000001ee743a2760;  1 drivers
L_000001ee74346460 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ee74341d80_0 .net *"_ivl_59", 15 0, L_000001ee74346460;  1 drivers
v000001ee74340d40_0 .net *"_ivl_61", 23 0, L_000001ee743a3d40;  1 drivers
L_000001ee743464a8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v000001ee74341740_0 .net/2u *"_ivl_64", 7 0, L_000001ee743464a8;  1 drivers
L_000001ee743464f0 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v000001ee74340b60_0 .net/2u *"_ivl_68", 7 0, L_000001ee743464f0;  1 drivers
L_000001ee74346190 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ee74340ca0_0 .net *"_ivl_7", 15 0, L_000001ee74346190;  1 drivers
v000001ee743403e0_0 .net *"_ivl_8", 23 0, L_000001ee74345f80;  1 drivers
v000001ee74341100_0 .net "clock", 0 0, v000001ee74345080_0;  alias, 1 drivers
v000001ee743419c0_0 .var "counter", 7 0;
v000001ee74341060 .array "data", 0 255, 15 0;
v000001ee74341ba0_0 .net "datain", 7 0, v000001ee74343d90_0;  alias, 1 drivers
v000001ee74340e80_0 .var "datastate", 8 0;
v000001ee74341e20_0 .net "div_res1", 0 0, v000001ee742b0fe0_0;  1 drivers
v000001ee74340160_0 .net "div_res2", 0 0, v000001ee742b0040_0;  1 drivers
v000001ee74341c40_0 .var "execstate", 3 0;
v000001ee74341ec0_0 .net "flashin", 0 0, v000001ee74343c50_0;  alias, 1 drivers
v000001ee743402a0_0 .var "flashout", 0 0;
v000001ee743417e0_0 .var "highest", 15 0;
v000001ee743414c0_0 .net "highest_out", 15 0, v000001ee742b0b80_0;  1 drivers
v000001ee74341ce0_0 .var "highestcount", 7 0;
v000001ee74340de0_0 .var "hitvector", 15 0;
v000001ee74341560_0 .var/i "i", 31 0;
v000001ee74341f60_0 .var "ignore_adress", 2 0;
v000001ee74340f20_0 .var "length", 7 0;
v000001ee74340700_0 .var "lengthcopy", 8 0;
v000001ee74342000_0 .var "lowest", 15 0;
v000001ee74340ac0_0 .net "lowest_out", 15 0, v000001ee742b1120_0;  1 drivers
v000001ee74340340_0 .var "lowestcount", 7 0;
v000001ee74340980_0 .net "multipliedval1", 23 0, L_000001ee743445e0;  1 drivers
v000001ee74341380_0 .net "multipliedval2", 23 0, L_000001ee743a2f80;  1 drivers
v000001ee74340480_0 .net "reset", 0 0, v000001ee743453a0_0;  alias, 1 drivers
v000001ee74340520_0 .var "trig_div", 0 0;
v000001ee743416a0_0 .var "trimmed_length", 3 0;
L_000001ee743454e0 .concat [ 16 8 0 0], v000001ee742b1620_0, L_000001ee74346148;
L_000001ee743456c0 .concat [ 8 16 0 0], v000001ee74340f20_0, L_000001ee74346190;
L_000001ee74345f80 .concat [ 8 16 0 0], v000001ee74340340_0, L_000001ee743461d8;
L_000001ee74344ae0 .arith/sub 24, L_000001ee743456c0, L_000001ee74345f80;
L_000001ee74345760 .arith/sub 24, L_000001ee74344ae0, L_000001ee74346220;
L_000001ee74345e40 .arith/mult 24, L_000001ee743454e0, L_000001ee74345760;
L_000001ee74345ee0 .concat [ 16 8 0 0], v000001ee742b1260_0, L_000001ee74346268;
L_000001ee74344a40 .concat [ 8 16 0 0], v000001ee74340340_0, L_000001ee743462b0;
L_000001ee74346020 .arith/mult 24, L_000001ee74345ee0, L_000001ee74344a40;
L_000001ee743445e0 .arith/sum 24, L_000001ee74345e40, L_000001ee74346020;
L_000001ee74344220 .concat [ 16 8 0 0], v000001ee742b1620_0, L_000001ee743462f8;
L_000001ee74344720 .concat [ 8 16 0 0], v000001ee74340f20_0, L_000001ee74346340;
L_000001ee743447c0 .concat [ 8 16 0 0], v000001ee74341ce0_0, L_000001ee74346388;
L_000001ee74344b80 .arith/sub 24, L_000001ee74344720, L_000001ee743447c0;
L_000001ee74344d60 .arith/sub 24, L_000001ee74344b80, L_000001ee743463d0;
L_000001ee743a2620 .arith/mult 24, L_000001ee74344220, L_000001ee74344d60;
L_000001ee743a2b20 .concat [ 16 8 0 0], v000001ee742b1260_0, L_000001ee74346418;
L_000001ee743a2760 .concat [ 8 16 0 0], v000001ee74341ce0_0, L_000001ee74346460;
L_000001ee743a3d40 .arith/mult 24, L_000001ee743a2b20, L_000001ee743a2760;
L_000001ee743a2f80 .arith/sum 24, L_000001ee743a2620, L_000001ee743a3d40;
L_000001ee743a26c0 .arith/sub 8, v000001ee74340f20_0, L_000001ee743464a8;
L_000001ee743a3840 .arith/sub 8, v000001ee74340f20_0, L_000001ee743464f0;
S_000001ee7420f590 .scope module, "divider1" "div" 5 37, 6 2 0, S_000001ee7425e8c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 24 "big";
    .port_info 1 /INPUT 8 "smal";
    .port_info 2 /INPUT 1 "flash_inp";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "reset";
    .port_info 5 /OUTPUT 16 "lessbig";
    .port_info 6 /OUTPUT 1 "flash";
P_000001ee7426a190 .param/l "FLAG" 1 6 10, C4<010>;
P_000001ee7426a1c8 .param/l "IDLE" 1 6 10, C4<000>;
P_000001ee7426a200 .param/l "IVAL" 1 6 10, C4<001>;
v000001ee742b11c0_0 .net "big", 23 0, L_000001ee743445e0;  alias, 1 drivers
v000001ee742b0e00_0 .var "biginp", 23 0;
v000001ee742b0860_0 .net "clk", 0 0, v000001ee74345080_0;  alias, 1 drivers
v000001ee742b0f40_0 .var "counter", 3 0;
v000001ee742b0fe0_0 .var "flash", 0 0;
v000001ee742b0540_0 .net "flash_inp", 0 0, v000001ee74340520_0;  1 drivers
v000001ee742b1120_0 .var "lessbig", 15 0;
v000001ee742b0900_0 .net "reset", 0 0, v000001ee743453a0_0;  alias, 1 drivers
v000001ee742b1760_0 .net "smal", 7 0, L_000001ee743a26c0;  1 drivers
v000001ee742b0680_0 .var "smallinp", 7 0;
v000001ee742b13a0_0 .var "state", 2 0;
E_000001ee7429e1b0 .event posedge, v000001ee742b0860_0;
S_000001ee7420f720 .scope module, "divider2" "div" 5 38, 6 2 0, S_000001ee7425e8c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 24 "big";
    .port_info 1 /INPUT 8 "smal";
    .port_info 2 /INPUT 1 "flash_inp";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "reset";
    .port_info 5 /OUTPUT 16 "lessbig";
    .port_info 6 /OUTPUT 1 "flash";
P_000001ee7426a0e0 .param/l "FLAG" 1 6 10, C4<010>;
P_000001ee7426a118 .param/l "IDLE" 1 6 10, C4<000>;
P_000001ee7426a150 .param/l "IVAL" 1 6 10, C4<001>;
v000001ee742b18a0_0 .net "big", 23 0, L_000001ee743a2f80;  alias, 1 drivers
v000001ee742b0720_0 .var "biginp", 23 0;
v000001ee742b1d00_0 .net "clk", 0 0, v000001ee74345080_0;  alias, 1 drivers
v000001ee742b05e0_0 .var "counter", 3 0;
v000001ee742b0040_0 .var "flash", 0 0;
v000001ee742b04a0_0 .net "flash_inp", 0 0, v000001ee74340520_0;  alias, 1 drivers
v000001ee742b0b80_0 .var "lessbig", 15 0;
v000001ee742b1300_0 .net "reset", 0 0, v000001ee743453a0_0;  alias, 1 drivers
v000001ee742b1a80_0 .net "smal", 7 0, L_000001ee743a3840;  1 drivers
v000001ee742b1bc0_0 .var "smallinp", 7 0;
v000001ee742b0400_0 .var "state", 2 0;
S_000001ee7420a9c0 .scope module, "R0" "RxD" 4 22, 7 2 0, S_000001ee7425aa70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "stream";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 8 "outstream";
    .port_info 4 /OUTPUT 1 "infodump";
L_000001ee74299270 .functor NOT 1, v000001ee74342cb0_0, C4<0>, C4<0>, C4<0>;
v000001ee74343bb0_0 .var "MEMA", 7 0;
v000001ee74342d50_0 .var "MEMB", 7 0;
v000001ee74342a30_0 .net "buffer_out", 7 0, v000001ee74340fc0_0;  1 drivers
v000001ee74342f30_0 .net "clock", 0 0, v000001ee74345080_0;  alias, 1 drivers
v000001ee74342ad0_0 .net "clock_out", 0 0, v000001ee74340840_0;  1 drivers
v000001ee74342cb0_0 .var "clock_trig", 0 0;
v000001ee74343110_0 .net "half_done", 0 0, v000001ee74343a70_0;  1 drivers
v000001ee743428f0_0 .var "info_pulse", 0 0;
v000001ee74343c50_0 .var "infodump", 0 0;
v000001ee74343d90_0 .var "outstream", 7 0;
v000001ee74342990_0 .net "reset", 0 0, v000001ee743453a0_0;  alias, 1 drivers
v000001ee74342b70_0 .var "state", 2 0;
v000001ee74342c10_0 .net "stream", 0 0, v000001ee74344900_0;  alias, 1 drivers
v000001ee74343570_0 .var "trig_clock", 0 0;
v000001ee743434d0_0 .var "trig_half", 0 0;
v000001ee743436b0_0 .net "uart_clock_out", 0 0, v000001ee74342530_0;  1 drivers
S_000001ee74238180 .scope module, "BC" "counter" 7 26, 8 22 0, S_000001ee7420a9c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "trueclk";
    .port_info 2 /INPUT 1 "trigger";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 1 "trig";
P_000001ee7429e9f0 .param/l "size" 0 8 22, +C4<00000000000000000000000000000011>;
L_000001ee742992e0 .functor AND 1, v000001ee74345080_0, v000001ee743453a0_0, C4<1>, C4<1>;
v000001ee74341880_0 .net *"_ivl_2", 0 0, L_000001ee742992e0;  1 drivers
v000001ee743405c0_0 .net "clk", 0 0, v000001ee74342530_0;  alias, 1 drivers
v000001ee74341240_0 .net "reset", 0 0, v000001ee743453a0_0;  alias, 1 drivers
v000001ee743407a0_0 .var "store", 2 0;
v000001ee74340840_0 .var "trig", 0 0;
v000001ee74341600_0 .net "trigger", 0 0, v000001ee74342cb0_0;  1 drivers
v000001ee74340a20_0 .net "trueclk", 0 0, v000001ee74345080_0;  alias, 1 drivers
E_000001ee7429eb70 .event posedge, v000001ee743405c0_0;
E_000001ee7429e530 .event posedge, L_000001ee742992e0;
S_000001ee74238310 .scope module, "buffer" "shiftreg" 7 25, 8 1 0, S_000001ee7420a9c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "stream";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "trueclk";
    .port_info 3 /INPUT 1 "latch";
    .port_info 4 /INPUT 1 "reset";
    .port_info 5 /OUTPUT 8 "out";
P_000001ee7429e130 .param/l "MSB" 0 8 1, +C4<00000000000000000000000000001000>;
L_000001ee74298d30 .functor AND 1, v000001ee74345080_0, v000001ee743453a0_0, C4<1>, C4<1>;
v000001ee74340660_0 .net *"_ivl_2", 0 0, L_000001ee74298d30;  1 drivers
v000001ee743408e0_0 .net "clk", 0 0, v000001ee74342530_0;  alias, 1 drivers
v000001ee74340c00_0 .net "latch", 0 0, L_000001ee74299270;  1 drivers
v000001ee74340fc0_0 .var "out", 7 0;
v000001ee74341420_0 .net "reset", 0 0, v000001ee743453a0_0;  alias, 1 drivers
v000001ee74341920_0 .net "stream", 0 0, v000001ee74344900_0;  alias, 1 drivers
v000001ee74341a60_0 .net "trueclk", 0 0, v000001ee74345080_0;  alias, 1 drivers
E_000001ee7429ec70 .event posedge, L_000001ee74298d30;
S_000001ee7423f6d0 .scope module, "halfclock" "timed_pulse" 7 23, 3 52 0, S_000001ee7420a9c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 1 "timed_pulse";
P_000001ee7429e830 .param/l "CYCLE" 0 3 58, +C4<0000000000000000000000000000000000000000000000000000010100010110>;
v000001ee74341b00_0 .net "clock", 0 0, v000001ee74345080_0;  alias, 1 drivers
v000001ee74342df0_0 .var "count", 23 0;
v000001ee74343b10_0 .net "enable", 0 0, v000001ee743434d0_0;  1 drivers
v000001ee74343430_0 .net "reset", 0 0, v000001ee743453a0_0;  alias, 1 drivers
v000001ee74342850_0 .var "state", 0 0;
v000001ee74343a70_0 .var "timed_pulse", 0 0;
E_000001ee7429e270 .event posedge, v000001ee742b0900_0, v000001ee742b0860_0;
S_000001ee7423f860 .scope module, "uartclock" "main_clock" 7 22, 3 26 0, S_000001ee7420a9c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 1 "main_clk";
P_000001ee7429edb0 .param/l "CYCLE" 0 3 32, +C4<00000000000000000000000110110010>;
v000001ee743427b0_0 .net "clock", 0 0, v000001ee74345080_0;  alias, 1 drivers
v000001ee743439d0_0 .var "count", 23 0;
v000001ee743425d0_0 .net "enable", 0 0, v000001ee74343570_0;  1 drivers
v000001ee74342530_0 .var "main_clk", 0 0;
v000001ee74343f70_0 .net "reset", 0 0, v000001ee743453a0_0;  alias, 1 drivers
S_000001ee742ed650 .scope module, "T0" "TxD" 4 30, 9 5 0, S_000001ee7425aa70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 16 "lidar_header";
    .port_info 3 /INPUT 48 "data";
    .port_info 4 /INPUT 1 "flashin";
    .port_info 5 /OUTPUT 1 "transmitData";
v000001ee74343930_0 .net "clock", 0 0, v000001ee74345080_0;  alias, 1 drivers
v000001ee74343390_0 .var "count", 6 0;
v000001ee74343070_0 .net "data", 47 0, L_000001ee743a3ac0;  1 drivers
v000001ee743437f0_0 .var "enbclk", 0 0;
v000001ee74343890_0 .net "flashin", 0 0, v000001ee743402a0_0;  alias, 1 drivers
v000001ee74343cf0_0 .var "headout", 15 0;
L_000001ee74346538 .functor BUFT 1, C4<1010101001010101>, C4<0>, C4<0>, C4<0>;
v000001ee74342350_0 .net "lidar_header", 15 0, L_000001ee74346538;  1 drivers
v000001ee74343e30_0 .net "main_clk", 0 0, v000001ee74342fd0_0;  1 drivers
v000001ee74342490_0 .var "regout", 47 0;
v000001ee743431b0_0 .net "reset", 0 0, v000001ee743453a0_0;  alias, 1 drivers
v000001ee74343250_0 .var "state", 1 0;
v000001ee74343ed0_0 .var "transmitData", 0 0;
E_000001ee7429e2b0 .event posedge, v000001ee742b0900_0, v000001ee74342fd0_0;
S_000001ee742ed7e0 .scope module, "mainclk" "main_clock" 9 25, 3 26 0, S_000001ee742ed650;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 1 "main_clk";
P_000001ee7429e570 .param/l "CYCLE" 0 3 32, +C4<00000000000000000000000110110010>;
v000001ee74343610_0 .net "clock", 0 0, v000001ee74345080_0;  alias, 1 drivers
v000001ee743432f0_0 .var "count", 23 0;
v000001ee74342e90_0 .net "enable", 0 0, v000001ee743437f0_0;  1 drivers
v000001ee74342fd0_0 .var "main_clk", 0 0;
v000001ee74343750_0 .net "reset", 0 0, v000001ee743453a0_0;  alias, 1 drivers
S_000001ee7421d710 .scope module, "cock" "masterclock" 2 7, 2 101 0, S_000001ee7425a8e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out";
P_000001ee7429dfb0 .param/l "TIME" 1 2 102, +C4<00000000000000000001000011110100>;
v000001ee74345080_0 .var "out", 0 0;
S_000001ee7421d8a0 .scope module, "sig" "siggen" 2 9, 2 111 0, S_000001ee7425a8e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out";
P_000001ee7429ecb0 .param/l "TIME" 1 2 112, +C4<00000000000000000001000011110100>;
v000001ee74345a80_0 .var "amigay", 359 0;
v000001ee74344c20_0 .var "gaydarwhere", 857 0;
v000001ee743459e0_0 .var/i "i", 31 0;
v000001ee74344900_0 .var "out", 0 0;
v000001ee74345440_0 .var "reg1", 15 0;
v000001ee74344cc0_0 .var "reg2", 103 0;
    .scope S_000001ee74282f40;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ee742b1580_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ee742b1080_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_000001ee74282f40;
T_1 ;
    %load/vec4 v000001ee742b1080_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %delay 1000, 0;
    %load/vec4 v000001ee742b1580_0;
    %nor/r;
    %store/vec4 v000001ee742b1580_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %delay 100, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001ee74284990;
T_2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001ee742b0cc0_0, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001ee74284990;
T_3 ;
    %wait E_000001ee7429e0b0;
    %load/vec4 v000001ee742b0d60_0;
    %flag_set/vec4 8;
    %jmp/1 T_3.2, 8;
    %load/vec4 v000001ee742b1940_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_3.2;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ee742b0cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee742b0c20_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001ee742b0cc0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.3, 5;
    %load/vec4 v000001ee742b0cc0_0;
    %subi 1, 0, 4;
    %assign/vec4 v000001ee742b0cc0_0, 0;
    %jmp T_3.4;
T_3.3 ;
    %load/vec4 v000001ee742b0cc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.5, 4;
    %load/vec4 v000001ee742b0c20_0;
    %inv;
    %assign/vec4 v000001ee742b0c20_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001ee742b0cc0_0, 0;
T_3.5 ;
T_3.4 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001ee7421d710;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ee74345080_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_000001ee7421d710;
T_5 ;
    %delay 5000, 0;
    %load/vec4 v000001ee74345080_0;
    %nor/r;
    %assign/vec4 v000001ee74345080_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_000001ee7421d8a0;
T_6 ;
    %pushi/vec4 43605, 0, 16;
    %store/vec4 v000001ee74345440_0, 0, 16;
    %pushi/vec4 4035594016, 0, 33;
    %concati/vec4 4030997403, 0, 32;
    %concati/vec4 2926741484, 0, 33;
    %concati/vec4 4, 0, 6;
    %store/vec4 v000001ee74344cc0_0, 0, 104;
    %pushi/vec4 2343080353, 0, 35;
    %concati/vec4 2223260740, 0, 47;
    %concati/vec4 4205910714, 0, 34;
    %concati/vec4 3167818289, 0, 32;
    %concati/vec4 2365637632, 0, 34;
    %concati/vec4 2789261314, 0, 32;
    %concati/vec4 2938809000, 0, 32;
    %concati/vec4 3154160384, 0, 34;
    %concati/vec4 3758169973, 0, 37;
    %concati/vec4 2791448578, 0, 32;
    %concati/vec4 276, 0, 11;
    %store/vec4 v000001ee74345a80_0, 0, 360;
    %pushi/vec4 2395140808, 0, 35;
    %concati/vec4 3269738626, 0, 32;
    %concati/vec4 3337147116, 0, 32;
    %concati/vec4 3270036060, 0, 32;
    %concati/vec4 2166195685, 0, 33;
    %concati/vec4 2441463937, 0, 32;
    %concati/vec4 3449141709, 0, 32;
    %concati/vec4 2491516341, 0, 32;
    %concati/vec4 3183058049, 0, 32;
    %concati/vec4 3586963640, 0, 32;
    %concati/vec4 3099099425, 0, 32;
    %concati/vec4 3184558493, 0, 32;
    %concati/vec4 2246429825, 0, 32;
    %concati/vec4 3113584072, 0, 32;
    %concati/vec4 2179317204, 0, 32;
    %concati/vec4 3095518629, 0, 32;
    %concati/vec4 3517031864, 0, 32;
    %concati/vec4 2160376020, 0, 32;
    %concati/vec4 2167256248, 0, 32;
    %concati/vec4 2176423301, 0, 32;
    %concati/vec4 3382037968, 0, 32;
    %concati/vec4 2174584292, 0, 32;
    %concati/vec4 2173030528, 0, 32;
    %concati/vec4 3705438609, 0, 32;
    %concati/vec4 2510145941, 0, 32;
    %concati/vec4 2513348608, 0, 32;
    %concati/vec4 1114163, 0, 22;
    %store/vec4 v000001ee74344c20_0, 0, 858;
    %end;
    .thread T_6;
    .scope S_000001ee7421d8a0;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ee74344900_0, 0, 1;
    %delay 17360000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ee74344900_0, 0, 1;
    %delay 8680000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ee743459e0_0, 0, 32;
T_7.0 ;
    %load/vec4 v000001ee743459e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_7.1, 5;
    %load/vec4 v000001ee74345440_0;
    %load/vec4 v000001ee743459e0_0;
    %part/s 1;
    %store/vec4 v000001ee74344900_0, 0, 1;
    %delay 8680000, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001ee743459e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000001ee743459e0_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ee743459e0_0, 0, 32;
T_7.2 ;
    %load/vec4 v000001ee743459e0_0;
    %cmpi/s 858, 0, 32;
    %jmp/0xz T_7.3, 5;
    %load/vec4 v000001ee74344c20_0;
    %load/vec4 v000001ee743459e0_0;
    %part/s 1;
    %store/vec4 v000001ee74344900_0, 0, 1;
    %delay 8680000, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001ee743459e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000001ee743459e0_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v000001ee74344900_0;
    %delay 8680000, 0;
    %end;
    .thread T_7;
    .scope S_000001ee7423f860;
T_8 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v000001ee743439d0_0, 0, 24;
    %end;
    .thread T_8;
    .scope S_000001ee7423f860;
T_9 ;
    %wait E_000001ee7429e270;
    %load/vec4 v000001ee74343f70_0;
    %flag_set/vec4 8;
    %jmp/1 T_9.2, 8;
    %load/vec4 v000001ee743425d0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_9.2;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001ee743439d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee74342530_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001ee743439d0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_9.3, 5;
    %load/vec4 v000001ee743439d0_0;
    %subi 1, 0, 24;
    %assign/vec4 v000001ee743439d0_0, 0;
    %jmp T_9.4;
T_9.3 ;
    %load/vec4 v000001ee743439d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.5, 4;
    %load/vec4 v000001ee74342530_0;
    %inv;
    %assign/vec4 v000001ee74342530_0, 0;
    %pushi/vec4 433, 0, 24;
    %assign/vec4 v000001ee743439d0_0, 0;
T_9.5 ;
T_9.4 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001ee7423f6d0;
T_10 ;
    %wait E_000001ee7429e270;
    %load/vec4 v000001ee74343430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee74342850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee74343a70_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001ee74342df0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001ee74342850_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee74342850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee74343a70_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001ee74342df0_0, 0;
    %jmp T_10.5;
T_10.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee74343a70_0, 0;
    %load/vec4 v000001ee74343b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %pushi/vec4 1301, 0, 24;
    %assign/vec4 v000001ee74342df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee74343a70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ee74342850_0, 0;
T_10.6 ;
    %jmp T_10.5;
T_10.3 ;
    %load/vec4 v000001ee74343b10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee74342850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee74343a70_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001ee74342df0_0, 0;
    %jmp T_10.9;
T_10.8 ;
    %load/vec4 v000001ee74342df0_0;
    %cmpi/u 0, 0, 24;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_10.10, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee74343a70_0, 0;
    %load/vec4 v000001ee74342df0_0;
    %subi 1, 0, 24;
    %assign/vec4 v000001ee74342df0_0, 0;
    %jmp T_10.11;
T_10.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ee74343a70_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001ee74342df0_0, 0;
T_10.11 ;
T_10.9 ;
    %jmp T_10.5;
T_10.5 ;
    %pop/vec4 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001ee74238310;
T_11 ;
    %wait E_000001ee7429ec70;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ee74340fc0_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_000001ee74238310;
T_12 ;
    %wait E_000001ee7429eb70;
    %load/vec4 v000001ee74341420_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v000001ee74340c00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000001ee74341920_0;
    %load/vec4 v000001ee74340fc0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001ee74340fc0_0, 0;
T_12.2 ;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ee74340fc0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001ee74238180;
T_13 ;
    %wait E_000001ee7429e530;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ee743407a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee74340840_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_000001ee74238180;
T_14 ;
    %wait E_000001ee7429eb70;
    %load/vec4 v000001ee74341240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v000001ee74341600_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_14.2, 4;
    %load/vec4 v000001ee743407a0_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_14.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ee74340840_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ee743407a0_0, 0;
    %jmp T_14.5;
T_14.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee74340840_0, 0;
T_14.5 ;
    %jmp T_14.3;
T_14.2 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ee743407a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee74340840_0, 0;
T_14.3 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001ee743407a0_0;
    %pushi/vec4 1, 0, 3;
    %add;
    %store/vec4 v000001ee743407a0_0, 0, 3;
    %jmp T_14.1;
T_14.0 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ee743407a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee74340840_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000001ee7420a9c0;
T_15 ;
    %wait E_000001ee7429e1b0;
    %load/vec4 v000001ee74342990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v000001ee74342b70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.2, 4;
    %load/vec4 v000001ee74342c10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_15.7, 4;
    %load/vec4 v000001ee74343570_0;
    %nor/r;
    %and;
T_15.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.6, 9;
    %load/vec4 v000001ee743434d0_0;
    %nor/r;
    %and;
T_15.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ee743434d0_0, 0;
T_15.4 ;
    %load/vec4 v000001ee74343110_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_15.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee743434d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ee74343570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ee74342cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee74343c50_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001ee74342b70_0, 0;
T_15.8 ;
    %load/vec4 v000001ee74342c10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_15.12, 4;
    %load/vec4 v000001ee743434d0_0;
    %nor/r;
    %and;
T_15.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee743434d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee74343570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee74342cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee74343c50_0, 0;
T_15.10 ;
T_15.2 ;
    %load/vec4 v000001ee74343c50_0;
    %cmpi/u 1, 0, 1;
    %flag_or 5, 4;
    %jmp/0xz  T_15.13, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee74343c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee743428f0_0, 0;
T_15.13 ;
    %jmp T_15.1;
T_15.0 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ee74342b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee74342cb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ee74343bb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ee74342d50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ee74343d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee74343c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee743428f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee74343570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee743434d0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001ee7420a9c0;
T_16 ;
    %wait E_000001ee7429eb70;
    %load/vec4 v000001ee74342990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v000001ee74342b70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.2, 4;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v000001ee74342b70_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %jmp T_16.9;
T_16.4 ;
    %load/vec4 v000001ee74342ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.10, 8;
    %load/vec4 v000001ee74342a30_0;
    %assign/vec4 v000001ee74343bb0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001ee74342b70_0, 0;
    %load/vec4 v000001ee74342a30_0;
    %assign/vec4 v000001ee74343d90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ee74343c50_0, 0;
T_16.10 ;
    %jmp T_16.9;
T_16.5 ;
    %load/vec4 v000001ee74342ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.12, 8;
    %load/vec4 v000001ee74342a30_0;
    %assign/vec4 v000001ee74342d50_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001ee74342b70_0, 0;
    %load/vec4 v000001ee74342a30_0;
    %assign/vec4 v000001ee74343d90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ee74343c50_0, 0;
T_16.12 ;
    %jmp T_16.9;
T_16.6 ;
    %load/vec4 v000001ee74342ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.14, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ee74342d50_0, 0;
    %load/vec4 v000001ee74342a30_0;
    %concati/vec4 0, 0, 1;
    %addi 4, 0, 9;
    %pad/u 8;
    %assign/vec4 v000001ee74343bb0_0, 0;
    %load/vec4 v000001ee74342a30_0;
    %assign/vec4 v000001ee74343d90_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001ee74342b70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ee74343c50_0, 0;
T_16.14 ;
    %jmp T_16.9;
T_16.7 ;
    %load/vec4 v000001ee74342ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.16, 8;
    ; show_stmt_assign_vector: Get l-value for compressed -= operand
    %load/vec4 v000001ee74343bb0_0;
    %pushi/vec4 1, 0, 8;
    %sub;
    %store/vec4 v000001ee74343bb0_0, 0, 8;
    %load/vec4 v000001ee74342a30_0;
    %assign/vec4 v000001ee74343d90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ee74343c50_0, 0;
    %load/vec4 v000001ee74343bb0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.18, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001ee74342b70_0, 0;
T_16.18 ;
    %jmp T_16.17;
T_16.16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee74343c50_0, 0;
T_16.17 ;
    %jmp T_16.9;
T_16.8 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ee74342b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ee74343c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ee743428f0_0, 0, 1;
    %jmp T_16.9;
T_16.9 ;
    %pop/vec4 1;
T_16.3 ;
    %jmp T_16.1;
T_16.0 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ee74342b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee74342cb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ee74343bb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ee74342d50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ee74343d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee74343c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee743428f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee74343570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee743434d0_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001ee7420f590;
T_17 ;
    %wait E_000001ee7429e1b0;
    %load/vec4 v000001ee742b0900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v000001ee742b13a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %jmp T_17.5;
T_17.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee742b0fe0_0, 0;
    %load/vec4 v000001ee742b11c0_0;
    %assign/vec4 v000001ee742b0e00_0, 0;
    %load/vec4 v000001ee742b1760_0;
    %assign/vec4 v000001ee742b0680_0, 0;
    %load/vec4 v000001ee742b0540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001ee742b13a0_0, 0;
T_17.6 ;
    %jmp T_17.5;
T_17.3 ;
    %load/vec4 v000001ee742b0680_0;
    %pad/u 24;
    %ix/getv 4, v000001ee742b0f40_0;
    %shiftl 4;
    %load/vec4 v000001ee742b0e00_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_17.8, 5;
    %load/vec4 v000001ee742b0e00_0;
    %load/vec4 v000001ee742b0680_0;
    %pad/u 24;
    %ix/getv 4, v000001ee742b0f40_0;
    %shiftl 4;
    %sub;
    %assign/vec4 v000001ee742b0e00_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v000001ee742b0f40_0;
    %assign/vec4/off/d v000001ee742b1120_0, 4, 5;
T_17.8 ;
    %load/vec4 v000001ee742b0f40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.10, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001ee742b13a0_0, 0, 3;
    %jmp T_17.11;
T_17.10 ;
    %load/vec4 v000001ee742b0f40_0;
    %subi 1, 0, 4;
    %assign/vec4 v000001ee742b0f40_0, 0;
T_17.11 ;
    %jmp T_17.5;
T_17.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ee742b0fe0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v000001ee742b0f40_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ee742b13a0_0, 0;
    %jmp T_17.5;
T_17.5 ;
    %pop/vec4 1;
    %jmp T_17.1;
T_17.0 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ee742b13a0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v000001ee742b0f40_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ee742b1120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee742b0fe0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001ee742b0e00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ee742b0680_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_000001ee7420f720;
T_18 ;
    %wait E_000001ee7429e1b0;
    %load/vec4 v000001ee742b1300_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v000001ee742b0400_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %jmp T_18.5;
T_18.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee742b0040_0, 0;
    %load/vec4 v000001ee742b18a0_0;
    %assign/vec4 v000001ee742b0720_0, 0;
    %load/vec4 v000001ee742b1a80_0;
    %assign/vec4 v000001ee742b1bc0_0, 0;
    %load/vec4 v000001ee742b04a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001ee742b0400_0, 0;
T_18.6 ;
    %jmp T_18.5;
T_18.3 ;
    %load/vec4 v000001ee742b1bc0_0;
    %pad/u 24;
    %ix/getv 4, v000001ee742b05e0_0;
    %shiftl 4;
    %load/vec4 v000001ee742b0720_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_18.8, 5;
    %load/vec4 v000001ee742b0720_0;
    %load/vec4 v000001ee742b1bc0_0;
    %pad/u 24;
    %ix/getv 4, v000001ee742b05e0_0;
    %shiftl 4;
    %sub;
    %assign/vec4 v000001ee742b0720_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v000001ee742b05e0_0;
    %assign/vec4/off/d v000001ee742b0b80_0, 4, 5;
T_18.8 ;
    %load/vec4 v000001ee742b05e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.10, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001ee742b0400_0, 0, 3;
    %jmp T_18.11;
T_18.10 ;
    %load/vec4 v000001ee742b05e0_0;
    %subi 1, 0, 4;
    %assign/vec4 v000001ee742b05e0_0, 0;
T_18.11 ;
    %jmp T_18.5;
T_18.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ee742b0040_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v000001ee742b05e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ee742b0400_0, 0;
    %jmp T_18.5;
T_18.5 ;
    %pop/vec4 1;
    %jmp T_18.1;
T_18.0 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ee742b0400_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v000001ee742b05e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ee742b0b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee742b0040_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001ee742b0720_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ee742b1bc0_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_000001ee7425e8c0;
T_19 ;
    %wait E_000001ee7429e1b0;
    %load/vec4 v000001ee74340480_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v000001ee74341ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v000001ee74341c40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_19.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_19.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_19.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_19.9, 6;
    %jmp T_19.10;
T_19.4 ;
    %load/vec4 v000001ee74341f60_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_19.11, 4;
    %load/vec4 v000001ee74341ba0_0;
    %assign/vec4 v000001ee74340f20_0, 0;
    %load/vec4 v000001ee74341ba0_0;
    %pad/u 9;
    %muli 2, 0, 9;
    %assign/vec4 v000001ee74340700_0, 0;
    %load/vec4 v000001ee74341ba0_0;
    %cmpi/u 15, 0, 8;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_19.13, 5;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v000001ee743416a0_0, 0;
    %jmp T_19.14;
T_19.13 ;
    %load/vec4 v000001ee74341ba0_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v000001ee743416a0_0, 0;
T_19.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ee74341c40_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ee74341f60_0, 0;
    %jmp T_19.12;
T_19.11 ;
    %load/vec4 v000001ee74341f60_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001ee74341f60_0, 0;
T_19.12 ;
    %jmp T_19.10;
T_19.5 ;
    %load/vec4 v000001ee74341ba0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ee742b1620_0, 4, 5;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001ee74341c40_0, 0;
    %jmp T_19.10;
T_19.6 ;
    %load/vec4 v000001ee74341ba0_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ee742b1620_0, 4, 5;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001ee74341c40_0, 0;
    %jmp T_19.10;
T_19.7 ;
    %load/vec4 v000001ee74341ba0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ee742b1260_0, 4, 5;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001ee74341c40_0, 0;
    %jmp T_19.10;
T_19.8 ;
    %load/vec4 v000001ee74341ba0_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ee742b1260_0, 4, 5;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001ee74341c40_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001ee74340e80_0, 0;
    %jmp T_19.10;
T_19.9 ;
    %load/vec4 v000001ee74340e80_0;
    %addi 1, 0, 9;
    %assign/vec4 v000001ee74340e80_0, 0;
    %load/vec4 v000001ee74340e80_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.15, 8;
    %load/vec4 v000001ee74341ba0_0;
    %load/vec4 v000001ee74340e80_0;
    %parti/s 8, 1, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001ee74341060, 4, 5;
    %jmp T_19.16;
T_19.15 ;
    %load/vec4 v000001ee74341ba0_0;
    %load/vec4 v000001ee74340e80_0;
    %parti/s 8, 1, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ee74341060, 0, 4;
T_19.16 ;
    %load/vec4 v000001ee74340e80_0;
    %pad/u 32;
    %load/vec4 v000001ee74340700_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_19.17, 4;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001ee74341c40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ee743419c0_0, 0;
T_19.17 ;
    %jmp T_19.10;
T_19.10 ;
    %pop/vec4 1;
T_19.2 ;
    %load/vec4 v000001ee74341c40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_19.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_19.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_19.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_19.22, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_19.23, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_19.24, 6;
    %jmp T_19.25;
T_19.19 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ee743419c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ee74342000_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ee74340340_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ee743417e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ee74341ce0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ee74340de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee743402a0_0, 0;
    %jmp T_19.25;
T_19.20 ;
    %load/vec4 v000001ee743419c0_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001ee743419c0_0, 0;
    %load/vec4 v000001ee743419c0_0;
    %pad/u 32;
    %load/vec4 v000001ee74340f20_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_19.26, 4;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001ee74341c40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ee743419c0_0, 0;
T_19.26 ;
    %load/vec4 v000001ee743419c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_19.28, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ee74340340_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ee74341060, 4;
    %assign/vec4 v000001ee74342000_0, 0;
    %jmp T_19.29;
T_19.28 ;
    %load/vec4 v000001ee743419c0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001ee74341060, 4;
    %load/vec4 v000001ee74342000_0;
    %cmp/u;
    %jmp/0xz  T_19.30, 5;
    %load/vec4 v000001ee743419c0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001ee74341060, 4;
    %assign/vec4 v000001ee74342000_0, 0;
    %load/vec4 v000001ee743419c0_0;
    %assign/vec4 v000001ee74340340_0, 0;
T_19.30 ;
T_19.29 ;
    %jmp T_19.25;
T_19.21 ;
    %load/vec4 v000001ee743419c0_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001ee743419c0_0, 0;
    %load/vec4 v000001ee743419c0_0;
    %pad/u 32;
    %load/vec4 v000001ee74340f20_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_19.32, 4;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001ee74341c40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ee74340520_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ee743419c0_0, 0;
T_19.32 ;
    %load/vec4 v000001ee743419c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_19.34, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ee74341ce0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ee74341060, 4;
    %assign/vec4 v000001ee743417e0_0, 0;
    %jmp T_19.35;
T_19.34 ;
    %load/vec4 v000001ee743417e0_0;
    %load/vec4 v000001ee743419c0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001ee74341060, 4;
    %cmp/u;
    %jmp/0xz  T_19.36, 5;
    %load/vec4 v000001ee743419c0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001ee74341060, 4;
    %assign/vec4 v000001ee743417e0_0, 0;
    %load/vec4 v000001ee743419c0_0;
    %assign/vec4 v000001ee74341ce0_0, 0;
T_19.36 ;
T_19.35 ;
    %jmp T_19.25;
T_19.22 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee74340520_0, 0;
    %load/vec4 v000001ee74341e20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_19.40, 4;
    %load/vec4 v000001ee74340160_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_19.40;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.38, 8;
    %load/vec4 v000001ee74340ac0_0;
    %assign/vec4 v000001ee74342000_0, 0;
    %load/vec4 v000001ee743414c0_0;
    %assign/vec4 v000001ee743417e0_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v000001ee74341c40_0, 0;
T_19.38 ;
    %jmp T_19.25;
T_19.23 ;
    %load/vec4 v000001ee743419c0_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001ee743419c0_0, 0;
    %load/vec4 v000001ee743419c0_0;
    %pad/u 32;
    %load/vec4 v000001ee743416a0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_19.41, 4;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v000001ee74341c40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ee743419c0_0, 0;
T_19.41 ;
    %load/vec4 v000001ee743419c0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001ee74341060, 4;
    %cmpi/u 1024, 0, 16;
    %jmp/0xz  T_19.43, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v000001ee743419c0_0;
    %assign/vec4/off/d v000001ee74340de0_0, 4, 5;
    %jmp T_19.44;
T_19.43 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v000001ee743419c0_0;
    %assign/vec4/off/d v000001ee74340de0_0, 4, 5;
T_19.44 ;
    %jmp T_19.25;
T_19.24 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ee743402a0_0, 0;
    %load/vec4 v000001ee743419c0_0;
    %cmpi/ne 0, 0, 8;
    %jmp/0xz  T_19.45, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ee74341c40_0, 0;
    %jmp T_19.46;
T_19.45 ;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v000001ee743419c0_0, 0;
T_19.46 ;
    %jmp T_19.25;
T_19.25 ;
    %pop/vec4 1;
    %jmp T_19.1;
T_19.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee743402a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ee74341c40_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001ee74340e80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ee74340f20_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001ee74340700_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ee743416a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ee742b1620_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ee742b1260_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ee74340de0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ee743419c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ee74342000_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ee743417e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ee74340340_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ee74341ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee74340520_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ee74341f60_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ee74341560_0, 0, 32;
T_19.47 ;
    %load/vec4 v000001ee74341560_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_19.48, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v000001ee74341560_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ee74341060, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001ee74341560_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000001ee74341560_0, 0, 32;
    %jmp T_19.47;
T_19.48 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_000001ee742ed7e0;
T_20 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v000001ee743432f0_0, 0, 24;
    %end;
    .thread T_20;
    .scope S_000001ee742ed7e0;
T_21 ;
    %wait E_000001ee7429e270;
    %load/vec4 v000001ee74343750_0;
    %flag_set/vec4 8;
    %jmp/1 T_21.2, 8;
    %load/vec4 v000001ee74342e90_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_21.2;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001ee743432f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee74342fd0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001ee743432f0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_21.3, 5;
    %load/vec4 v000001ee743432f0_0;
    %subi 1, 0, 24;
    %assign/vec4 v000001ee743432f0_0, 0;
    %jmp T_21.4;
T_21.3 ;
    %load/vec4 v000001ee743432f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.5, 4;
    %load/vec4 v000001ee74342fd0_0;
    %inv;
    %assign/vec4 v000001ee74342fd0_0, 0;
    %pushi/vec4 433, 0, 24;
    %assign/vec4 v000001ee743432f0_0, 0;
T_21.5 ;
T_21.4 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001ee742ed650;
T_22 ;
    %wait E_000001ee7429e270;
    %load/vec4 v000001ee743431b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 48;
    %assign/vec4 v000001ee74342490_0, 0;
    %pushi/vec4 64, 0, 7;
    %assign/vec4 v000001ee74343390_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ee74343250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ee74343ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee743437f0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v000001ee74343250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %jmp T_22.4;
T_22.2 ;
    %pushi/vec4 64, 0, 7;
    %assign/vec4 v000001ee74343390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ee74343ed0_0, 0;
    %load/vec4 v000001ee74343890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.5, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001ee74343250_0, 0;
T_22.5 ;
    %jmp T_22.4;
T_22.3 ;
    %load/vec4 v000001ee74342350_0;
    %assign/vec4 v000001ee74343cf0_0, 0;
    %load/vec4 v000001ee74343070_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ee74342490_0, 4, 5;
    %load/vec4 v000001ee74343070_0;
    %parti/s 16, 32, 7;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ee74342490_0, 4, 5;
    %load/vec4 v000001ee74343070_0;
    %parti/s 16, 16, 6;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ee74342490_0, 4, 5;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001ee74343250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ee743437f0_0, 0;
    %jmp T_22.4;
T_22.4 ;
    %pop/vec4 1;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_000001ee742ed650;
T_23 ;
    %wait E_000001ee7429e2b0;
    %load/vec4 v000001ee743431b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v000001ee74343250_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %jmp T_23.4;
T_23.2 ;
    %load/vec4 v000001ee74343390_0;
    %cmpi/u 48, 0, 7;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_23.5, 5;
    %vpi_call 9 72 "$display", &PV<v000001ee74343cf0_0, 15, 1> {0 0 0};
    %load/vec4 v000001ee74343cf0_0;
    %parti/s 1, 15, 5;
    %assign/vec4 v000001ee74343ed0_0, 0;
    %load/vec4 v000001ee74343cf0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001ee74343cf0_0, 0;
    %load/vec4 v000001ee74343390_0;
    %subi 1, 0, 7;
    %assign/vec4 v000001ee74343390_0, 0;
    %jmp T_23.6;
T_23.5 ;
    %load/vec4 v000001ee74343390_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_23.7, 5;
    %load/vec4 v000001ee74342490_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v000001ee74343ed0_0, 0;
    %vpi_call 9 79 "$display", &PV<v000001ee74342490_0, 0, 1> {0 0 0};
    %load/vec4 v000001ee74342490_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v000001ee74342490_0, 0;
    %load/vec4 v000001ee74343390_0;
    %subi 1, 0, 7;
    %assign/vec4 v000001ee74343390_0, 0;
    %jmp T_23.8;
T_23.7 ;
    %load/vec4 v000001ee74343390_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_23.9, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ee74343250_0, 0;
T_23.9 ;
T_23.8 ;
T_23.6 ;
    %jmp T_23.4;
T_23.3 ;
    %pushi/vec4 64, 0, 7;
    %assign/vec4 v000001ee74343390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee74343ed0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001ee74343250_0, 0;
    %jmp T_23.4;
T_23.4 ;
    %pop/vec4 1;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_000001ee7425a8e0;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ee743453a0_0, 0, 1;
    %end;
    .thread T_24;
    .scope S_000001ee7425a8e0;
T_25 ;
    %vpi_call 2 75 "$dumpfile", "testbench.vcd" {0 0 0};
    %vpi_call 2 76 "$dumpvars", 32'sb00000000000000000000000000000001, S_000001ee7425a8e0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ee743453a0_0, 0, 1;
    %delay 4340000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ee743453a0_0, 0, 1;
    %delay 4340000, 0;
    %delay 180130816, 4;
    %vpi_call 2 82 "$finish", 32'sb00000000000000000000000000000001 {0 0 0};
    %end;
    .thread T_25;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "testbench.v";
    "./timer.v";
    "./topModule.v";
    "./newdx.v";
    "./DIV.v";
    "./newrdx.v";
    "./shift.v";
    "./txd.v";
