#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000021cc13a4ea0 .scope module, "tb" "tb" 2 2;
 .timescale 0 0;
P_0000021cc1456df0 .param/l "AWIDTH" 0 2 7, +C4<00000000000000000000000000000101>;
P_0000021cc1456e28 .param/l "AWIDTH_INSTR" 0 2 5, +C4<00000000000000000000000000100000>;
P_0000021cc1456e60 .param/l "DEPTH" 0 2 4, +C4<00000000000000000000000000100100>;
P_0000021cc1456e98 .param/l "DWIDTH" 0 2 9, +C4<00000000000000000000000000100000>;
P_0000021cc1456ed0 .param/l "FUNCT_WIDTH" 0 2 8, +C4<00000000000000000000000000000011>;
P_0000021cc1456f08 .param/l "IWIDTH" 0 2 3, +C4<00000000000000000000000000100000>;
P_0000021cc1456f40 .param/l "PC_WIDTH" 0 2 6, +C4<00000000000000000000000000100000>;
v0000021cc14d9f00_0 .var "c_clk", 0 0;
v0000021cc14d9820_0 .var "c_rst", 0 0;
v0000021cc14d8ba0_0 .var "ds_data_in_rd", 31 0;
v0000021cc14d86a0_0 .net "ds_data_out_rs1", 31 0, v0000021cc14d0660_0;  1 drivers
v0000021cc14d9e60_0 .net "ds_data_out_rs2", 31 0, v0000021cc14d0fc0_0;  1 drivers
v0000021cc14d9140_0 .net "ds_o_addr_rd_p", 4 0, v0000021cc14d1b00_0;  1 drivers
v0000021cc14d87e0_0 .net "ds_o_addr_rs1_p", 4 0, v0000021cc14d0a20_0;  1 drivers
v0000021cc14d8b00_0 .net "ds_o_addr_rs2_p", 4 0, v0000021cc14d19c0_0;  1 drivers
v0000021cc14d98c0_0 .net "ds_o_alu", 13 0, v0000021cc14d0700_0;  1 drivers
v0000021cc14d8c40_0 .net "ds_o_funct3", 2 0, v0000021cc14d12e0_0;  1 drivers
v0000021cc14d9b40_0 .net "ds_o_imm", 31 0, v0000021cc14d1600_0;  1 drivers
v0000021cc14d9fa0_0 .net "ds_o_opcode", 10 0, v0000021cc14d0980_0;  1 drivers
v0000021cc14da040_0 .var "ds_read_reg", 0 0;
v0000021cc14d81a0_0 .var "ds_we", 0 0;
v0000021cc14d8ce0_0 .var "fi_i_ce", 0 0;
v0000021cc14d8240_0 .var "fi_i_flush", 0 0;
v0000021cc14d8420_0 .var "fi_i_stall", 0 0;
v0000021cc14d84c0_0 .net "fi_o_instr_fetch", 31 0, v0000021cc14d7c70_0;  1 drivers
v0000021cc14d8ec0_0 .var/i "i", 31 0;
S_0000021cc13b5af0 .scope module, "cn" "connect" 2 32, 3 6 0, S_0000021cc13a4ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "c_clk";
    .port_info 1 /INPUT 1 "c_rst";
    .port_info 2 /INPUT 1 "fi_i_stall";
    .port_info 3 /INPUT 1 "fi_i_flush";
    .port_info 4 /INPUT 1 "fi_i_ce";
    .port_info 5 /OUTPUT 32 "fi_o_instr_fetch";
    .port_info 6 /OUTPUT 32 "ds_data_out_rs2";
    .port_info 7 /OUTPUT 32 "ds_data_out_rs1";
    .port_info 8 /INPUT 32 "ds_data_in_rd";
    .port_info 9 /OUTPUT 11 "ds_o_opcode";
    .port_info 10 /OUTPUT 14 "ds_o_alu";
    .port_info 11 /OUTPUT 32 "ds_o_imm";
    .port_info 12 /OUTPUT 3 "ds_o_funct3";
    .port_info 13 /OUTPUT 5 "ds_o_addr_rd_p";
    .port_info 14 /OUTPUT 5 "ds_o_addr_rs1_p";
    .port_info 15 /OUTPUT 5 "ds_o_addr_rs2_p";
    .port_info 16 /INPUT 1 "ds_we";
    .port_info 17 /INPUT 1 "ds_read_reg";
P_0000021cc13b5c80 .param/l "AWIDTH" 0 3 11, +C4<00000000000000000000000000000101>;
P_0000021cc13b5cb8 .param/l "AWIDTH_INSTR" 0 3 9, +C4<00000000000000000000000000100000>;
P_0000021cc13b5cf0 .param/l "DEPTH" 0 3 8, +C4<00000000000000000000000000100100>;
P_0000021cc13b5d28 .param/l "DWIDTH" 0 3 13, +C4<00000000000000000000000000100000>;
P_0000021cc13b5d60 .param/l "FUNCT_WIDTH" 0 3 12, +C4<00000000000000000000000000000011>;
P_0000021cc13b5d98 .param/l "IWIDTH" 0 3 7, +C4<00000000000000000000000000100000>;
P_0000021cc13b5dd0 .param/l "PC_WIDTH" 0 3 10, +C4<00000000000000000000000000100000>;
v0000021cc14d6eb0_0 .net "c_clk", 0 0, v0000021cc14d9f00_0;  1 drivers
v0000021cc14d6f50_0 .net "c_rst", 0 0, v0000021cc14d9820_0;  1 drivers
v0000021cc14d6ff0_0 .net "ds_data_in_rd", 31 0, v0000021cc14d8ba0_0;  1 drivers
v0000021cc14d7310_0 .net "ds_data_out_rs1", 31 0, v0000021cc14d0660_0;  alias, 1 drivers
v0000021cc14d73b0_0 .net "ds_data_out_rs2", 31 0, v0000021cc14d0fc0_0;  alias, 1 drivers
v0000021cc14d79f0_0 .net "ds_o_addr_rd_p", 4 0, v0000021cc14d1b00_0;  alias, 1 drivers
v0000021cc14d7630_0 .net "ds_o_addr_rs1_p", 4 0, v0000021cc14d0a20_0;  alias, 1 drivers
v0000021cc14d7950_0 .net "ds_o_addr_rs2_p", 4 0, v0000021cc14d19c0_0;  alias, 1 drivers
v0000021cc14d9be0_0 .net "ds_o_alu", 13 0, v0000021cc14d0700_0;  alias, 1 drivers
v0000021cc14d96e0_0 .net "ds_o_ce", 0 0, v0000021cc14d0840_0;  1 drivers
v0000021cc14d9960_0 .net "ds_o_exception", 3 0, v0000021cc14d1560_0;  1 drivers
v0000021cc14d9460_0 .net "ds_o_flush", 0 0, v0000021cc14d17e0_0;  1 drivers
v0000021cc14d8380_0 .net "ds_o_funct3", 2 0, v0000021cc14d12e0_0;  alias, 1 drivers
v0000021cc14d8920_0 .net "ds_o_imm", 31 0, v0000021cc14d1600_0;  alias, 1 drivers
v0000021cc14d9780_0 .net "ds_o_opcode", 10 0, v0000021cc14d0980_0;  alias, 1 drivers
v0000021cc14d8e20_0 .net "ds_o_pc", 31 0, v0000021cc14d1ba0_0;  1 drivers
v0000021cc14d9000_0 .net "ds_o_stall", 0 0, v0000021cc14d1380_0;  1 drivers
v0000021cc14d9dc0_0 .net "ds_read_reg", 0 0, v0000021cc14da040_0;  1 drivers
v0000021cc14d89c0_0 .net "ds_we", 0 0, v0000021cc14d81a0_0;  1 drivers
o0000021cc1481918 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000021cc14d9c80_0 .net "fi_alu_pc_value", 31 0, o0000021cc1481918;  0 drivers
o0000021cc1481948 .functor BUFZ 1, C4<z>; HiZ drive
v0000021cc14d9d20_0 .net "fi_change_pc", 0 0, o0000021cc1481948;  0 drivers
v0000021cc14d9a00_0 .net "fi_i_ce", 0 0, v0000021cc14d8ce0_0;  1 drivers
v0000021cc14d8f60_0 .net "fi_i_flush", 0 0, v0000021cc14d8240_0;  1 drivers
v0000021cc14d9500_0 .net "fi_i_stall", 0 0, v0000021cc14d8420_0;  1 drivers
v0000021cc14d8740_0 .net "fi_o_addr_instr", 31 0, v0000021cc14d3250_0;  1 drivers
v0000021cc14d82e0_0 .net "fi_o_ce", 0 0, v0000021cc14d2350_0;  1 drivers
v0000021cc14d8600_0 .net "fi_o_flush", 0 0, v0000021cc14d28f0_0;  1 drivers
v0000021cc14d9640_0 .net "fi_o_instr_fetch", 31 0, v0000021cc14d7c70_0;  alias, 1 drivers
v0000021cc14d95a0_0 .net "fi_o_stall", 0 0, v0000021cc14d62d0_0;  1 drivers
v0000021cc14d9aa0_0 .net "fi_pc", 31 0, v0000021cc14d7f90_0;  1 drivers
S_0000021cc14135e0 .scope module, "ds" "decoder_stage" 3 76, 4 7 0, S_0000021cc13b5af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ds_clk";
    .port_info 1 /INPUT 1 "ds_rst";
    .port_info 2 /INPUT 32 "ds_i_instr";
    .port_info 3 /INPUT 32 "ds_i_pc";
    .port_info 4 /OUTPUT 32 "ds_o_pc";
    .port_info 5 /OUTPUT 5 "ds_o_addr_rs1_p";
    .port_info 6 /OUTPUT 5 "ds_o_addr_rs2_p";
    .port_info 7 /OUTPUT 5 "ds_o_addr_rd_p";
    .port_info 8 /OUTPUT 3 "ds_o_funct3";
    .port_info 9 /OUTPUT 32 "ds_o_imm";
    .port_info 10 /OUTPUT 14 "ds_o_alu";
    .port_info 11 /OUTPUT 11 "ds_o_opcode";
    .port_info 12 /OUTPUT 4 "ds_o_exception";
    .port_info 13 /INPUT 1 "ds_i_ce";
    .port_info 14 /OUTPUT 1 "ds_o_ce";
    .port_info 15 /INPUT 1 "ds_i_stall";
    .port_info 16 /OUTPUT 1 "ds_o_stall";
    .port_info 17 /INPUT 1 "ds_i_flush";
    .port_info 18 /OUTPUT 1 "ds_o_flush";
    .port_info 19 /INPUT 32 "ds_data_in_rd";
    .port_info 20 /OUTPUT 32 "ds_data_out_rs1";
    .port_info 21 /OUTPUT 32 "ds_data_out_rs2";
    .port_info 22 /INPUT 1 "ds_we";
    .port_info 23 /INPUT 1 "ds_read_reg";
P_0000021cc1427480 .param/l "AWIDTH" 0 4 9, +C4<00000000000000000000000000000101>;
P_0000021cc14274b8 .param/l "DWIDTH" 0 4 8, +C4<00000000000000000000000000100000>;
P_0000021cc14274f0 .param/l "FUNCT_WIDTH" 0 4 12, +C4<00000000000000000000000000000011>;
P_0000021cc1427528 .param/l "IWIDTH" 0 4 11, +C4<00000000000000000000000000100000>;
P_0000021cc1427560 .param/l "PC_WIDTH" 0 4 10, +C4<00000000000000000000000000100000>;
v0000021cc14d3bb0_0 .net "ds_clk", 0 0, v0000021cc14d9f00_0;  alias, 1 drivers
v0000021cc14d2990_0 .net "ds_data_in_rd", 31 0, v0000021cc14d8ba0_0;  alias, 1 drivers
v0000021cc14d2530_0 .net "ds_data_out_rs1", 31 0, v0000021cc14d0660_0;  alias, 1 drivers
v0000021cc14d2b70_0 .net "ds_data_out_rs2", 31 0, v0000021cc14d0fc0_0;  alias, 1 drivers
v0000021cc14d2850_0 .net "ds_i_ce", 0 0, v0000021cc14d2350_0;  alias, 1 drivers
v0000021cc14d3ed0_0 .net "ds_i_flush", 0 0, v0000021cc14d28f0_0;  alias, 1 drivers
v0000021cc14d34d0_0 .net "ds_i_instr", 31 0, v0000021cc14d7c70_0;  alias, 1 drivers
v0000021cc14d3610_0 .net "ds_i_pc", 31 0, v0000021cc14d7f90_0;  alias, 1 drivers
v0000021cc14d36b0_0 .net "ds_i_stall", 0 0, v0000021cc14d62d0_0;  alias, 1 drivers
v0000021cc14d3750_0 .net "ds_o_addr_rd", 4 0, L_0000021cc1452a00;  1 drivers
v0000021cc14d3cf0_0 .net "ds_o_addr_rd_p", 4 0, v0000021cc14d1b00_0;  alias, 1 drivers
v0000021cc14d3390_0 .net "ds_o_addr_rs1", 4 0, L_0000021cc1452b50;  1 drivers
v0000021cc14d37f0_0 .net "ds_o_addr_rs1_p", 4 0, v0000021cc14d0a20_0;  alias, 1 drivers
v0000021cc14d2df0_0 .net "ds_o_addr_rs2", 4 0, L_0000021cc14531e0;  1 drivers
v0000021cc14d3c50_0 .net "ds_o_addr_rs2_p", 4 0, v0000021cc14d19c0_0;  alias, 1 drivers
v0000021cc14d3d90_0 .net "ds_o_alu", 13 0, v0000021cc14d0700_0;  alias, 1 drivers
v0000021cc14d2490_0 .net "ds_o_ce", 0 0, v0000021cc14d0840_0;  alias, 1 drivers
v0000021cc14d2a30_0 .net "ds_o_exception", 3 0, v0000021cc14d1560_0;  alias, 1 drivers
v0000021cc14d3070_0 .net "ds_o_flush", 0 0, v0000021cc14d17e0_0;  alias, 1 drivers
v0000021cc14d3890_0 .net "ds_o_funct3", 2 0, v0000021cc14d12e0_0;  alias, 1 drivers
v0000021cc14d39d0_0 .net "ds_o_imm", 31 0, v0000021cc14d1600_0;  alias, 1 drivers
v0000021cc14d3e30_0 .net "ds_o_opcode", 10 0, v0000021cc14d0980_0;  alias, 1 drivers
v0000021cc14d3a70_0 .net "ds_o_pc", 31 0, v0000021cc14d1ba0_0;  alias, 1 drivers
v0000021cc14d25d0_0 .net "ds_o_stall", 0 0, v0000021cc14d1380_0;  alias, 1 drivers
v0000021cc14d2d50_0 .net "ds_read_reg", 0 0, v0000021cc14da040_0;  alias, 1 drivers
v0000021cc14d2710_0 .net "ds_rst", 0 0, v0000021cc14d9820_0;  alias, 1 drivers
v0000021cc14d2670_0 .net "ds_we", 0 0, v0000021cc14d81a0_0;  alias, 1 drivers
S_0000021cc13f98f0 .scope module, "d" "decoder" 4 52, 5 5 0, S_0000021cc14135e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d_clk";
    .port_info 1 /INPUT 1 "d_rst";
    .port_info 2 /INPUT 32 "d_i_instr";
    .port_info 3 /INPUT 32 "d_i_pc";
    .port_info 4 /OUTPUT 32 "d_o_pc";
    .port_info 5 /OUTPUT 5 "d_o_addr_rs1";
    .port_info 6 /OUTPUT 5 "d_o_addr_rs1_p";
    .port_info 7 /OUTPUT 5 "d_o_addr_rs2";
    .port_info 8 /OUTPUT 5 "d_o_addr_rs2_p";
    .port_info 9 /OUTPUT 5 "d_o_addr_rd";
    .port_info 10 /OUTPUT 5 "d_o_addr_rd_p";
    .port_info 11 /OUTPUT 32 "d_o_imm";
    .port_info 12 /OUTPUT 3 "d_o_funct3";
    .port_info 13 /OUTPUT 14 "d_o_alu";
    .port_info 14 /OUTPUT 11 "d_o_opcode";
    .port_info 15 /OUTPUT 4 "d_o_exception";
    .port_info 16 /INPUT 1 "d_i_ce";
    .port_info 17 /OUTPUT 1 "d_o_ce";
    .port_info 18 /INPUT 1 "d_i_stall";
    .port_info 19 /OUTPUT 1 "d_o_stall";
    .port_info 20 /INPUT 1 "d_i_flush";
    .port_info 21 /OUTPUT 1 "d_o_flush";
P_0000021cc1428680 .param/l "AWIDTH" 0 5 8, +C4<00000000000000000000000000000101>;
P_0000021cc14286b8 .param/l "DWIDTH" 0 5 6, +C4<00000000000000000000000000100000>;
P_0000021cc14286f0 .param/l "FUNCT_WIDTH" 0 5 10, +C4<00000000000000000000000000000011>;
P_0000021cc1428728 .param/l "IWIDTH" 0 5 7, +C4<00000000000000000000000000100000>;
P_0000021cc1428760 .param/l "PC_WIDTH" 0 5 9, +C4<00000000000000000000000000100000>;
L_0000021cc14531e0 .functor BUFZ 5, v0000021cc14d16a0_0, C4<00000>, C4<00000>, C4<00000>;
L_0000021cc1452b50 .functor BUFZ 5, v0000021cc14d1880_0, C4<00000>, C4<00000>, C4<00000>;
L_0000021cc1452a00 .functor BUFZ 5, v0000021cc14d0d40_0, C4<00000>, C4<00000>, C4<00000>;
L_0000021cc1452ed0 .functor OR 1, v0000021cc14d1380_0, v0000021cc14d62d0_0, C4<0>, C4<0>;
v0000021cc144c050_0 .var "alu_add_d", 0 0;
v0000021cc144cd70_0 .var "alu_and_d", 0 0;
v0000021cc144cb90_0 .var "alu_eq_d", 0 0;
v0000021cc144c870_0 .var "alu_ge_d", 0 0;
v0000021cc144c910_0 .var "alu_geu_d", 0 0;
v0000021cc144c410_0 .var "alu_lt_d", 0 0;
v0000021cc144c4b0_0 .var "alu_ltu_d", 0 0;
v0000021cc144ccd0_0 .var "alu_neq_d", 0 0;
v0000021cc144caf0_0 .var "alu_or_d", 0 0;
v0000021cc144c370_0 .var "alu_sll_d", 0 0;
v0000021cc144ce10_0 .var "alu_slt_d", 0 0;
v0000021cc144ca50_0 .var "alu_sltu_d", 0 0;
v0000021cc144c550_0 .var "alu_sra_d", 0 0;
v0000021cc144c690_0 .var "alu_srl_d", 0 0;
v0000021cc144c0f0_0 .var "alu_sub_d", 0 0;
v0000021cc144c9b0_0 .var "alu_xor_d", 0 0;
v0000021cc144c5f0_0 .net "d_clk", 0 0, v0000021cc14d9f00_0;  alias, 1 drivers
v0000021cc144c190_0 .net "d_i_ce", 0 0, v0000021cc14d2350_0;  alias, 1 drivers
v0000021cc144c730_0 .net "d_i_flush", 0 0, v0000021cc14d28f0_0;  alias, 1 drivers
v0000021cc144c230_0 .net "d_i_instr", 31 0, v0000021cc14d7c70_0;  alias, 1 drivers
v0000021cc14d1240_0 .net "d_i_pc", 31 0, v0000021cc14d7f90_0;  alias, 1 drivers
v0000021cc14d1420_0 .net "d_i_stall", 0 0, v0000021cc14d62d0_0;  alias, 1 drivers
v0000021cc14d1f60_0 .net "d_o_addr_rd", 4 0, L_0000021cc1452a00;  alias, 1 drivers
v0000021cc14d1b00_0 .var "d_o_addr_rd_p", 4 0;
v0000021cc14d07a0_0 .net "d_o_addr_rs1", 4 0, L_0000021cc1452b50;  alias, 1 drivers
v0000021cc14d0a20_0 .var "d_o_addr_rs1_p", 4 0;
v0000021cc14d1060_0 .net "d_o_addr_rs2", 4 0, L_0000021cc14531e0;  alias, 1 drivers
v0000021cc14d19c0_0 .var "d_o_addr_rs2_p", 4 0;
v0000021cc14d0700_0 .var "d_o_alu", 13 0;
v0000021cc14d0840_0 .var "d_o_ce", 0 0;
v0000021cc14d1560_0 .var "d_o_exception", 3 0;
v0000021cc14d17e0_0 .var "d_o_flush", 0 0;
v0000021cc14d12e0_0 .var "d_o_funct3", 2 0;
v0000021cc14d1600_0 .var "d_o_imm", 31 0;
v0000021cc14d0980_0 .var "d_o_opcode", 10 0;
v0000021cc14d1ba0_0 .var "d_o_pc", 31 0;
v0000021cc14d1380_0 .var "d_o_stall", 0 0;
v0000021cc14d1e20_0 .net "d_rst", 0 0, v0000021cc14d9820_0;  alias, 1 drivers
v0000021cc14d0480_0 .var "funct3", 2 0;
v0000021cc14d1a60_0 .var "illegal_check", 0 0;
v0000021cc14d03e0_0 .var "imm_d", 31 0;
v0000021cc14d11a0_0 .var "opcode", 6 0;
v0000021cc14d2000_0 .var "opcode_auipc_d", 0 0;
v0000021cc14d0200_0 .var "opcode_branch_d", 0 0;
v0000021cc14d08e0_0 .var "opcode_fence_d", 0 0;
v0000021cc14d0b60_0 .var "opcode_itype_d", 0 0;
v0000021cc14d1c40_0 .var "opcode_jal_d", 0 0;
v0000021cc14d0de0_0 .var "opcode_jalr_d", 0 0;
v0000021cc14d0ac0_0 .var "opcode_load_word_d", 0 0;
v0000021cc14d0c00_0 .var "opcode_lui_d", 0 0;
v0000021cc14d1d80_0 .var "opcode_rtype_d", 0 0;
v0000021cc14d0ca0_0 .var "opcode_store_word_d", 0 0;
v0000021cc14d1ce0_0 .var "opcode_system_d", 0 0;
v0000021cc14d0520_0 .net "stall_bit", 0 0, L_0000021cc1452ed0;  1 drivers
v0000021cc14d14c0_0 .var "system_exeption", 0 0;
v0000021cc14d0d40_0 .var "temp_addr_rd", 4 0;
v0000021cc14d1880_0 .var "temp_addr_rs1", 4 0;
v0000021cc14d16a0_0 .var "temp_addr_rs2", 4 0;
v0000021cc14d1740_0 .var "valid_opcode", 0 0;
E_0000021cc1441740 .event anyedge, v0000021cc14d11a0_0, v0000021cc144c230_0;
E_0000021cc1442780/0 .event anyedge, v0000021cc14d1420_0, v0000021cc144c730_0, v0000021cc14d11a0_0, v0000021cc14d0480_0;
E_0000021cc1442780/1 .event anyedge, v0000021cc144c230_0;
E_0000021cc1442780 .event/or E_0000021cc1442780/0, E_0000021cc1442780/1;
E_0000021cc1442800/0 .event anyedge, v0000021cc144c230_0, v0000021cc14d11a0_0, v0000021cc14d0480_0, v0000021cc14d1d80_0;
E_0000021cc1442800/1 .event anyedge, v0000021cc14d0b60_0, v0000021cc14d0ac0_0, v0000021cc14d0ca0_0, v0000021cc14d0200_0;
E_0000021cc1442800/2 .event anyedge, v0000021cc14d1c40_0, v0000021cc14d0de0_0, v0000021cc14d0c00_0, v0000021cc14d2000_0;
E_0000021cc1442800/3 .event anyedge, v0000021cc14d1ce0_0, v0000021cc14d08e0_0, v0000021cc144c370_0, v0000021cc144c690_0;
E_0000021cc1442800/4 .event anyedge, v0000021cc144c550_0;
E_0000021cc1442800 .event/or E_0000021cc1442800/0, E_0000021cc1442800/1, E_0000021cc1442800/2, E_0000021cc1442800/3, E_0000021cc1442800/4;
E_0000021cc1442140/0 .event negedge, v0000021cc14d1e20_0;
E_0000021cc1442140/1 .event posedge, v0000021cc144c5f0_0;
E_0000021cc1442140 .event/or E_0000021cc1442140/0, E_0000021cc1442140/1;
S_0000021cc13fd8e0 .scope module, "re" "register" 4 80, 6 4 0, S_0000021cc14135e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "r_rst";
    .port_info 2 /INPUT 5 "r_addr_rs_1";
    .port_info 3 /INPUT 5 "r_addr_rs_2";
    .port_info 4 /INPUT 5 "r_addr_rd";
    .port_info 5 /INPUT 32 "r_data_rd";
    .port_info 6 /OUTPUT 32 "r_data_out_rs1";
    .port_info 7 /OUTPUT 32 "r_data_out_rs2";
    .port_info 8 /INPUT 1 "r_we";
    .port_info 9 /INPUT 1 "r_read_reg";
P_0000021cc1478090 .param/l "AWIDTH" 0 6 6, +C4<00000000000000000000000000000101>;
P_0000021cc14780c8 .param/l "DWIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
L_0000021cc1453100 .functor AND 1, v0000021cc14d81a0_0, L_0000021cc14d9280, C4<1>, C4<1>;
L_0000021cc14dc178 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000021cc14d0e80_0 .net/2u *"_ivl_0", 4 0, L_0000021cc14dc178;  1 drivers
v0000021cc14d1920_0 .net *"_ivl_2", 0 0, L_0000021cc14d9280;  1 drivers
v0000021cc14d1ec0 .array "data", 0 31, 31 0;
v0000021cc14d0160_0 .var/i "i", 31 0;
v0000021cc14d02a0_0 .net "r_addr_rd", 4 0, v0000021cc14d1b00_0;  alias, 1 drivers
v0000021cc14d0340_0 .net "r_addr_rs_1", 4 0, v0000021cc14d0a20_0;  alias, 1 drivers
v0000021cc14d05c0_0 .net "r_addr_rs_2", 4 0, v0000021cc14d19c0_0;  alias, 1 drivers
v0000021cc14d0f20_0 .net "r_clk", 0 0, v0000021cc14d9f00_0;  alias, 1 drivers
v0000021cc14d0660_0 .var "r_data_out_rs1", 31 0;
v0000021cc14d0fc0_0 .var "r_data_out_rs2", 31 0;
v0000021cc14d1100_0 .net "r_data_rd", 31 0, v0000021cc14d8ba0_0;  alias, 1 drivers
v0000021cc14d3930_0 .net "r_read_reg", 0 0, v0000021cc14da040_0;  alias, 1 drivers
v0000021cc14d3b10_0 .net "r_rst", 0 0, v0000021cc14d9820_0;  alias, 1 drivers
v0000021cc14d27b0_0 .net "r_wb", 0 0, L_0000021cc1453100;  1 drivers
v0000021cc14d3570_0 .net "r_we", 0 0, v0000021cc14d81a0_0;  alias, 1 drivers
L_0000021cc14d9280 .cmp/ne 5, v0000021cc14d1b00_0, L_0000021cc14dc178;
S_0000021cc13c3130 .scope module, "fi" "fetch_i" 3 54, 7 6 0, S_0000021cc13b5af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "fi_clk";
    .port_info 1 /INPUT 1 "fi_rst";
    .port_info 2 /OUTPUT 32 "fi_o_instr_fetch";
    .port_info 3 /OUTPUT 32 "fi_o_addr_instr";
    .port_info 4 /INPUT 1 "fi_change_pc";
    .port_info 5 /INPUT 32 "fi_alu_pc_value";
    .port_info 6 /OUTPUT 32 "fi_pc";
    .port_info 7 /INPUT 1 "fi_i_stall";
    .port_info 8 /OUTPUT 1 "fi_o_stall";
    .port_info 9 /OUTPUT 1 "fi_o_ce";
    .port_info 10 /INPUT 1 "fi_i_flush";
    .port_info 11 /OUTPUT 1 "fi_o_flush";
    .port_info 12 /INPUT 1 "fi_i_ce";
P_0000021cc1413900 .param/l "AWIDTH_INSTR" 0 7 9, +C4<00000000000000000000000000100000>;
P_0000021cc1413938 .param/l "DEPTH" 0 7 8, +C4<00000000000000000000000000100100>;
P_0000021cc1413970 .param/l "IWIDTH" 0 7 7, +C4<00000000000000000000000000100000>;
P_0000021cc14139a8 .param/l "PC_WIDTH" 0 7 10, +C4<00000000000000000000000000100000>;
v0000021cc14d74f0_0 .net "fi_alu_pc_value", 31 0, o0000021cc1481918;  alias, 0 drivers
v0000021cc14d6d70_0 .net "fi_change_pc", 0 0, o0000021cc1481948;  alias, 0 drivers
v0000021cc14d7270_0 .net "fi_clk", 0 0, v0000021cc14d9f00_0;  alias, 1 drivers
v0000021cc14d65f0_0 .net "fi_i_ce", 0 0, v0000021cc14d8ce0_0;  alias, 1 drivers
v0000021cc14d6230_0 .net "fi_i_flush", 0 0, v0000021cc14d8240_0;  alias, 1 drivers
v0000021cc14d78b0_0 .net "fi_i_stall", 0 0, v0000021cc14d8420_0;  alias, 1 drivers
v0000021cc14d7a90_0 .net "fi_i_syn", 0 0, v0000021cc14d2c10_0;  1 drivers
v0000021cc14d6cd0_0 .net "fi_o_ack", 0 0, v0000021cc14d6b90_0;  1 drivers
v0000021cc14d7db0_0 .net "fi_o_addr_instr", 31 0, v0000021cc14d3250_0;  alias, 1 drivers
v0000021cc14d7810_0 .net "fi_o_ce", 0 0, v0000021cc14d2350_0;  alias, 1 drivers
v0000021cc14d6410_0 .net "fi_o_flush", 0 0, v0000021cc14d28f0_0;  alias, 1 drivers
v0000021cc14d64b0_0 .net "fi_o_instr_fetch", 31 0, v0000021cc14d7c70_0;  alias, 1 drivers
v0000021cc14d6550_0 .net "fi_o_instr_mem", 31 0, v0000021cc14d6c30_0;  1 drivers
v0000021cc14d7590_0 .net "fi_o_stall", 0 0, v0000021cc14d62d0_0;  alias, 1 drivers
v0000021cc14d6e10_0 .net "fi_pc", 31 0, v0000021cc14d7f90_0;  alias, 1 drivers
v0000021cc14d6690_0 .net "fi_rst", 0 0, v0000021cc14d9820_0;  alias, 1 drivers
S_0000021cc13c32c0 .scope module, "f" "instruction_fetch" 7 47, 8 4 0, S_0000021cc13c3130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "f_clk";
    .port_info 1 /INPUT 1 "f_rst";
    .port_info 2 /INPUT 32 "f_i_instr";
    .port_info 3 /OUTPUT 32 "f_o_instr";
    .port_info 4 /OUTPUT 32 "f_o_addr_instr";
    .port_info 5 /INPUT 1 "f_change_pc";
    .port_info 6 /INPUT 32 "f_alu_pc_value";
    .port_info 7 /OUTPUT 32 "f_pc";
    .port_info 8 /OUTPUT 1 "f_o_syn";
    .port_info 9 /INPUT 1 "f_i_ack";
    .port_info 10 /INPUT 1 "f_i_stall";
    .port_info 11 /OUTPUT 1 "f_o_ce";
    .port_info 12 /OUTPUT 1 "f_o_stall";
    .port_info 13 /INPUT 1 "f_i_flush";
    .port_info 14 /OUTPUT 1 "f_o_flush";
    .port_info 15 /INPUT 1 "f_i_ce";
P_0000021cc13fec70 .param/l "AWIDTH_INSTR" 0 8 6, +C4<00000000000000000000000000100000>;
P_0000021cc13feca8 .param/l "IWIDTH" 0 8 5, +C4<00000000000000000000000000100000>;
P_0000021cc13fece0 .param/l "PC_WIDTH" 0 8 7, +C4<00000000000000000000000000100000>;
L_0000021cc1452e60 .functor OR 1, v0000021cc14d62d0_0, v0000021cc14d8420_0, C4<0>, C4<0>;
L_0000021cc1452920 .functor AND 1, v0000021cc14d2c10_0, L_0000021cc14d8560, C4<1>, C4<1>;
L_0000021cc1453480 .functor OR 1, L_0000021cc1452e60, L_0000021cc1452920, C4<0>, C4<0>;
L_0000021cc1452990 .functor OR 1, L_0000021cc1453480, L_0000021cc14d8880, C4<0>, C4<0>;
v0000021cc14d2e90_0 .net *"_ivl_11", 0 0, L_0000021cc14d8880;  1 drivers
v0000021cc14d32f0_0 .net *"_ivl_3", 0 0, L_0000021cc1452e60;  1 drivers
v0000021cc14d3f70_0 .net *"_ivl_5", 0 0, L_0000021cc14d8560;  1 drivers
v0000021cc14d2ad0_0 .net *"_ivl_7", 0 0, L_0000021cc1452920;  1 drivers
v0000021cc14d2cb0_0 .net *"_ivl_9", 0 0, L_0000021cc1453480;  1 drivers
v0000021cc14d2c10_0 .var "ce", 0 0;
v0000021cc14d3110_0 .var "ce_d", 0 0;
v0000021cc14d4010_0 .net "f_alu_pc_value", 31 0, o0000021cc1481918;  alias, 0 drivers
v0000021cc14d2fd0_0 .net "f_change_pc", 0 0, o0000021cc1481948;  alias, 0 drivers
v0000021cc14d2170_0 .net "f_clk", 0 0, v0000021cc14d9f00_0;  alias, 1 drivers
v0000021cc14d2f30_0 .net "f_i_ack", 0 0, v0000021cc14d6b90_0;  alias, 1 drivers
v0000021cc14d2210_0 .net "f_i_ce", 0 0, v0000021cc14d8ce0_0;  alias, 1 drivers
v0000021cc14d22b0_0 .net "f_i_flush", 0 0, v0000021cc14d8240_0;  alias, 1 drivers
v0000021cc14d31b0_0 .net "f_i_instr", 31 0, v0000021cc14d6c30_0;  alias, 1 drivers
v0000021cc14d3430_0 .net "f_i_stall", 0 0, v0000021cc14d8420_0;  alias, 1 drivers
v0000021cc14d3250_0 .var "f_o_addr_instr", 31 0;
v0000021cc14d2350_0 .var "f_o_ce", 0 0;
v0000021cc14d28f0_0 .var "f_o_flush", 0 0;
v0000021cc14d7c70_0 .var "f_o_instr", 31 0;
v0000021cc14d62d0_0 .var "f_o_stall", 0 0;
v0000021cc14d7450_0 .net "f_o_syn", 0 0, v0000021cc14d2c10_0;  alias, 1 drivers
v0000021cc14d7f90_0 .var "f_pc", 31 0;
v0000021cc14d7b30_0 .net "f_rst", 0 0, v0000021cc14d9820_0;  alias, 1 drivers
v0000021cc14d71d0_0 .var "i_addr_instr", 31 0;
v0000021cc14d67d0_0 .var "next_ce", 0 0;
v0000021cc14d6a50_0 .var "next_ce_d", 0 0;
v0000021cc14d6370_0 .var "next_i_addr_instr", 31 0;
v0000021cc14d6730_0 .var "next_o_addr_instr", 31 0;
v0000021cc14d8030_0 .var "next_o_ce", 0 0;
v0000021cc14d6190_0 .var "next_o_flush", 0 0;
v0000021cc14d6910_0 .var "next_o_instr", 31 0;
v0000021cc14d6870_0 .var "next_o_stall", 0 0;
v0000021cc14d69b0_0 .var "next_pc", 31 0;
v0000021cc14d6af0_0 .var "next_prev_pc", 31 0;
v0000021cc14d7e50_0 .var "prev_pc", 31 0;
v0000021cc14d7ef0_0 .net "stall", 0 0, L_0000021cc1452990;  1 drivers
E_0000021cc1442d40/0 .event anyedge, v0000021cc14d2c10_0, v0000021cc14d3110_0, v0000021cc144c190_0, v0000021cc14d1420_0;
E_0000021cc1442d40/1 .event anyedge, v0000021cc144c730_0, v0000021cc14d1240_0, v0000021cc14d71d0_0, v0000021cc14d3250_0;
E_0000021cc1442d40/2 .event anyedge, v0000021cc144c230_0, v0000021cc14d7e50_0, v0000021cc14d22b0_0, v0000021cc14d2fd0_0;
E_0000021cc1442d40/3 .event anyedge, v0000021cc14d2f30_0, v0000021cc14d3430_0, v0000021cc14d2210_0, v0000021cc14d7ef0_0;
E_0000021cc1442d40/4 .event anyedge, v0000021cc14d31b0_0, v0000021cc14d4010_0;
E_0000021cc1442d40 .event/or E_0000021cc1442d40/0, E_0000021cc1442d40/1, E_0000021cc1442d40/2, E_0000021cc1442d40/3, E_0000021cc1442d40/4;
L_0000021cc14d8560 .reduce/nor v0000021cc14d6b90_0;
L_0000021cc14d8880 .reduce/nor v0000021cc14d2c10_0;
S_0000021cc14066c0 .scope module, "t" "transmit" 7 35, 9 4 0, S_0000021cc13c3130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "t_clk";
    .port_info 1 /INPUT 1 "t_rst";
    .port_info 2 /INPUT 1 "t_i_syn";
    .port_info 3 /OUTPUT 32 "t_o_instr";
    .port_info 4 /OUTPUT 1 "t_o_ack";
P_0000021cc1478b10 .param/l "DEPTH" 0 9 6, +C4<00000000000000000000000000100100>;
P_0000021cc1478b48 .param/l "IWIDTH" 0 9 5, +C4<00000000000000000000000000100000>;
v0000021cc14d76d0_0 .var/i "counter", 31 0;
v0000021cc14d7bd0 .array "mem_instr", 35 0, 31 0;
v0000021cc14d7770_0 .net "t_clk", 0 0, v0000021cc14d9f00_0;  alias, 1 drivers
v0000021cc14d7090_0 .net "t_i_syn", 0 0, v0000021cc14d2c10_0;  alias, 1 drivers
v0000021cc14d7130_0 .var "t_i_syn_d", 0 0;
v0000021cc14d6b90_0 .var "t_o_ack", 0 0;
v0000021cc14d6c30_0 .var "t_o_instr", 31 0;
v0000021cc14d7d10_0 .net "t_rst", 0 0, v0000021cc14d9820_0;  alias, 1 drivers
S_0000021cc1372da0 .scope task, "reset" "reset" 2 70, 2 70 0, S_0000021cc13a4ea0;
 .timescale 0 0;
v0000021cc14d90a0_0 .var/i "counter", 31 0;
E_0000021cc1442d80 .event posedge, v0000021cc144c5f0_0;
TD_tb.reset ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021cc14d9820_0, 0, 1;
    %load/vec4 v0000021cc14d90a0_0;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000021cc1442d80;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021cc14d9820_0, 0, 1;
    %end;
    .scope S_0000021cc14066c0;
T_1 ;
    %vpi_call 9 22 "$readmemh", "./source/instr.txt", v0000021cc14d7bd0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000100011 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021cc14d76d0_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_0000021cc14066c0;
T_2 ;
    %wait E_0000021cc1442140;
    %load/vec4 v0000021cc14d7d10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021cc14d76d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021cc14d6b90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021cc14d6c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021cc14d7130_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000021cc14d7090_0;
    %assign/vec4 v0000021cc14d7130_0, 0;
    %load/vec4 v0000021cc14d7090_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v0000021cc14d7130_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %ix/getv/s 4, v0000021cc14d76d0_0;
    %load/vec4a v0000021cc14d7bd0, 4;
    %assign/vec4 v0000021cc14d6c30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021cc14d6b90_0, 0;
    %load/vec4 v0000021cc14d76d0_0;
    %cmpi/s 35, 0, 32;
    %jmp/0xz  T_2.5, 5;
    %load/vec4 v0000021cc14d76d0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000021cc14d76d0_0, 0;
    %jmp T_2.6;
T_2.5 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021cc14d76d0_0, 0;
T_2.6 ;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021cc14d6b90_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000021cc13c32c0;
T_3 ;
    %wait E_0000021cc1442140;
    %load/vec4 v0000021cc14d7b30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021cc14d62d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021cc14d2c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021cc14d28f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021cc14d7c70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021cc14d7f90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021cc14d71d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021cc14d3250_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021cc14d7e50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021cc14d3110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021cc14d2c10_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000021cc14d67d0_0;
    %assign/vec4 v0000021cc14d2c10_0, 0;
    %load/vec4 v0000021cc14d6a50_0;
    %assign/vec4 v0000021cc14d3110_0, 0;
    %load/vec4 v0000021cc14d6870_0;
    %assign/vec4 v0000021cc14d62d0_0, 0;
    %load/vec4 v0000021cc14d6190_0;
    %assign/vec4 v0000021cc14d28f0_0, 0;
    %load/vec4 v0000021cc14d6910_0;
    %assign/vec4 v0000021cc14d7c70_0, 0;
    %load/vec4 v0000021cc14d69b0_0;
    %assign/vec4 v0000021cc14d7f90_0, 0;
    %load/vec4 v0000021cc14d6af0_0;
    %assign/vec4 v0000021cc14d7e50_0, 0;
    %load/vec4 v0000021cc14d6370_0;
    %assign/vec4 v0000021cc14d71d0_0, 0;
    %load/vec4 v0000021cc14d6730_0;
    %assign/vec4 v0000021cc14d3250_0, 0;
    %load/vec4 v0000021cc14d8030_0;
    %assign/vec4 v0000021cc14d2350_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000021cc13c32c0;
T_4 ;
    %wait E_0000021cc1442d40;
    %load/vec4 v0000021cc14d2c10_0;
    %store/vec4 v0000021cc14d67d0_0, 0, 1;
    %load/vec4 v0000021cc14d3110_0;
    %store/vec4 v0000021cc14d6a50_0, 0, 1;
    %load/vec4 v0000021cc14d2350_0;
    %store/vec4 v0000021cc14d8030_0, 0, 1;
    %load/vec4 v0000021cc14d62d0_0;
    %store/vec4 v0000021cc14d6870_0, 0, 1;
    %load/vec4 v0000021cc14d28f0_0;
    %store/vec4 v0000021cc14d6190_0, 0, 1;
    %load/vec4 v0000021cc14d7f90_0;
    %store/vec4 v0000021cc14d69b0_0, 0, 32;
    %load/vec4 v0000021cc14d71d0_0;
    %store/vec4 v0000021cc14d6370_0, 0, 32;
    %load/vec4 v0000021cc14d3250_0;
    %store/vec4 v0000021cc14d6730_0, 0, 32;
    %load/vec4 v0000021cc14d7c70_0;
    %store/vec4 v0000021cc14d6910_0, 0, 32;
    %load/vec4 v0000021cc14d7e50_0;
    %store/vec4 v0000021cc14d6af0_0, 0, 32;
    %load/vec4 v0000021cc14d22b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021cc14d67d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021cc14d6190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021cc14d6870_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021cc14d6910_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000021cc14d2fd0_0;
    %flag_set/vec4 9;
    %jmp/1 T_4.5, 9;
    %load/vec4 v0000021cc14d2f30_0;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_4.5;
    %flag_get/vec4 9;
    %jmp/0 T_4.4, 9;
    %load/vec4 v0000021cc14d3430_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_4.6, 9;
    %load/vec4 v0000021cc14d62d0_0;
    %or;
T_4.6;
    %nor/r;
    %and;
T_4.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021cc14d67d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021cc14d6870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021cc14d6190_0, 0, 1;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0000021cc14d2210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.7, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021cc14d67d0_0, 0, 1;
T_4.7 ;
T_4.3 ;
T_4.1 ;
    %load/vec4 v0000021cc14d2c10_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.13, 10;
    %load/vec4 v0000021cc14d2f30_0;
    %and;
T_4.13;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.12, 9;
    %load/vec4 v0000021cc14d7ef0_0;
    %nor/r;
    %and;
T_4.12;
    %flag_set/vec4 8;
    %jmp/1 T_4.11, 8;
    %load/vec4 v0000021cc14d7ef0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_4.15, 11;
    %load/vec4 v0000021cc14d2350_0;
    %nor/r;
    %and;
T_4.15;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.14, 10;
    %load/vec4 v0000021cc14d2c10_0;
    %and;
T_4.14;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.11;
    %jmp/0xz  T_4.9, 8;
    %load/vec4 v0000021cc14d7e50_0;
    %store/vec4 v0000021cc14d6370_0, 0, 32;
    %load/vec4 v0000021cc14d71d0_0;
    %store/vec4 v0000021cc14d6730_0, 0, 32;
    %load/vec4 v0000021cc14d31b0_0;
    %store/vec4 v0000021cc14d6910_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021cc14d6190_0, 0, 1;
T_4.9 ;
    %load/vec4 v0000021cc14d7ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.16, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021cc14d8030_0, 0, 1;
    %jmp T_4.17;
T_4.16 ;
    %load/vec4 v0000021cc14d3110_0;
    %store/vec4 v0000021cc14d8030_0, 0, 1;
T_4.17 ;
    %load/vec4 v0000021cc14d2f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.18, 8;
    %load/vec4 v0000021cc14d7f90_0;
    %store/vec4 v0000021cc14d6af0_0, 0, 32;
    %load/vec4 v0000021cc14d2fd0_0;
    %flag_set/vec4 8;
    %jmp/1 T_4.22, 8;
    %load/vec4 v0000021cc14d22b0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.22;
    %jmp/0xz  T_4.20, 8;
    %load/vec4 v0000021cc14d4010_0;
    %store/vec4 v0000021cc14d69b0_0, 0, 32;
    %jmp T_4.21;
T_4.20 ;
    %load/vec4 v0000021cc14d7f90_0;
    %addi 4, 0, 32;
    %store/vec4 v0000021cc14d69b0_0, 0, 32;
    %load/vec4 v0000021cc14d2c10_0;
    %store/vec4 v0000021cc14d6a50_0, 0, 1;
T_4.21 ;
T_4.18 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000021cc13f98f0;
T_5 ;
    %wait E_0000021cc1442140;
    %load/vec4 v0000021cc14d1e20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021cc14d0840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021cc14d1740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021cc14d1a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021cc14d14c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000021cc14d16a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000021cc14d0a20_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000021cc14d19c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000021cc14d1b00_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000021cc14d16a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000021cc14d1880_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000021cc14d0d40_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000021cc14d0840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.4, 9;
    %load/vec4 v0000021cc14d0520_0;
    %nor/r;
    %and;
T_5.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0000021cc14d1240_0;
    %assign/vec4 v0000021cc14d1ba0_0, 0;
    %load/vec4 v0000021cc14d1880_0;
    %assign/vec4 v0000021cc14d0a20_0, 0;
    %load/vec4 v0000021cc14d16a0_0;
    %assign/vec4 v0000021cc14d19c0_0, 0;
    %load/vec4 v0000021cc14d0d40_0;
    %assign/vec4 v0000021cc14d1b00_0, 0;
    %load/vec4 v0000021cc14d0480_0;
    %assign/vec4 v0000021cc14d12e0_0, 0;
    %load/vec4 v0000021cc14d11a0_0;
    %pad/u 11;
    %assign/vec4 v0000021cc14d0980_0, 0;
    %load/vec4 v0000021cc14d03e0_0;
    %assign/vec4 v0000021cc14d1600_0, 0;
    %load/vec4 v0000021cc144c050_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021cc14d0700_0, 4, 5;
    %load/vec4 v0000021cc144c0f0_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021cc14d0700_0, 4, 5;
    %load/vec4 v0000021cc144ce10_0;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021cc14d0700_0, 4, 5;
    %load/vec4 v0000021cc144ca50_0;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021cc14d0700_0, 4, 5;
    %load/vec4 v0000021cc144c9b0_0;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021cc14d0700_0, 4, 5;
    %load/vec4 v0000021cc144caf0_0;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021cc14d0700_0, 4, 5;
    %load/vec4 v0000021cc144cd70_0;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021cc14d0700_0, 4, 5;
    %load/vec4 v0000021cc144c370_0;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021cc14d0700_0, 4, 5;
    %load/vec4 v0000021cc144c690_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021cc14d0700_0, 4, 5;
    %load/vec4 v0000021cc144c550_0;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021cc14d0700_0, 4, 5;
    %load/vec4 v0000021cc144cb90_0;
    %ix/load 4, 10, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021cc14d0700_0, 4, 5;
    %load/vec4 v0000021cc144ccd0_0;
    %ix/load 4, 11, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021cc14d0700_0, 4, 5;
    %load/vec4 v0000021cc144c870_0;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021cc14d0700_0, 4, 5;
    %load/vec4 v0000021cc144c910_0;
    %ix/load 4, 13, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021cc14d0700_0, 4, 5;
    %load/vec4 v0000021cc14d1d80_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021cc14d0980_0, 4, 5;
    %load/vec4 v0000021cc14d0b60_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021cc14d0980_0, 4, 5;
    %load/vec4 v0000021cc14d0ac0_0;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021cc14d0980_0, 4, 5;
    %load/vec4 v0000021cc14d0ca0_0;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021cc14d0980_0, 4, 5;
    %load/vec4 v0000021cc14d0200_0;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021cc14d0980_0, 4, 5;
    %load/vec4 v0000021cc14d1c40_0;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021cc14d0980_0, 4, 5;
    %load/vec4 v0000021cc14d0de0_0;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021cc14d0980_0, 4, 5;
    %load/vec4 v0000021cc14d0c00_0;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021cc14d0980_0, 4, 5;
    %load/vec4 v0000021cc14d2000_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021cc14d0980_0, 4, 5;
    %load/vec4 v0000021cc14d1ce0_0;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021cc14d0980_0, 4, 5;
    %load/vec4 v0000021cc14d08e0_0;
    %ix/load 4, 10, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021cc14d0980_0, 4, 5;
T_5.2 ;
    %load/vec4 v0000021cc14d11a0_0;
    %pad/u 11;
    %assign/vec4 v0000021cc14d0980_0, 0;
    %load/vec4 v0000021cc14d1740_0;
    %nor/r;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_5.5, 8;
    %load/vec4 v0000021cc14d1a60_0;
    %or;
T_5.5;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021cc14d1560_0, 4, 5;
    %load/vec4 v0000021cc14d14c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.8, 9;
    %load/vec4 v0000021cc144c230_0;
    %parti/s 2, 20, 6;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.8;
    %flag_set/vec4 8;
    %jmp/0 T_5.6, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_5.7, 8;
T_5.6 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_5.7, 8;
 ; End of false expr.
    %blend;
T_5.7;
    %pad/s 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021cc14d1560_0, 4, 5;
    %load/vec4 v0000021cc14d14c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.11, 9;
    %load/vec4 v0000021cc144c230_0;
    %parti/s 2, 20, 6;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0 T_5.9, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_5.10, 8;
T_5.9 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_5.10, 8;
 ; End of false expr.
    %blend;
T_5.10;
    %pad/s 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021cc14d1560_0, 4, 5;
    %load/vec4 v0000021cc14d14c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.14, 9;
    %load/vec4 v0000021cc144c230_0;
    %parti/s 2, 20, 6;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0 T_5.12, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_5.13, 8;
T_5.12 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_5.13, 8;
 ; End of false expr.
    %blend;
T_5.13;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000021cc14d1560_0, 4, 5;
    %load/vec4 v0000021cc144c730_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.17, 9;
    %load/vec4 v0000021cc14d0520_0;
    %nor/r;
    %and;
T_5.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021cc14d0840_0, 0;
    %jmp T_5.16;
T_5.15 ;
    %load/vec4 v0000021cc14d0520_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.18, 8;
    %load/vec4 v0000021cc144c190_0;
    %assign/vec4 v0000021cc14d0840_0, 0;
    %jmp T_5.19;
T_5.18 ;
    %load/vec4 v0000021cc14d0520_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.22, 9;
    %load/vec4 v0000021cc14d1420_0;
    %nor/r;
    %and;
T_5.22;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.20, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021cc14d0840_0, 0;
T_5.20 ;
T_5.19 ;
T_5.16 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000021cc13f98f0;
T_6 ;
    %wait E_0000021cc1442800;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000021cc14d1880_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000021cc14d16a0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000021cc14d0d40_0, 0, 5;
    %load/vec4 v0000021cc144c230_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0000021cc14d11a0_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000021cc14d0480_0, 0, 3;
    %load/vec4 v0000021cc14d11a0_0;
    %pushi/vec4 51, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000021cc14d1d80_0, 0, 1;
    %load/vec4 v0000021cc14d11a0_0;
    %pushi/vec4 19, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000021cc14d0b60_0, 0, 1;
    %load/vec4 v0000021cc14d11a0_0;
    %pushi/vec4 3, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000021cc14d0ac0_0, 0, 1;
    %load/vec4 v0000021cc14d11a0_0;
    %pushi/vec4 35, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000021cc14d0ca0_0, 0, 1;
    %load/vec4 v0000021cc14d11a0_0;
    %pushi/vec4 99, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000021cc14d0200_0, 0, 1;
    %load/vec4 v0000021cc14d11a0_0;
    %pushi/vec4 111, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000021cc14d1c40_0, 0, 1;
    %load/vec4 v0000021cc14d11a0_0;
    %pushi/vec4 103, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000021cc14d0de0_0, 0, 1;
    %load/vec4 v0000021cc14d11a0_0;
    %pushi/vec4 55, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000021cc14d0c00_0, 0, 1;
    %load/vec4 v0000021cc14d11a0_0;
    %pushi/vec4 23, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000021cc14d2000_0, 0, 1;
    %load/vec4 v0000021cc14d11a0_0;
    %pushi/vec4 115, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000021cc14d1ce0_0, 0, 1;
    %load/vec4 v0000021cc14d11a0_0;
    %pushi/vec4 15, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000021cc14d08e0_0, 0, 1;
    %load/vec4 v0000021cc14d11a0_0;
    %cmpi/e 115, 0, 7;
    %flag_get/vec4 4;
    %jmp/0 T_6.0, 4;
    %load/vec4 v0000021cc14d0480_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.0;
    %store/vec4 v0000021cc14d14c0_0, 0, 1;
    %load/vec4 v0000021cc14d1d80_0;
    %flag_set/vec4 8;
    %jmp/1 T_6.10, 8;
    %load/vec4 v0000021cc14d0b60_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.10;
    %jmp/1 T_6.9, 8;
    %load/vec4 v0000021cc14d0ac0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.9;
    %jmp/1 T_6.8, 8;
    %load/vec4 v0000021cc14d0ca0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.8;
    %jmp/1 T_6.7, 8;
    %load/vec4 v0000021cc14d0200_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.7;
    %jmp/1 T_6.6, 8;
    %load/vec4 v0000021cc14d1c40_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.6;
    %jmp/1 T_6.5, 8;
    %load/vec4 v0000021cc14d0de0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.5;
    %jmp/1 T_6.4, 8;
    %load/vec4 v0000021cc14d0c00_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.4;
    %jmp/1 T_6.3, 8;
    %load/vec4 v0000021cc14d2000_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.3;
    %jmp/1 T_6.2, 8;
    %load/vec4 v0000021cc14d1ce0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.2;
    %flag_get/vec4 8;
    %jmp/1 T_6.1, 8;
    %load/vec4 v0000021cc14d08e0_0;
    %or;
T_6.1;
    %store/vec4 v0000021cc14d1740_0, 0, 1;
    %load/vec4 v0000021cc14d0b60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.12, 9;
    %load/vec4 v0000021cc144c370_0;
    %flag_set/vec4 9;
    %jmp/1 T_6.14, 9;
    %load/vec4 v0000021cc144c690_0;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_6.14;
    %flag_get/vec4 9;
    %jmp/1 T_6.13, 9;
    %load/vec4 v0000021cc144c550_0;
    %or;
T_6.13;
    %and;
T_6.12;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_6.11, 8;
    %load/vec4 v0000021cc144c230_0;
    %parti/s 1, 25, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.11;
    %store/vec4 v0000021cc14d1a60_0, 0, 1;
    %load/vec4 v0000021cc14d1d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.15, 8;
    %load/vec4 v0000021cc144c230_0;
    %parti/s 5, 20, 6;
    %store/vec4 v0000021cc14d16a0_0, 0, 5;
    %load/vec4 v0000021cc144c230_0;
    %parti/s 5, 15, 5;
    %store/vec4 v0000021cc14d1880_0, 0, 5;
    %load/vec4 v0000021cc144c230_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0000021cc14d0d40_0, 0, 5;
    %load/vec4 v0000021cc144c230_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0000021cc14d0480_0, 0, 3;
    %jmp T_6.16;
T_6.15 ;
    %load/vec4 v0000021cc14d0b60_0;
    %flag_set/vec4 8;
    %jmp/1 T_6.22, 8;
    %load/vec4 v0000021cc14d0ac0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.22;
    %jmp/1 T_6.21, 8;
    %load/vec4 v0000021cc14d0de0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.21;
    %jmp/1 T_6.20, 8;
    %load/vec4 v0000021cc14d1ce0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.20;
    %jmp/1 T_6.19, 8;
    %load/vec4 v0000021cc14d08e0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.19;
    %jmp/0xz  T_6.17, 8;
    %pushi/vec4 31, 31, 5;
    %store/vec4 v0000021cc14d16a0_0, 0, 5;
    %load/vec4 v0000021cc144c230_0;
    %parti/s 5, 15, 5;
    %store/vec4 v0000021cc14d1880_0, 0, 5;
    %load/vec4 v0000021cc144c230_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0000021cc14d0d40_0, 0, 5;
    %load/vec4 v0000021cc144c230_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0000021cc14d0480_0, 0, 3;
    %jmp T_6.18;
T_6.17 ;
    %load/vec4 v0000021cc14d0ca0_0;
    %flag_set/vec4 8;
    %jmp/1 T_6.25, 8;
    %load/vec4 v0000021cc14d0200_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.25;
    %jmp/0xz  T_6.23, 8;
    %load/vec4 v0000021cc144c230_0;
    %parti/s 5, 20, 6;
    %store/vec4 v0000021cc14d16a0_0, 0, 5;
    %load/vec4 v0000021cc144c230_0;
    %parti/s 5, 15, 5;
    %store/vec4 v0000021cc14d1880_0, 0, 5;
    %pushi/vec4 31, 31, 5;
    %store/vec4 v0000021cc14d0d40_0, 0, 5;
    %load/vec4 v0000021cc144c230_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0000021cc14d0480_0, 0, 3;
    %jmp T_6.24;
T_6.23 ;
    %load/vec4 v0000021cc14d0c00_0;
    %flag_set/vec4 8;
    %jmp/1 T_6.29, 8;
    %load/vec4 v0000021cc14d2000_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.29;
    %jmp/1 T_6.28, 8;
    %load/vec4 v0000021cc14d1c40_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.28;
    %jmp/0xz  T_6.26, 8;
    %pushi/vec4 31, 31, 5;
    %store/vec4 v0000021cc14d16a0_0, 0, 5;
    %pushi/vec4 31, 31, 5;
    %store/vec4 v0000021cc14d1880_0, 0, 5;
    %load/vec4 v0000021cc144c230_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0000021cc14d0d40_0, 0, 5;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0000021cc14d0480_0, 0, 3;
    %jmp T_6.27;
T_6.26 ;
    %pushi/vec4 31, 31, 5;
    %store/vec4 v0000021cc14d16a0_0, 0, 5;
    %pushi/vec4 31, 31, 5;
    %store/vec4 v0000021cc14d1880_0, 0, 5;
    %pushi/vec4 31, 31, 5;
    %store/vec4 v0000021cc14d0d40_0, 0, 5;
    %pushi/vec4 127, 127, 7;
    %store/vec4 v0000021cc14d11a0_0, 0, 7;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0000021cc14d0480_0, 0, 3;
T_6.27 ;
T_6.24 ;
T_6.18 ;
T_6.16 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000021cc13f98f0;
T_7 ;
    %wait E_0000021cc1442780;
    %load/vec4 v0000021cc14d1420_0;
    %store/vec4 v0000021cc14d1380_0, 0, 1;
    %load/vec4 v0000021cc144c730_0;
    %store/vec4 v0000021cc14d17e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021cc144c050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021cc144c0f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021cc144ce10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021cc144ca50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021cc144c9b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021cc144caf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021cc144cd70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021cc144c370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021cc144c690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021cc144c550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021cc144cb90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021cc144ccd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021cc144c410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021cc144c4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021cc144c870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021cc144c910_0, 0, 1;
    %load/vec4 v0000021cc14d11a0_0;
    %cmpi/e 51, 0, 7;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000021cc14d11a0_0;
    %cmpi/e 19, 0, 7;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0000021cc14d11a0_0;
    %cmpi/e 51, 0, 7;
    %jmp/0xz  T_7.3, 4;
    %load/vec4 v0000021cc14d0480_0;
    %cmpi/e 0, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_7.7, 4;
    %load/vec4 v0000021cc144c230_0;
    %parti/s 1, 30, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021cc144c050_0, 0, 1;
    %jmp T_7.6;
T_7.5 ;
    %load/vec4 v0000021cc14d0480_0;
    %cmpi/e 0, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_7.10, 4;
    %load/vec4 v0000021cc144c230_0;
    %parti/s 1, 30, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021cc144c0f0_0, 0, 1;
T_7.8 ;
T_7.6 ;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v0000021cc14d0480_0;
    %cmpi/e 0, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_7.11, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.12, 8;
T_7.11 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.12, 8;
 ; End of false expr.
    %blend;
T_7.12;
    %pad/s 1;
    %store/vec4 v0000021cc144c050_0, 0, 1;
T_7.4 ;
    %load/vec4 v0000021cc14d0480_0;
    %cmpi/e 2, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_7.13, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.14, 8;
T_7.13 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.14, 8;
 ; End of false expr.
    %blend;
T_7.14;
    %pad/s 1;
    %store/vec4 v0000021cc144ce10_0, 0, 1;
    %load/vec4 v0000021cc14d0480_0;
    %cmpi/e 3, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_7.15, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.16, 8;
T_7.15 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.16, 8;
 ; End of false expr.
    %blend;
T_7.16;
    %pad/s 1;
    %store/vec4 v0000021cc144ca50_0, 0, 1;
    %load/vec4 v0000021cc14d0480_0;
    %cmpi/e 4, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_7.17, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.18, 8;
T_7.17 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.18, 8;
 ; End of false expr.
    %blend;
T_7.18;
    %pad/s 1;
    %store/vec4 v0000021cc144c9b0_0, 0, 1;
    %load/vec4 v0000021cc14d0480_0;
    %cmpi/e 6, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_7.19, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.20, 8;
T_7.19 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.20, 8;
 ; End of false expr.
    %blend;
T_7.20;
    %pad/s 1;
    %store/vec4 v0000021cc144caf0_0, 0, 1;
    %load/vec4 v0000021cc14d0480_0;
    %cmpi/e 7, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_7.21, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.22, 8;
T_7.21 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.22, 8;
 ; End of false expr.
    %blend;
T_7.22;
    %pad/s 1;
    %store/vec4 v0000021cc144cd70_0, 0, 1;
    %load/vec4 v0000021cc14d0480_0;
    %cmpi/e 1, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_7.23, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.24, 8;
T_7.23 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.24, 8;
 ; End of false expr.
    %blend;
T_7.24;
    %pad/s 1;
    %store/vec4 v0000021cc144c370_0, 0, 1;
    %load/vec4 v0000021cc14d0480_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_7.25, 4;
    %load/vec4 v0000021cc144c230_0;
    %parti/s 1, 30, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.27, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021cc144c690_0, 0, 1;
    %jmp T_7.28;
T_7.27 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021cc144c550_0, 0, 1;
T_7.28 ;
T_7.25 ;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000021cc14d11a0_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_7.29, 4;
    %load/vec4 v0000021cc14d0480_0;
    %cmpi/e 0, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_7.31, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.32, 8;
T_7.31 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.32, 8;
 ; End of false expr.
    %blend;
T_7.32;
    %pad/s 1;
    %store/vec4 v0000021cc144cb90_0, 0, 1;
    %load/vec4 v0000021cc14d0480_0;
    %cmpi/e 1, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_7.33, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.34, 8;
T_7.33 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.34, 8;
 ; End of false expr.
    %blend;
T_7.34;
    %pad/s 1;
    %store/vec4 v0000021cc144ccd0_0, 0, 1;
    %load/vec4 v0000021cc14d0480_0;
    %cmpi/e 4, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_7.35, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.36, 8;
T_7.35 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.36, 8;
 ; End of false expr.
    %blend;
T_7.36;
    %pad/s 1;
    %store/vec4 v0000021cc144c410_0, 0, 1;
    %load/vec4 v0000021cc14d0480_0;
    %cmpi/e 5, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_7.37, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.38, 8;
T_7.37 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.38, 8;
 ; End of false expr.
    %blend;
T_7.38;
    %pad/s 1;
    %store/vec4 v0000021cc144c870_0, 0, 1;
    %load/vec4 v0000021cc14d0480_0;
    %cmpi/e 6, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_7.39, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.40, 8;
T_7.39 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.40, 8;
 ; End of false expr.
    %blend;
T_7.40;
    %pad/s 1;
    %store/vec4 v0000021cc144c4b0_0, 0, 1;
    %load/vec4 v0000021cc14d0480_0;
    %cmpi/e 7, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_7.41, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.42, 8;
T_7.41 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.42, 8;
 ; End of false expr.
    %blend;
T_7.42;
    %pad/s 1;
    %store/vec4 v0000021cc144c910_0, 0, 1;
    %jmp T_7.30;
T_7.29 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021cc144c050_0, 0, 1;
T_7.30 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000021cc13f98f0;
T_8 ;
    %wait E_0000021cc1441740;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021cc14d03e0_0, 0, 32;
    %load/vec4 v0000021cc14d11a0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 115, 0, 7;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 7;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021cc14d03e0_0, 0, 32;
    %jmp T_8.12;
T_8.0 ;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0000021cc14d03e0_0, 0, 32;
    %jmp T_8.12;
T_8.1 ;
    %load/vec4 v0000021cc144c230_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000021cc144c230_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000021cc14d03e0_0, 0, 32;
    %jmp T_8.12;
T_8.2 ;
    %load/vec4 v0000021cc144c230_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000021cc144c230_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000021cc14d03e0_0, 0, 32;
    %jmp T_8.12;
T_8.3 ;
    %load/vec4 v0000021cc144c230_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000021cc144c230_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000021cc14d03e0_0, 0, 32;
    %jmp T_8.12;
T_8.4 ;
    %load/vec4 v0000021cc144c230_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000021cc144c230_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000021cc144c230_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000021cc14d03e0_0, 0, 32;
    %jmp T_8.12;
T_8.5 ;
    %load/vec4 v0000021cc144c230_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000021cc144c230_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000021cc144c230_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000021cc144c230_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000021cc14d03e0_0, 0, 32;
    %jmp T_8.12;
T_8.6 ;
    %load/vec4 v0000021cc144c230_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v0000021cc144c230_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000021cc144c230_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000021cc144c230_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000021cc14d03e0_0, 0, 32;
    %jmp T_8.12;
T_8.7 ;
    %load/vec4 v0000021cc144c230_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0000021cc14d03e0_0, 0, 32;
    %jmp T_8.12;
T_8.8 ;
    %load/vec4 v0000021cc144c230_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0000021cc14d03e0_0, 0, 32;
    %jmp T_8.12;
T_8.9 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0000021cc144c230_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000021cc14d03e0_0, 0, 32;
    %jmp T_8.12;
T_8.10 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0000021cc144c230_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000021cc14d03e0_0, 0, 32;
    %jmp T_8.12;
T_8.12 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000021cc13fd8e0;
T_9 ;
    %wait E_0000021cc1442140;
    %load/vec4 v0000021cc14d3b10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021cc14d0160_0, 0, 32;
T_9.2 ;
    %load/vec4 v0000021cc14d0160_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_9.3, 5;
    %load/vec4 v0000021cc14d0160_0;
    %ix/getv/s 3, v0000021cc14d0160_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021cc14d1ec0, 0, 4;
    %load/vec4 v0000021cc14d0160_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021cc14d0160_0, 0, 32;
    %jmp T_9.2;
T_9.3 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021cc14d0660_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021cc14d0fc0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000021cc14d27b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0000021cc14d1100_0;
    %load/vec4 v0000021cc14d02a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021cc14d1ec0, 0, 4;
T_9.4 ;
    %load/vec4 v0000021cc14d3930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0000021cc14d0340_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000021cc14d1ec0, 4;
    %assign/vec4 v0000021cc14d0660_0, 0;
    %load/vec4 v0000021cc14d05c0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000021cc14d1ec0, 4;
    %assign/vec4 v0000021cc14d0fc0_0, 0;
T_9.6 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000021cc13a4ea0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021cc14d9f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021cc14d8420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021cc14d8240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021cc14d8ce0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021cc14d8ba0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021cc14da040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021cc14d81a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021cc14d8ec0_0, 0, 32;
    %end;
    .thread T_10;
    .scope S_0000021cc13a4ea0;
T_11 ;
    %delay 5, 0;
    %load/vec4 v0000021cc14d9f00_0;
    %inv;
    %store/vec4 v0000021cc14d9f00_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0000021cc13a4ea0;
T_12 ;
    %vpi_call 2 66 "$dumpfile", "./waveform/connect.vcd" {0 0 0};
    %vpi_call 2 67 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000021cc13a4ea0 {0 0 0};
    %end;
    .thread T_12;
    .scope S_0000021cc13a4ea0;
T_13 ;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000021cc14d90a0_0, 0, 32;
    %fork TD_tb.reset, S_0000021cc1372da0;
    %join;
    %wait E_0000021cc1442d80;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021cc14d8ce0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021cc14d8ec0_0, 0, 32;
T_13.0 ;
    %load/vec4 v0000021cc14d8ec0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_13.1, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021cc14d81a0_0, 0, 1;
    %load/vec4 v0000021cc14d8ec0_0;
    %store/vec4 v0000021cc14d8ba0_0, 0, 32;
    %wait E_0000021cc1442d80;
    %load/vec4 v0000021cc14d8ec0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021cc14d8ec0_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021cc14d81a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021cc14d8ec0_0, 0, 32;
T_13.2 ;
    %load/vec4 v0000021cc14d8ec0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_13.3, 5;
    %wait E_0000021cc1442d80;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021cc14da040_0, 0, 1;
    %load/vec4 v0000021cc14d8ec0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021cc14d8ec0_0, 0, 32;
    %jmp T_13.2;
T_13.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021cc14da040_0, 0, 1;
    %pushi/vec4 36, 0, 32;
T_13.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_13.5, 5;
    %jmp/1 T_13.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000021cc1442d80;
    %jmp T_13.4;
T_13.5 ;
    %pop/vec4 1;
    %delay 2000, 0;
    %vpi_call 2 98 "$finish" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0000021cc13a4ea0;
T_14 ;
    %vpi_call 2 102 "$monitor", $time, " ", "fi_o_instr_fetch = %h, ds_data_out_rs1 = %d, ds_data_out_rs2 = %d, ds_o_opcode = %b, ds_o_alu = %b, ds_o_imm = %b, ds_o_funct3 = %b, ds_o_addr_rd_p = %d, ds_o_addr_rs2_p = %d, ds_o_addr_rs1_p = %d", v0000021cc14d84c0_0, v0000021cc14d86a0_0, v0000021cc14d9e60_0, v0000021cc14d9fa0_0, v0000021cc14d98c0_0, v0000021cc14d9b40_0, v0000021cc14d8c40_0, v0000021cc14d9140_0, v0000021cc14d8b00_0, v0000021cc14d87e0_0 {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    ".\test\tb_connect.v";
    "././source/connect_fet_de.v";
    "././source/decoder_stage.v";
    "././source/decoder.v";
    "././source/register_file.v";
    "././source/fetch_stage.v";
    "././source/fetch_instruction.v";
    "././source/transmit_instruction.v";
