vhdtdtfi -lang verilog -prj Start -o "C:/Users/adhit/Desktop/Processor Design/Projects/Processor/Start/MDR.tfi" -lib work "C:/Users/adhit/Desktop/Processor Design/Projects/Processor/Start//MDR.v" -module MDR -template C:/Xilinx/14.7/ISE_DS/ISE//data/tfi.tft -deleteonerror 
xst -intstyle ise -ifn "C:/Users/adhit/Desktop/Processor Design/Projects/Processor/Start/MDR.xst" -ofn "C:/Users/adhit/Desktop/Processor Design/Projects/Processor/Start/MDR.syr" 
xst -intstyle ise -ifn "C:/Users/adhit/Desktop/Processor Design/Projects/Processor/Start/MDR.xst" -ofn "C:/Users/adhit/Desktop/Processor Design/Projects/Processor/Start/MDR.syr" 
vhdtdtfi -lang verilog -prj Start -o "C:/Users/adhit/Desktop/Processor Design/Projects/Start/MDR.tfi" -lib work "C:/Users/adhit/Desktop/Processor Design/Projects/Start//MDR.v" -module MDR -template C:/Xilinx/14.7/ISE_DS/ISE//data/tfi.tft -deleteonerror 
