
Oscar.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002b68  080001ac  080001ac  000101ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000017c  08002d14  08002d14  00012d14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000018  08002e90  08002e90  00012e90  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08002ea8  08002ea8  00012ea8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000007c  20000000  08002eac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  0002007c  2**0
                  CONTENTS
  7 .bss          00000b14  2000007c  2000007c  0002007c  2**2
                  ALLOC
  8 ._user_heap_stack 00000400  20000b90  20000b90  0002007c  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 10 .debug_info   00006773  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00000fde  00000000  00000000  0002681f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000400  00000000  00000000  00027800  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000003a8  00000000  00000000  00027c00  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00001c33  00000000  00000000  00027fa8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00004277  00000000  00000000  00029bdb  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0002de52  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00007f58  00000000  00000000  0002ded0  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stab         00000030  00000000  00000000  00036018  2**2
                  CONTENTS, READONLY, DEBUGGING
 19 .stabstr      000001ed  00000000  00000000  00035e28  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	; (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	2000007c 	.word	0x2000007c
 80001c8:	00000000 	.word	0x00000000
 80001cc:	08002cfc 	.word	0x08002cfc

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	; (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	; (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	; (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	20000080 	.word	0x20000080
 80001e8:	08002cfc 	.word	0x08002cfc

080001ec <TM_DMA_ClearFlag>:
void TM_DMA_ClearFlags(DMA_Stream_TypeDef* DMA_Stream) {
	/* Clear all flags */
	TM_DMA_ClearFlag(DMA_Stream, DMA_FLAG_ALL);
}

void TM_DMA_ClearFlag(DMA_Stream_TypeDef* DMA_Stream, uint32_t flag) {
 80001ec:	b480      	push	{r7}
 80001ee:	b085      	sub	sp, #20
 80001f0:	af00      	add	r7, sp, #0
 80001f2:	6078      	str	r0, [r7, #4]
 80001f4:	6039      	str	r1, [r7, #0]
	uint32_t location;
	uint32_t stream_number;

	/* Check stream value */
	if (DMA_Stream < DMA2_Stream0) {
 80001f6:	687b      	ldr	r3, [r7, #4]
 80001f8:	4a18      	ldr	r2, [pc, #96]	; (800025c <TM_DMA_ClearFlag+0x70>)
 80001fa:	4293      	cmp	r3, r2
 80001fc:	d80a      	bhi.n	8000214 <TM_DMA_ClearFlag+0x28>
		location = (uint32_t)&DMA1->LIFCR;
 80001fe:	4b18      	ldr	r3, [pc, #96]	; (8000260 <TM_DMA_ClearFlag+0x74>)
 8000200:	60fb      	str	r3, [r7, #12]
		stream_number = GET_STREAM_NUMBER_DMA1(DMA_Stream);
 8000202:	687a      	ldr	r2, [r7, #4]
 8000204:	4b17      	ldr	r3, [pc, #92]	; (8000264 <TM_DMA_ClearFlag+0x78>)
 8000206:	4413      	add	r3, r2
 8000208:	4a17      	ldr	r2, [pc, #92]	; (8000268 <TM_DMA_ClearFlag+0x7c>)
 800020a:	fba2 2303 	umull	r2, r3, r2, r3
 800020e:	091b      	lsrs	r3, r3, #4
 8000210:	60bb      	str	r3, [r7, #8]
 8000212:	e009      	b.n	8000228 <TM_DMA_ClearFlag+0x3c>
	} else {
		location = (uint32_t)&DMA2->LIFCR;
 8000214:	4b15      	ldr	r3, [pc, #84]	; (800026c <TM_DMA_ClearFlag+0x80>)
 8000216:	60fb      	str	r3, [r7, #12]
		stream_number = GET_STREAM_NUMBER_DMA2(DMA_Stream);
 8000218:	687a      	ldr	r2, [r7, #4]
 800021a:	4b15      	ldr	r3, [pc, #84]	; (8000270 <TM_DMA_ClearFlag+0x84>)
 800021c:	4413      	add	r3, r2
 800021e:	4a12      	ldr	r2, [pc, #72]	; (8000268 <TM_DMA_ClearFlag+0x7c>)
 8000220:	fba2 2303 	umull	r2, r3, r2, r3
 8000224:	091b      	lsrs	r3, r3, #4
 8000226:	60bb      	str	r3, [r7, #8]
	}
	
	/* Get register offset */
	if (stream_number >= 4) {
 8000228:	68bb      	ldr	r3, [r7, #8]
 800022a:	2b03      	cmp	r3, #3
 800022c:	d905      	bls.n	800023a <TM_DMA_ClearFlag+0x4e>
		/* High registers for DMA clear */
		location += 4;
 800022e:	68fb      	ldr	r3, [r7, #12]
 8000230:	3304      	adds	r3, #4
 8000232:	60fb      	str	r3, [r7, #12]
		
		/* Do offset for high DMA registers */
		stream_number -= 4;
 8000234:	68bb      	ldr	r3, [r7, #8]
 8000236:	3b04      	subs	r3, #4
 8000238:	60bb      	str	r3, [r7, #8]
	}
	
	/* Clear flags */
	*(__IO uint32_t *)location = (flag & DMA_FLAG_ALL) << DMA_Flags_Bit_Pos[stream_number];
 800023a:	68fb      	ldr	r3, [r7, #12]
 800023c:	683a      	ldr	r2, [r7, #0]
 800023e:	f002 023d 	and.w	r2, r2, #61	; 0x3d
 8000242:	480c      	ldr	r0, [pc, #48]	; (8000274 <TM_DMA_ClearFlag+0x88>)
 8000244:	68b9      	ldr	r1, [r7, #8]
 8000246:	4401      	add	r1, r0
 8000248:	7809      	ldrb	r1, [r1, #0]
 800024a:	408a      	lsls	r2, r1
 800024c:	601a      	str	r2, [r3, #0]
}
 800024e:	bf00      	nop
 8000250:	3714      	adds	r7, #20
 8000252:	46bd      	mov	sp, r7
 8000254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000258:	4770      	bx	lr
 800025a:	bf00      	nop
 800025c:	4002640f 	.word	0x4002640f
 8000260:	40026008 	.word	0x40026008
 8000264:	bffd9ff0 	.word	0xbffd9ff0
 8000268:	aaaaaaab 	.word	0xaaaaaaab
 800026c:	40026408 	.word	0x40026408
 8000270:	bffd9bf0 	.word	0xbffd9bf0
 8000274:	08002db4 	.word	0x08002db4

08000278 <TM_DMA_GetFlags>:

uint32_t TM_DMA_GetFlags(DMA_Stream_TypeDef* DMA_Stream, uint32_t flag) {
 8000278:	b480      	push	{r7}
 800027a:	b087      	sub	sp, #28
 800027c:	af00      	add	r7, sp, #0
 800027e:	6078      	str	r0, [r7, #4]
 8000280:	6039      	str	r1, [r7, #0]
	uint32_t stream_number = 0;
 8000282:	2300      	movs	r3, #0
 8000284:	617b      	str	r3, [r7, #20]
	uint32_t location = 0;
 8000286:	2300      	movs	r3, #0
 8000288:	613b      	str	r3, [r7, #16]
	uint32_t flags = 0;
 800028a:	2300      	movs	r3, #0
 800028c:	60fb      	str	r3, [r7, #12]
	
	/* Check stream value */
	if (DMA_Stream < DMA2_Stream0) {
 800028e:	687b      	ldr	r3, [r7, #4]
 8000290:	4a1b      	ldr	r2, [pc, #108]	; (8000300 <TM_DMA_GetFlags+0x88>)
 8000292:	4293      	cmp	r3, r2
 8000294:	d80a      	bhi.n	80002ac <TM_DMA_GetFlags+0x34>
		location = (uint32_t)&DMA1->LISR;
 8000296:	4b1b      	ldr	r3, [pc, #108]	; (8000304 <TM_DMA_GetFlags+0x8c>)
 8000298:	613b      	str	r3, [r7, #16]
		stream_number = GET_STREAM_NUMBER_DMA1(DMA_Stream);
 800029a:	687a      	ldr	r2, [r7, #4]
 800029c:	4b1a      	ldr	r3, [pc, #104]	; (8000308 <TM_DMA_GetFlags+0x90>)
 800029e:	4413      	add	r3, r2
 80002a0:	4a1a      	ldr	r2, [pc, #104]	; (800030c <TM_DMA_GetFlags+0x94>)
 80002a2:	fba2 2303 	umull	r2, r3, r2, r3
 80002a6:	091b      	lsrs	r3, r3, #4
 80002a8:	617b      	str	r3, [r7, #20]
 80002aa:	e009      	b.n	80002c0 <TM_DMA_GetFlags+0x48>
	} else {
		location = (uint32_t)&DMA2->LISR;
 80002ac:	4b18      	ldr	r3, [pc, #96]	; (8000310 <TM_DMA_GetFlags+0x98>)
 80002ae:	613b      	str	r3, [r7, #16]
		stream_number = GET_STREAM_NUMBER_DMA2(DMA_Stream);
 80002b0:	687a      	ldr	r2, [r7, #4]
 80002b2:	4b18      	ldr	r3, [pc, #96]	; (8000314 <TM_DMA_GetFlags+0x9c>)
 80002b4:	4413      	add	r3, r2
 80002b6:	4a15      	ldr	r2, [pc, #84]	; (800030c <TM_DMA_GetFlags+0x94>)
 80002b8:	fba2 2303 	umull	r2, r3, r2, r3
 80002bc:	091b      	lsrs	r3, r3, #4
 80002be:	617b      	str	r3, [r7, #20]
	}
	
	/* Get register offset */
	if (stream_number >= 4) {
 80002c0:	697b      	ldr	r3, [r7, #20]
 80002c2:	2b03      	cmp	r3, #3
 80002c4:	d905      	bls.n	80002d2 <TM_DMA_GetFlags+0x5a>
		/* High registers for DMA clear */
		location += 4;
 80002c6:	693b      	ldr	r3, [r7, #16]
 80002c8:	3304      	adds	r3, #4
 80002ca:	613b      	str	r3, [r7, #16]
		
		/* Do offset for high DMA registers */
		stream_number -= 4;
 80002cc:	697b      	ldr	r3, [r7, #20]
 80002ce:	3b04      	subs	r3, #4
 80002d0:	617b      	str	r3, [r7, #20]
	}
	
	/* Get register value */
	flags =   *(__IO uint32_t *)location;
 80002d2:	693b      	ldr	r3, [r7, #16]
 80002d4:	681b      	ldr	r3, [r3, #0]
 80002d6:	60fb      	str	r3, [r7, #12]
	flags >>= DMA_Flags_Bit_Pos[stream_number];
 80002d8:	4a0f      	ldr	r2, [pc, #60]	; (8000318 <TM_DMA_GetFlags+0xa0>)
 80002da:	697b      	ldr	r3, [r7, #20]
 80002dc:	4413      	add	r3, r2
 80002de:	781b      	ldrb	r3, [r3, #0]
 80002e0:	461a      	mov	r2, r3
 80002e2:	68fb      	ldr	r3, [r7, #12]
 80002e4:	40d3      	lsrs	r3, r2
 80002e6:	60fb      	str	r3, [r7, #12]
	flags &=  DMA_FLAG_ALL;
 80002e8:	68fb      	ldr	r3, [r7, #12]
 80002ea:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 80002ee:	60fb      	str	r3, [r7, #12]
	
	/* Return value */
	return flags;
 80002f0:	68fb      	ldr	r3, [r7, #12]
}
 80002f2:	4618      	mov	r0, r3
 80002f4:	371c      	adds	r7, #28
 80002f6:	46bd      	mov	sp, r7
 80002f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002fc:	4770      	bx	lr
 80002fe:	bf00      	nop
 8000300:	4002640f 	.word	0x4002640f
 8000304:	40026000 	.word	0x40026000
 8000308:	bffd9ff0 	.word	0xbffd9ff0
 800030c:	aaaaaaab 	.word	0xaaaaaaab
 8000310:	40026400 	.word	0x40026400
 8000314:	bffd9bf0 	.word	0xbffd9bf0
 8000318:	08002db4 	.word	0x08002db4

0800031c <TM_DMA_TransferCompleteHandler>:

/*****************************************************************/
/*                 DMA INTERRUPT USER CALLBACKS                  */
/*****************************************************************/
//** DW FIXME - removed __weak from following definitions (declared in attributes.h, but causing issues)
void TM_DMA_TransferCompleteHandler(DMA_Stream_TypeDef* DMA_Stream) {
 800031c:	b480      	push	{r7}
 800031e:	b083      	sub	sp, #12
 8000320:	af00      	add	r7, sp, #0
 8000322:	6078      	str	r0, [r7, #4]
	/* NOTE: This function should not be modified, when the callback is needed,
            the TM_DMA_TransferCompleteHandler could be implemented in the user file
	*/
}
 8000324:	bf00      	nop
 8000326:	370c      	adds	r7, #12
 8000328:	46bd      	mov	sp, r7
 800032a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800032e:	4770      	bx	lr

08000330 <TM_DMA_HalfTransferCompleteHandler>:

void TM_DMA_HalfTransferCompleteHandler(DMA_Stream_TypeDef* DMA_Stream) {
 8000330:	b480      	push	{r7}
 8000332:	b083      	sub	sp, #12
 8000334:	af00      	add	r7, sp, #0
 8000336:	6078      	str	r0, [r7, #4]
	/* NOTE: This function should not be modified, when the callback is needed,
            the TM_DMA_HalfTransferCompleteHandler could be implemented in the user file
	*/
}
 8000338:	bf00      	nop
 800033a:	370c      	adds	r7, #12
 800033c:	46bd      	mov	sp, r7
 800033e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000342:	4770      	bx	lr

08000344 <TM_DMA_TransferErrorHandler>:

void TM_DMA_TransferErrorHandler(DMA_Stream_TypeDef* DMA_Stream) {
 8000344:	b480      	push	{r7}
 8000346:	b083      	sub	sp, #12
 8000348:	af00      	add	r7, sp, #0
 800034a:	6078      	str	r0, [r7, #4]
	/* NOTE: This function should not be modified, when the callback is needed,
            the TM_DMA_TransferErrorHandler could be implemented in the user file
	*/
}
 800034c:	bf00      	nop
 800034e:	370c      	adds	r7, #12
 8000350:	46bd      	mov	sp, r7
 8000352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000356:	4770      	bx	lr

08000358 <TM_DMA_DirectModeErrorHandler>:

void TM_DMA_DirectModeErrorHandler(DMA_Stream_TypeDef* DMA_Stream) {
 8000358:	b480      	push	{r7}
 800035a:	b083      	sub	sp, #12
 800035c:	af00      	add	r7, sp, #0
 800035e:	6078      	str	r0, [r7, #4]
	/* NOTE: This function should not be modified, when the callback is needed,
            the TM_DMA_DirectModeErrorHandler could be implemented in the user file
	*/
}
 8000360:	bf00      	nop
 8000362:	370c      	adds	r7, #12
 8000364:	46bd      	mov	sp, r7
 8000366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800036a:	4770      	bx	lr

0800036c <TM_DMA_FIFOErrorHandler>:

void TM_DMA_FIFOErrorHandler(DMA_Stream_TypeDef* DMA_Stream) {
 800036c:	b480      	push	{r7}
 800036e:	b083      	sub	sp, #12
 8000370:	af00      	add	r7, sp, #0
 8000372:	6078      	str	r0, [r7, #4]
	/* NOTE: This function should not be modified, when the callback is needed,
            the TM_DMA_FIFOErrorHandler could be implemented in the user file
	*/
}
 8000374:	bf00      	nop
 8000376:	370c      	adds	r7, #12
 8000378:	46bd      	mov	sp, r7
 800037a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800037e:	4770      	bx	lr

08000380 <TM_DMA_INT_ProcessInterrupt>:
}*/

/*****************************************************************/
/*                    DMA INTERNAL FUNCTIONS                     */
/*****************************************************************/
static void TM_DMA_INT_ProcessInterrupt(DMA_Stream_TypeDef* DMA_Stream) {
 8000380:	b580      	push	{r7, lr}
 8000382:	b084      	sub	sp, #16
 8000384:	af00      	add	r7, sp, #0
 8000386:	6078      	str	r0, [r7, #4]
	/* Get DMA interrupt status flags */
	uint16_t flags = TM_DMA_GetFlags(DMA_Stream, DMA_FLAG_ALL);
 8000388:	213d      	movs	r1, #61	; 0x3d
 800038a:	6878      	ldr	r0, [r7, #4]
 800038c:	f7ff ff74 	bl	8000278 <TM_DMA_GetFlags>
 8000390:	4603      	mov	r3, r0
 8000392:	81fb      	strh	r3, [r7, #14]
	
	/* Clear flags */
	TM_DMA_ClearFlag(DMA_Stream, DMA_FLAG_ALL);
 8000394:	213d      	movs	r1, #61	; 0x3d
 8000396:	6878      	ldr	r0, [r7, #4]
 8000398:	f7ff ff28 	bl	80001ec <TM_DMA_ClearFlag>
	
	/* Call user callback function */
	
	/* Check transfer complete flag */
	if ((flags & DMA_FLAG_TCIF) && (DMA_Stream->CR & DMA_SxCR_TCIE)) {
 800039c:	89fb      	ldrh	r3, [r7, #14]
 800039e:	f003 0320 	and.w	r3, r3, #32
 80003a2:	2b00      	cmp	r3, #0
 80003a4:	d008      	beq.n	80003b8 <TM_DMA_INT_ProcessInterrupt+0x38>
 80003a6:	687b      	ldr	r3, [r7, #4]
 80003a8:	681b      	ldr	r3, [r3, #0]
 80003aa:	f003 0310 	and.w	r3, r3, #16
 80003ae:	2b00      	cmp	r3, #0
 80003b0:	d002      	beq.n	80003b8 <TM_DMA_INT_ProcessInterrupt+0x38>
		TM_DMA_TransferCompleteHandler(DMA_Stream);
 80003b2:	6878      	ldr	r0, [r7, #4]
 80003b4:	f7ff ffb2 	bl	800031c <TM_DMA_TransferCompleteHandler>
	}
	/* Check half-transfer complete flag */
	if ((flags & DMA_FLAG_HTIF) && (DMA_Stream->CR & DMA_SxCR_HTIE)) {
 80003b8:	89fb      	ldrh	r3, [r7, #14]
 80003ba:	f003 0310 	and.w	r3, r3, #16
 80003be:	2b00      	cmp	r3, #0
 80003c0:	d008      	beq.n	80003d4 <TM_DMA_INT_ProcessInterrupt+0x54>
 80003c2:	687b      	ldr	r3, [r7, #4]
 80003c4:	681b      	ldr	r3, [r3, #0]
 80003c6:	f003 0308 	and.w	r3, r3, #8
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	d002      	beq.n	80003d4 <TM_DMA_INT_ProcessInterrupt+0x54>
		TM_DMA_HalfTransferCompleteHandler(DMA_Stream);
 80003ce:	6878      	ldr	r0, [r7, #4]
 80003d0:	f7ff ffae 	bl	8000330 <TM_DMA_HalfTransferCompleteHandler>
	}
	/* Check transfer error flag */
	if ((flags & DMA_FLAG_TEIF) && (DMA_Stream->CR & DMA_SxCR_TEIE)) {
 80003d4:	89fb      	ldrh	r3, [r7, #14]
 80003d6:	f003 0308 	and.w	r3, r3, #8
 80003da:	2b00      	cmp	r3, #0
 80003dc:	d008      	beq.n	80003f0 <TM_DMA_INT_ProcessInterrupt+0x70>
 80003de:	687b      	ldr	r3, [r7, #4]
 80003e0:	681b      	ldr	r3, [r3, #0]
 80003e2:	f003 0304 	and.w	r3, r3, #4
 80003e6:	2b00      	cmp	r3, #0
 80003e8:	d002      	beq.n	80003f0 <TM_DMA_INT_ProcessInterrupt+0x70>
		TM_DMA_TransferErrorHandler(DMA_Stream);
 80003ea:	6878      	ldr	r0, [r7, #4]
 80003ec:	f7ff ffaa 	bl	8000344 <TM_DMA_TransferErrorHandler>
	}
	/* Check direct error flag */
	if ((flags & DMA_FLAG_DMEIF) && (DMA_Stream->CR & DMA_SxCR_DMEIE)) {
 80003f0:	89fb      	ldrh	r3, [r7, #14]
 80003f2:	f003 0304 	and.w	r3, r3, #4
 80003f6:	2b00      	cmp	r3, #0
 80003f8:	d008      	beq.n	800040c <TM_DMA_INT_ProcessInterrupt+0x8c>
 80003fa:	687b      	ldr	r3, [r7, #4]
 80003fc:	681b      	ldr	r3, [r3, #0]
 80003fe:	f003 0302 	and.w	r3, r3, #2
 8000402:	2b00      	cmp	r3, #0
 8000404:	d002      	beq.n	800040c <TM_DMA_INT_ProcessInterrupt+0x8c>
		TM_DMA_DirectModeErrorHandler(DMA_Stream);
 8000406:	6878      	ldr	r0, [r7, #4]
 8000408:	f7ff ffa6 	bl	8000358 <TM_DMA_DirectModeErrorHandler>
	}
	/* Check FIFO error flag */
	if ((flags & DMA_FLAG_FEIF) && (DMA_Stream->FCR & DMA_SxFCR_FEIE)) {
 800040c:	89fb      	ldrh	r3, [r7, #14]
 800040e:	f003 0301 	and.w	r3, r3, #1
 8000412:	2b00      	cmp	r3, #0
 8000414:	d008      	beq.n	8000428 <TM_DMA_INT_ProcessInterrupt+0xa8>
 8000416:	687b      	ldr	r3, [r7, #4]
 8000418:	695b      	ldr	r3, [r3, #20]
 800041a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800041e:	2b00      	cmp	r3, #0
 8000420:	d002      	beq.n	8000428 <TM_DMA_INT_ProcessInterrupt+0xa8>
		TM_DMA_FIFOErrorHandler(DMA_Stream);
 8000422:	6878      	ldr	r0, [r7, #4]
 8000424:	f7ff ffa2 	bl	800036c <TM_DMA_FIFOErrorHandler>
	}
}
 8000428:	bf00      	nop
 800042a:	3710      	adds	r7, #16
 800042c:	46bd      	mov	sp, r7
 800042e:	bd80      	pop	{r7, pc}

08000430 <DMA1_Stream0_IRQHandler>:

/* Handle all DMA interrupt handlers possible */
#ifndef DMA1_STREAM0_DISABLE_IRQHANDLER
void DMA1_Stream0_IRQHandler(void) {
 8000430:	b580      	push	{r7, lr}
 8000432:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA1_Stream0);
 8000434:	4802      	ldr	r0, [pc, #8]	; (8000440 <DMA1_Stream0_IRQHandler+0x10>)
 8000436:	f7ff ffa3 	bl	8000380 <TM_DMA_INT_ProcessInterrupt>
}
 800043a:	bf00      	nop
 800043c:	bd80      	pop	{r7, pc}
 800043e:	bf00      	nop
 8000440:	40026010 	.word	0x40026010

08000444 <DMA1_Stream1_IRQHandler>:
#endif
#ifndef DMA1_STREAM1_DISABLE_IRQHANDLER
void DMA1_Stream1_IRQHandler(void) {
 8000444:	b580      	push	{r7, lr}
 8000446:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA1_Stream1);
 8000448:	4802      	ldr	r0, [pc, #8]	; (8000454 <DMA1_Stream1_IRQHandler+0x10>)
 800044a:	f7ff ff99 	bl	8000380 <TM_DMA_INT_ProcessInterrupt>
}
 800044e:	bf00      	nop
 8000450:	bd80      	pop	{r7, pc}
 8000452:	bf00      	nop
 8000454:	40026028 	.word	0x40026028

08000458 <DMA1_Stream2_IRQHandler>:
#endif
#ifndef DMA1_STREAM2_DISABLE_IRQHANDLER
void DMA1_Stream2_IRQHandler(void) {
 8000458:	b580      	push	{r7, lr}
 800045a:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA1_Stream2);
 800045c:	4802      	ldr	r0, [pc, #8]	; (8000468 <DMA1_Stream2_IRQHandler+0x10>)
 800045e:	f7ff ff8f 	bl	8000380 <TM_DMA_INT_ProcessInterrupt>
}
 8000462:	bf00      	nop
 8000464:	bd80      	pop	{r7, pc}
 8000466:	bf00      	nop
 8000468:	40026040 	.word	0x40026040

0800046c <DMA1_Stream3_IRQHandler>:
#endif
#ifndef DMA1_STREAM3_DISABLE_IRQHANDLER
void DMA1_Stream3_IRQHandler(void) {
 800046c:	b580      	push	{r7, lr}
 800046e:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA1_Stream3);
 8000470:	4802      	ldr	r0, [pc, #8]	; (800047c <DMA1_Stream3_IRQHandler+0x10>)
 8000472:	f7ff ff85 	bl	8000380 <TM_DMA_INT_ProcessInterrupt>
}
 8000476:	bf00      	nop
 8000478:	bd80      	pop	{r7, pc}
 800047a:	bf00      	nop
 800047c:	40026058 	.word	0x40026058

08000480 <DMA1_Stream4_IRQHandler>:
#endif
#ifndef DMA1_STREAM4_DISABLE_IRQHANDLER
void DMA1_Stream4_IRQHandler(void) {
 8000480:	b580      	push	{r7, lr}
 8000482:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA1_Stream4);
 8000484:	4802      	ldr	r0, [pc, #8]	; (8000490 <DMA1_Stream4_IRQHandler+0x10>)
 8000486:	f7ff ff7b 	bl	8000380 <TM_DMA_INT_ProcessInterrupt>
}
 800048a:	bf00      	nop
 800048c:	bd80      	pop	{r7, pc}
 800048e:	bf00      	nop
 8000490:	40026070 	.word	0x40026070

08000494 <DMA1_Stream5_IRQHandler>:
#endif
#ifndef DMA1_STREAM5_DISABLE_IRQHANDLER
void DMA1_Stream5_IRQHandler(void) {
 8000494:	b580      	push	{r7, lr}
 8000496:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA1_Stream5);
 8000498:	4802      	ldr	r0, [pc, #8]	; (80004a4 <DMA1_Stream5_IRQHandler+0x10>)
 800049a:	f7ff ff71 	bl	8000380 <TM_DMA_INT_ProcessInterrupt>
}
 800049e:	bf00      	nop
 80004a0:	bd80      	pop	{r7, pc}
 80004a2:	bf00      	nop
 80004a4:	40026088 	.word	0x40026088

080004a8 <DMA1_Stream6_IRQHandler>:
#endif
#ifndef DMA1_STREAM6_DISABLE_IRQHANDLER
void DMA1_Stream6_IRQHandler(void) {
 80004a8:	b580      	push	{r7, lr}
 80004aa:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA1_Stream6);
 80004ac:	4802      	ldr	r0, [pc, #8]	; (80004b8 <DMA1_Stream6_IRQHandler+0x10>)
 80004ae:	f7ff ff67 	bl	8000380 <TM_DMA_INT_ProcessInterrupt>
}
 80004b2:	bf00      	nop
 80004b4:	bd80      	pop	{r7, pc}
 80004b6:	bf00      	nop
 80004b8:	400260a0 	.word	0x400260a0

080004bc <DMA1_Stream7_IRQHandler>:
#endif
#ifndef DMA1_STREAM7_DISABLE_IRQHANDLER
void DMA1_Stream7_IRQHandler(void) {
 80004bc:	b580      	push	{r7, lr}
 80004be:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA1_Stream7);
 80004c0:	4802      	ldr	r0, [pc, #8]	; (80004cc <DMA1_Stream7_IRQHandler+0x10>)
 80004c2:	f7ff ff5d 	bl	8000380 <TM_DMA_INT_ProcessInterrupt>
}
 80004c6:	bf00      	nop
 80004c8:	bd80      	pop	{r7, pc}
 80004ca:	bf00      	nop
 80004cc:	400260b8 	.word	0x400260b8

080004d0 <DMA2_Stream0_IRQHandler>:
#endif
#ifndef DMA2_STREAM0_DISABLE_IRQHANDLER
void DMA2_Stream0_IRQHandler(void) {
 80004d0:	b580      	push	{r7, lr}
 80004d2:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA2_Stream0);
 80004d4:	4802      	ldr	r0, [pc, #8]	; (80004e0 <DMA2_Stream0_IRQHandler+0x10>)
 80004d6:	f7ff ff53 	bl	8000380 <TM_DMA_INT_ProcessInterrupt>
}
 80004da:	bf00      	nop
 80004dc:	bd80      	pop	{r7, pc}
 80004de:	bf00      	nop
 80004e0:	40026410 	.word	0x40026410

080004e4 <DMA2_Stream1_IRQHandler>:
#endif
#ifndef DMA2_STREAM1_DISABLE_IRQHANDLER
void DMA2_Stream1_IRQHandler(void) {
 80004e4:	b580      	push	{r7, lr}
 80004e6:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA2_Stream1);
 80004e8:	4802      	ldr	r0, [pc, #8]	; (80004f4 <DMA2_Stream1_IRQHandler+0x10>)
 80004ea:	f7ff ff49 	bl	8000380 <TM_DMA_INT_ProcessInterrupt>
}
 80004ee:	bf00      	nop
 80004f0:	bd80      	pop	{r7, pc}
 80004f2:	bf00      	nop
 80004f4:	40026428 	.word	0x40026428

080004f8 <DMA2_Stream2_IRQHandler>:
#endif
#ifndef DMA2_STREAM2_DISABLE_IRQHANDLER
void DMA2_Stream2_IRQHandler(void) {
 80004f8:	b580      	push	{r7, lr}
 80004fa:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA2_Stream2);
 80004fc:	4802      	ldr	r0, [pc, #8]	; (8000508 <DMA2_Stream2_IRQHandler+0x10>)
 80004fe:	f7ff ff3f 	bl	8000380 <TM_DMA_INT_ProcessInterrupt>
}
 8000502:	bf00      	nop
 8000504:	bd80      	pop	{r7, pc}
 8000506:	bf00      	nop
 8000508:	40026440 	.word	0x40026440

0800050c <DMA2_Stream3_IRQHandler>:
#endif
#ifndef DMA2_STREAM3_DISABLE_IRQHANDLER
void DMA2_Stream3_IRQHandler(void) {
 800050c:	b580      	push	{r7, lr}
 800050e:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA2_Stream3);
 8000510:	4802      	ldr	r0, [pc, #8]	; (800051c <DMA2_Stream3_IRQHandler+0x10>)
 8000512:	f7ff ff35 	bl	8000380 <TM_DMA_INT_ProcessInterrupt>
}
 8000516:	bf00      	nop
 8000518:	bd80      	pop	{r7, pc}
 800051a:	bf00      	nop
 800051c:	40026458 	.word	0x40026458

08000520 <DMA2_Stream4_IRQHandler>:
#endif
#ifndef DMA2_STREAM4_DISABLE_IRQHANDLER
void DMA2_Stream4_IRQHandler(void) {
 8000520:	b580      	push	{r7, lr}
 8000522:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA2_Stream4);
 8000524:	4802      	ldr	r0, [pc, #8]	; (8000530 <DMA2_Stream4_IRQHandler+0x10>)
 8000526:	f7ff ff2b 	bl	8000380 <TM_DMA_INT_ProcessInterrupt>
}
 800052a:	bf00      	nop
 800052c:	bd80      	pop	{r7, pc}
 800052e:	bf00      	nop
 8000530:	40026470 	.word	0x40026470

08000534 <DMA2_Stream5_IRQHandler>:
#endif
#ifndef DMA2_STREAM5_DISABLE_IRQHANDLER
void DMA2_Stream5_IRQHandler(void) {
 8000534:	b580      	push	{r7, lr}
 8000536:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA2_Stream5);
 8000538:	4802      	ldr	r0, [pc, #8]	; (8000544 <DMA2_Stream5_IRQHandler+0x10>)
 800053a:	f7ff ff21 	bl	8000380 <TM_DMA_INT_ProcessInterrupt>
}
 800053e:	bf00      	nop
 8000540:	bd80      	pop	{r7, pc}
 8000542:	bf00      	nop
 8000544:	40026488 	.word	0x40026488

08000548 <DMA2_Stream6_IRQHandler>:
#endif
#ifndef DMA2_STREAM6_DISABLE_IRQHANDLER
void DMA2_Stream6_IRQHandler(void) {
 8000548:	b580      	push	{r7, lr}
 800054a:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA2_Stream6);
 800054c:	4802      	ldr	r0, [pc, #8]	; (8000558 <DMA2_Stream6_IRQHandler+0x10>)
 800054e:	f7ff ff17 	bl	8000380 <TM_DMA_INT_ProcessInterrupt>
}
 8000552:	bf00      	nop
 8000554:	bd80      	pop	{r7, pc}
 8000556:	bf00      	nop
 8000558:	400264a0 	.word	0x400264a0

0800055c <DMA2_Stream7_IRQHandler>:
#endif
#ifndef DMA2_STREAM7_DISABLE_IRQHANDLER
void DMA2_Stream7_IRQHandler(void) {
 800055c:	b580      	push	{r7, lr}
 800055e:	af00      	add	r7, sp, #0
	/* Call user function */
	TM_DMA_INT_ProcessInterrupt(DMA2_Stream7);
 8000560:	4802      	ldr	r0, [pc, #8]	; (800056c <DMA2_Stream7_IRQHandler+0x10>)
 8000562:	f7ff ff0d 	bl	8000380 <TM_DMA_INT_ProcessInterrupt>
}
 8000566:	bf00      	nop
 8000568:	bd80      	pop	{r7, pc}
 800056a:	bf00      	nop
 800056c:	400264b8 	.word	0x400264b8

08000570 <_ZN3Lcd4InitEv>:
#include "lcd.h"



void Lcd::Init(void) {
 8000570:	b580      	push	{r7, lr}
 8000572:	b0fa      	sub	sp, #488	; 0x1e8
 8000574:	af00      	add	r7, sp, #0
 8000576:	1d3b      	adds	r3, r7, #4
 8000578:	6018      	str	r0, [r3, #0]

	// Force reset
	LCD_RST_RESET;
 800057a:	4ae5      	ldr	r2, [pc, #916]	; (8000910 <_ZN3Lcd4InitEv+0x3a0>)
 800057c:	4be4      	ldr	r3, [pc, #912]	; (8000910 <_ZN3Lcd4InitEv+0x3a0>)
 800057e:	8b5b      	ldrh	r3, [r3, #26]
 8000580:	b29b      	uxth	r3, r3
 8000582:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000586:	b29b      	uxth	r3, r3
 8000588:	8353      	strh	r3, [r2, #26]
	Delay(20000);
 800058a:	1d3b      	adds	r3, r7, #4
 800058c:	f644 6120 	movw	r1, #20000	; 0x4e20
 8000590:	6818      	ldr	r0, [r3, #0]
 8000592:	f000 fba5 	bl	8000ce0 <_ZN3Lcd5DelayEm>
	LCD_RST_SET;
 8000596:	4ade      	ldr	r2, [pc, #888]	; (8000910 <_ZN3Lcd4InitEv+0x3a0>)
 8000598:	4bdd      	ldr	r3, [pc, #884]	; (8000910 <_ZN3Lcd4InitEv+0x3a0>)
 800059a:	8b1b      	ldrh	r3, [r3, #24]
 800059c:	b29b      	uxth	r3, r3
 800059e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80005a2:	b29b      	uxth	r3, r3
 80005a4:	8313      	strh	r3, [r2, #24]
	Delay(20000);
 80005a6:	1d3b      	adds	r3, r7, #4
 80005a8:	f644 6120 	movw	r1, #20000	; 0x4e20
 80005ac:	6818      	ldr	r0, [r3, #0]
 80005ae:	f000 fb97 	bl	8000ce0 <_ZN3Lcd5DelayEm>

	// Software reset
	Command(ILI9341_RESET);
 80005b2:	1d3b      	adds	r3, r7, #4
 80005b4:	2101      	movs	r1, #1
 80005b6:	6818      	ldr	r0, [r3, #0]
 80005b8:	f000 fbaa 	bl	8000d10 <_ZN3Lcd7CommandEh>
	Delay(50000);
 80005bc:	1d3b      	adds	r3, r7, #4
 80005be:	f24c 3150 	movw	r1, #50000	; 0xc350
 80005c2:	6818      	ldr	r0, [r3, #0]
 80005c4:	f000 fb8c 	bl	8000ce0 <_ZN3Lcd5DelayEm>

	CommandData(CDARGS {ILI9341_POWERA, 0x39, 0x2C, 0x00, 0x34, 0x02});
 80005c8:	f107 0314 	add.w	r3, r7, #20
 80005cc:	4ad1      	ldr	r2, [pc, #836]	; (8000914 <_ZN3Lcd4InitEv+0x3a4>)
 80005ce:	e892 0003 	ldmia.w	r2, {r0, r1}
 80005d2:	e883 0003 	stmia.w	r3, {r0, r1}
 80005d6:	f107 031c 	add.w	r3, r7, #28
 80005da:	4618      	mov	r0, r3
 80005dc:	f000 fee0 	bl	80013a0 <_ZNSaIhEC1Ev>
 80005e0:	f107 031c 	add.w	r3, r7, #28
 80005e4:	f107 0214 	add.w	r2, r7, #20
 80005e8:	f107 0008 	add.w	r0, r7, #8
 80005ec:	ca06      	ldmia	r2, {r1, r2}
 80005ee:	f000 ff18 	bl	8001422 <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 80005f2:	f107 0208 	add.w	r2, r7, #8
 80005f6:	1d3b      	adds	r3, r7, #4
 80005f8:	4611      	mov	r1, r2
 80005fa:	6818      	ldr	r0, [r3, #0]
 80005fc:	f000 fb24 	bl	8000c48 <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 8000600:	f107 0308 	add.w	r3, r7, #8
 8000604:	4618      	mov	r0, r3
 8000606:	f000 ff2d 	bl	8001464 <_ZNSt6vectorIhSaIhEED1Ev>
 800060a:	f107 031c 	add.w	r3, r7, #28
 800060e:	4618      	mov	r0, r3
 8000610:	f000 fed2 	bl	80013b8 <_ZNSaIhED1Ev>
	CommandData(CDARGS {ILI9341_POWERB, 0x00, 0xC1, 0x30});
 8000614:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000618:	4abf      	ldr	r2, [pc, #764]	; (8000918 <_ZN3Lcd4InitEv+0x3a8>)
 800061a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800061e:	e883 0003 	stmia.w	r3, {r0, r1}
 8000622:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000626:	4618      	mov	r0, r3
 8000628:	f000 feba 	bl	80013a0 <_ZNSaIhEC1Ev>
 800062c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000630:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 8000634:	f107 0020 	add.w	r0, r7, #32
 8000638:	ca06      	ldmia	r2, {r1, r2}
 800063a:	f000 fef2 	bl	8001422 <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 800063e:	f107 0220 	add.w	r2, r7, #32
 8000642:	1d3b      	adds	r3, r7, #4
 8000644:	4611      	mov	r1, r2
 8000646:	6818      	ldr	r0, [r3, #0]
 8000648:	f000 fafe 	bl	8000c48 <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 800064c:	f107 0320 	add.w	r3, r7, #32
 8000650:	4618      	mov	r0, r3
 8000652:	f000 ff07 	bl	8001464 <_ZNSt6vectorIhSaIhEED1Ev>
 8000656:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800065a:	4618      	mov	r0, r3
 800065c:	f000 feac 	bl	80013b8 <_ZNSaIhED1Ev>
	CommandData(CDARGS {ILI9341_DTCA, 0x85, 0x00, 0x78});		// default is  0x85, 0x00, 0x78
 8000660:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8000664:	4aad      	ldr	r2, [pc, #692]	; (800091c <_ZN3Lcd4InitEv+0x3ac>)
 8000666:	e892 0003 	ldmia.w	r2, {r0, r1}
 800066a:	e883 0003 	stmia.w	r3, {r0, r1}
 800066e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000672:	4618      	mov	r0, r3
 8000674:	f000 fe94 	bl	80013a0 <_ZNSaIhEC1Ev>
 8000678:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800067c:	f107 0244 	add.w	r2, r7, #68	; 0x44
 8000680:	f107 0038 	add.w	r0, r7, #56	; 0x38
 8000684:	ca06      	ldmia	r2, {r1, r2}
 8000686:	f000 fecc 	bl	8001422 <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 800068a:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800068e:	1d3b      	adds	r3, r7, #4
 8000690:	4611      	mov	r1, r2
 8000692:	6818      	ldr	r0, [r3, #0]
 8000694:	f000 fad8 	bl	8000c48 <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 8000698:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800069c:	4618      	mov	r0, r3
 800069e:	f000 fee1 	bl	8001464 <_ZNSt6vectorIhSaIhEED1Ev>
 80006a2:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80006a6:	4618      	mov	r0, r3
 80006a8:	f000 fe86 	bl	80013b8 <_ZNSaIhED1Ev>
	CommandData(CDARGS {ILI9341_DTCB, 0x00,	0x00});				// default is  0x66, 0x00
 80006ac:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80006b0:	4a9b      	ldr	r2, [pc, #620]	; (8000920 <_ZN3Lcd4InitEv+0x3b0>)
 80006b2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80006b6:	e883 0003 	stmia.w	r3, {r0, r1}
 80006ba:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80006be:	4618      	mov	r0, r3
 80006c0:	f000 fe6e 	bl	80013a0 <_ZNSaIhEC1Ev>
 80006c4:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80006c8:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 80006cc:	f107 0050 	add.w	r0, r7, #80	; 0x50
 80006d0:	ca06      	ldmia	r2, {r1, r2}
 80006d2:	f000 fea6 	bl	8001422 <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 80006d6:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80006da:	1d3b      	adds	r3, r7, #4
 80006dc:	4611      	mov	r1, r2
 80006de:	6818      	ldr	r0, [r3, #0]
 80006e0:	f000 fab2 	bl	8000c48 <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 80006e4:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80006e8:	4618      	mov	r0, r3
 80006ea:	f000 febb 	bl	8001464 <_ZNSt6vectorIhSaIhEED1Ev>
 80006ee:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80006f2:	4618      	mov	r0, r3
 80006f4:	f000 fe60 	bl	80013b8 <_ZNSaIhED1Ev>
	CommandData(CDARGS {ILI9341_POWER_SEQ, 0x64, 0x03, 0x12, 0x81});		// default is 0x55 0x01 0x23 0x01
 80006f8:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80006fc:	4a89      	ldr	r2, [pc, #548]	; (8000924 <_ZN3Lcd4InitEv+0x3b4>)
 80006fe:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000702:	e883 0003 	stmia.w	r3, {r0, r1}
 8000706:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800070a:	4618      	mov	r0, r3
 800070c:	f000 fe48 	bl	80013a0 <_ZNSaIhEC1Ev>
 8000710:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8000714:	f107 0274 	add.w	r2, r7, #116	; 0x74
 8000718:	f107 0068 	add.w	r0, r7, #104	; 0x68
 800071c:	ca06      	ldmia	r2, {r1, r2}
 800071e:	f000 fe80 	bl	8001422 <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 8000722:	f107 0268 	add.w	r2, r7, #104	; 0x68
 8000726:	1d3b      	adds	r3, r7, #4
 8000728:	4611      	mov	r1, r2
 800072a:	6818      	ldr	r0, [r3, #0]
 800072c:	f000 fa8c 	bl	8000c48 <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 8000730:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8000734:	4618      	mov	r0, r3
 8000736:	f000 fe95 	bl	8001464 <_ZNSt6vectorIhSaIhEED1Ev>
 800073a:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800073e:	4618      	mov	r0, r3
 8000740:	f000 fe3a 	bl	80013b8 <_ZNSaIhED1Ev>
	CommandData(CDARGS {ILI9341_PRC, 0x20});					// 0x20: DDVDH = 2xVCI  (Pump ratio control)
 8000744:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8000748:	4a77      	ldr	r2, [pc, #476]	; (8000928 <_ZN3Lcd4InitEv+0x3b8>)
 800074a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800074e:	e883 0003 	stmia.w	r3, {r0, r1}
 8000752:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8000756:	4618      	mov	r0, r3
 8000758:	f000 fe22 	bl	80013a0 <_ZNSaIhEC1Ev>
 800075c:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8000760:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8000764:	f107 0080 	add.w	r0, r7, #128	; 0x80
 8000768:	ca06      	ldmia	r2, {r1, r2}
 800076a:	f000 fe5a 	bl	8001422 <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 800076e:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8000772:	1d3b      	adds	r3, r7, #4
 8000774:	4611      	mov	r1, r2
 8000776:	6818      	ldr	r0, [r3, #0]
 8000778:	f000 fa66 	bl	8000c48 <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 800077c:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8000780:	4618      	mov	r0, r3
 8000782:	f000 fe6f 	bl	8001464 <_ZNSt6vectorIhSaIhEED1Ev>
 8000786:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800078a:	4618      	mov	r0, r3
 800078c:	f000 fe14 	bl	80013b8 <_ZNSaIhED1Ev>
	CommandData(CDARGS {ILI9341_POWER1,	0x23});					// 0x23: GVDD level = 4.6V (reference level for VCOM level and grayscale voltage level)
 8000790:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000794:	4a65      	ldr	r2, [pc, #404]	; (800092c <_ZN3Lcd4InitEv+0x3bc>)
 8000796:	e892 0003 	ldmia.w	r2, {r0, r1}
 800079a:	e883 0003 	stmia.w	r3, {r0, r1}
 800079e:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80007a2:	4618      	mov	r0, r3
 80007a4:	f000 fdfc 	bl	80013a0 <_ZNSaIhEC1Ev>
 80007a8:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80007ac:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 80007b0:	f107 0098 	add.w	r0, r7, #152	; 0x98
 80007b4:	ca06      	ldmia	r2, {r1, r2}
 80007b6:	f000 fe34 	bl	8001422 <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 80007ba:	f107 0298 	add.w	r2, r7, #152	; 0x98
 80007be:	1d3b      	adds	r3, r7, #4
 80007c0:	4611      	mov	r1, r2
 80007c2:	6818      	ldr	r0, [r3, #0]
 80007c4:	f000 fa40 	bl	8000c48 <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 80007c8:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80007cc:	4618      	mov	r0, r3
 80007ce:	f000 fe49 	bl	8001464 <_ZNSt6vectorIhSaIhEED1Ev>
 80007d2:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80007d6:	4618      	mov	r0, r3
 80007d8:	f000 fdee 	bl	80013b8 <_ZNSaIhED1Ev>
	CommandData(CDARGS {ILI9341_POWER2,	0x10});					// Appears to be invalid - should be 0b000 - 0b011
 80007dc:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80007e0:	4a53      	ldr	r2, [pc, #332]	; (8000930 <_ZN3Lcd4InitEv+0x3c0>)
 80007e2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80007e6:	e883 0003 	stmia.w	r3, {r0, r1}
 80007ea:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80007ee:	4618      	mov	r0, r3
 80007f0:	f000 fdd6 	bl	80013a0 <_ZNSaIhEC1Ev>
 80007f4:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80007f8:	f107 02bc 	add.w	r2, r7, #188	; 0xbc
 80007fc:	f107 00b0 	add.w	r0, r7, #176	; 0xb0
 8000800:	ca06      	ldmia	r2, {r1, r2}
 8000802:	f000 fe0e 	bl	8001422 <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 8000806:	f107 02b0 	add.w	r2, r7, #176	; 0xb0
 800080a:	1d3b      	adds	r3, r7, #4
 800080c:	4611      	mov	r1, r2
 800080e:	6818      	ldr	r0, [r3, #0]
 8000810:	f000 fa1a 	bl	8000c48 <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 8000814:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8000818:	4618      	mov	r0, r3
 800081a:	f000 fe23 	bl	8001464 <_ZNSt6vectorIhSaIhEED1Ev>
 800081e:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8000822:	4618      	mov	r0, r3
 8000824:	f000 fdc8 	bl	80013b8 <_ZNSaIhED1Ev>
	CommandData(CDARGS {ILI9341_VCOM1, 0x3E, 0x28});			// 0x3E: VCOMH = 4.250V; 0x28: VCOML = 3.700V
 8000828:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800082c:	4a41      	ldr	r2, [pc, #260]	; (8000934 <_ZN3Lcd4InitEv+0x3c4>)
 800082e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000832:	e883 0003 	stmia.w	r3, {r0, r1}
 8000836:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 800083a:	4618      	mov	r0, r3
 800083c:	f000 fdb0 	bl	80013a0 <_ZNSaIhEC1Ev>
 8000840:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8000844:	f107 02d4 	add.w	r2, r7, #212	; 0xd4
 8000848:	f107 00c8 	add.w	r0, r7, #200	; 0xc8
 800084c:	ca06      	ldmia	r2, {r1, r2}
 800084e:	f000 fde8 	bl	8001422 <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 8000852:	f107 02c8 	add.w	r2, r7, #200	; 0xc8
 8000856:	1d3b      	adds	r3, r7, #4
 8000858:	4611      	mov	r1, r2
 800085a:	6818      	ldr	r0, [r3, #0]
 800085c:	f000 f9f4 	bl	8000c48 <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 8000860:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8000864:	4618      	mov	r0, r3
 8000866:	f000 fdfd 	bl	8001464 <_ZNSt6vectorIhSaIhEED1Ev>
 800086a:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 800086e:	4618      	mov	r0, r3
 8000870:	f000 fda2 	bl	80013b8 <_ZNSaIhED1Ev>
	CommandData(CDARGS {ILI9341_VCOM2, 0x86});					// 0x86: VCOM offset voltage = VMH - 58 VML – 58;
 8000874:	4a30      	ldr	r2, [pc, #192]	; (8000938 <_ZN3Lcd4InitEv+0x3c8>)
 8000876:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800087a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800087e:	e883 0003 	stmia.w	r3, {r0, r1}
 8000882:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8000886:	4618      	mov	r0, r3
 8000888:	f000 fd8a 	bl	80013a0 <_ZNSaIhEC1Ev>
 800088c:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8000890:	f107 00e0 	add.w	r0, r7, #224	; 0xe0
 8000894:	f107 02ec 	add.w	r2, r7, #236	; 0xec
 8000898:	ca06      	ldmia	r2, {r1, r2}
 800089a:	f000 fdc2 	bl	8001422 <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 800089e:	f107 02e0 	add.w	r2, r7, #224	; 0xe0
 80008a2:	1d3b      	adds	r3, r7, #4
 80008a4:	4611      	mov	r1, r2
 80008a6:	6818      	ldr	r0, [r3, #0]
 80008a8:	f000 f9ce 	bl	8000c48 <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 80008ac:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 80008b0:	4618      	mov	r0, r3
 80008b2:	f000 fdd7 	bl	8001464 <_ZNSt6vectorIhSaIhEED1Ev>
 80008b6:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 80008ba:	4618      	mov	r0, r3
 80008bc:	f000 fd7c 	bl	80013b8 <_ZNSaIhED1Ev>
	CommandData(CDARGS {ILI9341_MAC, 0x48});					// Memory access control: MX > Column Address Order, RGB-BGR Order control
 80008c0:	4a1e      	ldr	r2, [pc, #120]	; (800093c <_ZN3Lcd4InitEv+0x3cc>)
 80008c2:	f507 7382 	add.w	r3, r7, #260	; 0x104
 80008c6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80008ca:	e883 0003 	stmia.w	r3, {r0, r1}
 80008ce:	f507 7386 	add.w	r3, r7, #268	; 0x10c
 80008d2:	4618      	mov	r0, r3
 80008d4:	f000 fd64 	bl	80013a0 <_ZNSaIhEC1Ev>
 80008d8:	f507 7386 	add.w	r3, r7, #268	; 0x10c
 80008dc:	f107 00f8 	add.w	r0, r7, #248	; 0xf8
 80008e0:	f507 7282 	add.w	r2, r7, #260	; 0x104
 80008e4:	ca06      	ldmia	r2, {r1, r2}
 80008e6:	f000 fd9c 	bl	8001422 <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 80008ea:	f107 02f8 	add.w	r2, r7, #248	; 0xf8
 80008ee:	1d3b      	adds	r3, r7, #4
 80008f0:	4611      	mov	r1, r2
 80008f2:	6818      	ldr	r0, [r3, #0]
 80008f4:	f000 f9a8 	bl	8000c48 <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 80008f8:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 80008fc:	4618      	mov	r0, r3
 80008fe:	f000 fdb1 	bl	8001464 <_ZNSt6vectorIhSaIhEED1Ev>
 8000902:	f507 7386 	add.w	r3, r7, #268	; 0x10c
 8000906:	4618      	mov	r0, r3
 8000908:	f000 fd56 	bl	80013b8 <_ZNSaIhED1Ev>
 800090c:	e018      	b.n	8000940 <_ZN3Lcd4InitEv+0x3d0>
 800090e:	bf00      	nop
 8000910:	40020c00 	.word	0x40020c00
 8000914:	08002d14 	.word	0x08002d14
 8000918:	08002d1c 	.word	0x08002d1c
 800091c:	08002d24 	.word	0x08002d24
 8000920:	08002d2c 	.word	0x08002d2c
 8000924:	08002d34 	.word	0x08002d34
 8000928:	08002d3c 	.word	0x08002d3c
 800092c:	08002d44 	.word	0x08002d44
 8000930:	08002d4c 	.word	0x08002d4c
 8000934:	08002d54 	.word	0x08002d54
 8000938:	08002d5c 	.word	0x08002d5c
 800093c:	08002d64 	.word	0x08002d64
	CommandData(CDARGS {ILI9341_PIXEL_FORMAT, 0x55});			// 16 bit format
 8000940:	4ab7      	ldr	r2, [pc, #732]	; (8000c20 <_ZN3Lcd4InitEv+0x6b0>)
 8000942:	f507 738e 	add.w	r3, r7, #284	; 0x11c
 8000946:	e892 0003 	ldmia.w	r2, {r0, r1}
 800094a:	e883 0003 	stmia.w	r3, {r0, r1}
 800094e:	f507 7392 	add.w	r3, r7, #292	; 0x124
 8000952:	4618      	mov	r0, r3
 8000954:	f000 fd24 	bl	80013a0 <_ZNSaIhEC1Ev>
 8000958:	f507 7392 	add.w	r3, r7, #292	; 0x124
 800095c:	f507 7088 	add.w	r0, r7, #272	; 0x110
 8000960:	f507 728e 	add.w	r2, r7, #284	; 0x11c
 8000964:	ca06      	ldmia	r2, {r1, r2}
 8000966:	f000 fd5c 	bl	8001422 <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 800096a:	f507 7288 	add.w	r2, r7, #272	; 0x110
 800096e:	1d3b      	adds	r3, r7, #4
 8000970:	4611      	mov	r1, r2
 8000972:	6818      	ldr	r0, [r3, #0]
 8000974:	f000 f968 	bl	8000c48 <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 8000978:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800097c:	4618      	mov	r0, r3
 800097e:	f000 fd71 	bl	8001464 <_ZNSt6vectorIhSaIhEED1Ev>
 8000982:	f507 7392 	add.w	r3, r7, #292	; 0x124
 8000986:	4618      	mov	r0, r3
 8000988:	f000 fd16 	bl	80013b8 <_ZNSaIhED1Ev>
	CommandData(CDARGS {ILI9341_FRC, 0x00, 0x18});
 800098c:	4aa5      	ldr	r2, [pc, #660]	; (8000c24 <_ZN3Lcd4InitEv+0x6b4>)
 800098e:	f507 739a 	add.w	r3, r7, #308	; 0x134
 8000992:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000996:	e883 0003 	stmia.w	r3, {r0, r1}
 800099a:	f507 739e 	add.w	r3, r7, #316	; 0x13c
 800099e:	4618      	mov	r0, r3
 80009a0:	f000 fcfe 	bl	80013a0 <_ZNSaIhEC1Ev>
 80009a4:	f507 739e 	add.w	r3, r7, #316	; 0x13c
 80009a8:	f507 7094 	add.w	r0, r7, #296	; 0x128
 80009ac:	f507 729a 	add.w	r2, r7, #308	; 0x134
 80009b0:	ca06      	ldmia	r2, {r1, r2}
 80009b2:	f000 fd36 	bl	8001422 <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 80009b6:	f507 7294 	add.w	r2, r7, #296	; 0x128
 80009ba:	1d3b      	adds	r3, r7, #4
 80009bc:	4611      	mov	r1, r2
 80009be:	6818      	ldr	r0, [r3, #0]
 80009c0:	f000 f942 	bl	8000c48 <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 80009c4:	f507 7394 	add.w	r3, r7, #296	; 0x128
 80009c8:	4618      	mov	r0, r3
 80009ca:	f000 fd4b 	bl	8001464 <_ZNSt6vectorIhSaIhEED1Ev>
 80009ce:	f507 739e 	add.w	r3, r7, #316	; 0x13c
 80009d2:	4618      	mov	r0, r3
 80009d4:	f000 fcf0 	bl	80013b8 <_ZNSaIhED1Ev>
	CommandData(CDARGS {ILI9341_DFC, 0x08, 0x82, 0x27});
 80009d8:	4a93      	ldr	r2, [pc, #588]	; (8000c28 <_ZN3Lcd4InitEv+0x6b8>)
 80009da:	f507 73a6 	add.w	r3, r7, #332	; 0x14c
 80009de:	e892 0003 	ldmia.w	r2, {r0, r1}
 80009e2:	e883 0003 	stmia.w	r3, {r0, r1}
 80009e6:	f507 73aa 	add.w	r3, r7, #340	; 0x154
 80009ea:	4618      	mov	r0, r3
 80009ec:	f000 fcd8 	bl	80013a0 <_ZNSaIhEC1Ev>
 80009f0:	f507 73aa 	add.w	r3, r7, #340	; 0x154
 80009f4:	f507 70a0 	add.w	r0, r7, #320	; 0x140
 80009f8:	f507 72a6 	add.w	r2, r7, #332	; 0x14c
 80009fc:	ca06      	ldmia	r2, {r1, r2}
 80009fe:	f000 fd10 	bl	8001422 <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 8000a02:	f507 72a0 	add.w	r2, r7, #320	; 0x140
 8000a06:	1d3b      	adds	r3, r7, #4
 8000a08:	4611      	mov	r1, r2
 8000a0a:	6818      	ldr	r0, [r3, #0]
 8000a0c:	f000 f91c 	bl	8000c48 <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 8000a10:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8000a14:	4618      	mov	r0, r3
 8000a16:	f000 fd25 	bl	8001464 <_ZNSt6vectorIhSaIhEED1Ev>
 8000a1a:	f507 73aa 	add.w	r3, r7, #340	; 0x154
 8000a1e:	4618      	mov	r0, r3
 8000a20:	f000 fcca 	bl	80013b8 <_ZNSaIhED1Ev>
	CommandData(CDARGS {ILI9341_3GAMMA_EN, 0x00});
 8000a24:	4a81      	ldr	r2, [pc, #516]	; (8000c2c <_ZN3Lcd4InitEv+0x6bc>)
 8000a26:	f507 73b2 	add.w	r3, r7, #356	; 0x164
 8000a2a:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000a2e:	e883 0003 	stmia.w	r3, {r0, r1}
 8000a32:	f507 73b6 	add.w	r3, r7, #364	; 0x16c
 8000a36:	4618      	mov	r0, r3
 8000a38:	f000 fcb2 	bl	80013a0 <_ZNSaIhEC1Ev>
 8000a3c:	f507 73b6 	add.w	r3, r7, #364	; 0x16c
 8000a40:	f507 70ac 	add.w	r0, r7, #344	; 0x158
 8000a44:	f507 72b2 	add.w	r2, r7, #356	; 0x164
 8000a48:	ca06      	ldmia	r2, {r1, r2}
 8000a4a:	f000 fcea 	bl	8001422 <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 8000a4e:	f507 72ac 	add.w	r2, r7, #344	; 0x158
 8000a52:	1d3b      	adds	r3, r7, #4
 8000a54:	4611      	mov	r1, r2
 8000a56:	6818      	ldr	r0, [r3, #0]
 8000a58:	f000 f8f6 	bl	8000c48 <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 8000a5c:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8000a60:	4618      	mov	r0, r3
 8000a62:	f000 fcff 	bl	8001464 <_ZNSt6vectorIhSaIhEED1Ev>
 8000a66:	f507 73b6 	add.w	r3, r7, #364	; 0x16c
 8000a6a:	4618      	mov	r0, r3
 8000a6c:	f000 fca4 	bl	80013b8 <_ZNSaIhED1Ev>
	CommandData(CDARGS {ILI9341_COLUMN_ADDR, 0x00, 0x00, 0x00, 0xEF});
 8000a70:	4a6f      	ldr	r2, [pc, #444]	; (8000c30 <_ZN3Lcd4InitEv+0x6c0>)
 8000a72:	f507 73be 	add.w	r3, r7, #380	; 0x17c
 8000a76:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000a7a:	e883 0003 	stmia.w	r3, {r0, r1}
 8000a7e:	f507 73c2 	add.w	r3, r7, #388	; 0x184
 8000a82:	4618      	mov	r0, r3
 8000a84:	f000 fc8c 	bl	80013a0 <_ZNSaIhEC1Ev>
 8000a88:	f507 73c2 	add.w	r3, r7, #388	; 0x184
 8000a8c:	f507 70b8 	add.w	r0, r7, #368	; 0x170
 8000a90:	f507 72be 	add.w	r2, r7, #380	; 0x17c
 8000a94:	ca06      	ldmia	r2, {r1, r2}
 8000a96:	f000 fcc4 	bl	8001422 <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 8000a9a:	f507 72b8 	add.w	r2, r7, #368	; 0x170
 8000a9e:	1d3b      	adds	r3, r7, #4
 8000aa0:	4611      	mov	r1, r2
 8000aa2:	6818      	ldr	r0, [r3, #0]
 8000aa4:	f000 f8d0 	bl	8000c48 <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 8000aa8:	f507 73b8 	add.w	r3, r7, #368	; 0x170
 8000aac:	4618      	mov	r0, r3
 8000aae:	f000 fcd9 	bl	8001464 <_ZNSt6vectorIhSaIhEED1Ev>
 8000ab2:	f507 73c2 	add.w	r3, r7, #388	; 0x184
 8000ab6:	4618      	mov	r0, r3
 8000ab8:	f000 fc7e 	bl	80013b8 <_ZNSaIhED1Ev>
	CommandData(CDARGS {ILI9341_PAGE_ADDR, 0x00, 0x00, 0x01, 0x3F});
 8000abc:	4a5d      	ldr	r2, [pc, #372]	; (8000c34 <_ZN3Lcd4InitEv+0x6c4>)
 8000abe:	f507 73ca 	add.w	r3, r7, #404	; 0x194
 8000ac2:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000ac6:	e883 0003 	stmia.w	r3, {r0, r1}
 8000aca:	f507 73ce 	add.w	r3, r7, #412	; 0x19c
 8000ace:	4618      	mov	r0, r3
 8000ad0:	f000 fc66 	bl	80013a0 <_ZNSaIhEC1Ev>
 8000ad4:	f507 73ce 	add.w	r3, r7, #412	; 0x19c
 8000ad8:	f507 70c4 	add.w	r0, r7, #392	; 0x188
 8000adc:	f507 72ca 	add.w	r2, r7, #404	; 0x194
 8000ae0:	ca06      	ldmia	r2, {r1, r2}
 8000ae2:	f000 fc9e 	bl	8001422 <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 8000ae6:	f507 72c4 	add.w	r2, r7, #392	; 0x188
 8000aea:	1d3b      	adds	r3, r7, #4
 8000aec:	4611      	mov	r1, r2
 8000aee:	6818      	ldr	r0, [r3, #0]
 8000af0:	f000 f8aa 	bl	8000c48 <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 8000af4:	f507 73c4 	add.w	r3, r7, #392	; 0x188
 8000af8:	4618      	mov	r0, r3
 8000afa:	f000 fcb3 	bl	8001464 <_ZNSt6vectorIhSaIhEED1Ev>
 8000afe:	f507 73ce 	add.w	r3, r7, #412	; 0x19c
 8000b02:	4618      	mov	r0, r3
 8000b04:	f000 fc58 	bl	80013b8 <_ZNSaIhED1Ev>
	CommandData(CDARGS {ILI9341_GAMMA, 0x01});
 8000b08:	4a4b      	ldr	r2, [pc, #300]	; (8000c38 <_ZN3Lcd4InitEv+0x6c8>)
 8000b0a:	f507 73d6 	add.w	r3, r7, #428	; 0x1ac
 8000b0e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000b12:	e883 0003 	stmia.w	r3, {r0, r1}
 8000b16:	f507 73da 	add.w	r3, r7, #436	; 0x1b4
 8000b1a:	4618      	mov	r0, r3
 8000b1c:	f000 fc40 	bl	80013a0 <_ZNSaIhEC1Ev>
 8000b20:	f507 73da 	add.w	r3, r7, #436	; 0x1b4
 8000b24:	f507 70d0 	add.w	r0, r7, #416	; 0x1a0
 8000b28:	f507 72d6 	add.w	r2, r7, #428	; 0x1ac
 8000b2c:	ca06      	ldmia	r2, {r1, r2}
 8000b2e:	f000 fc78 	bl	8001422 <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 8000b32:	f507 72d0 	add.w	r2, r7, #416	; 0x1a0
 8000b36:	1d3b      	adds	r3, r7, #4
 8000b38:	4611      	mov	r1, r2
 8000b3a:	6818      	ldr	r0, [r3, #0]
 8000b3c:	f000 f884 	bl	8000c48 <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 8000b40:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 8000b44:	4618      	mov	r0, r3
 8000b46:	f000 fc8d 	bl	8001464 <_ZNSt6vectorIhSaIhEED1Ev>
 8000b4a:	f507 73da 	add.w	r3, r7, #436	; 0x1b4
 8000b4e:	4618      	mov	r0, r3
 8000b50:	f000 fc32 	bl	80013b8 <_ZNSaIhED1Ev>
	CommandData(CDARGS {ILI9341_PGAMMA,	0x0F, 0x31, 0x2B, 0x0C, 0x0E, 0x08, 0x4E, 0xF1, 0x37, 0x07, 0x10, 0x03, 0x0E, 0x09, 0x00});
 8000b54:	4a39      	ldr	r2, [pc, #228]	; (8000c3c <_ZN3Lcd4InitEv+0x6cc>)
 8000b56:	f507 73e2 	add.w	r3, r7, #452	; 0x1c4
 8000b5a:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000b5e:	e883 0003 	stmia.w	r3, {r0, r1}
 8000b62:	f507 73e6 	add.w	r3, r7, #460	; 0x1cc
 8000b66:	4618      	mov	r0, r3
 8000b68:	f000 fc1a 	bl	80013a0 <_ZNSaIhEC1Ev>
 8000b6c:	f507 73e6 	add.w	r3, r7, #460	; 0x1cc
 8000b70:	f507 70dc 	add.w	r0, r7, #440	; 0x1b8
 8000b74:	f507 72e2 	add.w	r2, r7, #452	; 0x1c4
 8000b78:	ca06      	ldmia	r2, {r1, r2}
 8000b7a:	f000 fc52 	bl	8001422 <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 8000b7e:	f507 72dc 	add.w	r2, r7, #440	; 0x1b8
 8000b82:	1d3b      	adds	r3, r7, #4
 8000b84:	4611      	mov	r1, r2
 8000b86:	6818      	ldr	r0, [r3, #0]
 8000b88:	f000 f85e 	bl	8000c48 <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 8000b8c:	f507 73dc 	add.w	r3, r7, #440	; 0x1b8
 8000b90:	4618      	mov	r0, r3
 8000b92:	f000 fc67 	bl	8001464 <_ZNSt6vectorIhSaIhEED1Ev>
 8000b96:	f507 73e6 	add.w	r3, r7, #460	; 0x1cc
 8000b9a:	4618      	mov	r0, r3
 8000b9c:	f000 fc0c 	bl	80013b8 <_ZNSaIhED1Ev>
	CommandData(CDARGS {ILI9341_NGAMMA, 0x00, 0x0E, 0x14, 0x03, 0x11, 0x07, 0x31, 0xC1, 0x48, 0x08, 0x0F, 0x0C, 0x31, 0x36, 0x0F});
 8000ba0:	4a27      	ldr	r2, [pc, #156]	; (8000c40 <_ZN3Lcd4InitEv+0x6d0>)
 8000ba2:	f507 73ee 	add.w	r3, r7, #476	; 0x1dc
 8000ba6:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000baa:	e883 0003 	stmia.w	r3, {r0, r1}
 8000bae:	f507 73f2 	add.w	r3, r7, #484	; 0x1e4
 8000bb2:	4618      	mov	r0, r3
 8000bb4:	f000 fbf4 	bl	80013a0 <_ZNSaIhEC1Ev>
 8000bb8:	f507 73f2 	add.w	r3, r7, #484	; 0x1e4
 8000bbc:	f507 70e8 	add.w	r0, r7, #464	; 0x1d0
 8000bc0:	f507 72ee 	add.w	r2, r7, #476	; 0x1dc
 8000bc4:	ca06      	ldmia	r2, {r1, r2}
 8000bc6:	f000 fc2c 	bl	8001422 <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>
 8000bca:	f507 72e8 	add.w	r2, r7, #464	; 0x1d0
 8000bce:	1d3b      	adds	r3, r7, #4
 8000bd0:	4611      	mov	r1, r2
 8000bd2:	6818      	ldr	r0, [r3, #0]
 8000bd4:	f000 f838 	bl	8000c48 <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>
 8000bd8:	f507 73e8 	add.w	r3, r7, #464	; 0x1d0
 8000bdc:	4618      	mov	r0, r3
 8000bde:	f000 fc41 	bl	8001464 <_ZNSt6vectorIhSaIhEED1Ev>
 8000be2:	f507 73f2 	add.w	r3, r7, #484	; 0x1e4
 8000be6:	4618      	mov	r0, r3
 8000be8:	f000 fbe6 	bl	80013b8 <_ZNSaIhED1Ev>
	Command(ILI9341_SLEEP_MODE);
 8000bec:	1d3b      	adds	r3, r7, #4
 8000bee:	2111      	movs	r1, #17
 8000bf0:	6818      	ldr	r0, [r3, #0]
 8000bf2:	f000 f88d 	bl	8000d10 <_ZN3Lcd7CommandEh>

	Delay(1000000);
 8000bf6:	1d3b      	adds	r3, r7, #4
 8000bf8:	4912      	ldr	r1, [pc, #72]	; (8000c44 <_ZN3Lcd4InitEv+0x6d4>)
 8000bfa:	6818      	ldr	r0, [r3, #0]
 8000bfc:	f000 f870 	bl	8000ce0 <_ZN3Lcd5DelayEm>

	Command(ILI9341_DISPLAY_ON);
 8000c00:	1d3b      	adds	r3, r7, #4
 8000c02:	2129      	movs	r1, #41	; 0x29
 8000c04:	6818      	ldr	r0, [r3, #0]
 8000c06:	f000 f883 	bl	8000d10 <_ZN3Lcd7CommandEh>
	Command(ILI9341_GRAM);
 8000c0a:	1d3b      	adds	r3, r7, #4
 8000c0c:	212c      	movs	r1, #44	; 0x2c
 8000c0e:	6818      	ldr	r0, [r3, #0]
 8000c10:	f000 f87e 	bl	8000d10 <_ZN3Lcd7CommandEh>
};
 8000c14:	bf00      	nop
 8000c16:	f507 77f4 	add.w	r7, r7, #488	; 0x1e8
 8000c1a:	46bd      	mov	sp, r7
 8000c1c:	bd80      	pop	{r7, pc}
 8000c1e:	bf00      	nop
 8000c20:	08002d6c 	.word	0x08002d6c
 8000c24:	08002d74 	.word	0x08002d74
 8000c28:	08002d7c 	.word	0x08002d7c
 8000c2c:	08002d84 	.word	0x08002d84
 8000c30:	08002d8c 	.word	0x08002d8c
 8000c34:	08002d94 	.word	0x08002d94
 8000c38:	08002d9c 	.word	0x08002d9c
 8000c3c:	08002da4 	.word	0x08002da4
 8000c40:	08002dac 	.word	0x08002dac
 8000c44:	000f4240 	.word	0x000f4240

08000c48 <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE>:

void Lcd::CommandData(CDARGS cmds) {
 8000c48:	b590      	push	{r4, r7, lr}
 8000c4a:	b085      	sub	sp, #20
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	6078      	str	r0, [r7, #4]
 8000c50:	6039      	str	r1, [r7, #0]
	Command(cmds[0]);
 8000c52:	2100      	movs	r1, #0
 8000c54:	6838      	ldr	r0, [r7, #0]
 8000c56:	f000 fc20 	bl	800149a <_ZNSt6vectorIhSaIhEEixEj>
 8000c5a:	4603      	mov	r3, r0
 8000c5c:	781b      	ldrb	r3, [r3, #0]
 8000c5e:	4619      	mov	r1, r3
 8000c60:	6878      	ldr	r0, [r7, #4]
 8000c62:	f000 f855 	bl	8000d10 <_ZN3Lcd7CommandEh>

	LCD_DCX_SET;
 8000c66:	4a1c      	ldr	r2, [pc, #112]	; (8000cd8 <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE+0x90>)
 8000c68:	4b1b      	ldr	r3, [pc, #108]	; (8000cd8 <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE+0x90>)
 8000c6a:	8b1b      	ldrh	r3, [r3, #24]
 8000c6c:	b29b      	uxth	r3, r3
 8000c6e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000c72:	b29b      	uxth	r3, r3
 8000c74:	8313      	strh	r3, [r2, #24]
	LCD_CS_RESET;
 8000c76:	4a19      	ldr	r2, [pc, #100]	; (8000cdc <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE+0x94>)
 8000c78:	4b18      	ldr	r3, [pc, #96]	; (8000cdc <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE+0x94>)
 8000c7a:	8b5b      	ldrh	r3, [r3, #26]
 8000c7c:	b29b      	uxth	r3, r3
 8000c7e:	f043 0304 	orr.w	r3, r3, #4
 8000c82:	b29b      	uxth	r3, r3
 8000c84:	8353      	strh	r3, [r2, #26]

	for (uint8_t i = 1; i < cmds.size(); ++i)
 8000c86:	2301      	movs	r3, #1
 8000c88:	73fb      	strb	r3, [r7, #15]
 8000c8a:	7bfc      	ldrb	r4, [r7, #15]
 8000c8c:	6838      	ldr	r0, [r7, #0]
 8000c8e:	f000 fc13 	bl	80014b8 <_ZNKSt6vectorIhSaIhEE4sizeEv>
 8000c92:	4603      	mov	r3, r0
 8000c94:	429c      	cmp	r4, r3
 8000c96:	bf34      	ite	cc
 8000c98:	2301      	movcc	r3, #1
 8000c9a:	2300      	movcs	r3, #0
 8000c9c:	b2db      	uxtb	r3, r3
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d00e      	beq.n	8000cc0 <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE+0x78>
		SPISendByte(cmds[i]);
 8000ca2:	7bfb      	ldrb	r3, [r7, #15]
 8000ca4:	4619      	mov	r1, r3
 8000ca6:	6838      	ldr	r0, [r7, #0]
 8000ca8:	f000 fbf7 	bl	800149a <_ZNSt6vectorIhSaIhEEixEj>
 8000cac:	4603      	mov	r3, r0
 8000cae:	781b      	ldrb	r3, [r3, #0]
 8000cb0:	4619      	mov	r1, r3
 8000cb2:	6878      	ldr	r0, [r7, #4]
 8000cb4:	f000 fa1c 	bl	80010f0 <_ZN3Lcd11SPISendByteEh>
	for (uint8_t i = 1; i < cmds.size(); ++i)
 8000cb8:	7bfb      	ldrb	r3, [r7, #15]
 8000cba:	3301      	adds	r3, #1
 8000cbc:	73fb      	strb	r3, [r7, #15]
 8000cbe:	e7e4      	b.n	8000c8a <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE+0x42>

	LCD_CS_SET;
 8000cc0:	4a06      	ldr	r2, [pc, #24]	; (8000cdc <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE+0x94>)
 8000cc2:	4b06      	ldr	r3, [pc, #24]	; (8000cdc <_ZN3Lcd11CommandDataESt6vectorIhSaIhEE+0x94>)
 8000cc4:	8b1b      	ldrh	r3, [r3, #24]
 8000cc6:	b29b      	uxth	r3, r3
 8000cc8:	f043 0304 	orr.w	r3, r3, #4
 8000ccc:	b29b      	uxth	r3, r3
 8000cce:	8313      	strh	r3, [r2, #24]
}
 8000cd0:	bf00      	nop
 8000cd2:	3714      	adds	r7, #20
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	bd90      	pop	{r4, r7, pc}
 8000cd8:	40020c00 	.word	0x40020c00
 8000cdc:	40020800 	.word	0x40020800

08000ce0 <_ZN3Lcd5DelayEm>:

void Lcd::Delay(volatile uint32_t delay) {
 8000ce0:	b480      	push	{r7}
 8000ce2:	b083      	sub	sp, #12
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	6078      	str	r0, [r7, #4]
 8000ce8:	6039      	str	r1, [r7, #0]
	for (; delay != 0; delay--);
 8000cea:	683b      	ldr	r3, [r7, #0]
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	bf14      	ite	ne
 8000cf0:	2301      	movne	r3, #1
 8000cf2:	2300      	moveq	r3, #0
 8000cf4:	b2db      	uxtb	r3, r3
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d003      	beq.n	8000d02 <_ZN3Lcd5DelayEm+0x22>
 8000cfa:	683b      	ldr	r3, [r7, #0]
 8000cfc:	3b01      	subs	r3, #1
 8000cfe:	603b      	str	r3, [r7, #0]
 8000d00:	e7f3      	b.n	8000cea <_ZN3Lcd5DelayEm+0xa>
}
 8000d02:	bf00      	nop
 8000d04:	370c      	adds	r7, #12
 8000d06:	46bd      	mov	sp, r7
 8000d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d0c:	4770      	bx	lr
	...

08000d10 <_ZN3Lcd7CommandEh>:

void Lcd::Command(uint8_t data) {
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b082      	sub	sp, #8
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	6078      	str	r0, [r7, #4]
 8000d18:	460b      	mov	r3, r1
 8000d1a:	70fb      	strb	r3, [r7, #3]
	LCD_DCX_RESET;
 8000d1c:	4a10      	ldr	r2, [pc, #64]	; (8000d60 <_ZN3Lcd7CommandEh+0x50>)
 8000d1e:	4b10      	ldr	r3, [pc, #64]	; (8000d60 <_ZN3Lcd7CommandEh+0x50>)
 8000d20:	8b5b      	ldrh	r3, [r3, #26]
 8000d22:	b29b      	uxth	r3, r3
 8000d24:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000d28:	b29b      	uxth	r3, r3
 8000d2a:	8353      	strh	r3, [r2, #26]
	LCD_CS_RESET;
 8000d2c:	4a0d      	ldr	r2, [pc, #52]	; (8000d64 <_ZN3Lcd7CommandEh+0x54>)
 8000d2e:	4b0d      	ldr	r3, [pc, #52]	; (8000d64 <_ZN3Lcd7CommandEh+0x54>)
 8000d30:	8b5b      	ldrh	r3, [r3, #26]
 8000d32:	b29b      	uxth	r3, r3
 8000d34:	f043 0304 	orr.w	r3, r3, #4
 8000d38:	b29b      	uxth	r3, r3
 8000d3a:	8353      	strh	r3, [r2, #26]
	SPISendByte(data);
 8000d3c:	78fb      	ldrb	r3, [r7, #3]
 8000d3e:	4619      	mov	r1, r3
 8000d40:	6878      	ldr	r0, [r7, #4]
 8000d42:	f000 f9d5 	bl	80010f0 <_ZN3Lcd11SPISendByteEh>
	LCD_CS_SET;
 8000d46:	4a07      	ldr	r2, [pc, #28]	; (8000d64 <_ZN3Lcd7CommandEh+0x54>)
 8000d48:	4b06      	ldr	r3, [pc, #24]	; (8000d64 <_ZN3Lcd7CommandEh+0x54>)
 8000d4a:	8b1b      	ldrh	r3, [r3, #24]
 8000d4c:	b29b      	uxth	r3, r3
 8000d4e:	f043 0304 	orr.w	r3, r3, #4
 8000d52:	b29b      	uxth	r3, r3
 8000d54:	8313      	strh	r3, [r2, #24]
}
 8000d56:	bf00      	nop
 8000d58:	3708      	adds	r7, #8
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	bd80      	pop	{r7, pc}
 8000d5e:	bf00      	nop
 8000d60:	40020c00 	.word	0x40020c00
 8000d64:	40020800 	.word	0x40020800

08000d68 <_ZN3Lcd4DataEh>:

//	Send data - use overloads to allow 16 and 32 bit sends
void Lcd::Data(uint8_t data) {
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	b082      	sub	sp, #8
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	6078      	str	r0, [r7, #4]
 8000d70:	460b      	mov	r3, r1
 8000d72:	70fb      	strb	r3, [r7, #3]
	LCD_DCX_SET;
 8000d74:	4a10      	ldr	r2, [pc, #64]	; (8000db8 <_ZN3Lcd4DataEh+0x50>)
 8000d76:	4b10      	ldr	r3, [pc, #64]	; (8000db8 <_ZN3Lcd4DataEh+0x50>)
 8000d78:	8b1b      	ldrh	r3, [r3, #24]
 8000d7a:	b29b      	uxth	r3, r3
 8000d7c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000d80:	b29b      	uxth	r3, r3
 8000d82:	8313      	strh	r3, [r2, #24]
	LCD_CS_RESET;
 8000d84:	4a0d      	ldr	r2, [pc, #52]	; (8000dbc <_ZN3Lcd4DataEh+0x54>)
 8000d86:	4b0d      	ldr	r3, [pc, #52]	; (8000dbc <_ZN3Lcd4DataEh+0x54>)
 8000d88:	8b5b      	ldrh	r3, [r3, #26]
 8000d8a:	b29b      	uxth	r3, r3
 8000d8c:	f043 0304 	orr.w	r3, r3, #4
 8000d90:	b29b      	uxth	r3, r3
 8000d92:	8353      	strh	r3, [r2, #26]
	SPISendByte(data);
 8000d94:	78fb      	ldrb	r3, [r7, #3]
 8000d96:	4619      	mov	r1, r3
 8000d98:	6878      	ldr	r0, [r7, #4]
 8000d9a:	f000 f9a9 	bl	80010f0 <_ZN3Lcd11SPISendByteEh>
	LCD_CS_SET;
 8000d9e:	4a07      	ldr	r2, [pc, #28]	; (8000dbc <_ZN3Lcd4DataEh+0x54>)
 8000da0:	4b06      	ldr	r3, [pc, #24]	; (8000dbc <_ZN3Lcd4DataEh+0x54>)
 8000da2:	8b1b      	ldrh	r3, [r3, #24]
 8000da4:	b29b      	uxth	r3, r3
 8000da6:	f043 0304 	orr.w	r3, r3, #4
 8000daa:	b29b      	uxth	r3, r3
 8000dac:	8313      	strh	r3, [r2, #24]
}
 8000dae:	bf00      	nop
 8000db0:	3708      	adds	r7, #8
 8000db2:	46bd      	mov	sp, r7
 8000db4:	bd80      	pop	{r7, pc}
 8000db6:	bf00      	nop
 8000db8:	40020c00 	.word	0x40020c00
 8000dbc:	40020800 	.word	0x40020800

08000dc0 <_ZN3Lcd7Data16bEt>:

void Lcd::Data16b(uint16_t data) {
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b082      	sub	sp, #8
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	6078      	str	r0, [r7, #4]
 8000dc8:	460b      	mov	r3, r1
 8000dca:	807b      	strh	r3, [r7, #2]
	LCD_DCX_SET;
 8000dcc:	4a14      	ldr	r2, [pc, #80]	; (8000e20 <_ZN3Lcd7Data16bEt+0x60>)
 8000dce:	4b14      	ldr	r3, [pc, #80]	; (8000e20 <_ZN3Lcd7Data16bEt+0x60>)
 8000dd0:	8b1b      	ldrh	r3, [r3, #24]
 8000dd2:	b29b      	uxth	r3, r3
 8000dd4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000dd8:	b29b      	uxth	r3, r3
 8000dda:	8313      	strh	r3, [r2, #24]
	LCD_CS_RESET;
 8000ddc:	4a11      	ldr	r2, [pc, #68]	; (8000e24 <_ZN3Lcd7Data16bEt+0x64>)
 8000dde:	4b11      	ldr	r3, [pc, #68]	; (8000e24 <_ZN3Lcd7Data16bEt+0x64>)
 8000de0:	8b5b      	ldrh	r3, [r3, #26]
 8000de2:	b29b      	uxth	r3, r3
 8000de4:	f043 0304 	orr.w	r3, r3, #4
 8000de8:	b29b      	uxth	r3, r3
 8000dea:	8353      	strh	r3, [r2, #26]
	SPISendByte(data >> 8);
 8000dec:	887b      	ldrh	r3, [r7, #2]
 8000dee:	121b      	asrs	r3, r3, #8
 8000df0:	b2db      	uxtb	r3, r3
 8000df2:	4619      	mov	r1, r3
 8000df4:	6878      	ldr	r0, [r7, #4]
 8000df6:	f000 f97b 	bl	80010f0 <_ZN3Lcd11SPISendByteEh>
	SPISendByte(data & 0xFF);
 8000dfa:	887b      	ldrh	r3, [r7, #2]
 8000dfc:	b2db      	uxtb	r3, r3
 8000dfe:	4619      	mov	r1, r3
 8000e00:	6878      	ldr	r0, [r7, #4]
 8000e02:	f000 f975 	bl	80010f0 <_ZN3Lcd11SPISendByteEh>
	LCD_CS_SET;
 8000e06:	4a07      	ldr	r2, [pc, #28]	; (8000e24 <_ZN3Lcd7Data16bEt+0x64>)
 8000e08:	4b06      	ldr	r3, [pc, #24]	; (8000e24 <_ZN3Lcd7Data16bEt+0x64>)
 8000e0a:	8b1b      	ldrh	r3, [r3, #24]
 8000e0c:	b29b      	uxth	r3, r3
 8000e0e:	f043 0304 	orr.w	r3, r3, #4
 8000e12:	b29b      	uxth	r3, r3
 8000e14:	8313      	strh	r3, [r2, #24]
}
 8000e16:	bf00      	nop
 8000e18:	3708      	adds	r7, #8
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	bd80      	pop	{r7, pc}
 8000e1e:	bf00      	nop
 8000e20:	40020c00 	.word	0x40020c00
 8000e24:	40020800 	.word	0x40020800

08000e28 <_ZN3Lcd6RotateE17LCD_Orientation_t>:


void Lcd::Rotate(LCD_Orientation_t o) {
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b082      	sub	sp, #8
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	6078      	str	r0, [r7, #4]
 8000e30:	460b      	mov	r3, r1
 8000e32:	70fb      	strb	r3, [r7, #3]
	Command(ILI9341_MAC);
 8000e34:	2136      	movs	r1, #54	; 0x36
 8000e36:	6878      	ldr	r0, [r7, #4]
 8000e38:	f7ff ff6a 	bl	8000d10 <_ZN3Lcd7CommandEh>
	switch (o) {
 8000e3c:	78fb      	ldrb	r3, [r7, #3]
 8000e3e:	2b03      	cmp	r3, #3
 8000e40:	d81a      	bhi.n	8000e78 <_ZN3Lcd6RotateE17LCD_Orientation_t+0x50>
 8000e42:	a201      	add	r2, pc, #4	; (adr r2, 8000e48 <_ZN3Lcd6RotateE17LCD_Orientation_t+0x20>)
 8000e44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e48:	08000e59 	.word	0x08000e59
 8000e4c:	08000e61 	.word	0x08000e61
 8000e50:	08000e69 	.word	0x08000e69
 8000e54:	08000e71 	.word	0x08000e71
		case LCD_Portrait :				Data(0x58);
 8000e58:	2158      	movs	r1, #88	; 0x58
 8000e5a:	6878      	ldr	r0, [r7, #4]
 8000e5c:	f7ff ff84 	bl	8000d68 <_ZN3Lcd4DataEh>
		case LCD_Portrait_Flipped : 	Data(0x88);
 8000e60:	2188      	movs	r1, #136	; 0x88
 8000e62:	6878      	ldr	r0, [r7, #4]
 8000e64:	f7ff ff80 	bl	8000d68 <_ZN3Lcd4DataEh>
		case LCD_Landscape : 			Data(0x28);
 8000e68:	2128      	movs	r1, #40	; 0x28
 8000e6a:	6878      	ldr	r0, [r7, #4]
 8000e6c:	f7ff ff7c 	bl	8000d68 <_ZN3Lcd4DataEh>
		case LCD_Landscape_Flipped :	Data(0xE8);
 8000e70:	21e8      	movs	r1, #232	; 0xe8
 8000e72:	6878      	ldr	r0, [r7, #4]
 8000e74:	f7ff ff78 	bl	8000d68 <_ZN3Lcd4DataEh>
	}

	orientation = o;
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	78fa      	ldrb	r2, [r7, #3]
 8000e7c:	701a      	strb	r2, [r3, #0]
	if (o == LCD_Portrait || o == LCD_Portrait_Flipped) {
 8000e7e:	78fb      	ldrb	r3, [r7, #3]
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	d002      	beq.n	8000e8a <_ZN3Lcd6RotateE17LCD_Orientation_t+0x62>
 8000e84:	78fb      	ldrb	r3, [r7, #3]
 8000e86:	2b01      	cmp	r3, #1
 8000e88:	d107      	bne.n	8000e9a <_ZN3Lcd6RotateE17LCD_Orientation_t+0x72>
		width = 240;
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	22f0      	movs	r2, #240	; 0xf0
 8000e8e:	805a      	strh	r2, [r3, #2]
		height = 320;
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8000e96:	809a      	strh	r2, [r3, #4]
 8000e98:	e006      	b.n	8000ea8 <_ZN3Lcd6RotateE17LCD_Orientation_t+0x80>
	} else {
		width = 320;
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8000ea0:	805a      	strh	r2, [r3, #2]
		height = 240;
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	22f0      	movs	r2, #240	; 0xf0
 8000ea6:	809a      	strh	r2, [r3, #4]
	}
}
 8000ea8:	bf00      	nop
 8000eaa:	3708      	adds	r7, #8
 8000eac:	46bd      	mov	sp, r7
 8000eae:	bd80      	pop	{r7, pc}

08000eb0 <_ZN3Lcd10ScreenFillERKt>:

void Lcd::ScreenFill(const uint16_t& colour) {
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	b084      	sub	sp, #16
 8000eb4:	af02      	add	r7, sp, #8
 8000eb6:	6078      	str	r0, [r7, #4]
 8000eb8:	6039      	str	r1, [r7, #0]
	ColourFill(0, 0, width - 1, height - 1, colour);
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	885b      	ldrh	r3, [r3, #2]
 8000ebe:	3b01      	subs	r3, #1
 8000ec0:	b299      	uxth	r1, r3
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	889b      	ldrh	r3, [r3, #4]
 8000ec6:	3b01      	subs	r3, #1
 8000ec8:	b29b      	uxth	r3, r3
 8000eca:	683a      	ldr	r2, [r7, #0]
 8000ecc:	9201      	str	r2, [sp, #4]
 8000ece:	9300      	str	r3, [sp, #0]
 8000ed0:	460b      	mov	r3, r1
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	2100      	movs	r1, #0
 8000ed6:	6878      	ldr	r0, [r7, #4]
 8000ed8:	f000 f804 	bl	8000ee4 <_ZN3Lcd10ColourFillEttttRKt>
}
 8000edc:	bf00      	nop
 8000ede:	3708      	adds	r7, #8
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	bd80      	pop	{r7, pc}

08000ee4 <_ZN3Lcd10ColourFillEttttRKt>:

void Lcd::ColourFill(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, const uint16_t& colour) {
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b088      	sub	sp, #32
 8000ee8:	af02      	add	r7, sp, #8
 8000eea:	60f8      	str	r0, [r7, #12]
 8000eec:	4608      	mov	r0, r1
 8000eee:	4611      	mov	r1, r2
 8000ef0:	461a      	mov	r2, r3
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	817b      	strh	r3, [r7, #10]
 8000ef6:	460b      	mov	r3, r1
 8000ef8:	813b      	strh	r3, [r7, #8]
 8000efa:	4613      	mov	r3, r2
 8000efc:	80fb      	strh	r3, [r7, #6]

	SetCursorPosition(x0, y0, x1, y1);
 8000efe:	88f8      	ldrh	r0, [r7, #6]
 8000f00:	893a      	ldrh	r2, [r7, #8]
 8000f02:	8979      	ldrh	r1, [r7, #10]
 8000f04:	8c3b      	ldrh	r3, [r7, #32]
 8000f06:	9300      	str	r3, [sp, #0]
 8000f08:	4603      	mov	r3, r0
 8000f0a:	68f8      	ldr	r0, [r7, #12]
 8000f0c:	f000 f890 	bl	8001030 <_ZN3Lcd17SetCursorPositionEtttt>

	Command(ILI9341_GRAM);
 8000f10:	212c      	movs	r1, #44	; 0x2c
 8000f12:	68f8      	ldr	r0, [r7, #12]
 8000f14:	f7ff fefc 	bl	8000d10 <_ZN3Lcd7CommandEh>

	uint32_t pixelCount = (x1 - x0 + 1) * (y1 - y0 + 1);
 8000f18:	88fa      	ldrh	r2, [r7, #6]
 8000f1a:	897b      	ldrh	r3, [r7, #10]
 8000f1c:	1ad3      	subs	r3, r2, r3
 8000f1e:	3301      	adds	r3, #1
 8000f20:	8c39      	ldrh	r1, [r7, #32]
 8000f22:	893a      	ldrh	r2, [r7, #8]
 8000f24:	1a8a      	subs	r2, r1, r2
 8000f26:	3201      	adds	r2, #1
 8000f28:	fb02 f303 	mul.w	r3, r2, r3
 8000f2c:	617b      	str	r3, [r7, #20]

	LCD_CS_RESET;
 8000f2e:	4a3b      	ldr	r2, [pc, #236]	; (800101c <_ZN3Lcd10ColourFillEttttRKt+0x138>)
 8000f30:	4b3a      	ldr	r3, [pc, #232]	; (800101c <_ZN3Lcd10ColourFillEttttRKt+0x138>)
 8000f32:	8b5b      	ldrh	r3, [r3, #26]
 8000f34:	b29b      	uxth	r3, r3
 8000f36:	f043 0304 	orr.w	r3, r3, #4
 8000f3a:	b29b      	uxth	r3, r3
 8000f3c:	8353      	strh	r3, [r2, #26]
	LCD_DCX_SET;
 8000f3e:	4a38      	ldr	r2, [pc, #224]	; (8001020 <_ZN3Lcd10ColourFillEttttRKt+0x13c>)
 8000f40:	4b37      	ldr	r3, [pc, #220]	; (8001020 <_ZN3Lcd10ColourFillEttttRKt+0x13c>)
 8000f42:	8b1b      	ldrh	r3, [r3, #24]
 8000f44:	b29b      	uxth	r3, r3
 8000f46:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000f4a:	b29b      	uxth	r3, r3
 8000f4c:	8313      	strh	r3, [r2, #24]

	SPISetDataSize(SPIDataSize_16b);			// 16-bit SPI mode
 8000f4e:	2101      	movs	r1, #1
 8000f50:	68f8      	ldr	r0, [r7, #12]
 8000f52:	f000 f89b 	bl	800108c <_ZN3Lcd14SPISetDataSizeE13SPIDataSize_t>

	// Send first 65535 bytes, SPI must be in 16-bit Mode
	SPI_DMA_SendHalfWord(colour, (pixelCount > 0xFFFF) ? 0xFFFF : pixelCount);
 8000f56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f58:	8819      	ldrh	r1, [r3, #0]
 8000f5a:	697b      	ldr	r3, [r7, #20]
 8000f5c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000f60:	4293      	cmp	r3, r2
 8000f62:	bf28      	it	cs
 8000f64:	4613      	movcs	r3, r2
 8000f66:	b29b      	uxth	r3, r3
 8000f68:	461a      	mov	r2, r3
 8000f6a:	68f8      	ldr	r0, [r7, #12]
 8000f6c:	f000 f8e6 	bl	800113c <_ZN3Lcd20SPI_DMA_SendHalfWordEtt>

	while (SPI_DMA_Working);
 8000f70:	4b2c      	ldr	r3, [pc, #176]	; (8001024 <_ZN3Lcd10ColourFillEttttRKt+0x140>)
 8000f72:	685b      	ldr	r3, [r3, #4]
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d111      	bne.n	8000f9c <_ZN3Lcd10ColourFillEttttRKt+0xb8>
 8000f78:	4b2b      	ldr	r3, [pc, #172]	; (8001028 <_ZN3Lcd10ColourFillEttttRKt+0x144>)
 8000f7a:	685b      	ldr	r3, [r3, #4]
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d10d      	bne.n	8000f9c <_ZN3Lcd10ColourFillEttttRKt+0xb8>
 8000f80:	4b2a      	ldr	r3, [pc, #168]	; (800102c <_ZN3Lcd10ColourFillEttttRKt+0x148>)
 8000f82:	891b      	ldrh	r3, [r3, #8]
 8000f84:	b29b      	uxth	r3, r3
 8000f86:	f003 0303 	and.w	r3, r3, #3
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d006      	beq.n	8000f9c <_ZN3Lcd10ColourFillEttttRKt+0xb8>
 8000f8e:	4b27      	ldr	r3, [pc, #156]	; (800102c <_ZN3Lcd10ColourFillEttttRKt+0x148>)
 8000f90:	891b      	ldrh	r3, [r3, #8]
 8000f92:	b29b      	uxth	r3, r3
 8000f94:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d001      	beq.n	8000fa0 <_ZN3Lcd10ColourFillEttttRKt+0xbc>
 8000f9c:	2301      	movs	r3, #1
 8000f9e:	e000      	b.n	8000fa2 <_ZN3Lcd10ColourFillEttttRKt+0xbe>
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d000      	beq.n	8000fa8 <_ZN3Lcd10ColourFillEttttRKt+0xc4>
 8000fa6:	e7e3      	b.n	8000f70 <_ZN3Lcd10ColourFillEttttRKt+0x8c>

	// Check if there is more data to send
	if (pixelCount > 0xFFFF) {
 8000fa8:	697b      	ldr	r3, [r7, #20]
 8000faa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000fae:	d325      	bcc.n	8000ffc <_ZN3Lcd10ColourFillEttttRKt+0x118>
		SPI_DMA_SendHalfWord(colour, pixelCount - 0xFFFF);		// Send remaining data
 8000fb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fb2:	8819      	ldrh	r1, [r3, #0]
 8000fb4:	697b      	ldr	r3, [r7, #20]
 8000fb6:	b29b      	uxth	r3, r3
 8000fb8:	3301      	adds	r3, #1
 8000fba:	b29b      	uxth	r3, r3
 8000fbc:	461a      	mov	r2, r3
 8000fbe:	68f8      	ldr	r0, [r7, #12]
 8000fc0:	f000 f8bc 	bl	800113c <_ZN3Lcd20SPI_DMA_SendHalfWordEtt>

		while (SPI_DMA_Working);
 8000fc4:	4b17      	ldr	r3, [pc, #92]	; (8001024 <_ZN3Lcd10ColourFillEttttRKt+0x140>)
 8000fc6:	685b      	ldr	r3, [r3, #4]
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d111      	bne.n	8000ff0 <_ZN3Lcd10ColourFillEttttRKt+0x10c>
 8000fcc:	4b16      	ldr	r3, [pc, #88]	; (8001028 <_ZN3Lcd10ColourFillEttttRKt+0x144>)
 8000fce:	685b      	ldr	r3, [r3, #4]
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d10d      	bne.n	8000ff0 <_ZN3Lcd10ColourFillEttttRKt+0x10c>
 8000fd4:	4b15      	ldr	r3, [pc, #84]	; (800102c <_ZN3Lcd10ColourFillEttttRKt+0x148>)
 8000fd6:	891b      	ldrh	r3, [r3, #8]
 8000fd8:	b29b      	uxth	r3, r3
 8000fda:	f003 0303 	and.w	r3, r3, #3
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d006      	beq.n	8000ff0 <_ZN3Lcd10ColourFillEttttRKt+0x10c>
 8000fe2:	4b12      	ldr	r3, [pc, #72]	; (800102c <_ZN3Lcd10ColourFillEttttRKt+0x148>)
 8000fe4:	891b      	ldrh	r3, [r3, #8]
 8000fe6:	b29b      	uxth	r3, r3
 8000fe8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d001      	beq.n	8000ff4 <_ZN3Lcd10ColourFillEttttRKt+0x110>
 8000ff0:	2301      	movs	r3, #1
 8000ff2:	e000      	b.n	8000ff6 <_ZN3Lcd10ColourFillEttttRKt+0x112>
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d000      	beq.n	8000ffc <_ZN3Lcd10ColourFillEttttRKt+0x118>
 8000ffa:	e7e3      	b.n	8000fc4 <_ZN3Lcd10ColourFillEttttRKt+0xe0>
	}

	LCD_CS_SET;
 8000ffc:	4a07      	ldr	r2, [pc, #28]	; (800101c <_ZN3Lcd10ColourFillEttttRKt+0x138>)
 8000ffe:	4b07      	ldr	r3, [pc, #28]	; (800101c <_ZN3Lcd10ColourFillEttttRKt+0x138>)
 8001000:	8b1b      	ldrh	r3, [r3, #24]
 8001002:	b29b      	uxth	r3, r3
 8001004:	f043 0304 	orr.w	r3, r3, #4
 8001008:	b29b      	uxth	r3, r3
 800100a:	8313      	strh	r3, [r2, #24]

	SPISetDataSize(SPIDataSize_8b);				// 8 bit SPI Mode
 800100c:	2100      	movs	r1, #0
 800100e:	68f8      	ldr	r0, [r7, #12]
 8001010:	f000 f83c 	bl	800108c <_ZN3Lcd14SPISetDataSizeE13SPIDataSize_t>
}
 8001014:	bf00      	nop
 8001016:	3718      	adds	r7, #24
 8001018:	46bd      	mov	sp, r7
 800101a:	bd80      	pop	{r7, pc}
 800101c:	40020800 	.word	0x40020800
 8001020:	40020c00 	.word	0x40020c00
 8001024:	40026488 	.word	0x40026488
 8001028:	400264a0 	.word	0x400264a0
 800102c:	40015000 	.word	0x40015000

08001030 <_ZN3Lcd17SetCursorPositionEtttt>:

void Lcd::SetCursorPosition(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2) {
 8001030:	b580      	push	{r7, lr}
 8001032:	b084      	sub	sp, #16
 8001034:	af00      	add	r7, sp, #0
 8001036:	60f8      	str	r0, [r7, #12]
 8001038:	4608      	mov	r0, r1
 800103a:	4611      	mov	r1, r2
 800103c:	461a      	mov	r2, r3
 800103e:	4603      	mov	r3, r0
 8001040:	817b      	strh	r3, [r7, #10]
 8001042:	460b      	mov	r3, r1
 8001044:	813b      	strh	r3, [r7, #8]
 8001046:	4613      	mov	r3, r2
 8001048:	80fb      	strh	r3, [r7, #6]
	Command(ILI9341_COLUMN_ADDR);
 800104a:	212a      	movs	r1, #42	; 0x2a
 800104c:	68f8      	ldr	r0, [r7, #12]
 800104e:	f7ff fe5f 	bl	8000d10 <_ZN3Lcd7CommandEh>
	Data16b(x1);
 8001052:	897b      	ldrh	r3, [r7, #10]
 8001054:	4619      	mov	r1, r3
 8001056:	68f8      	ldr	r0, [r7, #12]
 8001058:	f7ff feb2 	bl	8000dc0 <_ZN3Lcd7Data16bEt>
	Data16b(x2);
 800105c:	88fb      	ldrh	r3, [r7, #6]
 800105e:	4619      	mov	r1, r3
 8001060:	68f8      	ldr	r0, [r7, #12]
 8001062:	f7ff fead 	bl	8000dc0 <_ZN3Lcd7Data16bEt>

	Command(ILI9341_PAGE_ADDR);
 8001066:	212b      	movs	r1, #43	; 0x2b
 8001068:	68f8      	ldr	r0, [r7, #12]
 800106a:	f7ff fe51 	bl	8000d10 <_ZN3Lcd7CommandEh>
	Data16b(y1);
 800106e:	893b      	ldrh	r3, [r7, #8]
 8001070:	4619      	mov	r1, r3
 8001072:	68f8      	ldr	r0, [r7, #12]
 8001074:	f7ff fea4 	bl	8000dc0 <_ZN3Lcd7Data16bEt>
	Data16b(y2);
 8001078:	8b3b      	ldrh	r3, [r7, #24]
 800107a:	4619      	mov	r1, r3
 800107c:	68f8      	ldr	r0, [r7, #12]
 800107e:	f7ff fe9f 	bl	8000dc0 <_ZN3Lcd7Data16bEt>

}
 8001082:	bf00      	nop
 8001084:	3710      	adds	r7, #16
 8001086:	46bd      	mov	sp, r7
 8001088:	bd80      	pop	{r7, pc}
	...

0800108c <_ZN3Lcd14SPISetDataSizeE13SPIDataSize_t>:

void Lcd::SPISetDataSize(SPIDataSize_t Mode) {
 800108c:	b480      	push	{r7}
 800108e:	b083      	sub	sp, #12
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
 8001094:	460b      	mov	r3, r1
 8001096:	70fb      	strb	r3, [r7, #3]

	SPI5->CR1 &= ~SPI_CR1_SPE;						// Disable SPI
 8001098:	4a14      	ldr	r2, [pc, #80]	; (80010ec <_ZN3Lcd14SPISetDataSizeE13SPIDataSize_t+0x60>)
 800109a:	4b14      	ldr	r3, [pc, #80]	; (80010ec <_ZN3Lcd14SPISetDataSizeE13SPIDataSize_t+0x60>)
 800109c:	881b      	ldrh	r3, [r3, #0]
 800109e:	b29b      	uxth	r3, r3
 80010a0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80010a4:	b29b      	uxth	r3, r3
 80010a6:	8013      	strh	r3, [r2, #0]

	if (Mode == SPIDataSize_16b) {
 80010a8:	78fb      	ldrb	r3, [r7, #3]
 80010aa:	2b01      	cmp	r3, #1
 80010ac:	d108      	bne.n	80010c0 <_ZN3Lcd14SPISetDataSizeE13SPIDataSize_t+0x34>
		SPI5->CR1 |= SPI_CR1_DFF;					// Data frame format: 0: 8-bit data frame format; 1: 16-bit data frame format
 80010ae:	4a0f      	ldr	r2, [pc, #60]	; (80010ec <_ZN3Lcd14SPISetDataSizeE13SPIDataSize_t+0x60>)
 80010b0:	4b0e      	ldr	r3, [pc, #56]	; (80010ec <_ZN3Lcd14SPISetDataSizeE13SPIDataSize_t+0x60>)
 80010b2:	881b      	ldrh	r3, [r3, #0]
 80010b4:	b29b      	uxth	r3, r3
 80010b6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80010ba:	b29b      	uxth	r3, r3
 80010bc:	8013      	strh	r3, [r2, #0]
 80010be:	e007      	b.n	80010d0 <_ZN3Lcd14SPISetDataSizeE13SPIDataSize_t+0x44>
	} else {
		SPI5->CR1 &= ~SPI_CR1_DFF;
 80010c0:	4a0a      	ldr	r2, [pc, #40]	; (80010ec <_ZN3Lcd14SPISetDataSizeE13SPIDataSize_t+0x60>)
 80010c2:	4b0a      	ldr	r3, [pc, #40]	; (80010ec <_ZN3Lcd14SPISetDataSizeE13SPIDataSize_t+0x60>)
 80010c4:	881b      	ldrh	r3, [r3, #0]
 80010c6:	b29b      	uxth	r3, r3
 80010c8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80010cc:	b29b      	uxth	r3, r3
 80010ce:	8013      	strh	r3, [r2, #0]
	}

	SPI5->CR1 |= SPI_CR1_SPE;						// Re-enable SPI
 80010d0:	4a06      	ldr	r2, [pc, #24]	; (80010ec <_ZN3Lcd14SPISetDataSizeE13SPIDataSize_t+0x60>)
 80010d2:	4b06      	ldr	r3, [pc, #24]	; (80010ec <_ZN3Lcd14SPISetDataSizeE13SPIDataSize_t+0x60>)
 80010d4:	881b      	ldrh	r3, [r3, #0]
 80010d6:	b29b      	uxth	r3, r3
 80010d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80010dc:	b29b      	uxth	r3, r3
 80010de:	8013      	strh	r3, [r2, #0]
}
 80010e0:	bf00      	nop
 80010e2:	370c      	adds	r7, #12
 80010e4:	46bd      	mov	sp, r7
 80010e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ea:	4770      	bx	lr
 80010ec:	40015000 	.word	0x40015000

080010f0 <_ZN3Lcd11SPISendByteEh>:

inline void Lcd::SPISendByte(uint8_t data) {
 80010f0:	b480      	push	{r7}
 80010f2:	b083      	sub	sp, #12
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
 80010f8:	460b      	mov	r3, r1
 80010fa:	70fb      	strb	r3, [r7, #3]
//	while (SPI_Working);	// Wait for previous transmissions to complete if DMA TX enabled for SPI

	SPI5->DR = data;		// Fill output buffer with data
 80010fc:	4b0e      	ldr	r3, [pc, #56]	; (8001138 <_ZN3Lcd11SPISendByteEh+0x48>)
 80010fe:	78fa      	ldrb	r2, [r7, #3]
 8001100:	b292      	uxth	r2, r2
 8001102:	819a      	strh	r2, [r3, #12]

	while (SPI_Working);	// Wait for transmission to complete
 8001104:	4b0c      	ldr	r3, [pc, #48]	; (8001138 <_ZN3Lcd11SPISendByteEh+0x48>)
 8001106:	891b      	ldrh	r3, [r3, #8]
 8001108:	b29b      	uxth	r3, r3
 800110a:	f003 0303 	and.w	r3, r3, #3
 800110e:	2b00      	cmp	r3, #0
 8001110:	d006      	beq.n	8001120 <_ZN3Lcd11SPISendByteEh+0x30>
 8001112:	4b09      	ldr	r3, [pc, #36]	; (8001138 <_ZN3Lcd11SPISendByteEh+0x48>)
 8001114:	891b      	ldrh	r3, [r3, #8]
 8001116:	b29b      	uxth	r3, r3
 8001118:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800111c:	2b00      	cmp	r3, #0
 800111e:	d001      	beq.n	8001124 <_ZN3Lcd11SPISendByteEh+0x34>
 8001120:	2301      	movs	r3, #1
 8001122:	e000      	b.n	8001126 <_ZN3Lcd11SPISendByteEh+0x36>
 8001124:	2300      	movs	r3, #0
 8001126:	2b00      	cmp	r3, #0
 8001128:	d000      	beq.n	800112c <_ZN3Lcd11SPISendByteEh+0x3c>
 800112a:	e7eb      	b.n	8001104 <_ZN3Lcd11SPISendByteEh+0x14>
}
 800112c:	bf00      	nop
 800112e:	370c      	adds	r7, #12
 8001130:	46bd      	mov	sp, r7
 8001132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001136:	4770      	bx	lr
 8001138:	40015000 	.word	0x40015000

0800113c <_ZN3Lcd20SPI_DMA_SendHalfWordEtt>:

bool Lcd::SPI_DMA_SendHalfWord(uint16_t value, uint16_t count) {
 800113c:	b480      	push	{r7}
 800113e:	b083      	sub	sp, #12
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
 8001144:	460b      	mov	r3, r1
 8001146:	807b      	strh	r3, [r7, #2]
 8001148:	4613      	mov	r3, r2
 800114a:	803b      	strh	r3, [r7, #0]

	if (DMA2_Stream6->NDTR)							// Check number of data items to transfer is zero (ie stream is free)
 800114c:	4b27      	ldr	r3, [pc, #156]	; (80011ec <_ZN3Lcd20SPI_DMA_SendHalfWordEtt+0xb0>)
 800114e:	685b      	ldr	r3, [r3, #4]
 8001150:	2b00      	cmp	r3, #0
 8001152:	bf14      	ite	ne
 8001154:	2301      	movne	r3, #1
 8001156:	2300      	moveq	r3, #0
 8001158:	b2db      	uxtb	r3, r3
 800115a:	2b00      	cmp	r3, #0
 800115c:	d001      	beq.n	8001162 <_ZN3Lcd20SPI_DMA_SendHalfWordEtt+0x26>
		return false;
 800115e:	2300      	movs	r3, #0
 8001160:	e03d      	b.n	80011de <_ZN3Lcd20SPI_DMA_SendHalfWordEtt+0xa2>

	DMAint16 = value;								// data to transfer - use class property so does not go out of scope
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	887a      	ldrh	r2, [r7, #2]
 8001166:	80da      	strh	r2, [r3, #6]

	// Clear DMA Stream 6 flags using high interrupt flag clear register
	DMA2->HIFCR = DMA_HIFCR_CFEIF6 | DMA_HIFCR_CDMEIF6 | DMA_HIFCR_CTEIF6 | DMA_HIFCR_CHTIF6 | DMA_HIFCR_CTCIF6;
 8001168:	4b21      	ldr	r3, [pc, #132]	; (80011f0 <_ZN3Lcd20SPI_DMA_SendHalfWordEtt+0xb4>)
 800116a:	f44f 1274 	mov.w	r2, #3997696	; 0x3d0000
 800116e:	60da      	str	r2, [r3, #12]

	// Initialise TX stream
	DMA2_Stream6->CR |= DMA_SxCR_CHSEL;				// 0b111 is channel 7
 8001170:	4a1e      	ldr	r2, [pc, #120]	; (80011ec <_ZN3Lcd20SPI_DMA_SendHalfWordEtt+0xb0>)
 8001172:	4b1e      	ldr	r3, [pc, #120]	; (80011ec <_ZN3Lcd20SPI_DMA_SendHalfWordEtt+0xb0>)
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	f043 6360 	orr.w	r3, r3, #234881024	; 0xe000000
 800117a:	6013      	str	r3, [r2, #0]
	DMA2_Stream6->CR |= DMA_SxCR_MSIZE_0;			// Memory size: 8 bit; 01 = 16 bit; 10 = 32 bit
 800117c:	4a1b      	ldr	r2, [pc, #108]	; (80011ec <_ZN3Lcd20SPI_DMA_SendHalfWordEtt+0xb0>)
 800117e:	4b1b      	ldr	r3, [pc, #108]	; (80011ec <_ZN3Lcd20SPI_DMA_SendHalfWordEtt+0xb0>)
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001186:	6013      	str	r3, [r2, #0]
	DMA2_Stream6->CR |= DMA_SxCR_PSIZE_0;			// Peripheral size: 8 bit; 01 = 16 bit; 10 = 32 bit
 8001188:	4a18      	ldr	r2, [pc, #96]	; (80011ec <_ZN3Lcd20SPI_DMA_SendHalfWordEtt+0xb0>)
 800118a:	4b18      	ldr	r3, [pc, #96]	; (80011ec <_ZN3Lcd20SPI_DMA_SendHalfWordEtt+0xb0>)
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001192:	6013      	str	r3, [r2, #0]
	DMA2_Stream6->CR |= DMA_SxCR_DIR_0;				// data transfer direction: 00: peripheral-to-memory; 01: memory-to-peripheral; 10: memory-to-memory
 8001194:	4a15      	ldr	r2, [pc, #84]	; (80011ec <_ZN3Lcd20SPI_DMA_SendHalfWordEtt+0xb0>)
 8001196:	4b15      	ldr	r3, [pc, #84]	; (80011ec <_ZN3Lcd20SPI_DMA_SendHalfWordEtt+0xb0>)
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800119e:	6013      	str	r3, [r2, #0]
	DMA2_Stream6->CR &= ~DMA_SxCR_MINC;				// Memory in increment mode
 80011a0:	4a12      	ldr	r2, [pc, #72]	; (80011ec <_ZN3Lcd20SPI_DMA_SendHalfWordEtt+0xb0>)
 80011a2:	4b12      	ldr	r3, [pc, #72]	; (80011ec <_ZN3Lcd20SPI_DMA_SendHalfWordEtt+0xb0>)
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80011aa:	6013      	str	r3, [r2, #0]

	DMA2_Stream6->NDTR = count;						// Number of data items to transfer
 80011ac:	4a0f      	ldr	r2, [pc, #60]	; (80011ec <_ZN3Lcd20SPI_DMA_SendHalfWordEtt+0xb0>)
 80011ae:	883b      	ldrh	r3, [r7, #0]
 80011b0:	6053      	str	r3, [r2, #4]
	DMA2_Stream6->PAR = (uint32_t) &(SPI5->DR);		// Configure the peripheral data register address
 80011b2:	4b0e      	ldr	r3, [pc, #56]	; (80011ec <_ZN3Lcd20SPI_DMA_SendHalfWordEtt+0xb0>)
 80011b4:	4a0f      	ldr	r2, [pc, #60]	; (80011f4 <_ZN3Lcd20SPI_DMA_SendHalfWordEtt+0xb8>)
 80011b6:	609a      	str	r2, [r3, #8]
	DMA2_Stream6->M0AR = (uint32_t) &DMAint16;		// DMA_InitStruct.DMA_Memory0BaseAddr;
 80011b8:	4a0c      	ldr	r2, [pc, #48]	; (80011ec <_ZN3Lcd20SPI_DMA_SendHalfWordEtt+0xb0>)
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	3306      	adds	r3, #6
 80011be:	60d3      	str	r3, [r2, #12]

	DMA2_Stream6->CR |= DMA_SxCR_EN;				// Enable DMA transfer stream
 80011c0:	4a0a      	ldr	r2, [pc, #40]	; (80011ec <_ZN3Lcd20SPI_DMA_SendHalfWordEtt+0xb0>)
 80011c2:	4b0a      	ldr	r3, [pc, #40]	; (80011ec <_ZN3Lcd20SPI_DMA_SendHalfWordEtt+0xb0>)
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	f043 0301 	orr.w	r3, r3, #1
 80011ca:	6013      	str	r3, [r2, #0]
	SPI5->CR2 |= SPI_CR2_TXDMAEN;					// Enable SPI TX DMA
 80011cc:	4a0a      	ldr	r2, [pc, #40]	; (80011f8 <_ZN3Lcd20SPI_DMA_SendHalfWordEtt+0xbc>)
 80011ce:	4b0a      	ldr	r3, [pc, #40]	; (80011f8 <_ZN3Lcd20SPI_DMA_SendHalfWordEtt+0xbc>)
 80011d0:	889b      	ldrh	r3, [r3, #4]
 80011d2:	b29b      	uxth	r3, r3
 80011d4:	f043 0302 	orr.w	r3, r3, #2
 80011d8:	b29b      	uxth	r3, r3
 80011da:	8093      	strh	r3, [r2, #4]

	return true;
 80011dc:	2301      	movs	r3, #1
}
 80011de:	4618      	mov	r0, r3
 80011e0:	370c      	adds	r7, #12
 80011e2:	46bd      	mov	sp, r7
 80011e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e8:	4770      	bx	lr
 80011ea:	bf00      	nop
 80011ec:	400264a0 	.word	0x400264a0
 80011f0:	40026400 	.word	0x40026400
 80011f4:	4001500c 	.word	0x4001500c
 80011f8:	40015000 	.word	0x40015000

080011fc <_ZN3Lcd8DrawLineEttttRKm>:

void Lcd::DrawLine(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, const uint32_t& colour) {
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b08a      	sub	sp, #40	; 0x28
 8001200:	af02      	add	r7, sp, #8
 8001202:	60f8      	str	r0, [r7, #12]
 8001204:	4608      	mov	r0, r1
 8001206:	4611      	mov	r1, r2
 8001208:	461a      	mov	r2, r3
 800120a:	4603      	mov	r3, r0
 800120c:	817b      	strh	r3, [r7, #10]
 800120e:	460b      	mov	r3, r1
 8001210:	813b      	strh	r3, [r7, #8]
 8001212:	4613      	mov	r3, r2
 8001214:	80fb      	strh	r3, [r7, #6]

	int16_t dx, dy, err;
	uint16_t tmp;

	// Check lines are not too long
	if (x0 >= width)	x0 = width - 1;
 8001216:	897b      	ldrh	r3, [r7, #10]
 8001218:	68fa      	ldr	r2, [r7, #12]
 800121a:	8852      	ldrh	r2, [r2, #2]
 800121c:	4293      	cmp	r3, r2
 800121e:	db03      	blt.n	8001228 <_ZN3Lcd8DrawLineEttttRKm+0x2c>
 8001220:	68fb      	ldr	r3, [r7, #12]
 8001222:	885b      	ldrh	r3, [r3, #2]
 8001224:	3b01      	subs	r3, #1
 8001226:	817b      	strh	r3, [r7, #10]
	if (x1 >= width)	x1 = width - 1;
 8001228:	88fb      	ldrh	r3, [r7, #6]
 800122a:	68fa      	ldr	r2, [r7, #12]
 800122c:	8852      	ldrh	r2, [r2, #2]
 800122e:	4293      	cmp	r3, r2
 8001230:	db03      	blt.n	800123a <_ZN3Lcd8DrawLineEttttRKm+0x3e>
 8001232:	68fb      	ldr	r3, [r7, #12]
 8001234:	885b      	ldrh	r3, [r3, #2]
 8001236:	3b01      	subs	r3, #1
 8001238:	80fb      	strh	r3, [r7, #6]
	if (y0 >= height)	y0 = height - 1;
 800123a:	893b      	ldrh	r3, [r7, #8]
 800123c:	68fa      	ldr	r2, [r7, #12]
 800123e:	8892      	ldrh	r2, [r2, #4]
 8001240:	4293      	cmp	r3, r2
 8001242:	db03      	blt.n	800124c <_ZN3Lcd8DrawLineEttttRKm+0x50>
 8001244:	68fb      	ldr	r3, [r7, #12]
 8001246:	889b      	ldrh	r3, [r3, #4]
 8001248:	3b01      	subs	r3, #1
 800124a:	813b      	strh	r3, [r7, #8]
	if (y1 >= height)	y1 = height - 1;
 800124c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800124e:	68fa      	ldr	r2, [r7, #12]
 8001250:	8892      	ldrh	r2, [r2, #4]
 8001252:	4293      	cmp	r3, r2
 8001254:	db03      	blt.n	800125e <_ZN3Lcd8DrawLineEttttRKm+0x62>
 8001256:	68fb      	ldr	r3, [r7, #12]
 8001258:	889b      	ldrh	r3, [r3, #4]
 800125a:	3b01      	subs	r3, #1
 800125c:	853b      	strh	r3, [r7, #40]	; 0x28


	// Flip co-ordinates if wrong way round
	if (x0 > x1) {
 800125e:	897a      	ldrh	r2, [r7, #10]
 8001260:	88fb      	ldrh	r3, [r7, #6]
 8001262:	429a      	cmp	r2, r3
 8001264:	dd05      	ble.n	8001272 <_ZN3Lcd8DrawLineEttttRKm+0x76>
		tmp = x0; x0 = x1; x1 = tmp;
 8001266:	897b      	ldrh	r3, [r7, #10]
 8001268:	83bb      	strh	r3, [r7, #28]
 800126a:	88fb      	ldrh	r3, [r7, #6]
 800126c:	817b      	strh	r3, [r7, #10]
 800126e:	8bbb      	ldrh	r3, [r7, #28]
 8001270:	80fb      	strh	r3, [r7, #6]
	}
	if (y0 > y1) {
 8001272:	893a      	ldrh	r2, [r7, #8]
 8001274:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001276:	429a      	cmp	r2, r3
 8001278:	dd05      	ble.n	8001286 <_ZN3Lcd8DrawLineEttttRKm+0x8a>
		tmp = y0; y0 = y1; y1 = tmp;
 800127a:	893b      	ldrh	r3, [r7, #8]
 800127c:	83bb      	strh	r3, [r7, #28]
 800127e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001280:	813b      	strh	r3, [r7, #8]
 8001282:	8bbb      	ldrh	r3, [r7, #28]
 8001284:	853b      	strh	r3, [r7, #40]	; 0x28
	}

	dx = x1 - x0;
 8001286:	88fa      	ldrh	r2, [r7, #6]
 8001288:	897b      	ldrh	r3, [r7, #10]
 800128a:	1ad3      	subs	r3, r2, r3
 800128c:	b29b      	uxth	r3, r3
 800128e:	837b      	strh	r3, [r7, #26]
	dy = y1 - y0;
 8001290:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8001292:	893b      	ldrh	r3, [r7, #8]
 8001294:	1ad3      	subs	r3, r2, r3
 8001296:	b29b      	uxth	r3, r3
 8001298:	833b      	strh	r3, [r7, #24]

	// Vertical or horizontal line
	if (dx == 0 || dy == 0) {
 800129a:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d003      	beq.n	80012aa <_ZN3Lcd8DrawLineEttttRKm+0xae>
 80012a2:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d110      	bne.n	80012cc <_ZN3Lcd8DrawLineEttttRKm+0xd0>
		ColourFill(x0, y0, x1, y1, colour);
 80012aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	b29b      	uxth	r3, r3
 80012b0:	82bb      	strh	r3, [r7, #20]
 80012b2:	88f8      	ldrh	r0, [r7, #6]
 80012b4:	893a      	ldrh	r2, [r7, #8]
 80012b6:	8979      	ldrh	r1, [r7, #10]
 80012b8:	f107 0314 	add.w	r3, r7, #20
 80012bc:	9301      	str	r3, [sp, #4]
 80012be:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80012c0:	9300      	str	r3, [sp, #0]
 80012c2:	4603      	mov	r3, r0
 80012c4:	68f8      	ldr	r0, [r7, #12]
 80012c6:	f7ff fe0d 	bl	8000ee4 <_ZN3Lcd10ColourFillEttttRKt>
		return;
 80012ca:	e046      	b.n	800135a <_ZN3Lcd8DrawLineEttttRKm+0x15e>
	}

	err = ((dx > dy) ? dx : -dy) / 2;
 80012cc:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 80012d0:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80012d4:	429a      	cmp	r2, r3
 80012d6:	dd06      	ble.n	80012e6 <_ZN3Lcd8DrawLineEttttRKm+0xea>
 80012d8:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80012dc:	0fda      	lsrs	r2, r3, #31
 80012de:	4413      	add	r3, r2
 80012e0:	105b      	asrs	r3, r3, #1
 80012e2:	b21b      	sxth	r3, r3
 80012e4:	e006      	b.n	80012f4 <_ZN3Lcd8DrawLineEttttRKm+0xf8>
 80012e6:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80012ea:	425b      	negs	r3, r3
 80012ec:	0fda      	lsrs	r2, r3, #31
 80012ee:	4413      	add	r3, r2
 80012f0:	105b      	asrs	r3, r3, #1
 80012f2:	b21b      	sxth	r3, r3
 80012f4:	83fb      	strh	r3, [r7, #30]

	while (1) {
		DrawPixel(x0, y0, colour);
 80012f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	b29b      	uxth	r3, r3
 80012fc:	82fb      	strh	r3, [r7, #22]
 80012fe:	f107 0316 	add.w	r3, r7, #22
 8001302:	893a      	ldrh	r2, [r7, #8]
 8001304:	8979      	ldrh	r1, [r7, #10]
 8001306:	68f8      	ldr	r0, [r7, #12]
 8001308:	f000 f82a 	bl	8001360 <_ZN3Lcd9DrawPixelEttRKt>
		if (x0 == x1 && y0 == y1) {
 800130c:	897a      	ldrh	r2, [r7, #10]
 800130e:	88fb      	ldrh	r3, [r7, #6]
 8001310:	429a      	cmp	r2, r3
 8001312:	d103      	bne.n	800131c <_ZN3Lcd8DrawLineEttttRKm+0x120>
 8001314:	893a      	ldrh	r2, [r7, #8]
 8001316:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001318:	429a      	cmp	r2, r3
 800131a:	d01d      	beq.n	8001358 <_ZN3Lcd8DrawLineEttttRKm+0x15c>
			break;
		}

		// Work out whether to increment the x, y or both according to the slope
		if (err > -dx) {
 800131c:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 8001320:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001324:	425b      	negs	r3, r3
 8001326:	429a      	cmp	r2, r3
 8001328:	dd07      	ble.n	800133a <_ZN3Lcd8DrawLineEttttRKm+0x13e>
			err -= dy;
 800132a:	8bfa      	ldrh	r2, [r7, #30]
 800132c:	8b3b      	ldrh	r3, [r7, #24]
 800132e:	1ad3      	subs	r3, r2, r3
 8001330:	b29b      	uxth	r3, r3
 8001332:	83fb      	strh	r3, [r7, #30]
			x0 += 1;
 8001334:	897b      	ldrh	r3, [r7, #10]
 8001336:	3301      	adds	r3, #1
 8001338:	817b      	strh	r3, [r7, #10]
		}
		if (err < dy) {
 800133a:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 800133e:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8001342:	429a      	cmp	r2, r3
 8001344:	dad7      	bge.n	80012f6 <_ZN3Lcd8DrawLineEttttRKm+0xfa>
			err += dx;
 8001346:	8bfa      	ldrh	r2, [r7, #30]
 8001348:	8b7b      	ldrh	r3, [r7, #26]
 800134a:	4413      	add	r3, r2
 800134c:	b29b      	uxth	r3, r3
 800134e:	83fb      	strh	r3, [r7, #30]
			y0 += 1;
 8001350:	893b      	ldrh	r3, [r7, #8]
 8001352:	3301      	adds	r3, #1
 8001354:	813b      	strh	r3, [r7, #8]
		DrawPixel(x0, y0, colour);
 8001356:	e7ce      	b.n	80012f6 <_ZN3Lcd8DrawLineEttttRKm+0xfa>
			break;
 8001358:	bf00      	nop
		}
	}
}
 800135a:	3720      	adds	r7, #32
 800135c:	46bd      	mov	sp, r7
 800135e:	bd80      	pop	{r7, pc}

08001360 <_ZN3Lcd9DrawPixelEttRKt>:

void Lcd::DrawPixel(uint16_t x, uint16_t y, const uint16_t& colour) {
 8001360:	b580      	push	{r7, lr}
 8001362:	b086      	sub	sp, #24
 8001364:	af02      	add	r7, sp, #8
 8001366:	60f8      	str	r0, [r7, #12]
 8001368:	607b      	str	r3, [r7, #4]
 800136a:	460b      	mov	r3, r1
 800136c:	817b      	strh	r3, [r7, #10]
 800136e:	4613      	mov	r3, r2
 8001370:	813b      	strh	r3, [r7, #8]
	SetCursorPosition(x, y, x, y);
 8001372:	8978      	ldrh	r0, [r7, #10]
 8001374:	893a      	ldrh	r2, [r7, #8]
 8001376:	8979      	ldrh	r1, [r7, #10]
 8001378:	893b      	ldrh	r3, [r7, #8]
 800137a:	9300      	str	r3, [sp, #0]
 800137c:	4603      	mov	r3, r0
 800137e:	68f8      	ldr	r0, [r7, #12]
 8001380:	f7ff fe56 	bl	8001030 <_ZN3Lcd17SetCursorPositionEtttt>

	Command(ILI9341_GRAM);
 8001384:	212c      	movs	r1, #44	; 0x2c
 8001386:	68f8      	ldr	r0, [r7, #12]
 8001388:	f7ff fcc2 	bl	8000d10 <_ZN3Lcd7CommandEh>
	Data16b(colour);
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	881b      	ldrh	r3, [r3, #0]
 8001390:	4619      	mov	r1, r3
 8001392:	68f8      	ldr	r0, [r7, #12]
 8001394:	f7ff fd14 	bl	8000dc0 <_ZN3Lcd7Data16bEt>

}
 8001398:	bf00      	nop
 800139a:	3710      	adds	r7, #16
 800139c:	46bd      	mov	sp, r7
 800139e:	bd80      	pop	{r7, pc}

080013a0 <_ZNSaIhEC1Ev>:
      typedef true_type propagate_on_container_move_assignment;

      typedef true_type is_always_equal;
#endif

      allocator() throw() { }
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b082      	sub	sp, #8
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	6078      	str	r0, [r7, #4]
 80013a8:	6878      	ldr	r0, [r7, #4]
 80013aa:	f000 f895 	bl	80014d8 <_ZN9__gnu_cxx13new_allocatorIhEC1Ev>
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	4618      	mov	r0, r3
 80013b2:	3708      	adds	r7, #8
 80013b4:	46bd      	mov	sp, r7
 80013b6:	bd80      	pop	{r7, pc}

080013b8 <_ZNSaIhED1Ev>:
      : __allocator_base<_Tp>(__a) { }

      template<typename _Tp1>
        allocator(const allocator<_Tp1>&) throw() { }

      ~allocator() throw() { }
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b082      	sub	sp, #8
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]
 80013c0:	6878      	ldr	r0, [r7, #4]
 80013c2:	f000 f894 	bl	80014ee <_ZN9__gnu_cxx13new_allocatorIhED1Ev>
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	4618      	mov	r0, r3
 80013ca:	3708      	adds	r7, #8
 80013cc:	46bd      	mov	sp, r7
 80013ce:	bd80      	pop	{r7, pc}

080013d0 <_ZNKSt16initializer_listIhE5beginEv>:
      constexpr size_type
      size() const noexcept { return _M_len; }

      // First element.
      constexpr const_iterator
      begin() const noexcept { return _M_array; }
 80013d0:	b480      	push	{r7}
 80013d2:	b083      	sub	sp, #12
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	4618      	mov	r0, r3
 80013de:	370c      	adds	r7, #12
 80013e0:	46bd      	mov	sp, r7
 80013e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e6:	4770      	bx	lr

080013e8 <_ZNKSt16initializer_listIhE4sizeEv>:
      size() const noexcept { return _M_len; }
 80013e8:	b480      	push	{r7}
 80013ea:	b083      	sub	sp, #12
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	685b      	ldr	r3, [r3, #4]
 80013f4:	4618      	mov	r0, r3
 80013f6:	370c      	adds	r7, #12
 80013f8:	46bd      	mov	sp, r7
 80013fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fe:	4770      	bx	lr

08001400 <_ZNKSt16initializer_listIhE3endEv>:

      // One past the last element.
      constexpr const_iterator
      end() const noexcept { return begin() + size(); }
 8001400:	b590      	push	{r4, r7, lr}
 8001402:	b083      	sub	sp, #12
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
 8001408:	6878      	ldr	r0, [r7, #4]
 800140a:	f7ff ffe1 	bl	80013d0 <_ZNKSt16initializer_listIhE5beginEv>
 800140e:	4604      	mov	r4, r0
 8001410:	6878      	ldr	r0, [r7, #4]
 8001412:	f7ff ffe9 	bl	80013e8 <_ZNKSt16initializer_listIhE4sizeEv>
 8001416:	4603      	mov	r3, r0
 8001418:	4423      	add	r3, r4
 800141a:	4618      	mov	r0, r3
 800141c:	370c      	adds	r7, #12
 800141e:	46bd      	mov	sp, r7
 8001420:	bd90      	pop	{r4, r7, pc}

08001422 <_ZNSt6vectorIhSaIhEEC1ESt16initializer_listIhERKS0_>:
       *  initializer_list @a __l.
       *
       *  This will call the element type's copy constructor N times
       *  (where N is @a __l.size()) and do no memory reallocation.
       */
      vector(initializer_list<value_type> __l,
 8001422:	b5b0      	push	{r4, r5, r7, lr}
 8001424:	b086      	sub	sp, #24
 8001426:	af00      	add	r7, sp, #0
 8001428:	60f8      	str	r0, [r7, #12]
 800142a:	1d38      	adds	r0, r7, #4
 800142c:	e880 0006 	stmia.w	r0, {r1, r2}
 8001430:	603b      	str	r3, [r7, #0]
	     const allocator_type& __a = allocator_type())
      : _Base(__a)
 8001432:	68fb      	ldr	r3, [r7, #12]
 8001434:	6839      	ldr	r1, [r7, #0]
 8001436:	4618      	mov	r0, r3
 8001438:	f000 f870 	bl	800151c <_ZNSt12_Vector_baseIhSaIhEEC1ERKS0_>
      {
	_M_range_initialize(__l.begin(), __l.end(),
 800143c:	1d3b      	adds	r3, r7, #4
 800143e:	4618      	mov	r0, r3
 8001440:	f7ff ffc6 	bl	80013d0 <_ZNKSt16initializer_listIhE5beginEv>
 8001444:	4604      	mov	r4, r0
 8001446:	1d3b      	adds	r3, r7, #4
 8001448:	4618      	mov	r0, r3
 800144a:	f7ff ffd9 	bl	8001400 <_ZNKSt16initializer_listIhE3endEv>
 800144e:	4602      	mov	r2, r0
 8001450:	462b      	mov	r3, r5
 8001452:	4621      	mov	r1, r4
 8001454:	68f8      	ldr	r0, [r7, #12]
 8001456:	f000 f889 	bl	800156c <_ZNSt6vectorIhSaIhEE19_M_range_initializeIPKhEEvT_S5_St20forward_iterator_tag>
			    random_access_iterator_tag());
      }
 800145a:	68fb      	ldr	r3, [r7, #12]
 800145c:	4618      	mov	r0, r3
 800145e:	3718      	adds	r7, #24
 8001460:	46bd      	mov	sp, r7
 8001462:	bdb0      	pop	{r4, r5, r7, pc}

08001464 <_ZNSt6vectorIhSaIhEED1Ev>:
       *  The dtor only erases the elements, and note that if the
       *  elements themselves are pointers, the pointed-to memory is
       *  not touched in any way.  Managing the pointer is the user's
       *  responsibility.
       */
      ~vector() _GLIBCXX_NOEXCEPT
 8001464:	b5b0      	push	{r4, r5, r7, lr}
 8001466:	b082      	sub	sp, #8
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]
      { std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	681c      	ldr	r4, [r3, #0]
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	685d      	ldr	r5, [r3, #4]
		      _M_get_Tp_allocator()); }
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	4618      	mov	r0, r3
 8001478:	f000 f8a6 	bl	80015c8 <_ZNSt12_Vector_baseIhSaIhEE19_M_get_Tp_allocatorEv>
 800147c:	4603      	mov	r3, r0
      { std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 800147e:	461a      	mov	r2, r3
 8001480:	4629      	mov	r1, r5
 8001482:	4620      	mov	r0, r4
 8001484:	f000 f8ab 	bl	80015de <_ZSt8_DestroyIPhhEvT_S1_RSaIT0_E>
		      _M_get_Tp_allocator()); }
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	4618      	mov	r0, r3
 800148c:	f000 f855 	bl	800153a <_ZNSt12_Vector_baseIhSaIhEED1Ev>
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	4618      	mov	r0, r3
 8001494:	3708      	adds	r7, #8
 8001496:	46bd      	mov	sp, r7
 8001498:	bdb0      	pop	{r4, r5, r7, pc}

0800149a <_ZNSt6vectorIhSaIhEEixEj>:
       *  Note that data access with this operator is unchecked and
       *  out_of_range lookups are not defined. (For checked lookups
       *  see at().)
       */
      reference
      operator[](size_type __n) _GLIBCXX_NOEXCEPT
 800149a:	b480      	push	{r7}
 800149c:	b083      	sub	sp, #12
 800149e:	af00      	add	r7, sp, #0
 80014a0:	6078      	str	r0, [r7, #4]
 80014a2:	6039      	str	r1, [r7, #0]
      { return *(this->_M_impl._M_start + __n); }
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681a      	ldr	r2, [r3, #0]
 80014a8:	683b      	ldr	r3, [r7, #0]
 80014aa:	4413      	add	r3, r2
 80014ac:	4618      	mov	r0, r3
 80014ae:	370c      	adds	r7, #12
 80014b0:	46bd      	mov	sp, r7
 80014b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b6:	4770      	bx	lr

080014b8 <_ZNKSt6vectorIhSaIhEE4sizeEv>:
      size() const _GLIBCXX_NOEXCEPT
 80014b8:	b480      	push	{r7}
 80014ba:	b083      	sub	sp, #12
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
      { return size_type(this->_M_impl._M_finish - this->_M_impl._M_start); }
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	685b      	ldr	r3, [r3, #4]
 80014c4:	461a      	mov	r2, r3
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	1ad3      	subs	r3, r2, r3
 80014cc:	4618      	mov	r0, r3
 80014ce:	370c      	adds	r7, #12
 80014d0:	46bd      	mov	sp, r7
 80014d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d6:	4770      	bx	lr

080014d8 <_ZN9__gnu_cxx13new_allocatorIhEC1Ev>:
      // _GLIBCXX_RESOLVE_LIB_DEFECTS
      // 2103. propagate_on_container_move_assignment
      typedef std::true_type propagate_on_container_move_assignment;
#endif

      new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 80014d8:	b480      	push	{r7}
 80014da:	b083      	sub	sp, #12
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	4618      	mov	r0, r3
 80014e4:	370c      	adds	r7, #12
 80014e6:	46bd      	mov	sp, r7
 80014e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ec:	4770      	bx	lr

080014ee <_ZN9__gnu_cxx13new_allocatorIhED1Ev>:
      new_allocator(const new_allocator&) _GLIBCXX_USE_NOEXCEPT { }

      template<typename _Tp1>
        new_allocator(const new_allocator<_Tp1>&) _GLIBCXX_USE_NOEXCEPT { }

      ~new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 80014ee:	b480      	push	{r7}
 80014f0:	b083      	sub	sp, #12
 80014f2:	af00      	add	r7, sp, #0
 80014f4:	6078      	str	r0, [r7, #4]
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	4618      	mov	r0, r3
 80014fa:	370c      	adds	r7, #12
 80014fc:	46bd      	mov	sp, r7
 80014fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001502:	4770      	bx	lr

08001504 <_ZNSt12_Vector_baseIhSaIhEE12_Vector_implD1Ev>:
      struct _Vector_impl 
 8001504:	b580      	push	{r7, lr}
 8001506:	b082      	sub	sp, #8
 8001508:	af00      	add	r7, sp, #0
 800150a:	6078      	str	r0, [r7, #4]
 800150c:	6878      	ldr	r0, [r7, #4]
 800150e:	f7ff ff53 	bl	80013b8 <_ZNSaIhED1Ev>
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	4618      	mov	r0, r3
 8001516:	3708      	adds	r7, #8
 8001518:	46bd      	mov	sp, r7
 800151a:	bd80      	pop	{r7, pc}

0800151c <_ZNSt12_Vector_baseIhSaIhEEC1ERKS0_>:
      _Vector_base(const allocator_type& __a) _GLIBCXX_NOEXCEPT
 800151c:	b580      	push	{r7, lr}
 800151e:	b082      	sub	sp, #8
 8001520:	af00      	add	r7, sp, #0
 8001522:	6078      	str	r0, [r7, #4]
 8001524:	6039      	str	r1, [r7, #0]
      : _M_impl(__a) { }
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	6839      	ldr	r1, [r7, #0]
 800152a:	4618      	mov	r0, r3
 800152c:	f000 f865 	bl	80015fa <_ZNSt12_Vector_baseIhSaIhEE12_Vector_implC1ERKS0_>
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	4618      	mov	r0, r3
 8001534:	3708      	adds	r7, #8
 8001536:	46bd      	mov	sp, r7
 8001538:	bd80      	pop	{r7, pc}

0800153a <_ZNSt12_Vector_baseIhSaIhEED1Ev>:
      ~_Vector_base() _GLIBCXX_NOEXCEPT
 800153a:	b580      	push	{r7, lr}
 800153c:	b082      	sub	sp, #8
 800153e:	af00      	add	r7, sp, #0
 8001540:	6078      	str	r0, [r7, #4]
      { _M_deallocate(this->_M_impl._M_start, this->_M_impl._M_end_of_storage
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	6819      	ldr	r1, [r3, #0]
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	689b      	ldr	r3, [r3, #8]
		      - this->_M_impl._M_start); }
 800154a:	461a      	mov	r2, r3
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	1ad3      	subs	r3, r2, r3
      { _M_deallocate(this->_M_impl._M_start, this->_M_impl._M_end_of_storage
 8001552:	461a      	mov	r2, r3
 8001554:	6878      	ldr	r0, [r7, #4]
 8001556:	f000 f867 	bl	8001628 <_ZNSt12_Vector_baseIhSaIhEE13_M_deallocateEPhj>
		      - this->_M_impl._M_start); }
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	4618      	mov	r0, r3
 800155e:	f7ff ffd1 	bl	8001504 <_ZNSt12_Vector_baseIhSaIhEE12_Vector_implD1Ev>
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	4618      	mov	r0, r3
 8001566:	3708      	adds	r7, #8
 8001568:	46bd      	mov	sp, r7
 800156a:	bd80      	pop	{r7, pc}

0800156c <_ZNSt6vectorIhSaIhEE19_M_range_initializeIPKhEEvT_S5_St20forward_iterator_tag>:
	}

      // Called by the second initialize_dispatch above
      template<typename _ForwardIterator>
        void
        _M_range_initialize(_ForwardIterator __first,
 800156c:	b590      	push	{r4, r7, lr}
 800156e:	b087      	sub	sp, #28
 8001570:	af00      	add	r7, sp, #0
 8001572:	60f8      	str	r0, [r7, #12]
 8001574:	60b9      	str	r1, [r7, #8]
 8001576:	607a      	str	r2, [r7, #4]
 8001578:	703b      	strb	r3, [r7, #0]
			    _ForwardIterator __last, std::forward_iterator_tag)
        {
	  const size_type __n = std::distance(__first, __last);
 800157a:	6879      	ldr	r1, [r7, #4]
 800157c:	68b8      	ldr	r0, [r7, #8]
 800157e:	f000 f866 	bl	800164e <_ZSt8distanceIPKhENSt15iterator_traitsIT_E15difference_typeES3_S3_>
 8001582:	4603      	mov	r3, r0
 8001584:	617b      	str	r3, [r7, #20]
	  this->_M_impl._M_start = this->_M_allocate(__n);
 8001586:	68fb      	ldr	r3, [r7, #12]
 8001588:	6979      	ldr	r1, [r7, #20]
 800158a:	4618      	mov	r0, r3
 800158c:	f000 f873 	bl	8001676 <_ZNSt12_Vector_baseIhSaIhEE11_M_allocateEj>
 8001590:	4602      	mov	r2, r0
 8001592:	68fb      	ldr	r3, [r7, #12]
 8001594:	601a      	str	r2, [r3, #0]
	  this->_M_impl._M_end_of_storage = this->_M_impl._M_start + __n;
 8001596:	68fb      	ldr	r3, [r7, #12]
 8001598:	681a      	ldr	r2, [r3, #0]
 800159a:	697b      	ldr	r3, [r7, #20]
 800159c:	441a      	add	r2, r3
 800159e:	68fb      	ldr	r3, [r7, #12]
 80015a0:	609a      	str	r2, [r3, #8]
	  this->_M_impl._M_finish =
	    std::__uninitialized_copy_a(__first, __last,
 80015a2:	68fb      	ldr	r3, [r7, #12]
 80015a4:	681c      	ldr	r4, [r3, #0]
					this->_M_impl._M_start,
					_M_get_Tp_allocator());
 80015a6:	68fb      	ldr	r3, [r7, #12]
 80015a8:	4618      	mov	r0, r3
 80015aa:	f000 f80d 	bl	80015c8 <_ZNSt12_Vector_baseIhSaIhEE19_M_get_Tp_allocatorEv>
 80015ae:	4603      	mov	r3, r0
	    std::__uninitialized_copy_a(__first, __last,
 80015b0:	4622      	mov	r2, r4
 80015b2:	6879      	ldr	r1, [r7, #4]
 80015b4:	68b8      	ldr	r0, [r7, #8]
 80015b6:	f000 f872 	bl	800169e <_ZSt22__uninitialized_copy_aIPKhPhhET0_T_S4_S3_RSaIT1_E>
 80015ba:	4602      	mov	r2, r0
	  this->_M_impl._M_finish =
 80015bc:	68fb      	ldr	r3, [r7, #12]
 80015be:	605a      	str	r2, [r3, #4]
	}
 80015c0:	bf00      	nop
 80015c2:	371c      	adds	r7, #28
 80015c4:	46bd      	mov	sp, r7
 80015c6:	bd90      	pop	{r4, r7, pc}

080015c8 <_ZNSt12_Vector_baseIhSaIhEE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() _GLIBCXX_NOEXCEPT
 80015c8:	b480      	push	{r7}
 80015ca:	b083      	sub	sp, #12
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
      { return *static_cast<_Tp_alloc_type*>(&this->_M_impl); }
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	4618      	mov	r0, r3
 80015d4:	370c      	adds	r7, #12
 80015d6:	46bd      	mov	sp, r7
 80015d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015dc:	4770      	bx	lr

080015de <_ZSt8_DestroyIPhhEvT_S1_RSaIT0_E>:
	__traits::destroy(__alloc, std::__addressof(*__first));
    }

  template<typename _ForwardIterator, typename _Tp>
    inline void
    _Destroy(_ForwardIterator __first, _ForwardIterator __last,
 80015de:	b580      	push	{r7, lr}
 80015e0:	b084      	sub	sp, #16
 80015e2:	af00      	add	r7, sp, #0
 80015e4:	60f8      	str	r0, [r7, #12]
 80015e6:	60b9      	str	r1, [r7, #8]
 80015e8:	607a      	str	r2, [r7, #4]
	     allocator<_Tp>&)
    {
      _Destroy(__first, __last);
 80015ea:	68b9      	ldr	r1, [r7, #8]
 80015ec:	68f8      	ldr	r0, [r7, #12]
 80015ee:	f000 f867 	bl	80016c0 <_ZSt8_DestroyIPhEvT_S1_>
    }
 80015f2:	bf00      	nop
 80015f4:	3710      	adds	r7, #16
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bd80      	pop	{r7, pc}

080015fa <_ZNSt12_Vector_baseIhSaIhEE12_Vector_implC1ERKS0_>:
	_Vector_impl(_Tp_alloc_type const& __a) _GLIBCXX_NOEXCEPT
 80015fa:	b580      	push	{r7, lr}
 80015fc:	b082      	sub	sp, #8
 80015fe:	af00      	add	r7, sp, #0
 8001600:	6078      	str	r0, [r7, #4]
 8001602:	6039      	str	r1, [r7, #0]
	: _Tp_alloc_type(__a), _M_start(), _M_finish(), _M_end_of_storage()
 8001604:	6839      	ldr	r1, [r7, #0]
 8001606:	6878      	ldr	r0, [r7, #4]
 8001608:	f000 f867 	bl	80016da <_ZNSaIhEC1ERKS_>
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	2200      	movs	r2, #0
 8001610:	601a      	str	r2, [r3, #0]
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	2200      	movs	r2, #0
 8001616:	605a      	str	r2, [r3, #4]
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	2200      	movs	r2, #0
 800161c:	609a      	str	r2, [r3, #8]
	{ }
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	4618      	mov	r0, r3
 8001622:	3708      	adds	r7, #8
 8001624:	46bd      	mov	sp, r7
 8001626:	bd80      	pop	{r7, pc}

08001628 <_ZNSt12_Vector_baseIhSaIhEE13_M_deallocateEPhj>:
      _M_deallocate(pointer __p, size_t __n)
 8001628:	b580      	push	{r7, lr}
 800162a:	b084      	sub	sp, #16
 800162c:	af00      	add	r7, sp, #0
 800162e:	60f8      	str	r0, [r7, #12]
 8001630:	60b9      	str	r1, [r7, #8]
 8001632:	607a      	str	r2, [r7, #4]
	if (__p)
 8001634:	68bb      	ldr	r3, [r7, #8]
 8001636:	2b00      	cmp	r3, #0
 8001638:	d005      	beq.n	8001646 <_ZNSt12_Vector_baseIhSaIhEE13_M_deallocateEPhj+0x1e>
	  _Tr::deallocate(_M_impl, __p, __n);
 800163a:	68fb      	ldr	r3, [r7, #12]
 800163c:	687a      	ldr	r2, [r7, #4]
 800163e:	68b9      	ldr	r1, [r7, #8]
 8001640:	4618      	mov	r0, r3
 8001642:	f000 f858 	bl	80016f6 <_ZNSt16allocator_traitsISaIhEE10deallocateERS0_Phj>
      }
 8001646:	bf00      	nop
 8001648:	3710      	adds	r7, #16
 800164a:	46bd      	mov	sp, r7
 800164c:	bd80      	pop	{r7, pc}

0800164e <_ZSt8distanceIPKhENSt15iterator_traitsIT_E15difference_typeES3_S3_>:
   *  For random access iterators, this uses their @c + and @c - operations
   *  and are constant time.  For other %iterator classes they are linear time.
  */
  template<typename _InputIterator>
    inline typename iterator_traits<_InputIterator>::difference_type
    distance(_InputIterator __first, _InputIterator __last)
 800164e:	b5b0      	push	{r4, r5, r7, lr}
 8001650:	b084      	sub	sp, #16
 8001652:	af00      	add	r7, sp, #0
 8001654:	6078      	str	r0, [r7, #4]
 8001656:	6039      	str	r1, [r7, #0]
    {
      // concept requirements -- taken care of in __distance
      return std::__distance(__first, __last,
 8001658:	687c      	ldr	r4, [r7, #4]
			     std::__iterator_category(__first));
 800165a:	1d3b      	adds	r3, r7, #4
 800165c:	4618      	mov	r0, r3
 800165e:	f000 f859 	bl	8001714 <_ZSt19__iterator_categoryIPKhENSt15iterator_traitsIT_E17iterator_categoryERKS3_>
 8001662:	462a      	mov	r2, r5
 8001664:	6839      	ldr	r1, [r7, #0]
 8001666:	4620      	mov	r0, r4
 8001668:	f000 f85e 	bl	8001728 <_ZSt10__distanceIPKhENSt15iterator_traitsIT_E15difference_typeES3_S3_St26random_access_iterator_tag>
 800166c:	4603      	mov	r3, r0
    }
 800166e:	4618      	mov	r0, r3
 8001670:	3710      	adds	r7, #16
 8001672:	46bd      	mov	sp, r7
 8001674:	bdb0      	pop	{r4, r5, r7, pc}

08001676 <_ZNSt12_Vector_baseIhSaIhEE11_M_allocateEj>:
      _M_allocate(size_t __n)
 8001676:	b580      	push	{r7, lr}
 8001678:	b082      	sub	sp, #8
 800167a:	af00      	add	r7, sp, #0
 800167c:	6078      	str	r0, [r7, #4]
 800167e:	6039      	str	r1, [r7, #0]
	return __n != 0 ? _Tr::allocate(_M_impl, __n) : pointer();
 8001680:	683b      	ldr	r3, [r7, #0]
 8001682:	2b00      	cmp	r3, #0
 8001684:	d006      	beq.n	8001694 <_ZNSt12_Vector_baseIhSaIhEE11_M_allocateEj+0x1e>
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	6839      	ldr	r1, [r7, #0]
 800168a:	4618      	mov	r0, r3
 800168c:	f000 f85b 	bl	8001746 <_ZNSt16allocator_traitsISaIhEE8allocateERS0_j>
 8001690:	4603      	mov	r3, r0
 8001692:	e000      	b.n	8001696 <_ZNSt12_Vector_baseIhSaIhEE11_M_allocateEj+0x20>
 8001694:	2300      	movs	r3, #0
      }
 8001696:	4618      	mov	r0, r3
 8001698:	3708      	adds	r7, #8
 800169a:	46bd      	mov	sp, r7
 800169c:	bd80      	pop	{r7, pc}

0800169e <_ZSt22__uninitialized_copy_aIPKhPhhET0_T_S4_S3_RSaIT1_E>:
	}
    }

  template<typename _InputIterator, typename _ForwardIterator, typename _Tp>
    inline _ForwardIterator
    __uninitialized_copy_a(_InputIterator __first, _InputIterator __last,
 800169e:	b580      	push	{r7, lr}
 80016a0:	b084      	sub	sp, #16
 80016a2:	af00      	add	r7, sp, #0
 80016a4:	60f8      	str	r0, [r7, #12]
 80016a6:	60b9      	str	r1, [r7, #8]
 80016a8:	607a      	str	r2, [r7, #4]
 80016aa:	603b      	str	r3, [r7, #0]
			   _ForwardIterator __result, allocator<_Tp>&)
    { return std::uninitialized_copy(__first, __last, __result); }
 80016ac:	687a      	ldr	r2, [r7, #4]
 80016ae:	68b9      	ldr	r1, [r7, #8]
 80016b0:	68f8      	ldr	r0, [r7, #12]
 80016b2:	f000 f857 	bl	8001764 <_ZSt18uninitialized_copyIPKhPhET0_T_S4_S3_>
 80016b6:	4603      	mov	r3, r0
 80016b8:	4618      	mov	r0, r3
 80016ba:	3710      	adds	r7, #16
 80016bc:	46bd      	mov	sp, r7
 80016be:	bd80      	pop	{r7, pc}

080016c0 <_ZSt8_DestroyIPhEvT_S1_>:
    _Destroy(_ForwardIterator __first, _ForwardIterator __last)
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b082      	sub	sp, #8
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]
 80016c8:	6039      	str	r1, [r7, #0]
      std::_Destroy_aux<__has_trivial_destructor(_Value_type)>::
 80016ca:	6839      	ldr	r1, [r7, #0]
 80016cc:	6878      	ldr	r0, [r7, #4]
 80016ce:	f000 f85b 	bl	8001788 <_ZNSt12_Destroy_auxILb1EE9__destroyIPhEEvT_S3_>
    }
 80016d2:	bf00      	nop
 80016d4:	3708      	adds	r7, #8
 80016d6:	46bd      	mov	sp, r7
 80016d8:	bd80      	pop	{r7, pc}

080016da <_ZNSaIhEC1ERKS_>:
      allocator(const allocator& __a) throw()
 80016da:	b580      	push	{r7, lr}
 80016dc:	b082      	sub	sp, #8
 80016de:	af00      	add	r7, sp, #0
 80016e0:	6078      	str	r0, [r7, #4]
 80016e2:	6039      	str	r1, [r7, #0]
      : __allocator_base<_Tp>(__a) { }
 80016e4:	6839      	ldr	r1, [r7, #0]
 80016e6:	6878      	ldr	r0, [r7, #4]
 80016e8:	f000 f859 	bl	800179e <_ZN9__gnu_cxx13new_allocatorIhEC1ERKS1_>
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	4618      	mov	r0, r3
 80016f0:	3708      	adds	r7, #8
 80016f2:	46bd      	mov	sp, r7
 80016f4:	bd80      	pop	{r7, pc}

080016f6 <_ZNSt16allocator_traitsISaIhEE10deallocateERS0_Phj>:
       *  @param  __n  The number of objects space was allocated for.
       *
       *  Calls <tt> a.deallocate(p, n) </tt>
      */
      static void
      deallocate(allocator_type& __a, pointer __p, size_type __n)
 80016f6:	b580      	push	{r7, lr}
 80016f8:	b084      	sub	sp, #16
 80016fa:	af00      	add	r7, sp, #0
 80016fc:	60f8      	str	r0, [r7, #12]
 80016fe:	60b9      	str	r1, [r7, #8]
 8001700:	607a      	str	r2, [r7, #4]
      { __a.deallocate(__p, __n); }
 8001702:	687a      	ldr	r2, [r7, #4]
 8001704:	68b9      	ldr	r1, [r7, #8]
 8001706:	68f8      	ldr	r0, [r7, #12]
 8001708:	f000 f855 	bl	80017b6 <_ZN9__gnu_cxx13new_allocatorIhE10deallocateEPhj>
 800170c:	bf00      	nop
 800170e:	3710      	adds	r7, #16
 8001710:	46bd      	mov	sp, r7
 8001712:	bd80      	pop	{r7, pc}

08001714 <_ZSt19__iterator_categoryIPKhENSt15iterator_traitsIT_E17iterator_categoryERKS3_>:
   *  This function is not a part of the C++ standard but is syntactic
   *  sugar for internal library use only.
  */
  template<typename _Iter>
    inline typename iterator_traits<_Iter>::iterator_category
    __iterator_category(const _Iter&)
 8001714:	b480      	push	{r7}
 8001716:	b083      	sub	sp, #12
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
    { return typename iterator_traits<_Iter>::iterator_category(); }
 800171c:	4618      	mov	r0, r3
 800171e:	370c      	adds	r7, #12
 8001720:	46bd      	mov	sp, r7
 8001722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001726:	4770      	bx	lr

08001728 <_ZSt10__distanceIPKhENSt15iterator_traitsIT_E15difference_typeES3_S3_St26random_access_iterator_tag>:
    __distance(_RandomAccessIterator __first, _RandomAccessIterator __last,
 8001728:	b480      	push	{r7}
 800172a:	b085      	sub	sp, #20
 800172c:	af00      	add	r7, sp, #0
 800172e:	60f8      	str	r0, [r7, #12]
 8001730:	60b9      	str	r1, [r7, #8]
 8001732:	713a      	strb	r2, [r7, #4]
      return __last - __first;
 8001734:	68ba      	ldr	r2, [r7, #8]
 8001736:	68fb      	ldr	r3, [r7, #12]
 8001738:	1ad3      	subs	r3, r2, r3
    }
 800173a:	4618      	mov	r0, r3
 800173c:	3714      	adds	r7, #20
 800173e:	46bd      	mov	sp, r7
 8001740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001744:	4770      	bx	lr

08001746 <_ZNSt16allocator_traitsISaIhEE8allocateERS0_j>:
      allocate(allocator_type& __a, size_type __n)
 8001746:	b580      	push	{r7, lr}
 8001748:	b082      	sub	sp, #8
 800174a:	af00      	add	r7, sp, #0
 800174c:	6078      	str	r0, [r7, #4]
 800174e:	6039      	str	r1, [r7, #0]
      { return __a.allocate(__n); }
 8001750:	2200      	movs	r2, #0
 8001752:	6839      	ldr	r1, [r7, #0]
 8001754:	6878      	ldr	r0, [r7, #4]
 8001756:	f000 f83b 	bl	80017d0 <_ZN9__gnu_cxx13new_allocatorIhE8allocateEjPKv>
 800175a:	4603      	mov	r3, r0
 800175c:	4618      	mov	r0, r3
 800175e:	3708      	adds	r7, #8
 8001760:	46bd      	mov	sp, r7
 8001762:	bd80      	pop	{r7, pc}

08001764 <_ZSt18uninitialized_copyIPKhPhET0_T_S4_S3_>:
    uninitialized_copy(_InputIterator __first, _InputIterator __last,
 8001764:	b580      	push	{r7, lr}
 8001766:	b086      	sub	sp, #24
 8001768:	af00      	add	r7, sp, #0
 800176a:	60f8      	str	r0, [r7, #12]
 800176c:	60b9      	str	r1, [r7, #8]
 800176e:	607a      	str	r2, [r7, #4]
      const bool __assignable = is_assignable<_RefType2, _RefType1>::value;
 8001770:	2301      	movs	r3, #1
 8001772:	75fb      	strb	r3, [r7, #23]
	__uninit_copy(__first, __last, __result);
 8001774:	687a      	ldr	r2, [r7, #4]
 8001776:	68b9      	ldr	r1, [r7, #8]
 8001778:	68f8      	ldr	r0, [r7, #12]
 800177a:	f000 f845 	bl	8001808 <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyIPKhPhEET0_T_S6_S5_>
 800177e:	4603      	mov	r3, r0
    }
 8001780:	4618      	mov	r0, r3
 8001782:	3718      	adds	r7, #24
 8001784:	46bd      	mov	sp, r7
 8001786:	bd80      	pop	{r7, pc}

08001788 <_ZNSt12_Destroy_auxILb1EE9__destroyIPhEEvT_S3_>:
        __destroy(_ForwardIterator, _ForwardIterator) { }
 8001788:	b480      	push	{r7}
 800178a:	b083      	sub	sp, #12
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
 8001790:	6039      	str	r1, [r7, #0]
 8001792:	bf00      	nop
 8001794:	370c      	adds	r7, #12
 8001796:	46bd      	mov	sp, r7
 8001798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179c:	4770      	bx	lr

0800179e <_ZN9__gnu_cxx13new_allocatorIhEC1ERKS1_>:
      new_allocator(const new_allocator&) _GLIBCXX_USE_NOEXCEPT { }
 800179e:	b480      	push	{r7}
 80017a0:	b083      	sub	sp, #12
 80017a2:	af00      	add	r7, sp, #0
 80017a4:	6078      	str	r0, [r7, #4]
 80017a6:	6039      	str	r1, [r7, #0]
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	4618      	mov	r0, r3
 80017ac:	370c      	adds	r7, #12
 80017ae:	46bd      	mov	sp, r7
 80017b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b4:	4770      	bx	lr

080017b6 <_ZN9__gnu_cxx13new_allocatorIhE10deallocateEPhj>:
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
      }

      // __p is not permitted to be a null pointer.
      void
      deallocate(pointer __p, size_type)
 80017b6:	b580      	push	{r7, lr}
 80017b8:	b084      	sub	sp, #16
 80017ba:	af00      	add	r7, sp, #0
 80017bc:	60f8      	str	r0, [r7, #12]
 80017be:	60b9      	str	r1, [r7, #8]
 80017c0:	607a      	str	r2, [r7, #4]
      { ::operator delete(__p); }
 80017c2:	68b8      	ldr	r0, [r7, #8]
 80017c4:	f000 ffba 	bl	800273c <_ZdlPv>
 80017c8:	bf00      	nop
 80017ca:	3710      	adds	r7, #16
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bd80      	pop	{r7, pc}

080017d0 <_ZN9__gnu_cxx13new_allocatorIhE8allocateEjPKv>:
      allocate(size_type __n, const void* = 0)
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b084      	sub	sp, #16
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	60f8      	str	r0, [r7, #12]
 80017d8:	60b9      	str	r1, [r7, #8]
 80017da:	607a      	str	r2, [r7, #4]
	if (__n > this->max_size())
 80017dc:	68f8      	ldr	r0, [r7, #12]
 80017de:	f000 f823 	bl	8001828 <_ZNK9__gnu_cxx13new_allocatorIhE8max_sizeEv>
 80017e2:	4602      	mov	r2, r0
 80017e4:	68bb      	ldr	r3, [r7, #8]
 80017e6:	429a      	cmp	r2, r3
 80017e8:	bf34      	ite	cc
 80017ea:	2301      	movcc	r3, #1
 80017ec:	2300      	movcs	r3, #0
 80017ee:	b2db      	uxtb	r3, r3
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d001      	beq.n	80017f8 <_ZN9__gnu_cxx13new_allocatorIhE8allocateEjPKv+0x28>
	  std::__throw_bad_alloc();
 80017f4:	f000 ffbe 	bl	8002774 <_ZSt17__throw_bad_allocv>
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
 80017f8:	68b8      	ldr	r0, [r7, #8]
 80017fa:	f000 ffa1 	bl	8002740 <_Znwj>
 80017fe:	4603      	mov	r3, r0
      }
 8001800:	4618      	mov	r0, r3
 8001802:	3710      	adds	r7, #16
 8001804:	46bd      	mov	sp, r7
 8001806:	bd80      	pop	{r7, pc}

08001808 <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyIPKhPhEET0_T_S6_S5_>:
        __uninit_copy(_InputIterator __first, _InputIterator __last,
 8001808:	b580      	push	{r7, lr}
 800180a:	b084      	sub	sp, #16
 800180c:	af00      	add	r7, sp, #0
 800180e:	60f8      	str	r0, [r7, #12]
 8001810:	60b9      	str	r1, [r7, #8]
 8001812:	607a      	str	r2, [r7, #4]
        { return std::copy(__first, __last, __result); }
 8001814:	687a      	ldr	r2, [r7, #4]
 8001816:	68b9      	ldr	r1, [r7, #8]
 8001818:	68f8      	ldr	r0, [r7, #12]
 800181a:	f000 f811 	bl	8001840 <_ZSt4copyIPKhPhET0_T_S4_S3_>
 800181e:	4603      	mov	r3, r0
 8001820:	4618      	mov	r0, r3
 8001822:	3710      	adds	r7, #16
 8001824:	46bd      	mov	sp, r7
 8001826:	bd80      	pop	{r7, pc}

08001828 <_ZNK9__gnu_cxx13new_allocatorIhE8max_sizeEv>:

      size_type
      max_size() const _GLIBCXX_USE_NOEXCEPT
 8001828:	b480      	push	{r7}
 800182a:	b083      	sub	sp, #12
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
      { return size_t(-1) / sizeof(_Tp); }
 8001830:	f04f 33ff 	mov.w	r3, #4294967295
 8001834:	4618      	mov	r0, r3
 8001836:	370c      	adds	r7, #12
 8001838:	46bd      	mov	sp, r7
 800183a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800183e:	4770      	bx	lr

08001840 <_ZSt4copyIPKhPhET0_T_S4_S3_>:
   *  Note that the end of the output range is permitted to be contained
   *  within [first,last).
  */
  template<typename _II, typename _OI>
    inline _OI
    copy(_II __first, _II __last, _OI __result)
 8001840:	b590      	push	{r4, r7, lr}
 8001842:	b085      	sub	sp, #20
 8001844:	af00      	add	r7, sp, #0
 8001846:	60f8      	str	r0, [r7, #12]
 8001848:	60b9      	str	r1, [r7, #8]
 800184a:	607a      	str	r2, [r7, #4]
      __glibcxx_function_requires(_OutputIteratorConcept<_OI,
	    typename iterator_traits<_II>::value_type>)
      __glibcxx_requires_valid_range(__first, __last);

      return (std::__copy_move_a2<__is_move_iterator<_II>::__value>
	      (std::__miter_base(__first), std::__miter_base(__last),
 800184c:	68f8      	ldr	r0, [r7, #12]
 800184e:	f000 f80f 	bl	8001870 <_ZSt12__miter_baseIPKhET_S2_>
 8001852:	4604      	mov	r4, r0
 8001854:	68b8      	ldr	r0, [r7, #8]
 8001856:	f000 f80b 	bl	8001870 <_ZSt12__miter_baseIPKhET_S2_>
 800185a:	4603      	mov	r3, r0
	       __result));
 800185c:	687a      	ldr	r2, [r7, #4]
 800185e:	4619      	mov	r1, r3
 8001860:	4620      	mov	r0, r4
 8001862:	f000 f810 	bl	8001886 <_ZSt14__copy_move_a2ILb0EPKhPhET1_T0_S4_S3_>
 8001866:	4603      	mov	r3, r0
    }
 8001868:	4618      	mov	r0, r3
 800186a:	3714      	adds	r7, #20
 800186c:	46bd      	mov	sp, r7
 800186e:	bd90      	pop	{r4, r7, pc}

08001870 <_ZSt12__miter_baseIPKhET_S2_>:

  // Fallback implementation of the function in bits/stl_iterator.h used to
  // remove the move_iterator wrapper.
  template<typename _Iterator>
    inline _Iterator
    __miter_base(_Iterator __it)
 8001870:	b480      	push	{r7}
 8001872:	b083      	sub	sp, #12
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]
    { return __it; }
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	4618      	mov	r0, r3
 800187c:	370c      	adds	r7, #12
 800187e:	46bd      	mov	sp, r7
 8001880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001884:	4770      	bx	lr

08001886 <_ZSt14__copy_move_a2ILb0EPKhPhET1_T0_S4_S3_>:
    __copy_move_a2(_II __first, _II __last, _OI __result)
 8001886:	b5b0      	push	{r4, r5, r7, lr}
 8001888:	b084      	sub	sp, #16
 800188a:	af00      	add	r7, sp, #0
 800188c:	60f8      	str	r0, [r7, #12]
 800188e:	60b9      	str	r1, [r7, #8]
 8001890:	607a      	str	r2, [r7, #4]
      return _OI(std::__copy_move_a<_IsMove>(std::__niter_base(__first),
 8001892:	68f8      	ldr	r0, [r7, #12]
 8001894:	f000 f813 	bl	80018be <_ZSt12__niter_baseIPKhET_S2_>
 8001898:	4604      	mov	r4, r0
 800189a:	68b8      	ldr	r0, [r7, #8]
 800189c:	f000 f80f 	bl	80018be <_ZSt12__niter_baseIPKhET_S2_>
 80018a0:	4605      	mov	r5, r0
 80018a2:	6878      	ldr	r0, [r7, #4]
 80018a4:	f000 f816 	bl	80018d4 <_ZSt12__niter_baseIPhET_S1_>
 80018a8:	4603      	mov	r3, r0
					     std::__niter_base(__result)));
 80018aa:	461a      	mov	r2, r3
 80018ac:	4629      	mov	r1, r5
 80018ae:	4620      	mov	r0, r4
 80018b0:	f000 f81b 	bl	80018ea <_ZSt13__copy_move_aILb0EPKhPhET1_T0_S4_S3_>
 80018b4:	4603      	mov	r3, r0
    }
 80018b6:	4618      	mov	r0, r3
 80018b8:	3710      	adds	r7, #16
 80018ba:	46bd      	mov	sp, r7
 80018bc:	bdb0      	pop	{r4, r5, r7, pc}

080018be <_ZSt12__niter_baseIPKhET_S2_>:
    __niter_base(_Iterator __it)
 80018be:	b480      	push	{r7}
 80018c0:	b083      	sub	sp, #12
 80018c2:	af00      	add	r7, sp, #0
 80018c4:	6078      	str	r0, [r7, #4]
    { return __it; }
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	4618      	mov	r0, r3
 80018ca:	370c      	adds	r7, #12
 80018cc:	46bd      	mov	sp, r7
 80018ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d2:	4770      	bx	lr

080018d4 <_ZSt12__niter_baseIPhET_S1_>:
    __niter_base(_Iterator __it)
 80018d4:	b480      	push	{r7}
 80018d6:	b083      	sub	sp, #12
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]
    { return __it; }
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	4618      	mov	r0, r3
 80018e0:	370c      	adds	r7, #12
 80018e2:	46bd      	mov	sp, r7
 80018e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e8:	4770      	bx	lr

080018ea <_ZSt13__copy_move_aILb0EPKhPhET1_T0_S4_S3_>:
    __copy_move_a(_II __first, _II __last, _OI __result)
 80018ea:	b580      	push	{r7, lr}
 80018ec:	b086      	sub	sp, #24
 80018ee:	af00      	add	r7, sp, #0
 80018f0:	60f8      	str	r0, [r7, #12]
 80018f2:	60b9      	str	r1, [r7, #8]
 80018f4:	607a      	str	r2, [r7, #4]
			     && __are_same<_ValueTypeI, _ValueTypeO>::__value);
 80018f6:	2301      	movs	r3, #1
 80018f8:	75fb      	strb	r3, [r7, #23]
	                      _Category>::__copy_m(__first, __last, __result);
 80018fa:	687a      	ldr	r2, [r7, #4]
 80018fc:	68b9      	ldr	r1, [r7, #8]
 80018fe:	68f8      	ldr	r0, [r7, #12]
 8001900:	f000 f805 	bl	800190e <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIhEEPT_PKS3_S6_S4_>
 8001904:	4603      	mov	r3, r0
    }
 8001906:	4618      	mov	r0, r3
 8001908:	3718      	adds	r7, #24
 800190a:	46bd      	mov	sp, r7
 800190c:	bd80      	pop	{r7, pc}

0800190e <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIhEEPT_PKS3_S6_S4_>:
        __copy_m(const _Tp* __first, const _Tp* __last, _Tp* __result)
 800190e:	b580      	push	{r7, lr}
 8001910:	b086      	sub	sp, #24
 8001912:	af00      	add	r7, sp, #0
 8001914:	60f8      	str	r0, [r7, #12]
 8001916:	60b9      	str	r1, [r7, #8]
 8001918:	607a      	str	r2, [r7, #4]
	  const ptrdiff_t _Num = __last - __first;
 800191a:	68ba      	ldr	r2, [r7, #8]
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	1ad3      	subs	r3, r2, r3
 8001920:	617b      	str	r3, [r7, #20]
	  if (_Num)
 8001922:	697b      	ldr	r3, [r7, #20]
 8001924:	2b00      	cmp	r3, #0
 8001926:	d005      	beq.n	8001934 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIhEEPT_PKS3_S6_S4_+0x26>
	    __builtin_memmove(__result, __first, sizeof(_Tp) * _Num);
 8001928:	697b      	ldr	r3, [r7, #20]
 800192a:	461a      	mov	r2, r3
 800192c:	68f9      	ldr	r1, [r7, #12]
 800192e:	6878      	ldr	r0, [r7, #4]
 8001930:	f001 f8a8 	bl	8002a84 <memmove>
	  return __result + _Num;
 8001934:	697b      	ldr	r3, [r7, #20]
 8001936:	687a      	ldr	r2, [r7, #4]
 8001938:	4413      	add	r3, r2
	}
 800193a:	4618      	mov	r0, r3
 800193c:	3718      	adds	r7, #24
 800193e:	46bd      	mov	sp, r7
 8001940:	bd80      	pop	{r7, pc}
	...

08001944 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001944:	b480      	push	{r7}
 8001946:	b083      	sub	sp, #12
 8001948:	af00      	add	r7, sp, #0
 800194a:	4603      	mov	r3, r0
 800194c:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 800194e:	4909      	ldr	r1, [pc, #36]	; (8001974 <NVIC_EnableIRQ+0x30>)
 8001950:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001954:	095b      	lsrs	r3, r3, #5
 8001956:	f997 2007 	ldrsb.w	r2, [r7, #7]
 800195a:	f002 021f 	and.w	r2, r2, #31
 800195e:	2001      	movs	r0, #1
 8001960:	fa00 f202 	lsl.w	r2, r0, r2
 8001964:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001968:	bf00      	nop
 800196a:	370c      	adds	r7, #12
 800196c:	46bd      	mov	sp, r7
 800196e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001972:	4770      	bx	lr
 8001974:	e000e100 	.word	0xe000e100

08001978 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001978:	b480      	push	{r7}
 800197a:	b083      	sub	sp, #12
 800197c:	af00      	add	r7, sp, #0
 800197e:	4603      	mov	r3, r0
 8001980:	6039      	str	r1, [r7, #0]
 8001982:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 8001984:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001988:	2b00      	cmp	r3, #0
 800198a:	da0b      	bge.n	80019a4 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 800198c:	490d      	ldr	r1, [pc, #52]	; (80019c4 <NVIC_SetPriority+0x4c>)
 800198e:	79fb      	ldrb	r3, [r7, #7]
 8001990:	f003 030f 	and.w	r3, r3, #15
 8001994:	3b04      	subs	r3, #4
 8001996:	683a      	ldr	r2, [r7, #0]
 8001998:	b2d2      	uxtb	r2, r2
 800199a:	0112      	lsls	r2, r2, #4
 800199c:	b2d2      	uxtb	r2, r2
 800199e:	440b      	add	r3, r1
 80019a0:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
 80019a2:	e009      	b.n	80019b8 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 80019a4:	4908      	ldr	r1, [pc, #32]	; (80019c8 <NVIC_SetPriority+0x50>)
 80019a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019aa:	683a      	ldr	r2, [r7, #0]
 80019ac:	b2d2      	uxtb	r2, r2
 80019ae:	0112      	lsls	r2, r2, #4
 80019b0:	b2d2      	uxtb	r2, r2
 80019b2:	440b      	add	r3, r1
 80019b4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80019b8:	bf00      	nop
 80019ba:	370c      	adds	r7, #12
 80019bc:	46bd      	mov	sp, r7
 80019be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c2:	4770      	bx	lr
 80019c4:	e000ed00 	.word	0xe000ed00
 80019c8:	e000e100 	.word	0xe000e100

080019cc <_Z15InitLCDHardwarev>:

	// See page 83 of manual for other possible performance boost options: instruction cache enable (ICEN) and data cache enable (DCEN)
}

void InitLCDHardware(void)
{
 80019cc:	b480      	push	{r7}
 80019ce:	af00      	add	r7, sp, #0
	//	Enable GPIO and SPI clocks
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOCEN;			// reset and clock control - advanced high performance bus - GPIO port C
 80019d0:	4a52      	ldr	r2, [pc, #328]	; (8001b1c <_Z15InitLCDHardwarev+0x150>)
 80019d2:	4b52      	ldr	r3, [pc, #328]	; (8001b1c <_Z15InitLCDHardwarev+0x150>)
 80019d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019d6:	f043 0304 	orr.w	r3, r3, #4
 80019da:	6313      	str	r3, [r2, #48]	; 0x30
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIODEN;			// reset and clock control - advanced high performance bus - GPIO port D
 80019dc:	4a4f      	ldr	r2, [pc, #316]	; (8001b1c <_Z15InitLCDHardwarev+0x150>)
 80019de:	4b4f      	ldr	r3, [pc, #316]	; (8001b1c <_Z15InitLCDHardwarev+0x150>)
 80019e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019e2:	f043 0308 	orr.w	r3, r3, #8
 80019e6:	6313      	str	r3, [r2, #48]	; 0x30
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOFEN;			// reset and clock control - advanced high performance bus - GPIO port F
 80019e8:	4a4c      	ldr	r2, [pc, #304]	; (8001b1c <_Z15InitLCDHardwarev+0x150>)
 80019ea:	4b4c      	ldr	r3, [pc, #304]	; (8001b1c <_Z15InitLCDHardwarev+0x150>)
 80019ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ee:	f043 0320 	orr.w	r3, r3, #32
 80019f2:	6313      	str	r3, [r2, #48]	; 0x30
	RCC->APB2ENR |= RCC_APB2ENR_SPI5EN;
 80019f4:	4a49      	ldr	r2, [pc, #292]	; (8001b1c <_Z15InitLCDHardwarev+0x150>)
 80019f6:	4b49      	ldr	r3, [pc, #292]	; (8001b1c <_Z15InitLCDHardwarev+0x150>)
 80019f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019fa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80019fe:	6453      	str	r3, [r2, #68]	; 0x44

	// Init WRX (Write execution control) pin PD13
	GPIOD->MODER |= GPIO_MODER_MODER13_0;			// 00: Input (reset state)	01: General purpose output mode	10: Alternate function mode	11: Analog mode
 8001a00:	4a47      	ldr	r2, [pc, #284]	; (8001b20 <_Z15InitLCDHardwarev+0x154>)
 8001a02:	4b47      	ldr	r3, [pc, #284]	; (8001b20 <_Z15InitLCDHardwarev+0x154>)
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001a0a:	6013      	str	r3, [r2, #0]
	GPIOD->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR13_0;	// Medium  - 00: Low speed; 01: Medium speed; 10: High speed; 11: Very high speed
 8001a0c:	4a44      	ldr	r2, [pc, #272]	; (8001b20 <_Z15InitLCDHardwarev+0x154>)
 8001a0e:	4b44      	ldr	r3, [pc, #272]	; (8001b20 <_Z15InitLCDHardwarev+0x154>)
 8001a10:	689b      	ldr	r3, [r3, #8]
 8001a12:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001a16:	6093      	str	r3, [r2, #8]

	// Init CS pin PC2
	GPIOC->MODER |= GPIO_MODER_MODER2_0;			// 00: Input (reset state)	01: General purpose output mode	10: Alternate function mode	11: Analog mode
 8001a18:	4a42      	ldr	r2, [pc, #264]	; (8001b24 <_Z15InitLCDHardwarev+0x158>)
 8001a1a:	4b42      	ldr	r3, [pc, #264]	; (8001b24 <_Z15InitLCDHardwarev+0x158>)
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	f043 0310 	orr.w	r3, r3, #16
 8001a22:	6013      	str	r3, [r2, #0]
	GPIOC->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR2_0;		// Medium  - 00: Low speed; 01: Medium speed; 10: High speed; 11: Very high speed
 8001a24:	4a3f      	ldr	r2, [pc, #252]	; (8001b24 <_Z15InitLCDHardwarev+0x158>)
 8001a26:	4b3f      	ldr	r3, [pc, #252]	; (8001b24 <_Z15InitLCDHardwarev+0x158>)
 8001a28:	689b      	ldr	r3, [r3, #8]
 8001a2a:	f043 0310 	orr.w	r3, r3, #16
 8001a2e:	6093      	str	r3, [r2, #8]

	// Init RESET pin PD12
	GPIOD->MODER |= GPIO_MODER_MODER12_0;			// 00: Input (reset state)	01: General purpose output mode	10: Alternate function mode	11: Analog mode
 8001a30:	4a3b      	ldr	r2, [pc, #236]	; (8001b20 <_Z15InitLCDHardwarev+0x154>)
 8001a32:	4b3b      	ldr	r3, [pc, #236]	; (8001b20 <_Z15InitLCDHardwarev+0x154>)
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001a3a:	6013      	str	r3, [r2, #0]
	GPIOD->PUPDR |= GPIO_PUPDR_PUPDR12_0;			// Pull up - 00: No pull-up, pull-down; 01 Pull-up; 10 Pull-down; 11 Reserved
 8001a3c:	4a38      	ldr	r2, [pc, #224]	; (8001b20 <_Z15InitLCDHardwarev+0x154>)
 8001a3e:	4b38      	ldr	r3, [pc, #224]	; (8001b20 <_Z15InitLCDHardwarev+0x154>)
 8001a40:	68db      	ldr	r3, [r3, #12]
 8001a42:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001a46:	60d3      	str	r3, [r2, #12]

	// Setup SPI pins -  PF7: SPI5_SCK;  PF8: SPI5_MISO;  PF9: SPI5_MOSI [all alternate function AF5 for SPI5]
	GPIOF->MODER |= GPIO_MODER_MODER7_1;			// 00: Input (reset state)	01: General purpose output mode	10: Alternate function mode	11: Analog mode
 8001a48:	4a37      	ldr	r2, [pc, #220]	; (8001b28 <_Z15InitLCDHardwarev+0x15c>)
 8001a4a:	4b37      	ldr	r3, [pc, #220]	; (8001b28 <_Z15InitLCDHardwarev+0x15c>)
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001a52:	6013      	str	r3, [r2, #0]
	GPIOF->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR7;		// V High  - 00: Low speed; 01: Medium speed; 10: High speed; 11: Very high speed
 8001a54:	4a34      	ldr	r2, [pc, #208]	; (8001b28 <_Z15InitLCDHardwarev+0x15c>)
 8001a56:	4b34      	ldr	r3, [pc, #208]	; (8001b28 <_Z15InitLCDHardwarev+0x15c>)
 8001a58:	689b      	ldr	r3, [r3, #8]
 8001a5a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001a5e:	6093      	str	r3, [r2, #8]
	GPIOF->AFR[0] |= 0b0101 << 28;					// 0b0101 = Alternate Function 5 (SPI5); 28 is position of Pin 7
 8001a60:	4a31      	ldr	r2, [pc, #196]	; (8001b28 <_Z15InitLCDHardwarev+0x15c>)
 8001a62:	4b31      	ldr	r3, [pc, #196]	; (8001b28 <_Z15InitLCDHardwarev+0x15c>)
 8001a64:	6a1b      	ldr	r3, [r3, #32]
 8001a66:	f043 43a0 	orr.w	r3, r3, #1342177280	; 0x50000000
 8001a6a:	6213      	str	r3, [r2, #32]

	GPIOF->MODER |= GPIO_MODER_MODER8_1;			// 00: Input (reset state)	01: General purpose output mode	10: Alternate function mode	11: Analog mode
 8001a6c:	4a2e      	ldr	r2, [pc, #184]	; (8001b28 <_Z15InitLCDHardwarev+0x15c>)
 8001a6e:	4b2e      	ldr	r3, [pc, #184]	; (8001b28 <_Z15InitLCDHardwarev+0x15c>)
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a76:	6013      	str	r3, [r2, #0]
	GPIOF->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR8;		// V High  - 00: Low speed; 01: Medium speed; 10: High speed; 11: Very high speed
 8001a78:	4a2b      	ldr	r2, [pc, #172]	; (8001b28 <_Z15InitLCDHardwarev+0x15c>)
 8001a7a:	4b2b      	ldr	r3, [pc, #172]	; (8001b28 <_Z15InitLCDHardwarev+0x15c>)
 8001a7c:	689b      	ldr	r3, [r3, #8]
 8001a7e:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
 8001a82:	6093      	str	r3, [r2, #8]
	GPIOF->AFR[1] |= 0b0101 << 0;					// 0b0101 = Alternate Function 5 (SPI5); 0 is position of Pin 8
 8001a84:	4a28      	ldr	r2, [pc, #160]	; (8001b28 <_Z15InitLCDHardwarev+0x15c>)
 8001a86:	4b28      	ldr	r3, [pc, #160]	; (8001b28 <_Z15InitLCDHardwarev+0x15c>)
 8001a88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a8a:	f043 0305 	orr.w	r3, r3, #5
 8001a8e:	6253      	str	r3, [r2, #36]	; 0x24

	GPIOF->MODER |= GPIO_MODER_MODER9_1;			// 00: Input (reset state)	01: General purpose output mode	10: Alternate function mode	11: Analog mode
 8001a90:	4a25      	ldr	r2, [pc, #148]	; (8001b28 <_Z15InitLCDHardwarev+0x15c>)
 8001a92:	4b25      	ldr	r3, [pc, #148]	; (8001b28 <_Z15InitLCDHardwarev+0x15c>)
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001a9a:	6013      	str	r3, [r2, #0]
	GPIOF->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR9;		// V High  - 00: Low speed; 01: Medium speed; 10: High speed; 11: Very high speed
 8001a9c:	4a22      	ldr	r2, [pc, #136]	; (8001b28 <_Z15InitLCDHardwarev+0x15c>)
 8001a9e:	4b22      	ldr	r3, [pc, #136]	; (8001b28 <_Z15InitLCDHardwarev+0x15c>)
 8001aa0:	689b      	ldr	r3, [r3, #8]
 8001aa2:	f443 2340 	orr.w	r3, r3, #786432	; 0xc0000
 8001aa6:	6093      	str	r3, [r2, #8]
	GPIOF->AFR[1] |= 0b0101 << 4;					// 0b0101 = Alternate Function 5 (SPI5); 4 is position of Pin 9
 8001aa8:	4a1f      	ldr	r2, [pc, #124]	; (8001b28 <_Z15InitLCDHardwarev+0x15c>)
 8001aaa:	4b1f      	ldr	r3, [pc, #124]	; (8001b28 <_Z15InitLCDHardwarev+0x15c>)
 8001aac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001aae:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 8001ab2:	6253      	str	r3, [r2, #36]	; 0x24

	// Configure SPI
	SPI5->CR1 |= SPI_CR1_SSM;						// Software slave management: When SSM bit is set, NSS pin input is replaced with the value from the SSI bit
 8001ab4:	4a1d      	ldr	r2, [pc, #116]	; (8001b2c <_Z15InitLCDHardwarev+0x160>)
 8001ab6:	4b1d      	ldr	r3, [pc, #116]	; (8001b2c <_Z15InitLCDHardwarev+0x160>)
 8001ab8:	881b      	ldrh	r3, [r3, #0]
 8001aba:	b29b      	uxth	r3, r3
 8001abc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001ac0:	b29b      	uxth	r3, r3
 8001ac2:	8013      	strh	r3, [r2, #0]
	SPI5->CR1 |= SPI_CR1_SSI;						// Internal slave select
 8001ac4:	4a19      	ldr	r2, [pc, #100]	; (8001b2c <_Z15InitLCDHardwarev+0x160>)
 8001ac6:	4b19      	ldr	r3, [pc, #100]	; (8001b2c <_Z15InitLCDHardwarev+0x160>)
 8001ac8:	881b      	ldrh	r3, [r3, #0]
 8001aca:	b29b      	uxth	r3, r3
 8001acc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ad0:	b29b      	uxth	r3, r3
 8001ad2:	8013      	strh	r3, [r2, #0]
	SPI5->CR1 |= SPI_CR1_BR_0;						// Baud rate control prescaler: 0b001: fPCLK/4; 0b100: fPCLK/32
 8001ad4:	4a15      	ldr	r2, [pc, #84]	; (8001b2c <_Z15InitLCDHardwarev+0x160>)
 8001ad6:	4b15      	ldr	r3, [pc, #84]	; (8001b2c <_Z15InitLCDHardwarev+0x160>)
 8001ad8:	881b      	ldrh	r3, [r3, #0]
 8001ada:	b29b      	uxth	r3, r3
 8001adc:	f043 0308 	orr.w	r3, r3, #8
 8001ae0:	b29b      	uxth	r3, r3
 8001ae2:	8013      	strh	r3, [r2, #0]
	SPI5->CR1 |= SPI_CR1_MSTR;						// Master selection
 8001ae4:	4a11      	ldr	r2, [pc, #68]	; (8001b2c <_Z15InitLCDHardwarev+0x160>)
 8001ae6:	4b11      	ldr	r3, [pc, #68]	; (8001b2c <_Z15InitLCDHardwarev+0x160>)
 8001ae8:	881b      	ldrh	r3, [r3, #0]
 8001aea:	b29b      	uxth	r3, r3
 8001aec:	f043 0304 	orr.w	r3, r3, #4
 8001af0:	b29b      	uxth	r3, r3
 8001af2:	8013      	strh	r3, [r2, #0]

	SPI5->CR1 |= SPI_CR1_SPE;						// Enable SPI
 8001af4:	4a0d      	ldr	r2, [pc, #52]	; (8001b2c <_Z15InitLCDHardwarev+0x160>)
 8001af6:	4b0d      	ldr	r3, [pc, #52]	; (8001b2c <_Z15InitLCDHardwarev+0x160>)
 8001af8:	881b      	ldrh	r3, [r3, #0]
 8001afa:	b29b      	uxth	r3, r3
 8001afc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001b00:	b29b      	uxth	r3, r3
 8001b02:	8013      	strh	r3, [r2, #0]

	// Configure DMA
	RCC->AHB1ENR |= RCC_AHB1ENR_DMA2EN;
 8001b04:	4a05      	ldr	r2, [pc, #20]	; (8001b1c <_Z15InitLCDHardwarev+0x150>)
 8001b06:	4b05      	ldr	r3, [pc, #20]	; (8001b1c <_Z15InitLCDHardwarev+0x150>)
 8001b08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b0a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001b0e:	6313      	str	r3, [r2, #48]	; 0x30
	#define SPI5_DMA_RX_STREAM    DMA2_Stream5
	#define SPI5_DMA_RX_CHANNEL   DMA_Channel_7
	#endif
*/

}
 8001b10:	bf00      	nop
 8001b12:	46bd      	mov	sp, r7
 8001b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b18:	4770      	bx	lr
 8001b1a:	bf00      	nop
 8001b1c:	40023800 	.word	0x40023800
 8001b20:	40020c00 	.word	0x40020c00
 8001b24:	40020800 	.word	0x40020800
 8001b28:	40021400 	.word	0x40021400
 8001b2c:	40015000 	.word	0x40015000

08001b30 <_Z7InitADCv>:

#define ADC_BUFFER_LENGTH 8
volatile uint16_t ADC_array[ADC_BUFFER_LENGTH];

void InitADC(void)
{
 8001b30:	b480      	push	{r7}
 8001b32:	af00      	add	r7, sp, #0
	//	Setup Timer 2 to trigger ADC
	RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;				// Enable Timer 2 clock
 8001b34:	4a78      	ldr	r2, [pc, #480]	; (8001d18 <_Z7InitADCv+0x1e8>)
 8001b36:	4b78      	ldr	r3, [pc, #480]	; (8001d18 <_Z7InitADCv+0x1e8>)
 8001b38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b3a:	f043 0301 	orr.w	r3, r3, #1
 8001b3e:	6413      	str	r3, [r2, #64]	; 0x40
	TIM2->CR2 |= TIM_CR2_MMS_2;						// 100: Compare - OC1REF signal is used as trigger output (TRGO)
 8001b40:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001b44:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001b48:	889b      	ldrh	r3, [r3, #4]
 8001b4a:	b29b      	uxth	r3, r3
 8001b4c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001b50:	b29b      	uxth	r3, r3
 8001b52:	8093      	strh	r3, [r2, #4]
	TIM2->PSC = 20 - 1;								// Prescaler
 8001b54:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001b58:	2213      	movs	r2, #19
 8001b5a:	851a      	strh	r2, [r3, #40]	; 0x28
	TIM2->ARR = 100 - 1;							// Auto-reload register (ie reset counter) divided by 100
 8001b5c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001b60:	2263      	movs	r2, #99	; 0x63
 8001b62:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM2->CCR1 = 50 - 1;							// Capture and compare - ie when counter hits this number PWM high
 8001b64:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001b68:	2231      	movs	r2, #49	; 0x31
 8001b6a:	635a      	str	r2, [r3, #52]	; 0x34
	TIM2->CCER |= TIM_CCER_CC1E;					// Capture/Compare 1 output enable
 8001b6c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001b70:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001b74:	8c1b      	ldrh	r3, [r3, #32]
 8001b76:	b29b      	uxth	r3, r3
 8001b78:	f043 0301 	orr.w	r3, r3, #1
 8001b7c:	b29b      	uxth	r3, r3
 8001b7e:	8413      	strh	r3, [r2, #32]
	TIM2->CCMR1 |= TIM_CCMR1_OC1M_1 |TIM_CCMR1_OC1M_2;		// 110 PWM Mode 1
 8001b80:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001b84:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001b88:	8b1b      	ldrh	r3, [r3, #24]
 8001b8a:	b29b      	uxth	r3, r3
 8001b8c:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001b90:	b29b      	uxth	r3, r3
 8001b92:	8313      	strh	r3, [r2, #24]
	TIM2->CR1 |= TIM_CR1_CEN;
 8001b94:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001b98:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001b9c:	881b      	ldrh	r3, [r3, #0]
 8001b9e:	b29b      	uxth	r3, r3
 8001ba0:	f043 0301 	orr.w	r3, r3, #1
 8001ba4:	b29b      	uxth	r3, r3
 8001ba6:	8013      	strh	r3, [r2, #0]

	// Enable ADC1 and GPIO clock sources
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 8001ba8:	4a5b      	ldr	r2, [pc, #364]	; (8001d18 <_Z7InitADCv+0x1e8>)
 8001baa:	4b5b      	ldr	r3, [pc, #364]	; (8001d18 <_Z7InitADCv+0x1e8>)
 8001bac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bae:	f043 0301 	orr.w	r3, r3, #1
 8001bb2:	6313      	str	r3, [r2, #48]	; 0x30
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOCEN;
 8001bb4:	4a58      	ldr	r2, [pc, #352]	; (8001d18 <_Z7InitADCv+0x1e8>)
 8001bb6:	4b58      	ldr	r3, [pc, #352]	; (8001d18 <_Z7InitADCv+0x1e8>)
 8001bb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bba:	f043 0304 	orr.w	r3, r3, #4
 8001bbe:	6313      	str	r3, [r2, #48]	; 0x30
	RCC->APB2ENR |= RCC_APB2ENR_ADC1EN;
 8001bc0:	4a55      	ldr	r2, [pc, #340]	; (8001d18 <_Z7InitADCv+0x1e8>)
 8001bc2:	4b55      	ldr	r3, [pc, #340]	; (8001d18 <_Z7InitADCv+0x1e8>)
 8001bc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bc6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001bca:	6453      	str	r3, [r2, #68]	; 0x44

	// Enable ADC - PC3: ADC123_IN13; PA5: ADC12_IN5;
	GPIOC->MODER |= GPIO_MODER_MODER3;				// Set PC3 to Analog mode (0b11)
 8001bcc:	4a53      	ldr	r2, [pc, #332]	; (8001d1c <_Z7InitADCv+0x1ec>)
 8001bce:	4b53      	ldr	r3, [pc, #332]	; (8001d1c <_Z7InitADCv+0x1ec>)
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8001bd6:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= GPIO_MODER_MODER5;				// Set PA5 to Analog mode (0b11)
 8001bd8:	4a51      	ldr	r2, [pc, #324]	; (8001d20 <_Z7InitADCv+0x1f0>)
 8001bda:	4b51      	ldr	r3, [pc, #324]	; (8001d20 <_Z7InitADCv+0x1f0>)
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
 8001be2:	6013      	str	r3, [r2, #0]

	ADC1->CR1 |= ADC_CR1_SCAN;						// Activate scan mode
 8001be4:	4a4f      	ldr	r2, [pc, #316]	; (8001d24 <_Z7InitADCv+0x1f4>)
 8001be6:	4b4f      	ldr	r3, [pc, #316]	; (8001d24 <_Z7InitADCv+0x1f4>)
 8001be8:	685b      	ldr	r3, [r3, #4]
 8001bea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001bee:	6053      	str	r3, [r2, #4]
	//ADC1->SQR1 = (ADC_BUFFER_LENGTH - 1) << 20;	// Number of conversions in sequence
	ADC1->SQR1 = (2 - 1) << 20;						// Number of conversions in sequence (limit to two for now as we are getting multiple samples to average)
 8001bf0:	4b4c      	ldr	r3, [pc, #304]	; (8001d24 <_Z7InitADCv+0x1f4>)
 8001bf2:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001bf6:	62da      	str	r2, [r3, #44]	; 0x2c
	ADC1->SQR3 |= 13 << 0;							// Set IN13  1st conversion in sequence
 8001bf8:	4a4a      	ldr	r2, [pc, #296]	; (8001d24 <_Z7InitADCv+0x1f4>)
 8001bfa:	4b4a      	ldr	r3, [pc, #296]	; (8001d24 <_Z7InitADCv+0x1f4>)
 8001bfc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001bfe:	f043 030d 	orr.w	r3, r3, #13
 8001c02:	6353      	str	r3, [r2, #52]	; 0x34
	ADC1->SQR3 |= 5 << 5;							// Set IN5  2nd conversion in sequence
 8001c04:	4a47      	ldr	r2, [pc, #284]	; (8001d24 <_Z7InitADCv+0x1f4>)
 8001c06:	4b47      	ldr	r3, [pc, #284]	; (8001d24 <_Z7InitADCv+0x1f4>)
 8001c08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c0a:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 8001c0e:	6353      	str	r3, [r2, #52]	; 0x34

	// Set to 56 cycles (0b11) sampling speed (SMPR2 Left shift speed 3 x ADC_INx up to input 9; use SMPR1 from 0 for ADC_IN10+)
	// 000: 3 cycles; 001: 15 cycles; 010: 28 cycles; 011: 56 cycles; 100: 84 cycles; 101: 112 cycles; 110: 144 cycles; 111: 480 cycles
	ADC1->SMPR1 |= 0b110 << 9;						// Set speed of IN13
 8001c10:	4a44      	ldr	r2, [pc, #272]	; (8001d24 <_Z7InitADCv+0x1f4>)
 8001c12:	4b44      	ldr	r3, [pc, #272]	; (8001d24 <_Z7InitADCv+0x1f4>)
 8001c14:	68db      	ldr	r3, [r3, #12]
 8001c16:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
 8001c1a:	60d3      	str	r3, [r2, #12]
	ADC1->SMPR2 |= 0b110 << 15;						// Set speed of IN5
 8001c1c:	4a41      	ldr	r2, [pc, #260]	; (8001d24 <_Z7InitADCv+0x1f4>)
 8001c1e:	4b41      	ldr	r3, [pc, #260]	; (8001d24 <_Z7InitADCv+0x1f4>)
 8001c20:	691b      	ldr	r3, [r3, #16]
 8001c22:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
 8001c26:	6113      	str	r3, [r2, #16]

	ADC1->CR2 |= ADC_CR2_EOCS;						// Trigger interrupt on end of each individual conversion
 8001c28:	4a3e      	ldr	r2, [pc, #248]	; (8001d24 <_Z7InitADCv+0x1f4>)
 8001c2a:	4b3e      	ldr	r3, [pc, #248]	; (8001d24 <_Z7InitADCv+0x1f4>)
 8001c2c:	689b      	ldr	r3, [r3, #8]
 8001c2e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001c32:	6093      	str	r3, [r2, #8]
	ADC1->CR2 |= ADC_CR2_EXTEN_0;					// ADC hardware trigger 00: Trigger detection disabled; 01: Trigger detection on the rising edge; 10: Trigger detection on the falling edge; 11: Trigger detection on both the rising and falling edges
 8001c34:	4a3b      	ldr	r2, [pc, #236]	; (8001d24 <_Z7InitADCv+0x1f4>)
 8001c36:	4b3b      	ldr	r3, [pc, #236]	; (8001d24 <_Z7InitADCv+0x1f4>)
 8001c38:	689b      	ldr	r3, [r3, #8]
 8001c3a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c3e:	6093      	str	r3, [r2, #8]
	ADC1->CR2 |= ADC_CR2_EXTSEL_1 | ADC_CR2_EXTSEL_2;	// ADC External trigger: 0110 = TIM2_TRGO event
 8001c40:	4a38      	ldr	r2, [pc, #224]	; (8001d24 <_Z7InitADCv+0x1f4>)
 8001c42:	4b38      	ldr	r3, [pc, #224]	; (8001d24 <_Z7InitADCv+0x1f4>)
 8001c44:	689b      	ldr	r3, [r3, #8]
 8001c46:	f043 63c0 	orr.w	r3, r3, #100663296	; 0x6000000
 8001c4a:	6093      	str	r3, [r2, #8]

	// Enable DMA - DMA2, Channel 0, Stream 0  = ADC1 (Manual p207)
	ADC1->CR2 |= ADC_CR2_DMA;						// Enable DMA Mode on ADC1
 8001c4c:	4a35      	ldr	r2, [pc, #212]	; (8001d24 <_Z7InitADCv+0x1f4>)
 8001c4e:	4b35      	ldr	r3, [pc, #212]	; (8001d24 <_Z7InitADCv+0x1f4>)
 8001c50:	689b      	ldr	r3, [r3, #8]
 8001c52:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c56:	6093      	str	r3, [r2, #8]
	ADC1->CR2 |= ADC_CR2_DDS;						// DMA requests are issued as long as data are converted and DMA=1
 8001c58:	4a32      	ldr	r2, [pc, #200]	; (8001d24 <_Z7InitADCv+0x1f4>)
 8001c5a:	4b32      	ldr	r3, [pc, #200]	; (8001d24 <_Z7InitADCv+0x1f4>)
 8001c5c:	689b      	ldr	r3, [r3, #8]
 8001c5e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001c62:	6093      	str	r3, [r2, #8]
	RCC->AHB1ENR|= RCC_AHB1ENR_DMA2EN;
 8001c64:	4a2c      	ldr	r2, [pc, #176]	; (8001d18 <_Z7InitADCv+0x1e8>)
 8001c66:	4b2c      	ldr	r3, [pc, #176]	; (8001d18 <_Z7InitADCv+0x1e8>)
 8001c68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c6a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001c6e:	6313      	str	r3, [r2, #48]	; 0x30

	DMA2_Stream0->CR &= ~DMA_SxCR_DIR;				// 00 = Peripheral-to-memory
 8001c70:	4a2d      	ldr	r2, [pc, #180]	; (8001d28 <_Z7InitADCv+0x1f8>)
 8001c72:	4b2d      	ldr	r3, [pc, #180]	; (8001d28 <_Z7InitADCv+0x1f8>)
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8001c7a:	6013      	str	r3, [r2, #0]
	DMA2_Stream0->CR |= DMA_SxCR_PL_1;				// Priority: 00 = low; 01 = Medium; 10 = High; 11 = Very High
 8001c7c:	4a2a      	ldr	r2, [pc, #168]	; (8001d28 <_Z7InitADCv+0x1f8>)
 8001c7e:	4b2a      	ldr	r3, [pc, #168]	; (8001d28 <_Z7InitADCv+0x1f8>)
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c86:	6013      	str	r3, [r2, #0]
	DMA2_Stream0->CR |= DMA_SxCR_PSIZE_0;			// Peripheral size: 8 bit; 01 = 16 bit; 10 = 32 bit
 8001c88:	4a27      	ldr	r2, [pc, #156]	; (8001d28 <_Z7InitADCv+0x1f8>)
 8001c8a:	4b27      	ldr	r3, [pc, #156]	; (8001d28 <_Z7InitADCv+0x1f8>)
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001c92:	6013      	str	r3, [r2, #0]
	DMA2_Stream0->CR |= DMA_SxCR_MSIZE_0;			// Memory size: 8 bit; 01 = 16 bit; 10 = 32 bit
 8001c94:	4a24      	ldr	r2, [pc, #144]	; (8001d28 <_Z7InitADCv+0x1f8>)
 8001c96:	4b24      	ldr	r3, [pc, #144]	; (8001d28 <_Z7InitADCv+0x1f8>)
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001c9e:	6013      	str	r3, [r2, #0]
	DMA2_Stream0->CR &= ~DMA_SxCR_PINC;				// Peripheral not in increment mode
 8001ca0:	4a21      	ldr	r2, [pc, #132]	; (8001d28 <_Z7InitADCv+0x1f8>)
 8001ca2:	4b21      	ldr	r3, [pc, #132]	; (8001d28 <_Z7InitADCv+0x1f8>)
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001caa:	6013      	str	r3, [r2, #0]
	DMA2_Stream0->CR |= DMA_SxCR_MINC;				// Memory in increment mode
 8001cac:	4a1e      	ldr	r2, [pc, #120]	; (8001d28 <_Z7InitADCv+0x1f8>)
 8001cae:	4b1e      	ldr	r3, [pc, #120]	; (8001d28 <_Z7InitADCv+0x1f8>)
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001cb6:	6013      	str	r3, [r2, #0]
	DMA2_Stream0->CR |= DMA_SxCR_CIRC;				// circular mode to keep refilling buffer
 8001cb8:	4a1b      	ldr	r2, [pc, #108]	; (8001d28 <_Z7InitADCv+0x1f8>)
 8001cba:	4b1b      	ldr	r3, [pc, #108]	; (8001d28 <_Z7InitADCv+0x1f8>)
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001cc2:	6013      	str	r3, [r2, #0]
	DMA2_Stream0->CR &= ~DMA_SxCR_DIR;				// data transfer direction: 00: peripheral-to-memory; 01: memory-to-peripheral; 10: memory-to-memory
 8001cc4:	4a18      	ldr	r2, [pc, #96]	; (8001d28 <_Z7InitADCv+0x1f8>)
 8001cc6:	4b18      	ldr	r3, [pc, #96]	; (8001d28 <_Z7InitADCv+0x1f8>)
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8001cce:	6013      	str	r3, [r2, #0]

	DMA2_Stream0->NDTR |= ADC_BUFFER_LENGTH;		// Number of data items to transfer (ie size of ADC buffer)
 8001cd0:	4a15      	ldr	r2, [pc, #84]	; (8001d28 <_Z7InitADCv+0x1f8>)
 8001cd2:	4b15      	ldr	r3, [pc, #84]	; (8001d28 <_Z7InitADCv+0x1f8>)
 8001cd4:	685b      	ldr	r3, [r3, #4]
 8001cd6:	f043 0308 	orr.w	r3, r3, #8
 8001cda:	6053      	str	r3, [r2, #4]
	DMA2_Stream0->PAR = (uint32_t)(&(ADC1->DR));	// Configure the peripheral data register address
 8001cdc:	4b12      	ldr	r3, [pc, #72]	; (8001d28 <_Z7InitADCv+0x1f8>)
 8001cde:	4a13      	ldr	r2, [pc, #76]	; (8001d2c <_Z7InitADCv+0x1fc>)
 8001ce0:	609a      	str	r2, [r3, #8]
	DMA2_Stream0->M0AR = (uint32_t)(ADC_array);		// Configure the memory address (note that M1AR is used for double-buffer mode)
 8001ce2:	4b11      	ldr	r3, [pc, #68]	; (8001d28 <_Z7InitADCv+0x1f8>)
 8001ce4:	4a12      	ldr	r2, [pc, #72]	; (8001d30 <_Z7InitADCv+0x200>)
 8001ce6:	60da      	str	r2, [r3, #12]
	DMA2_Stream0->CR &= ~DMA_SxCR_CHSEL;			// channel select to 0 for ADC1
 8001ce8:	4a0f      	ldr	r2, [pc, #60]	; (8001d28 <_Z7InitADCv+0x1f8>)
 8001cea:	4b0f      	ldr	r3, [pc, #60]	; (8001d28 <_Z7InitADCv+0x1f8>)
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	f023 6360 	bic.w	r3, r3, #234881024	; 0xe000000
 8001cf2:	6013      	str	r3, [r2, #0]

	DMA2_Stream0->CR |= DMA_SxCR_EN;				// Enable DMA2
 8001cf4:	4a0c      	ldr	r2, [pc, #48]	; (8001d28 <_Z7InitADCv+0x1f8>)
 8001cf6:	4b0c      	ldr	r3, [pc, #48]	; (8001d28 <_Z7InitADCv+0x1f8>)
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	f043 0301 	orr.w	r3, r3, #1
 8001cfe:	6013      	str	r3, [r2, #0]
	ADC1->CR2 |= ADC_CR2_ADON;						// Activate ADC
 8001d00:	4a08      	ldr	r2, [pc, #32]	; (8001d24 <_Z7InitADCv+0x1f4>)
 8001d02:	4b08      	ldr	r3, [pc, #32]	; (8001d24 <_Z7InitADCv+0x1f4>)
 8001d04:	689b      	ldr	r3, [r3, #8]
 8001d06:	f043 0301 	orr.w	r3, r3, #1
 8001d0a:	6093      	str	r3, [r2, #8]

}
 8001d0c:	bf00      	nop
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d14:	4770      	bx	lr
 8001d16:	bf00      	nop
 8001d18:	40023800 	.word	0x40023800
 8001d1c:	40020800 	.word	0x40020800
 8001d20:	40020000 	.word	0x40020000
 8001d24:	40012000 	.word	0x40012000
 8001d28:	40026410 	.word	0x40026410
 8001d2c:	4001204c 	.word	0x4001204c
 8001d30:	20000098 	.word	0x20000098

08001d34 <_Z9InitTimerv>:

void InitTimer()
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	af00      	add	r7, sp, #0
	//	Setup Timer 3 on an interrupt to trigger sample acquisition
	RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;				// Enable Timer 3
 8001d38:	4a16      	ldr	r2, [pc, #88]	; (8001d94 <_Z9InitTimerv+0x60>)
 8001d3a:	4b16      	ldr	r3, [pc, #88]	; (8001d94 <_Z9InitTimerv+0x60>)
 8001d3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d3e:	f043 0302 	orr.w	r3, r3, #2
 8001d42:	6413      	str	r3, [r2, #64]	; 0x40
	TIM3->PSC = 1000;								// Set prescaler to fire at sample rate - this is divided by 4 to match the APB2 prescaler
 8001d44:	4b14      	ldr	r3, [pc, #80]	; (8001d98 <_Z9InitTimerv+0x64>)
 8001d46:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001d4a:	851a      	strh	r2, [r3, #40]	; 0x28
	TIM3->ARR = 30; 								// Set maximum count value (auto reload register) - set to system clock / sampling rate
 8001d4c:	4b12      	ldr	r3, [pc, #72]	; (8001d98 <_Z9InitTimerv+0x64>)
 8001d4e:	221e      	movs	r2, #30
 8001d50:	62da      	str	r2, [r3, #44]	; 0x2c

	TIM3->DIER |= TIM_DIER_UIE;						//  DMA/interrupt enable register
 8001d52:	4a11      	ldr	r2, [pc, #68]	; (8001d98 <_Z9InitTimerv+0x64>)
 8001d54:	4b10      	ldr	r3, [pc, #64]	; (8001d98 <_Z9InitTimerv+0x64>)
 8001d56:	899b      	ldrh	r3, [r3, #12]
 8001d58:	b29b      	uxth	r3, r3
 8001d5a:	f043 0301 	orr.w	r3, r3, #1
 8001d5e:	b29b      	uxth	r3, r3
 8001d60:	8193      	strh	r3, [r2, #12]
	NVIC_EnableIRQ(TIM3_IRQn);
 8001d62:	201d      	movs	r0, #29
 8001d64:	f7ff fdee 	bl	8001944 <NVIC_EnableIRQ>
	NVIC_SetPriority(TIM3_IRQn, 0);
 8001d68:	2100      	movs	r1, #0
 8001d6a:	201d      	movs	r0, #29
 8001d6c:	f7ff fe04 	bl	8001978 <NVIC_SetPriority>

	TIM3->CR1 |= TIM_CR1_CEN;
 8001d70:	4a09      	ldr	r2, [pc, #36]	; (8001d98 <_Z9InitTimerv+0x64>)
 8001d72:	4b09      	ldr	r3, [pc, #36]	; (8001d98 <_Z9InitTimerv+0x64>)
 8001d74:	881b      	ldrh	r3, [r3, #0]
 8001d76:	b29b      	uxth	r3, r3
 8001d78:	f043 0301 	orr.w	r3, r3, #1
 8001d7c:	b29b      	uxth	r3, r3
 8001d7e:	8013      	strh	r3, [r2, #0]
	TIM3->EGR |= TIM_EGR_UG;
 8001d80:	4a05      	ldr	r2, [pc, #20]	; (8001d98 <_Z9InitTimerv+0x64>)
 8001d82:	4b05      	ldr	r3, [pc, #20]	; (8001d98 <_Z9InitTimerv+0x64>)
 8001d84:	8a9b      	ldrh	r3, [r3, #20]
 8001d86:	b29b      	uxth	r3, r3
 8001d88:	f043 0301 	orr.w	r3, r3, #1
 8001d8c:	b29b      	uxth	r3, r3
 8001d8e:	8293      	strh	r3, [r2, #20]
}
 8001d90:	bf00      	nop
 8001d92:	bd80      	pop	{r7, pc}
 8001d94:	40023800 	.word	0x40023800
 8001d98:	40000400 	.word	0x40000400

08001d9c <_ZN3LcdC1Ev>:
	SPIDataSize_8b,		// SPI in 8-bits mode
	SPIDataSize_16b 		// SPI in 16-bits mode
} SPIDataSize_t;


class Lcd {
 8001d9c:	b480      	push	{r7}
 8001d9e:	b083      	sub	sp, #12
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	6078      	str	r0, [r7, #4]
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	2200      	movs	r2, #0
 8001da8:	701a      	strb	r2, [r3, #0]
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	22f0      	movs	r2, #240	; 0xf0
 8001dae:	805a      	strh	r2, [r3, #2]
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8001db6:	809a      	strh	r2, [r3, #4]
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	4618      	mov	r0, r3
 8001dbc:	370c      	adds	r7, #12
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc4:	4770      	bx	lr
	...

08001dc8 <TIM3_IRQHandler>:
} trigger;

//	Use extern C to allow linker to find ISR
extern "C"
{
	void TIM3_IRQHandler(void) {
 8001dc8:	b480      	push	{r7}
 8001dca:	b083      	sub	sp, #12
 8001dcc:	af00      	add	r7, sp, #0
		if (TIM3->SR & TIM_SR_UIF) 						// if UIF flag is set
 8001dce:	4b97      	ldr	r3, [pc, #604]	; (800202c <TIM3_IRQHandler+0x264>)
 8001dd0:	8a1b      	ldrh	r3, [r3, #16]
 8001dd2:	b29b      	uxth	r3, r3
 8001dd4:	f003 0301 	and.w	r3, r3, #1
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	bf14      	ite	ne
 8001ddc:	2301      	movne	r3, #1
 8001dde:	2300      	moveq	r3, #0
 8001de0:	b2db      	uxtb	r3, r3
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	f000 8166 	beq.w	80020b4 <TIM3_IRQHandler+0x2ec>
		{
			TIM3->SR &= ~TIM_SR_UIF;					// clear UIF flag
 8001de8:	4a90      	ldr	r2, [pc, #576]	; (800202c <TIM3_IRQHandler+0x264>)
 8001dea:	4b90      	ldr	r3, [pc, #576]	; (800202c <TIM3_IRQHandler+0x264>)
 8001dec:	8a1b      	ldrh	r3, [r3, #16]
 8001dee:	b29b      	uxth	r3, r3
 8001df0:	f023 0301 	bic.w	r3, r3, #1
 8001df4:	b29b      	uxth	r3, r3
 8001df6:	8213      	strh	r3, [r2, #16]

			adc0 = (((float)(ADC_array[0] + ADC_array[2] + ADC_array[4] + ADC_array[6]) / 4) / 4096 * 240) - 30;
 8001df8:	4b8d      	ldr	r3, [pc, #564]	; (8002030 <TIM3_IRQHandler+0x268>)
 8001dfa:	881b      	ldrh	r3, [r3, #0]
 8001dfc:	b29b      	uxth	r3, r3
 8001dfe:	461a      	mov	r2, r3
 8001e00:	4b8b      	ldr	r3, [pc, #556]	; (8002030 <TIM3_IRQHandler+0x268>)
 8001e02:	889b      	ldrh	r3, [r3, #4]
 8001e04:	b29b      	uxth	r3, r3
 8001e06:	4413      	add	r3, r2
 8001e08:	4a89      	ldr	r2, [pc, #548]	; (8002030 <TIM3_IRQHandler+0x268>)
 8001e0a:	8912      	ldrh	r2, [r2, #8]
 8001e0c:	b292      	uxth	r2, r2
 8001e0e:	4413      	add	r3, r2
 8001e10:	4a87      	ldr	r2, [pc, #540]	; (8002030 <TIM3_IRQHandler+0x268>)
 8001e12:	8992      	ldrh	r2, [r2, #12]
 8001e14:	b292      	uxth	r2, r2
 8001e16:	4413      	add	r3, r2
 8001e18:	ee07 3a90 	vmov	s15, r3
 8001e1c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001e20:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 8001e24:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001e28:	eddf 6a82 	vldr	s13, [pc, #520]	; 8002034 <TIM3_IRQHandler+0x26c>
 8001e2c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001e30:	ed9f 7a81 	vldr	s14, [pc, #516]	; 8002038 <TIM3_IRQHandler+0x270>
 8001e34:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e38:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8001e3c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001e40:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001e44:	edc7 7a01 	vstr	s15, [r7, #4]
 8001e48:	88bb      	ldrh	r3, [r7, #4]
 8001e4a:	b29a      	uxth	r2, r3
 8001e4c:	4b7b      	ldr	r3, [pc, #492]	; (800203c <TIM3_IRQHandler+0x274>)
 8001e4e:	801a      	strh	r2, [r3, #0]
			adc1 = (((float)(ADC_array[1] + ADC_array[3] + ADC_array[5] + ADC_array[7]) / 4) / 4096 * 240) - 30;
 8001e50:	4b77      	ldr	r3, [pc, #476]	; (8002030 <TIM3_IRQHandler+0x268>)
 8001e52:	885b      	ldrh	r3, [r3, #2]
 8001e54:	b29b      	uxth	r3, r3
 8001e56:	461a      	mov	r2, r3
 8001e58:	4b75      	ldr	r3, [pc, #468]	; (8002030 <TIM3_IRQHandler+0x268>)
 8001e5a:	88db      	ldrh	r3, [r3, #6]
 8001e5c:	b29b      	uxth	r3, r3
 8001e5e:	4413      	add	r3, r2
 8001e60:	4a73      	ldr	r2, [pc, #460]	; (8002030 <TIM3_IRQHandler+0x268>)
 8001e62:	8952      	ldrh	r2, [r2, #10]
 8001e64:	b292      	uxth	r2, r2
 8001e66:	4413      	add	r3, r2
 8001e68:	4a71      	ldr	r2, [pc, #452]	; (8002030 <TIM3_IRQHandler+0x268>)
 8001e6a:	89d2      	ldrh	r2, [r2, #14]
 8001e6c:	b292      	uxth	r2, r2
 8001e6e:	4413      	add	r3, r2
 8001e70:	ee07 3a90 	vmov	s15, r3
 8001e74:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001e78:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 8001e7c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001e80:	eddf 6a6c 	vldr	s13, [pc, #432]	; 8002034 <TIM3_IRQHandler+0x26c>
 8001e84:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001e88:	ed9f 7a6b 	vldr	s14, [pc, #428]	; 8002038 <TIM3_IRQHandler+0x270>
 8001e8c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e90:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8001e94:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001e98:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001e9c:	edc7 7a01 	vstr	s15, [r7, #4]
 8001ea0:	88bb      	ldrh	r3, [r7, #4]
 8001ea2:	b29a      	uxth	r2, r3
 8001ea4:	4b66      	ldr	r3, [pc, #408]	; (8002040 <TIM3_IRQHandler+0x278>)
 8001ea6:	801a      	strh	r2, [r3, #0]
			//adc0 = ((float)ADC_array[0] / 4096 * 240) - 30;

			// check if we should start capturing - ie not drawing from the capture buffer and crossed over the trigger threshold
			if ((!drawing || captureBufferNumber != drawBufferNumber) && (!capturing && oldAdc0 < trigger.y && adc0 >= trigger.y)) {
 8001ea8:	4b66      	ldr	r3, [pc, #408]	; (8002044 <TIM3_IRQHandler+0x27c>)
 8001eaa:	781b      	ldrb	r3, [r3, #0]
 8001eac:	b2db      	uxtb	r3, r3
 8001eae:	f083 0301 	eor.w	r3, r3, #1
 8001eb2:	b2db      	uxtb	r3, r3
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d107      	bne.n	8001ec8 <TIM3_IRQHandler+0x100>
 8001eb8:	4b63      	ldr	r3, [pc, #396]	; (8002048 <TIM3_IRQHandler+0x280>)
 8001eba:	781b      	ldrb	r3, [r3, #0]
 8001ebc:	b2da      	uxtb	r2, r3
 8001ebe:	4b63      	ldr	r3, [pc, #396]	; (800204c <TIM3_IRQHandler+0x284>)
 8001ec0:	781b      	ldrb	r3, [r3, #0]
 8001ec2:	b2db      	uxtb	r3, r3
 8001ec4:	429a      	cmp	r2, r3
 8001ec6:	d019      	beq.n	8001efc <TIM3_IRQHandler+0x134>
 8001ec8:	4b61      	ldr	r3, [pc, #388]	; (8002050 <TIM3_IRQHandler+0x288>)
 8001eca:	781b      	ldrb	r3, [r3, #0]
 8001ecc:	b2db      	uxtb	r3, r3
 8001ece:	f083 0301 	eor.w	r3, r3, #1
 8001ed2:	b2db      	uxtb	r3, r3
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d011      	beq.n	8001efc <TIM3_IRQHandler+0x134>
 8001ed8:	4b5e      	ldr	r3, [pc, #376]	; (8002054 <TIM3_IRQHandler+0x28c>)
 8001eda:	881b      	ldrh	r3, [r3, #0]
 8001edc:	b29b      	uxth	r3, r3
 8001ede:	461a      	mov	r2, r3
 8001ee0:	4b5d      	ldr	r3, [pc, #372]	; (8002058 <TIM3_IRQHandler+0x290>)
 8001ee2:	885b      	ldrh	r3, [r3, #2]
 8001ee4:	429a      	cmp	r2, r3
 8001ee6:	da09      	bge.n	8001efc <TIM3_IRQHandler+0x134>
 8001ee8:	4b54      	ldr	r3, [pc, #336]	; (800203c <TIM3_IRQHandler+0x274>)
 8001eea:	881b      	ldrh	r3, [r3, #0]
 8001eec:	b29b      	uxth	r3, r3
 8001eee:	461a      	mov	r2, r3
 8001ef0:	4b59      	ldr	r3, [pc, #356]	; (8002058 <TIM3_IRQHandler+0x290>)
 8001ef2:	885b      	ldrh	r3, [r3, #2]
 8001ef4:	429a      	cmp	r2, r3
 8001ef6:	db01      	blt.n	8001efc <TIM3_IRQHandler+0x134>
 8001ef8:	2301      	movs	r3, #1
 8001efa:	e000      	b.n	8001efe <TIM3_IRQHandler+0x136>
 8001efc:	2300      	movs	r3, #0
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d034      	beq.n	8001f6c <TIM3_IRQHandler+0x1a4>
				capturing = true;
 8001f02:	4b53      	ldr	r3, [pc, #332]	; (8002050 <TIM3_IRQHandler+0x288>)
 8001f04:	2201      	movs	r2, #1
 8001f06:	701a      	strb	r2, [r3, #0]

				// calculate the drawing offset based on the current capture position minus the horizontal trigger position
				drawOffset[captureBufferNumber] = capturePos - trigger.x;
 8001f08:	4b4f      	ldr	r3, [pc, #316]	; (8002048 <TIM3_IRQHandler+0x280>)
 8001f0a:	781b      	ldrb	r3, [r3, #0]
 8001f0c:	b2db      	uxtb	r3, r3
 8001f0e:	4619      	mov	r1, r3
 8001f10:	4b52      	ldr	r3, [pc, #328]	; (800205c <TIM3_IRQHandler+0x294>)
 8001f12:	881b      	ldrh	r3, [r3, #0]
 8001f14:	b29a      	uxth	r2, r3
 8001f16:	4b50      	ldr	r3, [pc, #320]	; (8002058 <TIM3_IRQHandler+0x290>)
 8001f18:	881b      	ldrh	r3, [r3, #0]
 8001f1a:	1ad3      	subs	r3, r2, r3
 8001f1c:	b29b      	uxth	r3, r3
 8001f1e:	b21a      	sxth	r2, r3
 8001f20:	4b4f      	ldr	r3, [pc, #316]	; (8002060 <TIM3_IRQHandler+0x298>)
 8001f22:	f823 2011 	strh.w	r2, [r3, r1, lsl #1]
				if (drawOffset[captureBufferNumber] < 0) drawOffset[captureBufferNumber] += OSCWIDTH;
 8001f26:	4b48      	ldr	r3, [pc, #288]	; (8002048 <TIM3_IRQHandler+0x280>)
 8001f28:	781b      	ldrb	r3, [r3, #0]
 8001f2a:	b2db      	uxtb	r3, r3
 8001f2c:	461a      	mov	r2, r3
 8001f2e:	4b4c      	ldr	r3, [pc, #304]	; (8002060 <TIM3_IRQHandler+0x298>)
 8001f30:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 8001f34:	b29b      	uxth	r3, r3
 8001f36:	0bdb      	lsrs	r3, r3, #15
 8001f38:	b2db      	uxtb	r3, r3
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d00f      	beq.n	8001f5e <TIM3_IRQHandler+0x196>
 8001f3e:	4b42      	ldr	r3, [pc, #264]	; (8002048 <TIM3_IRQHandler+0x280>)
 8001f40:	781b      	ldrb	r3, [r3, #0]
 8001f42:	b2db      	uxtb	r3, r3
 8001f44:	461a      	mov	r2, r3
 8001f46:	4619      	mov	r1, r3
 8001f48:	4b45      	ldr	r3, [pc, #276]	; (8002060 <TIM3_IRQHandler+0x298>)
 8001f4a:	f933 3011 	ldrsh.w	r3, [r3, r1, lsl #1]
 8001f4e:	b29b      	uxth	r3, r3
 8001f50:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 8001f54:	b29b      	uxth	r3, r3
 8001f56:	b219      	sxth	r1, r3
 8001f58:	4b41      	ldr	r3, [pc, #260]	; (8002060 <TIM3_IRQHandler+0x298>)
 8001f5a:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]

				// captureSamples is used to check if a sample is ready to be drawn
				captureSamples = trigger.x - 1;
 8001f5e:	4b3e      	ldr	r3, [pc, #248]	; (8002058 <TIM3_IRQHandler+0x290>)
 8001f60:	881b      	ldrh	r3, [r3, #0]
 8001f62:	3b01      	subs	r3, #1
 8001f64:	b29b      	uxth	r3, r3
 8001f66:	b21a      	sxth	r2, r3
 8001f68:	4b3e      	ldr	r3, [pc, #248]	; (8002064 <TIM3_IRQHandler+0x29c>)
 8001f6a:	801a      	strh	r2, [r3, #0]
			}

			// if capturing check if write buffer is full and switch to next buffer if so; if not full store current reading
			if (capturing && capturePos == drawOffset[captureBufferNumber]) {
 8001f6c:	4b38      	ldr	r3, [pc, #224]	; (8002050 <TIM3_IRQHandler+0x288>)
 8001f6e:	781b      	ldrb	r3, [r3, #0]
 8001f70:	b2db      	uxtb	r3, r3
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d00e      	beq.n	8001f94 <TIM3_IRQHandler+0x1cc>
 8001f76:	4b39      	ldr	r3, [pc, #228]	; (800205c <TIM3_IRQHandler+0x294>)
 8001f78:	881b      	ldrh	r3, [r3, #0]
 8001f7a:	b29b      	uxth	r3, r3
 8001f7c:	461a      	mov	r2, r3
 8001f7e:	4b32      	ldr	r3, [pc, #200]	; (8002048 <TIM3_IRQHandler+0x280>)
 8001f80:	781b      	ldrb	r3, [r3, #0]
 8001f82:	b2db      	uxtb	r3, r3
 8001f84:	4619      	mov	r1, r3
 8001f86:	4b36      	ldr	r3, [pc, #216]	; (8002060 <TIM3_IRQHandler+0x298>)
 8001f88:	f933 3011 	ldrsh.w	r3, [r3, r1, lsl #1]
 8001f8c:	429a      	cmp	r2, r3
 8001f8e:	d101      	bne.n	8001f94 <TIM3_IRQHandler+0x1cc>
 8001f90:	2301      	movs	r3, #1
 8001f92:	e000      	b.n	8001f96 <TIM3_IRQHandler+0x1ce>
 8001f94:	2300      	movs	r3, #0
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d021      	beq.n	8001fde <TIM3_IRQHandler+0x216>
				capturing = false;
 8001f9a:	4b2d      	ldr	r3, [pc, #180]	; (8002050 <TIM3_IRQHandler+0x288>)
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	701a      	strb	r2, [r3, #0]

				// switch the capture buffer and get a pointer to the current capture buffer
				captureBufferNumber = captureBufferNumber == 1 ? 0 : 1;
 8001fa0:	4b29      	ldr	r3, [pc, #164]	; (8002048 <TIM3_IRQHandler+0x280>)
 8001fa2:	781b      	ldrb	r3, [r3, #0]
 8001fa4:	b2db      	uxtb	r3, r3
 8001fa6:	2b01      	cmp	r3, #1
 8001fa8:	bf14      	ite	ne
 8001faa:	2301      	movne	r3, #1
 8001fac:	2300      	moveq	r3, #0
 8001fae:	b2db      	uxtb	r3, r3
 8001fb0:	461a      	mov	r2, r3
 8001fb2:	4b25      	ldr	r3, [pc, #148]	; (8002048 <TIM3_IRQHandler+0x280>)
 8001fb4:	701a      	strb	r2, [r3, #0]
				captureABuffer = captureBufferNumber == 0 ? ChannelA0 : ChannelA1;
 8001fb6:	4b24      	ldr	r3, [pc, #144]	; (8002048 <TIM3_IRQHandler+0x280>)
 8001fb8:	781b      	ldrb	r3, [r3, #0]
 8001fba:	b2db      	uxtb	r3, r3
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d101      	bne.n	8001fc4 <TIM3_IRQHandler+0x1fc>
 8001fc0:	4b29      	ldr	r3, [pc, #164]	; (8002068 <TIM3_IRQHandler+0x2a0>)
 8001fc2:	e000      	b.n	8001fc6 <TIM3_IRQHandler+0x1fe>
 8001fc4:	4b29      	ldr	r3, [pc, #164]	; (800206c <TIM3_IRQHandler+0x2a4>)
 8001fc6:	4a2a      	ldr	r2, [pc, #168]	; (8002070 <TIM3_IRQHandler+0x2a8>)
 8001fc8:	6013      	str	r3, [r2, #0]
				captureBBuffer = captureBufferNumber == 0 ? ChannelB0 : ChannelB1;
 8001fca:	4b1f      	ldr	r3, [pc, #124]	; (8002048 <TIM3_IRQHandler+0x280>)
 8001fcc:	781b      	ldrb	r3, [r3, #0]
 8001fce:	b2db      	uxtb	r3, r3
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d101      	bne.n	8001fd8 <TIM3_IRQHandler+0x210>
 8001fd4:	4b27      	ldr	r3, [pc, #156]	; (8002074 <TIM3_IRQHandler+0x2ac>)
 8001fd6:	e000      	b.n	8001fda <TIM3_IRQHandler+0x212>
 8001fd8:	4b27      	ldr	r3, [pc, #156]	; (8002078 <TIM3_IRQHandler+0x2b0>)
 8001fda:	4a28      	ldr	r2, [pc, #160]	; (800207c <TIM3_IRQHandler+0x2b4>)
 8001fdc:	6013      	str	r3, [r2, #0]
			}
			captureABuffer[capturePos] = adc0;
 8001fde:	4b24      	ldr	r3, [pc, #144]	; (8002070 <TIM3_IRQHandler+0x2a8>)
 8001fe0:	681a      	ldr	r2, [r3, #0]
 8001fe2:	4b1e      	ldr	r3, [pc, #120]	; (800205c <TIM3_IRQHandler+0x294>)
 8001fe4:	881b      	ldrh	r3, [r3, #0]
 8001fe6:	b29b      	uxth	r3, r3
 8001fe8:	005b      	lsls	r3, r3, #1
 8001fea:	4413      	add	r3, r2
 8001fec:	4a13      	ldr	r2, [pc, #76]	; (800203c <TIM3_IRQHandler+0x274>)
 8001fee:	8812      	ldrh	r2, [r2, #0]
 8001ff0:	b292      	uxth	r2, r2
 8001ff2:	801a      	strh	r2, [r3, #0]
			captureBBuffer[capturePos] = adc1;
 8001ff4:	4b21      	ldr	r3, [pc, #132]	; (800207c <TIM3_IRQHandler+0x2b4>)
 8001ff6:	681a      	ldr	r2, [r3, #0]
 8001ff8:	4b18      	ldr	r3, [pc, #96]	; (800205c <TIM3_IRQHandler+0x294>)
 8001ffa:	881b      	ldrh	r3, [r3, #0]
 8001ffc:	b29b      	uxth	r3, r3
 8001ffe:	005b      	lsls	r3, r3, #1
 8002000:	4413      	add	r3, r2
 8002002:	4a0f      	ldr	r2, [pc, #60]	; (8002040 <TIM3_IRQHandler+0x278>)
 8002004:	8812      	ldrh	r2, [r2, #0]
 8002006:	b292      	uxth	r2, r2
 8002008:	801a      	strh	r2, [r3, #0]

			if (capturePos == OSCWIDTH - 1) {
 800200a:	4b14      	ldr	r3, [pc, #80]	; (800205c <TIM3_IRQHandler+0x294>)
 800200c:	881b      	ldrh	r3, [r3, #0]
 800200e:	b29b      	uxth	r3, r3
 8002010:	f240 123f 	movw	r2, #319	; 0x13f
 8002014:	4293      	cmp	r3, r2
 8002016:	bf0c      	ite	eq
 8002018:	2301      	moveq	r3, #1
 800201a:	2300      	movne	r3, #0
 800201c:	b2db      	uxtb	r3, r3
 800201e:	2b00      	cmp	r3, #0
 8002020:	d02e      	beq.n	8002080 <TIM3_IRQHandler+0x2b8>
				capturePos = 0;
 8002022:	4b0e      	ldr	r3, [pc, #56]	; (800205c <TIM3_IRQHandler+0x294>)
 8002024:	2200      	movs	r2, #0
 8002026:	801a      	strh	r2, [r3, #0]
 8002028:	e031      	b.n	800208e <TIM3_IRQHandler+0x2c6>
 800202a:	bf00      	nop
 800202c:	40000400 	.word	0x40000400
 8002030:	20000098 	.word	0x20000098
 8002034:	45800000 	.word	0x45800000
 8002038:	43700000 	.word	0x43700000
 800203c:	200000a8 	.word	0x200000a8
 8002040:	200000ac 	.word	0x200000ac
 8002044:	20000acc 	.word	0x20000acc
 8002048:	20000acd 	.word	0x20000acd
 800204c:	20000ace 	.word	0x20000ace
 8002050:	20000ac8 	.word	0x20000ac8
 8002054:	200000aa 	.word	0x200000aa
 8002058:	20000000 	.word	0x20000000
 800205c:	20000ac0 	.word	0x20000ac0
 8002060:	20000ad0 	.word	0x20000ad0
 8002064:	20000aca 	.word	0x20000aca
 8002068:	200000b0 	.word	0x200000b0
 800206c:	20000330 	.word	0x20000330
 8002070:	20000ab0 	.word	0x20000ab0
 8002074:	200005b0 	.word	0x200005b0
 8002078:	20000830 	.word	0x20000830
 800207c:	20000ab4 	.word	0x20000ab4
			} else {
				capturePos++;
 8002080:	4b0f      	ldr	r3, [pc, #60]	; (80020c0 <TIM3_IRQHandler+0x2f8>)
 8002082:	881b      	ldrh	r3, [r3, #0]
 8002084:	b29b      	uxth	r3, r3
 8002086:	3301      	adds	r3, #1
 8002088:	b29a      	uxth	r2, r3
 800208a:	4b0d      	ldr	r3, [pc, #52]	; (80020c0 <TIM3_IRQHandler+0x2f8>)
 800208c:	801a      	strh	r2, [r3, #0]
			}

			if (capturing) captureSamples++;
 800208e:	4b0d      	ldr	r3, [pc, #52]	; (80020c4 <TIM3_IRQHandler+0x2fc>)
 8002090:	781b      	ldrb	r3, [r3, #0]
 8002092:	b2db      	uxtb	r3, r3
 8002094:	2b00      	cmp	r3, #0
 8002096:	d008      	beq.n	80020aa <TIM3_IRQHandler+0x2e2>
 8002098:	4b0b      	ldr	r3, [pc, #44]	; (80020c8 <TIM3_IRQHandler+0x300>)
 800209a:	881b      	ldrh	r3, [r3, #0]
 800209c:	b21b      	sxth	r3, r3
 800209e:	b29b      	uxth	r3, r3
 80020a0:	3301      	adds	r3, #1
 80020a2:	b29b      	uxth	r3, r3
 80020a4:	b21a      	sxth	r2, r3
 80020a6:	4b08      	ldr	r3, [pc, #32]	; (80020c8 <TIM3_IRQHandler+0x300>)
 80020a8:	801a      	strh	r2, [r3, #0]

			oldAdc0 = adc0;
 80020aa:	4b08      	ldr	r3, [pc, #32]	; (80020cc <TIM3_IRQHandler+0x304>)
 80020ac:	881b      	ldrh	r3, [r3, #0]
 80020ae:	b29a      	uxth	r2, r3
 80020b0:	4b07      	ldr	r3, [pc, #28]	; (80020d0 <TIM3_IRQHandler+0x308>)
 80020b2:	801a      	strh	r2, [r3, #0]

		}
	}
 80020b4:	bf00      	nop
 80020b6:	370c      	adds	r7, #12
 80020b8:	46bd      	mov	sp, r7
 80020ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020be:	4770      	bx	lr
 80020c0:	20000ac0 	.word	0x20000ac0
 80020c4:	20000ac8 	.word	0x20000ac8
 80020c8:	20000aca 	.word	0x20000aca
 80020cc:	200000a8 	.word	0x200000a8
 80020d0:	200000aa 	.word	0x200000aa

080020d4 <main>:
}

int main(void) {
 80020d4:	b590      	push	{r4, r7, lr}
 80020d6:	b08b      	sub	sp, #44	; 0x2c
 80020d8:	af02      	add	r7, sp, #8
	SystemInit();				// Activates floating point coprocessor and resets clock
 80020da:	f000 fa01 	bl	80024e0 <SystemInit>
//	SystemClock_Config();		// Configure the clock and PLL - NB Currently done in SystemInit but will need updating for production board
	SystemCoreClockUpdate();	// Update SystemCoreClock (system clock frequency) derived from settings of oscillators, prescalers and PLL
 80020de:	f000 fa35 	bl	800254c <SystemCoreClockUpdate>

	InitLCDHardware();
 80020e2:	f7ff fc73 	bl	80019cc <_Z15InitLCDHardwarev>
	InitADC();
 80020e6:	f7ff fd23 	bl	8001b30 <_Z7InitADCv>

	//Initialize ILI9341
	lcd.Init();
 80020ea:	4836      	ldr	r0, [pc, #216]	; (80021c4 <main+0xf0>)
 80020ec:	f7fe fa40 	bl	8000570 <_ZN3Lcd4InitEv>
	//TM_ILI9341_Init();
	//TM_ILI9341_Rotate(TM_ILI9341_Orientation_Landscape_2);		// Rotate LCD 90 degrees
	lcd.Rotate(LCD_Landscape_Flipped);
 80020f0:	2103      	movs	r1, #3
 80020f2:	4834      	ldr	r0, [pc, #208]	; (80021c4 <main+0xf0>)
 80020f4:	f7fe fe98 	bl	8000e28 <_ZN3Lcd6RotateE17LCD_Orientation_t>
	lcd.ScreenFill(LCD_BLACK);
 80020f8:	2300      	movs	r3, #0
 80020fa:	807b      	strh	r3, [r7, #2]
 80020fc:	1cbb      	adds	r3, r7, #2
 80020fe:	4619      	mov	r1, r3
 8002100:	4830      	ldr	r0, [pc, #192]	; (80021c4 <main+0xf0>)
 8002102:	f7fe fed5 	bl	8000eb0 <_ZN3Lcd10ScreenFillERKt>
	TM_ILI9341_Puts(245, 225, "Mountjoy", &TM_Font_7x10, ILI9341_COLOR_BLACK, ILI9341_COLOR_ORANGE);

	DW_Pattern_Fill(50, 50);
*/

	lcd.DrawLine(0, 0, 120, 40, LCD_RED);
 8002106:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800210a:	607b      	str	r3, [r7, #4]
 800210c:	1d3b      	adds	r3, r7, #4
 800210e:	9301      	str	r3, [sp, #4]
 8002110:	2328      	movs	r3, #40	; 0x28
 8002112:	9300      	str	r3, [sp, #0]
 8002114:	2378      	movs	r3, #120	; 0x78
 8002116:	2200      	movs	r2, #0
 8002118:	2100      	movs	r1, #0
 800211a:	482a      	ldr	r0, [pc, #168]	; (80021c4 <main+0xf0>)
 800211c:	f7ff f86e 	bl	80011fc <_ZN3Lcd8DrawLineEttttRKm>
	captureABuffer = ChannelA0;
 8002120:	4b29      	ldr	r3, [pc, #164]	; (80021c8 <main+0xf4>)
 8002122:	4a2a      	ldr	r2, [pc, #168]	; (80021cc <main+0xf8>)
 8002124:	601a      	str	r2, [r3, #0]
	captureBBuffer = ChannelB0;
 8002126:	4b2a      	ldr	r3, [pc, #168]	; (80021d0 <main+0xfc>)
 8002128:	4a2a      	ldr	r2, [pc, #168]	; (80021d4 <main+0x100>)
 800212a:	601a      	str	r2, [r3, #0]
	InitTimer();
 800212c:	f7ff fe02 	bl	8001d34 <_Z9InitTimerv>

	while (1) {

		// check if we should start drawing
		if (!drawing && capturing) {
 8002130:	4b29      	ldr	r3, [pc, #164]	; (80021d8 <main+0x104>)
 8002132:	781b      	ldrb	r3, [r3, #0]
 8002134:	b2db      	uxtb	r3, r3
 8002136:	f083 0301 	eor.w	r3, r3, #1
 800213a:	b2db      	uxtb	r3, r3
 800213c:	2b00      	cmp	r3, #0
 800213e:	d006      	beq.n	800214e <main+0x7a>
 8002140:	4b26      	ldr	r3, [pc, #152]	; (80021dc <main+0x108>)
 8002142:	781b      	ldrb	r3, [r3, #0]
 8002144:	b2db      	uxtb	r3, r3
 8002146:	2b00      	cmp	r3, #0
 8002148:	d001      	beq.n	800214e <main+0x7a>
 800214a:	2301      	movs	r3, #1
 800214c:	e000      	b.n	8002150 <main+0x7c>
 800214e:	2300      	movs	r3, #0
 8002150:	2b00      	cmp	r3, #0
 8002152:	d01e      	beq.n	8002192 <main+0xbe>
			drawing = true;
 8002154:	4b20      	ldr	r3, [pc, #128]	; (80021d8 <main+0x104>)
 8002156:	2201      	movs	r2, #1
 8002158:	701a      	strb	r2, [r3, #0]
			drawPos = 0;
 800215a:	4b21      	ldr	r3, [pc, #132]	; (80021e0 <main+0x10c>)
 800215c:	2200      	movs	r2, #0
 800215e:	801a      	strh	r2, [r3, #0]
			drawBufferNumber = captureBufferNumber;
 8002160:	4b20      	ldr	r3, [pc, #128]	; (80021e4 <main+0x110>)
 8002162:	781b      	ldrb	r3, [r3, #0]
 8002164:	b2da      	uxtb	r2, r3
 8002166:	4b20      	ldr	r3, [pc, #128]	; (80021e8 <main+0x114>)
 8002168:	701a      	strb	r2, [r3, #0]

			// Get a pointer to the current draw buffer
			drawABuffer = drawBufferNumber == 0 ? ChannelA0 : ChannelA1;
 800216a:	4b1f      	ldr	r3, [pc, #124]	; (80021e8 <main+0x114>)
 800216c:	781b      	ldrb	r3, [r3, #0]
 800216e:	b2db      	uxtb	r3, r3
 8002170:	2b00      	cmp	r3, #0
 8002172:	d101      	bne.n	8002178 <main+0xa4>
 8002174:	4b15      	ldr	r3, [pc, #84]	; (80021cc <main+0xf8>)
 8002176:	e000      	b.n	800217a <main+0xa6>
 8002178:	4b1c      	ldr	r3, [pc, #112]	; (80021ec <main+0x118>)
 800217a:	4a1d      	ldr	r2, [pc, #116]	; (80021f0 <main+0x11c>)
 800217c:	6013      	str	r3, [r2, #0]
			drawBBuffer = drawBufferNumber == 0 ? ChannelB0 : ChannelB1;
 800217e:	4b1a      	ldr	r3, [pc, #104]	; (80021e8 <main+0x114>)
 8002180:	781b      	ldrb	r3, [r3, #0]
 8002182:	b2db      	uxtb	r3, r3
 8002184:	2b00      	cmp	r3, #0
 8002186:	d101      	bne.n	800218c <main+0xb8>
 8002188:	4b12      	ldr	r3, [pc, #72]	; (80021d4 <main+0x100>)
 800218a:	e000      	b.n	800218e <main+0xba>
 800218c:	4b19      	ldr	r3, [pc, #100]	; (80021f4 <main+0x120>)
 800218e:	4a1a      	ldr	r2, [pc, #104]	; (80021f8 <main+0x124>)
 8002190:	6013      	str	r3, [r2, #0]
		}


		if (drawing) {
 8002192:	4b11      	ldr	r3, [pc, #68]	; (80021d8 <main+0x104>)
 8002194:	781b      	ldrb	r3, [r3, #0]
 8002196:	b2db      	uxtb	r3, r3
 8002198:	2b00      	cmp	r3, #0
 800219a:	d0c9      	beq.n	8002130 <main+0x5c>

			// Check that the sample has been captured
			if (drawBufferNumber != captureBufferNumber || captureSamples >= drawPos) {
 800219c:	4b12      	ldr	r3, [pc, #72]	; (80021e8 <main+0x114>)
 800219e:	781b      	ldrb	r3, [r3, #0]
 80021a0:	b2da      	uxtb	r2, r3
 80021a2:	4b10      	ldr	r3, [pc, #64]	; (80021e4 <main+0x110>)
 80021a4:	781b      	ldrb	r3, [r3, #0]
 80021a6:	b2db      	uxtb	r3, r3
 80021a8:	429a      	cmp	r2, r3
 80021aa:	d108      	bne.n	80021be <main+0xea>
 80021ac:	4b13      	ldr	r3, [pc, #76]	; (80021fc <main+0x128>)
 80021ae:	881b      	ldrh	r3, [r3, #0]
 80021b0:	b21b      	sxth	r3, r3
 80021b2:	461a      	mov	r2, r3
 80021b4:	4b0a      	ldr	r3, [pc, #40]	; (80021e0 <main+0x10c>)
 80021b6:	881b      	ldrh	r3, [r3, #0]
 80021b8:	b29b      	uxth	r3, r3
 80021ba:	429a      	cmp	r2, r3
 80021bc:	db20      	blt.n	8002200 <main+0x12c>
 80021be:	2301      	movs	r3, #1
 80021c0:	e01f      	b.n	8002202 <main+0x12e>
 80021c2:	bf00      	nop
 80021c4:	20000ad4 	.word	0x20000ad4
 80021c8:	20000ab0 	.word	0x20000ab0
 80021cc:	200000b0 	.word	0x200000b0
 80021d0:	20000ab4 	.word	0x20000ab4
 80021d4:	200005b0 	.word	0x200005b0
 80021d8:	20000acc 	.word	0x20000acc
 80021dc:	20000ac8 	.word	0x20000ac8
 80021e0:	20000ac2 	.word	0x20000ac2
 80021e4:	20000acd 	.word	0x20000acd
 80021e8:	20000ace 	.word	0x20000ace
 80021ec:	20000330 	.word	0x20000330
 80021f0:	20000ab8 	.word	0x20000ab8
 80021f4:	20000830 	.word	0x20000830
 80021f8:	20000abc 	.word	0x20000abc
 80021fc:	20000aca 	.word	0x20000aca
 8002200:	2300      	movs	r3, #0
 8002202:	2b00      	cmp	r3, #0
 8002204:	d094      	beq.n	8002130 <main+0x5c>

				// Calculate offset between capture and drawing positions to display correct sample
				uint16_t calculatedOffset = drawOffset[drawBufferNumber] + drawPos;
 8002206:	4b71      	ldr	r3, [pc, #452]	; (80023cc <main+0x2f8>)
 8002208:	781b      	ldrb	r3, [r3, #0]
 800220a:	b2db      	uxtb	r3, r3
 800220c:	461a      	mov	r2, r3
 800220e:	4b70      	ldr	r3, [pc, #448]	; (80023d0 <main+0x2fc>)
 8002210:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 8002214:	b29a      	uxth	r2, r3
 8002216:	4b6f      	ldr	r3, [pc, #444]	; (80023d4 <main+0x300>)
 8002218:	881b      	ldrh	r3, [r3, #0]
 800221a:	b29b      	uxth	r3, r3
 800221c:	4413      	add	r3, r2
 800221e:	83fb      	strh	r3, [r7, #30]
				if (calculatedOffset >= OSCWIDTH) calculatedOffset = calculatedOffset - OSCWIDTH;
 8002220:	8bfb      	ldrh	r3, [r7, #30]
 8002222:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8002226:	db03      	blt.n	8002230 <main+0x15c>
 8002228:	8bfb      	ldrh	r3, [r7, #30]
 800222a:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 800222e:	83fb      	strh	r3, [r7, #30]

				// Set previous pixel to current pixel if starting a new screen
				if (drawPos == 0) {
 8002230:	4b68      	ldr	r3, [pc, #416]	; (80023d4 <main+0x300>)
 8002232:	881b      	ldrh	r3, [r3, #0]
 8002234:	b29b      	uxth	r3, r3
 8002236:	2b00      	cmp	r3, #0
 8002238:	bf0c      	ite	eq
 800223a:	2301      	moveq	r3, #1
 800223c:	2300      	movne	r3, #0
 800223e:	b2db      	uxtb	r3, r3
 8002240:	2b00      	cmp	r3, #0
 8002242:	d011      	beq.n	8002268 <main+0x194>
					prevAPixel = drawABuffer[calculatedOffset];
 8002244:	4b64      	ldr	r3, [pc, #400]	; (80023d8 <main+0x304>)
 8002246:	681a      	ldr	r2, [r3, #0]
 8002248:	8bfb      	ldrh	r3, [r7, #30]
 800224a:	005b      	lsls	r3, r3, #1
 800224c:	4413      	add	r3, r2
 800224e:	881b      	ldrh	r3, [r3, #0]
 8002250:	b29a      	uxth	r2, r3
 8002252:	4b62      	ldr	r3, [pc, #392]	; (80023dc <main+0x308>)
 8002254:	801a      	strh	r2, [r3, #0]
					prevBPixel = drawBBuffer[calculatedOffset];
 8002256:	4b62      	ldr	r3, [pc, #392]	; (80023e0 <main+0x30c>)
 8002258:	681a      	ldr	r2, [r3, #0]
 800225a:	8bfb      	ldrh	r3, [r7, #30]
 800225c:	005b      	lsls	r3, r3, #1
 800225e:	4413      	add	r3, r2
 8002260:	881b      	ldrh	r3, [r3, #0]
 8002262:	b29a      	uxth	r2, r3
 8002264:	4b5f      	ldr	r3, [pc, #380]	; (80023e4 <main+0x310>)
 8002266:	801a      	strh	r2, [r3, #0]
				}

				// Draw a black line over previous sample
				lcd.DrawLine(drawPos, 0, drawPos, 239, LCD_BLACK);
 8002268:	4b5a      	ldr	r3, [pc, #360]	; (80023d4 <main+0x300>)
 800226a:	881b      	ldrh	r3, [r3, #0]
 800226c:	b299      	uxth	r1, r3
 800226e:	4b59      	ldr	r3, [pc, #356]	; (80023d4 <main+0x300>)
 8002270:	881b      	ldrh	r3, [r3, #0]
 8002272:	b29a      	uxth	r2, r3
 8002274:	2300      	movs	r3, #0
 8002276:	60bb      	str	r3, [r7, #8]
 8002278:	f107 0308 	add.w	r3, r7, #8
 800227c:	9301      	str	r3, [sp, #4]
 800227e:	23ef      	movs	r3, #239	; 0xef
 8002280:	9300      	str	r3, [sp, #0]
 8002282:	4613      	mov	r3, r2
 8002284:	2200      	movs	r2, #0
 8002286:	4858      	ldr	r0, [pc, #352]	; (80023e8 <main+0x314>)
 8002288:	f7fe ffb8 	bl	80011fc <_ZN3Lcd8DrawLineEttttRKm>

				// Draw current samples as lines from previous pixel position to current sample position
				lcd.DrawLine(drawPos, drawABuffer[calculatedOffset], drawPos, prevAPixel, LCD_GREEN);
 800228c:	4b51      	ldr	r3, [pc, #324]	; (80023d4 <main+0x300>)
 800228e:	881b      	ldrh	r3, [r3, #0]
 8002290:	b299      	uxth	r1, r3
 8002292:	4b51      	ldr	r3, [pc, #324]	; (80023d8 <main+0x304>)
 8002294:	681a      	ldr	r2, [r3, #0]
 8002296:	8bfb      	ldrh	r3, [r7, #30]
 8002298:	005b      	lsls	r3, r3, #1
 800229a:	4413      	add	r3, r2
 800229c:	881b      	ldrh	r3, [r3, #0]
 800229e:	b298      	uxth	r0, r3
 80022a0:	4b4c      	ldr	r3, [pc, #304]	; (80023d4 <main+0x300>)
 80022a2:	881b      	ldrh	r3, [r3, #0]
 80022a4:	b29c      	uxth	r4, r3
 80022a6:	4b4d      	ldr	r3, [pc, #308]	; (80023dc <main+0x308>)
 80022a8:	881b      	ldrh	r3, [r3, #0]
 80022aa:	b29b      	uxth	r3, r3
 80022ac:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 80022b0:	60fa      	str	r2, [r7, #12]
 80022b2:	f107 020c 	add.w	r2, r7, #12
 80022b6:	9201      	str	r2, [sp, #4]
 80022b8:	9300      	str	r3, [sp, #0]
 80022ba:	4623      	mov	r3, r4
 80022bc:	4602      	mov	r2, r0
 80022be:	484a      	ldr	r0, [pc, #296]	; (80023e8 <main+0x314>)
 80022c0:	f7fe ff9c 	bl	80011fc <_ZN3Lcd8DrawLineEttttRKm>
				lcd.DrawLine(drawPos, drawBBuffer[calculatedOffset], drawPos, prevBPixel, LCD_LIGHTBLUE);
 80022c4:	4b43      	ldr	r3, [pc, #268]	; (80023d4 <main+0x300>)
 80022c6:	881b      	ldrh	r3, [r3, #0]
 80022c8:	b299      	uxth	r1, r3
 80022ca:	4b45      	ldr	r3, [pc, #276]	; (80023e0 <main+0x30c>)
 80022cc:	681a      	ldr	r2, [r3, #0]
 80022ce:	8bfb      	ldrh	r3, [r7, #30]
 80022d0:	005b      	lsls	r3, r3, #1
 80022d2:	4413      	add	r3, r2
 80022d4:	881b      	ldrh	r3, [r3, #0]
 80022d6:	b298      	uxth	r0, r3
 80022d8:	4b3e      	ldr	r3, [pc, #248]	; (80023d4 <main+0x300>)
 80022da:	881b      	ldrh	r3, [r3, #0]
 80022dc:	b29c      	uxth	r4, r3
 80022de:	4b41      	ldr	r3, [pc, #260]	; (80023e4 <main+0x310>)
 80022e0:	881b      	ldrh	r3, [r3, #0]
 80022e2:	b29b      	uxth	r3, r3
 80022e4:	f240 521d 	movw	r2, #1309	; 0x51d
 80022e8:	613a      	str	r2, [r7, #16]
 80022ea:	f107 0210 	add.w	r2, r7, #16
 80022ee:	9201      	str	r2, [sp, #4]
 80022f0:	9300      	str	r3, [sp, #0]
 80022f2:	4623      	mov	r3, r4
 80022f4:	4602      	mov	r2, r0
 80022f6:	483c      	ldr	r0, [pc, #240]	; (80023e8 <main+0x314>)
 80022f8:	f7fe ff80 	bl	80011fc <_ZN3Lcd8DrawLineEttttRKm>

				// Store previous sample so next sample can be drawn as a line from old to new
				prevAPixel = drawABuffer[calculatedOffset];
 80022fc:	4b36      	ldr	r3, [pc, #216]	; (80023d8 <main+0x304>)
 80022fe:	681a      	ldr	r2, [r3, #0]
 8002300:	8bfb      	ldrh	r3, [r7, #30]
 8002302:	005b      	lsls	r3, r3, #1
 8002304:	4413      	add	r3, r2
 8002306:	881b      	ldrh	r3, [r3, #0]
 8002308:	b29a      	uxth	r2, r3
 800230a:	4b34      	ldr	r3, [pc, #208]	; (80023dc <main+0x308>)
 800230c:	801a      	strh	r2, [r3, #0]
				prevBPixel = drawBBuffer[calculatedOffset];
 800230e:	4b34      	ldr	r3, [pc, #208]	; (80023e0 <main+0x30c>)
 8002310:	681a      	ldr	r2, [r3, #0]
 8002312:	8bfb      	ldrh	r3, [r7, #30]
 8002314:	005b      	lsls	r3, r3, #1
 8002316:	4413      	add	r3, r2
 8002318:	881b      	ldrh	r3, [r3, #0]
 800231a:	b29a      	uxth	r2, r3
 800231c:	4b31      	ldr	r3, [pc, #196]	; (80023e4 <main+0x310>)
 800231e:	801a      	strh	r2, [r3, #0]


				drawPos ++;
 8002320:	4b2c      	ldr	r3, [pc, #176]	; (80023d4 <main+0x300>)
 8002322:	881b      	ldrh	r3, [r3, #0]
 8002324:	b29b      	uxth	r3, r3
 8002326:	3301      	adds	r3, #1
 8002328:	b29a      	uxth	r2, r3
 800232a:	4b2a      	ldr	r3, [pc, #168]	; (80023d4 <main+0x300>)
 800232c:	801a      	strh	r2, [r3, #0]
				if (drawPos == OSCWIDTH) drawing = false;
 800232e:	4b29      	ldr	r3, [pc, #164]	; (80023d4 <main+0x300>)
 8002330:	881b      	ldrh	r3, [r3, #0]
 8002332:	b29b      	uxth	r3, r3
 8002334:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8002338:	bf0c      	ite	eq
 800233a:	2301      	moveq	r3, #1
 800233c:	2300      	movne	r3, #0
 800233e:	b2db      	uxtb	r3, r3
 8002340:	2b00      	cmp	r3, #0
 8002342:	d002      	beq.n	800234a <main+0x276>
 8002344:	4b29      	ldr	r3, [pc, #164]	; (80023ec <main+0x318>)
 8002346:	2200      	movs	r2, #0
 8002348:	701a      	strb	r2, [r3, #0]

				// Draw trigger as a yellow cross
				if (drawPos == trigger.x + 4) {
 800234a:	4b22      	ldr	r3, [pc, #136]	; (80023d4 <main+0x300>)
 800234c:	881b      	ldrh	r3, [r3, #0]
 800234e:	b29b      	uxth	r3, r3
 8002350:	461a      	mov	r2, r3
 8002352:	4b27      	ldr	r3, [pc, #156]	; (80023f0 <main+0x31c>)
 8002354:	881b      	ldrh	r3, [r3, #0]
 8002356:	3304      	adds	r3, #4
 8002358:	429a      	cmp	r2, r3
 800235a:	bf0c      	ite	eq
 800235c:	2301      	moveq	r3, #1
 800235e:	2300      	movne	r3, #0
 8002360:	b2db      	uxtb	r3, r3
 8002362:	2b00      	cmp	r3, #0
 8002364:	f43f aee4 	beq.w	8002130 <main+0x5c>
					lcd.DrawLine(trigger.x, trigger.y - 4, trigger.x, trigger.y + 4, LCD_YELLOW);
 8002368:	4b21      	ldr	r3, [pc, #132]	; (80023f0 <main+0x31c>)
 800236a:	8819      	ldrh	r1, [r3, #0]
 800236c:	4b20      	ldr	r3, [pc, #128]	; (80023f0 <main+0x31c>)
 800236e:	885b      	ldrh	r3, [r3, #2]
 8002370:	3b04      	subs	r3, #4
 8002372:	b298      	uxth	r0, r3
 8002374:	4b1e      	ldr	r3, [pc, #120]	; (80023f0 <main+0x31c>)
 8002376:	881c      	ldrh	r4, [r3, #0]
 8002378:	4b1d      	ldr	r3, [pc, #116]	; (80023f0 <main+0x31c>)
 800237a:	885b      	ldrh	r3, [r3, #2]
 800237c:	3304      	adds	r3, #4
 800237e:	b29b      	uxth	r3, r3
 8002380:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 8002384:	617a      	str	r2, [r7, #20]
 8002386:	f107 0214 	add.w	r2, r7, #20
 800238a:	9201      	str	r2, [sp, #4]
 800238c:	9300      	str	r3, [sp, #0]
 800238e:	4623      	mov	r3, r4
 8002390:	4602      	mov	r2, r0
 8002392:	4815      	ldr	r0, [pc, #84]	; (80023e8 <main+0x314>)
 8002394:	f7fe ff32 	bl	80011fc <_ZN3Lcd8DrawLineEttttRKm>
					lcd.DrawLine(trigger.x - 4, trigger.y, trigger.x + 4, trigger.y, LCD_YELLOW);
 8002398:	4b15      	ldr	r3, [pc, #84]	; (80023f0 <main+0x31c>)
 800239a:	881b      	ldrh	r3, [r3, #0]
 800239c:	3b04      	subs	r3, #4
 800239e:	b299      	uxth	r1, r3
 80023a0:	4b13      	ldr	r3, [pc, #76]	; (80023f0 <main+0x31c>)
 80023a2:	8858      	ldrh	r0, [r3, #2]
 80023a4:	4b12      	ldr	r3, [pc, #72]	; (80023f0 <main+0x31c>)
 80023a6:	881b      	ldrh	r3, [r3, #0]
 80023a8:	3304      	adds	r3, #4
 80023aa:	b29c      	uxth	r4, r3
 80023ac:	4b10      	ldr	r3, [pc, #64]	; (80023f0 <main+0x31c>)
 80023ae:	885b      	ldrh	r3, [r3, #2]
 80023b0:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 80023b4:	61ba      	str	r2, [r7, #24]
 80023b6:	f107 0218 	add.w	r2, r7, #24
 80023ba:	9201      	str	r2, [sp, #4]
 80023bc:	9300      	str	r3, [sp, #0]
 80023be:	4623      	mov	r3, r4
 80023c0:	4602      	mov	r2, r0
 80023c2:	4809      	ldr	r0, [pc, #36]	; (80023e8 <main+0x314>)
 80023c4:	f7fe ff1a 	bl	80011fc <_ZN3Lcd8DrawLineEttttRKm>

			}
		}


	}
 80023c8:	e6b2      	b.n	8002130 <main+0x5c>
 80023ca:	bf00      	nop
 80023cc:	20000ace 	.word	0x20000ace
 80023d0:	20000ad0 	.word	0x20000ad0
 80023d4:	20000ac2 	.word	0x20000ac2
 80023d8:	20000ab8 	.word	0x20000ab8
 80023dc:	20000ac4 	.word	0x20000ac4
 80023e0:	20000abc 	.word	0x20000abc
 80023e4:	20000ac6 	.word	0x20000ac6
 80023e8:	20000ad4 	.word	0x20000ad4
 80023ec:	20000acc 	.word	0x20000acc
 80023f0:	20000000 	.word	0x20000000

080023f4 <_Z41__static_initialization_and_destruction_0ii>:
}
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b082      	sub	sp, #8
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]
 80023fc:	6039      	str	r1, [r7, #0]
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	2b01      	cmp	r3, #1
 8002402:	d107      	bne.n	8002414 <_Z41__static_initialization_and_destruction_0ii+0x20>
 8002404:	683b      	ldr	r3, [r7, #0]
 8002406:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800240a:	4293      	cmp	r3, r2
 800240c:	d102      	bne.n	8002414 <_Z41__static_initialization_and_destruction_0ii+0x20>
Lcd lcd;
 800240e:	4803      	ldr	r0, [pc, #12]	; (800241c <_Z41__static_initialization_and_destruction_0ii+0x28>)
 8002410:	f7ff fcc4 	bl	8001d9c <_ZN3LcdC1Ev>
}
 8002414:	bf00      	nop
 8002416:	3708      	adds	r7, #8
 8002418:	46bd      	mov	sp, r7
 800241a:	bd80      	pop	{r7, pc}
 800241c:	20000ad4 	.word	0x20000ad4

08002420 <_GLOBAL__sub_I__Z18SystemClock_Configv>:
 8002420:	b580      	push	{r7, lr}
 8002422:	af00      	add	r7, sp, #0
 8002424:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002428:	2001      	movs	r0, #1
 800242a:	f7ff ffe3 	bl	80023f4 <_Z41__static_initialization_and_destruction_0ii>
 800242e:	bd80      	pop	{r7, pc}

08002430 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002430:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002468 <LoopFillZerobss+0x14>
  
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002434:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002436:	e003      	b.n	8002440 <LoopCopyDataInit>

08002438 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002438:	4b0c      	ldr	r3, [pc, #48]	; (800246c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800243a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800243c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800243e:	3104      	adds	r1, #4

08002440 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002440:	480b      	ldr	r0, [pc, #44]	; (8002470 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8002442:	4b0c      	ldr	r3, [pc, #48]	; (8002474 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002444:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002446:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002448:	d3f6      	bcc.n	8002438 <CopyDataInit>
  ldr  r2, =_sbss
 800244a:	4a0b      	ldr	r2, [pc, #44]	; (8002478 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800244c:	e002      	b.n	8002454 <LoopFillZerobss>

0800244e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800244e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002450:	f842 3b04 	str.w	r3, [r2], #4

08002454 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002454:	4b09      	ldr	r3, [pc, #36]	; (800247c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8002456:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002458:	d3f9      	bcc.n	800244e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800245a:	f000 f841 	bl	80024e0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800245e:	f000 fadd 	bl	8002a1c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002462:	f7ff fe37 	bl	80020d4 <main>
  bx  lr    
 8002466:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002468:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 800246c:	08002eac 	.word	0x08002eac
  ldr  r0, =_sdata
 8002470:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002474:	2000007c 	.word	0x2000007c
  ldr  r2, =_sbss
 8002478:	2000007c 	.word	0x2000007c
  ldr  r3, = _ebss
 800247c:	20000b90 	.word	0x20000b90

08002480 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002480:	e7fe      	b.n	8002480 <ADC_IRQHandler>

08002482 <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8002482:	b480      	push	{r7}
 8002484:	af00      	add	r7, sp, #0
}
 8002486:	bf00      	nop
 8002488:	46bd      	mov	sp, r7
 800248a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248e:	4770      	bx	lr

08002490 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8002490:	b480      	push	{r7}
 8002492:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8002494:	e7fe      	b.n	8002494 <HardFault_Handler+0x4>

08002496 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8002496:	b480      	push	{r7}
 8002498:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 800249a:	e7fe      	b.n	800249a <MemManage_Handler+0x4>

0800249c <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 800249c:	b480      	push	{r7}
 800249e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 80024a0:	e7fe      	b.n	80024a0 <BusFault_Handler+0x4>

080024a2 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 80024a2:	b480      	push	{r7}
 80024a4:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 80024a6:	e7fe      	b.n	80024a6 <UsageFault_Handler+0x4>

080024a8 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 80024a8:	b480      	push	{r7}
 80024aa:	af00      	add	r7, sp, #0
}
 80024ac:	bf00      	nop
 80024ae:	46bd      	mov	sp, r7
 80024b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b4:	4770      	bx	lr

080024b6 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 80024b6:	b480      	push	{r7}
 80024b8:	af00      	add	r7, sp, #0
}
 80024ba:	bf00      	nop
 80024bc:	46bd      	mov	sp, r7
 80024be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c2:	4770      	bx	lr

080024c4 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 80024c4:	b480      	push	{r7}
 80024c6:	af00      	add	r7, sp, #0
}
 80024c8:	bf00      	nop
 80024ca:	46bd      	mov	sp, r7
 80024cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d0:	4770      	bx	lr

080024d2 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 80024d2:	b480      	push	{r7}
 80024d4:	af00      	add	r7, sp, #0
/*  TimingDelay_Decrement(); */
}
 80024d6:	bf00      	nop
 80024d8:	46bd      	mov	sp, r7
 80024da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024de:	4770      	bx	lr

080024e0 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80024e4:	4a16      	ldr	r2, [pc, #88]	; (8002540 <SystemInit+0x60>)
 80024e6:	4b16      	ldr	r3, [pc, #88]	; (8002540 <SystemInit+0x60>)
 80024e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80024ec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80024f0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80024f4:	4a13      	ldr	r2, [pc, #76]	; (8002544 <SystemInit+0x64>)
 80024f6:	4b13      	ldr	r3, [pc, #76]	; (8002544 <SystemInit+0x64>)
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	f043 0301 	orr.w	r3, r3, #1
 80024fe:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002500:	4b10      	ldr	r3, [pc, #64]	; (8002544 <SystemInit+0x64>)
 8002502:	2200      	movs	r2, #0
 8002504:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8002506:	4a0f      	ldr	r2, [pc, #60]	; (8002544 <SystemInit+0x64>)
 8002508:	4b0e      	ldr	r3, [pc, #56]	; (8002544 <SystemInit+0x64>)
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8002510:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002514:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8002516:	4b0b      	ldr	r3, [pc, #44]	; (8002544 <SystemInit+0x64>)
 8002518:	4a0b      	ldr	r2, [pc, #44]	; (8002548 <SystemInit+0x68>)
 800251a:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800251c:	4a09      	ldr	r2, [pc, #36]	; (8002544 <SystemInit+0x64>)
 800251e:	4b09      	ldr	r3, [pc, #36]	; (8002544 <SystemInit+0x64>)
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002526:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8002528:	4b06      	ldr	r3, [pc, #24]	; (8002544 <SystemInit+0x64>)
 800252a:	2200      	movs	r2, #0
 800252c:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSDRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 800252e:	f000 f889 	bl	8002644 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002532:	4b03      	ldr	r3, [pc, #12]	; (8002540 <SystemInit+0x60>)
 8002534:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002538:	609a      	str	r2, [r3, #8]
#endif
}
 800253a:	bf00      	nop
 800253c:	bd80      	pop	{r7, pc}
 800253e:	bf00      	nop
 8002540:	e000ed00 	.word	0xe000ed00
 8002544:	40023800 	.word	0x40023800
 8002548:	24003010 	.word	0x24003010

0800254c <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 800254c:	b480      	push	{r7}
 800254e:	b087      	sub	sp, #28
 8002550:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8002552:	2300      	movs	r3, #0
 8002554:	613b      	str	r3, [r7, #16]
 8002556:	2300      	movs	r3, #0
 8002558:	617b      	str	r3, [r7, #20]
 800255a:	2302      	movs	r3, #2
 800255c:	60fb      	str	r3, [r7, #12]
 800255e:	2300      	movs	r3, #0
 8002560:	60bb      	str	r3, [r7, #8]
 8002562:	2302      	movs	r3, #2
 8002564:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8002566:	4b32      	ldr	r3, [pc, #200]	; (8002630 <SystemCoreClockUpdate+0xe4>)
 8002568:	689b      	ldr	r3, [r3, #8]
 800256a:	f003 030c 	and.w	r3, r3, #12
 800256e:	613b      	str	r3, [r7, #16]

  switch (tmp)
 8002570:	693b      	ldr	r3, [r7, #16]
 8002572:	2b04      	cmp	r3, #4
 8002574:	d007      	beq.n	8002586 <SystemCoreClockUpdate+0x3a>
 8002576:	2b08      	cmp	r3, #8
 8002578:	d009      	beq.n	800258e <SystemCoreClockUpdate+0x42>
 800257a:	2b00      	cmp	r3, #0
 800257c:	d13d      	bne.n	80025fa <SystemCoreClockUpdate+0xae>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 800257e:	4b2d      	ldr	r3, [pc, #180]	; (8002634 <SystemCoreClockUpdate+0xe8>)
 8002580:	4a2d      	ldr	r2, [pc, #180]	; (8002638 <SystemCoreClockUpdate+0xec>)
 8002582:	601a      	str	r2, [r3, #0]
      break;
 8002584:	e03d      	b.n	8002602 <SystemCoreClockUpdate+0xb6>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 8002586:	4b2b      	ldr	r3, [pc, #172]	; (8002634 <SystemCoreClockUpdate+0xe8>)
 8002588:	4a2c      	ldr	r2, [pc, #176]	; (800263c <SystemCoreClockUpdate+0xf0>)
 800258a:	601a      	str	r2, [r3, #0]
      break;
 800258c:	e039      	b.n	8002602 <SystemCoreClockUpdate+0xb6>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 800258e:	4b28      	ldr	r3, [pc, #160]	; (8002630 <SystemCoreClockUpdate+0xe4>)
 8002590:	685b      	ldr	r3, [r3, #4]
 8002592:	0d9b      	lsrs	r3, r3, #22
 8002594:	f003 0301 	and.w	r3, r3, #1
 8002598:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800259a:	4b25      	ldr	r3, [pc, #148]	; (8002630 <SystemCoreClockUpdate+0xe4>)
 800259c:	685b      	ldr	r3, [r3, #4]
 800259e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80025a2:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 80025a4:	68bb      	ldr	r3, [r7, #8]
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d00c      	beq.n	80025c4 <SystemCoreClockUpdate+0x78>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 80025aa:	4a24      	ldr	r2, [pc, #144]	; (800263c <SystemCoreClockUpdate+0xf0>)
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80025b2:	4a1f      	ldr	r2, [pc, #124]	; (8002630 <SystemCoreClockUpdate+0xe4>)
 80025b4:	6852      	ldr	r2, [r2, #4]
 80025b6:	0992      	lsrs	r2, r2, #6
 80025b8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80025bc:	fb02 f303 	mul.w	r3, r2, r3
 80025c0:	617b      	str	r3, [r7, #20]
 80025c2:	e00b      	b.n	80025dc <SystemCoreClockUpdate+0x90>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 80025c4:	4a1c      	ldr	r2, [pc, #112]	; (8002638 <SystemCoreClockUpdate+0xec>)
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80025cc:	4a18      	ldr	r2, [pc, #96]	; (8002630 <SystemCoreClockUpdate+0xe4>)
 80025ce:	6852      	ldr	r2, [r2, #4]
 80025d0:	0992      	lsrs	r2, r2, #6
 80025d2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80025d6:	fb02 f303 	mul.w	r3, r2, r3
 80025da:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 80025dc:	4b14      	ldr	r3, [pc, #80]	; (8002630 <SystemCoreClockUpdate+0xe4>)
 80025de:	685b      	ldr	r3, [r3, #4]
 80025e0:	0c1b      	lsrs	r3, r3, #16
 80025e2:	f003 0303 	and.w	r3, r3, #3
 80025e6:	3301      	adds	r3, #1
 80025e8:	005b      	lsls	r3, r3, #1
 80025ea:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 80025ec:	697a      	ldr	r2, [r7, #20]
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80025f4:	4a0f      	ldr	r2, [pc, #60]	; (8002634 <SystemCoreClockUpdate+0xe8>)
 80025f6:	6013      	str	r3, [r2, #0]
      break;
 80025f8:	e003      	b.n	8002602 <SystemCoreClockUpdate+0xb6>
    default:
      SystemCoreClock = HSI_VALUE;
 80025fa:	4b0e      	ldr	r3, [pc, #56]	; (8002634 <SystemCoreClockUpdate+0xe8>)
 80025fc:	4a0e      	ldr	r2, [pc, #56]	; (8002638 <SystemCoreClockUpdate+0xec>)
 80025fe:	601a      	str	r2, [r3, #0]
      break;
 8002600:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8002602:	4b0b      	ldr	r3, [pc, #44]	; (8002630 <SystemCoreClockUpdate+0xe4>)
 8002604:	689b      	ldr	r3, [r3, #8]
 8002606:	091b      	lsrs	r3, r3, #4
 8002608:	f003 030f 	and.w	r3, r3, #15
 800260c:	4a0c      	ldr	r2, [pc, #48]	; (8002640 <SystemCoreClockUpdate+0xf4>)
 800260e:	5cd3      	ldrb	r3, [r2, r3]
 8002610:	b2db      	uxtb	r3, r3
 8002612:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 8002614:	4b07      	ldr	r3, [pc, #28]	; (8002634 <SystemCoreClockUpdate+0xe8>)
 8002616:	681a      	ldr	r2, [r3, #0]
 8002618:	693b      	ldr	r3, [r7, #16]
 800261a:	fa22 f303 	lsr.w	r3, r2, r3
 800261e:	4a05      	ldr	r2, [pc, #20]	; (8002634 <SystemCoreClockUpdate+0xe8>)
 8002620:	6013      	str	r3, [r2, #0]
}
 8002622:	bf00      	nop
 8002624:	371c      	adds	r7, #28
 8002626:	46bd      	mov	sp, r7
 8002628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262c:	4770      	bx	lr
 800262e:	bf00      	nop
 8002630:	40023800 	.word	0x40023800
 8002634:	20000004 	.word	0x20000004
 8002638:	00f42400 	.word	0x00f42400
 800263c:	007a1200 	.word	0x007a1200
 8002640:	20000008 	.word	0x20000008

08002644 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8002644:	b480      	push	{r7}
 8002646:	b083      	sub	sp, #12
 8002648:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 800264a:	2300      	movs	r3, #0
 800264c:	607b      	str	r3, [r7, #4]
 800264e:	2300      	movs	r3, #0
 8002650:	603b      	str	r3, [r7, #0]
                   (RCC_PLLCFGR_PLLSRC_HSI) | (PLL_Q << 24);

#else /* PLL_SOURCE_HSE_BYPASS or PLL_SOURCE_HSE */

  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8002652:	4a36      	ldr	r2, [pc, #216]	; (800272c <SetSysClock+0xe8>)
 8002654:	4b35      	ldr	r3, [pc, #212]	; (800272c <SetSysClock+0xe8>)
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800265c:	6013      	str	r3, [r2, #0]
  RCC->CR |= ((uint32_t)RCC_CR_HSEBYP);
#endif   /* PLL_SOURCE_HSE_BYPASS */
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 800265e:	4b33      	ldr	r3, [pc, #204]	; (800272c <SetSysClock+0xe8>)
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002666:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	3301      	adds	r3, #1
 800266c:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 800266e:	683b      	ldr	r3, [r7, #0]
 8002670:	2b00      	cmp	r3, #0
 8002672:	d103      	bne.n	800267c <SetSysClock+0x38>
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 800267a:	d1f0      	bne.n	800265e <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 800267c:	4b2b      	ldr	r3, [pc, #172]	; (800272c <SetSysClock+0xe8>)
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002684:	2b00      	cmp	r3, #0
 8002686:	d002      	beq.n	800268e <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8002688:	2301      	movs	r3, #1
 800268a:	603b      	str	r3, [r7, #0]
 800268c:	e001      	b.n	8002692 <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 800268e:	2300      	movs	r3, #0
 8002690:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 8002692:	683b      	ldr	r3, [r7, #0]
 8002694:	2b01      	cmp	r3, #1
 8002696:	d102      	bne.n	800269e <SetSysClock+0x5a>
  {
    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8002698:	4b24      	ldr	r3, [pc, #144]	; (800272c <SetSysClock+0xe8>)
 800269a:	4a25      	ldr	r2, [pc, #148]	; (8002730 <SetSysClock+0xec>)
 800269c:	605a      	str	r2, [r3, #4]
         configuration. User can add here some code to deal with this error */
  }
#endif /*PLL_SOURCE_HSI*/
  
      /* Select regulator voltage output Scale 1 mode, System frequency up to 180 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 800269e:	4a23      	ldr	r2, [pc, #140]	; (800272c <SetSysClock+0xe8>)
 80026a0:	4b22      	ldr	r3, [pc, #136]	; (800272c <SetSysClock+0xe8>)
 80026a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80026a8:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 80026aa:	4a22      	ldr	r2, [pc, #136]	; (8002734 <SetSysClock+0xf0>)
 80026ac:	4b21      	ldr	r3, [pc, #132]	; (8002734 <SetSysClock+0xf0>)
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80026b4:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 80026b6:	4a1d      	ldr	r2, [pc, #116]	; (800272c <SetSysClock+0xe8>)
 80026b8:	4b1c      	ldr	r3, [pc, #112]	; (800272c <SetSysClock+0xe8>)
 80026ba:	689b      	ldr	r3, [r3, #8]
 80026bc:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 80026be:	4a1b      	ldr	r2, [pc, #108]	; (800272c <SetSysClock+0xe8>)
 80026c0:	4b1a      	ldr	r3, [pc, #104]	; (800272c <SetSysClock+0xe8>)
 80026c2:	689b      	ldr	r3, [r3, #8]
 80026c4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80026c8:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 80026ca:	4a18      	ldr	r2, [pc, #96]	; (800272c <SetSysClock+0xe8>)
 80026cc:	4b17      	ldr	r3, [pc, #92]	; (800272c <SetSysClock+0xe8>)
 80026ce:	689b      	ldr	r3, [r3, #8]
 80026d0:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 80026d4:	6093      	str	r3, [r2, #8]

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 80026d6:	4a15      	ldr	r2, [pc, #84]	; (800272c <SetSysClock+0xe8>)
 80026d8:	4b14      	ldr	r3, [pc, #80]	; (800272c <SetSysClock+0xe8>)
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80026e0:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 80026e2:	bf00      	nop
 80026e4:	4b11      	ldr	r3, [pc, #68]	; (800272c <SetSysClock+0xe8>)
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d0f9      	beq.n	80026e4 <SetSysClock+0xa0>
    {
    }

    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 80026f0:	4b11      	ldr	r3, [pc, #68]	; (8002738 <SetSysClock+0xf4>)
 80026f2:	f240 7205 	movw	r2, #1797	; 0x705
 80026f6:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 80026f8:	4a0c      	ldr	r2, [pc, #48]	; (800272c <SetSysClock+0xe8>)
 80026fa:	4b0c      	ldr	r3, [pc, #48]	; (800272c <SetSysClock+0xe8>)
 80026fc:	689b      	ldr	r3, [r3, #8]
 80026fe:	f023 0303 	bic.w	r3, r3, #3
 8002702:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8002704:	4a09      	ldr	r2, [pc, #36]	; (800272c <SetSysClock+0xe8>)
 8002706:	4b09      	ldr	r3, [pc, #36]	; (800272c <SetSysClock+0xe8>)
 8002708:	689b      	ldr	r3, [r3, #8]
 800270a:	f043 0302 	orr.w	r3, r3, #2
 800270e:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 8002710:	bf00      	nop
 8002712:	4b06      	ldr	r3, [pc, #24]	; (800272c <SetSysClock+0xe8>)
 8002714:	689b      	ldr	r3, [r3, #8]
 8002716:	f003 030c 	and.w	r3, r3, #12
 800271a:	2b08      	cmp	r3, #8
 800271c:	d1f9      	bne.n	8002712 <SetSysClock+0xce>
    {
    }
}
 800271e:	bf00      	nop
 8002720:	370c      	adds	r7, #12
 8002722:	46bd      	mov	sp, r7
 8002724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002728:	4770      	bx	lr
 800272a:	bf00      	nop
 800272c:	40023800 	.word	0x40023800
 8002730:	07405a08 	.word	0x07405a08
 8002734:	40007000 	.word	0x40007000
 8002738:	40023c00 	.word	0x40023c00

0800273c <_ZdlPv>:
 800273c:	f000 b99a 	b.w	8002a74 <free>

08002740 <_Znwj>:
 8002740:	b510      	push	{r4, lr}
 8002742:	2800      	cmp	r0, #0
 8002744:	bf14      	ite	ne
 8002746:	4604      	movne	r4, r0
 8002748:	2401      	moveq	r4, #1
 800274a:	4620      	mov	r0, r4
 800274c:	f000 f98a 	bl	8002a64 <malloc>
 8002750:	b930      	cbnz	r0, 8002760 <_Znwj+0x20>
 8002752:	f000 f807 	bl	8002764 <_ZSt15get_new_handlerv>
 8002756:	b908      	cbnz	r0, 800275c <_Znwj+0x1c>
 8002758:	f000 f958 	bl	8002a0c <abort>
 800275c:	4780      	blx	r0
 800275e:	e7f4      	b.n	800274a <_Znwj+0xa>
 8002760:	bd10      	pop	{r4, pc}
	...

08002764 <_ZSt15get_new_handlerv>:
 8002764:	4b02      	ldr	r3, [pc, #8]	; (8002770 <_ZSt15get_new_handlerv+0xc>)
 8002766:	6818      	ldr	r0, [r3, #0]
 8002768:	f3bf 8f5b 	dmb	ish
 800276c:	4770      	bx	lr
 800276e:	bf00      	nop
 8002770:	20000adc 	.word	0x20000adc

08002774 <_ZSt17__throw_bad_allocv>:
 8002774:	b508      	push	{r3, lr}
 8002776:	f000 f949 	bl	8002a0c <abort>
	...

0800277c <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj>:
 800277c:	4b24      	ldr	r3, [pc, #144]	; (8002810 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0x94>)
 800277e:	681a      	ldr	r2, [r3, #0]
 8002780:	07d0      	lsls	r0, r2, #31
 8002782:	bf5c      	itt	pl
 8002784:	2201      	movpl	r2, #1
 8002786:	601a      	strpl	r2, [r3, #0]
 8002788:	4b22      	ldr	r3, [pc, #136]	; (8002814 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0x98>)
 800278a:	681a      	ldr	r2, [r3, #0]
 800278c:	07d1      	lsls	r1, r2, #31
 800278e:	bf5c      	itt	pl
 8002790:	2201      	movpl	r2, #1
 8002792:	601a      	strpl	r2, [r3, #0]
 8002794:	4b20      	ldr	r3, [pc, #128]	; (8002818 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0x9c>)
 8002796:	681a      	ldr	r2, [r3, #0]
 8002798:	07d2      	lsls	r2, r2, #31
 800279a:	bf5c      	itt	pl
 800279c:	2201      	movpl	r2, #1
 800279e:	601a      	strpl	r2, [r3, #0]
 80027a0:	4b1e      	ldr	r3, [pc, #120]	; (800281c <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xa0>)
 80027a2:	681a      	ldr	r2, [r3, #0]
 80027a4:	07d0      	lsls	r0, r2, #31
 80027a6:	bf5c      	itt	pl
 80027a8:	2201      	movpl	r2, #1
 80027aa:	601a      	strpl	r2, [r3, #0]
 80027ac:	4b1c      	ldr	r3, [pc, #112]	; (8002820 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xa4>)
 80027ae:	681a      	ldr	r2, [r3, #0]
 80027b0:	07d1      	lsls	r1, r2, #31
 80027b2:	bf5c      	itt	pl
 80027b4:	2201      	movpl	r2, #1
 80027b6:	601a      	strpl	r2, [r3, #0]
 80027b8:	4b1a      	ldr	r3, [pc, #104]	; (8002824 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xa8>)
 80027ba:	681a      	ldr	r2, [r3, #0]
 80027bc:	07d2      	lsls	r2, r2, #31
 80027be:	bf5c      	itt	pl
 80027c0:	2201      	movpl	r2, #1
 80027c2:	601a      	strpl	r2, [r3, #0]
 80027c4:	4b18      	ldr	r3, [pc, #96]	; (8002828 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xac>)
 80027c6:	681a      	ldr	r2, [r3, #0]
 80027c8:	07d0      	lsls	r0, r2, #31
 80027ca:	bf5c      	itt	pl
 80027cc:	2201      	movpl	r2, #1
 80027ce:	601a      	strpl	r2, [r3, #0]
 80027d0:	4b16      	ldr	r3, [pc, #88]	; (800282c <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xb0>)
 80027d2:	681a      	ldr	r2, [r3, #0]
 80027d4:	07d1      	lsls	r1, r2, #31
 80027d6:	bf5c      	itt	pl
 80027d8:	2201      	movpl	r2, #1
 80027da:	601a      	strpl	r2, [r3, #0]
 80027dc:	4b14      	ldr	r3, [pc, #80]	; (8002830 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xb4>)
 80027de:	681a      	ldr	r2, [r3, #0]
 80027e0:	07d2      	lsls	r2, r2, #31
 80027e2:	bf5c      	itt	pl
 80027e4:	2201      	movpl	r2, #1
 80027e6:	601a      	strpl	r2, [r3, #0]
 80027e8:	4b12      	ldr	r3, [pc, #72]	; (8002834 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xb8>)
 80027ea:	681a      	ldr	r2, [r3, #0]
 80027ec:	07d0      	lsls	r0, r2, #31
 80027ee:	bf5c      	itt	pl
 80027f0:	2201      	movpl	r2, #1
 80027f2:	601a      	strpl	r2, [r3, #0]
 80027f4:	4b10      	ldr	r3, [pc, #64]	; (8002838 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xbc>)
 80027f6:	681a      	ldr	r2, [r3, #0]
 80027f8:	07d1      	lsls	r1, r2, #31
 80027fa:	bf5c      	itt	pl
 80027fc:	2201      	movpl	r2, #1
 80027fe:	601a      	strpl	r2, [r3, #0]
 8002800:	4b0e      	ldr	r3, [pc, #56]	; (800283c <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xc0>)
 8002802:	681a      	ldr	r2, [r3, #0]
 8002804:	07d2      	lsls	r2, r2, #31
 8002806:	bf5c      	itt	pl
 8002808:	2201      	movpl	r2, #1
 800280a:	601a      	strpl	r2, [r3, #0]
 800280c:	4770      	bx	lr
 800280e:	bf00      	nop
 8002810:	20000b0c 	.word	0x20000b0c
 8002814:	20000b08 	.word	0x20000b08
 8002818:	20000b04 	.word	0x20000b04
 800281c:	20000b00 	.word	0x20000b00
 8002820:	20000afc 	.word	0x20000afc
 8002824:	20000af8 	.word	0x20000af8
 8002828:	20000af4 	.word	0x20000af4
 800282c:	20000af0 	.word	0x20000af0
 8002830:	20000aec 	.word	0x20000aec
 8002834:	20000ae8 	.word	0x20000ae8
 8002838:	20000ae4 	.word	0x20000ae4
 800283c:	20000ae0 	.word	0x20000ae0

08002840 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj>:
 8002840:	4b18      	ldr	r3, [pc, #96]	; (80028a4 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x64>)
 8002842:	681a      	ldr	r2, [r3, #0]
 8002844:	07d1      	lsls	r1, r2, #31
 8002846:	bf5c      	itt	pl
 8002848:	2201      	movpl	r2, #1
 800284a:	601a      	strpl	r2, [r3, #0]
 800284c:	4b16      	ldr	r3, [pc, #88]	; (80028a8 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x68>)
 800284e:	681a      	ldr	r2, [r3, #0]
 8002850:	07d2      	lsls	r2, r2, #31
 8002852:	bf5c      	itt	pl
 8002854:	2201      	movpl	r2, #1
 8002856:	601a      	strpl	r2, [r3, #0]
 8002858:	4b14      	ldr	r3, [pc, #80]	; (80028ac <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x6c>)
 800285a:	681a      	ldr	r2, [r3, #0]
 800285c:	07d0      	lsls	r0, r2, #31
 800285e:	bf5c      	itt	pl
 8002860:	2201      	movpl	r2, #1
 8002862:	601a      	strpl	r2, [r3, #0]
 8002864:	4b12      	ldr	r3, [pc, #72]	; (80028b0 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x70>)
 8002866:	681a      	ldr	r2, [r3, #0]
 8002868:	07d1      	lsls	r1, r2, #31
 800286a:	bf5c      	itt	pl
 800286c:	2201      	movpl	r2, #1
 800286e:	601a      	strpl	r2, [r3, #0]
 8002870:	4b10      	ldr	r3, [pc, #64]	; (80028b4 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x74>)
 8002872:	681a      	ldr	r2, [r3, #0]
 8002874:	07d2      	lsls	r2, r2, #31
 8002876:	bf5c      	itt	pl
 8002878:	2201      	movpl	r2, #1
 800287a:	601a      	strpl	r2, [r3, #0]
 800287c:	4b0e      	ldr	r3, [pc, #56]	; (80028b8 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x78>)
 800287e:	681a      	ldr	r2, [r3, #0]
 8002880:	07d0      	lsls	r0, r2, #31
 8002882:	bf5c      	itt	pl
 8002884:	2201      	movpl	r2, #1
 8002886:	601a      	strpl	r2, [r3, #0]
 8002888:	4b0c      	ldr	r3, [pc, #48]	; (80028bc <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x7c>)
 800288a:	681a      	ldr	r2, [r3, #0]
 800288c:	07d1      	lsls	r1, r2, #31
 800288e:	bf5c      	itt	pl
 8002890:	2201      	movpl	r2, #1
 8002892:	601a      	strpl	r2, [r3, #0]
 8002894:	4b0a      	ldr	r3, [pc, #40]	; (80028c0 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x80>)
 8002896:	681a      	ldr	r2, [r3, #0]
 8002898:	07d2      	lsls	r2, r2, #31
 800289a:	bf5c      	itt	pl
 800289c:	2201      	movpl	r2, #1
 800289e:	601a      	strpl	r2, [r3, #0]
 80028a0:	4770      	bx	lr
 80028a2:	bf00      	nop
 80028a4:	20000b2c 	.word	0x20000b2c
 80028a8:	20000b28 	.word	0x20000b28
 80028ac:	20000b24 	.word	0x20000b24
 80028b0:	20000b20 	.word	0x20000b20
 80028b4:	20000b1c 	.word	0x20000b1c
 80028b8:	20000b18 	.word	0x20000b18
 80028bc:	20000b14 	.word	0x20000b14
 80028c0:	20000b10 	.word	0x20000b10

080028c4 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj>:
 80028c4:	4b24      	ldr	r3, [pc, #144]	; (8002958 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0x94>)
 80028c6:	681a      	ldr	r2, [r3, #0]
 80028c8:	07d0      	lsls	r0, r2, #31
 80028ca:	bf5c      	itt	pl
 80028cc:	2201      	movpl	r2, #1
 80028ce:	601a      	strpl	r2, [r3, #0]
 80028d0:	4b22      	ldr	r3, [pc, #136]	; (800295c <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0x98>)
 80028d2:	681a      	ldr	r2, [r3, #0]
 80028d4:	07d1      	lsls	r1, r2, #31
 80028d6:	bf5c      	itt	pl
 80028d8:	2201      	movpl	r2, #1
 80028da:	601a      	strpl	r2, [r3, #0]
 80028dc:	4b20      	ldr	r3, [pc, #128]	; (8002960 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0x9c>)
 80028de:	681a      	ldr	r2, [r3, #0]
 80028e0:	07d2      	lsls	r2, r2, #31
 80028e2:	bf5c      	itt	pl
 80028e4:	2201      	movpl	r2, #1
 80028e6:	601a      	strpl	r2, [r3, #0]
 80028e8:	4b1e      	ldr	r3, [pc, #120]	; (8002964 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xa0>)
 80028ea:	681a      	ldr	r2, [r3, #0]
 80028ec:	07d0      	lsls	r0, r2, #31
 80028ee:	bf5c      	itt	pl
 80028f0:	2201      	movpl	r2, #1
 80028f2:	601a      	strpl	r2, [r3, #0]
 80028f4:	4b1c      	ldr	r3, [pc, #112]	; (8002968 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xa4>)
 80028f6:	681a      	ldr	r2, [r3, #0]
 80028f8:	07d1      	lsls	r1, r2, #31
 80028fa:	bf5c      	itt	pl
 80028fc:	2201      	movpl	r2, #1
 80028fe:	601a      	strpl	r2, [r3, #0]
 8002900:	4b1a      	ldr	r3, [pc, #104]	; (800296c <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xa8>)
 8002902:	681a      	ldr	r2, [r3, #0]
 8002904:	07d2      	lsls	r2, r2, #31
 8002906:	bf5c      	itt	pl
 8002908:	2201      	movpl	r2, #1
 800290a:	601a      	strpl	r2, [r3, #0]
 800290c:	4b18      	ldr	r3, [pc, #96]	; (8002970 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xac>)
 800290e:	681a      	ldr	r2, [r3, #0]
 8002910:	07d0      	lsls	r0, r2, #31
 8002912:	bf5c      	itt	pl
 8002914:	2201      	movpl	r2, #1
 8002916:	601a      	strpl	r2, [r3, #0]
 8002918:	4b16      	ldr	r3, [pc, #88]	; (8002974 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xb0>)
 800291a:	681a      	ldr	r2, [r3, #0]
 800291c:	07d1      	lsls	r1, r2, #31
 800291e:	bf5c      	itt	pl
 8002920:	2201      	movpl	r2, #1
 8002922:	601a      	strpl	r2, [r3, #0]
 8002924:	4b14      	ldr	r3, [pc, #80]	; (8002978 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xb4>)
 8002926:	681a      	ldr	r2, [r3, #0]
 8002928:	07d2      	lsls	r2, r2, #31
 800292a:	bf5c      	itt	pl
 800292c:	2201      	movpl	r2, #1
 800292e:	601a      	strpl	r2, [r3, #0]
 8002930:	4b12      	ldr	r3, [pc, #72]	; (800297c <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xb8>)
 8002932:	681a      	ldr	r2, [r3, #0]
 8002934:	07d0      	lsls	r0, r2, #31
 8002936:	bf5c      	itt	pl
 8002938:	2201      	movpl	r2, #1
 800293a:	601a      	strpl	r2, [r3, #0]
 800293c:	4b10      	ldr	r3, [pc, #64]	; (8002980 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xbc>)
 800293e:	681a      	ldr	r2, [r3, #0]
 8002940:	07d1      	lsls	r1, r2, #31
 8002942:	bf5c      	itt	pl
 8002944:	2201      	movpl	r2, #1
 8002946:	601a      	strpl	r2, [r3, #0]
 8002948:	4b0e      	ldr	r3, [pc, #56]	; (8002984 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xc0>)
 800294a:	681a      	ldr	r2, [r3, #0]
 800294c:	07d2      	lsls	r2, r2, #31
 800294e:	bf5c      	itt	pl
 8002950:	2201      	movpl	r2, #1
 8002952:	601a      	strpl	r2, [r3, #0]
 8002954:	4770      	bx	lr
 8002956:	bf00      	nop
 8002958:	20000b5c 	.word	0x20000b5c
 800295c:	20000b58 	.word	0x20000b58
 8002960:	20000b54 	.word	0x20000b54
 8002964:	20000b50 	.word	0x20000b50
 8002968:	20000b4c 	.word	0x20000b4c
 800296c:	20000b48 	.word	0x20000b48
 8002970:	20000b44 	.word	0x20000b44
 8002974:	20000b40 	.word	0x20000b40
 8002978:	20000b3c 	.word	0x20000b3c
 800297c:	20000b38 	.word	0x20000b38
 8002980:	20000b34 	.word	0x20000b34
 8002984:	20000b30 	.word	0x20000b30

08002988 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj>:
 8002988:	4b18      	ldr	r3, [pc, #96]	; (80029ec <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x64>)
 800298a:	681a      	ldr	r2, [r3, #0]
 800298c:	07d1      	lsls	r1, r2, #31
 800298e:	bf5c      	itt	pl
 8002990:	2201      	movpl	r2, #1
 8002992:	601a      	strpl	r2, [r3, #0]
 8002994:	4b16      	ldr	r3, [pc, #88]	; (80029f0 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x68>)
 8002996:	681a      	ldr	r2, [r3, #0]
 8002998:	07d2      	lsls	r2, r2, #31
 800299a:	bf5c      	itt	pl
 800299c:	2201      	movpl	r2, #1
 800299e:	601a      	strpl	r2, [r3, #0]
 80029a0:	4b14      	ldr	r3, [pc, #80]	; (80029f4 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x6c>)
 80029a2:	681a      	ldr	r2, [r3, #0]
 80029a4:	07d0      	lsls	r0, r2, #31
 80029a6:	bf5c      	itt	pl
 80029a8:	2201      	movpl	r2, #1
 80029aa:	601a      	strpl	r2, [r3, #0]
 80029ac:	4b12      	ldr	r3, [pc, #72]	; (80029f8 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x70>)
 80029ae:	681a      	ldr	r2, [r3, #0]
 80029b0:	07d1      	lsls	r1, r2, #31
 80029b2:	bf5c      	itt	pl
 80029b4:	2201      	movpl	r2, #1
 80029b6:	601a      	strpl	r2, [r3, #0]
 80029b8:	4b10      	ldr	r3, [pc, #64]	; (80029fc <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x74>)
 80029ba:	681a      	ldr	r2, [r3, #0]
 80029bc:	07d2      	lsls	r2, r2, #31
 80029be:	bf5c      	itt	pl
 80029c0:	2201      	movpl	r2, #1
 80029c2:	601a      	strpl	r2, [r3, #0]
 80029c4:	4b0e      	ldr	r3, [pc, #56]	; (8002a00 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x78>)
 80029c6:	681a      	ldr	r2, [r3, #0]
 80029c8:	07d0      	lsls	r0, r2, #31
 80029ca:	bf5c      	itt	pl
 80029cc:	2201      	movpl	r2, #1
 80029ce:	601a      	strpl	r2, [r3, #0]
 80029d0:	4b0c      	ldr	r3, [pc, #48]	; (8002a04 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x7c>)
 80029d2:	681a      	ldr	r2, [r3, #0]
 80029d4:	07d1      	lsls	r1, r2, #31
 80029d6:	bf5c      	itt	pl
 80029d8:	2201      	movpl	r2, #1
 80029da:	601a      	strpl	r2, [r3, #0]
 80029dc:	4b0a      	ldr	r3, [pc, #40]	; (8002a08 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x80>)
 80029de:	681a      	ldr	r2, [r3, #0]
 80029e0:	07d2      	lsls	r2, r2, #31
 80029e2:	bf5c      	itt	pl
 80029e4:	2201      	movpl	r2, #1
 80029e6:	601a      	strpl	r2, [r3, #0]
 80029e8:	4770      	bx	lr
 80029ea:	bf00      	nop
 80029ec:	20000b7c 	.word	0x20000b7c
 80029f0:	20000b78 	.word	0x20000b78
 80029f4:	20000b74 	.word	0x20000b74
 80029f8:	20000b70 	.word	0x20000b70
 80029fc:	20000b6c 	.word	0x20000b6c
 8002a00:	20000b68 	.word	0x20000b68
 8002a04:	20000b64 	.word	0x20000b64
 8002a08:	20000b60 	.word	0x20000b60

08002a0c <abort>:
 8002a0c:	b508      	push	{r3, lr}
 8002a0e:	2006      	movs	r0, #6
 8002a10:	f000 f936 	bl	8002c80 <raise>
 8002a14:	2001      	movs	r0, #1
 8002a16:	f000 f96f 	bl	8002cf8 <_exit>
	...

08002a1c <__libc_init_array>:
 8002a1c:	b570      	push	{r4, r5, r6, lr}
 8002a1e:	4e0d      	ldr	r6, [pc, #52]	; (8002a54 <__libc_init_array+0x38>)
 8002a20:	4c0d      	ldr	r4, [pc, #52]	; (8002a58 <__libc_init_array+0x3c>)
 8002a22:	1ba4      	subs	r4, r4, r6
 8002a24:	10a4      	asrs	r4, r4, #2
 8002a26:	2500      	movs	r5, #0
 8002a28:	42a5      	cmp	r5, r4
 8002a2a:	d109      	bne.n	8002a40 <__libc_init_array+0x24>
 8002a2c:	4e0b      	ldr	r6, [pc, #44]	; (8002a5c <__libc_init_array+0x40>)
 8002a2e:	4c0c      	ldr	r4, [pc, #48]	; (8002a60 <__libc_init_array+0x44>)
 8002a30:	f000 f964 	bl	8002cfc <_init>
 8002a34:	1ba4      	subs	r4, r4, r6
 8002a36:	10a4      	asrs	r4, r4, #2
 8002a38:	2500      	movs	r5, #0
 8002a3a:	42a5      	cmp	r5, r4
 8002a3c:	d105      	bne.n	8002a4a <__libc_init_array+0x2e>
 8002a3e:	bd70      	pop	{r4, r5, r6, pc}
 8002a40:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002a44:	4798      	blx	r3
 8002a46:	3501      	adds	r5, #1
 8002a48:	e7ee      	b.n	8002a28 <__libc_init_array+0xc>
 8002a4a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002a4e:	4798      	blx	r3
 8002a50:	3501      	adds	r5, #1
 8002a52:	e7f2      	b.n	8002a3a <__libc_init_array+0x1e>
 8002a54:	08002e90 	.word	0x08002e90
 8002a58:	08002e90 	.word	0x08002e90
 8002a5c:	08002e90 	.word	0x08002e90
 8002a60:	08002ea8 	.word	0x08002ea8

08002a64 <malloc>:
 8002a64:	4b02      	ldr	r3, [pc, #8]	; (8002a70 <malloc+0xc>)
 8002a66:	4601      	mov	r1, r0
 8002a68:	6818      	ldr	r0, [r3, #0]
 8002a6a:	f000 b873 	b.w	8002b54 <_malloc_r>
 8002a6e:	bf00      	nop
 8002a70:	20000018 	.word	0x20000018

08002a74 <free>:
 8002a74:	4b02      	ldr	r3, [pc, #8]	; (8002a80 <free+0xc>)
 8002a76:	4601      	mov	r1, r0
 8002a78:	6818      	ldr	r0, [r3, #0]
 8002a7a:	f000 b81d 	b.w	8002ab8 <_free_r>
 8002a7e:	bf00      	nop
 8002a80:	20000018 	.word	0x20000018

08002a84 <memmove>:
 8002a84:	4288      	cmp	r0, r1
 8002a86:	b510      	push	{r4, lr}
 8002a88:	eb01 0302 	add.w	r3, r1, r2
 8002a8c:	d803      	bhi.n	8002a96 <memmove+0x12>
 8002a8e:	1e42      	subs	r2, r0, #1
 8002a90:	4299      	cmp	r1, r3
 8002a92:	d10c      	bne.n	8002aae <memmove+0x2a>
 8002a94:	bd10      	pop	{r4, pc}
 8002a96:	4298      	cmp	r0, r3
 8002a98:	d2f9      	bcs.n	8002a8e <memmove+0xa>
 8002a9a:	1881      	adds	r1, r0, r2
 8002a9c:	1ad2      	subs	r2, r2, r3
 8002a9e:	42d3      	cmn	r3, r2
 8002aa0:	d100      	bne.n	8002aa4 <memmove+0x20>
 8002aa2:	bd10      	pop	{r4, pc}
 8002aa4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002aa8:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8002aac:	e7f7      	b.n	8002a9e <memmove+0x1a>
 8002aae:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002ab2:	f802 4f01 	strb.w	r4, [r2, #1]!
 8002ab6:	e7eb      	b.n	8002a90 <memmove+0xc>

08002ab8 <_free_r>:
 8002ab8:	b538      	push	{r3, r4, r5, lr}
 8002aba:	4605      	mov	r5, r0
 8002abc:	2900      	cmp	r1, #0
 8002abe:	d045      	beq.n	8002b4c <_free_r+0x94>
 8002ac0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002ac4:	1f0c      	subs	r4, r1, #4
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	bfb8      	it	lt
 8002aca:	18e4      	addlt	r4, r4, r3
 8002acc:	f000 f8f4 	bl	8002cb8 <__malloc_lock>
 8002ad0:	4a1f      	ldr	r2, [pc, #124]	; (8002b50 <_free_r+0x98>)
 8002ad2:	6813      	ldr	r3, [r2, #0]
 8002ad4:	4610      	mov	r0, r2
 8002ad6:	b933      	cbnz	r3, 8002ae6 <_free_r+0x2e>
 8002ad8:	6063      	str	r3, [r4, #4]
 8002ada:	6014      	str	r4, [r2, #0]
 8002adc:	4628      	mov	r0, r5
 8002ade:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002ae2:	f000 b8ea 	b.w	8002cba <__malloc_unlock>
 8002ae6:	42a3      	cmp	r3, r4
 8002ae8:	d90c      	bls.n	8002b04 <_free_r+0x4c>
 8002aea:	6821      	ldr	r1, [r4, #0]
 8002aec:	1862      	adds	r2, r4, r1
 8002aee:	4293      	cmp	r3, r2
 8002af0:	bf04      	itt	eq
 8002af2:	681a      	ldreq	r2, [r3, #0]
 8002af4:	685b      	ldreq	r3, [r3, #4]
 8002af6:	6063      	str	r3, [r4, #4]
 8002af8:	bf04      	itt	eq
 8002afa:	1852      	addeq	r2, r2, r1
 8002afc:	6022      	streq	r2, [r4, #0]
 8002afe:	6004      	str	r4, [r0, #0]
 8002b00:	e7ec      	b.n	8002adc <_free_r+0x24>
 8002b02:	4613      	mov	r3, r2
 8002b04:	685a      	ldr	r2, [r3, #4]
 8002b06:	b10a      	cbz	r2, 8002b0c <_free_r+0x54>
 8002b08:	42a2      	cmp	r2, r4
 8002b0a:	d9fa      	bls.n	8002b02 <_free_r+0x4a>
 8002b0c:	6819      	ldr	r1, [r3, #0]
 8002b0e:	1858      	adds	r0, r3, r1
 8002b10:	42a0      	cmp	r0, r4
 8002b12:	d10b      	bne.n	8002b2c <_free_r+0x74>
 8002b14:	6820      	ldr	r0, [r4, #0]
 8002b16:	4401      	add	r1, r0
 8002b18:	1858      	adds	r0, r3, r1
 8002b1a:	4282      	cmp	r2, r0
 8002b1c:	6019      	str	r1, [r3, #0]
 8002b1e:	d1dd      	bne.n	8002adc <_free_r+0x24>
 8002b20:	6810      	ldr	r0, [r2, #0]
 8002b22:	6852      	ldr	r2, [r2, #4]
 8002b24:	605a      	str	r2, [r3, #4]
 8002b26:	4401      	add	r1, r0
 8002b28:	6019      	str	r1, [r3, #0]
 8002b2a:	e7d7      	b.n	8002adc <_free_r+0x24>
 8002b2c:	d902      	bls.n	8002b34 <_free_r+0x7c>
 8002b2e:	230c      	movs	r3, #12
 8002b30:	602b      	str	r3, [r5, #0]
 8002b32:	e7d3      	b.n	8002adc <_free_r+0x24>
 8002b34:	6820      	ldr	r0, [r4, #0]
 8002b36:	1821      	adds	r1, r4, r0
 8002b38:	428a      	cmp	r2, r1
 8002b3a:	bf04      	itt	eq
 8002b3c:	6811      	ldreq	r1, [r2, #0]
 8002b3e:	6852      	ldreq	r2, [r2, #4]
 8002b40:	6062      	str	r2, [r4, #4]
 8002b42:	bf04      	itt	eq
 8002b44:	1809      	addeq	r1, r1, r0
 8002b46:	6021      	streq	r1, [r4, #0]
 8002b48:	605c      	str	r4, [r3, #4]
 8002b4a:	e7c7      	b.n	8002adc <_free_r+0x24>
 8002b4c:	bd38      	pop	{r3, r4, r5, pc}
 8002b4e:	bf00      	nop
 8002b50:	20000b80 	.word	0x20000b80

08002b54 <_malloc_r>:
 8002b54:	b570      	push	{r4, r5, r6, lr}
 8002b56:	1ccd      	adds	r5, r1, #3
 8002b58:	f025 0503 	bic.w	r5, r5, #3
 8002b5c:	3508      	adds	r5, #8
 8002b5e:	2d0c      	cmp	r5, #12
 8002b60:	bf38      	it	cc
 8002b62:	250c      	movcc	r5, #12
 8002b64:	2d00      	cmp	r5, #0
 8002b66:	4606      	mov	r6, r0
 8002b68:	db01      	blt.n	8002b6e <_malloc_r+0x1a>
 8002b6a:	42a9      	cmp	r1, r5
 8002b6c:	d903      	bls.n	8002b76 <_malloc_r+0x22>
 8002b6e:	230c      	movs	r3, #12
 8002b70:	6033      	str	r3, [r6, #0]
 8002b72:	2000      	movs	r0, #0
 8002b74:	bd70      	pop	{r4, r5, r6, pc}
 8002b76:	f000 f89f 	bl	8002cb8 <__malloc_lock>
 8002b7a:	4a23      	ldr	r2, [pc, #140]	; (8002c08 <_malloc_r+0xb4>)
 8002b7c:	6814      	ldr	r4, [r2, #0]
 8002b7e:	4621      	mov	r1, r4
 8002b80:	b991      	cbnz	r1, 8002ba8 <_malloc_r+0x54>
 8002b82:	4c22      	ldr	r4, [pc, #136]	; (8002c0c <_malloc_r+0xb8>)
 8002b84:	6823      	ldr	r3, [r4, #0]
 8002b86:	b91b      	cbnz	r3, 8002b90 <_malloc_r+0x3c>
 8002b88:	4630      	mov	r0, r6
 8002b8a:	f000 f841 	bl	8002c10 <_sbrk_r>
 8002b8e:	6020      	str	r0, [r4, #0]
 8002b90:	4629      	mov	r1, r5
 8002b92:	4630      	mov	r0, r6
 8002b94:	f000 f83c 	bl	8002c10 <_sbrk_r>
 8002b98:	1c43      	adds	r3, r0, #1
 8002b9a:	d126      	bne.n	8002bea <_malloc_r+0x96>
 8002b9c:	230c      	movs	r3, #12
 8002b9e:	6033      	str	r3, [r6, #0]
 8002ba0:	4630      	mov	r0, r6
 8002ba2:	f000 f88a 	bl	8002cba <__malloc_unlock>
 8002ba6:	e7e4      	b.n	8002b72 <_malloc_r+0x1e>
 8002ba8:	680b      	ldr	r3, [r1, #0]
 8002baa:	1b5b      	subs	r3, r3, r5
 8002bac:	d41a      	bmi.n	8002be4 <_malloc_r+0x90>
 8002bae:	2b0b      	cmp	r3, #11
 8002bb0:	d90f      	bls.n	8002bd2 <_malloc_r+0x7e>
 8002bb2:	600b      	str	r3, [r1, #0]
 8002bb4:	50cd      	str	r5, [r1, r3]
 8002bb6:	18cc      	adds	r4, r1, r3
 8002bb8:	4630      	mov	r0, r6
 8002bba:	f000 f87e 	bl	8002cba <__malloc_unlock>
 8002bbe:	f104 000b 	add.w	r0, r4, #11
 8002bc2:	1d23      	adds	r3, r4, #4
 8002bc4:	f020 0007 	bic.w	r0, r0, #7
 8002bc8:	1ac3      	subs	r3, r0, r3
 8002bca:	d01b      	beq.n	8002c04 <_malloc_r+0xb0>
 8002bcc:	425a      	negs	r2, r3
 8002bce:	50e2      	str	r2, [r4, r3]
 8002bd0:	bd70      	pop	{r4, r5, r6, pc}
 8002bd2:	428c      	cmp	r4, r1
 8002bd4:	bf0d      	iteet	eq
 8002bd6:	6863      	ldreq	r3, [r4, #4]
 8002bd8:	684b      	ldrne	r3, [r1, #4]
 8002bda:	6063      	strne	r3, [r4, #4]
 8002bdc:	6013      	streq	r3, [r2, #0]
 8002bde:	bf18      	it	ne
 8002be0:	460c      	movne	r4, r1
 8002be2:	e7e9      	b.n	8002bb8 <_malloc_r+0x64>
 8002be4:	460c      	mov	r4, r1
 8002be6:	6849      	ldr	r1, [r1, #4]
 8002be8:	e7ca      	b.n	8002b80 <_malloc_r+0x2c>
 8002bea:	1cc4      	adds	r4, r0, #3
 8002bec:	f024 0403 	bic.w	r4, r4, #3
 8002bf0:	42a0      	cmp	r0, r4
 8002bf2:	d005      	beq.n	8002c00 <_malloc_r+0xac>
 8002bf4:	1a21      	subs	r1, r4, r0
 8002bf6:	4630      	mov	r0, r6
 8002bf8:	f000 f80a 	bl	8002c10 <_sbrk_r>
 8002bfc:	3001      	adds	r0, #1
 8002bfe:	d0cd      	beq.n	8002b9c <_malloc_r+0x48>
 8002c00:	6025      	str	r5, [r4, #0]
 8002c02:	e7d9      	b.n	8002bb8 <_malloc_r+0x64>
 8002c04:	bd70      	pop	{r4, r5, r6, pc}
 8002c06:	bf00      	nop
 8002c08:	20000b80 	.word	0x20000b80
 8002c0c:	20000b84 	.word	0x20000b84

08002c10 <_sbrk_r>:
 8002c10:	b538      	push	{r3, r4, r5, lr}
 8002c12:	4c06      	ldr	r4, [pc, #24]	; (8002c2c <_sbrk_r+0x1c>)
 8002c14:	2300      	movs	r3, #0
 8002c16:	4605      	mov	r5, r0
 8002c18:	4608      	mov	r0, r1
 8002c1a:	6023      	str	r3, [r4, #0]
 8002c1c:	f000 f85e 	bl	8002cdc <_sbrk>
 8002c20:	1c43      	adds	r3, r0, #1
 8002c22:	d102      	bne.n	8002c2a <_sbrk_r+0x1a>
 8002c24:	6823      	ldr	r3, [r4, #0]
 8002c26:	b103      	cbz	r3, 8002c2a <_sbrk_r+0x1a>
 8002c28:	602b      	str	r3, [r5, #0]
 8002c2a:	bd38      	pop	{r3, r4, r5, pc}
 8002c2c:	20000b8c 	.word	0x20000b8c

08002c30 <_raise_r>:
 8002c30:	291f      	cmp	r1, #31
 8002c32:	b538      	push	{r3, r4, r5, lr}
 8002c34:	4604      	mov	r4, r0
 8002c36:	460d      	mov	r5, r1
 8002c38:	d904      	bls.n	8002c44 <_raise_r+0x14>
 8002c3a:	2316      	movs	r3, #22
 8002c3c:	6003      	str	r3, [r0, #0]
 8002c3e:	f04f 30ff 	mov.w	r0, #4294967295
 8002c42:	bd38      	pop	{r3, r4, r5, pc}
 8002c44:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8002c46:	b112      	cbz	r2, 8002c4e <_raise_r+0x1e>
 8002c48:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8002c4c:	b94b      	cbnz	r3, 8002c62 <_raise_r+0x32>
 8002c4e:	4620      	mov	r0, r4
 8002c50:	f000 f830 	bl	8002cb4 <_getpid_r>
 8002c54:	462a      	mov	r2, r5
 8002c56:	4601      	mov	r1, r0
 8002c58:	4620      	mov	r0, r4
 8002c5a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002c5e:	f000 b817 	b.w	8002c90 <_kill_r>
 8002c62:	2b01      	cmp	r3, #1
 8002c64:	d00a      	beq.n	8002c7c <_raise_r+0x4c>
 8002c66:	1c59      	adds	r1, r3, #1
 8002c68:	d103      	bne.n	8002c72 <_raise_r+0x42>
 8002c6a:	2316      	movs	r3, #22
 8002c6c:	6003      	str	r3, [r0, #0]
 8002c6e:	2001      	movs	r0, #1
 8002c70:	bd38      	pop	{r3, r4, r5, pc}
 8002c72:	2400      	movs	r4, #0
 8002c74:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8002c78:	4628      	mov	r0, r5
 8002c7a:	4798      	blx	r3
 8002c7c:	2000      	movs	r0, #0
 8002c7e:	bd38      	pop	{r3, r4, r5, pc}

08002c80 <raise>:
 8002c80:	4b02      	ldr	r3, [pc, #8]	; (8002c8c <raise+0xc>)
 8002c82:	4601      	mov	r1, r0
 8002c84:	6818      	ldr	r0, [r3, #0]
 8002c86:	f7ff bfd3 	b.w	8002c30 <_raise_r>
 8002c8a:	bf00      	nop
 8002c8c:	20000018 	.word	0x20000018

08002c90 <_kill_r>:
 8002c90:	b538      	push	{r3, r4, r5, lr}
 8002c92:	4c07      	ldr	r4, [pc, #28]	; (8002cb0 <_kill_r+0x20>)
 8002c94:	2300      	movs	r3, #0
 8002c96:	4605      	mov	r5, r0
 8002c98:	4608      	mov	r0, r1
 8002c9a:	4611      	mov	r1, r2
 8002c9c:	6023      	str	r3, [r4, #0]
 8002c9e:	f000 f815 	bl	8002ccc <_kill>
 8002ca2:	1c43      	adds	r3, r0, #1
 8002ca4:	d102      	bne.n	8002cac <_kill_r+0x1c>
 8002ca6:	6823      	ldr	r3, [r4, #0]
 8002ca8:	b103      	cbz	r3, 8002cac <_kill_r+0x1c>
 8002caa:	602b      	str	r3, [r5, #0]
 8002cac:	bd38      	pop	{r3, r4, r5, pc}
 8002cae:	bf00      	nop
 8002cb0:	20000b8c 	.word	0x20000b8c

08002cb4 <_getpid_r>:
 8002cb4:	f000 b802 	b.w	8002cbc <_getpid>

08002cb8 <__malloc_lock>:
 8002cb8:	4770      	bx	lr

08002cba <__malloc_unlock>:
 8002cba:	4770      	bx	lr

08002cbc <_getpid>:
 8002cbc:	4b02      	ldr	r3, [pc, #8]	; (8002cc8 <_getpid+0xc>)
 8002cbe:	2258      	movs	r2, #88	; 0x58
 8002cc0:	601a      	str	r2, [r3, #0]
 8002cc2:	f04f 30ff 	mov.w	r0, #4294967295
 8002cc6:	4770      	bx	lr
 8002cc8:	20000b8c 	.word	0x20000b8c

08002ccc <_kill>:
 8002ccc:	4b02      	ldr	r3, [pc, #8]	; (8002cd8 <_kill+0xc>)
 8002cce:	2258      	movs	r2, #88	; 0x58
 8002cd0:	601a      	str	r2, [r3, #0]
 8002cd2:	f04f 30ff 	mov.w	r0, #4294967295
 8002cd6:	4770      	bx	lr
 8002cd8:	20000b8c 	.word	0x20000b8c

08002cdc <_sbrk>:
 8002cdc:	4b04      	ldr	r3, [pc, #16]	; (8002cf0 <_sbrk+0x14>)
 8002cde:	6819      	ldr	r1, [r3, #0]
 8002ce0:	4602      	mov	r2, r0
 8002ce2:	b909      	cbnz	r1, 8002ce8 <_sbrk+0xc>
 8002ce4:	4903      	ldr	r1, [pc, #12]	; (8002cf4 <_sbrk+0x18>)
 8002ce6:	6019      	str	r1, [r3, #0]
 8002ce8:	6818      	ldr	r0, [r3, #0]
 8002cea:	4402      	add	r2, r0
 8002cec:	601a      	str	r2, [r3, #0]
 8002cee:	4770      	bx	lr
 8002cf0:	20000b88 	.word	0x20000b88
 8002cf4:	20000b90 	.word	0x20000b90

08002cf8 <_exit>:
 8002cf8:	e7fe      	b.n	8002cf8 <_exit>
	...

08002cfc <_init>:
 8002cfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002cfe:	bf00      	nop
 8002d00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d02:	bc08      	pop	{r3}
 8002d04:	469e      	mov	lr, r3
 8002d06:	4770      	bx	lr

08002d08 <_fini>:
 8002d08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d0a:	bf00      	nop
 8002d0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d0e:	bc08      	pop	{r3}
 8002d10:	469e      	mov	lr, r3
 8002d12:	4770      	bx	lr
