
*** Running vivado
    with args -log ip_design_proc_sys_reset_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ip_design_proc_sys_reset_0_0.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source ip_design_proc_sys_reset_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'u:/ensc452/FinalProject/Zynq_book/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'u:/ensc452/FinalProject/Zynq_book/vga_tutorial_students/vga_tutorial_students/vga_controller_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'u:/ensc452/FinalProject/Zynq_book/LFSR_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'ac.uk:user:lms_pcore:1.0'. The one found in IP location 'u:/ensc452/FinalProject/Zynq_book/ip_repo' will take precedence over the same IP in location u:/ensc452/FinalProject/Zynq_book/ip_repo/ac.uk_user_lms_pcore_1.0
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ip_design_proc_sys_reset_0_0, cache-ID = bc36639ec87c32ac.
INFO: [Common 17-206] Exiting Vivado at Fri Mar  7 18:26:15 2025...
