Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Thu Aug 14 19:45:58 2025
| Host         : ASTROFRANK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_lab8_timing_summary_routed.rpt -pb top_lab8_timing_summary_routed.pb -rpx top_lab8_timing_summary_routed.rpx -warn_on_violation
| Design       : top_lab8
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    120         
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (120)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (272)
5. checking no_input_delay (10)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (120)
--------------------------
 There are 44 register/latch pins with no clock driven by root clock pin: u_div/clk_1k_reg/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: u_div/clk_pwm_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (272)
--------------------------------------------------
 There are 272 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.611        0.000                      0                   32        0.235        0.000                      0                   32        4.500        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.611        0.000                      0                   32        0.235        0.000                      0                   32        4.500        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.611ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.235ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.611ns  (required time - arrival time)
  Source:                 u_div/c1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_div/c1_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.388ns  (logic 1.923ns (56.753%)  route 1.465ns (43.247%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.626     5.229    u_div/CLK
    SLICE_X56Y94         FDCE                                         r  u_div/c1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y94         FDCE (Prop_fdce_C_Q)         0.518     5.747 r  u_div/c1_reg[1]/Q
                         net (fo=2, routed)           0.593     6.339    u_div/c1[1]
    SLICE_X55Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.995 r  u_div/c10_carry/CO[3]
                         net (fo=1, routed)           0.000     6.995    u_div/c10_carry_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.109 r  u_div/c10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.109    u_div/c10_carry__0_n_0
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.223 r  u_div/c10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.223    u_div/c10_carry__1_n_0
    SLICE_X55Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.445 r  u_div/c10_carry__2/O[0]
                         net (fo=1, routed)           0.873     8.318    u_div/data0[13]
    SLICE_X54Y97         LUT5 (Prop_lut5_I4_O)        0.299     8.617 r  u_div/c1[13]_i_1/O
                         net (fo=1, routed)           0.000     8.617    u_div/c1_0[13]
    SLICE_X54Y97         FDCE                                         r  u_div/c1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.505    14.928    u_div/CLK
    SLICE_X54Y97         FDCE                                         r  u_div/c1_reg[13]/C
                         clock pessimism              0.259    15.187    
                         clock uncertainty           -0.035    15.151    
    SLICE_X54Y97         FDCE (Setup_fdce_C_D)        0.077    15.228    u_div/c1_reg[13]
  -------------------------------------------------------------------
                         required time                         15.228    
                         arrival time                          -8.617    
  -------------------------------------------------------------------
                         slack                                  6.611    

Slack (MET) :             6.674ns  (required time - arrival time)
  Source:                 u_div/c2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_div/c2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.281ns  (logic 1.554ns (47.359%)  route 1.727ns (52.641%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.632     5.235    u_div/CLK
    SLICE_X50Y95         FDCE                                         r  u_div/c2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.518     5.753 r  u_div/c2_reg[1]/Q
                         net (fo=14, routed)          0.650     6.403    u_div/c2[1]
    SLICE_X48Y95         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730     7.133 r  u_div/c2_reg[4]_i_2/O[3]
                         net (fo=1, routed)           1.077     8.210    u_div/c2_reg[4]_i_2_n_4
    SLICE_X49Y95         LUT6 (Prop_lut6_I5_O)        0.306     8.516 r  u_div/c2[4]_i_1/O
                         net (fo=1, routed)           0.000     8.516    u_div/c2_1[4]
    SLICE_X49Y95         FDCE                                         r  u_div/c2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.513    14.936    u_div/CLK
    SLICE_X49Y95         FDCE                                         r  u_div/c2_reg[4]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X49Y95         FDCE (Setup_fdce_C_D)        0.031    15.190    u_div/c2_reg[4]
  -------------------------------------------------------------------
                         required time                         15.190    
                         arrival time                          -8.516    
  -------------------------------------------------------------------
                         slack                                  6.674    

Slack (MET) :             6.733ns  (required time - arrival time)
  Source:                 u_div/c1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_div/c1_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.284ns  (logic 2.021ns (61.536%)  route 1.263ns (38.464%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.626     5.229    u_div/CLK
    SLICE_X56Y94         FDCE                                         r  u_div/c1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y94         FDCE (Prop_fdce_C_Q)         0.518     5.747 r  u_div/c1_reg[1]/Q
                         net (fo=2, routed)           0.593     6.339    u_div/c1[1]
    SLICE_X55Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.995 r  u_div/c10_carry/CO[3]
                         net (fo=1, routed)           0.000     6.995    u_div/c10_carry_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.109 r  u_div/c10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.109    u_div/c10_carry__0_n_0
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.223 r  u_div/c10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.223    u_div/c10_carry__1_n_0
    SLICE_X55Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.536 r  u_div/c10_carry__2/O[3]
                         net (fo=1, routed)           0.671     8.207    u_div/data0[16]
    SLICE_X56Y97         LUT5 (Prop_lut5_I4_O)        0.306     8.513 r  u_div/c1[16]_i_1/O
                         net (fo=1, routed)           0.000     8.513    u_div/c1_0[16]
    SLICE_X56Y97         FDCE                                         r  u_div/c1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.506    14.929    u_div/CLK
    SLICE_X56Y97         FDCE                                         r  u_div/c1_reg[16]/C
                         clock pessimism              0.276    15.205    
                         clock uncertainty           -0.035    15.169    
    SLICE_X56Y97         FDCE (Setup_fdce_C_D)        0.077    15.246    u_div/c1_reg[16]
  -------------------------------------------------------------------
                         required time                         15.246    
                         arrival time                          -8.513    
  -------------------------------------------------------------------
                         slack                                  6.733    

Slack (MET) :             6.739ns  (required time - arrival time)
  Source:                 u_div/c2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_div/c2_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.218ns  (logic 1.907ns (59.262%)  route 1.311ns (40.738%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.632     5.235    u_div/CLK
    SLICE_X50Y95         FDCE                                         r  u_div/c2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.518     5.753 r  u_div/c2_reg[1]/Q
                         net (fo=14, routed)          0.650     6.403    u_div/c2[1]
    SLICE_X48Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.059 r  u_div/c2_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.059    u_div/c2_reg[4]_i_2_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.173 r  u_div/c2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.173    u_div/c2_reg[8]_i_2_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.486 r  u_div/c2_reg[12]_i_4/O[3]
                         net (fo=1, routed)           0.661     8.147    u_div/c2_reg[12]_i_4_n_4
    SLICE_X49Y97         LUT6 (Prop_lut6_I5_O)        0.306     8.453 r  u_div/c2[12]_i_1/O
                         net (fo=1, routed)           0.000     8.453    u_div/c2_1[12]
    SLICE_X49Y97         FDCE                                         r  u_div/c2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.514    14.937    u_div/CLK
    SLICE_X49Y97         FDCE                                         r  u_div/c2_reg[12]/C
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X49Y97         FDCE (Setup_fdce_C_D)        0.031    15.191    u_div/c2_reg[12]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                          -8.453    
  -------------------------------------------------------------------
                         slack                                  6.739    

Slack (MET) :             6.838ns  (required time - arrival time)
  Source:                 u_div/c2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_div/c2_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.119ns  (logic 1.809ns (58.008%)  route 1.310ns (41.992%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.632     5.235    u_div/CLK
    SLICE_X50Y95         FDCE                                         r  u_div/c2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.518     5.753 r  u_div/c2_reg[1]/Q
                         net (fo=14, routed)          0.650     6.403    u_div/c2[1]
    SLICE_X48Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.059 r  u_div/c2_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.059    u_div/c2_reg[4]_i_2_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.173 r  u_div/c2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.173    u_div/c2_reg[8]_i_2_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.395 r  u_div/c2_reg[12]_i_4/O[0]
                         net (fo=1, routed)           0.659     8.054    u_div/c2_reg[12]_i_4_n_7
    SLICE_X49Y97         LUT6 (Prop_lut6_I5_O)        0.299     8.353 r  u_div/c2[9]_i_1/O
                         net (fo=1, routed)           0.000     8.353    u_div/c2_1[9]
    SLICE_X49Y97         FDCE                                         r  u_div/c2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.514    14.937    u_div/CLK
    SLICE_X49Y97         FDCE                                         r  u_div/c2_reg[9]/C
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X49Y97         FDCE (Setup_fdce_C_D)        0.031    15.191    u_div/c2_reg[9]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                          -8.353    
  -------------------------------------------------------------------
                         slack                                  6.838    

Slack (MET) :             6.847ns  (required time - arrival time)
  Source:                 u_div/c1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_div/c1_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.156ns  (logic 1.907ns (60.426%)  route 1.249ns (39.574%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.626     5.229    u_div/CLK
    SLICE_X56Y94         FDCE                                         r  u_div/c1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y94         FDCE (Prop_fdce_C_Q)         0.518     5.747 r  u_div/c1_reg[1]/Q
                         net (fo=2, routed)           0.593     6.339    u_div/c1[1]
    SLICE_X55Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.995 r  u_div/c10_carry/CO[3]
                         net (fo=1, routed)           0.000     6.995    u_div/c10_carry_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.109 r  u_div/c10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.109    u_div/c10_carry__0_n_0
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.422 r  u_div/c10_carry__1/O[3]
                         net (fo=1, routed)           0.656     8.079    u_div/data0[12]
    SLICE_X54Y96         LUT5 (Prop_lut5_I4_O)        0.306     8.385 r  u_div/c1[12]_i_1/O
                         net (fo=1, routed)           0.000     8.385    u_div/c1_0[12]
    SLICE_X54Y96         FDCE                                         r  u_div/c1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.504    14.927    u_div/CLK
    SLICE_X54Y96         FDCE                                         r  u_div/c1_reg[12]/C
                         clock pessimism              0.259    15.186    
                         clock uncertainty           -0.035    15.150    
    SLICE_X54Y96         FDCE (Setup_fdce_C_D)        0.081    15.231    u_div/c1_reg[12]
  -------------------------------------------------------------------
                         required time                         15.231    
                         arrival time                          -8.385    
  -------------------------------------------------------------------
                         slack                                  6.847    

Slack (MET) :             6.879ns  (required time - arrival time)
  Source:                 u_div/c2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_div/c2_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.078ns  (logic 1.925ns (62.536%)  route 1.153ns (37.464%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.632     5.235    u_div/CLK
    SLICE_X50Y95         FDCE                                         r  u_div/c2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.518     5.753 r  u_div/c2_reg[1]/Q
                         net (fo=14, routed)          0.650     6.403    u_div/c2[1]
    SLICE_X48Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.059 r  u_div/c2_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.059    u_div/c2_reg[4]_i_2_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.173 r  u_div/c2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.173    u_div/c2_reg[8]_i_2_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.507 r  u_div/c2_reg[12]_i_4/O[1]
                         net (fo=1, routed)           0.503     8.010    u_div/c2_reg[12]_i_4_n_6
    SLICE_X49Y97         LUT6 (Prop_lut6_I5_O)        0.303     8.313 r  u_div/c2[10]_i_1/O
                         net (fo=1, routed)           0.000     8.313    u_div/c2_1[10]
    SLICE_X49Y97         FDCE                                         r  u_div/c2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.514    14.937    u_div/CLK
    SLICE_X49Y97         FDCE                                         r  u_div/c2_reg[10]/C
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X49Y97         FDCE (Setup_fdce_C_D)        0.032    15.192    u_div/c2_reg[10]
  -------------------------------------------------------------------
                         required time                         15.192    
                         arrival time                          -8.313    
  -------------------------------------------------------------------
                         slack                                  6.879    

Slack (MET) :             6.905ns  (required time - arrival time)
  Source:                 u_div/c1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_div/c1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.111ns  (logic 1.695ns (54.480%)  route 1.416ns (45.520%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.626     5.229    u_div/CLK
    SLICE_X56Y94         FDCE                                         r  u_div/c1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y94         FDCE (Prop_fdce_C_Q)         0.518     5.747 r  u_div/c1_reg[1]/Q
                         net (fo=2, routed)           0.593     6.339    u_div/c1[1]
    SLICE_X55Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.995 r  u_div/c10_carry/CO[3]
                         net (fo=1, routed)           0.000     6.995    u_div/c10_carry_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.217 r  u_div/c10_carry__0/O[0]
                         net (fo=1, routed)           0.824     8.041    u_div/data0[5]
    SLICE_X56Y95         LUT5 (Prop_lut5_I4_O)        0.299     8.340 r  u_div/c1[5]_i_1/O
                         net (fo=1, routed)           0.000     8.340    u_div/c1_0[5]
    SLICE_X56Y95         FDCE                                         r  u_div/c1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.505    14.928    u_div/CLK
    SLICE_X56Y95         FDCE                                         r  u_div/c1_reg[5]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X56Y95         FDCE (Setup_fdce_C_D)        0.077    15.245    u_div/c1_reg[5]
  -------------------------------------------------------------------
                         required time                         15.245    
                         arrival time                          -8.340    
  -------------------------------------------------------------------
                         slack                                  6.905    

Slack (MET) :             6.940ns  (required time - arrival time)
  Source:                 u_div/c1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_div/c1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.060ns  (logic 1.809ns (59.115%)  route 1.251ns (40.885%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.626     5.229    u_div/CLK
    SLICE_X56Y94         FDCE                                         r  u_div/c1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y94         FDCE (Prop_fdce_C_Q)         0.518     5.747 r  u_div/c1_reg[1]/Q
                         net (fo=2, routed)           0.593     6.339    u_div/c1[1]
    SLICE_X55Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.995 r  u_div/c10_carry/CO[3]
                         net (fo=1, routed)           0.000     6.995    u_div/c10_carry_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.109 r  u_div/c10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.109    u_div/c10_carry__0_n_0
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.331 r  u_div/c10_carry__1/O[0]
                         net (fo=1, routed)           0.658     7.990    u_div/data0[9]
    SLICE_X54Y96         LUT5 (Prop_lut5_I4_O)        0.299     8.289 r  u_div/c1[9]_i_1/O
                         net (fo=1, routed)           0.000     8.289    u_div/c1_0[9]
    SLICE_X54Y96         FDCE                                         r  u_div/c1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.504    14.927    u_div/CLK
    SLICE_X54Y96         FDCE                                         r  u_div/c1_reg[9]/C
                         clock pessimism              0.259    15.186    
                         clock uncertainty           -0.035    15.150    
    SLICE_X54Y96         FDCE (Setup_fdce_C_D)        0.079    15.229    u_div/c1_reg[9]
  -------------------------------------------------------------------
                         required time                         15.229    
                         arrival time                          -8.289    
  -------------------------------------------------------------------
                         slack                                  6.940    

Slack (MET) :             6.953ns  (required time - arrival time)
  Source:                 u_div/c1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_div/c1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.047ns  (logic 1.925ns (63.171%)  route 1.122ns (36.829%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.626     5.229    u_div/CLK
    SLICE_X56Y94         FDCE                                         r  u_div/c1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y94         FDCE (Prop_fdce_C_Q)         0.518     5.747 r  u_div/c1_reg[1]/Q
                         net (fo=2, routed)           0.593     6.339    u_div/c1[1]
    SLICE_X55Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.995 r  u_div/c10_carry/CO[3]
                         net (fo=1, routed)           0.000     6.995    u_div/c10_carry_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.109 r  u_div/c10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.109    u_div/c10_carry__0_n_0
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.443 r  u_div/c10_carry__1/O[1]
                         net (fo=1, routed)           0.530     7.973    u_div/data0[10]
    SLICE_X54Y96         LUT5 (Prop_lut5_I4_O)        0.303     8.276 r  u_div/c1[10]_i_1/O
                         net (fo=1, routed)           0.000     8.276    u_div/c1_0[10]
    SLICE_X54Y96         FDCE                                         r  u_div/c1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.504    14.927    u_div/CLK
    SLICE_X54Y96         FDCE                                         r  u_div/c1_reg[10]/C
                         clock pessimism              0.259    15.186    
                         clock uncertainty           -0.035    15.150    
    SLICE_X54Y96         FDCE (Setup_fdce_C_D)        0.079    15.229    u_div/c1_reg[10]
  -------------------------------------------------------------------
                         required time                         15.229    
                         arrival time                          -8.276    
  -------------------------------------------------------------------
                         slack                                  6.953    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 u_div/c2_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_div/c2_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.624%)  route 0.155ns (45.376%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.567     1.486    u_div/CLK
    SLICE_X49Y97         FDCE                                         r  u_div/c2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y97         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  u_div/c2_reg[12]/Q
                         net (fo=14, routed)          0.155     1.782    u_div/c2[12]
    SLICE_X49Y96         LUT6 (Prop_lut6_I3_O)        0.045     1.827 r  u_div/c2[5]_i_1/O
                         net (fo=1, routed)           0.000     1.827    u_div/c2_1[5]
    SLICE_X49Y96         FDCE                                         r  u_div/c2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.837     2.002    u_div/CLK
    SLICE_X49Y96         FDCE                                         r  u_div/c2_reg[5]/C
                         clock pessimism             -0.500     1.501    
    SLICE_X49Y96         FDCE (Hold_fdce_C_D)         0.091     1.592    u_div/c2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 u_div/c2_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_div/c2_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.480%)  route 0.168ns (47.520%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.567     1.486    u_div/CLK
    SLICE_X49Y97         FDCE                                         r  u_div/c2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y97         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  u_div/c2_reg[12]/Q
                         net (fo=14, routed)          0.168     1.796    u_div/c2[12]
    SLICE_X49Y96         LUT6 (Prop_lut6_I3_O)        0.045     1.841 r  u_div/c2[7]_i_1/O
                         net (fo=1, routed)           0.000     1.841    u_div/c2_1[7]
    SLICE_X49Y96         FDCE                                         r  u_div/c2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.837     2.002    u_div/CLK
    SLICE_X49Y96         FDCE                                         r  u_div/c2_reg[7]/C
                         clock pessimism             -0.500     1.501    
    SLICE_X49Y96         FDCE (Hold_fdce_C_D)         0.092     1.593    u_div/c2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u_div/clk_1k_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_div/clk_1k_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.565     1.484    u_div/CLK
    SLICE_X56Y96         FDCE                                         r  u_div/clk_1k_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y96         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  u_div/clk_1k_reg/Q
                         net (fo=2, routed)           0.175     1.824    u_div/clk_1k
    SLICE_X56Y96         LUT5 (Prop_lut5_I4_O)        0.045     1.869 r  u_div/clk_1k_i_1/O
                         net (fo=1, routed)           0.000     1.869    u_div/clk_1k_i_1_n_0
    SLICE_X56Y96         FDCE                                         r  u_div/clk_1k_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.835     2.000    u_div/CLK
    SLICE_X56Y96         FDCE                                         r  u_div/clk_1k_reg/C
                         clock pessimism             -0.515     1.484    
    SLICE_X56Y96         FDCE (Hold_fdce_C_D)         0.120     1.604    u_div/clk_1k_reg
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 u_div/c2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_div/c2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.565     1.484    u_div/CLK
    SLICE_X50Y95         FDCE                                         r  u_div/c2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.164     1.648 f  u_div/c2_reg[1]/Q
                         net (fo=14, routed)          0.187     1.836    u_div/c2[1]
    SLICE_X50Y95         LUT6 (Prop_lut6_I4_O)        0.045     1.881 r  u_div/c2[1]_i_1/O
                         net (fo=1, routed)           0.000     1.881    u_div/c2_1[1]
    SLICE_X50Y95         FDCE                                         r  u_div/c2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.835     2.000    u_div/CLK
    SLICE_X50Y95         FDCE                                         r  u_div/c2_reg[1]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X50Y95         FDCE (Hold_fdce_C_D)         0.120     1.604    u_div/c2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 u_div/c2_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_div/c2_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.155%)  route 0.192ns (50.845%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.567     1.486    u_div/CLK
    SLICE_X49Y97         FDCE                                         r  u_div/c2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y97         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  u_div/c2_reg[12]/Q
                         net (fo=14, routed)          0.192     1.820    u_div/c2[12]
    SLICE_X49Y97         LUT6 (Prop_lut6_I3_O)        0.045     1.865 r  u_div/c2[12]_i_1/O
                         net (fo=1, routed)           0.000     1.865    u_div/c2_1[12]
    SLICE_X49Y97         FDCE                                         r  u_div/c2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.838     2.003    u_div/CLK
    SLICE_X49Y97         FDCE                                         r  u_div/c2_reg[12]/C
                         clock pessimism             -0.516     1.486    
    SLICE_X49Y97         FDCE (Hold_fdce_C_D)         0.092     1.578    u_div/c2_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 u_div/c2_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_div/c2_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.025%)  route 0.193ns (50.975%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.567     1.486    u_div/CLK
    SLICE_X49Y97         FDCE                                         r  u_div/c2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y97         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  u_div/c2_reg[12]/Q
                         net (fo=14, routed)          0.193     1.821    u_div/c2[12]
    SLICE_X49Y97         LUT6 (Prop_lut6_I3_O)        0.045     1.866 r  u_div/c2[11]_i_1/O
                         net (fo=1, routed)           0.000     1.866    u_div/c2_1[11]
    SLICE_X49Y97         FDCE                                         r  u_div/c2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.838     2.003    u_div/CLK
    SLICE_X49Y97         FDCE                                         r  u_div/c2_reg[11]/C
                         clock pessimism             -0.516     1.486    
    SLICE_X49Y97         FDCE (Hold_fdce_C_D)         0.091     1.577    u_div/c2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 u_div/c2_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_div/clk_pwm_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.186ns (41.161%)  route 0.266ns (58.839%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.567     1.486    u_div/CLK
    SLICE_X49Y97         FDCE                                         r  u_div/c2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y97         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  u_div/c2_reg[12]/Q
                         net (fo=14, routed)          0.266     1.893    u_div/c2[12]
    SLICE_X50Y96         LUT6 (Prop_lut6_I3_O)        0.045     1.938 r  u_div/clk_pwm_i_1/O
                         net (fo=1, routed)           0.000     1.938    u_div/clk_pwm_i_1_n_0
    SLICE_X50Y96         FDCE                                         r  u_div/clk_pwm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.835     2.000    u_div/CLK
    SLICE_X50Y96         FDCE                                         r  u_div/clk_pwm_reg/C
                         clock pessimism             -0.479     1.520    
    SLICE_X50Y96         FDCE (Hold_fdce_C_D)         0.121     1.641    u_div/clk_pwm_reg
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 u_div/c2_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_div/c2_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.186ns (41.070%)  route 0.267ns (58.930%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.567     1.486    u_div/CLK
    SLICE_X49Y97         FDCE                                         r  u_div/c2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y97         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  u_div/c2_reg[12]/Q
                         net (fo=14, routed)          0.267     1.894    u_div/c2[12]
    SLICE_X50Y96         LUT6 (Prop_lut6_I3_O)        0.045     1.939 r  u_div/c2[8]_i_1/O
                         net (fo=1, routed)           0.000     1.939    u_div/c2_1[8]
    SLICE_X50Y96         FDCE                                         r  u_div/c2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.835     2.000    u_div/CLK
    SLICE_X50Y96         FDCE                                         r  u_div/c2_reg[8]/C
                         clock pessimism             -0.479     1.520    
    SLICE_X50Y96         FDCE (Hold_fdce_C_D)         0.120     1.640    u_div/c2_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 u_div/c2_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_div/c2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.186ns (43.710%)  route 0.240ns (56.290%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.567     1.486    u_div/CLK
    SLICE_X49Y97         FDCE                                         r  u_div/c2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y97         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  u_div/c2_reg[12]/Q
                         net (fo=14, routed)          0.240     1.867    u_div/c2[12]
    SLICE_X49Y95         LUT6 (Prop_lut6_I3_O)        0.045     1.912 r  u_div/c2[4]_i_1/O
                         net (fo=1, routed)           0.000     1.912    u_div/c2_1[4]
    SLICE_X49Y95         FDCE                                         r  u_div/c2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.837     2.002    u_div/CLK
    SLICE_X49Y95         FDCE                                         r  u_div/c2_reg[4]/C
                         clock pessimism             -0.500     1.501    
    SLICE_X49Y95         FDCE (Hold_fdce_C_D)         0.092     1.593    u_div/c2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 u_div/c2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_div/c2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.260%)  route 0.233ns (52.740%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.565     1.484    u_div/CLK
    SLICE_X50Y95         FDCE                                         r  u_div/c2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.164     1.648 f  u_div/c2_reg[0]/Q
                         net (fo=3, routed)           0.233     1.882    u_div/c2[0]
    SLICE_X50Y95         LUT1 (Prop_lut1_I0_O)        0.045     1.927 r  u_div/c2[0]_i_1/O
                         net (fo=1, routed)           0.000     1.927    u_div/c2_1[0]
    SLICE_X50Y95         FDCE                                         r  u_div/c2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.835     2.000    u_div/CLK
    SLICE_X50Y95         FDCE                                         r  u_div/c2_reg[0]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X50Y95         FDCE (Hold_fdce_C_D)         0.121     1.605    u_div/c2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.321    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y94    u_div/c1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y96    u_div/c1_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y96    u_div/c1_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y96    u_div/c1_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y97    u_div/c1_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y97    u_div/c1_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y97    u_div/c1_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y97    u_div/c1_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y94    u_div/c1_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y94    u_div/c1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y94    u_div/c1_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y96    u_div/c1_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y96    u_div/c1_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y96    u_div/c1_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y96    u_div/c1_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y96    u_div/c1_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y96    u_div/c1_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y97    u_div/c1_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y97    u_div/c1_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y94    u_div/c1_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y94    u_div/c1_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y96    u_div/c1_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y96    u_div/c1_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y96    u_div/c1_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y96    u_div/c1_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y96    u_div/c1_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y96    u_div/c1_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y97    u_div/c1_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y97    u_div/c1_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           282 Endpoints
Min Delay           282 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_fsm/slot_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.700ns  (logic 4.336ns (56.319%)  route 3.363ns (43.681%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE                         0.000     0.000 r  u_fsm/slot_reg[1]/C
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  u_fsm/slot_reg[1]/Q
                         net (fo=9, routed)           0.695     1.151    u_fsm/slot[1]
    SLICE_X0Y85          LUT2 (Prop_lut2_I0_O)        0.152     1.303 r  u_fsm/LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.668     3.971    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.728     7.700 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.700    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pwm/pwm_b_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            RGB2_B
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.694ns  (logic 4.176ns (54.281%)  route 3.517ns (45.719%))
  Logic Levels:           3  (FDCE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDCE                         0.000     0.000 r  u_pwm/pwm_b_reg/C
    SLICE_X2Y84          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  u_pwm/pwm_b_reg/Q
                         net (fo=1, routed)           0.805     1.323    u_pwm/pwm_b
    SLICE_X2Y87          LUT1 (Prop_lut1_I0_O)        0.124     1.447 r  u_pwm/RGB1_B_OBUF_inst_i_1/O
                         net (fo=2, routed)           2.712     4.159    RGB2_B_OBUF
    G14                  OBUF (Prop_obuf_I_O)         3.534     7.694 r  RGB2_B_OBUF_inst/O
                         net (fo=0)                   0.000     7.694    RGB2_B
    G14                                                               r  RGB2_B (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pwm/pwm_g_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            RGB2_G
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.389ns  (logic 4.121ns (55.772%)  route 3.268ns (44.228%))
  Logic Levels:           3  (FDCE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDCE                         0.000     0.000 r  u_pwm/pwm_g_reg/C
    SLICE_X4Y84          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  u_pwm/pwm_g_reg/Q
                         net (fo=1, routed)           0.639     1.095    u_pwm/pwm_g
    SLICE_X5Y86          LUT1 (Prop_lut1_I0_O)        0.124     1.219 r  u_pwm/RGB1_G_OBUF_inst_i_1/O
                         net (fo=2, routed)           2.629     3.848    RGB2_G_OBUF
    R11                  OBUF (Prop_obuf_I_O)         3.541     7.389 r  RGB2_G_OBUF_inst/O
                         net (fo=0)                   0.000     7.389    RGB2_G
    R11                                                               r  RGB2_G (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm/slot_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.338ns  (logic 4.133ns (56.320%)  route 3.205ns (43.680%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE                         0.000     0.000 r  u_fsm/slot_reg[1]/C
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_fsm/slot_reg[1]/Q
                         net (fo=9, routed)           0.695     1.151    u_fsm/slot[1]
    SLICE_X0Y85          LUT2 (Prop_lut2_I0_O)        0.124     1.275 r  u_fsm/LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.510     3.785    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553     7.338 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.338    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pwm/pwm_r_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            RGB2_R
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.205ns  (logic 4.104ns (56.956%)  route 3.101ns (43.044%))
  Logic Levels:           3  (FDCE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE                         0.000     0.000 r  u_pwm/pwm_r_reg/C
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  u_pwm/pwm_r_reg/Q
                         net (fo=1, routed)           1.138     1.594    u_pwm/pwm_r
    SLICE_X0Y79          LUT1 (Prop_lut1_I0_O)        0.124     1.718 r  u_pwm/RGB1_R_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.964     3.681    RGB2_R_OBUF
    N16                  OBUF (Prop_obuf_I_O)         3.524     7.205 r  RGB2_R_OBUF_inst/O
                         net (fo=0)                   0.000     7.205    RGB2_R
    N16                                                               r  RGB2_R (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pwm/pwm_r_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            RGB1_R
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.059ns  (logic 4.097ns (58.047%)  route 2.961ns (41.953%))
  Logic Levels:           3  (FDCE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE                         0.000     0.000 r  u_pwm/pwm_r_reg/C
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  u_pwm/pwm_r_reg/Q
                         net (fo=1, routed)           1.138     1.594    u_pwm/pwm_r
    SLICE_X0Y79          LUT1 (Prop_lut1_I0_O)        0.124     1.718 r  u_pwm/RGB1_R_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.824     3.541    RGB2_R_OBUF
    N15                  OBUF (Prop_obuf_I_O)         3.517     7.059 r  RGB1_R_OBUF_inst/O
                         net (fo=0)                   0.000     7.059    RGB1_R
    N15                                                               r  RGB1_R (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm/slot_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.053ns  (logic 4.115ns (58.351%)  route 2.937ns (41.649%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE                         0.000     0.000 r  u_fsm/slot_reg[1]/C
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  u_fsm/slot_reg[1]/Q
                         net (fo=9, routed)           0.692     1.148    u_fsm/slot[1]
    SLICE_X0Y85          LUT2 (Prop_lut2_I1_O)        0.124     1.272 r  u_fsm/LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.245     3.517    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535     7.053 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.053    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pwm/pwm_b_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            RGB1_B
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.879ns  (logic 4.209ns (61.197%)  route 2.669ns (38.803%))
  Logic Levels:           3  (FDCE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDCE                         0.000     0.000 r  u_pwm/pwm_b_reg/C
    SLICE_X2Y84          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  u_pwm/pwm_b_reg/Q
                         net (fo=1, routed)           0.805     1.323    u_pwm/pwm_b
    SLICE_X2Y87          LUT1 (Prop_lut1_I0_O)        0.124     1.447 r  u_pwm/RGB1_B_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.864     3.311    RGB2_B_OBUF
    R12                  OBUF (Prop_obuf_I_O)         3.567     6.879 r  RGB1_B_OBUF_inst/O
                         net (fo=0)                   0.000     6.879    RGB1_B
    R12                                                               r  RGB1_B (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm/slot_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.725ns  (logic 4.361ns (64.839%)  route 2.365ns (35.161%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE                         0.000     0.000 r  u_fsm/slot_reg[1]/C
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_fsm/slot_reg[1]/Q
                         net (fo=9, routed)           0.692     1.148    u_fsm/slot[1]
    SLICE_X0Y85          LUT2 (Prop_lut2_I0_O)        0.152     1.300 r  u_fsm/LED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.673     2.973    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.753     6.725 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.725    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pwm/pwm_g_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            RGB1_G
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.643ns  (logic 4.101ns (61.736%)  route 2.542ns (38.264%))
  Logic Levels:           3  (FDCE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDCE                         0.000     0.000 r  u_pwm/pwm_g_reg/C
    SLICE_X4Y84          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  u_pwm/pwm_g_reg/Q
                         net (fo=1, routed)           0.639     1.095    u_pwm/pwm_g
    SLICE_X5Y86          LUT1 (Prop_lut1_I0_O)        0.124     1.219 r  u_pwm/RGB1_G_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.903     3.122    RGB2_G_OBUF
    M16                  OBUF (Prop_obuf_I_O)         3.521     6.643 r  RGB1_G_OBUF_inst/O
                         net (fo=0)                   0.000     6.643    RGB1_G
    M16                                                               r  RGB1_G (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reg_g_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            g_q1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDCE                         0.000     0.000 r  reg_g_reg[2]/C
    SLICE_X5Y82          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  reg_g_reg[2]/Q
                         net (fo=1, routed)           0.101     0.242    reg_g[2]
    SLICE_X6Y82          FDCE                                         r  g_q1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_b_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            b_q1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.141ns (57.984%)  route 0.102ns (42.016%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDCE                         0.000     0.000 r  reg_b_reg[2]/C
    SLICE_X1Y82          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  reg_b_reg[2]/Q
                         net (fo=1, routed)           0.102     0.243    reg_b[2]
    SLICE_X2Y82          FDCE                                         r  b_q1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_b_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            b_q1_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDCE                         0.000     0.000 r  reg_b_reg[0]/C
    SLICE_X3Y83          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  reg_b_reg[0]/Q
                         net (fo=1, routed)           0.110     0.251    reg_b[0]
    SLICE_X3Y82          FDCE                                         r  b_q1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_q1_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            g_q2_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDCE                         0.000     0.000 r  g_q1_reg[4]/C
    SLICE_X7Y80          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  g_q1_reg[4]/Q
                         net (fo=1, routed)           0.110     0.251    g_q1[4]
    SLICE_X7Y80          FDCE                                         r  g_q2_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_q1_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            r_q2_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDCE                         0.000     0.000 r  r_q1_reg[5]/C
    SLICE_X7Y83          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  r_q1_reg[5]/Q
                         net (fo=1, routed)           0.110     0.251    r_q1[5]
    SLICE_X7Y83          FDCE                                         r  r_q2_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_q1_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            g_q2_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDCE                         0.000     0.000 r  g_q1_reg[1]/C
    SLICE_X7Y84          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  g_q1_reg[1]/Q
                         net (fo=1, routed)           0.112     0.253    g_q1[1]
    SLICE_X6Y84          FDCE                                         r  g_q2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_res_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            res_q1_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDCE                         0.000     0.000 r  reg_res_reg[6]/C
    SLICE_X3Y86          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  reg_res_reg[6]/Q
                         net (fo=1, routed)           0.113     0.254    reg_res[6]
    SLICE_X2Y85          FDCE                                         r  res_q1_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_q1_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            b_q2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDCE                         0.000     0.000 r  b_q1_reg[2]/C
    SLICE_X2Y82          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  b_q1_reg[2]/Q
                         net (fo=1, routed)           0.110     0.274    b_q1[2]
    SLICE_X2Y82          FDCE                                         r  b_q2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_q1_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            g_q2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDCE                         0.000     0.000 r  g_q1_reg[2]/C
    SLICE_X6Y82          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  g_q1_reg[2]/Q
                         net (fo=1, routed)           0.110     0.274    g_q1[2]
    SLICE_X6Y82          FDCE                                         r  g_q2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_q1_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            g_q2_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDCE                         0.000     0.000 r  g_q1_reg[6]/C
    SLICE_X6Y83          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  g_q1_reg[6]/Q
                         net (fo=1, routed)           0.110     0.274    g_q1[6]
    SLICE_X6Y83          FDCE                                         r  g_q2_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            u_div/c1_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.280ns  (logic 1.477ns (23.512%)  route 4.803ns (76.488%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=152, routed)         4.803     6.280    u_div/AR[0]
    SLICE_X54Y94         FDCE                                         f  u_div/c1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.504     4.927    u_div/CLK
    SLICE_X54Y94         FDCE                                         r  u_div/c1_reg[0]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            u_div/c1_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.280ns  (logic 1.477ns (23.512%)  route 4.803ns (76.488%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=152, routed)         4.803     6.280    u_div/AR[0]
    SLICE_X54Y94         FDCE                                         f  u_div/c1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.504     4.927    u_div/CLK
    SLICE_X54Y94         FDCE                                         r  u_div/c1_reg[2]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            u_div/c1_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.280ns  (logic 1.477ns (23.512%)  route 4.803ns (76.488%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=152, routed)         4.803     6.280    u_div/AR[0]
    SLICE_X54Y94         FDCE                                         f  u_div/c1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.504     4.927    u_div/CLK
    SLICE_X54Y94         FDCE                                         r  u_div/c1_reg[3]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            u_div/c1_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.280ns  (logic 1.477ns (23.512%)  route 4.803ns (76.488%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=152, routed)         4.803     6.280    u_div/AR[0]
    SLICE_X54Y94         FDCE                                         f  u_div/c1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.504     4.927    u_div/CLK
    SLICE_X54Y94         FDCE                                         r  u_div/c1_reg[4]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            u_div/c1_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.001ns  (logic 1.477ns (24.608%)  route 4.524ns (75.392%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=152, routed)         4.524     6.001    u_div/AR[0]
    SLICE_X54Y95         FDCE                                         f  u_div/c1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.504     4.927    u_div/CLK
    SLICE_X54Y95         FDCE                                         r  u_div/c1_reg[7]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            u_div/c1_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.001ns  (logic 1.477ns (24.608%)  route 4.524ns (75.392%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=152, routed)         4.524     6.001    u_div/AR[0]
    SLICE_X54Y95         FDCE                                         f  u_div/c1_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.504     4.927    u_div/CLK
    SLICE_X54Y95         FDCE                                         r  u_div/c1_reg[8]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            u_div/c1_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.963ns  (logic 1.477ns (24.764%)  route 4.486ns (75.236%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=152, routed)         4.486     5.963    u_div/AR[0]
    SLICE_X54Y96         FDCE                                         f  u_div/c1_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.504     4.927    u_div/CLK
    SLICE_X54Y96         FDCE                                         r  u_div/c1_reg[10]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            u_div/c1_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.963ns  (logic 1.477ns (24.764%)  route 4.486ns (75.236%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=152, routed)         4.486     5.963    u_div/AR[0]
    SLICE_X54Y96         FDCE                                         f  u_div/c1_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.504     4.927    u_div/CLK
    SLICE_X54Y96         FDCE                                         r  u_div/c1_reg[11]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            u_div/c1_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.963ns  (logic 1.477ns (24.764%)  route 4.486ns (75.236%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=152, routed)         4.486     5.963    u_div/AR[0]
    SLICE_X54Y96         FDCE                                         f  u_div/c1_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.504     4.927    u_div/CLK
    SLICE_X54Y96         FDCE                                         r  u_div/c1_reg[12]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            u_div/c1_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.963ns  (logic 1.477ns (24.764%)  route 4.486ns (75.236%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=152, routed)         4.486     5.963    u_div/AR[0]
    SLICE_X54Y96         FDCE                                         f  u_div/c1_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.504     4.927    u_div/CLK
    SLICE_X54Y96         FDCE                                         r  u_div/c1_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            u_div/c2_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.867ns  (logic 0.244ns (13.091%)  route 1.623ns (86.909%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BTNC_IBUF_inst/O
                         net (fo=152, routed)         1.623     1.867    u_div/AR[0]
    SLICE_X49Y97         FDCE                                         f  u_div/c2_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.838     2.003    u_div/CLK
    SLICE_X49Y97         FDCE                                         r  u_div/c2_reg[10]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            u_div/c2_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.867ns  (logic 0.244ns (13.091%)  route 1.623ns (86.909%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BTNC_IBUF_inst/O
                         net (fo=152, routed)         1.623     1.867    u_div/AR[0]
    SLICE_X49Y97         FDCE                                         f  u_div/c2_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.838     2.003    u_div/CLK
    SLICE_X49Y97         FDCE                                         r  u_div/c2_reg[11]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            u_div/c2_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.867ns  (logic 0.244ns (13.091%)  route 1.623ns (86.909%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BTNC_IBUF_inst/O
                         net (fo=152, routed)         1.623     1.867    u_div/AR[0]
    SLICE_X49Y97         FDCE                                         f  u_div/c2_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.838     2.003    u_div/CLK
    SLICE_X49Y97         FDCE                                         r  u_div/c2_reg[12]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            u_div/c2_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.867ns  (logic 0.244ns (13.091%)  route 1.623ns (86.909%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BTNC_IBUF_inst/O
                         net (fo=152, routed)         1.623     1.867    u_div/AR[0]
    SLICE_X49Y97         FDCE                                         f  u_div/c2_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.838     2.003    u_div/CLK
    SLICE_X49Y97         FDCE                                         r  u_div/c2_reg[9]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            u_div/c1_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.938ns  (logic 0.244ns (12.611%)  route 1.694ns (87.389%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BTNC_IBUF_inst/O
                         net (fo=152, routed)         1.694     1.938    u_div/AR[0]
    SLICE_X54Y97         FDCE                                         f  u_div/c1_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.835     2.000    u_div/CLK
    SLICE_X54Y97         FDCE                                         r  u_div/c1_reg[13]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            u_div/c1_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.938ns  (logic 0.244ns (12.611%)  route 1.694ns (87.389%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BTNC_IBUF_inst/O
                         net (fo=152, routed)         1.694     1.938    u_div/AR[0]
    SLICE_X54Y97         FDCE                                         f  u_div/c1_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.835     2.000    u_div/CLK
    SLICE_X54Y97         FDCE                                         r  u_div/c1_reg[14]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            u_div/c1_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.938ns  (logic 0.244ns (12.611%)  route 1.694ns (87.389%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BTNC_IBUF_inst/O
                         net (fo=152, routed)         1.694     1.938    u_div/AR[0]
    SLICE_X54Y97         FDCE                                         f  u_div/c1_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.835     2.000    u_div/CLK
    SLICE_X54Y97         FDCE                                         r  u_div/c1_reg[15]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            u_div/c2_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.950ns  (logic 0.244ns (12.537%)  route 1.705ns (87.463%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BTNC_IBUF_inst/O
                         net (fo=152, routed)         1.705     1.950    u_div/AR[0]
    SLICE_X50Y96         FDCE                                         f  u_div/c2_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.835     2.000    u_div/CLK
    SLICE_X50Y96         FDCE                                         r  u_div/c2_reg[8]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            u_div/clk_pwm_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.950ns  (logic 0.244ns (12.537%)  route 1.705ns (87.463%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BTNC_IBUF_inst/O
                         net (fo=152, routed)         1.705     1.950    u_div/AR[0]
    SLICE_X50Y96         FDCE                                         f  u_div/clk_pwm_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.835     2.000    u_div/CLK
    SLICE_X50Y96         FDCE                                         r  u_div/clk_pwm_reg/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            u_div/clk_1k_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.029ns  (logic 0.244ns (12.046%)  route 1.785ns (87.954%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BTNC_IBUF_inst/O
                         net (fo=152, routed)         1.785     2.029    u_div/AR[0]
    SLICE_X56Y96         FDCE                                         f  u_div/clk_1k_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.835     2.000    u_div/CLK
    SLICE_X56Y96         FDCE                                         r  u_div/clk_1k_reg/C





