design_2_Data_generator_0_0.v,verilog,xil_defaultlib,../../../bd/design_2/ip/design_2_Data_generator_0_0/sim/design_2_Data_generator_0_0.v,incdir="$ref_dir/../../../../USB_FIFO.srcs/sources_1/bd/design_2/ipshared/c923"incdir="../../../../USB_FIFO.srcs/sources_1/bd/design_2/ipshared/c923"
design_2_MPairStorageControll_0_0.v,verilog,xil_defaultlib,../../../bd/design_2/ip/design_2_MPairStorageControll_0_0/sim/design_2_MPairStorageControll_0_0.v,incdir="$ref_dir/../../../../USB_FIFO.srcs/sources_1/bd/design_2/ipshared/c923"incdir="../../../../USB_FIFO.srcs/sources_1/bd/design_2/ipshared/c923"
design_2_clk_wiz_1_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_2/ip/design_2_clk_wiz_1_0/design_2_clk_wiz_1_0_clk_wiz.v,incdir="$ref_dir/../../../../USB_FIFO.srcs/sources_1/bd/design_2/ipshared/c923"incdir="../../../../USB_FIFO.srcs/sources_1/bd/design_2/ipshared/c923"
design_2_clk_wiz_1_0.v,verilog,xil_defaultlib,../../../bd/design_2/ip/design_2_clk_wiz_1_0/design_2_clk_wiz_1_0.v,incdir="$ref_dir/../../../../USB_FIFO.srcs/sources_1/bd/design_2/ipshared/c923"incdir="../../../../USB_FIFO.srcs/sources_1/bd/design_2/ipshared/c923"
design_2_util_vector_logic_0_0.v,verilog,xil_defaultlib,../../../bd/design_2/ip/design_2_util_vector_logic_0_0/sim/design_2_util_vector_logic_0_0.v,incdir="$ref_dir/../../../../USB_FIFO.srcs/sources_1/bd/design_2/ipshared/c923"incdir="../../../../USB_FIFO.srcs/sources_1/bd/design_2/ipshared/c923"
design_2_USB_FIFO_0_0.v,verilog,xil_defaultlib,../../../bd/design_2/ip/design_2_USB_FIFO_0_0/sim/design_2_USB_FIFO_0_0.v,incdir="$ref_dir/../../../../USB_FIFO.srcs/sources_1/bd/design_2/ipshared/c923"incdir="../../../../USB_FIFO.srcs/sources_1/bd/design_2/ipshared/c923"
design_2.v,verilog,xil_defaultlib,../../../bd/design_2/sim/design_2.v,incdir="$ref_dir/../../../../USB_FIFO.srcs/sources_1/bd/design_2/ipshared/c923"incdir="../../../../USB_FIFO.srcs/sources_1/bd/design_2/ipshared/c923"
glbl.v,Verilog,xil_defaultlib,glbl.v
