// Seed: 155466867
module module_0 (
    output tri id_0,
    output supply0 id_1,
    output wor id_2,
    input tri id_3,
    output tri0 id_4,
    output uwire id_5
);
endmodule
module module_1 #(
    parameter id_15 = 32'd26,
    parameter id_20 = 32'd40
) (
    output wor id_0,
    input wor id_1,
    output uwire id_2,
    output uwire id_3,
    output uwire id_4,
    output uwire id_5,
    input supply0 id_6,
    output tri id_7,
    input tri id_8,
    input supply1 id_9,
    input wire id_10,
    input wire id_11,
    output tri1 id_12,
    input supply1 id_13,
    output uwire id_14,
    input tri _id_15,
    output wand id_16,
    output wire id_17
);
  wire id_19;
  always_latch @*;
  assign id_12 = 1'b0;
  wire _id_20;
  wire [id_20  ==  -1 'd0 ^  id_15 : -1] id_21, id_22;
  module_0 modCall_1 (
      id_16,
      id_14,
      id_16,
      id_13,
      id_4,
      id_16
  );
  wire [1 : id_15] id_23;
endmodule
