set NETLIST_CACHE(decoder_5_32,cells) {{schematic decoder_2_4} {schematic decoder_3_8}}
set netlist_props verilog
set netlist_level 1000
set NETLIST_CACHE(decoder_5_32,version) MMI_SUE4.4.0
set NETLIST_CACHE(decoder_5_32) {{module decoder_5_32 (in, out);} {	input	[4:0]	in;} {	output	[31:0]	out;} { } {	wire	[7:0]	dec_out;} { } {	decoder_3_8 decoder_3_8(.out(dec_out[7:0]), .s(in[2:0]));} {	decoder_2_4 decoder_2_4(.out(out[3:0]), .E(dec_out[0]), .a(in[4:3]));} {	decoder_2_4 decoder_2_1(.out(out[7:4]), .E(dec_out[1]), .a(in[4:3]));} {	decoder_2_4 decoder_2_2(.out(out[11:8]), .E(dec_out[2]), } {		.a(in[4:3]));} {	decoder_2_4 decoder_2_3(.out(out[15:12]), .E(dec_out[3]), } {		.a(in[4:3]));} {	decoder_2_4 decoder_2_5(.out(out[19:16]), .E(dec_out[4]), } {		.a(in[4:3]));} {	decoder_2_4 decoder_2_6(.out(out[27:24]), .E(dec_out[6]), } {		.a(in[4:3]));} {	decoder_2_4 decoder_2_7(.out(out[31:28]), .E(dec_out[7]), } {		.a(in[4:3]));} {	decoder_2_4 decoder_2_8(.out(out[23:20]), .E(dec_out[5]), } {		.a(in[4:3]));} {} {endmodule		// decoder_5_32} {}}
set NETLIST_CACHE(decoder_5_32,names) {{660 750 {1 in[4:3]}} {200 430 {1 in[4:3]}} {210 700 {1 in[2:0]}} {820 440 {0 dec_out[2]}} {820 990 {0 dec_out[7]}} {660 440 {1 dec_out[2]}} {910 190 {0 decoder_2_4}} {1020 640 {1 out[19:16]} {2 out[19:16]}} {660 990 {1 dec_out[7]}} {450 700 {0 dec_out[7:0]}} {910 440 {0 decoder_2_2}} {820 530 {0 in[4:3]}} {1020 170 {1 out[3:0]} {2 out[3:0]}} {910 990 {0 decoder_2_7}} {660 530 {1 in[4:3]}} {820 290 {0 in[4:3]}} {660 290 {1 in[4:3]}} {820 770 {0 dec_out[5]}} {1020 420 {1 out[11:8]} {2 out[11:8]}} {660 770 {1 dec_out[5]}} {1020 970 {1 out[31:28]} {2 out[31:28]}} {820 310 {0 dec_out[1]}} {910 770 {0 decoder_2_8}} {820 860 {0 in[4:3]}} {660 310 {1 dec_out[1]}} {660 860 {1 in[4:3]}} {820 550 {0 dec_out[3]}} {910 310 {0 decoder_2_1}} {660 550 {1 dec_out[3]}} {1020 750 {1 out[23:20]} {2 out[23:20]}} {350 780 {0 decoder_3_8}} {910 550 {0 decoder_2_3}} {820 640 {0 in[4:3]}} {250 700 {0 in[2:0]}} {660 640 {1 in[4:3]}} {530 700 {1 dec_out[7:0]}} {820 170 {0 in[4:3]}} {820 880 {0 dec_out[6]}} {1020 530 {1 out[15:12]} {2 out[15:12]}} {660 880 {1 dec_out[6]}} {660 170 {1 in[4:3]}} {1020 290 {1 out[7:4]} {2 out[7:4]}} {820 420 {0 in[4:3]}} {910 880 {0 decoder_2_6}} {820 970 {0 in[4:3]}} {660 420 {1 in[4:3]}} {660 970 {1 in[4:3]}} {820 660 {0 dec_out[4]}} {660 660 {1 dec_out[4]}} {1020 860 {1 out[27:24]} {2 out[27:24]}} {820 190 {0 dec_out[0]}} {910 660 {0 decoder_2_5}} {820 750 {0 in[4:3]}} {660 190 {1 dec_out[0]}}}
set NETLIST_CACHE(decoder_5_32,wires) {{210 700 250 700 in[2:0]} {660 170 820 170 in[4:3]} {660 190 820 190 dec_out[0]} {660 310 820 310 dec_out[1]} {660 440 820 440 dec_out[2]} {660 550 820 550 dec_out[3]} {660 660 820 660 dec_out[4]} {660 770 820 770 dec_out[5]} {660 880 820 880 dec_out[6]} {660 990 820 990 dec_out[7]} {450 700 530 700 dec_out[7:0]} {660 640 820 640 in[4:3]} {660 970 820 970 in[4:3]} {660 290 820 290 in[4:3]} {660 530 820 530 in[4:3]} {660 860 820 860 in[4:3]} {660 420 820 420 in[4:3]} {660 750 820 750 in[4:3]}}
