#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Apr 21 01:07:25 2025
# Process ID: 25264
# Current directory: C:/Users/Gokaraan/Documents/Composer/OFDM/HDL
# Command line: vivado.exe -mode batch -source ProjectGeneration.tcl -notrace
# Log file: C:/Users/Gokaraan/Documents/Composer/OFDM/HDL/vivado.log
# Journal file: C:/Users/Gokaraan/Documents/Composer/OFDM/HDL\vivado.jou
#-----------------------------------------------------------
source ProjectGeneration.tcl -notrace
WARNING: [Coretcl 2-176] No IPs found
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'ofdm_transreceiver_xfft_v9_1_i0' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'ofdm_transreceiver_xfft_v9_1_i0' to 'ofdm_transreceiver_xfft_v9_1_i0' is not allowed and is ignored.
IP Repository Located at : C:/Xilinx/Vivado/2020.2/data/ip
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
Adding File c:/Users/Gokaraan/Documents/Composer/OFDM/HDL/ip_catalog/ofdm_transreceiver.srcs/sources_1/ip/ofdm_transreceiver_xfft_v9_1_i0/ofdm_transreceiver_xfft_v9_1_i0.xci
Adding File C:/Users/Gokaraan/Documents/Composer/OFDM/HDL/sysgen/ofdm_transreceiver.xdc
Adding File C:/Users/Gokaraan/Documents/Composer/OFDM/HDL/sysgen/xpm_cc2c29_vivado.mem
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from TCL Argument).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Gokaraan/Documents/Composer/OFDM/HDL/ip'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/Gokaraan/Documents/Composer/OFDM/HDL/ip' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/Gokaraan/Documents/Composer/OFDM/HDL/ip_catalog'.)
0
Wrote  : <C:\Users\Gokaraan\Documents\Composer\OFDM\HDL\ip_catalog\ofdm_transreceiver.srcs\sources_1\bd\ofdm_transreceiver_bd\ofdm_transreceiver_bd.bd> 
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /ofdm_transreceiver_1/*'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /ofdm_transreceiver_1/*'
WARNING: [BD 5-670] It is required to provide a frequency value for a user created input clock port. Please use the <-freq_hz $freq_val> argument of the create_bd_port command. ie create_bd_port -dir I -type clk -freq_hz 100000000 clkin
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /ofdm_transreceiver_1/*'
Wrote  : <C:\Users\Gokaraan\Documents\Composer\OFDM\HDL\ip_catalog\ofdm_transreceiver.srcs\sources_1\bd\ofdm_transreceiver_bd\ofdm_transreceiver_bd.bd> 
INFO: [Common 17-206] Exiting Vivado at Mon Apr 21 01:07:43 2025...
