<div class="wiki-content"><h1 id="id-2020-06-05HWSymphonyStatus-HighLights"><u>HighLights</u></h1><ul><li>Nothing</li></ul><h1 id="id-2020-06-05HWSymphonyStatus-ArchitectureProgress"><u>Architecture Progress</u></h1><ul><li>Changed some parameters in ATUIs to removed pre map order dependencies.<ul><li>Enables more randomization in post map parameters after PAM table creation. </li></ul></li><li>Continued work on system parameters document<ul><li>example at: <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16161364/Example+System+Parameter+Document" data-linked-resource-id="16161364" data-linked-resource-version="15" data-linked-resource-type="page">Example System Parameter Document</a></li></ul></li></ul><h1 id="id-2020-06-05HWSymphonyStatus-ArchitecturalPlans"><u>Architectural Plans</u></h1><ul><li>Continue work on system parameters document.</li></ul><h1 id="id-2020-06-05HWSymphonyStatus-DesignProgress"><u>Design Progress</u></h1><ul><li class="wiki-content">RTL designers completed update of block CPRs:<ul><li class="wiki-content">Will review and look for errors</li><li class="wiki-content">Need to start integrating in the pre mapped CPRs.</li></ul></li><li class="wiki-content">Added more checks for errors associated with above inserted parameters.</li><li class="wiki-content">Worked with DV to generate meaningful reports for parameter coverage.</li><li class="wiki-content">Fixed bugs associated with mixed packet types support between target and initiators.</li><li class="wiki-content">Fixed bugs in DV and RTL about AxSize and AxLen calculations.</li><li class="wiki-content">Fixed bugs in splitter logic</li><li class="wiki-content">Fixed bugs in exclusive logic.</li><li class="wiki-content">Fixed more bugs associated with wide, 2048, AXI interfaces.</li><li class="wiki-content">Fixed verilator issues in WrEn = 0 and RdEn = 0 versions of ATUI_AXI and ATUT_AXI.<ul><li class="wiki-content">Need an interface update to AXI to removed unused wires.</li><li class="wiki-content">Short term fix to tie off unused wires.</li></ul></li><li class="wiki-content">Created an example for SW on how to generate VC queues in random manner using AXI parameters.</li><li class="wiki-content">Fixed a VC bug in ATUI_APB.</li><li class="wiki-content">Continued work on ARIA synthesis scripts.</li><li class="wiki-content">Created manual bench to test mixed packet styles to enable debug until implemented in Maestro.</li></ul><p class="_mce_tagged_br"><u style="font-size: 24.0px;">Design Plans</u></p><ul><li>Help software with creating a network with Perfmon blocks in it.</li><li>Help software with creating a network with configuration in it.</li><li>Help software with creating a network with VCs in it.</li><li>Support planning effort as needed.</li><li>Help SW integrate in pre mapped parameters into system parameter document.</li></ul><h1 id="id-2020-06-05HWSymphonyStatus-TimingandSpyGlass"><u>Timing and SpyGlass</u></h1><p style="margin-left: 30.0px;"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16172076/HW-SYM+Weekly+Synthesis+Results" data-linked-resource-id="16172076" data-linked-resource-version="76" data-linked-resource-type="page">HW-SYM Weekly Synthesis Results</a><br/><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16172065/HW-SYM+Spyglass+Lint+Regression+Results" data-linked-resource-id="16172065" data-linked-resource-version="67" data-linked-resource-type="page">HW-SYM Spyglass Lint Regression Results</a></p><h1 id="id-2020-06-05HWSymphonyStatus-TravelPlans"><u>Travel Plans</u></h1><p><br/></p><h1 id="id-2020-06-05HWSymphonyStatus-VacationPlans"><u style="font-size: 24.0px;">Vacation Plans</u></h1><p>Jason Villanueva:</p><p style="margin-left: 30.0px;">07/10/2020 - 07/17/2020 (Summer vacation: 6 working days) </p><p>Eric Taylor:</p><p style="margin-left: 30.0px;">06/08/2020</p><p style="margin-left: 30.0px;">06/24/2020 - 06/29/2020 (4 working days)</p><p style="margin-left: 30.0px;"><br/></p></div>