library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity divisordefrecuencia24 is
    port (
        clk   : in  std_logic;
        clk1Hz : out std_logic
    );
end entity divisordefrecuencia24;

architecture Behavioral of divisordefrecuencia24 is
    signal count : integer range 0 to 25000000;
begin
    process (clk)
    begin
        if rising_edge(clk) then
            count <= count + 1;
            if count = 25000000 then
               --- clk1Hz <= not clk1Hz;
                count <= 0;
            end if;
        end if;
    end process;
end Behavioral;
