5 c 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd for5.vcd -o for5.cdd -v for5.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" for5.v 8 30 1
2 1 10 8000c 1 3d 5002 0 0 1 26 2 foo
4 1 1 0 0
3 1 main.foo "main.foo" for5.v 10 19 1
2 2 13 50005 1 0 1004 0 0 32 48 0 0 0 0 0 0 0 0
2 3 13 10001 0 1 1410 0 0 2 9 i
2 4 13 10005 1 37 16 2 3
2 5 14 20002 1 0 1008 0 0 32 52 11 0 0 0 0 0 0 0
2 6 14 10002 2 2c 900a 5 0 32 26 aa aa aa aa aa aa aa aa
2 7 15 10003 1 3d 5002 0 0 1 26 2 $u0
2 8 18 50005 1 1 1008 0 0 2 9 a
2 9 18 10001 0 1 1410 0 0 2 9 i
2 10 18 10005 1 37 1a 8 9
1 a 11 83000b 1 0 1 0 2 25 130a
1 i 12 830012 1 0 1 0 2 25 30a
4 10 0 0 0
4 7 0 10 0
4 6 0 7 0
4 4 11 6 6
3 1 main.foo.$u0 "main.foo.$u0" for5.v 0 0 1
2 11 15 c000c 1 0 1004 0 0 32 48 0 0 0 0 0 0 0 0
2 12 15 a000a 0 1 1410 0 0 32 9 i
2 13 15 a000c 1 37 16 11 12
2 14 15 110011 1 0 1008 0 0 32 52 10 0 0 0 0 0 0 0
2 15 15 f000f 5 1 100c 0 0 32 9 i
2 16 15 f0011 5 d 128e 14 15 1 26 1102
2 17 15 1a001e 4 3d 5002 0 0 1 26 2 for1
2 18 15 140014 0 1 1410 0 0 32 9 i
2 19 15 140016 4 52 1012 0 18 32 26 aa aa aa aa aa aa aa aa
1 i 15 83000a 1 0 31 0 32 25 37aa aa aa aa aa aa aa aa
4 19 6 16 16
4 17 0 19 0
4 16 0 17 0
4 13 11 16 16
3 1 main.foo.$u0.for1 "main.foo.$u0.for1" for5.v 15 17 1
2 20 16 70007 4 1 101c 0 0 32 9 i
2 21 16 30003 0 1 1410 0 0 2 9 a
2 22 16 30007 4 37 3e 20 21
4 22 11 0 0
3 1 main.$u1 "main.$u1" for5.v 0 28 1
