#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Apr 16 13:53:08 2022
# Process ID: 18492
# Current directory: C:/Users/expecto/Desktop/Lab/COD_Lab/USTC-2020-COD-Labs-master/USTC-2020-COD-Labs-master/Lab3/Single_Cycle_CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17460 C:\Users\expecto\Desktop\Lab\COD_Lab\USTC-2020-COD-Labs-master\USTC-2020-COD-Labs-master\Lab3\Single_Cycle_CPU\Single_Cycle_CPU.xpr
# Log file: C:/Users/expecto/Desktop/Lab/COD_Lab/USTC-2020-COD-Labs-master/USTC-2020-COD-Labs-master/Lab3/Single_Cycle_CPU/vivado.log
# Journal file: C:/Users/expecto/Desktop/Lab/COD_Lab/USTC-2020-COD-Labs-master/USTC-2020-COD-Labs-master/Lab3/Single_Cycle_CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/expecto/Desktop/Lab/COD_Lab/USTC-2020-COD-Labs-master/USTC-2020-COD-Labs-master/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/expecto/Desktop/Lab/COD_Lab/USTC-2020-COD-Labs-master/USTC-2020-COD-Labs-master/Lab3/Single_Cycle_CPU'
INFO: [Project 1-313] Project file moved from 'D:/VivadoProject/COD/Lab3/Single_Cycle_CPU' since last save.
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name DcpsUptoDate
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'dist_memory_256x32' is locked:
* Project containing IP 'dist_memory_256x32' is read-only.
WARNING: [IP_Flow 19-2162] IP 'dist_instruction_memory_256x32' is locked:
* Project containing IP 'dist_instruction_memory_256x32' is read-only.
WARNING: [Project 1-231] Project 'Single_Cycle_CPU.xpr' was created with a future version and may or may not perform reliably with this version of Vivado. It has been opened in read-only mode for the protection of unrecognized data. Use 'File | Save Project As...' if you wish to alter a copy of the project.
update_compile_order -fileset sources_1
create_project Lab4_onecicle_CPU C:/Users/expecto/Desktop/Lab/COD_Lab/USTC-2020-COD-Labs-master/USTC-2020-COD-Labs-master/Lab3/Lab4_onecicle_CPU -part xc7a100tcsg324-1
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/expecto/Desktop/Lab/COD_Lab/USTC-2020-COD-Labs-master/USTC-2020-COD-Labs-master/Lab3/Lab4_onecicle_CPU'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target -xvc_url 202.38.79.134:35277
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/202.38.79.134:35277
file mkdir C:/Users/expecto/Desktop/Lab/COD_Lab/USTC-2020-COD-Labs-master/USTC-2020-COD-Labs-master/Lab3/Lab4_onecicle_CPU/Lab4_onecicle_CPU.srcs/sources_1/new
close [ open C:/Users/expecto/Desktop/Lab/COD_Lab/USTC-2020-COD-Labs-master/USTC-2020-COD-Labs-master/Lab3/Lab4_onecicle_CPU/Lab4_onecicle_CPU.srcs/sources_1/new/ALU.v w ]
add_files C:/Users/expecto/Desktop/Lab/COD_Lab/USTC-2020-COD-Labs-master/USTC-2020-COD-Labs-master/Lab3/Lab4_onecicle_CPU/Lab4_onecicle_CPU.srcs/sources_1/new/ALU.v
update_compile_order -fileset sources_1
current_project Single_Cycle_CPU
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
current_project Lab4_onecicle_CPU
