// Seed: 1756277869
module module_0;
  always begin
    id_1 <= 1 | id_1 == 1 - -id_1;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  output wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_13 = 1;
  assign id_14 = id_9;
  wire id_15;
  assign id_8[1] = 1 == id_4;
  module_0();
  always @(posedge id_8)
    if (id_10 == 1) begin
      #1;
      if (id_4) begin
        id_14 <= id_6[1'b0];
      end else id_7 <= 1'b0;
    end
endmodule
