{"nbformat_minor": 0, "cells": [{"source": "# Chapter 8 ", "cell_type": "markdown", "metadata": {}}, {"source": "# Counters", "cell_type": "markdown", "metadata": {}}, {"source": "## Example 8.1 Page No. 8-1", "cell_type": "markdown", "metadata": {}}, {"execution_count": 24, "cell_type": "code", "source": "print(\"After 12 pulses,the count will be (1 1 0 0)2, i.e. 12 in decimal.\")", "outputs": [{"output_type": "stream", "name": "stdout", "text": "After 12 pulses,the count will be (1 1 0 0)2, i.e. 12 in decimal.\n"}], "metadata": {"collapsed": false, "trusted": false}}, {"source": "## Example 8.2 Page No. 8-2", "cell_type": "markdown", "metadata": {}}, {"execution_count": 25, "cell_type": "code", "source": "a = bin (144)\nprint \"decimal (144) =\",a\nprint(\"Since counter is a 5 bit counter, it resets after 2^5 = 32 clock pulses.\")\nprint(\"Dividing 144 by 32 we get quotient 2 and remainder 6\")\nprint(\"Therefore, counter resets four times and then it counts remaining 16 clock pulses. Thus, the count will be binary (1 1 0 0 0 0), i.e., 16 in decimal\")", "outputs": [{"output_type": "stream", "name": "stdout", "text": "decimal (144) = 0b10010000\nSince counter is a 5 bit counter, it resets after 2^5 = 32 clock pulses.\nDividing 144 by 32 we get quotient 2 and remainder 6\nTherefore, counter resets four times and then it counts remaining 16 clock pulses. Thus, the count will be binary (1 1 0 0 0 0), i.e., 16 in decimal\n"}], "metadata": {"collapsed": false, "trusted": false}}, {"source": "## Example 8.4 Page No. 8-4", "cell_type": "markdown", "metadata": {}}, {"execution_count": 26, "cell_type": "code", "source": "print(\"When flip\u2212flops are negatively edge triggered,the Q output of previous stage is connected to the clock input of the next stage. Fig.8.5 shows 3\u2212stage asynchronous counter with negative edge triggered flip\u2212flops.\")\n  ", "outputs": [{"output_type": "stream", "name": "stdout", "text": "When flip\u2212flops are negatively edge triggered,the Q output of previous stage is connected to the clock input of the next stage. Fig.8.5 shows 3\u2212stage asynchronous counter with negative edge triggered flip\u2212flops.\n"}], "metadata": {"collapsed": false, "trusted": false}}, {"source": "## Example 8.5 Page No. 8-4", "cell_type": "markdown", "metadata": {}}, {"execution_count": 28, "cell_type": "code", "source": "of=50.0/14.0\nprint \"Output frequency = 50kHz/14=\",round(of,2),\"KHz\"", "outputs": [{"output_type": "stream", "name": "stdout", "text": "Output frequency = 50kHz/14= 3.57 KHz\n"}], "metadata": {"collapsed": false, "trusted": false}}, {"source": "## Example 8.6 Page No. 8-4", "cell_type": "markdown", "metadata": {}}, {"execution_count": 29, "cell_type": "code", "source": "print(\"We know that MOD\u221232 uses five flip\u2212flops.With tpd=50ns,the fmax for ripple counter can be given as,\")\nfm=(1/(250*pow(10,-9)))*pow(10,-6)\nprint \"fmax(ripple)=\",fm,\"MHz\"", "outputs": [{"output_type": "stream", "name": "stdout", "text": "We know that MOD\u221232 uses five flip\u2212flops.With tpd=50ns,the fmax for ripple counter can be given as,\nfmax(ripple)= 4.0 MHz\n"}], "metadata": {"collapsed": false, "trusted": false}}, {"source": "## Example 8.8 Page No. 8-9", "cell_type": "markdown", "metadata": {}}, {"execution_count": 6, "cell_type": "code", "source": "print(\"The 4\u2212bit counter needs four flip\u2212flops.The circuit for 4\u2212bitup/down ripple counter is similar to 3\u2212bitup/down ripple counter except that 4\u2212bit counter has one more flip\u2212flop and its clock driving circuiting.\")\nprint(\"The fig.8.14 shows the 4\u2212bit up/down ripple counter.\")\n", "outputs": [{"output_type": "stream", "name": "stdout", "text": "The 4\u2212bit counter needs four flip\u2212flops.The circuit for 4\u2212bitup/down ripple counter is similar to 3\u2212bitup/down ripple counter except that 4\u2212bit counter has one more flip\u2212flop and its clock driving circuiting.\nThe fig.8.14 shows the 4\u2212bit up/down ripple counter.\n"}], "metadata": {"collapsed": false, "trusted": false}}, {"source": "## Example 8.9 Page No. 8-13", "cell_type": "markdown", "metadata": {}}, {"execution_count": 7, "cell_type": "code", "source": "print(\"Internal structure of 7492 is as shown in fig.8.16.\")\nprint(\"\")\nprint(\"The circuit diagram for divide\u2212by\u22129counter is as shown in fig.8.17.\")", "outputs": [{"output_type": "stream", "name": "stdout", "text": "Internal structure of 7492 is as shown in fig.8.16.\n\nThe circuit diagram for divide\u2212by\u22129counter is as shown in fig.8.17.\n"}], "metadata": {"collapsed": false, "trusted": false}}, {"source": "## Example 8.10 Page No. 8-13", "cell_type": "markdown", "metadata": {}}, {"execution_count": 8, "cell_type": "code", "source": "print(\"Since 128=16x8,a divide\u2212by\u221216 counter followed by a divide\u2212by\u22128counter will be come a divide\u2212by\u2212128 counter.IC7493 is a 4\u2212bit binary counter(i.e.mod\u221216 or divide\u2212by\u221216),therefore, two IC packages will be required.\")\nprint(\"The circuit diagram is as shown in fig.8.18.\")", "outputs": [{"output_type": "stream", "name": "stdout", "text": "Since 128=16x8,a divide\u2212by\u221216 counter followed by a divide\u2212by\u22128counter will be come a divide\u2212by\u2212128 counter.IC7493 is a 4\u2212bit binary counter(i.e.mod\u221216 or divide\u2212by\u221216),therefore, two IC packages will be required.\nThe circuit diagram is as shown in fig.8.18.\n"}], "metadata": {"collapsed": false, "trusted": false}}, {"source": "## Example 8.11 Page No. 8-14", "cell_type": "markdown", "metadata": {}}, {"execution_count": 9, "cell_type": "code", "source": "print(\"Since 78=13x6,we have to use 7493 as mod\u2212a3 and 7492 as mod\u22126 counters.For the mod\u221213 counter QD,QC and QA outputs of 7493 ans ANDed and used to clear the count when the count reaches 1101.For the mod\u22126 counter,clock is applied to B input of 7492.\")\nprint(\"The circuit diagram is as shown in the fig.8.19\")", "outputs": [{"output_type": "stream", "name": "stdout", "text": "Since 78=13x6,we have to use 7493 as mod\u2212a3 and 7492 as mod\u22126 counters.For the mod\u221213 counter QD,QC and QA outputs of 7493 ans ANDed and used to clear the count when the count reaches 1101.For the mod\u22126 counter,clock is applied to B input of 7492.\nThe circuit diagram is as shown in the fig.8.19\n"}], "metadata": {"collapsed": false, "trusted": false}}, {"source": "## Example 8.12 Page No. 8-14", "cell_type": "markdown", "metadata": {}}, {"execution_count": 10, "cell_type": "code", "source": "print(\"The fig.8.20 shows divided\u2212by\u22126(MOD6) counter using 7493.As shown in the fig.8.20,the clock is applied to inout B of IC7493 and the output count sequence is taken from QD,QCandQB. As soon as count is 110,i.e.QD and QC=1,the internal NAND gate output goes low and it resets the counter.\")", "outputs": [{"output_type": "stream", "name": "stdout", "text": "The fig.8.20 shows divided\u2212by\u22126(MOD6) counter using 7493.As shown in the fig.8.20,the clock is applied to inout B of IC7493 and the output count sequence is taken from QD,QCandQB. As soon as count is 110,i.e.QD and QC=1,the internal NAND gate output goes low and it resets the counter.\n"}], "metadata": {"collapsed": false, "trusted": false}}, {"source": "## Example 8.13 Page No. 8-19", "cell_type": "markdown", "metadata": {}}, {"execution_count": 30, "cell_type": "code", "source": "print(\"For asynchronous counter the total delay that must be allowed between input clock pulses is equal to flip\u2212flop tpd+AND gate tpd.Thus Tclock>=50+20=70ns and so the counter has\")\nfm=(1/(70*pow(10,-9)))*pow(10,-6)\nprint \"fmax(in MHz)=\",round(fm,1),\"MHz\"\nprint(\"We know that MOD\u221216 ripple counter used four flip\u2212flops. With flip\u2212flop tpd=50ns,the fmax for ripple counter can be given as,\")\nfma=(1/(4*(50*pow(10,-9))))*pow(10,-6)\nprint \"fmax(ripple)(in MHz)=\",fma,\"MHz\"", "outputs": [{"output_type": "stream", "name": "stdout", "text": "For asynchronous counter the total delay that must be allowed between input clock pulses is equal to flip\u2212flop tpd+AND gate tpd.Thus Tclock>=50+20=70ns and so the counter has\nfmax(in MHz)= 14.3 MHz\nWe know that MOD\u221216 ripple counter used four flip\u2212flops. With flip\u2212flop tpd=50ns,the fmax for ripple counter can be given as,\nfmax(ripple)(in MHz)= 5.0 MHz\n"}], "metadata": {"collapsed": false, "trusted": false}}, {"source": "## Example 8.14 Page No. 8-25", "cell_type": "markdown", "metadata": {}}, {"execution_count": 12, "cell_type": "code", "source": "print(\"IC74191 is a 4\u2212bit counter.Thus it is MOD\u221216 counter.However,we require MOD\u221211 counter.The difference between 16 and 11 is 5.Hence 5 steps must be skipped from the full modulus sequence. This can be achieved by presetting counter to value 5.Each time when counter recycles it starts counting from 5 upto 16 on each full cycle.Therefore,each full cycle of the counter consists of 11 states.\")", "outputs": [{"output_type": "stream", "name": "stdout", "text": "IC74191 is a 4\u2212bit counter.Thus it is MOD\u221216 counter.However,we require MOD\u221211 counter.The difference between 16 and 11 is 5.Hence 5 steps must be skipped from the full modulus sequence. This can be achieved by presetting counter to value 5.Each time when counter recycles it starts counting from 5 upto 16 on each full cycle.Therefore,each full cycle of the counter consists of 11 states.\n"}], "metadata": {"collapsed": false, "trusted": false}}, {"source": "## Example 8.15 Page No. 8-26", "cell_type": "markdown", "metadata": {}}, {"execution_count": 13, "cell_type": "code", "source": "print(\"IC74191 is a 4\u2212bit counter.Thus it is MOD\u221216 counter.However,we require MOD\u221210 counter.The difference between 16 and 10 is 6.Hence 6 steps must be skipped from the full modulus sequence. This can be achieved by presetting counter to value 6.Each time when counter recycles it starts counting from 6 upto 16 on each full cycle.Therefore,each full cycle of the counter consists of 10 states.\")", "outputs": [{"output_type": "stream", "name": "stdout", "text": "IC74191 is a 4\u2212bit counter.Thus it is MOD\u221216 counter.However,we require MOD\u221210 counter.The difference between 16 and 10 is 6.Hence 6 steps must be skipped from the full modulus sequence. This can be achieved by presetting counter to value 6.Each time when counter recycles it starts counting from 6 upto 16 on each full cycle.Therefore,each full cycle of the counter consists of 10 states.\n"}], "metadata": {"collapsed": false, "trusted": false}}, {"source": "## Example 8.16 Page No. 8-26", "cell_type": "markdown", "metadata": {}}, {"execution_count": 14, "cell_type": "code", "source": "print(\"The fig8.36 shows the connections for 74LS191 to get desire operation.We can design the combinational circuit for such counter from the truth table shown below.\")\nprint(\"\")\nprint(\"Q3Q2Q1Q0Y\")\nprint(\"00000\")\nprint(\"00010\")\nprint(\"00100\")\nprint(\"00111\")\nprint(\"01001\")\nprint(\"01011\")\nprint(\"01101\")\nprint(\"01111\")\nprint(\"10001\")\nprint(\"10011\")\nprint(\"10101\")\nprint(\"10111\")\nprint(\"11001\")\nprint(\"11011\")\nprint(\"11100\")\nprint(\"11110\")\nprint(\"\")\nprint(\"Kmap simplification\")\nprint(\"Q1\u2019\u2019Q0\u2019\u2019Q1\u2019\u2019Q0Q1Q0Q1Q0\u2019\u2019\")\nprint(\"Q3\u2019\u2019Q2\u2019\u20190010\")\nprint(\"Q3\u2019\u2019Q21111\")\nprint(\"Q3Q21100\")\nprint(\"Q3Q2\u2019\u20191111\")\nprint(\"\")\nprint(\"Therefore,PL\u2019\u2019=Y=Q3\u2019\u2019Q1Q0+Q3\u2019\u2019Q2+Q3Q1\u2019\u2019+Q3Q2\u2019\u2019\")\nprint(\"After switch ON,if the counter output is other than 1101 through 0011,the PL\u2019\u2019 goes low and count 1101 is loaded in the counter.The counter is then decremented on the occurrence of clock pulses.When counter reaches 0010,the PL\u2019\u2019 again goes low and count 1101 is loaded in the counter\")", "outputs": [{"output_type": "stream", "name": "stdout", "text": "The fig8.36 shows the connections for 74LS191 to get desire operation.We can design the combinational circuit for such counter from the truth table shown below.\n\nQ3Q2Q1Q0Y\n00000\n00010\n00100\n00111\n01001\n01011\n01101\n01111\n10001\n10011\n10101\n10111\n11001\n11011\n11100\n11110\n\nKmap simplification\nQ1\u2019\u2019Q0\u2019\u2019Q1\u2019\u2019Q0Q1Q0Q1Q0\u2019\u2019\nQ3\u2019\u2019Q2\u2019\u20190010\nQ3\u2019\u2019Q21111\nQ3Q21100\nQ3Q2\u2019\u20191111\n\nTherefore,PL\u2019\u2019=Y=Q3\u2019\u2019Q1Q0+Q3\u2019\u2019Q2+Q3Q1\u2019\u2019+Q3Q2\u2019\u2019\nAfter switch ON,if the counter output is other than 1101 through 0011,the PL\u2019\u2019 goes low and count 1101 is loaded in the counter.The counter is then decremented on the occurrence of clock pulses.When counter reaches 0010,the PL\u2019\u2019 again goes low and count 1101 is loaded in the counter\n"}], "metadata": {"collapsed": false, "trusted": false}}, {"source": "## Example 8.17 Page No. 8-27", "cell_type": "markdown", "metadata": {}}, {"execution_count": 15, "cell_type": "code", "source": "print(\"The IC74191 is a 4\u2212bit binary counter, therefore fout=fCLK/16 in up and down counter mode.If fCLK=500Hz and fout=50Hz we need mod10(500/50)counter.The fig.8.39 shows the mod\u221210 counter using IC74191\")", "outputs": [{"output_type": "stream", "name": "stdout", "text": "The IC74191 is a 4\u2212bit binary counter, therefore fout=fCLK/16 in up and down counter mode.If fCLK=500Hz and fout=50Hz we need mod10(500/50)counter.The fig.8.39 shows the mod\u221210 counter using IC74191\n"}], "metadata": {"collapsed": false, "trusted": false}}, {"source": "## Example 8.18 Page No. 8-28", "cell_type": "markdown", "metadata": {}}, {"execution_count": 16, "cell_type": "code", "source": "print(\"The fig shows the connections for 74LS191 to get desire operation.We can design the combinational circuit for such counter from the truth table shown below.\")\nprint(\"\")\nprint(\"Q3Q2Q1Q0Y\")\nprint(\"00000\")\nprint(\"00010\")\nprint(\"00100\")\nprint(\"00111\")\nprint(\"01001\")\nprint(\"01011\")\nprint(\"01101\")\nprint(\"01111\")\nprint(\"10001\")\nprint(\"10011\")\nprint(\"10101\")\nprint(\"10111\")\nprint(\"11001\")\nprint(\"11011\")\nprint(\"11101\")\nprint(\"11110\")\nprint(\"\")\nprint(\"Kmap simplification\")\nprint(\"Q1\u2019\u2019Q0\u2019\u2019Q1\u2019\u2019Q0Q1Q0Q1Q0\u2019\u2019\")\nprint(\"Q3\u2019\u2019Q2\u2019\u20190010\")\nprint(\"Q3\u2019\u2019Q21111\")\nprint(\"Q3Q21101\")\nprint(\"Q3Q2\u2019\u20191111\")\nprint(\"\")\nprint(\"Therefore,PL\u2019\u2019=Y=Q3\u2019\u2019Q1Q0+Q3\u2019\u2019Q2+Q3Q1\u2019\u2019+Q3Q2\u2019\u2019+Q2Q1Q0\u2019\u2019\")\nprint(\"After switch ON,if the counter output is other than 1110 through 0011,the PL\u2019\u2019 goes low and count 1110 is loaded in the counter.The counter is then decremented on the occurrence of clock pulses.When counter reaches 0010,the PL\u2019\u2019 again goes low and count 1110 is loaded in the counter\")", "outputs": [{"output_type": "stream", "name": "stdout", "text": "The fig shows the connections for 74LS191 to get desire operation.We can design the combinational circuit for such counter from the truth table shown below.\n\nQ3Q2Q1Q0Y\n00000\n00010\n00100\n00111\n01001\n01011\n01101\n01111\n10001\n10011\n10101\n10111\n11001\n11011\n11101\n11110\n\nKmap simplification\nQ1\u2019\u2019Q0\u2019\u2019Q1\u2019\u2019Q0Q1Q0Q1Q0\u2019\u2019\nQ3\u2019\u2019Q2\u2019\u20190010\nQ3\u2019\u2019Q21111\nQ3Q21101\nQ3Q2\u2019\u20191111\n\nTherefore,PL\u2019\u2019=Y=Q3\u2019\u2019Q1Q0+Q3\u2019\u2019Q2+Q3Q1\u2019\u2019+Q3Q2\u2019\u2019+Q2Q1Q0\u2019\u2019\nAfter switch ON,if the counter output is other than 1110 through 0011,the PL\u2019\u2019 goes low and count 1110 is loaded in the counter.The counter is then decremented on the occurrence of clock pulses.When counter reaches 0010,the PL\u2019\u2019 again goes low and count 1110 is loaded in the counter\n"}], "metadata": {"collapsed": false, "trusted": false}}, {"source": "## Example 8.19 Page No. 8-28", "cell_type": "markdown", "metadata": {}}, {"execution_count": 17, "cell_type": "code", "source": "print(\"IC74191 is a 4\u2212bit binary counter.Thus it divides the input frequency by 16.However,we can design MOD\u2212N counter using IC74191.For MOD\u2212 N counter the output frequency will be fout= fin/N.Thus by changing N we can change the output frequency.The fig.8.40 shows the programmable frequncy divider using IC74191.\")", "outputs": [{"output_type": "stream", "name": "stdout", "text": "IC74191 is a 4\u2212bit binary counter.Thus it divides the input frequency by 16.However,we can design MOD\u2212N counter using IC74191.For MOD\u2212 N counter the output frequency will be fout= fin/N.Thus by changing N we can change the output frequency.The fig.8.40 shows the programmable frequncy divider using IC74191.\n"}], "metadata": {"collapsed": false, "trusted": false}}, {"source": "## Example 8.20 Page No. 8-28", "cell_type": "markdown", "metadata": {}}, {"execution_count": 14, "cell_type": "code", "source": "print(\"Fig.8.41 shows Dividing\u2212by\u22122 for up counting\")\nprint(\"Divide\u2212by\u22122 is a mod\u22122counter. Since,after preset above counter goes through 2 states 1110 and 1111,it is a mod\u22122counter.Thus,above circuit is a divide\u2212by\u22122counter for up counting mode.\")\nprint(\"\")\nprint(\"Divide\u2212by\u22125 for down counting mode:\")\nprint(\"\")\nprint(\"Q3Q2Q1Q0Y\")\nprint(\"00000\")\nprint(\"00010\")\nprint(\"00100\")\nprint(\"00110\")\nprint(\"01000\")\nprint(\"01010\")\nprint(\"01100\")\nprint(\"01110\")\nprint(\"10000\")\nprint(\"10010\")\nprint(\"10100\")\nprint(\"10111\")\nprint(\"11001\")\nprint(\"11011\")\nprint(\"11101\")\nprint(\"11111\")\nprint(\"\")\nprint(\"K=map simplification\")\nprint(\"Q1\u2019\u2019Q0\u2019\u2019Q1\u2019\u2019Q0Q1Q0Q1Q0\u2019\u2019\")\nprint(\"Q3\u2019\u2019Q2\u2019\u20190000\")\nprint(\"Q3\u2019\u2019Q20000\")\nprint(\"Q3Q21111\")\nprint(\"Q3Q2\u2019\u20190010\")\nprint(\"\")\nprint(\"Therefore,Y = Q3Q2+Q3Q1Q0\")", "outputs": [{"output_type": "stream", "name": "stdout", "text": "Fig.8.41 shows Dividing\u2212by\u22122 for up counting\nDivide\u2212by\u22122 is a mod\u22122counter. Since,after preset above counter goes through 2 states 1110 and 1111,it is a mod\u22122counter.Thus,above circuit is a divide\u2212by\u22122counter for up counting mode.\n\nDivide\u2212by\u22125 for down counting mode:\n\nQ3Q2Q1Q0Y\n00000\n00010\n00100\n00110\n01000\n01010\n01100\n01110\n10000\n10010\n10100\n10111\n11001\n11011\n11101\n11111\n\nK=map simplification\nQ1\u2019\u2019Q0\u2019\u2019Q1\u2019\u2019Q0Q1Q0Q1Q0\u2019\u2019\nQ3\u2019\u2019Q2\u2019\u20190000\nQ3\u2019\u2019Q20000\nQ3Q21111\nQ3Q2\u2019\u20190010\n\nTherefore,Y = Q3Q2+Q3Q1Q0\n"}], "metadata": {"collapsed": false, "trusted": false}}, {"source": "## Example 8.21 Page No. 8-30", "cell_type": "markdown", "metadata": {}}, {"execution_count": 15, "cell_type": "code", "source": "print(\"IC74191 is a 4\u2212bit counter.Thus it is MOD\u221216 counter.However, we require MOD\u22129 counter.The difference between 16 and 9 is 7.Hence 7 steps must be skipped from the full modulus sequence. This can be achieved by presetting counter to value 7.Each time when counter recycles it starts counting from 7 upto 16 on each full cycle.Therefore,each fullcycle of the counter consists of 9 states.\")", "outputs": [{"output_type": "stream", "name": "stdout", "text": "IC74191 is a 4\u2212bit counter.Thus it is MOD\u221216 counter.However, we require MOD\u22129 counter.The difference between 16 and 9 is 7.Hence 7 steps must be skipped from the full modulus sequence. This can be achieved by presetting counter to value 7.Each time when counter recycles it starts counting from 7 upto 16 on each full cycle.Therefore,each fullcycle of the counter consists of 9 states.\n"}], "metadata": {"collapsed": false, "trusted": false}}, {"source": "## Example 8.22 Page No. 8-32", "cell_type": "markdown", "metadata": {}}, {"execution_count": 16, "cell_type": "code", "source": "print(\"Clock frequency = 256kHz\")\nprint(\"Output frequency = 2kHz\")\nmn=256/2\nprint \"Therefore, Modnumber = n = \",mn\nprint(\"Therefore,Counter is MOD\u2212128 counter\")\nprint(\"Mod\u2212128 counter can count the numbers from 0 to 127.\")", "outputs": [{"output_type": "stream", "name": "stdout", "text": "Clock frequency = 256kHz\nOutput frequency = 2kHz\nTherefore, Modnumber = n =  128\nTherefore,Counter is MOD\u2212128 counter\nMod\u2212128 counter can count the numbers from 0 to 127.\n"}], "metadata": {"collapsed": false, "trusted": false}}, {"source": "## Example 8.23 Page No. 8-36", "cell_type": "markdown", "metadata": {}}, {"execution_count": 17, "cell_type": "code", "source": "print(\"Internal structure of 7490 ripple counter IC is as shown in fig.8.50\")\nprint(\"\")\nprint(\"We know that,one IC can work as mod\u221210(BCD) counter.Therefore,we need two ICs.The counter will go through states 0\u221219 and should be reset on state 20 .i.e.\")\nprint(\"QDQCQBQAQDQCQBQA\")\nprint(\"00100000\")\nprint(\"7490(2)7490(1)\")\nprint(\"\")\nprint(\"The diagram of divide\u2212by\u221220 counter using IC7490 is as shown in fig.8.51\")", "outputs": [{"output_type": "stream", "name": "stdout", "text": "Internal structure of 7490 ripple counter IC is as shown in fig.8.50\n\nWe know that,one IC can work as mod\u221210(BCD) counter.Therefore,we need two ICs.The counter will go through states 0\u221219 and should be reset on state 20 .i.e.\nQDQCQBQAQDQCQBQA\n00100000\n7490(2)7490(1)\n\nThe diagram of divide\u2212by\u221220 counter using IC7490 is as shown in fig.8.51\n"}], "metadata": {"collapsed": false, "trusted": false}}, {"source": "## Example 8.24 Page No. 8-37", "cell_type": "markdown", "metadata": {}}, {"execution_count": 18, "cell_type": "code", "source": "print(\"IC7490 is a decade counter.When two such ICs are cascaded,it becomes a divide\u2212by\u2212100 counter.To get a divide\u2212by\u221296 counter,the counter is reset as soon as it becomes 10010110.The diagram is shown in fig.8.52.\")", "outputs": [{"output_type": "stream", "name": "stdout", "text": "IC7490 is a decade counter.When two such ICs are cascaded,it becomes a divide\u2212by\u2212100 counter.To get a divide\u2212by\u221296 counter,the counter is reset as soon as it becomes 10010110.The diagram is shown in fig.8.52.\n"}], "metadata": {"collapsed": false, "trusted": false}}, {"source": "## Example 8.25 Page No. 8-37", "cell_type": "markdown", "metadata": {}}, {"execution_count": 19, "cell_type": "code", "source": "print(\"IC7490 is a decadecounter.When two such ICs are cascaded,it becomes a divide\u2212by\u2212100 counter. To get a divide\u2212by\u221293counter,the counter is reset as soon as ot becomes 10010011.The diagram is as shown in fig.8.53\")", "outputs": [{"output_type": "stream", "name": "stdout", "text": "IC7490 is a decadecounter.When two such ICs are cascaded,it becomes a divide\u2212by\u2212100 counter. To get a divide\u2212by\u221293counter,the counter is reset as soon as ot becomes 10010011.The diagram is as shown in fig.8.53\n"}], "metadata": {"collapsed": false, "trusted": false}}, {"source": "## Example 8.26 Page No. 8-38", "cell_type": "markdown", "metadata": {}}, {"execution_count": 20, "cell_type": "code", "source": "print(\"IC7490 is a decade counter.When two such ICs are cascaded,it becomes a divide\u2212by\u2212100 counter.To get a divide by 78 or MOD\u221278 counter,the counter is reset as soon as ot becomes 01111000 as shown in fig.8.54\")", "outputs": [{"output_type": "stream", "name": "stdout", "text": "IC7490 is a decade counter.When two such ICs are cascaded,it becomes a divide\u2212by\u2212100 counter.To get a divide by 78 or MOD\u221278 counter,the counter is reset as soon as ot becomes 01111000 as shown in fig.8.54\n"}], "metadata": {"collapsed": false, "trusted": false}}, {"source": "## Example 8.28 Page No. 8-38", "cell_type": "markdown", "metadata": {}}, {"execution_count": 21, "cell_type": "code", "source": "print(\"If the QD output is connected to A input of 7490IC and,input clock is applied to B input 100 divide by ten squarewave is obtained at output QA.\")\nprint(\"Clock Outputs\")\nprint(\"QAQDQCQB\")\nprint(\"0LLLL\")\nprint(\"1LLLH\")\nprint(\"2LLHL\")\nprint(\"3LLHH\")\nprint(\"4LHLL\")\nprint(\"5HLLL\")\nprint(\"6HLLH\")\nprint(\"7HLHL\")\nprint(\"8HLHH\")\nprint(\"9HHLL\")", "outputs": [{"output_type": "stream", "name": "stdout", "text": "If the QD output is connected to A input of 7490IC and,input clock is applied to B input 100 divide by ten squarewave is obtained at output QA.\nClock Outputs\nQAQDQCQB\n0LLLL\n1LLLH\n2LLHL\n3LLHH\n4LHLL\n5HLLL\n6HLLH\n7HLHL\n8HLHH\n9HHLL\n"}], "metadata": {"collapsed": false, "trusted": false}}, {"source": "## Example 8.29 Page No. 8-39", "cell_type": "markdown", "metadata": {}}, {"execution_count": 1, "cell_type": "code", "source": "print(\"IC 7490 is a decade counter. When two sunch ICs are cascaded, it becomes a divide-by-100 counter. To get a divide-by-25 counter, the counter is reset as soon as it becomes 0010 0101. The diagram is shown in Fig. 8.57.\")", "outputs": [{"output_type": "stream", "name": "stdout", "text": "IC 7490 is a decade counter. When two sunch ICs are cascaded, it becomes a divide-by-100 counter. To get a divide-by-25 counter, the counter is reset as soon as it becomes 0010 0101. The diagram is shown in Fig. 8.57.\n"}], "metadata": {"collapsed": false, "trusted": false}}, {"source": "## Example 8.31 Page No. 8-42", "cell_type": "markdown", "metadata": {}}, {"execution_count": 22, "cell_type": "code", "source": "print(\"The fig.8.63 shows the cascaded connection of 4\u2212bit binary counters.Let us see the circuit operation.ThecounterIC1operatesasacounter for countion in the UP direction since CLEAR = LOAD = 1.When the count reaches the maximum value(1111)its RC(Ripple Carry Output)goes HIGH which makes PandT(Enable)inputs of IC2 HIGH for one clockcycle advancing its output by 1 and making Q outputs of IC1,0 at the next clockcycle.After this clockcycle P=T=0 for IC2 and IC1 will go on counting the pulses.When the outputs of IC1 and IC2 both reach the maximum count,RC outputs of both of these ICs will go HIGH.This will make P=T of IC3 HIGH and therefore,in the next clockcycle IC3 count will be incrementeda nd simultaneously IC1 and IC2 will be cleared.This way the counting will continue.\")\n", "outputs": [{"output_type": "stream", "name": "stdout", "text": "The fig.8.63 shows the cascaded connection of 4\u2212bit binary counters.Let us see the circuit operation.ThecounterIC1operatesasacounter for countion in the UP direction since CLEAR = LOAD = 1.When the count reaches the maximum value(1111)its RC(Ripple Carry Output)goes HIGH which makes PandT(Enable)inputs of IC2 HIGH for one clockcycle advancing its output by 1 and making Q outputs of IC1,0 at the next clockcycle.After this clockcycle P=T=0 for IC2 and IC1 will go on counting the pulses.When the outputs of IC1 and IC2 both reach the maximum count,RC outputs of both of these ICs will go HIGH.This will make P=T of IC3 HIGH and therefore,in the next clockcycle IC3 count will be incrementeda nd simultaneously IC1 and IC2 will be cleared.This way the counting will continue.\n"}], "metadata": {"collapsed": false, "trusted": false}}, {"source": "## Example 8.32 Page No. 8-44", "cell_type": "markdown", "metadata": {}}, {"execution_count": 23, "cell_type": "code", "source": "print(\"Cascading four 74161(each 4\u2212bit)counters we get 16(4x4) bit counter as shown in fig8.63.\")\nprint(\"Therefore,we get 2\u02c616 = 65,536 modulus counter\")\nprint(\"However,we require divide\u2212by\u221240,000 counter.The difference between 65,536 and 40,000 is 25,536,which is the number of states those must be skipped from the full modulus sequence.This can be achieved by presetting the counting from 25,536 upto 65,536 on each fullcycle.Therefore, each fullcycle of the counter consists of 40,000 states.\")", "outputs": [{"output_type": "stream", "name": "stdout", "text": "Cascading four 74161(each 4\u2212bit)counters we get 16(4x4) bit counter as shown in fig8.63.\nTherefore,we get 2\u02c616 = 65,536 modulus counter\nHowever,we require divide\u2212by\u221240,000 counter.The difference between 65,536 and 40,000 is 25,536,which is the number of states those must be skipped from the full modulus sequence.This can be achieved by presetting the counting from 25,536 upto 65,536 on each fullcycle.Therefore, each fullcycle of the counter consists of 40,000 states.\n"}], "metadata": {"collapsed": false, "trusted": false}}, {"source": "## Example 8.33 Page No. 8-48", "cell_type": "markdown", "metadata": {}}, {"execution_count": 13, "cell_type": "code", "source": "print(\"Although the 74X163 is a modulo\u221216 counter,it can be made to count in a modulus less than 16 by using the CLR\u2019\u2019or LD\u2019\u2019 input to shorten the normal counting sequence.The fig.8.69 shows circuit connections for modulo\u221211 counter.Here, load input is activated upon activation of RCO(ripple\u2212carry\u2212output).Since load input is adjusted to state 5,counter counts from 5 to 15 and then starts at 5 again,for a total of 11 states per counting cycle.\")\nprint(\"\")\nprint(\"We can also design modulo\u221211 counter using CLR\u2019\u2019 input as shown in fig.8.70.Here,NAND gate is used to detect state 10 and force the next state to 0. A2\u2212input gate is used to detect state 10 (binary 1010)by connecting Q1 and Q3 to the inputs of the NAND gate.\")", "outputs": [{"output_type": "stream", "name": "stdout", "text": "Although the 74X163 is a modulo\u221216 counter,it can be made to count in a modulus less than 16 by using the CLR\u2019\u2019or LD\u2019\u2019 input to shorten the normal counting sequence.The fig.8.69 shows circuit connections for modulo\u221211 counter.Here, load input is activated upon activation of RCO(ripple\u2212carry\u2212output).Since load input is adjusted to state 5,counter counts from 5 to 15 and then starts at 5 again,for a total of 11 states per counting cycle.\n\nWe can also design modulo\u221211 counter using CLR\u2019\u2019 input as shown in fig.8.70.Here,NAND gate is used to detect state 10 and force the next state to 0. A2\u2212input gate is used to detect state 10 (binary 1010)by connecting Q1 and Q3 to the inputs of the NAND gate.\n"}], "metadata": {"collapsed": false, "trusted": false}}, {"source": "## Example 8.34 Page No. 8-49", "cell_type": "markdown", "metadata": {}}, {"execution_count": 12, "cell_type": "code", "source": "print(\"An excess\u22123 decimal counter should start counting from count3(binary0011) and count upto count 12(binary1100).Starting count is adjusted by loading 0011 at load inputs.To recycle count from 1100 to 0011,Q3 and Q2 output are connected as inputs for 2\u2212input NAND gate. Thus,NAND gate detects state 1100 and forces 0011 to be loaded as the next state.\")", "outputs": [{"output_type": "stream", "name": "stdout", "text": "An excess\u22123 decimal counter should start counting from count3(binary0011) and count upto count 12(binary1100).Starting count is adjusted by loading 0011 at load inputs.To recycle count from 1100 to 0011,Q3 and Q2 output are connected as inputs for 2\u2212input NAND gate. Thus,NAND gate detects state 1100 and forces 0011 to be loaded as the next state.\n"}], "metadata": {"collapsed": false, "trusted": false}}, {"source": "## Example 8.35 Page No. 8-50", "cell_type": "markdown", "metadata": {}}, {"execution_count": 11, "cell_type": "code", "source": "print(\"A binary counter with a modulus greater than 16 can be built by cascading 74X163s.When counters are cascaded,CLK,CLR\u2019\u2019and LD\u2019\u2019 of all the 74X163s are connected in parallel,so that all of them count or are cleared or loaded at the sametime.The RCO signal drives the ENT input of the next counter.The fig.8.73 shows modulo\u221260 counter.To have a modulo 60 count we need at least 6\u2212bit counter,thus two 74X163s are cascaded.Counter is designed to count from 196 to 255.The MAXCNT signal detects the state 255 and stops the counter util GO\u2019\u2019is asserted.When GO\u2019\u2019 is asserted the counter is reloaded with 196(binary 11000100) and counts upto 255.To enable counting, CNTEN is connected to the ENP inputs in parallel.A NAND gate assets RELOAD\u2019\u2019 to get back to state only if GO\u2019\u2019 is asserted and the counter is in state 255.\")", "outputs": [{"output_type": "stream", "name": "stdout", "text": "A binary counter with a modulus greater than 16 can be built by cascading 74X163s.When counters are cascaded,CLK,CLR\u2019\u2019and LD\u2019\u2019 of all the 74X163s are connected in parallel,so that all of them count or are cleared or loaded at the sametime.The RCO signal drives the ENT input of the next counter.The fig.8.73 shows modulo\u221260 counter.To have a modulo 60 count we need at least 6\u2212bit counter,thus two 74X163s are cascaded.Counter is designed to count from 196 to 255.The MAXCNT signal detects the state 255 and stops the counter util GO\u2019\u2019is asserted.When GO\u2019\u2019 is asserted the counter is reloaded with 196(binary 11000100) and counts upto 255.To enable counting, CNTEN is connected to the ENP inputs in parallel.A NAND gate assets RELOAD\u2019\u2019 to get back to state only if GO\u2019\u2019 is asserted and the counter is in state 255.\n"}], "metadata": {"collapsed": false, "trusted": false}}, {"source": "## Example 8.36 Page No. 8-50", "cell_type": "markdown", "metadata": {}}, {"execution_count": 10, "cell_type": "code", "source": "print(\"A binary counter maybe combined with a decoder to obtain a set of 1\u2212out\u2212of\u2212M coded signals,where one signal is asserted in each count state.This is useful when countersare used to control a set of devices,where a different devices is enabled in each counter state.\")\nprint(\"The fig.8.74 shows a 74X163 connected as a modulo\u22128 counter can be combined with a 74X138 3\u22128 decoder to provide eight signals,each one representing a counter state.\")", "outputs": [{"output_type": "stream", "name": "stdout", "text": "A binary counter maybe combined with a decoder to obtain a set of 1\u2212out\u2212of\u2212M coded signals,where one signal is asserted in each count state.This is useful when countersare used to control a set of devices,where a different devices is enabled in each counter state.\nThe fig.8.74 shows a 74X163 connected as a modulo\u22128 counter can be combined with a 74X138 3\u22128 decoder to provide eight signals,each one representing a counter state.\n"}], "metadata": {"collapsed": false, "trusted": false}}, {"source": "## Example 8.37 Page No. 8-62", "cell_type": "markdown", "metadata": {}}, {"execution_count": 9, "cell_type": "code", "source": "print(\"Excitation table\")\nprint(\"PresentState NextState Flip\u2212flop Inputs\")\nprint(\"QDQCQBQAQD+1QC+1QB+1QA+1JKDJKCJKBJKA\")\nprint(\"000000010001\")\nprint(\"000100100011\")\nprint(\"001000110001\")\nprint(\"001101000111\")\nprint(\"010001010001\")\nprint(\"010101100011\")\nprint(\"011001110001\")\nprint(\"011110001111\")\nprint(\"100010010001\")\nprint(\"100100001001\")\nprint(\"1010XXXXXXX1\")\nprint(\"1011XXXXXXX1\")\nprint(\"1100XXXXXXXX\")\nprint(\"1101XXXXXXXX\")\nprint(\"1110XXXXXXXX\")\nprint(\"1111XXXXXXXX\")\nprint(\"\")\nprint(\"K\u2212map Simplification\")\nprint(\"For JKD\")\nprint(\"QB\u2019\u2019QA\u2019\u2019QB\u2019\u2019QAQBQAQBQA\u2019\u2019\")\nprint(\"QD\u2019\u2019QC\u2019\u20190000\")\nprint(\"QD\u2019\u2019QC0010\")\nprint(\"QDQCXXXX\")\nprint(\"QDQC\u2019\u201901XX\")\nprint(\"JKD = QAQD+QAQBQC\")\nprint(\"\")\nprint(\"For JKC\")\nprint(\"QB\u2019\u2019QA\u2019\u2019QB\u2019\u2019QAQBQAQBQA\u2019\u2019\")\nprint(\"QD\u2019\u2019QC\u2019\u20190010\")\nprint(\"QD\u2019\u2019QC0010\")\nprint(\"QDQCXXXX\")\nprint(\"QDQC\u2019\u201900XX\")\nprint(\"JKC = QAQB\")\nprint(\"\")\nprint(\"For JKB\")\nprint(\"QB\u2019\u2019QA\u2019\u2019QB\u2019\u2019QAQBQAQBQA\u2019\u2019\")\nprint(\"QD\u2019\u2019QC\u2019\u20190110\")\nprint(\"QD\u2019\u2019QC0110\")\nprint(\"QDQCXXXX\")\nprint(\"QDQC\u2019\u201900XX\")\nprint(\"JKB = QAQD\u2019\u2019\")\nprint(\"\")\nprint(\"For JKA\")\nprint(\"QB\u2019\u2019QA\u2019\u2019QB\u2019\u2019QAQBQAQBQA\u2019\u2019\")\nprint(\"QD\u2019\u2019QC\u2019\u20191111\")\nprint(\"QD\u2019\u2019QC1111\")\nprint(\"QDQCXXXX\")\nprint(\"QDQC\u2019\u201911XX\")\nprint(\"JKA = 1\")\nprint(\"\")\nprint(\"Fig shows the logic diagram for the synchronous decade counter using JK flip\u2212flop\")", "outputs": [{"output_type": "stream", "name": "stdout", "text": "Excitation table\nPresentState NextState Flip\u2212flop Inputs\nQDQCQBQAQD+1QC+1QB+1QA+1JKDJKCJKBJKA\n000000010001\n000100100011\n001000110001\n001101000111\n010001010001\n010101100011\n011001110001\n011110001111\n100010010001\n100100001001\n1010XXXXXXX1\n1011XXXXXXX1\n1100XXXXXXXX\n1101XXXXXXXX\n1110XXXXXXXX\n1111XXXXXXXX\n\nK\u2212map Simplification\nFor JKD\nQB\u2019\u2019QA\u2019\u2019QB\u2019\u2019QAQBQAQBQA\u2019\u2019\nQD\u2019\u2019QC\u2019\u20190000\nQD\u2019\u2019QC0010\nQDQCXXXX\nQDQC\u2019\u201901XX\nJKD = QAQD+QAQBQC\n\nFor JKC\nQB\u2019\u2019QA\u2019\u2019QB\u2019\u2019QAQBQAQBQA\u2019\u2019\nQD\u2019\u2019QC\u2019\u20190010\nQD\u2019\u2019QC0010\nQDQCXXXX\nQDQC\u2019\u201900XX\nJKC = QAQB\n\nFor JKB\nQB\u2019\u2019QA\u2019\u2019QB\u2019\u2019QAQBQAQBQA\u2019\u2019\nQD\u2019\u2019QC\u2019\u20190110\nQD\u2019\u2019QC0110\nQDQCXXXX\nQDQC\u2019\u201900XX\nJKB = QAQD\u2019\u2019\n\nFor JKA\nQB\u2019\u2019QA\u2019\u2019QB\u2019\u2019QAQBQAQBQA\u2019\u2019\nQD\u2019\u2019QC\u2019\u20191111\nQD\u2019\u2019QC1111\nQDQCXXXX\nQDQC\u2019\u201911XX\nJKA = 1\n\nFig shows the logic diagram for the synchronous decade counter using JK flip\u2212flop\n"}], "metadata": {"collapsed": false, "trusted": false}}, {"source": "## Example 8.38 Page No. 8-64", "cell_type": "markdown", "metadata": {}}, {"execution_count": 8, "cell_type": "code", "source": "print(\"Excitation table\")\nprint(\"Input PresentState NextState Flip\u2212flop Inputs\")\nprint(\"UP/DOWN\u2019\u2019QCQBQAQC+1QB+1QA+1JKCJKBJKA\")\nprint(\"UD\")\nprint(\"0000111111\")\nprint(\"0001000001\")\nprint(\"0010001011\")\nprint(\"0011010001\")\nprint(\"0100011111\")\nprint(\"0101100001\")\nprint(\"0110101011\")\nprint(\"0111110001\")\nprint(\"1000001001\")\nprint(\"1001010011\")\nprint(\"1010011001\")\nprint(\"1011100111\")\nprint(\"1100101001\")\nprint(\"1101110011\")\nprint(\"1110111001\")\nprint(\"1111000111\")\nprint(\"\")\nprint(\"K\u2212map Simplification\")\nprint(\"For JKC\")\nprint(\"QB\u2019\u2019QA\u2019\u2019QB\u2019\u2019QAQBQAQBQA\u2019\u2019\")\nprint(\"QD\u2019\u2019QC\u2019\u20191000\")\nprint(\"QD\u2019\u2019QC1000\")\nprint(\"QDQC0010\")\nprint(\"QDQC\u2019\u20190010\")\nprint(\"JKC = UD\u2019\u2019QB\u2019\u2019QB\u2019\u2019+UDQBQA\")\nprint(\"\")\nprint(\"For JKB\")\nprint(\"QB\u2019\u2019QA\u2019\u2019QB\u2019\u2019QAQBQAQBQA\u2019\u2019\")\nprint(\"QD\u2019\u2019QC\u2019\u20191001\")\nprint(\"QD\u2019\u2019QC1001\")\nprint(\"QDQC0110\")\nprint(\"QDQC\u2019\u20190110\")\nprint(\"TB = UD\u2019\u2019QA\u2019\u2019+UDQA\")\nprint(\"\")\nprint(\"For JKA\")\nprint(\"QB\u2019\u2019QA\u2019\u2019QB\u2019\u2019QAQBQAQBQA\u2019\u2019\")\nprint(\"QD\u2019\u2019QC\u2019\u20191111\")\nprint(\"QD\u2019\u2019QC1111\")\nprint(\"QDQC1111\")\nprint(\"QDQC\u2019\u20191111\")\nprint(\"TA = 1\")\nprint(\"\")", "outputs": [{"output_type": "stream", "name": "stdout", "text": "Excitation table\nInput PresentState NextState Flip\u2212flop Inputs\nUP/DOWN\u2019\u2019QCQBQAQC+1QB+1QA+1JKCJKBJKA\nUD\n0000111111\n0001000001\n0010001011\n0011010001\n0100011111\n0101100001\n0110101011\n0111110001\n1000001001\n1001010011\n1010011001\n1011100111\n1100101001\n1101110011\n1110111001\n1111000111\n\nK\u2212map Simplification\nFor JKC\nQB\u2019\u2019QA\u2019\u2019QB\u2019\u2019QAQBQAQBQA\u2019\u2019\nQD\u2019\u2019QC\u2019\u20191000\nQD\u2019\u2019QC1000\nQDQC0010\nQDQC\u2019\u20190010\nJKC = UD\u2019\u2019QB\u2019\u2019QB\u2019\u2019+UDQBQA\n\nFor JKB\nQB\u2019\u2019QA\u2019\u2019QB\u2019\u2019QAQBQAQBQA\u2019\u2019\nQD\u2019\u2019QC\u2019\u20191001\nQD\u2019\u2019QC1001\nQDQC0110\nQDQC\u2019\u20190110\nTB = UD\u2019\u2019QA\u2019\u2019+UDQA\n\nFor JKA\nQB\u2019\u2019QA\u2019\u2019QB\u2019\u2019QAQBQAQBQA\u2019\u2019\nQD\u2019\u2019QC\u2019\u20191111\nQD\u2019\u2019QC1111\nQDQC1111\nQDQC\u2019\u20191111\nTA = 1\n\n"}], "metadata": {"collapsed": false, "trusted": false}}, {"source": "## Example 8.39 Page No. 8-66", "cell_type": "markdown", "metadata": {}}, {"execution_count": 7, "cell_type": "code", "source": "print(\"For mod\u22125 counter we require 3 flip\u2212flops.\")\nprint(\"Excitation table\")\nprint(\"PresentState NextState Flip\u2212flop Inputs\")\nprint(\"QCQBQAQA+1QB+1QC+1TATBTC\")\nprint(\"0000001001\")\nprint(\"1001010011\")\nprint(\"2010011001\")\nprint(\"3011100111\")\nprint(\"4100000100\")\nprint(\"\")\nprint(\"K\u2212map Simplification\")\nprint(\"QB\u2019\u2019QC\u2019\u2019QB\u2019\u2019QCQBQCQBQC\u2019\u2019\")\nprint(\"QA\u2019\u20190010\")\nprint(\"QA1XXX\")\nprint(\"TA = QA+QBQC\")\nprint(\"\")\nprint(\"QB\u2019\u2019QC\u2019\u2019QB\u2019\u2019QCQBQCQBQC\u2019\u2019\")\nprint(\"QA\u2019\u20190110\")\nprint(\"QA0XXX\")\nprint(\"TB = QC\")\nprint(\"\")\nprint(\"QB\u2019\u2019QC\u2019\u2019QB\u2019\u2019QCQBQCQBQC\u2019\u2019\")\nprint(\"QA\u2019\u20191111\")\nprint(\"QA0XXX\")\nprint(\"TC = QA\u2019\u2019\")\nprint(\"\")\n", "outputs": [{"output_type": "stream", "name": "stdout", "text": "For mod\u22125 counter we require 3 flip\u2212flops.\nExcitation table\nPresentState NextState Flip\u2212flop Inputs\nQCQBQAQA+1QB+1QC+1TATBTC\n0000001001\n1001010011\n2010011001\n3011100111\n4100000100\n\nK\u2212map Simplification\nQB\u2019\u2019QC\u2019\u2019QB\u2019\u2019QCQBQCQBQC\u2019\u2019\nQA\u2019\u20190010\nQA1XXX\nTA = QA+QBQC\n\nQB\u2019\u2019QC\u2019\u2019QB\u2019\u2019QCQBQCQBQC\u2019\u2019\nQA\u2019\u20190110\nQA0XXX\nTB = QC\n\nQB\u2019\u2019QC\u2019\u2019QB\u2019\u2019QCQBQCQBQC\u2019\u2019\nQA\u2019\u20191111\nQA0XXX\nTC = QA\u2019\u2019\n\n"}], "metadata": {"collapsed": false, "trusted": false}}, {"source": "## Example 8.40 Page No. 8-67", "cell_type": "markdown", "metadata": {}}, {"execution_count": 6, "cell_type": "code", "source": "print(\"Excitation table\")\nprint(\"PresentState NextState Flip\u2212flop Inputs\")\nprint(\"QCQBA+B+JAKAJBKB\")\nprint(\"00111X1X\")\nprint(\"01000XX1\")\nprint(\"1001X11X\")\nprint(\"1110X0X1\")\nprint(\"\")\nprint(\"K\u2212map Simplification\")\nprint(\"For JA\")\nprint(\"B\u2019\u2019B\")\nprint(\"A\u2019\u201910\")\nprint(\"AXX\")\nprint(\"JA = B\u2019\u2019\")\nprint(\"\")\nprint(\"For KA\")\nprint(\"B\u2019\u2019B\")\nprint(\"A\u2019\u2019XX\")\nprint(\"A10\")\nprint(\"KA = B\u2019\u2019\")\nprint(\"\")\nprint(\"For JB\")\nprint(\"B\u2019\u2019B\")\nprint(\"A\u2019\u20191X\")\nprint(\"A1X\")\nprint(\"JB = 1\")\nprint(\"\")\nprint(\"For KB\")\nprint(\"B\u2019\u2019B\")\nprint(\"A\u2019\u2019X1\")\nprint(\"AX1\")\nprint(\"KB = 1\")\nprint(\"\")", "outputs": [{"output_type": "stream", "name": "stdout", "text": "Excitation table\nPresentState NextState Flip\u2212flop Inputs\nQCQBA+B+JAKAJBKB\n00111X1X\n01000XX1\n1001X11X\n1110X0X1\n\nK\u2212map Simplification\nFor JA\nB\u2019\u2019B\nA\u2019\u201910\nAXX\nJA = B\u2019\u2019\n\nFor KA\nB\u2019\u2019B\nA\u2019\u2019XX\nA10\nKA = B\u2019\u2019\n\nFor JB\nB\u2019\u2019B\nA\u2019\u20191X\nA1X\nJB = 1\n\nFor KB\nB\u2019\u2019B\nA\u2019\u2019X1\nAX1\nKB = 1\n\n"}], "metadata": {"collapsed": false, "trusted": false}}, {"source": "## Example 8.41 Page No. 8-67", "cell_type": "markdown", "metadata": {}}, {"execution_count": 5, "cell_type": "code", "source": "print(\"Mod\u221212 synchronous counter using D flip\u2212flop:\")\nprint(\"Let Number of flip\u2212flop required=n\")\nprint(\"2\u02c6n >= 12\")\nprint(\"n = 4\")\nprint(\"Excitation table\")\nprint(\"PresentState NextState\")\nprint(\"QDQCQBQAQD+1QC+1QB+1QA+1\")\nprint(\"00000001\")\nprint(\"00010010\")\nprint(\"00100011\")\nprint(\"00110100\")\nprint(\"01000101\")\nprint(\"01010110\")\nprint(\"01100111\")\nprint(\"01111000\")\nprint(\"10001001\")\nprint(\"10011010\")\nprint(\"10101011\")\nprint(\"10110000\")\nprint(\"\")\nprint(\"K\u2212map Simplification\")\nprint(\"For DA\")\nprint(\"QB\u2019\u2019QA\u2019\u2019QB\u2019\u2019QAQBQAQBQA\u2019\u2019\")\nprint(\"QD\u2019\u2019QC\u2019\u20191001\")\nprint(\"QD\u2019\u2019QC1001\")\nprint(\"QDQCXXXX\")\nprint(\"QDQC\u2019\u20191001\")\nprint(\"DA = QA\u2019\u2019\")\nprint(\"\")\nprint(\"For DB\")\nprint(\"QB\u2019\u2019QA\u2019\u2019QB\u2019\u2019QAQBQAQBQA\u2019\u2019\")\nprint(\"QD\u2019\u2019QC\u2019\u20190101\")\nprint(\"QD\u2019\u2019QC0101\")\nprint(\"QDQCXXXX\")\nprint(\"QDQC\u2019\u20190101\")\nprint(\"DB = QB\u2019\u2019QaA+QA\u2019\u2019QB\")\nprint(\"DB = QA XOR QB\")\nprint(\"\")\nprint(\"For DC\")\nprint(\"QB\u2019\u2019QA\u2019\u2019QB\u2019\u2019QAQBQAQBQA\u2019\u2019\")\nprint(\"QD\u2019\u2019QC\u2019\u20190010\")\nprint(\"QD\u2019\u2019QC1101\")\nprint(\"QDQCXXXX\")\nprint(\"QDQC\u2019\u20190000\")\nprint(\"DC = QCQB\u2019\u2019+QCQA\u2019\u2019+QD\u2019\u2019QC\u2019\u2019QBQA\")\nprint(\"\")\nprint(\"For DD\")\nprint(\"QB\u2019\u2019QA\u2019\u2019QB\u2019\u2019QAQBQAQBQA\u2019\u2019\")\nprint(\"QD\u2019\u2019QC\u2019\u20190000\")\nprint(\"QD\u2019\u2019QC0010\")\nprint(\"QDQCXXXX\")\nprint(\"QDQC\u2019\u20191101\")\nprint(\"DD = QDQB\u2019\u2019+QCQBQA+QDQA\u2019\u2019\")\n                                    ", "outputs": [{"output_type": "stream", "name": "stdout", "text": "Mod\u221212 synchronous counter using D flip\u2212flop:\nLet Number of flip\u2212flop required=n\n2\u02c6n >= 12\nn = 4\nExcitation table\nPresentState NextState\nQDQCQBQAQD+1QC+1QB+1QA+1\n00000001\n00010010\n00100011\n00110100\n01000101\n01010110\n01100111\n01111000\n10001001\n10011010\n10101011\n10110000\n\nK\u2212map Simplification\nFor DA\nQB\u2019\u2019QA\u2019\u2019QB\u2019\u2019QAQBQAQBQA\u2019\u2019\nQD\u2019\u2019QC\u2019\u20191001\nQD\u2019\u2019QC1001\nQDQCXXXX\nQDQC\u2019\u20191001\nDA = QA\u2019\u2019\n\nFor DB\nQB\u2019\u2019QA\u2019\u2019QB\u2019\u2019QAQBQAQBQA\u2019\u2019\nQD\u2019\u2019QC\u2019\u20190101\nQD\u2019\u2019QC0101\nQDQCXXXX\nQDQC\u2019\u20190101\nDB = QB\u2019\u2019QaA+QA\u2019\u2019QB\nDB = QA XOR QB\n\nFor DC\nQB\u2019\u2019QA\u2019\u2019QB\u2019\u2019QAQBQAQBQA\u2019\u2019\nQD\u2019\u2019QC\u2019\u20190010\nQD\u2019\u2019QC1101\nQDQCXXXX\nQDQC\u2019\u20190000\nDC = QCQB\u2019\u2019+QCQA\u2019\u2019+QD\u2019\u2019QC\u2019\u2019QBQA\n\nFor DD\nQB\u2019\u2019QA\u2019\u2019QB\u2019\u2019QAQBQAQBQA\u2019\u2019\nQD\u2019\u2019QC\u2019\u20190000\nQD\u2019\u2019QC0010\nQDQCXXXX\nQDQC\u2019\u20191101\nDD = QDQB\u2019\u2019+QCQBQA+QDQA\u2019\u2019\n"}], "metadata": {"collapsed": false, "trusted": false}}, {"source": "## Example 8.42 Page No. 8-71", "cell_type": "markdown", "metadata": {}}, {"execution_count": 3, "cell_type": "code", "source": "print(\"The fig.8.99 shows the circuit diagram for a 4\u2212bit,4\u2212statering counter with a single circulating 1.Here,74X194 universal shift register is connected so that it normally preforms a left\u2212shift.However,when RESET is asserted it loads 0001.Once RESET is negated, the 74194 shifts left on each clock pulse.The DSL serial input is connected to the leftmost output(Q3:MSB),so the next states are 0010, 0100,1000,0001,0010,.....Thus the counter counter visits four unique states before repeating.\")", "outputs": [{"output_type": "stream", "name": "stdout", "text": "The fig.8.99 shows the circuit diagram for a 4\u2212bit,4\u2212statering counter with a single circulating 1.Here,74X194 universal shift register is connected so that it normally preforms a left\u2212shift.However,when RESET is asserted it loads 0001.Once RESET is negated, the 74194 shifts left on each clock pulse.The DSL serial input is connected to the leftmost output(Q3:MSB),so the next states are 0010, 0100,1000,0001,0010,.....Thus the counter counter visits four unique states before repeating.\n"}], "metadata": {"collapsed": false, "trusted": false}}, {"source": "## Example 8.44 Page No. 8-76", "cell_type": "markdown", "metadata": {}}, {"execution_count": 2, "cell_type": "code", "source": "print(\"Johnson counter is basically at wistedring counter.The fig.8.104(a) shows the basic circuit for a Johnson counter.The table shows the states of a 4\u2212bit Johnson counter.\")\nprint(\"\")\nprint(\"States of 4\u2212bit Johnson counter\")\nprint(\"Statename Q3 Q2 Q1 Q0\")\nprint(\"S1 0 0 0 0\")\nprint(\"S2 0 0 0 1\")\nprint(\"S3 0 0 1 1\")\nprint(\"S4 0 1 1 1\")\nprint(\"S5 1 1 1 1\")\nprint(\"S6 1 1 1 0\")\nprint(\"S7 1 1 0 0\")\nprint(\"S8 1 0 0 0\")\nprint(\"\")\nprint(\"This counter can be modified to have self correcting Johnson counter as shown in fig.8.104(c).Here,the connections are made such that circuit loads 0001 as the next state whenever the current state is 0XX0.\")", "outputs": [{"output_type": "stream", "name": "stdout", "text": "Johnson counter is basically at wistedring counter.The fig.8.104(a) shows the basic circuit for a Johnson counter.The table shows the states of a 4\u2212bit Johnson counter.\n\nStates of 4\u2212bit Johnson counter\nStatename Q3 Q2 Q1 Q0\nS1 0 0 0 0\nS2 0 0 0 1\nS3 0 0 1 1\nS4 0 1 1 1\nS5 1 1 1 1\nS6 1 1 1 0\nS7 1 1 0 0\nS8 1 0 0 0\n\nThis counter can be modified to have self correcting Johnson counter as shown in fig.8.104(c).Here,the connections are made such that circuit loads 0001 as the next state whenever the current state is 0XX0.\n"}], "metadata": {"collapsed": false, "trusted": false}}, {"source": "## Example 8.45 Page No. 8-78", "cell_type": "markdown", "metadata": {}}, {"execution_count": 1, "cell_type": "code", "source": "print(\"Johnson counter will produce a modulus of 2xn where n is the number of stages (i.e. flip\u2212flops) in the counter.Therefore, Mod10 requires 5 flip\u2212flops and Mod16 requires 8 flip\u2212flops.\")", "outputs": [{"output_type": "stream", "name": "stdout", "text": "Johnson counter will produce a modulus of 2xn where n is the number of stages (i.e. flip\u2212flops) in the counter.Therefore, Mod10 requires 5 flip\u2212flops and Mod16 requires 8 flip\u2212flops.\n"}], "metadata": {"collapsed": false, "trusted": false}}], "nbformat": 4, "metadata": {"kernelspec": {"display_name": "Python 2", "name": "python2", "language": "python"}, "language_info": {"mimetype": "text/x-python", "nbconvert_exporter": "python", "version": "2.7.9", "name": "python", "file_extension": ".py", "pygments_lexer": "ipython2", "codemirror_mode": {"version": 2, "name": "ipython"}}}}