{
  "module_name": "mcr20a.h",
  "hash_id": "07e42c3bbb0c7db242d0d6ebcf805d0c7ba3aafc4b40ba01d9e1b9fca1ba386c",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ieee802154/mcr20a.h",
  "human_readable_source": " \n \n#ifndef _MCR20A_H\n#define _MCR20A_H\n\n \n#define DAR_IRQ_STS1\t\t0x00\n#define DAR_IRQ_STS2\t\t0x01\n#define DAR_IRQ_STS3\t\t0x02\n#define DAR_PHY_CTRL1\t\t0x03\n#define DAR_PHY_CTRL2\t\t0x04\n#define DAR_PHY_CTRL3\t\t0x05\n#define DAR_RX_FRM_LEN\t\t0x06\n#define DAR_PHY_CTRL4\t\t0x07\n#define DAR_SRC_CTRL\t\t0x08\n#define DAR_SRC_ADDRS_SUM_LSB\t0x09\n#define DAR_SRC_ADDRS_SUM_MSB\t0x0A\n#define DAR_CCA1_ED_FNL\t\t0x0B\n#define DAR_EVENT_TMR_LSB\t0x0C\n#define DAR_EVENT_TMR_MSB\t0x0D\n#define DAR_EVENT_TMR_USB\t0x0E\n#define DAR_TIMESTAMP_LSB\t0x0F\n#define DAR_TIMESTAMP_MSB\t0x10\n#define DAR_TIMESTAMP_USB\t0x11\n#define DAR_T3CMP_LSB\t\t0x12\n#define DAR_T3CMP_MSB\t\t0x13\n#define DAR_T3CMP_USB\t\t0x14\n#define DAR_T2PRIMECMP_LSB\t0x15\n#define DAR_T2PRIMECMP_MSB\t0x16\n#define DAR_T1CMP_LSB\t\t0x17\n#define DAR_T1CMP_MSB\t\t0x18\n#define DAR_T1CMP_USB\t\t0x19\n#define DAR_T2CMP_LSB\t\t0x1A\n#define DAR_T2CMP_MSB\t\t0x1B\n#define DAR_T2CMP_USB\t\t0x1C\n#define DAR_T4CMP_LSB\t\t0x1D\n#define DAR_T4CMP_MSB\t\t0x1E\n#define DAR_T4CMP_USB\t\t0x1F\n#define DAR_PLL_INT0\t\t0x20\n#define DAR_PLL_FRAC0_LSB\t0x21\n#define DAR_PLL_FRAC0_MSB\t0x22\n#define DAR_PA_PWR\t\t0x23\n#define DAR_SEQ_STATE\t\t0x24\n#define DAR_LQI_VALUE\t\t0x25\n#define DAR_RSSI_CCA_CONT\t0x26\n \n#define DAR_ASM_CTRL1\t\t0x28\n#define DAR_ASM_CTRL2\t\t0x29\n#define DAR_ASM_DATA_0\t\t0x2A\n#define DAR_ASM_DATA_1\t\t0x2B\n#define DAR_ASM_DATA_2\t\t0x2C\n#define DAR_ASM_DATA_3\t\t0x2D\n#define DAR_ASM_DATA_4\t\t0x2E\n#define DAR_ASM_DATA_5\t\t0x2F\n#define DAR_ASM_DATA_6\t\t0x30\n#define DAR_ASM_DATA_7\t\t0x31\n#define DAR_ASM_DATA_8\t\t0x32\n#define DAR_ASM_DATA_9\t\t0x33\n#define DAR_ASM_DATA_A\t\t0x34\n#define DAR_ASM_DATA_B\t\t0x35\n#define DAR_ASM_DATA_C\t\t0x36\n#define DAR_ASM_DATA_D\t\t0x37\n#define DAR_ASM_DATA_E\t\t0x38\n#define DAR_ASM_DATA_F\t\t0x39\n \n#define DAR_OVERWRITE_VER\t0x3B\n#define DAR_CLK_OUT_CTRL\t0x3C\n#define DAR_PWR_MODES\t\t0x3D\n#define IAR_INDEX\t\t0x3E\n#define IAR_DATA\t\t0x3F\n\n \n#define IAR_PART_ID\t\t0x00\n#define IAR_XTAL_TRIM\t\t0x01\n#define IAR_PMC_LP_TRIM\t\t0x02\n#define IAR_MACPANID0_LSB\t0x03\n#define IAR_MACPANID0_MSB\t0x04\n#define IAR_MACSHORTADDRS0_LSB\t0x05\n#define IAR_MACSHORTADDRS0_MSB\t0x06\n#define IAR_MACLONGADDRS0_0\t0x07\n#define IAR_MACLONGADDRS0_8\t0x08\n#define IAR_MACLONGADDRS0_16\t0x09\n#define IAR_MACLONGADDRS0_24\t0x0A\n#define IAR_MACLONGADDRS0_32\t0x0B\n#define IAR_MACLONGADDRS0_40\t0x0C\n#define IAR_MACLONGADDRS0_48\t0x0D\n#define IAR_MACLONGADDRS0_56\t0x0E\n#define IAR_RX_FRAME_FILTER\t0x0F\n#define IAR_PLL_INT1\t\t0x10\n#define IAR_PLL_FRAC1_LSB\t0x11\n#define IAR_PLL_FRAC1_MSB\t0x12\n#define IAR_MACPANID1_LSB\t0x13\n#define IAR_MACPANID1_MSB\t0x14\n#define IAR_MACSHORTADDRS1_LSB\t0x15\n#define IAR_MACSHORTADDRS1_MSB\t0x16\n#define IAR_MACLONGADDRS1_0\t0x17\n#define IAR_MACLONGADDRS1_8\t0x18\n#define IAR_MACLONGADDRS1_16\t0x19\n#define IAR_MACLONGADDRS1_24\t0x1A\n#define IAR_MACLONGADDRS1_32\t0x1B\n#define IAR_MACLONGADDRS1_40\t0x1C\n#define IAR_MACLONGADDRS1_48\t0x1D\n#define IAR_MACLONGADDRS1_56\t0x1E\n#define IAR_DUAL_PAN_CTRL\t0x1F\n#define IAR_DUAL_PAN_DWELL\t0x20\n#define IAR_DUAL_PAN_STS\t0x21\n#define IAR_CCA1_THRESH\t\t0x22\n#define IAR_CCA1_ED_OFFSET_COMP\t0x23\n#define IAR_LQI_OFFSET_COMP\t0x24\n#define IAR_CCA_CTRL\t\t0x25\n#define IAR_CCA2_CORR_PEAKS\t0x26\n#define IAR_CCA2_CORR_THRESH\t0x27\n#define IAR_TMR_PRESCALE\t0x28\n \n#define IAR_GPIO_DATA\t\t0x2A\n#define IAR_GPIO_DIR\t\t0x2B\n#define IAR_GPIO_PUL_EN\t\t0x2C\n#define IAR_GPIO_PUL_SEL\t0x2D\n#define IAR_GPIO_DS\t\t0x2E\n \n#define IAR_ANT_PAD_CTRL\t0x30\n#define IAR_MISC_PAD_CTRL\t0x31\n#define IAR_BSM_CTRL\t\t0x32\n \n#define IAR_RNG\t\t\t0x34\n#define IAR_RX_BYTE_COUNT\t0x35\n#define IAR_RX_WTR_MARK\t\t0x36\n#define IAR_SOFT_RESET\t\t0x37\n#define IAR_TXDELAY\t\t0x38\n#define IAR_ACKDELAY\t\t0x39\n#define IAR_SEQ_MGR_CTRL\t0x3A\n#define IAR_SEQ_MGR_STS\t\t0x3B\n#define IAR_SEQ_T_STS\t\t0x3C\n#define IAR_ABORT_STS\t\t0x3D\n#define IAR_CCCA_BUSY_CNT\t0x3E\n#define IAR_SRC_ADDR_CHECKSUM1\t0x3F\n#define IAR_SRC_ADDR_CHECKSUM2\t0x40\n#define IAR_SRC_TBL_VALID1\t0x41\n#define IAR_SRC_TBL_VALID2\t0x42\n#define IAR_FILTERFAIL_CODE1\t0x43\n#define IAR_FILTERFAIL_CODE2\t0x44\n#define IAR_SLOT_PRELOAD\t0x45\n \n#define IAR_CORR_VT\t\t0x47\n#define IAR_SYNC_CTRL\t\t0x48\n#define IAR_PN_LSB_0\t\t0x49\n#define IAR_PN_LSB_1\t\t0x4A\n#define IAR_PN_MSB_0\t\t0x4B\n#define IAR_PN_MSB_1\t\t0x4C\n#define IAR_CORR_NVAL\t\t0x4D\n#define IAR_TX_MODE_CTRL\t0x4E\n#define IAR_SNF_THR\t\t0x4F\n#define IAR_FAD_THR\t\t0x50\n#define IAR_ANT_AGC_CTRL\t0x51\n#define IAR_AGC_THR1\t\t0x52\n#define IAR_AGC_THR2\t\t0x53\n#define IAR_AGC_HYS\t\t0x54\n#define IAR_AFC\t\t\t0x55\n \n \n#define IAR_PHY_STS\t\t0x58\n#define IAR_RX_MAX_CORR\t\t0x59\n#define IAR_RX_MAX_PREAMBLE\t0x5A\n#define IAR_RSSI\t\t0x5B\n \n \n#define IAR_PLL_DIG_CTRL\t0x5E\n#define IAR_VCO_CAL\t\t0x5F\n#define IAR_VCO_BEST_DIFF\t0x60\n#define IAR_VCO_BIAS\t\t0x61\n#define IAR_KMOD_CTRL\t\t0x62\n#define IAR_KMOD_CAL\t\t0x63\n#define IAR_PA_CAL\t\t0x64\n#define IAR_PA_PWRCAL\t\t0x65\n#define IAR_ATT_RSSI1\t\t0x66\n#define IAR_ATT_RSSI2\t\t0x67\n#define IAR_RSSI_OFFSET\t\t0x68\n#define IAR_RSSI_SLOPE\t\t0x69\n#define IAR_RSSI_CAL1\t\t0x6A\n#define IAR_RSSI_CAL2\t\t0x6B\n \n \n#define IAR_XTAL_CTRL\t\t0x6E\n#define IAR_XTAL_COMP_MIN\t0x6F\n#define IAR_XTAL_COMP_MAX\t0x70\n#define IAR_XTAL_GM\t\t0x71\n \n \n#define IAR_LNA_TUNE\t\t0x74\n#define IAR_LNA_AGCGAIN\t\t0x75\n \n \n#define IAR_CHF_PMA_GAIN\t0x78\n#define IAR_CHF_IBUF\t\t0x79\n#define IAR_CHF_QBUF\t\t0x7A\n#define IAR_CHF_IRIN\t\t0x7B\n#define IAR_CHF_QRIN\t\t0x7C\n#define IAR_CHF_IL\t\t0x7D\n#define IAR_CHF_QL\t\t0x7E\n#define IAR_CHF_CC1\t\t0x7F\n#define IAR_CHF_CCL\t\t0x80\n#define IAR_CHF_CC2\t\t0x81\n#define IAR_CHF_IROUT\t\t0x82\n#define IAR_CHF_QROUT\t\t0x83\n \n \n#define IAR_RSSI_CTRL\t\t0x86\n \n \n#define IAR_PA_BIAS\t\t0x89\n#define IAR_PA_TUNING\t\t0x8A\n \n \n#define IAR_PMC_HP_TRIM\t\t0x8D\n#define IAR_VREGA_TRIM\t\t0x8E\n \n \n#define IAR_VCO_CTRL1\t\t0x91\n#define IAR_VCO_CTRL2\t\t0x92\n \n \n#define IAR_ANA_SPARE_OUT1\t0x95\n#define IAR_ANA_SPARE_OUT2\t0x96\n#define IAR_ANA_SPARE_IN\t0x97\n#define IAR_MISCELLANEOUS\t0x98\n \n#define IAR_SEQ_MGR_OVRD0\t0x9A\n#define IAR_SEQ_MGR_OVRD1\t0x9B\n#define IAR_SEQ_MGR_OVRD2\t0x9C\n#define IAR_SEQ_MGR_OVRD3\t0x9D\n#define IAR_SEQ_MGR_OVRD4\t0x9E\n#define IAR_SEQ_MGR_OVRD5\t0x9F\n#define IAR_SEQ_MGR_OVRD6\t0xA0\n#define IAR_SEQ_MGR_OVRD7\t0xA1\n \n#define IAR_TESTMODE_CTRL\t0xA3\n#define IAR_DTM_CTRL1\t\t0xA4\n#define IAR_DTM_CTRL2\t\t0xA5\n#define IAR_ATM_CTRL1\t\t0xA6\n#define IAR_ATM_CTRL2\t\t0xA7\n#define IAR_ATM_CTRL3\t\t0xA8\n \n#define IAR_LIM_FE_TEST_CTRL\t0xAA\n#define IAR_CHF_TEST_CTRL\t0xAB\n#define IAR_VCO_TEST_CTRL\t0xAC\n#define IAR_PLL_TEST_CTRL\t0xAD\n#define IAR_PA_TEST_CTRL\t0xAE\n#define IAR_PMC_TEST_CTRL\t0xAF\n#define IAR_SCAN_DTM_PROTECT_1\t0xFE\n#define IAR_SCAN_DTM_PROTECT_0\t0xFF\n\n \n#define DAR_IRQSTS1_RX_FRM_PEND\t\tBIT(7)\n#define DAR_IRQSTS1_PLL_UNLOCK_IRQ\tBIT(6)\n#define DAR_IRQSTS1_FILTERFAIL_IRQ\tBIT(5)\n#define DAR_IRQSTS1_RXWTRMRKIRQ\t\tBIT(4)\n#define DAR_IRQSTS1_CCAIRQ\t\tBIT(3)\n#define DAR_IRQSTS1_RXIRQ\t\tBIT(2)\n#define DAR_IRQSTS1_TXIRQ\t\tBIT(1)\n#define DAR_IRQSTS1_SEQIRQ\t\tBIT(0)\n\n \n#define DAR_IRQSTS2_CRCVALID\t\tBIT(7)\n#define DAR_IRQSTS2_CCA\t\t\tBIT(6)\n#define DAR_IRQSTS2_SRCADDR\t\tBIT(5)\n#define DAR_IRQSTS2_PI\t\t\tBIT(4)\n#define DAR_IRQSTS2_TMRSTATUS\t\tBIT(3)\n#define DAR_IRQSTS2_ASM_IRQ\t\tBIT(2)\n#define DAR_IRQSTS2_PB_ERR_IRQ\t\tBIT(1)\n#define DAR_IRQSTS2_WAKE_IRQ\t\tBIT(0)\n\n \n#define DAR_IRQSTS3_TMR4MSK\t\tBIT(7)\n#define DAR_IRQSTS3_TMR3MSK\t\tBIT(6)\n#define DAR_IRQSTS3_TMR2MSK\t\tBIT(5)\n#define DAR_IRQSTS3_TMR1MSK\t\tBIT(4)\n#define DAR_IRQSTS3_TMR4IRQ\t\tBIT(3)\n#define DAR_IRQSTS3_TMR3IRQ\t\tBIT(2)\n#define DAR_IRQSTS3_TMR2IRQ\t\tBIT(1)\n#define DAR_IRQSTS3_TMR1IRQ\t\tBIT(0)\n\n \n#define DAR_PHY_CTRL1_TMRTRIGEN\t\tBIT(7)\n#define DAR_PHY_CTRL1_SLOTTED\t\tBIT(6)\n#define DAR_PHY_CTRL1_CCABFRTX\t\tBIT(5)\n#define DAR_PHY_CTRL1_CCABFRTX_SHIFT\t5\n#define DAR_PHY_CTRL1_RXACKRQD\t\tBIT(4)\n#define DAR_PHY_CTRL1_AUTOACK\t\tBIT(3)\n#define DAR_PHY_CTRL1_XCVSEQ_MASK\t0x07\n\n \n#define DAR_PHY_CTRL2_CRC_MSK\t\tBIT(7)\n#define DAR_PHY_CTRL2_PLL_UNLOCK_MSK\tBIT(6)\n#define DAR_PHY_CTRL2_FILTERFAIL_MSK\tBIT(5)\n#define DAR_PHY_CTRL2_RX_WMRK_MSK\tBIT(4)\n#define DAR_PHY_CTRL2_CCAMSK\t\tBIT(3)\n#define DAR_PHY_CTRL2_RXMSK\t\tBIT(2)\n#define DAR_PHY_CTRL2_TXMSK\t\tBIT(1)\n#define DAR_PHY_CTRL2_SEQMSK\t\tBIT(0)\n\n \n#define DAR_PHY_CTRL3_TMR4CMP_EN\tBIT(7)\n#define DAR_PHY_CTRL3_TMR3CMP_EN\tBIT(6)\n#define DAR_PHY_CTRL3_TMR2CMP_EN\tBIT(5)\n#define DAR_PHY_CTRL3_TMR1CMP_EN\tBIT(4)\n#define DAR_PHY_CTRL3_ASM_MSK\t\tBIT(2)\n#define DAR_PHY_CTRL3_PB_ERR_MSK\tBIT(1)\n#define DAR_PHY_CTRL3_WAKE_MSK\t\tBIT(0)\n\n \n#define DAR_RX_FRAME_LENGTH_MASK\t(0x7F)\n\n \n#define DAR_PHY_CTRL4_TRCV_MSK\t\tBIT(7)\n#define DAR_PHY_CTRL4_TC3TMOUT\t\tBIT(6)\n#define DAR_PHY_CTRL4_PANCORDNTR0\tBIT(5)\n#define DAR_PHY_CTRL4_CCATYPE\t\t(3)\n#define DAR_PHY_CTRL4_CCATYPE_SHIFT\t(3)\n#define DAR_PHY_CTRL4_CCATYPE_MASK\t(0x18)\n#define DAR_PHY_CTRL4_TMRLOAD\t\tBIT(2)\n#define DAR_PHY_CTRL4_PROMISCUOUS\tBIT(1)\n#define DAR_PHY_CTRL4_TC2PRIME_EN\tBIT(0)\n\n \n#define DAR_SRC_CTRL_INDEX\t\t(0x0F)\n#define DAR_SRC_CTRL_INDEX_SHIFT\t(4)\n#define DAR_SRC_CTRL_ACK_FRM_PND\tBIT(3)\n#define DAR_SRC_CTRL_SRCADDR_EN\t\tBIT(2)\n#define DAR_SRC_CTRL_INDEX_EN\t\tBIT(1)\n#define DAR_SRC_CTRL_INDEX_DISABLE\tBIT(0)\n\n \n#define DAR_ASM_CTRL1_CLEAR\t\tBIT(7)\n#define DAR_ASM_CTRL1_START\t\tBIT(6)\n#define DAR_ASM_CTRL1_SELFTST\t\tBIT(5)\n#define DAR_ASM_CTRL1_CTR\t\tBIT(4)\n#define DAR_ASM_CTRL1_CBC\t\tBIT(3)\n#define DAR_ASM_CTRL1_AES\t\tBIT(2)\n#define DAR_ASM_CTRL1_LOAD_MAC\t\tBIT(1)\n\n \n#define DAR_ASM_CTRL2_DATA_REG_TYPE_SEL\t\t(7)\n#define DAR_ASM_CTRL2_DATA_REG_TYPE_SEL_SHIFT\t(5)\n#define DAR_ASM_CTRL2_TSTPAS\t\t\tBIT(1)\n\n \n#define DAR_CLK_OUT_CTRL_EXTEND\t\tBIT(7)\n#define DAR_CLK_OUT_CTRL_HIZ\t\tBIT(6)\n#define DAR_CLK_OUT_CTRL_SR\t\tBIT(5)\n#define DAR_CLK_OUT_CTRL_DS\t\tBIT(4)\n#define DAR_CLK_OUT_CTRL_EN\t\tBIT(3)\n#define DAR_CLK_OUT_CTRL_DIV\t\t(7)\n\n \n#define DAR_PWR_MODES_XTAL_READY\tBIT(5)\n#define DAR_PWR_MODES_XTALEN\t\tBIT(4)\n#define DAR_PWR_MODES_ASM_CLK_EN\tBIT(3)\n#define DAR_PWR_MODES_AUTODOZE\t\tBIT(1)\n#define DAR_PWR_MODES_PMC_MODE\t\tBIT(0)\n\n \n#define IAR_RX_FRAME_FLT_FRM_VER\t\t(0xC0)\n#define IAR_RX_FRAME_FLT_FRM_VER_SHIFT\t\t(6)\n#define IAR_RX_FRAME_FLT_ACTIVE_PROMISCUOUS\tBIT(5)\n#define IAR_RX_FRAME_FLT_NS_FT\t\t\tBIT(4)\n#define IAR_RX_FRAME_FLT_CMD_FT\t\t\tBIT(3)\n#define IAR_RX_FRAME_FLT_ACK_FT\t\t\tBIT(2)\n#define IAR_RX_FRAME_FLT_DATA_FT\t\tBIT(1)\n#define IAR_RX_FRAME_FLT_BEACON_FT\t\tBIT(0)\n\n \n#define IAR_DUAL_PAN_CTRL_DUAL_PAN_SAM_LVL_MSK\t(0xF0)\n#define IAR_DUAL_PAN_CTRL_DUAL_PAN_SAM_LVL_SHIFT\t(4)\n#define IAR_DUAL_PAN_CTRL_CURRENT_NETWORK\tBIT(3)\n#define IAR_DUAL_PAN_CTRL_PANCORDNTR1\t\tBIT(2)\n#define IAR_DUAL_PAN_CTRL_DUAL_PAN_AUTO\t\tBIT(1)\n#define IAR_DUAL_PAN_CTRL_ACTIVE_NETWORK\tBIT(0)\n\n \n#define IAR_DUAL_PAN_STS_RECD_ON_PAN1\t\tBIT(7)\n#define IAR_DUAL_PAN_STS_RECD_ON_PAN0\t\tBIT(6)\n#define IAR_DUAL_PAN_STS_DUAL_PAN_REMAIN\t(0x3F)\n\n \n#define IAR_CCA_CTRL_AGC_FRZ_EN\t\t\tBIT(6)\n#define IAR_CCA_CTRL_CONT_RSSI_EN\t\tBIT(5)\n#define IAR_CCA_CTRL_LQI_RSSI_NOT_CORR\tBIT(4)\n#define IAR_CCA_CTRL_CCA3_AND_NOT_OR\tBIT(3)\n#define IAR_CCA_CTRL_POWER_COMP_EN_LQI\tBIT(2)\n#define IAR_CCA_CTRL_POWER_COMP_EN_ED\tBIT(1)\n#define IAR_CCA_CTRL_POWER_COMP_EN_CCA1\tBIT(0)\n\n \n#define IAR_ANT_PAD_CTRL_ANTX_POL\t(0x0F)\n#define IAR_ANT_PAD_CTRL_ANTX_POL_SHIFT\t(4)\n#define IAR_ANT_PAD_CTRL_ANTX_CTRLMODE\tBIT(3)\n#define IAR_ANT_PAD_CTRL_ANTX_HZ\tBIT(2)\n#define IAR_ANT_PAD_CTRL_ANTX_EN\t(3)\n\n \n#define IAR_MISC_PAD_CTRL_MISO_HIZ_EN\tBIT(3)\n#define IAR_MISC_PAD_CTRL_IRQ_B_OD\tBIT(2)\n#define IAR_MISC_PAD_CTRL_NON_GPIO_DS\tBIT(1)\n#define IAR_MISC_PAD_CTRL_ANTX_CURR\t(1)\n\n \n#define IAR_ANT_AGC_CTRL_FAD_EN_SHIFT\t(0)\n#define IAR_ANT_AGC_CTRL_FAD_EN_MASK\t(1)\n#define IAR_ANT_AGC_CTRL_ANTX_SHIFT\t(1)\n#define IAR_ANT_AGC_CTRL_ANTX_MASK\tBIT(AR_ANT_AGC_CTRL_ANTX_SHIFT)\n\n \n#define BSM_CTRL_BSM_EN\t\t(1)\n\n \n#define IAR_SOFT_RESET_SOG_RST\t\tBIT(7)\n#define IAR_SOFT_RESET_REGS_RST\t\tBIT(4)\n#define IAR_SOFT_RESET_PLL_RST\t\tBIT(3)\n#define IAR_SOFT_RESET_TX_RST\t\tBIT(2)\n#define IAR_SOFT_RESET_RX_RST\t\tBIT(1)\n#define IAR_SOFT_RESET_SEQ_MGR_RST\tBIT(0)\n\n \n#define IAR_SEQ_MGR_CTRL_SEQ_STATE_CTRL\t\t(3)\n#define IAR_SEQ_MGR_CTRL_SEQ_STATE_CTRL_SHIFT\t(6)\n#define IAR_SEQ_MGR_CTRL_NO_RX_RECYCLE\t\tBIT(5)\n#define IAR_SEQ_MGR_CTRL_LATCH_PREAMBLE\t\tBIT(4)\n#define IAR_SEQ_MGR_CTRL_EVENT_TMR_DO_NOT_LATCH\tBIT(3)\n#define IAR_SEQ_MGR_CTRL_CLR_NEW_SEQ_INHIBIT\tBIT(2)\n#define IAR_SEQ_MGR_CTRL_PSM_LOCK_DIS\t\tBIT(1)\n#define IAR_SEQ_MGR_CTRL_PLL_ABORT_OVRD\t\tBIT(0)\n\n \n#define IAR_SEQ_MGR_STS_TMR2_SEQ_TRIG_ARMED\tBIT(7)\n#define IAR_SEQ_MGR_STS_RX_MODE\t\t\tBIT(6)\n#define IAR_SEQ_MGR_STS_RX_TIMEOUT_PENDING\tBIT(5)\n#define IAR_SEQ_MGR_STS_NEW_SEQ_INHIBIT\t\tBIT(4)\n#define IAR_SEQ_MGR_STS_SEQ_IDLE\t\tBIT(3)\n#define IAR_SEQ_MGR_STS_XCVSEQ_ACTUAL\t\t(7)\n\n \n#define IAR_ABORT_STS_PLL_ABORTED\tBIT(2)\n#define IAR_ABORT_STS_TC3_ABORTED\tBIT(1)\n#define IAR_ABORT_STS_SW_ABORTED\tBIT(0)\n\n \n#define IAR_FILTERFAIL_CODE2_PAN_SEL\tBIT(7)\n#define IAR_FILTERFAIL_CODE2_9_8\t(3)\n\n \n#define IAR_PHY_STS_PLL_UNLOCK\t\tBIT(7)\n#define IAR_PHY_STS_PLL_LOCK_ERR\tBIT(6)\n#define IAR_PHY_STS_PLL_LOCK\t\tBIT(5)\n#define IAR_PHY_STS_CRCVALID\t\tBIT(3)\n#define IAR_PHY_STS_FILTERFAIL_FLAG_SEL\tBIT(2)\n#define IAR_PHY_STS_SFD_DET\t\tBIT(1)\n#define IAR_PHY_STS_PREAMBLE_DET\tBIT(0)\n\n \n#define IAR_TEST_MODE_CTRL_HOT_ANT\t\tBIT(4)\n#define IAR_TEST_MODE_CTRL_IDEAL_RSSI_EN\tBIT(3)\n#define IAR_TEST_MODE_CTRL_IDEAL_PFC_EN\t\tBIT(2)\n#define IAR_TEST_MODE_CTRL_CONTINUOUS_EN\tBIT(1)\n#define IAR_TEST_MODE_CTRL_FPGA_EN\t\tBIT(0)\n\n \n#define IAR_DTM_CTRL1_ATM_LOCKED\tBIT(7)\n#define IAR_DTM_CTRL1_DTM_EN\t\tBIT(6)\n#define IAR_DTM_CTRL1_PAGE5\t\tBIT(5)\n#define IAR_DTM_CTRL1_PAGE4\t\tBIT(4)\n#define IAR_DTM_CTRL1_PAGE3\t\tBIT(3)\n#define IAR_DTM_CTRL1_PAGE2\t\tBIT(2)\n#define IAR_DTM_CTRL1_PAGE1\t\tBIT(1)\n#define IAR_DTM_CTRL1_PAGE0\t\tBIT(0)\n\n \n#define IAR_TX_MODE_CTRL_TX_INV\t\tBIT(4)\n#define IAR_TX_MODE_CTRL_BT_EN\t\tBIT(3)\n#define IAR_TX_MODE_CTRL_DTS2\t\tBIT(2)\n#define IAR_TX_MODE_CTRL_DTS1\t\tBIT(1)\n#define IAR_TX_MODE_CTRL_DTS0\t\tBIT(0)\n\n#define TX_MODE_CTRL_DTS_MASK\t(7)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}