// Seed: 3360196276
module module_0 (
    input supply0 id_0,
    input supply0 id_1,
    input wire id_2,
    output wire id_3,
    input supply1 id_4,
    input supply1 id_5,
    input wand id_6,
    output supply1 id_7
    , id_18,
    output uwire id_8,
    input supply0 id_9,
    input tri0 id_10,
    output supply1 id_11,
    input tri0 id_12,
    input wor id_13,
    input wor id_14,
    input wand id_15,
    output uwire id_16
);
  wor id_19 = -1;
  logic [7:0] id_20 = $signed(12);
  ;
  initial $unsigned(69);
  ;
  assign id_20[1'h0] = 1;
endmodule
module module_1 (
    input  tri   id_0,
    output uwire id_1
);
  assign id_1 = id_0;
  notif0 primCall (id_1, id_4, id_3);
  wire  id_3;
  wire  id_4;
  wire  id_5;
  logic id_6;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1
  );
endmodule
