<profile>

<section name = "Vivado HLS Report for 'down_sample'" level="0">
<item name = "Date">Fri Nov 13 14:25:13 2020
</item>
<item name = "Version">2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)</item>
<item name = "Project">down_sample_proj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">kintex7</item>
<item name = "Target device">xc7k160t-fbg484-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 3.506 ns, 0.62 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">16388, 16388, 81.940 us, 81.940 us, 16388, 16388, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">16386, 16386, 4, 1, 1, 16384, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 406, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">0, -, 32, 16, 0</column>
<column name="Multiplexer">-, -, -, 116, -</column>
<column name="Register">0, -, 386, 64, -</column>
<specialColumn name="Available">650, 600, 202800, 101400, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="hw_input_stencil_hw_s_U">down_sample_hw_inbkb, 0, 32, 16, 0, 62, 16, 1, 992</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln121_fu_313_p2">+, 0, 0, 39, 1, 32</column>
<column name="add_ln31_1_fu_402_p2">+, 0, 0, 23, 16, 16</column>
<column name="add_ln31_fu_397_p2">+, 0, 0, 16, 16, 16</column>
<column name="add_ln407_fu_202_p2">+, 0, 0, 22, 1, 15</column>
<column name="add_ln408_1_fu_345_p2">+, 0, 0, 21, 14, 1</column>
<column name="addr_fu_301_p2">+, 0, 0, 39, 6, 32</column>
<column name="c2_fu_251_p2">+, 0, 0, 15, 1, 7</column>
<column name="c3_fu_339_p2">+, 0, 0, 15, 7, 1</column>
<column name="p_393_fu_407_p2">+, 0, 0, 16, 16, 16</column>
<column name="and_ln408_fu_245_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_pp0_stage0_iter3">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln106_fu_362_p2">icmp, 0, 0, 18, 32, 6</column>
<column name="icmp_ln121_fu_307_p2">icmp, 0, 0, 18, 32, 6</column>
<column name="icmp_ln407_fu_196_p2">icmp, 0, 0, 13, 15, 16</column>
<column name="icmp_ln408_fu_213_p2">icmp, 0, 0, 13, 14, 13</column>
<column name="icmp_ln409_fu_239_p2">icmp, 0, 0, 11, 7, 8</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="or_ln408_1_fu_257_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln408_fu_227_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln412_fu_333_p2">or, 0, 0, 2, 1, 1</column>
<column name="hw_input_stencil_hw_3_fu_319_p3">select, 0, 0, 32, 1, 1</column>
<column name="select_ln106_fu_367_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln408_1_fu_263_p3">select, 0, 0, 7, 1, 1</column>
<column name="select_ln408_2_fu_281_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln408_3_fu_289_p3">select, 0, 0, 7, 1, 7</column>
<column name="select_ln408_4_fu_351_p3">select, 0, 0, 14, 1, 1</column>
<column name="select_ln408_fu_219_p3">select, 0, 0, 7, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="xor_ln408_fu_233_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln412_1_fu_327_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln412_2_fu_275_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln412_fu_190_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="addr_2_reg_157">9, 2, 32, 64</column>
<column name="ap_NS_fsm">17, 4, 1, 4</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter3">9, 2, 1, 2</column>
<column name="ap_phi_mux_addr_2_phi_fu_161_p4">9, 2, 32, 64</column>
<column name="ap_sig_allocacmp_p_Val2_1_load">9, 2, 16, 32</column>
<column name="c2_0_reg_146">9, 2, 7, 14</column>
<column name="c3_0_reg_169">9, 2, 7, 14</column>
<column name="hw_output_stencil_values_V_val_V_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten23_reg_124">9, 2, 15, 30</column>
<column name="indvar_flatten_reg_135">9, 2, 14, 28</column>
<column name="input_copy_stencil_values_V_val_V_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="addr_2_reg_157">32, 0, 32, 0</column>
<column name="addr_reg_465">32, 0, 32, 0</column>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="c2_0_reg_146">7, 0, 7, 0</column>
<column name="c3_0_reg_169">7, 0, 7, 0</column>
<column name="hw_input_stencil_1_2_1_reg_446">16, 0, 16, 0</column>
<column name="hw_input_stencil_1_2_fu_76">16, 0, 16, 0</column>
<column name="hw_input_stencil_hw_3_reg_471">32, 0, 32, 0</column>
<column name="icmp_ln407_reg_451">1, 0, 1, 0</column>
<column name="indvar_flatten23_reg_124">15, 0, 15, 0</column>
<column name="indvar_flatten_reg_135">14, 0, 14, 0</column>
<column name="or_ln412_reg_476">1, 0, 1, 0</column>
<column name="p_Val2_1_fu_80">16, 0, 16, 0</column>
<column name="p_Val2_1_load_1_reg_490">16, 0, 16, 0</column>
<column name="p_Val2_s_fu_72">16, 0, 16, 0</column>
<column name="p_s_reg_505">14, 0, 14, 0</column>
<column name="tmp_val_V_reg_495">16, 0, 16, 0</column>
<column name="icmp_ln407_reg_451">64, 32, 1, 0</column>
<column name="or_ln412_reg_476">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, down_sample, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, down_sample, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, down_sample, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, down_sample, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, down_sample, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, down_sample, return value</column>
<column name="input_copy_stencil_values_V_val_V_dout">in, 16, ap_fifo, input_copy_stencil_values_V_val_V, pointer</column>
<column name="input_copy_stencil_values_V_val_V_empty_n">in, 1, ap_fifo, input_copy_stencil_values_V_val_V, pointer</column>
<column name="input_copy_stencil_values_V_val_V_read">out, 1, ap_fifo, input_copy_stencil_values_V_val_V, pointer</column>
<column name="hw_output_stencil_values_V_val_V_din">out, 16, ap_fifo, hw_output_stencil_values_V_val_V, pointer</column>
<column name="hw_output_stencil_values_V_val_V_full_n">in, 1, ap_fifo, hw_output_stencil_values_V_val_V, pointer</column>
<column name="hw_output_stencil_values_V_val_V_write">out, 1, ap_fifo, hw_output_stencil_values_V_val_V, pointer</column>
</table>
</item>
</section>
</profile>
