{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1490893389286 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition " "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1490893389291 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 30 18:03:09 2017 " "Processing started: Thu Mar 30 18:03:09 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1490893389291 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490893389291 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off parking_phase2 -c parking_phase2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off parking_phase2 -c parking_phase2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490893389291 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1490893392361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer-Behavioral " "Found design unit 1: timer-Behavioral" {  } { { "timer.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/MiniProjeto/lsd-mini-projeto/Fase2/timer.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490893413975 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/MiniProjeto/lsd-mini-projeto/Fase2/timer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490893413975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490893413975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parking_phase2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file parking_phase2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 parking_phase2-Shell " "Found design unit 1: parking_phase2-Shell" {  } { { "parking_phase2.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/MiniProjeto/lsd-mini-projeto/Fase2/parking_phase2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490893413977 ""} { "Info" "ISGN_ENTITY_NAME" "1 parking_phase2 " "Found entity 1: parking_phase2" {  } { { "parking_phase2.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/MiniProjeto/lsd-mini-projeto/Fase2/parking_phase2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490893413977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490893413977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqdivider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file freqdivider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 freqDivider-Behavioral " "Found design unit 1: freqDivider-Behavioral" {  } { { "freqDivider.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/MiniProjeto/lsd-mini-projeto/Fase2/freqDivider.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490893413980 ""} { "Info" "ISGN_ENTITY_NAME" "1 freqDivider " "Found entity 1: freqDivider" {  } { { "freqDivider.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/MiniProjeto/lsd-mini-projeto/Fase2/freqDivider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490893413980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490893413980 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "s_clk_2hz parking_phase2.vhd(28) " "VHDL error at parking_phase2.vhd(28): object \"s_clk_2hz\" is used but not declared" {  } { { "parking_phase2.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/MiniProjeto/lsd-mini-projeto/Fase2/parking_phase2.vhd" 28 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1490893413980 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out clkOut parking_phase2.vhd(28) " "VHDL error at parking_phase2.vhd(28): cannot associate formal port \"clkOut\" of mode \"out\" with an expression" {  } { { "parking_phase2.vhd" "" { Text "C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/MiniProjeto/lsd-mini-projeto/Fase2/parking_phase2.vhd" 28 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Analysis & Synthesis" 0 -1 1490893414014 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "824 " "Peak virtual memory: 824 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1490893414114 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 30 18:03:34 2017 " "Processing ended: Thu Mar 30 18:03:34 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1490893414114 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1490893414114 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1490893414114 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1490893414114 ""}
