<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_O_E_U_U_35012ffa</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_O_E_U_U_35012ffa'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_O_E_U_U_35012ffa')">rsnoc_z_H_R_O_E_U_U_35012ffa</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 88.60</td>
<td class="s9 cl rt"><a href="mod1373.html#Line" > 97.22</a></td>
<td class="s8 cl rt"><a href="mod1373.html#Cond" > 83.33</a></td>
<td class="s8 cl rt"><a href="mod1373.html#Toggle" > 80.10</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1373.html#Branch" > 93.75</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg_25_09_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/night_reg_25_09_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1373.html#inst_tag_87015"  onclick="showContent('inst_tag_87015')">config_ss_tb.DUT.flexnoc.ddr_axil_s0_T_main.Probe</a></td>
<td class="s4 cl rt"> 48.58</td>
<td class="s8 cl rt"><a href="mod1373.html#inst_tag_87015_Line" > 80.56</a></td>
<td class="s5 cl rt"><a href="mod1373.html#inst_tag_87015_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1373.html#inst_tag_87015_Toggle" >  1.28</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1373.html#inst_tag_87015_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1373.html#inst_tag_87021"  onclick="showContent('inst_tag_87021')">config_ss_tb.DUT.flexnoc.USB_axi_s0_T_main.Probe</a></td>
<td class="s4 cl rt"> 48.58</td>
<td class="s8 cl rt"><a href="mod1373.html#inst_tag_87021_Line" > 80.56</a></td>
<td class="s5 cl rt"><a href="mod1373.html#inst_tag_87021_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1373.html#inst_tag_87021_Toggle" >  1.28</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1373.html#inst_tag_87021_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1373.html#inst_tag_87022"  onclick="showContent('inst_tag_87022')">config_ss_tb.DUT.flexnoc.PUFCC_apb_s0_T_main.Probe</a></td>
<td class="s4 cl rt"> 48.58</td>
<td class="s8 cl rt"><a href="mod1373.html#inst_tag_87022_Line" > 80.56</a></td>
<td class="s5 cl rt"><a href="mod1373.html#inst_tag_87022_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1373.html#inst_tag_87022_Toggle" >  1.28</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1373.html#inst_tag_87022_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1373.html#inst_tag_87023"  onclick="showContent('inst_tag_87023')">config_ss_tb.DUT.flexnoc.SPI_mem_ahb_T_main.Probe</a></td>
<td class="s4 cl rt"> 48.58</td>
<td class="s8 cl rt"><a href="mod1373.html#inst_tag_87023_Line" > 80.56</a></td>
<td class="s5 cl rt"><a href="mod1373.html#inst_tag_87023_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1373.html#inst_tag_87023_Toggle" >  1.28</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1373.html#inst_tag_87023_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1373.html#inst_tag_87025"  onclick="showContent('inst_tag_87025')">config_ss_tb.DUT.flexnoc.FCB_apb_s0_T_main.Probe</a></td>
<td class="s6 cl rt"> 67.10</td>
<td class="s9 cl rt"><a href="mod1373.html#inst_tag_87025_Line" > 97.22</a></td>
<td class="s6 cl rt"><a href="mod1373.html#inst_tag_87025_Cond" > 66.67</a></td>
<td class="s2 cl rt"><a href="mod1373.html#inst_tag_87025_Toggle" > 20.15</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1373.html#inst_tag_87025_Branch" > 84.38</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1373.html#inst_tag_87014"  onclick="showContent('inst_tag_87014')">config_ss_tb.DUT.flexnoc.fpga_ahb_s0_T_main.Probe</a></td>
<td class="s6 cl rt"> 68.79</td>
<td class="s9 cl rt"><a href="mod1373.html#inst_tag_87014_Line" > 97.22</a></td>
<td class="s6 cl rt"><a href="mod1373.html#inst_tag_87014_Cond" > 66.67</a></td>
<td class="s2 cl rt"><a href="mod1373.html#inst_tag_87014_Toggle" > 26.91</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1373.html#inst_tag_87014_Branch" > 84.38</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1373.html#inst_tag_87026"  onclick="showContent('inst_tag_87026')">config_ss_tb.DUT.flexnoc.SCU_Multi_APB_T_main.Probe</a></td>
<td class="s7 cl rt"> 70.61</td>
<td class="s9 cl rt"><a href="mod1373.html#inst_tag_87026_Line" > 97.22</a></td>
<td class="s6 cl rt"><a href="mod1373.html#inst_tag_87026_Cond" > 66.67</a></td>
<td class="s3 cl rt"><a href="mod1373.html#inst_tag_87026_Toggle" > 34.18</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1373.html#inst_tag_87026_Branch" > 84.38</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1373.html#inst_tag_87020"  onclick="showContent('inst_tag_87020')">config_ss_tb.DUT.flexnoc.SPI_ahb_s0_T_main.Probe</a></td>
<td class="s7 cl rt"> 72.53</td>
<td class="s9 cl rt"><a href="mod1373.html#inst_tag_87020_Line" > 97.22</a></td>
<td class="s6 cl rt"><a href="mod1373.html#inst_tag_87020_Cond" > 66.67</a></td>
<td class="s4 cl rt"><a href="mod1373.html#inst_tag_87020_Toggle" > 41.84</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1373.html#inst_tag_87020_Branch" > 84.38</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1373.html#inst_tag_87018"  onclick="showContent('inst_tag_87018')">config_ss_tb.DUT.flexnoc.DMA_apb_s0_T_main.Probe</a></td>
<td class="s7 cl rt"> 72.97</td>
<td class="s9 cl rt"><a href="mod1373.html#inst_tag_87018_Line" > 97.22</a></td>
<td class="s6 cl rt"><a href="mod1373.html#inst_tag_87018_Cond" > 66.67</a></td>
<td class="s4 cl rt"><a href="mod1373.html#inst_tag_87018_Toggle" > 43.62</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1373.html#inst_tag_87018_Branch" > 84.38</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1373.html#inst_tag_87016"  onclick="showContent('inst_tag_87016')">config_ss_tb.DUT.flexnoc.sram_axi_s2_T_main.Probe</a></td>
<td class="s7 cl rt"> 74.06</td>
<td class="s9 cl rt"><a href="mod1373.html#inst_tag_87016_Line" > 97.22</a></td>
<td class="s6 cl rt"><a href="mod1373.html#inst_tag_87016_Cond" > 66.67</a></td>
<td class="s4 cl rt"><a href="mod1373.html#inst_tag_87016_Toggle" > 47.96</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1373.html#inst_tag_87016_Branch" > 84.38</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1373.html#inst_tag_87024"  onclick="showContent('inst_tag_87024')">config_ss_tb.DUT.flexnoc.sram_axi_s1_T_main.Probe</a></td>
<td class="s7 cl rt"> 74.44</td>
<td class="s9 cl rt"><a href="mod1373.html#inst_tag_87024_Line" > 97.22</a></td>
<td class="s6 cl rt"><a href="mod1373.html#inst_tag_87024_Cond" > 66.67</a></td>
<td class="s4 cl rt"><a href="mod1373.html#inst_tag_87024_Toggle" > 49.49</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1373.html#inst_tag_87024_Branch" > 84.38</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1373.html#inst_tag_87017"  onclick="showContent('inst_tag_87017')">config_ss_tb.DUT.flexnoc.gbe_apb_s0_T_main.Probe</a></td>
<td class="s7 cl rt"> 75.36</td>
<td class="s9 cl rt"><a href="mod1373.html#inst_tag_87017_Line" > 97.22</a></td>
<td class="s6 cl rt"><a href="mod1373.html#inst_tag_87017_Cond" > 66.67</a></td>
<td class="s4 cl rt"><a href="mod1373.html#inst_tag_87017_Toggle" > 46.94</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1373.html#inst_tag_87017_Branch" > 90.62</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1373.html#inst_tag_87012"  onclick="showContent('inst_tag_87012')">config_ss_tb.DUT.flexnoc.sram_axi_s3_T_main.Probe</a></td>
<td class="s7 cl rt"> 77.47</td>
<td class="s9 cl rt"><a href="mod1373.html#inst_tag_87012_Line" > 97.22</a></td>
<td class="s6 cl rt"><a href="mod1373.html#inst_tag_87012_Cond" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod1373.html#inst_tag_87012_Toggle" > 55.36</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1373.html#inst_tag_87012_Branch" > 90.62</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1373.html#inst_tag_87013"  onclick="showContent('inst_tag_87013')">config_ss_tb.DUT.flexnoc.sram_axi_s0_T_main.Probe</a></td>
<td class="s7 cl rt"> 79.76</td>
<td class="s9 cl rt"><a href="mod1373.html#inst_tag_87013_Line" > 97.22</a></td>
<td class="s6 cl rt"><a href="mod1373.html#inst_tag_87013_Cond" > 66.67</a></td>
<td class="s6 cl rt"><a href="mod1373.html#inst_tag_87013_Toggle" > 64.54</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1373.html#inst_tag_87013_Branch" > 90.62</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1373.html#inst_tag_87019"  onclick="showContent('inst_tag_87019')">config_ss_tb.DUT.flexnoc.Periph_Multi_APB_T_main.Probe</a></td>
<td class="s8 cl rt"> 84.55</td>
<td class="s9 cl rt"><a href="mod1373.html#inst_tag_87019_Line" > 97.22</a></td>
<td class="s8 cl rt"><a href="mod1373.html#inst_tag_87019_Cond" > 83.33</a></td>
<td class="s7 cl rt"><a href="mod1373.html#inst_tag_87019_Toggle" > 70.15</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1373.html#inst_tag_87019_Branch" > 87.50</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_87015'>
<hr>
<a name="inst_tag_87015"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_87015" >config_ss_tb.DUT.flexnoc.ddr_axil_s0_T_main.Probe</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.58</td>
<td class="s8 cl rt"><a href="mod1373.html#inst_tag_87015_Line" > 80.56</a></td>
<td class="s5 cl rt"><a href="mod1373.html#inst_tag_87015_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1373.html#inst_tag_87015_Toggle" >  1.28</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1373.html#inst_tag_87015_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.31</td>
<td class="s6 cl rt"> 68.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  3.12</td>
<td class="s0 cl rt">  0.00</td>
<td class="s5 cl rt"> 55.10</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  1.32</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.32</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1599.html#inst_tag_120327" >ddr_axil_s0_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1354.html#inst_tag_85520" id="tag_urg_inst_85520">FsmCurState</a></td>
<td class="s2 cl rt"> 22.43</td>
<td class="s3 cl rt"> 35.29</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 29.41</td>
<td class="s0 cl rt">  0.00</td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1386.html#inst_tag_87313" id="tag_urg_inst_87313">ups</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2670_1.html#inst_tag_240453" id="tag_urg_inst_240453">ursrrerg</a></td>
<td class="s6 cl rt"> 62.37</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2830_3.html#inst_tag_261650" id="tag_urg_inst_261650">ursrrrg</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_87021'>
<hr>
<a name="inst_tag_87021"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_87021" >config_ss_tb.DUT.flexnoc.USB_axi_s0_T_main.Probe</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.58</td>
<td class="s8 cl rt"><a href="mod1373.html#inst_tag_87021_Line" > 80.56</a></td>
<td class="s5 cl rt"><a href="mod1373.html#inst_tag_87021_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1373.html#inst_tag_87021_Toggle" >  1.28</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1373.html#inst_tag_87021_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.31</td>
<td class="s6 cl rt"> 68.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  3.12</td>
<td class="s0 cl rt">  0.00</td>
<td class="s5 cl rt"> 55.10</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  1.32</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.32</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod514.html#inst_tag_32923" >USB_axi_s0_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1354.html#inst_tag_85528" id="tag_urg_inst_85528">FsmCurState</a></td>
<td class="s2 cl rt"> 22.43</td>
<td class="s3 cl rt"> 35.29</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 29.41</td>
<td class="s0 cl rt">  0.00</td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1386.html#inst_tag_87326" id="tag_urg_inst_87326">ups</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2670_3.html#inst_tag_240581" id="tag_urg_inst_240581">ursrrerg</a></td>
<td class="s6 cl rt"> 62.37</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2830_4.html#inst_tag_261747" id="tag_urg_inst_261747">ursrrrg</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_87022'>
<hr>
<a name="inst_tag_87022"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_87022" >config_ss_tb.DUT.flexnoc.PUFCC_apb_s0_T_main.Probe</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.58</td>
<td class="s8 cl rt"><a href="mod1373.html#inst_tag_87022_Line" > 80.56</a></td>
<td class="s5 cl rt"><a href="mod1373.html#inst_tag_87022_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1373.html#inst_tag_87022_Toggle" >  1.28</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1373.html#inst_tag_87022_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.31</td>
<td class="s6 cl rt"> 68.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  3.12</td>
<td class="s0 cl rt">  0.00</td>
<td class="s5 cl rt"> 55.10</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  1.42</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.42</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2256.html#inst_tag_206460" >PUFCC_apb_s0_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1354.html#inst_tag_85529" id="tag_urg_inst_85529">FsmCurState</a></td>
<td class="s2 cl rt"> 22.43</td>
<td class="s3 cl rt"> 35.29</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 29.41</td>
<td class="s0 cl rt">  0.00</td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1386.html#inst_tag_87328" id="tag_urg_inst_87328">ups</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2670_3.html#inst_tag_240590" id="tag_urg_inst_240590">ursrrerg</a></td>
<td class="s6 cl rt"> 62.37</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2830_4.html#inst_tag_261759" id="tag_urg_inst_261759">ursrrrg</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_87023'>
<hr>
<a name="inst_tag_87023"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_87023" >config_ss_tb.DUT.flexnoc.SPI_mem_ahb_T_main.Probe</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.58</td>
<td class="s8 cl rt"><a href="mod1373.html#inst_tag_87023_Line" > 80.56</a></td>
<td class="s5 cl rt"><a href="mod1373.html#inst_tag_87023_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1373.html#inst_tag_87023_Toggle" >  1.28</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1373.html#inst_tag_87023_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 35.31</td>
<td class="s6 cl rt"> 68.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  3.12</td>
<td class="s0 cl rt">  0.00</td>
<td class="s5 cl rt"> 55.10</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  2.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2713.html#inst_tag_251876" >SPI_mem_ahb_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1354.html#inst_tag_85530" id="tag_urg_inst_85530">FsmCurState</a></td>
<td class="s2 cl rt"> 22.43</td>
<td class="s3 cl rt"> 35.29</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 29.41</td>
<td class="s0 cl rt">  0.00</td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1386.html#inst_tag_87330" id="tag_urg_inst_87330">ups</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2670_3.html#inst_tag_240596" id="tag_urg_inst_240596">ursrrerg</a></td>
<td class="s6 cl rt"> 62.37</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2830_4.html#inst_tag_261762" id="tag_urg_inst_261762">ursrrrg</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_87025'>
<hr>
<a name="inst_tag_87025"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_87025" >config_ss_tb.DUT.flexnoc.FCB_apb_s0_T_main.Probe</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 67.10</td>
<td class="s9 cl rt"><a href="mod1373.html#inst_tag_87025_Line" > 97.22</a></td>
<td class="s6 cl rt"><a href="mod1373.html#inst_tag_87025_Cond" > 66.67</a></td>
<td class="s2 cl rt"><a href="mod1373.html#inst_tag_87025_Toggle" > 20.15</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1373.html#inst_tag_87025_Branch" > 84.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.68</td>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s1 cl rt"> 19.16</td>
<td class="s3 cl rt"> 33.33</td>
<td class="s7 cl rt"> 77.55</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 29.60</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 29.60</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1344.html#inst_tag_82130" >FCB_apb_s0_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1354.html#inst_tag_85533" id="tag_urg_inst_85533">FsmCurState</a></td>
<td class="s5 cl rt"> 51.72</td>
<td class="s5 cl rt"> 58.82</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="s3 cl rt"> 33.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1386.html#inst_tag_87337" id="tag_urg_inst_87337">ups</a></td>
<td class="s0 cl rt">  9.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  9.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2670_4.html#inst_tag_240684" id="tag_urg_inst_240684">ursrrerg</a></td>
<td class="s8 cl rt"> 87.88</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2830_5.html#inst_tag_261862" id="tag_urg_inst_261862">ursrrrg</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_87014'>
<hr>
<a name="inst_tag_87014"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_87014" >config_ss_tb.DUT.flexnoc.fpga_ahb_s0_T_main.Probe</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 68.79</td>
<td class="s9 cl rt"><a href="mod1373.html#inst_tag_87014_Line" > 97.22</a></td>
<td class="s6 cl rt"><a href="mod1373.html#inst_tag_87014_Cond" > 66.67</a></td>
<td class="s2 cl rt"><a href="mod1373.html#inst_tag_87014_Toggle" > 26.91</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1373.html#inst_tag_87014_Branch" > 84.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.07</td>
<td class="s8 cl rt"> 85.00</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s1 cl rt"> 19.86</td>
<td class="s3 cl rt"> 33.33</td>
<td class="s7 cl rt"> 75.51</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 30.38</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 30.38</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1183.html#inst_tag_78235" >fpga_ahb_s0_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1354.html#inst_tag_85517" id="tag_urg_inst_85517">FsmCurState</a></td>
<td class="s4 cl rt"> 45.22</td>
<td class="s5 cl rt"> 52.94</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 52.94</td>
<td class="s3 cl rt"> 33.33</td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1386.html#inst_tag_87307" id="tag_urg_inst_87307">ups</a></td>
<td class="s0 cl rt">  0.94</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.94</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2670_0.html#inst_tag_240336" id="tag_urg_inst_240336">ursrrerg</a></td>
<td class="s8 cl rt"> 84.85</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2830_1.html#inst_tag_261522" id="tag_urg_inst_261522">ursrrrg</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_87026'>
<hr>
<a name="inst_tag_87026"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_87026" >config_ss_tb.DUT.flexnoc.SCU_Multi_APB_T_main.Probe</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 70.61</td>
<td class="s9 cl rt"><a href="mod1373.html#inst_tag_87026_Line" > 97.22</a></td>
<td class="s6 cl rt"><a href="mod1373.html#inst_tag_87026_Cond" > 66.67</a></td>
<td class="s3 cl rt"><a href="mod1373.html#inst_tag_87026_Toggle" > 34.18</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1373.html#inst_tag_87026_Branch" > 84.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 51.53</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s3 cl rt"> 39.56</td>
<td class="s0 cl rt">  0.00</td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 40.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1563.html#inst_tag_111132" >SCU_Multi_APB_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1354.html#inst_tag_85534" id="tag_urg_inst_85534">FsmCurState</a></td>
<td class="s2 cl rt"> 23.90</td>
<td class="s3 cl rt"> 35.29</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 35.29</td>
<td class="s0 cl rt">  0.00</td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1386.html#inst_tag_87339" id="tag_urg_inst_87339">ups</a></td>
<td class="s4 cl rt"> 48.11</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 48.11</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2670_4.html#inst_tag_240694" id="tag_urg_inst_240694">ursrrerg</a></td>
<td class="s8 cl rt"> 87.88</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2830_5.html#inst_tag_261869" id="tag_urg_inst_261869">ursrrrg</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_87020'>
<hr>
<a name="inst_tag_87020"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_87020" >config_ss_tb.DUT.flexnoc.SPI_ahb_s0_T_main.Probe</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 72.53</td>
<td class="s9 cl rt"><a href="mod1373.html#inst_tag_87020_Line" > 97.22</a></td>
<td class="s6 cl rt"><a href="mod1373.html#inst_tag_87020_Cond" > 66.67</a></td>
<td class="s4 cl rt"><a href="mod1373.html#inst_tag_87020_Toggle" > 41.84</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1373.html#inst_tag_87020_Branch" > 84.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 55.83</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s6 cl rt"> 61.06</td>
<td class="s0 cl rt">  0.00</td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 45.55</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.55</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod322.html#inst_tag_26682" >SPI_ahb_s0_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1354.html#inst_tag_85527" id="tag_urg_inst_85527">FsmCurState</a></td>
<td class="s2 cl rt"> 23.90</td>
<td class="s3 cl rt"> 35.29</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 35.29</td>
<td class="s0 cl rt">  0.00</td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1386.html#inst_tag_87324" id="tag_urg_inst_87324">ups</a></td>
<td class="s9 cl rt"> 99.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2670_3.html#inst_tag_240571" id="tag_urg_inst_240571">ursrrerg</a></td>
<td class="s8 cl rt"> 87.88</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2830_4.html#inst_tag_261743" id="tag_urg_inst_261743">ursrrrg</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_87018'>
<hr>
<a name="inst_tag_87018"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_87018" >config_ss_tb.DUT.flexnoc.DMA_apb_s0_T_main.Probe</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 72.97</td>
<td class="s9 cl rt"><a href="mod1373.html#inst_tag_87018_Line" > 97.22</a></td>
<td class="s6 cl rt"><a href="mod1373.html#inst_tag_87018_Cond" > 66.67</a></td>
<td class="s4 cl rt"><a href="mod1373.html#inst_tag_87018_Toggle" > 43.62</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1373.html#inst_tag_87018_Branch" > 84.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.08</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s6 cl rt"> 62.31</td>
<td class="s0 cl rt">  0.00</td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 48.01</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 48.01</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod932.html#inst_tag_69755" >DMA_apb_s0_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1354.html#inst_tag_85525" id="tag_urg_inst_85525">FsmCurState</a></td>
<td class="s2 cl rt"> 25.37</td>
<td class="s3 cl rt"> 35.29</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 41.18</td>
<td class="s0 cl rt">  0.00</td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1386.html#inst_tag_87320" id="tag_urg_inst_87320">ups</a></td>
<td class="s9 cl rt"> 99.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2670_3.html#inst_tag_240552" id="tag_urg_inst_240552">ursrrerg</a></td>
<td class="s8 cl rt"> 87.88</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2830_4.html#inst_tag_261724" id="tag_urg_inst_261724">ursrrrg</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_87016'>
<hr>
<a name="inst_tag_87016"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_87016" >config_ss_tb.DUT.flexnoc.sram_axi_s2_T_main.Probe</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 74.06</td>
<td class="s9 cl rt"><a href="mod1373.html#inst_tag_87016_Line" > 97.22</a></td>
<td class="s6 cl rt"><a href="mod1373.html#inst_tag_87016_Cond" > 66.67</a></td>
<td class="s4 cl rt"><a href="mod1373.html#inst_tag_87016_Toggle" > 47.96</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1373.html#inst_tag_87016_Branch" > 84.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.52</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s6 cl rt"> 64.49</td>
<td class="s0 cl rt">  0.00</td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 54.18</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.18</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2559.html#inst_tag_235634" >sram_axi_s2_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1354.html#inst_tag_85523" id="tag_urg_inst_85523">FsmCurState</a></td>
<td class="s2 cl rt"> 23.90</td>
<td class="s3 cl rt"> 35.29</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 35.29</td>
<td class="s0 cl rt">  0.00</td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1386.html#inst_tag_87315" id="tag_urg_inst_87315">ups</a></td>
<td class="s9 cl rt"> 99.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2670_2.html#inst_tag_240507" id="tag_urg_inst_240507">ursrrerg</a></td>
<td class="s8 cl rt"> 84.85</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2830_3.html#inst_tag_261693" id="tag_urg_inst_261693">ursrrrg</a></td>
<td class="s8 cl rt"> 80.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_87024'>
<hr>
<a name="inst_tag_87024"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_87024" >config_ss_tb.DUT.flexnoc.sram_axi_s1_T_main.Probe</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 74.44</td>
<td class="s9 cl rt"><a href="mod1373.html#inst_tag_87024_Line" > 97.22</a></td>
<td class="s6 cl rt"><a href="mod1373.html#inst_tag_87024_Cond" > 66.67</a></td>
<td class="s4 cl rt"><a href="mod1373.html#inst_tag_87024_Toggle" > 49.49</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1373.html#inst_tag_87024_Branch" > 84.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 66.05</td>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s6 cl rt"> 66.04</td>
<td class="s3 cl rt"> 33.33</td>
<td class="s7 cl rt"> 77.55</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 55.39</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.39</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2575.html#inst_tag_235674" >sram_axi_s1_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1354.html#inst_tag_85531" id="tag_urg_inst_85531">FsmCurState</a></td>
<td class="s5 cl rt"> 50.25</td>
<td class="s5 cl rt"> 58.82</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 58.82</td>
<td class="s3 cl rt"> 33.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1386.html#inst_tag_87333" id="tag_urg_inst_87333">ups</a></td>
<td class="s9 cl rt"> 99.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2670_3.html#inst_tag_240615" id="tag_urg_inst_240615">ursrrerg</a></td>
<td class="s8 cl rt"> 84.85</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2830_4.html#inst_tag_261789" id="tag_urg_inst_261789">ursrrrg</a></td>
<td class="s8 cl rt"> 80.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_87017'>
<hr>
<a name="inst_tag_87017"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_87017" >config_ss_tb.DUT.flexnoc.gbe_apb_s0_T_main.Probe</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 75.36</td>
<td class="s9 cl rt"><a href="mod1373.html#inst_tag_87017_Line" > 97.22</a></td>
<td class="s6 cl rt"><a href="mod1373.html#inst_tag_87017_Cond" > 66.67</a></td>
<td class="s4 cl rt"><a href="mod1373.html#inst_tag_87017_Toggle" > 46.94</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1373.html#inst_tag_87017_Branch" > 90.62</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 66.74</td>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s6 cl rt"> 65.42</td>
<td class="s3 cl rt"> 33.33</td>
<td class="s8 cl rt"> 81.63</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 51.23</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 51.23</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2881.html#inst_tag_263740" >gbe_apb_s0_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1354.html#inst_tag_85524" id="tag_urg_inst_85524">FsmCurState</a></td>
<td class="s5 cl rt"> 51.72</td>
<td class="s5 cl rt"> 58.82</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="s3 cl rt"> 33.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1386.html#inst_tag_87318" id="tag_urg_inst_87318">ups</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2670_3.html#inst_tag_240543" id="tag_urg_inst_240543">ursrrerg</a></td>
<td class="s8 cl rt"> 87.88</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2830_4.html#inst_tag_261721" id="tag_urg_inst_261721">ursrrrg</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_87012'>
<hr>
<a name="inst_tag_87012"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_87012" >config_ss_tb.DUT.flexnoc.sram_axi_s3_T_main.Probe</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 77.47</td>
<td class="s9 cl rt"><a href="mod1373.html#inst_tag_87012_Line" > 97.22</a></td>
<td class="s6 cl rt"><a href="mod1373.html#inst_tag_87012_Cond" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod1373.html#inst_tag_87012_Toggle" > 55.36</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1373.html#inst_tag_87012_Branch" > 90.62</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 76.90</td>
<td class="s9 cl rt"> 93.33</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s7 cl rt"> 70.09</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s8 cl rt"> 87.76</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 60.13</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.13</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2699.html#inst_tag_248880" >sram_axi_s3_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1354.html#inst_tag_85513" id="tag_urg_inst_85513">FsmCurState</a></td>
<td class="s7 cl rt"> 73.65</td>
<td class="s8 cl rt"> 82.35</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.59</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1386.html#inst_tag_87303" id="tag_urg_inst_87303">ups</a></td>
<td class="s9 cl rt"> 99.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2670_0.html#inst_tag_240300" id="tag_urg_inst_240300">ursrrerg</a></td>
<td class="s8 cl rt"> 84.85</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2830_1.html#inst_tag_261465" id="tag_urg_inst_261465">ursrrrg</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_87013'>
<hr>
<a name="inst_tag_87013"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_87013" >config_ss_tb.DUT.flexnoc.sram_axi_s0_T_main.Probe</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 79.76</td>
<td class="s9 cl rt"><a href="mod1373.html#inst_tag_87013_Line" > 97.22</a></td>
<td class="s6 cl rt"><a href="mod1373.html#inst_tag_87013_Cond" > 66.67</a></td>
<td class="s6 cl rt"><a href="mod1373.html#inst_tag_87013_Toggle" > 64.54</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1373.html#inst_tag_87013_Branch" > 90.62</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 78.12</td>
<td class="s9 cl rt"> 93.33</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s7 cl rt"> 76.17</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s8 cl rt"> 87.76</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 62.36</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 62.36</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2596.html#inst_tag_236043" >sram_axi_s0_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1354.html#inst_tag_85514" id="tag_urg_inst_85514">FsmCurState</a></td>
<td class="s7 cl rt"> 75.12</td>
<td class="s8 cl rt"> 82.35</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 76.47</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1386.html#inst_tag_87305" id="tag_urg_inst_87305">ups</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2670_0.html#inst_tag_240309" id="tag_urg_inst_240309">ursrrerg</a></td>
<td class="s8 cl rt"> 84.85</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2830_1.html#inst_tag_261482" id="tag_urg_inst_261482">ursrrrg</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_87019'>
<hr>
<a name="inst_tag_87019"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_87019" >config_ss_tb.DUT.flexnoc.Periph_Multi_APB_T_main.Probe</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 84.55</td>
<td class="s9 cl rt"><a href="mod1373.html#inst_tag_87019_Line" > 97.22</a></td>
<td class="s8 cl rt"><a href="mod1373.html#inst_tag_87019_Cond" > 83.33</a></td>
<td class="s7 cl rt"><a href="mod1373.html#inst_tag_87019_Toggle" > 70.15</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1373.html#inst_tag_87019_Branch" > 87.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 72.41</td>
<td class="s8 cl rt"> 86.67</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s7 cl rt"> 79.13</td>
<td class="s3 cl rt"> 33.33</td>
<td class="s7 cl rt"> 79.59</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 62.80</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 62.80</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2321.html#inst_tag_208519" >Periph_Multi_APB_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1354.html#inst_tag_85526" id="tag_urg_inst_85526">FsmCurState</a></td>
<td class="s5 cl rt"> 50.25</td>
<td class="s5 cl rt"> 58.82</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 58.82</td>
<td class="s3 cl rt"> 33.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1386.html#inst_tag_87322" id="tag_urg_inst_87322">ups</a></td>
<td class="s9 cl rt"> 99.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2670_3.html#inst_tag_240561" id="tag_urg_inst_240561">ursrrerg</a></td>
<td class="s8 cl rt"> 87.88</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2830_4.html#inst_tag_261740" id="tag_urg_inst_261740">ursrrrg</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_O_E_U_U_35012ffa'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1373.html" >rsnoc_z_H_R_O_E_U_U_35012ffa</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>36</td><td>35</td><td>97.22</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17284</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17350</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17355</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17360</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17365</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>17370</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17375</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17393</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17398</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
17283                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17284      1/1          		if ( ! Sys_Clk_RstN )
17285      1/1          			u_a43 &lt;= #1.0 ( 2'b0 );
17286      1/1          		else if ( HdrCe_0 )
17287      1/1          			u_a43 &lt;= #1.0 ( u_3393 );
                        MISSING_ELSE
17288                   	rsnoc_z_T_C_S_C_L_R_Fsm_afdb4f9b FsmCurState(
17289                   		.Clk( Sys_Clk )
17290                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17291                   	,	.Clk_En( Sys_Clk_En )
17292                   	,	.Clk_EnS( Sys_Clk_EnS )
17293                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17294                   	,	.Clk_RstN( Sys_Clk_RstN )
17295                   	,	.Clk_Tm( Sys_Clk_Tm )
17296                   	,	.Conditions_ERR_HDR( u_103_ERR_HDR )
17297                   	,	.Conditions_ERR_IDLE( u_103_ERR_IDLE )
17298                   	,	.Conditions_HDR_ERR( u_103_HDR_ERR )
17299                   	,	.Conditions_HDR_IDLE( u_103_HDR_IDLE )
17300                   	,	.Conditions_IDLE_ERR( u_103_IDLE_ERR )
17301                   	,	.Conditions_IDLE_HDR( u_103_IDLE_HDR )
17302                   	,	.CurState( u_bdb6 )
17303                   	,	.NextState( u_b9ec )
17304                   	);
17305                   	assign CurState = u_bdb6;
17306                   	assign Sm_IDLE = CurState == 2'b00;
17307                   	assign Sm_ERR = CurState == 2'b10;
17308                   	assign SampleHdr = Rx_Head &amp; ( Sm_IDLE | Sm_ERR &amp; ( ObsLcl_Rdy | ~ SecurityFilter_Fwd ) );
17309                   	assign HdrSel_0 = SampleHdr;
17310                   	assign HdrCe_0 = HdrSel_0 &amp; Rx_Vld &amp; Rx_Rdy;
17311                   	assign HdrReg1_RouteId = u_7c15;
17312                   	assign HdrReg_RouteId = HdrReg1_RouteId;
17313                   	assign HdrReg1_Opc = u_ad40;
17314                   	assign HdrReg_Opc = HdrReg1_Opc;
17315                   	assign HdrReg1_Len1 = u_c280;
17316                   	assign HdrReg_Len1 = HdrReg1_Len1;
17317                   	assign HdrReg1_Addr = u_5057;
17318                   	assign u_b5be = HdrReg1_Opc == 4'b0010 | HdrReg1_Opc == 4'b0011;
17319                   	rsnoc_z_H_R_N_T_U_P_Ps_b163e57e ups( .Be( ) , .Data( Payload ) , .LastWord( ) , .Payload( RxPld ) , .WordErr( ) );
17320                   	assign FirstDataCy = CurIsStrm &amp; Rx_Rdy;
17321                   	assign PreDataCe_0 = FirstDataCy;
17322                   	assign PreDataFld = PreDataWord_0;
17323                   	assign u_3795 = PreDataFld;
17324                   	assign u_828c = u_3795;
17325                   	assign upreStrm_AddrLsb = u_828c [18:12];
17326                   	assign PreStrmAddrLsb = upreStrm_AddrLsb;
17327                   	assign CurIsUnLock = ~ Rx_Data [111] &amp; Rx_Vld &amp; Rx_Head;
17328                   	assign IsPreTypeFldVld = Rx_Vld &amp; Rx_Head;
17329                   	assign RxPld = Rx_Data [37:0];
17330                   	assign u_324d = RxPld [35:0];
17331                   	assign u_2393 = u_324d;
17332                   	assign u_e423 = u_2393 [34:31];
17333                   	assign u_b175 = u_e423;
17334                   	assign IsStrmFld = u_b175 == 4'b1101;
17335                   	assign u_8d44 = Rx_Data [93:90];
17336                   	assign u_ffb1 = Rx_Data [87:81];
17337                   	assign CurIsStrm = IsPreTypeFldVld &amp; IsStrmFld &amp; u_8d44 == 4'b1000 &amp; u_ffb1 == 7'b0000011 &amp; Rx_Data [111];
17338                   	assign HdrReg_Addr =
17339                   		ObsStrm ?
17340                   				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
17341                   			:	( u_b5be ? HdrReg1_Addr &amp; ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
17342                   	assign HdrReg1_User = u_9d98;
17343                   	assign HdrReg_User = HdrReg1_User;
17344                   	assign PktWordErrNone = Rx_Vld &amp; Rx_Rdy &amp; Rx_Head &amp; HasData &amp; WordErr;
17345                   	assign Sm_HDR = CurState == 2'b01;
17346                   	assign HdrReg_Debug = { 4'b0 , WordErrReg };
17347                   	assign ObsLcl_Data = { 1'b0 , HdrReg_RouteId , HdrReg_Opc , 2'b01 , HdrReg_Len1 , HdrReg_Addr , HdrReg_User , HdrReg_Debug };
17348                   	assign ObsTx_Data = { ObsLcl_Data };
17349                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17350      1/1          		if ( ! Sys_Clk_RstN )
17351      1/1          			u_7c15 &lt;= #1.0 ( 17'b0 );
17352      1/1          		else if ( HdrCe_0 )
17353      1/1          			u_7c15 &lt;= #1.0 ( Rx_Data [110:94] );
                        MISSING_ELSE
17354                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17355      1/1          		if ( ! Sys_Clk_RstN )
17356      1/1          			u_ad40 &lt;= #1.0 ( 4'b0 );
17357      1/1          		else if ( HdrCe_0 )
17358      1/1          			u_ad40 &lt;= #1.0 ( Rx_Data [93:90] );
                        MISSING_ELSE
17359                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17360      1/1          		if ( ! Sys_Clk_RstN )
17361      1/1          			u_c280 &lt;= #1.0 ( 7'b0 );
17362      1/1          		else if ( HdrCe_0 )
17363      1/1          			u_c280 &lt;= #1.0 ( Rx_Data [87:81] );
                        MISSING_ELSE
17364                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17365      1/1          		if ( ! Sys_Clk_RstN )
17366      1/1          			u_5057 &lt;= #1.0 ( 32'b0 );
17367      1/1          		else if ( HdrCe_0 )
17368      1/1          			u_5057 &lt;= #1.0 ( Rx_Data [80:49] );
                        MISSING_ELSE
17369                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17370      1/1          		if ( ! Sys_Clk_RstN )
17371      1/1          			PreDataWord_0 &lt;= #1.0 ( 32'b0 );
17372      1/1          		else if ( PreDataCe_0 )
17373      <font color = "red">0/1     ==>  			PreDataWord_0 &lt;= #1.0 ( Payload );</font>
                        MISSING_ELSE
17374                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17375      1/1          		if ( ! Sys_Clk_RstN )
17376      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( 7'b0 );
17377      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17378      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( PreStrmAddrLsb );
                        MISSING_ELSE
17379                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
17380                   		.Clk( Sys_Clk )
17381                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17382                   	,	.Clk_En( Sys_Clk_En )
17383                   	,	.Clk_EnS( Sys_Clk_EnS )
17384                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17385                   	,	.Clk_RstN( Sys_Clk_RstN )
17386                   	,	.Clk_Tm( Sys_Clk_Tm )
17387                   	,	.En( Rx_Vld &amp; Rx_Rdy )
17388                   	,	.O( OnGoingStrm )
17389                   	,	.Reset( CurIsUnLock )
17390                   	,	.Set( CurIsStrm )
17391                   	);
17392                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17393      1/1          		if ( ! Sys_Clk_RstN )
17394      1/1          			ObsStrm &lt;= #1.0 ( 1'b0 );
17395      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17396      1/1          			ObsStrm &lt;= #1.0 ( OnGoingStrm );
                        MISSING_ELSE
17397                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17398      1/1          		if ( ! Sys_Clk_RstN )
17399      1/1          			u_9d98 &lt;= #1.0 ( 8'b0 );
17400      1/1          		else if ( HdrCe_0 )
17401      1/1          			u_9d98 &lt;= #1.0 ( Rx_Data [48:41] );
                        MISSING_ELSE
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1373.html" >rsnoc_z_H_R_O_E_U_U_35012ffa</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17258
 EXPRESSION (HdrCe_0 ? u_3393 : u_a43)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17338
 EXPRESSION (ObsStrm ? ((HdrReg1_Addr | {25'b0, ObsStrmAddrLsb})) : (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17338
 SUB-EXPRESSION (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1373.html" >rsnoc_z_H_R_O_E_U_U_35012ffa</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">18</td>
<td class="rt">56.25 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">784</td>
<td class="rt">628</td>
<td class="rt">80.10 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">334</td>
<td class="rt">85.20 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">294</td>
<td class="rt">75.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">32</td>
<td class="rt">18</td>
<td class="rt">56.25 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">784</td>
<td class="rt">628</td>
<td class="rt">80.10 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">334</td>
<td class="rt">85.20 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">294</td>
<td class="rt">75.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ObsTx_Data[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[11:5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[14:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[20:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[22]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[25:23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[31:29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[36:32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[40:39]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[43:41]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[50:45]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[53:51]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[54]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[56:55]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[63:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[64]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[66]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[70:67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[73:71]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[75:74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ObsTx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[47:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[67:49]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[72:68]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[73]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[86:75]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[99:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[109:101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[7:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[12:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[18:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[23:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[27:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[30:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Fwd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[12:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[15:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[47:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[67:49]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[72:68]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[73]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[86:75]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[99:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[109:101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1373.html" >rsnoc_z_H_R_O_E_U_U_35012ffa</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">32</td>
<td class="rt">30</td>
<td class="rt">93.75 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">17258</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">17338</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17284</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17350</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17355</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17360</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17365</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17370</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17375</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17393</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17398</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17258      	assign StatusReg = HdrCe_0 ? u_3393 : u_a43;
           	                           <font color = "green">-1-</font>  
           	                           <font color = "green">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17338      	assign HdrReg_Addr =
           	                    
17339      		ObsStrm ?
           		        <font color = "red">-1-</font>  
           		        <font color = "red">==></font>  
17340      				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
           				                                         
17341      			:	( u_b5be ? HdrReg1_Addr & ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
           			 	         <font color = "green">-2-</font>  
           			 	         <font color = "green">==></font>  
           			 	         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17284      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17285      			u_a43 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
17286      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17287      			u_a43 <= #1.0 ( u_3393 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17350      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17351      			u_7c15 <= #1.0 ( 17'b0 );
           <font color = "green">			==></font>
17352      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17353      			u_7c15 <= #1.0 ( Rx_Data [110:94] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17355      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17356      			u_ad40 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
17357      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17358      			u_ad40 <= #1.0 ( Rx_Data [93:90] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17360      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17361      			u_c280 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17362      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17363      			u_c280 <= #1.0 ( Rx_Data [87:81] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17365      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17366      			u_5057 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17367      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17368      			u_5057 <= #1.0 ( Rx_Data [80:49] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17370      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17371      			PreDataWord_0 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17372      		else if ( PreDataCe_0 )
           		     <font color = "red">-2-</font>  
17373      			PreDataWord_0 <= #1.0 ( Payload );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17375      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17376      			ObsStrmAddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17377      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "green">-2-</font>  
17378      			ObsStrmAddrLsb <= #1.0 ( PreStrmAddrLsb );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17393      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17394      			ObsStrm <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
17395      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "green">-2-</font>  
17396      			ObsStrm <= #1.0 ( OnGoingStrm );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17398      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17399      			u_9d98 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
17400      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17401      			u_9d98 <= #1.0 ( Rx_Data [48:41] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_87015'>
<a name="inst_tag_87015_Line"></a>
<b>Line Coverage for Instance : <a href="mod1373.html#inst_tag_87015" >config_ss_tb.DUT.flexnoc.ddr_axil_s0_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>36</td><td>29</td><td>80.56</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>17284</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>17350</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>17355</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>17360</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>17365</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>17370</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17375</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17393</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>17398</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
17283                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17284      1/1          		if ( ! Sys_Clk_RstN )
17285      1/1          			u_a43 &lt;= #1.0 ( 2'b0 );
17286      1/1          		else if ( HdrCe_0 )
17287      <font color = "red">0/1     ==>  			u_a43 &lt;= #1.0 ( u_3393 );</font>
                        MISSING_ELSE
17288                   	rsnoc_z_T_C_S_C_L_R_Fsm_afdb4f9b FsmCurState(
17289                   		.Clk( Sys_Clk )
17290                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17291                   	,	.Clk_En( Sys_Clk_En )
17292                   	,	.Clk_EnS( Sys_Clk_EnS )
17293                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17294                   	,	.Clk_RstN( Sys_Clk_RstN )
17295                   	,	.Clk_Tm( Sys_Clk_Tm )
17296                   	,	.Conditions_ERR_HDR( u_103_ERR_HDR )
17297                   	,	.Conditions_ERR_IDLE( u_103_ERR_IDLE )
17298                   	,	.Conditions_HDR_ERR( u_103_HDR_ERR )
17299                   	,	.Conditions_HDR_IDLE( u_103_HDR_IDLE )
17300                   	,	.Conditions_IDLE_ERR( u_103_IDLE_ERR )
17301                   	,	.Conditions_IDLE_HDR( u_103_IDLE_HDR )
17302                   	,	.CurState( u_bdb6 )
17303                   	,	.NextState( u_b9ec )
17304                   	);
17305                   	assign CurState = u_bdb6;
17306                   	assign Sm_IDLE = CurState == 2'b00;
17307                   	assign Sm_ERR = CurState == 2'b10;
17308                   	assign SampleHdr = Rx_Head &amp; ( Sm_IDLE | Sm_ERR &amp; ( ObsLcl_Rdy | ~ SecurityFilter_Fwd ) );
17309                   	assign HdrSel_0 = SampleHdr;
17310                   	assign HdrCe_0 = HdrSel_0 &amp; Rx_Vld &amp; Rx_Rdy;
17311                   	assign HdrReg1_RouteId = u_7c15;
17312                   	assign HdrReg_RouteId = HdrReg1_RouteId;
17313                   	assign HdrReg1_Opc = u_ad40;
17314                   	assign HdrReg_Opc = HdrReg1_Opc;
17315                   	assign HdrReg1_Len1 = u_c280;
17316                   	assign HdrReg_Len1 = HdrReg1_Len1;
17317                   	assign HdrReg1_Addr = u_5057;
17318                   	assign u_b5be = HdrReg1_Opc == 4'b0010 | HdrReg1_Opc == 4'b0011;
17319                   	rsnoc_z_H_R_N_T_U_P_Ps_b163e57e ups( .Be( ) , .Data( Payload ) , .LastWord( ) , .Payload( RxPld ) , .WordErr( ) );
17320                   	assign FirstDataCy = CurIsStrm &amp; Rx_Rdy;
17321                   	assign PreDataCe_0 = FirstDataCy;
17322                   	assign PreDataFld = PreDataWord_0;
17323                   	assign u_3795 = PreDataFld;
17324                   	assign u_828c = u_3795;
17325                   	assign upreStrm_AddrLsb = u_828c [18:12];
17326                   	assign PreStrmAddrLsb = upreStrm_AddrLsb;
17327                   	assign CurIsUnLock = ~ Rx_Data [111] &amp; Rx_Vld &amp; Rx_Head;
17328                   	assign IsPreTypeFldVld = Rx_Vld &amp; Rx_Head;
17329                   	assign RxPld = Rx_Data [37:0];
17330                   	assign u_324d = RxPld [35:0];
17331                   	assign u_2393 = u_324d;
17332                   	assign u_e423 = u_2393 [34:31];
17333                   	assign u_b175 = u_e423;
17334                   	assign IsStrmFld = u_b175 == 4'b1101;
17335                   	assign u_8d44 = Rx_Data [93:90];
17336                   	assign u_ffb1 = Rx_Data [87:81];
17337                   	assign CurIsStrm = IsPreTypeFldVld &amp; IsStrmFld &amp; u_8d44 == 4'b1000 &amp; u_ffb1 == 7'b0000011 &amp; Rx_Data [111];
17338                   	assign HdrReg_Addr =
17339                   		ObsStrm ?
17340                   				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
17341                   			:	( u_b5be ? HdrReg1_Addr &amp; ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
17342                   	assign HdrReg1_User = u_9d98;
17343                   	assign HdrReg_User = HdrReg1_User;
17344                   	assign PktWordErrNone = Rx_Vld &amp; Rx_Rdy &amp; Rx_Head &amp; HasData &amp; WordErr;
17345                   	assign Sm_HDR = CurState == 2'b01;
17346                   	assign HdrReg_Debug = { 4'b0 , WordErrReg };
17347                   	assign ObsLcl_Data = { 1'b0 , HdrReg_RouteId , HdrReg_Opc , 2'b01 , HdrReg_Len1 , HdrReg_Addr , HdrReg_User , HdrReg_Debug };
17348                   	assign ObsTx_Data = { ObsLcl_Data };
17349                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17350      1/1          		if ( ! Sys_Clk_RstN )
17351      1/1          			u_7c15 &lt;= #1.0 ( 17'b0 );
17352      1/1          		else if ( HdrCe_0 )
17353      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( Rx_Data [110:94] );</font>
                        MISSING_ELSE
17354                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17355      1/1          		if ( ! Sys_Clk_RstN )
17356      1/1          			u_ad40 &lt;= #1.0 ( 4'b0 );
17357      1/1          		else if ( HdrCe_0 )
17358      <font color = "red">0/1     ==>  			u_ad40 &lt;= #1.0 ( Rx_Data [93:90] );</font>
                        MISSING_ELSE
17359                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17360      1/1          		if ( ! Sys_Clk_RstN )
17361      1/1          			u_c280 &lt;= #1.0 ( 7'b0 );
17362      1/1          		else if ( HdrCe_0 )
17363      <font color = "red">0/1     ==>  			u_c280 &lt;= #1.0 ( Rx_Data [87:81] );</font>
                        MISSING_ELSE
17364                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17365      1/1          		if ( ! Sys_Clk_RstN )
17366      1/1          			u_5057 &lt;= #1.0 ( 32'b0 );
17367      1/1          		else if ( HdrCe_0 )
17368      <font color = "red">0/1     ==>  			u_5057 &lt;= #1.0 ( Rx_Data [80:49] );</font>
                        MISSING_ELSE
17369                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17370      1/1          		if ( ! Sys_Clk_RstN )
17371      1/1          			PreDataWord_0 &lt;= #1.0 ( 32'b0 );
17372      1/1          		else if ( PreDataCe_0 )
17373      <font color = "red">0/1     ==>  			PreDataWord_0 &lt;= #1.0 ( Payload );</font>
                        MISSING_ELSE
17374                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17375      1/1          		if ( ! Sys_Clk_RstN )
17376      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( 7'b0 );
17377      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17378      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( PreStrmAddrLsb );
                   <font color = "red">==>  MISSING_ELSE</font>
17379                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
17380                   		.Clk( Sys_Clk )
17381                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17382                   	,	.Clk_En( Sys_Clk_En )
17383                   	,	.Clk_EnS( Sys_Clk_EnS )
17384                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17385                   	,	.Clk_RstN( Sys_Clk_RstN )
17386                   	,	.Clk_Tm( Sys_Clk_Tm )
17387                   	,	.En( Rx_Vld &amp; Rx_Rdy )
17388                   	,	.O( OnGoingStrm )
17389                   	,	.Reset( CurIsUnLock )
17390                   	,	.Set( CurIsStrm )
17391                   	);
17392                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17393      1/1          		if ( ! Sys_Clk_RstN )
17394      1/1          			ObsStrm &lt;= #1.0 ( 1'b0 );
17395      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17396      1/1          			ObsStrm &lt;= #1.0 ( OnGoingStrm );
                   <font color = "red">==>  MISSING_ELSE</font>
17397                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17398      1/1          		if ( ! Sys_Clk_RstN )
17399      1/1          			u_9d98 &lt;= #1.0 ( 8'b0 );
17400      1/1          		else if ( HdrCe_0 )
17401      <font color = "red">0/1     ==>  			u_9d98 &lt;= #1.0 ( Rx_Data [48:41] );</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_87015_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1373.html#inst_tag_87015" >config_ss_tb.DUT.flexnoc.ddr_axil_s0_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17258
 EXPRESSION (HdrCe_0 ? u_3393 : u_a43)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17338
 EXPRESSION (ObsStrm ? ((HdrReg1_Addr | {25'b0, ObsStrmAddrLsb})) : (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17338
 SUB-EXPRESSION (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_87015_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1373.html#inst_tag_87015" >config_ss_tb.DUT.flexnoc.ddr_axil_s0_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">4</td>
<td class="rt">12.50 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">784</td>
<td class="rt">10</td>
<td class="rt">1.28  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">6</td>
<td class="rt">1.53  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">4</td>
<td class="rt">1.02  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">32</td>
<td class="rt">4</td>
<td class="rt">12.50 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">784</td>
<td class="rt">10</td>
<td class="rt">1.28  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">6</td>
<td class="rt">1.53  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">4</td>
<td class="rt">1.02  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ObsTx_Data[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ObsTx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[111:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Fwd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[16:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[111:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_87015_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1373.html#inst_tag_87015" >config_ss_tb.DUT.flexnoc.ddr_axil_s0_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">17258</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">17338</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17284</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17350</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17355</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17360</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17365</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17370</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17375</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17393</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17398</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17258      	assign StatusReg = HdrCe_0 ? u_3393 : u_a43;
           	                           <font color = "red">-1-</font>  
           	                           <font color = "red">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17338      	assign HdrReg_Addr =
           	                    
17339      		ObsStrm ?
           		        <font color = "red">-1-</font>  
           		        <font color = "red">==></font>  
17340      				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
           				                                         
17341      			:	( u_b5be ? HdrReg1_Addr & ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
           			 	         <font color = "red">-2-</font>  
           			 	         <font color = "red">==></font>  
           			 	         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17284      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17285      			u_a43 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
17286      		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
17287      			u_a43 <= #1.0 ( u_3393 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17350      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17351      			u_7c15 <= #1.0 ( 17'b0 );
           <font color = "green">			==></font>
17352      		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
17353      			u_7c15 <= #1.0 ( Rx_Data [110:94] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17355      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17356      			u_ad40 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
17357      		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
17358      			u_ad40 <= #1.0 ( Rx_Data [93:90] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17360      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17361      			u_c280 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17362      		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
17363      			u_c280 <= #1.0 ( Rx_Data [87:81] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17365      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17366      			u_5057 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17367      		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
17368      			u_5057 <= #1.0 ( Rx_Data [80:49] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17370      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17371      			PreDataWord_0 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17372      		else if ( PreDataCe_0 )
           		     <font color = "red">-2-</font>  
17373      			PreDataWord_0 <= #1.0 ( Payload );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17375      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17376      			ObsStrmAddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17377      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
17378      			ObsStrmAddrLsb <= #1.0 ( PreStrmAddrLsb );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17393      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17394      			ObsStrm <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
17395      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
17396      			ObsStrm <= #1.0 ( OnGoingStrm );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17398      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17399      			u_9d98 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
17400      		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
17401      			u_9d98 <= #1.0 ( Rx_Data [48:41] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_87021'>
<a name="inst_tag_87021_Line"></a>
<b>Line Coverage for Instance : <a href="mod1373.html#inst_tag_87021" >config_ss_tb.DUT.flexnoc.USB_axi_s0_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>36</td><td>29</td><td>80.56</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>17284</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>17350</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>17355</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>17360</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>17365</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>17370</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17375</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17393</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>17398</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
17283                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17284      1/1          		if ( ! Sys_Clk_RstN )
17285      1/1          			u_a43 &lt;= #1.0 ( 2'b0 );
17286      1/1          		else if ( HdrCe_0 )
17287      <font color = "red">0/1     ==>  			u_a43 &lt;= #1.0 ( u_3393 );</font>
                        MISSING_ELSE
17288                   	rsnoc_z_T_C_S_C_L_R_Fsm_afdb4f9b FsmCurState(
17289                   		.Clk( Sys_Clk )
17290                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17291                   	,	.Clk_En( Sys_Clk_En )
17292                   	,	.Clk_EnS( Sys_Clk_EnS )
17293                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17294                   	,	.Clk_RstN( Sys_Clk_RstN )
17295                   	,	.Clk_Tm( Sys_Clk_Tm )
17296                   	,	.Conditions_ERR_HDR( u_103_ERR_HDR )
17297                   	,	.Conditions_ERR_IDLE( u_103_ERR_IDLE )
17298                   	,	.Conditions_HDR_ERR( u_103_HDR_ERR )
17299                   	,	.Conditions_HDR_IDLE( u_103_HDR_IDLE )
17300                   	,	.Conditions_IDLE_ERR( u_103_IDLE_ERR )
17301                   	,	.Conditions_IDLE_HDR( u_103_IDLE_HDR )
17302                   	,	.CurState( u_bdb6 )
17303                   	,	.NextState( u_b9ec )
17304                   	);
17305                   	assign CurState = u_bdb6;
17306                   	assign Sm_IDLE = CurState == 2'b00;
17307                   	assign Sm_ERR = CurState == 2'b10;
17308                   	assign SampleHdr = Rx_Head &amp; ( Sm_IDLE | Sm_ERR &amp; ( ObsLcl_Rdy | ~ SecurityFilter_Fwd ) );
17309                   	assign HdrSel_0 = SampleHdr;
17310                   	assign HdrCe_0 = HdrSel_0 &amp; Rx_Vld &amp; Rx_Rdy;
17311                   	assign HdrReg1_RouteId = u_7c15;
17312                   	assign HdrReg_RouteId = HdrReg1_RouteId;
17313                   	assign HdrReg1_Opc = u_ad40;
17314                   	assign HdrReg_Opc = HdrReg1_Opc;
17315                   	assign HdrReg1_Len1 = u_c280;
17316                   	assign HdrReg_Len1 = HdrReg1_Len1;
17317                   	assign HdrReg1_Addr = u_5057;
17318                   	assign u_b5be = HdrReg1_Opc == 4'b0010 | HdrReg1_Opc == 4'b0011;
17319                   	rsnoc_z_H_R_N_T_U_P_Ps_b163e57e ups( .Be( ) , .Data( Payload ) , .LastWord( ) , .Payload( RxPld ) , .WordErr( ) );
17320                   	assign FirstDataCy = CurIsStrm &amp; Rx_Rdy;
17321                   	assign PreDataCe_0 = FirstDataCy;
17322                   	assign PreDataFld = PreDataWord_0;
17323                   	assign u_3795 = PreDataFld;
17324                   	assign u_828c = u_3795;
17325                   	assign upreStrm_AddrLsb = u_828c [18:12];
17326                   	assign PreStrmAddrLsb = upreStrm_AddrLsb;
17327                   	assign CurIsUnLock = ~ Rx_Data [111] &amp; Rx_Vld &amp; Rx_Head;
17328                   	assign IsPreTypeFldVld = Rx_Vld &amp; Rx_Head;
17329                   	assign RxPld = Rx_Data [37:0];
17330                   	assign u_324d = RxPld [35:0];
17331                   	assign u_2393 = u_324d;
17332                   	assign u_e423 = u_2393 [34:31];
17333                   	assign u_b175 = u_e423;
17334                   	assign IsStrmFld = u_b175 == 4'b1101;
17335                   	assign u_8d44 = Rx_Data [93:90];
17336                   	assign u_ffb1 = Rx_Data [87:81];
17337                   	assign CurIsStrm = IsPreTypeFldVld &amp; IsStrmFld &amp; u_8d44 == 4'b1000 &amp; u_ffb1 == 7'b0000011 &amp; Rx_Data [111];
17338                   	assign HdrReg_Addr =
17339                   		ObsStrm ?
17340                   				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
17341                   			:	( u_b5be ? HdrReg1_Addr &amp; ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
17342                   	assign HdrReg1_User = u_9d98;
17343                   	assign HdrReg_User = HdrReg1_User;
17344                   	assign PktWordErrNone = Rx_Vld &amp; Rx_Rdy &amp; Rx_Head &amp; HasData &amp; WordErr;
17345                   	assign Sm_HDR = CurState == 2'b01;
17346                   	assign HdrReg_Debug = { 4'b0 , WordErrReg };
17347                   	assign ObsLcl_Data = { 1'b0 , HdrReg_RouteId , HdrReg_Opc , 2'b01 , HdrReg_Len1 , HdrReg_Addr , HdrReg_User , HdrReg_Debug };
17348                   	assign ObsTx_Data = { ObsLcl_Data };
17349                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17350      1/1          		if ( ! Sys_Clk_RstN )
17351      1/1          			u_7c15 &lt;= #1.0 ( 17'b0 );
17352      1/1          		else if ( HdrCe_0 )
17353      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( Rx_Data [110:94] );</font>
                        MISSING_ELSE
17354                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17355      1/1          		if ( ! Sys_Clk_RstN )
17356      1/1          			u_ad40 &lt;= #1.0 ( 4'b0 );
17357      1/1          		else if ( HdrCe_0 )
17358      <font color = "red">0/1     ==>  			u_ad40 &lt;= #1.0 ( Rx_Data [93:90] );</font>
                        MISSING_ELSE
17359                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17360      1/1          		if ( ! Sys_Clk_RstN )
17361      1/1          			u_c280 &lt;= #1.0 ( 7'b0 );
17362      1/1          		else if ( HdrCe_0 )
17363      <font color = "red">0/1     ==>  			u_c280 &lt;= #1.0 ( Rx_Data [87:81] );</font>
                        MISSING_ELSE
17364                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17365      1/1          		if ( ! Sys_Clk_RstN )
17366      1/1          			u_5057 &lt;= #1.0 ( 32'b0 );
17367      1/1          		else if ( HdrCe_0 )
17368      <font color = "red">0/1     ==>  			u_5057 &lt;= #1.0 ( Rx_Data [80:49] );</font>
                        MISSING_ELSE
17369                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17370      1/1          		if ( ! Sys_Clk_RstN )
17371      1/1          			PreDataWord_0 &lt;= #1.0 ( 32'b0 );
17372      1/1          		else if ( PreDataCe_0 )
17373      <font color = "red">0/1     ==>  			PreDataWord_0 &lt;= #1.0 ( Payload );</font>
                        MISSING_ELSE
17374                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17375      1/1          		if ( ! Sys_Clk_RstN )
17376      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( 7'b0 );
17377      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17378      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( PreStrmAddrLsb );
                   <font color = "red">==>  MISSING_ELSE</font>
17379                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
17380                   		.Clk( Sys_Clk )
17381                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17382                   	,	.Clk_En( Sys_Clk_En )
17383                   	,	.Clk_EnS( Sys_Clk_EnS )
17384                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17385                   	,	.Clk_RstN( Sys_Clk_RstN )
17386                   	,	.Clk_Tm( Sys_Clk_Tm )
17387                   	,	.En( Rx_Vld &amp; Rx_Rdy )
17388                   	,	.O( OnGoingStrm )
17389                   	,	.Reset( CurIsUnLock )
17390                   	,	.Set( CurIsStrm )
17391                   	);
17392                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17393      1/1          		if ( ! Sys_Clk_RstN )
17394      1/1          			ObsStrm &lt;= #1.0 ( 1'b0 );
17395      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17396      1/1          			ObsStrm &lt;= #1.0 ( OnGoingStrm );
                   <font color = "red">==>  MISSING_ELSE</font>
17397                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17398      1/1          		if ( ! Sys_Clk_RstN )
17399      1/1          			u_9d98 &lt;= #1.0 ( 8'b0 );
17400      1/1          		else if ( HdrCe_0 )
17401      <font color = "red">0/1     ==>  			u_9d98 &lt;= #1.0 ( Rx_Data [48:41] );</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_87021_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1373.html#inst_tag_87021" >config_ss_tb.DUT.flexnoc.USB_axi_s0_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17258
 EXPRESSION (HdrCe_0 ? u_3393 : u_a43)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17338
 EXPRESSION (ObsStrm ? ((HdrReg1_Addr | {25'b0, ObsStrmAddrLsb})) : (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17338
 SUB-EXPRESSION (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_87021_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1373.html#inst_tag_87021" >config_ss_tb.DUT.flexnoc.USB_axi_s0_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">4</td>
<td class="rt">12.50 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">784</td>
<td class="rt">10</td>
<td class="rt">1.28  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">6</td>
<td class="rt">1.53  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">4</td>
<td class="rt">1.02  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">32</td>
<td class="rt">4</td>
<td class="rt">12.50 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">784</td>
<td class="rt">10</td>
<td class="rt">1.28  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">6</td>
<td class="rt">1.53  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">4</td>
<td class="rt">1.02  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ObsTx_Data[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ObsTx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[111:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Fwd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[16:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[111:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_87021_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1373.html#inst_tag_87021" >config_ss_tb.DUT.flexnoc.USB_axi_s0_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">17258</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">17338</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17284</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17350</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17355</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17360</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17365</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17370</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17375</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17393</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17398</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17258      	assign StatusReg = HdrCe_0 ? u_3393 : u_a43;
           	                           <font color = "red">-1-</font>  
           	                           <font color = "red">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17338      	assign HdrReg_Addr =
           	                    
17339      		ObsStrm ?
           		        <font color = "red">-1-</font>  
           		        <font color = "red">==></font>  
17340      				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
           				                                         
17341      			:	( u_b5be ? HdrReg1_Addr & ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
           			 	         <font color = "red">-2-</font>  
           			 	         <font color = "red">==></font>  
           			 	         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17284      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17285      			u_a43 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
17286      		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
17287      			u_a43 <= #1.0 ( u_3393 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17350      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17351      			u_7c15 <= #1.0 ( 17'b0 );
           <font color = "green">			==></font>
17352      		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
17353      			u_7c15 <= #1.0 ( Rx_Data [110:94] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17355      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17356      			u_ad40 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
17357      		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
17358      			u_ad40 <= #1.0 ( Rx_Data [93:90] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17360      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17361      			u_c280 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17362      		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
17363      			u_c280 <= #1.0 ( Rx_Data [87:81] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17365      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17366      			u_5057 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17367      		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
17368      			u_5057 <= #1.0 ( Rx_Data [80:49] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17370      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17371      			PreDataWord_0 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17372      		else if ( PreDataCe_0 )
           		     <font color = "red">-2-</font>  
17373      			PreDataWord_0 <= #1.0 ( Payload );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17375      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17376      			ObsStrmAddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17377      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
17378      			ObsStrmAddrLsb <= #1.0 ( PreStrmAddrLsb );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17393      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17394      			ObsStrm <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
17395      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
17396      			ObsStrm <= #1.0 ( OnGoingStrm );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17398      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17399      			u_9d98 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
17400      		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
17401      			u_9d98 <= #1.0 ( Rx_Data [48:41] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_87022'>
<a name="inst_tag_87022_Line"></a>
<b>Line Coverage for Instance : <a href="mod1373.html#inst_tag_87022" >config_ss_tb.DUT.flexnoc.PUFCC_apb_s0_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>36</td><td>29</td><td>80.56</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>17284</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>17350</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>17355</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>17360</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>17365</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>17370</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17375</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17393</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>17398</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
17283                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17284      1/1          		if ( ! Sys_Clk_RstN )
17285      1/1          			u_a43 &lt;= #1.0 ( 2'b0 );
17286      1/1          		else if ( HdrCe_0 )
17287      <font color = "red">0/1     ==>  			u_a43 &lt;= #1.0 ( u_3393 );</font>
                        MISSING_ELSE
17288                   	rsnoc_z_T_C_S_C_L_R_Fsm_afdb4f9b FsmCurState(
17289                   		.Clk( Sys_Clk )
17290                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17291                   	,	.Clk_En( Sys_Clk_En )
17292                   	,	.Clk_EnS( Sys_Clk_EnS )
17293                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17294                   	,	.Clk_RstN( Sys_Clk_RstN )
17295                   	,	.Clk_Tm( Sys_Clk_Tm )
17296                   	,	.Conditions_ERR_HDR( u_103_ERR_HDR )
17297                   	,	.Conditions_ERR_IDLE( u_103_ERR_IDLE )
17298                   	,	.Conditions_HDR_ERR( u_103_HDR_ERR )
17299                   	,	.Conditions_HDR_IDLE( u_103_HDR_IDLE )
17300                   	,	.Conditions_IDLE_ERR( u_103_IDLE_ERR )
17301                   	,	.Conditions_IDLE_HDR( u_103_IDLE_HDR )
17302                   	,	.CurState( u_bdb6 )
17303                   	,	.NextState( u_b9ec )
17304                   	);
17305                   	assign CurState = u_bdb6;
17306                   	assign Sm_IDLE = CurState == 2'b00;
17307                   	assign Sm_ERR = CurState == 2'b10;
17308                   	assign SampleHdr = Rx_Head &amp; ( Sm_IDLE | Sm_ERR &amp; ( ObsLcl_Rdy | ~ SecurityFilter_Fwd ) );
17309                   	assign HdrSel_0 = SampleHdr;
17310                   	assign HdrCe_0 = HdrSel_0 &amp; Rx_Vld &amp; Rx_Rdy;
17311                   	assign HdrReg1_RouteId = u_7c15;
17312                   	assign HdrReg_RouteId = HdrReg1_RouteId;
17313                   	assign HdrReg1_Opc = u_ad40;
17314                   	assign HdrReg_Opc = HdrReg1_Opc;
17315                   	assign HdrReg1_Len1 = u_c280;
17316                   	assign HdrReg_Len1 = HdrReg1_Len1;
17317                   	assign HdrReg1_Addr = u_5057;
17318                   	assign u_b5be = HdrReg1_Opc == 4'b0010 | HdrReg1_Opc == 4'b0011;
17319                   	rsnoc_z_H_R_N_T_U_P_Ps_b163e57e ups( .Be( ) , .Data( Payload ) , .LastWord( ) , .Payload( RxPld ) , .WordErr( ) );
17320                   	assign FirstDataCy = CurIsStrm &amp; Rx_Rdy;
17321                   	assign PreDataCe_0 = FirstDataCy;
17322                   	assign PreDataFld = PreDataWord_0;
17323                   	assign u_3795 = PreDataFld;
17324                   	assign u_828c = u_3795;
17325                   	assign upreStrm_AddrLsb = u_828c [18:12];
17326                   	assign PreStrmAddrLsb = upreStrm_AddrLsb;
17327                   	assign CurIsUnLock = ~ Rx_Data [111] &amp; Rx_Vld &amp; Rx_Head;
17328                   	assign IsPreTypeFldVld = Rx_Vld &amp; Rx_Head;
17329                   	assign RxPld = Rx_Data [37:0];
17330                   	assign u_324d = RxPld [35:0];
17331                   	assign u_2393 = u_324d;
17332                   	assign u_e423 = u_2393 [34:31];
17333                   	assign u_b175 = u_e423;
17334                   	assign IsStrmFld = u_b175 == 4'b1101;
17335                   	assign u_8d44 = Rx_Data [93:90];
17336                   	assign u_ffb1 = Rx_Data [87:81];
17337                   	assign CurIsStrm = IsPreTypeFldVld &amp; IsStrmFld &amp; u_8d44 == 4'b1000 &amp; u_ffb1 == 7'b0000011 &amp; Rx_Data [111];
17338                   	assign HdrReg_Addr =
17339                   		ObsStrm ?
17340                   				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
17341                   			:	( u_b5be ? HdrReg1_Addr &amp; ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
17342                   	assign HdrReg1_User = u_9d98;
17343                   	assign HdrReg_User = HdrReg1_User;
17344                   	assign PktWordErrNone = Rx_Vld &amp; Rx_Rdy &amp; Rx_Head &amp; HasData &amp; WordErr;
17345                   	assign Sm_HDR = CurState == 2'b01;
17346                   	assign HdrReg_Debug = { 4'b0 , WordErrReg };
17347                   	assign ObsLcl_Data = { 1'b0 , HdrReg_RouteId , HdrReg_Opc , 2'b01 , HdrReg_Len1 , HdrReg_Addr , HdrReg_User , HdrReg_Debug };
17348                   	assign ObsTx_Data = { ObsLcl_Data };
17349                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17350      1/1          		if ( ! Sys_Clk_RstN )
17351      1/1          			u_7c15 &lt;= #1.0 ( 17'b0 );
17352      1/1          		else if ( HdrCe_0 )
17353      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( Rx_Data [110:94] );</font>
                        MISSING_ELSE
17354                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17355      1/1          		if ( ! Sys_Clk_RstN )
17356      1/1          			u_ad40 &lt;= #1.0 ( 4'b0 );
17357      1/1          		else if ( HdrCe_0 )
17358      <font color = "red">0/1     ==>  			u_ad40 &lt;= #1.0 ( Rx_Data [93:90] );</font>
                        MISSING_ELSE
17359                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17360      1/1          		if ( ! Sys_Clk_RstN )
17361      1/1          			u_c280 &lt;= #1.0 ( 7'b0 );
17362      1/1          		else if ( HdrCe_0 )
17363      <font color = "red">0/1     ==>  			u_c280 &lt;= #1.0 ( Rx_Data [87:81] );</font>
                        MISSING_ELSE
17364                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17365      1/1          		if ( ! Sys_Clk_RstN )
17366      1/1          			u_5057 &lt;= #1.0 ( 32'b0 );
17367      1/1          		else if ( HdrCe_0 )
17368      <font color = "red">0/1     ==>  			u_5057 &lt;= #1.0 ( Rx_Data [80:49] );</font>
                        MISSING_ELSE
17369                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17370      1/1          		if ( ! Sys_Clk_RstN )
17371      1/1          			PreDataWord_0 &lt;= #1.0 ( 32'b0 );
17372      1/1          		else if ( PreDataCe_0 )
17373      <font color = "red">0/1     ==>  			PreDataWord_0 &lt;= #1.0 ( Payload );</font>
                        MISSING_ELSE
17374                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17375      1/1          		if ( ! Sys_Clk_RstN )
17376      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( 7'b0 );
17377      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17378      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( PreStrmAddrLsb );
                   <font color = "red">==>  MISSING_ELSE</font>
17379                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
17380                   		.Clk( Sys_Clk )
17381                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17382                   	,	.Clk_En( Sys_Clk_En )
17383                   	,	.Clk_EnS( Sys_Clk_EnS )
17384                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17385                   	,	.Clk_RstN( Sys_Clk_RstN )
17386                   	,	.Clk_Tm( Sys_Clk_Tm )
17387                   	,	.En( Rx_Vld &amp; Rx_Rdy )
17388                   	,	.O( OnGoingStrm )
17389                   	,	.Reset( CurIsUnLock )
17390                   	,	.Set( CurIsStrm )
17391                   	);
17392                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17393      1/1          		if ( ! Sys_Clk_RstN )
17394      1/1          			ObsStrm &lt;= #1.0 ( 1'b0 );
17395      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17396      1/1          			ObsStrm &lt;= #1.0 ( OnGoingStrm );
                   <font color = "red">==>  MISSING_ELSE</font>
17397                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17398      1/1          		if ( ! Sys_Clk_RstN )
17399      1/1          			u_9d98 &lt;= #1.0 ( 8'b0 );
17400      1/1          		else if ( HdrCe_0 )
17401      <font color = "red">0/1     ==>  			u_9d98 &lt;= #1.0 ( Rx_Data [48:41] );</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_87022_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1373.html#inst_tag_87022" >config_ss_tb.DUT.flexnoc.PUFCC_apb_s0_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17258
 EXPRESSION (HdrCe_0 ? u_3393 : u_a43)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17338
 EXPRESSION (ObsStrm ? ((HdrReg1_Addr | {25'b0, ObsStrmAddrLsb})) : (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17338
 SUB-EXPRESSION (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_87022_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1373.html#inst_tag_87022" >config_ss_tb.DUT.flexnoc.PUFCC_apb_s0_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">4</td>
<td class="rt">12.50 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">784</td>
<td class="rt">10</td>
<td class="rt">1.28  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">6</td>
<td class="rt">1.53  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">4</td>
<td class="rt">1.02  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">32</td>
<td class="rt">4</td>
<td class="rt">12.50 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">784</td>
<td class="rt">10</td>
<td class="rt">1.28  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">6</td>
<td class="rt">1.53  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">4</td>
<td class="rt">1.02  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ObsTx_Data[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ObsTx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[111:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Fwd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[16:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[111:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_87022_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1373.html#inst_tag_87022" >config_ss_tb.DUT.flexnoc.PUFCC_apb_s0_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">17258</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">17338</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17284</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17350</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17355</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17360</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17365</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17370</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17375</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17393</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17398</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17258      	assign StatusReg = HdrCe_0 ? u_3393 : u_a43;
           	                           <font color = "red">-1-</font>  
           	                           <font color = "red">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17338      	assign HdrReg_Addr =
           	                    
17339      		ObsStrm ?
           		        <font color = "red">-1-</font>  
           		        <font color = "red">==></font>  
17340      				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
           				                                         
17341      			:	( u_b5be ? HdrReg1_Addr & ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
           			 	         <font color = "red">-2-</font>  
           			 	         <font color = "red">==></font>  
           			 	         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17284      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17285      			u_a43 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
17286      		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
17287      			u_a43 <= #1.0 ( u_3393 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17350      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17351      			u_7c15 <= #1.0 ( 17'b0 );
           <font color = "green">			==></font>
17352      		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
17353      			u_7c15 <= #1.0 ( Rx_Data [110:94] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17355      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17356      			u_ad40 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
17357      		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
17358      			u_ad40 <= #1.0 ( Rx_Data [93:90] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17360      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17361      			u_c280 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17362      		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
17363      			u_c280 <= #1.0 ( Rx_Data [87:81] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17365      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17366      			u_5057 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17367      		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
17368      			u_5057 <= #1.0 ( Rx_Data [80:49] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17370      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17371      			PreDataWord_0 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17372      		else if ( PreDataCe_0 )
           		     <font color = "red">-2-</font>  
17373      			PreDataWord_0 <= #1.0 ( Payload );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17375      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17376      			ObsStrmAddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17377      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
17378      			ObsStrmAddrLsb <= #1.0 ( PreStrmAddrLsb );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17393      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17394      			ObsStrm <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
17395      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
17396      			ObsStrm <= #1.0 ( OnGoingStrm );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17398      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17399      			u_9d98 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
17400      		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
17401      			u_9d98 <= #1.0 ( Rx_Data [48:41] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_87023'>
<a name="inst_tag_87023_Line"></a>
<b>Line Coverage for Instance : <a href="mod1373.html#inst_tag_87023" >config_ss_tb.DUT.flexnoc.SPI_mem_ahb_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>36</td><td>29</td><td>80.56</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>17284</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>17350</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>17355</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>17360</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>17365</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>17370</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17375</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17393</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>17398</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
17283                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17284      1/1          		if ( ! Sys_Clk_RstN )
17285      1/1          			u_a43 &lt;= #1.0 ( 2'b0 );
17286      1/1          		else if ( HdrCe_0 )
17287      <font color = "red">0/1     ==>  			u_a43 &lt;= #1.0 ( u_3393 );</font>
                        MISSING_ELSE
17288                   	rsnoc_z_T_C_S_C_L_R_Fsm_afdb4f9b FsmCurState(
17289                   		.Clk( Sys_Clk )
17290                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17291                   	,	.Clk_En( Sys_Clk_En )
17292                   	,	.Clk_EnS( Sys_Clk_EnS )
17293                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17294                   	,	.Clk_RstN( Sys_Clk_RstN )
17295                   	,	.Clk_Tm( Sys_Clk_Tm )
17296                   	,	.Conditions_ERR_HDR( u_103_ERR_HDR )
17297                   	,	.Conditions_ERR_IDLE( u_103_ERR_IDLE )
17298                   	,	.Conditions_HDR_ERR( u_103_HDR_ERR )
17299                   	,	.Conditions_HDR_IDLE( u_103_HDR_IDLE )
17300                   	,	.Conditions_IDLE_ERR( u_103_IDLE_ERR )
17301                   	,	.Conditions_IDLE_HDR( u_103_IDLE_HDR )
17302                   	,	.CurState( u_bdb6 )
17303                   	,	.NextState( u_b9ec )
17304                   	);
17305                   	assign CurState = u_bdb6;
17306                   	assign Sm_IDLE = CurState == 2'b00;
17307                   	assign Sm_ERR = CurState == 2'b10;
17308                   	assign SampleHdr = Rx_Head &amp; ( Sm_IDLE | Sm_ERR &amp; ( ObsLcl_Rdy | ~ SecurityFilter_Fwd ) );
17309                   	assign HdrSel_0 = SampleHdr;
17310                   	assign HdrCe_0 = HdrSel_0 &amp; Rx_Vld &amp; Rx_Rdy;
17311                   	assign HdrReg1_RouteId = u_7c15;
17312                   	assign HdrReg_RouteId = HdrReg1_RouteId;
17313                   	assign HdrReg1_Opc = u_ad40;
17314                   	assign HdrReg_Opc = HdrReg1_Opc;
17315                   	assign HdrReg1_Len1 = u_c280;
17316                   	assign HdrReg_Len1 = HdrReg1_Len1;
17317                   	assign HdrReg1_Addr = u_5057;
17318                   	assign u_b5be = HdrReg1_Opc == 4'b0010 | HdrReg1_Opc == 4'b0011;
17319                   	rsnoc_z_H_R_N_T_U_P_Ps_b163e57e ups( .Be( ) , .Data( Payload ) , .LastWord( ) , .Payload( RxPld ) , .WordErr( ) );
17320                   	assign FirstDataCy = CurIsStrm &amp; Rx_Rdy;
17321                   	assign PreDataCe_0 = FirstDataCy;
17322                   	assign PreDataFld = PreDataWord_0;
17323                   	assign u_3795 = PreDataFld;
17324                   	assign u_828c = u_3795;
17325                   	assign upreStrm_AddrLsb = u_828c [18:12];
17326                   	assign PreStrmAddrLsb = upreStrm_AddrLsb;
17327                   	assign CurIsUnLock = ~ Rx_Data [111] &amp; Rx_Vld &amp; Rx_Head;
17328                   	assign IsPreTypeFldVld = Rx_Vld &amp; Rx_Head;
17329                   	assign RxPld = Rx_Data [37:0];
17330                   	assign u_324d = RxPld [35:0];
17331                   	assign u_2393 = u_324d;
17332                   	assign u_e423 = u_2393 [34:31];
17333                   	assign u_b175 = u_e423;
17334                   	assign IsStrmFld = u_b175 == 4'b1101;
17335                   	assign u_8d44 = Rx_Data [93:90];
17336                   	assign u_ffb1 = Rx_Data [87:81];
17337                   	assign CurIsStrm = IsPreTypeFldVld &amp; IsStrmFld &amp; u_8d44 == 4'b1000 &amp; u_ffb1 == 7'b0000011 &amp; Rx_Data [111];
17338                   	assign HdrReg_Addr =
17339                   		ObsStrm ?
17340                   				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
17341                   			:	( u_b5be ? HdrReg1_Addr &amp; ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
17342                   	assign HdrReg1_User = u_9d98;
17343                   	assign HdrReg_User = HdrReg1_User;
17344                   	assign PktWordErrNone = Rx_Vld &amp; Rx_Rdy &amp; Rx_Head &amp; HasData &amp; WordErr;
17345                   	assign Sm_HDR = CurState == 2'b01;
17346                   	assign HdrReg_Debug = { 4'b0 , WordErrReg };
17347                   	assign ObsLcl_Data = { 1'b0 , HdrReg_RouteId , HdrReg_Opc , 2'b01 , HdrReg_Len1 , HdrReg_Addr , HdrReg_User , HdrReg_Debug };
17348                   	assign ObsTx_Data = { ObsLcl_Data };
17349                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17350      1/1          		if ( ! Sys_Clk_RstN )
17351      1/1          			u_7c15 &lt;= #1.0 ( 17'b0 );
17352      1/1          		else if ( HdrCe_0 )
17353      <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( Rx_Data [110:94] );</font>
                        MISSING_ELSE
17354                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17355      1/1          		if ( ! Sys_Clk_RstN )
17356      1/1          			u_ad40 &lt;= #1.0 ( 4'b0 );
17357      1/1          		else if ( HdrCe_0 )
17358      <font color = "red">0/1     ==>  			u_ad40 &lt;= #1.0 ( Rx_Data [93:90] );</font>
                        MISSING_ELSE
17359                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17360      1/1          		if ( ! Sys_Clk_RstN )
17361      1/1          			u_c280 &lt;= #1.0 ( 7'b0 );
17362      1/1          		else if ( HdrCe_0 )
17363      <font color = "red">0/1     ==>  			u_c280 &lt;= #1.0 ( Rx_Data [87:81] );</font>
                        MISSING_ELSE
17364                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17365      1/1          		if ( ! Sys_Clk_RstN )
17366      1/1          			u_5057 &lt;= #1.0 ( 32'b0 );
17367      1/1          		else if ( HdrCe_0 )
17368      <font color = "red">0/1     ==>  			u_5057 &lt;= #1.0 ( Rx_Data [80:49] );</font>
                        MISSING_ELSE
17369                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17370      1/1          		if ( ! Sys_Clk_RstN )
17371      1/1          			PreDataWord_0 &lt;= #1.0 ( 32'b0 );
17372      1/1          		else if ( PreDataCe_0 )
17373      <font color = "red">0/1     ==>  			PreDataWord_0 &lt;= #1.0 ( Payload );</font>
                        MISSING_ELSE
17374                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17375      1/1          		if ( ! Sys_Clk_RstN )
17376      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( 7'b0 );
17377      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17378      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( PreStrmAddrLsb );
                   <font color = "red">==>  MISSING_ELSE</font>
17379                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
17380                   		.Clk( Sys_Clk )
17381                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17382                   	,	.Clk_En( Sys_Clk_En )
17383                   	,	.Clk_EnS( Sys_Clk_EnS )
17384                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17385                   	,	.Clk_RstN( Sys_Clk_RstN )
17386                   	,	.Clk_Tm( Sys_Clk_Tm )
17387                   	,	.En( Rx_Vld &amp; Rx_Rdy )
17388                   	,	.O( OnGoingStrm )
17389                   	,	.Reset( CurIsUnLock )
17390                   	,	.Set( CurIsStrm )
17391                   	);
17392                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17393      1/1          		if ( ! Sys_Clk_RstN )
17394      1/1          			ObsStrm &lt;= #1.0 ( 1'b0 );
17395      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17396      1/1          			ObsStrm &lt;= #1.0 ( OnGoingStrm );
                   <font color = "red">==>  MISSING_ELSE</font>
17397                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17398      1/1          		if ( ! Sys_Clk_RstN )
17399      1/1          			u_9d98 &lt;= #1.0 ( 8'b0 );
17400      1/1          		else if ( HdrCe_0 )
17401      <font color = "red">0/1     ==>  			u_9d98 &lt;= #1.0 ( Rx_Data [48:41] );</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_87023_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1373.html#inst_tag_87023" >config_ss_tb.DUT.flexnoc.SPI_mem_ahb_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17258
 EXPRESSION (HdrCe_0 ? u_3393 : u_a43)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17338
 EXPRESSION (ObsStrm ? ((HdrReg1_Addr | {25'b0, ObsStrmAddrLsb})) : (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17338
 SUB-EXPRESSION (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_87023_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1373.html#inst_tag_87023" >config_ss_tb.DUT.flexnoc.SPI_mem_ahb_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">4</td>
<td class="rt">12.50 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">784</td>
<td class="rt">10</td>
<td class="rt">1.28  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">6</td>
<td class="rt">1.53  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">4</td>
<td class="rt">1.02  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">32</td>
<td class="rt">4</td>
<td class="rt">12.50 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">784</td>
<td class="rt">10</td>
<td class="rt">1.28  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">6</td>
<td class="rt">1.53  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">4</td>
<td class="rt">1.02  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ObsTx_Data[75:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ObsTx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[111:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Fwd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[16:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[111:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_87023_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1373.html#inst_tag_87023" >config_ss_tb.DUT.flexnoc.SPI_mem_ahb_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">17258</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">17338</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17284</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17350</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17355</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17360</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17365</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17370</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17375</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17393</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17398</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17258      	assign StatusReg = HdrCe_0 ? u_3393 : u_a43;
           	                           <font color = "red">-1-</font>  
           	                           <font color = "red">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17338      	assign HdrReg_Addr =
           	                    
17339      		ObsStrm ?
           		        <font color = "red">-1-</font>  
           		        <font color = "red">==></font>  
17340      				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
           				                                         
17341      			:	( u_b5be ? HdrReg1_Addr & ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
           			 	         <font color = "red">-2-</font>  
           			 	         <font color = "red">==></font>  
           			 	         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17284      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17285      			u_a43 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
17286      		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
17287      			u_a43 <= #1.0 ( u_3393 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17350      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17351      			u_7c15 <= #1.0 ( 17'b0 );
           <font color = "green">			==></font>
17352      		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
17353      			u_7c15 <= #1.0 ( Rx_Data [110:94] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17355      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17356      			u_ad40 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
17357      		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
17358      			u_ad40 <= #1.0 ( Rx_Data [93:90] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17360      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17361      			u_c280 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17362      		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
17363      			u_c280 <= #1.0 ( Rx_Data [87:81] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17365      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17366      			u_5057 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17367      		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
17368      			u_5057 <= #1.0 ( Rx_Data [80:49] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17370      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17371      			PreDataWord_0 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17372      		else if ( PreDataCe_0 )
           		     <font color = "red">-2-</font>  
17373      			PreDataWord_0 <= #1.0 ( Payload );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17375      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17376      			ObsStrmAddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17377      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
17378      			ObsStrmAddrLsb <= #1.0 ( PreStrmAddrLsb );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17393      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17394      			ObsStrm <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
17395      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
17396      			ObsStrm <= #1.0 ( OnGoingStrm );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17398      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17399      			u_9d98 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
17400      		else if ( HdrCe_0 )
           		     <font color = "red">-2-</font>  
17401      			u_9d98 <= #1.0 ( Rx_Data [48:41] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_87025'>
<a name="inst_tag_87025_Line"></a>
<b>Line Coverage for Instance : <a href="mod1373.html#inst_tag_87025" >config_ss_tb.DUT.flexnoc.FCB_apb_s0_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>36</td><td>35</td><td>97.22</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17284</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17350</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17355</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17360</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17365</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>17370</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17375</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17393</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17398</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
17283                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17284      1/1          		if ( ! Sys_Clk_RstN )
17285      1/1          			u_a43 &lt;= #1.0 ( 2'b0 );
17286      1/1          		else if ( HdrCe_0 )
17287      1/1          			u_a43 &lt;= #1.0 ( u_3393 );
                        MISSING_ELSE
17288                   	rsnoc_z_T_C_S_C_L_R_Fsm_afdb4f9b FsmCurState(
17289                   		.Clk( Sys_Clk )
17290                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17291                   	,	.Clk_En( Sys_Clk_En )
17292                   	,	.Clk_EnS( Sys_Clk_EnS )
17293                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17294                   	,	.Clk_RstN( Sys_Clk_RstN )
17295                   	,	.Clk_Tm( Sys_Clk_Tm )
17296                   	,	.Conditions_ERR_HDR( u_103_ERR_HDR )
17297                   	,	.Conditions_ERR_IDLE( u_103_ERR_IDLE )
17298                   	,	.Conditions_HDR_ERR( u_103_HDR_ERR )
17299                   	,	.Conditions_HDR_IDLE( u_103_HDR_IDLE )
17300                   	,	.Conditions_IDLE_ERR( u_103_IDLE_ERR )
17301                   	,	.Conditions_IDLE_HDR( u_103_IDLE_HDR )
17302                   	,	.CurState( u_bdb6 )
17303                   	,	.NextState( u_b9ec )
17304                   	);
17305                   	assign CurState = u_bdb6;
17306                   	assign Sm_IDLE = CurState == 2'b00;
17307                   	assign Sm_ERR = CurState == 2'b10;
17308                   	assign SampleHdr = Rx_Head &amp; ( Sm_IDLE | Sm_ERR &amp; ( ObsLcl_Rdy | ~ SecurityFilter_Fwd ) );
17309                   	assign HdrSel_0 = SampleHdr;
17310                   	assign HdrCe_0 = HdrSel_0 &amp; Rx_Vld &amp; Rx_Rdy;
17311                   	assign HdrReg1_RouteId = u_7c15;
17312                   	assign HdrReg_RouteId = HdrReg1_RouteId;
17313                   	assign HdrReg1_Opc = u_ad40;
17314                   	assign HdrReg_Opc = HdrReg1_Opc;
17315                   	assign HdrReg1_Len1 = u_c280;
17316                   	assign HdrReg_Len1 = HdrReg1_Len1;
17317                   	assign HdrReg1_Addr = u_5057;
17318                   	assign u_b5be = HdrReg1_Opc == 4'b0010 | HdrReg1_Opc == 4'b0011;
17319                   	rsnoc_z_H_R_N_T_U_P_Ps_b163e57e ups( .Be( ) , .Data( Payload ) , .LastWord( ) , .Payload( RxPld ) , .WordErr( ) );
17320                   	assign FirstDataCy = CurIsStrm &amp; Rx_Rdy;
17321                   	assign PreDataCe_0 = FirstDataCy;
17322                   	assign PreDataFld = PreDataWord_0;
17323                   	assign u_3795 = PreDataFld;
17324                   	assign u_828c = u_3795;
17325                   	assign upreStrm_AddrLsb = u_828c [18:12];
17326                   	assign PreStrmAddrLsb = upreStrm_AddrLsb;
17327                   	assign CurIsUnLock = ~ Rx_Data [111] &amp; Rx_Vld &amp; Rx_Head;
17328                   	assign IsPreTypeFldVld = Rx_Vld &amp; Rx_Head;
17329                   	assign RxPld = Rx_Data [37:0];
17330                   	assign u_324d = RxPld [35:0];
17331                   	assign u_2393 = u_324d;
17332                   	assign u_e423 = u_2393 [34:31];
17333                   	assign u_b175 = u_e423;
17334                   	assign IsStrmFld = u_b175 == 4'b1101;
17335                   	assign u_8d44 = Rx_Data [93:90];
17336                   	assign u_ffb1 = Rx_Data [87:81];
17337                   	assign CurIsStrm = IsPreTypeFldVld &amp; IsStrmFld &amp; u_8d44 == 4'b1000 &amp; u_ffb1 == 7'b0000011 &amp; Rx_Data [111];
17338                   	assign HdrReg_Addr =
17339                   		ObsStrm ?
17340                   				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
17341                   			:	( u_b5be ? HdrReg1_Addr &amp; ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
17342                   	assign HdrReg1_User = u_9d98;
17343                   	assign HdrReg_User = HdrReg1_User;
17344                   	assign PktWordErrNone = Rx_Vld &amp; Rx_Rdy &amp; Rx_Head &amp; HasData &amp; WordErr;
17345                   	assign Sm_HDR = CurState == 2'b01;
17346                   	assign HdrReg_Debug = { 4'b0 , WordErrReg };
17347                   	assign ObsLcl_Data = { 1'b0 , HdrReg_RouteId , HdrReg_Opc , 2'b01 , HdrReg_Len1 , HdrReg_Addr , HdrReg_User , HdrReg_Debug };
17348                   	assign ObsTx_Data = { ObsLcl_Data };
17349                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17350      1/1          		if ( ! Sys_Clk_RstN )
17351      1/1          			u_7c15 &lt;= #1.0 ( 17'b0 );
17352      1/1          		else if ( HdrCe_0 )
17353      1/1          			u_7c15 &lt;= #1.0 ( Rx_Data [110:94] );
                        MISSING_ELSE
17354                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17355      1/1          		if ( ! Sys_Clk_RstN )
17356      1/1          			u_ad40 &lt;= #1.0 ( 4'b0 );
17357      1/1          		else if ( HdrCe_0 )
17358      1/1          			u_ad40 &lt;= #1.0 ( Rx_Data [93:90] );
                        MISSING_ELSE
17359                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17360      1/1          		if ( ! Sys_Clk_RstN )
17361      1/1          			u_c280 &lt;= #1.0 ( 7'b0 );
17362      1/1          		else if ( HdrCe_0 )
17363      1/1          			u_c280 &lt;= #1.0 ( Rx_Data [87:81] );
                        MISSING_ELSE
17364                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17365      1/1          		if ( ! Sys_Clk_RstN )
17366      1/1          			u_5057 &lt;= #1.0 ( 32'b0 );
17367      1/1          		else if ( HdrCe_0 )
17368      1/1          			u_5057 &lt;= #1.0 ( Rx_Data [80:49] );
                        MISSING_ELSE
17369                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17370      1/1          		if ( ! Sys_Clk_RstN )
17371      1/1          			PreDataWord_0 &lt;= #1.0 ( 32'b0 );
17372      1/1          		else if ( PreDataCe_0 )
17373      <font color = "red">0/1     ==>  			PreDataWord_0 &lt;= #1.0 ( Payload );</font>
                        MISSING_ELSE
17374                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17375      1/1          		if ( ! Sys_Clk_RstN )
17376      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( 7'b0 );
17377      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17378      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( PreStrmAddrLsb );
                   <font color = "red">==>  MISSING_ELSE</font>
17379                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
17380                   		.Clk( Sys_Clk )
17381                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17382                   	,	.Clk_En( Sys_Clk_En )
17383                   	,	.Clk_EnS( Sys_Clk_EnS )
17384                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17385                   	,	.Clk_RstN( Sys_Clk_RstN )
17386                   	,	.Clk_Tm( Sys_Clk_Tm )
17387                   	,	.En( Rx_Vld &amp; Rx_Rdy )
17388                   	,	.O( OnGoingStrm )
17389                   	,	.Reset( CurIsUnLock )
17390                   	,	.Set( CurIsStrm )
17391                   	);
17392                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17393      1/1          		if ( ! Sys_Clk_RstN )
17394      1/1          			ObsStrm &lt;= #1.0 ( 1'b0 );
17395      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17396      1/1          			ObsStrm &lt;= #1.0 ( OnGoingStrm );
                   <font color = "red">==>  MISSING_ELSE</font>
17397                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17398      1/1          		if ( ! Sys_Clk_RstN )
17399      1/1          			u_9d98 &lt;= #1.0 ( 8'b0 );
17400      1/1          		else if ( HdrCe_0 )
17401      1/1          			u_9d98 &lt;= #1.0 ( Rx_Data [48:41] );
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_87025_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1373.html#inst_tag_87025" >config_ss_tb.DUT.flexnoc.FCB_apb_s0_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17258
 EXPRESSION (HdrCe_0 ? u_3393 : u_a43)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17338
 EXPRESSION (ObsStrm ? ((HdrReg1_Addr | {25'b0, ObsStrmAddrLsb})) : (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17338
 SUB-EXPRESSION (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_87025_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1373.html#inst_tag_87025" >config_ss_tb.DUT.flexnoc.FCB_apb_s0_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">16</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">784</td>
<td class="rt">158</td>
<td class="rt">20.15 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">88</td>
<td class="rt">22.45 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">70</td>
<td class="rt">17.86 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">32</td>
<td class="rt">16</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">784</td>
<td class="rt">158</td>
<td class="rt">20.15 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">88</td>
<td class="rt">22.45 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">70</td>
<td class="rt">17.86 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ObsTx_Data[14:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[18:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[43:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[46:44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[55:47]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[66:59]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[68:67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[71:69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[72]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[75:73]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ObsTx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[16:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[17]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[25:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[34:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[37:35]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[55:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[79:56]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[82:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[87:83]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[89:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[102:95]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[104:103]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107:105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[108]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111:109]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[5:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[30:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Fwd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[6:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[8:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[10:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[13:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[16:15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[16:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[17]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[25:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[34:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[37:35]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[50:38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[55:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[79:56]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[82:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[87:83]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[89:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[102:95]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[104:103]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[107:105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[108]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[111:109]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_87025_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1373.html#inst_tag_87025" >config_ss_tb.DUT.flexnoc.FCB_apb_s0_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">32</td>
<td class="rt">27</td>
<td class="rt">84.38 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">17258</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">17338</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17284</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17350</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17355</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17360</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17365</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17370</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17375</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17393</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17398</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17258      	assign StatusReg = HdrCe_0 ? u_3393 : u_a43;
           	                           <font color = "green">-1-</font>  
           	                           <font color = "green">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17338      	assign HdrReg_Addr =
           	                    
17339      		ObsStrm ?
           		        <font color = "red">-1-</font>  
           		        <font color = "red">==></font>  
17340      				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
           				                                         
17341      			:	( u_b5be ? HdrReg1_Addr & ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
           			 	         <font color = "red">-2-</font>  
           			 	         <font color = "red">==></font>  
           			 	         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17284      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17285      			u_a43 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
17286      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17287      			u_a43 <= #1.0 ( u_3393 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17350      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17351      			u_7c15 <= #1.0 ( 17'b0 );
           <font color = "green">			==></font>
17352      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17353      			u_7c15 <= #1.0 ( Rx_Data [110:94] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17355      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17356      			u_ad40 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
17357      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17358      			u_ad40 <= #1.0 ( Rx_Data [93:90] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17360      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17361      			u_c280 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17362      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17363      			u_c280 <= #1.0 ( Rx_Data [87:81] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17365      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17366      			u_5057 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17367      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17368      			u_5057 <= #1.0 ( Rx_Data [80:49] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17370      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17371      			PreDataWord_0 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17372      		else if ( PreDataCe_0 )
           		     <font color = "red">-2-</font>  
17373      			PreDataWord_0 <= #1.0 ( Payload );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17375      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17376      			ObsStrmAddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17377      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
17378      			ObsStrmAddrLsb <= #1.0 ( PreStrmAddrLsb );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17393      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17394      			ObsStrm <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
17395      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
17396      			ObsStrm <= #1.0 ( OnGoingStrm );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17398      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17399      			u_9d98 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
17400      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17401      			u_9d98 <= #1.0 ( Rx_Data [48:41] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_87014'>
<a name="inst_tag_87014_Line"></a>
<b>Line Coverage for Instance : <a href="mod1373.html#inst_tag_87014" >config_ss_tb.DUT.flexnoc.fpga_ahb_s0_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>36</td><td>35</td><td>97.22</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17284</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17350</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17355</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17360</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17365</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>17370</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17375</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17393</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17398</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
17283                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17284      1/1          		if ( ! Sys_Clk_RstN )
17285      1/1          			u_a43 &lt;= #1.0 ( 2'b0 );
17286      1/1          		else if ( HdrCe_0 )
17287      1/1          			u_a43 &lt;= #1.0 ( u_3393 );
                        MISSING_ELSE
17288                   	rsnoc_z_T_C_S_C_L_R_Fsm_afdb4f9b FsmCurState(
17289                   		.Clk( Sys_Clk )
17290                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17291                   	,	.Clk_En( Sys_Clk_En )
17292                   	,	.Clk_EnS( Sys_Clk_EnS )
17293                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17294                   	,	.Clk_RstN( Sys_Clk_RstN )
17295                   	,	.Clk_Tm( Sys_Clk_Tm )
17296                   	,	.Conditions_ERR_HDR( u_103_ERR_HDR )
17297                   	,	.Conditions_ERR_IDLE( u_103_ERR_IDLE )
17298                   	,	.Conditions_HDR_ERR( u_103_HDR_ERR )
17299                   	,	.Conditions_HDR_IDLE( u_103_HDR_IDLE )
17300                   	,	.Conditions_IDLE_ERR( u_103_IDLE_ERR )
17301                   	,	.Conditions_IDLE_HDR( u_103_IDLE_HDR )
17302                   	,	.CurState( u_bdb6 )
17303                   	,	.NextState( u_b9ec )
17304                   	);
17305                   	assign CurState = u_bdb6;
17306                   	assign Sm_IDLE = CurState == 2'b00;
17307                   	assign Sm_ERR = CurState == 2'b10;
17308                   	assign SampleHdr = Rx_Head &amp; ( Sm_IDLE | Sm_ERR &amp; ( ObsLcl_Rdy | ~ SecurityFilter_Fwd ) );
17309                   	assign HdrSel_0 = SampleHdr;
17310                   	assign HdrCe_0 = HdrSel_0 &amp; Rx_Vld &amp; Rx_Rdy;
17311                   	assign HdrReg1_RouteId = u_7c15;
17312                   	assign HdrReg_RouteId = HdrReg1_RouteId;
17313                   	assign HdrReg1_Opc = u_ad40;
17314                   	assign HdrReg_Opc = HdrReg1_Opc;
17315                   	assign HdrReg1_Len1 = u_c280;
17316                   	assign HdrReg_Len1 = HdrReg1_Len1;
17317                   	assign HdrReg1_Addr = u_5057;
17318                   	assign u_b5be = HdrReg1_Opc == 4'b0010 | HdrReg1_Opc == 4'b0011;
17319                   	rsnoc_z_H_R_N_T_U_P_Ps_b163e57e ups( .Be( ) , .Data( Payload ) , .LastWord( ) , .Payload( RxPld ) , .WordErr( ) );
17320                   	assign FirstDataCy = CurIsStrm &amp; Rx_Rdy;
17321                   	assign PreDataCe_0 = FirstDataCy;
17322                   	assign PreDataFld = PreDataWord_0;
17323                   	assign u_3795 = PreDataFld;
17324                   	assign u_828c = u_3795;
17325                   	assign upreStrm_AddrLsb = u_828c [18:12];
17326                   	assign PreStrmAddrLsb = upreStrm_AddrLsb;
17327                   	assign CurIsUnLock = ~ Rx_Data [111] &amp; Rx_Vld &amp; Rx_Head;
17328                   	assign IsPreTypeFldVld = Rx_Vld &amp; Rx_Head;
17329                   	assign RxPld = Rx_Data [37:0];
17330                   	assign u_324d = RxPld [35:0];
17331                   	assign u_2393 = u_324d;
17332                   	assign u_e423 = u_2393 [34:31];
17333                   	assign u_b175 = u_e423;
17334                   	assign IsStrmFld = u_b175 == 4'b1101;
17335                   	assign u_8d44 = Rx_Data [93:90];
17336                   	assign u_ffb1 = Rx_Data [87:81];
17337                   	assign CurIsStrm = IsPreTypeFldVld &amp; IsStrmFld &amp; u_8d44 == 4'b1000 &amp; u_ffb1 == 7'b0000011 &amp; Rx_Data [111];
17338                   	assign HdrReg_Addr =
17339                   		ObsStrm ?
17340                   				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
17341                   			:	( u_b5be ? HdrReg1_Addr &amp; ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
17342                   	assign HdrReg1_User = u_9d98;
17343                   	assign HdrReg_User = HdrReg1_User;
17344                   	assign PktWordErrNone = Rx_Vld &amp; Rx_Rdy &amp; Rx_Head &amp; HasData &amp; WordErr;
17345                   	assign Sm_HDR = CurState == 2'b01;
17346                   	assign HdrReg_Debug = { 4'b0 , WordErrReg };
17347                   	assign ObsLcl_Data = { 1'b0 , HdrReg_RouteId , HdrReg_Opc , 2'b01 , HdrReg_Len1 , HdrReg_Addr , HdrReg_User , HdrReg_Debug };
17348                   	assign ObsTx_Data = { ObsLcl_Data };
17349                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17350      1/1          		if ( ! Sys_Clk_RstN )
17351      1/1          			u_7c15 &lt;= #1.0 ( 17'b0 );
17352      1/1          		else if ( HdrCe_0 )
17353      1/1          			u_7c15 &lt;= #1.0 ( Rx_Data [110:94] );
                        MISSING_ELSE
17354                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17355      1/1          		if ( ! Sys_Clk_RstN )
17356      1/1          			u_ad40 &lt;= #1.0 ( 4'b0 );
17357      1/1          		else if ( HdrCe_0 )
17358      1/1          			u_ad40 &lt;= #1.0 ( Rx_Data [93:90] );
                        MISSING_ELSE
17359                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17360      1/1          		if ( ! Sys_Clk_RstN )
17361      1/1          			u_c280 &lt;= #1.0 ( 7'b0 );
17362      1/1          		else if ( HdrCe_0 )
17363      1/1          			u_c280 &lt;= #1.0 ( Rx_Data [87:81] );
                        MISSING_ELSE
17364                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17365      1/1          		if ( ! Sys_Clk_RstN )
17366      1/1          			u_5057 &lt;= #1.0 ( 32'b0 );
17367      1/1          		else if ( HdrCe_0 )
17368      1/1          			u_5057 &lt;= #1.0 ( Rx_Data [80:49] );
                        MISSING_ELSE
17369                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17370      1/1          		if ( ! Sys_Clk_RstN )
17371      1/1          			PreDataWord_0 &lt;= #1.0 ( 32'b0 );
17372      1/1          		else if ( PreDataCe_0 )
17373      <font color = "red">0/1     ==>  			PreDataWord_0 &lt;= #1.0 ( Payload );</font>
                        MISSING_ELSE
17374                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17375      1/1          		if ( ! Sys_Clk_RstN )
17376      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( 7'b0 );
17377      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17378      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( PreStrmAddrLsb );
                   <font color = "red">==>  MISSING_ELSE</font>
17379                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
17380                   		.Clk( Sys_Clk )
17381                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17382                   	,	.Clk_En( Sys_Clk_En )
17383                   	,	.Clk_EnS( Sys_Clk_EnS )
17384                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17385                   	,	.Clk_RstN( Sys_Clk_RstN )
17386                   	,	.Clk_Tm( Sys_Clk_Tm )
17387                   	,	.En( Rx_Vld &amp; Rx_Rdy )
17388                   	,	.O( OnGoingStrm )
17389                   	,	.Reset( CurIsUnLock )
17390                   	,	.Set( CurIsStrm )
17391                   	);
17392                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17393      1/1          		if ( ! Sys_Clk_RstN )
17394      1/1          			ObsStrm &lt;= #1.0 ( 1'b0 );
17395      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17396      1/1          			ObsStrm &lt;= #1.0 ( OnGoingStrm );
                   <font color = "red">==>  MISSING_ELSE</font>
17397                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17398      1/1          		if ( ! Sys_Clk_RstN )
17399      1/1          			u_9d98 &lt;= #1.0 ( 8'b0 );
17400      1/1          		else if ( HdrCe_0 )
17401      1/1          			u_9d98 &lt;= #1.0 ( Rx_Data [48:41] );
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_87014_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1373.html#inst_tag_87014" >config_ss_tb.DUT.flexnoc.fpga_ahb_s0_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17258
 EXPRESSION (HdrCe_0 ? u_3393 : u_a43)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17338
 EXPRESSION (ObsStrm ? ((HdrReg1_Addr | {25'b0, ObsStrmAddrLsb})) : (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17338
 SUB-EXPRESSION (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_87014_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1373.html#inst_tag_87014" >config_ss_tb.DUT.flexnoc.fpga_ahb_s0_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">16</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">784</td>
<td class="rt">211</td>
<td class="rt">26.91 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">135</td>
<td class="rt">34.44 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">76</td>
<td class="rt">19.39 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">32</td>
<td class="rt">16</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">784</td>
<td class="rt">211</td>
<td class="rt">26.91 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">135</td>
<td class="rt">34.44 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">76</td>
<td class="rt">19.39 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ObsTx_Data[14:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[18:15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[23:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[26:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[30:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[36:31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[37]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[40:38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[46:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[55:47]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[56]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[61:58]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[62]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[65:64]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[66]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[69:68]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[72:71]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[75:73]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ObsTx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[36:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[54:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[59:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[60]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[62:61]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[66:63]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[72:67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[73]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[76:74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[82:77]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[87:83]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[91:89]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[97:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[99]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[102]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[105:104]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[108:107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111:109]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[5:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[10:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[13:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[17:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[23:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[27:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[31:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Fwd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[6:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[7:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[11:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[14:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[16:15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[36:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[50:38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[54:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[59:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[60]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[62:61]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[66:63]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[72:67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[73]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[76:74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[82:77]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[87:83]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[91:89]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[97:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[99]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[102]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[105:104]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[108:107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[111:109]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_87014_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1373.html#inst_tag_87014" >config_ss_tb.DUT.flexnoc.fpga_ahb_s0_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">32</td>
<td class="rt">27</td>
<td class="rt">84.38 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">17258</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">17338</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17284</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17350</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17355</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17360</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17365</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17370</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17375</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17393</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17398</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17258      	assign StatusReg = HdrCe_0 ? u_3393 : u_a43;
           	                           <font color = "green">-1-</font>  
           	                           <font color = "green">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17338      	assign HdrReg_Addr =
           	                    
17339      		ObsStrm ?
           		        <font color = "red">-1-</font>  
           		        <font color = "red">==></font>  
17340      				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
           				                                         
17341      			:	( u_b5be ? HdrReg1_Addr & ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
           			 	         <font color = "red">-2-</font>  
           			 	         <font color = "red">==></font>  
           			 	         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17284      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17285      			u_a43 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
17286      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17287      			u_a43 <= #1.0 ( u_3393 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17350      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17351      			u_7c15 <= #1.0 ( 17'b0 );
           <font color = "green">			==></font>
17352      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17353      			u_7c15 <= #1.0 ( Rx_Data [110:94] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17355      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17356      			u_ad40 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
17357      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17358      			u_ad40 <= #1.0 ( Rx_Data [93:90] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17360      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17361      			u_c280 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17362      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17363      			u_c280 <= #1.0 ( Rx_Data [87:81] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17365      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17366      			u_5057 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17367      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17368      			u_5057 <= #1.0 ( Rx_Data [80:49] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17370      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17371      			PreDataWord_0 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17372      		else if ( PreDataCe_0 )
           		     <font color = "red">-2-</font>  
17373      			PreDataWord_0 <= #1.0 ( Payload );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17375      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17376      			ObsStrmAddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17377      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
17378      			ObsStrmAddrLsb <= #1.0 ( PreStrmAddrLsb );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17393      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17394      			ObsStrm <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
17395      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
17396      			ObsStrm <= #1.0 ( OnGoingStrm );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17398      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17399      			u_9d98 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
17400      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17401      			u_9d98 <= #1.0 ( Rx_Data [48:41] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_87026'>
<a name="inst_tag_87026_Line"></a>
<b>Line Coverage for Instance : <a href="mod1373.html#inst_tag_87026" >config_ss_tb.DUT.flexnoc.SCU_Multi_APB_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>36</td><td>35</td><td>97.22</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17284</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17350</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17355</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17360</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17365</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>17370</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17375</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17393</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17398</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
17283                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17284      1/1          		if ( ! Sys_Clk_RstN )
17285      1/1          			u_a43 &lt;= #1.0 ( 2'b0 );
17286      1/1          		else if ( HdrCe_0 )
17287      1/1          			u_a43 &lt;= #1.0 ( u_3393 );
                        MISSING_ELSE
17288                   	rsnoc_z_T_C_S_C_L_R_Fsm_afdb4f9b FsmCurState(
17289                   		.Clk( Sys_Clk )
17290                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17291                   	,	.Clk_En( Sys_Clk_En )
17292                   	,	.Clk_EnS( Sys_Clk_EnS )
17293                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17294                   	,	.Clk_RstN( Sys_Clk_RstN )
17295                   	,	.Clk_Tm( Sys_Clk_Tm )
17296                   	,	.Conditions_ERR_HDR( u_103_ERR_HDR )
17297                   	,	.Conditions_ERR_IDLE( u_103_ERR_IDLE )
17298                   	,	.Conditions_HDR_ERR( u_103_HDR_ERR )
17299                   	,	.Conditions_HDR_IDLE( u_103_HDR_IDLE )
17300                   	,	.Conditions_IDLE_ERR( u_103_IDLE_ERR )
17301                   	,	.Conditions_IDLE_HDR( u_103_IDLE_HDR )
17302                   	,	.CurState( u_bdb6 )
17303                   	,	.NextState( u_b9ec )
17304                   	);
17305                   	assign CurState = u_bdb6;
17306                   	assign Sm_IDLE = CurState == 2'b00;
17307                   	assign Sm_ERR = CurState == 2'b10;
17308                   	assign SampleHdr = Rx_Head &amp; ( Sm_IDLE | Sm_ERR &amp; ( ObsLcl_Rdy | ~ SecurityFilter_Fwd ) );
17309                   	assign HdrSel_0 = SampleHdr;
17310                   	assign HdrCe_0 = HdrSel_0 &amp; Rx_Vld &amp; Rx_Rdy;
17311                   	assign HdrReg1_RouteId = u_7c15;
17312                   	assign HdrReg_RouteId = HdrReg1_RouteId;
17313                   	assign HdrReg1_Opc = u_ad40;
17314                   	assign HdrReg_Opc = HdrReg1_Opc;
17315                   	assign HdrReg1_Len1 = u_c280;
17316                   	assign HdrReg_Len1 = HdrReg1_Len1;
17317                   	assign HdrReg1_Addr = u_5057;
17318                   	assign u_b5be = HdrReg1_Opc == 4'b0010 | HdrReg1_Opc == 4'b0011;
17319                   	rsnoc_z_H_R_N_T_U_P_Ps_b163e57e ups( .Be( ) , .Data( Payload ) , .LastWord( ) , .Payload( RxPld ) , .WordErr( ) );
17320                   	assign FirstDataCy = CurIsStrm &amp; Rx_Rdy;
17321                   	assign PreDataCe_0 = FirstDataCy;
17322                   	assign PreDataFld = PreDataWord_0;
17323                   	assign u_3795 = PreDataFld;
17324                   	assign u_828c = u_3795;
17325                   	assign upreStrm_AddrLsb = u_828c [18:12];
17326                   	assign PreStrmAddrLsb = upreStrm_AddrLsb;
17327                   	assign CurIsUnLock = ~ Rx_Data [111] &amp; Rx_Vld &amp; Rx_Head;
17328                   	assign IsPreTypeFldVld = Rx_Vld &amp; Rx_Head;
17329                   	assign RxPld = Rx_Data [37:0];
17330                   	assign u_324d = RxPld [35:0];
17331                   	assign u_2393 = u_324d;
17332                   	assign u_e423 = u_2393 [34:31];
17333                   	assign u_b175 = u_e423;
17334                   	assign IsStrmFld = u_b175 == 4'b1101;
17335                   	assign u_8d44 = Rx_Data [93:90];
17336                   	assign u_ffb1 = Rx_Data [87:81];
17337                   	assign CurIsStrm = IsPreTypeFldVld &amp; IsStrmFld &amp; u_8d44 == 4'b1000 &amp; u_ffb1 == 7'b0000011 &amp; Rx_Data [111];
17338                   	assign HdrReg_Addr =
17339                   		ObsStrm ?
17340                   				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
17341                   			:	( u_b5be ? HdrReg1_Addr &amp; ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
17342                   	assign HdrReg1_User = u_9d98;
17343                   	assign HdrReg_User = HdrReg1_User;
17344                   	assign PktWordErrNone = Rx_Vld &amp; Rx_Rdy &amp; Rx_Head &amp; HasData &amp; WordErr;
17345                   	assign Sm_HDR = CurState == 2'b01;
17346                   	assign HdrReg_Debug = { 4'b0 , WordErrReg };
17347                   	assign ObsLcl_Data = { 1'b0 , HdrReg_RouteId , HdrReg_Opc , 2'b01 , HdrReg_Len1 , HdrReg_Addr , HdrReg_User , HdrReg_Debug };
17348                   	assign ObsTx_Data = { ObsLcl_Data };
17349                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17350      1/1          		if ( ! Sys_Clk_RstN )
17351      1/1          			u_7c15 &lt;= #1.0 ( 17'b0 );
17352      1/1          		else if ( HdrCe_0 )
17353      1/1          			u_7c15 &lt;= #1.0 ( Rx_Data [110:94] );
                        MISSING_ELSE
17354                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17355      1/1          		if ( ! Sys_Clk_RstN )
17356      1/1          			u_ad40 &lt;= #1.0 ( 4'b0 );
17357      1/1          		else if ( HdrCe_0 )
17358      1/1          			u_ad40 &lt;= #1.0 ( Rx_Data [93:90] );
                        MISSING_ELSE
17359                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17360      1/1          		if ( ! Sys_Clk_RstN )
17361      1/1          			u_c280 &lt;= #1.0 ( 7'b0 );
17362      1/1          		else if ( HdrCe_0 )
17363      1/1          			u_c280 &lt;= #1.0 ( Rx_Data [87:81] );
                        MISSING_ELSE
17364                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17365      1/1          		if ( ! Sys_Clk_RstN )
17366      1/1          			u_5057 &lt;= #1.0 ( 32'b0 );
17367      1/1          		else if ( HdrCe_0 )
17368      1/1          			u_5057 &lt;= #1.0 ( Rx_Data [80:49] );
                        MISSING_ELSE
17369                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17370      1/1          		if ( ! Sys_Clk_RstN )
17371      1/1          			PreDataWord_0 &lt;= #1.0 ( 32'b0 );
17372      1/1          		else if ( PreDataCe_0 )
17373      <font color = "red">0/1     ==>  			PreDataWord_0 &lt;= #1.0 ( Payload );</font>
                        MISSING_ELSE
17374                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17375      1/1          		if ( ! Sys_Clk_RstN )
17376      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( 7'b0 );
17377      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17378      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( PreStrmAddrLsb );
                   <font color = "red">==>  MISSING_ELSE</font>
17379                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
17380                   		.Clk( Sys_Clk )
17381                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17382                   	,	.Clk_En( Sys_Clk_En )
17383                   	,	.Clk_EnS( Sys_Clk_EnS )
17384                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17385                   	,	.Clk_RstN( Sys_Clk_RstN )
17386                   	,	.Clk_Tm( Sys_Clk_Tm )
17387                   	,	.En( Rx_Vld &amp; Rx_Rdy )
17388                   	,	.O( OnGoingStrm )
17389                   	,	.Reset( CurIsUnLock )
17390                   	,	.Set( CurIsStrm )
17391                   	);
17392                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17393      1/1          		if ( ! Sys_Clk_RstN )
17394      1/1          			ObsStrm &lt;= #1.0 ( 1'b0 );
17395      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17396      1/1          			ObsStrm &lt;= #1.0 ( OnGoingStrm );
                   <font color = "red">==>  MISSING_ELSE</font>
17397                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17398      1/1          		if ( ! Sys_Clk_RstN )
17399      1/1          			u_9d98 &lt;= #1.0 ( 8'b0 );
17400      1/1          		else if ( HdrCe_0 )
17401      1/1          			u_9d98 &lt;= #1.0 ( Rx_Data [48:41] );
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_87026_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1373.html#inst_tag_87026" >config_ss_tb.DUT.flexnoc.SCU_Multi_APB_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17258
 EXPRESSION (HdrCe_0 ? u_3393 : u_a43)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17338
 EXPRESSION (ObsStrm ? ((HdrReg1_Addr | {25'b0, ObsStrmAddrLsb})) : (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17338
 SUB-EXPRESSION (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_87026_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1373.html#inst_tag_87026" >config_ss_tb.DUT.flexnoc.SCU_Multi_APB_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">12</td>
<td class="rt">37.50 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">784</td>
<td class="rt">268</td>
<td class="rt">34.18 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">140</td>
<td class="rt">35.71 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">128</td>
<td class="rt">32.65 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">32</td>
<td class="rt">12</td>
<td class="rt">37.50 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">784</td>
<td class="rt">268</td>
<td class="rt">34.18 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">140</td>
<td class="rt">35.71 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">128</td>
<td class="rt">32.65 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ObsTx_Data[14:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[20:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[43:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[46:44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[47]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[55:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[62:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[64:63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[66]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[68]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[71:69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[72]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[75:73]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ObsTx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[7:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[16:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[20:17]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[22:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[25:24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[35:26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[83:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[88:84]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[102:101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[104]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107:105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[108]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111:109]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[7:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[30:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Fwd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[6:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[13:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[16:15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[7:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[16:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[20:17]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[22:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[25:24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[35:26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[83:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[88:84]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[102:101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[104]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[107:105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[108]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[111:109]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_87026_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1373.html#inst_tag_87026" >config_ss_tb.DUT.flexnoc.SCU_Multi_APB_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">32</td>
<td class="rt">27</td>
<td class="rt">84.38 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">17258</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">17338</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17284</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17350</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17355</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17360</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17365</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17370</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17375</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17393</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17398</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17258      	assign StatusReg = HdrCe_0 ? u_3393 : u_a43;
           	                           <font color = "green">-1-</font>  
           	                           <font color = "green">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17338      	assign HdrReg_Addr =
           	                    
17339      		ObsStrm ?
           		        <font color = "red">-1-</font>  
           		        <font color = "red">==></font>  
17340      				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
           				                                         
17341      			:	( u_b5be ? HdrReg1_Addr & ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
           			 	         <font color = "red">-2-</font>  
           			 	         <font color = "red">==></font>  
           			 	         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17284      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17285      			u_a43 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
17286      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17287      			u_a43 <= #1.0 ( u_3393 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17350      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17351      			u_7c15 <= #1.0 ( 17'b0 );
           <font color = "green">			==></font>
17352      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17353      			u_7c15 <= #1.0 ( Rx_Data [110:94] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17355      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17356      			u_ad40 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
17357      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17358      			u_ad40 <= #1.0 ( Rx_Data [93:90] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17360      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17361      			u_c280 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17362      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17363      			u_c280 <= #1.0 ( Rx_Data [87:81] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17365      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17366      			u_5057 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17367      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17368      			u_5057 <= #1.0 ( Rx_Data [80:49] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17370      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17371      			PreDataWord_0 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17372      		else if ( PreDataCe_0 )
           		     <font color = "red">-2-</font>  
17373      			PreDataWord_0 <= #1.0 ( Payload );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17375      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17376      			ObsStrmAddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17377      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
17378      			ObsStrmAddrLsb <= #1.0 ( PreStrmAddrLsb );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17393      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17394      			ObsStrm <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
17395      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
17396      			ObsStrm <= #1.0 ( OnGoingStrm );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17398      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17399      			u_9d98 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
17400      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17401      			u_9d98 <= #1.0 ( Rx_Data [48:41] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_87020'>
<a name="inst_tag_87020_Line"></a>
<b>Line Coverage for Instance : <a href="mod1373.html#inst_tag_87020" >config_ss_tb.DUT.flexnoc.SPI_ahb_s0_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>36</td><td>35</td><td>97.22</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17284</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17350</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17355</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17360</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17365</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>17370</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17375</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17393</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17398</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
17283                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17284      1/1          		if ( ! Sys_Clk_RstN )
17285      1/1          			u_a43 &lt;= #1.0 ( 2'b0 );
17286      1/1          		else if ( HdrCe_0 )
17287      1/1          			u_a43 &lt;= #1.0 ( u_3393 );
                        MISSING_ELSE
17288                   	rsnoc_z_T_C_S_C_L_R_Fsm_afdb4f9b FsmCurState(
17289                   		.Clk( Sys_Clk )
17290                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17291                   	,	.Clk_En( Sys_Clk_En )
17292                   	,	.Clk_EnS( Sys_Clk_EnS )
17293                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17294                   	,	.Clk_RstN( Sys_Clk_RstN )
17295                   	,	.Clk_Tm( Sys_Clk_Tm )
17296                   	,	.Conditions_ERR_HDR( u_103_ERR_HDR )
17297                   	,	.Conditions_ERR_IDLE( u_103_ERR_IDLE )
17298                   	,	.Conditions_HDR_ERR( u_103_HDR_ERR )
17299                   	,	.Conditions_HDR_IDLE( u_103_HDR_IDLE )
17300                   	,	.Conditions_IDLE_ERR( u_103_IDLE_ERR )
17301                   	,	.Conditions_IDLE_HDR( u_103_IDLE_HDR )
17302                   	,	.CurState( u_bdb6 )
17303                   	,	.NextState( u_b9ec )
17304                   	);
17305                   	assign CurState = u_bdb6;
17306                   	assign Sm_IDLE = CurState == 2'b00;
17307                   	assign Sm_ERR = CurState == 2'b10;
17308                   	assign SampleHdr = Rx_Head &amp; ( Sm_IDLE | Sm_ERR &amp; ( ObsLcl_Rdy | ~ SecurityFilter_Fwd ) );
17309                   	assign HdrSel_0 = SampleHdr;
17310                   	assign HdrCe_0 = HdrSel_0 &amp; Rx_Vld &amp; Rx_Rdy;
17311                   	assign HdrReg1_RouteId = u_7c15;
17312                   	assign HdrReg_RouteId = HdrReg1_RouteId;
17313                   	assign HdrReg1_Opc = u_ad40;
17314                   	assign HdrReg_Opc = HdrReg1_Opc;
17315                   	assign HdrReg1_Len1 = u_c280;
17316                   	assign HdrReg_Len1 = HdrReg1_Len1;
17317                   	assign HdrReg1_Addr = u_5057;
17318                   	assign u_b5be = HdrReg1_Opc == 4'b0010 | HdrReg1_Opc == 4'b0011;
17319                   	rsnoc_z_H_R_N_T_U_P_Ps_b163e57e ups( .Be( ) , .Data( Payload ) , .LastWord( ) , .Payload( RxPld ) , .WordErr( ) );
17320                   	assign FirstDataCy = CurIsStrm &amp; Rx_Rdy;
17321                   	assign PreDataCe_0 = FirstDataCy;
17322                   	assign PreDataFld = PreDataWord_0;
17323                   	assign u_3795 = PreDataFld;
17324                   	assign u_828c = u_3795;
17325                   	assign upreStrm_AddrLsb = u_828c [18:12];
17326                   	assign PreStrmAddrLsb = upreStrm_AddrLsb;
17327                   	assign CurIsUnLock = ~ Rx_Data [111] &amp; Rx_Vld &amp; Rx_Head;
17328                   	assign IsPreTypeFldVld = Rx_Vld &amp; Rx_Head;
17329                   	assign RxPld = Rx_Data [37:0];
17330                   	assign u_324d = RxPld [35:0];
17331                   	assign u_2393 = u_324d;
17332                   	assign u_e423 = u_2393 [34:31];
17333                   	assign u_b175 = u_e423;
17334                   	assign IsStrmFld = u_b175 == 4'b1101;
17335                   	assign u_8d44 = Rx_Data [93:90];
17336                   	assign u_ffb1 = Rx_Data [87:81];
17337                   	assign CurIsStrm = IsPreTypeFldVld &amp; IsStrmFld &amp; u_8d44 == 4'b1000 &amp; u_ffb1 == 7'b0000011 &amp; Rx_Data [111];
17338                   	assign HdrReg_Addr =
17339                   		ObsStrm ?
17340                   				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
17341                   			:	( u_b5be ? HdrReg1_Addr &amp; ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
17342                   	assign HdrReg1_User = u_9d98;
17343                   	assign HdrReg_User = HdrReg1_User;
17344                   	assign PktWordErrNone = Rx_Vld &amp; Rx_Rdy &amp; Rx_Head &amp; HasData &amp; WordErr;
17345                   	assign Sm_HDR = CurState == 2'b01;
17346                   	assign HdrReg_Debug = { 4'b0 , WordErrReg };
17347                   	assign ObsLcl_Data = { 1'b0 , HdrReg_RouteId , HdrReg_Opc , 2'b01 , HdrReg_Len1 , HdrReg_Addr , HdrReg_User , HdrReg_Debug };
17348                   	assign ObsTx_Data = { ObsLcl_Data };
17349                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17350      1/1          		if ( ! Sys_Clk_RstN )
17351      1/1          			u_7c15 &lt;= #1.0 ( 17'b0 );
17352      1/1          		else if ( HdrCe_0 )
17353      1/1          			u_7c15 &lt;= #1.0 ( Rx_Data [110:94] );
                        MISSING_ELSE
17354                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17355      1/1          		if ( ! Sys_Clk_RstN )
17356      1/1          			u_ad40 &lt;= #1.0 ( 4'b0 );
17357      1/1          		else if ( HdrCe_0 )
17358      1/1          			u_ad40 &lt;= #1.0 ( Rx_Data [93:90] );
                        MISSING_ELSE
17359                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17360      1/1          		if ( ! Sys_Clk_RstN )
17361      1/1          			u_c280 &lt;= #1.0 ( 7'b0 );
17362      1/1          		else if ( HdrCe_0 )
17363      1/1          			u_c280 &lt;= #1.0 ( Rx_Data [87:81] );
                        MISSING_ELSE
17364                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17365      1/1          		if ( ! Sys_Clk_RstN )
17366      1/1          			u_5057 &lt;= #1.0 ( 32'b0 );
17367      1/1          		else if ( HdrCe_0 )
17368      1/1          			u_5057 &lt;= #1.0 ( Rx_Data [80:49] );
                        MISSING_ELSE
17369                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17370      1/1          		if ( ! Sys_Clk_RstN )
17371      1/1          			PreDataWord_0 &lt;= #1.0 ( 32'b0 );
17372      1/1          		else if ( PreDataCe_0 )
17373      <font color = "red">0/1     ==>  			PreDataWord_0 &lt;= #1.0 ( Payload );</font>
                        MISSING_ELSE
17374                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17375      1/1          		if ( ! Sys_Clk_RstN )
17376      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( 7'b0 );
17377      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17378      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( PreStrmAddrLsb );
                   <font color = "red">==>  MISSING_ELSE</font>
17379                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
17380                   		.Clk( Sys_Clk )
17381                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17382                   	,	.Clk_En( Sys_Clk_En )
17383                   	,	.Clk_EnS( Sys_Clk_EnS )
17384                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17385                   	,	.Clk_RstN( Sys_Clk_RstN )
17386                   	,	.Clk_Tm( Sys_Clk_Tm )
17387                   	,	.En( Rx_Vld &amp; Rx_Rdy )
17388                   	,	.O( OnGoingStrm )
17389                   	,	.Reset( CurIsUnLock )
17390                   	,	.Set( CurIsStrm )
17391                   	);
17392                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17393      1/1          		if ( ! Sys_Clk_RstN )
17394      1/1          			ObsStrm &lt;= #1.0 ( 1'b0 );
17395      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17396      1/1          			ObsStrm &lt;= #1.0 ( OnGoingStrm );
                   <font color = "red">==>  MISSING_ELSE</font>
17397                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17398      1/1          		if ( ! Sys_Clk_RstN )
17399      1/1          			u_9d98 &lt;= #1.0 ( 8'b0 );
17400      1/1          		else if ( HdrCe_0 )
17401      1/1          			u_9d98 &lt;= #1.0 ( Rx_Data [48:41] );
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_87020_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1373.html#inst_tag_87020" >config_ss_tb.DUT.flexnoc.SPI_ahb_s0_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17258
 EXPRESSION (HdrCe_0 ? u_3393 : u_a43)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17338
 EXPRESSION (ObsStrm ? ((HdrReg1_Addr | {25'b0, ObsStrmAddrLsb})) : (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17338
 SUB-EXPRESSION (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_87020_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1373.html#inst_tag_87020" >config_ss_tb.DUT.flexnoc.SPI_ahb_s0_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">12</td>
<td class="rt">37.50 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">784</td>
<td class="rt">328</td>
<td class="rt">41.84 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">172</td>
<td class="rt">43.88 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">156</td>
<td class="rt">39.80 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">32</td>
<td class="rt">12</td>
<td class="rt">37.50 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">784</td>
<td class="rt">328</td>
<td class="rt">41.84 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">172</td>
<td class="rt">43.88 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">156</td>
<td class="rt">39.80 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ObsTx_Data[14:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[19:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[43:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[46:44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[47]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[55:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[62:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[65:63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[68:66]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[71:69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[72]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[75:73]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ObsTx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[55:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[79:56]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[83:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[88:84]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[101:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[104:102]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107:105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[108]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111:109]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[6:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[30:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Fwd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[6:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[10:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[13:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[16:15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[55:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[79:56]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[83:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[88:84]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[101:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[104:102]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[107:105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[108]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[111:109]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_87020_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1373.html#inst_tag_87020" >config_ss_tb.DUT.flexnoc.SPI_ahb_s0_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">32</td>
<td class="rt">27</td>
<td class="rt">84.38 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">17258</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">17338</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17284</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17350</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17355</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17360</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17365</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17370</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17375</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17393</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17398</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17258      	assign StatusReg = HdrCe_0 ? u_3393 : u_a43;
           	                           <font color = "green">-1-</font>  
           	                           <font color = "green">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17338      	assign HdrReg_Addr =
           	                    
17339      		ObsStrm ?
           		        <font color = "red">-1-</font>  
           		        <font color = "red">==></font>  
17340      				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
           				                                         
17341      			:	( u_b5be ? HdrReg1_Addr & ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
           			 	         <font color = "red">-2-</font>  
           			 	         <font color = "red">==></font>  
           			 	         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17284      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17285      			u_a43 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
17286      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17287      			u_a43 <= #1.0 ( u_3393 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17350      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17351      			u_7c15 <= #1.0 ( 17'b0 );
           <font color = "green">			==></font>
17352      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17353      			u_7c15 <= #1.0 ( Rx_Data [110:94] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17355      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17356      			u_ad40 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
17357      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17358      			u_ad40 <= #1.0 ( Rx_Data [93:90] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17360      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17361      			u_c280 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17362      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17363      			u_c280 <= #1.0 ( Rx_Data [87:81] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17365      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17366      			u_5057 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17367      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17368      			u_5057 <= #1.0 ( Rx_Data [80:49] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17370      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17371      			PreDataWord_0 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17372      		else if ( PreDataCe_0 )
           		     <font color = "red">-2-</font>  
17373      			PreDataWord_0 <= #1.0 ( Payload );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17375      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17376      			ObsStrmAddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17377      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
17378      			ObsStrmAddrLsb <= #1.0 ( PreStrmAddrLsb );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17393      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17394      			ObsStrm <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
17395      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
17396      			ObsStrm <= #1.0 ( OnGoingStrm );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17398      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17399      			u_9d98 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
17400      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17401      			u_9d98 <= #1.0 ( Rx_Data [48:41] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_87018'>
<a name="inst_tag_87018_Line"></a>
<b>Line Coverage for Instance : <a href="mod1373.html#inst_tag_87018" >config_ss_tb.DUT.flexnoc.DMA_apb_s0_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>36</td><td>35</td><td>97.22</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17284</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17350</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17355</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17360</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17365</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>17370</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17375</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17393</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17398</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
17283                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17284      1/1          		if ( ! Sys_Clk_RstN )
17285      1/1          			u_a43 &lt;= #1.0 ( 2'b0 );
17286      1/1          		else if ( HdrCe_0 )
17287      1/1          			u_a43 &lt;= #1.0 ( u_3393 );
                        MISSING_ELSE
17288                   	rsnoc_z_T_C_S_C_L_R_Fsm_afdb4f9b FsmCurState(
17289                   		.Clk( Sys_Clk )
17290                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17291                   	,	.Clk_En( Sys_Clk_En )
17292                   	,	.Clk_EnS( Sys_Clk_EnS )
17293                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17294                   	,	.Clk_RstN( Sys_Clk_RstN )
17295                   	,	.Clk_Tm( Sys_Clk_Tm )
17296                   	,	.Conditions_ERR_HDR( u_103_ERR_HDR )
17297                   	,	.Conditions_ERR_IDLE( u_103_ERR_IDLE )
17298                   	,	.Conditions_HDR_ERR( u_103_HDR_ERR )
17299                   	,	.Conditions_HDR_IDLE( u_103_HDR_IDLE )
17300                   	,	.Conditions_IDLE_ERR( u_103_IDLE_ERR )
17301                   	,	.Conditions_IDLE_HDR( u_103_IDLE_HDR )
17302                   	,	.CurState( u_bdb6 )
17303                   	,	.NextState( u_b9ec )
17304                   	);
17305                   	assign CurState = u_bdb6;
17306                   	assign Sm_IDLE = CurState == 2'b00;
17307                   	assign Sm_ERR = CurState == 2'b10;
17308                   	assign SampleHdr = Rx_Head &amp; ( Sm_IDLE | Sm_ERR &amp; ( ObsLcl_Rdy | ~ SecurityFilter_Fwd ) );
17309                   	assign HdrSel_0 = SampleHdr;
17310                   	assign HdrCe_0 = HdrSel_0 &amp; Rx_Vld &amp; Rx_Rdy;
17311                   	assign HdrReg1_RouteId = u_7c15;
17312                   	assign HdrReg_RouteId = HdrReg1_RouteId;
17313                   	assign HdrReg1_Opc = u_ad40;
17314                   	assign HdrReg_Opc = HdrReg1_Opc;
17315                   	assign HdrReg1_Len1 = u_c280;
17316                   	assign HdrReg_Len1 = HdrReg1_Len1;
17317                   	assign HdrReg1_Addr = u_5057;
17318                   	assign u_b5be = HdrReg1_Opc == 4'b0010 | HdrReg1_Opc == 4'b0011;
17319                   	rsnoc_z_H_R_N_T_U_P_Ps_b163e57e ups( .Be( ) , .Data( Payload ) , .LastWord( ) , .Payload( RxPld ) , .WordErr( ) );
17320                   	assign FirstDataCy = CurIsStrm &amp; Rx_Rdy;
17321                   	assign PreDataCe_0 = FirstDataCy;
17322                   	assign PreDataFld = PreDataWord_0;
17323                   	assign u_3795 = PreDataFld;
17324                   	assign u_828c = u_3795;
17325                   	assign upreStrm_AddrLsb = u_828c [18:12];
17326                   	assign PreStrmAddrLsb = upreStrm_AddrLsb;
17327                   	assign CurIsUnLock = ~ Rx_Data [111] &amp; Rx_Vld &amp; Rx_Head;
17328                   	assign IsPreTypeFldVld = Rx_Vld &amp; Rx_Head;
17329                   	assign RxPld = Rx_Data [37:0];
17330                   	assign u_324d = RxPld [35:0];
17331                   	assign u_2393 = u_324d;
17332                   	assign u_e423 = u_2393 [34:31];
17333                   	assign u_b175 = u_e423;
17334                   	assign IsStrmFld = u_b175 == 4'b1101;
17335                   	assign u_8d44 = Rx_Data [93:90];
17336                   	assign u_ffb1 = Rx_Data [87:81];
17337                   	assign CurIsStrm = IsPreTypeFldVld &amp; IsStrmFld &amp; u_8d44 == 4'b1000 &amp; u_ffb1 == 7'b0000011 &amp; Rx_Data [111];
17338                   	assign HdrReg_Addr =
17339                   		ObsStrm ?
17340                   				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
17341                   			:	( u_b5be ? HdrReg1_Addr &amp; ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
17342                   	assign HdrReg1_User = u_9d98;
17343                   	assign HdrReg_User = HdrReg1_User;
17344                   	assign PktWordErrNone = Rx_Vld &amp; Rx_Rdy &amp; Rx_Head &amp; HasData &amp; WordErr;
17345                   	assign Sm_HDR = CurState == 2'b01;
17346                   	assign HdrReg_Debug = { 4'b0 , WordErrReg };
17347                   	assign ObsLcl_Data = { 1'b0 , HdrReg_RouteId , HdrReg_Opc , 2'b01 , HdrReg_Len1 , HdrReg_Addr , HdrReg_User , HdrReg_Debug };
17348                   	assign ObsTx_Data = { ObsLcl_Data };
17349                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17350      1/1          		if ( ! Sys_Clk_RstN )
17351      1/1          			u_7c15 &lt;= #1.0 ( 17'b0 );
17352      1/1          		else if ( HdrCe_0 )
17353      1/1          			u_7c15 &lt;= #1.0 ( Rx_Data [110:94] );
                        MISSING_ELSE
17354                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17355      1/1          		if ( ! Sys_Clk_RstN )
17356      1/1          			u_ad40 &lt;= #1.0 ( 4'b0 );
17357      1/1          		else if ( HdrCe_0 )
17358      1/1          			u_ad40 &lt;= #1.0 ( Rx_Data [93:90] );
                        MISSING_ELSE
17359                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17360      1/1          		if ( ! Sys_Clk_RstN )
17361      1/1          			u_c280 &lt;= #1.0 ( 7'b0 );
17362      1/1          		else if ( HdrCe_0 )
17363      1/1          			u_c280 &lt;= #1.0 ( Rx_Data [87:81] );
                        MISSING_ELSE
17364                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17365      1/1          		if ( ! Sys_Clk_RstN )
17366      1/1          			u_5057 &lt;= #1.0 ( 32'b0 );
17367      1/1          		else if ( HdrCe_0 )
17368      1/1          			u_5057 &lt;= #1.0 ( Rx_Data [80:49] );
                        MISSING_ELSE
17369                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17370      1/1          		if ( ! Sys_Clk_RstN )
17371      1/1          			PreDataWord_0 &lt;= #1.0 ( 32'b0 );
17372      1/1          		else if ( PreDataCe_0 )
17373      <font color = "red">0/1     ==>  			PreDataWord_0 &lt;= #1.0 ( Payload );</font>
                        MISSING_ELSE
17374                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17375      1/1          		if ( ! Sys_Clk_RstN )
17376      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( 7'b0 );
17377      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17378      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( PreStrmAddrLsb );
                   <font color = "red">==>  MISSING_ELSE</font>
17379                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
17380                   		.Clk( Sys_Clk )
17381                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17382                   	,	.Clk_En( Sys_Clk_En )
17383                   	,	.Clk_EnS( Sys_Clk_EnS )
17384                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17385                   	,	.Clk_RstN( Sys_Clk_RstN )
17386                   	,	.Clk_Tm( Sys_Clk_Tm )
17387                   	,	.En( Rx_Vld &amp; Rx_Rdy )
17388                   	,	.O( OnGoingStrm )
17389                   	,	.Reset( CurIsUnLock )
17390                   	,	.Set( CurIsStrm )
17391                   	);
17392                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17393      1/1          		if ( ! Sys_Clk_RstN )
17394      1/1          			ObsStrm &lt;= #1.0 ( 1'b0 );
17395      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17396      1/1          			ObsStrm &lt;= #1.0 ( OnGoingStrm );
                   <font color = "red">==>  MISSING_ELSE</font>
17397                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17398      1/1          		if ( ! Sys_Clk_RstN )
17399      1/1          			u_9d98 &lt;= #1.0 ( 8'b0 );
17400      1/1          		else if ( HdrCe_0 )
17401      1/1          			u_9d98 &lt;= #1.0 ( Rx_Data [48:41] );
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_87018_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1373.html#inst_tag_87018" >config_ss_tb.DUT.flexnoc.DMA_apb_s0_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17258
 EXPRESSION (HdrCe_0 ? u_3393 : u_a43)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17338
 EXPRESSION (ObsStrm ? ((HdrReg1_Addr | {25'b0, ObsStrmAddrLsb})) : (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17338
 SUB-EXPRESSION (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_87018_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1373.html#inst_tag_87018" >config_ss_tb.DUT.flexnoc.DMA_apb_s0_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">15</td>
<td class="rt">46.88 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">784</td>
<td class="rt">342</td>
<td class="rt">43.62 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">179</td>
<td class="rt">45.66 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">163</td>
<td class="rt">41.58 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">32</td>
<td class="rt">15</td>
<td class="rt">46.88 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">784</td>
<td class="rt">342</td>
<td class="rt">43.62 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">179</td>
<td class="rt">45.66 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">163</td>
<td class="rt">41.58 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ObsTx_Data[14:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[20:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[43:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[46:44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[47]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[55:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[62:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[64:63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[66:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[68]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[71:69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[72]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[75:73]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ObsTx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[83:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[88:84]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[102:101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[104]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107:105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[108]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111:109]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[7:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[30:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Fwd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[6:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[8:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[13:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[16:15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[83:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[88:84]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[102:101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[104]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[107:105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[108]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[111:109]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_87018_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1373.html#inst_tag_87018" >config_ss_tb.DUT.flexnoc.DMA_apb_s0_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">32</td>
<td class="rt">27</td>
<td class="rt">84.38 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">17258</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">17338</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17284</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17350</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17355</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17360</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17365</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17370</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17375</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17393</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17398</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17258      	assign StatusReg = HdrCe_0 ? u_3393 : u_a43;
           	                           <font color = "green">-1-</font>  
           	                           <font color = "green">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17338      	assign HdrReg_Addr =
           	                    
17339      		ObsStrm ?
           		        <font color = "red">-1-</font>  
           		        <font color = "red">==></font>  
17340      				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
           				                                         
17341      			:	( u_b5be ? HdrReg1_Addr & ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
           			 	         <font color = "red">-2-</font>  
           			 	         <font color = "red">==></font>  
           			 	         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17284      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17285      			u_a43 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
17286      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17287      			u_a43 <= #1.0 ( u_3393 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17350      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17351      			u_7c15 <= #1.0 ( 17'b0 );
           <font color = "green">			==></font>
17352      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17353      			u_7c15 <= #1.0 ( Rx_Data [110:94] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17355      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17356      			u_ad40 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
17357      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17358      			u_ad40 <= #1.0 ( Rx_Data [93:90] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17360      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17361      			u_c280 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17362      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17363      			u_c280 <= #1.0 ( Rx_Data [87:81] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17365      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17366      			u_5057 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17367      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17368      			u_5057 <= #1.0 ( Rx_Data [80:49] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17370      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17371      			PreDataWord_0 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17372      		else if ( PreDataCe_0 )
           		     <font color = "red">-2-</font>  
17373      			PreDataWord_0 <= #1.0 ( Payload );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17375      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17376      			ObsStrmAddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17377      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
17378      			ObsStrmAddrLsb <= #1.0 ( PreStrmAddrLsb );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17393      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17394      			ObsStrm <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
17395      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
17396      			ObsStrm <= #1.0 ( OnGoingStrm );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17398      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17399      			u_9d98 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
17400      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17401      			u_9d98 <= #1.0 ( Rx_Data [48:41] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_87016'>
<a name="inst_tag_87016_Line"></a>
<b>Line Coverage for Instance : <a href="mod1373.html#inst_tag_87016" >config_ss_tb.DUT.flexnoc.sram_axi_s2_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>36</td><td>35</td><td>97.22</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17284</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17350</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17355</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17360</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17365</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>17370</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17375</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17393</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17398</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
17283                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17284      1/1          		if ( ! Sys_Clk_RstN )
17285      1/1          			u_a43 &lt;= #1.0 ( 2'b0 );
17286      1/1          		else if ( HdrCe_0 )
17287      1/1          			u_a43 &lt;= #1.0 ( u_3393 );
                        MISSING_ELSE
17288                   	rsnoc_z_T_C_S_C_L_R_Fsm_afdb4f9b FsmCurState(
17289                   		.Clk( Sys_Clk )
17290                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17291                   	,	.Clk_En( Sys_Clk_En )
17292                   	,	.Clk_EnS( Sys_Clk_EnS )
17293                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17294                   	,	.Clk_RstN( Sys_Clk_RstN )
17295                   	,	.Clk_Tm( Sys_Clk_Tm )
17296                   	,	.Conditions_ERR_HDR( u_103_ERR_HDR )
17297                   	,	.Conditions_ERR_IDLE( u_103_ERR_IDLE )
17298                   	,	.Conditions_HDR_ERR( u_103_HDR_ERR )
17299                   	,	.Conditions_HDR_IDLE( u_103_HDR_IDLE )
17300                   	,	.Conditions_IDLE_ERR( u_103_IDLE_ERR )
17301                   	,	.Conditions_IDLE_HDR( u_103_IDLE_HDR )
17302                   	,	.CurState( u_bdb6 )
17303                   	,	.NextState( u_b9ec )
17304                   	);
17305                   	assign CurState = u_bdb6;
17306                   	assign Sm_IDLE = CurState == 2'b00;
17307                   	assign Sm_ERR = CurState == 2'b10;
17308                   	assign SampleHdr = Rx_Head &amp; ( Sm_IDLE | Sm_ERR &amp; ( ObsLcl_Rdy | ~ SecurityFilter_Fwd ) );
17309                   	assign HdrSel_0 = SampleHdr;
17310                   	assign HdrCe_0 = HdrSel_0 &amp; Rx_Vld &amp; Rx_Rdy;
17311                   	assign HdrReg1_RouteId = u_7c15;
17312                   	assign HdrReg_RouteId = HdrReg1_RouteId;
17313                   	assign HdrReg1_Opc = u_ad40;
17314                   	assign HdrReg_Opc = HdrReg1_Opc;
17315                   	assign HdrReg1_Len1 = u_c280;
17316                   	assign HdrReg_Len1 = HdrReg1_Len1;
17317                   	assign HdrReg1_Addr = u_5057;
17318                   	assign u_b5be = HdrReg1_Opc == 4'b0010 | HdrReg1_Opc == 4'b0011;
17319                   	rsnoc_z_H_R_N_T_U_P_Ps_b163e57e ups( .Be( ) , .Data( Payload ) , .LastWord( ) , .Payload( RxPld ) , .WordErr( ) );
17320                   	assign FirstDataCy = CurIsStrm &amp; Rx_Rdy;
17321                   	assign PreDataCe_0 = FirstDataCy;
17322                   	assign PreDataFld = PreDataWord_0;
17323                   	assign u_3795 = PreDataFld;
17324                   	assign u_828c = u_3795;
17325                   	assign upreStrm_AddrLsb = u_828c [18:12];
17326                   	assign PreStrmAddrLsb = upreStrm_AddrLsb;
17327                   	assign CurIsUnLock = ~ Rx_Data [111] &amp; Rx_Vld &amp; Rx_Head;
17328                   	assign IsPreTypeFldVld = Rx_Vld &amp; Rx_Head;
17329                   	assign RxPld = Rx_Data [37:0];
17330                   	assign u_324d = RxPld [35:0];
17331                   	assign u_2393 = u_324d;
17332                   	assign u_e423 = u_2393 [34:31];
17333                   	assign u_b175 = u_e423;
17334                   	assign IsStrmFld = u_b175 == 4'b1101;
17335                   	assign u_8d44 = Rx_Data [93:90];
17336                   	assign u_ffb1 = Rx_Data [87:81];
17337                   	assign CurIsStrm = IsPreTypeFldVld &amp; IsStrmFld &amp; u_8d44 == 4'b1000 &amp; u_ffb1 == 7'b0000011 &amp; Rx_Data [111];
17338                   	assign HdrReg_Addr =
17339                   		ObsStrm ?
17340                   				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
17341                   			:	( u_b5be ? HdrReg1_Addr &amp; ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
17342                   	assign HdrReg1_User = u_9d98;
17343                   	assign HdrReg_User = HdrReg1_User;
17344                   	assign PktWordErrNone = Rx_Vld &amp; Rx_Rdy &amp; Rx_Head &amp; HasData &amp; WordErr;
17345                   	assign Sm_HDR = CurState == 2'b01;
17346                   	assign HdrReg_Debug = { 4'b0 , WordErrReg };
17347                   	assign ObsLcl_Data = { 1'b0 , HdrReg_RouteId , HdrReg_Opc , 2'b01 , HdrReg_Len1 , HdrReg_Addr , HdrReg_User , HdrReg_Debug };
17348                   	assign ObsTx_Data = { ObsLcl_Data };
17349                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17350      1/1          		if ( ! Sys_Clk_RstN )
17351      1/1          			u_7c15 &lt;= #1.0 ( 17'b0 );
17352      1/1          		else if ( HdrCe_0 )
17353      1/1          			u_7c15 &lt;= #1.0 ( Rx_Data [110:94] );
                        MISSING_ELSE
17354                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17355      1/1          		if ( ! Sys_Clk_RstN )
17356      1/1          			u_ad40 &lt;= #1.0 ( 4'b0 );
17357      1/1          		else if ( HdrCe_0 )
17358      1/1          			u_ad40 &lt;= #1.0 ( Rx_Data [93:90] );
                        MISSING_ELSE
17359                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17360      1/1          		if ( ! Sys_Clk_RstN )
17361      1/1          			u_c280 &lt;= #1.0 ( 7'b0 );
17362      1/1          		else if ( HdrCe_0 )
17363      1/1          			u_c280 &lt;= #1.0 ( Rx_Data [87:81] );
                        MISSING_ELSE
17364                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17365      1/1          		if ( ! Sys_Clk_RstN )
17366      1/1          			u_5057 &lt;= #1.0 ( 32'b0 );
17367      1/1          		else if ( HdrCe_0 )
17368      1/1          			u_5057 &lt;= #1.0 ( Rx_Data [80:49] );
                        MISSING_ELSE
17369                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17370      1/1          		if ( ! Sys_Clk_RstN )
17371      1/1          			PreDataWord_0 &lt;= #1.0 ( 32'b0 );
17372      1/1          		else if ( PreDataCe_0 )
17373      <font color = "red">0/1     ==>  			PreDataWord_0 &lt;= #1.0 ( Payload );</font>
                        MISSING_ELSE
17374                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17375      1/1          		if ( ! Sys_Clk_RstN )
17376      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( 7'b0 );
17377      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17378      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( PreStrmAddrLsb );
                   <font color = "red">==>  MISSING_ELSE</font>
17379                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
17380                   		.Clk( Sys_Clk )
17381                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17382                   	,	.Clk_En( Sys_Clk_En )
17383                   	,	.Clk_EnS( Sys_Clk_EnS )
17384                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17385                   	,	.Clk_RstN( Sys_Clk_RstN )
17386                   	,	.Clk_Tm( Sys_Clk_Tm )
17387                   	,	.En( Rx_Vld &amp; Rx_Rdy )
17388                   	,	.O( OnGoingStrm )
17389                   	,	.Reset( CurIsUnLock )
17390                   	,	.Set( CurIsStrm )
17391                   	);
17392                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17393      1/1          		if ( ! Sys_Clk_RstN )
17394      1/1          			ObsStrm &lt;= #1.0 ( 1'b0 );
17395      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17396      1/1          			ObsStrm &lt;= #1.0 ( OnGoingStrm );
                   <font color = "red">==>  MISSING_ELSE</font>
17397                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17398      1/1          		if ( ! Sys_Clk_RstN )
17399      1/1          			u_9d98 &lt;= #1.0 ( 8'b0 );
17400      1/1          		else if ( HdrCe_0 )
17401      1/1          			u_9d98 &lt;= #1.0 ( Rx_Data [48:41] );
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_87016_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1373.html#inst_tag_87016" >config_ss_tb.DUT.flexnoc.sram_axi_s2_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17258
 EXPRESSION (HdrCe_0 ? u_3393 : u_a43)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17338
 EXPRESSION (ObsStrm ? ((HdrReg1_Addr | {25'b0, ObsStrmAddrLsb})) : (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17338
 SUB-EXPRESSION (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_87016_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1373.html#inst_tag_87016" >config_ss_tb.DUT.flexnoc.sram_axi_s2_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">14</td>
<td class="rt">43.75 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">784</td>
<td class="rt">376</td>
<td class="rt">47.96 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">198</td>
<td class="rt">50.51 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">178</td>
<td class="rt">45.41 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">32</td>
<td class="rt">14</td>
<td class="rt">43.75 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">784</td>
<td class="rt">376</td>
<td class="rt">47.96 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">198</td>
<td class="rt">50.51 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">178</td>
<td class="rt">45.41 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ObsTx_Data[14:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[20:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[43:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[46:44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[47]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[55:49]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[62:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[64:63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[69:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[73:71]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[75:74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ObsTx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[84:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[88:85]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[105:101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[109:107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[7:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[30:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Fwd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[6:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[11:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[15:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[84:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[88:85]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[105:101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[109:107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_87016_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1373.html#inst_tag_87016" >config_ss_tb.DUT.flexnoc.sram_axi_s2_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">32</td>
<td class="rt">27</td>
<td class="rt">84.38 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">17258</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">17338</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17284</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17350</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17355</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17360</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17365</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17370</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17375</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17393</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17398</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17258      	assign StatusReg = HdrCe_0 ? u_3393 : u_a43;
           	                           <font color = "green">-1-</font>  
           	                           <font color = "green">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17338      	assign HdrReg_Addr =
           	                    
17339      		ObsStrm ?
           		        <font color = "red">-1-</font>  
           		        <font color = "red">==></font>  
17340      				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
           				                                         
17341      			:	( u_b5be ? HdrReg1_Addr & ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
           			 	         <font color = "red">-2-</font>  
           			 	         <font color = "red">==></font>  
           			 	         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17284      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17285      			u_a43 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
17286      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17287      			u_a43 <= #1.0 ( u_3393 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17350      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17351      			u_7c15 <= #1.0 ( 17'b0 );
           <font color = "green">			==></font>
17352      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17353      			u_7c15 <= #1.0 ( Rx_Data [110:94] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17355      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17356      			u_ad40 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
17357      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17358      			u_ad40 <= #1.0 ( Rx_Data [93:90] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17360      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17361      			u_c280 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17362      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17363      			u_c280 <= #1.0 ( Rx_Data [87:81] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17365      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17366      			u_5057 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17367      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17368      			u_5057 <= #1.0 ( Rx_Data [80:49] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17370      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17371      			PreDataWord_0 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17372      		else if ( PreDataCe_0 )
           		     <font color = "red">-2-</font>  
17373      			PreDataWord_0 <= #1.0 ( Payload );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17375      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17376      			ObsStrmAddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17377      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
17378      			ObsStrmAddrLsb <= #1.0 ( PreStrmAddrLsb );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17393      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17394      			ObsStrm <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
17395      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
17396      			ObsStrm <= #1.0 ( OnGoingStrm );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17398      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17399      			u_9d98 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
17400      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17401      			u_9d98 <= #1.0 ( Rx_Data [48:41] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_87024'>
<a name="inst_tag_87024_Line"></a>
<b>Line Coverage for Instance : <a href="mod1373.html#inst_tag_87024" >config_ss_tb.DUT.flexnoc.sram_axi_s1_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>36</td><td>35</td><td>97.22</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17284</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17350</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17355</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17360</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17365</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>17370</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17375</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17393</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17398</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
17283                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17284      1/1          		if ( ! Sys_Clk_RstN )
17285      1/1          			u_a43 &lt;= #1.0 ( 2'b0 );
17286      1/1          		else if ( HdrCe_0 )
17287      1/1          			u_a43 &lt;= #1.0 ( u_3393 );
                        MISSING_ELSE
17288                   	rsnoc_z_T_C_S_C_L_R_Fsm_afdb4f9b FsmCurState(
17289                   		.Clk( Sys_Clk )
17290                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17291                   	,	.Clk_En( Sys_Clk_En )
17292                   	,	.Clk_EnS( Sys_Clk_EnS )
17293                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17294                   	,	.Clk_RstN( Sys_Clk_RstN )
17295                   	,	.Clk_Tm( Sys_Clk_Tm )
17296                   	,	.Conditions_ERR_HDR( u_103_ERR_HDR )
17297                   	,	.Conditions_ERR_IDLE( u_103_ERR_IDLE )
17298                   	,	.Conditions_HDR_ERR( u_103_HDR_ERR )
17299                   	,	.Conditions_HDR_IDLE( u_103_HDR_IDLE )
17300                   	,	.Conditions_IDLE_ERR( u_103_IDLE_ERR )
17301                   	,	.Conditions_IDLE_HDR( u_103_IDLE_HDR )
17302                   	,	.CurState( u_bdb6 )
17303                   	,	.NextState( u_b9ec )
17304                   	);
17305                   	assign CurState = u_bdb6;
17306                   	assign Sm_IDLE = CurState == 2'b00;
17307                   	assign Sm_ERR = CurState == 2'b10;
17308                   	assign SampleHdr = Rx_Head &amp; ( Sm_IDLE | Sm_ERR &amp; ( ObsLcl_Rdy | ~ SecurityFilter_Fwd ) );
17309                   	assign HdrSel_0 = SampleHdr;
17310                   	assign HdrCe_0 = HdrSel_0 &amp; Rx_Vld &amp; Rx_Rdy;
17311                   	assign HdrReg1_RouteId = u_7c15;
17312                   	assign HdrReg_RouteId = HdrReg1_RouteId;
17313                   	assign HdrReg1_Opc = u_ad40;
17314                   	assign HdrReg_Opc = HdrReg1_Opc;
17315                   	assign HdrReg1_Len1 = u_c280;
17316                   	assign HdrReg_Len1 = HdrReg1_Len1;
17317                   	assign HdrReg1_Addr = u_5057;
17318                   	assign u_b5be = HdrReg1_Opc == 4'b0010 | HdrReg1_Opc == 4'b0011;
17319                   	rsnoc_z_H_R_N_T_U_P_Ps_b163e57e ups( .Be( ) , .Data( Payload ) , .LastWord( ) , .Payload( RxPld ) , .WordErr( ) );
17320                   	assign FirstDataCy = CurIsStrm &amp; Rx_Rdy;
17321                   	assign PreDataCe_0 = FirstDataCy;
17322                   	assign PreDataFld = PreDataWord_0;
17323                   	assign u_3795 = PreDataFld;
17324                   	assign u_828c = u_3795;
17325                   	assign upreStrm_AddrLsb = u_828c [18:12];
17326                   	assign PreStrmAddrLsb = upreStrm_AddrLsb;
17327                   	assign CurIsUnLock = ~ Rx_Data [111] &amp; Rx_Vld &amp; Rx_Head;
17328                   	assign IsPreTypeFldVld = Rx_Vld &amp; Rx_Head;
17329                   	assign RxPld = Rx_Data [37:0];
17330                   	assign u_324d = RxPld [35:0];
17331                   	assign u_2393 = u_324d;
17332                   	assign u_e423 = u_2393 [34:31];
17333                   	assign u_b175 = u_e423;
17334                   	assign IsStrmFld = u_b175 == 4'b1101;
17335                   	assign u_8d44 = Rx_Data [93:90];
17336                   	assign u_ffb1 = Rx_Data [87:81];
17337                   	assign CurIsStrm = IsPreTypeFldVld &amp; IsStrmFld &amp; u_8d44 == 4'b1000 &amp; u_ffb1 == 7'b0000011 &amp; Rx_Data [111];
17338                   	assign HdrReg_Addr =
17339                   		ObsStrm ?
17340                   				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
17341                   			:	( u_b5be ? HdrReg1_Addr &amp; ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
17342                   	assign HdrReg1_User = u_9d98;
17343                   	assign HdrReg_User = HdrReg1_User;
17344                   	assign PktWordErrNone = Rx_Vld &amp; Rx_Rdy &amp; Rx_Head &amp; HasData &amp; WordErr;
17345                   	assign Sm_HDR = CurState == 2'b01;
17346                   	assign HdrReg_Debug = { 4'b0 , WordErrReg };
17347                   	assign ObsLcl_Data = { 1'b0 , HdrReg_RouteId , HdrReg_Opc , 2'b01 , HdrReg_Len1 , HdrReg_Addr , HdrReg_User , HdrReg_Debug };
17348                   	assign ObsTx_Data = { ObsLcl_Data };
17349                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17350      1/1          		if ( ! Sys_Clk_RstN )
17351      1/1          			u_7c15 &lt;= #1.0 ( 17'b0 );
17352      1/1          		else if ( HdrCe_0 )
17353      1/1          			u_7c15 &lt;= #1.0 ( Rx_Data [110:94] );
                        MISSING_ELSE
17354                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17355      1/1          		if ( ! Sys_Clk_RstN )
17356      1/1          			u_ad40 &lt;= #1.0 ( 4'b0 );
17357      1/1          		else if ( HdrCe_0 )
17358      1/1          			u_ad40 &lt;= #1.0 ( Rx_Data [93:90] );
                        MISSING_ELSE
17359                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17360      1/1          		if ( ! Sys_Clk_RstN )
17361      1/1          			u_c280 &lt;= #1.0 ( 7'b0 );
17362      1/1          		else if ( HdrCe_0 )
17363      1/1          			u_c280 &lt;= #1.0 ( Rx_Data [87:81] );
                        MISSING_ELSE
17364                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17365      1/1          		if ( ! Sys_Clk_RstN )
17366      1/1          			u_5057 &lt;= #1.0 ( 32'b0 );
17367      1/1          		else if ( HdrCe_0 )
17368      1/1          			u_5057 &lt;= #1.0 ( Rx_Data [80:49] );
                        MISSING_ELSE
17369                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17370      1/1          		if ( ! Sys_Clk_RstN )
17371      1/1          			PreDataWord_0 &lt;= #1.0 ( 32'b0 );
17372      1/1          		else if ( PreDataCe_0 )
17373      <font color = "red">0/1     ==>  			PreDataWord_0 &lt;= #1.0 ( Payload );</font>
                        MISSING_ELSE
17374                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17375      1/1          		if ( ! Sys_Clk_RstN )
17376      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( 7'b0 );
17377      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17378      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( PreStrmAddrLsb );
                   <font color = "red">==>  MISSING_ELSE</font>
17379                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
17380                   		.Clk( Sys_Clk )
17381                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17382                   	,	.Clk_En( Sys_Clk_En )
17383                   	,	.Clk_EnS( Sys_Clk_EnS )
17384                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17385                   	,	.Clk_RstN( Sys_Clk_RstN )
17386                   	,	.Clk_Tm( Sys_Clk_Tm )
17387                   	,	.En( Rx_Vld &amp; Rx_Rdy )
17388                   	,	.O( OnGoingStrm )
17389                   	,	.Reset( CurIsUnLock )
17390                   	,	.Set( CurIsStrm )
17391                   	);
17392                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17393      1/1          		if ( ! Sys_Clk_RstN )
17394      1/1          			ObsStrm &lt;= #1.0 ( 1'b0 );
17395      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17396      1/1          			ObsStrm &lt;= #1.0 ( OnGoingStrm );
                   <font color = "red">==>  MISSING_ELSE</font>
17397                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17398      1/1          		if ( ! Sys_Clk_RstN )
17399      1/1          			u_9d98 &lt;= #1.0 ( 8'b0 );
17400      1/1          		else if ( HdrCe_0 )
17401      1/1          			u_9d98 &lt;= #1.0 ( Rx_Data [48:41] );
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_87024_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1373.html#inst_tag_87024" >config_ss_tb.DUT.flexnoc.sram_axi_s1_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17258
 EXPRESSION (HdrCe_0 ? u_3393 : u_a43)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17338
 EXPRESSION (ObsStrm ? ((HdrReg1_Addr | {25'b0, ObsStrmAddrLsb})) : (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17338
 SUB-EXPRESSION (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_87024_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1373.html#inst_tag_87024" >config_ss_tb.DUT.flexnoc.sram_axi_s1_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">15</td>
<td class="rt">46.88 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">784</td>
<td class="rt">388</td>
<td class="rt">49.49 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">205</td>
<td class="rt">52.30 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">183</td>
<td class="rt">46.68 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">32</td>
<td class="rt">15</td>
<td class="rt">46.88 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">784</td>
<td class="rt">388</td>
<td class="rt">49.49 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">205</td>
<td class="rt">52.30 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">183</td>
<td class="rt">46.68 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ObsTx_Data[14:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[20:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[43:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[46:44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[50:47]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[55:51]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[62:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[65:63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[69:66]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[73:71]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[75:74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ObsTx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[86:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[89:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[101:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[105:102]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[109:107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[7:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[30:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Fwd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[5:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[11:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[15:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[86:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[89:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[101:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[105:102]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[109:107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_87024_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1373.html#inst_tag_87024" >config_ss_tb.DUT.flexnoc.sram_axi_s1_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">32</td>
<td class="rt">27</td>
<td class="rt">84.38 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">17258</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">17338</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17284</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17350</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17355</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17360</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17365</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17370</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17375</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17393</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17398</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17258      	assign StatusReg = HdrCe_0 ? u_3393 : u_a43;
           	                           <font color = "green">-1-</font>  
           	                           <font color = "green">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17338      	assign HdrReg_Addr =
           	                    
17339      		ObsStrm ?
           		        <font color = "red">-1-</font>  
           		        <font color = "red">==></font>  
17340      				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
           				                                         
17341      			:	( u_b5be ? HdrReg1_Addr & ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
           			 	         <font color = "red">-2-</font>  
           			 	         <font color = "red">==></font>  
           			 	         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17284      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17285      			u_a43 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
17286      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17287      			u_a43 <= #1.0 ( u_3393 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17350      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17351      			u_7c15 <= #1.0 ( 17'b0 );
           <font color = "green">			==></font>
17352      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17353      			u_7c15 <= #1.0 ( Rx_Data [110:94] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17355      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17356      			u_ad40 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
17357      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17358      			u_ad40 <= #1.0 ( Rx_Data [93:90] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17360      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17361      			u_c280 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17362      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17363      			u_c280 <= #1.0 ( Rx_Data [87:81] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17365      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17366      			u_5057 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17367      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17368      			u_5057 <= #1.0 ( Rx_Data [80:49] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17370      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17371      			PreDataWord_0 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17372      		else if ( PreDataCe_0 )
           		     <font color = "red">-2-</font>  
17373      			PreDataWord_0 <= #1.0 ( Payload );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17375      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17376      			ObsStrmAddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17377      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
17378      			ObsStrmAddrLsb <= #1.0 ( PreStrmAddrLsb );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17393      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17394      			ObsStrm <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
17395      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
17396      			ObsStrm <= #1.0 ( OnGoingStrm );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17398      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17399      			u_9d98 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
17400      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17401      			u_9d98 <= #1.0 ( Rx_Data [48:41] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_87017'>
<a name="inst_tag_87017_Line"></a>
<b>Line Coverage for Instance : <a href="mod1373.html#inst_tag_87017" >config_ss_tb.DUT.flexnoc.gbe_apb_s0_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>36</td><td>35</td><td>97.22</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17284</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17350</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17355</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17360</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17365</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>17370</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17375</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17393</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17398</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
17283                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17284      1/1          		if ( ! Sys_Clk_RstN )
17285      1/1          			u_a43 &lt;= #1.0 ( 2'b0 );
17286      1/1          		else if ( HdrCe_0 )
17287      1/1          			u_a43 &lt;= #1.0 ( u_3393 );
                        MISSING_ELSE
17288                   	rsnoc_z_T_C_S_C_L_R_Fsm_afdb4f9b FsmCurState(
17289                   		.Clk( Sys_Clk )
17290                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17291                   	,	.Clk_En( Sys_Clk_En )
17292                   	,	.Clk_EnS( Sys_Clk_EnS )
17293                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17294                   	,	.Clk_RstN( Sys_Clk_RstN )
17295                   	,	.Clk_Tm( Sys_Clk_Tm )
17296                   	,	.Conditions_ERR_HDR( u_103_ERR_HDR )
17297                   	,	.Conditions_ERR_IDLE( u_103_ERR_IDLE )
17298                   	,	.Conditions_HDR_ERR( u_103_HDR_ERR )
17299                   	,	.Conditions_HDR_IDLE( u_103_HDR_IDLE )
17300                   	,	.Conditions_IDLE_ERR( u_103_IDLE_ERR )
17301                   	,	.Conditions_IDLE_HDR( u_103_IDLE_HDR )
17302                   	,	.CurState( u_bdb6 )
17303                   	,	.NextState( u_b9ec )
17304                   	);
17305                   	assign CurState = u_bdb6;
17306                   	assign Sm_IDLE = CurState == 2'b00;
17307                   	assign Sm_ERR = CurState == 2'b10;
17308                   	assign SampleHdr = Rx_Head &amp; ( Sm_IDLE | Sm_ERR &amp; ( ObsLcl_Rdy | ~ SecurityFilter_Fwd ) );
17309                   	assign HdrSel_0 = SampleHdr;
17310                   	assign HdrCe_0 = HdrSel_0 &amp; Rx_Vld &amp; Rx_Rdy;
17311                   	assign HdrReg1_RouteId = u_7c15;
17312                   	assign HdrReg_RouteId = HdrReg1_RouteId;
17313                   	assign HdrReg1_Opc = u_ad40;
17314                   	assign HdrReg_Opc = HdrReg1_Opc;
17315                   	assign HdrReg1_Len1 = u_c280;
17316                   	assign HdrReg_Len1 = HdrReg1_Len1;
17317                   	assign HdrReg1_Addr = u_5057;
17318                   	assign u_b5be = HdrReg1_Opc == 4'b0010 | HdrReg1_Opc == 4'b0011;
17319                   	rsnoc_z_H_R_N_T_U_P_Ps_b163e57e ups( .Be( ) , .Data( Payload ) , .LastWord( ) , .Payload( RxPld ) , .WordErr( ) );
17320                   	assign FirstDataCy = CurIsStrm &amp; Rx_Rdy;
17321                   	assign PreDataCe_0 = FirstDataCy;
17322                   	assign PreDataFld = PreDataWord_0;
17323                   	assign u_3795 = PreDataFld;
17324                   	assign u_828c = u_3795;
17325                   	assign upreStrm_AddrLsb = u_828c [18:12];
17326                   	assign PreStrmAddrLsb = upreStrm_AddrLsb;
17327                   	assign CurIsUnLock = ~ Rx_Data [111] &amp; Rx_Vld &amp; Rx_Head;
17328                   	assign IsPreTypeFldVld = Rx_Vld &amp; Rx_Head;
17329                   	assign RxPld = Rx_Data [37:0];
17330                   	assign u_324d = RxPld [35:0];
17331                   	assign u_2393 = u_324d;
17332                   	assign u_e423 = u_2393 [34:31];
17333                   	assign u_b175 = u_e423;
17334                   	assign IsStrmFld = u_b175 == 4'b1101;
17335                   	assign u_8d44 = Rx_Data [93:90];
17336                   	assign u_ffb1 = Rx_Data [87:81];
17337                   	assign CurIsStrm = IsPreTypeFldVld &amp; IsStrmFld &amp; u_8d44 == 4'b1000 &amp; u_ffb1 == 7'b0000011 &amp; Rx_Data [111];
17338                   	assign HdrReg_Addr =
17339                   		ObsStrm ?
17340                   				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
17341                   			:	( u_b5be ? HdrReg1_Addr &amp; ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
17342                   	assign HdrReg1_User = u_9d98;
17343                   	assign HdrReg_User = HdrReg1_User;
17344                   	assign PktWordErrNone = Rx_Vld &amp; Rx_Rdy &amp; Rx_Head &amp; HasData &amp; WordErr;
17345                   	assign Sm_HDR = CurState == 2'b01;
17346                   	assign HdrReg_Debug = { 4'b0 , WordErrReg };
17347                   	assign ObsLcl_Data = { 1'b0 , HdrReg_RouteId , HdrReg_Opc , 2'b01 , HdrReg_Len1 , HdrReg_Addr , HdrReg_User , HdrReg_Debug };
17348                   	assign ObsTx_Data = { ObsLcl_Data };
17349                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17350      1/1          		if ( ! Sys_Clk_RstN )
17351      1/1          			u_7c15 &lt;= #1.0 ( 17'b0 );
17352      1/1          		else if ( HdrCe_0 )
17353      1/1          			u_7c15 &lt;= #1.0 ( Rx_Data [110:94] );
                        MISSING_ELSE
17354                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17355      1/1          		if ( ! Sys_Clk_RstN )
17356      1/1          			u_ad40 &lt;= #1.0 ( 4'b0 );
17357      1/1          		else if ( HdrCe_0 )
17358      1/1          			u_ad40 &lt;= #1.0 ( Rx_Data [93:90] );
                        MISSING_ELSE
17359                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17360      1/1          		if ( ! Sys_Clk_RstN )
17361      1/1          			u_c280 &lt;= #1.0 ( 7'b0 );
17362      1/1          		else if ( HdrCe_0 )
17363      1/1          			u_c280 &lt;= #1.0 ( Rx_Data [87:81] );
                        MISSING_ELSE
17364                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17365      1/1          		if ( ! Sys_Clk_RstN )
17366      1/1          			u_5057 &lt;= #1.0 ( 32'b0 );
17367      1/1          		else if ( HdrCe_0 )
17368      1/1          			u_5057 &lt;= #1.0 ( Rx_Data [80:49] );
                        MISSING_ELSE
17369                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17370      1/1          		if ( ! Sys_Clk_RstN )
17371      1/1          			PreDataWord_0 &lt;= #1.0 ( 32'b0 );
17372      1/1          		else if ( PreDataCe_0 )
17373      <font color = "red">0/1     ==>  			PreDataWord_0 &lt;= #1.0 ( Payload );</font>
                        MISSING_ELSE
17374                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17375      1/1          		if ( ! Sys_Clk_RstN )
17376      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( 7'b0 );
17377      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17378      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( PreStrmAddrLsb );
                        MISSING_ELSE
17379                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
17380                   		.Clk( Sys_Clk )
17381                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17382                   	,	.Clk_En( Sys_Clk_En )
17383                   	,	.Clk_EnS( Sys_Clk_EnS )
17384                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17385                   	,	.Clk_RstN( Sys_Clk_RstN )
17386                   	,	.Clk_Tm( Sys_Clk_Tm )
17387                   	,	.En( Rx_Vld &amp; Rx_Rdy )
17388                   	,	.O( OnGoingStrm )
17389                   	,	.Reset( CurIsUnLock )
17390                   	,	.Set( CurIsStrm )
17391                   	);
17392                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17393      1/1          		if ( ! Sys_Clk_RstN )
17394      1/1          			ObsStrm &lt;= #1.0 ( 1'b0 );
17395      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17396      1/1          			ObsStrm &lt;= #1.0 ( OnGoingStrm );
                        MISSING_ELSE
17397                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17398      1/1          		if ( ! Sys_Clk_RstN )
17399      1/1          			u_9d98 &lt;= #1.0 ( 8'b0 );
17400      1/1          		else if ( HdrCe_0 )
17401      1/1          			u_9d98 &lt;= #1.0 ( Rx_Data [48:41] );
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_87017_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1373.html#inst_tag_87017" >config_ss_tb.DUT.flexnoc.gbe_apb_s0_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17258
 EXPRESSION (HdrCe_0 ? u_3393 : u_a43)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17338
 EXPRESSION (ObsStrm ? ((HdrReg1_Addr | {25'b0, ObsStrmAddrLsb})) : (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17338
 SUB-EXPRESSION (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_87017_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1373.html#inst_tag_87017" >config_ss_tb.DUT.flexnoc.gbe_apb_s0_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">18</td>
<td class="rt">56.25 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">784</td>
<td class="rt">368</td>
<td class="rt">46.94 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">194</td>
<td class="rt">49.49 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">174</td>
<td class="rt">44.39 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">32</td>
<td class="rt">18</td>
<td class="rt">56.25 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">784</td>
<td class="rt">368</td>
<td class="rt">46.94 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">194</td>
<td class="rt">49.49 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">174</td>
<td class="rt">44.39 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ObsTx_Data[14:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[20:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[43:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[46:44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[47]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[55:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[62:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[64:63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[66:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[69:68]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[71:70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[73:72]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[75:74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ObsTx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[40:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[83:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[87:84]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[89:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[102:101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[105:104]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107:106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[109:108]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[7:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[30:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Fwd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[6:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[8:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[11:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[13:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[15:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[40:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[83:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[87:84]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[89:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[102:101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[105:104]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[107:106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[109:108]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_87017_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1373.html#inst_tag_87017" >config_ss_tb.DUT.flexnoc.gbe_apb_s0_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">32</td>
<td class="rt">29</td>
<td class="rt">90.62 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">17258</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">17338</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17284</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17350</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17355</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17360</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17365</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17370</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17375</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17393</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17398</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17258      	assign StatusReg = HdrCe_0 ? u_3393 : u_a43;
           	                           <font color = "green">-1-</font>  
           	                           <font color = "green">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17338      	assign HdrReg_Addr =
           	                    
17339      		ObsStrm ?
           		        <font color = "red">-1-</font>  
           		        <font color = "red">==></font>  
17340      				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
           				                                         
17341      			:	( u_b5be ? HdrReg1_Addr & ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
           			 	         <font color = "red">-2-</font>  
           			 	         <font color = "red">==></font>  
           			 	         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17284      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17285      			u_a43 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
17286      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17287      			u_a43 <= #1.0 ( u_3393 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17350      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17351      			u_7c15 <= #1.0 ( 17'b0 );
           <font color = "green">			==></font>
17352      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17353      			u_7c15 <= #1.0 ( Rx_Data [110:94] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17355      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17356      			u_ad40 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
17357      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17358      			u_ad40 <= #1.0 ( Rx_Data [93:90] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17360      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17361      			u_c280 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17362      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17363      			u_c280 <= #1.0 ( Rx_Data [87:81] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17365      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17366      			u_5057 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17367      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17368      			u_5057 <= #1.0 ( Rx_Data [80:49] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17370      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17371      			PreDataWord_0 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17372      		else if ( PreDataCe_0 )
           		     <font color = "red">-2-</font>  
17373      			PreDataWord_0 <= #1.0 ( Payload );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17375      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17376      			ObsStrmAddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17377      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "green">-2-</font>  
17378      			ObsStrmAddrLsb <= #1.0 ( PreStrmAddrLsb );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17393      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17394      			ObsStrm <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
17395      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "green">-2-</font>  
17396      			ObsStrm <= #1.0 ( OnGoingStrm );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17398      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17399      			u_9d98 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
17400      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17401      			u_9d98 <= #1.0 ( Rx_Data [48:41] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_87012'>
<a name="inst_tag_87012_Line"></a>
<b>Line Coverage for Instance : <a href="mod1373.html#inst_tag_87012" >config_ss_tb.DUT.flexnoc.sram_axi_s3_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>36</td><td>35</td><td>97.22</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17284</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17350</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17355</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17360</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17365</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>17370</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17375</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17393</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17398</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
17283                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17284      1/1          		if ( ! Sys_Clk_RstN )
17285      1/1          			u_a43 &lt;= #1.0 ( 2'b0 );
17286      1/1          		else if ( HdrCe_0 )
17287      1/1          			u_a43 &lt;= #1.0 ( u_3393 );
                        MISSING_ELSE
17288                   	rsnoc_z_T_C_S_C_L_R_Fsm_afdb4f9b FsmCurState(
17289                   		.Clk( Sys_Clk )
17290                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17291                   	,	.Clk_En( Sys_Clk_En )
17292                   	,	.Clk_EnS( Sys_Clk_EnS )
17293                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17294                   	,	.Clk_RstN( Sys_Clk_RstN )
17295                   	,	.Clk_Tm( Sys_Clk_Tm )
17296                   	,	.Conditions_ERR_HDR( u_103_ERR_HDR )
17297                   	,	.Conditions_ERR_IDLE( u_103_ERR_IDLE )
17298                   	,	.Conditions_HDR_ERR( u_103_HDR_ERR )
17299                   	,	.Conditions_HDR_IDLE( u_103_HDR_IDLE )
17300                   	,	.Conditions_IDLE_ERR( u_103_IDLE_ERR )
17301                   	,	.Conditions_IDLE_HDR( u_103_IDLE_HDR )
17302                   	,	.CurState( u_bdb6 )
17303                   	,	.NextState( u_b9ec )
17304                   	);
17305                   	assign CurState = u_bdb6;
17306                   	assign Sm_IDLE = CurState == 2'b00;
17307                   	assign Sm_ERR = CurState == 2'b10;
17308                   	assign SampleHdr = Rx_Head &amp; ( Sm_IDLE | Sm_ERR &amp; ( ObsLcl_Rdy | ~ SecurityFilter_Fwd ) );
17309                   	assign HdrSel_0 = SampleHdr;
17310                   	assign HdrCe_0 = HdrSel_0 &amp; Rx_Vld &amp; Rx_Rdy;
17311                   	assign HdrReg1_RouteId = u_7c15;
17312                   	assign HdrReg_RouteId = HdrReg1_RouteId;
17313                   	assign HdrReg1_Opc = u_ad40;
17314                   	assign HdrReg_Opc = HdrReg1_Opc;
17315                   	assign HdrReg1_Len1 = u_c280;
17316                   	assign HdrReg_Len1 = HdrReg1_Len1;
17317                   	assign HdrReg1_Addr = u_5057;
17318                   	assign u_b5be = HdrReg1_Opc == 4'b0010 | HdrReg1_Opc == 4'b0011;
17319                   	rsnoc_z_H_R_N_T_U_P_Ps_b163e57e ups( .Be( ) , .Data( Payload ) , .LastWord( ) , .Payload( RxPld ) , .WordErr( ) );
17320                   	assign FirstDataCy = CurIsStrm &amp; Rx_Rdy;
17321                   	assign PreDataCe_0 = FirstDataCy;
17322                   	assign PreDataFld = PreDataWord_0;
17323                   	assign u_3795 = PreDataFld;
17324                   	assign u_828c = u_3795;
17325                   	assign upreStrm_AddrLsb = u_828c [18:12];
17326                   	assign PreStrmAddrLsb = upreStrm_AddrLsb;
17327                   	assign CurIsUnLock = ~ Rx_Data [111] &amp; Rx_Vld &amp; Rx_Head;
17328                   	assign IsPreTypeFldVld = Rx_Vld &amp; Rx_Head;
17329                   	assign RxPld = Rx_Data [37:0];
17330                   	assign u_324d = RxPld [35:0];
17331                   	assign u_2393 = u_324d;
17332                   	assign u_e423 = u_2393 [34:31];
17333                   	assign u_b175 = u_e423;
17334                   	assign IsStrmFld = u_b175 == 4'b1101;
17335                   	assign u_8d44 = Rx_Data [93:90];
17336                   	assign u_ffb1 = Rx_Data [87:81];
17337                   	assign CurIsStrm = IsPreTypeFldVld &amp; IsStrmFld &amp; u_8d44 == 4'b1000 &amp; u_ffb1 == 7'b0000011 &amp; Rx_Data [111];
17338                   	assign HdrReg_Addr =
17339                   		ObsStrm ?
17340                   				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
17341                   			:	( u_b5be ? HdrReg1_Addr &amp; ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
17342                   	assign HdrReg1_User = u_9d98;
17343                   	assign HdrReg_User = HdrReg1_User;
17344                   	assign PktWordErrNone = Rx_Vld &amp; Rx_Rdy &amp; Rx_Head &amp; HasData &amp; WordErr;
17345                   	assign Sm_HDR = CurState == 2'b01;
17346                   	assign HdrReg_Debug = { 4'b0 , WordErrReg };
17347                   	assign ObsLcl_Data = { 1'b0 , HdrReg_RouteId , HdrReg_Opc , 2'b01 , HdrReg_Len1 , HdrReg_Addr , HdrReg_User , HdrReg_Debug };
17348                   	assign ObsTx_Data = { ObsLcl_Data };
17349                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17350      1/1          		if ( ! Sys_Clk_RstN )
17351      1/1          			u_7c15 &lt;= #1.0 ( 17'b0 );
17352      1/1          		else if ( HdrCe_0 )
17353      1/1          			u_7c15 &lt;= #1.0 ( Rx_Data [110:94] );
                        MISSING_ELSE
17354                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17355      1/1          		if ( ! Sys_Clk_RstN )
17356      1/1          			u_ad40 &lt;= #1.0 ( 4'b0 );
17357      1/1          		else if ( HdrCe_0 )
17358      1/1          			u_ad40 &lt;= #1.0 ( Rx_Data [93:90] );
                        MISSING_ELSE
17359                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17360      1/1          		if ( ! Sys_Clk_RstN )
17361      1/1          			u_c280 &lt;= #1.0 ( 7'b0 );
17362      1/1          		else if ( HdrCe_0 )
17363      1/1          			u_c280 &lt;= #1.0 ( Rx_Data [87:81] );
                        MISSING_ELSE
17364                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17365      1/1          		if ( ! Sys_Clk_RstN )
17366      1/1          			u_5057 &lt;= #1.0 ( 32'b0 );
17367      1/1          		else if ( HdrCe_0 )
17368      1/1          			u_5057 &lt;= #1.0 ( Rx_Data [80:49] );
                        MISSING_ELSE
17369                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17370      1/1          		if ( ! Sys_Clk_RstN )
17371      1/1          			PreDataWord_0 &lt;= #1.0 ( 32'b0 );
17372      1/1          		else if ( PreDataCe_0 )
17373      <font color = "red">0/1     ==>  			PreDataWord_0 &lt;= #1.0 ( Payload );</font>
                        MISSING_ELSE
17374                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17375      1/1          		if ( ! Sys_Clk_RstN )
17376      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( 7'b0 );
17377      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17378      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( PreStrmAddrLsb );
                        MISSING_ELSE
17379                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
17380                   		.Clk( Sys_Clk )
17381                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17382                   	,	.Clk_En( Sys_Clk_En )
17383                   	,	.Clk_EnS( Sys_Clk_EnS )
17384                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17385                   	,	.Clk_RstN( Sys_Clk_RstN )
17386                   	,	.Clk_Tm( Sys_Clk_Tm )
17387                   	,	.En( Rx_Vld &amp; Rx_Rdy )
17388                   	,	.O( OnGoingStrm )
17389                   	,	.Reset( CurIsUnLock )
17390                   	,	.Set( CurIsStrm )
17391                   	);
17392                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17393      1/1          		if ( ! Sys_Clk_RstN )
17394      1/1          			ObsStrm &lt;= #1.0 ( 1'b0 );
17395      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17396      1/1          			ObsStrm &lt;= #1.0 ( OnGoingStrm );
                        MISSING_ELSE
17397                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17398      1/1          		if ( ! Sys_Clk_RstN )
17399      1/1          			u_9d98 &lt;= #1.0 ( 8'b0 );
17400      1/1          		else if ( HdrCe_0 )
17401      1/1          			u_9d98 &lt;= #1.0 ( Rx_Data [48:41] );
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_87012_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1373.html#inst_tag_87012" >config_ss_tb.DUT.flexnoc.sram_axi_s3_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17258
 EXPRESSION (HdrCe_0 ? u_3393 : u_a43)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17338
 EXPRESSION (ObsStrm ? ((HdrReg1_Addr | {25'b0, ObsStrmAddrLsb})) : (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17338
 SUB-EXPRESSION (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_87012_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1373.html#inst_tag_87012" >config_ss_tb.DUT.flexnoc.sram_axi_s3_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">17</td>
<td class="rt">53.12 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">784</td>
<td class="rt">434</td>
<td class="rt">55.36 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">231</td>
<td class="rt">58.93 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">203</td>
<td class="rt">51.79 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">32</td>
<td class="rt">17</td>
<td class="rt">53.12 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">784</td>
<td class="rt">434</td>
<td class="rt">55.36 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">231</td>
<td class="rt">58.93 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">203</td>
<td class="rt">51.79 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ObsTx_Data[14:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[20:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[26:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[29:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[36:32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[37]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[40:38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[46:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[50:47]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[55:51]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[62:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[69:64]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[73:71]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[75:74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ObsTx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[62:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[65:63]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[66]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[67]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[72:68]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[73]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[76:74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[86:77]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[89:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[99:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[105:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[109:106]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[7:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[13:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[16:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[23:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[27:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[31:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Fwd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[5:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[11:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[15:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[62:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[65:63]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[66]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[67]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[72:68]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[73]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[76:74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[86:77]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[89:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[99:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[105:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[109:106]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_87012_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1373.html#inst_tag_87012" >config_ss_tb.DUT.flexnoc.sram_axi_s3_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">32</td>
<td class="rt">29</td>
<td class="rt">90.62 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">17258</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">17338</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17284</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17350</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17355</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17360</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17365</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17370</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17375</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17393</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17398</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17258      	assign StatusReg = HdrCe_0 ? u_3393 : u_a43;
           	                           <font color = "green">-1-</font>  
           	                           <font color = "green">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17338      	assign HdrReg_Addr =
           	                    
17339      		ObsStrm ?
           		        <font color = "red">-1-</font>  
           		        <font color = "red">==></font>  
17340      				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
           				                                         
17341      			:	( u_b5be ? HdrReg1_Addr & ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
           			 	         <font color = "red">-2-</font>  
           			 	         <font color = "red">==></font>  
           			 	         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17284      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17285      			u_a43 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
17286      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17287      			u_a43 <= #1.0 ( u_3393 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17350      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17351      			u_7c15 <= #1.0 ( 17'b0 );
           <font color = "green">			==></font>
17352      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17353      			u_7c15 <= #1.0 ( Rx_Data [110:94] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17355      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17356      			u_ad40 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
17357      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17358      			u_ad40 <= #1.0 ( Rx_Data [93:90] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17360      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17361      			u_c280 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17362      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17363      			u_c280 <= #1.0 ( Rx_Data [87:81] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17365      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17366      			u_5057 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17367      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17368      			u_5057 <= #1.0 ( Rx_Data [80:49] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17370      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17371      			PreDataWord_0 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17372      		else if ( PreDataCe_0 )
           		     <font color = "red">-2-</font>  
17373      			PreDataWord_0 <= #1.0 ( Payload );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17375      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17376      			ObsStrmAddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17377      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "green">-2-</font>  
17378      			ObsStrmAddrLsb <= #1.0 ( PreStrmAddrLsb );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17393      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17394      			ObsStrm <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
17395      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "green">-2-</font>  
17396      			ObsStrm <= #1.0 ( OnGoingStrm );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17398      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17399      			u_9d98 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
17400      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17401      			u_9d98 <= #1.0 ( Rx_Data [48:41] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_87013'>
<a name="inst_tag_87013_Line"></a>
<b>Line Coverage for Instance : <a href="mod1373.html#inst_tag_87013" >config_ss_tb.DUT.flexnoc.sram_axi_s0_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>36</td><td>35</td><td>97.22</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17284</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17350</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17355</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17360</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17365</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>17370</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17375</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17393</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17398</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
17283                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17284      1/1          		if ( ! Sys_Clk_RstN )
17285      1/1          			u_a43 &lt;= #1.0 ( 2'b0 );
17286      1/1          		else if ( HdrCe_0 )
17287      1/1          			u_a43 &lt;= #1.0 ( u_3393 );
                        MISSING_ELSE
17288                   	rsnoc_z_T_C_S_C_L_R_Fsm_afdb4f9b FsmCurState(
17289                   		.Clk( Sys_Clk )
17290                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17291                   	,	.Clk_En( Sys_Clk_En )
17292                   	,	.Clk_EnS( Sys_Clk_EnS )
17293                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17294                   	,	.Clk_RstN( Sys_Clk_RstN )
17295                   	,	.Clk_Tm( Sys_Clk_Tm )
17296                   	,	.Conditions_ERR_HDR( u_103_ERR_HDR )
17297                   	,	.Conditions_ERR_IDLE( u_103_ERR_IDLE )
17298                   	,	.Conditions_HDR_ERR( u_103_HDR_ERR )
17299                   	,	.Conditions_HDR_IDLE( u_103_HDR_IDLE )
17300                   	,	.Conditions_IDLE_ERR( u_103_IDLE_ERR )
17301                   	,	.Conditions_IDLE_HDR( u_103_IDLE_HDR )
17302                   	,	.CurState( u_bdb6 )
17303                   	,	.NextState( u_b9ec )
17304                   	);
17305                   	assign CurState = u_bdb6;
17306                   	assign Sm_IDLE = CurState == 2'b00;
17307                   	assign Sm_ERR = CurState == 2'b10;
17308                   	assign SampleHdr = Rx_Head &amp; ( Sm_IDLE | Sm_ERR &amp; ( ObsLcl_Rdy | ~ SecurityFilter_Fwd ) );
17309                   	assign HdrSel_0 = SampleHdr;
17310                   	assign HdrCe_0 = HdrSel_0 &amp; Rx_Vld &amp; Rx_Rdy;
17311                   	assign HdrReg1_RouteId = u_7c15;
17312                   	assign HdrReg_RouteId = HdrReg1_RouteId;
17313                   	assign HdrReg1_Opc = u_ad40;
17314                   	assign HdrReg_Opc = HdrReg1_Opc;
17315                   	assign HdrReg1_Len1 = u_c280;
17316                   	assign HdrReg_Len1 = HdrReg1_Len1;
17317                   	assign HdrReg1_Addr = u_5057;
17318                   	assign u_b5be = HdrReg1_Opc == 4'b0010 | HdrReg1_Opc == 4'b0011;
17319                   	rsnoc_z_H_R_N_T_U_P_Ps_b163e57e ups( .Be( ) , .Data( Payload ) , .LastWord( ) , .Payload( RxPld ) , .WordErr( ) );
17320                   	assign FirstDataCy = CurIsStrm &amp; Rx_Rdy;
17321                   	assign PreDataCe_0 = FirstDataCy;
17322                   	assign PreDataFld = PreDataWord_0;
17323                   	assign u_3795 = PreDataFld;
17324                   	assign u_828c = u_3795;
17325                   	assign upreStrm_AddrLsb = u_828c [18:12];
17326                   	assign PreStrmAddrLsb = upreStrm_AddrLsb;
17327                   	assign CurIsUnLock = ~ Rx_Data [111] &amp; Rx_Vld &amp; Rx_Head;
17328                   	assign IsPreTypeFldVld = Rx_Vld &amp; Rx_Head;
17329                   	assign RxPld = Rx_Data [37:0];
17330                   	assign u_324d = RxPld [35:0];
17331                   	assign u_2393 = u_324d;
17332                   	assign u_e423 = u_2393 [34:31];
17333                   	assign u_b175 = u_e423;
17334                   	assign IsStrmFld = u_b175 == 4'b1101;
17335                   	assign u_8d44 = Rx_Data [93:90];
17336                   	assign u_ffb1 = Rx_Data [87:81];
17337                   	assign CurIsStrm = IsPreTypeFldVld &amp; IsStrmFld &amp; u_8d44 == 4'b1000 &amp; u_ffb1 == 7'b0000011 &amp; Rx_Data [111];
17338                   	assign HdrReg_Addr =
17339                   		ObsStrm ?
17340                   				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
17341                   			:	( u_b5be ? HdrReg1_Addr &amp; ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
17342                   	assign HdrReg1_User = u_9d98;
17343                   	assign HdrReg_User = HdrReg1_User;
17344                   	assign PktWordErrNone = Rx_Vld &amp; Rx_Rdy &amp; Rx_Head &amp; HasData &amp; WordErr;
17345                   	assign Sm_HDR = CurState == 2'b01;
17346                   	assign HdrReg_Debug = { 4'b0 , WordErrReg };
17347                   	assign ObsLcl_Data = { 1'b0 , HdrReg_RouteId , HdrReg_Opc , 2'b01 , HdrReg_Len1 , HdrReg_Addr , HdrReg_User , HdrReg_Debug };
17348                   	assign ObsTx_Data = { ObsLcl_Data };
17349                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17350      1/1          		if ( ! Sys_Clk_RstN )
17351      1/1          			u_7c15 &lt;= #1.0 ( 17'b0 );
17352      1/1          		else if ( HdrCe_0 )
17353      1/1          			u_7c15 &lt;= #1.0 ( Rx_Data [110:94] );
                        MISSING_ELSE
17354                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17355      1/1          		if ( ! Sys_Clk_RstN )
17356      1/1          			u_ad40 &lt;= #1.0 ( 4'b0 );
17357      1/1          		else if ( HdrCe_0 )
17358      1/1          			u_ad40 &lt;= #1.0 ( Rx_Data [93:90] );
                        MISSING_ELSE
17359                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17360      1/1          		if ( ! Sys_Clk_RstN )
17361      1/1          			u_c280 &lt;= #1.0 ( 7'b0 );
17362      1/1          		else if ( HdrCe_0 )
17363      1/1          			u_c280 &lt;= #1.0 ( Rx_Data [87:81] );
                        MISSING_ELSE
17364                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17365      1/1          		if ( ! Sys_Clk_RstN )
17366      1/1          			u_5057 &lt;= #1.0 ( 32'b0 );
17367      1/1          		else if ( HdrCe_0 )
17368      1/1          			u_5057 &lt;= #1.0 ( Rx_Data [80:49] );
                        MISSING_ELSE
17369                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17370      1/1          		if ( ! Sys_Clk_RstN )
17371      1/1          			PreDataWord_0 &lt;= #1.0 ( 32'b0 );
17372      1/1          		else if ( PreDataCe_0 )
17373      <font color = "red">0/1     ==>  			PreDataWord_0 &lt;= #1.0 ( Payload );</font>
                        MISSING_ELSE
17374                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17375      1/1          		if ( ! Sys_Clk_RstN )
17376      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( 7'b0 );
17377      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17378      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( PreStrmAddrLsb );
                        MISSING_ELSE
17379                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
17380                   		.Clk( Sys_Clk )
17381                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17382                   	,	.Clk_En( Sys_Clk_En )
17383                   	,	.Clk_EnS( Sys_Clk_EnS )
17384                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17385                   	,	.Clk_RstN( Sys_Clk_RstN )
17386                   	,	.Clk_Tm( Sys_Clk_Tm )
17387                   	,	.En( Rx_Vld &amp; Rx_Rdy )
17388                   	,	.O( OnGoingStrm )
17389                   	,	.Reset( CurIsUnLock )
17390                   	,	.Set( CurIsStrm )
17391                   	);
17392                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17393      1/1          		if ( ! Sys_Clk_RstN )
17394      1/1          			ObsStrm &lt;= #1.0 ( 1'b0 );
17395      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17396      1/1          			ObsStrm &lt;= #1.0 ( OnGoingStrm );
                        MISSING_ELSE
17397                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17398      1/1          		if ( ! Sys_Clk_RstN )
17399      1/1          			u_9d98 &lt;= #1.0 ( 8'b0 );
17400      1/1          		else if ( HdrCe_0 )
17401      1/1          			u_9d98 &lt;= #1.0 ( Rx_Data [48:41] );
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_87013_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1373.html#inst_tag_87013" >config_ss_tb.DUT.flexnoc.sram_axi_s0_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17258
 EXPRESSION (HdrCe_0 ? u_3393 : u_a43)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17338
 EXPRESSION (ObsStrm ? ((HdrReg1_Addr | {25'b0, ObsStrmAddrLsb})) : (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17338
 SUB-EXPRESSION (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_87013_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1373.html#inst_tag_87013" >config_ss_tb.DUT.flexnoc.sram_axi_s0_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">17</td>
<td class="rt">53.12 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">784</td>
<td class="rt">506</td>
<td class="rt">64.54 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">265</td>
<td class="rt">67.60 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">241</td>
<td class="rt">61.48 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">32</td>
<td class="rt">17</td>
<td class="rt">53.12 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">784</td>
<td class="rt">506</td>
<td class="rt">64.54 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">265</td>
<td class="rt">67.60 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">241</td>
<td class="rt">61.48 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ObsTx_Data[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[9:5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[11]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[14:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[20:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[22]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[25:23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[43:29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[49:45]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[50]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[55:51]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[62:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[64:63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[66]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[69:67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[73:71]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[75:74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ObsTx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[45:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[46]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[47]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[56:49]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[62:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[64]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[79:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[86:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[89:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[105:103]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[109:107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[7:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[12:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[30:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Fwd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[11:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[15:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_User[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_User[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_User[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[45:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[46]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[47]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[56:49]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[62:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[64]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[79:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[86:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[89:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[105:103]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[109:107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_87013_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1373.html#inst_tag_87013" >config_ss_tb.DUT.flexnoc.sram_axi_s0_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">32</td>
<td class="rt">29</td>
<td class="rt">90.62 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">17258</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">17338</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17284</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17350</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17355</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17360</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17365</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17370</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17375</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17393</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17398</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17258      	assign StatusReg = HdrCe_0 ? u_3393 : u_a43;
           	                           <font color = "green">-1-</font>  
           	                           <font color = "green">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17338      	assign HdrReg_Addr =
           	                    
17339      		ObsStrm ?
           		        <font color = "red">-1-</font>  
           		        <font color = "red">==></font>  
17340      				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
           				                                         
17341      			:	( u_b5be ? HdrReg1_Addr & ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
           			 	         <font color = "red">-2-</font>  
           			 	         <font color = "red">==></font>  
           			 	         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17284      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17285      			u_a43 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
17286      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17287      			u_a43 <= #1.0 ( u_3393 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17350      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17351      			u_7c15 <= #1.0 ( 17'b0 );
           <font color = "green">			==></font>
17352      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17353      			u_7c15 <= #1.0 ( Rx_Data [110:94] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17355      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17356      			u_ad40 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
17357      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17358      			u_ad40 <= #1.0 ( Rx_Data [93:90] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17360      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17361      			u_c280 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17362      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17363      			u_c280 <= #1.0 ( Rx_Data [87:81] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17365      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17366      			u_5057 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17367      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17368      			u_5057 <= #1.0 ( Rx_Data [80:49] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17370      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17371      			PreDataWord_0 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17372      		else if ( PreDataCe_0 )
           		     <font color = "red">-2-</font>  
17373      			PreDataWord_0 <= #1.0 ( Payload );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17375      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17376      			ObsStrmAddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17377      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "green">-2-</font>  
17378      			ObsStrmAddrLsb <= #1.0 ( PreStrmAddrLsb );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17393      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17394      			ObsStrm <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
17395      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "green">-2-</font>  
17396      			ObsStrm <= #1.0 ( OnGoingStrm );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17398      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17399      			u_9d98 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
17400      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17401      			u_9d98 <= #1.0 ( Rx_Data [48:41] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_87019'>
<a name="inst_tag_87019_Line"></a>
<b>Line Coverage for Instance : <a href="mod1373.html#inst_tag_87019" >config_ss_tb.DUT.flexnoc.Periph_Multi_APB_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>36</td><td>35</td><td>97.22</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17284</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17350</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17355</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17360</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17365</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>17370</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17375</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17393</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17398</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
17283                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17284      1/1          		if ( ! Sys_Clk_RstN )
17285      1/1          			u_a43 &lt;= #1.0 ( 2'b0 );
17286      1/1          		else if ( HdrCe_0 )
17287      1/1          			u_a43 &lt;= #1.0 ( u_3393 );
                        MISSING_ELSE
17288                   	rsnoc_z_T_C_S_C_L_R_Fsm_afdb4f9b FsmCurState(
17289                   		.Clk( Sys_Clk )
17290                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17291                   	,	.Clk_En( Sys_Clk_En )
17292                   	,	.Clk_EnS( Sys_Clk_EnS )
17293                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17294                   	,	.Clk_RstN( Sys_Clk_RstN )
17295                   	,	.Clk_Tm( Sys_Clk_Tm )
17296                   	,	.Conditions_ERR_HDR( u_103_ERR_HDR )
17297                   	,	.Conditions_ERR_IDLE( u_103_ERR_IDLE )
17298                   	,	.Conditions_HDR_ERR( u_103_HDR_ERR )
17299                   	,	.Conditions_HDR_IDLE( u_103_HDR_IDLE )
17300                   	,	.Conditions_IDLE_ERR( u_103_IDLE_ERR )
17301                   	,	.Conditions_IDLE_HDR( u_103_IDLE_HDR )
17302                   	,	.CurState( u_bdb6 )
17303                   	,	.NextState( u_b9ec )
17304                   	);
17305                   	assign CurState = u_bdb6;
17306                   	assign Sm_IDLE = CurState == 2'b00;
17307                   	assign Sm_ERR = CurState == 2'b10;
17308                   	assign SampleHdr = Rx_Head &amp; ( Sm_IDLE | Sm_ERR &amp; ( ObsLcl_Rdy | ~ SecurityFilter_Fwd ) );
17309                   	assign HdrSel_0 = SampleHdr;
17310                   	assign HdrCe_0 = HdrSel_0 &amp; Rx_Vld &amp; Rx_Rdy;
17311                   	assign HdrReg1_RouteId = u_7c15;
17312                   	assign HdrReg_RouteId = HdrReg1_RouteId;
17313                   	assign HdrReg1_Opc = u_ad40;
17314                   	assign HdrReg_Opc = HdrReg1_Opc;
17315                   	assign HdrReg1_Len1 = u_c280;
17316                   	assign HdrReg_Len1 = HdrReg1_Len1;
17317                   	assign HdrReg1_Addr = u_5057;
17318                   	assign u_b5be = HdrReg1_Opc == 4'b0010 | HdrReg1_Opc == 4'b0011;
17319                   	rsnoc_z_H_R_N_T_U_P_Ps_b163e57e ups( .Be( ) , .Data( Payload ) , .LastWord( ) , .Payload( RxPld ) , .WordErr( ) );
17320                   	assign FirstDataCy = CurIsStrm &amp; Rx_Rdy;
17321                   	assign PreDataCe_0 = FirstDataCy;
17322                   	assign PreDataFld = PreDataWord_0;
17323                   	assign u_3795 = PreDataFld;
17324                   	assign u_828c = u_3795;
17325                   	assign upreStrm_AddrLsb = u_828c [18:12];
17326                   	assign PreStrmAddrLsb = upreStrm_AddrLsb;
17327                   	assign CurIsUnLock = ~ Rx_Data [111] &amp; Rx_Vld &amp; Rx_Head;
17328                   	assign IsPreTypeFldVld = Rx_Vld &amp; Rx_Head;
17329                   	assign RxPld = Rx_Data [37:0];
17330                   	assign u_324d = RxPld [35:0];
17331                   	assign u_2393 = u_324d;
17332                   	assign u_e423 = u_2393 [34:31];
17333                   	assign u_b175 = u_e423;
17334                   	assign IsStrmFld = u_b175 == 4'b1101;
17335                   	assign u_8d44 = Rx_Data [93:90];
17336                   	assign u_ffb1 = Rx_Data [87:81];
17337                   	assign CurIsStrm = IsPreTypeFldVld &amp; IsStrmFld &amp; u_8d44 == 4'b1000 &amp; u_ffb1 == 7'b0000011 &amp; Rx_Data [111];
17338                   	assign HdrReg_Addr =
17339                   		ObsStrm ?
17340                   				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
17341                   			:	( u_b5be ? HdrReg1_Addr &amp; ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
17342                   	assign HdrReg1_User = u_9d98;
17343                   	assign HdrReg_User = HdrReg1_User;
17344                   	assign PktWordErrNone = Rx_Vld &amp; Rx_Rdy &amp; Rx_Head &amp; HasData &amp; WordErr;
17345                   	assign Sm_HDR = CurState == 2'b01;
17346                   	assign HdrReg_Debug = { 4'b0 , WordErrReg };
17347                   	assign ObsLcl_Data = { 1'b0 , HdrReg_RouteId , HdrReg_Opc , 2'b01 , HdrReg_Len1 , HdrReg_Addr , HdrReg_User , HdrReg_Debug };
17348                   	assign ObsTx_Data = { ObsLcl_Data };
17349                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17350      1/1          		if ( ! Sys_Clk_RstN )
17351      1/1          			u_7c15 &lt;= #1.0 ( 17'b0 );
17352      1/1          		else if ( HdrCe_0 )
17353      1/1          			u_7c15 &lt;= #1.0 ( Rx_Data [110:94] );
                        MISSING_ELSE
17354                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17355      1/1          		if ( ! Sys_Clk_RstN )
17356      1/1          			u_ad40 &lt;= #1.0 ( 4'b0 );
17357      1/1          		else if ( HdrCe_0 )
17358      1/1          			u_ad40 &lt;= #1.0 ( Rx_Data [93:90] );
                        MISSING_ELSE
17359                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17360      1/1          		if ( ! Sys_Clk_RstN )
17361      1/1          			u_c280 &lt;= #1.0 ( 7'b0 );
17362      1/1          		else if ( HdrCe_0 )
17363      1/1          			u_c280 &lt;= #1.0 ( Rx_Data [87:81] );
                        MISSING_ELSE
17364                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17365      1/1          		if ( ! Sys_Clk_RstN )
17366      1/1          			u_5057 &lt;= #1.0 ( 32'b0 );
17367      1/1          		else if ( HdrCe_0 )
17368      1/1          			u_5057 &lt;= #1.0 ( Rx_Data [80:49] );
                        MISSING_ELSE
17369                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17370      1/1          		if ( ! Sys_Clk_RstN )
17371      1/1          			PreDataWord_0 &lt;= #1.0 ( 32'b0 );
17372      1/1          		else if ( PreDataCe_0 )
17373      <font color = "red">0/1     ==>  			PreDataWord_0 &lt;= #1.0 ( Payload );</font>
                        MISSING_ELSE
17374                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17375      1/1          		if ( ! Sys_Clk_RstN )
17376      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( 7'b0 );
17377      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17378      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( PreStrmAddrLsb );
                   <font color = "red">==>  MISSING_ELSE</font>
17379                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
17380                   		.Clk( Sys_Clk )
17381                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17382                   	,	.Clk_En( Sys_Clk_En )
17383                   	,	.Clk_EnS( Sys_Clk_EnS )
17384                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17385                   	,	.Clk_RstN( Sys_Clk_RstN )
17386                   	,	.Clk_Tm( Sys_Clk_Tm )
17387                   	,	.En( Rx_Vld &amp; Rx_Rdy )
17388                   	,	.O( OnGoingStrm )
17389                   	,	.Reset( CurIsUnLock )
17390                   	,	.Set( CurIsStrm )
17391                   	);
17392                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17393      1/1          		if ( ! Sys_Clk_RstN )
17394      1/1          			ObsStrm &lt;= #1.0 ( 1'b0 );
17395      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17396      1/1          			ObsStrm &lt;= #1.0 ( OnGoingStrm );
                   <font color = "red">==>  MISSING_ELSE</font>
17397                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17398      1/1          		if ( ! Sys_Clk_RstN )
17399      1/1          			u_9d98 &lt;= #1.0 ( 8'b0 );
17400      1/1          		else if ( HdrCe_0 )
17401      1/1          			u_9d98 &lt;= #1.0 ( Rx_Data [48:41] );
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_87019_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1373.html#inst_tag_87019" >config_ss_tb.DUT.flexnoc.Periph_Multi_APB_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17258
 EXPRESSION (HdrCe_0 ? u_3393 : u_a43)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17338
 EXPRESSION (ObsStrm ? ((HdrReg1_Addr | {25'b0, ObsStrmAddrLsb})) : (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17338
 SUB-EXPRESSION (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_87019_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1373.html#inst_tag_87019" >config_ss_tb.DUT.flexnoc.Periph_Multi_APB_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">16</td>
<td class="rt">50.00 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">784</td>
<td class="rt">550</td>
<td class="rt">70.15 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">294</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">256</td>
<td class="rt">65.31 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">32</td>
<td class="rt">16</td>
<td class="rt">50.00 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">784</td>
<td class="rt">550</td>
<td class="rt">70.15 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">294</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">256</td>
<td class="rt">65.31 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ObsTx_Data[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[11:5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[14:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[20:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[24:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[30:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[36:31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[40:39]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[43:41]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[47:45]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[53:49]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[54]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[56:55]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[63:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[64]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[67:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[70:68]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[72:71]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[73]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[75:74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ObsTx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[47:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[60:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[61]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[66:62]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[72:67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[73]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[84:75]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[87:85]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[99:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[103:101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[106:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[109:107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[7:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[11:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[17:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[23:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[27:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[30:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Fwd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[6:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[9:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[12:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[14:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[47:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[60:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[61]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[66:62]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[72:67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[73]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[84:75]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[87:85]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[99:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[103:101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[106:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[109:107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_87019_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1373.html#inst_tag_87019" >config_ss_tb.DUT.flexnoc.Periph_Multi_APB_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">32</td>
<td class="rt">28</td>
<td class="rt">87.50 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">17258</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">17338</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17284</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17350</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17355</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17360</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17365</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17370</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17375</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17393</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17398</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17258      	assign StatusReg = HdrCe_0 ? u_3393 : u_a43;
           	                           <font color = "green">-1-</font>  
           	                           <font color = "green">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17338      	assign HdrReg_Addr =
           	                    
17339      		ObsStrm ?
           		        <font color = "red">-1-</font>  
           		        <font color = "red">==></font>  
17340      				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
           				                                         
17341      			:	( u_b5be ? HdrReg1_Addr & ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
           			 	         <font color = "green">-2-</font>  
           			 	         <font color = "green">==></font>  
           			 	         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17284      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17285      			u_a43 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
17286      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17287      			u_a43 <= #1.0 ( u_3393 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17350      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17351      			u_7c15 <= #1.0 ( 17'b0 );
           <font color = "green">			==></font>
17352      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17353      			u_7c15 <= #1.0 ( Rx_Data [110:94] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17355      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17356      			u_ad40 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
17357      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17358      			u_ad40 <= #1.0 ( Rx_Data [93:90] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17360      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17361      			u_c280 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17362      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17363      			u_c280 <= #1.0 ( Rx_Data [87:81] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17365      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17366      			u_5057 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17367      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17368      			u_5057 <= #1.0 ( Rx_Data [80:49] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17370      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17371      			PreDataWord_0 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17372      		else if ( PreDataCe_0 )
           		     <font color = "red">-2-</font>  
17373      			PreDataWord_0 <= #1.0 ( Payload );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17375      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17376      			ObsStrmAddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17377      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
17378      			ObsStrmAddrLsb <= #1.0 ( PreStrmAddrLsb );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17393      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17394      			ObsStrm <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
17395      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
17396      			ObsStrm <= #1.0 ( OnGoingStrm );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17398      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17399      			u_9d98 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
17400      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17401      			u_9d98 <= #1.0 ( Rx_Data [48:41] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_87012">
    <li>
      <a href="#inst_tag_87012_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_87012_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_87012_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_87012_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_87013">
    <li>
      <a href="#inst_tag_87013_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_87013_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_87013_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_87013_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_87014">
    <li>
      <a href="#inst_tag_87014_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_87014_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_87014_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_87014_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_87015">
    <li>
      <a href="#inst_tag_87015_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_87015_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_87015_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_87015_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_87016">
    <li>
      <a href="#inst_tag_87016_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_87016_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_87016_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_87016_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_87017">
    <li>
      <a href="#inst_tag_87017_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_87017_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_87017_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_87017_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_87018">
    <li>
      <a href="#inst_tag_87018_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_87018_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_87018_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_87018_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_87019">
    <li>
      <a href="#inst_tag_87019_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_87019_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_87019_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_87019_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_87020">
    <li>
      <a href="#inst_tag_87020_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_87020_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_87020_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_87020_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_87021">
    <li>
      <a href="#inst_tag_87021_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_87021_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_87021_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_87021_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_87022">
    <li>
      <a href="#inst_tag_87022_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_87022_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_87022_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_87022_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_87023">
    <li>
      <a href="#inst_tag_87023_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_87023_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_87023_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_87023_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_87024">
    <li>
      <a href="#inst_tag_87024_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_87024_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_87024_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_87024_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_87025">
    <li>
      <a href="#inst_tag_87025_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_87025_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_87025_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_87025_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_87026">
    <li>
      <a href="#inst_tag_87026_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_87026_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_87026_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_87026_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_O_E_U_U_35012ffa">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
