;
; CPU Configuration
;

[ Config.General ]
Frequency = 4 GHz
Cores = 8
Threads = 1
ContextSwitch = True
ContextQuantum = 100000
ThreadQuantum = 1000
ThreadSwitchPenalty = 0
RecoverKind = Writeback
RecoverPenalty = 0

[ Config.Pipeline ]
FetchKind = TimeSlice
DecodeWidth = 4
DispatchKind = TimeSlice
DispatchWidth = 8
IssueKind = TimeSlice
IssueWidth = 8
CommitKind = TimeSlice
CommitWidth = 8
OccupancyStats = False

[ Config.Queues ]
FetchQueueSize = 128
UopQueueSize = 256
RobKind = Private
RobSize = 224
IqKind = Private
IqSize = 128
LsqKind = Private
LsqSize = 128
RfKind = Private
RfIntSize = 232
RfFpSize = 232
RfXmmSize = 232

[ Config.FunctionalUnits ]
IntAdd.Count = 4
IntAdd.OpLat = 2
IntAdd.IssueLat = 1
IntMult.Count = 1
IntMult.OpLat = 3
IntMult.IssueLat = 1
IntDiv.Count = 1
IntDiv.OpLat = 20
IntDiv.IssueLat = 20
EffAddr.Count = 4
EffAddr.OpLat = 2
EffAddr.IssueLat = 1
Logic.Count = 4
Logic.OpLat = 1
Logic.IssueLat = 1
FpSimple.Count = 2
FpSimple.OpLat = 2
FpSimple.IssueLat = 1
FpAdd.Count = 2
FpAdd.OpLat = 5
FpAdd.IssueLat = 1
FpMult.Count = 1
FpMult.OpLat = 10
FpMult.IssueLat = 1
FpDiv.Count = 1
FpDiv.OpLat = 20
FpDiv.IssueLat = 20
FpComplex.Count = 1
FpComplex.OpLat = 40
FpComplex.IssueLat = 40

[ Config.BranchPredictor ]
Kind = Combined
BTB.Sets = 256
BTB.Assoc = 4
RAS.Size = 32
CombinedPredictor.HistorySize = 12
CombinedPredictor.PredictionCounterSize = 2
Predictor1.TwoLevel.HistoryTableSize = 1024
Predictor1.TwoLevel.HistorySize = 10
Predictor1.TwoLevel.PredictionCounterSize = 3
Predictor1.TwoLevel.SpeculativeUpdates = False
Predictor2.TwoLevel.HistoryTableSize = 1
Predictor2.TwoLevel.HistorySize = 12
Predictor2.TwoLevel.PredictionCounterSize = 2
Predictor2.TwoLevel.SpeculativeUpdates = True


;
; Simulation Statistics
;

; Global statistics
[ Global ]

X86 instructions  = 134034748
Cycles = 20398858
Time = 468.4
CyclesPerSecond = 43547
MemoryUsed = 67010560
MemoryUsedMax = 107220992

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 41238
Dispatch.Uop.add = 66911738
Dispatch.Uop.sub = 33533886
Dispatch.Uop.mult = 221
Dispatch.Uop.div = 63
Dispatch.Uop.effaddr = 33561114
Dispatch.Uop.and = 10118
Dispatch.Uop.or = 989
Dispatch.Uop.xor = 2330
Dispatch.Uop.not = 44
Dispatch.Uop.shift = 1602
Dispatch.Uop.sign = 89
Dispatch.Uop.fmove = 8
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 33507737
Dispatch.Uop.store = 20465
Dispatch.Uop.call-direct = 1852
Dispatch.Uop.call-indirect = 433
Dispatch.Uop.ret = 2005
Dispatch.Uop.jump-direct = 1603
Dispatch.Uop.jump-indirect = 545
Dispatch.Uop.branch = 33531677
Dispatch.Uop.ibranch = 811
Dispatch.Uop.syscall = 104
Dispatch.Uop.roiend = 0

Dispatch.Integer = 134048260
Dispatch.Logic = 15172
Dispatch.FloatingPoint = 8
Dispatch.Memory = 33528202
Dispatch.Ctrl = 33538926
Dispatch.Total = 201130672
Dispatch.IPC = 9.86
Dispatch.DutyCycle = 1.232

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 39102
Issue.Uop.add = 66906505
Issue.Uop.sub = 33526283
Issue.Uop.mult = 139
Issue.Uop.div = 39
Issue.Uop.effaddr = 33550142
Issue.Uop.and = 7121
Issue.Uop.or = 648
Issue.Uop.xor = 1679
Issue.Uop.not = 34
Issue.Uop.shift = 1107
Issue.Uop.sign = 59
Issue.Uop.fmove = 8
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 33499331
Issue.Uop.store = 12917
Issue.Uop.call-direct = 1754
Issue.Uop.call-indirect = 334
Issue.Uop.ret = 1310
Issue.Uop.jump-direct = 1494
Issue.Uop.jump-indirect = 130
Issue.Uop.branch = 33524536
Issue.Uop.ibranch = 290
Issue.Uop.syscall = 104
Issue.Uop.roiend = 0

Issue.Integer = 134022210
Issue.Logic = 10648
Issue.FloatingPoint = 8
Issue.Memory = 33512248
Issue.Ctrl = 33529848
Issue.Total = 201075066
Issue.IPC = 9.857
Issue.DutyCycle = 1.232

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 36005
Commit.Uop.add = 66901314
Commit.Uop.sub = 33521185
Commit.Uop.mult = 131
Commit.Uop.div = 27
Commit.Uop.effaddr = 33535288
Commit.Uop.and = 4802
Commit.Uop.or = 512
Commit.Uop.xor = 1181
Commit.Uop.not = 24
Commit.Uop.shift = 825
Commit.Uop.sign = 51
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 33491852
Commit.Uop.store = 10073
Commit.Uop.call-direct = 736
Commit.Uop.call-indirect = 289
Commit.Uop.ret = 1000
Commit.Uop.jump-direct = 520
Commit.Uop.jump-indirect = 123
Commit.Uop.branch = 33521292
Commit.Uop.ibranch = 171
Commit.Uop.syscall = 84
Commit.Uop.roiend = 0

Commit.Integer = 133993950
Commit.Logic = 7395
Commit.FloatingPoint = 0
Commit.Memory = 33501925
Commit.Ctrl = 33524131
Commit.Total = 201027485
Commit.IPC = 9.855
Commit.DutyCycle = 1.232

; Committed branches
;    Squashed - Number of mispredicted uops squashed from the ROB
;    Branches - Number of committed control uops
;    Mispred - Number of mispredicted branches in the correct path
;    PredAcc - Prediction accuracy
Commit.Retried = 0
Commit.Squashed = 102067
Commit.Branches = 33524131
Commit.DirectBranches = 1256
Commit.IndirectBranches = 1412
Commit.ConditionalBranches = 33521463
Commit.Mispred = 2477
Commit.MispredDirectBranches = 0
Commit.MispredIndirectBranches = 385
Commit.MispredConditionalBranches = 2092
Commit.PredAcc = 0.9999

BTB.Accesses = 33564069
BTB.Hits = 33545222


; Statistics for core 0
[ c0 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 12537208
fu.IntAdd.Denied = 2486
fu.IntAdd.WaitingTime = 0.0003677
fu.IntMult.Accesses = 17
fu.IntMult.Denied = 0
fu.IntMult.WaitingTime = 0
fu.IntDiv.Accesses = 5
fu.IntDiv.Denied = 0
fu.IntDiv.WaitingTime = 0
fu.Effaddr.Accesses = 4187648
fu.Effaddr.Denied = 251
fu.Effaddr.WaitingTime = 4.776e-05
fu.Logic.Accesses = 1220
fu.Logic.Denied = 11
fu.Logic.WaitingTime = 0.01721
fu.FPSimple.Accesses = 0
fu.FPSimple.Denied = 0
fu.FPSimple.WaitingTime = 0
fu.FPAdd.Accesses = 0
fu.FPAdd.Denied = 0
fu.FPAdd.WaitingTime = 0
fu.FPMult.Accesses = 0
fu.FPMult.Denied = 0
fu.FPMult.WaitingTime = 0
fu.FPDiv.Accesses = 0
fu.FPDiv.Denied = 0
fu.FPDiv.WaitingTime = 0
fu.FPComplex.Accesses = 0
fu.FPComplex.Denied = 0
fu.FPComplex.WaitingTime = 0

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 25094463
Dispatch.Stall.spec = 11168
Dispatch.Stall.uopq = 256782
Dispatch.Stall.rob = 137780887
Dispatch.Stall.iq = 47564
Dispatch.Stall.lsq = 0
Dispatch.Stall.rename = 0
Dispatch.Stall.ctx = 0

Commit.Cycles.BandWidth-0 = 16042914
Commit.Cycles.BandWidth-1 = 172683
Commit.Cycles.BandWidth-2 = 2466
Commit.Cycles.BandWidth-3 = 377
Commit.Cycles.BandWidth-4 = 275
Commit.Cycles.BandWidth-5 = 171819
Commit.Cycles.BandWidth-6 = 4005628
Commit.Cycles.BandWidth-7 = 38
Commit.Cycles.BandWidth-8 = 2658

Commit.Stall.used = 2658
Commit.Stall.empty = 20853
Commit.Stall.issued = 284
Commit.Stall.alu = 8358053
Commit.Stall.load = 725
Commit.Stall.spec_store = 682
Commit.Stall.load_l1 = 1159
Commit.Stall.spec_store_l1 = 304
Commit.Stall.load_l2 = 937
Commit.Stall.spec_store_l2 = 144
Commit.Stall.load_llc = 12007757
Commit.Stall.spec_store_llc = 4713
Commit.Stall.store_port = 589
Commit.Stall.store_l1 = 0
Commit.Stall.store_l2 = 0
Commit.Stall.store_llc = 0

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 5071
Dispatch.Uop.add = 8352712
Dispatch.Uop.sub = 4185956
Dispatch.Uop.mult = 28
Dispatch.Uop.div = 8
Dispatch.Uop.effaddr = 4188868
Dispatch.Uop.and = 1125
Dispatch.Uop.or = 123
Dispatch.Uop.xor = 284
Dispatch.Uop.not = 5
Dispatch.Uop.shift = 193
Dispatch.Uop.sign = 12
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 4182495
Dispatch.Uop.store = 2209
Dispatch.Uop.call-direct = 205
Dispatch.Uop.call-indirect = 45
Dispatch.Uop.ret = 224
Dispatch.Uop.jump-direct = 182
Dispatch.Uop.jump-indirect = 69
Dispatch.Uop.branch = 4185705
Dispatch.Uop.ibranch = 100
Dispatch.Uop.syscall = 12
Dispatch.Uop.roiend = 0

Dispatch.Integer = 16732643
Dispatch.Logic = 1742
Dispatch.FloatingPoint = 0
Dispatch.Memory = 4184704
Dispatch.Ctrl = 4186530
Dispatch.Total = 25105631
Dispatch.IPC = 1.231
Dispatch.DutyCycle = 0.1538

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 4814
Issue.Uop.add = 8352124
Issue.Uop.sub = 4185084
Issue.Uop.mult = 17
Issue.Uop.div = 5
Issue.Uop.effaddr = 4187648
Issue.Uop.and = 791
Issue.Uop.or = 85
Issue.Uop.xor = 201
Issue.Uop.not = 4
Issue.Uop.shift = 132
Issue.Uop.sign = 7
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 4181584
Issue.Uop.store = 1423
Issue.Uop.call-direct = 196
Issue.Uop.call-indirect = 36
Issue.Uop.ret = 145
Issue.Uop.jump-direct = 169
Issue.Uop.jump-indirect = 17
Issue.Uop.branch = 4184900
Issue.Uop.ibranch = 38
Issue.Uop.syscall = 12
Issue.Uop.roiend = 0

Issue.Integer = 16729692
Issue.Logic = 1220
Issue.FloatingPoint = 0
Issue.Memory = 4183007
Issue.Ctrl = 4185501
Issue.Total = 25099432
Issue.IPC = 1.23
Issue.DutyCycle = 0.1538

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 4468
Commit.Uop.add = 8351520
Commit.Uop.sub = 4184504
Commit.Uop.mult = 16
Commit.Uop.div = 3
Commit.Uop.effaddr = 4186085
Commit.Uop.and = 553
Commit.Uop.or = 61
Commit.Uop.xor = 139
Commit.Uop.not = 3
Commit.Uop.shift = 99
Commit.Uop.sign = 6
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 4180780
Commit.Uop.store = 1135
Commit.Uop.call-direct = 83
Commit.Uop.call-indirect = 29
Commit.Uop.ret = 110
Commit.Uop.jump-direct = 56
Commit.Uop.jump-indirect = 15
Commit.Uop.branch = 4184544
Commit.Uop.ibranch = 21
Commit.Uop.syscall = 9
Commit.Uop.roiend = 0

Commit.Integer = 16726596
Commit.Logic = 861
Commit.FloatingPoint = 0
Commit.Memory = 4181915
Commit.Ctrl = 4184858
Commit.Total = 25094239
Commit.IPC = 1.23
Commit.DutyCycle = 0.1538

; Committed branches
;    Squashed - Number of mispredicted uops squashed from the ROB
;    Branches - Number of committed control uops
;    Mispred - Number of mispredicted branches in the correct path
;    PredAcc - Prediction accuracy
Commit.Retried = 0
Commit.Squashed = 11168
Commit.Branches = 4184858
Commit.DirectBranches = 139
Commit.IndirectBranches = 154
Commit.ConditionalBranches = 4184565
Commit.Mispred = 270
Commit.MispredDirectBranches = 0
Commit.MispredIndirectBranches = 41
Commit.MispredConditionalBranches = 229
Commit.PredAcc = 0.9999

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point register file)
;    Size - Available size
;    Occupancy - Average number of occupied entries
;    Full - Number of cycles when the structure was full
;    Reads, Writes - Accesses to the structure

BTB.Accesses = 4189375
BTB.Hits = 4187352


; Statistics for core 0 - thread 0
[ c0t0 ]

Number of committed instructions: 16731668
Number of cycles till sim-point ends: 0

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 5071
Dispatch.Uop.add = 8352712
Dispatch.Uop.sub = 4185956
Dispatch.Uop.mult = 28
Dispatch.Uop.div = 8
Dispatch.Uop.effaddr = 4188868
Dispatch.Uop.and = 1125
Dispatch.Uop.or = 123
Dispatch.Uop.xor = 284
Dispatch.Uop.not = 5
Dispatch.Uop.shift = 193
Dispatch.Uop.sign = 12
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 4182495
Dispatch.Uop.store = 2209
Dispatch.Uop.call-direct = 205
Dispatch.Uop.call-indirect = 45
Dispatch.Uop.ret = 224
Dispatch.Uop.jump-direct = 182
Dispatch.Uop.jump-indirect = 69
Dispatch.Uop.branch = 4185705
Dispatch.Uop.ibranch = 100
Dispatch.Uop.syscall = 12
Dispatch.Uop.roiend = 0

Dispatch.Integer = 16732643
Dispatch.Logic = 1742
Dispatch.FloatingPoint = 0
Dispatch.Memory = 4184704
Dispatch.Ctrl = 4186530
Dispatch.Total = 25105631
Dispatch.IPC = 1.231
Dispatch.DutyCycle = 0.1538

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 4814
Issue.Uop.add = 8352124
Issue.Uop.sub = 4185084
Issue.Uop.mult = 17
Issue.Uop.div = 5
Issue.Uop.effaddr = 4187648
Issue.Uop.and = 791
Issue.Uop.or = 85
Issue.Uop.xor = 201
Issue.Uop.not = 4
Issue.Uop.shift = 132
Issue.Uop.sign = 7
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 4181584
Issue.Uop.store = 1423
Issue.Uop.call-direct = 196
Issue.Uop.call-indirect = 36
Issue.Uop.ret = 145
Issue.Uop.jump-direct = 169
Issue.Uop.jump-indirect = 17
Issue.Uop.branch = 4184900
Issue.Uop.ibranch = 38
Issue.Uop.syscall = 12
Issue.Uop.roiend = 0

Issue.Integer = 16729692
Issue.Logic = 1220
Issue.FloatingPoint = 0
Issue.Memory = 4183007
Issue.Ctrl = 4185501
Issue.Total = 25099432
Issue.IPC = 1.23
Issue.DutyCycle = 0.1538

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 4468
Commit.Uop.add = 8351520
Commit.Uop.sub = 4184504
Commit.Uop.mult = 16
Commit.Uop.div = 3
Commit.Uop.effaddr = 4186085
Commit.Uop.and = 553
Commit.Uop.or = 61
Commit.Uop.xor = 139
Commit.Uop.not = 3
Commit.Uop.shift = 99
Commit.Uop.sign = 6
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 4180780
Commit.Uop.store = 1135
Commit.Uop.call-direct = 83
Commit.Uop.call-indirect = 29
Commit.Uop.ret = 110
Commit.Uop.jump-direct = 56
Commit.Uop.jump-indirect = 15
Commit.Uop.branch = 4184544
Commit.Uop.ibranch = 21
Commit.Uop.syscall = 9
Commit.Uop.roiend = 0

Commit.Integer = 16726596
Commit.Logic = 861
Commit.FloatingPoint = 0
Commit.Memory = 4181915
Commit.Ctrl = 4184858
Commit.Total = 25094239
Commit.IPC = 1.23
Commit.DutyCycle = 0.1538

; Committed branches
;    Squashed - Number of mispredicted uops squashed from the ROB
;    Branches - Number of committed control uops
;    Mispred - Number of mispredicted branches in the correct path
;    PredAcc - Prediction accuracy
Commit.Retried = 0
Commit.Squashed = 11168
Commit.Branches = 4184858
Commit.DirectBranches = 139
Commit.IndirectBranches = 154
Commit.ConditionalBranches = 4184565
Commit.Mispred = 270
Commit.MispredDirectBranches = 0
Commit.MispredIndirectBranches = 41
Commit.MispredConditionalBranches = 229
Commit.PredAcc = 0.9999

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 224
ROB.Full = 0
ROB.Reads = 25094239
ROB.Writes = 25105631
IQ.Size = 128
IQ.Full = 0
IQ.Reads = 20916425
IQ.Writes = 20920927
IQ.WakeupAccesses = 25099665
LSQ.Size = 128
LSQ.Full = 0
LSQ.Reads = 4183007
LSQ.Writes = 4184704
RF_Int.Size = 232
RF_Int.Full = 0
RF_Int.Reads = 33455799
RF_Int.Writes = 20911746
RF_Fp.Size = 232
RF_Fp.Full = 0
RF_Fp.Reads = 0
RF_Fp.Writes = 0
RAT.IntReads = 33463654
RAT.IntWrites = 16731589
RAT.FpReads = 0
RAT.FpWrites = 0
BTB.Accesses = 4189375
BTB.Hits = 4187352


; Statistics for core 1
[ c1 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 12572340
fu.IntAdd.Denied = 2485
fu.IntAdd.WaitingTime = 0.0003666
fu.IntMult.Accesses = 17
fu.IntMult.Denied = 0
fu.IntMult.WaitingTime = 0
fu.IntDiv.Accesses = 4
fu.IntDiv.Denied = 0
fu.IntDiv.WaitingTime = 0
fu.Effaddr.Accesses = 4199384
fu.Effaddr.Denied = 239
fu.Effaddr.WaitingTime = 5.62e-05
fu.Logic.Accesses = 1214
fu.Logic.Denied = 11
fu.Logic.WaitingTime = 0.0173
fu.FPSimple.Accesses = 0
fu.FPSimple.Denied = 0
fu.FPSimple.WaitingTime = 0
fu.FPAdd.Accesses = 0
fu.FPAdd.Denied = 0
fu.FPAdd.WaitingTime = 0
fu.FPMult.Accesses = 0
fu.FPMult.Denied = 0
fu.FPMult.WaitingTime = 0
fu.FPDiv.Accesses = 0
fu.FPDiv.Denied = 0
fu.FPDiv.WaitingTime = 0
fu.FPComplex.Accesses = 0
fu.FPComplex.Denied = 0
fu.FPComplex.WaitingTime = 0

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 25164734
Dispatch.Stall.spec = 11296
Dispatch.Stall.uopq = 239163
Dispatch.Stall.rob = 137727953
Dispatch.Stall.iq = 47718
Dispatch.Stall.lsq = 0
Dispatch.Stall.rename = 0
Dispatch.Stall.ctx = 0

Commit.Cycles.BandWidth-0 = 16030884
Commit.Cycles.BandWidth-1 = 172999
Commit.Cycles.BandWidth-2 = 2455
Commit.Cycles.BandWidth-3 = 386
Commit.Cycles.BandWidth-4 = 279
Commit.Cycles.BandWidth-5 = 172138
Commit.Cycles.BandWidth-6 = 4017030
Commit.Cycles.BandWidth-7 = 39
Commit.Cycles.BandWidth-8 = 2648

Commit.Stall.used = 2648
Commit.Stall.empty = 18259
Commit.Stall.issued = 293
Commit.Stall.alu = 8381465
Commit.Stall.load = 762
Commit.Stall.spec_store = 701
Commit.Stall.load_l1 = 1150
Commit.Stall.spec_store_l1 = 637
Commit.Stall.load_l2 = 957
Commit.Stall.spec_store_l2 = 131
Commit.Stall.load_llc = 11986999
Commit.Stall.spec_store_llc = 4266
Commit.Stall.store_port = 590
Commit.Stall.store_l1 = 0
Commit.Stall.store_l2 = 0
Commit.Stall.store_llc = 0

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 5061
Dispatch.Uop.add = 8376136
Dispatch.Uop.sub = 4197706
Dispatch.Uop.mult = 28
Dispatch.Uop.div = 8
Dispatch.Uop.effaddr = 4200602
Dispatch.Uop.and = 1141
Dispatch.Uop.or = 125
Dispatch.Uop.xor = 286
Dispatch.Uop.not = 5
Dispatch.Uop.shift = 191
Dispatch.Uop.sign = 10
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 4194240
Dispatch.Uop.store = 2189
Dispatch.Uop.call-direct = 205
Dispatch.Uop.call-indirect = 45
Dispatch.Uop.ret = 224
Dispatch.Uop.jump-direct = 179
Dispatch.Uop.jump-indirect = 68
Dispatch.Uop.branch = 4197470
Dispatch.Uop.ibranch = 100
Dispatch.Uop.syscall = 11
Dispatch.Uop.roiend = 0

Dispatch.Integer = 16779541
Dispatch.Logic = 1758
Dispatch.FloatingPoint = 0
Dispatch.Memory = 4196429
Dispatch.Ctrl = 4198291
Dispatch.Total = 25176030
Dispatch.IPC = 1.234
Dispatch.DutyCycle = 0.1543

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 4804
Issue.Uop.add = 8375554
Issue.Uop.sub = 4196786
Issue.Uop.mult = 17
Issue.Uop.div = 4
Issue.Uop.effaddr = 4199384
Issue.Uop.and = 787
Issue.Uop.or = 85
Issue.Uop.xor = 201
Issue.Uop.not = 4
Issue.Uop.shift = 130
Issue.Uop.sign = 7
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 4193312
Issue.Uop.store = 1416
Issue.Uop.call-direct = 195
Issue.Uop.call-indirect = 35
Issue.Uop.ret = 145
Issue.Uop.jump-direct = 166
Issue.Uop.jump-indirect = 17
Issue.Uop.branch = 4196617
Issue.Uop.ibranch = 38
Issue.Uop.syscall = 11
Issue.Uop.roiend = 0

Issue.Integer = 16776549
Issue.Logic = 1214
Issue.FloatingPoint = 0
Issue.Memory = 4194728
Issue.Ctrl = 4197213
Issue.Total = 25169715
Issue.IPC = 1.234
Issue.DutyCycle = 0.1542

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 4468
Commit.Uop.add = 8374944
Commit.Uop.sub = 4196216
Commit.Uop.mult = 16
Commit.Uop.div = 3
Commit.Uop.effaddr = 4197797
Commit.Uop.and = 553
Commit.Uop.or = 61
Commit.Uop.xor = 139
Commit.Uop.not = 3
Commit.Uop.shift = 99
Commit.Uop.sign = 6
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 4192491
Commit.Uop.store = 1135
Commit.Uop.call-direct = 83
Commit.Uop.call-indirect = 29
Commit.Uop.ret = 110
Commit.Uop.jump-direct = 56
Commit.Uop.jump-indirect = 15
Commit.Uop.branch = 4196256
Commit.Uop.ibranch = 21
Commit.Uop.syscall = 9
Commit.Uop.roiend = 0

Commit.Integer = 16773444
Commit.Logic = 861
Commit.FloatingPoint = 0
Commit.Memory = 4193626
Commit.Ctrl = 4196570
Commit.Total = 25164510
Commit.IPC = 1.234
Commit.DutyCycle = 0.1542

; Committed branches
;    Squashed - Number of mispredicted uops squashed from the ROB
;    Branches - Number of committed control uops
;    Mispred - Number of mispredicted branches in the correct path
;    PredAcc - Prediction accuracy
Commit.Retried = 0
Commit.Squashed = 11296
Commit.Branches = 4196570
Commit.DirectBranches = 139
Commit.IndirectBranches = 154
Commit.ConditionalBranches = 4196277
Commit.Mispred = 270
Commit.MispredDirectBranches = 0
Commit.MispredIndirectBranches = 41
Commit.MispredConditionalBranches = 229
Commit.PredAcc = 0.9999

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point register file)
;    Size - Available size
;    Occupancy - Average number of occupied entries
;    Full - Number of cycles when the structure was full
;    Reads, Writes - Accesses to the structure

BTB.Accesses = 4201108
BTB.Hits = 4199072


; Statistics for core 1 - thread 0
[ c1t0 ]

Number of committed instructions: 16778516
Number of cycles till sim-point ends: 0

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 5061
Dispatch.Uop.add = 8376136
Dispatch.Uop.sub = 4197706
Dispatch.Uop.mult = 28
Dispatch.Uop.div = 8
Dispatch.Uop.effaddr = 4200602
Dispatch.Uop.and = 1141
Dispatch.Uop.or = 125
Dispatch.Uop.xor = 286
Dispatch.Uop.not = 5
Dispatch.Uop.shift = 191
Dispatch.Uop.sign = 10
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 4194240
Dispatch.Uop.store = 2189
Dispatch.Uop.call-direct = 205
Dispatch.Uop.call-indirect = 45
Dispatch.Uop.ret = 224
Dispatch.Uop.jump-direct = 179
Dispatch.Uop.jump-indirect = 68
Dispatch.Uop.branch = 4197470
Dispatch.Uop.ibranch = 100
Dispatch.Uop.syscall = 11
Dispatch.Uop.roiend = 0

Dispatch.Integer = 16779541
Dispatch.Logic = 1758
Dispatch.FloatingPoint = 0
Dispatch.Memory = 4196429
Dispatch.Ctrl = 4198291
Dispatch.Total = 25176030
Dispatch.IPC = 1.234
Dispatch.DutyCycle = 0.1543

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 4804
Issue.Uop.add = 8375554
Issue.Uop.sub = 4196786
Issue.Uop.mult = 17
Issue.Uop.div = 4
Issue.Uop.effaddr = 4199384
Issue.Uop.and = 787
Issue.Uop.or = 85
Issue.Uop.xor = 201
Issue.Uop.not = 4
Issue.Uop.shift = 130
Issue.Uop.sign = 7
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 4193312
Issue.Uop.store = 1416
Issue.Uop.call-direct = 195
Issue.Uop.call-indirect = 35
Issue.Uop.ret = 145
Issue.Uop.jump-direct = 166
Issue.Uop.jump-indirect = 17
Issue.Uop.branch = 4196617
Issue.Uop.ibranch = 38
Issue.Uop.syscall = 11
Issue.Uop.roiend = 0

Issue.Integer = 16776549
Issue.Logic = 1214
Issue.FloatingPoint = 0
Issue.Memory = 4194728
Issue.Ctrl = 4197213
Issue.Total = 25169715
Issue.IPC = 1.234
Issue.DutyCycle = 0.1542

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 4468
Commit.Uop.add = 8374944
Commit.Uop.sub = 4196216
Commit.Uop.mult = 16
Commit.Uop.div = 3
Commit.Uop.effaddr = 4197797
Commit.Uop.and = 553
Commit.Uop.or = 61
Commit.Uop.xor = 139
Commit.Uop.not = 3
Commit.Uop.shift = 99
Commit.Uop.sign = 6
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 4192491
Commit.Uop.store = 1135
Commit.Uop.call-direct = 83
Commit.Uop.call-indirect = 29
Commit.Uop.ret = 110
Commit.Uop.jump-direct = 56
Commit.Uop.jump-indirect = 15
Commit.Uop.branch = 4196256
Commit.Uop.ibranch = 21
Commit.Uop.syscall = 9
Commit.Uop.roiend = 0

Commit.Integer = 16773444
Commit.Logic = 861
Commit.FloatingPoint = 0
Commit.Memory = 4193626
Commit.Ctrl = 4196570
Commit.Total = 25164510
Commit.IPC = 1.234
Commit.DutyCycle = 0.1542

; Committed branches
;    Squashed - Number of mispredicted uops squashed from the ROB
;    Branches - Number of committed control uops
;    Mispred - Number of mispredicted branches in the correct path
;    PredAcc - Prediction accuracy
Commit.Retried = 0
Commit.Squashed = 11296
Commit.Branches = 4196570
Commit.DirectBranches = 139
Commit.IndirectBranches = 154
Commit.ConditionalBranches = 4196277
Commit.Mispred = 270
Commit.MispredDirectBranches = 0
Commit.MispredIndirectBranches = 41
Commit.MispredConditionalBranches = 229
Commit.PredAcc = 0.9999

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 224
ROB.Full = 0
ROB.Reads = 25164510
ROB.Writes = 25176030
IQ.Size = 128
IQ.Full = 0
IQ.Reads = 20974987
IQ.Writes = 20979601
IQ.WakeupAccesses = 25169902
LSQ.Size = 128
LSQ.Full = 0
LSQ.Reads = 4194728
LSQ.Writes = 4196429
RF_Int.Size = 232
RF_Int.Full = 0
RF_Int.Reads = 33549506
RF_Int.Writes = 20970289
RF_Fp.Size = 232
RF_Fp.Full = 0
RF_Fp.Reads = 0
RF_Fp.Writes = 0
RAT.IntReads = 33557455
RAT.IntWrites = 16778493
RAT.FpReads = 0
RAT.FpWrites = 0
BTB.Accesses = 4201108
BTB.Hits = 4199072


; Statistics for core 2
[ c2 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 12595105
fu.IntAdd.Denied = 2632
fu.IntAdd.WaitingTime = 0.0003689
fu.IntMult.Accesses = 18
fu.IntMult.Denied = 0
fu.IntMult.WaitingTime = 0
fu.IntDiv.Accesses = 5
fu.IntDiv.Denied = 0
fu.IntDiv.WaitingTime = 0
fu.Effaddr.Accesses = 4208122
fu.Effaddr.Denied = 348
fu.Effaddr.WaitingTime = 7.747e-05
fu.Logic.Accesses = 1498
fu.Logic.Denied = 13
fu.Logic.WaitingTime = 0.01535
fu.FPSimple.Accesses = 0
fu.FPSimple.Denied = 0
fu.FPSimple.WaitingTime = 0
fu.FPAdd.Accesses = 0
fu.FPAdd.Denied = 0
fu.FPAdd.WaitingTime = 0
fu.FPMult.Accesses = 0
fu.FPMult.Denied = 0
fu.FPMult.WaitingTime = 0
fu.FPDiv.Accesses = 0
fu.FPDiv.Denied = 0
fu.FPDiv.WaitingTime = 0
fu.FPComplex.Accesses = 0
fu.FPComplex.Denied = 0
fu.FPComplex.WaitingTime = 0

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 25211231
Dispatch.Stall.spec = 14873
Dispatch.Stall.uopq = 365531
Dispatch.Stall.rob = 137551464
Dispatch.Stall.iq = 47718
Dispatch.Stall.lsq = 0
Dispatch.Stall.rename = 0
Dispatch.Stall.ctx = 47

Commit.Cycles.BandWidth-0 = 16024244
Commit.Cycles.BandWidth-1 = 171730
Commit.Cycles.BandWidth-2 = 2605
Commit.Cycles.BandWidth-3 = 565
Commit.Cycles.BandWidth-4 = 339
Commit.Cycles.BandWidth-5 = 170568
Commit.Cycles.BandWidth-6 = 4026003
Commit.Cycles.BandWidth-7 = 50
Commit.Cycles.BandWidth-8 = 2754

Commit.Stall.used = 2754
Commit.Stall.empty = 25419
Commit.Stall.issued = 405
Commit.Stall.alu = 8396685
Commit.Stall.load = 1105
Commit.Stall.spec_store = 885
Commit.Stall.load_l1 = 1089
Commit.Stall.spec_store_l1 = 531
Commit.Stall.load_l2 = 1008
Commit.Stall.spec_store_l2 = 201
Commit.Stall.load_llc = 11961864
Commit.Stall.spec_store_llc = 6179
Commit.Stall.store_port = 733
Commit.Stall.store_l1 = 0
Commit.Stall.store_l2 = 0
Commit.Stall.store_llc = 0

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 5257
Dispatch.Uop.add = 8391303
Dispatch.Uop.sub = 4205616
Dispatch.Uop.mult = 28
Dispatch.Uop.div = 9
Dispatch.Uop.effaddr = 4209699
Dispatch.Uop.and = 1425
Dispatch.Uop.or = 144
Dispatch.Uop.xor = 325
Dispatch.Uop.not = 6
Dispatch.Uop.shift = 208
Dispatch.Uop.sign = 11
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 4202648
Dispatch.Uop.store = 3055
Dispatch.Uop.call-direct = 261
Dispatch.Uop.call-indirect = 74
Dispatch.Uop.ret = 289
Dispatch.Uop.jump-direct = 243
Dispatch.Uop.jump-indirect = 78
Dispatch.Uop.branch = 4205291
Dispatch.Uop.ibranch = 118
Dispatch.Uop.syscall = 16
Dispatch.Uop.roiend = 0

Dispatch.Integer = 16811912
Dispatch.Logic = 2119
Dispatch.FloatingPoint = 0
Dispatch.Memory = 4205703
Dispatch.Ctrl = 4206354
Dispatch.Total = 25226104
Dispatch.IPC = 1.237
Dispatch.DutyCycle = 0.1546

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 4974
Issue.Uop.add = 8390527
Issue.Uop.sub = 4204578
Issue.Uop.mult = 18
Issue.Uop.div = 5
Issue.Uop.effaddr = 4208122
Issue.Uop.and = 1000
Issue.Uop.or = 97
Issue.Uop.xor = 240
Issue.Uop.not = 5
Issue.Uop.shift = 148
Issue.Uop.sign = 8
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 4201366
Issue.Uop.store = 1908
Issue.Uop.call-direct = 248
Issue.Uop.call-indirect = 54
Issue.Uop.ret = 192
Issue.Uop.jump-direct = 228
Issue.Uop.jump-indirect = 19
Issue.Uop.branch = 4204275
Issue.Uop.ibranch = 39
Issue.Uop.syscall = 16
Issue.Uop.roiend = 0

Issue.Integer = 16808224
Issue.Logic = 1498
Issue.FloatingPoint = 0
Issue.Memory = 4203274
Issue.Ctrl = 4205055
Issue.Total = 25218067
Issue.IPC = 1.236
Issue.DutyCycle = 0.1545

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 4555
Commit.Uop.add = 8389838
Commit.Uop.sub = 4203855
Commit.Uop.mult = 17
Commit.Uop.div = 4
Commit.Uop.effaddr = 4205921
Commit.Uop.and = 679
Commit.Uop.or = 69
Commit.Uop.xor = 162
Commit.Uop.not = 3
Commit.Uop.shift = 110
Commit.Uop.sign = 7
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 4200285
Commit.Uop.store = 1466
Commit.Uop.call-direct = 107
Commit.Uop.call-indirect = 48
Commit.Uop.ret = 150
Commit.Uop.jump-direct = 80
Commit.Uop.jump-indirect = 16
Commit.Uop.branch = 4203824
Commit.Uop.ibranch = 22
Commit.Uop.syscall = 13
Commit.Uop.roiend = 0

Commit.Integer = 16804190
Commit.Logic = 1030
Commit.FloatingPoint = 0
Commit.Memory = 4201751
Commit.Ctrl = 4204247
Commit.Total = 25211231
Commit.IPC = 1.236
Commit.DutyCycle = 0.1545

; Committed branches
;    Squashed - Number of mispredicted uops squashed from the ROB
;    Branches - Number of committed control uops
;    Mispred - Number of mispredicted branches in the correct path
;    PredAcc - Prediction accuracy
Commit.Retried = 0
Commit.Squashed = 14873
Commit.Branches = 4204247
Commit.DirectBranches = 187
Commit.IndirectBranches = 214
Commit.ConditionalBranches = 4203846
Commit.Mispred = 378
Commit.MispredDirectBranches = 0
Commit.MispredIndirectBranches = 60
Commit.MispredConditionalBranches = 318
Commit.PredAcc = 0.9999

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point register file)
;    Size - Available size
;    Occupancy - Average number of occupied entries
;    Full - Number of cycles when the structure was full
;    Reads, Writes - Accesses to the structure

BTB.Accesses = 4209995
BTB.Hits = 4207222


; Statistics for core 2 - thread 0
[ c2t0 ]

Number of committed instructions: 16809336
Number of cycles till sim-point ends: 0

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 5257
Dispatch.Uop.add = 8391303
Dispatch.Uop.sub = 4205616
Dispatch.Uop.mult = 28
Dispatch.Uop.div = 9
Dispatch.Uop.effaddr = 4209699
Dispatch.Uop.and = 1425
Dispatch.Uop.or = 144
Dispatch.Uop.xor = 325
Dispatch.Uop.not = 6
Dispatch.Uop.shift = 208
Dispatch.Uop.sign = 11
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 4202648
Dispatch.Uop.store = 3055
Dispatch.Uop.call-direct = 261
Dispatch.Uop.call-indirect = 74
Dispatch.Uop.ret = 289
Dispatch.Uop.jump-direct = 243
Dispatch.Uop.jump-indirect = 78
Dispatch.Uop.branch = 4205291
Dispatch.Uop.ibranch = 118
Dispatch.Uop.syscall = 16
Dispatch.Uop.roiend = 0

Dispatch.Integer = 16811912
Dispatch.Logic = 2119
Dispatch.FloatingPoint = 0
Dispatch.Memory = 4205703
Dispatch.Ctrl = 4206354
Dispatch.Total = 25226104
Dispatch.IPC = 1.237
Dispatch.DutyCycle = 0.1546

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 4974
Issue.Uop.add = 8390527
Issue.Uop.sub = 4204578
Issue.Uop.mult = 18
Issue.Uop.div = 5
Issue.Uop.effaddr = 4208122
Issue.Uop.and = 1000
Issue.Uop.or = 97
Issue.Uop.xor = 240
Issue.Uop.not = 5
Issue.Uop.shift = 148
Issue.Uop.sign = 8
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 4201366
Issue.Uop.store = 1908
Issue.Uop.call-direct = 248
Issue.Uop.call-indirect = 54
Issue.Uop.ret = 192
Issue.Uop.jump-direct = 228
Issue.Uop.jump-indirect = 19
Issue.Uop.branch = 4204275
Issue.Uop.ibranch = 39
Issue.Uop.syscall = 16
Issue.Uop.roiend = 0

Issue.Integer = 16808224
Issue.Logic = 1498
Issue.FloatingPoint = 0
Issue.Memory = 4203274
Issue.Ctrl = 4205055
Issue.Total = 25218067
Issue.IPC = 1.236
Issue.DutyCycle = 0.1545

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 4555
Commit.Uop.add = 8389838
Commit.Uop.sub = 4203855
Commit.Uop.mult = 17
Commit.Uop.div = 4
Commit.Uop.effaddr = 4205921
Commit.Uop.and = 679
Commit.Uop.or = 69
Commit.Uop.xor = 162
Commit.Uop.not = 3
Commit.Uop.shift = 110
Commit.Uop.sign = 7
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 4200285
Commit.Uop.store = 1466
Commit.Uop.call-direct = 107
Commit.Uop.call-indirect = 48
Commit.Uop.ret = 150
Commit.Uop.jump-direct = 80
Commit.Uop.jump-indirect = 16
Commit.Uop.branch = 4203824
Commit.Uop.ibranch = 22
Commit.Uop.syscall = 13
Commit.Uop.roiend = 0

Commit.Integer = 16804190
Commit.Logic = 1030
Commit.FloatingPoint = 0
Commit.Memory = 4201751
Commit.Ctrl = 4204247
Commit.Total = 25211231
Commit.IPC = 1.236
Commit.DutyCycle = 0.1545

; Committed branches
;    Squashed - Number of mispredicted uops squashed from the ROB
;    Branches - Number of committed control uops
;    Mispred - Number of mispredicted branches in the correct path
;    PredAcc - Prediction accuracy
Commit.Retried = 0
Commit.Squashed = 14873
Commit.Branches = 4204247
Commit.DirectBranches = 187
Commit.IndirectBranches = 214
Commit.ConditionalBranches = 4203846
Commit.Mispred = 378
Commit.MispredDirectBranches = 0
Commit.MispredIndirectBranches = 60
Commit.MispredConditionalBranches = 318
Commit.PredAcc = 0.9999

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 224
ROB.Full = 0
ROB.Reads = 25211231
ROB.Writes = 25226104
IQ.Size = 128
IQ.Full = 0
IQ.Reads = 21014793
IQ.Writes = 21020401
IQ.WakeupAccesses = 25218326
LSQ.Size = 128
LSQ.Full = 0
LSQ.Reads = 4203274
LSQ.Writes = 4205703
RF_Int.Size = 232
RF_Int.Full = 0
RF_Int.Reads = 33613047
RF_Int.Writes = 21010095
RF_Fp.Size = 232
RF_Fp.Full = 0
RF_Fp.Reads = 0
RF_Fp.Writes = 0
RAT.IntReads = 33623285
RAT.IntWrites = 16811840
RAT.FpReads = 0
RAT.FpWrites = 0
BTB.Accesses = 4209995
BTB.Hits = 4207222


; Statistics for core 3
[ c3 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 12577941
fu.IntAdd.Denied = 2487
fu.IntAdd.WaitingTime = 0.0003666
fu.IntMult.Accesses = 17
fu.IntMult.Denied = 0
fu.IntMult.WaitingTime = 0
fu.IntDiv.Accesses = 4
fu.IntDiv.Denied = 0
fu.IntDiv.WaitingTime = 0
fu.Effaddr.Accesses = 4201290
fu.Effaddr.Denied = 254
fu.Effaddr.WaitingTime = 5.974e-05
fu.Logic.Accesses = 1232
fu.Logic.Denied = 21
fu.Logic.WaitingTime = 0.03166
fu.FPSimple.Accesses = 0
fu.FPSimple.Denied = 0
fu.FPSimple.WaitingTime = 0
fu.FPAdd.Accesses = 0
fu.FPAdd.Denied = 0
fu.FPAdd.WaitingTime = 0
fu.FPMult.Accesses = 0
fu.FPMult.Denied = 0
fu.FPMult.WaitingTime = 0
fu.FPDiv.Accesses = 0
fu.FPDiv.Denied = 0
fu.FPDiv.WaitingTime = 0
fu.FPComplex.Accesses = 0
fu.FPComplex.Denied = 0
fu.FPComplex.WaitingTime = 0

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 25175870
Dispatch.Stall.spec = 11258
Dispatch.Stall.uopq = 252625
Dispatch.Stall.rob = 137703547
Dispatch.Stall.iq = 47564
Dispatch.Stall.lsq = 0
Dispatch.Stall.rename = 0
Dispatch.Stall.ctx = 0

Commit.Cycles.BandWidth-0 = 16030979
Commit.Cycles.BandWidth-1 = 171034
Commit.Cycles.BandWidth-2 = 2462
Commit.Cycles.BandWidth-3 = 391
Commit.Cycles.BandWidth-4 = 281
Commit.Cycles.BandWidth-5 = 170208
Commit.Cycles.BandWidth-6 = 4020818
Commit.Cycles.BandWidth-7 = 37
Commit.Cycles.BandWidth-8 = 2648

Commit.Stall.used = 2648
Commit.Stall.empty = 19643
Commit.Stall.issued = 290
Commit.Stall.alu = 8385153
Commit.Stall.load = 714
Commit.Stall.spec_store = 699
Commit.Stall.load_l1 = 1621
Commit.Stall.spec_store_l1 = 317
Commit.Stall.load_l2 = 851
Commit.Stall.spec_store_l2 = 134
Commit.Stall.load_llc = 11980575
Commit.Stall.spec_store_llc = 5638
Commit.Stall.store_port = 575
Commit.Stall.store_l1 = 0
Commit.Stall.store_l2 = 0
Commit.Stall.store_llc = 0

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 5096
Dispatch.Uop.add = 8379854
Dispatch.Uop.sub = 4199520
Dispatch.Uop.mult = 27
Dispatch.Uop.div = 7
Dispatch.Uop.effaddr = 4202480
Dispatch.Uop.and = 1150
Dispatch.Uop.or = 113
Dispatch.Uop.xor = 269
Dispatch.Uop.not = 5
Dispatch.Uop.shift = 197
Dispatch.Uop.sign = 10
Dispatch.Uop.fmove = 2
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 4196048
Dispatch.Uop.store = 2264
Dispatch.Uop.call-direct = 211
Dispatch.Uop.call-indirect = 43
Dispatch.Uop.ret = 226
Dispatch.Uop.jump-direct = 177
Dispatch.Uop.jump-indirect = 63
Dispatch.Uop.branch = 4199253
Dispatch.Uop.ibranch = 102
Dispatch.Uop.syscall = 11
Dispatch.Uop.roiend = 0

Dispatch.Integer = 16786984
Dispatch.Logic = 1744
Dispatch.FloatingPoint = 2
Dispatch.Memory = 4198312
Dispatch.Ctrl = 4200075
Dispatch.Total = 25187128
Dispatch.IPC = 1.235
Dispatch.DutyCycle = 0.1543

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 4843
Issue.Uop.add = 8379266
Issue.Uop.sub = 4198675
Issue.Uop.mult = 17
Issue.Uop.div = 4
Issue.Uop.effaddr = 4201290
Issue.Uop.and = 822
Issue.Uop.or = 72
Issue.Uop.xor = 191
Issue.Uop.not = 4
Issue.Uop.shift = 136
Issue.Uop.sign = 7
Issue.Uop.fmove = 2
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 4195186
Issue.Uop.store = 1453
Issue.Uop.call-direct = 200
Issue.Uop.call-indirect = 34
Issue.Uop.ret = 146
Issue.Uop.jump-direct = 164
Issue.Uop.jump-indirect = 15
Issue.Uop.branch = 4198493
Issue.Uop.ibranch = 38
Issue.Uop.syscall = 11
Issue.Uop.roiend = 0

Issue.Integer = 16784095
Issue.Logic = 1232
Issue.FloatingPoint = 2
Issue.Memory = 4196639
Issue.Ctrl = 4199090
Issue.Total = 25181069
Issue.IPC = 1.234
Issue.DutyCycle = 0.1543

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 4468
Commit.Uop.add = 8378656
Commit.Uop.sub = 4198072
Commit.Uop.mult = 16
Commit.Uop.div = 3
Commit.Uop.effaddr = 4199653
Commit.Uop.and = 553
Commit.Uop.or = 61
Commit.Uop.xor = 139
Commit.Uop.not = 3
Commit.Uop.shift = 99
Commit.Uop.sign = 6
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 4194347
Commit.Uop.store = 1135
Commit.Uop.call-direct = 83
Commit.Uop.call-indirect = 29
Commit.Uop.ret = 110
Commit.Uop.jump-direct = 56
Commit.Uop.jump-indirect = 15
Commit.Uop.branch = 4198112
Commit.Uop.ibranch = 21
Commit.Uop.syscall = 9
Commit.Uop.roiend = 0

Commit.Integer = 16780868
Commit.Logic = 861
Commit.FloatingPoint = 0
Commit.Memory = 4195482
Commit.Ctrl = 4198426
Commit.Total = 25175646
Commit.IPC = 1.234
Commit.DutyCycle = 0.1543

; Committed branches
;    Squashed - Number of mispredicted uops squashed from the ROB
;    Branches - Number of committed control uops
;    Mispred - Number of mispredicted branches in the correct path
;    PredAcc - Prediction accuracy
Commit.Retried = 0
Commit.Squashed = 11258
Commit.Branches = 4198426
Commit.DirectBranches = 139
Commit.IndirectBranches = 154
Commit.ConditionalBranches = 4198133
Commit.Mispred = 270
Commit.MispredDirectBranches = 0
Commit.MispredIndirectBranches = 41
Commit.MispredConditionalBranches = 229
Commit.PredAcc = 0.9999

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point register file)
;    Size - Available size
;    Occupancy - Average number of occupied entries
;    Full - Number of cycles when the structure was full
;    Reads, Writes - Accesses to the structure

BTB.Accesses = 4203070
BTB.Hits = 4200758


; Statistics for core 3 - thread 0
[ c3t0 ]

Number of committed instructions: 16785940
Number of cycles till sim-point ends: 0

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 5096
Dispatch.Uop.add = 8379854
Dispatch.Uop.sub = 4199520
Dispatch.Uop.mult = 27
Dispatch.Uop.div = 7
Dispatch.Uop.effaddr = 4202480
Dispatch.Uop.and = 1150
Dispatch.Uop.or = 113
Dispatch.Uop.xor = 269
Dispatch.Uop.not = 5
Dispatch.Uop.shift = 197
Dispatch.Uop.sign = 10
Dispatch.Uop.fmove = 2
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 4196048
Dispatch.Uop.store = 2264
Dispatch.Uop.call-direct = 211
Dispatch.Uop.call-indirect = 43
Dispatch.Uop.ret = 226
Dispatch.Uop.jump-direct = 177
Dispatch.Uop.jump-indirect = 63
Dispatch.Uop.branch = 4199253
Dispatch.Uop.ibranch = 102
Dispatch.Uop.syscall = 11
Dispatch.Uop.roiend = 0

Dispatch.Integer = 16786984
Dispatch.Logic = 1744
Dispatch.FloatingPoint = 2
Dispatch.Memory = 4198312
Dispatch.Ctrl = 4200075
Dispatch.Total = 25187128
Dispatch.IPC = 1.235
Dispatch.DutyCycle = 0.1543

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 4843
Issue.Uop.add = 8379266
Issue.Uop.sub = 4198675
Issue.Uop.mult = 17
Issue.Uop.div = 4
Issue.Uop.effaddr = 4201290
Issue.Uop.and = 822
Issue.Uop.or = 72
Issue.Uop.xor = 191
Issue.Uop.not = 4
Issue.Uop.shift = 136
Issue.Uop.sign = 7
Issue.Uop.fmove = 2
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 4195186
Issue.Uop.store = 1453
Issue.Uop.call-direct = 200
Issue.Uop.call-indirect = 34
Issue.Uop.ret = 146
Issue.Uop.jump-direct = 164
Issue.Uop.jump-indirect = 15
Issue.Uop.branch = 4198493
Issue.Uop.ibranch = 38
Issue.Uop.syscall = 11
Issue.Uop.roiend = 0

Issue.Integer = 16784095
Issue.Logic = 1232
Issue.FloatingPoint = 2
Issue.Memory = 4196639
Issue.Ctrl = 4199090
Issue.Total = 25181069
Issue.IPC = 1.234
Issue.DutyCycle = 0.1543

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 4468
Commit.Uop.add = 8378656
Commit.Uop.sub = 4198072
Commit.Uop.mult = 16
Commit.Uop.div = 3
Commit.Uop.effaddr = 4199653
Commit.Uop.and = 553
Commit.Uop.or = 61
Commit.Uop.xor = 139
Commit.Uop.not = 3
Commit.Uop.shift = 99
Commit.Uop.sign = 6
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 4194347
Commit.Uop.store = 1135
Commit.Uop.call-direct = 83
Commit.Uop.call-indirect = 29
Commit.Uop.ret = 110
Commit.Uop.jump-direct = 56
Commit.Uop.jump-indirect = 15
Commit.Uop.branch = 4198112
Commit.Uop.ibranch = 21
Commit.Uop.syscall = 9
Commit.Uop.roiend = 0

Commit.Integer = 16780868
Commit.Logic = 861
Commit.FloatingPoint = 0
Commit.Memory = 4195482
Commit.Ctrl = 4198426
Commit.Total = 25175646
Commit.IPC = 1.234
Commit.DutyCycle = 0.1543

; Committed branches
;    Squashed - Number of mispredicted uops squashed from the ROB
;    Branches - Number of committed control uops
;    Mispred - Number of mispredicted branches in the correct path
;    PredAcc - Prediction accuracy
Commit.Retried = 0
Commit.Squashed = 11258
Commit.Branches = 4198426
Commit.DirectBranches = 139
Commit.IndirectBranches = 154
Commit.ConditionalBranches = 4198133
Commit.Mispred = 270
Commit.MispredDirectBranches = 0
Commit.MispredIndirectBranches = 41
Commit.MispredConditionalBranches = 229
Commit.PredAcc = 0.9999

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 224
ROB.Full = 0
ROB.Reads = 25175646
ROB.Writes = 25187128
IQ.Size = 128
IQ.Full = 0
IQ.Reads = 20984430
IQ.Writes = 20988816
IQ.WakeupAccesses = 25181265
LSQ.Size = 128
LSQ.Full = 0
LSQ.Reads = 4196639
LSQ.Writes = 4198312
RF_Int.Size = 232
RF_Int.Full = 0
RF_Int.Reads = 33564613
RF_Int.Writes = 20979730
RF_Fp.Size = 232
RF_Fp.Full = 0
RF_Fp.Reads = 1
RF_Fp.Writes = 1
RAT.IntReads = 33572307
RAT.IntWrites = 16785949
RAT.FpReads = 1
RAT.FpWrites = 1
BTB.Accesses = 4203070
BTB.Hits = 4200758


; Statistics for core 4
[ c4 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 12595120
fu.IntAdd.Denied = 2788
fu.IntAdd.WaitingTime = 0.00039
fu.IntMult.Accesses = 18
fu.IntMult.Denied = 0
fu.IntMult.WaitingTime = 0
fu.IntDiv.Accesses = 6
fu.IntDiv.Denied = 0
fu.IntDiv.WaitingTime = 0
fu.Effaddr.Accesses = 4208160
fu.Effaddr.Denied = 497
fu.Effaddr.WaitingTime = 0.0001145
fu.Logic.Accesses = 1502
fu.Logic.Denied = 23
fu.Logic.WaitingTime = 0.02863
fu.FPSimple.Accesses = 0
fu.FPSimple.Denied = 0
fu.FPSimple.WaitingTime = 0
fu.FPAdd.Accesses = 0
fu.FPAdd.Denied = 0
fu.FPAdd.WaitingTime = 0
fu.FPMult.Accesses = 0
fu.FPMult.Denied = 0
fu.FPMult.WaitingTime = 0
fu.FPDiv.Accesses = 0
fu.FPDiv.Denied = 0
fu.FPDiv.WaitingTime = 0
fu.FPComplex.Accesses = 0
fu.FPComplex.Denied = 0
fu.FPComplex.WaitingTime = 0

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 25211231
Dispatch.Stall.spec = 15201
Dispatch.Stall.uopq = 391109
Dispatch.Stall.rob = 137217695
Dispatch.Stall.iq = 48445
Dispatch.Stall.lsq = 0
Dispatch.Stall.rename = 0
Dispatch.Stall.ctx = 307183

Commit.Cycles.BandWidth-0 = 16025308
Commit.Cycles.BandWidth-1 = 170653
Commit.Cycles.BandWidth-2 = 2640
Commit.Cycles.BandWidth-3 = 546
Commit.Cycles.BandWidth-4 = 341
Commit.Cycles.BandWidth-5 = 169463
Commit.Cycles.BandWidth-6 = 4027113
Commit.Cycles.BandWidth-7 = 49
Commit.Cycles.BandWidth-8 = 2745

Commit.Stall.used = 2745
Commit.Stall.empty = 68254
Commit.Stall.issued = 400
Commit.Stall.alu = 8396792
Commit.Stall.load = 1064
Commit.Stall.spec_store = 897
Commit.Stall.load_l1 = 709
Commit.Stall.spec_store_l1 = 1015
Commit.Stall.load_l2 = 996
Commit.Stall.spec_store_l2 = 207
Commit.Stall.load_llc = 11917845
Commit.Stall.spec_store_llc = 7209
Commit.Stall.store_port = 725
Commit.Stall.store_l1 = 0
Commit.Stall.store_l2 = 0
Commit.Stall.store_llc = 0

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 5267
Dispatch.Uop.add = 8391356
Dispatch.Uop.sub = 4205632
Dispatch.Uop.mult = 29
Dispatch.Uop.div = 10
Dispatch.Uop.effaddr = 4209832
Dispatch.Uop.and = 1452
Dispatch.Uop.or = 132
Dispatch.Uop.xor = 317
Dispatch.Uop.not = 7
Dispatch.Uop.shift = 209
Dispatch.Uop.sign = 15
Dispatch.Uop.fmove = 2
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 4202678
Dispatch.Uop.store = 3159
Dispatch.Uop.call-direct = 277
Dispatch.Uop.call-indirect = 71
Dispatch.Uop.ret = 298
Dispatch.Uop.jump-direct = 229
Dispatch.Uop.jump-indirect = 68
Dispatch.Uop.branch = 4205257
Dispatch.Uop.ibranch = 119
Dispatch.Uop.syscall = 16
Dispatch.Uop.roiend = 0

Dispatch.Integer = 16812126
Dispatch.Logic = 2132
Dispatch.FloatingPoint = 2
Dispatch.Memory = 4205837
Dispatch.Ctrl = 4206319
Dispatch.Total = 25226432
Dispatch.IPC = 1.237
Dispatch.DutyCycle = 0.1546

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 4985
Issue.Uop.add = 8390565
Issue.Uop.sub = 4204555
Issue.Uop.mult = 18
Issue.Uop.div = 6
Issue.Uop.effaddr = 4208160
Issue.Uop.and = 1025
Issue.Uop.or = 85
Issue.Uop.xor = 232
Issue.Uop.not = 5
Issue.Uop.shift = 147
Issue.Uop.sign = 8
Issue.Uop.fmove = 2
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 4201377
Issue.Uop.store = 1929
Issue.Uop.call-direct = 261
Issue.Uop.call-indirect = 54
Issue.Uop.ret = 194
Issue.Uop.jump-direct = 213
Issue.Uop.jump-indirect = 16
Issue.Uop.branch = 4204266
Issue.Uop.ibranch = 39
Issue.Uop.syscall = 16
Issue.Uop.roiend = 0

Issue.Integer = 16808289
Issue.Logic = 1502
Issue.FloatingPoint = 2
Issue.Memory = 4203306
Issue.Ctrl = 4205043
Issue.Total = 25218158
Issue.IPC = 1.236
Issue.DutyCycle = 0.1545

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 4555
Commit.Uop.add = 8389838
Commit.Uop.sub = 4203855
Commit.Uop.mult = 17
Commit.Uop.div = 4
Commit.Uop.effaddr = 4205921
Commit.Uop.and = 679
Commit.Uop.or = 69
Commit.Uop.xor = 162
Commit.Uop.not = 3
Commit.Uop.shift = 110
Commit.Uop.sign = 7
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 4200285
Commit.Uop.store = 1466
Commit.Uop.call-direct = 107
Commit.Uop.call-indirect = 48
Commit.Uop.ret = 150
Commit.Uop.jump-direct = 80
Commit.Uop.jump-indirect = 16
Commit.Uop.branch = 4203824
Commit.Uop.ibranch = 22
Commit.Uop.syscall = 13
Commit.Uop.roiend = 0

Commit.Integer = 16804190
Commit.Logic = 1030
Commit.FloatingPoint = 0
Commit.Memory = 4201751
Commit.Ctrl = 4204247
Commit.Total = 25211231
Commit.IPC = 1.236
Commit.DutyCycle = 0.1545

; Committed branches
;    Squashed - Number of mispredicted uops squashed from the ROB
;    Branches - Number of committed control uops
;    Mispred - Number of mispredicted branches in the correct path
;    PredAcc - Prediction accuracy
Commit.Retried = 0
Commit.Squashed = 15201
Commit.Branches = 4204247
Commit.DirectBranches = 187
Commit.IndirectBranches = 214
Commit.ConditionalBranches = 4203846
Commit.Mispred = 377
Commit.MispredDirectBranches = 0
Commit.MispredIndirectBranches = 60
Commit.MispredConditionalBranches = 317
Commit.PredAcc = 0.9999

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point register file)
;    Size - Available size
;    Occupancy - Average number of occupied entries
;    Full - Number of cycles when the structure was full
;    Reads, Writes - Accesses to the structure

BTB.Accesses = 4209902
BTB.Hits = 4207095


; Statistics for core 4 - thread 0
[ c4t0 ]

Number of committed instructions: 16809336
Number of cycles till sim-point ends: 0

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 5267
Dispatch.Uop.add = 8391356
Dispatch.Uop.sub = 4205632
Dispatch.Uop.mult = 29
Dispatch.Uop.div = 10
Dispatch.Uop.effaddr = 4209832
Dispatch.Uop.and = 1452
Dispatch.Uop.or = 132
Dispatch.Uop.xor = 317
Dispatch.Uop.not = 7
Dispatch.Uop.shift = 209
Dispatch.Uop.sign = 15
Dispatch.Uop.fmove = 2
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 4202678
Dispatch.Uop.store = 3159
Dispatch.Uop.call-direct = 277
Dispatch.Uop.call-indirect = 71
Dispatch.Uop.ret = 298
Dispatch.Uop.jump-direct = 229
Dispatch.Uop.jump-indirect = 68
Dispatch.Uop.branch = 4205257
Dispatch.Uop.ibranch = 119
Dispatch.Uop.syscall = 16
Dispatch.Uop.roiend = 0

Dispatch.Integer = 16812126
Dispatch.Logic = 2132
Dispatch.FloatingPoint = 2
Dispatch.Memory = 4205837
Dispatch.Ctrl = 4206319
Dispatch.Total = 25226432
Dispatch.IPC = 1.237
Dispatch.DutyCycle = 0.1546

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 4985
Issue.Uop.add = 8390565
Issue.Uop.sub = 4204555
Issue.Uop.mult = 18
Issue.Uop.div = 6
Issue.Uop.effaddr = 4208160
Issue.Uop.and = 1025
Issue.Uop.or = 85
Issue.Uop.xor = 232
Issue.Uop.not = 5
Issue.Uop.shift = 147
Issue.Uop.sign = 8
Issue.Uop.fmove = 2
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 4201377
Issue.Uop.store = 1929
Issue.Uop.call-direct = 261
Issue.Uop.call-indirect = 54
Issue.Uop.ret = 194
Issue.Uop.jump-direct = 213
Issue.Uop.jump-indirect = 16
Issue.Uop.branch = 4204266
Issue.Uop.ibranch = 39
Issue.Uop.syscall = 16
Issue.Uop.roiend = 0

Issue.Integer = 16808289
Issue.Logic = 1502
Issue.FloatingPoint = 2
Issue.Memory = 4203306
Issue.Ctrl = 4205043
Issue.Total = 25218158
Issue.IPC = 1.236
Issue.DutyCycle = 0.1545

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 4555
Commit.Uop.add = 8389838
Commit.Uop.sub = 4203855
Commit.Uop.mult = 17
Commit.Uop.div = 4
Commit.Uop.effaddr = 4205921
Commit.Uop.and = 679
Commit.Uop.or = 69
Commit.Uop.xor = 162
Commit.Uop.not = 3
Commit.Uop.shift = 110
Commit.Uop.sign = 7
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 4200285
Commit.Uop.store = 1466
Commit.Uop.call-direct = 107
Commit.Uop.call-indirect = 48
Commit.Uop.ret = 150
Commit.Uop.jump-direct = 80
Commit.Uop.jump-indirect = 16
Commit.Uop.branch = 4203824
Commit.Uop.ibranch = 22
Commit.Uop.syscall = 13
Commit.Uop.roiend = 0

Commit.Integer = 16804190
Commit.Logic = 1030
Commit.FloatingPoint = 0
Commit.Memory = 4201751
Commit.Ctrl = 4204247
Commit.Total = 25211231
Commit.IPC = 1.236
Commit.DutyCycle = 0.1545

; Committed branches
;    Squashed - Number of mispredicted uops squashed from the ROB
;    Branches - Number of committed control uops
;    Mispred - Number of mispredicted branches in the correct path
;    PredAcc - Prediction accuracy
Commit.Retried = 0
Commit.Squashed = 15201
Commit.Branches = 4204247
Commit.DirectBranches = 187
Commit.IndirectBranches = 214
Commit.ConditionalBranches = 4203846
Commit.Mispred = 377
Commit.MispredDirectBranches = 0
Commit.MispredIndirectBranches = 60
Commit.MispredConditionalBranches = 317
Commit.PredAcc = 0.9999

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 224
ROB.Full = 0
ROB.Reads = 25211231
ROB.Writes = 25226432
IQ.Size = 128
IQ.Full = 0
IQ.Reads = 21014852
IQ.Writes = 21020595
IQ.WakeupAccesses = 25218374
LSQ.Size = 128
LSQ.Full = 0
LSQ.Reads = 4203306
LSQ.Writes = 4205837
RF_Int.Size = 232
RF_Int.Full = 0
RF_Int.Reads = 33613165
RF_Int.Writes = 21010124
RF_Fp.Size = 232
RF_Fp.Full = 0
RF_Fp.Reads = 1
RF_Fp.Writes = 1
RAT.IntReads = 33623670
RAT.IntWrites = 16812115
RAT.FpReads = 1
RAT.FpWrites = 1
BTB.Accesses = 4209902
BTB.Hits = 4207095


; Statistics for core 5
[ c5 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 12543928
fu.IntAdd.Denied = 2487
fu.IntAdd.WaitingTime = 0.0003676
fu.IntMult.Accesses = 17
fu.IntMult.Denied = 0
fu.IntMult.WaitingTime = 0
fu.IntDiv.Accesses = 4
fu.IntDiv.Denied = 0
fu.IntDiv.WaitingTime = 0
fu.Effaddr.Accesses = 4189993
fu.Effaddr.Denied = 257
fu.Effaddr.WaitingTime = 6.062e-05
fu.Logic.Accesses = 1240
fu.Logic.Denied = 21
fu.Logic.WaitingTime = 0.03145
fu.FPSimple.Accesses = 0
fu.FPSimple.Denied = 0
fu.FPSimple.WaitingTime = 0
fu.FPAdd.Accesses = 0
fu.FPAdd.Denied = 0
fu.FPAdd.WaitingTime = 0
fu.FPMult.Accesses = 0
fu.FPMult.Denied = 0
fu.FPMult.WaitingTime = 0
fu.FPDiv.Accesses = 0
fu.FPDiv.Denied = 0
fu.FPDiv.WaitingTime = 0
fu.FPComplex.Accesses = 0
fu.FPComplex.Denied = 0
fu.FPComplex.WaitingTime = 0

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 25107783
Dispatch.Stall.spec = 11582
Dispatch.Stall.uopq = 263061
Dispatch.Stall.rob = 137760369
Dispatch.Stall.iq = 48069
Dispatch.Stall.lsq = 0
Dispatch.Stall.rename = 0
Dispatch.Stall.ctx = 0

Commit.Cycles.BandWidth-0 = 16041447
Commit.Cycles.BandWidth-1 = 171900
Commit.Cycles.BandWidth-2 = 2487
Commit.Cycles.BandWidth-3 = 398
Commit.Cycles.BandWidth-4 = 281
Commit.Cycles.BandWidth-5 = 170978
Commit.Cycles.BandWidth-6 = 4008711
Commit.Cycles.BandWidth-7 = 37
Commit.Cycles.BandWidth-8 = 2619

Commit.Stall.used = 2619
Commit.Stall.empty = 22220
Commit.Stall.issued = 305
Commit.Stall.alu = 8362611
Commit.Stall.load = 763
Commit.Stall.spec_store = 674
Commit.Stall.load_l1 = 1119
Commit.Stall.spec_store_l1 = 246
Commit.Stall.load_l2 = 856
Commit.Stall.spec_store_l2 = 106
Commit.Stall.load_llc = 12001942
Commit.Stall.spec_store_llc = 4800
Commit.Stall.store_port = 597
Commit.Stall.store_l1 = 0
Commit.Stall.store_l2 = 0
Commit.Stall.store_llc = 0

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 5093
Dispatch.Uop.add = 8357147
Dispatch.Uop.sub = 4188230
Dispatch.Uop.mult = 28
Dispatch.Uop.div = 8
Dispatch.Uop.effaddr = 4191232
Dispatch.Uop.and = 1176
Dispatch.Uop.or = 111
Dispatch.Uop.xor = 271
Dispatch.Uop.not = 5
Dispatch.Uop.shift = 196
Dispatch.Uop.sign = 10
Dispatch.Uop.fmove = 2
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 4184770
Dispatch.Uop.store = 2254
Dispatch.Uop.call-direct = 214
Dispatch.Uop.call-indirect = 43
Dispatch.Uop.ret = 227
Dispatch.Uop.jump-direct = 182
Dispatch.Uop.jump-indirect = 68
Dispatch.Uop.branch = 4188002
Dispatch.Uop.ibranch = 85
Dispatch.Uop.syscall = 11
Dispatch.Uop.roiend = 0

Dispatch.Integer = 16741738
Dispatch.Logic = 1769
Dispatch.FloatingPoint = 2
Dispatch.Memory = 4187024
Dispatch.Ctrl = 4188821
Dispatch.Total = 25119365
Dispatch.IPC = 1.231
Dispatch.DutyCycle = 0.1539

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 4841
Issue.Uop.add = 8356591
Issue.Uop.sub = 4187337
Issue.Uop.mult = 17
Issue.Uop.div = 4
Issue.Uop.effaddr = 4189993
Issue.Uop.and = 830
Issue.Uop.or = 72
Issue.Uop.xor = 192
Issue.Uop.not = 4
Issue.Uop.shift = 135
Issue.Uop.sign = 7
Issue.Uop.fmove = 2
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 4183865
Issue.Uop.store = 1456
Issue.Uop.call-direct = 201
Issue.Uop.call-indirect = 34
Issue.Uop.ret = 148
Issue.Uop.jump-direct = 168
Issue.Uop.jump-indirect = 15
Issue.Uop.branch = 4187152
Issue.Uop.ibranch = 38
Issue.Uop.syscall = 11
Issue.Uop.roiend = 0

Issue.Integer = 16738783
Issue.Logic = 1240
Issue.FloatingPoint = 2
Issue.Memory = 4185321
Issue.Ctrl = 4187756
Issue.Total = 25113113
Issue.IPC = 1.231
Issue.DutyCycle = 0.1539

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 4468
Commit.Uop.add = 8355960
Commit.Uop.sub = 4186724
Commit.Uop.mult = 16
Commit.Uop.div = 3
Commit.Uop.effaddr = 4188305
Commit.Uop.and = 553
Commit.Uop.or = 61
Commit.Uop.xor = 139
Commit.Uop.not = 3
Commit.Uop.shift = 99
Commit.Uop.sign = 6
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 4183000
Commit.Uop.store = 1135
Commit.Uop.call-direct = 83
Commit.Uop.call-indirect = 29
Commit.Uop.ret = 110
Commit.Uop.jump-direct = 56
Commit.Uop.jump-indirect = 15
Commit.Uop.branch = 4186764
Commit.Uop.ibranch = 21
Commit.Uop.syscall = 9
Commit.Uop.roiend = 0

Commit.Integer = 16735476
Commit.Logic = 861
Commit.FloatingPoint = 0
Commit.Memory = 4184135
Commit.Ctrl = 4187078
Commit.Total = 25107559
Commit.IPC = 1.231
Commit.DutyCycle = 0.1539

; Committed branches
;    Squashed - Number of mispredicted uops squashed from the ROB
;    Branches - Number of committed control uops
;    Mispred - Number of mispredicted branches in the correct path
;    PredAcc - Prediction accuracy
Commit.Retried = 0
Commit.Squashed = 11582
Commit.Branches = 4187078
Commit.DirectBranches = 139
Commit.IndirectBranches = 154
Commit.ConditionalBranches = 4186785
Commit.Mispred = 269
Commit.MispredDirectBranches = 0
Commit.MispredIndirectBranches = 41
Commit.MispredConditionalBranches = 228
Commit.PredAcc = 0.9999

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point register file)
;    Size - Available size
;    Occupancy - Average number of occupied entries
;    Full - Number of cycles when the structure was full
;    Reads, Writes - Accesses to the structure

BTB.Accesses = 4191668
BTB.Hits = 4189588


; Statistics for core 5 - thread 0
[ c5t0 ]

Number of committed instructions: 16740548
Number of cycles till sim-point ends: 0

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 5093
Dispatch.Uop.add = 8357147
Dispatch.Uop.sub = 4188230
Dispatch.Uop.mult = 28
Dispatch.Uop.div = 8
Dispatch.Uop.effaddr = 4191232
Dispatch.Uop.and = 1176
Dispatch.Uop.or = 111
Dispatch.Uop.xor = 271
Dispatch.Uop.not = 5
Dispatch.Uop.shift = 196
Dispatch.Uop.sign = 10
Dispatch.Uop.fmove = 2
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 4184770
Dispatch.Uop.store = 2254
Dispatch.Uop.call-direct = 214
Dispatch.Uop.call-indirect = 43
Dispatch.Uop.ret = 227
Dispatch.Uop.jump-direct = 182
Dispatch.Uop.jump-indirect = 68
Dispatch.Uop.branch = 4188002
Dispatch.Uop.ibranch = 85
Dispatch.Uop.syscall = 11
Dispatch.Uop.roiend = 0

Dispatch.Integer = 16741738
Dispatch.Logic = 1769
Dispatch.FloatingPoint = 2
Dispatch.Memory = 4187024
Dispatch.Ctrl = 4188821
Dispatch.Total = 25119365
Dispatch.IPC = 1.231
Dispatch.DutyCycle = 0.1539

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 4841
Issue.Uop.add = 8356591
Issue.Uop.sub = 4187337
Issue.Uop.mult = 17
Issue.Uop.div = 4
Issue.Uop.effaddr = 4189993
Issue.Uop.and = 830
Issue.Uop.or = 72
Issue.Uop.xor = 192
Issue.Uop.not = 4
Issue.Uop.shift = 135
Issue.Uop.sign = 7
Issue.Uop.fmove = 2
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 4183865
Issue.Uop.store = 1456
Issue.Uop.call-direct = 201
Issue.Uop.call-indirect = 34
Issue.Uop.ret = 148
Issue.Uop.jump-direct = 168
Issue.Uop.jump-indirect = 15
Issue.Uop.branch = 4187152
Issue.Uop.ibranch = 38
Issue.Uop.syscall = 11
Issue.Uop.roiend = 0

Issue.Integer = 16738783
Issue.Logic = 1240
Issue.FloatingPoint = 2
Issue.Memory = 4185321
Issue.Ctrl = 4187756
Issue.Total = 25113113
Issue.IPC = 1.231
Issue.DutyCycle = 0.1539

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 4468
Commit.Uop.add = 8355960
Commit.Uop.sub = 4186724
Commit.Uop.mult = 16
Commit.Uop.div = 3
Commit.Uop.effaddr = 4188305
Commit.Uop.and = 553
Commit.Uop.or = 61
Commit.Uop.xor = 139
Commit.Uop.not = 3
Commit.Uop.shift = 99
Commit.Uop.sign = 6
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 4183000
Commit.Uop.store = 1135
Commit.Uop.call-direct = 83
Commit.Uop.call-indirect = 29
Commit.Uop.ret = 110
Commit.Uop.jump-direct = 56
Commit.Uop.jump-indirect = 15
Commit.Uop.branch = 4186764
Commit.Uop.ibranch = 21
Commit.Uop.syscall = 9
Commit.Uop.roiend = 0

Commit.Integer = 16735476
Commit.Logic = 861
Commit.FloatingPoint = 0
Commit.Memory = 4184135
Commit.Ctrl = 4187078
Commit.Total = 25107559
Commit.IPC = 1.231
Commit.DutyCycle = 0.1539

; Committed branches
;    Squashed - Number of mispredicted uops squashed from the ROB
;    Branches - Number of committed control uops
;    Mispred - Number of mispredicted branches in the correct path
;    PredAcc - Prediction accuracy
Commit.Retried = 0
Commit.Squashed = 11582
Commit.Branches = 4187078
Commit.DirectBranches = 139
Commit.IndirectBranches = 154
Commit.ConditionalBranches = 4186785
Commit.Mispred = 269
Commit.MispredDirectBranches = 0
Commit.MispredIndirectBranches = 41
Commit.MispredConditionalBranches = 228
Commit.PredAcc = 0.9999

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 224
ROB.Full = 0
ROB.Reads = 25107559
ROB.Writes = 25119365
IQ.Size = 128
IQ.Full = 0
IQ.Reads = 20927792
IQ.Writes = 20932341
IQ.WakeupAccesses = 25113273
LSQ.Size = 128
LSQ.Full = 0
LSQ.Reads = 4185321
LSQ.Writes = 4187024
RF_Int.Size = 232
RF_Int.Full = 0
RF_Int.Reads = 33473962
RF_Int.Writes = 20923077
RF_Fp.Size = 232
RF_Fp.Full = 0
RF_Fp.Reads = 1
RF_Fp.Writes = 1
RAT.IntReads = 33481819
RAT.IntWrites = 16740696
RAT.FpReads = 1
RAT.FpWrites = 1
BTB.Accesses = 4191668
BTB.Hits = 4189588


; Statistics for core 6
[ c6 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 12595096
fu.IntAdd.Denied = 2635
fu.IntAdd.WaitingTime = 0.0003691
fu.IntMult.Accesses = 18
fu.IntMult.Denied = 0
fu.IntMult.WaitingTime = 0
fu.IntDiv.Accesses = 6
fu.IntDiv.Denied = 0
fu.IntDiv.WaitingTime = 0
fu.Effaddr.Accesses = 4208197
fu.Effaddr.Denied = 320
fu.Effaddr.WaitingTime = 7.509e-05
fu.Logic.Accesses = 1514
fu.Logic.Denied = 22
fu.Logic.WaitingTime = 0.02774
fu.FPSimple.Accesses = 0
fu.FPSimple.Denied = 0
fu.FPSimple.WaitingTime = 0
fu.FPAdd.Accesses = 0
fu.FPAdd.Denied = 0
fu.FPAdd.WaitingTime = 0
fu.FPMult.Accesses = 0
fu.FPMult.Denied = 0
fu.FPMult.WaitingTime = 0
fu.FPDiv.Accesses = 0
fu.FPDiv.Denied = 0
fu.FPDiv.WaitingTime = 0
fu.FPComplex.Accesses = 0
fu.FPComplex.Denied = 0
fu.FPComplex.WaitingTime = 0

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 25211231
Dispatch.Stall.spec = 15224
Dispatch.Stall.uopq = 425728
Dispatch.Stall.rob = 136792327
Dispatch.Stall.iq = 47891
Dispatch.Stall.lsq = 0
Dispatch.Stall.rename = 0
Dispatch.Stall.ctx = 698463

Commit.Cycles.BandWidth-0 = 16022246
Commit.Cycles.BandWidth-1 = 173678
Commit.Cycles.BandWidth-2 = 2654
Commit.Cycles.BandWidth-3 = 587
Commit.Cycles.BandWidth-4 = 341
Commit.Cycles.BandWidth-5 = 172478
Commit.Cycles.BandWidth-6 = 4024108
Commit.Cycles.BandWidth-7 = 46
Commit.Cycles.BandWidth-8 = 2720

Commit.Stall.used = 2720
Commit.Stall.empty = 120599
Commit.Stall.issued = 409
Commit.Stall.alu = 8396811
Commit.Stall.load = 1182
Commit.Stall.spec_store = 942
Commit.Stall.load_l1 = 847
Commit.Stall.spec_store_l1 = 372
Commit.Stall.load_l2 = 1110
Commit.Stall.spec_store_l2 = 243
Commit.Stall.load_llc = 11866260
Commit.Stall.spec_store_llc = 6649
Commit.Stall.store_port = 714
Commit.Stall.store_l1 = 0
Commit.Stall.store_l2 = 0
Commit.Stall.store_llc = 0

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 5305
Dispatch.Uop.add = 8391311
Dispatch.Uop.sub = 4205650
Dispatch.Uop.mult = 28
Dispatch.Uop.div = 8
Dispatch.Uop.effaddr = 4209829
Dispatch.Uop.and = 1483
Dispatch.Uop.or = 129
Dispatch.Uop.xor = 314
Dispatch.Uop.not = 6
Dispatch.Uop.shift = 213
Dispatch.Uop.sign = 11
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 4202701
Dispatch.Uop.store = 3079
Dispatch.Uop.call-direct = 272
Dispatch.Uop.call-indirect = 69
Dispatch.Uop.ret = 295
Dispatch.Uop.jump-direct = 232
Dispatch.Uop.jump-indirect = 65
Dispatch.Uop.branch = 4205337
Dispatch.Uop.ibranch = 102
Dispatch.Uop.syscall = 16
Dispatch.Uop.roiend = 0

Dispatch.Integer = 16812131
Dispatch.Logic = 2156
Dispatch.FloatingPoint = 0
Dispatch.Memory = 4205780
Dispatch.Ctrl = 4206372
Dispatch.Total = 25226455
Dispatch.IPC = 1.237
Dispatch.DutyCycle = 0.1546

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 5011
Issue.Uop.add = 8390528
Issue.Uop.sub = 4204568
Issue.Uop.mult = 18
Issue.Uop.div = 6
Issue.Uop.effaddr = 4208197
Issue.Uop.and = 1040
Issue.Uop.or = 81
Issue.Uop.xor = 234
Issue.Uop.not = 4
Issue.Uop.shift = 147
Issue.Uop.sign = 8
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 4201399
Issue.Uop.store = 1889
Issue.Uop.call-direct = 254
Issue.Uop.call-indirect = 53
Issue.Uop.ret = 192
Issue.Uop.jump-direct = 220
Issue.Uop.jump-indirect = 16
Issue.Uop.branch = 4204304
Issue.Uop.ibranch = 22
Issue.Uop.syscall = 16
Issue.Uop.roiend = 0

Issue.Integer = 16808328
Issue.Logic = 1514
Issue.FloatingPoint = 0
Issue.Memory = 4203288
Issue.Ctrl = 4205061
Issue.Total = 25218207
Issue.IPC = 1.236
Issue.DutyCycle = 0.1545

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 4555
Commit.Uop.add = 8389838
Commit.Uop.sub = 4203855
Commit.Uop.mult = 17
Commit.Uop.div = 4
Commit.Uop.effaddr = 4205921
Commit.Uop.and = 679
Commit.Uop.or = 69
Commit.Uop.xor = 162
Commit.Uop.not = 3
Commit.Uop.shift = 110
Commit.Uop.sign = 7
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 4200285
Commit.Uop.store = 1466
Commit.Uop.call-direct = 107
Commit.Uop.call-indirect = 48
Commit.Uop.ret = 150
Commit.Uop.jump-direct = 80
Commit.Uop.jump-indirect = 16
Commit.Uop.branch = 4203824
Commit.Uop.ibranch = 22
Commit.Uop.syscall = 13
Commit.Uop.roiend = 0

Commit.Integer = 16804190
Commit.Logic = 1030
Commit.FloatingPoint = 0
Commit.Memory = 4201751
Commit.Ctrl = 4204247
Commit.Total = 25211231
Commit.IPC = 1.236
Commit.DutyCycle = 0.1545

; Committed branches
;    Squashed - Number of mispredicted uops squashed from the ROB
;    Branches - Number of committed control uops
;    Mispred - Number of mispredicted branches in the correct path
;    PredAcc - Prediction accuracy
Commit.Retried = 0
Commit.Squashed = 15224
Commit.Branches = 4204247
Commit.DirectBranches = 187
Commit.IndirectBranches = 214
Commit.ConditionalBranches = 4203846
Commit.Mispred = 375
Commit.MispredDirectBranches = 0
Commit.MispredIndirectBranches = 60
Commit.MispredConditionalBranches = 315
Commit.PredAcc = 0.9999

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point register file)
;    Size - Available size
;    Occupancy - Average number of occupied entries
;    Full - Number of cycles when the structure was full
;    Reads, Writes - Accesses to the structure

BTB.Accesses = 4209961
BTB.Hits = 4207136


; Statistics for core 6 - thread 0
[ c6t0 ]

Number of committed instructions: 16809336
Number of cycles till sim-point ends: 0

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 5305
Dispatch.Uop.add = 8391311
Dispatch.Uop.sub = 4205650
Dispatch.Uop.mult = 28
Dispatch.Uop.div = 8
Dispatch.Uop.effaddr = 4209829
Dispatch.Uop.and = 1483
Dispatch.Uop.or = 129
Dispatch.Uop.xor = 314
Dispatch.Uop.not = 6
Dispatch.Uop.shift = 213
Dispatch.Uop.sign = 11
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 4202701
Dispatch.Uop.store = 3079
Dispatch.Uop.call-direct = 272
Dispatch.Uop.call-indirect = 69
Dispatch.Uop.ret = 295
Dispatch.Uop.jump-direct = 232
Dispatch.Uop.jump-indirect = 65
Dispatch.Uop.branch = 4205337
Dispatch.Uop.ibranch = 102
Dispatch.Uop.syscall = 16
Dispatch.Uop.roiend = 0

Dispatch.Integer = 16812131
Dispatch.Logic = 2156
Dispatch.FloatingPoint = 0
Dispatch.Memory = 4205780
Dispatch.Ctrl = 4206372
Dispatch.Total = 25226455
Dispatch.IPC = 1.237
Dispatch.DutyCycle = 0.1546

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 5011
Issue.Uop.add = 8390528
Issue.Uop.sub = 4204568
Issue.Uop.mult = 18
Issue.Uop.div = 6
Issue.Uop.effaddr = 4208197
Issue.Uop.and = 1040
Issue.Uop.or = 81
Issue.Uop.xor = 234
Issue.Uop.not = 4
Issue.Uop.shift = 147
Issue.Uop.sign = 8
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 4201399
Issue.Uop.store = 1889
Issue.Uop.call-direct = 254
Issue.Uop.call-indirect = 53
Issue.Uop.ret = 192
Issue.Uop.jump-direct = 220
Issue.Uop.jump-indirect = 16
Issue.Uop.branch = 4204304
Issue.Uop.ibranch = 22
Issue.Uop.syscall = 16
Issue.Uop.roiend = 0

Issue.Integer = 16808328
Issue.Logic = 1514
Issue.FloatingPoint = 0
Issue.Memory = 4203288
Issue.Ctrl = 4205061
Issue.Total = 25218207
Issue.IPC = 1.236
Issue.DutyCycle = 0.1545

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 4555
Commit.Uop.add = 8389838
Commit.Uop.sub = 4203855
Commit.Uop.mult = 17
Commit.Uop.div = 4
Commit.Uop.effaddr = 4205921
Commit.Uop.and = 679
Commit.Uop.or = 69
Commit.Uop.xor = 162
Commit.Uop.not = 3
Commit.Uop.shift = 110
Commit.Uop.sign = 7
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 4200285
Commit.Uop.store = 1466
Commit.Uop.call-direct = 107
Commit.Uop.call-indirect = 48
Commit.Uop.ret = 150
Commit.Uop.jump-direct = 80
Commit.Uop.jump-indirect = 16
Commit.Uop.branch = 4203824
Commit.Uop.ibranch = 22
Commit.Uop.syscall = 13
Commit.Uop.roiend = 0

Commit.Integer = 16804190
Commit.Logic = 1030
Commit.FloatingPoint = 0
Commit.Memory = 4201751
Commit.Ctrl = 4204247
Commit.Total = 25211231
Commit.IPC = 1.236
Commit.DutyCycle = 0.1545

; Committed branches
;    Squashed - Number of mispredicted uops squashed from the ROB
;    Branches - Number of committed control uops
;    Mispred - Number of mispredicted branches in the correct path
;    PredAcc - Prediction accuracy
Commit.Retried = 0
Commit.Squashed = 15224
Commit.Branches = 4204247
Commit.DirectBranches = 187
Commit.IndirectBranches = 214
Commit.ConditionalBranches = 4203846
Commit.Mispred = 375
Commit.MispredDirectBranches = 0
Commit.MispredIndirectBranches = 60
Commit.MispredConditionalBranches = 315
Commit.PredAcc = 0.9999

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 224
ROB.Full = 0
ROB.Reads = 25211231
ROB.Writes = 25226455
IQ.Size = 128
IQ.Full = 0
IQ.Reads = 21014919
IQ.Writes = 21020675
IQ.WakeupAccesses = 25218417
LSQ.Size = 128
LSQ.Full = 0
LSQ.Reads = 4203288
LSQ.Writes = 4205780
RF_Int.Size = 232
RF_Int.Full = 0
RF_Int.Reads = 33613140
RF_Int.Writes = 21010198
RF_Fp.Size = 232
RF_Fp.Full = 0
RF_Fp.Reads = 0
RF_Fp.Writes = 0
RAT.IntReads = 33623636
RAT.IntWrites = 16812091
RAT.FpReads = 0
RAT.FpWrites = 0
BTB.Accesses = 4209961
BTB.Hits = 4207136


; Statistics for core 7
[ c7 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 12416050
fu.IntAdd.Denied = 2487
fu.IntAdd.WaitingTime = 0.0003714
fu.IntMult.Accesses = 17
fu.IntMult.Denied = 0
fu.IntMult.WaitingTime = 0
fu.IntDiv.Accesses = 5
fu.IntDiv.Denied = 0
fu.IntDiv.WaitingTime = 0
fu.Effaddr.Accesses = 4147348
fu.Effaddr.Denied = 309
fu.Effaddr.WaitingTime = 6.197e-05
fu.Logic.Accesses = 1228
fu.Logic.Denied = 21
fu.Logic.WaitingTime = 0.03176
fu.FPSimple.Accesses = 0
fu.FPSimple.Denied = 0
fu.FPSimple.WaitingTime = 0
fu.FPAdd.Accesses = 0
fu.FPAdd.Denied = 0
fu.FPAdd.WaitingTime = 0
fu.FPMult.Accesses = 0
fu.FPMult.Denied = 0
fu.FPMult.WaitingTime = 0
fu.FPDiv.Accesses = 0
fu.FPDiv.Denied = 0
fu.FPDiv.WaitingTime = 0
fu.FPComplex.Accesses = 0
fu.FPComplex.Denied = 0
fu.FPComplex.WaitingTime = 0

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 24852062
Dispatch.Stall.spec = 11465
Dispatch.Stall.uopq = 273227
Dispatch.Stall.rob = 138006433
Dispatch.Stall.iq = 47677
Dispatch.Stall.lsq = 0
Dispatch.Stall.rename = 0
Dispatch.Stall.ctx = 0

Commit.Cycles.BandWidth-0 = 16084626
Commit.Cycles.BandWidth-1 = 171358
Commit.Cycles.BandWidth-2 = 2472
Commit.Cycles.BandWidth-3 = 397
Commit.Cycles.BandWidth-4 = 273
Commit.Cycles.BandWidth-5 = 170459
Commit.Cycles.BandWidth-6 = 3966593
Commit.Cycles.BandWidth-7 = 40
Commit.Cycles.BandWidth-8 = 2640

Commit.Stall.used = 2640
Commit.Stall.empty = 21961
Commit.Stall.issued = 297
Commit.Stall.alu = 8277316
Commit.Stall.load = 761
Commit.Stall.spec_store = 699
Commit.Stall.load_l1 = 1439
Commit.Stall.spec_store_l1 = 426
Commit.Stall.load_l2 = 932
Commit.Stall.spec_store_l2 = 138
Commit.Stall.load_llc = 12086930
Commit.Stall.spec_store_llc = 4740
Commit.Stall.store_port = 579
Commit.Stall.store_l1 = 0
Commit.Stall.store_l2 = 0
Commit.Stall.store_llc = 0

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 5088
Dispatch.Uop.add = 8271919
Dispatch.Uop.sub = 4145576
Dispatch.Uop.mult = 25
Dispatch.Uop.div = 5
Dispatch.Uop.effaddr = 4148572
Dispatch.Uop.and = 1166
Dispatch.Uop.or = 112
Dispatch.Uop.xor = 264
Dispatch.Uop.not = 5
Dispatch.Uop.shift = 195
Dispatch.Uop.sign = 10
Dispatch.Uop.fmove = 2
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 4142157
Dispatch.Uop.store = 2256
Dispatch.Uop.call-direct = 207
Dispatch.Uop.call-indirect = 43
Dispatch.Uop.ret = 222
Dispatch.Uop.jump-direct = 179
Dispatch.Uop.jump-indirect = 66
Dispatch.Uop.branch = 4145362
Dispatch.Uop.ibranch = 85
Dispatch.Uop.syscall = 11
Dispatch.Uop.roiend = 0

Dispatch.Integer = 16571185
Dispatch.Logic = 1752
Dispatch.FloatingPoint = 2
Dispatch.Memory = 4144413
Dispatch.Ctrl = 4146164
Dispatch.Total = 24863527
Dispatch.IPC = 1.219
Dispatch.DutyCycle = 0.1524

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 4830
Issue.Uop.add = 8271350
Issue.Uop.sub = 4144700
Issue.Uop.mult = 17
Issue.Uop.div = 5
Issue.Uop.effaddr = 4147348
Issue.Uop.and = 826
Issue.Uop.or = 71
Issue.Uop.xor = 188
Issue.Uop.not = 4
Issue.Uop.shift = 132
Issue.Uop.sign = 7
Issue.Uop.fmove = 2
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 4141242
Issue.Uop.store = 1443
Issue.Uop.call-direct = 199
Issue.Uop.call-indirect = 34
Issue.Uop.ret = 148
Issue.Uop.jump-direct = 166
Issue.Uop.jump-indirect = 15
Issue.Uop.branch = 4144529
Issue.Uop.ibranch = 38
Issue.Uop.syscall = 11
Issue.Uop.roiend = 0

Issue.Integer = 16568250
Issue.Logic = 1228
Issue.FloatingPoint = 2
Issue.Memory = 4142685
Issue.Ctrl = 4145129
Issue.Total = 24857305
Issue.IPC = 1.219
Issue.DutyCycle = 0.1523

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 4468
Commit.Uop.add = 8270720
Commit.Uop.sub = 4144104
Commit.Uop.mult = 16
Commit.Uop.div = 3
Commit.Uop.effaddr = 4145685
Commit.Uop.and = 553
Commit.Uop.or = 61
Commit.Uop.xor = 139
Commit.Uop.not = 3
Commit.Uop.shift = 99
Commit.Uop.sign = 6
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 4140379
Commit.Uop.store = 1135
Commit.Uop.call-direct = 83
Commit.Uop.call-indirect = 29
Commit.Uop.ret = 110
Commit.Uop.jump-direct = 56
Commit.Uop.jump-indirect = 15
Commit.Uop.branch = 4144144
Commit.Uop.ibranch = 21
Commit.Uop.syscall = 9
Commit.Uop.roiend = 0

Commit.Integer = 16564996
Commit.Logic = 861
Commit.FloatingPoint = 0
Commit.Memory = 4141514
Commit.Ctrl = 4144458
Commit.Total = 24851838
Commit.IPC = 1.218
Commit.DutyCycle = 0.1523

; Committed branches
;    Squashed - Number of mispredicted uops squashed from the ROB
;    Branches - Number of committed control uops
;    Mispred - Number of mispredicted branches in the correct path
;    PredAcc - Prediction accuracy
Commit.Retried = 0
Commit.Squashed = 11465
Commit.Branches = 4144458
Commit.DirectBranches = 139
Commit.IndirectBranches = 154
Commit.ConditionalBranches = 4144165
Commit.Mispred = 268
Commit.MispredDirectBranches = 0
Commit.MispredIndirectBranches = 41
Commit.MispredConditionalBranches = 227
Commit.PredAcc = 0.9999

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point register file)
;    Size - Available size
;    Occupancy - Average number of occupied entries
;    Full - Number of cycles when the structure was full
;    Reads, Writes - Accesses to the structure

BTB.Accesses = 4148990
BTB.Hits = 4146999


; Statistics for core 7 - thread 0
[ c7t0 ]

Number of committed instructions: 16570068
Number of cycles till sim-point ends: 0

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 5088
Dispatch.Uop.add = 8271919
Dispatch.Uop.sub = 4145576
Dispatch.Uop.mult = 25
Dispatch.Uop.div = 5
Dispatch.Uop.effaddr = 4148572
Dispatch.Uop.and = 1166
Dispatch.Uop.or = 112
Dispatch.Uop.xor = 264
Dispatch.Uop.not = 5
Dispatch.Uop.shift = 195
Dispatch.Uop.sign = 10
Dispatch.Uop.fmove = 2
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 4142157
Dispatch.Uop.store = 2256
Dispatch.Uop.call-direct = 207
Dispatch.Uop.call-indirect = 43
Dispatch.Uop.ret = 222
Dispatch.Uop.jump-direct = 179
Dispatch.Uop.jump-indirect = 66
Dispatch.Uop.branch = 4145362
Dispatch.Uop.ibranch = 85
Dispatch.Uop.syscall = 11
Dispatch.Uop.roiend = 0

Dispatch.Integer = 16571185
Dispatch.Logic = 1752
Dispatch.FloatingPoint = 2
Dispatch.Memory = 4144413
Dispatch.Ctrl = 4146164
Dispatch.Total = 24863527
Dispatch.IPC = 1.219
Dispatch.DutyCycle = 0.1524

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 4830
Issue.Uop.add = 8271350
Issue.Uop.sub = 4144700
Issue.Uop.mult = 17
Issue.Uop.div = 5
Issue.Uop.effaddr = 4147348
Issue.Uop.and = 826
Issue.Uop.or = 71
Issue.Uop.xor = 188
Issue.Uop.not = 4
Issue.Uop.shift = 132
Issue.Uop.sign = 7
Issue.Uop.fmove = 2
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 4141242
Issue.Uop.store = 1443
Issue.Uop.call-direct = 199
Issue.Uop.call-indirect = 34
Issue.Uop.ret = 148
Issue.Uop.jump-direct = 166
Issue.Uop.jump-indirect = 15
Issue.Uop.branch = 4144529
Issue.Uop.ibranch = 38
Issue.Uop.syscall = 11
Issue.Uop.roiend = 0

Issue.Integer = 16568250
Issue.Logic = 1228
Issue.FloatingPoint = 2
Issue.Memory = 4142685
Issue.Ctrl = 4145129
Issue.Total = 24857305
Issue.IPC = 1.219
Issue.DutyCycle = 0.1523

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 4468
Commit.Uop.add = 8270720
Commit.Uop.sub = 4144104
Commit.Uop.mult = 16
Commit.Uop.div = 3
Commit.Uop.effaddr = 4145685
Commit.Uop.and = 553
Commit.Uop.or = 61
Commit.Uop.xor = 139
Commit.Uop.not = 3
Commit.Uop.shift = 99
Commit.Uop.sign = 6
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 4140379
Commit.Uop.store = 1135
Commit.Uop.call-direct = 83
Commit.Uop.call-indirect = 29
Commit.Uop.ret = 110
Commit.Uop.jump-direct = 56
Commit.Uop.jump-indirect = 15
Commit.Uop.branch = 4144144
Commit.Uop.ibranch = 21
Commit.Uop.syscall = 9
Commit.Uop.roiend = 0

Commit.Integer = 16564996
Commit.Logic = 861
Commit.FloatingPoint = 0
Commit.Memory = 4141514
Commit.Ctrl = 4144458
Commit.Total = 24851838
Commit.IPC = 1.218
Commit.DutyCycle = 0.1523

; Committed branches
;    Squashed - Number of mispredicted uops squashed from the ROB
;    Branches - Number of committed control uops
;    Mispred - Number of mispredicted branches in the correct path
;    PredAcc - Prediction accuracy
Commit.Retried = 0
Commit.Squashed = 11465
Commit.Branches = 4144458
Commit.DirectBranches = 139
Commit.IndirectBranches = 154
Commit.ConditionalBranches = 4144165
Commit.Mispred = 268
Commit.MispredDirectBranches = 0
Commit.MispredIndirectBranches = 41
Commit.MispredConditionalBranches = 227
Commit.PredAcc = 0.9999

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 224
ROB.Full = 0
ROB.Reads = 24851838
ROB.Writes = 24863527
IQ.Size = 128
IQ.Full = 0
IQ.Reads = 20714620
IQ.Writes = 20719114
IQ.WakeupAccesses = 24857484
LSQ.Size = 128
LSQ.Full = 0
LSQ.Reads = 4142685
LSQ.Writes = 4144413
RF_Int.Size = 232
RF_Int.Full = 0
RF_Int.Reads = 33132920
RF_Int.Writes = 20709923
RF_Fp.Size = 232
RF_Fp.Full = 0
RF_Fp.Reads = 1
RF_Fp.Writes = 1
RAT.IntReads = 33140780
RAT.IntWrites = 16570136
RAT.FpReads = 1
RAT.FpWrites = 1
BTB.Accesses = 4148990
BTB.Hits = 4146999

