// Seed: 3558959018
module module_0 (
    input tri id_0
);
endmodule
module module_1 (
    output wire id_0,
    input wand id_1,
    input wand id_2,
    input uwire id_3,
    output uwire id_4,
    input wire id_5,
    input uwire id_6,
    input uwire id_7,
    input tri id_8,
    input uwire id_9,
    input wand id_10,
    output tri0 id_11,
    input supply1 id_12,
    output wor id_13,
    input tri0 id_14,
    output wand id_15
);
  wire id_17, id_18;
  xor (id_4, id_7, id_14, id_3, id_12, id_18, id_5, id_9, id_6, id_8, id_10, id_1, id_2, id_17);
  module_0(
      id_7
  );
endmodule
