
# ##############################################################################
# Created by Base System Builder Wizard for Xilinx EDK 14.7 Build EDK_P.20131013
# Sat Nov 29 17:48:01 2014
# Target Board:  Custom
# Family:    spartan6
# Device:    xc6slx45
# Package:   csg324
# Speed Grade:  -3
# ##############################################################################
 PARAMETER VERSION = 2.1.0


 PORT RS232_Uart_1_sout = RS232_Uart_1_sout, DIR = O
 PORT RS232_Uart_1_sin = RS232_Uart_1_sin, DIR = I
 PORT RESET = RESET, DIR = I, SIGIS = RST, RST_POLARITY = 0
 PORT axi_spi_pga_MOSI_pin = axi_spi_pga_MOSI_O, DIR = O
 PORT axi_spi_pga_SS_pin = axi_spi_pga_SS_O, DIR = O, VEC = [1:0]
 PORT axi_spi_adc_SCK_pin = axi_spi_adc_SCK_O, DIR = O
 PORT axi_spi_adc_SS_pin = axi_spi_adc_SS_O, DIR = O
 PORT axi_spi_dac_SCK_pin = axi_spi_dac_SCK_O, DIR = O
 PORT axi_spi_dac_MOSI_pin = axi_spi_dac_MOSI_O, DIR = O
 PORT axi_spi_dac_SS_pin = axi_spi_dac_SS_O, DIR = O
 PORT axi_spi_adc_MOSI_pin = axi_spi_adc_MOSI_O, DIR = O
 PORT CLK = net_CLK, DIR = I, SIGIS = CLK, CLK_FREQ = 100000000
 PORT axi_spi_pga_SCK_pin = axi_spi_pga_SCK_O, DIR = O
 PORT axi_spi_pga_MISO_pin = net_axi_spi_pga_MISO_pin, DIR = I
 PORT axi_bram_ctrl_0_bram_block_1_BRAM_Rst_B_pin = axi_bram_ctrl_0_bram_block_1_BRAM_Rst_B, DIR = I
 PORT axi_bram_ctrl_0_bram_block_1_BRAM_Clk_B_pin = axi_bram_ctrl_0_bram_block_1_BRAM_Clk_B, DIR = I, SIGIS = CLK
 PORT axi_bram_ctrl_0_bram_block_1_BRAM_EN_B_pin = axi_bram_ctrl_0_bram_block_1_BRAM_EN_B, DIR = I
 PORT axi_bram_ctrl_0_bram_block_1_BRAM_WEN_B_pin = axi_bram_ctrl_0_bram_block_1_BRAM_WEN_B, DIR = I, VEC = [0:3]
 PORT axi_bram_ctrl_0_bram_block_1_BRAM_Addr_B_pin = axi_bram_ctrl_0_bram_block_1_BRAM_Addr_B, DIR = I, VEC = [0:31]
 PORT axi_bram_ctrl_0_bram_block_1_BRAM_Din_B_pin = axi_bram_ctrl_0_bram_block_1_BRAM_Din_B, DIR = O, VEC = [0:31]
 PORT axi_bram_ctrl_0_bram_block_1_BRAM_Dout_B_pin = axi_bram_ctrl_0_bram_block_1_BRAM_Dout_B, DIR = I, VEC = [0:31]
 PORT axi_gpio_0_GPIO_IO_pin = axi_gpio_0_GPIO_IO, DIR = IO, VEC = [15:0]
 PORT adccontroller3_0_READ_ADDRESS_pin = net_adccontroller3_0_READ_ADDRESS_pin, DIR = I, VEC = [31:0]
 PORT adccontroller3_0_STATE_pin = net_adccontroller3_0_STATE_pin, DIR = I, VEC = [31:0]
 PORT adccontroller3_0_BUFFER_SIZE_pin = adccontroller3_0_BUFFER_SIZE, DIR = O, VEC = [31:0]
 PORT adccontroller3_0_DOWN_SAMPLING_pin = adccontroller3_0_DOWN_SAMPLING, DIR = O, VEC = [31:0]
 PORT axi_gpio_0_GPIO2_IO_O_pin = axi_gpio_0_GPIO2_IO_O, DIR = O, VEC = [0:0]


BEGIN proc_sys_reset
 PARAMETER INSTANCE = proc_sys_reset_0
 PARAMETER HW_VER = 3.00.a
 PARAMETER C_EXT_RESET_HIGH = 0
 PORT MB_Debug_Sys_Rst = proc_sys_reset_0_MB_Debug_Sys_Rst
 PORT Dcm_locked = proc_sys_reset_0_Dcm_locked
 PORT MB_Reset = proc_sys_reset_0_MB_Reset
 PORT Slowest_sync_clk = clk_100_0000MHz
 PORT Interconnect_aresetn = proc_sys_reset_0_Interconnect_aresetn
 PORT Ext_Reset_In = RESET
 PORT BUS_STRUCT_RESET = proc_sys_reset_0_BUS_STRUCT_RESET
END

BEGIN axi_intc
 PARAMETER INSTANCE = microblaze_0_intc
 PARAMETER HW_VER = 1.04.a
 PARAMETER C_BASEADDR = 0x41200000
 PARAMETER C_HIGHADDR = 0x4120ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 BUS_INTERFACE INTERRUPT = microblaze_0_interrupt
 PORT S_AXI_ACLK = clk_100_0000MHz
 PORT INTR = axi_timer_0_Interrupt
END

BEGIN lmb_v10
 PARAMETER INSTANCE = microblaze_0_ilmb
 PARAMETER HW_VER = 2.00.b
 PORT SYS_RST = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT LMB_CLK = clk_100_0000MHz
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = microblaze_0_i_bram_ctrl
 PARAMETER HW_VER = 3.10.c
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x0000ffff
 BUS_INTERFACE SLMB = microblaze_0_ilmb
 BUS_INTERFACE BRAM_PORT = microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block
END

BEGIN lmb_v10
 PARAMETER INSTANCE = microblaze_0_dlmb
 PARAMETER HW_VER = 2.00.b
 PORT SYS_RST = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT LMB_CLK = clk_100_0000MHz
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = microblaze_0_d_bram_ctrl
 PARAMETER HW_VER = 3.10.c
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x0000ffff
 BUS_INTERFACE SLMB = microblaze_0_dlmb
 BUS_INTERFACE BRAM_PORT = microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block
END

BEGIN bram_block
 PARAMETER INSTANCE = microblaze_0_bram_block
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block
 BUS_INTERFACE PORTB = microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block
END

BEGIN microblaze
 PARAMETER INSTANCE = microblaze_0
 PARAMETER HW_VER = 8.50.c
 PARAMETER C_INTERCONNECT = 2
 PARAMETER C_USE_BARREL = 1
 PARAMETER C_USE_FPU = 0
 PARAMETER C_DEBUG_ENABLED = 1
 PARAMETER C_ICACHE_BASEADDR = 0X00000000
 PARAMETER C_ICACHE_HIGHADDR = 0X3FFFFFFF
 PARAMETER C_USE_ICACHE = 0
 PARAMETER C_ICACHE_ALWAYS_USED = 0
 PARAMETER C_DCACHE_BASEADDR = 0X00000000
 PARAMETER C_DCACHE_HIGHADDR = 0X3FFFFFFF
 PARAMETER C_USE_DCACHE = 0
 PARAMETER C_DCACHE_ALWAYS_USED = 0
 BUS_INTERFACE ILMB = microblaze_0_ilmb
 BUS_INTERFACE DLMB = microblaze_0_dlmb
 BUS_INTERFACE M_AXI_DP = axi4lite_0
 BUS_INTERFACE DEBUG = microblaze_0_debug
 BUS_INTERFACE INTERRUPT = microblaze_0_interrupt
 PORT MB_RESET = proc_sys_reset_0_MB_Reset
 PORT CLK = clk_100_0000MHz
END

BEGIN mdm
 PARAMETER INSTANCE = debug_module
 PARAMETER HW_VER = 2.10.a
 PARAMETER C_INTERCONNECT = 2
 PARAMETER C_USE_UART = 1
 PARAMETER C_BASEADDR = 0x41400000
 PARAMETER C_HIGHADDR = 0x4140ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 BUS_INTERFACE MBDEBUG_0 = microblaze_0_debug
 PORT Debug_SYS_Rst = proc_sys_reset_0_MB_Debug_Sys_Rst
 PORT S_AXI_ACLK = clk_100_0000MHz
END

BEGIN clock_generator
 PARAMETER INSTANCE = clock_generator_0
 PARAMETER HW_VER = 4.03.a
 PARAMETER C_EXT_RESET_HIGH = 0
 PARAMETER C_CLKIN_FREQ = 100000000
 PARAMETER C_CLKOUT0_FREQ = 100000000
 PARAMETER C_CLKOUT0_GROUP = NONE
 PORT LOCKED = proc_sys_reset_0_Dcm_locked
 PORT CLKOUT0 = clk_100_0000MHz
 PORT RST = RESET
 PORT CLKIN = net_CLK
END

BEGIN axi_timer
 PARAMETER INSTANCE = axi_timer_0
 PARAMETER HW_VER = 1.03.a
 PARAMETER C_COUNT_WIDTH = 32
 PARAMETER C_ONE_TIMER_ONLY = 0
 PARAMETER C_BASEADDR = 0x41c00000
 PARAMETER C_HIGHADDR = 0x41c0ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHz
 PORT Interrupt = axi_timer_0_Interrupt
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi4lite_0
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 0
 PORT interconnect_aclk = clk_100_0000MHz
 PORT INTERCONNECT_ARESETN = proc_sys_reset_0_Interconnect_aresetn
END

BEGIN axi_uartlite
 PARAMETER INSTANCE = RS232
 PARAMETER HW_VER = 1.02.a
 PARAMETER C_BAUDRATE = 9600
 PARAMETER C_DATA_BITS = 8
 PARAMETER C_USE_PARITY = 0
 PARAMETER C_ODD_PARITY = 1
 PARAMETER C_BASEADDR = 0x40600000
 PARAMETER C_HIGHADDR = 0x4060ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHz
 PORT TX = RS232_Uart_1_sout
 PORT RX = RS232_Uart_1_sin
END

BEGIN axi_spi
 PARAMETER INSTANCE = axi_spi_pga
 PARAMETER HW_VER = 1.02.a
 PARAMETER C_NUM_SS_BITS = 2
 PARAMETER C_FIFO_EXIST = 0
 PARAMETER C_NUM_TRANSFER_BITS = 32
 PARAMETER C_BASEADDR = 0x40a00000
 PARAMETER C_HIGHADDR = 0x40a0ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHz
 PORT SCK_O = axi_spi_pga_SCK_O
 PORT MISO_I = net_axi_spi_pga_MISO_pin
 PORT MOSI_O = axi_spi_pga_MOSI_O
 PORT SS_O = axi_spi_pga_SS_O
END

BEGIN axi_spi
 PARAMETER INSTANCE = axi_spi_adc
 PARAMETER HW_VER = 1.02.a
 PARAMETER C_FIFO_EXIST = 0
 PARAMETER C_NUM_TRANSFER_BITS = 32
 PARAMETER C_BASEADDR = 0x40a40000
 PARAMETER C_HIGHADDR = 0x40a4ffff
 PARAMETER C_SCK_RATIO = 704
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHz
 PORT MOSI_O = axi_spi_adc_MOSI_O
 PORT SCK_O = axi_spi_adc_SCK_O
 PORT SS_O = axi_spi_adc_SS_O
END

BEGIN axi_spi
 PARAMETER INSTANCE = axi_spi_dac
 PARAMETER HW_VER = 1.02.a
 PARAMETER C_FIFO_EXIST = 0
 PARAMETER C_NUM_TRANSFER_BITS = 32
 PARAMETER C_BASEADDR = 0x40a80000
 PARAMETER C_HIGHADDR = 0x40a8ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHz
 PORT MOSI_O = axi_spi_dac_MOSI_O
 PORT SCK_O = axi_spi_dac_SCK_O
 PORT SS_O = axi_spi_dac_SS_O
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = microblaze_0_d_bram_ctrl_1
 PARAMETER HW_VER = 3.10.c
 PARAMETER C_BASEADDR = 0x00010000
 PARAMETER C_HIGHADDR = 0x0001ffff
 BUS_INTERFACE SLMB = microblaze_0_dlmb
 BUS_INTERFACE BRAM_PORT = microblaze_0_d_bram_ctrl_1_BRAM_PORT
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = microblaze_0_i_bram_ctrl_1
 PARAMETER HW_VER = 3.10.c
 PARAMETER C_BASEADDR = 0x00010000
 PARAMETER C_HIGHADDR = 0x0001ffff
 BUS_INTERFACE SLMB = microblaze_0_ilmb
 BUS_INTERFACE BRAM_PORT = microblaze_0_i_bram_ctrl_1_BRAM_PORT
END

BEGIN bram_block
 PARAMETER INSTANCE = microblaze_0_bram_block_1
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTB = microblaze_0_d_bram_ctrl_1_BRAM_PORT
 BUS_INTERFACE PORTA = microblaze_0_i_bram_ctrl_1_BRAM_PORT
END

BEGIN axi_bram_ctrl
 PARAMETER INSTANCE = axi_bram_ctrl_0
 PARAMETER HW_VER = 1.03.a
 PARAMETER C_SINGLE_PORT_BRAM = 1
 PARAMETER C_S_AXI_BASEADDR = 0x41c10000
 PARAMETER C_S_AXI_HIGHADDR = 0x41c1ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 BUS_INTERFACE BRAM_PORTA = axi_bram_ctrl_0_BRAM_PORTA
 PORT S_AXI_ACLK = clk_100_0000MHz
END

BEGIN bram_block
 PARAMETER INSTANCE = axi_bram_ctrl_0_bram_block_1
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = axi_bram_ctrl_0_BRAM_PORTA
 PORT BRAM_Rst_B = axi_bram_ctrl_0_bram_block_1_BRAM_Rst_B
 PORT BRAM_Clk_B = axi_bram_ctrl_0_bram_block_1_BRAM_Clk_B
 PORT BRAM_EN_B = axi_bram_ctrl_0_bram_block_1_BRAM_EN_B
 PORT BRAM_WEN_B = axi_bram_ctrl_0_bram_block_1_BRAM_WEN_B
 PORT BRAM_Addr_B = axi_bram_ctrl_0_bram_block_1_BRAM_Addr_B
 PORT BRAM_Din_B = axi_bram_ctrl_0_bram_block_1_BRAM_Din_B
 PORT BRAM_Dout_B = axi_bram_ctrl_0_bram_block_1_BRAM_Dout_B
END

BEGIN axi_gpio
 PARAMETER INSTANCE = axi_gpio_0
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_GPIO_WIDTH = 16
 PARAMETER C_GPIO2_WIDTH = 1
 PARAMETER C_BASEADDR = 0x40000000
 PARAMETER C_HIGHADDR = 0x4000ffff
 PARAMETER C_IS_DUAL = 1
 PARAMETER C_ALL_INPUTS_2 = 0
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHz
 PORT GPIO_IO = axi_gpio_0_GPIO_IO
 PORT GPIO_IO_I = axi_gpio_0_GPIO_IO_I
 PORT GPIO2_IO_O = axi_gpio_0_GPIO2_IO_O
END

BEGIN adccontroller3
 PARAMETER INSTANCE = adccontroller3_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x79400000
 PARAMETER C_HIGHADDR = 0x7940ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHz
 PORT READ_ADDRESS = net_adccontroller3_0_READ_ADDRESS_pin
 PORT STATE = net_adccontroller3_0_STATE_pin
 PORT BUFFER_SIZE = adccontroller3_0_BUFFER_SIZE
 PORT DOWN_SAMPLING = adccontroller3_0_DOWN_SAMPLING
END

