$comment
	File created using the following command:
		vcd file homeworkProb.msim.vcd -direction
$end
$date
	Thu Oct 30 20:57:39 2014
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module homeworkProb_vlg_vec_tst $end
$var reg 1 ! Clear $end
$var reg 1 " Clock $end
$var reg 1 # X $end
$var wire 1 $ Y1 $end
$var wire 1 % Y2 $end
$var wire 1 & Z $end
$var wire 1 ' sampler $end
$scope module i1 $end
$var wire 1 ( gnd $end
$var wire 1 ) vcc $end
$var wire 1 * unknown $end
$var tri1 1 + devclrn $end
$var tri1 1 , devpor $end
$var tri1 1 - devoe $end
$var wire 1 . Clock~input_o $end
$var wire 1 / Clock~inputclkctrl_outclk $end
$var wire 1 0 Z~output_o $end
$var wire 1 1 Y1~output_o $end
$var wire 1 2 Y2~output_o $end
$var wire 1 3 inst4~0_combout $end
$var wire 1 4 Clear~input_o $end
$var wire 1 5 Clear~inputclkctrl_outclk $end
$var wire 1 6 inst4~q $end
$var wire 1 7 X~input_o $end
$var wire 1 8 inst2~0_combout $end
$var wire 1 9 inst3~q $end
$var wire 1 : inst7~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
x'
0(
1)
x*
1+
1,
1-
0.
0/
00
01
02
13
04
05
06
07
08
09
0:
$end
#40000
1"
1.
1/
0'
#80000
0"
0.
0/
1'
#100000
1!
14
15
0'
#120000
1"
1.
1/
1'
16
18
03
12
1%
#160000
0"
0.
0/
0'
#200000
1"
1.
1/
1'
19
06
13
11
02
1$
0%
#240000
0"
0.
0/
0'
#280000
1"
1.
1/
1'
16
08
03
12
1%
1:
10
1&
#320000
0"
0.
0/
0'
#340000
1#
17
1'
18
#360000
1"
1.
1/
0'
06
08
13
02
0%
0:
00
0&
#400000
0"
0.
0/
1'
#440000
1"
1.
1/
0'
09
16
03
01
12
0$
1%
#480000
0"
0.
0/
1'
#520000
1"
1.
1/
0'
06
18
13
02
0%
#560000
0"
0.
0/
1'
#700000
0!
04
05
0'
#900000
0#
07
1'
08
#1000000
