/*
    This file is part of MutekH.
    
    MutekH is free software; you can redistribute it and/or modify it
    under the terms of the GNU Lesser General Public License as
    published by the Free Software Foundation; version 2.1 of the
    License.
    
    MutekH is distributed in the hope that it will be useful, but
    WITHOUT ANY WARRANTY; without even the implied warranty of
    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
    Lesser General Public License for more details.
    
    You should have received a copy of the GNU Lesser General Public
    License along with MutekH; if not, write to the Free Software
    Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA
    02110-1301 USA.

    Copyright Alexandre Becoulet <alexandre.becoulet@lip6.fr> (c) 2006

*/


#include <mutek/mem_alloc.h>
#include <hexo/init.h>
#include <hexo/segment.h>
#include <hexo/cpu.h>
#include <hexo/local.h>
#include <hexo/interrupt.h>

#if defined(CONFIG_ARCH_DEVICE_TREE) && defined(CONFIG_ARCH_SOCLIB)
# include <drivers/enum/fdt/enum-fdt.h>
# include <drivers/icu/mips/icu-mips.h>
# include <device/device.h>

extern struct device_s fdt_enum_dev;
#endif

/** pointer to context local storage in cpu local storage */
CPU_LOCAL void *__context_data_base;

#ifdef CONFIG_ARCH_SMP
void * cpu_local_storage[CONFIG_CPU_MAXCOUNT];
#endif

/* CPU Local Descriptor structure */

error_t
cpu_global_init(void)
{
  return 0;
}

void cpu_init(void)
{
/*   extern __ldscript_symbol_t __segment_excep_start; */
  extern __ldscript_symbol_t __exception_base_ptr;

  /* Set exception vector */
  cpu_mips_mtc0(15, 1, (reg_t)&__exception_base_ptr);

#ifdef CONFIG_ARCH_SMP
  void			*cls;

  /* setup cpu local storage */
  cls = cpu_local_storage[cpu_id()];

  /* set cpu local storage register base pointer */
  asm volatile("move $27, %0" : : "r" (cls));
#endif

#if defined(CONFIG_ARCH_DEVICE_TREE) && defined(CONFIG_DRIVER_ICU_MIPS)
  struct device_s *icu = enum_fdt_icudev_for_cpuid(&fdt_enum_dev, cpu_id());
  if ( icu )
	  icu_mips_update(icu);
#endif

/* #ifdef CONFIG_HEXO_MMU */
/*   mmu_vpage_set(0x80000180, (uintptr_t)&__segment_excep_start, MMU_PAGE_ATTR_RX | MMU_PAGE_ATTR_PRESENT); */
/* #endif */
}

