;redcode
;assert 1
	SPL 0, <-101
	CMP -5, <-430
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD #0, 320
	CMP -7, <-420
	ADD -7, <-420
	SLT -130, 9
	CMP @21, 6
	SUB @-0, 19
	SUB @-0, 19
	SUB @21, 6
	SUB @21, 6
	DJN -130, 9
	ADD -7, <-420
	SUB @21, 6
	SUB @21, 6
	MOV 1, <20
	SPL @0, 320
	SPL @0, 320
	MOV 401, 20
	ADD @127, 100
	ADD @127, 100
	SUB @-0, 19
	SLT 0, 200
	SUB @127, 100
	SUB @21, 6
	SUB @21, 6
	ADD @21, 6
	MOV 1, <20
	ADD #111, 29
	SUB 0, -101
	MOV 1, <20
	SUB @21, 6
	SUB 0, 1
	SUB 0, 1
	JMP 13, 200
	DJN -1, @-20
	ADD 210, 60
	DJN -1, @-20
	DJN -1, @-20
	CMP -5, <-430
	MOV 401, 20
	SPL 113, -29
	SPL @0, 320
	MOV -1, <-20
	ADD #113, 29
	CMP @21, 6
	CMP -7, <-420
	CMP @21, 6
	CMP @21, 6
	CMP @21, 6
