<HTML>
<HEAD>
<TITLE>Timing Report</TITLE>
<link href="" rel="stylesheet" type="text/css" media="screen"/>
<link href="" rel="stylesheet" type="text/css" media="print"/>
<style type="text/css">
#toc {
  position: fixed;
  right: 2px;
  top: 2px;
  padding: 2px 5px 2px 5px;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
}
#toc_list {
  display: none;
  }
tapath {
  display: none;
}
</style>

<script type="text/javascript">
<!--
function showTocList() {
var a = document.getElementById("toc_list");
a.style.display = "block";
}

function hideTocList() {
var a = document.getElementById("toc_list");
if (a)
    a.style.display = "none";
}

//-->
</script>

</HEAD>

<BODY>

<DIV id="content" class="Child" onclick="hideTocList()"><PRE>
<A name="Timing_rpt_top">Timing Report</A><B><U><big></big></U></B>
Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.1.0.34.2

Tue Dec  3 23:43:21 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt squat_hero_test_1.twr squat_hero_test_1.udb -gui -msgset C:/Users/KetHollingsworth/Desktop/Repositories/Microps/Squat-Hero/FPGA/squat_hero/promote.xml

-----------------------------------------
Design:          vga
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
<LI>    <A href=#Timing_rpt_DesignChecking>1  Timing Overview</A></LI>
<LI>        <A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI>        <A href=#Timing_rpt_ConstraintCoverage>1.2  Constraint Coverage</A></LI>
<LI>        <A href=#Timing_rpt_OverallSummary>1.3  Overall Summary</A></LI>
<LI>        <A href=#Timing_rpt_UnconstrainedReport>1.4  Unconstrained Report</A></LI>
<LI>        <A href=#Timing_rpt_CombinationalLoop>1.5  Combinational Loop</A></LI>
<LI>    <A href=#Timing_rpt_SetupSlowCornerMaxDegree>2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees</A></LI>
<LI>        <A href=#Timing_rpt_ClockSummarySetupSlowCornerMaxDegree>2.1  Clock Summary</A></LI>
<LI>        <A href=#Timing_rpt_EndpointSlackSetupSlowCornerMaxDegree>2.2  Endpoint slacks</A></LI>
<LI>        <A href=#Timing_rpt_DetailReportSetupSlowCornerMaxDegree>2.3  Detailed Report</A></LI>
<LI>    <A href=#Timing_rpt_HoldFastCornerMinDegreeNoAV>3  Hold at Speed Grade m Corner at -40 Degrees</A></LI>
<LI>        <A href=#Timing_rpt_EndpointSlackHoldFastCornerMinDegreeNoAV>3.1  Endpoint slacks</A></LI>
<LI>        <A href=#Timing_rpt_DetailReportHoldFastCornerMinDegreeNoAV>3.2  Detailed Report</A></LI>

=====================================================================
                    End of Table of Contents
=====================================================================


<A name="Timing_rpt_DesignChecking"></A><B><U><big>1  Timing Overview</big></U></B>

<A name="Timing_rpt_SDCConstraints"></A><B><U><big>1.1  SDC Constraints</big></U></B>

create_clock -name {int_osc} -period 20.8333 [get_pins {hf_osc/CLKHF }] 
create_generated_clock -name {vgaclk_c} -source [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 128 [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE }] 

<A name="Timing_rpt_ConstraintCoverage"></A><B><U><big>1.2  Constraint Coverage</big></U></B>

Constraint Coverage: 17.3913%

<A name="Timing_rpt_OverallSummary"></A><B><U><big>1.3  Overall Summary</big></U></B>

 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

<A name="Timing_rpt_UnconstrainedReport"></A><B><U><big>1.4  Unconstrained Report</big></U></B>

<A name="Timing_rpt_UnconstrainedEndpoints"></A><B><U><big>1.4.1  Unconstrained Start/End Points</big></U></B>

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 1 Start Points         |           Type           
-------------------------------------------------------------------
pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE  |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         1
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
{vgaCont/vcnt_22__i9/SR   vgaCont/vcnt_22__i8/SR}                           
                                        |           No arrival time
{vgaCont/vcnt_22__i7/SR   vgaCont/vcnt_22__i6/SR}                           
                                        |           No arrival time
{vgaCont/vcnt_22__i5/SR   vgaCont/vcnt_22__i4/SR}                           
                                        |           No arrival time
{vgaCont/vcnt_22__i3/SR   vgaCont/vcnt_22__i2/SR}                           
                                        |           No arrival time
{vgaCont/vcnt_22__i1/SR   vgaCont/vcnt_22__i0/SR}                           
                                        |           No arrival time
{vgaCont/hcnt_23__i9/SR   vgaCont/hcnt_23__i8/SR}                           
                                        |           No arrival time
{vgaCont/hcnt_23__i7/SR   vgaCont/hcnt_23__i6/SR}                           
                                        |           No arrival time
{vgaCont/hcnt_23__i5/SR   vgaCont/hcnt_23__i4/SR}                           
                                        |           No arrival time
{vgaCont/hcnt_23__i3/SR   vgaCont/hcnt_23__i2/SR}                           
                                        |           No arrival time
{vgaCont/hcnt_23__i1/SR   vgaCont/hcnt_23__i0/SR}                           
                                        |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        10
                                        |                          
-------------------------------------------------------------------

<A name="Timing_rpt_StartEndPointsWithoutTimingConstraints"></A><B><U><big>1.4.2  Start/End Points Without Timing Constraints</big></U></B>

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
reset                                   |                     input
frame_switch                            |                     input
blank_b                                 |                    output
vsync                                   |                    output
hsync                                   |                    output
vgaclk                                  |                    output
b[3]                                    |                    output
b[2]                                    |                    output
b[1]                                    |                    output
b[0]                                    |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        10
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



<A name="Timing_rpt_CombinationalLoop"></A><B><U><big>1.5  Combinational Loop</big></U></B>

None


<A name="Timing_rpt_SetupSlowCornerMaxDegree"></A><B><U><big>2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees</big></U></B>
<A name="Timing_rpt_ClockSummarySetupSlowCornerMaxDegree"></A><B><U><big>2.1  Clock Summary</big></U></B>
<A name="Timing_rpt_Clk_1"></A><B><U><big>2.1.1 Clock "vgaclk_c"</big></U></B>

create_generated_clock -name {vgaclk_c} -source [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 128 [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock vgaclk_c             |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From vgaclk_c                          |             Target |          39.801 ns |         25.125 MHz 
                                        | Actual (all paths) |          12.663 ns |         78.970 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
             Clock vgaclk_c             |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From int_osc                           |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------
<A name="Timing_rpt_Clk_2"></A><B><U><big>2.1.2 Clock "int_osc"</big></U></B>

create_clock -name {int_osc} -period 20.8333 [get_pins {hf_osc/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock int_osc              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From int_osc                           |             Target |          20.833 ns |         48.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
hf_osc/CLKHF (MPW)                      |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
             Clock int_osc              |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From vgaclk_c                          |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

<A name="Timing_rpt_EndpointSlackSetupSlowCornerMaxDegree"></A><B><U><big>2.2  Endpoint slacks</big></U></B>
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
vgaCont/hcnt_23__i5/D                    |   27.138 ns 
vgaCont/hcnt_23__i4/D                    |   27.191 ns 
vgaCont/hcnt_23__i1/D                    |   27.733 ns 
vgaCont/hcnt_23__i3/D                    |   27.733 ns 
vgaCont/hcnt_23__i9/D                    |   27.733 ns 
vgaCont/hcnt_23__i0/D                    |   27.786 ns 
vgaCont/hcnt_23__i2/D                    |   27.786 ns 
vgaCont/hcnt_23__i6/D                    |   27.786 ns 
vgaCont/hcnt_23__i8/D                    |   27.786 ns 
vgaCont/hcnt_23__i7/D                    |   28.051 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_DetailReportSetupSlowCornerMaxDegree"></A><B><U><big>2.3  Detailed Report</big></U></B>


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vgaCont/hcnt_23__i9/Q  (SLICE_R24C14D)
Path End         : vgaCont/hcnt_23__i5/D  (SLICE_R25C14B)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 4
Delay Ratio      : 76.7% (route), 23.3% (logic)
Clock Skew       : -0.595 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 27.137 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_23__i9/CK",
        "phy_name":"vgaCont.SLICE_90/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":5.353,
        "delay":5.353
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":5.353,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":5.503,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":12.178,
        "delay":6.675
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":12.178,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           6.675                 12.178  11      
{vgaCont/hcnt_23__i9/CK   vgaCont/hcnt_23__i8/CK}
                                                             CLOCK PIN           0.000                 12.178  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_23__i9/Q",
        "phy_name":"vgaCont.SLICE_90/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_23__i5/D",
        "phy_name":"vgaCont.SLICE_94/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/hcnt_23__i9/CK",
            "phy_name":"vgaCont.SLICE_90/CLK"
        },
        "pin1":
        {
            "log_name":"vgaCont/hcnt_23__i9/Q",
            "phy_name":"vgaCont.SLICE_90/Q0"
        },
        "arrive":13.566,
        "delay":1.388
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x[9]",
            "phy_name":"x[9]"
        },
        "arrive":16.831,
        "delay":3.265
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i5_4_lut_adj_16/B",
            "phy_name":"vgaCont.SLICE_139/B1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i5_4_lut_adj_16/Z",
            "phy_name":"vgaCont.SLICE_139/F1"
        },
        "arrive":17.280,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n13",
            "phy_name":"vgaCont.n13"
        },
        "arrive":19.448,
        "delay":2.168
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1645_4_lut/A",
            "phy_name":"vgaCont.SLICE_137/D1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1645_4_lut/Z",
            "phy_name":"vgaCont.SLICE_137/F1"
        },
        "arrive":19.897,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n19",
            "phy_name":"vgaCont.n19"
        },
        "arrive":23.572,
        "delay":3.675
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1_2_lut_adj_4/A",
            "phy_name":"vgaCont.SLICE_94/B0"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1_2_lut_adj_4/Z",
            "phy_name":"vgaCont.SLICE_94/F0"
        },
        "arrive":24.048,
        "delay":0.476
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x_9__N_1[5]",
            "phy_name":"vgaCont.x_9__N_1[5]"
        },
        "arrive":24.048,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":24.048,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/hcnt_23__i9/CK->vgaCont/hcnt_23__i9/Q
                                          SLICE_R24C14D      CLK_TO_Q0_DELAY     1.388                 13.566  6       
vgaCont/x[9]                                                 NET DELAY           3.265                 16.831  6       
vgaCont/i5_4_lut_adj_16/B->vgaCont/i5_4_lut_adj_16/Z
                                          SLICE_R25C12A      B1_TO_F1_DELAY      0.449                 17.280  1       
vgaCont/n13                                                  NET DELAY           2.168                 19.448  1       
vgaCont/i1645_4_lut/A->vgaCont/i1645_4_lut/Z
                                          SLICE_R25C12B      D1_TO_F1_DELAY      0.449                 19.897  15      
vgaCont/n19                                                  NET DELAY           3.675                 23.572  15      
vgaCont/i1_2_lut_adj_4/A->vgaCont/i1_2_lut_adj_4/Z
                                          SLICE_R25C14B      B0_TO_F0_DELAY      0.476                 24.048  1       
vgaCont/x_9__N_1[5]                                          NET DELAY           0.000                 24.048  1       
vgaCont/hcnt_23__i5/D                                        ENDPOINT            0.000                 24.048  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_23__i5/CK",
        "phy_name":"vgaCont.SLICE_94/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":39.800,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":45.153,
        "delay":5.353
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":45.153,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":45.303,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":51.383,
        "delay":6.080
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":51.383,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.153  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.153  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.303  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           6.080                 51.383  11      
{vgaCont/hcnt_23__i5/CK   vgaCont/hcnt_23__i4/CK}
                                                             CLOCK PIN           0.000                 51.383  1       
                                                             Uncertainty      -(0.000)                 51.383  
                                                             Setup time       -(0.198)                 51.185  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          51.185  
Arrival Time                                                                                        -(24.047)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   27.137  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_23__i9/Q  (SLICE_R24C14D)
Path End         : vgaCont/hcnt_23__i4/D  (SLICE_R25C14B)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 4
Delay Ratio      : 76.6% (route), 23.4% (logic)
Clock Skew       : -0.595 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 27.190 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_23__i9/CK",
        "phy_name":"vgaCont.SLICE_90/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":5.353,
        "delay":5.353
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":5.353,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":5.503,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":12.178,
        "delay":6.675
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":12.178,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           6.675                 12.178  11      
{vgaCont/hcnt_23__i9/CK   vgaCont/hcnt_23__i8/CK}
                                                             CLOCK PIN           0.000                 12.178  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_23__i9/Q",
        "phy_name":"vgaCont.SLICE_90/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_23__i4/D",
        "phy_name":"vgaCont.SLICE_94/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/hcnt_23__i9/CK",
            "phy_name":"vgaCont.SLICE_90/CLK"
        },
        "pin1":
        {
            "log_name":"vgaCont/hcnt_23__i9/Q",
            "phy_name":"vgaCont.SLICE_90/Q0"
        },
        "arrive":13.566,
        "delay":1.388
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x[9]",
            "phy_name":"x[9]"
        },
        "arrive":16.831,
        "delay":3.265
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i5_4_lut_adj_16/B",
            "phy_name":"vgaCont.SLICE_139/B1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i5_4_lut_adj_16/Z",
            "phy_name":"vgaCont.SLICE_139/F1"
        },
        "arrive":17.280,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n13",
            "phy_name":"vgaCont.n13"
        },
        "arrive":19.448,
        "delay":2.168
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1645_4_lut/A",
            "phy_name":"vgaCont.SLICE_137/D1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1645_4_lut/Z",
            "phy_name":"vgaCont.SLICE_137/F1"
        },
        "arrive":19.897,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n19",
            "phy_name":"vgaCont.n19"
        },
        "arrive":23.519,
        "delay":3.622
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1_2_lut_adj_3/A",
            "phy_name":"vgaCont.SLICE_94/C1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1_2_lut_adj_3/Z",
            "phy_name":"vgaCont.SLICE_94/F1"
        },
        "arrive":23.995,
        "delay":0.476
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x_9__N_1[4]",
            "phy_name":"vgaCont.x_9__N_1[4]"
        },
        "arrive":23.995,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":23.995,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/hcnt_23__i9/CK->vgaCont/hcnt_23__i9/Q
                                          SLICE_R24C14D      CLK_TO_Q0_DELAY     1.388                 13.566  6       
vgaCont/x[9]                                                 NET DELAY           3.265                 16.831  6       
vgaCont/i5_4_lut_adj_16/B->vgaCont/i5_4_lut_adj_16/Z
                                          SLICE_R25C12A      B1_TO_F1_DELAY      0.449                 17.280  1       
vgaCont/n13                                                  NET DELAY           2.168                 19.448  1       
vgaCont/i1645_4_lut/A->vgaCont/i1645_4_lut/Z
                                          SLICE_R25C12B      D1_TO_F1_DELAY      0.449                 19.897  15      
vgaCont/n19                                                  NET DELAY           3.622                 23.519  15      
vgaCont/i1_2_lut_adj_3/A->vgaCont/i1_2_lut_adj_3/Z
                                          SLICE_R25C14B      C1_TO_F1_DELAY      0.476                 23.995  1       
vgaCont/x_9__N_1[4]                                          NET DELAY           0.000                 23.995  1       
vgaCont/hcnt_23__i4/D                                        ENDPOINT            0.000                 23.995  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_23__i5/CK",
        "phy_name":"vgaCont.SLICE_94/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":39.800,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":45.153,
        "delay":5.353
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":45.153,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":45.303,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":51.383,
        "delay":6.080
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":51.383,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.153  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.153  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.303  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           6.080                 51.383  11      
{vgaCont/hcnt_23__i5/CK   vgaCont/hcnt_23__i4/CK}
                                                             CLOCK PIN           0.000                 51.383  1       
                                                             Uncertainty      -(0.000)                 51.383  
                                                             Setup time       -(0.198)                 51.185  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          51.185  
Arrival Time                                                                                        -(23.994)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   27.190  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_23__i9/Q  (SLICE_R24C14D)
Path End         : vgaCont/hcnt_23__i1/D  (SLICE_R24C12D)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 4
Delay Ratio      : 76.7% (route), 23.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 27.732 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_23__i9/CK",
        "phy_name":"vgaCont.SLICE_90/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":5.353,
        "delay":5.353
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":5.353,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":5.503,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":12.178,
        "delay":6.675
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":12.178,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           6.675                 12.178  11      
{vgaCont/hcnt_23__i9/CK   vgaCont/hcnt_23__i8/CK}
                                                             CLOCK PIN           0.000                 12.178  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_23__i9/Q",
        "phy_name":"vgaCont.SLICE_90/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_23__i1/D",
        "phy_name":"vgaCont.SLICE_98/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/hcnt_23__i9/CK",
            "phy_name":"vgaCont.SLICE_90/CLK"
        },
        "pin1":
        {
            "log_name":"vgaCont/hcnt_23__i9/Q",
            "phy_name":"vgaCont.SLICE_90/Q0"
        },
        "arrive":13.566,
        "delay":1.388
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x[9]",
            "phy_name":"x[9]"
        },
        "arrive":16.831,
        "delay":3.265
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i5_4_lut_adj_16/B",
            "phy_name":"vgaCont.SLICE_139/B1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i5_4_lut_adj_16/Z",
            "phy_name":"vgaCont.SLICE_139/F1"
        },
        "arrive":17.280,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n13",
            "phy_name":"vgaCont.n13"
        },
        "arrive":19.448,
        "delay":2.168
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1645_4_lut/A",
            "phy_name":"vgaCont.SLICE_137/D1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1645_4_lut/Z",
            "phy_name":"vgaCont.SLICE_137/F1"
        },
        "arrive":19.897,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n19",
            "phy_name":"vgaCont.n19"
        },
        "arrive":23.572,
        "delay":3.675
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1_2_lut/A",
            "phy_name":"vgaCont.SLICE_98/B0"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1_2_lut/Z",
            "phy_name":"vgaCont.SLICE_98/F0"
        },
        "arrive":24.048,
        "delay":0.476
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x_9__N_1[1]",
            "phy_name":"vgaCont.x_9__N_1[1]"
        },
        "arrive":24.048,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":24.048,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/hcnt_23__i9/CK->vgaCont/hcnt_23__i9/Q
                                          SLICE_R24C14D      CLK_TO_Q0_DELAY     1.388                 13.566  6       
vgaCont/x[9]                                                 NET DELAY           3.265                 16.831  6       
vgaCont/i5_4_lut_adj_16/B->vgaCont/i5_4_lut_adj_16/Z
                                          SLICE_R25C12A      B1_TO_F1_DELAY      0.449                 17.280  1       
vgaCont/n13                                                  NET DELAY           2.168                 19.448  1       
vgaCont/i1645_4_lut/A->vgaCont/i1645_4_lut/Z
                                          SLICE_R25C12B      D1_TO_F1_DELAY      0.449                 19.897  15      
vgaCont/n19                                                  NET DELAY           3.675                 23.572  15      
vgaCont/i1_2_lut/A->vgaCont/i1_2_lut/Z    SLICE_R24C12D      B0_TO_F0_DELAY      0.476                 24.048  1       
vgaCont/x_9__N_1[1]                                          NET DELAY           0.000                 24.048  1       
vgaCont/hcnt_23__i1/D                                        ENDPOINT            0.000                 24.048  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_23__i1/CK",
        "phy_name":"vgaCont.SLICE_98/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":39.800,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":45.153,
        "delay":5.353
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":45.153,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":45.303,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":51.978,
        "delay":6.675
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":51.978,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.153  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.153  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.303  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           6.675                 51.978  11      
{vgaCont/hcnt_23__i1/CK   vgaCont/hcnt_23__i0/CK}
                                                             CLOCK PIN           0.000                 51.978  1       
                                                             Uncertainty      -(0.000)                 51.978  
                                                             Setup time       -(0.198)                 51.780  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          51.780  
Arrival Time                                                                                        -(24.047)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   27.732  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_23__i9/Q  (SLICE_R24C14D)
Path End         : vgaCont/hcnt_23__i3/D  (SLICE_R24C14C)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 4
Delay Ratio      : 76.7% (route), 23.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 27.732 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_23__i9/CK",
        "phy_name":"vgaCont.SLICE_90/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":5.353,
        "delay":5.353
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":5.353,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":5.503,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":12.178,
        "delay":6.675
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":12.178,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           6.675                 12.178  11      
{vgaCont/hcnt_23__i9/CK   vgaCont/hcnt_23__i8/CK}
                                                             CLOCK PIN           0.000                 12.178  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_23__i9/Q",
        "phy_name":"vgaCont.SLICE_90/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_23__i3/D",
        "phy_name":"vgaCont.SLICE_96/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/hcnt_23__i9/CK",
            "phy_name":"vgaCont.SLICE_90/CLK"
        },
        "pin1":
        {
            "log_name":"vgaCont/hcnt_23__i9/Q",
            "phy_name":"vgaCont.SLICE_90/Q0"
        },
        "arrive":13.566,
        "delay":1.388
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x[9]",
            "phy_name":"x[9]"
        },
        "arrive":16.831,
        "delay":3.265
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i5_4_lut_adj_16/B",
            "phy_name":"vgaCont.SLICE_139/B1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i5_4_lut_adj_16/Z",
            "phy_name":"vgaCont.SLICE_139/F1"
        },
        "arrive":17.280,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n13",
            "phy_name":"vgaCont.n13"
        },
        "arrive":19.448,
        "delay":2.168
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1645_4_lut/A",
            "phy_name":"vgaCont.SLICE_137/D1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1645_4_lut/Z",
            "phy_name":"vgaCont.SLICE_137/F1"
        },
        "arrive":19.897,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n19",
            "phy_name":"vgaCont.n19"
        },
        "arrive":23.572,
        "delay":3.675
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1_2_lut_adj_2/A",
            "phy_name":"vgaCont.SLICE_96/B0"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1_2_lut_adj_2/Z",
            "phy_name":"vgaCont.SLICE_96/F0"
        },
        "arrive":24.048,
        "delay":0.476
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x_9__N_1[3]",
            "phy_name":"vgaCont.x_9__N_1[3]"
        },
        "arrive":24.048,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":24.048,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/hcnt_23__i9/CK->vgaCont/hcnt_23__i9/Q
                                          SLICE_R24C14D      CLK_TO_Q0_DELAY     1.388                 13.566  6       
vgaCont/x[9]                                                 NET DELAY           3.265                 16.831  6       
vgaCont/i5_4_lut_adj_16/B->vgaCont/i5_4_lut_adj_16/Z
                                          SLICE_R25C12A      B1_TO_F1_DELAY      0.449                 17.280  1       
vgaCont/n13                                                  NET DELAY           2.168                 19.448  1       
vgaCont/i1645_4_lut/A->vgaCont/i1645_4_lut/Z
                                          SLICE_R25C12B      D1_TO_F1_DELAY      0.449                 19.897  15      
vgaCont/n19                                                  NET DELAY           3.675                 23.572  15      
vgaCont/i1_2_lut_adj_2/A->vgaCont/i1_2_lut_adj_2/Z
                                          SLICE_R24C14C      B0_TO_F0_DELAY      0.476                 24.048  1       
vgaCont/x_9__N_1[3]                                          NET DELAY           0.000                 24.048  1       
vgaCont/hcnt_23__i3/D                                        ENDPOINT            0.000                 24.048  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_23__i3/CK",
        "phy_name":"vgaCont.SLICE_96/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":39.800,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":45.153,
        "delay":5.353
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":45.153,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":45.303,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":51.978,
        "delay":6.675
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":51.978,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.153  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.153  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.303  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           6.675                 51.978  11      
{vgaCont/hcnt_23__i3/CK   vgaCont/hcnt_23__i2/CK}
                                                             CLOCK PIN           0.000                 51.978  1       
                                                             Uncertainty      -(0.000)                 51.978  
                                                             Setup time       -(0.198)                 51.780  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          51.780  
Arrival Time                                                                                        -(24.047)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   27.732  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_23__i9/Q  (SLICE_R24C14D)
Path End         : vgaCont/hcnt_23__i9/D  (SLICE_R24C14D)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 4
Delay Ratio      : 76.7% (route), 23.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 27.732 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_23__i9/CK",
        "phy_name":"vgaCont.SLICE_90/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":5.353,
        "delay":5.353
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":5.353,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":5.503,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":12.178,
        "delay":6.675
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":12.178,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           6.675                 12.178  11      
{vgaCont/hcnt_23__i9/CK   vgaCont/hcnt_23__i8/CK}
                                                             CLOCK PIN           0.000                 12.178  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_23__i9/Q",
        "phy_name":"vgaCont.SLICE_90/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_23__i9/D",
        "phy_name":"vgaCont.SLICE_90/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/hcnt_23__i9/CK",
            "phy_name":"vgaCont.SLICE_90/CLK"
        },
        "pin1":
        {
            "log_name":"vgaCont/hcnt_23__i9/Q",
            "phy_name":"vgaCont.SLICE_90/Q0"
        },
        "arrive":13.566,
        "delay":1.388
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x[9]",
            "phy_name":"x[9]"
        },
        "arrive":16.831,
        "delay":3.265
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i5_4_lut_adj_16/B",
            "phy_name":"vgaCont.SLICE_139/B1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i5_4_lut_adj_16/Z",
            "phy_name":"vgaCont.SLICE_139/F1"
        },
        "arrive":17.280,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n13",
            "phy_name":"vgaCont.n13"
        },
        "arrive":19.448,
        "delay":2.168
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1645_4_lut/A",
            "phy_name":"vgaCont.SLICE_137/D1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1645_4_lut/Z",
            "phy_name":"vgaCont.SLICE_137/F1"
        },
        "arrive":19.897,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n19",
            "phy_name":"vgaCont.n19"
        },
        "arrive":23.572,
        "delay":3.675
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i457_2_lut/B",
            "phy_name":"vgaCont.SLICE_90/B0"
        },
        "pin1":
        {
            "log_name":"vgaCont/i457_2_lut/Z",
            "phy_name":"vgaCont.SLICE_90/F0"
        },
        "arrive":24.048,
        "delay":0.476
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x_9__N_1[9]",
            "phy_name":"vgaCont.x_9__N_1[9]"
        },
        "arrive":24.048,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":24.048,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/hcnt_23__i9/CK->vgaCont/hcnt_23__i9/Q
                                          SLICE_R24C14D      CLK_TO_Q0_DELAY     1.388                 13.566  6       
vgaCont/x[9]                                                 NET DELAY           3.265                 16.831  6       
vgaCont/i5_4_lut_adj_16/B->vgaCont/i5_4_lut_adj_16/Z
                                          SLICE_R25C12A      B1_TO_F1_DELAY      0.449                 17.280  1       
vgaCont/n13                                                  NET DELAY           2.168                 19.448  1       
vgaCont/i1645_4_lut/A->vgaCont/i1645_4_lut/Z
                                          SLICE_R25C12B      D1_TO_F1_DELAY      0.449                 19.897  15      
vgaCont/n19                                                  NET DELAY           3.675                 23.572  15      
vgaCont/i457_2_lut/B->vgaCont/i457_2_lut/Z
                                          SLICE_R24C14D      B0_TO_F0_DELAY      0.476                 24.048  1       
vgaCont/x_9__N_1[9]                                          NET DELAY           0.000                 24.048  1       
vgaCont/hcnt_23__i9/D                                        ENDPOINT            0.000                 24.048  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_23__i9/CK",
        "phy_name":"vgaCont.SLICE_90/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":39.800,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":45.153,
        "delay":5.353
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":45.153,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":45.303,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":51.978,
        "delay":6.675
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":51.978,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.153  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.153  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.303  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           6.675                 51.978  11      
{vgaCont/hcnt_23__i9/CK   vgaCont/hcnt_23__i8/CK}
                                                             CLOCK PIN           0.000                 51.978  1       
                                                             Uncertainty      -(0.000)                 51.978  
                                                             Setup time       -(0.198)                 51.780  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          51.780  
Arrival Time                                                                                        -(24.047)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   27.732  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_23__i9/Q  (SLICE_R24C14D)
Path End         : vgaCont/hcnt_23__i0/D  (SLICE_R24C12D)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 4
Delay Ratio      : 76.6% (route), 23.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 27.785 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_23__i9/CK",
        "phy_name":"vgaCont.SLICE_90/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":5.353,
        "delay":5.353
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":5.353,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":5.503,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":12.178,
        "delay":6.675
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":12.178,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           6.675                 12.178  11      
{vgaCont/hcnt_23__i9/CK   vgaCont/hcnt_23__i8/CK}
                                                             CLOCK PIN           0.000                 12.178  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_23__i9/Q",
        "phy_name":"vgaCont.SLICE_90/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_23__i0/D",
        "phy_name":"vgaCont.SLICE_98/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/hcnt_23__i9/CK",
            "phy_name":"vgaCont.SLICE_90/CLK"
        },
        "pin1":
        {
            "log_name":"vgaCont/hcnt_23__i9/Q",
            "phy_name":"vgaCont.SLICE_90/Q0"
        },
        "arrive":13.566,
        "delay":1.388
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x[9]",
            "phy_name":"x[9]"
        },
        "arrive":16.831,
        "delay":3.265
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i5_4_lut_adj_16/B",
            "phy_name":"vgaCont.SLICE_139/B1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i5_4_lut_adj_16/Z",
            "phy_name":"vgaCont.SLICE_139/F1"
        },
        "arrive":17.280,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n13",
            "phy_name":"vgaCont.n13"
        },
        "arrive":19.448,
        "delay":2.168
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1645_4_lut/A",
            "phy_name":"vgaCont.SLICE_137/D1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1645_4_lut/Z",
            "phy_name":"vgaCont.SLICE_137/F1"
        },
        "arrive":19.897,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n19",
            "phy_name":"vgaCont.n19"
        },
        "arrive":23.519,
        "delay":3.622
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1_2_lut_adj_17/A",
            "phy_name":"vgaCont.SLICE_98/C1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1_2_lut_adj_17/Z",
            "phy_name":"vgaCont.SLICE_98/F1"
        },
        "arrive":23.995,
        "delay":0.476
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x_9__N_1[0]",
            "phy_name":"vgaCont.x_9__N_1[0]"
        },
        "arrive":23.995,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":23.995,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/hcnt_23__i9/CK->vgaCont/hcnt_23__i9/Q
                                          SLICE_R24C14D      CLK_TO_Q0_DELAY     1.388                 13.566  6       
vgaCont/x[9]                                                 NET DELAY           3.265                 16.831  6       
vgaCont/i5_4_lut_adj_16/B->vgaCont/i5_4_lut_adj_16/Z
                                          SLICE_R25C12A      B1_TO_F1_DELAY      0.449                 17.280  1       
vgaCont/n13                                                  NET DELAY           2.168                 19.448  1       
vgaCont/i1645_4_lut/A->vgaCont/i1645_4_lut/Z
                                          SLICE_R25C12B      D1_TO_F1_DELAY      0.449                 19.897  15      
vgaCont/n19                                                  NET DELAY           3.622                 23.519  15      
vgaCont/i1_2_lut_adj_17/A->vgaCont/i1_2_lut_adj_17/Z
                                          SLICE_R24C12D      C1_TO_F1_DELAY      0.476                 23.995  1       
vgaCont/x_9__N_1[0]                                          NET DELAY           0.000                 23.995  1       
vgaCont/hcnt_23__i0/D                                        ENDPOINT            0.000                 23.995  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_23__i1/CK",
        "phy_name":"vgaCont.SLICE_98/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":39.800,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":45.153,
        "delay":5.353
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":45.153,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":45.303,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":51.978,
        "delay":6.675
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":51.978,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.153  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.153  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.303  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           6.675                 51.978  11      
{vgaCont/hcnt_23__i1/CK   vgaCont/hcnt_23__i0/CK}
                                                             CLOCK PIN           0.000                 51.978  1       
                                                             Uncertainty      -(0.000)                 51.978  
                                                             Setup time       -(0.198)                 51.780  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          51.780  
Arrival Time                                                                                        -(23.994)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   27.785  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_23__i9/Q  (SLICE_R24C14D)
Path End         : vgaCont/hcnt_23__i2/D  (SLICE_R24C14C)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 4
Delay Ratio      : 76.6% (route), 23.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 27.785 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_23__i9/CK",
        "phy_name":"vgaCont.SLICE_90/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":5.353,
        "delay":5.353
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":5.353,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":5.503,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":12.178,
        "delay":6.675
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":12.178,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           6.675                 12.178  11      
{vgaCont/hcnt_23__i9/CK   vgaCont/hcnt_23__i8/CK}
                                                             CLOCK PIN           0.000                 12.178  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_23__i9/Q",
        "phy_name":"vgaCont.SLICE_90/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_23__i2/D",
        "phy_name":"vgaCont.SLICE_96/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/hcnt_23__i9/CK",
            "phy_name":"vgaCont.SLICE_90/CLK"
        },
        "pin1":
        {
            "log_name":"vgaCont/hcnt_23__i9/Q",
            "phy_name":"vgaCont.SLICE_90/Q0"
        },
        "arrive":13.566,
        "delay":1.388
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x[9]",
            "phy_name":"x[9]"
        },
        "arrive":16.831,
        "delay":3.265
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i5_4_lut_adj_16/B",
            "phy_name":"vgaCont.SLICE_139/B1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i5_4_lut_adj_16/Z",
            "phy_name":"vgaCont.SLICE_139/F1"
        },
        "arrive":17.280,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n13",
            "phy_name":"vgaCont.n13"
        },
        "arrive":19.448,
        "delay":2.168
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1645_4_lut/A",
            "phy_name":"vgaCont.SLICE_137/D1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1645_4_lut/Z",
            "phy_name":"vgaCont.SLICE_137/F1"
        },
        "arrive":19.897,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n19",
            "phy_name":"vgaCont.n19"
        },
        "arrive":23.519,
        "delay":3.622
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1_2_lut_adj_1/A",
            "phy_name":"vgaCont.SLICE_96/C1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1_2_lut_adj_1/Z",
            "phy_name":"vgaCont.SLICE_96/F1"
        },
        "arrive":23.995,
        "delay":0.476
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x_9__N_1[2]",
            "phy_name":"vgaCont.x_9__N_1[2]"
        },
        "arrive":23.995,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":23.995,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/hcnt_23__i9/CK->vgaCont/hcnt_23__i9/Q
                                          SLICE_R24C14D      CLK_TO_Q0_DELAY     1.388                 13.566  6       
vgaCont/x[9]                                                 NET DELAY           3.265                 16.831  6       
vgaCont/i5_4_lut_adj_16/B->vgaCont/i5_4_lut_adj_16/Z
                                          SLICE_R25C12A      B1_TO_F1_DELAY      0.449                 17.280  1       
vgaCont/n13                                                  NET DELAY           2.168                 19.448  1       
vgaCont/i1645_4_lut/A->vgaCont/i1645_4_lut/Z
                                          SLICE_R25C12B      D1_TO_F1_DELAY      0.449                 19.897  15      
vgaCont/n19                                                  NET DELAY           3.622                 23.519  15      
vgaCont/i1_2_lut_adj_1/A->vgaCont/i1_2_lut_adj_1/Z
                                          SLICE_R24C14C      C1_TO_F1_DELAY      0.476                 23.995  1       
vgaCont/x_9__N_1[2]                                          NET DELAY           0.000                 23.995  1       
vgaCont/hcnt_23__i2/D                                        ENDPOINT            0.000                 23.995  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_23__i3/CK",
        "phy_name":"vgaCont.SLICE_96/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":39.800,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":45.153,
        "delay":5.353
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":45.153,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":45.303,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":51.978,
        "delay":6.675
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":51.978,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.153  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.153  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.303  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           6.675                 51.978  11      
{vgaCont/hcnt_23__i3/CK   vgaCont/hcnt_23__i2/CK}
                                                             CLOCK PIN           0.000                 51.978  1       
                                                             Uncertainty      -(0.000)                 51.978  
                                                             Setup time       -(0.198)                 51.780  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          51.780  
Arrival Time                                                                                        -(23.994)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   27.785  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_23__i9/Q  (SLICE_R24C14D)
Path End         : vgaCont/hcnt_23__i6/D  (SLICE_R24C12C)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 4
Delay Ratio      : 76.6% (route), 23.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 27.785 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_23__i9/CK",
        "phy_name":"vgaCont.SLICE_90/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":5.353,
        "delay":5.353
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":5.353,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":5.503,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":12.178,
        "delay":6.675
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":12.178,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           6.675                 12.178  11      
{vgaCont/hcnt_23__i9/CK   vgaCont/hcnt_23__i8/CK}
                                                             CLOCK PIN           0.000                 12.178  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_23__i9/Q",
        "phy_name":"vgaCont.SLICE_90/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_23__i6/D",
        "phy_name":"vgaCont.SLICE_92/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/hcnt_23__i9/CK",
            "phy_name":"vgaCont.SLICE_90/CLK"
        },
        "pin1":
        {
            "log_name":"vgaCont/hcnt_23__i9/Q",
            "phy_name":"vgaCont.SLICE_90/Q0"
        },
        "arrive":13.566,
        "delay":1.388
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x[9]",
            "phy_name":"x[9]"
        },
        "arrive":16.831,
        "delay":3.265
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i5_4_lut_adj_16/B",
            "phy_name":"vgaCont.SLICE_139/B1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i5_4_lut_adj_16/Z",
            "phy_name":"vgaCont.SLICE_139/F1"
        },
        "arrive":17.280,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n13",
            "phy_name":"vgaCont.n13"
        },
        "arrive":19.448,
        "delay":2.168
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1645_4_lut/A",
            "phy_name":"vgaCont.SLICE_137/D1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1645_4_lut/Z",
            "phy_name":"vgaCont.SLICE_137/F1"
        },
        "arrive":19.897,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n19",
            "phy_name":"vgaCont.n19"
        },
        "arrive":23.519,
        "delay":3.622
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1_2_lut_adj_5/A",
            "phy_name":"vgaCont.SLICE_92/C1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1_2_lut_adj_5/Z",
            "phy_name":"vgaCont.SLICE_92/F1"
        },
        "arrive":23.995,
        "delay":0.476
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x_9__N_1[6]",
            "phy_name":"vgaCont.x_9__N_1[6]"
        },
        "arrive":23.995,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":23.995,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/hcnt_23__i9/CK->vgaCont/hcnt_23__i9/Q
                                          SLICE_R24C14D      CLK_TO_Q0_DELAY     1.388                 13.566  6       
vgaCont/x[9]                                                 NET DELAY           3.265                 16.831  6       
vgaCont/i5_4_lut_adj_16/B->vgaCont/i5_4_lut_adj_16/Z
                                          SLICE_R25C12A      B1_TO_F1_DELAY      0.449                 17.280  1       
vgaCont/n13                                                  NET DELAY           2.168                 19.448  1       
vgaCont/i1645_4_lut/A->vgaCont/i1645_4_lut/Z
                                          SLICE_R25C12B      D1_TO_F1_DELAY      0.449                 19.897  15      
vgaCont/n19                                                  NET DELAY           3.622                 23.519  15      
vgaCont/i1_2_lut_adj_5/A->vgaCont/i1_2_lut_adj_5/Z
                                          SLICE_R24C12C      C1_TO_F1_DELAY      0.476                 23.995  1       
vgaCont/x_9__N_1[6]                                          NET DELAY           0.000                 23.995  1       
vgaCont/hcnt_23__i6/D                                        ENDPOINT            0.000                 23.995  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_23__i7/CK",
        "phy_name":"vgaCont.SLICE_92/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":39.800,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":45.153,
        "delay":5.353
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":45.153,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":45.303,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":51.978,
        "delay":6.675
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":51.978,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.153  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.153  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.303  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           6.675                 51.978  11      
{vgaCont/hcnt_23__i7/CK   vgaCont/hcnt_23__i6/CK}
                                                             CLOCK PIN           0.000                 51.978  1       
                                                             Uncertainty      -(0.000)                 51.978  
                                                             Setup time       -(0.198)                 51.780  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          51.780  
Arrival Time                                                                                        -(23.994)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   27.785  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_23__i9/Q  (SLICE_R24C14D)
Path End         : vgaCont/hcnt_23__i8/D  (SLICE_R24C14D)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 4
Delay Ratio      : 76.6% (route), 23.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 27.785 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_23__i9/CK",
        "phy_name":"vgaCont.SLICE_90/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":5.353,
        "delay":5.353
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":5.353,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":5.503,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":12.178,
        "delay":6.675
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":12.178,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           6.675                 12.178  11      
{vgaCont/hcnt_23__i9/CK   vgaCont/hcnt_23__i8/CK}
                                                             CLOCK PIN           0.000                 12.178  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_23__i9/Q",
        "phy_name":"vgaCont.SLICE_90/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_23__i8/D",
        "phy_name":"vgaCont.SLICE_90/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/hcnt_23__i9/CK",
            "phy_name":"vgaCont.SLICE_90/CLK"
        },
        "pin1":
        {
            "log_name":"vgaCont/hcnt_23__i9/Q",
            "phy_name":"vgaCont.SLICE_90/Q0"
        },
        "arrive":13.566,
        "delay":1.388
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x[9]",
            "phy_name":"x[9]"
        },
        "arrive":16.831,
        "delay":3.265
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i5_4_lut_adj_16/B",
            "phy_name":"vgaCont.SLICE_139/B1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i5_4_lut_adj_16/Z",
            "phy_name":"vgaCont.SLICE_139/F1"
        },
        "arrive":17.280,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n13",
            "phy_name":"vgaCont.n13"
        },
        "arrive":19.448,
        "delay":2.168
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1645_4_lut/A",
            "phy_name":"vgaCont.SLICE_137/D1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1645_4_lut/Z",
            "phy_name":"vgaCont.SLICE_137/F1"
        },
        "arrive":19.897,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n19",
            "phy_name":"vgaCont.n19"
        },
        "arrive":23.519,
        "delay":3.622
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i458_2_lut/B",
            "phy_name":"vgaCont.SLICE_90/C1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i458_2_lut/Z",
            "phy_name":"vgaCont.SLICE_90/F1"
        },
        "arrive":23.995,
        "delay":0.476
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x_9__N_1[8]",
            "phy_name":"vgaCont.x_9__N_1[8]"
        },
        "arrive":23.995,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":23.995,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/hcnt_23__i9/CK->vgaCont/hcnt_23__i9/Q
                                          SLICE_R24C14D      CLK_TO_Q0_DELAY     1.388                 13.566  6       
vgaCont/x[9]                                                 NET DELAY           3.265                 16.831  6       
vgaCont/i5_4_lut_adj_16/B->vgaCont/i5_4_lut_adj_16/Z
                                          SLICE_R25C12A      B1_TO_F1_DELAY      0.449                 17.280  1       
vgaCont/n13                                                  NET DELAY           2.168                 19.448  1       
vgaCont/i1645_4_lut/A->vgaCont/i1645_4_lut/Z
                                          SLICE_R25C12B      D1_TO_F1_DELAY      0.449                 19.897  15      
vgaCont/n19                                                  NET DELAY           3.622                 23.519  15      
vgaCont/i458_2_lut/B->vgaCont/i458_2_lut/Z
                                          SLICE_R24C14D      C1_TO_F1_DELAY      0.476                 23.995  1       
vgaCont/x_9__N_1[8]                                          NET DELAY           0.000                 23.995  1       
vgaCont/hcnt_23__i8/D                                        ENDPOINT            0.000                 23.995  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_23__i9/CK",
        "phy_name":"vgaCont.SLICE_90/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":39.800,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":45.153,
        "delay":5.353
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":45.153,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":45.303,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":51.978,
        "delay":6.675
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":51.978,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.153  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.153  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.303  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           6.675                 51.978  11      
{vgaCont/hcnt_23__i9/CK   vgaCont/hcnt_23__i8/CK}
                                                             CLOCK PIN           0.000                 51.978  1       
                                                             Uncertainty      -(0.000)                 51.978  
                                                             Setup time       -(0.198)                 51.780  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          51.780  
Arrival Time                                                                                        -(23.994)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   27.785  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_23__i9/Q  (SLICE_R24C14D)
Path End         : vgaCont/hcnt_23__i7/D  (SLICE_R24C12C)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 4
Delay Ratio      : 76.1% (route), 23.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 28.050 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_23__i9/CK",
        "phy_name":"vgaCont.SLICE_90/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":5.353,
        "delay":5.353
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":5.353,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":5.503,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":12.178,
        "delay":6.675
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":12.178,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           6.675                 12.178  11      
{vgaCont/hcnt_23__i9/CK   vgaCont/hcnt_23__i8/CK}
                                                             CLOCK PIN           0.000                 12.178  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_23__i9/Q",
        "phy_name":"vgaCont.SLICE_90/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_23__i7/D",
        "phy_name":"vgaCont.SLICE_92/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/hcnt_23__i9/CK",
            "phy_name":"vgaCont.SLICE_90/CLK"
        },
        "pin1":
        {
            "log_name":"vgaCont/hcnt_23__i9/Q",
            "phy_name":"vgaCont.SLICE_90/Q0"
        },
        "arrive":13.566,
        "delay":1.388
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x[9]",
            "phy_name":"x[9]"
        },
        "arrive":16.831,
        "delay":3.265
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i5_4_lut_adj_16/B",
            "phy_name":"vgaCont.SLICE_139/B1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i5_4_lut_adj_16/Z",
            "phy_name":"vgaCont.SLICE_139/F1"
        },
        "arrive":17.280,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n13",
            "phy_name":"vgaCont.n13"
        },
        "arrive":19.448,
        "delay":2.168
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1645_4_lut/A",
            "phy_name":"vgaCont.SLICE_137/D1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1645_4_lut/Z",
            "phy_name":"vgaCont.SLICE_137/F1"
        },
        "arrive":19.897,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n19",
            "phy_name":"vgaCont.n19"
        },
        "arrive":23.254,
        "delay":3.357
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i459_2_lut/B",
            "phy_name":"vgaCont.SLICE_92/D0"
        },
        "pin1":
        {
            "log_name":"vgaCont/i459_2_lut/Z",
            "phy_name":"vgaCont.SLICE_92/F0"
        },
        "arrive":23.730,
        "delay":0.476
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x_9__N_1[7]",
            "phy_name":"vgaCont.x_9__N_1[7]"
        },
        "arrive":23.730,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":23.730,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/hcnt_23__i9/CK->vgaCont/hcnt_23__i9/Q
                                          SLICE_R24C14D      CLK_TO_Q0_DELAY     1.388                 13.566  6       
vgaCont/x[9]                                                 NET DELAY           3.265                 16.831  6       
vgaCont/i5_4_lut_adj_16/B->vgaCont/i5_4_lut_adj_16/Z
                                          SLICE_R25C12A      B1_TO_F1_DELAY      0.449                 17.280  1       
vgaCont/n13                                                  NET DELAY           2.168                 19.448  1       
vgaCont/i1645_4_lut/A->vgaCont/i1645_4_lut/Z
                                          SLICE_R25C12B      D1_TO_F1_DELAY      0.449                 19.897  15      
vgaCont/n19                                                  NET DELAY           3.357                 23.254  15      
vgaCont/i459_2_lut/B->vgaCont/i459_2_lut/Z
                                          SLICE_R24C12C      D0_TO_F0_DELAY      0.476                 23.730  1       
vgaCont/x_9__N_1[7]                                          NET DELAY           0.000                 23.730  1       
vgaCont/hcnt_23__i7/D                                        ENDPOINT            0.000                 23.730  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_23__i7/CK",
        "phy_name":"vgaCont.SLICE_92/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":39.800,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":45.153,
        "delay":5.353
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":45.153,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":45.303,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":51.978,
        "delay":6.675
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":51.978,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.153  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.153  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.303  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           6.675                 51.978  11      
{vgaCont/hcnt_23__i7/CK   vgaCont/hcnt_23__i6/CK}
                                                             CLOCK PIN           0.000                 51.978  1       
                                                             Uncertainty      -(0.000)                 51.978  
                                                             Setup time       -(0.198)                 51.780  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          51.780  
Arrival Time                                                                                        -(23.729)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   28.050  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



<A name="Timing_rpt_HoldFastCornerMinDegreeNoAV"></A><B><U><big>3  Hold at Speed Grade m Corner at -40 Degrees</big></U></B>
<A name="Timing_rpt_EndpointSlackHoldFastCornerMinDegreeNoAV"></A><B><U><big>3.1  Endpoint slacks</big></U></B>
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
vgaCont/hcnt_23__i8/D                    |    3.113 ns 
vgaCont/vcnt_22__i1/D                    |    3.113 ns 
vgaCont/vcnt_22__i0/D                    |    3.113 ns 
vgaCont/vcnt_22__i3/D                    |    3.113 ns 
vgaCont/vcnt_22__i5/D                    |    3.113 ns 
vgaCont/vcnt_22__i4/D                    |    3.113 ns 
vgaCont/vcnt_22__i7/D                    |    3.113 ns 
vgaCont/vcnt_22__i6/D                    |    3.113 ns 
vgaCont/vcnt_22__i9/D                    |    3.113 ns 
vgaCont/vcnt_22__i8/D                    |    3.113 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_DetailReportHoldFastCornerMinDegreeNoAV"></A><B><U><big>3.2  Detailed Report</big></U></B>


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vgaCont/hcnt_23__i8/Q  (SLICE_R24C14D)
Path End         : vgaCont/hcnt_23__i8/D  (SLICE_R24C14D)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_23__i9/CK",
        "phy_name":"vgaCont.SLICE_90/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":3.002,
        "delay":3.002
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.002,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.152,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":6.896,
        "delay":3.744
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":6.896,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.744                  6.896  11      
{vgaCont/hcnt_23__i9/CK   vgaCont/hcnt_23__i8/CK}
                                                             CLOCK PIN        0.000                  6.896  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_23__i8/Q",
        "phy_name":"vgaCont.SLICE_90/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_23__i8/D",
        "phy_name":"vgaCont.SLICE_90/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/hcnt_23__i8/CK",
            "phy_name":"vgaCont.SLICE_90/CLK"
        },
        "pin1":
        {
            "log_name":"vgaCont/hcnt_23__i8/Q",
            "phy_name":"vgaCont.SLICE_90/Q1"
        },
        "arrive":7.675,
        "delay":0.779
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x[8]",
            "phy_name":"x[8]"
        },
        "arrive":8.557,
        "delay":0.882
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/hcnt_23_add_4_9/C1",
            "phy_name":"vgaCont.SLICE_76/C1"
        },
        "pin1":
        {
            "log_name":"vgaCont/hcnt_23_add_4_9/S1",
            "phy_name":"vgaCont.SLICE_76/F1"
        },
        "arrive":8.823,
        "delay":0.266
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n45[8]",
            "phy_name":"vgaCont.n45[8]"
        },
        "arrive":9.757,
        "delay":0.934
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i458_2_lut/A",
            "phy_name":"vgaCont.SLICE_90/D1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i458_2_lut/Z",
            "phy_name":"vgaCont.SLICE_90/F1"
        },
        "arrive":10.009,
        "delay":0.252
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x_9__N_1[8]",
            "phy_name":"vgaCont.x_9__N_1[8]"
        },
        "arrive":10.009,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":10.009,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/hcnt_23__i8/CK->vgaCont/hcnt_23__i8/Q
                                          SLICE_R24C14D      CLK_TO_Q1_DELAY  0.779                  7.675  5       
vgaCont/x[8]                                                 NET DELAY        0.882                  8.557  5       
vgaCont/hcnt_23_add_4_9/C1->vgaCont/hcnt_23_add_4_9/S1
                                          SLICE_R24C14A      C1_TO_F1_DELAY   0.266                  8.823  1       
vgaCont/n45[8]                                               NET DELAY        0.934                  9.757  1       
vgaCont/i458_2_lut/A->vgaCont/i458_2_lut/Z
                                          SLICE_R24C14D      D1_TO_F1_DELAY   0.252                 10.009  1       
vgaCont/x_9__N_1[8]                                          NET DELAY        0.000                 10.009  1       
vgaCont/hcnt_23__i8/D                                        ENDPOINT         0.000                 10.009  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_23__i9/CK",
        "phy_name":"vgaCont.SLICE_90/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":3.002,
        "delay":3.002
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.002,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.152,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":6.896,
        "delay":3.744
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":6.896,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.744                  6.896  11      
{vgaCont/hcnt_23__i9/CK   vgaCont/hcnt_23__i8/CK}
                                                             CLOCK PIN        0.000                  6.896  1       
                                                             Uncertainty      0.000                  6.896  
                                                             Hold time        0.000                  6.896  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -6.896  
Arrival Time                                                                                        10.009  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/vcnt_22__i1/Q  (SLICE_R25C9C)
Path End         : vgaCont/vcnt_22__i1/D  (SLICE_R25C9C)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_22__i1/CK",
        "phy_name":"vgaCont.SLICE_89/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":3.002,
        "delay":3.002
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.002,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.152,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":6.822,
        "delay":3.670
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":6.822,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.670                  6.822  11      
{vgaCont/vcnt_22__i1/CK   vgaCont/vcnt_22__i0/CK}
                                                             CLOCK PIN        0.000                  6.822  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_22__i1/Q",
        "phy_name":"vgaCont.SLICE_89/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_22__i1/D",
        "phy_name":"vgaCont.SLICE_89/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/vcnt_22__i1/CK",
            "phy_name":"vgaCont.SLICE_89/CLK"
        },
        "pin1":
        {
            "log_name":"vgaCont/vcnt_22__i1/Q",
            "phy_name":"vgaCont.SLICE_89/Q0"
        },
        "arrive":7.601,
        "delay":0.779
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/y[1]",
            "phy_name":"y[1]"
        },
        "arrive":8.483,
        "delay":0.882
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/vcnt_22_add_4_3/C0",
            "phy_name":"vgaCont.SLICE_72/C0"
        },
        "pin1":
        {
            "log_name":"vgaCont/vcnt_22_add_4_3/S0",
            "phy_name":"vgaCont.SLICE_72/F0"
        },
        "arrive":8.749,
        "delay":0.266
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n35[1]",
            "phy_name":"vgaCont.n35[1]"
        },
        "arrive":9.683,
        "delay":0.934
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1_2_lut_adj_6/B",
            "phy_name":"vgaCont.SLICE_89/D0"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1_2_lut_adj_6/Z",
            "phy_name":"vgaCont.SLICE_89/F0"
        },
        "arrive":9.935,
        "delay":0.252
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n52",
            "phy_name":"vgaCont.n52"
        },
        "arrive":9.935,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":9.935,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/vcnt_22__i1/CK->vgaCont/vcnt_22__i1/Q
                                          SLICE_R25C9C       CLK_TO_Q0_DELAY  0.779                  7.601  4       
vgaCont/y[1]                                                 NET DELAY        0.882                  8.483  4       
vgaCont/vcnt_22_add_4_3/C0->vgaCont/vcnt_22_add_4_3/S0
                                          SLICE_R24C9B       C0_TO_F0_DELAY   0.266                  8.749  1       
vgaCont/n35[1]                                               NET DELAY        0.934                  9.683  1       
vgaCont/i1_2_lut_adj_6/B->vgaCont/i1_2_lut_adj_6/Z
                                          SLICE_R25C9C       D0_TO_F0_DELAY   0.252                  9.935  1       
vgaCont/n52                                                  NET DELAY        0.000                  9.935  1       
vgaCont/vcnt_22__i1/D                                        ENDPOINT         0.000                  9.935  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_22__i1/CK",
        "phy_name":"vgaCont.SLICE_89/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":3.002,
        "delay":3.002
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.002,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.152,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":6.822,
        "delay":3.670
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":6.822,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.670                  6.822  11      
{vgaCont/vcnt_22__i1/CK   vgaCont/vcnt_22__i0/CK}
                                                             CLOCK PIN        0.000                  6.822  1       
                                                             Uncertainty      0.000                  6.822  
                                                             Hold time        0.000                  6.822  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -6.822  
Arrival Time                                                                                         9.935  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/vcnt_22__i0/Q  (SLICE_R25C9C)
Path End         : vgaCont/vcnt_22__i0/D  (SLICE_R25C9C)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_22__i1/CK",
        "phy_name":"vgaCont.SLICE_89/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":3.002,
        "delay":3.002
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.002,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.152,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":6.822,
        "delay":3.670
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":6.822,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.670                  6.822  11      
{vgaCont/vcnt_22__i1/CK   vgaCont/vcnt_22__i0/CK}
                                                             CLOCK PIN        0.000                  6.822  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_22__i0/Q",
        "phy_name":"vgaCont.SLICE_89/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_22__i0/D",
        "phy_name":"vgaCont.SLICE_89/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/vcnt_22__i0/CK",
            "phy_name":"vgaCont.SLICE_89/CLK"
        },
        "pin1":
        {
            "log_name":"vgaCont/vcnt_22__i0/Q",
            "phy_name":"vgaCont.SLICE_89/Q1"
        },
        "arrive":7.601,
        "delay":0.779
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/y[0]",
            "phy_name":"y[0]"
        },
        "arrive":8.483,
        "delay":0.882
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/vcnt_22_add_4_1/C1",
            "phy_name":"vgaCont.SLICE_74/C1"
        },
        "pin1":
        {
            "log_name":"vgaCont/vcnt_22_add_4_1/S1",
            "phy_name":"vgaCont.SLICE_74/F1"
        },
        "arrive":8.749,
        "delay":0.266
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n35[0]",
            "phy_name":"vgaCont.n35[0]"
        },
        "arrive":9.683,
        "delay":0.934
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1_2_lut_adj_19/B",
            "phy_name":"vgaCont.SLICE_89/D1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1_2_lut_adj_19/Z",
            "phy_name":"vgaCont.SLICE_89/F1"
        },
        "arrive":9.935,
        "delay":0.252
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n46[0]",
            "phy_name":"vgaCont.n46[0]"
        },
        "arrive":9.935,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":9.935,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/vcnt_22__i0/CK->vgaCont/vcnt_22__i0/Q
                                          SLICE_R25C9C       CLK_TO_Q1_DELAY  0.779                  7.601  4       
vgaCont/y[0]                                                 NET DELAY        0.882                  8.483  4       
vgaCont/vcnt_22_add_4_1/C1->vgaCont/vcnt_22_add_4_1/S1
                                          SLICE_R24C9A       C1_TO_F1_DELAY   0.266                  8.749  1       
vgaCont/n35[0]                                               NET DELAY        0.934                  9.683  1       
vgaCont/i1_2_lut_adj_19/B->vgaCont/i1_2_lut_adj_19/Z
                                          SLICE_R25C9C       D1_TO_F1_DELAY   0.252                  9.935  1       
vgaCont/n46[0]                                               NET DELAY        0.000                  9.935  1       
vgaCont/vcnt_22__i0/D                                        ENDPOINT         0.000                  9.935  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_22__i1/CK",
        "phy_name":"vgaCont.SLICE_89/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":3.002,
        "delay":3.002
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.002,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.152,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":6.822,
        "delay":3.670
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":6.822,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.670                  6.822  11      
{vgaCont/vcnt_22__i1/CK   vgaCont/vcnt_22__i0/CK}
                                                             CLOCK PIN        0.000                  6.822  1       
                                                             Uncertainty      0.000                  6.822  
                                                             Hold time        0.000                  6.822  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -6.822  
Arrival Time                                                                                         9.935  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/vcnt_22__i3/Q  (SLICE_R25C9B)
Path End         : vgaCont/vcnt_22__i3/D  (SLICE_R25C9B)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_22__i3/CK",
        "phy_name":"vgaCont.SLICE_87/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":3.002,
        "delay":3.002
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.002,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.152,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":6.822,
        "delay":3.670
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":6.822,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.670                  6.822  11      
{vgaCont/vcnt_22__i3/CK   vgaCont/vcnt_22__i2/CK}
                                                             CLOCK PIN        0.000                  6.822  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_22__i3/Q",
        "phy_name":"vgaCont.SLICE_87/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_22__i3/D",
        "phy_name":"vgaCont.SLICE_87/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/vcnt_22__i3/CK",
            "phy_name":"vgaCont.SLICE_87/CLK"
        },
        "pin1":
        {
            "log_name":"vgaCont/vcnt_22__i3/Q",
            "phy_name":"vgaCont.SLICE_87/Q0"
        },
        "arrive":7.601,
        "delay":0.779
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/y[3]",
            "phy_name":"y[3]"
        },
        "arrive":8.483,
        "delay":0.882
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/vcnt_22_add_4_5/C0",
            "phy_name":"vgaCont.SLICE_71/C0"
        },
        "pin1":
        {
            "log_name":"vgaCont/vcnt_22_add_4_5/S0",
            "phy_name":"vgaCont.SLICE_71/F0"
        },
        "arrive":8.749,
        "delay":0.266
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n35[3]",
            "phy_name":"vgaCont.n35[3]"
        },
        "arrive":9.683,
        "delay":0.934
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1_2_lut_adj_8/B",
            "phy_name":"vgaCont.SLICE_87/D0"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1_2_lut_adj_8/Z",
            "phy_name":"vgaCont.SLICE_87/F0"
        },
        "arrive":9.935,
        "delay":0.252
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n46[3]",
            "phy_name":"vgaCont.n46[3]"
        },
        "arrive":9.935,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":9.935,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/vcnt_22__i3/CK->vgaCont/vcnt_22__i3/Q
                                          SLICE_R25C9B       CLK_TO_Q0_DELAY  0.779                  7.601  4       
vgaCont/y[3]                                                 NET DELAY        0.882                  8.483  4       
vgaCont/vcnt_22_add_4_5/C0->vgaCont/vcnt_22_add_4_5/S0
                                          SLICE_R24C9C       C0_TO_F0_DELAY   0.266                  8.749  1       
vgaCont/n35[3]                                               NET DELAY        0.934                  9.683  1       
vgaCont/i1_2_lut_adj_8/B->vgaCont/i1_2_lut_adj_8/Z
                                          SLICE_R25C9B       D0_TO_F0_DELAY   0.252                  9.935  1       
vgaCont/n46[3]                                               NET DELAY        0.000                  9.935  1       
vgaCont/vcnt_22__i3/D                                        ENDPOINT         0.000                  9.935  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_22__i3/CK",
        "phy_name":"vgaCont.SLICE_87/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":3.002,
        "delay":3.002
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.002,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.152,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":6.822,
        "delay":3.670
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":6.822,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.670                  6.822  11      
{vgaCont/vcnt_22__i3/CK   vgaCont/vcnt_22__i2/CK}
                                                             CLOCK PIN        0.000                  6.822  1       
                                                             Uncertainty      0.000                  6.822  
                                                             Hold time        0.000                  6.822  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -6.822  
Arrival Time                                                                                         9.935  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/vcnt_22__i5/Q  (SLICE_R25C9D)
Path End         : vgaCont/vcnt_22__i5/D  (SLICE_R25C9D)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_22__i5/CK",
        "phy_name":"vgaCont.SLICE_85/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":3.002,
        "delay":3.002
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.002,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.152,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":6.822,
        "delay":3.670
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":6.822,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.670                  6.822  11      
{vgaCont/vcnt_22__i5/CK   vgaCont/vcnt_22__i4/CK}
                                                             CLOCK PIN        0.000                  6.822  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_22__i5/Q",
        "phy_name":"vgaCont.SLICE_85/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_22__i5/D",
        "phy_name":"vgaCont.SLICE_85/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/vcnt_22__i5/CK",
            "phy_name":"vgaCont.SLICE_85/CLK"
        },
        "pin1":
        {
            "log_name":"vgaCont/vcnt_22__i5/Q",
            "phy_name":"vgaCont.SLICE_85/Q0"
        },
        "arrive":7.601,
        "delay":0.779
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/y[5]",
            "phy_name":"y[5]"
        },
        "arrive":8.483,
        "delay":0.882
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/vcnt_22_add_4_7/C0",
            "phy_name":"vgaCont.SLICE_70/C0"
        },
        "pin1":
        {
            "log_name":"vgaCont/vcnt_22_add_4_7/S0",
            "phy_name":"vgaCont.SLICE_70/F0"
        },
        "arrive":8.749,
        "delay":0.266
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n35[5]",
            "phy_name":"vgaCont.n35[5]"
        },
        "arrive":9.683,
        "delay":0.934
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1_2_lut_adj_10/B",
            "phy_name":"vgaCont.SLICE_85/D0"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1_2_lut_adj_10/Z",
            "phy_name":"vgaCont.SLICE_85/F0"
        },
        "arrive":9.935,
        "delay":0.252
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n46[5]",
            "phy_name":"vgaCont.n46[5]"
        },
        "arrive":9.935,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":9.935,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/vcnt_22__i5/CK->vgaCont/vcnt_22__i5/Q
                                          SLICE_R25C9D       CLK_TO_Q0_DELAY  0.779                  7.601  5       
vgaCont/y[5]                                                 NET DELAY        0.882                  8.483  5       
vgaCont/vcnt_22_add_4_7/C0->vgaCont/vcnt_22_add_4_7/S0
                                          SLICE_R24C9D       C0_TO_F0_DELAY   0.266                  8.749  1       
vgaCont/n35[5]                                               NET DELAY        0.934                  9.683  1       
vgaCont/i1_2_lut_adj_10/B->vgaCont/i1_2_lut_adj_10/Z
                                          SLICE_R25C9D       D0_TO_F0_DELAY   0.252                  9.935  1       
vgaCont/n46[5]                                               NET DELAY        0.000                  9.935  1       
vgaCont/vcnt_22__i5/D                                        ENDPOINT         0.000                  9.935  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_22__i5/CK",
        "phy_name":"vgaCont.SLICE_85/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":3.002,
        "delay":3.002
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.002,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.152,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":6.822,
        "delay":3.670
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":6.822,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.670                  6.822  11      
{vgaCont/vcnt_22__i5/CK   vgaCont/vcnt_22__i4/CK}
                                                             CLOCK PIN        0.000                  6.822  1       
                                                             Uncertainty      0.000                  6.822  
                                                             Hold time        0.000                  6.822  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -6.822  
Arrival Time                                                                                         9.935  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/vcnt_22__i4/Q  (SLICE_R25C9D)
Path End         : vgaCont/vcnt_22__i4/D  (SLICE_R25C9D)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_22__i5/CK",
        "phy_name":"vgaCont.SLICE_85/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":3.002,
        "delay":3.002
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.002,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.152,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":6.822,
        "delay":3.670
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":6.822,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.670                  6.822  11      
{vgaCont/vcnt_22__i5/CK   vgaCont/vcnt_22__i4/CK}
                                                             CLOCK PIN        0.000                  6.822  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_22__i4/Q",
        "phy_name":"vgaCont.SLICE_85/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_22__i4/D",
        "phy_name":"vgaCont.SLICE_85/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/vcnt_22__i4/CK",
            "phy_name":"vgaCont.SLICE_85/CLK"
        },
        "pin1":
        {
            "log_name":"vgaCont/vcnt_22__i4/Q",
            "phy_name":"vgaCont.SLICE_85/Q1"
        },
        "arrive":7.601,
        "delay":0.779
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/y[4]",
            "phy_name":"y[4]"
        },
        "arrive":8.483,
        "delay":0.882
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/vcnt_22_add_4_5/C1",
            "phy_name":"vgaCont.SLICE_71/C1"
        },
        "pin1":
        {
            "log_name":"vgaCont/vcnt_22_add_4_5/S1",
            "phy_name":"vgaCont.SLICE_71/F1"
        },
        "arrive":8.749,
        "delay":0.266
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n35[4]",
            "phy_name":"vgaCont.n35[4]"
        },
        "arrive":9.683,
        "delay":0.934
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1_2_lut_adj_9/B",
            "phy_name":"vgaCont.SLICE_85/D1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1_2_lut_adj_9/Z",
            "phy_name":"vgaCont.SLICE_85/F1"
        },
        "arrive":9.935,
        "delay":0.252
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n55_adj_4275",
            "phy_name":"vgaCont.n55_adj_4275"
        },
        "arrive":9.935,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":9.935,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/vcnt_22__i4/CK->vgaCont/vcnt_22__i4/Q
                                          SLICE_R25C9D       CLK_TO_Q1_DELAY  0.779                  7.601  4       
vgaCont/y[4]                                                 NET DELAY        0.882                  8.483  4       
vgaCont/vcnt_22_add_4_5/C1->vgaCont/vcnt_22_add_4_5/S1
                                          SLICE_R24C9C       C1_TO_F1_DELAY   0.266                  8.749  1       
vgaCont/n35[4]                                               NET DELAY        0.934                  9.683  1       
vgaCont/i1_2_lut_adj_9/B->vgaCont/i1_2_lut_adj_9/Z
                                          SLICE_R25C9D       D1_TO_F1_DELAY   0.252                  9.935  1       
vgaCont/n55_adj_4275                                         NET DELAY        0.000                  9.935  1       
vgaCont/vcnt_22__i4/D                                        ENDPOINT         0.000                  9.935  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_22__i5/CK",
        "phy_name":"vgaCont.SLICE_85/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":3.002,
        "delay":3.002
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.002,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.152,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":6.822,
        "delay":3.670
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":6.822,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.670                  6.822  11      
{vgaCont/vcnt_22__i5/CK   vgaCont/vcnt_22__i4/CK}
                                                             CLOCK PIN        0.000                  6.822  1       
                                                             Uncertainty      0.000                  6.822  
                                                             Hold time        0.000                  6.822  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -6.822  
Arrival Time                                                                                         9.935  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/vcnt_22__i7/Q  (SLICE_R24C10D)
Path End         : vgaCont/vcnt_22__i7/D  (SLICE_R24C10D)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_22__i7/CK",
        "phy_name":"vgaCont.SLICE_83/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":3.002,
        "delay":3.002
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.002,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.152,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":7.111,
        "delay":3.959
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":7.111,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.959                  7.111  11      
{vgaCont/vcnt_22__i7/CK   vgaCont/vcnt_22__i6/CK}
                                                             CLOCK PIN        0.000                  7.111  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_22__i7/Q",
        "phy_name":"vgaCont.SLICE_83/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_22__i7/D",
        "phy_name":"vgaCont.SLICE_83/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/vcnt_22__i7/CK",
            "phy_name":"vgaCont.SLICE_83/CLK"
        },
        "pin1":
        {
            "log_name":"vgaCont/vcnt_22__i7/Q",
            "phy_name":"vgaCont.SLICE_83/Q0"
        },
        "arrive":7.890,
        "delay":0.779
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/y[7]",
            "phy_name":"y[7]"
        },
        "arrive":8.772,
        "delay":0.882
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/vcnt_22_add_4_9/C0",
            "phy_name":"vgaCont.SLICE_80/C0"
        },
        "pin1":
        {
            "log_name":"vgaCont/vcnt_22_add_4_9/S0",
            "phy_name":"vgaCont.SLICE_80/F0"
        },
        "arrive":9.038,
        "delay":0.266
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n35[7]",
            "phy_name":"vgaCont.n35[7]"
        },
        "arrive":9.972,
        "delay":0.934
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1_2_lut_adj_12/B",
            "phy_name":"vgaCont.SLICE_83/D0"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1_2_lut_adj_12/Z",
            "phy_name":"vgaCont.SLICE_83/F0"
        },
        "arrive":10.224,
        "delay":0.252
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n46[7]",
            "phy_name":"vgaCont.n46[7]"
        },
        "arrive":10.224,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":10.224,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/vcnt_22__i7/CK->vgaCont/vcnt_22__i7/Q
                                          SLICE_R24C10D      CLK_TO_Q0_DELAY  0.779                  7.890  5       
vgaCont/y[7]                                                 NET DELAY        0.882                  8.772  5       
vgaCont/vcnt_22_add_4_9/C0->vgaCont/vcnt_22_add_4_9/S0
                                          SLICE_R24C10A      C0_TO_F0_DELAY   0.266                  9.038  1       
vgaCont/n35[7]                                               NET DELAY        0.934                  9.972  1       
vgaCont/i1_2_lut_adj_12/B->vgaCont/i1_2_lut_adj_12/Z
                                          SLICE_R24C10D      D0_TO_F0_DELAY   0.252                 10.224  1       
vgaCont/n46[7]                                               NET DELAY        0.000                 10.224  1       
vgaCont/vcnt_22__i7/D                                        ENDPOINT         0.000                 10.224  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_22__i7/CK",
        "phy_name":"vgaCont.SLICE_83/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":3.002,
        "delay":3.002
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.002,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.152,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":7.111,
        "delay":3.959
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":7.111,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.959                  7.111  11      
{vgaCont/vcnt_22__i7/CK   vgaCont/vcnt_22__i6/CK}
                                                             CLOCK PIN        0.000                  7.111  1       
                                                             Uncertainty      0.000                  7.111  
                                                             Hold time        0.000                  7.111  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -7.111  
Arrival Time                                                                                        10.224  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/vcnt_22__i6/Q  (SLICE_R24C10D)
Path End         : vgaCont/vcnt_22__i6/D  (SLICE_R24C10D)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_22__i7/CK",
        "phy_name":"vgaCont.SLICE_83/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":3.002,
        "delay":3.002
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.002,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.152,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":7.111,
        "delay":3.959
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":7.111,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.959                  7.111  11      
{vgaCont/vcnt_22__i7/CK   vgaCont/vcnt_22__i6/CK}
                                                             CLOCK PIN        0.000                  7.111  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_22__i6/Q",
        "phy_name":"vgaCont.SLICE_83/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_22__i6/D",
        "phy_name":"vgaCont.SLICE_83/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/vcnt_22__i6/CK",
            "phy_name":"vgaCont.SLICE_83/CLK"
        },
        "pin1":
        {
            "log_name":"vgaCont/vcnt_22__i6/Q",
            "phy_name":"vgaCont.SLICE_83/Q1"
        },
        "arrive":7.890,
        "delay":0.779
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/y[6]",
            "phy_name":"y[6]"
        },
        "arrive":8.772,
        "delay":0.882
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/vcnt_22_add_4_7/C1",
            "phy_name":"vgaCont.SLICE_70/C1"
        },
        "pin1":
        {
            "log_name":"vgaCont/vcnt_22_add_4_7/S1",
            "phy_name":"vgaCont.SLICE_70/F1"
        },
        "arrive":9.038,
        "delay":0.266
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n35[6]",
            "phy_name":"vgaCont.n35[6]"
        },
        "arrive":9.972,
        "delay":0.934
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1_2_lut_adj_11/B",
            "phy_name":"vgaCont.SLICE_83/D1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1_2_lut_adj_11/Z",
            "phy_name":"vgaCont.SLICE_83/F1"
        },
        "arrive":10.224,
        "delay":0.252
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n46[6]",
            "phy_name":"vgaCont.n46[6]"
        },
        "arrive":10.224,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":10.224,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/vcnt_22__i6/CK->vgaCont/vcnt_22__i6/Q
                                          SLICE_R24C10D      CLK_TO_Q1_DELAY  0.779                  7.890  5       
vgaCont/y[6]                                                 NET DELAY        0.882                  8.772  5       
vgaCont/vcnt_22_add_4_7/C1->vgaCont/vcnt_22_add_4_7/S1
                                          SLICE_R24C9D       C1_TO_F1_DELAY   0.266                  9.038  1       
vgaCont/n35[6]                                               NET DELAY        0.934                  9.972  1       
vgaCont/i1_2_lut_adj_11/B->vgaCont/i1_2_lut_adj_11/Z
                                          SLICE_R24C10D      D1_TO_F1_DELAY   0.252                 10.224  1       
vgaCont/n46[6]                                               NET DELAY        0.000                 10.224  1       
vgaCont/vcnt_22__i6/D                                        ENDPOINT         0.000                 10.224  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_22__i7/CK",
        "phy_name":"vgaCont.SLICE_83/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":3.002,
        "delay":3.002
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.002,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.152,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":7.111,
        "delay":3.959
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":7.111,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.959                  7.111  11      
{vgaCont/vcnt_22__i7/CK   vgaCont/vcnt_22__i6/CK}
                                                             CLOCK PIN        0.000                  7.111  1       
                                                             Uncertainty      0.000                  7.111  
                                                             Hold time        0.000                  7.111  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -7.111  
Arrival Time                                                                                        10.224  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/vcnt_22__i9/Q  (SLICE_R24C10C)
Path End         : vgaCont/vcnt_22__i9/D  (SLICE_R24C10C)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_22__i9/CK",
        "phy_name":"vgaCont.SLICE_81/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":3.002,
        "delay":3.002
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.002,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.152,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":7.111,
        "delay":3.959
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":7.111,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.959                  7.111  11      
{vgaCont/vcnt_22__i9/CK   vgaCont/vcnt_22__i8/CK}
                                                             CLOCK PIN        0.000                  7.111  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_22__i9/Q",
        "phy_name":"vgaCont.SLICE_81/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_22__i9/D",
        "phy_name":"vgaCont.SLICE_81/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/vcnt_22__i9/CK",
            "phy_name":"vgaCont.SLICE_81/CLK"
        },
        "pin1":
        {
            "log_name":"vgaCont/vcnt_22__i9/Q",
            "phy_name":"vgaCont.SLICE_81/Q0"
        },
        "arrive":7.890,
        "delay":0.779
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/y[9]",
            "phy_name":"y[9]"
        },
        "arrive":8.772,
        "delay":0.882
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/vcnt_22_add_4_11/C0",
            "phy_name":"vgaCont.SLICE_79/C0"
        },
        "pin1":
        {
            "log_name":"vgaCont/vcnt_22_add_4_11/S0",
            "phy_name":"vgaCont.SLICE_79/F0"
        },
        "arrive":9.038,
        "delay":0.266
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n35[9]",
            "phy_name":"vgaCont.n35[9]"
        },
        "arrive":9.972,
        "delay":0.934
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i454_2_lut/A",
            "phy_name":"vgaCont.SLICE_81/D0"
        },
        "pin1":
        {
            "log_name":"vgaCont/i454_2_lut/Z",
            "phy_name":"vgaCont.SLICE_81/F0"
        },
        "arrive":10.224,
        "delay":0.252
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n46[9]",
            "phy_name":"vgaCont.n46[9]"
        },
        "arrive":10.224,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":10.224,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/vcnt_22__i9/CK->vgaCont/vcnt_22__i9/Q
                                          SLICE_R24C10C      CLK_TO_Q0_DELAY  0.779                  7.890  6       
vgaCont/y[9]                                                 NET DELAY        0.882                  8.772  6       
vgaCont/vcnt_22_add_4_11/C0->vgaCont/vcnt_22_add_4_11/S0
                                          SLICE_R24C10B      C0_TO_F0_DELAY   0.266                  9.038  1       
vgaCont/n35[9]                                               NET DELAY        0.934                  9.972  1       
vgaCont/i454_2_lut/A->vgaCont/i454_2_lut/Z
                                          SLICE_R24C10C      D0_TO_F0_DELAY   0.252                 10.224  1       
vgaCont/n46[9]                                               NET DELAY        0.000                 10.224  1       
vgaCont/vcnt_22__i9/D                                        ENDPOINT         0.000                 10.224  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_22__i9/CK",
        "phy_name":"vgaCont.SLICE_81/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":3.002,
        "delay":3.002
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.002,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.152,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":7.111,
        "delay":3.959
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":7.111,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.959                  7.111  11      
{vgaCont/vcnt_22__i9/CK   vgaCont/vcnt_22__i8/CK}
                                                             CLOCK PIN        0.000                  7.111  1       
                                                             Uncertainty      0.000                  7.111  
                                                             Hold time        0.000                  7.111  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -7.111  
Arrival Time                                                                                        10.224  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/vcnt_22__i8/Q  (SLICE_R24C10C)
Path End         : vgaCont/vcnt_22__i8/D  (SLICE_R24C10C)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_22__i9/CK",
        "phy_name":"vgaCont.SLICE_81/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":3.002,
        "delay":3.002
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.002,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.152,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":7.111,
        "delay":3.959
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":7.111,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.959                  7.111  11      
{vgaCont/vcnt_22__i9/CK   vgaCont/vcnt_22__i8/CK}
                                                             CLOCK PIN        0.000                  7.111  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_22__i8/Q",
        "phy_name":"vgaCont.SLICE_81/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_22__i8/D",
        "phy_name":"vgaCont.SLICE_81/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/vcnt_22__i8/CK",
            "phy_name":"vgaCont.SLICE_81/CLK"
        },
        "pin1":
        {
            "log_name":"vgaCont/vcnt_22__i8/Q",
            "phy_name":"vgaCont.SLICE_81/Q1"
        },
        "arrive":7.890,
        "delay":0.779
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/y[8]",
            "phy_name":"y[8]"
        },
        "arrive":8.772,
        "delay":0.882
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/vcnt_22_add_4_9/C1",
            "phy_name":"vgaCont.SLICE_80/C1"
        },
        "pin1":
        {
            "log_name":"vgaCont/vcnt_22_add_4_9/S1",
            "phy_name":"vgaCont.SLICE_80/F1"
        },
        "arrive":9.038,
        "delay":0.266
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n35[8]",
            "phy_name":"vgaCont.n35[8]"
        },
        "arrive":9.972,
        "delay":0.934
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1_2_lut_adj_13/B",
            "phy_name":"vgaCont.SLICE_81/D1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1_2_lut_adj_13/Z",
            "phy_name":"vgaCont.SLICE_81/F1"
        },
        "arrive":10.224,
        "delay":0.252
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n46[8]",
            "phy_name":"vgaCont.n46[8]"
        },
        "arrive":10.224,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":10.224,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/vcnt_22__i8/CK->vgaCont/vcnt_22__i8/Q
                                          SLICE_R24C10C      CLK_TO_Q1_DELAY  0.779                  7.890  5       
vgaCont/y[8]                                                 NET DELAY        0.882                  8.772  5       
vgaCont/vcnt_22_add_4_9/C1->vgaCont/vcnt_22_add_4_9/S1
                                          SLICE_R24C10A      C1_TO_F1_DELAY   0.266                  9.038  1       
vgaCont/n35[8]                                               NET DELAY        0.934                  9.972  1       
vgaCont/i1_2_lut_adj_13/B->vgaCont/i1_2_lut_adj_13/Z
                                          SLICE_R24C10C      D1_TO_F1_DELAY   0.252                 10.224  1       
vgaCont/n46[8]                                               NET DELAY        0.000                 10.224  1       
vgaCont/vcnt_22__i8/D                                        ENDPOINT         0.000                 10.224  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_22__i9/CK",
        "phy_name":"vgaCont.SLICE_81/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":3.002,
        "delay":3.002
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.002,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.152,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":7.111,
        "delay":3.959
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":7.111,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.959                  7.111  11      
{vgaCont/vcnt_22__i9/CK   vgaCont/vcnt_22__i8/CK}
                                                             CLOCK PIN        0.000                  7.111  1       
                                                             Uncertainty      0.000                  7.111  
                                                             Hold time        0.000                  7.111  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -7.111  
Arrival Time                                                                                        10.224  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################








<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></DIV>

<DIV id="toc" class="radiant"<span onmousemove="showTocList()">Contents</span>
<UL id="toc_list">
<LI><A href=#Timing_rpt_top>Timing Report</A></LI>
<LI><A href=#Timing_rpt_DesignChecking>1  Timing Overview</A></LI>
<UL>
<LI><A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI><A href=#Timing_rpt_ConstraintCoverage>1.2  Constraint Coverage</A></LI>
<LI><A href=#Timing_rpt_OverallSummary>1.3  Overall Summary</A></LI>
<LI><A href=#Timing_rpt_UnconstrainedReport>1.4  Unconstrained Report</A></LI>
<LI><A href=#Timing_rpt_CombinationalLoop>1.5  Combinational Loop</A></LI>
</UL>
<LI><A href=#Timing_rpt_SetupSlowCornerMaxDegree>2  Setup at User Specified Speed Grade Corner at User Specified Degrees</A></LI>
<UL>
<LI><A href=#Timing_rpt_ClockSummarySetupSlowCornerMaxDegree>2.1  Clock Summary</A></LI>
<LI><A href=#Timing_rpt_EndpointSlackSetupSlowCornerMaxDegree>2.2  Endpoint slacks</A></LI>
<LI><A href=#Timing_rpt_DetailReportSetupSlowCornerMaxDegree>2.3  Detailed Report</A></LI>
</UL>
<LI><A href=#Timing_rpt_HoldFastCornerMinDegreeNoAV>3  Hold at User Specified Speed Grade Corner at Minimum Degrees</A></LI>
<UL>
<LI><A href=#Timing_rpt_EndpointSlackHoldFastCornerMinDegreeNoAV>3.1  Endpoint slacks</A></LI>
<LI><A href=#Timing_rpt_DetailReportHoldFastCornerMinDegreeNoAV>3.2  Detailed Report</A></LI>
</UL>
</UL>
</DIV>

<button id="back_to_top" class="radiant" onclick="scrollToTop()">&lt;</button>
<script type="text/javascript">
<!--
var scrollStep = 0;
function scrollToTop(){
   var funScroll = function() {
      var top = document.body.scrollTop;
      if (top == 0) {
         scrollStep = 0;
         return;
      }
      if (scrollStep == 0)
         scrollStep = top/20 + 1;
      top -= scrollStep;
      if (top < 0)
         top = 0;
      document.body.scrollTop = top;
      requestAnimationFrame(funScroll);
   };
   funScroll();
}

window.addEventListener('scroll', function(e) {
   var backToTop = document.getElementById('back_to_top')
   if (document.body.scrollTop > 0) {
      backToTop.style.display = 'block';
   } else {    backToTop.style.display = 'none'  }});

//-->
</script>

<style type="text/css">
#back_to_top {
   bottom:20px; right:20px;
   width:30px; height:30px;
   font-size: 20px;
   padding: 2px 5px 2px 5px;
   position:fixed;
   background-color:rgba(210,210,210,0.1);
   border-style: solid;
   border-color: rgba(192,192,192,0.8);
   border-width:1px;
   display:none;
   -webkit-transform: rotate(90deg);
   -webkit-transform-origin:50% 50%;
}
#back_to_top:focus {
   outline-width:0px;
}
</style>

</BODY>
