// Seed: 2264299005
`define pp_2 0
parameter id_0 = id_1;
module module_0 (
    input logic id_0,
    input logic id_1
);
  supply1 id_2;
  type_7(
      1, 1 - id_1, 1
  );
  logic id_3;
  assign id_2[1] = id_0;
endmodule
