{
  "module_name": "intel_snps_phy.h",
  "hash_id": "40679045d2e496e56f79ab7c6a236dd8d23d4a9212eccacfdf1bb35207ee4b09",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/i915/display/intel_snps_phy.h",
  "human_readable_source": " \n \n\n#ifndef __INTEL_SNPS_PHY_H__\n#define __INTEL_SNPS_PHY_H__\n\n#include <linux/types.h>\n\nstruct drm_i915_private;\nstruct intel_atomic_state;\nstruct intel_crtc_state;\nstruct intel_encoder;\nstruct intel_mpllb_state;\nenum phy;\n\nvoid intel_snps_phy_wait_for_calibration(struct drm_i915_private *dev_priv);\nvoid intel_snps_phy_update_psr_power_state(struct drm_i915_private *dev_priv,\n\t\t\t\t\t   enum phy phy, bool enable);\n\nint intel_mpllb_calc_state(struct intel_crtc_state *crtc_state,\n\t\t\t   struct intel_encoder *encoder);\nvoid intel_mpllb_enable(struct intel_encoder *encoder,\n\t\t\tconst struct intel_crtc_state *crtc_state);\nvoid intel_mpllb_disable(struct intel_encoder *encoder);\nvoid intel_mpllb_readout_hw_state(struct intel_encoder *encoder,\n\t\t\t\t  struct intel_mpllb_state *pll_state);\nint intel_mpllb_calc_port_clock(struct intel_encoder *encoder,\n\t\t\t\tconst struct intel_mpllb_state *pll_state);\n\nint intel_snps_phy_check_hdmi_link_rate(int clock);\nvoid intel_snps_phy_set_signal_levels(struct intel_encoder *encoder,\n\t\t\t\t      const struct intel_crtc_state *crtc_state);\nvoid intel_mpllb_state_verify(struct intel_atomic_state *state,\n\t\t\t      struct intel_crtc_state *new_crtc_state);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}