{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1539617018525 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1539617018525 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 15 17:23:38 2018 " "Processing started: Mon Oct 15 17:23:38 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1539617018525 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539617018525 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fifo -c fifo " "Command: quartus_map --read_settings_files=on --write_settings_files=off fifo -c fifo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539617018525 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1539617019167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seq_fifo_data_supply.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seq_fifo_data_supply.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seq_fifo_data_supply-seq_fifo_data_supply " "Found design unit 1: seq_fifo_data_supply-seq_fifo_data_supply" {  } { { "seq_fifo_data_supply.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/seq_fifo_data_supply.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539617032537 ""} { "Info" "ISGN_ENTITY_NAME" "1 seq_fifo_data_supply " "Found entity 1: seq_fifo_data_supply" {  } { { "seq_fifo_data_supply.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/seq_fifo_data_supply.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539617032537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539617032537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seq.vhd 3 1 " "Found 3 design units, including 1 entities, in source file seq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SEQ-Mealy " "Found design unit 1: SEQ-Mealy" {  } { { "SEQ.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/SEQ.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539617032537 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 seq-Moore " "Found design unit 2: seq-Moore" {  } { { "SEQ.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/SEQ.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539617032537 ""} { "Info" "ISGN_ENTITY_NAME" "1 SEQ " "Found entity 1: SEQ" {  } { { "SEQ.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/SEQ.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539617032537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539617032537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom16x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom16x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom16x8-rom16x8 " "Found design unit 1: rom16x8-rom16x8" {  } { { "rom16x8.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/rom16x8.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539617032537 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom16x8 " "Found entity 1: rom16x8" {  } { { "rom16x8.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/rom16x8.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539617032537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539617032537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_N-regN1 " "Found design unit 1: reg_N-regN1" {  } { { "reg_N.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/reg_N.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539617032537 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_N " "Found entity 1: reg_N" {  } { { "reg_N.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/reg_N.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539617032537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539617032537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_2pmxnbits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_2pmxnbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM_2pMxNbits-ram " "Found design unit 1: RAM_2pMxNbits-ram" {  } { { "RAM_2pMxNbits.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/RAM_2pMxNbits.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539617032537 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_2pMxNbits " "Found entity 1: RAM_2pMxNbits" {  } { { "RAM_2pMxNbits.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/RAM_2pMxNbits.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539617032537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539617032537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2xn_1xn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2xn_1xn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2xN_1xN-mux2xN_1xN " "Found design unit 1: mux2xN_1xN-mux2xN_1xN" {  } { { "mux2xN_1xN.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/mux2xN_1xN.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539617032537 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2xN_1xN " "Found entity 1: mux2xN_1xN" {  } { { "mux2xN_1xN.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/mux2xN_1xN.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539617032537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539617032537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mon_package.vhd 4 0 " "Found 4 design units, including 0 entities, in source file mon_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mes_fonctions " "Found design unit 1: mes_fonctions" {  } { { "mon_package.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/mon_package.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539617032537 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mes_fonctions-body " "Found design unit 2: mes_fonctions-body" {  } { { "mon_package.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/mon_package.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539617032537 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 CHECK_PKG " "Found design unit 3: CHECK_PKG" {  } { { "mon_package.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/mon_package.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539617032537 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 CHECK_PKG-body " "Found design unit 4: CHECK_PKG-body" {  } { { "mon_package.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/mon_package.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539617032537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539617032537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mes_composants_data_supply.vhd 1 0 " "Found 1 design units, including 0 entities, in source file mes_composants_data_supply.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mes_composants_data_supply " "Found design unit 1: mes_composants_data_supply" {  } { { "mes_composants_data_supply.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/mes_composants_data_supply.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539617032537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539617032537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mes_composants.vhd 1 0 " "Found 1 design units, including 0 entities, in source file mes_composants.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mes_composants " "Found design unit 1: mes_composants" {  } { { "mes_composants.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/mes_composants.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539617032553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539617032553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genhl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file genhl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 genHL-genHL " "Found design unit 1: genHL-genHL" {  } { { "genhl.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/genhl.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539617032553 ""} { "Info" "ISGN_ENTITY_NAME" "1 genHL " "Found entity 1: genHL" {  } { { "genhl.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/genhl.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539617032553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539617032553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gencptr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gencptr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gencptr-gencptr " "Found design unit 1: gencptr-gencptr" {  } { { "gencptr.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/gencptr.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539617032553 ""} { "Info" "ISGN_ENTITY_NAME" "1 gencptr " "Found entity 1: gencptr" {  } { { "gencptr.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/gencptr.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539617032553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539617032553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genaddr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file genaddr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 genaddr-genaddr " "Found design unit 1: genaddr-genaddr" {  } { { "genaddr.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/genaddr.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539617032553 ""} { "Info" "ISGN_ENTITY_NAME" "1 genaddr " "Found entity 1: genaddr" {  } { { "genaddr.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/genaddr.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539617032553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539617032553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_final.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo_final.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_final-fifo_final_1 " "Found design unit 1: fifo_final-fifo_final_1" {  } { { "fifo_final.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/fifo_final.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539617032553 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo_final " "Found entity 1: fifo_final" {  } { { "fifo_final.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/fifo_final.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539617032553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539617032553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIFO-fifo1 " "Found design unit 1: FIFO-fifo1" {  } { { "FIFO.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/FIFO.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539617032553 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "FIFO.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/FIFO.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539617032553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539617032553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fastslow.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fastslow.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fastslow-fastslow " "Found design unit 1: fastslow-fastslow" {  } { { "fastslow.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/fastslow.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539617032553 ""} { "Info" "ISGN_ENTITY_NAME" "1 fastslow " "Found entity 1: fastslow" {  } { { "fastslow.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/fastslow.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539617032553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539617032553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div2_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div2_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div2_N-div2_N " "Found design unit 1: div2_N-div2_N" {  } { { "div2_N.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/div2_N.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539617032553 ""} { "Info" "ISGN_ENTITY_NAME" "1 div2_N " "Found entity 1: div2_N" {  } { { "div2_N.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/div2_N.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539617032553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539617032553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div2-div2 " "Found design unit 1: div2-div2" {  } { { "div2.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/div2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539617032553 ""} { "Info" "ISGN_ENTITY_NAME" "1 div2 " "Found entity 1: div2" {  } { { "div2.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/div2.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539617032553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539617032553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_supply.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_supply.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_supply-data_supply " "Found design unit 1: data_supply-data_supply" {  } { { "data_supply.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/data_supply.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539617032553 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_supply " "Found entity 1: data_supply" {  } { { "data_supply.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/data_supply.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539617032553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539617032553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpt_dcpt_n_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpt_dcpt_n_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 udcptrn-comp " "Found design unit 1: udcptrn-comp" {  } { { "cpt_dcpt_n_bits.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/cpt_dcpt_n_bits.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539617032568 ""} { "Info" "ISGN_ENTITY_NAME" "1 udcptrn " "Found entity 1: udcptrn" {  } { { "cpt_dcpt_n_bits.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/cpt_dcpt_n_bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539617032568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539617032568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compteur_decompteur_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compteur_decompteur_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compteur_decompteur_N-comp " "Found design unit 1: compteur_decompteur_N-comp" {  } { { "compteur_decompteur_N.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/compteur_decompteur_N.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539617032568 ""} { "Info" "ISGN_ENTITY_NAME" "1 compteur_decompteur_N " "Found entity 1: compteur_decompteur_N" {  } { { "compteur_decompteur_N.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/compteur_decompteur_N.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539617032568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539617032568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complement_a_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file complement_a_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 complement_a_2-archi_complement_a_2 " "Found design unit 1: complement_a_2-archi_complement_a_2" {  } { { "complement_a_2.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/complement_a_2.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539617032568 ""} { "Info" "ISGN_ENTITY_NAME" "1 complement_a_2 " "Found entity 1: complement_a_2" {  } { { "complement_a_2.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/complement_a_2.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539617032568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539617032568 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fifo_final " "Elaborating entity \"fifo_final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1539617032631 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fast fifo_final.vhd(25) " "Verilog HDL or VHDL warning at fifo_final.vhd(25): object \"fast\" assigned a value but never read" {  } { { "fifo_final.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/fifo_final.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1539617032631 "|fifo_final"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "slow fifo_final.vhd(26) " "Verilog HDL or VHDL warning at fifo_final.vhd(26): object \"slow\" assigned a value but never read" {  } { { "fifo_final.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/fifo_final.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1539617032631 "|fifo_final"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_supply data_supply:data_sup " "Elaborating entity \"data_supply\" for hierarchy \"data_supply:data_sup\"" {  } { { "fifo_final.vhd" "data_sup" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/fifo_final.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539617032631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom16x8 data_supply:data_sup\|rom16x8:U_rom " "Elaborating entity \"rom16x8\" for hierarchy \"data_supply:data_sup\|rom16x8:U_rom\"" {  } { { "data_supply.vhd" "U_rom" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/data_supply.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539617032631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "udcptrn data_supply:data_sup\|udcptrn:U_genadrom " "Elaborating entity \"udcptrn\" for hierarchy \"data_supply:data_sup\|udcptrn:U_genadrom\"" {  } { { "data_supply.vhd" "U_genadrom" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/data_supply.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539617032631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gencptr data_supply:data_sup\|gencptr:U_genfcptr " "Elaborating entity \"gencptr\" for hierarchy \"data_supply:data_sup\|gencptr:U_genfcptr\"" {  } { { "data_supply.vhd" "U_genfcptr" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/data_supply.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539617032631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seq_fifo_data_supply data_supply:data_sup\|seq_fifo_data_supply:U_seq " "Elaborating entity \"seq_fifo_data_supply\" for hierarchy \"data_supply:data_sup\|seq_fifo_data_supply:U_seq\"" {  } { { "data_supply.vhd" "U_seq" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/data_supply.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539617032631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO FIFO:fifo_int " "Elaborating entity \"FIFO\" for hierarchy \"FIFO:fifo_int\"" {  } { { "fifo_final.vhd" "fifo_int" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/fifo_final.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539617032631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_N FIFO:fifo_int\|reg_N:regN " "Elaborating entity \"reg_N\" for hierarchy \"FIFO:fifo_int\|reg_N:regN\"" {  } { { "FIFO.vhd" "regN" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/FIFO.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539617032646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "complement_a_2 FIFO:fifo_int\|complement_a_2:comp2 " "Elaborating entity \"complement_a_2\" for hierarchy \"FIFO:fifo_int\|complement_a_2:comp2\"" {  } { { "FIFO.vhd" "comp2" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/FIFO.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539617032646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "genHL FIFO:fifo_int\|genHL:genHLI " "Elaborating entity \"genHL\" for hierarchy \"FIFO:fifo_int\|genHL:genHLI\"" {  } { { "FIFO.vhd" "genHLI" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/FIFO.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539617032646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compteur_decompteur_N FIFO:fifo_int\|genHL:genHLI\|compteur_decompteur_N:compteur " "Elaborating entity \"compteur_decompteur_N\" for hierarchy \"FIFO:fifo_int\|genHL:genHLI\|compteur_decompteur_N:compteur\"" {  } { { "genhl.vhd" "compteur" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/genhl.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539617032646 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EN compteur_decompteur_N.vhd(22) " "VHDL Process Statement warning at compteur_decompteur_N.vhd(22): signal \"EN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "compteur_decompteur_N.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/compteur_decompteur_N.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1539617032646 "|fifo_final|FIFO:fifo_int|genHL:genHLI|compteur_decompteur_N:compteur"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEQ FIFO:fifo_int\|SEQ:seqI " "Elaborating entity \"SEQ\" for hierarchy \"FIFO:fifo_int\|SEQ:seqI\"" {  } { { "FIFO.vhd" "seqI" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/FIFO.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539617032646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "genaddr FIFO:fifo_int\|genaddr:genaddrI " "Elaborating entity \"genaddr\" for hierarchy \"FIFO:fifo_int\|genaddr:genaddrI\"" {  } { { "FIFO.vhd" "genaddrI" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/FIFO.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539617032662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compteur_decompteur_N FIFO:fifo_int\|genaddr:genaddrI\|compteur_decompteur_N:compteuur_read " "Elaborating entity \"compteur_decompteur_N\" for hierarchy \"FIFO:fifo_int\|genaddr:genaddrI\|compteur_decompteur_N:compteuur_read\"" {  } { { "genaddr.vhd" "compteuur_read" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/genaddr.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539617032662 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EN compteur_decompteur_N.vhd(22) " "VHDL Process Statement warning at compteur_decompteur_N.vhd(22): signal \"EN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "compteur_decompteur_N.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/compteur_decompteur_N.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1539617032662 "|fifo_final|FIFO:fifo_int|genaddr:genaddrI|compteur_decompteur_N:compteuur_read"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_2pMxNbits FIFO:fifo_int\|RAM_2pMxNbits:ram " "Elaborating entity \"RAM_2pMxNbits\" for hierarchy \"FIFO:fifo_int\|RAM_2pMxNbits:ram\"" {  } { { "FIFO.vhd" "ram" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/FIFO.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539617032662 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data RAM_2pMxNbits.vhd(31) " "VHDL Process Statement warning at RAM_2pMxNbits.vhd(31): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RAM_2pMxNbits.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/RAM_2pMxNbits.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1539617032662 "|fifo_final|FIFO:fifo_int|RAM_2pMxNbits:ram"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Dout RAM_2pMxNbits.vhd(23) " "VHDL Process Statement warning at RAM_2pMxNbits.vhd(23): inferring latch(es) for signal or variable \"Dout\", which holds its previous value in one or more paths through the process" {  } { { "RAM_2pMxNbits.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/RAM_2pMxNbits.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1539617032662 "|fifo_final|FIFO:fifo_int|RAM_2pMxNbits:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[0\] RAM_2pMxNbits.vhd(23) " "Inferred latch for \"Dout\[0\]\" at RAM_2pMxNbits.vhd(23)" {  } { { "RAM_2pMxNbits.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/RAM_2pMxNbits.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539617032662 "|fifo_final|FIFO:fifo_int|RAM_2pMxNbits:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[1\] RAM_2pMxNbits.vhd(23) " "Inferred latch for \"Dout\[1\]\" at RAM_2pMxNbits.vhd(23)" {  } { { "RAM_2pMxNbits.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/RAM_2pMxNbits.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539617032662 "|fifo_final|FIFO:fifo_int|RAM_2pMxNbits:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[2\] RAM_2pMxNbits.vhd(23) " "Inferred latch for \"Dout\[2\]\" at RAM_2pMxNbits.vhd(23)" {  } { { "RAM_2pMxNbits.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/RAM_2pMxNbits.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539617032662 "|fifo_final|FIFO:fifo_int|RAM_2pMxNbits:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[3\] RAM_2pMxNbits.vhd(23) " "Inferred latch for \"Dout\[3\]\" at RAM_2pMxNbits.vhd(23)" {  } { { "RAM_2pMxNbits.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/RAM_2pMxNbits.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539617032662 "|fifo_final|FIFO:fifo_int|RAM_2pMxNbits:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[4\] RAM_2pMxNbits.vhd(23) " "Inferred latch for \"Dout\[4\]\" at RAM_2pMxNbits.vhd(23)" {  } { { "RAM_2pMxNbits.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/RAM_2pMxNbits.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539617032662 "|fifo_final|FIFO:fifo_int|RAM_2pMxNbits:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[5\] RAM_2pMxNbits.vhd(23) " "Inferred latch for \"Dout\[5\]\" at RAM_2pMxNbits.vhd(23)" {  } { { "RAM_2pMxNbits.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/RAM_2pMxNbits.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539617032662 "|fifo_final|FIFO:fifo_int|RAM_2pMxNbits:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[6\] RAM_2pMxNbits.vhd(23) " "Inferred latch for \"Dout\[6\]\" at RAM_2pMxNbits.vhd(23)" {  } { { "RAM_2pMxNbits.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/RAM_2pMxNbits.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539617032662 "|fifo_final|FIFO:fifo_int|RAM_2pMxNbits:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[7\] RAM_2pMxNbits.vhd(23) " "Inferred latch for \"Dout\[7\]\" at RAM_2pMxNbits.vhd(23)" {  } { { "RAM_2pMxNbits.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/RAM_2pMxNbits.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1539617032662 "|fifo_final|FIFO:fifo_int|RAM_2pMxNbits:ram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fastslow FIFO:fifo_int\|fastslow:fs " "Elaborating entity \"fastslow\" for hierarchy \"FIFO:fifo_int\|fastslow:fs\"" {  } { { "FIFO.vhd" "fs" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/FIFO.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539617032662 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_supply:data_sup\|rom16x8:U_rom\|dataout\[0\] " "Converted tri-state buffer \"data_supply:data_sup\|rom16x8:U_rom\|dataout\[0\]\" feeding internal logic into a wire" {  } { { "rom16x8.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/rom16x8.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1539617033099 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_supply:data_sup\|rom16x8:U_rom\|dataout\[1\] " "Converted tri-state buffer \"data_supply:data_sup\|rom16x8:U_rom\|dataout\[1\]\" feeding internal logic into a wire" {  } { { "rom16x8.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/rom16x8.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1539617033099 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_supply:data_sup\|rom16x8:U_rom\|dataout\[2\] " "Converted tri-state buffer \"data_supply:data_sup\|rom16x8:U_rom\|dataout\[2\]\" feeding internal logic into a wire" {  } { { "rom16x8.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/rom16x8.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1539617033099 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_supply:data_sup\|rom16x8:U_rom\|dataout\[3\] " "Converted tri-state buffer \"data_supply:data_sup\|rom16x8:U_rom\|dataout\[3\]\" feeding internal logic into a wire" {  } { { "rom16x8.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/rom16x8.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1539617033099 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_supply:data_sup\|rom16x8:U_rom\|dataout\[4\] " "Converted tri-state buffer \"data_supply:data_sup\|rom16x8:U_rom\|dataout\[4\]\" feeding internal logic into a wire" {  } { { "rom16x8.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/rom16x8.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1539617033099 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_supply:data_sup\|rom16x8:U_rom\|dataout\[5\] " "Converted tri-state buffer \"data_supply:data_sup\|rom16x8:U_rom\|dataout\[5\]\" feeding internal logic into a wire" {  } { { "rom16x8.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/rom16x8.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1539617033099 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_supply:data_sup\|rom16x8:U_rom\|dataout\[6\] " "Converted tri-state buffer \"data_supply:data_sup\|rom16x8:U_rom\|dataout\[6\]\" feeding internal logic into a wire" {  } { { "rom16x8.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/rom16x8.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1539617033099 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_supply:data_sup\|rom16x8:U_rom\|dataout\[7\] " "Converted tri-state buffer \"data_supply:data_sup\|rom16x8:U_rom\|dataout\[7\]\" feeding internal logic into a wire" {  } { { "rom16x8.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/rom16x8.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1539617033099 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1539617033099 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~5 FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~4 " "Duplicate LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~5\" merged with LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~4\"" {  } { { "RAM_2pMxNbits.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/RAM_2pMxNbits.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1539617033426 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~6 FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~4 " "Duplicate LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~6\" merged with LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~4\"" {  } { { "RAM_2pMxNbits.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/RAM_2pMxNbits.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1539617033426 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~7 FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~4 " "Duplicate LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~7\" merged with LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~4\"" {  } { { "RAM_2pMxNbits.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/RAM_2pMxNbits.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1539617033426 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~13 FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~12 " "Duplicate LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~13\" merged with LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~12\"" {  } { { "RAM_2pMxNbits.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/RAM_2pMxNbits.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1539617033426 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~14 FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~12 " "Duplicate LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~14\" merged with LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~12\"" {  } { { "RAM_2pMxNbits.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/RAM_2pMxNbits.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1539617033426 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~15 FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~12 " "Duplicate LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~15\" merged with LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~12\"" {  } { { "RAM_2pMxNbits.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/RAM_2pMxNbits.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1539617033426 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~21 FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~20 " "Duplicate LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~21\" merged with LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~20\"" {  } { { "RAM_2pMxNbits.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/RAM_2pMxNbits.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1539617033426 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~22 FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~20 " "Duplicate LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~22\" merged with LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~20\"" {  } { { "RAM_2pMxNbits.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/RAM_2pMxNbits.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1539617033426 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~23 FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~20 " "Duplicate LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~23\" merged with LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~20\"" {  } { { "RAM_2pMxNbits.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/RAM_2pMxNbits.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1539617033426 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~29 FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~28 " "Duplicate LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~29\" merged with LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~28\"" {  } { { "RAM_2pMxNbits.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/RAM_2pMxNbits.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1539617033426 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~30 FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~28 " "Duplicate LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~30\" merged with LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~28\"" {  } { { "RAM_2pMxNbits.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/RAM_2pMxNbits.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1539617033426 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~31 FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~28 " "Duplicate LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~31\" merged with LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~28\"" {  } { { "RAM_2pMxNbits.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/RAM_2pMxNbits.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1539617033426 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~37 FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~36 " "Duplicate LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~37\" merged with LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~36\"" {  } { { "RAM_2pMxNbits.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/RAM_2pMxNbits.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1539617033426 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~38 FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~36 " "Duplicate LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~38\" merged with LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~36\"" {  } { { "RAM_2pMxNbits.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/RAM_2pMxNbits.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1539617033426 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~39 FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~36 " "Duplicate LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~39\" merged with LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~36\"" {  } { { "RAM_2pMxNbits.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/RAM_2pMxNbits.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1539617033426 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~45 FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~44 " "Duplicate LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~45\" merged with LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~44\"" {  } { { "RAM_2pMxNbits.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/RAM_2pMxNbits.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1539617033426 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~46 FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~44 " "Duplicate LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~46\" merged with LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~44\"" {  } { { "RAM_2pMxNbits.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/RAM_2pMxNbits.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1539617033426 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~47 FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~44 " "Duplicate LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~47\" merged with LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~44\"" {  } { { "RAM_2pMxNbits.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/RAM_2pMxNbits.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1539617033426 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~53 FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~52 " "Duplicate LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~53\" merged with LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~52\"" {  } { { "RAM_2pMxNbits.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/RAM_2pMxNbits.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1539617033426 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~54 FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~52 " "Duplicate LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~54\" merged with LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~52\"" {  } { { "RAM_2pMxNbits.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/RAM_2pMxNbits.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1539617033426 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~55 FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~52 " "Duplicate LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~55\" merged with LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~52\"" {  } { { "RAM_2pMxNbits.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/RAM_2pMxNbits.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1539617033426 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~61 FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~60 " "Duplicate LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~61\" merged with LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~60\"" {  } { { "RAM_2pMxNbits.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/RAM_2pMxNbits.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1539617033426 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~62 FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~60 " "Duplicate LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~62\" merged with LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~60\"" {  } { { "RAM_2pMxNbits.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/RAM_2pMxNbits.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1539617033426 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~63 FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~60 " "Duplicate LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~63\" merged with LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~60\"" {  } { { "RAM_2pMxNbits.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/RAM_2pMxNbits.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1539617033426 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~69 FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~68 " "Duplicate LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~69\" merged with LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~68\"" {  } { { "RAM_2pMxNbits.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/RAM_2pMxNbits.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1539617033426 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~70 FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~68 " "Duplicate LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~70\" merged with LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~68\"" {  } { { "RAM_2pMxNbits.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/RAM_2pMxNbits.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1539617033426 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~71 FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~68 " "Duplicate LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~71\" merged with LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~68\"" {  } { { "RAM_2pMxNbits.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/RAM_2pMxNbits.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1539617033426 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~77 FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~76 " "Duplicate LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~77\" merged with LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~76\"" {  } { { "RAM_2pMxNbits.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/RAM_2pMxNbits.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1539617033426 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~78 FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~76 " "Duplicate LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~78\" merged with LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~76\"" {  } { { "RAM_2pMxNbits.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/RAM_2pMxNbits.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1539617033426 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~79 FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~76 " "Duplicate LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~79\" merged with LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~76\"" {  } { { "RAM_2pMxNbits.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/RAM_2pMxNbits.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1539617033426 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~85 FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~84 " "Duplicate LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~85\" merged with LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~84\"" {  } { { "RAM_2pMxNbits.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/RAM_2pMxNbits.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1539617033426 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~86 FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~84 " "Duplicate LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~86\" merged with LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~84\"" {  } { { "RAM_2pMxNbits.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/RAM_2pMxNbits.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1539617033426 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~87 FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~84 " "Duplicate LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~87\" merged with LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~84\"" {  } { { "RAM_2pMxNbits.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/RAM_2pMxNbits.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1539617033426 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~93 FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~92 " "Duplicate LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~93\" merged with LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~92\"" {  } { { "RAM_2pMxNbits.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/RAM_2pMxNbits.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1539617033426 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~94 FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~92 " "Duplicate LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~94\" merged with LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~92\"" {  } { { "RAM_2pMxNbits.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/RAM_2pMxNbits.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1539617033426 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~95 FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~92 " "Duplicate LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~95\" merged with LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~92\"" {  } { { "RAM_2pMxNbits.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/RAM_2pMxNbits.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1539617033426 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~101 FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~100 " "Duplicate LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~101\" merged with LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~100\"" {  } { { "RAM_2pMxNbits.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/RAM_2pMxNbits.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1539617033426 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~102 FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~100 " "Duplicate LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~102\" merged with LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~100\"" {  } { { "RAM_2pMxNbits.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/RAM_2pMxNbits.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1539617033426 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~103 FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~100 " "Duplicate LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~103\" merged with LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~100\"" {  } { { "RAM_2pMxNbits.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/RAM_2pMxNbits.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1539617033426 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~109 FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~108 " "Duplicate LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~109\" merged with LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~108\"" {  } { { "RAM_2pMxNbits.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/RAM_2pMxNbits.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1539617033426 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~110 FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~108 " "Duplicate LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~110\" merged with LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~108\"" {  } { { "RAM_2pMxNbits.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/RAM_2pMxNbits.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1539617033426 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~111 FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~108 " "Duplicate LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~111\" merged with LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~108\"" {  } { { "RAM_2pMxNbits.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/RAM_2pMxNbits.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1539617033426 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~117 FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~116 " "Duplicate LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~117\" merged with LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~116\"" {  } { { "RAM_2pMxNbits.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/RAM_2pMxNbits.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1539617033426 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~118 FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~116 " "Duplicate LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~118\" merged with LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~116\"" {  } { { "RAM_2pMxNbits.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/RAM_2pMxNbits.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1539617033426 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~119 FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~116 " "Duplicate LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~119\" merged with LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~116\"" {  } { { "RAM_2pMxNbits.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/RAM_2pMxNbits.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1539617033426 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~125 FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~124 " "Duplicate LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~125\" merged with LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~124\"" {  } { { "RAM_2pMxNbits.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/RAM_2pMxNbits.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1539617033426 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~126 FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~124 " "Duplicate LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~126\" merged with LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~124\"" {  } { { "RAM_2pMxNbits.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/RAM_2pMxNbits.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1539617033426 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~127 FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~124 " "Duplicate LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~127\" merged with LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|data~124\"" {  } { { "RAM_2pMxNbits.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/RAM_2pMxNbits.vhd" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1539617033426 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1539617033426 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FIFO:fifo_int\|RAM_2pMxNbits:ram\|Dout\[6\]\$latch FIFO:fifo_int\|RAM_2pMxNbits:ram\|Dout\[4\]\$latch " "Duplicate LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|Dout\[6\]\$latch\" merged with LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|Dout\[4\]\$latch\"" {  } { { "RAM_2pMxNbits.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/RAM_2pMxNbits.vhd" 23 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1539617033457 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FIFO:fifo_int\|RAM_2pMxNbits:ram\|Dout\[7\]\$latch FIFO:fifo_int\|RAM_2pMxNbits:ram\|Dout\[5\]\$latch " "Duplicate LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|Dout\[7\]\$latch\" merged with LATCH primitive \"FIFO:fifo_int\|RAM_2pMxNbits:ram\|Dout\[5\]\$latch\"" {  } { { "RAM_2pMxNbits.vhd" "" { Text "C:/Users/gregdefa95.SMBEDU/Documents/3A/VHDL/TP1/RAM_2pMxNbits.vhd" 23 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1539617033457 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1539617033457 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1539617033582 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1539617034019 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539617034019 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "206 " "Implemented 206 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1539617034081 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1539617034081 ""} { "Info" "ICUT_CUT_TM_LCELLS" "194 " "Implemented 194 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1539617034081 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1539617034081 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "913 " "Peak virtual memory: 913 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1539617034113 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 15 17:23:54 2018 " "Processing ended: Mon Oct 15 17:23:54 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1539617034113 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1539617034113 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1539617034113 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1539617034113 ""}
