

================================================================
== Vitis HLS Report for 'maxpool2_layer'
================================================================
* Date:           Mon Apr  7 23:45:05 2025

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        lenet_proj
* Solution:       lenet (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 12.60 ns | 9.198 ns |   3.40 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1622|     1622| 20.437 us | 20.437 us |  1622|  1622|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                       Loop Name                      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3  |     1620|     1620|        25|          4|          1|   400|    yes   |
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1986|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    251|    -|
|Register         |        -|    -|    1261|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1261|   2301|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+-----------------------------+---------+----+---+----+-----+
    |             Instance            |            Module           | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------------+-----------------------------+---------+----+---+----+-----+
    |fcmp_32ns_32ns_1_2_no_dsp_1_U90  |fcmp_32ns_32ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    +---------------------------------+-----------------------------+---------+----+---+----+-----+
    |Total                            |                             |        0|   0|  0|   0|    0|
    +---------------------------------+-----------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln112_1_fu_426_p2              |     +    |   0|  0|  15|           1|           9|
    |add_ln112_fu_283_p2                |     +    |   0|  0|  15|           1|           5|
    |add_ln113_1_fu_789_p2              |     +    |   0|  0|  15|           1|           6|
    |add_ln113_fu_473_p2                |     +    |   0|  0|  13|           2|           4|
    |add_ln114_fu_812_p2                |     +    |   0|  0|  13|           2|           4|
    |add_ln116_1_fu_367_p2              |     +    |   0|  0|  64|          64|          64|
    |add_ln116_2_fu_627_p2              |     +    |   0|  0|  71|          64|          64|
    |add_ln116_3_fu_362_p2              |     +    |   0|  0|  64|          64|          64|
    |add_ln116_4_fu_327_p2              |     +    |   0|  0|  71|          64|          64|
    |add_ln116_5_fu_508_p2              |     +    |   0|  0|  64|          64|          64|
    |add_ln116_6_fu_514_p2              |     +    |   0|  0|  64|          64|          64|
    |add_ln116_fu_272_p2                |     +    |   0|  0|  71|          64|          64|
    |add_ln117_fu_662_p2                |     +    |   0|  0|  71|          64|          64|
    |add_ln118_1_fu_402_p2              |     +    |   0|  0|  64|          64|          64|
    |add_ln118_2_fu_687_p2              |     +    |   0|  0|  71|          64|          64|
    |add_ln118_3_fu_443_p2              |     +    |   0|  0|  71|          10|          64|
    |add_ln118_4_fu_552_p2              |     +    |   0|  0|  64|          64|          64|
    |add_ln118_5_fu_558_p2              |     +    |   0|  0|  64|          64|          64|
    |add_ln118_fu_397_p2                |     +    |   0|  0|  64|          64|          64|
    |add_ln119_fu_712_p2                |     +    |   0|  0|  71|          64|          64|
    |add_ln125_1_fu_758_p2              |     +    |   0|  0|  64|          64|          64|
    |add_ln125_2_fu_763_p2              |     +    |   0|  0|  64|          64|          64|
    |add_ln125_3_fu_584_p2              |     +    |   0|  0|  13|          11|          11|
    |add_ln125_fu_420_p2                |     +    |   0|  0|  13|          11|          11|
    |and_ln121_1_fu_905_p2              |    and   |   0|  0|   2|           1|           1|
    |and_ln121_fu_899_p2                |    and   |   0|  0|   2|           1|           1|
    |and_ln122_1_fu_969_p2              |    and   |   0|  0|   2|           1|           1|
    |and_ln122_fu_963_p2                |    and   |   0|  0|   2|           1|           1|
    |and_ln123_1_fu_1057_p2             |    and   |   0|  0|   2|           1|           1|
    |and_ln123_fu_1051_p2               |    and   |   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_00001          |    and   |   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_00001          |    and   |   0|  0|   2|           1|           1|
    |ap_block_state12_pp0_stage2_iter2  |    and   |   0|  0|   2|           1|           1|
    |ap_block_state15_pp0_stage1_iter3  |    and   |   0|  0|   2|           1|           1|
    |ap_block_state20_io                |    and   |   0|  0|   2|           1|           1|
    |ap_block_state21_io                |    and   |   0|  0|   2|           1|           1|
    |ap_block_state26_pp0_stage0_iter6  |    and   |   0|  0|   2|           1|           1|
    |ap_block_state5_io                 |    and   |   0|  0|   2|           1|           1|
    |ap_block_state7_io                 |    and   |   0|  0|   2|           1|           1|
    |icmp_ln112_fu_277_p2               |   icmp   |   0|  0|  13|           9|           8|
    |icmp_ln113_fu_289_p2               |   icmp   |   0|  0|  11|           6|           5|
    |icmp_ln114_fu_462_p2               |   icmp   |   0|  0|   9|           4|           4|
    |icmp_ln121_1_fu_854_p2             |   icmp   |   0|  0|  18|          23|           1|
    |icmp_ln121_2_fu_863_p2             |   icmp   |   0|  0|  11|           8|           2|
    |icmp_ln121_3_fu_868_p2             |   icmp   |   0|  0|  18|          23|           1|
    |icmp_ln121_fu_849_p2               |   icmp   |   0|  0|  11|           8|           2|
    |icmp_ln122_1_fu_936_p2             |   icmp   |   0|  0|  18|          23|           1|
    |icmp_ln122_2_fu_945_p2             |   icmp   |   0|  0|  11|           8|           2|
    |icmp_ln122_3_fu_950_p2             |   icmp   |   0|  0|  18|          23|           1|
    |icmp_ln122_fu_931_p2               |   icmp   |   0|  0|  11|           8|           2|
    |icmp_ln123_1_fu_1021_p2            |   icmp   |   0|  0|  18|          23|           1|
    |icmp_ln123_2_fu_1033_p2            |   icmp   |   0|  0|  11|           8|           2|
    |icmp_ln123_3_fu_1039_p2            |   icmp   |   0|  0|  18|          23|           1|
    |icmp_ln123_fu_1015_p2              |   icmp   |   0|  0|  11|           8|           2|
    |ap_block_pp0_stage0_00001          |    or    |   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001          |    or    |   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001          |    or    |   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001          |    or    |   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001          |    or    |   0|  0|   2|           1|           1|
    |empty_fu_332_p2                    |    or    |   0|  0|   4|           4|           1|
    |or_ln112_fu_468_p2                 |    or    |   0|  0|   2|           1|           1|
    |or_ln117_fu_652_p2                 |    or    |   0|  0|  10|          10|           7|
    |or_ln121_1_fu_895_p2               |    or    |   0|  0|   2|           1|           1|
    |or_ln121_fu_891_p2                 |    or    |   0|  0|   2|           1|           1|
    |or_ln122_1_fu_959_p2               |    or    |   0|  0|   2|           1|           1|
    |or_ln122_fu_955_p2                 |    or    |   0|  0|   2|           1|           1|
    |or_ln123_1_fu_1045_p2              |    or    |   0|  0|   2|           1|           1|
    |or_ln123_fu_1027_p2                |    or    |   0|  0|   2|           1|           1|
    |p_mid1_fu_478_p2                   |    or    |   0|  0|   4|           1|           4|
    |max1_fu_911_p3                     |  select  |   0|  0|  32|           1|          32|
    |max2_fu_975_p3                     |  select  |   0|  0|  32|           1|          32|
    |max_final_fu_1063_p3               |  select  |   0|  0|  32|           1|          32|
    |select_ln112_1_fu_598_p3           |  select  |   0|  0|   4|           1|           1|
    |select_ln112_2_fu_315_p3           |  select  |   0|  0|   6|           1|           6|
    |select_ln112_3_fu_432_p3           |  select  |   0|  0|  64|           1|          64|
    |select_ln112_4_fu_437_p3           |  select  |   0|  0|  64|           1|          64|
    |select_ln112_5_fu_448_p3           |  select  |   0|  0|  64|           1|          64|
    |select_ln112_6_fu_455_p3           |  select  |   0|  0|  11|           1|           1|
    |select_ln112_7_fu_795_p3           |  select  |   0|  0|   5|           1|           5|
    |select_ln112_fu_295_p3             |  select  |   0|  0|   4|           1|           1|
    |select_ln113_1_fu_520_p3           |  select  |   0|  0|  64|           1|          64|
    |select_ln113_2_fu_564_p3           |  select  |   0|  0|  64|           1|          64|
    |select_ln113_3_fu_590_p3           |  select  |   0|  0|  11|           1|          11|
    |select_ln113_4_fu_801_p3           |  select  |   0|  0|   4|           1|           4|
    |select_ln113_5_fu_806_p3           |  select  |   0|  0|   6|           1|           1|
    |select_ln113_fu_605_p3             |  select  |   0|  0|   4|           1|           4|
    |ap_enable_pp0                      |    xor   |   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|1986|        1328|        1664|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  38|          7|    1|          7|
    |ap_enable_reg_pp0_iter6                    |   9|          2|    1|          2|
    |ap_phi_mux_c_phi_fu_208_p4                 |   9|          2|    5|         10|
    |ap_phi_mux_i_phi_fu_232_p4                 |   9|          2|    4|          8|
    |ap_phi_mux_indvar_flatten59_phi_fu_196_p4  |   9|          2|    9|         18|
    |ap_phi_mux_indvar_flatten_phi_fu_220_p4    |   9|          2|    6|         12|
    |ap_phi_mux_j_phi_fu_244_p4                 |   9|          2|    4|          8|
    |c_reg_204                                  |   9|          2|    5|         10|
    |gmem_blk_n_AR                              |   9|          2|    1|          2|
    |gmem_blk_n_AW                              |   9|          2|    1|          2|
    |gmem_blk_n_B                               |   9|          2|    1|          2|
    |gmem_blk_n_R                               |   9|          2|    1|          2|
    |gmem_blk_n_W                               |   9|          2|    1|          2|
    |grp_fu_252_p0                              |  21|          4|   32|        128|
    |grp_fu_252_p1                              |  21|          4|   32|        128|
    |i_reg_228                                  |   9|          2|    4|          8|
    |indvar_flatten59_reg_192                   |   9|          2|    9|         18|
    |indvar_flatten_reg_216                     |   9|          2|    6|         12|
    |j_reg_240                                  |   9|          2|    4|          8|
    |m_axi_gmem_ARADDR                          |  27|          5|   64|        320|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 251|         52|  191|        707|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln112_1_reg_1130         |   9|   0|    9|          0|
    |add_ln112_reg_1095           |   5|   0|    5|          0|
    |add_ln113_1_reg_1198         |   6|   0|    6|          0|
    |add_ln113_reg_1141           |   4|   0|    4|          0|
    |add_ln114_reg_1218           |   4|   0|    4|          0|
    |add_ln116_4_reg_1123         |  64|   0|   64|          0|
    |add_ln116_reg_1084           |  64|   0|   64|          0|
    |ap_CS_fsm                    |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6      |   1|   0|    1|          0|
    |c_reg_204                    |   5|   0|    5|          0|
    |gmem_addr_5_reg_1174         |  64|   0|   64|          0|
    |gmem_addr_6_read_reg_1270    |  32|   0|   32|          0|
    |gmem_addr_6_reg_1180         |  64|   0|   64|          0|
    |gmem_addr_7_reg_1186         |  64|   0|   64|          0|
    |gmem_addr_8_reg_1192         |  64|   0|   64|          0|
    |gmem_addr_read_reg_1223      |  32|   0|   32|          0|
    |gmem_addr_reg_1168           |  64|   0|   64|          0|
    |i_reg_228                    |   4|   0|    4|          0|
    |icmp_ln112_reg_1091          |   1|   0|    1|          0|
    |icmp_ln113_reg_1100          |   1|   0|    1|          0|
    |icmp_ln121_1_reg_1259        |   1|   0|    1|          0|
    |icmp_ln121_2_reg_1275        |   1|   0|    1|          0|
    |icmp_ln121_3_reg_1280        |   1|   0|    1|          0|
    |icmp_ln121_reg_1254          |   1|   0|    1|          0|
    |icmp_ln122_1_reg_1323        |   1|   0|    1|          0|
    |icmp_ln122_2_reg_1334        |   1|   0|    1|          0|
    |icmp_ln122_3_reg_1339        |   1|   0|    1|          0|
    |icmp_ln122_reg_1318          |   1|   0|    1|          0|
    |indvar_flatten59_reg_192     |   9|   0|    9|          0|
    |indvar_flatten_reg_216       |   6|   0|    6|          0|
    |j_reg_240                    |   4|   0|    4|          0|
    |max1_reg_1301                |  32|   0|   32|          0|
    |max1_reg_1301_pp0_iter4_reg  |  32|   0|   32|          0|
    |max2_reg_1344                |  32|   0|   32|          0|
    |max_final_reg_1351           |  32|   0|   32|          0|
    |or_ln112_reg_1135            |   1|   0|    1|          0|
    |select_ln112_2_reg_1118      |   4|   0|    6|          2|
    |select_ln112_7_reg_1203      |   5|   0|    5|          0|
    |select_ln112_reg_1112        |   4|   0|    4|          0|
    |select_ln113_1_reg_1146      |  64|   0|   64|          0|
    |select_ln113_2_reg_1152      |  64|   0|   64|          0|
    |select_ln113_3_reg_1158      |   6|   0|   11|          5|
    |select_ln113_4_reg_1208      |   4|   0|    4|          0|
    |select_ln113_5_reg_1213      |   6|   0|    6|          0|
    |select_ln113_reg_1163        |   4|   0|    4|          0|
    |tmp_4_reg_1285               |   8|   0|    8|          0|
    |tmp_5_reg_1308               |   8|   0|    8|          0|
    |tmp_reg_1228                 |   8|   0|    8|          0|
    |tmp_s_reg_1244               |   8|   0|    8|          0|
    |trunc_ln121_1_reg_1249       |  23|   0|   23|          0|
    |trunc_ln121_reg_1233         |  23|   0|   23|          0|
    |trunc_ln122_1_reg_1313       |  23|   0|   23|          0|
    |trunc_ln122_reg_1290         |  23|   0|   23|          0|
    |v0_reg_1264                  |  32|   0|   32|          0|
    |v1_reg_1238                  |  32|   0|   32|          0|
    |v2_reg_1328                  |  32|   0|   32|          0|
    |v3_reg_1295                  |  32|   0|   32|          0|
    |gmem_addr_8_reg_1192         |  64|  32|   64|          0|
    |icmp_ln112_reg_1091          |  64|  32|    1|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |1261|  64| 1205|          7|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+---------------------+-----+-----+------------+----------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | maxpool2_layer | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | maxpool2_layer | return value |
|ap_start             |  in |    1| ap_ctrl_hs | maxpool2_layer | return value |
|ap_done              | out |    1| ap_ctrl_hs | maxpool2_layer | return value |
|ap_idle              | out |    1| ap_ctrl_hs | maxpool2_layer | return value |
|ap_ready             | out |    1| ap_ctrl_hs | maxpool2_layer | return value |
|m_axi_gmem_AWVALID   | out |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_AWREADY   |  in |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_AWADDR    | out |   64|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_AWID      | out |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_AWLEN     | out |   32|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_AWSIZE    | out |    3|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_AWBURST   | out |    2|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_AWLOCK    | out |    2|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_AWCACHE   | out |    4|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_AWPROT    | out |    3|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_AWQOS     | out |    4|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_AWREGION  | out |    4|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_AWUSER    | out |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_WVALID    | out |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_WREADY    |  in |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_WDATA     | out |   32|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_WSTRB     | out |    4|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_WLAST     | out |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_WID       | out |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_WUSER     | out |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_ARVALID   | out |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_ARREADY   |  in |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_ARADDR    | out |   64|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_ARID      | out |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_ARLEN     | out |   32|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_ARSIZE    | out |    3|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_ARBURST   | out |    2|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_ARLOCK    | out |    2|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_ARCACHE   | out |    4|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_ARPROT    | out |    3|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_ARQOS     | out |    4|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_ARREGION  | out |    4|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_ARUSER    | out |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_RVALID    |  in |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_RREADY    | out |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_RDATA     |  in |   32|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_RLAST     |  in |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_RID       |  in |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_RUSER     |  in |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_RRESP     |  in |    2|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_BVALID    |  in |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_BREADY    | out |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_BRESP     |  in |    2|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_BID       |  in |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_BUSER     |  in |    1|    m_axi   |      gmem      |    pointer   |
|input_r              |  in |   64|   ap_none  |     input_r    |    scalar    |
|output_r             |  in |   64|   ap_none  |    output_r    |    scalar    |
+---------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 25


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 1
  Pipeline-0 : II = 4, D = 25, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 27 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 2 
27 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_5, i32, i32, void @empty_24, i32, i32, void @empty_24, void @empty_24, void @empty_24, i32, i32, i32, i32, void @empty_24, void @empty_24"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%output_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_r" [lenet_proj/lenet_support.cpp:107]   --->   Operation 29 'read' 'output_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%input_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_r" [lenet_proj/lenet_support.cpp:107]   --->   Operation 30 'read' 'input_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.76ns)   --->   "%br_ln112 = br void %bb" [lenet_proj/lenet_support.cpp:112]   --->   Operation 31 'br' 'br_ln112' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.30>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%indvar_flatten59 = phi i9, void, i9 %add_ln112_1, void %.split3" [lenet_proj/lenet_support.cpp:112]   --->   Operation 32 'phi' 'indvar_flatten59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%c = phi i5, void, i5 %select_ln112_7, void %.split3" [lenet_proj/lenet_support.cpp:112]   --->   Operation 33 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i6, void, i6 %select_ln113_5, void %.split3" [lenet_proj/lenet_support.cpp:113]   --->   Operation 34 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%i = phi i4, void, i4 %select_ln113_4, void %.split3" [lenet_proj/lenet_support.cpp:113]   --->   Operation 35 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln116 = trunc i5 %c" [lenet_proj/lenet_support.cpp:116]   --->   Operation 36 'trunc' 'trunc_ln116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %trunc_ln116, i2" [lenet_proj/lenet_support.cpp:116]   --->   Operation 37 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i6 %shl_ln" [lenet_proj/lenet_support.cpp:116]   --->   Operation 38 'zext' 'zext_ln116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (3.52ns)   --->   "%add_ln116 = add i64 %input_read, i64 %zext_ln116" [lenet_proj/lenet_support.cpp:116]   --->   Operation 39 'add' 'add_ln116' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.66ns)   --->   "%icmp_ln112 = icmp_eq  i9 %indvar_flatten59, i9" [lenet_proj/lenet_support.cpp:112]   --->   Operation 40 'icmp' 'icmp_ln112' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln112 = br i1 %icmp_ln112, void %.split3, void" [lenet_proj/lenet_support.cpp:112]   --->   Operation 41 'br' 'br_ln112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.78ns)   --->   "%add_ln112 = add i5, i5 %c" [lenet_proj/lenet_support.cpp:112]   --->   Operation 42 'add' 'add_ln112' <Predicate = (!icmp_ln112)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.42ns)   --->   "%icmp_ln113 = icmp_eq  i6 %indvar_flatten, i6" [lenet_proj/lenet_support.cpp:113]   --->   Operation 43 'icmp' 'icmp_ln113' <Predicate = (!icmp_ln112)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.02ns)   --->   "%select_ln112 = select i1 %icmp_ln113, i4, i4 %i" [lenet_proj/lenet_support.cpp:112]   --->   Operation 44 'select' 'select_ln112' <Predicate = (!icmp_ln112)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln116_1 = trunc i5 %add_ln112" [lenet_proj/lenet_support.cpp:116]   --->   Operation 45 'trunc' 'trunc_ln116_1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%shl_ln116_mid1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %trunc_ln116_1, i2" [lenet_proj/lenet_support.cpp:116]   --->   Operation 46 'bitconcatenate' 'shl_ln116_mid1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.18ns)   --->   "%select_ln112_2 = select i1 %icmp_ln113, i6 %shl_ln116_mid1, i6 %shl_ln" [lenet_proj/lenet_support.cpp:112]   --->   Operation 47 'select' 'select_ln112_2' <Predicate = (!icmp_ln112)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln116_3 = zext i6 %shl_ln116_mid1" [lenet_proj/lenet_support.cpp:116]   --->   Operation 48 'zext' 'zext_ln116_3' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (3.52ns)   --->   "%add_ln116_4 = add i64 %input_read, i64 %zext_ln116_3" [lenet_proj/lenet_support.cpp:116]   --->   Operation 49 'add' 'add_ln116_4' <Predicate = (!icmp_ln112)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 8.52>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%j = phi i4, void, i4 %add_ln114, void %.split3" [lenet_proj/lenet_support.cpp:114]   --->   Operation 50 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%empty = or i4 %i, i4" [lenet_proj/lenet_support.cpp:113]   --->   Operation 51 'or' 'empty' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%shl_ln116_2 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 %i, i9" [lenet_proj/lenet_support.cpp:116]   --->   Operation 52 'bitconcatenate' 'shl_ln116_2' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln116_1 = zext i13 %shl_ln116_2" [lenet_proj/lenet_support.cpp:116]   --->   Operation 53 'zext' 'zext_ln116_1' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%shl_ln116_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i7, i4 %i, i7" [lenet_proj/lenet_support.cpp:116]   --->   Operation 54 'bitconcatenate' 'shl_ln116_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln116_2 = zext i11 %shl_ln116_3" [lenet_proj/lenet_support.cpp:116]   --->   Operation 55 'zext' 'zext_ln116_2' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln116_3 = add i64 %zext_ln116_2, i64 %add_ln116" [lenet_proj/lenet_support.cpp:116]   --->   Operation 56 'add' 'add_ln116_3' <Predicate = (!icmp_ln113)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 57 [1/1] (5.30ns) (root node of TernaryAdder)   --->   "%add_ln116_1 = add i64 %add_ln116_3, i64 %zext_ln116_1" [lenet_proj/lenet_support.cpp:116]   --->   Operation 57 'add' 'add_ln116_1' <Predicate = (!icmp_ln113)> <Delay = 5.30> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 %empty, i9" [lenet_proj/lenet_support.cpp:118]   --->   Operation 58 'bitconcatenate' 'shl_ln3' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln118 = zext i13 %shl_ln3" [lenet_proj/lenet_support.cpp:118]   --->   Operation 59 'zext' 'zext_ln118' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%shl_ln118_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i7, i4 %empty, i7" [lenet_proj/lenet_support.cpp:118]   --->   Operation 60 'bitconcatenate' 'shl_ln118_1' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln118_1 = zext i11 %shl_ln118_1" [lenet_proj/lenet_support.cpp:118]   --->   Operation 61 'zext' 'zext_ln118_1' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln118 = add i64 %zext_ln118_1, i64 %add_ln116" [lenet_proj/lenet_support.cpp:118]   --->   Operation 62 'add' 'add_ln118' <Predicate = (!icmp_ln113)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 63 [1/1] (5.30ns) (root node of TernaryAdder)   --->   "%add_ln118_1 = add i64 %add_ln118, i64 %zext_ln118" [lenet_proj/lenet_support.cpp:118]   --->   Operation 63 'add' 'add_ln118_1' <Predicate = (!icmp_ln113)> <Delay = 5.30> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %i, i5" [lenet_proj/lenet_support.cpp:125]   --->   Operation 64 'bitconcatenate' 'shl_ln4' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i9 %shl_ln4" [lenet_proj/lenet_support.cpp:114]   --->   Operation 65 'zext' 'zext_ln114' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (1.63ns)   --->   "%add_ln125 = add i11 %zext_ln114, i11 %shl_ln116_3" [lenet_proj/lenet_support.cpp:125]   --->   Operation 66 'add' 'add_ln125' <Predicate = (!icmp_ln113)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 67 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.82ns)   --->   "%add_ln112_1 = add i9, i9 %indvar_flatten59" [lenet_proj/lenet_support.cpp:112]   --->   Operation 68 'add' 'add_ln112_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (1.48ns)   --->   "%select_ln112_3 = select i1 %icmp_ln113, i64 %add_ln116_4, i64 %add_ln116" [lenet_proj/lenet_support.cpp:112]   --->   Operation 69 'select' 'select_ln112_3' <Predicate = (!icmp_ln112)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln113_1)   --->   "%select_ln112_4 = select i1 %icmp_ln113, i64 %add_ln116_4, i64 %add_ln116_1" [lenet_proj/lenet_support.cpp:112]   --->   Operation 70 'select' 'select_ln112_4' <Predicate = (!icmp_ln112)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (3.52ns)   --->   "%add_ln118_3 = add i64, i64 %add_ln116_4" [lenet_proj/lenet_support.cpp:118]   --->   Operation 71 'add' 'add_ln118_3' <Predicate = (!icmp_ln112 & icmp_ln113)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln113_2)   --->   "%select_ln112_5 = select i1 %icmp_ln113, i64 %add_ln118_3, i64 %add_ln118_1" [lenet_proj/lenet_support.cpp:112]   --->   Operation 72 'select' 'select_ln112_5' <Predicate = (!icmp_ln112)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln113_3)   --->   "%select_ln112_6 = select i1 %icmp_ln113, i11, i11 %add_ln125" [lenet_proj/lenet_support.cpp:112]   --->   Operation 73 'select' 'select_ln112_6' <Predicate = (!icmp_ln112)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (1.30ns)   --->   "%icmp_ln114 = icmp_ult  i4 %j, i4" [lenet_proj/lenet_support.cpp:114]   --->   Operation 74 'icmp' 'icmp_ln114' <Predicate = (!icmp_ln112)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.97ns)   --->   "%or_ln112 = or i1 %icmp_ln113, i1 %icmp_ln114" [lenet_proj/lenet_support.cpp:112]   --->   Operation 75 'or' 'or_ln112' <Predicate = (!icmp_ln112)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (1.73ns)   --->   "%add_ln113 = add i4, i4 %select_ln112" [lenet_proj/lenet_support.cpp:113]   --->   Operation 76 'add' 'add_ln113' <Predicate = (!icmp_ln112)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%p_mid1 = or i4 %add_ln113, i4" [lenet_proj/lenet_support.cpp:113]   --->   Operation 77 'or' 'p_mid1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%shl_ln116_2_mid1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 %add_ln113, i9" [lenet_proj/lenet_support.cpp:116]   --->   Operation 78 'bitconcatenate' 'shl_ln116_2_mid1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln116_4 = zext i13 %shl_ln116_2_mid1" [lenet_proj/lenet_support.cpp:116]   --->   Operation 79 'zext' 'zext_ln116_4' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%shl_ln116_3_mid1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i7, i4 %add_ln113, i7" [lenet_proj/lenet_support.cpp:116]   --->   Operation 80 'bitconcatenate' 'shl_ln116_3_mid1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln116_6 = zext i11 %shl_ln116_3_mid1" [lenet_proj/lenet_support.cpp:116]   --->   Operation 81 'zext' 'zext_ln116_6' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln116_5 = add i64 %zext_ln116_6, i64 %select_ln112_3" [lenet_proj/lenet_support.cpp:116]   --->   Operation 82 'add' 'add_ln116_5' <Predicate = (!icmp_ln112)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 83 [1/1] (5.30ns) (root node of TernaryAdder)   --->   "%add_ln116_6 = add i64 %add_ln116_5, i64 %zext_ln116_4" [lenet_proj/lenet_support.cpp:116]   --->   Operation 83 'add' 'add_ln116_6' <Predicate = (!icmp_ln112)> <Delay = 5.30> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 84 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln113_1 = select i1 %or_ln112, i64 %select_ln112_4, i64 %add_ln116_6" [lenet_proj/lenet_support.cpp:113]   --->   Operation 84 'select' 'select_ln113_1' <Predicate = (!icmp_ln112)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%shl_ln118_mid1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 %p_mid1, i9" [lenet_proj/lenet_support.cpp:118]   --->   Operation 85 'bitconcatenate' 'shl_ln118_mid1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln118_2 = zext i13 %shl_ln118_mid1" [lenet_proj/lenet_support.cpp:118]   --->   Operation 86 'zext' 'zext_ln118_2' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%shl_ln118_1_mid1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i7, i4 %p_mid1, i7" [lenet_proj/lenet_support.cpp:118]   --->   Operation 87 'bitconcatenate' 'shl_ln118_1_mid1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln118_3 = zext i11 %shl_ln118_1_mid1" [lenet_proj/lenet_support.cpp:118]   --->   Operation 88 'zext' 'zext_ln118_3' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln118_4 = add i64 %zext_ln118_3, i64 %select_ln112_3" [lenet_proj/lenet_support.cpp:118]   --->   Operation 89 'add' 'add_ln118_4' <Predicate = (!icmp_ln112)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 90 [1/1] (5.30ns) (root node of TernaryAdder)   --->   "%add_ln118_5 = add i64 %add_ln118_4, i64 %zext_ln118_2" [lenet_proj/lenet_support.cpp:118]   --->   Operation 90 'add' 'add_ln118_5' <Predicate = (!icmp_ln112)> <Delay = 5.30> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 91 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln113_2 = select i1 %or_ln112, i64 %select_ln112_5, i64 %add_ln118_5" [lenet_proj/lenet_support.cpp:113]   --->   Operation 91 'select' 'select_ln113_2' <Predicate = (!icmp_ln112)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%shl_ln125_mid1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %add_ln113, i5" [lenet_proj/lenet_support.cpp:125]   --->   Operation 92 'bitconcatenate' 'shl_ln125_mid1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln114_1 = zext i9 %shl_ln125_mid1" [lenet_proj/lenet_support.cpp:114]   --->   Operation 93 'zext' 'zext_ln114_1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (1.63ns)   --->   "%add_ln125_3 = add i11 %zext_ln114_1, i11 %shl_ln116_3_mid1" [lenet_proj/lenet_support.cpp:125]   --->   Operation 94 'add' 'add_ln125_3' <Predicate = (!icmp_ln112)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln113_3 = select i1 %or_ln112, i11 %select_ln112_6, i11 %add_ln125_3" [lenet_proj/lenet_support.cpp:113]   --->   Operation 95 'select' 'select_ln113_3' <Predicate = (!icmp_ln112)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.33>
ST_4 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln113)   --->   "%select_ln112_1 = select i1 %icmp_ln113, i4, i4 %j" [lenet_proj/lenet_support.cpp:112]   --->   Operation 96 'select' 'select_ln112_1' <Predicate = (!icmp_ln112 & or_ln112)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln113 = select i1 %or_ln112, i4 %select_ln112_1, i4" [lenet_proj/lenet_support.cpp:113]   --->   Operation 97 'select' 'select_ln113' <Predicate = (!icmp_ln112)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%select_ln113_3_cast = zext i11 %select_ln113_3" [lenet_proj/lenet_support.cpp:113]   --->   Operation 98 'zext' 'select_ln113_3_cast' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%shl_ln116_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %select_ln113, i6" [lenet_proj/lenet_support.cpp:116]   --->   Operation 99 'bitconcatenate' 'shl_ln116_1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln116_5 = zext i10 %shl_ln116_1" [lenet_proj/lenet_support.cpp:116]   --->   Operation 100 'zext' 'zext_ln116_5' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (3.52ns)   --->   "%add_ln116_2 = add i64 %zext_ln116_5, i64 %select_ln113_1" [lenet_proj/lenet_support.cpp:116]   --->   Operation 101 'add' 'add_ln116_2' <Predicate = (!icmp_ln112)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln116_2, i32, i32" [lenet_proj/lenet_support.cpp:116]   --->   Operation 102 'partselect' 'trunc_ln' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln116 = sext i62 %trunc_ln" [lenet_proj/lenet_support.cpp:116]   --->   Operation 103 'sext' 'sext_ln116' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln116" [lenet_proj/lenet_support.cpp:116]   --->   Operation 104 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%or_ln117 = or i10 %shl_ln116_1, i10" [lenet_proj/lenet_support.cpp:117]   --->   Operation 105 'or' 'or_ln117' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i10 %or_ln117" [lenet_proj/lenet_support.cpp:117]   --->   Operation 106 'zext' 'zext_ln117' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (3.52ns)   --->   "%add_ln117 = add i64 %zext_ln117, i64 %select_ln113_1" [lenet_proj/lenet_support.cpp:117]   --->   Operation 107 'add' 'add_ln117' <Predicate = (!icmp_ln112)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln117, i32, i32" [lenet_proj/lenet_support.cpp:117]   --->   Operation 108 'partselect' 'trunc_ln8' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln117 = sext i62 %trunc_ln8" [lenet_proj/lenet_support.cpp:117]   --->   Operation 109 'sext' 'sext_ln117' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%gmem_addr_5 = getelementptr i32 %gmem, i64 %sext_ln117" [lenet_proj/lenet_support.cpp:117]   --->   Operation 110 'getelementptr' 'gmem_addr_5' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (3.52ns)   --->   "%add_ln118_2 = add i64 %zext_ln116_5, i64 %select_ln113_2" [lenet_proj/lenet_support.cpp:118]   --->   Operation 111 'add' 'add_ln118_2' <Predicate = (!icmp_ln112)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln118_2, i32, i32" [lenet_proj/lenet_support.cpp:118]   --->   Operation 112 'partselect' 'trunc_ln9' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln118 = sext i62 %trunc_ln9" [lenet_proj/lenet_support.cpp:118]   --->   Operation 113 'sext' 'sext_ln118' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%gmem_addr_6 = getelementptr i32 %gmem, i64 %sext_ln118" [lenet_proj/lenet_support.cpp:118]   --->   Operation 114 'getelementptr' 'gmem_addr_6' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (3.52ns)   --->   "%add_ln119 = add i64 %zext_ln117, i64 %select_ln113_2" [lenet_proj/lenet_support.cpp:119]   --->   Operation 115 'add' 'add_ln119' <Predicate = (!icmp_ln112)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln119, i32, i32" [lenet_proj/lenet_support.cpp:119]   --->   Operation 116 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln119 = sext i62 %trunc_ln1" [lenet_proj/lenet_support.cpp:119]   --->   Operation 117 'sext' 'sext_ln119' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%gmem_addr_7 = getelementptr i32 %gmem, i64 %sext_ln119" [lenet_proj/lenet_support.cpp:119]   --->   Operation 118 'getelementptr' 'gmem_addr_7' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %select_ln113, i32, i32" [lenet_proj/lenet_support.cpp:125]   --->   Operation 119 'partselect' 'tmp_1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%tmp4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 %tmp_1, i6 %select_ln112_2" [lenet_proj/lenet_support.cpp:125]   --->   Operation 120 'bitconcatenate' 'tmp4' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln125 = zext i9 %tmp4" [lenet_proj/lenet_support.cpp:125]   --->   Operation 121 'zext' 'zext_ln125' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln125_1 = add i64 %output_read, i64 %zext_ln125" [lenet_proj/lenet_support.cpp:125]   --->   Operation 122 'add' 'add_ln125_1' <Predicate = (!icmp_ln112)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 123 [1/1] (5.30ns) (root node of TernaryAdder)   --->   "%add_ln125_2 = add i64 %select_ln113_3_cast, i64 %add_ln125_1" [lenet_proj/lenet_support.cpp:125]   --->   Operation 123 'add' 'add_ln125_2' <Predicate = (!icmp_ln112)> <Delay = 5.30> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln125_2, i32, i32" [lenet_proj/lenet_support.cpp:125]   --->   Operation 124 'partselect' 'trunc_ln2' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln125 = sext i62 %trunc_ln2" [lenet_proj/lenet_support.cpp:125]   --->   Operation 125 'sext' 'sext_ln125' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%gmem_addr_8 = getelementptr i32 %gmem, i64 %sext_ln125" [lenet_proj/lenet_support.cpp:125]   --->   Operation 126 'getelementptr' 'gmem_addr_8' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (1.82ns)   --->   "%add_ln113_1 = add i6, i6 %indvar_flatten" [lenet_proj/lenet_support.cpp:113]   --->   Operation 127 'add' 'add_ln113_1' <Predicate = (!icmp_ln112 & !icmp_ln113)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 9.19>
ST_5 : Operation 128 [1/1] (1.21ns)   --->   "%select_ln112_7 = select i1 %icmp_ln113, i5 %add_ln112, i5 %c" [lenet_proj/lenet_support.cpp:112]   --->   Operation 128 'select' 'select_ln112_7' <Predicate = (!icmp_ln112)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (1.02ns)   --->   "%select_ln113_4 = select i1 %or_ln112, i4 %select_ln112, i4 %add_ln113" [lenet_proj/lenet_support.cpp:113]   --->   Operation 129 'select' 'select_ln113_4' <Predicate = (!icmp_ln112)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 130 [7/7] (9.19ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr, i32" [lenet_proj/lenet_support.cpp:116]   --->   Operation 130 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln112)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 131 [1/1] (1.18ns)   --->   "%select_ln113_5 = select i1 %icmp_ln113, i6, i6 %add_ln113_1" [lenet_proj/lenet_support.cpp:113]   --->   Operation 131 'select' 'select_ln113_5' <Predicate = (!icmp_ln112)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 9.19>
ST_6 : Operation 132 [6/7] (9.19ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr, i32" [lenet_proj/lenet_support.cpp:116]   --->   Operation 132 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln112)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 133 [7/7] (9.19ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_5, i32, i1 %gmem_load_req" [lenet_proj/lenet_support.cpp:117]   --->   Operation 133 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln112)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 134 [1/1] (1.73ns)   --->   "%add_ln114 = add i4, i4 %select_ln113" [lenet_proj/lenet_support.cpp:114]   --->   Operation 134 'add' 'add_ln114' <Predicate = (!icmp_ln112)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 9.19>
ST_7 : Operation 135 [5/7] (9.19ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr, i32" [lenet_proj/lenet_support.cpp:116]   --->   Operation 135 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln112)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 136 [6/7] (9.19ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_5, i32, i1 %gmem_load_req" [lenet_proj/lenet_support.cpp:117]   --->   Operation 136 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln112)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 137 [7/7] (9.19ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_6, i32, i1 %gmem_load_4_req" [lenet_proj/lenet_support.cpp:118]   --->   Operation 137 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln112)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 9.19>
ST_8 : Operation 138 [4/7] (9.19ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr, i32" [lenet_proj/lenet_support.cpp:116]   --->   Operation 138 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln112)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 139 [5/7] (9.19ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_5, i32, i1 %gmem_load_req" [lenet_proj/lenet_support.cpp:117]   --->   Operation 139 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln112)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 140 [6/7] (9.19ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_6, i32, i1 %gmem_load_4_req" [lenet_proj/lenet_support.cpp:118]   --->   Operation 140 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln112)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 141 [7/7] (9.19ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_7, i32, i1 %gmem_load_5_req" [lenet_proj/lenet_support.cpp:119]   --->   Operation 141 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln112)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 9.19>
ST_9 : Operation 142 [3/7] (9.19ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr, i32" [lenet_proj/lenet_support.cpp:116]   --->   Operation 142 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln112)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 143 [4/7] (9.19ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_5, i32, i1 %gmem_load_req" [lenet_proj/lenet_support.cpp:117]   --->   Operation 143 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln112)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 144 [5/7] (9.19ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_6, i32, i1 %gmem_load_4_req" [lenet_proj/lenet_support.cpp:118]   --->   Operation 144 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln112)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 145 [6/7] (9.19ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_7, i32, i1 %gmem_load_5_req" [lenet_proj/lenet_support.cpp:119]   --->   Operation 145 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln112)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 9.19>
ST_10 : Operation 146 [2/7] (9.19ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr, i32" [lenet_proj/lenet_support.cpp:116]   --->   Operation 146 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln112)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 147 [3/7] (9.19ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_5, i32, i1 %gmem_load_req" [lenet_proj/lenet_support.cpp:117]   --->   Operation 147 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln112)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 148 [4/7] (9.19ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_6, i32, i1 %gmem_load_4_req" [lenet_proj/lenet_support.cpp:118]   --->   Operation 148 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln112)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 149 [5/7] (9.19ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_7, i32, i1 %gmem_load_5_req" [lenet_proj/lenet_support.cpp:119]   --->   Operation 149 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln112)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 9.19>
ST_11 : Operation 150 [1/7] (9.19ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr, i32" [lenet_proj/lenet_support.cpp:116]   --->   Operation 150 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln112)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 151 [2/7] (9.19ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_5, i32, i1 %gmem_load_req" [lenet_proj/lenet_support.cpp:117]   --->   Operation 151 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln112)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 152 [3/7] (9.19ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_6, i32, i1 %gmem_load_4_req" [lenet_proj/lenet_support.cpp:118]   --->   Operation 152 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln112)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 153 [4/7] (9.19ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_7, i32, i1 %gmem_load_5_req" [lenet_proj/lenet_support.cpp:119]   --->   Operation 153 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln112)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 9.19>
ST_12 : Operation 154 [1/1] (9.19ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P, i64 %gmem_addr, i1 %gmem_load_req" [lenet_proj/lenet_support.cpp:116]   --->   Operation 154 'read' 'gmem_addr_read' <Predicate = (!icmp_ln112)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 155 [1/7] (9.19ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_5, i32, i1 %gmem_load_req" [lenet_proj/lenet_support.cpp:117]   --->   Operation 155 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln112)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 156 [2/7] (9.19ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_6, i32, i1 %gmem_load_4_req" [lenet_proj/lenet_support.cpp:118]   --->   Operation 156 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln112)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 157 [3/7] (9.19ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_7, i32, i1 %gmem_load_5_req" [lenet_proj/lenet_support.cpp:119]   --->   Operation 157 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln112)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 158 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %gmem_addr_read, i32, i32" [lenet_proj/lenet_support.cpp:121]   --->   Operation 158 'partselect' 'tmp' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_12 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln121 = trunc i32 %gmem_addr_read" [lenet_proj/lenet_support.cpp:121]   --->   Operation 159 'trunc' 'trunc_ln121' <Predicate = (!icmp_ln112)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 9.19>
ST_13 : Operation 160 [1/1] (9.19ns)   --->   "%gmem_addr_5_read = read i32 @_ssdm_op_Read.m_axi.i32P, i64 %gmem_addr_5, i1 %gmem_load_4_req, i32 %gmem_addr_read" [lenet_proj/lenet_support.cpp:117]   --->   Operation 160 'read' 'gmem_addr_5_read' <Predicate = (!icmp_ln112)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 161 [1/1] (0.00ns)   --->   "%v1 = bitcast i32 %gmem_addr_5_read" [lenet_proj/lenet_support.cpp:117]   --->   Operation 161 'bitcast' 'v1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_13 : Operation 162 [1/7] (9.19ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_6, i32, i1 %gmem_load_4_req" [lenet_proj/lenet_support.cpp:118]   --->   Operation 162 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln112)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 163 [2/7] (9.19ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_7, i32, i1 %gmem_load_5_req" [lenet_proj/lenet_support.cpp:119]   --->   Operation 163 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln112)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %gmem_addr_5_read, i32, i32" [lenet_proj/lenet_support.cpp:121]   --->   Operation 164 'partselect' 'tmp_s' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_13 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln121_1 = trunc i32 %gmem_addr_5_read" [lenet_proj/lenet_support.cpp:121]   --->   Operation 165 'trunc' 'trunc_ln121_1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_13 : Operation 166 [1/1] (1.55ns)   --->   "%icmp_ln121 = icmp_ne  i8 %tmp, i8" [lenet_proj/lenet_support.cpp:121]   --->   Operation 166 'icmp' 'icmp_ln121' <Predicate = (!icmp_ln112)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 167 [1/1] (2.44ns)   --->   "%icmp_ln121_1 = icmp_eq  i23 %trunc_ln121, i23" [lenet_proj/lenet_support.cpp:121]   --->   Operation 167 'icmp' 'icmp_ln121_1' <Predicate = (!icmp_ln112)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 9.19>
ST_14 : Operation 168 [1/1] (0.00ns)   --->   "%v0 = bitcast i32 %gmem_addr_read" [lenet_proj/lenet_support.cpp:116]   --->   Operation 168 'bitcast' 'v0' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_14 : Operation 169 [1/1] (9.19ns)   --->   "%gmem_addr_6_read = read i32 @_ssdm_op_Read.m_axi.i32P, i64 %gmem_addr_6, i1 %gmem_load_5_req, i32 %gmem_addr_5_read" [lenet_proj/lenet_support.cpp:118]   --->   Operation 169 'read' 'gmem_addr_6_read' <Predicate = (!icmp_ln112)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 170 [1/7] (9.19ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i64 %gmem_addr_7, i32, i1 %gmem_load_5_req" [lenet_proj/lenet_support.cpp:119]   --->   Operation 170 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln112)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 171 [1/1] (1.55ns)   --->   "%icmp_ln121_2 = icmp_ne  i8 %tmp_s, i8" [lenet_proj/lenet_support.cpp:121]   --->   Operation 171 'icmp' 'icmp_ln121_2' <Predicate = (!icmp_ln112)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 172 [1/1] (2.44ns)   --->   "%icmp_ln121_3 = icmp_eq  i23 %trunc_ln121_1, i23" [lenet_proj/lenet_support.cpp:121]   --->   Operation 172 'icmp' 'icmp_ln121_3' <Predicate = (!icmp_ln112)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 173 [2/2] (5.43ns)   --->   "%tmp_3 = fcmp_ogt  i32 %v0, i32 %v1" [lenet_proj/lenet_support.cpp:121]   --->   Operation 173 'fcmp' 'tmp_3' <Predicate = (!icmp_ln112)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %gmem_addr_6_read, i32, i32" [lenet_proj/lenet_support.cpp:122]   --->   Operation 174 'partselect' 'tmp_4' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_14 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln122 = trunc i32 %gmem_addr_6_read" [lenet_proj/lenet_support.cpp:122]   --->   Operation 175 'trunc' 'trunc_ln122' <Predicate = (!icmp_ln112)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 9.19>
ST_15 : Operation 176 [1/1] (9.19ns)   --->   "%gmem_addr_7_read = read i32 @_ssdm_op_Read.m_axi.i32P, i64 %gmem_addr_7, i1 %gmem_load_6_req, i32 %gmem_addr_6_read" [lenet_proj/lenet_support.cpp:119]   --->   Operation 176 'read' 'gmem_addr_7_read' <Predicate = (!icmp_ln112)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 177 [1/1] (0.00ns)   --->   "%v3 = bitcast i32 %gmem_addr_7_read" [lenet_proj/lenet_support.cpp:119]   --->   Operation 177 'bitcast' 'v3' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_15 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node and_ln121_1)   --->   "%or_ln121 = or i1 %icmp_ln121_1, i1 %icmp_ln121" [lenet_proj/lenet_support.cpp:121]   --->   Operation 178 'or' 'or_ln121' <Predicate = (!icmp_ln112)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node and_ln121_1)   --->   "%or_ln121_1 = or i1 %icmp_ln121_3, i1 %icmp_ln121_2" [lenet_proj/lenet_support.cpp:121]   --->   Operation 179 'or' 'or_ln121_1' <Predicate = (!icmp_ln112)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node and_ln121_1)   --->   "%and_ln121 = and i1 %or_ln121, i1 %or_ln121_1" [lenet_proj/lenet_support.cpp:121]   --->   Operation 180 'and' 'and_ln121' <Predicate = (!icmp_ln112)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 181 [1/2] (5.43ns)   --->   "%tmp_3 = fcmp_ogt  i32 %v0, i32 %v1" [lenet_proj/lenet_support.cpp:121]   --->   Operation 181 'fcmp' 'tmp_3' <Predicate = (!icmp_ln112)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 182 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln121_1 = and i1 %and_ln121, i1 %tmp_3" [lenet_proj/lenet_support.cpp:121]   --->   Operation 182 'and' 'and_ln121_1' <Predicate = (!icmp_ln112)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 183 [1/1] (0.69ns) (out node of the LUT)   --->   "%max1 = select i1 %and_ln121_1, i32 %v0, i32 %v1" [lenet_proj/lenet_support.cpp:121]   --->   Operation 183 'select' 'max1' <Predicate = (!icmp_ln112)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %gmem_addr_7_read, i32, i32" [lenet_proj/lenet_support.cpp:122]   --->   Operation 184 'partselect' 'tmp_5' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_15 : Operation 185 [1/1] (0.00ns)   --->   "%trunc_ln122_1 = trunc i32 %gmem_addr_7_read" [lenet_proj/lenet_support.cpp:122]   --->   Operation 185 'trunc' 'trunc_ln122_1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_15 : Operation 186 [1/1] (1.55ns)   --->   "%icmp_ln122 = icmp_ne  i8 %tmp_4, i8" [lenet_proj/lenet_support.cpp:122]   --->   Operation 186 'icmp' 'icmp_ln122' <Predicate = (!icmp_ln112)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 187 [1/1] (2.44ns)   --->   "%icmp_ln122_1 = icmp_eq  i23 %trunc_ln122, i23" [lenet_proj/lenet_support.cpp:122]   --->   Operation 187 'icmp' 'icmp_ln122_1' <Predicate = (!icmp_ln112)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.43>
ST_16 : Operation 188 [1/1] (0.00ns)   --->   "%v2 = bitcast i32 %gmem_addr_6_read" [lenet_proj/lenet_support.cpp:118]   --->   Operation 188 'bitcast' 'v2' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_16 : Operation 189 [1/1] (1.55ns)   --->   "%icmp_ln122_2 = icmp_ne  i8 %tmp_5, i8" [lenet_proj/lenet_support.cpp:122]   --->   Operation 189 'icmp' 'icmp_ln122_2' <Predicate = (!icmp_ln112)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 190 [1/1] (2.44ns)   --->   "%icmp_ln122_3 = icmp_eq  i23 %trunc_ln122_1, i23" [lenet_proj/lenet_support.cpp:122]   --->   Operation 190 'icmp' 'icmp_ln122_3' <Predicate = (!icmp_ln112)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 191 [2/2] (5.43ns)   --->   "%tmp_6 = fcmp_ogt  i32 %v2, i32 %v3" [lenet_proj/lenet_support.cpp:122]   --->   Operation 191 'fcmp' 'tmp_6' <Predicate = (!icmp_ln112)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.10>
ST_17 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node and_ln122_1)   --->   "%or_ln122 = or i1 %icmp_ln122_1, i1 %icmp_ln122" [lenet_proj/lenet_support.cpp:122]   --->   Operation 192 'or' 'or_ln122' <Predicate = (!icmp_ln112)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node and_ln122_1)   --->   "%or_ln122_1 = or i1 %icmp_ln122_3, i1 %icmp_ln122_2" [lenet_proj/lenet_support.cpp:122]   --->   Operation 193 'or' 'or_ln122_1' <Predicate = (!icmp_ln112)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node and_ln122_1)   --->   "%and_ln122 = and i1 %or_ln122, i1 %or_ln122_1" [lenet_proj/lenet_support.cpp:122]   --->   Operation 194 'and' 'and_ln122' <Predicate = (!icmp_ln112)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 195 [1/2] (5.43ns)   --->   "%tmp_6 = fcmp_ogt  i32 %v2, i32 %v3" [lenet_proj/lenet_support.cpp:122]   --->   Operation 195 'fcmp' 'tmp_6' <Predicate = (!icmp_ln112)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 196 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln122_1 = and i1 %and_ln122, i1 %tmp_6" [lenet_proj/lenet_support.cpp:122]   --->   Operation 196 'and' 'and_ln122_1' <Predicate = (!icmp_ln112)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 197 [1/1] (0.69ns) (out node of the LUT)   --->   "%max2 = select i1 %and_ln122_1, i32 %v2, i32 %v3" [lenet_proj/lenet_support.cpp:122]   --->   Operation 197 'select' 'max2' <Predicate = (!icmp_ln112)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 18 <SV = 17> <Delay = 0.00>

State 19 <SV = 18> <Delay = 5.43>
ST_19 : Operation 198 [2/2] (5.43ns)   --->   "%tmp_9 = fcmp_ogt  i32 %max1, i32 %max2" [lenet_proj/lenet_support.cpp:123]   --->   Operation 198 'fcmp' 'tmp_9' <Predicate = (!icmp_ln112)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 9.19>
ST_20 : Operation 199 [1/1] (0.00ns)   --->   "%bitcast_ln123 = bitcast i32 %max1" [lenet_proj/lenet_support.cpp:123]   --->   Operation 199 'bitcast' 'bitcast_ln123' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_20 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln123, i32, i32" [lenet_proj/lenet_support.cpp:123]   --->   Operation 200 'partselect' 'tmp_7' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_20 : Operation 201 [1/1] (0.00ns)   --->   "%trunc_ln123 = trunc i32 %bitcast_ln123" [lenet_proj/lenet_support.cpp:123]   --->   Operation 201 'trunc' 'trunc_ln123' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_20 : Operation 202 [1/1] (0.00ns)   --->   "%bitcast_ln123_1 = bitcast i32 %max2" [lenet_proj/lenet_support.cpp:123]   --->   Operation 202 'bitcast' 'bitcast_ln123_1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_20 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln123_1, i32, i32" [lenet_proj/lenet_support.cpp:123]   --->   Operation 203 'partselect' 'tmp_8' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_20 : Operation 204 [1/1] (0.00ns)   --->   "%trunc_ln123_1 = trunc i32 %bitcast_ln123_1" [lenet_proj/lenet_support.cpp:123]   --->   Operation 204 'trunc' 'trunc_ln123_1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_20 : Operation 205 [1/1] (1.55ns)   --->   "%icmp_ln123 = icmp_ne  i8 %tmp_7, i8" [lenet_proj/lenet_support.cpp:123]   --->   Operation 205 'icmp' 'icmp_ln123' <Predicate = (!icmp_ln112)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 206 [1/1] (2.44ns)   --->   "%icmp_ln123_1 = icmp_eq  i23 %trunc_ln123, i23" [lenet_proj/lenet_support.cpp:123]   --->   Operation 206 'icmp' 'icmp_ln123_1' <Predicate = (!icmp_ln112)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node and_ln123_1)   --->   "%or_ln123 = or i1 %icmp_ln123_1, i1 %icmp_ln123" [lenet_proj/lenet_support.cpp:123]   --->   Operation 207 'or' 'or_ln123' <Predicate = (!icmp_ln112)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 208 [1/1] (1.55ns)   --->   "%icmp_ln123_2 = icmp_ne  i8 %tmp_8, i8" [lenet_proj/lenet_support.cpp:123]   --->   Operation 208 'icmp' 'icmp_ln123_2' <Predicate = (!icmp_ln112)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 209 [1/1] (2.44ns)   --->   "%icmp_ln123_3 = icmp_eq  i23 %trunc_ln123_1, i23" [lenet_proj/lenet_support.cpp:123]   --->   Operation 209 'icmp' 'icmp_ln123_3' <Predicate = (!icmp_ln112)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node and_ln123_1)   --->   "%or_ln123_1 = or i1 %icmp_ln123_3, i1 %icmp_ln123_2" [lenet_proj/lenet_support.cpp:123]   --->   Operation 210 'or' 'or_ln123_1' <Predicate = (!icmp_ln112)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node and_ln123_1)   --->   "%and_ln123 = and i1 %or_ln123, i1 %or_ln123_1" [lenet_proj/lenet_support.cpp:123]   --->   Operation 211 'and' 'and_ln123' <Predicate = (!icmp_ln112)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 212 [1/2] (5.43ns)   --->   "%tmp_9 = fcmp_ogt  i32 %max1, i32 %max2" [lenet_proj/lenet_support.cpp:123]   --->   Operation 212 'fcmp' 'tmp_9' <Predicate = (!icmp_ln112)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 213 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln123_1 = and i1 %and_ln123, i1 %tmp_9" [lenet_proj/lenet_support.cpp:123]   --->   Operation 213 'and' 'and_ln123_1' <Predicate = (!icmp_ln112)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 214 [1/1] (0.69ns) (out node of the LUT)   --->   "%max_final = select i1 %and_ln123_1, i32 %max1, i32 %max2" [lenet_proj/lenet_support.cpp:123]   --->   Operation 214 'select' 'max_final' <Predicate = (!icmp_ln112)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 215 [1/1] (9.19ns)   --->   "%gmem_addr_8_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P, i64 %gmem_addr_8, i32" [lenet_proj/lenet_support.cpp:125]   --->   Operation 215 'writereq' 'gmem_addr_8_req' <Predicate = (!icmp_ln112)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 9.19>
ST_21 : Operation 216 [1/1] (0.00ns)   --->   "%bitcast_ln125 = bitcast i32 %max_final" [lenet_proj/lenet_support.cpp:125]   --->   Operation 216 'bitcast' 'bitcast_ln125' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_21 : Operation 217 [1/1] (9.19ns)   --->   "%write_ln125 = write void @_ssdm_op_Write.m_axi.i32P, i64 %gmem_addr_8, i32 %bitcast_ln125, i4, i1 %gmem_addr_8_req, i1 %gmem_load_6_req, i1 %gmem_load_5_req, i1 %gmem_load_4_req, i1 %gmem_load_req" [lenet_proj/lenet_support.cpp:125]   --->   Operation 217 'write' 'write_ln125' <Predicate = (!icmp_ln112)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 9.19>
ST_22 : Operation 218 [5/5] (9.19ns)   --->   "%gmem_addr_8_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i64 %gmem_addr_8, void %write_ln125" [lenet_proj/lenet_support.cpp:125]   --->   Operation 218 'writeresp' 'gmem_addr_8_resp' <Predicate = (!icmp_ln112)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 9.19>
ST_23 : Operation 219 [4/5] (9.19ns)   --->   "%gmem_addr_8_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i64 %gmem_addr_8, void %write_ln125" [lenet_proj/lenet_support.cpp:125]   --->   Operation 219 'writeresp' 'gmem_addr_8_resp' <Predicate = (!icmp_ln112)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 9.19>
ST_24 : Operation 220 [3/5] (9.19ns)   --->   "%gmem_addr_8_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i64 %gmem_addr_8, void %write_ln125" [lenet_proj/lenet_support.cpp:125]   --->   Operation 220 'writeresp' 'gmem_addr_8_resp' <Predicate = (!icmp_ln112)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 9.19>
ST_25 : Operation 221 [2/5] (9.19ns)   --->   "%gmem_addr_8_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i64 %gmem_addr_8, void %write_ln125" [lenet_proj/lenet_support.cpp:125]   --->   Operation 221 'writeresp' 'gmem_addr_8_resp' <Predicate = (!icmp_ln112)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 9.19>
ST_26 : Operation 222 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3_str"   --->   Operation 222 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_26 : Operation 223 [1/1] (0.00ns)   --->   "%empty_42 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 223 'speclooptripcount' 'empty_42' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_26 : Operation 224 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 224 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_26 : Operation 225 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_113_2_VITIS_LOOP_114_3_str"   --->   Operation 225 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_26 : Operation 226 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 226 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_26 : Operation 227 [1/1] (0.00ns)   --->   "%specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [lenet_proj/lenet_support.cpp:114]   --->   Operation 227 'specloopname' 'specloopname_ln114' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_26 : Operation 228 [1/5] (9.19ns)   --->   "%gmem_addr_8_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i64 %gmem_addr_8, void %write_ln125" [lenet_proj/lenet_support.cpp:125]   --->   Operation 228 'writeresp' 'gmem_addr_8_resp' <Predicate = (!icmp_ln112)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 229 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb"   --->   Operation 229 'br' 'br_ln0' <Predicate = (!icmp_ln112)> <Delay = 0.00>

State 27 <SV = 3> <Delay = 0.00>
ST_27 : Operation 230 [1/1] (0.00ns)   --->   "%ret_ln129 = ret" [lenet_proj/lenet_support.cpp:129]   --->   Operation 230 'ret' 'ret_ln129' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0   (specinterface    ) [ 0000000000000000000000000000]
output_read         (read             ) [ 0011111111111111111111111110]
input_read          (read             ) [ 0011111111111111111111111110]
br_ln112            (br               ) [ 0111111111111111111111111110]
indvar_flatten59    (phi              ) [ 0011000000000000000000000000]
c                   (phi              ) [ 0011110000000000000000000000]
indvar_flatten      (phi              ) [ 0011100000000000000000000000]
i                   (phi              ) [ 0011000000000000000000000000]
trunc_ln116         (trunc            ) [ 0000000000000000000000000000]
shl_ln              (bitconcatenate   ) [ 0000000000000000000000000000]
zext_ln116          (zext             ) [ 0000000000000000000000000000]
add_ln116           (add              ) [ 0001000000000000000000000000]
icmp_ln112          (icmp             ) [ 0011111111111111111111111110]
br_ln112            (br               ) [ 0000000000000000000000000000]
add_ln112           (add              ) [ 0001110000000000000000000000]
icmp_ln113          (icmp             ) [ 0001110000000000000000000000]
select_ln112        (select           ) [ 0001110000000000000000000000]
trunc_ln116_1       (trunc            ) [ 0000000000000000000000000000]
shl_ln116_mid1      (bitconcatenate   ) [ 0000000000000000000000000000]
select_ln112_2      (select           ) [ 0001100000000000000000000000]
zext_ln116_3        (zext             ) [ 0000000000000000000000000000]
add_ln116_4         (add              ) [ 0001000000000000000000000000]
j                   (phi              ) [ 0011100000000000000000000000]
empty               (or               ) [ 0000000000000000000000000000]
shl_ln116_2         (bitconcatenate   ) [ 0000000000000000000000000000]
zext_ln116_1        (zext             ) [ 0000000000000000000000000000]
shl_ln116_3         (bitconcatenate   ) [ 0000000000000000000000000000]
zext_ln116_2        (zext             ) [ 0000000000000000000000000000]
add_ln116_3         (add              ) [ 0000000000000000000000000000]
add_ln116_1         (add              ) [ 0000000000000000000000000000]
shl_ln3             (bitconcatenate   ) [ 0000000000000000000000000000]
zext_ln118          (zext             ) [ 0000000000000000000000000000]
shl_ln118_1         (bitconcatenate   ) [ 0000000000000000000000000000]
zext_ln118_1        (zext             ) [ 0000000000000000000000000000]
add_ln118           (add              ) [ 0000000000000000000000000000]
add_ln118_1         (add              ) [ 0000000000000000000000000000]
shl_ln4             (bitconcatenate   ) [ 0000000000000000000000000000]
zext_ln114          (zext             ) [ 0000000000000000000000000000]
add_ln125           (add              ) [ 0000000000000000000000000000]
specpipeline_ln0    (specpipeline     ) [ 0000000000000000000000000000]
add_ln112_1         (add              ) [ 0111111111111111111111111110]
select_ln112_3      (select           ) [ 0000000000000000000000000000]
select_ln112_4      (select           ) [ 0000000000000000000000000000]
add_ln118_3         (add              ) [ 0000000000000000000000000000]
select_ln112_5      (select           ) [ 0000000000000000000000000000]
select_ln112_6      (select           ) [ 0000000000000000000000000000]
icmp_ln114          (icmp             ) [ 0000000000000000000000000000]
or_ln112            (or               ) [ 0000110000000000000000000000]
add_ln113           (add              ) [ 0000110000000000000000000000]
p_mid1              (or               ) [ 0000000000000000000000000000]
shl_ln116_2_mid1    (bitconcatenate   ) [ 0000000000000000000000000000]
zext_ln116_4        (zext             ) [ 0000000000000000000000000000]
shl_ln116_3_mid1    (bitconcatenate   ) [ 0000000000000000000000000000]
zext_ln116_6        (zext             ) [ 0000000000000000000000000000]
add_ln116_5         (add              ) [ 0000000000000000000000000000]
add_ln116_6         (add              ) [ 0000000000000000000000000000]
select_ln113_1      (select           ) [ 0000100000000000000000000000]
shl_ln118_mid1      (bitconcatenate   ) [ 0000000000000000000000000000]
zext_ln118_2        (zext             ) [ 0000000000000000000000000000]
shl_ln118_1_mid1    (bitconcatenate   ) [ 0000000000000000000000000000]
zext_ln118_3        (zext             ) [ 0000000000000000000000000000]
add_ln118_4         (add              ) [ 0000000000000000000000000000]
add_ln118_5         (add              ) [ 0000000000000000000000000000]
select_ln113_2      (select           ) [ 0000100000000000000000000000]
shl_ln125_mid1      (bitconcatenate   ) [ 0000000000000000000000000000]
zext_ln114_1        (zext             ) [ 0000000000000000000000000000]
add_ln125_3         (add              ) [ 0000000000000000000000000000]
select_ln113_3      (select           ) [ 0000100000000000000000000000]
select_ln112_1      (select           ) [ 0000000000000000000000000000]
select_ln113        (select           ) [ 0010011000000000000000000000]
select_ln113_3_cast (zext             ) [ 0000000000000000000000000000]
shl_ln116_1         (bitconcatenate   ) [ 0000000000000000000000000000]
zext_ln116_5        (zext             ) [ 0000000000000000000000000000]
add_ln116_2         (add              ) [ 0000000000000000000000000000]
trunc_ln            (partselect       ) [ 0000000000000000000000000000]
sext_ln116          (sext             ) [ 0000000000000000000000000000]
gmem_addr           (getelementptr    ) [ 0011111111111000000000000000]
or_ln117            (or               ) [ 0000000000000000000000000000]
zext_ln117          (zext             ) [ 0000000000000000000000000000]
add_ln117           (add              ) [ 0000000000000000000000000000]
trunc_ln8           (partselect       ) [ 0000000000000000000000000000]
sext_ln117          (sext             ) [ 0000000000000000000000000000]
gmem_addr_5         (getelementptr    ) [ 0011111111111100000000000000]
add_ln118_2         (add              ) [ 0000000000000000000000000000]
trunc_ln9           (partselect       ) [ 0000000000000000000000000000]
sext_ln118          (sext             ) [ 0000000000000000000000000000]
gmem_addr_6         (getelementptr    ) [ 0011111111111110000000000000]
add_ln119           (add              ) [ 0000000000000000000000000000]
trunc_ln1           (partselect       ) [ 0000000000000000000000000000]
sext_ln119          (sext             ) [ 0000000000000000000000000000]
gmem_addr_7         (getelementptr    ) [ 0011111111111111000000000000]
tmp_1               (partselect       ) [ 0000000000000000000000000000]
tmp4                (bitconcatenate   ) [ 0000000000000000000000000000]
zext_ln125          (zext             ) [ 0000000000000000000000000000]
add_ln125_1         (add              ) [ 0000000000000000000000000000]
add_ln125_2         (add              ) [ 0000000000000000000000000000]
trunc_ln2           (partselect       ) [ 0000000000000000000000000000]
sext_ln125          (sext             ) [ 0000000000000000000000000000]
gmem_addr_8         (getelementptr    ) [ 0011111111111111111111111110]
add_ln113_1         (add              ) [ 0000010000000000000000000000]
select_ln112_7      (select           ) [ 0111111111111111111111111110]
select_ln113_4      (select           ) [ 0111111111111111111111111110]
select_ln113_5      (select           ) [ 0111111111111111111111111110]
add_ln114           (add              ) [ 0111110111111111111111111110]
gmem_load_req       (readreq          ) [ 0000000000000000000000000000]
gmem_addr_read      (read             ) [ 0010010000000110000000000000]
gmem_load_4_req     (readreq          ) [ 0000000000000000000000000000]
tmp                 (partselect       ) [ 0000010000000100000000000000]
trunc_ln121         (trunc            ) [ 0000010000000100000000000000]
gmem_addr_5_read    (read             ) [ 0000000000000000000000000000]
v1                  (bitcast          ) [ 0011000000000011000000000000]
gmem_load_5_req     (readreq          ) [ 0000000000000000000000000000]
tmp_s               (partselect       ) [ 0010000000000010000000000000]
trunc_ln121_1       (trunc            ) [ 0010000000000010000000000000]
icmp_ln121          (icmp             ) [ 0011000000000011000000000000]
icmp_ln121_1        (icmp             ) [ 0011000000000011000000000000]
v0                  (bitcast          ) [ 0001000000000001000000000000]
gmem_addr_6_read    (read             ) [ 0001100000000001100000000000]
gmem_load_6_req     (readreq          ) [ 0000000000000000000000000000]
icmp_ln121_2        (icmp             ) [ 0001000000000001000000000000]
icmp_ln121_3        (icmp             ) [ 0001000000000001000000000000]
tmp_4               (partselect       ) [ 0001000000000001000000000000]
trunc_ln122         (trunc            ) [ 0001000000000001000000000000]
gmem_addr_7_read    (read             ) [ 0000000000000000000000000000]
v3                  (bitcast          ) [ 0000110000000000110000000000]
or_ln121            (or               ) [ 0000000000000000000000000000]
or_ln121_1          (or               ) [ 0000000000000000000000000000]
and_ln121           (and              ) [ 0000000000000000000000000000]
tmp_3               (fcmp             ) [ 0000000000000000000000000000]
and_ln121_1         (and              ) [ 0000000000000000000000000000]
max1                (select           ) [ 0011110000000000111110000000]
tmp_5               (partselect       ) [ 0000100000000000100000000000]
trunc_ln122_1       (trunc            ) [ 0000100000000000100000000000]
icmp_ln122          (icmp             ) [ 0000110000000000110000000000]
icmp_ln122_1        (icmp             ) [ 0000110000000000110000000000]
v2                  (bitcast          ) [ 0000010000000000010000000000]
icmp_ln122_2        (icmp             ) [ 0000010000000000010000000000]
icmp_ln122_3        (icmp             ) [ 0000010000000000010000000000]
or_ln122            (or               ) [ 0000000000000000000000000000]
or_ln122_1          (or               ) [ 0000000000000000000000000000]
and_ln122           (and              ) [ 0000000000000000000000000000]
tmp_6               (fcmp             ) [ 0000000000000000000000000000]
and_ln122_1         (and              ) [ 0000000000000000000000000000]
max2                (select           ) [ 0011100000000000001110000000]
bitcast_ln123       (bitcast          ) [ 0000000000000000000000000000]
tmp_7               (partselect       ) [ 0000000000000000000000000000]
trunc_ln123         (trunc            ) [ 0000000000000000000000000000]
bitcast_ln123_1     (bitcast          ) [ 0000000000000000000000000000]
tmp_8               (partselect       ) [ 0000000000000000000000000000]
trunc_ln123_1       (trunc            ) [ 0000000000000000000000000000]
icmp_ln123          (icmp             ) [ 0000000000000000000000000000]
icmp_ln123_1        (icmp             ) [ 0000000000000000000000000000]
or_ln123            (or               ) [ 0000000000000000000000000000]
icmp_ln123_2        (icmp             ) [ 0000000000000000000000000000]
icmp_ln123_3        (icmp             ) [ 0000000000000000000000000000]
or_ln123_1          (or               ) [ 0000000000000000000000000000]
and_ln123           (and              ) [ 0000000000000000000000000000]
tmp_9               (fcmp             ) [ 0000000000000000000000000000]
and_ln123_1         (and              ) [ 0000000000000000000000000000]
max_final           (select           ) [ 0000010000000000000001000000]
gmem_addr_8_req     (writereq         ) [ 0000000000000000000000000000]
bitcast_ln125       (bitcast          ) [ 0000000000000000000000000000]
write_ln125         (write            ) [ 0000000000000000000000000000]
specloopname_ln0    (specloopname     ) [ 0000000000000000000000000000]
empty_42            (speclooptripcount) [ 0000000000000000000000000000]
specpipeline_ln0    (specpipeline     ) [ 0000000000000000000000000000]
specloopname_ln0    (specloopname     ) [ 0000000000000000000000000000]
specpipeline_ln0    (specpipeline     ) [ 0000000000000000000000000000]
specloopname_ln114  (specloopname     ) [ 0000000000000000000000000000]
gmem_addr_8_resp    (writeresp        ) [ 0000000000000000000000000000]
br_ln0              (br               ) [ 0111111111111111111111111110]
ret_ln129           (ret              ) [ 0000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i4.i9"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i4.i7"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i4.i5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i6"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i3.i6"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3_str"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_113_2_VITIS_LOOP_114_3_str"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="116" class="1004" name="output_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="64" slack="0"/>
<pin id="118" dir="0" index="1" bw="64" slack="0"/>
<pin id="119" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="input_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="64" slack="0"/>
<pin id="124" dir="0" index="1" bw="64" slack="0"/>
<pin id="125" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_readreq_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="1"/>
<pin id="131" dir="0" index="2" bw="1" slack="0"/>
<pin id="132" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_req/5 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_readreq_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="2"/>
<pin id="138" dir="0" index="2" bw="1" slack="0"/>
<pin id="139" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_4_req/6 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_readreq_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="3"/>
<pin id="145" dir="0" index="2" bw="1" slack="0"/>
<pin id="146" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_5_req/7 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_readreq_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="4"/>
<pin id="152" dir="0" index="2" bw="1" slack="0"/>
<pin id="153" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_6_req/8 "/>
</bind>
</comp>

<comp id="156" class="1004" name="gmem_addr_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="8"/>
<pin id="159" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/12 "/>
</bind>
</comp>

<comp id="161" class="1004" name="gmem_addr_5_read_read_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="32" slack="9"/>
<pin id="164" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_5_read/13 "/>
</bind>
</comp>

<comp id="166" class="1004" name="gmem_addr_6_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="10"/>
<pin id="169" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_6_read/14 "/>
</bind>
</comp>

<comp id="171" class="1004" name="gmem_addr_7_read_read_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="11"/>
<pin id="174" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_7_read/15 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_writeresp_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="16"/>
<pin id="179" dir="0" index="2" bw="1" slack="0"/>
<pin id="180" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_addr_8_req/20 gmem_addr_8_resp/22 "/>
</bind>
</comp>

<comp id="183" class="1004" name="write_ln125_write_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="0" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="17"/>
<pin id="186" dir="0" index="2" bw="32" slack="0"/>
<pin id="187" dir="0" index="3" bw="1" slack="0"/>
<pin id="188" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln125/21 "/>
</bind>
</comp>

<comp id="192" class="1005" name="indvar_flatten59_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="9" slack="1"/>
<pin id="194" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten59 (phireg) "/>
</bind>
</comp>

<comp id="196" class="1004" name="indvar_flatten59_phi_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="1"/>
<pin id="198" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="9" slack="1"/>
<pin id="200" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten59/2 "/>
</bind>
</comp>

<comp id="204" class="1005" name="c_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="5" slack="1"/>
<pin id="206" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c (phireg) "/>
</bind>
</comp>

<comp id="208" class="1004" name="c_phi_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="1"/>
<pin id="210" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="5" slack="1"/>
<pin id="212" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="216" class="1005" name="indvar_flatten_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="6" slack="1"/>
<pin id="218" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="220" class="1004" name="indvar_flatten_phi_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="1"/>
<pin id="222" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="6" slack="1"/>
<pin id="224" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="228" class="1005" name="i_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="4" slack="1"/>
<pin id="230" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="232" class="1004" name="i_phi_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="1"/>
<pin id="234" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="4" slack="1"/>
<pin id="236" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="240" class="1005" name="j_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="4" slack="1"/>
<pin id="242" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="244" class="1004" name="j_phi_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="2"/>
<pin id="246" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="247" dir="0" index="2" bw="4" slack="1"/>
<pin id="248" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="grp_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="1"/>
<pin id="255" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_3/14 tmp_6/16 tmp_9/19 "/>
</bind>
</comp>

<comp id="256" class="1004" name="trunc_ln116_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="5" slack="0"/>
<pin id="258" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln116/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="shl_ln_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="6" slack="0"/>
<pin id="262" dir="0" index="1" bw="4" slack="0"/>
<pin id="263" dir="0" index="2" bw="1" slack="0"/>
<pin id="264" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="zext_ln116_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="6" slack="0"/>
<pin id="270" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="add_ln116_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="64" slack="1"/>
<pin id="274" dir="0" index="1" bw="6" slack="0"/>
<pin id="275" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="icmp_ln112_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="9" slack="0"/>
<pin id="279" dir="0" index="1" bw="9" slack="0"/>
<pin id="280" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln112/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="add_ln112_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="0"/>
<pin id="285" dir="0" index="1" bw="5" slack="0"/>
<pin id="286" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="icmp_ln113_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="6" slack="0"/>
<pin id="291" dir="0" index="1" bw="6" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln113/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="select_ln112_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="4" slack="0"/>
<pin id="298" dir="0" index="2" bw="4" slack="0"/>
<pin id="299" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln112/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="trunc_ln116_1_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="5" slack="0"/>
<pin id="305" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln116_1/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="shl_ln116_mid1_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="6" slack="0"/>
<pin id="309" dir="0" index="1" bw="4" slack="0"/>
<pin id="310" dir="0" index="2" bw="1" slack="0"/>
<pin id="311" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln116_mid1/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="select_ln112_2_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="0"/>
<pin id="317" dir="0" index="1" bw="6" slack="0"/>
<pin id="318" dir="0" index="2" bw="6" slack="0"/>
<pin id="319" dir="1" index="3" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln112_2/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="zext_ln116_3_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="6" slack="0"/>
<pin id="325" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116_3/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="add_ln116_4_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="64" slack="1"/>
<pin id="329" dir="0" index="1" bw="6" slack="0"/>
<pin id="330" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116_4/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="empty_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="4" slack="1"/>
<pin id="334" dir="0" index="1" bw="4" slack="0"/>
<pin id="335" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="shl_ln116_2_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="13" slack="0"/>
<pin id="340" dir="0" index="1" bw="4" slack="1"/>
<pin id="341" dir="0" index="2" bw="1" slack="0"/>
<pin id="342" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln116_2/3 "/>
</bind>
</comp>

<comp id="346" class="1004" name="zext_ln116_1_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="13" slack="0"/>
<pin id="348" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116_1/3 "/>
</bind>
</comp>

<comp id="350" class="1004" name="shl_ln116_3_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="11" slack="0"/>
<pin id="352" dir="0" index="1" bw="4" slack="1"/>
<pin id="353" dir="0" index="2" bw="1" slack="0"/>
<pin id="354" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln116_3/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="zext_ln116_2_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="11" slack="0"/>
<pin id="360" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116_2/3 "/>
</bind>
</comp>

<comp id="362" class="1004" name="add_ln116_3_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="11" slack="0"/>
<pin id="364" dir="0" index="1" bw="64" slack="1"/>
<pin id="365" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116_3/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="add_ln116_1_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="64" slack="0"/>
<pin id="369" dir="0" index="1" bw="13" slack="0"/>
<pin id="370" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116_1/3 "/>
</bind>
</comp>

<comp id="373" class="1004" name="shl_ln3_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="13" slack="0"/>
<pin id="375" dir="0" index="1" bw="4" slack="0"/>
<pin id="376" dir="0" index="2" bw="1" slack="0"/>
<pin id="377" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln3/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="zext_ln118_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="13" slack="0"/>
<pin id="383" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118/3 "/>
</bind>
</comp>

<comp id="385" class="1004" name="shl_ln118_1_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="11" slack="0"/>
<pin id="387" dir="0" index="1" bw="4" slack="0"/>
<pin id="388" dir="0" index="2" bw="1" slack="0"/>
<pin id="389" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln118_1/3 "/>
</bind>
</comp>

<comp id="393" class="1004" name="zext_ln118_1_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="11" slack="0"/>
<pin id="395" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118_1/3 "/>
</bind>
</comp>

<comp id="397" class="1004" name="add_ln118_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="11" slack="0"/>
<pin id="399" dir="0" index="1" bw="64" slack="1"/>
<pin id="400" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln118/3 "/>
</bind>
</comp>

<comp id="402" class="1004" name="add_ln118_1_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="64" slack="0"/>
<pin id="404" dir="0" index="1" bw="13" slack="0"/>
<pin id="405" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln118_1/3 "/>
</bind>
</comp>

<comp id="408" class="1004" name="shl_ln4_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="9" slack="0"/>
<pin id="410" dir="0" index="1" bw="4" slack="1"/>
<pin id="411" dir="0" index="2" bw="1" slack="0"/>
<pin id="412" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln4/3 "/>
</bind>
</comp>

<comp id="416" class="1004" name="zext_ln114_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="9" slack="0"/>
<pin id="418" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114/3 "/>
</bind>
</comp>

<comp id="420" class="1004" name="add_ln125_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="9" slack="0"/>
<pin id="422" dir="0" index="1" bw="11" slack="0"/>
<pin id="423" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln125/3 "/>
</bind>
</comp>

<comp id="426" class="1004" name="add_ln112_1_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="0"/>
<pin id="428" dir="0" index="1" bw="9" slack="1"/>
<pin id="429" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112_1/3 "/>
</bind>
</comp>

<comp id="432" class="1004" name="select_ln112_3_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="1"/>
<pin id="434" dir="0" index="1" bw="64" slack="1"/>
<pin id="435" dir="0" index="2" bw="64" slack="1"/>
<pin id="436" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln112_3/3 "/>
</bind>
</comp>

<comp id="437" class="1004" name="select_ln112_4_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="1"/>
<pin id="439" dir="0" index="1" bw="64" slack="1"/>
<pin id="440" dir="0" index="2" bw="64" slack="0"/>
<pin id="441" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln112_4/3 "/>
</bind>
</comp>

<comp id="443" class="1004" name="add_ln118_3_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="11" slack="0"/>
<pin id="445" dir="0" index="1" bw="64" slack="1"/>
<pin id="446" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln118_3/3 "/>
</bind>
</comp>

<comp id="448" class="1004" name="select_ln112_5_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="1"/>
<pin id="450" dir="0" index="1" bw="64" slack="0"/>
<pin id="451" dir="0" index="2" bw="64" slack="0"/>
<pin id="452" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln112_5/3 "/>
</bind>
</comp>

<comp id="455" class="1004" name="select_ln112_6_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="1"/>
<pin id="457" dir="0" index="1" bw="11" slack="0"/>
<pin id="458" dir="0" index="2" bw="11" slack="0"/>
<pin id="459" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln112_6/3 "/>
</bind>
</comp>

<comp id="462" class="1004" name="icmp_ln114_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="4" slack="0"/>
<pin id="464" dir="0" index="1" bw="4" slack="0"/>
<pin id="465" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln114/3 "/>
</bind>
</comp>

<comp id="468" class="1004" name="or_ln112_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="1"/>
<pin id="470" dir="0" index="1" bw="1" slack="0"/>
<pin id="471" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln112/3 "/>
</bind>
</comp>

<comp id="473" class="1004" name="add_ln113_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="3" slack="0"/>
<pin id="475" dir="0" index="1" bw="4" slack="1"/>
<pin id="476" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln113/3 "/>
</bind>
</comp>

<comp id="478" class="1004" name="p_mid1_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="4" slack="0"/>
<pin id="480" dir="0" index="1" bw="4" slack="0"/>
<pin id="481" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_mid1/3 "/>
</bind>
</comp>

<comp id="484" class="1004" name="shl_ln116_2_mid1_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="13" slack="0"/>
<pin id="486" dir="0" index="1" bw="4" slack="0"/>
<pin id="487" dir="0" index="2" bw="1" slack="0"/>
<pin id="488" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln116_2_mid1/3 "/>
</bind>
</comp>

<comp id="492" class="1004" name="zext_ln116_4_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="13" slack="0"/>
<pin id="494" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116_4/3 "/>
</bind>
</comp>

<comp id="496" class="1004" name="shl_ln116_3_mid1_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="11" slack="0"/>
<pin id="498" dir="0" index="1" bw="4" slack="0"/>
<pin id="499" dir="0" index="2" bw="1" slack="0"/>
<pin id="500" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln116_3_mid1/3 "/>
</bind>
</comp>

<comp id="504" class="1004" name="zext_ln116_6_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="11" slack="0"/>
<pin id="506" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116_6/3 "/>
</bind>
</comp>

<comp id="508" class="1004" name="add_ln116_5_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="11" slack="0"/>
<pin id="510" dir="0" index="1" bw="64" slack="0"/>
<pin id="511" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116_5/3 "/>
</bind>
</comp>

<comp id="514" class="1004" name="add_ln116_6_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="64" slack="0"/>
<pin id="516" dir="0" index="1" bw="13" slack="0"/>
<pin id="517" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116_6/3 "/>
</bind>
</comp>

<comp id="520" class="1004" name="select_ln113_1_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="0"/>
<pin id="522" dir="0" index="1" bw="64" slack="0"/>
<pin id="523" dir="0" index="2" bw="64" slack="0"/>
<pin id="524" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln113_1/3 "/>
</bind>
</comp>

<comp id="528" class="1004" name="shl_ln118_mid1_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="13" slack="0"/>
<pin id="530" dir="0" index="1" bw="4" slack="0"/>
<pin id="531" dir="0" index="2" bw="1" slack="0"/>
<pin id="532" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln118_mid1/3 "/>
</bind>
</comp>

<comp id="536" class="1004" name="zext_ln118_2_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="13" slack="0"/>
<pin id="538" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118_2/3 "/>
</bind>
</comp>

<comp id="540" class="1004" name="shl_ln118_1_mid1_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="11" slack="0"/>
<pin id="542" dir="0" index="1" bw="4" slack="0"/>
<pin id="543" dir="0" index="2" bw="1" slack="0"/>
<pin id="544" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln118_1_mid1/3 "/>
</bind>
</comp>

<comp id="548" class="1004" name="zext_ln118_3_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="11" slack="0"/>
<pin id="550" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118_3/3 "/>
</bind>
</comp>

<comp id="552" class="1004" name="add_ln118_4_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="11" slack="0"/>
<pin id="554" dir="0" index="1" bw="64" slack="0"/>
<pin id="555" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln118_4/3 "/>
</bind>
</comp>

<comp id="558" class="1004" name="add_ln118_5_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="64" slack="0"/>
<pin id="560" dir="0" index="1" bw="13" slack="0"/>
<pin id="561" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln118_5/3 "/>
</bind>
</comp>

<comp id="564" class="1004" name="select_ln113_2_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="0"/>
<pin id="566" dir="0" index="1" bw="64" slack="0"/>
<pin id="567" dir="0" index="2" bw="64" slack="0"/>
<pin id="568" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln113_2/3 "/>
</bind>
</comp>

<comp id="572" class="1004" name="shl_ln125_mid1_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="9" slack="0"/>
<pin id="574" dir="0" index="1" bw="4" slack="0"/>
<pin id="575" dir="0" index="2" bw="1" slack="0"/>
<pin id="576" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln125_mid1/3 "/>
</bind>
</comp>

<comp id="580" class="1004" name="zext_ln114_1_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="9" slack="0"/>
<pin id="582" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_1/3 "/>
</bind>
</comp>

<comp id="584" class="1004" name="add_ln125_3_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="9" slack="0"/>
<pin id="586" dir="0" index="1" bw="11" slack="0"/>
<pin id="587" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln125_3/3 "/>
</bind>
</comp>

<comp id="590" class="1004" name="select_ln113_3_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="0"/>
<pin id="592" dir="0" index="1" bw="11" slack="0"/>
<pin id="593" dir="0" index="2" bw="11" slack="0"/>
<pin id="594" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln113_3/3 "/>
</bind>
</comp>

<comp id="598" class="1004" name="select_ln112_1_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="2"/>
<pin id="600" dir="0" index="1" bw="4" slack="0"/>
<pin id="601" dir="0" index="2" bw="4" slack="1"/>
<pin id="602" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln112_1/4 "/>
</bind>
</comp>

<comp id="605" class="1004" name="select_ln113_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="1" slack="1"/>
<pin id="607" dir="0" index="1" bw="4" slack="0"/>
<pin id="608" dir="0" index="2" bw="4" slack="0"/>
<pin id="609" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln113/4 "/>
</bind>
</comp>

<comp id="612" class="1004" name="select_ln113_3_cast_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="11" slack="1"/>
<pin id="614" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln113_3_cast/4 "/>
</bind>
</comp>

<comp id="615" class="1004" name="shl_ln116_1_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="10" slack="0"/>
<pin id="617" dir="0" index="1" bw="4" slack="0"/>
<pin id="618" dir="0" index="2" bw="1" slack="0"/>
<pin id="619" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln116_1/4 "/>
</bind>
</comp>

<comp id="623" class="1004" name="zext_ln116_5_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="10" slack="0"/>
<pin id="625" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116_5/4 "/>
</bind>
</comp>

<comp id="627" class="1004" name="add_ln116_2_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="10" slack="0"/>
<pin id="629" dir="0" index="1" bw="64" slack="1"/>
<pin id="630" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116_2/4 "/>
</bind>
</comp>

<comp id="632" class="1004" name="trunc_ln_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="62" slack="0"/>
<pin id="634" dir="0" index="1" bw="64" slack="0"/>
<pin id="635" dir="0" index="2" bw="3" slack="0"/>
<pin id="636" dir="0" index="3" bw="7" slack="0"/>
<pin id="637" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/4 "/>
</bind>
</comp>

<comp id="642" class="1004" name="sext_ln116_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="62" slack="0"/>
<pin id="644" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln116/4 "/>
</bind>
</comp>

<comp id="646" class="1004" name="gmem_addr_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="64" slack="0"/>
<pin id="648" dir="0" index="1" bw="64" slack="0"/>
<pin id="649" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/4 "/>
</bind>
</comp>

<comp id="652" class="1004" name="or_ln117_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="10" slack="0"/>
<pin id="654" dir="0" index="1" bw="10" slack="0"/>
<pin id="655" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln117/4 "/>
</bind>
</comp>

<comp id="658" class="1004" name="zext_ln117_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="10" slack="0"/>
<pin id="660" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117/4 "/>
</bind>
</comp>

<comp id="662" class="1004" name="add_ln117_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="10" slack="0"/>
<pin id="664" dir="0" index="1" bw="64" slack="1"/>
<pin id="665" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln117/4 "/>
</bind>
</comp>

<comp id="667" class="1004" name="trunc_ln8_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="62" slack="0"/>
<pin id="669" dir="0" index="1" bw="64" slack="0"/>
<pin id="670" dir="0" index="2" bw="3" slack="0"/>
<pin id="671" dir="0" index="3" bw="7" slack="0"/>
<pin id="672" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln8/4 "/>
</bind>
</comp>

<comp id="677" class="1004" name="sext_ln117_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="62" slack="0"/>
<pin id="679" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln117/4 "/>
</bind>
</comp>

<comp id="681" class="1004" name="gmem_addr_5_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="64" slack="0"/>
<pin id="683" dir="0" index="1" bw="64" slack="0"/>
<pin id="684" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_5/4 "/>
</bind>
</comp>

<comp id="687" class="1004" name="add_ln118_2_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="10" slack="0"/>
<pin id="689" dir="0" index="1" bw="64" slack="1"/>
<pin id="690" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln118_2/4 "/>
</bind>
</comp>

<comp id="692" class="1004" name="trunc_ln9_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="62" slack="0"/>
<pin id="694" dir="0" index="1" bw="64" slack="0"/>
<pin id="695" dir="0" index="2" bw="3" slack="0"/>
<pin id="696" dir="0" index="3" bw="7" slack="0"/>
<pin id="697" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln9/4 "/>
</bind>
</comp>

<comp id="702" class="1004" name="sext_ln118_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="62" slack="0"/>
<pin id="704" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln118/4 "/>
</bind>
</comp>

<comp id="706" class="1004" name="gmem_addr_6_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="64" slack="0"/>
<pin id="708" dir="0" index="1" bw="64" slack="0"/>
<pin id="709" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_6/4 "/>
</bind>
</comp>

<comp id="712" class="1004" name="add_ln119_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="10" slack="0"/>
<pin id="714" dir="0" index="1" bw="64" slack="1"/>
<pin id="715" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln119/4 "/>
</bind>
</comp>

<comp id="717" class="1004" name="trunc_ln1_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="62" slack="0"/>
<pin id="719" dir="0" index="1" bw="64" slack="0"/>
<pin id="720" dir="0" index="2" bw="3" slack="0"/>
<pin id="721" dir="0" index="3" bw="7" slack="0"/>
<pin id="722" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/4 "/>
</bind>
</comp>

<comp id="727" class="1004" name="sext_ln119_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="62" slack="0"/>
<pin id="729" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln119/4 "/>
</bind>
</comp>

<comp id="731" class="1004" name="gmem_addr_7_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="64" slack="0"/>
<pin id="733" dir="0" index="1" bw="64" slack="0"/>
<pin id="734" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_7/4 "/>
</bind>
</comp>

<comp id="737" class="1004" name="tmp_1_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="3" slack="0"/>
<pin id="739" dir="0" index="1" bw="4" slack="0"/>
<pin id="740" dir="0" index="2" bw="1" slack="0"/>
<pin id="741" dir="0" index="3" bw="3" slack="0"/>
<pin id="742" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="747" class="1004" name="tmp4_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="9" slack="0"/>
<pin id="749" dir="0" index="1" bw="3" slack="0"/>
<pin id="750" dir="0" index="2" bw="6" slack="2"/>
<pin id="751" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp4/4 "/>
</bind>
</comp>

<comp id="754" class="1004" name="zext_ln125_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="9" slack="0"/>
<pin id="756" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln125/4 "/>
</bind>
</comp>

<comp id="758" class="1004" name="add_ln125_1_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="64" slack="3"/>
<pin id="760" dir="0" index="1" bw="9" slack="0"/>
<pin id="761" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln125_1/4 "/>
</bind>
</comp>

<comp id="763" class="1004" name="add_ln125_2_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="11" slack="0"/>
<pin id="765" dir="0" index="1" bw="64" slack="0"/>
<pin id="766" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln125_2/4 "/>
</bind>
</comp>

<comp id="769" class="1004" name="trunc_ln2_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="62" slack="0"/>
<pin id="771" dir="0" index="1" bw="64" slack="0"/>
<pin id="772" dir="0" index="2" bw="3" slack="0"/>
<pin id="773" dir="0" index="3" bw="7" slack="0"/>
<pin id="774" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/4 "/>
</bind>
</comp>

<comp id="779" class="1004" name="sext_ln125_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="62" slack="0"/>
<pin id="781" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln125/4 "/>
</bind>
</comp>

<comp id="783" class="1004" name="gmem_addr_8_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="64" slack="0"/>
<pin id="785" dir="0" index="1" bw="64" slack="0"/>
<pin id="786" dir="1" index="2" bw="64" slack="16"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_8/4 "/>
</bind>
</comp>

<comp id="789" class="1004" name="add_ln113_1_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="1" slack="0"/>
<pin id="791" dir="0" index="1" bw="6" slack="2"/>
<pin id="792" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln113_1/4 "/>
</bind>
</comp>

<comp id="795" class="1004" name="select_ln112_7_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="1" slack="3"/>
<pin id="797" dir="0" index="1" bw="5" slack="3"/>
<pin id="798" dir="0" index="2" bw="5" slack="3"/>
<pin id="799" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln112_7/5 "/>
</bind>
</comp>

<comp id="801" class="1004" name="select_ln113_4_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="1" slack="2"/>
<pin id="803" dir="0" index="1" bw="4" slack="3"/>
<pin id="804" dir="0" index="2" bw="4" slack="2"/>
<pin id="805" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln113_4/5 "/>
</bind>
</comp>

<comp id="806" class="1004" name="select_ln113_5_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="1" slack="3"/>
<pin id="808" dir="0" index="1" bw="6" slack="0"/>
<pin id="809" dir="0" index="2" bw="6" slack="1"/>
<pin id="810" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln113_5/5 "/>
</bind>
</comp>

<comp id="812" class="1004" name="add_ln114_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="3" slack="0"/>
<pin id="814" dir="0" index="1" bw="4" slack="2"/>
<pin id="815" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114/6 "/>
</bind>
</comp>

<comp id="817" class="1004" name="tmp_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="8" slack="0"/>
<pin id="819" dir="0" index="1" bw="32" slack="0"/>
<pin id="820" dir="0" index="2" bw="6" slack="0"/>
<pin id="821" dir="0" index="3" bw="6" slack="0"/>
<pin id="822" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/12 "/>
</bind>
</comp>

<comp id="827" class="1004" name="trunc_ln121_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="32" slack="0"/>
<pin id="829" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln121/12 "/>
</bind>
</comp>

<comp id="831" class="1004" name="v1_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="32" slack="0"/>
<pin id="833" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="v1/13 "/>
</bind>
</comp>

<comp id="835" class="1004" name="tmp_s_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="8" slack="0"/>
<pin id="837" dir="0" index="1" bw="32" slack="0"/>
<pin id="838" dir="0" index="2" bw="6" slack="0"/>
<pin id="839" dir="0" index="3" bw="6" slack="0"/>
<pin id="840" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/13 "/>
</bind>
</comp>

<comp id="845" class="1004" name="trunc_ln121_1_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="32" slack="0"/>
<pin id="847" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln121_1/13 "/>
</bind>
</comp>

<comp id="849" class="1004" name="icmp_ln121_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="8" slack="1"/>
<pin id="851" dir="0" index="1" bw="8" slack="0"/>
<pin id="852" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln121/13 "/>
</bind>
</comp>

<comp id="854" class="1004" name="icmp_ln121_1_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="23" slack="1"/>
<pin id="856" dir="0" index="1" bw="23" slack="0"/>
<pin id="857" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln121_1/13 "/>
</bind>
</comp>

<comp id="859" class="1004" name="v0_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="32" slack="2"/>
<pin id="861" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="v0/14 "/>
</bind>
</comp>

<comp id="863" class="1004" name="icmp_ln121_2_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="8" slack="1"/>
<pin id="865" dir="0" index="1" bw="8" slack="0"/>
<pin id="866" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln121_2/14 "/>
</bind>
</comp>

<comp id="868" class="1004" name="icmp_ln121_3_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="23" slack="1"/>
<pin id="870" dir="0" index="1" bw="23" slack="0"/>
<pin id="871" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln121_3/14 "/>
</bind>
</comp>

<comp id="873" class="1004" name="tmp_4_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="8" slack="0"/>
<pin id="875" dir="0" index="1" bw="32" slack="0"/>
<pin id="876" dir="0" index="2" bw="6" slack="0"/>
<pin id="877" dir="0" index="3" bw="6" slack="0"/>
<pin id="878" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/14 "/>
</bind>
</comp>

<comp id="883" class="1004" name="trunc_ln122_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="32" slack="0"/>
<pin id="885" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln122/14 "/>
</bind>
</comp>

<comp id="887" class="1004" name="v3_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="32" slack="0"/>
<pin id="889" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="v3/15 "/>
</bind>
</comp>

<comp id="891" class="1004" name="or_ln121_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="1" slack="2"/>
<pin id="893" dir="0" index="1" bw="1" slack="2"/>
<pin id="894" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln121/15 "/>
</bind>
</comp>

<comp id="895" class="1004" name="or_ln121_1_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="1" slack="1"/>
<pin id="897" dir="0" index="1" bw="1" slack="1"/>
<pin id="898" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln121_1/15 "/>
</bind>
</comp>

<comp id="899" class="1004" name="and_ln121_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="1" slack="0"/>
<pin id="901" dir="0" index="1" bw="1" slack="0"/>
<pin id="902" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln121/15 "/>
</bind>
</comp>

<comp id="905" class="1004" name="and_ln121_1_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="1" slack="0"/>
<pin id="907" dir="0" index="1" bw="1" slack="0"/>
<pin id="908" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln121_1/15 "/>
</bind>
</comp>

<comp id="911" class="1004" name="max1_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="1" slack="0"/>
<pin id="913" dir="0" index="1" bw="32" slack="1"/>
<pin id="914" dir="0" index="2" bw="32" slack="2"/>
<pin id="915" dir="1" index="3" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max1/15 "/>
</bind>
</comp>

<comp id="917" class="1004" name="tmp_5_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="8" slack="0"/>
<pin id="919" dir="0" index="1" bw="32" slack="0"/>
<pin id="920" dir="0" index="2" bw="6" slack="0"/>
<pin id="921" dir="0" index="3" bw="6" slack="0"/>
<pin id="922" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/15 "/>
</bind>
</comp>

<comp id="927" class="1004" name="trunc_ln122_1_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="32" slack="0"/>
<pin id="929" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln122_1/15 "/>
</bind>
</comp>

<comp id="931" class="1004" name="icmp_ln122_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="8" slack="1"/>
<pin id="933" dir="0" index="1" bw="8" slack="0"/>
<pin id="934" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln122/15 "/>
</bind>
</comp>

<comp id="936" class="1004" name="icmp_ln122_1_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="23" slack="1"/>
<pin id="938" dir="0" index="1" bw="23" slack="0"/>
<pin id="939" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln122_1/15 "/>
</bind>
</comp>

<comp id="941" class="1004" name="v2_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="32" slack="2"/>
<pin id="943" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="v2/16 "/>
</bind>
</comp>

<comp id="945" class="1004" name="icmp_ln122_2_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="8" slack="1"/>
<pin id="947" dir="0" index="1" bw="8" slack="0"/>
<pin id="948" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln122_2/16 "/>
</bind>
</comp>

<comp id="950" class="1004" name="icmp_ln122_3_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="23" slack="1"/>
<pin id="952" dir="0" index="1" bw="23" slack="0"/>
<pin id="953" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln122_3/16 "/>
</bind>
</comp>

<comp id="955" class="1004" name="or_ln122_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="1" slack="2"/>
<pin id="957" dir="0" index="1" bw="1" slack="2"/>
<pin id="958" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln122/17 "/>
</bind>
</comp>

<comp id="959" class="1004" name="or_ln122_1_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="1" slack="1"/>
<pin id="961" dir="0" index="1" bw="1" slack="1"/>
<pin id="962" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln122_1/17 "/>
</bind>
</comp>

<comp id="963" class="1004" name="and_ln122_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="1" slack="0"/>
<pin id="965" dir="0" index="1" bw="1" slack="0"/>
<pin id="966" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln122/17 "/>
</bind>
</comp>

<comp id="969" class="1004" name="and_ln122_1_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="1" slack="0"/>
<pin id="971" dir="0" index="1" bw="1" slack="0"/>
<pin id="972" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln122_1/17 "/>
</bind>
</comp>

<comp id="975" class="1004" name="max2_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="1" slack="0"/>
<pin id="977" dir="0" index="1" bw="32" slack="1"/>
<pin id="978" dir="0" index="2" bw="32" slack="2"/>
<pin id="979" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max2/17 "/>
</bind>
</comp>

<comp id="981" class="1004" name="bitcast_ln123_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="32" slack="5"/>
<pin id="983" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln123/20 "/>
</bind>
</comp>

<comp id="984" class="1004" name="tmp_7_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="8" slack="0"/>
<pin id="986" dir="0" index="1" bw="32" slack="0"/>
<pin id="987" dir="0" index="2" bw="6" slack="0"/>
<pin id="988" dir="0" index="3" bw="6" slack="0"/>
<pin id="989" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/20 "/>
</bind>
</comp>

<comp id="994" class="1004" name="trunc_ln123_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="32" slack="0"/>
<pin id="996" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln123/20 "/>
</bind>
</comp>

<comp id="998" class="1004" name="bitcast_ln123_1_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="32" slack="3"/>
<pin id="1000" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln123_1/20 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="tmp_8_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="8" slack="0"/>
<pin id="1003" dir="0" index="1" bw="32" slack="0"/>
<pin id="1004" dir="0" index="2" bw="6" slack="0"/>
<pin id="1005" dir="0" index="3" bw="6" slack="0"/>
<pin id="1006" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/20 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="trunc_ln123_1_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="32" slack="0"/>
<pin id="1013" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln123_1/20 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="icmp_ln123_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="8" slack="0"/>
<pin id="1017" dir="0" index="1" bw="8" slack="0"/>
<pin id="1018" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln123/20 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="icmp_ln123_1_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="23" slack="0"/>
<pin id="1023" dir="0" index="1" bw="23" slack="0"/>
<pin id="1024" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln123_1/20 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="or_ln123_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="1" slack="0"/>
<pin id="1029" dir="0" index="1" bw="1" slack="0"/>
<pin id="1030" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln123/20 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="icmp_ln123_2_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="8" slack="0"/>
<pin id="1035" dir="0" index="1" bw="8" slack="0"/>
<pin id="1036" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln123_2/20 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="icmp_ln123_3_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="23" slack="0"/>
<pin id="1041" dir="0" index="1" bw="23" slack="0"/>
<pin id="1042" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln123_3/20 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="or_ln123_1_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="1" slack="0"/>
<pin id="1047" dir="0" index="1" bw="1" slack="0"/>
<pin id="1048" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln123_1/20 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="and_ln123_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="1" slack="0"/>
<pin id="1053" dir="0" index="1" bw="1" slack="0"/>
<pin id="1054" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln123/20 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="and_ln123_1_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="1" slack="0"/>
<pin id="1059" dir="0" index="1" bw="1" slack="0"/>
<pin id="1060" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln123_1/20 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="max_final_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="1" slack="0"/>
<pin id="1065" dir="0" index="1" bw="32" slack="5"/>
<pin id="1066" dir="0" index="2" bw="32" slack="3"/>
<pin id="1067" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_final/20 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="bitcast_ln125_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="32" slack="1"/>
<pin id="1071" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln125/21 "/>
</bind>
</comp>

<comp id="1073" class="1005" name="output_read_reg_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="64" slack="3"/>
<pin id="1075" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="output_read "/>
</bind>
</comp>

<comp id="1078" class="1005" name="input_read_reg_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="64" slack="1"/>
<pin id="1080" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_read "/>
</bind>
</comp>

<comp id="1084" class="1005" name="add_ln116_reg_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="64" slack="1"/>
<pin id="1086" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln116 "/>
</bind>
</comp>

<comp id="1091" class="1005" name="icmp_ln112_reg_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="1" slack="1"/>
<pin id="1093" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln112 "/>
</bind>
</comp>

<comp id="1095" class="1005" name="add_ln112_reg_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="5" slack="3"/>
<pin id="1097" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="add_ln112 "/>
</bind>
</comp>

<comp id="1100" class="1005" name="icmp_ln113_reg_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="1" slack="1"/>
<pin id="1102" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln113 "/>
</bind>
</comp>

<comp id="1112" class="1005" name="select_ln112_reg_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="4" slack="1"/>
<pin id="1114" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln112 "/>
</bind>
</comp>

<comp id="1118" class="1005" name="select_ln112_2_reg_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="6" slack="2"/>
<pin id="1120" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="select_ln112_2 "/>
</bind>
</comp>

<comp id="1123" class="1005" name="add_ln116_4_reg_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="64" slack="1"/>
<pin id="1125" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln116_4 "/>
</bind>
</comp>

<comp id="1130" class="1005" name="add_ln112_1_reg_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="9" slack="1"/>
<pin id="1132" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln112_1 "/>
</bind>
</comp>

<comp id="1135" class="1005" name="or_ln112_reg_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="1" slack="1"/>
<pin id="1137" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln112 "/>
</bind>
</comp>

<comp id="1141" class="1005" name="add_ln113_reg_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="4" slack="2"/>
<pin id="1143" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="add_ln113 "/>
</bind>
</comp>

<comp id="1146" class="1005" name="select_ln113_1_reg_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="64" slack="1"/>
<pin id="1148" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln113_1 "/>
</bind>
</comp>

<comp id="1152" class="1005" name="select_ln113_2_reg_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="64" slack="1"/>
<pin id="1154" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln113_2 "/>
</bind>
</comp>

<comp id="1158" class="1005" name="select_ln113_3_reg_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="11" slack="1"/>
<pin id="1160" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="select_ln113_3 "/>
</bind>
</comp>

<comp id="1163" class="1005" name="select_ln113_reg_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="4" slack="2"/>
<pin id="1165" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="select_ln113 "/>
</bind>
</comp>

<comp id="1168" class="1005" name="gmem_addr_reg_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="32" slack="1"/>
<pin id="1170" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="1174" class="1005" name="gmem_addr_5_reg_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="32" slack="2"/>
<pin id="1176" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_5 "/>
</bind>
</comp>

<comp id="1180" class="1005" name="gmem_addr_6_reg_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="32" slack="3"/>
<pin id="1182" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="gmem_addr_6 "/>
</bind>
</comp>

<comp id="1186" class="1005" name="gmem_addr_7_reg_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="32" slack="4"/>
<pin id="1188" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="gmem_addr_7 "/>
</bind>
</comp>

<comp id="1192" class="1005" name="gmem_addr_8_reg_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="32" slack="16"/>
<pin id="1194" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opset="gmem_addr_8 "/>
</bind>
</comp>

<comp id="1198" class="1005" name="add_ln113_1_reg_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="6" slack="1"/>
<pin id="1200" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln113_1 "/>
</bind>
</comp>

<comp id="1203" class="1005" name="select_ln112_7_reg_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="5" slack="1"/>
<pin id="1205" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln112_7 "/>
</bind>
</comp>

<comp id="1208" class="1005" name="select_ln113_4_reg_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="4" slack="1"/>
<pin id="1210" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln113_4 "/>
</bind>
</comp>

<comp id="1213" class="1005" name="select_ln113_5_reg_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="6" slack="1"/>
<pin id="1215" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln113_5 "/>
</bind>
</comp>

<comp id="1218" class="1005" name="add_ln114_reg_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="4" slack="1"/>
<pin id="1220" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln114 "/>
</bind>
</comp>

<comp id="1223" class="1005" name="gmem_addr_read_reg_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="32" slack="2"/>
<pin id="1225" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="1228" class="1005" name="tmp_reg_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="8" slack="1"/>
<pin id="1230" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1233" class="1005" name="trunc_ln121_reg_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="23" slack="1"/>
<pin id="1235" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln121 "/>
</bind>
</comp>

<comp id="1238" class="1005" name="v1_reg_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="32" slack="1"/>
<pin id="1240" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v1 "/>
</bind>
</comp>

<comp id="1244" class="1005" name="tmp_s_reg_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="8" slack="1"/>
<pin id="1246" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1249" class="1005" name="trunc_ln121_1_reg_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="23" slack="1"/>
<pin id="1251" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln121_1 "/>
</bind>
</comp>

<comp id="1254" class="1005" name="icmp_ln121_reg_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="1" slack="2"/>
<pin id="1256" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln121 "/>
</bind>
</comp>

<comp id="1259" class="1005" name="icmp_ln121_1_reg_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="1" slack="2"/>
<pin id="1261" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln121_1 "/>
</bind>
</comp>

<comp id="1264" class="1005" name="v0_reg_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="32" slack="1"/>
<pin id="1266" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v0 "/>
</bind>
</comp>

<comp id="1270" class="1005" name="gmem_addr_6_read_reg_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="32" slack="2"/>
<pin id="1272" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_6_read "/>
</bind>
</comp>

<comp id="1275" class="1005" name="icmp_ln121_2_reg_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="1" slack="1"/>
<pin id="1277" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln121_2 "/>
</bind>
</comp>

<comp id="1280" class="1005" name="icmp_ln121_3_reg_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="1" slack="1"/>
<pin id="1282" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln121_3 "/>
</bind>
</comp>

<comp id="1285" class="1005" name="tmp_4_reg_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="8" slack="1"/>
<pin id="1287" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1290" class="1005" name="trunc_ln122_reg_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="23" slack="1"/>
<pin id="1292" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln122 "/>
</bind>
</comp>

<comp id="1295" class="1005" name="v3_reg_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="32" slack="1"/>
<pin id="1297" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v3 "/>
</bind>
</comp>

<comp id="1301" class="1005" name="max1_reg_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="32" slack="4"/>
<pin id="1303" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="max1 "/>
</bind>
</comp>

<comp id="1308" class="1005" name="tmp_5_reg_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="8" slack="1"/>
<pin id="1310" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1313" class="1005" name="trunc_ln122_1_reg_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="23" slack="1"/>
<pin id="1315" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln122_1 "/>
</bind>
</comp>

<comp id="1318" class="1005" name="icmp_ln122_reg_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="1" slack="2"/>
<pin id="1320" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln122 "/>
</bind>
</comp>

<comp id="1323" class="1005" name="icmp_ln122_1_reg_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="1" slack="2"/>
<pin id="1325" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln122_1 "/>
</bind>
</comp>

<comp id="1328" class="1005" name="v2_reg_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="32" slack="1"/>
<pin id="1330" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v2 "/>
</bind>
</comp>

<comp id="1334" class="1005" name="icmp_ln122_2_reg_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="1" slack="1"/>
<pin id="1336" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln122_2 "/>
</bind>
</comp>

<comp id="1339" class="1005" name="icmp_ln122_3_reg_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="1" slack="1"/>
<pin id="1341" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln122_3 "/>
</bind>
</comp>

<comp id="1344" class="1005" name="max2_reg_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="32" slack="2"/>
<pin id="1346" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="max2 "/>
</bind>
</comp>

<comp id="1351" class="1005" name="max_final_reg_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="32" slack="1"/>
<pin id="1353" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_final "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="120"><net_src comp="16" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="4" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="16" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="82" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="50" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="140"><net_src comp="82" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="50" pin="0"/><net_sink comp="135" pin=2"/></net>

<net id="147"><net_src comp="82" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="50" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="154"><net_src comp="82" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="50" pin="0"/><net_sink comp="149" pin=2"/></net>

<net id="160"><net_src comp="84" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="165"><net_src comp="84" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="170"><net_src comp="84" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="175"><net_src comp="84" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="96" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="50" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="189"><net_src comp="98" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="190"><net_src comp="100" pin="0"/><net_sink comp="183" pin=3"/></net>

<net id="191"><net_src comp="102" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="195"><net_src comp="18" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="192" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="196" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="207"><net_src comp="20" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="214"><net_src comp="204" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="208" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="219"><net_src comp="22" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="226"><net_src comp="216" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="220" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="231"><net_src comp="24" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="238"><net_src comp="228" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="232" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="243"><net_src comp="24" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="250"><net_src comp="240" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="244" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="259"><net_src comp="208" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="265"><net_src comp="26" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="256" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="267"><net_src comp="28" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="271"><net_src comp="260" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="276"><net_src comp="268" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="281"><net_src comp="196" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="30" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="32" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="208" pin="4"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="220" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="34" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="300"><net_src comp="289" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="24" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="302"><net_src comp="232" pin="4"/><net_sink comp="295" pin=2"/></net>

<net id="306"><net_src comp="283" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="312"><net_src comp="26" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="303" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="314"><net_src comp="28" pin="0"/><net_sink comp="307" pin=2"/></net>

<net id="320"><net_src comp="289" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="307" pin="3"/><net_sink comp="315" pin=1"/></net>

<net id="322"><net_src comp="260" pin="3"/><net_sink comp="315" pin=2"/></net>

<net id="326"><net_src comp="307" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="331"><net_src comp="323" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="336"><net_src comp="228" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="36" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="343"><net_src comp="38" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="228" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="345"><net_src comp="18" pin="0"/><net_sink comp="338" pin=2"/></net>

<net id="349"><net_src comp="338" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="355"><net_src comp="40" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="228" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="357"><net_src comp="42" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="361"><net_src comp="350" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="366"><net_src comp="358" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="371"><net_src comp="362" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="346" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="378"><net_src comp="38" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="379"><net_src comp="332" pin="2"/><net_sink comp="373" pin=1"/></net>

<net id="380"><net_src comp="18" pin="0"/><net_sink comp="373" pin=2"/></net>

<net id="384"><net_src comp="373" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="390"><net_src comp="40" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="332" pin="2"/><net_sink comp="385" pin=1"/></net>

<net id="392"><net_src comp="42" pin="0"/><net_sink comp="385" pin=2"/></net>

<net id="396"><net_src comp="385" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="401"><net_src comp="393" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="406"><net_src comp="397" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="381" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="413"><net_src comp="44" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="414"><net_src comp="228" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="415"><net_src comp="20" pin="0"/><net_sink comp="408" pin=2"/></net>

<net id="419"><net_src comp="408" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="424"><net_src comp="416" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="350" pin="3"/><net_sink comp="420" pin=1"/></net>

<net id="430"><net_src comp="54" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="192" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="442"><net_src comp="367" pin="2"/><net_sink comp="437" pin=2"/></net>

<net id="447"><net_src comp="56" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="453"><net_src comp="443" pin="2"/><net_sink comp="448" pin=1"/></net>

<net id="454"><net_src comp="402" pin="2"/><net_sink comp="448" pin=2"/></net>

<net id="460"><net_src comp="58" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="461"><net_src comp="420" pin="2"/><net_sink comp="455" pin=2"/></net>

<net id="466"><net_src comp="244" pin="4"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="60" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="462" pin="2"/><net_sink comp="468" pin=1"/></net>

<net id="477"><net_src comp="62" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="482"><net_src comp="473" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="36" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="489"><net_src comp="38" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="490"><net_src comp="473" pin="2"/><net_sink comp="484" pin=1"/></net>

<net id="491"><net_src comp="18" pin="0"/><net_sink comp="484" pin=2"/></net>

<net id="495"><net_src comp="484" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="501"><net_src comp="40" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="502"><net_src comp="473" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="503"><net_src comp="42" pin="0"/><net_sink comp="496" pin=2"/></net>

<net id="507"><net_src comp="496" pin="3"/><net_sink comp="504" pin=0"/></net>

<net id="512"><net_src comp="504" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="432" pin="3"/><net_sink comp="508" pin=1"/></net>

<net id="518"><net_src comp="508" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="492" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="525"><net_src comp="468" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="526"><net_src comp="437" pin="3"/><net_sink comp="520" pin=1"/></net>

<net id="527"><net_src comp="514" pin="2"/><net_sink comp="520" pin=2"/></net>

<net id="533"><net_src comp="38" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="534"><net_src comp="478" pin="2"/><net_sink comp="528" pin=1"/></net>

<net id="535"><net_src comp="18" pin="0"/><net_sink comp="528" pin=2"/></net>

<net id="539"><net_src comp="528" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="545"><net_src comp="40" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="546"><net_src comp="478" pin="2"/><net_sink comp="540" pin=1"/></net>

<net id="547"><net_src comp="42" pin="0"/><net_sink comp="540" pin=2"/></net>

<net id="551"><net_src comp="540" pin="3"/><net_sink comp="548" pin=0"/></net>

<net id="556"><net_src comp="548" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="432" pin="3"/><net_sink comp="552" pin=1"/></net>

<net id="562"><net_src comp="552" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="536" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="569"><net_src comp="468" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="570"><net_src comp="448" pin="3"/><net_sink comp="564" pin=1"/></net>

<net id="571"><net_src comp="558" pin="2"/><net_sink comp="564" pin=2"/></net>

<net id="577"><net_src comp="44" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="578"><net_src comp="473" pin="2"/><net_sink comp="572" pin=1"/></net>

<net id="579"><net_src comp="20" pin="0"/><net_sink comp="572" pin=2"/></net>

<net id="583"><net_src comp="572" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="588"><net_src comp="580" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="496" pin="3"/><net_sink comp="584" pin=1"/></net>

<net id="595"><net_src comp="468" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="596"><net_src comp="455" pin="3"/><net_sink comp="590" pin=1"/></net>

<net id="597"><net_src comp="584" pin="2"/><net_sink comp="590" pin=2"/></net>

<net id="603"><net_src comp="24" pin="0"/><net_sink comp="598" pin=1"/></net>

<net id="604"><net_src comp="240" pin="1"/><net_sink comp="598" pin=2"/></net>

<net id="610"><net_src comp="598" pin="3"/><net_sink comp="605" pin=1"/></net>

<net id="611"><net_src comp="24" pin="0"/><net_sink comp="605" pin=2"/></net>

<net id="620"><net_src comp="64" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="621"><net_src comp="605" pin="3"/><net_sink comp="615" pin=1"/></net>

<net id="622"><net_src comp="22" pin="0"/><net_sink comp="615" pin=2"/></net>

<net id="626"><net_src comp="615" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="631"><net_src comp="623" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="638"><net_src comp="66" pin="0"/><net_sink comp="632" pin=0"/></net>

<net id="639"><net_src comp="627" pin="2"/><net_sink comp="632" pin=1"/></net>

<net id="640"><net_src comp="68" pin="0"/><net_sink comp="632" pin=2"/></net>

<net id="641"><net_src comp="70" pin="0"/><net_sink comp="632" pin=3"/></net>

<net id="645"><net_src comp="632" pin="4"/><net_sink comp="642" pin=0"/></net>

<net id="650"><net_src comp="0" pin="0"/><net_sink comp="646" pin=0"/></net>

<net id="651"><net_src comp="642" pin="1"/><net_sink comp="646" pin=1"/></net>

<net id="656"><net_src comp="615" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="72" pin="0"/><net_sink comp="652" pin=1"/></net>

<net id="661"><net_src comp="652" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="666"><net_src comp="658" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="673"><net_src comp="66" pin="0"/><net_sink comp="667" pin=0"/></net>

<net id="674"><net_src comp="662" pin="2"/><net_sink comp="667" pin=1"/></net>

<net id="675"><net_src comp="68" pin="0"/><net_sink comp="667" pin=2"/></net>

<net id="676"><net_src comp="70" pin="0"/><net_sink comp="667" pin=3"/></net>

<net id="680"><net_src comp="667" pin="4"/><net_sink comp="677" pin=0"/></net>

<net id="685"><net_src comp="0" pin="0"/><net_sink comp="681" pin=0"/></net>

<net id="686"><net_src comp="677" pin="1"/><net_sink comp="681" pin=1"/></net>

<net id="691"><net_src comp="623" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="698"><net_src comp="66" pin="0"/><net_sink comp="692" pin=0"/></net>

<net id="699"><net_src comp="687" pin="2"/><net_sink comp="692" pin=1"/></net>

<net id="700"><net_src comp="68" pin="0"/><net_sink comp="692" pin=2"/></net>

<net id="701"><net_src comp="70" pin="0"/><net_sink comp="692" pin=3"/></net>

<net id="705"><net_src comp="692" pin="4"/><net_sink comp="702" pin=0"/></net>

<net id="710"><net_src comp="0" pin="0"/><net_sink comp="706" pin=0"/></net>

<net id="711"><net_src comp="702" pin="1"/><net_sink comp="706" pin=1"/></net>

<net id="716"><net_src comp="658" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="723"><net_src comp="66" pin="0"/><net_sink comp="717" pin=0"/></net>

<net id="724"><net_src comp="712" pin="2"/><net_sink comp="717" pin=1"/></net>

<net id="725"><net_src comp="68" pin="0"/><net_sink comp="717" pin=2"/></net>

<net id="726"><net_src comp="70" pin="0"/><net_sink comp="717" pin=3"/></net>

<net id="730"><net_src comp="717" pin="4"/><net_sink comp="727" pin=0"/></net>

<net id="735"><net_src comp="0" pin="0"/><net_sink comp="731" pin=0"/></net>

<net id="736"><net_src comp="727" pin="1"/><net_sink comp="731" pin=1"/></net>

<net id="743"><net_src comp="74" pin="0"/><net_sink comp="737" pin=0"/></net>

<net id="744"><net_src comp="605" pin="3"/><net_sink comp="737" pin=1"/></net>

<net id="745"><net_src comp="50" pin="0"/><net_sink comp="737" pin=2"/></net>

<net id="746"><net_src comp="76" pin="0"/><net_sink comp="737" pin=3"/></net>

<net id="752"><net_src comp="78" pin="0"/><net_sink comp="747" pin=0"/></net>

<net id="753"><net_src comp="737" pin="4"/><net_sink comp="747" pin=1"/></net>

<net id="757"><net_src comp="747" pin="3"/><net_sink comp="754" pin=0"/></net>

<net id="762"><net_src comp="754" pin="1"/><net_sink comp="758" pin=1"/></net>

<net id="767"><net_src comp="612" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="768"><net_src comp="758" pin="2"/><net_sink comp="763" pin=1"/></net>

<net id="775"><net_src comp="66" pin="0"/><net_sink comp="769" pin=0"/></net>

<net id="776"><net_src comp="763" pin="2"/><net_sink comp="769" pin=1"/></net>

<net id="777"><net_src comp="68" pin="0"/><net_sink comp="769" pin=2"/></net>

<net id="778"><net_src comp="70" pin="0"/><net_sink comp="769" pin=3"/></net>

<net id="782"><net_src comp="769" pin="4"/><net_sink comp="779" pin=0"/></net>

<net id="787"><net_src comp="0" pin="0"/><net_sink comp="783" pin=0"/></net>

<net id="788"><net_src comp="779" pin="1"/><net_sink comp="783" pin=1"/></net>

<net id="793"><net_src comp="80" pin="0"/><net_sink comp="789" pin=0"/></net>

<net id="794"><net_src comp="216" pin="1"/><net_sink comp="789" pin=1"/></net>

<net id="800"><net_src comp="204" pin="1"/><net_sink comp="795" pin=2"/></net>

<net id="811"><net_src comp="80" pin="0"/><net_sink comp="806" pin=1"/></net>

<net id="816"><net_src comp="62" pin="0"/><net_sink comp="812" pin=0"/></net>

<net id="823"><net_src comp="86" pin="0"/><net_sink comp="817" pin=0"/></net>

<net id="824"><net_src comp="156" pin="2"/><net_sink comp="817" pin=1"/></net>

<net id="825"><net_src comp="88" pin="0"/><net_sink comp="817" pin=2"/></net>

<net id="826"><net_src comp="90" pin="0"/><net_sink comp="817" pin=3"/></net>

<net id="830"><net_src comp="156" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="834"><net_src comp="161" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="841"><net_src comp="86" pin="0"/><net_sink comp="835" pin=0"/></net>

<net id="842"><net_src comp="161" pin="2"/><net_sink comp="835" pin=1"/></net>

<net id="843"><net_src comp="88" pin="0"/><net_sink comp="835" pin=2"/></net>

<net id="844"><net_src comp="90" pin="0"/><net_sink comp="835" pin=3"/></net>

<net id="848"><net_src comp="161" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="853"><net_src comp="92" pin="0"/><net_sink comp="849" pin=1"/></net>

<net id="858"><net_src comp="94" pin="0"/><net_sink comp="854" pin=1"/></net>

<net id="862"><net_src comp="859" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="867"><net_src comp="92" pin="0"/><net_sink comp="863" pin=1"/></net>

<net id="872"><net_src comp="94" pin="0"/><net_sink comp="868" pin=1"/></net>

<net id="879"><net_src comp="86" pin="0"/><net_sink comp="873" pin=0"/></net>

<net id="880"><net_src comp="166" pin="2"/><net_sink comp="873" pin=1"/></net>

<net id="881"><net_src comp="88" pin="0"/><net_sink comp="873" pin=2"/></net>

<net id="882"><net_src comp="90" pin="0"/><net_sink comp="873" pin=3"/></net>

<net id="886"><net_src comp="166" pin="2"/><net_sink comp="883" pin=0"/></net>

<net id="890"><net_src comp="171" pin="2"/><net_sink comp="887" pin=0"/></net>

<net id="903"><net_src comp="891" pin="2"/><net_sink comp="899" pin=0"/></net>

<net id="904"><net_src comp="895" pin="2"/><net_sink comp="899" pin=1"/></net>

<net id="909"><net_src comp="899" pin="2"/><net_sink comp="905" pin=0"/></net>

<net id="910"><net_src comp="252" pin="2"/><net_sink comp="905" pin=1"/></net>

<net id="916"><net_src comp="905" pin="2"/><net_sink comp="911" pin=0"/></net>

<net id="923"><net_src comp="86" pin="0"/><net_sink comp="917" pin=0"/></net>

<net id="924"><net_src comp="171" pin="2"/><net_sink comp="917" pin=1"/></net>

<net id="925"><net_src comp="88" pin="0"/><net_sink comp="917" pin=2"/></net>

<net id="926"><net_src comp="90" pin="0"/><net_sink comp="917" pin=3"/></net>

<net id="930"><net_src comp="171" pin="2"/><net_sink comp="927" pin=0"/></net>

<net id="935"><net_src comp="92" pin="0"/><net_sink comp="931" pin=1"/></net>

<net id="940"><net_src comp="94" pin="0"/><net_sink comp="936" pin=1"/></net>

<net id="944"><net_src comp="941" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="949"><net_src comp="92" pin="0"/><net_sink comp="945" pin=1"/></net>

<net id="954"><net_src comp="94" pin="0"/><net_sink comp="950" pin=1"/></net>

<net id="967"><net_src comp="955" pin="2"/><net_sink comp="963" pin=0"/></net>

<net id="968"><net_src comp="959" pin="2"/><net_sink comp="963" pin=1"/></net>

<net id="973"><net_src comp="963" pin="2"/><net_sink comp="969" pin=0"/></net>

<net id="974"><net_src comp="252" pin="2"/><net_sink comp="969" pin=1"/></net>

<net id="980"><net_src comp="969" pin="2"/><net_sink comp="975" pin=0"/></net>

<net id="990"><net_src comp="86" pin="0"/><net_sink comp="984" pin=0"/></net>

<net id="991"><net_src comp="981" pin="1"/><net_sink comp="984" pin=1"/></net>

<net id="992"><net_src comp="88" pin="0"/><net_sink comp="984" pin=2"/></net>

<net id="993"><net_src comp="90" pin="0"/><net_sink comp="984" pin=3"/></net>

<net id="997"><net_src comp="981" pin="1"/><net_sink comp="994" pin=0"/></net>

<net id="1007"><net_src comp="86" pin="0"/><net_sink comp="1001" pin=0"/></net>

<net id="1008"><net_src comp="998" pin="1"/><net_sink comp="1001" pin=1"/></net>

<net id="1009"><net_src comp="88" pin="0"/><net_sink comp="1001" pin=2"/></net>

<net id="1010"><net_src comp="90" pin="0"/><net_sink comp="1001" pin=3"/></net>

<net id="1014"><net_src comp="998" pin="1"/><net_sink comp="1011" pin=0"/></net>

<net id="1019"><net_src comp="984" pin="4"/><net_sink comp="1015" pin=0"/></net>

<net id="1020"><net_src comp="92" pin="0"/><net_sink comp="1015" pin=1"/></net>

<net id="1025"><net_src comp="994" pin="1"/><net_sink comp="1021" pin=0"/></net>

<net id="1026"><net_src comp="94" pin="0"/><net_sink comp="1021" pin=1"/></net>

<net id="1031"><net_src comp="1021" pin="2"/><net_sink comp="1027" pin=0"/></net>

<net id="1032"><net_src comp="1015" pin="2"/><net_sink comp="1027" pin=1"/></net>

<net id="1037"><net_src comp="1001" pin="4"/><net_sink comp="1033" pin=0"/></net>

<net id="1038"><net_src comp="92" pin="0"/><net_sink comp="1033" pin=1"/></net>

<net id="1043"><net_src comp="1011" pin="1"/><net_sink comp="1039" pin=0"/></net>

<net id="1044"><net_src comp="94" pin="0"/><net_sink comp="1039" pin=1"/></net>

<net id="1049"><net_src comp="1039" pin="2"/><net_sink comp="1045" pin=0"/></net>

<net id="1050"><net_src comp="1033" pin="2"/><net_sink comp="1045" pin=1"/></net>

<net id="1055"><net_src comp="1027" pin="2"/><net_sink comp="1051" pin=0"/></net>

<net id="1056"><net_src comp="1045" pin="2"/><net_sink comp="1051" pin=1"/></net>

<net id="1061"><net_src comp="1051" pin="2"/><net_sink comp="1057" pin=0"/></net>

<net id="1062"><net_src comp="252" pin="2"/><net_sink comp="1057" pin=1"/></net>

<net id="1068"><net_src comp="1057" pin="2"/><net_sink comp="1063" pin=0"/></net>

<net id="1072"><net_src comp="1069" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="1076"><net_src comp="116" pin="2"/><net_sink comp="1073" pin=0"/></net>

<net id="1077"><net_src comp="1073" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="1081"><net_src comp="122" pin="2"/><net_sink comp="1078" pin=0"/></net>

<net id="1082"><net_src comp="1078" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="1083"><net_src comp="1078" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="1087"><net_src comp="272" pin="2"/><net_sink comp="1084" pin=0"/></net>

<net id="1088"><net_src comp="1084" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="1089"><net_src comp="1084" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="1090"><net_src comp="1084" pin="1"/><net_sink comp="432" pin=2"/></net>

<net id="1094"><net_src comp="277" pin="2"/><net_sink comp="1091" pin=0"/></net>

<net id="1098"><net_src comp="283" pin="2"/><net_sink comp="1095" pin=0"/></net>

<net id="1099"><net_src comp="1095" pin="1"/><net_sink comp="795" pin=1"/></net>

<net id="1103"><net_src comp="289" pin="2"/><net_sink comp="1100" pin=0"/></net>

<net id="1104"><net_src comp="1100" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="1105"><net_src comp="1100" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="1106"><net_src comp="1100" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="1107"><net_src comp="1100" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="1108"><net_src comp="1100" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="1109"><net_src comp="1100" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="1110"><net_src comp="1100" pin="1"/><net_sink comp="795" pin=0"/></net>

<net id="1111"><net_src comp="1100" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="1115"><net_src comp="295" pin="3"/><net_sink comp="1112" pin=0"/></net>

<net id="1116"><net_src comp="1112" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="1117"><net_src comp="1112" pin="1"/><net_sink comp="801" pin=1"/></net>

<net id="1121"><net_src comp="315" pin="3"/><net_sink comp="1118" pin=0"/></net>

<net id="1122"><net_src comp="1118" pin="1"/><net_sink comp="747" pin=2"/></net>

<net id="1126"><net_src comp="327" pin="2"/><net_sink comp="1123" pin=0"/></net>

<net id="1127"><net_src comp="1123" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="1128"><net_src comp="1123" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="1129"><net_src comp="1123" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="1133"><net_src comp="426" pin="2"/><net_sink comp="1130" pin=0"/></net>

<net id="1134"><net_src comp="1130" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="1138"><net_src comp="468" pin="2"/><net_sink comp="1135" pin=0"/></net>

<net id="1139"><net_src comp="1135" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="1140"><net_src comp="1135" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="1144"><net_src comp="473" pin="2"/><net_sink comp="1141" pin=0"/></net>

<net id="1145"><net_src comp="1141" pin="1"/><net_sink comp="801" pin=2"/></net>

<net id="1149"><net_src comp="520" pin="3"/><net_sink comp="1146" pin=0"/></net>

<net id="1150"><net_src comp="1146" pin="1"/><net_sink comp="627" pin=1"/></net>

<net id="1151"><net_src comp="1146" pin="1"/><net_sink comp="662" pin=1"/></net>

<net id="1155"><net_src comp="564" pin="3"/><net_sink comp="1152" pin=0"/></net>

<net id="1156"><net_src comp="1152" pin="1"/><net_sink comp="687" pin=1"/></net>

<net id="1157"><net_src comp="1152" pin="1"/><net_sink comp="712" pin=1"/></net>

<net id="1161"><net_src comp="590" pin="3"/><net_sink comp="1158" pin=0"/></net>

<net id="1162"><net_src comp="1158" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="1166"><net_src comp="605" pin="3"/><net_sink comp="1163" pin=0"/></net>

<net id="1167"><net_src comp="1163" pin="1"/><net_sink comp="812" pin=1"/></net>

<net id="1171"><net_src comp="646" pin="2"/><net_sink comp="1168" pin=0"/></net>

<net id="1172"><net_src comp="1168" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="1173"><net_src comp="1168" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="1177"><net_src comp="681" pin="2"/><net_sink comp="1174" pin=0"/></net>

<net id="1178"><net_src comp="1174" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="1179"><net_src comp="1174" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="1183"><net_src comp="706" pin="2"/><net_sink comp="1180" pin=0"/></net>

<net id="1184"><net_src comp="1180" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="1185"><net_src comp="1180" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="1189"><net_src comp="731" pin="2"/><net_sink comp="1186" pin=0"/></net>

<net id="1190"><net_src comp="1186" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="1191"><net_src comp="1186" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="1195"><net_src comp="783" pin="2"/><net_sink comp="1192" pin=0"/></net>

<net id="1196"><net_src comp="1192" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="1197"><net_src comp="1192" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="1201"><net_src comp="789" pin="2"/><net_sink comp="1198" pin=0"/></net>

<net id="1202"><net_src comp="1198" pin="1"/><net_sink comp="806" pin=2"/></net>

<net id="1206"><net_src comp="795" pin="3"/><net_sink comp="1203" pin=0"/></net>

<net id="1207"><net_src comp="1203" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="1211"><net_src comp="801" pin="3"/><net_sink comp="1208" pin=0"/></net>

<net id="1212"><net_src comp="1208" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="1216"><net_src comp="806" pin="3"/><net_sink comp="1213" pin=0"/></net>

<net id="1217"><net_src comp="1213" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="1221"><net_src comp="812" pin="2"/><net_sink comp="1218" pin=0"/></net>

<net id="1222"><net_src comp="1218" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="1226"><net_src comp="156" pin="2"/><net_sink comp="1223" pin=0"/></net>

<net id="1227"><net_src comp="1223" pin="1"/><net_sink comp="859" pin=0"/></net>

<net id="1231"><net_src comp="817" pin="4"/><net_sink comp="1228" pin=0"/></net>

<net id="1232"><net_src comp="1228" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="1236"><net_src comp="827" pin="1"/><net_sink comp="1233" pin=0"/></net>

<net id="1237"><net_src comp="1233" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="1241"><net_src comp="831" pin="1"/><net_sink comp="1238" pin=0"/></net>

<net id="1242"><net_src comp="1238" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="1243"><net_src comp="1238" pin="1"/><net_sink comp="911" pin=2"/></net>

<net id="1247"><net_src comp="835" pin="4"/><net_sink comp="1244" pin=0"/></net>

<net id="1248"><net_src comp="1244" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="1252"><net_src comp="845" pin="1"/><net_sink comp="1249" pin=0"/></net>

<net id="1253"><net_src comp="1249" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="1257"><net_src comp="849" pin="2"/><net_sink comp="1254" pin=0"/></net>

<net id="1258"><net_src comp="1254" pin="1"/><net_sink comp="891" pin=1"/></net>

<net id="1262"><net_src comp="854" pin="2"/><net_sink comp="1259" pin=0"/></net>

<net id="1263"><net_src comp="1259" pin="1"/><net_sink comp="891" pin=0"/></net>

<net id="1267"><net_src comp="859" pin="1"/><net_sink comp="1264" pin=0"/></net>

<net id="1268"><net_src comp="1264" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="1269"><net_src comp="1264" pin="1"/><net_sink comp="911" pin=1"/></net>

<net id="1273"><net_src comp="166" pin="2"/><net_sink comp="1270" pin=0"/></net>

<net id="1274"><net_src comp="1270" pin="1"/><net_sink comp="941" pin=0"/></net>

<net id="1278"><net_src comp="863" pin="2"/><net_sink comp="1275" pin=0"/></net>

<net id="1279"><net_src comp="1275" pin="1"/><net_sink comp="895" pin=1"/></net>

<net id="1283"><net_src comp="868" pin="2"/><net_sink comp="1280" pin=0"/></net>

<net id="1284"><net_src comp="1280" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="1288"><net_src comp="873" pin="4"/><net_sink comp="1285" pin=0"/></net>

<net id="1289"><net_src comp="1285" pin="1"/><net_sink comp="931" pin=0"/></net>

<net id="1293"><net_src comp="883" pin="1"/><net_sink comp="1290" pin=0"/></net>

<net id="1294"><net_src comp="1290" pin="1"/><net_sink comp="936" pin=0"/></net>

<net id="1298"><net_src comp="887" pin="1"/><net_sink comp="1295" pin=0"/></net>

<net id="1299"><net_src comp="1295" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="1300"><net_src comp="1295" pin="1"/><net_sink comp="975" pin=2"/></net>

<net id="1304"><net_src comp="911" pin="3"/><net_sink comp="1301" pin=0"/></net>

<net id="1305"><net_src comp="1301" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="1306"><net_src comp="1301" pin="1"/><net_sink comp="981" pin=0"/></net>

<net id="1307"><net_src comp="1301" pin="1"/><net_sink comp="1063" pin=1"/></net>

<net id="1311"><net_src comp="917" pin="4"/><net_sink comp="1308" pin=0"/></net>

<net id="1312"><net_src comp="1308" pin="1"/><net_sink comp="945" pin=0"/></net>

<net id="1316"><net_src comp="927" pin="1"/><net_sink comp="1313" pin=0"/></net>

<net id="1317"><net_src comp="1313" pin="1"/><net_sink comp="950" pin=0"/></net>

<net id="1321"><net_src comp="931" pin="2"/><net_sink comp="1318" pin=0"/></net>

<net id="1322"><net_src comp="1318" pin="1"/><net_sink comp="955" pin=1"/></net>

<net id="1326"><net_src comp="936" pin="2"/><net_sink comp="1323" pin=0"/></net>

<net id="1327"><net_src comp="1323" pin="1"/><net_sink comp="955" pin=0"/></net>

<net id="1331"><net_src comp="941" pin="1"/><net_sink comp="1328" pin=0"/></net>

<net id="1332"><net_src comp="1328" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="1333"><net_src comp="1328" pin="1"/><net_sink comp="975" pin=1"/></net>

<net id="1337"><net_src comp="945" pin="2"/><net_sink comp="1334" pin=0"/></net>

<net id="1338"><net_src comp="1334" pin="1"/><net_sink comp="959" pin=1"/></net>

<net id="1342"><net_src comp="950" pin="2"/><net_sink comp="1339" pin=0"/></net>

<net id="1343"><net_src comp="1339" pin="1"/><net_sink comp="959" pin=0"/></net>

<net id="1347"><net_src comp="975" pin="3"/><net_sink comp="1344" pin=0"/></net>

<net id="1348"><net_src comp="1344" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="1349"><net_src comp="1344" pin="1"/><net_sink comp="998" pin=0"/></net>

<net id="1350"><net_src comp="1344" pin="1"/><net_sink comp="1063" pin=2"/></net>

<net id="1354"><net_src comp="1063" pin="3"/><net_sink comp="1351" pin=0"/></net>

<net id="1355"><net_src comp="1351" pin="1"/><net_sink comp="1069" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {20 21 22 23 24 25 26 }
 - Input state : 
	Port: maxpool2_layer : gmem | {5 6 7 8 9 10 11 12 13 14 15 }
	Port: maxpool2_layer : input_r | {1 }
	Port: maxpool2_layer : output_r | {1 }
  - Chain level:
	State 1
	State 2
		trunc_ln116 : 1
		shl_ln : 2
		zext_ln116 : 3
		add_ln116 : 4
		icmp_ln112 : 1
		br_ln112 : 2
		add_ln112 : 1
		icmp_ln113 : 1
		select_ln112 : 2
		trunc_ln116_1 : 2
		shl_ln116_mid1 : 3
		select_ln112_2 : 4
		zext_ln116_3 : 4
		add_ln116_4 : 5
	State 3
		zext_ln116_1 : 1
		zext_ln116_2 : 1
		add_ln116_3 : 2
		add_ln116_1 : 3
		zext_ln118 : 1
		zext_ln118_1 : 1
		add_ln118 : 2
		add_ln118_1 : 3
		zext_ln114 : 1
		add_ln125 : 2
		select_ln112_4 : 4
		select_ln112_5 : 4
		select_ln112_6 : 3
		icmp_ln114 : 1
		or_ln112 : 2
		p_mid1 : 1
		shl_ln116_2_mid1 : 1
		zext_ln116_4 : 2
		shl_ln116_3_mid1 : 1
		zext_ln116_6 : 2
		add_ln116_5 : 3
		add_ln116_6 : 4
		select_ln113_1 : 5
		shl_ln118_mid1 : 1
		zext_ln118_2 : 2
		shl_ln118_1_mid1 : 1
		zext_ln118_3 : 2
		add_ln118_4 : 3
		add_ln118_5 : 4
		select_ln113_2 : 5
		shl_ln125_mid1 : 1
		zext_ln114_1 : 2
		add_ln125_3 : 3
		select_ln113_3 : 4
	State 4
		select_ln113 : 1
		shl_ln116_1 : 2
		zext_ln116_5 : 3
		add_ln116_2 : 4
		trunc_ln : 5
		sext_ln116 : 6
		gmem_addr : 7
		or_ln117 : 3
		zext_ln117 : 3
		add_ln117 : 4
		trunc_ln8 : 5
		sext_ln117 : 6
		gmem_addr_5 : 7
		add_ln118_2 : 4
		trunc_ln9 : 5
		sext_ln118 : 6
		gmem_addr_6 : 7
		add_ln119 : 4
		trunc_ln1 : 5
		sext_ln119 : 6
		gmem_addr_7 : 7
		tmp_1 : 2
		tmp4 : 3
		zext_ln125 : 4
		add_ln125_1 : 5
		add_ln125_2 : 6
		trunc_ln2 : 7
		sext_ln125 : 8
		gmem_addr_8 : 9
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		tmp_3 : 1
	State 15
	State 16
		tmp_6 : 1
	State 17
	State 18
	State 19
	State 20
		tmp_7 : 1
		trunc_ln123 : 1
		tmp_8 : 1
		trunc_ln123_1 : 1
		icmp_ln123 : 2
		icmp_ln123_1 : 2
		or_ln123 : 3
		icmp_ln123_2 : 2
		icmp_ln123_3 : 2
		or_ln123_1 : 3
		and_ln123 : 3
		and_ln123_1 : 3
		max_final : 3
	State 21
		write_ln125 : 1
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |       add_ln116_fu_272       |    0    |    71   |
|          |       add_ln112_fu_283       |    0    |    15   |
|          |      add_ln116_4_fu_327      |    0    |    71   |
|          |      add_ln116_3_fu_362      |    0    |    64   |
|          |      add_ln116_1_fu_367      |    0    |    64   |
|          |       add_ln118_fu_397       |    0    |    64   |
|          |      add_ln118_1_fu_402      |    0    |    64   |
|          |       add_ln125_fu_420       |    0    |    13   |
|          |      add_ln112_1_fu_426      |    0    |    15   |
|          |      add_ln118_3_fu_443      |    0    |    71   |
|          |       add_ln113_fu_473       |    0    |    13   |
|    add   |      add_ln116_5_fu_508      |    0    |    64   |
|          |      add_ln116_6_fu_514      |    0    |    64   |
|          |      add_ln118_4_fu_552      |    0    |    64   |
|          |      add_ln118_5_fu_558      |    0    |    64   |
|          |      add_ln125_3_fu_584      |    0    |    13   |
|          |      add_ln116_2_fu_627      |    0    |    71   |
|          |       add_ln117_fu_662       |    0    |    71   |
|          |      add_ln118_2_fu_687      |    0    |    71   |
|          |       add_ln119_fu_712       |    0    |    71   |
|          |      add_ln125_1_fu_758      |    0    |    64   |
|          |      add_ln125_2_fu_763      |    0    |    64   |
|          |      add_ln113_1_fu_789      |    0    |    15   |
|          |       add_ln114_fu_812       |    0    |    13   |
|----------|------------------------------|---------|---------|
|          |      select_ln112_fu_295     |    0    |    4    |
|          |     select_ln112_2_fu_315    |    0    |    6    |
|          |     select_ln112_3_fu_432    |    0    |    64   |
|          |     select_ln112_4_fu_437    |    0    |    64   |
|          |     select_ln112_5_fu_448    |    0    |    64   |
|          |     select_ln112_6_fu_455    |    0    |    11   |
|          |     select_ln113_1_fu_520    |    0    |    64   |
|          |     select_ln113_2_fu_564    |    0    |    64   |
|  select  |     select_ln113_3_fu_590    |    0    |    11   |
|          |     select_ln112_1_fu_598    |    0    |    4    |
|          |      select_ln113_fu_605     |    0    |    4    |
|          |     select_ln112_7_fu_795    |    0    |    5    |
|          |     select_ln113_4_fu_801    |    0    |    4    |
|          |     select_ln113_5_fu_806    |    0    |    6    |
|          |          max1_fu_911         |    0    |    32   |
|          |          max2_fu_975         |    0    |    32   |
|          |       max_final_fu_1063      |    0    |    32   |
|----------|------------------------------|---------|---------|
|          |       icmp_ln112_fu_277      |    0    |    13   |
|          |       icmp_ln113_fu_289      |    0    |    11   |
|          |       icmp_ln114_fu_462      |    0    |    9    |
|          |       icmp_ln121_fu_849      |    0    |    11   |
|          |      icmp_ln121_1_fu_854     |    0    |    18   |
|          |      icmp_ln121_2_fu_863     |    0    |    11   |
|          |      icmp_ln121_3_fu_868     |    0    |    18   |
|   icmp   |       icmp_ln122_fu_931      |    0    |    11   |
|          |      icmp_ln122_1_fu_936     |    0    |    18   |
|          |      icmp_ln122_2_fu_945     |    0    |    11   |
|          |      icmp_ln122_3_fu_950     |    0    |    18   |
|          |      icmp_ln123_fu_1015      |    0    |    11   |
|          |     icmp_ln123_1_fu_1021     |    0    |    18   |
|          |     icmp_ln123_2_fu_1033     |    0    |    11   |
|          |     icmp_ln123_3_fu_1039     |    0    |    18   |
|----------|------------------------------|---------|---------|
|          |         empty_fu_332         |    0    |    0    |
|          |        or_ln112_fu_468       |    0    |    2    |
|          |         p_mid1_fu_478        |    0    |    0    |
|          |        or_ln117_fu_652       |    0    |    0    |
|    or    |        or_ln121_fu_891       |    0    |    2    |
|          |       or_ln121_1_fu_895      |    0    |    2    |
|          |        or_ln122_fu_955       |    0    |    2    |
|          |       or_ln122_1_fu_959      |    0    |    2    |
|          |       or_ln123_fu_1027       |    0    |    2    |
|          |      or_ln123_1_fu_1045      |    0    |    2    |
|----------|------------------------------|---------|---------|
|          |       and_ln121_fu_899       |    0    |    2    |
|          |      and_ln121_1_fu_905      |    0    |    2    |
|    and   |       and_ln122_fu_963       |    0    |    2    |
|          |      and_ln122_1_fu_969      |    0    |    2    |
|          |       and_ln123_fu_1051      |    0    |    2    |
|          |      and_ln123_1_fu_1057     |    0    |    2    |
|----------|------------------------------|---------|---------|
|          |    output_read_read_fu_116   |    0    |    0    |
|          |    input_read_read_fu_122    |    0    |    0    |
|   read   |  gmem_addr_read_read_fu_156  |    0    |    0    |
|          | gmem_addr_5_read_read_fu_161 |    0    |    0    |
|          | gmem_addr_6_read_read_fu_166 |    0    |    0    |
|          | gmem_addr_7_read_read_fu_171 |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |      grp_readreq_fu_128      |    0    |    0    |
|  readreq |      grp_readreq_fu_135      |    0    |    0    |
|          |      grp_readreq_fu_142      |    0    |    0    |
|          |      grp_readreq_fu_149      |    0    |    0    |
|----------|------------------------------|---------|---------|
| writeresp|     grp_writeresp_fu_176     |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |   write_ln125_write_fu_183   |    0    |    0    |
|----------|------------------------------|---------|---------|
|   fcmp   |          grp_fu_252          |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |      trunc_ln116_fu_256      |    0    |    0    |
|          |     trunc_ln116_1_fu_303     |    0    |    0    |
|          |      trunc_ln121_fu_827      |    0    |    0    |
|   trunc  |     trunc_ln121_1_fu_845     |    0    |    0    |
|          |      trunc_ln122_fu_883      |    0    |    0    |
|          |     trunc_ln122_1_fu_927     |    0    |    0    |
|          |      trunc_ln123_fu_994      |    0    |    0    |
|          |     trunc_ln123_1_fu_1011    |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |         shl_ln_fu_260        |    0    |    0    |
|          |     shl_ln116_mid1_fu_307    |    0    |    0    |
|          |      shl_ln116_2_fu_338      |    0    |    0    |
|          |      shl_ln116_3_fu_350      |    0    |    0    |
|          |        shl_ln3_fu_373        |    0    |    0    |
|          |      shl_ln118_1_fu_385      |    0    |    0    |
|bitconcatenate|        shl_ln4_fu_408        |    0    |    0    |
|          |    shl_ln116_2_mid1_fu_484   |    0    |    0    |
|          |    shl_ln116_3_mid1_fu_496   |    0    |    0    |
|          |     shl_ln118_mid1_fu_528    |    0    |    0    |
|          |    shl_ln118_1_mid1_fu_540   |    0    |    0    |
|          |     shl_ln125_mid1_fu_572    |    0    |    0    |
|          |      shl_ln116_1_fu_615      |    0    |    0    |
|          |          tmp4_fu_747         |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |       zext_ln116_fu_268      |    0    |    0    |
|          |      zext_ln116_3_fu_323     |    0    |    0    |
|          |      zext_ln116_1_fu_346     |    0    |    0    |
|          |      zext_ln116_2_fu_358     |    0    |    0    |
|          |       zext_ln118_fu_381      |    0    |    0    |
|          |      zext_ln118_1_fu_393     |    0    |    0    |
|          |       zext_ln114_fu_416      |    0    |    0    |
|   zext   |      zext_ln116_4_fu_492     |    0    |    0    |
|          |      zext_ln116_6_fu_504     |    0    |    0    |
|          |      zext_ln118_2_fu_536     |    0    |    0    |
|          |      zext_ln118_3_fu_548     |    0    |    0    |
|          |      zext_ln114_1_fu_580     |    0    |    0    |
|          |  select_ln113_3_cast_fu_612  |    0    |    0    |
|          |      zext_ln116_5_fu_623     |    0    |    0    |
|          |       zext_ln117_fu_658      |    0    |    0    |
|          |       zext_ln125_fu_754      |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |        trunc_ln_fu_632       |    0    |    0    |
|          |       trunc_ln8_fu_667       |    0    |    0    |
|          |       trunc_ln9_fu_692       |    0    |    0    |
|          |       trunc_ln1_fu_717       |    0    |    0    |
|          |         tmp_1_fu_737         |    0    |    0    |
|partselect|       trunc_ln2_fu_769       |    0    |    0    |
|          |          tmp_fu_817          |    0    |    0    |
|          |         tmp_s_fu_835         |    0    |    0    |
|          |         tmp_4_fu_873         |    0    |    0    |
|          |         tmp_5_fu_917         |    0    |    0    |
|          |         tmp_7_fu_984         |    0    |    0    |
|          |         tmp_8_fu_1001        |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |       sext_ln116_fu_642      |    0    |    0    |
|          |       sext_ln117_fu_677      |    0    |    0    |
|   sext   |       sext_ln118_fu_702      |    0    |    0    |
|          |       sext_ln119_fu_727      |    0    |    0    |
|          |       sext_ln125_fu_779      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   1938  |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|   add_ln112_1_reg_1130  |    9   |
|    add_ln112_reg_1095   |    5   |
|   add_ln113_1_reg_1198  |    6   |
|    add_ln113_reg_1141   |    4   |
|    add_ln114_reg_1218   |    4   |
|   add_ln116_4_reg_1123  |   64   |
|    add_ln116_reg_1084   |   64   |
|        c_reg_204        |    5   |
|   gmem_addr_5_reg_1174  |   32   |
|gmem_addr_6_read_reg_1270|   32   |
|   gmem_addr_6_reg_1180  |   32   |
|   gmem_addr_7_reg_1186  |   32   |
|   gmem_addr_8_reg_1192  |   32   |
| gmem_addr_read_reg_1223 |   32   |
|    gmem_addr_reg_1168   |   32   |
|        i_reg_228        |    4   |
|   icmp_ln112_reg_1091   |    1   |
|   icmp_ln113_reg_1100   |    1   |
|  icmp_ln121_1_reg_1259  |    1   |
|  icmp_ln121_2_reg_1275  |    1   |
|  icmp_ln121_3_reg_1280  |    1   |
|   icmp_ln121_reg_1254   |    1   |
|  icmp_ln122_1_reg_1323  |    1   |
|  icmp_ln122_2_reg_1334  |    1   |
|  icmp_ln122_3_reg_1339  |    1   |
|   icmp_ln122_reg_1318   |    1   |
| indvar_flatten59_reg_192|    9   |
|  indvar_flatten_reg_216 |    6   |
|   input_read_reg_1078   |   64   |
|        j_reg_240        |    4   |
|      max1_reg_1301      |   32   |
|      max2_reg_1344      |   32   |
|    max_final_reg_1351   |   32   |
|    or_ln112_reg_1135    |    1   |
|   output_read_reg_1073  |   64   |
| select_ln112_2_reg_1118 |    6   |
| select_ln112_7_reg_1203 |    5   |
|  select_ln112_reg_1112  |    4   |
| select_ln113_1_reg_1146 |   64   |
| select_ln113_2_reg_1152 |   64   |
| select_ln113_3_reg_1158 |   11   |
| select_ln113_4_reg_1208 |    4   |
| select_ln113_5_reg_1213 |    6   |
|  select_ln113_reg_1163  |    4   |
|      tmp_4_reg_1285     |    8   |
|      tmp_5_reg_1308     |    8   |
|       tmp_reg_1228      |    8   |
|      tmp_s_reg_1244     |    8   |
|  trunc_ln121_1_reg_1249 |   23   |
|   trunc_ln121_reg_1233  |   23   |
|  trunc_ln122_1_reg_1313 |   23   |
|   trunc_ln122_reg_1290  |   23   |
|       v0_reg_1264       |   32   |
|       v1_reg_1238       |   32   |
|       v2_reg_1328       |   32   |
|       v3_reg_1295       |   32   |
+-------------------------+--------+
|          Total          |  1063  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|   grp_writeresp_fu_176   |  p0  |   2  |   1  |    2   |
| indvar_flatten59_reg_192 |  p0  |   2  |   9  |   18   ||    9    |
|         c_reg_204        |  p0  |   2  |   5  |   10   ||    9    |
|  indvar_flatten_reg_216  |  p0  |   2  |   6  |   12   ||    9    |
|         i_reg_228        |  p0  |   2  |   4  |    8   ||    9    |
|         j_reg_240        |  p0  |   2  |   4  |    8   ||    9    |
|        grp_fu_252        |  p0  |   5  |  32  |   160  ||    27   |
|        grp_fu_252        |  p1  |   3  |  32  |   96   ||    15   |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   314  ||  14.335 ||    87   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  1938  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   14   |    -   |   87   |
|  Register |    -   |  1063  |    -   |
+-----------+--------+--------+--------+
|   Total   |   14   |  1063  |  2025  |
+-----------+--------+--------+--------+
