initSidebarItems({"enum":[["CSSON_A","Clock security system enable"],["HSEBYP_A","HSE clock bypass"],["HSION_A","Internal high-speed clock enable"],["HSIRDY_A","Internal high-speed clock ready flag"]],"struct":[["CR_SPEC","clock control register"],["CSSON_R","Field `CSSON` reader - Clock security system enable"],["CSSON_W","Field `CSSON` writer - Clock security system enable"],["HSEBYP_R","Field `HSEBYP` reader - HSE clock bypass"],["HSEBYP_W","Field `HSEBYP` writer - HSE clock bypass"],["HSEON_W","Field `HSEON` writer - HSE clock enable"],["HSICAL_R","Field `HSICAL` reader - Internal high-speed clock calibration"],["HSION_R","Field `HSION` reader - Internal high-speed clock enable"],["HSION_W","Field `HSION` writer - Internal high-speed clock enable"],["HSIRDY_R","Field `HSIRDY` reader - Internal high-speed clock ready flag"],["HSITRIM_R","Field `HSITRIM` reader - Internal high-speed clock trimming"],["HSITRIM_W","Field `HSITRIM` writer - Internal high-speed clock trimming"],["PLLI2SON_W","Field `PLLI2SON` writer - PLLI2S enable"],["PLLON_W","Field `PLLON` writer - Main PLL (PLL) enable"],["R","Register `CR` reader"],["W","Register `CR` writer"]],"type":[["HSEON_A","HSE clock enable"],["HSEON_R","Field `HSEON` reader - HSE clock enable"],["HSERDY_A","HSE clock ready flag"],["HSERDY_R","Field `HSERDY` reader - HSE clock ready flag"],["PLLI2SON_A","PLLI2S enable"],["PLLI2SON_R","Field `PLLI2SON` reader - PLLI2S enable"],["PLLI2SRDY_A","PLLI2S clock ready flag"],["PLLI2SRDY_R","Field `PLLI2SRDY` reader - PLLI2S clock ready flag"],["PLLON_A","Main PLL (PLL) enable"],["PLLON_R","Field `PLLON` reader - Main PLL (PLL) enable"],["PLLRDY_A","Main PLL (PLL) clock ready flag"],["PLLRDY_R","Field `PLLRDY` reader - Main PLL (PLL) clock ready flag"]]});