{
   "ActiveEmotionalView":"Default View",
   "Addressing View_Layers":"/pll_0_clk_out1:false|/pll_0_clk_out3:false|/pll_0_clk_out2:false|/rst_0_peripheral_aresetn:false|/axis_red_pitaya_dac_0_dac_clk:false|/axis_red_pitaya_dac_0_dac_rst:false|",
   "Addressing View_ScaleFactor":"1.0",
   "Addressing View_TopLeft":"-73,-286",
   "Color Coded_ScaleFactor":"0.529094",
   "Color Coded_TopLeft":"-164,-180",
   "Default View_Layers":"/pll_0_clk_out1:true|/pll_0_clk_out3:true|/pll_0_clk_out2:true|/rst_0_peripheral_aresetn:true|/axis_red_pitaya_dac_0_dac_clk:true|/axis_red_pitaya_dac_0_dac_rst:true|",
   "Default View_ScaleFactor":"1.23099",
   "Default View_TopLeft":"-279,50",
   "Display-PortTypeClock":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_Layers":"/pll_0_clk_out1:true|/rst_0_peripheral_aresetn:true|",
   "Grouping and No Loops_ScaleFactor":"0.406789",
   "Grouping and No Loops_TopLeft":"-588,2",
   "Interfaces View_Layers":"/pll_0_clk_out1:false|/rst_0_peripheral_aresetn:false|",
   "Interfaces View_ScaleFactor":"0.87763",
   "Interfaces View_TopLeft":"-165,-271",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port Vp_Vn -pg 1 -lvl 0 -x 0 -y 330 -defaultsOSRD
preplace port Vaux0 -pg 1 -lvl 0 -x 0 -y 150 -defaultsOSRD
preplace port Vaux1 -pg 1 -lvl 0 -x 0 -y 180 -defaultsOSRD
preplace port Vaux9 -pg 1 -lvl 0 -x 0 -y 300 -defaultsOSRD
preplace port Vaux8 -pg 1 -lvl 0 -x 0 -y 270 -defaultsOSRD
preplace port DDR -pg 1 -lvl 7 -x 2020 -y 250 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 7 -x 2020 -y 280 -defaultsOSRD
preplace port port-id_adc_clk_p_i -pg 1 -lvl 0 -x 0 -y 240 -defaultsOSRD
preplace port port-id_adc_clk_n_i -pg 1 -lvl 0 -x 0 -y 210 -defaultsOSRD
preplace port port-id_adc_enc_p_o -pg 1 -lvl 7 -x 2020 -y 530 -defaultsOSRD
preplace port port-id_adc_enc_n_o -pg 1 -lvl 7 -x 2020 -y 340 -defaultsOSRD
preplace port port-id_adc_csn_o -pg 1 -lvl 2:w -x 640 -y 120 -defaultsOSRD -top
preplace port port-id_dac_clk_o -pg 1 -lvl 7 -x 2020 -y 380 -defaultsOSRD
preplace port port-id_dac_rst_o -pg 1 -lvl 7 -x 2020 -y 410 -defaultsOSRD
preplace port port-id_dac_sel_o -pg 1 -lvl 7 -x 2020 -y 440 -defaultsOSRD
preplace port port-id_dac_wrt_o -pg 1 -lvl 7 -x 2020 -y 470 -defaultsOSRD
preplace portBus adc_dat_a_i -pg 1 -lvl 0 -x 0 -y 1080 -defaultsOSRD
preplace portBus adc_dat_b_i -pg 1 -lvl 0 -x 0 -y 1110 -defaultsOSRD
preplace portBus dac_dat_o -pg 1 -lvl 7 -x 2020 -y 500 -defaultsOSRD
preplace portBus dac_pwm_o -pg 1 -lvl 7 -x 2020 -y 150 -defaultsOSRD
preplace portBus exp_p_tri_io -pg 1 -lvl 7 -x 2020 -y 210 -defaultsOSRD
preplace portBus exp_n_tri_io -pg 1 -lvl 7 -x 2020 -y 180 -defaultsOSRD
preplace portBus led_o -pg 1 -lvl 7 -x 2020 -y 310 -defaultsOSRD
preplace inst pll_0 -pg 1 -lvl 1 -x 130 -y 170 -swap {0 1 2 6 3 5 4} -defaultsOSRD -pinDir CLK_IN1_D left -pinY CLK_IN1_D 20L -pinDir CLK_IN1_D.clk_in1_n left -pinY CLK_IN1_D.clk_in1_n 40L -pinDir CLK_IN1_D.clk_in1_p left -pinY CLK_IN1_D.clk_in1_p 70L -pinDir clk_out1 right -pinY clk_out1 490R -pinDir clk_out2 right -pinY clk_out2 20R -pinDir clk_out3 right -pinY clk_out3 130R -pinDir locked right -pinY locked 110R
preplace inst ps_0 -pg 1 -lvl 5 -x 1490 -y 230 -swap {20 1 2 3 0 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 4 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129} -defaultsOSRD -pinDir GPIO_0 right -pinY GPIO_0 70R -pinDir DDR right -pinY DDR 20R -pinDir FIXED_IO right -pinY FIXED_IO 50R -pinDir SPI_0 right -pinY SPI_0 90R -pinDir USBIND_0 right -pinY USBIND_0 110R -pinDir M_AXI_GP0 right -pinY M_AXI_GP0 130R -pinDir S_AXI_ACP left -pinY S_AXI_ACP 130L -pinDir M_AXI_GP0_ACLK left -pinY M_AXI_GP0_ACLK 150L -pinDir S_AXI_ACP_ACLK left -pinY S_AXI_ACP_ACLK 170L -pinDir FCLK_CLK0 right -pinY FCLK_CLK0 150R -pinDir FCLK_RESET0_N right -pinY FCLK_RESET0_N 170R
preplace inst const_0 -pg 1 -lvl 4 -x 1110 -y 720 -defaultsOSRD -pinBusDir dout right -pinBusY dout 20R
preplace inst rst_0 -pg 1 -lvl 5 -x 1490 -y 680 -swap {1 2 3 4 0 6 7 8 9 5} -defaultsOSRD -pinDir slowest_sync_clk left -pinY slowest_sync_clk 40L -pinDir ext_reset_in left -pinY ext_reset_in 60L -pinDir aux_reset_in left -pinY aux_reset_in 80L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 100L -pinDir dcm_locked left -pinY dcm_locked 20L -pinDir mb_reset right -pinY mb_reset 40R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 60R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 80R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 100R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 20R
preplace inst slice_0 -pg 1 -lvl 1 -x 130 -y 860 -swap {1 0} -defaultsOSRD -pinBusDir din right -pinBusY din 40R -pinBusDir dout right -pinBusY dout 20R
preplace inst slice_1 -pg 1 -lvl 3 -x 810 -y 360 -defaultsOSRD -pinBusDir din left -pinBusY din 20L -pinBusDir dout right -pinBusY dout 20R
preplace inst slice_2 -pg 1 -lvl 2 -x 460 -y 1250 -defaultsOSRD -pinBusDir din left -pinBusY din 20L -pinBusDir dout right -pinBusY dout 20R
preplace inst slice_3 -pg 1 -lvl 3 -x 810 -y 460 -defaultsOSRD -pinBusDir din left -pinBusY din 20L -pinBusDir dout right -pinBusY dout 20R
preplace inst const_1 -pg 1 -lvl 3 -x 810 -y 560 -defaultsOSRD -pinBusDir dout right -pinBusY dout 20R
preplace inst writer_0 -pg 1 -lvl 4 -x 1110 -y 340 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 24 21 22 23 25} -defaultsOSRD -pinDir s_axis left -pinY s_axis 20L -pinDir m_axi right -pinY m_axi 20R -pinDir aclk left -pinY aclk 240L -pinDir aresetn left -pinY aresetn 40L -pinBusDir min_addr left -pinBusY min_addr 140L -pinBusDir cfg_data left -pinBusY cfg_data 220L -pinBusDir sts_data right -pinBusY sts_data 240R
preplace inst slice_4 -pg 1 -lvl 1 -x 130 -y 980 -defaultsOSRD -pinBusDir din right -pinBusY din 20R -pinBusDir dout right -pinBusY dout 40R
preplace inst slice_5 -pg 1 -lvl 2 -x 460 -y 580 -defaultsOSRD -pinBusDir din left -pinBusY din 20L -pinBusDir dout right -pinBusY dout 20R
preplace inst ADC_1 -pg 1 -lvl 2 -x 460 -y 720 -swap {0 1 2 3 6 5 8 9 7 4 10 11 12 13} -defaultsOSRD -pinDir m_axis right -pinY m_axis 20R -pinDir aclk left -pinY aclk 20L -pinDir aresetn left -pinY aresetn 60L -pinDir adc_csn right -pinY adc_csn 40R -pinBusDir adc_dat_a left -pinBusY adc_dat_a 360L -pinBusDir adc_dat_b left -pinBusY adc_dat_b 390L -pinBusDir trigger_level left -pinBusY trigger_level 300L -pinDir reset_trigger left -pinY reset_trigger 40L -pinDir reset_max_sum left -pinY reset_max_sum 450L -pinBusDir max_sum_out right -pinBusY max_sum_out 180R -pinBusDir trigged_by_out right -pinBusY trigged_by_out 200R -pinBusDir trigged_when right -pinBusY trigged_when 220R
preplace inst axis_decimator_0 -pg 1 -lvl 3 -x 810 -y 980 -defaultsOSRD -pinDir m_axis right -pinY m_axis 20R -pinDir s_axis left -pinY s_axis 20L -pinDir aclk left -pinY aclk 40L -pinDir aresetn left -pinY aresetn 60L -pinBusDir cfg_data left -pinBusY cfg_data 290L
preplace inst slice_6 -pg 1 -lvl 1 -x 130 -y 740 -swap {1 0} -defaultsOSRD -pinBusDir din right -pinBusY din 40R -pinBusDir dout right -pinBusY dout 20R
preplace inst slice_7 -pg 1 -lvl 1 -x 130 -y 1150 -swap {1 0} -defaultsOSRD -pinBusDir din right -pinBusY din 40R -pinBusDir dout right -pinBusY dout 20R
preplace inst axi_hub_modified_0 -pg 1 -lvl 6 -x 1870 -y 580 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 25 24 26} -defaultsOSRD -pinDir s_axi left -pinY s_axi 20L -pinDir aclk left -pinY aclk 40L -pinDir aresetn left -pinY aresetn 120L -pinBusDir cfg_data left -pinBusY cfg_data 60L -pinBusDir sts_data left -pinBusY sts_data 300L
preplace inst xlconcat_0 -pg 1 -lvl 5 -x 1490 -y 860 -defaultsOSRD -pinBusDir In0 left -pinBusY In0 20L -pinBusDir In1 left -pinBusY In1 40L -pinBusDir In2 left -pinBusY In2 60L -pinBusDir In3 left -pinBusY In3 80L -pinBusDir dout right -pinBusY dout 20R
preplace inst axis_red_pitaya_dac_0 -pg 1 -lvl 6 -x 1870 -y 360 -swap {0 1 2 3 6 4 5 7 8 9 10 11 12} -defaultsOSRD -pinDir s_axis left -pinY s_axis 60L -pinDir aclk left -pinY aclk 120L -pinDir ddr_clk left -pinY ddr_clk 80L -pinDir wrt_clk left -pinY wrt_clk 100L -pinDir locked left -pinY locked 140L -pinDir dac_clk right -pinY dac_clk 20R -pinDir dac_rst right -pinY dac_rst 50R -pinDir dac_sel right -pinY dac_sel 80R -pinDir dac_wrt right -pinY dac_wrt 110R -pinBusDir dac_dat right -pinBusY dac_dat 140R
preplace inst axis_constant_0 -pg 1 -lvl 5 -x 1490 -y 1020 -defaultsOSRD -pinDir m_axis right -pinY m_axis 20R -pinDir aclk left -pinY aclk 20L -pinBusDir cfg_data left -pinBusY cfg_data 40L
preplace inst xlconstant_0 -pg 1 -lvl 4 -x 1110 -y 1040 -defaultsOSRD -pinBusDir dout right -pinBusY dout 20R
preplace inst axis_dwidth_converter_0 -pg 1 -lvl 3 -x 810 -y 700 -defaultsOSRD -pinDir S_AXIS left -pinY S_AXIS 40L -pinDir M_AXIS right -pinY M_AXIS 20R -pinDir aclk left -pinY aclk 60L -pinDir aresetn left -pinY aresetn 80L
preplace netloc ADC_1_adc_csn 1 2 1 640 120n
preplace netloc ADC_1_max_sum_out 1 2 3 N 900 NJ 900 NJ
preplace netloc ADC_1_trigged_by_out 1 2 3 N 920 NJ 920 NJ
preplace netloc ADC_1_trigged_when 1 2 3 N 940 NJ 940 NJ
preplace netloc adc_clk_n_i_1 1 0 1 NJ 210
preplace netloc adc_clk_p_i_1 1 0 1 NJ 240
preplace netloc adc_dat_a_i_1 1 0 2 NJ 1080 NJ
preplace netloc adc_dat_b_i_1 1 0 2 NJ 1110 NJ
preplace netloc axis_red_pitaya_dac_0_dac_clk 1 6 1 NJ 380
preplace netloc axis_red_pitaya_dac_0_dac_dat 1 6 1 NJ 500
preplace netloc axis_red_pitaya_dac_0_dac_rst 1 6 1 NJ 410
preplace netloc axis_red_pitaya_dac_0_dac_sel 1 6 1 NJ 440
preplace netloc axis_red_pitaya_dac_0_dac_wrt 1 6 1 NJ 470
preplace netloc const_0_dout 1 4 1 NJ 740
preplace netloc const_1_dout 1 3 1 960J 560n
preplace netloc hub_0_cfg_data 1 1 5 260 540 680 640 NJ 640 NJ 640 NJ
preplace netloc pll_0_clk_out1 1 1 5 240 660 680 660 980 660 1260 480 1700
preplace netloc pll_0_clk_out2 1 1 5 NJ 190 NJ 190 NJ 190 NJ 190 1740
preplace netloc pll_0_clk_out3 1 1 5 NJ 300 NJ 300 NJ 300 1280J 460 N
preplace netloc pll_0_locked 1 1 5 NJ 280 NJ 280 NJ 280 1300 500 NJ
preplace netloc rst_0_peripheral_aresetn 1 5 1 N 700
preplace netloc slice_0_dout 1 1 2 280 680 660
preplace netloc slice_1_dout 1 3 1 NJ 380
preplace netloc slice_2_dout 1 2 1 N 1270
preplace netloc slice_3_dout 1 3 1 NJ 480
preplace netloc slice_4_dout 1 1 1 N 1020
preplace netloc slice_6_dout 1 1 1 N 760
preplace netloc slice_7_dout 1 1 1 N 1170
preplace netloc writer_0_sts_data 1 4 1 1240 580n
preplace netloc xlconcat_0_dout 1 5 1 N 880
preplace netloc xlconstant_0_dout 1 4 1 NJ 1060
preplace netloc axis_constant_0_m_axis 1 5 1 1720 420n
preplace netloc ps_0_DDR 1 5 2 NJ 250 NJ
preplace netloc ps_0_FIXED_IO 1 5 2 NJ 280 NJ
preplace netloc ps_0_M_AXI_GP0 1 5 1 1680 360n
preplace netloc writer_0_m_axi 1 4 1 N 360
preplace netloc axis_dwidth_converter_0_M_AXIS 1 3 1 940 360n
preplace netloc ADC_1_m_axis 1 2 1 N 740
levelinfo -pg 1 0 130 460 810 1110 1490 1870 2020
pagesize -pg 1 -db -bbox -sgen -170 0 2180 1330
",
   "No Loops_ScaleFactor":"0.500322",
   "No Loops_TopLeft":"-412,4",
   "Reduced Jogs_ExpandedHierarchyInLayout":"",
   "Reduced Jogs_Layers":"/pll_0_clk_out1:true|/rst_0_peripheral_aresetn:true|",
   "Reduced Jogs_Layout":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port Vp_Vn -pg 1 -lvl 0 -x 0 -y 270 -defaultsOSRD
preplace port Vaux0 -pg 1 -lvl 0 -x 0 -y 150 -defaultsOSRD
preplace port Vaux1 -pg 1 -lvl 0 -x 0 -y 180 -defaultsOSRD
preplace port Vaux9 -pg 1 -lvl 0 -x 0 -y 240 -defaultsOSRD
preplace port Vaux8 -pg 1 -lvl 0 -x 0 -y 210 -defaultsOSRD
preplace port DDR -pg 1 -lvl 7 -x 2020 -y 890 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 7 -x 2020 -y 920 -defaultsOSRD
preplace port port-id_adc_clk_p_i -pg 1 -lvl 0 -x 0 -y 770 -defaultsOSRD
preplace port port-id_adc_clk_n_i -pg 1 -lvl 0 -x 0 -y 740 -defaultsOSRD
preplace port port-id_adc_enc_p_o -pg 1 -lvl 7 -x 2020 -y 300 -defaultsOSRD
preplace port port-id_adc_enc_n_o -pg 1 -lvl 7 -x 2020 -y 270 -defaultsOSRD
preplace port port-id_adc_csn_o -pg 1 -lvl 2:w -x 640 -y 120 -defaultsOSRD -top
preplace port port-id_dac_clk_o -pg 1 -lvl 7 -x 2020 -y 1420 -defaultsOSRD
preplace port port-id_dac_rst_o -pg 1 -lvl 7 -x 2020 -y 1450 -defaultsOSRD
preplace port port-id_dac_sel_o -pg 1 -lvl 7 -x 2020 -y 1480 -defaultsOSRD
preplace port port-id_dac_wrt_o -pg 1 -lvl 7 -x 2020 -y 1510 -defaultsOSRD
preplace portBus adc_dat_a_i -pg 1 -lvl 0 -x 0 -y 310 -defaultsOSRD
preplace portBus adc_dat_b_i -pg 1 -lvl 0 -x 0 -y 340 -defaultsOSRD
preplace portBus dac_dat_o -pg 1 -lvl 7 -x 2020 -y 1540 -defaultsOSRD
preplace portBus dac_pwm_o -pg 1 -lvl 7 -x 2020 -y 150 -defaultsOSRD
preplace portBus exp_p_tri_io -pg 1 -lvl 7 -x 2020 -y 210 -defaultsOSRD
preplace portBus exp_n_tri_io -pg 1 -lvl 7 -x 2020 -y 180 -defaultsOSRD
preplace portBus led_o -pg 1 -lvl 7 -x 2020 -y 240 -defaultsOSRD
preplace inst pll_0 -pg 1 -lvl 1 -x 130 -y 700 -defaultsOSRD -pinY CLK_IN1_D 20L -pinY CLK_IN1_D.clk_in1_n 40L -pinY CLK_IN1_D.clk_in1_p 70L -pinY clk_out1 20R -pinY clk_out2 660R -pinY clk_out3 680R -pinY locked 700R
preplace inst ps_0 -pg 1 -lvl 5 -x 1450 -y 870 -swap {27 1 2 3 0 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 4 21 22 23 24 25 26 42 28 29 30 31 32 33 34 35 36 37 38 39 40 41 46 43 44 45 20 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129} -defaultsOSRD -pinY GPIO_0 130R -pinY DDR 20R -pinY FIXED_IO 50R -pinY SPI_0 150R -pinY USBIND_0 170R -pinY M_AXI_GP0 110R -pinY S_AXI_ACP 20L -pinY M_AXI_GP0_ACLK 190L -pinY S_AXI_ACP_ACLK 210L -pinY FCLK_CLK0 190R -pinY FCLK_RESET0_N 210R
preplace inst const_0 -pg 1 -lvl 4 -x 1110 -y 1180 -defaultsOSRD -pinBusY dout 20R
preplace inst rst_0 -pg 1 -lvl 5 -x 1450 -y 1160 -swap {0 1 2 4 3 6 7 8 9 5} -defaultsOSRD -pinY slowest_sync_clk 20L -pinY ext_reset_in 40L -pinY aux_reset_in 60L -pinY mb_debug_sys_rst 100L -pinY dcm_locked 80L -pinY mb_reset 40R -pinBusY bus_struct_reset 60R -pinBusY peripheral_reset 80R -pinBusY interconnect_aresetn 100R -pinBusY peripheral_aresetn 20R
preplace inst slice_0 -pg 1 -lvl 1 -x 130 -y 230 -defaultsOSRD -pinBusY din 20L -pinBusY dout 20R
preplace inst slice_1 -pg 1 -lvl 3 -x 840 -y 860 -defaultsOSRD -pinBusY din 20L -pinBusY dout 20R
preplace inst slice_2 -pg 1 -lvl 2 -x 460 -y 740 -defaultsOSRD -pinBusY din 20L -pinBusY dout 20R
preplace inst slice_3 -pg 1 -lvl 3 -x 840 -y 960 -defaultsOSRD -pinBusY din 20L -pinBusY dout 20R
preplace inst const_1 -pg 1 -lvl 3 -x 840 -y 1060 -defaultsOSRD -pinBusY dout 20R
preplace inst writer_0 -pg 1 -lvl 4 -x 1110 -y 520 -defaultsOSRD -pinY s_axis 20L -pinY m_axi 370R -pinY aclk 300L -pinY aresetn 360L -pinBusY min_addr 460L -pinBusY cfg_data 560L -pinBusY sts_data 390R
preplace inst slice_4 -pg 1 -lvl 1 -x 130 -y 380 -defaultsOSRD -pinBusY din 20L -pinBusY dout 20R
preplace inst slice_5 -pg 1 -lvl 2 -x 460 -y 840 -defaultsOSRD -pinBusY din 20L -pinBusY dout 20R
preplace inst ADC_1 -pg 1 -lvl 2 -x 460 -y 270 -swap {0 1 2 10 3 5 4 6 7 8 9 11 12 13} -defaultsOSRD -pinY m_axis 20R -pinY aclk 350L -pinY aresetn 20L -pinY adc_csn 40R -pinBusY adc_dat_a 40L -pinBusY adc_dat_b 70L -pinBusY trigger_level 130L -pinY reset_trigger 230L -pinY reset_max_sum 330L -pinBusY max_sum_out 60R -pinBusY trigged_by_out 80R -pinBusY trigged_when 100R
preplace inst axis_decimator_0 -pg 1 -lvl 3 -x 840 -y 680 -defaultsOSRD -pinY m_axis 20R -pinY s_axis 20L -pinY aclk 40L -pinY aresetn 60L -pinBusY cfg_data 80L
preplace inst slice_6 -pg 1 -lvl 1 -x 130 -y 480 -defaultsOSRD -pinBusY din 20L -pinBusY dout 20R
preplace inst slice_7 -pg 1 -lvl 1 -x 130 -y 580 -defaultsOSRD -pinBusY din 20L -pinBusY dout 20R
preplace inst axi_hub_modified_0 -pg 1 -lvl 6 -x 1850 -y 960 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 26 24 25 23} -defaultsOSRD -pinY s_axi 20L -pinY aclk 300L -pinY aresetn 220L -pinBusY cfg_data 300R -pinBusY sts_data 40L
preplace inst xlconcat_0 -pg 1 -lvl 5 -x 1450 -y 170 -swap {3 0 1 2 4} -defaultsOSRD -pinBusY In0 620L -pinBusY In1 20L -pinBusY In2 40L -pinBusY In3 60L -pinBusY dout 620R
preplace inst axis_red_pitaya_dac_0 -pg 1 -lvl 6 -x 1850 -y 1400 -defaultsOSRD -pinY s_axis 60L -pinY aclk 80L -pinY ddr_clk 100L -pinY wrt_clk 120L -pinY locked 140L -pinY dac_clk 20R -pinY dac_rst 50R -pinY dac_sel 80R -pinY dac_wrt 110R -pinBusY dac_dat 140R
preplace inst axis_constant_0 -pg 1 -lvl 5 -x 1450 -y 1440 -defaultsOSRD -pinY m_axis 20R -pinY aclk 20L -pinBusY cfg_data 40L
preplace inst xlconstant_0 -pg 1 -lvl 4 -x 1110 -y 1460 -defaultsOSRD -pinBusY dout 20R
preplace inst axis_dwidth_converter_0 -pg 1 -lvl 3 -x 840 -y 270 -defaultsOSRD -pinY S_AXIS 20L -pinY M_AXIS 270R -pinY M_AXIS.m_axis_tvalid 290R -pinY M_AXIS.m_axis_tready 310R -pinY M_AXIS.m_axis_tdata 330R -pinY aclk 310L -pinY aresetn 330L
preplace netloc ADC_1_adc_csn 1 2 1 640 120n
preplace netloc ADC_1_max_sum_out 1 2 3 660 190 NJ 190 NJ
preplace netloc ADC_1_trigged_by_out 1 2 3 680 210 NJ 210 NJ
preplace netloc ADC_1_trigged_when 1 2 3 700 230 NJ 230 NJ
preplace netloc adc_clk_n_i_1 1 0 1 NJ 740
preplace netloc adc_clk_p_i_1 1 0 1 NJ 770
preplace netloc adc_dat_a_i_1 1 0 2 NJ 310 NJ
preplace netloc adc_dat_b_i_1 1 0 2 NJ 340 NJ
preplace netloc axis_red_pitaya_dac_0_dac_clk 1 6 1 NJ 1420
preplace netloc axis_red_pitaya_dac_0_dac_dat 1 6 1 NJ 1540
preplace netloc axis_red_pitaya_dac_0_dac_rst 1 6 1 NJ 1450
preplace netloc axis_red_pitaya_dac_0_dac_sel 1 6 1 NJ 1480
preplace netloc axis_red_pitaya_dac_0_dac_wrt 1 6 1 NJ 1510
preplace netloc const_0_dout 1 4 1 NJ 1200
preplace netloc const_1_dout 1 3 1 NJ 1080
preplace netloc hub_0_cfg_data 1 0 7 20 660 240 920 700 1320 NJ 1320 NJ 1320 NJ 1320 2000
preplace netloc pll_0_clk_out1 1 1 5 260 680 640 820 980 1140 1240 1340 1700
preplace netloc pll_0_clk_out2 1 1 5 NJ 1360 NJ 1360 NJ 1360 NJ 1360 1680
preplace netloc pll_0_clk_out3 1 1 5 NJ 1380 NJ 1380 NJ 1380 NJ 1380 1660
preplace netloc pll_0_locked 1 1 5 NJ 1400 NJ 1400 NJ 1400 1260 1400 1640J
preplace netloc rst_0_peripheral_aresetn 1 5 1 N 1180
preplace netloc slice_0_dout 1 1 2 280 700 700
preplace netloc slice_1_dout 1 3 1 NJ 880
preplace netloc slice_2_dout 1 2 1 NJ 760
preplace netloc slice_3_dout 1 3 1 NJ 980
preplace netloc slice_4_dout 1 1 1 NJ 400
preplace netloc slice_6_dout 1 1 1 NJ 500
preplace netloc slice_7_dout 1 1 1 NJ 600
preplace netloc writer_0_sts_data 1 4 1 1240 790n
preplace netloc xlconcat_0_dout 1 5 1 1700 790n
preplace netloc xlconstant_0_dout 1 4 1 NJ 1480
preplace netloc axis_constant_0_m_axis 1 5 1 N 1460
preplace netloc ps_0_DDR 1 5 2 NJ 890 NJ
preplace netloc ps_0_FIXED_IO 1 5 2 NJ 920 NJ
preplace netloc ps_0_M_AXI_GP0 1 5 1 N 980
preplace netloc writer_0_m_axi 1 4 1 N 890
preplace netloc axis_dwidth_converter_0_M_AXIS 1 3 1 N 540
preplace netloc ADC_1_m_axis 1 2 1 N 290
levelinfo -pg 1 0 130 460 840 1110 1450 1850 2020
pagesize -pg 1 -db -bbox -sgen -170 0 2180 1600
",
   "Reduced Jogs_ScaleFactor":"0.435367",
   "Reduced Jogs_TopLeft":"-556,2",
   "guistr":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port Vp_Vn -pg 1 -lvl 0 -x -120 -y 140 -defaultsOSRD
preplace port Vaux0 -pg 1 -lvl 0 -x -120 -y 20 -defaultsOSRD
preplace port Vaux1 -pg 1 -lvl 0 -x -120 -y 50 -defaultsOSRD
preplace port Vaux9 -pg 1 -lvl 0 -x -120 -y 110 -defaultsOSRD
preplace port Vaux8 -pg 1 -lvl 0 -x -120 -y 80 -defaultsOSRD
preplace port DDR -pg 1 -lvl 8 -x 2470 -y 250 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 8 -x 2470 -y 280 -defaultsOSRD
preplace port port-id_adc_clk_p_i -pg 1 -lvl 0 -x -120 -y 200 -defaultsOSRD
preplace port port-id_adc_clk_n_i -pg 1 -lvl 0 -x -120 -y 170 -defaultsOSRD
preplace port port-id_adc_enc_p_o -pg 1 -lvl 8 -x 2470 -y 310 -defaultsOSRD
preplace port port-id_adc_enc_n_o -pg 1 -lvl 8 -x 2470 -y 170 -defaultsOSRD
preplace port port-id_adc_csn_o -pg 1 -lvl 8 -x 2470 -y 200 -defaultsOSRD
preplace port port-id_dac_clk_o -pg 1 -lvl 8 -x 2470 -y 340 -defaultsOSRD
preplace port port-id_dac_rst_o -pg 1 -lvl 8 -x 2470 -y 370 -defaultsOSRD
preplace port port-id_dac_sel_o -pg 1 -lvl 8 -x 2470 -y 400 -defaultsOSRD
preplace port port-id_dac_wrt_o -pg 1 -lvl 8 -x 2470 -y 430 -defaultsOSRD
preplace portBus adc_dat_a_i -pg 1 -lvl 0 -x -120 -y 340 -defaultsOSRD
preplace portBus adc_dat_b_i -pg 1 -lvl 0 -x -120 -y 370 -defaultsOSRD
preplace portBus dac_dat_o -pg 1 -lvl 8 -x 2470 -y 20 -defaultsOSRD
preplace portBus dac_pwm_o -pg 1 -lvl 8 -x 2470 -y 50 -defaultsOSRD
preplace portBus exp_p_tri_io -pg 1 -lvl 8 -x 2470 -y 110 -defaultsOSRD
preplace portBus exp_n_tri_io -pg 1 -lvl 8 -x 2470 -y 80 -defaultsOSRD
preplace portBus led_o -pg 1 -lvl 8 -x 2470 -y 140 -defaultsOSRD
preplace inst pll_0 -pg 1 -lvl 1 -x 110 -y 170 -swap {0 1 2 4 5 6 3} -defaultsOSRD
preplace inst ps_0 -pg 1 -lvl 6 -x 1940 -y 330 -swap {20 1 2 3 0 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 4 21 22 23 24 25 26 42 28 29 30 31 32 33 34 35 36 37 38 39 40 41 46 43 44 45 27 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129} -defaultsOSRD
preplace inst const_0 -pg 1 -lvl 5 -x 1570 -y 530 -defaultsOSRD
preplace inst rst_0 -pg 1 -lvl 6 -x 1940 -y 570 -swap {0 1 2 3 4 6 7 8 9 5} -defaultsOSRD
preplace inst const_1 -pg 1 -lvl 4 -x 1290 -y 370 -defaultsOSRD
preplace inst ADC_1 -pg 1 -lvl 2 -x 630 -y 420 -defaultsOSRD
preplace inst axi_hub_modified_0 -pg 1 -lvl 7 -x 2290 -y 430 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 26 24 25 23} -defaultsOSRD
preplace inst ram_writer_0 -pg 1 -lvl 5 -x 1570 -y 320 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 25 22 23 24 26} -defaultsOSRD
preplace inst cfg_unpack_0 -pg 1 -lvl 1 -x 110 -y 500 -defaultsOSRD
preplace inst sts_pack_0 -pg 1 -lvl 3 -x 1030 -y 430 -defaultsOSRD
preplace netloc ADC_1_adc_csn 1 2 6 840J 200 NJ 200 N 200 NJ 200 NJ 200 NJ
preplace netloc ADC_1_cur_adc 1 2 1 N 390
preplace netloc ADC_1_cur_sample 1 2 1 N 410
preplace netloc ADC_1_first_trigged 1 2 1 NJ 470
preplace netloc ADC_1_last_detrigged 1 2 1 N 450
preplace netloc ADC_1_max_sum_out 1 2 1 NJ 430
preplace netloc ADC_1_samples_sent 1 2 1 N 490
preplace netloc ADC_1_trigger_activated 1 2 1 N 510
preplace netloc ADC_1_triggers_count 1 2 1 N 530
preplace netloc adc_clk_n_i_1 1 0 1 NJ 170
preplace netloc adc_clk_p_i_1 1 0 1 -100J 190n
preplace netloc adc_dat_a_i_1 1 0 2 -90J 310 310J
preplace netloc adc_dat_b_i_1 1 0 2 -100J 300 350J
preplace netloc const_0_dout 1 5 1 1720J 530n
preplace netloc const_1_dout 1 4 1 1420 340n
preplace netloc hub_0_cfg_data 1 0 8 -80 80 N 80 NJ 80 NJ 80 N 80 NJ 80 NJ 80 2440
preplace netloc pll_0_clk_out1 1 1 6 350 200 830 220 N 220 1390 430 1750 460 N
preplace netloc pll_0_locked 1 1 5 NJ 140 NJ 140 NJ 140 N 140 1730
preplace netloc ram_writer_0_sts_data 1 2 4 860 270 NJ 270 1370 420 1720
preplace netloc rst_0_peripheral_aresetn 1 6 1 2140 440n
preplace netloc cfg_unpack_0_limiter 1 1 1 360 410n
preplace netloc cfg_unpack_0_rst_adc_n 1 1 1 320 310n
preplace netloc cfg_unpack_0_rst_trg 1 1 1 380 450n
preplace netloc cfg_unpack_0_trg_value 1 1 1 370 430n
preplace netloc cfg_unpack_0_rx_addr 1 1 4 340 210 NJ 210 NJ 210 1420J
preplace netloc cfg_unpack_0_rst_axis_writer_n 1 1 4 300 230 N 230 N 230 1410J
preplace netloc cfg_unpack_0_nreset_max_sum 1 1 1 390 470n
preplace netloc cfg_unpack_0_bias_ch_B 1 1 1 350 390n
preplace netloc cfg_unpack_0_bias_ch_A 1 1 1 330 370n
preplace netloc sts_pack_0_sts_bus 1 3 4 1200 190 NJ 190 NJ 190 2140J
preplace netloc ADC_1_cur_adc_a 1 2 1 NJ 350
preplace netloc ADC_1_cur_adc_b 1 2 1 NJ 370
preplace netloc cfg_unpack_0_adc_mult_before_bias_a 1 1 1 400 490n
preplace netloc cfg_unpack_0_adc_mult_before_bias_b 1 1 1 410 510n
preplace netloc cfg_unpack_0_adc_mult_after_bias_a 1 1 1 420 530n
preplace netloc cfg_unpack_0_adc_mult_after_bias_b 1 1 1 430 550n
preplace netloc ADC_1_m_axis 1 2 3 850J 260 N 260 1400
preplace netloc ps_0_DDR 1 6 2 2130J 250 NJ
preplace netloc ps_0_FIXED_IO 1 6 2 NJ 280 NJ
preplace netloc ps_0_M_AXI_GP0 1 6 1 2130 320n
preplace netloc ram_writer_0_m_axi 1 5 1 NJ 310
levelinfo -pg 1 -120 110 630 1030 1290 1570 1940 2290 2470
pagesize -pg 1 -db -bbox -sgen -290 0 2630 910
"
}
0
