// Seed: 298708815
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  output id_3;
  inout id_2;
  input id_1;
  logic id_4;
  logic id_5;
  type_8(
      id_2, {id_4, id_1}
  ); type_9(
      1, {id_2 == 1'd0 - id_3, id_1}
  );
endmodule
