<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
<html><head><title>module ti.catalog.c6000.TMS320CDRA447</title>
<meta name="googlebot" content="noindex,nofollow">
<link rel="stylesheet" type="text/css" href="../../../src.css"/>
</head>
<body>
<pre class=src>
     1    <span class="comment">/*
</span>     2    <span class="comment"> * Copyright (c) 2016, Texas Instruments Incorporated
</span>     3    <span class="comment"> * All rights reserved.
</span>     4    <span class="comment"> *
</span>     5    <span class="comment"> * Redistribution and use in source and binary forms, with or without
</span>     6    <span class="comment"> * modification, are permitted provided that the following conditions
</span>     7    <span class="comment"> * are met:
</span>     8    <span class="comment"> *
</span>     9    <span class="comment"> * *  Redistributions of source code must retain the above copyright
</span>    10    <span class="comment"> *    notice, this list of conditions and the following disclaimer.
</span>    11    <span class="comment"> *
</span>    12    <span class="comment"> * *  Redistributions in binary form must reproduce the above copyright
</span>    13    <span class="comment"> *    notice, this list of conditions and the following disclaimer in the
</span>    14    <span class="comment"> *    documentation and/or other materials provided with the distribution.
</span>    15    <span class="comment"> *
</span>    16    <span class="comment"> * *  Neither the name of Texas Instruments Incorporated nor the names of
</span>    17    <span class="comment"> *    its contributors may be used to endorse or promote products derived
</span>    18    <span class="comment"> *    from this software without specific prior written permission.
</span>    19    <span class="comment"> *
</span>    20    <span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
</span>    21    <span class="comment"> * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
</span>    22    <span class="comment"> * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
</span>    23    <span class="comment"> * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR
</span>    24    <span class="comment"> * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
</span>    25    <span class="comment"> * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
</span>    26    <span class="comment"> * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
</span>    27    <span class="comment"> * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
</span>    28    <span class="comment"> * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
</span>    29    <span class="comment"> * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
</span>    30    <span class="comment"> * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
</span>    31    <span class="comment"> */</span>
    32    
    33    <span class="comment">/*
</span>    34    <span class="comment"> *  ======== TMS320CDRA447.xdc ========
</span>    35    <span class="comment"> *
</span>    36    <span class="comment"> */</span>
    37    
    38    <span class="xdoc">/*!
</span>    39    <span class="xdoc"> *  ======== TMS320CDRA447 ========
</span>    40    <span class="xdoc"> *  The DRA447 device data sheet module.
</span>    41    <span class="xdoc"> *
</span>    42    <span class="xdoc"> *  This module implements the xdc.platform.ICpuDataSheet interface and is
</span>    43    <span class="xdoc"> *  used by platforms to obtain "data sheet" information about this device.
</span>    44    <span class="xdoc"> */</span>
    45    <span class=key>metaonly</span> <span class=key>module</span> TMS320CDRA447 <span class=key>inherits</span> ITMS320CDRA44x
    46    {
    47    
    48        <span class=key>override</span> <span class=key>config</span> <span class=key>long</span> cacheSizeL2[string] = [
    49            [<span class="string">"0k"</span>,  0x00000],
    50            [<span class="string">"32k"</span>, 0x08000],
    51            [<span class="string">"64k"</span>, 0x10000],
    52            [<span class="string">"128k"</span>, 0x20000]
    53        ];
    54    
    55        <span class=key>override</span> <span class=key>readonly</span> <span class=key>config</span> ti.catalog.c6000.ICacheInfo.CacheDesc cacheMap[string] =  [
    56                 [<span class="string">'l1PMode'</span>,{desc:<span class="string">"L1P Cache"</span>,
    57                             base: 0x11E08000,
    58                             map : [[<span class="string">"0k"</span>,0x0000],
    59                                    [<span class="string">"4k"</span>,0x1000],
    60                                    [<span class="string">"8k"</span>,0x2000],
    61                                    [<span class="string">"16k"</span>,0x4000],
    62                                    [<span class="string">"32k"</span>,0x8000]],
    63                             defaultValue: <span class="string">"32k"</span>,
    64                             memorySection: <span class="string">"L1PSRAM"</span>}],
    65    
    66                     [<span class="string">'l1DMode'</span>,{desc:<span class="string">"L1D Cache"</span>,
    67                             base: 0x11F04000,
    68                             map : [[<span class="string">"0k"</span>,0x0000],
    69                                    [<span class="string">"4k"</span>,0x1000],
    70                                    [<span class="string">"8k"</span>,0x2000],
    71                                    [<span class="string">"16k"</span>,0x4000],
    72                                    [<span class="string">"32k"</span>,0x8000]],
    73                             defaultValue: <span class="string">"32k"</span>,
    74                             memorySection: <span class="string">"L1DSRAM"</span>}],
    75    
    76                 [<span class="string">'l2Mode'</span>,{desc:<span class="string">"L2 Cache"</span>,
    77                             base: 0x11800000,
    78                             map : [[<span class="string">"0k"</span>,0x0000],
    79                                    [<span class="string">"32k"</span>,0x8000],
    80                                    [<span class="string">"64k"</span>,0x10000],
    81                                    ],
    82                             defaultValue: <span class="string">"0k"</span>,
    83                             memorySection: <span class="string">"IRAM"</span>}],
    84    
    85        ];
    86    
    87    <span class=key>instance</span>:
    88    
    89        <span class="xdoc">/*!
</span>    90    <span class="xdoc">     *  ======== memMap ========
</span>    91    <span class="xdoc">     *  The default memory map for this device
</span>    92    <span class="xdoc">     */</span>
    93        <span class=key>override</span> <span class=key>config</span> xdc.platform.IPlatform.Memory memMap[string] = [
    94            [<span class="string">"IRAM"</span>, {
    95                comment:    <span class="string">"Internal 128KB UMAP0 memory"</span>,
    96                name:       <span class="string">"IRAM"</span>,
    97                base:       0x11800000,
    98                len:        0x00020000,
    99                space:      <span class="string">"code/data"</span>,
   100                access:     <span class="string">"RWX"</span>
   101            }],
   102    
   103            [<span class="string">"L1PSRAM"</span>, {
   104                comment:    <span class="string">"Internal 32KB RAM/CACHE L1 program memory"</span>,
   105                name:       <span class="string">"L1PSRAM"</span>,
   106                base:       0x11E08000,
   107                len:        0x00008000,
   108                space:      <span class="string">"code"</span>,
   109                access:     <span class="string">"RWX"</span>
   110            }],
   111    
   112            [<span class="string">"L1DSRAM"</span>, {
   113                comment:    <span class="string">"Internal 80KB RAM/CACHE L1 data memory"</span>,
   114                name:       <span class="string">"L1DSRAM"</span>,
   115                base:       0x11F04000,
   116                len:        0x00014000,
   117                space:      <span class="string">"data"</span>,
   118                access:     <span class="string">"RW"</span>
   119            }],
   120    
   121            [<span class="string">"ARM_RAM"</span>, {
   122                comment:    <span class="string">"Internal ARM RAM memory"</span>,
   123                name:       <span class="string">"ARM_RAM"</span>,
   124                base:       0x10008000,
   125                len:        0x00004000,
   126                space:      <span class="string">"data"</span>,
   127                access:     <span class="string">"RW"</span>
   128            }],
   129        ];
   130    
   131    };
</pre>
</body></html>
