0.7
2020.2
May 22 2025
00:13:55
C:/Users/Administrator/Desktop/project_7/project_7.sim/sim_1/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,uvm,,,,,,
C:/Users/Administrator/Desktop/project_7/project_7.srcs/sources_1/new/uart_rx.sv,1755246993,systemVerilog,,C:/Users/Administrator/Desktop/project_7/project_7.srcs/sources_1/new/uart_tx.sv,,uart_rx,,uvm,../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/Administrator/Desktop/project_7/project_7.srcs/sources_1/new/uart_tb.sv,1755247031,systemVerilog,,,C:/Users/Administrator/Desktop/project_7/project_7.srcs/sources_1/new/uart_tx.sv;C:/Users/Administrator/Desktop/project_7/project_7.srcs/sources_1/new/uart_rx.sv,uart_tb,,uvm,../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/Administrator/Desktop/project_7/project_7.srcs/sources_1/new/uart_tx.sv,1755246968,systemVerilog,,C:/Users/Administrator/Desktop/project_7/project_7.srcs/sources_1/new/uart_tb.sv,,uart_tx,,uvm,../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
