

================================================================
== Vitis HLS Report for 'dataflow_parent_loop_proc'
================================================================
* Date:           Mon Sep  4 23:11:41 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.268 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      924|      924|  9.240 us|  9.240 us|  924|  924|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_112_1  |      923|      923|        69|          -|          -|    16|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 3, States = { 2 3 4 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%ii_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %ii"   --->   Operation 5 'read' 'ii_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.cond17.i.i"   --->   Operation 6 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%jj = phi i5 %add_ln112, void %init_block_AB.i.i, i5 0, void %newFuncRoot" [gemm_systolic_array.cpp:112]   --->   Operation 7 'phi' 'jj' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (1.36ns)   --->   "%icmp_ln112 = icmp_eq  i5 %jj, i5 16" [gemm_systolic_array.cpp:112]   --->   Operation 8 'icmp' 'icmp_ln112' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 9 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln112 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @dataflow_parent_loop_str, i5 %jj, i5 16, i32 0" [gemm_systolic_array.cpp:112]   --->   Operation 10 'specdataflowpipeline' 'specdataflowpipeline_ln112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.78ns)   --->   "%add_ln112 = add i5 %jj, i5 1" [gemm_systolic_array.cpp:112]   --->   Operation 11 'add' 'add_ln112' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln112 = br i1 %icmp_ln112, void %init_block_AB.i.i, void %for.inc83.i.i.exitStub" [gemm_systolic_array.cpp:112]   --->   Operation 12 'br' 'br_ln112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 13 'ret' 'ret_ln0' <Predicate = (icmp_ln112)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.26>
ST_3 : Operation 14 [2/2] (7.26ns)   --->   "%call_ln112 = call void @dataflow_in_loop_VITIS_LOOP_112_1, i32 %A_0, i2 %ii_read, i32 %A_1, i32 %A_2, i32 %A_3, i32 %B_0, i5 %jj, i32 %B_1, i32 %B_2, i32 %B_3, i32 %C_3, i32 %C_2, i32 %C_1, i32 %C_0" [gemm_systolic_array.cpp:112]   --->   Operation 14 'call' 'call_ln112' <Predicate = (!icmp_ln112)> <Delay = 7.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%specloopname_ln117 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [gemm_systolic_array.cpp:117]   --->   Operation 15 'specloopname' 'specloopname_ln117' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_4 : Operation 16 [1/2] (0.00ns)   --->   "%call_ln112 = call void @dataflow_in_loop_VITIS_LOOP_112_1, i32 %A_0, i2 %ii_read, i32 %A_1, i32 %A_2, i32 %A_3, i32 %B_0, i5 %jj, i32 %B_1, i32 %B_2, i32 %B_3, i32 %C_3, i32 %C_2, i32 %C_1, i32 %C_0" [gemm_systolic_array.cpp:112]   --->   Operation 16 'call' 'call_ln112' <Predicate = (!icmp_ln112)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln112 = br void %for.cond17.i.i" [gemm_systolic_array.cpp:112]   --->   Operation 17 'br' 'br_ln112' <Predicate = (!icmp_ln112)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('jj', gemm_systolic_array.cpp:112) with incoming values : ('add_ln112', gemm_systolic_array.cpp:112) [17]  (1.59 ns)

 <State 2>: 1.78ns
The critical path consists of the following:
	'phi' operation ('jj', gemm_systolic_array.cpp:112) with incoming values : ('add_ln112', gemm_systolic_array.cpp:112) [17]  (0 ns)
	'add' operation ('add_ln112', gemm_systolic_array.cpp:112) [21]  (1.78 ns)

 <State 3>: 7.27ns
The critical path consists of the following:
	'call' operation ('call_ln112', gemm_systolic_array.cpp:112) to 'dataflow_in_loop_VITIS_LOOP_112_1' [25]  (7.27 ns)

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
