

================================================================
== Vivado HLS Report for 'Loop_2_proc'
================================================================
* Date:           Wed Jul 27 22:58:10 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.367 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    12673|    12673| 63.365 us | 63.365 us |  12673|  12673|   none  |
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |    12672|    12672|        11|          -|          -|  1152|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.18>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %out_last_V, float* %out_data, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_local_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %is_last_0_loc_0_i_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (2.18ns)   --->   "%is_last_0_loc_0_i_loc_read = call i1 @_ssdm_op_Read.ap_fifo.i1P(i1* %is_last_0_loc_0_i_loc)"   --->   Operation 16 'read' 'is_last_0_loc_0_i_loc_read' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 17 [1/1] (1.76ns)   --->   "br label %0" [firmware/myproject_axi.cpp:55]   --->   Operation 17 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.85>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%i1_0_i_i = phi i11 [ 0, %entry ], [ %i, %_ifconv ]"   --->   Operation 18 'phi' 'i1_0_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.88ns)   --->   "%icmp_ln55 = icmp eq i11 %i1_0_i_i, -896" [firmware/myproject_axi.cpp:55]   --->   Operation 19 'icmp' 'icmp_ln55' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1152, i64 1152, i64 1152)"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.63ns)   --->   "%i = add i11 %i1_0_i_i, 1" [firmware/myproject_axi.cpp:55]   --->   Operation 21 'add' 'i' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %icmp_ln55, label %.exit, label %_ifconv" [firmware/myproject_axi.cpp:55]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (2.18ns)   --->   "%tmp_V_276 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %out_local_V_V)" [firmware/myproject_axi.cpp:56]   --->   Operation 23 'read' 'tmp_V_276' <Predicate = (!icmp_ln55)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_2 : Operation 24 [1/1] (1.88ns)   --->   "%icmp_ln57 = icmp eq i11 %i1_0_i_i, -897" [firmware/myproject_axi.cpp:57]   --->   Operation 24 'icmp' 'icmp_ln57' <Predicate = (!icmp_ln55)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.97ns)   --->   "%last = and i1 %is_last_0_loc_0_i_loc_read, %icmp_ln57" [firmware/myproject_axi.cpp:57]   --->   Operation 25 'and' 'last' <Predicate = (!icmp_ln55)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_276, i32 31)" [firmware/myproject_axi.cpp:58]   --->   Operation 26 'bitselect' 'p_Result_3' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 27 'ret' <Predicate = (icmp_ln55)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.55>
ST_3 : Operation 28 [1/1] (2.55ns)   --->   "%tmp_V = sub nsw i32 0, %tmp_V_276" [firmware/myproject_axi.cpp:58]   --->   Operation 28 'sub' 'tmp_V' <Predicate = (p_Result_3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.09>
ST_4 : Operation 29 [1/1] (2.47ns)   --->   "%icmp_ln935 = icmp eq i32 %tmp_V_276, 0" [firmware/myproject_axi.cpp:58]   --->   Operation 29 'icmp' 'icmp_ln935' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 30 [1/1] (0.69ns)   --->   "%tmp_V_277 = select i1 %p_Result_3, i32 %tmp_V, i32 %tmp_V_276" [firmware/myproject_axi.cpp:58]   --->   Operation 30 'select' 'tmp_V_277' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%p_Result_4 = call i32 @_ssdm_op_PartSelect.i32.i32.i32.i32(i32 %tmp_V_277, i32 31, i32 0)" [firmware/myproject_axi.cpp:58]   --->   Operation 31 'partselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (3.39ns)   --->   "%l = call i32 @llvm.cttz.i32(i32 %p_Result_4, i1 true) nounwind" [firmware/myproject_axi.cpp:58]   --->   Operation 32 'cttz' 'l' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln943 = trunc i32 %l to i8" [firmware/myproject_axi.cpp:58]   --->   Operation 33 'trunc' 'trunc_ln943' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.55>
ST_5 : Operation 34 [1/1] (2.55ns)   --->   "%sub_ln944 = sub nsw i32 32, %l" [firmware/myproject_axi.cpp:58]   --->   Operation 34 'sub' 'sub_ln944' <Predicate = (!icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln947 = trunc i32 %sub_ln944 to i6" [firmware/myproject_axi.cpp:58]   --->   Operation 35 'trunc' 'trunc_ln947' <Predicate = (!icmp_ln935)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.55>
ST_6 : Operation 36 [1/1] (2.55ns)   --->   "%lsb_index = add nsw i32 -24, %sub_ln944" [firmware/myproject_axi.cpp:58]   --->   Operation 36 'add' 'lsb_index' <Predicate = (!icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%tmp = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [firmware/myproject_axi.cpp:58]   --->   Operation 37 'partselect' 'tmp' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (1.82ns)   --->   "%sub_ln947 = sub i6 -7, %trunc_ln947" [firmware/myproject_axi.cpp:58]   --->   Operation 38 'sub' 'sub_ln947' <Predicate = (!icmp_ln935)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 39 [1/1] (2.55ns)   --->   "%add_ln958 = add nsw i32 -25, %sub_ln944" [firmware/myproject_axi.cpp:58]   --->   Operation 39 'add' 'add_ln958' <Predicate = (!icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 40 [1/1] (2.55ns)   --->   "%sub_ln958 = sub i32 25, %sub_ln944" [firmware/myproject_axi.cpp:58]   --->   Operation 40 'sub' 'sub_ln958' <Predicate = (!icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.91>
ST_7 : Operation 41 [1/1] (2.47ns)   --->   "%icmp_ln947 = icmp sgt i31 %tmp, 0" [firmware/myproject_axi.cpp:58]   --->   Operation 41 'icmp' 'icmp_ln947' <Predicate = (!icmp_ln935)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%zext_ln947 = zext i6 %sub_ln947 to i32" [firmware/myproject_axi.cpp:58]   --->   Operation 42 'zext' 'zext_ln947' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_7 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%lshr_ln947 = lshr i32 -1, %zext_ln947" [firmware/myproject_axi.cpp:58]   --->   Operation 43 'lshr' 'lshr_ln947' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%p_Result_s = and i32 %tmp_V_277, %lshr_ln947" [firmware/myproject_axi.cpp:58]   --->   Operation 44 'and' 'p_Result_s' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 45 [1/1] (2.94ns) (out node of the LUT)   --->   "%icmp_ln947_1 = icmp ne i32 %p_Result_s, 0" [firmware/myproject_axi.cpp:58]   --->   Operation 45 'icmp' 'icmp_ln947_1' <Predicate = (!icmp_ln935)> <Delay = 2.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i_i)   --->   "%a = and i1 %icmp_ln947, %icmp_ln947_1" [firmware/myproject_axi.cpp:58]   --->   Operation 46 'and' 'a' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i_i)   --->   "%tmp_36 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [firmware/myproject_axi.cpp:58]   --->   Operation 47 'bitselect' 'tmp_36' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_7 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i_i)   --->   "%xor_ln949 = xor i1 %tmp_36, true" [firmware/myproject_axi.cpp:58]   --->   Operation 48 'xor' 'xor_ln949' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i_i)   --->   "%p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_277, i32 %lsb_index)" [firmware/myproject_axi.cpp:58]   --->   Operation 49 'bitselect' 'p_Result_1' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i_i)   --->   "%and_ln949 = and i1 %p_Result_1, %xor_ln949" [firmware/myproject_axi.cpp:58]   --->   Operation 50 'and' 'and_ln949' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i_i)   --->   "%or_ln949 = or i1 %and_ln949, %a" [firmware/myproject_axi.cpp:58]   --->   Operation 51 'or' 'or_ln949' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 52 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln_i_i = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949)" [firmware/myproject_axi.cpp:58]   --->   Operation 52 'bitconcatenate' 'or_ln_i_i' <Predicate = (!icmp_ln935)> <Delay = 0.97>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%m = zext i32 %tmp_V_277 to i64" [firmware/myproject_axi.cpp:58]   --->   Operation 53 'zext' 'm' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (2.47ns)   --->   "%icmp_ln958 = icmp sgt i32 %lsb_index, 0" [firmware/myproject_axi.cpp:58]   --->   Operation 54 'icmp' 'icmp_ln958' <Predicate = (!icmp_ln935)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 55 [2/2] (3.60ns)   --->   "%lshr_ln958 = lshr i32 %tmp_V_277, %add_ln958" [firmware/myproject_axi.cpp:58]   --->   Operation 55 'lshr' 'lshr_ln958' <Predicate = (!icmp_ln935)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln958_1 = zext i32 %sub_ln958 to i64" [firmware/myproject_axi.cpp:58]   --->   Operation 56 'zext' 'zext_ln958_1' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_7 : Operation 57 [2/2] (3.60ns)   --->   "%shl_ln958 = shl i64 %m, %zext_ln958_1" [firmware/myproject_axi.cpp:58]   --->   Operation 57 'shl' 'shl_ln958' <Predicate = (!icmp_ln935)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.60>
ST_8 : Operation 58 [1/2] (3.60ns)   --->   "%lshr_ln958 = lshr i32 %tmp_V_277, %add_ln958" [firmware/myproject_axi.cpp:58]   --->   Operation 58 'lshr' 'lshr_ln958' <Predicate = (!icmp_ln935)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 59 [1/2] (3.60ns)   --->   "%shl_ln958 = shl i64 %m, %zext_ln958_1" [firmware/myproject_axi.cpp:58]   --->   Operation 59 'shl' 'shl_ln958' <Predicate = (!icmp_ln935)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.52>
ST_9 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln958 = zext i32 %lshr_ln958 to i64" [firmware/myproject_axi.cpp:58]   --->   Operation 60 'zext' 'zext_ln958' <Predicate = (icmp_ln958 & !icmp_ln935)> <Delay = 0.00>
ST_9 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%m_1 = select i1 %icmp_ln958, i64 %zext_ln958, i64 %shl_ln958" [firmware/myproject_axi.cpp:58]   --->   Operation 61 'select' 'm_1' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln961 = zext i32 %or_ln_i_i to i64" [firmware/myproject_axi.cpp:58]   --->   Operation 62 'zext' 'zext_ln961' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_9 : Operation 63 [1/1] (3.52ns) (out node of the LUT)   --->   "%m_2 = add i64 %zext_ln961, %m_1" [firmware/myproject_axi.cpp:58]   --->   Operation 63 'add' 'm_2' <Predicate = (!icmp_ln935)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 64 [1/1] (0.00ns)   --->   "%m_5 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_2, i32 1, i32 63)" [firmware/myproject_axi.cpp:58]   --->   Operation 64 'partselect' 'm_5' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_9 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_37 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_2, i32 25)" [firmware/myproject_axi.cpp:58]   --->   Operation 65 'bitselect' 'tmp_37' <Predicate = (!icmp_ln935)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 1.24>
ST_10 : Operation 66 [1/1] (1.24ns)   --->   "%select_ln964 = select i1 %tmp_37, i8 127, i8 126" [firmware/myproject_axi.cpp:58]   --->   Operation 66 'select' 'select_ln964' <Predicate = (!icmp_ln935)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.36>
ST_11 : Operation 67 [1/1] (0.00ns)   --->   "%m_6 = zext i63 %m_5 to i64" [firmware/myproject_axi.cpp:58]   --->   Operation 67 'zext' 'm_6' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_11 : Operation 68 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964 = sub i8 16, %trunc_ln943" [firmware/myproject_axi.cpp:58]   --->   Operation 68 'sub' 'sub_ln964' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 69 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964 = add i8 %sub_ln964, %select_ln964" [firmware/myproject_axi.cpp:58]   --->   Operation 69 'add' 'add_ln964' <Predicate = (!icmp_ln935)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_2170_i_i = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_3, i8 %add_ln964)" [firmware/myproject_axi.cpp:58]   --->   Operation 70 'bitconcatenate' 'tmp_2170_i_i' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_11 : Operation 71 [1/1] (0.00ns)   --->   "%p_Result_5 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %m_6, i9 %tmp_2170_i_i, i32 23, i32 31)" [firmware/myproject_axi.cpp:58]   --->   Operation 71 'partset' 'p_Result_5' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_11 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln738 = trunc i64 %p_Result_5 to i32" [firmware/myproject_axi.cpp:58]   --->   Operation 72 'trunc' 'trunc_ln738' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_11 : Operation 73 [1/1] (0.00ns)   --->   "%bitcast_ln739 = bitcast i32 %trunc_ln738 to float" [firmware/myproject_axi.cpp:58]   --->   Operation 73 'bitcast' 'bitcast_ln739' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_11 : Operation 74 [1/1] (0.69ns)   --->   "%select_ln935 = select i1 %icmp_ln935, float 0.000000e+00, float %bitcast_ln739" [firmware/myproject_axi.cpp:58]   --->   Operation 74 'select' 'select_ln935' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 75 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i1P.floatP(i1* %out_last_V, float* %out_data, i1 %last, float %select_ln935)" [firmware/myproject_axi.h:23->firmware/myproject_axi.cpp:58]   --->   Operation 75 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 76 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i1P.floatP(i1* %out_last_V, float* %out_data, i1 %last, float %select_ln935)" [firmware/myproject_axi.h:23->firmware/myproject_axi.cpp:58]   --->   Operation 76 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "br label %0" [firmware/myproject_axi.cpp:55]   --->   Operation 77 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ out_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_local_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ is_last_0_loc_0_i_loc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0          (specinterface    ) [ 0000000000000]
specinterface_ln0          (specinterface    ) [ 0000000000000]
specinterface_ln0          (specinterface    ) [ 0000000000000]
is_last_0_loc_0_i_loc_read (read             ) [ 0011111111111]
br_ln55                    (br               ) [ 0111111111111]
i1_0_i_i                   (phi              ) [ 0010000000000]
icmp_ln55                  (icmp             ) [ 0011111111111]
empty                      (speclooptripcount) [ 0000000000000]
i                          (add              ) [ 0111111111111]
br_ln55                    (br               ) [ 0000000000000]
tmp_V_276                  (read             ) [ 0001100000000]
icmp_ln57                  (icmp             ) [ 0000000000000]
last                       (and              ) [ 0001111111111]
p_Result_3                 (bitselect        ) [ 0001111111110]
ret_ln0                    (ret              ) [ 0000000000000]
tmp_V                      (sub              ) [ 0000100000000]
icmp_ln935                 (icmp             ) [ 0000011111110]
tmp_V_277                  (select           ) [ 0000011110000]
p_Result_4                 (partselect       ) [ 0000000000000]
l                          (cttz             ) [ 0000010000000]
trunc_ln943                (trunc            ) [ 0000011111110]
sub_ln944                  (sub              ) [ 0000001000000]
trunc_ln947                (trunc            ) [ 0000001000000]
lsb_index                  (add              ) [ 0000000100000]
tmp                        (partselect       ) [ 0000000100000]
sub_ln947                  (sub              ) [ 0000000100000]
add_ln958                  (add              ) [ 0000000110000]
sub_ln958                  (sub              ) [ 0000000100000]
icmp_ln947                 (icmp             ) [ 0000000000000]
zext_ln947                 (zext             ) [ 0000000000000]
lshr_ln947                 (lshr             ) [ 0000000000000]
p_Result_s                 (and              ) [ 0000000000000]
icmp_ln947_1               (icmp             ) [ 0000000000000]
a                          (and              ) [ 0000000000000]
tmp_36                     (bitselect        ) [ 0000000000000]
xor_ln949                  (xor              ) [ 0000000000000]
p_Result_1                 (bitselect        ) [ 0000000000000]
and_ln949                  (and              ) [ 0000000000000]
or_ln949                   (or               ) [ 0000000000000]
or_ln_i_i                  (bitconcatenate   ) [ 0000000011000]
m                          (zext             ) [ 0000000010000]
icmp_ln958                 (icmp             ) [ 0000000011000]
zext_ln958_1               (zext             ) [ 0000000010000]
lshr_ln958                 (lshr             ) [ 0000000001000]
shl_ln958                  (shl              ) [ 0000000001000]
zext_ln958                 (zext             ) [ 0000000000000]
m_1                        (select           ) [ 0000000000000]
zext_ln961                 (zext             ) [ 0000000000000]
m_2                        (add              ) [ 0000000000000]
m_5                        (partselect       ) [ 0000000000110]
tmp_37                     (bitselect        ) [ 0000000000100]
select_ln964               (select           ) [ 0000000000010]
m_6                        (zext             ) [ 0000000000000]
sub_ln964                  (sub              ) [ 0000000000000]
add_ln964                  (add              ) [ 0000000000000]
tmp_2170_i_i               (bitconcatenate   ) [ 0000000000000]
p_Result_5                 (partset          ) [ 0000000000000]
trunc_ln738                (trunc            ) [ 0000000000000]
bitcast_ln739              (bitcast          ) [ 0000000000000]
select_ln935               (select           ) [ 0000000000001]
write_ln23                 (write            ) [ 0000000000000]
br_ln55                    (br               ) [ 0111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_last_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_last_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_local_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_local_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="is_last_0_loc_0_i_loc">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="is_last_0_loc_0_i_loc"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i1P"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i1.i8"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i1P.floatP"/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="is_last_0_loc_0_i_loc_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="is_last_0_loc_0_i_loc_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tmp_V_276_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_276/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_write_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="32" slack="0"/>
<pin id="112" dir="0" index="3" bw="1" slack="9"/>
<pin id="113" dir="0" index="4" bw="32" slack="0"/>
<pin id="114" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln23/11 "/>
</bind>
</comp>

<comp id="118" class="1005" name="i1_0_i_i_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="11" slack="1"/>
<pin id="120" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i1_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="122" class="1004" name="i1_0_i_i_phi_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="1"/>
<pin id="124" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="11" slack="0"/>
<pin id="126" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0_i_i/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="icmp_ln55_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="11" slack="0"/>
<pin id="131" dir="0" index="1" bw="11" slack="0"/>
<pin id="132" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="i_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="11" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="icmp_ln57_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="11" slack="0"/>
<pin id="143" dir="0" index="1" bw="11" slack="0"/>
<pin id="144" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln57/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="last_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="1"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="last/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="p_Result_3_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="0" index="2" bw="6" slack="0"/>
<pin id="156" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_3/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="tmp_V_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="1"/>
<pin id="163" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="icmp_ln935_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="2"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln935/4 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp_V_277_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="2"/>
<pin id="172" dir="0" index="1" bw="32" slack="1"/>
<pin id="173" dir="0" index="2" bw="32" slack="2"/>
<pin id="174" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_277/4 "/>
</bind>
</comp>

<comp id="175" class="1004" name="p_Result_4_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="0"/>
<pin id="178" dir="0" index="2" bw="6" slack="0"/>
<pin id="179" dir="0" index="3" bw="1" slack="0"/>
<pin id="180" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_4/4 "/>
</bind>
</comp>

<comp id="185" class="1004" name="l_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="32" slack="0"/>
<pin id="188" dir="0" index="2" bw="1" slack="0"/>
<pin id="189" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="l/4 "/>
</bind>
</comp>

<comp id="193" class="1004" name="trunc_ln943_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln943/4 "/>
</bind>
</comp>

<comp id="197" class="1004" name="sub_ln944_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="7" slack="0"/>
<pin id="199" dir="0" index="1" bw="32" slack="1"/>
<pin id="200" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln944/5 "/>
</bind>
</comp>

<comp id="202" class="1004" name="trunc_ln947_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln947/5 "/>
</bind>
</comp>

<comp id="206" class="1004" name="lsb_index_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="6" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="1"/>
<pin id="209" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index/6 "/>
</bind>
</comp>

<comp id="211" class="1004" name="tmp_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="31" slack="0"/>
<pin id="213" dir="0" index="1" bw="32" slack="0"/>
<pin id="214" dir="0" index="2" bw="1" slack="0"/>
<pin id="215" dir="0" index="3" bw="6" slack="0"/>
<pin id="216" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="221" class="1004" name="sub_ln947_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="4" slack="0"/>
<pin id="223" dir="0" index="1" bw="6" slack="1"/>
<pin id="224" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln947/6 "/>
</bind>
</comp>

<comp id="226" class="1004" name="add_ln958_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="6" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="1"/>
<pin id="229" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln958/6 "/>
</bind>
</comp>

<comp id="231" class="1004" name="sub_ln958_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="6" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="1"/>
<pin id="234" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln958/6 "/>
</bind>
</comp>

<comp id="236" class="1004" name="icmp_ln947_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="31" slack="1"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln947/7 "/>
</bind>
</comp>

<comp id="241" class="1004" name="zext_ln947_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="6" slack="1"/>
<pin id="243" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln947/7 "/>
</bind>
</comp>

<comp id="244" class="1004" name="lshr_ln947_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="6" slack="0"/>
<pin id="247" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln947/7 "/>
</bind>
</comp>

<comp id="250" class="1004" name="p_Result_s_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="3"/>
<pin id="252" dir="0" index="1" bw="32" slack="0"/>
<pin id="253" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_s/7 "/>
</bind>
</comp>

<comp id="255" class="1004" name="icmp_ln947_1_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln947_1/7 "/>
</bind>
</comp>

<comp id="261" class="1004" name="a_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="a/7 "/>
</bind>
</comp>

<comp id="267" class="1004" name="tmp_36_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="32" slack="1"/>
<pin id="270" dir="0" index="2" bw="6" slack="0"/>
<pin id="271" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_36/7 "/>
</bind>
</comp>

<comp id="274" class="1004" name="xor_ln949_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln949/7 "/>
</bind>
</comp>

<comp id="280" class="1004" name="p_Result_1_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="0" index="1" bw="32" slack="3"/>
<pin id="283" dir="0" index="2" bw="32" slack="1"/>
<pin id="284" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_1/7 "/>
</bind>
</comp>

<comp id="286" class="1004" name="and_ln949_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln949/7 "/>
</bind>
</comp>

<comp id="292" class="1004" name="or_ln949_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln949/7 "/>
</bind>
</comp>

<comp id="298" class="1004" name="or_ln_i_i_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="0" index="2" bw="1" slack="0"/>
<pin id="302" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln_i_i/7 "/>
</bind>
</comp>

<comp id="306" class="1004" name="m_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="3"/>
<pin id="308" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m/7 "/>
</bind>
</comp>

<comp id="309" class="1004" name="icmp_ln958_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="1"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln958/7 "/>
</bind>
</comp>

<comp id="314" class="1004" name="grp_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="3"/>
<pin id="316" dir="0" index="1" bw="32" slack="1"/>
<pin id="317" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln958/7 "/>
</bind>
</comp>

<comp id="318" class="1004" name="zext_ln958_1_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="1"/>
<pin id="320" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln958_1/7 "/>
</bind>
</comp>

<comp id="321" class="1004" name="grp_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="0"/>
<pin id="323" dir="0" index="1" bw="32" slack="0"/>
<pin id="324" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln958/7 "/>
</bind>
</comp>

<comp id="327" class="1004" name="zext_ln958_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="1"/>
<pin id="329" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln958/9 "/>
</bind>
</comp>

<comp id="330" class="1004" name="m_1_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="2"/>
<pin id="332" dir="0" index="1" bw="32" slack="0"/>
<pin id="333" dir="0" index="2" bw="64" slack="1"/>
<pin id="334" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_1/9 "/>
</bind>
</comp>

<comp id="336" class="1004" name="zext_ln961_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="2"/>
<pin id="338" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln961/9 "/>
</bind>
</comp>

<comp id="339" class="1004" name="m_2_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="0"/>
<pin id="341" dir="0" index="1" bw="64" slack="0"/>
<pin id="342" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_2/9 "/>
</bind>
</comp>

<comp id="345" class="1004" name="m_5_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="63" slack="0"/>
<pin id="347" dir="0" index="1" bw="64" slack="0"/>
<pin id="348" dir="0" index="2" bw="1" slack="0"/>
<pin id="349" dir="0" index="3" bw="7" slack="0"/>
<pin id="350" dir="1" index="4" bw="63" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_5/9 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_37_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="0"/>
<pin id="357" dir="0" index="1" bw="64" slack="0"/>
<pin id="358" dir="0" index="2" bw="6" slack="0"/>
<pin id="359" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_37/9 "/>
</bind>
</comp>

<comp id="363" class="1004" name="select_ln964_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="1"/>
<pin id="365" dir="0" index="1" bw="8" slack="0"/>
<pin id="366" dir="0" index="2" bw="8" slack="0"/>
<pin id="367" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln964/10 "/>
</bind>
</comp>

<comp id="370" class="1004" name="m_6_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="63" slack="2"/>
<pin id="372" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_6/11 "/>
</bind>
</comp>

<comp id="373" class="1004" name="sub_ln964_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="6" slack="0"/>
<pin id="375" dir="0" index="1" bw="8" slack="7"/>
<pin id="376" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln964/11 "/>
</bind>
</comp>

<comp id="378" class="1004" name="add_ln964_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="8" slack="0"/>
<pin id="380" dir="0" index="1" bw="8" slack="1"/>
<pin id="381" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln964/11 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_2170_i_i_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="9" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="9"/>
<pin id="386" dir="0" index="2" bw="8" slack="0"/>
<pin id="387" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2170_i_i/11 "/>
</bind>
</comp>

<comp id="390" class="1004" name="p_Result_5_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="64" slack="0"/>
<pin id="392" dir="0" index="1" bw="63" slack="0"/>
<pin id="393" dir="0" index="2" bw="9" slack="0"/>
<pin id="394" dir="0" index="3" bw="6" slack="0"/>
<pin id="395" dir="0" index="4" bw="6" slack="0"/>
<pin id="396" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_5/11 "/>
</bind>
</comp>

<comp id="402" class="1004" name="trunc_ln738_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="64" slack="0"/>
<pin id="404" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln738/11 "/>
</bind>
</comp>

<comp id="406" class="1004" name="bitcast_ln739_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="0"/>
<pin id="408" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln739/11 "/>
</bind>
</comp>

<comp id="410" class="1004" name="select_ln935_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="7"/>
<pin id="412" dir="0" index="1" bw="32" slack="0"/>
<pin id="413" dir="0" index="2" bw="32" slack="0"/>
<pin id="414" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln935/11 "/>
</bind>
</comp>

<comp id="418" class="1005" name="is_last_0_loc_0_i_loc_read_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="1"/>
<pin id="420" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="is_last_0_loc_0_i_loc_read "/>
</bind>
</comp>

<comp id="426" class="1005" name="i_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="11" slack="0"/>
<pin id="428" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="431" class="1005" name="tmp_V_276_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="1"/>
<pin id="433" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_276 "/>
</bind>
</comp>

<comp id="438" class="1005" name="last_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="9"/>
<pin id="440" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="last "/>
</bind>
</comp>

<comp id="443" class="1005" name="p_Result_3_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="1"/>
<pin id="445" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_3 "/>
</bind>
</comp>

<comp id="449" class="1005" name="tmp_V_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="1"/>
<pin id="451" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="454" class="1005" name="icmp_ln935_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="1"/>
<pin id="456" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="icmp_ln935 "/>
</bind>
</comp>

<comp id="459" class="1005" name="tmp_V_277_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="3"/>
<pin id="461" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_V_277 "/>
</bind>
</comp>

<comp id="467" class="1005" name="l_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="32" slack="1"/>
<pin id="469" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="l "/>
</bind>
</comp>

<comp id="472" class="1005" name="trunc_ln943_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="8" slack="7"/>
<pin id="474" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln943 "/>
</bind>
</comp>

<comp id="477" class="1005" name="sub_ln944_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="32" slack="1"/>
<pin id="479" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln944 "/>
</bind>
</comp>

<comp id="484" class="1005" name="trunc_ln947_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="6" slack="1"/>
<pin id="486" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln947 "/>
</bind>
</comp>

<comp id="489" class="1005" name="lsb_index_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="1"/>
<pin id="491" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lsb_index "/>
</bind>
</comp>

<comp id="496" class="1005" name="tmp_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="31" slack="1"/>
<pin id="498" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="501" class="1005" name="sub_ln947_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="6" slack="1"/>
<pin id="503" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln947 "/>
</bind>
</comp>

<comp id="506" class="1005" name="add_ln958_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="1"/>
<pin id="508" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln958 "/>
</bind>
</comp>

<comp id="511" class="1005" name="sub_ln958_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="32" slack="1"/>
<pin id="513" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln958 "/>
</bind>
</comp>

<comp id="516" class="1005" name="or_ln_i_i_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="2"/>
<pin id="518" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="or_ln_i_i "/>
</bind>
</comp>

<comp id="521" class="1005" name="m_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="64" slack="1"/>
<pin id="523" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="m "/>
</bind>
</comp>

<comp id="526" class="1005" name="icmp_ln958_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="2"/>
<pin id="528" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln958 "/>
</bind>
</comp>

<comp id="531" class="1005" name="zext_ln958_1_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="64" slack="1"/>
<pin id="533" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln958_1 "/>
</bind>
</comp>

<comp id="536" class="1005" name="lshr_ln958_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="1"/>
<pin id="538" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln958 "/>
</bind>
</comp>

<comp id="541" class="1005" name="shl_ln958_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="64" slack="1"/>
<pin id="543" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln958 "/>
</bind>
</comp>

<comp id="546" class="1005" name="m_5_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="63" slack="2"/>
<pin id="548" dir="1" index="1" bw="63" slack="2"/>
</pin_list>
<bind>
<opset="m_5 "/>
</bind>
</comp>

<comp id="551" class="1005" name="tmp_37_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="1" slack="1"/>
<pin id="553" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_37 "/>
</bind>
</comp>

<comp id="556" class="1005" name="select_ln964_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="8" slack="1"/>
<pin id="558" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln964 "/>
</bind>
</comp>

<comp id="561" class="1005" name="select_ln935_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="32" slack="1"/>
<pin id="563" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln935 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="100"><net_src comp="30" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="42" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="115"><net_src comp="94" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="116"><net_src comp="2" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="117"><net_src comp="0" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="121"><net_src comp="32" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="128"><net_src comp="118" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="133"><net_src comp="122" pin="4"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="34" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="139"><net_src comp="122" pin="4"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="40" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="145"><net_src comp="122" pin="4"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="44" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="151"><net_src comp="141" pin="2"/><net_sink comp="147" pin=1"/></net>

<net id="157"><net_src comp="46" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="102" pin="2"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="48" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="164"><net_src comp="16" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="169"><net_src comp="16" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="181"><net_src comp="50" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="182"><net_src comp="170" pin="3"/><net_sink comp="175" pin=1"/></net>

<net id="183"><net_src comp="48" pin="0"/><net_sink comp="175" pin=2"/></net>

<net id="184"><net_src comp="16" pin="0"/><net_sink comp="175" pin=3"/></net>

<net id="190"><net_src comp="52" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="175" pin="4"/><net_sink comp="185" pin=1"/></net>

<net id="192"><net_src comp="54" pin="0"/><net_sink comp="185" pin=2"/></net>

<net id="196"><net_src comp="185" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="201"><net_src comp="56" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="205"><net_src comp="197" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="210"><net_src comp="58" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="217"><net_src comp="60" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="218"><net_src comp="206" pin="2"/><net_sink comp="211" pin=1"/></net>

<net id="219"><net_src comp="12" pin="0"/><net_sink comp="211" pin=2"/></net>

<net id="220"><net_src comp="48" pin="0"/><net_sink comp="211" pin=3"/></net>

<net id="225"><net_src comp="62" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="230"><net_src comp="64" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="235"><net_src comp="66" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="240"><net_src comp="68" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="248"><net_src comp="70" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="241" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="244" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="259"><net_src comp="250" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="16" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="265"><net_src comp="236" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="255" pin="2"/><net_sink comp="261" pin=1"/></net>

<net id="272"><net_src comp="46" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="48" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="278"><net_src comp="267" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="54" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="285"><net_src comp="46" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="290"><net_src comp="280" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="274" pin="2"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="286" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="261" pin="2"/><net_sink comp="292" pin=1"/></net>

<net id="303"><net_src comp="72" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="68" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="305"><net_src comp="292" pin="2"/><net_sink comp="298" pin=2"/></net>

<net id="313"><net_src comp="16" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="325"><net_src comp="306" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="318" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="335"><net_src comp="327" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="343"><net_src comp="336" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="330" pin="3"/><net_sink comp="339" pin=1"/></net>

<net id="351"><net_src comp="74" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="352"><net_src comp="339" pin="2"/><net_sink comp="345" pin=1"/></net>

<net id="353"><net_src comp="12" pin="0"/><net_sink comp="345" pin=2"/></net>

<net id="354"><net_src comp="76" pin="0"/><net_sink comp="345" pin=3"/></net>

<net id="360"><net_src comp="78" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="339" pin="2"/><net_sink comp="355" pin=1"/></net>

<net id="362"><net_src comp="66" pin="0"/><net_sink comp="355" pin=2"/></net>

<net id="368"><net_src comp="80" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="369"><net_src comp="82" pin="0"/><net_sink comp="363" pin=2"/></net>

<net id="377"><net_src comp="84" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="382"><net_src comp="373" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="388"><net_src comp="86" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="389"><net_src comp="378" pin="2"/><net_sink comp="383" pin=2"/></net>

<net id="397"><net_src comp="88" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="398"><net_src comp="370" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="399"><net_src comp="383" pin="3"/><net_sink comp="390" pin=2"/></net>

<net id="400"><net_src comp="90" pin="0"/><net_sink comp="390" pin=3"/></net>

<net id="401"><net_src comp="48" pin="0"/><net_sink comp="390" pin=4"/></net>

<net id="405"><net_src comp="390" pin="5"/><net_sink comp="402" pin=0"/></net>

<net id="409"><net_src comp="402" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="415"><net_src comp="92" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="416"><net_src comp="406" pin="1"/><net_sink comp="410" pin=2"/></net>

<net id="417"><net_src comp="410" pin="3"/><net_sink comp="108" pin=4"/></net>

<net id="421"><net_src comp="96" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="429"><net_src comp="135" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="434"><net_src comp="102" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="436"><net_src comp="431" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="437"><net_src comp="431" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="441"><net_src comp="147" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="108" pin=3"/></net>

<net id="446"><net_src comp="152" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="448"><net_src comp="443" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="452"><net_src comp="160" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="457"><net_src comp="165" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="462"><net_src comp="170" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="464"><net_src comp="459" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="465"><net_src comp="459" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="466"><net_src comp="459" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="470"><net_src comp="185" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="475"><net_src comp="193" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="480"><net_src comp="197" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="482"><net_src comp="477" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="483"><net_src comp="477" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="487"><net_src comp="202" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="492"><net_src comp="206" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="494"><net_src comp="489" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="495"><net_src comp="489" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="499"><net_src comp="211" pin="4"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="504"><net_src comp="221" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="509"><net_src comp="226" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="514"><net_src comp="231" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="519"><net_src comp="298" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="524"><net_src comp="306" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="529"><net_src comp="309" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="534"><net_src comp="318" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="539"><net_src comp="314" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="544"><net_src comp="321" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="549"><net_src comp="345" pin="4"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="554"><net_src comp="355" pin="3"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="559"><net_src comp="363" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="564"><net_src comp="410" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="108" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_data | {12 }
	Port: out_last_V | {12 }
 - Input state : 
	Port: Loop_2_proc : out_local_V_V | {2 }
	Port: Loop_2_proc : is_last_0_loc_0_i_loc | {1 }
  - Chain level:
	State 1
	State 2
		icmp_ln55 : 1
		i : 1
		br_ln55 : 2
		icmp_ln57 : 1
		last : 2
	State 3
	State 4
		p_Result_4 : 1
		l : 2
		trunc_ln943 : 3
	State 5
		trunc_ln947 : 1
	State 6
		tmp : 1
	State 7
		lshr_ln947 : 1
		p_Result_s : 2
		icmp_ln947_1 : 2
		a : 3
		xor_ln949 : 1
		and_ln949 : 1
		or_ln949 : 3
		or_ln_i_i : 3
		shl_ln958 : 1
	State 8
	State 9
		m_1 : 1
		m_2 : 2
		m_5 : 3
		tmp_37 : 3
	State 10
	State 11
		add_ln964 : 1
		tmp_2170_i_i : 2
		p_Result_5 : 3
		trunc_ln738 : 4
		bitcast_ln739 : 5
		select_ln935 : 6
		write_ln23 : 7
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|
| Operation|            Functional Unit            |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|
|   lshr   |           lshr_ln947_fu_244           |    0    |    13   |
|          |               grp_fu_314              |   140   |   126   |
|----------|---------------------------------------|---------|---------|
|    shl   |               grp_fu_321              |   140   |   126   |
|----------|---------------------------------------|---------|---------|
|          |                i_fu_135               |    0    |    13   |
|          |            lsb_index_fu_206           |    0    |    39   |
|    add   |            add_ln958_fu_226           |    0    |    39   |
|          |               m_2_fu_339              |    0    |    71   |
|          |            add_ln964_fu_378           |    0    |    8    |
|----------|---------------------------------------|---------|---------|
|          |              tmp_V_fu_160             |    0    |    39   |
|          |            sub_ln944_fu_197           |    0    |    39   |
|    sub   |            sub_ln947_fu_221           |    0    |    15   |
|          |            sub_ln958_fu_231           |    0    |    39   |
|          |            sub_ln964_fu_373           |    0    |    8    |
|----------|---------------------------------------|---------|---------|
|          |            tmp_V_277_fu_170           |    0    |    32   |
|  select  |               m_1_fu_330              |    0    |    64   |
|          |          select_ln964_fu_363          |    0    |    8    |
|          |          select_ln935_fu_410          |    0    |    32   |
|----------|---------------------------------------|---------|---------|
|          |            icmp_ln55_fu_129           |    0    |    13   |
|          |            icmp_ln57_fu_141           |    0    |    13   |
|   icmp   |           icmp_ln935_fu_165           |    0    |    18   |
|          |           icmp_ln947_fu_236           |    0    |    18   |
|          |          icmp_ln947_1_fu_255          |    0    |    18   |
|          |           icmp_ln958_fu_309           |    0    |    18   |
|----------|---------------------------------------|---------|---------|
|   cttz   |                l_fu_185               |    40   |    36   |
|----------|---------------------------------------|---------|---------|
|          |              last_fu_147              |    0    |    2    |
|    and   |           p_Result_s_fu_250           |    0    |    32   |
|          |                a_fu_261               |    0    |    2    |
|          |            and_ln949_fu_286           |    0    |    2    |
|----------|---------------------------------------|---------|---------|
|    xor   |            xor_ln949_fu_274           |    0    |    2    |
|----------|---------------------------------------|---------|---------|
|    or    |            or_ln949_fu_292            |    0    |    2    |
|----------|---------------------------------------|---------|---------|
|   read   | is_last_0_loc_0_i_loc_read_read_fu_96 |    0    |    0    |
|          |         tmp_V_276_read_fu_102         |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   write  |            grp_write_fu_108           |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|          |           p_Result_3_fu_152           |    0    |    0    |
| bitselect|             tmp_36_fu_267             |    0    |    0    |
|          |           p_Result_1_fu_280           |    0    |    0    |
|          |             tmp_37_fu_355             |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|          |           p_Result_4_fu_175           |    0    |    0    |
|partselect|               tmp_fu_211              |    0    |    0    |
|          |               m_5_fu_345              |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|          |           trunc_ln943_fu_193          |    0    |    0    |
|   trunc  |           trunc_ln947_fu_202          |    0    |    0    |
|          |           trunc_ln738_fu_402          |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|          |           zext_ln947_fu_241           |    0    |    0    |
|          |                m_fu_306               |    0    |    0    |
|   zext   |          zext_ln958_1_fu_318          |    0    |    0    |
|          |           zext_ln958_fu_327           |    0    |    0    |
|          |           zext_ln961_fu_336           |    0    |    0    |
|          |               m_6_fu_370              |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|bitconcatenate|            or_ln_i_i_fu_298           |    0    |    0    |
|          |          tmp_2170_i_i_fu_383          |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|  partset |           p_Result_5_fu_390           |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   Total  |                                       |   320   |   887   |
|----------|---------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|         add_ln958_reg_506        |   32   |
|         i1_0_i_i_reg_118         |   11   |
|             i_reg_426            |   11   |
|        icmp_ln935_reg_454        |    1   |
|        icmp_ln958_reg_526        |    1   |
|is_last_0_loc_0_i_loc_read_reg_418|    1   |
|             l_reg_467            |   32   |
|           last_reg_438           |    1   |
|         lsb_index_reg_489        |   32   |
|        lshr_ln958_reg_536        |   32   |
|            m_5_reg_546           |   63   |
|             m_reg_521            |   64   |
|         or_ln_i_i_reg_516        |   32   |
|        p_Result_3_reg_443        |    1   |
|       select_ln935_reg_561       |   32   |
|       select_ln964_reg_556       |    8   |
|         shl_ln958_reg_541        |   64   |
|         sub_ln944_reg_477        |   32   |
|         sub_ln947_reg_501        |    6   |
|         sub_ln958_reg_511        |   32   |
|          tmp_37_reg_551          |    1   |
|         tmp_V_276_reg_431        |   32   |
|         tmp_V_277_reg_459        |   32   |
|           tmp_V_reg_449          |   32   |
|            tmp_reg_496           |   31   |
|        trunc_ln943_reg_472       |    8   |
|        trunc_ln947_reg_484       |    6   |
|       zext_ln958_1_reg_531       |   64   |
+----------------------------------+--------+
|               Total              |   694  |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_108 |  p4  |   2  |  32  |   64   ||    9    |
|    grp_fu_321    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_321    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   192  ||  5.307  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   320  |   887  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   27   |
|  Register |    -   |   694  |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |  1014  |   914  |
+-----------+--------+--------+--------+
