
lab2-part1.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000054  00800100  00000896  0000092a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000896  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000233  00800154  00800154  0000097e  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  0000097e  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000009b0  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000000a8  00000000  00000000  000009f0  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001287  00000000  00000000  00000a98  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000b9c  00000000  00000000  00001d1f  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000073b  00000000  00000000  000028bb  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000001cc  00000000  00000000  00002ff8  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000600  00000000  00000000  000031c4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000008b0  00000000  00000000  000037c4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000000a8  00000000  00000000  00004074  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 38 00 	jmp	0x70	; 0x70 <__ctors_end>
   4:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
   8:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
   c:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
  10:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
  14:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
  18:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
  1c:	0c 94 75 03 	jmp	0x6ea	; 0x6ea <__vector_7>
  20:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
  24:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
  28:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
  2c:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
  30:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
  34:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
  38:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
  3c:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
  40:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
  44:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
  48:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
  4c:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
  50:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
  54:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
  58:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
  5c:	92 00       	.word	0x0092	; ????
  5e:	74 00       	.word	0x0074	; ????
  60:	77 00       	.word	0x0077	; ????
  62:	7a 00       	.word	0x007a	; ????
  64:	7d 00       	.word	0x007d	; ????
  66:	80 00       	.word	0x0080	; ????
  68:	83 00       	.word	0x0083	; ????
  6a:	86 00       	.word	0x0086	; ????
  6c:	89 00       	.word	0x0089	; ????
  6e:	8c 00       	.word	0x008c	; ????

00000070 <__ctors_end>:
  70:	11 24       	eor	r1, r1
  72:	1f be       	out	0x3f, r1	; 63
  74:	cf ef       	ldi	r28, 0xFF	; 255
  76:	d4 e0       	ldi	r29, 0x04	; 4
  78:	de bf       	out	0x3e, r29	; 62
  7a:	cd bf       	out	0x3d, r28	; 61

0000007c <__do_copy_data>:
  7c:	11 e0       	ldi	r17, 0x01	; 1
  7e:	a0 e0       	ldi	r26, 0x00	; 0
  80:	b1 e0       	ldi	r27, 0x01	; 1
  82:	e6 e9       	ldi	r30, 0x96	; 150
  84:	f8 e0       	ldi	r31, 0x08	; 8
  86:	02 c0       	rjmp	.+4      	; 0x8c <__do_copy_data+0x10>
  88:	05 90       	lpm	r0, Z+
  8a:	0d 92       	st	X+, r0
  8c:	a4 35       	cpi	r26, 0x54	; 84
  8e:	b1 07       	cpc	r27, r17
  90:	d9 f7       	brne	.-10     	; 0x88 <__do_copy_data+0xc>

00000092 <__do_clear_bss>:
  92:	23 e0       	ldi	r18, 0x03	; 3
  94:	a4 e5       	ldi	r26, 0x54	; 84
  96:	b1 e0       	ldi	r27, 0x01	; 1
  98:	01 c0       	rjmp	.+2      	; 0x9c <.do_clear_bss_start>

0000009a <.do_clear_bss_loop>:
  9a:	1d 92       	st	X+, r1

0000009c <.do_clear_bss_start>:
  9c:	a7 38       	cpi	r26, 0x87	; 135
  9e:	b2 07       	cpc	r27, r18
  a0:	e1 f7       	brne	.-8      	; 0x9a <.do_clear_bss_loop>
  a2:	0e 94 38 02 	call	0x470	; 0x470 <main>
  a6:	0c 94 49 04 	jmp	0x892	; 0x892 <_exit>

000000aa <__bad_interrupt>:
  aa:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000ae <init>:
// Mutex to protect the critical section
mutex pp_mutex = MUTEX_INIT;

void init() {
	// Clock Prescale Register "maximum speed"
	CLKPR = 0b10000000; // Clock Prescaler Change Enable
  ae:	e1 e6       	ldi	r30, 0x61	; 97
  b0:	f0 e0       	ldi	r31, 0x00	; 0
  b2:	80 e8       	ldi	r24, 0x80	; 128
  b4:	80 83       	st	Z, r24
	CLKPR = 0b00000000; // Set 0 for sysclock
  b6:	10 82       	st	Z, r1
  b8:	08 95       	ret

000000ba <LCD_init>:
}

void LCD_init() {
	// LCD(Contrast Control Register), LCD(Display Configuration)(000): 300 Î¼s, LCD(Contrast Control)(1111): 3.35 V
	LCDCCR = (0 << LCDDC0) | (0 << LCDDC1) | (0 << LCDDC2) | (1 << LCDCC0) | (1 << LCDCC1) | (1 << LCDCC2) | (1 << LCDCC3);
  ba:	8f e0       	ldi	r24, 0x0F	; 15
  bc:	80 93 e7 00 	sts	0x00E7, r24	; 0x8000e7 <__DATA_REGION_ORIGIN__+0x87>
	// LCDCS: asynchronous clock, LCDMUX(11): D=1/4, B=1/3, LCD(Port Mask): 25 segments
	LCDCRB = (1 << LCDCS) | (1 << LCDMUX1) | (1 << LCDMUX0) | (1 << LCDPM2) | (1 << LCDPM1) | (1 << LCDPM0);
  c0:	87 eb       	ldi	r24, 0xB7	; 183
  c2:	80 93 e5 00 	sts	0x00E5, r24	; 0x8000e5 <__DATA_REGION_ORIGIN__+0x85>
	// LCD(Clock Divide)(111): (D=8) 32Hz
	LCDFRR = (1 << LCDCD2) | (1 << LCDCD1) | (1 << LCDCD0);
  c6:	87 e0       	ldi	r24, 0x07	; 7
  c8:	80 93 e6 00 	sts	0x00E6, r24	; 0x8000e6 <__DATA_REGION_ORIGIN__+0x86>
	// LCD(Control and Status Register A), LCD(Enable): True, LCD(Low Power Waveform): True, (no frame interrupt, no blanking)
	LCDCRA = (1 << LCDEN) | (1 << LCDAB);
  cc:	80 ec       	ldi	r24, 0xC0	; 192
  ce:	80 93 e4 00 	sts	0x00E4, r24	; 0x8000e4 <__DATA_REGION_ORIGIN__+0x84>
  d2:	08 95       	ret

000000d4 <getSegmentForChar>:
int nine[] = {0b0001, 0b0101, 0b1011, 0b0001};
int none[] = {0b0000, 0b0000, 0b0000, 0b0000};

// Returns wall of data based on char input ('0' = 48 (char))
int* getSegmentForChar(char ch) {
	switch (ch) {
  d4:	90 e0       	ldi	r25, 0x00	; 0
  d6:	fc 01       	movw	r30, r24
  d8:	f0 97       	sbiw	r30, 0x30	; 48
  da:	ea 30       	cpi	r30, 0x0A	; 10
  dc:	f1 05       	cpc	r31, r1
  de:	f8 f4       	brcc	.+62     	; 0x11e <getSegmentForChar+0x4a>
  e0:	e2 5d       	subi	r30, 0xD2	; 210
  e2:	ff 4f       	sbci	r31, 0xFF	; 255
  e4:	0c 94 cc 03 	jmp	0x798	; 0x798 <__tablejump2__>
		case '0': return zero;
		case '1': return one;
  e8:	80 e4       	ldi	r24, 0x40	; 64
  ea:	91 e0       	ldi	r25, 0x01	; 1
  ec:	08 95       	ret
		case '2': return two;
  ee:	88 e3       	ldi	r24, 0x38	; 56
  f0:	91 e0       	ldi	r25, 0x01	; 1
  f2:	08 95       	ret
		case '3': return three;
  f4:	80 e3       	ldi	r24, 0x30	; 48
  f6:	91 e0       	ldi	r25, 0x01	; 1
  f8:	08 95       	ret
		case '4': return four;
  fa:	88 e2       	ldi	r24, 0x28	; 40
  fc:	91 e0       	ldi	r25, 0x01	; 1
  fe:	08 95       	ret
		case '5': return five;
 100:	80 e2       	ldi	r24, 0x20	; 32
 102:	91 e0       	ldi	r25, 0x01	; 1
 104:	08 95       	ret
		case '6': return six;
 106:	88 e1       	ldi	r24, 0x18	; 24
 108:	91 e0       	ldi	r25, 0x01	; 1
 10a:	08 95       	ret
		case '7': return seven;
 10c:	80 e1       	ldi	r24, 0x10	; 16
 10e:	91 e0       	ldi	r25, 0x01	; 1
 110:	08 95       	ret
		case '8': return eight;
 112:	88 e0       	ldi	r24, 0x08	; 8
 114:	91 e0       	ldi	r25, 0x01	; 1
 116:	08 95       	ret
		case '9': return nine;
 118:	80 e0       	ldi	r24, 0x00	; 0
 11a:	91 e0       	ldi	r25, 0x01	; 1
 11c:	08 95       	ret
		default:  return none;
 11e:	84 e5       	ldi	r24, 0x54	; 84
 120:	91 e0       	ldi	r25, 0x01	; 1
 122:	08 95       	ret
int none[] = {0b0000, 0b0000, 0b0000, 0b0000};

// Returns wall of data based on char input ('0' = 48 (char))
int* getSegmentForChar(char ch) {
	switch (ch) {
		case '0': return zero;
 124:	88 e4       	ldi	r24, 0x48	; 72
 126:	91 e0       	ldi	r25, 0x01	; 1
		case '7': return seven;
		case '8': return eight;
		case '9': return nine;
		default:  return none;
	}
}
 128:	08 95       	ret

0000012a <writeChar>:

void writeChar(char ch, uint8_t pos) {
 12a:	cf 93       	push	r28
	// Check if outside range
	if (pos > 4 || pos < 0) return;
 12c:	65 30       	cpi	r22, 0x05	; 5
 12e:	08 f0       	brcs	.+2      	; 0x132 <writeChar+0x8>
 130:	e4 c0       	rjmp	.+456    	; 0x2fa <writeChar+0x1d0>
 132:	c6 2f       	mov	r28, r22

	// Get correct char data
	int* segment = getSegmentForChar(ch);
 134:	0e 94 6a 00 	call	0xd4	; 0xd4 <getSegmentForChar>
 138:	fc 01       	movw	r30, r24

	// Choose position
	switch (pos) {
 13a:	c2 30       	cpi	r28, 0x02	; 2
 13c:	09 f4       	brne	.+2      	; 0x140 <writeChar+0x16>
 13e:	67 c0       	rjmp	.+206    	; 0x20e <writeChar+0xe4>
 140:	28 f4       	brcc	.+10     	; 0x14c <writeChar+0x22>
 142:	cc 23       	and	r28, r28
 144:	51 f0       	breq	.+20     	; 0x15a <writeChar+0x30>
 146:	c1 30       	cpi	r28, 0x01	; 1
 148:	29 f1       	breq	.+74     	; 0x194 <writeChar+0x6a>
 14a:	d7 c0       	rjmp	.+430    	; 0x2fa <writeChar+0x1d0>
 14c:	c3 30       	cpi	r28, 0x03	; 3
 14e:	09 f4       	brne	.+2      	; 0x152 <writeChar+0x28>
 150:	7b c0       	rjmp	.+246    	; 0x248 <writeChar+0x11e>
 152:	c4 30       	cpi	r28, 0x04	; 4
 154:	09 f4       	brne	.+2      	; 0x158 <writeChar+0x2e>
 156:	b5 c0       	rjmp	.+362    	; 0x2c2 <writeChar+0x198>
 158:	d0 c0       	rjmp	.+416    	; 0x2fa <writeChar+0x1d0>
		case 0:
		// Segment start at 0, 5, 10, 15, higher 4 bits.
		// (LCDDR0 & 0xF0) clears the segment before writing
		LCDDR0 = (LCDDR0 & 0xF0) | segment[0];
 15a:	ac ee       	ldi	r26, 0xEC	; 236
 15c:	b0 e0       	ldi	r27, 0x00	; 0
 15e:	8c 91       	ld	r24, X
 160:	80 7f       	andi	r24, 0xF0	; 240
 162:	90 81       	ld	r25, Z
 164:	89 2b       	or	r24, r25
 166:	8c 93       	st	X, r24
		LCDDR5 = (LCDDR5 & 0xF0) | segment[1];
 168:	a1 ef       	ldi	r26, 0xF1	; 241
 16a:	b0 e0       	ldi	r27, 0x00	; 0
 16c:	8c 91       	ld	r24, X
 16e:	80 7f       	andi	r24, 0xF0	; 240
 170:	92 81       	ldd	r25, Z+2	; 0x02
 172:	89 2b       	or	r24, r25
 174:	8c 93       	st	X, r24
		LCDDR10 = (LCDDR10 & 0xF0) | segment[2];
 176:	a6 ef       	ldi	r26, 0xF6	; 246
 178:	b0 e0       	ldi	r27, 0x00	; 0
 17a:	8c 91       	ld	r24, X
 17c:	80 7f       	andi	r24, 0xF0	; 240
 17e:	94 81       	ldd	r25, Z+4	; 0x04
 180:	89 2b       	or	r24, r25
 182:	8c 93       	st	X, r24
		LCDDR15 = (LCDDR15 & 0xF0) | segment[3];
 184:	ab ef       	ldi	r26, 0xFB	; 251
 186:	b0 e0       	ldi	r27, 0x00	; 0
 188:	8c 91       	ld	r24, X
 18a:	80 7f       	andi	r24, 0xF0	; 240
 18c:	96 81       	ldd	r25, Z+6	; 0x06
 18e:	89 2b       	or	r24, r25
 190:	8c 93       	st	X, r24
		break;
 192:	b3 c0       	rjmp	.+358    	; 0x2fa <writeChar+0x1d0>
		case 1:
		// Same segment just lower 4 bits
		LCDDR0 = (LCDDR0 & 0x0F) | (segment[0] << 4);
 194:	ac ee       	ldi	r26, 0xEC	; 236
 196:	b0 e0       	ldi	r27, 0x00	; 0
 198:	2c 91       	ld	r18, X
 19a:	80 81       	ld	r24, Z
 19c:	91 81       	ldd	r25, Z+1	; 0x01
 19e:	82 95       	swap	r24
 1a0:	92 95       	swap	r25
 1a2:	90 7f       	andi	r25, 0xF0	; 240
 1a4:	98 27       	eor	r25, r24
 1a6:	80 7f       	andi	r24, 0xF0	; 240
 1a8:	98 27       	eor	r25, r24
 1aa:	92 2f       	mov	r25, r18
 1ac:	9f 70       	andi	r25, 0x0F	; 15
 1ae:	89 2b       	or	r24, r25
 1b0:	8c 93       	st	X, r24
		LCDDR5 = (LCDDR5 & 0x0F) | (segment[1] << 4);
 1b2:	a1 ef       	ldi	r26, 0xF1	; 241
 1b4:	b0 e0       	ldi	r27, 0x00	; 0
 1b6:	2c 91       	ld	r18, X
 1b8:	82 81       	ldd	r24, Z+2	; 0x02
 1ba:	93 81       	ldd	r25, Z+3	; 0x03
 1bc:	82 95       	swap	r24
 1be:	92 95       	swap	r25
 1c0:	90 7f       	andi	r25, 0xF0	; 240
 1c2:	98 27       	eor	r25, r24
 1c4:	80 7f       	andi	r24, 0xF0	; 240
 1c6:	98 27       	eor	r25, r24
 1c8:	92 2f       	mov	r25, r18
 1ca:	9f 70       	andi	r25, 0x0F	; 15
 1cc:	89 2b       	or	r24, r25
 1ce:	8c 93       	st	X, r24
		LCDDR10 = (LCDDR10 & 0x0F) | (segment[2] << 4);
 1d0:	a6 ef       	ldi	r26, 0xF6	; 246
 1d2:	b0 e0       	ldi	r27, 0x00	; 0
 1d4:	2c 91       	ld	r18, X
 1d6:	84 81       	ldd	r24, Z+4	; 0x04
 1d8:	95 81       	ldd	r25, Z+5	; 0x05
 1da:	82 95       	swap	r24
 1dc:	92 95       	swap	r25
 1de:	90 7f       	andi	r25, 0xF0	; 240
 1e0:	98 27       	eor	r25, r24
 1e2:	80 7f       	andi	r24, 0xF0	; 240
 1e4:	98 27       	eor	r25, r24
 1e6:	92 2f       	mov	r25, r18
 1e8:	9f 70       	andi	r25, 0x0F	; 15
 1ea:	89 2b       	or	r24, r25
 1ec:	8c 93       	st	X, r24
		LCDDR15 = (LCDDR15 & 0x0F) | (segment[3] << 4);
 1ee:	ab ef       	ldi	r26, 0xFB	; 251
 1f0:	b0 e0       	ldi	r27, 0x00	; 0
 1f2:	2c 91       	ld	r18, X
 1f4:	86 81       	ldd	r24, Z+6	; 0x06
 1f6:	97 81       	ldd	r25, Z+7	; 0x07
 1f8:	82 95       	swap	r24
 1fa:	92 95       	swap	r25
 1fc:	90 7f       	andi	r25, 0xF0	; 240
 1fe:	98 27       	eor	r25, r24
 200:	80 7f       	andi	r24, 0xF0	; 240
 202:	98 27       	eor	r25, r24
 204:	92 2f       	mov	r25, r18
 206:	9f 70       	andi	r25, 0x0F	; 15
 208:	89 2b       	or	r24, r25
 20a:	8c 93       	st	X, r24
		break;
 20c:	76 c0       	rjmp	.+236    	; 0x2fa <writeChar+0x1d0>
		case 2:
		LCDDR1 = (LCDDR1 & 0xF0) | segment[0];
 20e:	ad ee       	ldi	r26, 0xED	; 237
 210:	b0 e0       	ldi	r27, 0x00	; 0
 212:	8c 91       	ld	r24, X
 214:	80 7f       	andi	r24, 0xF0	; 240
 216:	90 81       	ld	r25, Z
 218:	89 2b       	or	r24, r25
 21a:	8c 93       	st	X, r24
		LCDDR6 = (LCDDR6 & 0xF0) | segment[1];
 21c:	a2 ef       	ldi	r26, 0xF2	; 242
 21e:	b0 e0       	ldi	r27, 0x00	; 0
 220:	8c 91       	ld	r24, X
 222:	80 7f       	andi	r24, 0xF0	; 240
 224:	92 81       	ldd	r25, Z+2	; 0x02
 226:	89 2b       	or	r24, r25
 228:	8c 93       	st	X, r24
		LCDDR11 = (LCDDR11 & 0xF0) | segment[2];
 22a:	a7 ef       	ldi	r26, 0xF7	; 247
 22c:	b0 e0       	ldi	r27, 0x00	; 0
 22e:	8c 91       	ld	r24, X
 230:	80 7f       	andi	r24, 0xF0	; 240
 232:	94 81       	ldd	r25, Z+4	; 0x04
 234:	89 2b       	or	r24, r25
 236:	8c 93       	st	X, r24
		LCDDR16 = (LCDDR16 & 0xF0) | segment[3];
 238:	ac ef       	ldi	r26, 0xFC	; 252
 23a:	b0 e0       	ldi	r27, 0x00	; 0
 23c:	8c 91       	ld	r24, X
 23e:	80 7f       	andi	r24, 0xF0	; 240
 240:	96 81       	ldd	r25, Z+6	; 0x06
 242:	89 2b       	or	r24, r25
 244:	8c 93       	st	X, r24
		break;
 246:	59 c0       	rjmp	.+178    	; 0x2fa <writeChar+0x1d0>
		case 3:
		LCDDR1 = (LCDDR1 & 0x0F) | (segment[0] << 4);
 248:	ad ee       	ldi	r26, 0xED	; 237
 24a:	b0 e0       	ldi	r27, 0x00	; 0
 24c:	2c 91       	ld	r18, X
 24e:	80 81       	ld	r24, Z
 250:	91 81       	ldd	r25, Z+1	; 0x01
 252:	82 95       	swap	r24
 254:	92 95       	swap	r25
 256:	90 7f       	andi	r25, 0xF0	; 240
 258:	98 27       	eor	r25, r24
 25a:	80 7f       	andi	r24, 0xF0	; 240
 25c:	98 27       	eor	r25, r24
 25e:	92 2f       	mov	r25, r18
 260:	9f 70       	andi	r25, 0x0F	; 15
 262:	89 2b       	or	r24, r25
 264:	8c 93       	st	X, r24
		LCDDR6 = (LCDDR6 & 0x0F) | (segment[1] << 4);
 266:	a2 ef       	ldi	r26, 0xF2	; 242
 268:	b0 e0       	ldi	r27, 0x00	; 0
 26a:	2c 91       	ld	r18, X
 26c:	82 81       	ldd	r24, Z+2	; 0x02
 26e:	93 81       	ldd	r25, Z+3	; 0x03
 270:	82 95       	swap	r24
 272:	92 95       	swap	r25
 274:	90 7f       	andi	r25, 0xF0	; 240
 276:	98 27       	eor	r25, r24
 278:	80 7f       	andi	r24, 0xF0	; 240
 27a:	98 27       	eor	r25, r24
 27c:	92 2f       	mov	r25, r18
 27e:	9f 70       	andi	r25, 0x0F	; 15
 280:	89 2b       	or	r24, r25
 282:	8c 93       	st	X, r24
		LCDDR11 = (LCDDR11 & 0x0F) | (segment[2] << 4);
 284:	a7 ef       	ldi	r26, 0xF7	; 247
 286:	b0 e0       	ldi	r27, 0x00	; 0
 288:	2c 91       	ld	r18, X
 28a:	84 81       	ldd	r24, Z+4	; 0x04
 28c:	95 81       	ldd	r25, Z+5	; 0x05
 28e:	82 95       	swap	r24
 290:	92 95       	swap	r25
 292:	90 7f       	andi	r25, 0xF0	; 240
 294:	98 27       	eor	r25, r24
 296:	80 7f       	andi	r24, 0xF0	; 240
 298:	98 27       	eor	r25, r24
 29a:	92 2f       	mov	r25, r18
 29c:	9f 70       	andi	r25, 0x0F	; 15
 29e:	89 2b       	or	r24, r25
 2a0:	8c 93       	st	X, r24
		LCDDR16 = (LCDDR16 & 0x0F) | (segment[3] << 4);
 2a2:	ac ef       	ldi	r26, 0xFC	; 252
 2a4:	b0 e0       	ldi	r27, 0x00	; 0
 2a6:	2c 91       	ld	r18, X
 2a8:	86 81       	ldd	r24, Z+6	; 0x06
 2aa:	97 81       	ldd	r25, Z+7	; 0x07
 2ac:	82 95       	swap	r24
 2ae:	92 95       	swap	r25
 2b0:	90 7f       	andi	r25, 0xF0	; 240
 2b2:	98 27       	eor	r25, r24
 2b4:	80 7f       	andi	r24, 0xF0	; 240
 2b6:	98 27       	eor	r25, r24
 2b8:	92 2f       	mov	r25, r18
 2ba:	9f 70       	andi	r25, 0x0F	; 15
 2bc:	89 2b       	or	r24, r25
 2be:	8c 93       	st	X, r24
		break;
 2c0:	1c c0       	rjmp	.+56     	; 0x2fa <writeChar+0x1d0>
		case 4:
		LCDDR2 = (LCDDR2 & 0xF0) | segment[0];
 2c2:	ae ee       	ldi	r26, 0xEE	; 238
 2c4:	b0 e0       	ldi	r27, 0x00	; 0
 2c6:	8c 91       	ld	r24, X
 2c8:	80 7f       	andi	r24, 0xF0	; 240
 2ca:	90 81       	ld	r25, Z
 2cc:	89 2b       	or	r24, r25
 2ce:	8c 93       	st	X, r24
		LCDDR7 = (LCDDR7 & 0xF0) | segment[1];
 2d0:	a3 ef       	ldi	r26, 0xF3	; 243
 2d2:	b0 e0       	ldi	r27, 0x00	; 0
 2d4:	8c 91       	ld	r24, X
 2d6:	80 7f       	andi	r24, 0xF0	; 240
 2d8:	92 81       	ldd	r25, Z+2	; 0x02
 2da:	89 2b       	or	r24, r25
 2dc:	8c 93       	st	X, r24
		LCDDR12 = (LCDDR12 & 0xF0) | segment[2];
 2de:	a8 ef       	ldi	r26, 0xF8	; 248
 2e0:	b0 e0       	ldi	r27, 0x00	; 0
 2e2:	8c 91       	ld	r24, X
 2e4:	80 7f       	andi	r24, 0xF0	; 240
 2e6:	94 81       	ldd	r25, Z+4	; 0x04
 2e8:	89 2b       	or	r24, r25
 2ea:	8c 93       	st	X, r24
		LCDDR17 = (LCDDR17 & 0xF0) | segment[3];
 2ec:	ad ef       	ldi	r26, 0xFD	; 253
 2ee:	b0 e0       	ldi	r27, 0x00	; 0
 2f0:	8c 91       	ld	r24, X
 2f2:	80 7f       	andi	r24, 0xF0	; 240
 2f4:	96 81       	ldd	r25, Z+6	; 0x06
 2f6:	89 2b       	or	r24, r25
 2f8:	8c 93       	st	X, r24
		break;
	}
}
 2fa:	cf 91       	pop	r28
 2fc:	08 95       	ret

000002fe <is_prime>:

bool is_prime(int number) {
 2fe:	fc 01       	movw	r30, r24
	// 0 and 1 are not prime numbers
	if (number <= 1) return false;
 300:	82 30       	cpi	r24, 0x02	; 2
 302:	91 05       	cpc	r25, r1
 304:	1c f1       	brlt	.+70     	; 0x34c <is_prime+0x4e>

	// Loop from 2 to sqrt(number)
	for (int i = 2; i * i <= number; i++) {
 306:	84 30       	cpi	r24, 0x04	; 4
 308:	91 05       	cpc	r25, r1
 30a:	14 f1       	brlt	.+68     	; 0x350 <is_prime+0x52>
		if (number % i == 0) return false; // Divisible => not prime
 30c:	81 70       	andi	r24, 0x01	; 1
 30e:	90 78       	andi	r25, 0x80	; 128
 310:	99 23       	and	r25, r25
 312:	24 f4       	brge	.+8      	; 0x31c <is_prime+0x1e>
 314:	01 97       	sbiw	r24, 0x01	; 1
 316:	8e 6f       	ori	r24, 0xFE	; 254
 318:	9f 6f       	ori	r25, 0xFF	; 255
 31a:	01 96       	adiw	r24, 0x01	; 1
 31c:	89 2b       	or	r24, r25
 31e:	d1 f0       	breq	.+52     	; 0x354 <is_prime+0x56>
 320:	22 e0       	ldi	r18, 0x02	; 2
 322:	30 e0       	ldi	r19, 0x00	; 0
 324:	06 c0       	rjmp	.+12     	; 0x332 <is_prime+0x34>
 326:	cf 01       	movw	r24, r30
 328:	b9 01       	movw	r22, r18
 32a:	0e 94 99 03 	call	0x732	; 0x732 <__divmodhi4>
 32e:	89 2b       	or	r24, r25
 330:	99 f0       	breq	.+38     	; 0x358 <is_prime+0x5a>
bool is_prime(int number) {
	// 0 and 1 are not prime numbers
	if (number <= 1) return false;

	// Loop from 2 to sqrt(number)
	for (int i = 2; i * i <= number; i++) {
 332:	2f 5f       	subi	r18, 0xFF	; 255
 334:	3f 4f       	sbci	r19, 0xFF	; 255
 336:	22 9f       	mul	r18, r18
 338:	c0 01       	movw	r24, r0
 33a:	23 9f       	mul	r18, r19
 33c:	90 0d       	add	r25, r0
 33e:	90 0d       	add	r25, r0
 340:	11 24       	eor	r1, r1
 342:	e8 17       	cp	r30, r24
 344:	f9 07       	cpc	r31, r25
 346:	7c f7       	brge	.-34     	; 0x326 <is_prime+0x28>
		if (number % i == 0) return false; // Divisible => not prime
	}
	// Is prime if no factors
	return true;
 348:	81 e0       	ldi	r24, 0x01	; 1
 34a:	08 95       	ret
	}
}

bool is_prime(int number) {
	// 0 and 1 are not prime numbers
	if (number <= 1) return false;
 34c:	80 e0       	ldi	r24, 0x00	; 0
 34e:	08 95       	ret
	// Loop from 2 to sqrt(number)
	for (int i = 2; i * i <= number; i++) {
		if (number % i == 0) return false; // Divisible => not prime
	}
	// Is prime if no factors
	return true;
 350:	81 e0       	ldi	r24, 0x01	; 1
 352:	08 95       	ret
	// 0 and 1 are not prime numbers
	if (number <= 1) return false;

	// Loop from 2 to sqrt(number)
	for (int i = 2; i * i <= number; i++) {
		if (number % i == 0) return false; // Divisible => not prime
 354:	80 e0       	ldi	r24, 0x00	; 0
 356:	08 95       	ret
 358:	80 e0       	ldi	r24, 0x00	; 0
	}
	// Is prime if no factors
	return true;
}
 35a:	08 95       	ret

0000035c <printAt>:

void printAt(long num, int pos) {
 35c:	8f 92       	push	r8
 35e:	9f 92       	push	r9
 360:	af 92       	push	r10
 362:	bf 92       	push	r11
 364:	cf 92       	push	r12
 366:	df 92       	push	r13
 368:	ef 92       	push	r14
 36a:	ff 92       	push	r15
 36c:	0f 93       	push	r16
 36e:	1f 93       	push	r17
 370:	cf 93       	push	r28
 372:	df 93       	push	r29
 374:	00 d0       	rcall	.+0      	; 0x376 <printAt+0x1a>
 376:	cd b7       	in	r28, 0x3d	; 61
 378:	de b7       	in	r29, 0x3e	; 62
 37a:	4b 01       	movw	r8, r22
 37c:	5c 01       	movw	r10, r24
 37e:	14 2f       	mov	r17, r20
 380:	05 2f       	mov	r16, r21
	lock(&pp_mutex);
 382:	8c e5       	ldi	r24, 0x5C	; 92
 384:	91 e0       	ldi	r25, 0x01	; 1
 386:	0e 94 38 03 	call	0x670	; 0x670 <lock>

	// Global pp variable
	pp = pos;
 38a:	10 93 60 01 	sts	0x0160, r17	; 0x800160 <pp>
 38e:	00 93 61 01 	sts	0x0161, r16	; 0x800161 <pp+0x1>
	writeChar((num % 100) / 10 + '0', pp);
 392:	c5 01       	movw	r24, r10
 394:	b4 01       	movw	r22, r8
 396:	24 e6       	ldi	r18, 0x64	; 100
 398:	30 e0       	ldi	r19, 0x00	; 0
 39a:	40 e0       	ldi	r20, 0x00	; 0
 39c:	50 e0       	ldi	r21, 0x00	; 0
 39e:	0e 94 ad 03 	call	0x75a	; 0x75a <__divmodsi4>
 3a2:	0f 2e       	mov	r0, r31
 3a4:	fa e0       	ldi	r31, 0x0A	; 10
 3a6:	cf 2e       	mov	r12, r31
 3a8:	d1 2c       	mov	r13, r1
 3aa:	e1 2c       	mov	r14, r1
 3ac:	f1 2c       	mov	r15, r1
 3ae:	f0 2d       	mov	r31, r0
 3b0:	a7 01       	movw	r20, r14
 3b2:	96 01       	movw	r18, r12
 3b4:	0e 94 ad 03 	call	0x75a	; 0x75a <__divmodsi4>
 3b8:	61 2f       	mov	r22, r17
 3ba:	80 e3       	ldi	r24, 0x30	; 48
 3bc:	82 0f       	add	r24, r18
 3be:	0e 94 95 00 	call	0x12a	; 0x12a <writeChar>
	pp++;
 3c2:	00 91 60 01 	lds	r16, 0x0160	; 0x800160 <pp>
 3c6:	10 91 61 01 	lds	r17, 0x0161	; 0x800161 <pp+0x1>
 3ca:	0f 5f       	subi	r16, 0xFF	; 255
 3cc:	1f 4f       	sbci	r17, 0xFF	; 255
 3ce:	10 93 61 01 	sts	0x0161, r17	; 0x800161 <pp+0x1>
 3d2:	00 93 60 01 	sts	0x0160, r16	; 0x800160 <pp>
	writeChar(num % 10 + '0', pp);
 3d6:	c5 01       	movw	r24, r10
 3d8:	b4 01       	movw	r22, r8
 3da:	a7 01       	movw	r20, r14
 3dc:	96 01       	movw	r18, r12
 3de:	0e 94 ad 03 	call	0x75a	; 0x75a <__divmodsi4>
 3e2:	86 2f       	mov	r24, r22
 3e4:	60 2f       	mov	r22, r16
 3e6:	80 5d       	subi	r24, 0xD0	; 208
 3e8:	0e 94 95 00 	call	0x12a	; 0x12a <writeChar>

	// Delay loop test
	volatile int i;
	for (i = 0; i < 10000; i++);
 3ec:	1a 82       	std	Y+2, r1	; 0x02
 3ee:	19 82       	std	Y+1, r1	; 0x01
 3f0:	89 81       	ldd	r24, Y+1	; 0x01
 3f2:	9a 81       	ldd	r25, Y+2	; 0x02
 3f4:	80 31       	cpi	r24, 0x10	; 16
 3f6:	97 42       	sbci	r25, 0x27	; 39
 3f8:	54 f4       	brge	.+20     	; 0x40e <__LOCK_REGION_LENGTH__+0xe>
 3fa:	89 81       	ldd	r24, Y+1	; 0x01
 3fc:	9a 81       	ldd	r25, Y+2	; 0x02
 3fe:	01 96       	adiw	r24, 0x01	; 1
 400:	9a 83       	std	Y+2, r25	; 0x02
 402:	89 83       	std	Y+1, r24	; 0x01
 404:	89 81       	ldd	r24, Y+1	; 0x01
 406:	9a 81       	ldd	r25, Y+2	; 0x02
 408:	80 31       	cpi	r24, 0x10	; 16
 40a:	97 42       	sbci	r25, 0x27	; 39
 40c:	b4 f3       	brlt	.-20     	; 0x3fa <printAt+0x9e>

	unlock(&pp_mutex);
 40e:	8c e5       	ldi	r24, 0x5C	; 92
 410:	91 e0       	ldi	r25, 0x01	; 1
 412:	0e 94 5f 03 	call	0x6be	; 0x6be <unlock>
}
 416:	0f 90       	pop	r0
 418:	0f 90       	pop	r0
 41a:	df 91       	pop	r29
 41c:	cf 91       	pop	r28
 41e:	1f 91       	pop	r17
 420:	0f 91       	pop	r16
 422:	ff 90       	pop	r15
 424:	ef 90       	pop	r14
 426:	df 90       	pop	r13
 428:	cf 90       	pop	r12
 42a:	bf 90       	pop	r11
 42c:	af 90       	pop	r10
 42e:	9f 90       	pop	r9
 430:	8f 90       	pop	r8
 432:	08 95       	ret

00000434 <computePrimes>:

void computePrimes(int pos) {
 434:	ec 01       	movw	r28, r24
	long n;

	for (n = 1; ; n++) {
 436:	c1 2c       	mov	r12, r1
 438:	d1 2c       	mov	r13, r1
 43a:	76 01       	movw	r14, r12
 43c:	c3 94       	inc	r12
		if (is_prime(n)) {
 43e:	c6 01       	movw	r24, r12
 440:	0e 94 7f 01 	call	0x2fe	; 0x2fe <is_prime>
 444:	88 23       	and	r24, r24
 446:	71 f0       	breq	.+28     	; 0x464 <computePrimes+0x30>
			printAt(n, pos);
 448:	ae 01       	movw	r20, r28
 44a:	c7 01       	movw	r24, r14
 44c:	b6 01       	movw	r22, r12
 44e:	0e 94 ae 01 	call	0x35c	; 0x35c <printAt>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 452:	2f e3       	ldi	r18, 0x3F	; 63
 454:	82 e4       	ldi	r24, 0x42	; 66
 456:	9f e0       	ldi	r25, 0x0F	; 15
 458:	21 50       	subi	r18, 0x01	; 1
 45a:	80 40       	sbci	r24, 0x00	; 0
 45c:	90 40       	sbci	r25, 0x00	; 0
 45e:	e1 f7       	brne	.-8      	; 0x458 <computePrimes+0x24>
 460:	00 c0       	rjmp	.+0      	; 0x462 <computePrimes+0x2e>
 462:	00 00       	nop
}

void computePrimes(int pos) {
	long n;

	for (n = 1; ; n++) {
 464:	2f ef       	ldi	r18, 0xFF	; 255
 466:	c2 1a       	sub	r12, r18
 468:	d2 0a       	sbc	r13, r18
 46a:	e2 0a       	sbc	r14, r18
 46c:	f2 0a       	sbc	r15, r18
		if (is_prime(n)) {
			printAt(n, pos);
			_delay_ms(5000);
		}
	}
 46e:	e7 cf       	rjmp	.-50     	; 0x43e <computePrimes+0xa>

00000470 <main>:
}

int main() {
	init();
 470:	0e 94 57 00 	call	0xae	; 0xae <init>
	LCD_init();
 474:	0e 94 5d 00 	call	0xba	; 0xba <LCD_init>
	spawn(computePrimes, 0);
 478:	60 e0       	ldi	r22, 0x00	; 0
 47a:	70 e0       	ldi	r23, 0x00	; 0
 47c:	8a e1       	ldi	r24, 0x1A	; 26
 47e:	92 e0       	ldi	r25, 0x02	; 2
 480:	0e 94 7d 02 	call	0x4fa	; 0x4fa <spawn>
	computePrimes(3);
 484:	83 e0       	ldi	r24, 0x03	; 3
 486:	90 e0       	ldi	r25, 0x00	; 0
 488:	0e 94 1a 02 	call	0x434	; 0x434 <computePrimes>

0000048c <enqueue>:
	sei();
	initialized = 1;
}

static void enqueue(thread p, thread *queue) {
    p->next = NULL;
 48c:	dc 01       	movw	r26, r24
 48e:	15 96       	adiw	r26, 0x05	; 5
 490:	1c 92       	st	X, r1
 492:	1e 92       	st	-X, r1
 494:	14 97       	sbiw	r26, 0x04	; 4
    if (*queue == NULL) {
 496:	db 01       	movw	r26, r22
 498:	ed 91       	ld	r30, X+
 49a:	fc 91       	ld	r31, X
 49c:	11 97       	sbiw	r26, 0x01	; 1
 49e:	30 97       	sbiw	r30, 0x00	; 0
 4a0:	21 f4       	brne	.+8      	; 0x4aa <enqueue+0x1e>
        *queue = p;
 4a2:	8d 93       	st	X+, r24
 4a4:	9c 93       	st	X, r25
 4a6:	08 95       	ret
    } else {
        thread q = *queue;
        while (q->next)
            q = q->next;
 4a8:	f9 01       	movw	r30, r18
    p->next = NULL;
    if (*queue == NULL) {
        *queue = p;
    } else {
        thread q = *queue;
        while (q->next)
 4aa:	24 81       	ldd	r18, Z+4	; 0x04
 4ac:	35 81       	ldd	r19, Z+5	; 0x05
 4ae:	21 15       	cp	r18, r1
 4b0:	31 05       	cpc	r19, r1
 4b2:	d1 f7       	brne	.-12     	; 0x4a8 <enqueue+0x1c>
            q = q->next;
        q->next = p;
 4b4:	95 83       	std	Z+5, r25	; 0x05
 4b6:	84 83       	std	Z+4, r24	; 0x04
 4b8:	08 95       	ret

000004ba <dispatch>:
        while (1) ;  // not much else to do....
    }
    return p;
}

static void dispatch(thread next) {
 4ba:	cf 93       	push	r28
 4bc:	df 93       	push	r29
 4be:	00 d0       	rcall	.+0      	; 0x4c0 <dispatch+0x6>
 4c0:	cd b7       	in	r28, 0x3d	; 61
 4c2:	de b7       	in	r29, 0x3e	; 62
 4c4:	9a 83       	std	Y+2, r25	; 0x02
 4c6:	89 83       	std	Y+1, r24	; 0x01
    if (setjmp(current->context) == 0) {
 4c8:	80 91 50 01 	lds	r24, 0x0150	; 0x800150 <current>
 4cc:	90 91 51 01 	lds	r25, 0x0151	; 0x800151 <current+0x1>
 4d0:	06 96       	adiw	r24, 0x06	; 6
 4d2:	0e 94 08 04 	call	0x810	; 0x810 <setjmp>
 4d6:	89 2b       	or	r24, r25
 4d8:	59 f4       	brne	.+22     	; 0x4f0 <dispatch+0x36>
        current = next;
 4da:	89 81       	ldd	r24, Y+1	; 0x01
 4dc:	9a 81       	ldd	r25, Y+2	; 0x02
 4de:	90 93 51 01 	sts	0x0151, r25	; 0x800151 <current+0x1>
 4e2:	80 93 50 01 	sts	0x0150, r24	; 0x800150 <current>
        longjmp(next->context,1);
 4e6:	61 e0       	ldi	r22, 0x01	; 1
 4e8:	70 e0       	ldi	r23, 0x00	; 0
 4ea:	06 96       	adiw	r24, 0x06	; 6
 4ec:	0e 94 28 04 	call	0x850	; 0x850 <longjmp>
    }
}
 4f0:	0f 90       	pop	r0
 4f2:	0f 90       	pop	r0
 4f4:	df 91       	pop	r29
 4f6:	cf 91       	pop	r28
 4f8:	08 95       	ret

000004fa <spawn>:

void spawn(void (* function)(int), int arg) {
 4fa:	cf 93       	push	r28
 4fc:	df 93       	push	r29
 4fe:	00 d0       	rcall	.+0      	; 0x500 <__stack+0x1>
 500:	cd b7       	in	r28, 0x3d	; 61
 502:	de b7       	in	r29, 0x3e	; 62
    thread newp;

    DISABLE();
 504:	f8 94       	cli
    if (!initialized) initialize();
 506:	20 91 62 01 	lds	r18, 0x0162	; 0x800162 <initialized>
 50a:	30 91 63 01 	lds	r19, 0x0163	; 0x800163 <initialized+0x1>
 50e:	23 2b       	or	r18, r19
 510:	c1 f5       	brne	.+112    	; 0x582 <__stack+0x83>
int isPressed = 0;

static void initialize(void) {
	int i;
	for (i = 0; i < NTHREADS - 1; i++)
	threads[i].next = &threads[i + 1];
 512:	20 e4       	ldi	r18, 0x40	; 64
 514:	32 e0       	ldi	r19, 0x02	; 2
 516:	30 93 d8 01 	sts	0x01D8, r19	; 0x8001d8 <threads+0x5>
 51a:	20 93 d7 01 	sts	0x01D7, r18	; 0x8001d7 <threads+0x4>
 51e:	2d ea       	ldi	r18, 0xAD	; 173
 520:	32 e0       	ldi	r19, 0x02	; 2
 522:	30 93 45 02 	sts	0x0245, r19	; 0x800245 <threads+0x72>
 526:	20 93 44 02 	sts	0x0244, r18	; 0x800244 <threads+0x71>
 52a:	2a e1       	ldi	r18, 0x1A	; 26
 52c:	33 e0       	ldi	r19, 0x03	; 3
 52e:	30 93 b2 02 	sts	0x02B2, r19	; 0x8002b2 <threads+0xdf>
 532:	20 93 b1 02 	sts	0x02B1, r18	; 0x8002b1 <threads+0xde>
	threads[NTHREADS - 1].next = NULL;
 536:	10 92 1f 03 	sts	0x031F, r1	; 0x80031f <threads+0x14c>
 53a:	10 92 1e 03 	sts	0x031E, r1	; 0x80031e <threads+0x14b>
	
	// Enable pull-up resistor on PORTB pin 7 (joystick downward)
	DDRB &= ~(1 << DDB7);
 53e:	27 98       	cbi	0x04, 7	; 4
	PORTB |= (1 << PB7);
 540:	2f 9a       	sbi	0x05, 7	; 5
	
	// Enable pin change interrupt for PCINT15 (PORTB pin 7)
	PCMSK1 |= (1 << PCINT15);
 542:	ec e6       	ldi	r30, 0x6C	; 108
 544:	f0 e0       	ldi	r31, 0x00	; 0
 546:	20 81       	ld	r18, Z
 548:	20 68       	ori	r18, 0x80	; 128
 54a:	20 83       	st	Z, r18
	EIMSK |= (1 << PCIE1);
 54c:	ef 9a       	sbi	0x1d, 7	; 29
	
	// Configure OCR1A (Output Compare Register A) for 50 ms interrupts
	
	TCCR1B |= (1 << WGM12);  // CTC (Clear Timer on Compare)
 54e:	e1 e8       	ldi	r30, 0x81	; 129
 550:	f0 e0       	ldi	r31, 0x00	; 0
 552:	20 81       	ld	r18, Z
 554:	28 60       	ori	r18, 0x08	; 8
 556:	20 83       	st	Z, r18
	OCR1A = OCR1A_VALUE; // 50 ms delay
 558:	25 e8       	ldi	r18, 0x85	; 133
 55a:	31 e0       	ldi	r19, 0x01	; 1
 55c:	30 93 89 00 	sts	0x0089, r19	; 0x800089 <__DATA_REGION_ORIGIN__+0x29>
 560:	20 93 88 00 	sts	0x0088, r18	; 0x800088 <__DATA_REGION_ORIGIN__+0x28>
	TCCR1B |= (1 << CS12) | (1 << CS10);
 564:	20 81       	ld	r18, Z
 566:	25 60       	ori	r18, 0x05	; 5
 568:	20 83       	st	Z, r18
	TIMSK1 |= (1 << OCIE1A); // Compare Match A interrupt
 56a:	ef e6       	ldi	r30, 0x6F	; 111
 56c:	f0 e0       	ldi	r31, 0x00	; 0
 56e:	20 81       	ld	r18, Z
 570:	22 60       	ori	r18, 0x02	; 2
 572:	20 83       	st	Z, r18
	
	
	// Global interrupts
	sei();
 574:	78 94       	sei
	initialized = 1;
 576:	21 e0       	ldi	r18, 0x01	; 1
 578:	30 e0       	ldi	r19, 0x00	; 0
 57a:	30 93 63 01 	sts	0x0163, r19	; 0x800163 <initialized+0x1>
 57e:	20 93 62 01 	sts	0x0162, r18	; 0x800162 <initialized>
        q->next = p;
    }
}

static thread dequeue(thread *queue) {
    thread p = *queue;
 582:	20 91 52 01 	lds	r18, 0x0152	; 0x800152 <freeQ>
 586:	30 91 53 01 	lds	r19, 0x0153	; 0x800153 <freeQ+0x1>
 58a:	3a 83       	std	Y+2, r19	; 0x02
 58c:	29 83       	std	Y+1, r18	; 0x01
    if (*queue) {
 58e:	23 2b       	or	r18, r19
 590:	a9 f0       	breq	.+42     	; 0x5bc <__stack+0xbd>
        *queue = (*queue)->next;
 592:	e9 81       	ldd	r30, Y+1	; 0x01
 594:	fa 81       	ldd	r31, Y+2	; 0x02
 596:	44 81       	ldd	r20, Z+4	; 0x04
 598:	55 81       	ldd	r21, Z+5	; 0x05
 59a:	50 93 53 01 	sts	0x0153, r21	; 0x800153 <freeQ+0x1>
 59e:	40 93 52 01 	sts	0x0152, r20	; 0x800152 <freeQ>

    DISABLE();
    if (!initialized) initialize();

    newp = dequeue(&freeQ);
    newp->function = function;
 5a2:	91 83       	std	Z+1, r25	; 0x01
 5a4:	80 83       	st	Z, r24
    newp->arg = arg;
 5a6:	73 83       	std	Z+3, r23	; 0x03
 5a8:	62 83       	std	Z+2, r22	; 0x02
    newp->next = NULL;
 5aa:	15 82       	std	Z+5, r1	; 0x05
 5ac:	14 82       	std	Z+4, r1	; 0x04
    if (setjmp(newp->context) == 1) {
 5ae:	cf 01       	movw	r24, r30
 5b0:	06 96       	adiw	r24, 0x06	; 6
 5b2:	0e 94 08 04 	call	0x810	; 0x810 <setjmp>
 5b6:	01 97       	sbiw	r24, 0x01	; 1
 5b8:	49 f5       	brne	.+82     	; 0x60c <__stack+0x10d>
 5ba:	01 c0       	rjmp	.+2      	; 0x5be <__stack+0xbf>
 5bc:	ff cf       	rjmp	.-2      	; 0x5bc <__stack+0xbd>
        ENABLE();
 5be:	78 94       	sei
        current->function(current->arg);
 5c0:	a0 91 50 01 	lds	r26, 0x0150	; 0x800150 <current>
 5c4:	b0 91 51 01 	lds	r27, 0x0151	; 0x800151 <current+0x1>
 5c8:	ed 91       	ld	r30, X+
 5ca:	fc 91       	ld	r31, X
 5cc:	11 97       	sbiw	r26, 0x01	; 1
 5ce:	12 96       	adiw	r26, 0x02	; 2
 5d0:	8d 91       	ld	r24, X+
 5d2:	9c 91       	ld	r25, X
 5d4:	13 97       	sbiw	r26, 0x03	; 3
 5d6:	09 95       	icall
        DISABLE();
 5d8:	f8 94       	cli
        enqueue(current, &freeQ);
 5da:	62 e5       	ldi	r22, 0x52	; 82
 5dc:	71 e0       	ldi	r23, 0x01	; 1
 5de:	80 91 50 01 	lds	r24, 0x0150	; 0x800150 <current>
 5e2:	90 91 51 01 	lds	r25, 0x0151	; 0x800151 <current+0x1>
 5e6:	0e 94 46 02 	call	0x48c	; 0x48c <enqueue>
        q->next = p;
    }
}

static thread dequeue(thread *queue) {
    thread p = *queue;
 5ea:	80 91 64 01 	lds	r24, 0x0164	; 0x800164 <readyQ>
 5ee:	90 91 65 01 	lds	r25, 0x0165	; 0x800165 <readyQ+0x1>
    if (*queue) {
 5f2:	00 97       	sbiw	r24, 0x00	; 0
 5f4:	51 f0       	breq	.+20     	; 0x60a <__stack+0x10b>
        *queue = (*queue)->next;
 5f6:	fc 01       	movw	r30, r24
 5f8:	24 81       	ldd	r18, Z+4	; 0x04
 5fa:	35 81       	ldd	r19, Z+5	; 0x05
 5fc:	30 93 65 01 	sts	0x0165, r19	; 0x800165 <readyQ+0x1>
 600:	20 93 64 01 	sts	0x0164, r18	; 0x800164 <readyQ>
    if (setjmp(newp->context) == 1) {
        ENABLE();
        current->function(current->arg);
        DISABLE();
        enqueue(current, &freeQ);
        dispatch(dequeue(&readyQ));
 604:	0e 94 5d 02 	call	0x4ba	; 0x4ba <dispatch>
 608:	01 c0       	rjmp	.+2      	; 0x60c <__stack+0x10d>
 60a:	ff cf       	rjmp	.-2      	; 0x60a <__stack+0x10b>
    }
    SETSTACK(&newp->context, &newp->stack);
 60c:	e9 81       	ldd	r30, Y+1	; 0x01
 60e:	fa 81       	ldd	r31, Y+2	; 0x02
 610:	36 96       	adiw	r30, 0x06	; 6
 612:	89 81       	ldd	r24, Y+1	; 0x01
 614:	9a 81       	ldd	r25, Y+2	; 0x02
 616:	87 59       	subi	r24, 0x97	; 151
 618:	9f 4f       	sbci	r25, 0xFF	; 255
 61a:	91 8b       	std	Z+17, r25	; 0x11
 61c:	80 8b       	std	Z+16, r24	; 0x10
 61e:	93 8b       	std	Z+19, r25	; 0x13
 620:	82 8b       	std	Z+18, r24	; 0x12

    enqueue(newp, &readyQ);
 622:	64 e6       	ldi	r22, 0x64	; 100
 624:	71 e0       	ldi	r23, 0x01	; 1
 626:	89 81       	ldd	r24, Y+1	; 0x01
 628:	9a 81       	ldd	r25, Y+2	; 0x02
 62a:	0e 94 46 02 	call	0x48c	; 0x48c <enqueue>
    ENABLE();
 62e:	78 94       	sei
}
 630:	0f 90       	pop	r0
 632:	0f 90       	pop	r0
 634:	df 91       	pop	r29
 636:	cf 91       	pop	r28
 638:	08 95       	ret

0000063a <yield>:

void yield(void) {
	DISABLE();
 63a:	f8 94       	cli
	enqueue(current, &readyQ);
 63c:	64 e6       	ldi	r22, 0x64	; 100
 63e:	71 e0       	ldi	r23, 0x01	; 1
 640:	80 91 50 01 	lds	r24, 0x0150	; 0x800150 <current>
 644:	90 91 51 01 	lds	r25, 0x0151	; 0x800151 <current+0x1>
 648:	0e 94 46 02 	call	0x48c	; 0x48c <enqueue>
        q->next = p;
    }
}

static thread dequeue(thread *queue) {
    thread p = *queue;
 64c:	80 91 64 01 	lds	r24, 0x0164	; 0x800164 <readyQ>
 650:	90 91 65 01 	lds	r25, 0x0165	; 0x800165 <readyQ+0x1>
    if (*queue) {
 654:	00 97       	sbiw	r24, 0x00	; 0
 656:	59 f0       	breq	.+22     	; 0x66e <yield+0x34>
        *queue = (*queue)->next;
 658:	fc 01       	movw	r30, r24
 65a:	24 81       	ldd	r18, Z+4	; 0x04
 65c:	35 81       	ldd	r19, Z+5	; 0x05
 65e:	30 93 65 01 	sts	0x0165, r19	; 0x800165 <readyQ+0x1>
 662:	20 93 64 01 	sts	0x0164, r18	; 0x800164 <readyQ>
}

void yield(void) {
	DISABLE();
	enqueue(current, &readyQ);
	dispatch(dequeue(&readyQ));
 666:	0e 94 5d 02 	call	0x4ba	; 0x4ba <dispatch>
	ENABLE();
 66a:	78 94       	sei
}
 66c:	08 95       	ret
 66e:	ff cf       	rjmp	.-2      	; 0x66e <yield+0x34>

00000670 <lock>:

void lock(mutex *m) {
	DISABLE();
 670:	f8 94       	cli
    // If already locked
	if (m->locked) {
 672:	fc 01       	movw	r30, r24
 674:	20 81       	ld	r18, Z
 676:	31 81       	ldd	r19, Z+1	; 0x01
 678:	23 2b       	or	r18, r19
 67a:	d1 f0       	breq	.+52     	; 0x6b0 <lock+0x40>
		enqueue(current, &(m->waitQ)); // Add to mutex wait queue
 67c:	bc 01       	movw	r22, r24
 67e:	6e 5f       	subi	r22, 0xFE	; 254
 680:	7f 4f       	sbci	r23, 0xFF	; 255
 682:	80 91 50 01 	lds	r24, 0x0150	; 0x800150 <current>
 686:	90 91 51 01 	lds	r25, 0x0151	; 0x800151 <current+0x1>
 68a:	0e 94 46 02 	call	0x48c	; 0x48c <enqueue>
        q->next = p;
    }
}

static thread dequeue(thread *queue) {
    thread p = *queue;
 68e:	80 91 64 01 	lds	r24, 0x0164	; 0x800164 <readyQ>
 692:	90 91 65 01 	lds	r25, 0x0165	; 0x800165 <readyQ+0x1>
    if (*queue) {
 696:	00 97       	sbiw	r24, 0x00	; 0
 698:	51 f0       	breq	.+20     	; 0x6ae <lock+0x3e>
        *queue = (*queue)->next;
 69a:	fc 01       	movw	r30, r24
 69c:	24 81       	ldd	r18, Z+4	; 0x04
 69e:	35 81       	ldd	r19, Z+5	; 0x05
 6a0:	30 93 65 01 	sts	0x0165, r19	; 0x800165 <readyQ+0x1>
 6a4:	20 93 64 01 	sts	0x0164, r18	; 0x800164 <readyQ>
void lock(mutex *m) {
	DISABLE();
    // If already locked
	if (m->locked) {
		enqueue(current, &(m->waitQ)); // Add to mutex wait queue
		dispatch(dequeue(&readyQ));    // Dispatch the next thread
 6a8:	0e 94 5d 02 	call	0x4ba	; 0x4ba <dispatch>
 6ac:	06 c0       	rjmp	.+12     	; 0x6ba <lock+0x4a>
 6ae:	ff cf       	rjmp	.-2      	; 0x6ae <lock+0x3e>
		} else {
		m->locked = 1; // Lock the mutex
 6b0:	21 e0       	ldi	r18, 0x01	; 1
 6b2:	30 e0       	ldi	r19, 0x00	; 0
 6b4:	fc 01       	movw	r30, r24
 6b6:	31 83       	std	Z+1, r19	; 0x01
 6b8:	20 83       	st	Z, r18
	}
	ENABLE();
 6ba:	78 94       	sei
 6bc:	08 95       	ret

000006be <unlock>:
}

void unlock(mutex *m) {
 6be:	fc 01       	movw	r30, r24
	DISABLE();
 6c0:	f8 94       	cli
    // If already unlocked
	if (m->waitQ) {
 6c2:	82 81       	ldd	r24, Z+2	; 0x02
 6c4:	93 81       	ldd	r25, Z+3	; 0x03
 6c6:	00 97       	sbiw	r24, 0x00	; 0
 6c8:	61 f0       	breq	.+24     	; 0x6e2 <unlock+0x24>
}

static thread dequeue(thread *queue) {
    thread p = *queue;
    if (*queue) {
        *queue = (*queue)->next;
 6ca:	dc 01       	movw	r26, r24
 6cc:	14 96       	adiw	r26, 0x04	; 4
 6ce:	2d 91       	ld	r18, X+
 6d0:	3c 91       	ld	r19, X
 6d2:	15 97       	sbiw	r26, 0x05	; 5
 6d4:	33 83       	std	Z+3, r19	; 0x03
 6d6:	22 83       	std	Z+2, r18	; 0x02

void unlock(mutex *m) {
	DISABLE();
    // If already unlocked
	if (m->waitQ) {
		enqueue(dequeue(&(m->waitQ)), &readyQ); // Move a thread from the wait queue to the ready queue
 6d8:	64 e6       	ldi	r22, 0x64	; 100
 6da:	71 e0       	ldi	r23, 0x01	; 1
 6dc:	0e 94 46 02 	call	0x48c	; 0x48c <enqueue>
 6e0:	02 c0       	rjmp	.+4      	; 0x6e6 <unlock+0x28>
		} else {
		m->locked = 0; // Unlock the mutex
 6e2:	11 82       	std	Z+1, r1	; 0x01
 6e4:	10 82       	st	Z, r1
	}
	ENABLE();
 6e6:	78 94       	sei
 6e8:	08 95       	ret

000006ea <__vector_7>:
}
*/

// Timer interupt

ISR(TIMER1_COMPA_vect) {
 6ea:	1f 92       	push	r1
 6ec:	0f 92       	push	r0
 6ee:	0f b6       	in	r0, 0x3f	; 63
 6f0:	0f 92       	push	r0
 6f2:	11 24       	eor	r1, r1
 6f4:	2f 93       	push	r18
 6f6:	3f 93       	push	r19
 6f8:	4f 93       	push	r20
 6fa:	5f 93       	push	r21
 6fc:	6f 93       	push	r22
 6fe:	7f 93       	push	r23
 700:	8f 93       	push	r24
 702:	9f 93       	push	r25
 704:	af 93       	push	r26
 706:	bf 93       	push	r27
 708:	ef 93       	push	r30
 70a:	ff 93       	push	r31
	yield(); // Call yield() to switch threads
 70c:	0e 94 1d 03 	call	0x63a	; 0x63a <yield>
}
 710:	ff 91       	pop	r31
 712:	ef 91       	pop	r30
 714:	bf 91       	pop	r27
 716:	af 91       	pop	r26
 718:	9f 91       	pop	r25
 71a:	8f 91       	pop	r24
 71c:	7f 91       	pop	r23
 71e:	6f 91       	pop	r22
 720:	5f 91       	pop	r21
 722:	4f 91       	pop	r20
 724:	3f 91       	pop	r19
 726:	2f 91       	pop	r18
 728:	0f 90       	pop	r0
 72a:	0f be       	out	0x3f, r0	; 63
 72c:	0f 90       	pop	r0
 72e:	1f 90       	pop	r1
 730:	18 95       	reti

00000732 <__divmodhi4>:
 732:	97 fb       	bst	r25, 7
 734:	07 2e       	mov	r0, r23
 736:	16 f4       	brtc	.+4      	; 0x73c <__divmodhi4+0xa>
 738:	00 94       	com	r0
 73a:	07 d0       	rcall	.+14     	; 0x74a <__divmodhi4_neg1>
 73c:	77 fd       	sbrc	r23, 7
 73e:	09 d0       	rcall	.+18     	; 0x752 <__divmodhi4_neg2>
 740:	0e 94 d2 03 	call	0x7a4	; 0x7a4 <__udivmodhi4>
 744:	07 fc       	sbrc	r0, 7
 746:	05 d0       	rcall	.+10     	; 0x752 <__divmodhi4_neg2>
 748:	3e f4       	brtc	.+14     	; 0x758 <__divmodhi4_exit>

0000074a <__divmodhi4_neg1>:
 74a:	90 95       	com	r25
 74c:	81 95       	neg	r24
 74e:	9f 4f       	sbci	r25, 0xFF	; 255
 750:	08 95       	ret

00000752 <__divmodhi4_neg2>:
 752:	70 95       	com	r23
 754:	61 95       	neg	r22
 756:	7f 4f       	sbci	r23, 0xFF	; 255

00000758 <__divmodhi4_exit>:
 758:	08 95       	ret

0000075a <__divmodsi4>:
 75a:	05 2e       	mov	r0, r21
 75c:	97 fb       	bst	r25, 7
 75e:	1e f4       	brtc	.+6      	; 0x766 <__divmodsi4+0xc>
 760:	00 94       	com	r0
 762:	0e 94 c4 03 	call	0x788	; 0x788 <__negsi2>
 766:	57 fd       	sbrc	r21, 7
 768:	07 d0       	rcall	.+14     	; 0x778 <__divmodsi4_neg2>
 76a:	0e 94 e6 03 	call	0x7cc	; 0x7cc <__udivmodsi4>
 76e:	07 fc       	sbrc	r0, 7
 770:	03 d0       	rcall	.+6      	; 0x778 <__divmodsi4_neg2>
 772:	4e f4       	brtc	.+18     	; 0x786 <__divmodsi4_exit>
 774:	0c 94 c4 03 	jmp	0x788	; 0x788 <__negsi2>

00000778 <__divmodsi4_neg2>:
 778:	50 95       	com	r21
 77a:	40 95       	com	r20
 77c:	30 95       	com	r19
 77e:	21 95       	neg	r18
 780:	3f 4f       	sbci	r19, 0xFF	; 255
 782:	4f 4f       	sbci	r20, 0xFF	; 255
 784:	5f 4f       	sbci	r21, 0xFF	; 255

00000786 <__divmodsi4_exit>:
 786:	08 95       	ret

00000788 <__negsi2>:
 788:	90 95       	com	r25
 78a:	80 95       	com	r24
 78c:	70 95       	com	r23
 78e:	61 95       	neg	r22
 790:	7f 4f       	sbci	r23, 0xFF	; 255
 792:	8f 4f       	sbci	r24, 0xFF	; 255
 794:	9f 4f       	sbci	r25, 0xFF	; 255
 796:	08 95       	ret

00000798 <__tablejump2__>:
 798:	ee 0f       	add	r30, r30
 79a:	ff 1f       	adc	r31, r31
 79c:	05 90       	lpm	r0, Z+
 79e:	f4 91       	lpm	r31, Z
 7a0:	e0 2d       	mov	r30, r0
 7a2:	09 94       	ijmp

000007a4 <__udivmodhi4>:
 7a4:	aa 1b       	sub	r26, r26
 7a6:	bb 1b       	sub	r27, r27
 7a8:	51 e1       	ldi	r21, 0x11	; 17
 7aa:	07 c0       	rjmp	.+14     	; 0x7ba <__udivmodhi4_ep>

000007ac <__udivmodhi4_loop>:
 7ac:	aa 1f       	adc	r26, r26
 7ae:	bb 1f       	adc	r27, r27
 7b0:	a6 17       	cp	r26, r22
 7b2:	b7 07       	cpc	r27, r23
 7b4:	10 f0       	brcs	.+4      	; 0x7ba <__udivmodhi4_ep>
 7b6:	a6 1b       	sub	r26, r22
 7b8:	b7 0b       	sbc	r27, r23

000007ba <__udivmodhi4_ep>:
 7ba:	88 1f       	adc	r24, r24
 7bc:	99 1f       	adc	r25, r25
 7be:	5a 95       	dec	r21
 7c0:	a9 f7       	brne	.-22     	; 0x7ac <__udivmodhi4_loop>
 7c2:	80 95       	com	r24
 7c4:	90 95       	com	r25
 7c6:	bc 01       	movw	r22, r24
 7c8:	cd 01       	movw	r24, r26
 7ca:	08 95       	ret

000007cc <__udivmodsi4>:
 7cc:	a1 e2       	ldi	r26, 0x21	; 33
 7ce:	1a 2e       	mov	r1, r26
 7d0:	aa 1b       	sub	r26, r26
 7d2:	bb 1b       	sub	r27, r27
 7d4:	fd 01       	movw	r30, r26
 7d6:	0d c0       	rjmp	.+26     	; 0x7f2 <__udivmodsi4_ep>

000007d8 <__udivmodsi4_loop>:
 7d8:	aa 1f       	adc	r26, r26
 7da:	bb 1f       	adc	r27, r27
 7dc:	ee 1f       	adc	r30, r30
 7de:	ff 1f       	adc	r31, r31
 7e0:	a2 17       	cp	r26, r18
 7e2:	b3 07       	cpc	r27, r19
 7e4:	e4 07       	cpc	r30, r20
 7e6:	f5 07       	cpc	r31, r21
 7e8:	20 f0       	brcs	.+8      	; 0x7f2 <__udivmodsi4_ep>
 7ea:	a2 1b       	sub	r26, r18
 7ec:	b3 0b       	sbc	r27, r19
 7ee:	e4 0b       	sbc	r30, r20
 7f0:	f5 0b       	sbc	r31, r21

000007f2 <__udivmodsi4_ep>:
 7f2:	66 1f       	adc	r22, r22
 7f4:	77 1f       	adc	r23, r23
 7f6:	88 1f       	adc	r24, r24
 7f8:	99 1f       	adc	r25, r25
 7fa:	1a 94       	dec	r1
 7fc:	69 f7       	brne	.-38     	; 0x7d8 <__udivmodsi4_loop>
 7fe:	60 95       	com	r22
 800:	70 95       	com	r23
 802:	80 95       	com	r24
 804:	90 95       	com	r25
 806:	9b 01       	movw	r18, r22
 808:	ac 01       	movw	r20, r24
 80a:	bd 01       	movw	r22, r26
 80c:	cf 01       	movw	r24, r30
 80e:	08 95       	ret

00000810 <setjmp>:
 810:	dc 01       	movw	r26, r24
 812:	2d 92       	st	X+, r2
 814:	3d 92       	st	X+, r3
 816:	4d 92       	st	X+, r4
 818:	5d 92       	st	X+, r5
 81a:	6d 92       	st	X+, r6
 81c:	7d 92       	st	X+, r7
 81e:	8d 92       	st	X+, r8
 820:	9d 92       	st	X+, r9
 822:	ad 92       	st	X+, r10
 824:	bd 92       	st	X+, r11
 826:	cd 92       	st	X+, r12
 828:	dd 92       	st	X+, r13
 82a:	ed 92       	st	X+, r14
 82c:	fd 92       	st	X+, r15
 82e:	0d 93       	st	X+, r16
 830:	1d 93       	st	X+, r17
 832:	cd 93       	st	X+, r28
 834:	dd 93       	st	X+, r29
 836:	ff 91       	pop	r31
 838:	ef 91       	pop	r30
 83a:	8d b7       	in	r24, 0x3d	; 61
 83c:	8d 93       	st	X+, r24
 83e:	8e b7       	in	r24, 0x3e	; 62
 840:	8d 93       	st	X+, r24
 842:	8f b7       	in	r24, 0x3f	; 63
 844:	8d 93       	st	X+, r24
 846:	ed 93       	st	X+, r30
 848:	fd 93       	st	X+, r31
 84a:	88 27       	eor	r24, r24
 84c:	99 27       	eor	r25, r25
 84e:	09 94       	ijmp

00000850 <longjmp>:
 850:	dc 01       	movw	r26, r24
 852:	cb 01       	movw	r24, r22
 854:	81 30       	cpi	r24, 0x01	; 1
 856:	91 05       	cpc	r25, r1
 858:	81 1d       	adc	r24, r1
 85a:	2d 90       	ld	r2, X+
 85c:	3d 90       	ld	r3, X+
 85e:	4d 90       	ld	r4, X+
 860:	5d 90       	ld	r5, X+
 862:	6d 90       	ld	r6, X+
 864:	7d 90       	ld	r7, X+
 866:	8d 90       	ld	r8, X+
 868:	9d 90       	ld	r9, X+
 86a:	ad 90       	ld	r10, X+
 86c:	bd 90       	ld	r11, X+
 86e:	cd 90       	ld	r12, X+
 870:	dd 90       	ld	r13, X+
 872:	ed 90       	ld	r14, X+
 874:	fd 90       	ld	r15, X+
 876:	0d 91       	ld	r16, X+
 878:	1d 91       	ld	r17, X+
 87a:	cd 91       	ld	r28, X+
 87c:	dd 91       	ld	r29, X+
 87e:	ed 91       	ld	r30, X+
 880:	fd 91       	ld	r31, X+
 882:	0d 90       	ld	r0, X+
 884:	f8 94       	cli
 886:	fe bf       	out	0x3e, r31	; 62
 888:	0f be       	out	0x3f, r0	; 63
 88a:	ed bf       	out	0x3d, r30	; 61
 88c:	ed 91       	ld	r30, X+
 88e:	fd 91       	ld	r31, X+
 890:	09 94       	ijmp

00000892 <_exit>:
 892:	f8 94       	cli

00000894 <__stop_program>:
 894:	ff cf       	rjmp	.-2      	; 0x894 <__stop_program>
