WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2500083 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 18 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5000083 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 35 sec)
Warmup finished CPU 0 instructions: 25000002 cycles: 6250084 cumulative IPC: 4 (Simulation time: 00 hr 00 min 44 sec)
Warmup complete CPU 0 instructions: 25000002 cycles: 6250084 cumulative IPC: 4 (Simulation time: 00 hr 00 min 44 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 9095721 heartbeat IPC: 2.442 cumulative IPC: 1.757 (Simulation time: 00 hr 01 min 01 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_13.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000002 cycles: 15005618 heartbeat IPC: 1.692 cumulative IPC: 1.713 (Simulation time: 00 hr 01 min 35 sec)
Heartbeat CPU 0 instructions: 50000000 cycles: 20848623 heartbeat IPC: 1.711 cumulative IPC: 1.712 (Simulation time: 00 hr 02 min 09 sec)
Heartbeat CPU 0 instructions: 60000002 cycles: 26584160 heartbeat IPC: 1.744 cumulative IPC: 1.721 (Simulation time: 00 hr 02 min 43 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_13.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000003 cycles: 32492784 heartbeat IPC: 1.692 cumulative IPC: 1.715 (Simulation time: 00 hr 03 min 18 sec)
Heartbeat CPU 0 instructions: 80000001 cycles: 38336112 heartbeat IPC: 1.711 cumulative IPC: 1.714 (Simulation time: 00 hr 03 min 52 sec)
Heartbeat CPU 0 instructions: 90000002 cycles: 44071385 heartbeat IPC: 1.744 cumulative IPC: 1.719 (Simulation time: 00 hr 04 min 26 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_13.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000003 cycles: 49980831 heartbeat IPC: 1.692 cumulative IPC: 1.715 (Simulation time: 00 hr 05 min 01 sec)
Heartbeat CPU 0 instructions: 110000001 cycles: 55824602 heartbeat IPC: 1.711 cumulative IPC: 1.715 (Simulation time: 00 hr 05 min 35 sec)
Heartbeat CPU 0 instructions: 120000004 cycles: 61560265 heartbeat IPC: 1.743 cumulative IPC: 1.718 (Simulation time: 00 hr 06 min 10 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_13.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000003 cycles: 58317557 cumulative IPC: 1.715 (Simulation time: 00 hr 06 min 28 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 58317557 cumulative IPC: 1.715 (Simulation time: 00 hr 06 min 28 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/compute_int/compute_int_13.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.715 instructions: 100000003 cycles: 58317557
CPU 0 Branch Prediction Accuracy: 85.64% MPKI: 15.32 Average ROB Occupancy at Mispredict: 77.72
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 15.3
BRANCH_CONDITIONAL: 0.047
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.0001
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:    4703822 HIT:    4513657 MISS:     190165
LLC LOAD         ACCESS:    1707217 HIT:    1611983 MISS:      95234
LLC RFO          ACCESS:    1498128 HIT:    1403607 MISS:      94521
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:    1497897 HIT:    1497897 MISS:          0
LLC TRANSLATION  ACCESS:        580 HIT:        170 MISS:        410
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 720.6 cycles
cpu0_DTLB TOTAL        ACCESS:   16838992 HIT:    9545427 MISS:    7293565
cpu0_DTLB LOAD         ACCESS:   16838992 HIT:    9545427 MISS:    7293565
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 5.68 cycles
cpu0_ITLB TOTAL        ACCESS:       5053 HIT:       4866 MISS:        187
cpu0_ITLB LOAD         ACCESS:       5053 HIT:       4866 MISS:        187
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 10.67 cycles
cpu0_L1D TOTAL        ACCESS:   17159831 HIT:    6487365 MISS:   10672466
cpu0_L1D LOAD         ACCESS:   14217111 HIT:    6483808 MISS:    7733303
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    2942069 HIT:       3507 MISS:    2938562
cpu0_L1D TRANSLATION  ACCESS:        651 HIT:         50 MISS:        601
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 24.1 cycles
cpu0_L1I TOTAL        ACCESS:       5821 HIT:       5821 MISS:          0
cpu0_L1I LOAD         ACCESS:       5821 HIT:       5821 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:    9545002 HIT:    4908983 MISS:    4636019
cpu0_L2C LOAD         ACCESS:    3667930 HIT:    1960710 MISS:    1707220
cpu0_L2C RFO          ACCESS:    2937951 HIT:    1439823 MISS:    1498128
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:    2938520 HIT:    1508429 MISS:    1430091
cpu0_L2C TRANSLATION  ACCESS:        601 HIT:         21 MISS:        580
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 43.52 cycles
cpu0_STLB TOTAL        ACCESS:    5889354 HIT:    5888703 MISS:        651
cpu0_STLB LOAD         ACCESS:    5889354 HIT:    5888703 MISS:        651
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 214.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      53866
  ROW_BUFFER_MISS:     136086
 AVG DBUS CONGESTED CYCLE: 3.973
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       3750
  FULL:      90673
