[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/BinarySize/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
AST_DEBUG_BEGIN
Count: 178
LIB: work
FILE: ${SURELOG_DIR}/tests/BinarySize/dut.sv
n<> u<177> t<Top_level_rule> c<1> l<1:1> el<14:1>
  n<> u<1> t<Null_rule> p<177> s<176> l<1:1>
  n<> u<176> t<Source_text> p<177> c<175> l<1:1> el<13:10>
    n<> u<175> t<Description> p<176> c<174> l<1:1> el<13:10>
      n<> u<174> t<Module_declaration> p<175> c<5> l<1:1> el<13:10>
        n<> u<5> t<Module_nonansi_header> p<174> c<2> s<28> l<1:1> el<1:14>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<1:1> el<1:7>
          n<top> u<3> t<STRING_CONST> p<5> s<4> l<1:8> el<1:11>
          n<> u<4> t<List_of_ports> p<5> l<1:11> el<1:13>
        n<> u<28> t<Module_item> p<174> c<27> s<44> l<2:3> el<2:28>
          n<> u<27> t<Non_port_module_item> p<28> c<26> l<2:3> el<2:28>
            n<> u<26> t<Module_or_generate_item> p<27> c<25> l<2:3> el<2:28>
              n<> u<25> t<Module_common_item> p<26> c<24> l<2:3> el<2:28>
                n<> u<24> t<Module_or_generate_item_declaration> p<25> c<23> l<2:3> el<2:28>
                  n<> u<23> t<Package_or_generate_item_declaration> p<24> c<22> l<2:3> el<2:28>
                    n<> u<22> t<Data_declaration> p<23> c<21> l<2:3> el<2:28>
                      n<> u<21> t<Variable_declaration> p<22> c<17> l<2:3> el<2:28>
                        n<> u<17> t<Data_type> p<21> c<6> s<20> l<2:3> el<2:21>
                          n<> u<6> t<IntVec_TypeLogic> p<17> s<16> l<2:3> el<2:8>
                          n<> u<16> t<Packed_dimension> p<17> c<15> l<2:15> el<2:21>
                            n<> u<15> t<Constant_range> p<16> c<10> l<2:16> el<2:20>
                              n<> u<10> t<Constant_expression> p<15> c<9> s<14> l<2:16> el<2:18>
                                n<> u<9> t<Constant_primary> p<10> c<8> l<2:16> el<2:18>
                                  n<> u<8> t<Primary_literal> p<9> c<7> l<2:16> el<2:18>
                                    n<31> u<7> t<INT_CONST> p<8> l<2:16> el<2:18>
                              n<> u<14> t<Constant_expression> p<15> c<13> l<2:19> el<2:20>
                                n<> u<13> t<Constant_primary> p<14> c<12> l<2:19> el<2:20>
                                  n<> u<12> t<Primary_literal> p<13> c<11> l<2:19> el<2:20>
                                    n<0> u<11> t<INT_CONST> p<12> l<2:19> el<2:20>
                        n<> u<20> t<List_of_variable_decl_assignments> p<21> c<19> l<2:22> el<2:27>
                          n<> u<19> t<Variable_decl_assignment> p<20> c<18> l<2:22> el<2:27>
                            n<first> u<18> t<STRING_CONST> p<19> l<2:22> el<2:27>
        n<> u<44> t<Module_item> p<174> c<43> s<60> l<3:3> el<3:24>
          n<> u<43> t<Non_port_module_item> p<44> c<42> l<3:3> el<3:24>
            n<> u<42> t<Module_or_generate_item> p<43> c<41> l<3:3> el<3:24>
              n<> u<41> t<Module_common_item> p<42> c<40> l<3:3> el<3:24>
                n<> u<40> t<Continuous_assign> p<41> c<39> l<3:3> el<3:24>
                  n<> u<39> t<List_of_net_assignments> p<40> c<38> l<3:10> el<3:23>
                    n<> u<38> t<Net_assignment> p<39> c<33> l<3:10> el<3:23>
                      n<> u<33> t<Net_lvalue> p<38> c<30> s<37> l<3:10> el<3:15>
                        n<> u<30> t<Ps_or_hierarchical_identifier> p<33> c<29> s<32> l<3:10> el<3:15>
                          n<first> u<29> t<STRING_CONST> p<30> l<3:10> el<3:15>
                        n<> u<32> t<Constant_select> p<33> c<31> l<3:16> el<3:16>
                          n<> u<31> t<Constant_bit_select> p<32> l<3:16> el<3:16>
                      n<> u<37> t<Expression> p<38> c<36> l<3:18> el<3:23>
                        n<> u<36> t<Primary> p<37> c<35> l<3:18> el<3:23>
                          n<> u<35> t<Primary_literal> p<36> c<34> l<3:18> el<3:23>
                            n<32'b1> u<34> t<INT_CONST> p<35> l<3:18> el<3:23>
        n<> u<60> t<Module_item> p<174> c<59> s<76> l<4:3> el<4:23>
          n<> u<59> t<Non_port_module_item> p<60> c<58> l<4:3> el<4:23>
            n<> u<58> t<Module_or_generate_item> p<59> c<57> l<4:3> el<4:23>
              n<> u<57> t<Module_common_item> p<58> c<56> l<4:3> el<4:23>
                n<> u<56> t<Continuous_assign> p<57> c<55> l<4:3> el<4:23>
                  n<> u<55> t<List_of_net_assignments> p<56> c<54> l<4:10> el<4:22>
                    n<> u<54> t<Net_assignment> p<55> c<49> l<4:10> el<4:22>
                      n<> u<49> t<Net_lvalue> p<54> c<46> s<53> l<4:10> el<4:15>
                        n<> u<46> t<Ps_or_hierarchical_identifier> p<49> c<45> s<48> l<4:10> el<4:15>
                          n<first> u<45> t<STRING_CONST> p<46> l<4:10> el<4:15>
                        n<> u<48> t<Constant_select> p<49> c<47> l<4:16> el<4:16>
                          n<> u<47> t<Constant_bit_select> p<48> l<4:16> el<4:16>
                      n<> u<53> t<Expression> p<54> c<52> l<4:18> el<4:22>
                        n<> u<52> t<Primary> p<53> c<51> l<4:18> el<4:22>
                          n<> u<51> t<Primary_literal> p<52> c<50> l<4:18> el<4:22>
                            n<> u<50> t<Number_1Tickb0> p<51> l<4:18> el<4:22>
        n<> u<76> t<Module_item> p<174> c<75> s<92> l<5:3> el<5:24>
          n<> u<75> t<Non_port_module_item> p<76> c<74> l<5:3> el<5:24>
            n<> u<74> t<Module_or_generate_item> p<75> c<73> l<5:3> el<5:24>
              n<> u<73> t<Module_common_item> p<74> c<72> l<5:3> el<5:24>
                n<> u<72> t<Continuous_assign> p<73> c<71> l<5:3> el<5:24>
                  n<> u<71> t<List_of_net_assignments> p<72> c<70> l<5:10> el<5:23>
                    n<> u<70> t<Net_assignment> p<71> c<65> l<5:10> el<5:23>
                      n<> u<65> t<Net_lvalue> p<70> c<62> s<69> l<5:10> el<5:15>
                        n<> u<62> t<Ps_or_hierarchical_identifier> p<65> c<61> s<64> l<5:10> el<5:15>
                          n<first> u<61> t<STRING_CONST> p<62> l<5:10> el<5:15>
                        n<> u<64> t<Constant_select> p<65> c<63> l<5:16> el<5:16>
                          n<> u<63> t<Constant_bit_select> p<64> l<5:16> el<5:16>
                      n<> u<69> t<Expression> p<70> c<68> l<5:18> el<5:23>
                        n<> u<68> t<Primary> p<69> c<67> l<5:18> el<5:23>
                          n<> u<67> t<Primary_literal> p<68> c<66> l<5:18> el<5:23>
                            n<2'b00> u<66> t<INT_CONST> p<67> l<5:18> el<5:23>
        n<> u<92> t<Module_item> p<174> c<91> s<108> l<6:3> el<6:23>
          n<> u<91> t<Non_port_module_item> p<92> c<90> l<6:3> el<6:23>
            n<> u<90> t<Module_or_generate_item> p<91> c<89> l<6:3> el<6:23>
              n<> u<89> t<Module_common_item> p<90> c<88> l<6:3> el<6:23>
                n<> u<88> t<Continuous_assign> p<89> c<87> l<6:3> el<6:23>
                  n<> u<87> t<List_of_net_assignments> p<88> c<86> l<6:10> el<6:22>
                    n<> u<86> t<Net_assignment> p<87> c<81> l<6:10> el<6:22>
                      n<> u<81> t<Net_lvalue> p<86> c<78> s<85> l<6:10> el<6:15>
                        n<> u<78> t<Ps_or_hierarchical_identifier> p<81> c<77> s<80> l<6:10> el<6:15>
                          n<first> u<77> t<STRING_CONST> p<78> l<6:10> el<6:15>
                        n<> u<80> t<Constant_select> p<81> c<79> l<6:16> el<6:16>
                          n<> u<79> t<Constant_bit_select> p<80> l<6:16> el<6:16>
                      n<> u<85> t<Expression> p<86> c<84> l<6:18> el<6:22>
                        n<> u<84> t<Primary> p<85> c<83> l<6:18> el<6:22>
                          n<> u<83> t<Primary_literal> p<84> c<82> l<6:18> el<6:22>
                            n<> u<82> t<Number_1Tickb1> p<83> l<6:18> el<6:22>
        n<> u<108> t<Module_item> p<174> c<107> s<124> l<7:3> el<7:24>
          n<> u<107> t<Non_port_module_item> p<108> c<106> l<7:3> el<7:24>
            n<> u<106> t<Module_or_generate_item> p<107> c<105> l<7:3> el<7:24>
              n<> u<105> t<Module_common_item> p<106> c<104> l<7:3> el<7:24>
                n<> u<104> t<Continuous_assign> p<105> c<103> l<7:3> el<7:24>
                  n<> u<103> t<List_of_net_assignments> p<104> c<102> l<7:10> el<7:23>
                    n<> u<102> t<Net_assignment> p<103> c<97> l<7:10> el<7:23>
                      n<> u<97> t<Net_lvalue> p<102> c<94> s<101> l<7:10> el<7:15>
                        n<> u<94> t<Ps_or_hierarchical_identifier> p<97> c<93> s<96> l<7:10> el<7:15>
                          n<first> u<93> t<STRING_CONST> p<94> l<7:10> el<7:15>
                        n<> u<96> t<Constant_select> p<97> c<95> l<7:16> el<7:16>
                          n<> u<95> t<Constant_bit_select> p<96> l<7:16> el<7:16>
                      n<> u<101> t<Expression> p<102> c<100> l<7:18> el<7:23>
                        n<> u<100> t<Primary> p<101> c<99> l<7:18> el<7:23>
                          n<> u<99> t<Primary_literal> p<100> c<98> l<7:18> el<7:23>
                            n<2'b01> u<98> t<INT_CONST> p<99> l<7:18> el<7:23>
        n<> u<124> t<Module_item> p<174> c<123> s<140> l<8:3> el<8:23>
          n<> u<123> t<Non_port_module_item> p<124> c<122> l<8:3> el<8:23>
            n<> u<122> t<Module_or_generate_item> p<123> c<121> l<8:3> el<8:23>
              n<> u<121> t<Module_common_item> p<122> c<120> l<8:3> el<8:23>
                n<> u<120> t<Continuous_assign> p<121> c<119> l<8:3> el<8:23>
                  n<> u<119> t<List_of_net_assignments> p<120> c<118> l<8:10> el<8:22>
                    n<> u<118> t<Net_assignment> p<119> c<113> l<8:10> el<8:22>
                      n<> u<113> t<Net_lvalue> p<118> c<110> s<117> l<8:10> el<8:15>
                        n<> u<110> t<Ps_or_hierarchical_identifier> p<113> c<109> s<112> l<8:10> el<8:15>
                          n<first> u<109> t<STRING_CONST> p<110> l<8:10> el<8:15>
                        n<> u<112> t<Constant_select> p<113> c<111> l<8:16> el<8:16>
                          n<> u<111> t<Constant_bit_select> p<112> l<8:16> el<8:16>
                      n<> u<117> t<Expression> p<118> c<116> l<8:18> el<8:22>
                        n<> u<116> t<Primary> p<117> c<115> l<8:18> el<8:22>
                          n<> u<115> t<Primary_literal> p<116> c<114> l<8:18> el<8:22>
                            n<> u<114> t<Number_1Tickbx> p<115> l<8:18> el<8:22>
        n<> u<140> t<Module_item> p<174> c<139> s<156> l<9:3> el<9:24>
          n<> u<139> t<Non_port_module_item> p<140> c<138> l<9:3> el<9:24>
            n<> u<138> t<Module_or_generate_item> p<139> c<137> l<9:3> el<9:24>
              n<> u<137> t<Module_common_item> p<138> c<136> l<9:3> el<9:24>
                n<> u<136> t<Continuous_assign> p<137> c<135> l<9:3> el<9:24>
                  n<> u<135> t<List_of_net_assignments> p<136> c<134> l<9:10> el<9:23>
                    n<> u<134> t<Net_assignment> p<135> c<129> l<9:10> el<9:23>
                      n<> u<129> t<Net_lvalue> p<134> c<126> s<133> l<9:10> el<9:15>
                        n<> u<126> t<Ps_or_hierarchical_identifier> p<129> c<125> s<128> l<9:10> el<9:15>
                          n<first> u<125> t<STRING_CONST> p<126> l<9:10> el<9:15>
                        n<> u<128> t<Constant_select> p<129> c<127> l<9:16> el<9:16>
                          n<> u<127> t<Constant_bit_select> p<128> l<9:16> el<9:16>
                      n<> u<133> t<Expression> p<134> c<132> l<9:18> el<9:23>
                        n<> u<132> t<Primary> p<133> c<131> l<9:18> el<9:23>
                          n<> u<131> t<Primary_literal> p<132> c<130> l<9:18> el<9:23>
                            n<2'b0x> u<130> t<INT_CONST> p<131> l<9:18> el<9:23>
        n<> u<156> t<Module_item> p<174> c<155> s<172> l<10:3> el<10:23>
          n<> u<155> t<Non_port_module_item> p<156> c<154> l<10:3> el<10:23>
            n<> u<154> t<Module_or_generate_item> p<155> c<153> l<10:3> el<10:23>
              n<> u<153> t<Module_common_item> p<154> c<152> l<10:3> el<10:23>
                n<> u<152> t<Continuous_assign> p<153> c<151> l<10:3> el<10:23>
                  n<> u<151> t<List_of_net_assignments> p<152> c<150> l<10:10> el<10:22>
                    n<> u<150> t<Net_assignment> p<151> c<145> l<10:10> el<10:22>
                      n<> u<145> t<Net_lvalue> p<150> c<142> s<149> l<10:10> el<10:15>
                        n<> u<142> t<Ps_or_hierarchical_identifier> p<145> c<141> s<144> l<10:10> el<10:15>
                          n<first> u<141> t<STRING_CONST> p<142> l<10:10> el<10:15>
                        n<> u<144> t<Constant_select> p<145> c<143> l<10:16> el<10:16>
                          n<> u<143> t<Constant_bit_select> p<144> l<10:16> el<10:16>
                      n<> u<149> t<Expression> p<150> c<148> l<10:18> el<10:22>
                        n<> u<148> t<Primary> p<149> c<147> l<10:18> el<10:22>
                          n<> u<147> t<Primary_literal> p<148> c<146> l<10:18> el<10:22>
                            n<1'bz> u<146> t<INT_CONST> p<147> l<10:18> el<10:22>
        n<> u<172> t<Module_item> p<174> c<171> s<173> l<11:3> el<11:24>
          n<> u<171> t<Non_port_module_item> p<172> c<170> l<11:3> el<11:24>
            n<> u<170> t<Module_or_generate_item> p<171> c<169> l<11:3> el<11:24>
              n<> u<169> t<Module_common_item> p<170> c<168> l<11:3> el<11:24>
                n<> u<168> t<Continuous_assign> p<169> c<167> l<11:3> el<11:24>
                  n<> u<167> t<List_of_net_assignments> p<168> c<166> l<11:10> el<11:23>
                    n<> u<166> t<Net_assignment> p<167> c<161> l<11:10> el<11:23>
                      n<> u<161> t<Net_lvalue> p<166> c<158> s<165> l<11:10> el<11:15>
                        n<> u<158> t<Ps_or_hierarchical_identifier> p<161> c<157> s<160> l<11:10> el<11:15>
                          n<first> u<157> t<STRING_CONST> p<158> l<11:10> el<11:15>
                        n<> u<160> t<Constant_select> p<161> c<159> l<11:16> el<11:16>
                          n<> u<159> t<Constant_bit_select> p<160> l<11:16> el<11:16>
                      n<> u<165> t<Expression> p<166> c<164> l<11:18> el<11:23>
                        n<> u<164> t<Primary> p<165> c<163> l<11:18> el<11:23>
                          n<> u<163> t<Primary_literal> p<164> c<162> l<11:18> el<11:23>
                            n<2'b0z> u<162> t<INT_CONST> p<163> l<11:18> el<11:23>
        n<> u<173> t<ENDMODULE> p<174> l<13:1> el<13:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/BinarySize/dut.sv:1:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/BinarySize/dut.sv:1:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                              11
ContAssign                                             9
Design                                                 1
LogicNet                                               1
LogicTypespec                                          1
Module                                                 1
Range                                                  1
RefObj                                                 9
RefTypespec                                            1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/BinarySize/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BinarySize/dut.sv, line:1:1, endln:13:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top
  |vpiTypedef:
  \_LogicTypespec: , line:2:3, endln:2:21
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BinarySize/dut.sv, line:1:1, endln:13:10
    |vpiRange:
    \_Range: , line:2:15, endln:2:21
      |vpiParent:
      \_LogicTypespec: , line:2:3, endln:2:21
      |vpiLeftRange:
      \_Constant: , line:2:16, endln:2:18
        |vpiParent:
        \_Range: , line:2:15, endln:2:21
        |vpiDecompile:31
        |vpiSize:64
        |UINT:31
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:2:19, endln:2:20
        |vpiParent:
        \_Range: , line:2:15, endln:2:21
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_LogicTypespec: , line:2:3, endln:2:21
  |vpiImportTypespec:
  \_LogicNet: (work@top.first), line:2:22, endln:2:27
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BinarySize/dut.sv, line:1:1, endln:13:10
    |vpiTypespec:
    \_RefTypespec: (work@top.first), line:2:3, endln:2:21
      |vpiParent:
      \_LogicNet: (work@top.first), line:2:22, endln:2:27
      |vpiFullName:work@top.first
      |vpiActual:
      \_LogicTypespec: , line:2:3, endln:2:21
    |vpiName:first
    |vpiFullName:work@top.first
    |vpiNetType:36
  |vpiDefName:work@top
  |vpiNet:
  \_LogicNet: (work@top.first), line:2:22, endln:2:27
  |vpiContAssign:
  \_ContAssign: , line:3:10, endln:3:23
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BinarySize/dut.sv, line:1:1, endln:13:10
    |vpiRhs:
    \_Constant: , line:3:18, endln:3:23
      |vpiParent:
      \_ContAssign: , line:3:10, endln:3:23
      |vpiDecompile:32'b1
      |vpiSize:32
      |BIN:1
      |vpiConstType:3
    |vpiLhs:
    \_RefObj: (work@top.first), line:3:10, endln:3:15
      |vpiParent:
      \_ContAssign: , line:3:10, endln:3:23
      |vpiName:first
      |vpiFullName:work@top.first
      |vpiActual:
      \_LogicNet: (work@top.first), line:2:22, endln:2:27
  |vpiContAssign:
  \_ContAssign: , line:4:10, endln:4:22
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BinarySize/dut.sv, line:1:1, endln:13:10
    |vpiRhs:
    \_Constant: , line:4:18, endln:4:22
      |vpiParent:
      \_ContAssign: , line:4:10, endln:4:22
      |vpiDecompile:1'b0
      |vpiSize:1
      |BIN:0
      |vpiConstType:3
    |vpiLhs:
    \_RefObj: (work@top.first), line:4:10, endln:4:15
      |vpiParent:
      \_ContAssign: , line:4:10, endln:4:22
      |vpiName:first
      |vpiFullName:work@top.first
      |vpiActual:
      \_LogicNet: (work@top.first), line:2:22, endln:2:27
  |vpiContAssign:
  \_ContAssign: , line:5:10, endln:5:23
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BinarySize/dut.sv, line:1:1, endln:13:10
    |vpiRhs:
    \_Constant: , line:5:18, endln:5:23
      |vpiParent:
      \_ContAssign: , line:5:10, endln:5:23
      |vpiDecompile:2'b00
      |vpiSize:2
      |BIN:00
      |vpiConstType:3
    |vpiLhs:
    \_RefObj: (work@top.first), line:5:10, endln:5:15
      |vpiParent:
      \_ContAssign: , line:5:10, endln:5:23
      |vpiName:first
      |vpiFullName:work@top.first
      |vpiActual:
      \_LogicNet: (work@top.first), line:2:22, endln:2:27
  |vpiContAssign:
  \_ContAssign: , line:6:10, endln:6:22
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BinarySize/dut.sv, line:1:1, endln:13:10
    |vpiRhs:
    \_Constant: , line:6:18, endln:6:22
      |vpiParent:
      \_ContAssign: , line:6:10, endln:6:22
      |vpiDecompile:1'b1
      |vpiSize:1
      |BIN:1
      |vpiConstType:3
    |vpiLhs:
    \_RefObj: (work@top.first), line:6:10, endln:6:15
      |vpiParent:
      \_ContAssign: , line:6:10, endln:6:22
      |vpiName:first
      |vpiFullName:work@top.first
      |vpiActual:
      \_LogicNet: (work@top.first), line:2:22, endln:2:27
  |vpiContAssign:
  \_ContAssign: , line:7:10, endln:7:23
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BinarySize/dut.sv, line:1:1, endln:13:10
    |vpiRhs:
    \_Constant: , line:7:18, endln:7:23
      |vpiParent:
      \_ContAssign: , line:7:10, endln:7:23
      |vpiDecompile:2'b01
      |vpiSize:2
      |BIN:01
      |vpiConstType:3
    |vpiLhs:
    \_RefObj: (work@top.first), line:7:10, endln:7:15
      |vpiParent:
      \_ContAssign: , line:7:10, endln:7:23
      |vpiName:first
      |vpiFullName:work@top.first
      |vpiActual:
      \_LogicNet: (work@top.first), line:2:22, endln:2:27
  |vpiContAssign:
  \_ContAssign: , line:8:10, endln:8:22
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BinarySize/dut.sv, line:1:1, endln:13:10
    |vpiRhs:
    \_Constant: , line:8:18, endln:8:22
      |vpiParent:
      \_ContAssign: , line:8:10, endln:8:22
      |vpiDecompile:1'bX
      |vpiSize:1
      |BIN:X
      |vpiConstType:3
    |vpiLhs:
    \_RefObj: (work@top.first), line:8:10, endln:8:15
      |vpiParent:
      \_ContAssign: , line:8:10, endln:8:22
      |vpiName:first
      |vpiFullName:work@top.first
      |vpiActual:
      \_LogicNet: (work@top.first), line:2:22, endln:2:27
  |vpiContAssign:
  \_ContAssign: , line:9:10, endln:9:23
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BinarySize/dut.sv, line:1:1, endln:13:10
    |vpiRhs:
    \_Constant: , line:9:18, endln:9:23
      |vpiParent:
      \_ContAssign: , line:9:10, endln:9:23
      |vpiDecompile:2'b0x
      |vpiSize:2
      |BIN:0x
      |vpiConstType:3
    |vpiLhs:
    \_RefObj: (work@top.first), line:9:10, endln:9:15
      |vpiParent:
      \_ContAssign: , line:9:10, endln:9:23
      |vpiName:first
      |vpiFullName:work@top.first
      |vpiActual:
      \_LogicNet: (work@top.first), line:2:22, endln:2:27
  |vpiContAssign:
  \_ContAssign: , line:10:10, endln:10:22
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BinarySize/dut.sv, line:1:1, endln:13:10
    |vpiRhs:
    \_Constant: , line:10:18, endln:10:22
      |vpiParent:
      \_ContAssign: , line:10:10, endln:10:22
      |vpiDecompile:1'bz
      |vpiSize:1
      |BIN:z
      |vpiConstType:3
    |vpiLhs:
    \_RefObj: (work@top.first), line:10:10, endln:10:15
      |vpiParent:
      \_ContAssign: , line:10:10, endln:10:22
      |vpiName:first
      |vpiFullName:work@top.first
      |vpiActual:
      \_LogicNet: (work@top.first), line:2:22, endln:2:27
  |vpiContAssign:
  \_ContAssign: , line:11:10, endln:11:23
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BinarySize/dut.sv, line:1:1, endln:13:10
    |vpiRhs:
    \_Constant: , line:11:18, endln:11:23
      |vpiParent:
      \_ContAssign: , line:11:10, endln:11:23
      |vpiDecompile:2'b0z
      |vpiSize:2
      |BIN:0z
      |vpiConstType:3
    |vpiLhs:
    \_RefObj: (work@top.first), line:11:10, endln:11:15
      |vpiParent:
      \_ContAssign: , line:11:10, endln:11:23
      |vpiName:first
      |vpiFullName:work@top.first
      |vpiActual:
      \_LogicNet: (work@top.first), line:2:22, endln:2:27
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
