{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 497, "design__inferred_latch__count": 0, "design__instance__count": 6622, "design__instance__area": 47757.1, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 1, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 22, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 3, "power__internal__total": 0.001418718951754272, "power__switching__total": 0.0009138437453657389, "power__leakage__total": 6.763888649174987e-08, "power__total": 0.0023326303344219923, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.3877211994539035, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.10284583198394973, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.4468026075586872, "timing__setup__ws__corner:nom_tt_025C_1v80": 3.48466776408515, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.446803, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 253, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 0, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 13, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.5906844069948938, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.10286170817365088, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.9526624203595369, "timing__setup__ws__corner:nom_ss_100C_1v60": -3.4804871081453848, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": -30.04546385618881, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": -3.4804871081453848, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.987591, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 16, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.3010057843731442, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.10283262032958304, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.25280400710587164, "timing__setup__ws__corner:nom_ff_n40C_1v95": 6.6634033510306585, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.252804, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 322, "design__max_fanout_violation__count": 0, "design__max_cap_violation__count": 15, "clock__skew__worst_hold": -0.2862198892241639, "clock__skew__worst_setup": 0.1017069651730799, "timing__hold__ws": 0.24951563743623295, "timing__setup__ws": -3.8121009650169824, "timing__hold__tns": 0, "timing__setup__tns": -35.13264800744383, "timing__hold__wns": 0, "timing__setup__wns": -3.8121009650169824, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.249516, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 43, "timing__setup_r2r__ws": Infinity, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 1605.0 105.0", "design__core__bbox": "5.06 5.44 1599.88 97.92", "design__io": 616, "design__die__area": 168525, "design__core__area": 147489, "design__instance__count__stdcell": 8836, "design__instance__area__stdcell": 50527.2, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.342583, "design__instance__utilization__stdcell": 0.342583, "design__rows": 34, "design__rows:unithd": 34, "design__sites": 117878, "design__sites:unithd": 117878, "design__instance__count__class:buffer": 1, "design__instance__area__class:buffer": 3.7536, "design__instance__count__class:inverter": 17, "design__instance__area__class:inverter": 76.3232, "design__instance__count__class:sequential_cell": 500, "design__instance__area__class:sequential_cell": 13472.9, "design__instance__count__class:multi_input_combinational_cell": 1195, "design__instance__area__class:multi_input_combinational_cell": 12954.9, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:vccd0": 0, "design__power_grid_violation__count__net:vssd0": 0, "design__power_grid_violation__count": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 322, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 0, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 15, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.6079352748840122, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.10520627722336322, "timing__hold__ws__corner:max_ss_100C_1v60": 0.8518501700695188, "timing__setup__ws__corner:max_ss_100C_1v60": -3.8121009650169824, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": -35.13264800744383, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": -3.8121009650169824, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.998488, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 16, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 373917, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 812, "design__instance__area__class:timing_repair_buffer": 10613.9, "design__instance__count__class:clock_buffer": 41, "design__instance__area__class:clock_buffer": 485.466, "design__instance__count__setup_buffer": 95, "design__instance__count__hold_buffer": 0, "antenna__violating__nets": 3, "antenna__violating__pins": 3, "route__antenna_violation__count": 3, "design__instance__count__class:antenna_cell": 4056, "design__instance__area__class:antenna_cell": 10149.7, "antenna_diodes_count": 6, "route__net": 2628, "route__net__special": 2, "route__drc_errors__iter:0": 7138, "route__wirelength__iter:0": 411834, "route__drc_errors__iter:1": 3635, "route__wirelength__iter:1": 410724, "route__drc_errors__iter:2": 3814, "route__wirelength__iter:2": 410021, "route__drc_errors__iter:3": 1346, "route__wirelength__iter:3": 411314, "route__drc_errors__iter:4": 754, "route__wirelength__iter:4": 411425, "route__drc_errors__iter:5": 457, "route__wirelength__iter:5": 411436, "route__drc_errors__iter:6": 260, "route__wirelength__iter:6": 411477, "route__drc_errors__iter:7": 133, "route__wirelength__iter:7": 411525, "route__drc_errors__iter:8": 45, "route__wirelength__iter:8": 411499, "route__drc_errors__iter:9": 17, "route__wirelength__iter:9": 411433, "route__drc_errors__iter:10": 0, "route__wirelength__iter:10": 411421, "route__drc_errors": 0, "route__wirelength": 411421, "route__vias": 36991, "route__vias__singlecut": 36991, "route__vias__multicut": 0, "design__disconnected_pin__count": 18, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 1539.7, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 38, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 38, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 38, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 14, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 0, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 2, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.3657956263650886, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.1017117391322208, "timing__hold__ws__corner:min_tt_025C_1v80": 0.4415145041205374, "timing__setup__ws__corner:min_tt_025C_1v80": 3.8239732462888854, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.441514, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 38, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 44, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 0, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 5, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.5553422323632463, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.10171840047055694, "timing__hold__ws__corner:min_ss_100C_1v60": 0.9774419328361681, "timing__setup__ws__corner:min_ss_100C_1v60": -2.962739470949848, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": -22.90310228518322, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": -2.962739470949848, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.977442, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 11, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 38, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.2862198892241639, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.1017069651730799, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.24951563743623295, "timing__setup__ws__corner:min_ff_n40C_1v95": 6.97696142829752, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.249516, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 38, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 22, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 0, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 3, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.39945337057613584, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.10514210633072502, "timing__hold__ws__corner:max_tt_025C_1v80": 0.45275273700514446, "timing__setup__ws__corner:max_tt_025C_1v80": 3.0921204250067085, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.452753, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 38, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 38, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 8, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 1, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.3091763599316502, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.10507604805889156, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.25655744921367896, "timing__setup__ws__corner:max_ff_n40C_1v95": 6.221993762988916, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.256557, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 38, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 38, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:vccd0__corner:max_ss_100C_1v60": 1.59915, "design_powergrid__drop__average__net:vccd0__corner:max_ss_100C_1v60": 1.5999, "design_powergrid__drop__worst__net:vccd0__corner:max_ss_100C_1v60": 0.00085425, "design_powergrid__voltage__worst__net:vssd0__corner:max_ss_100C_1v60": 0.00102623, "design_powergrid__drop__average__net:vssd0__corner:max_ss_100C_1v60": 9.52825e-05, "design_powergrid__drop__worst__net:vssd0__corner:max_ss_100C_1v60": 0.00102623, "design_powergrid__voltage__worst": 0.00102623, "design_powergrid__voltage__worst__net:vccd0": 1.59915, "design_powergrid__drop__worst": 0.00102623, "design_powergrid__drop__worst__net:vccd0": 0.00085425, "design_powergrid__voltage__worst__net:vssd0": 0.00102623, "design_powergrid__drop__worst__net:vssd0": 0.00102623, "ir__voltage__worst": 1.6, "ir__drop__avg": 0.000102, "ir__drop__worst": 0.000854, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}