INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/krish/Documents/Jadavpur University/Final Year Project/fp_mul_advanced/fp_mul_advanced.srcs/sources_1/new/fp_mul_pipelined.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_mul_pipelined
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/krish/Documents/Jadavpur University/Final Year Project/fp_mul_advanced/fp_mul_advanced.srcs/sources_1/new/vedic12x12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vedic12x12
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/krish/Documents/Jadavpur University/Final Year Project/fp_mul_advanced/fp_mul_advanced.srcs/sources_1/new/vedic24x24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vedic24x24
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/krish/Documents/Jadavpur University/Final Year Project/fp_mul_advanced/fp_mul_advanced.srcs/sources_1/new/vedic3x3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vedic3x3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/krish/Documents/Jadavpur University/Final Year Project/fp_mul_advanced/fp_mul_advanced.srcs/sources_1/new/vedic6x6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vedic6x6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/krish/Documents/Jadavpur University/Final Year Project/fp_mul_advanced/fp_mul_advanced.srcs/sim_1/new/tb_fp_mul_pipelined.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fp_mul_pipelined
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/krish/Documents/Jadavpur University/Final Year Project/fp_mul_advanced/fp_mul_advanced.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
