#IncludeRegexLine: ^[ 	]*[#%][ 	]*(include|import)[ 	]*[<"]([^">]+)([">])

#IncludeRegexScan: ^.*$

#IncludeRegexComplain: ^$

#IncludeRegexTransform: 

/home/jztrk/Desktop/UTEC/Ciclo_V/ADA/ada-miniProlog/src/compiler.cpp
compiler.h
/home/jztrk/Desktop/UTEC/Ciclo_V/ADA/ada-miniProlog/src/compiler.h
strie.h
/home/jztrk/Desktop/UTEC/Ciclo_V/ADA/ada-miniProlog/src/strie.h

/home/jztrk/Desktop/UTEC/Ciclo_V/ADA/ada-miniProlog/src/compiler.h
lib.h
/home/jztrk/Desktop/UTEC/Ciclo_V/ADA/ada-miniProlog/src/lib.h

/home/jztrk/Desktop/UTEC/Ciclo_V/ADA/ada-miniProlog/src/lib.h
iostream
-
vector
-
map
-
unordered_map
-
unordered_set
-
bitset
-
algorithm
-
fstream
-
chrono
-
queue
-

/home/jztrk/Desktop/UTEC/Ciclo_V/ADA/ada-miniProlog/src/strie.cpp
strie.h
/home/jztrk/Desktop/UTEC/Ciclo_V/ADA/ada-miniProlog/src/strie.h
iostream
-

/home/jztrk/Desktop/UTEC/Ciclo_V/ADA/ada-miniProlog/src/strie.h
compiler.h
/home/jztrk/Desktop/UTEC/Ciclo_V/ADA/ada-miniProlog/src/compiler.h

