{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 21 21:01:15 2018 " "Info: Processing started: Wed Mar 21 21:01:15 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off sell_soft -c sell_soft --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sell_soft -c sell_soft --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "sell_soft.bdf" "" { Schematic "C:/Users/Dell/Desktop/sell_soft/sell_soft.bdf" { { -352 40 208 -336 "CLOCK_50" "" } } } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:sld_hub_inst\|irsr_reg\[0\] register sld_hub:sld_hub_inst\|tdo 228.83 MHz 4.37 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 228.83 MHz between source register \"sld_hub:sld_hub_inst\|irsr_reg\[0\]\" and destination register \"sld_hub:sld_hub_inst\|tdo\" (period= 4.37 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.971 ns + Longest register register " "Info: + Longest register to register delay is 1.971 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:sld_hub_inst\|irsr_reg\[0\] 1 REG LCFF_X47_Y19_N5 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y19_N5; Fanout = 8; REG Node = 'sld_hub:sld_hub_inst\|irsr_reg\[0\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|irsr_reg[0] } "NODE_NAME" } } { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 290 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.787 ns) + CELL(0.437 ns) 1.224 ns sld_hub:sld_hub_inst\|tdo~5 2 COMB LCCOMB_X46_Y19_N2 1 " "Info: 2: + IC(0.787 ns) + CELL(0.437 ns) = 1.224 ns; Loc. = LCCOMB_X46_Y19_N2; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|tdo~5'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.224 ns" { sld_hub:sld_hub_inst|irsr_reg[0] sld_hub:sld_hub_inst|tdo~5 } "NODE_NAME" } } { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.419 ns) 1.887 ns sld_hub:sld_hub_inst\|tdo~7 3 COMB LCCOMB_X46_Y19_N10 1 " "Info: 3: + IC(0.244 ns) + CELL(0.419 ns) = 1.887 ns; Loc. = LCCOMB_X46_Y19_N10; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|tdo~7'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.663 ns" { sld_hub:sld_hub_inst|tdo~5 sld_hub:sld_hub_inst|tdo~7 } "NODE_NAME" } } { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.971 ns sld_hub:sld_hub_inst\|tdo 4 REG LCFF_X46_Y19_N11 2 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.971 ns; Loc. = LCFF_X46_Y19_N11; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|tdo'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:sld_hub_inst|tdo~7 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.940 ns ( 47.69 % ) " "Info: Total cell delay = 0.940 ns ( 47.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.031 ns ( 52.31 % ) " "Info: Total interconnect delay = 1.031 ns ( 52.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.971 ns" { sld_hub:sld_hub_inst|irsr_reg[0] sld_hub:sld_hub_inst|tdo~5 sld_hub:sld_hub_inst|tdo~7 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "1.971 ns" { sld_hub:sld_hub_inst|irsr_reg[0] {} sld_hub:sld_hub_inst|tdo~5 {} sld_hub:sld_hub_inst|tdo~7 {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 0.787ns 0.244ns 0.000ns } { 0.000ns 0.437ns 0.419ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.443 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.443 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G1 108 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G1; Fanout = 108; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 4.443 ns sld_hub:sld_hub_inst\|tdo 3 REG LCFF_X46_Y19_N11 2 " "Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 4.443 ns; Loc. = LCFF_X46_Y19_N11; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|tdo'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.09 % ) " "Info: Total cell delay = 0.537 ns ( 12.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.906 ns ( 87.91 % ) " "Info: Total interconnect delay = 3.906 ns ( 87.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.443 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "4.443 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 2.874ns 1.032ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 4.443 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 4.443 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G1 108 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G1; Fanout = 108; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 4.443 ns sld_hub:sld_hub_inst\|irsr_reg\[0\] 3 REG LCFF_X47_Y19_N5 8 " "Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 4.443 ns; Loc. = LCFF_X47_Y19_N5; Fanout = 8; REG Node = 'sld_hub:sld_hub_inst\|irsr_reg\[0\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|irsr_reg[0] } "NODE_NAME" } } { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 290 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.09 % ) " "Info: Total cell delay = 0.537 ns ( 12.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.906 ns ( 87.91 % ) " "Info: Total interconnect delay = 3.906 ns ( 87.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.443 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|irsr_reg[0] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "4.443 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|irsr_reg[0] {} } { 0.000ns 2.874ns 1.032ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.443 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "4.443 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 2.874ns 1.032ns } { 0.000ns 0.000ns 0.537ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.443 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|irsr_reg[0] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "4.443 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|irsr_reg[0] {} } { 0.000ns 2.874ns 1.032ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 290 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 290 -1 0 } } { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.971 ns" { sld_hub:sld_hub_inst|irsr_reg[0] sld_hub:sld_hub_inst|tdo~5 sld_hub:sld_hub_inst|tdo~7 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "1.971 ns" { sld_hub:sld_hub_inst|irsr_reg[0] {} sld_hub:sld_hub_inst|tdo~5 {} sld_hub:sld_hub_inst|tdo~7 {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 0.787ns 0.244ns 0.000ns } { 0.000ns 0.437ns 0.419ns 0.084ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.443 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "4.443 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 2.874ns 1.032ns } { 0.000ns 0.000ns 0.537ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.443 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|irsr_reg[0] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "4.443 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|irsr_reg[0] {} } { 0.000ns 2.874ns 1.032ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register KERNEL:inst\|cpu:the_cpu\|E_src1\[6\] register KERNEL:inst\|cpu:the_cpu\|E_src2\[0\] 125.83 MHz 7.947 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 125.83 MHz between source register \"KERNEL:inst\|cpu:the_cpu\|E_src1\[6\]\" and destination register \"KERNEL:inst\|cpu:the_cpu\|E_src2\[0\]\" (period= 7.947 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.733 ns + Longest register register " "Info: + Longest register to register delay is 7.733 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns KERNEL:inst\|cpu:the_cpu\|E_src1\[6\] 1 REG LCFF_X37_Y21_N29 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y21_N29; Fanout = 10; REG Node = 'KERNEL:inst\|cpu:the_cpu\|E_src1\[6\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { KERNEL:inst|cpu:the_cpu|E_src1[6] } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/Dell/Desktop/sell_soft/cpu.v" 8227 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.079 ns) + CELL(0.438 ns) 1.517 ns KERNEL:inst\|cpu:the_cpu\|E_logic_result\[6\]~195 2 COMB LCCOMB_X36_Y19_N6 2 " "Info: 2: + IC(1.079 ns) + CELL(0.438 ns) = 1.517 ns; Loc. = LCCOMB_X36_Y19_N6; Fanout = 2; COMB Node = 'KERNEL:inst\|cpu:the_cpu\|E_logic_result\[6\]~195'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.517 ns" { KERNEL:inst|cpu:the_cpu|E_src1[6] KERNEL:inst|cpu:the_cpu|E_logic_result[6]~195 } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/Dell/Desktop/sell_soft/cpu.v" 4299 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.770 ns) + CELL(0.275 ns) 2.562 ns KERNEL:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Equal0~0 3 COMB LCCOMB_X36_Y21_N8 1 " "Info: 3: + IC(0.770 ns) + CELL(0.275 ns) = 2.562 ns; Loc. = LCCOMB_X36_Y21_N8; Fanout = 1; COMB Node = 'KERNEL:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Equal0~0'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.045 ns" { KERNEL:inst|cpu:the_cpu|E_logic_result[6]~195 KERNEL:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Equal0~0 } "NODE_NAME" } } { "cpu_test_bench.v" "" { Text "C:/Users/Dell/Desktop/sell_soft/cpu_test_bench.v" 445 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.275 ns) 3.514 ns KERNEL:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Equal0~4 4 COMB LCCOMB_X38_Y21_N12 1 " "Info: 4: + IC(0.677 ns) + CELL(0.275 ns) = 3.514 ns; Loc. = LCCOMB_X38_Y21_N12; Fanout = 1; COMB Node = 'KERNEL:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Equal0~4'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.952 ns" { KERNEL:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Equal0~0 KERNEL:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Equal0~4 } "NODE_NAME" } } { "cpu_test_bench.v" "" { Text "C:/Users/Dell/Desktop/sell_soft/cpu_test_bench.v" 445 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.055 ns) + CELL(0.275 ns) 4.844 ns KERNEL:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Equal0~10 5 COMB LCCOMB_X35_Y17_N4 2 " "Info: 5: + IC(1.055 ns) + CELL(0.275 ns) = 4.844 ns; Loc. = LCCOMB_X35_Y17_N4; Fanout = 2; COMB Node = 'KERNEL:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\|Equal0~10'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.330 ns" { KERNEL:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Equal0~4 KERNEL:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Equal0~10 } "NODE_NAME" } } { "cpu_test_bench.v" "" { Text "C:/Users/Dell/Desktop/sell_soft/cpu_test_bench.v" 445 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.688 ns) + CELL(0.275 ns) 5.807 ns KERNEL:inst\|cpu:the_cpu\|E_br_result~0 6 COMB LCCOMB_X37_Y17_N24 2 " "Info: 6: + IC(0.688 ns) + CELL(0.275 ns) = 5.807 ns; Loc. = LCCOMB_X37_Y17_N24; Fanout = 2; COMB Node = 'KERNEL:inst\|cpu:the_cpu\|E_br_result~0'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.963 ns" { KERNEL:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Equal0~10 KERNEL:inst|cpu:the_cpu|E_br_result~0 } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/Dell/Desktop/sell_soft/cpu.v" 4163 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.271 ns) 6.329 ns KERNEL:inst\|cpu:the_cpu\|E_src1\[0\]~0 7 COMB LCCOMB_X37_Y17_N26 3 " "Info: 7: + IC(0.251 ns) + CELL(0.271 ns) = 6.329 ns; Loc. = LCCOMB_X37_Y17_N26; Fanout = 3; COMB Node = 'KERNEL:inst\|cpu:the_cpu\|E_src1\[0\]~0'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.522 ns" { KERNEL:inst|cpu:the_cpu|E_br_result~0 KERNEL:inst|cpu:the_cpu|E_src1[0]~0 } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/Dell/Desktop/sell_soft/cpu.v" 8227 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 6.733 ns KERNEL:inst\|cpu:the_cpu\|E_src2\[0\]~16 8 COMB LCCOMB_X37_Y17_N20 2 " "Info: 8: + IC(0.254 ns) + CELL(0.150 ns) = 6.733 ns; Loc. = LCCOMB_X37_Y17_N20; Fanout = 2; COMB Node = 'KERNEL:inst\|cpu:the_cpu\|E_src2\[0\]~16'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { KERNEL:inst|cpu:the_cpu|E_src1[0]~0 KERNEL:inst|cpu:the_cpu|E_src2[0]~16 } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/Dell/Desktop/sell_soft/cpu.v" 8236 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.149 ns) 7.649 ns KERNEL:inst\|cpu:the_cpu\|E_src2\[0\]~feeder 9 COMB LCCOMB_X36_Y19_N0 1 " "Info: 9: + IC(0.767 ns) + CELL(0.149 ns) = 7.649 ns; Loc. = LCCOMB_X36_Y19_N0; Fanout = 1; COMB Node = 'KERNEL:inst\|cpu:the_cpu\|E_src2\[0\]~feeder'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { KERNEL:inst|cpu:the_cpu|E_src2[0]~16 KERNEL:inst|cpu:the_cpu|E_src2[0]~feeder } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/Dell/Desktop/sell_soft/cpu.v" 8236 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.733 ns KERNEL:inst\|cpu:the_cpu\|E_src2\[0\] 10 REG LCFF_X36_Y19_N1 15 " "Info: 10: + IC(0.000 ns) + CELL(0.084 ns) = 7.733 ns; Loc. = LCFF_X36_Y19_N1; Fanout = 15; REG Node = 'KERNEL:inst\|cpu:the_cpu\|E_src2\[0\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { KERNEL:inst|cpu:the_cpu|E_src2[0]~feeder KERNEL:inst|cpu:the_cpu|E_src2[0] } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/Dell/Desktop/sell_soft/cpu.v" 8236 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.192 ns ( 28.35 % ) " "Info: Total cell delay = 2.192 ns ( 28.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.541 ns ( 71.65 % ) " "Info: Total interconnect delay = 5.541 ns ( 71.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.733 ns" { KERNEL:inst|cpu:the_cpu|E_src1[6] KERNEL:inst|cpu:the_cpu|E_logic_result[6]~195 KERNEL:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Equal0~0 KERNEL:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Equal0~4 KERNEL:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Equal0~10 KERNEL:inst|cpu:the_cpu|E_br_result~0 KERNEL:inst|cpu:the_cpu|E_src1[0]~0 KERNEL:inst|cpu:the_cpu|E_src2[0]~16 KERNEL:inst|cpu:the_cpu|E_src2[0]~feeder KERNEL:inst|cpu:the_cpu|E_src2[0] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "7.733 ns" { KERNEL:inst|cpu:the_cpu|E_src1[6] {} KERNEL:inst|cpu:the_cpu|E_logic_result[6]~195 {} KERNEL:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Equal0~0 {} KERNEL:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Equal0~4 {} KERNEL:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Equal0~10 {} KERNEL:inst|cpu:the_cpu|E_br_result~0 {} KERNEL:inst|cpu:the_cpu|E_src1[0]~0 {} KERNEL:inst|cpu:the_cpu|E_src2[0]~16 {} KERNEL:inst|cpu:the_cpu|E_src2[0]~feeder {} KERNEL:inst|cpu:the_cpu|E_src2[0] {} } { 0.000ns 1.079ns 0.770ns 0.677ns 1.055ns 0.688ns 0.251ns 0.254ns 0.767ns 0.000ns } { 0.000ns 0.438ns 0.275ns 0.275ns 0.275ns 0.275ns 0.271ns 0.150ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.672 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 2.672 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "sell_soft.bdf" "" { Schematic "C:/Users/Dell/Desktop/sell_soft/sell_soft.bdf" { { -352 40 208 -336 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 3086 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 3086; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "sell_soft.bdf" "" { Schematic "C:/Users/Dell/Desktop/sell_soft/sell_soft.bdf" { { -352 40 208 -336 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.537 ns) 2.672 ns KERNEL:inst\|cpu:the_cpu\|E_src2\[0\] 3 REG LCFF_X36_Y19_N1 15 " "Info: 3: + IC(1.018 ns) + CELL(0.537 ns) = 2.672 ns; Loc. = LCFF_X36_Y19_N1; Fanout = 15; REG Node = 'KERNEL:inst\|cpu:the_cpu\|E_src2\[0\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { CLOCK_50~clkctrl KERNEL:inst|cpu:the_cpu|E_src2[0] } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/Dell/Desktop/sell_soft/cpu.v" 8236 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.49 % ) " "Info: Total cell delay = 1.536 ns ( 57.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.136 ns ( 42.51 % ) " "Info: Total interconnect delay = 1.136 ns ( 42.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { CLOCK_50 CLOCK_50~clkctrl KERNEL:inst|cpu:the_cpu|E_src2[0] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.672 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} KERNEL:inst|cpu:the_cpu|E_src2[0] {} } { 0.000ns 0.000ns 0.118ns 1.018ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.672 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 2.672 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "sell_soft.bdf" "" { Schematic "C:/Users/Dell/Desktop/sell_soft/sell_soft.bdf" { { -352 40 208 -336 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 3086 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 3086; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "sell_soft.bdf" "" { Schematic "C:/Users/Dell/Desktop/sell_soft/sell_soft.bdf" { { -352 40 208 -336 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.537 ns) 2.672 ns KERNEL:inst\|cpu:the_cpu\|E_src1\[6\] 3 REG LCFF_X37_Y21_N29 10 " "Info: 3: + IC(1.018 ns) + CELL(0.537 ns) = 2.672 ns; Loc. = LCFF_X37_Y21_N29; Fanout = 10; REG Node = 'KERNEL:inst\|cpu:the_cpu\|E_src1\[6\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { CLOCK_50~clkctrl KERNEL:inst|cpu:the_cpu|E_src1[6] } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/Dell/Desktop/sell_soft/cpu.v" 8227 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.49 % ) " "Info: Total cell delay = 1.536 ns ( 57.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.136 ns ( 42.51 % ) " "Info: Total interconnect delay = 1.136 ns ( 42.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { CLOCK_50 CLOCK_50~clkctrl KERNEL:inst|cpu:the_cpu|E_src1[6] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.672 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} KERNEL:inst|cpu:the_cpu|E_src1[6] {} } { 0.000ns 0.000ns 0.118ns 1.018ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { CLOCK_50 CLOCK_50~clkctrl KERNEL:inst|cpu:the_cpu|E_src2[0] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.672 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} KERNEL:inst|cpu:the_cpu|E_src2[0] {} } { 0.000ns 0.000ns 0.118ns 1.018ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { CLOCK_50 CLOCK_50~clkctrl KERNEL:inst|cpu:the_cpu|E_src1[6] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.672 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} KERNEL:inst|cpu:the_cpu|E_src1[6] {} } { 0.000ns 0.000ns 0.118ns 1.018ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "cpu.v" "" { Text "C:/Users/Dell/Desktop/sell_soft/cpu.v" 8227 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "cpu.v" "" { Text "C:/Users/Dell/Desktop/sell_soft/cpu.v" 8236 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.733 ns" { KERNEL:inst|cpu:the_cpu|E_src1[6] KERNEL:inst|cpu:the_cpu|E_logic_result[6]~195 KERNEL:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Equal0~0 KERNEL:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Equal0~4 KERNEL:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Equal0~10 KERNEL:inst|cpu:the_cpu|E_br_result~0 KERNEL:inst|cpu:the_cpu|E_src1[0]~0 KERNEL:inst|cpu:the_cpu|E_src2[0]~16 KERNEL:inst|cpu:the_cpu|E_src2[0]~feeder KERNEL:inst|cpu:the_cpu|E_src2[0] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "7.733 ns" { KERNEL:inst|cpu:the_cpu|E_src1[6] {} KERNEL:inst|cpu:the_cpu|E_logic_result[6]~195 {} KERNEL:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Equal0~0 {} KERNEL:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Equal0~4 {} KERNEL:inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Equal0~10 {} KERNEL:inst|cpu:the_cpu|E_br_result~0 {} KERNEL:inst|cpu:the_cpu|E_src1[0]~0 {} KERNEL:inst|cpu:the_cpu|E_src2[0]~16 {} KERNEL:inst|cpu:the_cpu|E_src2[0]~feeder {} KERNEL:inst|cpu:the_cpu|E_src2[0] {} } { 0.000ns 1.079ns 0.770ns 0.677ns 1.055ns 0.688ns 0.251ns 0.254ns 0.767ns 0.000ns } { 0.000ns 0.438ns 0.275ns 0.275ns 0.275ns 0.275ns 0.271ns 0.150ns 0.149ns 0.084ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { CLOCK_50 CLOCK_50~clkctrl KERNEL:inst|cpu:the_cpu|E_src2[0] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.672 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} KERNEL:inst|cpu:the_cpu|E_src2[0] {} } { 0.000ns 0.000ns 0.118ns 1.018ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { CLOCK_50 CLOCK_50~clkctrl KERNEL:inst|cpu:the_cpu|E_src1[6] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.672 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} KERNEL:inst|cpu:the_cpu|E_src1[6] {} } { 0.000ns 0.000ns 0.118ns 1.018ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "KERNEL:inst\|inp_cancel_buy:the_inp_cancel_buy\|readdata SW\[17\] CLOCK_50 5.685 ns register " "Info: tsu for register \"KERNEL:inst\|inp_cancel_buy:the_inp_cancel_buy\|readdata\" (data pin = \"SW\[17\]\", clock pin = \"CLOCK_50\") is 5.685 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.415 ns + Longest pin register " "Info: + Longest pin to register delay is 8.415 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SW\[17\] 1 PIN PIN_V2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 2; PIN Node = 'SW\[17\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[17] } "NODE_NAME" } } { "sell_soft.bdf" "" { Schematic "C:/Users/Dell/Desktop/sell_soft/sell_soft.bdf" { { -272 40 208 -256 "SW\[17\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.234 ns) + CELL(0.275 ns) 7.361 ns KERNEL:inst\|inp_cancel_buy:the_inp_cancel_buy\|read_mux_out~4 2 COMB LCCOMB_X29_Y20_N8 1 " "Info: 2: + IC(6.234 ns) + CELL(0.275 ns) = 7.361 ns; Loc. = LCCOMB_X29_Y20_N8; Fanout = 1; COMB Node = 'KERNEL:inst\|inp_cancel_buy:the_inp_cancel_buy\|read_mux_out~4'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.509 ns" { SW[17] KERNEL:inst|inp_cancel_buy:the_inp_cancel_buy|read_mux_out~4 } "NODE_NAME" } } { "inp_cancel_buy.v" "" { Text "C:/Users/Dell/Desktop/sell_soft/inp_cancel_buy.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.688 ns) + CELL(0.366 ns) 8.415 ns KERNEL:inst\|inp_cancel_buy:the_inp_cancel_buy\|readdata 3 REG LCFF_X27_Y20_N17 1 " "Info: 3: + IC(0.688 ns) + CELL(0.366 ns) = 8.415 ns; Loc. = LCFF_X27_Y20_N17; Fanout = 1; REG Node = 'KERNEL:inst\|inp_cancel_buy:the_inp_cancel_buy\|readdata'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.054 ns" { KERNEL:inst|inp_cancel_buy:the_inp_cancel_buy|read_mux_out~4 KERNEL:inst|inp_cancel_buy:the_inp_cancel_buy|readdata } "NODE_NAME" } } { "inp_cancel_buy.v" "" { Text "C:/Users/Dell/Desktop/sell_soft/inp_cancel_buy.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.493 ns ( 17.74 % ) " "Info: Total cell delay = 1.493 ns ( 17.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.922 ns ( 82.26 % ) " "Info: Total interconnect delay = 6.922 ns ( 82.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.415 ns" { SW[17] KERNEL:inst|inp_cancel_buy:the_inp_cancel_buy|read_mux_out~4 KERNEL:inst|inp_cancel_buy:the_inp_cancel_buy|readdata } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "8.415 ns" { SW[17] {} SW[17]~combout {} KERNEL:inst|inp_cancel_buy:the_inp_cancel_buy|read_mux_out~4 {} KERNEL:inst|inp_cancel_buy:the_inp_cancel_buy|readdata {} } { 0.000ns 0.000ns 6.234ns 0.688ns } { 0.000ns 0.852ns 0.275ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "inp_cancel_buy.v" "" { Text "C:/Users/Dell/Desktop/sell_soft/inp_cancel_buy.v" 38 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.694 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to destination register is 2.694 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "sell_soft.bdf" "" { Schematic "C:/Users/Dell/Desktop/sell_soft/sell_soft.bdf" { { -352 40 208 -336 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 3086 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 3086; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "sell_soft.bdf" "" { Schematic "C:/Users/Dell/Desktop/sell_soft/sell_soft.bdf" { { -352 40 208 -336 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.040 ns) + CELL(0.537 ns) 2.694 ns KERNEL:inst\|inp_cancel_buy:the_inp_cancel_buy\|readdata 3 REG LCFF_X27_Y20_N17 1 " "Info: 3: + IC(1.040 ns) + CELL(0.537 ns) = 2.694 ns; Loc. = LCFF_X27_Y20_N17; Fanout = 1; REG Node = 'KERNEL:inst\|inp_cancel_buy:the_inp_cancel_buy\|readdata'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { CLOCK_50~clkctrl KERNEL:inst|inp_cancel_buy:the_inp_cancel_buy|readdata } "NODE_NAME" } } { "inp_cancel_buy.v" "" { Text "C:/Users/Dell/Desktop/sell_soft/inp_cancel_buy.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.02 % ) " "Info: Total cell delay = 1.536 ns ( 57.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.158 ns ( 42.98 % ) " "Info: Total interconnect delay = 1.158 ns ( 42.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.694 ns" { CLOCK_50 CLOCK_50~clkctrl KERNEL:inst|inp_cancel_buy:the_inp_cancel_buy|readdata } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.694 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} KERNEL:inst|inp_cancel_buy:the_inp_cancel_buy|readdata {} } { 0.000ns 0.000ns 0.118ns 1.040ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.415 ns" { SW[17] KERNEL:inst|inp_cancel_buy:the_inp_cancel_buy|read_mux_out~4 KERNEL:inst|inp_cancel_buy:the_inp_cancel_buy|readdata } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "8.415 ns" { SW[17] {} SW[17]~combout {} KERNEL:inst|inp_cancel_buy:the_inp_cancel_buy|read_mux_out~4 {} KERNEL:inst|inp_cancel_buy:the_inp_cancel_buy|readdata {} } { 0.000ns 0.000ns 6.234ns 0.688ns } { 0.000ns 0.852ns 0.275ns 0.366ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.694 ns" { CLOCK_50 CLOCK_50~clkctrl KERNEL:inst|inp_cancel_buy:the_inp_cancel_buy|readdata } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.694 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} KERNEL:inst|inp_cancel_buy:the_inp_cancel_buy|readdata {} } { 0.000ns 0.000ns 0.118ns 1.040ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 HEX1\[4\] KERNEL:inst\|out_hex1:the_out_hex1\|data_out\[4\] 9.942 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"HEX1\[4\]\" through register \"KERNEL:inst\|out_hex1:the_out_hex1\|data_out\[4\]\" is 9.942 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.690 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 2.690 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "sell_soft.bdf" "" { Schematic "C:/Users/Dell/Desktop/sell_soft/sell_soft.bdf" { { -352 40 208 -336 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 3086 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 3086; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "sell_soft.bdf" "" { Schematic "C:/Users/Dell/Desktop/sell_soft/sell_soft.bdf" { { -352 40 208 -336 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.537 ns) 2.690 ns KERNEL:inst\|out_hex1:the_out_hex1\|data_out\[4\] 3 REG LCFF_X28_Y22_N13 2 " "Info: 3: + IC(1.036 ns) + CELL(0.537 ns) = 2.690 ns; Loc. = LCFF_X28_Y22_N13; Fanout = 2; REG Node = 'KERNEL:inst\|out_hex1:the_out_hex1\|data_out\[4\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { CLOCK_50~clkctrl KERNEL:inst|out_hex1:the_out_hex1|data_out[4] } "NODE_NAME" } } { "out_hex1.v" "" { Text "C:/Users/Dell/Desktop/sell_soft/out_hex1.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.10 % ) " "Info: Total cell delay = 1.536 ns ( 57.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.154 ns ( 42.90 % ) " "Info: Total interconnect delay = 1.154 ns ( 42.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.690 ns" { CLOCK_50 CLOCK_50~clkctrl KERNEL:inst|out_hex1:the_out_hex1|data_out[4] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.690 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} KERNEL:inst|out_hex1:the_out_hex1|data_out[4] {} } { 0.000ns 0.000ns 0.118ns 1.036ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "out_hex1.v" "" { Text "C:/Users/Dell/Desktop/sell_soft/out_hex1.v" 57 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.002 ns + Longest register pin " "Info: + Longest register to pin delay is 7.002 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns KERNEL:inst\|out_hex1:the_out_hex1\|data_out\[4\] 1 REG LCFF_X28_Y22_N13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y22_N13; Fanout = 2; REG Node = 'KERNEL:inst\|out_hex1:the_out_hex1\|data_out\[4\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { KERNEL:inst|out_hex1:the_out_hex1|data_out[4] } "NODE_NAME" } } { "out_hex1.v" "" { Text "C:/Users/Dell/Desktop/sell_soft/out_hex1.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.360 ns) + CELL(2.642 ns) 7.002 ns HEX1\[4\] 2 PIN PIN_AA24 0 " "Info: 2: + IC(4.360 ns) + CELL(2.642 ns) = 7.002 ns; Loc. = PIN_AA24; Fanout = 0; PIN Node = 'HEX1\[4\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.002 ns" { KERNEL:inst|out_hex1:the_out_hex1|data_out[4] HEX1[4] } "NODE_NAME" } } { "sell_soft.bdf" "" { Schematic "C:/Users/Dell/Desktop/sell_soft/sell_soft.bdf" { { -48 640 816 -32 "HEX1\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.642 ns ( 37.73 % ) " "Info: Total cell delay = 2.642 ns ( 37.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.360 ns ( 62.27 % ) " "Info: Total interconnect delay = 4.360 ns ( 62.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.002 ns" { KERNEL:inst|out_hex1:the_out_hex1|data_out[4] HEX1[4] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "7.002 ns" { KERNEL:inst|out_hex1:the_out_hex1|data_out[4] {} HEX1[4] {} } { 0.000ns 4.360ns } { 0.000ns 2.642ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.690 ns" { CLOCK_50 CLOCK_50~clkctrl KERNEL:inst|out_hex1:the_out_hex1|data_out[4] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.690 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} KERNEL:inst|out_hex1:the_out_hex1|data_out[4] {} } { 0.000ns 0.000ns 0.118ns 1.036ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.002 ns" { KERNEL:inst|out_hex1:the_out_hex1|data_out[4] HEX1[4] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "7.002 ns" { KERNEL:inst|out_hex1:the_out_hex1|data_out[4] {} HEX1[4] {} } { 0.000ns 4.360ns } { 0.000ns 2.642ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 2.612 ns Longest " "Info: Longest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 2.612 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.612 ns) 2.612 ns altera_reserved_tdo 2 PIN PIN_M7 0 " "Info: 2: + IC(0.000 ns) + CELL(2.612 ns) = 2.612 ns; Loc. = PIN_M7; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.612 ns ( 100.00 % ) " "Info: Total cell delay = 2.612 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.612 ns" { altera_internal_jtag~TDO {} altera_reserved_tdo {} } { 0.000ns 0.000ns } { 0.000ns 2.612ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[2\] altera_internal_jtag~TMSUTAP altera_internal_jtag~TCKUTAP 1.713 ns register " "Info: th for register \"sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[2\]\" (data pin = \"altera_internal_jtag~TMSUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 1.713 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.439 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.439 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G1 108 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G1; Fanout = 108; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.537 ns) 4.439 ns sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[2\] 3 REG LCFF_X46_Y21_N23 3 " "Info: 3: + IC(1.028 ns) + CELL(0.537 ns) = 4.439 ns; Loc. = LCFF_X46_Y21_N23; Fanout = 3; REG Node = 'sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[2\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[2] } "NODE_NAME" } } { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 1034 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.10 % ) " "Info: Total cell delay = 0.537 ns ( 12.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.902 ns ( 87.90 % ) " "Info: Total interconnect delay = 3.902 ns ( 87.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.439 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[2] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "4.439 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[2] {} } { 0.000ns 2.874ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 1034 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.992 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.992 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TMSUTAP 1 PIN JTAG_X1_Y19_N0 23 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 23; PIN Node = 'altera_internal_jtag~TMSUTAP'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TMSUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.758 ns) + CELL(0.150 ns) 2.908 ns sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~30 2 COMB LCCOMB_X46_Y21_N22 1 " "Info: 2: + IC(2.758 ns) + CELL(0.150 ns) = 2.908 ns; Loc. = LCCOMB_X46_Y21_N22; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~30'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.908 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~30 } "NODE_NAME" } } { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 1019 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.992 ns sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[2\] 3 REG LCFF_X46_Y21_N23 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.992 ns; Loc. = LCFF_X46_Y21_N23; Fanout = 3; REG Node = 'sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[2\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~30 sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[2] } "NODE_NAME" } } { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 1034 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 7.82 % ) " "Info: Total cell delay = 0.234 ns ( 7.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.758 ns ( 92.18 % ) " "Info: Total interconnect delay = 2.758 ns ( 92.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.992 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~30 sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[2] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.992 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~30 {} sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[2] {} } { 0.000ns 2.758ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.439 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[2] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "4.439 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[2] {} } { 0.000ns 2.874ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.992 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~30 sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[2] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.992 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~30 {} sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[2] {} } { 0.000ns 2.758ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "228 " "Info: Peak virtual memory: 228 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 21 21:01:18 2018 " "Info: Processing ended: Wed Mar 21 21:01:18 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
