grid_clb_2__2_:
	(grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_3 : [0, 1, 1, 0])
	(grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_2 : [1, 1, 1, 0])
	(grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_1 : [1, 0, 1, 0])
	(grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_0 : [1, 0, 0, 0])
	(grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_3 : [0, 1, 1, 0])
	(grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_2 : [1, 0, 0, 0])
	(grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_1 : [1, 0, 1, 0])
	(grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_0 : [1, 1, 1, 0])
	(grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_3 : [0, 0, 0, 0])
	(grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_2 : [0, 1, 1, 0])
	(grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_1 : [1, 0, 1, 0])
	(grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_0 : [1, 0, 0, 0])
	(grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_3 : [0, 0, 0, 0])
	(grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_2 : [1, 0, 1, 0])
	(grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_1 : [1, 1, 1, 0])
	(grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_0 : [0, 1, 1, 0])
	(grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0/mem_ble4_out_0 : [1, 0])
	(grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0/logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0/lut4_DFF_mem : [1, 1, 0, 0, 1, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1])
	(grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0/mem_ble4_out_0 : [1, 0])
	(grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0/logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0/lut4_DFF_mem : [0, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 1, 0, 0, 0])
	(grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0/mem_ble4_out_0 : [1, 0])
	(grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0/logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0/lut4_DFF_mem : [0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 1, 1, 1, 1, 1, 0])
	(grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0/mem_ble4_out_0 : [1, 0])
	(grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0/logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0/lut4_DFF_mem : [1, 0, 0, 1, 0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 1])
