# ðŸ“˜ FIR Filter RTL-to-GDS

## ðŸ”¹ Overview
This project implements a **Finite Impulse Response (FIR) Filter** in Verilog and performs RTL-to-GDSII using open-source ASIC tools.

## ðŸ”¹ Objectives
- Implement FIR RTL using shift registers and multipliers.
- Verify filter behavior with testbench.
- Run backend flow for layout.
- Generate timing & area reports.

## ðŸ”¹ Tools Used
- Icarus Verilog, GTKWave
- Yosys
- OpenLANE, Magic
- OpenSTA
- PDK: Sky130

## ðŸ”¹ Design Details
- Top Module: `fir.v`
- Inputs: `clk`, `reset`, `x_in`
- Output: `y_out`

## ðŸ”¹ Workflow
1. RTL design.  
2. Testbench with sample inputs.  
3. Synthesis (Yosys).  
4. Backend flow (OpenLANE).  
5. STA and final GDS.  

## ðŸ”¹ Results
- Verified FIR outputs âœ…  
- Timing & area reports âœ…  
- Layout image âœ…  

## ðŸ”¹ Learnings
- DSP block design in RTL.  
- Understanding multipliers & adders.  

## ðŸ”¹ Future Improvements
- Parameterized filter order.  
- Optimize for power.  
