#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Jan 22 14:28:03 2021
# Process ID: 15176
# Current directory: D:/lc3_bram
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20028 D:\lc3_bram\lc3_bram.xpr
# Log file: D:/lc3_bram/vivado.log
# Journal file: D:/lc3_bram\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/lc3_bram/lc3_bram.xpr
INFO: [Project 1-313] Project file moved from 'E:/fpga_test/lc3_bram' since last save.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/zfw/Desktop/TopMain.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 1081.934 ; gain = 0.000
update_compile_order -fileset sources_1
update_files -from_files D:/lc3_bram/TopMain.v -to_files C:/Users/zfw/Desktop/TopMain.v -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Users/zfw/Desktop/TopMain.v' with file 'D:/lc3_bram/TopMain.v'.
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name dual_mem -dir d:/lc3_bram/lc3_bram.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {dual_mem} CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Write_Depth_A {65535} CONFIG.Operating_Mode_A {READ_FIRST} CONFIG.Operating_Mode_B {READ_FIRST} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_ips dual_mem]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'dual_mem' to 'dual_mem' is not allowed and is ignored.
generate_target {instantiation_template} [get_files d:/lc3_bram/lc3_bram.srcs/sources_1/ip/dual_mem/dual_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dual_mem'...
update_compile_order -fileset sources_1
generate_target all [get_files  d:/lc3_bram/lc3_bram.srcs/sources_1/ip/dual_mem/dual_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dual_mem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dual_mem'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'dual_mem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dual_mem'...
catch { config_ip_cache -export [get_ips -all dual_mem] }
export_ip_user_files -of_objects [get_files d:/lc3_bram/lc3_bram.srcs/sources_1/ip/dual_mem/dual_mem.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/lc3_bram/lc3_bram.srcs/sources_1/ip/dual_mem/dual_mem.xci]
launch_runs dual_mem_synth_1 -jobs 8
[Fri Jan 22 14:30:00 2021] Launched dual_mem_synth_1...
Run output will be captured here: D:/lc3_bram/lc3_bram.runs/dual_mem_synth_1/runme.log
export_simulation -of_objects [get_files d:/lc3_bram/lc3_bram.srcs/sources_1/ip/dual_mem/dual_mem.xci] -directory D:/lc3_bram/lc3_bram.ip_user_files/sim_scripts -ip_user_files_dir D:/lc3_bram/lc3_bram.ip_user_files -ipstatic_source_dir D:/lc3_bram/lc3_bram.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/lc3_bram/lc3_bram.cache/compile_simlib/modelsim} {questa=D:/lc3_bram/lc3_bram.cache/compile_simlib/questa} {riviera=D:/lc3_bram/lc3_bram.cache/compile_simlib/riviera} {activehdl=D:/lc3_bram/lc3_bram.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Enable_A {Always_Enabled} CONFIG.Enable_B {Always_Enabled}] [get_ips dual_mem]
generate_target all [get_files  d:/lc3_bram/lc3_bram.srcs/sources_1/ip/dual_mem/dual_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dual_mem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dual_mem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dual_mem'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'dual_mem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dual_mem'...
catch { config_ip_cache -export [get_ips -all dual_mem] }
export_ip_user_files -of_objects [get_files d:/lc3_bram/lc3_bram.srcs/sources_1/ip/dual_mem/dual_mem.xci] -no_script -sync -force -quiet
reset_run dual_mem_synth_1
launch_runs dual_mem_synth_1 -jobs 8
[Fri Jan 22 14:39:11 2021] Launched dual_mem_synth_1...
Run output will be captured here: D:/lc3_bram/lc3_bram.runs/dual_mem_synth_1/runme.log
export_simulation -of_objects [get_files d:/lc3_bram/lc3_bram.srcs/sources_1/ip/dual_mem/dual_mem.xci] -directory D:/lc3_bram/lc3_bram.ip_user_files/sim_scripts -ip_user_files_dir D:/lc3_bram/lc3_bram.ip_user_files -ipstatic_source_dir D:/lc3_bram/lc3_bram.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/lc3_bram/lc3_bram.cache/compile_simlib/modelsim} {questa=D:/lc3_bram/lc3_bram.cache/compile_simlib/questa} {riviera=D:/lc3_bram/lc3_bram.cache/compile_simlib/riviera} {activehdl=D:/lc3_bram/lc3_bram.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Operating_Mode_A {READ_FIRST} CONFIG.Operating_Mode_B {WRITE_FIRST} CONFIG.Enable_B {Always_Enabled} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Port_B_Write_Rate {0}] [get_ips dual_mem]
generate_target all [get_files  d:/lc3_bram/lc3_bram.srcs/sources_1/ip/dual_mem/dual_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dual_mem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dual_mem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dual_mem'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'dual_mem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dual_mem'...
catch { config_ip_cache -export [get_ips -all dual_mem] }
export_ip_user_files -of_objects [get_files d:/lc3_bram/lc3_bram.srcs/sources_1/ip/dual_mem/dual_mem.xci] -no_script -sync -force -quiet
reset_run dual_mem_synth_1
launch_runs dual_mem_synth_1 -jobs 8
[Fri Jan 22 14:41:58 2021] Launched dual_mem_synth_1...
Run output will be captured here: D:/lc3_bram/lc3_bram.runs/dual_mem_synth_1/runme.log
export_simulation -of_objects [get_files d:/lc3_bram/lc3_bram.srcs/sources_1/ip/dual_mem/dual_mem.xci] -directory D:/lc3_bram/lc3_bram.ip_user_files/sim_scripts -ip_user_files_dir D:/lc3_bram/lc3_bram.ip_user_files -ipstatic_source_dir D:/lc3_bram/lc3_bram.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/lc3_bram/lc3_bram.cache/compile_simlib/modelsim} {questa=D:/lc3_bram/lc3_bram.cache/compile_simlib/questa} {riviera=D:/lc3_bram/lc3_bram.cache/compile_simlib/riviera} {activehdl=D:/lc3_bram/lc3_bram.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Assume_Synchronous_Clk {true} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Operating_Mode_B {READ_FIRST}] [get_ips dual_mem]
generate_target all [get_files  d:/lc3_bram/lc3_bram.srcs/sources_1/ip/dual_mem/dual_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dual_mem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dual_mem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dual_mem'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'dual_mem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dual_mem'...
catch { config_ip_cache -export [get_ips -all dual_mem] }
export_ip_user_files -of_objects [get_files d:/lc3_bram/lc3_bram.srcs/sources_1/ip/dual_mem/dual_mem.xci] -no_script -sync -force -quiet
reset_run dual_mem_synth_1
launch_runs dual_mem_synth_1 -jobs 8
[Fri Jan 22 14:44:42 2021] Launched dual_mem_synth_1...
Run output will be captured here: D:/lc3_bram/lc3_bram.runs/dual_mem_synth_1/runme.log
export_simulation -of_objects [get_files d:/lc3_bram/lc3_bram.srcs/sources_1/ip/dual_mem/dual_mem.xci] -directory D:/lc3_bram/lc3_bram.ip_user_files/sim_scripts -ip_user_files_dir D:/lc3_bram/lc3_bram.ip_user_files -ipstatic_source_dir D:/lc3_bram/lc3_bram.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/lc3_bram/lc3_bram.cache/compile_simlib/modelsim} {questa=D:/lc3_bram/lc3_bram.cache/compile_simlib/questa} {riviera=D:/lc3_bram/lc3_bram.cache/compile_simlib/riviera} {activehdl=D:/lc3_bram/lc3_bram.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
reset_run synth_1
launch_runs synth_1 -jobs 8
CRITICAL WARNING: [HDL 9-806] Syntax error near "UartRX". [D:/lc3_bram/TopMain.v:1876]
[Fri Jan 22 14:49:22 2021] Launched synth_1...
Run output will be captured here: D:/lc3_bram/lc3_bram.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Fri Jan 22 14:50:05 2021] Launched synth_1...
Run output will be captured here: D:/lc3_bram/lc3_bram.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Fri Jan 22 14:51:44 2021] Launched impl_1...
Run output will be captured here: D:/lc3_bram/lc3_bram.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tfgg484-2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1540.340 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 114 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.187 . Memory (MB): peak = 2208.699 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.188 . Memory (MB): peak = 2208.699 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2208.699 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 2351.473 ; gain = 1078.699
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tfgg484-2
Top: Top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2381.332 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top' [D:/lc3_bram/TopMain.v:1643]
INFO: [Synth 8-6157] synthesizing module 'Controller' [D:/lc3_bram/TopMain.v:132]
INFO: [Synth 8-6157] synthesizing module 'ctrlSigRom' [D:/lc3_bram/TopMain.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ctrlSigRom' (1#1) [D:/lc3_bram/TopMain.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Controller' (2#1) [D:/lc3_bram/TopMain.v:132]
INFO: [Synth 8-6157] synthesizing module 'DataPath' [D:/lc3_bram/TopMain.v:778]
INFO: [Synth 8-6157] synthesizing module 'Regfile' [D:/lc3_bram/TopMain.v:536]
INFO: [Synth 8-6155] done synthesizing module 'Regfile' (3#1) [D:/lc3_bram/TopMain.v:536]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/lc3_bram/TopMain.v:723]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (4#1) [D:/lc3_bram/TopMain.v:723]
INFO: [Synth 8-6157] synthesizing module 'SimpleBus' [D:/lc3_bram/TopMain.v:739]
INFO: [Synth 8-6155] done synthesizing module 'SimpleBus' (5#1) [D:/lc3_bram/TopMain.v:739]
INFO: [Synth 8-6155] done synthesizing module 'DataPath' (6#1) [D:/lc3_bram/TopMain.v:778]
INFO: [Synth 8-6157] synthesizing module 'dual_mem' [D:/lc3_bram/.Xil/Vivado-15176-DESKTOP-JR/realtime/dual_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dual_mem' (7#1) [D:/lc3_bram/.Xil/Vivado-15176-DESKTOP-JR/realtime/dual_mem_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'UartRX' [D:/lc3_bram/TopMain.v:1276]
INFO: [Synth 8-6155] done synthesizing module 'UartRX' (8#1) [D:/lc3_bram/TopMain.v:1276]
INFO: [Synth 8-6157] synthesizing module 'BufferedUartTX' [D:/lc3_bram/TopMain.v:1591]
INFO: [Synth 8-6157] synthesizing module 'UartTX' [D:/lc3_bram/TopMain.v:1403]
INFO: [Synth 8-6155] done synthesizing module 'UartTX' (9#1) [D:/lc3_bram/TopMain.v:1403]
INFO: [Synth 8-6157] synthesizing module 'Buffer' [D:/lc3_bram/TopMain.v:1507]
INFO: [Synth 8-6155] done synthesizing module 'Buffer' (10#1) [D:/lc3_bram/TopMain.v:1507]
INFO: [Synth 8-6155] done synthesizing module 'BufferedUartTX' (11#1) [D:/lc3_bram/TopMain.v:1591]
INFO: [Synth 8-6155] done synthesizing module 'Top' (12#1) [D:/lc3_bram/TopMain.v:1643]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2404.094 ; gain = 22.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2424.000 ; gain = 42.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2424.000 ; gain = 42.668
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/lc3_bram/lc3_bram.srcs/sources_1/ip/dual_mem/dual_mem.dcp' for cell 'memory'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 2424.000 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 57 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/lc3_bram/lc3_bram.srcs/constrs_1/new/lc3.xdc]
Finished Parsing XDC File [D:/lc3_bram/lc3_bram.srcs/constrs_1/new/lc3.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2541.523 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2541.523 ; gain = 160.191
32 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2541.523 ; gain = 160.191
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/lc3_bram/lc3_bram.srcs/sources_1/ip/dual_mem/init.coe' provided. It will be converted relative to IP Instance files '../../../../lc3_bram.srcs/sources_1/ip/dual_mem/init.coe'
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/lc3_bram/lc3_bram.srcs/sources_1/ip/dual_mem/init.coe' provided. It will be converted relative to IP Instance files '../../../../lc3_bram.srcs/sources_1/ip/dual_mem/init.coe'
set_property -dict [list CONFIG.Load_Init_File {true} CONFIG.Coe_File {d:/lc3_bram/lc3_bram.srcs/sources_1/ip/dual_mem/init.coe} CONFIG.Fill_Remaining_Memory_Locations {true}] [get_ips dual_mem]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/lc3_bram/lc3_bram.srcs/sources_1/ip/dual_mem/init.coe' provided. It will be converted relative to IP Instance files 'init.coe'
generate_target all [get_files  d:/lc3_bram/lc3_bram.srcs/sources_1/ip/dual_mem/dual_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dual_mem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dual_mem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dual_mem'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'dual_mem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dual_mem'...
catch { config_ip_cache -export [get_ips -all dual_mem] }
export_ip_user_files -of_objects [get_files d:/lc3_bram/lc3_bram.srcs/sources_1/ip/dual_mem/dual_mem.xci] -no_script -sync -force -quiet
reset_run dual_mem_synth_1
launch_runs dual_mem_synth_1 -jobs 8
[Fri Jan 22 15:07:10 2021] Launched dual_mem_synth_1...
Run output will be captured here: D:/lc3_bram/lc3_bram.runs/dual_mem_synth_1/runme.log
export_simulation -of_objects [get_files d:/lc3_bram/lc3_bram.srcs/sources_1/ip/dual_mem/dual_mem.xci] -directory D:/lc3_bram/lc3_bram.ip_user_files/sim_scripts -ip_user_files_dir D:/lc3_bram/lc3_bram.ip_user_files -ipstatic_source_dir D:/lc3_bram/lc3_bram.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/lc3_bram/lc3_bram.cache/compile_simlib/modelsim} {questa=D:/lc3_bram/lc3_bram.cache/compile_simlib/questa} {riviera=D:/lc3_bram/lc3_bram.cache/compile_simlib/riviera} {activehdl=D:/lc3_bram/lc3_bram.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/lc3_bram/lc3_bram.srcs/sources_1/ip/dual_mem/init.coe' provided. It will be converted relative to IP Instance files '../../../../lc3_bram.srcs/sources_1/ip/dual_mem/init.coe'
set_property -dict [list CONFIG.Coe_File {d:/lc3_bram/lc3_bram.srcs/sources_1/ip/dual_mem/init.coe}] [get_ips dual_mem]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/lc3_bram/lc3_bram.srcs/sources_1/ip/dual_mem/init.coe' provided. It will be converted relative to IP Instance files 'init.coe'
generate_target all [get_files  d:/lc3_bram/lc3_bram.srcs/sources_1/ip/dual_mem/dual_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dual_mem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dual_mem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dual_mem'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'dual_mem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dual_mem'...
catch { config_ip_cache -export [get_ips -all dual_mem] }
export_ip_user_files -of_objects [get_files d:/lc3_bram/lc3_bram.srcs/sources_1/ip/dual_mem/dual_mem.xci] -no_script -sync -force -quiet
reset_run dual_mem_synth_1
launch_runs dual_mem_synth_1 -jobs 8
[Fri Jan 22 20:32:29 2021] Launched dual_mem_synth_1...
Run output will be captured here: D:/lc3_bram/lc3_bram.runs/dual_mem_synth_1/runme.log
export_simulation -of_objects [get_files d:/lc3_bram/lc3_bram.srcs/sources_1/ip/dual_mem/dual_mem.xci] -directory D:/lc3_bram/lc3_bram.ip_user_files/sim_scripts -ip_user_files_dir D:/lc3_bram/lc3_bram.ip_user_files -ipstatic_source_dir D:/lc3_bram/lc3_bram.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/lc3_bram/lc3_bram.cache/compile_simlib/modelsim} {questa=D:/lc3_bram/lc3_bram.cache/compile_simlib/questa} {riviera=D:/lc3_bram/lc3_bram.cache/compile_simlib/riviera} {activehdl=D:/lc3_bram/lc3_bram.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Jan 22 20:36:49 2021] Launched synth_1...
Run output will be captured here: D:/lc3_bram/lc3_bram.runs/synth_1/runme.log
[Fri Jan 22 20:36:49 2021] Launched impl_1...
Run output will be captured here: D:/lc3_bram/lc3_bram.runs/impl_1/runme.log
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 3924.297 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 114 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.185 . Memory (MB): peak = 3988.988 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.185 . Memory (MB): peak = 3988.988 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3988.988 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-09:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 4026.004 ; gain = 14.109
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {D:/lc3_bram/lc3_bram.runs/impl_1/Top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/lc3_bram/lc3_bram.runs/impl_1/Top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210512180081
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Jan 22 20:52:00 2021] Launched synth_1...
Run output will be captured here: D:/lc3_bram/lc3_bram.runs/synth_1/runme.log
[Fri Jan 22 20:52:00 2021] Launched impl_1...
Run output will be captured here: D:/lc3_bram/lc3_bram.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-09:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 4042.359 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {D:/lc3_bram/lc3_bram.runs/impl_1/Top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/lc3_bram/lc3_bram.runs/impl_1/Top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210512180081
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Jan 22 22:27:33 2021] Launched synth_1...
Run output will be captured here: D:/lc3_bram/lc3_bram.runs/synth_1/runme.log
[Fri Jan 22 22:27:34 2021] Launched impl_1...
Run output will be captured here: D:/lc3_bram/lc3_bram.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Jan 22 22:33:48 2021] Launched synth_1...
Run output will be captured here: D:/lc3_bram/lc3_bram.runs/synth_1/runme.log
[Fri Jan 22 22:33:48 2021] Launched impl_1...
Run output will be captured here: D:/lc3_bram/lc3_bram.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-09:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 4056.309 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {D:/lc3_bram/lc3_bram.runs/impl_1/Top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/lc3_bram/lc3_bram.runs/impl_1/Top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210512180081
close_hw_manager
export_ip_user_files -of_objects  [get_files D:/lc3_bram/lc3_bram.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  -fileset blk_mem_gen_0 D:/lc3_bram/lc3_bram.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci
INFO: [Project 1-386] Moving file 'D:/lc3_bram/lc3_bram.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' from fileset 'blk_mem_gen_0' to fileset 'sources_1'.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/lc3_bram/lc3_bram.srcs/sources_1/ip/dual_mem/init.coe' provided. It will be converted relative to IP Instance files '../../../../lc3_bram.srcs/sources_1/ip/dual_mem/init.coe'
set_property -dict [list CONFIG.Coe_File {d:/lc3_bram/lc3_bram.srcs/sources_1/ip/dual_mem/init.coe} CONFIG.Fill_Remaining_Memory_Locations {false}] [get_ips dual_mem]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/lc3_bram/lc3_bram.srcs/sources_1/ip/dual_mem/init.coe' provided. It will be converted relative to IP Instance files 'init.coe'
generate_target all [get_files  d:/lc3_bram/lc3_bram.srcs/sources_1/ip/dual_mem/dual_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dual_mem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dual_mem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dual_mem'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'dual_mem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dual_mem'...
catch { config_ip_cache -export [get_ips -all dual_mem] }
export_ip_user_files -of_objects [get_files d:/lc3_bram/lc3_bram.srcs/sources_1/ip/dual_mem/dual_mem.xci] -no_script -sync -force -quiet
reset_run dual_mem_synth_1
launch_runs dual_mem_synth_1 -jobs 8
[Fri Jan 22 22:40:19 2021] Launched dual_mem_synth_1...
Run output will be captured here: D:/lc3_bram/lc3_bram.runs/dual_mem_synth_1/runme.log
export_simulation -of_objects [get_files d:/lc3_bram/lc3_bram.srcs/sources_1/ip/dual_mem/dual_mem.xci] -directory D:/lc3_bram/lc3_bram.ip_user_files/sim_scripts -ip_user_files_dir D:/lc3_bram/lc3_bram.ip_user_files -ipstatic_source_dir D:/lc3_bram/lc3_bram.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/lc3_bram/lc3_bram.cache/compile_simlib/modelsim} {questa=D:/lc3_bram/lc3_bram.cache/compile_simlib/questa} {riviera=D:/lc3_bram/lc3_bram.cache/compile_simlib/riviera} {activehdl=D:/lc3_bram/lc3_bram.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim/init.coe'
INFO: [SIM-utils-43] Exported 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim/dual_mem.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lc3_bram/lc3_bram.srcs/sources_1/ip/dual_mem/sim/dual_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lc3_bram/TopMain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlSigRom
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module SimpleBus
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-311] analyzing module UartRX
INFO: [VRFC 10-311] analyzing module UartTX
INFO: [VRFC 10-311] analyzing module Buffer
INFO: [VRFC 10-311] analyzing module BufferedUartTX
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol memory_io_rdate, assumed default net type wire [D:/lc3_bram/TopMain.v:1788]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim'
"xelab -wto fde90a67d97c4bf59326d0b5c75ffd24 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Top_behav xil_defaultlib.Top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto fde90a67d97c4bf59326d0b5c75ffd24 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Top_behav xil_defaultlib.Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'doutb' [D:/lc3_bram/TopMain.v:1788]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctrlSigRom
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.SimpleBus
Compiling module xil_defaultlib.DataPath
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.dual_mem
Compiling module xil_defaultlib.UartRX
Compiling module xil_defaultlib.UartTX
Compiling module xil_defaultlib.Buffer
Compiling module xil_defaultlib.BufferedUartTX
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim/xsim.dir/Top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Jan 22 22:41:41 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 4099.703 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_behav -key {Behavioral:sim_1:Functional:Top} -tclbatch {Top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source Top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Top.memory.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 4200.902 ; gain = 101.199
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/Top/controller_io_out_LD_PC}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
file mkdir D:/lc3_bram/lc3_bram.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/lc3_bram/lc3_bram.srcs/sim_1/new/test.v w ]
add_files -fileset sim_1 D:/lc3_bram/lc3_bram.srcs/sim_1/new/test.v
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim/init.coe'
INFO: [SIM-utils-43] Exported 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim/dual_mem.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim'
"xelab -wto fde90a67d97c4bf59326d0b5c75ffd24 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Top_behav xil_defaultlib.Top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto fde90a67d97c4bf59326d0b5c75ffd24 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Top_behav xil_defaultlib.Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'doutb' [D:/lc3_bram/TopMain.v:1788]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_behav -key {Behavioral:sim_1:Functional:Top} -tclbatch {Top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source Top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Top.memory.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 4200.902 ; gain = 0.000
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim/init.coe'
INFO: [SIM-utils-43] Exported 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim/dual_mem.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lc3_bram/lc3_bram.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim'
"xelab -wto fde90a67d97c4bf59326d0b5c75ffd24 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto fde90a67d97c4bf59326d0b5c75ffd24 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'doutb' [D:/lc3_bram/TopMain.v:1788]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'txd' is not permitted [D:/lc3_bram/lc3_bram.srcs/sim_1/new/test.v:42]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim/init.coe'
INFO: [SIM-utils-43] Exported 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim/dual_mem.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim'
"xelab -wto fde90a67d97c4bf59326d0b5c75ffd24 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto fde90a67d97c4bf59326d0b5c75ffd24 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'doutb' [D:/lc3_bram/TopMain.v:1788]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'txd' is not permitted [D:/lc3_bram/lc3_bram.srcs/sim_1/new/test.v:42]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim/init.coe'
INFO: [SIM-utils-43] Exported 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim/dual_mem.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lc3_bram/lc3_bram.srcs/sources_1/ip/dual_mem/sim/dual_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lc3_bram/TopMain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlSigRom
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module SimpleBus
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-311] analyzing module UartRX
INFO: [VRFC 10-311] analyzing module UartTX
INFO: [VRFC 10-311] analyzing module Buffer
INFO: [VRFC 10-311] analyzing module BufferedUartTX
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lc3_bram/lc3_bram.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim'
"xelab -wto fde90a67d97c4bf59326d0b5c75ffd24 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto fde90a67d97c4bf59326d0b5c75ffd24 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'txd' is not permitted [D:/lc3_bram/lc3_bram.srcs/sim_1/new/test.v:42]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim/init.coe'
INFO: [SIM-utils-43] Exported 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim/dual_mem.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lc3_bram/lc3_bram.srcs/sources_1/ip/dual_mem/sim/dual_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lc3_bram/TopMain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlSigRom
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module SimpleBus
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-311] analyzing module UartRX
INFO: [VRFC 10-311] analyzing module UartTX
INFO: [VRFC 10-311] analyzing module Buffer
INFO: [VRFC 10-311] analyzing module BufferedUartTX
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lc3_bram/lc3_bram.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim'
"xelab -wto fde90a67d97c4bf59326d0b5c75ffd24 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto fde90a67d97c4bf59326d0b5c75ffd24 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctrlSigRom
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.SimpleBus
Compiling module xil_defaultlib.DataPath
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.dual_mem
Compiling module xil_defaultlib.UartRX
Compiling module xil_defaultlib.UartTX
Compiling module xil_defaultlib.Buffer
Compiling module xil_defaultlib.BufferedUartTX
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim/xsim.dir/test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Jan 22 22:54:38 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 4200.902 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test.top.memory.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 4200.902 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim/init.coe'
INFO: [SIM-utils-43] Exported 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim/dual_mem.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lc3_bram/lc3_bram.srcs/sources_1/ip/dual_mem/sim/dual_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lc3_bram/TopMain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlSigRom
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module SimpleBus
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-311] analyzing module UartRX
INFO: [VRFC 10-311] analyzing module UartTX
INFO: [VRFC 10-311] analyzing module Buffer
INFO: [VRFC 10-311] analyzing module BufferedUartTX
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lc3_bram/lc3_bram.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim'
"xelab -wto fde90a67d97c4bf59326d0b5c75ffd24 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto fde90a67d97c4bf59326d0b5c75ffd24 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctrlSigRom
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.SimpleBus
Compiling module xil_defaultlib.DataPath
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.dual_mem
Compiling module xil_defaultlib.UartRX
Compiling module xil_defaultlib.UartTX
Compiling module xil_defaultlib.Buffer
Compiling module xil_defaultlib.BufferedUartTX
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 4200.902 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test.top.memory.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 4200.902 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim/init.coe'
INFO: [SIM-utils-43] Exported 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim/dual_mem.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lc3_bram/lc3_bram.srcs/sources_1/ip/dual_mem/sim/dual_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lc3_bram/TopMain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlSigRom
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module SimpleBus
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-311] analyzing module UartRX
INFO: [VRFC 10-311] analyzing module UartTX
INFO: [VRFC 10-311] analyzing module Buffer
INFO: [VRFC 10-311] analyzing module BufferedUartTX
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lc3_bram/lc3_bram.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim'
"xelab -wto fde90a67d97c4bf59326d0b5c75ffd24 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto fde90a67d97c4bf59326d0b5c75ffd24 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctrlSigRom
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.SimpleBus
Compiling module xil_defaultlib.DataPath
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.dual_mem
Compiling module xil_defaultlib.UartRX
Compiling module xil_defaultlib.UartTX
Compiling module xil_defaultlib.Buffer
Compiling module xil_defaultlib.BufferedUartTX
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 4200.902 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test.top.memory.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 4200.902 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim/init.coe'
INFO: [SIM-utils-43] Exported 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim/dual_mem.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lc3_bram/lc3_bram.srcs/sources_1/ip/dual_mem/sim/dual_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lc3_bram/TopMain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlSigRom
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module SimpleBus
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-311] analyzing module UartRX
INFO: [VRFC 10-311] analyzing module UartTX
INFO: [VRFC 10-311] analyzing module Buffer
INFO: [VRFC 10-311] analyzing module BufferedUartTX
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lc3_bram/lc3_bram.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim'
"xelab -wto fde90a67d97c4bf59326d0b5c75ffd24 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto fde90a67d97c4bf59326d0b5c75ffd24 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctrlSigRom
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.SimpleBus
Compiling module xil_defaultlib.DataPath
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.dual_mem
Compiling module xil_defaultlib.UartRX
Compiling module xil_defaultlib.UartTX
Compiling module xil_defaultlib.Buffer
Compiling module xil_defaultlib.BufferedUartTX
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 4200.902 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test.top.memory.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 4200.902 ; gain = 0.000
run 100000000 us
Send:   0
WARNING: [Simulator 45-29] Cannot open source file /wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v: file does not exist.
run: Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 4200.902 ; gain = 0.000
run 100000 us
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4200.902 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100000 us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test.top.memory.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Send:   0
run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 4200.902 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim/init.coe'
INFO: [SIM-utils-43] Exported 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim/dual_mem.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim'
"xelab -wto fde90a67d97c4bf59326d0b5c75ffd24 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto fde90a67d97c4bf59326d0b5c75ffd24 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test.top.memory.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 4200.902 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim/init.coe'
INFO: [SIM-utils-43] Exported 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim/dual_mem.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim'
"xelab -wto fde90a67d97c4bf59326d0b5c75ffd24 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto fde90a67d97c4bf59326d0b5c75ffd24 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test.top.memory.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 4200.902 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim/init.coe'
INFO: [SIM-utils-43] Exported 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim/dual_mem.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim'
"xelab -wto fde90a67d97c4bf59326d0b5c75ffd24 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto fde90a67d97c4bf59326d0b5c75ffd24 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test.top.memory.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 4200.902 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim/init.coe'
INFO: [SIM-utils-43] Exported 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim/dual_mem.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim'
"xelab -wto fde90a67d97c4bf59326d0b5c75ffd24 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto fde90a67d97c4bf59326d0b5c75ffd24 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test.top.memory.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 4200.902 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim/init.coe'
INFO: [SIM-utils-43] Exported 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim/dual_mem.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim'
"xelab -wto fde90a67d97c4bf59326d0b5c75ffd24 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto fde90a67d97c4bf59326d0b5c75ffd24 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test.top.memory.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 4200.902 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim/init.coe'
INFO: [SIM-utils-43] Exported 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim/dual_mem.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim'
"xelab -wto fde90a67d97c4bf59326d0b5c75ffd24 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto fde90a67d97c4bf59326d0b5c75ffd24 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test.top.memory.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 4200.902 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim/init.coe'
INFO: [SIM-utils-43] Exported 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim/dual_mem.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lc3_bram/lc3_bram.srcs/sources_1/ip/dual_mem/sim/dual_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lc3_bram/TopMain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlSigRom
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module SimpleBus
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-311] analyzing module UartRX
INFO: [VRFC 10-311] analyzing module UartTX
INFO: [VRFC 10-311] analyzing module Buffer
INFO: [VRFC 10-311] analyzing module BufferedUartTX
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lc3_bram/lc3_bram.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim'
"xelab -wto fde90a67d97c4bf59326d0b5c75ffd24 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto fde90a67d97c4bf59326d0b5c75ffd24 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctrlSigRom
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.SimpleBus
Compiling module xil_defaultlib.DataPath
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.dual_mem
Compiling module xil_defaultlib.UartRX
Compiling module xil_defaultlib.UartTX
Compiling module xil_defaultlib.Buffer
Compiling module xil_defaultlib.BufferedUartTX
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 4200.902 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test.top.memory.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 4200.902 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim/init.coe'
INFO: [SIM-utils-43] Exported 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim/dual_mem.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/lc3_bram/lc3_bram.sim/sim_1/behav/xsim'
"xelab -wto fde90a67d97c4bf59326d0b5c75ffd24 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto fde90a67d97c4bf59326d0b5c75ffd24 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test.top.memory.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 4200.902 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/lc3_bram/lc3_bram.runs/synth_1

launch_runs synth_1 -jobs 8
[Sat Jan 23 11:34:55 2021] Launched synth_1...
Run output will be captured here: D:/lc3_bram/lc3_bram.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Jan 23 11:37:23 2021] Launched impl_1...
Run output will be captured here: D:/lc3_bram/lc3_bram.runs/impl_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tfgg484-2
Top: Top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4200.902 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top' [D:/lc3_bram/TopMain.v:1567]
INFO: [Synth 8-6157] synthesizing module 'Controller' [D:/lc3_bram/TopMain.v:132]
INFO: [Synth 8-6157] synthesizing module 'ctrlSigRom' [D:/lc3_bram/TopMain.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ctrlSigRom' (1#1) [D:/lc3_bram/TopMain.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Controller' (2#1) [D:/lc3_bram/TopMain.v:132]
INFO: [Synth 8-6157] synthesizing module 'DataPath' [D:/lc3_bram/TopMain.v:778]
INFO: [Synth 8-6157] synthesizing module 'Regfile' [D:/lc3_bram/TopMain.v:536]
INFO: [Synth 8-6155] done synthesizing module 'Regfile' (3#1) [D:/lc3_bram/TopMain.v:536]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/lc3_bram/TopMain.v:723]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (4#1) [D:/lc3_bram/TopMain.v:723]
INFO: [Synth 8-6157] synthesizing module 'SimpleBus' [D:/lc3_bram/TopMain.v:739]
INFO: [Synth 8-6155] done synthesizing module 'SimpleBus' (5#1) [D:/lc3_bram/TopMain.v:739]
INFO: [Synth 8-6155] done synthesizing module 'DataPath' (6#1) [D:/lc3_bram/TopMain.v:778]
INFO: [Synth 8-6157] synthesizing module 'dual_mem' [D:/lc3_bram/.Xil/Vivado-15176-DESKTOP-JR/realtime/dual_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dual_mem' (7#1) [D:/lc3_bram/.Xil/Vivado-15176-DESKTOP-JR/realtime/dual_mem_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'UartRX' [D:/lc3_bram/TopMain.v:1200]
INFO: [Synth 8-6155] done synthesizing module 'UartRX' (8#1) [D:/lc3_bram/TopMain.v:1200]
INFO: [Synth 8-6157] synthesizing module 'BufferedUartTX' [D:/lc3_bram/TopMain.v:1515]
INFO: [Synth 8-6157] synthesizing module 'UartTX' [D:/lc3_bram/TopMain.v:1327]
INFO: [Synth 8-6155] done synthesizing module 'UartTX' (9#1) [D:/lc3_bram/TopMain.v:1327]
INFO: [Synth 8-6157] synthesizing module 'Buffer' [D:/lc3_bram/TopMain.v:1431]
INFO: [Synth 8-6155] done synthesizing module 'Buffer' (10#1) [D:/lc3_bram/TopMain.v:1431]
INFO: [Synth 8-6155] done synthesizing module 'BufferedUartTX' (11#1) [D:/lc3_bram/TopMain.v:1515]
INFO: [Synth 8-6155] done synthesizing module 'Top' (12#1) [D:/lc3_bram/TopMain.v:1567]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4200.902 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4200.902 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4200.902 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/lc3_bram/lc3_bram.srcs/sources_1/ip/dual_mem/dual_mem.dcp' for cell 'memory'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 4200.902 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 57 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/lc3_bram/lc3_bram.srcs/constrs_1/new/lc3.xdc]
Finished Parsing XDC File [D:/lc3_bram/lc3_bram.srcs/constrs_1/new/lc3.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4223.297 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 4223.297 ; gain = 22.395
32 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 4223.297 ; gain = 22.395
close_design
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/lc3_bram/lc3_bram.runs/synth_1

launch_runs synth_1 -jobs 8
[Sat Jan 23 21:17:11 2021] Launched synth_1...
Run output will be captured here: D:/lc3_bram/lc3_bram.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Jan 23 21:19:21 2021] Launched impl_1...
Run output will be captured here: D:/lc3_bram/lc3_bram.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Warning: Cannot create '3001:arm64' GDB server: 

INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
Traceback (most recent call last):
  File "git_cs_server\chipscope\server\main.py", line 401, in <module>
  File "git_cs_server\chipscope\server\main.py", line 397, in main
  File "site-packages\click-7.0-py3.7.egg\click\core.py", line 764, in __call__
  File "site-packages\click-7.0-py3.7.egg\click\core.py", line 717, in main
  File "site-packages\click-7.0-py3.7.egg\click\core.py", line 956, in invoke
  File "site-packages\click-7.0-py3.7.egg\click\core.py", line 555, in invoke
  File "git_cs_server\chipscope\server\main.py", line 279, in start_server
  File "git_cs_server\chipscope\server\main.py", line 259, in start_server
  File "git_cs_server\chipscope\server\main.py", line 293, in __init__
OSError: [WinError 10013] 以一种访问权限不允许的方式做了一个访问套接字的尝试。
[12036] Failed to execute script main

ERROR: [Labtools 27-3733] Error during cs_server initialization: Unable to connect to cs_server at URL: TCP:localhost:3042.
connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 4223.297 ; gain = 0.000
ERROR: [Common 17-39] 'connect_hw_server' failed due to earlier errors.
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
Traceback (most recent call last):
  File "git_cs_server\chipscope\server\main.py", line 401, in <module>
  File "git_cs_server\chipscope\server\main.py", line 397, in main
  File "site-packages\click-7.0-py3.7.egg\click\core.py", line 764, in __call__
  File "site-packages\click-7.0-py3.7.egg\click\core.py", line 717, in main
  File "site-packages\click-7.0-py3.7.egg\click\core.py", line 956, in invoke
  File "site-packages\click-7.0-py3.7.egg\click\core.py", line 555, in invoke
  File "git_cs_server\chipscope\server\main.py", line 279, in start_server
  File "git_cs_server\chipscope\server\main.py", line 259, in start_server
  File "git_cs_server\chipscope\server\main.py", line 293, in __init__
OSError: [WinError 10013] 以一种访问权限不允许的方式做了一个访问套接字的尝试。
[23152] Failed to execute script main

ERROR: [Labtools 27-3733] Error during cs_server initialization: Unable to connect to cs_server at URL: TCP:localhost:3042.
connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 4223.297 ; gain = 0.000
ERROR: [Common 17-39] 'connect_hw_server' failed due to earlier errors.
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Warning: Cannot create '3001:arm64' GDB server: 

INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
Traceback (most recent call last):
  File "git_cs_server\chipscope\server\main.py", line 401, in <module>
  File "git_cs_server\chipscope\server\main.py", line 397, in main
  File "site-packages\click-7.0-py3.7.egg\click\core.py", line 764, in __call__
  File "site-packages\click-7.0-py3.7.egg\click\core.py", line 717, in main
  File "site-packages\click-7.0-py3.7.egg\click\core.py", line 956, in invoke
  File "site-packages\click-7.0-py3.7.egg\click\core.py", line 555, in invoke
  File "git_cs_server\chipscope\server\main.py", line 279, in start_server
  File "git_cs_server\chipscope\server\main.py", line 259, in start_server
  File "git_cs_server\chipscope\server\main.py", line 293, in __init__
OSError: [WinError 10013] 以一种访问权限不允许的方式做了一个访问套接字的尝试。
[24192] Failed to execute script main

ERROR: [Labtools 27-3733] Error during cs_server initialization: Unable to connect to cs_server at URL: TCP:localhost:3042.
connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 4223.297 ; gain = 0.000
ERROR: [Common 17-39] 'connect_hw_server' failed due to earlier errors.
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
Traceback (most recent call last):
  File "git_cs_server\chipscope\server\main.py", line 401, in <module>
  File "git_cs_server\chipscope\server\main.py", line 397, in main
  File "site-packages\click-7.0-py3.7.egg\click\core.py", line 764, in __call__
  File "site-packages\click-7.0-py3.7.egg\click\core.py", line 717, in main
  File "site-packages\click-7.0-py3.7.egg\click\core.py", line 956, in invoke
  File "site-packages\click-7.0-py3.7.egg\click\core.py", line 555, in invoke
  File "git_cs_server\chipscope\server\main.py", line 279, in start_server
  File "git_cs_server\chipscope\server\main.py", line 259, in start_server
  File "git_cs_server\chipscope\server\main.py", line 293, in __init__
OSError: [WinError 10013] 以一种访问权限不允许的方式做了一个访问套接字的尝试。
[25364] Failed to execute script main

ERROR: [Labtools 27-3733] Error during cs_server initialization: Unable to connect to cs_server at URL: TCP:localhost:3042.
connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 4223.297 ; gain = 0.000
ERROR: [Common 17-39] 'connect_hw_server' failed due to earlier errors.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jan 23 21:22:57 2021...
