digraph "CFG for '_Z8AutoRegKPdS_S_S_idd' function" {
	label="CFG for '_Z8AutoRegKPdS_S_S_idd' function";

	Node0x5f45320 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%7:\l  %8 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %9 = getelementptr i8, i8 addrspace(4)* %8, i64 4\l  %10 = bitcast i8 addrspace(4)* %9 to i16 addrspace(4)*\l  %11 = load i16, i16 addrspace(4)* %10, align 4, !range !4, !invariant.load !5\l  %12 = zext i16 %11 to i32\l  %13 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %14 = mul i32 %13, %12\l  %15 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %16 = add i32 %14, %15\l  %17 = icmp slt i32 %16, %4\l  br i1 %17, label %18, label %31\l|{<s0>T|<s1>F}}"];
	Node0x5f45320:s0 -> Node0x5f47270;
	Node0x5f45320:s1 -> Node0x5f47300;
	Node0x5f47270 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%18:\l18:                                               \l  %19 = sext i32 %16 to i64\l  %20 = getelementptr inbounds double, double addrspace(1)* %1, i64 %19\l  %21 = load double, double addrspace(1)* %20, align 8, !tbaa !7,\l... !amdgpu.noclobber !5\l  %22 = fmul contract double %21, %5\l  %23 = getelementptr inbounds double, double addrspace(1)* %0, i64 %19\l  %24 = load double, double addrspace(1)* %23, align 8, !tbaa !7,\l... !amdgpu.noclobber !5\l  %25 = fmul contract double %24, %6\l  %26 = fadd contract double %22, %25\l  %27 = getelementptr inbounds double, double addrspace(1)* %3, i64 %19\l  %28 = load double, double addrspace(1)* %27, align 8, !tbaa !7,\l... !amdgpu.noclobber !5\l  %29 = fadd contract double %28, %26\l  %30 = getelementptr inbounds double, double addrspace(1)* %2, i64 %19\l  store double %29, double addrspace(1)* %30, align 8, !tbaa !7\l  br label %31\l}"];
	Node0x5f47270 -> Node0x5f47300;
	Node0x5f47300 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%31:\l31:                                               \l  ret void\l}"];
}
