{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1688215766488 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1688215766489 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2021  Intel Corporation. All rights reserved. " "Copyright (C) 2021  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1688215766489 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1688215766489 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1688215766489 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1688215766489 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1688215766489 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1688215766489 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1688215766489 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1688215766489 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1688215766489 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1688215766489 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1688215766489 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1688215766489 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1688215766489 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1688215766489 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul  1 09:49:26 2023 " "Processing started: Sat Jul  1 09:49:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1688215766489 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1688215766489 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=/home/leorb/UnB/5ยบ_semestre/OAC/Lab/Lab4/RISC-V_restored/simulation/qsim/ RISC-V -c TopDE " "Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=/home/leorb/UnB/5ยบ_semestre/OAC/Lab/Lab4/RISC-V_restored/simulation/qsim/ RISC-V -c TopDE" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1688215766489 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "add_sub 16 " "Ignored 16 assignments for entity \"add_sub\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity add_sub -sip CPU/FPULA/add_sub.sip -library lib_add_sub " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity add_sub -sip CPU/FPULA/add_sub.sip -library lib_add_sub was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688215768561 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity add_sub -sip CPU/FPULA/add_sub.sip -library lib_add_sub " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity add_sub -sip CPU/FPULA/add_sub.sip -library lib_add_sub was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688215768561 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity add_sub -sip CPU/FPULA/add_sub.sip -library lib_add_sub " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity add_sub -sip CPU/FPULA/add_sub.sip -library lib_add_sub was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688215768561 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "EDA Netlist Writer" 0 -1 1688215768561 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "add_sub_0002 65 " "Ignored 65 assignments for entity \"add_sub_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "EDA Netlist Writer" 0 -1 1688215768561 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cvt_s_w 16 " "Ignored 16 assignments for entity \"cvt_s_w\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity cvt_s_w -sip CPU/FPULA/cvt_s_w.sip -library lib_cvt_s_w " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity cvt_s_w -sip CPU/FPULA/cvt_s_w.sip -library lib_cvt_s_w was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688215768561 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity cvt_s_w -sip CPU/FPULA/cvt_s_w.sip -library lib_cvt_s_w " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity cvt_s_w -sip CPU/FPULA/cvt_s_w.sip -library lib_cvt_s_w was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688215768561 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity cvt_s_w -sip CPU/FPULA/cvt_s_w.sip -library lib_cvt_s_w " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity cvt_s_w -sip CPU/FPULA/cvt_s_w.sip -library lib_cvt_s_w was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688215768561 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "EDA Netlist Writer" 0 -1 1688215768561 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cvt_s_w_0002 65 " "Ignored 65 assignments for entity \"cvt_s_w_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "EDA Netlist Writer" 0 -1 1688215768561 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cvt_s_wu 16 " "Ignored 16 assignments for entity \"cvt_s_wu\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity cvt_s_wu -sip CPU/FPULA/cvt_s_wu.sip -library lib_cvt_s_wu " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity cvt_s_wu -sip CPU/FPULA/cvt_s_wu.sip -library lib_cvt_s_wu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688215768561 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity cvt_s_wu -sip CPU/FPULA/cvt_s_wu.sip -library lib_cvt_s_wu " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity cvt_s_wu -sip CPU/FPULA/cvt_s_wu.sip -library lib_cvt_s_wu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688215768561 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity cvt_s_wu -sip CPU/FPULA/cvt_s_wu.sip -library lib_cvt_s_wu " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity cvt_s_wu -sip CPU/FPULA/cvt_s_wu.sip -library lib_cvt_s_wu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688215768561 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "EDA Netlist Writer" 0 -1 1688215768561 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cvt_s_wu_0002 65 " "Ignored 65 assignments for entity \"cvt_s_wu_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "EDA Netlist Writer" 0 -1 1688215768561 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cvt_w_s 16 " "Ignored 16 assignments for entity \"cvt_w_s\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity cvt_w_s -sip CPU/FPULA/cvt_w_s.sip -library lib_cvt_w_s " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity cvt_w_s -sip CPU/FPULA/cvt_w_s.sip -library lib_cvt_w_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688215768561 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity cvt_w_s -sip CPU/FPULA/cvt_w_s.sip -library lib_cvt_w_s " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity cvt_w_s -sip CPU/FPULA/cvt_w_s.sip -library lib_cvt_w_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688215768561 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity cvt_w_s -sip CPU/FPULA/cvt_w_s.sip -library lib_cvt_w_s " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity cvt_w_s -sip CPU/FPULA/cvt_w_s.sip -library lib_cvt_w_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688215768561 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "EDA Netlist Writer" 0 -1 1688215768561 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cvt_w_s_0002 65 " "Ignored 65 assignments for entity \"cvt_w_s_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "EDA Netlist Writer" 0 -1 1688215768561 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cvt_wu_s 16 " "Ignored 16 assignments for entity \"cvt_wu_s\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity cvt_wu_s -sip CPU/FPULA/cvt_wu_s.sip -library lib_cvt_wu_s " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity cvt_wu_s -sip CPU/FPULA/cvt_wu_s.sip -library lib_cvt_wu_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688215768562 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity cvt_wu_s -sip CPU/FPULA/cvt_wu_s.sip -library lib_cvt_wu_s " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity cvt_wu_s -sip CPU/FPULA/cvt_wu_s.sip -library lib_cvt_wu_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688215768562 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity cvt_wu_s -sip CPU/FPULA/cvt_wu_s.sip -library lib_cvt_wu_s " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity cvt_wu_s -sip CPU/FPULA/cvt_wu_s.sip -library lib_cvt_wu_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688215768562 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "EDA Netlist Writer" 0 -1 1688215768562 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cvt_wu_s_0002 65 " "Ignored 65 assignments for entity \"cvt_wu_s_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "EDA Netlist Writer" 0 -1 1688215768562 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "div_s 16 " "Ignored 16 assignments for entity \"div_s\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity div_s -sip CPU/FPULA/div_s.sip -library lib_div_s " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity div_s -sip CPU/FPULA/div_s.sip -library lib_div_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688215768562 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity div_s -sip CPU/FPULA/div_s.sip -library lib_div_s " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity div_s -sip CPU/FPULA/div_s.sip -library lib_div_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688215768562 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity div_s -sip CPU/FPULA/div_s.sip -library lib_div_s " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity div_s -sip CPU/FPULA/div_s.sip -library lib_div_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688215768562 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "EDA Netlist Writer" 0 -1 1688215768562 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "div_s_0002 65 " "Ignored 65 assignments for entity \"div_s_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "EDA Netlist Writer" 0 -1 1688215768562 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fmax_s 16 " "Ignored 16 assignments for entity \"fmax_s\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity fmax_s -sip CPU/FPULA/fmax_s.sip -library lib_fmax_s " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity fmax_s -sip CPU/FPULA/fmax_s.sip -library lib_fmax_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688215768562 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fmax_s -sip CPU/FPULA/fmax_s.sip -library lib_fmax_s " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fmax_s -sip CPU/FPULA/fmax_s.sip -library lib_fmax_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688215768562 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity fmax_s -sip CPU/FPULA/fmax_s.sip -library lib_fmax_s " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fmax_s -sip CPU/FPULA/fmax_s.sip -library lib_fmax_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688215768562 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "EDA Netlist Writer" 0 -1 1688215768562 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fmax_s_0002 65 " "Ignored 65 assignments for entity \"fmax_s_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "EDA Netlist Writer" 0 -1 1688215768562 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fmin_s 16 " "Ignored 16 assignments for entity \"fmin_s\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity fmin_s -sip CPU/FPULA/fmin_s.sip -library lib_fmin_s " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity fmin_s -sip CPU/FPULA/fmin_s.sip -library lib_fmin_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688215768562 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fmin_s -sip CPU/FPULA/fmin_s.sip -library lib_fmin_s " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fmin_s -sip CPU/FPULA/fmin_s.sip -library lib_fmin_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688215768562 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity fmin_s -sip CPU/FPULA/fmin_s.sip -library lib_fmin_s " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fmin_s -sip CPU/FPULA/fmin_s.sip -library lib_fmin_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688215768562 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "EDA Netlist Writer" 0 -1 1688215768562 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fmin_s_0002 65 " "Ignored 65 assignments for entity \"fmin_s_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "EDA Netlist Writer" 0 -1 1688215768562 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mul_s 16 " "Ignored 16 assignments for entity \"mul_s\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity mul_s -sip CPU/FPULA/mul_s.sip -library lib_mul_s " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity mul_s -sip CPU/FPULA/mul_s.sip -library lib_mul_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688215768562 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity mul_s -sip CPU/FPULA/mul_s.sip -library lib_mul_s " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity mul_s -sip CPU/FPULA/mul_s.sip -library lib_mul_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688215768562 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity mul_s -sip CPU/FPULA/mul_s.sip -library lib_mul_s " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity mul_s -sip CPU/FPULA/mul_s.sip -library lib_mul_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688215768562 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "EDA Netlist Writer" 0 -1 1688215768562 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mul_s_0002 65 " "Ignored 65 assignments for entity \"mul_s_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "EDA Netlist Writer" 0 -1 1688215768562 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "sqrt_s 16 " "Ignored 16 assignments for entity \"sqrt_s\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity sqrt_s -sip CPU/FPULA/sqrt_s.sip -library lib_sqrt_s " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity sqrt_s -sip CPU/FPULA/sqrt_s.sip -library lib_sqrt_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688215768562 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity sqrt_s -sip CPU/FPULA/sqrt_s.sip -library lib_sqrt_s " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity sqrt_s -sip CPU/FPULA/sqrt_s.sip -library lib_sqrt_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688215768562 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity sqrt_s -sip CPU/FPULA/sqrt_s.sip -library lib_sqrt_s " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity sqrt_s -sip CPU/FPULA/sqrt_s.sip -library lib_sqrt_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688215768562 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "EDA Netlist Writer" 0 -1 1688215768562 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "sqrt_s_0002 65 " "Ignored 65 assignments for entity \"sqrt_s_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "EDA Netlist Writer" 0 -1 1688215768562 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TopDE.vo /home/leorb/UnB/5ยบ_semestre/OAC/Lab/Lab4/RISC-V_restored/simulation/qsim// simulation " "Generated file TopDE.vo in folder \"/home/leorb/UnB/5ยบ_semestre/OAC/Lab/Lab4/RISC-V_restored/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1688215772716 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 50 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "925 " "Peak virtual memory: 925 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1688215773020 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul  1 09:49:33 2023 " "Processing ended: Sat Jul  1 09:49:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1688215773020 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1688215773020 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1688215773020 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1688215773020 ""}
