@W: BN132 :"c:\users\phoenix136\dropbox\fpga\microsemi\fft_core\hdl\fft_butterfly_hw_mathdsp.vhd":214:12:214:13|Removing instance FFT_Butterfly_HW_MATHDSP_0.imag_b_pipe1[0] because it is equivalent to instance LFSR_Fib_Gen_0.fib_reg[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\phoenix136\dropbox\fpga\microsemi\fft_core\hdl\fft_butterfly_hw_mathdsp.vhd":214:12:214:13|Removing instance FFT_Butterfly_HW_MATHDSP_0.imag_b_pipe1[1] because it is equivalent to instance LFSR_Fib_Gen_0.fib_reg[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\phoenix136\dropbox\fpga\microsemi\fft_core\hdl\fft_butterfly_hw_mathdsp.vhd":214:12:214:13|Removing instance FFT_Butterfly_HW_MATHDSP_0.imag_b_pipe1[2] because it is equivalent to instance LFSR_Fib_Gen_0.fib_reg[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\phoenix136\dropbox\fpga\microsemi\fft_core\hdl\fft_butterfly_hw_mathdsp.vhd":214:12:214:13|Removing instance FFT_Butterfly_HW_MATHDSP_0.real_b_pipe1[0] because it is equivalent to instance LFSR_Fib_Gen_0.fib_reg[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\phoenix136\dropbox\fpga\microsemi\fft_core\hdl\fft_butterfly_hw_mathdsp.vhd":214:12:214:13|Removing instance FFT_Butterfly_HW_MATHDSP_0.imag_b_pipe1[3] because it is equivalent to instance LFSR_Fib_Gen_0.fib_reg[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\phoenix136\dropbox\fpga\microsemi\fft_core\hdl\fft_butterfly_hw_mathdsp.vhd":214:12:214:13|Removing instance FFT_Butterfly_HW_MATHDSP_0.real_b_pipe1[1] because it is equivalent to instance LFSR_Fib_Gen_0.fib_reg[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\phoenix136\dropbox\fpga\microsemi\fft_core\hdl\fft_butterfly_hw_mathdsp.vhd":214:12:214:13|Removing instance FFT_Butterfly_HW_MATHDSP_0.real_b_pipe1[2] because it is equivalent to instance FFT_Butterfly_HW_MATHDSP_0.imag_b_pipe1[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\phoenix136\dropbox\fpga\microsemi\fft_core\hdl\fft_butterfly_hw_mathdsp.vhd":214:12:214:13|Removing instance FFT_Butterfly_HW_MATHDSP_0.real_b_pipe1[5] because it is equivalent to instance LFSR_Fib_Gen_0.fib_reg[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\phoenix136\dropbox\fpga\microsemi\fft_core\hdl\fft_butterfly_hw_mathdsp.vhd":214:12:214:13|Removing instance FFT_Butterfly_HW_MATHDSP_0.imag_b_pipe1[7] because it is equivalent to instance LFSR_Fib_Gen_0.fib_reg[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\phoenix136\dropbox\fpga\microsemi\fft_core\hdl\fft_butterfly_hw_mathdsp.vhd":214:12:214:13|Removing instance FFT_Butterfly_HW_MATHDSP_0.real_b_pipe1[6] because it is equivalent to instance LFSR_Fib_Gen_0.fib_reg[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\phoenix136\dropbox\fpga\microsemi\fft_core\hdl\fft_butterfly_hw_mathdsp.vhd":214:12:214:13|Removing instance FFT_Butterfly_HW_MATHDSP_0.imag_b_pipe1[8] because it is equivalent to instance LFSR_Fib_Gen_0.fib_reg[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\phoenix136\dropbox\fpga\microsemi\fft_core\hdl\fft_butterfly_hw_mathdsp.vhd":214:12:214:13|Removing instance FFT_Butterfly_HW_MATHDSP_0.real_b_pipe1[3] because it is equivalent to instance FFT_Butterfly_HW_MATHDSP_0.imag_b_pipe1[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\phoenix136\dropbox\fpga\microsemi\fft_core\hdl\fft_butterfly_hw_mathdsp.vhd":214:12:214:13|Removing instance FFT_Butterfly_HW_MATHDSP_0.real_b_pipe1[4] because it is equivalent to instance FFT_Butterfly_HW_MATHDSP_0.imag_b_pipe1[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FX107 :"c:\users\phoenix136\dropbox\fpga\microsemi\fft_core\hdl\twiddle_table.vhd":197:11:197:13|RAM mem[0:16] (in view: work.Twiddle_table(architecture_twiddle_table)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: MT246 :"c:\users\phoenix136\dropbox\fpga\microsemi\fft_core\component\work\fccc_c0\fccc_c0_0\fccc_c0_fccc_c0_0_fccc.vhd":106:4:106:11|Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock with period 5.00ns. Please declare a user-defined clock on net FCCC_C0_0.FCCC_C0_0.GL0_net.
