# SystemVerilog
This a repositry of all my system verilog basic (academic) projects..!!
