Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Nov 23 17:32:22 2018
| Host         : YxGuo running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab9_2_1_control_sets_placed.rpt
| Design       : lab9_2_1
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               2 |            1 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              32 |            6 |
| Yes          | Yes                   | No                     |              46 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------+-------------------+-------------------------+------------------+----------------+
|           Clock Signal           |   Enable Signal   |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+----------------------------------+-------------------+-------------------------+------------------+----------------+
|  U1/nolabel_line30/inst/clk_out1 |                   |                         |                1 |              2 |
|  U2/s_reg[7]_LDC_i_1_n_0         |                   | U2/s_reg[7]_LDC_i_2_n_0 |                1 |              2 |
| ~U1/clk_1                        | U2/s[7]_C_i_1_n_0 | U2/s_reg[7]_LDC_i_2_n_0 |                3 |             16 |
| ~U1/clk_1                        | U2/s[7]_C_i_1_n_0 | U2/s_reg[7]_LDC_i_1_n_0 |                3 |             16 |
|  U1/nolabel_line30/inst/clk_out1 | U1/cnt[0]_i_2_n_0 | U1/cnt[0]_i_1_n_0       |                6 |             46 |
+----------------------------------+-------------------+-------------------------+------------------+----------------+


