/*
 * perf_sim.cpp - mips performance simulator
 * Copyright 2015 MIPT-MIPS
 */

#ifndef PERF_SIM_H
#define PERF_SIM_H

#include <iostream>
#include <sstream>
#include <iomanip>

#include <infra/log.h>
#include <infra/ports/ports.h>

#include "func_sim/func_sim.h"
#include "mips/mips_instr.h"
#include "mips/mips_rf.h"

#include "bpu/bpu.h"

class PerfMIPS : protected Log
{
private:
    Cycles executed_instrs = 0;
    Cycles last_writeback_cycle = 0; // to handle possible deadlocks

    /* the struture of data sent from fetch to decode stage */
    struct IfIdData {
        bool predicted_taken = false;     // Predicted direction
        Addr predicted_target = NO_VAL32; // PC, predicted by BPU
        Addr PC = NO_VAL32;               // current PC
        uint32 raw = NO_VAL32;            // fetched instruction code
    };

    /* decode stage variables */
    IfIdData decode_data = {};
    bool is_anything_to_decode = false;

    /* simulator units */
    RF* rf = nullptr;
    Addr PC = NO_VAL32;
    Addr new_PC = NO_VAL32;
    MIPSMemory* memory = nullptr;
    std::unique_ptr<BaseBP> bp = nullptr;

    /* MIPS functional simulator for internal checks */
    MIPS checker;
    void check( const FuncInstr& instr);

    /* all ports */
    std::unique_ptr<WritePort<IfIdData>> wp_fetch_2_decode = nullptr;
    std::unique_ptr<ReadPort<IfIdData>> rp_fetch_2_decode = nullptr;
    std::unique_ptr<WritePort<bool>> wp_decode_2_fetch_stall = nullptr;
    std::unique_ptr<ReadPort<bool>> rp_decode_2_fetch_stall = nullptr;

    std::unique_ptr<WritePort<FuncInstr>> wp_decode_2_execute = nullptr;
    std::unique_ptr<ReadPort<FuncInstr>> rp_decode_2_execute = nullptr;

    std::unique_ptr<WritePort<FuncInstr>> wp_execute_2_memory = nullptr;
    std::unique_ptr<ReadPort<FuncInstr>> rp_execute_2_memory = nullptr;


    std::unique_ptr<WritePort<FuncInstr>> wp_memory_2_writeback = nullptr;
    std::unique_ptr<ReadPort<FuncInstr>> rp_memory_2_writeback = nullptr;

    std::unique_ptr<WritePort<bool>> wp_memory_2_all_flush = nullptr;
    std::unique_ptr<ReadPort<bool>> rp_fetch_flush = nullptr;
    std::unique_ptr<ReadPort<bool>> rp_decode_flush = nullptr;
    std::unique_ptr<ReadPort<bool>> rp_execute_flush = nullptr;
    std::unique_ptr<ReadPort<bool>> rp_memory_flush = nullptr;

    std::unique_ptr<WritePort<Addr>> wp_memory_2_fetch_target = nullptr;
    std::unique_ptr<ReadPort<Addr>> rp_memory_2_fetch_target = nullptr;

    /* main stages functions */
    void clock_fetch( int cycle);
    void clock_decode( int cycle);
    void clock_execute( int cycle);
    void clock_memory( int cycle);
    void clock_writeback( int cycle);

public:
    explicit PerfMIPS( bool log);
    ~PerfMIPS() final { destroy_ports(); }
    void run( const std::string& tr, uint64 instrs_to_run);

    // Rule of five
    PerfMIPS( const PerfMIPS&) = delete;
    PerfMIPS( PerfMIPS&&) = delete;
    PerfMIPS operator=( const PerfMIPS&) = delete;
    PerfMIPS operator=( PerfMIPS&&) = delete;
};

#endif
