<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Timing Multi Corner Report Min Delay Analysis
</title>
<text>SmartTime Version 2022.2.0.10</text>
<text>Microchip Technology Inc. - Microchip Libero Software Release v2022.2 (Version 2022.2.0.10)</text>
<text>Date: Tue Feb 28 17:06:04 2023
</text>
<table>
<header>
</header>
<row>
 <cell>Design</cell>
 <cell>Top</cell>
</row>
<row>
 <cell>Family</cell>
 <cell>IGLOO2</cell>
</row>
<row>
 <cell>Die</cell>
 <cell>M2GL005</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>256 VF</cell>
</row>
<row>
 <cell>Temperature Range</cell>
 <cell>0 - 85 C</cell>
</row>
<row>
 <cell>Voltage Range</cell>
 <cell>1.14 - 1.26 V</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>STD</cell>
</row>
<row>
 <cell>Design State</cell>
 <cell>Post-Layout</cell>
</row>
<row>
 <cell>Data source</cell>
 <cell>Production</cell>
</row>
<row>
 <cell>Multi Corner Report Operating Conditions</cell>
 <cell>BEST,TYPICAL,WORST</cell>
</row>
</table>
<text></text>
<section>
<name>Summary</name>
<table>
<header>
 <cell>Clock Domain</cell>
 <cell>Required Period (ns)</cell>
 <cell>Required Frequency (MHz)</cell>
 <cell>Worst Slack (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0</cell>
 <cell>16.667</cell>
 <cell>59.999</cell>
 <cell>0.300</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL1</cell>
 <cell>16.667</cell>
 <cell>59.999</cell>
 <cell>0.295</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2</cell>
 <cell>33.334</cell>
 <cell>29.999</cell>
 <cell>0.001</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>WriteClk60MHz</cell>
 <cell>16.667</cell>
 <cell>59.999</cell>
 <cell>0.307</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>MainClockIn60MHz</cell>
 <cell>16.667</cell>
 <cell>59.999</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clk_30M</cell>
 <cell>33.334</cell>
 <cell>29.999</cell>
 <cell>0.452</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<table>
<header>
 <cell></cell>
 <cell>Worst Slack (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Input to Output</cell>
 <cell></cell>
 <cell>BEST</cell>
</row>
</table>
</section>
<section>
<name>Clock Domain ClkCtrl_1/clk_1/Clock_Gen_0/GL0</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>MDTTop_1/FallingA[1]:CLK</cell>
 <cell>MDTTop_1/FallingA[2]:D</cell>
 <cell>0.304</cell>
 <cell>0.300</cell>
 <cell>3.288</cell>
 <cell>2.988</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>MDTTop_2/FallingA[1]:CLK</cell>
 <cell>MDTTop_2/FallingA[2]:D</cell>
 <cell>0.312</cell>
 <cell>0.301</cell>
 <cell>3.296</cell>
 <cell>2.995</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>MDTTop_2/RisingA[1]:CLK</cell>
 <cell>MDTTop_2/RisingA[2]:D</cell>
 <cell>0.332</cell>
 <cell>0.322</cell>
 <cell>3.317</cell>
 <cell>2.995</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>MDTTop_1/intDataValid:CLK</cell>
 <cell>MDTTop_1/intDataValid:D</cell>
 <cell>0.327</cell>
 <cell>0.327</cell>
 <cell>3.313</cell>
 <cell>2.986</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>MDTTop_1/DelayCountEnable:CLK</cell>
 <cell>MDTTop_1/DelayCountEnable:D</cell>
 <cell>0.329</cell>
 <cell>0.329</cell>
 <cell>3.306</cell>
 <cell>2.977</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: MDTTop_1/FallingA[1]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: MDTTop_1/FallingA[2]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.288</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>2.988</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.300</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.100</cell>
 <cell>2.100</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.120</cell>
 <cell>2.220</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.116</cell>
 <cell>2.336</cell>
 <cell>7</cell>
 <cell>r</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB8:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.184</cell>
 <cell>2.520</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB8:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.121</cell>
 <cell>2.641</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MDTTop_1/FallingA[1]:CLK</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB8_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.343</cell>
 <cell>2.984</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MDTTop_1/FallingA[1]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.062</cell>
 <cell>3.046</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MDTTop_1/FallingA[2]:D</cell>
 <cell>net</cell>
 <cell>MDTTop_1/FallingA_Z[1]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.242</cell>
 <cell>3.288</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.288</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.100</cell>
 <cell>2.100</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.120</cell>
 <cell>2.220</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.116</cell>
 <cell>2.336</cell>
 <cell>7</cell>
 <cell>r</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB8:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.184</cell>
 <cell>2.520</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB8:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.121</cell>
 <cell>2.641</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MDTTop_1/FallingA[2]:CLK</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB8_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.347</cell>
 <cell>2.988</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MDTTop_1/FallingA[2]:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>2.988</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.988</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
<section>
<name>SET External Hold</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>External Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>DATA[22]</cell>
 <cell>SerMemInt_1/intModuleAddress[0]:D</cell>
 <cell>2.188</cell>
 <cell></cell>
 <cell>2.188</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>3.058</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>DATA[24]</cell>
 <cell>SerMemInt_1/intModuleAddress[2]:D</cell>
 <cell>2.279</cell>
 <cell></cell>
 <cell>2.279</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>2.971</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>M_AX0_RET_DATA</cell>
 <cell>MDTTop_1/FallingA[1]:D</cell>
 <cell>2.386</cell>
 <cell></cell>
 <cell>2.386</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>2.920</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>M_AX1_RET_DATA</cell>
 <cell>MDTTop_2/FallingA[1]:D</cell>
 <cell>2.388</cell>
 <cell></cell>
 <cell>2.388</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>2.918</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>M_AX0_RET_DATA</cell>
 <cell>MDTTop_1/RisingA[1]:D</cell>
 <cell>2.628</cell>
 <cell></cell>
 <cell>2.628</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>2.659</cell>
 <cell>WORST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: DATA[22]</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: SerMemInt_1/intModuleAddress[0]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.188</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>DATA[22]</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>DATA_iobuf[22]/U0/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>DATA[22]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>DATA_iobuf[22]/U0/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_BI</cell>
 <cell>+</cell>
 <cell>1.265</cell>
 <cell>1.265</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>DATA_iobuf[22]/U0/U_IOINFF:A</cell>
 <cell>net</cell>
 <cell>DATA_iobuf[22]/U0/YIN1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.072</cell>
 <cell>1.337</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>DATA_iobuf[22]/U0/U_IOINFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOINFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.118</cell>
 <cell>1.455</cell>
 <cell>9</cell>
 <cell>r</cell>
</row>
<row>
 <cell>SerMemInt_1/intModuleAddress[0]:D</cell>
 <cell>net</cell>
 <cell>DATA_in[22]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.733</cell>
 <cell>2.188</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.188</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.709</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.189</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.195</cell>
 <cell>N/C</cell>
 <cell>7</cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB9:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.331</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB9:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.295</cell>
 <cell>N/C</cell>
 <cell>3</cell>
 <cell>r</cell>
</row>
<row>
 <cell>SerMemInt_1/intModuleAddress[0]:CLK</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB9_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.527</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SerMemInt_1/intModuleAddress[0]:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST</cell>
</row>
</table>
</section>
<section>
<name>SET Clock to Output</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Clock to Out (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>SerMemInt_1/intModuleAddress[1]:CLK</cell>
 <cell>Exp3Data[0]</cell>
 <cell>3.283</cell>
 <cell></cell>
 <cell>6.246</cell>
 <cell></cell>
 <cell>6.246</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>SerMemInt_1/intModuleAddress[1]:CLK</cell>
 <cell>Exp3Data[5]</cell>
 <cell>3.406</cell>
 <cell></cell>
 <cell>6.369</cell>
 <cell></cell>
 <cell>6.369</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>SerMemInt_1/intModuleAddress[0]:CLK</cell>
 <cell>Exp2Data[1]</cell>
 <cell>3.438</cell>
 <cell></cell>
 <cell>6.398</cell>
 <cell></cell>
 <cell>6.398</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>SerMemInt_1/intModuleAddress[2]:CLK</cell>
 <cell>Exp1Data[1]</cell>
 <cell>3.438</cell>
 <cell></cell>
 <cell>6.401</cell>
 <cell></cell>
 <cell>6.401</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>SerMemInt_1/intModuleAddress[0]:CLK</cell>
 <cell>Exp3Data[0]</cell>
 <cell>3.443</cell>
 <cell></cell>
 <cell>6.403</cell>
 <cell></cell>
 <cell>6.403</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: SerMemInt_1/intModuleAddress[1]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Exp3Data[0]</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6.246</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.087</cell>
 <cell>2.087</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.108</cell>
 <cell>2.195</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.110</cell>
 <cell>2.305</cell>
 <cell>7</cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB9:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.187</cell>
 <cell>2.492</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB9:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.168</cell>
 <cell>2.660</cell>
 <cell>3</cell>
 <cell>r</cell>
</row>
<row>
 <cell>SerMemInt_1/intModuleAddress[1]:CLK</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB9_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.303</cell>
 <cell>2.963</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SerMemInt_1/intModuleAddress[1]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.058</cell>
 <cell>3.021</cell>
 <cell>13</cell>
 <cell>r</cell>
</row>
<row>
 <cell>ExpSigRoute_4/g0_1:B</cell>
 <cell>net</cell>
 <cell>serialMemDataOut[23]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.381</cell>
 <cell>3.402</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ExpSigRoute_4/g0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.050</cell>
 <cell>3.452</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>ExpSigRoute_4/g0:A</cell>
 <cell>net</cell>
 <cell>ExpSigRoute_4/g0_1_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.060</cell>
 <cell>3.512</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ExpSigRoute_4/g0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.050</cell>
 <cell>3.562</cell>
 <cell>3</cell>
 <cell>r</cell>
</row>
<row>
 <cell>ExpSigRoute_4/expd8_datain_0_o2_RNI78S57:A</cell>
 <cell>net</cell>
 <cell>ExpSigRoute_4/un1_serialmemorydatain_i</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.155</cell>
 <cell>3.717</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ExpSigRoute_4/expd8_datain_0_o2_RNI78S57:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.106</cell>
 <cell>3.823</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Exp3Data_iobuf[0]/U0/U_IOENFF:A</cell>
 <cell>net</cell>
 <cell>un6_expdata_2_i_i</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.613</cell>
 <cell>4.436</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Exp3Data_iobuf[0]/U0/U_IOENFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOENFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.124</cell>
 <cell>4.560</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Exp3Data_iobuf[0]/U0/U_IOPAD:E</cell>
 <cell>net</cell>
 <cell>Exp3Data_iobuf[0]/U0/EOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.391</cell>
 <cell>4.951</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Exp3Data_iobuf[0]/U0/U_IOPAD:PAD</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_BI</cell>
 <cell>+</cell>
 <cell>1.295</cell>
 <cell>6.246</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Exp3Data[0]</cell>
 <cell>net</cell>
 <cell>Exp3Data[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>6.246</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6.246</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.087</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Exp3Data[0]</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Removal (ns)</cell>
 <cell>External Removal (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>LOOPTICK</cell>
 <cell>TickSync_1/TickSync60:ALn</cell>
 <cell>2.883</cell>
 <cell></cell>
 <cell>2.883</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>2.364</cell>
 <cell>WORST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: LOOPTICK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: TickSync_1/TickSync60:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.883</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>LOOPTICK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>LOOPTICK_ibuf/U0/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>LOOPTICK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>LOOPTICK_ibuf/U0/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>1.315</cell>
 <cell>1.315</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>LOOPTICK_ibuf/U0/U_IOINFF:A</cell>
 <cell>net</cell>
 <cell>LOOPTICK_ibuf/U0/YIN1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.062</cell>
 <cell>1.377</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>LOOPTICK_ibuf/U0/U_IOINFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOINFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.126</cell>
 <cell>1.503</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>TickSync_1/TickSync60:ALn</cell>
 <cell>net</cell>
 <cell>LOOPTICK_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.380</cell>
 <cell>2.883</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.883</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.709</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.189</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.195</cell>
 <cell>N/C</cell>
 <cell>7</cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB3:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.327</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB3:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.295</cell>
 <cell>N/C</cell>
 <cell>33</cell>
 <cell>r</cell>
</row>
<row>
 <cell>TickSync_1/TickSync60:CLK</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB3_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.532</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>TickSync_1/TickSync60:ALn</cell>
 <cell>Library removal time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST</cell>
</row>
</table>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET WriteClk60MHz to ClkCtrl_1/clk_1/Clock_Gen_0/GL0</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>MDTTop_2/TransducerSelect_2[0]:CLK</cell>
 <cell>MDTTop_2/RisingACountEnablePipe:D</cell>
 <cell>0.831</cell>
 <cell>0.484</cell>
 <cell>3.486</cell>
 <cell>3.002</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>MDTTop_2/TransducerSelect_2[1]:CLK</cell>
 <cell>MDTTop_2/TrailingCount[0]:D</cell>
 <cell>0.938</cell>
 <cell>0.591</cell>
 <cell>3.593</cell>
 <cell>3.002</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>MDTTop_2/TransducerSelect_2[1]:CLK</cell>
 <cell>MDTTop_2/LeadingCount[1]:D</cell>
 <cell>0.939</cell>
 <cell>0.591</cell>
 <cell>3.594</cell>
 <cell>3.003</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>MDTTop_2/TransducerSelect_2[1]:CLK</cell>
 <cell>MDTTop_2/TrailingCount[1]:D</cell>
 <cell>0.939</cell>
 <cell>0.592</cell>
 <cell>3.594</cell>
 <cell>3.002</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>MDTTop_2/TransducerSelect_2[1]:CLK</cell>
 <cell>MDTTop_2/LeadingCount[0]:D</cell>
 <cell>0.940</cell>
 <cell>0.599</cell>
 <cell>3.595</cell>
 <cell>2.996</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: MDTTop_2/TransducerSelect_2[0]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: MDTTop_2/RisingACountEnablePipe:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.486</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>3.002</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.484</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>WriteClk60MHz</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>H1_CLKWR</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf/U0/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>H1_CLKWR</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf/U0/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>0.716</cell>
 <cell>0.716</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf/U0/U_IOINFF:A</cell>
 <cell>net</cell>
 <cell>H1_CLKWR_ibuf/U0/YIN1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.169</cell>
 <cell>0.885</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf/U0/U_IOINFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOINFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.095</cell>
 <cell>0.980</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf_RNI0GE3:An</cell>
 <cell>net</cell>
 <cell>H1_CLKWR_ibuf_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.860</cell>
 <cell>1.840</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf_RNI0GE3:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.147</cell>
 <cell>1.987</cell>
 <cell>9</cell>
 <cell>f</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB4:An</cell>
 <cell>net</cell>
 <cell>H1_CLKWR_ibuf_RNI0GE3/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.173</cell>
 <cell>2.160</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB4:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.168</cell>
 <cell>2.328</cell>
 <cell>32</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MDTTop_2/TransducerSelect_2[0]:CLK</cell>
 <cell>net</cell>
 <cell>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB4_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.327</cell>
 <cell>2.655</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MDTTop_2/TransducerSelect_2[0]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.073</cell>
 <cell>2.728</cell>
 <cell>11</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MDTTop_2/un7_risingacountenable:B</cell>
 <cell>net</cell>
 <cell>MDTTop_2_TransducerSelect[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.650</cell>
 <cell>3.378</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>MDTTop_2/un7_risingacountenable:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.058</cell>
 <cell>3.436</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MDTTop_2/RisingACountEnablePipe:D</cell>
 <cell>net</cell>
 <cell>MDTTop_2/un7_risingacountenable_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.050</cell>
 <cell>3.486</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.486</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.087</cell>
 <cell>2.087</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.108</cell>
 <cell>2.195</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.110</cell>
 <cell>2.305</cell>
 <cell>7</cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB4:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.186</cell>
 <cell>2.491</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB4:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.168</cell>
 <cell>2.659</cell>
 <cell>52</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MDTTop_2/RisingACountEnablePipe:CLK</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB4_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.343</cell>
 <cell>3.002</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MDTTop_2/RisingACountEnablePipe:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>3.002</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.002</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
<section>
<name>SET ClkCtrl_1/clk_1/Clock_Gen_0/GL1 to ClkCtrl_1/clk_1/Clock_Gen_0/GL0</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>MDTTop_2/RisingB[3]:CLK</cell>
 <cell>MDTTop_2/Edge[2]:D</cell>
 <cell>0.523</cell>
 <cell>4.683</cell>
 <cell>7.679</cell>
 <cell>2.996</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>MDTTop_1/RisingB[3]:CLK</cell>
 <cell>MDTTop_1/Edge[2]:D</cell>
 <cell>0.531</cell>
 <cell>4.687</cell>
 <cell>7.687</cell>
 <cell>3.000</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>MDTTop_1/FallingB[3]:CLK</cell>
 <cell>MDTTop_1/Edge[0]:D</cell>
 <cell>0.311</cell>
 <cell>12.793</cell>
 <cell>7.454</cell>
 <cell>-5.339</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>MDTTop_2/FallingB[3]:CLK</cell>
 <cell>MDTTop_2/Edge[0]:D</cell>
 <cell>0.311</cell>
 <cell>12.794</cell>
 <cell>7.457</cell>
 <cell>-5.337</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: MDTTop_2/RisingB[3]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: MDTTop_2/Edge[2]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7.679</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>2.996</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.683</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>6.253</cell>
 <cell>6.253</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL1_INST:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL1_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.110</cell>
 <cell>6.363</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL1_INST:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.110</cell>
 <cell>6.473</cell>
 <cell>3</cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL1_INST/U0_RGB1_RGB1:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL1_INST/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.186</cell>
 <cell>6.659</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL1_INST/U0_RGB1_RGB1:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.168</cell>
 <cell>6.827</cell>
 <cell>6</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MDTTop_2/RisingB[3]:CLK</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL1_INST/U0_RGB1_RGB1_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.329</cell>
 <cell>7.156</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MDTTop_2/RisingB[3]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.073</cell>
 <cell>7.229</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MDTTop_2/Edge[2]:D</cell>
 <cell>net</cell>
 <cell>MDTTop_2/RisingB_Z[3]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.450</cell>
 <cell>7.679</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7.679</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.087</cell>
 <cell>2.087</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.108</cell>
 <cell>2.195</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.110</cell>
 <cell>2.305</cell>
 <cell>7</cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB4:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.186</cell>
 <cell>2.491</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB4:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.168</cell>
 <cell>2.659</cell>
 <cell>52</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MDTTop_2/Edge[2]:CLK</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB4_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.337</cell>
 <cell>2.996</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MDTTop_2/Edge[2]:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>2.996</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.996</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
<section>
<name>SET ClkCtrl_1/clk_1/Clock_Gen_0/GL2 to ClkCtrl_1/clk_1/Clock_Gen_0/GL0</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>ClkCtrl_1/SysRESET:CLK</cell>
 <cell>TickSync_1/TickSync60:D</cell>
 <cell>0.420</cell>
 <cell>0.652</cell>
 <cell>3.623</cell>
 <cell>2.971</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>ClkCtrl_1/SysRESET:CLK</cell>
 <cell>TickSync_1/LatchedTickSync60:D</cell>
 <cell>0.566</cell>
 <cell>0.798</cell>
 <cell>3.769</cell>
 <cell>2.971</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>SerMemInt_1/OperationFaultFlagInput:CLK</cell>
 <cell>SerMemInt_1/ReadLatch:D</cell>
 <cell>0.692</cell>
 <cell>0.929</cell>
 <cell>3.903</cell>
 <cell>2.974</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>ClkCtrl_1/SysRESET:CLK</cell>
 <cell>MDTTop_1/ClearCounter:EN</cell>
 <cell>0.704</cell>
 <cell>0.932</cell>
 <cell>3.907</cell>
 <cell>2.975</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>ClkCtrl_1/SysRESET:CLK</cell>
 <cell>MDTTop_1/intNoXducer:EN</cell>
 <cell>0.753</cell>
 <cell>0.953</cell>
 <cell>3.956</cell>
 <cell>3.003</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: ClkCtrl_1/SysRESET:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: TickSync_1/TickSync60:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.623</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>2.971</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.652</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL2</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.306</cell>
 <cell>2.306</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.108</cell>
 <cell>2.414</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.110</cell>
 <cell>2.524</cell>
 <cell>9</cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB5:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.191</cell>
 <cell>2.715</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB5:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.168</cell>
 <cell>2.883</cell>
 <cell>25</cell>
 <cell>r</cell>
</row>
<row>
 <cell>ClkCtrl_1/SysRESET:CLK</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB5_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.320</cell>
 <cell>3.203</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ClkCtrl_1/SysRESET:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.058</cell>
 <cell>3.261</cell>
 <cell>138</cell>
 <cell>r</cell>
</row>
<row>
 <cell>TickSync_1/LatchedTickSync60_1_0_a2:C</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1_SysRESET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.242</cell>
 <cell>3.503</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>TickSync_1/LatchedTickSync60_1_0_a2:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.067</cell>
 <cell>3.570</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>TickSync_1/TickSync60:D</cell>
 <cell>net</cell>
 <cell>TickSync_1/LatchedTickSync60_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.053</cell>
 <cell>3.623</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.623</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.087</cell>
 <cell>2.087</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.108</cell>
 <cell>2.195</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.110</cell>
 <cell>2.305</cell>
 <cell>7</cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB3:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.185</cell>
 <cell>2.490</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB3:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.168</cell>
 <cell>2.658</cell>
 <cell>33</cell>
 <cell>r</cell>
</row>
<row>
 <cell>TickSync_1/TickSync60:CLK</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB3_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.313</cell>
 <cell>2.971</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>TickSync_1/TickSync60:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>2.971</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.971</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
</section>
<section>
<name>Clock Domain ClkCtrl_1/clk_1/Clock_Gen_0/GL1</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>MDTTop_1/RisingB[2]:CLK</cell>
 <cell>MDTTop_1/RisingB[3]:D</cell>
 <cell>0.312</cell>
 <cell>0.295</cell>
 <cell>7.461</cell>
 <cell>7.166</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>MDTTop_1/RisingB[1]:CLK</cell>
 <cell>MDTTop_1/RisingB[2]:D</cell>
 <cell>0.308</cell>
 <cell>0.298</cell>
 <cell>7.457</cell>
 <cell>7.159</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>MDTTop_2/RisingB[2]:CLK</cell>
 <cell>MDTTop_2/RisingB[3]:D</cell>
 <cell>0.317</cell>
 <cell>0.300</cell>
 <cell>7.466</cell>
 <cell>7.166</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>MDTTop_2/RisingB[1]:CLK</cell>
 <cell>MDTTop_2/RisingB[2]:D</cell>
 <cell>0.303</cell>
 <cell>0.300</cell>
 <cell>7.459</cell>
 <cell>7.159</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>MDTTop_2/FallingB[2]:CLK</cell>
 <cell>MDTTop_2/FallingB[3]:D</cell>
 <cell>0.323</cell>
 <cell>0.307</cell>
 <cell>7.463</cell>
 <cell>7.156</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: MDTTop_1/RisingB[2]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: MDTTop_1/RisingB[3]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7.461</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>7.166</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.295</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>6.253</cell>
 <cell>6.253</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL1_INST:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL1_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.110</cell>
 <cell>6.363</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL1_INST:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.110</cell>
 <cell>6.473</cell>
 <cell>3</cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL1_INST/U0_RGB1_RGB1:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL1_INST/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.186</cell>
 <cell>6.659</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL1_INST/U0_RGB1_RGB1:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.168</cell>
 <cell>6.827</cell>
 <cell>6</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MDTTop_1/RisingB[2]:CLK</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL1_INST/U0_RGB1_RGB1_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.322</cell>
 <cell>7.149</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MDTTop_1/RisingB[2]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.062</cell>
 <cell>7.211</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MDTTop_1/RisingB[3]:D</cell>
 <cell>net</cell>
 <cell>MDTTop_1/RisingB_Z[2]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.250</cell>
 <cell>7.461</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7.461</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL1</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>6.253</cell>
 <cell>6.253</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL1_INST:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL1_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.110</cell>
 <cell>6.363</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL1_INST:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.110</cell>
 <cell>6.473</cell>
 <cell>3</cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL1_INST/U0_RGB1_RGB1:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL1_INST/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.186</cell>
 <cell>6.659</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL1_INST/U0_RGB1_RGB1:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.168</cell>
 <cell>6.827</cell>
 <cell>6</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MDTTop_1/RisingB[3]:CLK</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL1_INST/U0_RGB1_RGB1_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.339</cell>
 <cell>7.166</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MDTTop_1/RisingB[3]:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>7.166</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7.166</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
<section>
<name>SET External Hold</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>External Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>M_AX1_RET_DATA</cell>
 <cell>MDTTop_2/RisingB[1]:D</cell>
 <cell>2.388</cell>
 <cell></cell>
 <cell>2.388</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>7.078</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>M_AX0_RET_DATA</cell>
 <cell>MDTTop_1/RisingB[1]:D</cell>
 <cell>2.386</cell>
 <cell></cell>
 <cell>2.386</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>7.068</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>M_AX0_RET_DATA</cell>
 <cell>MDTTop_1/FallingB[1]:D</cell>
 <cell>2.628</cell>
 <cell></cell>
 <cell>2.628</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>6.832</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>M_AX1_RET_DATA</cell>
 <cell>MDTTop_2/FallingB[1]:D</cell>
 <cell>3.132</cell>
 <cell></cell>
 <cell>3.132</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>6.331</cell>
 <cell>WORST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: M_AX1_RET_DATA</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: MDTTop_2/RisingB[1]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.388</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>M_AX1_RET_DATA</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>M_AX1_RET_DATA_ibuf/U0/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>M_AX1_RET_DATA</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>M_AX1_RET_DATA_ibuf/U0/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>1.269</cell>
 <cell>1.269</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>M_AX1_RET_DATA_ibuf/U0/U_IOINFF:A</cell>
 <cell>net</cell>
 <cell>M_AX1_RET_DATA_ibuf/U0/YIN1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.239</cell>
 <cell>1.508</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>M_AX1_RET_DATA_ibuf/U0/U_IOINFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOINFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.153</cell>
 <cell>1.661</cell>
 <cell>4</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MDTTop_2/RisingB[1]:D</cell>
 <cell>net</cell>
 <cell>M_AX1_RET_DATA_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.727</cell>
 <cell>2.388</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.388</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>7.875</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL1_INST:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL1_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.194</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL1_INST:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.195</cell>
 <cell>N/C</cell>
 <cell>3</cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL1_INST/U0_RGB1_RGB1:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL1_INST/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.329</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL1_INST/U0_RGB1_RGB1:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.295</cell>
 <cell>N/C</cell>
 <cell>6</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MDTTop_2/RisingB[1]:CLK</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL1_INST/U0_RGB1_RGB1_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.578</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MDTTop_2/RisingB[1]:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST</cell>
</row>
</table>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain ClkCtrl_1/clk_1/Clock_Gen_0/GL2</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>SSITop_2/Serial2ParallelData[21]:CLK</cell>
 <cell>SSITop_2/SSIDataLatch[21]:D</cell>
 <cell>0.314</cell>
 <cell>0.296</cell>
 <cell>3.535</cell>
 <cell>3.239</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Quad_1/QuadXface_2/QA[0]:CLK</cell>
 <cell>Quad_1/QuadXface_2/QA[1]:D</cell>
 <cell>0.314</cell>
 <cell>0.297</cell>
 <cell>3.533</cell>
 <cell>3.236</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>SSITop_1/Serial2ParallelData[4]:CLK</cell>
 <cell>SSITop_1/Serial2ParallelData[5]:D</cell>
 <cell>0.309</cell>
 <cell>0.298</cell>
 <cell>3.549</cell>
 <cell>3.251</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Quad_1/QuadXface_2/QL0[0]:CLK</cell>
 <cell>Quad_1/QuadXface_2/QL0[1]:D</cell>
 <cell>0.316</cell>
 <cell>0.298</cell>
 <cell>3.519</cell>
 <cell>3.221</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Quad_1/QuadXface_2/QB[0]:CLK</cell>
 <cell>Quad_1/QuadXface_2/QB[1]:D</cell>
 <cell>0.303</cell>
 <cell>0.299</cell>
 <cell>3.529</cell>
 <cell>3.230</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: SSITop_2/Serial2ParallelData[21]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: SSITop_2/SSIDataLatch[21]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.535</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>3.239</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.296</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL2</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.306</cell>
 <cell>2.306</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.108</cell>
 <cell>2.414</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.110</cell>
 <cell>2.524</cell>
 <cell>9</cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB7:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.191</cell>
 <cell>2.715</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB7:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.168</cell>
 <cell>2.883</cell>
 <cell>104</cell>
 <cell>r</cell>
</row>
<row>
 <cell>SSITop_2/Serial2ParallelData[21]:CLK</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB7_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.338</cell>
 <cell>3.221</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SSITop_2/Serial2ParallelData[21]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.062</cell>
 <cell>3.283</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>SSITop_2/SSIDataLatch[21]:D</cell>
 <cell>net</cell>
 <cell>SSITop_2/Serial2ParallelData_Z[21]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.252</cell>
 <cell>3.535</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.535</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL2</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.306</cell>
 <cell>2.306</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.108</cell>
 <cell>2.414</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.110</cell>
 <cell>2.524</cell>
 <cell>9</cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB7:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.191</cell>
 <cell>2.715</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB7:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.168</cell>
 <cell>2.883</cell>
 <cell>104</cell>
 <cell>r</cell>
</row>
<row>
 <cell>SSITop_2/SSIDataLatch[21]:CLK</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB7_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.356</cell>
 <cell>3.239</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SSITop_2/SSIDataLatch[21]:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>3.239</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.239</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
<section>
<name>SET External Hold</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>External Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>QA1_Home</cell>
 <cell>Quad_1/QuadXface_6/QH[0]:D</cell>
 <cell>2.286</cell>
 <cell></cell>
 <cell>2.286</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>3.440</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>QA1_SigB</cell>
 <cell>Quad_1/QuadXface_6/QB[0]:D</cell>
 <cell>2.281</cell>
 <cell></cell>
 <cell>2.281</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>3.437</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>M_MUXED_ADC_DATA1_QA1_SIGA</cell>
 <cell>Quad_1/QuadXface_6/QA[0]:D</cell>
 <cell>2.384</cell>
 <cell></cell>
 <cell>2.384</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>3.353</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Exp3Data[2]</cell>
 <cell>Analog_1/Ser2Par_1/S2P_M3Ch0_Data[0]:D</cell>
 <cell>2.370</cell>
 <cell></cell>
 <cell>2.370</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>3.333</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>QA1_SigZ</cell>
 <cell>Quad_1/QuadXface_6/QZ[0]:D</cell>
 <cell>2.385</cell>
 <cell></cell>
 <cell>2.385</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>3.291</cell>
 <cell>WORST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: QA1_Home</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Quad_1/QuadXface_6/QH[0]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.286</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>QA1_Home</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>QA1_Home_ibuf/U0/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>QA1_Home</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>QA1_Home_ibuf/U0/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>1.259</cell>
 <cell>1.259</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>QA1_Home_ibuf/U0/U_IOINFF:A</cell>
 <cell>net</cell>
 <cell>QA1_Home_ibuf/U0/YIN1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>-0.007</cell>
 <cell>1.252</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>QA1_Home_ibuf/U0/U_IOINFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOINFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.081</cell>
 <cell>1.333</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Quad_1/QuadXface_6/QH[0]:D</cell>
 <cell>net</cell>
 <cell>QA1_Home_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.953</cell>
 <cell>2.286</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.286</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL2</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.093</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.190</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.195</cell>
 <cell>N/C</cell>
 <cell>9</cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB11:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.340</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB11:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.295</cell>
 <cell>N/C</cell>
 <cell>46</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Quad_1/QuadXface_6/QH[0]:CLK</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB11_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.613</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Quad_1/QuadXface_6/QH[0]:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST</cell>
</row>
</table>
</section>
<section>
<name>SET Clock to Output</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Clock to Out (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CtrlOut_2/OutputClock:CLK</cell>
 <cell>M_OUT1_CLK</cell>
 <cell>2.270</cell>
 <cell></cell>
 <cell>5.499</cell>
 <cell></cell>
 <cell>5.499</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>DIO8_1/ExpD8_OE:CLK</cell>
 <cell>Exp2Data[3]</cell>
 <cell>2.322</cell>
 <cell></cell>
 <cell>5.517</cell>
 <cell></cell>
 <cell>5.517</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>CtrlOut_1/M_OUT_CONTROL:CLK</cell>
 <cell>M_OUT0_CONTROL</cell>
 <cell>2.312</cell>
 <cell></cell>
 <cell>5.535</cell>
 <cell></cell>
 <cell>5.535</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>CtrlOut_1/OutputClock:CLK</cell>
 <cell>M_OUT0_CLK</cell>
 <cell>2.336</cell>
 <cell></cell>
 <cell>5.558</cell>
 <cell></cell>
 <cell>5.558</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>CtrlIO_1/M_IO_LATCH:CLK</cell>
 <cell>M_IO_LATCH</cell>
 <cell>2.358</cell>
 <cell></cell>
 <cell>5.577</cell>
 <cell></cell>
 <cell>5.577</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CtrlOut_2/OutputClock:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: M_OUT1_CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.499</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL2</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.306</cell>
 <cell>2.306</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.108</cell>
 <cell>2.414</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.110</cell>
 <cell>2.524</cell>
 <cell>9</cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB7:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.191</cell>
 <cell>2.715</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB7:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.168</cell>
 <cell>2.883</cell>
 <cell>104</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CtrlOut_2/OutputClock:CLK</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB7_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.346</cell>
 <cell>3.229</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CtrlOut_2/OutputClock:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.062</cell>
 <cell>3.291</cell>
 <cell>5</cell>
 <cell>r</cell>
</row>
<row>
 <cell>M_OUT1_CLK_obuf/U0/U_IOOUTFF:A</cell>
 <cell>net</cell>
 <cell>M_OUT1_CLK_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.520</cell>
 <cell>3.811</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>M_OUT1_CLK_obuf/U0/U_IOOUTFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOOUTFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.124</cell>
 <cell>3.935</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>M_OUT1_CLK_obuf/U0/U_IOPAD:D</cell>
 <cell>net</cell>
 <cell>M_OUT1_CLK_obuf/U0/DOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.224</cell>
 <cell>4.159</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>M_OUT1_CLK_obuf/U0/U_IOPAD:PAD</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_TRI</cell>
 <cell>+</cell>
 <cell>1.340</cell>
 <cell>5.499</cell>
 <cell>0</cell>
 <cell>r</cell>
</row>
<row>
 <cell>M_OUT1_CLK</cell>
 <cell>net</cell>
 <cell>M_OUT1_CLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>5.499</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.499</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL2</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.306</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>M_OUT1_CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
<section>
<name>SET Register to Asynchronous</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Removal (ns)</cell>
 <cell>Skew (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>ClkCtrl_1/SysRESET_rep:CLK</cell>
 <cell>DiscID_1/DiscCtrlID_1/ControlID_1[3]:ALn</cell>
 <cell>1.624</cell>
 <cell>1.601</cell>
 <cell>4.834</cell>
 <cell>3.233</cell>
 <cell>0.000</cell>
 <cell>-0.023</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>ClkCtrl_1/SysRESET_rep:CLK</cell>
 <cell>DiscID_1/DiscCtrlID_1/ControlID_1[1]:ALn</cell>
 <cell>1.624</cell>
 <cell>1.601</cell>
 <cell>4.834</cell>
 <cell>3.233</cell>
 <cell>0.000</cell>
 <cell>-0.023</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>ClkCtrl_1/SysRESET_rep:CLK</cell>
 <cell>DiscID_1/DiscCtrlID_1/ControlID_1[0]:ALn</cell>
 <cell>1.624</cell>
 <cell>1.601</cell>
 <cell>4.834</cell>
 <cell>3.233</cell>
 <cell>0.000</cell>
 <cell>-0.023</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>ClkCtrl_1/SysRESET_rep:CLK</cell>
 <cell>DiscID_1/DiscCtrlID_1/ControlID_1[4]:ALn</cell>
 <cell>1.629</cell>
 <cell>1.607</cell>
 <cell>4.839</cell>
 <cell>3.232</cell>
 <cell>0.000</cell>
 <cell>-0.022</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>ClkCtrl_1/SysRESET_rep:CLK</cell>
 <cell>DiscID_1/DiscCtrlID_1/ControlID_1[2]:ALn</cell>
 <cell>1.624</cell>
 <cell>1.607</cell>
 <cell>4.834</cell>
 <cell>3.227</cell>
 <cell>0.000</cell>
 <cell>-0.017</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: ClkCtrl_1/SysRESET_rep:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: DiscID_1/DiscCtrlID_1/ControlID_1[3]:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.834</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>3.233</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.601</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL2</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.306</cell>
 <cell>2.306</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.108</cell>
 <cell>2.414</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.110</cell>
 <cell>2.524</cell>
 <cell>9</cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB5:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.191</cell>
 <cell>2.715</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB5:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.168</cell>
 <cell>2.883</cell>
 <cell>25</cell>
 <cell>r</cell>
</row>
<row>
 <cell>ClkCtrl_1/SysRESET_rep:CLK</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB5_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.327</cell>
 <cell>3.210</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ClkCtrl_1/SysRESET_rep:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.072</cell>
 <cell>3.282</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/SysRESET_rep_RNILTM6:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/SysRESET_rep_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.762</cell>
 <cell>4.044</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ClkCtrl_1/SysRESET_rep_RNILTM6:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.150</cell>
 <cell>4.194</cell>
 <cell>9</cell>
 <cell>r</cell>
</row>
<row>
 <cell>ClkCtrl_1/SysRESET_rep_RNILTM6/U0_RGB1_RGB3:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/SysRESET_rep_RNILTM6/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.171</cell>
 <cell>4.365</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ClkCtrl_1/SysRESET_rep_RNILTM6/U0_RGB1_RGB3:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.121</cell>
 <cell>4.486</cell>
 <cell>13</cell>
 <cell>f</cell>
</row>
<row>
 <cell>DiscID_1/DiscCtrlID_1/ControlID_1[3]:ALn</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/SysRESET_rep_RNILTM6/U0_RGB1_RGB3_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.348</cell>
 <cell>4.834</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.834</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL2</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.306</cell>
 <cell>2.306</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.108</cell>
 <cell>2.414</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.110</cell>
 <cell>2.524</cell>
 <cell>9</cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB7:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.191</cell>
 <cell>2.715</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB7:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.168</cell>
 <cell>2.883</cell>
 <cell>81</cell>
 <cell>r</cell>
</row>
<row>
 <cell>DiscID_1/DiscCtrlID_1/ControlID_1[3]:CLK</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB7_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.350</cell>
 <cell>3.233</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>DiscID_1/DiscCtrlID_1/ControlID_1[3]:ALn</cell>
 <cell>Library removal time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>3.233</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.233</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
<section>
<name>SET External Removal</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Removal (ns)</cell>
 <cell>External Removal (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>LOOPTICK</cell>
 <cell>TickSync_1/TickSync:ALn</cell>
 <cell>2.883</cell>
 <cell></cell>
 <cell>2.883</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>2.799</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>RESET</cell>
 <cell>ClkCtrl_1/Reset_int:ALn</cell>
 <cell>4.787</cell>
 <cell></cell>
 <cell>4.787</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.922</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>RESET</cell>
 <cell>ClkCtrl_1/Enable:ALn</cell>
 <cell>4.794</cell>
 <cell></cell>
 <cell>4.794</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.905</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>RESET</cell>
 <cell>ClkCtrl_1/SysRESET_rep:ALn</cell>
 <cell>4.804</cell>
 <cell></cell>
 <cell>4.804</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.880</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>RESET</cell>
 <cell>ClkCtrl_1/PowerUp:ALn</cell>
 <cell>4.804</cell>
 <cell></cell>
 <cell>4.804</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.878</cell>
 <cell>WORST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: LOOPTICK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: TickSync_1/TickSync:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.883</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>LOOPTICK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>LOOPTICK_ibuf/U0/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>LOOPTICK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>LOOPTICK_ibuf/U0/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>1.315</cell>
 <cell>1.315</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>LOOPTICK_ibuf/U0/U_IOINFF:A</cell>
 <cell>net</cell>
 <cell>LOOPTICK_ibuf/U0/YIN1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.062</cell>
 <cell>1.377</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>LOOPTICK_ibuf/U0/U_IOINFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOINFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.126</cell>
 <cell>1.503</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>TickSync_1/TickSync:ALn</cell>
 <cell>net</cell>
 <cell>LOOPTICK_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.380</cell>
 <cell>2.883</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.883</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL2</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.093</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.190</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.195</cell>
 <cell>N/C</cell>
 <cell>9</cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB5:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.337</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB5:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.295</cell>
 <cell>N/C</cell>
 <cell>25</cell>
 <cell>r</cell>
</row>
<row>
 <cell>TickSync_1/TickSync:CLK</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB5_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.572</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>TickSync_1/TickSync:ALn</cell>
 <cell>Library removal time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST</cell>
</row>
</table>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET ClkCtrl_1/clk_1/Clock_Gen_0/GL0 to ClkCtrl_1/clk_1/Clock_Gen_0/GL2</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>SerMemInt_1/WriteLatch:CLK</cell>
 <cell>SerMemInt_1/WriteFlag_2:D</cell>
 <cell>0.379</cell>
 <cell>0.122</cell>
 <cell>3.343</cell>
 <cell>3.221</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>SerMemInt_1/DataBuffer[5]:CLK</cell>
 <cell>SerMemInt_1/SerialDataOutput[5]:D</cell>
 <cell>0.430</cell>
 <cell>0.199</cell>
 <cell>3.409</cell>
 <cell>3.210</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>SerMemInt_1/DataBuffer[6]:CLK</cell>
 <cell>SerMemInt_1/SerialDataOutput[6]:D</cell>
 <cell>0.431</cell>
 <cell>0.201</cell>
 <cell>3.404</cell>
 <cell>3.203</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>SerMemInt_1/DataBuffer[3]:CLK</cell>
 <cell>SerMemInt_1/SerialDataOutput[3]:D</cell>
 <cell>0.427</cell>
 <cell>0.203</cell>
 <cell>3.406</cell>
 <cell>3.203</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>SerMemInt_1/DataBuffer[1]:CLK</cell>
 <cell>SerMemInt_1/SerialDataOutput[1]:D</cell>
 <cell>0.422</cell>
 <cell>0.205</cell>
 <cell>3.407</cell>
 <cell>3.202</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: SerMemInt_1/WriteLatch:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: SerMemInt_1/WriteFlag_2:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.343</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>3.221</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.122</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.087</cell>
 <cell>2.087</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.108</cell>
 <cell>2.195</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST:YNn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.110</cell>
 <cell>2.305</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_YNn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.186</cell>
 <cell>2.491</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.168</cell>
 <cell>2.659</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>SerMemInt_1/WriteLatch:CLK</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1_YR</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.305</cell>
 <cell>2.964</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SerMemInt_1/WriteLatch:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.062</cell>
 <cell>3.026</cell>
 <cell>3</cell>
 <cell>r</cell>
</row>
<row>
 <cell>SerMemInt_1/WriteFlag_1:A</cell>
 <cell>net</cell>
 <cell>serialMemDataOut[15]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.225</cell>
 <cell>3.251</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SerMemInt_1/WriteFlag_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.048</cell>
 <cell>3.299</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>SerMemInt_1/WriteFlag_2:D</cell>
 <cell>net</cell>
 <cell>SerMemInt_1/WriteFlag_1_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.044</cell>
 <cell>3.343</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.343</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL2</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.306</cell>
 <cell>2.306</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.108</cell>
 <cell>2.414</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST:YNn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.110</cell>
 <cell>2.524</cell>
 <cell>6</cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB1:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_YNn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.191</cell>
 <cell>2.715</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB1:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.168</cell>
 <cell>2.883</cell>
 <cell>20</cell>
 <cell>r</cell>
</row>
<row>
 <cell>SerMemInt_1/WriteFlag_2:CLK</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB1_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.338</cell>
 <cell>3.221</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SerMemInt_1/WriteFlag_2:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>3.221</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.221</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
<section>
<name>SET WriteClk60MHz to ClkCtrl_1/clk_1/Clock_Gen_0/GL2</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>WDT_1/WDTDelay[10]:CLK</cell>
 <cell>WDT_1/WDTCounter[16]:D</cell>
 <cell>0.588</cell>
 <cell>0.001</cell>
 <cell>3.243</cell>
 <cell>3.242</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>SSITop_2/DataLength[1]:CLK</cell>
 <cell>SSITop_2/TurnShiftOff:D</cell>
 <cell>0.579</cell>
 <cell>0.006</cell>
 <cell>3.226</cell>
 <cell>3.220</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Quad_1/QuadXface_3/HomeArm:CLK</cell>
 <cell>Quad_1/QuadXface_3/CaptureHomeCountsLat:D</cell>
 <cell>0.564</cell>
 <cell>0.008</cell>
 <cell>3.220</cell>
 <cell>3.212</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>WDT_1/WDTDelay[5]:CLK</cell>
 <cell>WDT_1/WDTCounter[11]:D</cell>
 <cell>0.593</cell>
 <cell>0.010</cell>
 <cell>3.244</cell>
 <cell>3.234</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>CtrlOut_2/DataBuffer[7]:CLK</cell>
 <cell>CtrlOut_2/ShiftRegister[7]:D</cell>
 <cell>0.575</cell>
 <cell>0.011</cell>
 <cell>3.253</cell>
 <cell>3.242</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: WDT_1/WDTDelay[10]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: WDT_1/WDTCounter[16]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.243</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>3.242</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.001</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>WriteClk60MHz</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>H1_CLKWR</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf/U0/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>H1_CLKWR</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf/U0/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>0.716</cell>
 <cell>0.716</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf/U0/U_IOINFF:A</cell>
 <cell>net</cell>
 <cell>H1_CLKWR_ibuf/U0/YIN1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.169</cell>
 <cell>0.885</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf/U0/U_IOINFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOINFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.095</cell>
 <cell>0.980</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf_RNI0GE3:An</cell>
 <cell>net</cell>
 <cell>H1_CLKWR_ibuf_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.860</cell>
 <cell>1.840</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf_RNI0GE3:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.147</cell>
 <cell>1.987</cell>
 <cell>9</cell>
 <cell>f</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB2:An</cell>
 <cell>net</cell>
 <cell>H1_CLKWR_ibuf_RNI0GE3/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.172</cell>
 <cell>2.159</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB2:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.168</cell>
 <cell>2.327</cell>
 <cell>28</cell>
 <cell>r</cell>
</row>
<row>
 <cell>WDT_1/WDTDelay[10]:CLK</cell>
 <cell>net</cell>
 <cell>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB2_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.328</cell>
 <cell>2.655</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>WDT_1/WDTDelay[10]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.072</cell>
 <cell>2.727</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>WDT_1/WDTCounter_cry[16]:D</cell>
 <cell>net</cell>
 <cell>wdtDataOut[10]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.285</cell>
 <cell>3.012</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>WDT_1/WDTCounter_cry[16]:S</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ARI1_CC</cell>
 <cell>+</cell>
 <cell>0.181</cell>
 <cell>3.193</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>WDT_1/WDTCounter[16]:D</cell>
 <cell>net</cell>
 <cell>WDT_1/WDTCounter_s[16]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.050</cell>
 <cell>3.243</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.243</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL2</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.306</cell>
 <cell>2.306</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.108</cell>
 <cell>2.414</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.110</cell>
 <cell>2.524</cell>
 <cell>9</cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB6:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.189</cell>
 <cell>2.713</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB6:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.168</cell>
 <cell>2.881</cell>
 <cell>84</cell>
 <cell>r</cell>
</row>
<row>
 <cell>WDT_1/WDTCounter[16]:CLK</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB6_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.361</cell>
 <cell>3.242</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>WDT_1/WDTCounter[16]:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>3.242</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.242</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
<section>
<name>SET Clk_30M to ClkCtrl_1/clk_1/Clock_Gen_0/GL2</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Quad_1/QuadXface_2/QuadCount[11]:CLK</cell>
 <cell>Quad_1/QuadXface_2/QuadLatch[11]:D</cell>
 <cell>0.424</cell>
 <cell>0.408</cell>
 <cell>3.638</cell>
 <cell>3.230</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Quad_1/QuadXface_2/QuadCount[2]:CLK</cell>
 <cell>Quad_1/QuadXface_2/Latch0Reg[2]:D</cell>
 <cell>0.410</cell>
 <cell>0.409</cell>
 <cell>3.617</cell>
 <cell>3.208</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Quad_1/QuadXface_2/QuadCount[11]:CLK</cell>
 <cell>Quad_1/QuadXface_2/Latch1Reg[11]:D</cell>
 <cell>0.424</cell>
 <cell>0.415</cell>
 <cell>3.638</cell>
 <cell>3.223</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Quad_1/QuadXface_2/QuadCount[11]:CLK</cell>
 <cell>Quad_1/QuadXface_2/HomeReg[11]:D</cell>
 <cell>0.424</cell>
 <cell>0.416</cell>
 <cell>3.638</cell>
 <cell>3.222</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Quad_1/QuadXface_2/QuadCount[4]:CLK</cell>
 <cell>Quad_1/QuadXface_2/Latch0Reg[4]:D</cell>
 <cell>0.423</cell>
 <cell>0.422</cell>
 <cell>3.630</cell>
 <cell>3.208</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Quad_1/QuadXface_2/QuadCount[11]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Quad_1/QuadXface_2/QuadLatch[11]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.638</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>3.230</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.408</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clk_30M</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1:YL</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.884</cell>
 <cell>2.884</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Quad_1/QuadXface_2/QuadCount[11]:CLK</cell>
 <cell>net</cell>
 <cell>SysClk</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.330</cell>
 <cell>3.214</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Quad_1/QuadXface_2/QuadCount[11]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.072</cell>
 <cell>3.286</cell>
 <cell>7</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Quad_1/QuadXface_2/QuadLatch[11]:D</cell>
 <cell>net</cell>
 <cell>Quad_1/QuadXface_2/QuadCount_Z[11]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.352</cell>
 <cell>3.638</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.638</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL2</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.306</cell>
 <cell>2.306</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.108</cell>
 <cell>2.414</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST:YNn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.110</cell>
 <cell>2.524</cell>
 <cell>6</cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB0:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_YNn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.192</cell>
 <cell>2.716</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB0:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.168</cell>
 <cell>2.884</cell>
 <cell>52</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Quad_1/QuadXface_2/QuadLatch[11]:CLK</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB0_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.346</cell>
 <cell>3.230</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Quad_1/QuadXface_2/QuadLatch[11]:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>3.230</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.230</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
</section>
<section>
<name>Clock Domain WriteClk60MHz</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>WDT_1/IntReset[0]:CLK</cell>
 <cell>WDT_1/IntReset[1]:D</cell>
 <cell>0.325</cell>
 <cell>0.307</cell>
 <cell>2.959</cell>
 <cell>2.652</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CPUCnf_1/dll_rst_queue[0]:CLK</cell>
 <cell>CPUCnf_1/dll_rst_queue[1]:D</cell>
 <cell>0.325</cell>
 <cell>0.307</cell>
 <cell>2.976</cell>
 <cell>2.669</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>CPUCnf_1/dll_rst_queue[1]:CLK</cell>
 <cell>CPUCnf_1/DLL_RST:D</cell>
 <cell>0.313</cell>
 <cell>0.311</cell>
 <cell>2.972</cell>
 <cell>2.661</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>CPUCnf_1/int_DLL_RST:CLK</cell>
 <cell>CPUCnf_1/dll_rst_pre_queue:D</cell>
 <cell>0.318</cell>
 <cell>0.314</cell>
 <cell>2.980</cell>
 <cell>2.666</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Quad_1/QuadXface_6/Latch0ArmedState[1]:CLK</cell>
 <cell>Quad_1/QuadXface_6/Latch0ArmedState[1]:D</cell>
 <cell>0.327</cell>
 <cell>0.327</cell>
 <cell>2.994</cell>
 <cell>2.667</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: WDT_1/IntReset[0]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: WDT_1/IntReset[1]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.959</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>2.652</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.307</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>WriteClk60MHz</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>H1_CLKWR</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf/U0/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>H1_CLKWR</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf/U0/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>0.716</cell>
 <cell>0.716</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf/U0/U_IOINFF:A</cell>
 <cell>net</cell>
 <cell>H1_CLKWR_ibuf/U0/YIN1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.169</cell>
 <cell>0.885</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf/U0/U_IOINFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOINFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.095</cell>
 <cell>0.980</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf_RNI0GE3:An</cell>
 <cell>net</cell>
 <cell>H1_CLKWR_ibuf_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.860</cell>
 <cell>1.840</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf_RNI0GE3:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.147</cell>
 <cell>1.987</cell>
 <cell>9</cell>
 <cell>f</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB10:An</cell>
 <cell>net</cell>
 <cell>H1_CLKWR_ibuf_RNI0GE3/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.174</cell>
 <cell>2.161</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB10:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.168</cell>
 <cell>2.329</cell>
 <cell>5</cell>
 <cell>r</cell>
</row>
<row>
 <cell>WDT_1/IntReset[0]:CLK</cell>
 <cell>net</cell>
 <cell>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB10_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.305</cell>
 <cell>2.634</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>WDT_1/IntReset[0]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.058</cell>
 <cell>2.692</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>WDT_1/IntReset[1]:D</cell>
 <cell>net</cell>
 <cell>WDT_1/IntReset_Z[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.267</cell>
 <cell>2.959</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.959</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>WriteClk60MHz</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>H1_CLKWR</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf/U0/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>H1_CLKWR</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf/U0/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>0.716</cell>
 <cell>0.716</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf/U0/U_IOINFF:A</cell>
 <cell>net</cell>
 <cell>H1_CLKWR_ibuf/U0/YIN1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.169</cell>
 <cell>0.885</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf/U0/U_IOINFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOINFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.095</cell>
 <cell>0.980</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf_RNI0GE3:An</cell>
 <cell>net</cell>
 <cell>H1_CLKWR_ibuf_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.860</cell>
 <cell>1.840</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf_RNI0GE3:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.147</cell>
 <cell>1.987</cell>
 <cell>9</cell>
 <cell>f</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB10:An</cell>
 <cell>net</cell>
 <cell>H1_CLKWR_ibuf_RNI0GE3/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.174</cell>
 <cell>2.161</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB10:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.168</cell>
 <cell>2.329</cell>
 <cell>5</cell>
 <cell>r</cell>
</row>
<row>
 <cell>WDT_1/IntReset[1]:CLK</cell>
 <cell>net</cell>
 <cell>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB10_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.323</cell>
 <cell>2.652</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>WDT_1/IntReset[1]:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>2.652</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.652</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
<section>
<name>SET External Hold</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>External Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>DATA[6]</cell>
 <cell>CtrlOut_2/DataBuffer[6]:D</cell>
 <cell>2.090</cell>
 <cell></cell>
 <cell>2.090</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>2.654</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>DATA[4]</cell>
 <cell>CtrlOut_2/DataBuffer[4]:D</cell>
 <cell>2.110</cell>
 <cell></cell>
 <cell>2.110</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>2.634</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>DATA[10]</cell>
 <cell>Quad_1/QuadXface_5/Latch1InSel:D</cell>
 <cell>2.111</cell>
 <cell></cell>
 <cell>2.111</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>2.631</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>DATA[10]</cell>
 <cell>Quad_1/QuadXface_4/Latch1InSel:D</cell>
 <cell>2.111</cell>
 <cell></cell>
 <cell>2.111</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>2.631</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>DATA[3]</cell>
 <cell>Quad_1/QuadXface_4/HomeTriggerType[0]:D</cell>
 <cell>2.131</cell>
 <cell></cell>
 <cell>2.131</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>2.612</cell>
 <cell>WORST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: DATA[6]</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CtrlOut_2/DataBuffer[6]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.090</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>DATA[6]</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>DATA_iobuf[6]/U0/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>DATA[6]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>DATA_iobuf[6]/U0/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_BI</cell>
 <cell>+</cell>
 <cell>1.265</cell>
 <cell>1.265</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>DATA_iobuf[6]/U0/U_IOINFF:A</cell>
 <cell>net</cell>
 <cell>DATA_iobuf[6]/U0/YIN1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.002</cell>
 <cell>1.267</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>DATA_iobuf[6]/U0/U_IOINFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOINFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.088</cell>
 <cell>1.355</cell>
 <cell>20</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CtrlOut_2/DataBuffer[6]:D</cell>
 <cell>net</cell>
 <cell>DATA_in[6]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.735</cell>
 <cell>2.090</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.090</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>WriteClk60MHz</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>H1_CLKWR</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf/U0/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>H1_CLKWR</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf/U0/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>1.308</cell>
 <cell>N/C</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf/U0/U_IOINFF:A</cell>
 <cell>net</cell>
 <cell>H1_CLKWR_ibuf/U0/YIN1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.297</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf/U0/U_IOINFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOINFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.167</cell>
 <cell>N/C</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf_RNI0GE3:An</cell>
 <cell>net</cell>
 <cell>H1_CLKWR_ibuf_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.510</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf_RNI0GE3:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.259</cell>
 <cell>N/C</cell>
 <cell>9</cell>
 <cell>f</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB9:An</cell>
 <cell>net</cell>
 <cell>H1_CLKWR_ibuf_RNI0GE3/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.309</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB9:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.295</cell>
 <cell>N/C</cell>
 <cell>21</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CtrlOut_2/DataBuffer[6]:CLK</cell>
 <cell>net</cell>
 <cell>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB9_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.599</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CtrlOut_2/DataBuffer[6]:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST</cell>
</row>
</table>
</section>
<section>
<name>SET Clock to Output</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Clock to Out (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CtrlIO_1/M_ENABLE[0]:CLK</cell>
 <cell>M_ENABLE[0]</cell>
 <cell>2.761</cell>
 <cell></cell>
 <cell>5.428</cell>
 <cell></cell>
 <cell>5.428</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CtrlIO_1/M_ENABLE[1]:CLK</cell>
 <cell>M_ENABLE[1]</cell>
 <cell>2.910</cell>
 <cell></cell>
 <cell>5.571</cell>
 <cell></cell>
 <cell>5.571</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>WDT_1/FPGAProgDOut_Z[14]:CLK</cell>
 <cell>DATA[14]</cell>
 <cell>3.035</cell>
 <cell></cell>
 <cell>5.687</cell>
 <cell></cell>
 <cell>5.687</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>WDT_1/WDTDelay[13]:CLK</cell>
 <cell>DATA[13]</cell>
 <cell>3.069</cell>
 <cell></cell>
 <cell>5.730</cell>
 <cell></cell>
 <cell>5.730</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>WDT_1/FPGAProgDOut_Z[3]:CLK</cell>
 <cell>DATA[3]</cell>
 <cell>3.111</cell>
 <cell></cell>
 <cell>5.759</cell>
 <cell></cell>
 <cell>5.759</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CtrlIO_1/M_ENABLE[0]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: M_ENABLE[0]</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.428</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>WriteClk60MHz</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>H1_CLKWR</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf/U0/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>H1_CLKWR</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf/U0/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>0.716</cell>
 <cell>0.716</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf/U0/U_IOINFF:A</cell>
 <cell>net</cell>
 <cell>H1_CLKWR_ibuf/U0/YIN1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.169</cell>
 <cell>0.885</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf/U0/U_IOINFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOINFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.095</cell>
 <cell>0.980</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf_RNI0GE3:An</cell>
 <cell>net</cell>
 <cell>H1_CLKWR_ibuf_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.860</cell>
 <cell>1.840</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf_RNI0GE3:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.147</cell>
 <cell>1.987</cell>
 <cell>9</cell>
 <cell>f</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB8:An</cell>
 <cell>net</cell>
 <cell>H1_CLKWR_ibuf_RNI0GE3/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.175</cell>
 <cell>2.162</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB8:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.168</cell>
 <cell>2.330</cell>
 <cell>21</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CtrlIO_1/M_ENABLE[0]:CLK</cell>
 <cell>net</cell>
 <cell>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB8_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.337</cell>
 <cell>2.667</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CtrlIO_1/M_ENABLE[0]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.062</cell>
 <cell>2.729</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>M_ENABLE_obuf[0]/U0/U_IOOUTFF:A</cell>
 <cell>net</cell>
 <cell>M_ENABLE_c[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.053</cell>
 <cell>3.782</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>M_ENABLE_obuf[0]/U0/U_IOOUTFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOOUTFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.124</cell>
 <cell>3.906</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>M_ENABLE_obuf[0]/U0/U_IOPAD:D</cell>
 <cell>net</cell>
 <cell>M_ENABLE_obuf[0]/U0/DOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.204</cell>
 <cell>4.110</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>M_ENABLE_obuf[0]/U0/U_IOPAD:PAD</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_TRI</cell>
 <cell>+</cell>
 <cell>1.318</cell>
 <cell>5.428</cell>
 <cell>0</cell>
 <cell>r</cell>
</row>
<row>
 <cell>M_ENABLE[0]</cell>
 <cell>net</cell>
 <cell>M_ENABLE[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>5.428</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.428</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>WriteClk60MHz</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>H1_CLKWR</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>M_ENABLE[0]</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Removal (ns)</cell>
 <cell>External Removal (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>RESET</cell>
 <cell>WDT_1/FirstKey:ALn</cell>
 <cell>4.225</cell>
 <cell></cell>
 <cell>4.225</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.496</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>RESET</cell>
 <cell>WDT_1/WDTExpFlag:ALn</cell>
 <cell>2.789</cell>
 <cell></cell>
 <cell>2.789</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>-0.031</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>RESET</cell>
 <cell>WDT_1/FPGAResetStatus:ALn</cell>
 <cell>2.789</cell>
 <cell></cell>
 <cell>2.789</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>-0.040</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>RESET</cell>
 <cell>WDT_1/WDTDelay[9]:ALn</cell>
 <cell>2.795</cell>
 <cell></cell>
 <cell>2.795</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>-0.055</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>RESET</cell>
 <cell>WDT_1/WDTDelay[3]:ALn</cell>
 <cell>2.794</cell>
 <cell></cell>
 <cell>2.794</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>-0.055</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: RESET</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: WDT_1/FirstKey:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.225</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>RESET</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>RESET_ibuf/U0/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>RESET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>RESET_ibuf/U0/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>1.315</cell>
 <cell>1.315</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>RESET_ibuf/U0/U_IOINFF:A</cell>
 <cell>net</cell>
 <cell>RESET_ibuf/U0/YIN1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.113</cell>
 <cell>1.428</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>RESET_ibuf/U0/U_IOINFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOINFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.159</cell>
 <cell>1.587</cell>
 <cell>17</cell>
 <cell>f</cell>
</row>
<row>
 <cell>WDT_1/WD_RST_SHIFT_RNIKU78[7]:A</cell>
 <cell>net</cell>
 <cell>RESET_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.639</cell>
 <cell>3.226</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>WDT_1/WD_RST_SHIFT_RNIKU78[7]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.168</cell>
 <cell>3.394</cell>
 <cell>7</cell>
 <cell>r</cell>
</row>
<row>
 <cell>WDT_1/FirstKey:ALn</cell>
 <cell>net</cell>
 <cell>WDT_1/un2_wd_rst_arst_i</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.831</cell>
 <cell>4.225</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.225</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>WriteClk60MHz</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>H1_CLKWR</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf/U0/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>H1_CLKWR</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf/U0/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>1.308</cell>
 <cell>N/C</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf/U0/U_IOINFF:A</cell>
 <cell>net</cell>
 <cell>H1_CLKWR_ibuf/U0/YIN1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.297</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf/U0/U_IOINFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOINFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.167</cell>
 <cell>N/C</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf_RNI0GE3:An</cell>
 <cell>net</cell>
 <cell>H1_CLKWR_ibuf_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.510</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf_RNI0GE3:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.259</cell>
 <cell>N/C</cell>
 <cell>9</cell>
 <cell>f</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB10:An</cell>
 <cell>net</cell>
 <cell>H1_CLKWR_ibuf_RNI0GE3/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.308</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB10:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.295</cell>
 <cell>N/C</cell>
 <cell>43</cell>
 <cell>r</cell>
</row>
<row>
 <cell>WDT_1/FirstKey:CLK</cell>
 <cell>net</cell>
 <cell>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB10_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.577</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>WDT_1/FirstKey:ALn</cell>
 <cell>Library removal time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST</cell>
</row>
</table>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET ClkCtrl_1/clk_1/Clock_Gen_0/GL0 to WriteClk60MHz</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>TickSync_1/LatchedTickSync60:CLK</cell>
 <cell>Analog_1/DataBuf_1/ReadPointer[0]:D</cell>
 <cell>0.523</cell>
 <cell>0.835</cell>
 <cell>3.484</cell>
 <cell>2.649</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>TickSync_1/LatchedTickSync60:CLK</cell>
 <cell>Analog_1/DataBuf_1/ReadPointer[2]:D</cell>
 <cell>0.524</cell>
 <cell>0.842</cell>
 <cell>3.485</cell>
 <cell>2.643</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>TickSync_1/LatchedTickSync60:CLK</cell>
 <cell>Analog_1/DataBuf_1/ReadPointer[1]:D</cell>
 <cell>0.524</cell>
 <cell>0.842</cell>
 <cell>3.485</cell>
 <cell>2.643</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: TickSync_1/LatchedTickSync60:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Analog_1/DataBuf_1/ReadPointer[0]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.484</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>2.649</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.835</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.087</cell>
 <cell>2.087</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.108</cell>
 <cell>2.195</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.110</cell>
 <cell>2.305</cell>
 <cell>7</cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB3:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.185</cell>
 <cell>2.490</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB3:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.168</cell>
 <cell>2.658</cell>
 <cell>33</cell>
 <cell>r</cell>
</row>
<row>
 <cell>TickSync_1/LatchedTickSync60:CLK</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL0_INST/U0_RGB1_RGB3_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.303</cell>
 <cell>2.961</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>TickSync_1/LatchedTickSync60:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.058</cell>
 <cell>3.019</cell>
 <cell>20</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Analog_1/DataBuf_1/ReadPointer_0_0[0]:B</cell>
 <cell>net</cell>
 <cell>SynchedTick60</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.310</cell>
 <cell>3.329</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Analog_1/DataBuf_1/ReadPointer_0_0[0]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.106</cell>
 <cell>3.435</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Analog_1/DataBuf_1/ReadPointer[0]:D</cell>
 <cell>net</cell>
 <cell>Analog_1/DataBuf_1/ReadPointer_0_0_Z[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.049</cell>
 <cell>3.484</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.484</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>WriteClk60MHz</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>H1_CLKWR</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf/U0/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>H1_CLKWR</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf/U0/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>0.716</cell>
 <cell>0.716</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf/U0/U_IOINFF:A</cell>
 <cell>net</cell>
 <cell>H1_CLKWR_ibuf/U0/YIN1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.169</cell>
 <cell>0.885</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf/U0/U_IOINFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOINFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.095</cell>
 <cell>0.980</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf_RNI0GE3:An</cell>
 <cell>net</cell>
 <cell>H1_CLKWR_ibuf_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.860</cell>
 <cell>1.840</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf_RNI0GE3:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.147</cell>
 <cell>1.987</cell>
 <cell>9</cell>
 <cell>f</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB2:An</cell>
 <cell>net</cell>
 <cell>H1_CLKWR_ibuf_RNI0GE3/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.172</cell>
 <cell>2.159</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB2:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.168</cell>
 <cell>2.327</cell>
 <cell>28</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Analog_1/DataBuf_1/ReadPointer[0]:CLK</cell>
 <cell>net</cell>
 <cell>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_RGB2_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.322</cell>
 <cell>2.649</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Analog_1/DataBuf_1/ReadPointer[0]:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>2.649</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.649</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
<section>
<name>SET ClkCtrl_1/clk_1/Clock_Gen_0/GL2 to WriteClk60MHz</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Quad_1/QuadXface_2/intLatch0Lat:CLK</cell>
 <cell>Quad_1/QuadXface_2/Latch0ArmedState[2]:D</cell>
 <cell>0.401</cell>
 <cell>0.936</cell>
 <cell>3.590</cell>
 <cell>2.654</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Quad_1/QuadXface_2/intLatch0Lat:CLK</cell>
 <cell>Quad_1/QuadXface_2/Latch0ArmedState[1]:D</cell>
 <cell>0.402</cell>
 <cell>0.937</cell>
 <cell>3.591</cell>
 <cell>2.654</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Quad_1/QuadXface_2/intLatch0Lat:CLK</cell>
 <cell>Quad_1/QuadXface_2/Latch0ArmedState[0]:D</cell>
 <cell>0.403</cell>
 <cell>0.946</cell>
 <cell>3.592</cell>
 <cell>2.646</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Quad_1/QuadXface_5/intLatch0Lat:CLK</cell>
 <cell>Quad_1/QuadXface_5/Latch0ArmedState[2]:D</cell>
 <cell>0.417</cell>
 <cell>0.959</cell>
 <cell>3.618</cell>
 <cell>2.659</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Quad_1/QuadXface_5/intLatch0Lat:CLK</cell>
 <cell>Quad_1/QuadXface_5/Latch0ArmedState[1]:D</cell>
 <cell>0.418</cell>
 <cell>0.967</cell>
 <cell>3.619</cell>
 <cell>2.652</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Quad_1/QuadXface_2/intLatch0Lat:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Quad_1/QuadXface_2/Latch0ArmedState[2]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.590</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>2.654</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.936</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL2</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.306</cell>
 <cell>2.306</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.108</cell>
 <cell>2.414</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST:YNn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.110</cell>
 <cell>2.524</cell>
 <cell>6</cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB2:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_YNn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.192</cell>
 <cell>2.716</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB2:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.168</cell>
 <cell>2.884</cell>
 <cell>23</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Quad_1/QuadXface_2/intLatch0Lat:CLK</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1_RGB2_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.305</cell>
 <cell>3.189</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Quad_1/QuadXface_2/intLatch0Lat:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.058</cell>
 <cell>3.247</cell>
 <cell>5</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Quad_1/QuadXface_2/Latch0ArmedState_1[2]:B</cell>
 <cell>net</cell>
 <cell>Quad_1/QuadXface_2/intLatch0Lat_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.227</cell>
 <cell>3.474</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Quad_1/QuadXface_2/Latch0ArmedState_1[2]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.067</cell>
 <cell>3.541</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Quad_1/QuadXface_2/Latch0ArmedState[2]:D</cell>
 <cell>net</cell>
 <cell>Quad_1/QuadXface_2/Latch0ArmedState_1_0[2]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.049</cell>
 <cell>3.590</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.590</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>WriteClk60MHz</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>H1_CLKWR</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf/U0/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>H1_CLKWR</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf/U0/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>0.716</cell>
 <cell>0.716</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf/U0/U_IOINFF:A</cell>
 <cell>net</cell>
 <cell>H1_CLKWR_ibuf/U0/YIN1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.169</cell>
 <cell>0.885</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf/U0/U_IOINFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOINFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.095</cell>
 <cell>0.980</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf_RNI0GE3:An</cell>
 <cell>net</cell>
 <cell>H1_CLKWR_ibuf_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.860</cell>
 <cell>1.840</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf_RNI0GE3:YNn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.146</cell>
 <cell>1.986</cell>
 <cell>3</cell>
 <cell>f</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1:An</cell>
 <cell>net</cell>
 <cell>H1_CLKWR_ibuf_RNI0GE3/U0_YNn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.173</cell>
 <cell>2.159</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.168</cell>
 <cell>2.327</cell>
 <cell>16</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Quad_1/QuadXface_2/Latch0ArmedState[2]:CLK</cell>
 <cell>net</cell>
 <cell>H1_CLKWR_ibuf_RNI0GE3/U0_RGB1_YR</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.327</cell>
 <cell>2.654</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Quad_1/QuadXface_2/Latch0ArmedState[2]:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>2.654</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.654</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
</section>
<section>
<name>Clock Domain MainClockIn60MHz</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain Clk_30M</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Quad_1/QuadXface_2/QuadCount[9]:CLK</cell>
 <cell>Quad_1/QuadXface_2/QuadCount[9]:D</cell>
 <cell>0.452</cell>
 <cell>0.452</cell>
 <cell>3.664</cell>
 <cell>3.212</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Quad_1/QuadXface_2/QuadCount[13]:CLK</cell>
 <cell>Quad_1/QuadXface_2/QuadCount[13]:D</cell>
 <cell>0.454</cell>
 <cell>0.454</cell>
 <cell>3.668</cell>
 <cell>3.214</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Quad_1/QuadXface_2/QuadCount[3]:CLK</cell>
 <cell>Quad_1/QuadXface_2/QuadCount[3]:D</cell>
 <cell>0.458</cell>
 <cell>0.458</cell>
 <cell>3.671</cell>
 <cell>3.213</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Quad_1/QuadXface_2/QuadCount[8]:CLK</cell>
 <cell>Quad_1/QuadXface_2/QuadCount[8]:D</cell>
 <cell>0.461</cell>
 <cell>0.461</cell>
 <cell>3.668</cell>
 <cell>3.207</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Quad_1/QuadXface_2/QuadCount[5]:CLK</cell>
 <cell>Quad_1/QuadXface_2/QuadCount[5]:D</cell>
 <cell>0.462</cell>
 <cell>0.462</cell>
 <cell>3.675</cell>
 <cell>3.213</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Quad_1/QuadXface_2/QuadCount[9]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Quad_1/QuadXface_2/QuadCount[9]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.664</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>3.212</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.452</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clk_30M</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1:YL</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.884</cell>
 <cell>2.884</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Quad_1/QuadXface_2/QuadCount[9]:CLK</cell>
 <cell>net</cell>
 <cell>SysClk</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.328</cell>
 <cell>3.212</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Quad_1/QuadXface_2/QuadCount[9]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.058</cell>
 <cell>3.270</cell>
 <cell>7</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Quad_1/QuadXface_2/QuadCount_RNI8UK4B[9]:A</cell>
 <cell>net</cell>
 <cell>Quad_1/QuadXface_2/QuadCount_Z[9]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.213</cell>
 <cell>3.483</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Quad_1/QuadXface_2/QuadCount_RNI8UK4B[9]:S</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ARI1_CC</cell>
 <cell>+</cell>
 <cell>0.131</cell>
 <cell>3.614</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Quad_1/QuadXface_2/QuadCount[9]:D</cell>
 <cell>net</cell>
 <cell>Quad_1/QuadXface_2/QuadCount_s[9]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.050</cell>
 <cell>3.664</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.664</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clk_30M</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1:YL</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.884</cell>
 <cell>2.884</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Quad_1/QuadXface_2/QuadCount[9]:CLK</cell>
 <cell>net</cell>
 <cell>SysClk</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.328</cell>
 <cell>3.212</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Quad_1/QuadXface_2/QuadCount[9]:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>3.212</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.212</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET ClkCtrl_1/clk_1/Clock_Gen_0/GL2 to Clk_30M</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Quad_1/QuadXface_2/QuadCount[9]:CLK</cell>
 <cell>Quad_1/QuadXface_2/QuadCount[9]:D</cell>
 <cell>0.452</cell>
 <cell>0.452</cell>
 <cell>3.664</cell>
 <cell>3.212</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Quad_1/QuadXface_2/QuadCount[13]:CLK</cell>
 <cell>Quad_1/QuadXface_2/QuadCount[13]:D</cell>
 <cell>0.454</cell>
 <cell>0.454</cell>
 <cell>3.668</cell>
 <cell>3.214</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Quad_1/QuadXface_2/QuadCount[3]:CLK</cell>
 <cell>Quad_1/QuadXface_2/QuadCount[3]:D</cell>
 <cell>0.458</cell>
 <cell>0.458</cell>
 <cell>3.671</cell>
 <cell>3.213</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Quad_1/QuadXface_2/QuadCount[8]:CLK</cell>
 <cell>Quad_1/QuadXface_2/QuadCount[8]:D</cell>
 <cell>0.461</cell>
 <cell>0.461</cell>
 <cell>3.668</cell>
 <cell>3.207</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Quad_1/QuadXface_2/QuadCount[5]:CLK</cell>
 <cell>Quad_1/QuadXface_2/QuadCount[5]:D</cell>
 <cell>0.462</cell>
 <cell>0.462</cell>
 <cell>3.675</cell>
 <cell>3.213</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Quad_1/QuadXface_2/QuadCount[9]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Quad_1/QuadXface_2/QuadCount[9]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.664</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>3.212</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.452</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/CCC_INST/INST_CCC_IP:GL2</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.306</cell>
 <cell>2.306</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.108</cell>
 <cell>2.414</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST:YNn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.110</cell>
 <cell>2.524</cell>
 <cell>6</cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1:An</cell>
 <cell>net</cell>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_YNn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.192</cell>
 <cell>2.716</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.168</cell>
 <cell>2.884</cell>
 <cell>16</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Quad_1/QuadXface_2/QuadCount[9]:CLK</cell>
 <cell>net</cell>
 <cell>SysClk</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.328</cell>
 <cell>3.212</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Quad_1/QuadXface_2/QuadCount[9]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.058</cell>
 <cell>3.270</cell>
 <cell>7</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Quad_1/QuadXface_2/QuadCount_RNI8UK4B[9]:A</cell>
 <cell>net</cell>
 <cell>Quad_1/QuadXface_2/QuadCount_Z[9]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.213</cell>
 <cell>3.483</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Quad_1/QuadXface_2/QuadCount_RNI8UK4B[9]:S</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ARI1_CC</cell>
 <cell>+</cell>
 <cell>0.131</cell>
 <cell>3.614</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Quad_1/QuadXface_2/QuadCount[9]:D</cell>
 <cell>net</cell>
 <cell>Quad_1/QuadXface_2/QuadCount_s[9]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.050</cell>
 <cell>3.664</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.664</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Clk_30M</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ClkCtrl_1/clk_1/Clock_Gen_0/GL2_INST/U0_RGB1:YL</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.884</cell>
 <cell>2.884</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Quad_1/QuadXface_2/QuadCount[9]:CLK</cell>
 <cell>net</cell>
 <cell>SysClk</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.328</cell>
 <cell>3.212</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Quad_1/QuadXface_2/QuadCount[9]:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>3.212</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.212</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
</section>
<section>
<name>Path Set Pin to Pin</name>
<section>
<name>SET Input to Output</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>QA0_RegY_NegLmt</cell>
 <cell>DATA[3]</cell>
 <cell>4.577</cell>
 <cell></cell>
 <cell>4.577</cell>
 <cell></cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>ExtADDR[2]</cell>
 <cell>DATA[18]</cell>
 <cell>4.789</cell>
 <cell></cell>
 <cell>4.789</cell>
 <cell></cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>ExtADDR[2]</cell>
 <cell>DATA[24]</cell>
 <cell>4.850</cell>
 <cell></cell>
 <cell>4.850</cell>
 <cell></cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>ExtADDR[2]</cell>
 <cell>DATA[3]</cell>
 <cell>4.880</cell>
 <cell></cell>
 <cell>4.880</cell>
 <cell></cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>ExtADDR[10]</cell>
 <cell>DATA[18]</cell>
 <cell>5.014</cell>
 <cell></cell>
 <cell>5.014</cell>
 <cell></cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: QA0_RegY_NegLmt</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: DATA[3]</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.577</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>QA0_RegY_NegLmt</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>QA0_RegY_NegLmt_ibuf/U0/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>QA0_RegY_NegLmt</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>QA0_RegY_NegLmt_ibuf/U0/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>0.716</cell>
 <cell>0.716</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>QA0_RegY_NegLmt_ibuf/U0/U_IOINFF:A</cell>
 <cell>net</cell>
 <cell>QA0_RegY_NegLmt_ibuf/U0/YIN1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>-0.001</cell>
 <cell>0.715</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>QA0_RegY_NegLmt_ibuf/U0/U_IOINFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOINFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.048</cell>
 <cell>0.763</cell>
 <cell>3</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Quad_1/QuadXface_5/QuadDataOut_1_m3[3]:B</cell>
 <cell>net</cell>
 <cell>QA0_RegY_NegLmt_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.635</cell>
 <cell>1.398</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Quad_1/QuadXface_5/QuadDataOut_1_m3[3]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.189</cell>
 <cell>1.587</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>SSITop_2/QuadA0DataOut_m[3]:D</cell>
 <cell>net</cell>
 <cell>Quad_1_QuadXface_5_QuadDataOut_1_m3[3]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.061</cell>
 <cell>1.648</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SSITop_2/QuadA0DataOut_m[3]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.050</cell>
 <cell>1.698</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MDTTop_1/un1_discoverIdDataOut_0_iv_12[3]:A</cell>
 <cell>net</cell>
 <cell>QuadA0DataOut_m[3]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.465</cell>
 <cell>2.163</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MDTTop_1/un1_discoverIdDataOut_0_iv_12[3]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.106</cell>
 <cell>2.269</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[3]:A</cell>
 <cell>net</cell>
 <cell>MDTTop_1/un1_discoverIdDataOut_0_iv_12_Z[3]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.062</cell>
 <cell>2.331</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MDTTop_1/un1_discoverIdDataOut_0_iv_cZ[3]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.050</cell>
 <cell>2.381</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>DATA_iobuf[3]/U0/U_IOOUTFF:A</cell>
 <cell>net</cell>
 <cell>un1_discoverIdDataOut_0_iv[3]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.632</cell>
 <cell>3.013</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>DATA_iobuf[3]/U0/U_IOOUTFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOOUTFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.124</cell>
 <cell>3.137</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>DATA_iobuf[3]/U0/U_IOPAD:D</cell>
 <cell>net</cell>
 <cell>DATA_iobuf[3]/U0/DOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.082</cell>
 <cell>3.219</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>DATA_iobuf[3]/U0/U_IOPAD:PAD</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_BI</cell>
 <cell>+</cell>
 <cell>1.358</cell>
 <cell>4.577</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>DATA[3]</cell>
 <cell>net</cell>
 <cell>DATA[3]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>4.577</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.577</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>QA0_RegY_NegLmt</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>DATA[3]</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
</section>
<section>
<name>Path Set User Sets</name>
</section>
</doc>
