
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack 0.45

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: domain_reset_n[3]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: domain_reset_n[3]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ domain_reset_n[3]$_SDFFE_PN0P_/CK (DFF_X1)
     2   11.28    0.01    0.09    0.09 v domain_reset_n[3]$_SDFFE_PN0P_/Q (DFF_X1)
                                         domain_reset_n[3] (net)
                  0.01    0.00    0.09 v _403_/A (INV_X1)
     1    2.14    0.01    0.02    0.11 ^ _403_/ZN (INV_X1)
                                         _173_ (net)
                  0.01    0.00    0.11 ^ _404_/C2 (AOI221_X1)
     1    1.33    0.01    0.01    0.12 v _404_/ZN (AOI221_X1)
                                         _031_ (net)
                  0.01    0.00    0.12 v domain_reset_n[3]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.12   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ domain_reset_n[3]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.12   data arrival time
-----------------------------------------------------------------------------
                                  0.12   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: domain_enable[2] (input port clocked by core_clock)
Endpoint: target_status[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     2   16.21    0.00    0.00    0.20 v domain_enable[2] (in)
                                         domain_enable[2] (net)
                  0.00    0.00    0.20 v _256_/A (XOR2_X2)
     2    5.45    0.01    0.05    0.25 v _256_/Z (XOR2_X2)
                                         _055_ (net)
                  0.01    0.00    0.25 v _257_/A4 (OR4_X4)
     2   10.58    0.02    0.11    0.37 v _257_/ZN (OR4_X4)
                                         _056_ (net)
                  0.02    0.00    0.37 v _258_/A3 (NAND3_X4)
     4   14.01    0.02    0.03    0.40 ^ _258_/ZN (NAND3_X4)
                                         _057_ (net)
                  0.02    0.00    0.40 ^ _259_/A (BUF_X8)
    10   18.77    0.01    0.03    0.42 ^ _259_/Z (BUF_X8)
                                         _058_ (net)
                  0.01    0.00    0.42 ^ _418_/S (MUX2_X1)
     1    2.23    0.01    0.06    0.48 v _418_/Z (MUX2_X1)
                                         _183_ (net)
                  0.01    0.00    0.48 v _419_/A2 (AND2_X2)
     1    1.33    0.00    0.03    0.51 v _419_/ZN (AND2_X2)
                                         _036_ (net)
                  0.00    0.00    0.51 v target_status[0]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.51   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ target_status[0]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.45   slack (MET)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: domain_enable[2] (input port clocked by core_clock)
Endpoint: target_status[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     2   16.21    0.00    0.00    0.20 v domain_enable[2] (in)
                                         domain_enable[2] (net)
                  0.00    0.00    0.20 v _256_/A (XOR2_X2)
     2    5.45    0.01    0.05    0.25 v _256_/Z (XOR2_X2)
                                         _055_ (net)
                  0.01    0.00    0.25 v _257_/A4 (OR4_X4)
     2   10.58    0.02    0.11    0.37 v _257_/ZN (OR4_X4)
                                         _056_ (net)
                  0.02    0.00    0.37 v _258_/A3 (NAND3_X4)
     4   14.01    0.02    0.03    0.40 ^ _258_/ZN (NAND3_X4)
                                         _057_ (net)
                  0.02    0.00    0.40 ^ _259_/A (BUF_X8)
    10   18.77    0.01    0.03    0.42 ^ _259_/Z (BUF_X8)
                                         _058_ (net)
                  0.01    0.00    0.42 ^ _418_/S (MUX2_X1)
     1    2.23    0.01    0.06    0.48 v _418_/Z (MUX2_X1)
                                         _183_ (net)
                  0.01    0.00    0.48 v _419_/A2 (AND2_X2)
     1    1.33    0.00    0.03    0.51 v _419_/ZN (AND2_X2)
                                         _036_ (net)
                  0.00    0.00    0.51 v target_status[0]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.51   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ target_status[0]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.45   slack (MET)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.80e-04   1.16e-05   3.08e-06   2.95e-04  67.8%
Combinational          6.03e-05   7.50e-05   5.00e-06   1.40e-04  32.2%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.41e-04   8.66e-05   8.09e-06   4.35e-04 100.0%
                          78.3%      19.9%       1.9%
