{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1624041393872 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1624041393872 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 18 13:36:33 2021 " "Processing started: Fri Jun 18 13:36:33 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1624041393872 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1624041393872 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1624041393872 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1624041394518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behavioral " "Found design unit 1: ALU-behavioral" {  } { { "ALU.vhd" "" { Text "E:/Software Development/VHDL/Diseño Digital Con VHDL/Unidad IV/ALU/ALU.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624041395280 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "E:/Software Development/VHDL/Diseño Digital Con VHDL/Unidad IV/ALU/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624041395280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624041395280 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1624041395383 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "resultado ALU.vhd(28) " "VHDL Process Statement warning at ALU.vhd(28): inferring latch(es) for signal or variable \"resultado\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "E:/Software Development/VHDL/Diseño Digital Con VHDL/Unidad IV/ALU/ALU.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1624041395386 "|ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "led ALU.vhd(28) " "VHDL Process Statement warning at ALU.vhd(28): inferring latch(es) for signal or variable \"led\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "E:/Software Development/VHDL/Diseño Digital Con VHDL/Unidad IV/ALU/ALU.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1624041395386 "|ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "A2 ALU.vhd(28) " "VHDL Process Statement warning at ALU.vhd(28): inferring latch(es) for signal or variable \"A2\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "E:/Software Development/VHDL/Diseño Digital Con VHDL/Unidad IV/ALU/ALU.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1624041395386 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mostrarDisplay ALU.vhd(118) " "VHDL Process Statement warning at ALU.vhd(118): signal \"mostrarDisplay\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Software Development/VHDL/Diseño Digital Con VHDL/Unidad IV/ALU/ALU.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1624041395387 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num1 ALU.vhd(119) " "VHDL Process Statement warning at ALU.vhd(119): signal \"num1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Software Development/VHDL/Diseño Digital Con VHDL/Unidad IV/ALU/ALU.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1624041395387 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num2 ALU.vhd(120) " "VHDL Process Statement warning at ALU.vhd(120): signal \"num2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Software Development/VHDL/Diseño Digital Con VHDL/Unidad IV/ALU/ALU.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1624041395387 "|ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mostrarDisplay ALU.vhd(112) " "VHDL Process Statement warning at ALU.vhd(112): inferring latch(es) for signal or variable \"mostrarDisplay\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "E:/Software Development/VHDL/Diseño Digital Con VHDL/Unidad IV/ALU/ALU.vhd" 112 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1624041395387 "|ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "segmentos ALU.vhd(112) " "VHDL Process Statement warning at ALU.vhd(112): inferring latch(es) for signal or variable \"segmentos\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "E:/Software Development/VHDL/Diseño Digital Con VHDL/Unidad IV/ALU/ALU.vhd" 112 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1624041395387 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segmentos\[0\] ALU.vhd(112) " "Inferred latch for \"segmentos\[0\]\" at ALU.vhd(112)" {  } { { "ALU.vhd" "" { Text "E:/Software Development/VHDL/Diseño Digital Con VHDL/Unidad IV/ALU/ALU.vhd" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624041395387 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segmentos\[1\] ALU.vhd(112) " "Inferred latch for \"segmentos\[1\]\" at ALU.vhd(112)" {  } { { "ALU.vhd" "" { Text "E:/Software Development/VHDL/Diseño Digital Con VHDL/Unidad IV/ALU/ALU.vhd" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624041395387 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segmentos\[2\] ALU.vhd(112) " "Inferred latch for \"segmentos\[2\]\" at ALU.vhd(112)" {  } { { "ALU.vhd" "" { Text "E:/Software Development/VHDL/Diseño Digital Con VHDL/Unidad IV/ALU/ALU.vhd" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624041395387 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segmentos\[3\] ALU.vhd(112) " "Inferred latch for \"segmentos\[3\]\" at ALU.vhd(112)" {  } { { "ALU.vhd" "" { Text "E:/Software Development/VHDL/Diseño Digital Con VHDL/Unidad IV/ALU/ALU.vhd" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624041395387 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segmentos\[4\] ALU.vhd(112) " "Inferred latch for \"segmentos\[4\]\" at ALU.vhd(112)" {  } { { "ALU.vhd" "" { Text "E:/Software Development/VHDL/Diseño Digital Con VHDL/Unidad IV/ALU/ALU.vhd" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624041395388 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segmentos\[5\] ALU.vhd(112) " "Inferred latch for \"segmentos\[5\]\" at ALU.vhd(112)" {  } { { "ALU.vhd" "" { Text "E:/Software Development/VHDL/Diseño Digital Con VHDL/Unidad IV/ALU/ALU.vhd" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624041395388 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segmentos\[6\] ALU.vhd(112) " "Inferred latch for \"segmentos\[6\]\" at ALU.vhd(112)" {  } { { "ALU.vhd" "" { Text "E:/Software Development/VHDL/Diseño Digital Con VHDL/Unidad IV/ALU/ALU.vhd" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624041395388 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mostrarDisplay\[0\] ALU.vhd(112) " "Inferred latch for \"mostrarDisplay\[0\]\" at ALU.vhd(112)" {  } { { "ALU.vhd" "" { Text "E:/Software Development/VHDL/Diseño Digital Con VHDL/Unidad IV/ALU/ALU.vhd" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624041395388 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mostrarDisplay\[1\] ALU.vhd(112) " "Inferred latch for \"mostrarDisplay\[1\]\" at ALU.vhd(112)" {  } { { "ALU.vhd" "" { Text "E:/Software Development/VHDL/Diseño Digital Con VHDL/Unidad IV/ALU/ALU.vhd" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624041395388 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A2\[0\] ALU.vhd(28) " "Inferred latch for \"A2\[0\]\" at ALU.vhd(28)" {  } { { "ALU.vhd" "" { Text "E:/Software Development/VHDL/Diseño Digital Con VHDL/Unidad IV/ALU/ALU.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624041395388 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A2\[1\] ALU.vhd(28) " "Inferred latch for \"A2\[1\]\" at ALU.vhd(28)" {  } { { "ALU.vhd" "" { Text "E:/Software Development/VHDL/Diseño Digital Con VHDL/Unidad IV/ALU/ALU.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624041395388 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A2\[2\] ALU.vhd(28) " "Inferred latch for \"A2\[2\]\" at ALU.vhd(28)" {  } { { "ALU.vhd" "" { Text "E:/Software Development/VHDL/Diseño Digital Con VHDL/Unidad IV/ALU/ALU.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624041395388 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A2\[3\] ALU.vhd(28) " "Inferred latch for \"A2\[3\]\" at ALU.vhd(28)" {  } { { "ALU.vhd" "" { Text "E:/Software Development/VHDL/Diseño Digital Con VHDL/Unidad IV/ALU/ALU.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624041395388 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led ALU.vhd(28) " "Inferred latch for \"led\" at ALU.vhd(28)" {  } { { "ALU.vhd" "" { Text "E:/Software Development/VHDL/Diseño Digital Con VHDL/Unidad IV/ALU/ALU.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624041395388 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[0\] ALU.vhd(28) " "Inferred latch for \"resultado\[0\]\" at ALU.vhd(28)" {  } { { "ALU.vhd" "" { Text "E:/Software Development/VHDL/Diseño Digital Con VHDL/Unidad IV/ALU/ALU.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624041395388 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[1\] ALU.vhd(28) " "Inferred latch for \"resultado\[1\]\" at ALU.vhd(28)" {  } { { "ALU.vhd" "" { Text "E:/Software Development/VHDL/Diseño Digital Con VHDL/Unidad IV/ALU/ALU.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624041395388 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[2\] ALU.vhd(28) " "Inferred latch for \"resultado\[2\]\" at ALU.vhd(28)" {  } { { "ALU.vhd" "" { Text "E:/Software Development/VHDL/Diseño Digital Con VHDL/Unidad IV/ALU/ALU.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624041395389 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[3\] ALU.vhd(28) " "Inferred latch for \"resultado\[3\]\" at ALU.vhd(28)" {  } { { "ALU.vhd" "" { Text "E:/Software Development/VHDL/Diseño Digital Con VHDL/Unidad IV/ALU/ALU.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624041395389 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[4\] ALU.vhd(28) " "Inferred latch for \"resultado\[4\]\" at ALU.vhd(28)" {  } { { "ALU.vhd" "" { Text "E:/Software Development/VHDL/Diseño Digital Con VHDL/Unidad IV/ALU/ALU.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624041395389 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[5\] ALU.vhd(28) " "Inferred latch for \"resultado\[5\]\" at ALU.vhd(28)" {  } { { "ALU.vhd" "" { Text "E:/Software Development/VHDL/Diseño Digital Con VHDL/Unidad IV/ALU/ALU.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624041395389 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[6\] ALU.vhd(28) " "Inferred latch for \"resultado\[6\]\" at ALU.vhd(28)" {  } { { "ALU.vhd" "" { Text "E:/Software Development/VHDL/Diseño Digital Con VHDL/Unidad IV/ALU/ALU.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624041395389 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[7\] ALU.vhd(28) " "Inferred latch for \"resultado\[7\]\" at ALU.vhd(28)" {  } { { "ALU.vhd" "" { Text "E:/Software Development/VHDL/Diseño Digital Con VHDL/Unidad IV/ALU/ALU.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624041395389 "|ALU"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "ALU.vhd" "Div0" { Text "E:/Software Development/VHDL/Diseño Digital Con VHDL/Unidad IV/ALU/ALU.vhd" 45 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1624041395817 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "ALU.vhd" "Mult0" { Text "E:/Software Development/VHDL/Diseño Digital Con VHDL/Unidad IV/ALU/ALU.vhd" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1624041395817 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1624041395817 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "ALU.vhd" "" { Text "E:/Software Development/VHDL/Diseño Digital Con VHDL/Unidad IV/ALU/ALU.vhd" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1624041395908 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624041395908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624041395908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624041395908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624041395908 ""}  } { { "ALU.vhd" "" { Text "E:/Software Development/VHDL/Diseño Digital Con VHDL/Unidad IV/ALU/ALU.vhd" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1624041395908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_tcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_tcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_tcm " "Found entity 1: lpm_divide_tcm" {  } { { "db/lpm_divide_tcm.tdf" "" { Text "E:/Software Development/VHDL/Diseño Digital Con VHDL/Unidad IV/ALU/db/lpm_divide_tcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624041396029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624041396029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7kh " "Found entity 1: sign_div_unsign_7kh" {  } { { "db/sign_div_unsign_7kh.tdf" "" { Text "E:/Software Development/VHDL/Diseño Digital Con VHDL/Unidad IV/ALU/db/sign_div_unsign_7kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624041396078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624041396078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_gve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_gve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_gve " "Found entity 1: alt_u_div_gve" {  } { { "db/alt_u_div_gve.tdf" "" { Text "E:/Software Development/VHDL/Diseño Digital Con VHDL/Unidad IV/ALU/db/alt_u_div_gve.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624041396130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624041396130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "E:/Software Development/VHDL/Diseño Digital Con VHDL/Unidad IV/ALU/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624041396272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624041396272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "E:/Software Development/VHDL/Diseño Digital Con VHDL/Unidad IV/ALU/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624041396392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624041396392 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "ALU.vhd" "" { Text "E:/Software Development/VHDL/Diseño Digital Con VHDL/Unidad IV/ALU/ALU.vhd" 42 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1624041396464 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624041396464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624041396464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 8 " "Parameter \"LPM_WIDTHP\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624041396464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 8 " "Parameter \"LPM_WIDTHR\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624041396464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624041396464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624041396464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624041396464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624041396464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624041396464 ""}  } { { "ALU.vhd" "" { Text "E:/Software Development/VHDL/Diseño Digital Con VHDL/Unidad IV/ALU/ALU.vhd" 42 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1624041396464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_14t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_14t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_14t " "Found entity 1: mult_14t" {  } { { "db/mult_14t.tdf" "" { Text "E:/Software Development/VHDL/Diseño Digital Con VHDL/Unidad IV/ALU/db/mult_14t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624041396581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624041396581 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_14t:auto_generated\|le5a\[4\] " "Synthesized away node \"lpm_mult:Mult0\|mult_14t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_14t.tdf" "" { Text "E:/Software Development/VHDL/Diseño Digital Con VHDL/Unidad IV/ALU/db/mult_14t.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "ALU.vhd" "" { Text "E:/Software Development/VHDL/Diseño Digital Con VHDL/Unidad IV/ALU/ALU.vhd" 42 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1624041396614 "|ALU|lpm_mult:Mult0|mult_14t:auto_generated|le5a[4]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1624041396614 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1624041396614 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "48 " "Ignored 48 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "4 " "Ignored 4 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Quartus II" 0 -1 1624041397072 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "44 " "Ignored 44 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1624041397072 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1624041397072 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "A2\[0\]\$latch " "Latch A2\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA buss\[3\] " "Ports D and ENA on the latch are fed by the same signal buss\[3\]" {  } { { "ALU.vhd" "" { Text "E:/Software Development/VHDL/Diseño Digital Con VHDL/Unidad IV/ALU/ALU.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1624041397082 ""}  } { { "ALU.vhd" "" { Text "E:/Software Development/VHDL/Diseño Digital Con VHDL/Unidad IV/ALU/ALU.vhd" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1624041397082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "A2\[1\]\$latch " "Latch A2\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA buss\[2\] " "Ports D and ENA on the latch are fed by the same signal buss\[2\]" {  } { { "ALU.vhd" "" { Text "E:/Software Development/VHDL/Diseño Digital Con VHDL/Unidad IV/ALU/ALU.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1624041397082 ""}  } { { "ALU.vhd" "" { Text "E:/Software Development/VHDL/Diseño Digital Con VHDL/Unidad IV/ALU/ALU.vhd" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1624041397082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "A2\[2\]\$latch " "Latch A2\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA buss\[2\] " "Ports D and ENA on the latch are fed by the same signal buss\[2\]" {  } { { "ALU.vhd" "" { Text "E:/Software Development/VHDL/Diseño Digital Con VHDL/Unidad IV/ALU/ALU.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1624041397082 ""}  } { { "ALU.vhd" "" { Text "E:/Software Development/VHDL/Diseño Digital Con VHDL/Unidad IV/ALU/ALU.vhd" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1624041397082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "A2\[3\]\$latch " "Latch A2\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA buss\[2\] " "Ports D and ENA on the latch are fed by the same signal buss\[2\]" {  } { { "ALU.vhd" "" { Text "E:/Software Development/VHDL/Diseño Digital Con VHDL/Unidad IV/ALU/ALU.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1624041397083 ""}  } { { "ALU.vhd" "" { Text "E:/Software Development/VHDL/Diseño Digital Con VHDL/Unidad IV/ALU/ALU.vhd" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1624041397083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led\$latch " "Latch led\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA buss\[3\] " "Ports D and ENA on the latch are fed by the same signal buss\[3\]" {  } { { "ALU.vhd" "" { Text "E:/Software Development/VHDL/Diseño Digital Con VHDL/Unidad IV/ALU/ALU.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1624041397083 ""}  } { { "ALU.vhd" "" { Text "E:/Software Development/VHDL/Diseño Digital Con VHDL/Unidad IV/ALU/ALU.vhd" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1624041397083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "segmentos\[0\]\$latch " "Latch segmentos\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mostrarDisplay\[1\] " "Ports D and ENA on the latch are fed by the same signal mostrarDisplay\[1\]" {  } { { "ALU.vhd" "" { Text "E:/Software Development/VHDL/Diseño Digital Con VHDL/Unidad IV/ALU/ALU.vhd" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1624041397083 ""}  } { { "ALU.vhd" "" { Text "E:/Software Development/VHDL/Diseño Digital Con VHDL/Unidad IV/ALU/ALU.vhd" 112 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1624041397083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "segmentos\[1\]\$latch " "Latch segmentos\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mostrarDisplay\[1\] " "Ports D and ENA on the latch are fed by the same signal mostrarDisplay\[1\]" {  } { { "ALU.vhd" "" { Text "E:/Software Development/VHDL/Diseño Digital Con VHDL/Unidad IV/ALU/ALU.vhd" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1624041397083 ""}  } { { "ALU.vhd" "" { Text "E:/Software Development/VHDL/Diseño Digital Con VHDL/Unidad IV/ALU/ALU.vhd" 112 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1624041397083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "segmentos\[2\]\$latch " "Latch segmentos\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mostrarDisplay\[1\] " "Ports D and ENA on the latch are fed by the same signal mostrarDisplay\[1\]" {  } { { "ALU.vhd" "" { Text "E:/Software Development/VHDL/Diseño Digital Con VHDL/Unidad IV/ALU/ALU.vhd" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1624041397083 ""}  } { { "ALU.vhd" "" { Text "E:/Software Development/VHDL/Diseño Digital Con VHDL/Unidad IV/ALU/ALU.vhd" 112 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1624041397083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "segmentos\[3\]\$latch " "Latch segmentos\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mostrarDisplay\[1\] " "Ports D and ENA on the latch are fed by the same signal mostrarDisplay\[1\]" {  } { { "ALU.vhd" "" { Text "E:/Software Development/VHDL/Diseño Digital Con VHDL/Unidad IV/ALU/ALU.vhd" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1624041397084 ""}  } { { "ALU.vhd" "" { Text "E:/Software Development/VHDL/Diseño Digital Con VHDL/Unidad IV/ALU/ALU.vhd" 112 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1624041397084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "segmentos\[4\]\$latch " "Latch segmentos\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mostrarDisplay\[1\] " "Ports D and ENA on the latch are fed by the same signal mostrarDisplay\[1\]" {  } { { "ALU.vhd" "" { Text "E:/Software Development/VHDL/Diseño Digital Con VHDL/Unidad IV/ALU/ALU.vhd" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1624041397084 ""}  } { { "ALU.vhd" "" { Text "E:/Software Development/VHDL/Diseño Digital Con VHDL/Unidad IV/ALU/ALU.vhd" 112 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1624041397084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "segmentos\[5\]\$latch " "Latch segmentos\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mostrarDisplay\[1\] " "Ports D and ENA on the latch are fed by the same signal mostrarDisplay\[1\]" {  } { { "ALU.vhd" "" { Text "E:/Software Development/VHDL/Diseño Digital Con VHDL/Unidad IV/ALU/ALU.vhd" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1624041397084 ""}  } { { "ALU.vhd" "" { Text "E:/Software Development/VHDL/Diseño Digital Con VHDL/Unidad IV/ALU/ALU.vhd" 112 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1624041397084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "segmentos\[6\]\$latch " "Latch segmentos\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mostrarDisplay\[1\] " "Ports D and ENA on the latch are fed by the same signal mostrarDisplay\[1\]" {  } { { "ALU.vhd" "" { Text "E:/Software Development/VHDL/Diseño Digital Con VHDL/Unidad IV/ALU/ALU.vhd" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1624041397084 ""}  } { { "ALU.vhd" "" { Text "E:/Software Development/VHDL/Diseño Digital Con VHDL/Unidad IV/ALU/ALU.vhd" 112 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1624041397084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "resultado\[0\] " "Latch resultado\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA buss\[2\] " "Ports D and ENA on the latch are fed by the same signal buss\[2\]" {  } { { "ALU.vhd" "" { Text "E:/Software Development/VHDL/Diseño Digital Con VHDL/Unidad IV/ALU/ALU.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1624041397084 ""}  } { { "ALU.vhd" "" { Text "E:/Software Development/VHDL/Diseño Digital Con VHDL/Unidad IV/ALU/ALU.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1624041397084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "resultado\[1\] " "Latch resultado\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA buss\[2\] " "Ports D and ENA on the latch are fed by the same signal buss\[2\]" {  } { { "ALU.vhd" "" { Text "E:/Software Development/VHDL/Diseño Digital Con VHDL/Unidad IV/ALU/ALU.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1624041397085 ""}  } { { "ALU.vhd" "" { Text "E:/Software Development/VHDL/Diseño Digital Con VHDL/Unidad IV/ALU/ALU.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1624041397085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "resultado\[2\] " "Latch resultado\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA buss\[2\] " "Ports D and ENA on the latch are fed by the same signal buss\[2\]" {  } { { "ALU.vhd" "" { Text "E:/Software Development/VHDL/Diseño Digital Con VHDL/Unidad IV/ALU/ALU.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1624041397085 ""}  } { { "ALU.vhd" "" { Text "E:/Software Development/VHDL/Diseño Digital Con VHDL/Unidad IV/ALU/ALU.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1624041397085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "resultado\[3\] " "Latch resultado\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA buss\[2\] " "Ports D and ENA on the latch are fed by the same signal buss\[2\]" {  } { { "ALU.vhd" "" { Text "E:/Software Development/VHDL/Diseño Digital Con VHDL/Unidad IV/ALU/ALU.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1624041397085 ""}  } { { "ALU.vhd" "" { Text "E:/Software Development/VHDL/Diseño Digital Con VHDL/Unidad IV/ALU/ALU.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1624041397085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "resultado\[4\] " "Latch resultado\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA buss\[3\] " "Ports D and ENA on the latch are fed by the same signal buss\[3\]" {  } { { "ALU.vhd" "" { Text "E:/Software Development/VHDL/Diseño Digital Con VHDL/Unidad IV/ALU/ALU.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1624041397085 ""}  } { { "ALU.vhd" "" { Text "E:/Software Development/VHDL/Diseño Digital Con VHDL/Unidad IV/ALU/ALU.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1624041397085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "resultado\[5\] " "Latch resultado\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA buss\[1\] " "Ports D and ENA on the latch are fed by the same signal buss\[1\]" {  } { { "ALU.vhd" "" { Text "E:/Software Development/VHDL/Diseño Digital Con VHDL/Unidad IV/ALU/ALU.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1624041397085 ""}  } { { "ALU.vhd" "" { Text "E:/Software Development/VHDL/Diseño Digital Con VHDL/Unidad IV/ALU/ALU.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1624041397085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "resultado\[6\] " "Latch resultado\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA buss\[1\] " "Ports D and ENA on the latch are fed by the same signal buss\[1\]" {  } { { "ALU.vhd" "" { Text "E:/Software Development/VHDL/Diseño Digital Con VHDL/Unidad IV/ALU/ALU.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1624041397086 ""}  } { { "ALU.vhd" "" { Text "E:/Software Development/VHDL/Diseño Digital Con VHDL/Unidad IV/ALU/ALU.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1624041397086 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "resultado\[7\] " "Latch resultado\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA buss\[1\] " "Ports D and ENA on the latch are fed by the same signal buss\[1\]" {  } { { "ALU.vhd" "" { Text "E:/Software Development/VHDL/Diseño Digital Con VHDL/Unidad IV/ALU/ALU.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1624041397086 ""}  } { { "ALU.vhd" "" { Text "E:/Software Development/VHDL/Diseño Digital Con VHDL/Unidad IV/ALU/ALU.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1624041397086 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_14t:auto_generated\|le3a\[5\] " "Logic cell \"lpm_mult:Mult0\|mult_14t:auto_generated\|le3a\[5\]\"" {  } { { "db/mult_14t.tdf" "le3a\[5\]" { Text "E:/Software Development/VHDL/Diseño Digital Con VHDL/Unidad IV/ALU/db/mult_14t.tdf" 40 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1624041398064 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1624041398064 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1624041398417 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1624041398417 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "258 " "Implemented 258 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1624041398685 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1624041398685 ""} { "Info" "ICUT_CUT_TM_LCELLS" "230 " "Implemented 230 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1624041398685 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1624041398685 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 52 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4638 " "Peak virtual memory: 4638 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1624041398730 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 18 13:36:38 2021 " "Processing ended: Fri Jun 18 13:36:38 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1624041398730 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1624041398730 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1624041398730 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1624041398730 ""}
