<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.21 seconds; current allocated memory: 1.031 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;wb_s_uart_fd/source/top.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.735 seconds; current allocated memory: 1.032 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-777]" key="HLS 200-777" tag="" content="Using interface defaults for &apos;Vivado&apos; flow target." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ssdm_int&lt;8, false&gt;::ssdm_int(unsigned char)&apos; into &apos;ap_int_base&lt;8, false&gt;::ap_int_base(int)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;8, false&gt;::ap_int_base(int)&apos; into &apos;ap_uint&lt;8&gt;::ap_uint(int)&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ssdm_int&lt;32, true&gt;::ssdm_int(int)&apos; into &apos;ap_int_base&lt;32, true&gt;::ap_int_base(int)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;32, true&gt;::ap_int_base(int)&apos; into &apos;bool operator==&lt;8, false&gt;(ap_int_base&lt;8, false&gt; const&amp;, int)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:1853)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;bool ap_int_base&lt;8, false&gt;::operator==&lt;32, true&gt;(ap_int_base&lt;32, true&gt; const&amp;) const&apos; into &apos;bool operator==&lt;8, false&gt;(ap_int_base&lt;8, false&gt; const&amp;, int)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:1850)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_ZN8ssdm_intILi40ELb0EEC2EDq40_j&apos; into &apos;ap_int_base&lt;40, false&gt;::ap_int_base(int)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_ZN8ssdm_intILi40ELb0EEC2EDq40_j&apos; into &apos;ap_int_base&lt;40, false&gt;::ap_int_base&lt;8, false&gt;(ap_int_base&lt;8, false&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;40, false&gt;::ap_int_base(int)&apos; into &apos;ap_int_base&lt;40, false&gt;::RType&lt;40, false&gt;::arg1 operator&lt;&lt;&lt;40, false&gt;(ap_int_base&lt;40, false&gt; const&amp;, int)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1669:228)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;40, false&gt;::ap_int_base(int)&apos; into &apos;ap_int_base&lt;(8) + (($_0)32), false&gt; operator,&lt;8, false&gt;(int, ap_int_base&lt;8, false&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_ref.h:1330:580)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;40, false&gt;&amp; ap_int_base&lt;40, false&gt;::operator|=&lt;40, false&gt;(ap_int_base&lt;40, false&gt; const&amp;)&apos; into &apos;ap_int_base&lt;(8) + (($_0)32), false&gt; operator,&lt;8, false&gt;(int, ap_int_base&lt;8, false&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_ref.h:1330:704)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;40, false&gt;::RType&lt;40, false&gt;::arg1 operator&lt;&lt;&lt;40, false&gt;(ap_int_base&lt;40, false&gt; const&amp;, int)&apos; into &apos;ap_int_base&lt;(8) + (($_0)32), false&gt; operator,&lt;8, false&gt;(int, ap_int_base&lt;8, false&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_ref.h:1330:711)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;40, false&gt;::ap_int_base&lt;8, false&gt;(ap_int_base&lt;8, false&gt; const&amp;)&apos; into &apos;ap_int_base&lt;(8) + (($_0)32), false&gt; operator,&lt;8, false&gt;(int, ap_int_base&lt;8, false&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_ref.h:1330:631)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_ZN8ssdm_intILi72ELb0EEC2EDq72_j&apos; into &apos;ap_int_base&lt;72, false&gt;::ap_int_base(int)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_ZN8ssdm_intILi72ELb0EEC2EDq72_j&apos; into &apos;ap_int_base&lt;72, false&gt;::ap_int_base&lt;40, false&gt;(ap_int_base&lt;40, false&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ssdm_int&lt;32, false&gt;::ssdm_int(unsigned int)&apos; into &apos;ap_int_base&lt;32, false&gt;::ap_int_base&lt;32, true&gt;(ap_int_base&lt;32, true&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_ZN8ssdm_intILi1ELb0EEC2EDq1_j&apos; into &apos;ap_int_base&lt;1, false&gt;::ap_int_base(int)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_ZN8ssdm_intILi33ELb1EEC2EDq33_i&apos; into &apos;ap_int_base&lt;33, true&gt;::ap_int_base&lt;1, false&gt;(ap_int_base&lt;1, false&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_ZN8ssdm_intILi33ELb1EEC2EDq33_i&apos; into &apos;ap_int_base&lt;33, true&gt;::ap_int_base&lt;32, true&gt;(ap_int_base&lt;32, true&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_ZN8ssdm_intILi33ELb1EEC2EDq33_i&apos; into &apos;ap_int_base&lt;33, true&gt;::ap_int_base(int)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;33, true&gt;::ap_int_base&lt;1, false&gt;(ap_int_base&lt;1, false&gt; const&amp;)&apos; into &apos;ap_int_base&lt;1, false&gt;::RType&lt;32, true&gt;::minus operator-&lt;1, false, 32, true&gt;(ap_int_base&lt;1, false&gt; const&amp;, ap_int_base&lt;32, true&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:341)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;33, true&gt;::ap_int_base(int)&apos; into &apos;ap_int_base&lt;1, false&gt;::RType&lt;32, true&gt;::minus operator-&lt;1, false, 32, true&gt;(ap_int_base&lt;1, false&gt; const&amp;, ap_int_base&lt;32, true&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:520)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;33, true&gt;::ap_int_base&lt;32, true&gt;(ap_int_base&lt;32, true&gt; const&amp;)&apos; into &apos;ap_int_base&lt;1, false&gt;::RType&lt;32, true&gt;::minus operator-&lt;1, false, 32, true&gt;(ap_int_base&lt;1, false&gt; const&amp;, ap_int_base&lt;32, true&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1496:430)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;1, false&gt;::ap_int_base(int)&apos; into &apos;ap_int_base&lt;32, true&gt;::operator-() const&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:895:12)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;1, false&gt;::RType&lt;32, true&gt;::minus operator-&lt;1, false, 32, true&gt;(ap_int_base&lt;1, false&gt; const&amp;, ap_int_base&lt;32, true&gt; const&amp;)&apos; into &apos;ap_int_base&lt;32, true&gt;::operator-() const&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:895:37)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;32, false&gt;::to_uint() const&apos; into &apos;ap_int_base&lt;72, false&gt;&amp; ap_int_base&lt;72, false&gt;::operator&gt;&gt;=&lt;32&gt;(ap_int_base&lt;32, false&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:998:21)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;32, false&gt;::to_uint() const&apos; into &apos;ap_int_base&lt;72, false&gt;&amp; ap_int_base&lt;72, false&gt;::operator&lt;&lt;=&lt;32&gt;(ap_int_base&lt;32, false&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:981:21)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;32, false&gt;::ap_int_base&lt;32, true&gt;(ap_int_base&lt;32, true&gt; const&amp;)&apos; into &apos;ap_int_base&lt;72, false&gt;&amp; ap_int_base&lt;72, false&gt;::operator&lt;&lt;=&lt;32&gt;(ap_int_base&lt;32, true&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:971:37)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;72, false&gt;&amp; ap_int_base&lt;72, false&gt;::operator&lt;&lt;=&lt;32&gt;(ap_int_base&lt;32, false&gt; const&amp;)&apos; into &apos;ap_int_base&lt;72, false&gt;&amp; ap_int_base&lt;72, false&gt;::operator&lt;&lt;=&lt;32&gt;(ap_int_base&lt;32, true&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:976:14)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;72, false&gt;&amp; ap_int_base&lt;72, false&gt;::operator&gt;&gt;=&lt;32&gt;(ap_int_base&lt;32, false&gt; const&amp;)&apos; into &apos;ap_int_base&lt;72, false&gt;&amp; ap_int_base&lt;72, false&gt;::operator&lt;&lt;=&lt;32&gt;(ap_int_base&lt;32, true&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:974:14)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;32, false&gt;&amp; ap_int_base&lt;32, false&gt;::operator=&lt;33, true&gt;(ap_int_base&lt;33, true&gt; const&amp;)&apos; into &apos;ap_int_base&lt;72, false&gt;&amp; ap_int_base&lt;72, false&gt;::operator&lt;&lt;=&lt;32&gt;(ap_int_base&lt;32, true&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:973:10)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;32, true&gt;::operator-() const&apos; into &apos;ap_int_base&lt;72, false&gt;&amp; ap_int_base&lt;72, false&gt;::operator&lt;&lt;=&lt;32&gt;(ap_int_base&lt;32, true&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:973:12)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;32, true&gt;::ap_int_base(int)&apos; into &apos;ap_int_base&lt;72, false&gt;&amp; operator&lt;&lt;=&lt;72, false&gt;(ap_int_base&lt;72, false&gt;&amp;, int)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1727:2025)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;72, false&gt;&amp; ap_int_base&lt;72, false&gt;::operator&lt;&lt;=&lt;32&gt;(ap_int_base&lt;32, true&gt; const&amp;)&apos; into &apos;ap_int_base&lt;72, false&gt;&amp; operator&lt;&lt;=&lt;72, false&gt;(ap_int_base&lt;72, false&gt;&amp;, int)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1727:2021)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;32, false&gt;::ap_int_base&lt;32, true&gt;(ap_int_base&lt;32, true&gt; const&amp;)&apos; into &apos;ap_int_base&lt;72, false&gt;&amp; ap_int_base&lt;72, false&gt;::operator&gt;&gt;=&lt;32&gt;(ap_int_base&lt;32, true&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:988:37)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;72, false&gt;&amp; ap_int_base&lt;72, false&gt;::operator&gt;&gt;=&lt;32&gt;(ap_int_base&lt;32, false&gt; const&amp;)&apos; into &apos;ap_int_base&lt;72, false&gt;&amp; ap_int_base&lt;72, false&gt;::operator&gt;&gt;=&lt;32&gt;(ap_int_base&lt;32, true&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:993:12)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;72, false&gt;&amp; ap_int_base&lt;72, false&gt;::operator&lt;&lt;=&lt;32&gt;(ap_int_base&lt;32, false&gt; const&amp;)&apos; into &apos;ap_int_base&lt;72, false&gt;&amp; ap_int_base&lt;72, false&gt;::operator&gt;&gt;=&lt;32&gt;(ap_int_base&lt;32, true&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:991:14)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;32, false&gt;&amp; ap_int_base&lt;32, false&gt;::operator=&lt;33, true&gt;(ap_int_base&lt;33, true&gt; const&amp;)&apos; into &apos;ap_int_base&lt;72, false&gt;&amp; ap_int_base&lt;72, false&gt;::operator&gt;&gt;=&lt;32&gt;(ap_int_base&lt;32, true&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:990:10)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;32, true&gt;::operator-() const&apos; into &apos;ap_int_base&lt;72, false&gt;&amp; ap_int_base&lt;72, false&gt;::operator&gt;&gt;=&lt;32&gt;(ap_int_base&lt;32, true&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:990:12)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;32, true&gt;::ap_int_base(int)&apos; into &apos;ap_int_base&lt;72, false&gt;&amp; operator&gt;&gt;=&lt;72, false&gt;(ap_int_base&lt;72, false&gt;&amp;, int)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1727:1817)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;72, false&gt;&amp; ap_int_base&lt;72, false&gt;::operator&gt;&gt;=&lt;32&gt;(ap_int_base&lt;32, true&gt; const&amp;)&apos; into &apos;ap_int_base&lt;72, false&gt;&amp; operator&gt;&gt;=&lt;72, false&gt;(ap_int_base&lt;72, false&gt;&amp;, int)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1727:1813)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;72, false&gt;::ap_int_base(int)&apos; into &apos;ap_int_base&lt;(40) + (($_0)32), false&gt; operator,&lt;40, false&gt;(ap_int_base&lt;40, false&gt; const&amp;, int)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_ref.h:1330:214)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;72, false&gt;&amp; ap_int_base&lt;72, false&gt;::operator|=&lt;72, false&gt;(ap_int_base&lt;72, false&gt; const&amp;)&apos; into &apos;ap_int_base&lt;(40) + (($_0)32), false&gt; operator,&lt;40, false&gt;(ap_int_base&lt;40, false&gt; const&amp;, int)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_ref.h:1330:345)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;72, false&gt;&amp; operator&gt;&gt;=&lt;72, false&gt;(ap_int_base&lt;72, false&gt;&amp;, int)&apos; into &apos;ap_int_base&lt;(40) + (($_0)32), false&gt; operator,&lt;40, false&gt;(ap_int_base&lt;40, false&gt; const&amp;, int)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_ref.h:1330:328)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;72, false&gt;&amp; operator&lt;&lt;=&lt;72, false&gt;(ap_int_base&lt;72, false&gt;&amp;, int)&apos; into &apos;ap_int_base&lt;(40) + (($_0)32), false&gt; operator,&lt;40, false&gt;(ap_int_base&lt;40, false&gt; const&amp;, int)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_ref.h:1330:313)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;72, false&gt;&amp; operator&lt;&lt;=&lt;72, false&gt;(ap_int_base&lt;72, false&gt;&amp;, int)&apos; into &apos;ap_int_base&lt;(40) + (($_0)32), false&gt; operator,&lt;40, false&gt;(ap_int_base&lt;40, false&gt; const&amp;, int)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_ref.h:1330:279)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;72, false&gt;::ap_int_base&lt;40, false&gt;(ap_int_base&lt;40, false&gt; const&amp;)&apos; into &apos;ap_int_base&lt;(40) + (($_0)32), false&gt; operator,&lt;40, false&gt;(ap_int_base&lt;40, false&gt; const&amp;, int)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_ref.h:1330:265)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ssdm_int&lt;8, false&gt;::ssdm_int(unsigned char)&apos; into &apos;ap_int_base&lt;8, false&gt;::ap_int_base&lt;72, false&gt;(ap_int_base&lt;72, false&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;8, false&gt;::ap_int_base&lt;72, false&gt;(ap_int_base&lt;72, false&gt; const&amp;)&apos; into &apos;ap_uint&lt;8&gt;::ap_uint&lt;72, false&gt;(ap_int_base&lt;72, false&gt; const&amp;)&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_bit_ref&lt;8, false&gt;::ap_bit_ref(ap_int_base&lt;8, false&gt;*, int)&apos; into &apos;ap_int_base&lt;8, false&gt;::operator[](int)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1129:30)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_bit_ref&lt;8, false&gt;::operator=(bool)&apos; into &apos;top(ap_uint&lt;8&gt;, bool, bool, bool, ap_uint&lt;8&gt;, bool, bool&amp;, bool&amp;, ap_uint&lt;8&gt;&amp;)&apos; (wb_s_uart_fd/source/top.cpp:92:25)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;8, false&gt;::operator[](int)&apos; into &apos;top(ap_uint&lt;8&gt;, bool, bool, bool, ap_uint&lt;8&gt;, bool, bool&amp;, bool&amp;, ap_uint&lt;8&gt;&amp;)&apos; (wb_s_uart_fd/source/top.cpp:92:8)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;8, false&gt;::operator[](int)&apos; into &apos;top(ap_uint&lt;8&gt;, bool, bool, bool, ap_uint&lt;8&gt;, bool, bool&amp;, bool&amp;, ap_uint&lt;8&gt;&amp;)&apos; (wb_s_uart_fd/source/top.cpp:70:15)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;(40) + (($_0)32), false&gt; operator,&lt;40, false&gt;(ap_int_base&lt;40, false&gt; const&amp;, int)&apos; into &apos;top(ap_uint&lt;8&gt;, bool, bool, bool, ap_uint&lt;8&gt;, bool, bool&amp;, bool&amp;, ap_uint&lt;8&gt;&amp;)&apos; (wb_s_uart_fd/source/top.cpp:49:35)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;(8) + (($_0)32), false&gt; operator,&lt;8, false&gt;(int, ap_int_base&lt;8, false&gt; const&amp;)&apos; into &apos;top(ap_uint&lt;8&gt;, bool, bool, bool, ap_uint&lt;8&gt;, bool, bool&amp;, bool&amp;, ap_uint&lt;8&gt;&amp;)&apos; (wb_s_uart_fd/source/top.cpp:49:25)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;bool operator==&lt;8, false&gt;(ap_int_base&lt;8, false&gt; const&amp;, int)&apos; into &apos;top(ap_uint&lt;8&gt;, bool, bool, bool, ap_uint&lt;8&gt;, bool, bool&amp;, bool&amp;, ap_uint&lt;8&gt;&amp;)&apos; (wb_s_uart_fd/source/top.cpp:46:15)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_67_1&apos; is marked as complete unroll implied by the pipeline pragma (wb_s_uart_fd/source/top.cpp:67:21)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_68_2&apos; is marked as complete unroll implied by the pipeline pragma (wb_s_uart_fd/source/top.cpp:68:22)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_89_3&apos; is marked as complete unroll implied by the pipeline pragma (wb_s_uart_fd/source/top.cpp:89:21)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_90_4&apos; is marked as complete unroll implied by the pipeline pragma (wb_s_uart_fd/source/top.cpp:90:22)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_67_1&apos; (wb_s_uart_fd/source/top.cpp:67:21) in function &apos;top&apos; completely with a factor of 10 (wb_s_uart_fd/source/top.cpp:8:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_68_2&apos; (wb_s_uart_fd/source/top.cpp:68:22) in function &apos;top&apos; completely with a factor of 54 (wb_s_uart_fd/source/top.cpp:8:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_89_3&apos; (wb_s_uart_fd/source/top.cpp:89:21) in function &apos;top&apos; completely with a factor of 8 (wb_s_uart_fd/source/top.cpp:8:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_90_4&apos; (wb_s_uart_fd/source/top.cpp:90:22) in function &apos;top&apos; completely with a factor of 54 (wb_s_uart_fd/source/top.cpp:8:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 326.496 seconds; current allocated memory: 1.033 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 1.033 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.795 seconds; current allocated memory: 1.065 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.511 seconds; current allocated memory: 1.067 GB." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (wb_s_uart_fd/source/top.cpp:91:22) to (wb_s_uart_fd/source/top.cpp:106:4) in function &apos;top&apos;... converting 1136 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;top&apos; (wb_s_uart_fd/source/top.cpp:7:2)...378 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.433 seconds; current allocated memory: 1.119 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 1.119 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;top&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;top&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;top&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 1, function &apos;top&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.764 seconds; current allocated memory: 1.119 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 1.119 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;top&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;top/adr&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;top/we&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;top/cyc&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;top/stb&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;top/wb_in&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;top/rx&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;top/tx&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_871" tag="" content="Port &apos;tx&apos; with mode &apos;ap_none&apos; may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;top/ack&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_871" tag="" content="Port &apos;ack&apos; with mode &apos;ap_none&apos; may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;top/uart_out&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_871" tag="" content="Port &apos;uart_out&apos; with mode &apos;ap_none&apos; may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on function &apos;top&apos; to &apos;ap_ctrl_none&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;state&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_738" tag="" content="Port &apos;top/wb_in&apos; has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;top&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.522 seconds; current allocated memory: 1.119 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.616 seconds; current allocated memory: 1.119 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.119 GB." resolution=""/>
	<Message severity="INFO" prefix="[VHDL 208-304]" key="VHDL_304_1066" tag="" content="Generating VHDL RTL for top." resolution=""/>
	<Message severity="INFO" prefix="[VLOG 209-307]" key="VLOG_307_1067" tag="" content="Generating Verilog RTL for top." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-789]" key="HLS 200-789" tag="THROUGHPUT,VITIS_KERNEL" content="**** Estimated Fmax: 713.63 MHz" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 339.018 seconds; current allocated memory: 90.574 MB." resolution=""/>
</Messages>
