#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue May 30 21:16:00 2023
# Process ID: 14816
# Current directory: C:/Users/olafu/Desktop/SDUP/PROJEKT/Dijkstra
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3348 C:\Users\olafu\Desktop\SDUP\PROJEKT\Dijkstra\Dijkstra.xpr
# Log file: C:/Users/olafu/Desktop/SDUP/PROJEKT/Dijkstra/vivado.log
# Journal file: C:/Users/olafu/Desktop/SDUP/PROJEKT/Dijkstra\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/olafu/Desktop/SDUP/PROJEKT/Dijkstra/Dijkstra.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:44 ; elapsed = 00:00:27 . Memory (MB): peak = 865.633 ; gain = 274.125
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/olafu/Desktop/SDUP/PROJEKT/Dijkstra/Dijkstra.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'dijkstra_behav' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/olafu/Desktop/SDUP/PROJEKT/Dijkstra/Dijkstra.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dijkstra_behav_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/olafu/Desktop/SDUP/PROJEKT/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_behav.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dijkstra_behav
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/olafu/Desktop/SDUP/PROJEKT/Dijkstra/Dijkstra.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/olafu/Desktop/SDUP/PROJEKT/Dijkstra/Dijkstra.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 73cba3cd0fd142d1879a83a08d57945d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot dijkstra_behav_behav xil_defaultlib.dijkstra_behav xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-666] expression has 9 elements; expected 11 [C:/Users/olafu/Desktop/SDUP/PROJEKT/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_behav.sv:12]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/olafu/Desktop/SDUP/PROJEKT/Dijkstra/Dijkstra.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/olafu/Desktop/SDUP/PROJEKT/Dijkstra/Dijkstra.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/olafu/Desktop/SDUP/PROJEKT/Dijkstra/Dijkstra.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'dijkstra_behav' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/olafu/Desktop/SDUP/PROJEKT/Dijkstra/Dijkstra.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dijkstra_behav_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/olafu/Desktop/SDUP/PROJEKT/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_behav.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dijkstra_behav
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/olafu/Desktop/SDUP/PROJEKT/Dijkstra/Dijkstra.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 73cba3cd0fd142d1879a83a08d57945d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot dijkstra_behav_behav xil_defaultlib.dijkstra_behav xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dijkstra_behav
Compiling module xil_defaultlib.glbl
Built simulation snapshot dijkstra_behav_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/olafu/Desktop/SDUP/PROJEKT/Dijkstra/Dijkstra.sim/sim_1/behav/xsim/xsim.dir/dijkstra_behav_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue May 30 22:44:57 2023...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 866.621 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/olafu/Desktop/SDUP/PROJEKT/Dijkstra/Dijkstra.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "dijkstra_behav_behav -key {Behavioral:sim_1:Functional:dijkstra_behav} -tclbatch {dijkstra_behav.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source dijkstra_behav.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
	 distance[0] = 0
	 distance[1] = 1
	 distance[2] = 1
	 distance[3] = 2
	 distance[4] = 0
	 distance[5] = 2
	 distance[6] = 5
	 distance[7] = 4
	 distance[8] = 7
	 prev[0] = 0
	 prev[1] = 0
	 prev[2] = 0
	 prev[3] = 4
	 prev[4] = 7
	 prev[5] = 2
	 prev[6] = 7
	 prev[7] = 5
	 prev[8] = 0
xsim: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 874.828 ; gain = 8.207
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dijkstra_behav_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 874.828 ; gain = 8.207
run all
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/olafu/Desktop/SDUP/PROJEKT/Dijkstra/Dijkstra.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'dijkstra_behav' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/olafu/Desktop/SDUP/PROJEKT/Dijkstra/Dijkstra.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dijkstra_behav_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/olafu/Desktop/SDUP/PROJEKT/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_behav.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dijkstra_behav
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/olafu/Desktop/SDUP/PROJEKT/Dijkstra/Dijkstra.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 73cba3cd0fd142d1879a83a08d57945d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot dijkstra_behav_behav xil_defaultlib.dijkstra_behav xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dijkstra_behav
Compiling module xil_defaultlib.glbl
Built simulation snapshot dijkstra_behav_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/olafu/Desktop/SDUP/PROJEKT/Dijkstra/Dijkstra.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "dijkstra_behav_behav -key {Behavioral:sim_1:Functional:dijkstra_behav} -tclbatch {dijkstra_behav.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source dijkstra_behav.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
	 graph[0] = 2360832
	 graph[1] = 16777536
	 graph[2] = 16777728
	 graph[3] = 8192
	 graph[4] = 65568
	 graph[5] = 50593808
	 graph[6] = 10485769
	 graph[7] = 17472
	 graph[8] = 64
	 distance[0] = 7
	 distance[1] = 7
	 distance[2] = 7
	 distance[3] = 7
	 distance[4] = 7
	 distance[5] = 7
	 distance[6] = 7
	 distance[7] = 7
	 distance[8] = 7
	 prev[0] = 0
	 prev[1] = 0
	 prev[2] = 0
	 prev[3] = 0
	 prev[4] = 0
	 prev[5] = 0
	 prev[6] = 0
	 prev[7] = 0
	 prev[8] = 0
dupa
	 distance[0] = 0
	 distance[1] = 1
	 distance[2] = 1
	 distance[3] = 2
	 distance[4] = 0
	 distance[5] = 2
	 distance[6] = 5
	 distance[7] = 4
	 distance[8] = 7
	 prev[0] = 0
	 prev[1] = 0
	 prev[2] = 0
	 prev[3] = 4
	 prev[4] = 7
	 prev[5] = 2
	 prev[6] = 7
	 prev[7] = 5
	 prev[8] = 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dijkstra_behav_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 881.582 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/olafu/Desktop/SDUP/PROJEKT/Dijkstra/Dijkstra.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'dijkstra_behav' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/olafu/Desktop/SDUP/PROJEKT/Dijkstra/Dijkstra.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dijkstra_behav_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/olafu/Desktop/SDUP/PROJEKT/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_behav.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dijkstra_behav
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/olafu/Desktop/SDUP/PROJEKT/Dijkstra/Dijkstra.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 73cba3cd0fd142d1879a83a08d57945d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot dijkstra_behav_behav xil_defaultlib.dijkstra_behav xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dijkstra_behav
Compiling module xil_defaultlib.glbl
Built simulation snapshot dijkstra_behav_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/olafu/Desktop/SDUP/PROJEKT/Dijkstra/Dijkstra.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "dijkstra_behav_behav -key {Behavioral:sim_1:Functional:dijkstra_behav} -tclbatch {dijkstra_behav.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source dijkstra_behav.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
	 distance[0] = 0
	 distance[1] = 1
	 distance[2] = 1
	 distance[3] = 2
	 distance[4] = 0
	 distance[5] = 2
	 distance[6] = 5
	 distance[7] = 4
	 distance[8] = 6
	 prev[0] = 0
	 prev[1] = 0
	 prev[2] = 0
	 prev[3] = 4
	 prev[4] = 7
	 prev[5] = 2
	 prev[6] = 7
	 prev[7] = 5
	 prev[8] = 6
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dijkstra_behav_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 881.582 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/olafu/Desktop/SDUP/PROJEKT/Dijkstra/Dijkstra.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'dijkstra_behav' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/olafu/Desktop/SDUP/PROJEKT/Dijkstra/Dijkstra.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dijkstra_behav_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/olafu/Desktop/SDUP/PROJEKT/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_behav.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dijkstra_behav
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/olafu/Desktop/SDUP/PROJEKT/Dijkstra/Dijkstra.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 73cba3cd0fd142d1879a83a08d57945d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot dijkstra_behav_behav xil_defaultlib.dijkstra_behav xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dijkstra_behav
Compiling module xil_defaultlib.glbl
Built simulation snapshot dijkstra_behav_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/olafu/Desktop/SDUP/PROJEKT/Dijkstra/Dijkstra.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "dijkstra_behav_behav -key {Behavioral:sim_1:Functional:dijkstra_behav} -tclbatch {dijkstra_behav.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source dijkstra_behav.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
	 distance[0] = 0
	 distance[1] = 1
	 distance[2] = 1
	 distance[3] = 8
	 distance[4] = 8
	 distance[5] = 2
	 distance[6] = 5
	 distance[7] = 4
	 distance[8] = 6
	 prev[0] = 0
	 prev[1] = 0
	 prev[2] = 0
	 prev[3] = 0
	 prev[4] = 7
	 prev[5] = 2
	 prev[6] = 7
	 prev[7] = 5
	 prev[8] = 6
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dijkstra_behav_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 904.711 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/olafu/Desktop/SDUP/PROJEKT/Dijkstra/Dijkstra.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'dijkstra_behav' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/olafu/Desktop/SDUP/PROJEKT/Dijkstra/Dijkstra.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dijkstra_behav_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/olafu/Desktop/SDUP/PROJEKT/Dijkstra/Dijkstra.srcs/sources_1/new/dijkstra_behav.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dijkstra_behav
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/olafu/Desktop/SDUP/PROJEKT/Dijkstra/Dijkstra.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 73cba3cd0fd142d1879a83a08d57945d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot dijkstra_behav_behav xil_defaultlib.dijkstra_behav xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dijkstra_behav
Compiling module xil_defaultlib.glbl
Built simulation snapshot dijkstra_behav_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/olafu/Desktop/SDUP/PROJEKT/Dijkstra/Dijkstra.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "dijkstra_behav_behav -key {Behavioral:sim_1:Functional:dijkstra_behav} -tclbatch {dijkstra_behav.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source dijkstra_behav.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
	 distance[0] = 0
	 distance[1] = 5
	 distance[2] = 7
	 distance[3] = 6
	 distance[4] = 3
	 distance[5] = 5
	 distance[6] = 6
	 distance[7] = 9
	 distance[8] = 10
	 distance[9] = 15
	 distance[10] = 18
	 prev[0] = 0
	 prev[1] = 0
	 prev[2] = 1
	 prev[3] = 4
	 prev[4] = 0
	 prev[5] = 4
	 prev[6] = 5
	 prev[7] = 6
	 prev[8] = 7
	 prev[9] = 8
	 prev[10] = 9
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dijkstra_behav_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue May 30 23:59:26 2023...
