ARM GAS  /tmp/cclg3aky.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f1xx_hal_cortex.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_NVIC_SetPriorityGrouping,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_NVIC_SetPriorityGrouping
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	HAL_NVIC_SetPriorityGrouping:
  25              	.LVL0:
  26              	.LFB65:
  27              		.file 1 "base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c"
   1:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /**
   2:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   ******************************************************************************
   3:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @file    stm32f1xx_hal_cortex.c
   4:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @author  MCD Application Team
   5:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @brief   CORTEX HAL module driver.
   6:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *          This file provides firmware functions to manage the following 
   7:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *          functionalities of the CORTEX:
   8:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *           + Initialization and de-initialization functions
   9:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *           + Peripheral Control functions 
  10:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *
  11:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   @verbatim  
  12:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   ==============================================================================
  13:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****                         ##### How to use this driver #####
  14:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   ==============================================================================
  15:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
  16:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     [..]  
  17:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     *** How to configure Interrupts using CORTEX HAL driver ***
  18:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     ===========================================================
  19:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     [..]     
  20:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     This section provides functions allowing to configure the NVIC interrupts (IRQ).
  21:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     The Cortex-M3 exceptions are managed by CMSIS functions.
  22:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****    
  23:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     (#) Configure the NVIC Priority Grouping using HAL_NVIC_SetPriorityGrouping()
  24:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****         function according to the following table.
  25:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     (#) Configure the priority of the selected IRQ Channels using HAL_NVIC_SetPriority(). 
  26:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     (#) Enable the selected IRQ Channels using HAL_NVIC_EnableIRQ().
  27:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     (#) please refer to programming manual for details in how to configure priority. 
  28:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****       
  29:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****      -@- When the NVIC_PRIORITYGROUP_0 is selected, IRQ preemption is no more possible. 
  30:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****          The pending IRQ priority will be managed only by the sub priority.
  31:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****    
ARM GAS  /tmp/cclg3aky.s 			page 2


  32:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****      -@- IRQ priority order (sorted by highest to lowest priority):
  33:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****         (+@) Lowest preemption priority
  34:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****         (+@) Lowest sub priority
  35:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****         (+@) Lowest hardware priority (IRQ number)
  36:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****  
  37:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     [..]  
  38:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     *** How to configure Systick using CORTEX HAL driver ***
  39:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     ========================================================
  40:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     [..]
  41:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     Setup SysTick Timer for time base.
  42:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****            
  43:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****    (+) The HAL_SYSTICK_Config()function calls the SysTick_Config() function which
  44:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****        is a CMSIS function that:
  45:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****         (++) Configures the SysTick Reload register with value passed as function parameter.
  46:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****         (++) Configures the SysTick IRQ priority to the lowest value 0x0F.
  47:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****         (++) Resets the SysTick Counter register.
  48:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****         (++) Configures the SysTick Counter clock source to be Core Clock Source (HCLK).
  49:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****         (++) Enables the SysTick Interrupt.
  50:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****         (++) Starts the SysTick Counter.
  51:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     
  52:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****    (+) You can change the SysTick Clock source to be HCLK_Div8 by calling the macro
  53:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****        __HAL_CORTEX_SYSTICKCLK_CONFIG(SYSTICK_CLKSOURCE_HCLK_DIV8) just after the
  54:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****        HAL_SYSTICK_Config() function call. The __HAL_CORTEX_SYSTICKCLK_CONFIG() macro is defined
  55:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****        inside the stm32f1xx_hal_cortex.h file.
  56:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
  57:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****    (+) You can change the SysTick IRQ priority by calling the
  58:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****        HAL_NVIC_SetPriority(SysTick_IRQn,...) function just after the HAL_SYSTICK_Config() function
  59:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****        call. The HAL_NVIC_SetPriority() call the NVIC_SetPriority() function which is a CMSIS funct
  60:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
  61:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****    (+) To adjust the SysTick time base, use the following formula:
  62:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****                             
  63:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****        Reload Value = SysTick Counter Clock (Hz) x  Desired Time base (s)
  64:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****        (++) Reload Value is the parameter to be passed for HAL_SYSTICK_Config() function
  65:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****        (++) Reload Value should not exceed 0xFFFFFF
  66:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****    
  67:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   @endverbatim
  68:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   ******************************************************************************
  69:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @attention
  70:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *
  71:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * <h2><center>&copy; Copyright (c) 2017 STMicroelectronics.
  72:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * All rights reserved.</center></h2>
  73:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *
  74:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  75:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * the "License"; You may not use this file except in compliance with the
  76:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * License. You may obtain a copy of the License at:
  77:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *                        opensource.org/licenses/BSD-3-Clause
  78:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *
  79:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   ******************************************************************************
  80:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   */
  81:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
  82:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /* Includes ------------------------------------------------------------------*/
  83:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** #include "stm32f1xx_hal.h"
  84:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
  85:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /** @addtogroup STM32F1xx_HAL_Driver
  86:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @{
  87:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   */
  88:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
ARM GAS  /tmp/cclg3aky.s 			page 3


  89:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /** @defgroup CORTEX CORTEX
  90:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @brief CORTEX HAL module driver
  91:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @{
  92:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   */
  93:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
  94:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** #ifdef HAL_CORTEX_MODULE_ENABLED
  95:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
  96:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /* Private types -------------------------------------------------------------*/
  97:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /* Private variables ---------------------------------------------------------*/
  98:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /* Private constants ---------------------------------------------------------*/
  99:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /* Private macros ------------------------------------------------------------*/
 100:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /* Private functions ---------------------------------------------------------*/
 101:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /* Exported functions --------------------------------------------------------*/
 102:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 103:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /** @defgroup CORTEX_Exported_Functions CORTEX Exported Functions
 104:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @{
 105:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   */
 106:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 107:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 108:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /** @defgroup CORTEX_Exported_Functions_Group1 Initialization and de-initialization functions
 109:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *  @brief    Initialization and Configuration functions 
 110:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *
 111:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** @verbatim    
 112:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   ==============================================================================
 113:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****               ##### Initialization and de-initialization functions #####
 114:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   ==============================================================================
 115:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     [..]
 116:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****       This section provides the CORTEX HAL driver functions allowing to configure Interrupts
 117:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****       Systick functionalities 
 118:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 119:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** @endverbatim
 120:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @{
 121:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   */
 122:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 123:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 124:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /**
 125:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @brief  Sets the priority grouping field (preemption priority and subpriority)
 126:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         using the required unlock sequence.
 127:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @param  PriorityGroup: The priority grouping bits length. 
 128:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         This parameter can be one of the following values:
 129:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_0: 0 bits for preemption priority
 130:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *                                    4 bits for subpriority
 131:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_1: 1 bits for preemption priority
 132:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *                                    3 bits for subpriority
 133:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_2: 2 bits for preemption priority
 134:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *                                    2 bits for subpriority
 135:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_3: 3 bits for preemption priority
 136:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *                                    1 bits for subpriority
 137:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_4: 4 bits for preemption priority
 138:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *                                    0 bits for subpriority
 139:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
 140:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         The pending IRQ priority will be managed only by the subpriority. 
 141:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @retval None
 142:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   */
 143:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
 144:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** {
  28              		.loc 1 144 1 view -0
ARM GAS  /tmp/cclg3aky.s 			page 4


  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
 145:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   /* Check the parameters */
 146:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  33              		.loc 1 146 3 view .LVU1
 147:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   
 148:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
 149:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   NVIC_SetPriorityGrouping(PriorityGroup);
  34              		.loc 1 149 3 view .LVU2
  35              	.LBB32:
  36              	.LBI32:
  37              		.file 2 "base/chip/Drivers/CMSIS/Include/core_cm3.h"
   1:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /**************************************************************************//**
   2:base/chip/Drivers/CMSIS/Include/core_cm3.h ****  * @file     core_cm3.h
   3:base/chip/Drivers/CMSIS/Include/core_cm3.h ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
   4:base/chip/Drivers/CMSIS/Include/core_cm3.h ****  * @version  V5.0.8
   5:base/chip/Drivers/CMSIS/Include/core_cm3.h ****  * @date     04. June 2018
   6:base/chip/Drivers/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
   7:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /*
   8:base/chip/Drivers/CMSIS/Include/core_cm3.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:base/chip/Drivers/CMSIS/Include/core_cm3.h ****  *
  10:base/chip/Drivers/CMSIS/Include/core_cm3.h ****  * SPDX-License-Identifier: Apache-2.0
  11:base/chip/Drivers/CMSIS/Include/core_cm3.h ****  *
  12:base/chip/Drivers/CMSIS/Include/core_cm3.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:base/chip/Drivers/CMSIS/Include/core_cm3.h ****  * not use this file except in compliance with the License.
  14:base/chip/Drivers/CMSIS/Include/core_cm3.h ****  * You may obtain a copy of the License at
  15:base/chip/Drivers/CMSIS/Include/core_cm3.h ****  *
  16:base/chip/Drivers/CMSIS/Include/core_cm3.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:base/chip/Drivers/CMSIS/Include/core_cm3.h ****  *
  18:base/chip/Drivers/CMSIS/Include/core_cm3.h ****  * Unless required by applicable law or agreed to in writing, software
  19:base/chip/Drivers/CMSIS/Include/core_cm3.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:base/chip/Drivers/CMSIS/Include/core_cm3.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:base/chip/Drivers/CMSIS/Include/core_cm3.h ****  * See the License for the specific language governing permissions and
  22:base/chip/Drivers/CMSIS/Include/core_cm3.h ****  * limitations under the License.
  23:base/chip/Drivers/CMSIS/Include/core_cm3.h ****  */
  24:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
  25:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #if   defined ( __ICCARM__ )
  26:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #elif defined (__clang__)
  28:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   #pragma clang system_header   /* treat file as system include file */
  29:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #endif
  30:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
  31:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #ifndef __CORE_CM3_H_GENERIC
  32:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define __CORE_CM3_H_GENERIC
  33:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
  34:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #include <stdint.h>
  35:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
  36:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
  37:base/chip/Drivers/CMSIS/Include/core_cm3.h ****  extern "C" {
  38:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #endif
  39:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
  40:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /**
  41:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  /tmp/cclg3aky.s 			page 5


  44:base/chip/Drivers/CMSIS/Include/core_cm3.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:base/chip/Drivers/CMSIS/Include/core_cm3.h ****      Function definitions in header files are used to allow 'inlining'.
  46:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
  47:base/chip/Drivers/CMSIS/Include/core_cm3.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:base/chip/Drivers/CMSIS/Include/core_cm3.h ****      Unions are used for effective representation of core registers.
  49:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
  50:base/chip/Drivers/CMSIS/Include/core_cm3.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:base/chip/Drivers/CMSIS/Include/core_cm3.h ****      Function-like macros are used to allow more efficient code.
  52:base/chip/Drivers/CMSIS/Include/core_cm3.h ****  */
  53:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
  54:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
  55:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /*******************************************************************************
  56:base/chip/Drivers/CMSIS/Include/core_cm3.h ****  *                 CMSIS definitions
  57:base/chip/Drivers/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
  58:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /**
  59:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \ingroup Cortex_M3
  60:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   @{
  61:base/chip/Drivers/CMSIS/Include/core_cm3.h ****  */
  62:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
  63:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #include "cmsis_version.h"
  64:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
  65:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /*  CMSIS CM3 definitions */
  66:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define __CM3_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define __CM3_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16U) | \
  69:base/chip/Drivers/CMSIS/Include/core_cm3.h ****                                     __CM3_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
  71:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define __CORTEX_M                (3U)                                   /*!< Cortex-M Core */
  72:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
  73:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:base/chip/Drivers/CMSIS/Include/core_cm3.h ****     This core does not support an FPU at all
  75:base/chip/Drivers/CMSIS/Include/core_cm3.h **** */
  76:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define __FPU_USED       0U
  77:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
  78:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #if defined ( __CC_ARM )
  79:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   #if defined __TARGET_FPU_VFP
  80:base/chip/Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  81:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   #endif
  82:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
  83:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  84:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   #if defined __ARM_PCS_VFP
  85:base/chip/Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  86:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   #endif
  87:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
  88:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __GNUC__ )
  89:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
  90:base/chip/Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  91:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   #endif
  92:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
  93:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __ICCARM__ )
  94:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   #if defined __ARMVFP__
  95:base/chip/Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  96:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   #endif
  97:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
  98:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __TI_ARM__ )
  99:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   #if defined __TI_VFP_SUPPORT__
 100:base/chip/Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
ARM GAS  /tmp/cclg3aky.s 			page 6


 101:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   #endif
 102:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 103:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __TASKING__ )
 104:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   #if defined __FPU_VFP__
 105:base/chip/Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 106:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   #endif
 107:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 108:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __CSMC__ )
 109:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   #if ( __CSMC__ & 0x400U)
 110:base/chip/Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 111:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   #endif
 112:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 113:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #endif
 114:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 115:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 116:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 117:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 118:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
 119:base/chip/Drivers/CMSIS/Include/core_cm3.h **** }
 120:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #endif
 121:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 122:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #endif /* __CORE_CM3_H_GENERIC */
 123:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 124:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #ifndef __CMSIS_GENERIC
 125:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 126:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #ifndef __CORE_CM3_H_DEPENDANT
 127:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define __CORE_CM3_H_DEPENDANT
 128:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 129:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
 130:base/chip/Drivers/CMSIS/Include/core_cm3.h ****  extern "C" {
 131:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #endif
 132:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 133:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /* check device defines and use defaults */
 134:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #if defined __CHECK_DEVICE_DEFINES
 135:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   #ifndef __CM3_REV
 136:base/chip/Drivers/CMSIS/Include/core_cm3.h ****     #define __CM3_REV               0x0200U
 137:base/chip/Drivers/CMSIS/Include/core_cm3.h ****     #warning "__CM3_REV not defined in device header file; using default!"
 138:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   #endif
 139:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 140:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   #ifndef __MPU_PRESENT
 141:base/chip/Drivers/CMSIS/Include/core_cm3.h ****     #define __MPU_PRESENT             0U
 142:base/chip/Drivers/CMSIS/Include/core_cm3.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 143:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   #endif
 144:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 145:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   #ifndef __NVIC_PRIO_BITS
 146:base/chip/Drivers/CMSIS/Include/core_cm3.h ****     #define __NVIC_PRIO_BITS          3U
 147:base/chip/Drivers/CMSIS/Include/core_cm3.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 148:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   #endif
 149:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 150:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   #ifndef __Vendor_SysTickConfig
 151:base/chip/Drivers/CMSIS/Include/core_cm3.h ****     #define __Vendor_SysTickConfig    0U
 152:base/chip/Drivers/CMSIS/Include/core_cm3.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 153:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   #endif
 154:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #endif
 155:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 156:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /* IO definitions (access restrictions to peripheral registers) */
 157:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /**
ARM GAS  /tmp/cclg3aky.s 			page 7


 158:base/chip/Drivers/CMSIS/Include/core_cm3.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 159:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 160:base/chip/Drivers/CMSIS/Include/core_cm3.h ****     <strong>IO Type Qualifiers</strong> are used
 161:base/chip/Drivers/CMSIS/Include/core_cm3.h ****     \li to specify the access to peripheral variables.
 162:base/chip/Drivers/CMSIS/Include/core_cm3.h ****     \li for automatic generation of peripheral register debug information.
 163:base/chip/Drivers/CMSIS/Include/core_cm3.h **** */
 164:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
 165:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 166:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #else
 167:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 168:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #endif
 169:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 170:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 171:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 172:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /* following defines should be used for structure members */
 173:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 174:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 175:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 176:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 177:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group Cortex_M3 */
 178:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 179:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 180:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 181:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /*******************************************************************************
 182:base/chip/Drivers/CMSIS/Include/core_cm3.h ****  *                 Register Abstraction
 183:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   Core Register contain:
 184:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   - Core Register
 185:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   - Core NVIC Register
 186:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   - Core SCB Register
 187:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   - Core SysTick Register
 188:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   - Core Debug Register
 189:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   - Core MPU Register
 190:base/chip/Drivers/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
 191:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /**
 192:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 193:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 194:base/chip/Drivers/CMSIS/Include/core_cm3.h **** */
 195:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 196:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /**
 197:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
 198:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 199:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \brief      Core Register type definitions.
 200:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   @{
 201:base/chip/Drivers/CMSIS/Include/core_cm3.h ****  */
 202:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 203:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /**
 204:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 205:base/chip/Drivers/CMSIS/Include/core_cm3.h ****  */
 206:base/chip/Drivers/CMSIS/Include/core_cm3.h **** typedef union
 207:base/chip/Drivers/CMSIS/Include/core_cm3.h **** {
 208:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   struct
 209:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   {
 210:base/chip/Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved */
 211:base/chip/Drivers/CMSIS/Include/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 212:base/chip/Drivers/CMSIS/Include/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 213:base/chip/Drivers/CMSIS/Include/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 214:base/chip/Drivers/CMSIS/Include/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
ARM GAS  /tmp/cclg3aky.s 			page 8


 215:base/chip/Drivers/CMSIS/Include/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 216:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 217:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 218:base/chip/Drivers/CMSIS/Include/core_cm3.h **** } APSR_Type;
 219:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 220:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /* APSR Register Definitions */
 221:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 222:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 223:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 224:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 225:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 226:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 227:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 228:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 229:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 230:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 231:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 232:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 233:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 234:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 235:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 236:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 237:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /**
 238:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 239:base/chip/Drivers/CMSIS/Include/core_cm3.h ****  */
 240:base/chip/Drivers/CMSIS/Include/core_cm3.h **** typedef union
 241:base/chip/Drivers/CMSIS/Include/core_cm3.h **** {
 242:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   struct
 243:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   {
 244:base/chip/Drivers/CMSIS/Include/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 245:base/chip/Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 246:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 247:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 248:base/chip/Drivers/CMSIS/Include/core_cm3.h **** } IPSR_Type;
 249:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 250:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /* IPSR Register Definitions */
 251:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 252:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 253:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 254:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 255:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /**
 256:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 257:base/chip/Drivers/CMSIS/Include/core_cm3.h ****  */
 258:base/chip/Drivers/CMSIS/Include/core_cm3.h **** typedef union
 259:base/chip/Drivers/CMSIS/Include/core_cm3.h **** {
 260:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   struct
 261:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   {
 262:base/chip/Drivers/CMSIS/Include/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 263:base/chip/Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 264:base/chip/Drivers/CMSIS/Include/core_cm3.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 265:base/chip/Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved1:8;               /*!< bit: 16..23  Reserved */
 266:base/chip/Drivers/CMSIS/Include/core_cm3.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 267:base/chip/Drivers/CMSIS/Include/core_cm3.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 268:base/chip/Drivers/CMSIS/Include/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 269:base/chip/Drivers/CMSIS/Include/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 270:base/chip/Drivers/CMSIS/Include/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 271:base/chip/Drivers/CMSIS/Include/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
ARM GAS  /tmp/cclg3aky.s 			page 9


 272:base/chip/Drivers/CMSIS/Include/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 273:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 274:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 275:base/chip/Drivers/CMSIS/Include/core_cm3.h **** } xPSR_Type;
 276:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 277:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /* xPSR Register Definitions */
 278:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 279:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 280:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 281:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 282:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 283:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 284:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 285:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 286:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 287:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 288:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 289:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 290:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 291:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 292:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 293:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 294:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 295:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 296:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 297:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 298:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 299:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 300:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 301:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 302:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 303:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 304:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 305:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 306:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /**
 307:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Control Registers (CONTROL).
 308:base/chip/Drivers/CMSIS/Include/core_cm3.h ****  */
 309:base/chip/Drivers/CMSIS/Include/core_cm3.h **** typedef union
 310:base/chip/Drivers/CMSIS/Include/core_cm3.h **** {
 311:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   struct
 312:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   {
 313:base/chip/Drivers/CMSIS/Include/core_cm3.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 314:base/chip/Drivers/CMSIS/Include/core_cm3.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 315:base/chip/Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
 316:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 317:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 318:base/chip/Drivers/CMSIS/Include/core_cm3.h **** } CONTROL_Type;
 319:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 320:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /* CONTROL Register Definitions */
 321:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 322:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 323:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 324:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 325:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 326:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 327:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_CORE */
 328:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  /tmp/cclg3aky.s 			page 10


 329:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 330:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /**
 331:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
 332:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 333:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \brief      Type definitions for the NVIC Registers
 334:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   @{
 335:base/chip/Drivers/CMSIS/Include/core_cm3.h ****  */
 336:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 337:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /**
 338:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 339:base/chip/Drivers/CMSIS/Include/core_cm3.h ****  */
 340:base/chip/Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 341:base/chip/Drivers/CMSIS/Include/core_cm3.h **** {
 342:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 343:base/chip/Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[24U];
 344:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 345:base/chip/Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RSERVED1[24U];
 346:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 347:base/chip/Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[24U];
 348:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 349:base/chip/Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED3[24U];
 350:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 351:base/chip/Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED4[56U];
 352:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 353:base/chip/Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED5[644U];
 354:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 355:base/chip/Drivers/CMSIS/Include/core_cm3.h **** }  NVIC_Type;
 356:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 357:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /* Software Triggered Interrupt Register Definitions */
 358:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 359:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 360:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 361:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_NVIC */
 362:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 363:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 364:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /**
 365:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 366:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 367:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the System Control Block Registers
 368:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   @{
 369:base/chip/Drivers/CMSIS/Include/core_cm3.h ****  */
 370:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 371:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /**
 372:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the System Control Block (SCB).
 373:base/chip/Drivers/CMSIS/Include/core_cm3.h ****  */
 374:base/chip/Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 375:base/chip/Drivers/CMSIS/Include/core_cm3.h **** {
 376:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 377:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 378:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 379:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 380:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 381:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 382:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 383:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 384:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 385:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
ARM GAS  /tmp/cclg3aky.s 			page 11


 386:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 387:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 388:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 389:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 390:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 391:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 392:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 393:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 394:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 395:base/chip/Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[5U];
 396:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 397:base/chip/Drivers/CMSIS/Include/core_cm3.h **** } SCB_Type;
 398:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 399:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /* SCB CPUID Register Definitions */
 400:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 401:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 402:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 403:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 404:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 405:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 406:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 407:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 408:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 409:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 410:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 411:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 412:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 413:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 414:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 415:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 416:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 417:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 418:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 419:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 420:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 421:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 422:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 423:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 424:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 425:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 426:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 427:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 428:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 429:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 430:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 431:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 432:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 433:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 434:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 435:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 436:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 437:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 438:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 439:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 440:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 441:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 442:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  /tmp/cclg3aky.s 			page 12


 443:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 444:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 445:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 446:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /* SCB Vector Table Offset Register Definitions */
 447:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #if defined (__CM3_REV) && (__CM3_REV < 0x0201U)                   /* core r2p1 */
 448:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLBASE_Pos               29U                                            /*!< SCB 
 449:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLBASE_Msk               (1UL << SCB_VTOR_TBLBASE_Pos)                  /*!< SCB 
 450:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 451:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 452:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 453:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #else
 454:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 455:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 456:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #endif
 457:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 458:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 459:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 460:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 461:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 462:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 463:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 464:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 465:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 466:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 467:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 468:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 469:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 470:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 471:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 472:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 473:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 474:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 475:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 476:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 477:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 478:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 479:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 480:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /* SCB System Control Register Definitions */
 481:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 482:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 483:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 484:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 485:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 486:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 487:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 488:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 489:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 490:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /* SCB Configuration Control Register Definitions */
 491:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 492:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 493:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 494:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 495:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 496:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 497:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 498:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 499:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  /tmp/cclg3aky.s 			page 13


 500:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 501:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 502:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 503:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 504:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 505:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 506:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 507:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 508:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 509:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /* SCB System Handler Control and State Register Definitions */
 510:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 511:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 512:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 513:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 514:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 515:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 516:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 517:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 518:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 519:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 520:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 521:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 522:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 523:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 524:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 525:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 526:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 527:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 528:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 529:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 530:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 531:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 532:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 533:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 534:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 535:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 536:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 537:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 538:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 539:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 540:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 541:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 542:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 543:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 544:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 545:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 546:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 547:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 548:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 549:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 550:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 551:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 552:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /* SCB Configurable Fault Status Register Definitions */
 553:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 554:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 555:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 556:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
ARM GAS  /tmp/cclg3aky.s 			page 14


 557:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 558:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 559:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 560:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 561:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 562:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 563:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 564:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 565:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 566:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 567:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 568:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 569:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 570:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 571:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 572:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 573:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 574:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 575:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 576:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 577:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 578:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 579:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 580:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 581:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 582:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 583:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 584:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 585:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 586:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 587:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 588:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 589:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 590:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 591:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 592:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 593:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 594:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 595:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 596:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 597:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 598:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 599:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 600:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 601:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 602:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 603:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 604:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 605:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 606:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 607:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 608:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 609:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 610:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 611:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 612:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 613:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
ARM GAS  /tmp/cclg3aky.s 			page 15


 614:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 615:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 616:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /* SCB Hard Fault Status Register Definitions */
 617:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 618:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 619:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 620:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 621:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 622:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 623:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 624:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 625:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 626:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /* SCB Debug Fault Status Register Definitions */
 627:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 628:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 629:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 630:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 631:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 632:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 633:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 634:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 635:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 636:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 637:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 638:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 639:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 640:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 641:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 642:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_SCB */
 643:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 644:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 645:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /**
 646:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 647:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 648:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 649:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   @{
 650:base/chip/Drivers/CMSIS/Include/core_cm3.h ****  */
 651:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 652:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /**
 653:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 654:base/chip/Drivers/CMSIS/Include/core_cm3.h ****  */
 655:base/chip/Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 656:base/chip/Drivers/CMSIS/Include/core_cm3.h **** {
 657:base/chip/Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[1U];
 658:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 659:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #if defined (__CM3_REV) && (__CM3_REV >= 0x200U)
 660:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 661:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #else
 662:base/chip/Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[1U];
 663:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #endif
 664:base/chip/Drivers/CMSIS/Include/core_cm3.h **** } SCnSCB_Type;
 665:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 666:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /* Interrupt Controller Type Register Definitions */
 667:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 668:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 669:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 670:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /* Auxiliary Control Register Definitions */
ARM GAS  /tmp/cclg3aky.s 			page 16


 671:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 672:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 673:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 674:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 675:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 676:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 677:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 678:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 679:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 680:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 681:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_SCnotSCB */
 682:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 683:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 684:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /**
 685:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 686:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 687:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the System Timer Registers.
 688:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   @{
 689:base/chip/Drivers/CMSIS/Include/core_cm3.h ****  */
 690:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 691:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /**
 692:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the System Timer (SysTick).
 693:base/chip/Drivers/CMSIS/Include/core_cm3.h ****  */
 694:base/chip/Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 695:base/chip/Drivers/CMSIS/Include/core_cm3.h **** {
 696:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 697:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 698:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 699:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 700:base/chip/Drivers/CMSIS/Include/core_cm3.h **** } SysTick_Type;
 701:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 702:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /* SysTick Control / Status Register Definitions */
 703:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 704:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 705:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 706:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 707:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 708:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 709:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 710:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 711:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 712:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 713:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 714:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 715:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /* SysTick Reload Register Definitions */
 716:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 717:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 718:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 719:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /* SysTick Current Register Definitions */
 720:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 721:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 722:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 723:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /* SysTick Calibration Register Definitions */
 724:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 725:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 726:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 727:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
ARM GAS  /tmp/cclg3aky.s 			page 17


 728:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 729:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 730:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 731:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 732:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 733:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_SysTick */
 734:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 735:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 736:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /**
 737:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 738:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 739:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 740:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   @{
 741:base/chip/Drivers/CMSIS/Include/core_cm3.h ****  */
 742:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 743:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /**
 744:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 745:base/chip/Drivers/CMSIS/Include/core_cm3.h ****  */
 746:base/chip/Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 747:base/chip/Drivers/CMSIS/Include/core_cm3.h **** {
 748:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __OM  union
 749:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   {
 750:base/chip/Drivers/CMSIS/Include/core_cm3.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 751:base/chip/Drivers/CMSIS/Include/core_cm3.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 752:base/chip/Drivers/CMSIS/Include/core_cm3.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 753:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 754:base/chip/Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[864U];
 755:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 756:base/chip/Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[15U];
 757:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 758:base/chip/Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[15U];
 759:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 760:base/chip/Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED3[29U];
 761:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 762:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 763:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 764:base/chip/Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED4[43U];
 765:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 766:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 767:base/chip/Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED5[6U];
 768:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 769:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 770:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 771:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 772:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 773:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 774:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 775:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 776:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 777:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 778:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 779:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 780:base/chip/Drivers/CMSIS/Include/core_cm3.h **** } ITM_Type;
 781:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 782:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /* ITM Trace Privilege Register Definitions */
 783:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 784:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
ARM GAS  /tmp/cclg3aky.s 			page 18


 785:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 786:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /* ITM Trace Control Register Definitions */
 787:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 788:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 789:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 790:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 791:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 792:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 793:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 794:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 795:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 796:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 797:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 798:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 799:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 800:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 801:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 802:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 803:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 804:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 805:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 806:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 807:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 808:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 809:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 810:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 811:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 812:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 813:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 814:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /* ITM Integration Write Register Definitions */
 815:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 816:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 817:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 818:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /* ITM Integration Read Register Definitions */
 819:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 820:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 821:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 822:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /* ITM Integration Mode Control Register Definitions */
 823:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 824:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 825:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 826:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /* ITM Lock Status Register Definitions */
 827:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 828:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 829:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 830:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 831:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 832:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 833:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 834:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 835:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 836:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /*@}*/ /* end of group CMSIS_ITM */
 837:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 838:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 839:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /**
 840:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 841:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
ARM GAS  /tmp/cclg3aky.s 			page 19


 842:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 843:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   @{
 844:base/chip/Drivers/CMSIS/Include/core_cm3.h ****  */
 845:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 846:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /**
 847:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 848:base/chip/Drivers/CMSIS/Include/core_cm3.h ****  */
 849:base/chip/Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 850:base/chip/Drivers/CMSIS/Include/core_cm3.h **** {
 851:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 852:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 853:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 854:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 855:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 856:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 857:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 858:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 859:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 860:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 861:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 862:base/chip/Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[1U];
 863:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 864:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 865:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 866:base/chip/Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[1U];
 867:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 868:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 869:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 870:base/chip/Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[1U];
 871:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 872:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 873:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 874:base/chip/Drivers/CMSIS/Include/core_cm3.h **** } DWT_Type;
 875:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 876:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /* DWT Control Register Definitions */
 877:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 878:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 879:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 880:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 881:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 882:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 883:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 884:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 885:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 886:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 887:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 888:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 889:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 890:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 891:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 892:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 893:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 894:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 895:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 896:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 897:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 898:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
ARM GAS  /tmp/cclg3aky.s 			page 20


 899:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 900:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 901:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 902:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 903:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 904:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 905:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 906:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 907:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 908:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 909:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 910:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 911:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 912:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 913:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 914:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 915:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 916:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 917:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 918:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 919:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 920:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 921:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 922:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 923:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 924:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 925:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 926:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 927:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 928:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 929:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 930:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 931:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /* DWT CPI Count Register Definitions */
 932:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 933:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 934:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 935:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /* DWT Exception Overhead Count Register Definitions */
 936:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 937:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 938:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 939:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /* DWT Sleep Count Register Definitions */
 940:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 941:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 942:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 943:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /* DWT LSU Count Register Definitions */
 944:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
 945:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 946:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 947:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /* DWT Folded-instruction Count Register Definitions */
 948:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
 949:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
 950:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 951:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /* DWT Comparator Mask Register Definitions */
 952:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
 953:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
 954:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 955:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /* DWT Comparator Function Register Definitions */
ARM GAS  /tmp/cclg3aky.s 			page 21


 956:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
 957:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
 958:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 959:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
 960:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
 961:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 962:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
 963:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
 964:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 965:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
 966:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
 967:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 968:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
 969:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
 970:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 971:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
 972:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
 973:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 974:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
 975:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
 976:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 977:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
 978:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
 979:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 980:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
 981:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
 982:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 983:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /*@}*/ /* end of group CMSIS_DWT */
 984:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 985:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 986:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /**
 987:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 988:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
 989:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
 990:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   @{
 991:base/chip/Drivers/CMSIS/Include/core_cm3.h ****  */
 992:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 993:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /**
 994:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
 995:base/chip/Drivers/CMSIS/Include/core_cm3.h ****  */
 996:base/chip/Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 997:base/chip/Drivers/CMSIS/Include/core_cm3.h **** {
 998:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
 999:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1000:base/chip/Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[2U];
1001:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1002:base/chip/Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[55U];
1003:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1004:base/chip/Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[131U];
1005:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1006:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1007:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1008:base/chip/Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED3[759U];
1009:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1010:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1011:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1012:base/chip/Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED4[1U];
ARM GAS  /tmp/cclg3aky.s 			page 22


1013:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1014:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1015:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1016:base/chip/Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED5[39U];
1017:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1018:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1019:base/chip/Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED7[8U];
1020:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1021:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1022:base/chip/Drivers/CMSIS/Include/core_cm3.h **** } TPI_Type;
1023:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1024:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1025:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1026:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1027:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1028:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /* TPI Selected Pin Protocol Register Definitions */
1029:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1030:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1031:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1032:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /* TPI Formatter and Flush Status Register Definitions */
1033:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1034:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1035:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1036:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1037:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1038:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1039:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1040:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1041:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1042:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1043:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1044:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1045:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /* TPI Formatter and Flush Control Register Definitions */
1046:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1047:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1048:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1049:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1050:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1051:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1052:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /* TPI TRIGGER Register Definitions */
1053:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1054:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1055:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1056:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1057:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1058:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1059:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1060:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1061:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1062:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1063:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1064:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1065:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1066:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1067:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1068:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1069:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
ARM GAS  /tmp/cclg3aky.s 			page 23


1070:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1071:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1072:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1073:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1074:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1075:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1076:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1077:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1078:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /* TPI ITATBCTR2 Register Definitions */
1079:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1080:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1081:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1082:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1083:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1084:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1085:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1086:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1087:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1088:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1089:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1090:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1091:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1092:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1093:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1094:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1095:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1096:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1097:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1098:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1099:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1100:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1101:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1102:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1103:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1104:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1105:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1106:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1107:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /* TPI ITATBCTR0 Register Definitions */
1108:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1109:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1110:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1111:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1112:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1113:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1114:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /* TPI Integration Mode Control Register Definitions */
1115:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1116:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1117:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1118:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /* TPI DEVID Register Definitions */
1119:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1120:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1121:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1122:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1123:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1124:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1125:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1126:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
ARM GAS  /tmp/cclg3aky.s 			page 24


1127:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1128:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1129:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1130:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1131:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1132:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1133:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1134:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1135:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1136:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1137:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /* TPI DEVTYPE Register Definitions */
1138:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1139:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1140:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1141:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1142:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1143:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1144:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /*@}*/ /* end of group CMSIS_TPI */
1145:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1146:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1147:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1148:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /**
1149:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
1150:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1151:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1152:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   @{
1153:base/chip/Drivers/CMSIS/Include/core_cm3.h ****  */
1154:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1155:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /**
1156:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1157:base/chip/Drivers/CMSIS/Include/core_cm3.h ****  */
1158:base/chip/Drivers/CMSIS/Include/core_cm3.h **** typedef struct
1159:base/chip/Drivers/CMSIS/Include/core_cm3.h **** {
1160:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1161:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1162:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1163:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1164:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1165:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1166:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1167:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1168:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1169:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1170:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1171:base/chip/Drivers/CMSIS/Include/core_cm3.h **** } MPU_Type;
1172:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1173:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_RALIASES                  4U
1174:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1175:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /* MPU Type Register Definitions */
1176:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1177:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1178:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1179:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1180:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1181:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1182:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1183:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
ARM GAS  /tmp/cclg3aky.s 			page 25


1184:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1185:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /* MPU Control Register Definitions */
1186:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1187:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1188:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1189:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1190:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1191:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1192:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1193:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1194:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1195:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /* MPU Region Number Register Definitions */
1196:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1197:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1198:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1199:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /* MPU Region Base Address Register Definitions */
1200:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1201:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1202:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1203:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1204:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1205:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1206:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1207:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1208:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1209:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /* MPU Region Attribute and Size Register Definitions */
1210:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1211:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1212:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1213:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1214:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1215:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1216:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1217:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1218:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1219:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1220:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1221:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1222:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1223:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1224:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1225:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1226:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1227:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1228:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1229:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1230:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1231:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1232:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1233:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1234:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1235:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1236:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1237:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1238:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1239:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1240:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_MPU */
ARM GAS  /tmp/cclg3aky.s 			page 26


1241:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #endif
1242:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1243:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1244:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /**
1245:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
1246:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1247:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Core Debug Registers
1248:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   @{
1249:base/chip/Drivers/CMSIS/Include/core_cm3.h ****  */
1250:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1251:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /**
1252:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1253:base/chip/Drivers/CMSIS/Include/core_cm3.h ****  */
1254:base/chip/Drivers/CMSIS/Include/core_cm3.h **** typedef struct
1255:base/chip/Drivers/CMSIS/Include/core_cm3.h **** {
1256:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1257:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1258:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1259:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1260:base/chip/Drivers/CMSIS/Include/core_cm3.h **** } CoreDebug_Type;
1261:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1262:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /* Debug Halting Control and Status Register Definitions */
1263:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1264:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1265:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1266:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1267:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1268:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1269:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1270:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1271:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1272:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1273:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1274:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1275:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1276:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1277:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1278:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1279:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1280:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1281:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1282:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1283:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1284:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1285:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1286:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1287:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1288:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1289:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1290:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1291:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1292:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1293:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1294:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1295:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1296:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1297:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
ARM GAS  /tmp/cclg3aky.s 			page 27


1298:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1299:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /* Debug Core Register Selector Register Definitions */
1300:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1301:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1302:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1303:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1304:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1305:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1306:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /* Debug Exception and Monitor Control Register Definitions */
1307:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1308:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1309:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1310:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1311:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1312:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1313:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1314:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1315:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1316:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1317:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1318:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1319:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1320:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1321:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1322:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1323:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1324:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1325:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1326:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1327:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1328:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1329:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1330:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1331:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1332:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1333:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1334:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1335:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1336:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1337:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1338:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1339:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1340:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1341:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1342:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1343:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1344:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1345:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1346:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_CoreDebug */
1347:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1348:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1349:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /**
1350:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
1351:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1352:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1353:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   @{
1354:base/chip/Drivers/CMSIS/Include/core_cm3.h ****  */
ARM GAS  /tmp/cclg3aky.s 			page 28


1355:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1356:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /**
1357:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1358:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \param[in] field  Name of the register bit field.
1359:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1360:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \return           Masked and shifted value.
1361:base/chip/Drivers/CMSIS/Include/core_cm3.h **** */
1362:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1363:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1364:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /**
1365:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1366:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \param[in] field  Name of the register bit field.
1367:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1368:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \return           Masked and shifted bit field value.
1369:base/chip/Drivers/CMSIS/Include/core_cm3.h **** */
1370:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1371:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1372:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_core_bitfield */
1373:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1374:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1375:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /**
1376:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
1377:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_core_base     Core Definitions
1378:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \brief      Definitions for base addresses, unions, and structures.
1379:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   @{
1380:base/chip/Drivers/CMSIS/Include/core_cm3.h ****  */
1381:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1382:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /* Memory mapping of Core Hardware */
1383:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1384:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1385:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1386:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1387:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1388:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1389:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1390:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1391:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1392:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1393:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1394:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1395:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1396:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1397:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1398:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1399:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1400:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1401:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1402:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1403:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1404:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #endif
1405:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1406:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /*@} */
1407:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1408:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1409:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1410:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /*******************************************************************************
1411:base/chip/Drivers/CMSIS/Include/core_cm3.h ****  *                Hardware Abstraction Layer
ARM GAS  /tmp/cclg3aky.s 			page 29


1412:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   Core Function Interface contains:
1413:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   - Core NVIC Functions
1414:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   - Core SysTick Functions
1415:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   - Core Debug Functions
1416:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   - Core Register Access Functions
1417:base/chip/Drivers/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
1418:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /**
1419:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1420:base/chip/Drivers/CMSIS/Include/core_cm3.h **** */
1421:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1422:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1423:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1424:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /* ##########################   NVIC functions  #################################### */
1425:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /**
1426:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_Core_FunctionInterface
1427:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1428:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1429:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   @{
1430:base/chip/Drivers/CMSIS/Include/core_cm3.h ****  */
1431:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1432:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #ifdef CMSIS_NVIC_VIRTUAL
1433:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1434:base/chip/Drivers/CMSIS/Include/core_cm3.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1435:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   #endif
1436:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1437:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #else
1438:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1439:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1440:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1441:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1442:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1443:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1444:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1445:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1446:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetActive              __NVIC_GetActive
1447:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1448:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1449:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1450:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1451:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1452:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1453:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1454:base/chip/Drivers/CMSIS/Include/core_cm3.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1455:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   #endif
1456:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1457:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #else
1458:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SetVector              __NVIC_SetVector
1459:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetVector              __NVIC_GetVector
1460:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1461:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1462:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define NVIC_USER_IRQ_OFFSET          16
1463:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1464:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1465:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1466:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1467:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1468:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
ARM GAS  /tmp/cclg3aky.s 			page 30


1469:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1470:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1471:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /**
1472:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \brief   Set Priority Grouping
1473:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \details Sets the priority grouping field using the required unlock sequence.
1474:base/chip/Drivers/CMSIS/Include/core_cm3.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1475:base/chip/Drivers/CMSIS/Include/core_cm3.h ****            Only values from 0..7 are used.
1476:base/chip/Drivers/CMSIS/Include/core_cm3.h ****            In case of a conflict between priority grouping and available
1477:base/chip/Drivers/CMSIS/Include/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1478:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      PriorityGroup  Priority grouping field.
1479:base/chip/Drivers/CMSIS/Include/core_cm3.h ****  */
1480:base/chip/Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
  38              		.loc 2 1480 22 view .LVU3
  39              	.LBB33:
1481:base/chip/Drivers/CMSIS/Include/core_cm3.h **** {
1482:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   uint32_t reg_value;
  40              		.loc 2 1482 3 view .LVU4
1483:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
  41              		.loc 2 1483 3 view .LVU5
1484:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1485:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
  42              		.loc 2 1485 3 view .LVU6
  43              		.loc 2 1485 14 is_stmt 0 view .LVU7
  44 0000 074A     		ldr	r2, .L2
  45 0002 D368     		ldr	r3, [r2, #12]
  46              	.LVL1:
1486:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
  47              		.loc 2 1486 3 is_stmt 1 view .LVU8
  48              		.loc 2 1486 13 is_stmt 0 view .LVU9
  49 0004 23F4E063 		bic	r3, r3, #1792
  50              	.LVL2:
  51              		.loc 2 1486 13 view .LVU10
  52 0008 1B04     		lsls	r3, r3, #16
  53 000a 1B0C     		lsrs	r3, r3, #16
  54              	.LVL3:
1487:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   reg_value  =  (reg_value                                   |
  55              		.loc 2 1487 3 is_stmt 1 view .LVU11
1488:base/chip/Drivers/CMSIS/Include/core_cm3.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1489:base/chip/Drivers/CMSIS/Include/core_cm3.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key a
  56              		.loc 2 1489 35 is_stmt 0 view .LVU12
  57 000c 0002     		lsls	r0, r0, #8
  58              	.LVL4:
  59              		.loc 2 1489 35 view .LVU13
  60 000e 00F4E060 		and	r0, r0, #1792
1488:base/chip/Drivers/CMSIS/Include/core_cm3.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
  61              		.loc 2 1488 62 view .LVU14
  62 0012 0343     		orrs	r3, r3, r0
  63              	.LVL5:
1487:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   reg_value  =  (reg_value                                   |
  64              		.loc 2 1487 14 view .LVU15
  65 0014 43F0BF63 		orr	r3, r3, #100139008
  66 0018 43F40033 		orr	r3, r3, #131072
  67              	.LVL6:
1490:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   SCB->AIRCR =  reg_value;
  68              		.loc 2 1490 3 is_stmt 1 view .LVU16
  69              		.loc 2 1490 14 is_stmt 0 view .LVU17
  70 001c D360     		str	r3, [r2, #12]
ARM GAS  /tmp/cclg3aky.s 			page 31


  71              	.LVL7:
  72              		.loc 2 1490 14 view .LVU18
  73              	.LBE33:
  74              	.LBE32:
 150:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** }
  75              		.loc 1 150 1 view .LVU19
  76 001e 7047     		bx	lr
  77              	.L3:
  78              		.align	2
  79              	.L2:
  80 0020 00ED00E0 		.word	-536810240
  81              		.cfi_endproc
  82              	.LFE65:
  84              		.section	.text.HAL_NVIC_SetPriority,"ax",%progbits
  85              		.align	1
  86              		.global	HAL_NVIC_SetPriority
  87              		.syntax unified
  88              		.thumb
  89              		.thumb_func
  90              		.fpu softvfp
  92              	HAL_NVIC_SetPriority:
  93              	.LVL8:
  94              	.LFB66:
 151:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 152:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /**
 153:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @brief  Sets the priority of an interrupt.
 154:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @param  IRQn: External interrupt number.
 155:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 156:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 157:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @param  PreemptPriority: The preemption priority for the IRQn channel.
 158:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         This parameter can be a value between 0 and 15
 159:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         A lower priority value indicates a higher priority 
 160:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @param  SubPriority: the subpriority level for the IRQ channel.
 161:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         This parameter can be a value between 0 and 15
 162:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         A lower priority value indicates a higher priority.          
 163:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @retval None
 164:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   */
 165:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
 166:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** { 
  95              		.loc 1 166 1 is_stmt 1 view -0
  96              		.cfi_startproc
  97              		@ args = 0, pretend = 0, frame = 0
  98              		@ frame_needed = 0, uses_anonymous_args = 0
  99              		.loc 1 166 1 is_stmt 0 view .LVU21
 100 0000 00B5     		push	{lr}
 101              	.LCFI0:
 102              		.cfi_def_cfa_offset 4
 103              		.cfi_offset 14, -4
 167:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   uint32_t prioritygroup = 0x00U;
 104              		.loc 1 167 3 is_stmt 1 view .LVU22
 105              	.LVL9:
 168:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   
 169:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   /* Check the parameters */
 170:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 106              		.loc 1 170 3 view .LVU23
 171:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 107              		.loc 1 171 3 view .LVU24
ARM GAS  /tmp/cclg3aky.s 			page 32


 172:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   
 173:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   prioritygroup = NVIC_GetPriorityGrouping();
 108              		.loc 1 173 3 view .LVU25
 109              	.LBB40:
 110              	.LBI40:
1491:base/chip/Drivers/CMSIS/Include/core_cm3.h **** }
1492:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1493:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1494:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /**
1495:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Priority Grouping
1496:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1497:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1498:base/chip/Drivers/CMSIS/Include/core_cm3.h ****  */
1499:base/chip/Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
 111              		.loc 2 1499 26 view .LVU26
 112              	.LBB41:
1500:base/chip/Drivers/CMSIS/Include/core_cm3.h **** {
1501:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 113              		.loc 2 1501 3 view .LVU27
 114              		.loc 2 1501 26 is_stmt 0 view .LVU28
 115 0002 194B     		ldr	r3, .L10
 116 0004 DB68     		ldr	r3, [r3, #12]
 117              		.loc 2 1501 11 view .LVU29
 118 0006 C3F30223 		ubfx	r3, r3, #8, #3
 119              	.LVL10:
 120              		.loc 2 1501 11 view .LVU30
 121              	.LBE41:
 122              	.LBE40:
 174:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   
 175:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 123              		.loc 1 175 3 is_stmt 1 view .LVU31
 124              	.LBB42:
 125              	.LBI42:
1502:base/chip/Drivers/CMSIS/Include/core_cm3.h **** }
1503:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1504:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1505:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /**
1506:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \brief   Enable Interrupt
1507:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1508:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1509:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1510:base/chip/Drivers/CMSIS/Include/core_cm3.h ****  */
1511:base/chip/Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1512:base/chip/Drivers/CMSIS/Include/core_cm3.h **** {
1513:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1514:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   {
1515:base/chip/Drivers/CMSIS/Include/core_cm3.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1516:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   }
1517:base/chip/Drivers/CMSIS/Include/core_cm3.h **** }
1518:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1519:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1520:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /**
1521:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Interrupt Enable status
1522:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1523:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1524:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \return             0  Interrupt is not enabled.
1525:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \return             1  Interrupt is enabled.
ARM GAS  /tmp/cclg3aky.s 			page 33


1526:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1527:base/chip/Drivers/CMSIS/Include/core_cm3.h ****  */
1528:base/chip/Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1529:base/chip/Drivers/CMSIS/Include/core_cm3.h **** {
1530:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1531:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   {
1532:base/chip/Drivers/CMSIS/Include/core_cm3.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1533:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   }
1534:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   else
1535:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   {
1536:base/chip/Drivers/CMSIS/Include/core_cm3.h ****     return(0U);
1537:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   }
1538:base/chip/Drivers/CMSIS/Include/core_cm3.h **** }
1539:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1540:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1541:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /**
1542:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \brief   Disable Interrupt
1543:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1544:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1545:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1546:base/chip/Drivers/CMSIS/Include/core_cm3.h ****  */
1547:base/chip/Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1548:base/chip/Drivers/CMSIS/Include/core_cm3.h **** {
1549:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1550:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   {
1551:base/chip/Drivers/CMSIS/Include/core_cm3.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1552:base/chip/Drivers/CMSIS/Include/core_cm3.h ****     __DSB();
1553:base/chip/Drivers/CMSIS/Include/core_cm3.h ****     __ISB();
1554:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   }
1555:base/chip/Drivers/CMSIS/Include/core_cm3.h **** }
1556:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1557:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1558:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /**
1559:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Pending Interrupt
1560:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1561:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1562:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \return             0  Interrupt status is not pending.
1563:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \return             1  Interrupt status is pending.
1564:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1565:base/chip/Drivers/CMSIS/Include/core_cm3.h ****  */
1566:base/chip/Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1567:base/chip/Drivers/CMSIS/Include/core_cm3.h **** {
1568:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1569:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   {
1570:base/chip/Drivers/CMSIS/Include/core_cm3.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1571:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   }
1572:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   else
1573:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   {
1574:base/chip/Drivers/CMSIS/Include/core_cm3.h ****     return(0U);
1575:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   }
1576:base/chip/Drivers/CMSIS/Include/core_cm3.h **** }
1577:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1578:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1579:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /**
1580:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \brief   Set Pending Interrupt
1581:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1582:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
ARM GAS  /tmp/cclg3aky.s 			page 34


1583:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1584:base/chip/Drivers/CMSIS/Include/core_cm3.h ****  */
1585:base/chip/Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1586:base/chip/Drivers/CMSIS/Include/core_cm3.h **** {
1587:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1588:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   {
1589:base/chip/Drivers/CMSIS/Include/core_cm3.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1590:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   }
1591:base/chip/Drivers/CMSIS/Include/core_cm3.h **** }
1592:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1593:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1594:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /**
1595:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \brief   Clear Pending Interrupt
1596:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1597:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1598:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1599:base/chip/Drivers/CMSIS/Include/core_cm3.h ****  */
1600:base/chip/Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1601:base/chip/Drivers/CMSIS/Include/core_cm3.h **** {
1602:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1603:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   {
1604:base/chip/Drivers/CMSIS/Include/core_cm3.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1605:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   }
1606:base/chip/Drivers/CMSIS/Include/core_cm3.h **** }
1607:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1608:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1609:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /**
1610:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Active Interrupt
1611:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1612:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1613:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \return             0  Interrupt status is not active.
1614:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \return             1  Interrupt status is active.
1615:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1616:base/chip/Drivers/CMSIS/Include/core_cm3.h ****  */
1617:base/chip/Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1618:base/chip/Drivers/CMSIS/Include/core_cm3.h **** {
1619:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1620:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   {
1621:base/chip/Drivers/CMSIS/Include/core_cm3.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1622:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   }
1623:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   else
1624:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   {
1625:base/chip/Drivers/CMSIS/Include/core_cm3.h ****     return(0U);
1626:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   }
1627:base/chip/Drivers/CMSIS/Include/core_cm3.h **** }
1628:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1629:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1630:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /**
1631:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \brief   Set Interrupt Priority
1632:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1633:base/chip/Drivers/CMSIS/Include/core_cm3.h ****            The interrupt number can be positive to specify a device specific interrupt,
1634:base/chip/Drivers/CMSIS/Include/core_cm3.h ****            or negative to specify a processor exception.
1635:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Interrupt number.
1636:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \param [in]  priority  Priority to set.
1637:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \note    The priority cannot be set for every processor exception.
1638:base/chip/Drivers/CMSIS/Include/core_cm3.h ****  */
1639:base/chip/Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
ARM GAS  /tmp/cclg3aky.s 			page 35


1640:base/chip/Drivers/CMSIS/Include/core_cm3.h **** {
1641:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1642:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   {
1643:base/chip/Drivers/CMSIS/Include/core_cm3.h ****     NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1644:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   }
1645:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   else
1646:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   {
1647:base/chip/Drivers/CMSIS/Include/core_cm3.h ****     SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1648:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   }
1649:base/chip/Drivers/CMSIS/Include/core_cm3.h **** }
1650:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1651:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1652:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /**
1653:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Interrupt Priority
1654:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
1655:base/chip/Drivers/CMSIS/Include/core_cm3.h ****            The interrupt number can be positive to specify a device specific interrupt,
1656:base/chip/Drivers/CMSIS/Include/core_cm3.h ****            or negative to specify a processor exception.
1657:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \param [in]   IRQn  Interrupt number.
1658:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \return             Interrupt Priority.
1659:base/chip/Drivers/CMSIS/Include/core_cm3.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1660:base/chip/Drivers/CMSIS/Include/core_cm3.h ****  */
1661:base/chip/Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
1662:base/chip/Drivers/CMSIS/Include/core_cm3.h **** {
1663:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1664:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1665:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   {
1666:base/chip/Drivers/CMSIS/Include/core_cm3.h ****     return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
1667:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   }
1668:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   else
1669:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   {
1670:base/chip/Drivers/CMSIS/Include/core_cm3.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
1671:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   }
1672:base/chip/Drivers/CMSIS/Include/core_cm3.h **** }
1673:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1674:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1675:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /**
1676:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \brief   Encode Priority
1677:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \details Encodes the priority for an interrupt with the given priority group,
1678:base/chip/Drivers/CMSIS/Include/core_cm3.h ****            preemptive priority value, and subpriority value.
1679:base/chip/Drivers/CMSIS/Include/core_cm3.h ****            In case of a conflict between priority grouping and available
1680:base/chip/Drivers/CMSIS/Include/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1681:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \param [in]     PriorityGroup  Used priority group.
1682:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1683:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1684:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
1685:base/chip/Drivers/CMSIS/Include/core_cm3.h ****  */
1686:base/chip/Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
 126              		.loc 2 1686 26 view .LVU32
 127              	.LBB43:
1687:base/chip/Drivers/CMSIS/Include/core_cm3.h **** {
1688:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
 128              		.loc 2 1688 3 view .LVU33
1689:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   uint32_t PreemptPriorityBits;
 129              		.loc 2 1689 3 view .LVU34
1690:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   uint32_t SubPriorityBits;
 130              		.loc 2 1690 3 view .LVU35
1691:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  /tmp/cclg3aky.s 			page 36


1692:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
 131              		.loc 2 1692 3 view .LVU36
 132              		.loc 2 1692 31 is_stmt 0 view .LVU37
 133 000a C3F1070C 		rsb	ip, r3, #7
 134              		.loc 2 1692 23 view .LVU38
 135 000e BCF1040F 		cmp	ip, #4
 136 0012 28BF     		it	cs
 137 0014 4FF0040C 		movcs	ip, #4
 138              	.LVL11:
1693:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 139              		.loc 2 1693 3 is_stmt 1 view .LVU39
 140              		.loc 2 1693 44 is_stmt 0 view .LVU40
 141 0018 03F1040E 		add	lr, r3, #4
 142              		.loc 2 1693 109 view .LVU41
 143 001c BEF1060F 		cmp	lr, #6
 144 0020 18D9     		bls	.L8
 145 0022 033B     		subs	r3, r3, #3
 146              	.LVL12:
 147              	.L5:
1694:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1695:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   return (
 148              		.loc 2 1695 3 is_stmt 1 view .LVU42
1696:base/chip/Drivers/CMSIS/Include/core_cm3.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
 149              		.loc 2 1696 30 is_stmt 0 view .LVU43
 150 0024 4FF0FF3E 		mov	lr, #-1
 151              	.LVL13:
 152              		.loc 2 1696 30 view .LVU44
 153 0028 0EFA0CFC 		lsl	ip, lr, ip
 154              	.LVL14:
 155              		.loc 2 1696 30 view .LVU45
 156 002c 21EA0C01 		bic	r1, r1, ip
 157              	.LVL15:
 158              		.loc 2 1696 82 view .LVU46
 159 0030 9940     		lsls	r1, r1, r3
1697:base/chip/Drivers/CMSIS/Include/core_cm3.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 160              		.loc 2 1697 30 view .LVU47
 161 0032 0EFA03FE 		lsl	lr, lr, r3
 162 0036 22EA0E02 		bic	r2, r2, lr
 163              	.LVL16:
1696:base/chip/Drivers/CMSIS/Include/core_cm3.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
 164              		.loc 2 1696 102 view .LVU48
 165 003a 0A43     		orrs	r2, r2, r1
 166              	.LVL17:
1696:base/chip/Drivers/CMSIS/Include/core_cm3.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
 167              		.loc 2 1696 102 view .LVU49
 168              	.LBE43:
 169              	.LBE42:
 170              	.LBB45:
 171              	.LBI45:
1639:base/chip/Drivers/CMSIS/Include/core_cm3.h **** {
 172              		.loc 2 1639 22 is_stmt 1 view .LVU50
 173              	.LBB46:
1641:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   {
 174              		.loc 2 1641 3 view .LVU51
1641:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   {
 175              		.loc 2 1641 6 is_stmt 0 view .LVU52
 176 003c 0028     		cmp	r0, #0
ARM GAS  /tmp/cclg3aky.s 			page 37


 177 003e 0BDB     		blt	.L6
1643:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   }
 178              		.loc 2 1643 5 is_stmt 1 view .LVU53
1643:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   }
 179              		.loc 2 1643 48 is_stmt 0 view .LVU54
 180 0040 1201     		lsls	r2, r2, #4
 181              	.LVL18:
1643:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   }
 182              		.loc 2 1643 48 view .LVU55
 183 0042 D2B2     		uxtb	r2, r2
1643:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   }
 184              		.loc 2 1643 46 view .LVU56
 185 0044 00F16040 		add	r0, r0, #-536870912
 186              	.LVL19:
1643:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   }
 187              		.loc 2 1643 46 view .LVU57
 188 0048 00F56140 		add	r0, r0, #57600
 189 004c 80F80023 		strb	r2, [r0, #768]
 190              	.LVL20:
 191              	.L4:
1643:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   }
 192              		.loc 2 1643 46 view .LVU58
 193              	.LBE46:
 194              	.LBE45:
 176:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** }
 195              		.loc 1 176 1 view .LVU59
 196 0050 5DF804FB 		ldr	pc, [sp], #4
 197              	.LVL21:
 198              	.L8:
 199              	.LBB48:
 200              	.LBB44:
1693:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 201              		.loc 2 1693 109 view .LVU60
 202 0054 0023     		movs	r3, #0
 203              	.LVL22:
1693:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 204              		.loc 2 1693 109 view .LVU61
 205 0056 E5E7     		b	.L5
 206              	.LVL23:
 207              	.L6:
1693:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 208              		.loc 2 1693 109 view .LVU62
 209              	.LBE44:
 210              	.LBE48:
 211              	.LBB49:
 212              	.LBB47:
1647:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   }
 213              		.loc 2 1647 5 is_stmt 1 view .LVU63
1647:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   }
 214              		.loc 2 1647 32 is_stmt 0 view .LVU64
 215 0058 00F00F00 		and	r0, r0, #15
 216              	.LVL24:
1647:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   }
 217              		.loc 2 1647 48 view .LVU65
 218 005c 1201     		lsls	r2, r2, #4
 219              	.LVL25:
1647:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   }
ARM GAS  /tmp/cclg3aky.s 			page 38


 220              		.loc 2 1647 48 view .LVU66
 221 005e D2B2     		uxtb	r2, r2
1647:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   }
 222              		.loc 2 1647 46 view .LVU67
 223 0060 024B     		ldr	r3, .L10+4
 224              	.LVL26:
1647:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   }
 225              		.loc 2 1647 46 view .LVU68
 226 0062 1A54     		strb	r2, [r3, r0]
 227              	.LVL27:
1647:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   }
 228              		.loc 2 1647 46 view .LVU69
 229              	.LBE47:
 230              	.LBE49:
 231              		.loc 1 176 1 view .LVU70
 232 0064 F4E7     		b	.L4
 233              	.L11:
 234 0066 00BF     		.align	2
 235              	.L10:
 236 0068 00ED00E0 		.word	-536810240
 237 006c 14ED00E0 		.word	-536810220
 238              		.cfi_endproc
 239              	.LFE66:
 241              		.section	.text.HAL_NVIC_EnableIRQ,"ax",%progbits
 242              		.align	1
 243              		.global	HAL_NVIC_EnableIRQ
 244              		.syntax unified
 245              		.thumb
 246              		.thumb_func
 247              		.fpu softvfp
 249              	HAL_NVIC_EnableIRQ:
 250              	.LVL28:
 251              	.LFB67:
 177:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 178:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /**
 179:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @brief  Enables a device specific interrupt in the NVIC interrupt controller.
 180:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @note   To configure interrupts priority correctly, the NVIC_PriorityGroupConfig()
 181:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         function should be called before. 
 182:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 183:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 184:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 185:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @retval None
 186:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   */
 187:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
 188:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** {
 252              		.loc 1 188 1 is_stmt 1 view -0
 253              		.cfi_startproc
 254              		@ args = 0, pretend = 0, frame = 0
 255              		@ frame_needed = 0, uses_anonymous_args = 0
 256              		@ link register save eliminated.
 189:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   /* Check the parameters */
 190:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 257              		.loc 1 190 3 view .LVU72
 191:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 192:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   /* Enable interrupt */
 193:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   NVIC_EnableIRQ(IRQn);
 258              		.loc 1 193 3 view .LVU73
ARM GAS  /tmp/cclg3aky.s 			page 39


 259              	.LBB50:
 260              	.LBI50:
1511:base/chip/Drivers/CMSIS/Include/core_cm3.h **** {
 261              		.loc 2 1511 22 view .LVU74
 262              	.LBB51:
1513:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   {
 263              		.loc 2 1513 3 view .LVU75
1513:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   {
 264              		.loc 2 1513 6 is_stmt 0 view .LVU76
 265 0000 0028     		cmp	r0, #0
 266              	.LVL29:
1513:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   {
 267              		.loc 2 1513 6 view .LVU77
 268 0002 07DB     		blt	.L12
1515:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   }
 269              		.loc 2 1515 5 is_stmt 1 view .LVU78
1515:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   }
 270              		.loc 2 1515 81 is_stmt 0 view .LVU79
 271 0004 00F01F02 		and	r2, r0, #31
1515:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   }
 272              		.loc 2 1515 34 view .LVU80
 273 0008 4009     		lsrs	r0, r0, #5
1515:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   }
 274              		.loc 2 1515 45 view .LVU81
 275 000a 0123     		movs	r3, #1
 276 000c 9340     		lsls	r3, r3, r2
1515:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   }
 277              		.loc 2 1515 43 view .LVU82
 278 000e 024A     		ldr	r2, .L14
 279 0010 42F82030 		str	r3, [r2, r0, lsl #2]
 280              	.LVL30:
 281              	.L12:
1515:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   }
 282              		.loc 2 1515 43 view .LVU83
 283              	.LBE51:
 284              	.LBE50:
 194:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** }
 285              		.loc 1 194 1 view .LVU84
 286 0014 7047     		bx	lr
 287              	.L15:
 288 0016 00BF     		.align	2
 289              	.L14:
 290 0018 00E100E0 		.word	-536813312
 291              		.cfi_endproc
 292              	.LFE67:
 294              		.section	.text.HAL_NVIC_DisableIRQ,"ax",%progbits
 295              		.align	1
 296              		.global	HAL_NVIC_DisableIRQ
 297              		.syntax unified
 298              		.thumb
 299              		.thumb_func
 300              		.fpu softvfp
 302              	HAL_NVIC_DisableIRQ:
 303              	.LVL31:
 304              	.LFB68:
 195:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 196:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /**
ARM GAS  /tmp/cclg3aky.s 			page 40


 197:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @brief  Disables a device specific interrupt in the NVIC interrupt controller.
 198:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 199:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 200:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 201:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @retval None
 202:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   */
 203:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
 204:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** {
 305              		.loc 1 204 1 is_stmt 1 view -0
 306              		.cfi_startproc
 307              		@ args = 0, pretend = 0, frame = 0
 308              		@ frame_needed = 0, uses_anonymous_args = 0
 309              		@ link register save eliminated.
 205:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   /* Check the parameters */
 206:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 310              		.loc 1 206 3 view .LVU86
 207:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 208:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   /* Disable interrupt */
 209:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   NVIC_DisableIRQ(IRQn);
 311              		.loc 1 209 3 view .LVU87
 312              	.LBB58:
 313              	.LBI58:
1547:base/chip/Drivers/CMSIS/Include/core_cm3.h **** {
 314              		.loc 2 1547 22 view .LVU88
 315              	.LBB59:
1549:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   {
 316              		.loc 2 1549 3 view .LVU89
1549:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   {
 317              		.loc 2 1549 6 is_stmt 0 view .LVU90
 318 0000 0028     		cmp	r0, #0
 319              	.LVL32:
1549:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   {
 320              		.loc 2 1549 6 view .LVU91
 321 0002 0CDB     		blt	.L16
1551:base/chip/Drivers/CMSIS/Include/core_cm3.h ****     __DSB();
 322              		.loc 2 1551 5 is_stmt 1 view .LVU92
1551:base/chip/Drivers/CMSIS/Include/core_cm3.h ****     __DSB();
 323              		.loc 2 1551 81 is_stmt 0 view .LVU93
 324 0004 00F01F02 		and	r2, r0, #31
1551:base/chip/Drivers/CMSIS/Include/core_cm3.h ****     __DSB();
 325              		.loc 2 1551 34 view .LVU94
 326 0008 4009     		lsrs	r0, r0, #5
1551:base/chip/Drivers/CMSIS/Include/core_cm3.h ****     __DSB();
 327              		.loc 2 1551 45 view .LVU95
 328 000a 0123     		movs	r3, #1
 329 000c 9340     		lsls	r3, r3, r2
1551:base/chip/Drivers/CMSIS/Include/core_cm3.h ****     __DSB();
 330              		.loc 2 1551 43 view .LVU96
 331 000e 2030     		adds	r0, r0, #32
 332 0010 034A     		ldr	r2, .L18
 333 0012 42F82030 		str	r3, [r2, r0, lsl #2]
1552:base/chip/Drivers/CMSIS/Include/core_cm3.h ****     __ISB();
 334              		.loc 2 1552 5 is_stmt 1 view .LVU97
 335              	.LBB60:
 336              	.LBI60:
 337              		.file 3 "base/chip/Drivers/CMSIS/Include/cmsis_gcc.h"
   1:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
ARM GAS  /tmp/cclg3aky.s 			page 41


   2:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
ARM GAS  /tmp/cclg3aky.s 			page 42


  59:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/cclg3aky.s 			page 43


 116:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 141:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 143:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 144:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 145:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 147:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
 148:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 149:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
 150:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 151:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 152:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 153:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 154:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 155:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 156:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 157:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 158:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 159:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 160:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 161:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 162:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 163:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 164:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 165:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 166:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 167:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 168:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 169:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 170:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 171:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 172:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/cclg3aky.s 			page 44


 173:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 174:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 175:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 176:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 177:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
 178:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 179:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 180:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 181:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 182:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 183:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 184:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 185:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 186:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 187:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 188:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 189:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 190:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 191:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 192:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 193:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 194:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 195:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 196:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 197:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 198:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 200:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 201:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 202:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 203:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
 204:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 205:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 206:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 207:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 208:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 209:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 210:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 211:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 212:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 213:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 214:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 215:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 216:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 217:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
 218:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 219:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 220:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 221:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 222:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 223:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 224:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 225:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 226:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 227:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 228:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 229:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
ARM GAS  /tmp/cclg3aky.s 			page 45


 230:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 231:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               xPSR Register value
 232:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 233:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 234:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 235:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 236:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 238:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 239:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 240:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 241:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 242:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 243:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 244:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 245:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 246:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 247:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 248:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 249:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 250:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 252:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 253:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 254:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 255:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 256:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 257:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 258:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 259:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 260:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 261:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 262:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 263:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 264:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 265:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 266:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 267:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 268:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 269:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 270:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 271:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 272:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 273:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 274:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 275:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 276:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 277:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 278:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 279:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 280:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 281:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 282:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 283:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 284:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 285:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 286:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
ARM GAS  /tmp/cclg3aky.s 			page 46


 287:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 288:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 289:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 290:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 291:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 292:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 293:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 294:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 295:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 296:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 297:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 298:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 299:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 300:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 301:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 302:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 303:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 304:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 305:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 306:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 307:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 308:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 309:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 310:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 311:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 312:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 313:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 314:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 315:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 316:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 317:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 318:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 319:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 320:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 321:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 322:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 323:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 324:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 325:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 326:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 327:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 328:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 329:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 330:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 331:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 332:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 333:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 334:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 335:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 336:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 337:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 338:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 339:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 340:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 341:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 342:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 343:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
ARM GAS  /tmp/cclg3aky.s 			page 47


 344:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 345:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 346:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 347:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 348:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 349:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 350:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 352:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 353:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 354:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               SP Register value
 355:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 356:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 357:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 358:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 359:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 360:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 361:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 362:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 363:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 364:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 365:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 366:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 367:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 368:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 369:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 370:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 371:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 372:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 373:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 374:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 375:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 376:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 378:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 379:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 380:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 381:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 382:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 383:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 384:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 385:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 386:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 387:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 388:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 389:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 390:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 391:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 392:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 393:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 394:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 395:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 396:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 397:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 398:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 399:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 400:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/cclg3aky.s 			page 48


 401:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 402:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 403:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 404:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 405:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 406:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 407:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 408:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 409:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 410:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 411:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 412:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 413:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 414:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 415:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 416:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 417:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 418:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 419:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 420:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 421:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 422:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 423:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 424:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 425:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 426:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 427:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 428:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 429:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 430:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 431:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 432:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 433:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 434:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 435:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 436:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 437:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 438:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 439:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 440:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 441:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 442:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 443:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 444:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 445:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 446:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 447:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 448:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 449:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 450:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 451:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 452:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 453:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 454:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 455:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 456:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 457:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority
ARM GAS  /tmp/cclg3aky.s 			page 49


 458:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 459:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 460:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 461:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 462:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 463:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 464:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 465:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 466:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 467:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 468:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 469:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 470:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 471:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 472:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 473:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 474:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 475:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 476:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 477:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 478:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 479:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 480:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 481:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 482:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 483:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 484:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 485:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 486:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 487:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 488:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 489:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 490:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 491:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 492:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 493:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 494:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 495:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 496:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 498:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 499:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 500:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 501:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 502:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 503:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 504:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 505:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 506:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 507:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 508:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 509:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 510:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 511:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 512:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 513:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 514:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
ARM GAS  /tmp/cclg3aky.s 			page 50


 515:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 516:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 517:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 518:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 519:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 520:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 521:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 522:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 523:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 524:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 525:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 526:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 527:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 528:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 529:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 530:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 531:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 532:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 533:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 534:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 535:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 536:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 537:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 538:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 539:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 540:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 541:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 542:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 543:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 544:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 545:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 546:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 547:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 548:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 549:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 550:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 551:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 552:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 553:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 554:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 555:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 556:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 557:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 558:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 559:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 560:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 561:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 562:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 563:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 564:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 565:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 566:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 567:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 568:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 569:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 570:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 571:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
ARM GAS  /tmp/cclg3aky.s 			page 51


 572:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 573:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 574:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 575:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 576:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 577:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 578:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 579:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 580:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 581:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 582:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 583:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 584:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 585:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 586:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 587:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 588:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   
 589:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 590:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 591:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 592:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 593:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 594:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 595:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 596:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 597:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 598:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 599:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 600:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 601:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 602:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 603:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 604:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 605:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 606:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 607:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 608:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 609:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 610:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 611:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 612:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 613:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 614:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 615:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 616:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 617:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 618:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 619:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 620:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 621:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 622:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 623:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 624:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 625:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 626:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 627:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 628:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/cclg3aky.s 			page 52


 629:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 630:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 631:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 632:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 633:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   
 634:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 635:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 636:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 637:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 638:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 639:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 640:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 641:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 642:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 643:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 644:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 645:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 646:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 647:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 648:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 649:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 650:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 651:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 652:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 654:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 655:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 656:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 657:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 658:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 659:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 660:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 661:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 662:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 663:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 664:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 665:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 666:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 667:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 668:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 669:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 670:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 671:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 672:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 673:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 674:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 675:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 676:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 677:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 678:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 679:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 680:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 681:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 682:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 683:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 684:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 685:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
ARM GAS  /tmp/cclg3aky.s 			page 53


 686:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 687:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 688:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 689:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 690:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 691:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 692:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 693:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 694:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 695:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 696:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 697:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 698:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 699:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 700:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 701:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 702:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 703:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 704:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 705:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 706:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 707:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 708:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 709:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 710:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 711:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 712:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 713:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 714:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 715:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 716:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 717:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 718:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 719:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 720:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 721:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 722:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 723:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 724:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 725:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 726:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 727:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 728:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 729:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 730:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 731:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 732:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 733:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 734:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 735:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 736:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 737:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 738:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 739:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 740:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 741:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 742:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/cclg3aky.s 			page 54


 743:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 744:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 745:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 746:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 747:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 748:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 749:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 750:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 751:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 752:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 753:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 754:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 755:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 756:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 757:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 758:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 759:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 760:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 761:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 762:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 763:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 764:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 765:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 766:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 767:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 768:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 769:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 770:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 771:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 772:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 773:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 774:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 775:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 776:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 777:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 778:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 779:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 780:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 781:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 782:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(0U);
 783:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 784:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 785:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 786:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 787:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 788:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 789:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 790:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 791:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 792:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 793:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 794:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 795:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 796:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 797:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 798:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 799:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
ARM GAS  /tmp/cclg3aky.s 			page 55


 800:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 801:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 802:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 803:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 804:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 805:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)fpscr;
 806:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 807:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 808:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 809:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 810:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 811:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 812:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 813:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 814:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 815:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 816:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 817:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** */
 818:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 819:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 820:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 821:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 822:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 823:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 824:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 825:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 826:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 827:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 828:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 829:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 830:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 831:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 832:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 833:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 834:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 835:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 836:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 837:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 838:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 839:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 840:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 841:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 842:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 843:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 844:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 845:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 846:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 847:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 848:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 849:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 850:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 851:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 852:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 853:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 854:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 855:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 856:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  /tmp/cclg3aky.s 			page 56


 857:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 858:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 859:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 860:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 861:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 862:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 863:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 864:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 865:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 866:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 867:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 868:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 869:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 870:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 871:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 872:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 873:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 874:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 875:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 876:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 877:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 338              		.loc 3 877 27 view .LVU98
 339              	.LBB61:
 878:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 879:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 340              		.loc 3 879 3 view .LVU99
 341              		.syntax unified
 342              	@ 879 "base/chip/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 343 0016 BFF34F8F 		dsb 0xF
 344              	@ 0 "" 2
 345              		.thumb
 346              		.syntax unified
 347              	.LBE61:
 348              	.LBE60:
1553:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   }
 349              		.loc 2 1553 5 view .LVU100
 350              	.LBB62:
 351              	.LBI62:
 866:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 352              		.loc 3 866 27 view .LVU101
 353              	.LBB63:
 868:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 354              		.loc 3 868 3 view .LVU102
 355              		.syntax unified
 356              	@ 868 "base/chip/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 357 001a BFF36F8F 		isb 0xF
 358              	@ 0 "" 2
 359              	.LVL33:
 360              		.thumb
 361              		.syntax unified
 362              	.L16:
 868:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 363              		.loc 3 868 3 is_stmt 0 view .LVU103
 364              	.LBE63:
 365              	.LBE62:
 366              	.LBE59:
 367              	.LBE58:
ARM GAS  /tmp/cclg3aky.s 			page 57


 210:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** }
 368              		.loc 1 210 1 view .LVU104
 369 001e 7047     		bx	lr
 370              	.L19:
 371              		.align	2
 372              	.L18:
 373 0020 00E100E0 		.word	-536813312
 374              		.cfi_endproc
 375              	.LFE68:
 377              		.section	.text.HAL_NVIC_SystemReset,"ax",%progbits
 378              		.align	1
 379              		.global	HAL_NVIC_SystemReset
 380              		.syntax unified
 381              		.thumb
 382              		.thumb_func
 383              		.fpu softvfp
 385              	HAL_NVIC_SystemReset:
 386              	.LFB69:
 211:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 212:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /**
 213:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @brief  Initiates a system reset request to reset the MCU.
 214:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @retval None
 215:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   */
 216:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** void HAL_NVIC_SystemReset(void)
 217:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** {
 387              		.loc 1 217 1 is_stmt 1 view -0
 388              		.cfi_startproc
 389              		@ Volatile: function does not return.
 390              		@ args = 0, pretend = 0, frame = 0
 391              		@ frame_needed = 0, uses_anonymous_args = 0
 392              		@ link register save eliminated.
 218:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   /* System Reset */
 219:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   NVIC_SystemReset();
 393              		.loc 1 219 3 view .LVU106
 394              	.LBB70:
 395              	.LBI70:
1698:base/chip/Drivers/CMSIS/Include/core_cm3.h ****          );
1699:base/chip/Drivers/CMSIS/Include/core_cm3.h **** }
1700:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1701:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1702:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /**
1703:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \brief   Decode Priority
1704:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \details Decodes an interrupt priority value with a given priority group to
1705:base/chip/Drivers/CMSIS/Include/core_cm3.h ****            preemptive priority value and subpriority value.
1706:base/chip/Drivers/CMSIS/Include/core_cm3.h ****            In case of a conflict between priority grouping and available
1707:base/chip/Drivers/CMSIS/Include/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1708:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
1709:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \param [in]     PriorityGroup  Used priority group.
1710:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
1711:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
1712:base/chip/Drivers/CMSIS/Include/core_cm3.h ****  */
1713:base/chip/Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
1714:base/chip/Drivers/CMSIS/Include/core_cm3.h **** {
1715:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1716:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   uint32_t PreemptPriorityBits;
1717:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   uint32_t SubPriorityBits;
1718:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  /tmp/cclg3aky.s 			page 58


1719:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1720:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1721:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1722:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
1723:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
1724:base/chip/Drivers/CMSIS/Include/core_cm3.h **** }
1725:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1726:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1727:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /**
1728:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \brief   Set Interrupt Vector
1729:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \details Sets an interrupt vector in SRAM based interrupt vector table.
1730:base/chip/Drivers/CMSIS/Include/core_cm3.h ****            The interrupt number can be positive to specify a device specific interrupt,
1731:base/chip/Drivers/CMSIS/Include/core_cm3.h ****            or negative to specify a processor exception.
1732:base/chip/Drivers/CMSIS/Include/core_cm3.h ****            VTOR must been relocated to SRAM before.
1733:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \param [in]   IRQn      Interrupt number
1734:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \param [in]   vector    Address of interrupt handler function
1735:base/chip/Drivers/CMSIS/Include/core_cm3.h ****  */
1736:base/chip/Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
1737:base/chip/Drivers/CMSIS/Include/core_cm3.h **** {
1738:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1739:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
1740:base/chip/Drivers/CMSIS/Include/core_cm3.h **** }
1741:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1742:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1743:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /**
1744:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Interrupt Vector
1745:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \details Reads an interrupt vector from interrupt vector table.
1746:base/chip/Drivers/CMSIS/Include/core_cm3.h ****            The interrupt number can be positive to specify a device specific interrupt,
1747:base/chip/Drivers/CMSIS/Include/core_cm3.h ****            or negative to specify a processor exception.
1748:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \param [in]   IRQn      Interrupt number.
1749:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \return                 Address of interrupt handler function
1750:base/chip/Drivers/CMSIS/Include/core_cm3.h ****  */
1751:base/chip/Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
1752:base/chip/Drivers/CMSIS/Include/core_cm3.h **** {
1753:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1754:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
1755:base/chip/Drivers/CMSIS/Include/core_cm3.h **** }
1756:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1757:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1758:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /**
1759:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \brief   System Reset
1760:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \details Initiates a system reset request to reset the MCU.
1761:base/chip/Drivers/CMSIS/Include/core_cm3.h ****  */
1762:base/chip/Drivers/CMSIS/Include/core_cm3.h **** __NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
 396              		.loc 2 1762 34 view .LVU107
 397              	.LBB71:
1763:base/chip/Drivers/CMSIS/Include/core_cm3.h **** {
1764:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __DSB();                                                          /* Ensure all outstanding memor
 398              		.loc 2 1764 3 view .LVU108
 399              	.LBB72:
 400              	.LBI72:
 877:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 401              		.loc 3 877 27 view .LVU109
 402              	.LBB73:
 403              		.loc 3 879 3 view .LVU110
 404              		.syntax unified
 405              	@ 879 "base/chip/Drivers/CMSIS/Include/cmsis_gcc.h" 1
ARM GAS  /tmp/cclg3aky.s 			page 59


 406 0000 BFF34F8F 		dsb 0xF
 407              	@ 0 "" 2
 408              		.thumb
 409              		.syntax unified
 410              	.LBE73:
 411              	.LBE72:
1765:base/chip/Drivers/CMSIS/Include/core_cm3.h ****                                                                        buffered write are completed
1766:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 412              		.loc 2 1766 3 view .LVU111
1767:base/chip/Drivers/CMSIS/Include/core_cm3.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 413              		.loc 2 1767 32 is_stmt 0 view .LVU112
 414 0004 0549     		ldr	r1, .L22
 415 0006 CA68     		ldr	r2, [r1, #12]
 416              		.loc 2 1767 40 view .LVU113
 417 0008 02F4E062 		and	r2, r2, #1792
1766:base/chip/Drivers/CMSIS/Include/core_cm3.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 418              		.loc 2 1766 17 view .LVU114
 419 000c 044B     		ldr	r3, .L22+4
 420 000e 1343     		orrs	r3, r3, r2
1766:base/chip/Drivers/CMSIS/Include/core_cm3.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 421              		.loc 2 1766 15 view .LVU115
 422 0010 CB60     		str	r3, [r1, #12]
1768:base/chip/Drivers/CMSIS/Include/core_cm3.h ****                             SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchange
1769:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   __DSB();                                                          /* Ensure completion of memory 
 423              		.loc 2 1769 3 is_stmt 1 view .LVU116
 424              	.LBB74:
 425              	.LBI74:
 877:base/chip/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 426              		.loc 3 877 27 view .LVU117
 427              	.LBB75:
 428              		.loc 3 879 3 view .LVU118
 429              		.syntax unified
 430              	@ 879 "base/chip/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 431 0012 BFF34F8F 		dsb 0xF
 432              	@ 0 "" 2
 433              		.thumb
 434              		.syntax unified
 435              	.L21:
 436              	.LBE75:
 437              	.LBE74:
1770:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1771:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   for(;;)                                                           /* wait until reset */
 438              		.loc 2 1771 3 view .LVU119
1772:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   {
1773:base/chip/Drivers/CMSIS/Include/core_cm3.h ****     __NOP();
 439              		.loc 2 1773 5 view .LVU120
 440              		.syntax unified
 441              	@ 1773 "base/chip/Drivers/CMSIS/Include/core_cm3.h" 1
 442 0016 00BF     		nop
 443              	@ 0 "" 2
1771:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   {
 444              		.loc 2 1771 3 view .LVU121
 445              		.thumb
 446              		.syntax unified
 447 0018 FDE7     		b	.L21
 448              	.L23:
 449 001a 00BF     		.align	2
ARM GAS  /tmp/cclg3aky.s 			page 60


 450              	.L22:
 451 001c 00ED00E0 		.word	-536810240
 452 0020 0400FA05 		.word	100270084
 453              	.LBE71:
 454              	.LBE70:
 455              		.cfi_endproc
 456              	.LFE69:
 458              		.section	.text.HAL_SYSTICK_Config,"ax",%progbits
 459              		.align	1
 460              		.global	HAL_SYSTICK_Config
 461              		.syntax unified
 462              		.thumb
 463              		.thumb_func
 464              		.fpu softvfp
 466              	HAL_SYSTICK_Config:
 467              	.LVL34:
 468              	.LFB70:
 220:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** }
 221:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 222:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /**
 223:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @brief  Initializes the System Timer and its interrupt, and starts the System Tick Timer.
 224:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         Counter is in free running mode to generate periodic interrupts.
 225:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
 226:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @retval status:  - 0  Function succeeded.
 227:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *                  - 1  Function failed.
 228:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   */
 229:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
 230:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** {
 469              		.loc 1 230 1 view -0
 470              		.cfi_startproc
 471              		@ args = 0, pretend = 0, frame = 0
 472              		@ frame_needed = 0, uses_anonymous_args = 0
 473              		@ link register save eliminated.
 231:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****    return SysTick_Config(TicksNumb);
 474              		.loc 1 231 4 view .LVU123
 475              	.LBB76:
 476              	.LBI76:
1774:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   }
1775:base/chip/Drivers/CMSIS/Include/core_cm3.h **** }
1776:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1777:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /*@} end of CMSIS_Core_NVICFunctions */
1778:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1779:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /* ##########################  MPU functions  #################################### */
1780:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1781:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1782:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1783:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #include "mpu_armv7.h"
1784:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1785:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #endif
1786:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1787:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /* ##########################  FPU functions  #################################### */
1788:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /**
1789:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_Core_FunctionInterface
1790:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_Core_FpuFunctions FPU Functions
1791:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \brief    Function that provides FPU type.
1792:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   @{
1793:base/chip/Drivers/CMSIS/Include/core_cm3.h ****  */
ARM GAS  /tmp/cclg3aky.s 			page 61


1794:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1795:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /**
1796:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \brief   get FPU type
1797:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \details returns the FPU type
1798:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \returns
1799:base/chip/Drivers/CMSIS/Include/core_cm3.h ****    - \b  0: No FPU
1800:base/chip/Drivers/CMSIS/Include/core_cm3.h ****    - \b  1: Single precision FPU
1801:base/chip/Drivers/CMSIS/Include/core_cm3.h ****    - \b  2: Double + Single precision FPU
1802:base/chip/Drivers/CMSIS/Include/core_cm3.h ****  */
1803:base/chip/Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t SCB_GetFPUType(void)
1804:base/chip/Drivers/CMSIS/Include/core_cm3.h **** {
1805:base/chip/Drivers/CMSIS/Include/core_cm3.h ****     return 0U;           /* No FPU */
1806:base/chip/Drivers/CMSIS/Include/core_cm3.h **** }
1807:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1808:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1809:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /*@} end of CMSIS_Core_FpuFunctions */
1810:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1811:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1812:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1813:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /* ##################################    SysTick function  ########################################
1814:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /**
1815:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_Core_FunctionInterface
1816:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
1817:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \brief    Functions that configure the System.
1818:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   @{
1819:base/chip/Drivers/CMSIS/Include/core_cm3.h ****  */
1820:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1821:base/chip/Drivers/CMSIS/Include/core_cm3.h **** #if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
1822:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1823:base/chip/Drivers/CMSIS/Include/core_cm3.h **** /**
1824:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \brief   System Tick Configuration
1825:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
1826:base/chip/Drivers/CMSIS/Include/core_cm3.h ****            Counter is in free running mode to generate periodic interrupts.
1827:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \param [in]  ticks  Number of ticks between two interrupts.
1828:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \return          0  Function succeeded.
1829:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \return          1  Function failed.
1830:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
1831:base/chip/Drivers/CMSIS/Include/core_cm3.h ****            function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.
1832:base/chip/Drivers/CMSIS/Include/core_cm3.h ****            must contain a vendor-specific implementation of this function.
1833:base/chip/Drivers/CMSIS/Include/core_cm3.h ****  */
1834:base/chip/Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
 477              		.loc 2 1834 26 view .LVU124
 478              	.LBB77:
1835:base/chip/Drivers/CMSIS/Include/core_cm3.h **** {
1836:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 479              		.loc 2 1836 3 view .LVU125
 480              		.loc 2 1836 14 is_stmt 0 view .LVU126
 481 0000 0138     		subs	r0, r0, #1
 482              	.LVL35:
 483              		.loc 2 1836 6 view .LVU127
 484 0002 B0F1807F 		cmp	r0, #16777216
 485 0006 0BD2     		bcs	.L26
1837:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   {
1838:base/chip/Drivers/CMSIS/Include/core_cm3.h ****     return (1UL);                                                   /* Reload value impossible */
1839:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   }
1840:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
1841:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
ARM GAS  /tmp/cclg3aky.s 			page 62


 486              		.loc 2 1841 3 is_stmt 1 view .LVU128
 487              		.loc 2 1841 18 is_stmt 0 view .LVU129
 488 0008 4FF0E023 		mov	r3, #-536813568
 489 000c 5861     		str	r0, [r3, #20]
1842:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Int
 490              		.loc 2 1842 3 is_stmt 1 view .LVU130
 491              	.LVL36:
 492              	.LBB78:
 493              	.LBI78:
1639:base/chip/Drivers/CMSIS/Include/core_cm3.h **** {
 494              		.loc 2 1639 22 view .LVU131
 495              	.LBB79:
1641:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   {
 496              		.loc 2 1641 3 view .LVU132
1647:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   }
 497              		.loc 2 1647 5 view .LVU133
1647:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   }
 498              		.loc 2 1647 46 is_stmt 0 view .LVU134
 499 000e 054A     		ldr	r2, .L27
 500 0010 F021     		movs	r1, #240
 501 0012 82F82310 		strb	r1, [r2, #35]
 502              	.LVL37:
1647:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   }
 503              		.loc 2 1647 46 view .LVU135
 504              	.LBE79:
 505              	.LBE78:
1843:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Val
 506              		.loc 2 1843 3 is_stmt 1 view .LVU136
 507              		.loc 2 1843 18 is_stmt 0 view .LVU137
 508 0016 0020     		movs	r0, #0
 509              	.LVL38:
 510              		.loc 2 1843 18 view .LVU138
 511 0018 9861     		str	r0, [r3, #24]
1844:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 512              		.loc 2 1844 3 is_stmt 1 view .LVU139
 513              		.loc 2 1844 18 is_stmt 0 view .LVU140
 514 001a 0722     		movs	r2, #7
 515 001c 1A61     		str	r2, [r3, #16]
1845:base/chip/Drivers/CMSIS/Include/core_cm3.h ****                    SysTick_CTRL_TICKINT_Msk   |
1846:base/chip/Drivers/CMSIS/Include/core_cm3.h ****                    SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTi
1847:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   return (0UL);                                                     /* Function successful */
 516              		.loc 2 1847 3 is_stmt 1 view .LVU141
 517              		.loc 2 1847 10 is_stmt 0 view .LVU142
 518 001e 7047     		bx	lr
 519              	.L26:
1838:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   }
 520              		.loc 2 1838 12 view .LVU143
 521 0020 0120     		movs	r0, #1
 522              	.LVL39:
1838:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   }
 523              		.loc 2 1838 12 view .LVU144
 524              	.LBE77:
 525              	.LBE76:
 232:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** }
 526              		.loc 1 232 1 view .LVU145
 527 0022 7047     		bx	lr
 528              	.L28:
ARM GAS  /tmp/cclg3aky.s 			page 63


 529              		.align	2
 530              	.L27:
 531 0024 00ED00E0 		.word	-536810240
 532              		.cfi_endproc
 533              	.LFE70:
 535              		.section	.text.HAL_NVIC_GetPriorityGrouping,"ax",%progbits
 536              		.align	1
 537              		.global	HAL_NVIC_GetPriorityGrouping
 538              		.syntax unified
 539              		.thumb
 540              		.thumb_func
 541              		.fpu softvfp
 543              	HAL_NVIC_GetPriorityGrouping:
 544              	.LFB71:
 233:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /**
 234:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @}
 235:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   */
 236:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 237:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /** @defgroup CORTEX_Exported_Functions_Group2 Peripheral Control functions
 238:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *  @brief   Cortex control functions 
 239:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *
 240:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** @verbatim   
 241:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   ==============================================================================
 242:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****                       ##### Peripheral Control functions #####
 243:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   ==============================================================================
 244:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     [..]
 245:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****       This subsection provides a set of functions allowing to control the CORTEX
 246:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****       (NVIC, SYSTICK, MPU) functionalities. 
 247:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****  
 248:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****       
 249:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** @endverbatim
 250:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @{
 251:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   */
 252:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 253:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** #if (__MPU_PRESENT == 1U)
 254:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /**
 255:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @brief  Disables the MPU
 256:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @retval None
 257:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   */
 258:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** void HAL_MPU_Disable(void)
 259:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** {
 260:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   /* Make sure outstanding transfers are done */
 261:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   __DMB();
 262:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 263:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   /* Disable fault exceptions */
 264:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 265:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   
 266:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   /* Disable the MPU and clear the control register*/
 267:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   MPU->CTRL = 0U;
 268:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** }
 269:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 270:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /**
 271:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @brief  Enable the MPU.
 272:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @param  MPU_Control: Specifies the control mode of the MPU during hard fault, 
 273:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *          NMI, FAULTMASK and privileged access to the default memory 
 274:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *          This parameter can be one of the following values:
 275:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *            @arg MPU_HFNMI_PRIVDEF_NONE
ARM GAS  /tmp/cclg3aky.s 			page 64


 276:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *            @arg MPU_HARDFAULT_NMI
 277:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *            @arg MPU_PRIVILEGED_DEFAULT
 278:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *            @arg MPU_HFNMI_PRIVDEF
 279:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @retval None
 280:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   */
 281:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** void HAL_MPU_Enable(uint32_t MPU_Control)
 282:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** {
 283:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   /* Enable the MPU */
 284:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 285:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   
 286:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   /* Enable fault exceptions */
 287:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 288:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   
 289:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   /* Ensure MPU setting take effects */
 290:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   __DSB();
 291:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   __ISB();
 292:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** }
 293:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 294:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /**
 295:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @brief  Initializes and configures the Region and the memory to be protected.
 296:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @param  MPU_Init: Pointer to a MPU_Region_InitTypeDef structure that contains
 297:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *                the initialization and configuration information.
 298:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @retval None
 299:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   */
 300:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
 301:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** {
 302:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   /* Check the parameters */
 303:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
 304:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));
 305:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 306:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   /* Set the Region number */
 307:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   MPU->RNR = MPU_Init->Number;
 308:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 309:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   if ((MPU_Init->Enable) != RESET)
 310:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   {
 311:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     /* Check the parameters */
 312:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     assert_param(IS_MPU_INSTRUCTION_ACCESS(MPU_Init->DisableExec));
 313:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     assert_param(IS_MPU_REGION_PERMISSION_ATTRIBUTE(MPU_Init->AccessPermission));
 314:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     assert_param(IS_MPU_TEX_LEVEL(MPU_Init->TypeExtField));
 315:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     assert_param(IS_MPU_ACCESS_SHAREABLE(MPU_Init->IsShareable));
 316:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable));
 317:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
 318:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
 319:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));
 320:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     
 321:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     MPU->RBAR = MPU_Init->BaseAddress;
 322:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 323:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 324:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 325:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 326:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 327:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 328:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 329:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 330:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 331:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   }
 332:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   else
ARM GAS  /tmp/cclg3aky.s 			page 65


 333:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   {
 334:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     MPU->RBAR = 0x00U;
 335:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     MPU->RASR = 0x00U;
 336:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   }
 337:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** }
 338:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** #endif /* __MPU_PRESENT */
 339:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 340:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /**
 341:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @brief  Gets the priority grouping field from the NVIC Interrupt Controller.
 342:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @retval Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field)
 343:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   */
 344:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** uint32_t HAL_NVIC_GetPriorityGrouping(void)
 345:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** {
 545              		.loc 1 345 1 is_stmt 1 view -0
 546              		.cfi_startproc
 547              		@ args = 0, pretend = 0, frame = 0
 548              		@ frame_needed = 0, uses_anonymous_args = 0
 549              		@ link register save eliminated.
 346:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   /* Get the PRIGROUP[10:8] field value */
 347:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   return NVIC_GetPriorityGrouping();
 550              		.loc 1 347 3 view .LVU147
 551              	.LBB80:
 552              	.LBI80:
1499:base/chip/Drivers/CMSIS/Include/core_cm3.h **** {
 553              		.loc 2 1499 26 view .LVU148
 554              	.LBB81:
1501:base/chip/Drivers/CMSIS/Include/core_cm3.h **** }
 555              		.loc 2 1501 3 view .LVU149
1501:base/chip/Drivers/CMSIS/Include/core_cm3.h **** }
 556              		.loc 2 1501 26 is_stmt 0 view .LVU150
 557 0000 024B     		ldr	r3, .L30
 558 0002 D868     		ldr	r0, [r3, #12]
 559              	.LBE81:
 560              	.LBE80:
 348:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** }
 561              		.loc 1 348 1 view .LVU151
 562 0004 C0F30220 		ubfx	r0, r0, #8, #3
 563 0008 7047     		bx	lr
 564              	.L31:
 565 000a 00BF     		.align	2
 566              	.L30:
 567 000c 00ED00E0 		.word	-536810240
 568              		.cfi_endproc
 569              	.LFE71:
 571              		.section	.text.HAL_NVIC_GetPriority,"ax",%progbits
 572              		.align	1
 573              		.global	HAL_NVIC_GetPriority
 574              		.syntax unified
 575              		.thumb
 576              		.thumb_func
 577              		.fpu softvfp
 579              	HAL_NVIC_GetPriority:
 580              	.LVL40:
 581              	.LFB72:
 349:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 350:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /**
 351:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @brief  Gets the priority of an interrupt.
ARM GAS  /tmp/cclg3aky.s 			page 66


 352:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @param  IRQn: External interrupt number.
 353:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 354:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 355:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @param   PriorityGroup: the priority grouping bits length.
 356:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         This parameter can be one of the following values:
 357:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_0: 0 bits for preemption priority
 358:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *                                      4 bits for subpriority
 359:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_1: 1 bits for preemption priority
 360:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *                                      3 bits for subpriority
 361:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_2: 2 bits for preemption priority
 362:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *                                      2 bits for subpriority
 363:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_3: 3 bits for preemption priority
 364:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *                                      1 bits for subpriority
 365:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_4: 4 bits for preemption priority
 366:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *                                      0 bits for subpriority
 367:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @param  pPreemptPriority: Pointer on the Preemptive priority value (starting from 0).
 368:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @param  pSubPriority: Pointer on the Subpriority value (starting from 0).
 369:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @retval None
 370:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   */
 371:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** void HAL_NVIC_GetPriority(IRQn_Type IRQn, uint32_t PriorityGroup, uint32_t *pPreemptPriority, uint3
 372:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** {
 582              		.loc 1 372 1 is_stmt 1 view -0
 583              		.cfi_startproc
 584              		@ args = 0, pretend = 0, frame = 0
 585              		@ frame_needed = 0, uses_anonymous_args = 0
 586              		.loc 1 372 1 is_stmt 0 view .LVU153
 587 0000 10B5     		push	{r4, lr}
 588              	.LCFI1:
 589              		.cfi_def_cfa_offset 8
 590              		.cfi_offset 4, -8
 591              		.cfi_offset 14, -4
 373:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   /* Check the parameters */
 374:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 592              		.loc 1 374 3 is_stmt 1 view .LVU154
 375:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****  /* Get priority for Cortex-M system or device specific interrupts */
 376:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   NVIC_DecodePriority(NVIC_GetPriority(IRQn), PriorityGroup, pPreemptPriority, pSubPriority);
 593              		.loc 1 376 3 view .LVU155
 594              	.LVL41:
 595              	.LBB86:
 596              	.LBI86:
1661:base/chip/Drivers/CMSIS/Include/core_cm3.h **** {
 597              		.loc 2 1661 26 view .LVU156
 598              	.LBB87:
1664:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   {
 599              		.loc 2 1664 3 view .LVU157
1664:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   {
 600              		.loc 2 1664 6 is_stmt 0 view .LVU158
 601 0002 0028     		cmp	r0, #0
 602              	.LVL42:
1664:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   {
 603              		.loc 2 1664 6 view .LVU159
 604 0004 22DB     		blt	.L33
1666:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   }
 605              		.loc 2 1666 5 is_stmt 1 view .LVU160
1666:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   }
 606              		.loc 2 1666 31 is_stmt 0 view .LVU161
 607 0006 00F16040 		add	r0, r0, #-536870912
ARM GAS  /tmp/cclg3aky.s 			page 67


 608 000a 00F56140 		add	r0, r0, #57600
 609 000e 90F80003 		ldrb	r0, [r0, #768]	@ zero_extendqisi2
1666:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   }
 610              		.loc 2 1666 64 view .LVU162
 611 0012 0009     		lsrs	r0, r0, #4
 612              	.L34:
 613              	.LVL43:
1666:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   }
 614              		.loc 2 1666 64 view .LVU163
 615              	.LBE87:
 616              	.LBE86:
 617              	.LBB89:
 618              	.LBI89:
1713:base/chip/Drivers/CMSIS/Include/core_cm3.h **** {
 619              		.loc 2 1713 22 is_stmt 1 view .LVU164
 620              	.LBB90:
1715:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   uint32_t PreemptPriorityBits;
 621              		.loc 2 1715 3 view .LVU165
1715:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   uint32_t PreemptPriorityBits;
 622              		.loc 2 1715 12 is_stmt 0 view .LVU166
 623 0014 01F00701 		and	r1, r1, #7
 624              	.LVL44:
1716:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   uint32_t SubPriorityBits;
 625              		.loc 2 1716 3 is_stmt 1 view .LVU167
1717:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 626              		.loc 2 1717 3 view .LVU168
1719:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 627              		.loc 2 1719 3 view .LVU169
1719:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 628              		.loc 2 1719 31 is_stmt 0 view .LVU170
 629 0018 C1F1070C 		rsb	ip, r1, #7
1719:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 630              		.loc 2 1719 23 view .LVU171
 631 001c BCF1040F 		cmp	ip, #4
 632 0020 28BF     		it	cs
 633 0022 4FF0040C 		movcs	ip, #4
 634              	.LVL45:
1720:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 635              		.loc 2 1720 3 is_stmt 1 view .LVU172
1720:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 636              		.loc 2 1720 44 is_stmt 0 view .LVU173
 637 0026 0C1D     		adds	r4, r1, #4
1720:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 638              		.loc 2 1720 109 view .LVU174
 639 0028 062C     		cmp	r4, #6
 640 002a 15D9     		bls	.L36
 641 002c 0339     		subs	r1, r1, #3
 642              	.LVL46:
 643              	.L35:
1722:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
 644              		.loc 2 1722 3 is_stmt 1 view .LVU175
1722:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
 645              		.loc 2 1722 33 is_stmt 0 view .LVU176
 646 002e 20FA01F4 		lsr	r4, r0, r1
 647              	.LVL47:
1722:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
 648              		.loc 2 1722 53 view .LVU177
ARM GAS  /tmp/cclg3aky.s 			page 68


 649 0032 4FF0FF3E 		mov	lr, #-1
 650 0036 0EFA0CFC 		lsl	ip, lr, ip
 651              	.LVL48:
1722:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
 652              		.loc 2 1722 53 view .LVU178
 653 003a 24EA0C04 		bic	r4, r4, ip
1722:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
 654              		.loc 2 1722 21 view .LVU179
 655 003e 1460     		str	r4, [r2]
1723:base/chip/Drivers/CMSIS/Include/core_cm3.h **** }
 656              		.loc 2 1723 3 is_stmt 1 view .LVU180
1723:base/chip/Drivers/CMSIS/Include/core_cm3.h **** }
 657              		.loc 2 1723 53 is_stmt 0 view .LVU181
 658 0040 0EFA01FE 		lsl	lr, lr, r1
 659 0044 20EA0E00 		bic	r0, r0, lr
 660              	.LVL49:
1723:base/chip/Drivers/CMSIS/Include/core_cm3.h **** }
 661              		.loc 2 1723 21 view .LVU182
 662 0048 1860     		str	r0, [r3]
 663              	.LVL50:
1723:base/chip/Drivers/CMSIS/Include/core_cm3.h **** }
 664              		.loc 2 1723 21 view .LVU183
 665              	.LBE90:
 666              	.LBE89:
 377:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** }
 667              		.loc 1 377 1 view .LVU184
 668 004a 10BD     		pop	{r4, pc}
 669              	.LVL51:
 670              	.L33:
 671              	.LBB92:
 672              	.LBB88:
1670:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   }
 673              		.loc 2 1670 5 is_stmt 1 view .LVU185
1670:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   }
 674              		.loc 2 1670 50 is_stmt 0 view .LVU186
 675 004c 00F00F00 		and	r0, r0, #15
1670:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   }
 676              		.loc 2 1670 31 view .LVU187
 677 0050 024C     		ldr	r4, .L38
 678 0052 205C     		ldrb	r0, [r4, r0]	@ zero_extendqisi2
1670:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   }
 679              		.loc 2 1670 64 view .LVU188
 680 0054 0009     		lsrs	r0, r0, #4
 681 0056 DDE7     		b	.L34
 682              	.LVL52:
 683              	.L36:
1670:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   }
 684              		.loc 2 1670 64 view .LVU189
 685              	.LBE88:
 686              	.LBE92:
 687              	.LBB93:
 688              	.LBB91:
1720:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
 689              		.loc 2 1720 109 view .LVU190
 690 0058 0021     		movs	r1, #0
 691              	.LVL53:
1720:base/chip/Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  /tmp/cclg3aky.s 			page 69


 692              		.loc 2 1720 109 view .LVU191
 693 005a E8E7     		b	.L35
 694              	.L39:
 695              		.align	2
 696              	.L38:
 697 005c 14ED00E0 		.word	-536810220
 698              	.LBE91:
 699              	.LBE93:
 700              		.cfi_endproc
 701              	.LFE72:
 703              		.section	.text.HAL_NVIC_SetPendingIRQ,"ax",%progbits
 704              		.align	1
 705              		.global	HAL_NVIC_SetPendingIRQ
 706              		.syntax unified
 707              		.thumb
 708              		.thumb_func
 709              		.fpu softvfp
 711              	HAL_NVIC_SetPendingIRQ:
 712              	.LVL54:
 713              	.LFB73:
 378:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 379:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /**
 380:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @brief  Sets Pending bit of an external interrupt.
 381:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @param  IRQn External interrupt number
 382:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 383:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 384:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @retval None
 385:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   */
 386:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
 387:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** {
 714              		.loc 1 387 1 is_stmt 1 view -0
 715              		.cfi_startproc
 716              		@ args = 0, pretend = 0, frame = 0
 717              		@ frame_needed = 0, uses_anonymous_args = 0
 718              		@ link register save eliminated.
 388:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   /* Check the parameters */
 389:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 719              		.loc 1 389 3 view .LVU193
 390:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   
 391:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   /* Set interrupt pending */
 392:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   NVIC_SetPendingIRQ(IRQn);
 720              		.loc 1 392 3 view .LVU194
 721              	.LBB94:
 722              	.LBI94:
1585:base/chip/Drivers/CMSIS/Include/core_cm3.h **** {
 723              		.loc 2 1585 22 view .LVU195
 724              	.LBB95:
1587:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   {
 725              		.loc 2 1587 3 view .LVU196
1587:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   {
 726              		.loc 2 1587 6 is_stmt 0 view .LVU197
 727 0000 0028     		cmp	r0, #0
 728              	.LVL55:
1587:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   {
 729              		.loc 2 1587 6 view .LVU198
 730 0002 08DB     		blt	.L40
1589:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   }
ARM GAS  /tmp/cclg3aky.s 			page 70


 731              		.loc 2 1589 5 is_stmt 1 view .LVU199
1589:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   }
 732              		.loc 2 1589 81 is_stmt 0 view .LVU200
 733 0004 00F01F02 		and	r2, r0, #31
1589:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   }
 734              		.loc 2 1589 34 view .LVU201
 735 0008 4009     		lsrs	r0, r0, #5
1589:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   }
 736              		.loc 2 1589 45 view .LVU202
 737 000a 0123     		movs	r3, #1
 738 000c 9340     		lsls	r3, r3, r2
1589:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   }
 739              		.loc 2 1589 43 view .LVU203
 740 000e 4030     		adds	r0, r0, #64
 741 0010 014A     		ldr	r2, .L42
 742 0012 42F82030 		str	r3, [r2, r0, lsl #2]
 743              	.LVL56:
 744              	.L40:
1589:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   }
 745              		.loc 2 1589 43 view .LVU204
 746              	.LBE95:
 747              	.LBE94:
 393:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** }
 748              		.loc 1 393 1 view .LVU205
 749 0016 7047     		bx	lr
 750              	.L43:
 751              		.align	2
 752              	.L42:
 753 0018 00E100E0 		.word	-536813312
 754              		.cfi_endproc
 755              	.LFE73:
 757              		.section	.text.HAL_NVIC_GetPendingIRQ,"ax",%progbits
 758              		.align	1
 759              		.global	HAL_NVIC_GetPendingIRQ
 760              		.syntax unified
 761              		.thumb
 762              		.thumb_func
 763              		.fpu softvfp
 765              	HAL_NVIC_GetPendingIRQ:
 766              	.LVL57:
 767              	.LFB74:
 394:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 395:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /**
 396:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @brief  Gets Pending Interrupt (reads the pending register in the NVIC 
 397:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         and returns the pending bit for the specified interrupt).
 398:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 399:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 400:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 401:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @retval status: - 0  Interrupt status is not pending.
 402:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *                 - 1  Interrupt status is pending.
 403:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   */
 404:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** uint32_t HAL_NVIC_GetPendingIRQ(IRQn_Type IRQn)
 405:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** {
 768              		.loc 1 405 1 is_stmt 1 view -0
 769              		.cfi_startproc
 770              		@ args = 0, pretend = 0, frame = 0
 771              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/cclg3aky.s 			page 71


 772              		@ link register save eliminated.
 406:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   /* Check the parameters */
 407:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 773              		.loc 1 407 3 view .LVU207
 408:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 409:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   /* Return 1 if pending else 0 */
 410:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   return NVIC_GetPendingIRQ(IRQn);
 774              		.loc 1 410 3 view .LVU208
 775              	.LBB96:
 776              	.LBI96:
1566:base/chip/Drivers/CMSIS/Include/core_cm3.h **** {
 777              		.loc 2 1566 26 view .LVU209
 778              	.LBB97:
1568:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   {
 779              		.loc 2 1568 3 view .LVU210
1568:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   {
 780              		.loc 2 1568 6 is_stmt 0 view .LVU211
 781 0000 0028     		cmp	r0, #0
 782              	.LVL58:
1568:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   {
 783              		.loc 2 1568 6 view .LVU212
 784 0002 0BDB     		blt	.L46
1570:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   }
 785              		.loc 2 1570 5 is_stmt 1 view .LVU213
1570:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   }
 786              		.loc 2 1570 54 is_stmt 0 view .LVU214
 787 0004 4309     		lsrs	r3, r0, #5
1570:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   }
 788              		.loc 2 1570 35 view .LVU215
 789 0006 4033     		adds	r3, r3, #64
 790 0008 054A     		ldr	r2, .L47
 791 000a 52F82330 		ldr	r3, [r2, r3, lsl #2]
1570:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   }
 792              		.loc 2 1570 91 view .LVU216
 793 000e 00F01F00 		and	r0, r0, #31
1570:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   }
 794              		.loc 2 1570 103 view .LVU217
 795 0012 23FA00F0 		lsr	r0, r3, r0
1570:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   }
 796              		.loc 2 1570 12 view .LVU218
 797 0016 00F00100 		and	r0, r0, #1
 798 001a 7047     		bx	lr
 799              	.L46:
1574:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   }
 800              		.loc 2 1574 11 view .LVU219
 801 001c 0020     		movs	r0, #0
 802              	.LVL59:
1574:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   }
 803              		.loc 2 1574 11 view .LVU220
 804              	.LBE97:
 805              	.LBE96:
 411:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** }
 806              		.loc 1 411 1 view .LVU221
 807 001e 7047     		bx	lr
 808              	.L48:
 809              		.align	2
 810              	.L47:
ARM GAS  /tmp/cclg3aky.s 			page 72


 811 0020 00E100E0 		.word	-536813312
 812              		.cfi_endproc
 813              	.LFE74:
 815              		.section	.text.HAL_NVIC_ClearPendingIRQ,"ax",%progbits
 816              		.align	1
 817              		.global	HAL_NVIC_ClearPendingIRQ
 818              		.syntax unified
 819              		.thumb
 820              		.thumb_func
 821              		.fpu softvfp
 823              	HAL_NVIC_ClearPendingIRQ:
 824              	.LVL60:
 825              	.LFB75:
 412:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 413:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /**
 414:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @brief  Clears the pending bit of an external interrupt.
 415:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 416:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 417:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 418:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @retval None
 419:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   */
 420:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
 421:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** {
 826              		.loc 1 421 1 is_stmt 1 view -0
 827              		.cfi_startproc
 828              		@ args = 0, pretend = 0, frame = 0
 829              		@ frame_needed = 0, uses_anonymous_args = 0
 830              		@ link register save eliminated.
 422:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   /* Check the parameters */
 423:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 831              		.loc 1 423 3 view .LVU223
 424:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 425:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   /* Clear pending interrupt */
 426:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   NVIC_ClearPendingIRQ(IRQn);
 832              		.loc 1 426 3 view .LVU224
 833              	.LBB98:
 834              	.LBI98:
1600:base/chip/Drivers/CMSIS/Include/core_cm3.h **** {
 835              		.loc 2 1600 22 view .LVU225
 836              	.LBB99:
1602:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   {
 837              		.loc 2 1602 3 view .LVU226
1602:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   {
 838              		.loc 2 1602 6 is_stmt 0 view .LVU227
 839 0000 0028     		cmp	r0, #0
 840              	.LVL61:
1602:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   {
 841              		.loc 2 1602 6 view .LVU228
 842 0002 08DB     		blt	.L49
1604:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   }
 843              		.loc 2 1604 5 is_stmt 1 view .LVU229
1604:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   }
 844              		.loc 2 1604 81 is_stmt 0 view .LVU230
 845 0004 00F01F02 		and	r2, r0, #31
1604:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   }
 846              		.loc 2 1604 34 view .LVU231
 847 0008 4009     		lsrs	r0, r0, #5
ARM GAS  /tmp/cclg3aky.s 			page 73


1604:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   }
 848              		.loc 2 1604 45 view .LVU232
 849 000a 0123     		movs	r3, #1
 850 000c 9340     		lsls	r3, r3, r2
1604:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   }
 851              		.loc 2 1604 43 view .LVU233
 852 000e 6030     		adds	r0, r0, #96
 853 0010 014A     		ldr	r2, .L51
 854 0012 42F82030 		str	r3, [r2, r0, lsl #2]
 855              	.LVL62:
 856              	.L49:
1604:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   }
 857              		.loc 2 1604 43 view .LVU234
 858              	.LBE99:
 859              	.LBE98:
 427:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** }
 860              		.loc 1 427 1 view .LVU235
 861 0016 7047     		bx	lr
 862              	.L52:
 863              		.align	2
 864              	.L51:
 865 0018 00E100E0 		.word	-536813312
 866              		.cfi_endproc
 867              	.LFE75:
 869              		.section	.text.HAL_NVIC_GetActive,"ax",%progbits
 870              		.align	1
 871              		.global	HAL_NVIC_GetActive
 872              		.syntax unified
 873              		.thumb
 874              		.thumb_func
 875              		.fpu softvfp
 877              	HAL_NVIC_GetActive:
 878              	.LVL63:
 879              	.LFB76:
 428:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 429:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /**
 430:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @brief Gets active interrupt ( reads the active register in NVIC and returns the active bit).
 431:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @param IRQn External interrupt number
 432:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 433:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 434:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @retval status: - 0  Interrupt status is not pending.
 435:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *                 - 1  Interrupt status is pending.
 436:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   */
 437:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** uint32_t HAL_NVIC_GetActive(IRQn_Type IRQn)
 438:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** {
 880              		.loc 1 438 1 is_stmt 1 view -0
 881              		.cfi_startproc
 882              		@ args = 0, pretend = 0, frame = 0
 883              		@ frame_needed = 0, uses_anonymous_args = 0
 884              		@ link register save eliminated.
 439:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   /* Check the parameters */
 440:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 885              		.loc 1 440 3 view .LVU237
 441:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 442:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   /* Return 1 if active else 0 */
 443:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   return NVIC_GetActive(IRQn);
 886              		.loc 1 443 3 view .LVU238
ARM GAS  /tmp/cclg3aky.s 			page 74


 887              	.LBB100:
 888              	.LBI100:
1617:base/chip/Drivers/CMSIS/Include/core_cm3.h **** {
 889              		.loc 2 1617 26 view .LVU239
 890              	.LBB101:
1619:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   {
 891              		.loc 2 1619 3 view .LVU240
1619:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   {
 892              		.loc 2 1619 6 is_stmt 0 view .LVU241
 893 0000 0028     		cmp	r0, #0
 894              	.LVL64:
1619:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   {
 895              		.loc 2 1619 6 view .LVU242
 896 0002 0BDB     		blt	.L55
1621:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   }
 897              		.loc 2 1621 5 is_stmt 1 view .LVU243
1621:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   }
 898              		.loc 2 1621 54 is_stmt 0 view .LVU244
 899 0004 4309     		lsrs	r3, r0, #5
1621:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   }
 900              		.loc 2 1621 35 view .LVU245
 901 0006 8033     		adds	r3, r3, #128
 902 0008 054A     		ldr	r2, .L56
 903 000a 52F82330 		ldr	r3, [r2, r3, lsl #2]
1621:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   }
 904              		.loc 2 1621 91 view .LVU246
 905 000e 00F01F00 		and	r0, r0, #31
1621:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   }
 906              		.loc 2 1621 103 view .LVU247
 907 0012 23FA00F0 		lsr	r0, r3, r0
1621:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   }
 908              		.loc 2 1621 12 view .LVU248
 909 0016 00F00100 		and	r0, r0, #1
 910 001a 7047     		bx	lr
 911              	.L55:
1625:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   }
 912              		.loc 2 1625 11 view .LVU249
 913 001c 0020     		movs	r0, #0
 914              	.LVL65:
1625:base/chip/Drivers/CMSIS/Include/core_cm3.h ****   }
 915              		.loc 2 1625 11 view .LVU250
 916              	.LBE101:
 917              	.LBE100:
 444:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** }
 918              		.loc 1 444 1 view .LVU251
 919 001e 7047     		bx	lr
 920              	.L57:
 921              		.align	2
 922              	.L56:
 923 0020 00E100E0 		.word	-536813312
 924              		.cfi_endproc
 925              	.LFE76:
 927              		.section	.text.HAL_SYSTICK_CLKSourceConfig,"ax",%progbits
 928              		.align	1
 929              		.global	HAL_SYSTICK_CLKSourceConfig
 930              		.syntax unified
 931              		.thumb
ARM GAS  /tmp/cclg3aky.s 			page 75


 932              		.thumb_func
 933              		.fpu softvfp
 935              	HAL_SYSTICK_CLKSourceConfig:
 936              	.LVL66:
 937              	.LFB77:
 445:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 446:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /**
 447:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @brief  Configures the SysTick clock source.
 448:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @param  CLKSource: specifies the SysTick clock source.
 449:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *         This parameter can be one of the following values:
 450:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock 
 451:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
 452:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @retval None
 453:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   */
 454:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
 455:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** {
 938              		.loc 1 455 1 is_stmt 1 view -0
 939              		.cfi_startproc
 940              		@ args = 0, pretend = 0, frame = 0
 941              		@ frame_needed = 0, uses_anonymous_args = 0
 942              		@ link register save eliminated.
 456:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   /* Check the parameters */
 457:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
 943              		.loc 1 457 3 view .LVU253
 458:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 944              		.loc 1 458 3 view .LVU254
 945              		.loc 1 458 6 is_stmt 0 view .LVU255
 946 0000 0428     		cmp	r0, #4
 947 0002 06D0     		beq	.L61
 459:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   {
 460:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 461:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   }
 462:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   else
 463:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   {
 464:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****     SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 948              		.loc 1 464 5 is_stmt 1 view .LVU256
 949              		.loc 1 464 19 is_stmt 0 view .LVU257
 950 0004 4FF0E022 		mov	r2, #-536813568
 951 0008 1369     		ldr	r3, [r2, #16]
 952 000a 23F00403 		bic	r3, r3, #4
 953 000e 1361     		str	r3, [r2, #16]
 465:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   }
 466:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** }
 954              		.loc 1 466 1 view .LVU258
 955 0010 7047     		bx	lr
 956              	.L61:
 460:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   }
 957              		.loc 1 460 5 is_stmt 1 view .LVU259
 460:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   }
 958              		.loc 1 460 19 is_stmt 0 view .LVU260
 959 0012 4FF0E022 		mov	r2, #-536813568
 960 0016 1369     		ldr	r3, [r2, #16]
 961 0018 43F00403 		orr	r3, r3, #4
 962 001c 1361     		str	r3, [r2, #16]
 963 001e 7047     		bx	lr
 964              		.cfi_endproc
 965              	.LFE77:
ARM GAS  /tmp/cclg3aky.s 			page 76


 967              		.section	.text.HAL_SYSTICK_Callback,"ax",%progbits
 968              		.align	1
 969              		.weak	HAL_SYSTICK_Callback
 970              		.syntax unified
 971              		.thumb
 972              		.thumb_func
 973              		.fpu softvfp
 975              	HAL_SYSTICK_Callback:
 976              	.LFB79:
 467:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 468:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /**
 469:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @brief  This function handles SYSTICK interrupt request.
 470:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @retval None
 471:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   */
 472:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** void HAL_SYSTICK_IRQHandler(void)
 473:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** {
 474:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   HAL_SYSTICK_Callback();
 475:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** }
 476:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 477:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** /**
 478:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @brief  SYSTICK callback.
 479:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   * @retval None
 480:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   */
 481:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** __weak void HAL_SYSTICK_Callback(void)
 482:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** {
 977              		.loc 1 482 1 is_stmt 1 view -0
 978              		.cfi_startproc
 979              		@ args = 0, pretend = 0, frame = 0
 980              		@ frame_needed = 0, uses_anonymous_args = 0
 981              		@ link register save eliminated.
 483:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
 484:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****             the HAL_SYSTICK_Callback could be implemented in the user file
 485:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****    */
 486:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** }
 982              		.loc 1 486 1 view .LVU262
 983 0000 7047     		bx	lr
 984              		.cfi_endproc
 985              	.LFE79:
 987              		.section	.text.HAL_SYSTICK_IRQHandler,"ax",%progbits
 988              		.align	1
 989              		.global	HAL_SYSTICK_IRQHandler
 990              		.syntax unified
 991              		.thumb
 992              		.thumb_func
 993              		.fpu softvfp
 995              	HAL_SYSTICK_IRQHandler:
 996              	.LFB78:
 473:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c ****   HAL_SYSTICK_Callback();
 997              		.loc 1 473 1 view -0
 998              		.cfi_startproc
 999              		@ args = 0, pretend = 0, frame = 0
 1000              		@ frame_needed = 0, uses_anonymous_args = 0
 1001 0000 08B5     		push	{r3, lr}
 1002              	.LCFI2:
 1003              		.cfi_def_cfa_offset 8
 1004              		.cfi_offset 3, -8
 1005              		.cfi_offset 14, -4
ARM GAS  /tmp/cclg3aky.s 			page 77


 474:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** }
 1006              		.loc 1 474 3 view .LVU264
 1007 0002 FFF7FEFF 		bl	HAL_SYSTICK_Callback
 1008              	.LVL67:
 475:base/chip/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_cortex.c **** 
 1009              		.loc 1 475 1 is_stmt 0 view .LVU265
 1010 0006 08BD     		pop	{r3, pc}
 1011              		.cfi_endproc
 1012              	.LFE78:
 1014              		.text
 1015              	.Letext0:
 1016              		.file 4 "base/chip/Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103x6.h"
 1017              		.file 5 "/usr/arm-none-eabi/include/machine/_default_types.h"
 1018              		.file 6 "/usr/arm-none-eabi/include/sys/_stdint.h"
ARM GAS  /tmp/cclg3aky.s 			page 78


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_hal_cortex.c
     /tmp/cclg3aky.s:16     .text.HAL_NVIC_SetPriorityGrouping:0000000000000000 $t
     /tmp/cclg3aky.s:24     .text.HAL_NVIC_SetPriorityGrouping:0000000000000000 HAL_NVIC_SetPriorityGrouping
     /tmp/cclg3aky.s:80     .text.HAL_NVIC_SetPriorityGrouping:0000000000000020 $d
     /tmp/cclg3aky.s:85     .text.HAL_NVIC_SetPriority:0000000000000000 $t
     /tmp/cclg3aky.s:92     .text.HAL_NVIC_SetPriority:0000000000000000 HAL_NVIC_SetPriority
     /tmp/cclg3aky.s:236    .text.HAL_NVIC_SetPriority:0000000000000068 $d
     /tmp/cclg3aky.s:242    .text.HAL_NVIC_EnableIRQ:0000000000000000 $t
     /tmp/cclg3aky.s:249    .text.HAL_NVIC_EnableIRQ:0000000000000000 HAL_NVIC_EnableIRQ
     /tmp/cclg3aky.s:290    .text.HAL_NVIC_EnableIRQ:0000000000000018 $d
     /tmp/cclg3aky.s:295    .text.HAL_NVIC_DisableIRQ:0000000000000000 $t
     /tmp/cclg3aky.s:302    .text.HAL_NVIC_DisableIRQ:0000000000000000 HAL_NVIC_DisableIRQ
     /tmp/cclg3aky.s:373    .text.HAL_NVIC_DisableIRQ:0000000000000020 $d
     /tmp/cclg3aky.s:378    .text.HAL_NVIC_SystemReset:0000000000000000 $t
     /tmp/cclg3aky.s:385    .text.HAL_NVIC_SystemReset:0000000000000000 HAL_NVIC_SystemReset
     /tmp/cclg3aky.s:451    .text.HAL_NVIC_SystemReset:000000000000001c $d
     /tmp/cclg3aky.s:459    .text.HAL_SYSTICK_Config:0000000000000000 $t
     /tmp/cclg3aky.s:466    .text.HAL_SYSTICK_Config:0000000000000000 HAL_SYSTICK_Config
     /tmp/cclg3aky.s:531    .text.HAL_SYSTICK_Config:0000000000000024 $d
     /tmp/cclg3aky.s:536    .text.HAL_NVIC_GetPriorityGrouping:0000000000000000 $t
     /tmp/cclg3aky.s:543    .text.HAL_NVIC_GetPriorityGrouping:0000000000000000 HAL_NVIC_GetPriorityGrouping
     /tmp/cclg3aky.s:567    .text.HAL_NVIC_GetPriorityGrouping:000000000000000c $d
     /tmp/cclg3aky.s:572    .text.HAL_NVIC_GetPriority:0000000000000000 $t
     /tmp/cclg3aky.s:579    .text.HAL_NVIC_GetPriority:0000000000000000 HAL_NVIC_GetPriority
     /tmp/cclg3aky.s:697    .text.HAL_NVIC_GetPriority:000000000000005c $d
     /tmp/cclg3aky.s:704    .text.HAL_NVIC_SetPendingIRQ:0000000000000000 $t
     /tmp/cclg3aky.s:711    .text.HAL_NVIC_SetPendingIRQ:0000000000000000 HAL_NVIC_SetPendingIRQ
     /tmp/cclg3aky.s:753    .text.HAL_NVIC_SetPendingIRQ:0000000000000018 $d
     /tmp/cclg3aky.s:758    .text.HAL_NVIC_GetPendingIRQ:0000000000000000 $t
     /tmp/cclg3aky.s:765    .text.HAL_NVIC_GetPendingIRQ:0000000000000000 HAL_NVIC_GetPendingIRQ
     /tmp/cclg3aky.s:811    .text.HAL_NVIC_GetPendingIRQ:0000000000000020 $d
     /tmp/cclg3aky.s:816    .text.HAL_NVIC_ClearPendingIRQ:0000000000000000 $t
     /tmp/cclg3aky.s:823    .text.HAL_NVIC_ClearPendingIRQ:0000000000000000 HAL_NVIC_ClearPendingIRQ
     /tmp/cclg3aky.s:865    .text.HAL_NVIC_ClearPendingIRQ:0000000000000018 $d
     /tmp/cclg3aky.s:870    .text.HAL_NVIC_GetActive:0000000000000000 $t
     /tmp/cclg3aky.s:877    .text.HAL_NVIC_GetActive:0000000000000000 HAL_NVIC_GetActive
     /tmp/cclg3aky.s:923    .text.HAL_NVIC_GetActive:0000000000000020 $d
     /tmp/cclg3aky.s:928    .text.HAL_SYSTICK_CLKSourceConfig:0000000000000000 $t
     /tmp/cclg3aky.s:935    .text.HAL_SYSTICK_CLKSourceConfig:0000000000000000 HAL_SYSTICK_CLKSourceConfig
     /tmp/cclg3aky.s:968    .text.HAL_SYSTICK_Callback:0000000000000000 $t
     /tmp/cclg3aky.s:975    .text.HAL_SYSTICK_Callback:0000000000000000 HAL_SYSTICK_Callback
     /tmp/cclg3aky.s:988    .text.HAL_SYSTICK_IRQHandler:0000000000000000 $t
     /tmp/cclg3aky.s:995    .text.HAL_SYSTICK_IRQHandler:0000000000000000 HAL_SYSTICK_IRQHandler

NO UNDEFINED SYMBOLS
