{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1607760742252 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1607760742262 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 12 16:12:22 2020 " "Processing started: Sat Dec 12 16:12:22 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1607760742262 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1607760742262 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off counter_ip -c counter_ip " "Command: quartus_map --read_settings_files=on --write_settings_files=off counter_ip -c counter_ip" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1607760742263 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1607760742859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "ip/counter.v" "" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class3/prj/ip/counter.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607760752504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607760752504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_code/ac620_draft/fpga_beginning/chapter3_class3/testbench/counter_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_code/ac620_draft/fpga_beginning/chapter3_class3/testbench/counter_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_tb " "Found entity 1: counter_tb" {  } { { "../testbench/counter_tb.v" "" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class3/testbench/counter_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607760752507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607760752507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_code/ac620_draft/fpga_beginning/chapter3_class3/testbench/counter_tb2.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_code/ac620_draft/fpga_beginning/chapter3_class3/testbench/counter_tb2.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_tb2 " "Found entity 1: counter_tb2" {  } { { "../testbench/counter_tb2.v" "" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class3/testbench/counter_tb2.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607760752510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607760752510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_code/ac620_draft/fpga_beginning/chapter3_class3/rtl/counter_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_code/ac620_draft/fpga_beginning/chapter3_class3/rtl/counter_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_top " "Found entity 1: counter_top" {  } { { "../rtl/counter_top.v" "" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class3/rtl/counter_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607760752514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607760752514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_code/ac620_draft/fpga_beginning/chapter3_class3/rtl/counter_tb3.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_code/ac620_draft/fpga_beginning/chapter3_class3/rtl/counter_tb3.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_tb3 " "Found entity 1: counter_tb3" {  } { { "../rtl/counter_tb3.v" "" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class3/rtl/counter_tb3.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607760752518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607760752518 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "counter_top " "Elaborating entity \"counter_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1607760752612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:counter0 " "Elaborating entity \"counter\" for hierarchy \"counter:counter0\"" {  } { { "../rtl/counter_top.v" "counter0" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class3/rtl/counter_top.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607760752620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter counter:counter0\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"counter:counter0\|lpm_counter:LPM_COUNTER_component\"" {  } { { "ip/counter.v" "LPM_COUNTER_component" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class3/prj/ip/counter.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607760752680 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "counter:counter0\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"counter:counter0\|lpm_counter:LPM_COUNTER_component\"" {  } { { "ip/counter.v" "" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class3/prj/ip/counter.v" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607760752681 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counter:counter0\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"counter:counter0\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607760752684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 15 " "Parameter \"lpm_modulus\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607760752684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607760752684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607760752684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607760752684 ""}  } { { "ip/counter.v" "" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class3/prj/ip/counter.v" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1607760752684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_juj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_juj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_juj " "Found entity 1: cntr_juj" {  } { { "db/cntr_juj.tdf" "" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class3/prj/db/cntr_juj.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607760752749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607760752749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_juj counter:counter0\|lpm_counter:LPM_COUNTER_component\|cntr_juj:auto_generated " "Elaborating entity \"cntr_juj\" for hierarchy \"counter:counter0\|lpm_counter:LPM_COUNTER_component\|cntr_juj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/altera/15.0/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607760752749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class3/prj/db/cmpr_qgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607760752821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607760752821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_qgc counter:counter0\|lpm_counter:LPM_COUNTER_component\|cntr_juj:auto_generated\|cmpr_qgc:cmpr1 " "Elaborating entity \"cmpr_qgc\" for hierarchy \"counter:counter0\|lpm_counter:LPM_COUNTER_component\|cntr_juj:auto_generated\|cmpr_qgc:cmpr1\"" {  } { { "db/cntr_juj.tdf" "cmpr1" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class3/prj/db/cntr_juj.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607760752822 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1607760753459 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1607760754080 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607760754080 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "28 " "Implemented 28 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1607760754141 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1607760754141 ""} { "Info" "ICUT_CUT_TM_LCELLS" "17 " "Implemented 17 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1607760754141 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1607760754141 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4839 " "Peak virtual memory: 4839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1607760754170 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 12 16:12:34 2020 " "Processing ended: Sat Dec 12 16:12:34 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1607760754170 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1607760754170 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1607760754170 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1607760754170 ""}
