\hypertarget{struct_a_d_c___handle_type_def}{}\doxysection{ADC\+\_\+\+Handle\+Type\+Def Struct Reference}
\label{struct_a_d_c___handle_type_def}\index{ADC\_HandleTypeDef@{ADC\_HandleTypeDef}}


ADC handle Structure definition.  




{\ttfamily \#include $<$stm32g4xx\+\_\+hal\+\_\+adc.\+h$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} $\ast$ \mbox{\hyperlink{struct_a_d_c___handle_type_def_a3d89e51782aec71f9cfdff63f943d785}{Instance}}
\item 
\mbox{\hyperlink{struct_a_d_c___init_type_def}{ADC\+\_\+\+Init\+Type\+Def}} \mbox{\hyperlink{struct_a_d_c___handle_type_def_a43986a9a8ff67bdb398c01db82fda605}{Init}}
\item 
\mbox{\hyperlink{group___d_m_a___exported___types_ga41b754a906b86bce54dc79938970138b}{DMA\+\_\+\+Handle\+Type\+Def}} $\ast$ \mbox{\hyperlink{struct_a_d_c___handle_type_def_a1983db16acacd5f0b2881e43010dcd72}{DMA\+\_\+\+Handle}}
\item 
\mbox{\hyperlink{stm32g4xx__hal__def_8h_ab367482e943333a1299294eadaad284b}{HAL\+\_\+\+Lock\+Type\+Def}} \mbox{\hyperlink{struct_a_d_c___handle_type_def_a7ef248e63b28b67cd985bafaeffd68ba}{Lock}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___handle_type_def_abd63d2ae2064ef230986a43ae48f3df8}{State}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___handle_type_def_a576634bdfdae8c61203a232876d2ba72}{Error\+Code}}
\item 
\mbox{\hyperlink{struct_a_d_c___injection_config_type_def}{ADC\+\_\+\+Injection\+Config\+Type\+Def}} \mbox{\hyperlink{struct_a_d_c___handle_type_def_a0c164211a8d684feaf2afb3206ab24f6}{Injection\+Config}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
ADC handle Structure definition. 

\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{struct_a_d_c___handle_type_def_a1983db16acacd5f0b2881e43010dcd72}\label{struct_a_d_c___handle_type_def_a1983db16acacd5f0b2881e43010dcd72}} 
\index{ADC\_HandleTypeDef@{ADC\_HandleTypeDef}!DMA\_Handle@{DMA\_Handle}}
\index{DMA\_Handle@{DMA\_Handle}!ADC\_HandleTypeDef@{ADC\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{DMA\_Handle}{DMA\_Handle}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___d_m_a___exported___types_ga41b754a906b86bce54dc79938970138b}{DMA\+\_\+\+Handle\+Type\+Def}}$\ast$ ADC\+\_\+\+Handle\+Type\+Def\+::\+DMA\+\_\+\+Handle}

Pointer DMA Handler \mbox{\Hypertarget{struct_a_d_c___handle_type_def_a576634bdfdae8c61203a232876d2ba72}\label{struct_a_d_c___handle_type_def_a576634bdfdae8c61203a232876d2ba72}} 
\index{ADC\_HandleTypeDef@{ADC\_HandleTypeDef}!ErrorCode@{ErrorCode}}
\index{ErrorCode@{ErrorCode}!ADC\_HandleTypeDef@{ADC\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{ErrorCode}{ErrorCode}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ADC\+\_\+\+Handle\+Type\+Def\+::\+Error\+Code}

ADC Error code \mbox{\Hypertarget{struct_a_d_c___handle_type_def_a43986a9a8ff67bdb398c01db82fda605}\label{struct_a_d_c___handle_type_def_a43986a9a8ff67bdb398c01db82fda605}} 
\index{ADC\_HandleTypeDef@{ADC\_HandleTypeDef}!Init@{Init}}
\index{Init@{Init}!ADC\_HandleTypeDef@{ADC\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{Init}{Init}}
{\footnotesize\ttfamily \mbox{\hyperlink{struct_a_d_c___init_type_def}{ADC\+\_\+\+Init\+Type\+Def}} ADC\+\_\+\+Handle\+Type\+Def\+::\+Init}

ADC initialization parameters and regular conversions setting \mbox{\Hypertarget{struct_a_d_c___handle_type_def_a0c164211a8d684feaf2afb3206ab24f6}\label{struct_a_d_c___handle_type_def_a0c164211a8d684feaf2afb3206ab24f6}} 
\index{ADC\_HandleTypeDef@{ADC\_HandleTypeDef}!InjectionConfig@{InjectionConfig}}
\index{InjectionConfig@{InjectionConfig}!ADC\_HandleTypeDef@{ADC\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{InjectionConfig}{InjectionConfig}}
{\footnotesize\ttfamily \mbox{\hyperlink{struct_a_d_c___injection_config_type_def}{ADC\+\_\+\+Injection\+Config\+Type\+Def}} ADC\+\_\+\+Handle\+Type\+Def\+::\+Injection\+Config}

ADC injected channel configuration build-\/up structure \mbox{\Hypertarget{struct_a_d_c___handle_type_def_a3d89e51782aec71f9cfdff63f943d785}\label{struct_a_d_c___handle_type_def_a3d89e51782aec71f9cfdff63f943d785}} 
\index{ADC\_HandleTypeDef@{ADC\_HandleTypeDef}!Instance@{Instance}}
\index{Instance@{Instance}!ADC\_HandleTypeDef@{ADC\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{Instance}{Instance}}
{\footnotesize\ttfamily \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}}$\ast$ ADC\+\_\+\+Handle\+Type\+Def\+::\+Instance}

Register base address \mbox{\Hypertarget{struct_a_d_c___handle_type_def_a7ef248e63b28b67cd985bafaeffd68ba}\label{struct_a_d_c___handle_type_def_a7ef248e63b28b67cd985bafaeffd68ba}} 
\index{ADC\_HandleTypeDef@{ADC\_HandleTypeDef}!Lock@{Lock}}
\index{Lock@{Lock}!ADC\_HandleTypeDef@{ADC\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{Lock}{Lock}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32g4xx__hal__def_8h_ab367482e943333a1299294eadaad284b}{HAL\+\_\+\+Lock\+Type\+Def}} ADC\+\_\+\+Handle\+Type\+Def\+::\+Lock}

ADC locking object \mbox{\Hypertarget{struct_a_d_c___handle_type_def_abd63d2ae2064ef230986a43ae48f3df8}\label{struct_a_d_c___handle_type_def_abd63d2ae2064ef230986a43ae48f3df8}} 
\index{ADC\_HandleTypeDef@{ADC\_HandleTypeDef}!State@{State}}
\index{State@{State}!ADC\_HandleTypeDef@{ADC\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{State}{State}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ADC\+\_\+\+Handle\+Type\+Def\+::\+State}

ADC communication state (bitmap of ADC states) 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/alixh/\+STM32\+Cube\+IDE/workspace\+\_\+1.\+10.\+1/\+TP\+\_\+\+Automatique/\+Drivers/\+STM32\+G4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32g4xx__hal__adc_8h}{stm32g4xx\+\_\+hal\+\_\+adc.\+h}}\end{DoxyCompactItemize}
