set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {CounterParallel.vo CounterParallel_v.sdo}}
	{{"Fast Model"} {CounterParallel_fast.vo CounterParallel_v_fast.sdo}}
}
