`timescale 1ns/1ps
module if_id(
    input clk,
    input reset,
    input ifid_write,
    input [31:0] pc_in,
    input [31:0] instr_in,
    output reg [31:0] pc_out,
    output reg [31:0] instr_out
);

    always @(posedge clk or posedge reset) begin
        if (reset) begin
            pc_out    <= 0;
            instr_out <= 0;
        end
        else if (ifid_write) begin
            pc_out    <= pc_in;
            instr_out <= instr_in;
        end
    end

endmodule
