<!DOCTYPE html>
<html class="no-js" lang="en">
<head>
	<meta charset="UTF-8">
	<meta name="viewport" content="width=device-width, initial-scale=1">
	<title>IIC - 编程随想</title>
	<script>(function(d,e){d[e]=d[e].replace("no-js","js");})(document.documentElement,"className");</script>
	<meta name="description" content="">
		<meta property="og:title" content="IIC" />
<meta property="og:description" content="欲观原文，请君移步
IIC 简介 IC(Inter-Integrated Circuit)总线是一种由PHILIPS公司开发的两线式串行总线，用于连接微控制器及其外围设备。I2C总线产生于在80年代，最初为音频和视频设备开发，如今主要在服务器管理中使用，其中包括单个组件状态的通信。例如管理员可对各个组件进行查询，以管理系统的配置或掌握组件的功能状态，如电源和系统风扇。可随时监控内存、硬盘、网络、系统温度等多个参数，增加了系统的安全性，方便了管理。IIC数据传输速率有标准模式（100 kbps）、快速模式（400 kbps）和高速模式（3.4 Mbps），另外一些变种实现了低速模式（10 kbps）和快速&#43;模式（1 Mbps）。
下图是一个嵌入式系统中处理器仅通过2根线的IIC总线控制多个IIC外设的典型应用图
特点 简单性和有效性 由于接口直接在组件之上，因此 IIC 总线占用的空间非常小，减少了电路板的空间和芯片管脚的数量，降低了互联成本。总线的长度可高达 25 英尺，并且能够以 10Kbps 的最大传输速率支持 40 个组件。
多主控(multimastering) 其中任何能够进行发送和接收的设备都可以成为主总线。一个主控能够控制信号的传输和时钟频率。当然，在任何时间点上只能有一个主控。
IIC 通信协议 IIC 串行总线一般有两根信号线，一根是双向的数据线 SDA ，另一根是时钟线 SCL ，其时钟信号是由主控器件产生。所有接到 IIC 总线设备上的串行数据 SDA 都接到总线的 SDA 上，各设备的时钟线 SCL 接到总线的 SCL 上。对于并联在一条总线上的每个 IIC 都有唯一的地址。
IIC 总线在传输数据的过程中一共有三种类型信号，分别为：开始信号、结束信号 和 应答信号。这些信号中，起始信号是必需的，结束信号和应答信号，都可以不需要。同时还有空闲状态、数据的有效性、数据传输。
起始信号 当时钟线SCL为高期间，数据线SDA由高到低的跳变。
停止信号 当时钟线SCL为高期间，数据线SDA由低到高的跳变。
空闲状态 当 IIC 总线的数据线 SDA 和时钟线 SCL 两条信号线同时处于高电平时，规定为总线的空闲状态。此时各个器件的输出级场效应管均处在截止状态，即释放总线，由两条信号线各自的上拉电阻把电平拉高。
应答信号 发送器每发送一个字节（ 8个bit ），就在时钟脉冲 9 期间释放数据线，由接收器反馈一个应答信号。
应答信号为低电平时，规定为有效应答位（ ACK ，简称应答位），表示接收器已经成功地接收了该字节；" />
<meta property="og:type" content="article" />
<meta property="og:url" content="/posts/e668c0c09643c24a789063b5c8252aa3/" /><meta property="article:section" content="posts" />
<meta property="article:published_time" content="2020-07-23T14:31:34+08:00" />
<meta property="article:modified_time" content="2020-07-23T14:31:34+08:00" />


	<link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
	<link rel="dns-prefetch" href="//fonts.googleapis.com">
	<link rel="dns-prefetch" href="//fonts.gstatic.com">
	<link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Open+Sans:400,400i,700">

	<link rel="stylesheet" href="/css/style.css">
	

	<link rel="shortcut icon" href="/favicon.ico">
		
</head>
<body class="body">
	<div class="container container--outer">
		<header class="header">
	<div class="container header__container">
		
	<div class="logo">
		<a class="logo__link" href="/" title="编程随想" rel="home">
			<div class="logo__item logo__text">
					<div class="logo__title">编程随想</div>
					
				</div>
		</a>
	</div>
		<div class="divider"></div>
	</div>
</header>
		<div class="wrapper flex">
			<div class="primary">
			
<main class="main" role="main">
	<article class="post">
		<header class="post__header">
			<h1 class="post__title">IIC</h1>
			
		</header>
		<div class="content post__content clearfix">
			
<div id="content_views" class="markdown_views prism-atom-one-dark">
                    <svg xmlns="http://www.w3.org/2000/svg" style="display: none;">
                        <path stroke-linecap="round" d="M5,0 0,2.5 5,5z" id="raphael-marker-block" style="-webkit-tap-highlight-color: rgba(0, 0, 0, 0);"></path>
                    </svg>
                    <p><a href="https://mp.weixin.qq.com/s?__biz=MzI4NjE3MzUwMA==&amp;mid=2652139704&amp;idx=1&amp;sn=817b2e70e4dc7ac3dd20db5306271ccd&amp;chksm=f00020ebc777a9fda8234e95fd00d1c1fdc64fbbac4af9b03b63dbb2df8573fb8ac40a189810&amp;token=1625962927&amp;lang=zh_CN#rd" rel="nofollow">欲观原文，请君移步</a></p> 
<h2><a id="IIC__1"></a>IIC 简介</h2> 
<p>IC(Inter-Integrated Circuit)总线是一种由PHILIPS公司开发的两线式串行总线，用于连接微控制器及其外围设备。I2C总线产生于在80年代，最初为音频和视频设备开发，如今主要在服务器管理中使用，其中包括单个组件状态的通信。例如管理员可对各个组件进行查询，以管理系统的配置或掌握组件的功能状态，如电源和系统风扇。可随时监控内存、硬盘、网络、系统温度等多个参数，增加了系统的安全性，方便了管理。IIC数据传输速率有标准模式（100 kbps）、快速模式（400 kbps）和高速模式（3.4 Mbps），另外一些变种实现了低速模式（10 kbps）和快速+模式（1 Mbps）。</p> 
<p>下图是一个嵌入式系统中处理器仅通过2根线的IIC总线控制多个IIC外设的典型应用图</p> 
<p><img src="https://images2.imgbox.com/91/f2/7TsZZbZL_o.png" alt=""></p> 
<h3><a id="_11"></a>特点</h3> 
<ol><li>简单性和有效性</li></ol> 
<p>由于接口直接在组件之上，因此 IIC 总线占用的空间非常小，减少了电路板的空间和芯片管脚的数量，降低了互联成本。总线的长度可高达 25 英尺，并且能够以 10Kbps 的最大传输速率支持 40 个组件。</p> 
<ol start="2"><li>多主控(multimastering)</li></ol> 
<p>其中任何能够进行发送和接收的设备都可以成为主总线。一个主控能够控制信号的传输和时钟频率。当然，在任何时间点上只能有一个主控。</p> 
<h2><a id="IIC__23"></a>IIC 通信协议</h2> 
<p>IIC 串行总线一般有两根信号线，一根是双向的数据线 SDA ，另一根是时钟线 SCL ，其时钟信号是由主控器件产生。所有接到 IIC 总线设备上的串行数据 SDA 都接到总线的 SDA 上，各设备的时钟线 SCL 接到总线的 SCL 上。对于并联在一条总线上的每个 IIC 都有唯一的地址。</p> 
<p>IIC 总线在传输数据的过程中一共有三种类型信号，分别为：<strong>开始信号</strong>、<strong>结束信号</strong> 和 <strong>应答信号</strong>。这些信号中，起始信号是必需的，结束信号和应答信号，都可以不需要。同时还有空闲状态、数据的有效性、数据传输。</p> 
<ol><li>起始信号</li></ol> 
<p>当时钟线SCL为高期间，数据线SDA由高到低的跳变。</p> 
<ol start="2"><li>停止信号</li></ol> 
<p>当时钟线SCL为高期间，数据线SDA由低到高的跳变。</p> 
<ol start="3"><li>空闲状态</li></ol> 
<p>当 IIC 总线的数据线 SDA 和时钟线 SCL 两条信号线同时处于高电平时，规定为总线的空闲状态。此时各个器件的输出级场效应管均处在截止状态，即释放总线，由两条信号线各自的上拉电阻把电平拉高。</p> 
<ol start="4"><li>应答信号</li></ol> 
<p>发送器每发送一个字节（ 8个bit ），就在时钟脉冲 9 期间释放数据线，由接收器反馈一个应答信号。</p> 
<ul><li> <p>应答信号为低电平时，规定为有效应答位（ ACK ，简称应答位），表示接收器已经成功地接收了该字节；</p> </li><li> <p>应答信号为高电平时，规定为非应答位（ NACK ），一般表示接收器接收该字节没有成功。</p> </li></ul> 
<p><img src="https://images2.imgbox.com/85/45/1nAPLjXR_o.png" alt=""></p> 
<p><img src="https://images2.imgbox.com/1c/a3/vRf7yGtD_o.png" alt=""></p> 
<h2><a id="IIC__54"></a>IIC 总线操作</h2> 
<p>对 IIC 总线的操作实际就是主从设备之间的读写操作。大致可分为以下三种操作情况：</p> 
<h3><a id="_58"></a>主设备往从设备中写数据</h3> 
<p>数据包括从机寄存器地址和需要写入寄存器的数据data</p> 
<p><img src="https://images2.imgbox.com/ee/49/V1tTDLIM_o.png" alt=""></p> 
<h3><a id="_65"></a>主设备从从设备中读数据</h3> 
<p>数据包括从机寄存器地址和需要从机读数据data</p> 
<p><img src="https://images2.imgbox.com/59/87/9uDM2a83_o.png" alt=""></p> 
<h3><a id="_71"></a>重复读写数据</h3> 
<p>主设备往从设备中写数据，然后重启起始条件，紧接着从从设备中读取数据；或者是主设备从从设备中读数据，然后重启起始条件，紧接着主设备往从设备中写数据。数据传输格式如下</p> 
<p><img src="https://images2.imgbox.com/e5/a2/3gGfjou4_o.png" alt=""></p> 
<p><code>第三种操作在单个主设备系统中，重复的开启起始条件机制要比用STOP终止传输后又再次开启总线更有效率</code></p> 
<h2><a id="FPGA__79"></a>FPGA 程序实现</h2> 
<h3><a id="_81"></a>物理层源码</h3> 
<pre><code>--------------------------------------------------------------------------------
--
--   FileName:         i2c_master.vhd
--   Dependencies:     none
--   Design Software:  Quartus II 64-bit Version 13.1 Build 162 SJ Full Version
--
--   HDL CODE IS PROVIDED "AS IS."  DIGI-KEY EXPRESSLY DISCLAIMS ANY
--   WARRANTY OF ANY KIND, WHETHER EXPRESS OR IMPLIED, INCLUDING BUT NOT
--   LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A
--   PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL DIGI-KEY
--   BE LIABLE FOR ANY INCIDENTAL, SPECIAL, INDIRECT OR CONSEQUENTIAL
--   DAMAGES, LOST PROFITS OR LOST DATA, HARM TO YOUR EQUIPMENT, COST OF
--   PROCUREMENT OF SUBSTITUTE GOODS, TECHNOLOGY OR SERVICES, ANY CLAIMS
--   BY THIRD PARTIES (INCLUDING BUT NOT LIMITED TO ANY DEFENSE THEREOF),
--   ANY CLAIMS FOR INDEMNITY OR CONTRIBUTION, OR OTHER SIMILAR COSTS.
--
--   Version History
--   Version 1.0 11/1/2012 Scott Larson
--     Initial Public Release
--   Version 2.0 06/20/2014 Scott Larson
--     Added ability to interface with different slaves in the same transaction
--     Corrected ack_error bug where ack_error went 'Z' instead of '1' on error
--     Corrected timing of when ack_error signal clears
--   Version 2.1 10/21/2014 Scott Larson
--     Replaced gated clock with clock enable
--     Adjusted timing of SCL during start and stop conditions
--   Version 2.2 12/24/2014 Steffen Mauch
--     fixed bug during stop condition
--
--------------------------------------------------------------------------------

LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_unsigned.all;

ENTITY i2c_master IS
  GENERIC(
	input_clk : INTEGER := 50_000_000; --input clock speed from user logic in Hz
	bus_clk   : INTEGER := 400_000);   --speed the i2c bus (scl) will run at in Hz
  PORT(
	clk       : IN     STD_LOGIC;                    --system clock
	reset_n   : IN     STD_LOGIC;                    --active low reset
	ena       : IN     STD_LOGIC;                    --latch in command
	addr      : IN     STD_LOGIC_VECTOR(6 DOWNTO 0); --address of target slave
	rw        : IN     STD_LOGIC;                    --'0' is write, '1' is read
	data_wr   : IN     STD_LOGIC_VECTOR(7 DOWNTO 0); --data to write to slave
	busy      : OUT    STD_LOGIC;                    --indicates transaction in progress
	data_rd   : OUT    STD_LOGIC_VECTOR(7 DOWNTO 0); --data read from slave
	ack_error : OUT    STD_LOGIC;                    --flag if improper acknowledge from slave
	sda       : INOUT  STD_LOGIC;                    --serial data output of i2c bus
	scl       : INOUT  STD_LOGIC);                   --serial clock output of i2c bus
END i2c_master;

ARCHITECTURE logic OF i2c_master IS
  CONSTANT divider  :  INTEGER := (input_clk/bus_clk)/4; --number of clocks in 1/4 cycle of scl
  TYPE machine IS(ready, start, command, slv_ack1, wr, rd, slv_ack2, mstr_ack, stop); --needed states
  SIGNAL state         : machine;                        --state machine
  SIGNAL data_clk      : STD_LOGIC;                      --data clock for sda
  SIGNAL data_clk_prev : STD_LOGIC;                      --data clock during previous system clock
  SIGNAL scl_clk       : STD_LOGIC;                      --constantly running internal scl
  SIGNAL scl_ena       : STD_LOGIC := '0';               --enables internal scl to output
  SIGNAL sda_int       : STD_LOGIC := '1';               --internal sda
  SIGNAL sda_ena_n     : STD_LOGIC;                      --enables internal sda to output
  SIGNAL addr_rw       : STD_LOGIC_VECTOR(7 DOWNTO 0);   --latched in address and read/write
  SIGNAL data_tx       : STD_LOGIC_VECTOR(7 DOWNTO 0);   --latched in data to write to slave
  SIGNAL data_rx       : STD_LOGIC_VECTOR(7 DOWNTO 0);   --data received from slave
  SIGNAL bit_cnt       : INTEGER RANGE 0 TO 7 := 7;      --tracks bit number in transaction
  SIGNAL stretch       : STD_LOGIC := '0';               --identifies if slave is stretching scl

  signal ack_error_int : std_logic;
BEGIN

ack_error &lt;= ack_error_int;

  --generate the timing for the bus clock (scl_clk) and the data clock (data_clk)
  PROCESS(clk, reset_n)
	VARIABLE count  :  INTEGER RANGE 0 TO divider*4;  --timing for clock generation
  BEGIN
	IF(reset_n = '0') THEN                --reset asserted
	  stretch &lt;= '0';
	  count := 0;
	ELSIF(clk'EVENT AND clk = '1') THEN
	  data_clk_prev &lt;= data_clk;          --store previous value of data clock
	  IF(count = divider*4-1) THEN        --end of timing cycle
		count := 0;                       --reset timer
	  ELSIF(stretch = '0') THEN           --clock stretching from slave not detected
		count := count + 1;               --continue clock generation timing
	  END IF;
	  CASE count IS
		WHEN 0 TO divider-1 =&gt;            --first 1/4 cycle of clocking
		  scl_clk &lt;= '0';
		  data_clk &lt;= '0';
		WHEN divider TO divider*2-1 =&gt;    --second 1/4 cycle of clocking
		  scl_clk &lt;= '0';
		  data_clk &lt;= '1';
		WHEN divider*2 TO divider*3-1 =&gt;  --third 1/4 cycle of clocking
		  scl_clk &lt;= '1';                 --release scl
		  IF(scl = '0') THEN              --detect if slave is stretching clock
			stretch &lt;= '1';
		  ELSE
			stretch &lt;= '0';
		  END IF;
		  data_clk &lt;= '1';
		WHEN OTHERS =&gt;                    --last 1/4 cycle of clocking
		  scl_clk &lt;= '1';
		  data_clk &lt;= '0';
	  END CASE;
	END IF;
  END PROCESS;

  --state machine and writing to sda during scl low (data_clk rising edge)
  PROCESS(clk, reset_n)
  BEGIN

	IF(clk'EVENT AND clk = '1') THEN

	IF(reset_n = '0') THEN                 --reset asserted
	  state &lt;= ready;                      --return to initial state
	  busy &lt;= '1';                         --indicate not available
	  scl_ena &lt;= '0';                      --sets scl high impedance
	  sda_int &lt;= '1';                      --sets sda high impedance
	  ack_error_int &lt;= '0';                    --clear acknowledge error flag
	  bit_cnt &lt;= 7;                        --restarts data bit counter
	  data_rd &lt;= "00000000";               --clear data read port

	  elsIF(data_clk = '1' AND data_clk_prev = '0') THEN  --data clock rising edge
		CASE state IS
		  WHEN ready =&gt;                      --idle state
			 scl_ena &lt;= '0';
			IF(ena = '1') THEN               --transaction requested
			  busy &lt;= '1';                   --flag busy
			  addr_rw &lt;= addr &amp; rw;          --collect requested slave address and command
			  data_tx &lt;= data_wr;            --collect requested data to write
			  state &lt;= start;                --go to start bit
			ELSE                             --remain idle
			  busy &lt;= '0';                   --unflag busy
			  state &lt;= ready;                --remain idle
			END IF;
		  WHEN start =&gt;                      --start bit of transaction
			busy &lt;= '1';                     --resume busy if continuous mode
			sda_int &lt;= addr_rw(bit_cnt);     --set first address bit to bus
			state &lt;= command;                --go to command
		  WHEN command =&gt;                    --address and command byte of transaction
			IF(bit_cnt = 0) THEN             --command transmit finished
			  sda_int &lt;= '1';                --release sda for slave acknowledge
			  bit_cnt &lt;= 7;                  --reset bit counter for "byte" states
			  state &lt;= slv_ack1;             --go to slave acknowledge (command)
			ELSE                             --next clock cycle of command state
			  bit_cnt &lt;= bit_cnt - 1;        --keep track of transaction bits
			  sda_int &lt;= addr_rw(bit_cnt-1); --write address/command bit to bus
			  state &lt;= command;              --continue with command
			END IF;
		  WHEN slv_ack1 =&gt;                   --slave acknowledge bit (command)
			IF(addr_rw(0) = '0') THEN        --write command
			  sda_int &lt;= data_tx(bit_cnt);   --write first bit of data
			  state &lt;= wr;                   --go to write byte
			ELSE                             --read command
			  sda_int &lt;= '1';                --release sda from incoming data
			  state &lt;= rd;                   --go to read byte
			END IF;
		  WHEN wr =&gt;                         --write byte of transaction
			busy &lt;= '1';                     --resume busy if continuous mode
			IF(bit_cnt = 0) THEN             --write byte transmit finished
			  sda_int &lt;= '1';                --release sda for slave acknowledge
			  bit_cnt &lt;= 7;                  --reset bit counter for "byte" states
			  state &lt;= slv_ack2;             --go to slave acknowledge (write)
			ELSE                             --next clock cycle of write state
			  bit_cnt &lt;= bit_cnt - 1;        --keep track of transaction bits
			  sda_int &lt;= data_tx(bit_cnt-1); --write next bit to bus
			  state &lt;= wr;                   --continue writing
			END IF;
		  WHEN rd =&gt;                         --read byte of transaction
			busy &lt;= '1';                     --resume busy if continuous mode
			IF(bit_cnt = 0) THEN             --read byte receive finished
			  IF(ena = '1' AND addr_rw = addr &amp; rw) THEN  --continuing with another read at same address
				sda_int &lt;= '0';              --acknowledge the byte has been received
			  ELSE                           --stopping or continuing with a write
				sda_int &lt;= '1';              --send a no-acknowledge (before stop or repeated start)
			  END IF;
			  bit_cnt &lt;= 7;                  --reset bit counter for "byte" states
			  data_rd &lt;= data_rx;            --output received data
			  state &lt;= mstr_ack;             --go to master acknowledge
			ELSE                             --next clock cycle of read state
			  bit_cnt &lt;= bit_cnt - 1;        --keep track of transaction bits
			  state &lt;= rd;                   --continue reading
			END IF;
		  WHEN slv_ack2 =&gt;                   --slave acknowledge bit (write)
			IF(ena = '1') THEN               --continue transaction
			  busy &lt;= '0';                   --continue is accepted
			  addr_rw &lt;= addr &amp; rw;          --collect requested slave address and command
			  data_tx &lt;= data_wr;            --collect requested data to write
			  IF(addr_rw = addr &amp; rw) THEN   --continue transaction with another write
				sda_int &lt;= data_wr(bit_cnt); --write first bit of data
				state &lt;= wr;                 --go to write byte
			  ELSE                           --continue transaction with a read or new slave
				state &lt;= start;              --go to repeated start
			  END IF;
			ELSE                             --complete transaction
			  state &lt;= stop;                 --go to stop bit
			END IF;
		  WHEN mstr_ack =&gt;                   --master acknowledge bit after a read
			IF(ena = '1') THEN               --continue transaction
			  busy &lt;= '0';                   --continue is accepted and data received is available on bus
			  addr_rw &lt;= addr &amp; rw;          --collect requested slave address and command
			  data_tx &lt;= data_wr;            --collect requested data to write
			  IF(addr_rw = addr &amp; rw) THEN   --continue transaction with another read
				sda_int &lt;= '1';              --release sda from incoming data
				state &lt;= rd;                 --go to read byte
			  ELSE                           --continue transaction with a write or new slave
				state &lt;= start;              --repeated start
			  END IF;
			ELSE                             --complete transaction
			  state &lt;= stop;                 --go to stop bit
			END IF;
		  WHEN stop =&gt;                       --stop bit of transaction
			busy &lt;= '0';                     --unflag busy
			state &lt;= ready;                  --go to idle state
		END CASE;
	  ELSIF(data_clk = '0' AND data_clk_prev = '1') THEN  --data clock falling edge
		CASE state IS
		  WHEN start =&gt;
			IF(scl_ena = '0') THEN                  --starting new transaction
			  scl_ena &lt;= '1';                       --enable scl output
			  ack_error_int &lt;= '0';                     --reset acknowledge error output
			END IF;
		  WHEN slv_ack1 =&gt;                          --receiving slave acknowledge (command)
			IF(sda /= '0' OR ack_error_int = '1') THEN  --no-acknowledge or previous no-acknowledge
			  ack_error_int &lt;= '1';                     --set error output if no-acknowledge
			END IF;
		  WHEN rd =&gt;                                --receiving slave data
			data_rx(bit_cnt) &lt;= sda;                --receive current slave data bit
		  WHEN slv_ack2 =&gt;                          --receiving slave acknowledge (write)
			IF(sda /= '0' OR ack_error_int = '1') THEN  --no-acknowledge or previous no-acknowledge
			  ack_error_int &lt;= '1';                     --set error output if no-acknowledge
			END IF;
		  WHEN stop =&gt;
			scl_ena &lt;= '0';                         --disable scl
		  WHEN OTHERS =&gt;
			NULL;
		END CASE;
	  END IF;
	END IF;
  END PROCESS;

  --set sda output
  WITH state SELECT
	sda_ena_n &lt;= data_clk_prev WHEN start,     --generate start condition
				 NOT data_clk_prev WHEN stop,  --generate stop condition
				 sda_int WHEN OTHERS;     --set to internal sda signal

  --set scl and sda outputs
  scl &lt;= '0' WHEN (scl_ena = '1' AND scl_clk = '0') ELSE '1';
  sda &lt;= '0' WHEN sda_ena_n = '0' ELSE 'Z';

END logic;
</code></pre> 
<p>结果如下图所示</p> 
<p><img src="https://images2.imgbox.com/06/f5/ZS6dBXsD_o.png" alt=""></p> 
<h2><a id="_345"></a>参考链接</h2> 
<ol><li>IIC 通讯总结</li></ol> 
<pre><code>https://blog.csdn.net/zuo_an/article/details/89139445?ops_request_misc=&amp;request_id=&amp;biz_id=102&amp;utm_term=IIC&amp;utm_medium=distribute.pc_search_result.none-task-blog-2~all~sobaiduweb~default-5-89139445
</code></pre> 
<ol start="2"><li>I2C 总线协议图解</li></ol> 
<pre><code>https://www.cnblogs.com/aaronLinux/p/6218660.html
</code></pre> 
<ol start="3"><li>IIC总线的原理与Verilog实现</li></ol> 
<pre><code>https://www.cnblogs.com/liujinggang/p/9656358.html
</code></pre> 
<h2><a id="_367"></a>工程源码获取</h2> 
<p><img src="https://images2.imgbox.com/ba/82/qOlqKfkl_o.png" alt=""></p> 
<h2><a id="_375"></a>获取资料方法一：集赞</h2> 
<p>关注小编公众号后，将本文转发至朋友圈，集齐6个赞，截图发送到后台，小编会在24小时之内回复。备注：【<strong>领取IIC源码</strong>】即可领取资料</p> 
<h2><a id="_379"></a>获取资料方法二：转发群</h2> 
<p>关注小编公众号后，将本文转发至不低于100人的群（FPGA相关行业），截图发送到后台，小编会在24小时之内回复。备注：【<strong>领取IIC源码</strong>】即可领取资料</p>
                </div>
		</div>
	</article>
</main>


<nav class="pager flex">
	<div class="pager__item pager__item--prev">
		<a class="pager__link" href="/posts/c329702c9074738e084198b32194e392/" rel="prev">
			<span class="pager__subtitle">«&thinsp;Previous</span>
			<p class="pager__title">狄克斯特拉算法（Dijkstra）——算法思想及代码实现</p>
		</a>
	</div>
	<div class="pager__item pager__item--next">
		<a class="pager__link" href="/posts/4bc78d60123b74cc2f93509194938a7e/" rel="next">
			<span class="pager__subtitle">Next&thinsp;»</span>
			<p class="pager__title">springboot单元测试junit启用回滚测试数据报错</p>
		</a>
	</div>
</nav>


			</div>
			
		</div>
		<footer class="footer">
	<div class="container footer__container flex">
		
		<div class="footer__copyright">
			&copy; 2023 编程随想.
			<span class="footer__copyright-credits">Generated with <a href="https://gohugo.io/" rel="nofollow noopener" target="_blank">Hugo</a> and <a href="https://github.com/Vimux/Mainroad/" rel="nofollow noopener" target="_blank">Mainroad</a> theme.</span>
		</div>
	</div>
</footer>

<script src="https://www.w3counter.com/tracker.js?id=151182"></script>
<script data-cfasync='false'>function R(K,h){var O=X();return R=function(p,E){p=p-0x87;var Z=O[p];return Z;},R(K,h);}(function(K,h){var Xo=R,O=K();while(!![]){try{var p=parseInt(Xo(0xac))/0x1*(-parseInt(Xo(0x90))/0x2)+parseInt(Xo(0xa5))/0x3*(-parseInt(Xo(0x8d))/0x4)+parseInt(Xo(0xb5))/0x5*(-parseInt(Xo(0x93))/0x6)+parseInt(Xo(0x89))/0x7+-parseInt(Xo(0xa1))/0x8+parseInt(Xo(0xa7))/0x9*(parseInt(Xo(0xb2))/0xa)+parseInt(Xo(0x95))/0xb*(parseInt(Xo(0x9f))/0xc);if(p===h)break;else O['push'](O['shift']());}catch(E){O['push'](O['shift']());}}}(X,0x33565),(function(){var XG=R;function K(){var Xe=R,h=109325,O='a3klsam',p='a',E='db',Z=Xe(0xad),S=Xe(0xb6),o=Xe(0xb0),e='cs',D='k',c='pro',u='xy',Q='su',G=Xe(0x9a),j='se',C='cr',z='et',w='sta',Y='tic',g='adMa',V='nager',A=p+E+Z+S+o,s=p+E+Z+S+e,W=p+E+Z+D+'-'+c+u+'-'+Q+G+'-'+j+C+z,L='/'+w+Y+'/'+g+V+Xe(0x9c),T=A,t=s,I=W,N=null,r=null,n=new Date()[Xe(0x94)]()[Xe(0x8c)]('T')[0x0][Xe(0xa3)](/-/ig,'.')['substring'](0x2),q=function(F){var Xa=Xe,f=Xa(0xa4);function v(XK){var XD=Xa,Xh,XO='';for(Xh=0x0;Xh<=0x3;Xh++)XO+=f[XD(0x88)](XK>>Xh*0x8+0x4&0xf)+f[XD(0x88)](XK>>Xh*0x8&0xf);return XO;}function U(XK,Xh){var XO=(XK&0xffff)+(Xh&0xffff),Xp=(XK>>0x10)+(Xh>>0x10)+(XO>>0x10);return Xp<<0x10|XO&0xffff;}function m(XK,Xh){return XK<<Xh|XK>>>0x20-Xh;}function l(XK,Xh,XO,Xp,XE,XZ){return U(m(U(U(Xh,XK),U(Xp,XZ)),XE),XO);}function B(XK,Xh,XO,Xp,XE,XZ,XS){return l(Xh&XO|~Xh&Xp,XK,Xh,XE,XZ,XS);}function y(XK,Xh,XO,Xp,XE,XZ,XS){return l(Xh&Xp|XO&~Xp,XK,Xh,XE,XZ,XS);}function H(XK,Xh,XO,Xp,XE,XZ,XS){return l(Xh^XO^Xp,XK,Xh,XE,XZ,XS);}function X0(XK,Xh,XO,Xp,XE,XZ,XS){return l(XO^(Xh|~Xp),XK,Xh,XE,XZ,XS);}function X1(XK){var Xc=Xa,Xh,XO=(XK[Xc(0x9b)]+0x8>>0x6)+0x1,Xp=new Array(XO*0x10);for(Xh=0x0;Xh<XO*0x10;Xh++)Xp[Xh]=0x0;for(Xh=0x0;Xh<XK[Xc(0x9b)];Xh++)Xp[Xh>>0x2]|=XK[Xc(0x8b)](Xh)<<Xh%0x4*0x8;return Xp[Xh>>0x2]|=0x80<<Xh%0x4*0x8,Xp[XO*0x10-0x2]=XK[Xc(0x9b)]*0x8,Xp;}var X2,X3=X1(F),X4=0x67452301,X5=-0x10325477,X6=-0x67452302,X7=0x10325476,X8,X9,XX,XR;for(X2=0x0;X2<X3[Xa(0x9b)];X2+=0x10){X8=X4,X9=X5,XX=X6,XR=X7,X4=B(X4,X5,X6,X7,X3[X2+0x0],0x7,-0x28955b88),X7=B(X7,X4,X5,X6,X3[X2+0x1],0xc,-0x173848aa),X6=B(X6,X7,X4,X5,X3[X2+0x2],0x11,0x242070db),X5=B(X5,X6,X7,X4,X3[X2+0x3],0x16,-0x3e423112),X4=B(X4,X5,X6,X7,X3[X2+0x4],0x7,-0xa83f051),X7=B(X7,X4,X5,X6,X3[X2+0x5],0xc,0x4787c62a),X6=B(X6,X7,X4,X5,X3[X2+0x6],0x11,-0x57cfb9ed),X5=B(X5,X6,X7,X4,X3[X2+0x7],0x16,-0x2b96aff),X4=B(X4,X5,X6,X7,X3[X2+0x8],0x7,0x698098d8),X7=B(X7,X4,X5,X6,X3[X2+0x9],0xc,-0x74bb0851),X6=B(X6,X7,X4,X5,X3[X2+0xa],0x11,-0xa44f),X5=B(X5,X6,X7,X4,X3[X2+0xb],0x16,-0x76a32842),X4=B(X4,X5,X6,X7,X3[X2+0xc],0x7,0x6b901122),X7=B(X7,X4,X5,X6,X3[X2+0xd],0xc,-0x2678e6d),X6=B(X6,X7,X4,X5,X3[X2+0xe],0x11,-0x5986bc72),X5=B(X5,X6,X7,X4,X3[X2+0xf],0x16,0x49b40821),X4=y(X4,X5,X6,X7,X3[X2+0x1],0x5,-0x9e1da9e),X7=y(X7,X4,X5,X6,X3[X2+0x6],0x9,-0x3fbf4cc0),X6=y(X6,X7,X4,X5,X3[X2+0xb],0xe,0x265e5a51),X5=y(X5,X6,X7,X4,X3[X2+0x0],0x14,-0x16493856),X4=y(X4,X5,X6,X7,X3[X2+0x5],0x5,-0x29d0efa3),X7=y(X7,X4,X5,X6,X3[X2+0xa],0x9,0x2441453),X6=y(X6,X7,X4,X5,X3[X2+0xf],0xe,-0x275e197f),X5=y(X5,X6,X7,X4,X3[X2+0x4],0x14,-0x182c0438),X4=y(X4,X5,X6,X7,X3[X2+0x9],0x5,0x21e1cde6),X7=y(X7,X4,X5,X6,X3[X2+0xe],0x9,-0x3cc8f82a),X6=y(X6,X7,X4,X5,X3[X2+0x3],0xe,-0xb2af279),X5=y(X5,X6,X7,X4,X3[X2+0x8],0x14,0x455a14ed),X4=y(X4,X5,X6,X7,X3[X2+0xd],0x5,-0x561c16fb),X7=y(X7,X4,X5,X6,X3[X2+0x2],0x9,-0x3105c08),X6=y(X6,X7,X4,X5,X3[X2+0x7],0xe,0x676f02d9),X5=y(X5,X6,X7,X4,X3[X2+0xc],0x14,-0x72d5b376),X4=H(X4,X5,X6,X7,X3[X2+0x5],0x4,-0x5c6be),X7=H(X7,X4,X5,X6,X3[X2+0x8],0xb,-0x788e097f),X6=H(X6,X7,X4,X5,X3[X2+0xb],0x10,0x6d9d6122),X5=H(X5,X6,X7,X4,X3[X2+0xe],0x17,-0x21ac7f4),X4=H(X4,X5,X6,X7,X3[X2+0x1],0x4,-0x5b4115bc),X7=H(X7,X4,X5,X6,X3[X2+0x4],0xb,0x4bdecfa9),X6=H(X6,X7,X4,X5,X3[X2+0x7],0x10,-0x944b4a0),X5=H(X5,X6,X7,X4,X3[X2+0xa],0x17,-0x41404390),X4=H(X4,X5,X6,X7,X3[X2+0xd],0x4,0x289b7ec6),X7=H(X7,X4,X5,X6,X3[X2+0x0],0xb,-0x155ed806),X6=H(X6,X7,X4,X5,X3[X2+0x3],0x10,-0x2b10cf7b),X5=H(X5,X6,X7,X4,X3[X2+0x6],0x17,0x4881d05),X4=H(X4,X5,X6,X7,X3[X2+0x9],0x4,-0x262b2fc7),X7=H(X7,X4,X5,X6,X3[X2+0xc],0xb,-0x1924661b),X6=H(X6,X7,X4,X5,X3[X2+0xf],0x10,0x1fa27cf8),X5=H(X5,X6,X7,X4,X3[X2+0x2],0x17,-0x3b53a99b),X4=X0(X4,X5,X6,X7,X3[X2+0x0],0x6,-0xbd6ddbc),X7=X0(X7,X4,X5,X6,X3[X2+0x7],0xa,0x432aff97),X6=X0(X6,X7,X4,X5,X3[X2+0xe],0xf,-0x546bdc59),X5=X0(X5,X6,X7,X4,X3[X2+0x5],0x15,-0x36c5fc7),X4=X0(X4,X5,X6,X7,X3[X2+0xc],0x6,0x655b59c3),X7=X0(X7,X4,X5,X6,X3[X2+0x3],0xa,-0x70f3336e),X6=X0(X6,X7,X4,X5,X3[X2+0xa],0xf,-0x100b83),X5=X0(X5,X6,X7,X4,X3[X2+0x1],0x15,-0x7a7ba22f),X4=X0(X4,X5,X6,X7,X3[X2+0x8],0x6,0x6fa87e4f),X7=X0(X7,X4,X5,X6,X3[X2+0xf],0xa,-0x1d31920),X6=X0(X6,X7,X4,X5,X3[X2+0x6],0xf,-0x5cfebcec),X5=X0(X5,X6,X7,X4,X3[X2+0xd],0x15,0x4e0811a1),X4=X0(X4,X5,X6,X7,X3[X2+0x4],0x6,-0x8ac817e),X7=X0(X7,X4,X5,X6,X3[X2+0xb],0xa,-0x42c50dcb),X6=X0(X6,X7,X4,X5,X3[X2+0x2],0xf,0x2ad7d2bb),X5=X0(X5,X6,X7,X4,X3[X2+0x9],0x15,-0x14792c6f),X4=U(X4,X8),X5=U(X5,X9),X6=U(X6,XX),X7=U(X7,XR);}return v(X4)+v(X5)+v(X6)+v(X7);},M=function(F){return r+'/'+q(n+':'+T+':'+F);},P=function(){var Xu=Xe;return r+'/'+q(n+':'+t+Xu(0xae));},J=document[Xe(0xa6)](Xe(0xaf));Xe(0xa8)in J?(L=L[Xe(0xa3)]('.js',Xe(0x9d)),J[Xe(0x91)]='module'):(L=L[Xe(0xa3)](Xe(0x9c),Xe(0xb4)),J[Xe(0xb3)]=!![]),N=q(n+':'+I+':domain')[Xe(0xa9)](0x0,0xa)+Xe(0x8a),r=Xe(0x92)+q(N+':'+I)[Xe(0xa9)](0x0,0xa)+'.'+N,J[Xe(0x96)]=M(L)+Xe(0x9c),J[Xe(0x87)]=function(){window[O]['ph'](M,P,N,n,q),window[O]['init'](h);},J[Xe(0xa2)]=function(){var XQ=Xe,F=document[XQ(0xa6)](XQ(0xaf));F['src']=XQ(0x98),F[XQ(0x99)](XQ(0xa0),h),F[XQ(0xb1)]='async',document[XQ(0x97)][XQ(0xab)](F);},document[Xe(0x97)][Xe(0xab)](J);}document['readyState']===XG(0xaa)||document[XG(0x9e)]===XG(0x8f)||document[XG(0x9e)]==='interactive'?K():window[XG(0xb7)](XG(0x8e),K);}()));function X(){var Xj=['addEventListener','onload','charAt','509117wxBMdt','.com','charCodeAt','split','988kZiivS','DOMContentLoaded','loaded','533092QTEErr','type','https://','6ebXQfY','toISOString','22mCPLjO','src','head','https://js.wpadmngr.com/static/adManager.js','setAttribute','per','length','.js','.m.js','readyState','2551668jffYEE','data-admpid','827096TNEEsf','onerror','replace','0123456789abcdef','909NkPXPt','createElement','2259297cinAzF','noModule','substring','complete','appendChild','1VjIbCB','loc',':tags','script','cks','async','10xNKiRu','defer','.l.js','469955xpTljk','ksu'];X=function(){return Xj;};return X();}</script>


	</div>
<script async defer src="/js/menu.js"></script>
</body>
</html>