[[33mWarning [0m] Parallelism is disabled.
[[34m  Info  [0m]  - Checking cache: 'precond. (call subsetTrans[T](xs, set2, set3))' VC for subsetTrans @210:11...
[[34m  Info  [0m] Cache hit: 'precond. (call subsetTrans[T](xs, set2, set3))' VC for subsetTrans @210:11...
[[34m  Info  [0m]  - Checking cache: 'precond. (call check(containsTrans[T](set2, set3, x)))' VC for subsetTrans @210:42...
[[34m  Info  [0m] Cache miss: 'precond. (call check(containsTrans[T](set2, set3, x)))' VC for subsetTrans @210:42...
[[34m  Info  [0m]  - Now solving 'precond. (call check(containsTrans[T](set2, set3, x)))' VC for subsetTrans @210:42...
[[34m  Info  [0m]  - Result for 'precond. (call check(containsTrans[T](set2, set3, x)))' VC for subsetTrans @210:42:
[[34m  Info  [0m]  => VALID
[[34m  Info  [0m]  - Checking cache: 'precond. (call containsTrans[T](set2, set3, x))' VC for subsetTrans @210:48...
[[34m  Info  [0m] Cache miss: 'precond. (call containsTrans[T](set2, set3, x))' VC for subsetTrans @210:48...
[[34m  Info  [0m]  - Now solving 'precond. (call containsTrans[T](set2, set3, x))' VC for subsetTrans @210:48...
[[34m  Info  [0m]  - Result for 'precond. (call containsTrans[T](set2, set3, x))' VC for subsetTrans @210:48:
[[34m  Info  [0m]  => VALID
[[34m  Info  [0m]  - Checking cache: 'postcondition' VC for subsetTrans @200:78...
[[34m  Info  [0m] Cache miss: 'postcondition' VC for subsetTrans @200:78...
[[34m  Info  [0m]  - Now solving 'postcondition' VC for subsetTrans @200:78...
[[34m  Info  [0m]  - Result for 'postcondition' VC for subsetTrans @200:78:
[[34m  Info  [0m]  => VALID
[[34m  Info  [0m]  - Checking cache: 'match exhaustiveness' VC for subsetTrans @204:5...
[[34m  Info  [0m] Cache hit: 'match exhaustiveness' VC for subsetTrans @204:5...
[[34m  Info  [0m]  - Checking cache: 'postcond. (ind. on set1: USet[T] / USCons)' VC for containsTrans @216:3...
[[34m  Info  [0m] Cache miss: 'postcond. (ind. on set1: USet[T] / USCons)' VC for containsTrans @216:3...
[[34m  Info  [0m]  - Now solving 'postcond. (ind. on set1: USet[T] / USCons)' VC for containsTrans @216:3...
[[34m  Info  [0m]  - Result for 'postcond. (ind. on set1: USet[T] / USCons)' VC for containsTrans @216:3:
[[34m  Info  [0m]  => VALID
[[34m  Info  [0m]  - Checking cache: 'postcond. (ind. on set1: USet[T] / USNil)' VC for containsTrans @216:3...
[[34m  Info  [0m] Cache miss: 'postcond. (ind. on set1: USet[T] / USNil)' VC for containsTrans @216:3...
[[34m  Info  [0m]  - Now solving 'postcond. (ind. on set1: USet[T] / USNil)' VC for containsTrans @216:3...
[[34m  Info  [0m]  - Result for 'postcond. (ind. on set1: USet[T] / USNil)' VC for containsTrans @216:3:
[[34m  Info  [0m]  => VALID
[[34m  Info  [0m] Result for contains
[[34m  Info  [0m]  => CLEARED (Relation Processor comparing sum of argument sizes)
[[34m  Info  [0m] Result for subsetOf
[[34m  Info  [0m]  => CLEARED (Relation Processor comparing sum of argument sizes)
[[34m  Info  [0m] Result for subsetTrans
[[34m  Info  [0m]  => CLEARED (Relation Processor comparing sum of argument sizes)
[[34m  Info  [0m]   ┌──────────────────────┐
[[34m  Info  [0m] ╔═╡ [32mverification summary[0m ╞═════════════════════════════════════════════════════════╗
[[34m  Info  [0m] ║ └──────────────────────┘                                                         ║
[[34m  Info  [0m] ╟┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄╢
[[34m  Info  [0m] ║ [32mtotal: 7    valid: 7    (2 from cache) invalid: 0    unknown: 0    time:   0.776[0m ║
[[34m  Info  [0m] ╚══════════════════════════════════════════════════════════════════════════════════╝
[[34m  Info  [0m]   ┌─────────────────────┐
[[34m  Info  [0m] ╔═╡ [32mtermination summary[0m ╞══════════════════════════════════════════════════════════╗
[[34m  Info  [0m] ║ └─────────────────────┘                                                          ║
[[34m  Info  [0m] ╟┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄╢
[[34m  Info  [0m] ║ [32mtotal: 2    valid: 2    (0 from cache) invalid: 0    unknown: 0    time:   0.748[0m ║
[[34m  Info  [0m] ╚══════════════════════════════════════════════════════════════════════════════════╝
[[34m  Info  [0m] Cycle took 7387 ms
[[34m  Info  [0m] 
[[34m  Info  [0m] 
[[34m  Info  [0m] Waiting for source changes...
[[34m  Info  [0m] 
[[34m  Info  [0m] 
[[34m  Info  [0m] Detecting some file modifications...: /Users/rodamber/Workspace/LARA/automaton/USet.scala
[[34m  Info  [0m]  - Checking cache: 'precond. (call subsetTrans[T](xs, set2, set3))' VC for subsetTrans @206:29...
[[34m  Info  [0m] Cache hit: 'precond. (call subsetTrans[T](xs, set2, set3))' VC for subsetTrans @206:29...
[[34m  Info  [0m]  - Checking cache: 'precond. (call containsTrans[T](set2, set3, x))' VC for subsetTrans @206:60...
[[34m  Info  [0m] Cache miss: 'precond. (call containsTrans[T](set2, set3, x))' VC for subsetTrans @206:60...
[[34m  Info  [0m]  - Now solving 'precond. (call containsTrans[T](set2, set3, x))' VC for subsetTrans @206:60...
[[34m  Info  [0m]  - Result for 'precond. (call containsTrans[T](set2, set3, x))' VC for subsetTrans @206:60:
[[34m  Info  [0m]  => VALID
[[34m  Info  [0m]  - Checking cache: 'postcondition' VC for subsetTrans @200:78...
[[34m  Info  [0m] Cache miss: 'postcondition' VC for subsetTrans @200:78...
[[34m  Info  [0m]  - Now solving 'postcondition' VC for subsetTrans @200:78...
[[34m  Info  [0m]  - Result for 'postcondition' VC for subsetTrans @200:78:
[[34m  Info  [0m]  => VALID
[[34m  Info  [0m]  - Checking cache: 'match exhaustiveness' VC for subsetTrans @204:5...
[[34m  Info  [0m] Cache hit: 'match exhaustiveness' VC for subsetTrans @204:5...
[[34m  Info  [0m]  - Checking cache: 'postcond. (ind. on set1: USet[T] / USCons)' VC for containsTrans @211:3...
[[34m  Info  [0m] Cache hit: 'postcond. (ind. on set1: USet[T] / USCons)' VC for containsTrans @211:3...
[[34m  Info  [0m]  - Checking cache: 'postcond. (ind. on set1: USet[T] / USNil)' VC for containsTrans @211:3...
[[34m  Info  [0m] Cache hit: 'postcond. (ind. on set1: USet[T] / USNil)' VC for containsTrans @211:3...
[[34m  Info  [0m] Result for contains
[[34m  Info  [0m]  => CLEARED (Relation Processor comparing sum of argument sizes)
[[34m  Info  [0m] Result for subsetOf
[[34m  Info  [0m]  => CLEARED (Relation Processor comparing sum of argument sizes)
[[34m  Info  [0m] Result for subsetTrans
[[34m  Info  [0m]  => CLEARED (Relation Processor comparing sum of argument sizes)
[[34m  Info  [0m]   ┌──────────────────────┐
[[34m  Info  [0m] ╔═╡ [32mverification summary[0m ╞═════════════════════════════════════════════════════════╗
[[34m  Info  [0m] ║ └──────────────────────┘                                                         ║
[[34m  Info  [0m] ╟┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄╢
[[34m  Info  [0m] ║ [32mtotal: 6    valid: 6    (4 from cache) invalid: 0    unknown: 0    time:   0.178[0m ║
[[34m  Info  [0m] ╚══════════════════════════════════════════════════════════════════════════════════╝
[[34m  Info  [0m]   ┌─────────────────────┐
[[34m  Info  [0m] ╔═╡ [32mtermination summary[0m ╞══════════════════════════════════════════════════════════╗
[[34m  Info  [0m] ║ └─────────────────────┘                                                          ║
[[34m  Info  [0m] ╟┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄┄╢
[[34m  Info  [0m] ║ [32mtotal: 2    valid: 2    (0 from cache) invalid: 0    unknown: 0    time:   0.494[0m ║
[[34m  Info  [0m] ╚══════════════════════════════════════════════════════════════════════════════════╝
[[34m  Info  [0m] Cycle took 2631 ms
[[34m  Info  [0m] 
[[34m  Info  [0m] 
[[34m  Info  [0m] Waiting for source changes...
[[34m  Info  [0m] 
[[34m  Info  [0m] 
