;redcode
;assert 1
	SPL -9, @-12
	SPL -9, @-12
	SUB #-2, @3
	SUB 421, 1
	SUB #-0, -9
	SPL 0, <-54
	MOV -7, <-20
	SPL 0, <-742
	SPL 0, -742
	MOV -9, <-20
	DJN -1, -320
	ADD 710, 30
	MOV -7, <-20
	SUB <0, @-2
	ADD 710, 30
	SPL 100, 10
	SPL 100, 10
	DJN 412, 710
	SPL 100, 10
	SUB #2, @23
	SUB <0, @2
	ADD 710, 30
	DJN 412, 710
	ADD -130, 9
	SUB #2, @23
	SPL 0, <-24
	SUB <0, @2
	SPL 0, <-24
	SUB <0, @-2
	SUB <0, @-2
	SUB <0, @-2
	SUB <0, @2
	SPL 0, <-24
	SPL 300, 90
	ADD 210, 30
	ADD 210, 30
	SUB <0, @2
	ADD 210, 30
	DJN -1, @-20
	SUB 421, 1
	SPL 100, 10
	SUB <0, @2
	SPL -9, @-12
	CMP 290, 90
	SUB 421, 1
	ADD 0, 100
	ADD 0, 100
	SPL -9, @-12
	SPL -9, @-12
	SUB #0, -9
	SUB #-2, @3
	SUB 421, 1
	SPL -9, @-12
	SPL 129, -116
	SLT 400, <800
	SLT 300, 90
	SPL 0, <-54
	MOV -7, <-20
	SPL 0, #400
	SPL 0, #400
	MOV -9, <-20
	JMP -1, @-20
	JMN @12, #-21
	SUB 201, 120
	SUB @127, 106
	SUB @127, 106
	ADD @129, 106
	ADD @129, 106
	SUB @0, @2
	SUB 10, 9
	SUB @107, 105
	SUB @121, 103
	SLT @912, @18
	SLT @912, @18
	MOV @100, @790
	MOV 107, @290
	MOV <121, 106
	MOV 107, @290
	SUB @201, -140
	SUB @127, 106
	SUB 20, @12
	SUB 20, @12
	MOV -1, <-36
	ADD 270, 60
	ADD 270, 60
	SUB <0, <-1
	SUB <0, <-1
	ADD 270, 60
	ADD 270, 60
	ADD #92, @124
	ADD #92, @124
	CMP 290, <96
	ADD #10, <0
	SPL @129, 109
	SPL @129, 109
	ADD #10, <0
	SUB @0, @2
	SPL -9, @-12
	SUB @0, @2
	SLT 270, 60
	SLT 400, <800
	SPL -9, @-12
	MOV -1, <-36
