{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1729788244423 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729788244423 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 24 10:44:04 2024 " "Processing started: Thu Oct 24 10:44:04 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729788244423 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729788244423 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off GroupProject3710 -c GroupProject3710 " "Command: quartus_map --read_settings_files=on --write_settings_files=off GroupProject3710 -c GroupProject3710" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729788244423 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1729788244816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_regfile_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_regfile_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Regfile_tb " "Found entity 1: ALU_Regfile_tb" {  } { { "ALU_Regfile_tb.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/ALU_Regfile_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729788251458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729788251458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/regfile.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729788251460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729788251460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file alucontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 alucontrol " "Found entity 1: alucontrol" {  } { { "alucontrol.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/alucontrol.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729788251462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729788251462 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alu.v(12) " "Verilog HDL information at alu.v(12): always construct contains both blocking and non-blocking assignments" {  } { { "alu.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/alu.v" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1729788251464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/alu.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729788251464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729788251464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "groupproject3710.v 2 2 " "Found 2 design units, including 2 entities, in source file groupproject3710.v" { { "Info" "ISGN_ENTITY_NAME" "1 GroupProject3710 " "Found entity 1: GroupProject3710" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729788251466 ""} { "Info" "ISGN_ENTITY_NAME" "2 signextend " "Found entity 2: signextend" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729788251466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729788251466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_memory_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_memory_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath_Memory_tb " "Found entity 1: Datapath_Memory_tb" {  } { { "Datapath_Memory_tb.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/Datapath_Memory_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729788251467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729788251467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729788251469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729788251469 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "GroupProject3710 " "Elaborating entity \"GroupProject3710\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1729788251494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:regfile1 " "Elaborating entity \"regfile\" for hierarchy \"regfile:regfile1\"" {  } { { "GroupProject3710.v" "regfile1" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729788251495 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Loading register file regfile.v(19) " "Verilog HDL Display System Task info at regfile.v(19): Loading register file" {  } { { "regfile.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/regfile.v" 19 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729788251496 "|GroupProject3710|regfile:regfile1"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "done with RF load regfile.v(22) " "Verilog HDL Display System Task info at regfile.v(22): done with RF load" {  } { { "regfile.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/regfile.v" 22 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729788251496 "|GroupProject3710|regfile:regfile1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 regfile.v(32) " "Verilog HDL assignment warning at regfile.v(32): truncated value with size 32 to match size of target (16)" {  } { { "regfile.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/regfile.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729788251496 "|GroupProject3710|regfile:regfile1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 regfile.v(33) " "Verilog HDL assignment warning at regfile.v(33): truncated value with size 32 to match size of target (16)" {  } { { "regfile.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/regfile.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729788251496 "|GroupProject3710|regfile:regfile1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alucontrol alucontrol:alucontrol1 " "Elaborating entity \"alucontrol\" for hierarchy \"alucontrol:alucontrol1\"" {  } { { "GroupProject3710.v" "alucontrol1" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729788251496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu1 " "Elaborating entity \"alu\" for hierarchy \"alu:alu1\"" {  } { { "GroupProject3710.v" "alu1" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729788251497 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PSR alu.v(12) " "Verilog HDL Always Construct warning at alu.v(12): inferring latch(es) for variable \"PSR\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/alu.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1729788251498 "|GroupProject3710|alu:alu1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PSR\[5\] alu.v(7) " "Output port \"PSR\[5\]\" at alu.v(7) has no driver" {  } { { "alu.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/alu.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1729788251498 "|GroupProject3710|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PSR\[0\] alu.v(12) " "Inferred latch for \"PSR\[0\]\" at alu.v(12)" {  } { { "alu.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/alu.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729788251498 "|GroupProject3710|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PSR\[1\] alu.v(12) " "Inferred latch for \"PSR\[1\]\" at alu.v(12)" {  } { { "alu.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/alu.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729788251498 "|GroupProject3710|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PSR\[2\] alu.v(12) " "Inferred latch for \"PSR\[2\]\" at alu.v(12)" {  } { { "alu.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/alu.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729788251498 "|GroupProject3710|alu:alu1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter shifter:shift " "Elaborating entity \"shifter\" for hierarchy \"shifter:shift\"" {  } { { "GroupProject3710.v" "shift" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729788251498 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1729788251801 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1729788251901 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/output_files/GroupProject3710.map.smsg " "Generated suppressed messages file C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/output_files/GroupProject3710.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729788252093 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1729788252175 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729788252175 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "30 " "Design contains 30 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729788252204 "|GroupProject3710|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regwrite " "No output dependent on input pin \"regwrite\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729788252204 "|GroupProject3710|regwrite"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ra1\[0\] " "No output dependent on input pin \"ra1\[0\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729788252204 "|GroupProject3710|ra1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ra1\[1\] " "No output dependent on input pin \"ra1\[1\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729788252204 "|GroupProject3710|ra1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ra1\[2\] " "No output dependent on input pin \"ra1\[2\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729788252204 "|GroupProject3710|ra1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ra1\[3\] " "No output dependent on input pin \"ra1\[3\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729788252204 "|GroupProject3710|ra1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ra2\[0\] " "No output dependent on input pin \"ra2\[0\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729788252204 "|GroupProject3710|ra2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ra2\[1\] " "No output dependent on input pin \"ra2\[1\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729788252204 "|GroupProject3710|ra2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ra2\[2\] " "No output dependent on input pin \"ra2\[2\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729788252204 "|GroupProject3710|ra2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ra2\[3\] " "No output dependent on input pin \"ra2\[3\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729788252204 "|GroupProject3710|ra2[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wa\[0\] " "No output dependent on input pin \"wa\[0\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729788252204 "|GroupProject3710|wa[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wa\[1\] " "No output dependent on input pin \"wa\[1\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729788252204 "|GroupProject3710|wa[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wa\[2\] " "No output dependent on input pin \"wa\[2\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729788252204 "|GroupProject3710|wa[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wa\[3\] " "No output dependent on input pin \"wa\[3\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729788252204 "|GroupProject3710|wa[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wd\[0\] " "No output dependent on input pin \"wd\[0\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729788252204 "|GroupProject3710|wd[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wd\[1\] " "No output dependent on input pin \"wd\[1\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729788252204 "|GroupProject3710|wd[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wd\[2\] " "No output dependent on input pin \"wd\[2\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729788252204 "|GroupProject3710|wd[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wd\[3\] " "No output dependent on input pin \"wd\[3\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729788252204 "|GroupProject3710|wd[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wd\[4\] " "No output dependent on input pin \"wd\[4\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729788252204 "|GroupProject3710|wd[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wd\[5\] " "No output dependent on input pin \"wd\[5\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729788252204 "|GroupProject3710|wd[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wd\[6\] " "No output dependent on input pin \"wd\[6\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729788252204 "|GroupProject3710|wd[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wd\[7\] " "No output dependent on input pin \"wd\[7\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729788252204 "|GroupProject3710|wd[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wd\[8\] " "No output dependent on input pin \"wd\[8\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729788252204 "|GroupProject3710|wd[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wd\[9\] " "No output dependent on input pin \"wd\[9\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729788252204 "|GroupProject3710|wd[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wd\[10\] " "No output dependent on input pin \"wd\[10\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729788252204 "|GroupProject3710|wd[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wd\[11\] " "No output dependent on input pin \"wd\[11\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729788252204 "|GroupProject3710|wd[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wd\[12\] " "No output dependent on input pin \"wd\[12\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729788252204 "|GroupProject3710|wd[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wd\[13\] " "No output dependent on input pin \"wd\[13\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729788252204 "|GroupProject3710|wd[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wd\[14\] " "No output dependent on input pin \"wd\[14\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729788252204 "|GroupProject3710|wd[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wd\[15\] " "No output dependent on input pin \"wd\[15\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729788252204 "|GroupProject3710|wd[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1729788252204 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "127 " "Implemented 127 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "70 " "Implemented 70 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1729788252205 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1729788252205 ""} { "Info" "ICUT_CUT_TM_LCELLS" "41 " "Implemented 41 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1729788252205 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1729788252205 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4811 " "Peak virtual memory: 4811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729788252226 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 24 10:44:12 2024 " "Processing ended: Thu Oct 24 10:44:12 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729788252226 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729788252226 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729788252226 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1729788252226 ""}
