  Hex/Decimal memory dump (least significant word on left)
  Only lines with at least one nonzero value printed
     0/   0. : (   92/   146.)(    1/     1.)( 4104/ 16644.)(    0/     0.)
     4/   4. : (    1/     1.)(    2/     2.)(    5/     5.)(    4/     4.)
     8/   8. : (    5/     5.)(    0/     0.)(    0/     0.)(    0/     0.)
 state is decimal format; registers are hex 
   starting instruction 1
    0    4    5   6   0    0    0    0    0    0    0   0    0    0 1101 [pc]-> mar      

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
    1    4    5   6   0    0    0    0    0    0    0   0    0    0 1101 [[mar]]-> mdr   
    2    4    5   6   0    0    0    0    0    0    0   0   92    0 1101 [mdr] -> ir     
    3    4    5   6   0    0    0    0    0    0    0   0   92   92 1101 [pc]+1 -> q     
    4    4    5   6   0    0    1    0    0    0    0   0   92   92 1101 [q] -> pc       
  300    4    5   6   1    0    1    0    0    0    0   0   92   92 1101 --              

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
  301    4    5   6   1    0    1    0    0    0    0   0   92   92 1101 --              
    5    4    5   6   1    0    1    0    0    0    0   0   92   92 1101 --              
    7    4    5   6   1    0    1    0    0    0    0   0   92   92 1101 --              
    8    4    5   6   1    0    1    0    0    0    0   0   92   92 1101 --              
   11    4    5   6   1    0    1    0    0    0    0   0   92   92 1101 --              

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
   18    4    5   6   1    0    1    0    0    0    0   0   92   92 1101 [pc] + 1 -> q   
   19    4    5   6   1    0    2    0    0    0    0   0   92   92 1101 [q] -> pc       
   starting instruction 2
    0    4    5   6   2    0    2    0    0    0    0   0   92   92 1101 [pc]-> mar      
    1    4    5   6   2    0    2    0    0    0    0   2   92   92 1101 [[mar]]-> mdr   
    2    4    5   6   2    0    2    0    0    0    0   2 4104   92 1101 [mdr] -> ir     

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
    3    4    5   6   2    0    2    0    0    0    0   2 4104 4104 1101 [pc]+1 -> q     
    4    4    5   6   2    0    3    0    0    0    0   2 4104 4104 1101 [q] -> pc       
  300    4    5   6   3    0    3    0    0    0    0   2 4104 4104 1101 --              
   20    4    5   6   3    0    3    0    0    0    0   2 4104 4104 1101 --              
   31    4    5   6   3    0    3    0    0    0    0   2 4104 4104 1101 [r_src] -> mar/t

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
   32    4    5   6   3    0    3    5    0    0    0   5 4104 4104 1101 [[mar]] -> mdr  
   33    4    5   6   3    0    3    5    0    0    0   5    2 4104 1101 [mdr] -> t4     
   21    4    5   6   3    0    3    5    0    2    0   5    2 4104 1101 --              
   70    4    5   6   3    0    3    5    0    2    0   5    2 4104 1101 [r_dst] -> t3/t5
   22    4    5   6   3    0    3    5    4    2    4   5    2 4104 1101 --              

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
  150    4    5   6   3    0    3    5    4    2    4   5    2 4104 1101 --              
   23    4    5   6   3    0    3    5    4    2    4   5    2 4104 1101 --              
  120    4    5   6   3    0    3    5    4    2    4   5    2 4104 1101 [t4] -> r_dst   
   24    2    5   6   3    0    3    5    4    2    4   5    2 4104 1101 --              
   25    2    5   6   3    0    3    5    4    2    4   5    2 4104 1101 --              

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
  101    2    5   6   3    0    3    5    4    2    4   5    2 4104 1101 [t2] -> mar/r_sr
  102    2    5   6   3    0    3    5    4    2    4   5    2 4104 1101 [t5] -> mdr     
  103    2    5   6   3    0    3    5    4    2    4   5    4 4104 1101 [mdr] -> [mar]  
   26    2    5   6   3    0    3    5    4    2    4   5    4 4104 1101 --              
  800    2    5   6   3    0    3    5    4    2    4   5    4 4104 1101 --              

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
  803    2    5   6   3    0    3    5    4    2    4   5    4 4104 1101 --              
   starting instruction 3
    0    2    5   6   3    0    3    5    4    2    4   5    4 4104 1101 [pc]-> mar      
    1    2    5   6   3    0    3    5    4    2    4   3    4 4104 1101 [[mar]]-> mdr   
    2    2    5   6   3    0    3    5    4    2    4   3    0 4104 1101 [mdr] -> ir     
    3    2    5   6   3    0    3    5    4    2    4   3    0    0 1101 [pc]+1 -> q     

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
    4    2    5   6   3    0    4    5    4    2    4   3    0    0 1101 [q] -> pc       
  300    2    5   6   4    0    4    5    4    2    4   3    0    0 1101 --              
  301    2    5   6   4    0    4    5    4    2    4   3    0    0 1101 --              
    5    2    5   6   4    0    4    5    4    2    4   3    0    0 1101 --              
    6    2    5   6   4    0    4    5    4    2    4   3    0    0 1101 --              

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
   10    2    5   6   4    0    4    5    4    2    4   3    0    0 1101 --              
  test 9: Halt instruction executed 
  Hex/Decimal memory dump (least significant word on left)
  Only lines with at least one nonzero value printed
     0/   0. : (   92/   146.)(    1/     1.)( 4104/ 16644.)(    0/     0.)
     4/   4. : (    1/     1.)(    4/     4.)(    5/     5.)(    4/     4.)
     8/   8. : (    5/     5.)(    0/     0.)(    0/     0.)(    0/     0.)
