\hypertarget{union__hw__aips__pacro}{}\section{\+\_\+hw\+\_\+aips\+\_\+pacro Union Reference}
\label{union__hw__aips__pacro}\index{\+\_\+hw\+\_\+aips\+\_\+pacro@{\+\_\+hw\+\_\+aips\+\_\+pacro}}


H\+W\+\_\+\+A\+I\+P\+S\+\_\+\+P\+A\+C\+RO -\/ Peripheral Access Control Register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+aips.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__aips__pacro_1_1__hw__aips__pacro__bitfields}{\+\_\+hw\+\_\+aips\+\_\+pacro\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__aips__pacro_ab413244263ae216c6a36be923555b2fa}{}\label{union__hw__aips__pacro_ab413244263ae216c6a36be923555b2fa}

\item 
struct \hyperlink{struct__hw__aips__pacro_1_1__hw__aips__pacro__bitfields}{\+\_\+hw\+\_\+aips\+\_\+pacro\+::\+\_\+hw\+\_\+aips\+\_\+pacro\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__aips__pacro_a133b76177bec0626897b3f3761dafe36}{}\label{union__hw__aips__pacro_a133b76177bec0626897b3f3761dafe36}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+A\+I\+P\+S\+\_\+\+P\+A\+C\+RO -\/ Peripheral Access Control Register (RW) 

Reset value\+: 0x44444444U

This section describes P\+A\+CR registers E-\/P, which control peripheral slots 32-\/127. See P\+A\+C\+R\+Peripheral Access Control Register for the description of these registers. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+aips.\+h\end{DoxyCompactItemize}
