# Work to be Done

### CheckPoint 3 (All completed):

- [x] Implement register.v
- [x] Add testbench register_tb.v
- [x] Implement decoder_5_to_32.v
- [x] Add testbench decoder_5_to_32_tb.v
- [x] Implement reg_group_32.v
- [x] Add testbench reg_group_32_tb.v
- [x] Implement tri_32.v
- [x] Add testbench tri_32_tb.v
- [x] Implement the regfile.v
- [x] Add testbench regFile_tb.v
- [x] Write README file for CheckPoint

### CheckPoint 4 & 5:

- [x] Create new Folder
- [x] Program Counter
- [x] Instruction Register (not used but prepared for pipeline)
- [x] Decoder
- [x] Sign Extension
- [x] Instruction Memory
- [x] Data Memory

#### Inside Datapath

- [x] R-type Instruction
- [x] addi (Add Immediate Number)
- [x] sw (Store Word)
- [x] lw (Load Word)
- [x] ji (Jump Immediate Number) 
- [x] jal (Store *pc + 1* &  Jump Immediate Number)
- [x] jr (Jump to addr register $rd point to)
- [x] beq (Jump to *pc + 1 + N* if dataA == dataB)
- [x] blt (Jump to *pc + 1 + N* if dataA < dataB)
- [x] bex
- [x] setx
- [x] Testbench

### CheckPoint 6 (now doing):

- [ ] fpga verification 

- [ ] Game design
