// Seed: 65968723
`timescale 1ps / 1ps
module module_0 (
    input  id_0,
    output id_1,
    input  id_2
);
  type_4(
      0, 1 & id_2
  );
  logic id_3;
endmodule
