verilog xil_defaultlib  \
"../../../../Pipeline_CPU.srcs/sources_1/ip/ID_reg_Ex_0/ID_reg_EX.v" \
"../../../../Pipeline_CPU.srcs/sources_1/ip/ID_reg_Ex_0/sim/ID_reg_Ex_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
