# -------------------------------------------------------------------------- #
#
# Copyright (C) 2020  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
# Date created = 01:23:04  October 18, 2024
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		project_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone V"
set_global_assignment -name DEVICE AUTO
set_global_assignment -name TOP_LEVEL_ENTITY project
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 20.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "01:23:04  OCTOBER 18, 2024"
set_global_assignment -name LAST_QUARTUS_VERSION "20.1.0 Lite Edition"


set_global_assignment -name VERILOG_FILE D:\D\TEC\2024\S2\Proyecto_de_diseno\Pruebas\ALU\A1_N.sv
set_global_assignment -name VERILOG_FILE D:\D\TEC\2024\S2\Proyecto_de_diseno\Pruebas\ALU\Absolute_N.sv
set_global_assignment -name VERILOG_FILE D:\D\TEC\2024\S2\Proyecto_de_diseno\Pruebas\ALU\Adder_Subtractor_N.sv
set_global_assignment -name VERILOG_FILE D:\D\TEC\2024\S2\Proyecto_de_diseno\Pruebas\ALU\Adder_with_carries_N.sv
set_global_assignment -name VERILOG_FILE D:\D\TEC\2024\S2\Proyecto_de_diseno\Pruebas\ALU\Adder_with_carry_in_N.sv
set_global_assignment -name VERILOG_FILE D:\D\TEC\2024\S2\Proyecto_de_diseno\Pruebas\ALU\ALU_RV32I.sv
set_global_assignment -name VERILOG_FILE D:\D\TEC\2024\S2\Proyecto_de_diseno\Pruebas\ALU\Multiplexer_MxN.sv
set_global_assignment -name VERILOG_FILE D:\D\TEC\2024\S2\Proyecto_de_diseno\Pruebas\ALU\SLT_U_N.sv
