// Seed: 2233925858
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_8;
  wire id_9;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  uwire id_5;
  module_0(
      id_5, id_5, id_5, id_5, id_5, id_5, id_1
  ); id_6(
      .id_0(id_4), .id_1(id_4[1]), .id_2(1), .id_3(1), .id_4(1'b0)
  );
  assign id_5 = 1;
endmodule
