.device LFE5U-85F

.comment Part: LFE5U-85F-6CABGA381

.tile CIB_R10C3:PVT_COUNT2
unknown: F2B0
unknown: F3B0
unknown: F5B0
unknown: F11B0
unknown: F13B0

.tile CIB_R11C1:CIB_LR
arc: N3_V06N0203 S3_V06N0203

.tile CIB_R17C1:CIB_LR
arc: N3_V06N0203 S3_V06N0103

.tile CIB_R23C1:CIB_LR
arc: N3_V06N0103 S3_V06N0103

.tile CIB_R29C1:CIB_LR
arc: N3_V06N0103 S3_V06N0103

.tile CIB_R35C1:CIB_LR
arc: N3_V06N0103 S3_V06N0003

.tile CIB_R37C1:CIB_LR
arc: E1_H02E0401 E1_H01W0000

.tile CIB_R39C1:CIB_LR
arc: E1_H02E0201 E1_H01W0000

.tile CIB_R41C1:CIB_LR
arc: N3_V06N0003 S3_V06N0303
arc: S1_V02S0701 E1_H02W0701

.tile CIB_R43C1:CIB_LR
arc: JA3 N1_V02S0701
enum: CIB.JB3MUX 0

.tile CIB_R46C4:CIB_EBR
arc: N3_V06N0003 S3_V06N0003

.tile CIB_R47C1:CIB_LR
arc: N3_V06N0303 JF5

.tile CIB_R4C1:CIB_PLL0
arc: JA4 E1_H01W0000
arc: JB1 E1_H01W0100
arc: JB4 H02W0301
arc: JC2 E1_H01W0000
arc: JC4 E1_H02W0401
arc: JCLK0 V02N0701
arc: JD2 V00T0100
arc: JD3 E1_H02W0001
arc: JD4 E1_H02W0001
arc: JLSR0 H02W0301
arc: S1_V02S0001 JF0
arc: V00T0100 H02W0301
arc: PLLCSOUT_PLLREFCS CLK0_PLLREFCS

.tile CIB_R58C4:CIB_DSP
arc: N3_V06N0303 S3_V06N0203

.tile CIB_R5C125:CIB_PLL1
enum: CIB.JA3MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R5C1:CIB_PLL1
arc: JCLK0 V00B0000
arc: N1_V02N0701 S3_V06N0203
arc: V00B0000 V02S0001
enum: CIB.JA3MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R70C4:CIB_EBR
arc: N3_V06N0203 S3_V06N0103

.tile CIB_R82C4:CIB_EBR
arc: N3_V06N0103 S3_V06N0003

.tile CIB_R94C123:CIB_PLL3
enum: CIB.JA3MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R94C3:CIB_PLL3
enum: CIB.JA3MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R94C4:CIB
arc: N3_V06N0003 JQ0

.tile CIB_R94C6:CIB_EFB0
enum: CIB.JB3MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C7:CIB_EFB1
enum: CIB.JA3MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD5MUX 0

.tile MIB_R0C67:TMID_0
arc: G_TDCC0CLKI G_JULCPLL0CLKOP

.tile MIB_R10C0:BANKREF7
enum: BANK.VCCIO 3V3

.tile MIB_R22C12:EBR_SPINE_UL2
arc: G_VPTX0000 G_HPRX0000

.tile MIB_R22C67:CMUX_UL_0
arc: G_DCS0CLK0 G_VPFN0000
arc: G_ULPCLK0 G_VPFS0000

.tile MIB_R22C68:CMUX_UR_0
arc: G_DCS0CLK1 G_VPFN0000
arc: G_URPCLK0 G_VPFS0000

.tile MIB_R42C0:PICL1_DQS3
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R43C0:PICL2
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R47C0:PICL0
arc: JDIA JPADDIA_PIO
enum: PIOA.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R48C0:PICL1
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOA.PULLMODE NONE

.tile MIB_R4C0:PLL0_UL
arc: E1_CLKFB E1_JCLKFB3
arc: E1_REFCLK0 E1_JREFCLK0_0

.tile MIB_R70C67:CMUX_LL_0
arc: G_DCS1CLK0 G_VPFN0000
arc: G_LLPCLK0 G_VPFS0000

.tile MIB_R70C68:CMUX_LR_0
arc: G_DCS1CLK1 G_VPFN0000
arc: G_LRPCLK0 G_VPFS0000

.tile MIB_R95C101:PICB0
unknown: F0B1

.tile MIB_R95C102:PICB1
unknown: F0B1

.tile MIB_R95C103:PICB0
unknown: F0B1

.tile MIB_R95C104:PICB1
unknown: F0B1

.tile MIB_R95C105:PICB0
unknown: F0B1

.tile MIB_R95C106:PICB1
unknown: F0B1

.tile MIB_R95C107:PICB0
unknown: F0B1

.tile MIB_R95C108:PICB1
unknown: F0B1

.tile MIB_R95C110:PICB0
unknown: F0B1

.tile MIB_R95C111:PICB1
unknown: F0B1

.tile MIB_R95C112:PICB0
unknown: F0B1

.tile MIB_R95C113:PICB1
unknown: F0B1

.tile MIB_R95C114:PICB0
unknown: F0B1

.tile MIB_R95C115:PICB1
unknown: F0B1

.tile MIB_R95C116:PICB0
unknown: F0B1

.tile MIB_R95C117:PICB1
unknown: F0B1

.tile MIB_R95C119:PICB0
unknown: F0B1

.tile MIB_R95C120:PICB1
unknown: F0B1

.tile MIB_R95C121:PICB0
unknown: F0B1

.tile MIB_R95C122:PICB1
unknown: F0B1

.tile MIB_R95C4:EFB0_PICB0
arc: JDIA JPADDIA_PIO
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOA.PULLMODE DOWN
enum: PIOA.DRIVE 4
unknown: F54B1
unknown: F56B1
unknown: F82B1
unknown: F94B1

.tile MIB_R95C96:PICB0
unknown: F0B1

.tile MIB_R95C97:PICB1
unknown: F0B1

.tile MIB_R95C98:PICB0
unknown: F0B1

.tile MIB_R95C99:PICB1
unknown: F0B1

.tile R35C3:PLC2
arc: S1_V02S0101 V01N0101
arc: S1_V02S0201 V01N0001
arc: S1_V02S0301 V01N0101

.tile R35C5:PLC2
arc: S1_V02S0501 V01N0101

.tile R36C2:PLC2
arc: E1_H02E0301 V02N0301
arc: S1_V02S0001 V01N0001
arc: S1_V02S0201 H02W0201
arc: S1_V02S0601 E1_H01W0000
arc: V00B0000 V02N0201
arc: V00B0100 S1_V02N0101
arc: A4 V00B0000
arc: A5 V00B0000
arc: B1 S1_V02N0301
arc: B4 H00R0000
arc: B5 V01S0000
arc: B6 V00B0000
arc: C1 S1_V02N0601
arc: C4 Q4
arc: C5 E1_H01E0101
arc: C6 Q6
arc: C7 E1_H01E0101
arc: CLK1 G_HPBX0000
arc: D1 V00T0100
arc: D4 E1_H02W0001
arc: D5 H01W0000
arc: D6 E1_H02W0001
arc: D7 H01W0000
arc: E1_H01E0001 F7
arc: E1_H01E0101 Q4
arc: E1_H02E0101 Q1
arc: E1_H02E0501 F5
arc: E1_H02E0701 F5
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q6
arc: H01W0000 Q6
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: MUXCLK0 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: V00T0100 Q1
arc: V01S0000 Q1
arc: V01S0100 F7
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000001100110000
word: SLICEC.K0.INIT 0111100000000000
word: SLICEC.K1.INIT 1000000000000000
word: SLICED.K0.INIT 0011110000000000
word: SLICED.K1.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1

.tile R36C3:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0201 V02N0201
arc: H00R0100 H02E0501
arc: S1_V02S0001 H01E0001
arc: A2 H02E0701
arc: A5 V02N0301
arc: A6 F7
arc: A7 H02E0701
arc: B0 H01W0100
arc: B2 V02S0301
arc: B3 H00R0100
arc: B4 V00B0100
arc: B5 H02E0101
arc: B6 H02W0301
arc: B7 V00T0000
arc: C0 H00L0000
arc: C1 V02N0401
arc: C2 V02N0601
arc: C3 H00L0100
arc: C4 Q4
arc: C5 V00T0000
arc: C6 Q6
arc: C7 V00T0100
arc: CLK1 G_HPBX0000
arc: D0 V01S0100
arc: D1 V02N0001
arc: D2 Q2
arc: D3 V01S0100
arc: D4 H01W0000
arc: D5 H00L0100
arc: D6 H01W0000
arc: D7 V00B0000
arc: E1_H01E0001 F1
arc: E1_H01E0101 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00L0100 Q3
arc: H01W0000 F1
arc: H01W0100 F7
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q6
arc: N1_V01N0101 Q3
arc: S1_V02S0101 F1
arc: S1_V02S0201 Q0
arc: S1_V02S0301 F1
arc: S1_V02S0401 Q4
arc: S1_V02S0501 F5
arc: S1_V02S0601 Q6
arc: V00B0000 Q4
arc: V00B0100 F5
arc: V00T0000 Q2
arc: V00T0100 Q3
arc: V01S0000 F1
arc: V01S0100 F1
arc: W1_H02W0201 Q2
word: SLICEB.K0.INIT 0000011100001000
word: SLICEB.K1.INIT 0011110000000000
word: SLICEC.K0.INIT 0011110000000000
word: SLICEC.K1.INIT 1000000000000000
word: SLICEA.K0.INIT 0011110000000000
word: SLICEA.K1.INIT 0000000000001111
word: SLICED.K0.INIT 0111100000000000
word: SLICED.K1.INIT 1000000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R36C4:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: H00L0100 V02N0301
arc: H00R0100 V02N0701
arc: S1_V02S0701 E1_H01W0100
arc: W1_H02W0001 H01E0001
arc: W1_H02W0301 H01E0101
arc: A0 E1_H01E0001
arc: A2 F5
arc: A3 V01N0101
arc: A5 V02N0301
arc: B0 V01N0001
arc: B2 H00R0000
arc: B3 H00L0000
arc: B4 V02N0701
arc: B5 S1_V02N0701
arc: C0 H00R0100
arc: C1 H00L0100
arc: C2 H00R0100
arc: C3 N1_V01N0001
arc: C4 V00B0100
arc: C5 V00T0000
arc: CLK1 G_HPBX0000
arc: D0 Q0
arc: D1 H02E0201
arc: D2 Q2
arc: D3 H02E0001
arc: D4 V00B0000
arc: D5 H02E0201
arc: E1_H01E0001 F1
arc: E1_H01E0101 F5
arc: E1_H02E0001 Q2
arc: E1_H02E0601 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00L0000 Q0
arc: H00R0000 Q4
arc: H01W0000 Q2
arc: LSR0 W1_H02E0301
arc: LSR1 E1_H02W0301
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: N1_V01N0001 Q4
arc: S1_V02S0101 F3
arc: S1_V02S0301 F1
arc: V00B0000 Q4
arc: V00B0100 F5
arc: V00T0000 Q0
arc: V01S0100 F1
word: SLICEC.K0.INIT 0000001100110000
word: SLICEC.K1.INIT 1000000000000000
word: SLICEB.K0.INIT 0000011100001000
word: SLICEB.K1.INIT 0000000000000001
word: SLICEA.K0.INIT 0000011100001000
word: SLICEA.K1.INIT 1111000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1

.tile R36C5:PLC2
arc: H00R0100 V02N0701
arc: S1_V02S0301 V01N0101
arc: V00T0100 V02S0501
arc: A2 E1_H01E0001
arc: A4 F5
arc: B2 V01N0001
arc: B4 V02S0501
arc: B5 H01E0101
arc: B7 V02N0701
arc: C2 H00R0100
arc: C3 N1_V01N0001
arc: C4 V00T0000
arc: C5 H02E0601
arc: C7 V00B0100
arc: CLK1 G_HPBX0000
arc: D2 Q2
arc: D3 V00T0100
arc: D4 V01N0001
arc: D5 H02E0001
arc: D7 H01W0000
arc: E1_H01E0001 F3
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q7
arc: H01W0100 F4
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: MUXCLK1 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q7
arc: S1_V02S0001 Q2
arc: S1_V02S0501 Q7
arc: V00B0100 F5
arc: V00T0000 Q2
arc: V01S0000 F3
arc: V01S0100 F4
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000001100110000
word: SLICEB.K0.INIT 0000011100001000
word: SLICEB.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 1000000000000000
word: SLICEC.K1.INIT 1100000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1

.tile R36C6:PLC2
arc: W1_H02W0301 S1_V02N0301

.tile R37C2:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 E1_H01W0100
arc: H00L0000 S1_V02N0001
arc: H00R0000 H02W0401
arc: N1_V02N0301 E1_H02W0301
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0201 V01N0001
arc: V00B0000 V02S0201
arc: V00B0100 V02N0101
arc: V00T0100 H02W0101
arc: A3 V02N0501
arc: A5 V00B0000
arc: B0 F3
arc: B1 F3
arc: B3 S1_V02N0101
arc: B4 H00L0000
arc: B5 H00R0000
arc: C0 H02E0401
arc: C1 N1_V01S0100
arc: C2 H00L0100
arc: C3 V02N0401
arc: C4 Q4
arc: C5 E1_H01E0101
arc: CLK1 G_HPBX0000
arc: D0 V00T0100
arc: D1 V01S0100
arc: D2 V01S0100
arc: D3 H02W0001
arc: D4 V02S0601
arc: D5 H01W0000
arc: E1_H01E0101 Q4
arc: E1_H02E0301 F1
arc: E1_H02E0501 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00L0100 F3
arc: H01W0000 Q0
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: MUXCLK0 CLK1
arc: MUXCLK2 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0001 Q4
arc: N1_V02N0201 F2
arc: S1_V02S0401 Q4
arc: V01S0000 F1
arc: V01S0100 Q0
word: SLICEA.K0.INIT 0011110000000000
word: SLICEA.K1.INIT 1100000000000000
word: SLICEB.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 1000000000000000
word: SLICEC.K0.INIT 0011110000000000
word: SLICEC.K1.INIT 0001000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1

.tile R37C3:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0601 E1_H01W0000
arc: H00L0000 V02S0201
arc: H00L0100 V02S0301
arc: H00R0000 V02S0401
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 H02E0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 H02E0601
arc: S1_V02S0201 V01N0001
arc: V00B0000 V02N0201
arc: V00T0000 V02N0601
arc: W1_H02W0101 V02S0101
arc: A0 V02N0501
arc: A1 H02E0701
arc: A3 V02S0501
arc: A4 S1_V02N0301
arc: A5 V00T0100
arc: A7 H00L0000
arc: B0 V00T0000
arc: B1 N1_V02S0101
arc: B2 F3
arc: B3 H00R0000
arc: B4 S1_V02N0701
arc: B5 V01S0000
arc: B6 V00B0100
arc: B7 V00B0000
arc: C0 N1_V01N0001
arc: C1 V02S0401
arc: C2 H00R0100
arc: C3 V02S0601
arc: C4 Q4
arc: C5 V02N0201
arc: C6 Q6
arc: C7 V01N0101
arc: CLK1 G_HPBX0000
arc: D0 N1_V01S0000
arc: D1 N1_V02S0201
arc: D2 S1_V02N0001
arc: D3 V02S0201
arc: D4 F2
arc: D5 S1_V02N0401
arc: D6 H00L0100
arc: D7 H01W0000
arc: E1_H01E0001 F1
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q6
arc: H01W0100 Q0
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: MUXCLK0 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q0
arc: S1_V02S0301 F3
arc: V00B0100 F5
arc: V00T0100 F3
arc: V01S0000 Q4
arc: W1_H02W0001 Q0
arc: W1_H02W0401 Q4
word: SLICEB.K0.INIT 1100000000000000
word: SLICEB.K1.INIT 1000000000000000
word: SLICED.K0.INIT 0011110000000000
word: SLICED.K1.INIT 1000000000000000
word: SLICEC.K0.INIT 0000101110110000
word: SLICEC.K1.INIT 1000000000000000
word: SLICEA.K0.INIT 0111100000000000
word: SLICEA.K1.INIT 1000000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R37C4:PLC2
arc: E1_H02E0301 V02N0301
arc: H00R0000 H02E0601
arc: H00R0100 W1_H02E0501
arc: N1_V02N0301 H02E0301
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 V01N0001
arc: V00B0100 H02W0701
arc: V00T0000 V02N0601
arc: V00T0100 V02S0701
arc: W1_H02W0301 V06N0003
arc: A3 V02S0701
arc: A5 V02N0101
arc: B0 V02S0301
arc: B2 F3
arc: B3 H01W0100
arc: B4 H00R0000
arc: B5 H01E0101
arc: C0 N1_V01N0001
arc: C1 N1_V01S0100
arc: C2 H00L0000
arc: C3 H02W0401
arc: C4 V00T0100
arc: C5 H01E0001
arc: CLK1 G_HPBX0000
arc: D0 V00B0100
arc: D1 V02N0201
arc: D2 V00B0100
arc: D3 H02W0201
arc: D4 V00B0000
arc: D5 H00R0100
arc: E1_H01E0101 F3
arc: E1_H02E0401 Q4
arc: E1_H02E0701 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00L0000 Q2
arc: H01W0000 F5
arc: H01W0100 Q4
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q0
arc: N1_V02N0701 F5
arc: S1_V02S0101 F1
arc: S1_V02S0301 F3
arc: S1_V02S0701 F5
arc: S3_V06S0103 Q2
arc: V00B0000 Q4
arc: V01S0100 Q0
word: SLICEC.K0.INIT 0000001100110000
word: SLICEC.K1.INIT 1000000000000000
word: SLICEB.K0.INIT 0011110000000000
word: SLICEB.K1.INIT 1000000000000000
word: SLICEA.K0.INIT 0011110000000000
word: SLICEA.K1.INIT 1111000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1

.tile R37C5:PLC2
arc: H00R0000 H02E0401
arc: N1_V02N0701 H02E0701
arc: S1_V02S0101 H01E0101
arc: V00B0000 V02S0001
arc: V00B0100 H02E0701
arc: V00T0100 V02S0501
arc: A2 E1_H01E0001
arc: A7 V00T0100
arc: B2 V02S0301
arc: B4 N1_V01S0000
arc: B6 V00B0100
arc: B7 V00B0000
arc: C2 W1_H02E0601
arc: C3 N1_V01S0100
arc: C4 Q4
arc: C5 V00B0100
arc: C6 E1_H01E0101
arc: C7 H02E0401
arc: CLK1 G_HPBX0000
arc: D2 Q2
arc: D3 H00R0000
arc: D4 H00R0100
arc: D5 V02N0401
arc: D6 V02N0601
arc: D7 V02N0601
arc: E1_H01E0001 F3
arc: E1_H01E0101 F3
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F5
arc: H01W0000 F7
arc: H01W0100 Q4
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q4
arc: N1_V01N0101 Q6
arc: S1_V02S0501 F5
arc: S1_V02S0701 F5
arc: V01S0000 Q6
arc: V01S0100 Q2
arc: W1_H02W0201 Q2
arc: W1_H02W0401 Q6
arc: W1_H02W0701 F5
word: SLICEC.K0.INIT 0011110000000000
word: SLICEC.K1.INIT 0000000000001111
word: SLICEB.K0.INIT 0000011100001000
word: SLICEB.K1.INIT 1111000000000000
word: SLICED.K0.INIT 0000001100110000
word: SLICED.K1.INIT 0000000000000001
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1

.tile R38C2:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0601 E1_H01W0000
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 N1_V01S0000
arc: S1_V02S0001 V01N0001
arc: A5 V02N0301
arc: A7 S1_V02N0101
arc: B2 F3
arc: B4 F3
arc: B5 V02N0501
arc: B7 V00B0000
arc: C0 H00L0100
arc: C1 S1_V02N0601
arc: C2 H00R0100
arc: C3 V02N0401
arc: C4 V00T0100
arc: C5 V01N0101
arc: C6 V00B0100
arc: C7 V02N0201
arc: CLK1 G_HPBX0000
arc: D0 H00R0000
arc: D1 N1_V02S0001
arc: D2 Q2
arc: D3 H02W0201
arc: D4 V00B0000
arc: D5 V00B0000
arc: D6 H01W0000
arc: D7 V02S0401
arc: E1_H01E0001 F0
arc: E1_H01E0101 F6
arc: E1_H02E0201 Q2
arc: E1_H02E0301 F3
arc: E1_H02E0401 F6
arc: E1_H02E0501 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F1
arc: H00R0000 Q4
arc: H00R0100 F7
arc: H01W0000 Q2
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F3
arc: N1_V02N0301 F3
arc: N1_V02N0501 F7
arc: S1_V02S0301 F3
arc: V00B0000 Q4
arc: V00B0100 F7
arc: V00T0100 F1
arc: V01S0000 F3
arc: V01S0100 Q2
word: SLICEC.K0.INIT 0000001100110000
word: SLICEC.K1.INIT 0000000000000001
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 0000001100110000
word: SLICEB.K1.INIT 0000111100000000
word: SLICED.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1

.tile R38C3:PLC2
arc: H00L0000 H02E0201
arc: H00L0100 V02S0301
arc: H00R0100 H02E0501
arc: N1_V02N0501 H01E0101
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 V01N0101
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0601 E1_H01W0000
arc: S1_V02S0701 H02W0701
arc: V00B0000 N1_V02S0001
arc: V00B0100 N1_V02S0101
arc: W1_H02W0201 V01N0001
arc: A2 H00L0100
arc: A5 S1_V02N0101
arc: A7 V02N0101
arc: B2 H01W0100
arc: B3 V02S0301
arc: B4 H02E0301
arc: B5 H00L0000
arc: B7 V00B0000
arc: C2 H02W0401
arc: C3 V02N0401
arc: C4 H02E0401
arc: C5 H02E0601
arc: C7 V02S0201
arc: CLK1 G_HPBX0000
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 H01W0000
arc: D5 H02E0001
arc: D7 H00R0100
arc: E1_H01E0001 Q2
arc: E1_H01E0101 F7
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q4
arc: H01W0100 Q3
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q3
arc: N1_V02N0201 Q2
arc: N1_V02N0601 Q4
arc: V01S0000 Q3
arc: V01S0100 Q2
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1000000000000000
word: SLICEB.K0.INIT 0111100000000000
word: SLICEB.K1.INIT 0011110000000000
word: SLICEC.K0.INIT 0000001100110000
word: SLICEC.K1.INIT 0000000000000001
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1

.tile R38C4:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: H00L0100 V02S0101
arc: H00R0100 V02S0701
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 N1_V01S0100
arc: V00B0000 S1_V02N0001
arc: V00B0100 N1_V02S0101
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 H01E0001
arc: W1_H02W0701 V02S0701
arc: A1 H02W0501
arc: A2 V02N0501
arc: A3 H00L0100
arc: A7 V00T0100
arc: B0 H00R0100
arc: B1 V00T0000
arc: B2 V02N0301
arc: B3 V02N0301
arc: B7 H02W0101
arc: C0 E1_H01W0000
arc: C1 V02N0401
arc: C2 H00R0100
arc: C3 V02S0401
arc: C7 V01N0101
arc: CLK1 G_HPBX0000
arc: D0 Q0
arc: D1 V01S0100
arc: D2 Q2
arc: D3 V00B0100
arc: D7 V02N0601
arc: E1_H01E0001 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q2
arc: V00T0000 Q2
arc: V00T0100 F3
arc: V01S0000 F1
arc: V01S0100 Q0
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1000000000000000
word: SLICEB.K0.INIT 0000011100001000
word: SLICEB.K1.INIT 1000000000000000
word: SLICEA.K0.INIT 0000001100110000
word: SLICEA.K1.INIT 0000000000000001
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1

.tile R38C5:PLC2
arc: H00R0100 V02S0701
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 N1_V01S0000
arc: V00B0100 V02N0301
arc: V00T0100 V02S0701
arc: W1_H02W0501 N1_V01S0100
arc: A0 F7
arc: A2 F5
arc: A3 V01N0101
arc: A4 V02N0301
arc: A5 V02N0301
arc: B0 V00B0000
arc: B2 V02N0101
arc: B3 H01W0100
arc: B4 S1_V02N0701
arc: B5 F1
arc: B6 V02S0701
arc: B7 V00B0100
arc: C0 H00L0000
arc: C1 H00L0000
arc: C2 N1_V01N0001
arc: C3 S1_V02N0601
arc: C4 Q4
arc: C5 V02N0201
arc: C6 E1_H01E0101
arc: C7 V02N0201
arc: CLK1 G_HPBX0000
arc: D0 V00T0100
arc: D1 H00R0000
arc: D2 V00T0100
arc: D3 V01S0100
arc: D4 H00R0100
arc: D5 S1_V02N0401
arc: D6 V00B0000
arc: D7 S1_V02N0401
arc: E1_H01E0001 F1
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00R0000 Q6
arc: H01W0000 F5
arc: H01W0100 Q4
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q2
arc: V00B0000 Q6
arc: V01S0000 Q4
arc: V01S0100 Q2
arc: W1_H02W0101 F3
word: SLICEC.K0.INIT 0111100000000000
word: SLICEC.K1.INIT 1000000000000000
word: SLICEB.K0.INIT 0111100000000000
word: SLICEB.K1.INIT 1000000000000000
word: SLICEA.K0.INIT 0111100000000000
word: SLICEA.K1.INIT 1111000000000000
word: SLICED.K0.INIT 0000110011110000
word: SLICED.K1.INIT 1100000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.A1MUX 1

.tile R38C6:PLC2
arc: N1_V02N0301 W1_H02E0301
arc: W1_H02W0201 H01E0001

.tile R39C2:PLC2
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 H02W0201
arc: N1_V02N0401 E1_H02W0401
arc: V00T0100 H02W0301
arc: A0 E1_H01E0001
arc: A1 H02W0501
arc: A4 F5
arc: B0 H01W0100
arc: B1 E1_H01W0100
arc: B3 V02S0301
arc: B4 V00B0100
arc: B7 N1_V01S0000
arc: C0 H00R0100
arc: C1 E1_H01W0000
arc: C3 H00L0100
arc: C4 N1_V02S0201
arc: C5 E1_H01E0101
arc: C7 V02S0001
arc: CLK1 G_HPBX0000
arc: D0 H00R0000
arc: D1 V00T0100
arc: D3 H02E0201
arc: D4 V00B0000
arc: D5 H01W0000
arc: D7 H00R0100
arc: E1_H01E0001 F1
arc: E1_H01E0101 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F1
arc: H00R0000 Q4
arc: H00R0100 Q7
arc: H01W0000 Q3
arc: H01W0100 Q3
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q4
arc: N1_V02N0001 F0
arc: N1_V02N0301 Q3
arc: N1_V02N0501 Q7
arc: V00B0000 Q4
arc: V00B0100 Q7
arc: V01S0000 F0
arc: V01S0100 F0
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000001100110000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000001100110000
word: SLICEA.K0.INIT 1000000000000000
word: SLICEA.K1.INIT 0100000000000000
word: SLICEC.K0.INIT 0000011100001000
word: SLICEC.K1.INIT 1111000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1

.tile R39C3:PLC2
arc: E1_H02E0201 E1_H01W0000
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 N1_V01S0100
arc: A0 H00R0000
arc: A2 E1_H01E0001
arc: B0 V02S0301
arc: B1 V00B0000
arc: B2 H00R0100
arc: B3 H00R0100
arc: B4 V00B0100
arc: B7 V02S0701
arc: C0 H00R0100
arc: C1 H00L0000
arc: C2 V02N0401
arc: C3 V02S0601
arc: C4 Q4
arc: C5 E1_H01E0101
arc: C7 V00T0100
arc: CLK1 G_HPBX0000
arc: D0 Q0
arc: D1 V00B0100
arc: D2 V02S0201
arc: D3 V00T0100
arc: D4 V02S0401
arc: D5 H00L0100
arc: D7 H00R0100
arc: E1_H01E0001 Q3
arc: E1_H01E0101 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00L0100 Q3
arc: H00R0000 Q4
arc: H00R0100 Q7
arc: H01W0000 Q0
arc: H01W0100 Q4
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q7
arc: N1_V01N0101 Q3
arc: N1_V02N0101 F1
arc: N1_V02N0301 Q3
arc: N1_V02N0701 Q7
arc: S1_V02S0701 F5
arc: V00B0000 Q4
arc: V00B0100 F5
arc: V00T0100 Q3
arc: V01S0000 Q2
arc: V01S0100 Q2
arc: W1_H02W0201 Q2
arc: W1_H02W0301 Q3
arc: W1_H02W0501 Q7
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1111110011001111
word: SLICEA.K0.INIT 1100011100001000
word: SLICEA.K1.INIT 0000001100000000
word: SLICEB.K0.INIT 0000101110110000
word: SLICEB.K1.INIT 0000111111001100
word: SLICEC.K0.INIT 0011110000000000
word: SLICEC.K1.INIT 0000111100000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1

.tile R39C4:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 E1_H01W0000
arc: H00L0100 N1_V02S0301
arc: H00R0100 H02W0501
arc: N1_V02N0601 N1_V01S0000
arc: V00B0000 V02N0001
arc: V00B0100 H02W0501
arc: V00T0100 N1_V02S0701
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 H01E0001
arc: A0 F7
arc: A2 H00L0100
arc: A3 N1_V02S0501
arc: A4 F5
arc: B0 V02N0101
arc: B2 S1_V02N0101
arc: B3 H01W0100
arc: B4 V02N0701
arc: B5 V01S0000
arc: B6 V01S0000
arc: B7 H02W0101
arc: C0 H00L0000
arc: C1 H00L0000
arc: C2 N1_V01N0001
arc: C3 S1_V02N0401
arc: C4 V00T0100
arc: C5 E1_H01E0101
arc: C6 Q6
arc: C7 V00T0000
arc: CLK1 G_HPBX0000
arc: D0 V00B0100
arc: D1 H00R0000
arc: D2 V00B0100
arc: D3 E1_H02W0201
arc: D4 H01W0000
arc: D5 N1_V02S0601
arc: D6 H00R0100
arc: D7 S1_V02N0401
arc: E1_H01E0101 F1
arc: E1_H02E0601 Q4
arc: E1_H02E0701 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00R0000 Q6
arc: H01W0000 Q4
arc: H01W0100 Q2
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q2
arc: N1_V01N0101 F3
arc: N1_V02N0301 F1
arc: N1_V02N0401 Q4
arc: N1_V02N0501 F7
arc: V00T0000 Q2
arc: V01S0000 F7
arc: V01S0100 Q6
word: SLICEB.K0.INIT 0111100000000000
word: SLICEB.K1.INIT 1000000000000000
word: SLICEA.K0.INIT 0111100000000000
word: SLICEA.K1.INIT 1111000000000000
word: SLICED.K0.INIT 0011110000000000
word: SLICED.K1.INIT 1100000000000000
word: SLICEC.K0.INIT 0000011100001000
word: SLICEC.K1.INIT 1100000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1

.tile R39C5:PLC2
arc: H00R0100 N1_V02S0501
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 N1_V01S0000
arc: V00B0100 H02E0701
arc: V00T0000 W1_H02E0201
arc: V00T0100 N1_V02S0501
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0501 N1_V02S0501
arc: A1 H02E0701
arc: B0 F1
arc: B1 V00T0000
arc: B4 N1_V02S0501
arc: B5 V00B0100
arc: B7 V00B0100
arc: C0 V02N0401
arc: C1 N1_V01N0001
arc: C4 E1_H01E0101
arc: C5 H02E0601
arc: C7 H02E0401
arc: CLK1 G_HPBX0000
arc: D0 V00T0100
arc: D1 H00R0000
arc: D4 V00B0000
arc: D5 H01W0000
arc: D7 H00R0100
arc: E1_H01E0001 Q7
arc: E1_H01E0101 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: H01W0000 Q7
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: MUXCLK0 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q7
arc: N1_V01N0101 Q4
arc: N1_V02N0301 F1
arc: S1_V02S0701 Q7
arc: V00B0000 Q4
arc: V01S0000 Q0
arc: V01S0100 Q0
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0011110000000000
word: SLICEA.K0.INIT 0011110000000000
word: SLICEA.K1.INIT 1000000000000000
word: SLICEC.K0.INIT 0000110011110000
word: SLICEC.K1.INIT 1100000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.A1MUX 1

.tile R39C6:PLC2
arc: W1_H02W0201 H01E0001

.tile R40C2:PLC2
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0601 N1_V01S0000

.tile R40C3:PLC2
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0401 N1_V01S0000

.tile R40C4:PLC2
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 S3_V06N0003
arc: W1_H02W0001 S3_V06N0003

.tile R40C5:PLC2
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 N1_V01S0100
arc: W1_H02W0701 V02S0701

.tile R41C3:PLC2
arc: W1_H02W0701 N1_V02S0701

.tile R41C4:PLC2
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0401 S1_V02N0101

.tile R43C4:PLC2
arc: N1_V02N0101 N3_V06S0103

.tile R4C2:PLC2
arc: E1_H01E0001 F3
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: H01W0000 F1
arc: H01W0100 F1
arc: W1_H02W0301 F1
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1111111111111111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R4C3:PLC2
arc: W1_H02W0001 H01E0001
arc: W1_H02W0401 H01E0001

.tile R52C4:PLC2
arc: N3_V06N0003 S3_V06N0303

.tile R64C4:PLC2
arc: N3_V06N0203 S3_V06N0203

.tile R76C4:PLC2
arc: N3_V06N0103 S3_V06N0103

.tile R88C4:PLC2
arc: N3_V06N0003 S3_V06N0003

.tile TAP_R36C13:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R37C13:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R38C13:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R39C13:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile_group MIB_R4C0:PLL0_UL MIB_R5C0:PLL1_UL
word: CLKI_DIV 0000111
word: CLKFB_DIV 0000000
word: CLKOP_DIV 1111111
word: CLKOP_CPHASE 0111111
word: CLKOP_FPHASE 000
word: CLKOS_DIV 0000111
word: CLKOS_CPHASE 0000000
word: CLKOS_FPHASE 000
word: CLKOS2_DIV 0000111
word: CLKOS2_CPHASE 0000000
word: CLKOS2_FPHASE 000
word: CLKOS3_DIV 0000111
word: CLKOS3_CPHASE 0000000
word: CLKOS3_FPHASE 000
word: PLL_LOCK_MODE 000
word: KVCO 000
word: LPF_CAPACITOR 00
word: LPF_RESISTOR 0001000
word: ICP_CURRENT 01100
word: FREQ_LOCK_ACCURACY 00
word: MFG_GMC_GAIN 000
word: MFG_GMC_TEST 1110
word: MFG1_TEST 000
word: MFG2_TEST 000
word: MFG_FORCE_VFILTER 0
word: MFG_ICP_TEST 0
word: MFG_EN_UP 0
word: MFG_FLOAT_ICP 0
word: MFG_GMC_PRESET 0
word: MFG_LF_PRESET 0
word: MFG_GMC_RESET 0
word: MFG_LF_RESET 0
word: MFG_LF_RESGRND 0
word: MFG_GMCREF_SEL 10
word: MFG_ENABLE_FILTEROPAMP 1
enum: MODE EHXPLLL
enum: CLKOP_ENABLE ENABLED
enum: CLKOS_ENABLE ENABLED
enum: CLKOS2_ENABLE ENABLED
enum: CLKOS3_ENABLE ENABLED
enum: FEEDBK_PATH CLKOP
enum: CLKOP_TRIM_POL RISING
enum: CLKOP_TRIM_DELAY 0
enum: CLKOS_TRIM_POL RISING
enum: CLKOS_TRIM_DELAY 0
enum: OUTDIVIDER_MUXA DIVA
enum: OUTDIVIDER_MUXB DIVB
enum: OUTDIVIDER_MUXC DIVC
enum: OUTDIVIDER_MUXD DIVD
enum: STDBY_ENABLE DISABLED
enum: REFIN_RESET DISABLED
enum: SYNC_ENABLE DISABLED
enum: INT_LOCK_STICKY ENABLED
enum: DPHASE_SOURCE DISABLED
enum: PLLRST_ENA DISABLED
enum: INTFB_WAKE DISABLED

