Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Feb  8 15:32:07 2024
| Host         : alv-zenbookux425 running 64-bit EndeavourOS Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab1_timing_summary_routed.rpt -pb lab1_timing_summary_routed.pb -rpx lab1_timing_summary_routed.rpx -warn_on_violation
| Design       : lab1
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   23          inf        0.000                      0                   23           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sws[13]
                            (input port)
  Destination:            leds[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.300ns  (logic 7.667ns (39.726%)  route 11.633ns (60.274%))
  Logic Levels:           11  (CARRY4=4 IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 f  sws[13] (IN)
                         net (fo=0)                   0.000     0.000    sws[13]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 f  sws_IBUF[13]_inst/O
                         net (fo=24, routed)          3.701     5.154    sws_IBUF[13]
    SLICE_X44Y19         LUT2 (Prop_lut2_I0_O)        0.124     5.278 r  leds_OBUF[11]_inst_i_46/O
                         net (fo=1, routed)           0.947     6.224    leds_OBUF[11]_inst_i_46_n_0
    SLICE_X43Y20         LUT6 (Prop_lut6_I3_O)        0.124     6.348 r  leds_OBUF[11]_inst_i_38/O
                         net (fo=1, routed)           0.000     6.348    leds_OBUF[11]_inst_i_38_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.749 r  leds_OBUF[11]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.749    leds_OBUF[11]_inst_i_14_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.971 r  leds_OBUF[11]_inst_i_12/O[0]
                         net (fo=2, routed)           0.806     7.777    leds_OBUF[11]_inst_i_12_n_7
    SLICE_X45Y21         LUT3 (Prop_lut3_I2_O)        0.327     8.104 r  leds_OBUF[11]_inst_i_5/O
                         net (fo=2, routed)           0.897     9.001    leds_OBUF[11]_inst_i_5_n_0
    SLICE_X45Y21         LUT4 (Prop_lut4_I3_O)        0.326     9.327 r  leds_OBUF[11]_inst_i_9/O
                         net (fo=1, routed)           0.000     9.327    leds_OBUF[11]_inst_i_9_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.877 r  leds_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.877    leds_OBUF[11]_inst_i_2_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.190 r  leds_OBUF[15]_inst_i_4/O[3]
                         net (fo=1, routed)           0.867    11.057    result0[15]
    SLICE_X48Y22         LUT6 (Prop_lut6_I2_O)        0.306    11.363 r  leds_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           4.416    15.779    leds_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    19.300 r  leds_OBUF[15]_inst/O
                         net (fo=0)                   0.000    19.300    leds[15]
    L1                                                                r  leds[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sws[13]
                            (input port)
  Destination:            leds[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.700ns  (logic 7.566ns (40.460%)  route 11.134ns (59.541%))
  Logic Levels:           11  (CARRY4=4 IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 f  sws[13] (IN)
                         net (fo=0)                   0.000     0.000    sws[13]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 f  sws_IBUF[13]_inst/O
                         net (fo=24, routed)          3.701     5.154    sws_IBUF[13]
    SLICE_X44Y19         LUT2 (Prop_lut2_I0_O)        0.124     5.278 r  leds_OBUF[11]_inst_i_46/O
                         net (fo=1, routed)           0.947     6.224    leds_OBUF[11]_inst_i_46_n_0
    SLICE_X43Y20         LUT6 (Prop_lut6_I3_O)        0.124     6.348 r  leds_OBUF[11]_inst_i_38/O
                         net (fo=1, routed)           0.000     6.348    leds_OBUF[11]_inst_i_38_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.749 r  leds_OBUF[11]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.749    leds_OBUF[11]_inst_i_14_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.971 r  leds_OBUF[11]_inst_i_12/O[0]
                         net (fo=2, routed)           0.806     7.777    leds_OBUF[11]_inst_i_12_n_7
    SLICE_X45Y21         LUT3 (Prop_lut3_I2_O)        0.327     8.104 r  leds_OBUF[11]_inst_i_5/O
                         net (fo=2, routed)           0.897     9.001    leds_OBUF[11]_inst_i_5_n_0
    SLICE_X45Y21         LUT4 (Prop_lut4_I3_O)        0.326     9.327 r  leds_OBUF[11]_inst_i_9/O
                         net (fo=1, routed)           0.000     9.327    leds_OBUF[11]_inst_i_9_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.877 r  leds_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.877    leds_OBUF[11]_inst_i_2_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.099 r  leds_OBUF[15]_inst_i_4/O[0]
                         net (fo=1, routed)           1.035    11.133    result0[12]
    SLICE_X48Y22         LUT6 (Prop_lut6_I2_O)        0.299    11.432 r  leds_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           3.750    15.182    leds_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518    18.700 r  leds_OBUF[12]_inst/O
                         net (fo=0)                   0.000    18.700    leds[12]
    P3                                                                r  leds[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sws[13]
                            (input port)
  Destination:            leds[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.637ns  (logic 7.671ns (41.162%)  route 10.966ns (58.838%))
  Logic Levels:           11  (CARRY4=4 IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 f  sws[13] (IN)
                         net (fo=0)                   0.000     0.000    sws[13]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 f  sws_IBUF[13]_inst/O
                         net (fo=24, routed)          3.701     5.154    sws_IBUF[13]
    SLICE_X44Y19         LUT2 (Prop_lut2_I0_O)        0.124     5.278 r  leds_OBUF[11]_inst_i_46/O
                         net (fo=1, routed)           0.947     6.224    leds_OBUF[11]_inst_i_46_n_0
    SLICE_X43Y20         LUT6 (Prop_lut6_I3_O)        0.124     6.348 r  leds_OBUF[11]_inst_i_38/O
                         net (fo=1, routed)           0.000     6.348    leds_OBUF[11]_inst_i_38_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.749 r  leds_OBUF[11]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.749    leds_OBUF[11]_inst_i_14_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.971 r  leds_OBUF[11]_inst_i_12/O[0]
                         net (fo=2, routed)           0.806     7.777    leds_OBUF[11]_inst_i_12_n_7
    SLICE_X45Y21         LUT3 (Prop_lut3_I2_O)        0.327     8.104 r  leds_OBUF[11]_inst_i_5/O
                         net (fo=2, routed)           0.897     9.001    leds_OBUF[11]_inst_i_5_n_0
    SLICE_X45Y21         LUT4 (Prop_lut4_I3_O)        0.326     9.327 r  leds_OBUF[11]_inst_i_9/O
                         net (fo=1, routed)           0.000     9.327    leds_OBUF[11]_inst_i_9_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.877 r  leds_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.877    leds_OBUF[11]_inst_i_2_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.211 r  leds_OBUF[15]_inst_i_4/O[1]
                         net (fo=1, routed)           0.794    11.005    result0[13]
    SLICE_X48Y22         LUT6 (Prop_lut6_I2_O)        0.303    11.308 r  leds_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           3.821    15.130    leds_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507    18.637 r  leds_OBUF[13]_inst/O
                         net (fo=0)                   0.000    18.637    leds[13]
    N3                                                                r  leds[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sws[13]
                            (input port)
  Destination:            leds[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.144ns  (logic 7.583ns (41.795%)  route 10.561ns (58.205%))
  Logic Levels:           11  (CARRY4=4 IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 f  sws[13] (IN)
                         net (fo=0)                   0.000     0.000    sws[13]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 f  sws_IBUF[13]_inst/O
                         net (fo=24, routed)          3.701     5.154    sws_IBUF[13]
    SLICE_X44Y19         LUT2 (Prop_lut2_I0_O)        0.124     5.278 r  leds_OBUF[11]_inst_i_46/O
                         net (fo=1, routed)           0.947     6.224    leds_OBUF[11]_inst_i_46_n_0
    SLICE_X43Y20         LUT6 (Prop_lut6_I3_O)        0.124     6.348 r  leds_OBUF[11]_inst_i_38/O
                         net (fo=1, routed)           0.000     6.348    leds_OBUF[11]_inst_i_38_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.749 r  leds_OBUF[11]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.749    leds_OBUF[11]_inst_i_14_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.971 r  leds_OBUF[11]_inst_i_12/O[0]
                         net (fo=2, routed)           0.806     7.777    leds_OBUF[11]_inst_i_12_n_7
    SLICE_X45Y21         LUT3 (Prop_lut3_I2_O)        0.327     8.104 r  leds_OBUF[11]_inst_i_5/O
                         net (fo=2, routed)           0.897     9.001    leds_OBUF[11]_inst_i_5_n_0
    SLICE_X45Y21         LUT4 (Prop_lut4_I3_O)        0.326     9.327 r  leds_OBUF[11]_inst_i_9/O
                         net (fo=1, routed)           0.000     9.327    leds_OBUF[11]_inst_i_9_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.877 r  leds_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.877    leds_OBUF[11]_inst_i_2_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.116 r  leds_OBUF[15]_inst_i_4/O[2]
                         net (fo=1, routed)           0.590    10.705    result0[14]
    SLICE_X46Y22         LUT6 (Prop_lut6_I2_O)        0.302    11.007 r  leds_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           3.621    14.629    leds_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515    18.144 r  leds_OBUF[14]_inst/O
                         net (fo=0)                   0.000    18.144    leds[14]
    P1                                                                r  leds[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sws[13]
                            (input port)
  Destination:            leds[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.279ns  (logic 7.384ns (42.736%)  route 9.895ns (57.264%))
  Logic Levels:           10  (CARRY4=3 IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 f  sws[13] (IN)
                         net (fo=0)                   0.000     0.000    sws[13]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 f  sws_IBUF[13]_inst/O
                         net (fo=24, routed)          3.701     5.154    sws_IBUF[13]
    SLICE_X44Y19         LUT2 (Prop_lut2_I0_O)        0.124     5.278 r  leds_OBUF[11]_inst_i_46/O
                         net (fo=1, routed)           0.947     6.224    leds_OBUF[11]_inst_i_46_n_0
    SLICE_X43Y20         LUT6 (Prop_lut6_I3_O)        0.124     6.348 r  leds_OBUF[11]_inst_i_38/O
                         net (fo=1, routed)           0.000     6.348    leds_OBUF[11]_inst_i_38_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.749 r  leds_OBUF[11]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.749    leds_OBUF[11]_inst_i_14_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.971 r  leds_OBUF[11]_inst_i_12/O[0]
                         net (fo=2, routed)           0.806     7.777    leds_OBUF[11]_inst_i_12_n_7
    SLICE_X45Y21         LUT3 (Prop_lut3_I2_O)        0.327     8.104 r  leds_OBUF[11]_inst_i_5/O
                         net (fo=2, routed)           0.897     9.001    leds_OBUF[11]_inst_i_5_n_0
    SLICE_X45Y21         LUT4 (Prop_lut4_I3_O)        0.326     9.327 r  leds_OBUF[11]_inst_i_9/O
                         net (fo=1, routed)           0.000     9.327    leds_OBUF[11]_inst_i_9_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.907 r  leds_OBUF[11]_inst_i_2/O[2]
                         net (fo=1, routed)           0.811    10.718    result0[10]
    SLICE_X48Y21         LUT6 (Prop_lut6_I2_O)        0.302    11.020 r  leds_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.734    13.753    leds_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525    17.279 r  leds_OBUF[10]_inst/O
                         net (fo=0)                   0.000    17.279    leds[10]
    W3                                                                r  leds[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sws[13]
                            (input port)
  Destination:            leds[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.975ns  (logic 7.015ns (41.326%)  route 9.960ns (58.674%))
  Logic Levels:           10  (CARRY4=3 IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 f  sws[13] (IN)
                         net (fo=0)                   0.000     0.000    sws[13]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 f  sws_IBUF[13]_inst/O
                         net (fo=24, routed)          3.701     5.154    sws_IBUF[13]
    SLICE_X44Y19         LUT2 (Prop_lut2_I0_O)        0.124     5.278 r  leds_OBUF[11]_inst_i_46/O
                         net (fo=1, routed)           0.947     6.224    leds_OBUF[11]_inst_i_46_n_0
    SLICE_X43Y20         LUT6 (Prop_lut6_I3_O)        0.124     6.348 r  leds_OBUF[11]_inst_i_38/O
                         net (fo=1, routed)           0.000     6.348    leds_OBUF[11]_inst_i_38_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.749 r  leds_OBUF[11]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.749    leds_OBUF[11]_inst_i_14_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.971 r  leds_OBUF[11]_inst_i_12/O[0]
                         net (fo=2, routed)           0.806     7.777    leds_OBUF[11]_inst_i_12_n_7
    SLICE_X45Y21         LUT3 (Prop_lut3_I2_O)        0.327     8.104 r  leds_OBUF[11]_inst_i_5/O
                         net (fo=2, routed)           0.897     9.001    leds_OBUF[11]_inst_i_5_n_0
    SLICE_X45Y21         LUT4 (Prop_lut4_I3_O)        0.326     9.327 r  leds_OBUF[11]_inst_i_9/O
                         net (fo=1, routed)           0.000     9.327    leds_OBUF[11]_inst_i_9_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     9.554 r  leds_OBUF[11]_inst_i_2/O[1]
                         net (fo=1, routed)           0.992    10.546    result0[9]
    SLICE_X48Y21         LUT6 (Prop_lut6_I2_O)        0.303    10.849 r  leds_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.618    13.467    leds_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.508    16.975 r  leds_OBUF[9]_inst/O
                         net (fo=0)                   0.000    16.975    leds[9]
    V3                                                                r  leds[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sws[13]
                            (input port)
  Destination:            leds[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.971ns  (logic 7.427ns (43.760%)  route 9.545ns (56.240%))
  Logic Levels:           10  (CARRY4=3 IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 f  sws[13] (IN)
                         net (fo=0)                   0.000     0.000    sws[13]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 f  sws_IBUF[13]_inst/O
                         net (fo=24, routed)          3.701     5.154    sws_IBUF[13]
    SLICE_X44Y19         LUT2 (Prop_lut2_I0_O)        0.124     5.278 r  leds_OBUF[11]_inst_i_46/O
                         net (fo=1, routed)           0.947     6.224    leds_OBUF[11]_inst_i_46_n_0
    SLICE_X43Y20         LUT6 (Prop_lut6_I3_O)        0.124     6.348 r  leds_OBUF[11]_inst_i_38/O
                         net (fo=1, routed)           0.000     6.348    leds_OBUF[11]_inst_i_38_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.749 r  leds_OBUF[11]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.749    leds_OBUF[11]_inst_i_14_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.971 r  leds_OBUF[11]_inst_i_12/O[0]
                         net (fo=2, routed)           0.806     7.777    leds_OBUF[11]_inst_i_12_n_7
    SLICE_X45Y21         LUT3 (Prop_lut3_I2_O)        0.327     8.104 r  leds_OBUF[11]_inst_i_5/O
                         net (fo=2, routed)           0.897     9.001    leds_OBUF[11]_inst_i_5_n_0
    SLICE_X45Y21         LUT4 (Prop_lut4_I3_O)        0.326     9.327 r  leds_OBUF[11]_inst_i_9/O
                         net (fo=1, routed)           0.000     9.327    leds_OBUF[11]_inst_i_9_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.967 r  leds_OBUF[11]_inst_i_2/O[3]
                         net (fo=1, routed)           0.647    10.614    result0[11]
    SLICE_X48Y21         LUT6 (Prop_lut6_I2_O)        0.306    10.920 r  leds_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           2.548    13.467    leds_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.504    16.971 r  leds_OBUF[11]_inst/O
                         net (fo=0)                   0.000    16.971    leds[11]
    U3                                                                r  leds[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sws[1]
                            (input port)
  Destination:            leds[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.622ns  (logic 6.970ns (41.932%)  route 9.652ns (58.068%))
  Logic Levels:           9  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sws[1] (IN)
                         net (fo=0)                   0.000     0.000    sws[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sws_IBUF[1]_inst/O
                         net (fo=19, routed)          3.654     5.115    sws_IBUF[1]
    SLICE_X41Y20         LUT6 (Prop_lut6_I2_O)        0.124     5.239 r  leds_OBUF[11]_inst_i_37/O
                         net (fo=2, routed)           0.636     5.875    leds_OBUF[11]_inst_i_37_n_0
    SLICE_X43Y20         LUT6 (Prop_lut6_I0_O)        0.124     5.999 r  leds_OBUF[11]_inst_i_41/O
                         net (fo=1, routed)           0.000     5.999    leds_OBUF[11]_inst_i_41_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     6.546 r  leds_OBUF[11]_inst_i_14/O[2]
                         net (fo=2, routed)           0.808     7.355    leds_OBUF[11]_inst_i_14_n_5
    SLICE_X45Y20         LUT3 (Prop_lut3_I2_O)        0.332     7.687 r  leds_OBUF[7]_inst_i_3/O
                         net (fo=2, routed)           0.690     8.376    leds_OBUF[7]_inst_i_3_n_0
    SLICE_X45Y20         LUT4 (Prop_lut4_I3_O)        0.327     8.703 r  leds_OBUF[7]_inst_i_7/O
                         net (fo=1, routed)           0.000     8.703    leds_OBUF[7]_inst_i_7_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     8.951 r  leds_OBUF[7]_inst_i_2/O[3]
                         net (fo=1, routed)           0.641     9.592    result0[7]
    SLICE_X45Y19         LUT6 (Prop_lut6_I2_O)        0.306     9.898 r  leds_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.223    13.121    leds_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    16.622 r  leds_OBUF[7]_inst/O
                         net (fo=0)                   0.000    16.622    leds[7]
    V14                                                               r  leds[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sws[1]
                            (input port)
  Destination:            leds[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.549ns  (logic 7.342ns (44.368%)  route 9.206ns (55.632%))
  Logic Levels:           10  (CARRY4=3 IBUF=1 LUT3=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sws[1] (IN)
                         net (fo=0)                   0.000     0.000    sws[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sws_IBUF[1]_inst/O
                         net (fo=19, routed)          3.654     5.115    sws_IBUF[1]
    SLICE_X41Y20         LUT6 (Prop_lut6_I2_O)        0.124     5.239 r  leds_OBUF[11]_inst_i_37/O
                         net (fo=2, routed)           0.636     5.875    leds_OBUF[11]_inst_i_37_n_0
    SLICE_X43Y20         LUT6 (Prop_lut6_I0_O)        0.124     5.999 r  leds_OBUF[11]_inst_i_41/O
                         net (fo=1, routed)           0.000     5.999    leds_OBUF[11]_inst_i_41_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     6.546 r  leds_OBUF[11]_inst_i_14/O[2]
                         net (fo=2, routed)           0.808     7.355    leds_OBUF[11]_inst_i_14_n_5
    SLICE_X45Y20         LUT3 (Prop_lut3_I2_O)        0.332     7.687 r  leds_OBUF[7]_inst_i_3/O
                         net (fo=2, routed)           0.690     8.376    leds_OBUF[7]_inst_i_3_n_0
    SLICE_X45Y20         LUT4 (Prop_lut4_I3_O)        0.327     8.703 r  leds_OBUF[7]_inst_i_7/O
                         net (fo=1, routed)           0.000     8.703    leds_OBUF[7]_inst_i_7_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.104 r  leds_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.104    leds_OBUF[7]_inst_i_2_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.327 r  leds_OBUF[11]_inst_i_2/O[0]
                         net (fo=1, routed)           0.305     9.632    result0[8]
    SLICE_X46Y21         LUT6 (Prop_lut6_I2_O)        0.299     9.931 r  leds_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           3.113    13.045    leds_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    16.549 r  leds_OBUF[8]_inst/O
                         net (fo=0)                   0.000    16.549    leds[8]
    V13                                                               r  leds[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sws[11]
                            (input port)
  Destination:            leds[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.041ns  (logic 7.207ns (44.929%)  route 8.834ns (55.071%))
  Logic Levels:           9  (CARRY4=3 IBUF=1 LUT2=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 f  sws[11] (IN)
                         net (fo=0)                   0.000     0.000    sws[11]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  sws_IBUF[11]_inst/O
                         net (fo=24, routed)          3.162     4.626    sws_IBUF[11]
    SLICE_X42Y19         LUT2 (Prop_lut2_I0_O)        0.148     4.774 r  leds_OBUF[2]_inst_i_10/O
                         net (fo=1, routed)           0.661     5.435    leds_OBUF[2]_inst_i_10_n_0
    SLICE_X43Y19         LUT6 (Prop_lut6_I1_O)        0.328     5.763 r  leds_OBUF[2]_inst_i_6/O
                         net (fo=1, routed)           0.000     5.763    leds_OBUF[2]_inst_i_6_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.164 r  leds_OBUF[2]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.164    leds_OBUF[2]_inst_i_2_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.386 r  leds_OBUF[11]_inst_i_14/O[0]
                         net (fo=3, routed)           0.822     7.208    leds_OBUF[11]_inst_i_14_n_7
    SLICE_X46Y20         LUT2 (Prop_lut2_I0_O)        0.299     7.507 r  leds_OBUF[7]_inst_i_5/O
                         net (fo=1, routed)           0.323     7.829    leds_OBUF[7]_inst_i_5_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     8.366 r  leds_OBUF[7]_inst_i_2/O[2]
                         net (fo=1, routed)           0.643     9.010    result0[6]
    SLICE_X44Y18         LUT6 (Prop_lut6_I2_O)        0.302     9.312 r  leds_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.223    12.534    leds_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    16.041 r  leds_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.041    leds[6]
    U14                                                               r  leds[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sws[15]
                            (input port)
  Destination:            leds[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.391ns  (logic 1.496ns (44.103%)  route 1.896ns (55.897%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  sws[15] (IN)
                         net (fo=0)                   0.000     0.000    sws[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  sws_IBUF[15]_inst/O
                         net (fo=24, routed)          1.040     1.264    sws_IBUF[15]
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.045     1.309 r  leds_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.856     2.165    leds_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         1.226     3.391 r  leds_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.391    leds[10]
    W3                                                                r  leds[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            leds[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.427ns  (logic 1.474ns (43.007%)  route 1.953ns (56.993%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=18, routed)          1.057     1.276    btnL_IBUF
    SLICE_X44Y18         LUT6 (Prop_lut6_I3_O)        0.045     1.321 r  leds_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.897     2.218    leds_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.427 r  leds_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.427    leds[4]
    W18                                                               r  leds[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            segs_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.435ns  (logic 1.530ns (44.551%)  route 1.905ns (55.449%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=18, routed)          1.024     1.244    btnL_IBUF
    SLICE_X44Y17         LUT6 (Prop_lut6_I3_O)        0.045     1.289 r  leds_OBUF[0]_inst_i_1/O
                         net (fo=8, routed)           0.552     1.841    leds_OBUF[0]
    SLICE_X64Y17         LUT5 (Prop_lut5_I4_O)        0.045     1.886 r  segs_n_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.328     2.214    segs_n_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.435 r  segs_n_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.435    segs_n[2]
    U5                                                                r  segs_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            segs_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.438ns  (logic 1.542ns (44.837%)  route 1.897ns (55.163%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnL_IBUF_inst/O
                         net (fo=18, routed)          1.035     1.254    btnL_IBUF
    SLICE_X44Y17         LUT4 (Prop_lut4_I2_O)        0.045     1.299 r  segs_n_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.505     1.805    segs_n_OBUF[6]_inst_i_2_n_0
    SLICE_X64Y17         LUT5 (Prop_lut5_I0_O)        0.045     1.850 r  segs_n_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.356     2.206    segs_n_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.438 r  segs_n_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.438    segs_n[0]
    U7                                                                r  segs_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sws[15]
                            (input port)
  Destination:            leds[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.494ns  (logic 1.479ns (42.317%)  route 2.015ns (57.683%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  sws[15] (IN)
                         net (fo=0)                   0.000     0.000    sws[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  sws_IBUF[15]_inst/O
                         net (fo=24, routed)          1.200     1.424    sws_IBUF[15]
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.045     1.469 r  leds_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.816     2.285    leds_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         1.209     3.494 r  leds_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.494    leds[9]
    V3                                                                r  leds[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            segs_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.495ns  (logic 1.584ns (45.320%)  route 1.911ns (54.680%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=18, routed)          1.024     1.244    btnL_IBUF
    SLICE_X44Y17         LUT6 (Prop_lut6_I3_O)        0.045     1.289 r  leds_OBUF[0]_inst_i_1/O
                         net (fo=8, routed)           0.552     1.841    leds_OBUF[0]
    SLICE_X64Y17         LUT5 (Prop_lut5_I3_O)        0.048     1.889 r  segs_n_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.335     2.223    segs_n_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         1.272     3.495 r  segs_n_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.495    segs_n[1]
    V5                                                                r  segs_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.502ns  (logic 1.533ns (43.791%)  route 1.968ns (56.209%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnL_IBUF_inst/O
                         net (fo=18, routed)          1.035     1.254    btnL_IBUF
    SLICE_X44Y17         LUT5 (Prop_lut5_I1_O)        0.042     1.296 r  leds_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.933     2.230    leds_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.272     3.502 r  leds_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.502    leds[3]
    V19                                                               r  leds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            leds[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.539ns  (logic 1.466ns (41.422%)  route 2.073ns (58.578%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnR_IBUF_inst/O
                         net (fo=18, routed)          0.990     1.210    btnR_IBUF
    SLICE_X45Y19         LUT6 (Prop_lut6_I4_O)        0.045     1.255 r  leds_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.083     2.338    leds_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     3.539 r  leds_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.539    leds[7]
    V14                                                               r  leds[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sws[15]
                            (input port)
  Destination:            leds[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.569ns  (logic 1.474ns (41.306%)  route 2.095ns (58.694%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  sws[15] (IN)
                         net (fo=0)                   0.000     0.000    sws[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  sws_IBUF[15]_inst/O
                         net (fo=24, routed)          1.321     1.545    sws_IBUF[15]
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.045     1.590 r  leds_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.774     2.364    leds_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         1.205     3.569 r  leds_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.569    leds[11]
    U3                                                                r  leds[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.626ns  (logic 1.470ns (40.552%)  route 2.155ns (59.448%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=18, routed)          1.024     1.244    btnL_IBUF
    SLICE_X44Y17         LUT6 (Prop_lut6_I3_O)        0.045     1.289 r  leds_OBUF[0]_inst_i_1/O
                         net (fo=8, routed)           1.131     2.420    leds_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.626 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.626    leds[0]
    U16                                                               r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------





