use chapa::BitEnum;

use crate::flipper::dsp::Dsp;
use crate::mmio::traits::{MmioAccess, MmioRegister};

// 0xCC00500A 2 [R/W] CSR - DSP Control/Status Register

#[derive(BitEnum, Debug, PartialEq, Eq)]
pub enum ResetVector {
    Low = 0,
    High = 1,
}

impl ResetVector {
    pub fn address(&self) -> u16 {
        match self {
            ResetVector::High => 0x8000, // IROM
            ResetVector::Low => 0x0000,  // IRAM
        }
    }
}

crate::mmio_register! {
    ControlStatus: u16 @ 0xCC00500A {
        #[bits(0, alias = "res")]
        pub reset: bool,

        #[bits(1, alias = "piint")]
        pub pi_interrupt: bool,

        #[bits(2)]
        pub halt: bool,

        #[bits(3, alias = "aiint")]
        pub ai_interrupt: bool,

        #[bits(4, alias = "aiintmask")]
        pub ai_interrupt_mask: bool,

        #[bits(5, alias = "arint")]
        pub ar_interrupt: bool,

        #[bits(6, alias = "arintmask")]
        pub ar_interrupt_mask: bool,

        #[bits(7, alias = "dspint")]
        pub dsp_interrupt: bool,

        #[bits(8, alias = "dspintmask")]
        pub dsp_interrupt_mask: bool,

        #[bits(9, alias = "dspdma")]
        pub dma_status: bool,

        #[bits(11)]
        pub reset_vector: ResetVector,
    }
}

impl MmioAccess<super::Dsp> for ControlStatus {
    fn read(dsp: &super::Dsp) -> Self {
        dsp.csr
    }

    fn write(self, dsp: &mut super::Dsp) {
        tracing::trace!("CSR write: {:016b} (prev: {:016b})", self.raw(), dsp.csr.raw());

        let mut csr = dsp.csr;

        if self.ai_interrupt() {
            csr = csr.with_ai_interrupt(false);
        }
        if self.ar_interrupt() {
            csr = csr.with_ar_interrupt(false);
        }
        if self.dsp_interrupt() {
            csr = csr.with_dsp_interrupt(false);
        }

        csr = csr
            .with_pi_interrupt(self.pi_interrupt())
            .with_halt(self.halt())
            .with_ai_interrupt_mask(self.ai_interrupt_mask())
            .with_ar_interrupt_mask(self.ar_interrupt_mask())
            .with_dsp_interrupt_mask(self.dsp_interrupt_mask())
            .with_dma_status(self.dma_status())
            .with_reset_vector(self.reset_vector());

        // reset vector falling edge (bit 11: 1->0) triggers DMA of stub from main RAM into IRAM
        // and resets the PC to 0x0000 (IRAM) so the uploaded stub executes
        if dsp.csr.reset_vector() == ResetVector::High && self.reset_vector() == ResetVector::Low {
            tracing::info!("scheduling ucode upload, PC -> 0x0000 (IRAM)");
            dsp.pending_ucode_upload = true;
            dsp.registers.pc = 0x0000;
        }

        // On reset, set PC to the address indicated by the reset vector
        if self.reset() {
            let addr = self.reset_vector().address();
            tracing::debug!(reset_vector = ?self.reset_vector(), pc = format!("{addr:04X}"), "DSP reset, executing from reset vector");
            dsp.registers.pc = addr;
        }
        csr = csr.with_reset(false);

        dsp.csr = csr;
    }
}

impl Default for ControlStatus {
    fn default() -> Self {
        ControlStatus::new().with_halt(true)
    }
}

// 0xCC005000 2 [W] CPU-to-DSP Mailbox High

crate::mmio_register! {
    MailboxToDspHi: u16 @ 0xCC005000 {
        #[bits(0..=14)]
        pub data: u16,

        #[bits(15)]
        pub busy: bool,
    }
}

impl MmioAccess<Dsp> for MailboxToDspHi {
    fn read(dsp: &Dsp) -> Self {
        dsp.mailbox_to_dsp_hi
    }

    fn write(self, dsp: &mut Dsp) {
        // CPU writing CMBH sets data bits (14:0), busy is preserved
        dsp.mailbox_to_dsp_hi = self.with_busy(dsp.mailbox_to_dsp_hi.busy());
    }
}

// 0xCC005002 2 [W] CPU-to-DSP Mailbox Low
// Writing sets CMBH.M (busy), signaling to the DSP that mail is ready.

crate::mmio_register! {
    MailboxToDspLo: u16 @ 0xCC005002 {}
}

impl MmioAccess<Dsp> for MailboxToDspLo {
    fn read(dsp: &Dsp) -> Self {
        dsp.mailbox_to_dsp_lo
    }

    fn write(self, dsp: &mut Dsp) {
        dsp.mailbox_to_dsp_lo = self;
        dsp.mailbox_to_dsp_hi = dsp.mailbox_to_dsp_hi.with_busy(true);
        tracing::debug!(
            hi = format!("{:04X}", dsp.mailbox_to_dsp_hi.raw()),
            lo = format!("{:04X}", self.raw()),
            "CPU->DSP mailbox"
        );
    }
}

// 0xCC005004 2 [R] DSP-to-CPU Mailbox High (DMBH)

crate::mmio_register! {
    MailboxToCpuHi: u16 @ 0xCC005004 {
        #[bits(0..=14)]
        pub data: u16,

        #[bits(15)]
        pub busy: bool,
    }
}

impl MmioAccess<Dsp> for MailboxToCpuHi {
    fn read(dsp: &Dsp) -> Self {
        dsp.mailbox_to_cpu_hi
    }

    fn read_at(dsp: &mut Dsp, addr: u32, access_size: u32) -> u32 {
        Self::read_sub(Self::read(dsp).raw() as u32, addr, access_size)
    }

    fn write(self, _dsp: &mut Dsp) {
        // Read-only from CPU side
    }
}

// 0xCC005006 2 [R] DSP-to-CPU Mailbox Low (DMBL)
// Reading clears DMBH.M (bit 15), indicating the CPU has consumed the mail.

crate::mmio_register! {
    MailboxToCpuLo: u16 @ 0xCC005006 {}
}

impl MmioAccess<Dsp> for MailboxToCpuLo {
    fn read(dsp: &Dsp) -> Self {
        dsp.mailbox_to_cpu_lo
    }

    fn read_at(dsp: &mut Dsp, addr: u32, access_size: u32) -> u32 {
        let val = Self::read_sub(Self::read(dsp).raw() as u32, addr, access_size);
        // Reading DMBL clears DMBH.M (bit 15), signaling the CPU has consumed the mail
        dsp.mailbox_to_cpu_hi.set_busy(false);
        val
    }

    fn write(self, _dsp: &mut Dsp) {
        // Read-only from CPU side
    }
}

// 0xCC005012 2 [R/W] AR_INFO - ARAM Info/Size

crate::mmio_register! {
    AramInfo: u16 @ 0xCC005012 => Dsp.aram_info {}
}

// 0xCC005016 2 [R/W] AR_MODE - ARAM Mode

crate::mmio_register! {
    AramMode: u16 @ 0xCC005016 {
        #[bits(0)]
        pub status: bool,
    }
}

impl MmioAccess<super::Dsp> for AramMode {
    fn read(dsp: &super::Dsp) -> Self {
        dsp.aram_mode.with_status(true)
    }

    fn write(self, dsp: &mut super::Dsp) {
        dsp.aram_mode = self;
    }
}

// 0xCC00501A 2 [R/W] AR_REFRESH - ARAM Refresh

crate::mmio_register! {
    AramRefresh: u16 @ 0xCC00501A => Dsp.aram_refresh {}
}

// 0xCC005020 4 [R/W] ARAM DMA MMIO Address

crate::mmio_register! {
    AramDmaMmioAddr: u32 @ 0xCC005020 => Dsp.aram_dma_mmio_addr {}
}

// 0xCC005024 4 [R/W] ARAM DMA ARAM Address

crate::mmio_register! {
    AramDmaAramAddr: u32 @ 0xCC005024 => Dsp.aram_dma_aram_addr {}
}

// 0xCC005028 4 [R/W] ARAM DMA Count/Control

#[derive(BitEnum, Debug, PartialEq, Eq)]
pub enum DmaDirection {
    RamToAram = 0,
    AramToRam = 1,
}

crate::mmio_register! {
    AramDmaControl: u32 @ 0xCC005028 {
        #[bits(0..=30)]
        pub count: u32,

        #[bits(31)]
        pub direction: DmaDirection,
    }
}

impl MmioAccess<super::Dsp> for AramDmaControl {
    fn read(dsp: &super::Dsp) -> Self {
        dsp.aram_dma_control
    }

    fn write(self, dsp: &mut super::Dsp) {
        dsp.aram_dma_control = self;

        // Schedule the ARAM->RAM DMA immediately when this register is written
        dsp.pending_aram_dma = true;
    }
}
