Timing Analyzer report for niosv_soc_example_top
Wed Aug 14 23:52:44 2024
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'EXT_CLK_50MHz'
 15. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Hold: 'INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 18. Slow 1200mV 85C Model Hold: 'EXT_CLK_50MHz'
 19. Slow 1200mV 85C Model Recovery: 'INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 21. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 22. Slow 1200mV 85C Model Removal: 'INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 85C Model Metastability Summary
 24. Slow 1200mV 0C Model Fmax Summary
 25. Slow 1200mV 0C Model Setup Summary
 26. Slow 1200mV 0C Model Hold Summary
 27. Slow 1200mV 0C Model Recovery Summary
 28. Slow 1200mV 0C Model Removal Summary
 29. Slow 1200mV 0C Model Minimum Pulse Width Summary
 30. Slow 1200mV 0C Model Setup: 'INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 0C Model Setup: 'EXT_CLK_50MHz'
 32. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 33. Slow 1200mV 0C Model Hold: 'INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 34. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 35. Slow 1200mV 0C Model Hold: 'EXT_CLK_50MHz'
 36. Slow 1200mV 0C Model Recovery: 'INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 37. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 38. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 39. Slow 1200mV 0C Model Removal: 'INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 40. Slow 1200mV 0C Model Metastability Summary
 41. Fast 1200mV 0C Model Setup Summary
 42. Fast 1200mV 0C Model Hold Summary
 43. Fast 1200mV 0C Model Recovery Summary
 44. Fast 1200mV 0C Model Removal Summary
 45. Fast 1200mV 0C Model Minimum Pulse Width Summary
 46. Fast 1200mV 0C Model Setup: 'INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 47. Fast 1200mV 0C Model Setup: 'EXT_CLK_50MHz'
 48. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 49. Fast 1200mV 0C Model Hold: 'INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 50. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 51. Fast 1200mV 0C Model Hold: 'EXT_CLK_50MHz'
 52. Fast 1200mV 0C Model Recovery: 'INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 53. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 54. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 55. Fast 1200mV 0C Model Removal: 'INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 56. Fast 1200mV 0C Model Metastability Summary
 57. Multicorner Timing Analysis Summary
 58. Board Trace Model Assignments
 59. Input Transition Times
 60. Signal Integrity Metrics (Slow 1200mv 0c Model)
 61. Signal Integrity Metrics (Slow 1200mv 85c Model)
 62. Signal Integrity Metrics (Fast 1200mv 0c Model)
 63. Setup Transfers
 64. Hold Transfers
 65. Recovery Transfers
 66. Removal Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths Summary
 70. Clock Status Summary
 71. Unconstrained Input Ports
 72. Unconstrained Output Ports
 73. Unconstrained Input Ports
 74. Unconstrained Output Ports
 75. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                            ;
+-----------------------+------------------------------------------------------------+
; Quartus Prime Version ; Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                     ;
; Revision Name         ; niosv_soc_example_top                                      ;
; Device Family         ; Cyclone IV E                                               ;
; Device Name           ; EP4CE22F17C6                                               ;
; Timing Models         ; Final                                                      ;
; Delay Model           ; Combined                                                   ;
; Rise/Fall Delays      ; Enabled                                                    ;
+-----------------------+------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.86        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  20.5%      ;
;     Processor 3            ;  15.8%      ;
;     Processor 4            ;  12.8%      ;
;     Processors 5-14        ;   3.7%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                           ;
+-------------------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                                       ; Status ; Read at                  ;
+-------------------------------------------------------------------------------------+--------+--------------------------+
; ../constraints/timing_de0nano_brd.sdc                                               ; OK     ; Wed Aug 14 23:52:42 2024 ;
; ../qsys/NIOSV_SOC/synthesis/submodules/altera_reset_controller.sdc                  ; OK     ; Wed Aug 14 23:52:42 2024 ;
; ../qsys/NIOSV_SOC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc ; OK     ; Wed Aug 14 23:52:42 2024 ;
+-------------------------------------------------------------------------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------+-----------------------------------------------------------------+-------------------------------------------------------------------+
; Clock Name                                                    ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master        ; Source                                                          ; Targets                                                           ;
+---------------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------+-----------------------------------------------------------------+-------------------------------------------------------------------+
; altera_reserved_tck                                           ; Base      ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;               ;                                                                 ; { altera_reserved_tck }                                           ;
; EXT_CLK_50MHz                                                 ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;               ;                                                                 ; { EXT_CLK_50MHz }                                                 ;
; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000  ; 100.0 MHz ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; EXT_CLK_50MHz ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] } ;
+---------------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------+-----------------------------------------------------------------+-------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                           ;
+------------+-----------------+---------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                    ; Note                                                          ;
+------------+-----------------+---------------------------------------------------------------+---------------------------------------------------------------+
; 106.83 MHz ; 106.83 MHz      ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 137.93 MHz ; 137.93 MHz      ; altera_reserved_tck                                           ;                                                               ;
; 443.85 MHz ; 250.0 MHz       ; EXT_CLK_50MHz                                                 ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+---------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                    ;
+---------------------------------------------------------------+--------+---------------+
; Clock                                                         ; Slack  ; End Point TNS ;
+---------------------------------------------------------------+--------+---------------+
; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.639  ; 0.000         ;
; EXT_CLK_50MHz                                                 ; 17.747 ; 0.000         ;
; altera_reserved_tck                                           ; 46.375 ; 0.000         ;
+---------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                    ;
+---------------------------------------------------------------+-------+---------------+
; Clock                                                         ; Slack ; End Point TNS ;
+---------------------------------------------------------------+-------+---------------+
; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.332 ; 0.000         ;
; altera_reserved_tck                                           ; 0.344 ; 0.000         ;
; EXT_CLK_50MHz                                                 ; 0.358 ; 0.000         ;
+---------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                 ;
+---------------------------------------------------------------+--------+---------------+
; Clock                                                         ; Slack  ; End Point TNS ;
+---------------------------------------------------------------+--------+---------------+
; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.049  ; 0.000         ;
; altera_reserved_tck                                           ; 47.899 ; 0.000         ;
+---------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                 ;
+---------------------------------------------------------------+-------+---------------+
; Clock                                                         ; Slack ; End Point TNS ;
+---------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                           ; 0.926 ; 0.000         ;
; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.838 ; 0.000         ;
+---------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                      ;
+---------------------------------------------------------------+--------+---------------+
; Clock                                                         ; Slack  ; End Point TNS ;
+---------------------------------------------------------------+--------+---------------+
; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.736  ; 0.000         ;
; EXT_CLK_50MHz                                                 ; 9.596  ; 0.000         ;
; altera_reserved_tck                                           ; 49.535 ; 0.000         ;
+---------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 0.639 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_d_expn_type[3]                                                                                                                                     ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.386     ; 8.970      ;
; 0.639 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_d_expn_type[0]                                                                                                                                     ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.386     ; 8.970      ;
; 0.699 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]                                                                                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.250      ; 9.579      ;
; 0.711 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]                                                                                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.253      ; 9.570      ;
; 0.726 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[16]                                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.378     ; 8.891      ;
; 0.772 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.250      ; 9.506      ;
; 0.784 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.253      ; 9.497      ;
; 0.815 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[8]                                                                                                                                          ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 9.147      ;
; 0.815 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem_used[0]                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.243      ; 9.456      ;
; 0.816 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[18]                                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 9.146      ;
; 0.827 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem_used[0]                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.246      ; 9.447      ;
; 0.837 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[16]                                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.381     ; 8.777      ;
; 0.841 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]                                                                                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a35~porta_datain_reg0 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.255      ; 9.442      ;
; 0.872 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[20]                                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 9.097      ;
; 0.873 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[6]                                                                                                                                          ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 9.096      ;
; 0.885 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rsp_fifo|mem[0][108]                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.250      ; 9.393      ;
; 0.897 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[14]                                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 9.062      ;
; 0.897 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rsp_fifo|mem[0][108]                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.253      ; 9.384      ;
; 0.900 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[29]                                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 9.059      ;
; 0.914 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a35~porta_datain_reg0 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.255      ; 9.369      ;
; 0.921 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi0_butn_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.247      ; 9.354      ;
; 0.925 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_d_expn_type[2]                                                                                                                                     ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.387     ; 8.683      ;
; 0.926 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[8]                                                                                                                                          ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 9.033      ;
; 0.927 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[18]                                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 9.032      ;
; 0.933 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi0_butn_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.250      ; 9.345      ;
; 0.948 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[15]                                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 9.009      ;
; 0.957 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem_used[0]                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a35~porta_datain_reg0 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.248      ; 9.319      ;
; 0.963 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s2[7]                                                                                                                                          ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.392     ; 8.640      ;
; 0.967 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem_used[0]                                                                                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.242      ; 9.303      ;
; 0.979 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem_used[0]                                                                                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.245      ; 9.294      ;
; 0.983 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[20]                                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 8.983      ;
; 0.984 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[6]                                                                                                                                          ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 8.982      ;
; 0.989 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_d_expn_OTERM157                                                                                                                                    ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.012     ; 8.994      ;
; 0.996 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]                                                                                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~porta_datain_reg0 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.254      ; 9.286      ;
; 1.001 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_dbg_avalon_jtag_slave_translator|read_latency_shift_reg[0]                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.250      ; 9.277      ;
; 1.008 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[14]                                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 8.948      ;
; 1.011 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a35~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[16]                                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.384     ; 8.600      ;
; 1.011 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[29]                                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 8.945      ;
; 1.013 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_dbg_avalon_jtag_slave_translator|read_latency_shift_reg[0]                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.253      ; 9.268      ;
; 1.015 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[28]                                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 8.946      ;
; 1.015 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]                                                                                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[17]                                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.282      ; 9.262      ;
; 1.016 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|hart_readdatavalid                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.255      ; 9.267      ;
; 1.017 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi0_butn_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.247      ; 9.258      ;
; 1.022 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s2[11]                                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.386     ; 8.587      ;
; 1.026 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[30]                                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 8.935      ;
; 1.027 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rsp_fifo|mem[0][108]                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a35~porta_datain_reg0 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.255      ; 9.256      ;
; 1.028 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|hart_readdatavalid                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.258      ; 9.258      ;
; 1.029 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi0_butn_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.250      ; 9.249      ;
; 1.031 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[24]                                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 8.930      ;
; 1.045 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_d_expn_type[3]                                                                                                                                     ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.389     ; 8.561      ;
; 1.045 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_d_expn_type[0]                                                                                                                                     ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.389     ; 8.561      ;
; 1.052 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.248      ; 9.224      ;
; 1.059 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[15]                                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 8.895      ;
; 1.063 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_op[1]_OTERM169                                                                                                                                 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 8.892      ;
; 1.063 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi0_butn_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a35~porta_datain_reg0 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.252      ; 9.217      ;
; 1.064 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.251      ; 9.215      ;
; 1.066 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_op[0]                                                                                                                                          ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 8.889      ;
; 1.069 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~porta_datain_reg0 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.254      ; 9.213      ;
; 1.085 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_decoder:instr_decoder_inst|D_exe_s1[1]~13_OTERM143                                                                                           ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 8.877      ;
; 1.088 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[17]                                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.282      ; 9.189      ;
; 1.094 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[10]                                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 8.875      ;
; 1.100 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a35~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[8]                                                                                                                                          ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 8.856      ;
; 1.101 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a35~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[18]                                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 8.855      ;
; 1.109 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem_used[0]                                                                                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a35~porta_datain_reg0 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.247      ; 9.166      ;
; 1.112 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem_used[0]                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~porta_datain_reg0 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.247      ; 9.163      ;
; 1.124 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo|mem_used[0]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.242      ; 9.146      ;
; 1.127 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[31]                                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.012     ; 8.856      ;
; 1.130 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo|mem[0][108]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.242      ; 9.140      ;
; 1.131 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem_used[0]                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[17]                                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.275      ; 9.139      ;
; 1.132 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_exe_result[9]                                                                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_coj1:auto_generated|ram_block1a0~porta_datain_reg0                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.229      ; 9.125      ;
; 1.136 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo|mem_used[0]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.245      ; 9.137      ;
; 1.137 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[30]                                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 8.821      ;
; 1.138 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[9]                                                                                                                                          ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 8.818      ;
; 1.139 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[7]                                                                                                                                          ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 8.817      ;
; 1.139 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[28]                                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 8.819      ;
; 1.142 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[12]                                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 8.824      ;
; 1.142 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[5]                                                                                                                                          ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 8.824      ;
; 1.142 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[24]                                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 8.816      ;
; 1.142 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo|mem[0][108]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.245      ; 9.131      ;
; 1.143 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_dbg_avalon_jtag_slave_translator|read_latency_shift_reg[0]                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a35~porta_datain_reg0 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.255      ; 9.140      ;
; 1.148 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpo2_ledg_s1_translator|read_latency_shift_reg[0]                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.248      ; 9.128      ;
; 1.153 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[19]                                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 8.808      ;
; 1.156 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]                                                                                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[15]                                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.269      ; 9.108      ;
; 1.157 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a35~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[20]                                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 8.806      ;
; 1.157 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_serial_com_s1_agent_rsp_fifo|mem_used[0]                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.248      ; 9.119      ;
; 1.158 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a35~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[6]                                                                                                                                          ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 8.805      ;
; 1.158 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|hart_readdatavalid                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a35~porta_datain_reg0 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.260      ; 9.130      ;
; 1.159 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi0_butn_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a35~porta_datain_reg0 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.252      ; 9.121      ;
; 1.160 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[17]                                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 8.810      ;
; 1.160 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpo2_ledg_s1_translator|read_latency_shift_reg[0]                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.251      ; 9.119      ;
; 1.162 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rsp_fifo|mem[0][71]                                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.250      ; 9.116      ;
; 1.163 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[23]                                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 8.807      ;
; 1.164 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[25]                                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 8.806      ;
; 1.169 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_reg_incorrect                                                                                                                                      ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.381     ; 8.445      ;
; 1.169 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_serial_com_s1_agent_rsp_fifo|mem_used[0]                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.251      ; 9.110      ;
; 1.169 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_serial_com_s1_agent_rsp_fifo|mem[0][108]                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.248      ; 9.107      ;
; 1.173 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[22]                                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 8.783      ;
; 1.174 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[13]                                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 8.782      ;
; 1.174 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rsp_fifo|mem[0][71]                                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.253      ; 9.107      ;
; 1.175 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[21]                                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 8.781      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'EXT_CLK_50MHz'                                                                      ;
+--------+----------------+----------------+---------------+---------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node        ; Launch Clock  ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+----------------+---------------+---------------+--------------+------------+------------+
; 17.747 ; pwrup_timer[6] ; pwrup_timer[5] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 2.186      ;
; 17.747 ; pwrup_timer[6] ; pwrup_timer[7] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 2.186      ;
; 17.747 ; pwrup_timer[6] ; pwrup_timer[6] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 2.186      ;
; 17.747 ; pwrup_timer[6] ; pwrup_timer[4] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 2.186      ;
; 17.747 ; pwrup_timer[6] ; pwrup_timer[3] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 2.186      ;
; 17.747 ; pwrup_timer[6] ; pwrup_timer[2] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 2.186      ;
; 17.747 ; pwrup_timer[6] ; pwrup_timer[1] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 2.186      ;
; 17.763 ; pwrup_timer[7] ; pwrup_timer[5] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 2.170      ;
; 17.763 ; pwrup_timer[7] ; pwrup_timer[7] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 2.170      ;
; 17.763 ; pwrup_timer[7] ; pwrup_timer[6] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 2.170      ;
; 17.763 ; pwrup_timer[7] ; pwrup_timer[4] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 2.170      ;
; 17.763 ; pwrup_timer[7] ; pwrup_timer[3] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 2.170      ;
; 17.763 ; pwrup_timer[7] ; pwrup_timer[2] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 2.170      ;
; 17.763 ; pwrup_timer[7] ; pwrup_timer[1] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 2.170      ;
; 17.826 ; pwrup_timer[4] ; pwrup_timer[5] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 2.107      ;
; 17.826 ; pwrup_timer[4] ; pwrup_timer[7] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 2.107      ;
; 17.826 ; pwrup_timer[4] ; pwrup_timer[6] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 2.107      ;
; 17.826 ; pwrup_timer[4] ; pwrup_timer[4] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 2.107      ;
; 17.826 ; pwrup_timer[4] ; pwrup_timer[3] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 2.107      ;
; 17.826 ; pwrup_timer[4] ; pwrup_timer[2] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 2.107      ;
; 17.826 ; pwrup_timer[4] ; pwrup_timer[1] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 2.107      ;
; 17.962 ; pwrup_timer[3] ; pwrup_timer[5] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 1.971      ;
; 17.962 ; pwrup_timer[3] ; pwrup_timer[7] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 1.971      ;
; 17.962 ; pwrup_timer[3] ; pwrup_timer[6] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 1.971      ;
; 17.962 ; pwrup_timer[3] ; pwrup_timer[4] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 1.971      ;
; 17.962 ; pwrup_timer[3] ; pwrup_timer[3] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 1.971      ;
; 17.962 ; pwrup_timer[3] ; pwrup_timer[2] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 1.971      ;
; 17.962 ; pwrup_timer[3] ; pwrup_timer[1] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 1.971      ;
; 17.962 ; pwrup_timer[1] ; pwrup_timer[5] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 1.971      ;
; 17.962 ; pwrup_timer[1] ; pwrup_timer[7] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 1.971      ;
; 17.962 ; pwrup_timer[1] ; pwrup_timer[6] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 1.971      ;
; 17.962 ; pwrup_timer[1] ; pwrup_timer[4] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 1.971      ;
; 17.962 ; pwrup_timer[1] ; pwrup_timer[3] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 1.971      ;
; 17.962 ; pwrup_timer[1] ; pwrup_timer[2] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 1.971      ;
; 17.962 ; pwrup_timer[1] ; pwrup_timer[1] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 1.971      ;
; 17.963 ; pwrup_timer[5] ; pwrup_timer[5] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 1.970      ;
; 17.963 ; pwrup_timer[5] ; pwrup_timer[7] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 1.970      ;
; 17.963 ; pwrup_timer[5] ; pwrup_timer[6] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 1.970      ;
; 17.963 ; pwrup_timer[5] ; pwrup_timer[4] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 1.970      ;
; 17.963 ; pwrup_timer[5] ; pwrup_timer[3] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 1.970      ;
; 17.963 ; pwrup_timer[5] ; pwrup_timer[2] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 1.970      ;
; 17.963 ; pwrup_timer[5] ; pwrup_timer[1] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 1.970      ;
; 18.068 ; pwrup_timer[2] ; pwrup_timer[5] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 1.865      ;
; 18.068 ; pwrup_timer[2] ; pwrup_timer[7] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 1.865      ;
; 18.068 ; pwrup_timer[2] ; pwrup_timer[6] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 1.865      ;
; 18.068 ; pwrup_timer[2] ; pwrup_timer[4] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 1.865      ;
; 18.068 ; pwrup_timer[2] ; pwrup_timer[3] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 1.865      ;
; 18.068 ; pwrup_timer[2] ; pwrup_timer[2] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 1.865      ;
; 18.068 ; pwrup_timer[2] ; pwrup_timer[1] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 1.865      ;
; 18.111 ; pwrup_timer[6] ; pwrup_done     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 1.822      ;
; 18.112 ; pwrup_timer[6] ; pll_areset     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 1.821      ;
; 18.145 ; pwrup_timer[7] ; pwrup_done     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 1.788      ;
; 18.145 ; pwrup_timer[7] ; pll_areset     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 1.788      ;
; 18.190 ; pwrup_timer[4] ; pwrup_done     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 1.743      ;
; 18.191 ; pwrup_timer[4] ; pll_areset     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 1.742      ;
; 18.208 ; pwrup_timer[0] ; pwrup_timer[5] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 1.725      ;
; 18.208 ; pwrup_timer[0] ; pwrup_timer[7] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 1.725      ;
; 18.208 ; pwrup_timer[0] ; pwrup_timer[6] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 1.725      ;
; 18.208 ; pwrup_timer[0] ; pwrup_timer[4] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 1.725      ;
; 18.208 ; pwrup_timer[0] ; pwrup_timer[3] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 1.725      ;
; 18.208 ; pwrup_timer[0] ; pwrup_timer[2] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 1.725      ;
; 18.208 ; pwrup_timer[0] ; pwrup_timer[1] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 1.725      ;
; 18.326 ; pwrup_timer[3] ; pwrup_done     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 1.607      ;
; 18.326 ; pwrup_timer[1] ; pwrup_done     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 1.607      ;
; 18.327 ; pwrup_timer[5] ; pwrup_done     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 1.606      ;
; 18.327 ; pwrup_timer[3] ; pll_areset     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 1.606      ;
; 18.327 ; pwrup_timer[1] ; pll_areset     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 1.606      ;
; 18.328 ; pwrup_timer[5] ; pll_areset     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 1.605      ;
; 18.432 ; pwrup_timer[2] ; pwrup_done     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 1.501      ;
; 18.433 ; pwrup_timer[2] ; pll_areset     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 1.500      ;
; 18.450 ; pwrup_timer[6] ; int_reset_n    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 1.483      ;
; 18.451 ; pwrup_timer[6] ; pwrup_timer[0] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 1.482      ;
; 18.464 ; pwrup_timer[7] ; int_reset_n    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 1.469      ;
; 18.466 ; pwrup_timer[7] ; pwrup_timer[0] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 1.467      ;
; 18.518 ; pwrup_done     ; int_reset_n    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 1.415      ;
; 18.529 ; pwrup_timer[4] ; int_reset_n    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 1.404      ;
; 18.530 ; pwrup_timer[4] ; pwrup_timer[0] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 1.403      ;
; 18.572 ; pwrup_timer[0] ; pwrup_done     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 1.361      ;
; 18.573 ; pwrup_timer[0] ; pll_areset     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 1.360      ;
; 18.659 ; pwrup_timer[3] ; int_reset_n    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 1.274      ;
; 18.659 ; pwrup_timer[1] ; int_reset_n    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 1.274      ;
; 18.660 ; pwrup_timer[3] ; pwrup_timer[0] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 1.273      ;
; 18.660 ; pwrup_timer[1] ; pwrup_timer[0] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 1.273      ;
; 18.664 ; int_reset_n    ; int_reset_n    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 1.269      ;
; 18.666 ; pwrup_timer[5] ; int_reset_n    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 1.267      ;
; 18.667 ; pwrup_timer[5] ; pwrup_timer[0] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 1.266      ;
; 18.765 ; pwrup_timer[2] ; int_reset_n    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 1.168      ;
; 18.766 ; pwrup_timer[2] ; pwrup_timer[0] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 1.167      ;
; 18.905 ; pwrup_timer[0] ; int_reset_n    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 1.028      ;
; 18.906 ; pwrup_timer[0] ; pwrup_timer[0] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 1.027      ;
; 19.296 ; pwrup_done     ; pwrup_done     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.062     ; 0.637      ;
+--------+----------------+----------------+---------------+---------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.375 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[0]                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.178     ; 3.442      ;
; 46.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.200      ; 3.791      ;
; 46.458 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.200      ; 3.737      ;
; 46.613 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.181      ; 3.563      ;
; 46.637 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.200      ; 3.558      ;
; 46.742 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.200      ; 3.453      ;
; 46.764 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.200      ; 3.431      ;
; 46.810 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.181      ; 3.366      ;
; 46.964 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.181      ; 3.212      ;
; 47.009 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[0]                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.203      ; 3.189      ;
; 47.267 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.181      ; 2.909      ;
; 47.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.199      ; 2.867      ;
; 47.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.213      ; 2.868      ;
; 47.462 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.181      ; 2.714      ;
; 47.588 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.199      ; 2.606      ;
; 47.644 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.198      ; 2.549      ;
; 47.681 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.199      ; 2.513      ;
; 47.692 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|jupdate                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 2.467      ;
; 47.716 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|jupdate                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.147      ; 2.426      ;
; 47.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|jupdate                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.147      ; 2.321      ;
; 47.822 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.200      ; 2.373      ;
; 48.041 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|jupdate                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.165      ; 2.119      ;
; 48.136 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.181      ; 2.040      ;
; 48.318 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.213      ; 1.890      ;
; 49.061 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.196      ; 1.130      ;
; 93.609 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[11]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.305      ;
; 93.609 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[12]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.305      ;
; 93.609 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[15]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.305      ;
; 93.609 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[18]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.305      ;
; 93.609 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[19]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.305      ;
; 93.609 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[23]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.305      ;
; 93.609 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.305      ;
; 93.609 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.305      ;
; 93.609 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[31]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.305      ;
; 93.609 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[27]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.305      ;
; 93.609 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[9]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.305      ;
; 93.609 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.305      ;
; 93.609 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[7]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.305      ;
; 93.609 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[8]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.305      ;
; 93.697 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.232      ;
; 93.697 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.232      ;
; 93.697 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[31]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.232      ;
; 93.697 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[23]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.232      ;
; 93.697 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[27]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.232      ;
; 93.697 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[19]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.232      ;
; 93.697 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[18]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.232      ;
; 93.697 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[15]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.232      ;
; 93.697 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[9]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.232      ;
; 93.697 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[12]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.232      ;
; 93.697 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.232      ;
; 93.697 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[11]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.232      ;
; 93.697 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[7]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.232      ;
; 93.697 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[8]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.232      ;
; 93.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[11]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.083      ;
; 93.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[12]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.083      ;
; 93.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[15]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.083      ;
; 93.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[18]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.083      ;
; 93.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[19]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.083      ;
; 93.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[23]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.083      ;
; 93.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.083      ;
; 93.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.083      ;
; 93.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[31]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.083      ;
; 93.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[27]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.083      ;
; 93.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[9]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.083      ;
; 93.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.083      ;
; 93.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[7]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.083      ;
; 93.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[8]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.083      ;
; 93.880 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[11]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.036      ;
; 93.880 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[12]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.036      ;
; 93.880 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[15]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.036      ;
; 93.880 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[18]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.036      ;
; 93.880 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[19]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.036      ;
; 93.880 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[23]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.036      ;
; 93.880 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.036      ;
; 93.880 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.036      ;
; 93.880 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[31]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.036      ;
; 93.880 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[27]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.036      ;
; 93.880 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[9]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.036      ;
; 93.880 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.036      ;
; 93.880 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[7]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.036      ;
; 93.880 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[8]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.036      ;
; 94.066 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[11]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.850      ;
; 94.066 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[12]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.850      ;
; 94.066 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[15]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.850      ;
; 94.066 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[18]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.850      ;
; 94.066 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[19]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.850      ;
; 94.066 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[23]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.850      ;
; 94.066 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.850      ;
; 94.066 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.850      ;
; 94.066 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[31]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.850      ;
; 94.066 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[27]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.850      ;
; 94.066 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[9]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.850      ;
; 94.066 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.850      ;
; 94.066 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[7]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.850      ;
; 94.066 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[8]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.850      ;
; 94.130 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.784      ;
; 94.130 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.784      ;
; 94.130 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[10]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.784      ;
; 94.130 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.784      ;
; 94.130 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[6]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.784      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                 ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 0.332 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 0.897      ;
; 0.332 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 0.897      ;
; 0.336 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_rd[3]                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a35~porta_address_reg0 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 0.913      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[12]                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[12]                                                                                                                     ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[26]                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[26]                                                                                                                     ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[29]                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[29]                                                                                                                     ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[0]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[0]                                                                                                                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[1]                                                                                                                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[4]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[4]                                                                                                                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[3]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[3]                                                                                                                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.meie                                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.meie                                                                                                                           ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[15]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[15]                                                                                                                       ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|total_lookahead[1]                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|total_lookahead[1]                                                                                               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[17]                                                                                                       ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[17]                                                                                                                                          ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[10]                                                                                                       ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[10]                                                                                                                                          ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[6]                                                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[6]                                                                                                                                           ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[24]                                                                                                       ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[24]                                                                                                                                          ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[25]                                                                                                       ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[25]                                                                                                                                          ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[26]                                                                                                       ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[26]                                                                                                                                          ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[20]                                                                                                       ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[20]                                                                                                                                          ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[31]                                                                                                       ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[31]                                                                                                                                          ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[14]                                                                                                       ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[14]                                                                                                                                          ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[28]                                                                                                       ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[28]                                                                                                                                          ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[19]                                                                                                       ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[19]                                                                                                                                          ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[29]                                                                                                       ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[29]                                                                                                                                          ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[27]                                                                                                       ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[27]                                                                                                                                          ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[30]                                                                                                       ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[30]                                                                                                                                          ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[23]                                                                                                       ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[23]                                                                                                                                          ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[9]                                                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[9]                                                                                                                                           ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[7]                                                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[7]                                                                                                                                           ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.343 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][0]                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][0]                                                                                                                               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][12]                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][12]                                                                                                                              ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][11]                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][11]                                                                                                                              ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][21]                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][21]                                                                                                                              ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][13]                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][13]                                                                                                                              ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][29]                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][29]                                                                                                                              ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][28]                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][28]                                                                                                                              ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][20]                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][20]                                                                                                                              ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][14]                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][14]                                                                                                                              ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][30]                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][30]                                                                                                                              ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[16]                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[16]                                                                                                                     ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[17]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[17]                                                                                                                      ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[8]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[8]                                                                                                                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[11]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[11]                                                                                                                       ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[11]                                                                                                       ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[11]                                                                                                                                          ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[18]                                                                                                       ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[18]                                                                                                                                          ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[5]                                                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[5]                                                                                                                                           ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[22]                                                                                                       ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[22]                                                                                                                                          ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[13]                                                                                                       ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[13]                                                                                                                                          ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[12]                                                                                                       ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[12]                                                                                                                                          ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[8]                                                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[8]                                                                                                                                           ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[15]                                                                                                       ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[15]                                                                                                                                          ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[21]                                                                                                       ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[21]                                                                                                                                          ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][2]                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][2]                                                                                                                               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][7]                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][7]                                                                                                                               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][19]                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][19]                                                                                                                              ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][27]                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][27]                                                                                                                              ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][23]                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][23]                                                                                                                              ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][10]                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][10]                                                                                                                              ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][31]                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][31]                                                                                                                              ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][18]                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][18]                                                                                                                              ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][6]                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][6]                                                                                                                               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.344 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[6]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[6]                                                                                                                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][4]                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][4]                                                                                                                               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][8]                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][8]                                                                                                                               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][17]                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][17]                                                                                                                              ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][16]                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][16]                                                                                                                              ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][24]                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][24]                                                                                                                              ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][25]                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][25]                                                                                                                              ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.345 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|total_lookahead[0]                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|total_lookahead[0]                                                                                               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.580      ;
; 0.347 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|baud_rate_counter[0]                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|baud_rate_counter[0]                                                                                                                   ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.580      ;
; 0.349 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 0.914      ;
; 0.351 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_rd[3]                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_address_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 0.922      ;
; 0.352 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_rd[3]                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~porta_address_reg0 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 0.927      ;
; 0.354 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 0.919      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                              ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mstatus.mpie                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mstatus.mpie                                                                                                                       ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|tcontrol.mpte                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|tcontrol.mpte                                                                                                                      ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo|mem[2][108]                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo|mem[2][108]                                                                                                                            ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo|mem_used[2]                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo|mem_used[2]                                                                                                                            ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo|mem[2][109]                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo|mem[2][109]                                                                                                                            ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo|mem[2][70]                                                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo|mem[2][70]                                                                                                                             ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo|mem[2][87]                                                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo|mem[2][87]                                                                                                                             ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo|mem[2][71]                                                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo|mem[2][71]                                                                                                                             ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][4]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][4]                                                                                                                      ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|mem[1][12]                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|mem[1][12]                                                                                                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|mem[1][7]                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|mem[1][7]                                                                                                                 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][5]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][5]                                                                                                                      ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][27]                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][27]                                                                                                                     ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][21]                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][21]                                                                                                                     ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|mem[1][13]                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|mem[1][13]                                                                                                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][28]                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][28]                                                                                                                     ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|mem[1][20]                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|mem[1][20]                                                                                                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][20]                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][20]                                                                                                                     ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|mem[1][18]                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|mem[1][18]                                                                                                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][6]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][6]                                                                                                                      ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|mem[1][22]                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|mem[1][22]                                                                                                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][22]                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][22]                                                                                                                     ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][30]                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][30]                                                                                                                     ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][25]                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][25]                                                                                                                     ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.344 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[1]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[1]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[0]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[0]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.577      ;
; 0.358 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|read_rsp_pndg                                                                                                                                                                                                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|read_rsp_pndg                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|dmi_status[0]                                                                                                                                                                                                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|dmi_status[0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[16]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.592      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.360 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[10]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.593      ;
; 0.360 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[21]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.593      ;
; 0.360 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[0]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.593      ;
; 0.361 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[18]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.594      ;
; 0.361 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[19]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.594      ;
; 0.361 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.580      ;
; 0.372 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[25]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[24]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.591      ;
; 0.372 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.591      ;
; 0.373 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[26]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[25]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[31]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[30]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[8]                                                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[10]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[30]                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[32]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[6]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[5]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[8]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[7]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[25]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[25]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[3]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[37]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[34]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[34]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[17]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[16]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[22]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[21]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[27]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[26]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[28]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[27]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[29]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[28]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[3]                                                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[5]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[5]                                                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[7]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[25]                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[27]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[25]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[31]                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[33]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[31]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[1]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[0]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[3]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[2]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[12]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[11]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[2]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[14]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[17]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[17]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[18]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[18]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[6]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[6]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[8]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[2]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[1]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[7]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[6]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[10]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[9]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[13]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[12]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[14]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[13]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[13]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[13]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[12]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[13]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[22]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[22]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.376 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[19]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[18]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.595      ;
; 0.376 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[20]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[19]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.595      ;
; 0.376 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.595      ;
; 0.379 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.598      ;
; 0.379 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.598      ;
; 0.379 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.598      ;
; 0.380 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.598      ;
; 0.380 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'EXT_CLK_50MHz'                                                                      ;
+-------+----------------+----------------+---------------+---------------+--------------+------------+------------+
; Slack ; From Node      ; To Node        ; Launch Clock  ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+----------------+---------------+---------------+--------------+------------+------------+
; 0.358 ; pwrup_done     ; pwrup_done     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.577      ;
; 0.361 ; pwrup_timer[0] ; pwrup_timer[0] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.580      ;
; 0.558 ; pwrup_timer[3] ; pwrup_timer[3] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.777      ;
; 0.559 ; pwrup_timer[5] ; pwrup_timer[5] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.778      ;
; 0.559 ; pwrup_timer[6] ; pwrup_timer[6] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.778      ;
; 0.559 ; pwrup_timer[2] ; pwrup_timer[2] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.778      ;
; 0.560 ; pwrup_timer[4] ; pwrup_timer[4] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.779      ;
; 0.564 ; pwrup_timer[7] ; pwrup_timer[7] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.783      ;
; 0.572 ; pwrup_timer[0] ; pwrup_timer[1] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.791      ;
; 0.688 ; pwrup_timer[0] ; int_reset_n    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.907      ;
; 0.756 ; pwrup_timer[1] ; pwrup_timer[1] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 0.975      ;
; 0.793 ; pwrup_timer[2] ; pwrup_timer[0] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.012      ;
; 0.794 ; pwrup_timer[2] ; int_reset_n    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.013      ;
; 0.833 ; pwrup_timer[2] ; pwrup_timer[3] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.052      ;
; 0.834 ; pwrup_timer[4] ; pwrup_timer[5] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.053      ;
; 0.834 ; pwrup_timer[6] ; pwrup_timer[7] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.053      ;
; 0.846 ; pwrup_timer[3] ; pwrup_timer[4] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.065      ;
; 0.847 ; pwrup_timer[5] ; pwrup_timer[6] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.066      ;
; 0.848 ; pwrup_timer[3] ; pwrup_timer[5] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.067      ;
; 0.849 ; pwrup_timer[5] ; pwrup_timer[7] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.068      ;
; 0.850 ; pwrup_timer[0] ; pwrup_timer[2] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.069      ;
; 0.852 ; pwrup_timer[0] ; pwrup_timer[3] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.071      ;
; 0.867 ; pwrup_timer[3] ; pwrup_timer[0] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.086      ;
; 0.868 ; pwrup_timer[3] ; int_reset_n    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.087      ;
; 0.872 ; pwrup_timer[5] ; pwrup_timer[0] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.091      ;
; 0.873 ; pwrup_timer[5] ; int_reset_n    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.092      ;
; 0.882 ; pwrup_timer[1] ; pwrup_timer[0] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.101      ;
; 0.883 ; pwrup_timer[1] ; int_reset_n    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.102      ;
; 0.904 ; int_reset_n    ; int_reset_n    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.123      ;
; 0.943 ; pwrup_timer[2] ; pwrup_timer[4] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.162      ;
; 0.944 ; pwrup_timer[4] ; pwrup_timer[6] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.163      ;
; 0.945 ; pwrup_timer[2] ; pwrup_timer[5] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.164      ;
; 0.946 ; pwrup_timer[4] ; pwrup_timer[7] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.165      ;
; 0.958 ; pwrup_timer[3] ; pwrup_timer[6] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.177      ;
; 0.960 ; pwrup_timer[3] ; pwrup_timer[7] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.179      ;
; 0.962 ; pwrup_timer[0] ; pwrup_timer[4] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.181      ;
; 0.964 ; pwrup_timer[0] ; pwrup_timer[5] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.183      ;
; 0.976 ; pwrup_timer[4] ; pwrup_timer[0] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.195      ;
; 0.977 ; pwrup_timer[4] ; int_reset_n    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.196      ;
; 0.983 ; pwrup_done     ; int_reset_n    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.202      ;
; 0.995 ; pwrup_timer[0] ; pll_areset     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.214      ;
; 0.995 ; pwrup_timer[0] ; pwrup_done     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.214      ;
; 1.030 ; pwrup_timer[1] ; pwrup_timer[2] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.249      ;
; 1.032 ; pwrup_timer[1] ; pwrup_timer[3] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.251      ;
; 1.055 ; pwrup_timer[2] ; pwrup_timer[6] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.274      ;
; 1.057 ; pwrup_timer[2] ; pwrup_timer[7] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.276      ;
; 1.065 ; pwrup_timer[6] ; pwrup_timer[0] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.284      ;
; 1.066 ; pwrup_timer[6] ; int_reset_n    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.285      ;
; 1.074 ; pwrup_timer[0] ; pwrup_timer[6] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.293      ;
; 1.076 ; pwrup_timer[0] ; pwrup_timer[7] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.295      ;
; 1.101 ; pwrup_timer[2] ; pll_areset     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.320      ;
; 1.101 ; pwrup_timer[2] ; pwrup_done     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.320      ;
; 1.127 ; pwrup_timer[7] ; pwrup_timer[0] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.346      ;
; 1.128 ; pwrup_timer[7] ; int_reset_n    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.347      ;
; 1.142 ; pwrup_timer[1] ; pwrup_timer[4] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.361      ;
; 1.144 ; pwrup_timer[1] ; pwrup_timer[5] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.363      ;
; 1.175 ; pwrup_timer[3] ; pll_areset     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.394      ;
; 1.175 ; pwrup_timer[3] ; pwrup_done     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.394      ;
; 1.178 ; pwrup_timer[5] ; pll_areset     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.397      ;
; 1.178 ; pwrup_timer[5] ; pwrup_done     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.397      ;
; 1.190 ; pwrup_timer[1] ; pll_areset     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.409      ;
; 1.190 ; pwrup_timer[1] ; pwrup_done     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.409      ;
; 1.254 ; pwrup_timer[1] ; pwrup_timer[6] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.473      ;
; 1.256 ; pwrup_timer[1] ; pwrup_timer[7] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.475      ;
; 1.282 ; pwrup_timer[4] ; pll_areset     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.501      ;
; 1.282 ; pwrup_timer[4] ; pwrup_done     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.501      ;
; 1.371 ; pwrup_timer[6] ; pll_areset     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.590      ;
; 1.371 ; pwrup_timer[6] ; pwrup_done     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.590      ;
; 1.446 ; pwrup_timer[7] ; pll_areset     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.665      ;
; 1.446 ; pwrup_timer[7] ; pwrup_done     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.665      ;
; 1.587 ; pwrup_timer[2] ; pwrup_timer[1] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.806      ;
; 1.661 ; pwrup_timer[3] ; pwrup_timer[2] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.880      ;
; 1.661 ; pwrup_timer[3] ; pwrup_timer[1] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.880      ;
; 1.664 ; pwrup_timer[5] ; pwrup_timer[4] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.883      ;
; 1.664 ; pwrup_timer[5] ; pwrup_timer[3] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.883      ;
; 1.664 ; pwrup_timer[5] ; pwrup_timer[2] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.883      ;
; 1.664 ; pwrup_timer[5] ; pwrup_timer[1] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.883      ;
; 1.768 ; pwrup_timer[4] ; pwrup_timer[3] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.987      ;
; 1.768 ; pwrup_timer[4] ; pwrup_timer[2] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.987      ;
; 1.768 ; pwrup_timer[4] ; pwrup_timer[1] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 1.987      ;
; 1.857 ; pwrup_timer[6] ; pwrup_timer[5] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 2.076      ;
; 1.857 ; pwrup_timer[6] ; pwrup_timer[4] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 2.076      ;
; 1.857 ; pwrup_timer[6] ; pwrup_timer[3] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 2.076      ;
; 1.857 ; pwrup_timer[6] ; pwrup_timer[2] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 2.076      ;
; 1.857 ; pwrup_timer[6] ; pwrup_timer[1] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 2.076      ;
; 1.926 ; pwrup_timer[7] ; pwrup_timer[5] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 2.145      ;
; 1.926 ; pwrup_timer[7] ; pwrup_timer[6] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 2.145      ;
; 1.926 ; pwrup_timer[7] ; pwrup_timer[4] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 2.145      ;
; 1.926 ; pwrup_timer[7] ; pwrup_timer[3] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 2.145      ;
; 1.926 ; pwrup_timer[7] ; pwrup_timer[2] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 2.145      ;
; 1.926 ; pwrup_timer[7] ; pwrup_timer[1] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.062      ; 2.145      ;
+-------+----------------+----------------+---------------+---------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                  ; To Node                                                                                                                                                                                             ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 6.049 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|rdata[0]                                                                 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.185      ; 4.065      ;
; 6.049 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|rdata[1]                                                                 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.185      ; 4.065      ;
; 6.049 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|rdata[2]                                                                 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.185      ; 4.065      ;
; 6.049 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|rdata[3]                                                                 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.185      ; 4.065      ;
; 6.049 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|rdata[4]                                                                 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.185      ; 4.065      ;
; 6.049 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|rdata[5]                                                                 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.185      ; 4.065      ;
; 6.049 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|rdata[6]                                                                 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.185      ; 4.065      ;
; 6.049 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|rdata[7]                                                                 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.185      ; 4.065      ;
; 6.187 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_timer_msip:timer_module|mtime[48]                                                                                                  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 3.716      ;
; 6.187 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_timer_msip:timer_module|mtime[17]                                                                                                  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 3.716      ;
; 6.187 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_timer_msip:timer_module|mtime[49]                                                                                                  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 3.716      ;
; 6.187 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_timer_msip:timer_module|mtime[18]                                                                                                  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 3.716      ;
; 6.187 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_timer_msip:timer_module|mtime[50]                                                                                                  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 3.716      ;
; 6.187 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_timer_msip:timer_module|mtime[19]                                                                                                  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 3.718      ;
; 6.187 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_timer_msip:timer_module|mtime[51]                                                                                                  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 3.718      ;
; 6.187 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_timer_msip:timer_module|mtime[20]                                                                                                  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 3.718      ;
; 6.187 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_timer_msip:timer_module|mtime[52]                                                                                                  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 3.716      ;
; 6.187 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_timer_msip:timer_module|mtime[21]                                                                                                  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 3.718      ;
; 6.187 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_timer_msip:timer_module|mtime[53]                                                                                                  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 3.718      ;
; 6.187 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_timer_msip:timer_module|mtime[16]                                                                                                  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 3.716      ;
; 6.187 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_timer_msip:timer_module|mtime[28]                                                                                                  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.713      ;
; 6.187 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_timer_msip:timer_module|mtime[29]                                                                                                  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.713      ;
; 6.187 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_timer_msip:timer_module|mtime[30]                                                                                                  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.713      ;
; 6.187 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_timer_msip:timer_module|mtime[60]                                                                                                  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.713      ;
; 6.187 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_timer_msip:timer_module|mtime[61]                                                                                                  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.713      ;
; 6.187 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_timer_msip:timer_module|mtime[62]                                                                                                  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.713      ;
; 6.188 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_timer_msip:timer_module|mtime[26]                                                                                                  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.712      ;
; 6.188 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_timer_msip:timer_module|mtime[27]                                                                                                  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.712      ;
; 6.188 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_timer_msip:timer_module|mtime[31]                                                                                                  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.712      ;
; 6.188 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_pc[1]                                  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.729      ;
; 6.188 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[1]                               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 3.725      ;
; 6.188 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_redirect_pc[0]                                                                 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.729      ;
; 6.188 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_pc[0]                                  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.729      ;
; 6.188 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[0]                               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 3.725      ;
; 6.188 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_i_expn                                                                          ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 3.725      ;
; 6.188 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_timer_msip:timer_module|mtime[58]                                                                                                  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.712      ;
; 6.188 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_timer_msip:timer_module|mtime[59]                                                                                                  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.712      ;
; 6.188 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_redirect_pc[18]                                                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 3.725      ;
; 6.188 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_redirect_pc[19]                                                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 3.725      ;
; 6.188 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_redirect_pc[21]                                                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 3.726      ;
; 6.188 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[21]                                                 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 3.725      ;
; 6.188 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_redirect_pc[24]                                                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 3.725      ;
; 6.188 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_redirect_pc[25]                                                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 3.725      ;
; 6.188 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_redirect_pc[26]                                                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 3.725      ;
; 6.188 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_timer_msip:timer_module|mtime[63]                                                                                                  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.712      ;
; 6.188 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_redirect_pc[29]                                                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 3.725      ;
; 6.189 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_redirect_pc[20]                                                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.722      ;
; 6.189 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_redirect_pc[4]                                                                 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.722      ;
; 6.189 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[9]                                                                   ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 3.726      ;
; 6.189 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[15]                                                                  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 3.726      ;
; 6.189 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[10]                                                                  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 3.726      ;
; 6.189 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_mem_op                                                                          ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.722      ;
; 6.189 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_multicycle_instr                                                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.722      ;
; 6.189 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[11]                                                                  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 3.726      ;
; 6.189 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[8]                                                                   ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 3.726      ;
; 6.190 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold                                   ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 3.729      ;
; 6.190 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|axi_lookahead[0]                             ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 3.729      ;
; 6.190 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|axi_lookahead[1]                             ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 3.729      ;
; 6.190 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|axi_lookahead[2]                             ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 3.729      ;
; 6.190 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[17]                                                                  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 3.722      ;
; 6.190 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|niosv_instr_buffer:buffer_inst|write_addr[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 3.728      ;
; 6.190 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|niosv_instr_buffer:buffer_inst|write_addr[1] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 3.728      ;
; 6.190 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|niosv_instr_buffer:buffer_inst|write_addr[2] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 3.728      ;
; 6.190 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_redirect_pc[10]                                                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.721      ;
; 6.190 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_redirect_pc[17]                                                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 3.726      ;
; 6.190 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[16]                                                                  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 3.722      ;
; 6.190 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_redirect_pc[13]                                                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 3.724      ;
; 6.190 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_redirect_pc[12]                                                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 3.724      ;
; 6.190 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_redirect_pc[14]                                                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.721      ;
; 6.190 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[13]                                                                  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 3.728      ;
; 6.190 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_redirect_pc[3]                                                                 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 3.724      ;
; 6.190 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[26]                                                                  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 3.728      ;
; 6.191 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|niosv_interrupt_handler:irq_inst|A1_debug_irq                  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.720      ;
; 6.191 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[28]                                                                  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 3.728      ;
; 6.191 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_is_branch                                                                       ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 3.727      ;
; 6.191 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_mret_instr                                                                      ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 3.727      ;
; 6.191 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_dret_instr                                                                      ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 3.727      ;
; 6.191 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_is_wfi                                                                          ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 3.727      ;
; 6.191 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_pc[5]                                  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 3.724      ;
; 6.191 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_pc[6]                                  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 3.724      ;
; 6.191 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_pc[2]                                  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.719      ;
; 6.191 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_pc[7]                                  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 3.724      ;
; 6.191 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_pc[15]                                 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 3.721      ;
; 6.191 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_pc[14]                                 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.719      ;
; 6.191 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_pc[8]                                  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 3.724      ;
; 6.191 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_pc[12]                                 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 3.724      ;
; 6.191 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_pc[9]                                  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 3.724      ;
; 6.191 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_pc[13]                                 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 3.724      ;
; 6.191 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_pc[18]                                 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 3.724      ;
; 6.191 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_pc[20]                                 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 3.724      ;
; 6.191 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_pc[28]                                 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.719      ;
; 6.191 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_pc[31]                                 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 3.724      ;
; 6.191 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|total_lookahead[2]                           ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 3.724      ;
; 6.191 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[31]                                                                  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 3.723      ;
; 6.191 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[27]                                                                  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 3.727      ;
; 6.191 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|flush_count[0]                               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 3.728      ;
; 6.191 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|flush_count[3]                               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 3.728      ;
; 6.191 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|flush_count[2]                               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 3.728      ;
; 6.191 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|flush_count[1]                               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 3.728      ;
; 6.191 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_007|saved_grant[0]                                                               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.726      ;
+-------+----------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.899 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|jupdate                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.147      ; 2.243      ;
; 47.899 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.147      ; 2.243      ;
; 97.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 2.548      ;
; 97.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[1]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 2.548      ;
; 97.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|state                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 2.548      ;
; 97.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[6]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 2.548      ;
; 97.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[5]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 2.548      ;
; 97.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[4]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 2.548      ;
; 97.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[3]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 2.548      ;
; 97.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[2]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 2.548      ;
; 97.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 2.548      ;
; 97.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[0]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 2.547      ;
; 97.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[9]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 2.547      ;
; 97.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[8]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 2.547      ;
; 97.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[7]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 2.547      ;
; 97.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 2.547      ;
; 97.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 2.547      ;
; 97.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 2.547      ;
; 97.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 2.547      ;
; 97.509 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 2.378      ;
; 97.509 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 2.378      ;
; 97.509 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 2.378      ;
; 97.509 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 2.378      ;
; 97.509 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 2.378      ;
; 97.509 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 2.378      ;
; 97.509 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 2.378      ;
; 97.509 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 2.378      ;
; 97.509 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 2.378      ;
; 97.509 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 2.378      ;
; 97.509 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 2.378      ;
; 97.509 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 2.378      ;
; 97.509 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 2.378      ;
; 97.509 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 2.378      ;
; 97.844 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|read_req                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 2.044      ;
; 97.844 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|read                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 2.044      ;
; 97.844 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write_valid                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 2.044      ;
; 97.844 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write_stalled                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 2.044      ;
; 97.844 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 2.044      ;
; 97.844 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 2.044      ;
; 97.871 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.044      ;
; 97.871 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.044      ;
; 97.871 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.044      ;
; 97.871 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.044      ;
; 97.871 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.044      ;
; 97.871 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.044      ;
; 97.871 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.044      ;
; 97.896 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.020      ;
; 97.896 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.020      ;
; 98.041 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.873      ;
; 98.041 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.873      ;
; 98.041 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.873      ;
; 98.041 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.873      ;
; 98.041 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.873      ;
; 98.041 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.873      ;
; 98.041 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.873      ;
; 98.041 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.873      ;
; 98.041 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.873      ;
; 98.041 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.873      ;
; 98.117 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.801      ;
; 98.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.418      ;
; 98.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.418      ;
; 98.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.418      ;
; 98.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.418      ;
; 98.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.418      ;
; 98.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.418      ;
; 98.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.418      ;
; 98.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.418      ;
; 98.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.418      ;
; 98.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.418      ;
; 98.574 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.359      ;
; 98.574 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.359      ;
; 98.574 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.359      ;
; 98.574 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.359      ;
; 98.629 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.304      ;
; 98.629 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.304      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.926  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.145      ;
; 0.926  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.145      ;
; 1.016  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.235      ;
; 1.016  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.235      ;
; 1.016  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.235      ;
; 1.016  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.235      ;
; 1.061  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.279      ;
; 1.061  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.279      ;
; 1.061  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.279      ;
; 1.061  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.279      ;
; 1.061  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.279      ;
; 1.061  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.279      ;
; 1.061  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.279      ;
; 1.061  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.279      ;
; 1.061  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.279      ;
; 1.061  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.279      ;
; 1.359  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.595      ;
; 1.491  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.723      ;
; 1.491  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.723      ;
; 1.491  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.723      ;
; 1.491  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.723      ;
; 1.491  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.723      ;
; 1.491  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.723      ;
; 1.491  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.723      ;
; 1.491  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.723      ;
; 1.491  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.723      ;
; 1.491  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.723      ;
; 1.651  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.885      ;
; 1.651  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.885      ;
; 1.676  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.909      ;
; 1.676  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.909      ;
; 1.676  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.909      ;
; 1.676  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.909      ;
; 1.676  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.909      ;
; 1.676  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.909      ;
; 1.676  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.909      ;
; 1.679  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|read_req                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.884      ;
; 1.679  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|read                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.884      ;
; 1.679  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write_valid                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.884      ;
; 1.679  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write_stalled                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.884      ;
; 1.679  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.884      ;
; 1.679  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.884      ;
; 1.998  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.201      ;
; 1.998  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.201      ;
; 1.998  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.201      ;
; 1.998  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.201      ;
; 1.998  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.201      ;
; 1.998  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.201      ;
; 1.998  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.201      ;
; 1.998  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.201      ;
; 1.998  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.201      ;
; 1.998  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.201      ;
; 1.998  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.201      ;
; 1.998  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.201      ;
; 1.998  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.201      ;
; 1.998  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.201      ;
; 2.184  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[0]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.387      ;
; 2.184  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[9]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.387      ;
; 2.184  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[8]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.387      ;
; 2.184  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[7]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.387      ;
; 2.184  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.387      ;
; 2.184  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.387      ;
; 2.184  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.387      ;
; 2.184  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.387      ;
; 2.185  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 2.387      ;
; 2.185  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[1]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 2.387      ;
; 2.185  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|state                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 2.387      ;
; 2.185  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[6]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 2.387      ;
; 2.185  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[5]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 2.387      ;
; 2.185  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[4]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 2.387      ;
; 2.185  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[3]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 2.387      ;
; 2.185  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[2]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 2.387      ;
; 2.185  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 2.387      ;
; 51.568 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|jupdate                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.303      ; 2.048      ;
; 51.568 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.303      ; 2.048      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                  ; To Node                                                                                                                                                                                                                                                           ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 2.838 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_e_expn                                                                                                                                       ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.461      ; 3.456      ;
; 2.838 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_instr_trigger                                                                                                                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.461      ; 3.456      ;
; 2.838 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_d_expn_OTERM157                                                                                                                               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.462      ; 3.457      ;
; 2.839 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[14]                                                                                                                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.466      ; 3.462      ;
; 2.839 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[12]                                                                                                                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.466      ; 3.462      ;
; 2.839 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[3]                                                                                                                                 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.466      ; 3.462      ;
; 2.850 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 3.437      ;
; 2.850 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 3.437      ;
; 2.850 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 3.437      ;
; 2.850 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 3.437      ;
; 2.850 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 3.437      ;
; 2.850 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 3.437      ;
; 2.854 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[23]                                                                                                                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 3.457      ;
; 2.854 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[18]                                                                                                                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 3.457      ;
; 2.854 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[19]                                                                                                                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 3.457      ;
; 2.855 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[26]                                                                                                               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 3.463      ;
; 2.855 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[29]                                                                                                               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 3.463      ;
; 2.855 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[12]                                                                                                               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 3.463      ;
; 2.859 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:soc_sysid_control_slave_translator|av_readdata_pre[0]                                                                                                       ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 3.459      ;
; 2.863 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_csr_write                                                                                                                                     ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 3.455      ;
; 2.863 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_d_expn_OTERM155                                                                                                                               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 3.455      ;
; 2.863 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_d_expn_OTERM151                                                                                                                               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 3.455      ;
; 2.863 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_d_expn_OTERM153                                                                                                                               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 3.455      ;
; 2.864 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_shift_op[1]                                                                                                                                  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 3.461      ;
; 2.864 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_shift_op[0]                                                                                                                                  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 3.461      ;
; 2.864 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|haltreq_ack                                                                                                                                            ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 3.458      ;
; 2.864 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|hart_cmd_access                                                                                                                                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 3.458      ;
; 2.865 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 3.454      ;
; 2.865 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_signed_cmp                                                                                                                                    ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.433      ; 3.455      ;
; 2.866 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|total_lookahead[1]                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 3.461      ;
; 2.866 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|total_lookahead[0]                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 3.461      ;
; 2.866 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[10]                                                                                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 3.466      ;
; 2.866 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[9]                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 3.466      ;
; 2.866 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[8]                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 3.466      ;
; 2.866 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[11]                                                                                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 3.466      ;
; 2.866 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[5]                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 3.466      ;
; 2.866 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[3]                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 3.466      ;
; 2.876 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[25]                                                                                                                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 3.452      ;
; 2.877 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_redirect_pc[11]                                                                                                                              ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.409      ; 3.443      ;
; 2.881 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                              ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 3.437      ;
; 2.881 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                              ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 3.437      ;
; 2.881 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                              ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 3.437      ;
; 2.881 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                              ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 3.437      ;
; 2.881 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                              ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 3.437      ;
; 2.881 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                              ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 3.437      ;
; 2.885 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 3.460      ;
; 2.885 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 3.460      ;
; 2.887 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                      ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 3.448      ;
; 2.887 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|delayed_unxsync_rxdxx1                                                                                                           ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 3.448      ;
; 2.887 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|do_start_rx                                                                                                                      ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 3.448      ;
; 2.887 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|baud_rate_counter[0]                                                                                                             ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 3.448      ;
; 2.887 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|baud_rate_counter[1]                                                                                                             ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 3.448      ;
; 2.887 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|baud_rate_counter[2]                                                                                                             ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 3.448      ;
; 2.887 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|baud_rate_counter[3]                                                                                                             ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 3.448      ;
; 2.887 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|baud_rate_counter[4]                                                                                                             ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 3.448      ;
; 2.887 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|baud_rate_counter[5]                                                                                                             ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 3.448      ;
; 2.887 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|baud_rate_counter[6]                                                                                                             ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 3.448      ;
; 2.887 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|baud_rate_counter[7]                                                                                                             ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 3.448      ;
; 2.887 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|baud_rate_counter[8]                                                                                                             ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 3.448      ;
; 2.887 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|baud_rate_counter[9]                                                                                                             ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 3.448      ;
; 2.887 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|baud_clk_en                                                                                                                      ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 3.448      ;
; 2.887 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][30]                                                                                                                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.413      ; 3.457      ;
; 2.887 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][14]                                                                                                                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.413      ; 3.457      ;
; 2.887 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][20]                                                                                                                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.413      ; 3.457      ;
; 2.887 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][28]                                                                                                                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.413      ; 3.457      ;
; 2.887 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][29]                                                                                                                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.413      ; 3.457      ;
; 2.887 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][13]                                                                                                                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.413      ; 3.457      ;
; 2.887 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][21]                                                                                                                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.413      ; 3.457      ;
; 2.887 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][11]                                                                                                                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.413      ; 3.457      ;
; 2.887 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][12]                                                                                                                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.413      ; 3.457      ;
; 2.887 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][0]                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.413      ; 3.457      ;
; 2.888 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][6]                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 3.467      ;
; 2.888 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[1][26]                                                                                                               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 3.456      ;
; 2.888 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][31]                                                                                                                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 3.467      ;
; 2.888 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[1][10]                                                                                                               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 3.456      ;
; 2.888 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][23]                                                                                                                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 3.467      ;
; 2.888 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[1][23]                                                                                                               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 3.456      ;
; 2.888 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[1][15]                                                                                                               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 3.456      ;
; 2.888 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][27]                                                                                                                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 3.467      ;
; 2.888 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][19]                                                                                                                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 3.467      ;
; 2.888 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[1][19]                                                                                                               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 3.456      ;
; 2.888 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[1][7]                                                                                                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 3.456      ;
; 2.888 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][2]                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 3.467      ;
; 2.888 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[1][2]                                                                                                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 3.456      ;
; 2.888 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[20]                                                                                                                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 3.462      ;
; 2.889 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[30]     ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.410      ; 3.456      ;
; 2.889 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[31]     ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.410      ; 3.456      ;
; 2.889 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                       ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.410      ; 3.456      ;
; 2.889 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                       ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.410      ; 3.456      ;
; 2.889 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][25]                                                                                                                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 3.460      ;
; 2.889 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][24]                                                                                                                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 3.460      ;
; 2.889 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][16]                                                                                                                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 3.460      ;
; 2.889 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][17]                                                                                                                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 3.460      ;
; 2.889 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 3.440      ;
; 2.889 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 3.440      ;
; 2.889 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2]                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 3.440      ;
; 2.889 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3]                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 3.440      ;
; 2.889 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4]                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 3.440      ;
; 2.889 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 3.440      ;
; 2.889 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[1][22]                                                                                                               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.413      ; 3.459      ;
+-------+----------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 87
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.943
Worst Case Available Settling Time: 14.360 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                            ;
+------------+-----------------+---------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                    ; Note                                                          ;
+------------+-----------------+---------------------------------------------------------------+---------------------------------------------------------------+
; 119.06 MHz ; 119.06 MHz      ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 158.18 MHz ; 158.18 MHz      ; altera_reserved_tck                                           ;                                                               ;
; 495.54 MHz ; 250.0 MHz       ; EXT_CLK_50MHz                                                 ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+---------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                     ;
+---------------------------------------------------------------+--------+---------------+
; Clock                                                         ; Slack  ; End Point TNS ;
+---------------------------------------------------------------+--------+---------------+
; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.601  ; 0.000         ;
; EXT_CLK_50MHz                                                 ; 17.982 ; 0.000         ;
; altera_reserved_tck                                           ; 46.839 ; 0.000         ;
+---------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                     ;
+---------------------------------------------------------------+-------+---------------+
; Clock                                                         ; Slack ; End Point TNS ;
+---------------------------------------------------------------+-------+---------------+
; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.298 ; 0.000         ;
; altera_reserved_tck                                           ; 0.298 ; 0.000         ;
; EXT_CLK_50MHz                                                 ; 0.312 ; 0.000         ;
+---------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                  ;
+---------------------------------------------------------------+--------+---------------+
; Clock                                                         ; Slack  ; End Point TNS ;
+---------------------------------------------------------------+--------+---------------+
; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.500  ; 0.000         ;
; altera_reserved_tck                                           ; 48.166 ; 0.000         ;
+---------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                  ;
+---------------------------------------------------------------+-------+---------------+
; Clock                                                         ; Slack ; End Point TNS ;
+---------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                           ; 0.834 ; 0.000         ;
; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.560 ; 0.000         ;
+---------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                       ;
+---------------------------------------------------------------+--------+---------------+
; Clock                                                         ; Slack  ; End Point TNS ;
+---------------------------------------------------------------+--------+---------------+
; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.739  ; 0.000         ;
; EXT_CLK_50MHz                                                 ; 9.597  ; 0.000         ;
; altera_reserved_tck                                           ; 49.497 ; 0.000         ;
+---------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 1.601 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_d_expn_type[0]                                                                                                                                     ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.345     ; 8.049      ;
; 1.603 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_d_expn_type[3]                                                                                                                                     ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.345     ; 8.047      ;
; 1.623 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]                                                                                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.216      ; 8.613      ;
; 1.636 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]                                                                                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.220      ; 8.604      ;
; 1.662 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[16]                                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.335     ; 7.998      ;
; 1.674 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem_used[0]                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.207      ; 8.553      ;
; 1.686 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.216      ; 8.550      ;
; 1.687 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem_used[0]                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.211      ; 8.544      ;
; 1.699 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.220      ; 8.541      ;
; 1.722 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[8]                                                                                                                                          ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 8.247      ;
; 1.723 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[18]                                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 8.246      ;
; 1.754 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[20]                                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.020     ; 8.221      ;
; 1.756 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[6]                                                                                                                                          ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.020     ; 8.219      ;
; 1.774 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]                                                                                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a35~porta_datain_reg0 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.223      ; 8.469      ;
; 1.781 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[14]                                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 8.184      ;
; 1.783 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rsp_fifo|mem[0][108]                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.216      ; 8.453      ;
; 1.784 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[29]                                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 8.181      ;
; 1.788 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi0_butn_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.211      ; 8.443      ;
; 1.796 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rsp_fifo|mem[0][108]                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.220      ; 8.444      ;
; 1.798 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[16]                                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.339     ; 7.858      ;
; 1.801 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi0_butn_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.215      ; 8.434      ;
; 1.820 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_d_expn_type[2]                                                                                                                                     ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.346     ; 7.829      ;
; 1.825 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem_used[0]                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a35~porta_datain_reg0 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.214      ; 8.409      ;
; 1.827 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[15]                                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 8.135      ;
; 1.837 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a35~porta_datain_reg0 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.223      ; 8.406      ;
; 1.853 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[8]                                                                                                                                          ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 8.112      ;
; 1.854 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[18]                                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 8.111      ;
; 1.855 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem_used[0]                                                                                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.206      ; 8.371      ;
; 1.868 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem_used[0]                                                                                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.210      ; 8.362      ;
; 1.869 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi0_butn_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.211      ; 8.362      ;
; 1.882 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi0_butn_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.215      ; 8.353      ;
; 1.885 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[20]                                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 8.086      ;
; 1.887 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[6]                                                                                                                                          ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 8.084      ;
; 1.890 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_dbg_avalon_jtag_slave_translator|read_latency_shift_reg[0]                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.216      ; 8.346      ;
; 1.891 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[28]                                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 8.077      ;
; 1.896 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|hart_readdatavalid                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.221      ; 8.345      ;
; 1.897 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s2[11]                                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.345     ; 7.753      ;
; 1.897 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.213      ; 8.336      ;
; 1.899 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s2[7]                                                                                                                                          ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.352     ; 7.744      ;
; 1.901 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]                                                                                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~porta_datain_reg0 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.222      ; 8.341      ;
; 1.903 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_dbg_avalon_jtag_slave_translator|read_latency_shift_reg[0]                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.220      ; 8.337      ;
; 1.905 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[30]                                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 8.063      ;
; 1.908 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[24]                                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 8.060      ;
; 1.908 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a35~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[16]                                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.342     ; 7.745      ;
; 1.909 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|hart_readdatavalid                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.225      ; 8.336      ;
; 1.910 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.217      ; 8.327      ;
; 1.913 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_d_expn_OTERM157                                                                                                                                    ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.008     ; 8.074      ;
; 1.917 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[14]                                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 8.044      ;
; 1.920 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[29]                                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 8.041      ;
; 1.932 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_exe_result[9]                                                                                                                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_coj1:auto_generated|ram_block1a0~porta_datain_reg0                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.197      ; 8.285      ;
; 1.934 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rsp_fifo|mem[0][108]                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a35~porta_datain_reg0 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.223      ; 8.309      ;
; 1.939 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi0_butn_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a35~porta_datain_reg0 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.218      ; 8.299      ;
; 1.943 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]                                                                                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[17]                                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.253      ; 8.305      ;
; 1.952 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem_used[0]                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~porta_datain_reg0 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.213      ; 8.281      ;
; 1.956 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_op[1]_OTERM169                                                                                                                                 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 8.004      ;
; 1.959 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_op[0]                                                                                                                                          ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 8.001      ;
; 1.963 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a35~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[8]                                                                                                                                          ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 7.999      ;
; 1.963 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[15]                                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 7.995      ;
; 1.964 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a35~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[18]                                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 7.998      ;
; 1.964 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~porta_datain_reg0 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.222      ; 8.278      ;
; 1.965 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_decoder:instr_decoder_inst|D_exe_s1[1]~13_OTERM143                                                                                           ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 8.004      ;
; 1.979 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpo2_ledg_s1_translator|read_latency_shift_reg[0]                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.213      ; 8.254      ;
; 1.989 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[10]                                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.018     ; 7.988      ;
; 1.992 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpo2_ledg_s1_translator|read_latency_shift_reg[0]                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.217      ; 8.245      ;
; 1.993 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[31]                                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.008     ; 7.994      ;
; 1.994 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem_used[0]                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[17]                                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.244      ; 8.245      ;
; 1.995 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a35~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[20]                                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 7.973      ;
; 1.997 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a35~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[6]                                                                                                                                          ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 7.971      ;
; 1.998 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rsp_fifo|mem[0][71]                                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.216      ; 8.238      ;
; 2.002 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_d_expn_type[3]                                                                                                                                     ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.349     ; 7.644      ;
; 2.002 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_d_expn_type[0]                                                                                                                                     ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.349     ; 7.644      ;
; 2.002 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo|mem_used[0]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.207      ; 8.225      ;
; 2.005 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[9]                                                                                                                                          ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 7.956      ;
; 2.006 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem_used[0]                                                                                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a35~porta_datain_reg0 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.213      ; 8.227      ;
; 2.006 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[17]                                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.253      ; 8.242      ;
; 2.007 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[7]                                                                                                                                          ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 7.954      ;
; 2.007 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo|mem[0][108]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.207      ; 8.220      ;
; 2.011 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rsp_fifo|mem[0][71]                                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.220      ; 8.229      ;
; 2.013 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[5]                                                                                                                                          ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.022     ; 7.960      ;
; 2.015 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[12]                                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.022     ; 7.958      ;
; 2.015 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo|mem_used[0]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.211      ; 8.216      ;
; 2.017 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi0_butn_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.211      ; 8.214      ;
; 2.020 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo|mem[0][108]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.211      ; 8.211      ;
; 2.020 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi0_butn_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a35~porta_datain_reg0 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.218      ; 8.218      ;
; 2.024 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_serial_com_s1_agent_rsp_fifo|mem_used[0]                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.213      ; 8.209      ;
; 2.024 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpi0_butn_s1_translator|read_latency_shift_reg[0]                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.211      ; 8.207      ;
; 2.027 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a35~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[14]                                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 7.931      ;
; 2.028 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[19]                                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 7.938      ;
; 2.030 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a35~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[29]                                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 7.928      ;
; 2.030 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi0_butn_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.215      ; 8.205      ;
; 2.032 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[25]                                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.020     ; 7.943      ;
; 2.032 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_serial_com_s1_agent_rsp_fifo|mem[0][108]                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.213      ; 8.201      ;
; 2.033 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[23]                                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.020     ; 7.942      ;
; 2.033 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[22]                                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 7.928      ;
; 2.033 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[17]                                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.020     ; 7.942      ;
; 2.033 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[13]                                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 7.928      ;
; 2.035 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[21]                                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 7.926      ;
; 2.036 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[30]                                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 7.928      ;
; 2.037 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[28]                                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 7.927      ;
; 2.037 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_serial_com_s1_agent_rsp_fifo|mem_used[0]                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.217      ; 8.200      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'EXT_CLK_50MHz'                                                                       ;
+--------+----------------+----------------+---------------+---------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node        ; Launch Clock  ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+----------------+---------------+---------------+--------------+------------+------------+
; 17.982 ; pwrup_timer[6] ; pwrup_timer[5] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 1.958      ;
; 17.982 ; pwrup_timer[6] ; pwrup_timer[7] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 1.958      ;
; 17.982 ; pwrup_timer[6] ; pwrup_timer[6] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 1.958      ;
; 17.982 ; pwrup_timer[6] ; pwrup_timer[4] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 1.958      ;
; 17.982 ; pwrup_timer[6] ; pwrup_timer[3] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 1.958      ;
; 17.982 ; pwrup_timer[6] ; pwrup_timer[2] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 1.958      ;
; 17.982 ; pwrup_timer[6] ; pwrup_timer[1] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 1.958      ;
; 17.989 ; pwrup_timer[7] ; pwrup_timer[5] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 1.951      ;
; 17.989 ; pwrup_timer[7] ; pwrup_timer[7] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 1.951      ;
; 17.989 ; pwrup_timer[7] ; pwrup_timer[6] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 1.951      ;
; 17.989 ; pwrup_timer[7] ; pwrup_timer[4] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 1.951      ;
; 17.989 ; pwrup_timer[7] ; pwrup_timer[3] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 1.951      ;
; 17.989 ; pwrup_timer[7] ; pwrup_timer[2] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 1.951      ;
; 17.989 ; pwrup_timer[7] ; pwrup_timer[1] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 1.951      ;
; 18.046 ; pwrup_timer[4] ; pwrup_timer[5] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 1.894      ;
; 18.046 ; pwrup_timer[4] ; pwrup_timer[7] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 1.894      ;
; 18.046 ; pwrup_timer[4] ; pwrup_timer[6] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 1.894      ;
; 18.046 ; pwrup_timer[4] ; pwrup_timer[4] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 1.894      ;
; 18.046 ; pwrup_timer[4] ; pwrup_timer[3] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 1.894      ;
; 18.046 ; pwrup_timer[4] ; pwrup_timer[2] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 1.894      ;
; 18.046 ; pwrup_timer[4] ; pwrup_timer[1] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 1.894      ;
; 18.170 ; pwrup_timer[3] ; pwrup_timer[5] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 1.770      ;
; 18.170 ; pwrup_timer[3] ; pwrup_timer[7] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 1.770      ;
; 18.170 ; pwrup_timer[3] ; pwrup_timer[6] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 1.770      ;
; 18.170 ; pwrup_timer[3] ; pwrup_timer[4] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 1.770      ;
; 18.170 ; pwrup_timer[3] ; pwrup_timer[3] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 1.770      ;
; 18.170 ; pwrup_timer[3] ; pwrup_timer[2] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 1.770      ;
; 18.170 ; pwrup_timer[3] ; pwrup_timer[1] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 1.770      ;
; 18.171 ; pwrup_timer[1] ; pwrup_timer[5] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 1.769      ;
; 18.171 ; pwrup_timer[1] ; pwrup_timer[7] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 1.769      ;
; 18.171 ; pwrup_timer[1] ; pwrup_timer[6] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 1.769      ;
; 18.171 ; pwrup_timer[1] ; pwrup_timer[4] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 1.769      ;
; 18.171 ; pwrup_timer[1] ; pwrup_timer[3] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 1.769      ;
; 18.171 ; pwrup_timer[1] ; pwrup_timer[2] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 1.769      ;
; 18.171 ; pwrup_timer[1] ; pwrup_timer[1] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 1.769      ;
; 18.172 ; pwrup_timer[5] ; pwrup_timer[5] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 1.768      ;
; 18.172 ; pwrup_timer[5] ; pwrup_timer[7] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 1.768      ;
; 18.172 ; pwrup_timer[5] ; pwrup_timer[6] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 1.768      ;
; 18.172 ; pwrup_timer[5] ; pwrup_timer[4] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 1.768      ;
; 18.172 ; pwrup_timer[5] ; pwrup_timer[3] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 1.768      ;
; 18.172 ; pwrup_timer[5] ; pwrup_timer[2] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 1.768      ;
; 18.172 ; pwrup_timer[5] ; pwrup_timer[1] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 1.768      ;
; 18.259 ; pwrup_timer[2] ; pwrup_timer[5] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 1.681      ;
; 18.259 ; pwrup_timer[2] ; pwrup_timer[7] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 1.681      ;
; 18.259 ; pwrup_timer[2] ; pwrup_timer[6] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 1.681      ;
; 18.259 ; pwrup_timer[2] ; pwrup_timer[4] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 1.681      ;
; 18.259 ; pwrup_timer[2] ; pwrup_timer[3] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 1.681      ;
; 18.259 ; pwrup_timer[2] ; pwrup_timer[2] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 1.681      ;
; 18.259 ; pwrup_timer[2] ; pwrup_timer[1] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 1.681      ;
; 18.325 ; pwrup_timer[6] ; pwrup_done     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 1.615      ;
; 18.325 ; pwrup_timer[6] ; pll_areset     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 1.615      ;
; 18.332 ; pwrup_timer[7] ; pwrup_done     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 1.608      ;
; 18.332 ; pwrup_timer[7] ; pll_areset     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 1.608      ;
; 18.389 ; pwrup_timer[0] ; pwrup_timer[5] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 1.551      ;
; 18.389 ; pwrup_timer[0] ; pwrup_timer[7] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 1.551      ;
; 18.389 ; pwrup_timer[0] ; pwrup_timer[6] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 1.551      ;
; 18.389 ; pwrup_timer[0] ; pwrup_timer[4] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 1.551      ;
; 18.389 ; pwrup_timer[0] ; pwrup_timer[3] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 1.551      ;
; 18.389 ; pwrup_timer[0] ; pwrup_timer[2] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 1.551      ;
; 18.389 ; pwrup_timer[0] ; pwrup_timer[1] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 1.551      ;
; 18.389 ; pwrup_timer[4] ; pwrup_done     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 1.551      ;
; 18.389 ; pwrup_timer[4] ; pll_areset     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 1.551      ;
; 18.513 ; pwrup_timer[3] ; pwrup_done     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 1.427      ;
; 18.513 ; pwrup_timer[3] ; pll_areset     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 1.427      ;
; 18.514 ; pwrup_timer[1] ; pwrup_done     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 1.426      ;
; 18.514 ; pwrup_timer[1] ; pll_areset     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 1.426      ;
; 18.515 ; pwrup_timer[5] ; pwrup_done     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 1.425      ;
; 18.515 ; pwrup_timer[5] ; pll_areset     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 1.425      ;
; 18.602 ; pwrup_timer[2] ; pwrup_done     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 1.338      ;
; 18.602 ; pwrup_timer[2] ; pll_areset     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 1.338      ;
; 18.624 ; pwrup_timer[7] ; int_reset_n    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 1.316      ;
; 18.624 ; pwrup_timer[6] ; int_reset_n    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 1.316      ;
; 18.625 ; pwrup_timer[7] ; pwrup_timer[0] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 1.315      ;
; 18.625 ; pwrup_timer[6] ; pwrup_timer[0] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 1.315      ;
; 18.679 ; pwrup_done     ; int_reset_n    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 1.261      ;
; 18.688 ; pwrup_timer[4] ; int_reset_n    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 1.252      ;
; 18.689 ; pwrup_timer[4] ; pwrup_timer[0] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 1.251      ;
; 18.732 ; pwrup_timer[0] ; pwrup_done     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 1.208      ;
; 18.732 ; pwrup_timer[0] ; pll_areset     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 1.208      ;
; 18.809 ; pwrup_timer[3] ; int_reset_n    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 1.131      ;
; 18.809 ; pwrup_timer[3] ; pwrup_timer[0] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 1.131      ;
; 18.810 ; pwrup_timer[1] ; int_reset_n    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 1.130      ;
; 18.810 ; pwrup_timer[1] ; pwrup_timer[0] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 1.130      ;
; 18.811 ; int_reset_n    ; int_reset_n    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 1.129      ;
; 18.814 ; pwrup_timer[5] ; int_reset_n    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 1.126      ;
; 18.815 ; pwrup_timer[5] ; pwrup_timer[0] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 1.125      ;
; 18.898 ; pwrup_timer[2] ; int_reset_n    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 1.042      ;
; 18.898 ; pwrup_timer[2] ; pwrup_timer[0] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 1.042      ;
; 19.028 ; pwrup_timer[0] ; int_reset_n    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 0.912      ;
; 19.028 ; pwrup_timer[0] ; pwrup_timer[0] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 0.912      ;
; 19.378 ; pwrup_done     ; pwrup_done     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.055     ; 0.562      ;
+--------+----------------+----------------+---------------+---------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.839 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[0]                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.095     ; 3.061      ;
; 46.872 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 3.367      ;
; 46.884 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 3.355      ;
; 47.033 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.227      ; 3.189      ;
; 47.049 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 3.190      ;
; 47.141 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 3.098      ;
; 47.165 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 3.074      ;
; 47.191 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.227      ; 3.031      ;
; 47.295 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.227      ; 2.927      ;
; 47.406 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[0]                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 2.837      ;
; 47.629 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.227      ; 2.593      ;
; 47.696 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 2.543      ;
; 47.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.256      ; 2.534      ;
; 47.763 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.227      ; 2.459      ;
; 47.930 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 2.309      ;
; 47.971 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 2.267      ;
; 47.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|jupdate                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.213      ; 2.213      ;
; 48.017 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|jupdate                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.197      ; 2.175      ;
; 48.019 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 2.220      ;
; 48.099 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|jupdate                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.197      ; 2.093      ;
; 48.117 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 2.122      ;
; 48.304 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|jupdate                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.214      ; 1.905      ;
; 48.409 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.227      ; 1.813      ;
; 48.554 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.256      ; 1.697      ;
; 49.230 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 1.007      ;
; 94.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[11]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.723      ;
; 94.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[12]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.723      ;
; 94.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[15]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.723      ;
; 94.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[18]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.723      ;
; 94.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[19]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.723      ;
; 94.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[23]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.723      ;
; 94.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.723      ;
; 94.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.723      ;
; 94.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[31]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.723      ;
; 94.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[27]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.723      ;
; 94.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[9]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.723      ;
; 94.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.723      ;
; 94.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[7]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.723      ;
; 94.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[8]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.723      ;
; 94.253 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.681      ;
; 94.253 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.681      ;
; 94.253 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[31]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.681      ;
; 94.253 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[23]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.681      ;
; 94.253 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[27]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.681      ;
; 94.253 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[19]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.681      ;
; 94.253 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[18]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.681      ;
; 94.253 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[15]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.681      ;
; 94.253 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[9]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.681      ;
; 94.253 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[12]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.681      ;
; 94.253 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.681      ;
; 94.253 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[11]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.681      ;
; 94.253 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[7]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.681      ;
; 94.253 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[8]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.681      ;
; 94.444 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[11]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.481      ;
; 94.444 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[12]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.481      ;
; 94.444 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[15]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.481      ;
; 94.444 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[18]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.481      ;
; 94.444 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[19]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.481      ;
; 94.444 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[23]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.481      ;
; 94.444 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.481      ;
; 94.444 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.481      ;
; 94.444 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[31]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.481      ;
; 94.444 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[27]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.481      ;
; 94.444 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[9]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.481      ;
; 94.444 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.481      ;
; 94.444 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[7]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.481      ;
; 94.444 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[8]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.481      ;
; 94.460 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[11]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.465      ;
; 94.460 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[12]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.465      ;
; 94.460 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[15]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.465      ;
; 94.460 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[18]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.465      ;
; 94.460 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[19]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.465      ;
; 94.460 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[23]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.465      ;
; 94.460 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.465      ;
; 94.460 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.465      ;
; 94.460 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[31]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.465      ;
; 94.460 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[27]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.465      ;
; 94.460 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[9]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.465      ;
; 94.460 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.465      ;
; 94.460 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[7]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.465      ;
; 94.460 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[8]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.465      ;
; 94.609 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[11]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.316      ;
; 94.609 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[12]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.316      ;
; 94.609 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[15]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.316      ;
; 94.609 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[18]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.316      ;
; 94.609 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[19]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.316      ;
; 94.609 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[23]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.316      ;
; 94.609 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.316      ;
; 94.609 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.316      ;
; 94.609 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[31]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.316      ;
; 94.609 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[27]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.316      ;
; 94.609 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[9]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.316      ;
; 94.609 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.316      ;
; 94.609 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[7]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.316      ;
; 94.609 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[8]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.316      ;
; 94.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.235      ;
; 94.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.235      ;
; 94.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[10]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.235      ;
; 94.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.235      ;
; 94.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[6]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.235      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                 ; To Node                                                                                                                                                                   ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[17]                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[17]                                            ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[18]                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[18]                                            ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[5]                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[5]                                             ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[25]                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[25]                                            ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[26]                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[26]                                            ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[31]                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[31]                                            ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[12]                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[12]                                            ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[8]                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[8]                                             ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[27]                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[27]                                            ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[23]                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[23]                                            ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[6]                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[6]                          ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][0]                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][0]                                 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][13]                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][13]                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][28]                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][28]                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][14]                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][14]                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][30]                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][30]                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[12]                       ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[12]                       ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[26]                       ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[26]                       ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[29]                       ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[29]                       ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[0]                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[0]                          ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[1]                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[1]                          ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[4]                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[4]                          ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[3]                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[3]                          ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.meie                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.meie                             ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[15]                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[15]                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|total_lookahead[1] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|total_lookahead[1] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[11]                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[11]                                            ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[10]                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[10]                                            ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[6]                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[6]                                             ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[24]                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[24]                                            ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[22]                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[22]                                            ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[20]                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[20]                                            ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[13]                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[13]                                            ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[14]                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[14]                                            ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[28]                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[28]                                            ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[19]                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[19]                                            ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[29]                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[29]                                            ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[15]                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[15]                                            ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[30]                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[30]                                            ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[21]                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[21]                                            ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[9]                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[9]                                             ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[7]                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[7]                                             ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][2]                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][2]                                 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][19]                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][19]                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][27]                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][27]                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][23]                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][23]                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][31]                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][31]                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][6]                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][6]                                 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.300 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][4]                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][4]                                 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][12]                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][12]                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][11]                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][11]                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][21]                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][21]                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][29]                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][29]                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][20]                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][20]                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][8]                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][8]                                 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][17]                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][17]                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][16]                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][16]                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][24]                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][24]                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][25]                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][25]                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[16]                       ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[16]                       ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[17]                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[17]                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[8]                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[8]                          ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[11]                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[11]                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][7]                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][7]                                 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][10]                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][10]                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][18]                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][18]                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.307 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|total_lookahead[0] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|total_lookahead[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.519      ;
; 0.308 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|baud_rate_counter[0]                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|baud_rate_counter[0]                     ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.519      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcontrol.execute                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcontrol.execute                     ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[1]                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[1]                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[27]                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[27]                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[15]                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[15]                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[0]                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[0]                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[3]                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[3]                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[2]                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[2]                          ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[15]                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[15]                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dcsr.step                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dcsr.step                            ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dcsr.ebreakm                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dcsr.ebreakm                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[1]                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[1]                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[27]                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[27]                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[15]                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[15]                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[0]                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch0[0]                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[1]                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[1]                                     ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_001|packet_in_progress                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_001|packet_in_progress                                 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:soc_sysid_control_slave_agent_rsp_fifo|mem_used[1]                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:soc_sysid_control_slave_agent_rsp_fifo|mem_used[1]                           ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi0_butn_s1_agent_rsp_fifo|mem_used[1]                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi0_butn_s1_agent_rsp_fifo|mem_used[1]                                      ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi0_butn_s1_agent_rsp_fifo|mem_used[0]                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi0_butn_s1_agent_rsp_fifo|mem_used[0]                                      ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpi1_dipsw_s1_translator|wait_latency_counter[1]                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpi1_dipsw_s1_translator|wait_latency_counter[1]                    ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][11]                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][11]                             ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi0_butn_s1_agent_rdata_fifo|mem[0][0]                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi0_butn_s1_agent_rdata_fifo|mem[0][0]                                      ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi0_butn_s1_agent_rdata_fifo|mem[1][0]                                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi0_butn_s1_agent_rdata_fifo|mem[1][0]                                      ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|mem[1][12]                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|mem[1][12]                  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][3]                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][3]                                 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|mem[1][7]                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|mem[1][7]                   ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][5]                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][5]                                 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][15]                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][15]                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][23]                       ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[2][23]                       ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][19]                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][19]                             ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][27]                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][27]                             ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[1]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[1]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[0]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[0]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.511      ;
; 0.310 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|read_rsp_pndg                                                                                                                                                                                                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|read_rsp_pndg                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|dmi_status[0]                                                                                                                                                                                                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|dmi_status[0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.511      ;
; 0.319 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.519      ;
; 0.325 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[16]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.538      ;
; 0.326 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[21]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.539      ;
; 0.326 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[0]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 0.538      ;
; 0.327 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[10]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 0.539      ;
; 0.327 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[18]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 0.539      ;
; 0.327 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[19]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 0.539      ;
; 0.330 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.530      ;
; 0.337 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[25]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[24]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[26]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[25]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.338 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[34]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[34]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[22]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[21]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[31]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[30]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[8]                                                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[10]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[6]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[5]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[18]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[18]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[25]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[25]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.339 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[3]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[37]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[6]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[8]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[17]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[16]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[27]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[26]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[28]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[27]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[29]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[28]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[5]                                                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[7]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[30]                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[32]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[3]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[2]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[8]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[7]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[12]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[11]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[2]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[13]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[13]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[13]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[14]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[17]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[17]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[22]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[22]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.340 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[19]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[18]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[20]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[19]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[3]                                                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[5]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[25]                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[27]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[25]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[31]                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[33]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[31]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[1]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[0]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[2]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[1]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[7]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[6]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[10]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[9]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[13]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[12]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[6]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.341 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[14]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[13]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[12]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
; 0.343 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.543      ;
; 0.343 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.543      ;
; 0.343 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.543      ;
; 0.344 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.544      ;
; 0.344 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.544      ;
; 0.344 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.544      ;
; 0.345 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'EXT_CLK_50MHz'                                                                       ;
+-------+----------------+----------------+---------------+---------------+--------------+------------+------------+
; Slack ; From Node      ; To Node        ; Launch Clock  ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+----------------+---------------+---------------+--------------+------------+------------+
; 0.312 ; pwrup_done     ; pwrup_done     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; pwrup_timer[0] ; pwrup_timer[0] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.519      ;
; 0.501 ; pwrup_timer[3] ; pwrup_timer[3] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.700      ;
; 0.502 ; pwrup_timer[6] ; pwrup_timer[6] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.701      ;
; 0.502 ; pwrup_timer[2] ; pwrup_timer[2] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.701      ;
; 0.503 ; pwrup_timer[5] ; pwrup_timer[5] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.702      ;
; 0.503 ; pwrup_timer[4] ; pwrup_timer[4] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.702      ;
; 0.506 ; pwrup_timer[7] ; pwrup_timer[7] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.705      ;
; 0.517 ; pwrup_timer[0] ; pwrup_timer[1] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.716      ;
; 0.625 ; pwrup_timer[0] ; int_reset_n    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.824      ;
; 0.690 ; pwrup_timer[1] ; pwrup_timer[1] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.889      ;
; 0.718 ; pwrup_timer[2] ; pwrup_timer[0] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.917      ;
; 0.719 ; pwrup_timer[2] ; int_reset_n    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.918      ;
; 0.746 ; pwrup_timer[6] ; pwrup_timer[7] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.945      ;
; 0.747 ; pwrup_timer[2] ; pwrup_timer[3] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.946      ;
; 0.748 ; pwrup_timer[4] ; pwrup_timer[5] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.947      ;
; 0.750 ; pwrup_timer[3] ; pwrup_timer[4] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.949      ;
; 0.752 ; pwrup_timer[5] ; pwrup_timer[6] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.951      ;
; 0.756 ; pwrup_timer[0] ; pwrup_timer[2] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.955      ;
; 0.757 ; pwrup_timer[3] ; pwrup_timer[5] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.956      ;
; 0.759 ; pwrup_timer[5] ; pwrup_timer[7] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.958      ;
; 0.763 ; pwrup_timer[0] ; pwrup_timer[3] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.962      ;
; 0.784 ; pwrup_timer[3] ; pwrup_timer[0] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.983      ;
; 0.785 ; pwrup_timer[3] ; int_reset_n    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.984      ;
; 0.786 ; pwrup_timer[5] ; pwrup_timer[0] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.985      ;
; 0.787 ; pwrup_timer[5] ; int_reset_n    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.986      ;
; 0.799 ; pwrup_timer[1] ; pwrup_timer[0] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.998      ;
; 0.800 ; pwrup_timer[1] ; int_reset_n    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 0.999      ;
; 0.832 ; int_reset_n    ; int_reset_n    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.031      ;
; 0.836 ; pwrup_timer[2] ; pwrup_timer[4] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.035      ;
; 0.837 ; pwrup_timer[4] ; pwrup_timer[6] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.036      ;
; 0.843 ; pwrup_timer[2] ; pwrup_timer[5] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.042      ;
; 0.844 ; pwrup_timer[4] ; pwrup_timer[7] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.043      ;
; 0.846 ; pwrup_timer[3] ; pwrup_timer[6] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.045      ;
; 0.852 ; pwrup_timer[0] ; pwrup_timer[4] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.051      ;
; 0.853 ; pwrup_timer[3] ; pwrup_timer[7] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.052      ;
; 0.859 ; pwrup_timer[0] ; pwrup_timer[5] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.058      ;
; 0.877 ; pwrup_timer[4] ; pwrup_timer[0] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.076      ;
; 0.878 ; pwrup_timer[4] ; int_reset_n    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.077      ;
; 0.885 ; pwrup_done     ; int_reset_n    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.084      ;
; 0.906 ; pwrup_timer[0] ; pll_areset     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.105      ;
; 0.906 ; pwrup_timer[0] ; pwrup_done     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.105      ;
; 0.925 ; pwrup_timer[1] ; pwrup_timer[2] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.124      ;
; 0.932 ; pwrup_timer[1] ; pwrup_timer[3] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.131      ;
; 0.932 ; pwrup_timer[2] ; pwrup_timer[6] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.131      ;
; 0.939 ; pwrup_timer[2] ; pwrup_timer[7] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.138      ;
; 0.948 ; pwrup_timer[0] ; pwrup_timer[6] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.147      ;
; 0.955 ; pwrup_timer[0] ; pwrup_timer[7] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.154      ;
; 0.958 ; pwrup_timer[6] ; pwrup_timer[0] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.157      ;
; 0.959 ; pwrup_timer[6] ; int_reset_n    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.158      ;
; 1.000 ; pwrup_timer[2] ; pll_areset     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.199      ;
; 1.000 ; pwrup_timer[2] ; pwrup_done     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.199      ;
; 1.002 ; pwrup_timer[7] ; pwrup_timer[0] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.201      ;
; 1.003 ; pwrup_timer[7] ; int_reset_n    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.202      ;
; 1.021 ; pwrup_timer[1] ; pwrup_timer[4] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.220      ;
; 1.028 ; pwrup_timer[1] ; pwrup_timer[5] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.227      ;
; 1.066 ; pwrup_timer[5] ; pll_areset     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.265      ;
; 1.066 ; pwrup_timer[3] ; pll_areset     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.265      ;
; 1.066 ; pwrup_timer[5] ; pwrup_done     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.265      ;
; 1.066 ; pwrup_timer[3] ; pwrup_done     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.265      ;
; 1.081 ; pwrup_timer[1] ; pll_areset     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.280      ;
; 1.081 ; pwrup_timer[1] ; pwrup_done     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.280      ;
; 1.117 ; pwrup_timer[1] ; pwrup_timer[6] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.316      ;
; 1.124 ; pwrup_timer[1] ; pwrup_timer[7] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.323      ;
; 1.157 ; pwrup_timer[4] ; pll_areset     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.356      ;
; 1.157 ; pwrup_timer[4] ; pwrup_done     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.356      ;
; 1.238 ; pwrup_timer[6] ; pll_areset     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.437      ;
; 1.238 ; pwrup_timer[6] ; pwrup_done     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.437      ;
; 1.288 ; pwrup_timer[7] ; pll_areset     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.487      ;
; 1.288 ; pwrup_timer[7] ; pwrup_done     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.487      ;
; 1.437 ; pwrup_timer[2] ; pwrup_timer[1] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.636      ;
; 1.503 ; pwrup_timer[5] ; pwrup_timer[4] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.702      ;
; 1.503 ; pwrup_timer[5] ; pwrup_timer[3] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.702      ;
; 1.503 ; pwrup_timer[5] ; pwrup_timer[2] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.702      ;
; 1.503 ; pwrup_timer[3] ; pwrup_timer[2] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.702      ;
; 1.503 ; pwrup_timer[5] ; pwrup_timer[1] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.702      ;
; 1.503 ; pwrup_timer[3] ; pwrup_timer[1] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.702      ;
; 1.594 ; pwrup_timer[4] ; pwrup_timer[3] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.793      ;
; 1.594 ; pwrup_timer[4] ; pwrup_timer[2] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.793      ;
; 1.594 ; pwrup_timer[4] ; pwrup_timer[1] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.793      ;
; 1.675 ; pwrup_timer[6] ; pwrup_timer[5] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.874      ;
; 1.675 ; pwrup_timer[6] ; pwrup_timer[4] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.874      ;
; 1.675 ; pwrup_timer[6] ; pwrup_timer[3] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.874      ;
; 1.675 ; pwrup_timer[6] ; pwrup_timer[2] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.874      ;
; 1.675 ; pwrup_timer[6] ; pwrup_timer[1] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.874      ;
; 1.731 ; pwrup_timer[7] ; pwrup_timer[5] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.930      ;
; 1.731 ; pwrup_timer[7] ; pwrup_timer[6] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.930      ;
; 1.731 ; pwrup_timer[7] ; pwrup_timer[4] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.930      ;
; 1.731 ; pwrup_timer[7] ; pwrup_timer[3] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.930      ;
; 1.731 ; pwrup_timer[7] ; pwrup_timer[2] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.930      ;
; 1.731 ; pwrup_timer[7] ; pwrup_timer[1] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.055      ; 1.930      ;
+-------+----------------+----------------+---------------+---------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                  ; To Node                                                                                                                                                                                             ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 6.500 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|rdata[0]                                                                 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.159      ; 3.597      ;
; 6.500 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|rdata[1]                                                                 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.159      ; 3.597      ;
; 6.500 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|rdata[2]                                                                 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.159      ; 3.597      ;
; 6.500 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|rdata[3]                                                                 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.159      ; 3.597      ;
; 6.500 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|rdata[4]                                                                 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.159      ; 3.597      ;
; 6.500 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|rdata[5]                                                                 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.159      ; 3.597      ;
; 6.500 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|rdata[6]                                                                 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.159      ; 3.597      ;
; 6.500 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|rdata[7]                                                                 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.159      ; 3.597      ;
; 6.616 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[28]                                                                  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 3.312      ;
; 6.616 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_is_branch                                                                       ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 3.311      ;
; 6.616 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_mret_instr                                                                      ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 3.311      ;
; 6.616 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_dret_instr                                                                      ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 3.311      ;
; 6.616 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_is_wfi                                                                          ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 3.311      ;
; 6.616 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold                                   ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 3.312      ;
; 6.616 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|total_lookahead[2]                           ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 3.308      ;
; 6.616 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|axi_lookahead[0]                             ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 3.312      ;
; 6.616 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|axi_lookahead[1]                             ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 3.312      ;
; 6.616 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|axi_lookahead[2]                             ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 3.312      ;
; 6.616 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[27]                                                                  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 3.311      ;
; 6.616 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|flush_count[0]                               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 3.312      ;
; 6.616 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|flush_count[3]                               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 3.312      ;
; 6.616 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|flush_count[2]                               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 3.312      ;
; 6.616 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|flush_count[1]                               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 3.312      ;
; 6.616 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|niosv_instr_buffer:buffer_inst|write_addr[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 3.311      ;
; 6.616 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|niosv_instr_buffer:buffer_inst|write_addr[1] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 3.311      ;
; 6.616 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|niosv_instr_buffer:buffer_inst|write_addr[2] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 3.311      ;
; 6.616 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|niosv_instr_buffer:buffer_inst|read_addr[0]  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 3.308      ;
; 6.616 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|niosv_instr_buffer:buffer_inst|read_addr[1]  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 3.308      ;
; 6.616 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[2]                               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 3.308      ;
; 6.616 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[6]                               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 3.305      ;
; 6.616 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[7]                               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 3.305      ;
; 6.616 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[11]                              ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 3.305      ;
; 6.616 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[16]                              ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 3.308      ;
; 6.616 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[9]                               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 3.305      ;
; 6.616 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[10]                              ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 3.305      ;
; 6.616 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[13]                              ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 3.305      ;
; 6.616 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_redirect_pc[17]                                                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 3.309      ;
; 6.616 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[30]                                                                  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 3.311      ;
; 6.616 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[1]                                                                   ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 3.313      ;
; 6.616 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|niosv_instr_buffer:buffer_inst|read_addr[2]  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 3.308      ;
; 6.616 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[0]                                                                   ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 3.312      ;
; 6.616 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[24]                              ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 3.308      ;
; 6.616 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[26]                              ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 3.308      ;
; 6.616 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[31]                              ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 3.308      ;
; 6.616 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[11]                                                 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 3.308      ;
; 6.616 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[12]                              ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 3.305      ;
; 6.616 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|dbg_vector[4]                                                                     ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 3.308      ;
; 6.616 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[4]                               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 3.305      ;
; 6.616 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[13]                                                                  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 3.311      ;
; 6.616 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[22]                                                                  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 3.311      ;
; 6.616 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|prev_branch_taken                            ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 3.308      ;
; 6.616 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[26]                                                                  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 3.311      ;
; 6.617 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|niosv_interrupt_handler:irq_inst|A1_debug_irq                  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 3.303      ;
; 6.617 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_pc[2]                                  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 3.303      ;
; 6.617 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_pc[14]                                 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 3.303      ;
; 6.617 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_pc[28]                                 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 3.303      ;
; 6.617 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:niosv_m_cpu_instruction_manager_rd_limiter|has_pending_responses                               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 3.313      ;
; 6.617 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[31]                                                                  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 3.306      ;
; 6.617 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|pc_fetch_stop[3]                             ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 3.313      ;
; 6.617 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|pc_fetch_stop[4]                             ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 3.313      ;
; 6.617 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|pc_fetch_stop[5]                             ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 3.313      ;
; 6.617 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|pc_fetch_stop[6]                             ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 3.313      ;
; 6.617 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|pc_fetch_stop[7]                             ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 3.313      ;
; 6.617 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[5]                                                  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 3.309      ;
; 6.617 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[6]                                                  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 3.309      ;
; 6.617 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|C_expn_update                                                                     ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 3.303      ;
; 6.617 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[10]                                                 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 3.309      ;
; 6.617 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[7]                                                  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 3.309      ;
; 6.617 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rdata_fifo|mem_used[1]                                                              ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 3.312      ;
; 6.617 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rdata_fifo|mem_used[0]                                                              ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 3.312      ;
; 6.617 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rsp_fifo|mem[1][70]                                                                 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 3.312      ;
; 6.617 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rsp_fifo|mem[1][71]                                                                 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 3.312      ;
; 6.617 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[15]                              ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 3.305      ;
; 6.617 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[15]                                                 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 3.310      ;
; 6.617 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[8]                                                  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 3.308      ;
; 6.617 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[17]                              ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 3.305      ;
; 6.617 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[29]                                                                  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 3.311      ;
; 6.617 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_GPO2_LEDG:gpo2_ledg|data_out[1]                                                                                                                                  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 3.312      ;
; 6.617 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpo2_ledg_s1_translator|av_readdata_pre[1]                                                    ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 3.312      ;
; 6.617 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_valid                                                                     ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 3.307      ;
; 6.617 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_gpr_wr_en                                                                      ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 3.308      ;
; 6.617 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_instr_word[0]                                                                   ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 3.304      ;
; 6.617 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_instr_word[1]                                                                   ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 3.304      ;
; 6.617 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcontrol.select                                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 3.304      ;
; 6.617 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_instr_word[6]                                                                   ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 3.304      ;
; 6.617 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[0][6]                                                           ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 3.313      ;
; 6.617 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_GPO2_LEDG:gpo2_ledg|data_out[6]                                                                                                                                  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 3.312      ;
; 6.617 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_instr_word[5]                                                                   ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 3.304      ;
; 6.617 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_instr_word[4]                                                                   ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 3.304      ;
; 6.617 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_instr_word[3]                                                                   ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 3.304      ;
; 6.617 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_instr_word[2]                                                                   ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 3.304      ;
; 6.617 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[0][18]                                                          ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 3.313      ;
; 6.617 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcause.code[18]                                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 3.308      ;
; 6.617 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[18]                              ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 3.305      ;
; 6.617 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[17]                                                 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 3.309      ;
; 6.617 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[19]                              ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 3.305      ;
; 6.617 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[18]                                                 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 3.309      ;
; 6.617 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[20]                              ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 3.305      ;
; 6.617 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[19]                                                 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 3.309      ;
; 6.617 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[21]                              ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 3.305      ;
+-------+----------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.166 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|jupdate                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.197      ; 2.026      ;
; 48.166 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.197      ; 2.026      ;
; 97.600 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 2.295      ;
; 97.600 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[1]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 2.295      ;
; 97.600 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|state                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 2.295      ;
; 97.600 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[6]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 2.295      ;
; 97.600 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[5]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 2.295      ;
; 97.600 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[4]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 2.295      ;
; 97.600 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[3]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 2.295      ;
; 97.600 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[2]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 2.295      ;
; 97.600 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 2.295      ;
; 97.606 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[0]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.290      ;
; 97.606 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[9]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.290      ;
; 97.606 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[8]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.290      ;
; 97.606 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[7]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.290      ;
; 97.606 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.290      ;
; 97.606 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.290      ;
; 97.606 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.290      ;
; 97.606 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.290      ;
; 97.755 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.141      ;
; 97.755 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.141      ;
; 97.755 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.141      ;
; 97.755 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.141      ;
; 97.755 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.141      ;
; 97.755 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.141      ;
; 97.755 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.141      ;
; 97.755 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.141      ;
; 97.755 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.141      ;
; 97.755 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.141      ;
; 97.755 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.141      ;
; 97.755 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.141      ;
; 97.755 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.141      ;
; 97.755 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.141      ;
; 98.052 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|read_req                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 1.846      ;
; 98.052 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|read                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 1.846      ;
; 98.052 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write_valid                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 1.846      ;
; 98.052 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write_stalled                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 1.846      ;
; 98.052 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 1.846      ;
; 98.052 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 1.846      ;
; 98.092 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.830      ;
; 98.092 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.830      ;
; 98.092 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.830      ;
; 98.092 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.830      ;
; 98.092 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.830      ;
; 98.092 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.830      ;
; 98.092 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.830      ;
; 98.115 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.808      ;
; 98.115 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.808      ;
; 98.247 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.675      ;
; 98.247 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.675      ;
; 98.247 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.675      ;
; 98.247 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.675      ;
; 98.247 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.675      ;
; 98.247 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.675      ;
; 98.247 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.675      ;
; 98.247 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.675      ;
; 98.247 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.675      ;
; 98.247 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.675      ;
; 98.326 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.603      ;
; 98.676 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.262      ;
; 98.676 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.262      ;
; 98.676 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.262      ;
; 98.676 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.262      ;
; 98.676 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.262      ;
; 98.676 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.262      ;
; 98.676 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.262      ;
; 98.676 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.262      ;
; 98.676 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.262      ;
; 98.676 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.262      ;
; 98.721 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.217      ;
; 98.721 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.217      ;
; 98.721 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.217      ;
; 98.721 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.217      ;
; 98.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.160      ;
; 98.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.160      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.834  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.034      ;
; 0.834  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.034      ;
; 0.918  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.118      ;
; 0.918  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.118      ;
; 0.918  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.118      ;
; 0.918  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.118      ;
; 0.967  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.166      ;
; 0.967  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.166      ;
; 0.967  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.166      ;
; 0.967  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.166      ;
; 0.967  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.166      ;
; 0.967  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.166      ;
; 0.967  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.166      ;
; 0.967  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.166      ;
; 0.967  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.166      ;
; 0.967  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.166      ;
; 1.241  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.457      ;
; 1.363  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.572      ;
; 1.363  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.572      ;
; 1.363  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.572      ;
; 1.363  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.572      ;
; 1.363  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.572      ;
; 1.363  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.572      ;
; 1.363  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.572      ;
; 1.363  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.572      ;
; 1.363  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.572      ;
; 1.363  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.572      ;
; 1.509  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.719      ;
; 1.509  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.719      ;
; 1.530  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.739      ;
; 1.530  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.739      ;
; 1.530  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.739      ;
; 1.530  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.739      ;
; 1.530  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.739      ;
; 1.530  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.739      ;
; 1.530  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.739      ;
; 1.536  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|read_req                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.719      ;
; 1.536  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|read                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.719      ;
; 1.536  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write_valid                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.719      ;
; 1.536  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write_stalled                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.719      ;
; 1.536  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.719      ;
; 1.536  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.719      ;
; 1.827  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 2.009      ;
; 1.827  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 2.009      ;
; 1.827  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 2.009      ;
; 1.827  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 2.009      ;
; 1.827  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 2.009      ;
; 1.827  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 2.009      ;
; 1.827  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 2.009      ;
; 1.827  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 2.009      ;
; 1.827  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 2.009      ;
; 1.827  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 2.009      ;
; 1.827  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 2.009      ;
; 1.827  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 2.009      ;
; 1.827  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 2.009      ;
; 1.827  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 2.009      ;
; 2.001  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[0]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 2.183      ;
; 2.001  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[9]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 2.183      ;
; 2.001  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[8]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 2.183      ;
; 2.001  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[7]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 2.183      ;
; 2.001  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 2.183      ;
; 2.001  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 2.183      ;
; 2.001  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 2.183      ;
; 2.001  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 2.183      ;
; 2.002  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 2.183      ;
; 2.002  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[1]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 2.183      ;
; 2.002  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|state                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 2.183      ;
; 2.002  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[6]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 2.183      ;
; 2.002  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[5]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 2.183      ;
; 2.002  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[4]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 2.183      ;
; 2.002  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[3]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 2.183      ;
; 2.002  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[2]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 2.183      ;
; 2.002  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 2.183      ;
; 51.371 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|jupdate                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.336      ; 1.871      ;
; 51.371 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.336      ; 1.871      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                  ; To Node                                                                                                                                                                                                                                                           ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 2.560 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[14]                                                                                                                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 3.123      ;
; 2.560 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[12]                                                                                                                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 3.123      ;
; 2.560 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[3]                                                                                                                                 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 3.123      ;
; 2.563 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_e_expn                                                                                                                                       ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.413      ; 3.120      ;
; 2.563 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_instr_trigger                                                                                                                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.413      ; 3.120      ;
; 2.563 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_d_expn_OTERM157                                                                                                                               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 3.121      ;
; 2.573 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[23]                                                                                                                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 3.119      ;
; 2.573 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 3.101      ;
; 2.573 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 3.101      ;
; 2.573 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 3.101      ;
; 2.573 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 3.101      ;
; 2.573 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 3.101      ;
; 2.573 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 3.101      ;
; 2.573 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[18]                                                                                                                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 3.119      ;
; 2.573 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[19]                                                                                                                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 3.119      ;
; 2.578 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:soc_sysid_control_slave_translator|av_readdata_pre[0]                                                                                                       ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 3.123      ;
; 2.580 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[26]                                                                                                               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 3.127      ;
; 2.580 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[29]                                                                                                               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 3.127      ;
; 2.580 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[12]                                                                                                               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 3.127      ;
; 2.586 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 3.118      ;
; 2.586 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_shift_op[1]                                                                                                                                  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 3.124      ;
; 2.586 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_signed_cmp                                                                                                                                    ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 3.116      ;
; 2.586 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_shift_op[0]                                                                                                                                  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 3.124      ;
; 2.587 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_csr_write                                                                                                                                     ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 3.119      ;
; 2.587 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|haltreq_ack                                                                                                                                            ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 3.123      ;
; 2.587 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|hart_cmd_access                                                                                                                                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 3.123      ;
; 2.587 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_d_expn_OTERM155                                                                                                                               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 3.119      ;
; 2.587 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_d_expn_OTERM151                                                                                                                               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 3.119      ;
; 2.587 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_d_expn_OTERM153                                                                                                                               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 3.119      ;
; 2.588 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[10]                                                                                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 3.130      ;
; 2.588 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[9]                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 3.130      ;
; 2.588 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[8]                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 3.130      ;
; 2.588 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[11]                                                                                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 3.130      ;
; 2.588 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[5]                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 3.130      ;
; 2.588 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[3]                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 3.130      ;
; 2.589 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|total_lookahead[1]                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 3.125      ;
; 2.589 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|total_lookahead[0]                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 3.125      ;
; 2.595 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[25]                                                                                                                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.374      ; 3.113      ;
; 2.599 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_redirect_pc[11]                                                                                                                              ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.364      ; 3.107      ;
; 2.602 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                              ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 3.101      ;
; 2.602 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                              ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 3.101      ;
; 2.602 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                              ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 3.101      ;
; 2.602 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                              ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 3.101      ;
; 2.602 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                              ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 3.101      ;
; 2.602 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                              ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 3.101      ;
; 2.603 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 3.124      ;
; 2.603 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 3.124      ;
; 2.605 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][30]                                                                                                                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 3.120      ;
; 2.605 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][14]                                                                                                                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 3.120      ;
; 2.605 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][20]                                                                                                                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.370      ; 3.119      ;
; 2.605 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][28]                                                                                                                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 3.120      ;
; 2.605 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][29]                                                                                                                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.370      ; 3.119      ;
; 2.605 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][13]                                                                                                                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 3.120      ;
; 2.605 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][21]                                                                                                                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.370      ; 3.119      ;
; 2.605 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][11]                                                                                                                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.370      ; 3.119      ;
; 2.605 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][12]                                                                                                                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.370      ; 3.119      ;
; 2.605 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][0]                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 3.120      ;
; 2.606 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                      ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.361      ; 3.111      ;
; 2.606 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|delayed_unxsync_rxdxx1                                                                                                           ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.361      ; 3.111      ;
; 2.606 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|do_start_rx                                                                                                                      ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.361      ; 3.111      ;
; 2.606 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|baud_rate_counter[0]                                                                                                             ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.361      ; 3.111      ;
; 2.606 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|baud_rate_counter[1]                                                                                                             ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.361      ; 3.111      ;
; 2.606 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|baud_rate_counter[2]                                                                                                             ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.361      ; 3.111      ;
; 2.606 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|baud_rate_counter[3]                                                                                                             ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.361      ; 3.111      ;
; 2.606 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|baud_rate_counter[4]                                                                                                             ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.361      ; 3.111      ;
; 2.606 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|baud_rate_counter[5]                                                                                                             ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.361      ; 3.111      ;
; 2.606 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|baud_rate_counter[6]                                                                                                             ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.361      ; 3.111      ;
; 2.606 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|baud_rate_counter[7]                                                                                                             ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.361      ; 3.111      ;
; 2.606 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|baud_rate_counter[8]                                                                                                             ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.361      ; 3.111      ;
; 2.606 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|baud_rate_counter[9]                                                                                                             ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.361      ; 3.111      ;
; 2.606 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|baud_clk_en                                                                                                                      ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.361      ; 3.111      ;
; 2.606 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[1][26]                                                                                                               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.368      ; 3.118      ;
; 2.606 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[1][10]                                                                                                               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.368      ; 3.118      ;
; 2.606 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[1][23]                                                                                                               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.368      ; 3.118      ;
; 2.606 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[1][15]                                                                                                               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.368      ; 3.118      ;
; 2.606 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[1][19]                                                                                                               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.368      ; 3.118      ;
; 2.606 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[1][7]                                                                                                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.368      ; 3.118      ;
; 2.606 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[1][2]                                                                                                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.368      ; 3.118      ;
; 2.607 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][25]                                                                                                                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 3.124      ;
; 2.607 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][24]                                                                                                                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 3.124      ;
; 2.607 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][16]                                                                                                                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 3.124      ;
; 2.607 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][17]                                                                                                                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 3.124      ;
; 2.607 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][8]                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 3.124      ;
; 2.607 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][4]                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 3.124      ;
; 2.608 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 3.104      ;
; 2.608 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 3.104      ;
; 2.608 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2]                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 3.104      ;
; 2.608 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3]                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 3.104      ;
; 2.608 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4]                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 3.104      ;
; 2.608 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 3.104      ;
; 2.608 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[1][22]                                                                                                               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.370      ; 3.122      ;
; 2.608 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[1][6]                                                                                                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.370      ; 3.122      ;
; 2.608 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[1][5]                                                                                                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.370      ; 3.122      ;
; 2.608 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[1][3]                                                                                                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.370      ; 3.122      ;
; 2.610 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[30]     ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.366      ; 3.120      ;
; 2.610 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[31]     ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.366      ; 3.120      ;
; 2.610 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                       ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.366      ; 3.120      ;
; 2.610 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                       ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.366      ; 3.120      ;
; 2.610 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][6]                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 3.131      ;
; 2.610 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][31]                                                                                                                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 3.131      ;
+-------+----------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 87
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.943
Worst Case Available Settling Time: 14.952 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                     ;
+---------------------------------------------------------------+--------+---------------+
; Clock                                                         ; Slack  ; End Point TNS ;
+---------------------------------------------------------------+--------+---------------+
; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.490  ; 0.000         ;
; EXT_CLK_50MHz                                                 ; 18.748 ; 0.000         ;
; altera_reserved_tck                                           ; 48.257 ; 0.000         ;
+---------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                     ;
+---------------------------------------------------------------+-------+---------------+
; Clock                                                         ; Slack ; End Point TNS ;
+---------------------------------------------------------------+-------+---------------+
; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.163 ; 0.000         ;
; altera_reserved_tck                                           ; 0.179 ; 0.000         ;
; EXT_CLK_50MHz                                                 ; 0.187 ; 0.000         ;
+---------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                  ;
+---------------------------------------------------------------+--------+---------------+
; Clock                                                         ; Slack  ; End Point TNS ;
+---------------------------------------------------------------+--------+---------------+
; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.640  ; 0.000         ;
; altera_reserved_tck                                           ; 49.053 ; 0.000         ;
+---------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                  ;
+---------------------------------------------------------------+-------+---------------+
; Clock                                                         ; Slack ; End Point TNS ;
+---------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                           ; 0.507 ; 0.000         ;
; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.656 ; 0.000         ;
+---------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                       ;
+---------------------------------------------------------------+--------+---------------+
; Clock                                                         ; Slack  ; End Point TNS ;
+---------------------------------------------------------------+--------+---------------+
; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.748  ; 0.000         ;
; EXT_CLK_50MHz                                                 ; 9.274  ; 0.000         ;
; altera_reserved_tck                                           ; 49.309 ; 0.000         ;
+---------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                                                ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 4.490 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.135      ; 5.654      ;
; 4.494 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem_used[0]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.127      ; 5.642      ;
; 4.502 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.137      ; 5.644      ;
; 4.506 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem_used[0]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.129      ; 5.632      ;
; 4.530 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.135      ; 5.614      ;
; 4.542 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.137      ; 5.604      ;
; 4.571 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a35~porta_datain_reg0 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.137      ; 5.575      ;
; 4.575 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem_used[0]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a35~porta_datain_reg0 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.129      ; 5.563      ;
; 4.597 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rsp_fifo|mem[0][108]                                                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.135      ; 5.547      ;
; 4.599 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi0_butn_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.132      ; 5.542      ;
; 4.609 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rsp_fifo|mem[0][108]                                                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.137      ; 5.537      ;
; 4.611 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi0_butn_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.134      ; 5.532      ;
; 4.611 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a35~porta_datain_reg0 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.137      ; 5.535      ;
; 4.629 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem_used[0]                                                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.126      ; 5.506      ;
; 4.632 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|hart_readdatavalid                                                                                                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.139      ; 5.516      ;
; 4.641 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem_used[0]                                                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.128      ; 5.496      ;
; 4.644 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|hart_readdatavalid                                                                                                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.141      ; 5.506      ;
; 4.654 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi0_butn_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.132      ; 5.487      ;
; 4.658 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_dbg_avalon_jtag_slave_translator|read_latency_shift_reg[0]                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.135      ; 5.486      ;
; 4.658 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.132      ; 5.483      ;
; 4.666 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi0_butn_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.134      ; 5.477      ;
; 4.670 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_dbg_avalon_jtag_slave_translator|read_latency_shift_reg[0]                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.137      ; 5.476      ;
; 4.670 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.134      ; 5.473      ;
; 4.678 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rsp_fifo|mem[0][108]                                                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a35~porta_datain_reg0 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.137      ; 5.468      ;
; 4.680 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi0_butn_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a35~porta_datain_reg0 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.134      ; 5.463      ;
; 4.686 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~porta_datain_reg0 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.140      ; 5.463      ;
; 4.690 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem_used[0]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~porta_datain_reg0 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.132      ; 5.451      ;
; 4.707 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpo2_ledg_s1_translator|read_latency_shift_reg[0]                                                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.132      ; 5.434      ;
; 4.710 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem_used[0]                                                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a35~porta_datain_reg0 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.128      ; 5.427      ;
; 4.713 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|hart_readdatavalid                                                                                                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a35~porta_datain_reg0 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.141      ; 5.437      ;
; 4.719 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpo2_ledg_s1_translator|read_latency_shift_reg[0]                                                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.134      ; 5.424      ;
; 4.725 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo|mem_used[0]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.126      ; 5.410      ;
; 4.726 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~porta_datain_reg0 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.140      ; 5.423      ;
; 4.732 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo|mem[0][108]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.126      ; 5.403      ;
; 4.735 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi0_butn_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a35~porta_datain_reg0 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.134      ; 5.408      ;
; 4.737 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo|mem_used[0]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.128      ; 5.400      ;
; 4.739 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_dbg_avalon_jtag_slave_translator|read_latency_shift_reg[0]                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a35~porta_datain_reg0 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.137      ; 5.407      ;
; 4.739 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a35~porta_datain_reg0 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.134      ; 5.404      ;
; 4.744 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpi0_butn_s1_translator|read_latency_shift_reg[0]                                                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.132      ; 5.397      ;
; 4.744 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo|mem[0][108]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.128      ; 5.393      ;
; 4.747 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi0_butn_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.132      ; 5.394      ;
; 4.753 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rsp_fifo|mem[0][71]                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.135      ; 5.391      ;
; 4.756 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpi0_butn_s1_translator|read_latency_shift_reg[0]                                                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.134      ; 5.387      ;
; 4.759 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi0_butn_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.134      ; 5.384      ;
; 4.764 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[17]                                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.145      ; 5.368      ;
; 4.765 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rsp_fifo|mem[0][71]                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.137      ; 5.381      ;
; 4.767 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_serial_com_s1_agent_rsp_fifo|mem_used[0]                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.132      ; 5.374      ;
; 4.768 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem_used[0]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[17]                                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.137      ; 5.356      ;
; 4.776 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rsp_fifo|mem[0][70]                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.135      ; 5.368      ;
; 4.776 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_serial_com_s1_agent_rsp_fifo|mem[0][108]                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.132      ; 5.365      ;
; 4.779 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_serial_com_s1_agent_rsp_fifo|mem_used[0]                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.134      ; 5.364      ;
; 4.788 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rsp_fifo|mem[0][70]                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.137      ; 5.358      ;
; 4.788 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpo2_ledg_s1_translator|read_latency_shift_reg[0]                                                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a35~porta_datain_reg0 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.134      ; 5.355      ;
; 4.788 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_serial_com_s1_agent_rsp_fifo|mem[0][108]                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.134      ; 5.355      ;
; 4.793 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rsp_fifo|mem[0][108]                                                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~porta_datain_reg0 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.140      ; 5.356      ;
; 4.795 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi0_butn_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~porta_datain_reg0 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.137      ; 5.351      ;
; 4.804 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[17]                                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.145      ; 5.328      ;
; 4.806 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo|mem_used[0]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a35~porta_datain_reg0 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.128      ; 5.331      ;
; 4.813 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo|mem[0][108]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a35~porta_datain_reg0 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.128      ; 5.324      ;
; 4.818 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[15]                                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.139      ; 5.308      ;
; 4.818 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpi1_dipsw_s1_translator|read_latency_shift_reg[0]                                                                                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.131      ; 5.322      ;
; 4.818 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi0_butn_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.132      ; 5.323      ;
; 4.822 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem_used[0]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[15]                                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.131      ; 5.296      ;
; 4.825 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpi0_butn_s1_translator|read_latency_shift_reg[0]                                                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a35~porta_datain_reg0 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.134      ; 5.318      ;
; 4.825 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem_used[0]                                                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~porta_datain_reg0 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.131      ; 5.315      ;
; 4.828 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi0_butn_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a35~porta_datain_reg0 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.134      ; 5.315      ;
; 4.828 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|hart_readdatavalid                                                                                                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~porta_datain_reg0 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.144      ; 5.325      ;
; 4.830 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpi1_dipsw_s1_translator|read_latency_shift_reg[0]                                                                                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.133      ; 5.312      ;
; 4.830 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi0_butn_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.134      ; 5.313      ;
; 4.834 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rsp_fifo|mem[0][71]                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a35~porta_datain_reg0 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.137      ; 5.312      ;
; 4.848 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_serial_com_s1_agent_rsp_fifo|mem_used[0]                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a35~porta_datain_reg0 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.134      ; 5.295      ;
; 4.850 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi0_butn_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~porta_datain_reg0 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.137      ; 5.296      ;
; 4.853 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rsp_fifo|mem_used[0]                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.143      ; 5.299      ;
; 4.854 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_dbg_avalon_jtag_slave_translator|read_latency_shift_reg[0]                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~porta_datain_reg0 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.140      ; 5.295      ;
; 4.854 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a33~porta_datain_reg0 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.137      ; 5.292      ;
; 4.855 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi0_butn_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.132      ; 5.286      ;
; 4.857 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rsp_fifo|mem[0][70]                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a35~porta_datain_reg0 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.137      ; 5.289      ;
; 4.857 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_serial_com_s1_agent_rsp_fifo|mem[0][108]                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a35~porta_datain_reg0 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.134      ; 5.286      ;
; 4.858 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[15]                                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.139      ; 5.268      ;
; 4.859 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_serial_com_s1_agent_rdata_fifo|mem_used[0]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.132      ; 5.282      ;
; 4.865 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rsp_fifo|mem_used[0]                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.145      ; 5.289      ;
; 4.866 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.140      ; 5.283      ;
; 4.867 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi0_butn_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.134      ; 5.276      ;
; 4.871 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s2[15]                                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 5.064      ;
; 4.871 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rsp_fifo|mem[0][108]                                                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[17]                                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.145      ; 5.261      ;
; 4.871 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_serial_com_s1_agent_rdata_fifo|mem_used[0]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.134      ; 5.272      ;
; 4.872 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.144      ; 5.281      ;
; 4.873 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_d_expn_type[0]                                                                                                                                     ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.226     ; 4.888      ;
; 4.873 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi0_butn_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[17]                                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.142      ; 5.256      ;
; 4.875 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem_used[0]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s2[15]                                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 5.052      ;
; 4.876 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~portb_address_reg0 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_d_expn_type[3]                                                                                                                                     ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.226     ; 4.885      ;
; 4.876 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi1_dipsw_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.131      ; 5.264      ;
; 4.876 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem_used[0]                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.135      ; 5.268      ;
; 4.878 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.142      ; 5.273      ;
; 4.884 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.146      ; 5.271      ;
; 4.888 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi1_dipsw_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.133      ; 5.254      ;
; 4.888 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem_used[0]                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.137      ; 5.258      ;
; 4.894 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi1_dipsw_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_datain_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.131      ; 5.246      ;
; 4.899 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpi1_dipsw_s1_translator|read_latency_shift_reg[0]                                                                                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a35~porta_datain_reg0 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.133      ; 5.243      ;
; 4.899 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi0_butn_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a35~porta_datain_reg0 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.134      ; 5.244      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'EXT_CLK_50MHz'                                                                       ;
+--------+----------------+----------------+---------------+---------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node        ; Launch Clock  ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+----------------+---------------+---------------+--------------+------------+------------+
; 18.748 ; pwrup_timer[6] ; pwrup_timer[5] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 1.203      ;
; 18.748 ; pwrup_timer[6] ; pwrup_timer[7] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 1.203      ;
; 18.748 ; pwrup_timer[6] ; pwrup_timer[6] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 1.203      ;
; 18.748 ; pwrup_timer[6] ; pwrup_timer[4] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 1.203      ;
; 18.748 ; pwrup_timer[6] ; pwrup_timer[3] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 1.203      ;
; 18.748 ; pwrup_timer[6] ; pwrup_timer[2] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 1.203      ;
; 18.748 ; pwrup_timer[6] ; pwrup_timer[1] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 1.203      ;
; 18.769 ; pwrup_timer[7] ; pwrup_timer[5] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 1.182      ;
; 18.769 ; pwrup_timer[7] ; pwrup_timer[7] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 1.182      ;
; 18.769 ; pwrup_timer[7] ; pwrup_timer[6] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 1.182      ;
; 18.769 ; pwrup_timer[7] ; pwrup_timer[4] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 1.182      ;
; 18.769 ; pwrup_timer[7] ; pwrup_timer[3] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 1.182      ;
; 18.769 ; pwrup_timer[7] ; pwrup_timer[2] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 1.182      ;
; 18.769 ; pwrup_timer[7] ; pwrup_timer[1] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 1.182      ;
; 18.796 ; pwrup_timer[4] ; pwrup_timer[5] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 1.155      ;
; 18.796 ; pwrup_timer[4] ; pwrup_timer[7] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 1.155      ;
; 18.796 ; pwrup_timer[4] ; pwrup_timer[6] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 1.155      ;
; 18.796 ; pwrup_timer[4] ; pwrup_timer[4] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 1.155      ;
; 18.796 ; pwrup_timer[4] ; pwrup_timer[3] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 1.155      ;
; 18.796 ; pwrup_timer[4] ; pwrup_timer[2] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 1.155      ;
; 18.796 ; pwrup_timer[4] ; pwrup_timer[1] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 1.155      ;
; 18.868 ; pwrup_timer[1] ; pwrup_timer[5] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 1.083      ;
; 18.868 ; pwrup_timer[1] ; pwrup_timer[7] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 1.083      ;
; 18.868 ; pwrup_timer[1] ; pwrup_timer[6] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 1.083      ;
; 18.868 ; pwrup_timer[1] ; pwrup_timer[4] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 1.083      ;
; 18.868 ; pwrup_timer[1] ; pwrup_timer[3] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 1.083      ;
; 18.868 ; pwrup_timer[1] ; pwrup_timer[2] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 1.083      ;
; 18.868 ; pwrup_timer[1] ; pwrup_timer[1] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 1.083      ;
; 18.869 ; pwrup_timer[5] ; pwrup_timer[5] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 1.082      ;
; 18.869 ; pwrup_timer[5] ; pwrup_timer[7] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 1.082      ;
; 18.869 ; pwrup_timer[5] ; pwrup_timer[6] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 1.082      ;
; 18.869 ; pwrup_timer[5] ; pwrup_timer[4] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 1.082      ;
; 18.869 ; pwrup_timer[5] ; pwrup_timer[3] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 1.082      ;
; 18.869 ; pwrup_timer[5] ; pwrup_timer[2] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 1.082      ;
; 18.869 ; pwrup_timer[5] ; pwrup_timer[1] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 1.082      ;
; 18.870 ; pwrup_timer[3] ; pwrup_timer[5] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 1.081      ;
; 18.870 ; pwrup_timer[3] ; pwrup_timer[7] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 1.081      ;
; 18.870 ; pwrup_timer[3] ; pwrup_timer[6] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 1.081      ;
; 18.870 ; pwrup_timer[3] ; pwrup_timer[4] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 1.081      ;
; 18.870 ; pwrup_timer[3] ; pwrup_timer[3] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 1.081      ;
; 18.870 ; pwrup_timer[3] ; pwrup_timer[2] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 1.081      ;
; 18.870 ; pwrup_timer[3] ; pwrup_timer[1] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 1.081      ;
; 18.936 ; pwrup_timer[2] ; pwrup_timer[5] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 1.015      ;
; 18.936 ; pwrup_timer[2] ; pwrup_timer[7] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 1.015      ;
; 18.936 ; pwrup_timer[2] ; pwrup_timer[6] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 1.015      ;
; 18.936 ; pwrup_timer[2] ; pwrup_timer[4] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 1.015      ;
; 18.936 ; pwrup_timer[2] ; pwrup_timer[3] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 1.015      ;
; 18.936 ; pwrup_timer[2] ; pwrup_timer[2] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 1.015      ;
; 18.936 ; pwrup_timer[2] ; pwrup_timer[1] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 1.015      ;
; 18.943 ; pwrup_timer[6] ; pwrup_done     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 1.008      ;
; 18.944 ; pwrup_timer[6] ; pll_areset     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 1.007      ;
; 18.974 ; pwrup_timer[7] ; pwrup_done     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 0.977      ;
; 18.975 ; pwrup_timer[7] ; pll_areset     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 0.976      ;
; 18.991 ; pwrup_timer[4] ; pwrup_done     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 0.960      ;
; 18.992 ; pwrup_timer[4] ; pll_areset     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 0.959      ;
; 19.012 ; pwrup_timer[0] ; pwrup_timer[5] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 0.939      ;
; 19.012 ; pwrup_timer[0] ; pwrup_timer[7] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 0.939      ;
; 19.012 ; pwrup_timer[0] ; pwrup_timer[6] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 0.939      ;
; 19.012 ; pwrup_timer[0] ; pwrup_timer[4] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 0.939      ;
; 19.012 ; pwrup_timer[0] ; pwrup_timer[3] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 0.939      ;
; 19.012 ; pwrup_timer[0] ; pwrup_timer[2] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 0.939      ;
; 19.012 ; pwrup_timer[0] ; pwrup_timer[1] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 0.939      ;
; 19.063 ; pwrup_timer[1] ; pwrup_done     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 0.888      ;
; 19.064 ; pwrup_timer[5] ; pwrup_done     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 0.887      ;
; 19.064 ; pwrup_timer[1] ; pll_areset     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 0.887      ;
; 19.065 ; pwrup_timer[5] ; pll_areset     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 0.886      ;
; 19.065 ; pwrup_timer[3] ; pwrup_done     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 0.886      ;
; 19.066 ; pwrup_timer[3] ; pll_areset     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 0.885      ;
; 19.128 ; pwrup_timer[6] ; int_reset_n    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 0.823      ;
; 19.128 ; pwrup_timer[6] ; pwrup_timer[0] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 0.823      ;
; 19.131 ; pwrup_timer[2] ; pwrup_done     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 0.820      ;
; 19.132 ; pwrup_timer[2] ; pll_areset     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 0.819      ;
; 19.151 ; pwrup_timer[7] ; int_reset_n    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 0.800      ;
; 19.151 ; pwrup_timer[7] ; pwrup_timer[0] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 0.800      ;
; 19.176 ; pwrup_timer[4] ; int_reset_n    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 0.775      ;
; 19.176 ; pwrup_timer[4] ; pwrup_timer[0] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 0.775      ;
; 19.177 ; pwrup_done     ; int_reset_n    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 0.774      ;
; 19.207 ; pwrup_timer[0] ; pwrup_done     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 0.744      ;
; 19.208 ; pwrup_timer[0] ; pll_areset     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 0.743      ;
; 19.247 ; pwrup_timer[1] ; int_reset_n    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 0.704      ;
; 19.247 ; pwrup_timer[1] ; pwrup_timer[0] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 0.704      ;
; 19.249 ; pwrup_timer[5] ; int_reset_n    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 0.702      ;
; 19.249 ; pwrup_timer[5] ; pwrup_timer[0] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 0.702      ;
; 19.249 ; pwrup_timer[3] ; int_reset_n    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 0.702      ;
; 19.249 ; pwrup_timer[3] ; pwrup_timer[0] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 0.702      ;
; 19.252 ; int_reset_n    ; int_reset_n    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 0.699      ;
; 19.315 ; pwrup_timer[2] ; int_reset_n    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 0.636      ;
; 19.315 ; pwrup_timer[2] ; pwrup_timer[0] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 0.636      ;
; 19.391 ; pwrup_timer[0] ; int_reset_n    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 0.560      ;
; 19.391 ; pwrup_timer[0] ; pwrup_timer[0] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 0.560      ;
; 19.601 ; pwrup_done     ; pwrup_done     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 20.000       ; -0.036     ; 0.350      ;
+--------+----------------+----------------+---------------+---------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.257 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[0]                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 1.966      ;
; 48.283 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 2.148      ;
; 48.313 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 2.118      ;
; 48.385 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.429      ; 2.031      ;
; 48.414 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 2.017      ;
; 48.470 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 1.961      ;
; 48.478 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 1.953      ;
; 48.500 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.429      ; 1.916      ;
; 48.554 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.429      ; 1.862      ;
; 48.632 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[0]                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 1.801      ;
; 48.771 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.429      ; 1.645      ;
; 48.812 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.453      ; 1.628      ;
; 48.828 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 1.602      ;
; 48.850 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.429      ; 1.566      ;
; 48.969 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|jupdate                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.407      ; 1.425      ;
; 48.978 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 1.452      ;
; 48.978 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 1.452      ;
; 48.997 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|jupdate                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.421      ; 1.411      ;
; 49.019 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|jupdate                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.407      ; 1.375      ;
; 49.027 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 1.403      ;
; 49.099 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 1.332      ;
; 49.158 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|jupdate                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.421      ; 1.250      ;
; 49.259 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.429      ; 1.157      ;
; 49.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.453      ; 1.100      ;
; 49.775 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 0.654      ;
; 96.224 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.723      ;
; 96.224 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.723      ;
; 96.224 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[31]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.723      ;
; 96.224 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[23]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.723      ;
; 96.224 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[27]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.723      ;
; 96.224 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[19]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.723      ;
; 96.224 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[18]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.723      ;
; 96.224 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[15]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.723      ;
; 96.224 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[9]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.723      ;
; 96.224 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[12]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.723      ;
; 96.224 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.723      ;
; 96.224 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[11]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.723      ;
; 96.224 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[7]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.723      ;
; 96.224 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[8]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.723      ;
; 96.281 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[11]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.659      ;
; 96.281 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[12]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.659      ;
; 96.281 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[15]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.659      ;
; 96.281 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[18]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.659      ;
; 96.281 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[19]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.659      ;
; 96.281 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[23]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.659      ;
; 96.281 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.659      ;
; 96.281 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.659      ;
; 96.281 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[31]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.659      ;
; 96.281 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[27]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.659      ;
; 96.281 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[9]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.659      ;
; 96.281 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.659      ;
; 96.281 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[7]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.659      ;
; 96.281 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[8]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.659      ;
; 96.413 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[11]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.528      ;
; 96.413 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[12]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.528      ;
; 96.413 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[15]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.528      ;
; 96.413 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[18]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.528      ;
; 96.413 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[19]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.528      ;
; 96.413 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[23]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.528      ;
; 96.413 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.528      ;
; 96.413 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.528      ;
; 96.413 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[31]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.528      ;
; 96.413 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[27]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.528      ;
; 96.413 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[9]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.528      ;
; 96.413 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.528      ;
; 96.413 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[7]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.528      ;
; 96.413 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[8]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.528      ;
; 96.443 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[11]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.498      ;
; 96.443 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[12]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.498      ;
; 96.443 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[15]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.498      ;
; 96.443 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[18]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.498      ;
; 96.443 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[19]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.498      ;
; 96.443 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[23]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.498      ;
; 96.443 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.498      ;
; 96.443 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.498      ;
; 96.443 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[31]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.498      ;
; 96.443 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[27]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.498      ;
; 96.443 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[9]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.498      ;
; 96.443 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.498      ;
; 96.443 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[7]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.498      ;
; 96.443 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[8]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.498      ;
; 96.544 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[11]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.397      ;
; 96.544 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[12]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.397      ;
; 96.544 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[15]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.397      ;
; 96.544 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[18]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.397      ;
; 96.544 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[19]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.397      ;
; 96.544 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[23]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.397      ;
; 96.544 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.397      ;
; 96.544 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.397      ;
; 96.544 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[31]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.397      ;
; 96.544 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[27]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.397      ;
; 96.544 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[9]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.397      ;
; 96.544 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.397      ;
; 96.544 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[7]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.397      ;
; 96.544 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[8]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.397      ;
; 96.555 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.392      ;
; 96.555 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.392      ;
; 96.555 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[31]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.392      ;
; 96.555 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[23]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.392      ;
; 96.555 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_data[27]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 3.392      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                 ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 0.163 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.484      ;
; 0.166 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.487      ;
; 0.168 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_rd[3]                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_b|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a35~porta_address_reg0 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.498      ;
; 0.174 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.495      ;
; 0.178 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3] ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.499      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|total_lookahead[1]                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|total_lookahead[1]                                                                                               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[17]                                                                                                       ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[17]                                                                                                                                          ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[10]                                                                                                       ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[10]                                                                                                                                          ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[18]                                                                                                       ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[18]                                                                                                                                          ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[25]                                                                                                       ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[25]                                                                                                                                          ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[26]                                                                                                       ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[26]                                                                                                                                          ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[14]                                                                                                       ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[14]                                                                                                                                          ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[29]                                                                                                       ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[29]                                                                                                                                          ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[8]                                                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[8]                                                                                                                                           ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[27]                                                                                                       ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[27]                                                                                                                                          ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[23]                                                                                                       ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[23]                                                                                                                                          ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[6]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[6]                                                                                                                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][4]                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][4]                                                                                                                               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][0]                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][0]                                                                                                                               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][12]                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][12]                                                                                                                              ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][11]                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][11]                                                                                                                              ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][21]                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][21]                                                                                                                              ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][13]                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][13]                                                                                                                              ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][29]                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][29]                                                                                                                              ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][28]                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][28]                                                                                                                              ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][20]                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][20]                                                                                                                              ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][8]                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][8]                                                                                                                               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][14]                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][14]                                                                                                                              ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][30]                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][30]                                                                                                                              ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][17]                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][17]                                                                                                                              ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][16]                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][16]                                                                                                                              ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][24]                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][24]                                                                                                                              ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][25]                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][25]                                                                                                                              ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[12]                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[12]                                                                                                                     ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[16]                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[16]                                                                                                                     ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[26]                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[26]                                                                                                                     ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[29]                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[29]                                                                                                                     ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[17]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[17]                                                                                                                      ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[0]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[0]                                                                                                                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[1]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[1]                                                                                                                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[8]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[8]                                                                                                                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[4]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[4]                                                                                                                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[3]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[3]                                                                                                                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[11]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[11]                                                                                                                       ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.meie                                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.meie                                                                                                                           ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[15]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mie.mpie[15]                                                                                                                       ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[11]                                                                                                       ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[11]                                                                                                                                          ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[6]                                                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[6]                                                                                                                                           ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[5]                                                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[5]                                                                                                                                           ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[24]                                                                                                       ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[24]                                                                                                                                          ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[22]                                                                                                       ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[22]                                                                                                                                          ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[20]                                                                                                       ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[20]                                                                                                                                          ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[31]                                                                                                       ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[31]                                                                                                                                          ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[13]                                                                                                       ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[13]                                                                                                                                          ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[12]                                                                                                       ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[12]                                                                                                                                          ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[28]                                                                                                       ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[28]                                                                                                                                          ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[19]                                                                                                       ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[19]                                                                                                                                          ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[15]                                                                                                       ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[15]                                                                                                                                          ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[30]                                                                                                       ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[30]                                                                                                                                          ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[21]                                                                                                       ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[21]                                                                                                                                          ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[9]                                                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[9]                                                                                                                                           ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[7]                                                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_exe_s1[7]                                                                                                                                           ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][2]                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][2]                                                                                                                               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][7]                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][7]                                                                                                                               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][19]                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][19]                                                                                                                              ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][27]                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][27]                                                                                                                              ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][23]                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][23]                                                                                                                              ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][10]                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][10]                                                                                                                              ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][31]                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][31]                                                                                                                              ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][18]                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][18]                                                                                                                              ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][6]                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][6]                                                                                                                               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.184 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_rd[3]                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ecc_ram:ecc_regfile.reg_file_a|altsyncram:data_ram|altsyncram_pkj1:auto_generated|ram_block1a0~porta_address_reg0  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.511      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|total_lookahead[0]                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|total_lookahead[0]                                                                                               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][21]                                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][21]                                                                                                                           ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][24]                                                                                        ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo|mem[2][24]                                                                                                                           ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|dm_state.RESUMING                                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|dm_state.RESUMING                                                                                                                                            ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|dm_state.EXE_PNDG                                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|dm_state.EXE_PNDG                                                                                                                                            ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|dm_state.CMD_EXE                                                                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|dm_state.CMD_EXE                                                                                                                                             ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[17]           ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[30]           ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[31]           ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[1]            ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|csr_read                                                                                                                  ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|csr_read_reg                                                                                                                                                 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[0]            ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                              ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi1_dipsw_s1_agent_rsp_fifo|mem_used[0]                                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi1_dipsw_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                   ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi1_dipsw_s1_agent_rdata_fifo|mem_used[0]                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi1_dipsw_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi1_dipsw_s1_agent_rdata_fifo|mem_used[1]                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi1_dipsw_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi1_dipsw_s1_agent_rsp_fifo|mem_used[1]                                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpi1_dipsw_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                   ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|niosv_mem_op_state:read_cmd|state[0]                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|niosv_mem_op_state:read_cmd|state[0]                                                                                             ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mstatus.mpie                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mstatus.mpie                                                                                                                       ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|tcontrol.mpte                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|tcontrol.mpte                                                                                                                      ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcontrol.execute                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcontrol.execute                                                                                                                   ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[4]                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[4]                                                                                                                      ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[3]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dscratch1[3]                                                                                                                       ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[2]                                                                                     ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[2]                                                                                                                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[15]                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[15]                                                                                                                       ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dcsr.step                                                                                       ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dcsr.step                                                                                                                          ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dcsr.ebreakm                                                                                    ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dcsr.ebreakm                                                                                                                       ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|niosv_mem_op_state:read_cmd|state[1]                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_lsu:lsu_inst|niosv_mem_op_state:read_cmd|state[1]                                                                                             ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[1]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[1]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[0]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[0]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[16]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[0]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|read_rsp_pndg                                                                                                                                                                                                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|read_rsp_pndg                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[10]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.315      ;
; 0.187 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[21]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.315      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[19]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|dmi_status[0]                                                                                                                                                                                                                               ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|dmi_status[0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.189 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[18]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.316      ;
; 0.193 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[3]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[37]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[25]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[24]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[26]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[25]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[8]                                                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[10]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[6]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|cmd_address[8]                                                                                                                                                                                                                              ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[34]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[34]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[17]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[16]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[22]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[21]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[28]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[27]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[29]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[28]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[31]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[30]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[5]                                                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[7]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[25]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[30]                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[32]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[31]                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[33]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[31]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[3]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[2]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[6]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[5]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[8]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[7]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[12]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[11]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[13]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[13]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[13]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[14]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[18]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[18]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[25]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[25]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[27]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[26]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[25]                                                                                         ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[27]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[1]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[0]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[10]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[9]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[13]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[12]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[2]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[17]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[17]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[22]                                                                                                                                                                                                                             ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[22]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[6]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.196 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[19]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[18]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[3]                                                                                          ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[5]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[2]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[1]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[7]                                                                                                                                                                                                                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[6]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[14]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[13]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.197 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[20]                                                                                                                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[19]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                   ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                           ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data1[12]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'EXT_CLK_50MHz'                                                                       ;
+-------+----------------+----------------+---------------+---------------+--------------+------------+------------+
; Slack ; From Node      ; To Node        ; Launch Clock  ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+----------------+---------------+---------------+--------------+------------+------------+
; 0.187 ; pwrup_done     ; pwrup_done     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; pwrup_timer[0] ; pwrup_timer[0] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.314      ;
; 0.299 ; pwrup_timer[5] ; pwrup_timer[5] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; pwrup_timer[6] ; pwrup_timer[6] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; pwrup_timer[2] ; pwrup_timer[2] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; pwrup_timer[4] ; pwrup_timer[4] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; pwrup_timer[3] ; pwrup_timer[3] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; pwrup_timer[7] ; pwrup_timer[7] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.421      ;
; 0.308 ; pwrup_timer[0] ; pwrup_timer[1] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.428      ;
; 0.358 ; pwrup_timer[0] ; int_reset_n    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.478      ;
; 0.396 ; pwrup_timer[1] ; pwrup_timer[1] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.516      ;
; 0.419 ; pwrup_timer[2] ; int_reset_n    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.539      ;
; 0.419 ; pwrup_timer[2] ; pwrup_timer[0] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.539      ;
; 0.448 ; pwrup_timer[2] ; pwrup_timer[3] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; pwrup_timer[6] ; pwrup_timer[7] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.568      ;
; 0.449 ; pwrup_timer[4] ; pwrup_timer[5] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.569      ;
; 0.457 ; pwrup_timer[5] ; pwrup_timer[6] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.577      ;
; 0.458 ; pwrup_timer[3] ; pwrup_timer[4] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.578      ;
; 0.460 ; pwrup_timer[5] ; pwrup_timer[7] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.580      ;
; 0.461 ; pwrup_timer[0] ; pwrup_timer[2] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.581      ;
; 0.461 ; pwrup_timer[3] ; pwrup_timer[5] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.581      ;
; 0.462 ; pwrup_timer[3] ; int_reset_n    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.582      ;
; 0.462 ; pwrup_timer[3] ; pwrup_timer[0] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.582      ;
; 0.464 ; pwrup_timer[5] ; pwrup_timer[0] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; pwrup_timer[5] ; int_reset_n    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; pwrup_timer[0] ; pwrup_timer[3] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.584      ;
; 0.470 ; pwrup_timer[1] ; int_reset_n    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.590      ;
; 0.470 ; pwrup_timer[1] ; pwrup_timer[0] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.590      ;
; 0.473 ; int_reset_n    ; int_reset_n    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.593      ;
; 0.511 ; pwrup_timer[2] ; pwrup_timer[4] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.631      ;
; 0.512 ; pwrup_timer[4] ; pwrup_timer[6] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.632      ;
; 0.514 ; pwrup_timer[2] ; pwrup_timer[5] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.634      ;
; 0.515 ; pwrup_timer[4] ; pwrup_timer[7] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.635      ;
; 0.519 ; pwrup_timer[0] ; pll_areset     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.639      ;
; 0.519 ; pwrup_timer[0] ; pwrup_done     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.639      ;
; 0.523 ; pwrup_timer[4] ; pwrup_timer[0] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.643      ;
; 0.523 ; pwrup_timer[4] ; int_reset_n    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.643      ;
; 0.524 ; pwrup_timer[3] ; pwrup_timer[6] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.644      ;
; 0.527 ; pwrup_done     ; int_reset_n    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.647      ;
; 0.527 ; pwrup_timer[0] ; pwrup_timer[4] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.647      ;
; 0.527 ; pwrup_timer[3] ; pwrup_timer[7] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.647      ;
; 0.530 ; pwrup_timer[0] ; pwrup_timer[5] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.650      ;
; 0.548 ; pwrup_timer[1] ; pwrup_timer[2] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.668      ;
; 0.551 ; pwrup_timer[1] ; pwrup_timer[3] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.671      ;
; 0.572 ; pwrup_timer[6] ; pwrup_timer[0] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.692      ;
; 0.572 ; pwrup_timer[6] ; int_reset_n    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.692      ;
; 0.577 ; pwrup_timer[2] ; pwrup_timer[6] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.697      ;
; 0.580 ; pwrup_timer[2] ; pll_areset     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.700      ;
; 0.580 ; pwrup_timer[2] ; pwrup_done     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.700      ;
; 0.580 ; pwrup_timer[2] ; pwrup_timer[7] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.700      ;
; 0.593 ; pwrup_timer[0] ; pwrup_timer[6] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.713      ;
; 0.596 ; pwrup_timer[0] ; pwrup_timer[7] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.716      ;
; 0.614 ; pwrup_timer[1] ; pwrup_timer[4] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.734      ;
; 0.616 ; pwrup_timer[7] ; pwrup_timer[0] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.736      ;
; 0.616 ; pwrup_timer[7] ; int_reset_n    ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.736      ;
; 0.617 ; pwrup_timer[1] ; pwrup_timer[5] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.737      ;
; 0.623 ; pwrup_timer[5] ; pll_areset     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.743      ;
; 0.623 ; pwrup_timer[3] ; pll_areset     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.743      ;
; 0.623 ; pwrup_timer[5] ; pwrup_done     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.743      ;
; 0.623 ; pwrup_timer[3] ; pwrup_done     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.743      ;
; 0.631 ; pwrup_timer[1] ; pll_areset     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.751      ;
; 0.631 ; pwrup_timer[1] ; pwrup_done     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.751      ;
; 0.680 ; pwrup_timer[1] ; pwrup_timer[6] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.800      ;
; 0.682 ; pwrup_timer[4] ; pll_areset     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.802      ;
; 0.682 ; pwrup_timer[4] ; pwrup_done     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.802      ;
; 0.683 ; pwrup_timer[1] ; pwrup_timer[7] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.803      ;
; 0.731 ; pwrup_timer[6] ; pll_areset     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.851      ;
; 0.731 ; pwrup_timer[6] ; pwrup_done     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.851      ;
; 0.791 ; pwrup_timer[7] ; pll_areset     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.911      ;
; 0.792 ; pwrup_timer[7] ; pwrup_done     ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.912      ;
; 0.848 ; pwrup_timer[2] ; pwrup_timer[1] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 0.968      ;
; 0.891 ; pwrup_timer[5] ; pwrup_timer[4] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 1.011      ;
; 0.891 ; pwrup_timer[5] ; pwrup_timer[3] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 1.011      ;
; 0.891 ; pwrup_timer[5] ; pwrup_timer[2] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 1.011      ;
; 0.891 ; pwrup_timer[3] ; pwrup_timer[2] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 1.011      ;
; 0.891 ; pwrup_timer[5] ; pwrup_timer[1] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 1.011      ;
; 0.891 ; pwrup_timer[3] ; pwrup_timer[1] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 1.011      ;
; 0.950 ; pwrup_timer[4] ; pwrup_timer[3] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 1.070      ;
; 0.950 ; pwrup_timer[4] ; pwrup_timer[2] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 1.070      ;
; 0.950 ; pwrup_timer[4] ; pwrup_timer[1] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 1.070      ;
; 0.999 ; pwrup_timer[6] ; pwrup_timer[5] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 1.119      ;
; 0.999 ; pwrup_timer[6] ; pwrup_timer[4] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 1.119      ;
; 0.999 ; pwrup_timer[6] ; pwrup_timer[3] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 1.119      ;
; 0.999 ; pwrup_timer[6] ; pwrup_timer[2] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 1.119      ;
; 0.999 ; pwrup_timer[6] ; pwrup_timer[1] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 1.119      ;
; 1.050 ; pwrup_timer[7] ; pwrup_timer[5] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 1.170      ;
; 1.050 ; pwrup_timer[7] ; pwrup_timer[6] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 1.170      ;
; 1.050 ; pwrup_timer[7] ; pwrup_timer[4] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 1.170      ;
; 1.050 ; pwrup_timer[7] ; pwrup_timer[3] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 1.170      ;
; 1.050 ; pwrup_timer[7] ; pwrup_timer[2] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 1.170      ;
; 1.050 ; pwrup_timer[7] ; pwrup_timer[1] ; EXT_CLK_50MHz ; EXT_CLK_50MHz ; 0.000        ; 0.036      ; 1.170      ;
+-------+----------------+----------------+---------------+---------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                  ; To Node                                                                                                                                                                                            ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 7.640 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|rdata[0]                                                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.099      ; 2.414      ;
; 7.640 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|rdata[1]                                                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.099      ; 2.414      ;
; 7.640 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|rdata[2]                                                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.099      ; 2.414      ;
; 7.640 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|rdata[3]                                                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.099      ; 2.414      ;
; 7.640 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|rdata[4]                                                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.099      ; 2.414      ;
; 7.640 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|rdata[5]                                                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.099      ; 2.414      ;
; 7.640 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|rdata[6]                                                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.099      ; 2.414      ;
; 7.640 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|rdata[7]                                                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.099      ; 2.414      ;
; 7.708 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[28]                                                                 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 2.235      ;
; 7.708 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_is_branch                                                                      ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 2.234      ;
; 7.708 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_mret_instr                                                                     ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 2.234      ;
; 7.708 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_dret_instr                                                                     ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 2.234      ;
; 7.708 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_is_wfi                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 2.234      ;
; 7.708 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_pc[5]                                 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 2.232      ;
; 7.708 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_pc[6]                                 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 2.232      ;
; 7.708 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_pc[7]                                 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 2.232      ;
; 7.708 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_pc[8]                                 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 2.232      ;
; 7.708 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_pc[12]                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 2.232      ;
; 7.708 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_pc[9]                                 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 2.232      ;
; 7.708 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_pc[13]                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 2.232      ;
; 7.708 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_pc[18]                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 2.232      ;
; 7.708 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_pc[20]                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 2.232      ;
; 7.708 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_pc[31]                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 2.232      ;
; 7.708 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:niosv_m_cpu_instruction_manager_rd_limiter|has_pending_responses                              ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.237      ;
; 7.708 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold                                  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 2.235      ;
; 7.708 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|total_lookahead[2]                          ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 2.231      ;
; 7.708 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|axi_lookahead[0]                            ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 2.235      ;
; 7.708 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|axi_lookahead[1]                            ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 2.235      ;
; 7.708 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|axi_lookahead[2]                            ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 2.235      ;
; 7.708 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[27]                                                                 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 2.234      ;
; 7.708 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|flush_count[0]                              ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 2.235      ;
; 7.708 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|flush_count[3]                              ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 2.235      ;
; 7.708 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|flush_count[2]                              ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 2.235      ;
; 7.708 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|flush_count[1]                              ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 2.235      ;
; 7.708 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|pc_fetch_stop[3]                            ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.237      ;
; 7.708 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_007|saved_grant[0]                                                              ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 2.233      ;
; 7.708 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_007|saved_grant[1]                                                              ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 2.233      ;
; 7.708 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux_007|packet_in_progress                                                          ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 2.233      ;
; 7.708 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_progmem_s2_translator|read_latency_shift_reg[0]                                       ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 2.233      ;
; 7.708 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rsp_fifo|mem_used[1]                                                          ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 2.233      ;
; 7.708 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rsp_fifo|mem_used[0]                                                          ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 2.233      ;
; 7.708 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|niosv_instr_buffer:buffer_inst|read_addr[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 2.231      ;
; 7.708 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|niosv_instr_buffer:buffer_inst|read_addr[1] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 2.231      ;
; 7.708 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|pc_fetch_stop[4]                            ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.237      ;
; 7.708 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|pc_fetch_stop[5]                            ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.237      ;
; 7.708 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|pc_fetch_stop[6]                            ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.237      ;
; 7.708 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|pc_fetch_stop[7]                            ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.237      ;
; 7.708 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[2]                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.237      ;
; 7.708 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.237      ;
; 7.708 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002|saved_grant[3]                                                          ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.237      ;
; 7.708 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[5]                              ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 2.236      ;
; 7.708 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[6]                                                 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 2.234      ;
; 7.708 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[7]                                                 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 2.234      ;
; 7.708 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rdata_fifo|mem_used[1]                                                             ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 2.236      ;
; 7.708 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rdata_fifo|mem_used[0]                                                             ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 2.236      ;
; 7.708 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rsp_fifo|mem[1][108]                                                          ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 2.233      ;
; 7.708 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rsp_fifo|mem[1][71]                                                           ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 2.233      ;
; 7.708 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[16]                             ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 2.231      ;
; 7.708 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[15]                                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 2.235      ;
; 7.708 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[29]                                                                 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 2.235      ;
; 7.708 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[30]                                                                 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 2.234      ;
; 7.708 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_pc[1]                                 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 2.233      ;
; 7.708 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|niosv_instr_buffer:buffer_inst|read_addr[2] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 2.231      ;
; 7.708 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_redirect_pc[0]                                                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 2.233      ;
; 7.708 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_pc[0]                                 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 2.233      ;
; 7.708 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[0]                                                                  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 2.235      ;
; 7.708 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[0][6]                                                          ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.237      ;
; 7.708 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[0][18]                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.237      ;
; 7.708 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_redirect_pc[18]                                                               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 2.230      ;
; 7.708 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_redirect_pc[21]                                                               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 2.231      ;
; 7.708 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[22]                                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 2.235      ;
; 7.708 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_redirect_pc[24]                                                               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 2.230      ;
; 7.708 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[23]                                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 2.235      ;
; 7.708 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[24]                                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 2.235      ;
; 7.708 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcause.code[26]                                               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 2.235      ;
; 7.708 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcause.code[24]                                               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 2.235      ;
; 7.708 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[0][31]                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.237      ;
; 7.708 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[25]                                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 2.234      ;
; 7.708 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[27]                                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 2.234      ;
; 7.708 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_redirect_pc[29]                                                               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 2.230      ;
; 7.708 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[28]                                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 2.234      ;
; 7.708 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_redirect_pc[30]                                                               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 2.232      ;
; 7.708 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[11]                                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 2.232      ;
; 7.708 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_redirect_pc[8]                                                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 2.232      ;
; 7.708 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[0][10]                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.237      ;
; 7.708 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[0][23]                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.237      ;
; 7.708 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[0][27]                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.237      ;
; 7.708 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[0][19]                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.237      ;
; 7.708 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[0][7]                                                          ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.237      ;
; 7.708 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rdata_fifo|mem[1][7]                                                               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 2.236      ;
; 7.708 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpo2_ledg_s1_translator|av_readdata_pre[7]                                                   ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 2.236      ;
; 7.708 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rdata_fifo|mem[0][7]                                                               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 2.236      ;
; 7.708 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[0][2]                                                          ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.237      ;
; 7.708 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rdata_fifo|mem[1][2]                                                               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 2.236      ;
; 7.708 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpo2_ledg_s1_translator|av_readdata_pre[2]                                                   ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 2.236      ;
; 7.708 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rdata_fifo|mem[0][2]                                                               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 2.236      ;
; 7.708 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcause.code[30]                                               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 2.235      ;
; 7.708 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcause.code[25]                                               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 2.235      ;
; 7.708 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpo2_ledg_s1_agent_rdata_fifo|mem[1][0]                                                               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 2.236      ;
; 7.708 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpo2_ledg_s1_translator|av_readdata_pre[0]                                                   ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 2.236      ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.053 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|jupdate                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.407      ; 1.341      ;
; 49.053 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.407      ; 1.341      ;
; 98.393 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.525      ;
; 98.393 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[1]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.525      ;
; 98.393 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|state                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.525      ;
; 98.393 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[6]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.525      ;
; 98.393 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[5]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.525      ;
; 98.393 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[4]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.525      ;
; 98.393 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[3]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.525      ;
; 98.393 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[2]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.525      ;
; 98.393 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.525      ;
; 98.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[0]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.517      ;
; 98.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[9]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.517      ;
; 98.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[8]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.517      ;
; 98.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[7]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.517      ;
; 98.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.517      ;
; 98.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.517      ;
; 98.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.517      ;
; 98.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.517      ;
; 98.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.417      ;
; 98.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.417      ;
; 98.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.417      ;
; 98.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.417      ;
; 98.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.417      ;
; 98.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.417      ;
; 98.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.417      ;
; 98.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.417      ;
; 98.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.417      ;
; 98.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.417      ;
; 98.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.417      ;
; 98.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.417      ;
; 98.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.417      ;
; 98.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.417      ;
; 98.714 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|read_req                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.206      ;
; 98.714 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|read                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.206      ;
; 98.714 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write_valid                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.206      ;
; 98.714 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write_stalled                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.206      ;
; 98.714 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.206      ;
; 98.714 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.206      ;
; 98.746 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.191      ;
; 98.746 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.191      ;
; 98.746 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.191      ;
; 98.746 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.191      ;
; 98.746 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.191      ;
; 98.746 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.191      ;
; 98.746 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.191      ;
; 98.757 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.181      ;
; 98.757 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.181      ;
; 98.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.083      ;
; 98.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.083      ;
; 98.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.083      ;
; 98.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.083      ;
; 98.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.083      ;
; 98.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.083      ;
; 98.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.083      ;
; 98.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.083      ;
; 98.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.083      ;
; 98.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.083      ;
; 98.891 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.053      ;
; 99.146 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.804      ;
; 99.146 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.804      ;
; 99.146 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.804      ;
; 99.146 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.804      ;
; 99.146 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.804      ;
; 99.146 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.804      ;
; 99.146 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.804      ;
; 99.146 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.804      ;
; 99.146 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.804      ;
; 99.146 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.804      ;
; 99.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.765      ;
; 99.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.765      ;
; 99.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.765      ;
; 99.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.765      ;
; 99.216 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.735      ;
; 99.216 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.735      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.507  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.627      ;
; 0.507  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.627      ;
; 0.559  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.679      ;
; 0.559  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.679      ;
; 0.559  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.679      ;
; 0.559  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.679      ;
; 0.572  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.692      ;
; 0.572  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.692      ;
; 0.572  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.692      ;
; 0.572  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.692      ;
; 0.572  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.692      ;
; 0.572  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.692      ;
; 0.572  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.692      ;
; 0.572  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.692      ;
; 0.572  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.692      ;
; 0.572  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.692      ;
; 0.752  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.885      ;
; 0.823  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.949      ;
; 0.823  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.949      ;
; 0.823  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.949      ;
; 0.823  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.949      ;
; 0.823  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.949      ;
; 0.823  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.949      ;
; 0.823  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.949      ;
; 0.823  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.949      ;
; 0.823  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.949      ;
; 0.823  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.949      ;
; 0.910  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.037      ;
; 0.910  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.037      ;
; 0.916  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.043      ;
; 0.916  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.043      ;
; 0.916  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.043      ;
; 0.916  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.043      ;
; 0.916  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.043      ;
; 0.916  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.043      ;
; 0.916  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.043      ;
; 0.956  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|read_req                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 1.065      ;
; 0.956  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|read                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 1.065      ;
; 0.956  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write_valid                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 1.065      ;
; 0.956  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write_stalled                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 1.065      ;
; 0.956  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 1.065      ;
; 0.956  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 1.065      ;
; 1.126  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 1.234      ;
; 1.126  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 1.234      ;
; 1.126  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 1.234      ;
; 1.126  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|write                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 1.234      ;
; 1.126  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 1.234      ;
; 1.126  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 1.234      ;
; 1.126  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 1.234      ;
; 1.126  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 1.234      ;
; 1.126  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 1.234      ;
; 1.126  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 1.234      ;
; 1.126  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 1.234      ;
; 1.126  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 1.234      ;
; 1.126  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 1.234      ;
; 1.126  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 1.234      ;
; 1.223  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[0]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 1.330      ;
; 1.223  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[9]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 1.330      ;
; 1.223  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[8]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 1.330      ;
; 1.223  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[7]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 1.330      ;
; 1.223  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 1.330      ;
; 1.223  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 1.330      ;
; 1.223  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 1.330      ;
; 1.223  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 1.330      ;
; 1.230  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.022      ; 1.336      ;
; 1.230  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[1]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.022      ; 1.336      ;
; 1.230  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|state                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.022      ; 1.336      ;
; 1.230  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[6]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.022      ; 1.336      ;
; 1.230  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[5]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.022      ; 1.336      ;
; 1.230  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[4]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.022      ; 1.336      ;
; 1.230  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[3]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.022      ; 1.336      ;
; 1.230  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|count[2]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.022      ; 1.336      ;
; 1.230  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.022      ; 1.336      ;
; 50.550 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|jupdate                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.504      ; 1.158      ;
; 50.550 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.504      ; 1.158      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                  ; To Node                                                                                                                                                                                                                                                           ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 1.656 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[14]                                                                                                                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.254      ; 1.994      ;
; 1.656 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[12]                                                                                                                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.254      ; 1.994      ;
; 1.656 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[3]                                                                                                                                 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.254      ; 1.994      ;
; 1.657 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_e_expn                                                                                                                                       ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.249      ; 1.990      ;
; 1.657 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_instr_trigger                                                                                                                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.249      ; 1.990      ;
; 1.657 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_d_expn_OTERM157                                                                                                                               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.251      ; 1.992      ;
; 1.658 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 1.979      ;
; 1.658 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 1.979      ;
; 1.658 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 1.979      ;
; 1.658 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 1.979      ;
; 1.658 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 1.979      ;
; 1.658 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 1.979      ;
; 1.661 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[23]                                                                                                                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.245      ; 1.990      ;
; 1.661 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:soc_sysid_control_slave_translator|av_readdata_pre[0]                                                                                                       ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.249      ; 1.994      ;
; 1.661 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[18]                                                                                                                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.245      ; 1.990      ;
; 1.661 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[19]                                                                                                                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.245      ; 1.990      ;
; 1.664 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[26]                                                                                                               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.250      ; 1.998      ;
; 1.664 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[29]                                                                                                               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.250      ; 1.998      ;
; 1.664 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[12]                                                                                                               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.250      ; 1.998      ;
; 1.668 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_shift_op[1]                                                                                                                                  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 1.995      ;
; 1.668 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_shift_op[0]                                                                                                                                  ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 1.995      ;
; 1.669 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_csr_write                                                                                                                                     ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 1.990      ;
; 1.669 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_signed_cmp                                                                                                                                    ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 1.989      ;
; 1.669 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_d_expn_OTERM155                                                                                                                               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 1.990      ;
; 1.669 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_d_expn_OTERM151                                                                                                                               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 1.990      ;
; 1.669 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|E_d_expn_OTERM153                                                                                                                               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 1.990      ;
; 1.671 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|total_lookahead[1]                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.240      ; 1.995      ;
; 1.671 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|total_lookahead[0]                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.240      ; 1.995      ;
; 1.671 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[10]                                                                                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.245      ; 2.000      ;
; 1.671 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[9]                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.245      ; 2.000      ;
; 1.671 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[8]                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.245      ; 2.000      ;
; 1.671 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|M0_redirect_pc[11]                                                                                                                              ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 1.981      ;
; 1.671 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[11]                                                                                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.245      ; 2.000      ;
; 1.671 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[5]                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.245      ; 2.000      ;
; 1.671 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_hold_addr[3]                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.245      ; 2.000      ;
; 1.672 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_m_top:hart|niosv_m_core:m_core.niosv_m_full_inst|D_instr_word[25]                                                                                                                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 1.985      ;
; 1.673 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 1.994      ;
; 1.673 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 1.994      ;
; 1.674 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                              ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 1.979      ;
; 1.674 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                              ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 1.979      ;
; 1.674 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                              ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 1.979      ;
; 1.674 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                              ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 1.979      ;
; 1.674 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                              ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 1.979      ;
; 1.674 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                              ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 1.979      ;
; 1.675 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][25]                                                                                                                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 1.994      ;
; 1.675 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][24]                                                                                                                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 1.994      ;
; 1.675 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][16]                                                                                                                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 1.994      ;
; 1.675 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][17]                                                                                                                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 1.994      ;
; 1.675 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][8]                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 1.994      ;
; 1.675 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 1.991      ;
; 1.675 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][4]                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 1.994      ;
; 1.675 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|haltreq_ack                                                                                                                                            ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 1.995      ;
; 1.675 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|hart_cmd_access                                                                                                                                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 1.995      ;
; 1.676 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][20]                                                                                                                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 1.991      ;
; 1.676 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][29]                                                                                                                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 1.991      ;
; 1.676 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][21]                                                                                                                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 1.991      ;
; 1.676 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][11]                                                                                                                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 1.991      ;
; 1.676 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][12]                                                                                                                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 1.991      ;
; 1.677 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][30]                                                                                                                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 1.992      ;
; 1.677 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[1][22]                                                                                                               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 1.993      ;
; 1.677 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[1][6]                                                                                                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 1.993      ;
; 1.677 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][14]                                                                                                                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 1.992      ;
; 1.677 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][28]                                                                                                                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 1.992      ;
; 1.677 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][13]                                                                                                                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 1.992      ;
; 1.677 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[1][5]                                                                                                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 1.993      ;
; 1.677 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[1][3]                                                                                                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 1.993      ;
; 1.677 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][0]                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 1.992      ;
; 1.678 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 1.982      ;
; 1.678 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 1.982      ;
; 1.678 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2]                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 1.982      ;
; 1.678 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3]                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 1.982      ;
; 1.678 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4]                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 1.982      ;
; 1.678 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 1.982      ;
; 1.678 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                      ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 1.985      ;
; 1.678 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|delayed_unxsync_rxdxx1                                                                                                           ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 1.985      ;
; 1.678 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|do_start_rx                                                                                                                      ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 1.985      ;
; 1.678 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|baud_rate_counter[0]                                                                                                             ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 1.985      ;
; 1.678 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|baud_rate_counter[1]                                                                                                             ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 1.985      ;
; 1.678 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|baud_rate_counter[2]                                                                                                             ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 1.985      ;
; 1.678 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|baud_rate_counter[3]                                                                                                             ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 1.985      ;
; 1.678 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|baud_rate_counter[4]                                                                                                             ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 1.985      ;
; 1.678 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|baud_rate_counter[5]                                                                                                             ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 1.985      ;
; 1.678 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|baud_rate_counter[6]                                                                                                             ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 1.985      ;
; 1.678 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|baud_rate_counter[7]                                                                                                             ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 1.985      ;
; 1.678 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|baud_rate_counter[8]                                                                                                             ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 1.985      ;
; 1.678 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|baud_rate_counter[9]                                                                                                             ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 1.985      ;
; 1.678 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx|baud_clk_en                                                                                                                      ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 1.985      ;
; 1.678 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[1][26]                                                                                                               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 1.991      ;
; 1.678 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[1][10]                                                                                                               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 1.991      ;
; 1.678 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[1][23]                                                                                                               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 1.991      ;
; 1.678 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[1][15]                                                                                                               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 1.991      ;
; 1.678 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[1][19]                                                                                                               ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 1.991      ;
; 1.678 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[1][7]                                                                                                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 1.991      ;
; 1.678 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:niosv_m_cpu_timer_sw_agent_agent_rdata_fifo|mem[1][2]                                                                                                                ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 1.991      ;
; 1.680 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][6]                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 2.000      ;
; 1.680 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][31]                                                                                                                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 2.000      ;
; 1.680 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][23]                                                                                                                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 2.000      ;
; 1.680 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][27]                                                                                                                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 2.000      ;
; 1.680 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][19]                                                                                                                        ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 2.000      ;
; 1.680 ; NIOSV_SOC:NIOSV_SOC_inst|altera_reset_controller:rst_controller|r_sync_rst ; NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_progmem_s2_agent_rdata_fifo|mem[1][2]                                                                                                                         ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 2.000      ;
+-------+----------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 87
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.943
Worst Case Available Settling Time: 16.731 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+----------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                        ;
+----------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                          ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                               ; 0.639  ; 0.163 ; 6.049    ; 0.507   ; 4.736               ;
;  EXT_CLK_50MHz                                                 ; 17.747 ; 0.187 ; N/A      ; N/A     ; 9.274               ;
;  INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.639  ; 0.163 ; 6.049    ; 1.656   ; 4.736               ;
;  altera_reserved_tck                                           ; 46.375 ; 0.179 ; 47.899   ; 0.507   ; 49.309              ;
; Design-wide TNS                                                ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  EXT_CLK_50MHz                                                 ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck                                           ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TXD            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; EXT_CLK_50MHz           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; BTN_RESET_n             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; BTN_USER_n              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DIPSW[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DIPSW[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DIPSW[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DIPSW[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LEDG[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LEDG[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LEDG[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LEDG[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LEDG[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; LEDG[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; LEDG[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; UART_TXD            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.07e-08 V                   ; 3.12 V              ; -0.0141 V           ; 0.213 V                              ; 0.204 V                              ; 6.63e-10 s                  ; 1.57e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.07e-08 V                  ; 3.12 V             ; -0.0141 V          ; 0.213 V                             ; 0.204 V                             ; 6.63e-10 s                 ; 1.57e-09 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LEDG[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LEDG[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LEDG[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LEDG[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LEDG[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; LEDG[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; LEDG[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; UART_TXD            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.88e-06 V                   ; 3.1 V               ; -0.00497 V          ; 0.088 V                              ; 0.154 V                              ; 8.34e-10 s                  ; 1.96e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.88e-06 V                  ; 3.1 V              ; -0.00497 V         ; 0.088 V                             ; 0.154 V                             ; 8.34e-10 s                 ; 1.96e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LEDG[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LEDG[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LEDG[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; UART_TXD            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                               ;
+---------------------------------------------------------------+---------------------------------------------------------------+------------+------------+----------+----------+
; From Clock                                                    ; To Clock                                                      ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------------------------------------------------+---------------------------------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                                           ; altera_reserved_tck                                           ; 5016       ; 0          ; 43       ; 2        ;
; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; altera_reserved_tck                                           ; false path ; 0          ; 0        ; 0        ;
; EXT_CLK_50MHz                                                 ; EXT_CLK_50MHz                                                 ; 127        ; 0          ; 0        ; 0        ;
; altera_reserved_tck                                           ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; false path ; 0        ; 0        ;
; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 1069032    ; 0          ; 0        ; 0        ;
+---------------------------------------------------------------+---------------------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                ;
+---------------------------------------------------------------+---------------------------------------------------------------+------------+------------+----------+----------+
; From Clock                                                    ; To Clock                                                      ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------------------------------------------------+---------------------------------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                                           ; altera_reserved_tck                                           ; 5016       ; 0          ; 43       ; 2        ;
; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; altera_reserved_tck                                           ; false path ; 0          ; 0        ; 0        ;
; EXT_CLK_50MHz                                                 ; EXT_CLK_50MHz                                                 ; 127        ; 0          ; 0        ; 0        ;
; altera_reserved_tck                                           ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; false path ; 0        ; 0        ;
; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 1069032    ; 0          ; 0        ; 0        ;
+---------------------------------------------------------------+---------------------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                          ;
+---------------------------------------------------------------+---------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                    ; To Clock                                                      ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------+---------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                           ; altera_reserved_tck                                           ; 73         ; 0        ; 2        ; 0        ;
; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; altera_reserved_tck                                           ; false path ; 0        ; 0        ; 0        ;
; EXT_CLK_50MHz                                                 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 3          ; 0        ; 0        ; 0        ;
; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 1342       ; 0        ; 0        ; 0        ;
+---------------------------------------------------------------+---------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                           ;
+---------------------------------------------------------------+---------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                    ; To Clock                                                      ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------+---------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                           ; altera_reserved_tck                                           ; 73         ; 0        ; 2        ; 0        ;
; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; altera_reserved_tck                                           ; false path ; 0        ; 0        ; 0        ;
; EXT_CLK_50MHz                                                 ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 3          ; 0        ; 0        ; 0        ;
; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 1342       ; 0        ; 0        ; 0        ;
+---------------------------------------------------------------+---------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 8     ; 8    ;
; Unconstrained Input Port Paths  ; 77    ; 77   ;
; Unconstrained Output Ports      ; 10    ; 10   ;
; Unconstrained Output Port Paths ; 10    ; 10   ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                    ;
+---------------------------------------------------------------+---------------------------------------------------------------+-----------+-------------+
; Target                                                        ; Clock                                                         ; Type      ; Status      ;
+---------------------------------------------------------------+---------------------------------------------------------------+-----------+-------------+
; EXT_CLK_50MHz                                                 ; EXT_CLK_50MHz                                                 ; Base      ; Constrained ;
; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; altera_reserved_tck                                           ; altera_reserved_tck                                           ; Base      ; Constrained ;
+---------------------------------------------------------------+---------------------------------------------------------------+-----------+-------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; BTN_RESET_n         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BTN_USER_n          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIPSW[0]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIPSW[1]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIPSW[2]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIPSW[3]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; LEDG[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[7]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_TXD            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; BTN_RESET_n         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BTN_USER_n          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIPSW[0]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIPSW[1]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIPSW[2]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DIPSW[3]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; LEDG[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[7]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_TXD            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition
    Info: Processing started: Wed Aug 14 23:52:42 2024
Info: Command: quartus_sta niosv_soc_example -c niosv_soc_example_top
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: '../constraints/timing_de0nano_brd.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0]} {INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: '../qsys/NIOSV_SOC/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: '../qsys/NIOSV_SOC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.639
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.639               0.000 INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    17.747               0.000 EXT_CLK_50MHz 
    Info (332119):    46.375               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.332
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.332               0.000 INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.344               0.000 altera_reserved_tck 
    Info (332119):     0.358               0.000 EXT_CLK_50MHz 
Info (332146): Worst-case recovery slack is 6.049
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.049               0.000 INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    47.899               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.926
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.926               0.000 altera_reserved_tck 
    Info (332119):     2.838               0.000 INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.736
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.736               0.000 INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.596               0.000 EXT_CLK_50MHz 
    Info (332119):    49.535               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 87 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 87
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.943
    Info (332114): Worst Case Available Settling Time: 14.360 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.601
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.601               0.000 INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    17.982               0.000 EXT_CLK_50MHz 
    Info (332119):    46.839               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.298
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.298               0.000 INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.298               0.000 altera_reserved_tck 
    Info (332119):     0.312               0.000 EXT_CLK_50MHz 
Info (332146): Worst-case recovery slack is 6.500
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.500               0.000 INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    48.166               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.834
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.834               0.000 altera_reserved_tck 
    Info (332119):     2.560               0.000 INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.739
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.739               0.000 INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.597               0.000 EXT_CLK_50MHz 
    Info (332119):    49.497               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 87 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 87
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.943
    Info (332114): Worst Case Available Settling Time: 14.952 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 4.490
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.490               0.000 INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    18.748               0.000 EXT_CLK_50MHz 
    Info (332119):    48.257               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.163
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.163               0.000 INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.179               0.000 altera_reserved_tck 
    Info (332119):     0.187               0.000 EXT_CLK_50MHz 
Info (332146): Worst-case recovery slack is 7.640
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.640               0.000 INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.053               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.507
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.507               0.000 altera_reserved_tck 
    Info (332119):     1.656               0.000 INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.748
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.748               0.000 INT_CLKS_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.274               0.000 EXT_CLK_50MHz 
    Info (332119):    49.309               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 87 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 87
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.943
    Info (332114): Worst Case Available Settling Time: 16.731 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4997 megabytes
    Info: Processing ended: Wed Aug 14 23:52:44 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:04


