# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 470 0.000256 1024 170 1110 20480 12.8779 3.5255 38.357 104.64 159.599 159.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1210 3.2e-05 512 160 240 561152 27.477 13.3509 87.5668 417.525 546.13 546.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1950 0.000256 2048 430 1250 70336 7.06554 161.437 209.508 378.062 378.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1020 0.000128 1024 215 1740 125952 13.2403 6.8287 256.033 209.012 485.282 485.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1290 0.000128 2048 250 1230 135680 18.1208 14.35 386.792 418.979 838.353 838.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 440 3.2e-05 2048 115 720 290816 191.753 55.9575 945.367 1669.53 2862.83 2863.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 600 6.4e-05 512 122 470 217088 18.5656 6.70906 66.5354 219.279 311.305 311.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 530 0.000128 512 50 780 131072 7.0337 3.41197 64.2821 104.553 179.467 179.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 470 0.000256 1024 170 1110 18432 12.8181 3.45488 41.2965 102.337 160.114 160.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1210 3.2e-05 512 160 240 557568 27.7037 13.3654 99.0728 417.589 557.945 558.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1950 0.000256 2048 430 1250 70344 7.05523 183.466 209.748 400.311 400.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1020 0.000128 1024 215 1740 125568 13.2818 6.84125 299.365 209.038 528.691 528.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1290 0.000128 2048 250 1230 135648 18.1397 14.3847 439.476 419.238 891.343 891.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 440 3.2e-05 2048 115 720 290304 191.635 55.9468 1009.42 1669.75 2926.97 2927.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 600 6.4e-05 512 122 470 211968 18.7029 6.66214 74.3044 217.817 317.704 317.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 530 0.000128 512 50 780 129024 7.03984 3.40896 73.4368 104.411 188.482 188.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 470 0.000256 1024 170 1110 20480 12.6637 3.48237 48.2045 103.321 167.874 168.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1210 3.2e-05 512 160 240 563200 27.4885 13.3967 104.47 419.068 564.638 564.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1950 0.000256 2048 430 1250 70320 7.06582 191.219 209.589 407.916 407.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1020 0.000128 1024 215 1740 126720 13.2416 6.84781 315.551 209.692 545.491 545.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1290 0.000128 2048 250 1230 135680 18.1028 14.3811 460.159 419.189 911.935 912.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 440 3.2e-05 2048 115 720 291840 191.811 56.0846 1072.59 1675.68 2996.39 2996.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 600 6.4e-05 512 122 470 215040 18.8084 6.72774 79.3686 221.667 326.784 326.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 530 0.000128 512 50 780 130560 7.10931 3.41542 77.7145 104.948 193.37 193.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 470 0.000256 1024 170 1110 18432 12.8889 3.48042 40.2061 103.42 160.197 160.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1210 3.2e-05 512 160 240 559104 27.2936 13.2956 96.6793 416.618 554.097 554.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1950 0.000256 2048 430 1250 70272 7.0489 177.963 209.645 394.702 394.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1020 0.000128 1024 215 1740 124416 13.2512 6.82803 288.096 208.587 516.922 517.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1290 0.000128 2048 250 1230 135552 18.0309 14.5981 427.521 418.828 879.104 879.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 440 3.2e-05 2048 115 720 288768 190.419 55.6588 611.916 1665.87 2524.09 2524.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 600 6.4e-05 512 122 470 208896 18.6514 6.61725 71.151 215.25 311.88 312.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 530 0.000128 512 50 780 129024 6.94947 3.39763 71.1283 103.311 184.972 185.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 470 0.000256 1024 170 1110 19200 12.8676 3.48774 42.2237 103.438 162.219 162.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1210 3.2e-05 512 160 240 556800 27.6102 13.3446 97.0458 416.851 555.075 555.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1950 0.000256 2048 430 1250 70300 7.05331 180.443 209.762 397.302 397.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1020 0.000128 1024 215 1740 124800 13.3178 6.84867 292.095 208.697 521.115 521.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1290 0.000128 2048 250 1230 135600 18.181 14.4329 432.817 419.151 884.689 884.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 440 3.2e-05 2048 115 720 288000 191.235 55.8248 618.099 1666.8 2532.18 2532.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 600 6.4e-05 512 122 470 211200 18.6018 6.6393 72.9198 215.268 313.641 313.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 530 0.000128 512 50 780 128000 7.05034 3.41197 71.4509 103.388 185.492 185.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 470 0.000256 1024 170 1110 17920 12.6491 3.41392 40.3364 101.384 157.99 158.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1210 3.2e-05 512 160 240 559104 27.7387 13.3857 101.368 418.746 561.463 561.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1950 0.000256 2048 430 1250 70224 7.04627 185.066 209.582 401.737 401.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1020 0.000128 1024 215 1740 125440 13.3228 6.83936 301.71 209.657 531.687 531.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1290 0.000128 2048 250 1230 135296 18.063 14.519 443.462 418.928 895.096 895.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 440 3.2e-05 2048 115 720 286720 192.46 56.0958 632.406 1674.4 2555.58 2555.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 600 6.4e-05 512 122 470 207872 18.8909 6.6431 74.0171 218.764 318.527 318.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 530 0.000128 512 50 780 129024 7.0048 3.41024 74.2778 103.68 188.559 188.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 470 0.000256 1024 170 1110 19200 12.8575 3.48173 43.7316 103.457 163.735 163.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1210 3.2e-05 512 160 240 560640 27.4847 13.3755 101.67 417.713 560.459 560.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1950 0.000256 2048 430 1250 70200 7.04474 185.562 209.543 402.195 402.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1020 0.000128 1024 215 1740 124800 13.337 6.84237 301.263 209.157 530.763 530.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1290 0.000128 2048 250 1230 135360 18.1319 14.3624 445.003 419.192 896.81 896.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 440 3.2e-05 2048 115 720 284160 192.894 56.0062 628.007 1670.51 2547.64 2547.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 600 6.4e-05 512 122 470 207360 18.8557 6.62893 74.1908 215.559 315.451 315.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 530 0.000128 512 50 780 126720 7.1063 3.39795 73.2888 103.338 187.321 187.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 470 0.000256 1024 170 1110 20480 12.7622 3.5287 45.6186 104.905 167.019 167.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1210 3.2e-05 512 160 240 557056 27.7754 13.3529 98.3285 418.053 557.725 557.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1950 0.000256 2048 430 1250 70272 7.06634 179.69 209.978 396.779 396.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1020 0.000128 1024 215 1740 124928 13.3187 6.83213 292.167 209.242 521.719 521.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1290 0.000128 2048 250 1230 135168 18.0264 14.336 430.668 418.269 881.421 881.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 440 3.2e-05 2048 115 720 286720 192.132 55.9426 614.45 1671.73 2534.48 2534.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 600 6.4e-05 512 122 470 212992 18.8585 6.7113 73.9793 218.404 318.169 318.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 530 0.000128 512 50 780 131072 7.02704 3.41386 73.2778 104.717 188.625 188.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 470 0.000256 1024 170 1110 12288 13.1588 3.36109 27.4795 99.335 143.543 143.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1210 3.2e-05 512 160 240 552960 27.1778 13.1511 98.6407 412.226 551.4 551.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1950 0.000256 2048 430 1250 70080 7.04474 181.443 209.222 397.755 397.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1020 0.000128 1024 215 1740 122880 13.1696 6.80346 289.238 206.384 515.758 515.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1290 0.000128 2048 250 1230 135168 18.0629 14.3421 432.618 418.745 883.888 883.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 440 3.2e-05 2048 115 720 282624 189.679 55.1369 608.727 1648.32 2502.08 2502.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 600 6.4e-05 512 122 470 208896 18.672 6.61504 72.7396 214.174 312.42 312.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 530 0.000128 512 50 780 129024 6.96029 3.39968 72.782 103.29 186.617 186.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 470 0.000256 1024 170 1110 19200 12.867 3.49184 46.2371 103.569 166.361 166.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1210 3.2e-05 512 160 240 550400 27.4042 13.1908 104.743 412.609 558.159 558.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1950 0.000256 2048 430 1250 70200 7.06365 193.271 209.759 410.139 410.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1020 0.000128 1024 215 1740 121600 13.3092 6.81037 308.975 206.59 535.841 535.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1290 0.000128 2048 250 1230 135200 18.1703 14.3857 462.832 419.406 914.917 915.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 440 3.2e-05 2048 115 720 281600 190.191 55.1973 651.137 1649.87 2546.61 2546.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 600 6.4e-05 512 122 470 204800 19.0398 6.63235 76.576 213.106 315.567 315.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 530 0.000128 512 50 780 128000 7.03546 3.40582 78.0229 103.394 192.042 192.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 470 0.000256 1024 170 1110 16384 12.608 3.35872 44.4725 99.4227 160.068 160.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1210 3.2e-05 512 160 240 557056 27.7556 13.3509 124.868 417.749 583.941 584.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1950 0.000256 2048 430 1250 70144 7.0449 226.535 209.556 443.182 443.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1020 0.000128 1024 215 1740 122880 13.5004 6.8361 361.525 209.22 591.245 591.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1290 0.000128 2048 250 1230 135168 18.0426 14.3954 542.727 418.218 993.508 993.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 440 3.2e-05 2048 115 720 278528 194.508 56.0728 753.048 1670.41 2674.26 2674.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 600 6.4e-05 512 122 470 212992 18.8387 6.71347 93.5933 218.266 337.626 337.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 530 0.000128 512 50 780 131072 7.03965 3.41155 92.7472 104.705 208.101 208.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 470 0.000256 1024 170 1110 21504 12.717 3.52342 40.1513 104.69 161.288 161.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1210 3.2e-05 512 160 240 559104 27.8437 13.3755 159.291 419.273 620.002 620.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1950 0.000256 2048 430 1245 70400 7.06883 157.644 209.81 374.568 374.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1020 0.000128 1024 215 1740 126464 13.2419 6.82963 256.353 209.745 486.334 486.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1290 0.000128 2048 250 1230 135936 18.0827 14.3635 649.018 419.295 1100.87 1100.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 440 3.2e-05 2048 115 720 286720 194.2 56.0177 1080.76 1676.5 3007.72 3007.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 600 6.4e-05 512 122 480 217088 18.5487 6.70931 65.5558 220.13 311.16 311.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 530 0.000128 512 50 780 131072 7.01782 3.40909 62.4175 104.629 177.658 177.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 470 0.000256 1024 170 1110 21760 12.7987 3.54429 41.093 105.054 162.697 162.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1210 3.2e-05 512 160 240 558080 27.9778 13.4058 162.26 419.338 623.203 623.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1950 0.000256 2048 430 1245 70400 7.08989 158.791 209.763 375.686 375.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1020 0.000128 1024 215 1740 126720 13.2909 6.83952 259.983 209.784 490.059 490.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1290 0.000128 2048 250 1230 135840 18.1677 14.3974 380.007 419.372 832.048 832.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 440 3.2e-05 2048 115 720 286720 193.897 56.3016 1066.31 1676.75 2993.47 2993.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 600 6.4e-05 512 122 480 217600 18.6717 6.73178 66.6327 221.922 314.175 314.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 530 0.000128 512 50 780 130560 7.1295 3.42051 63.4506 104.993 179.174 179.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 470 0.000256 1024 170 1110 19968 12.7017 3.48032 37.908 103.266 157.562 157.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1210 3.2e-05 512 160 240 556032 27.9364 13.3809 84.6475 418.306 544.472 544.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1950 0.000256 2048 430 1245 70368 7.05088 156.414 209.521 373.03 373.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1020 0.000128 1024 215 1740 125952 13.2761 6.86128 256.293 209.383 485.972 486.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1290 0.000128 2048 250 1230 135744 18.0628 14.3688 376.516 418.871 827.923 828.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 440 3.2e-05 2048 115 720 285696 193.202 56.0529 939.484 1672.63 2861.59 2861.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 600 6.4e-05 512 122 480 215040 18.599 6.69101 65.7739 218.885 310.167 310.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 530 0.000128 512 50 780 130560 7.01907 3.40816 63.2803 104.978 178.87 179.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 470 0.000256 1024 170 1110 21504 12.5972 3.49389 41.1308 103.718 161.141 161.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1210 3.2e-05 512 160 240 555520 28.041 13.3995 87.6929 418.714 548.07 548.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1950 0.000256 2048 430 1245 70392 7.06624 160.961 209.805 377.877 377.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1020 0.000128 1024 215 1740 126336 13.2781 6.844 264.599 209.57 494.452 494.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1290 0.000128 2048 250 1230 135744 18.1437 14.3729 388.08 419.374 840.073 840.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 440 3.2e-05 2048 115 720 286720 193.382 56.023 966.237 1674.24 2890.1 2890.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 600 6.4e-05 512 122 480 215040 18.8402 6.72973 67.5139 209.476 302.769 302.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 530 0.000128 512 50 780 130816 7.10077 3.41971 65.2261 104.846 180.78 180.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 470 0.000256 1024 170 1110 20480 12.8773 3.52666 40.899 104.658 162.161 162.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1210 3.2e-05 512 160 240 557056 27.765 13.5844 90.4469 417.629 549.639 549.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1950 0.000256 2048 430 1245 70336 7.09446 164.693 209.479 381.309 381.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1020 0.000128 1024 215 1740 125952 13.2289 6.82394 263.229 209.056 492.491 492.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1290 0.000128 2048 250 1230 135936 18.065 14.3462 397.373 419.09 848.994 849.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 440 3.2e-05 2048 115 720 282624 193.636 55.9203 875.099 1669.96 2794.83 2795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 600 6.4e-05 512 122 480 217088 18.5415 6.71069 69.3412 220.366 315.17 315.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 530 0.000128 512 50 780 131072 7.02915 3.4096 65.9607 104.588 181.177 181.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 470 0.000256 1024 170 1110 18432 12.8102 3.45088 41.8528 102.251 160.566 160.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1210 3.2e-05 512 160 240 552960 28.0596 13.3658 102.306 417.232 561.178 561.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1950 0.000256 2048 430 1245 70344 7.05178 185.926 209.496 402.518 402.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1020 0.000128 1024 215 1740 125568 13.2597 6.84109 304.649 208.855 533.765 533.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1290 0.000128 2048 250 1230 135648 18.1152 14.3514 447.605 418.882 899.077 899.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 440 3.2e-05 2048 115 720 281088 193.982 55.9349 976.088 1668.34 2894.56 2894.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 600 6.4e-05 512 122 480 211968 18.6991 6.66368 77.4157 216.324 319.318 319.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 530 0.000128 512 50 780 129024 7.03824 3.40992 74.5106 103.712 188.854 189.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 470 0.000256 1024 170 1110 20480 12.6443 3.4809 45.787 103.306 165.423 165.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1210 3.2e-05 512 160 240 558080 27.8485 13.3979 100.912 419 561.372 561.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1950 0.000256 2048 430 1245 70320 7.05738 181.664 209.475 398.24 398.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1020 0.000128 1024 215 1740 126720 13.2423 6.84144 300.602 209.768 530.612 530.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1290 0.000128 2048 250 1230 135680 18.107 14.3721 437.511 419.126 889.236 889.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 440 3.2e-05 2048 115 720 286720 192.784 56.1034 626.897 1675.47 2551.48 2551.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 600 6.4e-05 512 122 480 215040 18.8223 6.7312 76.6856 220.517 322.971 323.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 530 0.000128 512 50 780 130560 7.10938 3.41882 73.5769 104.932 189.22 189.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 470 0.000256 1024 170 1110 18432 12.8988 3.47747 43.4781 103.312 163.373 163.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1210 3.2e-05 512 160 240 552960 27.727 13.3006 107.189 416.204 564.637 564.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1950 0.000256 2048 430 1245 70272 7.07888 193.429 209.353 409.907 409.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1020 0.000128 1024 215 1740 124416 13.2504 6.82598 314.909 208.276 543.427 543.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1290 0.000128 2048 250 1230 135552 18.0126 14.3466 465.896 418.401 916.779 916.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 440 3.2e-05 2048 115 720 282624 191.88 55.6278 660.461 1664.2 2572.39 2572.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 600 6.4e-05 512 122 480 208896 18.6671 6.62118 79.6633 215.155 320.329 320.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 530 0.000128 512 50 780 129024 6.94723 3.39875 77.8226 103.21 191.564 191.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 470 0.000256 1024 170 1110 19200 12.8853 3.49184 46.0827 103.421 166.082 166.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1210 3.2e-05 512 160 240 550400 28.0296 13.3468 105.766 416.799 564.152 564.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1950 0.000256 2048 430 1245 70300 7.05126 191.502 209.653 408.252 408.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1020 0.000128 1024 215 1740 124800 13.3073 6.85261 313.874 208.576 542.769 542.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1290 0.000128 2048 250 1230 135600 18.1769 14.465 462.652 419.103 914.516 914.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 440 3.2e-05 2048 115 720 281600 192.545 55.8049 652.199 1666.62 2567.39 2567.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 600 6.4e-05 512 122 480 211200 18.5888 6.63648 80.0314 216.42 321.889 322.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 530 0.000128 512 50 780 128000 7.03584 3.40438 76.5554 103.316 190.494 190.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 470 0.000256 1024 170 1110 17920 12.6593 3.41197 42.693 101.372 160.343 160.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1210 3.2e-05 512 160 240 551936 28.2549 13.3818 106.579 418.688 567.118 567.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1950 0.000256 2048 430 1245 70336 7.07994 193.147 209.779 410.05 410.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1020 0.000128 1024 215 1740 125440 13.3083 6.83434 317.651 209.537 547.493 547.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1290 0.000128 2048 250 1230 135296 18.0628 14.3597 466.142 418.869 917.553 917.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 440 3.2e-05 2048 115 720 286720 192.329 56.0189 670.758 1674.17 2593.5 2593.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 600 6.4e-05 512 122 480 207872 18.8968 6.64038 79.2399 217.861 322.849 323.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 530 0.000128 512 50 780 129024 7.00294 3.39968 77.6487 103.661 191.897 192.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 470 0.000256 1024 170 1110 19200 12.8596 3.48365 45.6202 103.446 165.614 165.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1210 3.2e-05 512 160 240 552960 28.0519 13.3734 104.784 417.668 564.087 564.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1950 0.000256 2048 430 1245 70320 7.05786 189.673 209.761 406.535 406.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1020 0.000128 1024 215 1740 124800 13.3284 6.84442 310.185 209.034 539.551 539.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1290 0.000128 2048 250 1230 135360 18.1463 14.4343 457.637 419.145 909.483 909.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 440 3.2e-05 2048 115 720 284160 192.716 55.9677 652.57 1670.09 2571.56 2571.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 600 6.4e-05 512 122 480 207360 18.8538 6.62822 77.6902 216.765 320.148 320.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 530 0.000128 512 50 780 126720 7.09882 3.39763 74.9001 103.331 188.909 189.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 470 0.000256 1024 170 1110 20480 12.8847 3.52666 46.3356 104.762 167.71 167.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1210 3.2e-05 512 160 240 557056 27.7532 13.3452 101.082 417.735 560.13 560.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1950 0.000256 2048 430 1245 70272 7.05331 181.864 209.508 398.468 398.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1020 0.000128 1024 215 1740 124928 13.316 6.83046 296.546 209.148 525.996 526.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1290 0.000128 2048 250 1230 135168 18.0175 14.3503 436.224 417.952 886.657 886.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 440 3.2e-05 2048 115 720 278528 194.525 55.8756 610.898 1670.4 2531.91 2532.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 600 6.4e-05 512 122 480 212992 18.8284 6.70694 75.8808 218.202 319.83 319.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 530 0.000128 512 50 780 131072 7.02618 3.40595 74.2416 104.635 189.494 189.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 470 0.000256 1024 170 1110 12288 13.1479 3.35526 30.805 99.3443 146.855 147.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1210 3.2e-05 512 160 240 540672 28.069 16.201 115.637 412.261 572.384 572.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1950 0.000256 2048 430 1245 70080 7.07027 212.368 209.154 428.637 428.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1020 0.000128 1024 215 1740 122880 13.153 6.79322 341.662 206.396 568.161 568.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1290 0.000128 2048 250 1230 135168 18.049 14.3319 510.146 418.781 961.428 961.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 440 3.2e-05 2048 115 720 270336 192.999 55.1514 693.096 1648.89 2590.36 2590.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 600 6.4e-05 512 122 480 208896 18.6827 6.61738 87.695 214.708 327.913 328.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 530 0.000128 512 50 780 129024 6.95536 3.39843 85.6289 103.301 199.476 199.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 470 0.000256 1024 170 1110 19200 12.7482 3.49219 50.4773 103.549 170.465 170.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1210 3.2e-05 512 160 240 537600 28.3578 13.1857 115.846 412.534 570.136 570.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1950 0.000256 2048 430 1245 70200 7.05306 213.025 209.637 429.763 429.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1020 0.000128 1024 215 1740 121600 13.3059 6.81392 339.455 206.543 566.276 566.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1290 0.000128 2048 250 1230 135200 18.1643 14.3928 510.758 419.337 962.773 962.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 440 3.2e-05 2048 115 720 268800 194.147 55.1342 691.323 1649.55 2590.38 2590.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 600 6.4e-05 512 122 480 204800 19.0318 6.62736 86.6355 215.911 328.416 328.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 530 0.000128 512 50 780 128000 7.03008 3.4079 85.9972 103.372 199.99 200.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 470 0.000256 1024 170 1110 16384 12.6127 3.35667 39.7991 99.4235 155.406 155.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1210 3.2e-05 512 160 240 557056 27.7432 13.3506 108.402 417.758 567.468 567.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1950 0.000256 2048 430 1245 70144 7.05034 194.195 209.476 410.767 410.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1020 0.000128 1024 215 1740 122880 13.4886 6.8263 311.451 209.218 541.148 541.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1290 0.000128 2048 250 1230 135168 18.0493 14.3291 467.054 418.218 917.773 917.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 440 3.2e-05 2048 115 720 278528 194.537 55.8858 653.143 1670.65 2574.44 2574.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 600 6.4e-05 512 122 480 212992 18.8543 6.71094 81.6029 218.258 325.636 325.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 530 0.000128 512 50 780 131072 7.03885 3.41443 79.3924 104.703 194.738 194.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 470 0.000256 1024 170 1120 19456 12.9678 3.52355 34.85 104.637 156.18 156.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1210 3.2e-05 512 160 240 555008 28.0977 13.3771 147.989 419.271 608.946 609.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1950 0.000256 2048 430 1260 70304 7.05926 151.367 209.59 368.058 368.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1020 0.000128 1024 215 1740 125952 13.2919 6.82941 242.042 209.63 471.955 472.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1290 0.000128 2048 250 1240 135424 18.1299 14.3742 624.053 419.065 1075.72 1075.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 440 3.2e-05 2048 115 720 284672 194.338 56.0496 1106.28 1675.57 3032.47 3032.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 600 6.4e-05 512 122 480 212992 18.8251 6.70538 61.5912 221.007 308.345 308.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 530 0.000128 512 50 780 131072 7.01766 3.40675 60.114 104.573 175.297 175.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 470 0.000256 1024 170 1120 19200 13.1168 3.54365 38.7645 105.059 160.684 160.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1210 3.2e-05 512 160 240 552960 28.4536 13.9833 162.74 419.338 624.728 624.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1950 0.000256 2048 430 1260 70320 7.06739 168.767 209.901 385.778 385.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1020 0.000128 1024 215 1740 126080 13.3199 6.88778 273.197 209.787 503.349 503.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1290 0.000128 2048 250 1240 135520 18.1908 14.4116 401.655 419.371 853.728 853.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 440 3.2e-05 2048 115 720 284160 194.498 56.0902 1024.48 1676.85 2952.14 2952.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 600 6.4e-05 512 122 480 215040 18.9094 6.72982 70.5693 223.23 320.098 320.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 530 0.000128 512 50 780 131840 7.05037 3.41795 68.3087 104.993 183.955 184.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 470 0.000256 1024 170 1120 18432 12.8835 3.4832 35.0264 103.35 154.949 155.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1210 3.2e-05 512 160 240 552960 28.1527 13.3862 82.8702 418.651 543.281 543.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1950 0.000256 2048 430 1260 70272 7.05098 156.309 209.684 373.087 373.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1020 0.000128 1024 215 1740 125184 13.3385 6.83619 253.218 209.55 483.107 483.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1290 0.000128 2048 250 1240 135360 18.0957 14.3912 374.951 419.238 826.8 826.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 440 3.2e-05 2048 115 720 282624 194.359 56.021 860.546 1674.31 2785.45 2785.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 600 6.4e-05 512 122 480 211968 18.8029 6.68883 64.6119 217.959 308.272 308.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 530 0.000128 512 50 780 130560 7.01123 3.40966 62.6681 104.313 177.584 177.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 470 0.000256 1024 170 1120 17920 13.067 3.49696 34.6535 103.633 155.062 155.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1210 3.2e-05 512 160 240 551936 28.3262 13.3963 86.0707 418.367 546.37 546.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1950 0.000256 2048 430 1260 70280 7.08006 159.439 209.586 376.149 376.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1020 0.000128 1024 215 1740 125440 13.3456 6.8439 257.31 209.424 487.08 487.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1290 0.000128 2048 250 1240 135296 18.1899 14.3637 382.034 419.045 833.75 833.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 440 3.2e-05 2048 115 720 283136 194.142 56.0163 913.273 1673.33 2836.97 2837.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 600 6.4e-05 512 122 480 215040 18.8337 6.72973 66.7679 220.956 313.497 313.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 530 0.000128 512 50 780 130816 7.10202 3.41802 64.2995 104.754 179.756 179.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 470 0.000256 1024 170 1120 18432 13.1544 3.52442 35.6248 104.76 157.27 157.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1210 3.2e-05 512 160 240 552960 28.031 13.3448 86.6191 418.024 546.232 546.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1950 0.000256 2048 430 1260 70272 7.05267 161.54 209.755 378.392 378.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1020 0.000128 1024 215 1740 124928 13.2996 6.83386 252.377 209.259 481.929 482.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1290 0.000128 2048 250 1240 135424 18.1178 14.3411 386.264 419.489 838.335 838.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 440 3.2e-05 2048 115 720 282624 193.784 55.9129 838.083 1671.88 2759.88 2760.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 600 6.4e-05 512 122 480 212992 18.8362 6.70813 67.1735 218.414 311.343 311.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 530 0.000128 512 50 780 131072 7.02877 3.40963 64.4151 104.679 179.718 179.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 470 0.000256 1024 170 1120 16128 13.0996 3.45702 39.3427 102.265 158.366 158.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1210 3.2e-05 512 160 240 548352 28.3746 13.3693 106.438 417.438 565.836 565.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1950 0.000256 2048 430 1260 70272 7.05872 197.348 209.575 414.025 414.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1020 0.000128 1024 215 1740 124416 13.3608 6.84442 318.232 208.792 547.389 547.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1290 0.000128 2048 250 1240 135360 18.1493 14.3544 473.421 418.93 924.974 925.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 440 3.2e-05 2048 115 720 281088 193.601 56.103 662.292 1668.85 2581.06 2581.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 600 6.4e-05 512 122 480 211968 18.6892 6.66781 82.4643 217.734 325.77 325.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 530 0.000128 512 50 780 129024 7.03555 3.40864 79.2106 103.719 193.56 193.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 470 0.000256 1024 170 1120 13824 12.8701 3.36176 24.3245 99.272 140.035 140.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1210 3.2e-05 512 160 240 543744 28.1426 13.2198 74.1101 414.252 529.933 530.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1950 0.000256 2048 430 1260 70128 7.04758 137.887 209.383 354.359 354.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1020 0.000128 1024 215 1740 122112 13.3292 6.81984 217.839 207.344 445.491 445.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1290 0.000128 2048 250 1240 135360 18.1076 14.3526 329.465 419.123 781.168 781.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 440 3.2e-05 2048 115 720 276480 192.742 55.4561 937.424 1656.89 2842.73 2842.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 600 6.4e-05 512 122 480 202752 18.8582 6.57651 55.5556 215.449 296.65 296.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 530 0.000128 512 50 780 124416 7.10026 3.38285 53.7537 102.225 166.646 166.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 470 0.000256 1024 170 1120 17920 12.9505 3.48282 43.5151 103.393 163.543 163.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1210 3.2e-05 512 160 240 552960 28.2663 13.4051 102.577 419.358 563.829 563.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1950 0.000256 2048 430 1260 70240 7.0609 189.039 209.688 405.833 405.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1020 0.000128 1024 215 1740 125440 13.3396 6.84032 308.994 209.842 539.182 539.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1290 0.000128 2048 250 1240 135360 18.1154 14.3764 456.889 419.476 908.98 909.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 440 3.2e-05 2048 115 720 281600 194.177 56.1063 638.073 1677.33 2565.91 2566.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 600 6.4e-05 512 122 480 215040 18.8095 6.72122 80.3692 219.673 325.785 325.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 530 0.000128 512 50 780 130560 7.10896 3.42061 77.0024 105.019 192.731 192.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 470 0.000256 1024 170 1120 15360 13.3216 3.48317 26.2465 103.502 146.757 146.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1210 3.2e-05 512 160 240 552960 28.2302 13.3693 72.7701 419.419 534.001 534.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1950 0.000256 2048 430 1260 70080 7.04829 132.819 209.472 349.383 349.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1020 0.000128 1024 215 1740 122880 13.1536 6.8135 210.305 206.508 436.937 437.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1290 0.000128 2048 250 1240 134400 18.0171 14.3872 316.765 417.972 767.262 767.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 440 3.2e-05 2048 115 720 276480 196.492 56.0392 870.532 1677.54 2800.83 2801.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 600 6.4e-05 512 122 480 204800 18.9826 6.61718 54.1374 215.058 295.012 295.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 530 0.000128 512 50 780 128000 7.00762 3.39558 53.3233 103.355 167.261 167.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 470 0.000256 1024 170 1120 18432 12.8753 3.47722 41.324 103.416 161.291 161.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1210 3.2e-05 512 160 240 546816 28.2009 13.2995 95.3712 416.618 553.704 553.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1950 0.000256 2048 430 1260 70176 7.05946 177.422 209.559 394.086 394.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1020 0.000128 1024 215 1740 124416 13.2387 6.82394 286.187 208.584 514.996 515.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1290 0.000128 2048 250 1240 135168 18.0403 14.3401 425.607 418.824 876.931 877.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 440 3.2e-05 2048 115 720 276480 193.726 55.6314 586.616 1665.88 2502.07 2502.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 600 6.4e-05 512 122 480 208896 18.6732 6.61773 73.1967 214.085 312.785 312.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 530 0.000128 512 50 780 129024 6.94358 3.39462 71.0797 103.312 184.914 185.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 470 0.000256 1024 170 1120 12288 13.1165 3.35462 20.0413 99.3509 136.069 136.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1210 3.2e-05 512 160 240 540672 28.0756 13.1497 68.2821 412.277 521.998 522.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1950 0.000256 2048 430 1260 70080 7.04512 127.236 209.418 343.741 343.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1020 0.000128 1024 215 1740 122880 13.1635 6.93629 203.457 206.418 430.133 430.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1290 0.000128 2048 250 1240 135168 18.0489 14.377 304.882 418.806 756.228 756.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 440 3.2e-05 2048 115 720 270336 192.992 55.3073 410.721 1648.55 2307.78 2307.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 600 6.4e-05 512 122 480 208896 18.6856 6.61312 52.762 214.728 293.002 293.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 530 0.000128 512 50 780 129024 6.95808 3.3975 51.5288 103.31 165.375 165.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 470 0.000256 1024 170 1120 16000 13.3207 3.48925 37.0123 103.431 157.458 157.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1210 3.2e-05 512 160 240 550400 28.0583 13.3448 100.385 416.841 558.84 558.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1950 0.000256 2048 430 1260 70200 7.06589 185.502 209.656 402.27 402.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1020 0.000128 1024 215 1740 124800 13.2929 6.8649 299.697 208.698 528.709 528.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1290 0.000128 2048 250 1240 135200 18.1878 14.3699 445.211 419.15 897.04 897.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 440 3.2e-05 2048 115 720 281600 192.438 55.8566 624.059 1666.95 2539.52 2539.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 600 6.4e-05 512 122 480 204800 19.0288 6.63539 74.7714 214.15 314.8 314.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 530 0.000128 512 50 780 128000 7.03738 3.40474 73.6277 103.327 187.578 187.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 470 0.000256 1024 170 1120 12800 13.7842 3.48774 21.7456 103.551 142.774 142.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1210 3.2e-05 512 160 240 537600 28.3694 13.1809 69.8852 412.537 524.186 524.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1950 0.000256 2048 430 1260 70000 7.04717 131.258 209.342 347.692 347.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1020 0.000128 1024 215 1740 121600 13.306 6.81165 206.883 206.542 433.702 433.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1290 0.000128 2048 250 1240 135200 18.1703 14.3696 314.489 419.32 766.467 766.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 440 3.2e-05 2048 115 720 268800 194.161 55.1554 421.124 1649.54 2320.2 2320.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 600 6.4e-05 512 122 480 204800 19.0304 6.62525 53.3558 214.851 294.073 294.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 530 0.000128 512 50 780 128000 7.03962 3.40582 52.5117 103.369 166.51 166.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 470 0.000256 1024 170 1120 14336 13.1175 3.41222 41.0796 101.364 159.18 159.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1210 3.2e-05 512 160 240 551936 28.2623 13.3816 129.213 418.643 589.704 589.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1950 0.000256 2048 430 1260 70224 7.10189 238.529 209.701 455.375 455.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1020 0.000128 1024 215 1740 125440 13.3111 6.83478 384.46 209.526 614.287 614.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1290 0.000128 2048 250 1240 134848 18.0722 14.4827 567.022 418.831 1018.53 1018.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 440 3.2e-05 2048 115 720 279552 194.476 56.0742 791.599 1674.3 2716.66 2716.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 600 6.4e-05 512 122 480 207872 18.8835 6.64294 97.3784 217.564 340.677 340.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 530 0.000128 512 50 780 129024 7.00314 3.40134 95.1947 103.655 209.44 209.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 470 0.000256 1024 170 1120 7168 13.3296 3.26422 14.4698 96.6494 127.911 128.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1210 3.2e-05 512 160 240 544768 27.9382 13.1966 84.0984 413.667 539.114 539.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1950 0.000256 2048 430 1260 70112 7.05536 154.538 209.582 371.22 371.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1020 0.000128 1024 215 1740 121856 13.3234 6.92634 244.414 207.135 471.955 472.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1290 0.000128 2048 250 1240 134400 18.049 14.3943 368.163 419.147 819.876 819.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 440 3.2e-05 2048 115 720 272384 193.142 55.192 503.185 1654.05 2405.79 2405.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 600 6.4e-05 512 122 480 200704 18.6189 6.56179 62.2605 211.121 298.782 298.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 530 0.000128 512 50 780 121856 7.09674 3.36637 59.5627 101.267 171.477 171.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 470 0.000256 1024 170 1120 15360 13.3874 3.48717 42.9981 103.456 163.529 163.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1210 3.2e-05 512 160 240 545280 28.6318 13.3714 122.612 417.672 582.499 582.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1950 0.000256 2048 430 1260 70200 7.04717 227.293 209.69 444.074 444.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1020 0.000128 1024 215 1740 124800 13.3234 6.8392 366.211 209.036 595.571 595.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1290 0.000128 2048 250 1240 135360 18.1196 14.3647 544.004 419.155 995.77 995.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 440 3.2e-05 2048 115 720 276480 195.405 56.023 748.036 1670.11 2669.79 2669.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 600 6.4e-05 512 122 480 207360 18.8414 6.63366 93.3906 216.563 335.634 335.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 530 0.000128 512 50 780 126720 7.10669 3.39798 89.8186 103.333 203.837 203.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 470 0.000256 1024 170 1120 15360 13.3265 3.48531 29.5058 103.532 150.053 150.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1210 3.2e-05 512 160 240 537600 28.3329 13.6465 82.1476 412.253 536.587 536.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1950 0.000256 2048 430 1260 70080 7.08403 154.174 209.515 370.816 370.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1020 0.000128 1024 215 1740 122880 13.1798 6.80403 243.945 206.45 470.537 470.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1290 0.000128 2048 250 1240 134400 18.0537 14.3503 367.287 417.842 817.657 817.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 440 3.2e-05 2048 115 720 261120 196.093 55.1316 480.606 1648.44 2380.49 2380.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 600 6.4e-05 512 122 480 199680 19.3768 6.62851 61.0567 214.732 302.005 302.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 530 0.000128 512 50 780 122880 7.31667 3.40403 59.0201 103.324 173.246 173.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 470 0.000256 1024 170 1120 16384 13.438 3.52618 44.8184 104.754 166.739 166.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1210 3.2e-05 512 160 240 548864 28.3606 13.353 119.45 417.678 579.057 579.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1950 0.000256 2048 430 1260 70144 7.11754 219.696 209.388 436.247 436.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1020 0.000128 1024 215 1740 124928 13.2924 6.83008 354.652 209.058 583.99 584.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1290 0.000128 2048 250 1240 134656 18.0524 14.3344 525.062 417.894 975.465 975.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 440 3.2e-05 2048 115 720 278528 194.453 55.8622 730.364 1670.31 2651.21 2651.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 600 6.4e-05 512 122 480 212992 18.8091 6.70925 93.0336 219.234 337.996 338.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 530 0.000128 512 50 780 131072 7.03171 3.40838 90.0619 104.623 205.305 205.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 470 0.000256 1024 170 1120 8192 13.708 3.35846 16.286 99.5617 133.115 133.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1210 3.2e-05 512 160 240 540672 29.0007 13.3465 79.6173 418.069 540.244 540.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1950 0.000256 2048 430 1260 69888 7.06048 148.579 209.197 364.88 364.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1020 0.000128 1024 215 1740 122880 13.4921 6.83299 235.366 209.527 465.373 465.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1290 0.000128 2048 250 1240 134144 18.0856 14.3401 353.71 418.541 804.797 804.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 440 3.2e-05 2048 115 720 278528 194.492 55.9057 494.092 1672.16 2416.87 2417.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 600 6.4e-05 512 122 480 212992 18.85 6.71334 62.7993 219.467 308.04 308.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 530 0.000128 512 50 780 131072 7.04432 3.41197 60.6734 104.786 176.098 176.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 470 0.000256 1024 170 1120 12288 13.13 3.35792 30.0649 99.4113 146.163 146.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1210 3.2e-05 512 160 240 540672 28.0879 13.1564 102.361 412.516 556.331 556.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1950 0.000256 2048 430 1260 70080 7.16362 191.929 209.535 408.669 408.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1020 0.000128 1024 215 1740 122880 13.1792 6.80141 303.961 206.627 530.725 530.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1290 0.000128 2048 250 1240 135168 18.0736 14.3581 460.801 419.042 912.392 912.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 440 3.2e-05 2048 115 720 270336 193.012 55.0646 620.89 1649.49 2518.68 2518.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 600 6.4e-05 512 122 480 208896 18.6938 6.61792 79.0307 213.787 318.335 318.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 530 0.000128 512 50 780 129024 6.96134 3.40029 76.9333 103.365 190.844 190.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 470 0.000256 1024 170 1120 12288 13.1609 3.36397 21.9433 99.8189 138.493 138.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1210 3.2e-05 512 160 240 540672 28.1161 13.1502 72.725 412.331 526.532 526.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1950 0.000256 2048 430 1260 69888 7.04922 135.477 209.37 351.939 351.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1020 0.000128 1024 215 1740 122880 13.1999 6.80346 215.936 206.628 442.72 442.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1290 0.000128 2048 250 1240 133632 18.07 14.3319 321.604 417.176 771.303 771.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 440 3.2e-05 2048 115 720 270336 193.163 55.0724 437.383 1648.72 2334.56 2334.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 600 6.4e-05 512 122 480 196608 18.2515 6.54029 52.9731 206.68 284.661 284.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 530 0.000128 512 50 780 122880 6.78406 3.34806 52.2291 99.3023 161.852 161.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 470 0.000256 1024 170 1120 12800 13.7763 3.49114 33.1899 103.486 154.147 154.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1210 3.2e-05 512 160 240 537600 28.3794 13.179 106.411 412.292 560.477 560.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1950 0.000256 2048 430 1260 70000 7.0808 199.533 209.224 415.882 415.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1020 0.000128 1024 215 1740 121600 13.3108 6.82128 315.904 206.426 542.622 542.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1290 0.000128 2048 250 1240 135200 18.1715 14.374 477.977 419.087 929.733 929.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 440 3.2e-05 2048 115 720 268800 194.188 55.4298 640.347 1648.57 2538.76 2538.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 600 6.4e-05 512 122 480 204800 19.0458 6.62947 81.0474 214.738 321.671 321.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 530 0.000128 512 50 780 128000 7.03789 3.40432 80.1292 103.313 194.068 194.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 470 0.000256 1024 170 1120 12800 13.7287 3.49146 25.4635 103.821 146.708 146.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1210 3.2e-05 512 160 240 537600 28.3166 13.1671 75.8502 412.774 530.32 530.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1950 0.000256 2048 430 1260 69600 7.02464 140.444 208.834 356.345 356.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1020 0.000128 1024 215 1740 121600 13.3053 6.81152 226.525 206.832 453.626 453.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1290 0.000128 2048 250 1240 134400 18.0552 14.4343 337.468 417.765 787.838 787.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 440 3.2e-05 2048 115 720 256000 197.922 55.1282 435.095 1650.23 2338.59 2338.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 600 6.4e-05 512 122 480 204800 19.0208 6.63075 58.0824 215.053 299 299.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 530 0.000128 512 50 780 128000 7.02538 3.39878 58.2616 103.515 172.384 172.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 470 0.000256 1024 170 1128 19456 12.962 3.52336 34.924 104.703 156.318 156.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1210 3.2e-05 512 160 240 550912 28.5102 13.3784 141.358 419.331 602.795 602.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1950 0.000256 2048 430 1248 70400 7.07795 147.768 209.787 364.679 364.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1020 0.000128 1024 215 1752 125440 13.3303 6.82982 239.754 209.775 469.846 469.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1290 0.000128 2048 250 1248 135680 18.0787 14.359 358.156 419.337 810.035 810.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 440 3.2e-05 2048 115 720 280576 195.932 55.9697 1030.6 1676.73 2959.46 2959.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 600 6.4e-05 512 122 480 215040 18.6929 6.71088 61.4342 221.159 308.207 308.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 530 0.000128 512 50 792 131072 7.01808 3.40781 59.5156 104.644 174.766 174.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 470 0.000256 1024 170 1128 19200 13.1145 3.54509 36.4627 105.059 158.387 158.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1210 3.2e-05 512 160 240 550400 28.743 13.4078 142.788 419.339 604.492 604.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1950 0.000256 2048 430 1248 70360 7.05331 155.553 209.703 372.353 372.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1020 0.000128 1024 215 1752 125440 13.3873 6.84237 254.35 209.782 484.52 484.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1290 0.000128 2048 250 1248 135680 18.1727 14.3845 376.392 419.369 828.418 828.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 440 3.2e-05 2048 115 720 281600 195.455 56.1377 914.495 1676.78 2843.08 2843.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 600 6.4e-05 512 122 480 215040 18.8646 6.73581 65.2454 222.972 314.04 314.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 530 0.000128 512 50 792 130560 7.12752 3.41683 63.0381 104.994 178.759 178.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 470 0.000256 1024 170 1128 18432 12.8839 3.48032 34.5404 103.364 154.471 154.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1210 3.2e-05 512 160 240 549888 28.4047 13.3817 83.461 418.706 544.167 544.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1950 0.000256 2048 430 1248 70368 7.07475 153.204 209.767 370.088 370.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1020 0.000128 1024 215 1752 125184 13.3334 6.83622 250.022 209.472 479.819 479.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1290 0.000128 2048 250 1248 135552 18.0818 14.3528 371.358 419.264 823.18 823.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 440 3.2e-05 2048 115 720 279552 195.128 56.0879 867.543 1674.36 2793.34 2793.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 600 6.4e-05 512 122 480 215040 18.5997 6.68672 64.6175 218.117 308.232 308.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 530 0.000128 512 50 792 130560 7.01158 3.41024 62.5903 104.32 177.516 177.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 470 0.000256 1024 170 1128 18432 12.883 3.47898 23.249 103.494 143.303 143.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1210 3.2e-05 512 160 240 546816 28.3483 13.2972 143.606 416.671 602.137 602.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1950 0.000256 2048 430 1248 70272 7.05504 98.5235 209.639 315.262 315.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1020 0.000128 1024 215 1752 124416 13.2487 6.87104 160.766 208.509 389.552 389.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1290 0.000128 2048 250 1248 135168 18.0543 14.4445 237.694 418.875 689.167 689.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 440 3.2e-05 2048 115 720 276480 194.274 55.9066 852.213 1666.1 2768.71 2768.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 600 6.4e-05 512 122 480 208896 18.6672 6.6215 40.8522 219.86 286.216 286.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 530 0.000128 512 50 792 129024 6.94109 3.39763 40.1922 103.326 154.041 154.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 470 0.000256 1024 170 1128 17920 13.074 3.50106 38.6285 103.623 159.033 159.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1210 3.2e-05 512 160 240 548352 28.5933 13.398 97.6953 418.312 558.218 558.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1950 0.000256 2048 430 1248 70336 7.0328 176.074 209.506 392.658 392.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1020 0.000128 1024 215 1752 125440 13.3345 6.84278 289.605 209.398 519.344 519.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1290 0.000128 2048 250 1248 135520 18.1539 14.4908 427.997 418.976 879.743 879.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 440 3.2e-05 2048 115 720 279552 194.917 56.0299 1007.15 1672.87 2931.18 2931.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 600 6.4e-05 512 122 480 215040 18.8091 6.72941 74.772 219.258 319.787 319.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 530 0.000128 512 50 792 130816 7.09014 3.41402 72.3876 104.745 187.82 187.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 470 0.000256 1024 170 1128 14336 13.1158 3.40992 20.4561 101.383 138.575 138.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1210 3.2e-05 512 160 240 544768 28.8276 13.386 62.3619 418.958 523.752 523.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1950 0.000256 2048 430 1248 70224 7.05331 112.143 209.551 328.79 328.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1020 0.000128 1024 215 1752 125440 13.3166 6.83213 184.11 209.558 413.976 414.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1290 0.000128 2048 250 1248 135296 18.0669 14.3671 272.487 418.921 723.958 724.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 440 3.2e-05 2048 115 720 279552 194.666 56.0527 947.449 1674.37 2872.76 2872.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 600 6.4e-05 512 122 480 207872 18.8961 6.64371 46.1028 217.601 289.453 289.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 530 0.000128 512 50 792 129024 7.01107 3.40173 45.5292 103.678 159.806 159.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 470 0.000256 1024 170 1128 18432 13.145 3.52608 38.6298 104.76 160.265 160.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1210 3.2e-05 512 160 240 548864 28.3787 13.3468 93.9028 418.024 553.868 554.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1950 0.000256 2048 430 1248 70336 7.04557 171.545 209.733 388.368 388.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1020 0.000128 1024 215 1752 124928 13.2936 6.8327 273.479 209.251 503.013 503.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1290 0.000128 2048 250 1248 135680 18.0913 14.3768 417.076 419.491 869.156 869.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 440 3.2e-05 2048 115 720 278528 194.783 55.8409 934.669 1671.52 2857.03 2857.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 600 6.4e-05 512 122 480 212992 18.8348 6.7081 71.3255 220.554 317.636 317.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 530 0.000128 512 50 792 131072 7.02144 3.41229 69.5554 104.676 184.85 184.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 470 0.000256 1024 170 1128 16384 13.4434 3.52538 22.9583 104.832 144.962 145.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1210 3.2e-05 512 160 240 548864 28.3869 13.3467 64.1503 418.02 524.117 524.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1950 0.000256 2048 430 1248 70272 7.03898 114.279 209.698 331.06 331.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1020 0.000128 1024 215 1752 124928 13.3029 6.83222 179.187 209.214 408.696 408.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1290 0.000128 2048 250 1248 135168 18.0234 14.3407 277.295 418.23 728.006 728.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 440 3.2e-05 2048 115 720 278528 194.928 55.935 877.532 1671.5 2800.11 2800.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 600 6.4e-05 512 122 480 212992 18.8476 6.70653 48.0379 219.442 293.244 293.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 530 0.000128 512 50 792 131072 7.02995 3.40813 46.4351 104.705 161.764 161.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 470 0.000256 1024 170 1128 16128 13.1043 3.45702 37.8923 102.264 156.929 157.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1210 3.2e-05 512 160 240 548352 28.4107 13.3751 102.53 417.318 561.849 562.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1950 0.000256 2048 430 1248 70344 7.07107 186.638 209.561 403.313 403.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1020 0.000128 1024 215 1752 124416 13.3603 6.84147 305.296 208.888 534.546 534.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1290 0.000128 2048 250 1248 135648 18.1188 14.3992 453.878 418.907 905.427 905.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 440 3.2e-05 2048 115 720 276480 195.385 55.9369 622.833 1668.48 2542.85 2543.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 600 6.4e-05 512 122 480 211968 18.6863 8.48944 77.9531 216.31 321.655 321.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 530 0.000128 512 50 792 129024 7.04048 3.41162 75.7452 103.718 190.097 190.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 470 0.000256 1024 170 1128 13824 12.8772 3.36163 23.564 99.2547 139.263 139.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1210 3.2e-05 512 160 240 543744 28.1573 13.2273 71.7119 414.166 527.477 527.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1950 0.000256 2048 430 1248 70272 7.04643 131.115 209.531 347.739 347.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1020 0.000128 1024 215 1752 122112 13.3461 6.82288 211.231 207.303 438.86 438.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1290 0.000128 2048 250 1248 135360 18.1157 14.3791 317.652 419.039 769.306 769.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 440 3.2e-05 2048 115 720 267264 196.669 55.4244 811.376 1656.06 2719.75 2719.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 600 6.4e-05 512 122 480 202752 18.8665 6.57408 53.0149 213.322 291.989 292.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 530 0.000128 512 50 792 124416 7.10678 3.38214 52.1099 102.209 164.995 165.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 470 0.000256 1024 170 1128 17920 12.9642 3.48397 40.5578 103.311 160.523 160.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1210 3.2e-05 512 160 240 547840 28.6653 13.4023 96.9419 419.007 558.235 558.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1950 0.000256 2048 430 1248 70320 7.07174 176.254 209.525 392.896 392.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1020 0.000128 1024 215 1752 125440 13.3558 6.84477 292.594 209.765 522.721 522.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1290 0.000128 2048 250 1248 135680 18.1032 14.3655 431.906 419.111 883.612 883.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 440 3.2e-05 2048 115 720 281600 194.231 56.0655 600.942 1675.41 2526.88 2527.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 600 6.4e-05 512 122 480 215040 18.8172 6.72499 74.9945 219.275 320.021 320.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 530 0.000128 512 50 792 130560 7.12016 3.41965 73.0263 104.934 188.699 188.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 470 0.000256 1024 170 1128 15360 13.2975 3.47955 25.0677 103.5 145.55 145.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1210 3.2e-05 512 160 240 542720 29.0132 13.3775 69.5408 419.417 531.557 531.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1950 0.000256 2048 430 1248 70240 7.04666 127.302 209.703 344.094 344.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1020 0.000128 1024 215 1752 122880 13.1594 6.80346 205.015 206.508 431.643 431.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1290 0.000128 2048 250 1248 135040 17.9675 14.3397 308.845 417.98 759.253 759.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 440 3.2e-05 2048 115 720 276480 196.791 56.0031 778.438 1677.31 2708.76 2708.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 600 6.4e-05 512 122 480 204800 18.9745 6.61626 51.8031 217.173 294.781 294.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 530 0.000128 512 50 792 128000 7.01274 3.39907 51.7449 103.36 165.698 165.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 470 0.000256 1024 170 1128 18432 12.8899 3.47946 50.7135 103.415 170.698 170.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1210 3.2e-05 512 160 240 546816 28.1619 13.292 125.518 416.851 584.037 584.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1950 0.000256 2048 430 1248 70272 7.04586 228.837 209.699 445.624 445.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1020 0.000128 1024 215 1752 124416 13.2357 6.82102 373.599 208.496 602.309 602.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1290 0.000128 2048 250 1248 135168 18.0306 14.3462 552.782 418.845 1004.12 1004.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 440 3.2e-05 2048 115 720 276480 193.713 55.6565 759.132 1665.92 2674.64 2674.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 600 6.4e-05 512 122 480 208896 18.6481 6.61782 93.9517 217.25 336.677 336.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 530 0.000128 512 50 792 129024 6.94195 3.39021 92.6051 103.313 206.43 206.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 470 0.000256 1024 170 1128 12288 13.1416 3.35898 22.6642 99.4217 138.796 138.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1210 3.2e-05 512 160 240 540672 28.0706 13.1502 80.6103 412.563 534.602 534.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1950 0.000256 2048 430 1248 70080 7.04051 144.499 209.361 360.945 361.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1020 0.000128 1024 215 1752 122880 13.1559 6.79549 233.466 206.549 460.124 460.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1290 0.000128 2048 250 1248 135168 18.0704 14.3708 353.101 419.102 804.759 804.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 440 3.2e-05 2048 115 720 270336 192.959 55.2474 473.612 1649.68 2371.72 2371.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 600 6.4e-05 512 122 480 208896 18.6747 6.6161 61.4068 216.324 303.231 303.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 530 0.000128 512 50 792 129024 6.95469 3.39968 60.649 103.381 174.565 174.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 470 0.000256 1024 170 1128 16000 13.3306 3.49293 44.8287 103.332 165.189 165.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1210 3.2e-05 512 160 240 544000 28.5498 13.3462 122.999 416.455 581.562 581.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1950 0.000256 2048 430 1248 70300 7.04035 224.263 209.533 440.879 440.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1020 0.000128 1024 215 1752 124800 13.3042 6.85261 367.353 208.41 596.077 596.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1290 0.000128 2048 250 1248 135200 18.1775 14.3782 542.21 418.755 993.638 993.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 440 3.2e-05 2048 115 720 275200 195.178 55.8326 741.17 1665.23 2657.63 2657.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 600 6.4e-05 512 122 480 211200 18.5777 6.63894 93.7986 216.069 335.3 335.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 530 0.000128 512 50 792 128000 7.03654 3.40742 90.7531 103.229 204.611 204.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 470 0.000256 1024 170 1128 12800 13.7684 3.49331 24.2364 103.561 145.268 145.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1210 3.2e-05 512 160 240 537600 28.3645 13.1823 82.5007 412.622 536.886 537.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1950 0.000256 2048 430 1248 70200 7.04195 152.567 209.724 369.376 369.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1020 0.000128 1024 215 1752 121600 13.2991 6.81766 241.954 206.582 468.81 468.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1290 0.000128 2048 250 1248 135200 18.1676 14.3884 369.098 419.418 821.193 821.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 440 3.2e-05 2048 115 720 268800 194.129 55.257 493.233 1649.86 2392.7 2392.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 600 6.4e-05 512 122 480 204800 19.0389 6.62938 61.7592 213.843 301.485 301.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 530 0.000128 512 50 792 128000 7.0433 3.40224 61.5492 103.39 175.572 175.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 470 0.000256 1024 170 1128 14336 13.1328 3.4183 38.2696 101.305 156.33 156.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1210 3.2e-05 512 160 240 544768 28.813 13.3852 120.202 418.46 581.08 581.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1950 0.000256 2048 430 1248 70224 7.12269 219.038 209.384 435.588 435.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1020 0.000128 1024 215 1752 125440 13.3205 6.83955 361.503 209.398 591.22 591.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1290 0.000128 2048 250 1248 135296 18.061 14.3611 532.371 418.579 983.498 983.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 440 3.2e-05 2048 115 720 279552 194.558 56.007 739.154 1673.35 2663.3 2663.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 600 6.4e-05 512 122 480 207872 18.9004 6.64531 90.3261 216.379 332.46 332.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 530 0.000128 512 50 792 129024 7.00419 3.40275 89.3983 103.595 203.586 203.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 470 0.000256 1024 170 1128 7168 13.32 3.27062 14.2124 96.6369 127.641 127.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1210 3.2e-05 512 160 240 530432 29.0065 13.1891 78.0564 413.616 534.083 534.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1950 0.000256 2048 430 1248 70112 7.04102 145.674 209.357 362.116 362.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1020 0.000128 1024 215 1752 121856 13.3142 6.81574 233.507 207.108 460.906 461.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1290 0.000128 2048 250 1248 135296 18.0278 14.4553 352.82 418.825 804.25 804.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 440 3.2e-05 2048 115 720 272384 193.174 55.2063 477.607 1653.88 2380.09 2380.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 600 6.4e-05 512 122 480 200704 18.6152 6.56826 58.1295 211.094 294.622 294.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 530 0.000128 512 50 792 121856 7.09958 3.36909 56.0491 101.253 167.956 168.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 470 0.000256 1024 170 1128 15360 13.3963 3.48554 38.5501 103.449 159.081 159.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1210 3.2e-05 512 160 240 545280 28.646 13.3707 117.885 417.674 577.783 577.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1950 0.000256 2048 430 1248 70200 7.06355 212.73 209.493 429.328 429.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1020 0.000128 1024 215 1752 124800 13.3267 6.84438 350.535 209.03 579.89 580.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1290 0.000128 2048 250 1248 135360 18.1283 14.3651 517.111 419.161 968.888 968.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 440 3.2e-05 2048 115 720 276480 195.364 56.0046 709.23 1670.32 2631.13 2631.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 600 6.4e-05 512 122 480 207360 18.8413 6.63552 87.8465 217.528 331.061 331.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 530 0.000128 512 50 792 126720 7.09946 3.39978 84.8868 103.327 198.9 199.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 470 0.000256 1024 170 1128 15360 13.3063 3.48774 27.4012 103.62 148.017 148.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1210 3.2e-05 512 160 240 537600 28.3185 13.168 75.7176 412.641 530.051 530.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1950 0.000256 2048 430 1248 70080 7.05126 138.534 209.512 355.141 355.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1020 0.000128 1024 215 1752 122880 13.1809 6.8055 223.665 206.637 450.447 450.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1290 0.000128 2048 250 1248 134400 18.0632 14.4488 332.27 418.243 783.148 783.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 440 3.2e-05 2048 115 720 261120 196.1 55.1858 433.906 1650.01 2335.42 2335.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 600 6.4e-05 512 122 480 199680 19.3692 6.62685 55.048 213.86 295.113 295.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 530 0.000128 512 50 792 122880 7.30682 3.4007 54.1669 103.422 168.475 168.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 470 0.000256 1024 170 1128 16384 13.4461 3.52493 39.7604 104.751 161.689 161.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1210 3.2e-05 512 160 240 548864 28.3743 13.3519 113.292 417.675 572.903 573.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1950 0.000256 2048 430 1248 70272 7.04368 204.225 209.531 420.843 420.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1020 0.000128 1024 215 1752 124928 13.3022 6.83338 335.675 209.042 565.013 565.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1290 0.000128 2048 250 1248 135168 18.016 14.3729 493.997 417.886 944.392 944.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 440 3.2e-05 2048 115 720 278528 194.471 55.9332 683.484 1670.09 2604.2 2604.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 600 6.4e-05 512 122 480 212992 18.8349 6.7088 86.3178 218.179 330.253 330.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 530 0.000128 512 50 792 131072 7.02765 3.40742 84.5017 104.62 199.744 199.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 470 0.000256 1024 170 1128 8192 13.6893 3.36077 15.3198 99.4355 132.01 132.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1210 3.2e-05 512 160 240 540672 28.9929 13.341 75.2352 417.817 535.6 535.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1950 0.000256 2048 430 1248 70144 7.07802 136.865 209.558 353.545 353.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1020 0.000128 1024 215 1752 122880 13.5054 6.82918 222.23 209.25 451.975 452.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1290 0.000128 2048 250 1248 135168 18.0545 14.3324 332.288 418.281 783.072 783.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 440 3.2e-05 2048 115 720 278528 194.478 56.0942 461.028 1670.7 2382.52 2382.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 600 6.4e-05 512 122 480 212992 18.8461 6.7113 58.4862 219.338 303.601 303.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 530 0.000128 512 50 792 131072 7.04336 3.41328 57.4331 104.725 172.794 172.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 470 0.000256 1024 170 1125 18432 13.1062 3.52586 37.4295 104.69 158.958 159.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1210 3.2e-05 512 160 250 548864 28.6127 13.3835 160.913 419.276 622.398 622.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1950 0.000256 2048 430 1250 70368 7.05699 166.974 209.71 383.785 383.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1020 0.000128 1024 215 1750 125440 13.3318 6.83216 271.621 209.747 501.686 501.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1290 0.000128 2048 250 1250 135168 18.0911 14.4319 406.651 419.296 858.575 858.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 440 3.2e-05 2048 115 725 280576 195.496 55.9659 1133.05 1676.49 3061.23 3061.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 600 6.4e-05 512 122 475 215040 18.703 6.70896 69.7591 218.926 314.309 314.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 530 0.000128 512 50 775 131072 7.01485 3.41018 67.2131 104.631 182.456 182.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 470 0.000256 1024 170 1125 17920 13.3094 3.54576 32.8578 104.966 154.886 155.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1210 3.2e-05 512 160 250 547840 28.699 13.4062 81.3236 418.982 542.624 542.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1950 0.000256 2048 430 1250 70360 7.07981 148.759 209.558 365.44 365.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1020 0.000128 1024 215 1750 125440 13.3882 6.8456 243.778 209.606 473.777 473.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1290 0.000128 2048 250 1250 135200 18.1925 14.3728 364.095 419.021 815.798 815.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 440 3.2e-05 2048 115 725 279040 196.787 56.0952 888.983 1675.33 2817.41 2817.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 600 6.4e-05 512 122 475 215040 18.8629 6.73517 62.3349 221.722 309.868 310.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 530 0.000128 512 50 775 130560 7.12243 3.41827 59.7971 104.907 175.428 175.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 470 0.000256 1024 170 1125 15360 13.2964 3.48416 18.937 103.385 139.305 139.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1210 3.2e-05 512 160 250 547840 28.8982 13.4028 140.502 419.324 602.343 602.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1950 0.000256 2048 430 1250 70320 7.05558 96.9115 209.72 313.73 313.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1020 0.000128 1024 215 1750 125440 13.3497 6.84237 158.59 209.819 388.762 388.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1290 0.000128 2048 250 1250 135040 18.1379 14.3913 234.935 419.601 687.17 687.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 440 3.2e-05 2048 115 725 276480 198.056 56.2179 961.462 1676.73 2892.69 2892.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 600 6.4e-05 512 122 475 215040 18.814 6.72214 40.7257 223.022 289.493 289.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 530 0.000128 512 50 775 130560 7.10934 3.41651 39.0328 105.012 154.755 154.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 470 0.000256 1024 170 1125 16896 13.1108 3.48256 33.3704 103.368 153.532 153.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1210 3.2e-05 512 160 250 546816 28.6532 13.3837 86.6178 418.757 547.623 547.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1950 0.000256 2048 430 1250 70368 7.06963 158.2 209.801 375.113 375.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1020 0.000128 1024 215 1750 125184 13.3354 7.19386 259.525 209.576 489.786 489.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1290 0.000128 2048 250 1250 135168 18.0828 14.5163 386.599 419.269 838.589 838.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 440 3.2e-05 2048 115 725 279552 195.101 56.0353 876.042 1674.47 2801.86 2802.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 600 6.4e-05 512 122 475 211968 18.8079 6.68669 65.9359 220.026 311.666 311.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 530 0.000128 512 50 775 130560 7.00963 3.41165 64.274 104.322 179.2 179.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 470 0.000256 1024 170 1125 15360 13.2866 3.47888 20.589 103.401 140.959 141.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1210 3.2e-05 512 160 250 540672 28.8917 13.2977 145.662 416.564 604.637 604.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1950 0.000256 2048 430 1250 70272 7.05299 102.537 209.621 319.254 319.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1020 0.000128 1024 215 1750 124416 13.2593 7.29088 166.657 208.463 395.829 395.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1290 0.000128 2048 250 1250 134784 18.0616 14.3604 248.632 418.778 699.938 700.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 440 3.2e-05 2048 115 725 276480 194.524 55.7547 853.223 1665.69 2769.43 2769.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 600 6.4e-05 512 122 475 208896 18.6537 6.61581 41.7519 215.395 282.632 282.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 530 0.000128 512 50 775 129024 6.9529 3.39661 41.2198 103.305 155.062 155.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 470 0.000256 1024 170 1125 16128 13.3268 3.4945 33.7795 103.599 154.398 154.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1210 3.2e-05 512 160 250 548352 28.6203 13.3925 95.2668 418.21 555.707 555.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1950 0.000256 2048 430 1250 70336 7.04915 170.69 209.494 387.276 387.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1020 0.000128 1024 215 1750 125440 13.335 6.84682 277.99 209.358 507.688 507.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1290 0.000128 2048 250 1250 135072 18.1687 14.397 413.879 418.888 865.456 865.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 440 3.2e-05 2048 115 725 279552 195.131 56.0648 979.883 1672.26 2903.55 2903.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 600 6.4e-05 512 122 475 215040 18.807 6.7257 71.9212 220.798 318.466 318.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 530 0.000128 512 50 775 130816 7.08416 3.41965 69.1931 104.721 184.605 184.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 470 0.000256 1024 170 1125 14336 13.095 3.41133 19.8074 101.301 137.824 137.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1210 3.2e-05 512 160 250 544768 28.8265 13.3816 61.2219 418.408 522.053 522.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1950 0.000256 2048 430 1250 70224 7.04717 108.89 209.424 325.403 325.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1020 0.000128 1024 215 1750 125440 13.315 6.83546 176.89 209.384 406.581 406.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1290 0.000128 2048 250 1250 134848 18.0744 14.4397 264.367 418.588 715.587 715.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 440 3.2e-05 2048 115 725 279552 194.859 55.9882 915.429 1673.05 2839.53 2839.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 600 6.4e-05 512 122 475 207872 18.9013 6.64259 44.517 218.535 288.805 288.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 530 0.000128 512 50 775 129024 7.00774 3.4023 43.702 103.595 157.896 158.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 470 0.000256 1024 170 1125 18432 13.1568 3.5287 39.5984 104.639 161.124 161.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1210 3.2e-05 512 160 250 544768 28.6662 13.3489 98.0989 417.528 557.856 558.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1950 0.000256 2048 430 1250 70336 7.07958 177.803 209.511 394.439 394.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1020 0.000128 1024 215 1750 124928 13.2819 6.83213 284.911 209.019 514.2 514.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1290 0.000128 2048 250 1250 135168 18.1131 14.3403 432.731 418.981 884.288 884.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 440 3.2e-05 2048 115 725 278528 194.747 55.8636 927.852 1669.52 2848.2 2848.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 600 6.4e-05 512 122 475 212992 18.8138 6.70576 73.6139 220.198 319.547 319.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 530 0.000128 512 50 775 131072 7.02374 3.41373 71.7562 104.552 186.934 187.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 470 0.000256 1024 170 1125 16384 13.4412 3.52675 23.8721 104.85 145.889 146.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1210 3.2e-05 512 160 250 540672 28.991 13.3509 66.0022 418.073 526.627 526.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1950 0.000256 2048 430 1250 70272 7.05946 118.127 209.756 334.984 335.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1020 0.000128 1024 215 1750 124928 13.3082 6.83133 185.744 209.241 415.285 415.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1290 0.000128 2048 250 1250 134656 18.0535 14.3388 287.328 418.286 738.123 738.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 440 3.2e-05 2048 115 725 278528 194.859 56.1357 866.412 1671.83 2789.45 2789.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 600 6.4e-05 512 122 475 212992 18.8304 6.70925 49.5156 221.564 296.83 297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 530 0.000128 512 50 775 131072 7.02662 3.4097 47.7619 104.723 163.108 163.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 470 0.000256 1024 170 1125 16128 13.1068 3.45712 39.046 102.269 158.084 158.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1210 3.2e-05 512 160 250 543744 28.7533 13.377 103.146 417.292 562.781 562.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1950 0.000256 2048 430 1250 70344 7.05514 185.931 209.605 402.636 402.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1020 0.000128 1024 215 1750 124416 13.3674 6.84032 304.919 208.801 534.085 534.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1290 0.000128 2048 250 1250 135072 18.1577 14.3619 455.101 418.935 906.682 906.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 440 3.2e-05 2048 115 725 276480 195.359 56.0379 628.883 1670.08 2550.59 2550.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 600 6.4e-05 512 122 475 211968 18.6917 6.66016 77.616 215.265 318.442 318.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 530 0.000128 512 50 775 129024 7.04173 3.40992 75.1271 103.727 189.488 189.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 470 0.000256 1024 170 1125 13824 12.8977 3.36106 24.0292 99.3599 139.852 140.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1210 3.2e-05 512 160 250 534528 28.8478 13.226 73.4352 414.591 530.315 530.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1950 0.000256 2048 430 1250 70272 7.06381 134.016 209.843 350.968 351.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1020 0.000128 1024 215 1750 122112 13.3531 7.31136 214.844 207.516 443.186 443.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1290 0.000128 2048 250 1250 134784 18.1266 14.3791 327.202 419.474 779.306 779.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 440 3.2e-05 2048 115 725 267264 196.498 55.3669 811.026 1657.78 2720.9 2721.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 600 6.4e-05 512 122 475 202752 18.8573 6.57408 53.8586 212.437 291.942 292.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 530 0.000128 512 50 775 124416 7.10522 3.39005 52.6425 102.312 165.635 165.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 470 0.000256 1024 170 1125 15360 13.3113 3.48131 35.4812 103.302 155.78 155.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1210 3.2e-05 512 160 250 547840 28.6409 13.3999 100.586 418.984 561.822 561.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1950 0.000256 2048 430 1250 70320 7.11475 181.335 209.548 398.04 398.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1020 0.000128 1024 215 1750 125440 13.3509 6.83888 299.322 209.784 529.452 529.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1290 0.000128 2048 250 1250 135040 18.1184 14.3572 443.098 419.097 894.795 894.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 440 3.2e-05 2048 115 725 276480 196.431 56.0722 610.992 1675.35 2539.07 2539.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 600 6.4e-05 512 122 475 215040 18.8063 6.72349 76.6552 218.213 320.614 320.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 530 0.000128 512 50 775 130560 7.09955 3.41859 73.806 104.924 189.432 189.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 470 0.000256 1024 170 1125 15360 13.3055 3.48509 25.5703 103.404 145.974 146.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1210 3.2e-05 512 160 250 542720 29.0041 13.373 70.9227 419.022 532.537 532.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1950 0.000256 2048 430 1250 70240 7.05382 128.594 209.544 345.237 345.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1020 0.000128 1024 215 1750 122880 13.1522 6.81046 206.134 206.318 432.57 432.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1290 0.000128 2048 250 1250 134400 18.0228 14.3435 312.714 417.593 762.795 762.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 440 3.2e-05 2048 115 725 276480 196.663 55.9796 791.865 1675.54 2720.26 2720.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 600 6.4e-05 512 122 475 204800 18.9689 6.61882 52.1598 217.205 295.166 295.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 530 0.000128 512 50 775 128000 7.008 3.39757 51.6872 103.264 165.543 165.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 470 0.000256 1024 170 1125 15360 13.2921 3.47542 42.5744 103.424 162.969 163.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1210 3.2e-05 512 160 250 540672 28.6674 13.2977 122.965 416.669 581.812 581.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1950 0.000256 2048 430 1250 70272 7.0656 222.273 209.667 439.047 439.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1020 0.000128 1024 215 1750 124416 13.2461 6.83072 362.238 208.516 590.989 591.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1290 0.000128 2048 250 1250 134784 18.0543 14.3462 539.837 418.875 991.228 991.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 440 3.2e-05 2048 115 725 276480 193.685 55.7176 745.998 1666.16 2661.78 2661.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 600 6.4e-05 512 122 475 208896 18.6671 6.62118 91.7123 216.219 333.431 333.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 530 0.000128 512 50 775 129024 6.94694 3.39702 89.7775 103.324 203.631 203.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 470 0.000256 1024 170 1125 12288 13.1379 3.35878 22.498 99.4305 138.627 138.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1210 3.2e-05 512 160 250 528384 29.0138 13.1502 80.6308 412.612 535.619 535.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1950 0.000256 2048 430 1250 70080 7.15718 148.28 209.42 364.899 364.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1020 0.000128 1024 215 1750 122880 13.166 6.79962 237.734 206.572 464.434 464.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1290 0.000128 2048 250 1250 134400 18.0762 14.3314 361.825 419.139 813.488 813.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 440 3.2e-05 2048 115 725 270336 192.983 55.0087 490.226 1650.26 2388.69 2388.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 600 6.4e-05 512 122 475 208896 18.6791 6.61235 61.6683 214.892 302.061 302.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 530 0.000128 512 50 775 129024 6.95715 3.40208 60.4888 103.388 174.419 174.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 470 0.000256 1024 170 1125 16000 13.3388 3.49053 44.7925 103.432 165.257 165.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1210 3.2e-05 512 160 250 544000 28.5607 13.3453 123.288 416.839 582.244 582.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1950 0.000256 2048 430 1250 70300 7.05734 221.282 209.824 438.209 438.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1020 0.000128 1024 215 1750 123200 13.4292 6.84938 357.25 208.612 586.299 586.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1290 0.000128 2048 250 1250 134800 18.1894 14.3879 538.86 419.147 990.703 990.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 440 3.2e-05 2048 115 725 275200 195.21 55.8225 741.023 1666.82 2659.09 2659.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 600 6.4e-05 512 122 475 204800 19.0335 6.63344 89.9678 217.312 333.154 333.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 530 0.000128 512 50 775 128000 7.03994 3.40173 88.9626 103.323 202.913 203.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 470 0.000256 1024 170 1125 12800 13.7916 3.49184 25.0603 103.456 146.003 146.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1210 3.2e-05 512 160 250 537600 28.3716 13.1797 82.3286 412.195 536.283 536.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1950 0.000256 2048 430 1250 70200 7.0615 150.502 209.54 367.145 367.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1020 0.000128 1024 215 1750 121600 13.3179 6.81984 237.57 206.376 464.245 464.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1290 0.000128 2048 250 1250 134400 18.1885 14.3618 363.417 418.98 815.062 815.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 440 3.2e-05 2048 115 725 268800 194.09 55.1335 489.901 1649.03 2388.38 2388.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 600 6.4e-05 512 122 475 204800 19.0476 6.63478 60.5177 214.681 301.089 301.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 530 0.000128 512 50 775 128000 7.04333 3.40787 59.7865 103.293 173.708 173.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 470 0.000256 1024 170 1125 14336 13.1239 3.41197 37.1976 101.267 155.207 155.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1210 3.2e-05 512 160 250 544768 28.8171 13.3796 119.607 418.226 580.248 580.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1950 0.000256 2048 430 1250 70224 7.05264 214.996 209.334 431.426 431.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1020 0.000128 1024 215 1750 125440 13.3078 6.84256 355.55 209.313 585.172 585.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1290 0.000128 2048 250 1250 134848 18.0729 14.3688 524.527 418.404 975.498 975.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 440 3.2e-05 2048 115 725 279552 194.504 56.0806 732.138 1673 2655.95 2656.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 600 6.4e-05 512 122 475 207872 18.8916 6.63766 88.3733 215.247 329.362 329.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 530 0.000128 512 50 775 129024 7.0104 3.39968 87.0113 103.551 201.156 201.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 470 0.000256 1024 170 1125 7168 13.3101 3.26656 13.8211 96.7292 127.328 127.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1210 3.2e-05 512 160 250 530432 29.0305 13.1891 77.2393 414.009 533.68 533.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1950 0.000256 2048 430 1250 70112 7.04922 142.328 209.592 359.013 359.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1020 0.000128 1024 215 1750 121856 13.3149 6.87309 226.939 207.312 454.597 454.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1290 0.000128 2048 250 1250 134400 18.0588 14.3302 344.263 419.217 795.989 796.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 440 3.2e-05 2048 115 725 272384 193.112 55.3084 469.996 1655.46 2374.1 2374.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 600 6.4e-05 512 122 475 200704 18.6156 6.56998 56.4064 210.238 292.042 292.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 530 0.000128 512 50 775 121856 7.10096 3.36797 54.1355 101.347 166.135 166.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 470 0.000256 1024 170 1125 15360 13.4009 3.4857 38.1407 103.376 158.604 158.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1210 3.2e-05 512 160 250 545280 28.6401 13.3709 117.009 417.393 576.625 576.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1950 0.000256 2048 430 1250 70200 7.04477 208.92 209.39 425.398 425.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1020 0.000128 1024 215 1750 124800 13.3283 6.84048 342.136 208.895 571.358 571.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1290 0.000128 2048 250 1250 134880 18.1228 14.3606 508.555 418.873 960.027 960.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 440 3.2e-05 2048 115 725 276480 195.479 56.0636 702.238 1668.96 2622.96 2623.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 600 6.4e-05 512 122 475 207360 18.8392 6.63494 85.6386 216.426 327.747 327.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 530 0.000128 512 50 775 126720 7.09984 3.40189 83.0279 103.259 196.974 197.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 470 0.000256 1024 170 1125 15360 13.3153 3.48966 27.4672 103.605 148.082 148.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1210 3.2e-05 512 160 250 537600 28.335 13.1625 76.6081 412.601 530.918 531.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1950 0.000256 2048 430 1250 70080 7.06384 138.096 209.522 354.724 354.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1020 0.000128 1024 215 1750 122880 13.1862 6.94518 221.575 206.619 448.491 448.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1290 0.000128 2048 250 1250 134400 18.0588 14.3518 336.15 418.192 786.871 786.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 440 3.2e-05 2048 115 725 261120 196.138 55.1866 439.911 1649.83 2341.28 2341.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 600 6.4e-05 512 122 475 199680 19.3726 6.62765 55.0846 213.837 295.135 295.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 530 0.000128 512 50 775 122880 7.30992 3.39773 53.8122 103.413 168.118 168.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 470 0.000256 1024 170 1125 16384 13.4534 3.52688 41.2424 104.763 163.187 163.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1210 3.2e-05 512 160 250 540672 28.9756 13.355 110.704 417.728 570.978 571.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1950 0.000256 2048 430 1250 70272 7.05683 200.505 209.655 417.261 417.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1020 0.000128 1024 215 1750 124928 13.3179 6.82874 327.185 209.073 556.562 556.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1290 0.000128 2048 250 1250 134656 18.0452 14.3385 484.998 417.947 935.45 935.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 440 3.2e-05 2048 115 725 278528 194.477 55.9247 675.929 1670.57 2597.13 2597.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 600 6.4e-05 512 122 475 212992 18.8208 6.70659 84.1543 218.206 328.102 328.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 530 0.000128 512 50 775 131072 7.03261 3.40787 81.9454 104.635 197.204 197.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 470 0.000256 1024 170 1125 8192 13.6994 3.3583 15.6036 99.4212 132.285 132.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1210 3.2e-05 512 160 250 540672 28.9871 13.3489 78.0721 417.754 538.374 538.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1950 0.000256 2048 430 1250 70144 7.05331 140.422 209.566 357.084 357.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1020 0.000128 1024 215 1750 122880 13.4946 6.83216 227.238 209.21 456.937 457.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1290 0.000128 2048 250 1250 134144 18.0766 14.3647 342.055 418.218 792.834 792.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 440 3.2e-05 2048 115 725 278528 194.538 55.9487 478.695 1670.41 2399.81 2400
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 600 6.4e-05 512 122 475 212992 18.8487 6.71238 59.5859 219.171 304.527 304.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 530 0.000128 512 50 775 131072 7.04448 3.41219 58.086 104.706 173.436 173.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 470 0.000256 1024 170 1120 20480 12.8269 3.52666 36.4283 104.718 157.701 157.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1210 3.2e-05 512 160 256 550912 28.5908 14.5159 138.208 419.617 601.145 601.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1950 0.000256 2048 430 1248 70400 7.07174 146.614 209.817 363.548 363.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1020 0.000128 1024 215 1760 125952 13.2792 6.83011 238.826 209.802 468.89 469.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1290 0.000128 2048 250 1248 135680 18.0831 14.4276 355.467 419.4 807.476 807.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 440 3.2e-05 2048 115 736 270336 199.497 55.9802 939.214 1676.91 2871.82 2872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 600 6.4e-05 512 122 480 215040 18.6891 6.70291 60.9416 222.256 308.799 308.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 530 0.000128 512 50 800 129024 7.15488 3.40448 58.9152 104.653 174.309 174.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 470 0.000256 1024 170 1120 20480 12.8599 3.52736 24.2147 104.736 145.541 145.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1210 3.2e-05 512 160 256 548864 28.6226 13.3472 146.476 417.936 606.599 606.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1950 0.000256 2048 430 1248 70336 7.0449 94.5971 209.678 311.364 311.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1020 0.000128 1024 215 1760 124928 13.2975 6.83213 152.804 209.105 382.194 382.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1290 0.000128 2048 250 1248 135680 18.1504 14.3524 553.993 419.386 1005.98 1006.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 440 3.2e-05 2048 115 736 266240 200.315 55.9772 926.2 1671.12 2853.84 2854.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 600 6.4e-05 512 122 480 212992 18.8336 6.70682 39.2946 220.701 285.75 285.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 530 0.000128 512 50 800 129024 7.16352 3.41197 38.4001 104.653 153.812 153.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 470 0.000256 1024 170 1120 20480 12.9481 3.54589 37.7708 104.97 159.441 159.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1210 3.2e-05 512 160 256 550400 28.5119 13.4023 84.8027 418.98 545.91 546.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1950 0.000256 2048 430 1248 70360 7.04157 148.01 209.528 364.625 364.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1020 0.000128 1024 215 1760 126080 13.3498 6.84237 244.521 209.721 474.591 474.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1290 0.000128 2048 250 1248 135680 18.1609 14.3667 360.091 419.021 811.759 811.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 440 3.2e-05 2048 115 736 268800 199.627 56.1272 876.741 1675.32 2808.04 2808.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 600 6.4e-05 512 122 480 215040 18.8763 6.72358 62.5666 221.625 310.004 310.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 530 0.000128 512 50 800 129280 7.22307 3.41635 60.949 104.904 176.681 176.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 470 0.000256 1024 170 1120 17920 12.93 3.48416 22.3323 103.309 142.253 142.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1210 3.2e-05 512 160 256 547840 28.8368 13.3898 142.999 419.016 604.451 604.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1950 0.000256 2048 430 1248 70320 7.04717 95.6586 209.53 312.279 312.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1020 0.000128 1024 215 1760 125440 13.362 6.84218 156.735 209.667 386.762 386.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1290 0.000128 2048 250 1248 135680 18.094 14.3824 231.936 419.125 683.64 683.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 440 3.2e-05 2048 115 736 266240 200.47 56.1674 819.717 1675.46 2752.03 2752.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 600 6.4e-05 512 122 480 215040 18.8258 6.72656 40.5611 222.258 288.586 288.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 530 0.000128 512 50 800 128000 7.26147 3.41958 38.6688 104.931 154.46 154.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 470 0.000256 1024 170 1120 18432 12.8854 3.4816 37.7429 103.265 157.585 157.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1210 3.2e-05 512 160 256 549888 28.406 13.3785 92.2374 418.312 552.547 552.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1950 0.000256 2048 430 1248 70368 7.06765 160.698 209.574 377.381 377.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1020 0.000128 1024 215 1760 125184 13.3254 6.83827 261.625 209.385 491.333 491.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1290 0.000128 2048 250 1248 135552 18.0703 14.349 390.321 418.868 841.728 841.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 440 3.2e-05 2048 115 736 267264 198.765 56.0465 883.705 1672.64 2811.38 2811.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 600 6.4e-05 512 122 480 211968 18.809 6.68672 66.752 219.818 312.278 312.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 530 0.000128 512 50 800 129024 7.10125 3.40787 65.645 104.225 180.562 180.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 470 0.000256 1024 170 1120 18432 12.8775 3.48038 24.0828 103.345 143.984 144.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1210 3.2e-05 512 160 256 546816 28.1848 13.3028 59.9553 416.348 518 518.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1950 0.000256 2048 430 1248 70272 7.16352 103.234 209.473 319.914 319.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1020 0.000128 1024 215 1760 124416 13.2467 6.82509 169.31 208.343 397.883 398.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1290 0.000128 2048 250 1248 135168 18.0292 14.3653 249.516 418.544 700.576 700.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 440 3.2e-05 2048 115 736 264192 198.015 55.7343 799.637 1664.8 2718.42 2718.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 600 6.4e-05 512 122 480 208896 18.6511 6.62118 42.8299 215.002 283.316 283.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 530 0.000128 512 50 800 125952 7.11904 3.39584 41.71 103.239 155.653 155.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 470 0.000256 1024 170 1120 19712 12.8363 3.49798 38.2217 103.834 158.598 158.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1210 3.2e-05 512 160 256 548352 28.6199 13.4012 91.6002 418.372 552.209 552.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1950 0.000256 2048 430 1248 70336 7.08944 159.092 209.538 375.764 375.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1020 0.000128 1024 215 1760 125440 13.3398 6.84595 260.623 209.488 490.454 490.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1290 0.000128 2048 250 1248 135520 18.1588 14.3852 384.939 419.04 836.646 836.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 440 3.2e-05 2048 115 736 268800 198.753 56.1536 851.42 1672.9 2779.45 2779.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 600 6.4e-05 512 122 480 215040 18.808 6.72752 66.8898 221.444 314.083 314.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 530 0.000128 512 50 800 129024 7.20794 3.42086 64.5976 104.757 180.174 180.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 470 0.000256 1024 170 1120 17920 12.6458 3.41402 23.0153 101.264 140.542 140.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1210 3.2e-05 512 160 256 544768 28.8262 13.3812 59.2288 418.245 519.897 520.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1950 0.000256 2048 430 1248 70224 7.04717 102.25 209.302 318.642 318.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1020 0.000128 1024 215 1760 125440 13.3205 6.83869 166.278 209.312 395.907 396.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1290 0.000128 2048 250 1248 135296 18.0572 14.3667 246.914 418.699 698.16 698.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 440 3.2e-05 2048 115 736 265216 199.556 56.0399 774.356 1672.38 2702.55 2702.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 600 6.4e-05 512 122 480 207872 18.9028 6.64451 41.7742 214.253 281.791 281.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 530 0.000128 512 50 800 125440 7.21712 3.39645 40.7922 103.549 155.14 155.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 470 0.000256 1024 170 1120 16128 12.9444 3.41952 17.9016 101.38 135.85 136.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1210 3.2e-05 512 160 256 548352 28.6267 13.3979 49.6973 418.442 510.375 510.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1950 0.000256 2048 430 1248 70224 7.03091 83.9332 209.535 300.542 300.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1020 0.000128 1024 215 1760 123648 13.5108 6.8455 135.187 209.469 365.171 365.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1290 0.000128 2048 250 1248 135072 18.1287 14.3626 204.191 418.734 655.534 655.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 440 3.2e-05 2048 115 736 268800 198.944 56.1109 832.789 1673.21 2761.29 2761.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 600 6.4e-05 512 122 480 215040 18.8143 6.73286 35.726 219.155 280.638 280.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 530 0.000128 512 50 800 129024 7.21763 3.41606 34.5078 104.835 150.162 150.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 470 0.000256 1024 170 1120 20480 12.8695 3.52298 40.756 104.754 162.103 162.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1210 3.2e-05 512 160 256 548864 28.3879 13.3466 92.9436 418.029 552.936 553.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1950 0.000256 2048 430 1248 70336 7.04541 160.963 209.729 377.781 377.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1020 0.000128 1024 215 1760 124928 13.2885 6.82797 257.618 209.254 487.146 487.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1290 0.000128 2048 250 1248 135680 18.0997 14.3601 392.869 419.492 844.942 845.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 440 3.2e-05 2048 115 736 266240 198.909 56.0376 785.33 1671.48 2711.98 2712.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 600 6.4e-05 512 122 480 212992 18.8451 6.70835 67.4206 220.482 313.666 313.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 530 0.000128 512 50 800 129024 7.16026 3.40992 65.1483 104.673 180.574 180.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 470 0.000256 1024 170 1120 20480 12.8946 3.53091 27.66 104.832 149.126 149.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1210 3.2e-05 512 160 256 548864 28.3832 13.355 63.9815 418.017 523.948 524.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1950 0.000256 2048 430 1248 70272 7.04922 108.866 209.705 325.662 325.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1020 0.000128 1024 215 1760 124928 13.3168 6.84874 169.594 209.217 399.133 399.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1290 0.000128 2048 250 1248 135168 18.0095 14.3299 263.85 418.227 714.534 714.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 440 3.2e-05 2048 115 736 262144 200.141 55.8616 717.341 1671.49 2645.05 2645.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 600 6.4e-05 512 122 480 212992 18.826 6.70435 45.5162 219.401 290.669 290.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 530 0.000128 512 50 800 126976 7.27878 3.40992 43.1554 104.708 158.732 158.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 470 0.000256 1024 170 1120 12288 13.1262 3.35722 14.5105 99.3516 130.55 130.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1210 3.2e-05 512 160 256 540672 28.0712 13.1522 52.7872 412.286 506.508 506.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1950 0.000256 2048 430 1248 70080 7.03693 91.0408 209.219 307.341 307.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1020 0.000128 1024 215 1760 122880 13.1691 6.79875 139.712 206.413 366.25 366.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1290 0.000128 2048 250 1248 135168 18.0612 14.4419 220.21 418.811 671.653 671.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 440 3.2e-05 2048 115 736 258048 197.441 55.158 687.44 1648.52 2588.78 2588.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 600 6.4e-05 512 122 480 208896 18.6941 6.6151 37.0609 212.635 275.218 275.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 530 0.000128 512 50 800 122880 7.31238 3.3959 35.0073 103.306 149.205 149.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 470 0.000256 1024 170 1120 18432 12.7532 3.45706 51.3039 102.355 170.079 170.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1210 3.2e-05 512 160 256 548352 28.3636 13.3632 131.128 417.639 590.711 590.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1950 0.000256 2048 430 1248 70344 7.05187 229.974 209.75 446.821 446.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1020 0.000128 1024 215 1760 124416 13.3694 6.84563 374.512 208.973 603.861 603.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1290 0.000128 2048 250 1248 135648 18.1187 14.376 555.481 419.293 1007.39 1007.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 440 3.2e-05 2048 115 736 267264 197.784 55.9768 755.295 1670.02 2679.3 2679.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 600 6.4e-05 512 122 480 211968 18.6881 6.66419 94.874 218.061 338.498 338.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 530 0.000128 512 50 800 126720 7.1761 3.41427 91.5955 103.809 206.187 206.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 470 0.000256 1024 170 1120 13824 12.88 3.35904 25.5986 99.3545 141.401 141.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1210 3.2e-05 512 160 256 543744 28.1577 13.2219 84.3435 414.588 540.523 540.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1950 0.000256 2048 430 1248 70272 7.0488 142.95 209.907 359.947 360.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1020 0.000128 1024 215 1760 122112 13.3448 6.82166 229.943 207.525 457.792 457.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1290 0.000128 2048 250 1248 135360 18.1178 14.3652 349.759 419.476 801.838 801.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 440 3.2e-05 2048 115 736 258048 198.424 55.4068 1050.58 1657.78 2962.42 2962.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 600 6.4e-05 512 122 480 202752 18.8527 6.58189 59.3706 212.561 297.579 297.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 530 0.000128 512 50 800 124416 7.10518 3.38413 58.9003 102.316 171.894 172.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 470 0.000256 1024 170 1120 13824 13.4315 3.46109 21.6376 102.544 141.277 141.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1210 3.2e-05 512 160 256 539136 29.1177 13.3728 69.0683 417.745 529.509 529.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1950 0.000256 2048 430 1248 70200 7.21933 118.26 209.75 335.272 335.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1020 0.000128 1024 215 1760 124416 13.3911 6.84662 197.163 209.167 426.716 426.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1290 0.000128 2048 250 1248 134784 18.1013 14.4031 287.158 418.351 738.127 738.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 440 3.2e-05 2048 115 736 262656 199.684 55.943 1036.52 1670.38 2962.73 2962.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 600 6.4e-05 512 122 480 207360 18.5472 6.58566 50.8863 216.734 292.962 293.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 530 0.000128 512 50 800 124416 7.12467 3.38534 49.4565 102.363 162.517 162.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 470 0.000256 1024 170 1120 17920 12.9573 3.48272 48.2178 103.395 168.256 168.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1210 3.2e-05 512 160 256 547840 28.6345 13.3943 123.177 419.355 584.774 584.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1950 0.000256 2048 430 1248 70320 7.04237 212.869 209.707 429.66 429.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1020 0.000128 1024 215 1760 125440 13.3423 6.84646 350.002 209.848 580.192 580.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1290 0.000128 2048 250 1248 135680 18.1056 14.3628 517.186 419.49 969.266 969.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 440 3.2e-05 2048 115 736 266240 199.267 56.1879 698.244 1676.86 2630.77 2630.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 600 6.4e-05 512 122 480 215040 18.8115 6.72893 90.8415 220.512 337.103 337.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 530 0.000128 512 50 800 128000 7.26381 3.41635 87.2025 105.02 203.084 203.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 470 0.000256 1024 170 1120 15360 13.3053 3.48077 28.8975 103.418 149.305 149.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1210 3.2e-05 512 160 256 542720 28.9981 13.3787 82.369 419.067 544.022 544.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1950 0.000256 2048 430 1248 70240 7.04205 144.863 209.528 361.479 361.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1020 0.000128 1024 215 1760 122880 13.171 6.93133 230.885 206.34 457.482 457.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1290 0.000128 2048 250 1248 135040 17.9789 14.3954 347.542 417.621 797.652 797.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 440 3.2e-05 2048 115 736 266240 199.036 55.9736 472.566 1675.7 2403.49 2403.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 600 6.4e-05 512 122 480 204800 18.9703 6.61661 58.0775 215.929 299.802 299.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 530 0.000128 512 50 800 122880 7.2953 3.39763 56.2086 103.273 170.357 170.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 470 0.000256 1024 170 1120 15360 13.3056 3.48899 23.228 103.609 143.835 143.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1210 3.2e-05 512 160 256 537600 28.3259 13.1711 68.8475 412.601 523.157 523.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1950 0.000256 2048 430 1248 70080 7.04992 120.352 209.488 336.936 337.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1020 0.000128 1024 215 1760 122880 13.1877 6.80528 194.069 206.618 420.837 420.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1290 0.000128 2048 250 1248 134400 18.0599 14.3544 290.004 418.187 740.723 740.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 440 3.2e-05 2048 115 736 245760 201.458 55.1344 906.646 1649.8 2813.26 2813.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 600 6.4e-05 512 122 480 199680 19.3935 7.20282 48.019 214.924 289.751 289.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 530 0.000128 512 50 800 122880 7.31664 3.40352 47.5691 103.407 161.881 162.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 470 0.000256 1024 170 1120 18432 12.8813 3.48288 44.4918 103.328 164.39 164.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1210 3.2e-05 512 160 256 546816 28.1719 13.3015 116.575 416.282 574.545 574.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1950 0.000256 2048 430 1248 70272 7.04675 202.22 209.445 418.757 418.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1020 0.000128 1024 215 1760 124416 13.2568 6.82426 331.182 208.319 559.75 559.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1290 0.000128 2048 250 1248 135168 18.0508 14.3385 488.918 418.495 939.926 940.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 440 3.2e-05 2048 115 736 264192 197.652 55.6892 658.868 1664.54 2576.97 2577.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 600 6.4e-05 512 122 480 208896 18.656 6.62118 82.7839 214.967 323.241 323.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 530 0.000128 512 50 800 125952 7.12554 3.39341 81.5047 103.233 195.446 195.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 470 0.000256 1024 170 1120 12288 13.1362 3.36195 20.8878 99.3284 136.92 137.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1210 3.2e-05 512 160 256 540672 28.0887 13.144 75.6788 412.182 529.304 529.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1950 0.000256 2048 430 1248 70080 7.03696 130.981 209.163 347.227 347.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1020 0.000128 1024 215 1760 122880 13.1702 6.79776 212.697 206.365 439.192 439.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1290 0.000128 2048 250 1248 135168 18.0654 14.3302 317.801 418.697 769.018 769.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 440 3.2e-05 2048 115 736 258048 197.005 55.1041 419.972 1648.31 2320.61 2320.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 600 6.4e-05 512 122 480 208896 18.6789 6.61094 54.748 214.676 294.925 295.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 530 0.000128 512 50 800 122880 7.30787 3.39968 52.3836 103.278 166.552 166.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 470 0.000256 1024 170 1120 9216 13.5192 3.35926 14.7603 99.4676 131.311 131.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1210 3.2e-05 512 160 256 534528 27.8969 13.0529 65.2135 408.162 514.538 514.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1950 0.000256 2048 430 1248 69984 7.11043 114.872 209.184 331.21 331.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1020 0.000128 1024 215 1760 119808 13.2018 6.77654 180.842 204.447 405.422 405.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1290 0.000128 2048 250 1248 134784 18.0373 14.3358 276.967 418.083 727.543 727.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 440 3.2e-05 2048 115 736 239616 200.341 54.7651 339.603 1632.07 2226.99 2227.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 600 6.4e-05 512 122 480 184320 19.1337 6.53712 42.3028 205.236 273.423 273.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 530 0.000128 512 50 800 119808 6.9455 3.35242 44.2819 99.2324 153.997 154.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 470 0.000256 1024 170 1120 19200 12.8813 3.49194 48.4598 103.416 168.452 168.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1210 3.2e-05 512 160 256 544000 28.5601 13.3427 114.884 416.812 573.81 573.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1950 0.000256 2048 430 1248 70300 7.06211 200.258 209.682 417.044 417.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1020 0.000128 1024 215 1760 124800 13.3015 6.85235 326.689 208.552 555.548 555.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1290 0.000128 2048 250 1248 135200 18.1656 14.373 482.47 419.059 934.184 934.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 440 3.2e-05 2048 115 736 262400 198.873 55.8473 645.777 1666.44 2567.15 2567.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 600 6.4e-05 512 122 480 211200 18.5821 6.63526 83.3533 217.273 326.058 326.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 530 0.000128 512 50 800 124800 7.23053 3.4039 79.5507 103.304 193.67 193.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 470 0.000256 1024 170 1120 19200 12.8697 3.48989 33.6844 103.566 153.816 153.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1210 3.2e-05 512 160 256 537600 28.3844 13.1767 79.0038 412.615 533.383 533.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1950 0.000256 2048 430 1248 70200 7.04307 137.993 209.725 354.803 354.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1020 0.000128 1024 215 1760 121600 13.3137 6.85779 218.626 206.584 445.535 445.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1290 0.000128 2048 250 1248 135200 18.1599 14.3648 334.652 419.412 786.71 786.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 440 3.2e-05 2048 115 736 256000 198.095 55.1885 437.869 1649.87 2341.23 2341.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 600 6.4e-05 512 122 480 204800 19.0292 6.6248 56.684 214.892 297.439 297.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 530 0.000128 512 50 800 121600 7.39475 3.40211 54.3083 103.392 168.682 168.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 470 0.000256 1024 170 1120 19200 12.9345 3.50464 29.7369 103.7 150.082 150.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1210 3.2e-05 512 160 256 537600 28.3829 13.1884 66.171 412.687 520.644 520.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1950 0.000256 2048 430 1248 69900 7.01232 114.289 209.193 330.535 330.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1020 0.000128 1024 215 1760 120000 13.4828 6.82227 180.592 206.722 407.774 407.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1290 0.000128 2048 250 1248 133200 18.1514 14.3438 275.232 416.476 724.319 724.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 440 3.2e-05 2048 115 736 249600 200.272 55.1997 355.693 1650.17 2261.54 2261.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 600 6.4e-05 512 122 480 211200 18.6257 6.63766 48.898 214.999 289.379 289.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 530 0.000128 512 50 800 124800 7.24445 3.40787 46.6692 103.461 160.968 161.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 470 0.000256 1024 170 1120 17920 12.6564 3.41322 42.6675 101.365 160.311 160.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1210 3.2e-05 512 160 256 544768 28.8172 13.3912 110.818 418.658 571.9 572.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1950 0.000256 2048 430 1248 70224 7.06275 191.646 209.512 408.262 408.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1020 0.000128 1024 215 1760 125440 13.3125 6.83622 318.002 209.52 547.828 547.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1290 0.000128 2048 250 1248 135296 18.0647 14.3523 468.494 418.842 919.871 919.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 440 3.2e-05 2048 115 736 265216 199.125 56.1056 632.736 1674.28 2562.47 2562.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 600 6.4e-05 512 122 480 207872 18.8923 6.64128 79.547 217.562 322.851 323.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 530 0.000128 512 50 800 125440 7.22112 3.39968 77.6205 103.655 192.077 192.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 470 0.000256 1024 170 1120 14336 12.4041 3.26861 24.3688 96.634 136.883 137.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1210 3.2e-05 512 160 256 530432 29.0445 13.1973 75.6417 413.624 531.718 531.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1950 0.000256 2048 430 1248 70112 7.09222 134.592 209.359 351.086 351.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1020 0.000128 1024 215 1760 121856 13.3173 6.81734 216.186 207.116 443.597 443.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1290 0.000128 2048 250 1248 135296 18.0381 14.4299 327.273 418.82 778.684 778.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 440 3.2e-05 2048 115 736 258048 197.701 55.2068 430.717 1654.19 2338.04 2338.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 600 6.4e-05 512 122 480 200704 18.6129 6.5607 53.9342 211.099 290.418 290.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 530 0.000128 512 50 800 121856 7.10202 3.3687 52.7905 101.255 164.705 164.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 470 0.000256 1024 170 1120 10752 13.6422 3.42426 16.8372 101.566 135.678 135.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1210 3.2e-05 512 160 256 537600 29.4697 13.3878 63.8252 418.388 525.28 525.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1950 0.000256 2048 430 1248 69888 7.02755 110.852 209.064 326.987 327.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1020 0.000128 1024 215 1760 123648 13.495 6.84387 181.462 209.613 411.574 411.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1290 0.000128 2048 250 1248 134400 18.1416 14.3626 268.754 419.014 720.392 720.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 440 3.2e-05 2048 115 736 258048 201.816 56.0329 356.617 1672.96 2287.65 2287.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 600 6.4e-05 512 122 480 193536 19.1742 6.56384 43.3179 212.783 282.047 282.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 530 0.000128 512 50 800 118272 7.31782 3.36944 42.6891 101.74 155.299 155.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 470 0.000256 1024 170 1120 19200 12.8493 3.48541 47.1532 103.379 167.072 167.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1210 3.2e-05 512 160 256 545280 28.6225 13.3673 108.306 417.384 567.891 568.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1950 0.000256 2048 430 1248 70200 7.04102 188.467 209.349 404.899 404.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1020 0.000128 1024 215 1760 124800 13.3215 6.84237 307.459 208.896 536.676 536.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1290 0.000128 2048 250 1248 135360 18.1264 14.3606 459.298 418.873 910.781 910.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 440 3.2e-05 2048 115 736 261120 199.992 55.9904 609.832 1668.97 2535 2535.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 600 6.4e-05 512 122 480 207360 18.8611 6.63213 77.2436 216.426 319.372 319.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 530 0.000128 512 50 800 126720 7.10397 3.39926 76.1259 103.262 190.072 190.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 470 0.000256 1024 170 1120 15360 13.3263 3.4857 26.4952 103.607 147.119 147.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1210 3.2e-05 512 160 256 537600 28.3189 13.1724 77.4836 412.612 531.794 531.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1950 0.000256 2048 430 1248 70080 7.09459 136.054 209.489 352.68 352.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1020 0.000128 1024 215 1760 122880 13.1837 6.81171 218.335 206.618 445.103 445.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1290 0.000128 2048 250 1248 134400 18.0633 14.3503 328.114 418.19 778.841 778.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 440 3.2e-05 2048 115 736 245760 201.228 55.3678 414.961 1649.91 2321.68 2321.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 600 6.4e-05 512 122 480 199680 19.3863 6.62499 53.9852 215.953 296.162 296.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 530 0.000128 512 50 800 122880 7.31885 3.39968 53.5615 103.41 167.877 168.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 470 0.000256 1024 170 1120 11520 12.2688 3.1791 18.2072 94.4485 128.303 128.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1210 3.2e-05 512 160 256 529920 29.8678 13.376 63.2271 421.576 528.262 528.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1950 0.000256 2048 430 1248 69840 7.05882 111.508 211.043 329.652 329.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1020 0.000128 1024 215 1760 120960 13.6906 6.8457 179.324 211.231 411.244 411.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1290 0.000128 2048 250 1248 133920 18.1701 14.426 270.384 422.263 725.36 725.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 440 3.2e-05 2048 115 736 253440 203.069 56.021 354.854 1685.72 2299.87 2300.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 600 6.4e-05 512 122 480 184320 19.7331 6.5672 41.8864 214.852 283.251 283.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 530 0.000128 512 50 800 115200 7.42189 3.3673 42.2139 101.816 154.999 155.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 470 0.000256 1024 170 1120 20480 12.897 3.5288 48.6735 104.83 170.138 170.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1210 3.2e-05 512 160 256 548864 28.3427 13.3546 110.191 418.01 570.114 570.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1950 0.000256 2048 430 1248 70272 7.04333 190.869 209.924 407.881 407.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1020 0.000128 1024 215 1760 124928 13.2891 6.82829 313.61 209.214 543.106 543.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1290 0.000128 2048 250 1248 135168 18.0108 14.3535 462.408 418.222 913.118 913.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 440 3.2e-05 2048 115 736 262144 199.714 55.8572 618.331 1671.47 2545.59 2545.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 600 6.4e-05 512 122 480 212992 18.8197 6.70602 80.4809 219.4 325.623 325.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 530 0.000128 512 50 800 126976 7.2712 3.41037 77.2195 104.705 192.796 192.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 470 0.000256 1024 170 1120 16384 12.6041 3.35667 28.9917 99.5196 144.671 144.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1210 3.2e-05 512 160 256 540672 28.9774 13.353 74.3995 418.166 535.111 535.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1950 0.000256 2048 430 1248 70144 7.04544 130.056 209.728 346.873 346.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1020 0.000128 1024 215 1760 122880 13.4823 6.83018 208.788 209.412 438.675 438.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1290 0.000128 2048 250 1248 135168 18.0493 14.3372 313.833 418.628 764.972 765.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 440 3.2e-05 2048 115 736 262144 199.721 55.8961 420.54 1672.04 2348.41 2348.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 600 6.4e-05 512 122 480 212992 18.8457 6.70874 54.9743 219.506 300.247 300.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 530 0.000128 512 50 800 122880 7.49728 3.41606 51.2211 104.805 167.127 167.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 470 0.000256 1024 170 1120 12288 13.1547 3.36272 19.3637 99.6702 135.753 135.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1210 3.2e-05 512 160 256 540672 28.1035 13.1465 66.8511 412.645 520.963 521.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1950 0.000256 2048 430 1248 69888 7.04893 116.197 209.336 332.625 332.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1020 0.000128 1024 215 1760 122880 13.1882 6.80538 188.125 206.788 415.066 415.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1290 0.000128 2048 250 1248 133632 18.0762 14.3872 281.069 417.497 731.148 731.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 440 3.2e-05 2048 115 736 245760 201.307 55.0621 357.42 1650.02 2264.02 2264.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 600 6.4e-05 512 122 480 196608 18.2485 6.53517 46.1182 205.782 276.893 277.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 530 0.000128 512 50 800 110592 7.48362 3.34966 41.6459 99.3708 152.033 152.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 470 0.000256 1024 170 1120 17408 13.2514 3.5287 32.0258 104.707 153.714 153.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1210 3.2e-05 512 160 240 536576 29.58 13.3775 136.921 419.324 599.425 599.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1950 0.000256 2048 430 1280 70208 7.0615 151.686 209.805 368.595 368.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1020 0.000128 1024 215 1760 124928 13.36 6.8287 243.103 209.771 473.218 473.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1290 0.000128 2048 250 1240 135040 18.0946 14.4264 358.517 419.346 810.491 810.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 440 3.2e-05 2048 115 720 284672 193.856 56.0687 910.507 1676.71 2837.37 2837.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 600 6.4e-05 512 122 480 212992 18.8247 6.71187 62.4207 220.101 308.27 308.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 530 0.000128 512 50 800 129024 7.15322 3.41197 61.325 104.643 176.719 176.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 470 0.000256 1024 170 1120 16384 13.4136 3.52525 20.4153 104.664 142.218 142.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1210 3.2e-05 512 160 240 532480 29.8644 13.3549 135.039 417.632 596.106 596.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1950 0.000256 2048 430 1280 70144 7.20634 98.6253 209.547 315.422 315.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1020 0.000128 1024 215 1760 123904 13.3781 6.82669 155.5 208.954 384.816 384.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1290 0.000128 2048 250 1240 134912 18.1833 14.4369 558.522 419.08 1010.33 1010.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 440 3.2e-05 2048 115 720 282624 194.357 55.9534 994.925 1669.93 2915.38 2915.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 600 6.4e-05 512 122 480 212992 18.8348 6.71075 40.6139 220.565 286.931 287.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 530 0.000128 512 50 800 129024 7.17168 3.41024 39.8389 104.576 155.181 155.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 470 0.000256 1024 170 1120 17920 13.322 3.54714 36.6033 105.051 158.721 158.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1210 3.2e-05 512 160 240 537600 29.5172 13.4068 93.9845 419.287 556.402 556.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1950 0.000256 2048 430 1280 70200 7.06566 169.93 209.783 386.822 386.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1020 0.000128 1024 215 1760 124800 13.4215 6.84035 274.83 209.86 505.105 505.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1290 0.000128 2048 250 1240 135040 18.18 14.3692 406.496 419.328 858.494 858.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 440 3.2e-05 2048 115 720 284160 193.939 56.1582 943.462 1676.57 2870.34 2870.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 600 6.4e-05 512 122 480 215040 18.842 6.73286 72.2755 222.614 320.676 320.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 530 0.000128 512 50 800 129280 7.21363 3.41709 69.7759 104.982 185.572 185.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 470 0.000256 1024 170 1120 15360 13.309 3.48365 21.4116 103.403 141.81 141.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1210 3.2e-05 512 160 240 537600 29.6064 13.3925 153.617 419.398 616.223 616.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1950 0.000256 2048 430 1280 70160 7.08874 109.912 209.822 326.866 326.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1020 0.000128 1024 215 1760 124160 13.4544 6.83898 176.127 209.852 406.432 406.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1290 0.000128 2048 250 1240 135040 18.1225 14.4187 257.916 419.516 710.076 710.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 440 3.2e-05 2048 115 720 281600 194.856 56.0428 917.872 1677.23 2846.22 2846.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 600 6.4e-05 512 122 480 215040 18.8158 6.71965 46.706 221.926 294.384 294.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 530 0.000128 512 50 800 128000 7.26054 3.41536 44.9449 105.028 160.834 160.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 470 0.000256 1024 170 1120 15360 13.3683 3.48448 18.3264 103.381 138.759 138.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1210 3.2e-05 512 160 240 529920 29.9541 13.3796 150.814 417.376 611.739 611.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1950 0.000256 2048 430 1280 70080 7.05334 90.1287 209.55 306.78 306.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1020 0.000128 1024 215 1760 122880 13.4838 6.8448 143.283 208.886 372.658 372.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1290 0.000128 2048 250 1240 134880 18.1181 14.379 211.737 418.858 663.193 663.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 440 3.2e-05 2048 115 720 276480 196.633 56.0411 1044.81 1668.92 2966.62 2966.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 600 6.4e-05 512 122 480 207360 18.8656 6.64576 37.4636 216.656 279.849 280.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 530 0.000128 512 50 800 126720 7.11162 3.40173 36.8395 103.259 150.798 150.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 470 0.000256 1024 170 1120 16896 13.4751 3.48365 32.698 103.342 153.655 153.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1210 3.2e-05 512 160 240 534528 29.627 13.3747 85.4218 418.602 547.247 547.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1950 0.000256 2048 430 1280 70176 7.0576 157.579 209.74 374.419 374.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1020 0.000128 1024 215 1760 124416 13.394 6.83162 254.691 209.531 484.607 484.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1290 0.000128 2048 250 1240 134976 18.0642 14.3585 373.059 419.168 824.769 824.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 440 3.2e-05 2048 115 720 282624 193.909 56.025 853.06 1673.83 2777.04 2777.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 600 6.4e-05 512 122 480 211968 18.8046 6.6904 65.724 218.961 310.39 310.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 530 0.000128 512 50 800 127488 7.19536 3.40582 63.6694 104.296 178.755 178.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 470 0.000256 1024 170 1120 15360 13.2846 3.48365 19.7198 103.332 140.022 140.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1210 3.2e-05 512 160 240 528384 29.628 13.3044 56.2106 416.279 515.631 515.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1950 0.000256 2048 430 1280 70080 7.05648 103.709 209.462 320.269 320.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1020 0.000128 1024 215 1760 122880 13.3706 6.82227 164.723 208.319 393.39 393.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1290 0.000128 2048 250 1240 134784 18.0591 14.3546 244.482 418.489 695.504 695.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 440 3.2e-05 2048 115 720 276480 194.297 55.6933 772.429 1664.53 2687.17 2687.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 600 6.4e-05 512 122 480 208896 18.6646 6.61709 42.226 214.36 282.159 282.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 530 0.000128 512 50 800 125952 7.11805 3.39738 41.2664 103.228 155.194 155.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 470 0.000256 1024 170 1120 13824 12.8666 3.35875 15.2947 99.2725 130.997 131.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1210 3.2e-05 512 160 240 525312 29.8612 13.2245 134.133 414.251 591.682 591.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1950 0.000256 2048 430 1280 69984 7.04621 85.5327 209.489 302.109 302.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1020 0.000128 1024 215 1760 122112 13.3486 6.82278 135.236 207.345 362.912 363.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1290 0.000128 2048 250 1240 134784 18.1243 14.4064 200.666 419.125 652.425 652.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 440 3.2e-05 2048 115 720 276480 193.185 55.3901 815.385 1656.42 2720.6 2720.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 600 6.4e-05 512 122 480 202752 18.8545 6.57613 34.3854 212.65 272.679 272.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 530 0.000128 512 50 800 124416 7.09434 3.38314 33.9831 102.226 146.875 147.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 470 0.000256 1024 170 1120 16128 13.322 3.49872 42.1647 103.594 162.785 162.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1210 3.2e-05 512 160 240 534016 29.7215 13.3958 123.337 418.208 584.878 585.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1950 0.000256 2048 430 1280 70168 7.20691 226.968 209.537 443.755 443.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1020 0.000128 1024 215 1760 124544 13.4087 6.87718 369.188 209.25 598.88 599.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1290 0.000128 2048 250 1240 134848 18.1805 14.3585 536.184 418.877 987.72 987.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 440 3.2e-05 2048 115 720 283136 193.543 56.0339 1208.95 1672.25 3130.99 3131.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 600 6.4e-05 512 122 480 215040 18.7888 6.72848 94.0886 220.75 340.564 340.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 530 0.000128 512 50 800 129024 7.21088 3.41443 91.098 104.728 206.633 206.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 470 0.000256 1024 170 1120 14336 13.1089 3.41606 24.828 101.387 142.938 143.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1210 3.2e-05 512 160 240 530432 29.9568 13.3837 79.0038 418.746 541.303 541.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1950 0.000256 2048 430 1280 70112 7.05536 143.201 209.781 360.082 360.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1020 0.000128 1024 215 1760 123648 13.4514 6.84032 228.48 209.558 458.483 458.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1290 0.000128 2048 250 1240 134400 18.0888 14.3793 337.34 418.92 788.847 788.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 440 3.2e-05 2048 115 720 279552 194.614 56.0087 1102.38 1674.61 3027.83 3028.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 600 6.4e-05 512 122 480 207872 18.8941 6.64202 58.9481 216.559 301.255 301.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 530 0.000128 512 50 800 125440 7.2065 3.39987 57.2519 103.678 171.719 171.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 470 0.000256 1024 170 1120 10752 13.7026 3.42752 16.6104 101.463 135.404 135.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1210 3.2e-05 512 160 240 526848 30.2337 13.4056 64.7325 418.766 527.346 527.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1950 0.000256 2048 430 1280 70056 7.06966 116.562 209.783 333.471 333.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1020 0.000128 1024 215 1760 123648 13.5127 6.92074 187.34 209.632 417.558 417.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1290 0.000128 2048 250 1240 134400 18.1467 14.3714 275.254 419.077 726.967 727.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 440 3.2e-05 2048 115 720 279552 194.905 56.0539 1100.54 1674.66 3026.38 3026.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 600 6.4e-05 512 122 480 215040 18.8212 6.72848 50.2053 222.166 298.137 298.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 530 0.000128 512 50 800 129024 7.22954 3.42202 48.5165 104.917 164.268 164.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 470 0.000256 1024 170 1120 16384 13.4295 3.52698 41.2958 104.751 163.208 163.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1210 3.2e-05 512 160 240 532480 29.6447 13.3488 115.245 417.979 576.434 576.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1950 0.000256 2048 430 1280 70144 7.13114 211.293 209.719 428.186 428.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1020 0.000128 1024 215 1760 123904 13.3685 6.83638 338.14 209.129 567.628 567.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1290 0.000128 2048 250 1240 134912 18.1169 14.3359 499.107 419.432 951.107 951.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 440 3.2e-05 2048 115 720 282624 192.948 56.0057 704.185 1671.69 2625.04 2625.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 600 6.4e-05 512 122 480 212992 18.8192 6.70566 87.6555 218.307 331.699 331.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 530 0.000128 512 50 800 129024 7.1615 3.4119 85.3552 104.67 200.778 200.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 470 0.000256 1024 170 1120 16384 13.4411 3.53059 27.4519 104.812 149.439 149.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1210 3.2e-05 512 160 240 532480 29.6877 13.353 75.7064 417.678 536.634 536.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1950 0.000256 2048 430 1280 70016 7.09686 135.063 209.374 351.577 351.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1020 0.000128 1024 215 1760 122880 13.4625 6.83261 209.903 209.041 439.398 439.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1290 0.000128 2048 250 1240 134144 18.0595 14.3278 317.399 417.891 767.792 767.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 440 3.2e-05 2048 115 720 278528 194.668 55.8697 1016.4 1670.61 2937.76 2937.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 600 6.4e-05 512 122 480 212992 18.8291 6.7072 57.3094 220.291 303.343 303.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 530 0.000128 512 50 800 126976 7.27133 3.41197 54.9857 104.625 170.474 170.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 470 0.000256 1024 170 1120 12288 13.1248 3.35667 17.6157 99.3152 133.613 133.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1210 3.2e-05 512 160 240 516096 29.9623 13.1398 59.4216 412.118 514.855 515.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1950 0.000256 2048 430 1280 69888 7.04413 109.317 209.146 325.549 325.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1020 0.000128 1024 215 1760 119808 13.4061 6.79674 167.626 206.33 394.32 394.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1290 0.000128 2048 250 1240 134400 18.0651 14.3303 258.652 418.64 709.806 709.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 440 3.2e-05 2048 115 720 270336 193.196 55.0523 964.128 1647.89 2860.48 2860.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 600 6.4e-05 512 122 480 208896 18.6939 6.61088 45.7045 215.72 286.937 287.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 530 0.000128 512 50 800 122880 7.30038 3.39776 43.1523 103.266 157.297 157.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 470 0.000256 1024 170 1120 16128 13.1125 3.45891 41.2199 102.24 160.243 160.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1210 3.2e-05 512 160 240 534528 29.4699 13.3669 118.44 417.17 578.669 578.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1950 0.000256 2048 430 1280 70128 7.09018 215.635 209.467 432.237 432.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1020 0.000128 1024 215 1760 124416 13.3635 6.86611 350.299 208.744 579.434 579.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1290 0.000128 2048 250 1240 134784 18.1635 14.4451 509.307 418.817 960.86 960.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 440 3.2e-05 2048 115 720 281088 193.487 56.0982 713.069 1668.13 2631.01 2631.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 600 6.4e-05 512 122 480 211968 18.6995 6.66093 90.599 217.315 333.49 333.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 530 0.000128 512 50 800 126720 7.17782 3.4129 87.2712 103.697 201.748 201.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 470 0.000256 1024 170 1120 13824 12.8697 3.36282 24.6665 99.2907 140.394 140.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1210 3.2e-05 512 160 240 525312 29.5963 14.0264 76.7166 414.307 534.859 535.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1950 0.000256 2048 430 1280 69984 7.04307 141.502 209.359 357.949 358.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1020 0.000128 1024 215 1760 122112 13.3588 6.81987 223.296 207.376 451.008 451.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1290 0.000128 2048 250 1240 134784 18.1346 14.3567 332.494 419.313 784.418 784.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 440 3.2e-05 2048 115 720 276480 192.413 55.4109 457.833 1656.64 2362.52 2362.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 600 6.4e-05 512 122 480 202752 19.3988 6.58022 56.2793 213.348 296.125 296.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 530 0.000128 512 50 800 124416 7.10624 3.38467 55.6491 102.241 168.568 168.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 470 0.000256 1024 170 1120 13824 13.4447 3.45907 22.6925 102.546 142.348 142.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1210 3.2e-05 512 160 240 525312 30.1958 13.3714 67.1879 417.736 528.704 528.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1950 0.000256 2048 430 1280 69984 7.04922 124.482 209.697 341.273 341.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1020 0.000128 1024 215 1760 124416 13.3763 6.84406 199.746 209.166 429.288 429.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1290 0.000128 2048 250 1240 133920 18.1341 14.3734 291.822 418.123 742.575 742.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 440 3.2e-05 2048 115 720 276480 195.72 55.9906 928.773 1670.59 2851.29 2851.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 600 6.4e-05 512 122 480 207360 18.5524 6.5832 51.0706 215.628 292.041 292.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 530 0.000128 512 50 800 124416 7.12934 3.38736 49.0509 102.362 162.109 162.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 470 0.000256 1024 170 1120 9216 13.5141 3.36077 14.5949 99.4659 131.144 131.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1210 3.2e-05 512 160 240 516096 29.2554 13.0518 59.3603 408.155 510.035 510.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1950 0.000256 2048 430 1280 69696 7.04925 109.733 208.939 325.762 325.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1020 0.000128 1024 215 1760 119808 13.2106 6.77315 173.279 204.445 397.864 397.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1290 0.000128 2048 250 1240 133632 18.0718 14.3462 258.041 417.962 708.544 708.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 440 3.2e-05 2048 115 720 258048 195.086 54.6412 861.291 1632.05 2743.29 2743.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 600 6.4e-05 512 122 480 184320 19.1481 6.53312 41.1759 207.357 274.43 274.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 530 0.000128 512 50 800 119808 6.95018 3.35082 42.9536 99.2378 152.675 152.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 470 0.000256 1024 170 1120 15360 13.3267 3.4833 38.3731 103.383 158.768 158.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1210 3.2e-05 512 160 240 537600 29.4722 13.3939 112.577 419.321 574.981 575.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1950 0.000256 2048 430 1280 70160 7.06688 204.148 209.786 421.044 421.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1020 0.000128 1024 215 1760 124160 13.4642 6.84694 326.958 209.82 557.25 557.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1290 0.000128 2048 250 1240 135040 18.1274 14.3596 479.898 419.434 931.938 932.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 440 3.2e-05 2048 115 720 281600 194.146 56.0771 671.625 1676.68 2598.75 2598.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 600 6.4e-05 512 122 480 215040 18.8059 6.72768 85.7959 219.443 330.981 331.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 530 0.000128 512 50 800 128000 7.26317 3.41546 82.4922 105.01 198.361 198.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 470 0.000256 1024 170 1120 15360 13.2955 3.48326 26.8953 103.416 147.294 147.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1210 3.2e-05 512 160 240 532480 29.8094 13.3734 76.3238 419.07 538.783 538.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1950 0.000256 2048 430 1280 70080 7.0663 137.874 209.63 354.614 354.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1020 0.000128 1024 215 1760 120320 13.3492 6.80346 214.442 206.341 441.095 441.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1290 0.000128 2048 250 1240 134400 18.0224 14.5391 324.032 417.634 774.346 774.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 440 3.2e-05 2048 115 720 276480 196.168 56.0504 446.728 1675.69 2374.85 2375.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 600 6.4e-05 512 122 480 204800 18.9859 6.61709 56.3677 216.996 299.175 299.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 530 0.000128 512 50 800 122880 7.2944 3.39718 54.5351 103.271 168.679 168.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 470 0.000256 1024 170 1120 15360 13.3218 3.48963 24.9923 103.507 145.515 145.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1210 3.2e-05 512 160 240 522240 29.5114 13.1651 62.6699 412.191 517.75 517.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1950 0.000256 2048 430 1280 69840 7.04752 115.347 209.165 331.603 331.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1020 0.000128 1024 215 1760 119040 13.4825 6.81344 179.857 206.41 406.722 406.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1290 0.000128 2048 250 1240 134400 18.0548 14.354 272.841 417.777 723.149 723.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 440 3.2e-05 2048 115 720 261120 196.402 55.1985 820.281 1648.37 2720.47 2720.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 600 6.4e-05 512 122 480 199680 19.4036 6.62938 46.6744 216.828 289.751 289.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 530 0.000128 512 50 800 122880 7.31405 3.40144 46.4548 103.31 160.664 160.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 470 0.000256 1024 170 1120 10240 12.9784 3.27267 15.874 96.8558 129.185 129.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1210 3.2e-05 512 160 240 512000 30.3008 13.1539 59.0489 412.701 515.418 515.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1950 0.000256 2048 430 1280 69760 7.04282 113.193 209.396 329.674 329.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1020 0.000128 1024 215 1760 117760 13.5827 6.80208 173.404 206.754 400.702 400.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1290 0.000128 2048 250 1240 133120 18.0325 14.3294 267.171 416.734 716.384 716.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 440 3.2e-05 2048 115 720 266240 195.302 55.0752 837.191 1650.84 2738.62 2738.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 600 6.4e-05 512 122 480 204800 19.0445 6.6208 46.8242 217.155 289.85 290.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 530 0.000128 512 50 800 122880 7.30864 3.39795 44.7676 103.473 159.137 159.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 470 0.000256 1024 170 1120 15360 13.299 3.4775 36.8574 103.396 157.237 157.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1210 3.2e-05 512 160 240 528384 29.6412 13.3062 104.125 416.536 563.819 563.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1950 0.000256 2048 430 1280 70080 7.05325 190.839 209.586 407.521 407.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1020 0.000128 1024 215 1760 122880 13.3673 6.82016 301.92 208.446 530.71 530.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1290 0.000128 2048 250 1240 134784 18.043 14.334 449.762 418.747 901.009 901.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 440 3.2e-05 2048 115 720 276480 193.675 55.8467 619.705 1666.04 2535.49 2535.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 600 6.4e-05 512 122 480 208896 18.659 6.61776 78.2316 216.146 319.864 320.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 530 0.000128 512 50 800 125952 7.12378 3.39773 76.2119 103.286 190.197 190.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 470 0.000256 1024 170 1120 12288 13.1239 3.3591 21.8008 99.4232 137.908 138.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1210 3.2e-05 512 160 240 516096 29.9684 13.1541 72.3024 412.621 528.256 528.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1950 0.000256 2048 430 1280 69888 7.04717 135.904 209.371 352.365 352.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1020 0.000128 1024 215 1760 119808 13.4072 6.79638 211.819 206.763 438.941 439.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1290 0.000128 2048 250 1240 134400 18.0782 14.3552 320.755 419.085 772.389 772.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 440 3.2e-05 2048 115 720 270336 193.003 55.083 433.134 1649.65 2331.09 2331.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 600 6.4e-05 512 122 480 208896 18.6873 6.61318 55.9358 214.861 296.308 296.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 530 0.000128 512 50 800 122880 7.30758 3.39622 53.2738 103.376 167.537 167.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 470 0.000256 1024 170 1120 9216 13.5097 3.35914 14.9695 99.5405 131.579 131.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1210 3.2e-05 512 160 240 516096 29.2519 13.0605 60.5163 408.467 511.505 511.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1950 0.000256 2048 430 1280 69696 7.04714 111.976 209.096 328.161 328.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1020 0.000128 1024 215 1760 119808 13.2126 6.77683 175.984 204.6 400.728 400.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1290 0.000128 2048 250 1240 133632 18.0636 14.3816 263.003 418.283 713.858 713.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 440 3.2e-05 2048 115 720 258048 194.732 54.7748 343.513 1633.27 2226.5 2226.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 600 6.4e-05 512 122 480 184320 19.1351 6.53814 41.5535 206.441 273.876 274.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 530 0.000128 512 50 800 119808 6.94829 3.34816 43.5004 99.3074 153.292 153.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 470 0.000256 1024 170 1120 12288 13.1514 3.36173 18.4396 99.6887 134.85 134.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1210 3.2e-05 512 160 240 516096 29.9757 13.1479 56.8038 412.739 512.882 513.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1950 0.000256 2048 430 1280 69504 7.02634 105.953 208.882 321.906 321.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1020 0.000128 1024 215 1760 116736 13.6807 7.9319 160.661 206.831 389.266 389.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1290 0.000128 2048 250 1240 133632 18.0716 14.3404 248.373 417.586 698.498 698.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 440 3.2e-05 2048 115 720 270336 193.15 55.1591 339.029 1650.35 2237.91 2238.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 600 6.4e-05 512 122 480 196608 18.2611 6.54301 41.5595 208.985 275.563 275.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 530 0.000128 512 50 800 110592 7.48611 3.35014 37.6418 99.3931 148.058 148.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 470 0.000256 1024 170 1120 16000 13.3307 3.496 38.8916 103.436 159.36 159.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1210 3.2e-05 512 160 240 531200 29.5735 13.354 108.63 416.845 568.613 568.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1950 0.000256 2048 430 1280 70100 7.05126 197.497 209.724 414.315 414.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1020 0.000128 1024 215 1760 123200 13.4381 6.89235 316.87 208.61 545.965 546.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1290 0.000128 2048 250 1240 134800 18.192 14.3733 467.234 419.16 919.08 919.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 440 3.2e-05 2048 115 720 281600 192.435 55.8244 655.546 1666.82 2570.84 2571.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 600 6.4e-05 512 122 480 204800 19.0215 6.63402 80.276 215.203 321.347 321.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 530 0.000128 512 50 800 124800 7.2359 3.40522 78.7186 103.326 192.875 193.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 470 0.000256 1024 170 1120 12800 13.7575 3.49309 24.3148 103.467 145.236 145.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1210 3.2e-05 512 160 240 524800 29.4041 13.18 73.5183 412.218 528.533 528.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1950 0.000256 2048 430 1280 70000 7.04944 135.881 209.519 352.494 352.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1020 0.000128 1024 215 1760 121600 13.3002 6.81562 213.577 206.391 440.242 440.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1290 0.000128 2048 250 1240 134400 18.1982 14.3764 318.88 419.014 770.594 770.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 440 3.2e-05 2048 115 720 268800 194.165 55.1829 429.054 1648.33 2326.95 2327.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 600 6.4e-05 512 122 480 204800 19.045 6.62938 54.7713 214.703 295.359 295.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 530 0.000128 512 50 800 121600 7.39558 3.40403 52.482 103.295 166.763 166.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 470 0.000256 1024 170 1120 9600 14.183 3.50224 16.2253 103.703 137.818 137.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1210 3.2e-05 512 160 240 518400 29.9717 13.1938 63.1866 412.687 519.253 519.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1950 0.000256 2048 430 1280 69900 7.04877 116.464 209.722 333.277 333.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1020 0.000128 1024 215 1760 120000 13.4782 6.81754 182.855 206.726 410.034 410.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1290 0.000128 2048 250 1240 133200 18.155 14.3487 274.05 416.465 723.139 723.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 440 3.2e-05 2048 115 720 268800 194.159 55.2714 372.817 1650.16 2272.62 2272.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 600 6.4e-05 512 122 480 192000 20.0242 6.63552 45.044 216.048 287.962 288.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 530 0.000128 512 50 800 124800 7.25053 3.40582 47.1797 103.459 161.481 161.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 470 0.000256 1024 170 1120 12800 13.74 3.49011 20.2496 103.81 141.491 141.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1210 3.2e-05 512 160 240 512000 30.321 13.1751 57.8503 412.654 514.213 514.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1950 0.000256 2048 430 1280 69600 7.03898 107.172 209.136 323.388 323.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1020 0.000128 1024 215 1760 121600 13.3109 6.81094 170.504 206.805 397.587 397.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1290 0.000128 2048 250 1240 132800 18.0818 14.3558 251.484 417.706 701.745 701.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 440 3.2e-05 2048 115 720 256000 197.901 55.2858 325.367 1650.03 2228.8 2228.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 600 6.4e-05 512 122 480 204800 19.0355 6.62899 44.1445 215.033 285.051 285.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 530 0.000128 512 50 800 115200 7.76653 3.40016 40.074 103.502 154.929 155.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 470 0.000256 1024 170 1152 16384 13.3662 3.52461 33.9465 104.62 155.665 155.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1210 3.2e-05 512 160 240 540672 29.2537 13.3863 145.37 418.976 607.207 607.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1950 0.000256 2048 430 1248 70400 7.10291 161.063 209.618 377.831 377.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1020 0.000128 1024 215 1776 124416 13.3823 6.83622 262.499 209.604 492.483 492.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1290 0.000128 2048 250 1248 135680 18.0626 14.3612 386.7 419.001 838.225 838.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 440 3.2e-05 2048 115 720 268288 198.934 56.0046 887.165 1675.57 2817.9 2818.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 600 6.4e-05 512 122 480 208896 19.1118 6.70611 66.6469 219.793 312.478 312.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 530 0.000128 512 50 816 128000 7.2151 3.40762 65.6923 104.554 181.055 181.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 470 0.000256 1024 170 1152 16384 13.4276 3.52621 21.9278 104.665 143.751 143.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1210 3.2e-05 512 160 240 536576 29.5776 13.3509 141.933 417.635 602.716 602.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1950 0.000256 2048 430 1248 70336 7.06774 104.109 209.532 320.756 320.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1020 0.000128 1024 215 1776 123904 13.3825 6.82934 169.703 208.958 399.033 399.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1290 0.000128 2048 250 1248 135680 18.0956 14.4061 251.661 419.093 703.366 703.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 440 3.2e-05 2048 115 720 266240 199.421 55.8611 972.577 1669.97 2898.06 2898.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 600 6.4e-05 512 122 480 208896 19.1472 6.7071 43.164 219.404 288.636 288.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 530 0.000128 512 50 816 126976 7.26989 3.40992 42.5904 104.582 158.036 158.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 470 0.000256 1024 170 1152 15360 13.2972 3.47728 17.4014 103.428 137.809 137.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1210 3.2e-05 512 160 240 534528 29.3364 13.3008 152.839 416.666 612.364 612.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1950 0.000256 2048 430 1248 70272 7.0656 301.51 209.638 518.256 518.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1020 0.000128 1024 215 1776 122880 13.3832 6.82294 139.274 208.514 368.147 368.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1290 0.000128 2048 250 1248 135168 18.0793 14.333 596.139 418.88 1047.54 1047.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 440 3.2e-05 2048 115 720 264192 198.617 55.8188 967.353 1666.08 2888.1 2888.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 600 6.4e-05 512 122 480 202752 19.1249 6.61642 34.6073 218.494 279.053 279.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 530 0.000128 512 50 816 125952 7.12608 3.39357 34.9024 103.325 148.931 149.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 470 0.000256 1024 170 1152 16640 13.4718 3.54598 32.7492 104.988 154.957 155.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1210 3.2e-05 512 160 240 540160 29.3881 13.4124 84.4546 419.039 546.508 546.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1950 0.000256 2048 430 1248 70360 7.04742 153.417 209.553 370.065 370.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1020 0.000128 1024 215 1776 124160 13.4828 6.84432 254.722 209.759 484.972 485.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1290 0.000128 2048 250 1248 135680 18.1601 14.3891 374.358 419.076 826.107 826.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 440 3.2e-05 2048 115 720 268800 199.146 56.2607 843.856 1675.56 2775.05 2775.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 600 6.4e-05 512 122 480 209920 19.2493 6.73344 64.4709 220.39 311.054 311.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 530 0.000128 512 50 816 129280 7.2216 3.42054 64.4964 104.915 180.241 180.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 470 0.000256 1024 170 1152 15360 13.3091 3.48365 20.0649 103.299 140.364 140.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1210 3.2e-05 512 160 240 537600 29.6738 13.3878 132.461 418.971 594.716 594.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1950 0.000256 2048 430 1248 70320 7.04406 101.956 209.509 318.55 318.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1020 0.000128 1024 215 1776 124160 13.4553 6.8416 167.232 209.645 397.331 397.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1290 0.000128 2048 250 1248 135680 18.0923 14.377 245.806 419.08 697.455 697.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 440 3.2e-05 2048 115 720 266240 199.836 56.035 819.413 1675.31 2750.82 2751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 600 6.4e-05 512 122 480 209920 19.2042 6.72938 42.4599 222.785 291.393 291.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 530 0.000128 512 50 816 128000 7.25629 3.41773 41.9073 104.923 157.689 157.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 470 0.000256 1024 170 1152 15360 13.3741 3.49008 17.4605 103.377 137.911 138.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1210 3.2e-05 512 160 240 537600 29.4441 13.3734 131.476 417.441 591.95 592.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1950 0.000256 2048 430 1248 70200 7.08086 83.1099 209.351 299.587 299.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1020 0.000128 1024 215 1776 122880 13.4896 6.8385 135.868 208.885 365.244 365.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1290 0.000128 2048 250 1248 135360 18.1214 14.39 200.161 418.863 651.638 651.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 440 3.2e-05 2048 115 720 261120 200.748 56.0099 805.613 1668.94 2731.54 2731.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 600 6.4e-05 512 122 480 199680 19.4214 6.63197 33.6265 217.874 277.767 277.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 530 0.000128 512 50 816 126720 7.10784 3.40106 34.6161 103.259 148.563 148.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 470 0.000256 1024 170 1152 15360 13.321 3.48214 40.0044 103.365 160.375 160.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1210 3.2e-05 512 160 240 537600 29.4196 13.3872 116.189 418.695 577.905 578.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1950 0.000256 2048 430 1248 70368 7.18499 214.909 209.77 431.908 431.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1020 0.000128 1024 215 1776 124416 13.3888 6.84045 360.901 209.479 590.769 590.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1290 0.000128 2048 250 1248 135552 18.0562 14.3544 522.154 419.267 973.954 974.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 440 3.2e-05 2048 115 720 267264 198.582 56.0609 1111.23 1674.26 3040.36 3040.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 600 6.4e-05 512 122 480 205824 19.2665 6.69286 86.5947 217.867 330.627 330.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 530 0.000128 512 50 816 127488 7.18896 3.41197 87.5017 104.318 202.603 202.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 470 0.000256 1024 170 1152 15360 13.313 3.48029 26.1052 103.354 146.453 146.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1210 3.2e-05 512 160 240 534528 29.1606 13.3042 75.1781 416.494 534.357 534.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1950 0.000256 2048 430 1248 70272 7.11776 135.371 209.472 352.005 352.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1020 0.000128 1024 215 1776 122880 13.3875 6.82976 221.719 208.343 450.438 450.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1290 0.000128 2048 250 1248 135168 18.036 14.3572 328.334 418.542 779.393 779.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 440 3.2e-05 2048 115 720 264192 197.778 55.7138 1000.7 1664.74 2919.16 2919.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 600 6.4e-05 512 122 480 202752 19.4076 6.61469 55.885 215.217 297.386 297.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 530 0.000128 512 50 816 125952 7.12739 3.39581 55.8721 103.239 169.817 169.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 470 0.000256 1024 170 1152 9216 13.5037 3.36102 14.1389 99.3588 130.566 130.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1210 3.2e-05 512 160 240 525312 29.5775 13.2198 60.474 414.586 518.068 518.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1950 0.000256 2048 430 1248 70272 7.08214 108.761 209.75 325.635 325.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1020 0.000128 1024 215 1776 122112 13.3448 6.81984 180.081 207.52 407.922 408.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1290 0.000128 2048 250 1248 135360 18.1069 14.4189 265.496 419.699 717.849 717.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 440 3.2e-05 2048 115 720 258048 198.604 55.6052 969.441 1657.8 2881.67 2881.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 600 6.4e-05 512 122 480 193536 19.5135 6.57888 43.6532 214.57 284.531 284.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 530 0.000128 512 50 816 124416 7.10432 4.67245 45.5997 102.314 159.873 160.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 470 0.000256 1024 170 1152 12288 13.1205 3.35821 15.9646 99.3359 131.983 132.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1210 3.2e-05 512 160 240 528384 29.0597 13.1502 170.823 412.223 625.469 625.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1950 0.000256 2048 430 1248 70080 7.036 93.0684 209.185 309.328 309.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1020 0.000128 1024 215 1776 119808 13.4192 6.8015 148.988 206.38 375.746 375.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1290 0.000128 2048 250 1248 135168 18.0596 14.4326 224.346 418.722 675.661 675.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 440 3.2e-05 2048 115 720 258048 197.191 55.0859 1023.66 1648.55 2924.71 2924.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 600 6.4e-05 512 122 480 196608 19.6094 6.61382 37.4432 215.767 279.646 279.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 530 0.000128 512 50 816 122880 7.30579 3.39968 38.0382 103.288 152.217 152.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 470 0.000256 1024 170 1152 16128 13.3151 3.49594 40.8054 103.621 161.446 161.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1210 3.2e-05 512 160 240 537600 29.4817 13.398 109.349 418.318 570.765 570.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1950 0.000256 2048 430 1248 70336 7.02947 199.598 209.517 416.188 416.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1020 0.000128 1024 215 1776 123648 13.5008 6.84442 331.559 209.289 561.352 561.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1290 0.000128 2048 250 1248 135520 18.1395 14.3995 483.171 418.989 934.816 934.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 440 3.2e-05 2048 115 720 265216 199.521 56.0308 1010.55 1673.14 2939.46 2939.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 600 6.4e-05 512 122 480 207872 19.3334 6.72784 81.8957 220.8 328.971 329.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 530 0.000128 512 50 816 129024 7.20819 3.41827 82.5381 104.746 198.098 198.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 470 0.000256 1024 170 1152 14336 13.0983 3.41056 24.136 101.454 142.3 142.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1210 3.2e-05 512 160 240 537600 29.4368 13.3794 72.1692 418.755 533.951 534.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1950 0.000256 2048 430 1248 70224 7.04045 126.73 209.563 343.379 343.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1020 0.000128 1024 215 1776 123648 13.4759 6.83216 209.314 209.566 439.347 439.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1290 0.000128 2048 250 1248 135296 18.0695 14.3544 306.783 418.932 758.258 758.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 440 3.2e-05 2048 115 720 265216 199.244 56.0998 929.568 1674.91 2860.04 2860.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 600 6.4e-05 512 122 480 200704 19.415 6.64211 52.5193 218.708 297.498 297.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 530 0.000128 512 50 816 125440 7.22262 3.40378 53.1961 103.68 167.689 167.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 470 0.000256 1024 170 1152 10752 13.7004 3.42221 15.5812 101.352 134.255 134.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1210 3.2e-05 512 160 240 537600 29.4983 13.4021 59.0369 418.315 520.466 520.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1950 0.000256 2048 430 1248 70224 7.03046 103.755 209.469 320.297 320.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1020 0.000128 1024 215 1776 123648 13.5059 6.84096 172.054 209.399 401.956 402.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1290 0.000128 2048 250 1248 135072 18.1184 14.3625 252.04 418.599 703.237 703.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 440 3.2e-05 2048 115 720 258048 202.073 56.1505 900.756 1672.66 2831.85 2832.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 600 6.4e-05 512 122 480 204288 19.5902 6.72563 43.6119 220.886 291.025 291.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 530 0.000128 512 50 816 129024 7.22291 3.42042 44.6806 105.32 160.831 160.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 470 0.000256 1024 170 1152 7168 13.3264 3.2672 10.4867 96.7066 123.995 124.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1210 3.2e-05 512 160 240 530432 29.032 13.1949 53.1384 413.919 509.497 509.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1950 0.000256 2048 430 1248 70112 7.04358 93.3221 209.515 309.926 309.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1020 0.000128 1024 215 1776 121856 13.3193 6.8159 152.548 207.26 380.097 380.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1290 0.000128 2048 250 1248 135296 18.0471 14.3318 228.882 419.134 680.512 680.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 440 3.2e-05 2048 115 720 258048 197.953 55.2682 881.201 1655.11 2789.76 2789.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 600 6.4e-05 512 122 480 186368 19.6886 6.56621 36.0971 211.28 273.844 274.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 530 0.000128 512 50 816 121856 7.11805 3.36845 37.9279 101.327 149.924 150.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 470 0.000256 1024 170 1152 16384 13.4253 3.52666 39.6872 104.763 161.607 161.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1210 3.2e-05 512 160 240 536576 29.4232 13.3489 108.162 418.086 569.23 569.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1950 0.000256 2048 430 1248 70336 7.06355 193.111 209.727 409.943 410.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1020 0.000128 1024 215 1776 123904 13.3849 6.82899 317.89 209.158 547.416 547.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1290 0.000128 2048 250 1248 135680 18.0803 14.3541 469.441 419.487 921.483 921.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 440 3.2e-05 2048 115 720 266240 198.3 55.8507 624.217 1671.51 2550.1 2550.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 600 6.4e-05 512 122 480 208896 19.1217 6.70822 81.1621 219.388 326.592 326.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 530 0.000128 512 50 816 126976 7.27408 3.40682 79.8141 104.678 195.354 195.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 470 0.000256 1024 170 1152 16384 13.43 3.52666 27.0347 104.748 148.947 149.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1210 3.2e-05 512 160 240 532480 29.6658 13.3496 69.1716 417.676 530.074 530.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1950 0.000256 2048 430 1248 70272 7.0393 126.038 209.53 342.655 342.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1020 0.000128 1024 215 1776 122880 13.4673 6.82586 202.05 209.041 431.547 431.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1290 0.000128 2048 250 1248 135168 18.015 14.4164 305.015 417.893 755.458 755.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 440 3.2e-05 2048 115 720 262144 199.906 56.0642 849.049 1670.31 2775.55 2775.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 600 6.4e-05 512 122 480 204800 19.4437 6.70624 51.718 219.264 297.342 297.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 530 0.000128 512 50 816 126976 7.27133 3.41075 51.9272 104.623 167.419 167.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 470 0.000256 1024 170 1152 12288 13.1135 3.35638 17.5804 99.4364 133.69 133.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1210 3.2e-05 512 160 240 528384 29.0309 13.1526 58.1298 412.611 513.137 513.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1950 0.000256 2048 430 1248 70080 7.04573 105.213 209.38 321.682 321.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1020 0.000128 1024 215 1776 119808 13.4165 6.79936 162.925 206.582 389.879 390.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1290 0.000128 2048 250 1248 135168 18.0498 14.3394 256.288 419.137 707.936 708.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 440 3.2e-05 2048 115 720 258048 197.269 55.0892 817.511 1650.37 2720.47 2720.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 600 6.4e-05 512 122 480 196608 19.61 6.61965 42.0439 214.928 283.416 283.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 530 0.000128 512 50 816 122880 7.31891 3.39763 42.5455 103.391 156.84 156.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 470 0.000256 1024 170 1152 8192 13.699 3.35702 11.937 99.4231 128.618 128.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1210 3.2e-05 512 160 240 524288 30.2609 13.3509 50.9717 417.76 512.556 512.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1950 0.000256 2048 430 1248 70144 7.04512 92.8726 209.524 309.484 309.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1020 0.000128 1024 215 1776 122880 13.4908 6.83386 147.803 209.206 377.492 377.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1290 0.000128 2048 250 1248 135168 18.0584 14.4657 225.628 418.227 676.504 676.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 440 3.2e-05 2048 115 720 262144 200.018 55.9657 817.728 1670.42 2744.35 2744.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 600 6.4e-05 512 122 480 196608 20.1039 6.7049 37.3573 220.415 284.793 284.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 530 0.000128 512 50 816 122880 7.50784 3.40992 37.3896 104.706 153.195 153.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 470 0.000256 1024 170 1152 13824 13.4308 3.45498 34.0407 102.268 153.399 153.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1210 3.2e-05 512 160 240 534528 29.4941 13.3784 103.573 417.284 563.943 564.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1950 0.000256 2048 430 1248 70344 7.06378 187.658 209.569 404.335 404.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1020 0.000128 1024 215 1776 123264 13.4546 6.84851 307.899 208.869 537.229 537.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1290 0.000128 2048 250 1248 135648 18.106 14.3546 456.022 418.929 907.539 907.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 440 3.2e-05 2048 115 720 262656 199.522 55.9219 598.406 1668.55 2522.62 2522.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 600 6.4e-05 512 122 480 202752 19.3627 6.66214 76.5868 217.368 320.188 320.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 530 0.000128 512 50 816 126720 7.18131 3.41402 77.8662 103.722 192.369 192.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 470 0.000256 1024 170 1152 9216 13.5437 3.36077 17.127 99.3666 133.605 133.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1210 3.2e-05 512 160 240 525312 29.5854 13.2239 71.5947 414.633 529.243 529.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1950 0.000256 2048 430 1248 70272 7.04387 132.111 209.767 348.966 349.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1020 0.000128 1024 215 1776 122112 13.3329 6.95501 214.91 207.538 442.891 443.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1290 0.000128 2048 250 1248 135360 18.1129 14.3758 318.882 419.524 771.018 771.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 440 3.2e-05 2048 115 720 258048 198.367 55.4227 410.62 1658.16 2322.78 2322.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 600 6.4e-05 512 122 480 193536 19.5174 6.57898 51.2801 212.449 290.031 290.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 530 0.000128 512 50 816 124416 7.10285 3.38739 53.5443 102.322 166.534 166.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 470 0.000256 1024 170 1152 13824 13.4356 3.46611 21.9814 102.472 141.561 141.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1210 3.2e-05 512 160 240 525312 30.1997 13.3711 60.6047 417.445 521.836 521.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1950 0.000256 2048 430 1248 70200 7.10397 111.548 209.605 328.3 328.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1020 0.000128 1024 215 1776 120960 13.6412 6.84032 180.812 209.022 410.476 410.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1290 0.000128 2048 250 1248 134784 18.1083 14.3647 268.724 417.831 719.146 719.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 440 3.2e-05 2048 115 720 262656 199.71 55.9672 798.641 1669.7 2724.35 2724.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 600 6.4e-05 512 122 480 193536 19.5528 6.58432 43.8412 216.537 286.73 286.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 530 0.000128 512 50 816 124416 7.13277 3.79085 45.6038 102.291 158.999 159.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 470 0.000256 1024 170 1152 9216 13.5066 3.35872 15.4073 99.5504 132.024 132.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1210 3.2e-05 512 160 240 516096 29.2693 13.0583 59.1694 408.496 510.207 510.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1950 0.000256 2048 430 1248 69984 7.04102 111.35 209.356 327.789 327.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1020 0.000128 1024 215 1776 119808 13.2091 6.77805 179.498 204.618 404.257 404.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1290 0.000128 2048 250 1248 134784 18.0384 14.3282 270.974 418.311 721.772 721.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 440 3.2e-05 2048 115 720 239616 200.762 54.6223 718.857 1633.44 2607.89 2608.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 600 6.4e-05 512 122 480 184320 19.1577 6.53926 41.748 208.568 276.225 276.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 530 0.000128 512 50 816 119808 6.94739 3.34666 44.4357 99.3171 154.231 154.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 470 0.000256 1024 170 1152 15360 13.3276 3.47978 37.6723 103.31 157.989 158.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1210 3.2e-05 512 160 240 537600 29.4669 13.394 103.054 419.002 565.133 565.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1950 0.000256 2048 430 1248 70320 7.04717 187.252 209.523 403.866 403.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1020 0.000128 1024 215 1776 124160 13.4523 6.84173 307.098 209.659 537.213 537.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1290 0.000128 2048 250 1248 135680 18.0951 14.3564 454.082 419.112 905.767 905.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 440 3.2e-05 2048 115 720 266240 199.262 56.0742 600.601 1675.39 2531.55 2531.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 600 6.4e-05 512 122 480 209920 19.2081 6.72829 78.4648 219.272 323.883 324.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 530 0.000128 512 50 816 128000 7.26502 3.41965 77.5444 104.93 193.344 193.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 470 0.000256 1024 170 1152 15360 13.3195 3.4816 26.7492 103.512 147.263 147.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1210 3.2e-05 512 160 240 532480 29.8042 13.3796 73.0477 419.465 535.906 536.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1950 0.000256 2048 430 1248 70240 7.04346 133.805 209.728 350.622 350.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1020 0.000128 1024 215 1776 120320 13.3337 6.79968 213.246 206.533 440.07 440.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1290 0.000128 2048 250 1248 135040 17.9736 14.4485 324.909 418.025 775.475 775.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 440 3.2e-05 2048 115 720 266240 199.064 56.0423 431.721 1677.27 2364.32 2364.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 600 6.4e-05 512 122 480 204800 18.9791 6.61955 54.9874 217.189 297.984 298.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 530 0.000128 512 50 816 122880 7.29485 3.39507 53.8693 103.37 168.107 168.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 470 0.000256 1024 170 1152 15360 13.3053 3.48794 24.4421 103.522 144.961 145.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1210 3.2e-05 512 160 240 522240 29.5233 13.1692 59.5478 412.232 514.686 514.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1950 0.000256 2048 430 1248 70080 7.10346 110.805 209.311 327.261 327.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1020 0.000128 1024 215 1776 119040 13.4871 6.80749 176.48 206.442 403.37 403.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1290 0.000128 2048 250 1248 134400 18.073 14.3606 267.435 417.833 717.818 717.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 440 3.2e-05 2048 115 720 245760 201.184 55.1629 330.403 1648.71 2235.68 2235.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 600 6.4e-05 512 122 480 199680 19.3882 6.63107 44.8212 214.718 285.769 285.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 530 0.000128 512 50 816 122880 7.31418 3.39949 44.9553 103.321 159.177 159.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 470 0.000256 1024 170 1152 10240 12.9602 3.27066 17.0163 96.7764 130.227 130.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1210 3.2e-05 512 160 240 512000 30.2921 13.1533 55.1417 412.373 511.17 511.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1950 0.000256 2048 430 1248 70080 7.08403 103.85 209.564 320.542 320.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1020 0.000128 1024 215 1776 117760 13.5762 6.80141 164.02 206.585 391.136 391.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1290 0.000128 2048 250 1248 134400 17.9833 14.3442 249.9 416.407 698.761 698.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 440 3.2e-05 2048 115 720 245760 201.645 55.0382 696.543 1648.9 2602.35 2602.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 600 6.4e-05 512 122 480 204800 19.0165 6.62355 42.7733 214.852 283.48 283.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 530 0.000128 512 50 816 122880 7.31738 3.39597 41.8995 103.395 156.193 156.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 470 0.000256 1024 170 1150 16384 13.37 3.52598 34.3218 104.623 156.041 156.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1210 3.2e-05 512 160 250 536576 29.5716 13.3796 149.467 418.983 611.613 611.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1950 0.000256 2048 430 1250 70368 7.08426 168.315 209.566 385.011 385.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1020 0.000128 1024 215 1750 123904 13.4379 6.85261 269.758 209.602 499.808 499.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1290 0.000128 2048 250 1250 135168 18.0695 14.4036 410.403 419.004 861.984 862.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 440 3.2e-05 2048 115 750 278528 196.069 56.234 1000.44 1675.34 2928.31 2928.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 600 6.4e-05 512 122 500 202752 19.5668 6.7113 69.9825 220.949 317.421 317.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 530 0.000128 512 50 800 126976 7.25776 3.40976 67.4797 104.558 182.891 183.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 470 0.000256 1024 170 1150 16384 13.4183 3.52762 23.259 104.741 145.147 145.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1210 3.2e-05 512 160 250 532480 29.8241 13.3472 147.082 417.933 608.412 608.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1950 0.000256 2048 430 1250 70336 7.10042 107.73 209.719 324.592 324.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1020 0.000128 1024 215 1750 122880 13.4632 6.82979 172.969 209.112 402.534 402.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1290 0.000128 2048 250 1250 135168 18.1016 14.4321 262.625 419.406 714.669 714.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 440 3.2e-05 2048 115 750 274432 197.157 55.853 1079.32 1671.15 3003.71 3003.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 600 6.4e-05 512 122 500 200704 19.7548 7.52435 44.8808 220.585 292.96 293.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 530 0.000128 512 50 800 126976 7.27405 3.40896 44.1706 105.957 160.99 161.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 470 0.000256 1024 170 1150 15360 13.2948 3.47779 18.4073 103.428 138.813 138.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1210 3.2e-05 512 160 250 528384 29.7892 13.2975 152.016 416.667 611.985 612.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1950 0.000256 2048 430 1250 70272 7.06861 88.8993 209.673 305.684 305.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1020 0.000128 1024 215 1750 122880 13.3715 6.82189 142.287 208.504 371.139 371.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1290 0.000128 2048 250 1250 134784 18.0897 14.3884 605.613 418.881 1057.08 1057.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 440 3.2e-05 2048 115 750 270336 197.338 55.6524 1070.39 1666.07 2989.67 2989.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 600 6.4e-05 512 122 500 196608 19.5679 6.61894 36.4316 217.495 280.327 280.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 530 0.000128 512 50 800 122880 7.29594 3.39757 35.3323 103.321 149.532 149.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 470 0.000256 1024 170 1150 16640 13.4579 3.54918 32.9391 104.987 155.135 155.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1210 3.2e-05 512 160 250 537600 29.5214 13.4061 85.6324 419.06 547.83 547.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1950 0.000256 2048 430 1250 70360 7.05773 155.354 209.598 372.053 372.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1020 0.000128 1024 215 1750 123520 13.5248 6.88333 251.813 209.645 482.019 482.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1290 0.000128 2048 250 1250 135200 18.1731 14.377 379.714 419.092 831.475 831.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 440 3.2e-05 2048 115 750 279040 196.262 56.1935 885.544 1675.64 2813.86 2814.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 600 6.4e-05 512 122 500 204800 19.5994 6.73037 65.9324 221.701 314.172 314.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 530 0.000128 512 50 800 128000 7.27683 3.41994 63.9721 104.92 179.772 179.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 470 0.000256 1024 170 1150 15360 13.3306 3.47978 20.3063 103.395 140.714 140.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1210 3.2e-05 512 160 250 537600 29.697 13.4019 134.905 419.365 597.587 597.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1950 0.000256 2048 430 1250 70320 7.14141 100.694 209.74 317.62 317.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1020 0.000128 1024 215 1750 122880 13.554 6.8425 162.348 209.84 392.742 392.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1290 0.000128 2048 250 1250 135040 18.1243 14.3892 243.789 419.473 695.878 695.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 440 3.2e-05 2048 115 750 276480 197.434 56.1828 854.736 1677.39 2785.97 2786.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 600 6.4e-05 512 122 500 204800 19.5661 6.72506 42.9106 220.861 290.284 290.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 530 0.000128 512 50 800 128000 7.2655 3.41827 41.6213 105.02 157.514 157.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 470 0.000256 1024 170 1150 15360 13.3541 3.48602 17.863 103.363 138.268 138.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1210 3.2e-05 512 160 250 529920 30.0717 13.3728 132.234 417.322 593.219 593.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1950 0.000256 2048 430 1250 70200 7.06474 84.0158 209.349 300.47 300.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1020 0.000128 1024 215 1750 122880 13.4887 6.84237 136.143 208.856 365.488 365.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1290 0.000128 2048 250 1250 134880 18.1303 14.382 203.414 418.801 654.834 654.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 440 3.2e-05 2048 115 750 276480 196.286 55.9247 854.447 1669.19 2776.07 2776.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 600 6.4e-05 512 122 500 199680 19.418 6.63504 35.1479 216.76 278.17 278.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 530 0.000128 512 50 800 122880 7.33334 3.39885 33.7687 103.243 147.927 148.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 470 0.000256 1024 170 1150 15360 13.2902 3.48365 15.5813 103.42 135.976 136.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1210 3.2e-05 512 160 250 532480 30.0779 13.3791 130.944 419.058 593.671 593.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1950 0.000256 2048 430 1250 70240 7.07706 72.2186 209.565 288.901 288.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1020 0.000128 1024 215 1750 120320 13.3647 6.79936 114.703 206.335 341.357 341.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1290 0.000128 2048 250 1250 134400 18.0205 14.4731 174.342 417.622 624.564 624.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 440 3.2e-05 2048 115 750 276480 197.786 56.0538 979.547 1675.66 2909.28 2909.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 600 6.4e-05 512 122 500 194560 19.756 6.61504 29.7653 219.338 275.681 275.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 530 0.000128 512 50 800 122880 7.30557 3.40173 29.0276 103.269 143.184 143.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 470 0.000256 1024 170 1150 15360 13.3106 3.48163 39.9584 103.351 160.304 160.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1210 3.2e-05 512 160 250 534528 29.5911 13.3873 114.498 418.653 576.346 576.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1950 0.000256 2048 430 1250 70368 7.14752 211.815 209.782 428.788 428.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1020 0.000128 1024 215 1750 123648 13.4564 6.8392 350.299 209.452 580.206 580.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1290 0.000128 2048 250 1250 135168 18.0613 14.3486 517.835 419.223 969.59 969.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 440 3.2e-05 2048 115 750 276480 196.128 55.9964 1155.76 1674.02 3082.12 3082.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 600 6.4e-05 512 122 500 202752 19.4518 6.6905 87.392 219.943 333.692 333.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 530 0.000128 512 50 800 125952 7.27216 3.40992 84.7761 104.308 199.958 200.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 470 0.000256 1024 170 1150 15360 13.3087 3.48035 25.7576 103.322 146.071 146.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1210 3.2e-05 512 160 250 528384 29.6475 13.3026 72.8137 416.229 532.204 532.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1950 0.000256 2048 430 1250 70272 7.05946 132.761 209.451 349.314 349.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1020 0.000128 1024 215 1750 122880 13.3884 6.82598 214.683 208.29 443.349 443.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1290 0.000128 2048 250 1250 134784 18.0403 14.3591 322.04 418.433 772.991 773.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 440 3.2e-05 2048 115 750 270336 196.346 55.7179 1039.75 1664.92 2956.96 2957.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 600 6.4e-05 512 122 500 196608 19.5636 6.62118 54.5686 217.058 298.022 298.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 530 0.000128 512 50 800 122880 7.2993 3.39558 52.9218 103.212 167.016 167.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 470 0.000256 1024 170 1150 9216 13.4907 3.36077 14.0126 99.272 130.344 130.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1210 3.2e-05 512 160 250 525312 29.572 13.2206 59.4536 414.243 516.704 516.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1950 0.000256 2048 430 1250 70272 7.07296 107.751 209.605 324.472 324.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1020 0.000128 1024 215 1750 122112 13.3575 6.8303 175.537 207.348 403.23 403.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1290 0.000128 2048 250 1250 134784 18.1402 14.464 262.832 419.136 714.69 714.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 440 3.2e-05 2048 115 750 267264 196.316 55.4025 1009.28 1656.57 2917.79 2917.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 600 6.4e-05 512 122 500 193536 19.5066 6.57472 44.242 215.447 285.981 286.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 530 0.000128 512 50 800 119808 7.36346 3.38486 42.5322 102.227 155.691 155.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 470 0.000256 1024 170 1150 12288 13.1231 3.35715 15.9329 99.5545 132.164 132.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1210 3.2e-05 512 160 250 516096 30.0292 13.1489 165.923 412.562 621.883 622.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1950 0.000256 2048 430 1250 70080 7.04509 92.2129 209.4 308.701 308.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1020 0.000128 1024 215 1750 119808 13.4065 6.80192 146.442 206.555 373.36 373.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1290 0.000128 2048 250 1250 134400 18.0842 14.389 223.212 419.086 674.875 674.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 440 3.2e-05 2048 115 750 258048 197.295 55.2033 1030.71 1649.69 2933.13 2933.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 600 6.4e-05 512 122 500 196608 19.6096 6.61123 38.4996 211.741 276.677 276.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 530 0.000128 512 50 800 122880 7.30896 3.39654 37.492 103.375 151.757 151.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 470 0.000256 1024 170 1150 14336 13.5794 3.49354 35.9205 103.704 156.897 157.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1210 3.2e-05 512 160 250 534016 29.7195 13.3939 106.577 418.661 568.563 568.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1950 0.000256 2048 430 1250 70336 7.0449 194.101 209.716 410.903 410.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1020 0.000128 1024 215 1750 123648 13.4953 6.84093 322.699 209.465 552.656 552.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1290 0.000128 2048 250 1250 135072 18.1665 14.3604 476.472 419.328 928.445 928.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 440 3.2e-05 2048 115 750 275968 196.677 56.0902 1054.99 1674.04 2982.02 2982.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 600 6.4e-05 512 122 500 204288 19.5622 6.73072 81.5261 219.924 327.955 328.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 530 0.000128 512 50 800 127232 7.29334 3.41606 79.0271 104.833 194.748 194.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 470 0.000256 1024 170 1150 10752 13.6239 3.41312 17.7536 101.361 136.359 136.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1210 3.2e-05 512 160 250 530432 29.9672 13.3849 70.6772 418.637 532.879 533.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1950 0.000256 2048 430 1250 70224 7.05395 124.033 209.534 340.665 340.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1020 0.000128 1024 215 1750 123648 13.4628 6.83213 204.511 209.511 434.473 434.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1290 0.000128 2048 250 1250 134848 18.0762 14.4036 302.739 418.819 754.156 754.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 440 3.2e-05 2048 115 750 272384 197.22 56.0711 964.709 1673.99 2892.21 2892.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 600 6.4e-05 512 122 500 200704 19.4056 6.64371 53.6866 218.657 298.606 298.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 530 0.000128 512 50 800 125440 7.22416 3.40176 52.1695 103.651 166.628 166.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 470 0.000256 1024 170 1150 10752 13.6962 3.42048 15.4455 101.367 134.135 134.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1210 3.2e-05 512 160 250 526848 30.2434 13.3981 57.1918 418.386 519.433 519.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1950 0.000256 2048 430 1250 70224 7.05056 101.833 209.541 318.467 318.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1020 0.000128 1024 215 1750 123648 13.5051 6.83955 167.322 209.433 397.256 397.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1290 0.000128 2048 250 1250 134400 18.1276 14.5388 248.017 418.677 699.48 699.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 440 3.2e-05 2048 115 750 268800 198.383 56.1336 943.31 1673.12 2871.17 2871.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 600 6.4e-05 512 122 500 204288 19.5982 6.72563 44.4272 221.968 292.933 293.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 530 0.000128 512 50 800 123648 7.4975 3.41606 41.8144 104.82 157.729 157.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 470 0.000256 1024 170 1150 7168 13.3273 3.26528 10.1274 96.7075 123.625 123.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1210 3.2e-05 512 160 250 516096 30.1369 13.1956 50.2938 413.623 507.463 507.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1950 0.000256 2048 430 1250 70112 7.04666 91.8879 209.394 308.374 308.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1020 0.000128 1024 215 1750 121856 13.3259 6.81574 148.187 207.118 375.602 375.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1290 0.000128 2048 250 1250 134400 18.045 14.3401 224.747 418.831 676.087 676.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 440 3.2e-05 2048 115 750 258048 197.912 55.2372 885.535 1653.9 2792.81 2792.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 600 6.4e-05 512 122 500 186368 19.6899 6.56179 36.316 210.046 272.826 272.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 530 0.000128 512 50 800 121856 7.1081 3.37062 36.5971 101.253 148.512 148.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 470 0.000256 1024 170 1150 16384 13.4277 3.52851 39.2537 104.659 161.075 161.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1210 3.2e-05 512 160 250 532480 29.6531 13.349 107.341 417.631 568.188 568.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1950 0.000256 2048 430 1250 70336 7.04915 193.591 209.561 410.244 410.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1020 0.000128 1024 215 1750 122880 13.4577 6.83062 312.889 208.956 542.293 542.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1290 0.000128 2048 250 1250 135168 18.1081 14.3626 471.767 419.087 923.444 923.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 440 3.2e-05 2048 115 750 274432 196.07 55.9065 660.248 1670.5 2582.94 2583.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 600 6.4e-05 512 122 500 200704 19.7501 6.70544 81.1471 220.248 328.064 328.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 530 0.000128 512 50 800 126976 7.26858 3.40579 79.2421 104.572 194.67 194.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 470 0.000256 1024 170 1150 16384 13.4365 3.52784 27.5702 104.732 149.472 149.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1210 3.2e-05 512 160 250 532480 29.654 13.3432 69.8673 417.617 530.704 530.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1950 0.000256 2048 430 1250 70272 7.10019 125.386 209.535 342.067 342.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1020 0.000128 1024 215 1750 122880 13.4766 6.8247 201.158 209.015 430.634 430.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1290 0.000128 2048 250 1250 134656 18.0653 14.3281 306.12 417.832 756.471 756.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 440 3.2e-05 2048 115 750 270336 197.279 55.8662 893.62 1669.87 2816.86 2817.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 600 6.4e-05 512 122 500 196608 20.0838 6.71315 51.9679 219.211 298.193 298.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 530 0.000128 512 50 800 126976 7.28294 3.41584 51.7287 104.611 167.226 167.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 470 0.000256 1024 170 1150 12288 13.1114 3.36598 18.2156 99.4394 134.336 134.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1210 3.2e-05 512 160 250 516096 29.974 13.1518 57.5536 412.628 513.518 513.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1950 0.000256 2048 430 1250 70080 7.05142 106.981 209.426 323.5 323.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1020 0.000128 1024 215 1750 119808 13.4228 6.80042 165.878 206.581 392.836 392.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1290 0.000128 2048 250 1250 134400 18.0837 14.3825 260.271 419.151 712.015 712.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 440 3.2e-05 2048 115 750 258048 197.262 55.0517 836.31 1649.94 2738.79 2738.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 600 6.4e-05 512 122 500 196608 19.6165 6.61504 44.1412 214.935 285.526 285.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 530 0.000128 512 50 800 122880 7.30368 3.40122 42.7262 104.329 157.943 158.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 470 0.000256 1024 170 1150 8192 13.6804 3.35936 12.1564 99.5172 128.919 129.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1210 3.2e-05 512 160 250 524288 30.2623 13.3489 52.2386 418.153 514.211 514.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1950 0.000256 2048 430 1250 70144 7.05741 94.5578 209.757 311.417 311.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1020 0.000128 1024 215 1750 122880 13.5015 6.82912 149.451 209.41 379.349 379.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1290 0.000128 2048 250 1250 134144 18.0744 14.3402 229.831 418.62 680.987 681.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 440 3.2e-05 2048 115 750 262144 200.036 55.9211 835.447 1672.24 2763.86 2764.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 600 6.4e-05 512 122 500 196608 20.0878 6.70682 39.7249 219.561 286.296 286.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 530 0.000128 512 50 800 122880 7.50736 3.40979 37.9608 104.805 153.866 154.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 470 0.000256 1024 170 1150 13824 13.4351 3.45565 35.7035 102.367 155.169 155.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1210 3.2e-05 512 160 250 534528 29.4619 13.3668 109.179 417.907 570.123 570.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1950 0.000256 2048 430 1250 70344 7.07331 198.353 209.799 415.27 415.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1020 0.000128 1024 215 1750 123264 13.4454 8.10426 321.184 208.991 551.883 552.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1290 0.000128 2048 250 1250 135072 18.1518 14.3673 481.914 419.331 933.883 933.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 440 3.2e-05 2048 115 750 276480 195.37 55.9345 681.016 1670.21 2602.75 2602.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 600 6.4e-05 512 122 500 198144 19.6946 6.66259 81.401 218.62 326.59 326.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 530 0.000128 512 50 800 124416 7.30957 3.40992 79.5365 103.825 194.264 194.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 470 0.000256 1024 170 1150 9216 13.5391 3.35955 17.8664 99.3698 134.336 134.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1210 3.2e-05 512 160 250 525312 29.5928 13.224 76.3966 414.637 534.066 534.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1950 0.000256 2048 430 1250 70272 7.23002 141.119 209.797 358.193 358.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1020 0.000128 1024 215 1750 122112 13.3539 6.82163 227.922 207.535 455.794 455.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1290 0.000128 2048 250 1250 134784 18.1268 14.3572 342.66 419.523 794.793 794.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 440 3.2e-05 2048 115 750 267264 195.989 55.4057 469.449 1657.93 2378.99 2379.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 600 6.4e-05 512 122 500 193536 19.5079 6.5792 56.8047 213.944 297.05 297.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 530 0.000128 512 50 800 119808 7.36195 3.38202 54.8899 102.322 168.145 168.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 470 0.000256 1024 170 1150 13824 13.4427 3.46234 23.0434 102.556 142.711 142.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1210 3.2e-05 512 160 250 525312 30.2215 13.3689 63.3425 417.788 524.931 525.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1950 0.000256 2048 430 1250 70200 7.0593 115.515 209.803 332.422 332.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1020 0.000128 1024 215 1750 120960 13.6697 6.84157 186.39 209.187 416.247 416.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1290 0.000128 2048 250 1250 133920 18.1187 14.3585 280.082 418.174 730.854 730.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 440 3.2e-05 2048 115 750 276480 195.841 56.1809 874.864 1670.55 2797.66 2797.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 600 6.4e-05 512 122 500 193536 19.554 6.58198 47.7759 215.695 289.824 289.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 530 0.000128 512 50 800 117504 7.52118 3.38739 44.9238 102.379 158.392 158.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 470 0.000256 1024 170 1150 9216 13.5269 3.35872 15.4776 99.5512 132.118 132.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1210 3.2e-05 512 160 250 516096 29.2732 13.0618 59.4761 408.502 510.528 510.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1950 0.000256 2048 430 1250 69984 7.05091 111.016 209.392 327.501 327.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1020 0.000128 1024 215 1750 119808 13.2002 6.77958 175.284 204.621 400.035 400.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1290 0.000128 2048 250 1250 133632 18.0644 14.3315 267.864 418.314 718.695 718.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 440 3.2e-05 2048 115 750 258048 195.109 54.7426 797.723 1633.44 2681.24 2681.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 600 6.4e-05 512 122 500 184320 19.1309 6.53405 42.7326 205.419 274.027 274.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 530 0.000128 512 50 800 110592 7.47174 3.35258 39.9792 99.3215 150.307 150.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 18 50 470 0.000256 1024 170 1150 0 3.17699 0.014336 93.3322 96.6124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1210 3.2e-05 512 160 250 529920 29.8663 16.5333 56.4396 510.879 614.023 517.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1950 0.000256 2048 430 1250 69840 7.07776 100.719 209.057 316.896 316.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1020 0.000128 1024 215 1750 120960 13.6915 6.84646 163.309 209.212 393.226 393.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1290 0.000128 2048 250 1250 133920 18.1762 14.3913 245.742 418.223 696.637 696.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 440 3.2e-05 2048 115 750 276480 195.878 56.0558 857.032 1669.57 2778.76 2778.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 600 6.4e-05 512 122 500 184320 19.7654 6.56838 39.9483 212.609 279.121 279.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 530 0.000128 512 50 800 115200 7.42717 3.36874 38.8378 100.843 150.658 150.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 470 0.000256 1024 170 1150 15360 13.3166 3.48058 38.3674 103.395 158.764 158.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1210 3.2e-05 512 160 250 537600 29.4557 13.3962 105.763 419.366 568.193 568.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1950 0.000256 2048 430 1250 70320 7.05101 190.612 209.73 407.436 407.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1020 0.000128 1024 215 1750 122880 13.5507 6.83814 312.024 209.841 542.41 542.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1290 0.000128 2048 250 1250 135040 18.1196 14.3595 467.01 419.466 919.073 919.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 440 3.2e-05 2048 115 750 276480 196.409 56.0596 657.985 1677.09 2587.77 2587.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 600 6.4e-05 512 122 500 204800 19.5614 6.72154 82.2342 220.505 329.232 329.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 530 0.000128 512 50 800 128000 7.26112 3.41984 79.8249 105.017 195.709 195.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 470 0.000256 1024 170 1150 15360 13.3087 3.48189 27.8397 103.5 148.334 148.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1210 3.2e-05 512 160 250 532480 29.8024 13.3837 73.0343 419.583 536.018 536.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1950 0.000256 2048 430 1250 70240 7.14797 133.011 209.74 349.943 349.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1020 0.000128 1024 215 1750 120320 13.358 6.80141 210.541 206.51 437.37 437.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1290 0.000128 2048 250 1250 134400 18.0151 14.338 320.834 417.978 771.284 771.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 440 3.2e-05 2048 115 750 276480 196.127 55.9968 456.213 1677.09 2385.64 2385.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 600 6.4e-05 512 122 500 194560 19.7421 6.61686 53.6976 218.212 298.488 298.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 530 0.000128 512 50 800 122880 7.29741 3.39354 52.6239 103.362 166.864 167.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 470 0.000256 1024 170 1150 15360 13.3094 3.49331 24.8969 103.507 145.408 145.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1210 3.2e-05 512 160 250 522240 29.5166 13.165 60.3591 412.184 515.44 515.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1950 0.000256 2048 430 1250 70080 7.04499 111.757 209.311 328.158 328.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1020 0.000128 1024 215 1750 119040 13.4801 6.80896 177.083 206.404 403.938 404.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1290 0.000128 2048 250 1250 134400 18.0712 14.3558 272.683 417.766 723.003 723.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 440 3.2e-05 2048 115 750 261120 196.092 55.1446 363.209 1648.14 2262.8 2262.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 600 6.4e-05 512 122 500 199680 19.3911 6.62733 47.1306 214.695 288.051 288.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 530 0.000128 512 50 800 122880 7.3168 3.40486 45.2636 103.304 159.479 159.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 470 0.000256 1024 170 1150 10240 13.0241 3.27066 17.0242 96.7617 130.28 130.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1210 3.2e-05 512 160 250 512000 30.2958 13.1502 55.1685 412.306 511.132 511.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1950 0.000256 2048 430 1250 70080 7.04656 103.348 209.562 319.998 320.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1020 0.000128 1024 215 1750 117760 13.5755 6.80077 162.394 206.546 389.474 389.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1290 0.000128 2048 250 1250 133120 18.0385 14.3075 250.133 416.336 698.934 699.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 440 3.2e-05 2048 115 750 266240 195.477 55.0666 775.688 1648.62 2675.08 2675.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 600 6.4e-05 512 122 500 184320 20.6004 6.61862 40.8172 216.951 285.193 285.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 530 0.000128 512 50 800 122880 7.324 3.39149 42.2023 103.375 156.479 156.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 470 0.000256 1024 170 1150 12800 13.7369 3.49322 20.3428 103.837 141.614 141.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1210 3.2e-05 512 160 250 512000 30.3264 13.1646 53.0225 412.748 509.48 509.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1950 0.000256 2048 430 1250 70000 7.05946 99.0329 209.767 315.901 315.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1020 0.000128 1024 215 1750 115200 13.7991 6.81779 152.005 206.856 379.635 379.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1290 0.000128 2048 250 1250 132800 18.0796 14.4042 239.542 417.807 689.953 690.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 440 3.2e-05 2048 115 750 256000 198.441 55.0892 748.566 1650.78 2653.1 2653.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 600 6.4e-05 512 122 500 179200 20.9842 6.62938 38.4464 217.271 283.538 283.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 530 0.000128 512 50 800 115200 7.76403 3.39968 38.1394 103.526 153.012 153.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 470 0.000256 1024 170 1140 15360 13.54 3.52461 30.3233 104.714 152.308 152.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1210 3.2e-05 512 160 240 520192 30.7795 13.3775 133.69 419.372 597.441 597.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1950 0.000256 2048 430 1260 70304 7.05504 156.213 209.756 373.068 373.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1020 0.000128 1024 215 1740 124928 13.3628 6.83642 252.058 209.802 482.219 482.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1290 0.000128 2048 250 1260 135296 18.0805 14.3647 377.266 419.4 829.218 829.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 440 3.2e-05 2048 115 720 272384 197.686 55.9939 914.422 1676.9 2845.23 2845.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 600 6.4e-05 512 122 480 206848 19.2695 6.70816 65.3303 222.182 313.707 313.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 530 0.000128 512 50 780 126976 7.26982 3.40582 61.6916 104.657 177.21 177.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 470 0.000256 1024 170 1140 14336 13.735 3.5271 19.1339 104.677 141.278 141.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1210 3.2e-05 512 160 240 516096 31.0876 13.347 130.249 417.691 592.596 592.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1950 0.000256 2048 430 1260 70272 7.05254 103 209.587 319.683 319.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1020 0.000128 1024 215 1740 123904 13.3692 6.83059 164.457 208.988 393.805 393.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1290 0.000128 2048 250 1260 135168 18.1119 14.367 248.387 419.152 700.119 700.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 440 3.2e-05 2048 115 720 270336 198.453 55.905 988.195 1670.17 2912.96 2913.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 600 6.4e-05 512 122 480 204800 19.4439 6.70554 42.5803 220.543 289.491 289.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 530 0.000128 512 50 780 126976 7.27184 3.40938 40.5827 104.589 156.036 156.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 470 0.000256 1024 170 1140 12288 13.7175 3.4751 14.1312 103.423 134.954 135.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1210 3.2e-05 512 160 240 516096 30.8405 13.3018 130.969 416.667 591.998 592.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1950 0.000256 2048 430 1260 70176 7.04906 83.4724 209.578 300.143 300.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1020 0.000128 1024 215 1740 122880 13.3755 6.82544 133.261 208.507 362.127 362.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1290 0.000128 2048 250 1260 134784 18.0982 14.3638 553.126 418.876 1004.57 1004.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 440 3.2e-05 2048 115 720 264192 199.25 55.773 971.27 1666.06 2892.58 2892.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 600 6.4e-05 512 122 480 202752 19.127 6.61299 35.4959 217.482 278.931 279.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 530 0.000128 512 50 780 122880 7.30282 3.39354 33.0893 103.381 147.348 147.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 470 0.000256 1024 170 1140 12288 13.9659 3.52848 12.7291 104.721 135.146 135.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1210 3.2e-05 512 160 240 516096 31.1199 13.3538 136.956 417.572 599.219 599.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1950 0.000256 2048 430 1260 70144 7.05126 271.586 209.335 488.014 488.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1020 0.000128 1024 215 1740 122880 13.4667 6.82698 115.158 208.998 344.609 344.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1290 0.000128 2048 250 1260 134656 18.1068 14.3365 546.597 418.013 997.155 997.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 440 3.2e-05 2048 115 720 270336 198.541 55.9985 988.395 1669.7 2912.85 2913.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 600 6.4e-05 512 122 480 204800 19.4544 6.70506 30.7063 220.478 277.553 277.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 530 0.000128 512 50 780 126976 7.28106 3.40787 29.2018 104.597 144.674 144.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 470 0.000256 1024 170 1140 15360 13.6553 3.54099 40.353 104.967 162.726 162.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1210 3.2e-05 512 160 240 519680 30.816 13.4079 114.544 418.987 577.968 578.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1950 0.000256 2048 430 1260 70320 7.06342 213.574 209.618 430.296 430.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1020 0.000128 1024 215 1740 124800 13.4109 6.84474 352.777 209.606 582.799 582.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1290 0.000128 2048 250 1260 135360 18.1732 14.4102 519.186 419.011 970.897 970.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 440 3.2e-05 2048 115 720 271360 197.596 56.1886 1124.73 1675.54 3054.27 3054.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 600 6.4e-05 512 122 480 207360 19.3892 6.72835 88.6149 220.304 335.247 335.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 530 0.000128 512 50 780 128000 7.26528 3.42006 84.3624 104.906 200.136 200.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 470 0.000256 1024 170 1140 12800 13.6606 3.48038 21.8627 103.63 142.837 142.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1210 3.2e-05 512 160 240 517120 31.0725 13.3957 73.7044 419.349 537.734 537.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1950 0.000256 2048 430 1260 70240 7.05107 133.841 209.689 350.626 350.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1020 0.000128 1024 215 1740 124160 13.4527 7.17613 216.382 209.836 447.005 447.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1290 0.000128 2048 250 1260 135360 18.1093 14.3831 323.748 419.47 775.829 775.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 440 3.2e-05 2048 115 720 271360 197.511 56.0496 1089.54 1676.82 3020.15 3020.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 600 6.4e-05 512 122 480 204800 19.5645 6.72755 56.5044 218.407 301.417 301.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 530 0.000128 512 50 780 128000 7.26547 3.41802 54.2934 105.018 170.18 170.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 470 0.000256 1024 170 1140 11520 13.9092 3.48774 16.9459 103.441 137.987 138.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1210 3.2e-05 512 160 240 514560 31.0147 13.3691 177.632 417.636 639.875 640.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1950 0.000256 2048 430 1260 70200 7.05181 109.437 209.669 326.201 326.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1020 0.000128 1024 215 1740 122880 13.4891 6.84032 175.391 209.014 404.892 405.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1290 0.000128 2048 250 1260 134880 18.1177 14.3768 263.645 419.114 715.357 715.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 440 3.2e-05 2048 115 720 268800 197.738 55.9292 1066.49 1670.33 2990.7 2990.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 600 6.4e-05 512 122 480 199680 19.4305 6.62733 45.5531 216.7 288.521 288.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 530 0.000128 512 50 780 122880 7.32762 3.40026 42.9736 103.318 157.207 157.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 470 0.000256 1024 170 1140 10240 13.957 3.47936 13.6191 103.426 134.687 134.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1210 3.2e-05 512 160 240 512000 31.394 13.378 170.727 419.115 634.831 635.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1950 0.000256 2048 430 1260 70080 7.0473 92.4301 209.328 308.85 308.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1020 0.000128 1024 215 1740 120320 13.3533 6.91037 146.113 206.367 372.902 373.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1290 0.000128 2048 250 1260 134400 18.0252 14.4915 222.226 417.673 672.516 672.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 440 3.2e-05 2048 115 720 266240 199.292 55.9848 1028.38 1675.92 2959.79 2959.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 600 6.4e-05 512 122 480 194560 19.7436 6.62118 37.9455 217.167 281.692 281.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 530 0.000128 512 50 780 122880 7.30147 3.39715 36.5663 103.281 150.732 150.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 470 0.000256 1024 170 1140 13824 13.5206 3.48211 34.6252 103.263 155.094 155.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1210 3.2e-05 512 160 240 519168 30.7343 13.3901 104.697 418.291 567.326 567.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1950 0.000256 2048 430 1260 70272 7.04883 195.169 209.506 411.768 411.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1020 0.000128 1024 215 1740 124416 13.3896 6.83859 322.711 209.269 552.371 552.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1290 0.000128 2048 250 1260 135168 18.0797 14.3542 474.046 418.856 925.459 925.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 440 3.2e-05 2048 115 720 270336 197.45 55.9934 989.574 1672.56 2915.8 2915.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 600 6.4e-05 512 122 480 205824 19.264 6.68842 80.4947 214.511 321.179 321.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 530 0.000128 512 50 780 125952 7.27741 3.40973 75.8531 104.22 190.949 191.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 470 0.000256 1024 170 1140 12288 13.7441 3.47955 20.427 103.33 141.185 141.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1210 3.2e-05 512 160 240 516096 30.5399 13.3019 69.7102 416.265 530.029 530.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1950 0.000256 2048 430 1260 70176 7.04534 123.329 209.375 339.795 339.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1020 0.000128 1024 215 1740 122880 13.3784 6.82394 199.074 208.312 427.745 427.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1290 0.000128 2048 250 1260 134784 18.0471 14.3342 297.797 418.466 748.766 748.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 440 3.2e-05 2048 115 720 264192 197.852 55.6957 887.891 1665.25 2806.91 2807.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 600 6.4e-05 512 122 480 202752 19.1414 6.62118 53.1229 216.013 295.112 295.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 530 0.000128 512 50 780 122880 7.30454 3.39904 49.6263 103.225 163.74 163.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 470 0.000256 1024 170 1140 9216 13.5251 3.35539 13.4067 99.4022 129.889 130.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1210 3.2e-05 512 160 240 506880 30.9658 13.2231 55.3588 414.64 514.397 514.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1950 0.000256 2048 430 1260 70128 7.10678 101.036 209.582 317.765 317.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1020 0.000128 1024 215 1740 122112 13.3536 6.82598 163.347 207.537 391.218 391.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1290 0.000128 2048 250 1260 134784 18.1378 14.5099 245.527 419.523 697.816 697.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 440 3.2e-05 2048 115 720 258048 198.725 55.4107 849.99 1657.98 2762.32 2762.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 600 6.4e-05 512 122 480 193536 19.5478 6.57693 41.4261 215.645 283.409 283.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 530 0.000128 512 50 780 119808 7.3569 3.38538 39.4977 102.323 152.749 152.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 470 0.000256 1024 170 1140 6144 13.901 3.35805 8.70554 99.3502 125.52 125.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1210 3.2e-05 512 160 240 503808 30.9002 13.1482 49.6448 412.277 506.184 506.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1950 0.000256 2048 430 1260 70080 7.05376 91.2059 209.411 307.715 307.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1020 0.000128 1024 215 1740 119808 13.4106 6.8032 144.582 206.41 371.361 371.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1290 0.000128 2048 250 1260 134400 18.0919 14.3319 221.398 419.022 672.961 673.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 440 3.2e-05 2048 115 720 258048 197.318 55.1054 905.858 1648.57 2807.07 2807.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 600 6.4e-05 512 122 480 196608 19.5954 6.61709 37.8004 215.877 280.103 280.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 530 0.000128 512 50 780 122880 7.32262 3.3976 36.503 103.302 150.704 150.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 470 0.000256 1024 170 1140 7680 14.3382 3.4895 9.95328 103.52 131.507 131.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1210 3.2e-05 512 160 240 506880 30.7553 13.1666 154.302 412.251 610.698 610.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1950 0.000256 2048 430 1260 70080 7.05946 80.026 209.513 296.641 296.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1020 0.000128 1024 215 1740 119040 13.4945 6.80547 124.888 206.443 351.798 351.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1290 0.000128 2048 250 1260 134400 18.0659 14.3667 191.214 417.837 641.584 641.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 440 3.2e-05 2048 115 720 261120 196.487 55.1997 902.446 1648.42 2802.77 2802.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 600 6.4e-05 512 122 480 199680 19.3927 6.62883 33.6808 213.874 273.794 273.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 530 0.000128 512 50 780 122880 7.31741 3.40378 31.6388 103.32 145.868 146.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 470 0.000256 1024 170 1140 14336 13.5886 3.49568 33.8802 103.639 154.809 154.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1210 3.2e-05 512 160 240 519680 30.7443 13.4046 104.072 418.37 566.806 566.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1950 0.000256 2048 430 1260 70280 7.05229 187.548 209.58 404.224 404.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1020 0.000128 1024 215 1740 124544 13.4096 6.83818 306.916 209.323 536.643 536.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1290 0.000128 2048 250 1260 135296 18.1701 14.3689 455.858 419.026 907.553 907.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 440 3.2e-05 2048 115 720 272384 197.559 56.0722 941.767 1672.86 2868.48 2868.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 600 6.4e-05 512 122 480 207872 19.3312 6.73082 80.3752 228.209 334.861 335.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 530 0.000128 512 50 780 127232 7.29203 3.41718 75.8833 104.755 191.53 191.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 470 0.000256 1024 170 1140 10752 13.6361 3.41251 17.362 101.267 135.881 136.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1210 3.2e-05 512 160 240 516096 31.0301 13.3804 66.6989 418.237 529.555 529.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1950 0.000256 2048 430 1260 70224 7.08198 120.218 209.504 336.847 336.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1020 0.000128 1024 215 1740 123648 13.4675 6.89664 194.241 209.318 424.084 424.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1290 0.000128 2048 250 1260 134848 18.078 14.3489 289.687 418.419 740.653 740.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 440 3.2e-05 2048 115 720 272384 197.387 56.0938 857.413 1672.36 2783.48 2783.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 600 6.4e-05 512 122 480 200704 19.4022 6.63981 50.1738 218.455 294.886 295.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 530 0.000128 512 50 780 125440 7.2289 3.40378 48.3915 104.58 163.787 163.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 470 0.000256 1024 170 1140 10752 13.6774 3.42451 15.2667 101.384 133.955 134.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1210 3.2e-05 512 160 240 516096 31.0602 13.3939 56.8361 418.448 519.951 520.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1950 0.000256 2048 430 1260 70056 7.04922 100.081 209.285 316.458 316.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1020 0.000128 1024 215 1740 123648 13.5012 6.83699 162.947 209.468 392.911 393.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1290 0.000128 2048 250 1260 135072 18.1179 14.3769 244.672 418.741 696.029 696.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 440 3.2e-05 2048 115 720 268800 198.413 56.0556 839.368 1673.19 2767.24 2767.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 600 6.4e-05 512 122 480 204288 19.6068 6.73382 43.176 220.954 290.682 290.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 530 0.000128 512 50 780 123648 7.49606 3.41907 40.2544 104.833 156.192 156.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 470 0.000256 1024 170 1140 7168 13.3156 3.2727 9.98704 96.652 123.429 123.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1210 3.2e-05 512 160 240 501760 31.22 13.1903 48.4155 413.663 506.702 506.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1950 0.000256 2048 430 1260 70112 7.06166 88.064 209.587 304.756 304.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1020 0.000128 1024 215 1740 121856 13.3231 6.81318 140.705 207.141 368.144 368.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1290 0.000128 2048 250 1260 134400 18.0651 14.336 214.617 418.88 666.019 666.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 440 3.2e-05 2048 115 720 258048 198.166 55.298 777.719 1654.09 2685.49 2685.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 600 6.4e-05 512 122 480 186368 19.7023 6.5623 34.9202 213.254 274.651 274.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 530 0.000128 512 50 780 121856 7.10864 3.37117 34.4043 101.269 146.341 146.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 470 0.000256 1024 170 1140 8960 13.1464 3.27475 11.0489 96.8034 124.477 124.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1210 3.2e-05 512 160 240 501760 30.5465 13.0975 43.2909 409.227 496.383 496.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1950 0.000256 2048 430 1260 70000 7.21664 78.6495 209.603 295.51 295.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1020 0.000128 1024 215 1740 120960 13.2172 6.79914 123.035 204.978 348.186 348.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1290 0.000128 2048 250 1260 134400 18.1638 14.4066 190.671 418.776 642.136 642.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 440 3.2e-05 2048 115 720 250880 197.872 54.8288 761.034 1636.58 2650.54 2650.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 600 6.4e-05 512 122 480 197120 19.3367 6.59046 32.6369 212.13 270.903 271.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 530 0.000128 512 50 780 116480 7.5985 3.38566 29.6811 102.59 143.435 143.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 470 0.000256 1024 170 1140 14336 13.7649 3.52416 33.0775 104.748 155.324 155.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1210 3.2e-05 512 160 240 516096 30.8503 13.3454 99.6751 417.982 562.068 562.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1950 0.000256 2048 430 1260 70272 7.04842 177.789 209.954 394.833 394.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1020 0.000128 1024 215 1740 123904 13.3725 6.82829 287.745 209.239 517.348 517.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1290 0.000128 2048 250 1260 135168 18.1106 14.3681 433.382 419.438 885.419 885.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 440 3.2e-05 2048 115 720 270336 197.161 55.8715 587.462 1671.38 2512.08 2512.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 600 6.4e-05 512 122 480 204800 19.4275 6.70598 76.0975 219.356 321.802 321.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 530 0.000128 512 50 780 126976 7.26806 3.40992 71.8362 104.667 187.368 187.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 470 0.000256 1024 170 1140 12288 13.9951 3.52621 19.9855 104.848 142.555 142.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1210 3.2e-05 512 160 240 516096 30.8958 13.3551 67.5912 418.072 530.13 530.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1950 0.000256 2048 430 1260 70144 7.12467 121.521 209.584 338.275 338.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1020 0.000128 1024 215 1740 122880 13.4838 6.83213 188.864 209.231 418.573 418.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1290 0.000128 2048 250 1260 134656 18.0554 14.3346 295.05 418.28 745.842 745.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 440 3.2e-05 2048 115 720 270336 197.309 55.8842 793.743 1671.7 2718.86 2719.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 600 6.4e-05 512 122 480 204800 19.4371 6.70806 51.6611 219.426 297.453 297.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 530 0.000128 512 50 780 126976 7.27302 3.41008 48.8876 104.722 164.476 164.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 470 0.000256 1024 170 1140 6144 13.915 3.35018 9.79117 99.3381 126.594 126.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1210 3.2e-05 512 160 240 503808 30.8989 13.1482 55.1182 412.22 511.592 511.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1950 0.000256 2048 430 1260 70080 7.07597 101.905 209.381 318.405 318.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1020 0.000128 1024 215 1740 119808 13.4233 6.79766 154.89 206.376 381.646 381.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1290 0.000128 2048 250 1260 134400 18.0853 14.4374 245.143 418.725 696.51 696.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 440 3.2e-05 2048 115 720 258048 197.342 55.0586 739.69 1648.23 2640.56 2640.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 600 6.4e-05 512 122 480 196608 19.5974 6.61526 41.5963 211.617 279.645 279.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 530 0.000128 512 50 780 122880 7.3129 3.39587 39.7585 103.288 153.937 154.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 470 0.000256 1024 170 1140 8192 13.726 3.36566 11.6198 99.5171 128.432 128.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1210 3.2e-05 512 160 240 507904 31.5221 13.3486 51.552 418.141 514.778 514.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1950 0.000256 2048 430 1260 69888 7.03872 94.0155 209.24 310.338 310.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1020 0.000128 1024 215 1740 122880 13.5047 6.83434 144.058 209.406 373.962 374.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1290 0.000128 2048 250 1260 134144 18.0977 14.4302 227.109 418.622 678.379 678.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 440 3.2e-05 2048 115 720 262144 200.215 55.9087 744.792 1672 2673.14 2673.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 600 6.4e-05 512 122 480 196608 20.1014 6.71219 38.4884 219.674 285.189 285.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 530 0.000128 512 50 780 122880 7.50947 3.41232 36.5783 104.802 152.49 152.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 16 60 470 0.000256 1024 170 1140 0 3.27066 0.014784 96.6846 100.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1210 3.2e-05 512 160 240 491520 31.7748 16.4099 46.1699 508.943 603.607 503.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1950 0.000256 2048 430 1260 69760 7.02582 85.4999 208.845 301.413 301.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1020 0.000128 1024 215 1740 117760 13.5844 6.79731 126.6 206.529 353.67 353.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1290 0.000128 2048 250 1260 133120 18.0216 14.3122 206.436 416.285 655.159 655.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 440 3.2e-05 2048 115 720 245760 201.687 55.081 690.591 1648.43 2596.01 2596.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 600 6.4e-05 512 122 480 184320 20.6088 6.61968 33.4807 214.873 275.811 275.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 530 0.000128 512 50 780 122880 7.32496 3.39149 33.591 103.365 147.854 148.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 470 0.000256 1024 170 1152 14336 13.7166 3.52477 27.8017 104.772 150.019 150.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1210 3.2e-05 512 160 256 532480 29.9651 13.3837 139.218 419.328 602.109 602.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1950 0.000256 2048 430 1280 70208 7.10787 156.379 209.807 373.334 373.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1020 0.000128 1024 215 1792 124416 13.405 6.83622 252.78 209.781 482.955 483.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1290 0.000128 2048 250 1280 134400 18.1058 14.3811 378.959 419.348 830.898 830.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 440 3.2e-05 2048 115 768 256000 203.652 56.1459 847.091 1677.18 2784.29 2784.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 600 6.4e-05 512 122 512 210944 18.9697 6.70925 66.7843 221.155 313.829 313.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 530 0.000128 512 50 832 126976 7.24938 3.41107 63.4427 104.644 178.934 179.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 470 0.000256 1024 170 1152 14336 13.7701 3.5281 18.7367 104.742 140.984 141.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1210 3.2e-05 512 160 256 528384 30.1875 13.3509 135.86 418.094 597.715 597.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1950 0.000256 2048 430 1280 70144 7.06675 101.009 209.699 317.817 317.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1020 0.000128 1024 215 1792 123904 13.3686 6.82803 162.344 209.11 391.813 391.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1290 0.000128 2048 250 1280 134400 18.1388 14.5481 245.405 419.387 697.578 697.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 440 3.2e-05 2048 115 768 253952 204.594 56.1418 912.057 1671.15 2844.18 2844.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 600 6.4e-05 512 122 512 208896 19.1524 6.70515 43.0516 220.805 289.923 290.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 530 0.000128 512 50 832 126976 7.27414 3.40595 41.2945 104.66 156.821 156.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 470 0.000256 1024 170 1152 12288 13.7229 3.4825 13.4938 103.424 134.326 134.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1210 3.2e-05 512 160 256 528384 29.9313 13.3044 136.147 416.655 596.271 596.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1950 0.000256 2048 430 1280 70080 7.05002 83.3478 209.642 300.085 300.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1020 0.000128 1024 215 1792 122880 13.3892 6.82394 134.087 208.501 362.956 363.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1290 0.000128 2048 250 1280 134016 18.1309 14.4512 543.593 418.86 995.142 995.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 440 3.2e-05 2048 115 768 251904 203.826 55.6421 909.037 1666.03 2834.77 2834.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 600 6.4e-05 512 122 512 202752 19.1437 6.62157 35.2757 215.392 276.643 276.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 530 0.000128 512 50 832 122880 7.29939 3.40029 33.6594 103.321 147.872 148.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 470 0.000256 1024 170 1152 12288 13.9765 3.52982 12.3962 104.727 134.831 134.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1210 3.2e-05 512 160 256 524288 30.4932 13.3549 141.978 417.567 603.618 603.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1950 0.000256 2048 430 1280 70016 7.16838 261.786 209.318 478.319 478.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1020 0.000128 1024 215 1792 122880 13.4774 6.82973 115.356 209.003 344.822 344.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1290 0.000128 2048 250 1280 133632 18.144 14.4706 537.15 417.787 987.655 987.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 440 3.2e-05 2048 115 768 253952 204.374 55.8803 912.024 1669.68 2842.18 2842.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 600 6.4e-05 512 122 512 204800 19.4356 6.70685 30.8324 219.433 276.626 276.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 530 0.000128 512 50 832 126976 7.29306 3.41098 30.1141 104.595 145.597 145.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 470 0.000256 1024 170 1152 15360 13.6649 3.54714 38.9169 104.994 161.325 161.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1210 3.2e-05 512 160 256 532480 29.8737 13.399 117.436 419.048 579.975 580.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1950 0.000256 2048 430 1280 70200 7.1639 209.216 209.659 426.084 426.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1020 0.000128 1024 215 1792 124800 13.4342 6.84144 345.069 209.65 575.153 575.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1290 0.000128 2048 250 1280 134400 18.1933 14.365 509.237 419.081 960.998 961.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 440 3.2e-05 2048 115 768 256000 203.311 56.1384 1064.83 1675.6 3000.1 3000.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 600 6.4e-05 512 122 512 212480 19.0294 6.7327 89.3636 221.45 336.791 336.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 530 0.000128 512 50 832 126720 7.33795 3.42016 83.8066 104.921 199.673 199.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 470 0.000256 1024 170 1152 12800 13.6606 3.48282 21.2143 103.403 141.961 142.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1210 3.2e-05 512 160 256 532480 29.8397 13.3952 75.5493 419.407 538.404 538.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1950 0.000256 2048 430 1280 70160 7.06051 128.336 209.832 345.273 345.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1020 0.000128 1024 215 1792 124160 13.4618 6.84346 210.379 209.866 440.71 440.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1290 0.000128 2048 250 1280 134400 18.1409 14.4069 311.107 419.525 763.301 763.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 440 3.2e-05 2048 115 768 256000 203.271 56.0502 1031.83 1677.02 2968.39 2968.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 600 6.4e-05 512 122 512 209920 19.2127 6.72208 56.4929 220.653 303.299 303.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 530 0.000128 512 50 832 125440 7.39715 3.41629 53.3044 105.031 169.333 169.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 470 0.000256 1024 170 1152 11520 13.8764 3.49046 15.814 103.462 136.842 136.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1210 3.2e-05 512 160 256 529920 29.889 13.3734 184.445 417.716 645.64 645.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1950 0.000256 2048 430 1280 70080 7.06611 106.185 209.719 323.014 323.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1020 0.000128 1024 215 1792 122880 13.4895 6.84582 171.272 209.056 400.823 400.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1290 0.000128 2048 250 1280 133920 18.1652 14.4106 256.784 419.198 708.659 708.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 440 3.2e-05 2048 115 768 253440 203.495 56.0112 1009.44 1670.28 2939.46 2939.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 600 6.4e-05 512 122 512 207360 18.8541 6.63133 45.885 215.646 287.231 287.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 530 0.000128 512 50 832 122880 7.3321 3.4055 42.8013 103.341 157.066 157.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 470 0.000256 1024 170 1152 10240 13.9471 3.48346 12.6589 103.431 133.718 133.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1210 3.2e-05 512 160 256 532480 29.8308 13.3758 177.118 419.132 639.671 639.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1950 0.000256 2048 430 1280 70080 7.09018 91.1941 209.769 308.098 308.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1020 0.000128 1024 215 1792 120320 13.351 6.84259 144.775 206.371 371.497 371.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1290 0.000128 2048 250 1280 133760 18.0375 14.3565 220.432 417.69 670.616 670.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 440 3.2e-05 2048 115 768 256000 202.973 55.9766 1005.61 1676.19 2940.97 2941.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 600 6.4e-05 512 122 512 204800 18.9828 6.61626 39.4582 219.313 284.578 284.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 530 0.000128 512 50 832 122880 7.30931 3.39923 37.316 103.284 151.491 151.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 470 0.000256 1024 170 1152 12800 13.7612 3.48989 14.0581 103.483 134.996 135.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1210 3.2e-05 512 160 256 512000 30.3999 13.1727 183.992 412.288 640.068 640.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1950 0.000256 2048 430 1280 70000 7.07834 82.9379 209.554 299.614 299.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1020 0.000128 1024 215 1792 121600 13.3125 6.82029 134.074 206.424 360.785 360.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1290 0.000128 2048 250 1280 133600 18.1756 14.3872 201.494 419.075 653.23 653.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 440 3.2e-05 2048 115 768 243200 202.649 55.322 1155.1 1649.14 3062.43 3062.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 600 6.4e-05 512 122 512 204800 19.0663 6.62938 36.0342 216.031 277.967 278.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 530 0.000128 512 50 832 121600 7.40198 3.40378 33.7444 103.309 148.046 148.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 470 0.000256 1024 170 1152 13824 13.5357 3.48099 33.4416 103.252 153.916 154.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1210 3.2e-05 512 160 256 531456 29.8058 13.3751 107.908 418.27 569.575 569.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1950 0.000256 2048 430 1280 70176 7.08918 191.629 209.551 408.314 408.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1020 0.000128 1024 215 1792 124416 13.3758 6.83648 318.761 209.255 548.391 548.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1290 0.000128 2048 250 1280 134208 18.1114 14.3885 468.05 418.804 919.478 919.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 440 3.2e-05 2048 115 768 254976 203.273 55.9903 948.343 1672.77 2880.6 2880.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 600 6.4e-05 512 122 512 208896 19.0326 6.68467 80.5537 216.591 323.071 323.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 530 0.000128 512 50 832 125952 7.27082 3.41142 76.712 104.21 191.783 191.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 470 0.000256 1024 170 1152 12288 13.722 3.47808 19.114 103.427 139.945 140.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1210 3.2e-05 512 160 256 528384 29.6456 13.2925 71.7005 416.727 531.573 531.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1950 0.000256 2048 430 1280 70080 7.04669 120.431 209.65 337.17 337.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1020 0.000128 1024 215 1792 122880 13.3735 6.82218 197.919 208.509 426.781 426.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1290 0.000128 2048 250 1280 134016 18.071 14.3536 292.435 418.873 743.849 743.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 440 3.2e-05 2048 115 768 251904 202.434 55.6811 861.92 1666.05 2786.3 2786.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 600 6.4e-05 512 122 512 202752 19.1277 6.62115 52.7101 219.413 298.088 298.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 530 0.000128 512 50 832 122880 7.30074 3.39558 50.554 103.324 164.759 164.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 470 0.000256 1024 170 1152 9216 13.5065 3.36016 12.362 99.2666 128.696 128.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1210 3.2e-05 512 160 256 525312 29.5903 13.2198 57.5186 414.219 514.758 514.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1950 0.000256 2048 430 1280 69984 7.05792 99.1222 209.308 315.531 315.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1020 0.000128 1024 215 1792 122112 13.3401 7.24992 160.627 207.328 388.702 388.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1290 0.000128 2048 250 1280 134208 18.1575 14.4302 241.503 419.089 693.297 693.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 440 3.2e-05 2048 115 768 248832 202.064 55.5796 836.358 1656.24 2750.46 2750.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 600 6.4e-05 512 122 512 202752 18.8679 6.57603 42.7104 215.427 283.794 283.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 530 0.000128 512 50 832 119808 7.36227 3.38659 40.0339 102.216 153.181 153.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 470 0.000256 1024 170 1152 6144 13.912 3.35936 8.45094 99.3159 125.238 125.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1210 3.2e-05 512 160 256 516096 29.9647 13.1485 50.0147 412.113 505.453 505.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1950 0.000256 2048 430 1280 69888 7.04163 88.9287 209.147 305.161 305.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1020 0.000128 1024 215 1792 119808 13.4126 6.79885 139.718 206.329 366.416 366.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1290 0.000128 2048 250 1280 133632 18.0931 14.3991 213.408 418.636 664.652 664.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 440 3.2e-05 2048 115 768 245760 201.523 55.1966 817.127 1647.91 2721.97 2722.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 600 6.4e-05 512 122 512 196608 19.6029 6.61504 36.4411 215.86 278.732 278.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 530 0.000128 512 50 832 122880 7.31024 3.39782 35.9539 103.263 150.106 150.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 470 0.000256 1024 170 1152 7680 14.2796 3.48502 9.35658 103.624 130.942 131.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1210 3.2e-05 512 160 256 522240 29.6252 13.1663 161.331 412.653 616.983 617.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1950 0.000256 2048 430 1280 69840 7.06221 77.6602 209.401 294.167 294.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1020 0.000128 1024 215 1792 119040 13.4923 7.11885 122.606 206.645 350.02 350.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1290 0.000128 2048 250 1280 133440 18.0881 14.4937 187.777 418.243 638.707 638.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 440 3.2e-05 2048 115 768 245760 201.686 55.1054 867.202 1650.02 2774.23 2774.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 600 6.4e-05 512 122 512 199680 19.3961 6.62733 33.5014 217.196 276.935 277.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 530 0.000128 512 50 832 122880 7.32013 3.40499 32.0497 103.425 146.384 146.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 470 0.000256 1024 170 1152 14336 13.5724 3.49578 32.2582 103.619 153.153 153.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1210 3.2e-05 512 160 256 530432 30.0128 13.3987 105.414 418.311 567.348 567.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1950 0.000256 2048 430 1280 70168 7.06403 181.805 209.589 398.501 398.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1020 0.000128 1024 215 1792 124544 13.4104 6.84426 297.802 209.387 527.603 527.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1290 0.000128 2048 250 1280 134400 18.1892 14.4002 441.873 418.978 893.563 893.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 440 3.2e-05 2048 115 768 254464 203.672 56.0608 884.668 1672.64 2817.26 2817.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 600 6.4e-05 512 122 512 211456 19.0632 6.728 79.2068 220.802 326.017 326.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 530 0.000128 512 50 832 127232 7.29766 3.42016 75.3269 104.9 191.131 191.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 470 0.000256 1024 170 1152 10752 13.6306 3.41021 16.4444 101.387 135.08 135.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1210 3.2e-05 512 160 256 530432 29.9656 13.3864 68.4082 418.754 530.727 530.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1950 0.000256 2048 430 1280 70112 7.05901 115.47 209.79 332.36 332.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1020 0.000128 1024 215 1792 123648 13.4622 6.83622 188.088 209.565 418.106 418.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1290 0.000128 2048 250 1280 133952 18.1061 14.3775 280.727 418.919 732.249 732.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 440 3.2e-05 2048 115 768 250880 204.301 56.1108 801.635 1674.41 2736.68 2736.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 600 6.4e-05 512 122 512 207872 18.891 6.64326 50.517 219.753 296.012 296.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 530 0.000128 512 50 832 125440 7.21878 3.39962 48.2376 103.674 162.717 162.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 470 0.000256 1024 170 1152 10752 13.6772 3.42426 14.0124 101.437 132.752 132.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1210 3.2e-05 512 160 256 526848 30.2436 13.396 57.4386 418.664 519.951 520.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1950 0.000256 2048 430 1280 70056 7.07226 97.408 209.734 314.254 314.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1020 0.000128 1024 215 1792 123648 13.5126 6.84032 160.216 209.58 390.3 390.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1290 0.000128 2048 250 1280 133728 18.1576 14.3726 237.771 418.974 689.396 689.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 440 3.2e-05 2048 115 768 247296 205.432 56.0619 783.712 1674.35 2719.77 2719.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 600 6.4e-05 512 122 512 204288 19.5957 6.72842 42.0989 221.065 289.696 289.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 530 0.000128 512 50 832 123648 7.49875 3.42144 40.3746 104.89 156.369 156.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 470 0.000256 1024 170 1152 7168 13.3392 3.2647 9.45117 96.7082 122.962 123.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1210 3.2e-05 512 160 256 516096 30.1414 13.1905 49.6676 413.924 507.139 507.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1950 0.000256 2048 430 1280 69888 7.04864 85.6924 209.441 302.223 302.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1020 0.000128 1024 215 1792 121856 13.3282 6.8137 137.742 207.269 365.31 365.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1290 0.000128 2048 250 1280 133504 18.055 14.3628 209.127 419.143 660.808 660.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 440 3.2e-05 2048 115 768 243712 203.03 55.2754 741.055 1655.11 2654.68 2654.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 600 6.4e-05 512 122 512 200704 18.6342 6.56653 36.5296 212.296 274.24 274.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 530 0.000128 512 50 832 121856 7.11085 3.36419 34.4593 101.327 146.445 146.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 470 0.000256 1024 170 1152 8960 13.163 3.2727 10.5932 96.7899 124.022 124.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1210 3.2e-05 512 160 256 501760 30.5371 13.097 43.5245 409.193 496.562 496.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1950 0.000256 2048 430 1280 69720 7.0392 76.5445 209.158 292.785 292.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1020 0.000128 1024 215 1792 120960 13.2118 6.80374 120.247 204.953 345.372 345.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1290 0.000128 2048 250 1280 133280 18.1746 14.3637 186.417 418.722 637.797 637.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 440 3.2e-05 2048 115 768 232960 203.69 54.8231 718.156 1636.19 2613.08 2613.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 600 6.4e-05 512 122 512 197120 19.3323 6.58896 31.8091 213.152 271.096 271.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 530 0.000128 512 50 832 116480 7.59456 3.38822 29.6168 102.577 143.365 143.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 470 0.000256 1024 170 1152 14336 13.7524 3.5263 32.6251 104.645 154.751 154.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1210 3.2e-05 512 160 256 528384 29.9939 13.3476 104.68 417.6 565.834 565.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1950 0.000256 2048 430 1280 70144 7.05126 178.461 209.499 395.052 395.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1020 0.000128 1024 215 1792 123904 13.3675 6.85709 290.042 209.041 519.46 519.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1290 0.000128 2048 250 1280 134400 18.1413 14.3769 436.664 418.994 888.297 888.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 440 3.2e-05 2048 115 768 253952 202.951 55.9288 571.473 1669.58 2500.15 2500.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 600 6.4e-05 512 122 512 208896 19.1419 6.70557 78.2005 219.143 323.403 323.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 530 0.000128 512 50 832 126976 7.26269 3.40992 74.61 104.557 190.026 190.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 470 0.000256 1024 170 1152 12288 14.0027 3.52832 19.3032 104.832 141.869 142.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1210 3.2e-05 512 160 256 524288 30.2748 13.3536 70.0533 418.021 531.908 532.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1950 0.000256 2048 430 1280 70016 7.05328 121.441 209.541 338.08 338.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1020 0.000128 1024 215 1792 122880 13.4705 6.83802 190.037 209.213 419.716 419.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1290 0.000128 2048 250 1280 133632 18.0853 14.4181 294.938 418.231 745.79 745.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 440 3.2e-05 2048 115 768 253952 203.6 55.8899 772.791 1671.49 2703.99 2704.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 600 6.4e-05 512 122 512 204800 19.4228 6.70346 51.7576 218.393 296.483 296.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 530 0.000128 512 50 832 126976 7.27981 3.40992 50.5236 104.709 166.103 166.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 470 0.000256 1024 170 1152 6144 13.898 3.35888 9.48838 99.4061 126.361 126.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1210 3.2e-05 512 160 256 516096 29.9726 13.1513 57.1373 412.515 512.99 513.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1950 0.000256 2048 430 1280 69888 7.06211 100.716 209.345 317.171 317.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1020 0.000128 1024 215 1792 119808 13.4199 6.7967 153.714 206.529 380.62 380.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1290 0.000128 2048 250 1280 133632 18.1003 14.3503 244.013 419.038 695.631 695.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 440 3.2e-05 2048 115 768 245760 201.725 55.1232 728.742 1649.46 2635.28 2635.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 600 6.4e-05 512 122 512 196608 19.5909 6.61645 41.3332 214.835 282.586 282.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 530 0.000128 512 50 832 122880 7.3207 3.39603 40.3644 103.362 154.63 154.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 470 0.000256 1024 170 1152 8192 13.6956 3.35872 11.2738 99.4325 127.967 128.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1210 3.2e-05 512 160 256 524288 30.2581 13.35 53.6429 417.815 515.286 515.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1950 0.000256 2048 430 1280 69888 7.04541 92.8634 209.4 309.353 309.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1020 0.000128 1024 215 1792 122880 13.4998 6.88938 143.171 209.245 372.967 373.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1290 0.000128 2048 250 1280 133120 18.1033 14.3295 224.75 418.291 675.599 675.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 440 3.2e-05 2048 115 768 245760 205.362 55.9795 722.22 1670.67 2654.47 2654.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 600 6.4e-05 512 122 512 196608 20.0983 6.70925 38.1287 219.395 284.548 284.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 530 0.000128 512 50 832 122880 7.50877 3.4088 36.8772 104.721 152.696 152.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 16 64 470 0.000256 1024 170 1152 0 3.27453 0.014336 96.787 100.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1210 3.2e-05 512 160 256 512000 30.3049 16.4063 48.6752 509.495 605.196 505.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1950 0.000256 2048 430 1280 69760 7.04938 85.891 209.4 302.384 302.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1020 0.000128 1024 215 1792 117760 13.581 6.80739 126.394 206.75 353.696 353.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1290 0.000128 2048 250 1280 133120 18.0332 14.4226 207.896 416.736 657.191 657.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 440 3.2e-05 2048 115 768 245760 201.65 55.0632 710.9 1650.45 2618.28 2618.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 600 6.4e-05 512 122 512 204800 19.026 6.61504 36.9244 215.092 277.883 278.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 530 0.000128 512 50 832 122880 7.32141 3.39645 34.7217 103.473 149.096 149.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 12 16 64 470 0.000256 1024 170 1152 0 3.36282 0.014912 99.5279 102.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1210 3.2e-05 512 160 256 516096 29.964 16.488 46.6964 511.874 605.323 502.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1950 0.000256 2048 430 1280 69504 7.07536 81.1745 208.688 296.982 297.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1020 0.000128 1024 215 1792 116736 13.6681 6.80202 117.782 206.64 345.054 345.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1290 0.000128 2048 250 1280 132096 18.0765 14.3249 197.175 417.202 646.88 646.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 440 3.2e-05 2048 115 768 245760 201.676 55.1111 707.86 1648.99 2613.85 2614.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 600 6.4e-05 512 122 512 172032 20.1517 6.53926 29.5101 206.777 263.2 263.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 530 0.000128 512 50 832 110592 7.49053 3.34643 29.5365 99.298 139.853 140.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 470 0.000256 1024 170 1152 3584 14.8576 3.53053 7.73424 104.613 130.932 131.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1210 3.2e-05 512 160 256 500736 32.5398 13.3945 152.17 419.024 617.344 617.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1950 0.000256 2048 430 1280 70224 7.08778 259.338 209.656 476.127 476.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1020 0.000128 1024 215 1792 124160 13.4408 6.84938 251.382 209.611 481.448 481.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1290 0.000128 2048 250 1280 133056 18.2292 14.3708 637.401 419.181 1089.29 1089.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 440 3.2e-05 2048 115 768 221184 215.28 56.1009 891.617 1675.52 2838.74 2838.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 600 6.4e-05 512 122 512 201728 19.8569 6.72371 98.6211 220.576 345.99 346.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 530 0.000128 512 50 896 119296 7.73898 3.41312 65.246 104.908 181.488 181.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 470 0.000256 1024 170 1152 3072 14.9319 3.52666 7.73408 104.593 130.983 131.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1210 3.2e-05 512 160 256 499712 32.4704 13.3716 142.598 418.885 607.54 607.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1950 0.000256 2048 430 1280 70208 7.08496 174.747 209.587 391.464 391.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1020 0.000128 1024 215 1792 123904 13.4428 6.82803 286.629 209.552 516.609 516.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1290 0.000128 2048 250 1280 132992 18.117 14.4732 423.47 418.91 875.074 875.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 440 3.2e-05 2048 115 768 221184 213.911 55.9698 800.65 1674.95 2745.7 2745.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 600 6.4e-05 512 122 512 200704 19.7313 6.70925 72.9855 219.834 319.473 319.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 530 0.000128 512 50 896 118784 7.71043 3.40637 71.0378 104.53 186.868 187.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 470 0.000256 1024 170 1152 2048 15.1439 3.52896 4.79645 104.756 128.429 128.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1210 3.2e-05 512 160 256 495616 32.6968 13.3453 136.338 418.027 600.614 600.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1950 0.000256 2048 430 1280 70144 7.05536 112.45 209.739 329.287 329.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1020 0.000128 1024 215 1792 122880 13.4394 6.83101 184.315 209.154 413.893 414.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1290 0.000128 2048 250 1280 132864 18.1369 14.3636 273.891 419.486 725.976 726.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 440 3.2e-05 2048 115 768 217088 215.023 55.8905 746.463 1671.54 2689.14 2689.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 600 6.4e-05 512 122 512 200704 19.7412 6.70925 49.8282 220.806 297.297 297.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 530 0.000128 512 50 896 118784 7.73091 3.56301 49.1503 105.06 165.69 165.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 8 128 470 0.000256 1024 170 1152 0 3.48 0.016384 103.338 106.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1210 3.2e-05 512 160 256 491520 32.6341 16.7609 132.696 519.905 702.305 595.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1950 0.000256 2048 430 1280 70080 7.08762 92.6609 209.608 309.401 309.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1020 0.000128 1024 215 1792 122880 13.3834 6.82464 150.121 208.453 378.946 379.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1290 0.000128 2048 250 1280 132480 18.1229 14.3774 224.811 418.776 676.189 676.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 440 3.2e-05 2048 115 768 215040 214.206 55.7225 782.984 1665.67 2718.8 2718.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 600 6.4e-05 512 122 512 196608 19.6019 6.62118 40.421 217.416 284.271 284.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 530 0.000128 512 50 896 116736 7.65658 3.39882 39.4905 103.297 154.021 154.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 8 128 470 0.000256 1024 170 1152 0 3.4816 0.014336 103.365 106.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1210 3.2e-05 512 160 256 491520 33.2041 16.8428 130.728 522.486 703.57 596.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1950 0.000256 2048 430 1280 70080 7.06154 76.591 209.663 293.358 293.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1020 0.000128 1024 215 1792 120320 13.3607 6.81162 120.236 206.37 346.937 347.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1290 0.000128 2048 250 1280 131840 18.092 14.3319 185.975 417.683 636.181 636.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 440 3.2e-05 2048 115 768 215040 215.944 56.0927 841.858 1676.39 2790.51 2790.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 600 6.4e-05 512 122 512 194560 19.7555 6.61914 33.1487 217.223 276.953 277.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 530 0.000128 512 50 896 112640 7.8895 3.39907 31.5945 103.285 146.356 146.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 470 0.000256 1024 170 1140 7168 13.3253 3.26861 7.47293 96.6389 120.909 121.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1210 3.2e-05 512 160 240 501760 31.6227 13.1976 144.002 413.604 602.644 602.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1950 0.000256 2048 430 1260 70112 7.05379 270.474 209.547 487.139 487.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1020 0.000128 1024 215 1740 121856 13.322 6.8137 95.0383 207.105 322.434 322.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1290 0.000128 2048 250 1260 134400 18.1226 14.3342 636.098 418.824 1087.49 1087.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 440 3.2e-05 2048 115 720 258048 199.155 55.2526 941.985 1653.82 2850.44 2850.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 600 6.4e-05 512 122 480 186368 19.7864 6.56669 75.8722 211.332 313.78 313.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 530 0.000128 512 50 780 121856 7.10915 3.36944 23.5147 101.248 135.43 135.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 470 0.000256 1024 170 1152 7168 13.3234 3.26595 7.43219 97.5592 121.782 121.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1210 3.2e-05 512 160 256 516096 30.5404 13.1876 149.903 417.577 611.423 611.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1950 0.000256 2048 430 1280 69888 7.08042 260.754 211.297 479.195 479.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1020 0.000128 1024 215 1792 121856 13.3192 6.81158 94.9008 209.1 324.29 324.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1290 0.000128 2048 250 1280 133504 18.1487 14.3381 631.173 422.835 1086.6 1086.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 440 3.2e-05 2048 115 768 243712 204.196 55.3267 875.669 1669.72 2805.12 2805.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 600 6.4e-05 512 122 512 200704 18.6243 6.56384 27.534 214.289 267.214 267.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 530 0.000128 512 50 832 121856 7.10701 3.37107 23.9513 102.221 136.837 136.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 470 0.000256 1024 170 1150 8960 13.1542 3.27475 9.26896 96.7904 122.689 122.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1210 3.2e-05 512 160 250 519680 29.5051 13.0929 145.737 409.189 597.741 597.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1950 0.000256 2048 430 1250 70000 7.03904 260.745 209.417 477.263 477.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1020 0.000128 1024 215 1750 116480 13.5619 6.79987 92.2339 204.964 317.721 317.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1290 0.000128 2048 250 1250 134400 18.2389 14.3626 650.213 418.728 1101.65 1101.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 440 3.2e-05 2048 115 750 250880 198.902 54.8276 897.543 1636.4 2787.91 2788.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 600 6.4e-05 512 122 500 197120 19.3417 6.59075 27.6256 214.41 268.178 268.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 530 0.000128 512 50 800 116480 7.60803 3.3873 23.3224 102.58 137.076 137.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 470 0.000256 1024 170 1152 8960 13.1467 3.27437 9.79552 96.7843 123.203 123.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1210 3.2e-05 512 160 240 519680 29.4924 13.089 146.312 409.136 598.243 598.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1950 0.000256 2048 430 1248 70000 7.05325 264.555 209.365 481.019 481.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1020 0.000128 1024 215 1776 116480 13.5701 6.80602 92.3785 204.943 317.858 317.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1290 0.000128 2048 250 1248 134400 18.232 14.4056 645.387 418.677 1096.8 1096.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 440 3.2e-05 2048 115 720 250880 198.696 54.8609 893.339 1636.23 2783.34 2783.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 600 6.4e-05 512 122 480 197120 19.3677 6.59235 80.2407 212.321 318.729 318.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 530 0.000128 512 50 816 125440 7.09037 3.38883 24.7425 102.569 137.974 138.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 470 0.000256 1024 170 1120 20480 12.8725 3.52906 20.086 104.749 141.441 141.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1210 3.2e-05 512 160 256 548864 28.5797 13.3512 152.057 417.67 611.881 612.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1950 0.000256 2048 430 1248 70272 7.13008 264.68 209.532 481.386 481.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1020 0.000128 1024 215 1760 124928 13.2978 6.83552 111.234 209.052 340.579 340.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1290 0.000128 2048 250 1248 135168 18.092 14.334 630.044 417.879 1080.45 1080.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 440 3.2e-05 2048 115 736 262144 201.608 55.9547 906.214 1670.08 2834.08 2834.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 600 6.4e-05 512 122 480 212992 18.9112 6.7057 86.9748 220.457 333.27 333.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 530 0.000128 512 50 800 126976 7.28237 3.41277 27.5998 104.624 143.113 143.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 470 0.000256 1024 170 1120 15360 13.3788 3.49184 20.9594 103.929 141.96 142.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1210 3.2e-05 512 160 256 522240 29.5481 13.156 197.977 412.766 653.662 653.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1950 0.000256 2048 430 1248 69600 7.01744 373.477 208.847 589.403 589.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1020 0.000128 1024 215 1760 122880 13.2062 7.9489 165.772 206.939 394.023 394.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1290 0.000128 2048 250 1248 134400 18.0739 14.3407 913.358 418.835 1364.71 1364.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 440 3.2e-05 2048 115 736 245760 201.401 55.1363 1165.78 1650.45 3073 3073.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 600 6.4e-05 512 122 480 184320 20.6066 6.62323 38.0176 216.185 281.641 281.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 530 0.000128 512 50 800 122880 7.32826 3.39341 40.9418 103.57 155.423 155.564
