
*** Running vivado
    with args -log main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source main.tcl -notrace
Command: synth_design -top main -part xc7vx485tffg1761-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-86] Your Synthesis license expires in 26 day(s)
INFO: [Common 17-1686] The version limit for your license is '2023.10' and will not allow you to run Xilinx software released after that date (year & month). A version limit expiration means that while you will be able to continue to use the current version of tools or IP with this license, you will not be able to use any updates or new releases.
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9000
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1260.012 ; gain = 2.543
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:41]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-638] synthesizing module 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'mult' (1#1) [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:14]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Synth 8-3491] module 'mult' declared at 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/mult.vhd:6' bound to instance 'mult_unit' of component 'mult' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:207]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'reluAct' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/reluAct.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'reluAct' (2#1) [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/reluAct.vhd:41]
INFO: [Synth 8-638] synthesizing module 'n_output' [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/n_output.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'n_output' (3#1) [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/n_output.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'main' (4#1) [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/sources_1/new/main.vhd:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1925.770 ; gain = 668.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 1925.770 ; gain = 668.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 1925.770 ; gain = 668.301
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.472 . Memory (MB): peak = 1925.770 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/constrs_1/new/config.xdc]
Finished Parsing XDC File [E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.srcs/constrs_1/new/config.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1925.770 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.418 . Memory (MB): peak = 1925.770 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:36 ; elapsed = 00:00:46 . Memory (MB): peak = 1925.770 ; gain = 668.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1761-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:36 ; elapsed = 00:00:46 . Memory (MB): peak = 1925.770 ; gain = 668.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:46 . Memory (MB): peak = 1925.770 ; gain = 668.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:35 ; elapsed = 00:01:57 . Memory (MB): peak = 2174.000 ; gain = 916.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 980   
	  16 Input   16 Bit       Adders := 20    
	  21 Input   16 Bit       Adders := 10    
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1346  
	               12 Bit    Registers := 16    
	               11 Bit    Registers := 272   
	                6 Bit    Registers := 32    
+---ROMs : 
	                    ROMs := 320   
+---Muxes : 
	   2 Input   16 Bit        Muxes := 30    
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP multgen_L[0].multgen[5].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[0].multgen[5].mult_unit/temp is absorbed into DSP multgen_L[0].multgen[5].mult_unit/temp.
DSP Report: Generating DSP multgen_L[6].multgen[15].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[6].multgen[15].mult_unit/temp is absorbed into DSP multgen_L[6].multgen[15].mult_unit/temp.
DSP Report: Generating DSP multgen_L[6].multgen[13].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[6].multgen[13].mult_unit/temp is absorbed into DSP multgen_L[6].multgen[13].mult_unit/temp.
DSP Report: Generating DSP multgen_L[6].multgen[14].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[6].multgen[14].mult_unit/temp is absorbed into DSP multgen_L[6].multgen[14].mult_unit/temp.
DSP Report: Generating DSP multgen_L[6].multgen[11].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[6].multgen[11].mult_unit/temp is absorbed into DSP multgen_L[6].multgen[11].mult_unit/temp.
DSP Report: Generating DSP multgen_L[6].multgen[9].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[6].multgen[9].mult_unit/temp is absorbed into DSP multgen_L[6].multgen[9].mult_unit/temp.
DSP Report: Generating DSP multgen_L[6].multgen[10].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[6].multgen[10].mult_unit/temp is absorbed into DSP multgen_L[6].multgen[10].mult_unit/temp.
DSP Report: Generating DSP multgen_L[6].multgen[12].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[6].multgen[12].mult_unit/temp is absorbed into DSP multgen_L[6].multgen[12].mult_unit/temp.
DSP Report: Generating DSP multgen_L[6].multgen[7].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[6].multgen[7].mult_unit/temp is absorbed into DSP multgen_L[6].multgen[7].mult_unit/temp.
DSP Report: Generating DSP multgen_L[6].multgen[5].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[6].multgen[5].mult_unit/temp is absorbed into DSP multgen_L[6].multgen[5].mult_unit/temp.
DSP Report: Generating DSP multgen_L[6].multgen[6].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[6].multgen[6].mult_unit/temp is absorbed into DSP multgen_L[6].multgen[6].mult_unit/temp.
DSP Report: Generating DSP multgen_L[6].multgen[3].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[6].multgen[3].mult_unit/temp is absorbed into DSP multgen_L[6].multgen[3].mult_unit/temp.
DSP Report: Generating DSP multgen_L[6].multgen[1].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[6].multgen[1].mult_unit/temp is absorbed into DSP multgen_L[6].multgen[1].mult_unit/temp.
DSP Report: Generating DSP multgen_L[6].multgen[2].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[6].multgen[2].mult_unit/temp is absorbed into DSP multgen_L[6].multgen[2].mult_unit/temp.
DSP Report: Generating DSP multgen_L[6].multgen[4].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[6].multgen[4].mult_unit/temp is absorbed into DSP multgen_L[6].multgen[4].mult_unit/temp.
DSP Report: Generating DSP multgen_L[6].multgen[8].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[6].multgen[8].mult_unit/temp is absorbed into DSP multgen_L[6].multgen[8].mult_unit/temp.
DSP Report: Generating DSP multgen_L[6].multgen[0].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[6].multgen[0].mult_unit/temp is absorbed into DSP multgen_L[6].multgen[0].mult_unit/temp.
DSP Report: Generating DSP multgen_L[0].multgen[10].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[0].multgen[10].mult_unit/temp is absorbed into DSP multgen_L[0].multgen[10].mult_unit/temp.
DSP Report: Generating DSP multgen_L[0].multgen[12].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[0].multgen[12].mult_unit/temp is absorbed into DSP multgen_L[0].multgen[12].mult_unit/temp.
DSP Report: Generating DSP multgen_L[0].multgen[13].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[0].multgen[13].mult_unit/temp is absorbed into DSP multgen_L[0].multgen[13].mult_unit/temp.
DSP Report: Generating DSP multgen_L[8].multgen[5].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[8].multgen[5].mult_unit/temp is absorbed into DSP multgen_L[8].multgen[5].mult_unit/temp.
DSP Report: Generating DSP multgen_L[8].multgen[10].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[8].multgen[10].mult_unit/temp is absorbed into DSP multgen_L[8].multgen[10].mult_unit/temp.
DSP Report: Generating DSP multgen_L[8].multgen[12].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[8].multgen[12].mult_unit/temp is absorbed into DSP multgen_L[8].multgen[12].mult_unit/temp.
DSP Report: Generating DSP multgen_L[8].multgen[13].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[8].multgen[13].mult_unit/temp is absorbed into DSP multgen_L[8].multgen[13].mult_unit/temp.
DSP Report: Generating DSP multgen_L[15].multgen[15].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[15].multgen[15].mult_unit/temp is absorbed into DSP multgen_L[15].multgen[15].mult_unit/temp.
DSP Report: Generating DSP multgen_L[15].multgen[13].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[15].multgen[13].mult_unit/temp is absorbed into DSP multgen_L[15].multgen[13].mult_unit/temp.
DSP Report: Generating DSP multgen_L[15].multgen[14].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[15].multgen[14].mult_unit/temp is absorbed into DSP multgen_L[15].multgen[14].mult_unit/temp.
DSP Report: Generating DSP multgen_L[15].multgen[11].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[15].multgen[11].mult_unit/temp is absorbed into DSP multgen_L[15].multgen[11].mult_unit/temp.
DSP Report: Generating DSP multgen_L[15].multgen[9].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[15].multgen[9].mult_unit/temp is absorbed into DSP multgen_L[15].multgen[9].mult_unit/temp.
DSP Report: Generating DSP multgen_L[15].multgen[10].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[15].multgen[10].mult_unit/temp is absorbed into DSP multgen_L[15].multgen[10].mult_unit/temp.
DSP Report: Generating DSP multgen_L[15].multgen[12].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[15].multgen[12].mult_unit/temp is absorbed into DSP multgen_L[15].multgen[12].mult_unit/temp.
DSP Report: Generating DSP multgen_L[15].multgen[7].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[15].multgen[7].mult_unit/temp is absorbed into DSP multgen_L[15].multgen[7].mult_unit/temp.
DSP Report: Generating DSP multgen_L[15].multgen[5].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[15].multgen[5].mult_unit/temp is absorbed into DSP multgen_L[15].multgen[5].mult_unit/temp.
DSP Report: Generating DSP multgen_L[15].multgen[6].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[15].multgen[6].mult_unit/temp is absorbed into DSP multgen_L[15].multgen[6].mult_unit/temp.
DSP Report: Generating DSP multgen_L[15].multgen[3].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[15].multgen[3].mult_unit/temp is absorbed into DSP multgen_L[15].multgen[3].mult_unit/temp.
DSP Report: Generating DSP multgen_L[15].multgen[1].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[15].multgen[1].mult_unit/temp is absorbed into DSP multgen_L[15].multgen[1].mult_unit/temp.
DSP Report: Generating DSP multgen_L[15].multgen[2].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[15].multgen[2].mult_unit/temp is absorbed into DSP multgen_L[15].multgen[2].mult_unit/temp.
DSP Report: Generating DSP multgen_L[15].multgen[4].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[15].multgen[4].mult_unit/temp is absorbed into DSP multgen_L[15].multgen[4].mult_unit/temp.
DSP Report: Generating DSP multgen_L[15].multgen[8].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[15].multgen[8].mult_unit/temp is absorbed into DSP multgen_L[15].multgen[8].mult_unit/temp.
DSP Report: Generating DSP multgen_L[15].multgen[0].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[15].multgen[0].mult_unit/temp is absorbed into DSP multgen_L[15].multgen[0].mult_unit/temp.
DSP Report: Generating DSP multgen_L[12].multgen[15].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[12].multgen[15].mult_unit/temp is absorbed into DSP multgen_L[12].multgen[15].mult_unit/temp.
DSP Report: Generating DSP multgen_L[12].multgen[13].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[12].multgen[13].mult_unit/temp is absorbed into DSP multgen_L[12].multgen[13].mult_unit/temp.
DSP Report: Generating DSP multgen_L[12].multgen[14].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[12].multgen[14].mult_unit/temp is absorbed into DSP multgen_L[12].multgen[14].mult_unit/temp.
DSP Report: Generating DSP multgen_L[12].multgen[11].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[12].multgen[11].mult_unit/temp is absorbed into DSP multgen_L[12].multgen[11].mult_unit/temp.
DSP Report: Generating DSP multgen_L[12].multgen[9].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[12].multgen[9].mult_unit/temp is absorbed into DSP multgen_L[12].multgen[9].mult_unit/temp.
DSP Report: Generating DSP multgen_L[12].multgen[10].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[12].multgen[10].mult_unit/temp is absorbed into DSP multgen_L[12].multgen[10].mult_unit/temp.
DSP Report: Generating DSP multgen_L[12].multgen[12].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[12].multgen[12].mult_unit/temp is absorbed into DSP multgen_L[12].multgen[12].mult_unit/temp.
DSP Report: Generating DSP multgen_L[12].multgen[7].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[12].multgen[7].mult_unit/temp is absorbed into DSP multgen_L[12].multgen[7].mult_unit/temp.
DSP Report: Generating DSP multgen_L[12].multgen[5].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[12].multgen[5].mult_unit/temp is absorbed into DSP multgen_L[12].multgen[5].mult_unit/temp.
DSP Report: Generating DSP multgen_L[12].multgen[6].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[12].multgen[6].mult_unit/temp is absorbed into DSP multgen_L[12].multgen[6].mult_unit/temp.
DSP Report: Generating DSP multgen_L[12].multgen[3].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[12].multgen[3].mult_unit/temp is absorbed into DSP multgen_L[12].multgen[3].mult_unit/temp.
DSP Report: Generating DSP multgen_L[12].multgen[1].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[12].multgen[1].mult_unit/temp is absorbed into DSP multgen_L[12].multgen[1].mult_unit/temp.
DSP Report: Generating DSP multgen_L[12].multgen[2].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[12].multgen[2].mult_unit/temp is absorbed into DSP multgen_L[12].multgen[2].mult_unit/temp.
DSP Report: Generating DSP multgen_L[12].multgen[4].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[12].multgen[4].mult_unit/temp is absorbed into DSP multgen_L[12].multgen[4].mult_unit/temp.
DSP Report: Generating DSP multgen_L[12].multgen[8].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[12].multgen[8].mult_unit/temp is absorbed into DSP multgen_L[12].multgen[8].mult_unit/temp.
DSP Report: Generating DSP multgen_L[12].multgen[0].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[12].multgen[0].mult_unit/temp is absorbed into DSP multgen_L[12].multgen[0].mult_unit/temp.
DSP Report: Generating DSP multgen_L[13].multgen[15].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[13].multgen[15].mult_unit/temp is absorbed into DSP multgen_L[13].multgen[15].mult_unit/temp.
DSP Report: Generating DSP multgen_L[13].multgen[13].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[13].multgen[13].mult_unit/temp is absorbed into DSP multgen_L[13].multgen[13].mult_unit/temp.
DSP Report: Generating DSP multgen_L[13].multgen[14].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[13].multgen[14].mult_unit/temp is absorbed into DSP multgen_L[13].multgen[14].mult_unit/temp.
DSP Report: Generating DSP multgen_L[13].multgen[11].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[13].multgen[11].mult_unit/temp is absorbed into DSP multgen_L[13].multgen[11].mult_unit/temp.
DSP Report: Generating DSP multgen_L[13].multgen[9].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[13].multgen[9].mult_unit/temp is absorbed into DSP multgen_L[13].multgen[9].mult_unit/temp.
DSP Report: Generating DSP multgen_L[13].multgen[10].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[13].multgen[10].mult_unit/temp is absorbed into DSP multgen_L[13].multgen[10].mult_unit/temp.
DSP Report: Generating DSP multgen_L[13].multgen[12].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[13].multgen[12].mult_unit/temp is absorbed into DSP multgen_L[13].multgen[12].mult_unit/temp.
DSP Report: Generating DSP multgen_L[13].multgen[7].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[13].multgen[7].mult_unit/temp is absorbed into DSP multgen_L[13].multgen[7].mult_unit/temp.
DSP Report: Generating DSP multgen_L[13].multgen[5].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[13].multgen[5].mult_unit/temp is absorbed into DSP multgen_L[13].multgen[5].mult_unit/temp.
DSP Report: Generating DSP multgen_L[13].multgen[6].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[13].multgen[6].mult_unit/temp is absorbed into DSP multgen_L[13].multgen[6].mult_unit/temp.
DSP Report: Generating DSP multgen_L[13].multgen[3].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[13].multgen[3].mult_unit/temp is absorbed into DSP multgen_L[13].multgen[3].mult_unit/temp.
DSP Report: Generating DSP multgen_L[13].multgen[1].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[13].multgen[1].mult_unit/temp is absorbed into DSP multgen_L[13].multgen[1].mult_unit/temp.
DSP Report: Generating DSP multgen_L[13].multgen[2].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[13].multgen[2].mult_unit/temp is absorbed into DSP multgen_L[13].multgen[2].mult_unit/temp.
DSP Report: Generating DSP multgen_L[13].multgen[4].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[13].multgen[4].mult_unit/temp is absorbed into DSP multgen_L[13].multgen[4].mult_unit/temp.
DSP Report: Generating DSP multgen_L[13].multgen[8].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[13].multgen[8].mult_unit/temp is absorbed into DSP multgen_L[13].multgen[8].mult_unit/temp.
DSP Report: Generating DSP multgen_L[13].multgen[0].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[13].multgen[0].mult_unit/temp is absorbed into DSP multgen_L[13].multgen[0].mult_unit/temp.
DSP Report: Generating DSP multgen_L[14].multgen[15].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[14].multgen[15].mult_unit/temp is absorbed into DSP multgen_L[14].multgen[15].mult_unit/temp.
DSP Report: Generating DSP multgen_L[14].multgen[13].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[14].multgen[13].mult_unit/temp is absorbed into DSP multgen_L[14].multgen[13].mult_unit/temp.
DSP Report: Generating DSP multgen_L[14].multgen[14].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[14].multgen[14].mult_unit/temp is absorbed into DSP multgen_L[14].multgen[14].mult_unit/temp.
DSP Report: Generating DSP multgen_L[14].multgen[11].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[14].multgen[11].mult_unit/temp is absorbed into DSP multgen_L[14].multgen[11].mult_unit/temp.
DSP Report: Generating DSP multgen_L[14].multgen[9].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[14].multgen[9].mult_unit/temp is absorbed into DSP multgen_L[14].multgen[9].mult_unit/temp.
DSP Report: Generating DSP multgen_L[14].multgen[10].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[14].multgen[10].mult_unit/temp is absorbed into DSP multgen_L[14].multgen[10].mult_unit/temp.
DSP Report: Generating DSP multgen_L[14].multgen[12].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[14].multgen[12].mult_unit/temp is absorbed into DSP multgen_L[14].multgen[12].mult_unit/temp.
DSP Report: Generating DSP multgen_L[14].multgen[7].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[14].multgen[7].mult_unit/temp is absorbed into DSP multgen_L[14].multgen[7].mult_unit/temp.
DSP Report: Generating DSP multgen_L[14].multgen[5].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[14].multgen[5].mult_unit/temp is absorbed into DSP multgen_L[14].multgen[5].mult_unit/temp.
DSP Report: Generating DSP multgen_L[14].multgen[6].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[14].multgen[6].mult_unit/temp is absorbed into DSP multgen_L[14].multgen[6].mult_unit/temp.
DSP Report: Generating DSP multgen_L[14].multgen[3].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[14].multgen[3].mult_unit/temp is absorbed into DSP multgen_L[14].multgen[3].mult_unit/temp.
DSP Report: Generating DSP multgen_L[14].multgen[1].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[14].multgen[1].mult_unit/temp is absorbed into DSP multgen_L[14].multgen[1].mult_unit/temp.
DSP Report: Generating DSP multgen_L[14].multgen[2].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[14].multgen[2].mult_unit/temp is absorbed into DSP multgen_L[14].multgen[2].mult_unit/temp.
DSP Report: Generating DSP multgen_L[14].multgen[4].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[14].multgen[4].mult_unit/temp is absorbed into DSP multgen_L[14].multgen[4].mult_unit/temp.
DSP Report: Generating DSP multgen_L[14].multgen[8].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[14].multgen[8].mult_unit/temp is absorbed into DSP multgen_L[14].multgen[8].mult_unit/temp.
DSP Report: Generating DSP multgen_L[14].multgen[0].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[14].multgen[0].mult_unit/temp is absorbed into DSP multgen_L[14].multgen[0].mult_unit/temp.
DSP Report: Generating DSP multgen_L[5].multgen[15].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[5].multgen[15].mult_unit/temp is absorbed into DSP multgen_L[5].multgen[15].mult_unit/temp.
DSP Report: Generating DSP multgen_L[5].multgen[13].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[5].multgen[13].mult_unit/temp is absorbed into DSP multgen_L[5].multgen[13].mult_unit/temp.
DSP Report: Generating DSP multgen_L[5].multgen[14].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[5].multgen[14].mult_unit/temp is absorbed into DSP multgen_L[5].multgen[14].mult_unit/temp.
DSP Report: Generating DSP multgen_L[5].multgen[11].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[5].multgen[11].mult_unit/temp is absorbed into DSP multgen_L[5].multgen[11].mult_unit/temp.
DSP Report: Generating DSP multgen_L[5].multgen[9].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[5].multgen[9].mult_unit/temp is absorbed into DSP multgen_L[5].multgen[9].mult_unit/temp.
DSP Report: Generating DSP multgen_L[5].multgen[10].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[5].multgen[10].mult_unit/temp is absorbed into DSP multgen_L[5].multgen[10].mult_unit/temp.
DSP Report: Generating DSP multgen_L[5].multgen[12].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[5].multgen[12].mult_unit/temp is absorbed into DSP multgen_L[5].multgen[12].mult_unit/temp.
DSP Report: Generating DSP multgen_L[5].multgen[7].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[5].multgen[7].mult_unit/temp is absorbed into DSP multgen_L[5].multgen[7].mult_unit/temp.
DSP Report: Generating DSP multgen_L[5].multgen[5].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[5].multgen[5].mult_unit/temp is absorbed into DSP multgen_L[5].multgen[5].mult_unit/temp.
DSP Report: Generating DSP multgen_L[5].multgen[6].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[5].multgen[6].mult_unit/temp is absorbed into DSP multgen_L[5].multgen[6].mult_unit/temp.
DSP Report: Generating DSP multgen_L[5].multgen[3].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[5].multgen[3].mult_unit/temp is absorbed into DSP multgen_L[5].multgen[3].mult_unit/temp.
DSP Report: Generating DSP multgen_L[5].multgen[1].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[5].multgen[1].mult_unit/temp is absorbed into DSP multgen_L[5].multgen[1].mult_unit/temp.
DSP Report: Generating DSP multgen_L[5].multgen[2].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[5].multgen[2].mult_unit/temp is absorbed into DSP multgen_L[5].multgen[2].mult_unit/temp.
DSP Report: Generating DSP multgen_L[5].multgen[4].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[5].multgen[4].mult_unit/temp is absorbed into DSP multgen_L[5].multgen[4].mult_unit/temp.
DSP Report: Generating DSP multgen_L[5].multgen[8].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[5].multgen[8].mult_unit/temp is absorbed into DSP multgen_L[5].multgen[8].mult_unit/temp.
DSP Report: Generating DSP multgen_L[5].multgen[0].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[5].multgen[0].mult_unit/temp is absorbed into DSP multgen_L[5].multgen[0].mult_unit/temp.
DSP Report: Generating DSP multgen_L[1].multgen[15].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[1].multgen[15].mult_unit/temp is absorbed into DSP multgen_L[1].multgen[15].mult_unit/temp.
DSP Report: Generating DSP multgen_L[1].multgen[13].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[1].multgen[13].mult_unit/temp is absorbed into DSP multgen_L[1].multgen[13].mult_unit/temp.
DSP Report: Generating DSP multgen_L[1].multgen[14].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[1].multgen[14].mult_unit/temp is absorbed into DSP multgen_L[1].multgen[14].mult_unit/temp.
DSP Report: Generating DSP multgen_L[1].multgen[11].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[1].multgen[11].mult_unit/temp is absorbed into DSP multgen_L[1].multgen[11].mult_unit/temp.
DSP Report: Generating DSP multgen_L[1].multgen[9].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[1].multgen[9].mult_unit/temp is absorbed into DSP multgen_L[1].multgen[9].mult_unit/temp.
DSP Report: Generating DSP multgen_L[1].multgen[10].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[1].multgen[10].mult_unit/temp is absorbed into DSP multgen_L[1].multgen[10].mult_unit/temp.
DSP Report: Generating DSP multgen_L[1].multgen[12].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[1].multgen[12].mult_unit/temp is absorbed into DSP multgen_L[1].multgen[12].mult_unit/temp.
DSP Report: Generating DSP multgen_L[1].multgen[7].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[1].multgen[7].mult_unit/temp is absorbed into DSP multgen_L[1].multgen[7].mult_unit/temp.
DSP Report: Generating DSP multgen_L[1].multgen[5].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[1].multgen[5].mult_unit/temp is absorbed into DSP multgen_L[1].multgen[5].mult_unit/temp.
DSP Report: Generating DSP multgen_L[1].multgen[6].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[1].multgen[6].mult_unit/temp is absorbed into DSP multgen_L[1].multgen[6].mult_unit/temp.
DSP Report: Generating DSP multgen_L[1].multgen[3].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[1].multgen[3].mult_unit/temp is absorbed into DSP multgen_L[1].multgen[3].mult_unit/temp.
DSP Report: Generating DSP multgen_L[1].multgen[1].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[1].multgen[1].mult_unit/temp is absorbed into DSP multgen_L[1].multgen[1].mult_unit/temp.
DSP Report: Generating DSP multgen_L[1].multgen[2].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[1].multgen[2].mult_unit/temp is absorbed into DSP multgen_L[1].multgen[2].mult_unit/temp.
DSP Report: Generating DSP multgen_L[1].multgen[4].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[1].multgen[4].mult_unit/temp is absorbed into DSP multgen_L[1].multgen[4].mult_unit/temp.
DSP Report: Generating DSP multgen_L[1].multgen[8].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[1].multgen[8].mult_unit/temp is absorbed into DSP multgen_L[1].multgen[8].mult_unit/temp.
DSP Report: Generating DSP multgen_L[1].multgen[0].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[1].multgen[0].mult_unit/temp is absorbed into DSP multgen_L[1].multgen[0].mult_unit/temp.
DSP Report: Generating DSP multgen_L[2].multgen[15].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[2].multgen[15].mult_unit/temp is absorbed into DSP multgen_L[2].multgen[15].mult_unit/temp.
DSP Report: Generating DSP multgen_L[2].multgen[13].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[2].multgen[13].mult_unit/temp is absorbed into DSP multgen_L[2].multgen[13].mult_unit/temp.
DSP Report: Generating DSP multgen_L[2].multgen[14].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[2].multgen[14].mult_unit/temp is absorbed into DSP multgen_L[2].multgen[14].mult_unit/temp.
DSP Report: Generating DSP multgen_L[2].multgen[11].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[2].multgen[11].mult_unit/temp is absorbed into DSP multgen_L[2].multgen[11].mult_unit/temp.
DSP Report: Generating DSP multgen_L[2].multgen[9].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[2].multgen[9].mult_unit/temp is absorbed into DSP multgen_L[2].multgen[9].mult_unit/temp.
DSP Report: Generating DSP multgen_L[2].multgen[10].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[2].multgen[10].mult_unit/temp is absorbed into DSP multgen_L[2].multgen[10].mult_unit/temp.
DSP Report: Generating DSP multgen_L[2].multgen[12].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[2].multgen[12].mult_unit/temp is absorbed into DSP multgen_L[2].multgen[12].mult_unit/temp.
DSP Report: Generating DSP multgen_L[2].multgen[7].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[2].multgen[7].mult_unit/temp is absorbed into DSP multgen_L[2].multgen[7].mult_unit/temp.
DSP Report: Generating DSP multgen_L[2].multgen[5].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[2].multgen[5].mult_unit/temp is absorbed into DSP multgen_L[2].multgen[5].mult_unit/temp.
DSP Report: Generating DSP multgen_L[2].multgen[6].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[2].multgen[6].mult_unit/temp is absorbed into DSP multgen_L[2].multgen[6].mult_unit/temp.
DSP Report: Generating DSP multgen_L[2].multgen[3].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[2].multgen[3].mult_unit/temp is absorbed into DSP multgen_L[2].multgen[3].mult_unit/temp.
DSP Report: Generating DSP multgen_L[2].multgen[1].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[2].multgen[1].mult_unit/temp is absorbed into DSP multgen_L[2].multgen[1].mult_unit/temp.
DSP Report: Generating DSP multgen_L[2].multgen[2].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[2].multgen[2].mult_unit/temp is absorbed into DSP multgen_L[2].multgen[2].mult_unit/temp.
DSP Report: Generating DSP multgen_L[2].multgen[4].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[2].multgen[4].mult_unit/temp is absorbed into DSP multgen_L[2].multgen[4].mult_unit/temp.
DSP Report: Generating DSP multgen_L[2].multgen[8].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[2].multgen[8].mult_unit/temp is absorbed into DSP multgen_L[2].multgen[8].mult_unit/temp.
DSP Report: Generating DSP multgen_L[2].multgen[0].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[2].multgen[0].mult_unit/temp is absorbed into DSP multgen_L[2].multgen[0].mult_unit/temp.
DSP Report: Generating DSP multgen_L[3].multgen[15].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[3].multgen[15].mult_unit/temp is absorbed into DSP multgen_L[3].multgen[15].mult_unit/temp.
DSP Report: Generating DSP multgen_L[3].multgen[13].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[3].multgen[13].mult_unit/temp is absorbed into DSP multgen_L[3].multgen[13].mult_unit/temp.
DSP Report: Generating DSP multgen_L[3].multgen[14].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[3].multgen[14].mult_unit/temp is absorbed into DSP multgen_L[3].multgen[14].mult_unit/temp.
DSP Report: Generating DSP multgen_L[3].multgen[11].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[3].multgen[11].mult_unit/temp is absorbed into DSP multgen_L[3].multgen[11].mult_unit/temp.
DSP Report: Generating DSP multgen_L[3].multgen[9].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[3].multgen[9].mult_unit/temp is absorbed into DSP multgen_L[3].multgen[9].mult_unit/temp.
DSP Report: Generating DSP multgen_L[3].multgen[10].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[3].multgen[10].mult_unit/temp is absorbed into DSP multgen_L[3].multgen[10].mult_unit/temp.
DSP Report: Generating DSP multgen_L[3].multgen[12].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[3].multgen[12].mult_unit/temp is absorbed into DSP multgen_L[3].multgen[12].mult_unit/temp.
DSP Report: Generating DSP multgen_L[3].multgen[7].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[3].multgen[7].mult_unit/temp is absorbed into DSP multgen_L[3].multgen[7].mult_unit/temp.
DSP Report: Generating DSP multgen_L[3].multgen[5].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[3].multgen[5].mult_unit/temp is absorbed into DSP multgen_L[3].multgen[5].mult_unit/temp.
DSP Report: Generating DSP multgen_L[3].multgen[6].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[3].multgen[6].mult_unit/temp is absorbed into DSP multgen_L[3].multgen[6].mult_unit/temp.
DSP Report: Generating DSP multgen_L[3].multgen[3].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[3].multgen[3].mult_unit/temp is absorbed into DSP multgen_L[3].multgen[3].mult_unit/temp.
DSP Report: Generating DSP multgen_L[3].multgen[1].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[3].multgen[1].mult_unit/temp is absorbed into DSP multgen_L[3].multgen[1].mult_unit/temp.
DSP Report: Generating DSP multgen_L[3].multgen[2].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[3].multgen[2].mult_unit/temp is absorbed into DSP multgen_L[3].multgen[2].mult_unit/temp.
DSP Report: Generating DSP multgen_L[3].multgen[4].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[3].multgen[4].mult_unit/temp is absorbed into DSP multgen_L[3].multgen[4].mult_unit/temp.
DSP Report: Generating DSP multgen_L[3].multgen[8].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[3].multgen[8].mult_unit/temp is absorbed into DSP multgen_L[3].multgen[8].mult_unit/temp.
DSP Report: Generating DSP multgen_L[3].multgen[0].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[3].multgen[0].mult_unit/temp is absorbed into DSP multgen_L[3].multgen[0].mult_unit/temp.
DSP Report: Generating DSP multgen_L[9].multgen[15].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[9].multgen[15].mult_unit/temp is absorbed into DSP multgen_L[9].multgen[15].mult_unit/temp.
DSP Report: Generating DSP multgen_L[9].multgen[13].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[9].multgen[13].mult_unit/temp is absorbed into DSP multgen_L[9].multgen[13].mult_unit/temp.
DSP Report: Generating DSP multgen_L[9].multgen[14].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[9].multgen[14].mult_unit/temp is absorbed into DSP multgen_L[9].multgen[14].mult_unit/temp.
DSP Report: Generating DSP multgen_L[9].multgen[11].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[9].multgen[11].mult_unit/temp is absorbed into DSP multgen_L[9].multgen[11].mult_unit/temp.
DSP Report: Generating DSP multgen_L[9].multgen[9].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[9].multgen[9].mult_unit/temp is absorbed into DSP multgen_L[9].multgen[9].mult_unit/temp.
DSP Report: Generating DSP multgen_L[9].multgen[10].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[9].multgen[10].mult_unit/temp is absorbed into DSP multgen_L[9].multgen[10].mult_unit/temp.
DSP Report: Generating DSP multgen_L[9].multgen[12].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[9].multgen[12].mult_unit/temp is absorbed into DSP multgen_L[9].multgen[12].mult_unit/temp.
DSP Report: Generating DSP multgen_L[9].multgen[7].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[9].multgen[7].mult_unit/temp is absorbed into DSP multgen_L[9].multgen[7].mult_unit/temp.
DSP Report: Generating DSP multgen_L[9].multgen[5].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[9].multgen[5].mult_unit/temp is absorbed into DSP multgen_L[9].multgen[5].mult_unit/temp.
DSP Report: Generating DSP multgen_L[9].multgen[6].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[9].multgen[6].mult_unit/temp is absorbed into DSP multgen_L[9].multgen[6].mult_unit/temp.
DSP Report: Generating DSP multgen_L[9].multgen[3].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[9].multgen[3].mult_unit/temp is absorbed into DSP multgen_L[9].multgen[3].mult_unit/temp.
DSP Report: Generating DSP multgen_L[9].multgen[1].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[9].multgen[1].mult_unit/temp is absorbed into DSP multgen_L[9].multgen[1].mult_unit/temp.
DSP Report: Generating DSP multgen_L[9].multgen[2].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[9].multgen[2].mult_unit/temp is absorbed into DSP multgen_L[9].multgen[2].mult_unit/temp.
DSP Report: Generating DSP multgen_L[9].multgen[4].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[9].multgen[4].mult_unit/temp is absorbed into DSP multgen_L[9].multgen[4].mult_unit/temp.
DSP Report: Generating DSP multgen_L[9].multgen[8].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[9].multgen[8].mult_unit/temp is absorbed into DSP multgen_L[9].multgen[8].mult_unit/temp.
DSP Report: Generating DSP multgen_L[9].multgen[0].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[9].multgen[0].mult_unit/temp is absorbed into DSP multgen_L[9].multgen[0].mult_unit/temp.
DSP Report: Generating DSP multgen_L[10].multgen[15].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[10].multgen[15].mult_unit/temp is absorbed into DSP multgen_L[10].multgen[15].mult_unit/temp.
DSP Report: Generating DSP multgen_L[10].multgen[13].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[10].multgen[13].mult_unit/temp is absorbed into DSP multgen_L[10].multgen[13].mult_unit/temp.
DSP Report: Generating DSP multgen_L[10].multgen[14].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[10].multgen[14].mult_unit/temp is absorbed into DSP multgen_L[10].multgen[14].mult_unit/temp.
DSP Report: Generating DSP multgen_L[10].multgen[11].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[10].multgen[11].mult_unit/temp is absorbed into DSP multgen_L[10].multgen[11].mult_unit/temp.
DSP Report: Generating DSP multgen_L[10].multgen[9].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[10].multgen[9].mult_unit/temp is absorbed into DSP multgen_L[10].multgen[9].mult_unit/temp.
DSP Report: Generating DSP multgen_L[10].multgen[10].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[10].multgen[10].mult_unit/temp is absorbed into DSP multgen_L[10].multgen[10].mult_unit/temp.
DSP Report: Generating DSP multgen_L[10].multgen[12].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[10].multgen[12].mult_unit/temp is absorbed into DSP multgen_L[10].multgen[12].mult_unit/temp.
DSP Report: Generating DSP multgen_L[10].multgen[7].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[10].multgen[7].mult_unit/temp is absorbed into DSP multgen_L[10].multgen[7].mult_unit/temp.
DSP Report: Generating DSP multgen_L[10].multgen[5].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[10].multgen[5].mult_unit/temp is absorbed into DSP multgen_L[10].multgen[5].mult_unit/temp.
DSP Report: Generating DSP multgen_L[10].multgen[6].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[10].multgen[6].mult_unit/temp is absorbed into DSP multgen_L[10].multgen[6].mult_unit/temp.
DSP Report: Generating DSP multgen_L[10].multgen[3].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[10].multgen[3].mult_unit/temp is absorbed into DSP multgen_L[10].multgen[3].mult_unit/temp.
DSP Report: Generating DSP multgen_L[10].multgen[1].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[10].multgen[1].mult_unit/temp is absorbed into DSP multgen_L[10].multgen[1].mult_unit/temp.
DSP Report: Generating DSP multgen_L[10].multgen[2].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[10].multgen[2].mult_unit/temp is absorbed into DSP multgen_L[10].multgen[2].mult_unit/temp.
DSP Report: Generating DSP multgen_L[10].multgen[4].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[10].multgen[4].mult_unit/temp is absorbed into DSP multgen_L[10].multgen[4].mult_unit/temp.
DSP Report: Generating DSP multgen_L[10].multgen[8].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[10].multgen[8].mult_unit/temp is absorbed into DSP multgen_L[10].multgen[8].mult_unit/temp.
DSP Report: Generating DSP multgen_L[10].multgen[0].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[10].multgen[0].mult_unit/temp is absorbed into DSP multgen_L[10].multgen[0].mult_unit/temp.
DSP Report: Generating DSP multgen_L[11].multgen[15].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[11].multgen[15].mult_unit/temp is absorbed into DSP multgen_L[11].multgen[15].mult_unit/temp.
DSP Report: Generating DSP multgen_L[11].multgen[13].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[11].multgen[13].mult_unit/temp is absorbed into DSP multgen_L[11].multgen[13].mult_unit/temp.
DSP Report: Generating DSP multgen_L[11].multgen[14].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[11].multgen[14].mult_unit/temp is absorbed into DSP multgen_L[11].multgen[14].mult_unit/temp.
DSP Report: Generating DSP multgen_L[11].multgen[11].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[11].multgen[11].mult_unit/temp is absorbed into DSP multgen_L[11].multgen[11].mult_unit/temp.
DSP Report: Generating DSP multgen_L[11].multgen[9].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[11].multgen[9].mult_unit/temp is absorbed into DSP multgen_L[11].multgen[9].mult_unit/temp.
DSP Report: Generating DSP multgen_L[11].multgen[10].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[11].multgen[10].mult_unit/temp is absorbed into DSP multgen_L[11].multgen[10].mult_unit/temp.
DSP Report: Generating DSP multgen_L[11].multgen[12].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[11].multgen[12].mult_unit/temp is absorbed into DSP multgen_L[11].multgen[12].mult_unit/temp.
DSP Report: Generating DSP multgen_L[11].multgen[7].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[11].multgen[7].mult_unit/temp is absorbed into DSP multgen_L[11].multgen[7].mult_unit/temp.
DSP Report: Generating DSP multgen_L[11].multgen[5].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[11].multgen[5].mult_unit/temp is absorbed into DSP multgen_L[11].multgen[5].mult_unit/temp.
DSP Report: Generating DSP multgen_L[11].multgen[6].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[11].multgen[6].mult_unit/temp is absorbed into DSP multgen_L[11].multgen[6].mult_unit/temp.
DSP Report: Generating DSP multgen_L[11].multgen[3].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[11].multgen[3].mult_unit/temp is absorbed into DSP multgen_L[11].multgen[3].mult_unit/temp.
DSP Report: Generating DSP multgen_L[11].multgen[1].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[11].multgen[1].mult_unit/temp is absorbed into DSP multgen_L[11].multgen[1].mult_unit/temp.
DSP Report: Generating DSP multgen_L[11].multgen[2].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[11].multgen[2].mult_unit/temp is absorbed into DSP multgen_L[11].multgen[2].mult_unit/temp.
DSP Report: Generating DSP multgen_L[11].multgen[4].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[11].multgen[4].mult_unit/temp is absorbed into DSP multgen_L[11].multgen[4].mult_unit/temp.
DSP Report: Generating DSP multgen_L[11].multgen[8].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[11].multgen[8].mult_unit/temp is absorbed into DSP multgen_L[11].multgen[8].mult_unit/temp.
DSP Report: Generating DSP multgen_L[11].multgen[0].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[11].multgen[0].mult_unit/temp is absorbed into DSP multgen_L[11].multgen[0].mult_unit/temp.
DSP Report: Generating DSP multgen_L[16].multgen[15].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[16].multgen[15].mult_unit/temp is absorbed into DSP multgen_L[16].multgen[15].mult_unit/temp.
DSP Report: Generating DSP multgen_L[16].multgen[13].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[16].multgen[13].mult_unit/temp is absorbed into DSP multgen_L[16].multgen[13].mult_unit/temp.
DSP Report: Generating DSP multgen_L[16].multgen[14].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[16].multgen[14].mult_unit/temp is absorbed into DSP multgen_L[16].multgen[14].mult_unit/temp.
DSP Report: Generating DSP multgen_L[16].multgen[11].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[16].multgen[11].mult_unit/temp is absorbed into DSP multgen_L[16].multgen[11].mult_unit/temp.
DSP Report: Generating DSP multgen_L[16].multgen[9].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[16].multgen[9].mult_unit/temp is absorbed into DSP multgen_L[16].multgen[9].mult_unit/temp.
DSP Report: Generating DSP multgen_L[16].multgen[10].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[16].multgen[10].mult_unit/temp is absorbed into DSP multgen_L[16].multgen[10].mult_unit/temp.
DSP Report: Generating DSP multgen_L[16].multgen[12].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[16].multgen[12].mult_unit/temp is absorbed into DSP multgen_L[16].multgen[12].mult_unit/temp.
DSP Report: Generating DSP multgen_L[16].multgen[7].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[16].multgen[7].mult_unit/temp is absorbed into DSP multgen_L[16].multgen[7].mult_unit/temp.
DSP Report: Generating DSP multgen_L[16].multgen[5].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[16].multgen[5].mult_unit/temp is absorbed into DSP multgen_L[16].multgen[5].mult_unit/temp.
DSP Report: Generating DSP multgen_L[16].multgen[6].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[16].multgen[6].mult_unit/temp is absorbed into DSP multgen_L[16].multgen[6].mult_unit/temp.
DSP Report: Generating DSP multgen_L[16].multgen[3].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[16].multgen[3].mult_unit/temp is absorbed into DSP multgen_L[16].multgen[3].mult_unit/temp.
DSP Report: Generating DSP multgen_L[16].multgen[1].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[16].multgen[1].mult_unit/temp is absorbed into DSP multgen_L[16].multgen[1].mult_unit/temp.
DSP Report: Generating DSP multgen_L[16].multgen[2].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[16].multgen[2].mult_unit/temp is absorbed into DSP multgen_L[16].multgen[2].mult_unit/temp.
DSP Report: Generating DSP multgen_L[16].multgen[4].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[16].multgen[4].mult_unit/temp is absorbed into DSP multgen_L[16].multgen[4].mult_unit/temp.
DSP Report: Generating DSP multgen_L[16].multgen[8].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[16].multgen[8].mult_unit/temp is absorbed into DSP multgen_L[16].multgen[8].mult_unit/temp.
DSP Report: Generating DSP multgen_L[16].multgen[0].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[16].multgen[0].mult_unit/temp is absorbed into DSP multgen_L[16].multgen[0].mult_unit/temp.
DSP Report: Generating DSP multgen_L[17].multgen[15].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[17].multgen[15].mult_unit/temp is absorbed into DSP multgen_L[17].multgen[15].mult_unit/temp.
DSP Report: Generating DSP multgen_L[17].multgen[13].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[17].multgen[13].mult_unit/temp is absorbed into DSP multgen_L[17].multgen[13].mult_unit/temp.
DSP Report: Generating DSP multgen_L[17].multgen[14].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[17].multgen[14].mult_unit/temp is absorbed into DSP multgen_L[17].multgen[14].mult_unit/temp.
DSP Report: Generating DSP multgen_L[17].multgen[11].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[17].multgen[11].mult_unit/temp is absorbed into DSP multgen_L[17].multgen[11].mult_unit/temp.
DSP Report: Generating DSP multgen_L[17].multgen[9].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[17].multgen[9].mult_unit/temp is absorbed into DSP multgen_L[17].multgen[9].mult_unit/temp.
DSP Report: Generating DSP multgen_L[17].multgen[10].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[17].multgen[10].mult_unit/temp is absorbed into DSP multgen_L[17].multgen[10].mult_unit/temp.
DSP Report: Generating DSP multgen_L[17].multgen[12].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[17].multgen[12].mult_unit/temp is absorbed into DSP multgen_L[17].multgen[12].mult_unit/temp.
DSP Report: Generating DSP multgen_L[17].multgen[7].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[17].multgen[7].mult_unit/temp is absorbed into DSP multgen_L[17].multgen[7].mult_unit/temp.
DSP Report: Generating DSP multgen_L[17].multgen[5].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[17].multgen[5].mult_unit/temp is absorbed into DSP multgen_L[17].multgen[5].mult_unit/temp.
DSP Report: Generating DSP multgen_L[17].multgen[6].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[17].multgen[6].mult_unit/temp is absorbed into DSP multgen_L[17].multgen[6].mult_unit/temp.
DSP Report: Generating DSP multgen_L[17].multgen[3].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[17].multgen[3].mult_unit/temp is absorbed into DSP multgen_L[17].multgen[3].mult_unit/temp.
DSP Report: Generating DSP multgen_L[17].multgen[1].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[17].multgen[1].mult_unit/temp is absorbed into DSP multgen_L[17].multgen[1].mult_unit/temp.
DSP Report: Generating DSP multgen_L[17].multgen[2].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[17].multgen[2].mult_unit/temp is absorbed into DSP multgen_L[17].multgen[2].mult_unit/temp.
DSP Report: Generating DSP multgen_L[17].multgen[4].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[17].multgen[4].mult_unit/temp is absorbed into DSP multgen_L[17].multgen[4].mult_unit/temp.
DSP Report: Generating DSP multgen_L[17].multgen[8].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[17].multgen[8].mult_unit/temp is absorbed into DSP multgen_L[17].multgen[8].mult_unit/temp.
DSP Report: Generating DSP multgen_L[17].multgen[0].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[17].multgen[0].mult_unit/temp is absorbed into DSP multgen_L[17].multgen[0].mult_unit/temp.
DSP Report: Generating DSP multgen_L[7].multgen[15].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[7].multgen[15].mult_unit/temp is absorbed into DSP multgen_L[7].multgen[15].mult_unit/temp.
DSP Report: Generating DSP multgen_L[7].multgen[13].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[7].multgen[13].mult_unit/temp is absorbed into DSP multgen_L[7].multgen[13].mult_unit/temp.
DSP Report: Generating DSP multgen_L[7].multgen[14].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[7].multgen[14].mult_unit/temp is absorbed into DSP multgen_L[7].multgen[14].mult_unit/temp.
DSP Report: Generating DSP multgen_L[7].multgen[11].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[7].multgen[11].mult_unit/temp is absorbed into DSP multgen_L[7].multgen[11].mult_unit/temp.
DSP Report: Generating DSP multgen_L[7].multgen[9].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[7].multgen[9].mult_unit/temp is absorbed into DSP multgen_L[7].multgen[9].mult_unit/temp.
DSP Report: Generating DSP multgen_L[7].multgen[10].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[7].multgen[10].mult_unit/temp is absorbed into DSP multgen_L[7].multgen[10].mult_unit/temp.
DSP Report: Generating DSP multgen_L[7].multgen[12].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[7].multgen[12].mult_unit/temp is absorbed into DSP multgen_L[7].multgen[12].mult_unit/temp.
DSP Report: Generating DSP multgen_L[7].multgen[7].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[7].multgen[7].mult_unit/temp is absorbed into DSP multgen_L[7].multgen[7].mult_unit/temp.
DSP Report: Generating DSP multgen_L[7].multgen[5].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[7].multgen[5].mult_unit/temp is absorbed into DSP multgen_L[7].multgen[5].mult_unit/temp.
DSP Report: Generating DSP multgen_L[7].multgen[6].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[7].multgen[6].mult_unit/temp is absorbed into DSP multgen_L[7].multgen[6].mult_unit/temp.
DSP Report: Generating DSP multgen_L[7].multgen[3].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[7].multgen[3].mult_unit/temp is absorbed into DSP multgen_L[7].multgen[3].mult_unit/temp.
DSP Report: Generating DSP multgen_L[7].multgen[1].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[7].multgen[1].mult_unit/temp is absorbed into DSP multgen_L[7].multgen[1].mult_unit/temp.
DSP Report: Generating DSP multgen_L[7].multgen[2].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[7].multgen[2].mult_unit/temp is absorbed into DSP multgen_L[7].multgen[2].mult_unit/temp.
DSP Report: Generating DSP multgen_L[7].multgen[4].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[7].multgen[4].mult_unit/temp is absorbed into DSP multgen_L[7].multgen[4].mult_unit/temp.
DSP Report: Generating DSP multgen_L[7].multgen[8].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[7].multgen[8].mult_unit/temp is absorbed into DSP multgen_L[7].multgen[8].mult_unit/temp.
DSP Report: Generating DSP multgen_L[7].multgen[0].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[7].multgen[0].mult_unit/temp is absorbed into DSP multgen_L[7].multgen[0].mult_unit/temp.
DSP Report: Generating DSP multgen_L[19].multgen[15].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[19].multgen[15].mult_unit/temp is absorbed into DSP multgen_L[19].multgen[15].mult_unit/temp.
DSP Report: Generating DSP multgen_L[19].multgen[13].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[19].multgen[13].mult_unit/temp is absorbed into DSP multgen_L[19].multgen[13].mult_unit/temp.
DSP Report: Generating DSP multgen_L[19].multgen[14].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[19].multgen[14].mult_unit/temp is absorbed into DSP multgen_L[19].multgen[14].mult_unit/temp.
DSP Report: Generating DSP multgen_L[19].multgen[11].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[19].multgen[11].mult_unit/temp is absorbed into DSP multgen_L[19].multgen[11].mult_unit/temp.
DSP Report: Generating DSP multgen_L[19].multgen[9].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[19].multgen[9].mult_unit/temp is absorbed into DSP multgen_L[19].multgen[9].mult_unit/temp.
DSP Report: Generating DSP multgen_L[19].multgen[10].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[19].multgen[10].mult_unit/temp is absorbed into DSP multgen_L[19].multgen[10].mult_unit/temp.
DSP Report: Generating DSP multgen_L[19].multgen[12].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[19].multgen[12].mult_unit/temp is absorbed into DSP multgen_L[19].multgen[12].mult_unit/temp.
DSP Report: Generating DSP multgen_L[19].multgen[7].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[19].multgen[7].mult_unit/temp is absorbed into DSP multgen_L[19].multgen[7].mult_unit/temp.
DSP Report: Generating DSP multgen_L[19].multgen[5].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[19].multgen[5].mult_unit/temp is absorbed into DSP multgen_L[19].multgen[5].mult_unit/temp.
DSP Report: Generating DSP multgen_L[19].multgen[6].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[19].multgen[6].mult_unit/temp is absorbed into DSP multgen_L[19].multgen[6].mult_unit/temp.
DSP Report: Generating DSP multgen_L[19].multgen[3].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[19].multgen[3].mult_unit/temp is absorbed into DSP multgen_L[19].multgen[3].mult_unit/temp.
DSP Report: Generating DSP multgen_L[19].multgen[1].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[19].multgen[1].mult_unit/temp is absorbed into DSP multgen_L[19].multgen[1].mult_unit/temp.
DSP Report: Generating DSP multgen_L[19].multgen[2].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[19].multgen[2].mult_unit/temp is absorbed into DSP multgen_L[19].multgen[2].mult_unit/temp.
DSP Report: Generating DSP multgen_L[19].multgen[4].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[19].multgen[4].mult_unit/temp is absorbed into DSP multgen_L[19].multgen[4].mult_unit/temp.
DSP Report: Generating DSP multgen_L[19].multgen[8].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[19].multgen[8].mult_unit/temp is absorbed into DSP multgen_L[19].multgen[8].mult_unit/temp.
DSP Report: Generating DSP multgen_L[19].multgen[0].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[19].multgen[0].mult_unit/temp is absorbed into DSP multgen_L[19].multgen[0].mult_unit/temp.
DSP Report: Generating DSP multgen_L[4].multgen[15].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[4].multgen[15].mult_unit/temp is absorbed into DSP multgen_L[4].multgen[15].mult_unit/temp.
DSP Report: Generating DSP multgen_L[4].multgen[13].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[4].multgen[13].mult_unit/temp is absorbed into DSP multgen_L[4].multgen[13].mult_unit/temp.
DSP Report: Generating DSP multgen_L[4].multgen[14].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[4].multgen[14].mult_unit/temp is absorbed into DSP multgen_L[4].multgen[14].mult_unit/temp.
DSP Report: Generating DSP multgen_L[4].multgen[11].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[4].multgen[11].mult_unit/temp is absorbed into DSP multgen_L[4].multgen[11].mult_unit/temp.
DSP Report: Generating DSP multgen_L[4].multgen[9].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[4].multgen[9].mult_unit/temp is absorbed into DSP multgen_L[4].multgen[9].mult_unit/temp.
DSP Report: Generating DSP multgen_L[4].multgen[10].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[4].multgen[10].mult_unit/temp is absorbed into DSP multgen_L[4].multgen[10].mult_unit/temp.
DSP Report: Generating DSP multgen_L[4].multgen[12].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[4].multgen[12].mult_unit/temp is absorbed into DSP multgen_L[4].multgen[12].mult_unit/temp.
DSP Report: Generating DSP multgen_L[4].multgen[7].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[4].multgen[7].mult_unit/temp is absorbed into DSP multgen_L[4].multgen[7].mult_unit/temp.
DSP Report: Generating DSP multgen_L[4].multgen[5].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[4].multgen[5].mult_unit/temp is absorbed into DSP multgen_L[4].multgen[5].mult_unit/temp.
DSP Report: Generating DSP multgen_L[4].multgen[6].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[4].multgen[6].mult_unit/temp is absorbed into DSP multgen_L[4].multgen[6].mult_unit/temp.
DSP Report: Generating DSP multgen_L[4].multgen[3].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[4].multgen[3].mult_unit/temp is absorbed into DSP multgen_L[4].multgen[3].mult_unit/temp.
DSP Report: Generating DSP multgen_L[4].multgen[1].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[4].multgen[1].mult_unit/temp is absorbed into DSP multgen_L[4].multgen[1].mult_unit/temp.
DSP Report: Generating DSP multgen_L[4].multgen[2].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[4].multgen[2].mult_unit/temp is absorbed into DSP multgen_L[4].multgen[2].mult_unit/temp.
DSP Report: Generating DSP multgen_L[4].multgen[4].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[4].multgen[4].mult_unit/temp is absorbed into DSP multgen_L[4].multgen[4].mult_unit/temp.
DSP Report: Generating DSP multgen_L[4].multgen[8].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[4].multgen[8].mult_unit/temp is absorbed into DSP multgen_L[4].multgen[8].mult_unit/temp.
DSP Report: Generating DSP multgen_L[4].multgen[0].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[4].multgen[0].mult_unit/temp is absorbed into DSP multgen_L[4].multgen[0].mult_unit/temp.
DSP Report: Generating DSP multgen_L[18].multgen[15].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[18].multgen[15].mult_unit/temp is absorbed into DSP multgen_L[18].multgen[15].mult_unit/temp.
DSP Report: Generating DSP multgen_L[18].multgen[13].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[18].multgen[13].mult_unit/temp is absorbed into DSP multgen_L[18].multgen[13].mult_unit/temp.
DSP Report: Generating DSP multgen_L[18].multgen[14].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[18].multgen[14].mult_unit/temp is absorbed into DSP multgen_L[18].multgen[14].mult_unit/temp.
DSP Report: Generating DSP multgen_L[18].multgen[11].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[18].multgen[11].mult_unit/temp is absorbed into DSP multgen_L[18].multgen[11].mult_unit/temp.
DSP Report: Generating DSP multgen_L[18].multgen[9].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[18].multgen[9].mult_unit/temp is absorbed into DSP multgen_L[18].multgen[9].mult_unit/temp.
DSP Report: Generating DSP multgen_L[18].multgen[10].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[18].multgen[10].mult_unit/temp is absorbed into DSP multgen_L[18].multgen[10].mult_unit/temp.
DSP Report: Generating DSP multgen_L[18].multgen[12].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[18].multgen[12].mult_unit/temp is absorbed into DSP multgen_L[18].multgen[12].mult_unit/temp.
DSP Report: Generating DSP multgen_L[18].multgen[7].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[18].multgen[7].mult_unit/temp is absorbed into DSP multgen_L[18].multgen[7].mult_unit/temp.
DSP Report: Generating DSP multgen_L[18].multgen[5].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[18].multgen[5].mult_unit/temp is absorbed into DSP multgen_L[18].multgen[5].mult_unit/temp.
DSP Report: Generating DSP multgen_L[18].multgen[6].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[18].multgen[6].mult_unit/temp is absorbed into DSP multgen_L[18].multgen[6].mult_unit/temp.
DSP Report: Generating DSP multgen_L[18].multgen[3].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[18].multgen[3].mult_unit/temp is absorbed into DSP multgen_L[18].multgen[3].mult_unit/temp.
DSP Report: Generating DSP multgen_L[18].multgen[1].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[18].multgen[1].mult_unit/temp is absorbed into DSP multgen_L[18].multgen[1].mult_unit/temp.
DSP Report: Generating DSP multgen_L[18].multgen[2].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[18].multgen[2].mult_unit/temp is absorbed into DSP multgen_L[18].multgen[2].mult_unit/temp.
DSP Report: Generating DSP multgen_L[18].multgen[4].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[18].multgen[4].mult_unit/temp is absorbed into DSP multgen_L[18].multgen[4].mult_unit/temp.
DSP Report: Generating DSP multgen_L[18].multgen[8].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[18].multgen[8].mult_unit/temp is absorbed into DSP multgen_L[18].multgen[8].mult_unit/temp.
DSP Report: Generating DSP multgen_L[18].multgen[0].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[18].multgen[0].mult_unit/temp is absorbed into DSP multgen_L[18].multgen[0].mult_unit/temp.
DSP Report: Generating DSP multgen_L[8].multgen[15].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[8].multgen[15].mult_unit/temp is absorbed into DSP multgen_L[8].multgen[15].mult_unit/temp.
DSP Report: Generating DSP multgen_L[8].multgen[14].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[8].multgen[14].mult_unit/temp is absorbed into DSP multgen_L[8].multgen[14].mult_unit/temp.
DSP Report: Generating DSP multgen_L[8].multgen[11].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[8].multgen[11].mult_unit/temp is absorbed into DSP multgen_L[8].multgen[11].mult_unit/temp.
DSP Report: Generating DSP multgen_L[8].multgen[9].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[8].multgen[9].mult_unit/temp is absorbed into DSP multgen_L[8].multgen[9].mult_unit/temp.
DSP Report: Generating DSP multgen_L[8].multgen[7].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[8].multgen[7].mult_unit/temp is absorbed into DSP multgen_L[8].multgen[7].mult_unit/temp.
DSP Report: Generating DSP multgen_L[8].multgen[6].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[8].multgen[6].mult_unit/temp is absorbed into DSP multgen_L[8].multgen[6].mult_unit/temp.
DSP Report: Generating DSP multgen_L[8].multgen[3].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[8].multgen[3].mult_unit/temp is absorbed into DSP multgen_L[8].multgen[3].mult_unit/temp.
DSP Report: Generating DSP multgen_L[8].multgen[1].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[8].multgen[1].mult_unit/temp is absorbed into DSP multgen_L[8].multgen[1].mult_unit/temp.
DSP Report: Generating DSP multgen_L[8].multgen[2].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[8].multgen[2].mult_unit/temp is absorbed into DSP multgen_L[8].multgen[2].mult_unit/temp.
DSP Report: Generating DSP multgen_L[8].multgen[4].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[8].multgen[4].mult_unit/temp is absorbed into DSP multgen_L[8].multgen[4].mult_unit/temp.
DSP Report: Generating DSP multgen_L[8].multgen[8].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[8].multgen[8].mult_unit/temp is absorbed into DSP multgen_L[8].multgen[8].mult_unit/temp.
DSP Report: Generating DSP multgen_L[8].multgen[0].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[8].multgen[0].mult_unit/temp is absorbed into DSP multgen_L[8].multgen[0].mult_unit/temp.
DSP Report: Generating DSP multgen_L[0].multgen[15].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[0].multgen[15].mult_unit/temp is absorbed into DSP multgen_L[0].multgen[15].mult_unit/temp.
DSP Report: Generating DSP multgen_L[0].multgen[14].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[0].multgen[14].mult_unit/temp is absorbed into DSP multgen_L[0].multgen[14].mult_unit/temp.
DSP Report: Generating DSP multgen_L[0].multgen[11].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[0].multgen[11].mult_unit/temp is absorbed into DSP multgen_L[0].multgen[11].mult_unit/temp.
DSP Report: Generating DSP multgen_L[0].multgen[9].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[0].multgen[9].mult_unit/temp is absorbed into DSP multgen_L[0].multgen[9].mult_unit/temp.
DSP Report: Generating DSP multgen_L[0].multgen[7].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[0].multgen[7].mult_unit/temp is absorbed into DSP multgen_L[0].multgen[7].mult_unit/temp.
DSP Report: Generating DSP multgen_L[0].multgen[6].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[0].multgen[6].mult_unit/temp is absorbed into DSP multgen_L[0].multgen[6].mult_unit/temp.
DSP Report: Generating DSP multgen_L[0].multgen[3].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[0].multgen[3].mult_unit/temp is absorbed into DSP multgen_L[0].multgen[3].mult_unit/temp.
DSP Report: Generating DSP multgen_L[0].multgen[1].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[0].multgen[1].mult_unit/temp is absorbed into DSP multgen_L[0].multgen[1].mult_unit/temp.
DSP Report: Generating DSP multgen_L[0].multgen[2].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[0].multgen[2].mult_unit/temp is absorbed into DSP multgen_L[0].multgen[2].mult_unit/temp.
DSP Report: Generating DSP multgen_L[0].multgen[4].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[0].multgen[4].mult_unit/temp is absorbed into DSP multgen_L[0].multgen[4].mult_unit/temp.
DSP Report: Generating DSP multgen_L[0].multgen[8].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[0].multgen[8].mult_unit/temp is absorbed into DSP multgen_L[0].multgen[8].mult_unit/temp.
DSP Report: Generating DSP multgen_L[0].multgen[0].mult_unit/temp, operation Mode is: A*B.
DSP Report: operator multgen_L[0].multgen[0].mult_unit/temp is absorbed into DSP multgen_L[0].multgen[0].mult_unit/temp.
DSP Report: Generating DSP L2GEN[9].output_unit/multgen[19].mult_unit/temp, operation Mode is: A*(B:0x2d).
DSP Report: operator L2GEN[9].output_unit/multgen[19].mult_unit/temp is absorbed into DSP L2GEN[9].output_unit/multgen[19].mult_unit/temp.
DSP Report: Generating DSP L2GEN[9].output_unit/multgen[17].mult_unit/temp, operation Mode is: A2*(B:0x3ff5b).
DSP Report: register a1_real_reg_reg[17] is absorbed into DSP L2GEN[9].output_unit/multgen[17].mult_unit/temp.
DSP Report: operator L2GEN[9].output_unit/multgen[17].mult_unit/temp is absorbed into DSP L2GEN[9].output_unit/multgen[17].mult_unit/temp.
DSP Report: Generating DSP L2GEN[9].output_unit/multgen[18].mult_unit/temp, operation Mode is: A2*(B:0x3ff55).
DSP Report: register a1_real_reg_reg[18] is absorbed into DSP L2GEN[9].output_unit/multgen[18].mult_unit/temp.
DSP Report: operator L2GEN[9].output_unit/multgen[18].mult_unit/temp is absorbed into DSP L2GEN[9].output_unit/multgen[18].mult_unit/temp.
DSP Report: Generating DSP L2GEN[9].output_unit/multgen[15].mult_unit/temp, operation Mode is: A2*(B:0x4b).
DSP Report: register a1_real_reg_reg[15] is absorbed into DSP L2GEN[9].output_unit/multgen[15].mult_unit/temp.
DSP Report: operator L2GEN[9].output_unit/multgen[15].mult_unit/temp is absorbed into DSP L2GEN[9].output_unit/multgen[15].mult_unit/temp.
DSP Report: Generating DSP L2GEN[9].output_unit/multgen[13].mult_unit/temp, operation Mode is: A2*(B:0x3fd8d).
DSP Report: register a1_real_reg_reg[13] is absorbed into DSP L2GEN[9].output_unit/multgen[13].mult_unit/temp.
DSP Report: operator L2GEN[9].output_unit/multgen[13].mult_unit/temp is absorbed into DSP L2GEN[9].output_unit/multgen[13].mult_unit/temp.
DSP Report: Generating DSP L2GEN[9].output_unit/multgen[14].mult_unit/temp, operation Mode is: A2*(B:0x3feec).
DSP Report: register a1_real_reg_reg[14] is absorbed into DSP L2GEN[9].output_unit/multgen[14].mult_unit/temp.
DSP Report: operator L2GEN[9].output_unit/multgen[14].mult_unit/temp is absorbed into DSP L2GEN[9].output_unit/multgen[14].mult_unit/temp.
DSP Report: Generating DSP L2GEN[9].output_unit/multgen[11].mult_unit/temp, operation Mode is: A2*(B:0x3ff9c).
DSP Report: register a1_real_reg_reg[11] is absorbed into DSP L2GEN[9].output_unit/multgen[11].mult_unit/temp.
DSP Report: operator L2GEN[9].output_unit/multgen[11].mult_unit/temp is absorbed into DSP L2GEN[9].output_unit/multgen[11].mult_unit/temp.
DSP Report: Generating DSP L2GEN[9].output_unit/multgen[9].mult_unit/temp, operation Mode is: A2*(B:0x3fe11).
DSP Report: register a1_real_reg_reg[9] is absorbed into DSP L2GEN[9].output_unit/multgen[9].mult_unit/temp.
DSP Report: operator L2GEN[9].output_unit/multgen[9].mult_unit/temp is absorbed into DSP L2GEN[9].output_unit/multgen[9].mult_unit/temp.
DSP Report: Generating DSP L2GEN[9].output_unit/multgen[10].mult_unit/temp, operation Mode is: A2*(B:0xa0).
DSP Report: register a1_real_reg_reg[10] is absorbed into DSP L2GEN[9].output_unit/multgen[10].mult_unit/temp.
DSP Report: operator L2GEN[9].output_unit/multgen[10].mult_unit/temp is absorbed into DSP L2GEN[9].output_unit/multgen[10].mult_unit/temp.
DSP Report: Generating DSP L2GEN[9].output_unit/multgen[12].mult_unit/temp, operation Mode is: A2*(B:0x3ff3f).
DSP Report: register a1_real_reg_reg[12] is absorbed into DSP L2GEN[9].output_unit/multgen[12].mult_unit/temp.
DSP Report: operator L2GEN[9].output_unit/multgen[12].mult_unit/temp is absorbed into DSP L2GEN[9].output_unit/multgen[12].mult_unit/temp.
DSP Report: Generating DSP L2GEN[9].output_unit/multgen[7].mult_unit/temp, operation Mode is: A*(B:0x3ffa9).
DSP Report: operator L2GEN[9].output_unit/multgen[7].mult_unit/temp is absorbed into DSP L2GEN[9].output_unit/multgen[7].mult_unit/temp.
DSP Report: Generating DSP L2GEN[9].output_unit/multgen[5].mult_unit/temp, operation Mode is: A2*(B:0x3fe32).
DSP Report: register a1_real_reg_reg[5] is absorbed into DSP L2GEN[9].output_unit/multgen[5].mult_unit/temp.
DSP Report: operator L2GEN[9].output_unit/multgen[5].mult_unit/temp is absorbed into DSP L2GEN[9].output_unit/multgen[5].mult_unit/temp.
DSP Report: Generating DSP L2GEN[9].output_unit/multgen[6].mult_unit/temp, operation Mode is: A2*(B:0x3ffdc).
DSP Report: register a1_real_reg_reg[6] is absorbed into DSP L2GEN[9].output_unit/multgen[6].mult_unit/temp.
DSP Report: operator L2GEN[9].output_unit/multgen[6].mult_unit/temp is absorbed into DSP L2GEN[9].output_unit/multgen[6].mult_unit/temp.
DSP Report: Generating DSP L2GEN[9].output_unit/multgen[3].mult_unit/temp, operation Mode is: A2*(B:0x78).
DSP Report: register a1_real_reg_reg[3] is absorbed into DSP L2GEN[9].output_unit/multgen[3].mult_unit/temp.
DSP Report: operator L2GEN[9].output_unit/multgen[3].mult_unit/temp is absorbed into DSP L2GEN[9].output_unit/multgen[3].mult_unit/temp.
DSP Report: Generating DSP L2GEN[9].output_unit/multgen[1].mult_unit/temp, operation Mode is: A*(B:0xb9).
DSP Report: operator L2GEN[9].output_unit/multgen[1].mult_unit/temp is absorbed into DSP L2GEN[9].output_unit/multgen[1].mult_unit/temp.
DSP Report: Generating DSP L2GEN[9].output_unit/multgen[2].mult_unit/temp, operation Mode is: A*(B:0x3fc74).
DSP Report: operator L2GEN[9].output_unit/multgen[2].mult_unit/temp is absorbed into DSP L2GEN[9].output_unit/multgen[2].mult_unit/temp.
DSP Report: Generating DSP L2GEN[9].output_unit/multgen[4].mult_unit/temp, operation Mode is: A*(B:0x3fec7).
DSP Report: operator L2GEN[9].output_unit/multgen[4].mult_unit/temp is absorbed into DSP L2GEN[9].output_unit/multgen[4].mult_unit/temp.
DSP Report: Generating DSP L2GEN[9].output_unit/multgen[16].mult_unit/temp, operation Mode is: A2*(B:0x3ffbd).
DSP Report: register a1_real_reg_reg[16] is absorbed into DSP L2GEN[9].output_unit/multgen[16].mult_unit/temp.
DSP Report: operator L2GEN[9].output_unit/multgen[16].mult_unit/temp is absorbed into DSP L2GEN[9].output_unit/multgen[16].mult_unit/temp.
DSP Report: Generating DSP L2GEN[9].output_unit/multgen[0].mult_unit/temp, operation Mode is: A2*(B:0x3ffe7).
DSP Report: register a1_real_reg_reg[0] is absorbed into DSP L2GEN[9].output_unit/multgen[0].mult_unit/temp.
DSP Report: operator L2GEN[9].output_unit/multgen[0].mult_unit/temp is absorbed into DSP L2GEN[9].output_unit/multgen[0].mult_unit/temp.
DSP Report: Generating DSP L2GEN[8].output_unit/multgen[19].mult_unit/temp, operation Mode is: A*(B:0x3ffe6).
DSP Report: operator L2GEN[8].output_unit/multgen[19].mult_unit/temp is absorbed into DSP L2GEN[8].output_unit/multgen[19].mult_unit/temp.
DSP Report: Generating DSP L2GEN[8].output_unit/multgen[17].mult_unit/temp, operation Mode is: A2*(B:0x105).
DSP Report: register a1_real_reg_reg[17] is absorbed into DSP L2GEN[8].output_unit/multgen[17].mult_unit/temp.
DSP Report: operator L2GEN[8].output_unit/multgen[17].mult_unit/temp is absorbed into DSP L2GEN[8].output_unit/multgen[17].mult_unit/temp.
DSP Report: Generating DSP L2GEN[8].output_unit/multgen[18].mult_unit/temp, operation Mode is: A2*(B:0x3fdf4).
DSP Report: register a1_real_reg_reg[18] is absorbed into DSP L2GEN[8].output_unit/multgen[18].mult_unit/temp.
DSP Report: operator L2GEN[8].output_unit/multgen[18].mult_unit/temp is absorbed into DSP L2GEN[8].output_unit/multgen[18].mult_unit/temp.
DSP Report: Generating DSP L2GEN[8].output_unit/multgen[15].mult_unit/temp, operation Mode is: A2*(B:0x1d).
DSP Report: register a1_real_reg_reg[15] is absorbed into DSP L2GEN[8].output_unit/multgen[15].mult_unit/temp.
DSP Report: operator L2GEN[8].output_unit/multgen[15].mult_unit/temp is absorbed into DSP L2GEN[8].output_unit/multgen[15].mult_unit/temp.
DSP Report: Generating DSP L2GEN[8].output_unit/multgen[13].mult_unit/temp, operation Mode is: A2*(B:0x3fe88).
DSP Report: register a1_real_reg_reg[13] is absorbed into DSP L2GEN[8].output_unit/multgen[13].mult_unit/temp.
DSP Report: operator L2GEN[8].output_unit/multgen[13].mult_unit/temp is absorbed into DSP L2GEN[8].output_unit/multgen[13].mult_unit/temp.
DSP Report: Generating DSP L2GEN[8].output_unit/multgen[14].mult_unit/temp, operation Mode is: A2*(B:0x3fe95).
DSP Report: register a1_real_reg_reg[14] is absorbed into DSP L2GEN[8].output_unit/multgen[14].mult_unit/temp.
DSP Report: operator L2GEN[8].output_unit/multgen[14].mult_unit/temp is absorbed into DSP L2GEN[8].output_unit/multgen[14].mult_unit/temp.
DSP Report: Generating DSP L2GEN[8].output_unit/multgen[11].mult_unit/temp, operation Mode is: A2*(B:0xb2).
DSP Report: register a1_real_reg_reg[11] is absorbed into DSP L2GEN[8].output_unit/multgen[11].mult_unit/temp.
DSP Report: operator L2GEN[8].output_unit/multgen[11].mult_unit/temp is absorbed into DSP L2GEN[8].output_unit/multgen[11].mult_unit/temp.
DSP Report: Generating DSP L2GEN[8].output_unit/multgen[9].mult_unit/temp, operation Mode is: A2*(B:0x3ffd0).
DSP Report: register a1_real_reg_reg[9] is absorbed into DSP L2GEN[8].output_unit/multgen[9].mult_unit/temp.
DSP Report: operator L2GEN[8].output_unit/multgen[9].mult_unit/temp is absorbed into DSP L2GEN[8].output_unit/multgen[9].mult_unit/temp.
DSP Report: Generating DSP L2GEN[8].output_unit/multgen[10].mult_unit/temp, operation Mode is: A2*(B:0x3fe2d).
DSP Report: register a1_real_reg_reg[10] is absorbed into DSP L2GEN[8].output_unit/multgen[10].mult_unit/temp.
DSP Report: operator L2GEN[8].output_unit/multgen[10].mult_unit/temp is absorbed into DSP L2GEN[8].output_unit/multgen[10].mult_unit/temp.
DSP Report: Generating DSP L2GEN[8].output_unit/multgen[12].mult_unit/temp, operation Mode is: A2*(B:0x3fedf).
DSP Report: register a1_real_reg_reg[12] is absorbed into DSP L2GEN[8].output_unit/multgen[12].mult_unit/temp.
DSP Report: operator L2GEN[8].output_unit/multgen[12].mult_unit/temp is absorbed into DSP L2GEN[8].output_unit/multgen[12].mult_unit/temp.
DSP Report: Generating DSP L2GEN[8].output_unit/multgen[7].mult_unit/temp, operation Mode is: A*(B:0x3ff81).
DSP Report: operator L2GEN[8].output_unit/multgen[7].mult_unit/temp is absorbed into DSP L2GEN[8].output_unit/multgen[7].mult_unit/temp.
DSP Report: Generating DSP L2GEN[8].output_unit/multgen[5].mult_unit/temp, operation Mode is: A2*(B:0x3ff14).
DSP Report: register a1_real_reg_reg[5] is absorbed into DSP L2GEN[8].output_unit/multgen[5].mult_unit/temp.
DSP Report: operator L2GEN[8].output_unit/multgen[5].mult_unit/temp is absorbed into DSP L2GEN[8].output_unit/multgen[5].mult_unit/temp.
DSP Report: Generating DSP L2GEN[8].output_unit/multgen[6].mult_unit/temp, operation Mode is: A2*(B:0x1f).
DSP Report: register a1_real_reg_reg[6] is absorbed into DSP L2GEN[8].output_unit/multgen[6].mult_unit/temp.
DSP Report: operator L2GEN[8].output_unit/multgen[6].mult_unit/temp is absorbed into DSP L2GEN[8].output_unit/multgen[6].mult_unit/temp.
DSP Report: Generating DSP L2GEN[8].output_unit/multgen[3].mult_unit/temp, operation Mode is: A2*(B:0x3ffb1).
DSP Report: register a1_real_reg_reg[3] is absorbed into DSP L2GEN[8].output_unit/multgen[3].mult_unit/temp.
DSP Report: operator L2GEN[8].output_unit/multgen[3].mult_unit/temp is absorbed into DSP L2GEN[8].output_unit/multgen[3].mult_unit/temp.
DSP Report: Generating DSP L2GEN[8].output_unit/multgen[1].mult_unit/temp, operation Mode is: A*(B:0x28).
DSP Report: operator L2GEN[8].output_unit/multgen[1].mult_unit/temp is absorbed into DSP L2GEN[8].output_unit/multgen[1].mult_unit/temp.
DSP Report: Generating DSP L2GEN[8].output_unit/multgen[2].mult_unit/temp, operation Mode is: A*(B:0x3fec2).
DSP Report: operator L2GEN[8].output_unit/multgen[2].mult_unit/temp is absorbed into DSP L2GEN[8].output_unit/multgen[2].mult_unit/temp.
DSP Report: Generating DSP L2GEN[8].output_unit/multgen[4].mult_unit/temp, operation Mode is: A*(B:0xa5).
DSP Report: operator L2GEN[8].output_unit/multgen[4].mult_unit/temp is absorbed into DSP L2GEN[8].output_unit/multgen[4].mult_unit/temp.
DSP Report: Generating DSP L2GEN[8].output_unit/multgen[8].mult_unit/temp, operation Mode is: A2*(B:0x3ffd5).
DSP Report: register a1_real_reg_reg[8] is absorbed into DSP L2GEN[8].output_unit/multgen[8].mult_unit/temp.
DSP Report: operator L2GEN[8].output_unit/multgen[8].mult_unit/temp is absorbed into DSP L2GEN[8].output_unit/multgen[8].mult_unit/temp.
DSP Report: Generating DSP L2GEN[8].output_unit/multgen[0].mult_unit/temp, operation Mode is: A2*(B:0x5a).
DSP Report: register a1_real_reg_reg[0] is absorbed into DSP L2GEN[8].output_unit/multgen[0].mult_unit/temp.
DSP Report: operator L2GEN[8].output_unit/multgen[0].mult_unit/temp is absorbed into DSP L2GEN[8].output_unit/multgen[0].mult_unit/temp.
DSP Report: Generating DSP L2GEN[7].output_unit/multgen[19].mult_unit/temp, operation Mode is: A*(B:0x46).
DSP Report: operator L2GEN[7].output_unit/multgen[19].mult_unit/temp is absorbed into DSP L2GEN[7].output_unit/multgen[19].mult_unit/temp.
DSP Report: Generating DSP L2GEN[7].output_unit/multgen[17].mult_unit/temp, operation Mode is: A2*(B:0x28).
DSP Report: register a1_real_reg_reg[17] is absorbed into DSP L2GEN[7].output_unit/multgen[17].mult_unit/temp.
DSP Report: operator L2GEN[7].output_unit/multgen[17].mult_unit/temp is absorbed into DSP L2GEN[7].output_unit/multgen[17].mult_unit/temp.
DSP Report: Generating DSP L2GEN[7].output_unit/multgen[18].mult_unit/temp, operation Mode is: A2*(B:0x4d).
DSP Report: register a1_real_reg_reg[18] is absorbed into DSP L2GEN[7].output_unit/multgen[18].mult_unit/temp.
DSP Report: operator L2GEN[7].output_unit/multgen[18].mult_unit/temp is absorbed into DSP L2GEN[7].output_unit/multgen[18].mult_unit/temp.
DSP Report: Generating DSP L2GEN[7].output_unit/multgen[15].mult_unit/temp, operation Mode is: A2*(B:0x23).
DSP Report: register a1_real_reg_reg[15] is absorbed into DSP L2GEN[7].output_unit/multgen[15].mult_unit/temp.
DSP Report: operator L2GEN[7].output_unit/multgen[15].mult_unit/temp is absorbed into DSP L2GEN[7].output_unit/multgen[15].mult_unit/temp.
DSP Report: Generating DSP L2GEN[7].output_unit/multgen[13].mult_unit/temp, operation Mode is: A2*(B:0x3fe6d).
DSP Report: register a1_real_reg_reg[13] is absorbed into DSP L2GEN[7].output_unit/multgen[13].mult_unit/temp.
DSP Report: operator L2GEN[7].output_unit/multgen[13].mult_unit/temp is absorbed into DSP L2GEN[7].output_unit/multgen[13].mult_unit/temp.
DSP Report: Generating DSP L2GEN[7].output_unit/multgen[11].mult_unit/temp, operation Mode is: A2*(B:0x3ff0e).
DSP Report: register a1_real_reg_reg[11] is absorbed into DSP L2GEN[7].output_unit/multgen[11].mult_unit/temp.
DSP Report: operator L2GEN[7].output_unit/multgen[11].mult_unit/temp is absorbed into DSP L2GEN[7].output_unit/multgen[11].mult_unit/temp.
DSP Report: Generating DSP L2GEN[7].output_unit/multgen[9].mult_unit/temp, operation Mode is: A2*(B:0xa3).
DSP Report: register a1_real_reg_reg[9] is absorbed into DSP L2GEN[7].output_unit/multgen[9].mult_unit/temp.
DSP Report: operator L2GEN[7].output_unit/multgen[9].mult_unit/temp is absorbed into DSP L2GEN[7].output_unit/multgen[9].mult_unit/temp.
DSP Report: Generating DSP L2GEN[7].output_unit/multgen[10].mult_unit/temp, operation Mode is: A2*(B:0x3ff0b).
DSP Report: register a1_real_reg_reg[10] is absorbed into DSP L2GEN[7].output_unit/multgen[10].mult_unit/temp.
DSP Report: operator L2GEN[7].output_unit/multgen[10].mult_unit/temp is absorbed into DSP L2GEN[7].output_unit/multgen[10].mult_unit/temp.
DSP Report: Generating DSP L2GEN[7].output_unit/multgen[12].mult_unit/temp, operation Mode is: A2*(B:0x12a).
DSP Report: register a1_real_reg_reg[12] is absorbed into DSP L2GEN[7].output_unit/multgen[12].mult_unit/temp.
DSP Report: operator L2GEN[7].output_unit/multgen[12].mult_unit/temp is absorbed into DSP L2GEN[7].output_unit/multgen[12].mult_unit/temp.
DSP Report: Generating DSP L2GEN[7].output_unit/multgen[7].mult_unit/temp, operation Mode is: A*(B:0x3fdf2).
DSP Report: operator L2GEN[7].output_unit/multgen[7].mult_unit/temp is absorbed into DSP L2GEN[7].output_unit/multgen[7].mult_unit/temp.
DSP Report: Generating DSP L2GEN[7].output_unit/multgen[5].mult_unit/temp, operation Mode is: A2*(B:0x98).
DSP Report: register a1_real_reg_reg[5] is absorbed into DSP L2GEN[7].output_unit/multgen[5].mult_unit/temp.
DSP Report: operator L2GEN[7].output_unit/multgen[5].mult_unit/temp is absorbed into DSP L2GEN[7].output_unit/multgen[5].mult_unit/temp.
DSP Report: Generating DSP L2GEN[7].output_unit/multgen[6].mult_unit/temp, operation Mode is: A2*(B:0x3fe77).
DSP Report: register a1_real_reg_reg[6] is absorbed into DSP L2GEN[7].output_unit/multgen[6].mult_unit/temp.
DSP Report: operator L2GEN[7].output_unit/multgen[6].mult_unit/temp is absorbed into DSP L2GEN[7].output_unit/multgen[6].mult_unit/temp.
DSP Report: Generating DSP L2GEN[7].output_unit/multgen[3].mult_unit/temp, operation Mode is: A2*(B:0x3feec).
DSP Report: register a1_real_reg_reg[3] is absorbed into DSP L2GEN[7].output_unit/multgen[3].mult_unit/temp.
DSP Report: operator L2GEN[7].output_unit/multgen[3].mult_unit/temp is absorbed into DSP L2GEN[7].output_unit/multgen[3].mult_unit/temp.
DSP Report: Generating DSP L2GEN[7].output_unit/multgen[1].mult_unit/temp, operation Mode is: A*(B:0xa9).
DSP Report: operator L2GEN[7].output_unit/multgen[1].mult_unit/temp is absorbed into DSP L2GEN[7].output_unit/multgen[1].mult_unit/temp.
DSP Report: Generating DSP L2GEN[7].output_unit/multgen[2].mult_unit/temp, operation Mode is: A*(B:0xd3).
DSP Report: operator L2GEN[7].output_unit/multgen[2].mult_unit/temp is absorbed into DSP L2GEN[7].output_unit/multgen[2].mult_unit/temp.
DSP Report: Generating DSP L2GEN[7].output_unit/multgen[4].mult_unit/temp, operation Mode is: A*(B:0x3ffe3).
DSP Report: operator L2GEN[7].output_unit/multgen[4].mult_unit/temp is absorbed into DSP L2GEN[7].output_unit/multgen[4].mult_unit/temp.
DSP Report: Generating DSP L2GEN[7].output_unit/multgen[8].mult_unit/temp, operation Mode is: A2*(B:0x34).
DSP Report: register a1_real_reg_reg[8] is absorbed into DSP L2GEN[7].output_unit/multgen[8].mult_unit/temp.
DSP Report: operator L2GEN[7].output_unit/multgen[8].mult_unit/temp is absorbed into DSP L2GEN[7].output_unit/multgen[8].mult_unit/temp.
DSP Report: Generating DSP L2GEN[7].output_unit/multgen[16].mult_unit/temp, operation Mode is: A2*(B:0x3ff96).
DSP Report: register a1_real_reg_reg[16] is absorbed into DSP L2GEN[7].output_unit/multgen[16].mult_unit/temp.
DSP Report: operator L2GEN[7].output_unit/multgen[16].mult_unit/temp is absorbed into DSP L2GEN[7].output_unit/multgen[16].mult_unit/temp.
DSP Report: Generating DSP L2GEN[7].output_unit/multgen[0].mult_unit/temp, operation Mode is: A2*(B:0x3ffae).
DSP Report: register a1_real_reg_reg[0] is absorbed into DSP L2GEN[7].output_unit/multgen[0].mult_unit/temp.
DSP Report: operator L2GEN[7].output_unit/multgen[0].mult_unit/temp is absorbed into DSP L2GEN[7].output_unit/multgen[0].mult_unit/temp.
DSP Report: Generating DSP L2GEN[6].output_unit/multgen[19].mult_unit/temp, operation Mode is: A*(B:0x3ff45).
DSP Report: operator L2GEN[6].output_unit/multgen[19].mult_unit/temp is absorbed into DSP L2GEN[6].output_unit/multgen[19].mult_unit/temp.
DSP Report: Generating DSP L2GEN[6].output_unit/multgen[17].mult_unit/temp, operation Mode is: A2*(B:0x99).
DSP Report: register a1_real_reg_reg[17] is absorbed into DSP L2GEN[6].output_unit/multgen[17].mult_unit/temp.
DSP Report: operator L2GEN[6].output_unit/multgen[17].mult_unit/temp is absorbed into DSP L2GEN[6].output_unit/multgen[17].mult_unit/temp.
DSP Report: Generating DSP L2GEN[6].output_unit/multgen[18].mult_unit/temp, operation Mode is: A2*(B:0x51).
DSP Report: register a1_real_reg_reg[18] is absorbed into DSP L2GEN[6].output_unit/multgen[18].mult_unit/temp.
DSP Report: operator L2GEN[6].output_unit/multgen[18].mult_unit/temp is absorbed into DSP L2GEN[6].output_unit/multgen[18].mult_unit/temp.
DSP Report: Generating DSP L2GEN[6].output_unit/multgen[15].mult_unit/temp, operation Mode is: A2*(B:0x3fe9b).
DSP Report: register a1_real_reg_reg[15] is absorbed into DSP L2GEN[6].output_unit/multgen[15].mult_unit/temp.
DSP Report: operator L2GEN[6].output_unit/multgen[15].mult_unit/temp is absorbed into DSP L2GEN[6].output_unit/multgen[15].mult_unit/temp.
DSP Report: Generating DSP L2GEN[6].output_unit/multgen[13].mult_unit/temp, operation Mode is: A2*(B:0x3fef0).
DSP Report: register a1_real_reg_reg[13] is absorbed into DSP L2GEN[6].output_unit/multgen[13].mult_unit/temp.
DSP Report: operator L2GEN[6].output_unit/multgen[13].mult_unit/temp is absorbed into DSP L2GEN[6].output_unit/multgen[13].mult_unit/temp.
DSP Report: Generating DSP L2GEN[6].output_unit/multgen[14].mult_unit/temp, operation Mode is: A2*(B:0xdc).
DSP Report: register a1_real_reg_reg[14] is absorbed into DSP L2GEN[6].output_unit/multgen[14].mult_unit/temp.
DSP Report: operator L2GEN[6].output_unit/multgen[14].mult_unit/temp is absorbed into DSP L2GEN[6].output_unit/multgen[14].mult_unit/temp.
DSP Report: Generating DSP L2GEN[6].output_unit/multgen[9].mult_unit/temp, operation Mode is: A2*(B:0x3fda0).
DSP Report: register a1_real_reg_reg[9] is absorbed into DSP L2GEN[6].output_unit/multgen[9].mult_unit/temp.
DSP Report: operator L2GEN[6].output_unit/multgen[9].mult_unit/temp is absorbed into DSP L2GEN[6].output_unit/multgen[9].mult_unit/temp.
DSP Report: Generating DSP L2GEN[6].output_unit/multgen[10].mult_unit/temp, operation Mode is: A2*(B:0x3ff94).
DSP Report: register a1_real_reg_reg[10] is absorbed into DSP L2GEN[6].output_unit/multgen[10].mult_unit/temp.
DSP Report: operator L2GEN[6].output_unit/multgen[10].mult_unit/temp is absorbed into DSP L2GEN[6].output_unit/multgen[10].mult_unit/temp.
DSP Report: Generating DSP L2GEN[6].output_unit/multgen[12].mult_unit/temp, operation Mode is: A2*(B:0x3ff5a).
DSP Report: register a1_real_reg_reg[12] is absorbed into DSP L2GEN[6].output_unit/multgen[12].mult_unit/temp.
DSP Report: operator L2GEN[6].output_unit/multgen[12].mult_unit/temp is absorbed into DSP L2GEN[6].output_unit/multgen[12].mult_unit/temp.
DSP Report: Generating DSP L2GEN[6].output_unit/multgen[7].mult_unit/temp, operation Mode is: A*(B:0x3fe9e).
DSP Report: operator L2GEN[6].output_unit/multgen[7].mult_unit/temp is absorbed into DSP L2GEN[6].output_unit/multgen[7].mult_unit/temp.
DSP Report: Generating DSP L2GEN[6].output_unit/multgen[5].mult_unit/temp, operation Mode is: A2*(B:0x3fe59).
DSP Report: register a1_real_reg_reg[5] is absorbed into DSP L2GEN[6].output_unit/multgen[5].mult_unit/temp.
DSP Report: operator L2GEN[6].output_unit/multgen[5].mult_unit/temp is absorbed into DSP L2GEN[6].output_unit/multgen[5].mult_unit/temp.
DSP Report: Generating DSP L2GEN[6].output_unit/multgen[6].mult_unit/temp, operation Mode is: A2*(B:0x3fefe).
DSP Report: register a1_real_reg_reg[6] is absorbed into DSP L2GEN[6].output_unit/multgen[6].mult_unit/temp.
DSP Report: operator L2GEN[6].output_unit/multgen[6].mult_unit/temp is absorbed into DSP L2GEN[6].output_unit/multgen[6].mult_unit/temp.
DSP Report: Generating DSP L2GEN[6].output_unit/multgen[3].mult_unit/temp, operation Mode is: A2*(B:0x3ffda).
DSP Report: register a1_real_reg_reg[3] is absorbed into DSP L2GEN[6].output_unit/multgen[3].mult_unit/temp.
DSP Report: operator L2GEN[6].output_unit/multgen[3].mult_unit/temp is absorbed into DSP L2GEN[6].output_unit/multgen[3].mult_unit/temp.
DSP Report: Generating DSP L2GEN[6].output_unit/multgen[1].mult_unit/temp, operation Mode is: A*(B:0x92).
DSP Report: operator L2GEN[6].output_unit/multgen[1].mult_unit/temp is absorbed into DSP L2GEN[6].output_unit/multgen[1].mult_unit/temp.
DSP Report: Generating DSP L2GEN[6].output_unit/multgen[2].mult_unit/temp, operation Mode is: A*(B:0x3fde1).
DSP Report: operator L2GEN[6].output_unit/multgen[2].mult_unit/temp is absorbed into DSP L2GEN[6].output_unit/multgen[2].mult_unit/temp.
DSP Report: Generating DSP L2GEN[6].output_unit/multgen[4].mult_unit/temp, operation Mode is: A*(B:0x9a).
DSP Report: operator L2GEN[6].output_unit/multgen[4].mult_unit/temp is absorbed into DSP L2GEN[6].output_unit/multgen[4].mult_unit/temp.
DSP Report: Generating DSP L2GEN[6].output_unit/multgen[16].mult_unit/temp, operation Mode is: A2*(B:0x3ffb4).
DSP Report: register a1_real_reg_reg[16] is absorbed into DSP L2GEN[6].output_unit/multgen[16].mult_unit/temp.
DSP Report: operator L2GEN[6].output_unit/multgen[16].mult_unit/temp is absorbed into DSP L2GEN[6].output_unit/multgen[16].mult_unit/temp.
DSP Report: Generating DSP L2GEN[6].output_unit/multgen[0].mult_unit/temp, operation Mode is: A2*(B:0x42).
DSP Report: register a1_real_reg_reg[0] is absorbed into DSP L2GEN[6].output_unit/multgen[0].mult_unit/temp.
DSP Report: operator L2GEN[6].output_unit/multgen[0].mult_unit/temp is absorbed into DSP L2GEN[6].output_unit/multgen[0].mult_unit/temp.
DSP Report: Generating DSP L2GEN[5].output_unit/multgen[19].mult_unit/temp, operation Mode is: A*(B:0x3fe79).
DSP Report: operator L2GEN[5].output_unit/multgen[19].mult_unit/temp is absorbed into DSP L2GEN[5].output_unit/multgen[19].mult_unit/temp.
DSP Report: Generating DSP L2GEN[5].output_unit/multgen[17].mult_unit/temp, operation Mode is: A2*(B:0x3fedf).
DSP Report: register a1_real_reg_reg[17] is absorbed into DSP L2GEN[5].output_unit/multgen[17].mult_unit/temp.
DSP Report: operator L2GEN[5].output_unit/multgen[17].mult_unit/temp is absorbed into DSP L2GEN[5].output_unit/multgen[17].mult_unit/temp.
DSP Report: Generating DSP L2GEN[5].output_unit/multgen[18].mult_unit/temp, operation Mode is: A2*(B:0x3ff19).
DSP Report: register a1_real_reg_reg[18] is absorbed into DSP L2GEN[5].output_unit/multgen[18].mult_unit/temp.
DSP Report: operator L2GEN[5].output_unit/multgen[18].mult_unit/temp is absorbed into DSP L2GEN[5].output_unit/multgen[18].mult_unit/temp.
DSP Report: Generating DSP L2GEN[5].output_unit/multgen[15].mult_unit/temp, operation Mode is: A2*(B:0xf6).
DSP Report: register a1_real_reg_reg[15] is absorbed into DSP L2GEN[5].output_unit/multgen[15].mult_unit/temp.
DSP Report: operator L2GEN[5].output_unit/multgen[15].mult_unit/temp is absorbed into DSP L2GEN[5].output_unit/multgen[15].mult_unit/temp.
DSP Report: Generating DSP L2GEN[5].output_unit/multgen[13].mult_unit/temp, operation Mode is: A2*(B:0x3ffe5).
DSP Report: register a1_real_reg_reg[13] is absorbed into DSP L2GEN[5].output_unit/multgen[13].mult_unit/temp.
DSP Report: operator L2GEN[5].output_unit/multgen[13].mult_unit/temp is absorbed into DSP L2GEN[5].output_unit/multgen[13].mult_unit/temp.
DSP Report: Generating DSP L2GEN[5].output_unit/multgen[14].mult_unit/temp, operation Mode is: A2*(B:0x7e).
DSP Report: register a1_real_reg_reg[14] is absorbed into DSP L2GEN[5].output_unit/multgen[14].mult_unit/temp.
DSP Report: operator L2GEN[5].output_unit/multgen[14].mult_unit/temp is absorbed into DSP L2GEN[5].output_unit/multgen[14].mult_unit/temp.
DSP Report: Generating DSP L2GEN[5].output_unit/multgen[11].mult_unit/temp, operation Mode is: A2*(B:0x3fea7).
DSP Report: register a1_real_reg_reg[11] is absorbed into DSP L2GEN[5].output_unit/multgen[11].mult_unit/temp.
DSP Report: operator L2GEN[5].output_unit/multgen[11].mult_unit/temp is absorbed into DSP L2GEN[5].output_unit/multgen[11].mult_unit/temp.
DSP Report: Generating DSP L2GEN[5].output_unit/multgen[9].mult_unit/temp, operation Mode is: A2*(B:0x1a).
DSP Report: register a1_real_reg_reg[9] is absorbed into DSP L2GEN[5].output_unit/multgen[9].mult_unit/temp.
DSP Report: operator L2GEN[5].output_unit/multgen[9].mult_unit/temp is absorbed into DSP L2GEN[5].output_unit/multgen[9].mult_unit/temp.
DSP Report: Generating DSP L2GEN[5].output_unit/multgen[10].mult_unit/temp, operation Mode is: A2*(B:0x6d).
DSP Report: register a1_real_reg_reg[10] is absorbed into DSP L2GEN[5].output_unit/multgen[10].mult_unit/temp.
DSP Report: operator L2GEN[5].output_unit/multgen[10].mult_unit/temp is absorbed into DSP L2GEN[5].output_unit/multgen[10].mult_unit/temp.
DSP Report: Generating DSP L2GEN[5].output_unit/multgen[12].mult_unit/temp, operation Mode is: A2*(B:0x3ffcb).
DSP Report: register a1_real_reg_reg[12] is absorbed into DSP L2GEN[5].output_unit/multgen[12].mult_unit/temp.
DSP Report: operator L2GEN[5].output_unit/multgen[12].mult_unit/temp is absorbed into DSP L2GEN[5].output_unit/multgen[12].mult_unit/temp.
DSP Report: Generating DSP L2GEN[5].output_unit/multgen[7].mult_unit/temp, operation Mode is: A*(B:0x145).
DSP Report: operator L2GEN[5].output_unit/multgen[7].mult_unit/temp is absorbed into DSP L2GEN[5].output_unit/multgen[7].mult_unit/temp.
DSP Report: Generating DSP L2GEN[5].output_unit/multgen[5].mult_unit/temp, operation Mode is: A2*(B:0x60).
DSP Report: register a1_real_reg_reg[5] is absorbed into DSP L2GEN[5].output_unit/multgen[5].mult_unit/temp.
DSP Report: operator L2GEN[5].output_unit/multgen[5].mult_unit/temp is absorbed into DSP L2GEN[5].output_unit/multgen[5].mult_unit/temp.
DSP Report: Generating DSP L2GEN[5].output_unit/multgen[6].mult_unit/temp, operation Mode is: A2*(B:0xc0).
DSP Report: register a1_real_reg_reg[6] is absorbed into DSP L2GEN[5].output_unit/multgen[6].mult_unit/temp.
DSP Report: operator L2GEN[5].output_unit/multgen[6].mult_unit/temp is absorbed into DSP L2GEN[5].output_unit/multgen[6].mult_unit/temp.
DSP Report: Generating DSP L2GEN[5].output_unit/multgen[3].mult_unit/temp, operation Mode is: A2*(B:0x3ffc4).
DSP Report: register a1_real_reg_reg[3] is absorbed into DSP L2GEN[5].output_unit/multgen[3].mult_unit/temp.
DSP Report: operator L2GEN[5].output_unit/multgen[3].mult_unit/temp is absorbed into DSP L2GEN[5].output_unit/multgen[3].mult_unit/temp.
DSP Report: Generating DSP L2GEN[5].output_unit/multgen[1].mult_unit/temp, operation Mode is: A*(B:0x3feac).
DSP Report: operator L2GEN[5].output_unit/multgen[1].mult_unit/temp is absorbed into DSP L2GEN[5].output_unit/multgen[1].mult_unit/temp.
DSP Report: Generating DSP L2GEN[5].output_unit/multgen[2].mult_unit/temp, operation Mode is: A*(B:0x3fed6).
DSP Report: operator L2GEN[5].output_unit/multgen[2].mult_unit/temp is absorbed into DSP L2GEN[5].output_unit/multgen[2].mult_unit/temp.
DSP Report: Generating DSP L2GEN[5].output_unit/multgen[4].mult_unit/temp, operation Mode is: A*(B:0x3ffaa).
DSP Report: operator L2GEN[5].output_unit/multgen[4].mult_unit/temp is absorbed into DSP L2GEN[5].output_unit/multgen[4].mult_unit/temp.
DSP Report: Generating DSP L2GEN[5].output_unit/multgen[8].mult_unit/temp, operation Mode is: A2*(B:0x3ffe3).
DSP Report: register a1_real_reg_reg[8] is absorbed into DSP L2GEN[5].output_unit/multgen[8].mult_unit/temp.
DSP Report: operator L2GEN[5].output_unit/multgen[8].mult_unit/temp is absorbed into DSP L2GEN[5].output_unit/multgen[8].mult_unit/temp.
DSP Report: Generating DSP L2GEN[5].output_unit/multgen[16].mult_unit/temp, operation Mode is: A2*(B:0x3ffd3).
DSP Report: register a1_real_reg_reg[16] is absorbed into DSP L2GEN[5].output_unit/multgen[16].mult_unit/temp.
DSP Report: operator L2GEN[5].output_unit/multgen[16].mult_unit/temp is absorbed into DSP L2GEN[5].output_unit/multgen[16].mult_unit/temp.
DSP Report: Generating DSP L2GEN[5].output_unit/multgen[0].mult_unit/temp, operation Mode is: A2*(B:0x3ffe4).
DSP Report: register a1_real_reg_reg[0] is absorbed into DSP L2GEN[5].output_unit/multgen[0].mult_unit/temp.
DSP Report: operator L2GEN[5].output_unit/multgen[0].mult_unit/temp is absorbed into DSP L2GEN[5].output_unit/multgen[0].mult_unit/temp.
DSP Report: Generating DSP L2GEN[4].output_unit/multgen[19].mult_unit/temp, operation Mode is: A*(B:0x11).
DSP Report: operator L2GEN[4].output_unit/multgen[19].mult_unit/temp is absorbed into DSP L2GEN[4].output_unit/multgen[19].mult_unit/temp.
DSP Report: Generating DSP L2GEN[4].output_unit/multgen[17].mult_unit/temp, operation Mode is: A2*(B:0x3ffef).
DSP Report: register a1_real_reg_reg[17] is absorbed into DSP L2GEN[4].output_unit/multgen[17].mult_unit/temp.
DSP Report: operator L2GEN[4].output_unit/multgen[17].mult_unit/temp is absorbed into DSP L2GEN[4].output_unit/multgen[17].mult_unit/temp.
DSP Report: Generating DSP L2GEN[4].output_unit/multgen[18].mult_unit/temp, operation Mode is: A2*(B:0x7f).
DSP Report: register a1_real_reg_reg[18] is absorbed into DSP L2GEN[4].output_unit/multgen[18].mult_unit/temp.
DSP Report: operator L2GEN[4].output_unit/multgen[18].mult_unit/temp is absorbed into DSP L2GEN[4].output_unit/multgen[18].mult_unit/temp.
DSP Report: Generating DSP L2GEN[4].output_unit/multgen[15].mult_unit/temp, operation Mode is: A2*(B:0xba).
DSP Report: register a1_real_reg_reg[15] is absorbed into DSP L2GEN[4].output_unit/multgen[15].mult_unit/temp.
DSP Report: operator L2GEN[4].output_unit/multgen[15].mult_unit/temp is absorbed into DSP L2GEN[4].output_unit/multgen[15].mult_unit/temp.
DSP Report: Generating DSP L2GEN[4].output_unit/multgen[13].mult_unit/temp, operation Mode is: A2*(B:0x255).
DSP Report: register a1_real_reg_reg[13] is absorbed into DSP L2GEN[4].output_unit/multgen[13].mult_unit/temp.
DSP Report: operator L2GEN[4].output_unit/multgen[13].mult_unit/temp is absorbed into DSP L2GEN[4].output_unit/multgen[13].mult_unit/temp.
DSP Report: Generating DSP L2GEN[4].output_unit/multgen[14].mult_unit/temp, operation Mode is: A2*(B:0x3fe87).
DSP Report: register a1_real_reg_reg[14] is absorbed into DSP L2GEN[4].output_unit/multgen[14].mult_unit/temp.
DSP Report: operator L2GEN[4].output_unit/multgen[14].mult_unit/temp is absorbed into DSP L2GEN[4].output_unit/multgen[14].mult_unit/temp.
DSP Report: Generating DSP L2GEN[4].output_unit/multgen[11].mult_unit/temp, operation Mode is: A2*(B:0x3fe7e).
DSP Report: register a1_real_reg_reg[11] is absorbed into DSP L2GEN[4].output_unit/multgen[11].mult_unit/temp.
DSP Report: operator L2GEN[4].output_unit/multgen[11].mult_unit/temp is absorbed into DSP L2GEN[4].output_unit/multgen[11].mult_unit/temp.
DSP Report: Generating DSP L2GEN[4].output_unit/multgen[9].mult_unit/temp, operation Mode is: A2*(B:0x3ff8a).
DSP Report: register a1_real_reg_reg[9] is absorbed into DSP L2GEN[4].output_unit/multgen[9].mult_unit/temp.
DSP Report: operator L2GEN[4].output_unit/multgen[9].mult_unit/temp is absorbed into DSP L2GEN[4].output_unit/multgen[9].mult_unit/temp.
DSP Report: Generating DSP L2GEN[4].output_unit/multgen[10].mult_unit/temp, operation Mode is: A2*(B:0x3ff66).
DSP Report: register a1_real_reg_reg[10] is absorbed into DSP L2GEN[4].output_unit/multgen[10].mult_unit/temp.
DSP Report: operator L2GEN[4].output_unit/multgen[10].mult_unit/temp is absorbed into DSP L2GEN[4].output_unit/multgen[10].mult_unit/temp.
DSP Report: Generating DSP L2GEN[4].output_unit/multgen[12].mult_unit/temp, operation Mode is: A2*(B:0x3fe75).
DSP Report: register a1_real_reg_reg[12] is absorbed into DSP L2GEN[4].output_unit/multgen[12].mult_unit/temp.
DSP Report: operator L2GEN[4].output_unit/multgen[12].mult_unit/temp is absorbed into DSP L2GEN[4].output_unit/multgen[12].mult_unit/temp.
DSP Report: Generating DSP L2GEN[4].output_unit/multgen[7].mult_unit/temp, operation Mode is: A*(B:0x3fee6).
DSP Report: operator L2GEN[4].output_unit/multgen[7].mult_unit/temp is absorbed into DSP L2GEN[4].output_unit/multgen[7].mult_unit/temp.
DSP Report: Generating DSP L2GEN[4].output_unit/multgen[5].mult_unit/temp, operation Mode is: A2*(B:0x3fd91).
DSP Report: register a1_real_reg_reg[5] is absorbed into DSP L2GEN[4].output_unit/multgen[5].mult_unit/temp.
DSP Report: operator L2GEN[4].output_unit/multgen[5].mult_unit/temp is absorbed into DSP L2GEN[4].output_unit/multgen[5].mult_unit/temp.
DSP Report: Generating DSP L2GEN[4].output_unit/multgen[6].mult_unit/temp, operation Mode is: A2*(B:0x3fed5).
DSP Report: register a1_real_reg_reg[6] is absorbed into DSP L2GEN[4].output_unit/multgen[6].mult_unit/temp.
DSP Report: operator L2GEN[4].output_unit/multgen[6].mult_unit/temp is absorbed into DSP L2GEN[4].output_unit/multgen[6].mult_unit/temp.
DSP Report: Generating DSP L2GEN[4].output_unit/multgen[3].mult_unit/temp, operation Mode is: A2*(B:0x3ffa6).
DSP Report: register a1_real_reg_reg[3] is absorbed into DSP L2GEN[4].output_unit/multgen[3].mult_unit/temp.
DSP Report: operator L2GEN[4].output_unit/multgen[3].mult_unit/temp is absorbed into DSP L2GEN[4].output_unit/multgen[3].mult_unit/temp.
DSP Report: Generating DSP L2GEN[4].output_unit/multgen[1].mult_unit/temp, operation Mode is: A*(B:0x3ff09).
DSP Report: operator L2GEN[4].output_unit/multgen[1].mult_unit/temp is absorbed into DSP L2GEN[4].output_unit/multgen[1].mult_unit/temp.
DSP Report: Generating DSP L2GEN[4].output_unit/multgen[2].mult_unit/temp, operation Mode is: A*(B:0x3fd40).
DSP Report: operator L2GEN[4].output_unit/multgen[2].mult_unit/temp is absorbed into DSP L2GEN[4].output_unit/multgen[2].mult_unit/temp.
DSP Report: Generating DSP L2GEN[4].output_unit/multgen[8].mult_unit/temp, operation Mode is: A2*(B:0x17).
DSP Report: register a1_real_reg_reg[8] is absorbed into DSP L2GEN[4].output_unit/multgen[8].mult_unit/temp.
DSP Report: operator L2GEN[4].output_unit/multgen[8].mult_unit/temp is absorbed into DSP L2GEN[4].output_unit/multgen[8].mult_unit/temp.
DSP Report: Generating DSP L2GEN[4].output_unit/multgen[0].mult_unit/temp, operation Mode is: A2*(B:0x49).
DSP Report: register a1_real_reg_reg[0] is absorbed into DSP L2GEN[4].output_unit/multgen[0].mult_unit/temp.
DSP Report: operator L2GEN[4].output_unit/multgen[0].mult_unit/temp is absorbed into DSP L2GEN[4].output_unit/multgen[0].mult_unit/temp.
DSP Report: Generating DSP L2GEN[3].output_unit/multgen[19].mult_unit/temp, operation Mode is: A*(B:0xc9).
DSP Report: operator L2GEN[3].output_unit/multgen[19].mult_unit/temp is absorbed into DSP L2GEN[3].output_unit/multgen[19].mult_unit/temp.
DSP Report: Generating DSP L2GEN[3].output_unit/multgen[17].mult_unit/temp, operation Mode is: A2*(B:0x3fea8).
DSP Report: register a1_real_reg_reg[17] is absorbed into DSP L2GEN[3].output_unit/multgen[17].mult_unit/temp.
DSP Report: operator L2GEN[3].output_unit/multgen[17].mult_unit/temp is absorbed into DSP L2GEN[3].output_unit/multgen[17].mult_unit/temp.
DSP Report: Generating DSP L2GEN[3].output_unit/multgen[18].mult_unit/temp, operation Mode is: A2*(B:0x3feee).
DSP Report: register a1_real_reg_reg[18] is absorbed into DSP L2GEN[3].output_unit/multgen[18].mult_unit/temp.
DSP Report: operator L2GEN[3].output_unit/multgen[18].mult_unit/temp is absorbed into DSP L2GEN[3].output_unit/multgen[18].mult_unit/temp.
DSP Report: Generating DSP L2GEN[3].output_unit/multgen[15].mult_unit/temp, operation Mode is: A2*(B:0x3fee5).
DSP Report: register a1_real_reg_reg[15] is absorbed into DSP L2GEN[3].output_unit/multgen[15].mult_unit/temp.
DSP Report: operator L2GEN[3].output_unit/multgen[15].mult_unit/temp is absorbed into DSP L2GEN[3].output_unit/multgen[15].mult_unit/temp.
DSP Report: Generating DSP L2GEN[3].output_unit/multgen[14].mult_unit/temp, operation Mode is: A2*(B:0x3ffec).
DSP Report: register a1_real_reg_reg[14] is absorbed into DSP L2GEN[3].output_unit/multgen[14].mult_unit/temp.
DSP Report: operator L2GEN[3].output_unit/multgen[14].mult_unit/temp is absorbed into DSP L2GEN[3].output_unit/multgen[14].mult_unit/temp.
DSP Report: Generating DSP L2GEN[3].output_unit/multgen[11].mult_unit/temp, operation Mode is: A2*(B:0x3ffab).
DSP Report: register a1_real_reg_reg[11] is absorbed into DSP L2GEN[3].output_unit/multgen[11].mult_unit/temp.
DSP Report: operator L2GEN[3].output_unit/multgen[11].mult_unit/temp is absorbed into DSP L2GEN[3].output_unit/multgen[11].mult_unit/temp.
DSP Report: Generating DSP L2GEN[3].output_unit/multgen[9].mult_unit/temp, operation Mode is: A2*(B:0xa9).
DSP Report: register a1_real_reg_reg[9] is absorbed into DSP L2GEN[3].output_unit/multgen[9].mult_unit/temp.
DSP Report: operator L2GEN[3].output_unit/multgen[9].mult_unit/temp is absorbed into DSP L2GEN[3].output_unit/multgen[9].mult_unit/temp.
DSP Report: Generating DSP L2GEN[3].output_unit/multgen[10].mult_unit/temp, operation Mode is: A2*(B:0x3ff81).
DSP Report: register a1_real_reg_reg[10] is absorbed into DSP L2GEN[3].output_unit/multgen[10].mult_unit/temp.
DSP Report: operator L2GEN[3].output_unit/multgen[10].mult_unit/temp is absorbed into DSP L2GEN[3].output_unit/multgen[10].mult_unit/temp.
DSP Report: Generating DSP L2GEN[3].output_unit/multgen[12].mult_unit/temp, operation Mode is: A2*(B:0x3ffb9).
DSP Report: register a1_real_reg_reg[12] is absorbed into DSP L2GEN[3].output_unit/multgen[12].mult_unit/temp.
DSP Report: operator L2GEN[3].output_unit/multgen[12].mult_unit/temp is absorbed into DSP L2GEN[3].output_unit/multgen[12].mult_unit/temp.
DSP Report: Generating DSP L2GEN[3].output_unit/multgen[7].mult_unit/temp, operation Mode is: A*(B:0x103).
DSP Report: operator L2GEN[3].output_unit/multgen[7].mult_unit/temp is absorbed into DSP L2GEN[3].output_unit/multgen[7].mult_unit/temp.
DSP Report: Generating DSP L2GEN[3].output_unit/multgen[5].mult_unit/temp, operation Mode is: A2*(B:0x3ffef).
DSP Report: register a1_real_reg_reg[5] is absorbed into DSP L2GEN[3].output_unit/multgen[5].mult_unit/temp.
DSP Report: operator L2GEN[3].output_unit/multgen[5].mult_unit/temp is absorbed into DSP L2GEN[3].output_unit/multgen[5].mult_unit/temp.
DSP Report: Generating DSP L2GEN[3].output_unit/multgen[6].mult_unit/temp, operation Mode is: A2*(B:0x26).
DSP Report: register a1_real_reg_reg[6] is absorbed into DSP L2GEN[3].output_unit/multgen[6].mult_unit/temp.
DSP Report: operator L2GEN[3].output_unit/multgen[6].mult_unit/temp is absorbed into DSP L2GEN[3].output_unit/multgen[6].mult_unit/temp.
DSP Report: Generating DSP L2GEN[3].output_unit/multgen[3].mult_unit/temp, operation Mode is: A2*(B:0x3ff5f).
DSP Report: register a1_real_reg_reg[3] is absorbed into DSP L2GEN[3].output_unit/multgen[3].mult_unit/temp.
DSP Report: operator L2GEN[3].output_unit/multgen[3].mult_unit/temp is absorbed into DSP L2GEN[3].output_unit/multgen[3].mult_unit/temp.
DSP Report: Generating DSP L2GEN[3].output_unit/multgen[1].mult_unit/temp, operation Mode is: A*(B:0x11b).
DSP Report: operator L2GEN[3].output_unit/multgen[1].mult_unit/temp is absorbed into DSP L2GEN[3].output_unit/multgen[1].mult_unit/temp.
DSP Report: Generating DSP L2GEN[3].output_unit/multgen[2].mult_unit/temp, operation Mode is: A*(B:0x8c).
DSP Report: operator L2GEN[3].output_unit/multgen[2].mult_unit/temp is absorbed into DSP L2GEN[3].output_unit/multgen[2].mult_unit/temp.
DSP Report: Generating DSP L2GEN[3].output_unit/multgen[4].mult_unit/temp, operation Mode is: A*(B:0x3ff87).
DSP Report: operator L2GEN[3].output_unit/multgen[4].mult_unit/temp is absorbed into DSP L2GEN[3].output_unit/multgen[4].mult_unit/temp.
DSP Report: Generating DSP L2GEN[3].output_unit/multgen[8].mult_unit/temp, operation Mode is: A2*(B:0x6b).
DSP Report: register a1_real_reg_reg[8] is absorbed into DSP L2GEN[3].output_unit/multgen[8].mult_unit/temp.
DSP Report: operator L2GEN[3].output_unit/multgen[8].mult_unit/temp is absorbed into DSP L2GEN[3].output_unit/multgen[8].mult_unit/temp.
DSP Report: Generating DSP L2GEN[3].output_unit/multgen[16].mult_unit/temp, operation Mode is: A2*(B:0x4c).
DSP Report: register a1_real_reg_reg[16] is absorbed into DSP L2GEN[3].output_unit/multgen[16].mult_unit/temp.
DSP Report: operator L2GEN[3].output_unit/multgen[16].mult_unit/temp is absorbed into DSP L2GEN[3].output_unit/multgen[16].mult_unit/temp.
DSP Report: Generating DSP L2GEN[3].output_unit/multgen[0].mult_unit/temp, operation Mode is: A2*(B:0x1e).
DSP Report: register a1_real_reg_reg[0] is absorbed into DSP L2GEN[3].output_unit/multgen[0].mult_unit/temp.
DSP Report: operator L2GEN[3].output_unit/multgen[0].mult_unit/temp is absorbed into DSP L2GEN[3].output_unit/multgen[0].mult_unit/temp.
DSP Report: Generating DSP L2GEN[2].output_unit/multgen[19].mult_unit/temp, operation Mode is: A*(B:0x3ff4a).
DSP Report: operator L2GEN[2].output_unit/multgen[19].mult_unit/temp is absorbed into DSP L2GEN[2].output_unit/multgen[19].mult_unit/temp.
DSP Report: Generating DSP L2GEN[2].output_unit/multgen[17].mult_unit/temp, operation Mode is: A2*(B:0x3ffaf).
DSP Report: register a1_real_reg_reg[17] is absorbed into DSP L2GEN[2].output_unit/multgen[17].mult_unit/temp.
DSP Report: operator L2GEN[2].output_unit/multgen[17].mult_unit/temp is absorbed into DSP L2GEN[2].output_unit/multgen[17].mult_unit/temp.
DSP Report: Generating DSP L2GEN[2].output_unit/multgen[18].mult_unit/temp, operation Mode is: A2*(B:0x14).
DSP Report: register a1_real_reg_reg[18] is absorbed into DSP L2GEN[2].output_unit/multgen[18].mult_unit/temp.
DSP Report: operator L2GEN[2].output_unit/multgen[18].mult_unit/temp is absorbed into DSP L2GEN[2].output_unit/multgen[18].mult_unit/temp.
DSP Report: Generating DSP L2GEN[2].output_unit/multgen[15].mult_unit/temp, operation Mode is: A2*(B:0x3ff26).
DSP Report: register a1_real_reg_reg[15] is absorbed into DSP L2GEN[2].output_unit/multgen[15].mult_unit/temp.
DSP Report: operator L2GEN[2].output_unit/multgen[15].mult_unit/temp is absorbed into DSP L2GEN[2].output_unit/multgen[15].mult_unit/temp.
DSP Report: Generating DSP L2GEN[2].output_unit/multgen[13].mult_unit/temp, operation Mode is: A2*(B:0x3ff96).
DSP Report: register a1_real_reg_reg[13] is absorbed into DSP L2GEN[2].output_unit/multgen[13].mult_unit/temp.
DSP Report: operator L2GEN[2].output_unit/multgen[13].mult_unit/temp is absorbed into DSP L2GEN[2].output_unit/multgen[13].mult_unit/temp.
DSP Report: Generating DSP L2GEN[2].output_unit/multgen[14].mult_unit/temp, operation Mode is: A2*(B:0x3ffae).
DSP Report: register a1_real_reg_reg[14] is absorbed into DSP L2GEN[2].output_unit/multgen[14].mult_unit/temp.
DSP Report: operator L2GEN[2].output_unit/multgen[14].mult_unit/temp is absorbed into DSP L2GEN[2].output_unit/multgen[14].mult_unit/temp.
DSP Report: Generating DSP L2GEN[2].output_unit/multgen[11].mult_unit/temp, operation Mode is: A2*(B:0x66).
DSP Report: register a1_real_reg_reg[11] is absorbed into DSP L2GEN[2].output_unit/multgen[11].mult_unit/temp.
DSP Report: operator L2GEN[2].output_unit/multgen[11].mult_unit/temp is absorbed into DSP L2GEN[2].output_unit/multgen[11].mult_unit/temp.
DSP Report: Generating DSP L2GEN[2].output_unit/multgen[9].mult_unit/temp, operation Mode is: A2*(B:0x197).
DSP Report: register a1_real_reg_reg[9] is absorbed into DSP L2GEN[2].output_unit/multgen[9].mult_unit/temp.
DSP Report: operator L2GEN[2].output_unit/multgen[9].mult_unit/temp is absorbed into DSP L2GEN[2].output_unit/multgen[9].mult_unit/temp.
DSP Report: Generating DSP L2GEN[2].output_unit/multgen[10].mult_unit/temp, operation Mode is: A2*(B:0x8b).
DSP Report: register a1_real_reg_reg[10] is absorbed into DSP L2GEN[2].output_unit/multgen[10].mult_unit/temp.
DSP Report: operator L2GEN[2].output_unit/multgen[10].mult_unit/temp is absorbed into DSP L2GEN[2].output_unit/multgen[10].mult_unit/temp.
DSP Report: Generating DSP L2GEN[2].output_unit/multgen[12].mult_unit/temp, operation Mode is: A2*(B:0x3ffac).
DSP Report: register a1_real_reg_reg[12] is absorbed into DSP L2GEN[2].output_unit/multgen[12].mult_unit/temp.
DSP Report: operator L2GEN[2].output_unit/multgen[12].mult_unit/temp is absorbed into DSP L2GEN[2].output_unit/multgen[12].mult_unit/temp.
DSP Report: Generating DSP L2GEN[2].output_unit/multgen[7].mult_unit/temp, operation Mode is: A*(B:0x3fef4).
DSP Report: operator L2GEN[2].output_unit/multgen[7].mult_unit/temp is absorbed into DSP L2GEN[2].output_unit/multgen[7].mult_unit/temp.
DSP Report: Generating DSP L2GEN[2].output_unit/multgen[5].mult_unit/temp, operation Mode is: A2*(B:0xe2).
DSP Report: register a1_real_reg_reg[5] is absorbed into DSP L2GEN[2].output_unit/multgen[5].mult_unit/temp.
DSP Report: operator L2GEN[2].output_unit/multgen[5].mult_unit/temp is absorbed into DSP L2GEN[2].output_unit/multgen[5].mult_unit/temp.
DSP Report: Generating DSP L2GEN[2].output_unit/multgen[6].mult_unit/temp, operation Mode is: A2*(B:0x3ff8d).
DSP Report: register a1_real_reg_reg[6] is absorbed into DSP L2GEN[2].output_unit/multgen[6].mult_unit/temp.
DSP Report: operator L2GEN[2].output_unit/multgen[6].mult_unit/temp is absorbed into DSP L2GEN[2].output_unit/multgen[6].mult_unit/temp.
DSP Report: Generating DSP L2GEN[2].output_unit/multgen[1].mult_unit/temp, operation Mode is: A*(B:0x3ffa6).
DSP Report: operator L2GEN[2].output_unit/multgen[1].mult_unit/temp is absorbed into DSP L2GEN[2].output_unit/multgen[1].mult_unit/temp.
DSP Report: Generating DSP L2GEN[2].output_unit/multgen[2].mult_unit/temp, operation Mode is: A*(B:0x12e).
DSP Report: operator L2GEN[2].output_unit/multgen[2].mult_unit/temp is absorbed into DSP L2GEN[2].output_unit/multgen[2].mult_unit/temp.
DSP Report: Generating DSP L2GEN[2].output_unit/multgen[8].mult_unit/temp, operation Mode is: A2*(B:0x3ffe4).
DSP Report: register a1_real_reg_reg[8] is absorbed into DSP L2GEN[2].output_unit/multgen[8].mult_unit/temp.
DSP Report: operator L2GEN[2].output_unit/multgen[8].mult_unit/temp is absorbed into DSP L2GEN[2].output_unit/multgen[8].mult_unit/temp.
DSP Report: Generating DSP L2GEN[2].output_unit/multgen[16].mult_unit/temp, operation Mode is: A2*(B:0x3ffd8).
DSP Report: register a1_real_reg_reg[16] is absorbed into DSP L2GEN[2].output_unit/multgen[16].mult_unit/temp.
DSP Report: operator L2GEN[2].output_unit/multgen[16].mult_unit/temp is absorbed into DSP L2GEN[2].output_unit/multgen[16].mult_unit/temp.
DSP Report: Generating DSP L2GEN[2].output_unit/multgen[0].mult_unit/temp, operation Mode is: A2*(B:0x62).
DSP Report: register a1_real_reg_reg[0] is absorbed into DSP L2GEN[2].output_unit/multgen[0].mult_unit/temp.
DSP Report: operator L2GEN[2].output_unit/multgen[0].mult_unit/temp is absorbed into DSP L2GEN[2].output_unit/multgen[0].mult_unit/temp.
DSP Report: Generating DSP L2GEN[1].output_unit/multgen[19].mult_unit/temp, operation Mode is: A*(B:0x8b).
DSP Report: operator L2GEN[1].output_unit/multgen[19].mult_unit/temp is absorbed into DSP L2GEN[1].output_unit/multgen[19].mult_unit/temp.
DSP Report: Generating DSP L2GEN[1].output_unit/multgen[17].mult_unit/temp, operation Mode is: A2*(B:0x4c).
DSP Report: register a1_real_reg_reg[17] is absorbed into DSP L2GEN[1].output_unit/multgen[17].mult_unit/temp.
DSP Report: operator L2GEN[1].output_unit/multgen[17].mult_unit/temp is absorbed into DSP L2GEN[1].output_unit/multgen[17].mult_unit/temp.
DSP Report: Generating DSP L2GEN[1].output_unit/multgen[18].mult_unit/temp, operation Mode is: A2*(B:0x3ff0a).
DSP Report: register a1_real_reg_reg[18] is absorbed into DSP L2GEN[1].output_unit/multgen[18].mult_unit/temp.
DSP Report: operator L2GEN[1].output_unit/multgen[18].mult_unit/temp is absorbed into DSP L2GEN[1].output_unit/multgen[18].mult_unit/temp.
DSP Report: Generating DSP L2GEN[1].output_unit/multgen[15].mult_unit/temp, operation Mode is: A2*(B:0x3ff6f).
DSP Report: register a1_real_reg_reg[15] is absorbed into DSP L2GEN[1].output_unit/multgen[15].mult_unit/temp.
DSP Report: operator L2GEN[1].output_unit/multgen[15].mult_unit/temp is absorbed into DSP L2GEN[1].output_unit/multgen[15].mult_unit/temp.
DSP Report: Generating DSP L2GEN[1].output_unit/multgen[13].mult_unit/temp, operation Mode is: A2*(B:0x1a6).
DSP Report: register a1_real_reg_reg[13] is absorbed into DSP L2GEN[1].output_unit/multgen[13].mult_unit/temp.
DSP Report: operator L2GEN[1].output_unit/multgen[13].mult_unit/temp is absorbed into DSP L2GEN[1].output_unit/multgen[13].mult_unit/temp.
DSP Report: Generating DSP L2GEN[1].output_unit/multgen[14].mult_unit/temp, operation Mode is: A2*(B:0xb1).
DSP Report: register a1_real_reg_reg[14] is absorbed into DSP L2GEN[1].output_unit/multgen[14].mult_unit/temp.
DSP Report: operator L2GEN[1].output_unit/multgen[14].mult_unit/temp is absorbed into DSP L2GEN[1].output_unit/multgen[14].mult_unit/temp.
DSP Report: Generating DSP L2GEN[1].output_unit/multgen[11].mult_unit/temp, operation Mode is: A2*(B:0x3ff5d).
DSP Report: register a1_real_reg_reg[11] is absorbed into DSP L2GEN[1].output_unit/multgen[11].mult_unit/temp.
DSP Report: operator L2GEN[1].output_unit/multgen[11].mult_unit/temp is absorbed into DSP L2GEN[1].output_unit/multgen[11].mult_unit/temp.
DSP Report: Generating DSP L2GEN[1].output_unit/multgen[9].mult_unit/temp, operation Mode is: A2*(B:0x3ff7c).
DSP Report: register a1_real_reg_reg[9] is absorbed into DSP L2GEN[1].output_unit/multgen[9].mult_unit/temp.
DSP Report: operator L2GEN[1].output_unit/multgen[9].mult_unit/temp is absorbed into DSP L2GEN[1].output_unit/multgen[9].mult_unit/temp.
DSP Report: Generating DSP L2GEN[1].output_unit/multgen[10].mult_unit/temp, operation Mode is: A2*(B:0x28).
DSP Report: register a1_real_reg_reg[10] is absorbed into DSP L2GEN[1].output_unit/multgen[10].mult_unit/temp.
DSP Report: operator L2GEN[1].output_unit/multgen[10].mult_unit/temp is absorbed into DSP L2GEN[1].output_unit/multgen[10].mult_unit/temp.
DSP Report: Generating DSP L2GEN[1].output_unit/multgen[12].mult_unit/temp, operation Mode is: A2*(B:0xde).
DSP Report: register a1_real_reg_reg[12] is absorbed into DSP L2GEN[1].output_unit/multgen[12].mult_unit/temp.
DSP Report: operator L2GEN[1].output_unit/multgen[12].mult_unit/temp is absorbed into DSP L2GEN[1].output_unit/multgen[12].mult_unit/temp.
DSP Report: Generating DSP L2GEN[1].output_unit/multgen[7].mult_unit/temp, operation Mode is: A*(B:0x3feaf).
DSP Report: operator L2GEN[1].output_unit/multgen[7].mult_unit/temp is absorbed into DSP L2GEN[1].output_unit/multgen[7].mult_unit/temp.
DSP Report: Generating DSP L2GEN[1].output_unit/multgen[5].mult_unit/temp, operation Mode is: A2*(B:0x74).
DSP Report: register a1_real_reg_reg[5] is absorbed into DSP L2GEN[1].output_unit/multgen[5].mult_unit/temp.
DSP Report: operator L2GEN[1].output_unit/multgen[5].mult_unit/temp is absorbed into DSP L2GEN[1].output_unit/multgen[5].mult_unit/temp.
DSP Report: Generating DSP L2GEN[1].output_unit/multgen[6].mult_unit/temp, operation Mode is: A2*(B:0x3ff79).
DSP Report: register a1_real_reg_reg[6] is absorbed into DSP L2GEN[1].output_unit/multgen[6].mult_unit/temp.
DSP Report: operator L2GEN[1].output_unit/multgen[6].mult_unit/temp is absorbed into DSP L2GEN[1].output_unit/multgen[6].mult_unit/temp.
DSP Report: Generating DSP L2GEN[1].output_unit/multgen[3].mult_unit/temp, operation Mode is: A2*(B:0x2b).
DSP Report: register a1_real_reg_reg[3] is absorbed into DSP L2GEN[1].output_unit/multgen[3].mult_unit/temp.
DSP Report: operator L2GEN[1].output_unit/multgen[3].mult_unit/temp is absorbed into DSP L2GEN[1].output_unit/multgen[3].mult_unit/temp.
DSP Report: Generating DSP L2GEN[1].output_unit/multgen[1].mult_unit/temp, operation Mode is: A*(B:0x3ff3d).
DSP Report: operator L2GEN[1].output_unit/multgen[1].mult_unit/temp is absorbed into DSP L2GEN[1].output_unit/multgen[1].mult_unit/temp.
DSP Report: Generating DSP L2GEN[1].output_unit/multgen[2].mult_unit/temp, operation Mode is: A*(B:0x3ff3b).
DSP Report: operator L2GEN[1].output_unit/multgen[2].mult_unit/temp is absorbed into DSP L2GEN[1].output_unit/multgen[2].mult_unit/temp.
DSP Report: Generating DSP L2GEN[1].output_unit/multgen[4].mult_unit/temp, operation Mode is: A*(B:0x6e).
DSP Report: operator L2GEN[1].output_unit/multgen[4].mult_unit/temp is absorbed into DSP L2GEN[1].output_unit/multgen[4].mult_unit/temp.
DSP Report: Generating DSP L2GEN[1].output_unit/multgen[16].mult_unit/temp, operation Mode is: A2*(B:0x3fe08).
DSP Report: register a1_real_reg_reg[16] is absorbed into DSP L2GEN[1].output_unit/multgen[16].mult_unit/temp.
DSP Report: operator L2GEN[1].output_unit/multgen[16].mult_unit/temp is absorbed into DSP L2GEN[1].output_unit/multgen[16].mult_unit/temp.
DSP Report: Generating DSP L2GEN[1].output_unit/multgen[0].mult_unit/temp, operation Mode is: A2*(B:0x28).
DSP Report: register a1_real_reg_reg[0] is absorbed into DSP L2GEN[1].output_unit/multgen[0].mult_unit/temp.
DSP Report: operator L2GEN[1].output_unit/multgen[0].mult_unit/temp is absorbed into DSP L2GEN[1].output_unit/multgen[0].mult_unit/temp.
DSP Report: Generating DSP L2GEN[0].output_unit/multgen[19].mult_unit/temp, operation Mode is: A*(B:0x3ff93).
DSP Report: operator L2GEN[0].output_unit/multgen[19].mult_unit/temp is absorbed into DSP L2GEN[0].output_unit/multgen[19].mult_unit/temp.
DSP Report: Generating DSP L2GEN[0].output_unit/multgen[17].mult_unit/temp, operation Mode is: A2*(B:0x19).
DSP Report: register a1_real_reg_reg[17] is absorbed into DSP L2GEN[0].output_unit/multgen[17].mult_unit/temp.
DSP Report: operator L2GEN[0].output_unit/multgen[17].mult_unit/temp is absorbed into DSP L2GEN[0].output_unit/multgen[17].mult_unit/temp.
DSP Report: Generating DSP L2GEN[0].output_unit/multgen[18].mult_unit/temp, operation Mode is: A2*(B:0x3ffa0).
DSP Report: register a1_real_reg_reg[18] is absorbed into DSP L2GEN[0].output_unit/multgen[18].mult_unit/temp.
DSP Report: operator L2GEN[0].output_unit/multgen[18].mult_unit/temp is absorbed into DSP L2GEN[0].output_unit/multgen[18].mult_unit/temp.
DSP Report: Generating DSP L2GEN[0].output_unit/multgen[15].mult_unit/temp, operation Mode is: A2*(B:0x3ff48).
DSP Report: register a1_real_reg_reg[15] is absorbed into DSP L2GEN[0].output_unit/multgen[15].mult_unit/temp.
DSP Report: operator L2GEN[0].output_unit/multgen[15].mult_unit/temp is absorbed into DSP L2GEN[0].output_unit/multgen[15].mult_unit/temp.
DSP Report: Generating DSP L2GEN[0].output_unit/multgen[13].mult_unit/temp, operation Mode is: A2*(B:0x3ff8d).
DSP Report: register a1_real_reg_reg[13] is absorbed into DSP L2GEN[0].output_unit/multgen[13].mult_unit/temp.
DSP Report: operator L2GEN[0].output_unit/multgen[13].mult_unit/temp is absorbed into DSP L2GEN[0].output_unit/multgen[13].mult_unit/temp.
DSP Report: Generating DSP L2GEN[0].output_unit/multgen[14].mult_unit/temp, operation Mode is: A2*(B:0x3ff65).
DSP Report: register a1_real_reg_reg[14] is absorbed into DSP L2GEN[0].output_unit/multgen[14].mult_unit/temp.
DSP Report: operator L2GEN[0].output_unit/multgen[14].mult_unit/temp is absorbed into DSP L2GEN[0].output_unit/multgen[14].mult_unit/temp.
DSP Report: Generating DSP L2GEN[0].output_unit/multgen[9].mult_unit/temp, operation Mode is: A2*(B:0x3ff5e).
DSP Report: register a1_real_reg_reg[9] is absorbed into DSP L2GEN[0].output_unit/multgen[9].mult_unit/temp.
DSP Report: operator L2GEN[0].output_unit/multgen[9].mult_unit/temp is absorbed into DSP L2GEN[0].output_unit/multgen[9].mult_unit/temp.
DSP Report: Generating DSP L2GEN[0].output_unit/multgen[10].mult_unit/temp, operation Mode is: A2*(B:0x78).
DSP Report: register a1_real_reg_reg[10] is absorbed into DSP L2GEN[0].output_unit/multgen[10].mult_unit/temp.
DSP Report: operator L2GEN[0].output_unit/multgen[10].mult_unit/temp is absorbed into DSP L2GEN[0].output_unit/multgen[10].mult_unit/temp.
DSP Report: Generating DSP L2GEN[0].output_unit/multgen[12].mult_unit/temp, operation Mode is: A2*(B:0x8d).
DSP Report: register a1_real_reg_reg[12] is absorbed into DSP L2GEN[0].output_unit/multgen[12].mult_unit/temp.
DSP Report: operator L2GEN[0].output_unit/multgen[12].mult_unit/temp is absorbed into DSP L2GEN[0].output_unit/multgen[12].mult_unit/temp.
DSP Report: Generating DSP L2GEN[0].output_unit/multgen[7].mult_unit/temp, operation Mode is: A*(B:0x3ff7d).
DSP Report: operator L2GEN[0].output_unit/multgen[7].mult_unit/temp is absorbed into DSP L2GEN[0].output_unit/multgen[7].mult_unit/temp.
DSP Report: Generating DSP L2GEN[0].output_unit/multgen[5].mult_unit/temp, operation Mode is: A2*(B:0x3feef).
DSP Report: register a1_real_reg_reg[5] is absorbed into DSP L2GEN[0].output_unit/multgen[5].mult_unit/temp.
DSP Report: operator L2GEN[0].output_unit/multgen[5].mult_unit/temp is absorbed into DSP L2GEN[0].output_unit/multgen[5].mult_unit/temp.
DSP Report: Generating DSP L2GEN[0].output_unit/multgen[6].mult_unit/temp, operation Mode is: A2*(B:0x3ffa5).
DSP Report: register a1_real_reg_reg[6] is absorbed into DSP L2GEN[0].output_unit/multgen[6].mult_unit/temp.
DSP Report: operator L2GEN[0].output_unit/multgen[6].mult_unit/temp is absorbed into DSP L2GEN[0].output_unit/multgen[6].mult_unit/temp.
DSP Report: Generating DSP L2GEN[0].output_unit/multgen[3].mult_unit/temp, operation Mode is: A2*(B:0x1a).
DSP Report: register a1_real_reg_reg[3] is absorbed into DSP L2GEN[0].output_unit/multgen[3].mult_unit/temp.
DSP Report: operator L2GEN[0].output_unit/multgen[3].mult_unit/temp is absorbed into DSP L2GEN[0].output_unit/multgen[3].mult_unit/temp.
DSP Report: Generating DSP L2GEN[0].output_unit/multgen[2].mult_unit/temp, operation Mode is: A*(B:0x3ff08).
DSP Report: operator L2GEN[0].output_unit/multgen[2].mult_unit/temp is absorbed into DSP L2GEN[0].output_unit/multgen[2].mult_unit/temp.
DSP Report: Generating DSP L2GEN[0].output_unit/multgen[4].mult_unit/temp, operation Mode is: A*(B:0x3ff70).
DSP Report: operator L2GEN[0].output_unit/multgen[4].mult_unit/temp is absorbed into DSP L2GEN[0].output_unit/multgen[4].mult_unit/temp.
DSP Report: Generating DSP L2GEN[0].output_unit/multgen[8].mult_unit/temp, operation Mode is: A2*(B:0x12).
DSP Report: register a1_real_reg_reg[8] is absorbed into DSP L2GEN[0].output_unit/multgen[8].mult_unit/temp.
DSP Report: operator L2GEN[0].output_unit/multgen[8].mult_unit/temp is absorbed into DSP L2GEN[0].output_unit/multgen[8].mult_unit/temp.
DSP Report: Generating DSP L2GEN[0].output_unit/multgen[16].mult_unit/temp, operation Mode is: A2*(B:0x37).
DSP Report: register a1_real_reg_reg[16] is absorbed into DSP L2GEN[0].output_unit/multgen[16].mult_unit/temp.
DSP Report: operator L2GEN[0].output_unit/multgen[16].mult_unit/temp is absorbed into DSP L2GEN[0].output_unit/multgen[16].mult_unit/temp.
DSP Report: Generating DSP L2GEN[0].output_unit/multgen[0].mult_unit/temp, operation Mode is: A2*(B:0x18).
DSP Report: register a1_real_reg_reg[0] is absorbed into DSP L2GEN[0].output_unit/multgen[0].mult_unit/temp.
DSP Report: operator L2GEN[0].output_unit/multgen[0].mult_unit/temp is absorbed into DSP L2GEN[0].output_unit/multgen[0].mult_unit/temp.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:58 ; elapsed = 00:03:34 . Memory (MB): peak = 2398.340 ; gain = 1140.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+---------------------+---------------+----------------+
|Module Name | RTL Object          | Depth x Width | Implemented As | 
+------------+---------------------+---------------+----------------+
|main        | bb_real_reg[0][5]   | 1024x6        | Block RAM      | 
|main        | bb_real_reg[6][15]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[6][13]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[6][14]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[6][11]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[6][9]   | 1024x11       | Block RAM      | 
|main        | bb_real_reg[6][10]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[6][12]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[6][7]   | 1024x11       | Block RAM      | 
|main        | bb_real_reg[6][5]   | 1024x11       | Block RAM      | 
|main        | bb_real_reg[6][6]   | 1024x11       | Block RAM      | 
|main        | bb_real_reg[6][3]   | 1024x11       | Block RAM      | 
|main        | bb_real_reg[6][1]   | 1024x11       | Block RAM      | 
|main        | bb_real_reg[6][2]   | 1024x11       | Block RAM      | 
|main        | bb_real_reg[6][4]   | 1024x11       | Block RAM      | 
|main        | bb_real_reg[6][8]   | 1024x11       | Block RAM      | 
|main        | bb_real_reg[6][0]   | 1024x11       | Block RAM      | 
|main        | bb_real_reg[0][10]  | 1024x6        | Block RAM      | 
|main        | bb_real_reg[0][12]  | 1024x6        | Block RAM      | 
|main        | bb_real_reg[0][13]  | 1024x6        | Block RAM      | 
|main        | bb_real_reg[8][5]   | 1024x6        | Block RAM      | 
|main        | bb_real_reg[8][10]  | 1024x6        | Block RAM      | 
|main        | bb_real_reg[8][12]  | 1024x6        | Block RAM      | 
|main        | bb_real_reg[8][13]  | 1024x6        | Block RAM      | 
|main        | bb_real_reg[15][15] | 1024x11       | Block RAM      | 
|main        | bb_real_reg[15][13] | 1024x11       | Block RAM      | 
|main        | bb_real_reg[15][14] | 1024x11       | Block RAM      | 
|main        | bb_real_reg[15][11] | 1024x11       | Block RAM      | 
|main        | bb_real_reg[15][9]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[15][10] | 1024x11       | Block RAM      | 
|main        | bb_real_reg[15][12] | 1024x11       | Block RAM      | 
|main        | bb_real_reg[15][7]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[15][5]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[15][6]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[15][3]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[15][1]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[15][2]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[15][4]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[15][8]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[15][0]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[12][15] | 1024x11       | Block RAM      | 
|main        | bb_real_reg[12][13] | 1024x11       | Block RAM      | 
|main        | bb_real_reg[12][14] | 1024x11       | Block RAM      | 
|main        | bb_real_reg[12][11] | 1024x11       | Block RAM      | 
|main        | bb_real_reg[12][9]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[12][10] | 1024x11       | Block RAM      | 
|main        | bb_real_reg[12][12] | 1024x11       | Block RAM      | 
|main        | bb_real_reg[12][7]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[12][5]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[12][6]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[12][3]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[12][1]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[12][2]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[12][4]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[12][8]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[12][0]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[13][15] | 1024x11       | Block RAM      | 
|main        | bb_real_reg[13][13] | 1024x11       | Block RAM      | 
|main        | bb_real_reg[13][14] | 1024x11       | Block RAM      | 
|main        | bb_real_reg[13][11] | 1024x11       | Block RAM      | 
|main        | bb_real_reg[13][9]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[13][10] | 1024x11       | Block RAM      | 
|main        | bb_real_reg[13][12] | 1024x11       | Block RAM      | 
|main        | bb_real_reg[13][7]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[13][5]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[13][6]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[13][3]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[13][1]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[13][2]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[13][4]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[13][8]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[13][0]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[14][15] | 1024x11       | Block RAM      | 
|main        | bb_real_reg[14][13] | 1024x11       | Block RAM      | 
|main        | bb_real_reg[14][14] | 1024x11       | Block RAM      | 
|main        | bb_real_reg[14][11] | 1024x11       | Block RAM      | 
|main        | bb_real_reg[14][9]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[14][10] | 1024x11       | Block RAM      | 
|main        | bb_real_reg[14][12] | 1024x11       | Block RAM      | 
|main        | bb_real_reg[14][7]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[14][5]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[14][6]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[14][3]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[14][1]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[14][2]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[14][4]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[14][8]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[14][0]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[5][15]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[5][13]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[5][14]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[5][11]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[5][9]   | 1024x11       | Block RAM      | 
|main        | bb_real_reg[5][10]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[5][12]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[5][7]   | 1024x11       | Block RAM      | 
|main        | bb_real_reg[5][5]   | 1024x11       | Block RAM      | 
|main        | bb_real_reg[5][6]   | 1024x11       | Block RAM      | 
|main        | bb_real_reg[5][3]   | 1024x11       | Block RAM      | 
|main        | bb_real_reg[5][1]   | 1024x11       | Block RAM      | 
|main        | bb_real_reg[5][2]   | 1024x11       | Block RAM      | 
|main        | bb_real_reg[5][4]   | 1024x11       | Block RAM      | 
|main        | bb_real_reg[5][8]   | 1024x11       | Block RAM      | 
|main        | bb_real_reg[5][0]   | 1024x11       | Block RAM      | 
|main        | bb_real_reg[1][15]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[1][13]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[1][14]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[1][11]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[1][9]   | 1024x11       | Block RAM      | 
|main        | bb_real_reg[1][10]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[1][12]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[1][7]   | 1024x11       | Block RAM      | 
|main        | bb_real_reg[1][5]   | 1024x11       | Block RAM      | 
|main        | bb_real_reg[1][6]   | 1024x11       | Block RAM      | 
|main        | bb_real_reg[1][3]   | 1024x11       | Block RAM      | 
|main        | bb_real_reg[1][1]   | 1024x11       | Block RAM      | 
|main        | bb_real_reg[1][2]   | 1024x11       | Block RAM      | 
|main        | bb_real_reg[1][4]   | 1024x11       | Block RAM      | 
|main        | bb_real_reg[1][8]   | 1024x11       | Block RAM      | 
|main        | bb_real_reg[1][0]   | 1024x11       | Block RAM      | 
|main        | bb_real_reg[2][15]  | 1024x12       | Block RAM      | 
|main        | bb_real_reg[2][13]  | 1024x12       | Block RAM      | 
|main        | bb_real_reg[2][14]  | 1024x12       | Block RAM      | 
|main        | bb_real_reg[2][11]  | 1024x12       | Block RAM      | 
|main        | bb_real_reg[2][9]   | 1024x12       | Block RAM      | 
|main        | bb_real_reg[2][10]  | 1024x12       | Block RAM      | 
|main        | bb_real_reg[2][12]  | 1024x12       | Block RAM      | 
|main        | bb_real_reg[2][7]   | 1024x12       | Block RAM      | 
|main        | bb_real_reg[2][5]   | 1024x12       | Block RAM      | 
|main        | bb_real_reg[2][6]   | 1024x12       | Block RAM      | 
|main        | bb_real_reg[2][3]   | 1024x12       | Block RAM      | 
|main        | bb_real_reg[2][1]   | 1024x12       | Block RAM      | 
|main        | bb_real_reg[2][2]   | 1024x12       | Block RAM      | 
|main        | bb_real_reg[2][4]   | 1024x12       | Block RAM      | 
|main        | bb_real_reg[2][8]   | 1024x12       | Block RAM      | 
|main        | bb_real_reg[2][0]   | 1024x12       | Block RAM      | 
|main        | bb_real_reg[3][15]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[3][13]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[3][14]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[3][11]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[3][9]   | 1024x11       | Block RAM      | 
|main        | bb_real_reg[3][10]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[3][12]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[3][7]   | 1024x11       | Block RAM      | 
|main        | bb_real_reg[3][5]   | 1024x11       | Block RAM      | 
|main        | bb_real_reg[3][6]   | 1024x11       | Block RAM      | 
|main        | bb_real_reg[3][3]   | 1024x11       | Block RAM      | 
|main        | bb_real_reg[3][1]   | 1024x11       | Block RAM      | 
|main        | bb_real_reg[3][2]   | 1024x11       | Block RAM      | 
|main        | bb_real_reg[3][4]   | 1024x11       | Block RAM      | 
|main        | bb_real_reg[3][8]   | 1024x11       | Block RAM      | 
|main        | bb_real_reg[3][0]   | 1024x11       | Block RAM      | 
|main        | bb_real_reg[9][15]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[9][13]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[9][14]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[9][11]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[9][9]   | 1024x11       | Block RAM      | 
|main        | bb_real_reg[9][10]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[9][12]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[9][7]   | 1024x11       | Block RAM      | 
|main        | bb_real_reg[9][5]   | 1024x11       | Block RAM      | 
|main        | bb_real_reg[9][6]   | 1024x11       | Block RAM      | 
|main        | bb_real_reg[9][3]   | 1024x11       | Block RAM      | 
|main        | bb_real_reg[9][1]   | 1024x11       | Block RAM      | 
|main        | bb_real_reg[9][2]   | 1024x11       | Block RAM      | 
|main        | bb_real_reg[9][4]   | 1024x11       | Block RAM      | 
|main        | bb_real_reg[9][8]   | 1024x11       | Block RAM      | 
|main        | bb_real_reg[9][0]   | 1024x11       | Block RAM      | 
|main        | bb_real_reg[10][15] | 1024x11       | Block RAM      | 
|main        | bb_real_reg[10][13] | 1024x11       | Block RAM      | 
|main        | bb_real_reg[10][14] | 1024x11       | Block RAM      | 
|main        | bb_real_reg[10][11] | 1024x11       | Block RAM      | 
|main        | bb_real_reg[10][9]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[10][10] | 1024x11       | Block RAM      | 
|main        | bb_real_reg[10][12] | 1024x11       | Block RAM      | 
|main        | bb_real_reg[10][7]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[10][5]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[10][6]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[10][3]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[10][1]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[10][2]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[10][4]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[10][8]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[10][0]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[11][15] | 1024x11       | Block RAM      | 
|main        | bb_real_reg[11][13] | 1024x11       | Block RAM      | 
|main        | bb_real_reg[11][14] | 1024x11       | Block RAM      | 
|main        | bb_real_reg[11][11] | 1024x11       | Block RAM      | 
|main        | bb_real_reg[11][9]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[11][10] | 1024x11       | Block RAM      | 
|main        | bb_real_reg[11][12] | 1024x11       | Block RAM      | 
|main        | bb_real_reg[11][7]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[11][5]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[11][6]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[11][3]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[11][1]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[11][2]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[11][4]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[11][8]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[11][0]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[16][15] | 1024x11       | Block RAM      | 
|main        | bb_real_reg[16][13] | 1024x11       | Block RAM      | 
|main        | bb_real_reg[16][14] | 1024x11       | Block RAM      | 
|main        | bb_real_reg[16][11] | 1024x11       | Block RAM      | 
|main        | bb_real_reg[16][9]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[16][10] | 1024x11       | Block RAM      | 
|main        | bb_real_reg[16][12] | 1024x11       | Block RAM      | 
|main        | bb_real_reg[16][7]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[16][5]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[16][6]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[16][3]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[16][1]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[16][2]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[16][4]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[16][8]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[16][0]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[17][15] | 1024x11       | Block RAM      | 
|main        | bb_real_reg[17][13] | 1024x11       | Block RAM      | 
|main        | bb_real_reg[17][14] | 1024x11       | Block RAM      | 
|main        | bb_real_reg[17][11] | 1024x11       | Block RAM      | 
|main        | bb_real_reg[17][9]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[17][10] | 1024x11       | Block RAM      | 
|main        | bb_real_reg[17][12] | 1024x11       | Block RAM      | 
|main        | bb_real_reg[17][7]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[17][5]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[17][6]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[17][3]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[17][1]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[17][2]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[17][4]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[17][8]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[17][0]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[7][15]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[7][13]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[7][14]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[7][11]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[7][9]   | 1024x11       | Block RAM      | 
|main        | bb_real_reg[7][10]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[7][12]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[7][7]   | 1024x11       | Block RAM      | 
|main        | bb_real_reg[7][5]   | 1024x11       | Block RAM      | 
|main        | bb_real_reg[7][6]   | 1024x11       | Block RAM      | 
|main        | bb_real_reg[7][3]   | 1024x11       | Block RAM      | 
|main        | bb_real_reg[7][1]   | 1024x11       | Block RAM      | 
|main        | bb_real_reg[7][2]   | 1024x11       | Block RAM      | 
|main        | bb_real_reg[7][4]   | 1024x11       | Block RAM      | 
|main        | bb_real_reg[7][8]   | 1024x11       | Block RAM      | 
|main        | bb_real_reg[7][0]   | 1024x11       | Block RAM      | 
|main        | bb_real_reg[19][15] | 1024x11       | Block RAM      | 
|main        | bb_real_reg[19][13] | 1024x11       | Block RAM      | 
|main        | bb_real_reg[19][14] | 1024x11       | Block RAM      | 
|main        | bb_real_reg[19][11] | 1024x11       | Block RAM      | 
|main        | bb_real_reg[19][9]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[19][10] | 1024x11       | Block RAM      | 
|main        | bb_real_reg[19][12] | 1024x11       | Block RAM      | 
|main        | bb_real_reg[19][7]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[19][5]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[19][6]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[19][3]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[19][1]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[19][2]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[19][4]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[19][8]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[19][0]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[4][15]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[4][13]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[4][14]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[4][11]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[4][9]   | 1024x11       | Block RAM      | 
|main        | bb_real_reg[4][10]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[4][12]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[4][7]   | 1024x11       | Block RAM      | 
|main        | bb_real_reg[4][5]   | 1024x11       | Block RAM      | 
|main        | bb_real_reg[4][6]   | 1024x11       | Block RAM      | 
|main        | bb_real_reg[4][3]   | 1024x11       | Block RAM      | 
|main        | bb_real_reg[4][1]   | 1024x11       | Block RAM      | 
|main        | bb_real_reg[4][2]   | 1024x11       | Block RAM      | 
|main        | bb_real_reg[4][4]   | 1024x11       | Block RAM      | 
|main        | bb_real_reg[4][8]   | 1024x11       | Block RAM      | 
|main        | bb_real_reg[4][0]   | 1024x11       | Block RAM      | 
|main        | bb_real_reg[18][15] | 1024x11       | Block RAM      | 
|main        | bb_real_reg[18][13] | 1024x11       | Block RAM      | 
|main        | bb_real_reg[18][14] | 1024x11       | Block RAM      | 
|main        | bb_real_reg[18][11] | 1024x11       | Block RAM      | 
|main        | bb_real_reg[18][9]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[18][10] | 1024x11       | Block RAM      | 
|main        | bb_real_reg[18][12] | 1024x11       | Block RAM      | 
|main        | bb_real_reg[18][7]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[18][5]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[18][6]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[18][3]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[18][1]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[18][2]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[18][4]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[18][8]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[18][0]  | 1024x11       | Block RAM      | 
|main        | bb_real_reg[8][15]  | 1024x6        | Block RAM      | 
|main        | bb_real_reg[8][14]  | 1024x6        | Block RAM      | 
|main        | bb_real_reg[8][11]  | 1024x6        | Block RAM      | 
|main        | bb_real_reg[8][9]   | 1024x6        | Block RAM      | 
|main        | bb_real_reg[8][7]   | 1024x6        | Block RAM      | 
|main        | bb_real_reg[8][6]   | 1024x6        | Block RAM      | 
|main        | bb_real_reg[8][3]   | 1024x6        | Block RAM      | 
|main        | bb_real_reg[8][1]   | 1024x6        | Block RAM      | 
|main        | bb_real_reg[8][2]   | 1024x6        | Block RAM      | 
|main        | bb_real_reg[8][4]   | 1024x6        | Block RAM      | 
|main        | bb_real_reg[8][8]   | 1024x6        | Block RAM      | 
|main        | bb_real_reg[8][0]   | 1024x6        | Block RAM      | 
|main        | bb_real_reg[0][15]  | 1024x6        | Block RAM      | 
|main        | bb_real_reg[0][14]  | 1024x6        | Block RAM      | 
|main        | bb_real_reg[0][11]  | 1024x6        | Block RAM      | 
|main        | bb_real_reg[0][9]   | 1024x6        | Block RAM      | 
|main        | bb_real_reg[0][7]   | 1024x6        | Block RAM      | 
|main        | bb_real_reg[0][6]   | 1024x6        | Block RAM      | 
|main        | bb_real_reg[0][3]   | 1024x6        | Block RAM      | 
|main        | bb_real_reg[0][1]   | 1024x6        | Block RAM      | 
|main        | bb_real_reg[0][2]   | 1024x6        | Block RAM      | 
|main        | bb_real_reg[0][4]   | 1024x6        | Block RAM      | 
|main        | bb_real_reg[0][8]   | 1024x6        | Block RAM      | 
|main        | bb_real_reg[0][0]   | 1024x6        | Block RAM      | 
+------------+---------------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mult        | A*B            | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B            | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*(B:0x2d)     | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x3ff5b) | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x3ff55) | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x4b)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x3fd8d) | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x3feec) | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x3ff9c) | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x3fe11) | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0xa0)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x3ff3f) | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*(B:0x3ffa9)  | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x3fe32) | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x3ffdc) | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x78)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*(B:0xb9)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*(B:0x3fc74)  | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*(B:0x3fec7)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x3ffbd) | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x3ffe7) | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*(B:0x3ffe6)  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x105)   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x3fdf4) | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x1d)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x3fe88) | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x3fe95) | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0xb2)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x3ffd0) | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x3fe2d) | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x3fedf) | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*(B:0x3ff81)  | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x3ff14) | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x1f)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x3ffb1) | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*(B:0x28)     | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*(B:0x3fec2)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*(B:0xa5)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x3ffd5) | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x5a)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*(B:0x46)     | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x28)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x4d)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x23)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x3fe6d) | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x3ff0e) | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0xa3)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x3ff0b) | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x12a)   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*(B:0x3fdf2)  | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x98)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x3fe77) | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x3feec) | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*(B:0xa9)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*(B:0xd3)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*(B:0x3ffe3)  | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x34)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x3ff96) | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x3ffae) | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*(B:0x3ff45)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x99)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x51)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x3fe9b) | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x3fef0) | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0xdc)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x3fda0) | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x3ff94) | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x3ff5a) | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*(B:0x3fe9e)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x3fe59) | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x3fefe) | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x3ffda) | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*(B:0x92)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*(B:0x3fde1)  | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*(B:0x9a)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x3ffb4) | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x42)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*(B:0x3fe79)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x3fedf) | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x3ff19) | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0xf6)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x3ffe5) | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x7e)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x3fea7) | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x1a)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x6d)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x3ffcb) | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*(B:0x145)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x60)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0xc0)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x3ffc4) | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*(B:0x3feac)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*(B:0x3fed6)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*(B:0x3ffaa)  | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x3ffe3) | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x3ffd3) | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x3ffe4) | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*(B:0x11)     | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x3ffef) | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x7f)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0xba)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x255)   | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x3fe87) | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x3fe7e) | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x3ff8a) | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x3ff66) | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x3fe75) | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*(B:0x3fee6)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x3fd91) | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x3fed5) | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x3ffa6) | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*(B:0x3ff09)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*(B:0x3fd40)  | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x17)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x49)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*(B:0xc9)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x3fea8) | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x3feee) | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x3fee5) | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x3ffec) | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x3ffab) | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0xa9)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x3ff81) | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x3ffb9) | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*(B:0x103)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x3ffef) | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x26)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x3ff5f) | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*(B:0x11b)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*(B:0x8c)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*(B:0x3ff87)  | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x6b)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x4c)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x1e)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*(B:0x3ff4a)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x3ffaf) | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x14)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x3ff26) | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x3ff96) | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x3ffae) | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x66)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x197)   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x8b)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x3ffac) | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*(B:0x3fef4)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0xe2)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x3ff8d) | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*(B:0x3ffa6)  | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*(B:0x12e)    | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x3ffe4) | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x3ffd8) | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x62)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*(B:0x8b)     | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x4c)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x3ff0a) | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x3ff6f) | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x1a6)   | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0xb1)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x3ff5d) | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x3ff7c) | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x28)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0xde)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*(B:0x3feaf)  | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x74)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x3ff79) | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x2b)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*(B:0x3ff3d)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*(B:0x3ff3b)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*(B:0x6e)     | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x3fe08) | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x28)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*(B:0x3ff93)  | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x19)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x3ffa0) | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x3ff48) | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x3ff8d) | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x3ff65) | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x3ff5e) | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x78)    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x8d)    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*(B:0x3ff7d)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x3feef) | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x3ffa5) | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x1a)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*(B:0x3ff08)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*(B:0x3ff70)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x12)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x37)    | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|main        | A2*(B:0x18)    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:09 ; elapsed = 00:03:47 . Memory (MB): peak = 2398.340 ; gain = 1140.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:35 ; elapsed = 00:04:17 . Memory (MB): peak = 2398.340 ; gain = 1140.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[0][5] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[6][15] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[6][13] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[6][14] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[6][11] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[6][9] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[6][10] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[6][12] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[6][7] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[6][5] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[6][6] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[6][3] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[6][1] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[6][2] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[6][4] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[6][8] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[6][0] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[0][10] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[0][12] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[0][13] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[8][5] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[8][10] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[8][12] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[8][13] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[15][15] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[15][13] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[15][14] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[15][11] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[15][9] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[15][10] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[15][12] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[15][7] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[15][5] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[15][6] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[15][3] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[15][1] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[15][2] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[15][4] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[15][8] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[15][0] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[12][15] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[12][13] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[12][14] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[12][11] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[12][9] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[12][10] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[12][12] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[12][7] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[12][5] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[12][6] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[12][3] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[12][1] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[12][2] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[12][4] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[12][8] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[12][0] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[13][15] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[13][13] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[13][14] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[13][11] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[13][9] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[13][10] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[13][12] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[13][7] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[13][5] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[13][6] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[13][3] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[13][1] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[13][2] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[13][4] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[13][8] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[13][0] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[14][15] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[14][13] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[14][14] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[14][11] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[14][9] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[14][10] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[14][12] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[14][7] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[14][5] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[14][6] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[14][3] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[14][1] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[14][2] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[14][4] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[14][8] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[14][0] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[5][15] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[5][13] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[5][14] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[5][11] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[5][9] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[5][10] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[5][12] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[5][7] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[5][5] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[5][6] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[5][3] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance bb_real_reg[5][1] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:59 ; elapsed = 00:04:45 . Memory (MB): peak = 2406.176 ; gain = 1148.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:04 ; elapsed = 00:04:51 . Memory (MB): peak = 2406.176 ; gain = 1148.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:04 ; elapsed = 00:04:51 . Memory (MB): peak = 2406.176 ; gain = 1148.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:17 ; elapsed = 00:05:06 . Memory (MB): peak = 2406.176 ; gain = 1148.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:17 ; elapsed = 00:05:06 . Memory (MB): peak = 2406.176 ; gain = 1148.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:18 ; elapsed = 00:05:06 . Memory (MB): peak = 2406.176 ; gain = 1148.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:18 ; elapsed = 00:05:07 . Memory (MB): peak = 2406.176 ; gain = 1148.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |  4927|
|3     |DSP48E1  |   507|
|5     |LUT1     |   186|
|6     |LUT2     | 16027|
|7     |LUT3     |  3365|
|8     |LUT4     |  2404|
|9     |LUT5     |   480|
|10    |LUT6     |  1331|
|11    |RAMB18E1 |   320|
|331   |FDRE     | 16066|
|332   |IBUF     |   257|
|333   |OBUF     |   160|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:18 ; elapsed = 00:05:07 . Memory (MB): peak = 2406.176 ; gain = 1148.707
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:48 ; elapsed = 00:04:58 . Memory (MB): peak = 2406.176 ; gain = 1148.707
Synthesis Optimization Complete : Time (s): cpu = 00:04:18 ; elapsed = 00:05:07 . Memory (MB): peak = 2406.176 ; gain = 1148.707
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.975 . Memory (MB): peak = 2406.855 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5754 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2453.746 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 4e21bf22
INFO: [Common 17-83] Releasing license: Synthesis
226 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:35 ; elapsed = 00:05:29 . Memory (MB): peak = 2453.746 ; gain = 1196.277
INFO: [Common 17-1381] The checkpoint 'E:/FPGAProject/01102022/FPGAResearch/Z_Fresh/Z_Final/FPGA_Implementation/Pipelined_8_Input/RVNN/RVNN_Raw_MNIST/Raw_MNIST/Raw_MNIST.runs/synth_1/main.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2453.746 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct 24 09:11:47 2023...
