INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/shudianzuoye/ZLYM/ZLYM.srcs/sources_1/new/ID1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/shudianzuoye/ZLYM/ZLYM.srcs/sources_1/new/ImmU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/shudianzuoye/ZLYM/ZLYM.srcs/sources_1/new/yima.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yima
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/shudianzuoye/ZLYM/ZLYM.srcs/sim_1/new/ymfz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ymfz
