Release 12.4 - par M.81d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Sun Nov 10 17:27:40 2013

All signals are completely routed.

WARNING:ParHelpers:361 - There are 22 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   MIPS_SC_PROCESSOR/BRANCH_TARGET_BUFFER/Mram_REGS1_RAMD_D1_O
   MIPS_SC_PROCESSOR/BRANCH_TARGET_BUFFER/Mram_REGS2_RAMD_D1_O
   MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS11_RAMD_D1_O
   MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS12_RAMD_D1_O
   MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS13_RAMD_D1_O
   MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS14_RAMD_D1_O
   MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS15_RAMD_D1_O
   MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS21_RAMD_D1_O
   MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS22_RAMD_D1_O
   MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS23_RAMD_D1_O
   MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS24_RAMD_D1_O
   MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS25_RAMD_D1_O
   MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS31_RAMD_D1_O
   MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS32_RAMD_D1_O
   MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS33_RAMD_D1_O
   MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS34_RAMD_D1_O
   MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS35_RAMD_D1_O
   MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS4_RAMD_D1_O
   MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS5_RAMD_D1_O
   MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS6_RAMD_D1_O
   MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS7_RAMD_D1_O
   MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS8_RAMD_D1_O


