#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Jul 16 09:47:10 2019
# Process ID: 18829
# Current directory: /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019_64/yolo_conv_max_fp_prj_2019_64.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019_64/yolo_conv_max_fp_prj_2019_64.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019_64/yolo_conv_max_fp_prj_2019_64.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/xavier/MSc_Project/hls/ip_fp64'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx_2019_1/Vivado/2019.1/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019_64/yolo_conv_max_fp_prj_2019_64.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp' for cell 'design_1_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019_64/yolo_conv_max_fp_prj_2019_64.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_2/design_1_axi_smc_2.dcp' for cell 'design_1_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019_64/yolo_conv_max_fp_prj_2019_64.srcs/sources_1/bd/design_1/ip/design_1_axis_switch_0_1/design_1_axis_switch_0_1.dcp' for cell 'design_1_i/axis_switch_0'
INFO: [Project 1-454] Reading design checkpoint '/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019_64/yolo_conv_max_fp_prj_2019_64.srcs/sources_1/bd/design_1/ip/design_1_axis_switch_1_1/design_1_axis_switch_1_1.dcp' for cell 'design_1_i/axis_switch_1'
INFO: [Project 1-454] Reading design checkpoint '/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019_64/yolo_conv_max_fp_prj_2019_64.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019_64/yolo_conv_max_fp_prj_2019_64.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_2/design_1_rst_ps7_0_100M_2.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019_64/yolo_conv_max_fp_prj_2019_64.srcs/sources_1/bd/design_1/ip/design_1_yolo_conv_top_0_1/design_1_yolo_conv_top_0_1.dcp' for cell 'design_1_i/yolo_conv_top_0'
INFO: [Project 1-454] Reading design checkpoint '/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019_64/yolo_conv_max_fp_prj_2019_64.srcs/sources_1/bd/design_1/ip/design_1_yolo_max_pool_top_0_2/design_1_yolo_max_pool_top_0_2.dcp' for cell 'design_1_i/yolo_max_pool_top_0'
INFO: [Project 1-454] Reading design checkpoint '/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019_64/yolo_conv_max_fp_prj_2019_64.srcs/sources_1/bd/design_1/ip/design_1_xbar_4/design_1_xbar_4.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019_64/yolo_conv_max_fp_prj_2019_64.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 1406 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019_64/yolo_conv_max_fp_prj_2019_64.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019_64/yolo_conv_max_fp_prj_2019_64.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019_64/yolo_conv_max_fp_prj_2019_64.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019_64/yolo_conv_max_fp_prj_2019_64.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019_64/yolo_conv_max_fp_prj_2019_64.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019_64/yolo_conv_max_fp_prj_2019_64.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019_64/yolo_conv_max_fp_prj_2019_64.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019_64/yolo_conv_max_fp_prj_2019_64.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_1/bd_6e42_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019_64/yolo_conv_max_fp_prj_2019_64.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_1/bd_6e42_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019_64/yolo_conv_max_fp_prj_2019_64.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_1/bd_6e42_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019_64/yolo_conv_max_fp_prj_2019_64.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_1/bd_6e42_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019_64/yolo_conv_max_fp_prj_2019_64.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_2/design_1_rst_ps7_0_100M_2_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019_64/yolo_conv_max_fp_prj_2019_64.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_2/design_1_rst_ps7_0_100M_2_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019_64/yolo_conv_max_fp_prj_2019_64.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_2/design_1_rst_ps7_0_100M_2.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019_64/yolo_conv_max_fp_prj_2019_64.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_2/design_1_rst_ps7_0_100M_2.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019_64/yolo_conv_max_fp_prj_2019_64.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019_64/yolo_conv_max_fp_prj_2019_64.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Sourcing Tcl File [/opt/Xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake' of design 'design_1' [/opt/Xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
Finished Sourcing Tcl File [/opt/Xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake'
Sourcing Tcl File [/opt/Xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake' of design 'design_1' [/opt/Xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
Finished Sourcing Tcl File [/opt/Xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake'
Sourcing Tcl File [/opt/Xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst' of design 'design_1' [/opt/Xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/opt/Xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_rst_synch/inst_xpm_cdc_single'
Finished Sourcing Tcl File [/opt/Xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_rst_synch/inst_xpm_cdc_single'
Sourcing Tcl File [/opt/Xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst' of design 'design_1' [/opt/Xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/opt/Xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst' of design 'design_1' [/opt/Xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/opt/Xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/opt/Xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_rst_synch/inst_xpm_cdc_single'
Finished Sourcing Tcl File [/opt/Xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_rst_synch/inst_xpm_cdc_single'
Sourcing Tcl File [/opt/Xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst' of design 'design_1' [/opt/Xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/opt/Xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/opt/Xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [/opt/Xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [/opt/Xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [/opt/Xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [/opt/Xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [/opt/Xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [/opt/Xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx_2019_1/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2434.082 ; gain = 0.000 ; free physical = 3264 ; free virtual = 12372
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 193 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 186 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 5 instances

26 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:31 . Memory (MB): peak = 2434.082 ; gain = 1040.496 ; free physical = 3265 ; free virtual = 12373
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2450.082 ; gain = 16.000 ; free physical = 3261 ; free virtual = 12371

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1609c9b09

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2450.082 ; gain = 0.000 ; free physical = 3187 ; free virtual = 12296

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 14 inverter(s) to 93 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: e9b871f3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2518.082 ; gain = 1.000 ; free physical = 3143 ; free virtual = 12253
INFO: [Opt 31-389] Phase Retarget created 104 cells and removed 251 cells
INFO: [Opt 31-1021] In phase Retarget, 30 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 19bd07cb7

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2518.082 ; gain = 1.000 ; free physical = 3144 ; free virtual = 12253
INFO: [Opt 31-389] Phase Constant propagation created 29 cells and removed 576 cells
INFO: [Opt 31-1021] In phase Constant propagation, 40 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: b24aae80

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2518.082 ; gain = 1.000 ; free physical = 3140 ; free virtual = 12250
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1850 cells
INFO: [Opt 31-1021] In phase Sweep, 50 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: b24aae80

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2518.082 ; gain = 1.000 ; free physical = 3143 ; free virtual = 12252
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: b24aae80

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2518.082 ; gain = 1.000 ; free physical = 3142 ; free virtual = 12252
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 16a678a09

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2518.082 ; gain = 1.000 ; free physical = 3142 ; free virtual = 12251
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 30 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             104  |             251  |                                             30  |
|  Constant propagation         |              29  |             576  |                                             40  |
|  Sweep                        |               0  |            1850  |                                             50  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               1  |                                             30  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2518.082 ; gain = 0.000 ; free physical = 3142 ; free virtual = 12251
Ending Logic Optimization Task | Checksum: 22869167e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2518.082 ; gain = 1.000 ; free physical = 3142 ; free virtual = 12252

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.507 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 84 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 7 newly gated: 0 Total Ports: 168
Ending PowerOpt Patch Enables Task | Checksum: 18312a190

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.45 . Memory (MB): peak = 3082.832 ; gain = 0.000 ; free physical = 3018 ; free virtual = 12133
Ending Power Optimization Task | Checksum: 18312a190

Time (s): cpu = 00:00:52 ; elapsed = 00:00:21 . Memory (MB): peak = 3082.832 ; gain = 564.750 ; free physical = 3082 ; free virtual = 12197

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 179b5701e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 3082.832 ; gain = 0.000 ; free physical = 3085 ; free virtual = 12200
Ending Final Cleanup Task | Checksum: 179b5701e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 3082.832 ; gain = 0.000 ; free physical = 3085 ; free virtual = 12200

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3082.832 ; gain = 0.000 ; free physical = 3085 ; free virtual = 12200
Ending Netlist Obfuscation Task | Checksum: 179b5701e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3082.832 ; gain = 0.000 ; free physical = 3085 ; free virtual = 12200
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:28 ; elapsed = 00:00:46 . Memory (MB): peak = 3082.832 ; gain = 648.750 ; free physical = 3085 ; free virtual = 12200
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3082.832 ; gain = 0.000 ; free physical = 3085 ; free virtual = 12200
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3082.832 ; gain = 0.000 ; free physical = 3078 ; free virtual = 12198
INFO: [Common 17-1381] The checkpoint '/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019_64/yolo_conv_max_fp_prj_2019_64.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3082.832 ; gain = 0.000 ; free physical = 3072 ; free virtual = 12197
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019_64/yolo_conv_max_fp_prj_2019_64.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 3122.852 ; gain = 40.020 ; free physical = 3065 ; free virtual = 12191
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3122.852 ; gain = 0.000 ; free physical = 3064 ; free virtual = 12192
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a5ad11be

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3122.852 ; gain = 0.000 ; free physical = 3064 ; free virtual = 12191
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3122.852 ; gain = 0.000 ; free physical = 3064 ; free virtual = 12191

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: bf0a9a7d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 3122.852 ; gain = 0.000 ; free physical = 2984 ; free virtual = 12112

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 6a9792d6

Time (s): cpu = 00:00:31 ; elapsed = 00:00:17 . Memory (MB): peak = 3122.852 ; gain = 0.000 ; free physical = 2883 ; free virtual = 12012

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 6a9792d6

Time (s): cpu = 00:00:32 ; elapsed = 00:00:17 . Memory (MB): peak = 3122.852 ; gain = 0.000 ; free physical = 2883 ; free virtual = 12012
Phase 1 Placer Initialization | Checksum: 6a9792d6

Time (s): cpu = 00:00:32 ; elapsed = 00:00:17 . Memory (MB): peak = 3122.852 ; gain = 0.000 ; free physical = 2883 ; free virtual = 12012

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: ca5de767

Time (s): cpu = 00:00:41 ; elapsed = 00:00:20 . Memory (MB): peak = 3122.852 ; gain = 0.000 ; free physical = 2838 ; free virtual = 11968

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net design_1_i/yolo_conv_top_0/inst/grp_slide_window_fu_12058/ap_CS_fsm_reg[17]_2 could not be optimized because driver design_1_i/yolo_conv_top_0/inst/grp_slide_window_fu_12058/ram_reg_0_i_1__6 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/yolo_conv_top_0/inst/grp_slide_window_fu_12058/ap_CS_fsm_reg[17]_0 could not be optimized because driver design_1_i/yolo_conv_top_0/inst/grp_slide_window_fu_12058/ram_reg_0_i_1__2 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/yolo_conv_top_0/inst/grp_slide_window_fu_12058/ap_enable_reg_pp2_iter0_reg_1 could not be optimized because driver design_1_i/yolo_conv_top_0/inst/grp_slide_window_fu_12058/ram_reg_0_i_1__5 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/yolo_conv_top_0/inst/grp_slide_window_fu_12058/ap_enable_reg_pp2_iter0_reg could not be optimized because driver design_1_i/yolo_conv_top_0/inst/grp_slide_window_fu_12058/ram_reg_0_i_1__1 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/yolo_conv_top_0/inst/grp_slide_window_fu_12058/ap_CS_fsm_reg[17]_1 could not be optimized because driver design_1_i/yolo_conv_top_0/inst/grp_slide_window_fu_12058/ram_reg_0_i_1__4 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/yolo_conv_top_0/inst/grp_slide_window_fu_12058/ap_CS_fsm_reg[17] could not be optimized because driver design_1_i/yolo_conv_top_0/inst/grp_slide_window_fu_12058/ram_reg_0_i_1__0 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/yolo_conv_top_0/inst/grp_slide_window_fu_12058/ap_enable_reg_pp2_iter0_reg_0 could not be optimized because driver design_1_i/yolo_conv_top_0/inst/grp_slide_window_fu_12058/ram_reg_0_i_1__3 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/yolo_conv_top_0/inst/grp_slide_window_fu_12058/ce0 could not be optimized because driver design_1_i/yolo_conv_top_0/inst/grp_slide_window_fu_12058/ram_reg_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/yolo_conv_top_0/inst/grp_slide_window_fu_12058/ap_CS_fsm_reg[1]_1 could not be optimized because driver design_1_i/yolo_conv_top_0/inst/grp_slide_window_fu_12058/ram_reg_0_i_2__1 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/yolo_conv_top_0/inst/grp_slide_window_fu_12058/ap_CS_fsm_reg[1]_2 could not be optimized because driver design_1_i/yolo_conv_top_0/inst/grp_slide_window_fu_12058/ram_reg_0_i_2__2 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/yolo_conv_top_0/inst/yolo_conv_top_mac_muladd_4ns_10ns_9ns_13_1_1_U93/yolo_conv_top_mac_muladd_4ns_10ns_9ns_13_1_1_DSP48_3_U/addr0[9] could not be optimized because driver design_1_i/yolo_conv_top_0/inst/yolo_conv_top_mac_muladd_4ns_10ns_9ns_13_1_1_U93/yolo_conv_top_mac_muladd_4ns_10ns_9ns_13_1_1_DSP48_3_U/ram_reg_0_i_4__0 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/yolo_conv_top_0/inst/grp_slide_window_fu_12058/ce1 could not be optimized because driver design_1_i/yolo_conv_top_0/inst/grp_slide_window_fu_12058/ram_reg_0_i_2 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11876/mul_ln1118_reg_1300_reg_i_1_n_0 could not be optimized because driver design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11876/mul_ln1118_reg_1300_reg_i_1 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/yolo_conv_top_0/inst/yolo_conv_top_mac_muladd_4ns_10ns_9ns_13_1_1_U93/yolo_conv_top_mac_muladd_4ns_10ns_9ns_13_1_1_DSP48_3_U/addr0[0] could not be optimized because driver design_1_i/yolo_conv_top_0/inst/yolo_conv_top_mac_muladd_4ns_10ns_9ns_13_1_1_U93/yolo_conv_top_mac_muladd_4ns_10ns_9ns_13_1_1_DSP48_3_U/ram_reg_0_i_13__0 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-457] Pass 1. Identified 5 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11832/add_ln1192_2_fu_395_p2. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/yolo_conv_top_0/inst/mul_ln56_1_reg_15597_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11832/mul_ln1118_2_reg_1312_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11876/add_ln1192_fu_222_p2. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11788/add_ln1192_1_fu_309_p2. 16 registers were pushed out.
INFO: [Physopt 32-775] End 2 Pass. Optimized 5 nets or cells. Created 79 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.20 . Memory (MB): peak = 3122.852 ; gain = 0.000 ; free physical = 2819 ; free virtual = 11951
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3122.852 ; gain = 0.000 ; free physical = 2820 ; free virtual = 11952

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                        |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |           79  |              0  |                     5  |           0  |           1  |  00:00:01  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |           79  |              0  |                     5  |           0  |           7  |  00:00:01  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 150106c7c

Time (s): cpu = 00:02:18 ; elapsed = 00:01:08 . Memory (MB): peak = 3122.852 ; gain = 0.000 ; free physical = 2812 ; free virtual = 11945
Phase 2.2 Global Placement Core | Checksum: a61b7240

Time (s): cpu = 00:02:34 ; elapsed = 00:01:16 . Memory (MB): peak = 3122.852 ; gain = 0.000 ; free physical = 2807 ; free virtual = 11940
Phase 2 Global Placement | Checksum: a61b7240

Time (s): cpu = 00:02:35 ; elapsed = 00:01:16 . Memory (MB): peak = 3122.852 ; gain = 0.000 ; free physical = 2838 ; free virtual = 11971

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: f780183c

Time (s): cpu = 00:02:45 ; elapsed = 00:01:20 . Memory (MB): peak = 3122.852 ; gain = 0.000 ; free physical = 2834 ; free virtual = 11967

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 15654c0d8

Time (s): cpu = 00:03:03 ; elapsed = 00:01:27 . Memory (MB): peak = 3122.852 ; gain = 0.000 ; free physical = 2831 ; free virtual = 11965

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 146754a82

Time (s): cpu = 00:03:05 ; elapsed = 00:01:28 . Memory (MB): peak = 3122.852 ; gain = 0.000 ; free physical = 2831 ; free virtual = 11965

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 168937896

Time (s): cpu = 00:03:05 ; elapsed = 00:01:29 . Memory (MB): peak = 3122.852 ; gain = 0.000 ; free physical = 2831 ; free virtual = 11965

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1a9f955cd

Time (s): cpu = 00:03:21 ; elapsed = 00:01:35 . Memory (MB): peak = 3122.852 ; gain = 0.000 ; free physical = 2832 ; free virtual = 11966

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 16180c787

Time (s): cpu = 00:03:52 ; elapsed = 00:02:03 . Memory (MB): peak = 3122.852 ; gain = 0.000 ; free physical = 2769 ; free virtual = 11903

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: df263c01

Time (s): cpu = 00:03:56 ; elapsed = 00:02:06 . Memory (MB): peak = 3122.852 ; gain = 0.000 ; free physical = 2771 ; free virtual = 11906

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1346e1616

Time (s): cpu = 00:03:56 ; elapsed = 00:02:07 . Memory (MB): peak = 3122.852 ; gain = 0.000 ; free physical = 2771 ; free virtual = 11906
Phase 3 Detail Placement | Checksum: 1346e1616

Time (s): cpu = 00:03:57 ; elapsed = 00:02:07 . Memory (MB): peak = 3122.852 ; gain = 0.000 ; free physical = 2772 ; free virtual = 11906

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1279810ab

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/grp_window_macc_fu_11766_ap_ce, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11766/ap_ce_reg, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11898/E[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11920/ap_ce_reg, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/yolo_conv_top_0/inst/out_stream_group_25_fifo_U/ap_CS_fsm_reg[27]_1[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/ap_enable_reg_pp2_iter0_reg_2[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/select_ln895_1_reg_16550_reg[0][0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/yolo_conv_top_0/inst/out_stream_group_29_fifo_U/ap_CS_fsm_reg[29]_0[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/yolo_conv_top_0/inst/out_stream_group_21_fifo_U/ap_CS_fsm_reg[25]_1[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/yolo_conv_top_0/inst/out_stream_group_12_fifo_U/ap_CS_fsm_reg[23][0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/yolo_conv_top_0/inst/grp_out_stream_merge_fu_12000/ap_enable_reg_pp2_iter0_reg_0[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 11 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 11, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1279810ab

Time (s): cpu = 00:04:25 ; elapsed = 00:02:18 . Memory (MB): peak = 3122.852 ; gain = 0.000 ; free physical = 2792 ; free virtual = 11926
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.503. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1499981c5

Time (s): cpu = 00:04:38 ; elapsed = 00:02:31 . Memory (MB): peak = 3122.852 ; gain = 0.000 ; free physical = 2790 ; free virtual = 11925
Phase 4.1 Post Commit Optimization | Checksum: 1499981c5

Time (s): cpu = 00:04:39 ; elapsed = 00:02:31 . Memory (MB): peak = 3122.852 ; gain = 0.000 ; free physical = 2790 ; free virtual = 11925

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1499981c5

Time (s): cpu = 00:04:40 ; elapsed = 00:02:32 . Memory (MB): peak = 3122.852 ; gain = 0.000 ; free physical = 2791 ; free virtual = 11925

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1499981c5

Time (s): cpu = 00:04:40 ; elapsed = 00:02:32 . Memory (MB): peak = 3122.852 ; gain = 0.000 ; free physical = 2793 ; free virtual = 11927

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3122.852 ; gain = 0.000 ; free physical = 2793 ; free virtual = 11927
Phase 4.4 Final Placement Cleanup | Checksum: 19218a161

Time (s): cpu = 00:04:41 ; elapsed = 00:02:33 . Memory (MB): peak = 3122.852 ; gain = 0.000 ; free physical = 2793 ; free virtual = 11927
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 19218a161

Time (s): cpu = 00:04:41 ; elapsed = 00:02:33 . Memory (MB): peak = 3122.852 ; gain = 0.000 ; free physical = 2793 ; free virtual = 11927
Ending Placer Task | Checksum: a48f7f7e

Time (s): cpu = 00:04:41 ; elapsed = 00:02:33 . Memory (MB): peak = 3122.852 ; gain = 0.000 ; free physical = 2793 ; free virtual = 11927
INFO: [Common 17-83] Releasing license: Implementation
120 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:47 ; elapsed = 00:02:36 . Memory (MB): peak = 3122.852 ; gain = 0.000 ; free physical = 2858 ; free virtual = 11992
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3122.852 ; gain = 0.000 ; free physical = 2858 ; free virtual = 11992
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 3122.852 ; gain = 0.000 ; free physical = 2740 ; free virtual = 11960
INFO: [Common 17-1381] The checkpoint '/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019_64/yolo_conv_max_fp_prj_2019_64.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 3122.852 ; gain = 0.000 ; free physical = 2830 ; free virtual = 11984
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3122.852 ; gain = 0.000 ; free physical = 2820 ; free virtual = 11974
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3122.852 ; gain = 0.000 ; free physical = 2830 ; free virtual = 11984
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 3f480573 ConstDB: 0 ShapeSum: 65477a0b RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 21dffa73

Time (s): cpu = 00:00:36 ; elapsed = 00:00:20 . Memory (MB): peak = 3122.852 ; gain = 0.000 ; free physical = 2686 ; free virtual = 11841
Post Restoration Checksum: NetGraph: 1a61b747 NumContArr: 77e432c Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 21dffa73

Time (s): cpu = 00:00:37 ; elapsed = 00:00:21 . Memory (MB): peak = 3122.852 ; gain = 0.000 ; free physical = 2655 ; free virtual = 11810

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 21dffa73

Time (s): cpu = 00:00:37 ; elapsed = 00:00:22 . Memory (MB): peak = 3122.852 ; gain = 0.000 ; free physical = 2633 ; free virtual = 11789

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 21dffa73

Time (s): cpu = 00:00:37 ; elapsed = 00:00:22 . Memory (MB): peak = 3122.852 ; gain = 0.000 ; free physical = 2633 ; free virtual = 11789
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: b7b87411

Time (s): cpu = 00:01:06 ; elapsed = 00:00:34 . Memory (MB): peak = 3122.852 ; gain = 0.000 ; free physical = 2599 ; free virtual = 11755
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.711  | TNS=0.000  | WHS=-0.348 | THS=-502.898|

Phase 2 Router Initialization | Checksum: 1287e62ed

Time (s): cpu = 00:01:21 ; elapsed = 00:00:40 . Memory (MB): peak = 3122.852 ; gain = 0.000 ; free physical = 2590 ; free virtual = 11746

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 67678
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 67678
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1a97cbaff

Time (s): cpu = 00:02:29 ; elapsed = 00:01:02 . Memory (MB): peak = 3122.852 ; gain = 0.000 ; free physical = 2581 ; free virtual = 11738

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 19993
 Number of Nodes with overlaps = 6265
 Number of Nodes with overlaps = 2205
 Number of Nodes with overlaps = 1023
 Number of Nodes with overlaps = 423
 Number of Nodes with overlaps = 236
 Number of Nodes with overlaps = 105
 Number of Nodes with overlaps = 61
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.186  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 150d49ee3

Time (s): cpu = 00:12:50 ; elapsed = 00:06:17 . Memory (MB): peak = 3122.852 ; gain = 0.000 ; free physical = 2577 ; free virtual = 11733

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.091  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: db1250a4

Time (s): cpu = 00:13:57 ; elapsed = 00:07:16 . Memory (MB): peak = 3122.852 ; gain = 0.000 ; free physical = 2577 ; free virtual = 11734
Phase 4 Rip-up And Reroute | Checksum: db1250a4

Time (s): cpu = 00:13:57 ; elapsed = 00:07:17 . Memory (MB): peak = 3122.852 ; gain = 0.000 ; free physical = 2577 ; free virtual = 11734

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: db1250a4

Time (s): cpu = 00:13:58 ; elapsed = 00:07:17 . Memory (MB): peak = 3122.852 ; gain = 0.000 ; free physical = 2577 ; free virtual = 11734

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: db1250a4

Time (s): cpu = 00:13:58 ; elapsed = 00:07:17 . Memory (MB): peak = 3122.852 ; gain = 0.000 ; free physical = 2577 ; free virtual = 11734
Phase 5 Delay and Skew Optimization | Checksum: db1250a4

Time (s): cpu = 00:13:58 ; elapsed = 00:07:17 . Memory (MB): peak = 3122.852 ; gain = 0.000 ; free physical = 2577 ; free virtual = 11734

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 11fb306b2

Time (s): cpu = 00:14:04 ; elapsed = 00:07:20 . Memory (MB): peak = 3122.852 ; gain = 0.000 ; free physical = 2577 ; free virtual = 11733
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.091  | TNS=0.000  | WHS=0.015  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 159c2cbca

Time (s): cpu = 00:14:04 ; elapsed = 00:07:20 . Memory (MB): peak = 3122.852 ; gain = 0.000 ; free physical = 2577 ; free virtual = 11733
Phase 6 Post Hold Fix | Checksum: 159c2cbca

Time (s): cpu = 00:14:04 ; elapsed = 00:07:20 . Memory (MB): peak = 3122.852 ; gain = 0.000 ; free physical = 2577 ; free virtual = 11733

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 27.3263 %
  Global Horizontal Routing Utilization  = 33.3503 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: b38ff776

Time (s): cpu = 00:14:05 ; elapsed = 00:07:21 . Memory (MB): peak = 3122.852 ; gain = 0.000 ; free physical = 2576 ; free virtual = 11733

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: b38ff776

Time (s): cpu = 00:14:05 ; elapsed = 00:07:21 . Memory (MB): peak = 3122.852 ; gain = 0.000 ; free physical = 2575 ; free virtual = 11731

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1622cb734

Time (s): cpu = 00:14:11 ; elapsed = 00:07:26 . Memory (MB): peak = 3122.852 ; gain = 0.000 ; free physical = 2577 ; free virtual = 11734

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.091  | TNS=0.000  | WHS=0.015  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1622cb734

Time (s): cpu = 00:14:11 ; elapsed = 00:07:27 . Memory (MB): peak = 3122.852 ; gain = 0.000 ; free physical = 2577 ; free virtual = 11733
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:14:11 ; elapsed = 00:07:27 . Memory (MB): peak = 3122.852 ; gain = 0.000 ; free physical = 2622 ; free virtual = 11778

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
138 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:14:19 ; elapsed = 00:07:30 . Memory (MB): peak = 3122.852 ; gain = 0.000 ; free physical = 2622 ; free virtual = 11778
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3122.852 ; gain = 0.000 ; free physical = 2622 ; free virtual = 11778
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 3122.852 ; gain = 0.000 ; free physical = 2487 ; free virtual = 11752
INFO: [Common 17-1381] The checkpoint '/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019_64/yolo_conv_max_fp_prj_2019_64.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:27 ; elapsed = 00:00:14 . Memory (MB): peak = 3122.852 ; gain = 0.000 ; free physical = 2587 ; free virtual = 11770
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019_64/yolo_conv_max_fp_prj_2019_64.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:28 ; elapsed = 00:00:11 . Memory (MB): peak = 3122.852 ; gain = 0.000 ; free physical = 2556 ; free virtual = 11741
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019_64/yolo_conv_max_fp_prj_2019_64.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:51 ; elapsed = 00:00:17 . Memory (MB): peak = 3275.832 ; gain = 152.980 ; free physical = 2531 ; free virtual = 11716
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
151 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 3275.832 ; gain = 0.000 ; free physical = 2461 ; free virtual = 11656
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_post_process_fu_11942/yolo_conv_top_mul_mul_6ns_16s_22_1_0_U34/yolo_conv_top_mul_mul_6ns_16s_22_1_0_DSP48_1_U/p input design_1_i/yolo_conv_top_0/inst/grp_post_process_fu_11942/yolo_conv_top_mul_mul_6ns_16s_22_1_0_U34/yolo_conv_top_mul_mul_6ns_16s_22_1_0_DSP48_1_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_post_process_fu_11956/yolo_conv_top_mul_mul_6ns_16s_22_1_0_U34/yolo_conv_top_mul_mul_6ns_16s_22_1_0_DSP48_1_U/p input design_1_i/yolo_conv_top_0/inst/grp_post_process_fu_11956/yolo_conv_top_mul_mul_6ns_16s_22_1_0_U34/yolo_conv_top_mul_mul_6ns_16s_22_1_0_DSP48_1_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11766/add_ln1192_1_fu_309_p2 input design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11766/add_ln1192_1_fu_309_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11766/add_ln1192_2_fu_395_p2 input design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11766/add_ln1192_2_fu_395_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11766/add_ln1192_3_fu_494_p2 input design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11766/add_ln1192_3_fu_494_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11766/add_ln1192_4_fu_581_p2 input design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11766/add_ln1192_4_fu_581_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11766/add_ln1192_5_fu_667_p2 input design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11766/add_ln1192_5_fu_667_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11766/add_ln1192_6_fu_766_p2 input design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11766/add_ln1192_6_fu_766_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11766/add_ln1192_7_fu_853_p2 input design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11766/add_ln1192_7_fu_853_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11788/add_ln1192_1_fu_309_p2 input design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11788/add_ln1192_1_fu_309_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11788/add_ln1192_1_fu_309_p2 input design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11788/add_ln1192_1_fu_309_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11788/add_ln1192_2_fu_395_p2 input design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11788/add_ln1192_2_fu_395_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11788/add_ln1192_3_fu_494_p2 input design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11788/add_ln1192_3_fu_494_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11788/add_ln1192_4_fu_581_p2 input design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11788/add_ln1192_4_fu_581_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11788/add_ln1192_5_fu_667_p2 input design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11788/add_ln1192_5_fu_667_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11788/add_ln1192_6_fu_766_p2 input design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11788/add_ln1192_6_fu_766_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11788/add_ln1192_7_fu_853_p2 input design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11788/add_ln1192_7_fu_853_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11810/add_ln1192_1_fu_309_p2 input design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11810/add_ln1192_1_fu_309_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11810/add_ln1192_2_fu_395_p2 input design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11810/add_ln1192_2_fu_395_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11810/add_ln1192_3_fu_494_p2 input design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11810/add_ln1192_3_fu_494_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11810/add_ln1192_4_fu_581_p2 input design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11810/add_ln1192_4_fu_581_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11810/add_ln1192_5_fu_667_p2 input design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11810/add_ln1192_5_fu_667_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11810/add_ln1192_6_fu_766_p2 input design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11810/add_ln1192_6_fu_766_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11810/add_ln1192_7_fu_853_p2 input design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11810/add_ln1192_7_fu_853_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11832/add_ln1192_1_fu_309_p2 input design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11832/add_ln1192_1_fu_309_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11832/add_ln1192_2_fu_395_p2 input design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11832/add_ln1192_2_fu_395_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11832/add_ln1192_3_fu_494_p2 input design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11832/add_ln1192_3_fu_494_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11832/add_ln1192_4_fu_581_p2 input design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11832/add_ln1192_4_fu_581_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11832/add_ln1192_5_fu_667_p2 input design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11832/add_ln1192_5_fu_667_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11832/add_ln1192_6_fu_766_p2 input design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11832/add_ln1192_6_fu_766_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11832/add_ln1192_7_fu_853_p2 input design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11832/add_ln1192_7_fu_853_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11832/mul_ln1118_2_reg_1312_reg input design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11832/mul_ln1118_2_reg_1312_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11854/add_ln1192_1_fu_309_p2 input design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11854/add_ln1192_1_fu_309_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11854/add_ln1192_2_fu_395_p2 input design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11854/add_ln1192_2_fu_395_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11854/add_ln1192_3_fu_494_p2 input design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11854/add_ln1192_3_fu_494_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11854/add_ln1192_4_fu_581_p2 input design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11854/add_ln1192_4_fu_581_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11854/add_ln1192_5_fu_667_p2 input design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11854/add_ln1192_5_fu_667_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11854/add_ln1192_6_fu_766_p2 input design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11854/add_ln1192_6_fu_766_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11854/add_ln1192_7_fu_853_p2 input design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11854/add_ln1192_7_fu_853_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11876/add_ln1192_1_fu_309_p2 input design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11876/add_ln1192_1_fu_309_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11876/add_ln1192_2_fu_395_p2 input design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11876/add_ln1192_2_fu_395_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11876/add_ln1192_3_fu_494_p2 input design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11876/add_ln1192_3_fu_494_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11876/add_ln1192_4_fu_581_p2 input design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11876/add_ln1192_4_fu_581_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11876/add_ln1192_5_fu_667_p2 input design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11876/add_ln1192_5_fu_667_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11876/add_ln1192_6_fu_766_p2 input design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11876/add_ln1192_6_fu_766_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11876/add_ln1192_7_fu_853_p2 input design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11876/add_ln1192_7_fu_853_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11876/add_ln1192_fu_222_p2 input design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11876/add_ln1192_fu_222_p2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11898/add_ln1192_1_fu_309_p2 input design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11898/add_ln1192_1_fu_309_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11898/add_ln1192_2_fu_395_p2 input design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11898/add_ln1192_2_fu_395_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11898/add_ln1192_3_fu_494_p2 input design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11898/add_ln1192_3_fu_494_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11898/add_ln1192_4_fu_581_p2 input design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11898/add_ln1192_4_fu_581_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11898/add_ln1192_5_fu_667_p2 input design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11898/add_ln1192_5_fu_667_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11898/add_ln1192_6_fu_766_p2 input design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11898/add_ln1192_6_fu_766_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11898/add_ln1192_7_fu_853_p2 input design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11898/add_ln1192_7_fu_853_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11920/add_ln1192_1_fu_309_p2 input design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11920/add_ln1192_1_fu_309_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11920/add_ln1192_2_fu_395_p2 input design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11920/add_ln1192_2_fu_395_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11920/add_ln1192_3_fu_494_p2 input design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11920/add_ln1192_3_fu_494_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11920/add_ln1192_4_fu_581_p2 input design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11920/add_ln1192_4_fu_581_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11920/add_ln1192_5_fu_667_p2 input design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11920/add_ln1192_5_fu_667_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11920/add_ln1192_6_fu_766_p2 input design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11920/add_ln1192_6_fu_766_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11920/add_ln1192_7_fu_853_p2 input design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11920/add_ln1192_7_fu_853_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/yolo_conv_top_0/inst/yolo_conv_top_mac_muladd_4ns_10ns_9ns_13_1_1_U93/yolo_conv_top_mac_muladd_4ns_10ns_9ns_13_1_1_DSP48_3_U/p input design_1_i/yolo_conv_top_0/inst/yolo_conv_top_mac_muladd_4ns_10ns_9ns_13_1_1_U93/yolo_conv_top_mac_muladd_4ns_10ns_9ns_13_1_1_DSP48_3_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/yolo_max_pool_top_0/inst/mul_ln209_3_reg_2260_reg input design_1_i/yolo_max_pool_top_0/inst/mul_ln209_3_reg_2260_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11766/add_ln1192_2_fu_395_p2 output design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11766/add_ln1192_2_fu_395_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11766/add_ln1192_3_fu_494_p2 output design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11766/add_ln1192_3_fu_494_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11766/add_ln1192_5_fu_667_p2 output design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11766/add_ln1192_5_fu_667_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11766/add_ln1192_6_fu_766_p2 output design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11766/add_ln1192_6_fu_766_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11766/add_ln1192_fu_222_p2 output design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11766/add_ln1192_fu_222_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11788/add_ln1192_2_fu_395_p2 output design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11788/add_ln1192_2_fu_395_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11788/add_ln1192_3_fu_494_p2 output design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11788/add_ln1192_3_fu_494_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11788/add_ln1192_5_fu_667_p2 output design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11788/add_ln1192_5_fu_667_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11788/add_ln1192_6_fu_766_p2 output design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11788/add_ln1192_6_fu_766_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11788/add_ln1192_fu_222_p2 output design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11788/add_ln1192_fu_222_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11810/add_ln1192_2_fu_395_p2 output design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11810/add_ln1192_2_fu_395_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11810/add_ln1192_3_fu_494_p2 output design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11810/add_ln1192_3_fu_494_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11810/add_ln1192_5_fu_667_p2 output design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11810/add_ln1192_5_fu_667_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11810/add_ln1192_6_fu_766_p2 output design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11810/add_ln1192_6_fu_766_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11810/add_ln1192_fu_222_p2 output design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11810/add_ln1192_fu_222_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11832/add_ln1192_2_fu_395_p2 output design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11832/add_ln1192_2_fu_395_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11832/add_ln1192_3_fu_494_p2 output design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11832/add_ln1192_3_fu_494_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11832/add_ln1192_5_fu_667_p2 output design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11832/add_ln1192_5_fu_667_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11832/add_ln1192_6_fu_766_p2 output design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11832/add_ln1192_6_fu_766_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11832/add_ln1192_fu_222_p2 output design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11832/add_ln1192_fu_222_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11854/add_ln1192_2_fu_395_p2 output design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11854/add_ln1192_2_fu_395_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11854/add_ln1192_3_fu_494_p2 output design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11854/add_ln1192_3_fu_494_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11854/add_ln1192_5_fu_667_p2 output design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11854/add_ln1192_5_fu_667_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11854/add_ln1192_6_fu_766_p2 output design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11854/add_ln1192_6_fu_766_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11854/add_ln1192_fu_222_p2 output design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11854/add_ln1192_fu_222_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11876/add_ln1192_2_fu_395_p2 output design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11876/add_ln1192_2_fu_395_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11876/add_ln1192_3_fu_494_p2 output design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11876/add_ln1192_3_fu_494_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11876/add_ln1192_5_fu_667_p2 output design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11876/add_ln1192_5_fu_667_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11876/add_ln1192_6_fu_766_p2 output design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11876/add_ln1192_6_fu_766_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11876/add_ln1192_fu_222_p2 output design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11876/add_ln1192_fu_222_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11898/add_ln1192_2_fu_395_p2 output design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11898/add_ln1192_2_fu_395_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11898/add_ln1192_3_fu_494_p2 output design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11898/add_ln1192_3_fu_494_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11898/add_ln1192_5_fu_667_p2 output design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11898/add_ln1192_5_fu_667_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11898/add_ln1192_6_fu_766_p2 output design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11898/add_ln1192_6_fu_766_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11898/add_ln1192_fu_222_p2 output design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11898/add_ln1192_fu_222_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11920/add_ln1192_2_fu_395_p2 output design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11920/add_ln1192_2_fu_395_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11920/add_ln1192_3_fu_494_p2 output design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11920/add_ln1192_3_fu_494_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11920/add_ln1192_5_fu_667_p2 output design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11920/add_ln1192_5_fu_667_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11920/add_ln1192_6_fu_766_p2 output design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11920/add_ln1192_6_fu_766_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11920/add_ln1192_fu_222_p2 output design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11920/add_ln1192_fu_222_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/mul_ln56_1_reg_15597_reg output design_1_i/yolo_conv_top_0/inst/mul_ln56_1_reg_15597_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/yolo_conv_top_mac_muladd_4ns_10ns_9ns_13_1_1_U93/yolo_conv_top_mac_muladd_4ns_10ns_9ns_13_1_1_DSP48_3_U/p output design_1_i/yolo_conv_top_0/inst/yolo_conv_top_mac_muladd_4ns_10ns_9ns_13_1_1_U93/yolo_conv_top_mac_muladd_4ns_10ns_9ns_13_1_1_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_post_process_fu_11942/yolo_conv_top_mul_mul_6ns_16s_22_1_0_U34/yolo_conv_top_mul_mul_6ns_16s_22_1_0_DSP48_1_U/p multiplier stage design_1_i/yolo_conv_top_0/inst/grp_post_process_fu_11942/yolo_conv_top_mul_mul_6ns_16s_22_1_0_U34/yolo_conv_top_mul_mul_6ns_16s_22_1_0_DSP48_1_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_post_process_fu_11956/yolo_conv_top_mul_mul_6ns_16s_22_1_0_U34/yolo_conv_top_mul_mul_6ns_16s_22_1_0_DSP48_1_U/p multiplier stage design_1_i/yolo_conv_top_0/inst/grp_post_process_fu_11956/yolo_conv_top_mul_mul_6ns_16s_22_1_0_U34/yolo_conv_top_mul_mul_6ns_16s_22_1_0_DSP48_1_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11766/mul_ln1118_1_reg_1306_reg multiplier stage design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11766/mul_ln1118_1_reg_1306_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11766/mul_ln1118_2_reg_1312_reg multiplier stage design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11766/mul_ln1118_2_reg_1312_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11766/mul_ln1118_3_reg_1338_reg multiplier stage design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11766/mul_ln1118_3_reg_1338_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11766/mul_ln1118_4_reg_1350_reg multiplier stage design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11766/mul_ln1118_4_reg_1350_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11766/mul_ln1118_5_reg_1356_reg multiplier stage design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11766/mul_ln1118_5_reg_1356_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11766/mul_ln1118_6_reg_1382_reg multiplier stage design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11766/mul_ln1118_6_reg_1382_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11766/mul_ln1118_7_reg_1394_reg multiplier stage design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11766/mul_ln1118_7_reg_1394_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11766/mul_ln1118_8_reg_1400_reg multiplier stage design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11766/mul_ln1118_8_reg_1400_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11766/mul_ln1118_reg_1300_reg multiplier stage design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11766/mul_ln1118_reg_1300_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11788/mul_ln1118_1_reg_1306_reg multiplier stage design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11788/mul_ln1118_1_reg_1306_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11788/mul_ln1118_2_reg_1312_reg multiplier stage design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11788/mul_ln1118_2_reg_1312_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11788/mul_ln1118_3_reg_1338_reg multiplier stage design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11788/mul_ln1118_3_reg_1338_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11788/mul_ln1118_4_reg_1350_reg multiplier stage design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11788/mul_ln1118_4_reg_1350_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11788/mul_ln1118_5_reg_1356_reg multiplier stage design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11788/mul_ln1118_5_reg_1356_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11788/mul_ln1118_6_reg_1382_reg multiplier stage design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11788/mul_ln1118_6_reg_1382_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11788/mul_ln1118_7_reg_1394_reg multiplier stage design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11788/mul_ln1118_7_reg_1394_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11788/mul_ln1118_8_reg_1400_reg multiplier stage design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11788/mul_ln1118_8_reg_1400_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11788/mul_ln1118_reg_1300_reg multiplier stage design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11788/mul_ln1118_reg_1300_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11810/mul_ln1118_1_reg_1306_reg multiplier stage design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11810/mul_ln1118_1_reg_1306_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11810/mul_ln1118_2_reg_1312_reg multiplier stage design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11810/mul_ln1118_2_reg_1312_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11810/mul_ln1118_3_reg_1338_reg multiplier stage design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11810/mul_ln1118_3_reg_1338_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11810/mul_ln1118_4_reg_1350_reg multiplier stage design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11810/mul_ln1118_4_reg_1350_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11810/mul_ln1118_5_reg_1356_reg multiplier stage design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11810/mul_ln1118_5_reg_1356_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11810/mul_ln1118_6_reg_1382_reg multiplier stage design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11810/mul_ln1118_6_reg_1382_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11810/mul_ln1118_7_reg_1394_reg multiplier stage design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11810/mul_ln1118_7_reg_1394_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11810/mul_ln1118_8_reg_1400_reg multiplier stage design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11810/mul_ln1118_8_reg_1400_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11810/mul_ln1118_reg_1300_reg multiplier stage design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11810/mul_ln1118_reg_1300_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11832/mul_ln1118_1_reg_1306_reg multiplier stage design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11832/mul_ln1118_1_reg_1306_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11832/mul_ln1118_2_reg_1312_reg multiplier stage design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11832/mul_ln1118_2_reg_1312_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11832/mul_ln1118_3_reg_1338_reg multiplier stage design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11832/mul_ln1118_3_reg_1338_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11832/mul_ln1118_4_reg_1350_reg multiplier stage design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11832/mul_ln1118_4_reg_1350_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11832/mul_ln1118_5_reg_1356_reg multiplier stage design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11832/mul_ln1118_5_reg_1356_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11832/mul_ln1118_6_reg_1382_reg multiplier stage design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11832/mul_ln1118_6_reg_1382_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11832/mul_ln1118_7_reg_1394_reg multiplier stage design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11832/mul_ln1118_7_reg_1394_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11832/mul_ln1118_8_reg_1400_reg multiplier stage design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11832/mul_ln1118_8_reg_1400_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11832/mul_ln1118_reg_1300_reg multiplier stage design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11832/mul_ln1118_reg_1300_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11854/mul_ln1118_1_reg_1306_reg multiplier stage design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11854/mul_ln1118_1_reg_1306_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11854/mul_ln1118_2_reg_1312_reg multiplier stage design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11854/mul_ln1118_2_reg_1312_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11854/mul_ln1118_3_reg_1338_reg multiplier stage design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11854/mul_ln1118_3_reg_1338_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11854/mul_ln1118_4_reg_1350_reg multiplier stage design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11854/mul_ln1118_4_reg_1350_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11854/mul_ln1118_5_reg_1356_reg multiplier stage design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11854/mul_ln1118_5_reg_1356_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11854/mul_ln1118_6_reg_1382_reg multiplier stage design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11854/mul_ln1118_6_reg_1382_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11854/mul_ln1118_7_reg_1394_reg multiplier stage design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11854/mul_ln1118_7_reg_1394_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11854/mul_ln1118_8_reg_1400_reg multiplier stage design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11854/mul_ln1118_8_reg_1400_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11854/mul_ln1118_reg_1300_reg multiplier stage design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11854/mul_ln1118_reg_1300_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11876/mul_ln1118_1_reg_1306_reg multiplier stage design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11876/mul_ln1118_1_reg_1306_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11876/mul_ln1118_2_reg_1312_reg multiplier stage design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11876/mul_ln1118_2_reg_1312_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11876/mul_ln1118_3_reg_1338_reg multiplier stage design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11876/mul_ln1118_3_reg_1338_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11876/mul_ln1118_4_reg_1350_reg multiplier stage design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11876/mul_ln1118_4_reg_1350_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11876/mul_ln1118_5_reg_1356_reg multiplier stage design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11876/mul_ln1118_5_reg_1356_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11876/mul_ln1118_6_reg_1382_reg multiplier stage design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11876/mul_ln1118_6_reg_1382_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11876/mul_ln1118_7_reg_1394_reg multiplier stage design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11876/mul_ln1118_7_reg_1394_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11876/mul_ln1118_8_reg_1400_reg multiplier stage design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11876/mul_ln1118_8_reg_1400_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11876/mul_ln1118_reg_1300_reg multiplier stage design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11876/mul_ln1118_reg_1300_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11898/mul_ln1118_1_reg_1306_reg multiplier stage design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11898/mul_ln1118_1_reg_1306_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11898/mul_ln1118_2_reg_1312_reg multiplier stage design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11898/mul_ln1118_2_reg_1312_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11898/mul_ln1118_3_reg_1338_reg multiplier stage design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11898/mul_ln1118_3_reg_1338_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11898/mul_ln1118_4_reg_1350_reg multiplier stage design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11898/mul_ln1118_4_reg_1350_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11898/mul_ln1118_5_reg_1356_reg multiplier stage design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11898/mul_ln1118_5_reg_1356_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11898/mul_ln1118_6_reg_1382_reg multiplier stage design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11898/mul_ln1118_6_reg_1382_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11898/mul_ln1118_7_reg_1394_reg multiplier stage design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11898/mul_ln1118_7_reg_1394_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11898/mul_ln1118_8_reg_1400_reg multiplier stage design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11898/mul_ln1118_8_reg_1400_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11898/mul_ln1118_reg_1300_reg multiplier stage design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11898/mul_ln1118_reg_1300_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11920/mul_ln1118_1_reg_1306_reg multiplier stage design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11920/mul_ln1118_1_reg_1306_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11920/mul_ln1118_2_reg_1312_reg multiplier stage design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11920/mul_ln1118_2_reg_1312_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11920/mul_ln1118_3_reg_1338_reg multiplier stage design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11920/mul_ln1118_3_reg_1338_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11920/mul_ln1118_4_reg_1350_reg multiplier stage design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11920/mul_ln1118_4_reg_1350_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11920/mul_ln1118_5_reg_1356_reg multiplier stage design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11920/mul_ln1118_5_reg_1356_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11920/mul_ln1118_6_reg_1382_reg multiplier stage design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11920/mul_ln1118_6_reg_1382_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11920/mul_ln1118_7_reg_1394_reg multiplier stage design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11920/mul_ln1118_7_reg_1394_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11920/mul_ln1118_8_reg_1400_reg multiplier stage design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11920/mul_ln1118_8_reg_1400_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11920/mul_ln1118_reg_1300_reg multiplier stage design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11920/mul_ln1118_reg_1300_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/mul_ln56_1_reg_15597_reg multiplier stage design_1_i/yolo_conv_top_0/inst/mul_ln56_1_reg_15597_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/mul_ln98_reg_16420_reg multiplier stage design_1_i/yolo_conv_top_0/inst/mul_ln98_reg_16420_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/yolo_conv_top_0/inst/yolo_conv_top_mac_muladd_4ns_10ns_9ns_13_1_1_U93/yolo_conv_top_mac_muladd_4ns_10ns_9ns_13_1_1_DSP48_3_U/p multiplier stage design_1_i/yolo_conv_top_0/inst/yolo_conv_top_mac_muladd_4ns_10ns_9ns_13_1_1_U93/yolo_conv_top_mac_muladd_4ns_10ns_9ns_13_1_1_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/yolo_max_pool_top_0/inst/mul_ln209_3_reg_2260_reg multiplier stage design_1_i/yolo_max_pool_top_0/inst/mul_ln209_3_reg_2260_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/yolo_max_pool_top_0/inst/mul_ln209_5_reg_2304_reg multiplier stage design_1_i/yolo_max_pool_top_0/inst/mul_ln209_5_reg_2304_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [DRC REQP-20] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11788/add_ln1192_1_fu_309_p2: When DSP48E1 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-24] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11832/mul_ln1118_2_reg_1312_reg: When DSP48E1 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-24] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/yolo_conv_top_0/inst/grp_window_macc_fu_11876/add_ln1192_fu_222_p2: When DSP48E1 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/yolo_conv_top_0/inst/mul_ln56_1_reg_15597_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-165] writefirst: Synchronous clocking is detected for BRAM (design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-165] writefirst: Synchronous clocking is detected for BRAM (design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 184 Warnings, 8 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_max_fp_prj_2019_64/yolo_conv_max_fp_prj_2019_64.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Jul 16 10:01:16 2019. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx_2019_1/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
196 Infos, 194 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:13 ; elapsed = 00:00:48 . Memory (MB): peak = 3518.535 ; gain = 242.703 ; free physical = 2399 ; free virtual = 11608
INFO: [Common 17-206] Exiting Vivado at Tue Jul 16 10:01:16 2019...
