cscope 15 $HOME/workspace/dive_comp_stm32f407_github               0004010669
	@Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h

50 #iâdeà
__STM32F407xx_H


51 
	#__STM32F407xx_H


	)

53 #ifdeà
__ýlu¥lus


64 
	#__CM4_REV
 0x0001U

	)

65 
	#__MPU_PRESENT
 1U

	)

66 
	#__NVIC_PRIO_BITS
 4U

	)

67 
	#__V’dÜ_SysTickCÚfig
 0U

	)

68 
	#__FPU_PRESENT
 1U

	)

85 
NÚMaskabËIÁ_IRQn
 = -14,

86 
MemÜyMªagem’t_IRQn
 = -12,

87 
BusFauÉ_IRQn
 = -11,

88 
U§geFauÉ_IRQn
 = -10,

89 
SVC®l_IRQn
 = -5,

90 
DebugMÚ™Ü_IRQn
 = -4,

91 
P’dSV_IRQn
 = -2,

92 
SysTick_IRQn
 = -1,

94 
WWDG_IRQn
 = 0,

95 
PVD_IRQn
 = 1,

96 
TAMP_STAMP_IRQn
 = 2,

97 
RTC_WKUP_IRQn
 = 3,

98 
FLASH_IRQn
 = 4,

99 
RCC_IRQn
 = 5,

100 
EXTI0_IRQn
 = 6,

101 
EXTI1_IRQn
 = 7,

102 
EXTI2_IRQn
 = 8,

103 
EXTI3_IRQn
 = 9,

104 
EXTI4_IRQn
 = 10,

105 
DMA1_SŒ—m0_IRQn
 = 11,

106 
DMA1_SŒ—m1_IRQn
 = 12,

107 
DMA1_SŒ—m2_IRQn
 = 13,

108 
DMA1_SŒ—m3_IRQn
 = 14,

109 
DMA1_SŒ—m4_IRQn
 = 15,

110 
DMA1_SŒ—m5_IRQn
 = 16,

111 
DMA1_SŒ—m6_IRQn
 = 17,

112 
ADC_IRQn
 = 18,

113 
CAN1_TX_IRQn
 = 19,

114 
CAN1_RX0_IRQn
 = 20,

115 
CAN1_RX1_IRQn
 = 21,

116 
CAN1_SCE_IRQn
 = 22,

117 
EXTI9_5_IRQn
 = 23,

118 
TIM1_BRK_TIM9_IRQn
 = 24,

119 
TIM1_UP_TIM10_IRQn
 = 25,

120 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

121 
TIM1_CC_IRQn
 = 27,

122 
TIM2_IRQn
 = 28,

123 
TIM3_IRQn
 = 29,

124 
TIM4_IRQn
 = 30,

125 
I2C1_EV_IRQn
 = 31,

126 
I2C1_ER_IRQn
 = 32,

127 
I2C2_EV_IRQn
 = 33,

128 
I2C2_ER_IRQn
 = 34,

129 
SPI1_IRQn
 = 35,

130 
SPI2_IRQn
 = 36,

131 
USART1_IRQn
 = 37,

132 
USART2_IRQn
 = 38,

133 
USART3_IRQn
 = 39,

134 
EXTI15_10_IRQn
 = 40,

135 
RTC_AÏrm_IRQn
 = 41,

136 
OTG_FS_WKUP_IRQn
 = 42,

137 
TIM8_BRK_TIM12_IRQn
 = 43,

138 
TIM8_UP_TIM13_IRQn
 = 44,

139 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

140 
TIM8_CC_IRQn
 = 46,

141 
DMA1_SŒ—m7_IRQn
 = 47,

142 
FSMC_IRQn
 = 48,

143 
SDIO_IRQn
 = 49,

144 
TIM5_IRQn
 = 50,

145 
SPI3_IRQn
 = 51,

146 
UART4_IRQn
 = 52,

147 
UART5_IRQn
 = 53,

148 
TIM6_DAC_IRQn
 = 54,

149 
TIM7_IRQn
 = 55,

150 
DMA2_SŒ—m0_IRQn
 = 56,

151 
DMA2_SŒ—m1_IRQn
 = 57,

152 
DMA2_SŒ—m2_IRQn
 = 58,

153 
DMA2_SŒ—m3_IRQn
 = 59,

154 
DMA2_SŒ—m4_IRQn
 = 60,

155 
ETH_IRQn
 = 61,

156 
ETH_WKUP_IRQn
 = 62,

157 
CAN2_TX_IRQn
 = 63,

158 
CAN2_RX0_IRQn
 = 64,

159 
CAN2_RX1_IRQn
 = 65,

160 
CAN2_SCE_IRQn
 = 66,

161 
OTG_FS_IRQn
 = 67,

162 
DMA2_SŒ—m5_IRQn
 = 68,

163 
DMA2_SŒ—m6_IRQn
 = 69,

164 
DMA2_SŒ—m7_IRQn
 = 70,

165 
USART6_IRQn
 = 71,

166 
I2C3_EV_IRQn
 = 72,

167 
I2C3_ER_IRQn
 = 73,

168 
OTG_HS_EP1_OUT_IRQn
 = 74,

169 
OTG_HS_EP1_IN_IRQn
 = 75,

170 
OTG_HS_WKUP_IRQn
 = 76,

171 
OTG_HS_IRQn
 = 77,

172 
DCMI_IRQn
 = 78,

173 
RNG_IRQn
 = 80,

174 
FPU_IRQn
 = 81

175 } 
	tIRQn_Ty³
;

177 
	#HASH_RNG_IRQn
 
RNG_IRQn


	)

183 
	~"cÜe_cm4.h
"

184 
	~"sy¡em_¡m32f4xx.h
"

185 
	~<¡dšt.h
>

197 
__IO
 
ušt32_t
 
SR
;

198 
__IO
 
ušt32_t
 
CR1
;

199 
__IO
 
ušt32_t
 
CR2
;

200 
__IO
 
ušt32_t
 
SMPR1
;

201 
__IO
 
ušt32_t
 
SMPR2
;

202 
__IO
 
ušt32_t
 
JOFR1
;

203 
__IO
 
ušt32_t
 
JOFR2
;

204 
__IO
 
ušt32_t
 
JOFR3
;

205 
__IO
 
ušt32_t
 
JOFR4
;

206 
__IO
 
ušt32_t
 
HTR
;

207 
__IO
 
ušt32_t
 
LTR
;

208 
__IO
 
ušt32_t
 
SQR1
;

209 
__IO
 
ušt32_t
 
SQR2
;

210 
__IO
 
ušt32_t
 
SQR3
;

211 
__IO
 
ušt32_t
 
JSQR
;

212 
__IO
 
ušt32_t
 
JDR1
;

213 
__IO
 
ušt32_t
 
JDR2
;

214 
__IO
 
ušt32_t
 
JDR3
;

215 
__IO
 
ušt32_t
 
JDR4
;

216 
__IO
 
ušt32_t
 
DR
;

217 } 
	tADC_Ty³Def
;

221 
__IO
 
ušt32_t
 
CSR
;

222 
__IO
 
ušt32_t
 
CCR
;

223 
__IO
 
ušt32_t
 
CDR
;

225 } 
	tADC_CommÚ_Ty³Def
;

234 
__IO
 
ušt32_t
 
TIR
;

235 
__IO
 
ušt32_t
 
TDTR
;

236 
__IO
 
ušt32_t
 
TDLR
;

237 
__IO
 
ušt32_t
 
TDHR
;

238 } 
	tCAN_TxMažBox_Ty³Def
;

246 
__IO
 
ušt32_t
 
RIR
;

247 
__IO
 
ušt32_t
 
RDTR
;

248 
__IO
 
ušt32_t
 
RDLR
;

249 
__IO
 
ušt32_t
 
RDHR
;

250 } 
	tCAN_FIFOMažBox_Ty³Def
;

258 
__IO
 
ušt32_t
 
FR1
;

259 
__IO
 
ušt32_t
 
FR2
;

260 } 
	tCAN_Fž‹rRegi¡”_Ty³Def
;

268 
__IO
 
ušt32_t
 
MCR
;

269 
__IO
 
ušt32_t
 
MSR
;

270 
__IO
 
ušt32_t
 
TSR
;

271 
__IO
 
ušt32_t
 
RF0R
;

272 
__IO
 
ušt32_t
 
RF1R
;

273 
__IO
 
ušt32_t
 
IER
;

274 
__IO
 
ušt32_t
 
ESR
;

275 
__IO
 
ušt32_t
 
BTR
;

276 
ušt32_t
 
RESERVED0
[88];

277 
CAN_TxMažBox_Ty³Def
 
sTxMažBox
[3];

278 
CAN_FIFOMažBox_Ty³Def
 
sFIFOMažBox
[2];

279 
ušt32_t
 
RESERVED1
[12];

280 
__IO
 
ušt32_t
 
FMR
;

281 
__IO
 
ušt32_t
 
FM1R
;

282 
ušt32_t
 
RESERVED2
;

283 
__IO
 
ušt32_t
 
FS1R
;

284 
ušt32_t
 
RESERVED3
;

285 
__IO
 
ušt32_t
 
FFA1R
;

286 
ušt32_t
 
RESERVED4
;

287 
__IO
 
ušt32_t
 
FA1R
;

288 
ušt32_t
 
RESERVED5
[8];

289 
CAN_Fž‹rRegi¡”_Ty³Def
 
sFž‹rRegi¡”
[28];

290 } 
	tCAN_Ty³Def
;

298 
__IO
 
ušt32_t
 
DR
;

299 
__IO
 
ušt8_t
 
IDR
;

300 
ušt8_t
 
RESERVED0
;

301 
ušt16_t
 
RESERVED1
;

302 
__IO
 
ušt32_t
 
CR
;

303 } 
	tCRC_Ty³Def
;

311 
__IO
 
ušt32_t
 
CR
;

312 
__IO
 
ušt32_t
 
SWTRIGR
;

313 
__IO
 
ušt32_t
 
DHR12R1
;

314 
__IO
 
ušt32_t
 
DHR12L1
;

315 
__IO
 
ušt32_t
 
DHR8R1
;

316 
__IO
 
ušt32_t
 
DHR12R2
;

317 
__IO
 
ušt32_t
 
DHR12L2
;

318 
__IO
 
ušt32_t
 
DHR8R2
;

319 
__IO
 
ušt32_t
 
DHR12RD
;

320 
__IO
 
ušt32_t
 
DHR12LD
;

321 
__IO
 
ušt32_t
 
DHR8RD
;

322 
__IO
 
ušt32_t
 
DOR1
;

323 
__IO
 
ušt32_t
 
DOR2
;

324 
__IO
 
ušt32_t
 
SR
;

325 } 
	tDAC_Ty³Def
;

333 
__IO
 
ušt32_t
 
IDCODE
;

334 
__IO
 
ušt32_t
 
CR
;

335 
__IO
 
ušt32_t
 
APB1FZ
;

336 
__IO
 
ušt32_t
 
APB2FZ
;

337 }
	tDBGMCU_Ty³Def
;

345 
__IO
 
ušt32_t
 
CR
;

346 
__IO
 
ušt32_t
 
SR
;

347 
__IO
 
ušt32_t
 
RISR
;

348 
__IO
 
ušt32_t
 
IER
;

349 
__IO
 
ušt32_t
 
MISR
;

350 
__IO
 
ušt32_t
 
ICR
;

351 
__IO
 
ušt32_t
 
ESCR
;

352 
__IO
 
ušt32_t
 
ESUR
;

353 
__IO
 
ušt32_t
 
CWSTRTR
;

354 
__IO
 
ušt32_t
 
CWSIZER
;

355 
__IO
 
ušt32_t
 
DR
;

356 } 
	tDCMI_Ty³Def
;

364 
__IO
 
ušt32_t
 
CR
;

365 
__IO
 
ušt32_t
 
NDTR
;

366 
__IO
 
ušt32_t
 
PAR
;

367 
__IO
 
ušt32_t
 
M0AR
;

368 
__IO
 
ušt32_t
 
M1AR
;

369 
__IO
 
ušt32_t
 
FCR
;

370 } 
	tDMA_SŒ—m_Ty³Def
;

374 
__IO
 
ušt32_t
 
LISR
;

375 
__IO
 
ušt32_t
 
HISR
;

376 
__IO
 
ušt32_t
 
LIFCR
;

377 
__IO
 
ušt32_t
 
HIFCR
;

378 } 
	tDMA_Ty³Def
;

386 
__IO
 
ušt32_t
 
MACCR
;

387 
__IO
 
ušt32_t
 
MACFFR
;

388 
__IO
 
ušt32_t
 
MACHTHR
;

389 
__IO
 
ušt32_t
 
MACHTLR
;

390 
__IO
 
ušt32_t
 
MACMIIAR
;

391 
__IO
 
ušt32_t
 
MACMIIDR
;

392 
__IO
 
ušt32_t
 
MACFCR
;

393 
__IO
 
ušt32_t
 
MACVLANTR
;

394 
ušt32_t
 
RESERVED0
[2];

395 
__IO
 
ušt32_t
 
MACRWUFFR
;

396 
__IO
 
ušt32_t
 
MACPMTCSR
;

397 
ušt32_t
 
RESERVED1
;

398 
__IO
 
ušt32_t
 
MACDBGR
;

399 
__IO
 
ušt32_t
 
MACSR
;

400 
__IO
 
ušt32_t
 
MACIMR
;

401 
__IO
 
ušt32_t
 
MACA0HR
;

402 
__IO
 
ušt32_t
 
MACA0LR
;

403 
__IO
 
ušt32_t
 
MACA1HR
;

404 
__IO
 
ušt32_t
 
MACA1LR
;

405 
__IO
 
ušt32_t
 
MACA2HR
;

406 
__IO
 
ušt32_t
 
MACA2LR
;

407 
__IO
 
ušt32_t
 
MACA3HR
;

408 
__IO
 
ušt32_t
 
MACA3LR
;

409 
ušt32_t
 
RESERVED2
[40];

410 
__IO
 
ušt32_t
 
MMCCR
;

411 
__IO
 
ušt32_t
 
MMCRIR
;

412 
__IO
 
ušt32_t
 
MMCTIR
;

413 
__IO
 
ušt32_t
 
MMCRIMR
;

414 
__IO
 
ušt32_t
 
MMCTIMR
;

415 
ušt32_t
 
RESERVED3
[14];

416 
__IO
 
ušt32_t
 
MMCTGFSCCR
;

417 
__IO
 
ušt32_t
 
MMCTGFMSCCR
;

418 
ušt32_t
 
RESERVED4
[5];

419 
__IO
 
ušt32_t
 
MMCTGFCR
;

420 
ušt32_t
 
RESERVED5
[10];

421 
__IO
 
ušt32_t
 
MMCRFCECR
;

422 
__IO
 
ušt32_t
 
MMCRFAECR
;

423 
ušt32_t
 
RESERVED6
[10];

424 
__IO
 
ušt32_t
 
MMCRGUFCR
;

425 
ušt32_t
 
RESERVED7
[334];

426 
__IO
 
ušt32_t
 
PTPTSCR
;

427 
__IO
 
ušt32_t
 
PTPSSIR
;

428 
__IO
 
ušt32_t
 
PTPTSHR
;

429 
__IO
 
ušt32_t
 
PTPTSLR
;

430 
__IO
 
ušt32_t
 
PTPTSHUR
;

431 
__IO
 
ušt32_t
 
PTPTSLUR
;

432 
__IO
 
ušt32_t
 
PTPTSAR
;

433 
__IO
 
ušt32_t
 
PTPTTHR
;

434 
__IO
 
ušt32_t
 
PTPTTLR
;

435 
__IO
 
ušt32_t
 
RESERVED8
;

436 
__IO
 
ušt32_t
 
PTPTSSR
;

437 
ušt32_t
 
RESERVED9
[565];

438 
__IO
 
ušt32_t
 
DMABMR
;

439 
__IO
 
ušt32_t
 
DMATPDR
;

440 
__IO
 
ušt32_t
 
DMARPDR
;

441 
__IO
 
ušt32_t
 
DMARDLAR
;

442 
__IO
 
ušt32_t
 
DMATDLAR
;

443 
__IO
 
ušt32_t
 
DMASR
;

444 
__IO
 
ušt32_t
 
DMAOMR
;

445 
__IO
 
ušt32_t
 
DMAIER
;

446 
__IO
 
ušt32_t
 
DMAMFBOCR
;

447 
__IO
 
ušt32_t
 
DMARSWTR
;

448 
ušt32_t
 
RESERVED10
[8];

449 
__IO
 
ušt32_t
 
DMACHTDR
;

450 
__IO
 
ušt32_t
 
DMACHRDR
;

451 
__IO
 
ušt32_t
 
DMACHTBAR
;

452 
__IO
 
ušt32_t
 
DMACHRBAR
;

453 } 
	tETH_Ty³Def
;

461 
__IO
 
ušt32_t
 
IMR
;

462 
__IO
 
ušt32_t
 
EMR
;

463 
__IO
 
ušt32_t
 
RTSR
;

464 
__IO
 
ušt32_t
 
FTSR
;

465 
__IO
 
ušt32_t
 
SWIER
;

466 
__IO
 
ušt32_t
 
PR
;

467 } 
	tEXTI_Ty³Def
;

475 
__IO
 
ušt32_t
 
ACR
;

476 
__IO
 
ušt32_t
 
KEYR
;

477 
__IO
 
ušt32_t
 
OPTKEYR
;

478 
__IO
 
ušt32_t
 
SR
;

479 
__IO
 
ušt32_t
 
CR
;

480 
__IO
 
ušt32_t
 
OPTCR
;

481 
__IO
 
ušt32_t
 
OPTCR1
;

482 } 
	tFLASH_Ty³Def
;

492 
__IO
 
ušt32_t
 
BTCR
[8];

493 } 
	tFSMC_Bªk1_Ty³Def
;

501 
__IO
 
ušt32_t
 
BWTR
[7];

502 } 
	tFSMC_Bªk1E_Ty³Def
;

510 
__IO
 
ušt32_t
 
PCR2
;

511 
__IO
 
ušt32_t
 
SR2
;

512 
__IO
 
ušt32_t
 
PMEM2
;

513 
__IO
 
ušt32_t
 
PATT2
;

514 
ušt32_t
 
RESERVED0
;

515 
__IO
 
ušt32_t
 
ECCR2
;

516 
ušt32_t
 
RESERVED1
;

517 
ušt32_t
 
RESERVED2
;

518 
__IO
 
ušt32_t
 
PCR3
;

519 
__IO
 
ušt32_t
 
SR3
;

520 
__IO
 
ušt32_t
 
PMEM3
;

521 
__IO
 
ušt32_t
 
PATT3
;

522 
ušt32_t
 
RESERVED3
;

523 
__IO
 
ušt32_t
 
ECCR3
;

524 } 
	tFSMC_Bªk2_3_Ty³Def
;

532 
__IO
 
ušt32_t
 
PCR4
;

533 
__IO
 
ušt32_t
 
SR4
;

534 
__IO
 
ušt32_t
 
PMEM4
;

535 
__IO
 
ušt32_t
 
PATT4
;

536 
__IO
 
ušt32_t
 
PIO4
;

537 } 
	tFSMC_Bªk4_Ty³Def
;

545 
__IO
 
ušt32_t
 
MODER
;

546 
__IO
 
ušt32_t
 
OTYPER
;

547 
__IO
 
ušt32_t
 
OSPEEDR
;

548 
__IO
 
ušt32_t
 
PUPDR
;

549 
__IO
 
ušt32_t
 
IDR
;

550 
__IO
 
ušt32_t
 
ODR
;

551 
__IO
 
ušt32_t
 
BSRR
;

552 
__IO
 
ušt32_t
 
LCKR
;

553 
__IO
 
ušt32_t
 
AFR
[2];

554 } 
	tGPIO_Ty³Def
;

562 
__IO
 
ušt32_t
 
MEMRMP
;

563 
__IO
 
ušt32_t
 
PMC
;

564 
__IO
 
ušt32_t
 
EXTICR
[4];

565 
ušt32_t
 
RESERVED
[2];

566 
__IO
 
ušt32_t
 
CMPCR
;

567 } 
	tSYSCFG_Ty³Def
;

575 
__IO
 
ušt32_t
 
CR1
;

576 
__IO
 
ušt32_t
 
CR2
;

577 
__IO
 
ušt32_t
 
OAR1
;

578 
__IO
 
ušt32_t
 
OAR2
;

579 
__IO
 
ušt32_t
 
DR
;

580 
__IO
 
ušt32_t
 
SR1
;

581 
__IO
 
ušt32_t
 
SR2
;

582 
__IO
 
ušt32_t
 
CCR
;

583 
__IO
 
ušt32_t
 
TRISE
;

584 } 
	tI2C_Ty³Def
;

592 
__IO
 
ušt32_t
 
KR
;

593 
__IO
 
ušt32_t
 
PR
;

594 
__IO
 
ušt32_t
 
RLR
;

595 
__IO
 
ušt32_t
 
SR
;

596 } 
	tIWDG_Ty³Def
;

605 
__IO
 
ušt32_t
 
CR
;

606 
__IO
 
ušt32_t
 
CSR
;

607 } 
	tPWR_Ty³Def
;

615 
__IO
 
ušt32_t
 
CR
;

616 
__IO
 
ušt32_t
 
PLLCFGR
;

617 
__IO
 
ušt32_t
 
CFGR
;

618 
__IO
 
ušt32_t
 
CIR
;

619 
__IO
 
ušt32_t
 
AHB1RSTR
;

620 
__IO
 
ušt32_t
 
AHB2RSTR
;

621 
__IO
 
ušt32_t
 
AHB3RSTR
;

622 
ušt32_t
 
RESERVED0
;

623 
__IO
 
ušt32_t
 
APB1RSTR
;

624 
__IO
 
ušt32_t
 
APB2RSTR
;

625 
ušt32_t
 
RESERVED1
[2];

626 
__IO
 
ušt32_t
 
AHB1ENR
;

627 
__IO
 
ušt32_t
 
AHB2ENR
;

628 
__IO
 
ušt32_t
 
AHB3ENR
;

629 
ušt32_t
 
RESERVED2
;

630 
__IO
 
ušt32_t
 
APB1ENR
;

631 
__IO
 
ušt32_t
 
APB2ENR
;

632 
ušt32_t
 
RESERVED3
[2];

633 
__IO
 
ušt32_t
 
AHB1LPENR
;

634 
__IO
 
ušt32_t
 
AHB2LPENR
;

635 
__IO
 
ušt32_t
 
AHB3LPENR
;

636 
ušt32_t
 
RESERVED4
;

637 
__IO
 
ušt32_t
 
APB1LPENR
;

638 
__IO
 
ušt32_t
 
APB2LPENR
;

639 
ušt32_t
 
RESERVED5
[2];

640 
__IO
 
ušt32_t
 
BDCR
;

641 
__IO
 
ušt32_t
 
CSR
;

642 
ušt32_t
 
RESERVED6
[2];

643 
__IO
 
ušt32_t
 
SSCGR
;

644 
__IO
 
ušt32_t
 
PLLI2SCFGR
;

645 } 
	tRCC_Ty³Def
;

653 
__IO
 
ušt32_t
 
TR
;

654 
__IO
 
ušt32_t
 
DR
;

655 
__IO
 
ušt32_t
 
CR
;

656 
__IO
 
ušt32_t
 
ISR
;

657 
__IO
 
ušt32_t
 
PRER
;

658 
__IO
 
ušt32_t
 
WUTR
;

659 
__IO
 
ušt32_t
 
CALIBR
;

660 
__IO
 
ušt32_t
 
ALRMAR
;

661 
__IO
 
ušt32_t
 
ALRMBR
;

662 
__IO
 
ušt32_t
 
WPR
;

663 
__IO
 
ušt32_t
 
SSR
;

664 
__IO
 
ušt32_t
 
SHIFTR
;

665 
__IO
 
ušt32_t
 
TSTR
;

666 
__IO
 
ušt32_t
 
TSDR
;

667 
__IO
 
ušt32_t
 
TSSSR
;

668 
__IO
 
ušt32_t
 
CALR
;

669 
__IO
 
ušt32_t
 
TAFCR
;

670 
__IO
 
ušt32_t
 
ALRMASSR
;

671 
__IO
 
ušt32_t
 
ALRMBSSR
;

672 
ušt32_t
 
RESERVED7
;

673 
__IO
 
ušt32_t
 
BKP0R
;

674 
__IO
 
ušt32_t
 
BKP1R
;

675 
__IO
 
ušt32_t
 
BKP2R
;

676 
__IO
 
ušt32_t
 
BKP3R
;

677 
__IO
 
ušt32_t
 
BKP4R
;

678 
__IO
 
ušt32_t
 
BKP5R
;

679 
__IO
 
ušt32_t
 
BKP6R
;

680 
__IO
 
ušt32_t
 
BKP7R
;

681 
__IO
 
ušt32_t
 
BKP8R
;

682 
__IO
 
ušt32_t
 
BKP9R
;

683 
__IO
 
ušt32_t
 
BKP10R
;

684 
__IO
 
ušt32_t
 
BKP11R
;

685 
__IO
 
ušt32_t
 
BKP12R
;

686 
__IO
 
ušt32_t
 
BKP13R
;

687 
__IO
 
ušt32_t
 
BKP14R
;

688 
__IO
 
ušt32_t
 
BKP15R
;

689 
__IO
 
ušt32_t
 
BKP16R
;

690 
__IO
 
ušt32_t
 
BKP17R
;

691 
__IO
 
ušt32_t
 
BKP18R
;

692 
__IO
 
ušt32_t
 
BKP19R
;

693 } 
	tRTC_Ty³Def
;

701 
__IO
 
ušt32_t
 
POWER
;

702 
__IO
 
ušt32_t
 
CLKCR
;

703 
__IO
 
ušt32_t
 
ARG
;

704 
__IO
 
ušt32_t
 
CMD
;

705 
__IO
 cÚ¡ 
ušt32_t
 
RESPCMD
;

706 
__IO
 cÚ¡ 
ušt32_t
 
RESP1
;

707 
__IO
 cÚ¡ 
ušt32_t
 
RESP2
;

708 
__IO
 cÚ¡ 
ušt32_t
 
RESP3
;

709 
__IO
 cÚ¡ 
ušt32_t
 
RESP4
;

710 
__IO
 
ušt32_t
 
DTIMER
;

711 
__IO
 
ušt32_t
 
DLEN
;

712 
__IO
 
ušt32_t
 
DCTRL
;

713 
__IO
 cÚ¡ 
ušt32_t
 
DCOUNT
;

714 
__IO
 cÚ¡ 
ušt32_t
 
STA
;

715 
__IO
 
ušt32_t
 
ICR
;

716 
__IO
 
ušt32_t
 
MASK
;

717 
ušt32_t
 
RESERVED0
[2];

718 
__IO
 cÚ¡ 
ušt32_t
 
FIFOCNT
;

719 
ušt32_t
 
RESERVED1
[13];

720 
__IO
 
ušt32_t
 
FIFO
;

721 } 
	tSDIO_Ty³Def
;

729 
__IO
 
ušt32_t
 
CR1
;

730 
__IO
 
ušt32_t
 
CR2
;

731 
__IO
 
ušt32_t
 
SR
;

732 
__IO
 
ušt32_t
 
DR
;

733 
__IO
 
ušt32_t
 
CRCPR
;

734 
__IO
 
ušt32_t
 
RXCRCR
;

735 
__IO
 
ušt32_t
 
TXCRCR
;

736 
__IO
 
ušt32_t
 
I2SCFGR
;

737 
__IO
 
ušt32_t
 
I2SPR
;

738 } 
	tSPI_Ty³Def
;

747 
__IO
 
ušt32_t
 
CR1
;

748 
__IO
 
ušt32_t
 
CR2
;

749 
__IO
 
ušt32_t
 
SMCR
;

750 
__IO
 
ušt32_t
 
DIER
;

751 
__IO
 
ušt32_t
 
SR
;

752 
__IO
 
ušt32_t
 
EGR
;

753 
__IO
 
ušt32_t
 
CCMR1
;

754 
__IO
 
ušt32_t
 
CCMR2
;

755 
__IO
 
ušt32_t
 
CCER
;

756 
__IO
 
ušt32_t
 
CNT
;

757 
__IO
 
ušt32_t
 
PSC
;

758 
__IO
 
ušt32_t
 
ARR
;

759 
__IO
 
ušt32_t
 
RCR
;

760 
__IO
 
ušt32_t
 
CCR1
;

761 
__IO
 
ušt32_t
 
CCR2
;

762 
__IO
 
ušt32_t
 
CCR3
;

763 
__IO
 
ušt32_t
 
CCR4
;

764 
__IO
 
ušt32_t
 
BDTR
;

765 
__IO
 
ušt32_t
 
DCR
;

766 
__IO
 
ušt32_t
 
DMAR
;

767 
__IO
 
ušt32_t
 
OR
;

768 } 
	tTIM_Ty³Def
;

776 
__IO
 
ušt32_t
 
SR
;

777 
__IO
 
ušt32_t
 
DR
;

778 
__IO
 
ušt32_t
 
BRR
;

779 
__IO
 
ušt32_t
 
CR1
;

780 
__IO
 
ušt32_t
 
CR2
;

781 
__IO
 
ušt32_t
 
CR3
;

782 
__IO
 
ušt32_t
 
GTPR
;

783 } 
	tUSART_Ty³Def
;

791 
__IO
 
ušt32_t
 
CR
;

792 
__IO
 
ušt32_t
 
CFR
;

793 
__IO
 
ušt32_t
 
SR
;

794 } 
	tWWDG_Ty³Def
;

802 
__IO
 
ušt32_t
 
CR
;

803 
__IO
 
ušt32_t
 
SR
;

804 
__IO
 
ušt32_t
 
DR
;

805 } 
	tRNG_Ty³Def
;

812 
__IO
 
ušt32_t
 
GOTGCTL
;

813 
__IO
 
ušt32_t
 
GOTGINT
;

814 
__IO
 
ušt32_t
 
GAHBCFG
;

815 
__IO
 
ušt32_t
 
GUSBCFG
;

816 
__IO
 
ušt32_t
 
GRSTCTL
;

817 
__IO
 
ušt32_t
 
GINTSTS
;

818 
__IO
 
ušt32_t
 
GINTMSK
;

819 
__IO
 
ušt32_t
 
GRXSTSR
;

820 
__IO
 
ušt32_t
 
GRXSTSP
;

821 
__IO
 
ušt32_t
 
GRXFSIZ
;

822 
__IO
 
ušt32_t
 
DIEPTXF0_HNPTXFSIZ
;

823 
__IO
 
ušt32_t
 
HNPTXSTS
;

824 
ušt32_t
 
Re£rved30
[2];

825 
__IO
 
ušt32_t
 
GCCFG
;

826 
__IO
 
ušt32_t
 
CID
;

827 
ušt32_t
 
Re£rved40
[48];

828 
__IO
 
ušt32_t
 
HPTXFSIZ
;

829 
__IO
 
ušt32_t
 
DIEPTXF
[0x0F];

830 } 
	tUSB_OTG_Glob®Ty³Def
;

837 
__IO
 
ušt32_t
 
DCFG
;

838 
__IO
 
ušt32_t
 
DCTL
;

839 
__IO
 
ušt32_t
 
DSTS
;

840 
ušt32_t
 
Re£rved0C
;

841 
__IO
 
ušt32_t
 
DIEPMSK
;

842 
__IO
 
ušt32_t
 
DOEPMSK
;

843 
__IO
 
ušt32_t
 
DAINT
;

844 
__IO
 
ušt32_t
 
DAINTMSK
;

845 
ušt32_t
 
Re£rved20
;

846 
ušt32_t
 
Re£rved9
;

847 
__IO
 
ušt32_t
 
DVBUSDIS
;

848 
__IO
 
ušt32_t
 
DVBUSPULSE
;

849 
__IO
 
ušt32_t
 
DTHRCTL
;

850 
__IO
 
ušt32_t
 
DIEPEMPMSK
;

851 
__IO
 
ušt32_t
 
DEACHINT
;

852 
__IO
 
ušt32_t
 
DEACHMSK
;

853 
ušt32_t
 
Re£rved40
;

854 
__IO
 
ušt32_t
 
DINEP1MSK
;

855 
ušt32_t
 
Re£rved44
[15];

856 
__IO
 
ušt32_t
 
DOUTEP1MSK
;

857 } 
	tUSB_OTG_DeviûTy³Def
;

864 
__IO
 
ušt32_t
 
DIEPCTL
;

865 
ušt32_t
 
Re£rved04
;

866 
__IO
 
ušt32_t
 
DIEPINT
;

867 
ušt32_t
 
Re£rved0C
;

868 
__IO
 
ušt32_t
 
DIEPTSIZ
;

869 
__IO
 
ušt32_t
 
DIEPDMA
;

870 
__IO
 
ušt32_t
 
DTXFSTS
;

871 
ušt32_t
 
Re£rved18
;

872 } 
	tUSB_OTG_INEndpoštTy³Def
;

879 
__IO
 
ušt32_t
 
DOEPCTL
;

880 
ušt32_t
 
Re£rved04
;

881 
__IO
 
ušt32_t
 
DOEPINT
;

882 
ušt32_t
 
Re£rved0C
;

883 
__IO
 
ušt32_t
 
DOEPTSIZ
;

884 
__IO
 
ušt32_t
 
DOEPDMA
;

885 
ušt32_t
 
Re£rved18
[2];

886 } 
	tUSB_OTG_OUTEndpoštTy³Def
;

893 
__IO
 
ušt32_t
 
HCFG
;

894 
__IO
 
ušt32_t
 
HFIR
;

895 
__IO
 
ušt32_t
 
HFNUM
;

896 
ušt32_t
 
Re£rved40C
;

897 
__IO
 
ušt32_t
 
HPTXSTS
;

898 
__IO
 
ušt32_t
 
HAINT
;

899 
__IO
 
ušt32_t
 
HAINTMSK
;

900 } 
	tUSB_OTG_Ho¡Ty³Def
;

907 
__IO
 
ušt32_t
 
HCCHAR
;

908 
__IO
 
ušt32_t
 
HCSPLT
;

909 
__IO
 
ušt32_t
 
HCINT
;

910 
__IO
 
ušt32_t
 
HCINTMSK
;

911 
__IO
 
ušt32_t
 
HCTSIZ
;

912 
__IO
 
ušt32_t
 
HCDMA
;

913 
ušt32_t
 
Re£rved
[2];

914 } 
	tUSB_OTG_Ho¡ChªÃlTy³Def
;

923 
	#FLASH_BASE
 0x08000000U

	)

924 
	#CCMDATARAM_BASE
 0x10000000U

	)

925 
	#SRAM1_BASE
 0x20000000U

	)

926 
	#SRAM2_BASE
 0x2001C000U

	)

927 
	#PERIPH_BASE
 0x40000000U

	)

928 
	#BKPSRAM_BASE
 0x40024000U

	)

929 
	#FSMC_R_BASE
 0xA0000000U

	)

930 
	#SRAM1_BB_BASE
 0x22000000U

	)

931 
	#SRAM2_BB_BASE
 0x22380000U

	)

932 
	#PERIPH_BB_BASE
 0x42000000U

	)

933 
	#BKPSRAM_BB_BASE
 0x42480000U

	)

934 
	#FLASH_END
 0x080FFFFFU

	)

935 
	#FLASH_OTP_BASE
 0x1FFF7800U

	)

936 
	#FLASH_OTP_END
 0x1FFF7A0FU

	)

937 
	#CCMDATARAM_END
 0x1000FFFFU

	)

940 
	#SRAM_BASE
 
SRAM1_BASE


	)

941 
	#SRAM_BB_BASE
 
SRAM1_BB_BASE


	)

944 
	#APB1PERIPH_BASE
 
PERIPH_BASE


	)

945 
	#APB2PERIPH_BASE
 (
PERIPH_BASE
 + 0x00010000U)

	)

946 
	#AHB1PERIPH_BASE
 (
PERIPH_BASE
 + 0x00020000U)

	)

947 
	#AHB2PERIPH_BASE
 (
PERIPH_BASE
 + 0x10000000U)

	)

950 
	#TIM2_BASE
 (
APB1PERIPH_BASE
 + 0x0000U)

	)

951 
	#TIM3_BASE
 (
APB1PERIPH_BASE
 + 0x0400U)

	)

952 
	#TIM4_BASE
 (
APB1PERIPH_BASE
 + 0x0800U)

	)

953 
	#TIM5_BASE
 (
APB1PERIPH_BASE
 + 0x0C00U)

	)

954 
	#TIM6_BASE
 (
APB1PERIPH_BASE
 + 0x1000U)

	)

955 
	#TIM7_BASE
 (
APB1PERIPH_BASE
 + 0x1400U)

	)

956 
	#TIM12_BASE
 (
APB1PERIPH_BASE
 + 0x1800U)

	)

957 
	#TIM13_BASE
 (
APB1PERIPH_BASE
 + 0x1C00U)

	)

958 
	#TIM14_BASE
 (
APB1PERIPH_BASE
 + 0x2000U)

	)

959 
	#RTC_BASE
 (
APB1PERIPH_BASE
 + 0x2800U)

	)

960 
	#WWDG_BASE
 (
APB1PERIPH_BASE
 + 0x2C00U)

	)

961 
	#IWDG_BASE
 (
APB1PERIPH_BASE
 + 0x3000U)

	)

962 
	#I2S2ext_BASE
 (
APB1PERIPH_BASE
 + 0x3400U)

	)

963 
	#SPI2_BASE
 (
APB1PERIPH_BASE
 + 0x3800U)

	)

964 
	#SPI3_BASE
 (
APB1PERIPH_BASE
 + 0x3C00U)

	)

965 
	#I2S3ext_BASE
 (
APB1PERIPH_BASE
 + 0x4000U)

	)

966 
	#USART2_BASE
 (
APB1PERIPH_BASE
 + 0x4400U)

	)

967 
	#USART3_BASE
 (
APB1PERIPH_BASE
 + 0x4800U)

	)

968 
	#UART4_BASE
 (
APB1PERIPH_BASE
 + 0x4C00U)

	)

969 
	#UART5_BASE
 (
APB1PERIPH_BASE
 + 0x5000U)

	)

970 
	#I2C1_BASE
 (
APB1PERIPH_BASE
 + 0x5400U)

	)

971 
	#I2C2_BASE
 (
APB1PERIPH_BASE
 + 0x5800U)

	)

972 
	#I2C3_BASE
 (
APB1PERIPH_BASE
 + 0x5C00U)

	)

973 
	#CAN1_BASE
 (
APB1PERIPH_BASE
 + 0x6400U)

	)

974 
	#CAN2_BASE
 (
APB1PERIPH_BASE
 + 0x6800U)

	)

975 
	#PWR_BASE
 (
APB1PERIPH_BASE
 + 0x7000U)

	)

976 
	#DAC_BASE
 (
APB1PERIPH_BASE
 + 0x7400U)

	)

979 
	#TIM1_BASE
 (
APB2PERIPH_BASE
 + 0x0000U)

	)

980 
	#TIM8_BASE
 (
APB2PERIPH_BASE
 + 0x0400U)

	)

981 
	#USART1_BASE
 (
APB2PERIPH_BASE
 + 0x1000U)

	)

982 
	#USART6_BASE
 (
APB2PERIPH_BASE
 + 0x1400U)

	)

983 
	#ADC1_BASE
 (
APB2PERIPH_BASE
 + 0x2000U)

	)

984 
	#ADC2_BASE
 (
APB2PERIPH_BASE
 + 0x2100U)

	)

985 
	#ADC3_BASE
 (
APB2PERIPH_BASE
 + 0x2200U)

	)

986 
	#ADC123_COMMON_BASE
 (
APB2PERIPH_BASE
 + 0x2300U)

	)

988 
	#ADC_BASE
 
ADC123_COMMON_BASE


	)

989 
	#SDIO_BASE
 (
APB2PERIPH_BASE
 + 0x2C00U)

	)

990 
	#SPI1_BASE
 (
APB2PERIPH_BASE
 + 0x3000U)

	)

991 
	#SYSCFG_BASE
 (
APB2PERIPH_BASE
 + 0x3800U)

	)

992 
	#EXTI_BASE
 (
APB2PERIPH_BASE
 + 0x3C00U)

	)

993 
	#TIM9_BASE
 (
APB2PERIPH_BASE
 + 0x4000U)

	)

994 
	#TIM10_BASE
 (
APB2PERIPH_BASE
 + 0x4400U)

	)

995 
	#TIM11_BASE
 (
APB2PERIPH_BASE
 + 0x4800U)

	)

998 
	#GPIOA_BASE
 (
AHB1PERIPH_BASE
 + 0x0000U)

	)

999 
	#GPIOB_BASE
 (
AHB1PERIPH_BASE
 + 0x0400U)

	)

1000 
	#GPIOC_BASE
 (
AHB1PERIPH_BASE
 + 0x0800U)

	)

1001 
	#GPIOD_BASE
 (
AHB1PERIPH_BASE
 + 0x0C00U)

	)

1002 
	#GPIOE_BASE
 (
AHB1PERIPH_BASE
 + 0x1000U)

	)

1003 
	#GPIOF_BASE
 (
AHB1PERIPH_BASE
 + 0x1400U)

	)

1004 
	#GPIOG_BASE
 (
AHB1PERIPH_BASE
 + 0x1800U)

	)

1005 
	#GPIOH_BASE
 (
AHB1PERIPH_BASE
 + 0x1C00U)

	)

1006 
	#GPIOI_BASE
 (
AHB1PERIPH_BASE
 + 0x2000U)

	)

1007 
	#CRC_BASE
 (
AHB1PERIPH_BASE
 + 0x3000U)

	)

1008 
	#RCC_BASE
 (
AHB1PERIPH_BASE
 + 0x3800U)

	)

1009 
	#FLASH_R_BASE
 (
AHB1PERIPH_BASE
 + 0x3C00U)

	)

1010 
	#DMA1_BASE
 (
AHB1PERIPH_BASE
 + 0x6000U)

	)

1011 
	#DMA1_SŒ—m0_BASE
 (
DMA1_BASE
 + 0x010U)

	)

1012 
	#DMA1_SŒ—m1_BASE
 (
DMA1_BASE
 + 0x028U)

	)

1013 
	#DMA1_SŒ—m2_BASE
 (
DMA1_BASE
 + 0x040U)

	)

1014 
	#DMA1_SŒ—m3_BASE
 (
DMA1_BASE
 + 0x058U)

	)

1015 
	#DMA1_SŒ—m4_BASE
 (
DMA1_BASE
 + 0x070U)

	)

1016 
	#DMA1_SŒ—m5_BASE
 (
DMA1_BASE
 + 0x088U)

	)

1017 
	#DMA1_SŒ—m6_BASE
 (
DMA1_BASE
 + 0x0A0U)

	)

1018 
	#DMA1_SŒ—m7_BASE
 (
DMA1_BASE
 + 0x0B8U)

	)

1019 
	#DMA2_BASE
 (
AHB1PERIPH_BASE
 + 0x6400U)

	)

1020 
	#DMA2_SŒ—m0_BASE
 (
DMA2_BASE
 + 0x010U)

	)

1021 
	#DMA2_SŒ—m1_BASE
 (
DMA2_BASE
 + 0x028U)

	)

1022 
	#DMA2_SŒ—m2_BASE
 (
DMA2_BASE
 + 0x040U)

	)

1023 
	#DMA2_SŒ—m3_BASE
 (
DMA2_BASE
 + 0x058U)

	)

1024 
	#DMA2_SŒ—m4_BASE
 (
DMA2_BASE
 + 0x070U)

	)

1025 
	#DMA2_SŒ—m5_BASE
 (
DMA2_BASE
 + 0x088U)

	)

1026 
	#DMA2_SŒ—m6_BASE
 (
DMA2_BASE
 + 0x0A0U)

	)

1027 
	#DMA2_SŒ—m7_BASE
 (
DMA2_BASE
 + 0x0B8U)

	)

1028 
	#ETH_BASE
 (
AHB1PERIPH_BASE
 + 0x8000U)

	)

1029 
	#ETH_MAC_BASE
 (
ETH_BASE
)

	)

1030 
	#ETH_MMC_BASE
 (
ETH_BASE
 + 0x0100U)

	)

1031 
	#ETH_PTP_BASE
 (
ETH_BASE
 + 0x0700U)

	)

1032 
	#ETH_DMA_BASE
 (
ETH_BASE
 + 0x1000U)

	)

1035 
	#DCMI_BASE
 (
AHB2PERIPH_BASE
 + 0x50000U)

	)

1036 
	#RNG_BASE
 (
AHB2PERIPH_BASE
 + 0x60800U)

	)

1039 
	#FSMC_Bªk1_R_BASE
 (
FSMC_R_BASE
 + 0x0000U)

	)

1040 
	#FSMC_Bªk1E_R_BASE
 (
FSMC_R_BASE
 + 0x0104U)

	)

1041 
	#FSMC_Bªk2_3_R_BASE
 (
FSMC_R_BASE
 + 0x0060U)

	)

1042 
	#FSMC_Bªk4_R_BASE
 (
FSMC_R_BASE
 + 0x00A0U)

	)

1046 
	#DBGMCU_BASE
 0xE0042000U

	)

1048 
	#USB_OTG_HS_PERIPH_BASE
 0x40040000U

	)

1049 
	#USB_OTG_FS_PERIPH_BASE
 0x50000000U

	)

1051 
	#USB_OTG_GLOBAL_BASE
 0x000U

	)

1052 
	#USB_OTG_DEVICE_BASE
 0x800U

	)

1053 
	#USB_OTG_IN_ENDPOINT_BASE
 0x900U

	)

1054 
	#USB_OTG_OUT_ENDPOINT_BASE
 0xB00U

	)

1055 
	#USB_OTG_EP_REG_SIZE
 0x20U

	)

1056 
	#USB_OTG_HOST_BASE
 0x400U

	)

1057 
	#USB_OTG_HOST_PORT_BASE
 0x440U

	)

1058 
	#USB_OTG_HOST_CHANNEL_BASE
 0x500U

	)

1059 
	#USB_OTG_HOST_CHANNEL_SIZE
 0x20U

	)

1060 
	#USB_OTG_PCGCCTL_BASE
 0xE00U

	)

1061 
	#USB_OTG_FIFO_BASE
 0x1000U

	)

1062 
	#USB_OTG_FIFO_SIZE
 0x1000U

	)

1064 
	#UID_BASE
 0x1FFF7A10U

	)

1065 
	#FLASHSIZE_BASE
 0x1FFF7A22U

	)

1066 
	#PACKAGE_BASE
 0x1FFF7BF0U

	)

1074 
	#TIM2
 ((
TIM_Ty³Def
 *è
TIM2_BASE
)

	)

1075 
	#TIM3
 ((
TIM_Ty³Def
 *è
TIM3_BASE
)

	)

1076 
	#TIM4
 ((
TIM_Ty³Def
 *è
TIM4_BASE
)

	)

1077 
	#TIM5
 ((
TIM_Ty³Def
 *è
TIM5_BASE
)

	)

1078 
	#TIM6
 ((
TIM_Ty³Def
 *è
TIM6_BASE
)

	)

1079 
	#TIM7
 ((
TIM_Ty³Def
 *è
TIM7_BASE
)

	)

1080 
	#TIM12
 ((
TIM_Ty³Def
 *è
TIM12_BASE
)

	)

1081 
	#TIM13
 ((
TIM_Ty³Def
 *è
TIM13_BASE
)

	)

1082 
	#TIM14
 ((
TIM_Ty³Def
 *è
TIM14_BASE
)

	)

1083 
	#RTC
 ((
RTC_Ty³Def
 *è
RTC_BASE
)

	)

1084 
	#WWDG
 ((
WWDG_Ty³Def
 *è
WWDG_BASE
)

	)

1085 
	#IWDG
 ((
IWDG_Ty³Def
 *è
IWDG_BASE
)

	)

1086 
	#I2S2ext
 ((
SPI_Ty³Def
 *è
I2S2ext_BASE
)

	)

1087 
	#SPI2
 ((
SPI_Ty³Def
 *è
SPI2_BASE
)

	)

1088 
	#SPI3
 ((
SPI_Ty³Def
 *è
SPI3_BASE
)

	)

1089 
	#I2S3ext
 ((
SPI_Ty³Def
 *è
I2S3ext_BASE
)

	)

1090 
	#USART2
 ((
USART_Ty³Def
 *è
USART2_BASE
)

	)

1091 
	#USART3
 ((
USART_Ty³Def
 *è
USART3_BASE
)

	)

1092 
	#UART4
 ((
USART_Ty³Def
 *è
UART4_BASE
)

	)

1093 
	#UART5
 ((
USART_Ty³Def
 *è
UART5_BASE
)

	)

1094 
	#I2C1
 ((
I2C_Ty³Def
 *è
I2C1_BASE
)

	)

1095 
	#I2C2
 ((
I2C_Ty³Def
 *è
I2C2_BASE
)

	)

1096 
	#I2C3
 ((
I2C_Ty³Def
 *è
I2C3_BASE
)

	)

1097 
	#CAN1
 ((
CAN_Ty³Def
 *è
CAN1_BASE
)

	)

1098 
	#CAN2
 ((
CAN_Ty³Def
 *è
CAN2_BASE
)

	)

1099 
	#PWR
 ((
PWR_Ty³Def
 *è
PWR_BASE
)

	)

1100 
	#DAC1
 ((
DAC_Ty³Def
 *è
DAC_BASE
)

	)

1101 
	#DAC
 ((
DAC_Ty³Def
 *è
DAC_BASE
è

	)

1102 
	#TIM1
 ((
TIM_Ty³Def
 *è
TIM1_BASE
)

	)

1103 
	#TIM8
 ((
TIM_Ty³Def
 *è
TIM8_BASE
)

	)

1104 
	#USART1
 ((
USART_Ty³Def
 *è
USART1_BASE
)

	)

1105 
	#USART6
 ((
USART_Ty³Def
 *è
USART6_BASE
)

	)

1106 
	#ADC1
 ((
ADC_Ty³Def
 *è
ADC1_BASE
)

	)

1107 
	#ADC2
 ((
ADC_Ty³Def
 *è
ADC2_BASE
)

	)

1108 
	#ADC3
 ((
ADC_Ty³Def
 *è
ADC3_BASE
)

	)

1109 
	#ADC123_COMMON
 ((
ADC_CommÚ_Ty³Def
 *è
ADC123_COMMON_BASE
)

	)

1111 
	#ADC
 
ADC123_COMMON


	)

1112 
	#SDIO
 ((
SDIO_Ty³Def
 *è
SDIO_BASE
)

	)

1113 
	#SPI1
 ((
SPI_Ty³Def
 *è
SPI1_BASE
)

	)

1114 
	#SYSCFG
 ((
SYSCFG_Ty³Def
 *è
SYSCFG_BASE
)

	)

1115 
	#EXTI
 ((
EXTI_Ty³Def
 *è
EXTI_BASE
)

	)

1116 
	#TIM9
 ((
TIM_Ty³Def
 *è
TIM9_BASE
)

	)

1117 
	#TIM10
 ((
TIM_Ty³Def
 *è
TIM10_BASE
)

	)

1118 
	#TIM11
 ((
TIM_Ty³Def
 *è
TIM11_BASE
)

	)

1119 
	#GPIOA
 ((
GPIO_Ty³Def
 *è
GPIOA_BASE
)

	)

1120 
	#GPIOB
 ((
GPIO_Ty³Def
 *è
GPIOB_BASE
)

	)

1121 
	#GPIOC
 ((
GPIO_Ty³Def
 *è
GPIOC_BASE
)

	)

1122 
	#GPIOD
 ((
GPIO_Ty³Def
 *è
GPIOD_BASE
)

	)

1123 
	#GPIOE
 ((
GPIO_Ty³Def
 *è
GPIOE_BASE
)

	)

1124 
	#GPIOF
 ((
GPIO_Ty³Def
 *è
GPIOF_BASE
)

	)

1125 
	#GPIOG
 ((
GPIO_Ty³Def
 *è
GPIOG_BASE
)

	)

1126 
	#GPIOH
 ((
GPIO_Ty³Def
 *è
GPIOH_BASE
)

	)

1127 
	#GPIOI
 ((
GPIO_Ty³Def
 *è
GPIOI_BASE
)

	)

1128 
	#CRC
 ((
CRC_Ty³Def
 *è
CRC_BASE
)

	)

1129 
	#RCC
 ((
RCC_Ty³Def
 *è
RCC_BASE
)

	)

1130 
	#FLASH
 ((
FLASH_Ty³Def
 *è
FLASH_R_BASE
)

	)

1131 
	#DMA1
 ((
DMA_Ty³Def
 *è
DMA1_BASE
)

	)

1132 
	#DMA1_SŒ—m0
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA1_SŒ—m0_BASE
)

	)

1133 
	#DMA1_SŒ—m1
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA1_SŒ—m1_BASE
)

	)

1134 
	#DMA1_SŒ—m2
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA1_SŒ—m2_BASE
)

	)

1135 
	#DMA1_SŒ—m3
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA1_SŒ—m3_BASE
)

	)

1136 
	#DMA1_SŒ—m4
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA1_SŒ—m4_BASE
)

	)

1137 
	#DMA1_SŒ—m5
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA1_SŒ—m5_BASE
)

	)

1138 
	#DMA1_SŒ—m6
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA1_SŒ—m6_BASE
)

	)

1139 
	#DMA1_SŒ—m7
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA1_SŒ—m7_BASE
)

	)

1140 
	#DMA2
 ((
DMA_Ty³Def
 *è
DMA2_BASE
)

	)

1141 
	#DMA2_SŒ—m0
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA2_SŒ—m0_BASE
)

	)

1142 
	#DMA2_SŒ—m1
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA2_SŒ—m1_BASE
)

	)

1143 
	#DMA2_SŒ—m2
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA2_SŒ—m2_BASE
)

	)

1144 
	#DMA2_SŒ—m3
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA2_SŒ—m3_BASE
)

	)

1145 
	#DMA2_SŒ—m4
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA2_SŒ—m4_BASE
)

	)

1146 
	#DMA2_SŒ—m5
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA2_SŒ—m5_BASE
)

	)

1147 
	#DMA2_SŒ—m6
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA2_SŒ—m6_BASE
)

	)

1148 
	#DMA2_SŒ—m7
 ((
DMA_SŒ—m_Ty³Def
 *è
DMA2_SŒ—m7_BASE
)

	)

1149 
	#ETH
 ((
ETH_Ty³Def
 *è
ETH_BASE
)

	)

1150 
	#DCMI
 ((
DCMI_Ty³Def
 *è
DCMI_BASE
)

	)

1151 
	#RNG
 ((
RNG_Ty³Def
 *è
RNG_BASE
)

	)

1152 
	#FSMC_Bªk1
 ((
FSMC_Bªk1_Ty³Def
 *è
FSMC_Bªk1_R_BASE
)

	)

1153 
	#FSMC_Bªk1E
 ((
FSMC_Bªk1E_Ty³Def
 *è
FSMC_Bªk1E_R_BASE
)

	)

1154 
	#FSMC_Bªk2_3
 ((
FSMC_Bªk2_3_Ty³Def
 *è
FSMC_Bªk2_3_R_BASE
)

	)

1155 
	#FSMC_Bªk4
 ((
FSMC_Bªk4_Ty³Def
 *è
FSMC_Bªk4_R_BASE
)

	)

1156 
	#DBGMCU
 ((
DBGMCU_Ty³Def
 *è
DBGMCU_BASE
)

	)

1157 
	#USB_OTG_FS
 ((
USB_OTG_Glob®Ty³Def
 *è
USB_OTG_FS_PERIPH_BASE
)

	)

1158 
	#USB_OTG_HS
 ((
USB_OTG_Glob®Ty³Def
 *è
USB_OTG_HS_PERIPH_BASE
)

	)

1184 
	#ADC_MULTIMODE_SUPPORT


	)

1187 
	#ADC_SR_AWD_Pos
 (0U)

	)

1188 
	#ADC_SR_AWD_Msk
 (0x1U << 
ADC_SR_AWD_Pos
è

	)

1189 
	#ADC_SR_AWD
 
ADC_SR_AWD_Msk


	)

1190 
	#ADC_SR_EOC_Pos
 (1U)

	)

1191 
	#ADC_SR_EOC_Msk
 (0x1U << 
ADC_SR_EOC_Pos
è

	)

1192 
	#ADC_SR_EOC
 
ADC_SR_EOC_Msk


	)

1193 
	#ADC_SR_JEOC_Pos
 (2U)

	)

1194 
	#ADC_SR_JEOC_Msk
 (0x1U << 
ADC_SR_JEOC_Pos
è

	)

1195 
	#ADC_SR_JEOC
 
ADC_SR_JEOC_Msk


	)

1196 
	#ADC_SR_JSTRT_Pos
 (3U)

	)

1197 
	#ADC_SR_JSTRT_Msk
 (0x1U << 
ADC_SR_JSTRT_Pos
è

	)

1198 
	#ADC_SR_JSTRT
 
ADC_SR_JSTRT_Msk


	)

1199 
	#ADC_SR_STRT_Pos
 (4U)

	)

1200 
	#ADC_SR_STRT_Msk
 (0x1U << 
ADC_SR_STRT_Pos
è

	)

1201 
	#ADC_SR_STRT
 
ADC_SR_STRT_Msk


	)

1202 
	#ADC_SR_OVR_Pos
 (5U)

	)

1203 
	#ADC_SR_OVR_Msk
 (0x1U << 
ADC_SR_OVR_Pos
è

	)

1204 
	#ADC_SR_OVR
 
ADC_SR_OVR_Msk


	)

1207 
	#ADC_CR1_AWDCH_Pos
 (0U)

	)

1208 
	#ADC_CR1_AWDCH_Msk
 (0x1FU << 
ADC_CR1_AWDCH_Pos
è

	)

1209 
	#ADC_CR1_AWDCH
 
ADC_CR1_AWDCH_Msk


	)

1210 
	#ADC_CR1_AWDCH_0
 (0x01U << 
ADC_CR1_AWDCH_Pos
è

	)

1211 
	#ADC_CR1_AWDCH_1
 (0x02U << 
ADC_CR1_AWDCH_Pos
è

	)

1212 
	#ADC_CR1_AWDCH_2
 (0x04U << 
ADC_CR1_AWDCH_Pos
è

	)

1213 
	#ADC_CR1_AWDCH_3
 (0x08U << 
ADC_CR1_AWDCH_Pos
è

	)

1214 
	#ADC_CR1_AWDCH_4
 (0x10U << 
ADC_CR1_AWDCH_Pos
è

	)

1215 
	#ADC_CR1_EOCIE_Pos
 (5U)

	)

1216 
	#ADC_CR1_EOCIE_Msk
 (0x1U << 
ADC_CR1_EOCIE_Pos
è

	)

1217 
	#ADC_CR1_EOCIE
 
ADC_CR1_EOCIE_Msk


	)

1218 
	#ADC_CR1_AWDIE_Pos
 (6U)

	)

1219 
	#ADC_CR1_AWDIE_Msk
 (0x1U << 
ADC_CR1_AWDIE_Pos
è

	)

1220 
	#ADC_CR1_AWDIE
 
ADC_CR1_AWDIE_Msk


	)

1221 
	#ADC_CR1_JEOCIE_Pos
 (7U)

	)

1222 
	#ADC_CR1_JEOCIE_Msk
 (0x1U << 
ADC_CR1_JEOCIE_Pos
è

	)

1223 
	#ADC_CR1_JEOCIE
 
ADC_CR1_JEOCIE_Msk


	)

1224 
	#ADC_CR1_SCAN_Pos
 (8U)

	)

1225 
	#ADC_CR1_SCAN_Msk
 (0x1U << 
ADC_CR1_SCAN_Pos
è

	)

1226 
	#ADC_CR1_SCAN
 
ADC_CR1_SCAN_Msk


	)

1227 
	#ADC_CR1_AWDSGL_Pos
 (9U)

	)

1228 
	#ADC_CR1_AWDSGL_Msk
 (0x1U << 
ADC_CR1_AWDSGL_Pos
è

	)

1229 
	#ADC_CR1_AWDSGL
 
ADC_CR1_AWDSGL_Msk


	)

1230 
	#ADC_CR1_JAUTO_Pos
 (10U)

	)

1231 
	#ADC_CR1_JAUTO_Msk
 (0x1U << 
ADC_CR1_JAUTO_Pos
è

	)

1232 
	#ADC_CR1_JAUTO
 
ADC_CR1_JAUTO_Msk


	)

1233 
	#ADC_CR1_DISCEN_Pos
 (11U)

	)

1234 
	#ADC_CR1_DISCEN_Msk
 (0x1U << 
ADC_CR1_DISCEN_Pos
è

	)

1235 
	#ADC_CR1_DISCEN
 
ADC_CR1_DISCEN_Msk


	)

1236 
	#ADC_CR1_JDISCEN_Pos
 (12U)

	)

1237 
	#ADC_CR1_JDISCEN_Msk
 (0x1U << 
ADC_CR1_JDISCEN_Pos
è

	)

1238 
	#ADC_CR1_JDISCEN
 
ADC_CR1_JDISCEN_Msk


	)

1239 
	#ADC_CR1_DISCNUM_Pos
 (13U)

	)

1240 
	#ADC_CR1_DISCNUM_Msk
 (0x7U << 
ADC_CR1_DISCNUM_Pos
è

	)

1241 
	#ADC_CR1_DISCNUM
 
ADC_CR1_DISCNUM_Msk


	)

1242 
	#ADC_CR1_DISCNUM_0
 (0x1U << 
ADC_CR1_DISCNUM_Pos
è

	)

1243 
	#ADC_CR1_DISCNUM_1
 (0x2U << 
ADC_CR1_DISCNUM_Pos
è

	)

1244 
	#ADC_CR1_DISCNUM_2
 (0x4U << 
ADC_CR1_DISCNUM_Pos
è

	)

1245 
	#ADC_CR1_JAWDEN_Pos
 (22U)

	)

1246 
	#ADC_CR1_JAWDEN_Msk
 (0x1U << 
ADC_CR1_JAWDEN_Pos
è

	)

1247 
	#ADC_CR1_JAWDEN
 
ADC_CR1_JAWDEN_Msk


	)

1248 
	#ADC_CR1_AWDEN_Pos
 (23U)

	)

1249 
	#ADC_CR1_AWDEN_Msk
 (0x1U << 
ADC_CR1_AWDEN_Pos
è

	)

1250 
	#ADC_CR1_AWDEN
 
ADC_CR1_AWDEN_Msk


	)

1251 
	#ADC_CR1_RES_Pos
 (24U)

	)

1252 
	#ADC_CR1_RES_Msk
 (0x3U << 
ADC_CR1_RES_Pos
è

	)

1253 
	#ADC_CR1_RES
 
ADC_CR1_RES_Msk


	)

1254 
	#ADC_CR1_RES_0
 (0x1U << 
ADC_CR1_RES_Pos
è

	)

1255 
	#ADC_CR1_RES_1
 (0x2U << 
ADC_CR1_RES_Pos
è

	)

1256 
	#ADC_CR1_OVRIE_Pos
 (26U)

	)

1257 
	#ADC_CR1_OVRIE_Msk
 (0x1U << 
ADC_CR1_OVRIE_Pos
è

	)

1258 
	#ADC_CR1_OVRIE
 
ADC_CR1_OVRIE_Msk


	)

1261 
	#ADC_CR2_ADON_Pos
 (0U)

	)

1262 
	#ADC_CR2_ADON_Msk
 (0x1U << 
ADC_CR2_ADON_Pos
è

	)

1263 
	#ADC_CR2_ADON
 
ADC_CR2_ADON_Msk


	)

1264 
	#ADC_CR2_CONT_Pos
 (1U)

	)

1265 
	#ADC_CR2_CONT_Msk
 (0x1U << 
ADC_CR2_CONT_Pos
è

	)

1266 
	#ADC_CR2_CONT
 
ADC_CR2_CONT_Msk


	)

1267 
	#ADC_CR2_DMA_Pos
 (8U)

	)

1268 
	#ADC_CR2_DMA_Msk
 (0x1U << 
ADC_CR2_DMA_Pos
è

	)

1269 
	#ADC_CR2_DMA
 
ADC_CR2_DMA_Msk


	)

1270 
	#ADC_CR2_DDS_Pos
 (9U)

	)

1271 
	#ADC_CR2_DDS_Msk
 (0x1U << 
ADC_CR2_DDS_Pos
è

	)

1272 
	#ADC_CR2_DDS
 
ADC_CR2_DDS_Msk


	)

1273 
	#ADC_CR2_EOCS_Pos
 (10U)

	)

1274 
	#ADC_CR2_EOCS_Msk
 (0x1U << 
ADC_CR2_EOCS_Pos
è

	)

1275 
	#ADC_CR2_EOCS
 
ADC_CR2_EOCS_Msk


	)

1276 
	#ADC_CR2_ALIGN_Pos
 (11U)

	)

1277 
	#ADC_CR2_ALIGN_Msk
 (0x1U << 
ADC_CR2_ALIGN_Pos
è

	)

1278 
	#ADC_CR2_ALIGN
 
ADC_CR2_ALIGN_Msk


	)

1279 
	#ADC_CR2_JEXTSEL_Pos
 (16U)

	)

1280 
	#ADC_CR2_JEXTSEL_Msk
 (0xFU << 
ADC_CR2_JEXTSEL_Pos
è

	)

1281 
	#ADC_CR2_JEXTSEL
 
ADC_CR2_JEXTSEL_Msk


	)

1282 
	#ADC_CR2_JEXTSEL_0
 (0x1U << 
ADC_CR2_JEXTSEL_Pos
è

	)

1283 
	#ADC_CR2_JEXTSEL_1
 (0x2U << 
ADC_CR2_JEXTSEL_Pos
è

	)

1284 
	#ADC_CR2_JEXTSEL_2
 (0x4U << 
ADC_CR2_JEXTSEL_Pos
è

	)

1285 
	#ADC_CR2_JEXTSEL_3
 (0x8U << 
ADC_CR2_JEXTSEL_Pos
è

	)

1286 
	#ADC_CR2_JEXTEN_Pos
 (20U)

	)

1287 
	#ADC_CR2_JEXTEN_Msk
 (0x3U << 
ADC_CR2_JEXTEN_Pos
è

	)

1288 
	#ADC_CR2_JEXTEN
 
ADC_CR2_JEXTEN_Msk


	)

1289 
	#ADC_CR2_JEXTEN_0
 (0x1U << 
ADC_CR2_JEXTEN_Pos
è

	)

1290 
	#ADC_CR2_JEXTEN_1
 (0x2U << 
ADC_CR2_JEXTEN_Pos
è

	)

1291 
	#ADC_CR2_JSWSTART_Pos
 (22U)

	)

1292 
	#ADC_CR2_JSWSTART_Msk
 (0x1U << 
ADC_CR2_JSWSTART_Pos
è

	)

1293 
	#ADC_CR2_JSWSTART
 
ADC_CR2_JSWSTART_Msk


	)

1294 
	#ADC_CR2_EXTSEL_Pos
 (24U)

	)

1295 
	#ADC_CR2_EXTSEL_Msk
 (0xFU << 
ADC_CR2_EXTSEL_Pos
è

	)

1296 
	#ADC_CR2_EXTSEL
 
ADC_CR2_EXTSEL_Msk


	)

1297 
	#ADC_CR2_EXTSEL_0
 (0x1U << 
ADC_CR2_EXTSEL_Pos
è

	)

1298 
	#ADC_CR2_EXTSEL_1
 (0x2U << 
ADC_CR2_EXTSEL_Pos
è

	)

1299 
	#ADC_CR2_EXTSEL_2
 (0x4U << 
ADC_CR2_EXTSEL_Pos
è

	)

1300 
	#ADC_CR2_EXTSEL_3
 (0x8U << 
ADC_CR2_EXTSEL_Pos
è

	)

1301 
	#ADC_CR2_EXTEN_Pos
 (28U)

	)

1302 
	#ADC_CR2_EXTEN_Msk
 (0x3U << 
ADC_CR2_EXTEN_Pos
è

	)

1303 
	#ADC_CR2_EXTEN
 
ADC_CR2_EXTEN_Msk


	)

1304 
	#ADC_CR2_EXTEN_0
 (0x1U << 
ADC_CR2_EXTEN_Pos
è

	)

1305 
	#ADC_CR2_EXTEN_1
 (0x2U << 
ADC_CR2_EXTEN_Pos
è

	)

1306 
	#ADC_CR2_SWSTART_Pos
 (30U)

	)

1307 
	#ADC_CR2_SWSTART_Msk
 (0x1U << 
ADC_CR2_SWSTART_Pos
è

	)

1308 
	#ADC_CR2_SWSTART
 
ADC_CR2_SWSTART_Msk


	)

1311 
	#ADC_SMPR1_SMP10_Pos
 (0U)

	)

1312 
	#ADC_SMPR1_SMP10_Msk
 (0x7U << 
ADC_SMPR1_SMP10_Pos
è

	)

1313 
	#ADC_SMPR1_SMP10
 
ADC_SMPR1_SMP10_Msk


	)

1314 
	#ADC_SMPR1_SMP10_0
 (0x1U << 
ADC_SMPR1_SMP10_Pos
è

	)

1315 
	#ADC_SMPR1_SMP10_1
 (0x2U << 
ADC_SMPR1_SMP10_Pos
è

	)

1316 
	#ADC_SMPR1_SMP10_2
 (0x4U << 
ADC_SMPR1_SMP10_Pos
è

	)

1317 
	#ADC_SMPR1_SMP11_Pos
 (3U)

	)

1318 
	#ADC_SMPR1_SMP11_Msk
 (0x7U << 
ADC_SMPR1_SMP11_Pos
è

	)

1319 
	#ADC_SMPR1_SMP11
 
ADC_SMPR1_SMP11_Msk


	)

1320 
	#ADC_SMPR1_SMP11_0
 (0x1U << 
ADC_SMPR1_SMP11_Pos
è

	)

1321 
	#ADC_SMPR1_SMP11_1
 (0x2U << 
ADC_SMPR1_SMP11_Pos
è

	)

1322 
	#ADC_SMPR1_SMP11_2
 (0x4U << 
ADC_SMPR1_SMP11_Pos
è

	)

1323 
	#ADC_SMPR1_SMP12_Pos
 (6U)

	)

1324 
	#ADC_SMPR1_SMP12_Msk
 (0x7U << 
ADC_SMPR1_SMP12_Pos
è

	)

1325 
	#ADC_SMPR1_SMP12
 
ADC_SMPR1_SMP12_Msk


	)

1326 
	#ADC_SMPR1_SMP12_0
 (0x1U << 
ADC_SMPR1_SMP12_Pos
è

	)

1327 
	#ADC_SMPR1_SMP12_1
 (0x2U << 
ADC_SMPR1_SMP12_Pos
è

	)

1328 
	#ADC_SMPR1_SMP12_2
 (0x4U << 
ADC_SMPR1_SMP12_Pos
è

	)

1329 
	#ADC_SMPR1_SMP13_Pos
 (9U)

	)

1330 
	#ADC_SMPR1_SMP13_Msk
 (0x7U << 
ADC_SMPR1_SMP13_Pos
è

	)

1331 
	#ADC_SMPR1_SMP13
 
ADC_SMPR1_SMP13_Msk


	)

1332 
	#ADC_SMPR1_SMP13_0
 (0x1U << 
ADC_SMPR1_SMP13_Pos
è

	)

1333 
	#ADC_SMPR1_SMP13_1
 (0x2U << 
ADC_SMPR1_SMP13_Pos
è

	)

1334 
	#ADC_SMPR1_SMP13_2
 (0x4U << 
ADC_SMPR1_SMP13_Pos
è

	)

1335 
	#ADC_SMPR1_SMP14_Pos
 (12U)

	)

1336 
	#ADC_SMPR1_SMP14_Msk
 (0x7U << 
ADC_SMPR1_SMP14_Pos
è

	)

1337 
	#ADC_SMPR1_SMP14
 
ADC_SMPR1_SMP14_Msk


	)

1338 
	#ADC_SMPR1_SMP14_0
 (0x1U << 
ADC_SMPR1_SMP14_Pos
è

	)

1339 
	#ADC_SMPR1_SMP14_1
 (0x2U << 
ADC_SMPR1_SMP14_Pos
è

	)

1340 
	#ADC_SMPR1_SMP14_2
 (0x4U << 
ADC_SMPR1_SMP14_Pos
è

	)

1341 
	#ADC_SMPR1_SMP15_Pos
 (15U)

	)

1342 
	#ADC_SMPR1_SMP15_Msk
 (0x7U << 
ADC_SMPR1_SMP15_Pos
è

	)

1343 
	#ADC_SMPR1_SMP15
 
ADC_SMPR1_SMP15_Msk


	)

1344 
	#ADC_SMPR1_SMP15_0
 (0x1U << 
ADC_SMPR1_SMP15_Pos
è

	)

1345 
	#ADC_SMPR1_SMP15_1
 (0x2U << 
ADC_SMPR1_SMP15_Pos
è

	)

1346 
	#ADC_SMPR1_SMP15_2
 (0x4U << 
ADC_SMPR1_SMP15_Pos
è

	)

1347 
	#ADC_SMPR1_SMP16_Pos
 (18U)

	)

1348 
	#ADC_SMPR1_SMP16_Msk
 (0x7U << 
ADC_SMPR1_SMP16_Pos
è

	)

1349 
	#ADC_SMPR1_SMP16
 
ADC_SMPR1_SMP16_Msk


	)

1350 
	#ADC_SMPR1_SMP16_0
 (0x1U << 
ADC_SMPR1_SMP16_Pos
è

	)

1351 
	#ADC_SMPR1_SMP16_1
 (0x2U << 
ADC_SMPR1_SMP16_Pos
è

	)

1352 
	#ADC_SMPR1_SMP16_2
 (0x4U << 
ADC_SMPR1_SMP16_Pos
è

	)

1353 
	#ADC_SMPR1_SMP17_Pos
 (21U)

	)

1354 
	#ADC_SMPR1_SMP17_Msk
 (0x7U << 
ADC_SMPR1_SMP17_Pos
è

	)

1355 
	#ADC_SMPR1_SMP17
 
ADC_SMPR1_SMP17_Msk


	)

1356 
	#ADC_SMPR1_SMP17_0
 (0x1U << 
ADC_SMPR1_SMP17_Pos
è

	)

1357 
	#ADC_SMPR1_SMP17_1
 (0x2U << 
ADC_SMPR1_SMP17_Pos
è

	)

1358 
	#ADC_SMPR1_SMP17_2
 (0x4U << 
ADC_SMPR1_SMP17_Pos
è

	)

1359 
	#ADC_SMPR1_SMP18_Pos
 (24U)

	)

1360 
	#ADC_SMPR1_SMP18_Msk
 (0x7U << 
ADC_SMPR1_SMP18_Pos
è

	)

1361 
	#ADC_SMPR1_SMP18
 
ADC_SMPR1_SMP18_Msk


	)

1362 
	#ADC_SMPR1_SMP18_0
 (0x1U << 
ADC_SMPR1_SMP18_Pos
è

	)

1363 
	#ADC_SMPR1_SMP18_1
 (0x2U << 
ADC_SMPR1_SMP18_Pos
è

	)

1364 
	#ADC_SMPR1_SMP18_2
 (0x4U << 
ADC_SMPR1_SMP18_Pos
è

	)

1367 
	#ADC_SMPR2_SMP0_Pos
 (0U)

	)

1368 
	#ADC_SMPR2_SMP0_Msk
 (0x7U << 
ADC_SMPR2_SMP0_Pos
è

	)

1369 
	#ADC_SMPR2_SMP0
 
ADC_SMPR2_SMP0_Msk


	)

1370 
	#ADC_SMPR2_SMP0_0
 (0x1U << 
ADC_SMPR2_SMP0_Pos
è

	)

1371 
	#ADC_SMPR2_SMP0_1
 (0x2U << 
ADC_SMPR2_SMP0_Pos
è

	)

1372 
	#ADC_SMPR2_SMP0_2
 (0x4U << 
ADC_SMPR2_SMP0_Pos
è

	)

1373 
	#ADC_SMPR2_SMP1_Pos
 (3U)

	)

1374 
	#ADC_SMPR2_SMP1_Msk
 (0x7U << 
ADC_SMPR2_SMP1_Pos
è

	)

1375 
	#ADC_SMPR2_SMP1
 
ADC_SMPR2_SMP1_Msk


	)

1376 
	#ADC_SMPR2_SMP1_0
 (0x1U << 
ADC_SMPR2_SMP1_Pos
è

	)

1377 
	#ADC_SMPR2_SMP1_1
 (0x2U << 
ADC_SMPR2_SMP1_Pos
è

	)

1378 
	#ADC_SMPR2_SMP1_2
 (0x4U << 
ADC_SMPR2_SMP1_Pos
è

	)

1379 
	#ADC_SMPR2_SMP2_Pos
 (6U)

	)

1380 
	#ADC_SMPR2_SMP2_Msk
 (0x7U << 
ADC_SMPR2_SMP2_Pos
è

	)

1381 
	#ADC_SMPR2_SMP2
 
ADC_SMPR2_SMP2_Msk


	)

1382 
	#ADC_SMPR2_SMP2_0
 (0x1U << 
ADC_SMPR2_SMP2_Pos
è

	)

1383 
	#ADC_SMPR2_SMP2_1
 (0x2U << 
ADC_SMPR2_SMP2_Pos
è

	)

1384 
	#ADC_SMPR2_SMP2_2
 (0x4U << 
ADC_SMPR2_SMP2_Pos
è

	)

1385 
	#ADC_SMPR2_SMP3_Pos
 (9U)

	)

1386 
	#ADC_SMPR2_SMP3_Msk
 (0x7U << 
ADC_SMPR2_SMP3_Pos
è

	)

1387 
	#ADC_SMPR2_SMP3
 
ADC_SMPR2_SMP3_Msk


	)

1388 
	#ADC_SMPR2_SMP3_0
 (0x1U << 
ADC_SMPR2_SMP3_Pos
è

	)

1389 
	#ADC_SMPR2_SMP3_1
 (0x2U << 
ADC_SMPR2_SMP3_Pos
è

	)

1390 
	#ADC_SMPR2_SMP3_2
 (0x4U << 
ADC_SMPR2_SMP3_Pos
è

	)

1391 
	#ADC_SMPR2_SMP4_Pos
 (12U)

	)

1392 
	#ADC_SMPR2_SMP4_Msk
 (0x7U << 
ADC_SMPR2_SMP4_Pos
è

	)

1393 
	#ADC_SMPR2_SMP4
 
ADC_SMPR2_SMP4_Msk


	)

1394 
	#ADC_SMPR2_SMP4_0
 (0x1U << 
ADC_SMPR2_SMP4_Pos
è

	)

1395 
	#ADC_SMPR2_SMP4_1
 (0x2U << 
ADC_SMPR2_SMP4_Pos
è

	)

1396 
	#ADC_SMPR2_SMP4_2
 (0x4U << 
ADC_SMPR2_SMP4_Pos
è

	)

1397 
	#ADC_SMPR2_SMP5_Pos
 (15U)

	)

1398 
	#ADC_SMPR2_SMP5_Msk
 (0x7U << 
ADC_SMPR2_SMP5_Pos
è

	)

1399 
	#ADC_SMPR2_SMP5
 
ADC_SMPR2_SMP5_Msk


	)

1400 
	#ADC_SMPR2_SMP5_0
 (0x1U << 
ADC_SMPR2_SMP5_Pos
è

	)

1401 
	#ADC_SMPR2_SMP5_1
 (0x2U << 
ADC_SMPR2_SMP5_Pos
è

	)

1402 
	#ADC_SMPR2_SMP5_2
 (0x4U << 
ADC_SMPR2_SMP5_Pos
è

	)

1403 
	#ADC_SMPR2_SMP6_Pos
 (18U)

	)

1404 
	#ADC_SMPR2_SMP6_Msk
 (0x7U << 
ADC_SMPR2_SMP6_Pos
è

	)

1405 
	#ADC_SMPR2_SMP6
 
ADC_SMPR2_SMP6_Msk


	)

1406 
	#ADC_SMPR2_SMP6_0
 (0x1U << 
ADC_SMPR2_SMP6_Pos
è

	)

1407 
	#ADC_SMPR2_SMP6_1
 (0x2U << 
ADC_SMPR2_SMP6_Pos
è

	)

1408 
	#ADC_SMPR2_SMP6_2
 (0x4U << 
ADC_SMPR2_SMP6_Pos
è

	)

1409 
	#ADC_SMPR2_SMP7_Pos
 (21U)

	)

1410 
	#ADC_SMPR2_SMP7_Msk
 (0x7U << 
ADC_SMPR2_SMP7_Pos
è

	)

1411 
	#ADC_SMPR2_SMP7
 
ADC_SMPR2_SMP7_Msk


	)

1412 
	#ADC_SMPR2_SMP7_0
 (0x1U << 
ADC_SMPR2_SMP7_Pos
è

	)

1413 
	#ADC_SMPR2_SMP7_1
 (0x2U << 
ADC_SMPR2_SMP7_Pos
è

	)

1414 
	#ADC_SMPR2_SMP7_2
 (0x4U << 
ADC_SMPR2_SMP7_Pos
è

	)

1415 
	#ADC_SMPR2_SMP8_Pos
 (24U)

	)

1416 
	#ADC_SMPR2_SMP8_Msk
 (0x7U << 
ADC_SMPR2_SMP8_Pos
è

	)

1417 
	#ADC_SMPR2_SMP8
 
ADC_SMPR2_SMP8_Msk


	)

1418 
	#ADC_SMPR2_SMP8_0
 (0x1U << 
ADC_SMPR2_SMP8_Pos
è

	)

1419 
	#ADC_SMPR2_SMP8_1
 (0x2U << 
ADC_SMPR2_SMP8_Pos
è

	)

1420 
	#ADC_SMPR2_SMP8_2
 (0x4U << 
ADC_SMPR2_SMP8_Pos
è

	)

1421 
	#ADC_SMPR2_SMP9_Pos
 (27U)

	)

1422 
	#ADC_SMPR2_SMP9_Msk
 (0x7U << 
ADC_SMPR2_SMP9_Pos
è

	)

1423 
	#ADC_SMPR2_SMP9
 
ADC_SMPR2_SMP9_Msk


	)

1424 
	#ADC_SMPR2_SMP9_0
 (0x1U << 
ADC_SMPR2_SMP9_Pos
è

	)

1425 
	#ADC_SMPR2_SMP9_1
 (0x2U << 
ADC_SMPR2_SMP9_Pos
è

	)

1426 
	#ADC_SMPR2_SMP9_2
 (0x4U << 
ADC_SMPR2_SMP9_Pos
è

	)

1429 
	#ADC_JOFR1_JOFFSET1_Pos
 (0U)

	)

1430 
	#ADC_JOFR1_JOFFSET1_Msk
 (0xFFFU << 
ADC_JOFR1_JOFFSET1_Pos
è

	)

1431 
	#ADC_JOFR1_JOFFSET1
 
ADC_JOFR1_JOFFSET1_Msk


	)

1434 
	#ADC_JOFR2_JOFFSET2_Pos
 (0U)

	)

1435 
	#ADC_JOFR2_JOFFSET2_Msk
 (0xFFFU << 
ADC_JOFR2_JOFFSET2_Pos
è

	)

1436 
	#ADC_JOFR2_JOFFSET2
 
ADC_JOFR2_JOFFSET2_Msk


	)

1439 
	#ADC_JOFR3_JOFFSET3_Pos
 (0U)

	)

1440 
	#ADC_JOFR3_JOFFSET3_Msk
 (0xFFFU << 
ADC_JOFR3_JOFFSET3_Pos
è

	)

1441 
	#ADC_JOFR3_JOFFSET3
 
ADC_JOFR3_JOFFSET3_Msk


	)

1444 
	#ADC_JOFR4_JOFFSET4_Pos
 (0U)

	)

1445 
	#ADC_JOFR4_JOFFSET4_Msk
 (0xFFFU << 
ADC_JOFR4_JOFFSET4_Pos
è

	)

1446 
	#ADC_JOFR4_JOFFSET4
 
ADC_JOFR4_JOFFSET4_Msk


	)

1449 
	#ADC_HTR_HT_Pos
 (0U)

	)

1450 
	#ADC_HTR_HT_Msk
 (0xFFFU << 
ADC_HTR_HT_Pos
è

	)

1451 
	#ADC_HTR_HT
 
ADC_HTR_HT_Msk


	)

1454 
	#ADC_LTR_LT_Pos
 (0U)

	)

1455 
	#ADC_LTR_LT_Msk
 (0xFFFU << 
ADC_LTR_LT_Pos
è

	)

1456 
	#ADC_LTR_LT
 
ADC_LTR_LT_Msk


	)

1459 
	#ADC_SQR1_SQ13_Pos
 (0U)

	)

1460 
	#ADC_SQR1_SQ13_Msk
 (0x1FU << 
ADC_SQR1_SQ13_Pos
è

	)

1461 
	#ADC_SQR1_SQ13
 
ADC_SQR1_SQ13_Msk


	)

1462 
	#ADC_SQR1_SQ13_0
 (0x01U << 
ADC_SQR1_SQ13_Pos
è

	)

1463 
	#ADC_SQR1_SQ13_1
 (0x02U << 
ADC_SQR1_SQ13_Pos
è

	)

1464 
	#ADC_SQR1_SQ13_2
 (0x04U << 
ADC_SQR1_SQ13_Pos
è

	)

1465 
	#ADC_SQR1_SQ13_3
 (0x08U << 
ADC_SQR1_SQ13_Pos
è

	)

1466 
	#ADC_SQR1_SQ13_4
 (0x10U << 
ADC_SQR1_SQ13_Pos
è

	)

1467 
	#ADC_SQR1_SQ14_Pos
 (5U)

	)

1468 
	#ADC_SQR1_SQ14_Msk
 (0x1FU << 
ADC_SQR1_SQ14_Pos
è

	)

1469 
	#ADC_SQR1_SQ14
 
ADC_SQR1_SQ14_Msk


	)

1470 
	#ADC_SQR1_SQ14_0
 (0x01U << 
ADC_SQR1_SQ14_Pos
è

	)

1471 
	#ADC_SQR1_SQ14_1
 (0x02U << 
ADC_SQR1_SQ14_Pos
è

	)

1472 
	#ADC_SQR1_SQ14_2
 (0x04U << 
ADC_SQR1_SQ14_Pos
è

	)

1473 
	#ADC_SQR1_SQ14_3
 (0x08U << 
ADC_SQR1_SQ14_Pos
è

	)

1474 
	#ADC_SQR1_SQ14_4
 (0x10U << 
ADC_SQR1_SQ14_Pos
è

	)

1475 
	#ADC_SQR1_SQ15_Pos
 (10U)

	)

1476 
	#ADC_SQR1_SQ15_Msk
 (0x1FU << 
ADC_SQR1_SQ15_Pos
è

	)

1477 
	#ADC_SQR1_SQ15
 
ADC_SQR1_SQ15_Msk


	)

1478 
	#ADC_SQR1_SQ15_0
 (0x01U << 
ADC_SQR1_SQ15_Pos
è

	)

1479 
	#ADC_SQR1_SQ15_1
 (0x02U << 
ADC_SQR1_SQ15_Pos
è

	)

1480 
	#ADC_SQR1_SQ15_2
 (0x04U << 
ADC_SQR1_SQ15_Pos
è

	)

1481 
	#ADC_SQR1_SQ15_3
 (0x08U << 
ADC_SQR1_SQ15_Pos
è

	)

1482 
	#ADC_SQR1_SQ15_4
 (0x10U << 
ADC_SQR1_SQ15_Pos
è

	)

1483 
	#ADC_SQR1_SQ16_Pos
 (15U)

	)

1484 
	#ADC_SQR1_SQ16_Msk
 (0x1FU << 
ADC_SQR1_SQ16_Pos
è

	)

1485 
	#ADC_SQR1_SQ16
 
ADC_SQR1_SQ16_Msk


	)

1486 
	#ADC_SQR1_SQ16_0
 (0x01U << 
ADC_SQR1_SQ16_Pos
è

	)

1487 
	#ADC_SQR1_SQ16_1
 (0x02U << 
ADC_SQR1_SQ16_Pos
è

	)

1488 
	#ADC_SQR1_SQ16_2
 (0x04U << 
ADC_SQR1_SQ16_Pos
è

	)

1489 
	#ADC_SQR1_SQ16_3
 (0x08U << 
ADC_SQR1_SQ16_Pos
è

	)

1490 
	#ADC_SQR1_SQ16_4
 (0x10U << 
ADC_SQR1_SQ16_Pos
è

	)

1491 
	#ADC_SQR1_L_Pos
 (20U)

	)

1492 
	#ADC_SQR1_L_Msk
 (0xFU << 
ADC_SQR1_L_Pos
è

	)

1493 
	#ADC_SQR1_L
 
ADC_SQR1_L_Msk


	)

1494 
	#ADC_SQR1_L_0
 (0x1U << 
ADC_SQR1_L_Pos
è

	)

1495 
	#ADC_SQR1_L_1
 (0x2U << 
ADC_SQR1_L_Pos
è

	)

1496 
	#ADC_SQR1_L_2
 (0x4U << 
ADC_SQR1_L_Pos
è

	)

1497 
	#ADC_SQR1_L_3
 (0x8U << 
ADC_SQR1_L_Pos
è

	)

1500 
	#ADC_SQR2_SQ7_Pos
 (0U)

	)

1501 
	#ADC_SQR2_SQ7_Msk
 (0x1FU << 
ADC_SQR2_SQ7_Pos
è

	)

1502 
	#ADC_SQR2_SQ7
 
ADC_SQR2_SQ7_Msk


	)

1503 
	#ADC_SQR2_SQ7_0
 (0x01U << 
ADC_SQR2_SQ7_Pos
è

	)

1504 
	#ADC_SQR2_SQ7_1
 (0x02U << 
ADC_SQR2_SQ7_Pos
è

	)

1505 
	#ADC_SQR2_SQ7_2
 (0x04U << 
ADC_SQR2_SQ7_Pos
è

	)

1506 
	#ADC_SQR2_SQ7_3
 (0x08U << 
ADC_SQR2_SQ7_Pos
è

	)

1507 
	#ADC_SQR2_SQ7_4
 (0x10U << 
ADC_SQR2_SQ7_Pos
è

	)

1508 
	#ADC_SQR2_SQ8_Pos
 (5U)

	)

1509 
	#ADC_SQR2_SQ8_Msk
 (0x1FU << 
ADC_SQR2_SQ8_Pos
è

	)

1510 
	#ADC_SQR2_SQ8
 
ADC_SQR2_SQ8_Msk


	)

1511 
	#ADC_SQR2_SQ8_0
 (0x01U << 
ADC_SQR2_SQ8_Pos
è

	)

1512 
	#ADC_SQR2_SQ8_1
 (0x02U << 
ADC_SQR2_SQ8_Pos
è

	)

1513 
	#ADC_SQR2_SQ8_2
 (0x04U << 
ADC_SQR2_SQ8_Pos
è

	)

1514 
	#ADC_SQR2_SQ8_3
 (0x08U << 
ADC_SQR2_SQ8_Pos
è

	)

1515 
	#ADC_SQR2_SQ8_4
 (0x10U << 
ADC_SQR2_SQ8_Pos
è

	)

1516 
	#ADC_SQR2_SQ9_Pos
 (10U)

	)

1517 
	#ADC_SQR2_SQ9_Msk
 (0x1FU << 
ADC_SQR2_SQ9_Pos
è

	)

1518 
	#ADC_SQR2_SQ9
 
ADC_SQR2_SQ9_Msk


	)

1519 
	#ADC_SQR2_SQ9_0
 (0x01U << 
ADC_SQR2_SQ9_Pos
è

	)

1520 
	#ADC_SQR2_SQ9_1
 (0x02U << 
ADC_SQR2_SQ9_Pos
è

	)

1521 
	#ADC_SQR2_SQ9_2
 (0x04U << 
ADC_SQR2_SQ9_Pos
è

	)

1522 
	#ADC_SQR2_SQ9_3
 (0x08U << 
ADC_SQR2_SQ9_Pos
è

	)

1523 
	#ADC_SQR2_SQ9_4
 (0x10U << 
ADC_SQR2_SQ9_Pos
è

	)

1524 
	#ADC_SQR2_SQ10_Pos
 (15U)

	)

1525 
	#ADC_SQR2_SQ10_Msk
 (0x1FU << 
ADC_SQR2_SQ10_Pos
è

	)

1526 
	#ADC_SQR2_SQ10
 
ADC_SQR2_SQ10_Msk


	)

1527 
	#ADC_SQR2_SQ10_0
 (0x01U << 
ADC_SQR2_SQ10_Pos
è

	)

1528 
	#ADC_SQR2_SQ10_1
 (0x02U << 
ADC_SQR2_SQ10_Pos
è

	)

1529 
	#ADC_SQR2_SQ10_2
 (0x04U << 
ADC_SQR2_SQ10_Pos
è

	)

1530 
	#ADC_SQR2_SQ10_3
 (0x08U << 
ADC_SQR2_SQ10_Pos
è

	)

1531 
	#ADC_SQR2_SQ10_4
 (0x10U << 
ADC_SQR2_SQ10_Pos
è

	)

1532 
	#ADC_SQR2_SQ11_Pos
 (20U)

	)

1533 
	#ADC_SQR2_SQ11_Msk
 (0x1FU << 
ADC_SQR2_SQ11_Pos
è

	)

1534 
	#ADC_SQR2_SQ11
 
ADC_SQR2_SQ11_Msk


	)

1535 
	#ADC_SQR2_SQ11_0
 (0x01U << 
ADC_SQR2_SQ11_Pos
è

	)

1536 
	#ADC_SQR2_SQ11_1
 (0x02U << 
ADC_SQR2_SQ11_Pos
è

	)

1537 
	#ADC_SQR2_SQ11_2
 (0x04U << 
ADC_SQR2_SQ11_Pos
è

	)

1538 
	#ADC_SQR2_SQ11_3
 (0x08U << 
ADC_SQR2_SQ11_Pos
è

	)

1539 
	#ADC_SQR2_SQ11_4
 (0x10U << 
ADC_SQR2_SQ11_Pos
è

	)

1540 
	#ADC_SQR2_SQ12_Pos
 (25U)

	)

1541 
	#ADC_SQR2_SQ12_Msk
 (0x1FU << 
ADC_SQR2_SQ12_Pos
è

	)

1542 
	#ADC_SQR2_SQ12
 
ADC_SQR2_SQ12_Msk


	)

1543 
	#ADC_SQR2_SQ12_0
 (0x01U << 
ADC_SQR2_SQ12_Pos
è

	)

1544 
	#ADC_SQR2_SQ12_1
 (0x02U << 
ADC_SQR2_SQ12_Pos
è

	)

1545 
	#ADC_SQR2_SQ12_2
 (0x04U << 
ADC_SQR2_SQ12_Pos
è

	)

1546 
	#ADC_SQR2_SQ12_3
 (0x08U << 
ADC_SQR2_SQ12_Pos
è

	)

1547 
	#ADC_SQR2_SQ12_4
 (0x10U << 
ADC_SQR2_SQ12_Pos
è

	)

1550 
	#ADC_SQR3_SQ1_Pos
 (0U)

	)

1551 
	#ADC_SQR3_SQ1_Msk
 (0x1FU << 
ADC_SQR3_SQ1_Pos
è

	)

1552 
	#ADC_SQR3_SQ1
 
ADC_SQR3_SQ1_Msk


	)

1553 
	#ADC_SQR3_SQ1_0
 (0x01U << 
ADC_SQR3_SQ1_Pos
è

	)

1554 
	#ADC_SQR3_SQ1_1
 (0x02U << 
ADC_SQR3_SQ1_Pos
è

	)

1555 
	#ADC_SQR3_SQ1_2
 (0x04U << 
ADC_SQR3_SQ1_Pos
è

	)

1556 
	#ADC_SQR3_SQ1_3
 (0x08U << 
ADC_SQR3_SQ1_Pos
è

	)

1557 
	#ADC_SQR3_SQ1_4
 (0x10U << 
ADC_SQR3_SQ1_Pos
è

	)

1558 
	#ADC_SQR3_SQ2_Pos
 (5U)

	)

1559 
	#ADC_SQR3_SQ2_Msk
 (0x1FU << 
ADC_SQR3_SQ2_Pos
è

	)

1560 
	#ADC_SQR3_SQ2
 
ADC_SQR3_SQ2_Msk


	)

1561 
	#ADC_SQR3_SQ2_0
 (0x01U << 
ADC_SQR3_SQ2_Pos
è

	)

1562 
	#ADC_SQR3_SQ2_1
 (0x02U << 
ADC_SQR3_SQ2_Pos
è

	)

1563 
	#ADC_SQR3_SQ2_2
 (0x04U << 
ADC_SQR3_SQ2_Pos
è

	)

1564 
	#ADC_SQR3_SQ2_3
 (0x08U << 
ADC_SQR3_SQ2_Pos
è

	)

1565 
	#ADC_SQR3_SQ2_4
 (0x10U << 
ADC_SQR3_SQ2_Pos
è

	)

1566 
	#ADC_SQR3_SQ3_Pos
 (10U)

	)

1567 
	#ADC_SQR3_SQ3_Msk
 (0x1FU << 
ADC_SQR3_SQ3_Pos
è

	)

1568 
	#ADC_SQR3_SQ3
 
ADC_SQR3_SQ3_Msk


	)

1569 
	#ADC_SQR3_SQ3_0
 (0x01U << 
ADC_SQR3_SQ3_Pos
è

	)

1570 
	#ADC_SQR3_SQ3_1
 (0x02U << 
ADC_SQR3_SQ3_Pos
è

	)

1571 
	#ADC_SQR3_SQ3_2
 (0x04U << 
ADC_SQR3_SQ3_Pos
è

	)

1572 
	#ADC_SQR3_SQ3_3
 (0x08U << 
ADC_SQR3_SQ3_Pos
è

	)

1573 
	#ADC_SQR3_SQ3_4
 (0x10U << 
ADC_SQR3_SQ3_Pos
è

	)

1574 
	#ADC_SQR3_SQ4_Pos
 (15U)

	)

1575 
	#ADC_SQR3_SQ4_Msk
 (0x1FU << 
ADC_SQR3_SQ4_Pos
è

	)

1576 
	#ADC_SQR3_SQ4
 
ADC_SQR3_SQ4_Msk


	)

1577 
	#ADC_SQR3_SQ4_0
 (0x01U << 
ADC_SQR3_SQ4_Pos
è

	)

1578 
	#ADC_SQR3_SQ4_1
 (0x02U << 
ADC_SQR3_SQ4_Pos
è

	)

1579 
	#ADC_SQR3_SQ4_2
 (0x04U << 
ADC_SQR3_SQ4_Pos
è

	)

1580 
	#ADC_SQR3_SQ4_3
 (0x08U << 
ADC_SQR3_SQ4_Pos
è

	)

1581 
	#ADC_SQR3_SQ4_4
 (0x10U << 
ADC_SQR3_SQ4_Pos
è

	)

1582 
	#ADC_SQR3_SQ5_Pos
 (20U)

	)

1583 
	#ADC_SQR3_SQ5_Msk
 (0x1FU << 
ADC_SQR3_SQ5_Pos
è

	)

1584 
	#ADC_SQR3_SQ5
 
ADC_SQR3_SQ5_Msk


	)

1585 
	#ADC_SQR3_SQ5_0
 (0x01U << 
ADC_SQR3_SQ5_Pos
è

	)

1586 
	#ADC_SQR3_SQ5_1
 (0x02U << 
ADC_SQR3_SQ5_Pos
è

	)

1587 
	#ADC_SQR3_SQ5_2
 (0x04U << 
ADC_SQR3_SQ5_Pos
è

	)

1588 
	#ADC_SQR3_SQ5_3
 (0x08U << 
ADC_SQR3_SQ5_Pos
è

	)

1589 
	#ADC_SQR3_SQ5_4
 (0x10U << 
ADC_SQR3_SQ5_Pos
è

	)

1590 
	#ADC_SQR3_SQ6_Pos
 (25U)

	)

1591 
	#ADC_SQR3_SQ6_Msk
 (0x1FU << 
ADC_SQR3_SQ6_Pos
è

	)

1592 
	#ADC_SQR3_SQ6
 
ADC_SQR3_SQ6_Msk


	)

1593 
	#ADC_SQR3_SQ6_0
 (0x01U << 
ADC_SQR3_SQ6_Pos
è

	)

1594 
	#ADC_SQR3_SQ6_1
 (0x02U << 
ADC_SQR3_SQ6_Pos
è

	)

1595 
	#ADC_SQR3_SQ6_2
 (0x04U << 
ADC_SQR3_SQ6_Pos
è

	)

1596 
	#ADC_SQR3_SQ6_3
 (0x08U << 
ADC_SQR3_SQ6_Pos
è

	)

1597 
	#ADC_SQR3_SQ6_4
 (0x10U << 
ADC_SQR3_SQ6_Pos
è

	)

1600 
	#ADC_JSQR_JSQ1_Pos
 (0U)

	)

1601 
	#ADC_JSQR_JSQ1_Msk
 (0x1FU << 
ADC_JSQR_JSQ1_Pos
è

	)

1602 
	#ADC_JSQR_JSQ1
 
ADC_JSQR_JSQ1_Msk


	)

1603 
	#ADC_JSQR_JSQ1_0
 (0x01U << 
ADC_JSQR_JSQ1_Pos
è

	)

1604 
	#ADC_JSQR_JSQ1_1
 (0x02U << 
ADC_JSQR_JSQ1_Pos
è

	)

1605 
	#ADC_JSQR_JSQ1_2
 (0x04U << 
ADC_JSQR_JSQ1_Pos
è

	)

1606 
	#ADC_JSQR_JSQ1_3
 (0x08U << 
ADC_JSQR_JSQ1_Pos
è

	)

1607 
	#ADC_JSQR_JSQ1_4
 (0x10U << 
ADC_JSQR_JSQ1_Pos
è

	)

1608 
	#ADC_JSQR_JSQ2_Pos
 (5U)

	)

1609 
	#ADC_JSQR_JSQ2_Msk
 (0x1FU << 
ADC_JSQR_JSQ2_Pos
è

	)

1610 
	#ADC_JSQR_JSQ2
 
ADC_JSQR_JSQ2_Msk


	)

1611 
	#ADC_JSQR_JSQ2_0
 (0x01U << 
ADC_JSQR_JSQ2_Pos
è

	)

1612 
	#ADC_JSQR_JSQ2_1
 (0x02U << 
ADC_JSQR_JSQ2_Pos
è

	)

1613 
	#ADC_JSQR_JSQ2_2
 (0x04U << 
ADC_JSQR_JSQ2_Pos
è

	)

1614 
	#ADC_JSQR_JSQ2_3
 (0x08U << 
ADC_JSQR_JSQ2_Pos
è

	)

1615 
	#ADC_JSQR_JSQ2_4
 (0x10U << 
ADC_JSQR_JSQ2_Pos
è

	)

1616 
	#ADC_JSQR_JSQ3_Pos
 (10U)

	)

1617 
	#ADC_JSQR_JSQ3_Msk
 (0x1FU << 
ADC_JSQR_JSQ3_Pos
è

	)

1618 
	#ADC_JSQR_JSQ3
 
ADC_JSQR_JSQ3_Msk


	)

1619 
	#ADC_JSQR_JSQ3_0
 (0x01U << 
ADC_JSQR_JSQ3_Pos
è

	)

1620 
	#ADC_JSQR_JSQ3_1
 (0x02U << 
ADC_JSQR_JSQ3_Pos
è

	)

1621 
	#ADC_JSQR_JSQ3_2
 (0x04U << 
ADC_JSQR_JSQ3_Pos
è

	)

1622 
	#ADC_JSQR_JSQ3_3
 (0x08U << 
ADC_JSQR_JSQ3_Pos
è

	)

1623 
	#ADC_JSQR_JSQ3_4
 (0x10U << 
ADC_JSQR_JSQ3_Pos
è

	)

1624 
	#ADC_JSQR_JSQ4_Pos
 (15U)

	)

1625 
	#ADC_JSQR_JSQ4_Msk
 (0x1FU << 
ADC_JSQR_JSQ4_Pos
è

	)

1626 
	#ADC_JSQR_JSQ4
 
ADC_JSQR_JSQ4_Msk


	)

1627 
	#ADC_JSQR_JSQ4_0
 (0x01U << 
ADC_JSQR_JSQ4_Pos
è

	)

1628 
	#ADC_JSQR_JSQ4_1
 (0x02U << 
ADC_JSQR_JSQ4_Pos
è

	)

1629 
	#ADC_JSQR_JSQ4_2
 (0x04U << 
ADC_JSQR_JSQ4_Pos
è

	)

1630 
	#ADC_JSQR_JSQ4_3
 (0x08U << 
ADC_JSQR_JSQ4_Pos
è

	)

1631 
	#ADC_JSQR_JSQ4_4
 (0x10U << 
ADC_JSQR_JSQ4_Pos
è

	)

1632 
	#ADC_JSQR_JL_Pos
 (20U)

	)

1633 
	#ADC_JSQR_JL_Msk
 (0x3U << 
ADC_JSQR_JL_Pos
è

	)

1634 
	#ADC_JSQR_JL
 
ADC_JSQR_JL_Msk


	)

1635 
	#ADC_JSQR_JL_0
 (0x1U << 
ADC_JSQR_JL_Pos
è

	)

1636 
	#ADC_JSQR_JL_1
 (0x2U << 
ADC_JSQR_JL_Pos
è

	)

1639 
	#ADC_JDR1_JDATA_Pos
 (0U)

	)

1640 
	#ADC_JDR1_JDATA_Msk
 (0xFFFFU << 
ADC_JDR1_JDATA_Pos
è

	)

1641 
	#ADC_JDR1_JDATA
 
ADC_JDR1_JDATA_Msk


	)

1644 
	#ADC_JDR2_JDATA_Pos
 (0U)

	)

1645 
	#ADC_JDR2_JDATA_Msk
 (0xFFFFU << 
ADC_JDR2_JDATA_Pos
è

	)

1646 
	#ADC_JDR2_JDATA
 
ADC_JDR2_JDATA_Msk


	)

1649 
	#ADC_JDR3_JDATA_Pos
 (0U)

	)

1650 
	#ADC_JDR3_JDATA_Msk
 (0xFFFFU << 
ADC_JDR3_JDATA_Pos
è

	)

1651 
	#ADC_JDR3_JDATA
 
ADC_JDR3_JDATA_Msk


	)

1654 
	#ADC_JDR4_JDATA_Pos
 (0U)

	)

1655 
	#ADC_JDR4_JDATA_Msk
 (0xFFFFU << 
ADC_JDR4_JDATA_Pos
è

	)

1656 
	#ADC_JDR4_JDATA
 
ADC_JDR4_JDATA_Msk


	)

1659 
	#ADC_DR_DATA_Pos
 (0U)

	)

1660 
	#ADC_DR_DATA_Msk
 (0xFFFFU << 
ADC_DR_DATA_Pos
è

	)

1661 
	#ADC_DR_DATA
 
ADC_DR_DATA_Msk


	)

1662 
	#ADC_DR_ADC2DATA_Pos
 (16U)

	)

1663 
	#ADC_DR_ADC2DATA_Msk
 (0xFFFFU << 
ADC_DR_ADC2DATA_Pos
è

	)

1664 
	#ADC_DR_ADC2DATA
 
ADC_DR_ADC2DATA_Msk


	)

1667 
	#ADC_CSR_AWD1_Pos
 (0U)

	)

1668 
	#ADC_CSR_AWD1_Msk
 (0x1U << 
ADC_CSR_AWD1_Pos
è

	)

1669 
	#ADC_CSR_AWD1
 
ADC_CSR_AWD1_Msk


	)

1670 
	#ADC_CSR_EOC1_Pos
 (1U)

	)

1671 
	#ADC_CSR_EOC1_Msk
 (0x1U << 
ADC_CSR_EOC1_Pos
è

	)

1672 
	#ADC_CSR_EOC1
 
ADC_CSR_EOC1_Msk


	)

1673 
	#ADC_CSR_JEOC1_Pos
 (2U)

	)

1674 
	#ADC_CSR_JEOC1_Msk
 (0x1U << 
ADC_CSR_JEOC1_Pos
è

	)

1675 
	#ADC_CSR_JEOC1
 
ADC_CSR_JEOC1_Msk


	)

1676 
	#ADC_CSR_JSTRT1_Pos
 (3U)

	)

1677 
	#ADC_CSR_JSTRT1_Msk
 (0x1U << 
ADC_CSR_JSTRT1_Pos
è

	)

1678 
	#ADC_CSR_JSTRT1
 
ADC_CSR_JSTRT1_Msk


	)

1679 
	#ADC_CSR_STRT1_Pos
 (4U)

	)

1680 
	#ADC_CSR_STRT1_Msk
 (0x1U << 
ADC_CSR_STRT1_Pos
è

	)

1681 
	#ADC_CSR_STRT1
 
ADC_CSR_STRT1_Msk


	)

1682 
	#ADC_CSR_OVR1_Pos
 (5U)

	)

1683 
	#ADC_CSR_OVR1_Msk
 (0x1U << 
ADC_CSR_OVR1_Pos
è

	)

1684 
	#ADC_CSR_OVR1
 
ADC_CSR_OVR1_Msk


	)

1685 
	#ADC_CSR_AWD2_Pos
 (8U)

	)

1686 
	#ADC_CSR_AWD2_Msk
 (0x1U << 
ADC_CSR_AWD2_Pos
è

	)

1687 
	#ADC_CSR_AWD2
 
ADC_CSR_AWD2_Msk


	)

1688 
	#ADC_CSR_EOC2_Pos
 (9U)

	)

1689 
	#ADC_CSR_EOC2_Msk
 (0x1U << 
ADC_CSR_EOC2_Pos
è

	)

1690 
	#ADC_CSR_EOC2
 
ADC_CSR_EOC2_Msk


	)

1691 
	#ADC_CSR_JEOC2_Pos
 (10U)

	)

1692 
	#ADC_CSR_JEOC2_Msk
 (0x1U << 
ADC_CSR_JEOC2_Pos
è

	)

1693 
	#ADC_CSR_JEOC2
 
ADC_CSR_JEOC2_Msk


	)

1694 
	#ADC_CSR_JSTRT2_Pos
 (11U)

	)

1695 
	#ADC_CSR_JSTRT2_Msk
 (0x1U << 
ADC_CSR_JSTRT2_Pos
è

	)

1696 
	#ADC_CSR_JSTRT2
 
ADC_CSR_JSTRT2_Msk


	)

1697 
	#ADC_CSR_STRT2_Pos
 (12U)

	)

1698 
	#ADC_CSR_STRT2_Msk
 (0x1U << 
ADC_CSR_STRT2_Pos
è

	)

1699 
	#ADC_CSR_STRT2
 
ADC_CSR_STRT2_Msk


	)

1700 
	#ADC_CSR_OVR2_Pos
 (13U)

	)

1701 
	#ADC_CSR_OVR2_Msk
 (0x1U << 
ADC_CSR_OVR2_Pos
è

	)

1702 
	#ADC_CSR_OVR2
 
ADC_CSR_OVR2_Msk


	)

1703 
	#ADC_CSR_AWD3_Pos
 (16U)

	)

1704 
	#ADC_CSR_AWD3_Msk
 (0x1U << 
ADC_CSR_AWD3_Pos
è

	)

1705 
	#ADC_CSR_AWD3
 
ADC_CSR_AWD3_Msk


	)

1706 
	#ADC_CSR_EOC3_Pos
 (17U)

	)

1707 
	#ADC_CSR_EOC3_Msk
 (0x1U << 
ADC_CSR_EOC3_Pos
è

	)

1708 
	#ADC_CSR_EOC3
 
ADC_CSR_EOC3_Msk


	)

1709 
	#ADC_CSR_JEOC3_Pos
 (18U)

	)

1710 
	#ADC_CSR_JEOC3_Msk
 (0x1U << 
ADC_CSR_JEOC3_Pos
è

	)

1711 
	#ADC_CSR_JEOC3
 
ADC_CSR_JEOC3_Msk


	)

1712 
	#ADC_CSR_JSTRT3_Pos
 (19U)

	)

1713 
	#ADC_CSR_JSTRT3_Msk
 (0x1U << 
ADC_CSR_JSTRT3_Pos
è

	)

1714 
	#ADC_CSR_JSTRT3
 
ADC_CSR_JSTRT3_Msk


	)

1715 
	#ADC_CSR_STRT3_Pos
 (20U)

	)

1716 
	#ADC_CSR_STRT3_Msk
 (0x1U << 
ADC_CSR_STRT3_Pos
è

	)

1717 
	#ADC_CSR_STRT3
 
ADC_CSR_STRT3_Msk


	)

1718 
	#ADC_CSR_OVR3_Pos
 (21U)

	)

1719 
	#ADC_CSR_OVR3_Msk
 (0x1U << 
ADC_CSR_OVR3_Pos
è

	)

1720 
	#ADC_CSR_OVR3
 
ADC_CSR_OVR3_Msk


	)

1723 
	#ADC_CSR_DOVR1
 
ADC_CSR_OVR1


	)

1724 
	#ADC_CSR_DOVR2
 
ADC_CSR_OVR2


	)

1725 
	#ADC_CSR_DOVR3
 
ADC_CSR_OVR3


	)

1728 
	#ADC_CCR_MULTI_Pos
 (0U)

	)

1729 
	#ADC_CCR_MULTI_Msk
 (0x1FU << 
ADC_CCR_MULTI_Pos
è

	)

1730 
	#ADC_CCR_MULTI
 
ADC_CCR_MULTI_Msk


	)

1731 
	#ADC_CCR_MULTI_0
 (0x01U << 
ADC_CCR_MULTI_Pos
è

	)

1732 
	#ADC_CCR_MULTI_1
 (0x02U << 
ADC_CCR_MULTI_Pos
è

	)

1733 
	#ADC_CCR_MULTI_2
 (0x04U << 
ADC_CCR_MULTI_Pos
è

	)

1734 
	#ADC_CCR_MULTI_3
 (0x08U << 
ADC_CCR_MULTI_Pos
è

	)

1735 
	#ADC_CCR_MULTI_4
 (0x10U << 
ADC_CCR_MULTI_Pos
è

	)

1736 
	#ADC_CCR_DELAY_Pos
 (8U)

	)

1737 
	#ADC_CCR_DELAY_Msk
 (0xFU << 
ADC_CCR_DELAY_Pos
è

	)

1738 
	#ADC_CCR_DELAY
 
ADC_CCR_DELAY_Msk


	)

1739 
	#ADC_CCR_DELAY_0
 (0x1U << 
ADC_CCR_DELAY_Pos
è

	)

1740 
	#ADC_CCR_DELAY_1
 (0x2U << 
ADC_CCR_DELAY_Pos
è

	)

1741 
	#ADC_CCR_DELAY_2
 (0x4U << 
ADC_CCR_DELAY_Pos
è

	)

1742 
	#ADC_CCR_DELAY_3
 (0x8U << 
ADC_CCR_DELAY_Pos
è

	)

1743 
	#ADC_CCR_DDS_Pos
 (13U)

	)

1744 
	#ADC_CCR_DDS_Msk
 (0x1U << 
ADC_CCR_DDS_Pos
è

	)

1745 
	#ADC_CCR_DDS
 
ADC_CCR_DDS_Msk


	)

1746 
	#ADC_CCR_DMA_Pos
 (14U)

	)

1747 
	#ADC_CCR_DMA_Msk
 (0x3U << 
ADC_CCR_DMA_Pos
è

	)

1748 
	#ADC_CCR_DMA
 
ADC_CCR_DMA_Msk


	)

1749 
	#ADC_CCR_DMA_0
 (0x1U << 
ADC_CCR_DMA_Pos
è

	)

1750 
	#ADC_CCR_DMA_1
 (0x2U << 
ADC_CCR_DMA_Pos
è

	)

1751 
	#ADC_CCR_ADCPRE_Pos
 (16U)

	)

1752 
	#ADC_CCR_ADCPRE_Msk
 (0x3U << 
ADC_CCR_ADCPRE_Pos
è

	)

1753 
	#ADC_CCR_ADCPRE
 
ADC_CCR_ADCPRE_Msk


	)

1754 
	#ADC_CCR_ADCPRE_0
 (0x1U << 
ADC_CCR_ADCPRE_Pos
è

	)

1755 
	#ADC_CCR_ADCPRE_1
 (0x2U << 
ADC_CCR_ADCPRE_Pos
è

	)

1756 
	#ADC_CCR_VBATE_Pos
 (22U)

	)

1757 
	#ADC_CCR_VBATE_Msk
 (0x1U << 
ADC_CCR_VBATE_Pos
è

	)

1758 
	#ADC_CCR_VBATE
 
ADC_CCR_VBATE_Msk


	)

1759 
	#ADC_CCR_TSVREFE_Pos
 (23U)

	)

1760 
	#ADC_CCR_TSVREFE_Msk
 (0x1U << 
ADC_CCR_TSVREFE_Pos
è

	)

1761 
	#ADC_CCR_TSVREFE
 
ADC_CCR_TSVREFE_Msk


	)

1764 
	#ADC_CDR_DATA1_Pos
 (0U)

	)

1765 
	#ADC_CDR_DATA1_Msk
 (0xFFFFU << 
ADC_CDR_DATA1_Pos
è

	)

1766 
	#ADC_CDR_DATA1
 
ADC_CDR_DATA1_Msk


	)

1767 
	#ADC_CDR_DATA2_Pos
 (16U)

	)

1768 
	#ADC_CDR_DATA2_Msk
 (0xFFFFU << 
ADC_CDR_DATA2_Pos
è

	)

1769 
	#ADC_CDR_DATA2
 
ADC_CDR_DATA2_Msk


	)

1772 
	#ADC_CDR_RDATA_MST
 
ADC_CDR_DATA1


	)

1773 
	#ADC_CDR_RDATA_SLV
 
ADC_CDR_DATA2


	)

1782 
	#CAN_MCR_INRQ_Pos
 (0U)

	)

1783 
	#CAN_MCR_INRQ_Msk
 (0x1U << 
CAN_MCR_INRQ_Pos
è

	)

1784 
	#CAN_MCR_INRQ
 
CAN_MCR_INRQ_Msk


	)

1785 
	#CAN_MCR_SLEEP_Pos
 (1U)

	)

1786 
	#CAN_MCR_SLEEP_Msk
 (0x1U << 
CAN_MCR_SLEEP_Pos
è

	)

1787 
	#CAN_MCR_SLEEP
 
CAN_MCR_SLEEP_Msk


	)

1788 
	#CAN_MCR_TXFP_Pos
 (2U)

	)

1789 
	#CAN_MCR_TXFP_Msk
 (0x1U << 
CAN_MCR_TXFP_Pos
è

	)

1790 
	#CAN_MCR_TXFP
 
CAN_MCR_TXFP_Msk


	)

1791 
	#CAN_MCR_RFLM_Pos
 (3U)

	)

1792 
	#CAN_MCR_RFLM_Msk
 (0x1U << 
CAN_MCR_RFLM_Pos
è

	)

1793 
	#CAN_MCR_RFLM
 
CAN_MCR_RFLM_Msk


	)

1794 
	#CAN_MCR_NART_Pos
 (4U)

	)

1795 
	#CAN_MCR_NART_Msk
 (0x1U << 
CAN_MCR_NART_Pos
è

	)

1796 
	#CAN_MCR_NART
 
CAN_MCR_NART_Msk


	)

1797 
	#CAN_MCR_AWUM_Pos
 (5U)

	)

1798 
	#CAN_MCR_AWUM_Msk
 (0x1U << 
CAN_MCR_AWUM_Pos
è

	)

1799 
	#CAN_MCR_AWUM
 
CAN_MCR_AWUM_Msk


	)

1800 
	#CAN_MCR_ABOM_Pos
 (6U)

	)

1801 
	#CAN_MCR_ABOM_Msk
 (0x1U << 
CAN_MCR_ABOM_Pos
è

	)

1802 
	#CAN_MCR_ABOM
 
CAN_MCR_ABOM_Msk


	)

1803 
	#CAN_MCR_TTCM_Pos
 (7U)

	)

1804 
	#CAN_MCR_TTCM_Msk
 (0x1U << 
CAN_MCR_TTCM_Pos
è

	)

1805 
	#CAN_MCR_TTCM
 
CAN_MCR_TTCM_Msk


	)

1806 
	#CAN_MCR_RESET_Pos
 (15U)

	)

1807 
	#CAN_MCR_RESET_Msk
 (0x1U << 
CAN_MCR_RESET_Pos
è

	)

1808 
	#CAN_MCR_RESET
 
CAN_MCR_RESET_Msk


	)

1809 
	#CAN_MCR_DBF_Pos
 (16U)

	)

1810 
	#CAN_MCR_DBF_Msk
 (0x1U << 
CAN_MCR_DBF_Pos
è

	)

1811 
	#CAN_MCR_DBF
 
CAN_MCR_DBF_Msk


	)

1813 
	#CAN_MSR_INAK_Pos
 (0U)

	)

1814 
	#CAN_MSR_INAK_Msk
 (0x1U << 
CAN_MSR_INAK_Pos
è

	)

1815 
	#CAN_MSR_INAK
 
CAN_MSR_INAK_Msk


	)

1816 
	#CAN_MSR_SLAK_Pos
 (1U)

	)

1817 
	#CAN_MSR_SLAK_Msk
 (0x1U << 
CAN_MSR_SLAK_Pos
è

	)

1818 
	#CAN_MSR_SLAK
 
CAN_MSR_SLAK_Msk


	)

1819 
	#CAN_MSR_ERRI_Pos
 (2U)

	)

1820 
	#CAN_MSR_ERRI_Msk
 (0x1U << 
CAN_MSR_ERRI_Pos
è

	)

1821 
	#CAN_MSR_ERRI
 
CAN_MSR_ERRI_Msk


	)

1822 
	#CAN_MSR_WKUI_Pos
 (3U)

	)

1823 
	#CAN_MSR_WKUI_Msk
 (0x1U << 
CAN_MSR_WKUI_Pos
è

	)

1824 
	#CAN_MSR_WKUI
 
CAN_MSR_WKUI_Msk


	)

1825 
	#CAN_MSR_SLAKI_Pos
 (4U)

	)

1826 
	#CAN_MSR_SLAKI_Msk
 (0x1U << 
CAN_MSR_SLAKI_Pos
è

	)

1827 
	#CAN_MSR_SLAKI
 
CAN_MSR_SLAKI_Msk


	)

1828 
	#CAN_MSR_TXM_Pos
 (8U)

	)

1829 
	#CAN_MSR_TXM_Msk
 (0x1U << 
CAN_MSR_TXM_Pos
è

	)

1830 
	#CAN_MSR_TXM
 
CAN_MSR_TXM_Msk


	)

1831 
	#CAN_MSR_RXM_Pos
 (9U)

	)

1832 
	#CAN_MSR_RXM_Msk
 (0x1U << 
CAN_MSR_RXM_Pos
è

	)

1833 
	#CAN_MSR_RXM
 
CAN_MSR_RXM_Msk


	)

1834 
	#CAN_MSR_SAMP_Pos
 (10U)

	)

1835 
	#CAN_MSR_SAMP_Msk
 (0x1U << 
CAN_MSR_SAMP_Pos
è

	)

1836 
	#CAN_MSR_SAMP
 
CAN_MSR_SAMP_Msk


	)

1837 
	#CAN_MSR_RX_Pos
 (11U)

	)

1838 
	#CAN_MSR_RX_Msk
 (0x1U << 
CAN_MSR_RX_Pos
è

	)

1839 
	#CAN_MSR_RX
 
CAN_MSR_RX_Msk


	)

1842 
	#CAN_TSR_RQCP0_Pos
 (0U)

	)

1843 
	#CAN_TSR_RQCP0_Msk
 (0x1U << 
CAN_TSR_RQCP0_Pos
è

	)

1844 
	#CAN_TSR_RQCP0
 
CAN_TSR_RQCP0_Msk


	)

1845 
	#CAN_TSR_TXOK0_Pos
 (1U)

	)

1846 
	#CAN_TSR_TXOK0_Msk
 (0x1U << 
CAN_TSR_TXOK0_Pos
è

	)

1847 
	#CAN_TSR_TXOK0
 
CAN_TSR_TXOK0_Msk


	)

1848 
	#CAN_TSR_ALST0_Pos
 (2U)

	)

1849 
	#CAN_TSR_ALST0_Msk
 (0x1U << 
CAN_TSR_ALST0_Pos
è

	)

1850 
	#CAN_TSR_ALST0
 
CAN_TSR_ALST0_Msk


	)

1851 
	#CAN_TSR_TERR0_Pos
 (3U)

	)

1852 
	#CAN_TSR_TERR0_Msk
 (0x1U << 
CAN_TSR_TERR0_Pos
è

	)

1853 
	#CAN_TSR_TERR0
 
CAN_TSR_TERR0_Msk


	)

1854 
	#CAN_TSR_ABRQ0_Pos
 (7U)

	)

1855 
	#CAN_TSR_ABRQ0_Msk
 (0x1U << 
CAN_TSR_ABRQ0_Pos
è

	)

1856 
	#CAN_TSR_ABRQ0
 
CAN_TSR_ABRQ0_Msk


	)

1857 
	#CAN_TSR_RQCP1_Pos
 (8U)

	)

1858 
	#CAN_TSR_RQCP1_Msk
 (0x1U << 
CAN_TSR_RQCP1_Pos
è

	)

1859 
	#CAN_TSR_RQCP1
 
CAN_TSR_RQCP1_Msk


	)

1860 
	#CAN_TSR_TXOK1_Pos
 (9U)

	)

1861 
	#CAN_TSR_TXOK1_Msk
 (0x1U << 
CAN_TSR_TXOK1_Pos
è

	)

1862 
	#CAN_TSR_TXOK1
 
CAN_TSR_TXOK1_Msk


	)

1863 
	#CAN_TSR_ALST1_Pos
 (10U)

	)

1864 
	#CAN_TSR_ALST1_Msk
 (0x1U << 
CAN_TSR_ALST1_Pos
è

	)

1865 
	#CAN_TSR_ALST1
 
CAN_TSR_ALST1_Msk


	)

1866 
	#CAN_TSR_TERR1_Pos
 (11U)

	)

1867 
	#CAN_TSR_TERR1_Msk
 (0x1U << 
CAN_TSR_TERR1_Pos
è

	)

1868 
	#CAN_TSR_TERR1
 
CAN_TSR_TERR1_Msk


	)

1869 
	#CAN_TSR_ABRQ1_Pos
 (15U)

	)

1870 
	#CAN_TSR_ABRQ1_Msk
 (0x1U << 
CAN_TSR_ABRQ1_Pos
è

	)

1871 
	#CAN_TSR_ABRQ1
 
CAN_TSR_ABRQ1_Msk


	)

1872 
	#CAN_TSR_RQCP2_Pos
 (16U)

	)

1873 
	#CAN_TSR_RQCP2_Msk
 (0x1U << 
CAN_TSR_RQCP2_Pos
è

	)

1874 
	#CAN_TSR_RQCP2
 
CAN_TSR_RQCP2_Msk


	)

1875 
	#CAN_TSR_TXOK2_Pos
 (17U)

	)

1876 
	#CAN_TSR_TXOK2_Msk
 (0x1U << 
CAN_TSR_TXOK2_Pos
è

	)

1877 
	#CAN_TSR_TXOK2
 
CAN_TSR_TXOK2_Msk


	)

1878 
	#CAN_TSR_ALST2_Pos
 (18U)

	)

1879 
	#CAN_TSR_ALST2_Msk
 (0x1U << 
CAN_TSR_ALST2_Pos
è

	)

1880 
	#CAN_TSR_ALST2
 
CAN_TSR_ALST2_Msk


	)

1881 
	#CAN_TSR_TERR2_Pos
 (19U)

	)

1882 
	#CAN_TSR_TERR2_Msk
 (0x1U << 
CAN_TSR_TERR2_Pos
è

	)

1883 
	#CAN_TSR_TERR2
 
CAN_TSR_TERR2_Msk


	)

1884 
	#CAN_TSR_ABRQ2_Pos
 (23U)

	)

1885 
	#CAN_TSR_ABRQ2_Msk
 (0x1U << 
CAN_TSR_ABRQ2_Pos
è

	)

1886 
	#CAN_TSR_ABRQ2
 
CAN_TSR_ABRQ2_Msk


	)

1887 
	#CAN_TSR_CODE_Pos
 (24U)

	)

1888 
	#CAN_TSR_CODE_Msk
 (0x3U << 
CAN_TSR_CODE_Pos
è

	)

1889 
	#CAN_TSR_CODE
 
CAN_TSR_CODE_Msk


	)

1891 
	#CAN_TSR_TME_Pos
 (26U)

	)

1892 
	#CAN_TSR_TME_Msk
 (0x7U << 
CAN_TSR_TME_Pos
è

	)

1893 
	#CAN_TSR_TME
 
CAN_TSR_TME_Msk


	)

1894 
	#CAN_TSR_TME0_Pos
 (26U)

	)

1895 
	#CAN_TSR_TME0_Msk
 (0x1U << 
CAN_TSR_TME0_Pos
è

	)

1896 
	#CAN_TSR_TME0
 
CAN_TSR_TME0_Msk


	)

1897 
	#CAN_TSR_TME1_Pos
 (27U)

	)

1898 
	#CAN_TSR_TME1_Msk
 (0x1U << 
CAN_TSR_TME1_Pos
è

	)

1899 
	#CAN_TSR_TME1
 
CAN_TSR_TME1_Msk


	)

1900 
	#CAN_TSR_TME2_Pos
 (28U)

	)

1901 
	#CAN_TSR_TME2_Msk
 (0x1U << 
CAN_TSR_TME2_Pos
è

	)

1902 
	#CAN_TSR_TME2
 
CAN_TSR_TME2_Msk


	)

1904 
	#CAN_TSR_LOW_Pos
 (29U)

	)

1905 
	#CAN_TSR_LOW_Msk
 (0x7U << 
CAN_TSR_LOW_Pos
è

	)

1906 
	#CAN_TSR_LOW
 
CAN_TSR_LOW_Msk


	)

1907 
	#CAN_TSR_LOW0_Pos
 (29U)

	)

1908 
	#CAN_TSR_LOW0_Msk
 (0x1U << 
CAN_TSR_LOW0_Pos
è

	)

1909 
	#CAN_TSR_LOW0
 
CAN_TSR_LOW0_Msk


	)

1910 
	#CAN_TSR_LOW1_Pos
 (30U)

	)

1911 
	#CAN_TSR_LOW1_Msk
 (0x1U << 
CAN_TSR_LOW1_Pos
è

	)

1912 
	#CAN_TSR_LOW1
 
CAN_TSR_LOW1_Msk


	)

1913 
	#CAN_TSR_LOW2_Pos
 (31U)

	)

1914 
	#CAN_TSR_LOW2_Msk
 (0x1U << 
CAN_TSR_LOW2_Pos
è

	)

1915 
	#CAN_TSR_LOW2
 
CAN_TSR_LOW2_Msk


	)

1918 
	#CAN_RF0R_FMP0_Pos
 (0U)

	)

1919 
	#CAN_RF0R_FMP0_Msk
 (0x3U << 
CAN_RF0R_FMP0_Pos
è

	)

1920 
	#CAN_RF0R_FMP0
 
CAN_RF0R_FMP0_Msk


	)

1921 
	#CAN_RF0R_FULL0_Pos
 (3U)

	)

1922 
	#CAN_RF0R_FULL0_Msk
 (0x1U << 
CAN_RF0R_FULL0_Pos
è

	)

1923 
	#CAN_RF0R_FULL0
 
CAN_RF0R_FULL0_Msk


	)

1924 
	#CAN_RF0R_FOVR0_Pos
 (4U)

	)

1925 
	#CAN_RF0R_FOVR0_Msk
 (0x1U << 
CAN_RF0R_FOVR0_Pos
è

	)

1926 
	#CAN_RF0R_FOVR0
 
CAN_RF0R_FOVR0_Msk


	)

1927 
	#CAN_RF0R_RFOM0_Pos
 (5U)

	)

1928 
	#CAN_RF0R_RFOM0_Msk
 (0x1U << 
CAN_RF0R_RFOM0_Pos
è

	)

1929 
	#CAN_RF0R_RFOM0
 
CAN_RF0R_RFOM0_Msk


	)

1932 
	#CAN_RF1R_FMP1_Pos
 (0U)

	)

1933 
	#CAN_RF1R_FMP1_Msk
 (0x3U << 
CAN_RF1R_FMP1_Pos
è

	)

1934 
	#CAN_RF1R_FMP1
 
CAN_RF1R_FMP1_Msk


	)

1935 
	#CAN_RF1R_FULL1_Pos
 (3U)

	)

1936 
	#CAN_RF1R_FULL1_Msk
 (0x1U << 
CAN_RF1R_FULL1_Pos
è

	)

1937 
	#CAN_RF1R_FULL1
 
CAN_RF1R_FULL1_Msk


	)

1938 
	#CAN_RF1R_FOVR1_Pos
 (4U)

	)

1939 
	#CAN_RF1R_FOVR1_Msk
 (0x1U << 
CAN_RF1R_FOVR1_Pos
è

	)

1940 
	#CAN_RF1R_FOVR1
 
CAN_RF1R_FOVR1_Msk


	)

1941 
	#CAN_RF1R_RFOM1_Pos
 (5U)

	)

1942 
	#CAN_RF1R_RFOM1_Msk
 (0x1U << 
CAN_RF1R_RFOM1_Pos
è

	)

1943 
	#CAN_RF1R_RFOM1
 
CAN_RF1R_RFOM1_Msk


	)

1946 
	#CAN_IER_TMEIE_Pos
 (0U)

	)

1947 
	#CAN_IER_TMEIE_Msk
 (0x1U << 
CAN_IER_TMEIE_Pos
è

	)

1948 
	#CAN_IER_TMEIE
 
CAN_IER_TMEIE_Msk


	)

1949 
	#CAN_IER_FMPIE0_Pos
 (1U)

	)

1950 
	#CAN_IER_FMPIE0_Msk
 (0x1U << 
CAN_IER_FMPIE0_Pos
è

	)

1951 
	#CAN_IER_FMPIE0
 
CAN_IER_FMPIE0_Msk


	)

1952 
	#CAN_IER_FFIE0_Pos
 (2U)

	)

1953 
	#CAN_IER_FFIE0_Msk
 (0x1U << 
CAN_IER_FFIE0_Pos
è

	)

1954 
	#CAN_IER_FFIE0
 
CAN_IER_FFIE0_Msk


	)

1955 
	#CAN_IER_FOVIE0_Pos
 (3U)

	)

1956 
	#CAN_IER_FOVIE0_Msk
 (0x1U << 
CAN_IER_FOVIE0_Pos
è

	)

1957 
	#CAN_IER_FOVIE0
 
CAN_IER_FOVIE0_Msk


	)

1958 
	#CAN_IER_FMPIE1_Pos
 (4U)

	)

1959 
	#CAN_IER_FMPIE1_Msk
 (0x1U << 
CAN_IER_FMPIE1_Pos
è

	)

1960 
	#CAN_IER_FMPIE1
 
CAN_IER_FMPIE1_Msk


	)

1961 
	#CAN_IER_FFIE1_Pos
 (5U)

	)

1962 
	#CAN_IER_FFIE1_Msk
 (0x1U << 
CAN_IER_FFIE1_Pos
è

	)

1963 
	#CAN_IER_FFIE1
 
CAN_IER_FFIE1_Msk


	)

1964 
	#CAN_IER_FOVIE1_Pos
 (6U)

	)

1965 
	#CAN_IER_FOVIE1_Msk
 (0x1U << 
CAN_IER_FOVIE1_Pos
è

	)

1966 
	#CAN_IER_FOVIE1
 
CAN_IER_FOVIE1_Msk


	)

1967 
	#CAN_IER_EWGIE_Pos
 (8U)

	)

1968 
	#CAN_IER_EWGIE_Msk
 (0x1U << 
CAN_IER_EWGIE_Pos
è

	)

1969 
	#CAN_IER_EWGIE
 
CAN_IER_EWGIE_Msk


	)

1970 
	#CAN_IER_EPVIE_Pos
 (9U)

	)

1971 
	#CAN_IER_EPVIE_Msk
 (0x1U << 
CAN_IER_EPVIE_Pos
è

	)

1972 
	#CAN_IER_EPVIE
 
CAN_IER_EPVIE_Msk


	)

1973 
	#CAN_IER_BOFIE_Pos
 (10U)

	)

1974 
	#CAN_IER_BOFIE_Msk
 (0x1U << 
CAN_IER_BOFIE_Pos
è

	)

1975 
	#CAN_IER_BOFIE
 
CAN_IER_BOFIE_Msk


	)

1976 
	#CAN_IER_LECIE_Pos
 (11U)

	)

1977 
	#CAN_IER_LECIE_Msk
 (0x1U << 
CAN_IER_LECIE_Pos
è

	)

1978 
	#CAN_IER_LECIE
 
CAN_IER_LECIE_Msk


	)

1979 
	#CAN_IER_ERRIE_Pos
 (15U)

	)

1980 
	#CAN_IER_ERRIE_Msk
 (0x1U << 
CAN_IER_ERRIE_Pos
è

	)

1981 
	#CAN_IER_ERRIE
 
CAN_IER_ERRIE_Msk


	)

1982 
	#CAN_IER_WKUIE_Pos
 (16U)

	)

1983 
	#CAN_IER_WKUIE_Msk
 (0x1U << 
CAN_IER_WKUIE_Pos
è

	)

1984 
	#CAN_IER_WKUIE
 
CAN_IER_WKUIE_Msk


	)

1985 
	#CAN_IER_SLKIE_Pos
 (17U)

	)

1986 
	#CAN_IER_SLKIE_Msk
 (0x1U << 
CAN_IER_SLKIE_Pos
è

	)

1987 
	#CAN_IER_SLKIE
 
CAN_IER_SLKIE_Msk


	)

1988 
	#CAN_IER_EWGIE_Pos
 (8U)

	)

1991 
	#CAN_ESR_EWGF_Pos
 (0U)

	)

1992 
	#CAN_ESR_EWGF_Msk
 (0x1U << 
CAN_ESR_EWGF_Pos
è

	)

1993 
	#CAN_ESR_EWGF
 
CAN_ESR_EWGF_Msk


	)

1994 
	#CAN_ESR_EPVF_Pos
 (1U)

	)

1995 
	#CAN_ESR_EPVF_Msk
 (0x1U << 
CAN_ESR_EPVF_Pos
è

	)

1996 
	#CAN_ESR_EPVF
 
CAN_ESR_EPVF_Msk


	)

1997 
	#CAN_ESR_BOFF_Pos
 (2U)

	)

1998 
	#CAN_ESR_BOFF_Msk
 (0x1U << 
CAN_ESR_BOFF_Pos
è

	)

1999 
	#CAN_ESR_BOFF
 
CAN_ESR_BOFF_Msk


	)

2001 
	#CAN_ESR_LEC_Pos
 (4U)

	)

2002 
	#CAN_ESR_LEC_Msk
 (0x7U << 
CAN_ESR_LEC_Pos
è

	)

2003 
	#CAN_ESR_LEC
 
CAN_ESR_LEC_Msk


	)

2004 
	#CAN_ESR_LEC_0
 (0x1U << 
CAN_ESR_LEC_Pos
è

	)

2005 
	#CAN_ESR_LEC_1
 (0x2U << 
CAN_ESR_LEC_Pos
è

	)

2006 
	#CAN_ESR_LEC_2
 (0x4U << 
CAN_ESR_LEC_Pos
è

	)

2008 
	#CAN_ESR_TEC_Pos
 (16U)

	)

2009 
	#CAN_ESR_TEC_Msk
 (0xFFU << 
CAN_ESR_TEC_Pos
è

	)

2010 
	#CAN_ESR_TEC
 
CAN_ESR_TEC_Msk


	)

2011 
	#CAN_ESR_REC_Pos
 (24U)

	)

2012 
	#CAN_ESR_REC_Msk
 (0xFFU << 
CAN_ESR_REC_Pos
è

	)

2013 
	#CAN_ESR_REC
 
CAN_ESR_REC_Msk


	)

2016 
	#CAN_BTR_BRP_Pos
 (0U)

	)

2017 
	#CAN_BTR_BRP_Msk
 (0x3FFU << 
CAN_BTR_BRP_Pos
è

	)

2018 
	#CAN_BTR_BRP
 
CAN_BTR_BRP_Msk


	)

2019 
	#CAN_BTR_TS1_Pos
 (16U)

	)

2020 
	#CAN_BTR_TS1_Msk
 (0xFU << 
CAN_BTR_TS1_Pos
è

	)

2021 
	#CAN_BTR_TS1
 
CAN_BTR_TS1_Msk


	)

2022 
	#CAN_BTR_TS1_0
 (0x1U << 
CAN_BTR_TS1_Pos
è

	)

2023 
	#CAN_BTR_TS1_1
 (0x2U << 
CAN_BTR_TS1_Pos
è

	)

2024 
	#CAN_BTR_TS1_2
 (0x4U << 
CAN_BTR_TS1_Pos
è

	)

2025 
	#CAN_BTR_TS1_3
 (0x8U << 
CAN_BTR_TS1_Pos
è

	)

2026 
	#CAN_BTR_TS2_Pos
 (20U)

	)

2027 
	#CAN_BTR_TS2_Msk
 (0x7U << 
CAN_BTR_TS2_Pos
è

	)

2028 
	#CAN_BTR_TS2
 
CAN_BTR_TS2_Msk


	)

2029 
	#CAN_BTR_TS2_0
 (0x1U << 
CAN_BTR_TS2_Pos
è

	)

2030 
	#CAN_BTR_TS2_1
 (0x2U << 
CAN_BTR_TS2_Pos
è

	)

2031 
	#CAN_BTR_TS2_2
 (0x4U << 
CAN_BTR_TS2_Pos
è

	)

2032 
	#CAN_BTR_SJW_Pos
 (24U)

	)

2033 
	#CAN_BTR_SJW_Msk
 (0x3U << 
CAN_BTR_SJW_Pos
è

	)

2034 
	#CAN_BTR_SJW
 
CAN_BTR_SJW_Msk


	)

2035 
	#CAN_BTR_SJW_0
 (0x1U << 
CAN_BTR_SJW_Pos
è

	)

2036 
	#CAN_BTR_SJW_1
 (0x2U << 
CAN_BTR_SJW_Pos
è

	)

2037 
	#CAN_BTR_LBKM_Pos
 (30U)

	)

2038 
	#CAN_BTR_LBKM_Msk
 (0x1U << 
CAN_BTR_LBKM_Pos
è

	)

2039 
	#CAN_BTR_LBKM
 
CAN_BTR_LBKM_Msk


	)

2040 
	#CAN_BTR_SILM_Pos
 (31U)

	)

2041 
	#CAN_BTR_SILM_Msk
 (0x1U << 
CAN_BTR_SILM_Pos
è

	)

2042 
	#CAN_BTR_SILM
 
CAN_BTR_SILM_Msk


	)

2047 
	#CAN_TI0R_TXRQ_Pos
 (0U)

	)

2048 
	#CAN_TI0R_TXRQ_Msk
 (0x1U << 
CAN_TI0R_TXRQ_Pos
è

	)

2049 
	#CAN_TI0R_TXRQ
 
CAN_TI0R_TXRQ_Msk


	)

2050 
	#CAN_TI0R_RTR_Pos
 (1U)

	)

2051 
	#CAN_TI0R_RTR_Msk
 (0x1U << 
CAN_TI0R_RTR_Pos
è

	)

2052 
	#CAN_TI0R_RTR
 
CAN_TI0R_RTR_Msk


	)

2053 
	#CAN_TI0R_IDE_Pos
 (2U)

	)

2054 
	#CAN_TI0R_IDE_Msk
 (0x1U << 
CAN_TI0R_IDE_Pos
è

	)

2055 
	#CAN_TI0R_IDE
 
CAN_TI0R_IDE_Msk


	)

2056 
	#CAN_TI0R_EXID_Pos
 (3U)

	)

2057 
	#CAN_TI0R_EXID_Msk
 (0x3FFFFU << 
CAN_TI0R_EXID_Pos
è

	)

2058 
	#CAN_TI0R_EXID
 
CAN_TI0R_EXID_Msk


	)

2059 
	#CAN_TI0R_STID_Pos
 (21U)

	)

2060 
	#CAN_TI0R_STID_Msk
 (0x7FFU << 
CAN_TI0R_STID_Pos
è

	)

2061 
	#CAN_TI0R_STID
 
CAN_TI0R_STID_Msk


	)

2064 
	#CAN_TDT0R_DLC_Pos
 (0U)

	)

2065 
	#CAN_TDT0R_DLC_Msk
 (0xFU << 
CAN_TDT0R_DLC_Pos
è

	)

2066 
	#CAN_TDT0R_DLC
 
CAN_TDT0R_DLC_Msk


	)

2067 
	#CAN_TDT0R_TGT_Pos
 (8U)

	)

2068 
	#CAN_TDT0R_TGT_Msk
 (0x1U << 
CAN_TDT0R_TGT_Pos
è

	)

2069 
	#CAN_TDT0R_TGT
 
CAN_TDT0R_TGT_Msk


	)

2070 
	#CAN_TDT0R_TIME_Pos
 (16U)

	)

2071 
	#CAN_TDT0R_TIME_Msk
 (0xFFFFU << 
CAN_TDT0R_TIME_Pos
è

	)

2072 
	#CAN_TDT0R_TIME
 
CAN_TDT0R_TIME_Msk


	)

2075 
	#CAN_TDL0R_DATA0_Pos
 (0U)

	)

2076 
	#CAN_TDL0R_DATA0_Msk
 (0xFFU << 
CAN_TDL0R_DATA0_Pos
è

	)

2077 
	#CAN_TDL0R_DATA0
 
CAN_TDL0R_DATA0_Msk


	)

2078 
	#CAN_TDL0R_DATA1_Pos
 (8U)

	)

2079 
	#CAN_TDL0R_DATA1_Msk
 (0xFFU << 
CAN_TDL0R_DATA1_Pos
è

	)

2080 
	#CAN_TDL0R_DATA1
 
CAN_TDL0R_DATA1_Msk


	)

2081 
	#CAN_TDL0R_DATA2_Pos
 (16U)

	)

2082 
	#CAN_TDL0R_DATA2_Msk
 (0xFFU << 
CAN_TDL0R_DATA2_Pos
è

	)

2083 
	#CAN_TDL0R_DATA2
 
CAN_TDL0R_DATA2_Msk


	)

2084 
	#CAN_TDL0R_DATA3_Pos
 (24U)

	)

2085 
	#CAN_TDL0R_DATA3_Msk
 (0xFFU << 
CAN_TDL0R_DATA3_Pos
è

	)

2086 
	#CAN_TDL0R_DATA3
 
CAN_TDL0R_DATA3_Msk


	)

2089 
	#CAN_TDH0R_DATA4_Pos
 (0U)

	)

2090 
	#CAN_TDH0R_DATA4_Msk
 (0xFFU << 
CAN_TDH0R_DATA4_Pos
è

	)

2091 
	#CAN_TDH0R_DATA4
 
CAN_TDH0R_DATA4_Msk


	)

2092 
	#CAN_TDH0R_DATA5_Pos
 (8U)

	)

2093 
	#CAN_TDH0R_DATA5_Msk
 (0xFFU << 
CAN_TDH0R_DATA5_Pos
è

	)

2094 
	#CAN_TDH0R_DATA5
 
CAN_TDH0R_DATA5_Msk


	)

2095 
	#CAN_TDH0R_DATA6_Pos
 (16U)

	)

2096 
	#CAN_TDH0R_DATA6_Msk
 (0xFFU << 
CAN_TDH0R_DATA6_Pos
è

	)

2097 
	#CAN_TDH0R_DATA6
 
CAN_TDH0R_DATA6_Msk


	)

2098 
	#CAN_TDH0R_DATA7_Pos
 (24U)

	)

2099 
	#CAN_TDH0R_DATA7_Msk
 (0xFFU << 
CAN_TDH0R_DATA7_Pos
è

	)

2100 
	#CAN_TDH0R_DATA7
 
CAN_TDH0R_DATA7_Msk


	)

2103 
	#CAN_TI1R_TXRQ_Pos
 (0U)

	)

2104 
	#CAN_TI1R_TXRQ_Msk
 (0x1U << 
CAN_TI1R_TXRQ_Pos
è

	)

2105 
	#CAN_TI1R_TXRQ
 
CAN_TI1R_TXRQ_Msk


	)

2106 
	#CAN_TI1R_RTR_Pos
 (1U)

	)

2107 
	#CAN_TI1R_RTR_Msk
 (0x1U << 
CAN_TI1R_RTR_Pos
è

	)

2108 
	#CAN_TI1R_RTR
 
CAN_TI1R_RTR_Msk


	)

2109 
	#CAN_TI1R_IDE_Pos
 (2U)

	)

2110 
	#CAN_TI1R_IDE_Msk
 (0x1U << 
CAN_TI1R_IDE_Pos
è

	)

2111 
	#CAN_TI1R_IDE
 
CAN_TI1R_IDE_Msk


	)

2112 
	#CAN_TI1R_EXID_Pos
 (3U)

	)

2113 
	#CAN_TI1R_EXID_Msk
 (0x3FFFFU << 
CAN_TI1R_EXID_Pos
è

	)

2114 
	#CAN_TI1R_EXID
 
CAN_TI1R_EXID_Msk


	)

2115 
	#CAN_TI1R_STID_Pos
 (21U)

	)

2116 
	#CAN_TI1R_STID_Msk
 (0x7FFU << 
CAN_TI1R_STID_Pos
è

	)

2117 
	#CAN_TI1R_STID
 
CAN_TI1R_STID_Msk


	)

2120 
	#CAN_TDT1R_DLC_Pos
 (0U)

	)

2121 
	#CAN_TDT1R_DLC_Msk
 (0xFU << 
CAN_TDT1R_DLC_Pos
è

	)

2122 
	#CAN_TDT1R_DLC
 
CAN_TDT1R_DLC_Msk


	)

2123 
	#CAN_TDT1R_TGT_Pos
 (8U)

	)

2124 
	#CAN_TDT1R_TGT_Msk
 (0x1U << 
CAN_TDT1R_TGT_Pos
è

	)

2125 
	#CAN_TDT1R_TGT
 
CAN_TDT1R_TGT_Msk


	)

2126 
	#CAN_TDT1R_TIME_Pos
 (16U)

	)

2127 
	#CAN_TDT1R_TIME_Msk
 (0xFFFFU << 
CAN_TDT1R_TIME_Pos
è

	)

2128 
	#CAN_TDT1R_TIME
 
CAN_TDT1R_TIME_Msk


	)

2131 
	#CAN_TDL1R_DATA0_Pos
 (0U)

	)

2132 
	#CAN_TDL1R_DATA0_Msk
 (0xFFU << 
CAN_TDL1R_DATA0_Pos
è

	)

2133 
	#CAN_TDL1R_DATA0
 
CAN_TDL1R_DATA0_Msk


	)

2134 
	#CAN_TDL1R_DATA1_Pos
 (8U)

	)

2135 
	#CAN_TDL1R_DATA1_Msk
 (0xFFU << 
CAN_TDL1R_DATA1_Pos
è

	)

2136 
	#CAN_TDL1R_DATA1
 
CAN_TDL1R_DATA1_Msk


	)

2137 
	#CAN_TDL1R_DATA2_Pos
 (16U)

	)

2138 
	#CAN_TDL1R_DATA2_Msk
 (0xFFU << 
CAN_TDL1R_DATA2_Pos
è

	)

2139 
	#CAN_TDL1R_DATA2
 
CAN_TDL1R_DATA2_Msk


	)

2140 
	#CAN_TDL1R_DATA3_Pos
 (24U)

	)

2141 
	#CAN_TDL1R_DATA3_Msk
 (0xFFU << 
CAN_TDL1R_DATA3_Pos
è

	)

2142 
	#CAN_TDL1R_DATA3
 
CAN_TDL1R_DATA3_Msk


	)

2145 
	#CAN_TDH1R_DATA4_Pos
 (0U)

	)

2146 
	#CAN_TDH1R_DATA4_Msk
 (0xFFU << 
CAN_TDH1R_DATA4_Pos
è

	)

2147 
	#CAN_TDH1R_DATA4
 
CAN_TDH1R_DATA4_Msk


	)

2148 
	#CAN_TDH1R_DATA5_Pos
 (8U)

	)

2149 
	#CAN_TDH1R_DATA5_Msk
 (0xFFU << 
CAN_TDH1R_DATA5_Pos
è

	)

2150 
	#CAN_TDH1R_DATA5
 
CAN_TDH1R_DATA5_Msk


	)

2151 
	#CAN_TDH1R_DATA6_Pos
 (16U)

	)

2152 
	#CAN_TDH1R_DATA6_Msk
 (0xFFU << 
CAN_TDH1R_DATA6_Pos
è

	)

2153 
	#CAN_TDH1R_DATA6
 
CAN_TDH1R_DATA6_Msk


	)

2154 
	#CAN_TDH1R_DATA7_Pos
 (24U)

	)

2155 
	#CAN_TDH1R_DATA7_Msk
 (0xFFU << 
CAN_TDH1R_DATA7_Pos
è

	)

2156 
	#CAN_TDH1R_DATA7
 
CAN_TDH1R_DATA7_Msk


	)

2159 
	#CAN_TI2R_TXRQ_Pos
 (0U)

	)

2160 
	#CAN_TI2R_TXRQ_Msk
 (0x1U << 
CAN_TI2R_TXRQ_Pos
è

	)

2161 
	#CAN_TI2R_TXRQ
 
CAN_TI2R_TXRQ_Msk


	)

2162 
	#CAN_TI2R_RTR_Pos
 (1U)

	)

2163 
	#CAN_TI2R_RTR_Msk
 (0x1U << 
CAN_TI2R_RTR_Pos
è

	)

2164 
	#CAN_TI2R_RTR
 
CAN_TI2R_RTR_Msk


	)

2165 
	#CAN_TI2R_IDE_Pos
 (2U)

	)

2166 
	#CAN_TI2R_IDE_Msk
 (0x1U << 
CAN_TI2R_IDE_Pos
è

	)

2167 
	#CAN_TI2R_IDE
 
CAN_TI2R_IDE_Msk


	)

2168 
	#CAN_TI2R_EXID_Pos
 (3U)

	)

2169 
	#CAN_TI2R_EXID_Msk
 (0x3FFFFU << 
CAN_TI2R_EXID_Pos
è

	)

2170 
	#CAN_TI2R_EXID
 
CAN_TI2R_EXID_Msk


	)

2171 
	#CAN_TI2R_STID_Pos
 (21U)

	)

2172 
	#CAN_TI2R_STID_Msk
 (0x7FFU << 
CAN_TI2R_STID_Pos
è

	)

2173 
	#CAN_TI2R_STID
 
CAN_TI2R_STID_Msk


	)

2176 
	#CAN_TDT2R_DLC_Pos
 (0U)

	)

2177 
	#CAN_TDT2R_DLC_Msk
 (0xFU << 
CAN_TDT2R_DLC_Pos
è

	)

2178 
	#CAN_TDT2R_DLC
 
CAN_TDT2R_DLC_Msk


	)

2179 
	#CAN_TDT2R_TGT_Pos
 (8U)

	)

2180 
	#CAN_TDT2R_TGT_Msk
 (0x1U << 
CAN_TDT2R_TGT_Pos
è

	)

2181 
	#CAN_TDT2R_TGT
 
CAN_TDT2R_TGT_Msk


	)

2182 
	#CAN_TDT2R_TIME_Pos
 (16U)

	)

2183 
	#CAN_TDT2R_TIME_Msk
 (0xFFFFU << 
CAN_TDT2R_TIME_Pos
è

	)

2184 
	#CAN_TDT2R_TIME
 
CAN_TDT2R_TIME_Msk


	)

2187 
	#CAN_TDL2R_DATA0_Pos
 (0U)

	)

2188 
	#CAN_TDL2R_DATA0_Msk
 (0xFFU << 
CAN_TDL2R_DATA0_Pos
è

	)

2189 
	#CAN_TDL2R_DATA0
 
CAN_TDL2R_DATA0_Msk


	)

2190 
	#CAN_TDL2R_DATA1_Pos
 (8U)

	)

2191 
	#CAN_TDL2R_DATA1_Msk
 (0xFFU << 
CAN_TDL2R_DATA1_Pos
è

	)

2192 
	#CAN_TDL2R_DATA1
 
CAN_TDL2R_DATA1_Msk


	)

2193 
	#CAN_TDL2R_DATA2_Pos
 (16U)

	)

2194 
	#CAN_TDL2R_DATA2_Msk
 (0xFFU << 
CAN_TDL2R_DATA2_Pos
è

	)

2195 
	#CAN_TDL2R_DATA2
 
CAN_TDL2R_DATA2_Msk


	)

2196 
	#CAN_TDL2R_DATA3_Pos
 (24U)

	)

2197 
	#CAN_TDL2R_DATA3_Msk
 (0xFFU << 
CAN_TDL2R_DATA3_Pos
è

	)

2198 
	#CAN_TDL2R_DATA3
 
CAN_TDL2R_DATA3_Msk


	)

2201 
	#CAN_TDH2R_DATA4_Pos
 (0U)

	)

2202 
	#CAN_TDH2R_DATA4_Msk
 (0xFFU << 
CAN_TDH2R_DATA4_Pos
è

	)

2203 
	#CAN_TDH2R_DATA4
 
CAN_TDH2R_DATA4_Msk


	)

2204 
	#CAN_TDH2R_DATA5_Pos
 (8U)

	)

2205 
	#CAN_TDH2R_DATA5_Msk
 (0xFFU << 
CAN_TDH2R_DATA5_Pos
è

	)

2206 
	#CAN_TDH2R_DATA5
 
CAN_TDH2R_DATA5_Msk


	)

2207 
	#CAN_TDH2R_DATA6_Pos
 (16U)

	)

2208 
	#CAN_TDH2R_DATA6_Msk
 (0xFFU << 
CAN_TDH2R_DATA6_Pos
è

	)

2209 
	#CAN_TDH2R_DATA6
 
CAN_TDH2R_DATA6_Msk


	)

2210 
	#CAN_TDH2R_DATA7_Pos
 (24U)

	)

2211 
	#CAN_TDH2R_DATA7_Msk
 (0xFFU << 
CAN_TDH2R_DATA7_Pos
è

	)

2212 
	#CAN_TDH2R_DATA7
 
CAN_TDH2R_DATA7_Msk


	)

2215 
	#CAN_RI0R_RTR_Pos
 (1U)

	)

2216 
	#CAN_RI0R_RTR_Msk
 (0x1U << 
CAN_RI0R_RTR_Pos
è

	)

2217 
	#CAN_RI0R_RTR
 
CAN_RI0R_RTR_Msk


	)

2218 
	#CAN_RI0R_IDE_Pos
 (2U)

	)

2219 
	#CAN_RI0R_IDE_Msk
 (0x1U << 
CAN_RI0R_IDE_Pos
è

	)

2220 
	#CAN_RI0R_IDE
 
CAN_RI0R_IDE_Msk


	)

2221 
	#CAN_RI0R_EXID_Pos
 (3U)

	)

2222 
	#CAN_RI0R_EXID_Msk
 (0x3FFFFU << 
CAN_RI0R_EXID_Pos
è

	)

2223 
	#CAN_RI0R_EXID
 
CAN_RI0R_EXID_Msk


	)

2224 
	#CAN_RI0R_STID_Pos
 (21U)

	)

2225 
	#CAN_RI0R_STID_Msk
 (0x7FFU << 
CAN_RI0R_STID_Pos
è

	)

2226 
	#CAN_RI0R_STID
 
CAN_RI0R_STID_Msk


	)

2229 
	#CAN_RDT0R_DLC_Pos
 (0U)

	)

2230 
	#CAN_RDT0R_DLC_Msk
 (0xFU << 
CAN_RDT0R_DLC_Pos
è

	)

2231 
	#CAN_RDT0R_DLC
 
CAN_RDT0R_DLC_Msk


	)

2232 
	#CAN_RDT0R_FMI_Pos
 (8U)

	)

2233 
	#CAN_RDT0R_FMI_Msk
 (0xFFU << 
CAN_RDT0R_FMI_Pos
è

	)

2234 
	#CAN_RDT0R_FMI
 
CAN_RDT0R_FMI_Msk


	)

2235 
	#CAN_RDT0R_TIME_Pos
 (16U)

	)

2236 
	#CAN_RDT0R_TIME_Msk
 (0xFFFFU << 
CAN_RDT0R_TIME_Pos
è

	)

2237 
	#CAN_RDT0R_TIME
 
CAN_RDT0R_TIME_Msk


	)

2240 
	#CAN_RDL0R_DATA0_Pos
 (0U)

	)

2241 
	#CAN_RDL0R_DATA0_Msk
 (0xFFU << 
CAN_RDL0R_DATA0_Pos
è

	)

2242 
	#CAN_RDL0R_DATA0
 
CAN_RDL0R_DATA0_Msk


	)

2243 
	#CAN_RDL0R_DATA1_Pos
 (8U)

	)

2244 
	#CAN_RDL0R_DATA1_Msk
 (0xFFU << 
CAN_RDL0R_DATA1_Pos
è

	)

2245 
	#CAN_RDL0R_DATA1
 
CAN_RDL0R_DATA1_Msk


	)

2246 
	#CAN_RDL0R_DATA2_Pos
 (16U)

	)

2247 
	#CAN_RDL0R_DATA2_Msk
 (0xFFU << 
CAN_RDL0R_DATA2_Pos
è

	)

2248 
	#CAN_RDL0R_DATA2
 
CAN_RDL0R_DATA2_Msk


	)

2249 
	#CAN_RDL0R_DATA3_Pos
 (24U)

	)

2250 
	#CAN_RDL0R_DATA3_Msk
 (0xFFU << 
CAN_RDL0R_DATA3_Pos
è

	)

2251 
	#CAN_RDL0R_DATA3
 
CAN_RDL0R_DATA3_Msk


	)

2254 
	#CAN_RDH0R_DATA4_Pos
 (0U)

	)

2255 
	#CAN_RDH0R_DATA4_Msk
 (0xFFU << 
CAN_RDH0R_DATA4_Pos
è

	)

2256 
	#CAN_RDH0R_DATA4
 
CAN_RDH0R_DATA4_Msk


	)

2257 
	#CAN_RDH0R_DATA5_Pos
 (8U)

	)

2258 
	#CAN_RDH0R_DATA5_Msk
 (0xFFU << 
CAN_RDH0R_DATA5_Pos
è

	)

2259 
	#CAN_RDH0R_DATA5
 
CAN_RDH0R_DATA5_Msk


	)

2260 
	#CAN_RDH0R_DATA6_Pos
 (16U)

	)

2261 
	#CAN_RDH0R_DATA6_Msk
 (0xFFU << 
CAN_RDH0R_DATA6_Pos
è

	)

2262 
	#CAN_RDH0R_DATA6
 
CAN_RDH0R_DATA6_Msk


	)

2263 
	#CAN_RDH0R_DATA7_Pos
 (24U)

	)

2264 
	#CAN_RDH0R_DATA7_Msk
 (0xFFU << 
CAN_RDH0R_DATA7_Pos
è

	)

2265 
	#CAN_RDH0R_DATA7
 
CAN_RDH0R_DATA7_Msk


	)

2268 
	#CAN_RI1R_RTR_Pos
 (1U)

	)

2269 
	#CAN_RI1R_RTR_Msk
 (0x1U << 
CAN_RI1R_RTR_Pos
è

	)

2270 
	#CAN_RI1R_RTR
 
CAN_RI1R_RTR_Msk


	)

2271 
	#CAN_RI1R_IDE_Pos
 (2U)

	)

2272 
	#CAN_RI1R_IDE_Msk
 (0x1U << 
CAN_RI1R_IDE_Pos
è

	)

2273 
	#CAN_RI1R_IDE
 
CAN_RI1R_IDE_Msk


	)

2274 
	#CAN_RI1R_EXID_Pos
 (3U)

	)

2275 
	#CAN_RI1R_EXID_Msk
 (0x3FFFFU << 
CAN_RI1R_EXID_Pos
è

	)

2276 
	#CAN_RI1R_EXID
 
CAN_RI1R_EXID_Msk


	)

2277 
	#CAN_RI1R_STID_Pos
 (21U)

	)

2278 
	#CAN_RI1R_STID_Msk
 (0x7FFU << 
CAN_RI1R_STID_Pos
è

	)

2279 
	#CAN_RI1R_STID
 
CAN_RI1R_STID_Msk


	)

2282 
	#CAN_RDT1R_DLC_Pos
 (0U)

	)

2283 
	#CAN_RDT1R_DLC_Msk
 (0xFU << 
CAN_RDT1R_DLC_Pos
è

	)

2284 
	#CAN_RDT1R_DLC
 
CAN_RDT1R_DLC_Msk


	)

2285 
	#CAN_RDT1R_FMI_Pos
 (8U)

	)

2286 
	#CAN_RDT1R_FMI_Msk
 (0xFFU << 
CAN_RDT1R_FMI_Pos
è

	)

2287 
	#CAN_RDT1R_FMI
 
CAN_RDT1R_FMI_Msk


	)

2288 
	#CAN_RDT1R_TIME_Pos
 (16U)

	)

2289 
	#CAN_RDT1R_TIME_Msk
 (0xFFFFU << 
CAN_RDT1R_TIME_Pos
è

	)

2290 
	#CAN_RDT1R_TIME
 
CAN_RDT1R_TIME_Msk


	)

2293 
	#CAN_RDL1R_DATA0_Pos
 (0U)

	)

2294 
	#CAN_RDL1R_DATA0_Msk
 (0xFFU << 
CAN_RDL1R_DATA0_Pos
è

	)

2295 
	#CAN_RDL1R_DATA0
 
CAN_RDL1R_DATA0_Msk


	)

2296 
	#CAN_RDL1R_DATA1_Pos
 (8U)

	)

2297 
	#CAN_RDL1R_DATA1_Msk
 (0xFFU << 
CAN_RDL1R_DATA1_Pos
è

	)

2298 
	#CAN_RDL1R_DATA1
 
CAN_RDL1R_DATA1_Msk


	)

2299 
	#CAN_RDL1R_DATA2_Pos
 (16U)

	)

2300 
	#CAN_RDL1R_DATA2_Msk
 (0xFFU << 
CAN_RDL1R_DATA2_Pos
è

	)

2301 
	#CAN_RDL1R_DATA2
 
CAN_RDL1R_DATA2_Msk


	)

2302 
	#CAN_RDL1R_DATA3_Pos
 (24U)

	)

2303 
	#CAN_RDL1R_DATA3_Msk
 (0xFFU << 
CAN_RDL1R_DATA3_Pos
è

	)

2304 
	#CAN_RDL1R_DATA3
 
CAN_RDL1R_DATA3_Msk


	)

2307 
	#CAN_RDH1R_DATA4_Pos
 (0U)

	)

2308 
	#CAN_RDH1R_DATA4_Msk
 (0xFFU << 
CAN_RDH1R_DATA4_Pos
è

	)

2309 
	#CAN_RDH1R_DATA4
 
CAN_RDH1R_DATA4_Msk


	)

2310 
	#CAN_RDH1R_DATA5_Pos
 (8U)

	)

2311 
	#CAN_RDH1R_DATA5_Msk
 (0xFFU << 
CAN_RDH1R_DATA5_Pos
è

	)

2312 
	#CAN_RDH1R_DATA5
 
CAN_RDH1R_DATA5_Msk


	)

2313 
	#CAN_RDH1R_DATA6_Pos
 (16U)

	)

2314 
	#CAN_RDH1R_DATA6_Msk
 (0xFFU << 
CAN_RDH1R_DATA6_Pos
è

	)

2315 
	#CAN_RDH1R_DATA6
 
CAN_RDH1R_DATA6_Msk


	)

2316 
	#CAN_RDH1R_DATA7_Pos
 (24U)

	)

2317 
	#CAN_RDH1R_DATA7_Msk
 (0xFFU << 
CAN_RDH1R_DATA7_Pos
è

	)

2318 
	#CAN_RDH1R_DATA7
 
CAN_RDH1R_DATA7_Msk


	)

2322 
	#CAN_FMR_FINIT_Pos
 (0U)

	)

2323 
	#CAN_FMR_FINIT_Msk
 (0x1U << 
CAN_FMR_FINIT_Pos
è

	)

2324 
	#CAN_FMR_FINIT
 
CAN_FMR_FINIT_Msk


	)

2325 
	#CAN_FMR_CAN2SB_Pos
 (8U)

	)

2326 
	#CAN_FMR_CAN2SB_Msk
 (0x3FU << 
CAN_FMR_CAN2SB_Pos
è

	)

2327 
	#CAN_FMR_CAN2SB
 
CAN_FMR_CAN2SB_Msk


	)

2330 
	#CAN_FM1R_FBM_Pos
 (0U)

	)

2331 
	#CAN_FM1R_FBM_Msk
 (0xFFFFFFFU << 
CAN_FM1R_FBM_Pos
è

	)

2332 
	#CAN_FM1R_FBM
 
CAN_FM1R_FBM_Msk


	)

2333 
	#CAN_FM1R_FBM0_Pos
 (0U)

	)

2334 
	#CAN_FM1R_FBM0_Msk
 (0x1U << 
CAN_FM1R_FBM0_Pos
è

	)

2335 
	#CAN_FM1R_FBM0
 
CAN_FM1R_FBM0_Msk


	)

2336 
	#CAN_FM1R_FBM1_Pos
 (1U)

	)

2337 
	#CAN_FM1R_FBM1_Msk
 (0x1U << 
CAN_FM1R_FBM1_Pos
è

	)

2338 
	#CAN_FM1R_FBM1
 
CAN_FM1R_FBM1_Msk


	)

2339 
	#CAN_FM1R_FBM2_Pos
 (2U)

	)

2340 
	#CAN_FM1R_FBM2_Msk
 (0x1U << 
CAN_FM1R_FBM2_Pos
è

	)

2341 
	#CAN_FM1R_FBM2
 
CAN_FM1R_FBM2_Msk


	)

2342 
	#CAN_FM1R_FBM3_Pos
 (3U)

	)

2343 
	#CAN_FM1R_FBM3_Msk
 (0x1U << 
CAN_FM1R_FBM3_Pos
è

	)

2344 
	#CAN_FM1R_FBM3
 
CAN_FM1R_FBM3_Msk


	)

2345 
	#CAN_FM1R_FBM4_Pos
 (4U)

	)

2346 
	#CAN_FM1R_FBM4_Msk
 (0x1U << 
CAN_FM1R_FBM4_Pos
è

	)

2347 
	#CAN_FM1R_FBM4
 
CAN_FM1R_FBM4_Msk


	)

2348 
	#CAN_FM1R_FBM5_Pos
 (5U)

	)

2349 
	#CAN_FM1R_FBM5_Msk
 (0x1U << 
CAN_FM1R_FBM5_Pos
è

	)

2350 
	#CAN_FM1R_FBM5
 
CAN_FM1R_FBM5_Msk


	)

2351 
	#CAN_FM1R_FBM6_Pos
 (6U)

	)

2352 
	#CAN_FM1R_FBM6_Msk
 (0x1U << 
CAN_FM1R_FBM6_Pos
è

	)

2353 
	#CAN_FM1R_FBM6
 
CAN_FM1R_FBM6_Msk


	)

2354 
	#CAN_FM1R_FBM7_Pos
 (7U)

	)

2355 
	#CAN_FM1R_FBM7_Msk
 (0x1U << 
CAN_FM1R_FBM7_Pos
è

	)

2356 
	#CAN_FM1R_FBM7
 
CAN_FM1R_FBM7_Msk


	)

2357 
	#CAN_FM1R_FBM8_Pos
 (8U)

	)

2358 
	#CAN_FM1R_FBM8_Msk
 (0x1U << 
CAN_FM1R_FBM8_Pos
è

	)

2359 
	#CAN_FM1R_FBM8
 
CAN_FM1R_FBM8_Msk


	)

2360 
	#CAN_FM1R_FBM9_Pos
 (9U)

	)

2361 
	#CAN_FM1R_FBM9_Msk
 (0x1U << 
CAN_FM1R_FBM9_Pos
è

	)

2362 
	#CAN_FM1R_FBM9
 
CAN_FM1R_FBM9_Msk


	)

2363 
	#CAN_FM1R_FBM10_Pos
 (10U)

	)

2364 
	#CAN_FM1R_FBM10_Msk
 (0x1U << 
CAN_FM1R_FBM10_Pos
è

	)

2365 
	#CAN_FM1R_FBM10
 
CAN_FM1R_FBM10_Msk


	)

2366 
	#CAN_FM1R_FBM11_Pos
 (11U)

	)

2367 
	#CAN_FM1R_FBM11_Msk
 (0x1U << 
CAN_FM1R_FBM11_Pos
è

	)

2368 
	#CAN_FM1R_FBM11
 
CAN_FM1R_FBM11_Msk


	)

2369 
	#CAN_FM1R_FBM12_Pos
 (12U)

	)

2370 
	#CAN_FM1R_FBM12_Msk
 (0x1U << 
CAN_FM1R_FBM12_Pos
è

	)

2371 
	#CAN_FM1R_FBM12
 
CAN_FM1R_FBM12_Msk


	)

2372 
	#CAN_FM1R_FBM13_Pos
 (13U)

	)

2373 
	#CAN_FM1R_FBM13_Msk
 (0x1U << 
CAN_FM1R_FBM13_Pos
è

	)

2374 
	#CAN_FM1R_FBM13
 
CAN_FM1R_FBM13_Msk


	)

2375 
	#CAN_FM1R_FBM14_Pos
 (14U)

	)

2376 
	#CAN_FM1R_FBM14_Msk
 (0x1U << 
CAN_FM1R_FBM14_Pos
è

	)

2377 
	#CAN_FM1R_FBM14
 
CAN_FM1R_FBM14_Msk


	)

2378 
	#CAN_FM1R_FBM15_Pos
 (15U)

	)

2379 
	#CAN_FM1R_FBM15_Msk
 (0x1U << 
CAN_FM1R_FBM15_Pos
è

	)

2380 
	#CAN_FM1R_FBM15
 
CAN_FM1R_FBM15_Msk


	)

2381 
	#CAN_FM1R_FBM16_Pos
 (16U)

	)

2382 
	#CAN_FM1R_FBM16_Msk
 (0x1U << 
CAN_FM1R_FBM16_Pos
è

	)

2383 
	#CAN_FM1R_FBM16
 
CAN_FM1R_FBM16_Msk


	)

2384 
	#CAN_FM1R_FBM17_Pos
 (17U)

	)

2385 
	#CAN_FM1R_FBM17_Msk
 (0x1U << 
CAN_FM1R_FBM17_Pos
è

	)

2386 
	#CAN_FM1R_FBM17
 
CAN_FM1R_FBM17_Msk


	)

2387 
	#CAN_FM1R_FBM18_Pos
 (18U)

	)

2388 
	#CAN_FM1R_FBM18_Msk
 (0x1U << 
CAN_FM1R_FBM18_Pos
è

	)

2389 
	#CAN_FM1R_FBM18
 
CAN_FM1R_FBM18_Msk


	)

2390 
	#CAN_FM1R_FBM19_Pos
 (19U)

	)

2391 
	#CAN_FM1R_FBM19_Msk
 (0x1U << 
CAN_FM1R_FBM19_Pos
è

	)

2392 
	#CAN_FM1R_FBM19
 
CAN_FM1R_FBM19_Msk


	)

2393 
	#CAN_FM1R_FBM20_Pos
 (20U)

	)

2394 
	#CAN_FM1R_FBM20_Msk
 (0x1U << 
CAN_FM1R_FBM20_Pos
è

	)

2395 
	#CAN_FM1R_FBM20
 
CAN_FM1R_FBM20_Msk


	)

2396 
	#CAN_FM1R_FBM21_Pos
 (21U)

	)

2397 
	#CAN_FM1R_FBM21_Msk
 (0x1U << 
CAN_FM1R_FBM21_Pos
è

	)

2398 
	#CAN_FM1R_FBM21
 
CAN_FM1R_FBM21_Msk


	)

2399 
	#CAN_FM1R_FBM22_Pos
 (22U)

	)

2400 
	#CAN_FM1R_FBM22_Msk
 (0x1U << 
CAN_FM1R_FBM22_Pos
è

	)

2401 
	#CAN_FM1R_FBM22
 
CAN_FM1R_FBM22_Msk


	)

2402 
	#CAN_FM1R_FBM23_Pos
 (23U)

	)

2403 
	#CAN_FM1R_FBM23_Msk
 (0x1U << 
CAN_FM1R_FBM23_Pos
è

	)

2404 
	#CAN_FM1R_FBM23
 
CAN_FM1R_FBM23_Msk


	)

2405 
	#CAN_FM1R_FBM24_Pos
 (24U)

	)

2406 
	#CAN_FM1R_FBM24_Msk
 (0x1U << 
CAN_FM1R_FBM24_Pos
è

	)

2407 
	#CAN_FM1R_FBM24
 
CAN_FM1R_FBM24_Msk


	)

2408 
	#CAN_FM1R_FBM25_Pos
 (25U)

	)

2409 
	#CAN_FM1R_FBM25_Msk
 (0x1U << 
CAN_FM1R_FBM25_Pos
è

	)

2410 
	#CAN_FM1R_FBM25
 
CAN_FM1R_FBM25_Msk


	)

2411 
	#CAN_FM1R_FBM26_Pos
 (26U)

	)

2412 
	#CAN_FM1R_FBM26_Msk
 (0x1U << 
CAN_FM1R_FBM26_Pos
è

	)

2413 
	#CAN_FM1R_FBM26
 
CAN_FM1R_FBM26_Msk


	)

2414 
	#CAN_FM1R_FBM27_Pos
 (27U)

	)

2415 
	#CAN_FM1R_FBM27_Msk
 (0x1U << 
CAN_FM1R_FBM27_Pos
è

	)

2416 
	#CAN_FM1R_FBM27
 
CAN_FM1R_FBM27_Msk


	)

2419 
	#CAN_FS1R_FSC_Pos
 (0U)

	)

2420 
	#CAN_FS1R_FSC_Msk
 (0xFFFFFFFU << 
CAN_FS1R_FSC_Pos
è

	)

2421 
	#CAN_FS1R_FSC
 
CAN_FS1R_FSC_Msk


	)

2422 
	#CAN_FS1R_FSC0_Pos
 (0U)

	)

2423 
	#CAN_FS1R_FSC0_Msk
 (0x1U << 
CAN_FS1R_FSC0_Pos
è

	)

2424 
	#CAN_FS1R_FSC0
 
CAN_FS1R_FSC0_Msk


	)

2425 
	#CAN_FS1R_FSC1_Pos
 (1U)

	)

2426 
	#CAN_FS1R_FSC1_Msk
 (0x1U << 
CAN_FS1R_FSC1_Pos
è

	)

2427 
	#CAN_FS1R_FSC1
 
CAN_FS1R_FSC1_Msk


	)

2428 
	#CAN_FS1R_FSC2_Pos
 (2U)

	)

2429 
	#CAN_FS1R_FSC2_Msk
 (0x1U << 
CAN_FS1R_FSC2_Pos
è

	)

2430 
	#CAN_FS1R_FSC2
 
CAN_FS1R_FSC2_Msk


	)

2431 
	#CAN_FS1R_FSC3_Pos
 (3U)

	)

2432 
	#CAN_FS1R_FSC3_Msk
 (0x1U << 
CAN_FS1R_FSC3_Pos
è

	)

2433 
	#CAN_FS1R_FSC3
 
CAN_FS1R_FSC3_Msk


	)

2434 
	#CAN_FS1R_FSC4_Pos
 (4U)

	)

2435 
	#CAN_FS1R_FSC4_Msk
 (0x1U << 
CAN_FS1R_FSC4_Pos
è

	)

2436 
	#CAN_FS1R_FSC4
 
CAN_FS1R_FSC4_Msk


	)

2437 
	#CAN_FS1R_FSC5_Pos
 (5U)

	)

2438 
	#CAN_FS1R_FSC5_Msk
 (0x1U << 
CAN_FS1R_FSC5_Pos
è

	)

2439 
	#CAN_FS1R_FSC5
 
CAN_FS1R_FSC5_Msk


	)

2440 
	#CAN_FS1R_FSC6_Pos
 (6U)

	)

2441 
	#CAN_FS1R_FSC6_Msk
 (0x1U << 
CAN_FS1R_FSC6_Pos
è

	)

2442 
	#CAN_FS1R_FSC6
 
CAN_FS1R_FSC6_Msk


	)

2443 
	#CAN_FS1R_FSC7_Pos
 (7U)

	)

2444 
	#CAN_FS1R_FSC7_Msk
 (0x1U << 
CAN_FS1R_FSC7_Pos
è

	)

2445 
	#CAN_FS1R_FSC7
 
CAN_FS1R_FSC7_Msk


	)

2446 
	#CAN_FS1R_FSC8_Pos
 (8U)

	)

2447 
	#CAN_FS1R_FSC8_Msk
 (0x1U << 
CAN_FS1R_FSC8_Pos
è

	)

2448 
	#CAN_FS1R_FSC8
 
CAN_FS1R_FSC8_Msk


	)

2449 
	#CAN_FS1R_FSC9_Pos
 (9U)

	)

2450 
	#CAN_FS1R_FSC9_Msk
 (0x1U << 
CAN_FS1R_FSC9_Pos
è

	)

2451 
	#CAN_FS1R_FSC9
 
CAN_FS1R_FSC9_Msk


	)

2452 
	#CAN_FS1R_FSC10_Pos
 (10U)

	)

2453 
	#CAN_FS1R_FSC10_Msk
 (0x1U << 
CAN_FS1R_FSC10_Pos
è

	)

2454 
	#CAN_FS1R_FSC10
 
CAN_FS1R_FSC10_Msk


	)

2455 
	#CAN_FS1R_FSC11_Pos
 (11U)

	)

2456 
	#CAN_FS1R_FSC11_Msk
 (0x1U << 
CAN_FS1R_FSC11_Pos
è

	)

2457 
	#CAN_FS1R_FSC11
 
CAN_FS1R_FSC11_Msk


	)

2458 
	#CAN_FS1R_FSC12_Pos
 (12U)

	)

2459 
	#CAN_FS1R_FSC12_Msk
 (0x1U << 
CAN_FS1R_FSC12_Pos
è

	)

2460 
	#CAN_FS1R_FSC12
 
CAN_FS1R_FSC12_Msk


	)

2461 
	#CAN_FS1R_FSC13_Pos
 (13U)

	)

2462 
	#CAN_FS1R_FSC13_Msk
 (0x1U << 
CAN_FS1R_FSC13_Pos
è

	)

2463 
	#CAN_FS1R_FSC13
 
CAN_FS1R_FSC13_Msk


	)

2464 
	#CAN_FS1R_FSC14_Pos
 (14U)

	)

2465 
	#CAN_FS1R_FSC14_Msk
 (0x1U << 
CAN_FS1R_FSC14_Pos
è

	)

2466 
	#CAN_FS1R_FSC14
 
CAN_FS1R_FSC14_Msk


	)

2467 
	#CAN_FS1R_FSC15_Pos
 (15U)

	)

2468 
	#CAN_FS1R_FSC15_Msk
 (0x1U << 
CAN_FS1R_FSC15_Pos
è

	)

2469 
	#CAN_FS1R_FSC15
 
CAN_FS1R_FSC15_Msk


	)

2470 
	#CAN_FS1R_FSC16_Pos
 (16U)

	)

2471 
	#CAN_FS1R_FSC16_Msk
 (0x1U << 
CAN_FS1R_FSC16_Pos
è

	)

2472 
	#CAN_FS1R_FSC16
 
CAN_FS1R_FSC16_Msk


	)

2473 
	#CAN_FS1R_FSC17_Pos
 (17U)

	)

2474 
	#CAN_FS1R_FSC17_Msk
 (0x1U << 
CAN_FS1R_FSC17_Pos
è

	)

2475 
	#CAN_FS1R_FSC17
 
CAN_FS1R_FSC17_Msk


	)

2476 
	#CAN_FS1R_FSC18_Pos
 (18U)

	)

2477 
	#CAN_FS1R_FSC18_Msk
 (0x1U << 
CAN_FS1R_FSC18_Pos
è

	)

2478 
	#CAN_FS1R_FSC18
 
CAN_FS1R_FSC18_Msk


	)

2479 
	#CAN_FS1R_FSC19_Pos
 (19U)

	)

2480 
	#CAN_FS1R_FSC19_Msk
 (0x1U << 
CAN_FS1R_FSC19_Pos
è

	)

2481 
	#CAN_FS1R_FSC19
 
CAN_FS1R_FSC19_Msk


	)

2482 
	#CAN_FS1R_FSC20_Pos
 (20U)

	)

2483 
	#CAN_FS1R_FSC20_Msk
 (0x1U << 
CAN_FS1R_FSC20_Pos
è

	)

2484 
	#CAN_FS1R_FSC20
 
CAN_FS1R_FSC20_Msk


	)

2485 
	#CAN_FS1R_FSC21_Pos
 (21U)

	)

2486 
	#CAN_FS1R_FSC21_Msk
 (0x1U << 
CAN_FS1R_FSC21_Pos
è

	)

2487 
	#CAN_FS1R_FSC21
 
CAN_FS1R_FSC21_Msk


	)

2488 
	#CAN_FS1R_FSC22_Pos
 (22U)

	)

2489 
	#CAN_FS1R_FSC22_Msk
 (0x1U << 
CAN_FS1R_FSC22_Pos
è

	)

2490 
	#CAN_FS1R_FSC22
 
CAN_FS1R_FSC22_Msk


	)

2491 
	#CAN_FS1R_FSC23_Pos
 (23U)

	)

2492 
	#CAN_FS1R_FSC23_Msk
 (0x1U << 
CAN_FS1R_FSC23_Pos
è

	)

2493 
	#CAN_FS1R_FSC23
 
CAN_FS1R_FSC23_Msk


	)

2494 
	#CAN_FS1R_FSC24_Pos
 (24U)

	)

2495 
	#CAN_FS1R_FSC24_Msk
 (0x1U << 
CAN_FS1R_FSC24_Pos
è

	)

2496 
	#CAN_FS1R_FSC24
 
CAN_FS1R_FSC24_Msk


	)

2497 
	#CAN_FS1R_FSC25_Pos
 (25U)

	)

2498 
	#CAN_FS1R_FSC25_Msk
 (0x1U << 
CAN_FS1R_FSC25_Pos
è

	)

2499 
	#CAN_FS1R_FSC25
 
CAN_FS1R_FSC25_Msk


	)

2500 
	#CAN_FS1R_FSC26_Pos
 (26U)

	)

2501 
	#CAN_FS1R_FSC26_Msk
 (0x1U << 
CAN_FS1R_FSC26_Pos
è

	)

2502 
	#CAN_FS1R_FSC26
 
CAN_FS1R_FSC26_Msk


	)

2503 
	#CAN_FS1R_FSC27_Pos
 (27U)

	)

2504 
	#CAN_FS1R_FSC27_Msk
 (0x1U << 
CAN_FS1R_FSC27_Pos
è

	)

2505 
	#CAN_FS1R_FSC27
 
CAN_FS1R_FSC27_Msk


	)

2508 
	#CAN_FFA1R_FFA_Pos
 (0U)

	)

2509 
	#CAN_FFA1R_FFA_Msk
 (0xFFFFFFFU << 
CAN_FFA1R_FFA_Pos
è

	)

2510 
	#CAN_FFA1R_FFA
 
CAN_FFA1R_FFA_Msk


	)

2511 
	#CAN_FFA1R_FFA0_Pos
 (0U)

	)

2512 
	#CAN_FFA1R_FFA0_Msk
 (0x1U << 
CAN_FFA1R_FFA0_Pos
è

	)

2513 
	#CAN_FFA1R_FFA0
 
CAN_FFA1R_FFA0_Msk


	)

2514 
	#CAN_FFA1R_FFA1_Pos
 (1U)

	)

2515 
	#CAN_FFA1R_FFA1_Msk
 (0x1U << 
CAN_FFA1R_FFA1_Pos
è

	)

2516 
	#CAN_FFA1R_FFA1
 
CAN_FFA1R_FFA1_Msk


	)

2517 
	#CAN_FFA1R_FFA2_Pos
 (2U)

	)

2518 
	#CAN_FFA1R_FFA2_Msk
 (0x1U << 
CAN_FFA1R_FFA2_Pos
è

	)

2519 
	#CAN_FFA1R_FFA2
 
CAN_FFA1R_FFA2_Msk


	)

2520 
	#CAN_FFA1R_FFA3_Pos
 (3U)

	)

2521 
	#CAN_FFA1R_FFA3_Msk
 (0x1U << 
CAN_FFA1R_FFA3_Pos
è

	)

2522 
	#CAN_FFA1R_FFA3
 
CAN_FFA1R_FFA3_Msk


	)

2523 
	#CAN_FFA1R_FFA4_Pos
 (4U)

	)

2524 
	#CAN_FFA1R_FFA4_Msk
 (0x1U << 
CAN_FFA1R_FFA4_Pos
è

	)

2525 
	#CAN_FFA1R_FFA4
 
CAN_FFA1R_FFA4_Msk


	)

2526 
	#CAN_FFA1R_FFA5_Pos
 (5U)

	)

2527 
	#CAN_FFA1R_FFA5_Msk
 (0x1U << 
CAN_FFA1R_FFA5_Pos
è

	)

2528 
	#CAN_FFA1R_FFA5
 
CAN_FFA1R_FFA5_Msk


	)

2529 
	#CAN_FFA1R_FFA6_Pos
 (6U)

	)

2530 
	#CAN_FFA1R_FFA6_Msk
 (0x1U << 
CAN_FFA1R_FFA6_Pos
è

	)

2531 
	#CAN_FFA1R_FFA6
 
CAN_FFA1R_FFA6_Msk


	)

2532 
	#CAN_FFA1R_FFA7_Pos
 (7U)

	)

2533 
	#CAN_FFA1R_FFA7_Msk
 (0x1U << 
CAN_FFA1R_FFA7_Pos
è

	)

2534 
	#CAN_FFA1R_FFA7
 
CAN_FFA1R_FFA7_Msk


	)

2535 
	#CAN_FFA1R_FFA8_Pos
 (8U)

	)

2536 
	#CAN_FFA1R_FFA8_Msk
 (0x1U << 
CAN_FFA1R_FFA8_Pos
è

	)

2537 
	#CAN_FFA1R_FFA8
 
CAN_FFA1R_FFA8_Msk


	)

2538 
	#CAN_FFA1R_FFA9_Pos
 (9U)

	)

2539 
	#CAN_FFA1R_FFA9_Msk
 (0x1U << 
CAN_FFA1R_FFA9_Pos
è

	)

2540 
	#CAN_FFA1R_FFA9
 
CAN_FFA1R_FFA9_Msk


	)

2541 
	#CAN_FFA1R_FFA10_Pos
 (10U)

	)

2542 
	#CAN_FFA1R_FFA10_Msk
 (0x1U << 
CAN_FFA1R_FFA10_Pos
è

	)

2543 
	#CAN_FFA1R_FFA10
 
CAN_FFA1R_FFA10_Msk


	)

2544 
	#CAN_FFA1R_FFA11_Pos
 (11U)

	)

2545 
	#CAN_FFA1R_FFA11_Msk
 (0x1U << 
CAN_FFA1R_FFA11_Pos
è

	)

2546 
	#CAN_FFA1R_FFA11
 
CAN_FFA1R_FFA11_Msk


	)

2547 
	#CAN_FFA1R_FFA12_Pos
 (12U)

	)

2548 
	#CAN_FFA1R_FFA12_Msk
 (0x1U << 
CAN_FFA1R_FFA12_Pos
è

	)

2549 
	#CAN_FFA1R_FFA12
 
CAN_FFA1R_FFA12_Msk


	)

2550 
	#CAN_FFA1R_FFA13_Pos
 (13U)

	)

2551 
	#CAN_FFA1R_FFA13_Msk
 (0x1U << 
CAN_FFA1R_FFA13_Pos
è

	)

2552 
	#CAN_FFA1R_FFA13
 
CAN_FFA1R_FFA13_Msk


	)

2553 
	#CAN_FFA1R_FFA14_Pos
 (14U)

	)

2554 
	#CAN_FFA1R_FFA14_Msk
 (0x1U << 
CAN_FFA1R_FFA14_Pos
è

	)

2555 
	#CAN_FFA1R_FFA14
 
CAN_FFA1R_FFA14_Msk


	)

2556 
	#CAN_FFA1R_FFA15_Pos
 (15U)

	)

2557 
	#CAN_FFA1R_FFA15_Msk
 (0x1U << 
CAN_FFA1R_FFA15_Pos
è

	)

2558 
	#CAN_FFA1R_FFA15
 
CAN_FFA1R_FFA15_Msk


	)

2559 
	#CAN_FFA1R_FFA16_Pos
 (16U)

	)

2560 
	#CAN_FFA1R_FFA16_Msk
 (0x1U << 
CAN_FFA1R_FFA16_Pos
è

	)

2561 
	#CAN_FFA1R_FFA16
 
CAN_FFA1R_FFA16_Msk


	)

2562 
	#CAN_FFA1R_FFA17_Pos
 (17U)

	)

2563 
	#CAN_FFA1R_FFA17_Msk
 (0x1U << 
CAN_FFA1R_FFA17_Pos
è

	)

2564 
	#CAN_FFA1R_FFA17
 
CAN_FFA1R_FFA17_Msk


	)

2565 
	#CAN_FFA1R_FFA18_Pos
 (18U)

	)

2566 
	#CAN_FFA1R_FFA18_Msk
 (0x1U << 
CAN_FFA1R_FFA18_Pos
è

	)

2567 
	#CAN_FFA1R_FFA18
 
CAN_FFA1R_FFA18_Msk


	)

2568 
	#CAN_FFA1R_FFA19_Pos
 (19U)

	)

2569 
	#CAN_FFA1R_FFA19_Msk
 (0x1U << 
CAN_FFA1R_FFA19_Pos
è

	)

2570 
	#CAN_FFA1R_FFA19
 
CAN_FFA1R_FFA19_Msk


	)

2571 
	#CAN_FFA1R_FFA20_Pos
 (20U)

	)

2572 
	#CAN_FFA1R_FFA20_Msk
 (0x1U << 
CAN_FFA1R_FFA20_Pos
è

	)

2573 
	#CAN_FFA1R_FFA20
 
CAN_FFA1R_FFA20_Msk


	)

2574 
	#CAN_FFA1R_FFA21_Pos
 (21U)

	)

2575 
	#CAN_FFA1R_FFA21_Msk
 (0x1U << 
CAN_FFA1R_FFA21_Pos
è

	)

2576 
	#CAN_FFA1R_FFA21
 
CAN_FFA1R_FFA21_Msk


	)

2577 
	#CAN_FFA1R_FFA22_Pos
 (22U)

	)

2578 
	#CAN_FFA1R_FFA22_Msk
 (0x1U << 
CAN_FFA1R_FFA22_Pos
è

	)

2579 
	#CAN_FFA1R_FFA22
 
CAN_FFA1R_FFA22_Msk


	)

2580 
	#CAN_FFA1R_FFA23_Pos
 (23U)

	)

2581 
	#CAN_FFA1R_FFA23_Msk
 (0x1U << 
CAN_FFA1R_FFA23_Pos
è

	)

2582 
	#CAN_FFA1R_FFA23
 
CAN_FFA1R_FFA23_Msk


	)

2583 
	#CAN_FFA1R_FFA24_Pos
 (24U)

	)

2584 
	#CAN_FFA1R_FFA24_Msk
 (0x1U << 
CAN_FFA1R_FFA24_Pos
è

	)

2585 
	#CAN_FFA1R_FFA24
 
CAN_FFA1R_FFA24_Msk


	)

2586 
	#CAN_FFA1R_FFA25_Pos
 (25U)

	)

2587 
	#CAN_FFA1R_FFA25_Msk
 (0x1U << 
CAN_FFA1R_FFA25_Pos
è

	)

2588 
	#CAN_FFA1R_FFA25
 
CAN_FFA1R_FFA25_Msk


	)

2589 
	#CAN_FFA1R_FFA26_Pos
 (26U)

	)

2590 
	#CAN_FFA1R_FFA26_Msk
 (0x1U << 
CAN_FFA1R_FFA26_Pos
è

	)

2591 
	#CAN_FFA1R_FFA26
 
CAN_FFA1R_FFA26_Msk


	)

2592 
	#CAN_FFA1R_FFA27_Pos
 (27U)

	)

2593 
	#CAN_FFA1R_FFA27_Msk
 (0x1U << 
CAN_FFA1R_FFA27_Pos
è

	)

2594 
	#CAN_FFA1R_FFA27
 
CAN_FFA1R_FFA27_Msk


	)

2597 
	#CAN_FA1R_FACT_Pos
 (0U)

	)

2598 
	#CAN_FA1R_FACT_Msk
 (0xFFFFFFFU << 
CAN_FA1R_FACT_Pos
è

	)

2599 
	#CAN_FA1R_FACT
 
CAN_FA1R_FACT_Msk


	)

2600 
	#CAN_FA1R_FACT0_Pos
 (0U)

	)

2601 
	#CAN_FA1R_FACT0_Msk
 (0x1U << 
CAN_FA1R_FACT0_Pos
è

	)

2602 
	#CAN_FA1R_FACT0
 
CAN_FA1R_FACT0_Msk


	)

2603 
	#CAN_FA1R_FACT1_Pos
 (1U)

	)

2604 
	#CAN_FA1R_FACT1_Msk
 (0x1U << 
CAN_FA1R_FACT1_Pos
è

	)

2605 
	#CAN_FA1R_FACT1
 
CAN_FA1R_FACT1_Msk


	)

2606 
	#CAN_FA1R_FACT2_Pos
 (2U)

	)

2607 
	#CAN_FA1R_FACT2_Msk
 (0x1U << 
CAN_FA1R_FACT2_Pos
è

	)

2608 
	#CAN_FA1R_FACT2
 
CAN_FA1R_FACT2_Msk


	)

2609 
	#CAN_FA1R_FACT3_Pos
 (3U)

	)

2610 
	#CAN_FA1R_FACT3_Msk
 (0x1U << 
CAN_FA1R_FACT3_Pos
è

	)

2611 
	#CAN_FA1R_FACT3
 
CAN_FA1R_FACT3_Msk


	)

2612 
	#CAN_FA1R_FACT4_Pos
 (4U)

	)

2613 
	#CAN_FA1R_FACT4_Msk
 (0x1U << 
CAN_FA1R_FACT4_Pos
è

	)

2614 
	#CAN_FA1R_FACT4
 
CAN_FA1R_FACT4_Msk


	)

2615 
	#CAN_FA1R_FACT5_Pos
 (5U)

	)

2616 
	#CAN_FA1R_FACT5_Msk
 (0x1U << 
CAN_FA1R_FACT5_Pos
è

	)

2617 
	#CAN_FA1R_FACT5
 
CAN_FA1R_FACT5_Msk


	)

2618 
	#CAN_FA1R_FACT6_Pos
 (6U)

	)

2619 
	#CAN_FA1R_FACT6_Msk
 (0x1U << 
CAN_FA1R_FACT6_Pos
è

	)

2620 
	#CAN_FA1R_FACT6
 
CAN_FA1R_FACT6_Msk


	)

2621 
	#CAN_FA1R_FACT7_Pos
 (7U)

	)

2622 
	#CAN_FA1R_FACT7_Msk
 (0x1U << 
CAN_FA1R_FACT7_Pos
è

	)

2623 
	#CAN_FA1R_FACT7
 
CAN_FA1R_FACT7_Msk


	)

2624 
	#CAN_FA1R_FACT8_Pos
 (8U)

	)

2625 
	#CAN_FA1R_FACT8_Msk
 (0x1U << 
CAN_FA1R_FACT8_Pos
è

	)

2626 
	#CAN_FA1R_FACT8
 
CAN_FA1R_FACT8_Msk


	)

2627 
	#CAN_FA1R_FACT9_Pos
 (9U)

	)

2628 
	#CAN_FA1R_FACT9_Msk
 (0x1U << 
CAN_FA1R_FACT9_Pos
è

	)

2629 
	#CAN_FA1R_FACT9
 
CAN_FA1R_FACT9_Msk


	)

2630 
	#CAN_FA1R_FACT10_Pos
 (10U)

	)

2631 
	#CAN_FA1R_FACT10_Msk
 (0x1U << 
CAN_FA1R_FACT10_Pos
è

	)

2632 
	#CAN_FA1R_FACT10
 
CAN_FA1R_FACT10_Msk


	)

2633 
	#CAN_FA1R_FACT11_Pos
 (11U)

	)

2634 
	#CAN_FA1R_FACT11_Msk
 (0x1U << 
CAN_FA1R_FACT11_Pos
è

	)

2635 
	#CAN_FA1R_FACT11
 
CAN_FA1R_FACT11_Msk


	)

2636 
	#CAN_FA1R_FACT12_Pos
 (12U)

	)

2637 
	#CAN_FA1R_FACT12_Msk
 (0x1U << 
CAN_FA1R_FACT12_Pos
è

	)

2638 
	#CAN_FA1R_FACT12
 
CAN_FA1R_FACT12_Msk


	)

2639 
	#CAN_FA1R_FACT13_Pos
 (13U)

	)

2640 
	#CAN_FA1R_FACT13_Msk
 (0x1U << 
CAN_FA1R_FACT13_Pos
è

	)

2641 
	#CAN_FA1R_FACT13
 
CAN_FA1R_FACT13_Msk


	)

2642 
	#CAN_FA1R_FACT14_Pos
 (14U)

	)

2643 
	#CAN_FA1R_FACT14_Msk
 (0x1U << 
CAN_FA1R_FACT14_Pos
è

	)

2644 
	#CAN_FA1R_FACT14
 
CAN_FA1R_FACT14_Msk


	)

2645 
	#CAN_FA1R_FACT15_Pos
 (15U)

	)

2646 
	#CAN_FA1R_FACT15_Msk
 (0x1U << 
CAN_FA1R_FACT15_Pos
è

	)

2647 
	#CAN_FA1R_FACT15
 
CAN_FA1R_FACT15_Msk


	)

2648 
	#CAN_FA1R_FACT16_Pos
 (16U)

	)

2649 
	#CAN_FA1R_FACT16_Msk
 (0x1U << 
CAN_FA1R_FACT16_Pos
è

	)

2650 
	#CAN_FA1R_FACT16
 
CAN_FA1R_FACT16_Msk


	)

2651 
	#CAN_FA1R_FACT17_Pos
 (17U)

	)

2652 
	#CAN_FA1R_FACT17_Msk
 (0x1U << 
CAN_FA1R_FACT17_Pos
è

	)

2653 
	#CAN_FA1R_FACT17
 
CAN_FA1R_FACT17_Msk


	)

2654 
	#CAN_FA1R_FACT18_Pos
 (18U)

	)

2655 
	#CAN_FA1R_FACT18_Msk
 (0x1U << 
CAN_FA1R_FACT18_Pos
è

	)

2656 
	#CAN_FA1R_FACT18
 
CAN_FA1R_FACT18_Msk


	)

2657 
	#CAN_FA1R_FACT19_Pos
 (19U)

	)

2658 
	#CAN_FA1R_FACT19_Msk
 (0x1U << 
CAN_FA1R_FACT19_Pos
è

	)

2659 
	#CAN_FA1R_FACT19
 
CAN_FA1R_FACT19_Msk


	)

2660 
	#CAN_FA1R_FACT20_Pos
 (20U)

	)

2661 
	#CAN_FA1R_FACT20_Msk
 (0x1U << 
CAN_FA1R_FACT20_Pos
è

	)

2662 
	#CAN_FA1R_FACT20
 
CAN_FA1R_FACT20_Msk


	)

2663 
	#CAN_FA1R_FACT21_Pos
 (21U)

	)

2664 
	#CAN_FA1R_FACT21_Msk
 (0x1U << 
CAN_FA1R_FACT21_Pos
è

	)

2665 
	#CAN_FA1R_FACT21
 
CAN_FA1R_FACT21_Msk


	)

2666 
	#CAN_FA1R_FACT22_Pos
 (22U)

	)

2667 
	#CAN_FA1R_FACT22_Msk
 (0x1U << 
CAN_FA1R_FACT22_Pos
è

	)

2668 
	#CAN_FA1R_FACT22
 
CAN_FA1R_FACT22_Msk


	)

2669 
	#CAN_FA1R_FACT23_Pos
 (23U)

	)

2670 
	#CAN_FA1R_FACT23_Msk
 (0x1U << 
CAN_FA1R_FACT23_Pos
è

	)

2671 
	#CAN_FA1R_FACT23
 
CAN_FA1R_FACT23_Msk


	)

2672 
	#CAN_FA1R_FACT24_Pos
 (24U)

	)

2673 
	#CAN_FA1R_FACT24_Msk
 (0x1U << 
CAN_FA1R_FACT24_Pos
è

	)

2674 
	#CAN_FA1R_FACT24
 
CAN_FA1R_FACT24_Msk


	)

2675 
	#CAN_FA1R_FACT25_Pos
 (25U)

	)

2676 
	#CAN_FA1R_FACT25_Msk
 (0x1U << 
CAN_FA1R_FACT25_Pos
è

	)

2677 
	#CAN_FA1R_FACT25
 
CAN_FA1R_FACT25_Msk


	)

2678 
	#CAN_FA1R_FACT26_Pos
 (26U)

	)

2679 
	#CAN_FA1R_FACT26_Msk
 (0x1U << 
CAN_FA1R_FACT26_Pos
è

	)

2680 
	#CAN_FA1R_FACT26
 
CAN_FA1R_FACT26_Msk


	)

2681 
	#CAN_FA1R_FACT27_Pos
 (27U)

	)

2682 
	#CAN_FA1R_FACT27_Msk
 (0x1U << 
CAN_FA1R_FACT27_Pos
è

	)

2683 
	#CAN_FA1R_FACT27
 
CAN_FA1R_FACT27_Msk


	)

2687 
	#CAN_F0R1_FB0_Pos
 (0U)

	)

2688 
	#CAN_F0R1_FB0_Msk
 (0x1U << 
CAN_F0R1_FB0_Pos
è

	)

2689 
	#CAN_F0R1_FB0
 
CAN_F0R1_FB0_Msk


	)

2690 
	#CAN_F0R1_FB1_Pos
 (1U)

	)

2691 
	#CAN_F0R1_FB1_Msk
 (0x1U << 
CAN_F0R1_FB1_Pos
è

	)

2692 
	#CAN_F0R1_FB1
 
CAN_F0R1_FB1_Msk


	)

2693 
	#CAN_F0R1_FB2_Pos
 (2U)

	)

2694 
	#CAN_F0R1_FB2_Msk
 (0x1U << 
CAN_F0R1_FB2_Pos
è

	)

2695 
	#CAN_F0R1_FB2
 
CAN_F0R1_FB2_Msk


	)

2696 
	#CAN_F0R1_FB3_Pos
 (3U)

	)

2697 
	#CAN_F0R1_FB3_Msk
 (0x1U << 
CAN_F0R1_FB3_Pos
è

	)

2698 
	#CAN_F0R1_FB3
 
CAN_F0R1_FB3_Msk


	)

2699 
	#CAN_F0R1_FB4_Pos
 (4U)

	)

2700 
	#CAN_F0R1_FB4_Msk
 (0x1U << 
CAN_F0R1_FB4_Pos
è

	)

2701 
	#CAN_F0R1_FB4
 
CAN_F0R1_FB4_Msk


	)

2702 
	#CAN_F0R1_FB5_Pos
 (5U)

	)

2703 
	#CAN_F0R1_FB5_Msk
 (0x1U << 
CAN_F0R1_FB5_Pos
è

	)

2704 
	#CAN_F0R1_FB5
 
CAN_F0R1_FB5_Msk


	)

2705 
	#CAN_F0R1_FB6_Pos
 (6U)

	)

2706 
	#CAN_F0R1_FB6_Msk
 (0x1U << 
CAN_F0R1_FB6_Pos
è

	)

2707 
	#CAN_F0R1_FB6
 
CAN_F0R1_FB6_Msk


	)

2708 
	#CAN_F0R1_FB7_Pos
 (7U)

	)

2709 
	#CAN_F0R1_FB7_Msk
 (0x1U << 
CAN_F0R1_FB7_Pos
è

	)

2710 
	#CAN_F0R1_FB7
 
CAN_F0R1_FB7_Msk


	)

2711 
	#CAN_F0R1_FB8_Pos
 (8U)

	)

2712 
	#CAN_F0R1_FB8_Msk
 (0x1U << 
CAN_F0R1_FB8_Pos
è

	)

2713 
	#CAN_F0R1_FB8
 
CAN_F0R1_FB8_Msk


	)

2714 
	#CAN_F0R1_FB9_Pos
 (9U)

	)

2715 
	#CAN_F0R1_FB9_Msk
 (0x1U << 
CAN_F0R1_FB9_Pos
è

	)

2716 
	#CAN_F0R1_FB9
 
CAN_F0R1_FB9_Msk


	)

2717 
	#CAN_F0R1_FB10_Pos
 (10U)

	)

2718 
	#CAN_F0R1_FB10_Msk
 (0x1U << 
CAN_F0R1_FB10_Pos
è

	)

2719 
	#CAN_F0R1_FB10
 
CAN_F0R1_FB10_Msk


	)

2720 
	#CAN_F0R1_FB11_Pos
 (11U)

	)

2721 
	#CAN_F0R1_FB11_Msk
 (0x1U << 
CAN_F0R1_FB11_Pos
è

	)

2722 
	#CAN_F0R1_FB11
 
CAN_F0R1_FB11_Msk


	)

2723 
	#CAN_F0R1_FB12_Pos
 (12U)

	)

2724 
	#CAN_F0R1_FB12_Msk
 (0x1U << 
CAN_F0R1_FB12_Pos
è

	)

2725 
	#CAN_F0R1_FB12
 
CAN_F0R1_FB12_Msk


	)

2726 
	#CAN_F0R1_FB13_Pos
 (13U)

	)

2727 
	#CAN_F0R1_FB13_Msk
 (0x1U << 
CAN_F0R1_FB13_Pos
è

	)

2728 
	#CAN_F0R1_FB13
 
CAN_F0R1_FB13_Msk


	)

2729 
	#CAN_F0R1_FB14_Pos
 (14U)

	)

2730 
	#CAN_F0R1_FB14_Msk
 (0x1U << 
CAN_F0R1_FB14_Pos
è

	)

2731 
	#CAN_F0R1_FB14
 
CAN_F0R1_FB14_Msk


	)

2732 
	#CAN_F0R1_FB15_Pos
 (15U)

	)

2733 
	#CAN_F0R1_FB15_Msk
 (0x1U << 
CAN_F0R1_FB15_Pos
è

	)

2734 
	#CAN_F0R1_FB15
 
CAN_F0R1_FB15_Msk


	)

2735 
	#CAN_F0R1_FB16_Pos
 (16U)

	)

2736 
	#CAN_F0R1_FB16_Msk
 (0x1U << 
CAN_F0R1_FB16_Pos
è

	)

2737 
	#CAN_F0R1_FB16
 
CAN_F0R1_FB16_Msk


	)

2738 
	#CAN_F0R1_FB17_Pos
 (17U)

	)

2739 
	#CAN_F0R1_FB17_Msk
 (0x1U << 
CAN_F0R1_FB17_Pos
è

	)

2740 
	#CAN_F0R1_FB17
 
CAN_F0R1_FB17_Msk


	)

2741 
	#CAN_F0R1_FB18_Pos
 (18U)

	)

2742 
	#CAN_F0R1_FB18_Msk
 (0x1U << 
CAN_F0R1_FB18_Pos
è

	)

2743 
	#CAN_F0R1_FB18
 
CAN_F0R1_FB18_Msk


	)

2744 
	#CAN_F0R1_FB19_Pos
 (19U)

	)

2745 
	#CAN_F0R1_FB19_Msk
 (0x1U << 
CAN_F0R1_FB19_Pos
è

	)

2746 
	#CAN_F0R1_FB19
 
CAN_F0R1_FB19_Msk


	)

2747 
	#CAN_F0R1_FB20_Pos
 (20U)

	)

2748 
	#CAN_F0R1_FB20_Msk
 (0x1U << 
CAN_F0R1_FB20_Pos
è

	)

2749 
	#CAN_F0R1_FB20
 
CAN_F0R1_FB20_Msk


	)

2750 
	#CAN_F0R1_FB21_Pos
 (21U)

	)

2751 
	#CAN_F0R1_FB21_Msk
 (0x1U << 
CAN_F0R1_FB21_Pos
è

	)

2752 
	#CAN_F0R1_FB21
 
CAN_F0R1_FB21_Msk


	)

2753 
	#CAN_F0R1_FB22_Pos
 (22U)

	)

2754 
	#CAN_F0R1_FB22_Msk
 (0x1U << 
CAN_F0R1_FB22_Pos
è

	)

2755 
	#CAN_F0R1_FB22
 
CAN_F0R1_FB22_Msk


	)

2756 
	#CAN_F0R1_FB23_Pos
 (23U)

	)

2757 
	#CAN_F0R1_FB23_Msk
 (0x1U << 
CAN_F0R1_FB23_Pos
è

	)

2758 
	#CAN_F0R1_FB23
 
CAN_F0R1_FB23_Msk


	)

2759 
	#CAN_F0R1_FB24_Pos
 (24U)

	)

2760 
	#CAN_F0R1_FB24_Msk
 (0x1U << 
CAN_F0R1_FB24_Pos
è

	)

2761 
	#CAN_F0R1_FB24
 
CAN_F0R1_FB24_Msk


	)

2762 
	#CAN_F0R1_FB25_Pos
 (25U)

	)

2763 
	#CAN_F0R1_FB25_Msk
 (0x1U << 
CAN_F0R1_FB25_Pos
è

	)

2764 
	#CAN_F0R1_FB25
 
CAN_F0R1_FB25_Msk


	)

2765 
	#CAN_F0R1_FB26_Pos
 (26U)

	)

2766 
	#CAN_F0R1_FB26_Msk
 (0x1U << 
CAN_F0R1_FB26_Pos
è

	)

2767 
	#CAN_F0R1_FB26
 
CAN_F0R1_FB26_Msk


	)

2768 
	#CAN_F0R1_FB27_Pos
 (27U)

	)

2769 
	#CAN_F0R1_FB27_Msk
 (0x1U << 
CAN_F0R1_FB27_Pos
è

	)

2770 
	#CAN_F0R1_FB27
 
CAN_F0R1_FB27_Msk


	)

2771 
	#CAN_F0R1_FB28_Pos
 (28U)

	)

2772 
	#CAN_F0R1_FB28_Msk
 (0x1U << 
CAN_F0R1_FB28_Pos
è

	)

2773 
	#CAN_F0R1_FB28
 
CAN_F0R1_FB28_Msk


	)

2774 
	#CAN_F0R1_FB29_Pos
 (29U)

	)

2775 
	#CAN_F0R1_FB29_Msk
 (0x1U << 
CAN_F0R1_FB29_Pos
è

	)

2776 
	#CAN_F0R1_FB29
 
CAN_F0R1_FB29_Msk


	)

2777 
	#CAN_F0R1_FB30_Pos
 (30U)

	)

2778 
	#CAN_F0R1_FB30_Msk
 (0x1U << 
CAN_F0R1_FB30_Pos
è

	)

2779 
	#CAN_F0R1_FB30
 
CAN_F0R1_FB30_Msk


	)

2780 
	#CAN_F0R1_FB31_Pos
 (31U)

	)

2781 
	#CAN_F0R1_FB31_Msk
 (0x1U << 
CAN_F0R1_FB31_Pos
è

	)

2782 
	#CAN_F0R1_FB31
 
CAN_F0R1_FB31_Msk


	)

2785 
	#CAN_F1R1_FB0_Pos
 (0U)

	)

2786 
	#CAN_F1R1_FB0_Msk
 (0x1U << 
CAN_F1R1_FB0_Pos
è

	)

2787 
	#CAN_F1R1_FB0
 
CAN_F1R1_FB0_Msk


	)

2788 
	#CAN_F1R1_FB1_Pos
 (1U)

	)

2789 
	#CAN_F1R1_FB1_Msk
 (0x1U << 
CAN_F1R1_FB1_Pos
è

	)

2790 
	#CAN_F1R1_FB1
 
CAN_F1R1_FB1_Msk


	)

2791 
	#CAN_F1R1_FB2_Pos
 (2U)

	)

2792 
	#CAN_F1R1_FB2_Msk
 (0x1U << 
CAN_F1R1_FB2_Pos
è

	)

2793 
	#CAN_F1R1_FB2
 
CAN_F1R1_FB2_Msk


	)

2794 
	#CAN_F1R1_FB3_Pos
 (3U)

	)

2795 
	#CAN_F1R1_FB3_Msk
 (0x1U << 
CAN_F1R1_FB3_Pos
è

	)

2796 
	#CAN_F1R1_FB3
 
CAN_F1R1_FB3_Msk


	)

2797 
	#CAN_F1R1_FB4_Pos
 (4U)

	)

2798 
	#CAN_F1R1_FB4_Msk
 (0x1U << 
CAN_F1R1_FB4_Pos
è

	)

2799 
	#CAN_F1R1_FB4
 
CAN_F1R1_FB4_Msk


	)

2800 
	#CAN_F1R1_FB5_Pos
 (5U)

	)

2801 
	#CAN_F1R1_FB5_Msk
 (0x1U << 
CAN_F1R1_FB5_Pos
è

	)

2802 
	#CAN_F1R1_FB5
 
CAN_F1R1_FB5_Msk


	)

2803 
	#CAN_F1R1_FB6_Pos
 (6U)

	)

2804 
	#CAN_F1R1_FB6_Msk
 (0x1U << 
CAN_F1R1_FB6_Pos
è

	)

2805 
	#CAN_F1R1_FB6
 
CAN_F1R1_FB6_Msk


	)

2806 
	#CAN_F1R1_FB7_Pos
 (7U)

	)

2807 
	#CAN_F1R1_FB7_Msk
 (0x1U << 
CAN_F1R1_FB7_Pos
è

	)

2808 
	#CAN_F1R1_FB7
 
CAN_F1R1_FB7_Msk


	)

2809 
	#CAN_F1R1_FB8_Pos
 (8U)

	)

2810 
	#CAN_F1R1_FB8_Msk
 (0x1U << 
CAN_F1R1_FB8_Pos
è

	)

2811 
	#CAN_F1R1_FB8
 
CAN_F1R1_FB8_Msk


	)

2812 
	#CAN_F1R1_FB9_Pos
 (9U)

	)

2813 
	#CAN_F1R1_FB9_Msk
 (0x1U << 
CAN_F1R1_FB9_Pos
è

	)

2814 
	#CAN_F1R1_FB9
 
CAN_F1R1_FB9_Msk


	)

2815 
	#CAN_F1R1_FB10_Pos
 (10U)

	)

2816 
	#CAN_F1R1_FB10_Msk
 (0x1U << 
CAN_F1R1_FB10_Pos
è

	)

2817 
	#CAN_F1R1_FB10
 
CAN_F1R1_FB10_Msk


	)

2818 
	#CAN_F1R1_FB11_Pos
 (11U)

	)

2819 
	#CAN_F1R1_FB11_Msk
 (0x1U << 
CAN_F1R1_FB11_Pos
è

	)

2820 
	#CAN_F1R1_FB11
 
CAN_F1R1_FB11_Msk


	)

2821 
	#CAN_F1R1_FB12_Pos
 (12U)

	)

2822 
	#CAN_F1R1_FB12_Msk
 (0x1U << 
CAN_F1R1_FB12_Pos
è

	)

2823 
	#CAN_F1R1_FB12
 
CAN_F1R1_FB12_Msk


	)

2824 
	#CAN_F1R1_FB13_Pos
 (13U)

	)

2825 
	#CAN_F1R1_FB13_Msk
 (0x1U << 
CAN_F1R1_FB13_Pos
è

	)

2826 
	#CAN_F1R1_FB13
 
CAN_F1R1_FB13_Msk


	)

2827 
	#CAN_F1R1_FB14_Pos
 (14U)

	)

2828 
	#CAN_F1R1_FB14_Msk
 (0x1U << 
CAN_F1R1_FB14_Pos
è

	)

2829 
	#CAN_F1R1_FB14
 
CAN_F1R1_FB14_Msk


	)

2830 
	#CAN_F1R1_FB15_Pos
 (15U)

	)

2831 
	#CAN_F1R1_FB15_Msk
 (0x1U << 
CAN_F1R1_FB15_Pos
è

	)

2832 
	#CAN_F1R1_FB15
 
CAN_F1R1_FB15_Msk


	)

2833 
	#CAN_F1R1_FB16_Pos
 (16U)

	)

2834 
	#CAN_F1R1_FB16_Msk
 (0x1U << 
CAN_F1R1_FB16_Pos
è

	)

2835 
	#CAN_F1R1_FB16
 
CAN_F1R1_FB16_Msk


	)

2836 
	#CAN_F1R1_FB17_Pos
 (17U)

	)

2837 
	#CAN_F1R1_FB17_Msk
 (0x1U << 
CAN_F1R1_FB17_Pos
è

	)

2838 
	#CAN_F1R1_FB17
 
CAN_F1R1_FB17_Msk


	)

2839 
	#CAN_F1R1_FB18_Pos
 (18U)

	)

2840 
	#CAN_F1R1_FB18_Msk
 (0x1U << 
CAN_F1R1_FB18_Pos
è

	)

2841 
	#CAN_F1R1_FB18
 
CAN_F1R1_FB18_Msk


	)

2842 
	#CAN_F1R1_FB19_Pos
 (19U)

	)

2843 
	#CAN_F1R1_FB19_Msk
 (0x1U << 
CAN_F1R1_FB19_Pos
è

	)

2844 
	#CAN_F1R1_FB19
 
CAN_F1R1_FB19_Msk


	)

2845 
	#CAN_F1R1_FB20_Pos
 (20U)

	)

2846 
	#CAN_F1R1_FB20_Msk
 (0x1U << 
CAN_F1R1_FB20_Pos
è

	)

2847 
	#CAN_F1R1_FB20
 
CAN_F1R1_FB20_Msk


	)

2848 
	#CAN_F1R1_FB21_Pos
 (21U)

	)

2849 
	#CAN_F1R1_FB21_Msk
 (0x1U << 
CAN_F1R1_FB21_Pos
è

	)

2850 
	#CAN_F1R1_FB21
 
CAN_F1R1_FB21_Msk


	)

2851 
	#CAN_F1R1_FB22_Pos
 (22U)

	)

2852 
	#CAN_F1R1_FB22_Msk
 (0x1U << 
CAN_F1R1_FB22_Pos
è

	)

2853 
	#CAN_F1R1_FB22
 
CAN_F1R1_FB22_Msk


	)

2854 
	#CAN_F1R1_FB23_Pos
 (23U)

	)

2855 
	#CAN_F1R1_FB23_Msk
 (0x1U << 
CAN_F1R1_FB23_Pos
è

	)

2856 
	#CAN_F1R1_FB23
 
CAN_F1R1_FB23_Msk


	)

2857 
	#CAN_F1R1_FB24_Pos
 (24U)

	)

2858 
	#CAN_F1R1_FB24_Msk
 (0x1U << 
CAN_F1R1_FB24_Pos
è

	)

2859 
	#CAN_F1R1_FB24
 
CAN_F1R1_FB24_Msk


	)

2860 
	#CAN_F1R1_FB25_Pos
 (25U)

	)

2861 
	#CAN_F1R1_FB25_Msk
 (0x1U << 
CAN_F1R1_FB25_Pos
è

	)

2862 
	#CAN_F1R1_FB25
 
CAN_F1R1_FB25_Msk


	)

2863 
	#CAN_F1R1_FB26_Pos
 (26U)

	)

2864 
	#CAN_F1R1_FB26_Msk
 (0x1U << 
CAN_F1R1_FB26_Pos
è

	)

2865 
	#CAN_F1R1_FB26
 
CAN_F1R1_FB26_Msk


	)

2866 
	#CAN_F1R1_FB27_Pos
 (27U)

	)

2867 
	#CAN_F1R1_FB27_Msk
 (0x1U << 
CAN_F1R1_FB27_Pos
è

	)

2868 
	#CAN_F1R1_FB27
 
CAN_F1R1_FB27_Msk


	)

2869 
	#CAN_F1R1_FB28_Pos
 (28U)

	)

2870 
	#CAN_F1R1_FB28_Msk
 (0x1U << 
CAN_F1R1_FB28_Pos
è

	)

2871 
	#CAN_F1R1_FB28
 
CAN_F1R1_FB28_Msk


	)

2872 
	#CAN_F1R1_FB29_Pos
 (29U)

	)

2873 
	#CAN_F1R1_FB29_Msk
 (0x1U << 
CAN_F1R1_FB29_Pos
è

	)

2874 
	#CAN_F1R1_FB29
 
CAN_F1R1_FB29_Msk


	)

2875 
	#CAN_F1R1_FB30_Pos
 (30U)

	)

2876 
	#CAN_F1R1_FB30_Msk
 (0x1U << 
CAN_F1R1_FB30_Pos
è

	)

2877 
	#CAN_F1R1_FB30
 
CAN_F1R1_FB30_Msk


	)

2878 
	#CAN_F1R1_FB31_Pos
 (31U)

	)

2879 
	#CAN_F1R1_FB31_Msk
 (0x1U << 
CAN_F1R1_FB31_Pos
è

	)

2880 
	#CAN_F1R1_FB31
 
CAN_F1R1_FB31_Msk


	)

2883 
	#CAN_F2R1_FB0_Pos
 (0U)

	)

2884 
	#CAN_F2R1_FB0_Msk
 (0x1U << 
CAN_F2R1_FB0_Pos
è

	)

2885 
	#CAN_F2R1_FB0
 
CAN_F2R1_FB0_Msk


	)

2886 
	#CAN_F2R1_FB1_Pos
 (1U)

	)

2887 
	#CAN_F2R1_FB1_Msk
 (0x1U << 
CAN_F2R1_FB1_Pos
è

	)

2888 
	#CAN_F2R1_FB1
 
CAN_F2R1_FB1_Msk


	)

2889 
	#CAN_F2R1_FB2_Pos
 (2U)

	)

2890 
	#CAN_F2R1_FB2_Msk
 (0x1U << 
CAN_F2R1_FB2_Pos
è

	)

2891 
	#CAN_F2R1_FB2
 
CAN_F2R1_FB2_Msk


	)

2892 
	#CAN_F2R1_FB3_Pos
 (3U)

	)

2893 
	#CAN_F2R1_FB3_Msk
 (0x1U << 
CAN_F2R1_FB3_Pos
è

	)

2894 
	#CAN_F2R1_FB3
 
CAN_F2R1_FB3_Msk


	)

2895 
	#CAN_F2R1_FB4_Pos
 (4U)

	)

2896 
	#CAN_F2R1_FB4_Msk
 (0x1U << 
CAN_F2R1_FB4_Pos
è

	)

2897 
	#CAN_F2R1_FB4
 
CAN_F2R1_FB4_Msk


	)

2898 
	#CAN_F2R1_FB5_Pos
 (5U)

	)

2899 
	#CAN_F2R1_FB5_Msk
 (0x1U << 
CAN_F2R1_FB5_Pos
è

	)

2900 
	#CAN_F2R1_FB5
 
CAN_F2R1_FB5_Msk


	)

2901 
	#CAN_F2R1_FB6_Pos
 (6U)

	)

2902 
	#CAN_F2R1_FB6_Msk
 (0x1U << 
CAN_F2R1_FB6_Pos
è

	)

2903 
	#CAN_F2R1_FB6
 
CAN_F2R1_FB6_Msk


	)

2904 
	#CAN_F2R1_FB7_Pos
 (7U)

	)

2905 
	#CAN_F2R1_FB7_Msk
 (0x1U << 
CAN_F2R1_FB7_Pos
è

	)

2906 
	#CAN_F2R1_FB7
 
CAN_F2R1_FB7_Msk


	)

2907 
	#CAN_F2R1_FB8_Pos
 (8U)

	)

2908 
	#CAN_F2R1_FB8_Msk
 (0x1U << 
CAN_F2R1_FB8_Pos
è

	)

2909 
	#CAN_F2R1_FB8
 
CAN_F2R1_FB8_Msk


	)

2910 
	#CAN_F2R1_FB9_Pos
 (9U)

	)

2911 
	#CAN_F2R1_FB9_Msk
 (0x1U << 
CAN_F2R1_FB9_Pos
è

	)

2912 
	#CAN_F2R1_FB9
 
CAN_F2R1_FB9_Msk


	)

2913 
	#CAN_F2R1_FB10_Pos
 (10U)

	)

2914 
	#CAN_F2R1_FB10_Msk
 (0x1U << 
CAN_F2R1_FB10_Pos
è

	)

2915 
	#CAN_F2R1_FB10
 
CAN_F2R1_FB10_Msk


	)

2916 
	#CAN_F2R1_FB11_Pos
 (11U)

	)

2917 
	#CAN_F2R1_FB11_Msk
 (0x1U << 
CAN_F2R1_FB11_Pos
è

	)

2918 
	#CAN_F2R1_FB11
 
CAN_F2R1_FB11_Msk


	)

2919 
	#CAN_F2R1_FB12_Pos
 (12U)

	)

2920 
	#CAN_F2R1_FB12_Msk
 (0x1U << 
CAN_F2R1_FB12_Pos
è

	)

2921 
	#CAN_F2R1_FB12
 
CAN_F2R1_FB12_Msk


	)

2922 
	#CAN_F2R1_FB13_Pos
 (13U)

	)

2923 
	#CAN_F2R1_FB13_Msk
 (0x1U << 
CAN_F2R1_FB13_Pos
è

	)

2924 
	#CAN_F2R1_FB13
 
CAN_F2R1_FB13_Msk


	)

2925 
	#CAN_F2R1_FB14_Pos
 (14U)

	)

2926 
	#CAN_F2R1_FB14_Msk
 (0x1U << 
CAN_F2R1_FB14_Pos
è

	)

2927 
	#CAN_F2R1_FB14
 
CAN_F2R1_FB14_Msk


	)

2928 
	#CAN_F2R1_FB15_Pos
 (15U)

	)

2929 
	#CAN_F2R1_FB15_Msk
 (0x1U << 
CAN_F2R1_FB15_Pos
è

	)

2930 
	#CAN_F2R1_FB15
 
CAN_F2R1_FB15_Msk


	)

2931 
	#CAN_F2R1_FB16_Pos
 (16U)

	)

2932 
	#CAN_F2R1_FB16_Msk
 (0x1U << 
CAN_F2R1_FB16_Pos
è

	)

2933 
	#CAN_F2R1_FB16
 
CAN_F2R1_FB16_Msk


	)

2934 
	#CAN_F2R1_FB17_Pos
 (17U)

	)

2935 
	#CAN_F2R1_FB17_Msk
 (0x1U << 
CAN_F2R1_FB17_Pos
è

	)

2936 
	#CAN_F2R1_FB17
 
CAN_F2R1_FB17_Msk


	)

2937 
	#CAN_F2R1_FB18_Pos
 (18U)

	)

2938 
	#CAN_F2R1_FB18_Msk
 (0x1U << 
CAN_F2R1_FB18_Pos
è

	)

2939 
	#CAN_F2R1_FB18
 
CAN_F2R1_FB18_Msk


	)

2940 
	#CAN_F2R1_FB19_Pos
 (19U)

	)

2941 
	#CAN_F2R1_FB19_Msk
 (0x1U << 
CAN_F2R1_FB19_Pos
è

	)

2942 
	#CAN_F2R1_FB19
 
CAN_F2R1_FB19_Msk


	)

2943 
	#CAN_F2R1_FB20_Pos
 (20U)

	)

2944 
	#CAN_F2R1_FB20_Msk
 (0x1U << 
CAN_F2R1_FB20_Pos
è

	)

2945 
	#CAN_F2R1_FB20
 
CAN_F2R1_FB20_Msk


	)

2946 
	#CAN_F2R1_FB21_Pos
 (21U)

	)

2947 
	#CAN_F2R1_FB21_Msk
 (0x1U << 
CAN_F2R1_FB21_Pos
è

	)

2948 
	#CAN_F2R1_FB21
 
CAN_F2R1_FB21_Msk


	)

2949 
	#CAN_F2R1_FB22_Pos
 (22U)

	)

2950 
	#CAN_F2R1_FB22_Msk
 (0x1U << 
CAN_F2R1_FB22_Pos
è

	)

2951 
	#CAN_F2R1_FB22
 
CAN_F2R1_FB22_Msk


	)

2952 
	#CAN_F2R1_FB23_Pos
 (23U)

	)

2953 
	#CAN_F2R1_FB23_Msk
 (0x1U << 
CAN_F2R1_FB23_Pos
è

	)

2954 
	#CAN_F2R1_FB23
 
CAN_F2R1_FB23_Msk


	)

2955 
	#CAN_F2R1_FB24_Pos
 (24U)

	)

2956 
	#CAN_F2R1_FB24_Msk
 (0x1U << 
CAN_F2R1_FB24_Pos
è

	)

2957 
	#CAN_F2R1_FB24
 
CAN_F2R1_FB24_Msk


	)

2958 
	#CAN_F2R1_FB25_Pos
 (25U)

	)

2959 
	#CAN_F2R1_FB25_Msk
 (0x1U << 
CAN_F2R1_FB25_Pos
è

	)

2960 
	#CAN_F2R1_FB25
 
CAN_F2R1_FB25_Msk


	)

2961 
	#CAN_F2R1_FB26_Pos
 (26U)

	)

2962 
	#CAN_F2R1_FB26_Msk
 (0x1U << 
CAN_F2R1_FB26_Pos
è

	)

2963 
	#CAN_F2R1_FB26
 
CAN_F2R1_FB26_Msk


	)

2964 
	#CAN_F2R1_FB27_Pos
 (27U)

	)

2965 
	#CAN_F2R1_FB27_Msk
 (0x1U << 
CAN_F2R1_FB27_Pos
è

	)

2966 
	#CAN_F2R1_FB27
 
CAN_F2R1_FB27_Msk


	)

2967 
	#CAN_F2R1_FB28_Pos
 (28U)

	)

2968 
	#CAN_F2R1_FB28_Msk
 (0x1U << 
CAN_F2R1_FB28_Pos
è

	)

2969 
	#CAN_F2R1_FB28
 
CAN_F2R1_FB28_Msk


	)

2970 
	#CAN_F2R1_FB29_Pos
 (29U)

	)

2971 
	#CAN_F2R1_FB29_Msk
 (0x1U << 
CAN_F2R1_FB29_Pos
è

	)

2972 
	#CAN_F2R1_FB29
 
CAN_F2R1_FB29_Msk


	)

2973 
	#CAN_F2R1_FB30_Pos
 (30U)

	)

2974 
	#CAN_F2R1_FB30_Msk
 (0x1U << 
CAN_F2R1_FB30_Pos
è

	)

2975 
	#CAN_F2R1_FB30
 
CAN_F2R1_FB30_Msk


	)

2976 
	#CAN_F2R1_FB31_Pos
 (31U)

	)

2977 
	#CAN_F2R1_FB31_Msk
 (0x1U << 
CAN_F2R1_FB31_Pos
è

	)

2978 
	#CAN_F2R1_FB31
 
CAN_F2R1_FB31_Msk


	)

2981 
	#CAN_F3R1_FB0_Pos
 (0U)

	)

2982 
	#CAN_F3R1_FB0_Msk
 (0x1U << 
CAN_F3R1_FB0_Pos
è

	)

2983 
	#CAN_F3R1_FB0
 
CAN_F3R1_FB0_Msk


	)

2984 
	#CAN_F3R1_FB1_Pos
 (1U)

	)

2985 
	#CAN_F3R1_FB1_Msk
 (0x1U << 
CAN_F3R1_FB1_Pos
è

	)

2986 
	#CAN_F3R1_FB1
 
CAN_F3R1_FB1_Msk


	)

2987 
	#CAN_F3R1_FB2_Pos
 (2U)

	)

2988 
	#CAN_F3R1_FB2_Msk
 (0x1U << 
CAN_F3R1_FB2_Pos
è

	)

2989 
	#CAN_F3R1_FB2
 
CAN_F3R1_FB2_Msk


	)

2990 
	#CAN_F3R1_FB3_Pos
 (3U)

	)

2991 
	#CAN_F3R1_FB3_Msk
 (0x1U << 
CAN_F3R1_FB3_Pos
è

	)

2992 
	#CAN_F3R1_FB3
 
CAN_F3R1_FB3_Msk


	)

2993 
	#CAN_F3R1_FB4_Pos
 (4U)

	)

2994 
	#CAN_F3R1_FB4_Msk
 (0x1U << 
CAN_F3R1_FB4_Pos
è

	)

2995 
	#CAN_F3R1_FB4
 
CAN_F3R1_FB4_Msk


	)

2996 
	#CAN_F3R1_FB5_Pos
 (5U)

	)

2997 
	#CAN_F3R1_FB5_Msk
 (0x1U << 
CAN_F3R1_FB5_Pos
è

	)

2998 
	#CAN_F3R1_FB5
 
CAN_F3R1_FB5_Msk


	)

2999 
	#CAN_F3R1_FB6_Pos
 (6U)

	)

3000 
	#CAN_F3R1_FB6_Msk
 (0x1U << 
CAN_F3R1_FB6_Pos
è

	)

3001 
	#CAN_F3R1_FB6
 
CAN_F3R1_FB6_Msk


	)

3002 
	#CAN_F3R1_FB7_Pos
 (7U)

	)

3003 
	#CAN_F3R1_FB7_Msk
 (0x1U << 
CAN_F3R1_FB7_Pos
è

	)

3004 
	#CAN_F3R1_FB7
 
CAN_F3R1_FB7_Msk


	)

3005 
	#CAN_F3R1_FB8_Pos
 (8U)

	)

3006 
	#CAN_F3R1_FB8_Msk
 (0x1U << 
CAN_F3R1_FB8_Pos
è

	)

3007 
	#CAN_F3R1_FB8
 
CAN_F3R1_FB8_Msk


	)

3008 
	#CAN_F3R1_FB9_Pos
 (9U)

	)

3009 
	#CAN_F3R1_FB9_Msk
 (0x1U << 
CAN_F3R1_FB9_Pos
è

	)

3010 
	#CAN_F3R1_FB9
 
CAN_F3R1_FB9_Msk


	)

3011 
	#CAN_F3R1_FB10_Pos
 (10U)

	)

3012 
	#CAN_F3R1_FB10_Msk
 (0x1U << 
CAN_F3R1_FB10_Pos
è

	)

3013 
	#CAN_F3R1_FB10
 
CAN_F3R1_FB10_Msk


	)

3014 
	#CAN_F3R1_FB11_Pos
 (11U)

	)

3015 
	#CAN_F3R1_FB11_Msk
 (0x1U << 
CAN_F3R1_FB11_Pos
è

	)

3016 
	#CAN_F3R1_FB11
 
CAN_F3R1_FB11_Msk


	)

3017 
	#CAN_F3R1_FB12_Pos
 (12U)

	)

3018 
	#CAN_F3R1_FB12_Msk
 (0x1U << 
CAN_F3R1_FB12_Pos
è

	)

3019 
	#CAN_F3R1_FB12
 
CAN_F3R1_FB12_Msk


	)

3020 
	#CAN_F3R1_FB13_Pos
 (13U)

	)

3021 
	#CAN_F3R1_FB13_Msk
 (0x1U << 
CAN_F3R1_FB13_Pos
è

	)

3022 
	#CAN_F3R1_FB13
 
CAN_F3R1_FB13_Msk


	)

3023 
	#CAN_F3R1_FB14_Pos
 (14U)

	)

3024 
	#CAN_F3R1_FB14_Msk
 (0x1U << 
CAN_F3R1_FB14_Pos
è

	)

3025 
	#CAN_F3R1_FB14
 
CAN_F3R1_FB14_Msk


	)

3026 
	#CAN_F3R1_FB15_Pos
 (15U)

	)

3027 
	#CAN_F3R1_FB15_Msk
 (0x1U << 
CAN_F3R1_FB15_Pos
è

	)

3028 
	#CAN_F3R1_FB15
 
CAN_F3R1_FB15_Msk


	)

3029 
	#CAN_F3R1_FB16_Pos
 (16U)

	)

3030 
	#CAN_F3R1_FB16_Msk
 (0x1U << 
CAN_F3R1_FB16_Pos
è

	)

3031 
	#CAN_F3R1_FB16
 
CAN_F3R1_FB16_Msk


	)

3032 
	#CAN_F3R1_FB17_Pos
 (17U)

	)

3033 
	#CAN_F3R1_FB17_Msk
 (0x1U << 
CAN_F3R1_FB17_Pos
è

	)

3034 
	#CAN_F3R1_FB17
 
CAN_F3R1_FB17_Msk


	)

3035 
	#CAN_F3R1_FB18_Pos
 (18U)

	)

3036 
	#CAN_F3R1_FB18_Msk
 (0x1U << 
CAN_F3R1_FB18_Pos
è

	)

3037 
	#CAN_F3R1_FB18
 
CAN_F3R1_FB18_Msk


	)

3038 
	#CAN_F3R1_FB19_Pos
 (19U)

	)

3039 
	#CAN_F3R1_FB19_Msk
 (0x1U << 
CAN_F3R1_FB19_Pos
è

	)

3040 
	#CAN_F3R1_FB19
 
CAN_F3R1_FB19_Msk


	)

3041 
	#CAN_F3R1_FB20_Pos
 (20U)

	)

3042 
	#CAN_F3R1_FB20_Msk
 (0x1U << 
CAN_F3R1_FB20_Pos
è

	)

3043 
	#CAN_F3R1_FB20
 
CAN_F3R1_FB20_Msk


	)

3044 
	#CAN_F3R1_FB21_Pos
 (21U)

	)

3045 
	#CAN_F3R1_FB21_Msk
 (0x1U << 
CAN_F3R1_FB21_Pos
è

	)

3046 
	#CAN_F3R1_FB21
 
CAN_F3R1_FB21_Msk


	)

3047 
	#CAN_F3R1_FB22_Pos
 (22U)

	)

3048 
	#CAN_F3R1_FB22_Msk
 (0x1U << 
CAN_F3R1_FB22_Pos
è

	)

3049 
	#CAN_F3R1_FB22
 
CAN_F3R1_FB22_Msk


	)

3050 
	#CAN_F3R1_FB23_Pos
 (23U)

	)

3051 
	#CAN_F3R1_FB23_Msk
 (0x1U << 
CAN_F3R1_FB23_Pos
è

	)

3052 
	#CAN_F3R1_FB23
 
CAN_F3R1_FB23_Msk


	)

3053 
	#CAN_F3R1_FB24_Pos
 (24U)

	)

3054 
	#CAN_F3R1_FB24_Msk
 (0x1U << 
CAN_F3R1_FB24_Pos
è

	)

3055 
	#CAN_F3R1_FB24
 
CAN_F3R1_FB24_Msk


	)

3056 
	#CAN_F3R1_FB25_Pos
 (25U)

	)

3057 
	#CAN_F3R1_FB25_Msk
 (0x1U << 
CAN_F3R1_FB25_Pos
è

	)

3058 
	#CAN_F3R1_FB25
 
CAN_F3R1_FB25_Msk


	)

3059 
	#CAN_F3R1_FB26_Pos
 (26U)

	)

3060 
	#CAN_F3R1_FB26_Msk
 (0x1U << 
CAN_F3R1_FB26_Pos
è

	)

3061 
	#CAN_F3R1_FB26
 
CAN_F3R1_FB26_Msk


	)

3062 
	#CAN_F3R1_FB27_Pos
 (27U)

	)

3063 
	#CAN_F3R1_FB27_Msk
 (0x1U << 
CAN_F3R1_FB27_Pos
è

	)

3064 
	#CAN_F3R1_FB27
 
CAN_F3R1_FB27_Msk


	)

3065 
	#CAN_F3R1_FB28_Pos
 (28U)

	)

3066 
	#CAN_F3R1_FB28_Msk
 (0x1U << 
CAN_F3R1_FB28_Pos
è

	)

3067 
	#CAN_F3R1_FB28
 
CAN_F3R1_FB28_Msk


	)

3068 
	#CAN_F3R1_FB29_Pos
 (29U)

	)

3069 
	#CAN_F3R1_FB29_Msk
 (0x1U << 
CAN_F3R1_FB29_Pos
è

	)

3070 
	#CAN_F3R1_FB29
 
CAN_F3R1_FB29_Msk


	)

3071 
	#CAN_F3R1_FB30_Pos
 (30U)

	)

3072 
	#CAN_F3R1_FB30_Msk
 (0x1U << 
CAN_F3R1_FB30_Pos
è

	)

3073 
	#CAN_F3R1_FB30
 
CAN_F3R1_FB30_Msk


	)

3074 
	#CAN_F3R1_FB31_Pos
 (31U)

	)

3075 
	#CAN_F3R1_FB31_Msk
 (0x1U << 
CAN_F3R1_FB31_Pos
è

	)

3076 
	#CAN_F3R1_FB31
 
CAN_F3R1_FB31_Msk


	)

3079 
	#CAN_F4R1_FB0_Pos
 (0U)

	)

3080 
	#CAN_F4R1_FB0_Msk
 (0x1U << 
CAN_F4R1_FB0_Pos
è

	)

3081 
	#CAN_F4R1_FB0
 
CAN_F4R1_FB0_Msk


	)

3082 
	#CAN_F4R1_FB1_Pos
 (1U)

	)

3083 
	#CAN_F4R1_FB1_Msk
 (0x1U << 
CAN_F4R1_FB1_Pos
è

	)

3084 
	#CAN_F4R1_FB1
 
CAN_F4R1_FB1_Msk


	)

3085 
	#CAN_F4R1_FB2_Pos
 (2U)

	)

3086 
	#CAN_F4R1_FB2_Msk
 (0x1U << 
CAN_F4R1_FB2_Pos
è

	)

3087 
	#CAN_F4R1_FB2
 
CAN_F4R1_FB2_Msk


	)

3088 
	#CAN_F4R1_FB3_Pos
 (3U)

	)

3089 
	#CAN_F4R1_FB3_Msk
 (0x1U << 
CAN_F4R1_FB3_Pos
è

	)

3090 
	#CAN_F4R1_FB3
 
CAN_F4R1_FB3_Msk


	)

3091 
	#CAN_F4R1_FB4_Pos
 (4U)

	)

3092 
	#CAN_F4R1_FB4_Msk
 (0x1U << 
CAN_F4R1_FB4_Pos
è

	)

3093 
	#CAN_F4R1_FB4
 
CAN_F4R1_FB4_Msk


	)

3094 
	#CAN_F4R1_FB5_Pos
 (5U)

	)

3095 
	#CAN_F4R1_FB5_Msk
 (0x1U << 
CAN_F4R1_FB5_Pos
è

	)

3096 
	#CAN_F4R1_FB5
 
CAN_F4R1_FB5_Msk


	)

3097 
	#CAN_F4R1_FB6_Pos
 (6U)

	)

3098 
	#CAN_F4R1_FB6_Msk
 (0x1U << 
CAN_F4R1_FB6_Pos
è

	)

3099 
	#CAN_F4R1_FB6
 
CAN_F4R1_FB6_Msk


	)

3100 
	#CAN_F4R1_FB7_Pos
 (7U)

	)

3101 
	#CAN_F4R1_FB7_Msk
 (0x1U << 
CAN_F4R1_FB7_Pos
è

	)

3102 
	#CAN_F4R1_FB7
 
CAN_F4R1_FB7_Msk


	)

3103 
	#CAN_F4R1_FB8_Pos
 (8U)

	)

3104 
	#CAN_F4R1_FB8_Msk
 (0x1U << 
CAN_F4R1_FB8_Pos
è

	)

3105 
	#CAN_F4R1_FB8
 
CAN_F4R1_FB8_Msk


	)

3106 
	#CAN_F4R1_FB9_Pos
 (9U)

	)

3107 
	#CAN_F4R1_FB9_Msk
 (0x1U << 
CAN_F4R1_FB9_Pos
è

	)

3108 
	#CAN_F4R1_FB9
 
CAN_F4R1_FB9_Msk


	)

3109 
	#CAN_F4R1_FB10_Pos
 (10U)

	)

3110 
	#CAN_F4R1_FB10_Msk
 (0x1U << 
CAN_F4R1_FB10_Pos
è

	)

3111 
	#CAN_F4R1_FB10
 
CAN_F4R1_FB10_Msk


	)

3112 
	#CAN_F4R1_FB11_Pos
 (11U)

	)

3113 
	#CAN_F4R1_FB11_Msk
 (0x1U << 
CAN_F4R1_FB11_Pos
è

	)

3114 
	#CAN_F4R1_FB11
 
CAN_F4R1_FB11_Msk


	)

3115 
	#CAN_F4R1_FB12_Pos
 (12U)

	)

3116 
	#CAN_F4R1_FB12_Msk
 (0x1U << 
CAN_F4R1_FB12_Pos
è

	)

3117 
	#CAN_F4R1_FB12
 
CAN_F4R1_FB12_Msk


	)

3118 
	#CAN_F4R1_FB13_Pos
 (13U)

	)

3119 
	#CAN_F4R1_FB13_Msk
 (0x1U << 
CAN_F4R1_FB13_Pos
è

	)

3120 
	#CAN_F4R1_FB13
 
CAN_F4R1_FB13_Msk


	)

3121 
	#CAN_F4R1_FB14_Pos
 (14U)

	)

3122 
	#CAN_F4R1_FB14_Msk
 (0x1U << 
CAN_F4R1_FB14_Pos
è

	)

3123 
	#CAN_F4R1_FB14
 
CAN_F4R1_FB14_Msk


	)

3124 
	#CAN_F4R1_FB15_Pos
 (15U)

	)

3125 
	#CAN_F4R1_FB15_Msk
 (0x1U << 
CAN_F4R1_FB15_Pos
è

	)

3126 
	#CAN_F4R1_FB15
 
CAN_F4R1_FB15_Msk


	)

3127 
	#CAN_F4R1_FB16_Pos
 (16U)

	)

3128 
	#CAN_F4R1_FB16_Msk
 (0x1U << 
CAN_F4R1_FB16_Pos
è

	)

3129 
	#CAN_F4R1_FB16
 
CAN_F4R1_FB16_Msk


	)

3130 
	#CAN_F4R1_FB17_Pos
 (17U)

	)

3131 
	#CAN_F4R1_FB17_Msk
 (0x1U << 
CAN_F4R1_FB17_Pos
è

	)

3132 
	#CAN_F4R1_FB17
 
CAN_F4R1_FB17_Msk


	)

3133 
	#CAN_F4R1_FB18_Pos
 (18U)

	)

3134 
	#CAN_F4R1_FB18_Msk
 (0x1U << 
CAN_F4R1_FB18_Pos
è

	)

3135 
	#CAN_F4R1_FB18
 
CAN_F4R1_FB18_Msk


	)

3136 
	#CAN_F4R1_FB19_Pos
 (19U)

	)

3137 
	#CAN_F4R1_FB19_Msk
 (0x1U << 
CAN_F4R1_FB19_Pos
è

	)

3138 
	#CAN_F4R1_FB19
 
CAN_F4R1_FB19_Msk


	)

3139 
	#CAN_F4R1_FB20_Pos
 (20U)

	)

3140 
	#CAN_F4R1_FB20_Msk
 (0x1U << 
CAN_F4R1_FB20_Pos
è

	)

3141 
	#CAN_F4R1_FB20
 
CAN_F4R1_FB20_Msk


	)

3142 
	#CAN_F4R1_FB21_Pos
 (21U)

	)

3143 
	#CAN_F4R1_FB21_Msk
 (0x1U << 
CAN_F4R1_FB21_Pos
è

	)

3144 
	#CAN_F4R1_FB21
 
CAN_F4R1_FB21_Msk


	)

3145 
	#CAN_F4R1_FB22_Pos
 (22U)

	)

3146 
	#CAN_F4R1_FB22_Msk
 (0x1U << 
CAN_F4R1_FB22_Pos
è

	)

3147 
	#CAN_F4R1_FB22
 
CAN_F4R1_FB22_Msk


	)

3148 
	#CAN_F4R1_FB23_Pos
 (23U)

	)

3149 
	#CAN_F4R1_FB23_Msk
 (0x1U << 
CAN_F4R1_FB23_Pos
è

	)

3150 
	#CAN_F4R1_FB23
 
CAN_F4R1_FB23_Msk


	)

3151 
	#CAN_F4R1_FB24_Pos
 (24U)

	)

3152 
	#CAN_F4R1_FB24_Msk
 (0x1U << 
CAN_F4R1_FB24_Pos
è

	)

3153 
	#CAN_F4R1_FB24
 
CAN_F4R1_FB24_Msk


	)

3154 
	#CAN_F4R1_FB25_Pos
 (25U)

	)

3155 
	#CAN_F4R1_FB25_Msk
 (0x1U << 
CAN_F4R1_FB25_Pos
è

	)

3156 
	#CAN_F4R1_FB25
 
CAN_F4R1_FB25_Msk


	)

3157 
	#CAN_F4R1_FB26_Pos
 (26U)

	)

3158 
	#CAN_F4R1_FB26_Msk
 (0x1U << 
CAN_F4R1_FB26_Pos
è

	)

3159 
	#CAN_F4R1_FB26
 
CAN_F4R1_FB26_Msk


	)

3160 
	#CAN_F4R1_FB27_Pos
 (27U)

	)

3161 
	#CAN_F4R1_FB27_Msk
 (0x1U << 
CAN_F4R1_FB27_Pos
è

	)

3162 
	#CAN_F4R1_FB27
 
CAN_F4R1_FB27_Msk


	)

3163 
	#CAN_F4R1_FB28_Pos
 (28U)

	)

3164 
	#CAN_F4R1_FB28_Msk
 (0x1U << 
CAN_F4R1_FB28_Pos
è

	)

3165 
	#CAN_F4R1_FB28
 
CAN_F4R1_FB28_Msk


	)

3166 
	#CAN_F4R1_FB29_Pos
 (29U)

	)

3167 
	#CAN_F4R1_FB29_Msk
 (0x1U << 
CAN_F4R1_FB29_Pos
è

	)

3168 
	#CAN_F4R1_FB29
 
CAN_F4R1_FB29_Msk


	)

3169 
	#CAN_F4R1_FB30_Pos
 (30U)

	)

3170 
	#CAN_F4R1_FB30_Msk
 (0x1U << 
CAN_F4R1_FB30_Pos
è

	)

3171 
	#CAN_F4R1_FB30
 
CAN_F4R1_FB30_Msk


	)

3172 
	#CAN_F4R1_FB31_Pos
 (31U)

	)

3173 
	#CAN_F4R1_FB31_Msk
 (0x1U << 
CAN_F4R1_FB31_Pos
è

	)

3174 
	#CAN_F4R1_FB31
 
CAN_F4R1_FB31_Msk


	)

3177 
	#CAN_F5R1_FB0_Pos
 (0U)

	)

3178 
	#CAN_F5R1_FB0_Msk
 (0x1U << 
CAN_F5R1_FB0_Pos
è

	)

3179 
	#CAN_F5R1_FB0
 
CAN_F5R1_FB0_Msk


	)

3180 
	#CAN_F5R1_FB1_Pos
 (1U)

	)

3181 
	#CAN_F5R1_FB1_Msk
 (0x1U << 
CAN_F5R1_FB1_Pos
è

	)

3182 
	#CAN_F5R1_FB1
 
CAN_F5R1_FB1_Msk


	)

3183 
	#CAN_F5R1_FB2_Pos
 (2U)

	)

3184 
	#CAN_F5R1_FB2_Msk
 (0x1U << 
CAN_F5R1_FB2_Pos
è

	)

3185 
	#CAN_F5R1_FB2
 
CAN_F5R1_FB2_Msk


	)

3186 
	#CAN_F5R1_FB3_Pos
 (3U)

	)

3187 
	#CAN_F5R1_FB3_Msk
 (0x1U << 
CAN_F5R1_FB3_Pos
è

	)

3188 
	#CAN_F5R1_FB3
 
CAN_F5R1_FB3_Msk


	)

3189 
	#CAN_F5R1_FB4_Pos
 (4U)

	)

3190 
	#CAN_F5R1_FB4_Msk
 (0x1U << 
CAN_F5R1_FB4_Pos
è

	)

3191 
	#CAN_F5R1_FB4
 
CAN_F5R1_FB4_Msk


	)

3192 
	#CAN_F5R1_FB5_Pos
 (5U)

	)

3193 
	#CAN_F5R1_FB5_Msk
 (0x1U << 
CAN_F5R1_FB5_Pos
è

	)

3194 
	#CAN_F5R1_FB5
 
CAN_F5R1_FB5_Msk


	)

3195 
	#CAN_F5R1_FB6_Pos
 (6U)

	)

3196 
	#CAN_F5R1_FB6_Msk
 (0x1U << 
CAN_F5R1_FB6_Pos
è

	)

3197 
	#CAN_F5R1_FB6
 
CAN_F5R1_FB6_Msk


	)

3198 
	#CAN_F5R1_FB7_Pos
 (7U)

	)

3199 
	#CAN_F5R1_FB7_Msk
 (0x1U << 
CAN_F5R1_FB7_Pos
è

	)

3200 
	#CAN_F5R1_FB7
 
CAN_F5R1_FB7_Msk


	)

3201 
	#CAN_F5R1_FB8_Pos
 (8U)

	)

3202 
	#CAN_F5R1_FB8_Msk
 (0x1U << 
CAN_F5R1_FB8_Pos
è

	)

3203 
	#CAN_F5R1_FB8
 
CAN_F5R1_FB8_Msk


	)

3204 
	#CAN_F5R1_FB9_Pos
 (9U)

	)

3205 
	#CAN_F5R1_FB9_Msk
 (0x1U << 
CAN_F5R1_FB9_Pos
è

	)

3206 
	#CAN_F5R1_FB9
 
CAN_F5R1_FB9_Msk


	)

3207 
	#CAN_F5R1_FB10_Pos
 (10U)

	)

3208 
	#CAN_F5R1_FB10_Msk
 (0x1U << 
CAN_F5R1_FB10_Pos
è

	)

3209 
	#CAN_F5R1_FB10
 
CAN_F5R1_FB10_Msk


	)

3210 
	#CAN_F5R1_FB11_Pos
 (11U)

	)

3211 
	#CAN_F5R1_FB11_Msk
 (0x1U << 
CAN_F5R1_FB11_Pos
è

	)

3212 
	#CAN_F5R1_FB11
 
CAN_F5R1_FB11_Msk


	)

3213 
	#CAN_F5R1_FB12_Pos
 (12U)

	)

3214 
	#CAN_F5R1_FB12_Msk
 (0x1U << 
CAN_F5R1_FB12_Pos
è

	)

3215 
	#CAN_F5R1_FB12
 
CAN_F5R1_FB12_Msk


	)

3216 
	#CAN_F5R1_FB13_Pos
 (13U)

	)

3217 
	#CAN_F5R1_FB13_Msk
 (0x1U << 
CAN_F5R1_FB13_Pos
è

	)

3218 
	#CAN_F5R1_FB13
 
CAN_F5R1_FB13_Msk


	)

3219 
	#CAN_F5R1_FB14_Pos
 (14U)

	)

3220 
	#CAN_F5R1_FB14_Msk
 (0x1U << 
CAN_F5R1_FB14_Pos
è

	)

3221 
	#CAN_F5R1_FB14
 
CAN_F5R1_FB14_Msk


	)

3222 
	#CAN_F5R1_FB15_Pos
 (15U)

	)

3223 
	#CAN_F5R1_FB15_Msk
 (0x1U << 
CAN_F5R1_FB15_Pos
è

	)

3224 
	#CAN_F5R1_FB15
 
CAN_F5R1_FB15_Msk


	)

3225 
	#CAN_F5R1_FB16_Pos
 (16U)

	)

3226 
	#CAN_F5R1_FB16_Msk
 (0x1U << 
CAN_F5R1_FB16_Pos
è

	)

3227 
	#CAN_F5R1_FB16
 
CAN_F5R1_FB16_Msk


	)

3228 
	#CAN_F5R1_FB17_Pos
 (17U)

	)

3229 
	#CAN_F5R1_FB17_Msk
 (0x1U << 
CAN_F5R1_FB17_Pos
è

	)

3230 
	#CAN_F5R1_FB17
 
CAN_F5R1_FB17_Msk


	)

3231 
	#CAN_F5R1_FB18_Pos
 (18U)

	)

3232 
	#CAN_F5R1_FB18_Msk
 (0x1U << 
CAN_F5R1_FB18_Pos
è

	)

3233 
	#CAN_F5R1_FB18
 
CAN_F5R1_FB18_Msk


	)

3234 
	#CAN_F5R1_FB19_Pos
 (19U)

	)

3235 
	#CAN_F5R1_FB19_Msk
 (0x1U << 
CAN_F5R1_FB19_Pos
è

	)

3236 
	#CAN_F5R1_FB19
 
CAN_F5R1_FB19_Msk


	)

3237 
	#CAN_F5R1_FB20_Pos
 (20U)

	)

3238 
	#CAN_F5R1_FB20_Msk
 (0x1U << 
CAN_F5R1_FB20_Pos
è

	)

3239 
	#CAN_F5R1_FB20
 
CAN_F5R1_FB20_Msk


	)

3240 
	#CAN_F5R1_FB21_Pos
 (21U)

	)

3241 
	#CAN_F5R1_FB21_Msk
 (0x1U << 
CAN_F5R1_FB21_Pos
è

	)

3242 
	#CAN_F5R1_FB21
 
CAN_F5R1_FB21_Msk


	)

3243 
	#CAN_F5R1_FB22_Pos
 (22U)

	)

3244 
	#CAN_F5R1_FB22_Msk
 (0x1U << 
CAN_F5R1_FB22_Pos
è

	)

3245 
	#CAN_F5R1_FB22
 
CAN_F5R1_FB22_Msk


	)

3246 
	#CAN_F5R1_FB23_Pos
 (23U)

	)

3247 
	#CAN_F5R1_FB23_Msk
 (0x1U << 
CAN_F5R1_FB23_Pos
è

	)

3248 
	#CAN_F5R1_FB23
 
CAN_F5R1_FB23_Msk


	)

3249 
	#CAN_F5R1_FB24_Pos
 (24U)

	)

3250 
	#CAN_F5R1_FB24_Msk
 (0x1U << 
CAN_F5R1_FB24_Pos
è

	)

3251 
	#CAN_F5R1_FB24
 
CAN_F5R1_FB24_Msk


	)

3252 
	#CAN_F5R1_FB25_Pos
 (25U)

	)

3253 
	#CAN_F5R1_FB25_Msk
 (0x1U << 
CAN_F5R1_FB25_Pos
è

	)

3254 
	#CAN_F5R1_FB25
 
CAN_F5R1_FB25_Msk


	)

3255 
	#CAN_F5R1_FB26_Pos
 (26U)

	)

3256 
	#CAN_F5R1_FB26_Msk
 (0x1U << 
CAN_F5R1_FB26_Pos
è

	)

3257 
	#CAN_F5R1_FB26
 
CAN_F5R1_FB26_Msk


	)

3258 
	#CAN_F5R1_FB27_Pos
 (27U)

	)

3259 
	#CAN_F5R1_FB27_Msk
 (0x1U << 
CAN_F5R1_FB27_Pos
è

	)

3260 
	#CAN_F5R1_FB27
 
CAN_F5R1_FB27_Msk


	)

3261 
	#CAN_F5R1_FB28_Pos
 (28U)

	)

3262 
	#CAN_F5R1_FB28_Msk
 (0x1U << 
CAN_F5R1_FB28_Pos
è

	)

3263 
	#CAN_F5R1_FB28
 
CAN_F5R1_FB28_Msk


	)

3264 
	#CAN_F5R1_FB29_Pos
 (29U)

	)

3265 
	#CAN_F5R1_FB29_Msk
 (0x1U << 
CAN_F5R1_FB29_Pos
è

	)

3266 
	#CAN_F5R1_FB29
 
CAN_F5R1_FB29_Msk


	)

3267 
	#CAN_F5R1_FB30_Pos
 (30U)

	)

3268 
	#CAN_F5R1_FB30_Msk
 (0x1U << 
CAN_F5R1_FB30_Pos
è

	)

3269 
	#CAN_F5R1_FB30
 
CAN_F5R1_FB30_Msk


	)

3270 
	#CAN_F5R1_FB31_Pos
 (31U)

	)

3271 
	#CAN_F5R1_FB31_Msk
 (0x1U << 
CAN_F5R1_FB31_Pos
è

	)

3272 
	#CAN_F5R1_FB31
 
CAN_F5R1_FB31_Msk


	)

3275 
	#CAN_F6R1_FB0_Pos
 (0U)

	)

3276 
	#CAN_F6R1_FB0_Msk
 (0x1U << 
CAN_F6R1_FB0_Pos
è

	)

3277 
	#CAN_F6R1_FB0
 
CAN_F6R1_FB0_Msk


	)

3278 
	#CAN_F6R1_FB1_Pos
 (1U)

	)

3279 
	#CAN_F6R1_FB1_Msk
 (0x1U << 
CAN_F6R1_FB1_Pos
è

	)

3280 
	#CAN_F6R1_FB1
 
CAN_F6R1_FB1_Msk


	)

3281 
	#CAN_F6R1_FB2_Pos
 (2U)

	)

3282 
	#CAN_F6R1_FB2_Msk
 (0x1U << 
CAN_F6R1_FB2_Pos
è

	)

3283 
	#CAN_F6R1_FB2
 
CAN_F6R1_FB2_Msk


	)

3284 
	#CAN_F6R1_FB3_Pos
 (3U)

	)

3285 
	#CAN_F6R1_FB3_Msk
 (0x1U << 
CAN_F6R1_FB3_Pos
è

	)

3286 
	#CAN_F6R1_FB3
 
CAN_F6R1_FB3_Msk


	)

3287 
	#CAN_F6R1_FB4_Pos
 (4U)

	)

3288 
	#CAN_F6R1_FB4_Msk
 (0x1U << 
CAN_F6R1_FB4_Pos
è

	)

3289 
	#CAN_F6R1_FB4
 
CAN_F6R1_FB4_Msk


	)

3290 
	#CAN_F6R1_FB5_Pos
 (5U)

	)

3291 
	#CAN_F6R1_FB5_Msk
 (0x1U << 
CAN_F6R1_FB5_Pos
è

	)

3292 
	#CAN_F6R1_FB5
 
CAN_F6R1_FB5_Msk


	)

3293 
	#CAN_F6R1_FB6_Pos
 (6U)

	)

3294 
	#CAN_F6R1_FB6_Msk
 (0x1U << 
CAN_F6R1_FB6_Pos
è

	)

3295 
	#CAN_F6R1_FB6
 
CAN_F6R1_FB6_Msk


	)

3296 
	#CAN_F6R1_FB7_Pos
 (7U)

	)

3297 
	#CAN_F6R1_FB7_Msk
 (0x1U << 
CAN_F6R1_FB7_Pos
è

	)

3298 
	#CAN_F6R1_FB7
 
CAN_F6R1_FB7_Msk


	)

3299 
	#CAN_F6R1_FB8_Pos
 (8U)

	)

3300 
	#CAN_F6R1_FB8_Msk
 (0x1U << 
CAN_F6R1_FB8_Pos
è

	)

3301 
	#CAN_F6R1_FB8
 
CAN_F6R1_FB8_Msk


	)

3302 
	#CAN_F6R1_FB9_Pos
 (9U)

	)

3303 
	#CAN_F6R1_FB9_Msk
 (0x1U << 
CAN_F6R1_FB9_Pos
è

	)

3304 
	#CAN_F6R1_FB9
 
CAN_F6R1_FB9_Msk


	)

3305 
	#CAN_F6R1_FB10_Pos
 (10U)

	)

3306 
	#CAN_F6R1_FB10_Msk
 (0x1U << 
CAN_F6R1_FB10_Pos
è

	)

3307 
	#CAN_F6R1_FB10
 
CAN_F6R1_FB10_Msk


	)

3308 
	#CAN_F6R1_FB11_Pos
 (11U)

	)

3309 
	#CAN_F6R1_FB11_Msk
 (0x1U << 
CAN_F6R1_FB11_Pos
è

	)

3310 
	#CAN_F6R1_FB11
 
CAN_F6R1_FB11_Msk


	)

3311 
	#CAN_F6R1_FB12_Pos
 (12U)

	)

3312 
	#CAN_F6R1_FB12_Msk
 (0x1U << 
CAN_F6R1_FB12_Pos
è

	)

3313 
	#CAN_F6R1_FB12
 
CAN_F6R1_FB12_Msk


	)

3314 
	#CAN_F6R1_FB13_Pos
 (13U)

	)

3315 
	#CAN_F6R1_FB13_Msk
 (0x1U << 
CAN_F6R1_FB13_Pos
è

	)

3316 
	#CAN_F6R1_FB13
 
CAN_F6R1_FB13_Msk


	)

3317 
	#CAN_F6R1_FB14_Pos
 (14U)

	)

3318 
	#CAN_F6R1_FB14_Msk
 (0x1U << 
CAN_F6R1_FB14_Pos
è

	)

3319 
	#CAN_F6R1_FB14
 
CAN_F6R1_FB14_Msk


	)

3320 
	#CAN_F6R1_FB15_Pos
 (15U)

	)

3321 
	#CAN_F6R1_FB15_Msk
 (0x1U << 
CAN_F6R1_FB15_Pos
è

	)

3322 
	#CAN_F6R1_FB15
 
CAN_F6R1_FB15_Msk


	)

3323 
	#CAN_F6R1_FB16_Pos
 (16U)

	)

3324 
	#CAN_F6R1_FB16_Msk
 (0x1U << 
CAN_F6R1_FB16_Pos
è

	)

3325 
	#CAN_F6R1_FB16
 
CAN_F6R1_FB16_Msk


	)

3326 
	#CAN_F6R1_FB17_Pos
 (17U)

	)

3327 
	#CAN_F6R1_FB17_Msk
 (0x1U << 
CAN_F6R1_FB17_Pos
è

	)

3328 
	#CAN_F6R1_FB17
 
CAN_F6R1_FB17_Msk


	)

3329 
	#CAN_F6R1_FB18_Pos
 (18U)

	)

3330 
	#CAN_F6R1_FB18_Msk
 (0x1U << 
CAN_F6R1_FB18_Pos
è

	)

3331 
	#CAN_F6R1_FB18
 
CAN_F6R1_FB18_Msk


	)

3332 
	#CAN_F6R1_FB19_Pos
 (19U)

	)

3333 
	#CAN_F6R1_FB19_Msk
 (0x1U << 
CAN_F6R1_FB19_Pos
è

	)

3334 
	#CAN_F6R1_FB19
 
CAN_F6R1_FB19_Msk


	)

3335 
	#CAN_F6R1_FB20_Pos
 (20U)

	)

3336 
	#CAN_F6R1_FB20_Msk
 (0x1U << 
CAN_F6R1_FB20_Pos
è

	)

3337 
	#CAN_F6R1_FB20
 
CAN_F6R1_FB20_Msk


	)

3338 
	#CAN_F6R1_FB21_Pos
 (21U)

	)

3339 
	#CAN_F6R1_FB21_Msk
 (0x1U << 
CAN_F6R1_FB21_Pos
è

	)

3340 
	#CAN_F6R1_FB21
 
CAN_F6R1_FB21_Msk


	)

3341 
	#CAN_F6R1_FB22_Pos
 (22U)

	)

3342 
	#CAN_F6R1_FB22_Msk
 (0x1U << 
CAN_F6R1_FB22_Pos
è

	)

3343 
	#CAN_F6R1_FB22
 
CAN_F6R1_FB22_Msk


	)

3344 
	#CAN_F6R1_FB23_Pos
 (23U)

	)

3345 
	#CAN_F6R1_FB23_Msk
 (0x1U << 
CAN_F6R1_FB23_Pos
è

	)

3346 
	#CAN_F6R1_FB23
 
CAN_F6R1_FB23_Msk


	)

3347 
	#CAN_F6R1_FB24_Pos
 (24U)

	)

3348 
	#CAN_F6R1_FB24_Msk
 (0x1U << 
CAN_F6R1_FB24_Pos
è

	)

3349 
	#CAN_F6R1_FB24
 
CAN_F6R1_FB24_Msk


	)

3350 
	#CAN_F6R1_FB25_Pos
 (25U)

	)

3351 
	#CAN_F6R1_FB25_Msk
 (0x1U << 
CAN_F6R1_FB25_Pos
è

	)

3352 
	#CAN_F6R1_FB25
 
CAN_F6R1_FB25_Msk


	)

3353 
	#CAN_F6R1_FB26_Pos
 (26U)

	)

3354 
	#CAN_F6R1_FB26_Msk
 (0x1U << 
CAN_F6R1_FB26_Pos
è

	)

3355 
	#CAN_F6R1_FB26
 
CAN_F6R1_FB26_Msk


	)

3356 
	#CAN_F6R1_FB27_Pos
 (27U)

	)

3357 
	#CAN_F6R1_FB27_Msk
 (0x1U << 
CAN_F6R1_FB27_Pos
è

	)

3358 
	#CAN_F6R1_FB27
 
CAN_F6R1_FB27_Msk


	)

3359 
	#CAN_F6R1_FB28_Pos
 (28U)

	)

3360 
	#CAN_F6R1_FB28_Msk
 (0x1U << 
CAN_F6R1_FB28_Pos
è

	)

3361 
	#CAN_F6R1_FB28
 
CAN_F6R1_FB28_Msk


	)

3362 
	#CAN_F6R1_FB29_Pos
 (29U)

	)

3363 
	#CAN_F6R1_FB29_Msk
 (0x1U << 
CAN_F6R1_FB29_Pos
è

	)

3364 
	#CAN_F6R1_FB29
 
CAN_F6R1_FB29_Msk


	)

3365 
	#CAN_F6R1_FB30_Pos
 (30U)

	)

3366 
	#CAN_F6R1_FB30_Msk
 (0x1U << 
CAN_F6R1_FB30_Pos
è

	)

3367 
	#CAN_F6R1_FB30
 
CAN_F6R1_FB30_Msk


	)

3368 
	#CAN_F6R1_FB31_Pos
 (31U)

	)

3369 
	#CAN_F6R1_FB31_Msk
 (0x1U << 
CAN_F6R1_FB31_Pos
è

	)

3370 
	#CAN_F6R1_FB31
 
CAN_F6R1_FB31_Msk


	)

3373 
	#CAN_F7R1_FB0_Pos
 (0U)

	)

3374 
	#CAN_F7R1_FB0_Msk
 (0x1U << 
CAN_F7R1_FB0_Pos
è

	)

3375 
	#CAN_F7R1_FB0
 
CAN_F7R1_FB0_Msk


	)

3376 
	#CAN_F7R1_FB1_Pos
 (1U)

	)

3377 
	#CAN_F7R1_FB1_Msk
 (0x1U << 
CAN_F7R1_FB1_Pos
è

	)

3378 
	#CAN_F7R1_FB1
 
CAN_F7R1_FB1_Msk


	)

3379 
	#CAN_F7R1_FB2_Pos
 (2U)

	)

3380 
	#CAN_F7R1_FB2_Msk
 (0x1U << 
CAN_F7R1_FB2_Pos
è

	)

3381 
	#CAN_F7R1_FB2
 
CAN_F7R1_FB2_Msk


	)

3382 
	#CAN_F7R1_FB3_Pos
 (3U)

	)

3383 
	#CAN_F7R1_FB3_Msk
 (0x1U << 
CAN_F7R1_FB3_Pos
è

	)

3384 
	#CAN_F7R1_FB3
 
CAN_F7R1_FB3_Msk


	)

3385 
	#CAN_F7R1_FB4_Pos
 (4U)

	)

3386 
	#CAN_F7R1_FB4_Msk
 (0x1U << 
CAN_F7R1_FB4_Pos
è

	)

3387 
	#CAN_F7R1_FB4
 
CAN_F7R1_FB4_Msk


	)

3388 
	#CAN_F7R1_FB5_Pos
 (5U)

	)

3389 
	#CAN_F7R1_FB5_Msk
 (0x1U << 
CAN_F7R1_FB5_Pos
è

	)

3390 
	#CAN_F7R1_FB5
 
CAN_F7R1_FB5_Msk


	)

3391 
	#CAN_F7R1_FB6_Pos
 (6U)

	)

3392 
	#CAN_F7R1_FB6_Msk
 (0x1U << 
CAN_F7R1_FB6_Pos
è

	)

3393 
	#CAN_F7R1_FB6
 
CAN_F7R1_FB6_Msk


	)

3394 
	#CAN_F7R1_FB7_Pos
 (7U)

	)

3395 
	#CAN_F7R1_FB7_Msk
 (0x1U << 
CAN_F7R1_FB7_Pos
è

	)

3396 
	#CAN_F7R1_FB7
 
CAN_F7R1_FB7_Msk


	)

3397 
	#CAN_F7R1_FB8_Pos
 (8U)

	)

3398 
	#CAN_F7R1_FB8_Msk
 (0x1U << 
CAN_F7R1_FB8_Pos
è

	)

3399 
	#CAN_F7R1_FB8
 
CAN_F7R1_FB8_Msk


	)

3400 
	#CAN_F7R1_FB9_Pos
 (9U)

	)

3401 
	#CAN_F7R1_FB9_Msk
 (0x1U << 
CAN_F7R1_FB9_Pos
è

	)

3402 
	#CAN_F7R1_FB9
 
CAN_F7R1_FB9_Msk


	)

3403 
	#CAN_F7R1_FB10_Pos
 (10U)

	)

3404 
	#CAN_F7R1_FB10_Msk
 (0x1U << 
CAN_F7R1_FB10_Pos
è

	)

3405 
	#CAN_F7R1_FB10
 
CAN_F7R1_FB10_Msk


	)

3406 
	#CAN_F7R1_FB11_Pos
 (11U)

	)

3407 
	#CAN_F7R1_FB11_Msk
 (0x1U << 
CAN_F7R1_FB11_Pos
è

	)

3408 
	#CAN_F7R1_FB11
 
CAN_F7R1_FB11_Msk


	)

3409 
	#CAN_F7R1_FB12_Pos
 (12U)

	)

3410 
	#CAN_F7R1_FB12_Msk
 (0x1U << 
CAN_F7R1_FB12_Pos
è

	)

3411 
	#CAN_F7R1_FB12
 
CAN_F7R1_FB12_Msk


	)

3412 
	#CAN_F7R1_FB13_Pos
 (13U)

	)

3413 
	#CAN_F7R1_FB13_Msk
 (0x1U << 
CAN_F7R1_FB13_Pos
è

	)

3414 
	#CAN_F7R1_FB13
 
CAN_F7R1_FB13_Msk


	)

3415 
	#CAN_F7R1_FB14_Pos
 (14U)

	)

3416 
	#CAN_F7R1_FB14_Msk
 (0x1U << 
CAN_F7R1_FB14_Pos
è

	)

3417 
	#CAN_F7R1_FB14
 
CAN_F7R1_FB14_Msk


	)

3418 
	#CAN_F7R1_FB15_Pos
 (15U)

	)

3419 
	#CAN_F7R1_FB15_Msk
 (0x1U << 
CAN_F7R1_FB15_Pos
è

	)

3420 
	#CAN_F7R1_FB15
 
CAN_F7R1_FB15_Msk


	)

3421 
	#CAN_F7R1_FB16_Pos
 (16U)

	)

3422 
	#CAN_F7R1_FB16_Msk
 (0x1U << 
CAN_F7R1_FB16_Pos
è

	)

3423 
	#CAN_F7R1_FB16
 
CAN_F7R1_FB16_Msk


	)

3424 
	#CAN_F7R1_FB17_Pos
 (17U)

	)

3425 
	#CAN_F7R1_FB17_Msk
 (0x1U << 
CAN_F7R1_FB17_Pos
è

	)

3426 
	#CAN_F7R1_FB17
 
CAN_F7R1_FB17_Msk


	)

3427 
	#CAN_F7R1_FB18_Pos
 (18U)

	)

3428 
	#CAN_F7R1_FB18_Msk
 (0x1U << 
CAN_F7R1_FB18_Pos
è

	)

3429 
	#CAN_F7R1_FB18
 
CAN_F7R1_FB18_Msk


	)

3430 
	#CAN_F7R1_FB19_Pos
 (19U)

	)

3431 
	#CAN_F7R1_FB19_Msk
 (0x1U << 
CAN_F7R1_FB19_Pos
è

	)

3432 
	#CAN_F7R1_FB19
 
CAN_F7R1_FB19_Msk


	)

3433 
	#CAN_F7R1_FB20_Pos
 (20U)

	)

3434 
	#CAN_F7R1_FB20_Msk
 (0x1U << 
CAN_F7R1_FB20_Pos
è

	)

3435 
	#CAN_F7R1_FB20
 
CAN_F7R1_FB20_Msk


	)

3436 
	#CAN_F7R1_FB21_Pos
 (21U)

	)

3437 
	#CAN_F7R1_FB21_Msk
 (0x1U << 
CAN_F7R1_FB21_Pos
è

	)

3438 
	#CAN_F7R1_FB21
 
CAN_F7R1_FB21_Msk


	)

3439 
	#CAN_F7R1_FB22_Pos
 (22U)

	)

3440 
	#CAN_F7R1_FB22_Msk
 (0x1U << 
CAN_F7R1_FB22_Pos
è

	)

3441 
	#CAN_F7R1_FB22
 
CAN_F7R1_FB22_Msk


	)

3442 
	#CAN_F7R1_FB23_Pos
 (23U)

	)

3443 
	#CAN_F7R1_FB23_Msk
 (0x1U << 
CAN_F7R1_FB23_Pos
è

	)

3444 
	#CAN_F7R1_FB23
 
CAN_F7R1_FB23_Msk


	)

3445 
	#CAN_F7R1_FB24_Pos
 (24U)

	)

3446 
	#CAN_F7R1_FB24_Msk
 (0x1U << 
CAN_F7R1_FB24_Pos
è

	)

3447 
	#CAN_F7R1_FB24
 
CAN_F7R1_FB24_Msk


	)

3448 
	#CAN_F7R1_FB25_Pos
 (25U)

	)

3449 
	#CAN_F7R1_FB25_Msk
 (0x1U << 
CAN_F7R1_FB25_Pos
è

	)

3450 
	#CAN_F7R1_FB25
 
CAN_F7R1_FB25_Msk


	)

3451 
	#CAN_F7R1_FB26_Pos
 (26U)

	)

3452 
	#CAN_F7R1_FB26_Msk
 (0x1U << 
CAN_F7R1_FB26_Pos
è

	)

3453 
	#CAN_F7R1_FB26
 
CAN_F7R1_FB26_Msk


	)

3454 
	#CAN_F7R1_FB27_Pos
 (27U)

	)

3455 
	#CAN_F7R1_FB27_Msk
 (0x1U << 
CAN_F7R1_FB27_Pos
è

	)

3456 
	#CAN_F7R1_FB27
 
CAN_F7R1_FB27_Msk


	)

3457 
	#CAN_F7R1_FB28_Pos
 (28U)

	)

3458 
	#CAN_F7R1_FB28_Msk
 (0x1U << 
CAN_F7R1_FB28_Pos
è

	)

3459 
	#CAN_F7R1_FB28
 
CAN_F7R1_FB28_Msk


	)

3460 
	#CAN_F7R1_FB29_Pos
 (29U)

	)

3461 
	#CAN_F7R1_FB29_Msk
 (0x1U << 
CAN_F7R1_FB29_Pos
è

	)

3462 
	#CAN_F7R1_FB29
 
CAN_F7R1_FB29_Msk


	)

3463 
	#CAN_F7R1_FB30_Pos
 (30U)

	)

3464 
	#CAN_F7R1_FB30_Msk
 (0x1U << 
CAN_F7R1_FB30_Pos
è

	)

3465 
	#CAN_F7R1_FB30
 
CAN_F7R1_FB30_Msk


	)

3466 
	#CAN_F7R1_FB31_Pos
 (31U)

	)

3467 
	#CAN_F7R1_FB31_Msk
 (0x1U << 
CAN_F7R1_FB31_Pos
è

	)

3468 
	#CAN_F7R1_FB31
 
CAN_F7R1_FB31_Msk


	)

3471 
	#CAN_F8R1_FB0_Pos
 (0U)

	)

3472 
	#CAN_F8R1_FB0_Msk
 (0x1U << 
CAN_F8R1_FB0_Pos
è

	)

3473 
	#CAN_F8R1_FB0
 
CAN_F8R1_FB0_Msk


	)

3474 
	#CAN_F8R1_FB1_Pos
 (1U)

	)

3475 
	#CAN_F8R1_FB1_Msk
 (0x1U << 
CAN_F8R1_FB1_Pos
è

	)

3476 
	#CAN_F8R1_FB1
 
CAN_F8R1_FB1_Msk


	)

3477 
	#CAN_F8R1_FB2_Pos
 (2U)

	)

3478 
	#CAN_F8R1_FB2_Msk
 (0x1U << 
CAN_F8R1_FB2_Pos
è

	)

3479 
	#CAN_F8R1_FB2
 
CAN_F8R1_FB2_Msk


	)

3480 
	#CAN_F8R1_FB3_Pos
 (3U)

	)

3481 
	#CAN_F8R1_FB3_Msk
 (0x1U << 
CAN_F8R1_FB3_Pos
è

	)

3482 
	#CAN_F8R1_FB3
 
CAN_F8R1_FB3_Msk


	)

3483 
	#CAN_F8R1_FB4_Pos
 (4U)

	)

3484 
	#CAN_F8R1_FB4_Msk
 (0x1U << 
CAN_F8R1_FB4_Pos
è

	)

3485 
	#CAN_F8R1_FB4
 
CAN_F8R1_FB4_Msk


	)

3486 
	#CAN_F8R1_FB5_Pos
 (5U)

	)

3487 
	#CAN_F8R1_FB5_Msk
 (0x1U << 
CAN_F8R1_FB5_Pos
è

	)

3488 
	#CAN_F8R1_FB5
 
CAN_F8R1_FB5_Msk


	)

3489 
	#CAN_F8R1_FB6_Pos
 (6U)

	)

3490 
	#CAN_F8R1_FB6_Msk
 (0x1U << 
CAN_F8R1_FB6_Pos
è

	)

3491 
	#CAN_F8R1_FB6
 
CAN_F8R1_FB6_Msk


	)

3492 
	#CAN_F8R1_FB7_Pos
 (7U)

	)

3493 
	#CAN_F8R1_FB7_Msk
 (0x1U << 
CAN_F8R1_FB7_Pos
è

	)

3494 
	#CAN_F8R1_FB7
 
CAN_F8R1_FB7_Msk


	)

3495 
	#CAN_F8R1_FB8_Pos
 (8U)

	)

3496 
	#CAN_F8R1_FB8_Msk
 (0x1U << 
CAN_F8R1_FB8_Pos
è

	)

3497 
	#CAN_F8R1_FB8
 
CAN_F8R1_FB8_Msk


	)

3498 
	#CAN_F8R1_FB9_Pos
 (9U)

	)

3499 
	#CAN_F8R1_FB9_Msk
 (0x1U << 
CAN_F8R1_FB9_Pos
è

	)

3500 
	#CAN_F8R1_FB9
 
CAN_F8R1_FB9_Msk


	)

3501 
	#CAN_F8R1_FB10_Pos
 (10U)

	)

3502 
	#CAN_F8R1_FB10_Msk
 (0x1U << 
CAN_F8R1_FB10_Pos
è

	)

3503 
	#CAN_F8R1_FB10
 
CAN_F8R1_FB10_Msk


	)

3504 
	#CAN_F8R1_FB11_Pos
 (11U)

	)

3505 
	#CAN_F8R1_FB11_Msk
 (0x1U << 
CAN_F8R1_FB11_Pos
è

	)

3506 
	#CAN_F8R1_FB11
 
CAN_F8R1_FB11_Msk


	)

3507 
	#CAN_F8R1_FB12_Pos
 (12U)

	)

3508 
	#CAN_F8R1_FB12_Msk
 (0x1U << 
CAN_F8R1_FB12_Pos
è

	)

3509 
	#CAN_F8R1_FB12
 
CAN_F8R1_FB12_Msk


	)

3510 
	#CAN_F8R1_FB13_Pos
 (13U)

	)

3511 
	#CAN_F8R1_FB13_Msk
 (0x1U << 
CAN_F8R1_FB13_Pos
è

	)

3512 
	#CAN_F8R1_FB13
 
CAN_F8R1_FB13_Msk


	)

3513 
	#CAN_F8R1_FB14_Pos
 (14U)

	)

3514 
	#CAN_F8R1_FB14_Msk
 (0x1U << 
CAN_F8R1_FB14_Pos
è

	)

3515 
	#CAN_F8R1_FB14
 
CAN_F8R1_FB14_Msk


	)

3516 
	#CAN_F8R1_FB15_Pos
 (15U)

	)

3517 
	#CAN_F8R1_FB15_Msk
 (0x1U << 
CAN_F8R1_FB15_Pos
è

	)

3518 
	#CAN_F8R1_FB15
 
CAN_F8R1_FB15_Msk


	)

3519 
	#CAN_F8R1_FB16_Pos
 (16U)

	)

3520 
	#CAN_F8R1_FB16_Msk
 (0x1U << 
CAN_F8R1_FB16_Pos
è

	)

3521 
	#CAN_F8R1_FB16
 
CAN_F8R1_FB16_Msk


	)

3522 
	#CAN_F8R1_FB17_Pos
 (17U)

	)

3523 
	#CAN_F8R1_FB17_Msk
 (0x1U << 
CAN_F8R1_FB17_Pos
è

	)

3524 
	#CAN_F8R1_FB17
 
CAN_F8R1_FB17_Msk


	)

3525 
	#CAN_F8R1_FB18_Pos
 (18U)

	)

3526 
	#CAN_F8R1_FB18_Msk
 (0x1U << 
CAN_F8R1_FB18_Pos
è

	)

3527 
	#CAN_F8R1_FB18
 
CAN_F8R1_FB18_Msk


	)

3528 
	#CAN_F8R1_FB19_Pos
 (19U)

	)

3529 
	#CAN_F8R1_FB19_Msk
 (0x1U << 
CAN_F8R1_FB19_Pos
è

	)

3530 
	#CAN_F8R1_FB19
 
CAN_F8R1_FB19_Msk


	)

3531 
	#CAN_F8R1_FB20_Pos
 (20U)

	)

3532 
	#CAN_F8R1_FB20_Msk
 (0x1U << 
CAN_F8R1_FB20_Pos
è

	)

3533 
	#CAN_F8R1_FB20
 
CAN_F8R1_FB20_Msk


	)

3534 
	#CAN_F8R1_FB21_Pos
 (21U)

	)

3535 
	#CAN_F8R1_FB21_Msk
 (0x1U << 
CAN_F8R1_FB21_Pos
è

	)

3536 
	#CAN_F8R1_FB21
 
CAN_F8R1_FB21_Msk


	)

3537 
	#CAN_F8R1_FB22_Pos
 (22U)

	)

3538 
	#CAN_F8R1_FB22_Msk
 (0x1U << 
CAN_F8R1_FB22_Pos
è

	)

3539 
	#CAN_F8R1_FB22
 
CAN_F8R1_FB22_Msk


	)

3540 
	#CAN_F8R1_FB23_Pos
 (23U)

	)

3541 
	#CAN_F8R1_FB23_Msk
 (0x1U << 
CAN_F8R1_FB23_Pos
è

	)

3542 
	#CAN_F8R1_FB23
 
CAN_F8R1_FB23_Msk


	)

3543 
	#CAN_F8R1_FB24_Pos
 (24U)

	)

3544 
	#CAN_F8R1_FB24_Msk
 (0x1U << 
CAN_F8R1_FB24_Pos
è

	)

3545 
	#CAN_F8R1_FB24
 
CAN_F8R1_FB24_Msk


	)

3546 
	#CAN_F8R1_FB25_Pos
 (25U)

	)

3547 
	#CAN_F8R1_FB25_Msk
 (0x1U << 
CAN_F8R1_FB25_Pos
è

	)

3548 
	#CAN_F8R1_FB25
 
CAN_F8R1_FB25_Msk


	)

3549 
	#CAN_F8R1_FB26_Pos
 (26U)

	)

3550 
	#CAN_F8R1_FB26_Msk
 (0x1U << 
CAN_F8R1_FB26_Pos
è

	)

3551 
	#CAN_F8R1_FB26
 
CAN_F8R1_FB26_Msk


	)

3552 
	#CAN_F8R1_FB27_Pos
 (27U)

	)

3553 
	#CAN_F8R1_FB27_Msk
 (0x1U << 
CAN_F8R1_FB27_Pos
è

	)

3554 
	#CAN_F8R1_FB27
 
CAN_F8R1_FB27_Msk


	)

3555 
	#CAN_F8R1_FB28_Pos
 (28U)

	)

3556 
	#CAN_F8R1_FB28_Msk
 (0x1U << 
CAN_F8R1_FB28_Pos
è

	)

3557 
	#CAN_F8R1_FB28
 
CAN_F8R1_FB28_Msk


	)

3558 
	#CAN_F8R1_FB29_Pos
 (29U)

	)

3559 
	#CAN_F8R1_FB29_Msk
 (0x1U << 
CAN_F8R1_FB29_Pos
è

	)

3560 
	#CAN_F8R1_FB29
 
CAN_F8R1_FB29_Msk


	)

3561 
	#CAN_F8R1_FB30_Pos
 (30U)

	)

3562 
	#CAN_F8R1_FB30_Msk
 (0x1U << 
CAN_F8R1_FB30_Pos
è

	)

3563 
	#CAN_F8R1_FB30
 
CAN_F8R1_FB30_Msk


	)

3564 
	#CAN_F8R1_FB31_Pos
 (31U)

	)

3565 
	#CAN_F8R1_FB31_Msk
 (0x1U << 
CAN_F8R1_FB31_Pos
è

	)

3566 
	#CAN_F8R1_FB31
 
CAN_F8R1_FB31_Msk


	)

3569 
	#CAN_F9R1_FB0_Pos
 (0U)

	)

3570 
	#CAN_F9R1_FB0_Msk
 (0x1U << 
CAN_F9R1_FB0_Pos
è

	)

3571 
	#CAN_F9R1_FB0
 
CAN_F9R1_FB0_Msk


	)

3572 
	#CAN_F9R1_FB1_Pos
 (1U)

	)

3573 
	#CAN_F9R1_FB1_Msk
 (0x1U << 
CAN_F9R1_FB1_Pos
è

	)

3574 
	#CAN_F9R1_FB1
 
CAN_F9R1_FB1_Msk


	)

3575 
	#CAN_F9R1_FB2_Pos
 (2U)

	)

3576 
	#CAN_F9R1_FB2_Msk
 (0x1U << 
CAN_F9R1_FB2_Pos
è

	)

3577 
	#CAN_F9R1_FB2
 
CAN_F9R1_FB2_Msk


	)

3578 
	#CAN_F9R1_FB3_Pos
 (3U)

	)

3579 
	#CAN_F9R1_FB3_Msk
 (0x1U << 
CAN_F9R1_FB3_Pos
è

	)

3580 
	#CAN_F9R1_FB3
 
CAN_F9R1_FB3_Msk


	)

3581 
	#CAN_F9R1_FB4_Pos
 (4U)

	)

3582 
	#CAN_F9R1_FB4_Msk
 (0x1U << 
CAN_F9R1_FB4_Pos
è

	)

3583 
	#CAN_F9R1_FB4
 
CAN_F9R1_FB4_Msk


	)

3584 
	#CAN_F9R1_FB5_Pos
 (5U)

	)

3585 
	#CAN_F9R1_FB5_Msk
 (0x1U << 
CAN_F9R1_FB5_Pos
è

	)

3586 
	#CAN_F9R1_FB5
 
CAN_F9R1_FB5_Msk


	)

3587 
	#CAN_F9R1_FB6_Pos
 (6U)

	)

3588 
	#CAN_F9R1_FB6_Msk
 (0x1U << 
CAN_F9R1_FB6_Pos
è

	)

3589 
	#CAN_F9R1_FB6
 
CAN_F9R1_FB6_Msk


	)

3590 
	#CAN_F9R1_FB7_Pos
 (7U)

	)

3591 
	#CAN_F9R1_FB7_Msk
 (0x1U << 
CAN_F9R1_FB7_Pos
è

	)

3592 
	#CAN_F9R1_FB7
 
CAN_F9R1_FB7_Msk


	)

3593 
	#CAN_F9R1_FB8_Pos
 (8U)

	)

3594 
	#CAN_F9R1_FB8_Msk
 (0x1U << 
CAN_F9R1_FB8_Pos
è

	)

3595 
	#CAN_F9R1_FB8
 
CAN_F9R1_FB8_Msk


	)

3596 
	#CAN_F9R1_FB9_Pos
 (9U)

	)

3597 
	#CAN_F9R1_FB9_Msk
 (0x1U << 
CAN_F9R1_FB9_Pos
è

	)

3598 
	#CAN_F9R1_FB9
 
CAN_F9R1_FB9_Msk


	)

3599 
	#CAN_F9R1_FB10_Pos
 (10U)

	)

3600 
	#CAN_F9R1_FB10_Msk
 (0x1U << 
CAN_F9R1_FB10_Pos
è

	)

3601 
	#CAN_F9R1_FB10
 
CAN_F9R1_FB10_Msk


	)

3602 
	#CAN_F9R1_FB11_Pos
 (11U)

	)

3603 
	#CAN_F9R1_FB11_Msk
 (0x1U << 
CAN_F9R1_FB11_Pos
è

	)

3604 
	#CAN_F9R1_FB11
 
CAN_F9R1_FB11_Msk


	)

3605 
	#CAN_F9R1_FB12_Pos
 (12U)

	)

3606 
	#CAN_F9R1_FB12_Msk
 (0x1U << 
CAN_F9R1_FB12_Pos
è

	)

3607 
	#CAN_F9R1_FB12
 
CAN_F9R1_FB12_Msk


	)

3608 
	#CAN_F9R1_FB13_Pos
 (13U)

	)

3609 
	#CAN_F9R1_FB13_Msk
 (0x1U << 
CAN_F9R1_FB13_Pos
è

	)

3610 
	#CAN_F9R1_FB13
 
CAN_F9R1_FB13_Msk


	)

3611 
	#CAN_F9R1_FB14_Pos
 (14U)

	)

3612 
	#CAN_F9R1_FB14_Msk
 (0x1U << 
CAN_F9R1_FB14_Pos
è

	)

3613 
	#CAN_F9R1_FB14
 
CAN_F9R1_FB14_Msk


	)

3614 
	#CAN_F9R1_FB15_Pos
 (15U)

	)

3615 
	#CAN_F9R1_FB15_Msk
 (0x1U << 
CAN_F9R1_FB15_Pos
è

	)

3616 
	#CAN_F9R1_FB15
 
CAN_F9R1_FB15_Msk


	)

3617 
	#CAN_F9R1_FB16_Pos
 (16U)

	)

3618 
	#CAN_F9R1_FB16_Msk
 (0x1U << 
CAN_F9R1_FB16_Pos
è

	)

3619 
	#CAN_F9R1_FB16
 
CAN_F9R1_FB16_Msk


	)

3620 
	#CAN_F9R1_FB17_Pos
 (17U)

	)

3621 
	#CAN_F9R1_FB17_Msk
 (0x1U << 
CAN_F9R1_FB17_Pos
è

	)

3622 
	#CAN_F9R1_FB17
 
CAN_F9R1_FB17_Msk


	)

3623 
	#CAN_F9R1_FB18_Pos
 (18U)

	)

3624 
	#CAN_F9R1_FB18_Msk
 (0x1U << 
CAN_F9R1_FB18_Pos
è

	)

3625 
	#CAN_F9R1_FB18
 
CAN_F9R1_FB18_Msk


	)

3626 
	#CAN_F9R1_FB19_Pos
 (19U)

	)

3627 
	#CAN_F9R1_FB19_Msk
 (0x1U << 
CAN_F9R1_FB19_Pos
è

	)

3628 
	#CAN_F9R1_FB19
 
CAN_F9R1_FB19_Msk


	)

3629 
	#CAN_F9R1_FB20_Pos
 (20U)

	)

3630 
	#CAN_F9R1_FB20_Msk
 (0x1U << 
CAN_F9R1_FB20_Pos
è

	)

3631 
	#CAN_F9R1_FB20
 
CAN_F9R1_FB20_Msk


	)

3632 
	#CAN_F9R1_FB21_Pos
 (21U)

	)

3633 
	#CAN_F9R1_FB21_Msk
 (0x1U << 
CAN_F9R1_FB21_Pos
è

	)

3634 
	#CAN_F9R1_FB21
 
CAN_F9R1_FB21_Msk


	)

3635 
	#CAN_F9R1_FB22_Pos
 (22U)

	)

3636 
	#CAN_F9R1_FB22_Msk
 (0x1U << 
CAN_F9R1_FB22_Pos
è

	)

3637 
	#CAN_F9R1_FB22
 
CAN_F9R1_FB22_Msk


	)

3638 
	#CAN_F9R1_FB23_Pos
 (23U)

	)

3639 
	#CAN_F9R1_FB23_Msk
 (0x1U << 
CAN_F9R1_FB23_Pos
è

	)

3640 
	#CAN_F9R1_FB23
 
CAN_F9R1_FB23_Msk


	)

3641 
	#CAN_F9R1_FB24_Pos
 (24U)

	)

3642 
	#CAN_F9R1_FB24_Msk
 (0x1U << 
CAN_F9R1_FB24_Pos
è

	)

3643 
	#CAN_F9R1_FB24
 
CAN_F9R1_FB24_Msk


	)

3644 
	#CAN_F9R1_FB25_Pos
 (25U)

	)

3645 
	#CAN_F9R1_FB25_Msk
 (0x1U << 
CAN_F9R1_FB25_Pos
è

	)

3646 
	#CAN_F9R1_FB25
 
CAN_F9R1_FB25_Msk


	)

3647 
	#CAN_F9R1_FB26_Pos
 (26U)

	)

3648 
	#CAN_F9R1_FB26_Msk
 (0x1U << 
CAN_F9R1_FB26_Pos
è

	)

3649 
	#CAN_F9R1_FB26
 
CAN_F9R1_FB26_Msk


	)

3650 
	#CAN_F9R1_FB27_Pos
 (27U)

	)

3651 
	#CAN_F9R1_FB27_Msk
 (0x1U << 
CAN_F9R1_FB27_Pos
è

	)

3652 
	#CAN_F9R1_FB27
 
CAN_F9R1_FB27_Msk


	)

3653 
	#CAN_F9R1_FB28_Pos
 (28U)

	)

3654 
	#CAN_F9R1_FB28_Msk
 (0x1U << 
CAN_F9R1_FB28_Pos
è

	)

3655 
	#CAN_F9R1_FB28
 
CAN_F9R1_FB28_Msk


	)

3656 
	#CAN_F9R1_FB29_Pos
 (29U)

	)

3657 
	#CAN_F9R1_FB29_Msk
 (0x1U << 
CAN_F9R1_FB29_Pos
è

	)

3658 
	#CAN_F9R1_FB29
 
CAN_F9R1_FB29_Msk


	)

3659 
	#CAN_F9R1_FB30_Pos
 (30U)

	)

3660 
	#CAN_F9R1_FB30_Msk
 (0x1U << 
CAN_F9R1_FB30_Pos
è

	)

3661 
	#CAN_F9R1_FB30
 
CAN_F9R1_FB30_Msk


	)

3662 
	#CAN_F9R1_FB31_Pos
 (31U)

	)

3663 
	#CAN_F9R1_FB31_Msk
 (0x1U << 
CAN_F9R1_FB31_Pos
è

	)

3664 
	#CAN_F9R1_FB31
 
CAN_F9R1_FB31_Msk


	)

3667 
	#CAN_F10R1_FB0_Pos
 (0U)

	)

3668 
	#CAN_F10R1_FB0_Msk
 (0x1U << 
CAN_F10R1_FB0_Pos
è

	)

3669 
	#CAN_F10R1_FB0
 
CAN_F10R1_FB0_Msk


	)

3670 
	#CAN_F10R1_FB1_Pos
 (1U)

	)

3671 
	#CAN_F10R1_FB1_Msk
 (0x1U << 
CAN_F10R1_FB1_Pos
è

	)

3672 
	#CAN_F10R1_FB1
 
CAN_F10R1_FB1_Msk


	)

3673 
	#CAN_F10R1_FB2_Pos
 (2U)

	)

3674 
	#CAN_F10R1_FB2_Msk
 (0x1U << 
CAN_F10R1_FB2_Pos
è

	)

3675 
	#CAN_F10R1_FB2
 
CAN_F10R1_FB2_Msk


	)

3676 
	#CAN_F10R1_FB3_Pos
 (3U)

	)

3677 
	#CAN_F10R1_FB3_Msk
 (0x1U << 
CAN_F10R1_FB3_Pos
è

	)

3678 
	#CAN_F10R1_FB3
 
CAN_F10R1_FB3_Msk


	)

3679 
	#CAN_F10R1_FB4_Pos
 (4U)

	)

3680 
	#CAN_F10R1_FB4_Msk
 (0x1U << 
CAN_F10R1_FB4_Pos
è

	)

3681 
	#CAN_F10R1_FB4
 
CAN_F10R1_FB4_Msk


	)

3682 
	#CAN_F10R1_FB5_Pos
 (5U)

	)

3683 
	#CAN_F10R1_FB5_Msk
 (0x1U << 
CAN_F10R1_FB5_Pos
è

	)

3684 
	#CAN_F10R1_FB5
 
CAN_F10R1_FB5_Msk


	)

3685 
	#CAN_F10R1_FB6_Pos
 (6U)

	)

3686 
	#CAN_F10R1_FB6_Msk
 (0x1U << 
CAN_F10R1_FB6_Pos
è

	)

3687 
	#CAN_F10R1_FB6
 
CAN_F10R1_FB6_Msk


	)

3688 
	#CAN_F10R1_FB7_Pos
 (7U)

	)

3689 
	#CAN_F10R1_FB7_Msk
 (0x1U << 
CAN_F10R1_FB7_Pos
è

	)

3690 
	#CAN_F10R1_FB7
 
CAN_F10R1_FB7_Msk


	)

3691 
	#CAN_F10R1_FB8_Pos
 (8U)

	)

3692 
	#CAN_F10R1_FB8_Msk
 (0x1U << 
CAN_F10R1_FB8_Pos
è

	)

3693 
	#CAN_F10R1_FB8
 
CAN_F10R1_FB8_Msk


	)

3694 
	#CAN_F10R1_FB9_Pos
 (9U)

	)

3695 
	#CAN_F10R1_FB9_Msk
 (0x1U << 
CAN_F10R1_FB9_Pos
è

	)

3696 
	#CAN_F10R1_FB9
 
CAN_F10R1_FB9_Msk


	)

3697 
	#CAN_F10R1_FB10_Pos
 (10U)

	)

3698 
	#CAN_F10R1_FB10_Msk
 (0x1U << 
CAN_F10R1_FB10_Pos
è

	)

3699 
	#CAN_F10R1_FB10
 
CAN_F10R1_FB10_Msk


	)

3700 
	#CAN_F10R1_FB11_Pos
 (11U)

	)

3701 
	#CAN_F10R1_FB11_Msk
 (0x1U << 
CAN_F10R1_FB11_Pos
è

	)

3702 
	#CAN_F10R1_FB11
 
CAN_F10R1_FB11_Msk


	)

3703 
	#CAN_F10R1_FB12_Pos
 (12U)

	)

3704 
	#CAN_F10R1_FB12_Msk
 (0x1U << 
CAN_F10R1_FB12_Pos
è

	)

3705 
	#CAN_F10R1_FB12
 
CAN_F10R1_FB12_Msk


	)

3706 
	#CAN_F10R1_FB13_Pos
 (13U)

	)

3707 
	#CAN_F10R1_FB13_Msk
 (0x1U << 
CAN_F10R1_FB13_Pos
è

	)

3708 
	#CAN_F10R1_FB13
 
CAN_F10R1_FB13_Msk


	)

3709 
	#CAN_F10R1_FB14_Pos
 (14U)

	)

3710 
	#CAN_F10R1_FB14_Msk
 (0x1U << 
CAN_F10R1_FB14_Pos
è

	)

3711 
	#CAN_F10R1_FB14
 
CAN_F10R1_FB14_Msk


	)

3712 
	#CAN_F10R1_FB15_Pos
 (15U)

	)

3713 
	#CAN_F10R1_FB15_Msk
 (0x1U << 
CAN_F10R1_FB15_Pos
è

	)

3714 
	#CAN_F10R1_FB15
 
CAN_F10R1_FB15_Msk


	)

3715 
	#CAN_F10R1_FB16_Pos
 (16U)

	)

3716 
	#CAN_F10R1_FB16_Msk
 (0x1U << 
CAN_F10R1_FB16_Pos
è

	)

3717 
	#CAN_F10R1_FB16
 
CAN_F10R1_FB16_Msk


	)

3718 
	#CAN_F10R1_FB17_Pos
 (17U)

	)

3719 
	#CAN_F10R1_FB17_Msk
 (0x1U << 
CAN_F10R1_FB17_Pos
è

	)

3720 
	#CAN_F10R1_FB17
 
CAN_F10R1_FB17_Msk


	)

3721 
	#CAN_F10R1_FB18_Pos
 (18U)

	)

3722 
	#CAN_F10R1_FB18_Msk
 (0x1U << 
CAN_F10R1_FB18_Pos
è

	)

3723 
	#CAN_F10R1_FB18
 
CAN_F10R1_FB18_Msk


	)

3724 
	#CAN_F10R1_FB19_Pos
 (19U)

	)

3725 
	#CAN_F10R1_FB19_Msk
 (0x1U << 
CAN_F10R1_FB19_Pos
è

	)

3726 
	#CAN_F10R1_FB19
 
CAN_F10R1_FB19_Msk


	)

3727 
	#CAN_F10R1_FB20_Pos
 (20U)

	)

3728 
	#CAN_F10R1_FB20_Msk
 (0x1U << 
CAN_F10R1_FB20_Pos
è

	)

3729 
	#CAN_F10R1_FB20
 
CAN_F10R1_FB20_Msk


	)

3730 
	#CAN_F10R1_FB21_Pos
 (21U)

	)

3731 
	#CAN_F10R1_FB21_Msk
 (0x1U << 
CAN_F10R1_FB21_Pos
è

	)

3732 
	#CAN_F10R1_FB21
 
CAN_F10R1_FB21_Msk


	)

3733 
	#CAN_F10R1_FB22_Pos
 (22U)

	)

3734 
	#CAN_F10R1_FB22_Msk
 (0x1U << 
CAN_F10R1_FB22_Pos
è

	)

3735 
	#CAN_F10R1_FB22
 
CAN_F10R1_FB22_Msk


	)

3736 
	#CAN_F10R1_FB23_Pos
 (23U)

	)

3737 
	#CAN_F10R1_FB23_Msk
 (0x1U << 
CAN_F10R1_FB23_Pos
è

	)

3738 
	#CAN_F10R1_FB23
 
CAN_F10R1_FB23_Msk


	)

3739 
	#CAN_F10R1_FB24_Pos
 (24U)

	)

3740 
	#CAN_F10R1_FB24_Msk
 (0x1U << 
CAN_F10R1_FB24_Pos
è

	)

3741 
	#CAN_F10R1_FB24
 
CAN_F10R1_FB24_Msk


	)

3742 
	#CAN_F10R1_FB25_Pos
 (25U)

	)

3743 
	#CAN_F10R1_FB25_Msk
 (0x1U << 
CAN_F10R1_FB25_Pos
è

	)

3744 
	#CAN_F10R1_FB25
 
CAN_F10R1_FB25_Msk


	)

3745 
	#CAN_F10R1_FB26_Pos
 (26U)

	)

3746 
	#CAN_F10R1_FB26_Msk
 (0x1U << 
CAN_F10R1_FB26_Pos
è

	)

3747 
	#CAN_F10R1_FB26
 
CAN_F10R1_FB26_Msk


	)

3748 
	#CAN_F10R1_FB27_Pos
 (27U)

	)

3749 
	#CAN_F10R1_FB27_Msk
 (0x1U << 
CAN_F10R1_FB27_Pos
è

	)

3750 
	#CAN_F10R1_FB27
 
CAN_F10R1_FB27_Msk


	)

3751 
	#CAN_F10R1_FB28_Pos
 (28U)

	)

3752 
	#CAN_F10R1_FB28_Msk
 (0x1U << 
CAN_F10R1_FB28_Pos
è

	)

3753 
	#CAN_F10R1_FB28
 
CAN_F10R1_FB28_Msk


	)

3754 
	#CAN_F10R1_FB29_Pos
 (29U)

	)

3755 
	#CAN_F10R1_FB29_Msk
 (0x1U << 
CAN_F10R1_FB29_Pos
è

	)

3756 
	#CAN_F10R1_FB29
 
CAN_F10R1_FB29_Msk


	)

3757 
	#CAN_F10R1_FB30_Pos
 (30U)

	)

3758 
	#CAN_F10R1_FB30_Msk
 (0x1U << 
CAN_F10R1_FB30_Pos
è

	)

3759 
	#CAN_F10R1_FB30
 
CAN_F10R1_FB30_Msk


	)

3760 
	#CAN_F10R1_FB31_Pos
 (31U)

	)

3761 
	#CAN_F10R1_FB31_Msk
 (0x1U << 
CAN_F10R1_FB31_Pos
è

	)

3762 
	#CAN_F10R1_FB31
 
CAN_F10R1_FB31_Msk


	)

3765 
	#CAN_F11R1_FB0_Pos
 (0U)

	)

3766 
	#CAN_F11R1_FB0_Msk
 (0x1U << 
CAN_F11R1_FB0_Pos
è

	)

3767 
	#CAN_F11R1_FB0
 
CAN_F11R1_FB0_Msk


	)

3768 
	#CAN_F11R1_FB1_Pos
 (1U)

	)

3769 
	#CAN_F11R1_FB1_Msk
 (0x1U << 
CAN_F11R1_FB1_Pos
è

	)

3770 
	#CAN_F11R1_FB1
 
CAN_F11R1_FB1_Msk


	)

3771 
	#CAN_F11R1_FB2_Pos
 (2U)

	)

3772 
	#CAN_F11R1_FB2_Msk
 (0x1U << 
CAN_F11R1_FB2_Pos
è

	)

3773 
	#CAN_F11R1_FB2
 
CAN_F11R1_FB2_Msk


	)

3774 
	#CAN_F11R1_FB3_Pos
 (3U)

	)

3775 
	#CAN_F11R1_FB3_Msk
 (0x1U << 
CAN_F11R1_FB3_Pos
è

	)

3776 
	#CAN_F11R1_FB3
 
CAN_F11R1_FB3_Msk


	)

3777 
	#CAN_F11R1_FB4_Pos
 (4U)

	)

3778 
	#CAN_F11R1_FB4_Msk
 (0x1U << 
CAN_F11R1_FB4_Pos
è

	)

3779 
	#CAN_F11R1_FB4
 
CAN_F11R1_FB4_Msk


	)

3780 
	#CAN_F11R1_FB5_Pos
 (5U)

	)

3781 
	#CAN_F11R1_FB5_Msk
 (0x1U << 
CAN_F11R1_FB5_Pos
è

	)

3782 
	#CAN_F11R1_FB5
 
CAN_F11R1_FB5_Msk


	)

3783 
	#CAN_F11R1_FB6_Pos
 (6U)

	)

3784 
	#CAN_F11R1_FB6_Msk
 (0x1U << 
CAN_F11R1_FB6_Pos
è

	)

3785 
	#CAN_F11R1_FB6
 
CAN_F11R1_FB6_Msk


	)

3786 
	#CAN_F11R1_FB7_Pos
 (7U)

	)

3787 
	#CAN_F11R1_FB7_Msk
 (0x1U << 
CAN_F11R1_FB7_Pos
è

	)

3788 
	#CAN_F11R1_FB7
 
CAN_F11R1_FB7_Msk


	)

3789 
	#CAN_F11R1_FB8_Pos
 (8U)

	)

3790 
	#CAN_F11R1_FB8_Msk
 (0x1U << 
CAN_F11R1_FB8_Pos
è

	)

3791 
	#CAN_F11R1_FB8
 
CAN_F11R1_FB8_Msk


	)

3792 
	#CAN_F11R1_FB9_Pos
 (9U)

	)

3793 
	#CAN_F11R1_FB9_Msk
 (0x1U << 
CAN_F11R1_FB9_Pos
è

	)

3794 
	#CAN_F11R1_FB9
 
CAN_F11R1_FB9_Msk


	)

3795 
	#CAN_F11R1_FB10_Pos
 (10U)

	)

3796 
	#CAN_F11R1_FB10_Msk
 (0x1U << 
CAN_F11R1_FB10_Pos
è

	)

3797 
	#CAN_F11R1_FB10
 
CAN_F11R1_FB10_Msk


	)

3798 
	#CAN_F11R1_FB11_Pos
 (11U)

	)

3799 
	#CAN_F11R1_FB11_Msk
 (0x1U << 
CAN_F11R1_FB11_Pos
è

	)

3800 
	#CAN_F11R1_FB11
 
CAN_F11R1_FB11_Msk


	)

3801 
	#CAN_F11R1_FB12_Pos
 (12U)

	)

3802 
	#CAN_F11R1_FB12_Msk
 (0x1U << 
CAN_F11R1_FB12_Pos
è

	)

3803 
	#CAN_F11R1_FB12
 
CAN_F11R1_FB12_Msk


	)

3804 
	#CAN_F11R1_FB13_Pos
 (13U)

	)

3805 
	#CAN_F11R1_FB13_Msk
 (0x1U << 
CAN_F11R1_FB13_Pos
è

	)

3806 
	#CAN_F11R1_FB13
 
CAN_F11R1_FB13_Msk


	)

3807 
	#CAN_F11R1_FB14_Pos
 (14U)

	)

3808 
	#CAN_F11R1_FB14_Msk
 (0x1U << 
CAN_F11R1_FB14_Pos
è

	)

3809 
	#CAN_F11R1_FB14
 
CAN_F11R1_FB14_Msk


	)

3810 
	#CAN_F11R1_FB15_Pos
 (15U)

	)

3811 
	#CAN_F11R1_FB15_Msk
 (0x1U << 
CAN_F11R1_FB15_Pos
è

	)

3812 
	#CAN_F11R1_FB15
 
CAN_F11R1_FB15_Msk


	)

3813 
	#CAN_F11R1_FB16_Pos
 (16U)

	)

3814 
	#CAN_F11R1_FB16_Msk
 (0x1U << 
CAN_F11R1_FB16_Pos
è

	)

3815 
	#CAN_F11R1_FB16
 
CAN_F11R1_FB16_Msk


	)

3816 
	#CAN_F11R1_FB17_Pos
 (17U)

	)

3817 
	#CAN_F11R1_FB17_Msk
 (0x1U << 
CAN_F11R1_FB17_Pos
è

	)

3818 
	#CAN_F11R1_FB17
 
CAN_F11R1_FB17_Msk


	)

3819 
	#CAN_F11R1_FB18_Pos
 (18U)

	)

3820 
	#CAN_F11R1_FB18_Msk
 (0x1U << 
CAN_F11R1_FB18_Pos
è

	)

3821 
	#CAN_F11R1_FB18
 
CAN_F11R1_FB18_Msk


	)

3822 
	#CAN_F11R1_FB19_Pos
 (19U)

	)

3823 
	#CAN_F11R1_FB19_Msk
 (0x1U << 
CAN_F11R1_FB19_Pos
è

	)

3824 
	#CAN_F11R1_FB19
 
CAN_F11R1_FB19_Msk


	)

3825 
	#CAN_F11R1_FB20_Pos
 (20U)

	)

3826 
	#CAN_F11R1_FB20_Msk
 (0x1U << 
CAN_F11R1_FB20_Pos
è

	)

3827 
	#CAN_F11R1_FB20
 
CAN_F11R1_FB20_Msk


	)

3828 
	#CAN_F11R1_FB21_Pos
 (21U)

	)

3829 
	#CAN_F11R1_FB21_Msk
 (0x1U << 
CAN_F11R1_FB21_Pos
è

	)

3830 
	#CAN_F11R1_FB21
 
CAN_F11R1_FB21_Msk


	)

3831 
	#CAN_F11R1_FB22_Pos
 (22U)

	)

3832 
	#CAN_F11R1_FB22_Msk
 (0x1U << 
CAN_F11R1_FB22_Pos
è

	)

3833 
	#CAN_F11R1_FB22
 
CAN_F11R1_FB22_Msk


	)

3834 
	#CAN_F11R1_FB23_Pos
 (23U)

	)

3835 
	#CAN_F11R1_FB23_Msk
 (0x1U << 
CAN_F11R1_FB23_Pos
è

	)

3836 
	#CAN_F11R1_FB23
 
CAN_F11R1_FB23_Msk


	)

3837 
	#CAN_F11R1_FB24_Pos
 (24U)

	)

3838 
	#CAN_F11R1_FB24_Msk
 (0x1U << 
CAN_F11R1_FB24_Pos
è

	)

3839 
	#CAN_F11R1_FB24
 
CAN_F11R1_FB24_Msk


	)

3840 
	#CAN_F11R1_FB25_Pos
 (25U)

	)

3841 
	#CAN_F11R1_FB25_Msk
 (0x1U << 
CAN_F11R1_FB25_Pos
è

	)

3842 
	#CAN_F11R1_FB25
 
CAN_F11R1_FB25_Msk


	)

3843 
	#CAN_F11R1_FB26_Pos
 (26U)

	)

3844 
	#CAN_F11R1_FB26_Msk
 (0x1U << 
CAN_F11R1_FB26_Pos
è

	)

3845 
	#CAN_F11R1_FB26
 
CAN_F11R1_FB26_Msk


	)

3846 
	#CAN_F11R1_FB27_Pos
 (27U)

	)

3847 
	#CAN_F11R1_FB27_Msk
 (0x1U << 
CAN_F11R1_FB27_Pos
è

	)

3848 
	#CAN_F11R1_FB27
 
CAN_F11R1_FB27_Msk


	)

3849 
	#CAN_F11R1_FB28_Pos
 (28U)

	)

3850 
	#CAN_F11R1_FB28_Msk
 (0x1U << 
CAN_F11R1_FB28_Pos
è

	)

3851 
	#CAN_F11R1_FB28
 
CAN_F11R1_FB28_Msk


	)

3852 
	#CAN_F11R1_FB29_Pos
 (29U)

	)

3853 
	#CAN_F11R1_FB29_Msk
 (0x1U << 
CAN_F11R1_FB29_Pos
è

	)

3854 
	#CAN_F11R1_FB29
 
CAN_F11R1_FB29_Msk


	)

3855 
	#CAN_F11R1_FB30_Pos
 (30U)

	)

3856 
	#CAN_F11R1_FB30_Msk
 (0x1U << 
CAN_F11R1_FB30_Pos
è

	)

3857 
	#CAN_F11R1_FB30
 
CAN_F11R1_FB30_Msk


	)

3858 
	#CAN_F11R1_FB31_Pos
 (31U)

	)

3859 
	#CAN_F11R1_FB31_Msk
 (0x1U << 
CAN_F11R1_FB31_Pos
è

	)

3860 
	#CAN_F11R1_FB31
 
CAN_F11R1_FB31_Msk


	)

3863 
	#CAN_F12R1_FB0_Pos
 (0U)

	)

3864 
	#CAN_F12R1_FB0_Msk
 (0x1U << 
CAN_F12R1_FB0_Pos
è

	)

3865 
	#CAN_F12R1_FB0
 
CAN_F12R1_FB0_Msk


	)

3866 
	#CAN_F12R1_FB1_Pos
 (1U)

	)

3867 
	#CAN_F12R1_FB1_Msk
 (0x1U << 
CAN_F12R1_FB1_Pos
è

	)

3868 
	#CAN_F12R1_FB1
 
CAN_F12R1_FB1_Msk


	)

3869 
	#CAN_F12R1_FB2_Pos
 (2U)

	)

3870 
	#CAN_F12R1_FB2_Msk
 (0x1U << 
CAN_F12R1_FB2_Pos
è

	)

3871 
	#CAN_F12R1_FB2
 
CAN_F12R1_FB2_Msk


	)

3872 
	#CAN_F12R1_FB3_Pos
 (3U)

	)

3873 
	#CAN_F12R1_FB3_Msk
 (0x1U << 
CAN_F12R1_FB3_Pos
è

	)

3874 
	#CAN_F12R1_FB3
 
CAN_F12R1_FB3_Msk


	)

3875 
	#CAN_F12R1_FB4_Pos
 (4U)

	)

3876 
	#CAN_F12R1_FB4_Msk
 (0x1U << 
CAN_F12R1_FB4_Pos
è

	)

3877 
	#CAN_F12R1_FB4
 
CAN_F12R1_FB4_Msk


	)

3878 
	#CAN_F12R1_FB5_Pos
 (5U)

	)

3879 
	#CAN_F12R1_FB5_Msk
 (0x1U << 
CAN_F12R1_FB5_Pos
è

	)

3880 
	#CAN_F12R1_FB5
 
CAN_F12R1_FB5_Msk


	)

3881 
	#CAN_F12R1_FB6_Pos
 (6U)

	)

3882 
	#CAN_F12R1_FB6_Msk
 (0x1U << 
CAN_F12R1_FB6_Pos
è

	)

3883 
	#CAN_F12R1_FB6
 
CAN_F12R1_FB6_Msk


	)

3884 
	#CAN_F12R1_FB7_Pos
 (7U)

	)

3885 
	#CAN_F12R1_FB7_Msk
 (0x1U << 
CAN_F12R1_FB7_Pos
è

	)

3886 
	#CAN_F12R1_FB7
 
CAN_F12R1_FB7_Msk


	)

3887 
	#CAN_F12R1_FB8_Pos
 (8U)

	)

3888 
	#CAN_F12R1_FB8_Msk
 (0x1U << 
CAN_F12R1_FB8_Pos
è

	)

3889 
	#CAN_F12R1_FB8
 
CAN_F12R1_FB8_Msk


	)

3890 
	#CAN_F12R1_FB9_Pos
 (9U)

	)

3891 
	#CAN_F12R1_FB9_Msk
 (0x1U << 
CAN_F12R1_FB9_Pos
è

	)

3892 
	#CAN_F12R1_FB9
 
CAN_F12R1_FB9_Msk


	)

3893 
	#CAN_F12R1_FB10_Pos
 (10U)

	)

3894 
	#CAN_F12R1_FB10_Msk
 (0x1U << 
CAN_F12R1_FB10_Pos
è

	)

3895 
	#CAN_F12R1_FB10
 
CAN_F12R1_FB10_Msk


	)

3896 
	#CAN_F12R1_FB11_Pos
 (11U)

	)

3897 
	#CAN_F12R1_FB11_Msk
 (0x1U << 
CAN_F12R1_FB11_Pos
è

	)

3898 
	#CAN_F12R1_FB11
 
CAN_F12R1_FB11_Msk


	)

3899 
	#CAN_F12R1_FB12_Pos
 (12U)

	)

3900 
	#CAN_F12R1_FB12_Msk
 (0x1U << 
CAN_F12R1_FB12_Pos
è

	)

3901 
	#CAN_F12R1_FB12
 
CAN_F12R1_FB12_Msk


	)

3902 
	#CAN_F12R1_FB13_Pos
 (13U)

	)

3903 
	#CAN_F12R1_FB13_Msk
 (0x1U << 
CAN_F12R1_FB13_Pos
è

	)

3904 
	#CAN_F12R1_FB13
 
CAN_F12R1_FB13_Msk


	)

3905 
	#CAN_F12R1_FB14_Pos
 (14U)

	)

3906 
	#CAN_F12R1_FB14_Msk
 (0x1U << 
CAN_F12R1_FB14_Pos
è

	)

3907 
	#CAN_F12R1_FB14
 
CAN_F12R1_FB14_Msk


	)

3908 
	#CAN_F12R1_FB15_Pos
 (15U)

	)

3909 
	#CAN_F12R1_FB15_Msk
 (0x1U << 
CAN_F12R1_FB15_Pos
è

	)

3910 
	#CAN_F12R1_FB15
 
CAN_F12R1_FB15_Msk


	)

3911 
	#CAN_F12R1_FB16_Pos
 (16U)

	)

3912 
	#CAN_F12R1_FB16_Msk
 (0x1U << 
CAN_F12R1_FB16_Pos
è

	)

3913 
	#CAN_F12R1_FB16
 
CAN_F12R1_FB16_Msk


	)

3914 
	#CAN_F12R1_FB17_Pos
 (17U)

	)

3915 
	#CAN_F12R1_FB17_Msk
 (0x1U << 
CAN_F12R1_FB17_Pos
è

	)

3916 
	#CAN_F12R1_FB17
 
CAN_F12R1_FB17_Msk


	)

3917 
	#CAN_F12R1_FB18_Pos
 (18U)

	)

3918 
	#CAN_F12R1_FB18_Msk
 (0x1U << 
CAN_F12R1_FB18_Pos
è

	)

3919 
	#CAN_F12R1_FB18
 
CAN_F12R1_FB18_Msk


	)

3920 
	#CAN_F12R1_FB19_Pos
 (19U)

	)

3921 
	#CAN_F12R1_FB19_Msk
 (0x1U << 
CAN_F12R1_FB19_Pos
è

	)

3922 
	#CAN_F12R1_FB19
 
CAN_F12R1_FB19_Msk


	)

3923 
	#CAN_F12R1_FB20_Pos
 (20U)

	)

3924 
	#CAN_F12R1_FB20_Msk
 (0x1U << 
CAN_F12R1_FB20_Pos
è

	)

3925 
	#CAN_F12R1_FB20
 
CAN_F12R1_FB20_Msk


	)

3926 
	#CAN_F12R1_FB21_Pos
 (21U)

	)

3927 
	#CAN_F12R1_FB21_Msk
 (0x1U << 
CAN_F12R1_FB21_Pos
è

	)

3928 
	#CAN_F12R1_FB21
 
CAN_F12R1_FB21_Msk


	)

3929 
	#CAN_F12R1_FB22_Pos
 (22U)

	)

3930 
	#CAN_F12R1_FB22_Msk
 (0x1U << 
CAN_F12R1_FB22_Pos
è

	)

3931 
	#CAN_F12R1_FB22
 
CAN_F12R1_FB22_Msk


	)

3932 
	#CAN_F12R1_FB23_Pos
 (23U)

	)

3933 
	#CAN_F12R1_FB23_Msk
 (0x1U << 
CAN_F12R1_FB23_Pos
è

	)

3934 
	#CAN_F12R1_FB23
 
CAN_F12R1_FB23_Msk


	)

3935 
	#CAN_F12R1_FB24_Pos
 (24U)

	)

3936 
	#CAN_F12R1_FB24_Msk
 (0x1U << 
CAN_F12R1_FB24_Pos
è

	)

3937 
	#CAN_F12R1_FB24
 
CAN_F12R1_FB24_Msk


	)

3938 
	#CAN_F12R1_FB25_Pos
 (25U)

	)

3939 
	#CAN_F12R1_FB25_Msk
 (0x1U << 
CAN_F12R1_FB25_Pos
è

	)

3940 
	#CAN_F12R1_FB25
 
CAN_F12R1_FB25_Msk


	)

3941 
	#CAN_F12R1_FB26_Pos
 (26U)

	)

3942 
	#CAN_F12R1_FB26_Msk
 (0x1U << 
CAN_F12R1_FB26_Pos
è

	)

3943 
	#CAN_F12R1_FB26
 
CAN_F12R1_FB26_Msk


	)

3944 
	#CAN_F12R1_FB27_Pos
 (27U)

	)

3945 
	#CAN_F12R1_FB27_Msk
 (0x1U << 
CAN_F12R1_FB27_Pos
è

	)

3946 
	#CAN_F12R1_FB27
 
CAN_F12R1_FB27_Msk


	)

3947 
	#CAN_F12R1_FB28_Pos
 (28U)

	)

3948 
	#CAN_F12R1_FB28_Msk
 (0x1U << 
CAN_F12R1_FB28_Pos
è

	)

3949 
	#CAN_F12R1_FB28
 
CAN_F12R1_FB28_Msk


	)

3950 
	#CAN_F12R1_FB29_Pos
 (29U)

	)

3951 
	#CAN_F12R1_FB29_Msk
 (0x1U << 
CAN_F12R1_FB29_Pos
è

	)

3952 
	#CAN_F12R1_FB29
 
CAN_F12R1_FB29_Msk


	)

3953 
	#CAN_F12R1_FB30_Pos
 (30U)

	)

3954 
	#CAN_F12R1_FB30_Msk
 (0x1U << 
CAN_F12R1_FB30_Pos
è

	)

3955 
	#CAN_F12R1_FB30
 
CAN_F12R1_FB30_Msk


	)

3956 
	#CAN_F12R1_FB31_Pos
 (31U)

	)

3957 
	#CAN_F12R1_FB31_Msk
 (0x1U << 
CAN_F12R1_FB31_Pos
è

	)

3958 
	#CAN_F12R1_FB31
 
CAN_F12R1_FB31_Msk


	)

3961 
	#CAN_F13R1_FB0_Pos
 (0U)

	)

3962 
	#CAN_F13R1_FB0_Msk
 (0x1U << 
CAN_F13R1_FB0_Pos
è

	)

3963 
	#CAN_F13R1_FB0
 
CAN_F13R1_FB0_Msk


	)

3964 
	#CAN_F13R1_FB1_Pos
 (1U)

	)

3965 
	#CAN_F13R1_FB1_Msk
 (0x1U << 
CAN_F13R1_FB1_Pos
è

	)

3966 
	#CAN_F13R1_FB1
 
CAN_F13R1_FB1_Msk


	)

3967 
	#CAN_F13R1_FB2_Pos
 (2U)

	)

3968 
	#CAN_F13R1_FB2_Msk
 (0x1U << 
CAN_F13R1_FB2_Pos
è

	)

3969 
	#CAN_F13R1_FB2
 
CAN_F13R1_FB2_Msk


	)

3970 
	#CAN_F13R1_FB3_Pos
 (3U)

	)

3971 
	#CAN_F13R1_FB3_Msk
 (0x1U << 
CAN_F13R1_FB3_Pos
è

	)

3972 
	#CAN_F13R1_FB3
 
CAN_F13R1_FB3_Msk


	)

3973 
	#CAN_F13R1_FB4_Pos
 (4U)

	)

3974 
	#CAN_F13R1_FB4_Msk
 (0x1U << 
CAN_F13R1_FB4_Pos
è

	)

3975 
	#CAN_F13R1_FB4
 
CAN_F13R1_FB4_Msk


	)

3976 
	#CAN_F13R1_FB5_Pos
 (5U)

	)

3977 
	#CAN_F13R1_FB5_Msk
 (0x1U << 
CAN_F13R1_FB5_Pos
è

	)

3978 
	#CAN_F13R1_FB5
 
CAN_F13R1_FB5_Msk


	)

3979 
	#CAN_F13R1_FB6_Pos
 (6U)

	)

3980 
	#CAN_F13R1_FB6_Msk
 (0x1U << 
CAN_F13R1_FB6_Pos
è

	)

3981 
	#CAN_F13R1_FB6
 
CAN_F13R1_FB6_Msk


	)

3982 
	#CAN_F13R1_FB7_Pos
 (7U)

	)

3983 
	#CAN_F13R1_FB7_Msk
 (0x1U << 
CAN_F13R1_FB7_Pos
è

	)

3984 
	#CAN_F13R1_FB7
 
CAN_F13R1_FB7_Msk


	)

3985 
	#CAN_F13R1_FB8_Pos
 (8U)

	)

3986 
	#CAN_F13R1_FB8_Msk
 (0x1U << 
CAN_F13R1_FB8_Pos
è

	)

3987 
	#CAN_F13R1_FB8
 
CAN_F13R1_FB8_Msk


	)

3988 
	#CAN_F13R1_FB9_Pos
 (9U)

	)

3989 
	#CAN_F13R1_FB9_Msk
 (0x1U << 
CAN_F13R1_FB9_Pos
è

	)

3990 
	#CAN_F13R1_FB9
 
CAN_F13R1_FB9_Msk


	)

3991 
	#CAN_F13R1_FB10_Pos
 (10U)

	)

3992 
	#CAN_F13R1_FB10_Msk
 (0x1U << 
CAN_F13R1_FB10_Pos
è

	)

3993 
	#CAN_F13R1_FB10
 
CAN_F13R1_FB10_Msk


	)

3994 
	#CAN_F13R1_FB11_Pos
 (11U)

	)

3995 
	#CAN_F13R1_FB11_Msk
 (0x1U << 
CAN_F13R1_FB11_Pos
è

	)

3996 
	#CAN_F13R1_FB11
 
CAN_F13R1_FB11_Msk


	)

3997 
	#CAN_F13R1_FB12_Pos
 (12U)

	)

3998 
	#CAN_F13R1_FB12_Msk
 (0x1U << 
CAN_F13R1_FB12_Pos
è

	)

3999 
	#CAN_F13R1_FB12
 
CAN_F13R1_FB12_Msk


	)

4000 
	#CAN_F13R1_FB13_Pos
 (13U)

	)

4001 
	#CAN_F13R1_FB13_Msk
 (0x1U << 
CAN_F13R1_FB13_Pos
è

	)

4002 
	#CAN_F13R1_FB13
 
CAN_F13R1_FB13_Msk


	)

4003 
	#CAN_F13R1_FB14_Pos
 (14U)

	)

4004 
	#CAN_F13R1_FB14_Msk
 (0x1U << 
CAN_F13R1_FB14_Pos
è

	)

4005 
	#CAN_F13R1_FB14
 
CAN_F13R1_FB14_Msk


	)

4006 
	#CAN_F13R1_FB15_Pos
 (15U)

	)

4007 
	#CAN_F13R1_FB15_Msk
 (0x1U << 
CAN_F13R1_FB15_Pos
è

	)

4008 
	#CAN_F13R1_FB15
 
CAN_F13R1_FB15_Msk


	)

4009 
	#CAN_F13R1_FB16_Pos
 (16U)

	)

4010 
	#CAN_F13R1_FB16_Msk
 (0x1U << 
CAN_F13R1_FB16_Pos
è

	)

4011 
	#CAN_F13R1_FB16
 
CAN_F13R1_FB16_Msk


	)

4012 
	#CAN_F13R1_FB17_Pos
 (17U)

	)

4013 
	#CAN_F13R1_FB17_Msk
 (0x1U << 
CAN_F13R1_FB17_Pos
è

	)

4014 
	#CAN_F13R1_FB17
 
CAN_F13R1_FB17_Msk


	)

4015 
	#CAN_F13R1_FB18_Pos
 (18U)

	)

4016 
	#CAN_F13R1_FB18_Msk
 (0x1U << 
CAN_F13R1_FB18_Pos
è

	)

4017 
	#CAN_F13R1_FB18
 
CAN_F13R1_FB18_Msk


	)

4018 
	#CAN_F13R1_FB19_Pos
 (19U)

	)

4019 
	#CAN_F13R1_FB19_Msk
 (0x1U << 
CAN_F13R1_FB19_Pos
è

	)

4020 
	#CAN_F13R1_FB19
 
CAN_F13R1_FB19_Msk


	)

4021 
	#CAN_F13R1_FB20_Pos
 (20U)

	)

4022 
	#CAN_F13R1_FB20_Msk
 (0x1U << 
CAN_F13R1_FB20_Pos
è

	)

4023 
	#CAN_F13R1_FB20
 
CAN_F13R1_FB20_Msk


	)

4024 
	#CAN_F13R1_FB21_Pos
 (21U)

	)

4025 
	#CAN_F13R1_FB21_Msk
 (0x1U << 
CAN_F13R1_FB21_Pos
è

	)

4026 
	#CAN_F13R1_FB21
 
CAN_F13R1_FB21_Msk


	)

4027 
	#CAN_F13R1_FB22_Pos
 (22U)

	)

4028 
	#CAN_F13R1_FB22_Msk
 (0x1U << 
CAN_F13R1_FB22_Pos
è

	)

4029 
	#CAN_F13R1_FB22
 
CAN_F13R1_FB22_Msk


	)

4030 
	#CAN_F13R1_FB23_Pos
 (23U)

	)

4031 
	#CAN_F13R1_FB23_Msk
 (0x1U << 
CAN_F13R1_FB23_Pos
è

	)

4032 
	#CAN_F13R1_FB23
 
CAN_F13R1_FB23_Msk


	)

4033 
	#CAN_F13R1_FB24_Pos
 (24U)

	)

4034 
	#CAN_F13R1_FB24_Msk
 (0x1U << 
CAN_F13R1_FB24_Pos
è

	)

4035 
	#CAN_F13R1_FB24
 
CAN_F13R1_FB24_Msk


	)

4036 
	#CAN_F13R1_FB25_Pos
 (25U)

	)

4037 
	#CAN_F13R1_FB25_Msk
 (0x1U << 
CAN_F13R1_FB25_Pos
è

	)

4038 
	#CAN_F13R1_FB25
 
CAN_F13R1_FB25_Msk


	)

4039 
	#CAN_F13R1_FB26_Pos
 (26U)

	)

4040 
	#CAN_F13R1_FB26_Msk
 (0x1U << 
CAN_F13R1_FB26_Pos
è

	)

4041 
	#CAN_F13R1_FB26
 
CAN_F13R1_FB26_Msk


	)

4042 
	#CAN_F13R1_FB27_Pos
 (27U)

	)

4043 
	#CAN_F13R1_FB27_Msk
 (0x1U << 
CAN_F13R1_FB27_Pos
è

	)

4044 
	#CAN_F13R1_FB27
 
CAN_F13R1_FB27_Msk


	)

4045 
	#CAN_F13R1_FB28_Pos
 (28U)

	)

4046 
	#CAN_F13R1_FB28_Msk
 (0x1U << 
CAN_F13R1_FB28_Pos
è

	)

4047 
	#CAN_F13R1_FB28
 
CAN_F13R1_FB28_Msk


	)

4048 
	#CAN_F13R1_FB29_Pos
 (29U)

	)

4049 
	#CAN_F13R1_FB29_Msk
 (0x1U << 
CAN_F13R1_FB29_Pos
è

	)

4050 
	#CAN_F13R1_FB29
 
CAN_F13R1_FB29_Msk


	)

4051 
	#CAN_F13R1_FB30_Pos
 (30U)

	)

4052 
	#CAN_F13R1_FB30_Msk
 (0x1U << 
CAN_F13R1_FB30_Pos
è

	)

4053 
	#CAN_F13R1_FB30
 
CAN_F13R1_FB30_Msk


	)

4054 
	#CAN_F13R1_FB31_Pos
 (31U)

	)

4055 
	#CAN_F13R1_FB31_Msk
 (0x1U << 
CAN_F13R1_FB31_Pos
è

	)

4056 
	#CAN_F13R1_FB31
 
CAN_F13R1_FB31_Msk


	)

4059 
	#CAN_F0R2_FB0_Pos
 (0U)

	)

4060 
	#CAN_F0R2_FB0_Msk
 (0x1U << 
CAN_F0R2_FB0_Pos
è

	)

4061 
	#CAN_F0R2_FB0
 
CAN_F0R2_FB0_Msk


	)

4062 
	#CAN_F0R2_FB1_Pos
 (1U)

	)

4063 
	#CAN_F0R2_FB1_Msk
 (0x1U << 
CAN_F0R2_FB1_Pos
è

	)

4064 
	#CAN_F0R2_FB1
 
CAN_F0R2_FB1_Msk


	)

4065 
	#CAN_F0R2_FB2_Pos
 (2U)

	)

4066 
	#CAN_F0R2_FB2_Msk
 (0x1U << 
CAN_F0R2_FB2_Pos
è

	)

4067 
	#CAN_F0R2_FB2
 
CAN_F0R2_FB2_Msk


	)

4068 
	#CAN_F0R2_FB3_Pos
 (3U)

	)

4069 
	#CAN_F0R2_FB3_Msk
 (0x1U << 
CAN_F0R2_FB3_Pos
è

	)

4070 
	#CAN_F0R2_FB3
 
CAN_F0R2_FB3_Msk


	)

4071 
	#CAN_F0R2_FB4_Pos
 (4U)

	)

4072 
	#CAN_F0R2_FB4_Msk
 (0x1U << 
CAN_F0R2_FB4_Pos
è

	)

4073 
	#CAN_F0R2_FB4
 
CAN_F0R2_FB4_Msk


	)

4074 
	#CAN_F0R2_FB5_Pos
 (5U)

	)

4075 
	#CAN_F0R2_FB5_Msk
 (0x1U << 
CAN_F0R2_FB5_Pos
è

	)

4076 
	#CAN_F0R2_FB5
 
CAN_F0R2_FB5_Msk


	)

4077 
	#CAN_F0R2_FB6_Pos
 (6U)

	)

4078 
	#CAN_F0R2_FB6_Msk
 (0x1U << 
CAN_F0R2_FB6_Pos
è

	)

4079 
	#CAN_F0R2_FB6
 
CAN_F0R2_FB6_Msk


	)

4080 
	#CAN_F0R2_FB7_Pos
 (7U)

	)

4081 
	#CAN_F0R2_FB7_Msk
 (0x1U << 
CAN_F0R2_FB7_Pos
è

	)

4082 
	#CAN_F0R2_FB7
 
CAN_F0R2_FB7_Msk


	)

4083 
	#CAN_F0R2_FB8_Pos
 (8U)

	)

4084 
	#CAN_F0R2_FB8_Msk
 (0x1U << 
CAN_F0R2_FB8_Pos
è

	)

4085 
	#CAN_F0R2_FB8
 
CAN_F0R2_FB8_Msk


	)

4086 
	#CAN_F0R2_FB9_Pos
 (9U)

	)

4087 
	#CAN_F0R2_FB9_Msk
 (0x1U << 
CAN_F0R2_FB9_Pos
è

	)

4088 
	#CAN_F0R2_FB9
 
CAN_F0R2_FB9_Msk


	)

4089 
	#CAN_F0R2_FB10_Pos
 (10U)

	)

4090 
	#CAN_F0R2_FB10_Msk
 (0x1U << 
CAN_F0R2_FB10_Pos
è

	)

4091 
	#CAN_F0R2_FB10
 
CAN_F0R2_FB10_Msk


	)

4092 
	#CAN_F0R2_FB11_Pos
 (11U)

	)

4093 
	#CAN_F0R2_FB11_Msk
 (0x1U << 
CAN_F0R2_FB11_Pos
è

	)

4094 
	#CAN_F0R2_FB11
 
CAN_F0R2_FB11_Msk


	)

4095 
	#CAN_F0R2_FB12_Pos
 (12U)

	)

4096 
	#CAN_F0R2_FB12_Msk
 (0x1U << 
CAN_F0R2_FB12_Pos
è

	)

4097 
	#CAN_F0R2_FB12
 
CAN_F0R2_FB12_Msk


	)

4098 
	#CAN_F0R2_FB13_Pos
 (13U)

	)

4099 
	#CAN_F0R2_FB13_Msk
 (0x1U << 
CAN_F0R2_FB13_Pos
è

	)

4100 
	#CAN_F0R2_FB13
 
CAN_F0R2_FB13_Msk


	)

4101 
	#CAN_F0R2_FB14_Pos
 (14U)

	)

4102 
	#CAN_F0R2_FB14_Msk
 (0x1U << 
CAN_F0R2_FB14_Pos
è

	)

4103 
	#CAN_F0R2_FB14
 
CAN_F0R2_FB14_Msk


	)

4104 
	#CAN_F0R2_FB15_Pos
 (15U)

	)

4105 
	#CAN_F0R2_FB15_Msk
 (0x1U << 
CAN_F0R2_FB15_Pos
è

	)

4106 
	#CAN_F0R2_FB15
 
CAN_F0R2_FB15_Msk


	)

4107 
	#CAN_F0R2_FB16_Pos
 (16U)

	)

4108 
	#CAN_F0R2_FB16_Msk
 (0x1U << 
CAN_F0R2_FB16_Pos
è

	)

4109 
	#CAN_F0R2_FB16
 
CAN_F0R2_FB16_Msk


	)

4110 
	#CAN_F0R2_FB17_Pos
 (17U)

	)

4111 
	#CAN_F0R2_FB17_Msk
 (0x1U << 
CAN_F0R2_FB17_Pos
è

	)

4112 
	#CAN_F0R2_FB17
 
CAN_F0R2_FB17_Msk


	)

4113 
	#CAN_F0R2_FB18_Pos
 (18U)

	)

4114 
	#CAN_F0R2_FB18_Msk
 (0x1U << 
CAN_F0R2_FB18_Pos
è

	)

4115 
	#CAN_F0R2_FB18
 
CAN_F0R2_FB18_Msk


	)

4116 
	#CAN_F0R2_FB19_Pos
 (19U)

	)

4117 
	#CAN_F0R2_FB19_Msk
 (0x1U << 
CAN_F0R2_FB19_Pos
è

	)

4118 
	#CAN_F0R2_FB19
 
CAN_F0R2_FB19_Msk


	)

4119 
	#CAN_F0R2_FB20_Pos
 (20U)

	)

4120 
	#CAN_F0R2_FB20_Msk
 (0x1U << 
CAN_F0R2_FB20_Pos
è

	)

4121 
	#CAN_F0R2_FB20
 
CAN_F0R2_FB20_Msk


	)

4122 
	#CAN_F0R2_FB21_Pos
 (21U)

	)

4123 
	#CAN_F0R2_FB21_Msk
 (0x1U << 
CAN_F0R2_FB21_Pos
è

	)

4124 
	#CAN_F0R2_FB21
 
CAN_F0R2_FB21_Msk


	)

4125 
	#CAN_F0R2_FB22_Pos
 (22U)

	)

4126 
	#CAN_F0R2_FB22_Msk
 (0x1U << 
CAN_F0R2_FB22_Pos
è

	)

4127 
	#CAN_F0R2_FB22
 
CAN_F0R2_FB22_Msk


	)

4128 
	#CAN_F0R2_FB23_Pos
 (23U)

	)

4129 
	#CAN_F0R2_FB23_Msk
 (0x1U << 
CAN_F0R2_FB23_Pos
è

	)

4130 
	#CAN_F0R2_FB23
 
CAN_F0R2_FB23_Msk


	)

4131 
	#CAN_F0R2_FB24_Pos
 (24U)

	)

4132 
	#CAN_F0R2_FB24_Msk
 (0x1U << 
CAN_F0R2_FB24_Pos
è

	)

4133 
	#CAN_F0R2_FB24
 
CAN_F0R2_FB24_Msk


	)

4134 
	#CAN_F0R2_FB25_Pos
 (25U)

	)

4135 
	#CAN_F0R2_FB25_Msk
 (0x1U << 
CAN_F0R2_FB25_Pos
è

	)

4136 
	#CAN_F0R2_FB25
 
CAN_F0R2_FB25_Msk


	)

4137 
	#CAN_F0R2_FB26_Pos
 (26U)

	)

4138 
	#CAN_F0R2_FB26_Msk
 (0x1U << 
CAN_F0R2_FB26_Pos
è

	)

4139 
	#CAN_F0R2_FB26
 
CAN_F0R2_FB26_Msk


	)

4140 
	#CAN_F0R2_FB27_Pos
 (27U)

	)

4141 
	#CAN_F0R2_FB27_Msk
 (0x1U << 
CAN_F0R2_FB27_Pos
è

	)

4142 
	#CAN_F0R2_FB27
 
CAN_F0R2_FB27_Msk


	)

4143 
	#CAN_F0R2_FB28_Pos
 (28U)

	)

4144 
	#CAN_F0R2_FB28_Msk
 (0x1U << 
CAN_F0R2_FB28_Pos
è

	)

4145 
	#CAN_F0R2_FB28
 
CAN_F0R2_FB28_Msk


	)

4146 
	#CAN_F0R2_FB29_Pos
 (29U)

	)

4147 
	#CAN_F0R2_FB29_Msk
 (0x1U << 
CAN_F0R2_FB29_Pos
è

	)

4148 
	#CAN_F0R2_FB29
 
CAN_F0R2_FB29_Msk


	)

4149 
	#CAN_F0R2_FB30_Pos
 (30U)

	)

4150 
	#CAN_F0R2_FB30_Msk
 (0x1U << 
CAN_F0R2_FB30_Pos
è

	)

4151 
	#CAN_F0R2_FB30
 
CAN_F0R2_FB30_Msk


	)

4152 
	#CAN_F0R2_FB31_Pos
 (31U)

	)

4153 
	#CAN_F0R2_FB31_Msk
 (0x1U << 
CAN_F0R2_FB31_Pos
è

	)

4154 
	#CAN_F0R2_FB31
 
CAN_F0R2_FB31_Msk


	)

4157 
	#CAN_F1R2_FB0_Pos
 (0U)

	)

4158 
	#CAN_F1R2_FB0_Msk
 (0x1U << 
CAN_F1R2_FB0_Pos
è

	)

4159 
	#CAN_F1R2_FB0
 
CAN_F1R2_FB0_Msk


	)

4160 
	#CAN_F1R2_FB1_Pos
 (1U)

	)

4161 
	#CAN_F1R2_FB1_Msk
 (0x1U << 
CAN_F1R2_FB1_Pos
è

	)

4162 
	#CAN_F1R2_FB1
 
CAN_F1R2_FB1_Msk


	)

4163 
	#CAN_F1R2_FB2_Pos
 (2U)

	)

4164 
	#CAN_F1R2_FB2_Msk
 (0x1U << 
CAN_F1R2_FB2_Pos
è

	)

4165 
	#CAN_F1R2_FB2
 
CAN_F1R2_FB2_Msk


	)

4166 
	#CAN_F1R2_FB3_Pos
 (3U)

	)

4167 
	#CAN_F1R2_FB3_Msk
 (0x1U << 
CAN_F1R2_FB3_Pos
è

	)

4168 
	#CAN_F1R2_FB3
 
CAN_F1R2_FB3_Msk


	)

4169 
	#CAN_F1R2_FB4_Pos
 (4U)

	)

4170 
	#CAN_F1R2_FB4_Msk
 (0x1U << 
CAN_F1R2_FB4_Pos
è

	)

4171 
	#CAN_F1R2_FB4
 
CAN_F1R2_FB4_Msk


	)

4172 
	#CAN_F1R2_FB5_Pos
 (5U)

	)

4173 
	#CAN_F1R2_FB5_Msk
 (0x1U << 
CAN_F1R2_FB5_Pos
è

	)

4174 
	#CAN_F1R2_FB5
 
CAN_F1R2_FB5_Msk


	)

4175 
	#CAN_F1R2_FB6_Pos
 (6U)

	)

4176 
	#CAN_F1R2_FB6_Msk
 (0x1U << 
CAN_F1R2_FB6_Pos
è

	)

4177 
	#CAN_F1R2_FB6
 
CAN_F1R2_FB6_Msk


	)

4178 
	#CAN_F1R2_FB7_Pos
 (7U)

	)

4179 
	#CAN_F1R2_FB7_Msk
 (0x1U << 
CAN_F1R2_FB7_Pos
è

	)

4180 
	#CAN_F1R2_FB7
 
CAN_F1R2_FB7_Msk


	)

4181 
	#CAN_F1R2_FB8_Pos
 (8U)

	)

4182 
	#CAN_F1R2_FB8_Msk
 (0x1U << 
CAN_F1R2_FB8_Pos
è

	)

4183 
	#CAN_F1R2_FB8
 
CAN_F1R2_FB8_Msk


	)

4184 
	#CAN_F1R2_FB9_Pos
 (9U)

	)

4185 
	#CAN_F1R2_FB9_Msk
 (0x1U << 
CAN_F1R2_FB9_Pos
è

	)

4186 
	#CAN_F1R2_FB9
 
CAN_F1R2_FB9_Msk


	)

4187 
	#CAN_F1R2_FB10_Pos
 (10U)

	)

4188 
	#CAN_F1R2_FB10_Msk
 (0x1U << 
CAN_F1R2_FB10_Pos
è

	)

4189 
	#CAN_F1R2_FB10
 
CAN_F1R2_FB10_Msk


	)

4190 
	#CAN_F1R2_FB11_Pos
 (11U)

	)

4191 
	#CAN_F1R2_FB11_Msk
 (0x1U << 
CAN_F1R2_FB11_Pos
è

	)

4192 
	#CAN_F1R2_FB11
 
CAN_F1R2_FB11_Msk


	)

4193 
	#CAN_F1R2_FB12_Pos
 (12U)

	)

4194 
	#CAN_F1R2_FB12_Msk
 (0x1U << 
CAN_F1R2_FB12_Pos
è

	)

4195 
	#CAN_F1R2_FB12
 
CAN_F1R2_FB12_Msk


	)

4196 
	#CAN_F1R2_FB13_Pos
 (13U)

	)

4197 
	#CAN_F1R2_FB13_Msk
 (0x1U << 
CAN_F1R2_FB13_Pos
è

	)

4198 
	#CAN_F1R2_FB13
 
CAN_F1R2_FB13_Msk


	)

4199 
	#CAN_F1R2_FB14_Pos
 (14U)

	)

4200 
	#CAN_F1R2_FB14_Msk
 (0x1U << 
CAN_F1R2_FB14_Pos
è

	)

4201 
	#CAN_F1R2_FB14
 
CAN_F1R2_FB14_Msk


	)

4202 
	#CAN_F1R2_FB15_Pos
 (15U)

	)

4203 
	#CAN_F1R2_FB15_Msk
 (0x1U << 
CAN_F1R2_FB15_Pos
è

	)

4204 
	#CAN_F1R2_FB15
 
CAN_F1R2_FB15_Msk


	)

4205 
	#CAN_F1R2_FB16_Pos
 (16U)

	)

4206 
	#CAN_F1R2_FB16_Msk
 (0x1U << 
CAN_F1R2_FB16_Pos
è

	)

4207 
	#CAN_F1R2_FB16
 
CAN_F1R2_FB16_Msk


	)

4208 
	#CAN_F1R2_FB17_Pos
 (17U)

	)

4209 
	#CAN_F1R2_FB17_Msk
 (0x1U << 
CAN_F1R2_FB17_Pos
è

	)

4210 
	#CAN_F1R2_FB17
 
CAN_F1R2_FB17_Msk


	)

4211 
	#CAN_F1R2_FB18_Pos
 (18U)

	)

4212 
	#CAN_F1R2_FB18_Msk
 (0x1U << 
CAN_F1R2_FB18_Pos
è

	)

4213 
	#CAN_F1R2_FB18
 
CAN_F1R2_FB18_Msk


	)

4214 
	#CAN_F1R2_FB19_Pos
 (19U)

	)

4215 
	#CAN_F1R2_FB19_Msk
 (0x1U << 
CAN_F1R2_FB19_Pos
è

	)

4216 
	#CAN_F1R2_FB19
 
CAN_F1R2_FB19_Msk


	)

4217 
	#CAN_F1R2_FB20_Pos
 (20U)

	)

4218 
	#CAN_F1R2_FB20_Msk
 (0x1U << 
CAN_F1R2_FB20_Pos
è

	)

4219 
	#CAN_F1R2_FB20
 
CAN_F1R2_FB20_Msk


	)

4220 
	#CAN_F1R2_FB21_Pos
 (21U)

	)

4221 
	#CAN_F1R2_FB21_Msk
 (0x1U << 
CAN_F1R2_FB21_Pos
è

	)

4222 
	#CAN_F1R2_FB21
 
CAN_F1R2_FB21_Msk


	)

4223 
	#CAN_F1R2_FB22_Pos
 (22U)

	)

4224 
	#CAN_F1R2_FB22_Msk
 (0x1U << 
CAN_F1R2_FB22_Pos
è

	)

4225 
	#CAN_F1R2_FB22
 
CAN_F1R2_FB22_Msk


	)

4226 
	#CAN_F1R2_FB23_Pos
 (23U)

	)

4227 
	#CAN_F1R2_FB23_Msk
 (0x1U << 
CAN_F1R2_FB23_Pos
è

	)

4228 
	#CAN_F1R2_FB23
 
CAN_F1R2_FB23_Msk


	)

4229 
	#CAN_F1R2_FB24_Pos
 (24U)

	)

4230 
	#CAN_F1R2_FB24_Msk
 (0x1U << 
CAN_F1R2_FB24_Pos
è

	)

4231 
	#CAN_F1R2_FB24
 
CAN_F1R2_FB24_Msk


	)

4232 
	#CAN_F1R2_FB25_Pos
 (25U)

	)

4233 
	#CAN_F1R2_FB25_Msk
 (0x1U << 
CAN_F1R2_FB25_Pos
è

	)

4234 
	#CAN_F1R2_FB25
 
CAN_F1R2_FB25_Msk


	)

4235 
	#CAN_F1R2_FB26_Pos
 (26U)

	)

4236 
	#CAN_F1R2_FB26_Msk
 (0x1U << 
CAN_F1R2_FB26_Pos
è

	)

4237 
	#CAN_F1R2_FB26
 
CAN_F1R2_FB26_Msk


	)

4238 
	#CAN_F1R2_FB27_Pos
 (27U)

	)

4239 
	#CAN_F1R2_FB27_Msk
 (0x1U << 
CAN_F1R2_FB27_Pos
è

	)

4240 
	#CAN_F1R2_FB27
 
CAN_F1R2_FB27_Msk


	)

4241 
	#CAN_F1R2_FB28_Pos
 (28U)

	)

4242 
	#CAN_F1R2_FB28_Msk
 (0x1U << 
CAN_F1R2_FB28_Pos
è

	)

4243 
	#CAN_F1R2_FB28
 
CAN_F1R2_FB28_Msk


	)

4244 
	#CAN_F1R2_FB29_Pos
 (29U)

	)

4245 
	#CAN_F1R2_FB29_Msk
 (0x1U << 
CAN_F1R2_FB29_Pos
è

	)

4246 
	#CAN_F1R2_FB29
 
CAN_F1R2_FB29_Msk


	)

4247 
	#CAN_F1R2_FB30_Pos
 (30U)

	)

4248 
	#CAN_F1R2_FB30_Msk
 (0x1U << 
CAN_F1R2_FB30_Pos
è

	)

4249 
	#CAN_F1R2_FB30
 
CAN_F1R2_FB30_Msk


	)

4250 
	#CAN_F1R2_FB31_Pos
 (31U)

	)

4251 
	#CAN_F1R2_FB31_Msk
 (0x1U << 
CAN_F1R2_FB31_Pos
è

	)

4252 
	#CAN_F1R2_FB31
 
CAN_F1R2_FB31_Msk


	)

4255 
	#CAN_F2R2_FB0_Pos
 (0U)

	)

4256 
	#CAN_F2R2_FB0_Msk
 (0x1U << 
CAN_F2R2_FB0_Pos
è

	)

4257 
	#CAN_F2R2_FB0
 
CAN_F2R2_FB0_Msk


	)

4258 
	#CAN_F2R2_FB1_Pos
 (1U)

	)

4259 
	#CAN_F2R2_FB1_Msk
 (0x1U << 
CAN_F2R2_FB1_Pos
è

	)

4260 
	#CAN_F2R2_FB1
 
CAN_F2R2_FB1_Msk


	)

4261 
	#CAN_F2R2_FB2_Pos
 (2U)

	)

4262 
	#CAN_F2R2_FB2_Msk
 (0x1U << 
CAN_F2R2_FB2_Pos
è

	)

4263 
	#CAN_F2R2_FB2
 
CAN_F2R2_FB2_Msk


	)

4264 
	#CAN_F2R2_FB3_Pos
 (3U)

	)

4265 
	#CAN_F2R2_FB3_Msk
 (0x1U << 
CAN_F2R2_FB3_Pos
è

	)

4266 
	#CAN_F2R2_FB3
 
CAN_F2R2_FB3_Msk


	)

4267 
	#CAN_F2R2_FB4_Pos
 (4U)

	)

4268 
	#CAN_F2R2_FB4_Msk
 (0x1U << 
CAN_F2R2_FB4_Pos
è

	)

4269 
	#CAN_F2R2_FB4
 
CAN_F2R2_FB4_Msk


	)

4270 
	#CAN_F2R2_FB5_Pos
 (5U)

	)

4271 
	#CAN_F2R2_FB5_Msk
 (0x1U << 
CAN_F2R2_FB5_Pos
è

	)

4272 
	#CAN_F2R2_FB5
 
CAN_F2R2_FB5_Msk


	)

4273 
	#CAN_F2R2_FB6_Pos
 (6U)

	)

4274 
	#CAN_F2R2_FB6_Msk
 (0x1U << 
CAN_F2R2_FB6_Pos
è

	)

4275 
	#CAN_F2R2_FB6
 
CAN_F2R2_FB6_Msk


	)

4276 
	#CAN_F2R2_FB7_Pos
 (7U)

	)

4277 
	#CAN_F2R2_FB7_Msk
 (0x1U << 
CAN_F2R2_FB7_Pos
è

	)

4278 
	#CAN_F2R2_FB7
 
CAN_F2R2_FB7_Msk


	)

4279 
	#CAN_F2R2_FB8_Pos
 (8U)

	)

4280 
	#CAN_F2R2_FB8_Msk
 (0x1U << 
CAN_F2R2_FB8_Pos
è

	)

4281 
	#CAN_F2R2_FB8
 
CAN_F2R2_FB8_Msk


	)

4282 
	#CAN_F2R2_FB9_Pos
 (9U)

	)

4283 
	#CAN_F2R2_FB9_Msk
 (0x1U << 
CAN_F2R2_FB9_Pos
è

	)

4284 
	#CAN_F2R2_FB9
 
CAN_F2R2_FB9_Msk


	)

4285 
	#CAN_F2R2_FB10_Pos
 (10U)

	)

4286 
	#CAN_F2R2_FB10_Msk
 (0x1U << 
CAN_F2R2_FB10_Pos
è

	)

4287 
	#CAN_F2R2_FB10
 
CAN_F2R2_FB10_Msk


	)

4288 
	#CAN_F2R2_FB11_Pos
 (11U)

	)

4289 
	#CAN_F2R2_FB11_Msk
 (0x1U << 
CAN_F2R2_FB11_Pos
è

	)

4290 
	#CAN_F2R2_FB11
 
CAN_F2R2_FB11_Msk


	)

4291 
	#CAN_F2R2_FB12_Pos
 (12U)

	)

4292 
	#CAN_F2R2_FB12_Msk
 (0x1U << 
CAN_F2R2_FB12_Pos
è

	)

4293 
	#CAN_F2R2_FB12
 
CAN_F2R2_FB12_Msk


	)

4294 
	#CAN_F2R2_FB13_Pos
 (13U)

	)

4295 
	#CAN_F2R2_FB13_Msk
 (0x1U << 
CAN_F2R2_FB13_Pos
è

	)

4296 
	#CAN_F2R2_FB13
 
CAN_F2R2_FB13_Msk


	)

4297 
	#CAN_F2R2_FB14_Pos
 (14U)

	)

4298 
	#CAN_F2R2_FB14_Msk
 (0x1U << 
CAN_F2R2_FB14_Pos
è

	)

4299 
	#CAN_F2R2_FB14
 
CAN_F2R2_FB14_Msk


	)

4300 
	#CAN_F2R2_FB15_Pos
 (15U)

	)

4301 
	#CAN_F2R2_FB15_Msk
 (0x1U << 
CAN_F2R2_FB15_Pos
è

	)

4302 
	#CAN_F2R2_FB15
 
CAN_F2R2_FB15_Msk


	)

4303 
	#CAN_F2R2_FB16_Pos
 (16U)

	)

4304 
	#CAN_F2R2_FB16_Msk
 (0x1U << 
CAN_F2R2_FB16_Pos
è

	)

4305 
	#CAN_F2R2_FB16
 
CAN_F2R2_FB16_Msk


	)

4306 
	#CAN_F2R2_FB17_Pos
 (17U)

	)

4307 
	#CAN_F2R2_FB17_Msk
 (0x1U << 
CAN_F2R2_FB17_Pos
è

	)

4308 
	#CAN_F2R2_FB17
 
CAN_F2R2_FB17_Msk


	)

4309 
	#CAN_F2R2_FB18_Pos
 (18U)

	)

4310 
	#CAN_F2R2_FB18_Msk
 (0x1U << 
CAN_F2R2_FB18_Pos
è

	)

4311 
	#CAN_F2R2_FB18
 
CAN_F2R2_FB18_Msk


	)

4312 
	#CAN_F2R2_FB19_Pos
 (19U)

	)

4313 
	#CAN_F2R2_FB19_Msk
 (0x1U << 
CAN_F2R2_FB19_Pos
è

	)

4314 
	#CAN_F2R2_FB19
 
CAN_F2R2_FB19_Msk


	)

4315 
	#CAN_F2R2_FB20_Pos
 (20U)

	)

4316 
	#CAN_F2R2_FB20_Msk
 (0x1U << 
CAN_F2R2_FB20_Pos
è

	)

4317 
	#CAN_F2R2_FB20
 
CAN_F2R2_FB20_Msk


	)

4318 
	#CAN_F2R2_FB21_Pos
 (21U)

	)

4319 
	#CAN_F2R2_FB21_Msk
 (0x1U << 
CAN_F2R2_FB21_Pos
è

	)

4320 
	#CAN_F2R2_FB21
 
CAN_F2R2_FB21_Msk


	)

4321 
	#CAN_F2R2_FB22_Pos
 (22U)

	)

4322 
	#CAN_F2R2_FB22_Msk
 (0x1U << 
CAN_F2R2_FB22_Pos
è

	)

4323 
	#CAN_F2R2_FB22
 
CAN_F2R2_FB22_Msk


	)

4324 
	#CAN_F2R2_FB23_Pos
 (23U)

	)

4325 
	#CAN_F2R2_FB23_Msk
 (0x1U << 
CAN_F2R2_FB23_Pos
è

	)

4326 
	#CAN_F2R2_FB23
 
CAN_F2R2_FB23_Msk


	)

4327 
	#CAN_F2R2_FB24_Pos
 (24U)

	)

4328 
	#CAN_F2R2_FB24_Msk
 (0x1U << 
CAN_F2R2_FB24_Pos
è

	)

4329 
	#CAN_F2R2_FB24
 
CAN_F2R2_FB24_Msk


	)

4330 
	#CAN_F2R2_FB25_Pos
 (25U)

	)

4331 
	#CAN_F2R2_FB25_Msk
 (0x1U << 
CAN_F2R2_FB25_Pos
è

	)

4332 
	#CAN_F2R2_FB25
 
CAN_F2R2_FB25_Msk


	)

4333 
	#CAN_F2R2_FB26_Pos
 (26U)

	)

4334 
	#CAN_F2R2_FB26_Msk
 (0x1U << 
CAN_F2R2_FB26_Pos
è

	)

4335 
	#CAN_F2R2_FB26
 
CAN_F2R2_FB26_Msk


	)

4336 
	#CAN_F2R2_FB27_Pos
 (27U)

	)

4337 
	#CAN_F2R2_FB27_Msk
 (0x1U << 
CAN_F2R2_FB27_Pos
è

	)

4338 
	#CAN_F2R2_FB27
 
CAN_F2R2_FB27_Msk


	)

4339 
	#CAN_F2R2_FB28_Pos
 (28U)

	)

4340 
	#CAN_F2R2_FB28_Msk
 (0x1U << 
CAN_F2R2_FB28_Pos
è

	)

4341 
	#CAN_F2R2_FB28
 
CAN_F2R2_FB28_Msk


	)

4342 
	#CAN_F2R2_FB29_Pos
 (29U)

	)

4343 
	#CAN_F2R2_FB29_Msk
 (0x1U << 
CAN_F2R2_FB29_Pos
è

	)

4344 
	#CAN_F2R2_FB29
 
CAN_F2R2_FB29_Msk


	)

4345 
	#CAN_F2R2_FB30_Pos
 (30U)

	)

4346 
	#CAN_F2R2_FB30_Msk
 (0x1U << 
CAN_F2R2_FB30_Pos
è

	)

4347 
	#CAN_F2R2_FB30
 
CAN_F2R2_FB30_Msk


	)

4348 
	#CAN_F2R2_FB31_Pos
 (31U)

	)

4349 
	#CAN_F2R2_FB31_Msk
 (0x1U << 
CAN_F2R2_FB31_Pos
è

	)

4350 
	#CAN_F2R2_FB31
 
CAN_F2R2_FB31_Msk


	)

4353 
	#CAN_F3R2_FB0_Pos
 (0U)

	)

4354 
	#CAN_F3R2_FB0_Msk
 (0x1U << 
CAN_F3R2_FB0_Pos
è

	)

4355 
	#CAN_F3R2_FB0
 
CAN_F3R2_FB0_Msk


	)

4356 
	#CAN_F3R2_FB1_Pos
 (1U)

	)

4357 
	#CAN_F3R2_FB1_Msk
 (0x1U << 
CAN_F3R2_FB1_Pos
è

	)

4358 
	#CAN_F3R2_FB1
 
CAN_F3R2_FB1_Msk


	)

4359 
	#CAN_F3R2_FB2_Pos
 (2U)

	)

4360 
	#CAN_F3R2_FB2_Msk
 (0x1U << 
CAN_F3R2_FB2_Pos
è

	)

4361 
	#CAN_F3R2_FB2
 
CAN_F3R2_FB2_Msk


	)

4362 
	#CAN_F3R2_FB3_Pos
 (3U)

	)

4363 
	#CAN_F3R2_FB3_Msk
 (0x1U << 
CAN_F3R2_FB3_Pos
è

	)

4364 
	#CAN_F3R2_FB3
 
CAN_F3R2_FB3_Msk


	)

4365 
	#CAN_F3R2_FB4_Pos
 (4U)

	)

4366 
	#CAN_F3R2_FB4_Msk
 (0x1U << 
CAN_F3R2_FB4_Pos
è

	)

4367 
	#CAN_F3R2_FB4
 
CAN_F3R2_FB4_Msk


	)

4368 
	#CAN_F3R2_FB5_Pos
 (5U)

	)

4369 
	#CAN_F3R2_FB5_Msk
 (0x1U << 
CAN_F3R2_FB5_Pos
è

	)

4370 
	#CAN_F3R2_FB5
 
CAN_F3R2_FB5_Msk


	)

4371 
	#CAN_F3R2_FB6_Pos
 (6U)

	)

4372 
	#CAN_F3R2_FB6_Msk
 (0x1U << 
CAN_F3R2_FB6_Pos
è

	)

4373 
	#CAN_F3R2_FB6
 
CAN_F3R2_FB6_Msk


	)

4374 
	#CAN_F3R2_FB7_Pos
 (7U)

	)

4375 
	#CAN_F3R2_FB7_Msk
 (0x1U << 
CAN_F3R2_FB7_Pos
è

	)

4376 
	#CAN_F3R2_FB7
 
CAN_F3R2_FB7_Msk


	)

4377 
	#CAN_F3R2_FB8_Pos
 (8U)

	)

4378 
	#CAN_F3R2_FB8_Msk
 (0x1U << 
CAN_F3R2_FB8_Pos
è

	)

4379 
	#CAN_F3R2_FB8
 
CAN_F3R2_FB8_Msk


	)

4380 
	#CAN_F3R2_FB9_Pos
 (9U)

	)

4381 
	#CAN_F3R2_FB9_Msk
 (0x1U << 
CAN_F3R2_FB9_Pos
è

	)

4382 
	#CAN_F3R2_FB9
 
CAN_F3R2_FB9_Msk


	)

4383 
	#CAN_F3R2_FB10_Pos
 (10U)

	)

4384 
	#CAN_F3R2_FB10_Msk
 (0x1U << 
CAN_F3R2_FB10_Pos
è

	)

4385 
	#CAN_F3R2_FB10
 
CAN_F3R2_FB10_Msk


	)

4386 
	#CAN_F3R2_FB11_Pos
 (11U)

	)

4387 
	#CAN_F3R2_FB11_Msk
 (0x1U << 
CAN_F3R2_FB11_Pos
è

	)

4388 
	#CAN_F3R2_FB11
 
CAN_F3R2_FB11_Msk


	)

4389 
	#CAN_F3R2_FB12_Pos
 (12U)

	)

4390 
	#CAN_F3R2_FB12_Msk
 (0x1U << 
CAN_F3R2_FB12_Pos
è

	)

4391 
	#CAN_F3R2_FB12
 
CAN_F3R2_FB12_Msk


	)

4392 
	#CAN_F3R2_FB13_Pos
 (13U)

	)

4393 
	#CAN_F3R2_FB13_Msk
 (0x1U << 
CAN_F3R2_FB13_Pos
è

	)

4394 
	#CAN_F3R2_FB13
 
CAN_F3R2_FB13_Msk


	)

4395 
	#CAN_F3R2_FB14_Pos
 (14U)

	)

4396 
	#CAN_F3R2_FB14_Msk
 (0x1U << 
CAN_F3R2_FB14_Pos
è

	)

4397 
	#CAN_F3R2_FB14
 
CAN_F3R2_FB14_Msk


	)

4398 
	#CAN_F3R2_FB15_Pos
 (15U)

	)

4399 
	#CAN_F3R2_FB15_Msk
 (0x1U << 
CAN_F3R2_FB15_Pos
è

	)

4400 
	#CAN_F3R2_FB15
 
CAN_F3R2_FB15_Msk


	)

4401 
	#CAN_F3R2_FB16_Pos
 (16U)

	)

4402 
	#CAN_F3R2_FB16_Msk
 (0x1U << 
CAN_F3R2_FB16_Pos
è

	)

4403 
	#CAN_F3R2_FB16
 
CAN_F3R2_FB16_Msk


	)

4404 
	#CAN_F3R2_FB17_Pos
 (17U)

	)

4405 
	#CAN_F3R2_FB17_Msk
 (0x1U << 
CAN_F3R2_FB17_Pos
è

	)

4406 
	#CAN_F3R2_FB17
 
CAN_F3R2_FB17_Msk


	)

4407 
	#CAN_F3R2_FB18_Pos
 (18U)

	)

4408 
	#CAN_F3R2_FB18_Msk
 (0x1U << 
CAN_F3R2_FB18_Pos
è

	)

4409 
	#CAN_F3R2_FB18
 
CAN_F3R2_FB18_Msk


	)

4410 
	#CAN_F3R2_FB19_Pos
 (19U)

	)

4411 
	#CAN_F3R2_FB19_Msk
 (0x1U << 
CAN_F3R2_FB19_Pos
è

	)

4412 
	#CAN_F3R2_FB19
 
CAN_F3R2_FB19_Msk


	)

4413 
	#CAN_F3R2_FB20_Pos
 (20U)

	)

4414 
	#CAN_F3R2_FB20_Msk
 (0x1U << 
CAN_F3R2_FB20_Pos
è

	)

4415 
	#CAN_F3R2_FB20
 
CAN_F3R2_FB20_Msk


	)

4416 
	#CAN_F3R2_FB21_Pos
 (21U)

	)

4417 
	#CAN_F3R2_FB21_Msk
 (0x1U << 
CAN_F3R2_FB21_Pos
è

	)

4418 
	#CAN_F3R2_FB21
 
CAN_F3R2_FB21_Msk


	)

4419 
	#CAN_F3R2_FB22_Pos
 (22U)

	)

4420 
	#CAN_F3R2_FB22_Msk
 (0x1U << 
CAN_F3R2_FB22_Pos
è

	)

4421 
	#CAN_F3R2_FB22
 
CAN_F3R2_FB22_Msk


	)

4422 
	#CAN_F3R2_FB23_Pos
 (23U)

	)

4423 
	#CAN_F3R2_FB23_Msk
 (0x1U << 
CAN_F3R2_FB23_Pos
è

	)

4424 
	#CAN_F3R2_FB23
 
CAN_F3R2_FB23_Msk


	)

4425 
	#CAN_F3R2_FB24_Pos
 (24U)

	)

4426 
	#CAN_F3R2_FB24_Msk
 (0x1U << 
CAN_F3R2_FB24_Pos
è

	)

4427 
	#CAN_F3R2_FB24
 
CAN_F3R2_FB24_Msk


	)

4428 
	#CAN_F3R2_FB25_Pos
 (25U)

	)

4429 
	#CAN_F3R2_FB25_Msk
 (0x1U << 
CAN_F3R2_FB25_Pos
è

	)

4430 
	#CAN_F3R2_FB25
 
CAN_F3R2_FB25_Msk


	)

4431 
	#CAN_F3R2_FB26_Pos
 (26U)

	)

4432 
	#CAN_F3R2_FB26_Msk
 (0x1U << 
CAN_F3R2_FB26_Pos
è

	)

4433 
	#CAN_F3R2_FB26
 
CAN_F3R2_FB26_Msk


	)

4434 
	#CAN_F3R2_FB27_Pos
 (27U)

	)

4435 
	#CAN_F3R2_FB27_Msk
 (0x1U << 
CAN_F3R2_FB27_Pos
è

	)

4436 
	#CAN_F3R2_FB27
 
CAN_F3R2_FB27_Msk


	)

4437 
	#CAN_F3R2_FB28_Pos
 (28U)

	)

4438 
	#CAN_F3R2_FB28_Msk
 (0x1U << 
CAN_F3R2_FB28_Pos
è

	)

4439 
	#CAN_F3R2_FB28
 
CAN_F3R2_FB28_Msk


	)

4440 
	#CAN_F3R2_FB29_Pos
 (29U)

	)

4441 
	#CAN_F3R2_FB29_Msk
 (0x1U << 
CAN_F3R2_FB29_Pos
è

	)

4442 
	#CAN_F3R2_FB29
 
CAN_F3R2_FB29_Msk


	)

4443 
	#CAN_F3R2_FB30_Pos
 (30U)

	)

4444 
	#CAN_F3R2_FB30_Msk
 (0x1U << 
CAN_F3R2_FB30_Pos
è

	)

4445 
	#CAN_F3R2_FB30
 
CAN_F3R2_FB30_Msk


	)

4446 
	#CAN_F3R2_FB31_Pos
 (31U)

	)

4447 
	#CAN_F3R2_FB31_Msk
 (0x1U << 
CAN_F3R2_FB31_Pos
è

	)

4448 
	#CAN_F3R2_FB31
 
CAN_F3R2_FB31_Msk


	)

4451 
	#CAN_F4R2_FB0_Pos
 (0U)

	)

4452 
	#CAN_F4R2_FB0_Msk
 (0x1U << 
CAN_F4R2_FB0_Pos
è

	)

4453 
	#CAN_F4R2_FB0
 
CAN_F4R2_FB0_Msk


	)

4454 
	#CAN_F4R2_FB1_Pos
 (1U)

	)

4455 
	#CAN_F4R2_FB1_Msk
 (0x1U << 
CAN_F4R2_FB1_Pos
è

	)

4456 
	#CAN_F4R2_FB1
 
CAN_F4R2_FB1_Msk


	)

4457 
	#CAN_F4R2_FB2_Pos
 (2U)

	)

4458 
	#CAN_F4R2_FB2_Msk
 (0x1U << 
CAN_F4R2_FB2_Pos
è

	)

4459 
	#CAN_F4R2_FB2
 
CAN_F4R2_FB2_Msk


	)

4460 
	#CAN_F4R2_FB3_Pos
 (3U)

	)

4461 
	#CAN_F4R2_FB3_Msk
 (0x1U << 
CAN_F4R2_FB3_Pos
è

	)

4462 
	#CAN_F4R2_FB3
 
CAN_F4R2_FB3_Msk


	)

4463 
	#CAN_F4R2_FB4_Pos
 (4U)

	)

4464 
	#CAN_F4R2_FB4_Msk
 (0x1U << 
CAN_F4R2_FB4_Pos
è

	)

4465 
	#CAN_F4R2_FB4
 
CAN_F4R2_FB4_Msk


	)

4466 
	#CAN_F4R2_FB5_Pos
 (5U)

	)

4467 
	#CAN_F4R2_FB5_Msk
 (0x1U << 
CAN_F4R2_FB5_Pos
è

	)

4468 
	#CAN_F4R2_FB5
 
CAN_F4R2_FB5_Msk


	)

4469 
	#CAN_F4R2_FB6_Pos
 (6U)

	)

4470 
	#CAN_F4R2_FB6_Msk
 (0x1U << 
CAN_F4R2_FB6_Pos
è

	)

4471 
	#CAN_F4R2_FB6
 
CAN_F4R2_FB6_Msk


	)

4472 
	#CAN_F4R2_FB7_Pos
 (7U)

	)

4473 
	#CAN_F4R2_FB7_Msk
 (0x1U << 
CAN_F4R2_FB7_Pos
è

	)

4474 
	#CAN_F4R2_FB7
 
CAN_F4R2_FB7_Msk


	)

4475 
	#CAN_F4R2_FB8_Pos
 (8U)

	)

4476 
	#CAN_F4R2_FB8_Msk
 (0x1U << 
CAN_F4R2_FB8_Pos
è

	)

4477 
	#CAN_F4R2_FB8
 
CAN_F4R2_FB8_Msk


	)

4478 
	#CAN_F4R2_FB9_Pos
 (9U)

	)

4479 
	#CAN_F4R2_FB9_Msk
 (0x1U << 
CAN_F4R2_FB9_Pos
è

	)

4480 
	#CAN_F4R2_FB9
 
CAN_F4R2_FB9_Msk


	)

4481 
	#CAN_F4R2_FB10_Pos
 (10U)

	)

4482 
	#CAN_F4R2_FB10_Msk
 (0x1U << 
CAN_F4R2_FB10_Pos
è

	)

4483 
	#CAN_F4R2_FB10
 
CAN_F4R2_FB10_Msk


	)

4484 
	#CAN_F4R2_FB11_Pos
 (11U)

	)

4485 
	#CAN_F4R2_FB11_Msk
 (0x1U << 
CAN_F4R2_FB11_Pos
è

	)

4486 
	#CAN_F4R2_FB11
 
CAN_F4R2_FB11_Msk


	)

4487 
	#CAN_F4R2_FB12_Pos
 (12U)

	)

4488 
	#CAN_F4R2_FB12_Msk
 (0x1U << 
CAN_F4R2_FB12_Pos
è

	)

4489 
	#CAN_F4R2_FB12
 
CAN_F4R2_FB12_Msk


	)

4490 
	#CAN_F4R2_FB13_Pos
 (13U)

	)

4491 
	#CAN_F4R2_FB13_Msk
 (0x1U << 
CAN_F4R2_FB13_Pos
è

	)

4492 
	#CAN_F4R2_FB13
 
CAN_F4R2_FB13_Msk


	)

4493 
	#CAN_F4R2_FB14_Pos
 (14U)

	)

4494 
	#CAN_F4R2_FB14_Msk
 (0x1U << 
CAN_F4R2_FB14_Pos
è

	)

4495 
	#CAN_F4R2_FB14
 
CAN_F4R2_FB14_Msk


	)

4496 
	#CAN_F4R2_FB15_Pos
 (15U)

	)

4497 
	#CAN_F4R2_FB15_Msk
 (0x1U << 
CAN_F4R2_FB15_Pos
è

	)

4498 
	#CAN_F4R2_FB15
 
CAN_F4R2_FB15_Msk


	)

4499 
	#CAN_F4R2_FB16_Pos
 (16U)

	)

4500 
	#CAN_F4R2_FB16_Msk
 (0x1U << 
CAN_F4R2_FB16_Pos
è

	)

4501 
	#CAN_F4R2_FB16
 
CAN_F4R2_FB16_Msk


	)

4502 
	#CAN_F4R2_FB17_Pos
 (17U)

	)

4503 
	#CAN_F4R2_FB17_Msk
 (0x1U << 
CAN_F4R2_FB17_Pos
è

	)

4504 
	#CAN_F4R2_FB17
 
CAN_F4R2_FB17_Msk


	)

4505 
	#CAN_F4R2_FB18_Pos
 (18U)

	)

4506 
	#CAN_F4R2_FB18_Msk
 (0x1U << 
CAN_F4R2_FB18_Pos
è

	)

4507 
	#CAN_F4R2_FB18
 
CAN_F4R2_FB18_Msk


	)

4508 
	#CAN_F4R2_FB19_Pos
 (19U)

	)

4509 
	#CAN_F4R2_FB19_Msk
 (0x1U << 
CAN_F4R2_FB19_Pos
è

	)

4510 
	#CAN_F4R2_FB19
 
CAN_F4R2_FB19_Msk


	)

4511 
	#CAN_F4R2_FB20_Pos
 (20U)

	)

4512 
	#CAN_F4R2_FB20_Msk
 (0x1U << 
CAN_F4R2_FB20_Pos
è

	)

4513 
	#CAN_F4R2_FB20
 
CAN_F4R2_FB20_Msk


	)

4514 
	#CAN_F4R2_FB21_Pos
 (21U)

	)

4515 
	#CAN_F4R2_FB21_Msk
 (0x1U << 
CAN_F4R2_FB21_Pos
è

	)

4516 
	#CAN_F4R2_FB21
 
CAN_F4R2_FB21_Msk


	)

4517 
	#CAN_F4R2_FB22_Pos
 (22U)

	)

4518 
	#CAN_F4R2_FB22_Msk
 (0x1U << 
CAN_F4R2_FB22_Pos
è

	)

4519 
	#CAN_F4R2_FB22
 
CAN_F4R2_FB22_Msk


	)

4520 
	#CAN_F4R2_FB23_Pos
 (23U)

	)

4521 
	#CAN_F4R2_FB23_Msk
 (0x1U << 
CAN_F4R2_FB23_Pos
è

	)

4522 
	#CAN_F4R2_FB23
 
CAN_F4R2_FB23_Msk


	)

4523 
	#CAN_F4R2_FB24_Pos
 (24U)

	)

4524 
	#CAN_F4R2_FB24_Msk
 (0x1U << 
CAN_F4R2_FB24_Pos
è

	)

4525 
	#CAN_F4R2_FB24
 
CAN_F4R2_FB24_Msk


	)

4526 
	#CAN_F4R2_FB25_Pos
 (25U)

	)

4527 
	#CAN_F4R2_FB25_Msk
 (0x1U << 
CAN_F4R2_FB25_Pos
è

	)

4528 
	#CAN_F4R2_FB25
 
CAN_F4R2_FB25_Msk


	)

4529 
	#CAN_F4R2_FB26_Pos
 (26U)

	)

4530 
	#CAN_F4R2_FB26_Msk
 (0x1U << 
CAN_F4R2_FB26_Pos
è

	)

4531 
	#CAN_F4R2_FB26
 
CAN_F4R2_FB26_Msk


	)

4532 
	#CAN_F4R2_FB27_Pos
 (27U)

	)

4533 
	#CAN_F4R2_FB27_Msk
 (0x1U << 
CAN_F4R2_FB27_Pos
è

	)

4534 
	#CAN_F4R2_FB27
 
CAN_F4R2_FB27_Msk


	)

4535 
	#CAN_F4R2_FB28_Pos
 (28U)

	)

4536 
	#CAN_F4R2_FB28_Msk
 (0x1U << 
CAN_F4R2_FB28_Pos
è

	)

4537 
	#CAN_F4R2_FB28
 
CAN_F4R2_FB28_Msk


	)

4538 
	#CAN_F4R2_FB29_Pos
 (29U)

	)

4539 
	#CAN_F4R2_FB29_Msk
 (0x1U << 
CAN_F4R2_FB29_Pos
è

	)

4540 
	#CAN_F4R2_FB29
 
CAN_F4R2_FB29_Msk


	)

4541 
	#CAN_F4R2_FB30_Pos
 (30U)

	)

4542 
	#CAN_F4R2_FB30_Msk
 (0x1U << 
CAN_F4R2_FB30_Pos
è

	)

4543 
	#CAN_F4R2_FB30
 
CAN_F4R2_FB30_Msk


	)

4544 
	#CAN_F4R2_FB31_Pos
 (31U)

	)

4545 
	#CAN_F4R2_FB31_Msk
 (0x1U << 
CAN_F4R2_FB31_Pos
è

	)

4546 
	#CAN_F4R2_FB31
 
CAN_F4R2_FB31_Msk


	)

4549 
	#CAN_F5R2_FB0_Pos
 (0U)

	)

4550 
	#CAN_F5R2_FB0_Msk
 (0x1U << 
CAN_F5R2_FB0_Pos
è

	)

4551 
	#CAN_F5R2_FB0
 
CAN_F5R2_FB0_Msk


	)

4552 
	#CAN_F5R2_FB1_Pos
 (1U)

	)

4553 
	#CAN_F5R2_FB1_Msk
 (0x1U << 
CAN_F5R2_FB1_Pos
è

	)

4554 
	#CAN_F5R2_FB1
 
CAN_F5R2_FB1_Msk


	)

4555 
	#CAN_F5R2_FB2_Pos
 (2U)

	)

4556 
	#CAN_F5R2_FB2_Msk
 (0x1U << 
CAN_F5R2_FB2_Pos
è

	)

4557 
	#CAN_F5R2_FB2
 
CAN_F5R2_FB2_Msk


	)

4558 
	#CAN_F5R2_FB3_Pos
 (3U)

	)

4559 
	#CAN_F5R2_FB3_Msk
 (0x1U << 
CAN_F5R2_FB3_Pos
è

	)

4560 
	#CAN_F5R2_FB3
 
CAN_F5R2_FB3_Msk


	)

4561 
	#CAN_F5R2_FB4_Pos
 (4U)

	)

4562 
	#CAN_F5R2_FB4_Msk
 (0x1U << 
CAN_F5R2_FB4_Pos
è

	)

4563 
	#CAN_F5R2_FB4
 
CAN_F5R2_FB4_Msk


	)

4564 
	#CAN_F5R2_FB5_Pos
 (5U)

	)

4565 
	#CAN_F5R2_FB5_Msk
 (0x1U << 
CAN_F5R2_FB5_Pos
è

	)

4566 
	#CAN_F5R2_FB5
 
CAN_F5R2_FB5_Msk


	)

4567 
	#CAN_F5R2_FB6_Pos
 (6U)

	)

4568 
	#CAN_F5R2_FB6_Msk
 (0x1U << 
CAN_F5R2_FB6_Pos
è

	)

4569 
	#CAN_F5R2_FB6
 
CAN_F5R2_FB6_Msk


	)

4570 
	#CAN_F5R2_FB7_Pos
 (7U)

	)

4571 
	#CAN_F5R2_FB7_Msk
 (0x1U << 
CAN_F5R2_FB7_Pos
è

	)

4572 
	#CAN_F5R2_FB7
 
CAN_F5R2_FB7_Msk


	)

4573 
	#CAN_F5R2_FB8_Pos
 (8U)

	)

4574 
	#CAN_F5R2_FB8_Msk
 (0x1U << 
CAN_F5R2_FB8_Pos
è

	)

4575 
	#CAN_F5R2_FB8
 
CAN_F5R2_FB8_Msk


	)

4576 
	#CAN_F5R2_FB9_Pos
 (9U)

	)

4577 
	#CAN_F5R2_FB9_Msk
 (0x1U << 
CAN_F5R2_FB9_Pos
è

	)

4578 
	#CAN_F5R2_FB9
 
CAN_F5R2_FB9_Msk


	)

4579 
	#CAN_F5R2_FB10_Pos
 (10U)

	)

4580 
	#CAN_F5R2_FB10_Msk
 (0x1U << 
CAN_F5R2_FB10_Pos
è

	)

4581 
	#CAN_F5R2_FB10
 
CAN_F5R2_FB10_Msk


	)

4582 
	#CAN_F5R2_FB11_Pos
 (11U)

	)

4583 
	#CAN_F5R2_FB11_Msk
 (0x1U << 
CAN_F5R2_FB11_Pos
è

	)

4584 
	#CAN_F5R2_FB11
 
CAN_F5R2_FB11_Msk


	)

4585 
	#CAN_F5R2_FB12_Pos
 (12U)

	)

4586 
	#CAN_F5R2_FB12_Msk
 (0x1U << 
CAN_F5R2_FB12_Pos
è

	)

4587 
	#CAN_F5R2_FB12
 
CAN_F5R2_FB12_Msk


	)

4588 
	#CAN_F5R2_FB13_Pos
 (13U)

	)

4589 
	#CAN_F5R2_FB13_Msk
 (0x1U << 
CAN_F5R2_FB13_Pos
è

	)

4590 
	#CAN_F5R2_FB13
 
CAN_F5R2_FB13_Msk


	)

4591 
	#CAN_F5R2_FB14_Pos
 (14U)

	)

4592 
	#CAN_F5R2_FB14_Msk
 (0x1U << 
CAN_F5R2_FB14_Pos
è

	)

4593 
	#CAN_F5R2_FB14
 
CAN_F5R2_FB14_Msk


	)

4594 
	#CAN_F5R2_FB15_Pos
 (15U)

	)

4595 
	#CAN_F5R2_FB15_Msk
 (0x1U << 
CAN_F5R2_FB15_Pos
è

	)

4596 
	#CAN_F5R2_FB15
 
CAN_F5R2_FB15_Msk


	)

4597 
	#CAN_F5R2_FB16_Pos
 (16U)

	)

4598 
	#CAN_F5R2_FB16_Msk
 (0x1U << 
CAN_F5R2_FB16_Pos
è

	)

4599 
	#CAN_F5R2_FB16
 
CAN_F5R2_FB16_Msk


	)

4600 
	#CAN_F5R2_FB17_Pos
 (17U)

	)

4601 
	#CAN_F5R2_FB17_Msk
 (0x1U << 
CAN_F5R2_FB17_Pos
è

	)

4602 
	#CAN_F5R2_FB17
 
CAN_F5R2_FB17_Msk


	)

4603 
	#CAN_F5R2_FB18_Pos
 (18U)

	)

4604 
	#CAN_F5R2_FB18_Msk
 (0x1U << 
CAN_F5R2_FB18_Pos
è

	)

4605 
	#CAN_F5R2_FB18
 
CAN_F5R2_FB18_Msk


	)

4606 
	#CAN_F5R2_FB19_Pos
 (19U)

	)

4607 
	#CAN_F5R2_FB19_Msk
 (0x1U << 
CAN_F5R2_FB19_Pos
è

	)

4608 
	#CAN_F5R2_FB19
 
CAN_F5R2_FB19_Msk


	)

4609 
	#CAN_F5R2_FB20_Pos
 (20U)

	)

4610 
	#CAN_F5R2_FB20_Msk
 (0x1U << 
CAN_F5R2_FB20_Pos
è

	)

4611 
	#CAN_F5R2_FB20
 
CAN_F5R2_FB20_Msk


	)

4612 
	#CAN_F5R2_FB21_Pos
 (21U)

	)

4613 
	#CAN_F5R2_FB21_Msk
 (0x1U << 
CAN_F5R2_FB21_Pos
è

	)

4614 
	#CAN_F5R2_FB21
 
CAN_F5R2_FB21_Msk


	)

4615 
	#CAN_F5R2_FB22_Pos
 (22U)

	)

4616 
	#CAN_F5R2_FB22_Msk
 (0x1U << 
CAN_F5R2_FB22_Pos
è

	)

4617 
	#CAN_F5R2_FB22
 
CAN_F5R2_FB22_Msk


	)

4618 
	#CAN_F5R2_FB23_Pos
 (23U)

	)

4619 
	#CAN_F5R2_FB23_Msk
 (0x1U << 
CAN_F5R2_FB23_Pos
è

	)

4620 
	#CAN_F5R2_FB23
 
CAN_F5R2_FB23_Msk


	)

4621 
	#CAN_F5R2_FB24_Pos
 (24U)

	)

4622 
	#CAN_F5R2_FB24_Msk
 (0x1U << 
CAN_F5R2_FB24_Pos
è

	)

4623 
	#CAN_F5R2_FB24
 
CAN_F5R2_FB24_Msk


	)

4624 
	#CAN_F5R2_FB25_Pos
 (25U)

	)

4625 
	#CAN_F5R2_FB25_Msk
 (0x1U << 
CAN_F5R2_FB25_Pos
è

	)

4626 
	#CAN_F5R2_FB25
 
CAN_F5R2_FB25_Msk


	)

4627 
	#CAN_F5R2_FB26_Pos
 (26U)

	)

4628 
	#CAN_F5R2_FB26_Msk
 (0x1U << 
CAN_F5R2_FB26_Pos
è

	)

4629 
	#CAN_F5R2_FB26
 
CAN_F5R2_FB26_Msk


	)

4630 
	#CAN_F5R2_FB27_Pos
 (27U)

	)

4631 
	#CAN_F5R2_FB27_Msk
 (0x1U << 
CAN_F5R2_FB27_Pos
è

	)

4632 
	#CAN_F5R2_FB27
 
CAN_F5R2_FB27_Msk


	)

4633 
	#CAN_F5R2_FB28_Pos
 (28U)

	)

4634 
	#CAN_F5R2_FB28_Msk
 (0x1U << 
CAN_F5R2_FB28_Pos
è

	)

4635 
	#CAN_F5R2_FB28
 
CAN_F5R2_FB28_Msk


	)

4636 
	#CAN_F5R2_FB29_Pos
 (29U)

	)

4637 
	#CAN_F5R2_FB29_Msk
 (0x1U << 
CAN_F5R2_FB29_Pos
è

	)

4638 
	#CAN_F5R2_FB29
 
CAN_F5R2_FB29_Msk


	)

4639 
	#CAN_F5R2_FB30_Pos
 (30U)

	)

4640 
	#CAN_F5R2_FB30_Msk
 (0x1U << 
CAN_F5R2_FB30_Pos
è

	)

4641 
	#CAN_F5R2_FB30
 
CAN_F5R2_FB30_Msk


	)

4642 
	#CAN_F5R2_FB31_Pos
 (31U)

	)

4643 
	#CAN_F5R2_FB31_Msk
 (0x1U << 
CAN_F5R2_FB31_Pos
è

	)

4644 
	#CAN_F5R2_FB31
 
CAN_F5R2_FB31_Msk


	)

4647 
	#CAN_F6R2_FB0_Pos
 (0U)

	)

4648 
	#CAN_F6R2_FB0_Msk
 (0x1U << 
CAN_F6R2_FB0_Pos
è

	)

4649 
	#CAN_F6R2_FB0
 
CAN_F6R2_FB0_Msk


	)

4650 
	#CAN_F6R2_FB1_Pos
 (1U)

	)

4651 
	#CAN_F6R2_FB1_Msk
 (0x1U << 
CAN_F6R2_FB1_Pos
è

	)

4652 
	#CAN_F6R2_FB1
 
CAN_F6R2_FB1_Msk


	)

4653 
	#CAN_F6R2_FB2_Pos
 (2U)

	)

4654 
	#CAN_F6R2_FB2_Msk
 (0x1U << 
CAN_F6R2_FB2_Pos
è

	)

4655 
	#CAN_F6R2_FB2
 
CAN_F6R2_FB2_Msk


	)

4656 
	#CAN_F6R2_FB3_Pos
 (3U)

	)

4657 
	#CAN_F6R2_FB3_Msk
 (0x1U << 
CAN_F6R2_FB3_Pos
è

	)

4658 
	#CAN_F6R2_FB3
 
CAN_F6R2_FB3_Msk


	)

4659 
	#CAN_F6R2_FB4_Pos
 (4U)

	)

4660 
	#CAN_F6R2_FB4_Msk
 (0x1U << 
CAN_F6R2_FB4_Pos
è

	)

4661 
	#CAN_F6R2_FB4
 
CAN_F6R2_FB4_Msk


	)

4662 
	#CAN_F6R2_FB5_Pos
 (5U)

	)

4663 
	#CAN_F6R2_FB5_Msk
 (0x1U << 
CAN_F6R2_FB5_Pos
è

	)

4664 
	#CAN_F6R2_FB5
 
CAN_F6R2_FB5_Msk


	)

4665 
	#CAN_F6R2_FB6_Pos
 (6U)

	)

4666 
	#CAN_F6R2_FB6_Msk
 (0x1U << 
CAN_F6R2_FB6_Pos
è

	)

4667 
	#CAN_F6R2_FB6
 
CAN_F6R2_FB6_Msk


	)

4668 
	#CAN_F6R2_FB7_Pos
 (7U)

	)

4669 
	#CAN_F6R2_FB7_Msk
 (0x1U << 
CAN_F6R2_FB7_Pos
è

	)

4670 
	#CAN_F6R2_FB7
 
CAN_F6R2_FB7_Msk


	)

4671 
	#CAN_F6R2_FB8_Pos
 (8U)

	)

4672 
	#CAN_F6R2_FB8_Msk
 (0x1U << 
CAN_F6R2_FB8_Pos
è

	)

4673 
	#CAN_F6R2_FB8
 
CAN_F6R2_FB8_Msk


	)

4674 
	#CAN_F6R2_FB9_Pos
 (9U)

	)

4675 
	#CAN_F6R2_FB9_Msk
 (0x1U << 
CAN_F6R2_FB9_Pos
è

	)

4676 
	#CAN_F6R2_FB9
 
CAN_F6R2_FB9_Msk


	)

4677 
	#CAN_F6R2_FB10_Pos
 (10U)

	)

4678 
	#CAN_F6R2_FB10_Msk
 (0x1U << 
CAN_F6R2_FB10_Pos
è

	)

4679 
	#CAN_F6R2_FB10
 
CAN_F6R2_FB10_Msk


	)

4680 
	#CAN_F6R2_FB11_Pos
 (11U)

	)

4681 
	#CAN_F6R2_FB11_Msk
 (0x1U << 
CAN_F6R2_FB11_Pos
è

	)

4682 
	#CAN_F6R2_FB11
 
CAN_F6R2_FB11_Msk


	)

4683 
	#CAN_F6R2_FB12_Pos
 (12U)

	)

4684 
	#CAN_F6R2_FB12_Msk
 (0x1U << 
CAN_F6R2_FB12_Pos
è

	)

4685 
	#CAN_F6R2_FB12
 
CAN_F6R2_FB12_Msk


	)

4686 
	#CAN_F6R2_FB13_Pos
 (13U)

	)

4687 
	#CAN_F6R2_FB13_Msk
 (0x1U << 
CAN_F6R2_FB13_Pos
è

	)

4688 
	#CAN_F6R2_FB13
 
CAN_F6R2_FB13_Msk


	)

4689 
	#CAN_F6R2_FB14_Pos
 (14U)

	)

4690 
	#CAN_F6R2_FB14_Msk
 (0x1U << 
CAN_F6R2_FB14_Pos
è

	)

4691 
	#CAN_F6R2_FB14
 
CAN_F6R2_FB14_Msk


	)

4692 
	#CAN_F6R2_FB15_Pos
 (15U)

	)

4693 
	#CAN_F6R2_FB15_Msk
 (0x1U << 
CAN_F6R2_FB15_Pos
è

	)

4694 
	#CAN_F6R2_FB15
 
CAN_F6R2_FB15_Msk


	)

4695 
	#CAN_F6R2_FB16_Pos
 (16U)

	)

4696 
	#CAN_F6R2_FB16_Msk
 (0x1U << 
CAN_F6R2_FB16_Pos
è

	)

4697 
	#CAN_F6R2_FB16
 
CAN_F6R2_FB16_Msk


	)

4698 
	#CAN_F6R2_FB17_Pos
 (17U)

	)

4699 
	#CAN_F6R2_FB17_Msk
 (0x1U << 
CAN_F6R2_FB17_Pos
è

	)

4700 
	#CAN_F6R2_FB17
 
CAN_F6R2_FB17_Msk


	)

4701 
	#CAN_F6R2_FB18_Pos
 (18U)

	)

4702 
	#CAN_F6R2_FB18_Msk
 (0x1U << 
CAN_F6R2_FB18_Pos
è

	)

4703 
	#CAN_F6R2_FB18
 
CAN_F6R2_FB18_Msk


	)

4704 
	#CAN_F6R2_FB19_Pos
 (19U)

	)

4705 
	#CAN_F6R2_FB19_Msk
 (0x1U << 
CAN_F6R2_FB19_Pos
è

	)

4706 
	#CAN_F6R2_FB19
 
CAN_F6R2_FB19_Msk


	)

4707 
	#CAN_F6R2_FB20_Pos
 (20U)

	)

4708 
	#CAN_F6R2_FB20_Msk
 (0x1U << 
CAN_F6R2_FB20_Pos
è

	)

4709 
	#CAN_F6R2_FB20
 
CAN_F6R2_FB20_Msk


	)

4710 
	#CAN_F6R2_FB21_Pos
 (21U)

	)

4711 
	#CAN_F6R2_FB21_Msk
 (0x1U << 
CAN_F6R2_FB21_Pos
è

	)

4712 
	#CAN_F6R2_FB21
 
CAN_F6R2_FB21_Msk


	)

4713 
	#CAN_F6R2_FB22_Pos
 (22U)

	)

4714 
	#CAN_F6R2_FB22_Msk
 (0x1U << 
CAN_F6R2_FB22_Pos
è

	)

4715 
	#CAN_F6R2_FB22
 
CAN_F6R2_FB22_Msk


	)

4716 
	#CAN_F6R2_FB23_Pos
 (23U)

	)

4717 
	#CAN_F6R2_FB23_Msk
 (0x1U << 
CAN_F6R2_FB23_Pos
è

	)

4718 
	#CAN_F6R2_FB23
 
CAN_F6R2_FB23_Msk


	)

4719 
	#CAN_F6R2_FB24_Pos
 (24U)

	)

4720 
	#CAN_F6R2_FB24_Msk
 (0x1U << 
CAN_F6R2_FB24_Pos
è

	)

4721 
	#CAN_F6R2_FB24
 
CAN_F6R2_FB24_Msk


	)

4722 
	#CAN_F6R2_FB25_Pos
 (25U)

	)

4723 
	#CAN_F6R2_FB25_Msk
 (0x1U << 
CAN_F6R2_FB25_Pos
è

	)

4724 
	#CAN_F6R2_FB25
 
CAN_F6R2_FB25_Msk


	)

4725 
	#CAN_F6R2_FB26_Pos
 (26U)

	)

4726 
	#CAN_F6R2_FB26_Msk
 (0x1U << 
CAN_F6R2_FB26_Pos
è

	)

4727 
	#CAN_F6R2_FB26
 
CAN_F6R2_FB26_Msk


	)

4728 
	#CAN_F6R2_FB27_Pos
 (27U)

	)

4729 
	#CAN_F6R2_FB27_Msk
 (0x1U << 
CAN_F6R2_FB27_Pos
è

	)

4730 
	#CAN_F6R2_FB27
 
CAN_F6R2_FB27_Msk


	)

4731 
	#CAN_F6R2_FB28_Pos
 (28U)

	)

4732 
	#CAN_F6R2_FB28_Msk
 (0x1U << 
CAN_F6R2_FB28_Pos
è

	)

4733 
	#CAN_F6R2_FB28
 
CAN_F6R2_FB28_Msk


	)

4734 
	#CAN_F6R2_FB29_Pos
 (29U)

	)

4735 
	#CAN_F6R2_FB29_Msk
 (0x1U << 
CAN_F6R2_FB29_Pos
è

	)

4736 
	#CAN_F6R2_FB29
 
CAN_F6R2_FB29_Msk


	)

4737 
	#CAN_F6R2_FB30_Pos
 (30U)

	)

4738 
	#CAN_F6R2_FB30_Msk
 (0x1U << 
CAN_F6R2_FB30_Pos
è

	)

4739 
	#CAN_F6R2_FB30
 
CAN_F6R2_FB30_Msk


	)

4740 
	#CAN_F6R2_FB31_Pos
 (31U)

	)

4741 
	#CAN_F6R2_FB31_Msk
 (0x1U << 
CAN_F6R2_FB31_Pos
è

	)

4742 
	#CAN_F6R2_FB31
 
CAN_F6R2_FB31_Msk


	)

4745 
	#CAN_F7R2_FB0_Pos
 (0U)

	)

4746 
	#CAN_F7R2_FB0_Msk
 (0x1U << 
CAN_F7R2_FB0_Pos
è

	)

4747 
	#CAN_F7R2_FB0
 
CAN_F7R2_FB0_Msk


	)

4748 
	#CAN_F7R2_FB1_Pos
 (1U)

	)

4749 
	#CAN_F7R2_FB1_Msk
 (0x1U << 
CAN_F7R2_FB1_Pos
è

	)

4750 
	#CAN_F7R2_FB1
 
CAN_F7R2_FB1_Msk


	)

4751 
	#CAN_F7R2_FB2_Pos
 (2U)

	)

4752 
	#CAN_F7R2_FB2_Msk
 (0x1U << 
CAN_F7R2_FB2_Pos
è

	)

4753 
	#CAN_F7R2_FB2
 
CAN_F7R2_FB2_Msk


	)

4754 
	#CAN_F7R2_FB3_Pos
 (3U)

	)

4755 
	#CAN_F7R2_FB3_Msk
 (0x1U << 
CAN_F7R2_FB3_Pos
è

	)

4756 
	#CAN_F7R2_FB3
 
CAN_F7R2_FB3_Msk


	)

4757 
	#CAN_F7R2_FB4_Pos
 (4U)

	)

4758 
	#CAN_F7R2_FB4_Msk
 (0x1U << 
CAN_F7R2_FB4_Pos
è

	)

4759 
	#CAN_F7R2_FB4
 
CAN_F7R2_FB4_Msk


	)

4760 
	#CAN_F7R2_FB5_Pos
 (5U)

	)

4761 
	#CAN_F7R2_FB5_Msk
 (0x1U << 
CAN_F7R2_FB5_Pos
è

	)

4762 
	#CAN_F7R2_FB5
 
CAN_F7R2_FB5_Msk


	)

4763 
	#CAN_F7R2_FB6_Pos
 (6U)

	)

4764 
	#CAN_F7R2_FB6_Msk
 (0x1U << 
CAN_F7R2_FB6_Pos
è

	)

4765 
	#CAN_F7R2_FB6
 
CAN_F7R2_FB6_Msk


	)

4766 
	#CAN_F7R2_FB7_Pos
 (7U)

	)

4767 
	#CAN_F7R2_FB7_Msk
 (0x1U << 
CAN_F7R2_FB7_Pos
è

	)

4768 
	#CAN_F7R2_FB7
 
CAN_F7R2_FB7_Msk


	)

4769 
	#CAN_F7R2_FB8_Pos
 (8U)

	)

4770 
	#CAN_F7R2_FB8_Msk
 (0x1U << 
CAN_F7R2_FB8_Pos
è

	)

4771 
	#CAN_F7R2_FB8
 
CAN_F7R2_FB8_Msk


	)

4772 
	#CAN_F7R2_FB9_Pos
 (9U)

	)

4773 
	#CAN_F7R2_FB9_Msk
 (0x1U << 
CAN_F7R2_FB9_Pos
è

	)

4774 
	#CAN_F7R2_FB9
 
CAN_F7R2_FB9_Msk


	)

4775 
	#CAN_F7R2_FB10_Pos
 (10U)

	)

4776 
	#CAN_F7R2_FB10_Msk
 (0x1U << 
CAN_F7R2_FB10_Pos
è

	)

4777 
	#CAN_F7R2_FB10
 
CAN_F7R2_FB10_Msk


	)

4778 
	#CAN_F7R2_FB11_Pos
 (11U)

	)

4779 
	#CAN_F7R2_FB11_Msk
 (0x1U << 
CAN_F7R2_FB11_Pos
è

	)

4780 
	#CAN_F7R2_FB11
 
CAN_F7R2_FB11_Msk


	)

4781 
	#CAN_F7R2_FB12_Pos
 (12U)

	)

4782 
	#CAN_F7R2_FB12_Msk
 (0x1U << 
CAN_F7R2_FB12_Pos
è

	)

4783 
	#CAN_F7R2_FB12
 
CAN_F7R2_FB12_Msk


	)

4784 
	#CAN_F7R2_FB13_Pos
 (13U)

	)

4785 
	#CAN_F7R2_FB13_Msk
 (0x1U << 
CAN_F7R2_FB13_Pos
è

	)

4786 
	#CAN_F7R2_FB13
 
CAN_F7R2_FB13_Msk


	)

4787 
	#CAN_F7R2_FB14_Pos
 (14U)

	)

4788 
	#CAN_F7R2_FB14_Msk
 (0x1U << 
CAN_F7R2_FB14_Pos
è

	)

4789 
	#CAN_F7R2_FB14
 
CAN_F7R2_FB14_Msk


	)

4790 
	#CAN_F7R2_FB15_Pos
 (15U)

	)

4791 
	#CAN_F7R2_FB15_Msk
 (0x1U << 
CAN_F7R2_FB15_Pos
è

	)

4792 
	#CAN_F7R2_FB15
 
CAN_F7R2_FB15_Msk


	)

4793 
	#CAN_F7R2_FB16_Pos
 (16U)

	)

4794 
	#CAN_F7R2_FB16_Msk
 (0x1U << 
CAN_F7R2_FB16_Pos
è

	)

4795 
	#CAN_F7R2_FB16
 
CAN_F7R2_FB16_Msk


	)

4796 
	#CAN_F7R2_FB17_Pos
 (17U)

	)

4797 
	#CAN_F7R2_FB17_Msk
 (0x1U << 
CAN_F7R2_FB17_Pos
è

	)

4798 
	#CAN_F7R2_FB17
 
CAN_F7R2_FB17_Msk


	)

4799 
	#CAN_F7R2_FB18_Pos
 (18U)

	)

4800 
	#CAN_F7R2_FB18_Msk
 (0x1U << 
CAN_F7R2_FB18_Pos
è

	)

4801 
	#CAN_F7R2_FB18
 
CAN_F7R2_FB18_Msk


	)

4802 
	#CAN_F7R2_FB19_Pos
 (19U)

	)

4803 
	#CAN_F7R2_FB19_Msk
 (0x1U << 
CAN_F7R2_FB19_Pos
è

	)

4804 
	#CAN_F7R2_FB19
 
CAN_F7R2_FB19_Msk


	)

4805 
	#CAN_F7R2_FB20_Pos
 (20U)

	)

4806 
	#CAN_F7R2_FB20_Msk
 (0x1U << 
CAN_F7R2_FB20_Pos
è

	)

4807 
	#CAN_F7R2_FB20
 
CAN_F7R2_FB20_Msk


	)

4808 
	#CAN_F7R2_FB21_Pos
 (21U)

	)

4809 
	#CAN_F7R2_FB21_Msk
 (0x1U << 
CAN_F7R2_FB21_Pos
è

	)

4810 
	#CAN_F7R2_FB21
 
CAN_F7R2_FB21_Msk


	)

4811 
	#CAN_F7R2_FB22_Pos
 (22U)

	)

4812 
	#CAN_F7R2_FB22_Msk
 (0x1U << 
CAN_F7R2_FB22_Pos
è

	)

4813 
	#CAN_F7R2_FB22
 
CAN_F7R2_FB22_Msk


	)

4814 
	#CAN_F7R2_FB23_Pos
 (23U)

	)

4815 
	#CAN_F7R2_FB23_Msk
 (0x1U << 
CAN_F7R2_FB23_Pos
è

	)

4816 
	#CAN_F7R2_FB23
 
CAN_F7R2_FB23_Msk


	)

4817 
	#CAN_F7R2_FB24_Pos
 (24U)

	)

4818 
	#CAN_F7R2_FB24_Msk
 (0x1U << 
CAN_F7R2_FB24_Pos
è

	)

4819 
	#CAN_F7R2_FB24
 
CAN_F7R2_FB24_Msk


	)

4820 
	#CAN_F7R2_FB25_Pos
 (25U)

	)

4821 
	#CAN_F7R2_FB25_Msk
 (0x1U << 
CAN_F7R2_FB25_Pos
è

	)

4822 
	#CAN_F7R2_FB25
 
CAN_F7R2_FB25_Msk


	)

4823 
	#CAN_F7R2_FB26_Pos
 (26U)

	)

4824 
	#CAN_F7R2_FB26_Msk
 (0x1U << 
CAN_F7R2_FB26_Pos
è

	)

4825 
	#CAN_F7R2_FB26
 
CAN_F7R2_FB26_Msk


	)

4826 
	#CAN_F7R2_FB27_Pos
 (27U)

	)

4827 
	#CAN_F7R2_FB27_Msk
 (0x1U << 
CAN_F7R2_FB27_Pos
è

	)

4828 
	#CAN_F7R2_FB27
 
CAN_F7R2_FB27_Msk


	)

4829 
	#CAN_F7R2_FB28_Pos
 (28U)

	)

4830 
	#CAN_F7R2_FB28_Msk
 (0x1U << 
CAN_F7R2_FB28_Pos
è

	)

4831 
	#CAN_F7R2_FB28
 
CAN_F7R2_FB28_Msk


	)

4832 
	#CAN_F7R2_FB29_Pos
 (29U)

	)

4833 
	#CAN_F7R2_FB29_Msk
 (0x1U << 
CAN_F7R2_FB29_Pos
è

	)

4834 
	#CAN_F7R2_FB29
 
CAN_F7R2_FB29_Msk


	)

4835 
	#CAN_F7R2_FB30_Pos
 (30U)

	)

4836 
	#CAN_F7R2_FB30_Msk
 (0x1U << 
CAN_F7R2_FB30_Pos
è

	)

4837 
	#CAN_F7R2_FB30
 
CAN_F7R2_FB30_Msk


	)

4838 
	#CAN_F7R2_FB31_Pos
 (31U)

	)

4839 
	#CAN_F7R2_FB31_Msk
 (0x1U << 
CAN_F7R2_FB31_Pos
è

	)

4840 
	#CAN_F7R2_FB31
 
CAN_F7R2_FB31_Msk


	)

4843 
	#CAN_F8R2_FB0_Pos
 (0U)

	)

4844 
	#CAN_F8R2_FB0_Msk
 (0x1U << 
CAN_F8R2_FB0_Pos
è

	)

4845 
	#CAN_F8R2_FB0
 
CAN_F8R2_FB0_Msk


	)

4846 
	#CAN_F8R2_FB1_Pos
 (1U)

	)

4847 
	#CAN_F8R2_FB1_Msk
 (0x1U << 
CAN_F8R2_FB1_Pos
è

	)

4848 
	#CAN_F8R2_FB1
 
CAN_F8R2_FB1_Msk


	)

4849 
	#CAN_F8R2_FB2_Pos
 (2U)

	)

4850 
	#CAN_F8R2_FB2_Msk
 (0x1U << 
CAN_F8R2_FB2_Pos
è

	)

4851 
	#CAN_F8R2_FB2
 
CAN_F8R2_FB2_Msk


	)

4852 
	#CAN_F8R2_FB3_Pos
 (3U)

	)

4853 
	#CAN_F8R2_FB3_Msk
 (0x1U << 
CAN_F8R2_FB3_Pos
è

	)

4854 
	#CAN_F8R2_FB3
 
CAN_F8R2_FB3_Msk


	)

4855 
	#CAN_F8R2_FB4_Pos
 (4U)

	)

4856 
	#CAN_F8R2_FB4_Msk
 (0x1U << 
CAN_F8R2_FB4_Pos
è

	)

4857 
	#CAN_F8R2_FB4
 
CAN_F8R2_FB4_Msk


	)

4858 
	#CAN_F8R2_FB5_Pos
 (5U)

	)

4859 
	#CAN_F8R2_FB5_Msk
 (0x1U << 
CAN_F8R2_FB5_Pos
è

	)

4860 
	#CAN_F8R2_FB5
 
CAN_F8R2_FB5_Msk


	)

4861 
	#CAN_F8R2_FB6_Pos
 (6U)

	)

4862 
	#CAN_F8R2_FB6_Msk
 (0x1U << 
CAN_F8R2_FB6_Pos
è

	)

4863 
	#CAN_F8R2_FB6
 
CAN_F8R2_FB6_Msk


	)

4864 
	#CAN_F8R2_FB7_Pos
 (7U)

	)

4865 
	#CAN_F8R2_FB7_Msk
 (0x1U << 
CAN_F8R2_FB7_Pos
è

	)

4866 
	#CAN_F8R2_FB7
 
CAN_F8R2_FB7_Msk


	)

4867 
	#CAN_F8R2_FB8_Pos
 (8U)

	)

4868 
	#CAN_F8R2_FB8_Msk
 (0x1U << 
CAN_F8R2_FB8_Pos
è

	)

4869 
	#CAN_F8R2_FB8
 
CAN_F8R2_FB8_Msk


	)

4870 
	#CAN_F8R2_FB9_Pos
 (9U)

	)

4871 
	#CAN_F8R2_FB9_Msk
 (0x1U << 
CAN_F8R2_FB9_Pos
è

	)

4872 
	#CAN_F8R2_FB9
 
CAN_F8R2_FB9_Msk


	)

4873 
	#CAN_F8R2_FB10_Pos
 (10U)

	)

4874 
	#CAN_F8R2_FB10_Msk
 (0x1U << 
CAN_F8R2_FB10_Pos
è

	)

4875 
	#CAN_F8R2_FB10
 
CAN_F8R2_FB10_Msk


	)

4876 
	#CAN_F8R2_FB11_Pos
 (11U)

	)

4877 
	#CAN_F8R2_FB11_Msk
 (0x1U << 
CAN_F8R2_FB11_Pos
è

	)

4878 
	#CAN_F8R2_FB11
 
CAN_F8R2_FB11_Msk


	)

4879 
	#CAN_F8R2_FB12_Pos
 (12U)

	)

4880 
	#CAN_F8R2_FB12_Msk
 (0x1U << 
CAN_F8R2_FB12_Pos
è

	)

4881 
	#CAN_F8R2_FB12
 
CAN_F8R2_FB12_Msk


	)

4882 
	#CAN_F8R2_FB13_Pos
 (13U)

	)

4883 
	#CAN_F8R2_FB13_Msk
 (0x1U << 
CAN_F8R2_FB13_Pos
è

	)

4884 
	#CAN_F8R2_FB13
 
CAN_F8R2_FB13_Msk


	)

4885 
	#CAN_F8R2_FB14_Pos
 (14U)

	)

4886 
	#CAN_F8R2_FB14_Msk
 (0x1U << 
CAN_F8R2_FB14_Pos
è

	)

4887 
	#CAN_F8R2_FB14
 
CAN_F8R2_FB14_Msk


	)

4888 
	#CAN_F8R2_FB15_Pos
 (15U)

	)

4889 
	#CAN_F8R2_FB15_Msk
 (0x1U << 
CAN_F8R2_FB15_Pos
è

	)

4890 
	#CAN_F8R2_FB15
 
CAN_F8R2_FB15_Msk


	)

4891 
	#CAN_F8R2_FB16_Pos
 (16U)

	)

4892 
	#CAN_F8R2_FB16_Msk
 (0x1U << 
CAN_F8R2_FB16_Pos
è

	)

4893 
	#CAN_F8R2_FB16
 
CAN_F8R2_FB16_Msk


	)

4894 
	#CAN_F8R2_FB17_Pos
 (17U)

	)

4895 
	#CAN_F8R2_FB17_Msk
 (0x1U << 
CAN_F8R2_FB17_Pos
è

	)

4896 
	#CAN_F8R2_FB17
 
CAN_F8R2_FB17_Msk


	)

4897 
	#CAN_F8R2_FB18_Pos
 (18U)

	)

4898 
	#CAN_F8R2_FB18_Msk
 (0x1U << 
CAN_F8R2_FB18_Pos
è

	)

4899 
	#CAN_F8R2_FB18
 
CAN_F8R2_FB18_Msk


	)

4900 
	#CAN_F8R2_FB19_Pos
 (19U)

	)

4901 
	#CAN_F8R2_FB19_Msk
 (0x1U << 
CAN_F8R2_FB19_Pos
è

	)

4902 
	#CAN_F8R2_FB19
 
CAN_F8R2_FB19_Msk


	)

4903 
	#CAN_F8R2_FB20_Pos
 (20U)

	)

4904 
	#CAN_F8R2_FB20_Msk
 (0x1U << 
CAN_F8R2_FB20_Pos
è

	)

4905 
	#CAN_F8R2_FB20
 
CAN_F8R2_FB20_Msk


	)

4906 
	#CAN_F8R2_FB21_Pos
 (21U)

	)

4907 
	#CAN_F8R2_FB21_Msk
 (0x1U << 
CAN_F8R2_FB21_Pos
è

	)

4908 
	#CAN_F8R2_FB21
 
CAN_F8R2_FB21_Msk


	)

4909 
	#CAN_F8R2_FB22_Pos
 (22U)

	)

4910 
	#CAN_F8R2_FB22_Msk
 (0x1U << 
CAN_F8R2_FB22_Pos
è

	)

4911 
	#CAN_F8R2_FB22
 
CAN_F8R2_FB22_Msk


	)

4912 
	#CAN_F8R2_FB23_Pos
 (23U)

	)

4913 
	#CAN_F8R2_FB23_Msk
 (0x1U << 
CAN_F8R2_FB23_Pos
è

	)

4914 
	#CAN_F8R2_FB23
 
CAN_F8R2_FB23_Msk


	)

4915 
	#CAN_F8R2_FB24_Pos
 (24U)

	)

4916 
	#CAN_F8R2_FB24_Msk
 (0x1U << 
CAN_F8R2_FB24_Pos
è

	)

4917 
	#CAN_F8R2_FB24
 
CAN_F8R2_FB24_Msk


	)

4918 
	#CAN_F8R2_FB25_Pos
 (25U)

	)

4919 
	#CAN_F8R2_FB25_Msk
 (0x1U << 
CAN_F8R2_FB25_Pos
è

	)

4920 
	#CAN_F8R2_FB25
 
CAN_F8R2_FB25_Msk


	)

4921 
	#CAN_F8R2_FB26_Pos
 (26U)

	)

4922 
	#CAN_F8R2_FB26_Msk
 (0x1U << 
CAN_F8R2_FB26_Pos
è

	)

4923 
	#CAN_F8R2_FB26
 
CAN_F8R2_FB26_Msk


	)

4924 
	#CAN_F8R2_FB27_Pos
 (27U)

	)

4925 
	#CAN_F8R2_FB27_Msk
 (0x1U << 
CAN_F8R2_FB27_Pos
è

	)

4926 
	#CAN_F8R2_FB27
 
CAN_F8R2_FB27_Msk


	)

4927 
	#CAN_F8R2_FB28_Pos
 (28U)

	)

4928 
	#CAN_F8R2_FB28_Msk
 (0x1U << 
CAN_F8R2_FB28_Pos
è

	)

4929 
	#CAN_F8R2_FB28
 
CAN_F8R2_FB28_Msk


	)

4930 
	#CAN_F8R2_FB29_Pos
 (29U)

	)

4931 
	#CAN_F8R2_FB29_Msk
 (0x1U << 
CAN_F8R2_FB29_Pos
è

	)

4932 
	#CAN_F8R2_FB29
 
CAN_F8R2_FB29_Msk


	)

4933 
	#CAN_F8R2_FB30_Pos
 (30U)

	)

4934 
	#CAN_F8R2_FB30_Msk
 (0x1U << 
CAN_F8R2_FB30_Pos
è

	)

4935 
	#CAN_F8R2_FB30
 
CAN_F8R2_FB30_Msk


	)

4936 
	#CAN_F8R2_FB31_Pos
 (31U)

	)

4937 
	#CAN_F8R2_FB31_Msk
 (0x1U << 
CAN_F8R2_FB31_Pos
è

	)

4938 
	#CAN_F8R2_FB31
 
CAN_F8R2_FB31_Msk


	)

4941 
	#CAN_F9R2_FB0_Pos
 (0U)

	)

4942 
	#CAN_F9R2_FB0_Msk
 (0x1U << 
CAN_F9R2_FB0_Pos
è

	)

4943 
	#CAN_F9R2_FB0
 
CAN_F9R2_FB0_Msk


	)

4944 
	#CAN_F9R2_FB1_Pos
 (1U)

	)

4945 
	#CAN_F9R2_FB1_Msk
 (0x1U << 
CAN_F9R2_FB1_Pos
è

	)

4946 
	#CAN_F9R2_FB1
 
CAN_F9R2_FB1_Msk


	)

4947 
	#CAN_F9R2_FB2_Pos
 (2U)

	)

4948 
	#CAN_F9R2_FB2_Msk
 (0x1U << 
CAN_F9R2_FB2_Pos
è

	)

4949 
	#CAN_F9R2_FB2
 
CAN_F9R2_FB2_Msk


	)

4950 
	#CAN_F9R2_FB3_Pos
 (3U)

	)

4951 
	#CAN_F9R2_FB3_Msk
 (0x1U << 
CAN_F9R2_FB3_Pos
è

	)

4952 
	#CAN_F9R2_FB3
 
CAN_F9R2_FB3_Msk


	)

4953 
	#CAN_F9R2_FB4_Pos
 (4U)

	)

4954 
	#CAN_F9R2_FB4_Msk
 (0x1U << 
CAN_F9R2_FB4_Pos
è

	)

4955 
	#CAN_F9R2_FB4
 
CAN_F9R2_FB4_Msk


	)

4956 
	#CAN_F9R2_FB5_Pos
 (5U)

	)

4957 
	#CAN_F9R2_FB5_Msk
 (0x1U << 
CAN_F9R2_FB5_Pos
è

	)

4958 
	#CAN_F9R2_FB5
 
CAN_F9R2_FB5_Msk


	)

4959 
	#CAN_F9R2_FB6_Pos
 (6U)

	)

4960 
	#CAN_F9R2_FB6_Msk
 (0x1U << 
CAN_F9R2_FB6_Pos
è

	)

4961 
	#CAN_F9R2_FB6
 
CAN_F9R2_FB6_Msk


	)

4962 
	#CAN_F9R2_FB7_Pos
 (7U)

	)

4963 
	#CAN_F9R2_FB7_Msk
 (0x1U << 
CAN_F9R2_FB7_Pos
è

	)

4964 
	#CAN_F9R2_FB7
 
CAN_F9R2_FB7_Msk


	)

4965 
	#CAN_F9R2_FB8_Pos
 (8U)

	)

4966 
	#CAN_F9R2_FB8_Msk
 (0x1U << 
CAN_F9R2_FB8_Pos
è

	)

4967 
	#CAN_F9R2_FB8
 
CAN_F9R2_FB8_Msk


	)

4968 
	#CAN_F9R2_FB9_Pos
 (9U)

	)

4969 
	#CAN_F9R2_FB9_Msk
 (0x1U << 
CAN_F9R2_FB9_Pos
è

	)

4970 
	#CAN_F9R2_FB9
 
CAN_F9R2_FB9_Msk


	)

4971 
	#CAN_F9R2_FB10_Pos
 (10U)

	)

4972 
	#CAN_F9R2_FB10_Msk
 (0x1U << 
CAN_F9R2_FB10_Pos
è

	)

4973 
	#CAN_F9R2_FB10
 
CAN_F9R2_FB10_Msk


	)

4974 
	#CAN_F9R2_FB11_Pos
 (11U)

	)

4975 
	#CAN_F9R2_FB11_Msk
 (0x1U << 
CAN_F9R2_FB11_Pos
è

	)

4976 
	#CAN_F9R2_FB11
 
CAN_F9R2_FB11_Msk


	)

4977 
	#CAN_F9R2_FB12_Pos
 (12U)

	)

4978 
	#CAN_F9R2_FB12_Msk
 (0x1U << 
CAN_F9R2_FB12_Pos
è

	)

4979 
	#CAN_F9R2_FB12
 
CAN_F9R2_FB12_Msk


	)

4980 
	#CAN_F9R2_FB13_Pos
 (13U)

	)

4981 
	#CAN_F9R2_FB13_Msk
 (0x1U << 
CAN_F9R2_FB13_Pos
è

	)

4982 
	#CAN_F9R2_FB13
 
CAN_F9R2_FB13_Msk


	)

4983 
	#CAN_F9R2_FB14_Pos
 (14U)

	)

4984 
	#CAN_F9R2_FB14_Msk
 (0x1U << 
CAN_F9R2_FB14_Pos
è

	)

4985 
	#CAN_F9R2_FB14
 
CAN_F9R2_FB14_Msk


	)

4986 
	#CAN_F9R2_FB15_Pos
 (15U)

	)

4987 
	#CAN_F9R2_FB15_Msk
 (0x1U << 
CAN_F9R2_FB15_Pos
è

	)

4988 
	#CAN_F9R2_FB15
 
CAN_F9R2_FB15_Msk


	)

4989 
	#CAN_F9R2_FB16_Pos
 (16U)

	)

4990 
	#CAN_F9R2_FB16_Msk
 (0x1U << 
CAN_F9R2_FB16_Pos
è

	)

4991 
	#CAN_F9R2_FB16
 
CAN_F9R2_FB16_Msk


	)

4992 
	#CAN_F9R2_FB17_Pos
 (17U)

	)

4993 
	#CAN_F9R2_FB17_Msk
 (0x1U << 
CAN_F9R2_FB17_Pos
è

	)

4994 
	#CAN_F9R2_FB17
 
CAN_F9R2_FB17_Msk


	)

4995 
	#CAN_F9R2_FB18_Pos
 (18U)

	)

4996 
	#CAN_F9R2_FB18_Msk
 (0x1U << 
CAN_F9R2_FB18_Pos
è

	)

4997 
	#CAN_F9R2_FB18
 
CAN_F9R2_FB18_Msk


	)

4998 
	#CAN_F9R2_FB19_Pos
 (19U)

	)

4999 
	#CAN_F9R2_FB19_Msk
 (0x1U << 
CAN_F9R2_FB19_Pos
è

	)

5000 
	#CAN_F9R2_FB19
 
CAN_F9R2_FB19_Msk


	)

5001 
	#CAN_F9R2_FB20_Pos
 (20U)

	)

5002 
	#CAN_F9R2_FB20_Msk
 (0x1U << 
CAN_F9R2_FB20_Pos
è

	)

5003 
	#CAN_F9R2_FB20
 
CAN_F9R2_FB20_Msk


	)

5004 
	#CAN_F9R2_FB21_Pos
 (21U)

	)

5005 
	#CAN_F9R2_FB21_Msk
 (0x1U << 
CAN_F9R2_FB21_Pos
è

	)

5006 
	#CAN_F9R2_FB21
 
CAN_F9R2_FB21_Msk


	)

5007 
	#CAN_F9R2_FB22_Pos
 (22U)

	)

5008 
	#CAN_F9R2_FB22_Msk
 (0x1U << 
CAN_F9R2_FB22_Pos
è

	)

5009 
	#CAN_F9R2_FB22
 
CAN_F9R2_FB22_Msk


	)

5010 
	#CAN_F9R2_FB23_Pos
 (23U)

	)

5011 
	#CAN_F9R2_FB23_Msk
 (0x1U << 
CAN_F9R2_FB23_Pos
è

	)

5012 
	#CAN_F9R2_FB23
 
CAN_F9R2_FB23_Msk


	)

5013 
	#CAN_F9R2_FB24_Pos
 (24U)

	)

5014 
	#CAN_F9R2_FB24_Msk
 (0x1U << 
CAN_F9R2_FB24_Pos
è

	)

5015 
	#CAN_F9R2_FB24
 
CAN_F9R2_FB24_Msk


	)

5016 
	#CAN_F9R2_FB25_Pos
 (25U)

	)

5017 
	#CAN_F9R2_FB25_Msk
 (0x1U << 
CAN_F9R2_FB25_Pos
è

	)

5018 
	#CAN_F9R2_FB25
 
CAN_F9R2_FB25_Msk


	)

5019 
	#CAN_F9R2_FB26_Pos
 (26U)

	)

5020 
	#CAN_F9R2_FB26_Msk
 (0x1U << 
CAN_F9R2_FB26_Pos
è

	)

5021 
	#CAN_F9R2_FB26
 
CAN_F9R2_FB26_Msk


	)

5022 
	#CAN_F9R2_FB27_Pos
 (27U)

	)

5023 
	#CAN_F9R2_FB27_Msk
 (0x1U << 
CAN_F9R2_FB27_Pos
è

	)

5024 
	#CAN_F9R2_FB27
 
CAN_F9R2_FB27_Msk


	)

5025 
	#CAN_F9R2_FB28_Pos
 (28U)

	)

5026 
	#CAN_F9R2_FB28_Msk
 (0x1U << 
CAN_F9R2_FB28_Pos
è

	)

5027 
	#CAN_F9R2_FB28
 
CAN_F9R2_FB28_Msk


	)

5028 
	#CAN_F9R2_FB29_Pos
 (29U)

	)

5029 
	#CAN_F9R2_FB29_Msk
 (0x1U << 
CAN_F9R2_FB29_Pos
è

	)

5030 
	#CAN_F9R2_FB29
 
CAN_F9R2_FB29_Msk


	)

5031 
	#CAN_F9R2_FB30_Pos
 (30U)

	)

5032 
	#CAN_F9R2_FB30_Msk
 (0x1U << 
CAN_F9R2_FB30_Pos
è

	)

5033 
	#CAN_F9R2_FB30
 
CAN_F9R2_FB30_Msk


	)

5034 
	#CAN_F9R2_FB31_Pos
 (31U)

	)

5035 
	#CAN_F9R2_FB31_Msk
 (0x1U << 
CAN_F9R2_FB31_Pos
è

	)

5036 
	#CAN_F9R2_FB31
 
CAN_F9R2_FB31_Msk


	)

5039 
	#CAN_F10R2_FB0_Pos
 (0U)

	)

5040 
	#CAN_F10R2_FB0_Msk
 (0x1U << 
CAN_F10R2_FB0_Pos
è

	)

5041 
	#CAN_F10R2_FB0
 
CAN_F10R2_FB0_Msk


	)

5042 
	#CAN_F10R2_FB1_Pos
 (1U)

	)

5043 
	#CAN_F10R2_FB1_Msk
 (0x1U << 
CAN_F10R2_FB1_Pos
è

	)

5044 
	#CAN_F10R2_FB1
 
CAN_F10R2_FB1_Msk


	)

5045 
	#CAN_F10R2_FB2_Pos
 (2U)

	)

5046 
	#CAN_F10R2_FB2_Msk
 (0x1U << 
CAN_F10R2_FB2_Pos
è

	)

5047 
	#CAN_F10R2_FB2
 
CAN_F10R2_FB2_Msk


	)

5048 
	#CAN_F10R2_FB3_Pos
 (3U)

	)

5049 
	#CAN_F10R2_FB3_Msk
 (0x1U << 
CAN_F10R2_FB3_Pos
è

	)

5050 
	#CAN_F10R2_FB3
 
CAN_F10R2_FB3_Msk


	)

5051 
	#CAN_F10R2_FB4_Pos
 (4U)

	)

5052 
	#CAN_F10R2_FB4_Msk
 (0x1U << 
CAN_F10R2_FB4_Pos
è

	)

5053 
	#CAN_F10R2_FB4
 
CAN_F10R2_FB4_Msk


	)

5054 
	#CAN_F10R2_FB5_Pos
 (5U)

	)

5055 
	#CAN_F10R2_FB5_Msk
 (0x1U << 
CAN_F10R2_FB5_Pos
è

	)

5056 
	#CAN_F10R2_FB5
 
CAN_F10R2_FB5_Msk


	)

5057 
	#CAN_F10R2_FB6_Pos
 (6U)

	)

5058 
	#CAN_F10R2_FB6_Msk
 (0x1U << 
CAN_F10R2_FB6_Pos
è

	)

5059 
	#CAN_F10R2_FB6
 
CAN_F10R2_FB6_Msk


	)

5060 
	#CAN_F10R2_FB7_Pos
 (7U)

	)

5061 
	#CAN_F10R2_FB7_Msk
 (0x1U << 
CAN_F10R2_FB7_Pos
è

	)

5062 
	#CAN_F10R2_FB7
 
CAN_F10R2_FB7_Msk


	)

5063 
	#CAN_F10R2_FB8_Pos
 (8U)

	)

5064 
	#CAN_F10R2_FB8_Msk
 (0x1U << 
CAN_F10R2_FB8_Pos
è

	)

5065 
	#CAN_F10R2_FB8
 
CAN_F10R2_FB8_Msk


	)

5066 
	#CAN_F10R2_FB9_Pos
 (9U)

	)

5067 
	#CAN_F10R2_FB9_Msk
 (0x1U << 
CAN_F10R2_FB9_Pos
è

	)

5068 
	#CAN_F10R2_FB9
 
CAN_F10R2_FB9_Msk


	)

5069 
	#CAN_F10R2_FB10_Pos
 (10U)

	)

5070 
	#CAN_F10R2_FB10_Msk
 (0x1U << 
CAN_F10R2_FB10_Pos
è

	)

5071 
	#CAN_F10R2_FB10
 
CAN_F10R2_FB10_Msk


	)

5072 
	#CAN_F10R2_FB11_Pos
 (11U)

	)

5073 
	#CAN_F10R2_FB11_Msk
 (0x1U << 
CAN_F10R2_FB11_Pos
è

	)

5074 
	#CAN_F10R2_FB11
 
CAN_F10R2_FB11_Msk


	)

5075 
	#CAN_F10R2_FB12_Pos
 (12U)

	)

5076 
	#CAN_F10R2_FB12_Msk
 (0x1U << 
CAN_F10R2_FB12_Pos
è

	)

5077 
	#CAN_F10R2_FB12
 
CAN_F10R2_FB12_Msk


	)

5078 
	#CAN_F10R2_FB13_Pos
 (13U)

	)

5079 
	#CAN_F10R2_FB13_Msk
 (0x1U << 
CAN_F10R2_FB13_Pos
è

	)

5080 
	#CAN_F10R2_FB13
 
CAN_F10R2_FB13_Msk


	)

5081 
	#CAN_F10R2_FB14_Pos
 (14U)

	)

5082 
	#CAN_F10R2_FB14_Msk
 (0x1U << 
CAN_F10R2_FB14_Pos
è

	)

5083 
	#CAN_F10R2_FB14
 
CAN_F10R2_FB14_Msk


	)

5084 
	#CAN_F10R2_FB15_Pos
 (15U)

	)

5085 
	#CAN_F10R2_FB15_Msk
 (0x1U << 
CAN_F10R2_FB15_Pos
è

	)

5086 
	#CAN_F10R2_FB15
 
CAN_F10R2_FB15_Msk


	)

5087 
	#CAN_F10R2_FB16_Pos
 (16U)

	)

5088 
	#CAN_F10R2_FB16_Msk
 (0x1U << 
CAN_F10R2_FB16_Pos
è

	)

5089 
	#CAN_F10R2_FB16
 
CAN_F10R2_FB16_Msk


	)

5090 
	#CAN_F10R2_FB17_Pos
 (17U)

	)

5091 
	#CAN_F10R2_FB17_Msk
 (0x1U << 
CAN_F10R2_FB17_Pos
è

	)

5092 
	#CAN_F10R2_FB17
 
CAN_F10R2_FB17_Msk


	)

5093 
	#CAN_F10R2_FB18_Pos
 (18U)

	)

5094 
	#CAN_F10R2_FB18_Msk
 (0x1U << 
CAN_F10R2_FB18_Pos
è

	)

5095 
	#CAN_F10R2_FB18
 
CAN_F10R2_FB18_Msk


	)

5096 
	#CAN_F10R2_FB19_Pos
 (19U)

	)

5097 
	#CAN_F10R2_FB19_Msk
 (0x1U << 
CAN_F10R2_FB19_Pos
è

	)

5098 
	#CAN_F10R2_FB19
 
CAN_F10R2_FB19_Msk


	)

5099 
	#CAN_F10R2_FB20_Pos
 (20U)

	)

5100 
	#CAN_F10R2_FB20_Msk
 (0x1U << 
CAN_F10R2_FB20_Pos
è

	)

5101 
	#CAN_F10R2_FB20
 
CAN_F10R2_FB20_Msk


	)

5102 
	#CAN_F10R2_FB21_Pos
 (21U)

	)

5103 
	#CAN_F10R2_FB21_Msk
 (0x1U << 
CAN_F10R2_FB21_Pos
è

	)

5104 
	#CAN_F10R2_FB21
 
CAN_F10R2_FB21_Msk


	)

5105 
	#CAN_F10R2_FB22_Pos
 (22U)

	)

5106 
	#CAN_F10R2_FB22_Msk
 (0x1U << 
CAN_F10R2_FB22_Pos
è

	)

5107 
	#CAN_F10R2_FB22
 
CAN_F10R2_FB22_Msk


	)

5108 
	#CAN_F10R2_FB23_Pos
 (23U)

	)

5109 
	#CAN_F10R2_FB23_Msk
 (0x1U << 
CAN_F10R2_FB23_Pos
è

	)

5110 
	#CAN_F10R2_FB23
 
CAN_F10R2_FB23_Msk


	)

5111 
	#CAN_F10R2_FB24_Pos
 (24U)

	)

5112 
	#CAN_F10R2_FB24_Msk
 (0x1U << 
CAN_F10R2_FB24_Pos
è

	)

5113 
	#CAN_F10R2_FB24
 
CAN_F10R2_FB24_Msk


	)

5114 
	#CAN_F10R2_FB25_Pos
 (25U)

	)

5115 
	#CAN_F10R2_FB25_Msk
 (0x1U << 
CAN_F10R2_FB25_Pos
è

	)

5116 
	#CAN_F10R2_FB25
 
CAN_F10R2_FB25_Msk


	)

5117 
	#CAN_F10R2_FB26_Pos
 (26U)

	)

5118 
	#CAN_F10R2_FB26_Msk
 (0x1U << 
CAN_F10R2_FB26_Pos
è

	)

5119 
	#CAN_F10R2_FB26
 
CAN_F10R2_FB26_Msk


	)

5120 
	#CAN_F10R2_FB27_Pos
 (27U)

	)

5121 
	#CAN_F10R2_FB27_Msk
 (0x1U << 
CAN_F10R2_FB27_Pos
è

	)

5122 
	#CAN_F10R2_FB27
 
CAN_F10R2_FB27_Msk


	)

5123 
	#CAN_F10R2_FB28_Pos
 (28U)

	)

5124 
	#CAN_F10R2_FB28_Msk
 (0x1U << 
CAN_F10R2_FB28_Pos
è

	)

5125 
	#CAN_F10R2_FB28
 
CAN_F10R2_FB28_Msk


	)

5126 
	#CAN_F10R2_FB29_Pos
 (29U)

	)

5127 
	#CAN_F10R2_FB29_Msk
 (0x1U << 
CAN_F10R2_FB29_Pos
è

	)

5128 
	#CAN_F10R2_FB29
 
CAN_F10R2_FB29_Msk


	)

5129 
	#CAN_F10R2_FB30_Pos
 (30U)

	)

5130 
	#CAN_F10R2_FB30_Msk
 (0x1U << 
CAN_F10R2_FB30_Pos
è

	)

5131 
	#CAN_F10R2_FB30
 
CAN_F10R2_FB30_Msk


	)

5132 
	#CAN_F10R2_FB31_Pos
 (31U)

	)

5133 
	#CAN_F10R2_FB31_Msk
 (0x1U << 
CAN_F10R2_FB31_Pos
è

	)

5134 
	#CAN_F10R2_FB31
 
CAN_F10R2_FB31_Msk


	)

5137 
	#CAN_F11R2_FB0_Pos
 (0U)

	)

5138 
	#CAN_F11R2_FB0_Msk
 (0x1U << 
CAN_F11R2_FB0_Pos
è

	)

5139 
	#CAN_F11R2_FB0
 
CAN_F11R2_FB0_Msk


	)

5140 
	#CAN_F11R2_FB1_Pos
 (1U)

	)

5141 
	#CAN_F11R2_FB1_Msk
 (0x1U << 
CAN_F11R2_FB1_Pos
è

	)

5142 
	#CAN_F11R2_FB1
 
CAN_F11R2_FB1_Msk


	)

5143 
	#CAN_F11R2_FB2_Pos
 (2U)

	)

5144 
	#CAN_F11R2_FB2_Msk
 (0x1U << 
CAN_F11R2_FB2_Pos
è

	)

5145 
	#CAN_F11R2_FB2
 
CAN_F11R2_FB2_Msk


	)

5146 
	#CAN_F11R2_FB3_Pos
 (3U)

	)

5147 
	#CAN_F11R2_FB3_Msk
 (0x1U << 
CAN_F11R2_FB3_Pos
è

	)

5148 
	#CAN_F11R2_FB3
 
CAN_F11R2_FB3_Msk


	)

5149 
	#CAN_F11R2_FB4_Pos
 (4U)

	)

5150 
	#CAN_F11R2_FB4_Msk
 (0x1U << 
CAN_F11R2_FB4_Pos
è

	)

5151 
	#CAN_F11R2_FB4
 
CAN_F11R2_FB4_Msk


	)

5152 
	#CAN_F11R2_FB5_Pos
 (5U)

	)

5153 
	#CAN_F11R2_FB5_Msk
 (0x1U << 
CAN_F11R2_FB5_Pos
è

	)

5154 
	#CAN_F11R2_FB5
 
CAN_F11R2_FB5_Msk


	)

5155 
	#CAN_F11R2_FB6_Pos
 (6U)

	)

5156 
	#CAN_F11R2_FB6_Msk
 (0x1U << 
CAN_F11R2_FB6_Pos
è

	)

5157 
	#CAN_F11R2_FB6
 
CAN_F11R2_FB6_Msk


	)

5158 
	#CAN_F11R2_FB7_Pos
 (7U)

	)

5159 
	#CAN_F11R2_FB7_Msk
 (0x1U << 
CAN_F11R2_FB7_Pos
è

	)

5160 
	#CAN_F11R2_FB7
 
CAN_F11R2_FB7_Msk


	)

5161 
	#CAN_F11R2_FB8_Pos
 (8U)

	)

5162 
	#CAN_F11R2_FB8_Msk
 (0x1U << 
CAN_F11R2_FB8_Pos
è

	)

5163 
	#CAN_F11R2_FB8
 
CAN_F11R2_FB8_Msk


	)

5164 
	#CAN_F11R2_FB9_Pos
 (9U)

	)

5165 
	#CAN_F11R2_FB9_Msk
 (0x1U << 
CAN_F11R2_FB9_Pos
è

	)

5166 
	#CAN_F11R2_FB9
 
CAN_F11R2_FB9_Msk


	)

5167 
	#CAN_F11R2_FB10_Pos
 (10U)

	)

5168 
	#CAN_F11R2_FB10_Msk
 (0x1U << 
CAN_F11R2_FB10_Pos
è

	)

5169 
	#CAN_F11R2_FB10
 
CAN_F11R2_FB10_Msk


	)

5170 
	#CAN_F11R2_FB11_Pos
 (11U)

	)

5171 
	#CAN_F11R2_FB11_Msk
 (0x1U << 
CAN_F11R2_FB11_Pos
è

	)

5172 
	#CAN_F11R2_FB11
 
CAN_F11R2_FB11_Msk


	)

5173 
	#CAN_F11R2_FB12_Pos
 (12U)

	)

5174 
	#CAN_F11R2_FB12_Msk
 (0x1U << 
CAN_F11R2_FB12_Pos
è

	)

5175 
	#CAN_F11R2_FB12
 
CAN_F11R2_FB12_Msk


	)

5176 
	#CAN_F11R2_FB13_Pos
 (13U)

	)

5177 
	#CAN_F11R2_FB13_Msk
 (0x1U << 
CAN_F11R2_FB13_Pos
è

	)

5178 
	#CAN_F11R2_FB13
 
CAN_F11R2_FB13_Msk


	)

5179 
	#CAN_F11R2_FB14_Pos
 (14U)

	)

5180 
	#CAN_F11R2_FB14_Msk
 (0x1U << 
CAN_F11R2_FB14_Pos
è

	)

5181 
	#CAN_F11R2_FB14
 
CAN_F11R2_FB14_Msk


	)

5182 
	#CAN_F11R2_FB15_Pos
 (15U)

	)

5183 
	#CAN_F11R2_FB15_Msk
 (0x1U << 
CAN_F11R2_FB15_Pos
è

	)

5184 
	#CAN_F11R2_FB15
 
CAN_F11R2_FB15_Msk


	)

5185 
	#CAN_F11R2_FB16_Pos
 (16U)

	)

5186 
	#CAN_F11R2_FB16_Msk
 (0x1U << 
CAN_F11R2_FB16_Pos
è

	)

5187 
	#CAN_F11R2_FB16
 
CAN_F11R2_FB16_Msk


	)

5188 
	#CAN_F11R2_FB17_Pos
 (17U)

	)

5189 
	#CAN_F11R2_FB17_Msk
 (0x1U << 
CAN_F11R2_FB17_Pos
è

	)

5190 
	#CAN_F11R2_FB17
 
CAN_F11R2_FB17_Msk


	)

5191 
	#CAN_F11R2_FB18_Pos
 (18U)

	)

5192 
	#CAN_F11R2_FB18_Msk
 (0x1U << 
CAN_F11R2_FB18_Pos
è

	)

5193 
	#CAN_F11R2_FB18
 
CAN_F11R2_FB18_Msk


	)

5194 
	#CAN_F11R2_FB19_Pos
 (19U)

	)

5195 
	#CAN_F11R2_FB19_Msk
 (0x1U << 
CAN_F11R2_FB19_Pos
è

	)

5196 
	#CAN_F11R2_FB19
 
CAN_F11R2_FB19_Msk


	)

5197 
	#CAN_F11R2_FB20_Pos
 (20U)

	)

5198 
	#CAN_F11R2_FB20_Msk
 (0x1U << 
CAN_F11R2_FB20_Pos
è

	)

5199 
	#CAN_F11R2_FB20
 
CAN_F11R2_FB20_Msk


	)

5200 
	#CAN_F11R2_FB21_Pos
 (21U)

	)

5201 
	#CAN_F11R2_FB21_Msk
 (0x1U << 
CAN_F11R2_FB21_Pos
è

	)

5202 
	#CAN_F11R2_FB21
 
CAN_F11R2_FB21_Msk


	)

5203 
	#CAN_F11R2_FB22_Pos
 (22U)

	)

5204 
	#CAN_F11R2_FB22_Msk
 (0x1U << 
CAN_F11R2_FB22_Pos
è

	)

5205 
	#CAN_F11R2_FB22
 
CAN_F11R2_FB22_Msk


	)

5206 
	#CAN_F11R2_FB23_Pos
 (23U)

	)

5207 
	#CAN_F11R2_FB23_Msk
 (0x1U << 
CAN_F11R2_FB23_Pos
è

	)

5208 
	#CAN_F11R2_FB23
 
CAN_F11R2_FB23_Msk


	)

5209 
	#CAN_F11R2_FB24_Pos
 (24U)

	)

5210 
	#CAN_F11R2_FB24_Msk
 (0x1U << 
CAN_F11R2_FB24_Pos
è

	)

5211 
	#CAN_F11R2_FB24
 
CAN_F11R2_FB24_Msk


	)

5212 
	#CAN_F11R2_FB25_Pos
 (25U)

	)

5213 
	#CAN_F11R2_FB25_Msk
 (0x1U << 
CAN_F11R2_FB25_Pos
è

	)

5214 
	#CAN_F11R2_FB25
 
CAN_F11R2_FB25_Msk


	)

5215 
	#CAN_F11R2_FB26_Pos
 (26U)

	)

5216 
	#CAN_F11R2_FB26_Msk
 (0x1U << 
CAN_F11R2_FB26_Pos
è

	)

5217 
	#CAN_F11R2_FB26
 
CAN_F11R2_FB26_Msk


	)

5218 
	#CAN_F11R2_FB27_Pos
 (27U)

	)

5219 
	#CAN_F11R2_FB27_Msk
 (0x1U << 
CAN_F11R2_FB27_Pos
è

	)

5220 
	#CAN_F11R2_FB27
 
CAN_F11R2_FB27_Msk


	)

5221 
	#CAN_F11R2_FB28_Pos
 (28U)

	)

5222 
	#CAN_F11R2_FB28_Msk
 (0x1U << 
CAN_F11R2_FB28_Pos
è

	)

5223 
	#CAN_F11R2_FB28
 
CAN_F11R2_FB28_Msk


	)

5224 
	#CAN_F11R2_FB29_Pos
 (29U)

	)

5225 
	#CAN_F11R2_FB29_Msk
 (0x1U << 
CAN_F11R2_FB29_Pos
è

	)

5226 
	#CAN_F11R2_FB29
 
CAN_F11R2_FB29_Msk


	)

5227 
	#CAN_F11R2_FB30_Pos
 (30U)

	)

5228 
	#CAN_F11R2_FB30_Msk
 (0x1U << 
CAN_F11R2_FB30_Pos
è

	)

5229 
	#CAN_F11R2_FB30
 
CAN_F11R2_FB30_Msk


	)

5230 
	#CAN_F11R2_FB31_Pos
 (31U)

	)

5231 
	#CAN_F11R2_FB31_Msk
 (0x1U << 
CAN_F11R2_FB31_Pos
è

	)

5232 
	#CAN_F11R2_FB31
 
CAN_F11R2_FB31_Msk


	)

5235 
	#CAN_F12R2_FB0_Pos
 (0U)

	)

5236 
	#CAN_F12R2_FB0_Msk
 (0x1U << 
CAN_F12R2_FB0_Pos
è

	)

5237 
	#CAN_F12R2_FB0
 
CAN_F12R2_FB0_Msk


	)

5238 
	#CAN_F12R2_FB1_Pos
 (1U)

	)

5239 
	#CAN_F12R2_FB1_Msk
 (0x1U << 
CAN_F12R2_FB1_Pos
è

	)

5240 
	#CAN_F12R2_FB1
 
CAN_F12R2_FB1_Msk


	)

5241 
	#CAN_F12R2_FB2_Pos
 (2U)

	)

5242 
	#CAN_F12R2_FB2_Msk
 (0x1U << 
CAN_F12R2_FB2_Pos
è

	)

5243 
	#CAN_F12R2_FB2
 
CAN_F12R2_FB2_Msk


	)

5244 
	#CAN_F12R2_FB3_Pos
 (3U)

	)

5245 
	#CAN_F12R2_FB3_Msk
 (0x1U << 
CAN_F12R2_FB3_Pos
è

	)

5246 
	#CAN_F12R2_FB3
 
CAN_F12R2_FB3_Msk


	)

5247 
	#CAN_F12R2_FB4_Pos
 (4U)

	)

5248 
	#CAN_F12R2_FB4_Msk
 (0x1U << 
CAN_F12R2_FB4_Pos
è

	)

5249 
	#CAN_F12R2_FB4
 
CAN_F12R2_FB4_Msk


	)

5250 
	#CAN_F12R2_FB5_Pos
 (5U)

	)

5251 
	#CAN_F12R2_FB5_Msk
 (0x1U << 
CAN_F12R2_FB5_Pos
è

	)

5252 
	#CAN_F12R2_FB5
 
CAN_F12R2_FB5_Msk


	)

5253 
	#CAN_F12R2_FB6_Pos
 (6U)

	)

5254 
	#CAN_F12R2_FB6_Msk
 (0x1U << 
CAN_F12R2_FB6_Pos
è

	)

5255 
	#CAN_F12R2_FB6
 
CAN_F12R2_FB6_Msk


	)

5256 
	#CAN_F12R2_FB7_Pos
 (7U)

	)

5257 
	#CAN_F12R2_FB7_Msk
 (0x1U << 
CAN_F12R2_FB7_Pos
è

	)

5258 
	#CAN_F12R2_FB7
 
CAN_F12R2_FB7_Msk


	)

5259 
	#CAN_F12R2_FB8_Pos
 (8U)

	)

5260 
	#CAN_F12R2_FB8_Msk
 (0x1U << 
CAN_F12R2_FB8_Pos
è

	)

5261 
	#CAN_F12R2_FB8
 
CAN_F12R2_FB8_Msk


	)

5262 
	#CAN_F12R2_FB9_Pos
 (9U)

	)

5263 
	#CAN_F12R2_FB9_Msk
 (0x1U << 
CAN_F12R2_FB9_Pos
è

	)

5264 
	#CAN_F12R2_FB9
 
CAN_F12R2_FB9_Msk


	)

5265 
	#CAN_F12R2_FB10_Pos
 (10U)

	)

5266 
	#CAN_F12R2_FB10_Msk
 (0x1U << 
CAN_F12R2_FB10_Pos
è

	)

5267 
	#CAN_F12R2_FB10
 
CAN_F12R2_FB10_Msk


	)

5268 
	#CAN_F12R2_FB11_Pos
 (11U)

	)

5269 
	#CAN_F12R2_FB11_Msk
 (0x1U << 
CAN_F12R2_FB11_Pos
è

	)

5270 
	#CAN_F12R2_FB11
 
CAN_F12R2_FB11_Msk


	)

5271 
	#CAN_F12R2_FB12_Pos
 (12U)

	)

5272 
	#CAN_F12R2_FB12_Msk
 (0x1U << 
CAN_F12R2_FB12_Pos
è

	)

5273 
	#CAN_F12R2_FB12
 
CAN_F12R2_FB12_Msk


	)

5274 
	#CAN_F12R2_FB13_Pos
 (13U)

	)

5275 
	#CAN_F12R2_FB13_Msk
 (0x1U << 
CAN_F12R2_FB13_Pos
è

	)

5276 
	#CAN_F12R2_FB13
 
CAN_F12R2_FB13_Msk


	)

5277 
	#CAN_F12R2_FB14_Pos
 (14U)

	)

5278 
	#CAN_F12R2_FB14_Msk
 (0x1U << 
CAN_F12R2_FB14_Pos
è

	)

5279 
	#CAN_F12R2_FB14
 
CAN_F12R2_FB14_Msk


	)

5280 
	#CAN_F12R2_FB15_Pos
 (15U)

	)

5281 
	#CAN_F12R2_FB15_Msk
 (0x1U << 
CAN_F12R2_FB15_Pos
è

	)

5282 
	#CAN_F12R2_FB15
 
CAN_F12R2_FB15_Msk


	)

5283 
	#CAN_F12R2_FB16_Pos
 (16U)

	)

5284 
	#CAN_F12R2_FB16_Msk
 (0x1U << 
CAN_F12R2_FB16_Pos
è

	)

5285 
	#CAN_F12R2_FB16
 
CAN_F12R2_FB16_Msk


	)

5286 
	#CAN_F12R2_FB17_Pos
 (17U)

	)

5287 
	#CAN_F12R2_FB17_Msk
 (0x1U << 
CAN_F12R2_FB17_Pos
è

	)

5288 
	#CAN_F12R2_FB17
 
CAN_F12R2_FB17_Msk


	)

5289 
	#CAN_F12R2_FB18_Pos
 (18U)

	)

5290 
	#CAN_F12R2_FB18_Msk
 (0x1U << 
CAN_F12R2_FB18_Pos
è

	)

5291 
	#CAN_F12R2_FB18
 
CAN_F12R2_FB18_Msk


	)

5292 
	#CAN_F12R2_FB19_Pos
 (19U)

	)

5293 
	#CAN_F12R2_FB19_Msk
 (0x1U << 
CAN_F12R2_FB19_Pos
è

	)

5294 
	#CAN_F12R2_FB19
 
CAN_F12R2_FB19_Msk


	)

5295 
	#CAN_F12R2_FB20_Pos
 (20U)

	)

5296 
	#CAN_F12R2_FB20_Msk
 (0x1U << 
CAN_F12R2_FB20_Pos
è

	)

5297 
	#CAN_F12R2_FB20
 
CAN_F12R2_FB20_Msk


	)

5298 
	#CAN_F12R2_FB21_Pos
 (21U)

	)

5299 
	#CAN_F12R2_FB21_Msk
 (0x1U << 
CAN_F12R2_FB21_Pos
è

	)

5300 
	#CAN_F12R2_FB21
 
CAN_F12R2_FB21_Msk


	)

5301 
	#CAN_F12R2_FB22_Pos
 (22U)

	)

5302 
	#CAN_F12R2_FB22_Msk
 (0x1U << 
CAN_F12R2_FB22_Pos
è

	)

5303 
	#CAN_F12R2_FB22
 
CAN_F12R2_FB22_Msk


	)

5304 
	#CAN_F12R2_FB23_Pos
 (23U)

	)

5305 
	#CAN_F12R2_FB23_Msk
 (0x1U << 
CAN_F12R2_FB23_Pos
è

	)

5306 
	#CAN_F12R2_FB23
 
CAN_F12R2_FB23_Msk


	)

5307 
	#CAN_F12R2_FB24_Pos
 (24U)

	)

5308 
	#CAN_F12R2_FB24_Msk
 (0x1U << 
CAN_F12R2_FB24_Pos
è

	)

5309 
	#CAN_F12R2_FB24
 
CAN_F12R2_FB24_Msk


	)

5310 
	#CAN_F12R2_FB25_Pos
 (25U)

	)

5311 
	#CAN_F12R2_FB25_Msk
 (0x1U << 
CAN_F12R2_FB25_Pos
è

	)

5312 
	#CAN_F12R2_FB25
 
CAN_F12R2_FB25_Msk


	)

5313 
	#CAN_F12R2_FB26_Pos
 (26U)

	)

5314 
	#CAN_F12R2_FB26_Msk
 (0x1U << 
CAN_F12R2_FB26_Pos
è

	)

5315 
	#CAN_F12R2_FB26
 
CAN_F12R2_FB26_Msk


	)

5316 
	#CAN_F12R2_FB27_Pos
 (27U)

	)

5317 
	#CAN_F12R2_FB27_Msk
 (0x1U << 
CAN_F12R2_FB27_Pos
è

	)

5318 
	#CAN_F12R2_FB27
 
CAN_F12R2_FB27_Msk


	)

5319 
	#CAN_F12R2_FB28_Pos
 (28U)

	)

5320 
	#CAN_F12R2_FB28_Msk
 (0x1U << 
CAN_F12R2_FB28_Pos
è

	)

5321 
	#CAN_F12R2_FB28
 
CAN_F12R2_FB28_Msk


	)

5322 
	#CAN_F12R2_FB29_Pos
 (29U)

	)

5323 
	#CAN_F12R2_FB29_Msk
 (0x1U << 
CAN_F12R2_FB29_Pos
è

	)

5324 
	#CAN_F12R2_FB29
 
CAN_F12R2_FB29_Msk


	)

5325 
	#CAN_F12R2_FB30_Pos
 (30U)

	)

5326 
	#CAN_F12R2_FB30_Msk
 (0x1U << 
CAN_F12R2_FB30_Pos
è

	)

5327 
	#CAN_F12R2_FB30
 
CAN_F12R2_FB30_Msk


	)

5328 
	#CAN_F12R2_FB31_Pos
 (31U)

	)

5329 
	#CAN_F12R2_FB31_Msk
 (0x1U << 
CAN_F12R2_FB31_Pos
è

	)

5330 
	#CAN_F12R2_FB31
 
CAN_F12R2_FB31_Msk


	)

5333 
	#CAN_F13R2_FB0_Pos
 (0U)

	)

5334 
	#CAN_F13R2_FB0_Msk
 (0x1U << 
CAN_F13R2_FB0_Pos
è

	)

5335 
	#CAN_F13R2_FB0
 
CAN_F13R2_FB0_Msk


	)

5336 
	#CAN_F13R2_FB1_Pos
 (1U)

	)

5337 
	#CAN_F13R2_FB1_Msk
 (0x1U << 
CAN_F13R2_FB1_Pos
è

	)

5338 
	#CAN_F13R2_FB1
 
CAN_F13R2_FB1_Msk


	)

5339 
	#CAN_F13R2_FB2_Pos
 (2U)

	)

5340 
	#CAN_F13R2_FB2_Msk
 (0x1U << 
CAN_F13R2_FB2_Pos
è

	)

5341 
	#CAN_F13R2_FB2
 
CAN_F13R2_FB2_Msk


	)

5342 
	#CAN_F13R2_FB3_Pos
 (3U)

	)

5343 
	#CAN_F13R2_FB3_Msk
 (0x1U << 
CAN_F13R2_FB3_Pos
è

	)

5344 
	#CAN_F13R2_FB3
 
CAN_F13R2_FB3_Msk


	)

5345 
	#CAN_F13R2_FB4_Pos
 (4U)

	)

5346 
	#CAN_F13R2_FB4_Msk
 (0x1U << 
CAN_F13R2_FB4_Pos
è

	)

5347 
	#CAN_F13R2_FB4
 
CAN_F13R2_FB4_Msk


	)

5348 
	#CAN_F13R2_FB5_Pos
 (5U)

	)

5349 
	#CAN_F13R2_FB5_Msk
 (0x1U << 
CAN_F13R2_FB5_Pos
è

	)

5350 
	#CAN_F13R2_FB5
 
CAN_F13R2_FB5_Msk


	)

5351 
	#CAN_F13R2_FB6_Pos
 (6U)

	)

5352 
	#CAN_F13R2_FB6_Msk
 (0x1U << 
CAN_F13R2_FB6_Pos
è

	)

5353 
	#CAN_F13R2_FB6
 
CAN_F13R2_FB6_Msk


	)

5354 
	#CAN_F13R2_FB7_Pos
 (7U)

	)

5355 
	#CAN_F13R2_FB7_Msk
 (0x1U << 
CAN_F13R2_FB7_Pos
è

	)

5356 
	#CAN_F13R2_FB7
 
CAN_F13R2_FB7_Msk


	)

5357 
	#CAN_F13R2_FB8_Pos
 (8U)

	)

5358 
	#CAN_F13R2_FB8_Msk
 (0x1U << 
CAN_F13R2_FB8_Pos
è

	)

5359 
	#CAN_F13R2_FB8
 
CAN_F13R2_FB8_Msk


	)

5360 
	#CAN_F13R2_FB9_Pos
 (9U)

	)

5361 
	#CAN_F13R2_FB9_Msk
 (0x1U << 
CAN_F13R2_FB9_Pos
è

	)

5362 
	#CAN_F13R2_FB9
 
CAN_F13R2_FB9_Msk


	)

5363 
	#CAN_F13R2_FB10_Pos
 (10U)

	)

5364 
	#CAN_F13R2_FB10_Msk
 (0x1U << 
CAN_F13R2_FB10_Pos
è

	)

5365 
	#CAN_F13R2_FB10
 
CAN_F13R2_FB10_Msk


	)

5366 
	#CAN_F13R2_FB11_Pos
 (11U)

	)

5367 
	#CAN_F13R2_FB11_Msk
 (0x1U << 
CAN_F13R2_FB11_Pos
è

	)

5368 
	#CAN_F13R2_FB11
 
CAN_F13R2_FB11_Msk


	)

5369 
	#CAN_F13R2_FB12_Pos
 (12U)

	)

5370 
	#CAN_F13R2_FB12_Msk
 (0x1U << 
CAN_F13R2_FB12_Pos
è

	)

5371 
	#CAN_F13R2_FB12
 
CAN_F13R2_FB12_Msk


	)

5372 
	#CAN_F13R2_FB13_Pos
 (13U)

	)

5373 
	#CAN_F13R2_FB13_Msk
 (0x1U << 
CAN_F13R2_FB13_Pos
è

	)

5374 
	#CAN_F13R2_FB13
 
CAN_F13R2_FB13_Msk


	)

5375 
	#CAN_F13R2_FB14_Pos
 (14U)

	)

5376 
	#CAN_F13R2_FB14_Msk
 (0x1U << 
CAN_F13R2_FB14_Pos
è

	)

5377 
	#CAN_F13R2_FB14
 
CAN_F13R2_FB14_Msk


	)

5378 
	#CAN_F13R2_FB15_Pos
 (15U)

	)

5379 
	#CAN_F13R2_FB15_Msk
 (0x1U << 
CAN_F13R2_FB15_Pos
è

	)

5380 
	#CAN_F13R2_FB15
 
CAN_F13R2_FB15_Msk


	)

5381 
	#CAN_F13R2_FB16_Pos
 (16U)

	)

5382 
	#CAN_F13R2_FB16_Msk
 (0x1U << 
CAN_F13R2_FB16_Pos
è

	)

5383 
	#CAN_F13R2_FB16
 
CAN_F13R2_FB16_Msk


	)

5384 
	#CAN_F13R2_FB17_Pos
 (17U)

	)

5385 
	#CAN_F13R2_FB17_Msk
 (0x1U << 
CAN_F13R2_FB17_Pos
è

	)

5386 
	#CAN_F13R2_FB17
 
CAN_F13R2_FB17_Msk


	)

5387 
	#CAN_F13R2_FB18_Pos
 (18U)

	)

5388 
	#CAN_F13R2_FB18_Msk
 (0x1U << 
CAN_F13R2_FB18_Pos
è

	)

5389 
	#CAN_F13R2_FB18
 
CAN_F13R2_FB18_Msk


	)

5390 
	#CAN_F13R2_FB19_Pos
 (19U)

	)

5391 
	#CAN_F13R2_FB19_Msk
 (0x1U << 
CAN_F13R2_FB19_Pos
è

	)

5392 
	#CAN_F13R2_FB19
 
CAN_F13R2_FB19_Msk


	)

5393 
	#CAN_F13R2_FB20_Pos
 (20U)

	)

5394 
	#CAN_F13R2_FB20_Msk
 (0x1U << 
CAN_F13R2_FB20_Pos
è

	)

5395 
	#CAN_F13R2_FB20
 
CAN_F13R2_FB20_Msk


	)

5396 
	#CAN_F13R2_FB21_Pos
 (21U)

	)

5397 
	#CAN_F13R2_FB21_Msk
 (0x1U << 
CAN_F13R2_FB21_Pos
è

	)

5398 
	#CAN_F13R2_FB21
 
CAN_F13R2_FB21_Msk


	)

5399 
	#CAN_F13R2_FB22_Pos
 (22U)

	)

5400 
	#CAN_F13R2_FB22_Msk
 (0x1U << 
CAN_F13R2_FB22_Pos
è

	)

5401 
	#CAN_F13R2_FB22
 
CAN_F13R2_FB22_Msk


	)

5402 
	#CAN_F13R2_FB23_Pos
 (23U)

	)

5403 
	#CAN_F13R2_FB23_Msk
 (0x1U << 
CAN_F13R2_FB23_Pos
è

	)

5404 
	#CAN_F13R2_FB23
 
CAN_F13R2_FB23_Msk


	)

5405 
	#CAN_F13R2_FB24_Pos
 (24U)

	)

5406 
	#CAN_F13R2_FB24_Msk
 (0x1U << 
CAN_F13R2_FB24_Pos
è

	)

5407 
	#CAN_F13R2_FB24
 
CAN_F13R2_FB24_Msk


	)

5408 
	#CAN_F13R2_FB25_Pos
 (25U)

	)

5409 
	#CAN_F13R2_FB25_Msk
 (0x1U << 
CAN_F13R2_FB25_Pos
è

	)

5410 
	#CAN_F13R2_FB25
 
CAN_F13R2_FB25_Msk


	)

5411 
	#CAN_F13R2_FB26_Pos
 (26U)

	)

5412 
	#CAN_F13R2_FB26_Msk
 (0x1U << 
CAN_F13R2_FB26_Pos
è

	)

5413 
	#CAN_F13R2_FB26
 
CAN_F13R2_FB26_Msk


	)

5414 
	#CAN_F13R2_FB27_Pos
 (27U)

	)

5415 
	#CAN_F13R2_FB27_Msk
 (0x1U << 
CAN_F13R2_FB27_Pos
è

	)

5416 
	#CAN_F13R2_FB27
 
CAN_F13R2_FB27_Msk


	)

5417 
	#CAN_F13R2_FB28_Pos
 (28U)

	)

5418 
	#CAN_F13R2_FB28_Msk
 (0x1U << 
CAN_F13R2_FB28_Pos
è

	)

5419 
	#CAN_F13R2_FB28
 
CAN_F13R2_FB28_Msk


	)

5420 
	#CAN_F13R2_FB29_Pos
 (29U)

	)

5421 
	#CAN_F13R2_FB29_Msk
 (0x1U << 
CAN_F13R2_FB29_Pos
è

	)

5422 
	#CAN_F13R2_FB29
 
CAN_F13R2_FB29_Msk


	)

5423 
	#CAN_F13R2_FB30_Pos
 (30U)

	)

5424 
	#CAN_F13R2_FB30_Msk
 (0x1U << 
CAN_F13R2_FB30_Pos
è

	)

5425 
	#CAN_F13R2_FB30
 
CAN_F13R2_FB30_Msk


	)

5426 
	#CAN_F13R2_FB31_Pos
 (31U)

	)

5427 
	#CAN_F13R2_FB31_Msk
 (0x1U << 
CAN_F13R2_FB31_Pos
è

	)

5428 
	#CAN_F13R2_FB31
 
CAN_F13R2_FB31_Msk


	)

5436 
	#CRC_DR_DR_Pos
 (0U)

	)

5437 
	#CRC_DR_DR_Msk
 (0xFFFFFFFFU << 
CRC_DR_DR_Pos
è

	)

5438 
	#CRC_DR_DR
 
CRC_DR_DR_Msk


	)

5442 
	#CRC_IDR_IDR_Pos
 (0U)

	)

5443 
	#CRC_IDR_IDR_Msk
 (0xFFU << 
CRC_IDR_IDR_Pos
è

	)

5444 
	#CRC_IDR_IDR
 
CRC_IDR_IDR_Msk


	)

5448 
	#CRC_CR_RESET_Pos
 (0U)

	)

5449 
	#CRC_CR_RESET_Msk
 (0x1U << 
CRC_CR_RESET_Pos
è

	)

5450 
	#CRC_CR_RESET
 
CRC_CR_RESET_Msk


	)

5460 
	#DAC_CHANNEL2_SUPPORT


	)

5462 
	#DAC_CR_EN1_Pos
 (0U)

	)

5463 
	#DAC_CR_EN1_Msk
 (0x1U << 
DAC_CR_EN1_Pos
è

	)

5464 
	#DAC_CR_EN1
 
DAC_CR_EN1_Msk


	)

5465 
	#DAC_CR_BOFF1_Pos
 (1U)

	)

5466 
	#DAC_CR_BOFF1_Msk
 (0x1U << 
DAC_CR_BOFF1_Pos
è

	)

5467 
	#DAC_CR_BOFF1
 
DAC_CR_BOFF1_Msk


	)

5468 
	#DAC_CR_TEN1_Pos
 (2U)

	)

5469 
	#DAC_CR_TEN1_Msk
 (0x1U << 
DAC_CR_TEN1_Pos
è

	)

5470 
	#DAC_CR_TEN1
 
DAC_CR_TEN1_Msk


	)

5472 
	#DAC_CR_TSEL1_Pos
 (3U)

	)

5473 
	#DAC_CR_TSEL1_Msk
 (0x7U << 
DAC_CR_TSEL1_Pos
è

	)

5474 
	#DAC_CR_TSEL1
 
DAC_CR_TSEL1_Msk


	)

5475 
	#DAC_CR_TSEL1_0
 (0x1U << 
DAC_CR_TSEL1_Pos
è

	)

5476 
	#DAC_CR_TSEL1_1
 (0x2U << 
DAC_CR_TSEL1_Pos
è

	)

5477 
	#DAC_CR_TSEL1_2
 (0x4U << 
DAC_CR_TSEL1_Pos
è

	)

5479 
	#DAC_CR_WAVE1_Pos
 (6U)

	)

5480 
	#DAC_CR_WAVE1_Msk
 (0x3U << 
DAC_CR_WAVE1_Pos
è

	)

5481 
	#DAC_CR_WAVE1
 
DAC_CR_WAVE1_Msk


	)

5482 
	#DAC_CR_WAVE1_0
 (0x1U << 
DAC_CR_WAVE1_Pos
è

	)

5483 
	#DAC_CR_WAVE1_1
 (0x2U << 
DAC_CR_WAVE1_Pos
è

	)

5485 
	#DAC_CR_MAMP1_Pos
 (8U)

	)

5486 
	#DAC_CR_MAMP1_Msk
 (0xFU << 
DAC_CR_MAMP1_Pos
è

	)

5487 
	#DAC_CR_MAMP1
 
DAC_CR_MAMP1_Msk


	)

5488 
	#DAC_CR_MAMP1_0
 (0x1U << 
DAC_CR_MAMP1_Pos
è

	)

5489 
	#DAC_CR_MAMP1_1
 (0x2U << 
DAC_CR_MAMP1_Pos
è

	)

5490 
	#DAC_CR_MAMP1_2
 (0x4U << 
DAC_CR_MAMP1_Pos
è

	)

5491 
	#DAC_CR_MAMP1_3
 (0x8U << 
DAC_CR_MAMP1_Pos
è

	)

5493 
	#DAC_CR_DMAEN1_Pos
 (12U)

	)

5494 
	#DAC_CR_DMAEN1_Msk
 (0x1U << 
DAC_CR_DMAEN1_Pos
è

	)

5495 
	#DAC_CR_DMAEN1
 
DAC_CR_DMAEN1_Msk


	)

5496 
	#DAC_CR_DMAUDRIE1_Pos
 (13U)

	)

5497 
	#DAC_CR_DMAUDRIE1_Msk
 (0x1U << 
DAC_CR_DMAUDRIE1_Pos
è

	)

5498 
	#DAC_CR_DMAUDRIE1
 
DAC_CR_DMAUDRIE1_Msk


	)

5499 
	#DAC_CR_EN2_Pos
 (16U)

	)

5500 
	#DAC_CR_EN2_Msk
 (0x1U << 
DAC_CR_EN2_Pos
è

	)

5501 
	#DAC_CR_EN2
 
DAC_CR_EN2_Msk


	)

5502 
	#DAC_CR_BOFF2_Pos
 (17U)

	)

5503 
	#DAC_CR_BOFF2_Msk
 (0x1U << 
DAC_CR_BOFF2_Pos
è

	)

5504 
	#DAC_CR_BOFF2
 
DAC_CR_BOFF2_Msk


	)

5505 
	#DAC_CR_TEN2_Pos
 (18U)

	)

5506 
	#DAC_CR_TEN2_Msk
 (0x1U << 
DAC_CR_TEN2_Pos
è

	)

5507 
	#DAC_CR_TEN2
 
DAC_CR_TEN2_Msk


	)

5509 
	#DAC_CR_TSEL2_Pos
 (19U)

	)

5510 
	#DAC_CR_TSEL2_Msk
 (0x7U << 
DAC_CR_TSEL2_Pos
è

	)

5511 
	#DAC_CR_TSEL2
 
DAC_CR_TSEL2_Msk


	)

5512 
	#DAC_CR_TSEL2_0
 (0x1U << 
DAC_CR_TSEL2_Pos
è

	)

5513 
	#DAC_CR_TSEL2_1
 (0x2U << 
DAC_CR_TSEL2_Pos
è

	)

5514 
	#DAC_CR_TSEL2_2
 (0x4U << 
DAC_CR_TSEL2_Pos
è

	)

5516 
	#DAC_CR_WAVE2_Pos
 (22U)

	)

5517 
	#DAC_CR_WAVE2_Msk
 (0x3U << 
DAC_CR_WAVE2_Pos
è

	)

5518 
	#DAC_CR_WAVE2
 
DAC_CR_WAVE2_Msk


	)

5519 
	#DAC_CR_WAVE2_0
 (0x1U << 
DAC_CR_WAVE2_Pos
è

	)

5520 
	#DAC_CR_WAVE2_1
 (0x2U << 
DAC_CR_WAVE2_Pos
è

	)

5522 
	#DAC_CR_MAMP2_Pos
 (24U)

	)

5523 
	#DAC_CR_MAMP2_Msk
 (0xFU << 
DAC_CR_MAMP2_Pos
è

	)

5524 
	#DAC_CR_MAMP2
 
DAC_CR_MAMP2_Msk


	)

5525 
	#DAC_CR_MAMP2_0
 (0x1U << 
DAC_CR_MAMP2_Pos
è

	)

5526 
	#DAC_CR_MAMP2_1
 (0x2U << 
DAC_CR_MAMP2_Pos
è

	)

5527 
	#DAC_CR_MAMP2_2
 (0x4U << 
DAC_CR_MAMP2_Pos
è

	)

5528 
	#DAC_CR_MAMP2_3
 (0x8U << 
DAC_CR_MAMP2_Pos
è

	)

5530 
	#DAC_CR_DMAEN2_Pos
 (28U)

	)

5531 
	#DAC_CR_DMAEN2_Msk
 (0x1U << 
DAC_CR_DMAEN2_Pos
è

	)

5532 
	#DAC_CR_DMAEN2
 
DAC_CR_DMAEN2_Msk


	)

5533 
	#DAC_CR_DMAUDRIE2_Pos
 (29U)

	)

5534 
	#DAC_CR_DMAUDRIE2_Msk
 (0x1U << 
DAC_CR_DMAUDRIE2_Pos
è

	)

5535 
	#DAC_CR_DMAUDRIE2
 
DAC_CR_DMAUDRIE2_Msk


	)

5538 
	#DAC_SWTRIGR_SWTRIG1_Pos
 (0U)

	)

5539 
	#DAC_SWTRIGR_SWTRIG1_Msk
 (0x1U << 
DAC_SWTRIGR_SWTRIG1_Pos
è

	)

5540 
	#DAC_SWTRIGR_SWTRIG1
 
DAC_SWTRIGR_SWTRIG1_Msk


	)

5541 
	#DAC_SWTRIGR_SWTRIG2_Pos
 (1U)

	)

5542 
	#DAC_SWTRIGR_SWTRIG2_Msk
 (0x1U << 
DAC_SWTRIGR_SWTRIG2_Pos
è

	)

5543 
	#DAC_SWTRIGR_SWTRIG2
 
DAC_SWTRIGR_SWTRIG2_Msk


	)

5546 
	#DAC_DHR12R1_DACC1DHR_Pos
 (0U)

	)

5547 
	#DAC_DHR12R1_DACC1DHR_Msk
 (0xFFFU << 
DAC_DHR12R1_DACC1DHR_Pos
è

	)

5548 
	#DAC_DHR12R1_DACC1DHR
 
DAC_DHR12R1_DACC1DHR_Msk


	)

5551 
	#DAC_DHR12L1_DACC1DHR_Pos
 (4U)

	)

5552 
	#DAC_DHR12L1_DACC1DHR_Msk
 (0xFFFU << 
DAC_DHR12L1_DACC1DHR_Pos
è

	)

5553 
	#DAC_DHR12L1_DACC1DHR
 
DAC_DHR12L1_DACC1DHR_Msk


	)

5556 
	#DAC_DHR8R1_DACC1DHR_Pos
 (0U)

	)

5557 
	#DAC_DHR8R1_DACC1DHR_Msk
 (0xFFU << 
DAC_DHR8R1_DACC1DHR_Pos
è

	)

5558 
	#DAC_DHR8R1_DACC1DHR
 
DAC_DHR8R1_DACC1DHR_Msk


	)

5561 
	#DAC_DHR12R2_DACC2DHR_Pos
 (0U)

	)

5562 
	#DAC_DHR12R2_DACC2DHR_Msk
 (0xFFFU << 
DAC_DHR12R2_DACC2DHR_Pos
è

	)

5563 
	#DAC_DHR12R2_DACC2DHR
 
DAC_DHR12R2_DACC2DHR_Msk


	)

5566 
	#DAC_DHR12L2_DACC2DHR_Pos
 (4U)

	)

5567 
	#DAC_DHR12L2_DACC2DHR_Msk
 (0xFFFU << 
DAC_DHR12L2_DACC2DHR_Pos
è

	)

5568 
	#DAC_DHR12L2_DACC2DHR
 
DAC_DHR12L2_DACC2DHR_Msk


	)

5571 
	#DAC_DHR8R2_DACC2DHR_Pos
 (0U)

	)

5572 
	#DAC_DHR8R2_DACC2DHR_Msk
 (0xFFU << 
DAC_DHR8R2_DACC2DHR_Pos
è

	)

5573 
	#DAC_DHR8R2_DACC2DHR
 
DAC_DHR8R2_DACC2DHR_Msk


	)

5576 
	#DAC_DHR12RD_DACC1DHR_Pos
 (0U)

	)

5577 
	#DAC_DHR12RD_DACC1DHR_Msk
 (0xFFFU << 
DAC_DHR12RD_DACC1DHR_Pos
è

	)

5578 
	#DAC_DHR12RD_DACC1DHR
 
DAC_DHR12RD_DACC1DHR_Msk


	)

5579 
	#DAC_DHR12RD_DACC2DHR_Pos
 (16U)

	)

5580 
	#DAC_DHR12RD_DACC2DHR_Msk
 (0xFFFU << 
DAC_DHR12RD_DACC2DHR_Pos
è

	)

5581 
	#DAC_DHR12RD_DACC2DHR
 
DAC_DHR12RD_DACC2DHR_Msk


	)

5584 
	#DAC_DHR12LD_DACC1DHR_Pos
 (4U)

	)

5585 
	#DAC_DHR12LD_DACC1DHR_Msk
 (0xFFFU << 
DAC_DHR12LD_DACC1DHR_Pos
è

	)

5586 
	#DAC_DHR12LD_DACC1DHR
 
DAC_DHR12LD_DACC1DHR_Msk


	)

5587 
	#DAC_DHR12LD_DACC2DHR_Pos
 (20U)

	)

5588 
	#DAC_DHR12LD_DACC2DHR_Msk
 (0xFFFU << 
DAC_DHR12LD_DACC2DHR_Pos
è

	)

5589 
	#DAC_DHR12LD_DACC2DHR
 
DAC_DHR12LD_DACC2DHR_Msk


	)

5592 
	#DAC_DHR8RD_DACC1DHR_Pos
 (0U)

	)

5593 
	#DAC_DHR8RD_DACC1DHR_Msk
 (0xFFU << 
DAC_DHR8RD_DACC1DHR_Pos
è

	)

5594 
	#DAC_DHR8RD_DACC1DHR
 
DAC_DHR8RD_DACC1DHR_Msk


	)

5595 
	#DAC_DHR8RD_DACC2DHR_Pos
 (8U)

	)

5596 
	#DAC_DHR8RD_DACC2DHR_Msk
 (0xFFU << 
DAC_DHR8RD_DACC2DHR_Pos
è

	)

5597 
	#DAC_DHR8RD_DACC2DHR
 
DAC_DHR8RD_DACC2DHR_Msk


	)

5600 
	#DAC_DOR1_DACC1DOR_Pos
 (0U)

	)

5601 
	#DAC_DOR1_DACC1DOR_Msk
 (0xFFFU << 
DAC_DOR1_DACC1DOR_Pos
è

	)

5602 
	#DAC_DOR1_DACC1DOR
 
DAC_DOR1_DACC1DOR_Msk


	)

5605 
	#DAC_DOR2_DACC2DOR_Pos
 (0U)

	)

5606 
	#DAC_DOR2_DACC2DOR_Msk
 (0xFFFU << 
DAC_DOR2_DACC2DOR_Pos
è

	)

5607 
	#DAC_DOR2_DACC2DOR
 
DAC_DOR2_DACC2DOR_Msk


	)

5610 
	#DAC_SR_DMAUDR1_Pos
 (13U)

	)

5611 
	#DAC_SR_DMAUDR1_Msk
 (0x1U << 
DAC_SR_DMAUDR1_Pos
è

	)

5612 
	#DAC_SR_DMAUDR1
 
DAC_SR_DMAUDR1_Msk


	)

5613 
	#DAC_SR_DMAUDR2_Pos
 (29U)

	)

5614 
	#DAC_SR_DMAUDR2_Msk
 (0x1U << 
DAC_SR_DMAUDR2_Pos
è

	)

5615 
	#DAC_SR_DMAUDR2
 
DAC_SR_DMAUDR2_Msk


	)

5623 
	#DCMI_CR_CAPTURE_Pos
 (0U)

	)

5624 
	#DCMI_CR_CAPTURE_Msk
 (0x1U << 
DCMI_CR_CAPTURE_Pos
è

	)

5625 
	#DCMI_CR_CAPTURE
 
DCMI_CR_CAPTURE_Msk


	)

5626 
	#DCMI_CR_CM_Pos
 (1U)

	)

5627 
	#DCMI_CR_CM_Msk
 (0x1U << 
DCMI_CR_CM_Pos
è

	)

5628 
	#DCMI_CR_CM
 
DCMI_CR_CM_Msk


	)

5629 
	#DCMI_CR_CROP_Pos
 (2U)

	)

5630 
	#DCMI_CR_CROP_Msk
 (0x1U << 
DCMI_CR_CROP_Pos
è

	)

5631 
	#DCMI_CR_CROP
 
DCMI_CR_CROP_Msk


	)

5632 
	#DCMI_CR_JPEG_Pos
 (3U)

	)

5633 
	#DCMI_CR_JPEG_Msk
 (0x1U << 
DCMI_CR_JPEG_Pos
è

	)

5634 
	#DCMI_CR_JPEG
 
DCMI_CR_JPEG_Msk


	)

5635 
	#DCMI_CR_ESS_Pos
 (4U)

	)

5636 
	#DCMI_CR_ESS_Msk
 (0x1U << 
DCMI_CR_ESS_Pos
è

	)

5637 
	#DCMI_CR_ESS
 
DCMI_CR_ESS_Msk


	)

5638 
	#DCMI_CR_PCKPOL_Pos
 (5U)

	)

5639 
	#DCMI_CR_PCKPOL_Msk
 (0x1U << 
DCMI_CR_PCKPOL_Pos
è

	)

5640 
	#DCMI_CR_PCKPOL
 
DCMI_CR_PCKPOL_Msk


	)

5641 
	#DCMI_CR_HSPOL_Pos
 (6U)

	)

5642 
	#DCMI_CR_HSPOL_Msk
 (0x1U << 
DCMI_CR_HSPOL_Pos
è

	)

5643 
	#DCMI_CR_HSPOL
 
DCMI_CR_HSPOL_Msk


	)

5644 
	#DCMI_CR_VSPOL_Pos
 (7U)

	)

5645 
	#DCMI_CR_VSPOL_Msk
 (0x1U << 
DCMI_CR_VSPOL_Pos
è

	)

5646 
	#DCMI_CR_VSPOL
 
DCMI_CR_VSPOL_Msk


	)

5647 
	#DCMI_CR_FCRC_0
 0x00000100U

	)

5648 
	#DCMI_CR_FCRC_1
 0x00000200U

	)

5649 
	#DCMI_CR_EDM_0
 0x00000400U

	)

5650 
	#DCMI_CR_EDM_1
 0x00000800U

	)

5651 
	#DCMI_CR_CRE_Pos
 (12U)

	)

5652 
	#DCMI_CR_CRE_Msk
 (0x1U << 
DCMI_CR_CRE_Pos
è

	)

5653 
	#DCMI_CR_CRE
 
DCMI_CR_CRE_Msk


	)

5654 
	#DCMI_CR_ENABLE_Pos
 (14U)

	)

5655 
	#DCMI_CR_ENABLE_Msk
 (0x1U << 
DCMI_CR_ENABLE_Pos
è

	)

5656 
	#DCMI_CR_ENABLE
 
DCMI_CR_ENABLE_Msk


	)

5659 
	#DCMI_SR_HSYNC_Pos
 (0U)

	)

5660 
	#DCMI_SR_HSYNC_Msk
 (0x1U << 
DCMI_SR_HSYNC_Pos
è

	)

5661 
	#DCMI_SR_HSYNC
 
DCMI_SR_HSYNC_Msk


	)

5662 
	#DCMI_SR_VSYNC_Pos
 (1U)

	)

5663 
	#DCMI_SR_VSYNC_Msk
 (0x1U << 
DCMI_SR_VSYNC_Pos
è

	)

5664 
	#DCMI_SR_VSYNC
 
DCMI_SR_VSYNC_Msk


	)

5665 
	#DCMI_SR_FNE_Pos
 (2U)

	)

5666 
	#DCMI_SR_FNE_Msk
 (0x1U << 
DCMI_SR_FNE_Pos
è

	)

5667 
	#DCMI_SR_FNE
 
DCMI_SR_FNE_Msk


	)

5670 
	#DCMI_RIS_FRAME_RIS_Pos
 (0U)

	)

5671 
	#DCMI_RIS_FRAME_RIS_Msk
 (0x1U << 
DCMI_RIS_FRAME_RIS_Pos
è

	)

5672 
	#DCMI_RIS_FRAME_RIS
 
DCMI_RIS_FRAME_RIS_Msk


	)

5673 
	#DCMI_RIS_OVR_RIS_Pos
 (1U)

	)

5674 
	#DCMI_RIS_OVR_RIS_Msk
 (0x1U << 
DCMI_RIS_OVR_RIS_Pos
è

	)

5675 
	#DCMI_RIS_OVR_RIS
 
DCMI_RIS_OVR_RIS_Msk


	)

5676 
	#DCMI_RIS_ERR_RIS_Pos
 (2U)

	)

5677 
	#DCMI_RIS_ERR_RIS_Msk
 (0x1U << 
DCMI_RIS_ERR_RIS_Pos
è

	)

5678 
	#DCMI_RIS_ERR_RIS
 
DCMI_RIS_ERR_RIS_Msk


	)

5679 
	#DCMI_RIS_VSYNC_RIS_Pos
 (3U)

	)

5680 
	#DCMI_RIS_VSYNC_RIS_Msk
 (0x1U << 
DCMI_RIS_VSYNC_RIS_Pos
è

	)

5681 
	#DCMI_RIS_VSYNC_RIS
 
DCMI_RIS_VSYNC_RIS_Msk


	)

5682 
	#DCMI_RIS_LINE_RIS_Pos
 (4U)

	)

5683 
	#DCMI_RIS_LINE_RIS_Msk
 (0x1U << 
DCMI_RIS_LINE_RIS_Pos
è

	)

5684 
	#DCMI_RIS_LINE_RIS
 
DCMI_RIS_LINE_RIS_Msk


	)

5686 
	#DCMI_RISR_FRAME_RIS
 
DCMI_RIS_FRAME_RIS


	)

5687 
	#DCMI_RISR_OVR_RIS
 
DCMI_RIS_OVR_RIS


	)

5688 
	#DCMI_RISR_ERR_RIS
 
DCMI_RIS_ERR_RIS


	)

5689 
	#DCMI_RISR_VSYNC_RIS
 
DCMI_RIS_VSYNC_RIS


	)

5690 
	#DCMI_RISR_LINE_RIS
 
DCMI_RIS_LINE_RIS


	)

5691 
	#DCMI_RISR_OVF_RIS
 
DCMI_RIS_OVR_RIS


	)

5694 
	#DCMI_IER_FRAME_IE_Pos
 (0U)

	)

5695 
	#DCMI_IER_FRAME_IE_Msk
 (0x1U << 
DCMI_IER_FRAME_IE_Pos
è

	)

5696 
	#DCMI_IER_FRAME_IE
 
DCMI_IER_FRAME_IE_Msk


	)

5697 
	#DCMI_IER_OVR_IE_Pos
 (1U)

	)

5698 
	#DCMI_IER_OVR_IE_Msk
 (0x1U << 
DCMI_IER_OVR_IE_Pos
è

	)

5699 
	#DCMI_IER_OVR_IE
 
DCMI_IER_OVR_IE_Msk


	)

5700 
	#DCMI_IER_ERR_IE_Pos
 (2U)

	)

5701 
	#DCMI_IER_ERR_IE_Msk
 (0x1U << 
DCMI_IER_ERR_IE_Pos
è

	)

5702 
	#DCMI_IER_ERR_IE
 
DCMI_IER_ERR_IE_Msk


	)

5703 
	#DCMI_IER_VSYNC_IE_Pos
 (3U)

	)

5704 
	#DCMI_IER_VSYNC_IE_Msk
 (0x1U << 
DCMI_IER_VSYNC_IE_Pos
è

	)

5705 
	#DCMI_IER_VSYNC_IE
 
DCMI_IER_VSYNC_IE_Msk


	)

5706 
	#DCMI_IER_LINE_IE_Pos
 (4U)

	)

5707 
	#DCMI_IER_LINE_IE_Msk
 (0x1U << 
DCMI_IER_LINE_IE_Pos
è

	)

5708 
	#DCMI_IER_LINE_IE
 
DCMI_IER_LINE_IE_Msk


	)

5710 
	#DCMI_IER_OVF_IE
 
DCMI_IER_OVR_IE


	)

5713 
	#DCMI_MIS_FRAME_MIS_Pos
 (0U)

	)

5714 
	#DCMI_MIS_FRAME_MIS_Msk
 (0x1U << 
DCMI_MIS_FRAME_MIS_Pos
è

	)

5715 
	#DCMI_MIS_FRAME_MIS
 
DCMI_MIS_FRAME_MIS_Msk


	)

5716 
	#DCMI_MIS_OVR_MIS_Pos
 (1U)

	)

5717 
	#DCMI_MIS_OVR_MIS_Msk
 (0x1U << 
DCMI_MIS_OVR_MIS_Pos
è

	)

5718 
	#DCMI_MIS_OVR_MIS
 
DCMI_MIS_OVR_MIS_Msk


	)

5719 
	#DCMI_MIS_ERR_MIS_Pos
 (2U)

	)

5720 
	#DCMI_MIS_ERR_MIS_Msk
 (0x1U << 
DCMI_MIS_ERR_MIS_Pos
è

	)

5721 
	#DCMI_MIS_ERR_MIS
 
DCMI_MIS_ERR_MIS_Msk


	)

5722 
	#DCMI_MIS_VSYNC_MIS_Pos
 (3U)

	)

5723 
	#DCMI_MIS_VSYNC_MIS_Msk
 (0x1U << 
DCMI_MIS_VSYNC_MIS_Pos
è

	)

5724 
	#DCMI_MIS_VSYNC_MIS
 
DCMI_MIS_VSYNC_MIS_Msk


	)

5725 
	#DCMI_MIS_LINE_MIS_Pos
 (4U)

	)

5726 
	#DCMI_MIS_LINE_MIS_Msk
 (0x1U << 
DCMI_MIS_LINE_MIS_Pos
è

	)

5727 
	#DCMI_MIS_LINE_MIS
 
DCMI_MIS_LINE_MIS_Msk


	)

5730 
	#DCMI_MISR_FRAME_MIS
 
DCMI_MIS_FRAME_MIS


	)

5731 
	#DCMI_MISR_OVF_MIS
 
DCMI_MIS_OVR_MIS


	)

5732 
	#DCMI_MISR_ERR_MIS
 
DCMI_MIS_ERR_MIS


	)

5733 
	#DCMI_MISR_VSYNC_MIS
 
DCMI_MIS_VSYNC_MIS


	)

5734 
	#DCMI_MISR_LINE_MIS
 
DCMI_MIS_LINE_MIS


	)

5737 
	#DCMI_ICR_FRAME_ISC_Pos
 (0U)

	)

5738 
	#DCMI_ICR_FRAME_ISC_Msk
 (0x1U << 
DCMI_ICR_FRAME_ISC_Pos
è

	)

5739 
	#DCMI_ICR_FRAME_ISC
 
DCMI_ICR_FRAME_ISC_Msk


	)

5740 
	#DCMI_ICR_OVR_ISC_Pos
 (1U)

	)

5741 
	#DCMI_ICR_OVR_ISC_Msk
 (0x1U << 
DCMI_ICR_OVR_ISC_Pos
è

	)

5742 
	#DCMI_ICR_OVR_ISC
 
DCMI_ICR_OVR_ISC_Msk


	)

5743 
	#DCMI_ICR_ERR_ISC_Pos
 (2U)

	)

5744 
	#DCMI_ICR_ERR_ISC_Msk
 (0x1U << 
DCMI_ICR_ERR_ISC_Pos
è

	)

5745 
	#DCMI_ICR_ERR_ISC
 
DCMI_ICR_ERR_ISC_Msk


	)

5746 
	#DCMI_ICR_VSYNC_ISC_Pos
 (3U)

	)

5747 
	#DCMI_ICR_VSYNC_ISC_Msk
 (0x1U << 
DCMI_ICR_VSYNC_ISC_Pos
è

	)

5748 
	#DCMI_ICR_VSYNC_ISC
 
DCMI_ICR_VSYNC_ISC_Msk


	)

5749 
	#DCMI_ICR_LINE_ISC_Pos
 (4U)

	)

5750 
	#DCMI_ICR_LINE_ISC_Msk
 (0x1U << 
DCMI_ICR_LINE_ISC_Pos
è

	)

5751 
	#DCMI_ICR_LINE_ISC
 
DCMI_ICR_LINE_ISC_Msk


	)

5754 
	#DCMI_ICR_OVF_ISC
 
DCMI_ICR_OVR_ISC


	)

5757 
	#DCMI_ESCR_FSC_Pos
 (0U)

	)

5758 
	#DCMI_ESCR_FSC_Msk
 (0xFFU << 
DCMI_ESCR_FSC_Pos
è

	)

5759 
	#DCMI_ESCR_FSC
 
DCMI_ESCR_FSC_Msk


	)

5760 
	#DCMI_ESCR_LSC_Pos
 (8U)

	)

5761 
	#DCMI_ESCR_LSC_Msk
 (0xFFU << 
DCMI_ESCR_LSC_Pos
è

	)

5762 
	#DCMI_ESCR_LSC
 
DCMI_ESCR_LSC_Msk


	)

5763 
	#DCMI_ESCR_LEC_Pos
 (16U)

	)

5764 
	#DCMI_ESCR_LEC_Msk
 (0xFFU << 
DCMI_ESCR_LEC_Pos
è

	)

5765 
	#DCMI_ESCR_LEC
 
DCMI_ESCR_LEC_Msk


	)

5766 
	#DCMI_ESCR_FEC_Pos
 (24U)

	)

5767 
	#DCMI_ESCR_FEC_Msk
 (0xFFU << 
DCMI_ESCR_FEC_Pos
è

	)

5768 
	#DCMI_ESCR_FEC
 
DCMI_ESCR_FEC_Msk


	)

5771 
	#DCMI_ESUR_FSU_Pos
 (0U)

	)

5772 
	#DCMI_ESUR_FSU_Msk
 (0xFFU << 
DCMI_ESUR_FSU_Pos
è

	)

5773 
	#DCMI_ESUR_FSU
 
DCMI_ESUR_FSU_Msk


	)

5774 
	#DCMI_ESUR_LSU_Pos
 (8U)

	)

5775 
	#DCMI_ESUR_LSU_Msk
 (0xFFU << 
DCMI_ESUR_LSU_Pos
è

	)

5776 
	#DCMI_ESUR_LSU
 
DCMI_ESUR_LSU_Msk


	)

5777 
	#DCMI_ESUR_LEU_Pos
 (16U)

	)

5778 
	#DCMI_ESUR_LEU_Msk
 (0xFFU << 
DCMI_ESUR_LEU_Pos
è

	)

5779 
	#DCMI_ESUR_LEU
 
DCMI_ESUR_LEU_Msk


	)

5780 
	#DCMI_ESUR_FEU_Pos
 (24U)

	)

5781 
	#DCMI_ESUR_FEU_Msk
 (0xFFU << 
DCMI_ESUR_FEU_Pos
è

	)

5782 
	#DCMI_ESUR_FEU
 
DCMI_ESUR_FEU_Msk


	)

5785 
	#DCMI_CWSTRT_HOFFCNT_Pos
 (0U)

	)

5786 
	#DCMI_CWSTRT_HOFFCNT_Msk
 (0x3FFFU << 
DCMI_CWSTRT_HOFFCNT_Pos
è

	)

5787 
	#DCMI_CWSTRT_HOFFCNT
 
DCMI_CWSTRT_HOFFCNT_Msk


	)

5788 
	#DCMI_CWSTRT_VST_Pos
 (16U)

	)

5789 
	#DCMI_CWSTRT_VST_Msk
 (0x1FFFU << 
DCMI_CWSTRT_VST_Pos
è

	)

5790 
	#DCMI_CWSTRT_VST
 
DCMI_CWSTRT_VST_Msk


	)

5793 
	#DCMI_CWSIZE_CAPCNT_Pos
 (0U)

	)

5794 
	#DCMI_CWSIZE_CAPCNT_Msk
 (0x3FFFU << 
DCMI_CWSIZE_CAPCNT_Pos
è

	)

5795 
	#DCMI_CWSIZE_CAPCNT
 
DCMI_CWSIZE_CAPCNT_Msk


	)

5796 
	#DCMI_CWSIZE_VLINE_Pos
 (16U)

	)

5797 
	#DCMI_CWSIZE_VLINE_Msk
 (0x3FFFU << 
DCMI_CWSIZE_VLINE_Pos
è

	)

5798 
	#DCMI_CWSIZE_VLINE
 
DCMI_CWSIZE_VLINE_Msk


	)

5801 
	#DCMI_DR_BYTE0_Pos
 (0U)

	)

5802 
	#DCMI_DR_BYTE0_Msk
 (0xFFU << 
DCMI_DR_BYTE0_Pos
è

	)

5803 
	#DCMI_DR_BYTE0
 
DCMI_DR_BYTE0_Msk


	)

5804 
	#DCMI_DR_BYTE1_Pos
 (8U)

	)

5805 
	#DCMI_DR_BYTE1_Msk
 (0xFFU << 
DCMI_DR_BYTE1_Pos
è

	)

5806 
	#DCMI_DR_BYTE1
 
DCMI_DR_BYTE1_Msk


	)

5807 
	#DCMI_DR_BYTE2_Pos
 (16U)

	)

5808 
	#DCMI_DR_BYTE2_Msk
 (0xFFU << 
DCMI_DR_BYTE2_Pos
è

	)

5809 
	#DCMI_DR_BYTE2
 
DCMI_DR_BYTE2_Msk


	)

5810 
	#DCMI_DR_BYTE3_Pos
 (24U)

	)

5811 
	#DCMI_DR_BYTE3_Msk
 (0xFFU << 
DCMI_DR_BYTE3_Pos
è

	)

5812 
	#DCMI_DR_BYTE3
 
DCMI_DR_BYTE3_Msk


	)

5820 
	#DMA_SxCR_CHSEL_Pos
 (25U)

	)

5821 
	#DMA_SxCR_CHSEL_Msk
 (0x7U << 
DMA_SxCR_CHSEL_Pos
è

	)

5822 
	#DMA_SxCR_CHSEL
 
DMA_SxCR_CHSEL_Msk


	)

5823 
	#DMA_SxCR_CHSEL_0
 0x02000000U

	)

5824 
	#DMA_SxCR_CHSEL_1
 0x04000000U

	)

5825 
	#DMA_SxCR_CHSEL_2
 0x08000000U

	)

5826 
	#DMA_SxCR_MBURST_Pos
 (23U)

	)

5827 
	#DMA_SxCR_MBURST_Msk
 (0x3U << 
DMA_SxCR_MBURST_Pos
è

	)

5828 
	#DMA_SxCR_MBURST
 
DMA_SxCR_MBURST_Msk


	)

5829 
	#DMA_SxCR_MBURST_0
 (0x1U << 
DMA_SxCR_MBURST_Pos
è

	)

5830 
	#DMA_SxCR_MBURST_1
 (0x2U << 
DMA_SxCR_MBURST_Pos
è

	)

5831 
	#DMA_SxCR_PBURST_Pos
 (21U)

	)

5832 
	#DMA_SxCR_PBURST_Msk
 (0x3U << 
DMA_SxCR_PBURST_Pos
è

	)

5833 
	#DMA_SxCR_PBURST
 
DMA_SxCR_PBURST_Msk


	)

5834 
	#DMA_SxCR_PBURST_0
 (0x1U << 
DMA_SxCR_PBURST_Pos
è

	)

5835 
	#DMA_SxCR_PBURST_1
 (0x2U << 
DMA_SxCR_PBURST_Pos
è

	)

5836 
	#DMA_SxCR_CT_Pos
 (19U)

	)

5837 
	#DMA_SxCR_CT_Msk
 (0x1U << 
DMA_SxCR_CT_Pos
è

	)

5838 
	#DMA_SxCR_CT
 
DMA_SxCR_CT_Msk


	)

5839 
	#DMA_SxCR_DBM_Pos
 (18U)

	)

5840 
	#DMA_SxCR_DBM_Msk
 (0x1U << 
DMA_SxCR_DBM_Pos
è

	)

5841 
	#DMA_SxCR_DBM
 
DMA_SxCR_DBM_Msk


	)

5842 
	#DMA_SxCR_PL_Pos
 (16U)

	)

5843 
	#DMA_SxCR_PL_Msk
 (0x3U << 
DMA_SxCR_PL_Pos
è

	)

5844 
	#DMA_SxCR_PL
 
DMA_SxCR_PL_Msk


	)

5845 
	#DMA_SxCR_PL_0
 (0x1U << 
DMA_SxCR_PL_Pos
è

	)

5846 
	#DMA_SxCR_PL_1
 (0x2U << 
DMA_SxCR_PL_Pos
è

	)

5847 
	#DMA_SxCR_PINCOS_Pos
 (15U)

	)

5848 
	#DMA_SxCR_PINCOS_Msk
 (0x1U << 
DMA_SxCR_PINCOS_Pos
è

	)

5849 
	#DMA_SxCR_PINCOS
 
DMA_SxCR_PINCOS_Msk


	)

5850 
	#DMA_SxCR_MSIZE_Pos
 (13U)

	)

5851 
	#DMA_SxCR_MSIZE_Msk
 (0x3U << 
DMA_SxCR_MSIZE_Pos
è

	)

5852 
	#DMA_SxCR_MSIZE
 
DMA_SxCR_MSIZE_Msk


	)

5853 
	#DMA_SxCR_MSIZE_0
 (0x1U << 
DMA_SxCR_MSIZE_Pos
è

	)

5854 
	#DMA_SxCR_MSIZE_1
 (0x2U << 
DMA_SxCR_MSIZE_Pos
è

	)

5855 
	#DMA_SxCR_PSIZE_Pos
 (11U)

	)

5856 
	#DMA_SxCR_PSIZE_Msk
 (0x3U << 
DMA_SxCR_PSIZE_Pos
è

	)

5857 
	#DMA_SxCR_PSIZE
 
DMA_SxCR_PSIZE_Msk


	)

5858 
	#DMA_SxCR_PSIZE_0
 (0x1U << 
DMA_SxCR_PSIZE_Pos
è

	)

5859 
	#DMA_SxCR_PSIZE_1
 (0x2U << 
DMA_SxCR_PSIZE_Pos
è

	)

5860 
	#DMA_SxCR_MINC_Pos
 (10U)

	)

5861 
	#DMA_SxCR_MINC_Msk
 (0x1U << 
DMA_SxCR_MINC_Pos
è

	)

5862 
	#DMA_SxCR_MINC
 
DMA_SxCR_MINC_Msk


	)

5863 
	#DMA_SxCR_PINC_Pos
 (9U)

	)

5864 
	#DMA_SxCR_PINC_Msk
 (0x1U << 
DMA_SxCR_PINC_Pos
è

	)

5865 
	#DMA_SxCR_PINC
 
DMA_SxCR_PINC_Msk


	)

5866 
	#DMA_SxCR_CIRC_Pos
 (8U)

	)

5867 
	#DMA_SxCR_CIRC_Msk
 (0x1U << 
DMA_SxCR_CIRC_Pos
è

	)

5868 
	#DMA_SxCR_CIRC
 
DMA_SxCR_CIRC_Msk


	)

5869 
	#DMA_SxCR_DIR_Pos
 (6U)

	)

5870 
	#DMA_SxCR_DIR_Msk
 (0x3U << 
DMA_SxCR_DIR_Pos
è

	)

5871 
	#DMA_SxCR_DIR
 
DMA_SxCR_DIR_Msk


	)

5872 
	#DMA_SxCR_DIR_0
 (0x1U << 
DMA_SxCR_DIR_Pos
è

	)

5873 
	#DMA_SxCR_DIR_1
 (0x2U << 
DMA_SxCR_DIR_Pos
è

	)

5874 
	#DMA_SxCR_PFCTRL_Pos
 (5U)

	)

5875 
	#DMA_SxCR_PFCTRL_Msk
 (0x1U << 
DMA_SxCR_PFCTRL_Pos
è

	)

5876 
	#DMA_SxCR_PFCTRL
 
DMA_SxCR_PFCTRL_Msk


	)

5877 
	#DMA_SxCR_TCIE_Pos
 (4U)

	)

5878 
	#DMA_SxCR_TCIE_Msk
 (0x1U << 
DMA_SxCR_TCIE_Pos
è

	)

5879 
	#DMA_SxCR_TCIE
 
DMA_SxCR_TCIE_Msk


	)

5880 
	#DMA_SxCR_HTIE_Pos
 (3U)

	)

5881 
	#DMA_SxCR_HTIE_Msk
 (0x1U << 
DMA_SxCR_HTIE_Pos
è

	)

5882 
	#DMA_SxCR_HTIE
 
DMA_SxCR_HTIE_Msk


	)

5883 
	#DMA_SxCR_TEIE_Pos
 (2U)

	)

5884 
	#DMA_SxCR_TEIE_Msk
 (0x1U << 
DMA_SxCR_TEIE_Pos
è

	)

5885 
	#DMA_SxCR_TEIE
 
DMA_SxCR_TEIE_Msk


	)

5886 
	#DMA_SxCR_DMEIE_Pos
 (1U)

	)

5887 
	#DMA_SxCR_DMEIE_Msk
 (0x1U << 
DMA_SxCR_DMEIE_Pos
è

	)

5888 
	#DMA_SxCR_DMEIE
 
DMA_SxCR_DMEIE_Msk


	)

5889 
	#DMA_SxCR_EN_Pos
 (0U)

	)

5890 
	#DMA_SxCR_EN_Msk
 (0x1U << 
DMA_SxCR_EN_Pos
è

	)

5891 
	#DMA_SxCR_EN
 
DMA_SxCR_EN_Msk


	)

5894 
	#DMA_SxCR_ACK_Pos
 (20U)

	)

5895 
	#DMA_SxCR_ACK_Msk
 (0x1U << 
DMA_SxCR_ACK_Pos
è

	)

5896 
	#DMA_SxCR_ACK
 
DMA_SxCR_ACK_Msk


	)

5899 
	#DMA_SxNDT_Pos
 (0U)

	)

5900 
	#DMA_SxNDT_Msk
 (0xFFFFU << 
DMA_SxNDT_Pos
è

	)

5901 
	#DMA_SxNDT
 
DMA_SxNDT_Msk


	)

5902 
	#DMA_SxNDT_0
 (0x0001U << 
DMA_SxNDT_Pos
è

	)

5903 
	#DMA_SxNDT_1
 (0x0002U << 
DMA_SxNDT_Pos
è

	)

5904 
	#DMA_SxNDT_2
 (0x0004U << 
DMA_SxNDT_Pos
è

	)

5905 
	#DMA_SxNDT_3
 (0x0008U << 
DMA_SxNDT_Pos
è

	)

5906 
	#DMA_SxNDT_4
 (0x0010U << 
DMA_SxNDT_Pos
è

	)

5907 
	#DMA_SxNDT_5
 (0x0020U << 
DMA_SxNDT_Pos
è

	)

5908 
	#DMA_SxNDT_6
 (0x0040U << 
DMA_SxNDT_Pos
è

	)

5909 
	#DMA_SxNDT_7
 (0x0080U << 
DMA_SxNDT_Pos
è

	)

5910 
	#DMA_SxNDT_8
 (0x0100U << 
DMA_SxNDT_Pos
è

	)

5911 
	#DMA_SxNDT_9
 (0x0200U << 
DMA_SxNDT_Pos
è

	)

5912 
	#DMA_SxNDT_10
 (0x0400U << 
DMA_SxNDT_Pos
è

	)

5913 
	#DMA_SxNDT_11
 (0x0800U << 
DMA_SxNDT_Pos
è

	)

5914 
	#DMA_SxNDT_12
 (0x1000U << 
DMA_SxNDT_Pos
è

	)

5915 
	#DMA_SxNDT_13
 (0x2000U << 
DMA_SxNDT_Pos
è

	)

5916 
	#DMA_SxNDT_14
 (0x4000U << 
DMA_SxNDT_Pos
è

	)

5917 
	#DMA_SxNDT_15
 (0x8000U << 
DMA_SxNDT_Pos
è

	)

5920 
	#DMA_SxFCR_FEIE_Pos
 (7U)

	)

5921 
	#DMA_SxFCR_FEIE_Msk
 (0x1U << 
DMA_SxFCR_FEIE_Pos
è

	)

5922 
	#DMA_SxFCR_FEIE
 
DMA_SxFCR_FEIE_Msk


	)

5923 
	#DMA_SxFCR_FS_Pos
 (3U)

	)

5924 
	#DMA_SxFCR_FS_Msk
 (0x7U << 
DMA_SxFCR_FS_Pos
è

	)

5925 
	#DMA_SxFCR_FS
 
DMA_SxFCR_FS_Msk


	)

5926 
	#DMA_SxFCR_FS_0
 (0x1U << 
DMA_SxFCR_FS_Pos
è

	)

5927 
	#DMA_SxFCR_FS_1
 (0x2U << 
DMA_SxFCR_FS_Pos
è

	)

5928 
	#DMA_SxFCR_FS_2
 (0x4U << 
DMA_SxFCR_FS_Pos
è

	)

5929 
	#DMA_SxFCR_DMDIS_Pos
 (2U)

	)

5930 
	#DMA_SxFCR_DMDIS_Msk
 (0x1U << 
DMA_SxFCR_DMDIS_Pos
è

	)

5931 
	#DMA_SxFCR_DMDIS
 
DMA_SxFCR_DMDIS_Msk


	)

5932 
	#DMA_SxFCR_FTH_Pos
 (0U)

	)

5933 
	#DMA_SxFCR_FTH_Msk
 (0x3U << 
DMA_SxFCR_FTH_Pos
è

	)

5934 
	#DMA_SxFCR_FTH
 
DMA_SxFCR_FTH_Msk


	)

5935 
	#DMA_SxFCR_FTH_0
 (0x1U << 
DMA_SxFCR_FTH_Pos
è

	)

5936 
	#DMA_SxFCR_FTH_1
 (0x2U << 
DMA_SxFCR_FTH_Pos
è

	)

5939 
	#DMA_LISR_TCIF3_Pos
 (27U)

	)

5940 
	#DMA_LISR_TCIF3_Msk
 (0x1U << 
DMA_LISR_TCIF3_Pos
è

	)

5941 
	#DMA_LISR_TCIF3
 
DMA_LISR_TCIF3_Msk


	)

5942 
	#DMA_LISR_HTIF3_Pos
 (26U)

	)

5943 
	#DMA_LISR_HTIF3_Msk
 (0x1U << 
DMA_LISR_HTIF3_Pos
è

	)

5944 
	#DMA_LISR_HTIF3
 
DMA_LISR_HTIF3_Msk


	)

5945 
	#DMA_LISR_TEIF3_Pos
 (25U)

	)

5946 
	#DMA_LISR_TEIF3_Msk
 (0x1U << 
DMA_LISR_TEIF3_Pos
è

	)

5947 
	#DMA_LISR_TEIF3
 
DMA_LISR_TEIF3_Msk


	)

5948 
	#DMA_LISR_DMEIF3_Pos
 (24U)

	)

5949 
	#DMA_LISR_DMEIF3_Msk
 (0x1U << 
DMA_LISR_DMEIF3_Pos
è

	)

5950 
	#DMA_LISR_DMEIF3
 
DMA_LISR_DMEIF3_Msk


	)

5951 
	#DMA_LISR_FEIF3_Pos
 (22U)

	)

5952 
	#DMA_LISR_FEIF3_Msk
 (0x1U << 
DMA_LISR_FEIF3_Pos
è

	)

5953 
	#DMA_LISR_FEIF3
 
DMA_LISR_FEIF3_Msk


	)

5954 
	#DMA_LISR_TCIF2_Pos
 (21U)

	)

5955 
	#DMA_LISR_TCIF2_Msk
 (0x1U << 
DMA_LISR_TCIF2_Pos
è

	)

5956 
	#DMA_LISR_TCIF2
 
DMA_LISR_TCIF2_Msk


	)

5957 
	#DMA_LISR_HTIF2_Pos
 (20U)

	)

5958 
	#DMA_LISR_HTIF2_Msk
 (0x1U << 
DMA_LISR_HTIF2_Pos
è

	)

5959 
	#DMA_LISR_HTIF2
 
DMA_LISR_HTIF2_Msk


	)

5960 
	#DMA_LISR_TEIF2_Pos
 (19U)

	)

5961 
	#DMA_LISR_TEIF2_Msk
 (0x1U << 
DMA_LISR_TEIF2_Pos
è

	)

5962 
	#DMA_LISR_TEIF2
 
DMA_LISR_TEIF2_Msk


	)

5963 
	#DMA_LISR_DMEIF2_Pos
 (18U)

	)

5964 
	#DMA_LISR_DMEIF2_Msk
 (0x1U << 
DMA_LISR_DMEIF2_Pos
è

	)

5965 
	#DMA_LISR_DMEIF2
 
DMA_LISR_DMEIF2_Msk


	)

5966 
	#DMA_LISR_FEIF2_Pos
 (16U)

	)

5967 
	#DMA_LISR_FEIF2_Msk
 (0x1U << 
DMA_LISR_FEIF2_Pos
è

	)

5968 
	#DMA_LISR_FEIF2
 
DMA_LISR_FEIF2_Msk


	)

5969 
	#DMA_LISR_TCIF1_Pos
 (11U)

	)

5970 
	#DMA_LISR_TCIF1_Msk
 (0x1U << 
DMA_LISR_TCIF1_Pos
è

	)

5971 
	#DMA_LISR_TCIF1
 
DMA_LISR_TCIF1_Msk


	)

5972 
	#DMA_LISR_HTIF1_Pos
 (10U)

	)

5973 
	#DMA_LISR_HTIF1_Msk
 (0x1U << 
DMA_LISR_HTIF1_Pos
è

	)

5974 
	#DMA_LISR_HTIF1
 
DMA_LISR_HTIF1_Msk


	)

5975 
	#DMA_LISR_TEIF1_Pos
 (9U)

	)

5976 
	#DMA_LISR_TEIF1_Msk
 (0x1U << 
DMA_LISR_TEIF1_Pos
è

	)

5977 
	#DMA_LISR_TEIF1
 
DMA_LISR_TEIF1_Msk


	)

5978 
	#DMA_LISR_DMEIF1_Pos
 (8U)

	)

5979 
	#DMA_LISR_DMEIF1_Msk
 (0x1U << 
DMA_LISR_DMEIF1_Pos
è

	)

5980 
	#DMA_LISR_DMEIF1
 
DMA_LISR_DMEIF1_Msk


	)

5981 
	#DMA_LISR_FEIF1_Pos
 (6U)

	)

5982 
	#DMA_LISR_FEIF1_Msk
 (0x1U << 
DMA_LISR_FEIF1_Pos
è

	)

5983 
	#DMA_LISR_FEIF1
 
DMA_LISR_FEIF1_Msk


	)

5984 
	#DMA_LISR_TCIF0_Pos
 (5U)

	)

5985 
	#DMA_LISR_TCIF0_Msk
 (0x1U << 
DMA_LISR_TCIF0_Pos
è

	)

5986 
	#DMA_LISR_TCIF0
 
DMA_LISR_TCIF0_Msk


	)

5987 
	#DMA_LISR_HTIF0_Pos
 (4U)

	)

5988 
	#DMA_LISR_HTIF0_Msk
 (0x1U << 
DMA_LISR_HTIF0_Pos
è

	)

5989 
	#DMA_LISR_HTIF0
 
DMA_LISR_HTIF0_Msk


	)

5990 
	#DMA_LISR_TEIF0_Pos
 (3U)

	)

5991 
	#DMA_LISR_TEIF0_Msk
 (0x1U << 
DMA_LISR_TEIF0_Pos
è

	)

5992 
	#DMA_LISR_TEIF0
 
DMA_LISR_TEIF0_Msk


	)

5993 
	#DMA_LISR_DMEIF0_Pos
 (2U)

	)

5994 
	#DMA_LISR_DMEIF0_Msk
 (0x1U << 
DMA_LISR_DMEIF0_Pos
è

	)

5995 
	#DMA_LISR_DMEIF0
 
DMA_LISR_DMEIF0_Msk


	)

5996 
	#DMA_LISR_FEIF0_Pos
 (0U)

	)

5997 
	#DMA_LISR_FEIF0_Msk
 (0x1U << 
DMA_LISR_FEIF0_Pos
è

	)

5998 
	#DMA_LISR_FEIF0
 
DMA_LISR_FEIF0_Msk


	)

6001 
	#DMA_HISR_TCIF7_Pos
 (27U)

	)

6002 
	#DMA_HISR_TCIF7_Msk
 (0x1U << 
DMA_HISR_TCIF7_Pos
è

	)

6003 
	#DMA_HISR_TCIF7
 
DMA_HISR_TCIF7_Msk


	)

6004 
	#DMA_HISR_HTIF7_Pos
 (26U)

	)

6005 
	#DMA_HISR_HTIF7_Msk
 (0x1U << 
DMA_HISR_HTIF7_Pos
è

	)

6006 
	#DMA_HISR_HTIF7
 
DMA_HISR_HTIF7_Msk


	)

6007 
	#DMA_HISR_TEIF7_Pos
 (25U)

	)

6008 
	#DMA_HISR_TEIF7_Msk
 (0x1U << 
DMA_HISR_TEIF7_Pos
è

	)

6009 
	#DMA_HISR_TEIF7
 
DMA_HISR_TEIF7_Msk


	)

6010 
	#DMA_HISR_DMEIF7_Pos
 (24U)

	)

6011 
	#DMA_HISR_DMEIF7_Msk
 (0x1U << 
DMA_HISR_DMEIF7_Pos
è

	)

6012 
	#DMA_HISR_DMEIF7
 
DMA_HISR_DMEIF7_Msk


	)

6013 
	#DMA_HISR_FEIF7_Pos
 (22U)

	)

6014 
	#DMA_HISR_FEIF7_Msk
 (0x1U << 
DMA_HISR_FEIF7_Pos
è

	)

6015 
	#DMA_HISR_FEIF7
 
DMA_HISR_FEIF7_Msk


	)

6016 
	#DMA_HISR_TCIF6_Pos
 (21U)

	)

6017 
	#DMA_HISR_TCIF6_Msk
 (0x1U << 
DMA_HISR_TCIF6_Pos
è

	)

6018 
	#DMA_HISR_TCIF6
 
DMA_HISR_TCIF6_Msk


	)

6019 
	#DMA_HISR_HTIF6_Pos
 (20U)

	)

6020 
	#DMA_HISR_HTIF6_Msk
 (0x1U << 
DMA_HISR_HTIF6_Pos
è

	)

6021 
	#DMA_HISR_HTIF6
 
DMA_HISR_HTIF6_Msk


	)

6022 
	#DMA_HISR_TEIF6_Pos
 (19U)

	)

6023 
	#DMA_HISR_TEIF6_Msk
 (0x1U << 
DMA_HISR_TEIF6_Pos
è

	)

6024 
	#DMA_HISR_TEIF6
 
DMA_HISR_TEIF6_Msk


	)

6025 
	#DMA_HISR_DMEIF6_Pos
 (18U)

	)

6026 
	#DMA_HISR_DMEIF6_Msk
 (0x1U << 
DMA_HISR_DMEIF6_Pos
è

	)

6027 
	#DMA_HISR_DMEIF6
 
DMA_HISR_DMEIF6_Msk


	)

6028 
	#DMA_HISR_FEIF6_Pos
 (16U)

	)

6029 
	#DMA_HISR_FEIF6_Msk
 (0x1U << 
DMA_HISR_FEIF6_Pos
è

	)

6030 
	#DMA_HISR_FEIF6
 
DMA_HISR_FEIF6_Msk


	)

6031 
	#DMA_HISR_TCIF5_Pos
 (11U)

	)

6032 
	#DMA_HISR_TCIF5_Msk
 (0x1U << 
DMA_HISR_TCIF5_Pos
è

	)

6033 
	#DMA_HISR_TCIF5
 
DMA_HISR_TCIF5_Msk


	)

6034 
	#DMA_HISR_HTIF5_Pos
 (10U)

	)

6035 
	#DMA_HISR_HTIF5_Msk
 (0x1U << 
DMA_HISR_HTIF5_Pos
è

	)

6036 
	#DMA_HISR_HTIF5
 
DMA_HISR_HTIF5_Msk


	)

6037 
	#DMA_HISR_TEIF5_Pos
 (9U)

	)

6038 
	#DMA_HISR_TEIF5_Msk
 (0x1U << 
DMA_HISR_TEIF5_Pos
è

	)

6039 
	#DMA_HISR_TEIF5
 
DMA_HISR_TEIF5_Msk


	)

6040 
	#DMA_HISR_DMEIF5_Pos
 (8U)

	)

6041 
	#DMA_HISR_DMEIF5_Msk
 (0x1U << 
DMA_HISR_DMEIF5_Pos
è

	)

6042 
	#DMA_HISR_DMEIF5
 
DMA_HISR_DMEIF5_Msk


	)

6043 
	#DMA_HISR_FEIF5_Pos
 (6U)

	)

6044 
	#DMA_HISR_FEIF5_Msk
 (0x1U << 
DMA_HISR_FEIF5_Pos
è

	)

6045 
	#DMA_HISR_FEIF5
 
DMA_HISR_FEIF5_Msk


	)

6046 
	#DMA_HISR_TCIF4_Pos
 (5U)

	)

6047 
	#DMA_HISR_TCIF4_Msk
 (0x1U << 
DMA_HISR_TCIF4_Pos
è

	)

6048 
	#DMA_HISR_TCIF4
 
DMA_HISR_TCIF4_Msk


	)

6049 
	#DMA_HISR_HTIF4_Pos
 (4U)

	)

6050 
	#DMA_HISR_HTIF4_Msk
 (0x1U << 
DMA_HISR_HTIF4_Pos
è

	)

6051 
	#DMA_HISR_HTIF4
 
DMA_HISR_HTIF4_Msk


	)

6052 
	#DMA_HISR_TEIF4_Pos
 (3U)

	)

6053 
	#DMA_HISR_TEIF4_Msk
 (0x1U << 
DMA_HISR_TEIF4_Pos
è

	)

6054 
	#DMA_HISR_TEIF4
 
DMA_HISR_TEIF4_Msk


	)

6055 
	#DMA_HISR_DMEIF4_Pos
 (2U)

	)

6056 
	#DMA_HISR_DMEIF4_Msk
 (0x1U << 
DMA_HISR_DMEIF4_Pos
è

	)

6057 
	#DMA_HISR_DMEIF4
 
DMA_HISR_DMEIF4_Msk


	)

6058 
	#DMA_HISR_FEIF4_Pos
 (0U)

	)

6059 
	#DMA_HISR_FEIF4_Msk
 (0x1U << 
DMA_HISR_FEIF4_Pos
è

	)

6060 
	#DMA_HISR_FEIF4
 
DMA_HISR_FEIF4_Msk


	)

6063 
	#DMA_LIFCR_CTCIF3_Pos
 (27U)

	)

6064 
	#DMA_LIFCR_CTCIF3_Msk
 (0x1U << 
DMA_LIFCR_CTCIF3_Pos
è

	)

6065 
	#DMA_LIFCR_CTCIF3
 
DMA_LIFCR_CTCIF3_Msk


	)

6066 
	#DMA_LIFCR_CHTIF3_Pos
 (26U)

	)

6067 
	#DMA_LIFCR_CHTIF3_Msk
 (0x1U << 
DMA_LIFCR_CHTIF3_Pos
è

	)

6068 
	#DMA_LIFCR_CHTIF3
 
DMA_LIFCR_CHTIF3_Msk


	)

6069 
	#DMA_LIFCR_CTEIF3_Pos
 (25U)

	)

6070 
	#DMA_LIFCR_CTEIF3_Msk
 (0x1U << 
DMA_LIFCR_CTEIF3_Pos
è

	)

6071 
	#DMA_LIFCR_CTEIF3
 
DMA_LIFCR_CTEIF3_Msk


	)

6072 
	#DMA_LIFCR_CDMEIF3_Pos
 (24U)

	)

6073 
	#DMA_LIFCR_CDMEIF3_Msk
 (0x1U << 
DMA_LIFCR_CDMEIF3_Pos
è

	)

6074 
	#DMA_LIFCR_CDMEIF3
 
DMA_LIFCR_CDMEIF3_Msk


	)

6075 
	#DMA_LIFCR_CFEIF3_Pos
 (22U)

	)

6076 
	#DMA_LIFCR_CFEIF3_Msk
 (0x1U << 
DMA_LIFCR_CFEIF3_Pos
è

	)

6077 
	#DMA_LIFCR_CFEIF3
 
DMA_LIFCR_CFEIF3_Msk


	)

6078 
	#DMA_LIFCR_CTCIF2_Pos
 (21U)

	)

6079 
	#DMA_LIFCR_CTCIF2_Msk
 (0x1U << 
DMA_LIFCR_CTCIF2_Pos
è

	)

6080 
	#DMA_LIFCR_CTCIF2
 
DMA_LIFCR_CTCIF2_Msk


	)

6081 
	#DMA_LIFCR_CHTIF2_Pos
 (20U)

	)

6082 
	#DMA_LIFCR_CHTIF2_Msk
 (0x1U << 
DMA_LIFCR_CHTIF2_Pos
è

	)

6083 
	#DMA_LIFCR_CHTIF2
 
DMA_LIFCR_CHTIF2_Msk


	)

6084 
	#DMA_LIFCR_CTEIF2_Pos
 (19U)

	)

6085 
	#DMA_LIFCR_CTEIF2_Msk
 (0x1U << 
DMA_LIFCR_CTEIF2_Pos
è

	)

6086 
	#DMA_LIFCR_CTEIF2
 
DMA_LIFCR_CTEIF2_Msk


	)

6087 
	#DMA_LIFCR_CDMEIF2_Pos
 (18U)

	)

6088 
	#DMA_LIFCR_CDMEIF2_Msk
 (0x1U << 
DMA_LIFCR_CDMEIF2_Pos
è

	)

6089 
	#DMA_LIFCR_CDMEIF2
 
DMA_LIFCR_CDMEIF2_Msk


	)

6090 
	#DMA_LIFCR_CFEIF2_Pos
 (16U)

	)

6091 
	#DMA_LIFCR_CFEIF2_Msk
 (0x1U << 
DMA_LIFCR_CFEIF2_Pos
è

	)

6092 
	#DMA_LIFCR_CFEIF2
 
DMA_LIFCR_CFEIF2_Msk


	)

6093 
	#DMA_LIFCR_CTCIF1_Pos
 (11U)

	)

6094 
	#DMA_LIFCR_CTCIF1_Msk
 (0x1U << 
DMA_LIFCR_CTCIF1_Pos
è

	)

6095 
	#DMA_LIFCR_CTCIF1
 
DMA_LIFCR_CTCIF1_Msk


	)

6096 
	#DMA_LIFCR_CHTIF1_Pos
 (10U)

	)

6097 
	#DMA_LIFCR_CHTIF1_Msk
 (0x1U << 
DMA_LIFCR_CHTIF1_Pos
è

	)

6098 
	#DMA_LIFCR_CHTIF1
 
DMA_LIFCR_CHTIF1_Msk


	)

6099 
	#DMA_LIFCR_CTEIF1_Pos
 (9U)

	)

6100 
	#DMA_LIFCR_CTEIF1_Msk
 (0x1U << 
DMA_LIFCR_CTEIF1_Pos
è

	)

6101 
	#DMA_LIFCR_CTEIF1
 
DMA_LIFCR_CTEIF1_Msk


	)

6102 
	#DMA_LIFCR_CDMEIF1_Pos
 (8U)

	)

6103 
	#DMA_LIFCR_CDMEIF1_Msk
 (0x1U << 
DMA_LIFCR_CDMEIF1_Pos
è

	)

6104 
	#DMA_LIFCR_CDMEIF1
 
DMA_LIFCR_CDMEIF1_Msk


	)

6105 
	#DMA_LIFCR_CFEIF1_Pos
 (6U)

	)

6106 
	#DMA_LIFCR_CFEIF1_Msk
 (0x1U << 
DMA_LIFCR_CFEIF1_Pos
è

	)

6107 
	#DMA_LIFCR_CFEIF1
 
DMA_LIFCR_CFEIF1_Msk


	)

6108 
	#DMA_LIFCR_CTCIF0_Pos
 (5U)

	)

6109 
	#DMA_LIFCR_CTCIF0_Msk
 (0x1U << 
DMA_LIFCR_CTCIF0_Pos
è

	)

6110 
	#DMA_LIFCR_CTCIF0
 
DMA_LIFCR_CTCIF0_Msk


	)

6111 
	#DMA_LIFCR_CHTIF0_Pos
 (4U)

	)

6112 
	#DMA_LIFCR_CHTIF0_Msk
 (0x1U << 
DMA_LIFCR_CHTIF0_Pos
è

	)

6113 
	#DMA_LIFCR_CHTIF0
 
DMA_LIFCR_CHTIF0_Msk


	)

6114 
	#DMA_LIFCR_CTEIF0_Pos
 (3U)

	)

6115 
	#DMA_LIFCR_CTEIF0_Msk
 (0x1U << 
DMA_LIFCR_CTEIF0_Pos
è

	)

6116 
	#DMA_LIFCR_CTEIF0
 
DMA_LIFCR_CTEIF0_Msk


	)

6117 
	#DMA_LIFCR_CDMEIF0_Pos
 (2U)

	)

6118 
	#DMA_LIFCR_CDMEIF0_Msk
 (0x1U << 
DMA_LIFCR_CDMEIF0_Pos
è

	)

6119 
	#DMA_LIFCR_CDMEIF0
 
DMA_LIFCR_CDMEIF0_Msk


	)

6120 
	#DMA_LIFCR_CFEIF0_Pos
 (0U)

	)

6121 
	#DMA_LIFCR_CFEIF0_Msk
 (0x1U << 
DMA_LIFCR_CFEIF0_Pos
è

	)

6122 
	#DMA_LIFCR_CFEIF0
 
DMA_LIFCR_CFEIF0_Msk


	)

6125 
	#DMA_HIFCR_CTCIF7_Pos
 (27U)

	)

6126 
	#DMA_HIFCR_CTCIF7_Msk
 (0x1U << 
DMA_HIFCR_CTCIF7_Pos
è

	)

6127 
	#DMA_HIFCR_CTCIF7
 
DMA_HIFCR_CTCIF7_Msk


	)

6128 
	#DMA_HIFCR_CHTIF7_Pos
 (26U)

	)

6129 
	#DMA_HIFCR_CHTIF7_Msk
 (0x1U << 
DMA_HIFCR_CHTIF7_Pos
è

	)

6130 
	#DMA_HIFCR_CHTIF7
 
DMA_HIFCR_CHTIF7_Msk


	)

6131 
	#DMA_HIFCR_CTEIF7_Pos
 (25U)

	)

6132 
	#DMA_HIFCR_CTEIF7_Msk
 (0x1U << 
DMA_HIFCR_CTEIF7_Pos
è

	)

6133 
	#DMA_HIFCR_CTEIF7
 
DMA_HIFCR_CTEIF7_Msk


	)

6134 
	#DMA_HIFCR_CDMEIF7_Pos
 (24U)

	)

6135 
	#DMA_HIFCR_CDMEIF7_Msk
 (0x1U << 
DMA_HIFCR_CDMEIF7_Pos
è

	)

6136 
	#DMA_HIFCR_CDMEIF7
 
DMA_HIFCR_CDMEIF7_Msk


	)

6137 
	#DMA_HIFCR_CFEIF7_Pos
 (22U)

	)

6138 
	#DMA_HIFCR_CFEIF7_Msk
 (0x1U << 
DMA_HIFCR_CFEIF7_Pos
è

	)

6139 
	#DMA_HIFCR_CFEIF7
 
DMA_HIFCR_CFEIF7_Msk


	)

6140 
	#DMA_HIFCR_CTCIF6_Pos
 (21U)

	)

6141 
	#DMA_HIFCR_CTCIF6_Msk
 (0x1U << 
DMA_HIFCR_CTCIF6_Pos
è

	)

6142 
	#DMA_HIFCR_CTCIF6
 
DMA_HIFCR_CTCIF6_Msk


	)

6143 
	#DMA_HIFCR_CHTIF6_Pos
 (20U)

	)

6144 
	#DMA_HIFCR_CHTIF6_Msk
 (0x1U << 
DMA_HIFCR_CHTIF6_Pos
è

	)

6145 
	#DMA_HIFCR_CHTIF6
 
DMA_HIFCR_CHTIF6_Msk


	)

6146 
	#DMA_HIFCR_CTEIF6_Pos
 (19U)

	)

6147 
	#DMA_HIFCR_CTEIF6_Msk
 (0x1U << 
DMA_HIFCR_CTEIF6_Pos
è

	)

6148 
	#DMA_HIFCR_CTEIF6
 
DMA_HIFCR_CTEIF6_Msk


	)

6149 
	#DMA_HIFCR_CDMEIF6_Pos
 (18U)

	)

6150 
	#DMA_HIFCR_CDMEIF6_Msk
 (0x1U << 
DMA_HIFCR_CDMEIF6_Pos
è

	)

6151 
	#DMA_HIFCR_CDMEIF6
 
DMA_HIFCR_CDMEIF6_Msk


	)

6152 
	#DMA_HIFCR_CFEIF6_Pos
 (16U)

	)

6153 
	#DMA_HIFCR_CFEIF6_Msk
 (0x1U << 
DMA_HIFCR_CFEIF6_Pos
è

	)

6154 
	#DMA_HIFCR_CFEIF6
 
DMA_HIFCR_CFEIF6_Msk


	)

6155 
	#DMA_HIFCR_CTCIF5_Pos
 (11U)

	)

6156 
	#DMA_HIFCR_CTCIF5_Msk
 (0x1U << 
DMA_HIFCR_CTCIF5_Pos
è

	)

6157 
	#DMA_HIFCR_CTCIF5
 
DMA_HIFCR_CTCIF5_Msk


	)

6158 
	#DMA_HIFCR_CHTIF5_Pos
 (10U)

	)

6159 
	#DMA_HIFCR_CHTIF5_Msk
 (0x1U << 
DMA_HIFCR_CHTIF5_Pos
è

	)

6160 
	#DMA_HIFCR_CHTIF5
 
DMA_HIFCR_CHTIF5_Msk


	)

6161 
	#DMA_HIFCR_CTEIF5_Pos
 (9U)

	)

6162 
	#DMA_HIFCR_CTEIF5_Msk
 (0x1U << 
DMA_HIFCR_CTEIF5_Pos
è

	)

6163 
	#DMA_HIFCR_CTEIF5
 
DMA_HIFCR_CTEIF5_Msk


	)

6164 
	#DMA_HIFCR_CDMEIF5_Pos
 (8U)

	)

6165 
	#DMA_HIFCR_CDMEIF5_Msk
 (0x1U << 
DMA_HIFCR_CDMEIF5_Pos
è

	)

6166 
	#DMA_HIFCR_CDMEIF5
 
DMA_HIFCR_CDMEIF5_Msk


	)

6167 
	#DMA_HIFCR_CFEIF5_Pos
 (6U)

	)

6168 
	#DMA_HIFCR_CFEIF5_Msk
 (0x1U << 
DMA_HIFCR_CFEIF5_Pos
è

	)

6169 
	#DMA_HIFCR_CFEIF5
 
DMA_HIFCR_CFEIF5_Msk


	)

6170 
	#DMA_HIFCR_CTCIF4_Pos
 (5U)

	)

6171 
	#DMA_HIFCR_CTCIF4_Msk
 (0x1U << 
DMA_HIFCR_CTCIF4_Pos
è

	)

6172 
	#DMA_HIFCR_CTCIF4
 
DMA_HIFCR_CTCIF4_Msk


	)

6173 
	#DMA_HIFCR_CHTIF4_Pos
 (4U)

	)

6174 
	#DMA_HIFCR_CHTIF4_Msk
 (0x1U << 
DMA_HIFCR_CHTIF4_Pos
è

	)

6175 
	#DMA_HIFCR_CHTIF4
 
DMA_HIFCR_CHTIF4_Msk


	)

6176 
	#DMA_HIFCR_CTEIF4_Pos
 (3U)

	)

6177 
	#DMA_HIFCR_CTEIF4_Msk
 (0x1U << 
DMA_HIFCR_CTEIF4_Pos
è

	)

6178 
	#DMA_HIFCR_CTEIF4
 
DMA_HIFCR_CTEIF4_Msk


	)

6179 
	#DMA_HIFCR_CDMEIF4_Pos
 (2U)

	)

6180 
	#DMA_HIFCR_CDMEIF4_Msk
 (0x1U << 
DMA_HIFCR_CDMEIF4_Pos
è

	)

6181 
	#DMA_HIFCR_CDMEIF4
 
DMA_HIFCR_CDMEIF4_Msk


	)

6182 
	#DMA_HIFCR_CFEIF4_Pos
 (0U)

	)

6183 
	#DMA_HIFCR_CFEIF4_Msk
 (0x1U << 
DMA_HIFCR_CFEIF4_Pos
è

	)

6184 
	#DMA_HIFCR_CFEIF4
 
DMA_HIFCR_CFEIF4_Msk


	)

6187 
	#DMA_SxPAR_PA_Pos
 (0U)

	)

6188 
	#DMA_SxPAR_PA_Msk
 (0xFFFFFFFFU << 
DMA_SxPAR_PA_Pos
è

	)

6189 
	#DMA_SxPAR_PA
 
DMA_SxPAR_PA_Msk


	)

6192 
	#DMA_SxM0AR_M0A_Pos
 (0U)

	)

6193 
	#DMA_SxM0AR_M0A_Msk
 (0xFFFFFFFFU << 
DMA_SxM0AR_M0A_Pos
è

	)

6194 
	#DMA_SxM0AR_M0A
 
DMA_SxM0AR_M0A_Msk


	)

6197 
	#DMA_SxM1AR_M1A_Pos
 (0U)

	)

6198 
	#DMA_SxM1AR_M1A_Msk
 (0xFFFFFFFFU << 
DMA_SxM1AR_M1A_Pos
è

	)

6199 
	#DMA_SxM1AR_M1A
 
DMA_SxM1AR_M1A_Msk


	)

6208 
	#EXTI_IMR_MR0_Pos
 (0U)

	)

6209 
	#EXTI_IMR_MR0_Msk
 (0x1U << 
EXTI_IMR_MR0_Pos
è

	)

6210 
	#EXTI_IMR_MR0
 
EXTI_IMR_MR0_Msk


	)

6211 
	#EXTI_IMR_MR1_Pos
 (1U)

	)

6212 
	#EXTI_IMR_MR1_Msk
 (0x1U << 
EXTI_IMR_MR1_Pos
è

	)

6213 
	#EXTI_IMR_MR1
 
EXTI_IMR_MR1_Msk


	)

6214 
	#EXTI_IMR_MR2_Pos
 (2U)

	)

6215 
	#EXTI_IMR_MR2_Msk
 (0x1U << 
EXTI_IMR_MR2_Pos
è

	)

6216 
	#EXTI_IMR_MR2
 
EXTI_IMR_MR2_Msk


	)

6217 
	#EXTI_IMR_MR3_Pos
 (3U)

	)

6218 
	#EXTI_IMR_MR3_Msk
 (0x1U << 
EXTI_IMR_MR3_Pos
è

	)

6219 
	#EXTI_IMR_MR3
 
EXTI_IMR_MR3_Msk


	)

6220 
	#EXTI_IMR_MR4_Pos
 (4U)

	)

6221 
	#EXTI_IMR_MR4_Msk
 (0x1U << 
EXTI_IMR_MR4_Pos
è

	)

6222 
	#EXTI_IMR_MR4
 
EXTI_IMR_MR4_Msk


	)

6223 
	#EXTI_IMR_MR5_Pos
 (5U)

	)

6224 
	#EXTI_IMR_MR5_Msk
 (0x1U << 
EXTI_IMR_MR5_Pos
è

	)

6225 
	#EXTI_IMR_MR5
 
EXTI_IMR_MR5_Msk


	)

6226 
	#EXTI_IMR_MR6_Pos
 (6U)

	)

6227 
	#EXTI_IMR_MR6_Msk
 (0x1U << 
EXTI_IMR_MR6_Pos
è

	)

6228 
	#EXTI_IMR_MR6
 
EXTI_IMR_MR6_Msk


	)

6229 
	#EXTI_IMR_MR7_Pos
 (7U)

	)

6230 
	#EXTI_IMR_MR7_Msk
 (0x1U << 
EXTI_IMR_MR7_Pos
è

	)

6231 
	#EXTI_IMR_MR7
 
EXTI_IMR_MR7_Msk


	)

6232 
	#EXTI_IMR_MR8_Pos
 (8U)

	)

6233 
	#EXTI_IMR_MR8_Msk
 (0x1U << 
EXTI_IMR_MR8_Pos
è

	)

6234 
	#EXTI_IMR_MR8
 
EXTI_IMR_MR8_Msk


	)

6235 
	#EXTI_IMR_MR9_Pos
 (9U)

	)

6236 
	#EXTI_IMR_MR9_Msk
 (0x1U << 
EXTI_IMR_MR9_Pos
è

	)

6237 
	#EXTI_IMR_MR9
 
EXTI_IMR_MR9_Msk


	)

6238 
	#EXTI_IMR_MR10_Pos
 (10U)

	)

6239 
	#EXTI_IMR_MR10_Msk
 (0x1U << 
EXTI_IMR_MR10_Pos
è

	)

6240 
	#EXTI_IMR_MR10
 
EXTI_IMR_MR10_Msk


	)

6241 
	#EXTI_IMR_MR11_Pos
 (11U)

	)

6242 
	#EXTI_IMR_MR11_Msk
 (0x1U << 
EXTI_IMR_MR11_Pos
è

	)

6243 
	#EXTI_IMR_MR11
 
EXTI_IMR_MR11_Msk


	)

6244 
	#EXTI_IMR_MR12_Pos
 (12U)

	)

6245 
	#EXTI_IMR_MR12_Msk
 (0x1U << 
EXTI_IMR_MR12_Pos
è

	)

6246 
	#EXTI_IMR_MR12
 
EXTI_IMR_MR12_Msk


	)

6247 
	#EXTI_IMR_MR13_Pos
 (13U)

	)

6248 
	#EXTI_IMR_MR13_Msk
 (0x1U << 
EXTI_IMR_MR13_Pos
è

	)

6249 
	#EXTI_IMR_MR13
 
EXTI_IMR_MR13_Msk


	)

6250 
	#EXTI_IMR_MR14_Pos
 (14U)

	)

6251 
	#EXTI_IMR_MR14_Msk
 (0x1U << 
EXTI_IMR_MR14_Pos
è

	)

6252 
	#EXTI_IMR_MR14
 
EXTI_IMR_MR14_Msk


	)

6253 
	#EXTI_IMR_MR15_Pos
 (15U)

	)

6254 
	#EXTI_IMR_MR15_Msk
 (0x1U << 
EXTI_IMR_MR15_Pos
è

	)

6255 
	#EXTI_IMR_MR15
 
EXTI_IMR_MR15_Msk


	)

6256 
	#EXTI_IMR_MR16_Pos
 (16U)

	)

6257 
	#EXTI_IMR_MR16_Msk
 (0x1U << 
EXTI_IMR_MR16_Pos
è

	)

6258 
	#EXTI_IMR_MR16
 
EXTI_IMR_MR16_Msk


	)

6259 
	#EXTI_IMR_MR17_Pos
 (17U)

	)

6260 
	#EXTI_IMR_MR17_Msk
 (0x1U << 
EXTI_IMR_MR17_Pos
è

	)

6261 
	#EXTI_IMR_MR17
 
EXTI_IMR_MR17_Msk


	)

6262 
	#EXTI_IMR_MR18_Pos
 (18U)

	)

6263 
	#EXTI_IMR_MR18_Msk
 (0x1U << 
EXTI_IMR_MR18_Pos
è

	)

6264 
	#EXTI_IMR_MR18
 
EXTI_IMR_MR18_Msk


	)

6265 
	#EXTI_IMR_MR19_Pos
 (19U)

	)

6266 
	#EXTI_IMR_MR19_Msk
 (0x1U << 
EXTI_IMR_MR19_Pos
è

	)

6267 
	#EXTI_IMR_MR19
 
EXTI_IMR_MR19_Msk


	)

6268 
	#EXTI_IMR_MR20_Pos
 (20U)

	)

6269 
	#EXTI_IMR_MR20_Msk
 (0x1U << 
EXTI_IMR_MR20_Pos
è

	)

6270 
	#EXTI_IMR_MR20
 
EXTI_IMR_MR20_Msk


	)

6271 
	#EXTI_IMR_MR21_Pos
 (21U)

	)

6272 
	#EXTI_IMR_MR21_Msk
 (0x1U << 
EXTI_IMR_MR21_Pos
è

	)

6273 
	#EXTI_IMR_MR21
 
EXTI_IMR_MR21_Msk


	)

6274 
	#EXTI_IMR_MR22_Pos
 (22U)

	)

6275 
	#EXTI_IMR_MR22_Msk
 (0x1U << 
EXTI_IMR_MR22_Pos
è

	)

6276 
	#EXTI_IMR_MR22
 
EXTI_IMR_MR22_Msk


	)

6279 
	#EXTI_IMR_IM0
 
EXTI_IMR_MR0


	)

6280 
	#EXTI_IMR_IM1
 
EXTI_IMR_MR1


	)

6281 
	#EXTI_IMR_IM2
 
EXTI_IMR_MR2


	)

6282 
	#EXTI_IMR_IM3
 
EXTI_IMR_MR3


	)

6283 
	#EXTI_IMR_IM4
 
EXTI_IMR_MR4


	)

6284 
	#EXTI_IMR_IM5
 
EXTI_IMR_MR5


	)

6285 
	#EXTI_IMR_IM6
 
EXTI_IMR_MR6


	)

6286 
	#EXTI_IMR_IM7
 
EXTI_IMR_MR7


	)

6287 
	#EXTI_IMR_IM8
 
EXTI_IMR_MR8


	)

6288 
	#EXTI_IMR_IM9
 
EXTI_IMR_MR9


	)

6289 
	#EXTI_IMR_IM10
 
EXTI_IMR_MR10


	)

6290 
	#EXTI_IMR_IM11
 
EXTI_IMR_MR11


	)

6291 
	#EXTI_IMR_IM12
 
EXTI_IMR_MR12


	)

6292 
	#EXTI_IMR_IM13
 
EXTI_IMR_MR13


	)

6293 
	#EXTI_IMR_IM14
 
EXTI_IMR_MR14


	)

6294 
	#EXTI_IMR_IM15
 
EXTI_IMR_MR15


	)

6295 
	#EXTI_IMR_IM16
 
EXTI_IMR_MR16


	)

6296 
	#EXTI_IMR_IM17
 
EXTI_IMR_MR17


	)

6297 
	#EXTI_IMR_IM18
 
EXTI_IMR_MR18


	)

6298 
	#EXTI_IMR_IM19
 
EXTI_IMR_MR19


	)

6299 
	#EXTI_IMR_IM20
 
EXTI_IMR_MR20


	)

6300 
	#EXTI_IMR_IM21
 
EXTI_IMR_MR21


	)

6301 
	#EXTI_IMR_IM22
 
EXTI_IMR_MR22


	)

6302 
	#EXTI_IMR_IM_Pos
 (0U)

	)

6303 
	#EXTI_IMR_IM_Msk
 (0x7FFFFFU << 
EXTI_IMR_IM_Pos
è

	)

6304 
	#EXTI_IMR_IM
 
EXTI_IMR_IM_Msk


	)

6307 
	#EXTI_EMR_MR0_Pos
 (0U)

	)

6308 
	#EXTI_EMR_MR0_Msk
 (0x1U << 
EXTI_EMR_MR0_Pos
è

	)

6309 
	#EXTI_EMR_MR0
 
EXTI_EMR_MR0_Msk


	)

6310 
	#EXTI_EMR_MR1_Pos
 (1U)

	)

6311 
	#EXTI_EMR_MR1_Msk
 (0x1U << 
EXTI_EMR_MR1_Pos
è

	)

6312 
	#EXTI_EMR_MR1
 
EXTI_EMR_MR1_Msk


	)

6313 
	#EXTI_EMR_MR2_Pos
 (2U)

	)

6314 
	#EXTI_EMR_MR2_Msk
 (0x1U << 
EXTI_EMR_MR2_Pos
è

	)

6315 
	#EXTI_EMR_MR2
 
EXTI_EMR_MR2_Msk


	)

6316 
	#EXTI_EMR_MR3_Pos
 (3U)

	)

6317 
	#EXTI_EMR_MR3_Msk
 (0x1U << 
EXTI_EMR_MR3_Pos
è

	)

6318 
	#EXTI_EMR_MR3
 
EXTI_EMR_MR3_Msk


	)

6319 
	#EXTI_EMR_MR4_Pos
 (4U)

	)

6320 
	#EXTI_EMR_MR4_Msk
 (0x1U << 
EXTI_EMR_MR4_Pos
è

	)

6321 
	#EXTI_EMR_MR4
 
EXTI_EMR_MR4_Msk


	)

6322 
	#EXTI_EMR_MR5_Pos
 (5U)

	)

6323 
	#EXTI_EMR_MR5_Msk
 (0x1U << 
EXTI_EMR_MR5_Pos
è

	)

6324 
	#EXTI_EMR_MR5
 
EXTI_EMR_MR5_Msk


	)

6325 
	#EXTI_EMR_MR6_Pos
 (6U)

	)

6326 
	#EXTI_EMR_MR6_Msk
 (0x1U << 
EXTI_EMR_MR6_Pos
è

	)

6327 
	#EXTI_EMR_MR6
 
EXTI_EMR_MR6_Msk


	)

6328 
	#EXTI_EMR_MR7_Pos
 (7U)

	)

6329 
	#EXTI_EMR_MR7_Msk
 (0x1U << 
EXTI_EMR_MR7_Pos
è

	)

6330 
	#EXTI_EMR_MR7
 
EXTI_EMR_MR7_Msk


	)

6331 
	#EXTI_EMR_MR8_Pos
 (8U)

	)

6332 
	#EXTI_EMR_MR8_Msk
 (0x1U << 
EXTI_EMR_MR8_Pos
è

	)

6333 
	#EXTI_EMR_MR8
 
EXTI_EMR_MR8_Msk


	)

6334 
	#EXTI_EMR_MR9_Pos
 (9U)

	)

6335 
	#EXTI_EMR_MR9_Msk
 (0x1U << 
EXTI_EMR_MR9_Pos
è

	)

6336 
	#EXTI_EMR_MR9
 
EXTI_EMR_MR9_Msk


	)

6337 
	#EXTI_EMR_MR10_Pos
 (10U)

	)

6338 
	#EXTI_EMR_MR10_Msk
 (0x1U << 
EXTI_EMR_MR10_Pos
è

	)

6339 
	#EXTI_EMR_MR10
 
EXTI_EMR_MR10_Msk


	)

6340 
	#EXTI_EMR_MR11_Pos
 (11U)

	)

6341 
	#EXTI_EMR_MR11_Msk
 (0x1U << 
EXTI_EMR_MR11_Pos
è

	)

6342 
	#EXTI_EMR_MR11
 
EXTI_EMR_MR11_Msk


	)

6343 
	#EXTI_EMR_MR12_Pos
 (12U)

	)

6344 
	#EXTI_EMR_MR12_Msk
 (0x1U << 
EXTI_EMR_MR12_Pos
è

	)

6345 
	#EXTI_EMR_MR12
 
EXTI_EMR_MR12_Msk


	)

6346 
	#EXTI_EMR_MR13_Pos
 (13U)

	)

6347 
	#EXTI_EMR_MR13_Msk
 (0x1U << 
EXTI_EMR_MR13_Pos
è

	)

6348 
	#EXTI_EMR_MR13
 
EXTI_EMR_MR13_Msk


	)

6349 
	#EXTI_EMR_MR14_Pos
 (14U)

	)

6350 
	#EXTI_EMR_MR14_Msk
 (0x1U << 
EXTI_EMR_MR14_Pos
è

	)

6351 
	#EXTI_EMR_MR14
 
EXTI_EMR_MR14_Msk


	)

6352 
	#EXTI_EMR_MR15_Pos
 (15U)

	)

6353 
	#EXTI_EMR_MR15_Msk
 (0x1U << 
EXTI_EMR_MR15_Pos
è

	)

6354 
	#EXTI_EMR_MR15
 
EXTI_EMR_MR15_Msk


	)

6355 
	#EXTI_EMR_MR16_Pos
 (16U)

	)

6356 
	#EXTI_EMR_MR16_Msk
 (0x1U << 
EXTI_EMR_MR16_Pos
è

	)

6357 
	#EXTI_EMR_MR16
 
EXTI_EMR_MR16_Msk


	)

6358 
	#EXTI_EMR_MR17_Pos
 (17U)

	)

6359 
	#EXTI_EMR_MR17_Msk
 (0x1U << 
EXTI_EMR_MR17_Pos
è

	)

6360 
	#EXTI_EMR_MR17
 
EXTI_EMR_MR17_Msk


	)

6361 
	#EXTI_EMR_MR18_Pos
 (18U)

	)

6362 
	#EXTI_EMR_MR18_Msk
 (0x1U << 
EXTI_EMR_MR18_Pos
è

	)

6363 
	#EXTI_EMR_MR18
 
EXTI_EMR_MR18_Msk


	)

6364 
	#EXTI_EMR_MR19_Pos
 (19U)

	)

6365 
	#EXTI_EMR_MR19_Msk
 (0x1U << 
EXTI_EMR_MR19_Pos
è

	)

6366 
	#EXTI_EMR_MR19
 
EXTI_EMR_MR19_Msk


	)

6367 
	#EXTI_EMR_MR20_Pos
 (20U)

	)

6368 
	#EXTI_EMR_MR20_Msk
 (0x1U << 
EXTI_EMR_MR20_Pos
è

	)

6369 
	#EXTI_EMR_MR20
 
EXTI_EMR_MR20_Msk


	)

6370 
	#EXTI_EMR_MR21_Pos
 (21U)

	)

6371 
	#EXTI_EMR_MR21_Msk
 (0x1U << 
EXTI_EMR_MR21_Pos
è

	)

6372 
	#EXTI_EMR_MR21
 
EXTI_EMR_MR21_Msk


	)

6373 
	#EXTI_EMR_MR22_Pos
 (22U)

	)

6374 
	#EXTI_EMR_MR22_Msk
 (0x1U << 
EXTI_EMR_MR22_Pos
è

	)

6375 
	#EXTI_EMR_MR22
 
EXTI_EMR_MR22_Msk


	)

6378 
	#EXTI_EMR_EM0
 
EXTI_EMR_MR0


	)

6379 
	#EXTI_EMR_EM1
 
EXTI_EMR_MR1


	)

6380 
	#EXTI_EMR_EM2
 
EXTI_EMR_MR2


	)

6381 
	#EXTI_EMR_EM3
 
EXTI_EMR_MR3


	)

6382 
	#EXTI_EMR_EM4
 
EXTI_EMR_MR4


	)

6383 
	#EXTI_EMR_EM5
 
EXTI_EMR_MR5


	)

6384 
	#EXTI_EMR_EM6
 
EXTI_EMR_MR6


	)

6385 
	#EXTI_EMR_EM7
 
EXTI_EMR_MR7


	)

6386 
	#EXTI_EMR_EM8
 
EXTI_EMR_MR8


	)

6387 
	#EXTI_EMR_EM9
 
EXTI_EMR_MR9


	)

6388 
	#EXTI_EMR_EM10
 
EXTI_EMR_MR10


	)

6389 
	#EXTI_EMR_EM11
 
EXTI_EMR_MR11


	)

6390 
	#EXTI_EMR_EM12
 
EXTI_EMR_MR12


	)

6391 
	#EXTI_EMR_EM13
 
EXTI_EMR_MR13


	)

6392 
	#EXTI_EMR_EM14
 
EXTI_EMR_MR14


	)

6393 
	#EXTI_EMR_EM15
 
EXTI_EMR_MR15


	)

6394 
	#EXTI_EMR_EM16
 
EXTI_EMR_MR16


	)

6395 
	#EXTI_EMR_EM17
 
EXTI_EMR_MR17


	)

6396 
	#EXTI_EMR_EM18
 
EXTI_EMR_MR18


	)

6397 
	#EXTI_EMR_EM19
 
EXTI_EMR_MR19


	)

6398 
	#EXTI_EMR_EM20
 
EXTI_EMR_MR20


	)

6399 
	#EXTI_EMR_EM21
 
EXTI_EMR_MR21


	)

6400 
	#EXTI_EMR_EM22
 
EXTI_EMR_MR22


	)

6403 
	#EXTI_RTSR_TR0_Pos
 (0U)

	)

6404 
	#EXTI_RTSR_TR0_Msk
 (0x1U << 
EXTI_RTSR_TR0_Pos
è

	)

6405 
	#EXTI_RTSR_TR0
 
EXTI_RTSR_TR0_Msk


	)

6406 
	#EXTI_RTSR_TR1_Pos
 (1U)

	)

6407 
	#EXTI_RTSR_TR1_Msk
 (0x1U << 
EXTI_RTSR_TR1_Pos
è

	)

6408 
	#EXTI_RTSR_TR1
 
EXTI_RTSR_TR1_Msk


	)

6409 
	#EXTI_RTSR_TR2_Pos
 (2U)

	)

6410 
	#EXTI_RTSR_TR2_Msk
 (0x1U << 
EXTI_RTSR_TR2_Pos
è

	)

6411 
	#EXTI_RTSR_TR2
 
EXTI_RTSR_TR2_Msk


	)

6412 
	#EXTI_RTSR_TR3_Pos
 (3U)

	)

6413 
	#EXTI_RTSR_TR3_Msk
 (0x1U << 
EXTI_RTSR_TR3_Pos
è

	)

6414 
	#EXTI_RTSR_TR3
 
EXTI_RTSR_TR3_Msk


	)

6415 
	#EXTI_RTSR_TR4_Pos
 (4U)

	)

6416 
	#EXTI_RTSR_TR4_Msk
 (0x1U << 
EXTI_RTSR_TR4_Pos
è

	)

6417 
	#EXTI_RTSR_TR4
 
EXTI_RTSR_TR4_Msk


	)

6418 
	#EXTI_RTSR_TR5_Pos
 (5U)

	)

6419 
	#EXTI_RTSR_TR5_Msk
 (0x1U << 
EXTI_RTSR_TR5_Pos
è

	)

6420 
	#EXTI_RTSR_TR5
 
EXTI_RTSR_TR5_Msk


	)

6421 
	#EXTI_RTSR_TR6_Pos
 (6U)

	)

6422 
	#EXTI_RTSR_TR6_Msk
 (0x1U << 
EXTI_RTSR_TR6_Pos
è

	)

6423 
	#EXTI_RTSR_TR6
 
EXTI_RTSR_TR6_Msk


	)

6424 
	#EXTI_RTSR_TR7_Pos
 (7U)

	)

6425 
	#EXTI_RTSR_TR7_Msk
 (0x1U << 
EXTI_RTSR_TR7_Pos
è

	)

6426 
	#EXTI_RTSR_TR7
 
EXTI_RTSR_TR7_Msk


	)

6427 
	#EXTI_RTSR_TR8_Pos
 (8U)

	)

6428 
	#EXTI_RTSR_TR8_Msk
 (0x1U << 
EXTI_RTSR_TR8_Pos
è

	)

6429 
	#EXTI_RTSR_TR8
 
EXTI_RTSR_TR8_Msk


	)

6430 
	#EXTI_RTSR_TR9_Pos
 (9U)

	)

6431 
	#EXTI_RTSR_TR9_Msk
 (0x1U << 
EXTI_RTSR_TR9_Pos
è

	)

6432 
	#EXTI_RTSR_TR9
 
EXTI_RTSR_TR9_Msk


	)

6433 
	#EXTI_RTSR_TR10_Pos
 (10U)

	)

6434 
	#EXTI_RTSR_TR10_Msk
 (0x1U << 
EXTI_RTSR_TR10_Pos
è

	)

6435 
	#EXTI_RTSR_TR10
 
EXTI_RTSR_TR10_Msk


	)

6436 
	#EXTI_RTSR_TR11_Pos
 (11U)

	)

6437 
	#EXTI_RTSR_TR11_Msk
 (0x1U << 
EXTI_RTSR_TR11_Pos
è

	)

6438 
	#EXTI_RTSR_TR11
 
EXTI_RTSR_TR11_Msk


	)

6439 
	#EXTI_RTSR_TR12_Pos
 (12U)

	)

6440 
	#EXTI_RTSR_TR12_Msk
 (0x1U << 
EXTI_RTSR_TR12_Pos
è

	)

6441 
	#EXTI_RTSR_TR12
 
EXTI_RTSR_TR12_Msk


	)

6442 
	#EXTI_RTSR_TR13_Pos
 (13U)

	)

6443 
	#EXTI_RTSR_TR13_Msk
 (0x1U << 
EXTI_RTSR_TR13_Pos
è

	)

6444 
	#EXTI_RTSR_TR13
 
EXTI_RTSR_TR13_Msk


	)

6445 
	#EXTI_RTSR_TR14_Pos
 (14U)

	)

6446 
	#EXTI_RTSR_TR14_Msk
 (0x1U << 
EXTI_RTSR_TR14_Pos
è

	)

6447 
	#EXTI_RTSR_TR14
 
EXTI_RTSR_TR14_Msk


	)

6448 
	#EXTI_RTSR_TR15_Pos
 (15U)

	)

6449 
	#EXTI_RTSR_TR15_Msk
 (0x1U << 
EXTI_RTSR_TR15_Pos
è

	)

6450 
	#EXTI_RTSR_TR15
 
EXTI_RTSR_TR15_Msk


	)

6451 
	#EXTI_RTSR_TR16_Pos
 (16U)

	)

6452 
	#EXTI_RTSR_TR16_Msk
 (0x1U << 
EXTI_RTSR_TR16_Pos
è

	)

6453 
	#EXTI_RTSR_TR16
 
EXTI_RTSR_TR16_Msk


	)

6454 
	#EXTI_RTSR_TR17_Pos
 (17U)

	)

6455 
	#EXTI_RTSR_TR17_Msk
 (0x1U << 
EXTI_RTSR_TR17_Pos
è

	)

6456 
	#EXTI_RTSR_TR17
 
EXTI_RTSR_TR17_Msk


	)

6457 
	#EXTI_RTSR_TR18_Pos
 (18U)

	)

6458 
	#EXTI_RTSR_TR18_Msk
 (0x1U << 
EXTI_RTSR_TR18_Pos
è

	)

6459 
	#EXTI_RTSR_TR18
 
EXTI_RTSR_TR18_Msk


	)

6460 
	#EXTI_RTSR_TR19_Pos
 (19U)

	)

6461 
	#EXTI_RTSR_TR19_Msk
 (0x1U << 
EXTI_RTSR_TR19_Pos
è

	)

6462 
	#EXTI_RTSR_TR19
 
EXTI_RTSR_TR19_Msk


	)

6463 
	#EXTI_RTSR_TR20_Pos
 (20U)

	)

6464 
	#EXTI_RTSR_TR20_Msk
 (0x1U << 
EXTI_RTSR_TR20_Pos
è

	)

6465 
	#EXTI_RTSR_TR20
 
EXTI_RTSR_TR20_Msk


	)

6466 
	#EXTI_RTSR_TR21_Pos
 (21U)

	)

6467 
	#EXTI_RTSR_TR21_Msk
 (0x1U << 
EXTI_RTSR_TR21_Pos
è

	)

6468 
	#EXTI_RTSR_TR21
 
EXTI_RTSR_TR21_Msk


	)

6469 
	#EXTI_RTSR_TR22_Pos
 (22U)

	)

6470 
	#EXTI_RTSR_TR22_Msk
 (0x1U << 
EXTI_RTSR_TR22_Pos
è

	)

6471 
	#EXTI_RTSR_TR22
 
EXTI_RTSR_TR22_Msk


	)

6474 
	#EXTI_FTSR_TR0_Pos
 (0U)

	)

6475 
	#EXTI_FTSR_TR0_Msk
 (0x1U << 
EXTI_FTSR_TR0_Pos
è

	)

6476 
	#EXTI_FTSR_TR0
 
EXTI_FTSR_TR0_Msk


	)

6477 
	#EXTI_FTSR_TR1_Pos
 (1U)

	)

6478 
	#EXTI_FTSR_TR1_Msk
 (0x1U << 
EXTI_FTSR_TR1_Pos
è

	)

6479 
	#EXTI_FTSR_TR1
 
EXTI_FTSR_TR1_Msk


	)

6480 
	#EXTI_FTSR_TR2_Pos
 (2U)

	)

6481 
	#EXTI_FTSR_TR2_Msk
 (0x1U << 
EXTI_FTSR_TR2_Pos
è

	)

6482 
	#EXTI_FTSR_TR2
 
EXTI_FTSR_TR2_Msk


	)

6483 
	#EXTI_FTSR_TR3_Pos
 (3U)

	)

6484 
	#EXTI_FTSR_TR3_Msk
 (0x1U << 
EXTI_FTSR_TR3_Pos
è

	)

6485 
	#EXTI_FTSR_TR3
 
EXTI_FTSR_TR3_Msk


	)

6486 
	#EXTI_FTSR_TR4_Pos
 (4U)

	)

6487 
	#EXTI_FTSR_TR4_Msk
 (0x1U << 
EXTI_FTSR_TR4_Pos
è

	)

6488 
	#EXTI_FTSR_TR4
 
EXTI_FTSR_TR4_Msk


	)

6489 
	#EXTI_FTSR_TR5_Pos
 (5U)

	)

6490 
	#EXTI_FTSR_TR5_Msk
 (0x1U << 
EXTI_FTSR_TR5_Pos
è

	)

6491 
	#EXTI_FTSR_TR5
 
EXTI_FTSR_TR5_Msk


	)

6492 
	#EXTI_FTSR_TR6_Pos
 (6U)

	)

6493 
	#EXTI_FTSR_TR6_Msk
 (0x1U << 
EXTI_FTSR_TR6_Pos
è

	)

6494 
	#EXTI_FTSR_TR6
 
EXTI_FTSR_TR6_Msk


	)

6495 
	#EXTI_FTSR_TR7_Pos
 (7U)

	)

6496 
	#EXTI_FTSR_TR7_Msk
 (0x1U << 
EXTI_FTSR_TR7_Pos
è

	)

6497 
	#EXTI_FTSR_TR7
 
EXTI_FTSR_TR7_Msk


	)

6498 
	#EXTI_FTSR_TR8_Pos
 (8U)

	)

6499 
	#EXTI_FTSR_TR8_Msk
 (0x1U << 
EXTI_FTSR_TR8_Pos
è

	)

6500 
	#EXTI_FTSR_TR8
 
EXTI_FTSR_TR8_Msk


	)

6501 
	#EXTI_FTSR_TR9_Pos
 (9U)

	)

6502 
	#EXTI_FTSR_TR9_Msk
 (0x1U << 
EXTI_FTSR_TR9_Pos
è

	)

6503 
	#EXTI_FTSR_TR9
 
EXTI_FTSR_TR9_Msk


	)

6504 
	#EXTI_FTSR_TR10_Pos
 (10U)

	)

6505 
	#EXTI_FTSR_TR10_Msk
 (0x1U << 
EXTI_FTSR_TR10_Pos
è

	)

6506 
	#EXTI_FTSR_TR10
 
EXTI_FTSR_TR10_Msk


	)

6507 
	#EXTI_FTSR_TR11_Pos
 (11U)

	)

6508 
	#EXTI_FTSR_TR11_Msk
 (0x1U << 
EXTI_FTSR_TR11_Pos
è

	)

6509 
	#EXTI_FTSR_TR11
 
EXTI_FTSR_TR11_Msk


	)

6510 
	#EXTI_FTSR_TR12_Pos
 (12U)

	)

6511 
	#EXTI_FTSR_TR12_Msk
 (0x1U << 
EXTI_FTSR_TR12_Pos
è

	)

6512 
	#EXTI_FTSR_TR12
 
EXTI_FTSR_TR12_Msk


	)

6513 
	#EXTI_FTSR_TR13_Pos
 (13U)

	)

6514 
	#EXTI_FTSR_TR13_Msk
 (0x1U << 
EXTI_FTSR_TR13_Pos
è

	)

6515 
	#EXTI_FTSR_TR13
 
EXTI_FTSR_TR13_Msk


	)

6516 
	#EXTI_FTSR_TR14_Pos
 (14U)

	)

6517 
	#EXTI_FTSR_TR14_Msk
 (0x1U << 
EXTI_FTSR_TR14_Pos
è

	)

6518 
	#EXTI_FTSR_TR14
 
EXTI_FTSR_TR14_Msk


	)

6519 
	#EXTI_FTSR_TR15_Pos
 (15U)

	)

6520 
	#EXTI_FTSR_TR15_Msk
 (0x1U << 
EXTI_FTSR_TR15_Pos
è

	)

6521 
	#EXTI_FTSR_TR15
 
EXTI_FTSR_TR15_Msk


	)

6522 
	#EXTI_FTSR_TR16_Pos
 (16U)

	)

6523 
	#EXTI_FTSR_TR16_Msk
 (0x1U << 
EXTI_FTSR_TR16_Pos
è

	)

6524 
	#EXTI_FTSR_TR16
 
EXTI_FTSR_TR16_Msk


	)

6525 
	#EXTI_FTSR_TR17_Pos
 (17U)

	)

6526 
	#EXTI_FTSR_TR17_Msk
 (0x1U << 
EXTI_FTSR_TR17_Pos
è

	)

6527 
	#EXTI_FTSR_TR17
 
EXTI_FTSR_TR17_Msk


	)

6528 
	#EXTI_FTSR_TR18_Pos
 (18U)

	)

6529 
	#EXTI_FTSR_TR18_Msk
 (0x1U << 
EXTI_FTSR_TR18_Pos
è

	)

6530 
	#EXTI_FTSR_TR18
 
EXTI_FTSR_TR18_Msk


	)

6531 
	#EXTI_FTSR_TR19_Pos
 (19U)

	)

6532 
	#EXTI_FTSR_TR19_Msk
 (0x1U << 
EXTI_FTSR_TR19_Pos
è

	)

6533 
	#EXTI_FTSR_TR19
 
EXTI_FTSR_TR19_Msk


	)

6534 
	#EXTI_FTSR_TR20_Pos
 (20U)

	)

6535 
	#EXTI_FTSR_TR20_Msk
 (0x1U << 
EXTI_FTSR_TR20_Pos
è

	)

6536 
	#EXTI_FTSR_TR20
 
EXTI_FTSR_TR20_Msk


	)

6537 
	#EXTI_FTSR_TR21_Pos
 (21U)

	)

6538 
	#EXTI_FTSR_TR21_Msk
 (0x1U << 
EXTI_FTSR_TR21_Pos
è

	)

6539 
	#EXTI_FTSR_TR21
 
EXTI_FTSR_TR21_Msk


	)

6540 
	#EXTI_FTSR_TR22_Pos
 (22U)

	)

6541 
	#EXTI_FTSR_TR22_Msk
 (0x1U << 
EXTI_FTSR_TR22_Pos
è

	)

6542 
	#EXTI_FTSR_TR22
 
EXTI_FTSR_TR22_Msk


	)

6545 
	#EXTI_SWIER_SWIER0_Pos
 (0U)

	)

6546 
	#EXTI_SWIER_SWIER0_Msk
 (0x1U << 
EXTI_SWIER_SWIER0_Pos
è

	)

6547 
	#EXTI_SWIER_SWIER0
 
EXTI_SWIER_SWIER0_Msk


	)

6548 
	#EXTI_SWIER_SWIER1_Pos
 (1U)

	)

6549 
	#EXTI_SWIER_SWIER1_Msk
 (0x1U << 
EXTI_SWIER_SWIER1_Pos
è

	)

6550 
	#EXTI_SWIER_SWIER1
 
EXTI_SWIER_SWIER1_Msk


	)

6551 
	#EXTI_SWIER_SWIER2_Pos
 (2U)

	)

6552 
	#EXTI_SWIER_SWIER2_Msk
 (0x1U << 
EXTI_SWIER_SWIER2_Pos
è

	)

6553 
	#EXTI_SWIER_SWIER2
 
EXTI_SWIER_SWIER2_Msk


	)

6554 
	#EXTI_SWIER_SWIER3_Pos
 (3U)

	)

6555 
	#EXTI_SWIER_SWIER3_Msk
 (0x1U << 
EXTI_SWIER_SWIER3_Pos
è

	)

6556 
	#EXTI_SWIER_SWIER3
 
EXTI_SWIER_SWIER3_Msk


	)

6557 
	#EXTI_SWIER_SWIER4_Pos
 (4U)

	)

6558 
	#EXTI_SWIER_SWIER4_Msk
 (0x1U << 
EXTI_SWIER_SWIER4_Pos
è

	)

6559 
	#EXTI_SWIER_SWIER4
 
EXTI_SWIER_SWIER4_Msk


	)

6560 
	#EXTI_SWIER_SWIER5_Pos
 (5U)

	)

6561 
	#EXTI_SWIER_SWIER5_Msk
 (0x1U << 
EXTI_SWIER_SWIER5_Pos
è

	)

6562 
	#EXTI_SWIER_SWIER5
 
EXTI_SWIER_SWIER5_Msk


	)

6563 
	#EXTI_SWIER_SWIER6_Pos
 (6U)

	)

6564 
	#EXTI_SWIER_SWIER6_Msk
 (0x1U << 
EXTI_SWIER_SWIER6_Pos
è

	)

6565 
	#EXTI_SWIER_SWIER6
 
EXTI_SWIER_SWIER6_Msk


	)

6566 
	#EXTI_SWIER_SWIER7_Pos
 (7U)

	)

6567 
	#EXTI_SWIER_SWIER7_Msk
 (0x1U << 
EXTI_SWIER_SWIER7_Pos
è

	)

6568 
	#EXTI_SWIER_SWIER7
 
EXTI_SWIER_SWIER7_Msk


	)

6569 
	#EXTI_SWIER_SWIER8_Pos
 (8U)

	)

6570 
	#EXTI_SWIER_SWIER8_Msk
 (0x1U << 
EXTI_SWIER_SWIER8_Pos
è

	)

6571 
	#EXTI_SWIER_SWIER8
 
EXTI_SWIER_SWIER8_Msk


	)

6572 
	#EXTI_SWIER_SWIER9_Pos
 (9U)

	)

6573 
	#EXTI_SWIER_SWIER9_Msk
 (0x1U << 
EXTI_SWIER_SWIER9_Pos
è

	)

6574 
	#EXTI_SWIER_SWIER9
 
EXTI_SWIER_SWIER9_Msk


	)

6575 
	#EXTI_SWIER_SWIER10_Pos
 (10U)

	)

6576 
	#EXTI_SWIER_SWIER10_Msk
 (0x1U << 
EXTI_SWIER_SWIER10_Pos
è

	)

6577 
	#EXTI_SWIER_SWIER10
 
EXTI_SWIER_SWIER10_Msk


	)

6578 
	#EXTI_SWIER_SWIER11_Pos
 (11U)

	)

6579 
	#EXTI_SWIER_SWIER11_Msk
 (0x1U << 
EXTI_SWIER_SWIER11_Pos
è

	)

6580 
	#EXTI_SWIER_SWIER11
 
EXTI_SWIER_SWIER11_Msk


	)

6581 
	#EXTI_SWIER_SWIER12_Pos
 (12U)

	)

6582 
	#EXTI_SWIER_SWIER12_Msk
 (0x1U << 
EXTI_SWIER_SWIER12_Pos
è

	)

6583 
	#EXTI_SWIER_SWIER12
 
EXTI_SWIER_SWIER12_Msk


	)

6584 
	#EXTI_SWIER_SWIER13_Pos
 (13U)

	)

6585 
	#EXTI_SWIER_SWIER13_Msk
 (0x1U << 
EXTI_SWIER_SWIER13_Pos
è

	)

6586 
	#EXTI_SWIER_SWIER13
 
EXTI_SWIER_SWIER13_Msk


	)

6587 
	#EXTI_SWIER_SWIER14_Pos
 (14U)

	)

6588 
	#EXTI_SWIER_SWIER14_Msk
 (0x1U << 
EXTI_SWIER_SWIER14_Pos
è

	)

6589 
	#EXTI_SWIER_SWIER14
 
EXTI_SWIER_SWIER14_Msk


	)

6590 
	#EXTI_SWIER_SWIER15_Pos
 (15U)

	)

6591 
	#EXTI_SWIER_SWIER15_Msk
 (0x1U << 
EXTI_SWIER_SWIER15_Pos
è

	)

6592 
	#EXTI_SWIER_SWIER15
 
EXTI_SWIER_SWIER15_Msk


	)

6593 
	#EXTI_SWIER_SWIER16_Pos
 (16U)

	)

6594 
	#EXTI_SWIER_SWIER16_Msk
 (0x1U << 
EXTI_SWIER_SWIER16_Pos
è

	)

6595 
	#EXTI_SWIER_SWIER16
 
EXTI_SWIER_SWIER16_Msk


	)

6596 
	#EXTI_SWIER_SWIER17_Pos
 (17U)

	)

6597 
	#EXTI_SWIER_SWIER17_Msk
 (0x1U << 
EXTI_SWIER_SWIER17_Pos
è

	)

6598 
	#EXTI_SWIER_SWIER17
 
EXTI_SWIER_SWIER17_Msk


	)

6599 
	#EXTI_SWIER_SWIER18_Pos
 (18U)

	)

6600 
	#EXTI_SWIER_SWIER18_Msk
 (0x1U << 
EXTI_SWIER_SWIER18_Pos
è

	)

6601 
	#EXTI_SWIER_SWIER18
 
EXTI_SWIER_SWIER18_Msk


	)

6602 
	#EXTI_SWIER_SWIER19_Pos
 (19U)

	)

6603 
	#EXTI_SWIER_SWIER19_Msk
 (0x1U << 
EXTI_SWIER_SWIER19_Pos
è

	)

6604 
	#EXTI_SWIER_SWIER19
 
EXTI_SWIER_SWIER19_Msk


	)

6605 
	#EXTI_SWIER_SWIER20_Pos
 (20U)

	)

6606 
	#EXTI_SWIER_SWIER20_Msk
 (0x1U << 
EXTI_SWIER_SWIER20_Pos
è

	)

6607 
	#EXTI_SWIER_SWIER20
 
EXTI_SWIER_SWIER20_Msk


	)

6608 
	#EXTI_SWIER_SWIER21_Pos
 (21U)

	)

6609 
	#EXTI_SWIER_SWIER21_Msk
 (0x1U << 
EXTI_SWIER_SWIER21_Pos
è

	)

6610 
	#EXTI_SWIER_SWIER21
 
EXTI_SWIER_SWIER21_Msk


	)

6611 
	#EXTI_SWIER_SWIER22_Pos
 (22U)

	)

6612 
	#EXTI_SWIER_SWIER22_Msk
 (0x1U << 
EXTI_SWIER_SWIER22_Pos
è

	)

6613 
	#EXTI_SWIER_SWIER22
 
EXTI_SWIER_SWIER22_Msk


	)

6616 
	#EXTI_PR_PR0_Pos
 (0U)

	)

6617 
	#EXTI_PR_PR0_Msk
 (0x1U << 
EXTI_PR_PR0_Pos
è

	)

6618 
	#EXTI_PR_PR0
 
EXTI_PR_PR0_Msk


	)

6619 
	#EXTI_PR_PR1_Pos
 (1U)

	)

6620 
	#EXTI_PR_PR1_Msk
 (0x1U << 
EXTI_PR_PR1_Pos
è

	)

6621 
	#EXTI_PR_PR1
 
EXTI_PR_PR1_Msk


	)

6622 
	#EXTI_PR_PR2_Pos
 (2U)

	)

6623 
	#EXTI_PR_PR2_Msk
 (0x1U << 
EXTI_PR_PR2_Pos
è

	)

6624 
	#EXTI_PR_PR2
 
EXTI_PR_PR2_Msk


	)

6625 
	#EXTI_PR_PR3_Pos
 (3U)

	)

6626 
	#EXTI_PR_PR3_Msk
 (0x1U << 
EXTI_PR_PR3_Pos
è

	)

6627 
	#EXTI_PR_PR3
 
EXTI_PR_PR3_Msk


	)

6628 
	#EXTI_PR_PR4_Pos
 (4U)

	)

6629 
	#EXTI_PR_PR4_Msk
 (0x1U << 
EXTI_PR_PR4_Pos
è

	)

6630 
	#EXTI_PR_PR4
 
EXTI_PR_PR4_Msk


	)

6631 
	#EXTI_PR_PR5_Pos
 (5U)

	)

6632 
	#EXTI_PR_PR5_Msk
 (0x1U << 
EXTI_PR_PR5_Pos
è

	)

6633 
	#EXTI_PR_PR5
 
EXTI_PR_PR5_Msk


	)

6634 
	#EXTI_PR_PR6_Pos
 (6U)

	)

6635 
	#EXTI_PR_PR6_Msk
 (0x1U << 
EXTI_PR_PR6_Pos
è

	)

6636 
	#EXTI_PR_PR6
 
EXTI_PR_PR6_Msk


	)

6637 
	#EXTI_PR_PR7_Pos
 (7U)

	)

6638 
	#EXTI_PR_PR7_Msk
 (0x1U << 
EXTI_PR_PR7_Pos
è

	)

6639 
	#EXTI_PR_PR7
 
EXTI_PR_PR7_Msk


	)

6640 
	#EXTI_PR_PR8_Pos
 (8U)

	)

6641 
	#EXTI_PR_PR8_Msk
 (0x1U << 
EXTI_PR_PR8_Pos
è

	)

6642 
	#EXTI_PR_PR8
 
EXTI_PR_PR8_Msk


	)

6643 
	#EXTI_PR_PR9_Pos
 (9U)

	)

6644 
	#EXTI_PR_PR9_Msk
 (0x1U << 
EXTI_PR_PR9_Pos
è

	)

6645 
	#EXTI_PR_PR9
 
EXTI_PR_PR9_Msk


	)

6646 
	#EXTI_PR_PR10_Pos
 (10U)

	)

6647 
	#EXTI_PR_PR10_Msk
 (0x1U << 
EXTI_PR_PR10_Pos
è

	)

6648 
	#EXTI_PR_PR10
 
EXTI_PR_PR10_Msk


	)

6649 
	#EXTI_PR_PR11_Pos
 (11U)

	)

6650 
	#EXTI_PR_PR11_Msk
 (0x1U << 
EXTI_PR_PR11_Pos
è

	)

6651 
	#EXTI_PR_PR11
 
EXTI_PR_PR11_Msk


	)

6652 
	#EXTI_PR_PR12_Pos
 (12U)

	)

6653 
	#EXTI_PR_PR12_Msk
 (0x1U << 
EXTI_PR_PR12_Pos
è

	)

6654 
	#EXTI_PR_PR12
 
EXTI_PR_PR12_Msk


	)

6655 
	#EXTI_PR_PR13_Pos
 (13U)

	)

6656 
	#EXTI_PR_PR13_Msk
 (0x1U << 
EXTI_PR_PR13_Pos
è

	)

6657 
	#EXTI_PR_PR13
 
EXTI_PR_PR13_Msk


	)

6658 
	#EXTI_PR_PR14_Pos
 (14U)

	)

6659 
	#EXTI_PR_PR14_Msk
 (0x1U << 
EXTI_PR_PR14_Pos
è

	)

6660 
	#EXTI_PR_PR14
 
EXTI_PR_PR14_Msk


	)

6661 
	#EXTI_PR_PR15_Pos
 (15U)

	)

6662 
	#EXTI_PR_PR15_Msk
 (0x1U << 
EXTI_PR_PR15_Pos
è

	)

6663 
	#EXTI_PR_PR15
 
EXTI_PR_PR15_Msk


	)

6664 
	#EXTI_PR_PR16_Pos
 (16U)

	)

6665 
	#EXTI_PR_PR16_Msk
 (0x1U << 
EXTI_PR_PR16_Pos
è

	)

6666 
	#EXTI_PR_PR16
 
EXTI_PR_PR16_Msk


	)

6667 
	#EXTI_PR_PR17_Pos
 (17U)

	)

6668 
	#EXTI_PR_PR17_Msk
 (0x1U << 
EXTI_PR_PR17_Pos
è

	)

6669 
	#EXTI_PR_PR17
 
EXTI_PR_PR17_Msk


	)

6670 
	#EXTI_PR_PR18_Pos
 (18U)

	)

6671 
	#EXTI_PR_PR18_Msk
 (0x1U << 
EXTI_PR_PR18_Pos
è

	)

6672 
	#EXTI_PR_PR18
 
EXTI_PR_PR18_Msk


	)

6673 
	#EXTI_PR_PR19_Pos
 (19U)

	)

6674 
	#EXTI_PR_PR19_Msk
 (0x1U << 
EXTI_PR_PR19_Pos
è

	)

6675 
	#EXTI_PR_PR19
 
EXTI_PR_PR19_Msk


	)

6676 
	#EXTI_PR_PR20_Pos
 (20U)

	)

6677 
	#EXTI_PR_PR20_Msk
 (0x1U << 
EXTI_PR_PR20_Pos
è

	)

6678 
	#EXTI_PR_PR20
 
EXTI_PR_PR20_Msk


	)

6679 
	#EXTI_PR_PR21_Pos
 (21U)

	)

6680 
	#EXTI_PR_PR21_Msk
 (0x1U << 
EXTI_PR_PR21_Pos
è

	)

6681 
	#EXTI_PR_PR21
 
EXTI_PR_PR21_Msk


	)

6682 
	#EXTI_PR_PR22_Pos
 (22U)

	)

6683 
	#EXTI_PR_PR22_Msk
 (0x1U << 
EXTI_PR_PR22_Pos
è

	)

6684 
	#EXTI_PR_PR22
 
EXTI_PR_PR22_Msk


	)

6692 
	#FLASH_ACR_LATENCY_Pos
 (0U)

	)

6693 
	#FLASH_ACR_LATENCY_Msk
 (0xFU << 
FLASH_ACR_LATENCY_Pos
è

	)

6694 
	#FLASH_ACR_LATENCY
 
FLASH_ACR_LATENCY_Msk


	)

6695 
	#FLASH_ACR_LATENCY_0WS
 0x00000000U

	)

6696 
	#FLASH_ACR_LATENCY_1WS
 0x00000001U

	)

6697 
	#FLASH_ACR_LATENCY_2WS
 0x00000002U

	)

6698 
	#FLASH_ACR_LATENCY_3WS
 0x00000003U

	)

6699 
	#FLASH_ACR_LATENCY_4WS
 0x00000004U

	)

6700 
	#FLASH_ACR_LATENCY_5WS
 0x00000005U

	)

6701 
	#FLASH_ACR_LATENCY_6WS
 0x00000006U

	)

6702 
	#FLASH_ACR_LATENCY_7WS
 0x00000007U

	)

6704 
	#FLASH_ACR_PRFTEN_Pos
 (8U)

	)

6705 
	#FLASH_ACR_PRFTEN_Msk
 (0x1U << 
FLASH_ACR_PRFTEN_Pos
è

	)

6706 
	#FLASH_ACR_PRFTEN
 
FLASH_ACR_PRFTEN_Msk


	)

6707 
	#FLASH_ACR_ICEN_Pos
 (9U)

	)

6708 
	#FLASH_ACR_ICEN_Msk
 (0x1U << 
FLASH_ACR_ICEN_Pos
è

	)

6709 
	#FLASH_ACR_ICEN
 
FLASH_ACR_ICEN_Msk


	)

6710 
	#FLASH_ACR_DCEN_Pos
 (10U)

	)

6711 
	#FLASH_ACR_DCEN_Msk
 (0x1U << 
FLASH_ACR_DCEN_Pos
è

	)

6712 
	#FLASH_ACR_DCEN
 
FLASH_ACR_DCEN_Msk


	)

6713 
	#FLASH_ACR_ICRST_Pos
 (11U)

	)

6714 
	#FLASH_ACR_ICRST_Msk
 (0x1U << 
FLASH_ACR_ICRST_Pos
è

	)

6715 
	#FLASH_ACR_ICRST
 
FLASH_ACR_ICRST_Msk


	)

6716 
	#FLASH_ACR_DCRST_Pos
 (12U)

	)

6717 
	#FLASH_ACR_DCRST_Msk
 (0x1U << 
FLASH_ACR_DCRST_Pos
è

	)

6718 
	#FLASH_ACR_DCRST
 
FLASH_ACR_DCRST_Msk


	)

6719 
	#FLASH_ACR_BYTE0_ADDRESS_Pos
 (10U)

	)

6720 
	#FLASH_ACR_BYTE0_ADDRESS_Msk
 (0x10008FU << 
FLASH_ACR_BYTE0_ADDRESS_Pos
è

	)

6721 
	#FLASH_ACR_BYTE0_ADDRESS
 
FLASH_ACR_BYTE0_ADDRESS_Msk


	)

6722 
	#FLASH_ACR_BYTE2_ADDRESS_Pos
 (0U)

	)

6723 
	#FLASH_ACR_BYTE2_ADDRESS_Msk
 (0x40023C03U << 
FLASH_ACR_BYTE2_ADDRESS_Pos
è

	)

6724 
	#FLASH_ACR_BYTE2_ADDRESS
 
FLASH_ACR_BYTE2_ADDRESS_Msk


	)

6727 
	#FLASH_SR_EOP_Pos
 (0U)

	)

6728 
	#FLASH_SR_EOP_Msk
 (0x1U << 
FLASH_SR_EOP_Pos
è

	)

6729 
	#FLASH_SR_EOP
 
FLASH_SR_EOP_Msk


	)

6730 
	#FLASH_SR_SOP_Pos
 (1U)

	)

6731 
	#FLASH_SR_SOP_Msk
 (0x1U << 
FLASH_SR_SOP_Pos
è

	)

6732 
	#FLASH_SR_SOP
 
FLASH_SR_SOP_Msk


	)

6733 
	#FLASH_SR_WRPERR_Pos
 (4U)

	)

6734 
	#FLASH_SR_WRPERR_Msk
 (0x1U << 
FLASH_SR_WRPERR_Pos
è

	)

6735 
	#FLASH_SR_WRPERR
 
FLASH_SR_WRPERR_Msk


	)

6736 
	#FLASH_SR_PGAERR_Pos
 (5U)

	)

6737 
	#FLASH_SR_PGAERR_Msk
 (0x1U << 
FLASH_SR_PGAERR_Pos
è

	)

6738 
	#FLASH_SR_PGAERR
 
FLASH_SR_PGAERR_Msk


	)

6739 
	#FLASH_SR_PGPERR_Pos
 (6U)

	)

6740 
	#FLASH_SR_PGPERR_Msk
 (0x1U << 
FLASH_SR_PGPERR_Pos
è

	)

6741 
	#FLASH_SR_PGPERR
 
FLASH_SR_PGPERR_Msk


	)

6742 
	#FLASH_SR_PGSERR_Pos
 (7U)

	)

6743 
	#FLASH_SR_PGSERR_Msk
 (0x1U << 
FLASH_SR_PGSERR_Pos
è

	)

6744 
	#FLASH_SR_PGSERR
 
FLASH_SR_PGSERR_Msk


	)

6745 
	#FLASH_SR_BSY_Pos
 (16U)

	)

6746 
	#FLASH_SR_BSY_Msk
 (0x1U << 
FLASH_SR_BSY_Pos
è

	)

6747 
	#FLASH_SR_BSY
 
FLASH_SR_BSY_Msk


	)

6750 
	#FLASH_CR_PG_Pos
 (0U)

	)

6751 
	#FLASH_CR_PG_Msk
 (0x1U << 
FLASH_CR_PG_Pos
è

	)

6752 
	#FLASH_CR_PG
 
FLASH_CR_PG_Msk


	)

6753 
	#FLASH_CR_SER_Pos
 (1U)

	)

6754 
	#FLASH_CR_SER_Msk
 (0x1U << 
FLASH_CR_SER_Pos
è

	)

6755 
	#FLASH_CR_SER
 
FLASH_CR_SER_Msk


	)

6756 
	#FLASH_CR_MER_Pos
 (2U)

	)

6757 
	#FLASH_CR_MER_Msk
 (0x1U << 
FLASH_CR_MER_Pos
è

	)

6758 
	#FLASH_CR_MER
 
FLASH_CR_MER_Msk


	)

6759 
	#FLASH_CR_SNB_Pos
 (3U)

	)

6760 
	#FLASH_CR_SNB_Msk
 (0x1FU << 
FLASH_CR_SNB_Pos
è

	)

6761 
	#FLASH_CR_SNB
 
FLASH_CR_SNB_Msk


	)

6762 
	#FLASH_CR_SNB_0
 (0x01U << 
FLASH_CR_SNB_Pos
è

	)

6763 
	#FLASH_CR_SNB_1
 (0x02U << 
FLASH_CR_SNB_Pos
è

	)

6764 
	#FLASH_CR_SNB_2
 (0x04U << 
FLASH_CR_SNB_Pos
è

	)

6765 
	#FLASH_CR_SNB_3
 (0x08U << 
FLASH_CR_SNB_Pos
è

	)

6766 
	#FLASH_CR_SNB_4
 (0x10U << 
FLASH_CR_SNB_Pos
è

	)

6767 
	#FLASH_CR_PSIZE_Pos
 (8U)

	)

6768 
	#FLASH_CR_PSIZE_Msk
 (0x3U << 
FLASH_CR_PSIZE_Pos
è

	)

6769 
	#FLASH_CR_PSIZE
 
FLASH_CR_PSIZE_Msk


	)

6770 
	#FLASH_CR_PSIZE_0
 (0x1U << 
FLASH_CR_PSIZE_Pos
è

	)

6771 
	#FLASH_CR_PSIZE_1
 (0x2U << 
FLASH_CR_PSIZE_Pos
è

	)

6772 
	#FLASH_CR_STRT_Pos
 (16U)

	)

6773 
	#FLASH_CR_STRT_Msk
 (0x1U << 
FLASH_CR_STRT_Pos
è

	)

6774 
	#FLASH_CR_STRT
 
FLASH_CR_STRT_Msk


	)

6775 
	#FLASH_CR_EOPIE_Pos
 (24U)

	)

6776 
	#FLASH_CR_EOPIE_Msk
 (0x1U << 
FLASH_CR_EOPIE_Pos
è

	)

6777 
	#FLASH_CR_EOPIE
 
FLASH_CR_EOPIE_Msk


	)

6778 
	#FLASH_CR_LOCK_Pos
 (31U)

	)

6779 
	#FLASH_CR_LOCK_Msk
 (0x1U << 
FLASH_CR_LOCK_Pos
è

	)

6780 
	#FLASH_CR_LOCK
 
FLASH_CR_LOCK_Msk


	)

6783 
	#FLASH_OPTCR_OPTLOCK_Pos
 (0U)

	)

6784 
	#FLASH_OPTCR_OPTLOCK_Msk
 (0x1U << 
FLASH_OPTCR_OPTLOCK_Pos
è

	)

6785 
	#FLASH_OPTCR_OPTLOCK
 
FLASH_OPTCR_OPTLOCK_Msk


	)

6786 
	#FLASH_OPTCR_OPTSTRT_Pos
 (1U)

	)

6787 
	#FLASH_OPTCR_OPTSTRT_Msk
 (0x1U << 
FLASH_OPTCR_OPTSTRT_Pos
è

	)

6788 
	#FLASH_OPTCR_OPTSTRT
 
FLASH_OPTCR_OPTSTRT_Msk


	)

6790 
	#FLASH_OPTCR_BOR_LEV_0
 0x00000004U

	)

6791 
	#FLASH_OPTCR_BOR_LEV_1
 0x00000008U

	)

6792 
	#FLASH_OPTCR_BOR_LEV_Pos
 (2U)

	)

6793 
	#FLASH_OPTCR_BOR_LEV_Msk
 (0x3U << 
FLASH_OPTCR_BOR_LEV_Pos
è

	)

6794 
	#FLASH_OPTCR_BOR_LEV
 
FLASH_OPTCR_BOR_LEV_Msk


	)

6795 
	#FLASH_OPTCR_WDG_SW_Pos
 (5U)

	)

6796 
	#FLASH_OPTCR_WDG_SW_Msk
 (0x1U << 
FLASH_OPTCR_WDG_SW_Pos
è

	)

6797 
	#FLASH_OPTCR_WDG_SW
 
FLASH_OPTCR_WDG_SW_Msk


	)

6798 
	#FLASH_OPTCR_nRST_STOP_Pos
 (6U)

	)

6799 
	#FLASH_OPTCR_nRST_STOP_Msk
 (0x1U << 
FLASH_OPTCR_nRST_STOP_Pos
è

	)

6800 
	#FLASH_OPTCR_nRST_STOP
 
FLASH_OPTCR_nRST_STOP_Msk


	)

6801 
	#FLASH_OPTCR_nRST_STDBY_Pos
 (7U)

	)

6802 
	#FLASH_OPTCR_nRST_STDBY_Msk
 (0x1U << 
FLASH_OPTCR_nRST_STDBY_Pos
è

	)

6803 
	#FLASH_OPTCR_nRST_STDBY
 
FLASH_OPTCR_nRST_STDBY_Msk


	)

6804 
	#FLASH_OPTCR_RDP_Pos
 (8U)

	)

6805 
	#FLASH_OPTCR_RDP_Msk
 (0xFFU << 
FLASH_OPTCR_RDP_Pos
è

	)

6806 
	#FLASH_OPTCR_RDP
 
FLASH_OPTCR_RDP_Msk


	)

6807 
	#FLASH_OPTCR_RDP_0
 (0x01U << 
FLASH_OPTCR_RDP_Pos
è

	)

6808 
	#FLASH_OPTCR_RDP_1
 (0x02U << 
FLASH_OPTCR_RDP_Pos
è

	)

6809 
	#FLASH_OPTCR_RDP_2
 (0x04U << 
FLASH_OPTCR_RDP_Pos
è

	)

6810 
	#FLASH_OPTCR_RDP_3
 (0x08U << 
FLASH_OPTCR_RDP_Pos
è

	)

6811 
	#FLASH_OPTCR_RDP_4
 (0x10U << 
FLASH_OPTCR_RDP_Pos
è

	)

6812 
	#FLASH_OPTCR_RDP_5
 (0x20U << 
FLASH_OPTCR_RDP_Pos
è

	)

6813 
	#FLASH_OPTCR_RDP_6
 (0x40U << 
FLASH_OPTCR_RDP_Pos
è

	)

6814 
	#FLASH_OPTCR_RDP_7
 (0x80U << 
FLASH_OPTCR_RDP_Pos
è

	)

6815 
	#FLASH_OPTCR_nWRP_Pos
 (16U)

	)

6816 
	#FLASH_OPTCR_nWRP_Msk
 (0xFFFU << 
FLASH_OPTCR_nWRP_Pos
è

	)

6817 
	#FLASH_OPTCR_nWRP
 
FLASH_OPTCR_nWRP_Msk


	)

6818 
	#FLASH_OPTCR_nWRP_0
 0x00010000U

	)

6819 
	#FLASH_OPTCR_nWRP_1
 0x00020000U

	)

6820 
	#FLASH_OPTCR_nWRP_2
 0x00040000U

	)

6821 
	#FLASH_OPTCR_nWRP_3
 0x00080000U

	)

6822 
	#FLASH_OPTCR_nWRP_4
 0x00100000U

	)

6823 
	#FLASH_OPTCR_nWRP_5
 0x00200000U

	)

6824 
	#FLASH_OPTCR_nWRP_6
 0x00400000U

	)

6825 
	#FLASH_OPTCR_nWRP_7
 0x00800000U

	)

6826 
	#FLASH_OPTCR_nWRP_8
 0x01000000U

	)

6827 
	#FLASH_OPTCR_nWRP_9
 0x02000000U

	)

6828 
	#FLASH_OPTCR_nWRP_10
 0x04000000U

	)

6829 
	#FLASH_OPTCR_nWRP_11
 0x08000000U

	)

6832 
	#FLASH_OPTCR1_nWRP_Pos
 (16U)

	)

6833 
	#FLASH_OPTCR1_nWRP_Msk
 (0xFFFU << 
FLASH_OPTCR1_nWRP_Pos
è

	)

6834 
	#FLASH_OPTCR1_nWRP
 
FLASH_OPTCR1_nWRP_Msk


	)

6835 
	#FLASH_OPTCR1_nWRP_0
 (0x001U << 
FLASH_OPTCR1_nWRP_Pos
è

	)

6836 
	#FLASH_OPTCR1_nWRP_1
 (0x002U << 
FLASH_OPTCR1_nWRP_Pos
è

	)

6837 
	#FLASH_OPTCR1_nWRP_2
 (0x004U << 
FLASH_OPTCR1_nWRP_Pos
è

	)

6838 
	#FLASH_OPTCR1_nWRP_3
 (0x008U << 
FLASH_OPTCR1_nWRP_Pos
è

	)

6839 
	#FLASH_OPTCR1_nWRP_4
 (0x010U << 
FLASH_OPTCR1_nWRP_Pos
è

	)

6840 
	#FLASH_OPTCR1_nWRP_5
 (0x020U << 
FLASH_OPTCR1_nWRP_Pos
è

	)

6841 
	#FLASH_OPTCR1_nWRP_6
 (0x040U << 
FLASH_OPTCR1_nWRP_Pos
è

	)

6842 
	#FLASH_OPTCR1_nWRP_7
 (0x080U << 
FLASH_OPTCR1_nWRP_Pos
è

	)

6843 
	#FLASH_OPTCR1_nWRP_8
 (0x100U << 
FLASH_OPTCR1_nWRP_Pos
è

	)

6844 
	#FLASH_OPTCR1_nWRP_9
 (0x200U << 
FLASH_OPTCR1_nWRP_Pos
è

	)

6845 
	#FLASH_OPTCR1_nWRP_10
 (0x400U << 
FLASH_OPTCR1_nWRP_Pos
è

	)

6846 
	#FLASH_OPTCR1_nWRP_11
 (0x800U << 
FLASH_OPTCR1_nWRP_Pos
è

	)

6854 
	#FSMC_BCR1_MBKEN_Pos
 (0U)

	)

6855 
	#FSMC_BCR1_MBKEN_Msk
 (0x1U << 
FSMC_BCR1_MBKEN_Pos
è

	)

6856 
	#FSMC_BCR1_MBKEN
 
FSMC_BCR1_MBKEN_Msk


	)

6857 
	#FSMC_BCR1_MUXEN_Pos
 (1U)

	)

6858 
	#FSMC_BCR1_MUXEN_Msk
 (0x1U << 
FSMC_BCR1_MUXEN_Pos
è

	)

6859 
	#FSMC_BCR1_MUXEN
 
FSMC_BCR1_MUXEN_Msk


	)

6861 
	#FSMC_BCR1_MTYP_Pos
 (2U)

	)

6862 
	#FSMC_BCR1_MTYP_Msk
 (0x3U << 
FSMC_BCR1_MTYP_Pos
è

	)

6863 
	#FSMC_BCR1_MTYP
 
FSMC_BCR1_MTYP_Msk


	)

6864 
	#FSMC_BCR1_MTYP_0
 (0x1U << 
FSMC_BCR1_MTYP_Pos
è

	)

6865 
	#FSMC_BCR1_MTYP_1
 (0x2U << 
FSMC_BCR1_MTYP_Pos
è

	)

6867 
	#FSMC_BCR1_MWID_Pos
 (4U)

	)

6868 
	#FSMC_BCR1_MWID_Msk
 (0x3U << 
FSMC_BCR1_MWID_Pos
è

	)

6869 
	#FSMC_BCR1_MWID
 
FSMC_BCR1_MWID_Msk


	)

6870 
	#FSMC_BCR1_MWID_0
 (0x1U << 
FSMC_BCR1_MWID_Pos
è

	)

6871 
	#FSMC_BCR1_MWID_1
 (0x2U << 
FSMC_BCR1_MWID_Pos
è

	)

6873 
	#FSMC_BCR1_FACCEN_Pos
 (6U)

	)

6874 
	#FSMC_BCR1_FACCEN_Msk
 (0x1U << 
FSMC_BCR1_FACCEN_Pos
è

	)

6875 
	#FSMC_BCR1_FACCEN
 
FSMC_BCR1_FACCEN_Msk


	)

6876 
	#FSMC_BCR1_BURSTEN_Pos
 (8U)

	)

6877 
	#FSMC_BCR1_BURSTEN_Msk
 (0x1U << 
FSMC_BCR1_BURSTEN_Pos
è

	)

6878 
	#FSMC_BCR1_BURSTEN
 
FSMC_BCR1_BURSTEN_Msk


	)

6879 
	#FSMC_BCR1_WAITPOL_Pos
 (9U)

	)

6880 
	#FSMC_BCR1_WAITPOL_Msk
 (0x1U << 
FSMC_BCR1_WAITPOL_Pos
è

	)

6881 
	#FSMC_BCR1_WAITPOL
 
FSMC_BCR1_WAITPOL_Msk


	)

6882 
	#FSMC_BCR1_WRAPMOD_Pos
 (10U)

	)

6883 
	#FSMC_BCR1_WRAPMOD_Msk
 (0x1U << 
FSMC_BCR1_WRAPMOD_Pos
è

	)

6884 
	#FSMC_BCR1_WRAPMOD
 
FSMC_BCR1_WRAPMOD_Msk


	)

6885 
	#FSMC_BCR1_WAITCFG_Pos
 (11U)

	)

6886 
	#FSMC_BCR1_WAITCFG_Msk
 (0x1U << 
FSMC_BCR1_WAITCFG_Pos
è

	)

6887 
	#FSMC_BCR1_WAITCFG
 
FSMC_BCR1_WAITCFG_Msk


	)

6888 
	#FSMC_BCR1_WREN_Pos
 (12U)

	)

6889 
	#FSMC_BCR1_WREN_Msk
 (0x1U << 
FSMC_BCR1_WREN_Pos
è

	)

6890 
	#FSMC_BCR1_WREN
 
FSMC_BCR1_WREN_Msk


	)

6891 
	#FSMC_BCR1_WAITEN_Pos
 (13U)

	)

6892 
	#FSMC_BCR1_WAITEN_Msk
 (0x1U << 
FSMC_BCR1_WAITEN_Pos
è

	)

6893 
	#FSMC_BCR1_WAITEN
 
FSMC_BCR1_WAITEN_Msk


	)

6894 
	#FSMC_BCR1_EXTMOD_Pos
 (14U)

	)

6895 
	#FSMC_BCR1_EXTMOD_Msk
 (0x1U << 
FSMC_BCR1_EXTMOD_Pos
è

	)

6896 
	#FSMC_BCR1_EXTMOD
 
FSMC_BCR1_EXTMOD_Msk


	)

6897 
	#FSMC_BCR1_ASYNCWAIT_Pos
 (15U)

	)

6898 
	#FSMC_BCR1_ASYNCWAIT_Msk
 (0x1U << 
FSMC_BCR1_ASYNCWAIT_Pos
è

	)

6899 
	#FSMC_BCR1_ASYNCWAIT
 
FSMC_BCR1_ASYNCWAIT_Msk


	)

6900 
	#FSMC_BCR1_CPSIZE_Pos
 (16U)

	)

6901 
	#FSMC_BCR1_CPSIZE_Msk
 (0x7U << 
FSMC_BCR1_CPSIZE_Pos
è

	)

6902 
	#FSMC_BCR1_CPSIZE
 
FSMC_BCR1_CPSIZE_Msk


	)

6903 
	#FSMC_BCR1_CPSIZE_0
 (0x1U << 
FSMC_BCR1_CPSIZE_Pos
è

	)

6904 
	#FSMC_BCR1_CPSIZE_1
 (0x2U << 
FSMC_BCR1_CPSIZE_Pos
è

	)

6905 
	#FSMC_BCR1_CPSIZE_2
 (0x4U << 
FSMC_BCR1_CPSIZE_Pos
è

	)

6906 
	#FSMC_BCR1_CBURSTRW_Pos
 (19U)

	)

6907 
	#FSMC_BCR1_CBURSTRW_Msk
 (0x1U << 
FSMC_BCR1_CBURSTRW_Pos
è

	)

6908 
	#FSMC_BCR1_CBURSTRW
 
FSMC_BCR1_CBURSTRW_Msk


	)

6911 
	#FSMC_BCR2_MBKEN_Pos
 (0U)

	)

6912 
	#FSMC_BCR2_MBKEN_Msk
 (0x1U << 
FSMC_BCR2_MBKEN_Pos
è

	)

6913 
	#FSMC_BCR2_MBKEN
 
FSMC_BCR2_MBKEN_Msk


	)

6914 
	#FSMC_BCR2_MUXEN_Pos
 (1U)

	)

6915 
	#FSMC_BCR2_MUXEN_Msk
 (0x1U << 
FSMC_BCR2_MUXEN_Pos
è

	)

6916 
	#FSMC_BCR2_MUXEN
 
FSMC_BCR2_MUXEN_Msk


	)

6918 
	#FSMC_BCR2_MTYP_Pos
 (2U)

	)

6919 
	#FSMC_BCR2_MTYP_Msk
 (0x3U << 
FSMC_BCR2_MTYP_Pos
è

	)

6920 
	#FSMC_BCR2_MTYP
 
FSMC_BCR2_MTYP_Msk


	)

6921 
	#FSMC_BCR2_MTYP_0
 (0x1U << 
FSMC_BCR2_MTYP_Pos
è

	)

6922 
	#FSMC_BCR2_MTYP_1
 (0x2U << 
FSMC_BCR2_MTYP_Pos
è

	)

6924 
	#FSMC_BCR2_MWID_Pos
 (4U)

	)

6925 
	#FSMC_BCR2_MWID_Msk
 (0x3U << 
FSMC_BCR2_MWID_Pos
è

	)

6926 
	#FSMC_BCR2_MWID
 
FSMC_BCR2_MWID_Msk


	)

6927 
	#FSMC_BCR2_MWID_0
 (0x1U << 
FSMC_BCR2_MWID_Pos
è

	)

6928 
	#FSMC_BCR2_MWID_1
 (0x2U << 
FSMC_BCR2_MWID_Pos
è

	)

6930 
	#FSMC_BCR2_FACCEN_Pos
 (6U)

	)

6931 
	#FSMC_BCR2_FACCEN_Msk
 (0x1U << 
FSMC_BCR2_FACCEN_Pos
è

	)

6932 
	#FSMC_BCR2_FACCEN
 
FSMC_BCR2_FACCEN_Msk


	)

6933 
	#FSMC_BCR2_BURSTEN_Pos
 (8U)

	)

6934 
	#FSMC_BCR2_BURSTEN_Msk
 (0x1U << 
FSMC_BCR2_BURSTEN_Pos
è

	)

6935 
	#FSMC_BCR2_BURSTEN
 
FSMC_BCR2_BURSTEN_Msk


	)

6936 
	#FSMC_BCR2_WAITPOL_Pos
 (9U)

	)

6937 
	#FSMC_BCR2_WAITPOL_Msk
 (0x1U << 
FSMC_BCR2_WAITPOL_Pos
è

	)

6938 
	#FSMC_BCR2_WAITPOL
 
FSMC_BCR2_WAITPOL_Msk


	)

6939 
	#FSMC_BCR2_WRAPMOD_Pos
 (10U)

	)

6940 
	#FSMC_BCR2_WRAPMOD_Msk
 (0x1U << 
FSMC_BCR2_WRAPMOD_Pos
è

	)

6941 
	#FSMC_BCR2_WRAPMOD
 
FSMC_BCR2_WRAPMOD_Msk


	)

6942 
	#FSMC_BCR2_WAITCFG_Pos
 (11U)

	)

6943 
	#FSMC_BCR2_WAITCFG_Msk
 (0x1U << 
FSMC_BCR2_WAITCFG_Pos
è

	)

6944 
	#FSMC_BCR2_WAITCFG
 
FSMC_BCR2_WAITCFG_Msk


	)

6945 
	#FSMC_BCR2_WREN_Pos
 (12U)

	)

6946 
	#FSMC_BCR2_WREN_Msk
 (0x1U << 
FSMC_BCR2_WREN_Pos
è

	)

6947 
	#FSMC_BCR2_WREN
 
FSMC_BCR2_WREN_Msk


	)

6948 
	#FSMC_BCR2_WAITEN_Pos
 (13U)

	)

6949 
	#FSMC_BCR2_WAITEN_Msk
 (0x1U << 
FSMC_BCR2_WAITEN_Pos
è

	)

6950 
	#FSMC_BCR2_WAITEN
 
FSMC_BCR2_WAITEN_Msk


	)

6951 
	#FSMC_BCR2_EXTMOD_Pos
 (14U)

	)

6952 
	#FSMC_BCR2_EXTMOD_Msk
 (0x1U << 
FSMC_BCR2_EXTMOD_Pos
è

	)

6953 
	#FSMC_BCR2_EXTMOD
 
FSMC_BCR2_EXTMOD_Msk


	)

6954 
	#FSMC_BCR2_ASYNCWAIT_Pos
 (15U)

	)

6955 
	#FSMC_BCR2_ASYNCWAIT_Msk
 (0x1U << 
FSMC_BCR2_ASYNCWAIT_Pos
è

	)

6956 
	#FSMC_BCR2_ASYNCWAIT
 
FSMC_BCR2_ASYNCWAIT_Msk


	)

6957 
	#FSMC_BCR2_CPSIZE_Pos
 (16U)

	)

6958 
	#FSMC_BCR2_CPSIZE_Msk
 (0x7U << 
FSMC_BCR2_CPSIZE_Pos
è

	)

6959 
	#FSMC_BCR2_CPSIZE
 
FSMC_BCR2_CPSIZE_Msk


	)

6960 
	#FSMC_BCR2_CPSIZE_0
 (0x1U << 
FSMC_BCR2_CPSIZE_Pos
è

	)

6961 
	#FSMC_BCR2_CPSIZE_1
 (0x2U << 
FSMC_BCR2_CPSIZE_Pos
è

	)

6962 
	#FSMC_BCR2_CPSIZE_2
 (0x4U << 
FSMC_BCR2_CPSIZE_Pos
è

	)

6963 
	#FSMC_BCR2_CBURSTRW_Pos
 (19U)

	)

6964 
	#FSMC_BCR2_CBURSTRW_Msk
 (0x1U << 
FSMC_BCR2_CBURSTRW_Pos
è

	)

6965 
	#FSMC_BCR2_CBURSTRW
 
FSMC_BCR2_CBURSTRW_Msk


	)

6968 
	#FSMC_BCR3_MBKEN_Pos
 (0U)

	)

6969 
	#FSMC_BCR3_MBKEN_Msk
 (0x1U << 
FSMC_BCR3_MBKEN_Pos
è

	)

6970 
	#FSMC_BCR3_MBKEN
 
FSMC_BCR3_MBKEN_Msk


	)

6971 
	#FSMC_BCR3_MUXEN_Pos
 (1U)

	)

6972 
	#FSMC_BCR3_MUXEN_Msk
 (0x1U << 
FSMC_BCR3_MUXEN_Pos
è

	)

6973 
	#FSMC_BCR3_MUXEN
 
FSMC_BCR3_MUXEN_Msk


	)

6975 
	#FSMC_BCR3_MTYP_Pos
 (2U)

	)

6976 
	#FSMC_BCR3_MTYP_Msk
 (0x3U << 
FSMC_BCR3_MTYP_Pos
è

	)

6977 
	#FSMC_BCR3_MTYP
 
FSMC_BCR3_MTYP_Msk


	)

6978 
	#FSMC_BCR3_MTYP_0
 (0x1U << 
FSMC_BCR3_MTYP_Pos
è

	)

6979 
	#FSMC_BCR3_MTYP_1
 (0x2U << 
FSMC_BCR3_MTYP_Pos
è

	)

6981 
	#FSMC_BCR3_MWID_Pos
 (4U)

	)

6982 
	#FSMC_BCR3_MWID_Msk
 (0x3U << 
FSMC_BCR3_MWID_Pos
è

	)

6983 
	#FSMC_BCR3_MWID
 
FSMC_BCR3_MWID_Msk


	)

6984 
	#FSMC_BCR3_MWID_0
 (0x1U << 
FSMC_BCR3_MWID_Pos
è

	)

6985 
	#FSMC_BCR3_MWID_1
 (0x2U << 
FSMC_BCR3_MWID_Pos
è

	)

6987 
	#FSMC_BCR3_FACCEN_Pos
 (6U)

	)

6988 
	#FSMC_BCR3_FACCEN_Msk
 (0x1U << 
FSMC_BCR3_FACCEN_Pos
è

	)

6989 
	#FSMC_BCR3_FACCEN
 
FSMC_BCR3_FACCEN_Msk


	)

6990 
	#FSMC_BCR3_BURSTEN_Pos
 (8U)

	)

6991 
	#FSMC_BCR3_BURSTEN_Msk
 (0x1U << 
FSMC_BCR3_BURSTEN_Pos
è

	)

6992 
	#FSMC_BCR3_BURSTEN
 
FSMC_BCR3_BURSTEN_Msk


	)

6993 
	#FSMC_BCR3_WAITPOL_Pos
 (9U)

	)

6994 
	#FSMC_BCR3_WAITPOL_Msk
 (0x1U << 
FSMC_BCR3_WAITPOL_Pos
è

	)

6995 
	#FSMC_BCR3_WAITPOL
 
FSMC_BCR3_WAITPOL_Msk


	)

6996 
	#FSMC_BCR3_WRAPMOD_Pos
 (10U)

	)

6997 
	#FSMC_BCR3_WRAPMOD_Msk
 (0x1U << 
FSMC_BCR3_WRAPMOD_Pos
è

	)

6998 
	#FSMC_BCR3_WRAPMOD
 
FSMC_BCR3_WRAPMOD_Msk


	)

6999 
	#FSMC_BCR3_WAITCFG_Pos
 (11U)

	)

7000 
	#FSMC_BCR3_WAITCFG_Msk
 (0x1U << 
FSMC_BCR3_WAITCFG_Pos
è

	)

7001 
	#FSMC_BCR3_WAITCFG
 
FSMC_BCR3_WAITCFG_Msk


	)

7002 
	#FSMC_BCR3_WREN_Pos
 (12U)

	)

7003 
	#FSMC_BCR3_WREN_Msk
 (0x1U << 
FSMC_BCR3_WREN_Pos
è

	)

7004 
	#FSMC_BCR3_WREN
 
FSMC_BCR3_WREN_Msk


	)

7005 
	#FSMC_BCR3_WAITEN_Pos
 (13U)

	)

7006 
	#FSMC_BCR3_WAITEN_Msk
 (0x1U << 
FSMC_BCR3_WAITEN_Pos
è

	)

7007 
	#FSMC_BCR3_WAITEN
 
FSMC_BCR3_WAITEN_Msk


	)

7008 
	#FSMC_BCR3_EXTMOD_Pos
 (14U)

	)

7009 
	#FSMC_BCR3_EXTMOD_Msk
 (0x1U << 
FSMC_BCR3_EXTMOD_Pos
è

	)

7010 
	#FSMC_BCR3_EXTMOD
 
FSMC_BCR3_EXTMOD_Msk


	)

7011 
	#FSMC_BCR3_ASYNCWAIT_Pos
 (15U)

	)

7012 
	#FSMC_BCR3_ASYNCWAIT_Msk
 (0x1U << 
FSMC_BCR3_ASYNCWAIT_Pos
è

	)

7013 
	#FSMC_BCR3_ASYNCWAIT
 
FSMC_BCR3_ASYNCWAIT_Msk


	)

7014 
	#FSMC_BCR3_CPSIZE_Pos
 (16U)

	)

7015 
	#FSMC_BCR3_CPSIZE_Msk
 (0x7U << 
FSMC_BCR3_CPSIZE_Pos
è

	)

7016 
	#FSMC_BCR3_CPSIZE
 
FSMC_BCR3_CPSIZE_Msk


	)

7017 
	#FSMC_BCR3_CPSIZE_0
 (0x1U << 
FSMC_BCR3_CPSIZE_Pos
è

	)

7018 
	#FSMC_BCR3_CPSIZE_1
 (0x2U << 
FSMC_BCR3_CPSIZE_Pos
è

	)

7019 
	#FSMC_BCR3_CPSIZE_2
 (0x4U << 
FSMC_BCR3_CPSIZE_Pos
è

	)

7020 
	#FSMC_BCR3_CBURSTRW_Pos
 (19U)

	)

7021 
	#FSMC_BCR3_CBURSTRW_Msk
 (0x1U << 
FSMC_BCR3_CBURSTRW_Pos
è

	)

7022 
	#FSMC_BCR3_CBURSTRW
 
FSMC_BCR3_CBURSTRW_Msk


	)

7025 
	#FSMC_BCR4_MBKEN_Pos
 (0U)

	)

7026 
	#FSMC_BCR4_MBKEN_Msk
 (0x1U << 
FSMC_BCR4_MBKEN_Pos
è

	)

7027 
	#FSMC_BCR4_MBKEN
 
FSMC_BCR4_MBKEN_Msk


	)

7028 
	#FSMC_BCR4_MUXEN_Pos
 (1U)

	)

7029 
	#FSMC_BCR4_MUXEN_Msk
 (0x1U << 
FSMC_BCR4_MUXEN_Pos
è

	)

7030 
	#FSMC_BCR4_MUXEN
 
FSMC_BCR4_MUXEN_Msk


	)

7032 
	#FSMC_BCR4_MTYP_Pos
 (2U)

	)

7033 
	#FSMC_BCR4_MTYP_Msk
 (0x3U << 
FSMC_BCR4_MTYP_Pos
è

	)

7034 
	#FSMC_BCR4_MTYP
 
FSMC_BCR4_MTYP_Msk


	)

7035 
	#FSMC_BCR4_MTYP_0
 (0x1U << 
FSMC_BCR4_MTYP_Pos
è

	)

7036 
	#FSMC_BCR4_MTYP_1
 (0x2U << 
FSMC_BCR4_MTYP_Pos
è

	)

7038 
	#FSMC_BCR4_MWID_Pos
 (4U)

	)

7039 
	#FSMC_BCR4_MWID_Msk
 (0x3U << 
FSMC_BCR4_MWID_Pos
è

	)

7040 
	#FSMC_BCR4_MWID
 
FSMC_BCR4_MWID_Msk


	)

7041 
	#FSMC_BCR4_MWID_0
 (0x1U << 
FSMC_BCR4_MWID_Pos
è

	)

7042 
	#FSMC_BCR4_MWID_1
 (0x2U << 
FSMC_BCR4_MWID_Pos
è

	)

7044 
	#FSMC_BCR4_FACCEN_Pos
 (6U)

	)

7045 
	#FSMC_BCR4_FACCEN_Msk
 (0x1U << 
FSMC_BCR4_FACCEN_Pos
è

	)

7046 
	#FSMC_BCR4_FACCEN
 
FSMC_BCR4_FACCEN_Msk


	)

7047 
	#FSMC_BCR4_BURSTEN_Pos
 (8U)

	)

7048 
	#FSMC_BCR4_BURSTEN_Msk
 (0x1U << 
FSMC_BCR4_BURSTEN_Pos
è

	)

7049 
	#FSMC_BCR4_BURSTEN
 
FSMC_BCR4_BURSTEN_Msk


	)

7050 
	#FSMC_BCR4_WAITPOL_Pos
 (9U)

	)

7051 
	#FSMC_BCR4_WAITPOL_Msk
 (0x1U << 
FSMC_BCR4_WAITPOL_Pos
è

	)

7052 
	#FSMC_BCR4_WAITPOL
 
FSMC_BCR4_WAITPOL_Msk


	)

7053 
	#FSMC_BCR4_WRAPMOD_Pos
 (10U)

	)

7054 
	#FSMC_BCR4_WRAPMOD_Msk
 (0x1U << 
FSMC_BCR4_WRAPMOD_Pos
è

	)

7055 
	#FSMC_BCR4_WRAPMOD
 
FSMC_BCR4_WRAPMOD_Msk


	)

7056 
	#FSMC_BCR4_WAITCFG_Pos
 (11U)

	)

7057 
	#FSMC_BCR4_WAITCFG_Msk
 (0x1U << 
FSMC_BCR4_WAITCFG_Pos
è

	)

7058 
	#FSMC_BCR4_WAITCFG
 
FSMC_BCR4_WAITCFG_Msk


	)

7059 
	#FSMC_BCR4_WREN_Pos
 (12U)

	)

7060 
	#FSMC_BCR4_WREN_Msk
 (0x1U << 
FSMC_BCR4_WREN_Pos
è

	)

7061 
	#FSMC_BCR4_WREN
 
FSMC_BCR4_WREN_Msk


	)

7062 
	#FSMC_BCR4_WAITEN_Pos
 (13U)

	)

7063 
	#FSMC_BCR4_WAITEN_Msk
 (0x1U << 
FSMC_BCR4_WAITEN_Pos
è

	)

7064 
	#FSMC_BCR4_WAITEN
 
FSMC_BCR4_WAITEN_Msk


	)

7065 
	#FSMC_BCR4_EXTMOD_Pos
 (14U)

	)

7066 
	#FSMC_BCR4_EXTMOD_Msk
 (0x1U << 
FSMC_BCR4_EXTMOD_Pos
è

	)

7067 
	#FSMC_BCR4_EXTMOD
 
FSMC_BCR4_EXTMOD_Msk


	)

7068 
	#FSMC_BCR4_ASYNCWAIT_Pos
 (15U)

	)

7069 
	#FSMC_BCR4_ASYNCWAIT_Msk
 (0x1U << 
FSMC_BCR4_ASYNCWAIT_Pos
è

	)

7070 
	#FSMC_BCR4_ASYNCWAIT
 
FSMC_BCR4_ASYNCWAIT_Msk


	)

7071 
	#FSMC_BCR4_CPSIZE_Pos
 (16U)

	)

7072 
	#FSMC_BCR4_CPSIZE_Msk
 (0x7U << 
FSMC_BCR4_CPSIZE_Pos
è

	)

7073 
	#FSMC_BCR4_CPSIZE
 
FSMC_BCR4_CPSIZE_Msk


	)

7074 
	#FSMC_BCR4_CPSIZE_0
 (0x1U << 
FSMC_BCR4_CPSIZE_Pos
è

	)

7075 
	#FSMC_BCR4_CPSIZE_1
 (0x2U << 
FSMC_BCR4_CPSIZE_Pos
è

	)

7076 
	#FSMC_BCR4_CPSIZE_2
 (0x4U << 
FSMC_BCR4_CPSIZE_Pos
è

	)

7077 
	#FSMC_BCR4_CBURSTRW_Pos
 (19U)

	)

7078 
	#FSMC_BCR4_CBURSTRW_Msk
 (0x1U << 
FSMC_BCR4_CBURSTRW_Pos
è

	)

7079 
	#FSMC_BCR4_CBURSTRW
 
FSMC_BCR4_CBURSTRW_Msk


	)

7082 
	#FSMC_BTR1_ADDSET_Pos
 (0U)

	)

7083 
	#FSMC_BTR1_ADDSET_Msk
 (0xFU << 
FSMC_BTR1_ADDSET_Pos
è

	)

7084 
	#FSMC_BTR1_ADDSET
 
FSMC_BTR1_ADDSET_Msk


	)

7085 
	#FSMC_BTR1_ADDSET_0
 (0x1U << 
FSMC_BTR1_ADDSET_Pos
è

	)

7086 
	#FSMC_BTR1_ADDSET_1
 (0x2U << 
FSMC_BTR1_ADDSET_Pos
è

	)

7087 
	#FSMC_BTR1_ADDSET_2
 (0x4U << 
FSMC_BTR1_ADDSET_Pos
è

	)

7088 
	#FSMC_BTR1_ADDSET_3
 (0x8U << 
FSMC_BTR1_ADDSET_Pos
è

	)

7090 
	#FSMC_BTR1_ADDHLD_Pos
 (4U)

	)

7091 
	#FSMC_BTR1_ADDHLD_Msk
 (0xFU << 
FSMC_BTR1_ADDHLD_Pos
è

	)

7092 
	#FSMC_BTR1_ADDHLD
 
FSMC_BTR1_ADDHLD_Msk


	)

7093 
	#FSMC_BTR1_ADDHLD_0
 (0x1U << 
FSMC_BTR1_ADDHLD_Pos
è

	)

7094 
	#FSMC_BTR1_ADDHLD_1
 (0x2U << 
FSMC_BTR1_ADDHLD_Pos
è

	)

7095 
	#FSMC_BTR1_ADDHLD_2
 (0x4U << 
FSMC_BTR1_ADDHLD_Pos
è

	)

7096 
	#FSMC_BTR1_ADDHLD_3
 (0x8U << 
FSMC_BTR1_ADDHLD_Pos
è

	)

7098 
	#FSMC_BTR1_DATAST_Pos
 (8U)

	)

7099 
	#FSMC_BTR1_DATAST_Msk
 (0xFFU << 
FSMC_BTR1_DATAST_Pos
è

	)

7100 
	#FSMC_BTR1_DATAST
 
FSMC_BTR1_DATAST_Msk


	)

7101 
	#FSMC_BTR1_DATAST_0
 (0x01U << 
FSMC_BTR1_DATAST_Pos
è

	)

7102 
	#FSMC_BTR1_DATAST_1
 (0x02U << 
FSMC_BTR1_DATAST_Pos
è

	)

7103 
	#FSMC_BTR1_DATAST_2
 (0x04U << 
FSMC_BTR1_DATAST_Pos
è

	)

7104 
	#FSMC_BTR1_DATAST_3
 (0x08U << 
FSMC_BTR1_DATAST_Pos
è

	)

7105 
	#FSMC_BTR1_DATAST_4
 (0x10U << 
FSMC_BTR1_DATAST_Pos
è

	)

7106 
	#FSMC_BTR1_DATAST_5
 (0x20U << 
FSMC_BTR1_DATAST_Pos
è

	)

7107 
	#FSMC_BTR1_DATAST_6
 (0x40U << 
FSMC_BTR1_DATAST_Pos
è

	)

7108 
	#FSMC_BTR1_DATAST_7
 (0x80U << 
FSMC_BTR1_DATAST_Pos
è

	)

7110 
	#FSMC_BTR1_BUSTURN_Pos
 (16U)

	)

7111 
	#FSMC_BTR1_BUSTURN_Msk
 (0xFU << 
FSMC_BTR1_BUSTURN_Pos
è

	)

7112 
	#FSMC_BTR1_BUSTURN
 
FSMC_BTR1_BUSTURN_Msk


	)

7113 
	#FSMC_BTR1_BUSTURN_0
 (0x1U << 
FSMC_BTR1_BUSTURN_Pos
è

	)

7114 
	#FSMC_BTR1_BUSTURN_1
 (0x2U << 
FSMC_BTR1_BUSTURN_Pos
è

	)

7115 
	#FSMC_BTR1_BUSTURN_2
 (0x4U << 
FSMC_BTR1_BUSTURN_Pos
è

	)

7116 
	#FSMC_BTR1_BUSTURN_3
 (0x8U << 
FSMC_BTR1_BUSTURN_Pos
è

	)

7118 
	#FSMC_BTR1_CLKDIV_Pos
 (20U)

	)

7119 
	#FSMC_BTR1_CLKDIV_Msk
 (0xFU << 
FSMC_BTR1_CLKDIV_Pos
è

	)

7120 
	#FSMC_BTR1_CLKDIV
 
FSMC_BTR1_CLKDIV_Msk


	)

7121 
	#FSMC_BTR1_CLKDIV_0
 (0x1U << 
FSMC_BTR1_CLKDIV_Pos
è

	)

7122 
	#FSMC_BTR1_CLKDIV_1
 (0x2U << 
FSMC_BTR1_CLKDIV_Pos
è

	)

7123 
	#FSMC_BTR1_CLKDIV_2
 (0x4U << 
FSMC_BTR1_CLKDIV_Pos
è

	)

7124 
	#FSMC_BTR1_CLKDIV_3
 (0x8U << 
FSMC_BTR1_CLKDIV_Pos
è

	)

7126 
	#FSMC_BTR1_DATLAT_Pos
 (24U)

	)

7127 
	#FSMC_BTR1_DATLAT_Msk
 (0xFU << 
FSMC_BTR1_DATLAT_Pos
è

	)

7128 
	#FSMC_BTR1_DATLAT
 
FSMC_BTR1_DATLAT_Msk


	)

7129 
	#FSMC_BTR1_DATLAT_0
 (0x1U << 
FSMC_BTR1_DATLAT_Pos
è

	)

7130 
	#FSMC_BTR1_DATLAT_1
 (0x2U << 
FSMC_BTR1_DATLAT_Pos
è

	)

7131 
	#FSMC_BTR1_DATLAT_2
 (0x4U << 
FSMC_BTR1_DATLAT_Pos
è

	)

7132 
	#FSMC_BTR1_DATLAT_3
 (0x8U << 
FSMC_BTR1_DATLAT_Pos
è

	)

7134 
	#FSMC_BTR1_ACCMOD_Pos
 (28U)

	)

7135 
	#FSMC_BTR1_ACCMOD_Msk
 (0x3U << 
FSMC_BTR1_ACCMOD_Pos
è

	)

7136 
	#FSMC_BTR1_ACCMOD
 
FSMC_BTR1_ACCMOD_Msk


	)

7137 
	#FSMC_BTR1_ACCMOD_0
 (0x1U << 
FSMC_BTR1_ACCMOD_Pos
è

	)

7138 
	#FSMC_BTR1_ACCMOD_1
 (0x2U << 
FSMC_BTR1_ACCMOD_Pos
è

	)

7141 
	#FSMC_BTR2_ADDSET_Pos
 (0U)

	)

7142 
	#FSMC_BTR2_ADDSET_Msk
 (0xFU << 
FSMC_BTR2_ADDSET_Pos
è

	)

7143 
	#FSMC_BTR2_ADDSET
 
FSMC_BTR2_ADDSET_Msk


	)

7144 
	#FSMC_BTR2_ADDSET_0
 (0x1U << 
FSMC_BTR2_ADDSET_Pos
è

	)

7145 
	#FSMC_BTR2_ADDSET_1
 (0x2U << 
FSMC_BTR2_ADDSET_Pos
è

	)

7146 
	#FSMC_BTR2_ADDSET_2
 (0x4U << 
FSMC_BTR2_ADDSET_Pos
è

	)

7147 
	#FSMC_BTR2_ADDSET_3
 (0x8U << 
FSMC_BTR2_ADDSET_Pos
è

	)

7149 
	#FSMC_BTR2_ADDHLD_Pos
 (4U)

	)

7150 
	#FSMC_BTR2_ADDHLD_Msk
 (0xFU << 
FSMC_BTR2_ADDHLD_Pos
è

	)

7151 
	#FSMC_BTR2_ADDHLD
 
FSMC_BTR2_ADDHLD_Msk


	)

7152 
	#FSMC_BTR2_ADDHLD_0
 (0x1U << 
FSMC_BTR2_ADDHLD_Pos
è

	)

7153 
	#FSMC_BTR2_ADDHLD_1
 (0x2U << 
FSMC_BTR2_ADDHLD_Pos
è

	)

7154 
	#FSMC_BTR2_ADDHLD_2
 (0x4U << 
FSMC_BTR2_ADDHLD_Pos
è

	)

7155 
	#FSMC_BTR2_ADDHLD_3
 (0x8U << 
FSMC_BTR2_ADDHLD_Pos
è

	)

7157 
	#FSMC_BTR2_DATAST_Pos
 (8U)

	)

7158 
	#FSMC_BTR2_DATAST_Msk
 (0xFFU << 
FSMC_BTR2_DATAST_Pos
è

	)

7159 
	#FSMC_BTR2_DATAST
 
FSMC_BTR2_DATAST_Msk


	)

7160 
	#FSMC_BTR2_DATAST_0
 (0x01U << 
FSMC_BTR2_DATAST_Pos
è

	)

7161 
	#FSMC_BTR2_DATAST_1
 (0x02U << 
FSMC_BTR2_DATAST_Pos
è

	)

7162 
	#FSMC_BTR2_DATAST_2
 (0x04U << 
FSMC_BTR2_DATAST_Pos
è

	)

7163 
	#FSMC_BTR2_DATAST_3
 (0x08U << 
FSMC_BTR2_DATAST_Pos
è

	)

7164 
	#FSMC_BTR2_DATAST_4
 (0x10U << 
FSMC_BTR2_DATAST_Pos
è

	)

7165 
	#FSMC_BTR2_DATAST_5
 (0x20U << 
FSMC_BTR2_DATAST_Pos
è

	)

7166 
	#FSMC_BTR2_DATAST_6
 (0x40U << 
FSMC_BTR2_DATAST_Pos
è

	)

7167 
	#FSMC_BTR2_DATAST_7
 (0x80U << 
FSMC_BTR2_DATAST_Pos
è

	)

7169 
	#FSMC_BTR2_BUSTURN_Pos
 (16U)

	)

7170 
	#FSMC_BTR2_BUSTURN_Msk
 (0xFU << 
FSMC_BTR2_BUSTURN_Pos
è

	)

7171 
	#FSMC_BTR2_BUSTURN
 
FSMC_BTR2_BUSTURN_Msk


	)

7172 
	#FSMC_BTR2_BUSTURN_0
 (0x1U << 
FSMC_BTR2_BUSTURN_Pos
è

	)

7173 
	#FSMC_BTR2_BUSTURN_1
 (0x2U << 
FSMC_BTR2_BUSTURN_Pos
è

	)

7174 
	#FSMC_BTR2_BUSTURN_2
 (0x4U << 
FSMC_BTR2_BUSTURN_Pos
è

	)

7175 
	#FSMC_BTR2_BUSTURN_3
 (0x8U << 
FSMC_BTR2_BUSTURN_Pos
è

	)

7177 
	#FSMC_BTR2_CLKDIV_Pos
 (20U)

	)

7178 
	#FSMC_BTR2_CLKDIV_Msk
 (0xFU << 
FSMC_BTR2_CLKDIV_Pos
è

	)

7179 
	#FSMC_BTR2_CLKDIV
 
FSMC_BTR2_CLKDIV_Msk


	)

7180 
	#FSMC_BTR2_CLKDIV_0
 (0x1U << 
FSMC_BTR2_CLKDIV_Pos
è

	)

7181 
	#FSMC_BTR2_CLKDIV_1
 (0x2U << 
FSMC_BTR2_CLKDIV_Pos
è

	)

7182 
	#FSMC_BTR2_CLKDIV_2
 (0x4U << 
FSMC_BTR2_CLKDIV_Pos
è

	)

7183 
	#FSMC_BTR2_CLKDIV_3
 (0x8U << 
FSMC_BTR2_CLKDIV_Pos
è

	)

7185 
	#FSMC_BTR2_DATLAT_Pos
 (24U)

	)

7186 
	#FSMC_BTR2_DATLAT_Msk
 (0xFU << 
FSMC_BTR2_DATLAT_Pos
è

	)

7187 
	#FSMC_BTR2_DATLAT
 
FSMC_BTR2_DATLAT_Msk


	)

7188 
	#FSMC_BTR2_DATLAT_0
 (0x1U << 
FSMC_BTR2_DATLAT_Pos
è

	)

7189 
	#FSMC_BTR2_DATLAT_1
 (0x2U << 
FSMC_BTR2_DATLAT_Pos
è

	)

7190 
	#FSMC_BTR2_DATLAT_2
 (0x4U << 
FSMC_BTR2_DATLAT_Pos
è

	)

7191 
	#FSMC_BTR2_DATLAT_3
 (0x8U << 
FSMC_BTR2_DATLAT_Pos
è

	)

7193 
	#FSMC_BTR2_ACCMOD_Pos
 (28U)

	)

7194 
	#FSMC_BTR2_ACCMOD_Msk
 (0x3U << 
FSMC_BTR2_ACCMOD_Pos
è

	)

7195 
	#FSMC_BTR2_ACCMOD
 
FSMC_BTR2_ACCMOD_Msk


	)

7196 
	#FSMC_BTR2_ACCMOD_0
 (0x1U << 
FSMC_BTR2_ACCMOD_Pos
è

	)

7197 
	#FSMC_BTR2_ACCMOD_1
 (0x2U << 
FSMC_BTR2_ACCMOD_Pos
è

	)

7200 
	#FSMC_BTR3_ADDSET_Pos
 (0U)

	)

7201 
	#FSMC_BTR3_ADDSET_Msk
 (0xFU << 
FSMC_BTR3_ADDSET_Pos
è

	)

7202 
	#FSMC_BTR3_ADDSET
 
FSMC_BTR3_ADDSET_Msk


	)

7203 
	#FSMC_BTR3_ADDSET_0
 (0x1U << 
FSMC_BTR3_ADDSET_Pos
è

	)

7204 
	#FSMC_BTR3_ADDSET_1
 (0x2U << 
FSMC_BTR3_ADDSET_Pos
è

	)

7205 
	#FSMC_BTR3_ADDSET_2
 (0x4U << 
FSMC_BTR3_ADDSET_Pos
è

	)

7206 
	#FSMC_BTR3_ADDSET_3
 (0x8U << 
FSMC_BTR3_ADDSET_Pos
è

	)

7208 
	#FSMC_BTR3_ADDHLD_Pos
 (4U)

	)

7209 
	#FSMC_BTR3_ADDHLD_Msk
 (0xFU << 
FSMC_BTR3_ADDHLD_Pos
è

	)

7210 
	#FSMC_BTR3_ADDHLD
 
FSMC_BTR3_ADDHLD_Msk


	)

7211 
	#FSMC_BTR3_ADDHLD_0
 (0x1U << 
FSMC_BTR3_ADDHLD_Pos
è

	)

7212 
	#FSMC_BTR3_ADDHLD_1
 (0x2U << 
FSMC_BTR3_ADDHLD_Pos
è

	)

7213 
	#FSMC_BTR3_ADDHLD_2
 (0x4U << 
FSMC_BTR3_ADDHLD_Pos
è

	)

7214 
	#FSMC_BTR3_ADDHLD_3
 (0x8U << 
FSMC_BTR3_ADDHLD_Pos
è

	)

7216 
	#FSMC_BTR3_DATAST_Pos
 (8U)

	)

7217 
	#FSMC_BTR3_DATAST_Msk
 (0xFFU << 
FSMC_BTR3_DATAST_Pos
è

	)

7218 
	#FSMC_BTR3_DATAST
 
FSMC_BTR3_DATAST_Msk


	)

7219 
	#FSMC_BTR3_DATAST_0
 (0x01U << 
FSMC_BTR3_DATAST_Pos
è

	)

7220 
	#FSMC_BTR3_DATAST_1
 (0x02U << 
FSMC_BTR3_DATAST_Pos
è

	)

7221 
	#FSMC_BTR3_DATAST_2
 (0x04U << 
FSMC_BTR3_DATAST_Pos
è

	)

7222 
	#FSMC_BTR3_DATAST_3
 (0x08U << 
FSMC_BTR3_DATAST_Pos
è

	)

7223 
	#FSMC_BTR3_DATAST_4
 (0x10U << 
FSMC_BTR3_DATAST_Pos
è

	)

7224 
	#FSMC_BTR3_DATAST_5
 (0x20U << 
FSMC_BTR3_DATAST_Pos
è

	)

7225 
	#FSMC_BTR3_DATAST_6
 (0x40U << 
FSMC_BTR3_DATAST_Pos
è

	)

7226 
	#FSMC_BTR3_DATAST_7
 (0x80U << 
FSMC_BTR3_DATAST_Pos
è

	)

7228 
	#FSMC_BTR3_BUSTURN_Pos
 (16U)

	)

7229 
	#FSMC_BTR3_BUSTURN_Msk
 (0xFU << 
FSMC_BTR3_BUSTURN_Pos
è

	)

7230 
	#FSMC_BTR3_BUSTURN
 
FSMC_BTR3_BUSTURN_Msk


	)

7231 
	#FSMC_BTR3_BUSTURN_0
 (0x1U << 
FSMC_BTR3_BUSTURN_Pos
è

	)

7232 
	#FSMC_BTR3_BUSTURN_1
 (0x2U << 
FSMC_BTR3_BUSTURN_Pos
è

	)

7233 
	#FSMC_BTR3_BUSTURN_2
 (0x4U << 
FSMC_BTR3_BUSTURN_Pos
è

	)

7234 
	#FSMC_BTR3_BUSTURN_3
 (0x8U << 
FSMC_BTR3_BUSTURN_Pos
è

	)

7236 
	#FSMC_BTR3_CLKDIV_Pos
 (20U)

	)

7237 
	#FSMC_BTR3_CLKDIV_Msk
 (0xFU << 
FSMC_BTR3_CLKDIV_Pos
è

	)

7238 
	#FSMC_BTR3_CLKDIV
 
FSMC_BTR3_CLKDIV_Msk


	)

7239 
	#FSMC_BTR3_CLKDIV_0
 (0x1U << 
FSMC_BTR3_CLKDIV_Pos
è

	)

7240 
	#FSMC_BTR3_CLKDIV_1
 (0x2U << 
FSMC_BTR3_CLKDIV_Pos
è

	)

7241 
	#FSMC_BTR3_CLKDIV_2
 (0x4U << 
FSMC_BTR3_CLKDIV_Pos
è

	)

7242 
	#FSMC_BTR3_CLKDIV_3
 (0x8U << 
FSMC_BTR3_CLKDIV_Pos
è

	)

7244 
	#FSMC_BTR3_DATLAT_Pos
 (24U)

	)

7245 
	#FSMC_BTR3_DATLAT_Msk
 (0xFU << 
FSMC_BTR3_DATLAT_Pos
è

	)

7246 
	#FSMC_BTR3_DATLAT
 
FSMC_BTR3_DATLAT_Msk


	)

7247 
	#FSMC_BTR3_DATLAT_0
 (0x1U << 
FSMC_BTR3_DATLAT_Pos
è

	)

7248 
	#FSMC_BTR3_DATLAT_1
 (0x2U << 
FSMC_BTR3_DATLAT_Pos
è

	)

7249 
	#FSMC_BTR3_DATLAT_2
 (0x4U << 
FSMC_BTR3_DATLAT_Pos
è

	)

7250 
	#FSMC_BTR3_DATLAT_3
 (0x8U << 
FSMC_BTR3_DATLAT_Pos
è

	)

7252 
	#FSMC_BTR3_ACCMOD_Pos
 (28U)

	)

7253 
	#FSMC_BTR3_ACCMOD_Msk
 (0x3U << 
FSMC_BTR3_ACCMOD_Pos
è

	)

7254 
	#FSMC_BTR3_ACCMOD
 
FSMC_BTR3_ACCMOD_Msk


	)

7255 
	#FSMC_BTR3_ACCMOD_0
 (0x1U << 
FSMC_BTR3_ACCMOD_Pos
è

	)

7256 
	#FSMC_BTR3_ACCMOD_1
 (0x2U << 
FSMC_BTR3_ACCMOD_Pos
è

	)

7259 
	#FSMC_BTR4_ADDSET_Pos
 (0U)

	)

7260 
	#FSMC_BTR4_ADDSET_Msk
 (0xFU << 
FSMC_BTR4_ADDSET_Pos
è

	)

7261 
	#FSMC_BTR4_ADDSET
 
FSMC_BTR4_ADDSET_Msk


	)

7262 
	#FSMC_BTR4_ADDSET_0
 (0x1U << 
FSMC_BTR4_ADDSET_Pos
è

	)

7263 
	#FSMC_BTR4_ADDSET_1
 (0x2U << 
FSMC_BTR4_ADDSET_Pos
è

	)

7264 
	#FSMC_BTR4_ADDSET_2
 (0x4U << 
FSMC_BTR4_ADDSET_Pos
è

	)

7265 
	#FSMC_BTR4_ADDSET_3
 (0x8U << 
FSMC_BTR4_ADDSET_Pos
è

	)

7267 
	#FSMC_BTR4_ADDHLD_Pos
 (4U)

	)

7268 
	#FSMC_BTR4_ADDHLD_Msk
 (0xFU << 
FSMC_BTR4_ADDHLD_Pos
è

	)

7269 
	#FSMC_BTR4_ADDHLD
 
FSMC_BTR4_ADDHLD_Msk


	)

7270 
	#FSMC_BTR4_ADDHLD_0
 (0x1U << 
FSMC_BTR4_ADDHLD_Pos
è

	)

7271 
	#FSMC_BTR4_ADDHLD_1
 (0x2U << 
FSMC_BTR4_ADDHLD_Pos
è

	)

7272 
	#FSMC_BTR4_ADDHLD_2
 (0x4U << 
FSMC_BTR4_ADDHLD_Pos
è

	)

7273 
	#FSMC_BTR4_ADDHLD_3
 (0x8U << 
FSMC_BTR4_ADDHLD_Pos
è

	)

7275 
	#FSMC_BTR4_DATAST_Pos
 (8U)

	)

7276 
	#FSMC_BTR4_DATAST_Msk
 (0xFFU << 
FSMC_BTR4_DATAST_Pos
è

	)

7277 
	#FSMC_BTR4_DATAST
 
FSMC_BTR4_DATAST_Msk


	)

7278 
	#FSMC_BTR4_DATAST_0
 (0x01U << 
FSMC_BTR4_DATAST_Pos
è

	)

7279 
	#FSMC_BTR4_DATAST_1
 (0x02U << 
FSMC_BTR4_DATAST_Pos
è

	)

7280 
	#FSMC_BTR4_DATAST_2
 (0x04U << 
FSMC_BTR4_DATAST_Pos
è

	)

7281 
	#FSMC_BTR4_DATAST_3
 (0x08U << 
FSMC_BTR4_DATAST_Pos
è

	)

7282 
	#FSMC_BTR4_DATAST_4
 (0x10U << 
FSMC_BTR4_DATAST_Pos
è

	)

7283 
	#FSMC_BTR4_DATAST_5
 (0x20U << 
FSMC_BTR4_DATAST_Pos
è

	)

7284 
	#FSMC_BTR4_DATAST_6
 (0x40U << 
FSMC_BTR4_DATAST_Pos
è

	)

7285 
	#FSMC_BTR4_DATAST_7
 (0x80U << 
FSMC_BTR4_DATAST_Pos
è

	)

7287 
	#FSMC_BTR4_BUSTURN_Pos
 (16U)

	)

7288 
	#FSMC_BTR4_BUSTURN_Msk
 (0xFU << 
FSMC_BTR4_BUSTURN_Pos
è

	)

7289 
	#FSMC_BTR4_BUSTURN
 
FSMC_BTR4_BUSTURN_Msk


	)

7290 
	#FSMC_BTR4_BUSTURN_0
 (0x1U << 
FSMC_BTR4_BUSTURN_Pos
è

	)

7291 
	#FSMC_BTR4_BUSTURN_1
 (0x2U << 
FSMC_BTR4_BUSTURN_Pos
è

	)

7292 
	#FSMC_BTR4_BUSTURN_2
 (0x4U << 
FSMC_BTR4_BUSTURN_Pos
è

	)

7293 
	#FSMC_BTR4_BUSTURN_3
 (0x8U << 
FSMC_BTR4_BUSTURN_Pos
è

	)

7295 
	#FSMC_BTR4_CLKDIV_Pos
 (20U)

	)

7296 
	#FSMC_BTR4_CLKDIV_Msk
 (0xFU << 
FSMC_BTR4_CLKDIV_Pos
è

	)

7297 
	#FSMC_BTR4_CLKDIV
 
FSMC_BTR4_CLKDIV_Msk


	)

7298 
	#FSMC_BTR4_CLKDIV_0
 (0x1U << 
FSMC_BTR4_CLKDIV_Pos
è

	)

7299 
	#FSMC_BTR4_CLKDIV_1
 (0x2U << 
FSMC_BTR4_CLKDIV_Pos
è

	)

7300 
	#FSMC_BTR4_CLKDIV_2
 (0x4U << 
FSMC_BTR4_CLKDIV_Pos
è

	)

7301 
	#FSMC_BTR4_CLKDIV_3
 (0x8U << 
FSMC_BTR4_CLKDIV_Pos
è

	)

7303 
	#FSMC_BTR4_DATLAT_Pos
 (24U)

	)

7304 
	#FSMC_BTR4_DATLAT_Msk
 (0xFU << 
FSMC_BTR4_DATLAT_Pos
è

	)

7305 
	#FSMC_BTR4_DATLAT
 
FSMC_BTR4_DATLAT_Msk


	)

7306 
	#FSMC_BTR4_DATLAT_0
 (0x1U << 
FSMC_BTR4_DATLAT_Pos
è

	)

7307 
	#FSMC_BTR4_DATLAT_1
 (0x2U << 
FSMC_BTR4_DATLAT_Pos
è

	)

7308 
	#FSMC_BTR4_DATLAT_2
 (0x4U << 
FSMC_BTR4_DATLAT_Pos
è

	)

7309 
	#FSMC_BTR4_DATLAT_3
 (0x8U << 
FSMC_BTR4_DATLAT_Pos
è

	)

7311 
	#FSMC_BTR4_ACCMOD_Pos
 (28U)

	)

7312 
	#FSMC_BTR4_ACCMOD_Msk
 (0x3U << 
FSMC_BTR4_ACCMOD_Pos
è

	)

7313 
	#FSMC_BTR4_ACCMOD
 
FSMC_BTR4_ACCMOD_Msk


	)

7314 
	#FSMC_BTR4_ACCMOD_0
 (0x1U << 
FSMC_BTR4_ACCMOD_Pos
è

	)

7315 
	#FSMC_BTR4_ACCMOD_1
 (0x2U << 
FSMC_BTR4_ACCMOD_Pos
è

	)

7318 
	#FSMC_BWTR1_ADDSET_Pos
 (0U)

	)

7319 
	#FSMC_BWTR1_ADDSET_Msk
 (0xFU << 
FSMC_BWTR1_ADDSET_Pos
è

	)

7320 
	#FSMC_BWTR1_ADDSET
 
FSMC_BWTR1_ADDSET_Msk


	)

7321 
	#FSMC_BWTR1_ADDSET_0
 (0x1U << 
FSMC_BWTR1_ADDSET_Pos
è

	)

7322 
	#FSMC_BWTR1_ADDSET_1
 (0x2U << 
FSMC_BWTR1_ADDSET_Pos
è

	)

7323 
	#FSMC_BWTR1_ADDSET_2
 (0x4U << 
FSMC_BWTR1_ADDSET_Pos
è

	)

7324 
	#FSMC_BWTR1_ADDSET_3
 (0x8U << 
FSMC_BWTR1_ADDSET_Pos
è

	)

7326 
	#FSMC_BWTR1_ADDHLD_Pos
 (4U)

	)

7327 
	#FSMC_BWTR1_ADDHLD_Msk
 (0xFU << 
FSMC_BWTR1_ADDHLD_Pos
è

	)

7328 
	#FSMC_BWTR1_ADDHLD
 
FSMC_BWTR1_ADDHLD_Msk


	)

7329 
	#FSMC_BWTR1_ADDHLD_0
 (0x1U << 
FSMC_BWTR1_ADDHLD_Pos
è

	)

7330 
	#FSMC_BWTR1_ADDHLD_1
 (0x2U << 
FSMC_BWTR1_ADDHLD_Pos
è

	)

7331 
	#FSMC_BWTR1_ADDHLD_2
 (0x4U << 
FSMC_BWTR1_ADDHLD_Pos
è

	)

7332 
	#FSMC_BWTR1_ADDHLD_3
 (0x8U << 
FSMC_BWTR1_ADDHLD_Pos
è

	)

7334 
	#FSMC_BWTR1_DATAST_Pos
 (8U)

	)

7335 
	#FSMC_BWTR1_DATAST_Msk
 (0xFFU << 
FSMC_BWTR1_DATAST_Pos
è

	)

7336 
	#FSMC_BWTR1_DATAST
 
FSMC_BWTR1_DATAST_Msk


	)

7337 
	#FSMC_BWTR1_DATAST_0
 (0x01U << 
FSMC_BWTR1_DATAST_Pos
è

	)

7338 
	#FSMC_BWTR1_DATAST_1
 (0x02U << 
FSMC_BWTR1_DATAST_Pos
è

	)

7339 
	#FSMC_BWTR1_DATAST_2
 (0x04U << 
FSMC_BWTR1_DATAST_Pos
è

	)

7340 
	#FSMC_BWTR1_DATAST_3
 (0x08U << 
FSMC_BWTR1_DATAST_Pos
è

	)

7341 
	#FSMC_BWTR1_DATAST_4
 (0x10U << 
FSMC_BWTR1_DATAST_Pos
è

	)

7342 
	#FSMC_BWTR1_DATAST_5
 (0x20U << 
FSMC_BWTR1_DATAST_Pos
è

	)

7343 
	#FSMC_BWTR1_DATAST_6
 (0x40U << 
FSMC_BWTR1_DATAST_Pos
è

	)

7344 
	#FSMC_BWTR1_DATAST_7
 (0x80U << 
FSMC_BWTR1_DATAST_Pos
è

	)

7346 
	#FSMC_BWTR1_BUSTURN_Pos
 (16U)

	)

7347 
	#FSMC_BWTR1_BUSTURN_Msk
 (0xFU << 
FSMC_BWTR1_BUSTURN_Pos
è

	)

7348 
	#FSMC_BWTR1_BUSTURN
 
FSMC_BWTR1_BUSTURN_Msk


	)

7349 
	#FSMC_BWTR1_BUSTURN_0
 (0x1U << 
FSMC_BWTR1_BUSTURN_Pos
è

	)

7350 
	#FSMC_BWTR1_BUSTURN_1
 (0x2U << 
FSMC_BWTR1_BUSTURN_Pos
è

	)

7351 
	#FSMC_BWTR1_BUSTURN_2
 (0x4U << 
FSMC_BWTR1_BUSTURN_Pos
è

	)

7352 
	#FSMC_BWTR1_BUSTURN_3
 (0x8U << 
FSMC_BWTR1_BUSTURN_Pos
è

	)

7354 
	#FSMC_BWTR1_ACCMOD_Pos
 (28U)

	)

7355 
	#FSMC_BWTR1_ACCMOD_Msk
 (0x3U << 
FSMC_BWTR1_ACCMOD_Pos
è

	)

7356 
	#FSMC_BWTR1_ACCMOD
 
FSMC_BWTR1_ACCMOD_Msk


	)

7357 
	#FSMC_BWTR1_ACCMOD_0
 (0x1U << 
FSMC_BWTR1_ACCMOD_Pos
è

	)

7358 
	#FSMC_BWTR1_ACCMOD_1
 (0x2U << 
FSMC_BWTR1_ACCMOD_Pos
è

	)

7361 
	#FSMC_BWTR2_ADDSET_Pos
 (0U)

	)

7362 
	#FSMC_BWTR2_ADDSET_Msk
 (0xFU << 
FSMC_BWTR2_ADDSET_Pos
è

	)

7363 
	#FSMC_BWTR2_ADDSET
 
FSMC_BWTR2_ADDSET_Msk


	)

7364 
	#FSMC_BWTR2_ADDSET_0
 (0x1U << 
FSMC_BWTR2_ADDSET_Pos
è

	)

7365 
	#FSMC_BWTR2_ADDSET_1
 (0x2U << 
FSMC_BWTR2_ADDSET_Pos
è

	)

7366 
	#FSMC_BWTR2_ADDSET_2
 (0x4U << 
FSMC_BWTR2_ADDSET_Pos
è

	)

7367 
	#FSMC_BWTR2_ADDSET_3
 (0x8U << 
FSMC_BWTR2_ADDSET_Pos
è

	)

7369 
	#FSMC_BWTR2_ADDHLD_Pos
 (4U)

	)

7370 
	#FSMC_BWTR2_ADDHLD_Msk
 (0xFU << 
FSMC_BWTR2_ADDHLD_Pos
è

	)

7371 
	#FSMC_BWTR2_ADDHLD
 
FSMC_BWTR2_ADDHLD_Msk


	)

7372 
	#FSMC_BWTR2_ADDHLD_0
 (0x1U << 
FSMC_BWTR2_ADDHLD_Pos
è

	)

7373 
	#FSMC_BWTR2_ADDHLD_1
 (0x2U << 
FSMC_BWTR2_ADDHLD_Pos
è

	)

7374 
	#FSMC_BWTR2_ADDHLD_2
 (0x4U << 
FSMC_BWTR2_ADDHLD_Pos
è

	)

7375 
	#FSMC_BWTR2_ADDHLD_3
 (0x8U << 
FSMC_BWTR2_ADDHLD_Pos
è

	)

7377 
	#FSMC_BWTR2_DATAST_Pos
 (8U)

	)

7378 
	#FSMC_BWTR2_DATAST_Msk
 (0xFFU << 
FSMC_BWTR2_DATAST_Pos
è

	)

7379 
	#FSMC_BWTR2_DATAST
 
FSMC_BWTR2_DATAST_Msk


	)

7380 
	#FSMC_BWTR2_DATAST_0
 (0x01U << 
FSMC_BWTR2_DATAST_Pos
è

	)

7381 
	#FSMC_BWTR2_DATAST_1
 (0x02U << 
FSMC_BWTR2_DATAST_Pos
è

	)

7382 
	#FSMC_BWTR2_DATAST_2
 (0x04U << 
FSMC_BWTR2_DATAST_Pos
è

	)

7383 
	#FSMC_BWTR2_DATAST_3
 (0x08U << 
FSMC_BWTR2_DATAST_Pos
è

	)

7384 
	#FSMC_BWTR2_DATAST_4
 (0x10U << 
FSMC_BWTR2_DATAST_Pos
è

	)

7385 
	#FSMC_BWTR2_DATAST_5
 (0x20U << 
FSMC_BWTR2_DATAST_Pos
è

	)

7386 
	#FSMC_BWTR2_DATAST_6
 (0x40U << 
FSMC_BWTR2_DATAST_Pos
è

	)

7387 
	#FSMC_BWTR2_DATAST_7
 (0x80U << 
FSMC_BWTR2_DATAST_Pos
è

	)

7389 
	#FSMC_BWTR2_BUSTURN_Pos
 (16U)

	)

7390 
	#FSMC_BWTR2_BUSTURN_Msk
 (0xFU << 
FSMC_BWTR2_BUSTURN_Pos
è

	)

7391 
	#FSMC_BWTR2_BUSTURN
 
FSMC_BWTR2_BUSTURN_Msk


	)

7392 
	#FSMC_BWTR2_BUSTURN_0
 (0x1U << 
FSMC_BWTR2_BUSTURN_Pos
è

	)

7393 
	#FSMC_BWTR2_BUSTURN_1
 (0x2U << 
FSMC_BWTR2_BUSTURN_Pos
è

	)

7394 
	#FSMC_BWTR2_BUSTURN_2
 (0x4U << 
FSMC_BWTR2_BUSTURN_Pos
è

	)

7395 
	#FSMC_BWTR2_BUSTURN_3
 (0x8U << 
FSMC_BWTR2_BUSTURN_Pos
è

	)

7397 
	#FSMC_BWTR2_ACCMOD_Pos
 (28U)

	)

7398 
	#FSMC_BWTR2_ACCMOD_Msk
 (0x3U << 
FSMC_BWTR2_ACCMOD_Pos
è

	)

7399 
	#FSMC_BWTR2_ACCMOD
 
FSMC_BWTR2_ACCMOD_Msk


	)

7400 
	#FSMC_BWTR2_ACCMOD_0
 (0x1U << 
FSMC_BWTR2_ACCMOD_Pos
è

	)

7401 
	#FSMC_BWTR2_ACCMOD_1
 (0x2U << 
FSMC_BWTR2_ACCMOD_Pos
è

	)

7404 
	#FSMC_BWTR3_ADDSET_Pos
 (0U)

	)

7405 
	#FSMC_BWTR3_ADDSET_Msk
 (0xFU << 
FSMC_BWTR3_ADDSET_Pos
è

	)

7406 
	#FSMC_BWTR3_ADDSET
 
FSMC_BWTR3_ADDSET_Msk


	)

7407 
	#FSMC_BWTR3_ADDSET_0
 (0x1U << 
FSMC_BWTR3_ADDSET_Pos
è

	)

7408 
	#FSMC_BWTR3_ADDSET_1
 (0x2U << 
FSMC_BWTR3_ADDSET_Pos
è

	)

7409 
	#FSMC_BWTR3_ADDSET_2
 (0x4U << 
FSMC_BWTR3_ADDSET_Pos
è

	)

7410 
	#FSMC_BWTR3_ADDSET_3
 (0x8U << 
FSMC_BWTR3_ADDSET_Pos
è

	)

7412 
	#FSMC_BWTR3_ADDHLD_Pos
 (4U)

	)

7413 
	#FSMC_BWTR3_ADDHLD_Msk
 (0xFU << 
FSMC_BWTR3_ADDHLD_Pos
è

	)

7414 
	#FSMC_BWTR3_ADDHLD
 
FSMC_BWTR3_ADDHLD_Msk


	)

7415 
	#FSMC_BWTR3_ADDHLD_0
 (0x1U << 
FSMC_BWTR3_ADDHLD_Pos
è

	)

7416 
	#FSMC_BWTR3_ADDHLD_1
 (0x2U << 
FSMC_BWTR3_ADDHLD_Pos
è

	)

7417 
	#FSMC_BWTR3_ADDHLD_2
 (0x4U << 
FSMC_BWTR3_ADDHLD_Pos
è

	)

7418 
	#FSMC_BWTR3_ADDHLD_3
 (0x8U << 
FSMC_BWTR3_ADDHLD_Pos
è

	)

7420 
	#FSMC_BWTR3_DATAST_Pos
 (8U)

	)

7421 
	#FSMC_BWTR3_DATAST_Msk
 (0xFFU << 
FSMC_BWTR3_DATAST_Pos
è

	)

7422 
	#FSMC_BWTR3_DATAST
 
FSMC_BWTR3_DATAST_Msk


	)

7423 
	#FSMC_BWTR3_DATAST_0
 (0x01U << 
FSMC_BWTR3_DATAST_Pos
è

	)

7424 
	#FSMC_BWTR3_DATAST_1
 (0x02U << 
FSMC_BWTR3_DATAST_Pos
è

	)

7425 
	#FSMC_BWTR3_DATAST_2
 (0x04U << 
FSMC_BWTR3_DATAST_Pos
è

	)

7426 
	#FSMC_BWTR3_DATAST_3
 (0x08U << 
FSMC_BWTR3_DATAST_Pos
è

	)

7427 
	#FSMC_BWTR3_DATAST_4
 (0x10U << 
FSMC_BWTR3_DATAST_Pos
è

	)

7428 
	#FSMC_BWTR3_DATAST_5
 (0x20U << 
FSMC_BWTR3_DATAST_Pos
è

	)

7429 
	#FSMC_BWTR3_DATAST_6
 (0x40U << 
FSMC_BWTR3_DATAST_Pos
è

	)

7430 
	#FSMC_BWTR3_DATAST_7
 (0x80U << 
FSMC_BWTR3_DATAST_Pos
è

	)

7432 
	#FSMC_BWTR3_BUSTURN_Pos
 (16U)

	)

7433 
	#FSMC_BWTR3_BUSTURN_Msk
 (0xFU << 
FSMC_BWTR3_BUSTURN_Pos
è

	)

7434 
	#FSMC_BWTR3_BUSTURN
 
FSMC_BWTR3_BUSTURN_Msk


	)

7435 
	#FSMC_BWTR3_BUSTURN_0
 (0x1U << 
FSMC_BWTR3_BUSTURN_Pos
è

	)

7436 
	#FSMC_BWTR3_BUSTURN_1
 (0x2U << 
FSMC_BWTR3_BUSTURN_Pos
è

	)

7437 
	#FSMC_BWTR3_BUSTURN_2
 (0x4U << 
FSMC_BWTR3_BUSTURN_Pos
è

	)

7438 
	#FSMC_BWTR3_BUSTURN_3
 (0x8U << 
FSMC_BWTR3_BUSTURN_Pos
è

	)

7440 
	#FSMC_BWTR3_ACCMOD_Pos
 (28U)

	)

7441 
	#FSMC_BWTR3_ACCMOD_Msk
 (0x3U << 
FSMC_BWTR3_ACCMOD_Pos
è

	)

7442 
	#FSMC_BWTR3_ACCMOD
 
FSMC_BWTR3_ACCMOD_Msk


	)

7443 
	#FSMC_BWTR3_ACCMOD_0
 (0x1U << 
FSMC_BWTR3_ACCMOD_Pos
è

	)

7444 
	#FSMC_BWTR3_ACCMOD_1
 (0x2U << 
FSMC_BWTR3_ACCMOD_Pos
è

	)

7447 
	#FSMC_BWTR4_ADDSET_Pos
 (0U)

	)

7448 
	#FSMC_BWTR4_ADDSET_Msk
 (0xFU << 
FSMC_BWTR4_ADDSET_Pos
è

	)

7449 
	#FSMC_BWTR4_ADDSET
 
FSMC_BWTR4_ADDSET_Msk


	)

7450 
	#FSMC_BWTR4_ADDSET_0
 (0x1U << 
FSMC_BWTR4_ADDSET_Pos
è

	)

7451 
	#FSMC_BWTR4_ADDSET_1
 (0x2U << 
FSMC_BWTR4_ADDSET_Pos
è

	)

7452 
	#FSMC_BWTR4_ADDSET_2
 (0x4U << 
FSMC_BWTR4_ADDSET_Pos
è

	)

7453 
	#FSMC_BWTR4_ADDSET_3
 (0x8U << 
FSMC_BWTR4_ADDSET_Pos
è

	)

7455 
	#FSMC_BWTR4_ADDHLD_Pos
 (4U)

	)

7456 
	#FSMC_BWTR4_ADDHLD_Msk
 (0xFU << 
FSMC_BWTR4_ADDHLD_Pos
è

	)

7457 
	#FSMC_BWTR4_ADDHLD
 
FSMC_BWTR4_ADDHLD_Msk


	)

7458 
	#FSMC_BWTR4_ADDHLD_0
 (0x1U << 
FSMC_BWTR4_ADDHLD_Pos
è

	)

7459 
	#FSMC_BWTR4_ADDHLD_1
 (0x2U << 
FSMC_BWTR4_ADDHLD_Pos
è

	)

7460 
	#FSMC_BWTR4_ADDHLD_2
 (0x4U << 
FSMC_BWTR4_ADDHLD_Pos
è

	)

7461 
	#FSMC_BWTR4_ADDHLD_3
 (0x8U << 
FSMC_BWTR4_ADDHLD_Pos
è

	)

7463 
	#FSMC_BWTR4_DATAST_Pos
 (8U)

	)

7464 
	#FSMC_BWTR4_DATAST_Msk
 (0xFFU << 
FSMC_BWTR4_DATAST_Pos
è

	)

7465 
	#FSMC_BWTR4_DATAST
 
FSMC_BWTR4_DATAST_Msk


	)

7466 
	#FSMC_BWTR4_DATAST_0
 0x00000100U

	)

7467 
	#FSMC_BWTR4_DATAST_1
 0x00000200U

	)

7468 
	#FSMC_BWTR4_DATAST_2
 0x00000400U

	)

7469 
	#FSMC_BWTR4_DATAST_3
 0x00000800U

	)

7470 
	#FSMC_BWTR4_DATAST_4
 0x00001000U

	)

7471 
	#FSMC_BWTR4_DATAST_5
 0x00002000U

	)

7472 
	#FSMC_BWTR4_DATAST_6
 0x00004000U

	)

7473 
	#FSMC_BWTR4_DATAST_7
 0x00008000U

	)

7475 
	#FSMC_BWTR4_BUSTURN_Pos
 (16U)

	)

7476 
	#FSMC_BWTR4_BUSTURN_Msk
 (0xFU << 
FSMC_BWTR4_BUSTURN_Pos
è

	)

7477 
	#FSMC_BWTR4_BUSTURN
 
FSMC_BWTR4_BUSTURN_Msk


	)

7478 
	#FSMC_BWTR4_BUSTURN_0
 (0x1U << 
FSMC_BWTR4_BUSTURN_Pos
è

	)

7479 
	#FSMC_BWTR4_BUSTURN_1
 (0x2U << 
FSMC_BWTR4_BUSTURN_Pos
è

	)

7480 
	#FSMC_BWTR4_BUSTURN_2
 (0x4U << 
FSMC_BWTR4_BUSTURN_Pos
è

	)

7481 
	#FSMC_BWTR4_BUSTURN_3
 (0x8U << 
FSMC_BWTR4_BUSTURN_Pos
è

	)

7483 
	#FSMC_BWTR4_ACCMOD_Pos
 (28U)

	)

7484 
	#FSMC_BWTR4_ACCMOD_Msk
 (0x3U << 
FSMC_BWTR4_ACCMOD_Pos
è

	)

7485 
	#FSMC_BWTR4_ACCMOD
 
FSMC_BWTR4_ACCMOD_Msk


	)

7486 
	#FSMC_BWTR4_ACCMOD_0
 (0x1U << 
FSMC_BWTR4_ACCMOD_Pos
è

	)

7487 
	#FSMC_BWTR4_ACCMOD_1
 (0x2U << 
FSMC_BWTR4_ACCMOD_Pos
è

	)

7490 
	#FSMC_PCR2_PWAITEN_Pos
 (1U)

	)

7491 
	#FSMC_PCR2_PWAITEN_Msk
 (0x1U << 
FSMC_PCR2_PWAITEN_Pos
è

	)

7492 
	#FSMC_PCR2_PWAITEN
 
FSMC_PCR2_PWAITEN_Msk


	)

7493 
	#FSMC_PCR2_PBKEN_Pos
 (2U)

	)

7494 
	#FSMC_PCR2_PBKEN_Msk
 (0x1U << 
FSMC_PCR2_PBKEN_Pos
è

	)

7495 
	#FSMC_PCR2_PBKEN
 
FSMC_PCR2_PBKEN_Msk


	)

7496 
	#FSMC_PCR2_PTYP_Pos
 (3U)

	)

7497 
	#FSMC_PCR2_PTYP_Msk
 (0x1U << 
FSMC_PCR2_PTYP_Pos
è

	)

7498 
	#FSMC_PCR2_PTYP
 
FSMC_PCR2_PTYP_Msk


	)

7500 
	#FSMC_PCR2_PWID_Pos
 (4U)

	)

7501 
	#FSMC_PCR2_PWID_Msk
 (0x3U << 
FSMC_PCR2_PWID_Pos
è

	)

7502 
	#FSMC_PCR2_PWID
 
FSMC_PCR2_PWID_Msk


	)

7503 
	#FSMC_PCR2_PWID_0
 (0x1U << 
FSMC_PCR2_PWID_Pos
è

	)

7504 
	#FSMC_PCR2_PWID_1
 (0x2U << 
FSMC_PCR2_PWID_Pos
è

	)

7506 
	#FSMC_PCR2_ECCEN_Pos
 (6U)

	)

7507 
	#FSMC_PCR2_ECCEN_Msk
 (0x1U << 
FSMC_PCR2_ECCEN_Pos
è

	)

7508 
	#FSMC_PCR2_ECCEN
 
FSMC_PCR2_ECCEN_Msk


	)

7510 
	#FSMC_PCR2_TCLR_Pos
 (9U)

	)

7511 
	#FSMC_PCR2_TCLR_Msk
 (0xFU << 
FSMC_PCR2_TCLR_Pos
è

	)

7512 
	#FSMC_PCR2_TCLR
 
FSMC_PCR2_TCLR_Msk


	)

7513 
	#FSMC_PCR2_TCLR_0
 (0x1U << 
FSMC_PCR2_TCLR_Pos
è

	)

7514 
	#FSMC_PCR2_TCLR_1
 (0x2U << 
FSMC_PCR2_TCLR_Pos
è

	)

7515 
	#FSMC_PCR2_TCLR_2
 (0x4U << 
FSMC_PCR2_TCLR_Pos
è

	)

7516 
	#FSMC_PCR2_TCLR_3
 (0x8U << 
FSMC_PCR2_TCLR_Pos
è

	)

7518 
	#FSMC_PCR2_TAR_Pos
 (13U)

	)

7519 
	#FSMC_PCR2_TAR_Msk
 (0xFU << 
FSMC_PCR2_TAR_Pos
è

	)

7520 
	#FSMC_PCR2_TAR
 
FSMC_PCR2_TAR_Msk


	)

7521 
	#FSMC_PCR2_TAR_0
 (0x1U << 
FSMC_PCR2_TAR_Pos
è

	)

7522 
	#FSMC_PCR2_TAR_1
 (0x2U << 
FSMC_PCR2_TAR_Pos
è

	)

7523 
	#FSMC_PCR2_TAR_2
 (0x4U << 
FSMC_PCR2_TAR_Pos
è

	)

7524 
	#FSMC_PCR2_TAR_3
 (0x8U << 
FSMC_PCR2_TAR_Pos
è

	)

7526 
	#FSMC_PCR2_ECCPS_Pos
 (17U)

	)

7527 
	#FSMC_PCR2_ECCPS_Msk
 (0x7U << 
FSMC_PCR2_ECCPS_Pos
è

	)

7528 
	#FSMC_PCR2_ECCPS
 
FSMC_PCR2_ECCPS_Msk


	)

7529 
	#FSMC_PCR2_ECCPS_0
 (0x1U << 
FSMC_PCR2_ECCPS_Pos
è

	)

7530 
	#FSMC_PCR2_ECCPS_1
 (0x2U << 
FSMC_PCR2_ECCPS_Pos
è

	)

7531 
	#FSMC_PCR2_ECCPS_2
 (0x4U << 
FSMC_PCR2_ECCPS_Pos
è

	)

7534 
	#FSMC_PCR3_PWAITEN_Pos
 (1U)

	)

7535 
	#FSMC_PCR3_PWAITEN_Msk
 (0x1U << 
FSMC_PCR3_PWAITEN_Pos
è

	)

7536 
	#FSMC_PCR3_PWAITEN
 
FSMC_PCR3_PWAITEN_Msk


	)

7537 
	#FSMC_PCR3_PBKEN_Pos
 (2U)

	)

7538 
	#FSMC_PCR3_PBKEN_Msk
 (0x1U << 
FSMC_PCR3_PBKEN_Pos
è

	)

7539 
	#FSMC_PCR3_PBKEN
 
FSMC_PCR3_PBKEN_Msk


	)

7540 
	#FSMC_PCR3_PTYP_Pos
 (3U)

	)

7541 
	#FSMC_PCR3_PTYP_Msk
 (0x1U << 
FSMC_PCR3_PTYP_Pos
è

	)

7542 
	#FSMC_PCR3_PTYP
 
FSMC_PCR3_PTYP_Msk


	)

7544 
	#FSMC_PCR3_PWID_Pos
 (4U)

	)

7545 
	#FSMC_PCR3_PWID_Msk
 (0x3U << 
FSMC_PCR3_PWID_Pos
è

	)

7546 
	#FSMC_PCR3_PWID
 
FSMC_PCR3_PWID_Msk


	)

7547 
	#FSMC_PCR3_PWID_0
 (0x1U << 
FSMC_PCR3_PWID_Pos
è

	)

7548 
	#FSMC_PCR3_PWID_1
 (0x2U << 
FSMC_PCR3_PWID_Pos
è

	)

7550 
	#FSMC_PCR3_ECCEN_Pos
 (6U)

	)

7551 
	#FSMC_PCR3_ECCEN_Msk
 (0x1U << 
FSMC_PCR3_ECCEN_Pos
è

	)

7552 
	#FSMC_PCR3_ECCEN
 
FSMC_PCR3_ECCEN_Msk


	)

7554 
	#FSMC_PCR3_TCLR_Pos
 (9U)

	)

7555 
	#FSMC_PCR3_TCLR_Msk
 (0xFU << 
FSMC_PCR3_TCLR_Pos
è

	)

7556 
	#FSMC_PCR3_TCLR
 
FSMC_PCR3_TCLR_Msk


	)

7557 
	#FSMC_PCR3_TCLR_0
 (0x1U << 
FSMC_PCR3_TCLR_Pos
è

	)

7558 
	#FSMC_PCR3_TCLR_1
 (0x2U << 
FSMC_PCR3_TCLR_Pos
è

	)

7559 
	#FSMC_PCR3_TCLR_2
 (0x4U << 
FSMC_PCR3_TCLR_Pos
è

	)

7560 
	#FSMC_PCR3_TCLR_3
 (0x8U << 
FSMC_PCR3_TCLR_Pos
è

	)

7562 
	#FSMC_PCR3_TAR_Pos
 (13U)

	)

7563 
	#FSMC_PCR3_TAR_Msk
 (0xFU << 
FSMC_PCR3_TAR_Pos
è

	)

7564 
	#FSMC_PCR3_TAR
 
FSMC_PCR3_TAR_Msk


	)

7565 
	#FSMC_PCR3_TAR_0
 (0x1U << 
FSMC_PCR3_TAR_Pos
è

	)

7566 
	#FSMC_PCR3_TAR_1
 (0x2U << 
FSMC_PCR3_TAR_Pos
è

	)

7567 
	#FSMC_PCR3_TAR_2
 (0x4U << 
FSMC_PCR3_TAR_Pos
è

	)

7568 
	#FSMC_PCR3_TAR_3
 (0x8U << 
FSMC_PCR3_TAR_Pos
è

	)

7570 
	#FSMC_PCR3_ECCPS_Pos
 (17U)

	)

7571 
	#FSMC_PCR3_ECCPS_Msk
 (0x7U << 
FSMC_PCR3_ECCPS_Pos
è

	)

7572 
	#FSMC_PCR3_ECCPS
 
FSMC_PCR3_ECCPS_Msk


	)

7573 
	#FSMC_PCR3_ECCPS_0
 (0x1U << 
FSMC_PCR3_ECCPS_Pos
è

	)

7574 
	#FSMC_PCR3_ECCPS_1
 (0x2U << 
FSMC_PCR3_ECCPS_Pos
è

	)

7575 
	#FSMC_PCR3_ECCPS_2
 (0x4U << 
FSMC_PCR3_ECCPS_Pos
è

	)

7578 
	#FSMC_PCR4_PWAITEN_Pos
 (1U)

	)

7579 
	#FSMC_PCR4_PWAITEN_Msk
 (0x1U << 
FSMC_PCR4_PWAITEN_Pos
è

	)

7580 
	#FSMC_PCR4_PWAITEN
 
FSMC_PCR4_PWAITEN_Msk


	)

7581 
	#FSMC_PCR4_PBKEN_Pos
 (2U)

	)

7582 
	#FSMC_PCR4_PBKEN_Msk
 (0x1U << 
FSMC_PCR4_PBKEN_Pos
è

	)

7583 
	#FSMC_PCR4_PBKEN
 
FSMC_PCR4_PBKEN_Msk


	)

7584 
	#FSMC_PCR4_PTYP_Pos
 (3U)

	)

7585 
	#FSMC_PCR4_PTYP_Msk
 (0x1U << 
FSMC_PCR4_PTYP_Pos
è

	)

7586 
	#FSMC_PCR4_PTYP
 
FSMC_PCR4_PTYP_Msk


	)

7588 
	#FSMC_PCR4_PWID_Pos
 (4U)

	)

7589 
	#FSMC_PCR4_PWID_Msk
 (0x3U << 
FSMC_PCR4_PWID_Pos
è

	)

7590 
	#FSMC_PCR4_PWID
 
FSMC_PCR4_PWID_Msk


	)

7591 
	#FSMC_PCR4_PWID_0
 (0x1U << 
FSMC_PCR4_PWID_Pos
è

	)

7592 
	#FSMC_PCR4_PWID_1
 (0x2U << 
FSMC_PCR4_PWID_Pos
è

	)

7594 
	#FSMC_PCR4_ECCEN_Pos
 (6U)

	)

7595 
	#FSMC_PCR4_ECCEN_Msk
 (0x1U << 
FSMC_PCR4_ECCEN_Pos
è

	)

7596 
	#FSMC_PCR4_ECCEN
 
FSMC_PCR4_ECCEN_Msk


	)

7598 
	#FSMC_PCR4_TCLR_Pos
 (9U)

	)

7599 
	#FSMC_PCR4_TCLR_Msk
 (0xFU << 
FSMC_PCR4_TCLR_Pos
è

	)

7600 
	#FSMC_PCR4_TCLR
 
FSMC_PCR4_TCLR_Msk


	)

7601 
	#FSMC_PCR4_TCLR_0
 (0x1U << 
FSMC_PCR4_TCLR_Pos
è

	)

7602 
	#FSMC_PCR4_TCLR_1
 (0x2U << 
FSMC_PCR4_TCLR_Pos
è

	)

7603 
	#FSMC_PCR4_TCLR_2
 (0x4U << 
FSMC_PCR4_TCLR_Pos
è

	)

7604 
	#FSMC_PCR4_TCLR_3
 (0x8U << 
FSMC_PCR4_TCLR_Pos
è

	)

7606 
	#FSMC_PCR4_TAR_Pos
 (13U)

	)

7607 
	#FSMC_PCR4_TAR_Msk
 (0xFU << 
FSMC_PCR4_TAR_Pos
è

	)

7608 
	#FSMC_PCR4_TAR
 
FSMC_PCR4_TAR_Msk


	)

7609 
	#FSMC_PCR4_TAR_0
 (0x1U << 
FSMC_PCR4_TAR_Pos
è

	)

7610 
	#FSMC_PCR4_TAR_1
 (0x2U << 
FSMC_PCR4_TAR_Pos
è

	)

7611 
	#FSMC_PCR4_TAR_2
 (0x4U << 
FSMC_PCR4_TAR_Pos
è

	)

7612 
	#FSMC_PCR4_TAR_3
 (0x8U << 
FSMC_PCR4_TAR_Pos
è

	)

7614 
	#FSMC_PCR4_ECCPS_Pos
 (17U)

	)

7615 
	#FSMC_PCR4_ECCPS_Msk
 (0x7U << 
FSMC_PCR4_ECCPS_Pos
è

	)

7616 
	#FSMC_PCR4_ECCPS
 
FSMC_PCR4_ECCPS_Msk


	)

7617 
	#FSMC_PCR4_ECCPS_0
 (0x1U << 
FSMC_PCR4_ECCPS_Pos
è

	)

7618 
	#FSMC_PCR4_ECCPS_1
 (0x2U << 
FSMC_PCR4_ECCPS_Pos
è

	)

7619 
	#FSMC_PCR4_ECCPS_2
 (0x4U << 
FSMC_PCR4_ECCPS_Pos
è

	)

7622 
	#FSMC_SR2_IRS_Pos
 (0U)

	)

7623 
	#FSMC_SR2_IRS_Msk
 (0x1U << 
FSMC_SR2_IRS_Pos
è

	)

7624 
	#FSMC_SR2_IRS
 
FSMC_SR2_IRS_Msk


	)

7625 
	#FSMC_SR2_ILS_Pos
 (1U)

	)

7626 
	#FSMC_SR2_ILS_Msk
 (0x1U << 
FSMC_SR2_ILS_Pos
è

	)

7627 
	#FSMC_SR2_ILS
 
FSMC_SR2_ILS_Msk


	)

7628 
	#FSMC_SR2_IFS_Pos
 (2U)

	)

7629 
	#FSMC_SR2_IFS_Msk
 (0x1U << 
FSMC_SR2_IFS_Pos
è

	)

7630 
	#FSMC_SR2_IFS
 
FSMC_SR2_IFS_Msk


	)

7631 
	#FSMC_SR2_IREN_Pos
 (3U)

	)

7632 
	#FSMC_SR2_IREN_Msk
 (0x1U << 
FSMC_SR2_IREN_Pos
è

	)

7633 
	#FSMC_SR2_IREN
 
FSMC_SR2_IREN_Msk


	)

7634 
	#FSMC_SR2_ILEN_Pos
 (4U)

	)

7635 
	#FSMC_SR2_ILEN_Msk
 (0x1U << 
FSMC_SR2_ILEN_Pos
è

	)

7636 
	#FSMC_SR2_ILEN
 
FSMC_SR2_ILEN_Msk


	)

7637 
	#FSMC_SR2_IFEN_Pos
 (5U)

	)

7638 
	#FSMC_SR2_IFEN_Msk
 (0x1U << 
FSMC_SR2_IFEN_Pos
è

	)

7639 
	#FSMC_SR2_IFEN
 
FSMC_SR2_IFEN_Msk


	)

7640 
	#FSMC_SR2_FEMPT_Pos
 (6U)

	)

7641 
	#FSMC_SR2_FEMPT_Msk
 (0x1U << 
FSMC_SR2_FEMPT_Pos
è

	)

7642 
	#FSMC_SR2_FEMPT
 
FSMC_SR2_FEMPT_Msk


	)

7645 
	#FSMC_SR3_IRS_Pos
 (0U)

	)

7646 
	#FSMC_SR3_IRS_Msk
 (0x1U << 
FSMC_SR3_IRS_Pos
è

	)

7647 
	#FSMC_SR3_IRS
 
FSMC_SR3_IRS_Msk


	)

7648 
	#FSMC_SR3_ILS_Pos
 (1U)

	)

7649 
	#FSMC_SR3_ILS_Msk
 (0x1U << 
FSMC_SR3_ILS_Pos
è

	)

7650 
	#FSMC_SR3_ILS
 
FSMC_SR3_ILS_Msk


	)

7651 
	#FSMC_SR3_IFS_Pos
 (2U)

	)

7652 
	#FSMC_SR3_IFS_Msk
 (0x1U << 
FSMC_SR3_IFS_Pos
è

	)

7653 
	#FSMC_SR3_IFS
 
FSMC_SR3_IFS_Msk


	)

7654 
	#FSMC_SR3_IREN_Pos
 (3U)

	)

7655 
	#FSMC_SR3_IREN_Msk
 (0x1U << 
FSMC_SR3_IREN_Pos
è

	)

7656 
	#FSMC_SR3_IREN
 
FSMC_SR3_IREN_Msk


	)

7657 
	#FSMC_SR3_ILEN_Pos
 (4U)

	)

7658 
	#FSMC_SR3_ILEN_Msk
 (0x1U << 
FSMC_SR3_ILEN_Pos
è

	)

7659 
	#FSMC_SR3_ILEN
 
FSMC_SR3_ILEN_Msk


	)

7660 
	#FSMC_SR3_IFEN_Pos
 (5U)

	)

7661 
	#FSMC_SR3_IFEN_Msk
 (0x1U << 
FSMC_SR3_IFEN_Pos
è

	)

7662 
	#FSMC_SR3_IFEN
 
FSMC_SR3_IFEN_Msk


	)

7663 
	#FSMC_SR3_FEMPT_Pos
 (6U)

	)

7664 
	#FSMC_SR3_FEMPT_Msk
 (0x1U << 
FSMC_SR3_FEMPT_Pos
è

	)

7665 
	#FSMC_SR3_FEMPT
 
FSMC_SR3_FEMPT_Msk


	)

7668 
	#FSMC_SR4_IRS_Pos
 (0U)

	)

7669 
	#FSMC_SR4_IRS_Msk
 (0x1U << 
FSMC_SR4_IRS_Pos
è

	)

7670 
	#FSMC_SR4_IRS
 
FSMC_SR4_IRS_Msk


	)

7671 
	#FSMC_SR4_ILS_Pos
 (1U)

	)

7672 
	#FSMC_SR4_ILS_Msk
 (0x1U << 
FSMC_SR4_ILS_Pos
è

	)

7673 
	#FSMC_SR4_ILS
 
FSMC_SR4_ILS_Msk


	)

7674 
	#FSMC_SR4_IFS_Pos
 (2U)

	)

7675 
	#FSMC_SR4_IFS_Msk
 (0x1U << 
FSMC_SR4_IFS_Pos
è

	)

7676 
	#FSMC_SR4_IFS
 
FSMC_SR4_IFS_Msk


	)

7677 
	#FSMC_SR4_IREN_Pos
 (3U)

	)

7678 
	#FSMC_SR4_IREN_Msk
 (0x1U << 
FSMC_SR4_IREN_Pos
è

	)

7679 
	#FSMC_SR4_IREN
 
FSMC_SR4_IREN_Msk


	)

7680 
	#FSMC_SR4_ILEN_Pos
 (4U)

	)

7681 
	#FSMC_SR4_ILEN_Msk
 (0x1U << 
FSMC_SR4_ILEN_Pos
è

	)

7682 
	#FSMC_SR4_ILEN
 
FSMC_SR4_ILEN_Msk


	)

7683 
	#FSMC_SR4_IFEN_Pos
 (5U)

	)

7684 
	#FSMC_SR4_IFEN_Msk
 (0x1U << 
FSMC_SR4_IFEN_Pos
è

	)

7685 
	#FSMC_SR4_IFEN
 
FSMC_SR4_IFEN_Msk


	)

7686 
	#FSMC_SR4_FEMPT_Pos
 (6U)

	)

7687 
	#FSMC_SR4_FEMPT_Msk
 (0x1U << 
FSMC_SR4_FEMPT_Pos
è

	)

7688 
	#FSMC_SR4_FEMPT
 
FSMC_SR4_FEMPT_Msk


	)

7691 
	#FSMC_PMEM2_MEMSET2_Pos
 (0U)

	)

7692 
	#FSMC_PMEM2_MEMSET2_Msk
 (0xFFU << 
FSMC_PMEM2_MEMSET2_Pos
è

	)

7693 
	#FSMC_PMEM2_MEMSET2
 
FSMC_PMEM2_MEMSET2_Msk


	)

7694 
	#FSMC_PMEM2_MEMSET2_0
 (0x01U << 
FSMC_PMEM2_MEMSET2_Pos
è

	)

7695 
	#FSMC_PMEM2_MEMSET2_1
 (0x02U << 
FSMC_PMEM2_MEMSET2_Pos
è

	)

7696 
	#FSMC_PMEM2_MEMSET2_2
 (0x04U << 
FSMC_PMEM2_MEMSET2_Pos
è

	)

7697 
	#FSMC_PMEM2_MEMSET2_3
 (0x08U << 
FSMC_PMEM2_MEMSET2_Pos
è

	)

7698 
	#FSMC_PMEM2_MEMSET2_4
 (0x10U << 
FSMC_PMEM2_MEMSET2_Pos
è

	)

7699 
	#FSMC_PMEM2_MEMSET2_5
 (0x20U << 
FSMC_PMEM2_MEMSET2_Pos
è

	)

7700 
	#FSMC_PMEM2_MEMSET2_6
 (0x40U << 
FSMC_PMEM2_MEMSET2_Pos
è

	)

7701 
	#FSMC_PMEM2_MEMSET2_7
 (0x80U << 
FSMC_PMEM2_MEMSET2_Pos
è

	)

7703 
	#FSMC_PMEM2_MEMWAIT2_Pos
 (8U)

	)

7704 
	#FSMC_PMEM2_MEMWAIT2_Msk
 (0xFFU << 
FSMC_PMEM2_MEMWAIT2_Pos
è

	)

7705 
	#FSMC_PMEM2_MEMWAIT2
 
FSMC_PMEM2_MEMWAIT2_Msk


	)

7706 
	#FSMC_PMEM2_MEMWAIT2_0
 (0x01U << 
FSMC_PMEM2_MEMWAIT2_Pos
è

	)

7707 
	#FSMC_PMEM2_MEMWAIT2_1
 (0x02U << 
FSMC_PMEM2_MEMWAIT2_Pos
è

	)

7708 
	#FSMC_PMEM2_MEMWAIT2_2
 (0x04U << 
FSMC_PMEM2_MEMWAIT2_Pos
è

	)

7709 
	#FSMC_PMEM2_MEMWAIT2_3
 (0x08U << 
FSMC_PMEM2_MEMWAIT2_Pos
è

	)

7710 
	#FSMC_PMEM2_MEMWAIT2_4
 (0x10U << 
FSMC_PMEM2_MEMWAIT2_Pos
è

	)

7711 
	#FSMC_PMEM2_MEMWAIT2_5
 (0x20U << 
FSMC_PMEM2_MEMWAIT2_Pos
è

	)

7712 
	#FSMC_PMEM2_MEMWAIT2_6
 (0x40U << 
FSMC_PMEM2_MEMWAIT2_Pos
è

	)

7713 
	#FSMC_PMEM2_MEMWAIT2_7
 (0x80U << 
FSMC_PMEM2_MEMWAIT2_Pos
è

	)

7715 
	#FSMC_PMEM2_MEMHOLD2_Pos
 (16U)

	)

7716 
	#FSMC_PMEM2_MEMHOLD2_Msk
 (0xFFU << 
FSMC_PMEM2_MEMHOLD2_Pos
è

	)

7717 
	#FSMC_PMEM2_MEMHOLD2
 
FSMC_PMEM2_MEMHOLD2_Msk


	)

7718 
	#FSMC_PMEM2_MEMHOLD2_0
 (0x01U << 
FSMC_PMEM2_MEMHOLD2_Pos
è

	)

7719 
	#FSMC_PMEM2_MEMHOLD2_1
 (0x02U << 
FSMC_PMEM2_MEMHOLD2_Pos
è

	)

7720 
	#FSMC_PMEM2_MEMHOLD2_2
 (0x04U << 
FSMC_PMEM2_MEMHOLD2_Pos
è

	)

7721 
	#FSMC_PMEM2_MEMHOLD2_3
 (0x08U << 
FSMC_PMEM2_MEMHOLD2_Pos
è

	)

7722 
	#FSMC_PMEM2_MEMHOLD2_4
 (0x10U << 
FSMC_PMEM2_MEMHOLD2_Pos
è

	)

7723 
	#FSMC_PMEM2_MEMHOLD2_5
 (0x20U << 
FSMC_PMEM2_MEMHOLD2_Pos
è

	)

7724 
	#FSMC_PMEM2_MEMHOLD2_6
 (0x40U << 
FSMC_PMEM2_MEMHOLD2_Pos
è

	)

7725 
	#FSMC_PMEM2_MEMHOLD2_7
 (0x80U << 
FSMC_PMEM2_MEMHOLD2_Pos
è

	)

7727 
	#FSMC_PMEM2_MEMHIZ2_Pos
 (24U)

	)

7728 
	#FSMC_PMEM2_MEMHIZ2_Msk
 (0xFFU << 
FSMC_PMEM2_MEMHIZ2_Pos
è

	)

7729 
	#FSMC_PMEM2_MEMHIZ2
 
FSMC_PMEM2_MEMHIZ2_Msk


	)

7730 
	#FSMC_PMEM2_MEMHIZ2_0
 (0x01U << 
FSMC_PMEM2_MEMHIZ2_Pos
è

	)

7731 
	#FSMC_PMEM2_MEMHIZ2_1
 (0x02U << 
FSMC_PMEM2_MEMHIZ2_Pos
è

	)

7732 
	#FSMC_PMEM2_MEMHIZ2_2
 (0x04U << 
FSMC_PMEM2_MEMHIZ2_Pos
è

	)

7733 
	#FSMC_PMEM2_MEMHIZ2_3
 (0x08U << 
FSMC_PMEM2_MEMHIZ2_Pos
è

	)

7734 
	#FSMC_PMEM2_MEMHIZ2_4
 (0x10U << 
FSMC_PMEM2_MEMHIZ2_Pos
è

	)

7735 
	#FSMC_PMEM2_MEMHIZ2_5
 (0x20U << 
FSMC_PMEM2_MEMHIZ2_Pos
è

	)

7736 
	#FSMC_PMEM2_MEMHIZ2_6
 (0x40U << 
FSMC_PMEM2_MEMHIZ2_Pos
è

	)

7737 
	#FSMC_PMEM2_MEMHIZ2_7
 (0x80U << 
FSMC_PMEM2_MEMHIZ2_Pos
è

	)

7740 
	#FSMC_PMEM3_MEMSET3_Pos
 (0U)

	)

7741 
	#FSMC_PMEM3_MEMSET3_Msk
 (0xFFU << 
FSMC_PMEM3_MEMSET3_Pos
è

	)

7742 
	#FSMC_PMEM3_MEMSET3
 
FSMC_PMEM3_MEMSET3_Msk


	)

7743 
	#FSMC_PMEM3_MEMSET3_0
 (0x01U << 
FSMC_PMEM3_MEMSET3_Pos
è

	)

7744 
	#FSMC_PMEM3_MEMSET3_1
 (0x02U << 
FSMC_PMEM3_MEMSET3_Pos
è

	)

7745 
	#FSMC_PMEM3_MEMSET3_2
 (0x04U << 
FSMC_PMEM3_MEMSET3_Pos
è

	)

7746 
	#FSMC_PMEM3_MEMSET3_3
 (0x08U << 
FSMC_PMEM3_MEMSET3_Pos
è

	)

7747 
	#FSMC_PMEM3_MEMSET3_4
 (0x10U << 
FSMC_PMEM3_MEMSET3_Pos
è

	)

7748 
	#FSMC_PMEM3_MEMSET3_5
 (0x20U << 
FSMC_PMEM3_MEMSET3_Pos
è

	)

7749 
	#FSMC_PMEM3_MEMSET3_6
 (0x40U << 
FSMC_PMEM3_MEMSET3_Pos
è

	)

7750 
	#FSMC_PMEM3_MEMSET3_7
 (0x80U << 
FSMC_PMEM3_MEMSET3_Pos
è

	)

7752 
	#FSMC_PMEM3_MEMWAIT3_Pos
 (8U)

	)

7753 
	#FSMC_PMEM3_MEMWAIT3_Msk
 (0xFFU << 
FSMC_PMEM3_MEMWAIT3_Pos
è

	)

7754 
	#FSMC_PMEM3_MEMWAIT3
 
FSMC_PMEM3_MEMWAIT3_Msk


	)

7755 
	#FSMC_PMEM3_MEMWAIT3_0
 (0x01U << 
FSMC_PMEM3_MEMWAIT3_Pos
è

	)

7756 
	#FSMC_PMEM3_MEMWAIT3_1
 (0x02U << 
FSMC_PMEM3_MEMWAIT3_Pos
è

	)

7757 
	#FSMC_PMEM3_MEMWAIT3_2
 (0x04U << 
FSMC_PMEM3_MEMWAIT3_Pos
è

	)

7758 
	#FSMC_PMEM3_MEMWAIT3_3
 (0x08U << 
FSMC_PMEM3_MEMWAIT3_Pos
è

	)

7759 
	#FSMC_PMEM3_MEMWAIT3_4
 (0x10U << 
FSMC_PMEM3_MEMWAIT3_Pos
è

	)

7760 
	#FSMC_PMEM3_MEMWAIT3_5
 (0x20U << 
FSMC_PMEM3_MEMWAIT3_Pos
è

	)

7761 
	#FSMC_PMEM3_MEMWAIT3_6
 (0x40U << 
FSMC_PMEM3_MEMWAIT3_Pos
è

	)

7762 
	#FSMC_PMEM3_MEMWAIT3_7
 (0x80U << 
FSMC_PMEM3_MEMWAIT3_Pos
è

	)

7764 
	#FSMC_PMEM3_MEMHOLD3_Pos
 (16U)

	)

7765 
	#FSMC_PMEM3_MEMHOLD3_Msk
 (0xFFU << 
FSMC_PMEM3_MEMHOLD3_Pos
è

	)

7766 
	#FSMC_PMEM3_MEMHOLD3
 
FSMC_PMEM3_MEMHOLD3_Msk


	)

7767 
	#FSMC_PMEM3_MEMHOLD3_0
 (0x01U << 
FSMC_PMEM3_MEMHOLD3_Pos
è

	)

7768 
	#FSMC_PMEM3_MEMHOLD3_1
 (0x02U << 
FSMC_PMEM3_MEMHOLD3_Pos
è

	)

7769 
	#FSMC_PMEM3_MEMHOLD3_2
 (0x04U << 
FSMC_PMEM3_MEMHOLD3_Pos
è

	)

7770 
	#FSMC_PMEM3_MEMHOLD3_3
 (0x08U << 
FSMC_PMEM3_MEMHOLD3_Pos
è

	)

7771 
	#FSMC_PMEM3_MEMHOLD3_4
 (0x10U << 
FSMC_PMEM3_MEMHOLD3_Pos
è

	)

7772 
	#FSMC_PMEM3_MEMHOLD3_5
 (0x20U << 
FSMC_PMEM3_MEMHOLD3_Pos
è

	)

7773 
	#FSMC_PMEM3_MEMHOLD3_6
 (0x40U << 
FSMC_PMEM3_MEMHOLD3_Pos
è

	)

7774 
	#FSMC_PMEM3_MEMHOLD3_7
 (0x80U << 
FSMC_PMEM3_MEMHOLD3_Pos
è

	)

7776 
	#FSMC_PMEM3_MEMHIZ3_Pos
 (24U)

	)

7777 
	#FSMC_PMEM3_MEMHIZ3_Msk
 (0xFFU << 
FSMC_PMEM3_MEMHIZ3_Pos
è

	)

7778 
	#FSMC_PMEM3_MEMHIZ3
 
FSMC_PMEM3_MEMHIZ3_Msk


	)

7779 
	#FSMC_PMEM3_MEMHIZ3_0
 (0x01U << 
FSMC_PMEM3_MEMHIZ3_Pos
è

	)

7780 
	#FSMC_PMEM3_MEMHIZ3_1
 (0x02U << 
FSMC_PMEM3_MEMHIZ3_Pos
è

	)

7781 
	#FSMC_PMEM3_MEMHIZ3_2
 (0x04U << 
FSMC_PMEM3_MEMHIZ3_Pos
è

	)

7782 
	#FSMC_PMEM3_MEMHIZ3_3
 (0x08U << 
FSMC_PMEM3_MEMHIZ3_Pos
è

	)

7783 
	#FSMC_PMEM3_MEMHIZ3_4
 (0x10U << 
FSMC_PMEM3_MEMHIZ3_Pos
è

	)

7784 
	#FSMC_PMEM3_MEMHIZ3_5
 (0x20U << 
FSMC_PMEM3_MEMHIZ3_Pos
è

	)

7785 
	#FSMC_PMEM3_MEMHIZ3_6
 (0x40U << 
FSMC_PMEM3_MEMHIZ3_Pos
è

	)

7786 
	#FSMC_PMEM3_MEMHIZ3_7
 (0x80U << 
FSMC_PMEM3_MEMHIZ3_Pos
è

	)

7789 
	#FSMC_PMEM4_MEMSET4_Pos
 (0U)

	)

7790 
	#FSMC_PMEM4_MEMSET4_Msk
 (0xFFU << 
FSMC_PMEM4_MEMSET4_Pos
è

	)

7791 
	#FSMC_PMEM4_MEMSET4
 
FSMC_PMEM4_MEMSET4_Msk


	)

7792 
	#FSMC_PMEM4_MEMSET4_0
 (0x01U << 
FSMC_PMEM4_MEMSET4_Pos
è

	)

7793 
	#FSMC_PMEM4_MEMSET4_1
 (0x02U << 
FSMC_PMEM4_MEMSET4_Pos
è

	)

7794 
	#FSMC_PMEM4_MEMSET4_2
 (0x04U << 
FSMC_PMEM4_MEMSET4_Pos
è

	)

7795 
	#FSMC_PMEM4_MEMSET4_3
 (0x08U << 
FSMC_PMEM4_MEMSET4_Pos
è

	)

7796 
	#FSMC_PMEM4_MEMSET4_4
 (0x10U << 
FSMC_PMEM4_MEMSET4_Pos
è

	)

7797 
	#FSMC_PMEM4_MEMSET4_5
 (0x20U << 
FSMC_PMEM4_MEMSET4_Pos
è

	)

7798 
	#FSMC_PMEM4_MEMSET4_6
 (0x40U << 
FSMC_PMEM4_MEMSET4_Pos
è

	)

7799 
	#FSMC_PMEM4_MEMSET4_7
 (0x80U << 
FSMC_PMEM4_MEMSET4_Pos
è

	)

7801 
	#FSMC_PMEM4_MEMWAIT4_Pos
 (8U)

	)

7802 
	#FSMC_PMEM4_MEMWAIT4_Msk
 (0xFFU << 
FSMC_PMEM4_MEMWAIT4_Pos
è

	)

7803 
	#FSMC_PMEM4_MEMWAIT4
 
FSMC_PMEM4_MEMWAIT4_Msk


	)

7804 
	#FSMC_PMEM4_MEMWAIT4_0
 (0x01U << 
FSMC_PMEM4_MEMWAIT4_Pos
è

	)

7805 
	#FSMC_PMEM4_MEMWAIT4_1
 (0x02U << 
FSMC_PMEM4_MEMWAIT4_Pos
è

	)

7806 
	#FSMC_PMEM4_MEMWAIT4_2
 (0x04U << 
FSMC_PMEM4_MEMWAIT4_Pos
è

	)

7807 
	#FSMC_PMEM4_MEMWAIT4_3
 (0x08U << 
FSMC_PMEM4_MEMWAIT4_Pos
è

	)

7808 
	#FSMC_PMEM4_MEMWAIT4_4
 (0x10U << 
FSMC_PMEM4_MEMWAIT4_Pos
è

	)

7809 
	#FSMC_PMEM4_MEMWAIT4_5
 (0x20U << 
FSMC_PMEM4_MEMWAIT4_Pos
è

	)

7810 
	#FSMC_PMEM4_MEMWAIT4_6
 (0x40U << 
FSMC_PMEM4_MEMWAIT4_Pos
è

	)

7811 
	#FSMC_PMEM4_MEMWAIT4_7
 (0x80U << 
FSMC_PMEM4_MEMWAIT4_Pos
è

	)

7813 
	#FSMC_PMEM4_MEMHOLD4_Pos
 (16U)

	)

7814 
	#FSMC_PMEM4_MEMHOLD4_Msk
 (0xFFU << 
FSMC_PMEM4_MEMHOLD4_Pos
è

	)

7815 
	#FSMC_PMEM4_MEMHOLD4
 
FSMC_PMEM4_MEMHOLD4_Msk


	)

7816 
	#FSMC_PMEM4_MEMHOLD4_0
 (0x01U << 
FSMC_PMEM4_MEMHOLD4_Pos
è

	)

7817 
	#FSMC_PMEM4_MEMHOLD4_1
 (0x02U << 
FSMC_PMEM4_MEMHOLD4_Pos
è

	)

7818 
	#FSMC_PMEM4_MEMHOLD4_2
 (0x04U << 
FSMC_PMEM4_MEMHOLD4_Pos
è

	)

7819 
	#FSMC_PMEM4_MEMHOLD4_3
 (0x08U << 
FSMC_PMEM4_MEMHOLD4_Pos
è

	)

7820 
	#FSMC_PMEM4_MEMHOLD4_4
 (0x10U << 
FSMC_PMEM4_MEMHOLD4_Pos
è

	)

7821 
	#FSMC_PMEM4_MEMHOLD4_5
 (0x20U << 
FSMC_PMEM4_MEMHOLD4_Pos
è

	)

7822 
	#FSMC_PMEM4_MEMHOLD4_6
 (0x40U << 
FSMC_PMEM4_MEMHOLD4_Pos
è

	)

7823 
	#FSMC_PMEM4_MEMHOLD4_7
 (0x80U << 
FSMC_PMEM4_MEMHOLD4_Pos
è

	)

7825 
	#FSMC_PMEM4_MEMHIZ4_Pos
 (24U)

	)

7826 
	#FSMC_PMEM4_MEMHIZ4_Msk
 (0xFFU << 
FSMC_PMEM4_MEMHIZ4_Pos
è

	)

7827 
	#FSMC_PMEM4_MEMHIZ4
 
FSMC_PMEM4_MEMHIZ4_Msk


	)

7828 
	#FSMC_PMEM4_MEMHIZ4_0
 (0x01U << 
FSMC_PMEM4_MEMHIZ4_Pos
è

	)

7829 
	#FSMC_PMEM4_MEMHIZ4_1
 (0x02U << 
FSMC_PMEM4_MEMHIZ4_Pos
è

	)

7830 
	#FSMC_PMEM4_MEMHIZ4_2
 (0x04U << 
FSMC_PMEM4_MEMHIZ4_Pos
è

	)

7831 
	#FSMC_PMEM4_MEMHIZ4_3
 (0x08U << 
FSMC_PMEM4_MEMHIZ4_Pos
è

	)

7832 
	#FSMC_PMEM4_MEMHIZ4_4
 (0x10U << 
FSMC_PMEM4_MEMHIZ4_Pos
è

	)

7833 
	#FSMC_PMEM4_MEMHIZ4_5
 (0x20U << 
FSMC_PMEM4_MEMHIZ4_Pos
è

	)

7834 
	#FSMC_PMEM4_MEMHIZ4_6
 (0x40U << 
FSMC_PMEM4_MEMHIZ4_Pos
è

	)

7835 
	#FSMC_PMEM4_MEMHIZ4_7
 (0x80U << 
FSMC_PMEM4_MEMHIZ4_Pos
è

	)

7838 
	#FSMC_PATT2_ATTSET2_Pos
 (0U)

	)

7839 
	#FSMC_PATT2_ATTSET2_Msk
 (0xFFU << 
FSMC_PATT2_ATTSET2_Pos
è

	)

7840 
	#FSMC_PATT2_ATTSET2
 
FSMC_PATT2_ATTSET2_Msk


	)

7841 
	#FSMC_PATT2_ATTSET2_0
 (0x01U << 
FSMC_PATT2_ATTSET2_Pos
è

	)

7842 
	#FSMC_PATT2_ATTSET2_1
 (0x02U << 
FSMC_PATT2_ATTSET2_Pos
è

	)

7843 
	#FSMC_PATT2_ATTSET2_2
 (0x04U << 
FSMC_PATT2_ATTSET2_Pos
è

	)

7844 
	#FSMC_PATT2_ATTSET2_3
 (0x08U << 
FSMC_PATT2_ATTSET2_Pos
è

	)

7845 
	#FSMC_PATT2_ATTSET2_4
 (0x10U << 
FSMC_PATT2_ATTSET2_Pos
è

	)

7846 
	#FSMC_PATT2_ATTSET2_5
 (0x20U << 
FSMC_PATT2_ATTSET2_Pos
è

	)

7847 
	#FSMC_PATT2_ATTSET2_6
 (0x40U << 
FSMC_PATT2_ATTSET2_Pos
è

	)

7848 
	#FSMC_PATT2_ATTSET2_7
 (0x80U << 
FSMC_PATT2_ATTSET2_Pos
è

	)

7850 
	#FSMC_PATT2_ATTWAIT2_Pos
 (8U)

	)

7851 
	#FSMC_PATT2_ATTWAIT2_Msk
 (0xFFU << 
FSMC_PATT2_ATTWAIT2_Pos
è

	)

7852 
	#FSMC_PATT2_ATTWAIT2
 
FSMC_PATT2_ATTWAIT2_Msk


	)

7853 
	#FSMC_PATT2_ATTWAIT2_0
 (0x01U << 
FSMC_PATT2_ATTWAIT2_Pos
è

	)

7854 
	#FSMC_PATT2_ATTWAIT2_1
 (0x02U << 
FSMC_PATT2_ATTWAIT2_Pos
è

	)

7855 
	#FSMC_PATT2_ATTWAIT2_2
 (0x04U << 
FSMC_PATT2_ATTWAIT2_Pos
è

	)

7856 
	#FSMC_PATT2_ATTWAIT2_3
 (0x08U << 
FSMC_PATT2_ATTWAIT2_Pos
è

	)

7857 
	#FSMC_PATT2_ATTWAIT2_4
 (0x10U << 
FSMC_PATT2_ATTWAIT2_Pos
è

	)

7858 
	#FSMC_PATT2_ATTWAIT2_5
 (0x20U << 
FSMC_PATT2_ATTWAIT2_Pos
è

	)

7859 
	#FSMC_PATT2_ATTWAIT2_6
 (0x40U << 
FSMC_PATT2_ATTWAIT2_Pos
è

	)

7860 
	#FSMC_PATT2_ATTWAIT2_7
 (0x80U << 
FSMC_PATT2_ATTWAIT2_Pos
è

	)

7862 
	#FSMC_PATT2_ATTHOLD2_Pos
 (16U)

	)

7863 
	#FSMC_PATT2_ATTHOLD2_Msk
 (0xFFU << 
FSMC_PATT2_ATTHOLD2_Pos
è

	)

7864 
	#FSMC_PATT2_ATTHOLD2
 
FSMC_PATT2_ATTHOLD2_Msk


	)

7865 
	#FSMC_PATT2_ATTHOLD2_0
 (0x01U << 
FSMC_PATT2_ATTHOLD2_Pos
è

	)

7866 
	#FSMC_PATT2_ATTHOLD2_1
 (0x02U << 
FSMC_PATT2_ATTHOLD2_Pos
è

	)

7867 
	#FSMC_PATT2_ATTHOLD2_2
 (0x04U << 
FSMC_PATT2_ATTHOLD2_Pos
è

	)

7868 
	#FSMC_PATT2_ATTHOLD2_3
 (0x08U << 
FSMC_PATT2_ATTHOLD2_Pos
è

	)

7869 
	#FSMC_PATT2_ATTHOLD2_4
 (0x10U << 
FSMC_PATT2_ATTHOLD2_Pos
è

	)

7870 
	#FSMC_PATT2_ATTHOLD2_5
 (0x20U << 
FSMC_PATT2_ATTHOLD2_Pos
è

	)

7871 
	#FSMC_PATT2_ATTHOLD2_6
 (0x40U << 
FSMC_PATT2_ATTHOLD2_Pos
è

	)

7872 
	#FSMC_PATT2_ATTHOLD2_7
 (0x80U << 
FSMC_PATT2_ATTHOLD2_Pos
è

	)

7874 
	#FSMC_PATT2_ATTHIZ2_Pos
 (24U)

	)

7875 
	#FSMC_PATT2_ATTHIZ2_Msk
 (0xFFU << 
FSMC_PATT2_ATTHIZ2_Pos
è

	)

7876 
	#FSMC_PATT2_ATTHIZ2
 
FSMC_PATT2_ATTHIZ2_Msk


	)

7877 
	#FSMC_PATT2_ATTHIZ2_0
 (0x01U << 
FSMC_PATT2_ATTHIZ2_Pos
è

	)

7878 
	#FSMC_PATT2_ATTHIZ2_1
 (0x02U << 
FSMC_PATT2_ATTHIZ2_Pos
è

	)

7879 
	#FSMC_PATT2_ATTHIZ2_2
 (0x04U << 
FSMC_PATT2_ATTHIZ2_Pos
è

	)

7880 
	#FSMC_PATT2_ATTHIZ2_3
 (0x08U << 
FSMC_PATT2_ATTHIZ2_Pos
è

	)

7881 
	#FSMC_PATT2_ATTHIZ2_4
 (0x10U << 
FSMC_PATT2_ATTHIZ2_Pos
è

	)

7882 
	#FSMC_PATT2_ATTHIZ2_5
 (0x20U << 
FSMC_PATT2_ATTHIZ2_Pos
è

	)

7883 
	#FSMC_PATT2_ATTHIZ2_6
 (0x40U << 
FSMC_PATT2_ATTHIZ2_Pos
è

	)

7884 
	#FSMC_PATT2_ATTHIZ2_7
 (0x80U << 
FSMC_PATT2_ATTHIZ2_Pos
è

	)

7887 
	#FSMC_PATT3_ATTSET3_Pos
 (0U)

	)

7888 
	#FSMC_PATT3_ATTSET3_Msk
 (0xFFU << 
FSMC_PATT3_ATTSET3_Pos
è

	)

7889 
	#FSMC_PATT3_ATTSET3
 
FSMC_PATT3_ATTSET3_Msk


	)

7890 
	#FSMC_PATT3_ATTSET3_0
 (0x01U << 
FSMC_PATT3_ATTSET3_Pos
è

	)

7891 
	#FSMC_PATT3_ATTSET3_1
 (0x02U << 
FSMC_PATT3_ATTSET3_Pos
è

	)

7892 
	#FSMC_PATT3_ATTSET3_2
 (0x04U << 
FSMC_PATT3_ATTSET3_Pos
è

	)

7893 
	#FSMC_PATT3_ATTSET3_3
 (0x08U << 
FSMC_PATT3_ATTSET3_Pos
è

	)

7894 
	#FSMC_PATT3_ATTSET3_4
 (0x10U << 
FSMC_PATT3_ATTSET3_Pos
è

	)

7895 
	#FSMC_PATT3_ATTSET3_5
 (0x20U << 
FSMC_PATT3_ATTSET3_Pos
è

	)

7896 
	#FSMC_PATT3_ATTSET3_6
 (0x40U << 
FSMC_PATT3_ATTSET3_Pos
è

	)

7897 
	#FSMC_PATT3_ATTSET3_7
 (0x80U << 
FSMC_PATT3_ATTSET3_Pos
è

	)

7899 
	#FSMC_PATT3_ATTWAIT3_Pos
 (8U)

	)

7900 
	#FSMC_PATT3_ATTWAIT3_Msk
 (0xFFU << 
FSMC_PATT3_ATTWAIT3_Pos
è

	)

7901 
	#FSMC_PATT3_ATTWAIT3
 
FSMC_PATT3_ATTWAIT3_Msk


	)

7902 
	#FSMC_PATT3_ATTWAIT3_0
 (0x01U << 
FSMC_PATT3_ATTWAIT3_Pos
è

	)

7903 
	#FSMC_PATT3_ATTWAIT3_1
 (0x02U << 
FSMC_PATT3_ATTWAIT3_Pos
è

	)

7904 
	#FSMC_PATT3_ATTWAIT3_2
 (0x04U << 
FSMC_PATT3_ATTWAIT3_Pos
è

	)

7905 
	#FSMC_PATT3_ATTWAIT3_3
 (0x08U << 
FSMC_PATT3_ATTWAIT3_Pos
è

	)

7906 
	#FSMC_PATT3_ATTWAIT3_4
 (0x10U << 
FSMC_PATT3_ATTWAIT3_Pos
è

	)

7907 
	#FSMC_PATT3_ATTWAIT3_5
 (0x20U << 
FSMC_PATT3_ATTWAIT3_Pos
è

	)

7908 
	#FSMC_PATT3_ATTWAIT3_6
 (0x40U << 
FSMC_PATT3_ATTWAIT3_Pos
è

	)

7909 
	#FSMC_PATT3_ATTWAIT3_7
 (0x80U << 
FSMC_PATT3_ATTWAIT3_Pos
è

	)

7911 
	#FSMC_PATT3_ATTHOLD3_Pos
 (16U)

	)

7912 
	#FSMC_PATT3_ATTHOLD3_Msk
 (0xFFU << 
FSMC_PATT3_ATTHOLD3_Pos
è

	)

7913 
	#FSMC_PATT3_ATTHOLD3
 
FSMC_PATT3_ATTHOLD3_Msk


	)

7914 
	#FSMC_PATT3_ATTHOLD3_0
 (0x01U << 
FSMC_PATT3_ATTHOLD3_Pos
è

	)

7915 
	#FSMC_PATT3_ATTHOLD3_1
 (0x02U << 
FSMC_PATT3_ATTHOLD3_Pos
è

	)

7916 
	#FSMC_PATT3_ATTHOLD3_2
 (0x04U << 
FSMC_PATT3_ATTHOLD3_Pos
è

	)

7917 
	#FSMC_PATT3_ATTHOLD3_3
 (0x08U << 
FSMC_PATT3_ATTHOLD3_Pos
è

	)

7918 
	#FSMC_PATT3_ATTHOLD3_4
 (0x10U << 
FSMC_PATT3_ATTHOLD3_Pos
è

	)

7919 
	#FSMC_PATT3_ATTHOLD3_5
 (0x20U << 
FSMC_PATT3_ATTHOLD3_Pos
è

	)

7920 
	#FSMC_PATT3_ATTHOLD3_6
 (0x40U << 
FSMC_PATT3_ATTHOLD3_Pos
è

	)

7921 
	#FSMC_PATT3_ATTHOLD3_7
 (0x80U << 
FSMC_PATT3_ATTHOLD3_Pos
è

	)

7923 
	#FSMC_PATT3_ATTHIZ3_Pos
 (24U)

	)

7924 
	#FSMC_PATT3_ATTHIZ3_Msk
 (0xFFU << 
FSMC_PATT3_ATTHIZ3_Pos
è

	)

7925 
	#FSMC_PATT3_ATTHIZ3
 
FSMC_PATT3_ATTHIZ3_Msk


	)

7926 
	#FSMC_PATT3_ATTHIZ3_0
 (0x01U << 
FSMC_PATT3_ATTHIZ3_Pos
è

	)

7927 
	#FSMC_PATT3_ATTHIZ3_1
 (0x02U << 
FSMC_PATT3_ATTHIZ3_Pos
è

	)

7928 
	#FSMC_PATT3_ATTHIZ3_2
 (0x04U << 
FSMC_PATT3_ATTHIZ3_Pos
è

	)

7929 
	#FSMC_PATT3_ATTHIZ3_3
 (0x08U << 
FSMC_PATT3_ATTHIZ3_Pos
è

	)

7930 
	#FSMC_PATT3_ATTHIZ3_4
 (0x10U << 
FSMC_PATT3_ATTHIZ3_Pos
è

	)

7931 
	#FSMC_PATT3_ATTHIZ3_5
 (0x20U << 
FSMC_PATT3_ATTHIZ3_Pos
è

	)

7932 
	#FSMC_PATT3_ATTHIZ3_6
 (0x40U << 
FSMC_PATT3_ATTHIZ3_Pos
è

	)

7933 
	#FSMC_PATT3_ATTHIZ3_7
 (0x80U << 
FSMC_PATT3_ATTHIZ3_Pos
è

	)

7936 
	#FSMC_PATT4_ATTSET4_Pos
 (0U)

	)

7937 
	#FSMC_PATT4_ATTSET4_Msk
 (0xFFU << 
FSMC_PATT4_ATTSET4_Pos
è

	)

7938 
	#FSMC_PATT4_ATTSET4
 
FSMC_PATT4_ATTSET4_Msk


	)

7939 
	#FSMC_PATT4_ATTSET4_0
 (0x01U << 
FSMC_PATT4_ATTSET4_Pos
è

	)

7940 
	#FSMC_PATT4_ATTSET4_1
 (0x02U << 
FSMC_PATT4_ATTSET4_Pos
è

	)

7941 
	#FSMC_PATT4_ATTSET4_2
 (0x04U << 
FSMC_PATT4_ATTSET4_Pos
è

	)

7942 
	#FSMC_PATT4_ATTSET4_3
 (0x08U << 
FSMC_PATT4_ATTSET4_Pos
è

	)

7943 
	#FSMC_PATT4_ATTSET4_4
 (0x10U << 
FSMC_PATT4_ATTSET4_Pos
è

	)

7944 
	#FSMC_PATT4_ATTSET4_5
 (0x20U << 
FSMC_PATT4_ATTSET4_Pos
è

	)

7945 
	#FSMC_PATT4_ATTSET4_6
 (0x40U << 
FSMC_PATT4_ATTSET4_Pos
è

	)

7946 
	#FSMC_PATT4_ATTSET4_7
 (0x80U << 
FSMC_PATT4_ATTSET4_Pos
è

	)

7948 
	#FSMC_PATT4_ATTWAIT4_Pos
 (8U)

	)

7949 
	#FSMC_PATT4_ATTWAIT4_Msk
 (0xFFU << 
FSMC_PATT4_ATTWAIT4_Pos
è

	)

7950 
	#FSMC_PATT4_ATTWAIT4
 
FSMC_PATT4_ATTWAIT4_Msk


	)

7951 
	#FSMC_PATT4_ATTWAIT4_0
 (0x01U << 
FSMC_PATT4_ATTWAIT4_Pos
è

	)

7952 
	#FSMC_PATT4_ATTWAIT4_1
 (0x02U << 
FSMC_PATT4_ATTWAIT4_Pos
è

	)

7953 
	#FSMC_PATT4_ATTWAIT4_2
 (0x04U << 
FSMC_PATT4_ATTWAIT4_Pos
è

	)

7954 
	#FSMC_PATT4_ATTWAIT4_3
 (0x08U << 
FSMC_PATT4_ATTWAIT4_Pos
è

	)

7955 
	#FSMC_PATT4_ATTWAIT4_4
 (0x10U << 
FSMC_PATT4_ATTWAIT4_Pos
è

	)

7956 
	#FSMC_PATT4_ATTWAIT4_5
 (0x20U << 
FSMC_PATT4_ATTWAIT4_Pos
è

	)

7957 
	#FSMC_PATT4_ATTWAIT4_6
 (0x40U << 
FSMC_PATT4_ATTWAIT4_Pos
è

	)

7958 
	#FSMC_PATT4_ATTWAIT4_7
 (0x80U << 
FSMC_PATT4_ATTWAIT4_Pos
è

	)

7960 
	#FSMC_PATT4_ATTHOLD4_Pos
 (16U)

	)

7961 
	#FSMC_PATT4_ATTHOLD4_Msk
 (0xFFU << 
FSMC_PATT4_ATTHOLD4_Pos
è

	)

7962 
	#FSMC_PATT4_ATTHOLD4
 
FSMC_PATT4_ATTHOLD4_Msk


	)

7963 
	#FSMC_PATT4_ATTHOLD4_0
 (0x01U << 
FSMC_PATT4_ATTHOLD4_Pos
è

	)

7964 
	#FSMC_PATT4_ATTHOLD4_1
 (0x02U << 
FSMC_PATT4_ATTHOLD4_Pos
è

	)

7965 
	#FSMC_PATT4_ATTHOLD4_2
 (0x04U << 
FSMC_PATT4_ATTHOLD4_Pos
è

	)

7966 
	#FSMC_PATT4_ATTHOLD4_3
 (0x08U << 
FSMC_PATT4_ATTHOLD4_Pos
è

	)

7967 
	#FSMC_PATT4_ATTHOLD4_4
 (0x10U << 
FSMC_PATT4_ATTHOLD4_Pos
è

	)

7968 
	#FSMC_PATT4_ATTHOLD4_5
 (0x20U << 
FSMC_PATT4_ATTHOLD4_Pos
è

	)

7969 
	#FSMC_PATT4_ATTHOLD4_6
 (0x40U << 
FSMC_PATT4_ATTHOLD4_Pos
è

	)

7970 
	#FSMC_PATT4_ATTHOLD4_7
 (0x80U << 
FSMC_PATT4_ATTHOLD4_Pos
è

	)

7972 
	#FSMC_PATT4_ATTHIZ4_Pos
 (24U)

	)

7973 
	#FSMC_PATT4_ATTHIZ4_Msk
 (0xFFU << 
FSMC_PATT4_ATTHIZ4_Pos
è

	)

7974 
	#FSMC_PATT4_ATTHIZ4
 
FSMC_PATT4_ATTHIZ4_Msk


	)

7975 
	#FSMC_PATT4_ATTHIZ4_0
 (0x01U << 
FSMC_PATT4_ATTHIZ4_Pos
è

	)

7976 
	#FSMC_PATT4_ATTHIZ4_1
 (0x02U << 
FSMC_PATT4_ATTHIZ4_Pos
è

	)

7977 
	#FSMC_PATT4_ATTHIZ4_2
 (0x04U << 
FSMC_PATT4_ATTHIZ4_Pos
è

	)

7978 
	#FSMC_PATT4_ATTHIZ4_3
 (0x08U << 
FSMC_PATT4_ATTHIZ4_Pos
è

	)

7979 
	#FSMC_PATT4_ATTHIZ4_4
 (0x10U << 
FSMC_PATT4_ATTHIZ4_Pos
è

	)

7980 
	#FSMC_PATT4_ATTHIZ4_5
 (0x20U << 
FSMC_PATT4_ATTHIZ4_Pos
è

	)

7981 
	#FSMC_PATT4_ATTHIZ4_6
 (0x40U << 
FSMC_PATT4_ATTHIZ4_Pos
è

	)

7982 
	#FSMC_PATT4_ATTHIZ4_7
 (0x80U << 
FSMC_PATT4_ATTHIZ4_Pos
è

	)

7985 
	#FSMC_PIO4_IOSET4_Pos
 (0U)

	)

7986 
	#FSMC_PIO4_IOSET4_Msk
 (0xFFU << 
FSMC_PIO4_IOSET4_Pos
è

	)

7987 
	#FSMC_PIO4_IOSET4
 
FSMC_PIO4_IOSET4_Msk


	)

7988 
	#FSMC_PIO4_IOSET4_0
 (0x01U << 
FSMC_PIO4_IOSET4_Pos
è

	)

7989 
	#FSMC_PIO4_IOSET4_1
 (0x02U << 
FSMC_PIO4_IOSET4_Pos
è

	)

7990 
	#FSMC_PIO4_IOSET4_2
 (0x04U << 
FSMC_PIO4_IOSET4_Pos
è

	)

7991 
	#FSMC_PIO4_IOSET4_3
 (0x08U << 
FSMC_PIO4_IOSET4_Pos
è

	)

7992 
	#FSMC_PIO4_IOSET4_4
 (0x10U << 
FSMC_PIO4_IOSET4_Pos
è

	)

7993 
	#FSMC_PIO4_IOSET4_5
 (0x20U << 
FSMC_PIO4_IOSET4_Pos
è

	)

7994 
	#FSMC_PIO4_IOSET4_6
 (0x40U << 
FSMC_PIO4_IOSET4_Pos
è

	)

7995 
	#FSMC_PIO4_IOSET4_7
 (0x80U << 
FSMC_PIO4_IOSET4_Pos
è

	)

7997 
	#FSMC_PIO4_IOWAIT4_Pos
 (8U)

	)

7998 
	#FSMC_PIO4_IOWAIT4_Msk
 (0xFFU << 
FSMC_PIO4_IOWAIT4_Pos
è

	)

7999 
	#FSMC_PIO4_IOWAIT4
 
FSMC_PIO4_IOWAIT4_Msk


	)

8000 
	#FSMC_PIO4_IOWAIT4_0
 (0x01U << 
FSMC_PIO4_IOWAIT4_Pos
è

	)

8001 
	#FSMC_PIO4_IOWAIT4_1
 (0x02U << 
FSMC_PIO4_IOWAIT4_Pos
è

	)

8002 
	#FSMC_PIO4_IOWAIT4_2
 (0x04U << 
FSMC_PIO4_IOWAIT4_Pos
è

	)

8003 
	#FSMC_PIO4_IOWAIT4_3
 (0x08U << 
FSMC_PIO4_IOWAIT4_Pos
è

	)

8004 
	#FSMC_PIO4_IOWAIT4_4
 (0x10U << 
FSMC_PIO4_IOWAIT4_Pos
è

	)

8005 
	#FSMC_PIO4_IOWAIT4_5
 (0x20U << 
FSMC_PIO4_IOWAIT4_Pos
è

	)

8006 
	#FSMC_PIO4_IOWAIT4_6
 (0x40U << 
FSMC_PIO4_IOWAIT4_Pos
è

	)

8007 
	#FSMC_PIO4_IOWAIT4_7
 (0x80U << 
FSMC_PIO4_IOWAIT4_Pos
è

	)

8009 
	#FSMC_PIO4_IOHOLD4_Pos
 (16U)

	)

8010 
	#FSMC_PIO4_IOHOLD4_Msk
 (0xFFU << 
FSMC_PIO4_IOHOLD4_Pos
è

	)

8011 
	#FSMC_PIO4_IOHOLD4
 
FSMC_PIO4_IOHOLD4_Msk


	)

8012 
	#FSMC_PIO4_IOHOLD4_0
 (0x01U << 
FSMC_PIO4_IOHOLD4_Pos
è

	)

8013 
	#FSMC_PIO4_IOHOLD4_1
 (0x02U << 
FSMC_PIO4_IOHOLD4_Pos
è

	)

8014 
	#FSMC_PIO4_IOHOLD4_2
 (0x04U << 
FSMC_PIO4_IOHOLD4_Pos
è

	)

8015 
	#FSMC_PIO4_IOHOLD4_3
 (0x08U << 
FSMC_PIO4_IOHOLD4_Pos
è

	)

8016 
	#FSMC_PIO4_IOHOLD4_4
 (0x10U << 
FSMC_PIO4_IOHOLD4_Pos
è

	)

8017 
	#FSMC_PIO4_IOHOLD4_5
 (0x20U << 
FSMC_PIO4_IOHOLD4_Pos
è

	)

8018 
	#FSMC_PIO4_IOHOLD4_6
 (0x40U << 
FSMC_PIO4_IOHOLD4_Pos
è

	)

8019 
	#FSMC_PIO4_IOHOLD4_7
 (0x80U << 
FSMC_PIO4_IOHOLD4_Pos
è

	)

8021 
	#FSMC_PIO4_IOHIZ4_Pos
 (24U)

	)

8022 
	#FSMC_PIO4_IOHIZ4_Msk
 (0xFFU << 
FSMC_PIO4_IOHIZ4_Pos
è

	)

8023 
	#FSMC_PIO4_IOHIZ4
 
FSMC_PIO4_IOHIZ4_Msk


	)

8024 
	#FSMC_PIO4_IOHIZ4_0
 (0x01U << 
FSMC_PIO4_IOHIZ4_Pos
è

	)

8025 
	#FSMC_PIO4_IOHIZ4_1
 (0x02U << 
FSMC_PIO4_IOHIZ4_Pos
è

	)

8026 
	#FSMC_PIO4_IOHIZ4_2
 (0x04U << 
FSMC_PIO4_IOHIZ4_Pos
è

	)

8027 
	#FSMC_PIO4_IOHIZ4_3
 (0x08U << 
FSMC_PIO4_IOHIZ4_Pos
è

	)

8028 
	#FSMC_PIO4_IOHIZ4_4
 (0x10U << 
FSMC_PIO4_IOHIZ4_Pos
è

	)

8029 
	#FSMC_PIO4_IOHIZ4_5
 (0x20U << 
FSMC_PIO4_IOHIZ4_Pos
è

	)

8030 
	#FSMC_PIO4_IOHIZ4_6
 (0x40U << 
FSMC_PIO4_IOHIZ4_Pos
è

	)

8031 
	#FSMC_PIO4_IOHIZ4_7
 (0x80U << 
FSMC_PIO4_IOHIZ4_Pos
è

	)

8034 
	#FSMC_ECCR2_ECC2_Pos
 (0U)

	)

8035 
	#FSMC_ECCR2_ECC2_Msk
 (0xFFFFFFFFU << 
FSMC_ECCR2_ECC2_Pos
è

	)

8036 
	#FSMC_ECCR2_ECC2
 
FSMC_ECCR2_ECC2_Msk


	)

8039 
	#FSMC_ECCR3_ECC3_Pos
 (0U)

	)

8040 
	#FSMC_ECCR3_ECC3_Msk
 (0xFFFFFFFFU << 
FSMC_ECCR3_ECC3_Pos
è

	)

8041 
	#FSMC_ECCR3_ECC3
 
FSMC_ECCR3_ECC3_Msk


	)

8049 
	#GPIO_MODER_MODE0_Pos
 (0U)

	)

8050 
	#GPIO_MODER_MODE0_Msk
 (0x3U << 
GPIO_MODER_MODE0_Pos
è

	)

8051 
	#GPIO_MODER_MODE0
 
GPIO_MODER_MODE0_Msk


	)

8052 
	#GPIO_MODER_MODE0_0
 (0x1U << 
GPIO_MODER_MODE0_Pos
è

	)

8053 
	#GPIO_MODER_MODE0_1
 (0x2U << 
GPIO_MODER_MODE0_Pos
è

	)

8054 
	#GPIO_MODER_MODE1_Pos
 (2U)

	)

8055 
	#GPIO_MODER_MODE1_Msk
 (0x3U << 
GPIO_MODER_MODE1_Pos
è

	)

8056 
	#GPIO_MODER_MODE1
 
GPIO_MODER_MODE1_Msk


	)

8057 
	#GPIO_MODER_MODE1_0
 (0x1U << 
GPIO_MODER_MODE1_Pos
è

	)

8058 
	#GPIO_MODER_MODE1_1
 (0x2U << 
GPIO_MODER_MODE1_Pos
è

	)

8059 
	#GPIO_MODER_MODE2_Pos
 (4U)

	)

8060 
	#GPIO_MODER_MODE2_Msk
 (0x3U << 
GPIO_MODER_MODE2_Pos
è

	)

8061 
	#GPIO_MODER_MODE2
 
GPIO_MODER_MODE2_Msk


	)

8062 
	#GPIO_MODER_MODE2_0
 (0x1U << 
GPIO_MODER_MODE2_Pos
è

	)

8063 
	#GPIO_MODER_MODE2_1
 (0x2U << 
GPIO_MODER_MODE2_Pos
è

	)

8064 
	#GPIO_MODER_MODE3_Pos
 (6U)

	)

8065 
	#GPIO_MODER_MODE3_Msk
 (0x3U << 
GPIO_MODER_MODE3_Pos
è

	)

8066 
	#GPIO_MODER_MODE3
 
GPIO_MODER_MODE3_Msk


	)

8067 
	#GPIO_MODER_MODE3_0
 (0x1U << 
GPIO_MODER_MODE3_Pos
è

	)

8068 
	#GPIO_MODER_MODE3_1
 (0x2U << 
GPIO_MODER_MODE3_Pos
è

	)

8069 
	#GPIO_MODER_MODE4_Pos
 (8U)

	)

8070 
	#GPIO_MODER_MODE4_Msk
 (0x3U << 
GPIO_MODER_MODE4_Pos
è

	)

8071 
	#GPIO_MODER_MODE4
 
GPIO_MODER_MODE4_Msk


	)

8072 
	#GPIO_MODER_MODE4_0
 (0x1U << 
GPIO_MODER_MODE4_Pos
è

	)

8073 
	#GPIO_MODER_MODE4_1
 (0x2U << 
GPIO_MODER_MODE4_Pos
è

	)

8074 
	#GPIO_MODER_MODE5_Pos
 (10U)

	)

8075 
	#GPIO_MODER_MODE5_Msk
 (0x3U << 
GPIO_MODER_MODE5_Pos
è

	)

8076 
	#GPIO_MODER_MODE5
 
GPIO_MODER_MODE5_Msk


	)

8077 
	#GPIO_MODER_MODE5_0
 (0x1U << 
GPIO_MODER_MODE5_Pos
è

	)

8078 
	#GPIO_MODER_MODE5_1
 (0x2U << 
GPIO_MODER_MODE5_Pos
è

	)

8079 
	#GPIO_MODER_MODE6_Pos
 (12U)

	)

8080 
	#GPIO_MODER_MODE6_Msk
 (0x3U << 
GPIO_MODER_MODE6_Pos
è

	)

8081 
	#GPIO_MODER_MODE6
 
GPIO_MODER_MODE6_Msk


	)

8082 
	#GPIO_MODER_MODE6_0
 (0x1U << 
GPIO_MODER_MODE6_Pos
è

	)

8083 
	#GPIO_MODER_MODE6_1
 (0x2U << 
GPIO_MODER_MODE6_Pos
è

	)

8084 
	#GPIO_MODER_MODE7_Pos
 (14U)

	)

8085 
	#GPIO_MODER_MODE7_Msk
 (0x3U << 
GPIO_MODER_MODE7_Pos
è

	)

8086 
	#GPIO_MODER_MODE7
 
GPIO_MODER_MODE7_Msk


	)

8087 
	#GPIO_MODER_MODE7_0
 (0x1U << 
GPIO_MODER_MODE7_Pos
è

	)

8088 
	#GPIO_MODER_MODE7_1
 (0x2U << 
GPIO_MODER_MODE7_Pos
è

	)

8089 
	#GPIO_MODER_MODE8_Pos
 (16U)

	)

8090 
	#GPIO_MODER_MODE8_Msk
 (0x3U << 
GPIO_MODER_MODE8_Pos
è

	)

8091 
	#GPIO_MODER_MODE8
 
GPIO_MODER_MODE8_Msk


	)

8092 
	#GPIO_MODER_MODE8_0
 (0x1U << 
GPIO_MODER_MODE8_Pos
è

	)

8093 
	#GPIO_MODER_MODE8_1
 (0x2U << 
GPIO_MODER_MODE8_Pos
è

	)

8094 
	#GPIO_MODER_MODE9_Pos
 (18U)

	)

8095 
	#GPIO_MODER_MODE9_Msk
 (0x3U << 
GPIO_MODER_MODE9_Pos
è

	)

8096 
	#GPIO_MODER_MODE9
 
GPIO_MODER_MODE9_Msk


	)

8097 
	#GPIO_MODER_MODE9_0
 (0x1U << 
GPIO_MODER_MODE9_Pos
è

	)

8098 
	#GPIO_MODER_MODE9_1
 (0x2U << 
GPIO_MODER_MODE9_Pos
è

	)

8099 
	#GPIO_MODER_MODE10_Pos
 (20U)

	)

8100 
	#GPIO_MODER_MODE10_Msk
 (0x3U << 
GPIO_MODER_MODE10_Pos
è

	)

8101 
	#GPIO_MODER_MODE10
 
GPIO_MODER_MODE10_Msk


	)

8102 
	#GPIO_MODER_MODE10_0
 (0x1U << 
GPIO_MODER_MODE10_Pos
è

	)

8103 
	#GPIO_MODER_MODE10_1
 (0x2U << 
GPIO_MODER_MODE10_Pos
è

	)

8104 
	#GPIO_MODER_MODE11_Pos
 (22U)

	)

8105 
	#GPIO_MODER_MODE11_Msk
 (0x3U << 
GPIO_MODER_MODE11_Pos
è

	)

8106 
	#GPIO_MODER_MODE11
 
GPIO_MODER_MODE11_Msk


	)

8107 
	#GPIO_MODER_MODE11_0
 (0x1U << 
GPIO_MODER_MODE11_Pos
è

	)

8108 
	#GPIO_MODER_MODE11_1
 (0x2U << 
GPIO_MODER_MODE11_Pos
è

	)

8109 
	#GPIO_MODER_MODE12_Pos
 (24U)

	)

8110 
	#GPIO_MODER_MODE12_Msk
 (0x3U << 
GPIO_MODER_MODE12_Pos
è

	)

8111 
	#GPIO_MODER_MODE12
 
GPIO_MODER_MODE12_Msk


	)

8112 
	#GPIO_MODER_MODE12_0
 (0x1U << 
GPIO_MODER_MODE12_Pos
è

	)

8113 
	#GPIO_MODER_MODE12_1
 (0x2U << 
GPIO_MODER_MODE12_Pos
è

	)

8114 
	#GPIO_MODER_MODE13_Pos
 (26U)

	)

8115 
	#GPIO_MODER_MODE13_Msk
 (0x3U << 
GPIO_MODER_MODE13_Pos
è

	)

8116 
	#GPIO_MODER_MODE13
 
GPIO_MODER_MODE13_Msk


	)

8117 
	#GPIO_MODER_MODE13_0
 (0x1U << 
GPIO_MODER_MODE13_Pos
è

	)

8118 
	#GPIO_MODER_MODE13_1
 (0x2U << 
GPIO_MODER_MODE13_Pos
è

	)

8119 
	#GPIO_MODER_MODE14_Pos
 (28U)

	)

8120 
	#GPIO_MODER_MODE14_Msk
 (0x3U << 
GPIO_MODER_MODE14_Pos
è

	)

8121 
	#GPIO_MODER_MODE14
 
GPIO_MODER_MODE14_Msk


	)

8122 
	#GPIO_MODER_MODE14_0
 (0x1U << 
GPIO_MODER_MODE14_Pos
è

	)

8123 
	#GPIO_MODER_MODE14_1
 (0x2U << 
GPIO_MODER_MODE14_Pos
è

	)

8124 
	#GPIO_MODER_MODE15_Pos
 (30U)

	)

8125 
	#GPIO_MODER_MODE15_Msk
 (0x3U << 
GPIO_MODER_MODE15_Pos
è

	)

8126 
	#GPIO_MODER_MODE15
 
GPIO_MODER_MODE15_Msk


	)

8127 
	#GPIO_MODER_MODE15_0
 (0x1U << 
GPIO_MODER_MODE15_Pos
è

	)

8128 
	#GPIO_MODER_MODE15_1
 (0x2U << 
GPIO_MODER_MODE15_Pos
è

	)

8131 
	#GPIO_MODER_MODER0_Pos
 (0U)

	)

8132 
	#GPIO_MODER_MODER0_Msk
 (0x3U << 
GPIO_MODER_MODER0_Pos
è

	)

8133 
	#GPIO_MODER_MODER0
 
GPIO_MODER_MODER0_Msk


	)

8134 
	#GPIO_MODER_MODER0_0
 (0x1U << 
GPIO_MODER_MODER0_Pos
è

	)

8135 
	#GPIO_MODER_MODER0_1
 (0x2U << 
GPIO_MODER_MODER0_Pos
è

	)

8136 
	#GPIO_MODER_MODER1_Pos
 (2U)

	)

8137 
	#GPIO_MODER_MODER1_Msk
 (0x3U << 
GPIO_MODER_MODER1_Pos
è

	)

8138 
	#GPIO_MODER_MODER1
 
GPIO_MODER_MODER1_Msk


	)

8139 
	#GPIO_MODER_MODER1_0
 (0x1U << 
GPIO_MODER_MODER1_Pos
è

	)

8140 
	#GPIO_MODER_MODER1_1
 (0x2U << 
GPIO_MODER_MODER1_Pos
è

	)

8141 
	#GPIO_MODER_MODER2_Pos
 (4U)

	)

8142 
	#GPIO_MODER_MODER2_Msk
 (0x3U << 
GPIO_MODER_MODER2_Pos
è

	)

8143 
	#GPIO_MODER_MODER2
 
GPIO_MODER_MODER2_Msk


	)

8144 
	#GPIO_MODER_MODER2_0
 (0x1U << 
GPIO_MODER_MODER2_Pos
è

	)

8145 
	#GPIO_MODER_MODER2_1
 (0x2U << 
GPIO_MODER_MODER2_Pos
è

	)

8146 
	#GPIO_MODER_MODER3_Pos
 (6U)

	)

8147 
	#GPIO_MODER_MODER3_Msk
 (0x3U << 
GPIO_MODER_MODER3_Pos
è

	)

8148 
	#GPIO_MODER_MODER3
 
GPIO_MODER_MODER3_Msk


	)

8149 
	#GPIO_MODER_MODER3_0
 (0x1U << 
GPIO_MODER_MODER3_Pos
è

	)

8150 
	#GPIO_MODER_MODER3_1
 (0x2U << 
GPIO_MODER_MODER3_Pos
è

	)

8151 
	#GPIO_MODER_MODER4_Pos
 (8U)

	)

8152 
	#GPIO_MODER_MODER4_Msk
 (0x3U << 
GPIO_MODER_MODER4_Pos
è

	)

8153 
	#GPIO_MODER_MODER4
 
GPIO_MODER_MODER4_Msk


	)

8154 
	#GPIO_MODER_MODER4_0
 (0x1U << 
GPIO_MODER_MODER4_Pos
è

	)

8155 
	#GPIO_MODER_MODER4_1
 (0x2U << 
GPIO_MODER_MODER4_Pos
è

	)

8156 
	#GPIO_MODER_MODER5_Pos
 (10U)

	)

8157 
	#GPIO_MODER_MODER5_Msk
 (0x3U << 
GPIO_MODER_MODER5_Pos
è

	)

8158 
	#GPIO_MODER_MODER5
 
GPIO_MODER_MODER5_Msk


	)

8159 
	#GPIO_MODER_MODER5_0
 (0x1U << 
GPIO_MODER_MODER5_Pos
è

	)

8160 
	#GPIO_MODER_MODER5_1
 (0x2U << 
GPIO_MODER_MODER5_Pos
è

	)

8161 
	#GPIO_MODER_MODER6_Pos
 (12U)

	)

8162 
	#GPIO_MODER_MODER6_Msk
 (0x3U << 
GPIO_MODER_MODER6_Pos
è

	)

8163 
	#GPIO_MODER_MODER6
 
GPIO_MODER_MODER6_Msk


	)

8164 
	#GPIO_MODER_MODER6_0
 (0x1U << 
GPIO_MODER_MODER6_Pos
è

	)

8165 
	#GPIO_MODER_MODER6_1
 (0x2U << 
GPIO_MODER_MODER6_Pos
è

	)

8166 
	#GPIO_MODER_MODER7_Pos
 (14U)

	)

8167 
	#GPIO_MODER_MODER7_Msk
 (0x3U << 
GPIO_MODER_MODER7_Pos
è

	)

8168 
	#GPIO_MODER_MODER7
 
GPIO_MODER_MODER7_Msk


	)

8169 
	#GPIO_MODER_MODER7_0
 (0x1U << 
GPIO_MODER_MODER7_Pos
è

	)

8170 
	#GPIO_MODER_MODER7_1
 (0x2U << 
GPIO_MODER_MODER7_Pos
è

	)

8171 
	#GPIO_MODER_MODER8_Pos
 (16U)

	)

8172 
	#GPIO_MODER_MODER8_Msk
 (0x3U << 
GPIO_MODER_MODER8_Pos
è

	)

8173 
	#GPIO_MODER_MODER8
 
GPIO_MODER_MODER8_Msk


	)

8174 
	#GPIO_MODER_MODER8_0
 (0x1U << 
GPIO_MODER_MODER8_Pos
è

	)

8175 
	#GPIO_MODER_MODER8_1
 (0x2U << 
GPIO_MODER_MODER8_Pos
è

	)

8176 
	#GPIO_MODER_MODER9_Pos
 (18U)

	)

8177 
	#GPIO_MODER_MODER9_Msk
 (0x3U << 
GPIO_MODER_MODER9_Pos
è

	)

8178 
	#GPIO_MODER_MODER9
 
GPIO_MODER_MODER9_Msk


	)

8179 
	#GPIO_MODER_MODER9_0
 (0x1U << 
GPIO_MODER_MODER9_Pos
è

	)

8180 
	#GPIO_MODER_MODER9_1
 (0x2U << 
GPIO_MODER_MODER9_Pos
è

	)

8181 
	#GPIO_MODER_MODER10_Pos
 (20U)

	)

8182 
	#GPIO_MODER_MODER10_Msk
 (0x3U << 
GPIO_MODER_MODER10_Pos
è

	)

8183 
	#GPIO_MODER_MODER10
 
GPIO_MODER_MODER10_Msk


	)

8184 
	#GPIO_MODER_MODER10_0
 (0x1U << 
GPIO_MODER_MODER10_Pos
è

	)

8185 
	#GPIO_MODER_MODER10_1
 (0x2U << 
GPIO_MODER_MODER10_Pos
è

	)

8186 
	#GPIO_MODER_MODER11_Pos
 (22U)

	)

8187 
	#GPIO_MODER_MODER11_Msk
 (0x3U << 
GPIO_MODER_MODER11_Pos
è

	)

8188 
	#GPIO_MODER_MODER11
 
GPIO_MODER_MODER11_Msk


	)

8189 
	#GPIO_MODER_MODER11_0
 (0x1U << 
GPIO_MODER_MODER11_Pos
è

	)

8190 
	#GPIO_MODER_MODER11_1
 (0x2U << 
GPIO_MODER_MODER11_Pos
è

	)

8191 
	#GPIO_MODER_MODER12_Pos
 (24U)

	)

8192 
	#GPIO_MODER_MODER12_Msk
 (0x3U << 
GPIO_MODER_MODER12_Pos
è

	)

8193 
	#GPIO_MODER_MODER12
 
GPIO_MODER_MODER12_Msk


	)

8194 
	#GPIO_MODER_MODER12_0
 (0x1U << 
GPIO_MODER_MODER12_Pos
è

	)

8195 
	#GPIO_MODER_MODER12_1
 (0x2U << 
GPIO_MODER_MODER12_Pos
è

	)

8196 
	#GPIO_MODER_MODER13_Pos
 (26U)

	)

8197 
	#GPIO_MODER_MODER13_Msk
 (0x3U << 
GPIO_MODER_MODER13_Pos
è

	)

8198 
	#GPIO_MODER_MODER13
 
GPIO_MODER_MODER13_Msk


	)

8199 
	#GPIO_MODER_MODER13_0
 (0x1U << 
GPIO_MODER_MODER13_Pos
è

	)

8200 
	#GPIO_MODER_MODER13_1
 (0x2U << 
GPIO_MODER_MODER13_Pos
è

	)

8201 
	#GPIO_MODER_MODER14_Pos
 (28U)

	)

8202 
	#GPIO_MODER_MODER14_Msk
 (0x3U << 
GPIO_MODER_MODER14_Pos
è

	)

8203 
	#GPIO_MODER_MODER14
 
GPIO_MODER_MODER14_Msk


	)

8204 
	#GPIO_MODER_MODER14_0
 (0x1U << 
GPIO_MODER_MODER14_Pos
è

	)

8205 
	#GPIO_MODER_MODER14_1
 (0x2U << 
GPIO_MODER_MODER14_Pos
è

	)

8206 
	#GPIO_MODER_MODER15_Pos
 (30U)

	)

8207 
	#GPIO_MODER_MODER15_Msk
 (0x3U << 
GPIO_MODER_MODER15_Pos
è

	)

8208 
	#GPIO_MODER_MODER15
 
GPIO_MODER_MODER15_Msk


	)

8209 
	#GPIO_MODER_MODER15_0
 (0x1U << 
GPIO_MODER_MODER15_Pos
è

	)

8210 
	#GPIO_MODER_MODER15_1
 (0x2U << 
GPIO_MODER_MODER15_Pos
è

	)

8213 
	#GPIO_OTYPER_OT0_Pos
 (0U)

	)

8214 
	#GPIO_OTYPER_OT0_Msk
 (0x1U << 
GPIO_OTYPER_OT0_Pos
è

	)

8215 
	#GPIO_OTYPER_OT0
 
GPIO_OTYPER_OT0_Msk


	)

8216 
	#GPIO_OTYPER_OT1_Pos
 (1U)

	)

8217 
	#GPIO_OTYPER_OT1_Msk
 (0x1U << 
GPIO_OTYPER_OT1_Pos
è

	)

8218 
	#GPIO_OTYPER_OT1
 
GPIO_OTYPER_OT1_Msk


	)

8219 
	#GPIO_OTYPER_OT2_Pos
 (2U)

	)

8220 
	#GPIO_OTYPER_OT2_Msk
 (0x1U << 
GPIO_OTYPER_OT2_Pos
è

	)

8221 
	#GPIO_OTYPER_OT2
 
GPIO_OTYPER_OT2_Msk


	)

8222 
	#GPIO_OTYPER_OT3_Pos
 (3U)

	)

8223 
	#GPIO_OTYPER_OT3_Msk
 (0x1U << 
GPIO_OTYPER_OT3_Pos
è

	)

8224 
	#GPIO_OTYPER_OT3
 
GPIO_OTYPER_OT3_Msk


	)

8225 
	#GPIO_OTYPER_OT4_Pos
 (4U)

	)

8226 
	#GPIO_OTYPER_OT4_Msk
 (0x1U << 
GPIO_OTYPER_OT4_Pos
è

	)

8227 
	#GPIO_OTYPER_OT4
 
GPIO_OTYPER_OT4_Msk


	)

8228 
	#GPIO_OTYPER_OT5_Pos
 (5U)

	)

8229 
	#GPIO_OTYPER_OT5_Msk
 (0x1U << 
GPIO_OTYPER_OT5_Pos
è

	)

8230 
	#GPIO_OTYPER_OT5
 
GPIO_OTYPER_OT5_Msk


	)

8231 
	#GPIO_OTYPER_OT6_Pos
 (6U)

	)

8232 
	#GPIO_OTYPER_OT6_Msk
 (0x1U << 
GPIO_OTYPER_OT6_Pos
è

	)

8233 
	#GPIO_OTYPER_OT6
 
GPIO_OTYPER_OT6_Msk


	)

8234 
	#GPIO_OTYPER_OT7_Pos
 (7U)

	)

8235 
	#GPIO_OTYPER_OT7_Msk
 (0x1U << 
GPIO_OTYPER_OT7_Pos
è

	)

8236 
	#GPIO_OTYPER_OT7
 
GPIO_OTYPER_OT7_Msk


	)

8237 
	#GPIO_OTYPER_OT8_Pos
 (8U)

	)

8238 
	#GPIO_OTYPER_OT8_Msk
 (0x1U << 
GPIO_OTYPER_OT8_Pos
è

	)

8239 
	#GPIO_OTYPER_OT8
 
GPIO_OTYPER_OT8_Msk


	)

8240 
	#GPIO_OTYPER_OT9_Pos
 (9U)

	)

8241 
	#GPIO_OTYPER_OT9_Msk
 (0x1U << 
GPIO_OTYPER_OT9_Pos
è

	)

8242 
	#GPIO_OTYPER_OT9
 
GPIO_OTYPER_OT9_Msk


	)

8243 
	#GPIO_OTYPER_OT10_Pos
 (10U)

	)

8244 
	#GPIO_OTYPER_OT10_Msk
 (0x1U << 
GPIO_OTYPER_OT10_Pos
è

	)

8245 
	#GPIO_OTYPER_OT10
 
GPIO_OTYPER_OT10_Msk


	)

8246 
	#GPIO_OTYPER_OT11_Pos
 (11U)

	)

8247 
	#GPIO_OTYPER_OT11_Msk
 (0x1U << 
GPIO_OTYPER_OT11_Pos
è

	)

8248 
	#GPIO_OTYPER_OT11
 
GPIO_OTYPER_OT11_Msk


	)

8249 
	#GPIO_OTYPER_OT12_Pos
 (12U)

	)

8250 
	#GPIO_OTYPER_OT12_Msk
 (0x1U << 
GPIO_OTYPER_OT12_Pos
è

	)

8251 
	#GPIO_OTYPER_OT12
 
GPIO_OTYPER_OT12_Msk


	)

8252 
	#GPIO_OTYPER_OT13_Pos
 (13U)

	)

8253 
	#GPIO_OTYPER_OT13_Msk
 (0x1U << 
GPIO_OTYPER_OT13_Pos
è

	)

8254 
	#GPIO_OTYPER_OT13
 
GPIO_OTYPER_OT13_Msk


	)

8255 
	#GPIO_OTYPER_OT14_Pos
 (14U)

	)

8256 
	#GPIO_OTYPER_OT14_Msk
 (0x1U << 
GPIO_OTYPER_OT14_Pos
è

	)

8257 
	#GPIO_OTYPER_OT14
 
GPIO_OTYPER_OT14_Msk


	)

8258 
	#GPIO_OTYPER_OT15_Pos
 (15U)

	)

8259 
	#GPIO_OTYPER_OT15_Msk
 (0x1U << 
GPIO_OTYPER_OT15_Pos
è

	)

8260 
	#GPIO_OTYPER_OT15
 
GPIO_OTYPER_OT15_Msk


	)

8263 
	#GPIO_OTYPER_OT_0
 
GPIO_OTYPER_OT0


	)

8264 
	#GPIO_OTYPER_OT_1
 
GPIO_OTYPER_OT1


	)

8265 
	#GPIO_OTYPER_OT_2
 
GPIO_OTYPER_OT2


	)

8266 
	#GPIO_OTYPER_OT_3
 
GPIO_OTYPER_OT3


	)

8267 
	#GPIO_OTYPER_OT_4
 
GPIO_OTYPER_OT4


	)

8268 
	#GPIO_OTYPER_OT_5
 
GPIO_OTYPER_OT5


	)

8269 
	#GPIO_OTYPER_OT_6
 
GPIO_OTYPER_OT6


	)

8270 
	#GPIO_OTYPER_OT_7
 
GPIO_OTYPER_OT7


	)

8271 
	#GPIO_OTYPER_OT_8
 
GPIO_OTYPER_OT8


	)

8272 
	#GPIO_OTYPER_OT_9
 
GPIO_OTYPER_OT9


	)

8273 
	#GPIO_OTYPER_OT_10
 
GPIO_OTYPER_OT10


	)

8274 
	#GPIO_OTYPER_OT_11
 
GPIO_OTYPER_OT11


	)

8275 
	#GPIO_OTYPER_OT_12
 
GPIO_OTYPER_OT12


	)

8276 
	#GPIO_OTYPER_OT_13
 
GPIO_OTYPER_OT13


	)

8277 
	#GPIO_OTYPER_OT_14
 
GPIO_OTYPER_OT14


	)

8278 
	#GPIO_OTYPER_OT_15
 
GPIO_OTYPER_OT15


	)

8281 
	#GPIO_OSPEEDR_OSPEED0_Pos
 (0U)

	)

8282 
	#GPIO_OSPEEDR_OSPEED0_Msk
 (0x3U << 
GPIO_OSPEEDR_OSPEED0_Pos
è

	)

8283 
	#GPIO_OSPEEDR_OSPEED0
 
GPIO_OSPEEDR_OSPEED0_Msk


	)

8284 
	#GPIO_OSPEEDR_OSPEED0_0
 (0x1U << 
GPIO_OSPEEDR_OSPEED0_Pos
è

	)

8285 
	#GPIO_OSPEEDR_OSPEED0_1
 (0x2U << 
GPIO_OSPEEDR_OSPEED0_Pos
è

	)

8286 
	#GPIO_OSPEEDR_OSPEED1_Pos
 (2U)

	)

8287 
	#GPIO_OSPEEDR_OSPEED1_Msk
 (0x3U << 
GPIO_OSPEEDR_OSPEED1_Pos
è

	)

8288 
	#GPIO_OSPEEDR_OSPEED1
 
GPIO_OSPEEDR_OSPEED1_Msk


	)

8289 
	#GPIO_OSPEEDR_OSPEED1_0
 (0x1U << 
GPIO_OSPEEDR_OSPEED1_Pos
è

	)

8290 
	#GPIO_OSPEEDR_OSPEED1_1
 (0x2U << 
GPIO_OSPEEDR_OSPEED1_Pos
è

	)

8291 
	#GPIO_OSPEEDR_OSPEED2_Pos
 (4U)

	)

8292 
	#GPIO_OSPEEDR_OSPEED2_Msk
 (0x3U << 
GPIO_OSPEEDR_OSPEED2_Pos
è

	)

8293 
	#GPIO_OSPEEDR_OSPEED2
 
GPIO_OSPEEDR_OSPEED2_Msk


	)

8294 
	#GPIO_OSPEEDR_OSPEED2_0
 (0x1U << 
GPIO_OSPEEDR_OSPEED2_Pos
è

	)

8295 
	#GPIO_OSPEEDR_OSPEED2_1
 (0x2U << 
GPIO_OSPEEDR_OSPEED2_Pos
è

	)

8296 
	#GPIO_OSPEEDR_OSPEED3_Pos
 (6U)

	)

8297 
	#GPIO_OSPEEDR_OSPEED3_Msk
 (0x3U << 
GPIO_OSPEEDR_OSPEED3_Pos
è

	)

8298 
	#GPIO_OSPEEDR_OSPEED3
 
GPIO_OSPEEDR_OSPEED3_Msk


	)

8299 
	#GPIO_OSPEEDR_OSPEED3_0
 (0x1U << 
GPIO_OSPEEDR_OSPEED3_Pos
è

	)

8300 
	#GPIO_OSPEEDR_OSPEED3_1
 (0x2U << 
GPIO_OSPEEDR_OSPEED3_Pos
è

	)

8301 
	#GPIO_OSPEEDR_OSPEED4_Pos
 (8U)

	)

8302 
	#GPIO_OSPEEDR_OSPEED4_Msk
 (0x3U << 
GPIO_OSPEEDR_OSPEED4_Pos
è

	)

8303 
	#GPIO_OSPEEDR_OSPEED4
 
GPIO_OSPEEDR_OSPEED4_Msk


	)

8304 
	#GPIO_OSPEEDR_OSPEED4_0
 (0x1U << 
GPIO_OSPEEDR_OSPEED4_Pos
è

	)

8305 
	#GPIO_OSPEEDR_OSPEED4_1
 (0x2U << 
GPIO_OSPEEDR_OSPEED4_Pos
è

	)

8306 
	#GPIO_OSPEEDR_OSPEED5_Pos
 (10U)

	)

8307 
	#GPIO_OSPEEDR_OSPEED5_Msk
 (0x3U << 
GPIO_OSPEEDR_OSPEED5_Pos
è

	)

8308 
	#GPIO_OSPEEDR_OSPEED5
 
GPIO_OSPEEDR_OSPEED5_Msk


	)

8309 
	#GPIO_OSPEEDR_OSPEED5_0
 (0x1U << 
GPIO_OSPEEDR_OSPEED5_Pos
è

	)

8310 
	#GPIO_OSPEEDR_OSPEED5_1
 (0x2U << 
GPIO_OSPEEDR_OSPEED5_Pos
è

	)

8311 
	#GPIO_OSPEEDR_OSPEED6_Pos
 (12U)

	)

8312 
	#GPIO_OSPEEDR_OSPEED6_Msk
 (0x3U << 
GPIO_OSPEEDR_OSPEED6_Pos
è

	)

8313 
	#GPIO_OSPEEDR_OSPEED6
 
GPIO_OSPEEDR_OSPEED6_Msk


	)

8314 
	#GPIO_OSPEEDR_OSPEED6_0
 (0x1U << 
GPIO_OSPEEDR_OSPEED6_Pos
è

	)

8315 
	#GPIO_OSPEEDR_OSPEED6_1
 (0x2U << 
GPIO_OSPEEDR_OSPEED6_Pos
è

	)

8316 
	#GPIO_OSPEEDR_OSPEED7_Pos
 (14U)

	)

8317 
	#GPIO_OSPEEDR_OSPEED7_Msk
 (0x3U << 
GPIO_OSPEEDR_OSPEED7_Pos
è

	)

8318 
	#GPIO_OSPEEDR_OSPEED7
 
GPIO_OSPEEDR_OSPEED7_Msk


	)

8319 
	#GPIO_OSPEEDR_OSPEED7_0
 (0x1U << 
GPIO_OSPEEDR_OSPEED7_Pos
è

	)

8320 
	#GPIO_OSPEEDR_OSPEED7_1
 (0x2U << 
GPIO_OSPEEDR_OSPEED7_Pos
è

	)

8321 
	#GPIO_OSPEEDR_OSPEED8_Pos
 (16U)

	)

8322 
	#GPIO_OSPEEDR_OSPEED8_Msk
 (0x3U << 
GPIO_OSPEEDR_OSPEED8_Pos
è

	)

8323 
	#GPIO_OSPEEDR_OSPEED8
 
GPIO_OSPEEDR_OSPEED8_Msk


	)

8324 
	#GPIO_OSPEEDR_OSPEED8_0
 (0x1U << 
GPIO_OSPEEDR_OSPEED8_Pos
è

	)

8325 
	#GPIO_OSPEEDR_OSPEED8_1
 (0x2U << 
GPIO_OSPEEDR_OSPEED8_Pos
è

	)

8326 
	#GPIO_OSPEEDR_OSPEED9_Pos
 (18U)

	)

8327 
	#GPIO_OSPEEDR_OSPEED9_Msk
 (0x3U << 
GPIO_OSPEEDR_OSPEED9_Pos
è

	)

8328 
	#GPIO_OSPEEDR_OSPEED9
 
GPIO_OSPEEDR_OSPEED9_Msk


	)

8329 
	#GPIO_OSPEEDR_OSPEED9_0
 (0x1U << 
GPIO_OSPEEDR_OSPEED9_Pos
è

	)

8330 
	#GPIO_OSPEEDR_OSPEED9_1
 (0x2U << 
GPIO_OSPEEDR_OSPEED9_Pos
è

	)

8331 
	#GPIO_OSPEEDR_OSPEED10_Pos
 (20U)

	)

8332 
	#GPIO_OSPEEDR_OSPEED10_Msk
 (0x3U << 
GPIO_OSPEEDR_OSPEED10_Pos
è

	)

8333 
	#GPIO_OSPEEDR_OSPEED10
 
GPIO_OSPEEDR_OSPEED10_Msk


	)

8334 
	#GPIO_OSPEEDR_OSPEED10_0
 (0x1U << 
GPIO_OSPEEDR_OSPEED10_Pos
è

	)

8335 
	#GPIO_OSPEEDR_OSPEED10_1
 (0x2U << 
GPIO_OSPEEDR_OSPEED10_Pos
è

	)

8336 
	#GPIO_OSPEEDR_OSPEED11_Pos
 (22U)

	)

8337 
	#GPIO_OSPEEDR_OSPEED11_Msk
 (0x3U << 
GPIO_OSPEEDR_OSPEED11_Pos
è

	)

8338 
	#GPIO_OSPEEDR_OSPEED11
 
GPIO_OSPEEDR_OSPEED11_Msk


	)

8339 
	#GPIO_OSPEEDR_OSPEED11_0
 (0x1U << 
GPIO_OSPEEDR_OSPEED11_Pos
è

	)

8340 
	#GPIO_OSPEEDR_OSPEED11_1
 (0x2U << 
GPIO_OSPEEDR_OSPEED11_Pos
è

	)

8341 
	#GPIO_OSPEEDR_OSPEED12_Pos
 (24U)

	)

8342 
	#GPIO_OSPEEDR_OSPEED12_Msk
 (0x3U << 
GPIO_OSPEEDR_OSPEED12_Pos
è

	)

8343 
	#GPIO_OSPEEDR_OSPEED12
 
GPIO_OSPEEDR_OSPEED12_Msk


	)

8344 
	#GPIO_OSPEEDR_OSPEED12_0
 (0x1U << 
GPIO_OSPEEDR_OSPEED12_Pos
è

	)

8345 
	#GPIO_OSPEEDR_OSPEED12_1
 (0x2U << 
GPIO_OSPEEDR_OSPEED12_Pos
è

	)

8346 
	#GPIO_OSPEEDR_OSPEED13_Pos
 (26U)

	)

8347 
	#GPIO_OSPEEDR_OSPEED13_Msk
 (0x3U << 
GPIO_OSPEEDR_OSPEED13_Pos
è

	)

8348 
	#GPIO_OSPEEDR_OSPEED13
 
GPIO_OSPEEDR_OSPEED13_Msk


	)

8349 
	#GPIO_OSPEEDR_OSPEED13_0
 (0x1U << 
GPIO_OSPEEDR_OSPEED13_Pos
è

	)

8350 
	#GPIO_OSPEEDR_OSPEED13_1
 (0x2U << 
GPIO_OSPEEDR_OSPEED13_Pos
è

	)

8351 
	#GPIO_OSPEEDR_OSPEED14_Pos
 (28U)

	)

8352 
	#GPIO_OSPEEDR_OSPEED14_Msk
 (0x3U << 
GPIO_OSPEEDR_OSPEED14_Pos
è

	)

8353 
	#GPIO_OSPEEDR_OSPEED14
 
GPIO_OSPEEDR_OSPEED14_Msk


	)

8354 
	#GPIO_OSPEEDR_OSPEED14_0
 (0x1U << 
GPIO_OSPEEDR_OSPEED14_Pos
è

	)

8355 
	#GPIO_OSPEEDR_OSPEED14_1
 (0x2U << 
GPIO_OSPEEDR_OSPEED14_Pos
è

	)

8356 
	#GPIO_OSPEEDR_OSPEED15_Pos
 (30U)

	)

8357 
	#GPIO_OSPEEDR_OSPEED15_Msk
 (0x3U << 
GPIO_OSPEEDR_OSPEED15_Pos
è

	)

8358 
	#GPIO_OSPEEDR_OSPEED15
 
GPIO_OSPEEDR_OSPEED15_Msk


	)

8359 
	#GPIO_OSPEEDR_OSPEED15_0
 (0x1U << 
GPIO_OSPEEDR_OSPEED15_Pos
è

	)

8360 
	#GPIO_OSPEEDR_OSPEED15_1
 (0x2U << 
GPIO_OSPEEDR_OSPEED15_Pos
è

	)

8363 
	#GPIO_OSPEEDER_OSPEEDR0
 
GPIO_OSPEEDR_OSPEED0


	)

8364 
	#GPIO_OSPEEDER_OSPEEDR0_0
 
GPIO_OSPEEDR_OSPEED0_0


	)

8365 
	#GPIO_OSPEEDER_OSPEEDR0_1
 
GPIO_OSPEEDR_OSPEED0_1


	)

8366 
	#GPIO_OSPEEDER_OSPEEDR1
 
GPIO_OSPEEDR_OSPEED1


	)

8367 
	#GPIO_OSPEEDER_OSPEEDR1_0
 
GPIO_OSPEEDR_OSPEED1_0


	)

8368 
	#GPIO_OSPEEDER_OSPEEDR1_1
 
GPIO_OSPEEDR_OSPEED1_1


	)

8369 
	#GPIO_OSPEEDER_OSPEEDR2
 
GPIO_OSPEEDR_OSPEED2


	)

8370 
	#GPIO_OSPEEDER_OSPEEDR2_0
 
GPIO_OSPEEDR_OSPEED2_0


	)

8371 
	#GPIO_OSPEEDER_OSPEEDR2_1
 
GPIO_OSPEEDR_OSPEED2_1


	)

8372 
	#GPIO_OSPEEDER_OSPEEDR3
 
GPIO_OSPEEDR_OSPEED3


	)

8373 
	#GPIO_OSPEEDER_OSPEEDR3_0
 
GPIO_OSPEEDR_OSPEED3_0


	)

8374 
	#GPIO_OSPEEDER_OSPEEDR3_1
 
GPIO_OSPEEDR_OSPEED3_1


	)

8375 
	#GPIO_OSPEEDER_OSPEEDR4
 
GPIO_OSPEEDR_OSPEED4


	)

8376 
	#GPIO_OSPEEDER_OSPEEDR4_0
 
GPIO_OSPEEDR_OSPEED4_0


	)

8377 
	#GPIO_OSPEEDER_OSPEEDR4_1
 
GPIO_OSPEEDR_OSPEED4_1


	)

8378 
	#GPIO_OSPEEDER_OSPEEDR5
 
GPIO_OSPEEDR_OSPEED5


	)

8379 
	#GPIO_OSPEEDER_OSPEEDR5_0
 
GPIO_OSPEEDR_OSPEED5_0


	)

8380 
	#GPIO_OSPEEDER_OSPEEDR5_1
 
GPIO_OSPEEDR_OSPEED5_1


	)

8381 
	#GPIO_OSPEEDER_OSPEEDR6
 
GPIO_OSPEEDR_OSPEED6


	)

8382 
	#GPIO_OSPEEDER_OSPEEDR6_0
 
GPIO_OSPEEDR_OSPEED6_0


	)

8383 
	#GPIO_OSPEEDER_OSPEEDR6_1
 
GPIO_OSPEEDR_OSPEED6_1


	)

8384 
	#GPIO_OSPEEDER_OSPEEDR7
 
GPIO_OSPEEDR_OSPEED7


	)

8385 
	#GPIO_OSPEEDER_OSPEEDR7_0
 
GPIO_OSPEEDR_OSPEED7_0


	)

8386 
	#GPIO_OSPEEDER_OSPEEDR7_1
 
GPIO_OSPEEDR_OSPEED7_1


	)

8387 
	#GPIO_OSPEEDER_OSPEEDR8
 
GPIO_OSPEEDR_OSPEED8


	)

8388 
	#GPIO_OSPEEDER_OSPEEDR8_0
 
GPIO_OSPEEDR_OSPEED8_0


	)

8389 
	#GPIO_OSPEEDER_OSPEEDR8_1
 
GPIO_OSPEEDR_OSPEED8_1


	)

8390 
	#GPIO_OSPEEDER_OSPEEDR9
 
GPIO_OSPEEDR_OSPEED9


	)

8391 
	#GPIO_OSPEEDER_OSPEEDR9_0
 
GPIO_OSPEEDR_OSPEED9_0


	)

8392 
	#GPIO_OSPEEDER_OSPEEDR9_1
 
GPIO_OSPEEDR_OSPEED9_1


	)

8393 
	#GPIO_OSPEEDER_OSPEEDR10
 
GPIO_OSPEEDR_OSPEED10


	)

8394 
	#GPIO_OSPEEDER_OSPEEDR10_0
 
GPIO_OSPEEDR_OSPEED10_0


	)

8395 
	#GPIO_OSPEEDER_OSPEEDR10_1
 
GPIO_OSPEEDR_OSPEED10_1


	)

8396 
	#GPIO_OSPEEDER_OSPEEDR11
 
GPIO_OSPEEDR_OSPEED11


	)

8397 
	#GPIO_OSPEEDER_OSPEEDR11_0
 
GPIO_OSPEEDR_OSPEED11_0


	)

8398 
	#GPIO_OSPEEDER_OSPEEDR11_1
 
GPIO_OSPEEDR_OSPEED11_1


	)

8399 
	#GPIO_OSPEEDER_OSPEEDR12
 
GPIO_OSPEEDR_OSPEED12


	)

8400 
	#GPIO_OSPEEDER_OSPEEDR12_0
 
GPIO_OSPEEDR_OSPEED12_0


	)

8401 
	#GPIO_OSPEEDER_OSPEEDR12_1
 
GPIO_OSPEEDR_OSPEED12_1


	)

8402 
	#GPIO_OSPEEDER_OSPEEDR13
 
GPIO_OSPEEDR_OSPEED13


	)

8403 
	#GPIO_OSPEEDER_OSPEEDR13_0
 
GPIO_OSPEEDR_OSPEED13_0


	)

8404 
	#GPIO_OSPEEDER_OSPEEDR13_1
 
GPIO_OSPEEDR_OSPEED13_1


	)

8405 
	#GPIO_OSPEEDER_OSPEEDR14
 
GPIO_OSPEEDR_OSPEED14


	)

8406 
	#GPIO_OSPEEDER_OSPEEDR14_0
 
GPIO_OSPEEDR_OSPEED14_0


	)

8407 
	#GPIO_OSPEEDER_OSPEEDR14_1
 
GPIO_OSPEEDR_OSPEED14_1


	)

8408 
	#GPIO_OSPEEDER_OSPEEDR15
 
GPIO_OSPEEDR_OSPEED15


	)

8409 
	#GPIO_OSPEEDER_OSPEEDR15_0
 
GPIO_OSPEEDR_OSPEED15_0


	)

8410 
	#GPIO_OSPEEDER_OSPEEDR15_1
 
GPIO_OSPEEDR_OSPEED15_1


	)

8413 
	#GPIO_PUPDR_PUPD0_Pos
 (0U)

	)

8414 
	#GPIO_PUPDR_PUPD0_Msk
 (0x3U << 
GPIO_PUPDR_PUPD0_Pos
è

	)

8415 
	#GPIO_PUPDR_PUPD0
 
GPIO_PUPDR_PUPD0_Msk


	)

8416 
	#GPIO_PUPDR_PUPD0_0
 (0x1U << 
GPIO_PUPDR_PUPD0_Pos
è

	)

8417 
	#GPIO_PUPDR_PUPD0_1
 (0x2U << 
GPIO_PUPDR_PUPD0_Pos
è

	)

8418 
	#GPIO_PUPDR_PUPD1_Pos
 (2U)

	)

8419 
	#GPIO_PUPDR_PUPD1_Msk
 (0x3U << 
GPIO_PUPDR_PUPD1_Pos
è

	)

8420 
	#GPIO_PUPDR_PUPD1
 
GPIO_PUPDR_PUPD1_Msk


	)

8421 
	#GPIO_PUPDR_PUPD1_0
 (0x1U << 
GPIO_PUPDR_PUPD1_Pos
è

	)

8422 
	#GPIO_PUPDR_PUPD1_1
 (0x2U << 
GPIO_PUPDR_PUPD1_Pos
è

	)

8423 
	#GPIO_PUPDR_PUPD2_Pos
 (4U)

	)

8424 
	#GPIO_PUPDR_PUPD2_Msk
 (0x3U << 
GPIO_PUPDR_PUPD2_Pos
è

	)

8425 
	#GPIO_PUPDR_PUPD2
 
GPIO_PUPDR_PUPD2_Msk


	)

8426 
	#GPIO_PUPDR_PUPD2_0
 (0x1U << 
GPIO_PUPDR_PUPD2_Pos
è

	)

8427 
	#GPIO_PUPDR_PUPD2_1
 (0x2U << 
GPIO_PUPDR_PUPD2_Pos
è

	)

8428 
	#GPIO_PUPDR_PUPD3_Pos
 (6U)

	)

8429 
	#GPIO_PUPDR_PUPD3_Msk
 (0x3U << 
GPIO_PUPDR_PUPD3_Pos
è

	)

8430 
	#GPIO_PUPDR_PUPD3
 
GPIO_PUPDR_PUPD3_Msk


	)

8431 
	#GPIO_PUPDR_PUPD3_0
 (0x1U << 
GPIO_PUPDR_PUPD3_Pos
è

	)

8432 
	#GPIO_PUPDR_PUPD3_1
 (0x2U << 
GPIO_PUPDR_PUPD3_Pos
è

	)

8433 
	#GPIO_PUPDR_PUPD4_Pos
 (8U)

	)

8434 
	#GPIO_PUPDR_PUPD4_Msk
 (0x3U << 
GPIO_PUPDR_PUPD4_Pos
è

	)

8435 
	#GPIO_PUPDR_PUPD4
 
GPIO_PUPDR_PUPD4_Msk


	)

8436 
	#GPIO_PUPDR_PUPD4_0
 (0x1U << 
GPIO_PUPDR_PUPD4_Pos
è

	)

8437 
	#GPIO_PUPDR_PUPD4_1
 (0x2U << 
GPIO_PUPDR_PUPD4_Pos
è

	)

8438 
	#GPIO_PUPDR_PUPD5_Pos
 (10U)

	)

8439 
	#GPIO_PUPDR_PUPD5_Msk
 (0x3U << 
GPIO_PUPDR_PUPD5_Pos
è

	)

8440 
	#GPIO_PUPDR_PUPD5
 
GPIO_PUPDR_PUPD5_Msk


	)

8441 
	#GPIO_PUPDR_PUPD5_0
 (0x1U << 
GPIO_PUPDR_PUPD5_Pos
è

	)

8442 
	#GPIO_PUPDR_PUPD5_1
 (0x2U << 
GPIO_PUPDR_PUPD5_Pos
è

	)

8443 
	#GPIO_PUPDR_PUPD6_Pos
 (12U)

	)

8444 
	#GPIO_PUPDR_PUPD6_Msk
 (0x3U << 
GPIO_PUPDR_PUPD6_Pos
è

	)

8445 
	#GPIO_PUPDR_PUPD6
 
GPIO_PUPDR_PUPD6_Msk


	)

8446 
	#GPIO_PUPDR_PUPD6_0
 (0x1U << 
GPIO_PUPDR_PUPD6_Pos
è

	)

8447 
	#GPIO_PUPDR_PUPD6_1
 (0x2U << 
GPIO_PUPDR_PUPD6_Pos
è

	)

8448 
	#GPIO_PUPDR_PUPD7_Pos
 (14U)

	)

8449 
	#GPIO_PUPDR_PUPD7_Msk
 (0x3U << 
GPIO_PUPDR_PUPD7_Pos
è

	)

8450 
	#GPIO_PUPDR_PUPD7
 
GPIO_PUPDR_PUPD7_Msk


	)

8451 
	#GPIO_PUPDR_PUPD7_0
 (0x1U << 
GPIO_PUPDR_PUPD7_Pos
è

	)

8452 
	#GPIO_PUPDR_PUPD7_1
 (0x2U << 
GPIO_PUPDR_PUPD7_Pos
è

	)

8453 
	#GPIO_PUPDR_PUPD8_Pos
 (16U)

	)

8454 
	#GPIO_PUPDR_PUPD8_Msk
 (0x3U << 
GPIO_PUPDR_PUPD8_Pos
è

	)

8455 
	#GPIO_PUPDR_PUPD8
 
GPIO_PUPDR_PUPD8_Msk


	)

8456 
	#GPIO_PUPDR_PUPD8_0
 (0x1U << 
GPIO_PUPDR_PUPD8_Pos
è

	)

8457 
	#GPIO_PUPDR_PUPD8_1
 (0x2U << 
GPIO_PUPDR_PUPD8_Pos
è

	)

8458 
	#GPIO_PUPDR_PUPD9_Pos
 (18U)

	)

8459 
	#GPIO_PUPDR_PUPD9_Msk
 (0x3U << 
GPIO_PUPDR_PUPD9_Pos
è

	)

8460 
	#GPIO_PUPDR_PUPD9
 
GPIO_PUPDR_PUPD9_Msk


	)

8461 
	#GPIO_PUPDR_PUPD9_0
 (0x1U << 
GPIO_PUPDR_PUPD9_Pos
è

	)

8462 
	#GPIO_PUPDR_PUPD9_1
 (0x2U << 
GPIO_PUPDR_PUPD9_Pos
è

	)

8463 
	#GPIO_PUPDR_PUPD10_Pos
 (20U)

	)

8464 
	#GPIO_PUPDR_PUPD10_Msk
 (0x3U << 
GPIO_PUPDR_PUPD10_Pos
è

	)

8465 
	#GPIO_PUPDR_PUPD10
 
GPIO_PUPDR_PUPD10_Msk


	)

8466 
	#GPIO_PUPDR_PUPD10_0
 (0x1U << 
GPIO_PUPDR_PUPD10_Pos
è

	)

8467 
	#GPIO_PUPDR_PUPD10_1
 (0x2U << 
GPIO_PUPDR_PUPD10_Pos
è

	)

8468 
	#GPIO_PUPDR_PUPD11_Pos
 (22U)

	)

8469 
	#GPIO_PUPDR_PUPD11_Msk
 (0x3U << 
GPIO_PUPDR_PUPD11_Pos
è

	)

8470 
	#GPIO_PUPDR_PUPD11
 
GPIO_PUPDR_PUPD11_Msk


	)

8471 
	#GPIO_PUPDR_PUPD11_0
 (0x1U << 
GPIO_PUPDR_PUPD11_Pos
è

	)

8472 
	#GPIO_PUPDR_PUPD11_1
 (0x2U << 
GPIO_PUPDR_PUPD11_Pos
è

	)

8473 
	#GPIO_PUPDR_PUPD12_Pos
 (24U)

	)

8474 
	#GPIO_PUPDR_PUPD12_Msk
 (0x3U << 
GPIO_PUPDR_PUPD12_Pos
è

	)

8475 
	#GPIO_PUPDR_PUPD12
 
GPIO_PUPDR_PUPD12_Msk


	)

8476 
	#GPIO_PUPDR_PUPD12_0
 (0x1U << 
GPIO_PUPDR_PUPD12_Pos
è

	)

8477 
	#GPIO_PUPDR_PUPD12_1
 (0x2U << 
GPIO_PUPDR_PUPD12_Pos
è

	)

8478 
	#GPIO_PUPDR_PUPD13_Pos
 (26U)

	)

8479 
	#GPIO_PUPDR_PUPD13_Msk
 (0x3U << 
GPIO_PUPDR_PUPD13_Pos
è

	)

8480 
	#GPIO_PUPDR_PUPD13
 
GPIO_PUPDR_PUPD13_Msk


	)

8481 
	#GPIO_PUPDR_PUPD13_0
 (0x1U << 
GPIO_PUPDR_PUPD13_Pos
è

	)

8482 
	#GPIO_PUPDR_PUPD13_1
 (0x2U << 
GPIO_PUPDR_PUPD13_Pos
è

	)

8483 
	#GPIO_PUPDR_PUPD14_Pos
 (28U)

	)

8484 
	#GPIO_PUPDR_PUPD14_Msk
 (0x3U << 
GPIO_PUPDR_PUPD14_Pos
è

	)

8485 
	#GPIO_PUPDR_PUPD14
 
GPIO_PUPDR_PUPD14_Msk


	)

8486 
	#GPIO_PUPDR_PUPD14_0
 (0x1U << 
GPIO_PUPDR_PUPD14_Pos
è

	)

8487 
	#GPIO_PUPDR_PUPD14_1
 (0x2U << 
GPIO_PUPDR_PUPD14_Pos
è

	)

8488 
	#GPIO_PUPDR_PUPD15_Pos
 (30U)

	)

8489 
	#GPIO_PUPDR_PUPD15_Msk
 (0x3U << 
GPIO_PUPDR_PUPD15_Pos
è

	)

8490 
	#GPIO_PUPDR_PUPD15
 
GPIO_PUPDR_PUPD15_Msk


	)

8491 
	#GPIO_PUPDR_PUPD15_0
 (0x1U << 
GPIO_PUPDR_PUPD15_Pos
è

	)

8492 
	#GPIO_PUPDR_PUPD15_1
 (0x2U << 
GPIO_PUPDR_PUPD15_Pos
è

	)

8495 
	#GPIO_PUPDR_PUPDR0
 
GPIO_PUPDR_PUPD0


	)

8496 
	#GPIO_PUPDR_PUPDR0_0
 
GPIO_PUPDR_PUPD0_0


	)

8497 
	#GPIO_PUPDR_PUPDR0_1
 
GPIO_PUPDR_PUPD0_1


	)

8498 
	#GPIO_PUPDR_PUPDR1
 
GPIO_PUPDR_PUPD1


	)

8499 
	#GPIO_PUPDR_PUPDR1_0
 
GPIO_PUPDR_PUPD1_0


	)

8500 
	#GPIO_PUPDR_PUPDR1_1
 
GPIO_PUPDR_PUPD1_1


	)

8501 
	#GPIO_PUPDR_PUPDR2
 
GPIO_PUPDR_PUPD2


	)

8502 
	#GPIO_PUPDR_PUPDR2_0
 
GPIO_PUPDR_PUPD2_0


	)

8503 
	#GPIO_PUPDR_PUPDR2_1
 
GPIO_PUPDR_PUPD2_1


	)

8504 
	#GPIO_PUPDR_PUPDR3
 
GPIO_PUPDR_PUPD3


	)

8505 
	#GPIO_PUPDR_PUPDR3_0
 
GPIO_PUPDR_PUPD3_0


	)

8506 
	#GPIO_PUPDR_PUPDR3_1
 
GPIO_PUPDR_PUPD3_1


	)

8507 
	#GPIO_PUPDR_PUPDR4
 
GPIO_PUPDR_PUPD4


	)

8508 
	#GPIO_PUPDR_PUPDR4_0
 
GPIO_PUPDR_PUPD4_0


	)

8509 
	#GPIO_PUPDR_PUPDR4_1
 
GPIO_PUPDR_PUPD4_1


	)

8510 
	#GPIO_PUPDR_PUPDR5
 
GPIO_PUPDR_PUPD5


	)

8511 
	#GPIO_PUPDR_PUPDR5_0
 
GPIO_PUPDR_PUPD5_0


	)

8512 
	#GPIO_PUPDR_PUPDR5_1
 
GPIO_PUPDR_PUPD5_1


	)

8513 
	#GPIO_PUPDR_PUPDR6
 
GPIO_PUPDR_PUPD6


	)

8514 
	#GPIO_PUPDR_PUPDR6_0
 
GPIO_PUPDR_PUPD6_0


	)

8515 
	#GPIO_PUPDR_PUPDR6_1
 
GPIO_PUPDR_PUPD6_1


	)

8516 
	#GPIO_PUPDR_PUPDR7
 
GPIO_PUPDR_PUPD7


	)

8517 
	#GPIO_PUPDR_PUPDR7_0
 
GPIO_PUPDR_PUPD7_0


	)

8518 
	#GPIO_PUPDR_PUPDR7_1
 
GPIO_PUPDR_PUPD7_1


	)

8519 
	#GPIO_PUPDR_PUPDR8
 
GPIO_PUPDR_PUPD8


	)

8520 
	#GPIO_PUPDR_PUPDR8_0
 
GPIO_PUPDR_PUPD8_0


	)

8521 
	#GPIO_PUPDR_PUPDR8_1
 
GPIO_PUPDR_PUPD8_1


	)

8522 
	#GPIO_PUPDR_PUPDR9
 
GPIO_PUPDR_PUPD9


	)

8523 
	#GPIO_PUPDR_PUPDR9_0
 
GPIO_PUPDR_PUPD9_0


	)

8524 
	#GPIO_PUPDR_PUPDR9_1
 
GPIO_PUPDR_PUPD9_1


	)

8525 
	#GPIO_PUPDR_PUPDR10
 
GPIO_PUPDR_PUPD10


	)

8526 
	#GPIO_PUPDR_PUPDR10_0
 
GPIO_PUPDR_PUPD10_0


	)

8527 
	#GPIO_PUPDR_PUPDR10_1
 
GPIO_PUPDR_PUPD10_1


	)

8528 
	#GPIO_PUPDR_PUPDR11
 
GPIO_PUPDR_PUPD11


	)

8529 
	#GPIO_PUPDR_PUPDR11_0
 
GPIO_PUPDR_PUPD11_0


	)

8530 
	#GPIO_PUPDR_PUPDR11_1
 
GPIO_PUPDR_PUPD11_1


	)

8531 
	#GPIO_PUPDR_PUPDR12
 
GPIO_PUPDR_PUPD12


	)

8532 
	#GPIO_PUPDR_PUPDR12_0
 
GPIO_PUPDR_PUPD12_0


	)

8533 
	#GPIO_PUPDR_PUPDR12_1
 
GPIO_PUPDR_PUPD12_1


	)

8534 
	#GPIO_PUPDR_PUPDR13
 
GPIO_PUPDR_PUPD13


	)

8535 
	#GPIO_PUPDR_PUPDR13_0
 
GPIO_PUPDR_PUPD13_0


	)

8536 
	#GPIO_PUPDR_PUPDR13_1
 
GPIO_PUPDR_PUPD13_1


	)

8537 
	#GPIO_PUPDR_PUPDR14
 
GPIO_PUPDR_PUPD14


	)

8538 
	#GPIO_PUPDR_PUPDR14_0
 
GPIO_PUPDR_PUPD14_0


	)

8539 
	#GPIO_PUPDR_PUPDR14_1
 
GPIO_PUPDR_PUPD14_1


	)

8540 
	#GPIO_PUPDR_PUPDR15
 
GPIO_PUPDR_PUPD15


	)

8541 
	#GPIO_PUPDR_PUPDR15_0
 
GPIO_PUPDR_PUPD15_0


	)

8542 
	#GPIO_PUPDR_PUPDR15_1
 
GPIO_PUPDR_PUPD15_1


	)

8545 
	#GPIO_IDR_ID0_Pos
 (0U)

	)

8546 
	#GPIO_IDR_ID0_Msk
 (0x1U << 
GPIO_IDR_ID0_Pos
è

	)

8547 
	#GPIO_IDR_ID0
 
GPIO_IDR_ID0_Msk


	)

8548 
	#GPIO_IDR_ID1_Pos
 (1U)

	)

8549 
	#GPIO_IDR_ID1_Msk
 (0x1U << 
GPIO_IDR_ID1_Pos
è

	)

8550 
	#GPIO_IDR_ID1
 
GPIO_IDR_ID1_Msk


	)

8551 
	#GPIO_IDR_ID2_Pos
 (2U)

	)

8552 
	#GPIO_IDR_ID2_Msk
 (0x1U << 
GPIO_IDR_ID2_Pos
è

	)

8553 
	#GPIO_IDR_ID2
 
GPIO_IDR_ID2_Msk


	)

8554 
	#GPIO_IDR_ID3_Pos
 (3U)

	)

8555 
	#GPIO_IDR_ID3_Msk
 (0x1U << 
GPIO_IDR_ID3_Pos
è

	)

8556 
	#GPIO_IDR_ID3
 
GPIO_IDR_ID3_Msk


	)

8557 
	#GPIO_IDR_ID4_Pos
 (4U)

	)

8558 
	#GPIO_IDR_ID4_Msk
 (0x1U << 
GPIO_IDR_ID4_Pos
è

	)

8559 
	#GPIO_IDR_ID4
 
GPIO_IDR_ID4_Msk


	)

8560 
	#GPIO_IDR_ID5_Pos
 (5U)

	)

8561 
	#GPIO_IDR_ID5_Msk
 (0x1U << 
GPIO_IDR_ID5_Pos
è

	)

8562 
	#GPIO_IDR_ID5
 
GPIO_IDR_ID5_Msk


	)

8563 
	#GPIO_IDR_ID6_Pos
 (6U)

	)

8564 
	#GPIO_IDR_ID6_Msk
 (0x1U << 
GPIO_IDR_ID6_Pos
è

	)

8565 
	#GPIO_IDR_ID6
 
GPIO_IDR_ID6_Msk


	)

8566 
	#GPIO_IDR_ID7_Pos
 (7U)

	)

8567 
	#GPIO_IDR_ID7_Msk
 (0x1U << 
GPIO_IDR_ID7_Pos
è

	)

8568 
	#GPIO_IDR_ID7
 
GPIO_IDR_ID7_Msk


	)

8569 
	#GPIO_IDR_ID8_Pos
 (8U)

	)

8570 
	#GPIO_IDR_ID8_Msk
 (0x1U << 
GPIO_IDR_ID8_Pos
è

	)

8571 
	#GPIO_IDR_ID8
 
GPIO_IDR_ID8_Msk


	)

8572 
	#GPIO_IDR_ID9_Pos
 (9U)

	)

8573 
	#GPIO_IDR_ID9_Msk
 (0x1U << 
GPIO_IDR_ID9_Pos
è

	)

8574 
	#GPIO_IDR_ID9
 
GPIO_IDR_ID9_Msk


	)

8575 
	#GPIO_IDR_ID10_Pos
 (10U)

	)

8576 
	#GPIO_IDR_ID10_Msk
 (0x1U << 
GPIO_IDR_ID10_Pos
è

	)

8577 
	#GPIO_IDR_ID10
 
GPIO_IDR_ID10_Msk


	)

8578 
	#GPIO_IDR_ID11_Pos
 (11U)

	)

8579 
	#GPIO_IDR_ID11_Msk
 (0x1U << 
GPIO_IDR_ID11_Pos
è

	)

8580 
	#GPIO_IDR_ID11
 
GPIO_IDR_ID11_Msk


	)

8581 
	#GPIO_IDR_ID12_Pos
 (12U)

	)

8582 
	#GPIO_IDR_ID12_Msk
 (0x1U << 
GPIO_IDR_ID12_Pos
è

	)

8583 
	#GPIO_IDR_ID12
 
GPIO_IDR_ID12_Msk


	)

8584 
	#GPIO_IDR_ID13_Pos
 (13U)

	)

8585 
	#GPIO_IDR_ID13_Msk
 (0x1U << 
GPIO_IDR_ID13_Pos
è

	)

8586 
	#GPIO_IDR_ID13
 
GPIO_IDR_ID13_Msk


	)

8587 
	#GPIO_IDR_ID14_Pos
 (14U)

	)

8588 
	#GPIO_IDR_ID14_Msk
 (0x1U << 
GPIO_IDR_ID14_Pos
è

	)

8589 
	#GPIO_IDR_ID14
 
GPIO_IDR_ID14_Msk


	)

8590 
	#GPIO_IDR_ID15_Pos
 (15U)

	)

8591 
	#GPIO_IDR_ID15_Msk
 (0x1U << 
GPIO_IDR_ID15_Pos
è

	)

8592 
	#GPIO_IDR_ID15
 
GPIO_IDR_ID15_Msk


	)

8595 
	#GPIO_IDR_IDR_0
 
GPIO_IDR_ID0


	)

8596 
	#GPIO_IDR_IDR_1
 
GPIO_IDR_ID1


	)

8597 
	#GPIO_IDR_IDR_2
 
GPIO_IDR_ID2


	)

8598 
	#GPIO_IDR_IDR_3
 
GPIO_IDR_ID3


	)

8599 
	#GPIO_IDR_IDR_4
 
GPIO_IDR_ID4


	)

8600 
	#GPIO_IDR_IDR_5
 
GPIO_IDR_ID5


	)

8601 
	#GPIO_IDR_IDR_6
 
GPIO_IDR_ID6


	)

8602 
	#GPIO_IDR_IDR_7
 
GPIO_IDR_ID7


	)

8603 
	#GPIO_IDR_IDR_8
 
GPIO_IDR_ID8


	)

8604 
	#GPIO_IDR_IDR_9
 
GPIO_IDR_ID9


	)

8605 
	#GPIO_IDR_IDR_10
 
GPIO_IDR_ID10


	)

8606 
	#GPIO_IDR_IDR_11
 
GPIO_IDR_ID11


	)

8607 
	#GPIO_IDR_IDR_12
 
GPIO_IDR_ID12


	)

8608 
	#GPIO_IDR_IDR_13
 
GPIO_IDR_ID13


	)

8609 
	#GPIO_IDR_IDR_14
 
GPIO_IDR_ID14


	)

8610 
	#GPIO_IDR_IDR_15
 
GPIO_IDR_ID15


	)

8613 
	#GPIO_ODR_OD0_Pos
 (0U)

	)

8614 
	#GPIO_ODR_OD0_Msk
 (0x1U << 
GPIO_ODR_OD0_Pos
è

	)

8615 
	#GPIO_ODR_OD0
 
GPIO_ODR_OD0_Msk


	)

8616 
	#GPIO_ODR_OD1_Pos
 (1U)

	)

8617 
	#GPIO_ODR_OD1_Msk
 (0x1U << 
GPIO_ODR_OD1_Pos
è

	)

8618 
	#GPIO_ODR_OD1
 
GPIO_ODR_OD1_Msk


	)

8619 
	#GPIO_ODR_OD2_Pos
 (2U)

	)

8620 
	#GPIO_ODR_OD2_Msk
 (0x1U << 
GPIO_ODR_OD2_Pos
è

	)

8621 
	#GPIO_ODR_OD2
 
GPIO_ODR_OD2_Msk


	)

8622 
	#GPIO_ODR_OD3_Pos
 (3U)

	)

8623 
	#GPIO_ODR_OD3_Msk
 (0x1U << 
GPIO_ODR_OD3_Pos
è

	)

8624 
	#GPIO_ODR_OD3
 
GPIO_ODR_OD3_Msk


	)

8625 
	#GPIO_ODR_OD4_Pos
 (4U)

	)

8626 
	#GPIO_ODR_OD4_Msk
 (0x1U << 
GPIO_ODR_OD4_Pos
è

	)

8627 
	#GPIO_ODR_OD4
 
GPIO_ODR_OD4_Msk


	)

8628 
	#GPIO_ODR_OD5_Pos
 (5U)

	)

8629 
	#GPIO_ODR_OD5_Msk
 (0x1U << 
GPIO_ODR_OD5_Pos
è

	)

8630 
	#GPIO_ODR_OD5
 
GPIO_ODR_OD5_Msk


	)

8631 
	#GPIO_ODR_OD6_Pos
 (6U)

	)

8632 
	#GPIO_ODR_OD6_Msk
 (0x1U << 
GPIO_ODR_OD6_Pos
è

	)

8633 
	#GPIO_ODR_OD6
 
GPIO_ODR_OD6_Msk


	)

8634 
	#GPIO_ODR_OD7_Pos
 (7U)

	)

8635 
	#GPIO_ODR_OD7_Msk
 (0x1U << 
GPIO_ODR_OD7_Pos
è

	)

8636 
	#GPIO_ODR_OD7
 
GPIO_ODR_OD7_Msk


	)

8637 
	#GPIO_ODR_OD8_Pos
 (8U)

	)

8638 
	#GPIO_ODR_OD8_Msk
 (0x1U << 
GPIO_ODR_OD8_Pos
è

	)

8639 
	#GPIO_ODR_OD8
 
GPIO_ODR_OD8_Msk


	)

8640 
	#GPIO_ODR_OD9_Pos
 (9U)

	)

8641 
	#GPIO_ODR_OD9_Msk
 (0x1U << 
GPIO_ODR_OD9_Pos
è

	)

8642 
	#GPIO_ODR_OD9
 
GPIO_ODR_OD9_Msk


	)

8643 
	#GPIO_ODR_OD10_Pos
 (10U)

	)

8644 
	#GPIO_ODR_OD10_Msk
 (0x1U << 
GPIO_ODR_OD10_Pos
è

	)

8645 
	#GPIO_ODR_OD10
 
GPIO_ODR_OD10_Msk


	)

8646 
	#GPIO_ODR_OD11_Pos
 (11U)

	)

8647 
	#GPIO_ODR_OD11_Msk
 (0x1U << 
GPIO_ODR_OD11_Pos
è

	)

8648 
	#GPIO_ODR_OD11
 
GPIO_ODR_OD11_Msk


	)

8649 
	#GPIO_ODR_OD12_Pos
 (12U)

	)

8650 
	#GPIO_ODR_OD12_Msk
 (0x1U << 
GPIO_ODR_OD12_Pos
è

	)

8651 
	#GPIO_ODR_OD12
 
GPIO_ODR_OD12_Msk


	)

8652 
	#GPIO_ODR_OD13_Pos
 (13U)

	)

8653 
	#GPIO_ODR_OD13_Msk
 (0x1U << 
GPIO_ODR_OD13_Pos
è

	)

8654 
	#GPIO_ODR_OD13
 
GPIO_ODR_OD13_Msk


	)

8655 
	#GPIO_ODR_OD14_Pos
 (14U)

	)

8656 
	#GPIO_ODR_OD14_Msk
 (0x1U << 
GPIO_ODR_OD14_Pos
è

	)

8657 
	#GPIO_ODR_OD14
 
GPIO_ODR_OD14_Msk


	)

8658 
	#GPIO_ODR_OD15_Pos
 (15U)

	)

8659 
	#GPIO_ODR_OD15_Msk
 (0x1U << 
GPIO_ODR_OD15_Pos
è

	)

8660 
	#GPIO_ODR_OD15
 
GPIO_ODR_OD15_Msk


	)

8662 
	#GPIO_ODR_ODR_0
 
GPIO_ODR_OD0


	)

8663 
	#GPIO_ODR_ODR_1
 
GPIO_ODR_OD1


	)

8664 
	#GPIO_ODR_ODR_2
 
GPIO_ODR_OD2


	)

8665 
	#GPIO_ODR_ODR_3
 
GPIO_ODR_OD3


	)

8666 
	#GPIO_ODR_ODR_4
 
GPIO_ODR_OD4


	)

8667 
	#GPIO_ODR_ODR_5
 
GPIO_ODR_OD5


	)

8668 
	#GPIO_ODR_ODR_6
 
GPIO_ODR_OD6


	)

8669 
	#GPIO_ODR_ODR_7
 
GPIO_ODR_OD7


	)

8670 
	#GPIO_ODR_ODR_8
 
GPIO_ODR_OD8


	)

8671 
	#GPIO_ODR_ODR_9
 
GPIO_ODR_OD9


	)

8672 
	#GPIO_ODR_ODR_10
 
GPIO_ODR_OD10


	)

8673 
	#GPIO_ODR_ODR_11
 
GPIO_ODR_OD11


	)

8674 
	#GPIO_ODR_ODR_12
 
GPIO_ODR_OD12


	)

8675 
	#GPIO_ODR_ODR_13
 
GPIO_ODR_OD13


	)

8676 
	#GPIO_ODR_ODR_14
 
GPIO_ODR_OD14


	)

8677 
	#GPIO_ODR_ODR_15
 
GPIO_ODR_OD15


	)

8680 
	#GPIO_BSRR_BS0_Pos
 (0U)

	)

8681 
	#GPIO_BSRR_BS0_Msk
 (0x1U << 
GPIO_BSRR_BS0_Pos
è

	)

8682 
	#GPIO_BSRR_BS0
 
GPIO_BSRR_BS0_Msk


	)

8683 
	#GPIO_BSRR_BS1_Pos
 (1U)

	)

8684 
	#GPIO_BSRR_BS1_Msk
 (0x1U << 
GPIO_BSRR_BS1_Pos
è

	)

8685 
	#GPIO_BSRR_BS1
 
GPIO_BSRR_BS1_Msk


	)

8686 
	#GPIO_BSRR_BS2_Pos
 (2U)

	)

8687 
	#GPIO_BSRR_BS2_Msk
 (0x1U << 
GPIO_BSRR_BS2_Pos
è

	)

8688 
	#GPIO_BSRR_BS2
 
GPIO_BSRR_BS2_Msk


	)

8689 
	#GPIO_BSRR_BS3_Pos
 (3U)

	)

8690 
	#GPIO_BSRR_BS3_Msk
 (0x1U << 
GPIO_BSRR_BS3_Pos
è

	)

8691 
	#GPIO_BSRR_BS3
 
GPIO_BSRR_BS3_Msk


	)

8692 
	#GPIO_BSRR_BS4_Pos
 (4U)

	)

8693 
	#GPIO_BSRR_BS4_Msk
 (0x1U << 
GPIO_BSRR_BS4_Pos
è

	)

8694 
	#GPIO_BSRR_BS4
 
GPIO_BSRR_BS4_Msk


	)

8695 
	#GPIO_BSRR_BS5_Pos
 (5U)

	)

8696 
	#GPIO_BSRR_BS5_Msk
 (0x1U << 
GPIO_BSRR_BS5_Pos
è

	)

8697 
	#GPIO_BSRR_BS5
 
GPIO_BSRR_BS5_Msk


	)

8698 
	#GPIO_BSRR_BS6_Pos
 (6U)

	)

8699 
	#GPIO_BSRR_BS6_Msk
 (0x1U << 
GPIO_BSRR_BS6_Pos
è

	)

8700 
	#GPIO_BSRR_BS6
 
GPIO_BSRR_BS6_Msk


	)

8701 
	#GPIO_BSRR_BS7_Pos
 (7U)

	)

8702 
	#GPIO_BSRR_BS7_Msk
 (0x1U << 
GPIO_BSRR_BS7_Pos
è

	)

8703 
	#GPIO_BSRR_BS7
 
GPIO_BSRR_BS7_Msk


	)

8704 
	#GPIO_BSRR_BS8_Pos
 (8U)

	)

8705 
	#GPIO_BSRR_BS8_Msk
 (0x1U << 
GPIO_BSRR_BS8_Pos
è

	)

8706 
	#GPIO_BSRR_BS8
 
GPIO_BSRR_BS8_Msk


	)

8707 
	#GPIO_BSRR_BS9_Pos
 (9U)

	)

8708 
	#GPIO_BSRR_BS9_Msk
 (0x1U << 
GPIO_BSRR_BS9_Pos
è

	)

8709 
	#GPIO_BSRR_BS9
 
GPIO_BSRR_BS9_Msk


	)

8710 
	#GPIO_BSRR_BS10_Pos
 (10U)

	)

8711 
	#GPIO_BSRR_BS10_Msk
 (0x1U << 
GPIO_BSRR_BS10_Pos
è

	)

8712 
	#GPIO_BSRR_BS10
 
GPIO_BSRR_BS10_Msk


	)

8713 
	#GPIO_BSRR_BS11_Pos
 (11U)

	)

8714 
	#GPIO_BSRR_BS11_Msk
 (0x1U << 
GPIO_BSRR_BS11_Pos
è

	)

8715 
	#GPIO_BSRR_BS11
 
GPIO_BSRR_BS11_Msk


	)

8716 
	#GPIO_BSRR_BS12_Pos
 (12U)

	)

8717 
	#GPIO_BSRR_BS12_Msk
 (0x1U << 
GPIO_BSRR_BS12_Pos
è

	)

8718 
	#GPIO_BSRR_BS12
 
GPIO_BSRR_BS12_Msk


	)

8719 
	#GPIO_BSRR_BS13_Pos
 (13U)

	)

8720 
	#GPIO_BSRR_BS13_Msk
 (0x1U << 
GPIO_BSRR_BS13_Pos
è

	)

8721 
	#GPIO_BSRR_BS13
 
GPIO_BSRR_BS13_Msk


	)

8722 
	#GPIO_BSRR_BS14_Pos
 (14U)

	)

8723 
	#GPIO_BSRR_BS14_Msk
 (0x1U << 
GPIO_BSRR_BS14_Pos
è

	)

8724 
	#GPIO_BSRR_BS14
 
GPIO_BSRR_BS14_Msk


	)

8725 
	#GPIO_BSRR_BS15_Pos
 (15U)

	)

8726 
	#GPIO_BSRR_BS15_Msk
 (0x1U << 
GPIO_BSRR_BS15_Pos
è

	)

8727 
	#GPIO_BSRR_BS15
 
GPIO_BSRR_BS15_Msk


	)

8728 
	#GPIO_BSRR_BR0_Pos
 (16U)

	)

8729 
	#GPIO_BSRR_BR0_Msk
 (0x1U << 
GPIO_BSRR_BR0_Pos
è

	)

8730 
	#GPIO_BSRR_BR0
 
GPIO_BSRR_BR0_Msk


	)

8731 
	#GPIO_BSRR_BR1_Pos
 (17U)

	)

8732 
	#GPIO_BSRR_BR1_Msk
 (0x1U << 
GPIO_BSRR_BR1_Pos
è

	)

8733 
	#GPIO_BSRR_BR1
 
GPIO_BSRR_BR1_Msk


	)

8734 
	#GPIO_BSRR_BR2_Pos
 (18U)

	)

8735 
	#GPIO_BSRR_BR2_Msk
 (0x1U << 
GPIO_BSRR_BR2_Pos
è

	)

8736 
	#GPIO_BSRR_BR2
 
GPIO_BSRR_BR2_Msk


	)

8737 
	#GPIO_BSRR_BR3_Pos
 (19U)

	)

8738 
	#GPIO_BSRR_BR3_Msk
 (0x1U << 
GPIO_BSRR_BR3_Pos
è

	)

8739 
	#GPIO_BSRR_BR3
 
GPIO_BSRR_BR3_Msk


	)

8740 
	#GPIO_BSRR_BR4_Pos
 (20U)

	)

8741 
	#GPIO_BSRR_BR4_Msk
 (0x1U << 
GPIO_BSRR_BR4_Pos
è

	)

8742 
	#GPIO_BSRR_BR4
 
GPIO_BSRR_BR4_Msk


	)

8743 
	#GPIO_BSRR_BR5_Pos
 (21U)

	)

8744 
	#GPIO_BSRR_BR5_Msk
 (0x1U << 
GPIO_BSRR_BR5_Pos
è

	)

8745 
	#GPIO_BSRR_BR5
 
GPIO_BSRR_BR5_Msk


	)

8746 
	#GPIO_BSRR_BR6_Pos
 (22U)

	)

8747 
	#GPIO_BSRR_BR6_Msk
 (0x1U << 
GPIO_BSRR_BR6_Pos
è

	)

8748 
	#GPIO_BSRR_BR6
 
GPIO_BSRR_BR6_Msk


	)

8749 
	#GPIO_BSRR_BR7_Pos
 (23U)

	)

8750 
	#GPIO_BSRR_BR7_Msk
 (0x1U << 
GPIO_BSRR_BR7_Pos
è

	)

8751 
	#GPIO_BSRR_BR7
 
GPIO_BSRR_BR7_Msk


	)

8752 
	#GPIO_BSRR_BR8_Pos
 (24U)

	)

8753 
	#GPIO_BSRR_BR8_Msk
 (0x1U << 
GPIO_BSRR_BR8_Pos
è

	)

8754 
	#GPIO_BSRR_BR8
 
GPIO_BSRR_BR8_Msk


	)

8755 
	#GPIO_BSRR_BR9_Pos
 (25U)

	)

8756 
	#GPIO_BSRR_BR9_Msk
 (0x1U << 
GPIO_BSRR_BR9_Pos
è

	)

8757 
	#GPIO_BSRR_BR9
 
GPIO_BSRR_BR9_Msk


	)

8758 
	#GPIO_BSRR_BR10_Pos
 (26U)

	)

8759 
	#GPIO_BSRR_BR10_Msk
 (0x1U << 
GPIO_BSRR_BR10_Pos
è

	)

8760 
	#GPIO_BSRR_BR10
 
GPIO_BSRR_BR10_Msk


	)

8761 
	#GPIO_BSRR_BR11_Pos
 (27U)

	)

8762 
	#GPIO_BSRR_BR11_Msk
 (0x1U << 
GPIO_BSRR_BR11_Pos
è

	)

8763 
	#GPIO_BSRR_BR11
 
GPIO_BSRR_BR11_Msk


	)

8764 
	#GPIO_BSRR_BR12_Pos
 (28U)

	)

8765 
	#GPIO_BSRR_BR12_Msk
 (0x1U << 
GPIO_BSRR_BR12_Pos
è

	)

8766 
	#GPIO_BSRR_BR12
 
GPIO_BSRR_BR12_Msk


	)

8767 
	#GPIO_BSRR_BR13_Pos
 (29U)

	)

8768 
	#GPIO_BSRR_BR13_Msk
 (0x1U << 
GPIO_BSRR_BR13_Pos
è

	)

8769 
	#GPIO_BSRR_BR13
 
GPIO_BSRR_BR13_Msk


	)

8770 
	#GPIO_BSRR_BR14_Pos
 (30U)

	)

8771 
	#GPIO_BSRR_BR14_Msk
 (0x1U << 
GPIO_BSRR_BR14_Pos
è

	)

8772 
	#GPIO_BSRR_BR14
 
GPIO_BSRR_BR14_Msk


	)

8773 
	#GPIO_BSRR_BR15_Pos
 (31U)

	)

8774 
	#GPIO_BSRR_BR15_Msk
 (0x1U << 
GPIO_BSRR_BR15_Pos
è

	)

8775 
	#GPIO_BSRR_BR15
 
GPIO_BSRR_BR15_Msk


	)

8778 
	#GPIO_BSRR_BS_0
 
GPIO_BSRR_BS0


	)

8779 
	#GPIO_BSRR_BS_1
 
GPIO_BSRR_BS1


	)

8780 
	#GPIO_BSRR_BS_2
 
GPIO_BSRR_BS2


	)

8781 
	#GPIO_BSRR_BS_3
 
GPIO_BSRR_BS3


	)

8782 
	#GPIO_BSRR_BS_4
 
GPIO_BSRR_BS4


	)

8783 
	#GPIO_BSRR_BS_5
 
GPIO_BSRR_BS5


	)

8784 
	#GPIO_BSRR_BS_6
 
GPIO_BSRR_BS6


	)

8785 
	#GPIO_BSRR_BS_7
 
GPIO_BSRR_BS7


	)

8786 
	#GPIO_BSRR_BS_8
 
GPIO_BSRR_BS8


	)

8787 
	#GPIO_BSRR_BS_9
 
GPIO_BSRR_BS9


	)

8788 
	#GPIO_BSRR_BS_10
 
GPIO_BSRR_BS10


	)

8789 
	#GPIO_BSRR_BS_11
 
GPIO_BSRR_BS11


	)

8790 
	#GPIO_BSRR_BS_12
 
GPIO_BSRR_BS12


	)

8791 
	#GPIO_BSRR_BS_13
 
GPIO_BSRR_BS13


	)

8792 
	#GPIO_BSRR_BS_14
 
GPIO_BSRR_BS14


	)

8793 
	#GPIO_BSRR_BS_15
 
GPIO_BSRR_BS15


	)

8794 
	#GPIO_BSRR_BR_0
 
GPIO_BSRR_BR0


	)

8795 
	#GPIO_BSRR_BR_1
 
GPIO_BSRR_BR1


	)

8796 
	#GPIO_BSRR_BR_2
 
GPIO_BSRR_BR2


	)

8797 
	#GPIO_BSRR_BR_3
 
GPIO_BSRR_BR3


	)

8798 
	#GPIO_BSRR_BR_4
 
GPIO_BSRR_BR4


	)

8799 
	#GPIO_BSRR_BR_5
 
GPIO_BSRR_BR5


	)

8800 
	#GPIO_BSRR_BR_6
 
GPIO_BSRR_BR6


	)

8801 
	#GPIO_BSRR_BR_7
 
GPIO_BSRR_BR7


	)

8802 
	#GPIO_BSRR_BR_8
 
GPIO_BSRR_BR8


	)

8803 
	#GPIO_BSRR_BR_9
 
GPIO_BSRR_BR9


	)

8804 
	#GPIO_BSRR_BR_10
 
GPIO_BSRR_BR10


	)

8805 
	#GPIO_BSRR_BR_11
 
GPIO_BSRR_BR11


	)

8806 
	#GPIO_BSRR_BR_12
 
GPIO_BSRR_BR12


	)

8807 
	#GPIO_BSRR_BR_13
 
GPIO_BSRR_BR13


	)

8808 
	#GPIO_BSRR_BR_14
 
GPIO_BSRR_BR14


	)

8809 
	#GPIO_BSRR_BR_15
 
GPIO_BSRR_BR15


	)

8811 
	#GPIO_LCKR_LCK0_Pos
 (0U)

	)

8812 
	#GPIO_LCKR_LCK0_Msk
 (0x1U << 
GPIO_LCKR_LCK0_Pos
è

	)

8813 
	#GPIO_LCKR_LCK0
 
GPIO_LCKR_LCK0_Msk


	)

8814 
	#GPIO_LCKR_LCK1_Pos
 (1U)

	)

8815 
	#GPIO_LCKR_LCK1_Msk
 (0x1U << 
GPIO_LCKR_LCK1_Pos
è

	)

8816 
	#GPIO_LCKR_LCK1
 
GPIO_LCKR_LCK1_Msk


	)

8817 
	#GPIO_LCKR_LCK2_Pos
 (2U)

	)

8818 
	#GPIO_LCKR_LCK2_Msk
 (0x1U << 
GPIO_LCKR_LCK2_Pos
è

	)

8819 
	#GPIO_LCKR_LCK2
 
GPIO_LCKR_LCK2_Msk


	)

8820 
	#GPIO_LCKR_LCK3_Pos
 (3U)

	)

8821 
	#GPIO_LCKR_LCK3_Msk
 (0x1U << 
GPIO_LCKR_LCK3_Pos
è

	)

8822 
	#GPIO_LCKR_LCK3
 
GPIO_LCKR_LCK3_Msk


	)

8823 
	#GPIO_LCKR_LCK4_Pos
 (4U)

	)

8824 
	#GPIO_LCKR_LCK4_Msk
 (0x1U << 
GPIO_LCKR_LCK4_Pos
è

	)

8825 
	#GPIO_LCKR_LCK4
 
GPIO_LCKR_LCK4_Msk


	)

8826 
	#GPIO_LCKR_LCK5_Pos
 (5U)

	)

8827 
	#GPIO_LCKR_LCK5_Msk
 (0x1U << 
GPIO_LCKR_LCK5_Pos
è

	)

8828 
	#GPIO_LCKR_LCK5
 
GPIO_LCKR_LCK5_Msk


	)

8829 
	#GPIO_LCKR_LCK6_Pos
 (6U)

	)

8830 
	#GPIO_LCKR_LCK6_Msk
 (0x1U << 
GPIO_LCKR_LCK6_Pos
è

	)

8831 
	#GPIO_LCKR_LCK6
 
GPIO_LCKR_LCK6_Msk


	)

8832 
	#GPIO_LCKR_LCK7_Pos
 (7U)

	)

8833 
	#GPIO_LCKR_LCK7_Msk
 (0x1U << 
GPIO_LCKR_LCK7_Pos
è

	)

8834 
	#GPIO_LCKR_LCK7
 
GPIO_LCKR_LCK7_Msk


	)

8835 
	#GPIO_LCKR_LCK8_Pos
 (8U)

	)

8836 
	#GPIO_LCKR_LCK8_Msk
 (0x1U << 
GPIO_LCKR_LCK8_Pos
è

	)

8837 
	#GPIO_LCKR_LCK8
 
GPIO_LCKR_LCK8_Msk


	)

8838 
	#GPIO_LCKR_LCK9_Pos
 (9U)

	)

8839 
	#GPIO_LCKR_LCK9_Msk
 (0x1U << 
GPIO_LCKR_LCK9_Pos
è

	)

8840 
	#GPIO_LCKR_LCK9
 
GPIO_LCKR_LCK9_Msk


	)

8841 
	#GPIO_LCKR_LCK10_Pos
 (10U)

	)

8842 
	#GPIO_LCKR_LCK10_Msk
 (0x1U << 
GPIO_LCKR_LCK10_Pos
è

	)

8843 
	#GPIO_LCKR_LCK10
 
GPIO_LCKR_LCK10_Msk


	)

8844 
	#GPIO_LCKR_LCK11_Pos
 (11U)

	)

8845 
	#GPIO_LCKR_LCK11_Msk
 (0x1U << 
GPIO_LCKR_LCK11_Pos
è

	)

8846 
	#GPIO_LCKR_LCK11
 
GPIO_LCKR_LCK11_Msk


	)

8847 
	#GPIO_LCKR_LCK12_Pos
 (12U)

	)

8848 
	#GPIO_LCKR_LCK12_Msk
 (0x1U << 
GPIO_LCKR_LCK12_Pos
è

	)

8849 
	#GPIO_LCKR_LCK12
 
GPIO_LCKR_LCK12_Msk


	)

8850 
	#GPIO_LCKR_LCK13_Pos
 (13U)

	)

8851 
	#GPIO_LCKR_LCK13_Msk
 (0x1U << 
GPIO_LCKR_LCK13_Pos
è

	)

8852 
	#GPIO_LCKR_LCK13
 
GPIO_LCKR_LCK13_Msk


	)

8853 
	#GPIO_LCKR_LCK14_Pos
 (14U)

	)

8854 
	#GPIO_LCKR_LCK14_Msk
 (0x1U << 
GPIO_LCKR_LCK14_Pos
è

	)

8855 
	#GPIO_LCKR_LCK14
 
GPIO_LCKR_LCK14_Msk


	)

8856 
	#GPIO_LCKR_LCK15_Pos
 (15U)

	)

8857 
	#GPIO_LCKR_LCK15_Msk
 (0x1U << 
GPIO_LCKR_LCK15_Pos
è

	)

8858 
	#GPIO_LCKR_LCK15
 
GPIO_LCKR_LCK15_Msk


	)

8859 
	#GPIO_LCKR_LCKK_Pos
 (16U)

	)

8860 
	#GPIO_LCKR_LCKK_Msk
 (0x1U << 
GPIO_LCKR_LCKK_Pos
è

	)

8861 
	#GPIO_LCKR_LCKK
 
GPIO_LCKR_LCKK_Msk


	)

8863 
	#GPIO_AFRL_AFSEL0_Pos
 (0U)

	)

8864 
	#GPIO_AFRL_AFSEL0_Msk
 (0xFU << 
GPIO_AFRL_AFSEL0_Pos
è

	)

8865 
	#GPIO_AFRL_AFSEL0
 
GPIO_AFRL_AFSEL0_Msk


	)

8866 
	#GPIO_AFRL_AFSEL0_0
 (0x1U << 
GPIO_AFRL_AFSEL0_Pos
è

	)

8867 
	#GPIO_AFRL_AFSEL0_1
 (0x2U << 
GPIO_AFRL_AFSEL0_Pos
è

	)

8868 
	#GPIO_AFRL_AFSEL0_2
 (0x4U << 
GPIO_AFRL_AFSEL0_Pos
è

	)

8869 
	#GPIO_AFRL_AFSEL0_3
 (0x8U << 
GPIO_AFRL_AFSEL0_Pos
è

	)

8870 
	#GPIO_AFRL_AFSEL1_Pos
 (4U)

	)

8871 
	#GPIO_AFRL_AFSEL1_Msk
 (0xFU << 
GPIO_AFRL_AFSEL1_Pos
è

	)

8872 
	#GPIO_AFRL_AFSEL1
 
GPIO_AFRL_AFSEL1_Msk


	)

8873 
	#GPIO_AFRL_AFSEL1_0
 (0x1U << 
GPIO_AFRL_AFSEL1_Pos
è

	)

8874 
	#GPIO_AFRL_AFSEL1_1
 (0x2U << 
GPIO_AFRL_AFSEL1_Pos
è

	)

8875 
	#GPIO_AFRL_AFSEL1_2
 (0x4U << 
GPIO_AFRL_AFSEL1_Pos
è

	)

8876 
	#GPIO_AFRL_AFSEL1_3
 (0x8U << 
GPIO_AFRL_AFSEL1_Pos
è

	)

8877 
	#GPIO_AFRL_AFSEL2_Pos
 (8U)

	)

8878 
	#GPIO_AFRL_AFSEL2_Msk
 (0xFU << 
GPIO_AFRL_AFSEL2_Pos
è

	)

8879 
	#GPIO_AFRL_AFSEL2
 
GPIO_AFRL_AFSEL2_Msk


	)

8880 
	#GPIO_AFRL_AFSEL2_0
 (0x1U << 
GPIO_AFRL_AFSEL2_Pos
è

	)

8881 
	#GPIO_AFRL_AFSEL2_1
 (0x2U << 
GPIO_AFRL_AFSEL2_Pos
è

	)

8882 
	#GPIO_AFRL_AFSEL2_2
 (0x4U << 
GPIO_AFRL_AFSEL2_Pos
è

	)

8883 
	#GPIO_AFRL_AFSEL2_3
 (0x8U << 
GPIO_AFRL_AFSEL2_Pos
è

	)

8884 
	#GPIO_AFRL_AFSEL3_Pos
 (12U)

	)

8885 
	#GPIO_AFRL_AFSEL3_Msk
 (0xFU << 
GPIO_AFRL_AFSEL3_Pos
è

	)

8886 
	#GPIO_AFRL_AFSEL3
 
GPIO_AFRL_AFSEL3_Msk


	)

8887 
	#GPIO_AFRL_AFSEL3_0
 (0x1U << 
GPIO_AFRL_AFSEL3_Pos
è

	)

8888 
	#GPIO_AFRL_AFSEL3_1
 (0x2U << 
GPIO_AFRL_AFSEL3_Pos
è

	)

8889 
	#GPIO_AFRL_AFSEL3_2
 (0x4U << 
GPIO_AFRL_AFSEL3_Pos
è

	)

8890 
	#GPIO_AFRL_AFSEL3_3
 (0x8U << 
GPIO_AFRL_AFSEL3_Pos
è

	)

8891 
	#GPIO_AFRL_AFSEL4_Pos
 (16U)

	)

8892 
	#GPIO_AFRL_AFSEL4_Msk
 (0xFU << 
GPIO_AFRL_AFSEL4_Pos
è

	)

8893 
	#GPIO_AFRL_AFSEL4
 
GPIO_AFRL_AFSEL4_Msk


	)

8894 
	#GPIO_AFRL_AFSEL4_0
 (0x1U << 
GPIO_AFRL_AFSEL4_Pos
è

	)

8895 
	#GPIO_AFRL_AFSEL4_1
 (0x2U << 
GPIO_AFRL_AFSEL4_Pos
è

	)

8896 
	#GPIO_AFRL_AFSEL4_2
 (0x4U << 
GPIO_AFRL_AFSEL4_Pos
è

	)

8897 
	#GPIO_AFRL_AFSEL4_3
 (0x8U << 
GPIO_AFRL_AFSEL4_Pos
è

	)

8898 
	#GPIO_AFRL_AFSEL5_Pos
 (20U)

	)

8899 
	#GPIO_AFRL_AFSEL5_Msk
 (0xFU << 
GPIO_AFRL_AFSEL5_Pos
è

	)

8900 
	#GPIO_AFRL_AFSEL5
 
GPIO_AFRL_AFSEL5_Msk


	)

8901 
	#GPIO_AFRL_AFSEL5_0
 (0x1U << 
GPIO_AFRL_AFSEL5_Pos
è

	)

8902 
	#GPIO_AFRL_AFSEL5_1
 (0x2U << 
GPIO_AFRL_AFSEL5_Pos
è

	)

8903 
	#GPIO_AFRL_AFSEL5_2
 (0x4U << 
GPIO_AFRL_AFSEL5_Pos
è

	)

8904 
	#GPIO_AFRL_AFSEL5_3
 (0x8U << 
GPIO_AFRL_AFSEL5_Pos
è

	)

8905 
	#GPIO_AFRL_AFSEL6_Pos
 (24U)

	)

8906 
	#GPIO_AFRL_AFSEL6_Msk
 (0xFU << 
GPIO_AFRL_AFSEL6_Pos
è

	)

8907 
	#GPIO_AFRL_AFSEL6
 
GPIO_AFRL_AFSEL6_Msk


	)

8908 
	#GPIO_AFRL_AFSEL6_0
 (0x1U << 
GPIO_AFRL_AFSEL6_Pos
è

	)

8909 
	#GPIO_AFRL_AFSEL6_1
 (0x2U << 
GPIO_AFRL_AFSEL6_Pos
è

	)

8910 
	#GPIO_AFRL_AFSEL6_2
 (0x4U << 
GPIO_AFRL_AFSEL6_Pos
è

	)

8911 
	#GPIO_AFRL_AFSEL6_3
 (0x8U << 
GPIO_AFRL_AFSEL6_Pos
è

	)

8912 
	#GPIO_AFRL_AFSEL7_Pos
 (28U)

	)

8913 
	#GPIO_AFRL_AFSEL7_Msk
 (0xFU << 
GPIO_AFRL_AFSEL7_Pos
è

	)

8914 
	#GPIO_AFRL_AFSEL7
 
GPIO_AFRL_AFSEL7_Msk


	)

8915 
	#GPIO_AFRL_AFSEL7_0
 (0x1U << 
GPIO_AFRL_AFSEL7_Pos
è

	)

8916 
	#GPIO_AFRL_AFSEL7_1
 (0x2U << 
GPIO_AFRL_AFSEL7_Pos
è

	)

8917 
	#GPIO_AFRL_AFSEL7_2
 (0x4U << 
GPIO_AFRL_AFSEL7_Pos
è

	)

8918 
	#GPIO_AFRL_AFSEL7_3
 (0x8U << 
GPIO_AFRL_AFSEL7_Pos
è

	)

8921 
	#GPIO_AFRL_AFRL0
 
GPIO_AFRL_AFSEL0


	)

8922 
	#GPIO_AFRL_AFRL0_0
 
GPIO_AFRL_AFSEL0_0


	)

8923 
	#GPIO_AFRL_AFRL0_1
 
GPIO_AFRL_AFSEL0_1


	)

8924 
	#GPIO_AFRL_AFRL0_2
 
GPIO_AFRL_AFSEL0_2


	)

8925 
	#GPIO_AFRL_AFRL0_3
 
GPIO_AFRL_AFSEL0_3


	)

8926 
	#GPIO_AFRL_AFRL1
 
GPIO_AFRL_AFSEL1


	)

8927 
	#GPIO_AFRL_AFRL1_0
 
GPIO_AFRL_AFSEL1_0


	)

8928 
	#GPIO_AFRL_AFRL1_1
 
GPIO_AFRL_AFSEL1_1


	)

8929 
	#GPIO_AFRL_AFRL1_2
 
GPIO_AFRL_AFSEL1_2


	)

8930 
	#GPIO_AFRL_AFRL1_3
 
GPIO_AFRL_AFSEL1_3


	)

8931 
	#GPIO_AFRL_AFRL2
 
GPIO_AFRL_AFSEL2


	)

8932 
	#GPIO_AFRL_AFRL2_0
 
GPIO_AFRL_AFSEL2_0


	)

8933 
	#GPIO_AFRL_AFRL2_1
 
GPIO_AFRL_AFSEL2_1


	)

8934 
	#GPIO_AFRL_AFRL2_2
 
GPIO_AFRL_AFSEL2_2


	)

8935 
	#GPIO_AFRL_AFRL2_3
 
GPIO_AFRL_AFSEL2_3


	)

8936 
	#GPIO_AFRL_AFRL3
 
GPIO_AFRL_AFSEL3


	)

8937 
	#GPIO_AFRL_AFRL3_0
 
GPIO_AFRL_AFSEL3_0


	)

8938 
	#GPIO_AFRL_AFRL3_1
 
GPIO_AFRL_AFSEL3_1


	)

8939 
	#GPIO_AFRL_AFRL3_2
 
GPIO_AFRL_AFSEL3_2


	)

8940 
	#GPIO_AFRL_AFRL3_3
 
GPIO_AFRL_AFSEL3_3


	)

8941 
	#GPIO_AFRL_AFRL4
 
GPIO_AFRL_AFSEL4


	)

8942 
	#GPIO_AFRL_AFRL4_0
 
GPIO_AFRL_AFSEL4_0


	)

8943 
	#GPIO_AFRL_AFRL4_1
 
GPIO_AFRL_AFSEL4_1


	)

8944 
	#GPIO_AFRL_AFRL4_2
 
GPIO_AFRL_AFSEL4_2


	)

8945 
	#GPIO_AFRL_AFRL4_3
 
GPIO_AFRL_AFSEL4_3


	)

8946 
	#GPIO_AFRL_AFRL5
 
GPIO_AFRL_AFSEL5


	)

8947 
	#GPIO_AFRL_AFRL5_0
 
GPIO_AFRL_AFSEL5_0


	)

8948 
	#GPIO_AFRL_AFRL5_1
 
GPIO_AFRL_AFSEL5_1


	)

8949 
	#GPIO_AFRL_AFRL5_2
 
GPIO_AFRL_AFSEL5_2


	)

8950 
	#GPIO_AFRL_AFRL5_3
 
GPIO_AFRL_AFSEL5_3


	)

8951 
	#GPIO_AFRL_AFRL6
 
GPIO_AFRL_AFSEL6


	)

8952 
	#GPIO_AFRL_AFRL6_0
 
GPIO_AFRL_AFSEL6_0


	)

8953 
	#GPIO_AFRL_AFRL6_1
 
GPIO_AFRL_AFSEL6_1


	)

8954 
	#GPIO_AFRL_AFRL6_2
 
GPIO_AFRL_AFSEL6_2


	)

8955 
	#GPIO_AFRL_AFRL6_3
 
GPIO_AFRL_AFSEL6_3


	)

8956 
	#GPIO_AFRL_AFRL7
 
GPIO_AFRL_AFSEL7


	)

8957 
	#GPIO_AFRL_AFRL7_0
 
GPIO_AFRL_AFSEL7_0


	)

8958 
	#GPIO_AFRL_AFRL7_1
 
GPIO_AFRL_AFSEL7_1


	)

8959 
	#GPIO_AFRL_AFRL7_2
 
GPIO_AFRL_AFSEL7_2


	)

8960 
	#GPIO_AFRL_AFRL7_3
 
GPIO_AFRL_AFSEL7_3


	)

8963 
	#GPIO_AFRH_AFSEL8_Pos
 (0U)

	)

8964 
	#GPIO_AFRH_AFSEL8_Msk
 (0xFU << 
GPIO_AFRH_AFSEL8_Pos
è

	)

8965 
	#GPIO_AFRH_AFSEL8
 
GPIO_AFRH_AFSEL8_Msk


	)

8966 
	#GPIO_AFRH_AFSEL8_0
 (0x1U << 
GPIO_AFRH_AFSEL8_Pos
è

	)

8967 
	#GPIO_AFRH_AFSEL8_1
 (0x2U << 
GPIO_AFRH_AFSEL8_Pos
è

	)

8968 
	#GPIO_AFRH_AFSEL8_2
 (0x4U << 
GPIO_AFRH_AFSEL8_Pos
è

	)

8969 
	#GPIO_AFRH_AFSEL8_3
 (0x8U << 
GPIO_AFRH_AFSEL8_Pos
è

	)

8970 
	#GPIO_AFRH_AFSEL9_Pos
 (4U)

	)

8971 
	#GPIO_AFRH_AFSEL9_Msk
 (0xFU << 
GPIO_AFRH_AFSEL9_Pos
è

	)

8972 
	#GPIO_AFRH_AFSEL9
 
GPIO_AFRH_AFSEL9_Msk


	)

8973 
	#GPIO_AFRH_AFSEL9_0
 (0x1U << 
GPIO_AFRH_AFSEL9_Pos
è

	)

8974 
	#GPIO_AFRH_AFSEL9_1
 (0x2U << 
GPIO_AFRH_AFSEL9_Pos
è

	)

8975 
	#GPIO_AFRH_AFSEL9_2
 (0x4U << 
GPIO_AFRH_AFSEL9_Pos
è

	)

8976 
	#GPIO_AFRH_AFSEL9_3
 (0x8U << 
GPIO_AFRH_AFSEL9_Pos
è

	)

8977 
	#GPIO_AFRH_AFSEL10_Pos
 (8U)

	)

8978 
	#GPIO_AFRH_AFSEL10_Msk
 (0xFU << 
GPIO_AFRH_AFSEL10_Pos
è

	)

8979 
	#GPIO_AFRH_AFSEL10
 
GPIO_AFRH_AFSEL10_Msk


	)

8980 
	#GPIO_AFRH_AFSEL10_0
 (0x1U << 
GPIO_AFRH_AFSEL10_Pos
è

	)

8981 
	#GPIO_AFRH_AFSEL10_1
 (0x2U << 
GPIO_AFRH_AFSEL10_Pos
è

	)

8982 
	#GPIO_AFRH_AFSEL10_2
 (0x4U << 
GPIO_AFRH_AFSEL10_Pos
è

	)

8983 
	#GPIO_AFRH_AFSEL10_3
 (0x8U << 
GPIO_AFRH_AFSEL10_Pos
è

	)

8984 
	#GPIO_AFRH_AFSEL11_Pos
 (12U)

	)

8985 
	#GPIO_AFRH_AFSEL11_Msk
 (0xFU << 
GPIO_AFRH_AFSEL11_Pos
è

	)

8986 
	#GPIO_AFRH_AFSEL11
 
GPIO_AFRH_AFSEL11_Msk


	)

8987 
	#GPIO_AFRH_AFSEL11_0
 (0x1U << 
GPIO_AFRH_AFSEL11_Pos
è

	)

8988 
	#GPIO_AFRH_AFSEL11_1
 (0x2U << 
GPIO_AFRH_AFSEL11_Pos
è

	)

8989 
	#GPIO_AFRH_AFSEL11_2
 (0x4U << 
GPIO_AFRH_AFSEL11_Pos
è

	)

8990 
	#GPIO_AFRH_AFSEL11_3
 (0x8U << 
GPIO_AFRH_AFSEL11_Pos
è

	)

8991 
	#GPIO_AFRH_AFSEL12_Pos
 (16U)

	)

8992 
	#GPIO_AFRH_AFSEL12_Msk
 (0xFU << 
GPIO_AFRH_AFSEL12_Pos
è

	)

8993 
	#GPIO_AFRH_AFSEL12
 
GPIO_AFRH_AFSEL12_Msk


	)

8994 
	#GPIO_AFRH_AFSEL12_0
 (0x1U << 
GPIO_AFRH_AFSEL12_Pos
è

	)

8995 
	#GPIO_AFRH_AFSEL12_1
 (0x2U << 
GPIO_AFRH_AFSEL12_Pos
è

	)

8996 
	#GPIO_AFRH_AFSEL12_2
 (0x4U << 
GPIO_AFRH_AFSEL12_Pos
è

	)

8997 
	#GPIO_AFRH_AFSEL12_3
 (0x8U << 
GPIO_AFRH_AFSEL12_Pos
è

	)

8998 
	#GPIO_AFRH_AFSEL13_Pos
 (20U)

	)

8999 
	#GPIO_AFRH_AFSEL13_Msk
 (0xFU << 
GPIO_AFRH_AFSEL13_Pos
è

	)

9000 
	#GPIO_AFRH_AFSEL13
 
GPIO_AFRH_AFSEL13_Msk


	)

9001 
	#GPIO_AFRH_AFSEL13_0
 (0x1U << 
GPIO_AFRH_AFSEL13_Pos
è

	)

9002 
	#GPIO_AFRH_AFSEL13_1
 (0x2U << 
GPIO_AFRH_AFSEL13_Pos
è

	)

9003 
	#GPIO_AFRH_AFSEL13_2
 (0x4U << 
GPIO_AFRH_AFSEL13_Pos
è

	)

9004 
	#GPIO_AFRH_AFSEL13_3
 (0x8U << 
GPIO_AFRH_AFSEL13_Pos
è

	)

9005 
	#GPIO_AFRH_AFSEL14_Pos
 (24U)

	)

9006 
	#GPIO_AFRH_AFSEL14_Msk
 (0xFU << 
GPIO_AFRH_AFSEL14_Pos
è

	)

9007 
	#GPIO_AFRH_AFSEL14
 
GPIO_AFRH_AFSEL14_Msk


	)

9008 
	#GPIO_AFRH_AFSEL14_0
 (0x1U << 
GPIO_AFRH_AFSEL14_Pos
è

	)

9009 
	#GPIO_AFRH_AFSEL14_1
 (0x2U << 
GPIO_AFRH_AFSEL14_Pos
è

	)

9010 
	#GPIO_AFRH_AFSEL14_2
 (0x4U << 
GPIO_AFRH_AFSEL14_Pos
è

	)

9011 
	#GPIO_AFRH_AFSEL14_3
 (0x8U << 
GPIO_AFRH_AFSEL14_Pos
è

	)

9012 
	#GPIO_AFRH_AFSEL15_Pos
 (28U)

	)

9013 
	#GPIO_AFRH_AFSEL15_Msk
 (0xFU << 
GPIO_AFRH_AFSEL15_Pos
è

	)

9014 
	#GPIO_AFRH_AFSEL15
 
GPIO_AFRH_AFSEL15_Msk


	)

9015 
	#GPIO_AFRH_AFSEL15_0
 (0x1U << 
GPIO_AFRH_AFSEL15_Pos
è

	)

9016 
	#GPIO_AFRH_AFSEL15_1
 (0x2U << 
GPIO_AFRH_AFSEL15_Pos
è

	)

9017 
	#GPIO_AFRH_AFSEL15_2
 (0x4U << 
GPIO_AFRH_AFSEL15_Pos
è

	)

9018 
	#GPIO_AFRH_AFSEL15_3
 (0x8U << 
GPIO_AFRH_AFSEL15_Pos
è

	)

9021 
	#GPIO_AFRH_AFRH0
 
GPIO_AFRH_AFSEL8


	)

9022 
	#GPIO_AFRH_AFRH0_0
 
GPIO_AFRH_AFSEL8_0


	)

9023 
	#GPIO_AFRH_AFRH0_1
 
GPIO_AFRH_AFSEL8_1


	)

9024 
	#GPIO_AFRH_AFRH0_2
 
GPIO_AFRH_AFSEL8_2


	)

9025 
	#GPIO_AFRH_AFRH0_3
 
GPIO_AFRH_AFSEL8_3


	)

9026 
	#GPIO_AFRH_AFRH1
 
GPIO_AFRH_AFSEL9


	)

9027 
	#GPIO_AFRH_AFRH1_0
 
GPIO_AFRH_AFSEL9_0


	)

9028 
	#GPIO_AFRH_AFRH1_1
 
GPIO_AFRH_AFSEL9_1


	)

9029 
	#GPIO_AFRH_AFRH1_2
 
GPIO_AFRH_AFSEL9_2


	)

9030 
	#GPIO_AFRH_AFRH1_3
 
GPIO_AFRH_AFSEL9_3


	)

9031 
	#GPIO_AFRH_AFRH2
 
GPIO_AFRH_AFSEL10


	)

9032 
	#GPIO_AFRH_AFRH2_0
 
GPIO_AFRH_AFSEL10_0


	)

9033 
	#GPIO_AFRH_AFRH2_1
 
GPIO_AFRH_AFSEL10_1


	)

9034 
	#GPIO_AFRH_AFRH2_2
 
GPIO_AFRH_AFSEL10_2


	)

9035 
	#GPIO_AFRH_AFRH2_3
 
GPIO_AFRH_AFSEL10_3


	)

9036 
	#GPIO_AFRH_AFRH3
 
GPIO_AFRH_AFSEL11


	)

9037 
	#GPIO_AFRH_AFRH3_0
 
GPIO_AFRH_AFSEL11_0


	)

9038 
	#GPIO_AFRH_AFRH3_1
 
GPIO_AFRH_AFSEL11_1


	)

9039 
	#GPIO_AFRH_AFRH3_2
 
GPIO_AFRH_AFSEL11_2


	)

9040 
	#GPIO_AFRH_AFRH3_3
 
GPIO_AFRH_AFSEL11_3


	)

9041 
	#GPIO_AFRH_AFRH4
 
GPIO_AFRH_AFSEL12


	)

9042 
	#GPIO_AFRH_AFRH4_0
 
GPIO_AFRH_AFSEL12_0


	)

9043 
	#GPIO_AFRH_AFRH4_1
 
GPIO_AFRH_AFSEL12_1


	)

9044 
	#GPIO_AFRH_AFRH4_2
 
GPIO_AFRH_AFSEL12_2


	)

9045 
	#GPIO_AFRH_AFRH4_3
 
GPIO_AFRH_AFSEL12_3


	)

9046 
	#GPIO_AFRH_AFRH5
 
GPIO_AFRH_AFSEL13


	)

9047 
	#GPIO_AFRH_AFRH5_0
 
GPIO_AFRH_AFSEL13_0


	)

9048 
	#GPIO_AFRH_AFRH5_1
 
GPIO_AFRH_AFSEL13_1


	)

9049 
	#GPIO_AFRH_AFRH5_2
 
GPIO_AFRH_AFSEL13_2


	)

9050 
	#GPIO_AFRH_AFRH5_3
 
GPIO_AFRH_AFSEL13_3


	)

9051 
	#GPIO_AFRH_AFRH6
 
GPIO_AFRH_AFSEL14


	)

9052 
	#GPIO_AFRH_AFRH6_0
 
GPIO_AFRH_AFSEL14_0


	)

9053 
	#GPIO_AFRH_AFRH6_1
 
GPIO_AFRH_AFSEL14_1


	)

9054 
	#GPIO_AFRH_AFRH6_2
 
GPIO_AFRH_AFSEL14_2


	)

9055 
	#GPIO_AFRH_AFRH6_3
 
GPIO_AFRH_AFSEL14_3


	)

9056 
	#GPIO_AFRH_AFRH7
 
GPIO_AFRH_AFSEL15


	)

9057 
	#GPIO_AFRH_AFRH7_0
 
GPIO_AFRH_AFSEL15_0


	)

9058 
	#GPIO_AFRH_AFRH7_1
 
GPIO_AFRH_AFSEL15_1


	)

9059 
	#GPIO_AFRH_AFRH7_2
 
GPIO_AFRH_AFSEL15_2


	)

9060 
	#GPIO_AFRH_AFRH7_3
 
GPIO_AFRH_AFSEL15_3


	)

9063 
	#GPIO_BRR_BR0_Pos
 (0U)

	)

9064 
	#GPIO_BRR_BR0_Msk
 (0x1U << 
GPIO_BRR_BR0_Pos
è

	)

9065 
	#GPIO_BRR_BR0
 
GPIO_BRR_BR0_Msk


	)

9066 
	#GPIO_BRR_BR1_Pos
 (1U)

	)

9067 
	#GPIO_BRR_BR1_Msk
 (0x1U << 
GPIO_BRR_BR1_Pos
è

	)

9068 
	#GPIO_BRR_BR1
 
GPIO_BRR_BR1_Msk


	)

9069 
	#GPIO_BRR_BR2_Pos
 (2U)

	)

9070 
	#GPIO_BRR_BR2_Msk
 (0x1U << 
GPIO_BRR_BR2_Pos
è

	)

9071 
	#GPIO_BRR_BR2
 
GPIO_BRR_BR2_Msk


	)

9072 
	#GPIO_BRR_BR3_Pos
 (3U)

	)

9073 
	#GPIO_BRR_BR3_Msk
 (0x1U << 
GPIO_BRR_BR3_Pos
è

	)

9074 
	#GPIO_BRR_BR3
 
GPIO_BRR_BR3_Msk


	)

9075 
	#GPIO_BRR_BR4_Pos
 (4U)

	)

9076 
	#GPIO_BRR_BR4_Msk
 (0x1U << 
GPIO_BRR_BR4_Pos
è

	)

9077 
	#GPIO_BRR_BR4
 
GPIO_BRR_BR4_Msk


	)

9078 
	#GPIO_BRR_BR5_Pos
 (5U)

	)

9079 
	#GPIO_BRR_BR5_Msk
 (0x1U << 
GPIO_BRR_BR5_Pos
è

	)

9080 
	#GPIO_BRR_BR5
 
GPIO_BRR_BR5_Msk


	)

9081 
	#GPIO_BRR_BR6_Pos
 (6U)

	)

9082 
	#GPIO_BRR_BR6_Msk
 (0x1U << 
GPIO_BRR_BR6_Pos
è

	)

9083 
	#GPIO_BRR_BR6
 
GPIO_BRR_BR6_Msk


	)

9084 
	#GPIO_BRR_BR7_Pos
 (7U)

	)

9085 
	#GPIO_BRR_BR7_Msk
 (0x1U << 
GPIO_BRR_BR7_Pos
è

	)

9086 
	#GPIO_BRR_BR7
 
GPIO_BRR_BR7_Msk


	)

9087 
	#GPIO_BRR_BR8_Pos
 (8U)

	)

9088 
	#GPIO_BRR_BR8_Msk
 (0x1U << 
GPIO_BRR_BR8_Pos
è

	)

9089 
	#GPIO_BRR_BR8
 
GPIO_BRR_BR8_Msk


	)

9090 
	#GPIO_BRR_BR9_Pos
 (9U)

	)

9091 
	#GPIO_BRR_BR9_Msk
 (0x1U << 
GPIO_BRR_BR9_Pos
è

	)

9092 
	#GPIO_BRR_BR9
 
GPIO_BRR_BR9_Msk


	)

9093 
	#GPIO_BRR_BR10_Pos
 (10U)

	)

9094 
	#GPIO_BRR_BR10_Msk
 (0x1U << 
GPIO_BRR_BR10_Pos
è

	)

9095 
	#GPIO_BRR_BR10
 
GPIO_BRR_BR10_Msk


	)

9096 
	#GPIO_BRR_BR11_Pos
 (11U)

	)

9097 
	#GPIO_BRR_BR11_Msk
 (0x1U << 
GPIO_BRR_BR11_Pos
è

	)

9098 
	#GPIO_BRR_BR11
 
GPIO_BRR_BR11_Msk


	)

9099 
	#GPIO_BRR_BR12_Pos
 (12U)

	)

9100 
	#GPIO_BRR_BR12_Msk
 (0x1U << 
GPIO_BRR_BR12_Pos
è

	)

9101 
	#GPIO_BRR_BR12
 
GPIO_BRR_BR12_Msk


	)

9102 
	#GPIO_BRR_BR13_Pos
 (13U)

	)

9103 
	#GPIO_BRR_BR13_Msk
 (0x1U << 
GPIO_BRR_BR13_Pos
è

	)

9104 
	#GPIO_BRR_BR13
 
GPIO_BRR_BR13_Msk


	)

9105 
	#GPIO_BRR_BR14_Pos
 (14U)

	)

9106 
	#GPIO_BRR_BR14_Msk
 (0x1U << 
GPIO_BRR_BR14_Pos
è

	)

9107 
	#GPIO_BRR_BR14
 
GPIO_BRR_BR14_Msk


	)

9108 
	#GPIO_BRR_BR15_Pos
 (15U)

	)

9109 
	#GPIO_BRR_BR15_Msk
 (0x1U << 
GPIO_BRR_BR15_Pos
è

	)

9110 
	#GPIO_BRR_BR15
 
GPIO_BRR_BR15_Msk


	)

9119 
	#I2C_CR1_PE_Pos
 (0U)

	)

9120 
	#I2C_CR1_PE_Msk
 (0x1U << 
I2C_CR1_PE_Pos
è

	)

9121 
	#I2C_CR1_PE
 
I2C_CR1_PE_Msk


	)

9122 
	#I2C_CR1_SMBUS_Pos
 (1U)

	)

9123 
	#I2C_CR1_SMBUS_Msk
 (0x1U << 
I2C_CR1_SMBUS_Pos
è

	)

9124 
	#I2C_CR1_SMBUS
 
I2C_CR1_SMBUS_Msk


	)

9125 
	#I2C_CR1_SMBTYPE_Pos
 (3U)

	)

9126 
	#I2C_CR1_SMBTYPE_Msk
 (0x1U << 
I2C_CR1_SMBTYPE_Pos
è

	)

9127 
	#I2C_CR1_SMBTYPE
 
I2C_CR1_SMBTYPE_Msk


	)

9128 
	#I2C_CR1_ENARP_Pos
 (4U)

	)

9129 
	#I2C_CR1_ENARP_Msk
 (0x1U << 
I2C_CR1_ENARP_Pos
è

	)

9130 
	#I2C_CR1_ENARP
 
I2C_CR1_ENARP_Msk


	)

9131 
	#I2C_CR1_ENPEC_Pos
 (5U)

	)

9132 
	#I2C_CR1_ENPEC_Msk
 (0x1U << 
I2C_CR1_ENPEC_Pos
è

	)

9133 
	#I2C_CR1_ENPEC
 
I2C_CR1_ENPEC_Msk


	)

9134 
	#I2C_CR1_ENGC_Pos
 (6U)

	)

9135 
	#I2C_CR1_ENGC_Msk
 (0x1U << 
I2C_CR1_ENGC_Pos
è

	)

9136 
	#I2C_CR1_ENGC
 
I2C_CR1_ENGC_Msk


	)

9137 
	#I2C_CR1_NOSTRETCH_Pos
 (7U)

	)

9138 
	#I2C_CR1_NOSTRETCH_Msk
 (0x1U << 
I2C_CR1_NOSTRETCH_Pos
è

	)

9139 
	#I2C_CR1_NOSTRETCH
 
I2C_CR1_NOSTRETCH_Msk


	)

9140 
	#I2C_CR1_START_Pos
 (8U)

	)

9141 
	#I2C_CR1_START_Msk
 (0x1U << 
I2C_CR1_START_Pos
è

	)

9142 
	#I2C_CR1_START
 
I2C_CR1_START_Msk


	)

9143 
	#I2C_CR1_STOP_Pos
 (9U)

	)

9144 
	#I2C_CR1_STOP_Msk
 (0x1U << 
I2C_CR1_STOP_Pos
è

	)

9145 
	#I2C_CR1_STOP
 
I2C_CR1_STOP_Msk


	)

9146 
	#I2C_CR1_ACK_Pos
 (10U)

	)

9147 
	#I2C_CR1_ACK_Msk
 (0x1U << 
I2C_CR1_ACK_Pos
è

	)

9148 
	#I2C_CR1_ACK
 
I2C_CR1_ACK_Msk


	)

9149 
	#I2C_CR1_POS_Pos
 (11U)

	)

9150 
	#I2C_CR1_POS_Msk
 (0x1U << 
I2C_CR1_POS_Pos
è

	)

9151 
	#I2C_CR1_POS
 
I2C_CR1_POS_Msk


	)

9152 
	#I2C_CR1_PEC_Pos
 (12U)

	)

9153 
	#I2C_CR1_PEC_Msk
 (0x1U << 
I2C_CR1_PEC_Pos
è

	)

9154 
	#I2C_CR1_PEC
 
I2C_CR1_PEC_Msk


	)

9155 
	#I2C_CR1_ALERT_Pos
 (13U)

	)

9156 
	#I2C_CR1_ALERT_Msk
 (0x1U << 
I2C_CR1_ALERT_Pos
è

	)

9157 
	#I2C_CR1_ALERT
 
I2C_CR1_ALERT_Msk


	)

9158 
	#I2C_CR1_SWRST_Pos
 (15U)

	)

9159 
	#I2C_CR1_SWRST_Msk
 (0x1U << 
I2C_CR1_SWRST_Pos
è

	)

9160 
	#I2C_CR1_SWRST
 
I2C_CR1_SWRST_Msk


	)

9163 
	#I2C_CR2_FREQ_Pos
 (0U)

	)

9164 
	#I2C_CR2_FREQ_Msk
 (0x3FU << 
I2C_CR2_FREQ_Pos
è

	)

9165 
	#I2C_CR2_FREQ
 
I2C_CR2_FREQ_Msk


	)

9166 
	#I2C_CR2_FREQ_0
 (0x01U << 
I2C_CR2_FREQ_Pos
è

	)

9167 
	#I2C_CR2_FREQ_1
 (0x02U << 
I2C_CR2_FREQ_Pos
è

	)

9168 
	#I2C_CR2_FREQ_2
 (0x04U << 
I2C_CR2_FREQ_Pos
è

	)

9169 
	#I2C_CR2_FREQ_3
 (0x08U << 
I2C_CR2_FREQ_Pos
è

	)

9170 
	#I2C_CR2_FREQ_4
 (0x10U << 
I2C_CR2_FREQ_Pos
è

	)

9171 
	#I2C_CR2_FREQ_5
 (0x20U << 
I2C_CR2_FREQ_Pos
è

	)

9173 
	#I2C_CR2_ITERREN_Pos
 (8U)

	)

9174 
	#I2C_CR2_ITERREN_Msk
 (0x1U << 
I2C_CR2_ITERREN_Pos
è

	)

9175 
	#I2C_CR2_ITERREN
 
I2C_CR2_ITERREN_Msk


	)

9176 
	#I2C_CR2_ITEVTEN_Pos
 (9U)

	)

9177 
	#I2C_CR2_ITEVTEN_Msk
 (0x1U << 
I2C_CR2_ITEVTEN_Pos
è

	)

9178 
	#I2C_CR2_ITEVTEN
 
I2C_CR2_ITEVTEN_Msk


	)

9179 
	#I2C_CR2_ITBUFEN_Pos
 (10U)

	)

9180 
	#I2C_CR2_ITBUFEN_Msk
 (0x1U << 
I2C_CR2_ITBUFEN_Pos
è

	)

9181 
	#I2C_CR2_ITBUFEN
 
I2C_CR2_ITBUFEN_Msk


	)

9182 
	#I2C_CR2_DMAEN_Pos
 (11U)

	)

9183 
	#I2C_CR2_DMAEN_Msk
 (0x1U << 
I2C_CR2_DMAEN_Pos
è

	)

9184 
	#I2C_CR2_DMAEN
 
I2C_CR2_DMAEN_Msk


	)

9185 
	#I2C_CR2_LAST_Pos
 (12U)

	)

9186 
	#I2C_CR2_LAST_Msk
 (0x1U << 
I2C_CR2_LAST_Pos
è

	)

9187 
	#I2C_CR2_LAST
 
I2C_CR2_LAST_Msk


	)

9190 
	#I2C_OAR1_ADD1_7
 0x000000FEU

	)

9191 
	#I2C_OAR1_ADD8_9
 0x00000300U

	)

9193 
	#I2C_OAR1_ADD0_Pos
 (0U)

	)

9194 
	#I2C_OAR1_ADD0_Msk
 (0x1U << 
I2C_OAR1_ADD0_Pos
è

	)

9195 
	#I2C_OAR1_ADD0
 
I2C_OAR1_ADD0_Msk


	)

9196 
	#I2C_OAR1_ADD1_Pos
 (1U)

	)

9197 
	#I2C_OAR1_ADD1_Msk
 (0x1U << 
I2C_OAR1_ADD1_Pos
è

	)

9198 
	#I2C_OAR1_ADD1
 
I2C_OAR1_ADD1_Msk


	)

9199 
	#I2C_OAR1_ADD2_Pos
 (2U)

	)

9200 
	#I2C_OAR1_ADD2_Msk
 (0x1U << 
I2C_OAR1_ADD2_Pos
è

	)

9201 
	#I2C_OAR1_ADD2
 
I2C_OAR1_ADD2_Msk


	)

9202 
	#I2C_OAR1_ADD3_Pos
 (3U)

	)

9203 
	#I2C_OAR1_ADD3_Msk
 (0x1U << 
I2C_OAR1_ADD3_Pos
è

	)

9204 
	#I2C_OAR1_ADD3
 
I2C_OAR1_ADD3_Msk


	)

9205 
	#I2C_OAR1_ADD4_Pos
 (4U)

	)

9206 
	#I2C_OAR1_ADD4_Msk
 (0x1U << 
I2C_OAR1_ADD4_Pos
è

	)

9207 
	#I2C_OAR1_ADD4
 
I2C_OAR1_ADD4_Msk


	)

9208 
	#I2C_OAR1_ADD5_Pos
 (5U)

	)

9209 
	#I2C_OAR1_ADD5_Msk
 (0x1U << 
I2C_OAR1_ADD5_Pos
è

	)

9210 
	#I2C_OAR1_ADD5
 
I2C_OAR1_ADD5_Msk


	)

9211 
	#I2C_OAR1_ADD6_Pos
 (6U)

	)

9212 
	#I2C_OAR1_ADD6_Msk
 (0x1U << 
I2C_OAR1_ADD6_Pos
è

	)

9213 
	#I2C_OAR1_ADD6
 
I2C_OAR1_ADD6_Msk


	)

9214 
	#I2C_OAR1_ADD7_Pos
 (7U)

	)

9215 
	#I2C_OAR1_ADD7_Msk
 (0x1U << 
I2C_OAR1_ADD7_Pos
è

	)

9216 
	#I2C_OAR1_ADD7
 
I2C_OAR1_ADD7_Msk


	)

9217 
	#I2C_OAR1_ADD8_Pos
 (8U)

	)

9218 
	#I2C_OAR1_ADD8_Msk
 (0x1U << 
I2C_OAR1_ADD8_Pos
è

	)

9219 
	#I2C_OAR1_ADD8
 
I2C_OAR1_ADD8_Msk


	)

9220 
	#I2C_OAR1_ADD9_Pos
 (9U)

	)

9221 
	#I2C_OAR1_ADD9_Msk
 (0x1U << 
I2C_OAR1_ADD9_Pos
è

	)

9222 
	#I2C_OAR1_ADD9
 
I2C_OAR1_ADD9_Msk


	)

9224 
	#I2C_OAR1_ADDMODE_Pos
 (15U)

	)

9225 
	#I2C_OAR1_ADDMODE_Msk
 (0x1U << 
I2C_OAR1_ADDMODE_Pos
è

	)

9226 
	#I2C_OAR1_ADDMODE
 
I2C_OAR1_ADDMODE_Msk


	)

9229 
	#I2C_OAR2_ENDUAL_Pos
 (0U)

	)

9230 
	#I2C_OAR2_ENDUAL_Msk
 (0x1U << 
I2C_OAR2_ENDUAL_Pos
è

	)

9231 
	#I2C_OAR2_ENDUAL
 
I2C_OAR2_ENDUAL_Msk


	)

9232 
	#I2C_OAR2_ADD2_Pos
 (1U)

	)

9233 
	#I2C_OAR2_ADD2_Msk
 (0x7FU << 
I2C_OAR2_ADD2_Pos
è

	)

9234 
	#I2C_OAR2_ADD2
 
I2C_OAR2_ADD2_Msk


	)

9237 
	#I2C_DR_DR_Pos
 (0U)

	)

9238 
	#I2C_DR_DR_Msk
 (0xFFU << 
I2C_DR_DR_Pos
è

	)

9239 
	#I2C_DR_DR
 
I2C_DR_DR_Msk


	)

9242 
	#I2C_SR1_SB_Pos
 (0U)

	)

9243 
	#I2C_SR1_SB_Msk
 (0x1U << 
I2C_SR1_SB_Pos
è

	)

9244 
	#I2C_SR1_SB
 
I2C_SR1_SB_Msk


	)

9245 
	#I2C_SR1_ADDR_Pos
 (1U)

	)

9246 
	#I2C_SR1_ADDR_Msk
 (0x1U << 
I2C_SR1_ADDR_Pos
è

	)

9247 
	#I2C_SR1_ADDR
 
I2C_SR1_ADDR_Msk


	)

9248 
	#I2C_SR1_BTF_Pos
 (2U)

	)

9249 
	#I2C_SR1_BTF_Msk
 (0x1U << 
I2C_SR1_BTF_Pos
è

	)

9250 
	#I2C_SR1_BTF
 
I2C_SR1_BTF_Msk


	)

9251 
	#I2C_SR1_ADD10_Pos
 (3U)

	)

9252 
	#I2C_SR1_ADD10_Msk
 (0x1U << 
I2C_SR1_ADD10_Pos
è

	)

9253 
	#I2C_SR1_ADD10
 
I2C_SR1_ADD10_Msk


	)

9254 
	#I2C_SR1_STOPF_Pos
 (4U)

	)

9255 
	#I2C_SR1_STOPF_Msk
 (0x1U << 
I2C_SR1_STOPF_Pos
è

	)

9256 
	#I2C_SR1_STOPF
 
I2C_SR1_STOPF_Msk


	)

9257 
	#I2C_SR1_RXNE_Pos
 (6U)

	)

9258 
	#I2C_SR1_RXNE_Msk
 (0x1U << 
I2C_SR1_RXNE_Pos
è

	)

9259 
	#I2C_SR1_RXNE
 
I2C_SR1_RXNE_Msk


	)

9260 
	#I2C_SR1_TXE_Pos
 (7U)

	)

9261 
	#I2C_SR1_TXE_Msk
 (0x1U << 
I2C_SR1_TXE_Pos
è

	)

9262 
	#I2C_SR1_TXE
 
I2C_SR1_TXE_Msk


	)

9263 
	#I2C_SR1_BERR_Pos
 (8U)

	)

9264 
	#I2C_SR1_BERR_Msk
 (0x1U << 
I2C_SR1_BERR_Pos
è

	)

9265 
	#I2C_SR1_BERR
 
I2C_SR1_BERR_Msk


	)

9266 
	#I2C_SR1_ARLO_Pos
 (9U)

	)

9267 
	#I2C_SR1_ARLO_Msk
 (0x1U << 
I2C_SR1_ARLO_Pos
è

	)

9268 
	#I2C_SR1_ARLO
 
I2C_SR1_ARLO_Msk


	)

9269 
	#I2C_SR1_AF_Pos
 (10U)

	)

9270 
	#I2C_SR1_AF_Msk
 (0x1U << 
I2C_SR1_AF_Pos
è

	)

9271 
	#I2C_SR1_AF
 
I2C_SR1_AF_Msk


	)

9272 
	#I2C_SR1_OVR_Pos
 (11U)

	)

9273 
	#I2C_SR1_OVR_Msk
 (0x1U << 
I2C_SR1_OVR_Pos
è

	)

9274 
	#I2C_SR1_OVR
 
I2C_SR1_OVR_Msk


	)

9275 
	#I2C_SR1_PECERR_Pos
 (12U)

	)

9276 
	#I2C_SR1_PECERR_Msk
 (0x1U << 
I2C_SR1_PECERR_Pos
è

	)

9277 
	#I2C_SR1_PECERR
 
I2C_SR1_PECERR_Msk


	)

9278 
	#I2C_SR1_TIMEOUT_Pos
 (14U)

	)

9279 
	#I2C_SR1_TIMEOUT_Msk
 (0x1U << 
I2C_SR1_TIMEOUT_Pos
è

	)

9280 
	#I2C_SR1_TIMEOUT
 
I2C_SR1_TIMEOUT_Msk


	)

9281 
	#I2C_SR1_SMBALERT_Pos
 (15U)

	)

9282 
	#I2C_SR1_SMBALERT_Msk
 (0x1U << 
I2C_SR1_SMBALERT_Pos
è

	)

9283 
	#I2C_SR1_SMBALERT
 
I2C_SR1_SMBALERT_Msk


	)

9286 
	#I2C_SR2_MSL_Pos
 (0U)

	)

9287 
	#I2C_SR2_MSL_Msk
 (0x1U << 
I2C_SR2_MSL_Pos
è

	)

9288 
	#I2C_SR2_MSL
 
I2C_SR2_MSL_Msk


	)

9289 
	#I2C_SR2_BUSY_Pos
 (1U)

	)

9290 
	#I2C_SR2_BUSY_Msk
 (0x1U << 
I2C_SR2_BUSY_Pos
è

	)

9291 
	#I2C_SR2_BUSY
 
I2C_SR2_BUSY_Msk


	)

9292 
	#I2C_SR2_TRA_Pos
 (2U)

	)

9293 
	#I2C_SR2_TRA_Msk
 (0x1U << 
I2C_SR2_TRA_Pos
è

	)

9294 
	#I2C_SR2_TRA
 
I2C_SR2_TRA_Msk


	)

9295 
	#I2C_SR2_GENCALL_Pos
 (4U)

	)

9296 
	#I2C_SR2_GENCALL_Msk
 (0x1U << 
I2C_SR2_GENCALL_Pos
è

	)

9297 
	#I2C_SR2_GENCALL
 
I2C_SR2_GENCALL_Msk


	)

9298 
	#I2C_SR2_SMBDEFAULT_Pos
 (5U)

	)

9299 
	#I2C_SR2_SMBDEFAULT_Msk
 (0x1U << 
I2C_SR2_SMBDEFAULT_Pos
è

	)

9300 
	#I2C_SR2_SMBDEFAULT
 
I2C_SR2_SMBDEFAULT_Msk


	)

9301 
	#I2C_SR2_SMBHOST_Pos
 (6U)

	)

9302 
	#I2C_SR2_SMBHOST_Msk
 (0x1U << 
I2C_SR2_SMBHOST_Pos
è

	)

9303 
	#I2C_SR2_SMBHOST
 
I2C_SR2_SMBHOST_Msk


	)

9304 
	#I2C_SR2_DUALF_Pos
 (7U)

	)

9305 
	#I2C_SR2_DUALF_Msk
 (0x1U << 
I2C_SR2_DUALF_Pos
è

	)

9306 
	#I2C_SR2_DUALF
 
I2C_SR2_DUALF_Msk


	)

9307 
	#I2C_SR2_PEC_Pos
 (8U)

	)

9308 
	#I2C_SR2_PEC_Msk
 (0xFFU << 
I2C_SR2_PEC_Pos
è

	)

9309 
	#I2C_SR2_PEC
 
I2C_SR2_PEC_Msk


	)

9312 
	#I2C_CCR_CCR_Pos
 (0U)

	)

9313 
	#I2C_CCR_CCR_Msk
 (0xFFFU << 
I2C_CCR_CCR_Pos
è

	)

9314 
	#I2C_CCR_CCR
 
I2C_CCR_CCR_Msk


	)

9315 
	#I2C_CCR_DUTY_Pos
 (14U)

	)

9316 
	#I2C_CCR_DUTY_Msk
 (0x1U << 
I2C_CCR_DUTY_Pos
è

	)

9317 
	#I2C_CCR_DUTY
 
I2C_CCR_DUTY_Msk


	)

9318 
	#I2C_CCR_FS_Pos
 (15U)

	)

9319 
	#I2C_CCR_FS_Msk
 (0x1U << 
I2C_CCR_FS_Pos
è

	)

9320 
	#I2C_CCR_FS
 
I2C_CCR_FS_Msk


	)

9323 
	#I2C_TRISE_TRISE_Pos
 (0U)

	)

9324 
	#I2C_TRISE_TRISE_Msk
 (0x3FU << 
I2C_TRISE_TRISE_Pos
è

	)

9325 
	#I2C_TRISE_TRISE
 
I2C_TRISE_TRISE_Msk


	)

9334 
	#IWDG_KR_KEY_Pos
 (0U)

	)

9335 
	#IWDG_KR_KEY_Msk
 (0xFFFFU << 
IWDG_KR_KEY_Pos
è

	)

9336 
	#IWDG_KR_KEY
 
IWDG_KR_KEY_Msk


	)

9339 
	#IWDG_PR_PR_Pos
 (0U)

	)

9340 
	#IWDG_PR_PR_Msk
 (0x7U << 
IWDG_PR_PR_Pos
è

	)

9341 
	#IWDG_PR_PR
 
IWDG_PR_PR_Msk


	)

9342 
	#IWDG_PR_PR_0
 (0x1U << 
IWDG_PR_PR_Pos
è

	)

9343 
	#IWDG_PR_PR_1
 (0x2U << 
IWDG_PR_PR_Pos
è

	)

9344 
	#IWDG_PR_PR_2
 (0x4U << 
IWDG_PR_PR_Pos
è

	)

9347 
	#IWDG_RLR_RL_Pos
 (0U)

	)

9348 
	#IWDG_RLR_RL_Msk
 (0xFFFU << 
IWDG_RLR_RL_Pos
è

	)

9349 
	#IWDG_RLR_RL
 
IWDG_RLR_RL_Msk


	)

9352 
	#IWDG_SR_PVU_Pos
 (0U)

	)

9353 
	#IWDG_SR_PVU_Msk
 (0x1U << 
IWDG_SR_PVU_Pos
è

	)

9354 
	#IWDG_SR_PVU
 
IWDG_SR_PVU_Msk


	)

9355 
	#IWDG_SR_RVU_Pos
 (1U)

	)

9356 
	#IWDG_SR_RVU_Msk
 (0x1U << 
IWDG_SR_RVU_Pos
è

	)

9357 
	#IWDG_SR_RVU
 
IWDG_SR_RVU_Msk


	)

9367 
	#PWR_CR_LPDS_Pos
 (0U)

	)

9368 
	#PWR_CR_LPDS_Msk
 (0x1U << 
PWR_CR_LPDS_Pos
è

	)

9369 
	#PWR_CR_LPDS
 
PWR_CR_LPDS_Msk


	)

9370 
	#PWR_CR_PDDS_Pos
 (1U)

	)

9371 
	#PWR_CR_PDDS_Msk
 (0x1U << 
PWR_CR_PDDS_Pos
è

	)

9372 
	#PWR_CR_PDDS
 
PWR_CR_PDDS_Msk


	)

9373 
	#PWR_CR_CWUF_Pos
 (2U)

	)

9374 
	#PWR_CR_CWUF_Msk
 (0x1U << 
PWR_CR_CWUF_Pos
è

	)

9375 
	#PWR_CR_CWUF
 
PWR_CR_CWUF_Msk


	)

9376 
	#PWR_CR_CSBF_Pos
 (3U)

	)

9377 
	#PWR_CR_CSBF_Msk
 (0x1U << 
PWR_CR_CSBF_Pos
è

	)

9378 
	#PWR_CR_CSBF
 
PWR_CR_CSBF_Msk


	)

9379 
	#PWR_CR_PVDE_Pos
 (4U)

	)

9380 
	#PWR_CR_PVDE_Msk
 (0x1U << 
PWR_CR_PVDE_Pos
è

	)

9381 
	#PWR_CR_PVDE
 
PWR_CR_PVDE_Msk


	)

9383 
	#PWR_CR_PLS_Pos
 (5U)

	)

9384 
	#PWR_CR_PLS_Msk
 (0x7U << 
PWR_CR_PLS_Pos
è

	)

9385 
	#PWR_CR_PLS
 
PWR_CR_PLS_Msk


	)

9386 
	#PWR_CR_PLS_0
 (0x1U << 
PWR_CR_PLS_Pos
è

	)

9387 
	#PWR_CR_PLS_1
 (0x2U << 
PWR_CR_PLS_Pos
è

	)

9388 
	#PWR_CR_PLS_2
 (0x4U << 
PWR_CR_PLS_Pos
è

	)

9391 
	#PWR_CR_PLS_LEV0
 0x00000000U

	)

9392 
	#PWR_CR_PLS_LEV1
 0x00000020U

	)

9393 
	#PWR_CR_PLS_LEV2
 0x00000040U

	)

9394 
	#PWR_CR_PLS_LEV3
 0x00000060U

	)

9395 
	#PWR_CR_PLS_LEV4
 0x00000080U

	)

9396 
	#PWR_CR_PLS_LEV5
 0x000000A0U

	)

9397 
	#PWR_CR_PLS_LEV6
 0x000000C0U

	)

9398 
	#PWR_CR_PLS_LEV7
 0x000000E0U

	)

9399 
	#PWR_CR_DBP_Pos
 (8U)

	)

9400 
	#PWR_CR_DBP_Msk
 (0x1U << 
PWR_CR_DBP_Pos
è

	)

9401 
	#PWR_CR_DBP
 
PWR_CR_DBP_Msk


	)

9402 
	#PWR_CR_FPDS_Pos
 (9U)

	)

9403 
	#PWR_CR_FPDS_Msk
 (0x1U << 
PWR_CR_FPDS_Pos
è

	)

9404 
	#PWR_CR_FPDS
 
PWR_CR_FPDS_Msk


	)

9405 
	#PWR_CR_VOS_Pos
 (14U)

	)

9406 
	#PWR_CR_VOS_Msk
 (0x1U << 
PWR_CR_VOS_Pos
è

	)

9407 
	#PWR_CR_VOS
 
PWR_CR_VOS_Msk


	)

9410 
	#PWR_CR_PMODE
 
PWR_CR_VOS


	)

9413 
	#PWR_CSR_WUF_Pos
 (0U)

	)

9414 
	#PWR_CSR_WUF_Msk
 (0x1U << 
PWR_CSR_WUF_Pos
è

	)

9415 
	#PWR_CSR_WUF
 
PWR_CSR_WUF_Msk


	)

9416 
	#PWR_CSR_SBF_Pos
 (1U)

	)

9417 
	#PWR_CSR_SBF_Msk
 (0x1U << 
PWR_CSR_SBF_Pos
è

	)

9418 
	#PWR_CSR_SBF
 
PWR_CSR_SBF_Msk


	)

9419 
	#PWR_CSR_PVDO_Pos
 (2U)

	)

9420 
	#PWR_CSR_PVDO_Msk
 (0x1U << 
PWR_CSR_PVDO_Pos
è

	)

9421 
	#PWR_CSR_PVDO
 
PWR_CSR_PVDO_Msk


	)

9422 
	#PWR_CSR_BRR_Pos
 (3U)

	)

9423 
	#PWR_CSR_BRR_Msk
 (0x1U << 
PWR_CSR_BRR_Pos
è

	)

9424 
	#PWR_CSR_BRR
 
PWR_CSR_BRR_Msk


	)

9425 
	#PWR_CSR_EWUP_Pos
 (8U)

	)

9426 
	#PWR_CSR_EWUP_Msk
 (0x1U << 
PWR_CSR_EWUP_Pos
è

	)

9427 
	#PWR_CSR_EWUP
 
PWR_CSR_EWUP_Msk


	)

9428 
	#PWR_CSR_BRE_Pos
 (9U)

	)

9429 
	#PWR_CSR_BRE_Msk
 (0x1U << 
PWR_CSR_BRE_Pos
è

	)

9430 
	#PWR_CSR_BRE
 
PWR_CSR_BRE_Msk


	)

9431 
	#PWR_CSR_VOSRDY_Pos
 (14U)

	)

9432 
	#PWR_CSR_VOSRDY_Msk
 (0x1U << 
PWR_CSR_VOSRDY_Pos
è

	)

9433 
	#PWR_CSR_VOSRDY
 
PWR_CSR_VOSRDY_Msk


	)

9436 
	#PWR_CSR_REGRDY
 
PWR_CSR_VOSRDY


	)

9444 
	#RCC_CR_HSION_Pos
 (0U)

	)

9445 
	#RCC_CR_HSION_Msk
 (0x1U << 
RCC_CR_HSION_Pos
è

	)

9446 
	#RCC_CR_HSION
 
RCC_CR_HSION_Msk


	)

9447 
	#RCC_CR_HSIRDY_Pos
 (1U)

	)

9448 
	#RCC_CR_HSIRDY_Msk
 (0x1U << 
RCC_CR_HSIRDY_Pos
è

	)

9449 
	#RCC_CR_HSIRDY
 
RCC_CR_HSIRDY_Msk


	)

9451 
	#RCC_CR_HSITRIM_Pos
 (3U)

	)

9452 
	#RCC_CR_HSITRIM_Msk
 (0x1FU << 
RCC_CR_HSITRIM_Pos
è

	)

9453 
	#RCC_CR_HSITRIM
 
RCC_CR_HSITRIM_Msk


	)

9454 
	#RCC_CR_HSITRIM_0
 (0x01U << 
RCC_CR_HSITRIM_Pos
è

	)

9455 
	#RCC_CR_HSITRIM_1
 (0x02U << 
RCC_CR_HSITRIM_Pos
è

	)

9456 
	#RCC_CR_HSITRIM_2
 (0x04U << 
RCC_CR_HSITRIM_Pos
è

	)

9457 
	#RCC_CR_HSITRIM_3
 (0x08U << 
RCC_CR_HSITRIM_Pos
è

	)

9458 
	#RCC_CR_HSITRIM_4
 (0x10U << 
RCC_CR_HSITRIM_Pos
è

	)

9460 
	#RCC_CR_HSICAL_Pos
 (8U)

	)

9461 
	#RCC_CR_HSICAL_Msk
 (0xFFU << 
RCC_CR_HSICAL_Pos
è

	)

9462 
	#RCC_CR_HSICAL
 
RCC_CR_HSICAL_Msk


	)

9463 
	#RCC_CR_HSICAL_0
 (0x01U << 
RCC_CR_HSICAL_Pos
è

	)

9464 
	#RCC_CR_HSICAL_1
 (0x02U << 
RCC_CR_HSICAL_Pos
è

	)

9465 
	#RCC_CR_HSICAL_2
 (0x04U << 
RCC_CR_HSICAL_Pos
è

	)

9466 
	#RCC_CR_HSICAL_3
 (0x08U << 
RCC_CR_HSICAL_Pos
è

	)

9467 
	#RCC_CR_HSICAL_4
 (0x10U << 
RCC_CR_HSICAL_Pos
è

	)

9468 
	#RCC_CR_HSICAL_5
 (0x20U << 
RCC_CR_HSICAL_Pos
è

	)

9469 
	#RCC_CR_HSICAL_6
 (0x40U << 
RCC_CR_HSICAL_Pos
è

	)

9470 
	#RCC_CR_HSICAL_7
 (0x80U << 
RCC_CR_HSICAL_Pos
è

	)

9472 
	#RCC_CR_HSEON_Pos
 (16U)

	)

9473 
	#RCC_CR_HSEON_Msk
 (0x1U << 
RCC_CR_HSEON_Pos
è

	)

9474 
	#RCC_CR_HSEON
 
RCC_CR_HSEON_Msk


	)

9475 
	#RCC_CR_HSERDY_Pos
 (17U)

	)

9476 
	#RCC_CR_HSERDY_Msk
 (0x1U << 
RCC_CR_HSERDY_Pos
è

	)

9477 
	#RCC_CR_HSERDY
 
RCC_CR_HSERDY_Msk


	)

9478 
	#RCC_CR_HSEBYP_Pos
 (18U)

	)

9479 
	#RCC_CR_HSEBYP_Msk
 (0x1U << 
RCC_CR_HSEBYP_Pos
è

	)

9480 
	#RCC_CR_HSEBYP
 
RCC_CR_HSEBYP_Msk


	)

9481 
	#RCC_CR_CSSON_Pos
 (19U)

	)

9482 
	#RCC_CR_CSSON_Msk
 (0x1U << 
RCC_CR_CSSON_Pos
è

	)

9483 
	#RCC_CR_CSSON
 
RCC_CR_CSSON_Msk


	)

9484 
	#RCC_CR_PLLON_Pos
 (24U)

	)

9485 
	#RCC_CR_PLLON_Msk
 (0x1U << 
RCC_CR_PLLON_Pos
è

	)

9486 
	#RCC_CR_PLLON
 
RCC_CR_PLLON_Msk


	)

9487 
	#RCC_CR_PLLRDY_Pos
 (25U)

	)

9488 
	#RCC_CR_PLLRDY_Msk
 (0x1U << 
RCC_CR_PLLRDY_Pos
è

	)

9489 
	#RCC_CR_PLLRDY
 
RCC_CR_PLLRDY_Msk


	)

9493 
	#RCC_PLLI2S_SUPPORT


	)

9495 
	#RCC_CR_PLLI2SON_Pos
 (26U)

	)

9496 
	#RCC_CR_PLLI2SON_Msk
 (0x1U << 
RCC_CR_PLLI2SON_Pos
è

	)

9497 
	#RCC_CR_PLLI2SON
 
RCC_CR_PLLI2SON_Msk


	)

9498 
	#RCC_CR_PLLI2SRDY_Pos
 (27U)

	)

9499 
	#RCC_CR_PLLI2SRDY_Msk
 (0x1U << 
RCC_CR_PLLI2SRDY_Pos
è

	)

9500 
	#RCC_CR_PLLI2SRDY
 
RCC_CR_PLLI2SRDY_Msk


	)

9503 
	#RCC_PLLCFGR_PLLM_Pos
 (0U)

	)

9504 
	#RCC_PLLCFGR_PLLM_Msk
 (0x3FU << 
RCC_PLLCFGR_PLLM_Pos
è

	)

9505 
	#RCC_PLLCFGR_PLLM
 
RCC_PLLCFGR_PLLM_Msk


	)

9506 
	#RCC_PLLCFGR_PLLM_0
 (0x01U << 
RCC_PLLCFGR_PLLM_Pos
è

	)

9507 
	#RCC_PLLCFGR_PLLM_1
 (0x02U << 
RCC_PLLCFGR_PLLM_Pos
è

	)

9508 
	#RCC_PLLCFGR_PLLM_2
 (0x04U << 
RCC_PLLCFGR_PLLM_Pos
è

	)

9509 
	#RCC_PLLCFGR_PLLM_3
 (0x08U << 
RCC_PLLCFGR_PLLM_Pos
è

	)

9510 
	#RCC_PLLCFGR_PLLM_4
 (0x10U << 
RCC_PLLCFGR_PLLM_Pos
è

	)

9511 
	#RCC_PLLCFGR_PLLM_5
 (0x20U << 
RCC_PLLCFGR_PLLM_Pos
è

	)

9513 
	#RCC_PLLCFGR_PLLN_Pos
 (6U)

	)

9514 
	#RCC_PLLCFGR_PLLN_Msk
 (0x1FFU << 
RCC_PLLCFGR_PLLN_Pos
è

	)

9515 
	#RCC_PLLCFGR_PLLN
 
RCC_PLLCFGR_PLLN_Msk


	)

9516 
	#RCC_PLLCFGR_PLLN_0
 (0x001U << 
RCC_PLLCFGR_PLLN_Pos
è

	)

9517 
	#RCC_PLLCFGR_PLLN_1
 (0x002U << 
RCC_PLLCFGR_PLLN_Pos
è

	)

9518 
	#RCC_PLLCFGR_PLLN_2
 (0x004U << 
RCC_PLLCFGR_PLLN_Pos
è

	)

9519 
	#RCC_PLLCFGR_PLLN_3
 (0x008U << 
RCC_PLLCFGR_PLLN_Pos
è

	)

9520 
	#RCC_PLLCFGR_PLLN_4
 (0x010U << 
RCC_PLLCFGR_PLLN_Pos
è

	)

9521 
	#RCC_PLLCFGR_PLLN_5
 (0x020U << 
RCC_PLLCFGR_PLLN_Pos
è

	)

9522 
	#RCC_PLLCFGR_PLLN_6
 (0x040U << 
RCC_PLLCFGR_PLLN_Pos
è

	)

9523 
	#RCC_PLLCFGR_PLLN_7
 (0x080U << 
RCC_PLLCFGR_PLLN_Pos
è

	)

9524 
	#RCC_PLLCFGR_PLLN_8
 (0x100U << 
RCC_PLLCFGR_PLLN_Pos
è

	)

9526 
	#RCC_PLLCFGR_PLLP_Pos
 (16U)

	)

9527 
	#RCC_PLLCFGR_PLLP_Msk
 (0x3U << 
RCC_PLLCFGR_PLLP_Pos
è

	)

9528 
	#RCC_PLLCFGR_PLLP
 
RCC_PLLCFGR_PLLP_Msk


	)

9529 
	#RCC_PLLCFGR_PLLP_0
 (0x1U << 
RCC_PLLCFGR_PLLP_Pos
è

	)

9530 
	#RCC_PLLCFGR_PLLP_1
 (0x2U << 
RCC_PLLCFGR_PLLP_Pos
è

	)

9532 
	#RCC_PLLCFGR_PLLSRC_Pos
 (22U)

	)

9533 
	#RCC_PLLCFGR_PLLSRC_Msk
 (0x1U << 
RCC_PLLCFGR_PLLSRC_Pos
è

	)

9534 
	#RCC_PLLCFGR_PLLSRC
 
RCC_PLLCFGR_PLLSRC_Msk


	)

9535 
	#RCC_PLLCFGR_PLLSRC_HSE_Pos
 (22U)

	)

9536 
	#RCC_PLLCFGR_PLLSRC_HSE_Msk
 (0x1U << 
RCC_PLLCFGR_PLLSRC_HSE_Pos
è

	)

9537 
	#RCC_PLLCFGR_PLLSRC_HSE
 
RCC_PLLCFGR_PLLSRC_HSE_Msk


	)

9538 
	#RCC_PLLCFGR_PLLSRC_HSI
 0x00000000U

	)

9540 
	#RCC_PLLCFGR_PLLQ_Pos
 (24U)

	)

9541 
	#RCC_PLLCFGR_PLLQ_Msk
 (0xFU << 
RCC_PLLCFGR_PLLQ_Pos
è

	)

9542 
	#RCC_PLLCFGR_PLLQ
 
RCC_PLLCFGR_PLLQ_Msk


	)

9543 
	#RCC_PLLCFGR_PLLQ_0
 (0x1U << 
RCC_PLLCFGR_PLLQ_Pos
è

	)

9544 
	#RCC_PLLCFGR_PLLQ_1
 (0x2U << 
RCC_PLLCFGR_PLLQ_Pos
è

	)

9545 
	#RCC_PLLCFGR_PLLQ_2
 (0x4U << 
RCC_PLLCFGR_PLLQ_Pos
è

	)

9546 
	#RCC_PLLCFGR_PLLQ_3
 (0x8U << 
RCC_PLLCFGR_PLLQ_Pos
è

	)

9551 
	#RCC_CFGR_SW_Pos
 (0U)

	)

9552 
	#RCC_CFGR_SW_Msk
 (0x3U << 
RCC_CFGR_SW_Pos
è

	)

9553 
	#RCC_CFGR_SW
 
RCC_CFGR_SW_Msk


	)

9554 
	#RCC_CFGR_SW_0
 (0x1U << 
RCC_CFGR_SW_Pos
è

	)

9555 
	#RCC_CFGR_SW_1
 (0x2U << 
RCC_CFGR_SW_Pos
è

	)

9557 
	#RCC_CFGR_SW_HSI
 0x00000000U

	)

9558 
	#RCC_CFGR_SW_HSE
 0x00000001U

	)

9559 
	#RCC_CFGR_SW_PLL
 0x00000002U

	)

9562 
	#RCC_CFGR_SWS_Pos
 (2U)

	)

9563 
	#RCC_CFGR_SWS_Msk
 (0x3U << 
RCC_CFGR_SWS_Pos
è

	)

9564 
	#RCC_CFGR_SWS
 
RCC_CFGR_SWS_Msk


	)

9565 
	#RCC_CFGR_SWS_0
 (0x1U << 
RCC_CFGR_SWS_Pos
è

	)

9566 
	#RCC_CFGR_SWS_1
 (0x2U << 
RCC_CFGR_SWS_Pos
è

	)

9568 
	#RCC_CFGR_SWS_HSI
 0x00000000U

	)

9569 
	#RCC_CFGR_SWS_HSE
 0x00000004U

	)

9570 
	#RCC_CFGR_SWS_PLL
 0x00000008U

	)

9573 
	#RCC_CFGR_HPRE_Pos
 (4U)

	)

9574 
	#RCC_CFGR_HPRE_Msk
 (0xFU << 
RCC_CFGR_HPRE_Pos
è

	)

9575 
	#RCC_CFGR_HPRE
 
RCC_CFGR_HPRE_Msk


	)

9576 
	#RCC_CFGR_HPRE_0
 (0x1U << 
RCC_CFGR_HPRE_Pos
è

	)

9577 
	#RCC_CFGR_HPRE_1
 (0x2U << 
RCC_CFGR_HPRE_Pos
è

	)

9578 
	#RCC_CFGR_HPRE_2
 (0x4U << 
RCC_CFGR_HPRE_Pos
è

	)

9579 
	#RCC_CFGR_HPRE_3
 (0x8U << 
RCC_CFGR_HPRE_Pos
è

	)

9581 
	#RCC_CFGR_HPRE_DIV1
 0x00000000U

	)

9582 
	#RCC_CFGR_HPRE_DIV2
 0x00000080U

	)

9583 
	#RCC_CFGR_HPRE_DIV4
 0x00000090U

	)

9584 
	#RCC_CFGR_HPRE_DIV8
 0x000000A0U

	)

9585 
	#RCC_CFGR_HPRE_DIV16
 0x000000B0U

	)

9586 
	#RCC_CFGR_HPRE_DIV64
 0x000000C0U

	)

9587 
	#RCC_CFGR_HPRE_DIV128
 0x000000D0U

	)

9588 
	#RCC_CFGR_HPRE_DIV256
 0x000000E0U

	)

9589 
	#RCC_CFGR_HPRE_DIV512
 0x000000F0U

	)

9592 
	#RCC_CFGR_PPRE1_Pos
 (10U)

	)

9593 
	#RCC_CFGR_PPRE1_Msk
 (0x7U << 
RCC_CFGR_PPRE1_Pos
è

	)

9594 
	#RCC_CFGR_PPRE1
 
RCC_CFGR_PPRE1_Msk


	)

9595 
	#RCC_CFGR_PPRE1_0
 (0x1U << 
RCC_CFGR_PPRE1_Pos
è

	)

9596 
	#RCC_CFGR_PPRE1_1
 (0x2U << 
RCC_CFGR_PPRE1_Pos
è

	)

9597 
	#RCC_CFGR_PPRE1_2
 (0x4U << 
RCC_CFGR_PPRE1_Pos
è

	)

9599 
	#RCC_CFGR_PPRE1_DIV1
 0x00000000U

	)

9600 
	#RCC_CFGR_PPRE1_DIV2
 0x00001000U

	)

9601 
	#RCC_CFGR_PPRE1_DIV4
 0x00001400U

	)

9602 
	#RCC_CFGR_PPRE1_DIV8
 0x00001800U

	)

9603 
	#RCC_CFGR_PPRE1_DIV16
 0x00001C00U

	)

9606 
	#RCC_CFGR_PPRE2_Pos
 (13U)

	)

9607 
	#RCC_CFGR_PPRE2_Msk
 (0x7U << 
RCC_CFGR_PPRE2_Pos
è

	)

9608 
	#RCC_CFGR_PPRE2
 
RCC_CFGR_PPRE2_Msk


	)

9609 
	#RCC_CFGR_PPRE2_0
 (0x1U << 
RCC_CFGR_PPRE2_Pos
è

	)

9610 
	#RCC_CFGR_PPRE2_1
 (0x2U << 
RCC_CFGR_PPRE2_Pos
è

	)

9611 
	#RCC_CFGR_PPRE2_2
 (0x4U << 
RCC_CFGR_PPRE2_Pos
è

	)

9613 
	#RCC_CFGR_PPRE2_DIV1
 0x00000000U

	)

9614 
	#RCC_CFGR_PPRE2_DIV2
 0x00008000U

	)

9615 
	#RCC_CFGR_PPRE2_DIV4
 0x0000A000U

	)

9616 
	#RCC_CFGR_PPRE2_DIV8
 0x0000C000U

	)

9617 
	#RCC_CFGR_PPRE2_DIV16
 0x0000E000U

	)

9620 
	#RCC_CFGR_RTCPRE_Pos
 (16U)

	)

9621 
	#RCC_CFGR_RTCPRE_Msk
 (0x1FU << 
RCC_CFGR_RTCPRE_Pos
è

	)

9622 
	#RCC_CFGR_RTCPRE
 
RCC_CFGR_RTCPRE_Msk


	)

9623 
	#RCC_CFGR_RTCPRE_0
 (0x01U << 
RCC_CFGR_RTCPRE_Pos
è

	)

9624 
	#RCC_CFGR_RTCPRE_1
 (0x02U << 
RCC_CFGR_RTCPRE_Pos
è

	)

9625 
	#RCC_CFGR_RTCPRE_2
 (0x04U << 
RCC_CFGR_RTCPRE_Pos
è

	)

9626 
	#RCC_CFGR_RTCPRE_3
 (0x08U << 
RCC_CFGR_RTCPRE_Pos
è

	)

9627 
	#RCC_CFGR_RTCPRE_4
 (0x10U << 
RCC_CFGR_RTCPRE_Pos
è

	)

9630 
	#RCC_CFGR_MCO1_Pos
 (21U)

	)

9631 
	#RCC_CFGR_MCO1_Msk
 (0x3U << 
RCC_CFGR_MCO1_Pos
è

	)

9632 
	#RCC_CFGR_MCO1
 
RCC_CFGR_MCO1_Msk


	)

9633 
	#RCC_CFGR_MCO1_0
 (0x1U << 
RCC_CFGR_MCO1_Pos
è

	)

9634 
	#RCC_CFGR_MCO1_1
 (0x2U << 
RCC_CFGR_MCO1_Pos
è

	)

9636 
	#RCC_CFGR_I2SSRC_Pos
 (23U)

	)

9637 
	#RCC_CFGR_I2SSRC_Msk
 (0x1U << 
RCC_CFGR_I2SSRC_Pos
è

	)

9638 
	#RCC_CFGR_I2SSRC
 
RCC_CFGR_I2SSRC_Msk


	)

9640 
	#RCC_CFGR_MCO1PRE_Pos
 (24U)

	)

9641 
	#RCC_CFGR_MCO1PRE_Msk
 (0x7U << 
RCC_CFGR_MCO1PRE_Pos
è

	)

9642 
	#RCC_CFGR_MCO1PRE
 
RCC_CFGR_MCO1PRE_Msk


	)

9643 
	#RCC_CFGR_MCO1PRE_0
 (0x1U << 
RCC_CFGR_MCO1PRE_Pos
è

	)

9644 
	#RCC_CFGR_MCO1PRE_1
 (0x2U << 
RCC_CFGR_MCO1PRE_Pos
è

	)

9645 
	#RCC_CFGR_MCO1PRE_2
 (0x4U << 
RCC_CFGR_MCO1PRE_Pos
è

	)

9647 
	#RCC_CFGR_MCO2PRE_Pos
 (27U)

	)

9648 
	#RCC_CFGR_MCO2PRE_Msk
 (0x7U << 
RCC_CFGR_MCO2PRE_Pos
è

	)

9649 
	#RCC_CFGR_MCO2PRE
 
RCC_CFGR_MCO2PRE_Msk


	)

9650 
	#RCC_CFGR_MCO2PRE_0
 (0x1U << 
RCC_CFGR_MCO2PRE_Pos
è

	)

9651 
	#RCC_CFGR_MCO2PRE_1
 (0x2U << 
RCC_CFGR_MCO2PRE_Pos
è

	)

9652 
	#RCC_CFGR_MCO2PRE_2
 (0x4U << 
RCC_CFGR_MCO2PRE_Pos
è

	)

9654 
	#RCC_CFGR_MCO2_Pos
 (30U)

	)

9655 
	#RCC_CFGR_MCO2_Msk
 (0x3U << 
RCC_CFGR_MCO2_Pos
è

	)

9656 
	#RCC_CFGR_MCO2
 
RCC_CFGR_MCO2_Msk


	)

9657 
	#RCC_CFGR_MCO2_0
 (0x1U << 
RCC_CFGR_MCO2_Pos
è

	)

9658 
	#RCC_CFGR_MCO2_1
 (0x2U << 
RCC_CFGR_MCO2_Pos
è

	)

9661 
	#RCC_CIR_LSIRDYF_Pos
 (0U)

	)

9662 
	#RCC_CIR_LSIRDYF_Msk
 (0x1U << 
RCC_CIR_LSIRDYF_Pos
è

	)

9663 
	#RCC_CIR_LSIRDYF
 
RCC_CIR_LSIRDYF_Msk


	)

9664 
	#RCC_CIR_LSERDYF_Pos
 (1U)

	)

9665 
	#RCC_CIR_LSERDYF_Msk
 (0x1U << 
RCC_CIR_LSERDYF_Pos
è

	)

9666 
	#RCC_CIR_LSERDYF
 
RCC_CIR_LSERDYF_Msk


	)

9667 
	#RCC_CIR_HSIRDYF_Pos
 (2U)

	)

9668 
	#RCC_CIR_HSIRDYF_Msk
 (0x1U << 
RCC_CIR_HSIRDYF_Pos
è

	)

9669 
	#RCC_CIR_HSIRDYF
 
RCC_CIR_HSIRDYF_Msk


	)

9670 
	#RCC_CIR_HSERDYF_Pos
 (3U)

	)

9671 
	#RCC_CIR_HSERDYF_Msk
 (0x1U << 
RCC_CIR_HSERDYF_Pos
è

	)

9672 
	#RCC_CIR_HSERDYF
 
RCC_CIR_HSERDYF_Msk


	)

9673 
	#RCC_CIR_PLLRDYF_Pos
 (4U)

	)

9674 
	#RCC_CIR_PLLRDYF_Msk
 (0x1U << 
RCC_CIR_PLLRDYF_Pos
è

	)

9675 
	#RCC_CIR_PLLRDYF
 
RCC_CIR_PLLRDYF_Msk


	)

9676 
	#RCC_CIR_PLLI2SRDYF_Pos
 (5U)

	)

9677 
	#RCC_CIR_PLLI2SRDYF_Msk
 (0x1U << 
RCC_CIR_PLLI2SRDYF_Pos
è

	)

9678 
	#RCC_CIR_PLLI2SRDYF
 
RCC_CIR_PLLI2SRDYF_Msk


	)

9680 
	#RCC_CIR_CSSF_Pos
 (7U)

	)

9681 
	#RCC_CIR_CSSF_Msk
 (0x1U << 
RCC_CIR_CSSF_Pos
è

	)

9682 
	#RCC_CIR_CSSF
 
RCC_CIR_CSSF_Msk


	)

9683 
	#RCC_CIR_LSIRDYIE_Pos
 (8U)

	)

9684 
	#RCC_CIR_LSIRDYIE_Msk
 (0x1U << 
RCC_CIR_LSIRDYIE_Pos
è

	)

9685 
	#RCC_CIR_LSIRDYIE
 
RCC_CIR_LSIRDYIE_Msk


	)

9686 
	#RCC_CIR_LSERDYIE_Pos
 (9U)

	)

9687 
	#RCC_CIR_LSERDYIE_Msk
 (0x1U << 
RCC_CIR_LSERDYIE_Pos
è

	)

9688 
	#RCC_CIR_LSERDYIE
 
RCC_CIR_LSERDYIE_Msk


	)

9689 
	#RCC_CIR_HSIRDYIE_Pos
 (10U)

	)

9690 
	#RCC_CIR_HSIRDYIE_Msk
 (0x1U << 
RCC_CIR_HSIRDYIE_Pos
è

	)

9691 
	#RCC_CIR_HSIRDYIE
 
RCC_CIR_HSIRDYIE_Msk


	)

9692 
	#RCC_CIR_HSERDYIE_Pos
 (11U)

	)

9693 
	#RCC_CIR_HSERDYIE_Msk
 (0x1U << 
RCC_CIR_HSERDYIE_Pos
è

	)

9694 
	#RCC_CIR_HSERDYIE
 
RCC_CIR_HSERDYIE_Msk


	)

9695 
	#RCC_CIR_PLLRDYIE_Pos
 (12U)

	)

9696 
	#RCC_CIR_PLLRDYIE_Msk
 (0x1U << 
RCC_CIR_PLLRDYIE_Pos
è

	)

9697 
	#RCC_CIR_PLLRDYIE
 
RCC_CIR_PLLRDYIE_Msk


	)

9698 
	#RCC_CIR_PLLI2SRDYIE_Pos
 (13U)

	)

9699 
	#RCC_CIR_PLLI2SRDYIE_Msk
 (0x1U << 
RCC_CIR_PLLI2SRDYIE_Pos
è

	)

9700 
	#RCC_CIR_PLLI2SRDYIE
 
RCC_CIR_PLLI2SRDYIE_Msk


	)

9702 
	#RCC_CIR_LSIRDYC_Pos
 (16U)

	)

9703 
	#RCC_CIR_LSIRDYC_Msk
 (0x1U << 
RCC_CIR_LSIRDYC_Pos
è

	)

9704 
	#RCC_CIR_LSIRDYC
 
RCC_CIR_LSIRDYC_Msk


	)

9705 
	#RCC_CIR_LSERDYC_Pos
 (17U)

	)

9706 
	#RCC_CIR_LSERDYC_Msk
 (0x1U << 
RCC_CIR_LSERDYC_Pos
è

	)

9707 
	#RCC_CIR_LSERDYC
 
RCC_CIR_LSERDYC_Msk


	)

9708 
	#RCC_CIR_HSIRDYC_Pos
 (18U)

	)

9709 
	#RCC_CIR_HSIRDYC_Msk
 (0x1U << 
RCC_CIR_HSIRDYC_Pos
è

	)

9710 
	#RCC_CIR_HSIRDYC
 
RCC_CIR_HSIRDYC_Msk


	)

9711 
	#RCC_CIR_HSERDYC_Pos
 (19U)

	)

9712 
	#RCC_CIR_HSERDYC_Msk
 (0x1U << 
RCC_CIR_HSERDYC_Pos
è

	)

9713 
	#RCC_CIR_HSERDYC
 
RCC_CIR_HSERDYC_Msk


	)

9714 
	#RCC_CIR_PLLRDYC_Pos
 (20U)

	)

9715 
	#RCC_CIR_PLLRDYC_Msk
 (0x1U << 
RCC_CIR_PLLRDYC_Pos
è

	)

9716 
	#RCC_CIR_PLLRDYC
 
RCC_CIR_PLLRDYC_Msk


	)

9717 
	#RCC_CIR_PLLI2SRDYC_Pos
 (21U)

	)

9718 
	#RCC_CIR_PLLI2SRDYC_Msk
 (0x1U << 
RCC_CIR_PLLI2SRDYC_Pos
è

	)

9719 
	#RCC_CIR_PLLI2SRDYC
 
RCC_CIR_PLLI2SRDYC_Msk


	)

9721 
	#RCC_CIR_CSSC_Pos
 (23U)

	)

9722 
	#RCC_CIR_CSSC_Msk
 (0x1U << 
RCC_CIR_CSSC_Pos
è

	)

9723 
	#RCC_CIR_CSSC
 
RCC_CIR_CSSC_Msk


	)

9726 
	#RCC_AHB1RSTR_GPIOARST_Pos
 (0U)

	)

9727 
	#RCC_AHB1RSTR_GPIOARST_Msk
 (0x1U << 
RCC_AHB1RSTR_GPIOARST_Pos
è

	)

9728 
	#RCC_AHB1RSTR_GPIOARST
 
RCC_AHB1RSTR_GPIOARST_Msk


	)

9729 
	#RCC_AHB1RSTR_GPIOBRST_Pos
 (1U)

	)

9730 
	#RCC_AHB1RSTR_GPIOBRST_Msk
 (0x1U << 
RCC_AHB1RSTR_GPIOBRST_Pos
è

	)

9731 
	#RCC_AHB1RSTR_GPIOBRST
 
RCC_AHB1RSTR_GPIOBRST_Msk


	)

9732 
	#RCC_AHB1RSTR_GPIOCRST_Pos
 (2U)

	)

9733 
	#RCC_AHB1RSTR_GPIOCRST_Msk
 (0x1U << 
RCC_AHB1RSTR_GPIOCRST_Pos
è

	)

9734 
	#RCC_AHB1RSTR_GPIOCRST
 
RCC_AHB1RSTR_GPIOCRST_Msk


	)

9735 
	#RCC_AHB1RSTR_GPIODRST_Pos
 (3U)

	)

9736 
	#RCC_AHB1RSTR_GPIODRST_Msk
 (0x1U << 
RCC_AHB1RSTR_GPIODRST_Pos
è

	)

9737 
	#RCC_AHB1RSTR_GPIODRST
 
RCC_AHB1RSTR_GPIODRST_Msk


	)

9738 
	#RCC_AHB1RSTR_GPIOERST_Pos
 (4U)

	)

9739 
	#RCC_AHB1RSTR_GPIOERST_Msk
 (0x1U << 
RCC_AHB1RSTR_GPIOERST_Pos
è

	)

9740 
	#RCC_AHB1RSTR_GPIOERST
 
RCC_AHB1RSTR_GPIOERST_Msk


	)

9741 
	#RCC_AHB1RSTR_GPIOFRST_Pos
 (5U)

	)

9742 
	#RCC_AHB1RSTR_GPIOFRST_Msk
 (0x1U << 
RCC_AHB1RSTR_GPIOFRST_Pos
è

	)

9743 
	#RCC_AHB1RSTR_GPIOFRST
 
RCC_AHB1RSTR_GPIOFRST_Msk


	)

9744 
	#RCC_AHB1RSTR_GPIOGRST_Pos
 (6U)

	)

9745 
	#RCC_AHB1RSTR_GPIOGRST_Msk
 (0x1U << 
RCC_AHB1RSTR_GPIOGRST_Pos
è

	)

9746 
	#RCC_AHB1RSTR_GPIOGRST
 
RCC_AHB1RSTR_GPIOGRST_Msk


	)

9747 
	#RCC_AHB1RSTR_GPIOHRST_Pos
 (7U)

	)

9748 
	#RCC_AHB1RSTR_GPIOHRST_Msk
 (0x1U << 
RCC_AHB1RSTR_GPIOHRST_Pos
è

	)

9749 
	#RCC_AHB1RSTR_GPIOHRST
 
RCC_AHB1RSTR_GPIOHRST_Msk


	)

9750 
	#RCC_AHB1RSTR_GPIOIRST_Pos
 (8U)

	)

9751 
	#RCC_AHB1RSTR_GPIOIRST_Msk
 (0x1U << 
RCC_AHB1RSTR_GPIOIRST_Pos
è

	)

9752 
	#RCC_AHB1RSTR_GPIOIRST
 
RCC_AHB1RSTR_GPIOIRST_Msk


	)

9753 
	#RCC_AHB1RSTR_CRCRST_Pos
 (12U)

	)

9754 
	#RCC_AHB1RSTR_CRCRST_Msk
 (0x1U << 
RCC_AHB1RSTR_CRCRST_Pos
è

	)

9755 
	#RCC_AHB1RSTR_CRCRST
 
RCC_AHB1RSTR_CRCRST_Msk


	)

9756 
	#RCC_AHB1RSTR_DMA1RST_Pos
 (21U)

	)

9757 
	#RCC_AHB1RSTR_DMA1RST_Msk
 (0x1U << 
RCC_AHB1RSTR_DMA1RST_Pos
è

	)

9758 
	#RCC_AHB1RSTR_DMA1RST
 
RCC_AHB1RSTR_DMA1RST_Msk


	)

9759 
	#RCC_AHB1RSTR_DMA2RST_Pos
 (22U)

	)

9760 
	#RCC_AHB1RSTR_DMA2RST_Msk
 (0x1U << 
RCC_AHB1RSTR_DMA2RST_Pos
è

	)

9761 
	#RCC_AHB1RSTR_DMA2RST
 
RCC_AHB1RSTR_DMA2RST_Msk


	)

9762 
	#RCC_AHB1RSTR_ETHMACRST_Pos
 (25U)

	)

9763 
	#RCC_AHB1RSTR_ETHMACRST_Msk
 (0x1U << 
RCC_AHB1RSTR_ETHMACRST_Pos
è

	)

9764 
	#RCC_AHB1RSTR_ETHMACRST
 
RCC_AHB1RSTR_ETHMACRST_Msk


	)

9765 
	#RCC_AHB1RSTR_OTGHRST_Pos
 (29U)

	)

9766 
	#RCC_AHB1RSTR_OTGHRST_Msk
 (0x1U << 
RCC_AHB1RSTR_OTGHRST_Pos
è

	)

9767 
	#RCC_AHB1RSTR_OTGHRST
 
RCC_AHB1RSTR_OTGHRST_Msk


	)

9770 
	#RCC_AHB2RSTR_DCMIRST_Pos
 (0U)

	)

9771 
	#RCC_AHB2RSTR_DCMIRST_Msk
 (0x1U << 
RCC_AHB2RSTR_DCMIRST_Pos
è

	)

9772 
	#RCC_AHB2RSTR_DCMIRST
 
RCC_AHB2RSTR_DCMIRST_Msk


	)

9773 
	#RCC_AHB2RSTR_RNGRST_Pos
 (6U)

	)

9774 
	#RCC_AHB2RSTR_RNGRST_Msk
 (0x1U << 
RCC_AHB2RSTR_RNGRST_Pos
è

	)

9775 
	#RCC_AHB2RSTR_RNGRST
 
RCC_AHB2RSTR_RNGRST_Msk


	)

9776 
	#RCC_AHB2RSTR_OTGFSRST_Pos
 (7U)

	)

9777 
	#RCC_AHB2RSTR_OTGFSRST_Msk
 (0x1U << 
RCC_AHB2RSTR_OTGFSRST_Pos
è

	)

9778 
	#RCC_AHB2RSTR_OTGFSRST
 
RCC_AHB2RSTR_OTGFSRST_Msk


	)

9780 
	#RCC_AHB3RSTR_FSMCRST_Pos
 (0U)

	)

9781 
	#RCC_AHB3RSTR_FSMCRST_Msk
 (0x1U << 
RCC_AHB3RSTR_FSMCRST_Pos
è

	)

9782 
	#RCC_AHB3RSTR_FSMCRST
 
RCC_AHB3RSTR_FSMCRST_Msk


	)

9786 
	#RCC_APB1RSTR_TIM2RST_Pos
 (0U)

	)

9787 
	#RCC_APB1RSTR_TIM2RST_Msk
 (0x1U << 
RCC_APB1RSTR_TIM2RST_Pos
è

	)

9788 
	#RCC_APB1RSTR_TIM2RST
 
RCC_APB1RSTR_TIM2RST_Msk


	)

9789 
	#RCC_APB1RSTR_TIM3RST_Pos
 (1U)

	)

9790 
	#RCC_APB1RSTR_TIM3RST_Msk
 (0x1U << 
RCC_APB1RSTR_TIM3RST_Pos
è

	)

9791 
	#RCC_APB1RSTR_TIM3RST
 
RCC_APB1RSTR_TIM3RST_Msk


	)

9792 
	#RCC_APB1RSTR_TIM4RST_Pos
 (2U)

	)

9793 
	#RCC_APB1RSTR_TIM4RST_Msk
 (0x1U << 
RCC_APB1RSTR_TIM4RST_Pos
è

	)

9794 
	#RCC_APB1RSTR_TIM4RST
 
RCC_APB1RSTR_TIM4RST_Msk


	)

9795 
	#RCC_APB1RSTR_TIM5RST_Pos
 (3U)

	)

9796 
	#RCC_APB1RSTR_TIM5RST_Msk
 (0x1U << 
RCC_APB1RSTR_TIM5RST_Pos
è

	)

9797 
	#RCC_APB1RSTR_TIM5RST
 
RCC_APB1RSTR_TIM5RST_Msk


	)

9798 
	#RCC_APB1RSTR_TIM6RST_Pos
 (4U)

	)

9799 
	#RCC_APB1RSTR_TIM6RST_Msk
 (0x1U << 
RCC_APB1RSTR_TIM6RST_Pos
è

	)

9800 
	#RCC_APB1RSTR_TIM6RST
 
RCC_APB1RSTR_TIM6RST_Msk


	)

9801 
	#RCC_APB1RSTR_TIM7RST_Pos
 (5U)

	)

9802 
	#RCC_APB1RSTR_TIM7RST_Msk
 (0x1U << 
RCC_APB1RSTR_TIM7RST_Pos
è

	)

9803 
	#RCC_APB1RSTR_TIM7RST
 
RCC_APB1RSTR_TIM7RST_Msk


	)

9804 
	#RCC_APB1RSTR_TIM12RST_Pos
 (6U)

	)

9805 
	#RCC_APB1RSTR_TIM12RST_Msk
 (0x1U << 
RCC_APB1RSTR_TIM12RST_Pos
è

	)

9806 
	#RCC_APB1RSTR_TIM12RST
 
RCC_APB1RSTR_TIM12RST_Msk


	)

9807 
	#RCC_APB1RSTR_TIM13RST_Pos
 (7U)

	)

9808 
	#RCC_APB1RSTR_TIM13RST_Msk
 (0x1U << 
RCC_APB1RSTR_TIM13RST_Pos
è

	)

9809 
	#RCC_APB1RSTR_TIM13RST
 
RCC_APB1RSTR_TIM13RST_Msk


	)

9810 
	#RCC_APB1RSTR_TIM14RST_Pos
 (8U)

	)

9811 
	#RCC_APB1RSTR_TIM14RST_Msk
 (0x1U << 
RCC_APB1RSTR_TIM14RST_Pos
è

	)

9812 
	#RCC_APB1RSTR_TIM14RST
 
RCC_APB1RSTR_TIM14RST_Msk


	)

9813 
	#RCC_APB1RSTR_WWDGRST_Pos
 (11U)

	)

9814 
	#RCC_APB1RSTR_WWDGRST_Msk
 (0x1U << 
RCC_APB1RSTR_WWDGRST_Pos
è

	)

9815 
	#RCC_APB1RSTR_WWDGRST
 
RCC_APB1RSTR_WWDGRST_Msk


	)

9816 
	#RCC_APB1RSTR_SPI2RST_Pos
 (14U)

	)

9817 
	#RCC_APB1RSTR_SPI2RST_Msk
 (0x1U << 
RCC_APB1RSTR_SPI2RST_Pos
è

	)

9818 
	#RCC_APB1RSTR_SPI2RST
 
RCC_APB1RSTR_SPI2RST_Msk


	)

9819 
	#RCC_APB1RSTR_SPI3RST_Pos
 (15U)

	)

9820 
	#RCC_APB1RSTR_SPI3RST_Msk
 (0x1U << 
RCC_APB1RSTR_SPI3RST_Pos
è

	)

9821 
	#RCC_APB1RSTR_SPI3RST
 
RCC_APB1RSTR_SPI3RST_Msk


	)

9822 
	#RCC_APB1RSTR_USART2RST_Pos
 (17U)

	)

9823 
	#RCC_APB1RSTR_USART2RST_Msk
 (0x1U << 
RCC_APB1RSTR_USART2RST_Pos
è

	)

9824 
	#RCC_APB1RSTR_USART2RST
 
RCC_APB1RSTR_USART2RST_Msk


	)

9825 
	#RCC_APB1RSTR_USART3RST_Pos
 (18U)

	)

9826 
	#RCC_APB1RSTR_USART3RST_Msk
 (0x1U << 
RCC_APB1RSTR_USART3RST_Pos
è

	)

9827 
	#RCC_APB1RSTR_USART3RST
 
RCC_APB1RSTR_USART3RST_Msk


	)

9828 
	#RCC_APB1RSTR_UART4RST_Pos
 (19U)

	)

9829 
	#RCC_APB1RSTR_UART4RST_Msk
 (0x1U << 
RCC_APB1RSTR_UART4RST_Pos
è

	)

9830 
	#RCC_APB1RSTR_UART4RST
 
RCC_APB1RSTR_UART4RST_Msk


	)

9831 
	#RCC_APB1RSTR_UART5RST_Pos
 (20U)

	)

9832 
	#RCC_APB1RSTR_UART5RST_Msk
 (0x1U << 
RCC_APB1RSTR_UART5RST_Pos
è

	)

9833 
	#RCC_APB1RSTR_UART5RST
 
RCC_APB1RSTR_UART5RST_Msk


	)

9834 
	#RCC_APB1RSTR_I2C1RST_Pos
 (21U)

	)

9835 
	#RCC_APB1RSTR_I2C1RST_Msk
 (0x1U << 
RCC_APB1RSTR_I2C1RST_Pos
è

	)

9836 
	#RCC_APB1RSTR_I2C1RST
 
RCC_APB1RSTR_I2C1RST_Msk


	)

9837 
	#RCC_APB1RSTR_I2C2RST_Pos
 (22U)

	)

9838 
	#RCC_APB1RSTR_I2C2RST_Msk
 (0x1U << 
RCC_APB1RSTR_I2C2RST_Pos
è

	)

9839 
	#RCC_APB1RSTR_I2C2RST
 
RCC_APB1RSTR_I2C2RST_Msk


	)

9840 
	#RCC_APB1RSTR_I2C3RST_Pos
 (23U)

	)

9841 
	#RCC_APB1RSTR_I2C3RST_Msk
 (0x1U << 
RCC_APB1RSTR_I2C3RST_Pos
è

	)

9842 
	#RCC_APB1RSTR_I2C3RST
 
RCC_APB1RSTR_I2C3RST_Msk


	)

9843 
	#RCC_APB1RSTR_CAN1RST_Pos
 (25U)

	)

9844 
	#RCC_APB1RSTR_CAN1RST_Msk
 (0x1U << 
RCC_APB1RSTR_CAN1RST_Pos
è

	)

9845 
	#RCC_APB1RSTR_CAN1RST
 
RCC_APB1RSTR_CAN1RST_Msk


	)

9846 
	#RCC_APB1RSTR_CAN2RST_Pos
 (26U)

	)

9847 
	#RCC_APB1RSTR_CAN2RST_Msk
 (0x1U << 
RCC_APB1RSTR_CAN2RST_Pos
è

	)

9848 
	#RCC_APB1RSTR_CAN2RST
 
RCC_APB1RSTR_CAN2RST_Msk


	)

9849 
	#RCC_APB1RSTR_PWRRST_Pos
 (28U)

	)

9850 
	#RCC_APB1RSTR_PWRRST_Msk
 (0x1U << 
RCC_APB1RSTR_PWRRST_Pos
è

	)

9851 
	#RCC_APB1RSTR_PWRRST
 
RCC_APB1RSTR_PWRRST_Msk


	)

9852 
	#RCC_APB1RSTR_DACRST_Pos
 (29U)

	)

9853 
	#RCC_APB1RSTR_DACRST_Msk
 (0x1U << 
RCC_APB1RSTR_DACRST_Pos
è

	)

9854 
	#RCC_APB1RSTR_DACRST
 
RCC_APB1RSTR_DACRST_Msk


	)

9857 
	#RCC_APB2RSTR_TIM1RST_Pos
 (0U)

	)

9858 
	#RCC_APB2RSTR_TIM1RST_Msk
 (0x1U << 
RCC_APB2RSTR_TIM1RST_Pos
è

	)

9859 
	#RCC_APB2RSTR_TIM1RST
 
RCC_APB2RSTR_TIM1RST_Msk


	)

9860 
	#RCC_APB2RSTR_TIM8RST_Pos
 (1U)

	)

9861 
	#RCC_APB2RSTR_TIM8RST_Msk
 (0x1U << 
RCC_APB2RSTR_TIM8RST_Pos
è

	)

9862 
	#RCC_APB2RSTR_TIM8RST
 
RCC_APB2RSTR_TIM8RST_Msk


	)

9863 
	#RCC_APB2RSTR_USART1RST_Pos
 (4U)

	)

9864 
	#RCC_APB2RSTR_USART1RST_Msk
 (0x1U << 
RCC_APB2RSTR_USART1RST_Pos
è

	)

9865 
	#RCC_APB2RSTR_USART1RST
 
RCC_APB2RSTR_USART1RST_Msk


	)

9866 
	#RCC_APB2RSTR_USART6RST_Pos
 (5U)

	)

9867 
	#RCC_APB2RSTR_USART6RST_Msk
 (0x1U << 
RCC_APB2RSTR_USART6RST_Pos
è

	)

9868 
	#RCC_APB2RSTR_USART6RST
 
RCC_APB2RSTR_USART6RST_Msk


	)

9869 
	#RCC_APB2RSTR_ADCRST_Pos
 (8U)

	)

9870 
	#RCC_APB2RSTR_ADCRST_Msk
 (0x1U << 
RCC_APB2RSTR_ADCRST_Pos
è

	)

9871 
	#RCC_APB2RSTR_ADCRST
 
RCC_APB2RSTR_ADCRST_Msk


	)

9872 
	#RCC_APB2RSTR_SDIORST_Pos
 (11U)

	)

9873 
	#RCC_APB2RSTR_SDIORST_Msk
 (0x1U << 
RCC_APB2RSTR_SDIORST_Pos
è

	)

9874 
	#RCC_APB2RSTR_SDIORST
 
RCC_APB2RSTR_SDIORST_Msk


	)

9875 
	#RCC_APB2RSTR_SPI1RST_Pos
 (12U)

	)

9876 
	#RCC_APB2RSTR_SPI1RST_Msk
 (0x1U << 
RCC_APB2RSTR_SPI1RST_Pos
è

	)

9877 
	#RCC_APB2RSTR_SPI1RST
 
RCC_APB2RSTR_SPI1RST_Msk


	)

9878 
	#RCC_APB2RSTR_SYSCFGRST_Pos
 (14U)

	)

9879 
	#RCC_APB2RSTR_SYSCFGRST_Msk
 (0x1U << 
RCC_APB2RSTR_SYSCFGRST_Pos
è

	)

9880 
	#RCC_APB2RSTR_SYSCFGRST
 
RCC_APB2RSTR_SYSCFGRST_Msk


	)

9881 
	#RCC_APB2RSTR_TIM9RST_Pos
 (16U)

	)

9882 
	#RCC_APB2RSTR_TIM9RST_Msk
 (0x1U << 
RCC_APB2RSTR_TIM9RST_Pos
è

	)

9883 
	#RCC_APB2RSTR_TIM9RST
 
RCC_APB2RSTR_TIM9RST_Msk


	)

9884 
	#RCC_APB2RSTR_TIM10RST_Pos
 (17U)

	)

9885 
	#RCC_APB2RSTR_TIM10RST_Msk
 (0x1U << 
RCC_APB2RSTR_TIM10RST_Pos
è

	)

9886 
	#RCC_APB2RSTR_TIM10RST
 
RCC_APB2RSTR_TIM10RST_Msk


	)

9887 
	#RCC_APB2RSTR_TIM11RST_Pos
 (18U)

	)

9888 
	#RCC_APB2RSTR_TIM11RST_Msk
 (0x1U << 
RCC_APB2RSTR_TIM11RST_Pos
è

	)

9889 
	#RCC_APB2RSTR_TIM11RST
 
RCC_APB2RSTR_TIM11RST_Msk


	)

9892 
	#RCC_APB2RSTR_SPI1
 
RCC_APB2RSTR_SPI1RST


	)

9895 
	#RCC_AHB1ENR_GPIOAEN_Pos
 (0U)

	)

9896 
	#RCC_AHB1ENR_GPIOAEN_Msk
 (0x1U << 
RCC_AHB1ENR_GPIOAEN_Pos
è

	)

9897 
	#RCC_AHB1ENR_GPIOAEN
 
RCC_AHB1ENR_GPIOAEN_Msk


	)

9898 
	#RCC_AHB1ENR_GPIOBEN_Pos
 (1U)

	)

9899 
	#RCC_AHB1ENR_GPIOBEN_Msk
 (0x1U << 
RCC_AHB1ENR_GPIOBEN_Pos
è

	)

9900 
	#RCC_AHB1ENR_GPIOBEN
 
RCC_AHB1ENR_GPIOBEN_Msk


	)

9901 
	#RCC_AHB1ENR_GPIOCEN_Pos
 (2U)

	)

9902 
	#RCC_AHB1ENR_GPIOCEN_Msk
 (0x1U << 
RCC_AHB1ENR_GPIOCEN_Pos
è

	)

9903 
	#RCC_AHB1ENR_GPIOCEN
 
RCC_AHB1ENR_GPIOCEN_Msk


	)

9904 
	#RCC_AHB1ENR_GPIODEN_Pos
 (3U)

	)

9905 
	#RCC_AHB1ENR_GPIODEN_Msk
 (0x1U << 
RCC_AHB1ENR_GPIODEN_Pos
è

	)

9906 
	#RCC_AHB1ENR_GPIODEN
 
RCC_AHB1ENR_GPIODEN_Msk


	)

9907 
	#RCC_AHB1ENR_GPIOEEN_Pos
 (4U)

	)

9908 
	#RCC_AHB1ENR_GPIOEEN_Msk
 (0x1U << 
RCC_AHB1ENR_GPIOEEN_Pos
è

	)

9909 
	#RCC_AHB1ENR_GPIOEEN
 
RCC_AHB1ENR_GPIOEEN_Msk


	)

9910 
	#RCC_AHB1ENR_GPIOFEN_Pos
 (5U)

	)

9911 
	#RCC_AHB1ENR_GPIOFEN_Msk
 (0x1U << 
RCC_AHB1ENR_GPIOFEN_Pos
è

	)

9912 
	#RCC_AHB1ENR_GPIOFEN
 
RCC_AHB1ENR_GPIOFEN_Msk


	)

9913 
	#RCC_AHB1ENR_GPIOGEN_Pos
 (6U)

	)

9914 
	#RCC_AHB1ENR_GPIOGEN_Msk
 (0x1U << 
RCC_AHB1ENR_GPIOGEN_Pos
è

	)

9915 
	#RCC_AHB1ENR_GPIOGEN
 
RCC_AHB1ENR_GPIOGEN_Msk


	)

9916 
	#RCC_AHB1ENR_GPIOHEN_Pos
 (7U)

	)

9917 
	#RCC_AHB1ENR_GPIOHEN_Msk
 (0x1U << 
RCC_AHB1ENR_GPIOHEN_Pos
è

	)

9918 
	#RCC_AHB1ENR_GPIOHEN
 
RCC_AHB1ENR_GPIOHEN_Msk


	)

9919 
	#RCC_AHB1ENR_GPIOIEN_Pos
 (8U)

	)

9920 
	#RCC_AHB1ENR_GPIOIEN_Msk
 (0x1U << 
RCC_AHB1ENR_GPIOIEN_Pos
è

	)

9921 
	#RCC_AHB1ENR_GPIOIEN
 
RCC_AHB1ENR_GPIOIEN_Msk


	)

9922 
	#RCC_AHB1ENR_CRCEN_Pos
 (12U)

	)

9923 
	#RCC_AHB1ENR_CRCEN_Msk
 (0x1U << 
RCC_AHB1ENR_CRCEN_Pos
è

	)

9924 
	#RCC_AHB1ENR_CRCEN
 
RCC_AHB1ENR_CRCEN_Msk


	)

9925 
	#RCC_AHB1ENR_BKPSRAMEN_Pos
 (18U)

	)

9926 
	#RCC_AHB1ENR_BKPSRAMEN_Msk
 (0x1U << 
RCC_AHB1ENR_BKPSRAMEN_Pos
è

	)

9927 
	#RCC_AHB1ENR_BKPSRAMEN
 
RCC_AHB1ENR_BKPSRAMEN_Msk


	)

9928 
	#RCC_AHB1ENR_CCMDATARAMEN_Pos
 (20U)

	)

9929 
	#RCC_AHB1ENR_CCMDATARAMEN_Msk
 (0x1U << 
RCC_AHB1ENR_CCMDATARAMEN_Pos
è

	)

9930 
	#RCC_AHB1ENR_CCMDATARAMEN
 
RCC_AHB1ENR_CCMDATARAMEN_Msk


	)

9931 
	#RCC_AHB1ENR_DMA1EN_Pos
 (21U)

	)

9932 
	#RCC_AHB1ENR_DMA1EN_Msk
 (0x1U << 
RCC_AHB1ENR_DMA1EN_Pos
è

	)

9933 
	#RCC_AHB1ENR_DMA1EN
 
RCC_AHB1ENR_DMA1EN_Msk


	)

9934 
	#RCC_AHB1ENR_DMA2EN_Pos
 (22U)

	)

9935 
	#RCC_AHB1ENR_DMA2EN_Msk
 (0x1U << 
RCC_AHB1ENR_DMA2EN_Pos
è

	)

9936 
	#RCC_AHB1ENR_DMA2EN
 
RCC_AHB1ENR_DMA2EN_Msk


	)

9937 
	#RCC_AHB1ENR_ETHMACEN_Pos
 (25U)

	)

9938 
	#RCC_AHB1ENR_ETHMACEN_Msk
 (0x1U << 
RCC_AHB1ENR_ETHMACEN_Pos
è

	)

9939 
	#RCC_AHB1ENR_ETHMACEN
 
RCC_AHB1ENR_ETHMACEN_Msk


	)

9940 
	#RCC_AHB1ENR_ETHMACTXEN_Pos
 (26U)

	)

9941 
	#RCC_AHB1ENR_ETHMACTXEN_Msk
 (0x1U << 
RCC_AHB1ENR_ETHMACTXEN_Pos
è

	)

9942 
	#RCC_AHB1ENR_ETHMACTXEN
 
RCC_AHB1ENR_ETHMACTXEN_Msk


	)

9943 
	#RCC_AHB1ENR_ETHMACRXEN_Pos
 (27U)

	)

9944 
	#RCC_AHB1ENR_ETHMACRXEN_Msk
 (0x1U << 
RCC_AHB1ENR_ETHMACRXEN_Pos
è

	)

9945 
	#RCC_AHB1ENR_ETHMACRXEN
 
RCC_AHB1ENR_ETHMACRXEN_Msk


	)

9946 
	#RCC_AHB1ENR_ETHMACPTPEN_Pos
 (28U)

	)

9947 
	#RCC_AHB1ENR_ETHMACPTPEN_Msk
 (0x1U << 
RCC_AHB1ENR_ETHMACPTPEN_Pos
è

	)

9948 
	#RCC_AHB1ENR_ETHMACPTPEN
 
RCC_AHB1ENR_ETHMACPTPEN_Msk


	)

9949 
	#RCC_AHB1ENR_OTGHSEN_Pos
 (29U)

	)

9950 
	#RCC_AHB1ENR_OTGHSEN_Msk
 (0x1U << 
RCC_AHB1ENR_OTGHSEN_Pos
è

	)

9951 
	#RCC_AHB1ENR_OTGHSEN
 
RCC_AHB1ENR_OTGHSEN_Msk


	)

9952 
	#RCC_AHB1ENR_OTGHSULPIEN_Pos
 (30U)

	)

9953 
	#RCC_AHB1ENR_OTGHSULPIEN_Msk
 (0x1U << 
RCC_AHB1ENR_OTGHSULPIEN_Pos
è

	)

9954 
	#RCC_AHB1ENR_OTGHSULPIEN
 
RCC_AHB1ENR_OTGHSULPIEN_Msk


	)

9959 
	#RCC_AHB2_SUPPORT


	)

9961 
	#RCC_AHB2ENR_DCMIEN_Pos
 (0U)

	)

9962 
	#RCC_AHB2ENR_DCMIEN_Msk
 (0x1U << 
RCC_AHB2ENR_DCMIEN_Pos
è

	)

9963 
	#RCC_AHB2ENR_DCMIEN
 
RCC_AHB2ENR_DCMIEN_Msk


	)

9964 
	#RCC_AHB2ENR_RNGEN_Pos
 (6U)

	)

9965 
	#RCC_AHB2ENR_RNGEN_Msk
 (0x1U << 
RCC_AHB2ENR_RNGEN_Pos
è

	)

9966 
	#RCC_AHB2ENR_RNGEN
 
RCC_AHB2ENR_RNGEN_Msk


	)

9967 
	#RCC_AHB2ENR_OTGFSEN_Pos
 (7U)

	)

9968 
	#RCC_AHB2ENR_OTGFSEN_Msk
 (0x1U << 
RCC_AHB2ENR_OTGFSEN_Pos
è

	)

9969 
	#RCC_AHB2ENR_OTGFSEN
 
RCC_AHB2ENR_OTGFSEN_Msk


	)

9975 
	#RCC_AHB3_SUPPORT


	)

9977 
	#RCC_AHB3ENR_FSMCEN_Pos
 (0U)

	)

9978 
	#RCC_AHB3ENR_FSMCEN_Msk
 (0x1U << 
RCC_AHB3ENR_FSMCEN_Pos
è

	)

9979 
	#RCC_AHB3ENR_FSMCEN
 
RCC_AHB3ENR_FSMCEN_Msk


	)

9982 
	#RCC_APB1ENR_TIM2EN_Pos
 (0U)

	)

9983 
	#RCC_APB1ENR_TIM2EN_Msk
 (0x1U << 
RCC_APB1ENR_TIM2EN_Pos
è

	)

9984 
	#RCC_APB1ENR_TIM2EN
 
RCC_APB1ENR_TIM2EN_Msk


	)

9985 
	#RCC_APB1ENR_TIM3EN_Pos
 (1U)

	)

9986 
	#RCC_APB1ENR_TIM3EN_Msk
 (0x1U << 
RCC_APB1ENR_TIM3EN_Pos
è

	)

9987 
	#RCC_APB1ENR_TIM3EN
 
RCC_APB1ENR_TIM3EN_Msk


	)

9988 
	#RCC_APB1ENR_TIM4EN_Pos
 (2U)

	)

9989 
	#RCC_APB1ENR_TIM4EN_Msk
 (0x1U << 
RCC_APB1ENR_TIM4EN_Pos
è

	)

9990 
	#RCC_APB1ENR_TIM4EN
 
RCC_APB1ENR_TIM4EN_Msk


	)

9991 
	#RCC_APB1ENR_TIM5EN_Pos
 (3U)

	)

9992 
	#RCC_APB1ENR_TIM5EN_Msk
 (0x1U << 
RCC_APB1ENR_TIM5EN_Pos
è

	)

9993 
	#RCC_APB1ENR_TIM5EN
 
RCC_APB1ENR_TIM5EN_Msk


	)

9994 
	#RCC_APB1ENR_TIM6EN_Pos
 (4U)

	)

9995 
	#RCC_APB1ENR_TIM6EN_Msk
 (0x1U << 
RCC_APB1ENR_TIM6EN_Pos
è

	)

9996 
	#RCC_APB1ENR_TIM6EN
 
RCC_APB1ENR_TIM6EN_Msk


	)

9997 
	#RCC_APB1ENR_TIM7EN_Pos
 (5U)

	)

9998 
	#RCC_APB1ENR_TIM7EN_Msk
 (0x1U << 
RCC_APB1ENR_TIM7EN_Pos
è

	)

9999 
	#RCC_APB1ENR_TIM7EN
 
RCC_APB1ENR_TIM7EN_Msk


	)

10000 
	#RCC_APB1ENR_TIM12EN_Pos
 (6U)

	)

10001 
	#RCC_APB1ENR_TIM12EN_Msk
 (0x1U << 
RCC_APB1ENR_TIM12EN_Pos
è

	)

10002 
	#RCC_APB1ENR_TIM12EN
 
RCC_APB1ENR_TIM12EN_Msk


	)

10003 
	#RCC_APB1ENR_TIM13EN_Pos
 (7U)

	)

10004 
	#RCC_APB1ENR_TIM13EN_Msk
 (0x1U << 
RCC_APB1ENR_TIM13EN_Pos
è

	)

10005 
	#RCC_APB1ENR_TIM13EN
 
RCC_APB1ENR_TIM13EN_Msk


	)

10006 
	#RCC_APB1ENR_TIM14EN_Pos
 (8U)

	)

10007 
	#RCC_APB1ENR_TIM14EN_Msk
 (0x1U << 
RCC_APB1ENR_TIM14EN_Pos
è

	)

10008 
	#RCC_APB1ENR_TIM14EN
 
RCC_APB1ENR_TIM14EN_Msk


	)

10009 
	#RCC_APB1ENR_WWDGEN_Pos
 (11U)

	)

10010 
	#RCC_APB1ENR_WWDGEN_Msk
 (0x1U << 
RCC_APB1ENR_WWDGEN_Pos
è

	)

10011 
	#RCC_APB1ENR_WWDGEN
 
RCC_APB1ENR_WWDGEN_Msk


	)

10012 
	#RCC_APB1ENR_SPI2EN_Pos
 (14U)

	)

10013 
	#RCC_APB1ENR_SPI2EN_Msk
 (0x1U << 
RCC_APB1ENR_SPI2EN_Pos
è

	)

10014 
	#RCC_APB1ENR_SPI2EN
 
RCC_APB1ENR_SPI2EN_Msk


	)

10015 
	#RCC_APB1ENR_SPI3EN_Pos
 (15U)

	)

10016 
	#RCC_APB1ENR_SPI3EN_Msk
 (0x1U << 
RCC_APB1ENR_SPI3EN_Pos
è

	)

10017 
	#RCC_APB1ENR_SPI3EN
 
RCC_APB1ENR_SPI3EN_Msk


	)

10018 
	#RCC_APB1ENR_USART2EN_Pos
 (17U)

	)

10019 
	#RCC_APB1ENR_USART2EN_Msk
 (0x1U << 
RCC_APB1ENR_USART2EN_Pos
è

	)

10020 
	#RCC_APB1ENR_USART2EN
 
RCC_APB1ENR_USART2EN_Msk


	)

10021 
	#RCC_APB1ENR_USART3EN_Pos
 (18U)

	)

10022 
	#RCC_APB1ENR_USART3EN_Msk
 (0x1U << 
RCC_APB1ENR_USART3EN_Pos
è

	)

10023 
	#RCC_APB1ENR_USART3EN
 
RCC_APB1ENR_USART3EN_Msk


	)

10024 
	#RCC_APB1ENR_UART4EN_Pos
 (19U)

	)

10025 
	#RCC_APB1ENR_UART4EN_Msk
 (0x1U << 
RCC_APB1ENR_UART4EN_Pos
è

	)

10026 
	#RCC_APB1ENR_UART4EN
 
RCC_APB1ENR_UART4EN_Msk


	)

10027 
	#RCC_APB1ENR_UART5EN_Pos
 (20U)

	)

10028 
	#RCC_APB1ENR_UART5EN_Msk
 (0x1U << 
RCC_APB1ENR_UART5EN_Pos
è

	)

10029 
	#RCC_APB1ENR_UART5EN
 
RCC_APB1ENR_UART5EN_Msk


	)

10030 
	#RCC_APB1ENR_I2C1EN_Pos
 (21U)

	)

10031 
	#RCC_APB1ENR_I2C1EN_Msk
 (0x1U << 
RCC_APB1ENR_I2C1EN_Pos
è

	)

10032 
	#RCC_APB1ENR_I2C1EN
 
RCC_APB1ENR_I2C1EN_Msk


	)

10033 
	#RCC_APB1ENR_I2C2EN_Pos
 (22U)

	)

10034 
	#RCC_APB1ENR_I2C2EN_Msk
 (0x1U << 
RCC_APB1ENR_I2C2EN_Pos
è

	)

10035 
	#RCC_APB1ENR_I2C2EN
 
RCC_APB1ENR_I2C2EN_Msk


	)

10036 
	#RCC_APB1ENR_I2C3EN_Pos
 (23U)

	)

10037 
	#RCC_APB1ENR_I2C3EN_Msk
 (0x1U << 
RCC_APB1ENR_I2C3EN_Pos
è

	)

10038 
	#RCC_APB1ENR_I2C3EN
 
RCC_APB1ENR_I2C3EN_Msk


	)

10039 
	#RCC_APB1ENR_CAN1EN_Pos
 (25U)

	)

10040 
	#RCC_APB1ENR_CAN1EN_Msk
 (0x1U << 
RCC_APB1ENR_CAN1EN_Pos
è

	)

10041 
	#RCC_APB1ENR_CAN1EN
 
RCC_APB1ENR_CAN1EN_Msk


	)

10042 
	#RCC_APB1ENR_CAN2EN_Pos
 (26U)

	)

10043 
	#RCC_APB1ENR_CAN2EN_Msk
 (0x1U << 
RCC_APB1ENR_CAN2EN_Pos
è

	)

10044 
	#RCC_APB1ENR_CAN2EN
 
RCC_APB1ENR_CAN2EN_Msk


	)

10045 
	#RCC_APB1ENR_PWREN_Pos
 (28U)

	)

10046 
	#RCC_APB1ENR_PWREN_Msk
 (0x1U << 
RCC_APB1ENR_PWREN_Pos
è

	)

10047 
	#RCC_APB1ENR_PWREN
 
RCC_APB1ENR_PWREN_Msk


	)

10048 
	#RCC_APB1ENR_DACEN_Pos
 (29U)

	)

10049 
	#RCC_APB1ENR_DACEN_Msk
 (0x1U << 
RCC_APB1ENR_DACEN_Pos
è

	)

10050 
	#RCC_APB1ENR_DACEN
 
RCC_APB1ENR_DACEN_Msk


	)

10053 
	#RCC_APB2ENR_TIM1EN_Pos
 (0U)

	)

10054 
	#RCC_APB2ENR_TIM1EN_Msk
 (0x1U << 
RCC_APB2ENR_TIM1EN_Pos
è

	)

10055 
	#RCC_APB2ENR_TIM1EN
 
RCC_APB2ENR_TIM1EN_Msk


	)

10056 
	#RCC_APB2ENR_TIM8EN_Pos
 (1U)

	)

10057 
	#RCC_APB2ENR_TIM8EN_Msk
 (0x1U << 
RCC_APB2ENR_TIM8EN_Pos
è

	)

10058 
	#RCC_APB2ENR_TIM8EN
 
RCC_APB2ENR_TIM8EN_Msk


	)

10059 
	#RCC_APB2ENR_USART1EN_Pos
 (4U)

	)

10060 
	#RCC_APB2ENR_USART1EN_Msk
 (0x1U << 
RCC_APB2ENR_USART1EN_Pos
è

	)

10061 
	#RCC_APB2ENR_USART1EN
 
RCC_APB2ENR_USART1EN_Msk


	)

10062 
	#RCC_APB2ENR_USART6EN_Pos
 (5U)

	)

10063 
	#RCC_APB2ENR_USART6EN_Msk
 (0x1U << 
RCC_APB2ENR_USART6EN_Pos
è

	)

10064 
	#RCC_APB2ENR_USART6EN
 
RCC_APB2ENR_USART6EN_Msk


	)

10065 
	#RCC_APB2ENR_ADC1EN_Pos
 (8U)

	)

10066 
	#RCC_APB2ENR_ADC1EN_Msk
 (0x1U << 
RCC_APB2ENR_ADC1EN_Pos
è

	)

10067 
	#RCC_APB2ENR_ADC1EN
 
RCC_APB2ENR_ADC1EN_Msk


	)

10068 
	#RCC_APB2ENR_ADC2EN_Pos
 (9U)

	)

10069 
	#RCC_APB2ENR_ADC2EN_Msk
 (0x1U << 
RCC_APB2ENR_ADC2EN_Pos
è

	)

10070 
	#RCC_APB2ENR_ADC2EN
 
RCC_APB2ENR_ADC2EN_Msk


	)

10071 
	#RCC_APB2ENR_ADC3EN_Pos
 (10U)

	)

10072 
	#RCC_APB2ENR_ADC3EN_Msk
 (0x1U << 
RCC_APB2ENR_ADC3EN_Pos
è

	)

10073 
	#RCC_APB2ENR_ADC3EN
 
RCC_APB2ENR_ADC3EN_Msk


	)

10074 
	#RCC_APB2ENR_SDIOEN_Pos
 (11U)

	)

10075 
	#RCC_APB2ENR_SDIOEN_Msk
 (0x1U << 
RCC_APB2ENR_SDIOEN_Pos
è

	)

10076 
	#RCC_APB2ENR_SDIOEN
 
RCC_APB2ENR_SDIOEN_Msk


	)

10077 
	#RCC_APB2ENR_SPI1EN_Pos
 (12U)

	)

10078 
	#RCC_APB2ENR_SPI1EN_Msk
 (0x1U << 
RCC_APB2ENR_SPI1EN_Pos
è

	)

10079 
	#RCC_APB2ENR_SPI1EN
 
RCC_APB2ENR_SPI1EN_Msk


	)

10080 
	#RCC_APB2ENR_SYSCFGEN_Pos
 (14U)

	)

10081 
	#RCC_APB2ENR_SYSCFGEN_Msk
 (0x1U << 
RCC_APB2ENR_SYSCFGEN_Pos
è

	)

10082 
	#RCC_APB2ENR_SYSCFGEN
 
RCC_APB2ENR_SYSCFGEN_Msk


	)

10083 
	#RCC_APB2ENR_TIM9EN_Pos
 (16U)

	)

10084 
	#RCC_APB2ENR_TIM9EN_Msk
 (0x1U << 
RCC_APB2ENR_TIM9EN_Pos
è

	)

10085 
	#RCC_APB2ENR_TIM9EN
 
RCC_APB2ENR_TIM9EN_Msk


	)

10086 
	#RCC_APB2ENR_TIM10EN_Pos
 (17U)

	)

10087 
	#RCC_APB2ENR_TIM10EN_Msk
 (0x1U << 
RCC_APB2ENR_TIM10EN_Pos
è

	)

10088 
	#RCC_APB2ENR_TIM10EN
 
RCC_APB2ENR_TIM10EN_Msk


	)

10089 
	#RCC_APB2ENR_TIM11EN_Pos
 (18U)

	)

10090 
	#RCC_APB2ENR_TIM11EN_Msk
 (0x1U << 
RCC_APB2ENR_TIM11EN_Pos
è

	)

10091 
	#RCC_APB2ENR_TIM11EN
 
RCC_APB2ENR_TIM11EN_Msk


	)

10094 
	#RCC_AHB1LPENR_GPIOALPEN_Pos
 (0U)

	)

10095 
	#RCC_AHB1LPENR_GPIOALPEN_Msk
 (0x1U << 
RCC_AHB1LPENR_GPIOALPEN_Pos
è

	)

10096 
	#RCC_AHB1LPENR_GPIOALPEN
 
RCC_AHB1LPENR_GPIOALPEN_Msk


	)

10097 
	#RCC_AHB1LPENR_GPIOBLPEN_Pos
 (1U)

	)

10098 
	#RCC_AHB1LPENR_GPIOBLPEN_Msk
 (0x1U << 
RCC_AHB1LPENR_GPIOBLPEN_Pos
è

	)

10099 
	#RCC_AHB1LPENR_GPIOBLPEN
 
RCC_AHB1LPENR_GPIOBLPEN_Msk


	)

10100 
	#RCC_AHB1LPENR_GPIOCLPEN_Pos
 (2U)

	)

10101 
	#RCC_AHB1LPENR_GPIOCLPEN_Msk
 (0x1U << 
RCC_AHB1LPENR_GPIOCLPEN_Pos
è

	)

10102 
	#RCC_AHB1LPENR_GPIOCLPEN
 
RCC_AHB1LPENR_GPIOCLPEN_Msk


	)

10103 
	#RCC_AHB1LPENR_GPIODLPEN_Pos
 (3U)

	)

10104 
	#RCC_AHB1LPENR_GPIODLPEN_Msk
 (0x1U << 
RCC_AHB1LPENR_GPIODLPEN_Pos
è

	)

10105 
	#RCC_AHB1LPENR_GPIODLPEN
 
RCC_AHB1LPENR_GPIODLPEN_Msk


	)

10106 
	#RCC_AHB1LPENR_GPIOELPEN_Pos
 (4U)

	)

10107 
	#RCC_AHB1LPENR_GPIOELPEN_Msk
 (0x1U << 
RCC_AHB1LPENR_GPIOELPEN_Pos
è

	)

10108 
	#RCC_AHB1LPENR_GPIOELPEN
 
RCC_AHB1LPENR_GPIOELPEN_Msk


	)

10109 
	#RCC_AHB1LPENR_GPIOFLPEN_Pos
 (5U)

	)

10110 
	#RCC_AHB1LPENR_GPIOFLPEN_Msk
 (0x1U << 
RCC_AHB1LPENR_GPIOFLPEN_Pos
è

	)

10111 
	#RCC_AHB1LPENR_GPIOFLPEN
 
RCC_AHB1LPENR_GPIOFLPEN_Msk


	)

10112 
	#RCC_AHB1LPENR_GPIOGLPEN_Pos
 (6U)

	)

10113 
	#RCC_AHB1LPENR_GPIOGLPEN_Msk
 (0x1U << 
RCC_AHB1LPENR_GPIOGLPEN_Pos
è

	)

10114 
	#RCC_AHB1LPENR_GPIOGLPEN
 
RCC_AHB1LPENR_GPIOGLPEN_Msk


	)

10115 
	#RCC_AHB1LPENR_GPIOHLPEN_Pos
 (7U)

	)

10116 
	#RCC_AHB1LPENR_GPIOHLPEN_Msk
 (0x1U << 
RCC_AHB1LPENR_GPIOHLPEN_Pos
è

	)

10117 
	#RCC_AHB1LPENR_GPIOHLPEN
 
RCC_AHB1LPENR_GPIOHLPEN_Msk


	)

10118 
	#RCC_AHB1LPENR_GPIOILPEN_Pos
 (8U)

	)

10119 
	#RCC_AHB1LPENR_GPIOILPEN_Msk
 (0x1U << 
RCC_AHB1LPENR_GPIOILPEN_Pos
è

	)

10120 
	#RCC_AHB1LPENR_GPIOILPEN
 
RCC_AHB1LPENR_GPIOILPEN_Msk


	)

10121 
	#RCC_AHB1LPENR_CRCLPEN_Pos
 (12U)

	)

10122 
	#RCC_AHB1LPENR_CRCLPEN_Msk
 (0x1U << 
RCC_AHB1LPENR_CRCLPEN_Pos
è

	)

10123 
	#RCC_AHB1LPENR_CRCLPEN
 
RCC_AHB1LPENR_CRCLPEN_Msk


	)

10124 
	#RCC_AHB1LPENR_FLITFLPEN_Pos
 (15U)

	)

10125 
	#RCC_AHB1LPENR_FLITFLPEN_Msk
 (0x1U << 
RCC_AHB1LPENR_FLITFLPEN_Pos
è

	)

10126 
	#RCC_AHB1LPENR_FLITFLPEN
 
RCC_AHB1LPENR_FLITFLPEN_Msk


	)

10127 
	#RCC_AHB1LPENR_SRAM1LPEN_Pos
 (16U)

	)

10128 
	#RCC_AHB1LPENR_SRAM1LPEN_Msk
 (0x1U << 
RCC_AHB1LPENR_SRAM1LPEN_Pos
è

	)

10129 
	#RCC_AHB1LPENR_SRAM1LPEN
 
RCC_AHB1LPENR_SRAM1LPEN_Msk


	)

10130 
	#RCC_AHB1LPENR_SRAM2LPEN_Pos
 (17U)

	)

10131 
	#RCC_AHB1LPENR_SRAM2LPEN_Msk
 (0x1U << 
RCC_AHB1LPENR_SRAM2LPEN_Pos
è

	)

10132 
	#RCC_AHB1LPENR_SRAM2LPEN
 
RCC_AHB1LPENR_SRAM2LPEN_Msk


	)

10133 
	#RCC_AHB1LPENR_BKPSRAMLPEN_Pos
 (18U)

	)

10134 
	#RCC_AHB1LPENR_BKPSRAMLPEN_Msk
 (0x1U << 
RCC_AHB1LPENR_BKPSRAMLPEN_Pos
è

	)

10135 
	#RCC_AHB1LPENR_BKPSRAMLPEN
 
RCC_AHB1LPENR_BKPSRAMLPEN_Msk


	)

10136 
	#RCC_AHB1LPENR_DMA1LPEN_Pos
 (21U)

	)

10137 
	#RCC_AHB1LPENR_DMA1LPEN_Msk
 (0x1U << 
RCC_AHB1LPENR_DMA1LPEN_Pos
è

	)

10138 
	#RCC_AHB1LPENR_DMA1LPEN
 
RCC_AHB1LPENR_DMA1LPEN_Msk


	)

10139 
	#RCC_AHB1LPENR_DMA2LPEN_Pos
 (22U)

	)

10140 
	#RCC_AHB1LPENR_DMA2LPEN_Msk
 (0x1U << 
RCC_AHB1LPENR_DMA2LPEN_Pos
è

	)

10141 
	#RCC_AHB1LPENR_DMA2LPEN
 
RCC_AHB1LPENR_DMA2LPEN_Msk


	)

10143 
	#RCC_AHB1LPENR_ETHMACLPEN_Pos
 (25U)

	)

10144 
	#RCC_AHB1LPENR_ETHMACLPEN_Msk
 (0x1U << 
RCC_AHB1LPENR_ETHMACLPEN_Pos
è

	)

10145 
	#RCC_AHB1LPENR_ETHMACLPEN
 
RCC_AHB1LPENR_ETHMACLPEN_Msk


	)

10146 
	#RCC_AHB1LPENR_ETHMACTXLPEN_Pos
 (26U)

	)

10147 
	#RCC_AHB1LPENR_ETHMACTXLPEN_Msk
 (0x1U << 
RCC_AHB1LPENR_ETHMACTXLPEN_Pos
è

	)

10148 
	#RCC_AHB1LPENR_ETHMACTXLPEN
 
RCC_AHB1LPENR_ETHMACTXLPEN_Msk


	)

10149 
	#RCC_AHB1LPENR_ETHMACRXLPEN_Pos
 (27U)

	)

10150 
	#RCC_AHB1LPENR_ETHMACRXLPEN_Msk
 (0x1U << 
RCC_AHB1LPENR_ETHMACRXLPEN_Pos
è

	)

10151 
	#RCC_AHB1LPENR_ETHMACRXLPEN
 
RCC_AHB1LPENR_ETHMACRXLPEN_Msk


	)

10152 
	#RCC_AHB1LPENR_ETHMACPTPLPEN_Pos
 (28U)

	)

10153 
	#RCC_AHB1LPENR_ETHMACPTPLPEN_Msk
 (0x1U << 
RCC_AHB1LPENR_ETHMACPTPLPEN_Pos
è

	)

10154 
	#RCC_AHB1LPENR_ETHMACPTPLPEN
 
RCC_AHB1LPENR_ETHMACPTPLPEN_Msk


	)

10155 
	#RCC_AHB1LPENR_OTGHSLPEN_Pos
 (29U)

	)

10156 
	#RCC_AHB1LPENR_OTGHSLPEN_Msk
 (0x1U << 
RCC_AHB1LPENR_OTGHSLPEN_Pos
è

	)

10157 
	#RCC_AHB1LPENR_OTGHSLPEN
 
RCC_AHB1LPENR_OTGHSLPEN_Msk


	)

10158 
	#RCC_AHB1LPENR_OTGHSULPILPEN_Pos
 (30U)

	)

10159 
	#RCC_AHB1LPENR_OTGHSULPILPEN_Msk
 (0x1U << 
RCC_AHB1LPENR_OTGHSULPILPEN_Pos
è

	)

10160 
	#RCC_AHB1LPENR_OTGHSULPILPEN
 
RCC_AHB1LPENR_OTGHSULPILPEN_Msk


	)

10163 
	#RCC_AHB2LPENR_DCMILPEN_Pos
 (0U)

	)

10164 
	#RCC_AHB2LPENR_DCMILPEN_Msk
 (0x1U << 
RCC_AHB2LPENR_DCMILPEN_Pos
è

	)

10165 
	#RCC_AHB2LPENR_DCMILPEN
 
RCC_AHB2LPENR_DCMILPEN_Msk


	)

10166 
	#RCC_AHB2LPENR_RNGLPEN_Pos
 (6U)

	)

10167 
	#RCC_AHB2LPENR_RNGLPEN_Msk
 (0x1U << 
RCC_AHB2LPENR_RNGLPEN_Pos
è

	)

10168 
	#RCC_AHB2LPENR_RNGLPEN
 
RCC_AHB2LPENR_RNGLPEN_Msk


	)

10169 
	#RCC_AHB2LPENR_OTGFSLPEN_Pos
 (7U)

	)

10170 
	#RCC_AHB2LPENR_OTGFSLPEN_Msk
 (0x1U << 
RCC_AHB2LPENR_OTGFSLPEN_Pos
è

	)

10171 
	#RCC_AHB2LPENR_OTGFSLPEN
 
RCC_AHB2LPENR_OTGFSLPEN_Msk


	)

10174 
	#RCC_AHB3LPENR_FSMCLPEN_Pos
 (0U)

	)

10175 
	#RCC_AHB3LPENR_FSMCLPEN_Msk
 (0x1U << 
RCC_AHB3LPENR_FSMCLPEN_Pos
è

	)

10176 
	#RCC_AHB3LPENR_FSMCLPEN
 
RCC_AHB3LPENR_FSMCLPEN_Msk


	)

10179 
	#RCC_APB1LPENR_TIM2LPEN_Pos
 (0U)

	)

10180 
	#RCC_APB1LPENR_TIM2LPEN_Msk
 (0x1U << 
RCC_APB1LPENR_TIM2LPEN_Pos
è

	)

10181 
	#RCC_APB1LPENR_TIM2LPEN
 
RCC_APB1LPENR_TIM2LPEN_Msk


	)

10182 
	#RCC_APB1LPENR_TIM3LPEN_Pos
 (1U)

	)

10183 
	#RCC_APB1LPENR_TIM3LPEN_Msk
 (0x1U << 
RCC_APB1LPENR_TIM3LPEN_Pos
è

	)

10184 
	#RCC_APB1LPENR_TIM3LPEN
 
RCC_APB1LPENR_TIM3LPEN_Msk


	)

10185 
	#RCC_APB1LPENR_TIM4LPEN_Pos
 (2U)

	)

10186 
	#RCC_APB1LPENR_TIM4LPEN_Msk
 (0x1U << 
RCC_APB1LPENR_TIM4LPEN_Pos
è

	)

10187 
	#RCC_APB1LPENR_TIM4LPEN
 
RCC_APB1LPENR_TIM4LPEN_Msk


	)

10188 
	#RCC_APB1LPENR_TIM5LPEN_Pos
 (3U)

	)

10189 
	#RCC_APB1LPENR_TIM5LPEN_Msk
 (0x1U << 
RCC_APB1LPENR_TIM5LPEN_Pos
è

	)

10190 
	#RCC_APB1LPENR_TIM5LPEN
 
RCC_APB1LPENR_TIM5LPEN_Msk


	)

10191 
	#RCC_APB1LPENR_TIM6LPEN_Pos
 (4U)

	)

10192 
	#RCC_APB1LPENR_TIM6LPEN_Msk
 (0x1U << 
RCC_APB1LPENR_TIM6LPEN_Pos
è

	)

10193 
	#RCC_APB1LPENR_TIM6LPEN
 
RCC_APB1LPENR_TIM6LPEN_Msk


	)

10194 
	#RCC_APB1LPENR_TIM7LPEN_Pos
 (5U)

	)

10195 
	#RCC_APB1LPENR_TIM7LPEN_Msk
 (0x1U << 
RCC_APB1LPENR_TIM7LPEN_Pos
è

	)

10196 
	#RCC_APB1LPENR_TIM7LPEN
 
RCC_APB1LPENR_TIM7LPEN_Msk


	)

10197 
	#RCC_APB1LPENR_TIM12LPEN_Pos
 (6U)

	)

10198 
	#RCC_APB1LPENR_TIM12LPEN_Msk
 (0x1U << 
RCC_APB1LPENR_TIM12LPEN_Pos
è

	)

10199 
	#RCC_APB1LPENR_TIM12LPEN
 
RCC_APB1LPENR_TIM12LPEN_Msk


	)

10200 
	#RCC_APB1LPENR_TIM13LPEN_Pos
 (7U)

	)

10201 
	#RCC_APB1LPENR_TIM13LPEN_Msk
 (0x1U << 
RCC_APB1LPENR_TIM13LPEN_Pos
è

	)

10202 
	#RCC_APB1LPENR_TIM13LPEN
 
RCC_APB1LPENR_TIM13LPEN_Msk


	)

10203 
	#RCC_APB1LPENR_TIM14LPEN_Pos
 (8U)

	)

10204 
	#RCC_APB1LPENR_TIM14LPEN_Msk
 (0x1U << 
RCC_APB1LPENR_TIM14LPEN_Pos
è

	)

10205 
	#RCC_APB1LPENR_TIM14LPEN
 
RCC_APB1LPENR_TIM14LPEN_Msk


	)

10206 
	#RCC_APB1LPENR_WWDGLPEN_Pos
 (11U)

	)

10207 
	#RCC_APB1LPENR_WWDGLPEN_Msk
 (0x1U << 
RCC_APB1LPENR_WWDGLPEN_Pos
è

	)

10208 
	#RCC_APB1LPENR_WWDGLPEN
 
RCC_APB1LPENR_WWDGLPEN_Msk


	)

10209 
	#RCC_APB1LPENR_SPI2LPEN_Pos
 (14U)

	)

10210 
	#RCC_APB1LPENR_SPI2LPEN_Msk
 (0x1U << 
RCC_APB1LPENR_SPI2LPEN_Pos
è

	)

10211 
	#RCC_APB1LPENR_SPI2LPEN
 
RCC_APB1LPENR_SPI2LPEN_Msk


	)

10212 
	#RCC_APB1LPENR_SPI3LPEN_Pos
 (15U)

	)

10213 
	#RCC_APB1LPENR_SPI3LPEN_Msk
 (0x1U << 
RCC_APB1LPENR_SPI3LPEN_Pos
è

	)

10214 
	#RCC_APB1LPENR_SPI3LPEN
 
RCC_APB1LPENR_SPI3LPEN_Msk


	)

10215 
	#RCC_APB1LPENR_USART2LPEN_Pos
 (17U)

	)

10216 
	#RCC_APB1LPENR_USART2LPEN_Msk
 (0x1U << 
RCC_APB1LPENR_USART2LPEN_Pos
è

	)

10217 
	#RCC_APB1LPENR_USART2LPEN
 
RCC_APB1LPENR_USART2LPEN_Msk


	)

10218 
	#RCC_APB1LPENR_USART3LPEN_Pos
 (18U)

	)

10219 
	#RCC_APB1LPENR_USART3LPEN_Msk
 (0x1U << 
RCC_APB1LPENR_USART3LPEN_Pos
è

	)

10220 
	#RCC_APB1LPENR_USART3LPEN
 
RCC_APB1LPENR_USART3LPEN_Msk


	)

10221 
	#RCC_APB1LPENR_UART4LPEN_Pos
 (19U)

	)

10222 
	#RCC_APB1LPENR_UART4LPEN_Msk
 (0x1U << 
RCC_APB1LPENR_UART4LPEN_Pos
è

	)

10223 
	#RCC_APB1LPENR_UART4LPEN
 
RCC_APB1LPENR_UART4LPEN_Msk


	)

10224 
	#RCC_APB1LPENR_UART5LPEN_Pos
 (20U)

	)

10225 
	#RCC_APB1LPENR_UART5LPEN_Msk
 (0x1U << 
RCC_APB1LPENR_UART5LPEN_Pos
è

	)

10226 
	#RCC_APB1LPENR_UART5LPEN
 
RCC_APB1LPENR_UART5LPEN_Msk


	)

10227 
	#RCC_APB1LPENR_I2C1LPEN_Pos
 (21U)

	)

10228 
	#RCC_APB1LPENR_I2C1LPEN_Msk
 (0x1U << 
RCC_APB1LPENR_I2C1LPEN_Pos
è

	)

10229 
	#RCC_APB1LPENR_I2C1LPEN
 
RCC_APB1LPENR_I2C1LPEN_Msk


	)

10230 
	#RCC_APB1LPENR_I2C2LPEN_Pos
 (22U)

	)

10231 
	#RCC_APB1LPENR_I2C2LPEN_Msk
 (0x1U << 
RCC_APB1LPENR_I2C2LPEN_Pos
è

	)

10232 
	#RCC_APB1LPENR_I2C2LPEN
 
RCC_APB1LPENR_I2C2LPEN_Msk


	)

10233 
	#RCC_APB1LPENR_I2C3LPEN_Pos
 (23U)

	)

10234 
	#RCC_APB1LPENR_I2C3LPEN_Msk
 (0x1U << 
RCC_APB1LPENR_I2C3LPEN_Pos
è

	)

10235 
	#RCC_APB1LPENR_I2C3LPEN
 
RCC_APB1LPENR_I2C3LPEN_Msk


	)

10236 
	#RCC_APB1LPENR_CAN1LPEN_Pos
 (25U)

	)

10237 
	#RCC_APB1LPENR_CAN1LPEN_Msk
 (0x1U << 
RCC_APB1LPENR_CAN1LPEN_Pos
è

	)

10238 
	#RCC_APB1LPENR_CAN1LPEN
 
RCC_APB1LPENR_CAN1LPEN_Msk


	)

10239 
	#RCC_APB1LPENR_CAN2LPEN_Pos
 (26U)

	)

10240 
	#RCC_APB1LPENR_CAN2LPEN_Msk
 (0x1U << 
RCC_APB1LPENR_CAN2LPEN_Pos
è

	)

10241 
	#RCC_APB1LPENR_CAN2LPEN
 
RCC_APB1LPENR_CAN2LPEN_Msk


	)

10242 
	#RCC_APB1LPENR_PWRLPEN_Pos
 (28U)

	)

10243 
	#RCC_APB1LPENR_PWRLPEN_Msk
 (0x1U << 
RCC_APB1LPENR_PWRLPEN_Pos
è

	)

10244 
	#RCC_APB1LPENR_PWRLPEN
 
RCC_APB1LPENR_PWRLPEN_Msk


	)

10245 
	#RCC_APB1LPENR_DACLPEN_Pos
 (29U)

	)

10246 
	#RCC_APB1LPENR_DACLPEN_Msk
 (0x1U << 
RCC_APB1LPENR_DACLPEN_Pos
è

	)

10247 
	#RCC_APB1LPENR_DACLPEN
 
RCC_APB1LPENR_DACLPEN_Msk


	)

10250 
	#RCC_APB2LPENR_TIM1LPEN_Pos
 (0U)

	)

10251 
	#RCC_APB2LPENR_TIM1LPEN_Msk
 (0x1U << 
RCC_APB2LPENR_TIM1LPEN_Pos
è

	)

10252 
	#RCC_APB2LPENR_TIM1LPEN
 
RCC_APB2LPENR_TIM1LPEN_Msk


	)

10253 
	#RCC_APB2LPENR_TIM8LPEN_Pos
 (1U)

	)

10254 
	#RCC_APB2LPENR_TIM8LPEN_Msk
 (0x1U << 
RCC_APB2LPENR_TIM8LPEN_Pos
è

	)

10255 
	#RCC_APB2LPENR_TIM8LPEN
 
RCC_APB2LPENR_TIM8LPEN_Msk


	)

10256 
	#RCC_APB2LPENR_USART1LPEN_Pos
 (4U)

	)

10257 
	#RCC_APB2LPENR_USART1LPEN_Msk
 (0x1U << 
RCC_APB2LPENR_USART1LPEN_Pos
è

	)

10258 
	#RCC_APB2LPENR_USART1LPEN
 
RCC_APB2LPENR_USART1LPEN_Msk


	)

10259 
	#RCC_APB2LPENR_USART6LPEN_Pos
 (5U)

	)

10260 
	#RCC_APB2LPENR_USART6LPEN_Msk
 (0x1U << 
RCC_APB2LPENR_USART6LPEN_Pos
è

	)

10261 
	#RCC_APB2LPENR_USART6LPEN
 
RCC_APB2LPENR_USART6LPEN_Msk


	)

10262 
	#RCC_APB2LPENR_ADC1LPEN_Pos
 (8U)

	)

10263 
	#RCC_APB2LPENR_ADC1LPEN_Msk
 (0x1U << 
RCC_APB2LPENR_ADC1LPEN_Pos
è

	)

10264 
	#RCC_APB2LPENR_ADC1LPEN
 
RCC_APB2LPENR_ADC1LPEN_Msk


	)

10265 
	#RCC_APB2LPENR_ADC2LPEN_Pos
 (9U)

	)

10266 
	#RCC_APB2LPENR_ADC2LPEN_Msk
 (0x1U << 
RCC_APB2LPENR_ADC2LPEN_Pos
è

	)

10267 
	#RCC_APB2LPENR_ADC2LPEN
 
RCC_APB2LPENR_ADC2LPEN_Msk


	)

10268 
	#RCC_APB2LPENR_ADC3LPEN_Pos
 (10U)

	)

10269 
	#RCC_APB2LPENR_ADC3LPEN_Msk
 (0x1U << 
RCC_APB2LPENR_ADC3LPEN_Pos
è

	)

10270 
	#RCC_APB2LPENR_ADC3LPEN
 
RCC_APB2LPENR_ADC3LPEN_Msk


	)

10271 
	#RCC_APB2LPENR_SDIOLPEN_Pos
 (11U)

	)

10272 
	#RCC_APB2LPENR_SDIOLPEN_Msk
 (0x1U << 
RCC_APB2LPENR_SDIOLPEN_Pos
è

	)

10273 
	#RCC_APB2LPENR_SDIOLPEN
 
RCC_APB2LPENR_SDIOLPEN_Msk


	)

10274 
	#RCC_APB2LPENR_SPI1LPEN_Pos
 (12U)

	)

10275 
	#RCC_APB2LPENR_SPI1LPEN_Msk
 (0x1U << 
RCC_APB2LPENR_SPI1LPEN_Pos
è

	)

10276 
	#RCC_APB2LPENR_SPI1LPEN
 
RCC_APB2LPENR_SPI1LPEN_Msk


	)

10277 
	#RCC_APB2LPENR_SYSCFGLPEN_Pos
 (14U)

	)

10278 
	#RCC_APB2LPENR_SYSCFGLPEN_Msk
 (0x1U << 
RCC_APB2LPENR_SYSCFGLPEN_Pos
è

	)

10279 
	#RCC_APB2LPENR_SYSCFGLPEN
 
RCC_APB2LPENR_SYSCFGLPEN_Msk


	)

10280 
	#RCC_APB2LPENR_TIM9LPEN_Pos
 (16U)

	)

10281 
	#RCC_APB2LPENR_TIM9LPEN_Msk
 (0x1U << 
RCC_APB2LPENR_TIM9LPEN_Pos
è

	)

10282 
	#RCC_APB2LPENR_TIM9LPEN
 
RCC_APB2LPENR_TIM9LPEN_Msk


	)

10283 
	#RCC_APB2LPENR_TIM10LPEN_Pos
 (17U)

	)

10284 
	#RCC_APB2LPENR_TIM10LPEN_Msk
 (0x1U << 
RCC_APB2LPENR_TIM10LPEN_Pos
è

	)

10285 
	#RCC_APB2LPENR_TIM10LPEN
 
RCC_APB2LPENR_TIM10LPEN_Msk


	)

10286 
	#RCC_APB2LPENR_TIM11LPEN_Pos
 (18U)

	)

10287 
	#RCC_APB2LPENR_TIM11LPEN_Msk
 (0x1U << 
RCC_APB2LPENR_TIM11LPEN_Pos
è

	)

10288 
	#RCC_APB2LPENR_TIM11LPEN
 
RCC_APB2LPENR_TIM11LPEN_Msk


	)

10291 
	#RCC_BDCR_LSEON_Pos
 (0U)

	)

10292 
	#RCC_BDCR_LSEON_Msk
 (0x1U << 
RCC_BDCR_LSEON_Pos
è

	)

10293 
	#RCC_BDCR_LSEON
 
RCC_BDCR_LSEON_Msk


	)

10294 
	#RCC_BDCR_LSERDY_Pos
 (1U)

	)

10295 
	#RCC_BDCR_LSERDY_Msk
 (0x1U << 
RCC_BDCR_LSERDY_Pos
è

	)

10296 
	#RCC_BDCR_LSERDY
 
RCC_BDCR_LSERDY_Msk


	)

10297 
	#RCC_BDCR_LSEBYP_Pos
 (2U)

	)

10298 
	#RCC_BDCR_LSEBYP_Msk
 (0x1U << 
RCC_BDCR_LSEBYP_Pos
è

	)

10299 
	#RCC_BDCR_LSEBYP
 
RCC_BDCR_LSEBYP_Msk


	)

10301 
	#RCC_BDCR_RTCSEL_Pos
 (8U)

	)

10302 
	#RCC_BDCR_RTCSEL_Msk
 (0x3U << 
RCC_BDCR_RTCSEL_Pos
è

	)

10303 
	#RCC_BDCR_RTCSEL
 
RCC_BDCR_RTCSEL_Msk


	)

10304 
	#RCC_BDCR_RTCSEL_0
 (0x1U << 
RCC_BDCR_RTCSEL_Pos
è

	)

10305 
	#RCC_BDCR_RTCSEL_1
 (0x2U << 
RCC_BDCR_RTCSEL_Pos
è

	)

10307 
	#RCC_BDCR_RTCEN_Pos
 (15U)

	)

10308 
	#RCC_BDCR_RTCEN_Msk
 (0x1U << 
RCC_BDCR_RTCEN_Pos
è

	)

10309 
	#RCC_BDCR_RTCEN
 
RCC_BDCR_RTCEN_Msk


	)

10310 
	#RCC_BDCR_BDRST_Pos
 (16U)

	)

10311 
	#RCC_BDCR_BDRST_Msk
 (0x1U << 
RCC_BDCR_BDRST_Pos
è

	)

10312 
	#RCC_BDCR_BDRST
 
RCC_BDCR_BDRST_Msk


	)

10315 
	#RCC_CSR_LSION_Pos
 (0U)

	)

10316 
	#RCC_CSR_LSION_Msk
 (0x1U << 
RCC_CSR_LSION_Pos
è

	)

10317 
	#RCC_CSR_LSION
 
RCC_CSR_LSION_Msk


	)

10318 
	#RCC_CSR_LSIRDY_Pos
 (1U)

	)

10319 
	#RCC_CSR_LSIRDY_Msk
 (0x1U << 
RCC_CSR_LSIRDY_Pos
è

	)

10320 
	#RCC_CSR_LSIRDY
 
RCC_CSR_LSIRDY_Msk


	)

10321 
	#RCC_CSR_RMVF_Pos
 (24U)

	)

10322 
	#RCC_CSR_RMVF_Msk
 (0x1U << 
RCC_CSR_RMVF_Pos
è

	)

10323 
	#RCC_CSR_RMVF
 
RCC_CSR_RMVF_Msk


	)

10324 
	#RCC_CSR_BORRSTF_Pos
 (25U)

	)

10325 
	#RCC_CSR_BORRSTF_Msk
 (0x1U << 
RCC_CSR_BORRSTF_Pos
è

	)

10326 
	#RCC_CSR_BORRSTF
 
RCC_CSR_BORRSTF_Msk


	)

10327 
	#RCC_CSR_PINRSTF_Pos
 (26U)

	)

10328 
	#RCC_CSR_PINRSTF_Msk
 (0x1U << 
RCC_CSR_PINRSTF_Pos
è

	)

10329 
	#RCC_CSR_PINRSTF
 
RCC_CSR_PINRSTF_Msk


	)

10330 
	#RCC_CSR_PORRSTF_Pos
 (27U)

	)

10331 
	#RCC_CSR_PORRSTF_Msk
 (0x1U << 
RCC_CSR_PORRSTF_Pos
è

	)

10332 
	#RCC_CSR_PORRSTF
 
RCC_CSR_PORRSTF_Msk


	)

10333 
	#RCC_CSR_SFTRSTF_Pos
 (28U)

	)

10334 
	#RCC_CSR_SFTRSTF_Msk
 (0x1U << 
RCC_CSR_SFTRSTF_Pos
è

	)

10335 
	#RCC_CSR_SFTRSTF
 
RCC_CSR_SFTRSTF_Msk


	)

10336 
	#RCC_CSR_IWDGRSTF_Pos
 (29U)

	)

10337 
	#RCC_CSR_IWDGRSTF_Msk
 (0x1U << 
RCC_CSR_IWDGRSTF_Pos
è

	)

10338 
	#RCC_CSR_IWDGRSTF
 
RCC_CSR_IWDGRSTF_Msk


	)

10339 
	#RCC_CSR_WWDGRSTF_Pos
 (30U)

	)

10340 
	#RCC_CSR_WWDGRSTF_Msk
 (0x1U << 
RCC_CSR_WWDGRSTF_Pos
è

	)

10341 
	#RCC_CSR_WWDGRSTF
 
RCC_CSR_WWDGRSTF_Msk


	)

10342 
	#RCC_CSR_LPWRRSTF_Pos
 (31U)

	)

10343 
	#RCC_CSR_LPWRRSTF_Msk
 (0x1U << 
RCC_CSR_LPWRRSTF_Pos
è

	)

10344 
	#RCC_CSR_LPWRRSTF
 
RCC_CSR_LPWRRSTF_Msk


	)

10346 
	#RCC_CSR_PADRSTF
 
RCC_CSR_PINRSTF


	)

10347 
	#RCC_CSR_WDGRSTF
 
RCC_CSR_IWDGRSTF


	)

10350 
	#RCC_SSCGR_MODPER_Pos
 (0U)

	)

10351 
	#RCC_SSCGR_MODPER_Msk
 (0x1FFFU << 
RCC_SSCGR_MODPER_Pos
è

	)

10352 
	#RCC_SSCGR_MODPER
 
RCC_SSCGR_MODPER_Msk


	)

10353 
	#RCC_SSCGR_INCSTEP_Pos
 (13U)

	)

10354 
	#RCC_SSCGR_INCSTEP_Msk
 (0x7FFFU << 
RCC_SSCGR_INCSTEP_Pos
è

	)

10355 
	#RCC_SSCGR_INCSTEP
 
RCC_SSCGR_INCSTEP_Msk


	)

10356 
	#RCC_SSCGR_SPREADSEL_Pos
 (30U)

	)

10357 
	#RCC_SSCGR_SPREADSEL_Msk
 (0x1U << 
RCC_SSCGR_SPREADSEL_Pos
è

	)

10358 
	#RCC_SSCGR_SPREADSEL
 
RCC_SSCGR_SPREADSEL_Msk


	)

10359 
	#RCC_SSCGR_SSCGEN_Pos
 (31U)

	)

10360 
	#RCC_SSCGR_SSCGEN_Msk
 (0x1U << 
RCC_SSCGR_SSCGEN_Pos
è

	)

10361 
	#RCC_SSCGR_SSCGEN
 
RCC_SSCGR_SSCGEN_Msk


	)

10364 
	#RCC_PLLI2SCFGR_PLLI2SN_Pos
 (6U)

	)

10365 
	#RCC_PLLI2SCFGR_PLLI2SN_Msk
 (0x1FFU << 
RCC_PLLI2SCFGR_PLLI2SN_Pos
è

	)

10366 
	#RCC_PLLI2SCFGR_PLLI2SN
 
RCC_PLLI2SCFGR_PLLI2SN_Msk


	)

10367 
	#RCC_PLLI2SCFGR_PLLI2SN_0
 (0x001U << 
RCC_PLLI2SCFGR_PLLI2SN_Pos
è

	)

10368 
	#RCC_PLLI2SCFGR_PLLI2SN_1
 (0x002U << 
RCC_PLLI2SCFGR_PLLI2SN_Pos
è

	)

10369 
	#RCC_PLLI2SCFGR_PLLI2SN_2
 (0x004U << 
RCC_PLLI2SCFGR_PLLI2SN_Pos
è

	)

10370 
	#RCC_PLLI2SCFGR_PLLI2SN_3
 (0x008U << 
RCC_PLLI2SCFGR_PLLI2SN_Pos
è

	)

10371 
	#RCC_PLLI2SCFGR_PLLI2SN_4
 (0x010U << 
RCC_PLLI2SCFGR_PLLI2SN_Pos
è

	)

10372 
	#RCC_PLLI2SCFGR_PLLI2SN_5
 (0x020U << 
RCC_PLLI2SCFGR_PLLI2SN_Pos
è

	)

10373 
	#RCC_PLLI2SCFGR_PLLI2SN_6
 (0x040U << 
RCC_PLLI2SCFGR_PLLI2SN_Pos
è

	)

10374 
	#RCC_PLLI2SCFGR_PLLI2SN_7
 (0x080U << 
RCC_PLLI2SCFGR_PLLI2SN_Pos
è

	)

10375 
	#RCC_PLLI2SCFGR_PLLI2SN_8
 (0x100U << 
RCC_PLLI2SCFGR_PLLI2SN_Pos
è

	)

10377 
	#RCC_PLLI2SCFGR_PLLI2SR_Pos
 (28U)

	)

10378 
	#RCC_PLLI2SCFGR_PLLI2SR_Msk
 (0x7U << 
RCC_PLLI2SCFGR_PLLI2SR_Pos
è

	)

10379 
	#RCC_PLLI2SCFGR_PLLI2SR
 
RCC_PLLI2SCFGR_PLLI2SR_Msk


	)

10380 
	#RCC_PLLI2SCFGR_PLLI2SR_0
 (0x1U << 
RCC_PLLI2SCFGR_PLLI2SR_Pos
è

	)

10381 
	#RCC_PLLI2SCFGR_PLLI2SR_1
 (0x2U << 
RCC_PLLI2SCFGR_PLLI2SR_Pos
è

	)

10382 
	#RCC_PLLI2SCFGR_PLLI2SR_2
 (0x4U << 
RCC_PLLI2SCFGR_PLLI2SR_Pos
è

	)

10391 
	#RNG_CR_RNGEN_Pos
 (2U)

	)

10392 
	#RNG_CR_RNGEN_Msk
 (0x1U << 
RNG_CR_RNGEN_Pos
è

	)

10393 
	#RNG_CR_RNGEN
 
RNG_CR_RNGEN_Msk


	)

10394 
	#RNG_CR_IE_Pos
 (3U)

	)

10395 
	#RNG_CR_IE_Msk
 (0x1U << 
RNG_CR_IE_Pos
è

	)

10396 
	#RNG_CR_IE
 
RNG_CR_IE_Msk


	)

10399 
	#RNG_SR_DRDY_Pos
 (0U)

	)

10400 
	#RNG_SR_DRDY_Msk
 (0x1U << 
RNG_SR_DRDY_Pos
è

	)

10401 
	#RNG_SR_DRDY
 
RNG_SR_DRDY_Msk


	)

10402 
	#RNG_SR_CECS_Pos
 (1U)

	)

10403 
	#RNG_SR_CECS_Msk
 (0x1U << 
RNG_SR_CECS_Pos
è

	)

10404 
	#RNG_SR_CECS
 
RNG_SR_CECS_Msk


	)

10405 
	#RNG_SR_SECS_Pos
 (2U)

	)

10406 
	#RNG_SR_SECS_Msk
 (0x1U << 
RNG_SR_SECS_Pos
è

	)

10407 
	#RNG_SR_SECS
 
RNG_SR_SECS_Msk


	)

10408 
	#RNG_SR_CEIS_Pos
 (5U)

	)

10409 
	#RNG_SR_CEIS_Msk
 (0x1U << 
RNG_SR_CEIS_Pos
è

	)

10410 
	#RNG_SR_CEIS
 
RNG_SR_CEIS_Msk


	)

10411 
	#RNG_SR_SEIS_Pos
 (6U)

	)

10412 
	#RNG_SR_SEIS_Msk
 (0x1U << 
RNG_SR_SEIS_Pos
è

	)

10413 
	#RNG_SR_SEIS
 
RNG_SR_SEIS_Msk


	)

10423 
	#RTC_TAMPER2_SUPPORT


	)

10424 
	#RTC_AF2_SUPPORT


	)

10426 
	#RTC_TR_PM_Pos
 (22U)

	)

10427 
	#RTC_TR_PM_Msk
 (0x1U << 
RTC_TR_PM_Pos
è

	)

10428 
	#RTC_TR_PM
 
RTC_TR_PM_Msk


	)

10429 
	#RTC_TR_HT_Pos
 (20U)

	)

10430 
	#RTC_TR_HT_Msk
 (0x3U << 
RTC_TR_HT_Pos
è

	)

10431 
	#RTC_TR_HT
 
RTC_TR_HT_Msk


	)

10432 
	#RTC_TR_HT_0
 (0x1U << 
RTC_TR_HT_Pos
è

	)

10433 
	#RTC_TR_HT_1
 (0x2U << 
RTC_TR_HT_Pos
è

	)

10434 
	#RTC_TR_HU_Pos
 (16U)

	)

10435 
	#RTC_TR_HU_Msk
 (0xFU << 
RTC_TR_HU_Pos
è

	)

10436 
	#RTC_TR_HU
 
RTC_TR_HU_Msk


	)

10437 
	#RTC_TR_HU_0
 (0x1U << 
RTC_TR_HU_Pos
è

	)

10438 
	#RTC_TR_HU_1
 (0x2U << 
RTC_TR_HU_Pos
è

	)

10439 
	#RTC_TR_HU_2
 (0x4U << 
RTC_TR_HU_Pos
è

	)

10440 
	#RTC_TR_HU_3
 (0x8U << 
RTC_TR_HU_Pos
è

	)

10441 
	#RTC_TR_MNT_Pos
 (12U)

	)

10442 
	#RTC_TR_MNT_Msk
 (0x7U << 
RTC_TR_MNT_Pos
è

	)

10443 
	#RTC_TR_MNT
 
RTC_TR_MNT_Msk


	)

10444 
	#RTC_TR_MNT_0
 (0x1U << 
RTC_TR_MNT_Pos
è

	)

10445 
	#RTC_TR_MNT_1
 (0x2U << 
RTC_TR_MNT_Pos
è

	)

10446 
	#RTC_TR_MNT_2
 (0x4U << 
RTC_TR_MNT_Pos
è

	)

10447 
	#RTC_TR_MNU_Pos
 (8U)

	)

10448 
	#RTC_TR_MNU_Msk
 (0xFU << 
RTC_TR_MNU_Pos
è

	)

10449 
	#RTC_TR_MNU
 
RTC_TR_MNU_Msk


	)

10450 
	#RTC_TR_MNU_0
 (0x1U << 
RTC_TR_MNU_Pos
è

	)

10451 
	#RTC_TR_MNU_1
 (0x2U << 
RTC_TR_MNU_Pos
è

	)

10452 
	#RTC_TR_MNU_2
 (0x4U << 
RTC_TR_MNU_Pos
è

	)

10453 
	#RTC_TR_MNU_3
 (0x8U << 
RTC_TR_MNU_Pos
è

	)

10454 
	#RTC_TR_ST_Pos
 (4U)

	)

10455 
	#RTC_TR_ST_Msk
 (0x7U << 
RTC_TR_ST_Pos
è

	)

10456 
	#RTC_TR_ST
 
RTC_TR_ST_Msk


	)

10457 
	#RTC_TR_ST_0
 (0x1U << 
RTC_TR_ST_Pos
è

	)

10458 
	#RTC_TR_ST_1
 (0x2U << 
RTC_TR_ST_Pos
è

	)

10459 
	#RTC_TR_ST_2
 (0x4U << 
RTC_TR_ST_Pos
è

	)

10460 
	#RTC_TR_SU_Pos
 (0U)

	)

10461 
	#RTC_TR_SU_Msk
 (0xFU << 
RTC_TR_SU_Pos
è

	)

10462 
	#RTC_TR_SU
 
RTC_TR_SU_Msk


	)

10463 
	#RTC_TR_SU_0
 (0x1U << 
RTC_TR_SU_Pos
è

	)

10464 
	#RTC_TR_SU_1
 (0x2U << 
RTC_TR_SU_Pos
è

	)

10465 
	#RTC_TR_SU_2
 (0x4U << 
RTC_TR_SU_Pos
è

	)

10466 
	#RTC_TR_SU_3
 (0x8U << 
RTC_TR_SU_Pos
è

	)

10469 
	#RTC_DR_YT_Pos
 (20U)

	)

10470 
	#RTC_DR_YT_Msk
 (0xFU << 
RTC_DR_YT_Pos
è

	)

10471 
	#RTC_DR_YT
 
RTC_DR_YT_Msk


	)

10472 
	#RTC_DR_YT_0
 (0x1U << 
RTC_DR_YT_Pos
è

	)

10473 
	#RTC_DR_YT_1
 (0x2U << 
RTC_DR_YT_Pos
è

	)

10474 
	#RTC_DR_YT_2
 (0x4U << 
RTC_DR_YT_Pos
è

	)

10475 
	#RTC_DR_YT_3
 (0x8U << 
RTC_DR_YT_Pos
è

	)

10476 
	#RTC_DR_YU_Pos
 (16U)

	)

10477 
	#RTC_DR_YU_Msk
 (0xFU << 
RTC_DR_YU_Pos
è

	)

10478 
	#RTC_DR_YU
 
RTC_DR_YU_Msk


	)

10479 
	#RTC_DR_YU_0
 (0x1U << 
RTC_DR_YU_Pos
è

	)

10480 
	#RTC_DR_YU_1
 (0x2U << 
RTC_DR_YU_Pos
è

	)

10481 
	#RTC_DR_YU_2
 (0x4U << 
RTC_DR_YU_Pos
è

	)

10482 
	#RTC_DR_YU_3
 (0x8U << 
RTC_DR_YU_Pos
è

	)

10483 
	#RTC_DR_WDU_Pos
 (13U)

	)

10484 
	#RTC_DR_WDU_Msk
 (0x7U << 
RTC_DR_WDU_Pos
è

	)

10485 
	#RTC_DR_WDU
 
RTC_DR_WDU_Msk


	)

10486 
	#RTC_DR_WDU_0
 (0x1U << 
RTC_DR_WDU_Pos
è

	)

10487 
	#RTC_DR_WDU_1
 (0x2U << 
RTC_DR_WDU_Pos
è

	)

10488 
	#RTC_DR_WDU_2
 (0x4U << 
RTC_DR_WDU_Pos
è

	)

10489 
	#RTC_DR_MT_Pos
 (12U)

	)

10490 
	#RTC_DR_MT_Msk
 (0x1U << 
RTC_DR_MT_Pos
è

	)

10491 
	#RTC_DR_MT
 
RTC_DR_MT_Msk


	)

10492 
	#RTC_DR_MU_Pos
 (8U)

	)

10493 
	#RTC_DR_MU_Msk
 (0xFU << 
RTC_DR_MU_Pos
è

	)

10494 
	#RTC_DR_MU
 
RTC_DR_MU_Msk


	)

10495 
	#RTC_DR_MU_0
 (0x1U << 
RTC_DR_MU_Pos
è

	)

10496 
	#RTC_DR_MU_1
 (0x2U << 
RTC_DR_MU_Pos
è

	)

10497 
	#RTC_DR_MU_2
 (0x4U << 
RTC_DR_MU_Pos
è

	)

10498 
	#RTC_DR_MU_3
 (0x8U << 
RTC_DR_MU_Pos
è

	)

10499 
	#RTC_DR_DT_Pos
 (4U)

	)

10500 
	#RTC_DR_DT_Msk
 (0x3U << 
RTC_DR_DT_Pos
è

	)

10501 
	#RTC_DR_DT
 
RTC_DR_DT_Msk


	)

10502 
	#RTC_DR_DT_0
 (0x1U << 
RTC_DR_DT_Pos
è

	)

10503 
	#RTC_DR_DT_1
 (0x2U << 
RTC_DR_DT_Pos
è

	)

10504 
	#RTC_DR_DU_Pos
 (0U)

	)

10505 
	#RTC_DR_DU_Msk
 (0xFU << 
RTC_DR_DU_Pos
è

	)

10506 
	#RTC_DR_DU
 
RTC_DR_DU_Msk


	)

10507 
	#RTC_DR_DU_0
 (0x1U << 
RTC_DR_DU_Pos
è

	)

10508 
	#RTC_DR_DU_1
 (0x2U << 
RTC_DR_DU_Pos
è

	)

10509 
	#RTC_DR_DU_2
 (0x4U << 
RTC_DR_DU_Pos
è

	)

10510 
	#RTC_DR_DU_3
 (0x8U << 
RTC_DR_DU_Pos
è

	)

10513 
	#RTC_CR_COE_Pos
 (23U)

	)

10514 
	#RTC_CR_COE_Msk
 (0x1U << 
RTC_CR_COE_Pos
è

	)

10515 
	#RTC_CR_COE
 
RTC_CR_COE_Msk


	)

10516 
	#RTC_CR_OSEL_Pos
 (21U)

	)

10517 
	#RTC_CR_OSEL_Msk
 (0x3U << 
RTC_CR_OSEL_Pos
è

	)

10518 
	#RTC_CR_OSEL
 
RTC_CR_OSEL_Msk


	)

10519 
	#RTC_CR_OSEL_0
 (0x1U << 
RTC_CR_OSEL_Pos
è

	)

10520 
	#RTC_CR_OSEL_1
 (0x2U << 
RTC_CR_OSEL_Pos
è

	)

10521 
	#RTC_CR_POL_Pos
 (20U)

	)

10522 
	#RTC_CR_POL_Msk
 (0x1U << 
RTC_CR_POL_Pos
è

	)

10523 
	#RTC_CR_POL
 
RTC_CR_POL_Msk


	)

10524 
	#RTC_CR_COSEL_Pos
 (19U)

	)

10525 
	#RTC_CR_COSEL_Msk
 (0x1U << 
RTC_CR_COSEL_Pos
è

	)

10526 
	#RTC_CR_COSEL
 
RTC_CR_COSEL_Msk


	)

10527 
	#RTC_CR_BKP_Pos
 (18U)

	)

10528 
	#RTC_CR_BKP_Msk
 (0x1U << 
RTC_CR_BKP_Pos
è

	)

10529 
	#RTC_CR_BKP
 
RTC_CR_BKP_Msk


	)

10530 
	#RTC_CR_SUB1H_Pos
 (17U)

	)

10531 
	#RTC_CR_SUB1H_Msk
 (0x1U << 
RTC_CR_SUB1H_Pos
è

	)

10532 
	#RTC_CR_SUB1H
 
RTC_CR_SUB1H_Msk


	)

10533 
	#RTC_CR_ADD1H_Pos
 (16U)

	)

10534 
	#RTC_CR_ADD1H_Msk
 (0x1U << 
RTC_CR_ADD1H_Pos
è

	)

10535 
	#RTC_CR_ADD1H
 
RTC_CR_ADD1H_Msk


	)

10536 
	#RTC_CR_TSIE_Pos
 (15U)

	)

10537 
	#RTC_CR_TSIE_Msk
 (0x1U << 
RTC_CR_TSIE_Pos
è

	)

10538 
	#RTC_CR_TSIE
 
RTC_CR_TSIE_Msk


	)

10539 
	#RTC_CR_WUTIE_Pos
 (14U)

	)

10540 
	#RTC_CR_WUTIE_Msk
 (0x1U << 
RTC_CR_WUTIE_Pos
è

	)

10541 
	#RTC_CR_WUTIE
 
RTC_CR_WUTIE_Msk


	)

10542 
	#RTC_CR_ALRBIE_Pos
 (13U)

	)

10543 
	#RTC_CR_ALRBIE_Msk
 (0x1U << 
RTC_CR_ALRBIE_Pos
è

	)

10544 
	#RTC_CR_ALRBIE
 
RTC_CR_ALRBIE_Msk


	)

10545 
	#RTC_CR_ALRAIE_Pos
 (12U)

	)

10546 
	#RTC_CR_ALRAIE_Msk
 (0x1U << 
RTC_CR_ALRAIE_Pos
è

	)

10547 
	#RTC_CR_ALRAIE
 
RTC_CR_ALRAIE_Msk


	)

10548 
	#RTC_CR_TSE_Pos
 (11U)

	)

10549 
	#RTC_CR_TSE_Msk
 (0x1U << 
RTC_CR_TSE_Pos
è

	)

10550 
	#RTC_CR_TSE
 
RTC_CR_TSE_Msk


	)

10551 
	#RTC_CR_WUTE_Pos
 (10U)

	)

10552 
	#RTC_CR_WUTE_Msk
 (0x1U << 
RTC_CR_WUTE_Pos
è

	)

10553 
	#RTC_CR_WUTE
 
RTC_CR_WUTE_Msk


	)

10554 
	#RTC_CR_ALRBE_Pos
 (9U)

	)

10555 
	#RTC_CR_ALRBE_Msk
 (0x1U << 
RTC_CR_ALRBE_Pos
è

	)

10556 
	#RTC_CR_ALRBE
 
RTC_CR_ALRBE_Msk


	)

10557 
	#RTC_CR_ALRAE_Pos
 (8U)

	)

10558 
	#RTC_CR_ALRAE_Msk
 (0x1U << 
RTC_CR_ALRAE_Pos
è

	)

10559 
	#RTC_CR_ALRAE
 
RTC_CR_ALRAE_Msk


	)

10560 
	#RTC_CR_DCE_Pos
 (7U)

	)

10561 
	#RTC_CR_DCE_Msk
 (0x1U << 
RTC_CR_DCE_Pos
è

	)

10562 
	#RTC_CR_DCE
 
RTC_CR_DCE_Msk


	)

10563 
	#RTC_CR_FMT_Pos
 (6U)

	)

10564 
	#RTC_CR_FMT_Msk
 (0x1U << 
RTC_CR_FMT_Pos
è

	)

10565 
	#RTC_CR_FMT
 
RTC_CR_FMT_Msk


	)

10566 
	#RTC_CR_BYPSHAD_Pos
 (5U)

	)

10567 
	#RTC_CR_BYPSHAD_Msk
 (0x1U << 
RTC_CR_BYPSHAD_Pos
è

	)

10568 
	#RTC_CR_BYPSHAD
 
RTC_CR_BYPSHAD_Msk


	)

10569 
	#RTC_CR_REFCKON_Pos
 (4U)

	)

10570 
	#RTC_CR_REFCKON_Msk
 (0x1U << 
RTC_CR_REFCKON_Pos
è

	)

10571 
	#RTC_CR_REFCKON
 
RTC_CR_REFCKON_Msk


	)

10572 
	#RTC_CR_TSEDGE_Pos
 (3U)

	)

10573 
	#RTC_CR_TSEDGE_Msk
 (0x1U << 
RTC_CR_TSEDGE_Pos
è

	)

10574 
	#RTC_CR_TSEDGE
 
RTC_CR_TSEDGE_Msk


	)

10575 
	#RTC_CR_WUCKSEL_Pos
 (0U)

	)

10576 
	#RTC_CR_WUCKSEL_Msk
 (0x7U << 
RTC_CR_WUCKSEL_Pos
è

	)

10577 
	#RTC_CR_WUCKSEL
 
RTC_CR_WUCKSEL_Msk


	)

10578 
	#RTC_CR_WUCKSEL_0
 (0x1U << 
RTC_CR_WUCKSEL_Pos
è

	)

10579 
	#RTC_CR_WUCKSEL_1
 (0x2U << 
RTC_CR_WUCKSEL_Pos
è

	)

10580 
	#RTC_CR_WUCKSEL_2
 (0x4U << 
RTC_CR_WUCKSEL_Pos
è

	)

10583 
	#RTC_CR_BCK
 
RTC_CR_BKP


	)

10586 
	#RTC_ISR_RECALPF_Pos
 (16U)

	)

10587 
	#RTC_ISR_RECALPF_Msk
 (0x1U << 
RTC_ISR_RECALPF_Pos
è

	)

10588 
	#RTC_ISR_RECALPF
 
RTC_ISR_RECALPF_Msk


	)

10589 
	#RTC_ISR_TAMP1F_Pos
 (13U)

	)

10590 
	#RTC_ISR_TAMP1F_Msk
 (0x1U << 
RTC_ISR_TAMP1F_Pos
è

	)

10591 
	#RTC_ISR_TAMP1F
 
RTC_ISR_TAMP1F_Msk


	)

10592 
	#RTC_ISR_TAMP2F_Pos
 (14U)

	)

10593 
	#RTC_ISR_TAMP2F_Msk
 (0x1U << 
RTC_ISR_TAMP2F_Pos
è

	)

10594 
	#RTC_ISR_TAMP2F
 
RTC_ISR_TAMP2F_Msk


	)

10595 
	#RTC_ISR_TSOVF_Pos
 (12U)

	)

10596 
	#RTC_ISR_TSOVF_Msk
 (0x1U << 
RTC_ISR_TSOVF_Pos
è

	)

10597 
	#RTC_ISR_TSOVF
 
RTC_ISR_TSOVF_Msk


	)

10598 
	#RTC_ISR_TSF_Pos
 (11U)

	)

10599 
	#RTC_ISR_TSF_Msk
 (0x1U << 
RTC_ISR_TSF_Pos
è

	)

10600 
	#RTC_ISR_TSF
 
RTC_ISR_TSF_Msk


	)

10601 
	#RTC_ISR_WUTF_Pos
 (10U)

	)

10602 
	#RTC_ISR_WUTF_Msk
 (0x1U << 
RTC_ISR_WUTF_Pos
è

	)

10603 
	#RTC_ISR_WUTF
 
RTC_ISR_WUTF_Msk


	)

10604 
	#RTC_ISR_ALRBF_Pos
 (9U)

	)

10605 
	#RTC_ISR_ALRBF_Msk
 (0x1U << 
RTC_ISR_ALRBF_Pos
è

	)

10606 
	#RTC_ISR_ALRBF
 
RTC_ISR_ALRBF_Msk


	)

10607 
	#RTC_ISR_ALRAF_Pos
 (8U)

	)

10608 
	#RTC_ISR_ALRAF_Msk
 (0x1U << 
RTC_ISR_ALRAF_Pos
è

	)

10609 
	#RTC_ISR_ALRAF
 
RTC_ISR_ALRAF_Msk


	)

10610 
	#RTC_ISR_INIT_Pos
 (7U)

	)

10611 
	#RTC_ISR_INIT_Msk
 (0x1U << 
RTC_ISR_INIT_Pos
è

	)

10612 
	#RTC_ISR_INIT
 
RTC_ISR_INIT_Msk


	)

10613 
	#RTC_ISR_INITF_Pos
 (6U)

	)

10614 
	#RTC_ISR_INITF_Msk
 (0x1U << 
RTC_ISR_INITF_Pos
è

	)

10615 
	#RTC_ISR_INITF
 
RTC_ISR_INITF_Msk


	)

10616 
	#RTC_ISR_RSF_Pos
 (5U)

	)

10617 
	#RTC_ISR_RSF_Msk
 (0x1U << 
RTC_ISR_RSF_Pos
è

	)

10618 
	#RTC_ISR_RSF
 
RTC_ISR_RSF_Msk


	)

10619 
	#RTC_ISR_INITS_Pos
 (4U)

	)

10620 
	#RTC_ISR_INITS_Msk
 (0x1U << 
RTC_ISR_INITS_Pos
è

	)

10621 
	#RTC_ISR_INITS
 
RTC_ISR_INITS_Msk


	)

10622 
	#RTC_ISR_SHPF_Pos
 (3U)

	)

10623 
	#RTC_ISR_SHPF_Msk
 (0x1U << 
RTC_ISR_SHPF_Pos
è

	)

10624 
	#RTC_ISR_SHPF
 
RTC_ISR_SHPF_Msk


	)

10625 
	#RTC_ISR_WUTWF_Pos
 (2U)

	)

10626 
	#RTC_ISR_WUTWF_Msk
 (0x1U << 
RTC_ISR_WUTWF_Pos
è

	)

10627 
	#RTC_ISR_WUTWF
 
RTC_ISR_WUTWF_Msk


	)

10628 
	#RTC_ISR_ALRBWF_Pos
 (1U)

	)

10629 
	#RTC_ISR_ALRBWF_Msk
 (0x1U << 
RTC_ISR_ALRBWF_Pos
è

	)

10630 
	#RTC_ISR_ALRBWF
 
RTC_ISR_ALRBWF_Msk


	)

10631 
	#RTC_ISR_ALRAWF_Pos
 (0U)

	)

10632 
	#RTC_ISR_ALRAWF_Msk
 (0x1U << 
RTC_ISR_ALRAWF_Pos
è

	)

10633 
	#RTC_ISR_ALRAWF
 
RTC_ISR_ALRAWF_Msk


	)

10636 
	#RTC_PRER_PREDIV_A_Pos
 (16U)

	)

10637 
	#RTC_PRER_PREDIV_A_Msk
 (0x7FU << 
RTC_PRER_PREDIV_A_Pos
è

	)

10638 
	#RTC_PRER_PREDIV_A
 
RTC_PRER_PREDIV_A_Msk


	)

10639 
	#RTC_PRER_PREDIV_S_Pos
 (0U)

	)

10640 
	#RTC_PRER_PREDIV_S_Msk
 (0x7FFFU << 
RTC_PRER_PREDIV_S_Pos
è

	)

10641 
	#RTC_PRER_PREDIV_S
 
RTC_PRER_PREDIV_S_Msk


	)

10644 
	#RTC_WUTR_WUT_Pos
 (0U)

	)

10645 
	#RTC_WUTR_WUT_Msk
 (0xFFFFU << 
RTC_WUTR_WUT_Pos
è

	)

10646 
	#RTC_WUTR_WUT
 
RTC_WUTR_WUT_Msk


	)

10649 
	#RTC_CALIBR_DCS_Pos
 (7U)

	)

10650 
	#RTC_CALIBR_DCS_Msk
 (0x1U << 
RTC_CALIBR_DCS_Pos
è

	)

10651 
	#RTC_CALIBR_DCS
 
RTC_CALIBR_DCS_Msk


	)

10652 
	#RTC_CALIBR_DC_Pos
 (0U)

	)

10653 
	#RTC_CALIBR_DC_Msk
 (0x1FU << 
RTC_CALIBR_DC_Pos
è

	)

10654 
	#RTC_CALIBR_DC
 
RTC_CALIBR_DC_Msk


	)

10657 
	#RTC_ALRMAR_MSK4_Pos
 (31U)

	)

10658 
	#RTC_ALRMAR_MSK4_Msk
 (0x1U << 
RTC_ALRMAR_MSK4_Pos
è

	)

10659 
	#RTC_ALRMAR_MSK4
 
RTC_ALRMAR_MSK4_Msk


	)

10660 
	#RTC_ALRMAR_WDSEL_Pos
 (30U)

	)

10661 
	#RTC_ALRMAR_WDSEL_Msk
 (0x1U << 
RTC_ALRMAR_WDSEL_Pos
è

	)

10662 
	#RTC_ALRMAR_WDSEL
 
RTC_ALRMAR_WDSEL_Msk


	)

10663 
	#RTC_ALRMAR_DT_Pos
 (28U)

	)

10664 
	#RTC_ALRMAR_DT_Msk
 (0x3U << 
RTC_ALRMAR_DT_Pos
è

	)

10665 
	#RTC_ALRMAR_DT
 
RTC_ALRMAR_DT_Msk


	)

10666 
	#RTC_ALRMAR_DT_0
 (0x1U << 
RTC_ALRMAR_DT_Pos
è

	)

10667 
	#RTC_ALRMAR_DT_1
 (0x2U << 
RTC_ALRMAR_DT_Pos
è

	)

10668 
	#RTC_ALRMAR_DU_Pos
 (24U)

	)

10669 
	#RTC_ALRMAR_DU_Msk
 (0xFU << 
RTC_ALRMAR_DU_Pos
è

	)

10670 
	#RTC_ALRMAR_DU
 
RTC_ALRMAR_DU_Msk


	)

10671 
	#RTC_ALRMAR_DU_0
 (0x1U << 
RTC_ALRMAR_DU_Pos
è

	)

10672 
	#RTC_ALRMAR_DU_1
 (0x2U << 
RTC_ALRMAR_DU_Pos
è

	)

10673 
	#RTC_ALRMAR_DU_2
 (0x4U << 
RTC_ALRMAR_DU_Pos
è

	)

10674 
	#RTC_ALRMAR_DU_3
 (0x8U << 
RTC_ALRMAR_DU_Pos
è

	)

10675 
	#RTC_ALRMAR_MSK3_Pos
 (23U)

	)

10676 
	#RTC_ALRMAR_MSK3_Msk
 (0x1U << 
RTC_ALRMAR_MSK3_Pos
è

	)

10677 
	#RTC_ALRMAR_MSK3
 
RTC_ALRMAR_MSK3_Msk


	)

10678 
	#RTC_ALRMAR_PM_Pos
 (22U)

	)

10679 
	#RTC_ALRMAR_PM_Msk
 (0x1U << 
RTC_ALRMAR_PM_Pos
è

	)

10680 
	#RTC_ALRMAR_PM
 
RTC_ALRMAR_PM_Msk


	)

10681 
	#RTC_ALRMAR_HT_Pos
 (20U)

	)

10682 
	#RTC_ALRMAR_HT_Msk
 (0x3U << 
RTC_ALRMAR_HT_Pos
è

	)

10683 
	#RTC_ALRMAR_HT
 
RTC_ALRMAR_HT_Msk


	)

10684 
	#RTC_ALRMAR_HT_0
 (0x1U << 
RTC_ALRMAR_HT_Pos
è

	)

10685 
	#RTC_ALRMAR_HT_1
 (0x2U << 
RTC_ALRMAR_HT_Pos
è

	)

10686 
	#RTC_ALRMAR_HU_Pos
 (16U)

	)

10687 
	#RTC_ALRMAR_HU_Msk
 (0xFU << 
RTC_ALRMAR_HU_Pos
è

	)

10688 
	#RTC_ALRMAR_HU
 
RTC_ALRMAR_HU_Msk


	)

10689 
	#RTC_ALRMAR_HU_0
 (0x1U << 
RTC_ALRMAR_HU_Pos
è

	)

10690 
	#RTC_ALRMAR_HU_1
 (0x2U << 
RTC_ALRMAR_HU_Pos
è

	)

10691 
	#RTC_ALRMAR_HU_2
 (0x4U << 
RTC_ALRMAR_HU_Pos
è

	)

10692 
	#RTC_ALRMAR_HU_3
 (0x8U << 
RTC_ALRMAR_HU_Pos
è

	)

10693 
	#RTC_ALRMAR_MSK2_Pos
 (15U)

	)

10694 
	#RTC_ALRMAR_MSK2_Msk
 (0x1U << 
RTC_ALRMAR_MSK2_Pos
è

	)

10695 
	#RTC_ALRMAR_MSK2
 
RTC_ALRMAR_MSK2_Msk


	)

10696 
	#RTC_ALRMAR_MNT_Pos
 (12U)

	)

10697 
	#RTC_ALRMAR_MNT_Msk
 (0x7U << 
RTC_ALRMAR_MNT_Pos
è

	)

10698 
	#RTC_ALRMAR_MNT
 
RTC_ALRMAR_MNT_Msk


	)

10699 
	#RTC_ALRMAR_MNT_0
 (0x1U << 
RTC_ALRMAR_MNT_Pos
è

	)

10700 
	#RTC_ALRMAR_MNT_1
 (0x2U << 
RTC_ALRMAR_MNT_Pos
è

	)

10701 
	#RTC_ALRMAR_MNT_2
 (0x4U << 
RTC_ALRMAR_MNT_Pos
è

	)

10702 
	#RTC_ALRMAR_MNU_Pos
 (8U)

	)

10703 
	#RTC_ALRMAR_MNU_Msk
 (0xFU << 
RTC_ALRMAR_MNU_Pos
è

	)

10704 
	#RTC_ALRMAR_MNU
 
RTC_ALRMAR_MNU_Msk


	)

10705 
	#RTC_ALRMAR_MNU_0
 (0x1U << 
RTC_ALRMAR_MNU_Pos
è

	)

10706 
	#RTC_ALRMAR_MNU_1
 (0x2U << 
RTC_ALRMAR_MNU_Pos
è

	)

10707 
	#RTC_ALRMAR_MNU_2
 (0x4U << 
RTC_ALRMAR_MNU_Pos
è

	)

10708 
	#RTC_ALRMAR_MNU_3
 (0x8U << 
RTC_ALRMAR_MNU_Pos
è

	)

10709 
	#RTC_ALRMAR_MSK1_Pos
 (7U)

	)

10710 
	#RTC_ALRMAR_MSK1_Msk
 (0x1U << 
RTC_ALRMAR_MSK1_Pos
è

	)

10711 
	#RTC_ALRMAR_MSK1
 
RTC_ALRMAR_MSK1_Msk


	)

10712 
	#RTC_ALRMAR_ST_Pos
 (4U)

	)

10713 
	#RTC_ALRMAR_ST_Msk
 (0x7U << 
RTC_ALRMAR_ST_Pos
è

	)

10714 
	#RTC_ALRMAR_ST
 
RTC_ALRMAR_ST_Msk


	)

10715 
	#RTC_ALRMAR_ST_0
 (0x1U << 
RTC_ALRMAR_ST_Pos
è

	)

10716 
	#RTC_ALRMAR_ST_1
 (0x2U << 
RTC_ALRMAR_ST_Pos
è

	)

10717 
	#RTC_ALRMAR_ST_2
 (0x4U << 
RTC_ALRMAR_ST_Pos
è

	)

10718 
	#RTC_ALRMAR_SU_Pos
 (0U)

	)

10719 
	#RTC_ALRMAR_SU_Msk
 (0xFU << 
RTC_ALRMAR_SU_Pos
è

	)

10720 
	#RTC_ALRMAR_SU
 
RTC_ALRMAR_SU_Msk


	)

10721 
	#RTC_ALRMAR_SU_0
 (0x1U << 
RTC_ALRMAR_SU_Pos
è

	)

10722 
	#RTC_ALRMAR_SU_1
 (0x2U << 
RTC_ALRMAR_SU_Pos
è

	)

10723 
	#RTC_ALRMAR_SU_2
 (0x4U << 
RTC_ALRMAR_SU_Pos
è

	)

10724 
	#RTC_ALRMAR_SU_3
 (0x8U << 
RTC_ALRMAR_SU_Pos
è

	)

10727 
	#RTC_ALRMBR_MSK4_Pos
 (31U)

	)

10728 
	#RTC_ALRMBR_MSK4_Msk
 (0x1U << 
RTC_ALRMBR_MSK4_Pos
è

	)

10729 
	#RTC_ALRMBR_MSK4
 
RTC_ALRMBR_MSK4_Msk


	)

10730 
	#RTC_ALRMBR_WDSEL_Pos
 (30U)

	)

10731 
	#RTC_ALRMBR_WDSEL_Msk
 (0x1U << 
RTC_ALRMBR_WDSEL_Pos
è

	)

10732 
	#RTC_ALRMBR_WDSEL
 
RTC_ALRMBR_WDSEL_Msk


	)

10733 
	#RTC_ALRMBR_DT_Pos
 (28U)

	)

10734 
	#RTC_ALRMBR_DT_Msk
 (0x3U << 
RTC_ALRMBR_DT_Pos
è

	)

10735 
	#RTC_ALRMBR_DT
 
RTC_ALRMBR_DT_Msk


	)

10736 
	#RTC_ALRMBR_DT_0
 (0x1U << 
RTC_ALRMBR_DT_Pos
è

	)

10737 
	#RTC_ALRMBR_DT_1
 (0x2U << 
RTC_ALRMBR_DT_Pos
è

	)

10738 
	#RTC_ALRMBR_DU_Pos
 (24U)

	)

10739 
	#RTC_ALRMBR_DU_Msk
 (0xFU << 
RTC_ALRMBR_DU_Pos
è

	)

10740 
	#RTC_ALRMBR_DU
 
RTC_ALRMBR_DU_Msk


	)

10741 
	#RTC_ALRMBR_DU_0
 (0x1U << 
RTC_ALRMBR_DU_Pos
è

	)

10742 
	#RTC_ALRMBR_DU_1
 (0x2U << 
RTC_ALRMBR_DU_Pos
è

	)

10743 
	#RTC_ALRMBR_DU_2
 (0x4U << 
RTC_ALRMBR_DU_Pos
è

	)

10744 
	#RTC_ALRMBR_DU_3
 (0x8U << 
RTC_ALRMBR_DU_Pos
è

	)

10745 
	#RTC_ALRMBR_MSK3_Pos
 (23U)

	)

10746 
	#RTC_ALRMBR_MSK3_Msk
 (0x1U << 
RTC_ALRMBR_MSK3_Pos
è

	)

10747 
	#RTC_ALRMBR_MSK3
 
RTC_ALRMBR_MSK3_Msk


	)

10748 
	#RTC_ALRMBR_PM_Pos
 (22U)

	)

10749 
	#RTC_ALRMBR_PM_Msk
 (0x1U << 
RTC_ALRMBR_PM_Pos
è

	)

10750 
	#RTC_ALRMBR_PM
 
RTC_ALRMBR_PM_Msk


	)

10751 
	#RTC_ALRMBR_HT_Pos
 (20U)

	)

10752 
	#RTC_ALRMBR_HT_Msk
 (0x3U << 
RTC_ALRMBR_HT_Pos
è

	)

10753 
	#RTC_ALRMBR_HT
 
RTC_ALRMBR_HT_Msk


	)

10754 
	#RTC_ALRMBR_HT_0
 (0x1U << 
RTC_ALRMBR_HT_Pos
è

	)

10755 
	#RTC_ALRMBR_HT_1
 (0x2U << 
RTC_ALRMBR_HT_Pos
è

	)

10756 
	#RTC_ALRMBR_HU_Pos
 (16U)

	)

10757 
	#RTC_ALRMBR_HU_Msk
 (0xFU << 
RTC_ALRMBR_HU_Pos
è

	)

10758 
	#RTC_ALRMBR_HU
 
RTC_ALRMBR_HU_Msk


	)

10759 
	#RTC_ALRMBR_HU_0
 (0x1U << 
RTC_ALRMBR_HU_Pos
è

	)

10760 
	#RTC_ALRMBR_HU_1
 (0x2U << 
RTC_ALRMBR_HU_Pos
è

	)

10761 
	#RTC_ALRMBR_HU_2
 (0x4U << 
RTC_ALRMBR_HU_Pos
è

	)

10762 
	#RTC_ALRMBR_HU_3
 (0x8U << 
RTC_ALRMBR_HU_Pos
è

	)

10763 
	#RTC_ALRMBR_MSK2_Pos
 (15U)

	)

10764 
	#RTC_ALRMBR_MSK2_Msk
 (0x1U << 
RTC_ALRMBR_MSK2_Pos
è

	)

10765 
	#RTC_ALRMBR_MSK2
 
RTC_ALRMBR_MSK2_Msk


	)

10766 
	#RTC_ALRMBR_MNT_Pos
 (12U)

	)

10767 
	#RTC_ALRMBR_MNT_Msk
 (0x7U << 
RTC_ALRMBR_MNT_Pos
è

	)

10768 
	#RTC_ALRMBR_MNT
 
RTC_ALRMBR_MNT_Msk


	)

10769 
	#RTC_ALRMBR_MNT_0
 (0x1U << 
RTC_ALRMBR_MNT_Pos
è

	)

10770 
	#RTC_ALRMBR_MNT_1
 (0x2U << 
RTC_ALRMBR_MNT_Pos
è

	)

10771 
	#RTC_ALRMBR_MNT_2
 (0x4U << 
RTC_ALRMBR_MNT_Pos
è

	)

10772 
	#RTC_ALRMBR_MNU_Pos
 (8U)

	)

10773 
	#RTC_ALRMBR_MNU_Msk
 (0xFU << 
RTC_ALRMBR_MNU_Pos
è

	)

10774 
	#RTC_ALRMBR_MNU
 
RTC_ALRMBR_MNU_Msk


	)

10775 
	#RTC_ALRMBR_MNU_0
 (0x1U << 
RTC_ALRMBR_MNU_Pos
è

	)

10776 
	#RTC_ALRMBR_MNU_1
 (0x2U << 
RTC_ALRMBR_MNU_Pos
è

	)

10777 
	#RTC_ALRMBR_MNU_2
 (0x4U << 
RTC_ALRMBR_MNU_Pos
è

	)

10778 
	#RTC_ALRMBR_MNU_3
 (0x8U << 
RTC_ALRMBR_MNU_Pos
è

	)

10779 
	#RTC_ALRMBR_MSK1_Pos
 (7U)

	)

10780 
	#RTC_ALRMBR_MSK1_Msk
 (0x1U << 
RTC_ALRMBR_MSK1_Pos
è

	)

10781 
	#RTC_ALRMBR_MSK1
 
RTC_ALRMBR_MSK1_Msk


	)

10782 
	#RTC_ALRMBR_ST_Pos
 (4U)

	)

10783 
	#RTC_ALRMBR_ST_Msk
 (0x7U << 
RTC_ALRMBR_ST_Pos
è

	)

10784 
	#RTC_ALRMBR_ST
 
RTC_ALRMBR_ST_Msk


	)

10785 
	#RTC_ALRMBR_ST_0
 (0x1U << 
RTC_ALRMBR_ST_Pos
è

	)

10786 
	#RTC_ALRMBR_ST_1
 (0x2U << 
RTC_ALRMBR_ST_Pos
è

	)

10787 
	#RTC_ALRMBR_ST_2
 (0x4U << 
RTC_ALRMBR_ST_Pos
è

	)

10788 
	#RTC_ALRMBR_SU_Pos
 (0U)

	)

10789 
	#RTC_ALRMBR_SU_Msk
 (0xFU << 
RTC_ALRMBR_SU_Pos
è

	)

10790 
	#RTC_ALRMBR_SU
 
RTC_ALRMBR_SU_Msk


	)

10791 
	#RTC_ALRMBR_SU_0
 (0x1U << 
RTC_ALRMBR_SU_Pos
è

	)

10792 
	#RTC_ALRMBR_SU_1
 (0x2U << 
RTC_ALRMBR_SU_Pos
è

	)

10793 
	#RTC_ALRMBR_SU_2
 (0x4U << 
RTC_ALRMBR_SU_Pos
è

	)

10794 
	#RTC_ALRMBR_SU_3
 (0x8U << 
RTC_ALRMBR_SU_Pos
è

	)

10797 
	#RTC_WPR_KEY_Pos
 (0U)

	)

10798 
	#RTC_WPR_KEY_Msk
 (0xFFU << 
RTC_WPR_KEY_Pos
è

	)

10799 
	#RTC_WPR_KEY
 
RTC_WPR_KEY_Msk


	)

10802 
	#RTC_SSR_SS_Pos
 (0U)

	)

10803 
	#RTC_SSR_SS_Msk
 (0xFFFFU << 
RTC_SSR_SS_Pos
è

	)

10804 
	#RTC_SSR_SS
 
RTC_SSR_SS_Msk


	)

10807 
	#RTC_SHIFTR_SUBFS_Pos
 (0U)

	)

10808 
	#RTC_SHIFTR_SUBFS_Msk
 (0x7FFFU << 
RTC_SHIFTR_SUBFS_Pos
è

	)

10809 
	#RTC_SHIFTR_SUBFS
 
RTC_SHIFTR_SUBFS_Msk


	)

10810 
	#RTC_SHIFTR_ADD1S_Pos
 (31U)

	)

10811 
	#RTC_SHIFTR_ADD1S_Msk
 (0x1U << 
RTC_SHIFTR_ADD1S_Pos
è

	)

10812 
	#RTC_SHIFTR_ADD1S
 
RTC_SHIFTR_ADD1S_Msk


	)

10815 
	#RTC_TSTR_PM_Pos
 (22U)

	)

10816 
	#RTC_TSTR_PM_Msk
 (0x1U << 
RTC_TSTR_PM_Pos
è

	)

10817 
	#RTC_TSTR_PM
 
RTC_TSTR_PM_Msk


	)

10818 
	#RTC_TSTR_HT_Pos
 (20U)

	)

10819 
	#RTC_TSTR_HT_Msk
 (0x3U << 
RTC_TSTR_HT_Pos
è

	)

10820 
	#RTC_TSTR_HT
 
RTC_TSTR_HT_Msk


	)

10821 
	#RTC_TSTR_HT_0
 (0x1U << 
RTC_TSTR_HT_Pos
è

	)

10822 
	#RTC_TSTR_HT_1
 (0x2U << 
RTC_TSTR_HT_Pos
è

	)

10823 
	#RTC_TSTR_HU_Pos
 (16U)

	)

10824 
	#RTC_TSTR_HU_Msk
 (0xFU << 
RTC_TSTR_HU_Pos
è

	)

10825 
	#RTC_TSTR_HU
 
RTC_TSTR_HU_Msk


	)

10826 
	#RTC_TSTR_HU_0
 (0x1U << 
RTC_TSTR_HU_Pos
è

	)

10827 
	#RTC_TSTR_HU_1
 (0x2U << 
RTC_TSTR_HU_Pos
è

	)

10828 
	#RTC_TSTR_HU_2
 (0x4U << 
RTC_TSTR_HU_Pos
è

	)

10829 
	#RTC_TSTR_HU_3
 (0x8U << 
RTC_TSTR_HU_Pos
è

	)

10830 
	#RTC_TSTR_MNT_Pos
 (12U)

	)

10831 
	#RTC_TSTR_MNT_Msk
 (0x7U << 
RTC_TSTR_MNT_Pos
è

	)

10832 
	#RTC_TSTR_MNT
 
RTC_TSTR_MNT_Msk


	)

10833 
	#RTC_TSTR_MNT_0
 (0x1U << 
RTC_TSTR_MNT_Pos
è

	)

10834 
	#RTC_TSTR_MNT_1
 (0x2U << 
RTC_TSTR_MNT_Pos
è

	)

10835 
	#RTC_TSTR_MNT_2
 (0x4U << 
RTC_TSTR_MNT_Pos
è

	)

10836 
	#RTC_TSTR_MNU_Pos
 (8U)

	)

10837 
	#RTC_TSTR_MNU_Msk
 (0xFU << 
RTC_TSTR_MNU_Pos
è

	)

10838 
	#RTC_TSTR_MNU
 
RTC_TSTR_MNU_Msk


	)

10839 
	#RTC_TSTR_MNU_0
 (0x1U << 
RTC_TSTR_MNU_Pos
è

	)

10840 
	#RTC_TSTR_MNU_1
 (0x2U << 
RTC_TSTR_MNU_Pos
è

	)

10841 
	#RTC_TSTR_MNU_2
 (0x4U << 
RTC_TSTR_MNU_Pos
è

	)

10842 
	#RTC_TSTR_MNU_3
 (0x8U << 
RTC_TSTR_MNU_Pos
è

	)

10843 
	#RTC_TSTR_ST_Pos
 (4U)

	)

10844 
	#RTC_TSTR_ST_Msk
 (0x7U << 
RTC_TSTR_ST_Pos
è

	)

10845 
	#RTC_TSTR_ST
 
RTC_TSTR_ST_Msk


	)

10846 
	#RTC_TSTR_ST_0
 (0x1U << 
RTC_TSTR_ST_Pos
è

	)

10847 
	#RTC_TSTR_ST_1
 (0x2U << 
RTC_TSTR_ST_Pos
è

	)

10848 
	#RTC_TSTR_ST_2
 (0x4U << 
RTC_TSTR_ST_Pos
è

	)

10849 
	#RTC_TSTR_SU_Pos
 (0U)

	)

10850 
	#RTC_TSTR_SU_Msk
 (0xFU << 
RTC_TSTR_SU_Pos
è

	)

10851 
	#RTC_TSTR_SU
 
RTC_TSTR_SU_Msk


	)

10852 
	#RTC_TSTR_SU_0
 (0x1U << 
RTC_TSTR_SU_Pos
è

	)

10853 
	#RTC_TSTR_SU_1
 (0x2U << 
RTC_TSTR_SU_Pos
è

	)

10854 
	#RTC_TSTR_SU_2
 (0x4U << 
RTC_TSTR_SU_Pos
è

	)

10855 
	#RTC_TSTR_SU_3
 (0x8U << 
RTC_TSTR_SU_Pos
è

	)

10858 
	#RTC_TSDR_WDU_Pos
 (13U)

	)

10859 
	#RTC_TSDR_WDU_Msk
 (0x7U << 
RTC_TSDR_WDU_Pos
è

	)

10860 
	#RTC_TSDR_WDU
 
RTC_TSDR_WDU_Msk


	)

10861 
	#RTC_TSDR_WDU_0
 (0x1U << 
RTC_TSDR_WDU_Pos
è

	)

10862 
	#RTC_TSDR_WDU_1
 (0x2U << 
RTC_TSDR_WDU_Pos
è

	)

10863 
	#RTC_TSDR_WDU_2
 (0x4U << 
RTC_TSDR_WDU_Pos
è

	)

10864 
	#RTC_TSDR_MT_Pos
 (12U)

	)

10865 
	#RTC_TSDR_MT_Msk
 (0x1U << 
RTC_TSDR_MT_Pos
è

	)

10866 
	#RTC_TSDR_MT
 
RTC_TSDR_MT_Msk


	)

10867 
	#RTC_TSDR_MU_Pos
 (8U)

	)

10868 
	#RTC_TSDR_MU_Msk
 (0xFU << 
RTC_TSDR_MU_Pos
è

	)

10869 
	#RTC_TSDR_MU
 
RTC_TSDR_MU_Msk


	)

10870 
	#RTC_TSDR_MU_0
 (0x1U << 
RTC_TSDR_MU_Pos
è

	)

10871 
	#RTC_TSDR_MU_1
 (0x2U << 
RTC_TSDR_MU_Pos
è

	)

10872 
	#RTC_TSDR_MU_2
 (0x4U << 
RTC_TSDR_MU_Pos
è

	)

10873 
	#RTC_TSDR_MU_3
 (0x8U << 
RTC_TSDR_MU_Pos
è

	)

10874 
	#RTC_TSDR_DT_Pos
 (4U)

	)

10875 
	#RTC_TSDR_DT_Msk
 (0x3U << 
RTC_TSDR_DT_Pos
è

	)

10876 
	#RTC_TSDR_DT
 
RTC_TSDR_DT_Msk


	)

10877 
	#RTC_TSDR_DT_0
 (0x1U << 
RTC_TSDR_DT_Pos
è

	)

10878 
	#RTC_TSDR_DT_1
 (0x2U << 
RTC_TSDR_DT_Pos
è

	)

10879 
	#RTC_TSDR_DU_Pos
 (0U)

	)

10880 
	#RTC_TSDR_DU_Msk
 (0xFU << 
RTC_TSDR_DU_Pos
è

	)

10881 
	#RTC_TSDR_DU
 
RTC_TSDR_DU_Msk


	)

10882 
	#RTC_TSDR_DU_0
 (0x1U << 
RTC_TSDR_DU_Pos
è

	)

10883 
	#RTC_TSDR_DU_1
 (0x2U << 
RTC_TSDR_DU_Pos
è

	)

10884 
	#RTC_TSDR_DU_2
 (0x4U << 
RTC_TSDR_DU_Pos
è

	)

10885 
	#RTC_TSDR_DU_3
 (0x8U << 
RTC_TSDR_DU_Pos
è

	)

10888 
	#RTC_TSSSR_SS_Pos
 (0U)

	)

10889 
	#RTC_TSSSR_SS_Msk
 (0xFFFFU << 
RTC_TSSSR_SS_Pos
è

	)

10890 
	#RTC_TSSSR_SS
 
RTC_TSSSR_SS_Msk


	)

10893 
	#RTC_CALR_CALP_Pos
 (15U)

	)

10894 
	#RTC_CALR_CALP_Msk
 (0x1U << 
RTC_CALR_CALP_Pos
è

	)

10895 
	#RTC_CALR_CALP
 
RTC_CALR_CALP_Msk


	)

10896 
	#RTC_CALR_CALW8_Pos
 (14U)

	)

10897 
	#RTC_CALR_CALW8_Msk
 (0x1U << 
RTC_CALR_CALW8_Pos
è

	)

10898 
	#RTC_CALR_CALW8
 
RTC_CALR_CALW8_Msk


	)

10899 
	#RTC_CALR_CALW16_Pos
 (13U)

	)

10900 
	#RTC_CALR_CALW16_Msk
 (0x1U << 
RTC_CALR_CALW16_Pos
è

	)

10901 
	#RTC_CALR_CALW16
 
RTC_CALR_CALW16_Msk


	)

10902 
	#RTC_CALR_CALM_Pos
 (0U)

	)

10903 
	#RTC_CALR_CALM_Msk
 (0x1FFU << 
RTC_CALR_CALM_Pos
è

	)

10904 
	#RTC_CALR_CALM
 
RTC_CALR_CALM_Msk


	)

10905 
	#RTC_CALR_CALM_0
 (0x001U << 
RTC_CALR_CALM_Pos
è

	)

10906 
	#RTC_CALR_CALM_1
 (0x002U << 
RTC_CALR_CALM_Pos
è

	)

10907 
	#RTC_CALR_CALM_2
 (0x004U << 
RTC_CALR_CALM_Pos
è

	)

10908 
	#RTC_CALR_CALM_3
 (0x008U << 
RTC_CALR_CALM_Pos
è

	)

10909 
	#RTC_CALR_CALM_4
 (0x010U << 
RTC_CALR_CALM_Pos
è

	)

10910 
	#RTC_CALR_CALM_5
 (0x020U << 
RTC_CALR_CALM_Pos
è

	)

10911 
	#RTC_CALR_CALM_6
 (0x040U << 
RTC_CALR_CALM_Pos
è

	)

10912 
	#RTC_CALR_CALM_7
 (0x080U << 
RTC_CALR_CALM_Pos
è

	)

10913 
	#RTC_CALR_CALM_8
 (0x100U << 
RTC_CALR_CALM_Pos
è

	)

10916 
	#RTC_TAFCR_ALARMOUTTYPE_Pos
 (18U)

	)

10917 
	#RTC_TAFCR_ALARMOUTTYPE_Msk
 (0x1U << 
RTC_TAFCR_ALARMOUTTYPE_Pos
è

	)

10918 
	#RTC_TAFCR_ALARMOUTTYPE
 
RTC_TAFCR_ALARMOUTTYPE_Msk


	)

10919 
	#RTC_TAFCR_TSINSEL_Pos
 (17U)

	)

10920 
	#RTC_TAFCR_TSINSEL_Msk
 (0x1U << 
RTC_TAFCR_TSINSEL_Pos
è

	)

10921 
	#RTC_TAFCR_TSINSEL
 
RTC_TAFCR_TSINSEL_Msk


	)

10922 
	#RTC_TAFCR_TAMP1INSEL_Pos
 (16U)

	)

10923 
	#RTC_TAFCR_TAMP1INSEL_Msk
 (0x1U << 
RTC_TAFCR_TAMP1INSEL_Pos
è

	)

10924 
	#RTC_TAFCR_TAMP1INSEL
 
RTC_TAFCR_TAMP1INSEL_Msk


	)

10925 
	#RTC_TAFCR_TAMPPUDIS_Pos
 (15U)

	)

10926 
	#RTC_TAFCR_TAMPPUDIS_Msk
 (0x1U << 
RTC_TAFCR_TAMPPUDIS_Pos
è

	)

10927 
	#RTC_TAFCR_TAMPPUDIS
 
RTC_TAFCR_TAMPPUDIS_Msk


	)

10928 
	#RTC_TAFCR_TAMPPRCH_Pos
 (13U)

	)

10929 
	#RTC_TAFCR_TAMPPRCH_Msk
 (0x3U << 
RTC_TAFCR_TAMPPRCH_Pos
è

	)

10930 
	#RTC_TAFCR_TAMPPRCH
 
RTC_TAFCR_TAMPPRCH_Msk


	)

10931 
	#RTC_TAFCR_TAMPPRCH_0
 (0x1U << 
RTC_TAFCR_TAMPPRCH_Pos
è

	)

10932 
	#RTC_TAFCR_TAMPPRCH_1
 (0x2U << 
RTC_TAFCR_TAMPPRCH_Pos
è

	)

10933 
	#RTC_TAFCR_TAMPFLT_Pos
 (11U)

	)

10934 
	#RTC_TAFCR_TAMPFLT_Msk
 (0x3U << 
RTC_TAFCR_TAMPFLT_Pos
è

	)

10935 
	#RTC_TAFCR_TAMPFLT
 
RTC_TAFCR_TAMPFLT_Msk


	)

10936 
	#RTC_TAFCR_TAMPFLT_0
 (0x1U << 
RTC_TAFCR_TAMPFLT_Pos
è

	)

10937 
	#RTC_TAFCR_TAMPFLT_1
 (0x2U << 
RTC_TAFCR_TAMPFLT_Pos
è

	)

10938 
	#RTC_TAFCR_TAMPFREQ_Pos
 (8U)

	)

10939 
	#RTC_TAFCR_TAMPFREQ_Msk
 (0x7U << 
RTC_TAFCR_TAMPFREQ_Pos
è

	)

10940 
	#RTC_TAFCR_TAMPFREQ
 
RTC_TAFCR_TAMPFREQ_Msk


	)

10941 
	#RTC_TAFCR_TAMPFREQ_0
 (0x1U << 
RTC_TAFCR_TAMPFREQ_Pos
è

	)

10942 
	#RTC_TAFCR_TAMPFREQ_1
 (0x2U << 
RTC_TAFCR_TAMPFREQ_Pos
è

	)

10943 
	#RTC_TAFCR_TAMPFREQ_2
 (0x4U << 
RTC_TAFCR_TAMPFREQ_Pos
è

	)

10944 
	#RTC_TAFCR_TAMPTS_Pos
 (7U)

	)

10945 
	#RTC_TAFCR_TAMPTS_Msk
 (0x1U << 
RTC_TAFCR_TAMPTS_Pos
è

	)

10946 
	#RTC_TAFCR_TAMPTS
 
RTC_TAFCR_TAMPTS_Msk


	)

10947 
	#RTC_TAFCR_TAMP2TRG_Pos
 (4U)

	)

10948 
	#RTC_TAFCR_TAMP2TRG_Msk
 (0x1U << 
RTC_TAFCR_TAMP2TRG_Pos
è

	)

10949 
	#RTC_TAFCR_TAMP2TRG
 
RTC_TAFCR_TAMP2TRG_Msk


	)

10950 
	#RTC_TAFCR_TAMP2E_Pos
 (3U)

	)

10951 
	#RTC_TAFCR_TAMP2E_Msk
 (0x1U << 
RTC_TAFCR_TAMP2E_Pos
è

	)

10952 
	#RTC_TAFCR_TAMP2E
 
RTC_TAFCR_TAMP2E_Msk


	)

10953 
	#RTC_TAFCR_TAMPIE_Pos
 (2U)

	)

10954 
	#RTC_TAFCR_TAMPIE_Msk
 (0x1U << 
RTC_TAFCR_TAMPIE_Pos
è

	)

10955 
	#RTC_TAFCR_TAMPIE
 
RTC_TAFCR_TAMPIE_Msk


	)

10956 
	#RTC_TAFCR_TAMP1TRG_Pos
 (1U)

	)

10957 
	#RTC_TAFCR_TAMP1TRG_Msk
 (0x1U << 
RTC_TAFCR_TAMP1TRG_Pos
è

	)

10958 
	#RTC_TAFCR_TAMP1TRG
 
RTC_TAFCR_TAMP1TRG_Msk


	)

10959 
	#RTC_TAFCR_TAMP1E_Pos
 (0U)

	)

10960 
	#RTC_TAFCR_TAMP1E_Msk
 (0x1U << 
RTC_TAFCR_TAMP1E_Pos
è

	)

10961 
	#RTC_TAFCR_TAMP1E
 
RTC_TAFCR_TAMP1E_Msk


	)

10964 
	#RTC_TAFCR_TAMPINSEL
 
RTC_TAFCR_TAMP1INSEL


	)

10967 
	#RTC_ALRMASSR_MASKSS_Pos
 (24U)

	)

10968 
	#RTC_ALRMASSR_MASKSS_Msk
 (0xFU << 
RTC_ALRMASSR_MASKSS_Pos
è

	)

10969 
	#RTC_ALRMASSR_MASKSS
 
RTC_ALRMASSR_MASKSS_Msk


	)

10970 
	#RTC_ALRMASSR_MASKSS_0
 (0x1U << 
RTC_ALRMASSR_MASKSS_Pos
è

	)

10971 
	#RTC_ALRMASSR_MASKSS_1
 (0x2U << 
RTC_ALRMASSR_MASKSS_Pos
è

	)

10972 
	#RTC_ALRMASSR_MASKSS_2
 (0x4U << 
RTC_ALRMASSR_MASKSS_Pos
è

	)

10973 
	#RTC_ALRMASSR_MASKSS_3
 (0x8U << 
RTC_ALRMASSR_MASKSS_Pos
è

	)

10974 
	#RTC_ALRMASSR_SS_Pos
 (0U)

	)

10975 
	#RTC_ALRMASSR_SS_Msk
 (0x7FFFU << 
RTC_ALRMASSR_SS_Pos
è

	)

10976 
	#RTC_ALRMASSR_SS
 
RTC_ALRMASSR_SS_Msk


	)

10979 
	#RTC_ALRMBSSR_MASKSS_Pos
 (24U)

	)

10980 
	#RTC_ALRMBSSR_MASKSS_Msk
 (0xFU << 
RTC_ALRMBSSR_MASKSS_Pos
è

	)

10981 
	#RTC_ALRMBSSR_MASKSS
 
RTC_ALRMBSSR_MASKSS_Msk


	)

10982 
	#RTC_ALRMBSSR_MASKSS_0
 (0x1U << 
RTC_ALRMBSSR_MASKSS_Pos
è

	)

10983 
	#RTC_ALRMBSSR_MASKSS_1
 (0x2U << 
RTC_ALRMBSSR_MASKSS_Pos
è

	)

10984 
	#RTC_ALRMBSSR_MASKSS_2
 (0x4U << 
RTC_ALRMBSSR_MASKSS_Pos
è

	)

10985 
	#RTC_ALRMBSSR_MASKSS_3
 (0x8U << 
RTC_ALRMBSSR_MASKSS_Pos
è

	)

10986 
	#RTC_ALRMBSSR_SS_Pos
 (0U)

	)

10987 
	#RTC_ALRMBSSR_SS_Msk
 (0x7FFFU << 
RTC_ALRMBSSR_SS_Pos
è

	)

10988 
	#RTC_ALRMBSSR_SS
 
RTC_ALRMBSSR_SS_Msk


	)

10991 
	#RTC_BKP0R_Pos
 (0U)

	)

10992 
	#RTC_BKP0R_Msk
 (0xFFFFFFFFU << 
RTC_BKP0R_Pos
è

	)

10993 
	#RTC_BKP0R
 
RTC_BKP0R_Msk


	)

10996 
	#RTC_BKP1R_Pos
 (0U)

	)

10997 
	#RTC_BKP1R_Msk
 (0xFFFFFFFFU << 
RTC_BKP1R_Pos
è

	)

10998 
	#RTC_BKP1R
 
RTC_BKP1R_Msk


	)

11001 
	#RTC_BKP2R_Pos
 (0U)

	)

11002 
	#RTC_BKP2R_Msk
 (0xFFFFFFFFU << 
RTC_BKP2R_Pos
è

	)

11003 
	#RTC_BKP2R
 
RTC_BKP2R_Msk


	)

11006 
	#RTC_BKP3R_Pos
 (0U)

	)

11007 
	#RTC_BKP3R_Msk
 (0xFFFFFFFFU << 
RTC_BKP3R_Pos
è

	)

11008 
	#RTC_BKP3R
 
RTC_BKP3R_Msk


	)

11011 
	#RTC_BKP4R_Pos
 (0U)

	)

11012 
	#RTC_BKP4R_Msk
 (0xFFFFFFFFU << 
RTC_BKP4R_Pos
è

	)

11013 
	#RTC_BKP4R
 
RTC_BKP4R_Msk


	)

11016 
	#RTC_BKP5R_Pos
 (0U)

	)

11017 
	#RTC_BKP5R_Msk
 (0xFFFFFFFFU << 
RTC_BKP5R_Pos
è

	)

11018 
	#RTC_BKP5R
 
RTC_BKP5R_Msk


	)

11021 
	#RTC_BKP6R_Pos
 (0U)

	)

11022 
	#RTC_BKP6R_Msk
 (0xFFFFFFFFU << 
RTC_BKP6R_Pos
è

	)

11023 
	#RTC_BKP6R
 
RTC_BKP6R_Msk


	)

11026 
	#RTC_BKP7R_Pos
 (0U)

	)

11027 
	#RTC_BKP7R_Msk
 (0xFFFFFFFFU << 
RTC_BKP7R_Pos
è

	)

11028 
	#RTC_BKP7R
 
RTC_BKP7R_Msk


	)

11031 
	#RTC_BKP8R_Pos
 (0U)

	)

11032 
	#RTC_BKP8R_Msk
 (0xFFFFFFFFU << 
RTC_BKP8R_Pos
è

	)

11033 
	#RTC_BKP8R
 
RTC_BKP8R_Msk


	)

11036 
	#RTC_BKP9R_Pos
 (0U)

	)

11037 
	#RTC_BKP9R_Msk
 (0xFFFFFFFFU << 
RTC_BKP9R_Pos
è

	)

11038 
	#RTC_BKP9R
 
RTC_BKP9R_Msk


	)

11041 
	#RTC_BKP10R_Pos
 (0U)

	)

11042 
	#RTC_BKP10R_Msk
 (0xFFFFFFFFU << 
RTC_BKP10R_Pos
è

	)

11043 
	#RTC_BKP10R
 
RTC_BKP10R_Msk


	)

11046 
	#RTC_BKP11R_Pos
 (0U)

	)

11047 
	#RTC_BKP11R_Msk
 (0xFFFFFFFFU << 
RTC_BKP11R_Pos
è

	)

11048 
	#RTC_BKP11R
 
RTC_BKP11R_Msk


	)

11051 
	#RTC_BKP12R_Pos
 (0U)

	)

11052 
	#RTC_BKP12R_Msk
 (0xFFFFFFFFU << 
RTC_BKP12R_Pos
è

	)

11053 
	#RTC_BKP12R
 
RTC_BKP12R_Msk


	)

11056 
	#RTC_BKP13R_Pos
 (0U)

	)

11057 
	#RTC_BKP13R_Msk
 (0xFFFFFFFFU << 
RTC_BKP13R_Pos
è

	)

11058 
	#RTC_BKP13R
 
RTC_BKP13R_Msk


	)

11061 
	#RTC_BKP14R_Pos
 (0U)

	)

11062 
	#RTC_BKP14R_Msk
 (0xFFFFFFFFU << 
RTC_BKP14R_Pos
è

	)

11063 
	#RTC_BKP14R
 
RTC_BKP14R_Msk


	)

11066 
	#RTC_BKP15R_Pos
 (0U)

	)

11067 
	#RTC_BKP15R_Msk
 (0xFFFFFFFFU << 
RTC_BKP15R_Pos
è

	)

11068 
	#RTC_BKP15R
 
RTC_BKP15R_Msk


	)

11071 
	#RTC_BKP16R_Pos
 (0U)

	)

11072 
	#RTC_BKP16R_Msk
 (0xFFFFFFFFU << 
RTC_BKP16R_Pos
è

	)

11073 
	#RTC_BKP16R
 
RTC_BKP16R_Msk


	)

11076 
	#RTC_BKP17R_Pos
 (0U)

	)

11077 
	#RTC_BKP17R_Msk
 (0xFFFFFFFFU << 
RTC_BKP17R_Pos
è

	)

11078 
	#RTC_BKP17R
 
RTC_BKP17R_Msk


	)

11081 
	#RTC_BKP18R_Pos
 (0U)

	)

11082 
	#RTC_BKP18R_Msk
 (0xFFFFFFFFU << 
RTC_BKP18R_Pos
è

	)

11083 
	#RTC_BKP18R
 
RTC_BKP18R_Msk


	)

11086 
	#RTC_BKP19R_Pos
 (0U)

	)

11087 
	#RTC_BKP19R_Msk
 (0xFFFFFFFFU << 
RTC_BKP19R_Pos
è

	)

11088 
	#RTC_BKP19R
 
RTC_BKP19R_Msk


	)

11091 
	#RTC_BKP_NUMBER
 0x000000014U

	)

11100 
	#SDIO_POWER_PWRCTRL_Pos
 (0U)

	)

11101 
	#SDIO_POWER_PWRCTRL_Msk
 (0x3U << 
SDIO_POWER_PWRCTRL_Pos
è

	)

11102 
	#SDIO_POWER_PWRCTRL
 
SDIO_POWER_PWRCTRL_Msk


	)

11103 
	#SDIO_POWER_PWRCTRL_0
 (0x1U << 
SDIO_POWER_PWRCTRL_Pos
è

	)

11104 
	#SDIO_POWER_PWRCTRL_1
 (0x2U << 
SDIO_POWER_PWRCTRL_Pos
è

	)

11107 
	#SDIO_CLKCR_CLKDIV_Pos
 (0U)

	)

11108 
	#SDIO_CLKCR_CLKDIV_Msk
 (0xFFU << 
SDIO_CLKCR_CLKDIV_Pos
è

	)

11109 
	#SDIO_CLKCR_CLKDIV
 
SDIO_CLKCR_CLKDIV_Msk


	)

11110 
	#SDIO_CLKCR_CLKEN_Pos
 (8U)

	)

11111 
	#SDIO_CLKCR_CLKEN_Msk
 (0x1U << 
SDIO_CLKCR_CLKEN_Pos
è

	)

11112 
	#SDIO_CLKCR_CLKEN
 
SDIO_CLKCR_CLKEN_Msk


	)

11113 
	#SDIO_CLKCR_PWRSAV_Pos
 (9U)

	)

11114 
	#SDIO_CLKCR_PWRSAV_Msk
 (0x1U << 
SDIO_CLKCR_PWRSAV_Pos
è

	)

11115 
	#SDIO_CLKCR_PWRSAV
 
SDIO_CLKCR_PWRSAV_Msk


	)

11116 
	#SDIO_CLKCR_BYPASS_Pos
 (10U)

	)

11117 
	#SDIO_CLKCR_BYPASS_Msk
 (0x1U << 
SDIO_CLKCR_BYPASS_Pos
è

	)

11118 
	#SDIO_CLKCR_BYPASS
 
SDIO_CLKCR_BYPASS_Msk


	)

11120 
	#SDIO_CLKCR_WIDBUS_Pos
 (11U)

	)

11121 
	#SDIO_CLKCR_WIDBUS_Msk
 (0x3U << 
SDIO_CLKCR_WIDBUS_Pos
è

	)

11122 
	#SDIO_CLKCR_WIDBUS
 
SDIO_CLKCR_WIDBUS_Msk


	)

11123 
	#SDIO_CLKCR_WIDBUS_0
 (0x1U << 
SDIO_CLKCR_WIDBUS_Pos
è

	)

11124 
	#SDIO_CLKCR_WIDBUS_1
 (0x2U << 
SDIO_CLKCR_WIDBUS_Pos
è

	)

11126 
	#SDIO_CLKCR_NEGEDGE_Pos
 (13U)

	)

11127 
	#SDIO_CLKCR_NEGEDGE_Msk
 (0x1U << 
SDIO_CLKCR_NEGEDGE_Pos
è

	)

11128 
	#SDIO_CLKCR_NEGEDGE
 
SDIO_CLKCR_NEGEDGE_Msk


	)

11129 
	#SDIO_CLKCR_HWFC_EN_Pos
 (14U)

	)

11130 
	#SDIO_CLKCR_HWFC_EN_Msk
 (0x1U << 
SDIO_CLKCR_HWFC_EN_Pos
è

	)

11131 
	#SDIO_CLKCR_HWFC_EN
 
SDIO_CLKCR_HWFC_EN_Msk


	)

11134 
	#SDIO_ARG_CMDARG_Pos
 (0U)

	)

11135 
	#SDIO_ARG_CMDARG_Msk
 (0xFFFFFFFFU << 
SDIO_ARG_CMDARG_Pos
è

	)

11136 
	#SDIO_ARG_CMDARG
 
SDIO_ARG_CMDARG_Msk


	)

11139 
	#SDIO_CMD_CMDINDEX_Pos
 (0U)

	)

11140 
	#SDIO_CMD_CMDINDEX_Msk
 (0x3FU << 
SDIO_CMD_CMDINDEX_Pos
è

	)

11141 
	#SDIO_CMD_CMDINDEX
 
SDIO_CMD_CMDINDEX_Msk


	)

11143 
	#SDIO_CMD_WAITRESP_Pos
 (6U)

	)

11144 
	#SDIO_CMD_WAITRESP_Msk
 (0x3U << 
SDIO_CMD_WAITRESP_Pos
è

	)

11145 
	#SDIO_CMD_WAITRESP
 
SDIO_CMD_WAITRESP_Msk


	)

11146 
	#SDIO_CMD_WAITRESP_0
 (0x1U << 
SDIO_CMD_WAITRESP_Pos
è

	)

11147 
	#SDIO_CMD_WAITRESP_1
 (0x2U << 
SDIO_CMD_WAITRESP_Pos
è

	)

11149 
	#SDIO_CMD_WAITINT_Pos
 (8U)

	)

11150 
	#SDIO_CMD_WAITINT_Msk
 (0x1U << 
SDIO_CMD_WAITINT_Pos
è

	)

11151 
	#SDIO_CMD_WAITINT
 
SDIO_CMD_WAITINT_Msk


	)

11152 
	#SDIO_CMD_WAITPEND_Pos
 (9U)

	)

11153 
	#SDIO_CMD_WAITPEND_Msk
 (0x1U << 
SDIO_CMD_WAITPEND_Pos
è

	)

11154 
	#SDIO_CMD_WAITPEND
 
SDIO_CMD_WAITPEND_Msk


	)

11155 
	#SDIO_CMD_CPSMEN_Pos
 (10U)

	)

11156 
	#SDIO_CMD_CPSMEN_Msk
 (0x1U << 
SDIO_CMD_CPSMEN_Pos
è

	)

11157 
	#SDIO_CMD_CPSMEN
 
SDIO_CMD_CPSMEN_Msk


	)

11158 
	#SDIO_CMD_SDIOSUSPEND_Pos
 (11U)

	)

11159 
	#SDIO_CMD_SDIOSUSPEND_Msk
 (0x1U << 
SDIO_CMD_SDIOSUSPEND_Pos
è

	)

11160 
	#SDIO_CMD_SDIOSUSPEND
 
SDIO_CMD_SDIOSUSPEND_Msk


	)

11161 
	#SDIO_CMD_ENCMDCOMPL_Pos
 (12U)

	)

11162 
	#SDIO_CMD_ENCMDCOMPL_Msk
 (0x1U << 
SDIO_CMD_ENCMDCOMPL_Pos
è

	)

11163 
	#SDIO_CMD_ENCMDCOMPL
 
SDIO_CMD_ENCMDCOMPL_Msk


	)

11164 
	#SDIO_CMD_NIEN_Pos
 (13U)

	)

11165 
	#SDIO_CMD_NIEN_Msk
 (0x1U << 
SDIO_CMD_NIEN_Pos
è

	)

11166 
	#SDIO_CMD_NIEN
 
SDIO_CMD_NIEN_Msk


	)

11167 
	#SDIO_CMD_CEATACMD_Pos
 (14U)

	)

11168 
	#SDIO_CMD_CEATACMD_Msk
 (0x1U << 
SDIO_CMD_CEATACMD_Pos
è

	)

11169 
	#SDIO_CMD_CEATACMD
 
SDIO_CMD_CEATACMD_Msk


	)

11172 
	#SDIO_RESPCMD_RESPCMD_Pos
 (0U)

	)

11173 
	#SDIO_RESPCMD_RESPCMD_Msk
 (0x3FU << 
SDIO_RESPCMD_RESPCMD_Pos
è

	)

11174 
	#SDIO_RESPCMD_RESPCMD
 
SDIO_RESPCMD_RESPCMD_Msk


	)

11177 
	#SDIO_RESP0_CARDSTATUS0_Pos
 (0U)

	)

11178 
	#SDIO_RESP0_CARDSTATUS0_Msk
 (0xFFFFFFFFU << 
SDIO_RESP0_CARDSTATUS0_Pos
è

	)

11179 
	#SDIO_RESP0_CARDSTATUS0
 
SDIO_RESP0_CARDSTATUS0_Msk


	)

11182 
	#SDIO_RESP1_CARDSTATUS1_Pos
 (0U)

	)

11183 
	#SDIO_RESP1_CARDSTATUS1_Msk
 (0xFFFFFFFFU << 
SDIO_RESP1_CARDSTATUS1_Pos
è

	)

11184 
	#SDIO_RESP1_CARDSTATUS1
 
SDIO_RESP1_CARDSTATUS1_Msk


	)

11187 
	#SDIO_RESP2_CARDSTATUS2_Pos
 (0U)

	)

11188 
	#SDIO_RESP2_CARDSTATUS2_Msk
 (0xFFFFFFFFU << 
SDIO_RESP2_CARDSTATUS2_Pos
è

	)

11189 
	#SDIO_RESP2_CARDSTATUS2
 
SDIO_RESP2_CARDSTATUS2_Msk


	)

11192 
	#SDIO_RESP3_CARDSTATUS3_Pos
 (0U)

	)

11193 
	#SDIO_RESP3_CARDSTATUS3_Msk
 (0xFFFFFFFFU << 
SDIO_RESP3_CARDSTATUS3_Pos
è

	)

11194 
	#SDIO_RESP3_CARDSTATUS3
 
SDIO_RESP3_CARDSTATUS3_Msk


	)

11197 
	#SDIO_RESP4_CARDSTATUS4_Pos
 (0U)

	)

11198 
	#SDIO_RESP4_CARDSTATUS4_Msk
 (0xFFFFFFFFU << 
SDIO_RESP4_CARDSTATUS4_Pos
è

	)

11199 
	#SDIO_RESP4_CARDSTATUS4
 
SDIO_RESP4_CARDSTATUS4_Msk


	)

11202 
	#SDIO_DTIMER_DATATIME_Pos
 (0U)

	)

11203 
	#SDIO_DTIMER_DATATIME_Msk
 (0xFFFFFFFFU << 
SDIO_DTIMER_DATATIME_Pos
è

	)

11204 
	#SDIO_DTIMER_DATATIME
 
SDIO_DTIMER_DATATIME_Msk


	)

11207 
	#SDIO_DLEN_DATALENGTH_Pos
 (0U)

	)

11208 
	#SDIO_DLEN_DATALENGTH_Msk
 (0x1FFFFFFU << 
SDIO_DLEN_DATALENGTH_Pos
è

	)

11209 
	#SDIO_DLEN_DATALENGTH
 
SDIO_DLEN_DATALENGTH_Msk


	)

11212 
	#SDIO_DCTRL_DTEN_Pos
 (0U)

	)

11213 
	#SDIO_DCTRL_DTEN_Msk
 (0x1U << 
SDIO_DCTRL_DTEN_Pos
è

	)

11214 
	#SDIO_DCTRL_DTEN
 
SDIO_DCTRL_DTEN_Msk


	)

11215 
	#SDIO_DCTRL_DTDIR_Pos
 (1U)

	)

11216 
	#SDIO_DCTRL_DTDIR_Msk
 (0x1U << 
SDIO_DCTRL_DTDIR_Pos
è

	)

11217 
	#SDIO_DCTRL_DTDIR
 
SDIO_DCTRL_DTDIR_Msk


	)

11218 
	#SDIO_DCTRL_DTMODE_Pos
 (2U)

	)

11219 
	#SDIO_DCTRL_DTMODE_Msk
 (0x1U << 
SDIO_DCTRL_DTMODE_Pos
è

	)

11220 
	#SDIO_DCTRL_DTMODE
 
SDIO_DCTRL_DTMODE_Msk


	)

11221 
	#SDIO_DCTRL_DMAEN_Pos
 (3U)

	)

11222 
	#SDIO_DCTRL_DMAEN_Msk
 (0x1U << 
SDIO_DCTRL_DMAEN_Pos
è

	)

11223 
	#SDIO_DCTRL_DMAEN
 
SDIO_DCTRL_DMAEN_Msk


	)

11225 
	#SDIO_DCTRL_DBLOCKSIZE_Pos
 (4U)

	)

11226 
	#SDIO_DCTRL_DBLOCKSIZE_Msk
 (0xFU << 
SDIO_DCTRL_DBLOCKSIZE_Pos
è

	)

11227 
	#SDIO_DCTRL_DBLOCKSIZE
 
SDIO_DCTRL_DBLOCKSIZE_Msk


	)

11228 
	#SDIO_DCTRL_DBLOCKSIZE_0
 (0x1U << 
SDIO_DCTRL_DBLOCKSIZE_Pos
è

	)

11229 
	#SDIO_DCTRL_DBLOCKSIZE_1
 (0x2U << 
SDIO_DCTRL_DBLOCKSIZE_Pos
è

	)

11230 
	#SDIO_DCTRL_DBLOCKSIZE_2
 (0x4U << 
SDIO_DCTRL_DBLOCKSIZE_Pos
è

	)

11231 
	#SDIO_DCTRL_DBLOCKSIZE_3
 (0x8U << 
SDIO_DCTRL_DBLOCKSIZE_Pos
è

	)

11233 
	#SDIO_DCTRL_RWSTART_Pos
 (8U)

	)

11234 
	#SDIO_DCTRL_RWSTART_Msk
 (0x1U << 
SDIO_DCTRL_RWSTART_Pos
è

	)

11235 
	#SDIO_DCTRL_RWSTART
 
SDIO_DCTRL_RWSTART_Msk


	)

11236 
	#SDIO_DCTRL_RWSTOP_Pos
 (9U)

	)

11237 
	#SDIO_DCTRL_RWSTOP_Msk
 (0x1U << 
SDIO_DCTRL_RWSTOP_Pos
è

	)

11238 
	#SDIO_DCTRL_RWSTOP
 
SDIO_DCTRL_RWSTOP_Msk


	)

11239 
	#SDIO_DCTRL_RWMOD_Pos
 (10U)

	)

11240 
	#SDIO_DCTRL_RWMOD_Msk
 (0x1U << 
SDIO_DCTRL_RWMOD_Pos
è

	)

11241 
	#SDIO_DCTRL_RWMOD
 
SDIO_DCTRL_RWMOD_Msk


	)

11242 
	#SDIO_DCTRL_SDIOEN_Pos
 (11U)

	)

11243 
	#SDIO_DCTRL_SDIOEN_Msk
 (0x1U << 
SDIO_DCTRL_SDIOEN_Pos
è

	)

11244 
	#SDIO_DCTRL_SDIOEN
 
SDIO_DCTRL_SDIOEN_Msk


	)

11247 
	#SDIO_DCOUNT_DATACOUNT_Pos
 (0U)

	)

11248 
	#SDIO_DCOUNT_DATACOUNT_Msk
 (0x1FFFFFFU << 
SDIO_DCOUNT_DATACOUNT_Pos
è

	)

11249 
	#SDIO_DCOUNT_DATACOUNT
 
SDIO_DCOUNT_DATACOUNT_Msk


	)

11252 
	#SDIO_STA_CCRCFAIL_Pos
 (0U)

	)

11253 
	#SDIO_STA_CCRCFAIL_Msk
 (0x1U << 
SDIO_STA_CCRCFAIL_Pos
è

	)

11254 
	#SDIO_STA_CCRCFAIL
 
SDIO_STA_CCRCFAIL_Msk


	)

11255 
	#SDIO_STA_DCRCFAIL_Pos
 (1U)

	)

11256 
	#SDIO_STA_DCRCFAIL_Msk
 (0x1U << 
SDIO_STA_DCRCFAIL_Pos
è

	)

11257 
	#SDIO_STA_DCRCFAIL
 
SDIO_STA_DCRCFAIL_Msk


	)

11258 
	#SDIO_STA_CTIMEOUT_Pos
 (2U)

	)

11259 
	#SDIO_STA_CTIMEOUT_Msk
 (0x1U << 
SDIO_STA_CTIMEOUT_Pos
è

	)

11260 
	#SDIO_STA_CTIMEOUT
 
SDIO_STA_CTIMEOUT_Msk


	)

11261 
	#SDIO_STA_DTIMEOUT_Pos
 (3U)

	)

11262 
	#SDIO_STA_DTIMEOUT_Msk
 (0x1U << 
SDIO_STA_DTIMEOUT_Pos
è

	)

11263 
	#SDIO_STA_DTIMEOUT
 
SDIO_STA_DTIMEOUT_Msk


	)

11264 
	#SDIO_STA_TXUNDERR_Pos
 (4U)

	)

11265 
	#SDIO_STA_TXUNDERR_Msk
 (0x1U << 
SDIO_STA_TXUNDERR_Pos
è

	)

11266 
	#SDIO_STA_TXUNDERR
 
SDIO_STA_TXUNDERR_Msk


	)

11267 
	#SDIO_STA_RXOVERR_Pos
 (5U)

	)

11268 
	#SDIO_STA_RXOVERR_Msk
 (0x1U << 
SDIO_STA_RXOVERR_Pos
è

	)

11269 
	#SDIO_STA_RXOVERR
 
SDIO_STA_RXOVERR_Msk


	)

11270 
	#SDIO_STA_CMDREND_Pos
 (6U)

	)

11271 
	#SDIO_STA_CMDREND_Msk
 (0x1U << 
SDIO_STA_CMDREND_Pos
è

	)

11272 
	#SDIO_STA_CMDREND
 
SDIO_STA_CMDREND_Msk


	)

11273 
	#SDIO_STA_CMDSENT_Pos
 (7U)

	)

11274 
	#SDIO_STA_CMDSENT_Msk
 (0x1U << 
SDIO_STA_CMDSENT_Pos
è

	)

11275 
	#SDIO_STA_CMDSENT
 
SDIO_STA_CMDSENT_Msk


	)

11276 
	#SDIO_STA_DATAEND_Pos
 (8U)

	)

11277 
	#SDIO_STA_DATAEND_Msk
 (0x1U << 
SDIO_STA_DATAEND_Pos
è

	)

11278 
	#SDIO_STA_DATAEND
 
SDIO_STA_DATAEND_Msk


	)

11279 
	#SDIO_STA_STBITERR_Pos
 (9U)

	)

11280 
	#SDIO_STA_STBITERR_Msk
 (0x1U << 
SDIO_STA_STBITERR_Pos
è

	)

11281 
	#SDIO_STA_STBITERR
 
SDIO_STA_STBITERR_Msk


	)

11282 
	#SDIO_STA_DBCKEND_Pos
 (10U)

	)

11283 
	#SDIO_STA_DBCKEND_Msk
 (0x1U << 
SDIO_STA_DBCKEND_Pos
è

	)

11284 
	#SDIO_STA_DBCKEND
 
SDIO_STA_DBCKEND_Msk


	)

11285 
	#SDIO_STA_CMDACT_Pos
 (11U)

	)

11286 
	#SDIO_STA_CMDACT_Msk
 (0x1U << 
SDIO_STA_CMDACT_Pos
è

	)

11287 
	#SDIO_STA_CMDACT
 
SDIO_STA_CMDACT_Msk


	)

11288 
	#SDIO_STA_TXACT_Pos
 (12U)

	)

11289 
	#SDIO_STA_TXACT_Msk
 (0x1U << 
SDIO_STA_TXACT_Pos
è

	)

11290 
	#SDIO_STA_TXACT
 
SDIO_STA_TXACT_Msk


	)

11291 
	#SDIO_STA_RXACT_Pos
 (13U)

	)

11292 
	#SDIO_STA_RXACT_Msk
 (0x1U << 
SDIO_STA_RXACT_Pos
è

	)

11293 
	#SDIO_STA_RXACT
 
SDIO_STA_RXACT_Msk


	)

11294 
	#SDIO_STA_TXFIFOHE_Pos
 (14U)

	)

11295 
	#SDIO_STA_TXFIFOHE_Msk
 (0x1U << 
SDIO_STA_TXFIFOHE_Pos
è

	)

11296 
	#SDIO_STA_TXFIFOHE
 
SDIO_STA_TXFIFOHE_Msk


	)

11297 
	#SDIO_STA_RXFIFOHF_Pos
 (15U)

	)

11298 
	#SDIO_STA_RXFIFOHF_Msk
 (0x1U << 
SDIO_STA_RXFIFOHF_Pos
è

	)

11299 
	#SDIO_STA_RXFIFOHF
 
SDIO_STA_RXFIFOHF_Msk


	)

11300 
	#SDIO_STA_TXFIFOF_Pos
 (16U)

	)

11301 
	#SDIO_STA_TXFIFOF_Msk
 (0x1U << 
SDIO_STA_TXFIFOF_Pos
è

	)

11302 
	#SDIO_STA_TXFIFOF
 
SDIO_STA_TXFIFOF_Msk


	)

11303 
	#SDIO_STA_RXFIFOF_Pos
 (17U)

	)

11304 
	#SDIO_STA_RXFIFOF_Msk
 (0x1U << 
SDIO_STA_RXFIFOF_Pos
è

	)

11305 
	#SDIO_STA_RXFIFOF
 
SDIO_STA_RXFIFOF_Msk


	)

11306 
	#SDIO_STA_TXFIFOE_Pos
 (18U)

	)

11307 
	#SDIO_STA_TXFIFOE_Msk
 (0x1U << 
SDIO_STA_TXFIFOE_Pos
è

	)

11308 
	#SDIO_STA_TXFIFOE
 
SDIO_STA_TXFIFOE_Msk


	)

11309 
	#SDIO_STA_RXFIFOE_Pos
 (19U)

	)

11310 
	#SDIO_STA_RXFIFOE_Msk
 (0x1U << 
SDIO_STA_RXFIFOE_Pos
è

	)

11311 
	#SDIO_STA_RXFIFOE
 
SDIO_STA_RXFIFOE_Msk


	)

11312 
	#SDIO_STA_TXDAVL_Pos
 (20U)

	)

11313 
	#SDIO_STA_TXDAVL_Msk
 (0x1U << 
SDIO_STA_TXDAVL_Pos
è

	)

11314 
	#SDIO_STA_TXDAVL
 
SDIO_STA_TXDAVL_Msk


	)

11315 
	#SDIO_STA_RXDAVL_Pos
 (21U)

	)

11316 
	#SDIO_STA_RXDAVL_Msk
 (0x1U << 
SDIO_STA_RXDAVL_Pos
è

	)

11317 
	#SDIO_STA_RXDAVL
 
SDIO_STA_RXDAVL_Msk


	)

11318 
	#SDIO_STA_SDIOIT_Pos
 (22U)

	)

11319 
	#SDIO_STA_SDIOIT_Msk
 (0x1U << 
SDIO_STA_SDIOIT_Pos
è

	)

11320 
	#SDIO_STA_SDIOIT
 
SDIO_STA_SDIOIT_Msk


	)

11321 
	#SDIO_STA_CEATAEND_Pos
 (23U)

	)

11322 
	#SDIO_STA_CEATAEND_Msk
 (0x1U << 
SDIO_STA_CEATAEND_Pos
è

	)

11323 
	#SDIO_STA_CEATAEND
 
SDIO_STA_CEATAEND_Msk


	)

11326 
	#SDIO_ICR_CCRCFAILC_Pos
 (0U)

	)

11327 
	#SDIO_ICR_CCRCFAILC_Msk
 (0x1U << 
SDIO_ICR_CCRCFAILC_Pos
è

	)

11328 
	#SDIO_ICR_CCRCFAILC
 
SDIO_ICR_CCRCFAILC_Msk


	)

11329 
	#SDIO_ICR_DCRCFAILC_Pos
 (1U)

	)

11330 
	#SDIO_ICR_DCRCFAILC_Msk
 (0x1U << 
SDIO_ICR_DCRCFAILC_Pos
è

	)

11331 
	#SDIO_ICR_DCRCFAILC
 
SDIO_ICR_DCRCFAILC_Msk


	)

11332 
	#SDIO_ICR_CTIMEOUTC_Pos
 (2U)

	)

11333 
	#SDIO_ICR_CTIMEOUTC_Msk
 (0x1U << 
SDIO_ICR_CTIMEOUTC_Pos
è

	)

11334 
	#SDIO_ICR_CTIMEOUTC
 
SDIO_ICR_CTIMEOUTC_Msk


	)

11335 
	#SDIO_ICR_DTIMEOUTC_Pos
 (3U)

	)

11336 
	#SDIO_ICR_DTIMEOUTC_Msk
 (0x1U << 
SDIO_ICR_DTIMEOUTC_Pos
è

	)

11337 
	#SDIO_ICR_DTIMEOUTC
 
SDIO_ICR_DTIMEOUTC_Msk


	)

11338 
	#SDIO_ICR_TXUNDERRC_Pos
 (4U)

	)

11339 
	#SDIO_ICR_TXUNDERRC_Msk
 (0x1U << 
SDIO_ICR_TXUNDERRC_Pos
è

	)

11340 
	#SDIO_ICR_TXUNDERRC
 
SDIO_ICR_TXUNDERRC_Msk


	)

11341 
	#SDIO_ICR_RXOVERRC_Pos
 (5U)

	)

11342 
	#SDIO_ICR_RXOVERRC_Msk
 (0x1U << 
SDIO_ICR_RXOVERRC_Pos
è

	)

11343 
	#SDIO_ICR_RXOVERRC
 
SDIO_ICR_RXOVERRC_Msk


	)

11344 
	#SDIO_ICR_CMDRENDC_Pos
 (6U)

	)

11345 
	#SDIO_ICR_CMDRENDC_Msk
 (0x1U << 
SDIO_ICR_CMDRENDC_Pos
è

	)

11346 
	#SDIO_ICR_CMDRENDC
 
SDIO_ICR_CMDRENDC_Msk


	)

11347 
	#SDIO_ICR_CMDSENTC_Pos
 (7U)

	)

11348 
	#SDIO_ICR_CMDSENTC_Msk
 (0x1U << 
SDIO_ICR_CMDSENTC_Pos
è

	)

11349 
	#SDIO_ICR_CMDSENTC
 
SDIO_ICR_CMDSENTC_Msk


	)

11350 
	#SDIO_ICR_DATAENDC_Pos
 (8U)

	)

11351 
	#SDIO_ICR_DATAENDC_Msk
 (0x1U << 
SDIO_ICR_DATAENDC_Pos
è

	)

11352 
	#SDIO_ICR_DATAENDC
 
SDIO_ICR_DATAENDC_Msk


	)

11353 
	#SDIO_ICR_STBITERRC_Pos
 (9U)

	)

11354 
	#SDIO_ICR_STBITERRC_Msk
 (0x1U << 
SDIO_ICR_STBITERRC_Pos
è

	)

11355 
	#SDIO_ICR_STBITERRC
 
SDIO_ICR_STBITERRC_Msk


	)

11356 
	#SDIO_ICR_DBCKENDC_Pos
 (10U)

	)

11357 
	#SDIO_ICR_DBCKENDC_Msk
 (0x1U << 
SDIO_ICR_DBCKENDC_Pos
è

	)

11358 
	#SDIO_ICR_DBCKENDC
 
SDIO_ICR_DBCKENDC_Msk


	)

11359 
	#SDIO_ICR_SDIOITC_Pos
 (22U)

	)

11360 
	#SDIO_ICR_SDIOITC_Msk
 (0x1U << 
SDIO_ICR_SDIOITC_Pos
è

	)

11361 
	#SDIO_ICR_SDIOITC
 
SDIO_ICR_SDIOITC_Msk


	)

11362 
	#SDIO_ICR_CEATAENDC_Pos
 (23U)

	)

11363 
	#SDIO_ICR_CEATAENDC_Msk
 (0x1U << 
SDIO_ICR_CEATAENDC_Pos
è

	)

11364 
	#SDIO_ICR_CEATAENDC
 
SDIO_ICR_CEATAENDC_Msk


	)

11367 
	#SDIO_MASK_CCRCFAILIE_Pos
 (0U)

	)

11368 
	#SDIO_MASK_CCRCFAILIE_Msk
 (0x1U << 
SDIO_MASK_CCRCFAILIE_Pos
è

	)

11369 
	#SDIO_MASK_CCRCFAILIE
 
SDIO_MASK_CCRCFAILIE_Msk


	)

11370 
	#SDIO_MASK_DCRCFAILIE_Pos
 (1U)

	)

11371 
	#SDIO_MASK_DCRCFAILIE_Msk
 (0x1U << 
SDIO_MASK_DCRCFAILIE_Pos
è

	)

11372 
	#SDIO_MASK_DCRCFAILIE
 
SDIO_MASK_DCRCFAILIE_Msk


	)

11373 
	#SDIO_MASK_CTIMEOUTIE_Pos
 (2U)

	)

11374 
	#SDIO_MASK_CTIMEOUTIE_Msk
 (0x1U << 
SDIO_MASK_CTIMEOUTIE_Pos
è

	)

11375 
	#SDIO_MASK_CTIMEOUTIE
 
SDIO_MASK_CTIMEOUTIE_Msk


	)

11376 
	#SDIO_MASK_DTIMEOUTIE_Pos
 (3U)

	)

11377 
	#SDIO_MASK_DTIMEOUTIE_Msk
 (0x1U << 
SDIO_MASK_DTIMEOUTIE_Pos
è

	)

11378 
	#SDIO_MASK_DTIMEOUTIE
 
SDIO_MASK_DTIMEOUTIE_Msk


	)

11379 
	#SDIO_MASK_TXUNDERRIE_Pos
 (4U)

	)

11380 
	#SDIO_MASK_TXUNDERRIE_Msk
 (0x1U << 
SDIO_MASK_TXUNDERRIE_Pos
è

	)

11381 
	#SDIO_MASK_TXUNDERRIE
 
SDIO_MASK_TXUNDERRIE_Msk


	)

11382 
	#SDIO_MASK_RXOVERRIE_Pos
 (5U)

	)

11383 
	#SDIO_MASK_RXOVERRIE_Msk
 (0x1U << 
SDIO_MASK_RXOVERRIE_Pos
è

	)

11384 
	#SDIO_MASK_RXOVERRIE
 
SDIO_MASK_RXOVERRIE_Msk


	)

11385 
	#SDIO_MASK_CMDRENDIE_Pos
 (6U)

	)

11386 
	#SDIO_MASK_CMDRENDIE_Msk
 (0x1U << 
SDIO_MASK_CMDRENDIE_Pos
è

	)

11387 
	#SDIO_MASK_CMDRENDIE
 
SDIO_MASK_CMDRENDIE_Msk


	)

11388 
	#SDIO_MASK_CMDSENTIE_Pos
 (7U)

	)

11389 
	#SDIO_MASK_CMDSENTIE_Msk
 (0x1U << 
SDIO_MASK_CMDSENTIE_Pos
è

	)

11390 
	#SDIO_MASK_CMDSENTIE
 
SDIO_MASK_CMDSENTIE_Msk


	)

11391 
	#SDIO_MASK_DATAENDIE_Pos
 (8U)

	)

11392 
	#SDIO_MASK_DATAENDIE_Msk
 (0x1U << 
SDIO_MASK_DATAENDIE_Pos
è

	)

11393 
	#SDIO_MASK_DATAENDIE
 
SDIO_MASK_DATAENDIE_Msk


	)

11394 
	#SDIO_MASK_STBITERRIE_Pos
 (9U)

	)

11395 
	#SDIO_MASK_STBITERRIE_Msk
 (0x1U << 
SDIO_MASK_STBITERRIE_Pos
è

	)

11396 
	#SDIO_MASK_STBITERRIE
 
SDIO_MASK_STBITERRIE_Msk


	)

11397 
	#SDIO_MASK_DBCKENDIE_Pos
 (10U)

	)

11398 
	#SDIO_MASK_DBCKENDIE_Msk
 (0x1U << 
SDIO_MASK_DBCKENDIE_Pos
è

	)

11399 
	#SDIO_MASK_DBCKENDIE
 
SDIO_MASK_DBCKENDIE_Msk


	)

11400 
	#SDIO_MASK_CMDACTIE_Pos
 (11U)

	)

11401 
	#SDIO_MASK_CMDACTIE_Msk
 (0x1U << 
SDIO_MASK_CMDACTIE_Pos
è

	)

11402 
	#SDIO_MASK_CMDACTIE
 
SDIO_MASK_CMDACTIE_Msk


	)

11403 
	#SDIO_MASK_TXACTIE_Pos
 (12U)

	)

11404 
	#SDIO_MASK_TXACTIE_Msk
 (0x1U << 
SDIO_MASK_TXACTIE_Pos
è

	)

11405 
	#SDIO_MASK_TXACTIE
 
SDIO_MASK_TXACTIE_Msk


	)

11406 
	#SDIO_MASK_RXACTIE_Pos
 (13U)

	)

11407 
	#SDIO_MASK_RXACTIE_Msk
 (0x1U << 
SDIO_MASK_RXACTIE_Pos
è

	)

11408 
	#SDIO_MASK_RXACTIE
 
SDIO_MASK_RXACTIE_Msk


	)

11409 
	#SDIO_MASK_TXFIFOHEIE_Pos
 (14U)

	)

11410 
	#SDIO_MASK_TXFIFOHEIE_Msk
 (0x1U << 
SDIO_MASK_TXFIFOHEIE_Pos
è

	)

11411 
	#SDIO_MASK_TXFIFOHEIE
 
SDIO_MASK_TXFIFOHEIE_Msk


	)

11412 
	#SDIO_MASK_RXFIFOHFIE_Pos
 (15U)

	)

11413 
	#SDIO_MASK_RXFIFOHFIE_Msk
 (0x1U << 
SDIO_MASK_RXFIFOHFIE_Pos
è

	)

11414 
	#SDIO_MASK_RXFIFOHFIE
 
SDIO_MASK_RXFIFOHFIE_Msk


	)

11415 
	#SDIO_MASK_TXFIFOFIE_Pos
 (16U)

	)

11416 
	#SDIO_MASK_TXFIFOFIE_Msk
 (0x1U << 
SDIO_MASK_TXFIFOFIE_Pos
è

	)

11417 
	#SDIO_MASK_TXFIFOFIE
 
SDIO_MASK_TXFIFOFIE_Msk


	)

11418 
	#SDIO_MASK_RXFIFOFIE_Pos
 (17U)

	)

11419 
	#SDIO_MASK_RXFIFOFIE_Msk
 (0x1U << 
SDIO_MASK_RXFIFOFIE_Pos
è

	)

11420 
	#SDIO_MASK_RXFIFOFIE
 
SDIO_MASK_RXFIFOFIE_Msk


	)

11421 
	#SDIO_MASK_TXFIFOEIE_Pos
 (18U)

	)

11422 
	#SDIO_MASK_TXFIFOEIE_Msk
 (0x1U << 
SDIO_MASK_TXFIFOEIE_Pos
è

	)

11423 
	#SDIO_MASK_TXFIFOEIE
 
SDIO_MASK_TXFIFOEIE_Msk


	)

11424 
	#SDIO_MASK_RXFIFOEIE_Pos
 (19U)

	)

11425 
	#SDIO_MASK_RXFIFOEIE_Msk
 (0x1U << 
SDIO_MASK_RXFIFOEIE_Pos
è

	)

11426 
	#SDIO_MASK_RXFIFOEIE
 
SDIO_MASK_RXFIFOEIE_Msk


	)

11427 
	#SDIO_MASK_TXDAVLIE_Pos
 (20U)

	)

11428 
	#SDIO_MASK_TXDAVLIE_Msk
 (0x1U << 
SDIO_MASK_TXDAVLIE_Pos
è

	)

11429 
	#SDIO_MASK_TXDAVLIE
 
SDIO_MASK_TXDAVLIE_Msk


	)

11430 
	#SDIO_MASK_RXDAVLIE_Pos
 (21U)

	)

11431 
	#SDIO_MASK_RXDAVLIE_Msk
 (0x1U << 
SDIO_MASK_RXDAVLIE_Pos
è

	)

11432 
	#SDIO_MASK_RXDAVLIE
 
SDIO_MASK_RXDAVLIE_Msk


	)

11433 
	#SDIO_MASK_SDIOITIE_Pos
 (22U)

	)

11434 
	#SDIO_MASK_SDIOITIE_Msk
 (0x1U << 
SDIO_MASK_SDIOITIE_Pos
è

	)

11435 
	#SDIO_MASK_SDIOITIE
 
SDIO_MASK_SDIOITIE_Msk


	)

11436 
	#SDIO_MASK_CEATAENDIE_Pos
 (23U)

	)

11437 
	#SDIO_MASK_CEATAENDIE_Msk
 (0x1U << 
SDIO_MASK_CEATAENDIE_Pos
è

	)

11438 
	#SDIO_MASK_CEATAENDIE
 
SDIO_MASK_CEATAENDIE_Msk


	)

11441 
	#SDIO_FIFOCNT_FIFOCOUNT_Pos
 (0U)

	)

11442 
	#SDIO_FIFOCNT_FIFOCOUNT_Msk
 (0xFFFFFFU << 
SDIO_FIFOCNT_FIFOCOUNT_Pos
è

	)

11443 
	#SDIO_FIFOCNT_FIFOCOUNT
 
SDIO_FIFOCNT_FIFOCOUNT_Msk


	)

11446 
	#SDIO_FIFO_FIFODATA_Pos
 (0U)

	)

11447 
	#SDIO_FIFO_FIFODATA_Msk
 (0xFFFFFFFFU << 
SDIO_FIFO_FIFODATA_Pos
è

	)

11448 
	#SDIO_FIFO_FIFODATA
 
SDIO_FIFO_FIFODATA_Msk


	)

11455 
	#SPI_I2S_FULLDUPLEX_SUPPORT


	)

11458 
	#SPI_CR1_CPHA_Pos
 (0U)

	)

11459 
	#SPI_CR1_CPHA_Msk
 (0x1U << 
SPI_CR1_CPHA_Pos
è

	)

11460 
	#SPI_CR1_CPHA
 
SPI_CR1_CPHA_Msk


	)

11461 
	#SPI_CR1_CPOL_Pos
 (1U)

	)

11462 
	#SPI_CR1_CPOL_Msk
 (0x1U << 
SPI_CR1_CPOL_Pos
è

	)

11463 
	#SPI_CR1_CPOL
 
SPI_CR1_CPOL_Msk


	)

11464 
	#SPI_CR1_MSTR_Pos
 (2U)

	)

11465 
	#SPI_CR1_MSTR_Msk
 (0x1U << 
SPI_CR1_MSTR_Pos
è

	)

11466 
	#SPI_CR1_MSTR
 
SPI_CR1_MSTR_Msk


	)

11468 
	#SPI_CR1_BR_Pos
 (3U)

	)

11469 
	#SPI_CR1_BR_Msk
 (0x7U << 
SPI_CR1_BR_Pos
è

	)

11470 
	#SPI_CR1_BR
 
SPI_CR1_BR_Msk


	)

11471 
	#SPI_CR1_BR_0
 (0x1U << 
SPI_CR1_BR_Pos
è

	)

11472 
	#SPI_CR1_BR_1
 (0x2U << 
SPI_CR1_BR_Pos
è

	)

11473 
	#SPI_CR1_BR_2
 (0x4U << 
SPI_CR1_BR_Pos
è

	)

11475 
	#SPI_CR1_SPE_Pos
 (6U)

	)

11476 
	#SPI_CR1_SPE_Msk
 (0x1U << 
SPI_CR1_SPE_Pos
è

	)

11477 
	#SPI_CR1_SPE
 
SPI_CR1_SPE_Msk


	)

11478 
	#SPI_CR1_LSBFIRST_Pos
 (7U)

	)

11479 
	#SPI_CR1_LSBFIRST_Msk
 (0x1U << 
SPI_CR1_LSBFIRST_Pos
è

	)

11480 
	#SPI_CR1_LSBFIRST
 
SPI_CR1_LSBFIRST_Msk


	)

11481 
	#SPI_CR1_SSI_Pos
 (8U)

	)

11482 
	#SPI_CR1_SSI_Msk
 (0x1U << 
SPI_CR1_SSI_Pos
è

	)

11483 
	#SPI_CR1_SSI
 
SPI_CR1_SSI_Msk


	)

11484 
	#SPI_CR1_SSM_Pos
 (9U)

	)

11485 
	#SPI_CR1_SSM_Msk
 (0x1U << 
SPI_CR1_SSM_Pos
è

	)

11486 
	#SPI_CR1_SSM
 
SPI_CR1_SSM_Msk


	)

11487 
	#SPI_CR1_RXONLY_Pos
 (10U)

	)

11488 
	#SPI_CR1_RXONLY_Msk
 (0x1U << 
SPI_CR1_RXONLY_Pos
è

	)

11489 
	#SPI_CR1_RXONLY
 
SPI_CR1_RXONLY_Msk


	)

11490 
	#SPI_CR1_DFF_Pos
 (11U)

	)

11491 
	#SPI_CR1_DFF_Msk
 (0x1U << 
SPI_CR1_DFF_Pos
è

	)

11492 
	#SPI_CR1_DFF
 
SPI_CR1_DFF_Msk


	)

11493 
	#SPI_CR1_CRCNEXT_Pos
 (12U)

	)

11494 
	#SPI_CR1_CRCNEXT_Msk
 (0x1U << 
SPI_CR1_CRCNEXT_Pos
è

	)

11495 
	#SPI_CR1_CRCNEXT
 
SPI_CR1_CRCNEXT_Msk


	)

11496 
	#SPI_CR1_CRCEN_Pos
 (13U)

	)

11497 
	#SPI_CR1_CRCEN_Msk
 (0x1U << 
SPI_CR1_CRCEN_Pos
è

	)

11498 
	#SPI_CR1_CRCEN
 
SPI_CR1_CRCEN_Msk


	)

11499 
	#SPI_CR1_BIDIOE_Pos
 (14U)

	)

11500 
	#SPI_CR1_BIDIOE_Msk
 (0x1U << 
SPI_CR1_BIDIOE_Pos
è

	)

11501 
	#SPI_CR1_BIDIOE
 
SPI_CR1_BIDIOE_Msk


	)

11502 
	#SPI_CR1_BIDIMODE_Pos
 (15U)

	)

11503 
	#SPI_CR1_BIDIMODE_Msk
 (0x1U << 
SPI_CR1_BIDIMODE_Pos
è

	)

11504 
	#SPI_CR1_BIDIMODE
 
SPI_CR1_BIDIMODE_Msk


	)

11507 
	#SPI_CR2_RXDMAEN_Pos
 (0U)

	)

11508 
	#SPI_CR2_RXDMAEN_Msk
 (0x1U << 
SPI_CR2_RXDMAEN_Pos
è

	)

11509 
	#SPI_CR2_RXDMAEN
 
SPI_CR2_RXDMAEN_Msk


	)

11510 
	#SPI_CR2_TXDMAEN_Pos
 (1U)

	)

11511 
	#SPI_CR2_TXDMAEN_Msk
 (0x1U << 
SPI_CR2_TXDMAEN_Pos
è

	)

11512 
	#SPI_CR2_TXDMAEN
 
SPI_CR2_TXDMAEN_Msk


	)

11513 
	#SPI_CR2_SSOE_Pos
 (2U)

	)

11514 
	#SPI_CR2_SSOE_Msk
 (0x1U << 
SPI_CR2_SSOE_Pos
è

	)

11515 
	#SPI_CR2_SSOE
 
SPI_CR2_SSOE_Msk


	)

11516 
	#SPI_CR2_FRF_Pos
 (4U)

	)

11517 
	#SPI_CR2_FRF_Msk
 (0x1U << 
SPI_CR2_FRF_Pos
è

	)

11518 
	#SPI_CR2_FRF
 
SPI_CR2_FRF_Msk


	)

11519 
	#SPI_CR2_ERRIE_Pos
 (5U)

	)

11520 
	#SPI_CR2_ERRIE_Msk
 (0x1U << 
SPI_CR2_ERRIE_Pos
è

	)

11521 
	#SPI_CR2_ERRIE
 
SPI_CR2_ERRIE_Msk


	)

11522 
	#SPI_CR2_RXNEIE_Pos
 (6U)

	)

11523 
	#SPI_CR2_RXNEIE_Msk
 (0x1U << 
SPI_CR2_RXNEIE_Pos
è

	)

11524 
	#SPI_CR2_RXNEIE
 
SPI_CR2_RXNEIE_Msk


	)

11525 
	#SPI_CR2_TXEIE_Pos
 (7U)

	)

11526 
	#SPI_CR2_TXEIE_Msk
 (0x1U << 
SPI_CR2_TXEIE_Pos
è

	)

11527 
	#SPI_CR2_TXEIE
 
SPI_CR2_TXEIE_Msk


	)

11530 
	#SPI_SR_RXNE_Pos
 (0U)

	)

11531 
	#SPI_SR_RXNE_Msk
 (0x1U << 
SPI_SR_RXNE_Pos
è

	)

11532 
	#SPI_SR_RXNE
 
SPI_SR_RXNE_Msk


	)

11533 
	#SPI_SR_TXE_Pos
 (1U)

	)

11534 
	#SPI_SR_TXE_Msk
 (0x1U << 
SPI_SR_TXE_Pos
è

	)

11535 
	#SPI_SR_TXE
 
SPI_SR_TXE_Msk


	)

11536 
	#SPI_SR_CHSIDE_Pos
 (2U)

	)

11537 
	#SPI_SR_CHSIDE_Msk
 (0x1U << 
SPI_SR_CHSIDE_Pos
è

	)

11538 
	#SPI_SR_CHSIDE
 
SPI_SR_CHSIDE_Msk


	)

11539 
	#SPI_SR_UDR_Pos
 (3U)

	)

11540 
	#SPI_SR_UDR_Msk
 (0x1U << 
SPI_SR_UDR_Pos
è

	)

11541 
	#SPI_SR_UDR
 
SPI_SR_UDR_Msk


	)

11542 
	#SPI_SR_CRCERR_Pos
 (4U)

	)

11543 
	#SPI_SR_CRCERR_Msk
 (0x1U << 
SPI_SR_CRCERR_Pos
è

	)

11544 
	#SPI_SR_CRCERR
 
SPI_SR_CRCERR_Msk


	)

11545 
	#SPI_SR_MODF_Pos
 (5U)

	)

11546 
	#SPI_SR_MODF_Msk
 (0x1U << 
SPI_SR_MODF_Pos
è

	)

11547 
	#SPI_SR_MODF
 
SPI_SR_MODF_Msk


	)

11548 
	#SPI_SR_OVR_Pos
 (6U)

	)

11549 
	#SPI_SR_OVR_Msk
 (0x1U << 
SPI_SR_OVR_Pos
è

	)

11550 
	#SPI_SR_OVR
 
SPI_SR_OVR_Msk


	)

11551 
	#SPI_SR_BSY_Pos
 (7U)

	)

11552 
	#SPI_SR_BSY_Msk
 (0x1U << 
SPI_SR_BSY_Pos
è

	)

11553 
	#SPI_SR_BSY
 
SPI_SR_BSY_Msk


	)

11554 
	#SPI_SR_FRE_Pos
 (8U)

	)

11555 
	#SPI_SR_FRE_Msk
 (0x1U << 
SPI_SR_FRE_Pos
è

	)

11556 
	#SPI_SR_FRE
 
SPI_SR_FRE_Msk


	)

11559 
	#SPI_DR_DR_Pos
 (0U)

	)

11560 
	#SPI_DR_DR_Msk
 (0xFFFFU << 
SPI_DR_DR_Pos
è

	)

11561 
	#SPI_DR_DR
 
SPI_DR_DR_Msk


	)

11564 
	#SPI_CRCPR_CRCPOLY_Pos
 (0U)

	)

11565 
	#SPI_CRCPR_CRCPOLY_Msk
 (0xFFFFU << 
SPI_CRCPR_CRCPOLY_Pos
è

	)

11566 
	#SPI_CRCPR_CRCPOLY
 
SPI_CRCPR_CRCPOLY_Msk


	)

11569 
	#SPI_RXCRCR_RXCRC_Pos
 (0U)

	)

11570 
	#SPI_RXCRCR_RXCRC_Msk
 (0xFFFFU << 
SPI_RXCRCR_RXCRC_Pos
è

	)

11571 
	#SPI_RXCRCR_RXCRC
 
SPI_RXCRCR_RXCRC_Msk


	)

11574 
	#SPI_TXCRCR_TXCRC_Pos
 (0U)

	)

11575 
	#SPI_TXCRCR_TXCRC_Msk
 (0xFFFFU << 
SPI_TXCRCR_TXCRC_Pos
è

	)

11576 
	#SPI_TXCRCR_TXCRC
 
SPI_TXCRCR_TXCRC_Msk


	)

11579 
	#SPI_I2SCFGR_CHLEN_Pos
 (0U)

	)

11580 
	#SPI_I2SCFGR_CHLEN_Msk
 (0x1U << 
SPI_I2SCFGR_CHLEN_Pos
è

	)

11581 
	#SPI_I2SCFGR_CHLEN
 
SPI_I2SCFGR_CHLEN_Msk


	)

11583 
	#SPI_I2SCFGR_DATLEN_Pos
 (1U)

	)

11584 
	#SPI_I2SCFGR_DATLEN_Msk
 (0x3U << 
SPI_I2SCFGR_DATLEN_Pos
è

	)

11585 
	#SPI_I2SCFGR_DATLEN
 
SPI_I2SCFGR_DATLEN_Msk


	)

11586 
	#SPI_I2SCFGR_DATLEN_0
 (0x1U << 
SPI_I2SCFGR_DATLEN_Pos
è

	)

11587 
	#SPI_I2SCFGR_DATLEN_1
 (0x2U << 
SPI_I2SCFGR_DATLEN_Pos
è

	)

11589 
	#SPI_I2SCFGR_CKPOL_Pos
 (3U)

	)

11590 
	#SPI_I2SCFGR_CKPOL_Msk
 (0x1U << 
SPI_I2SCFGR_CKPOL_Pos
è

	)

11591 
	#SPI_I2SCFGR_CKPOL
 
SPI_I2SCFGR_CKPOL_Msk


	)

11593 
	#SPI_I2SCFGR_I2SSTD_Pos
 (4U)

	)

11594 
	#SPI_I2SCFGR_I2SSTD_Msk
 (0x3U << 
SPI_I2SCFGR_I2SSTD_Pos
è

	)

11595 
	#SPI_I2SCFGR_I2SSTD
 
SPI_I2SCFGR_I2SSTD_Msk


	)

11596 
	#SPI_I2SCFGR_I2SSTD_0
 (0x1U << 
SPI_I2SCFGR_I2SSTD_Pos
è

	)

11597 
	#SPI_I2SCFGR_I2SSTD_1
 (0x2U << 
SPI_I2SCFGR_I2SSTD_Pos
è

	)

11599 
	#SPI_I2SCFGR_PCMSYNC_Pos
 (7U)

	)

11600 
	#SPI_I2SCFGR_PCMSYNC_Msk
 (0x1U << 
SPI_I2SCFGR_PCMSYNC_Pos
è

	)

11601 
	#SPI_I2SCFGR_PCMSYNC
 
SPI_I2SCFGR_PCMSYNC_Msk


	)

11603 
	#SPI_I2SCFGR_I2SCFG_Pos
 (8U)

	)

11604 
	#SPI_I2SCFGR_I2SCFG_Msk
 (0x3U << 
SPI_I2SCFGR_I2SCFG_Pos
è

	)

11605 
	#SPI_I2SCFGR_I2SCFG
 
SPI_I2SCFGR_I2SCFG_Msk


	)

11606 
	#SPI_I2SCFGR_I2SCFG_0
 (0x1U << 
SPI_I2SCFGR_I2SCFG_Pos
è

	)

11607 
	#SPI_I2SCFGR_I2SCFG_1
 (0x2U << 
SPI_I2SCFGR_I2SCFG_Pos
è

	)

11609 
	#SPI_I2SCFGR_I2SE_Pos
 (10U)

	)

11610 
	#SPI_I2SCFGR_I2SE_Msk
 (0x1U << 
SPI_I2SCFGR_I2SE_Pos
è

	)

11611 
	#SPI_I2SCFGR_I2SE
 
SPI_I2SCFGR_I2SE_Msk


	)

11612 
	#SPI_I2SCFGR_I2SMOD_Pos
 (11U)

	)

11613 
	#SPI_I2SCFGR_I2SMOD_Msk
 (0x1U << 
SPI_I2SCFGR_I2SMOD_Pos
è

	)

11614 
	#SPI_I2SCFGR_I2SMOD
 
SPI_I2SCFGR_I2SMOD_Msk


	)

11617 
	#SPI_I2SPR_I2SDIV_Pos
 (0U)

	)

11618 
	#SPI_I2SPR_I2SDIV_Msk
 (0xFFU << 
SPI_I2SPR_I2SDIV_Pos
è

	)

11619 
	#SPI_I2SPR_I2SDIV
 
SPI_I2SPR_I2SDIV_Msk


	)

11620 
	#SPI_I2SPR_ODD_Pos
 (8U)

	)

11621 
	#SPI_I2SPR_ODD_Msk
 (0x1U << 
SPI_I2SPR_ODD_Pos
è

	)

11622 
	#SPI_I2SPR_ODD
 
SPI_I2SPR_ODD_Msk


	)

11623 
	#SPI_I2SPR_MCKOE_Pos
 (9U)

	)

11624 
	#SPI_I2SPR_MCKOE_Msk
 (0x1U << 
SPI_I2SPR_MCKOE_Pos
è

	)

11625 
	#SPI_I2SPR_MCKOE
 
SPI_I2SPR_MCKOE_Msk


	)

11633 
	#SYSCFG_MEMRMP_MEM_MODE_Pos
 (0U)

	)

11634 
	#SYSCFG_MEMRMP_MEM_MODE_Msk
 (0x3U << 
SYSCFG_MEMRMP_MEM_MODE_Pos
è

	)

11635 
	#SYSCFG_MEMRMP_MEM_MODE
 
SYSCFG_MEMRMP_MEM_MODE_Msk


	)

11636 
	#SYSCFG_MEMRMP_MEM_MODE_0
 (0x1U << 
SYSCFG_MEMRMP_MEM_MODE_Pos
è

	)

11637 
	#SYSCFG_MEMRMP_MEM_MODE_1
 (0x2U << 
SYSCFG_MEMRMP_MEM_MODE_Pos
è

	)

11639 
	#SYSCFG_PMC_MII_RMII_SEL_Pos
 (23U)

	)

11640 
	#SYSCFG_PMC_MII_RMII_SEL_Msk
 (0x1U << 
SYSCFG_PMC_MII_RMII_SEL_Pos
è

	)

11641 
	#SYSCFG_PMC_MII_RMII_SEL
 
SYSCFG_PMC_MII_RMII_SEL_Msk


	)

11643 
	#SYSCFG_PMC_MII_RMII
 
SYSCFG_PMC_MII_RMII_SEL


	)

11646 
	#SYSCFG_EXTICR1_EXTI0_Pos
 (0U)

	)

11647 
	#SYSCFG_EXTICR1_EXTI0_Msk
 (0xFU << 
SYSCFG_EXTICR1_EXTI0_Pos
è

	)

11648 
	#SYSCFG_EXTICR1_EXTI0
 
SYSCFG_EXTICR1_EXTI0_Msk


	)

11649 
	#SYSCFG_EXTICR1_EXTI1_Pos
 (4U)

	)

11650 
	#SYSCFG_EXTICR1_EXTI1_Msk
 (0xFU << 
SYSCFG_EXTICR1_EXTI1_Pos
è

	)

11651 
	#SYSCFG_EXTICR1_EXTI1
 
SYSCFG_EXTICR1_EXTI1_Msk


	)

11652 
	#SYSCFG_EXTICR1_EXTI2_Pos
 (8U)

	)

11653 
	#SYSCFG_EXTICR1_EXTI2_Msk
 (0xFU << 
SYSCFG_EXTICR1_EXTI2_Pos
è

	)

11654 
	#SYSCFG_EXTICR1_EXTI2
 
SYSCFG_EXTICR1_EXTI2_Msk


	)

11655 
	#SYSCFG_EXTICR1_EXTI3_Pos
 (12U)

	)

11656 
	#SYSCFG_EXTICR1_EXTI3_Msk
 (0xFU << 
SYSCFG_EXTICR1_EXTI3_Pos
è

	)

11657 
	#SYSCFG_EXTICR1_EXTI3
 
SYSCFG_EXTICR1_EXTI3_Msk


	)

11661 
	#SYSCFG_EXTICR1_EXTI0_PA
 0x0000U

	)

11662 
	#SYSCFG_EXTICR1_EXTI0_PB
 0x0001U

	)

11663 
	#SYSCFG_EXTICR1_EXTI0_PC
 0x0002U

	)

11664 
	#SYSCFG_EXTICR1_EXTI0_PD
 0x0003U

	)

11665 
	#SYSCFG_EXTICR1_EXTI0_PE
 0x0004U

	)

11666 
	#SYSCFG_EXTICR1_EXTI0_PF
 0x0005U

	)

11667 
	#SYSCFG_EXTICR1_EXTI0_PG
 0x0006U

	)

11668 
	#SYSCFG_EXTICR1_EXTI0_PH
 0x0007U

	)

11669 
	#SYSCFG_EXTICR1_EXTI0_PI
 0x0008U

	)

11674 
	#SYSCFG_EXTICR1_EXTI1_PA
 0x0000U

	)

11675 
	#SYSCFG_EXTICR1_EXTI1_PB
 0x0010U

	)

11676 
	#SYSCFG_EXTICR1_EXTI1_PC
 0x0020U

	)

11677 
	#SYSCFG_EXTICR1_EXTI1_PD
 0x0030U

	)

11678 
	#SYSCFG_EXTICR1_EXTI1_PE
 0x0040U

	)

11679 
	#SYSCFG_EXTICR1_EXTI1_PF
 0x0050U

	)

11680 
	#SYSCFG_EXTICR1_EXTI1_PG
 0x0060U

	)

11681 
	#SYSCFG_EXTICR1_EXTI1_PH
 0x0070U

	)

11682 
	#SYSCFG_EXTICR1_EXTI1_PI
 0x0080U

	)

11687 
	#SYSCFG_EXTICR1_EXTI2_PA
 0x0000U

	)

11688 
	#SYSCFG_EXTICR1_EXTI2_PB
 0x0100U

	)

11689 
	#SYSCFG_EXTICR1_EXTI2_PC
 0x0200U

	)

11690 
	#SYSCFG_EXTICR1_EXTI2_PD
 0x0300U

	)

11691 
	#SYSCFG_EXTICR1_EXTI2_PE
 0x0400U

	)

11692 
	#SYSCFG_EXTICR1_EXTI2_PF
 0x0500U

	)

11693 
	#SYSCFG_EXTICR1_EXTI2_PG
 0x0600U

	)

11694 
	#SYSCFG_EXTICR1_EXTI2_PH
 0x0700U

	)

11695 
	#SYSCFG_EXTICR1_EXTI2_PI
 0x0800U

	)

11700 
	#SYSCFG_EXTICR1_EXTI3_PA
 0x0000U

	)

11701 
	#SYSCFG_EXTICR1_EXTI3_PB
 0x1000U

	)

11702 
	#SYSCFG_EXTICR1_EXTI3_PC
 0x2000U

	)

11703 
	#SYSCFG_EXTICR1_EXTI3_PD
 0x3000U

	)

11704 
	#SYSCFG_EXTICR1_EXTI3_PE
 0x4000U

	)

11705 
	#SYSCFG_EXTICR1_EXTI3_PF
 0x5000U

	)

11706 
	#SYSCFG_EXTICR1_EXTI3_PG
 0x6000U

	)

11707 
	#SYSCFG_EXTICR1_EXTI3_PH
 0x7000U

	)

11708 
	#SYSCFG_EXTICR1_EXTI3_PI
 0x8000U

	)

11711 
	#SYSCFG_EXTICR2_EXTI4_Pos
 (0U)

	)

11712 
	#SYSCFG_EXTICR2_EXTI4_Msk
 (0xFU << 
SYSCFG_EXTICR2_EXTI4_Pos
è

	)

11713 
	#SYSCFG_EXTICR2_EXTI4
 
SYSCFG_EXTICR2_EXTI4_Msk


	)

11714 
	#SYSCFG_EXTICR2_EXTI5_Pos
 (4U)

	)

11715 
	#SYSCFG_EXTICR2_EXTI5_Msk
 (0xFU << 
SYSCFG_EXTICR2_EXTI5_Pos
è

	)

11716 
	#SYSCFG_EXTICR2_EXTI5
 
SYSCFG_EXTICR2_EXTI5_Msk


	)

11717 
	#SYSCFG_EXTICR2_EXTI6_Pos
 (8U)

	)

11718 
	#SYSCFG_EXTICR2_EXTI6_Msk
 (0xFU << 
SYSCFG_EXTICR2_EXTI6_Pos
è

	)

11719 
	#SYSCFG_EXTICR2_EXTI6
 
SYSCFG_EXTICR2_EXTI6_Msk


	)

11720 
	#SYSCFG_EXTICR2_EXTI7_Pos
 (12U)

	)

11721 
	#SYSCFG_EXTICR2_EXTI7_Msk
 (0xFU << 
SYSCFG_EXTICR2_EXTI7_Pos
è

	)

11722 
	#SYSCFG_EXTICR2_EXTI7
 
SYSCFG_EXTICR2_EXTI7_Msk


	)

11727 
	#SYSCFG_EXTICR2_EXTI4_PA
 0x0000U

	)

11728 
	#SYSCFG_EXTICR2_EXTI4_PB
 0x0001U

	)

11729 
	#SYSCFG_EXTICR2_EXTI4_PC
 0x0002U

	)

11730 
	#SYSCFG_EXTICR2_EXTI4_PD
 0x0003U

	)

11731 
	#SYSCFG_EXTICR2_EXTI4_PE
 0x0004U

	)

11732 
	#SYSCFG_EXTICR2_EXTI4_PF
 0x0005U

	)

11733 
	#SYSCFG_EXTICR2_EXTI4_PG
 0x0006U

	)

11734 
	#SYSCFG_EXTICR2_EXTI4_PH
 0x0007U

	)

11735 
	#SYSCFG_EXTICR2_EXTI4_PI
 0x0008U

	)

11740 
	#SYSCFG_EXTICR2_EXTI5_PA
 0x0000U

	)

11741 
	#SYSCFG_EXTICR2_EXTI5_PB
 0x0010U

	)

11742 
	#SYSCFG_EXTICR2_EXTI5_PC
 0x0020U

	)

11743 
	#SYSCFG_EXTICR2_EXTI5_PD
 0x0030U

	)

11744 
	#SYSCFG_EXTICR2_EXTI5_PE
 0x0040U

	)

11745 
	#SYSCFG_EXTICR2_EXTI5_PF
 0x0050U

	)

11746 
	#SYSCFG_EXTICR2_EXTI5_PG
 0x0060U

	)

11747 
	#SYSCFG_EXTICR2_EXTI5_PH
 0x0070U

	)

11748 
	#SYSCFG_EXTICR2_EXTI5_PI
 0x0080U

	)

11753 
	#SYSCFG_EXTICR2_EXTI6_PA
 0x0000U

	)

11754 
	#SYSCFG_EXTICR2_EXTI6_PB
 0x0100U

	)

11755 
	#SYSCFG_EXTICR2_EXTI6_PC
 0x0200U

	)

11756 
	#SYSCFG_EXTICR2_EXTI6_PD
 0x0300U

	)

11757 
	#SYSCFG_EXTICR2_EXTI6_PE
 0x0400U

	)

11758 
	#SYSCFG_EXTICR2_EXTI6_PF
 0x0500U

	)

11759 
	#SYSCFG_EXTICR2_EXTI6_PG
 0x0600U

	)

11760 
	#SYSCFG_EXTICR2_EXTI6_PH
 0x0700U

	)

11761 
	#SYSCFG_EXTICR2_EXTI6_PI
 0x0800U

	)

11766 
	#SYSCFG_EXTICR2_EXTI7_PA
 0x0000U

	)

11767 
	#SYSCFG_EXTICR2_EXTI7_PB
 0x1000U

	)

11768 
	#SYSCFG_EXTICR2_EXTI7_PC
 0x2000U

	)

11769 
	#SYSCFG_EXTICR2_EXTI7_PD
 0x3000U

	)

11770 
	#SYSCFG_EXTICR2_EXTI7_PE
 0x4000U

	)

11771 
	#SYSCFG_EXTICR2_EXTI7_PF
 0x5000U

	)

11772 
	#SYSCFG_EXTICR2_EXTI7_PG
 0x6000U

	)

11773 
	#SYSCFG_EXTICR2_EXTI7_PH
 0x7000U

	)

11774 
	#SYSCFG_EXTICR2_EXTI7_PI
 0x8000U

	)

11777 
	#SYSCFG_EXTICR3_EXTI8_Pos
 (0U)

	)

11778 
	#SYSCFG_EXTICR3_EXTI8_Msk
 (0xFU << 
SYSCFG_EXTICR3_EXTI8_Pos
è

	)

11779 
	#SYSCFG_EXTICR3_EXTI8
 
SYSCFG_EXTICR3_EXTI8_Msk


	)

11780 
	#SYSCFG_EXTICR3_EXTI9_Pos
 (4U)

	)

11781 
	#SYSCFG_EXTICR3_EXTI9_Msk
 (0xFU << 
SYSCFG_EXTICR3_EXTI9_Pos
è

	)

11782 
	#SYSCFG_EXTICR3_EXTI9
 
SYSCFG_EXTICR3_EXTI9_Msk


	)

11783 
	#SYSCFG_EXTICR3_EXTI10_Pos
 (8U)

	)

11784 
	#SYSCFG_EXTICR3_EXTI10_Msk
 (0xFU << 
SYSCFG_EXTICR3_EXTI10_Pos
è

	)

11785 
	#SYSCFG_EXTICR3_EXTI10
 
SYSCFG_EXTICR3_EXTI10_Msk


	)

11786 
	#SYSCFG_EXTICR3_EXTI11_Pos
 (12U)

	)

11787 
	#SYSCFG_EXTICR3_EXTI11_Msk
 (0xFU << 
SYSCFG_EXTICR3_EXTI11_Pos
è

	)

11788 
	#SYSCFG_EXTICR3_EXTI11
 
SYSCFG_EXTICR3_EXTI11_Msk


	)

11793 
	#SYSCFG_EXTICR3_EXTI8_PA
 0x0000U

	)

11794 
	#SYSCFG_EXTICR3_EXTI8_PB
 0x0001U

	)

11795 
	#SYSCFG_EXTICR3_EXTI8_PC
 0x0002U

	)

11796 
	#SYSCFG_EXTICR3_EXTI8_PD
 0x0003U

	)

11797 
	#SYSCFG_EXTICR3_EXTI8_PE
 0x0004U

	)

11798 
	#SYSCFG_EXTICR3_EXTI8_PF
 0x0005U

	)

11799 
	#SYSCFG_EXTICR3_EXTI8_PG
 0x0006U

	)

11800 
	#SYSCFG_EXTICR3_EXTI8_PH
 0x0007U

	)

11801 
	#SYSCFG_EXTICR3_EXTI8_PI
 0x0008U

	)

11806 
	#SYSCFG_EXTICR3_EXTI9_PA
 0x0000U

	)

11807 
	#SYSCFG_EXTICR3_EXTI9_PB
 0x0010U

	)

11808 
	#SYSCFG_EXTICR3_EXTI9_PC
 0x0020U

	)

11809 
	#SYSCFG_EXTICR3_EXTI9_PD
 0x0030U

	)

11810 
	#SYSCFG_EXTICR3_EXTI9_PE
 0x0040U

	)

11811 
	#SYSCFG_EXTICR3_EXTI9_PF
 0x0050U

	)

11812 
	#SYSCFG_EXTICR3_EXTI9_PG
 0x0060U

	)

11813 
	#SYSCFG_EXTICR3_EXTI9_PH
 0x0070U

	)

11814 
	#SYSCFG_EXTICR3_EXTI9_PI
 0x0080U

	)

11819 
	#SYSCFG_EXTICR3_EXTI10_PA
 0x0000U

	)

11820 
	#SYSCFG_EXTICR3_EXTI10_PB
 0x0100U

	)

11821 
	#SYSCFG_EXTICR3_EXTI10_PC
 0x0200U

	)

11822 
	#SYSCFG_EXTICR3_EXTI10_PD
 0x0300U

	)

11823 
	#SYSCFG_EXTICR3_EXTI10_PE
 0x0400U

	)

11824 
	#SYSCFG_EXTICR3_EXTI10_PF
 0x0500U

	)

11825 
	#SYSCFG_EXTICR3_EXTI10_PG
 0x0600U

	)

11826 
	#SYSCFG_EXTICR3_EXTI10_PH
 0x0700U

	)

11827 
	#SYSCFG_EXTICR3_EXTI10_PI
 0x0800U

	)

11832 
	#SYSCFG_EXTICR3_EXTI11_PA
 0x0000U

	)

11833 
	#SYSCFG_EXTICR3_EXTI11_PB
 0x1000U

	)

11834 
	#SYSCFG_EXTICR3_EXTI11_PC
 0x2000U

	)

11835 
	#SYSCFG_EXTICR3_EXTI11_PD
 0x3000U

	)

11836 
	#SYSCFG_EXTICR3_EXTI11_PE
 0x4000U

	)

11837 
	#SYSCFG_EXTICR3_EXTI11_PF
 0x5000U

	)

11838 
	#SYSCFG_EXTICR3_EXTI11_PG
 0x6000U

	)

11839 
	#SYSCFG_EXTICR3_EXTI11_PH
 0x7000U

	)

11840 
	#SYSCFG_EXTICR3_EXTI11_PI
 0x8000U

	)

11843 
	#SYSCFG_EXTICR4_EXTI12_Pos
 (0U)

	)

11844 
	#SYSCFG_EXTICR4_EXTI12_Msk
 (0xFU << 
SYSCFG_EXTICR4_EXTI12_Pos
è

	)

11845 
	#SYSCFG_EXTICR4_EXTI12
 
SYSCFG_EXTICR4_EXTI12_Msk


	)

11846 
	#SYSCFG_EXTICR4_EXTI13_Pos
 (4U)

	)

11847 
	#SYSCFG_EXTICR4_EXTI13_Msk
 (0xFU << 
SYSCFG_EXTICR4_EXTI13_Pos
è

	)

11848 
	#SYSCFG_EXTICR4_EXTI13
 
SYSCFG_EXTICR4_EXTI13_Msk


	)

11849 
	#SYSCFG_EXTICR4_EXTI14_Pos
 (8U)

	)

11850 
	#SYSCFG_EXTICR4_EXTI14_Msk
 (0xFU << 
SYSCFG_EXTICR4_EXTI14_Pos
è

	)

11851 
	#SYSCFG_EXTICR4_EXTI14
 
SYSCFG_EXTICR4_EXTI14_Msk


	)

11852 
	#SYSCFG_EXTICR4_EXTI15_Pos
 (12U)

	)

11853 
	#SYSCFG_EXTICR4_EXTI15_Msk
 (0xFU << 
SYSCFG_EXTICR4_EXTI15_Pos
è

	)

11854 
	#SYSCFG_EXTICR4_EXTI15
 
SYSCFG_EXTICR4_EXTI15_Msk


	)

11859 
	#SYSCFG_EXTICR4_EXTI12_PA
 0x0000U

	)

11860 
	#SYSCFG_EXTICR4_EXTI12_PB
 0x0001U

	)

11861 
	#SYSCFG_EXTICR4_EXTI12_PC
 0x0002U

	)

11862 
	#SYSCFG_EXTICR4_EXTI12_PD
 0x0003U

	)

11863 
	#SYSCFG_EXTICR4_EXTI12_PE
 0x0004U

	)

11864 
	#SYSCFG_EXTICR4_EXTI12_PF
 0x0005U

	)

11865 
	#SYSCFG_EXTICR4_EXTI12_PG
 0x0006U

	)

11866 
	#SYSCFG_EXTICR4_EXTI12_PH
 0x0007U

	)

11871 
	#SYSCFG_EXTICR4_EXTI13_PA
 0x0000U

	)

11872 
	#SYSCFG_EXTICR4_EXTI13_PB
 0x0010U

	)

11873 
	#SYSCFG_EXTICR4_EXTI13_PC
 0x0020U

	)

11874 
	#SYSCFG_EXTICR4_EXTI13_PD
 0x0030U

	)

11875 
	#SYSCFG_EXTICR4_EXTI13_PE
 0x0040U

	)

11876 
	#SYSCFG_EXTICR4_EXTI13_PF
 0x0050U

	)

11877 
	#SYSCFG_EXTICR4_EXTI13_PG
 0x0060U

	)

11878 
	#SYSCFG_EXTICR4_EXTI13_PH
 0x0070U

	)

11883 
	#SYSCFG_EXTICR4_EXTI14_PA
 0x0000U

	)

11884 
	#SYSCFG_EXTICR4_EXTI14_PB
 0x0100U

	)

11885 
	#SYSCFG_EXTICR4_EXTI14_PC
 0x0200U

	)

11886 
	#SYSCFG_EXTICR4_EXTI14_PD
 0x0300U

	)

11887 
	#SYSCFG_EXTICR4_EXTI14_PE
 0x0400U

	)

11888 
	#SYSCFG_EXTICR4_EXTI14_PF
 0x0500U

	)

11889 
	#SYSCFG_EXTICR4_EXTI14_PG
 0x0600U

	)

11890 
	#SYSCFG_EXTICR4_EXTI14_PH
 0x0700U

	)

11895 
	#SYSCFG_EXTICR4_EXTI15_PA
 0x0000U

	)

11896 
	#SYSCFG_EXTICR4_EXTI15_PB
 0x1000U

	)

11897 
	#SYSCFG_EXTICR4_EXTI15_PC
 0x2000U

	)

11898 
	#SYSCFG_EXTICR4_EXTI15_PD
 0x3000U

	)

11899 
	#SYSCFG_EXTICR4_EXTI15_PE
 0x4000U

	)

11900 
	#SYSCFG_EXTICR4_EXTI15_PF
 0x5000U

	)

11901 
	#SYSCFG_EXTICR4_EXTI15_PG
 0x6000U

	)

11902 
	#SYSCFG_EXTICR4_EXTI15_PH
 0x7000U

	)

11905 
	#SYSCFG_CMPCR_CMP_PD_Pos
 (0U)

	)

11906 
	#SYSCFG_CMPCR_CMP_PD_Msk
 (0x1U << 
SYSCFG_CMPCR_CMP_PD_Pos
è

	)

11907 
	#SYSCFG_CMPCR_CMP_PD
 
SYSCFG_CMPCR_CMP_PD_Msk


	)

11908 
	#SYSCFG_CMPCR_READY_Pos
 (8U)

	)

11909 
	#SYSCFG_CMPCR_READY_Msk
 (0x1U << 
SYSCFG_CMPCR_READY_Pos
è

	)

11910 
	#SYSCFG_CMPCR_READY
 
SYSCFG_CMPCR_READY_Msk


	)

11918 
	#TIM_CR1_CEN_Pos
 (0U)

	)

11919 
	#TIM_CR1_CEN_Msk
 (0x1U << 
TIM_CR1_CEN_Pos
è

	)

11920 
	#TIM_CR1_CEN
 
TIM_CR1_CEN_Msk


	)

11921 
	#TIM_CR1_UDIS_Pos
 (1U)

	)

11922 
	#TIM_CR1_UDIS_Msk
 (0x1U << 
TIM_CR1_UDIS_Pos
è

	)

11923 
	#TIM_CR1_UDIS
 
TIM_CR1_UDIS_Msk


	)

11924 
	#TIM_CR1_URS_Pos
 (2U)

	)

11925 
	#TIM_CR1_URS_Msk
 (0x1U << 
TIM_CR1_URS_Pos
è

	)

11926 
	#TIM_CR1_URS
 
TIM_CR1_URS_Msk


	)

11927 
	#TIM_CR1_OPM_Pos
 (3U)

	)

11928 
	#TIM_CR1_OPM_Msk
 (0x1U << 
TIM_CR1_OPM_Pos
è

	)

11929 
	#TIM_CR1_OPM
 
TIM_CR1_OPM_Msk


	)

11930 
	#TIM_CR1_DIR_Pos
 (4U)

	)

11931 
	#TIM_CR1_DIR_Msk
 (0x1U << 
TIM_CR1_DIR_Pos
è

	)

11932 
	#TIM_CR1_DIR
 
TIM_CR1_DIR_Msk


	)

11934 
	#TIM_CR1_CMS_Pos
 (5U)

	)

11935 
	#TIM_CR1_CMS_Msk
 (0x3U << 
TIM_CR1_CMS_Pos
è

	)

11936 
	#TIM_CR1_CMS
 
TIM_CR1_CMS_Msk


	)

11937 
	#TIM_CR1_CMS_0
 (0x1U << 
TIM_CR1_CMS_Pos
è

	)

11938 
	#TIM_CR1_CMS_1
 (0x2U << 
TIM_CR1_CMS_Pos
è

	)

11940 
	#TIM_CR1_ARPE_Pos
 (7U)

	)

11941 
	#TIM_CR1_ARPE_Msk
 (0x1U << 
TIM_CR1_ARPE_Pos
è

	)

11942 
	#TIM_CR1_ARPE
 
TIM_CR1_ARPE_Msk


	)

11944 
	#TIM_CR1_CKD_Pos
 (8U)

	)

11945 
	#TIM_CR1_CKD_Msk
 (0x3U << 
TIM_CR1_CKD_Pos
è

	)

11946 
	#TIM_CR1_CKD
 
TIM_CR1_CKD_Msk


	)

11947 
	#TIM_CR1_CKD_0
 (0x1U << 
TIM_CR1_CKD_Pos
è

	)

11948 
	#TIM_CR1_CKD_1
 (0x2U << 
TIM_CR1_CKD_Pos
è

	)

11951 
	#TIM_CR2_CCPC_Pos
 (0U)

	)

11952 
	#TIM_CR2_CCPC_Msk
 (0x1U << 
TIM_CR2_CCPC_Pos
è

	)

11953 
	#TIM_CR2_CCPC
 
TIM_CR2_CCPC_Msk


	)

11954 
	#TIM_CR2_CCUS_Pos
 (2U)

	)

11955 
	#TIM_CR2_CCUS_Msk
 (0x1U << 
TIM_CR2_CCUS_Pos
è

	)

11956 
	#TIM_CR2_CCUS
 
TIM_CR2_CCUS_Msk


	)

11957 
	#TIM_CR2_CCDS_Pos
 (3U)

	)

11958 
	#TIM_CR2_CCDS_Msk
 (0x1U << 
TIM_CR2_CCDS_Pos
è

	)

11959 
	#TIM_CR2_CCDS
 
TIM_CR2_CCDS_Msk


	)

11961 
	#TIM_CR2_MMS_Pos
 (4U)

	)

11962 
	#TIM_CR2_MMS_Msk
 (0x7U << 
TIM_CR2_MMS_Pos
è

	)

11963 
	#TIM_CR2_MMS
 
TIM_CR2_MMS_Msk


	)

11964 
	#TIM_CR2_MMS_0
 (0x1U << 
TIM_CR2_MMS_Pos
è

	)

11965 
	#TIM_CR2_MMS_1
 (0x2U << 
TIM_CR2_MMS_Pos
è

	)

11966 
	#TIM_CR2_MMS_2
 (0x4U << 
TIM_CR2_MMS_Pos
è

	)

11968 
	#TIM_CR2_TI1S_Pos
 (7U)

	)

11969 
	#TIM_CR2_TI1S_Msk
 (0x1U << 
TIM_CR2_TI1S_Pos
è

	)

11970 
	#TIM_CR2_TI1S
 
TIM_CR2_TI1S_Msk


	)

11971 
	#TIM_CR2_OIS1_Pos
 (8U)

	)

11972 
	#TIM_CR2_OIS1_Msk
 (0x1U << 
TIM_CR2_OIS1_Pos
è

	)

11973 
	#TIM_CR2_OIS1
 
TIM_CR2_OIS1_Msk


	)

11974 
	#TIM_CR2_OIS1N_Pos
 (9U)

	)

11975 
	#TIM_CR2_OIS1N_Msk
 (0x1U << 
TIM_CR2_OIS1N_Pos
è

	)

11976 
	#TIM_CR2_OIS1N
 
TIM_CR2_OIS1N_Msk


	)

11977 
	#TIM_CR2_OIS2_Pos
 (10U)

	)

11978 
	#TIM_CR2_OIS2_Msk
 (0x1U << 
TIM_CR2_OIS2_Pos
è

	)

11979 
	#TIM_CR2_OIS2
 
TIM_CR2_OIS2_Msk


	)

11980 
	#TIM_CR2_OIS2N_Pos
 (11U)

	)

11981 
	#TIM_CR2_OIS2N_Msk
 (0x1U << 
TIM_CR2_OIS2N_Pos
è

	)

11982 
	#TIM_CR2_OIS2N
 
TIM_CR2_OIS2N_Msk


	)

11983 
	#TIM_CR2_OIS3_Pos
 (12U)

	)

11984 
	#TIM_CR2_OIS3_Msk
 (0x1U << 
TIM_CR2_OIS3_Pos
è

	)

11985 
	#TIM_CR2_OIS3
 
TIM_CR2_OIS3_Msk


	)

11986 
	#TIM_CR2_OIS3N_Pos
 (13U)

	)

11987 
	#TIM_CR2_OIS3N_Msk
 (0x1U << 
TIM_CR2_OIS3N_Pos
è

	)

11988 
	#TIM_CR2_OIS3N
 
TIM_CR2_OIS3N_Msk


	)

11989 
	#TIM_CR2_OIS4_Pos
 (14U)

	)

11990 
	#TIM_CR2_OIS4_Msk
 (0x1U << 
TIM_CR2_OIS4_Pos
è

	)

11991 
	#TIM_CR2_OIS4
 
TIM_CR2_OIS4_Msk


	)

11994 
	#TIM_SMCR_SMS_Pos
 (0U)

	)

11995 
	#TIM_SMCR_SMS_Msk
 (0x7U << 
TIM_SMCR_SMS_Pos
è

	)

11996 
	#TIM_SMCR_SMS
 
TIM_SMCR_SMS_Msk


	)

11997 
	#TIM_SMCR_SMS_0
 (0x1U << 
TIM_SMCR_SMS_Pos
è

	)

11998 
	#TIM_SMCR_SMS_1
 (0x2U << 
TIM_SMCR_SMS_Pos
è

	)

11999 
	#TIM_SMCR_SMS_2
 (0x4U << 
TIM_SMCR_SMS_Pos
è

	)

12001 
	#TIM_SMCR_TS_Pos
 (4U)

	)

12002 
	#TIM_SMCR_TS_Msk
 (0x7U << 
TIM_SMCR_TS_Pos
è

	)

12003 
	#TIM_SMCR_TS
 
TIM_SMCR_TS_Msk


	)

12004 
	#TIM_SMCR_TS_0
 (0x1U << 
TIM_SMCR_TS_Pos
è

	)

12005 
	#TIM_SMCR_TS_1
 (0x2U << 
TIM_SMCR_TS_Pos
è

	)

12006 
	#TIM_SMCR_TS_2
 (0x4U << 
TIM_SMCR_TS_Pos
è

	)

12008 
	#TIM_SMCR_MSM_Pos
 (7U)

	)

12009 
	#TIM_SMCR_MSM_Msk
 (0x1U << 
TIM_SMCR_MSM_Pos
è

	)

12010 
	#TIM_SMCR_MSM
 
TIM_SMCR_MSM_Msk


	)

12012 
	#TIM_SMCR_ETF_Pos
 (8U)

	)

12013 
	#TIM_SMCR_ETF_Msk
 (0xFU << 
TIM_SMCR_ETF_Pos
è

	)

12014 
	#TIM_SMCR_ETF
 
TIM_SMCR_ETF_Msk


	)

12015 
	#TIM_SMCR_ETF_0
 (0x1U << 
TIM_SMCR_ETF_Pos
è

	)

12016 
	#TIM_SMCR_ETF_1
 (0x2U << 
TIM_SMCR_ETF_Pos
è

	)

12017 
	#TIM_SMCR_ETF_2
 (0x4U << 
TIM_SMCR_ETF_Pos
è

	)

12018 
	#TIM_SMCR_ETF_3
 (0x8U << 
TIM_SMCR_ETF_Pos
è

	)

12020 
	#TIM_SMCR_ETPS_Pos
 (12U)

	)

12021 
	#TIM_SMCR_ETPS_Msk
 (0x3U << 
TIM_SMCR_ETPS_Pos
è

	)

12022 
	#TIM_SMCR_ETPS
 
TIM_SMCR_ETPS_Msk


	)

12023 
	#TIM_SMCR_ETPS_0
 (0x1U << 
TIM_SMCR_ETPS_Pos
è

	)

12024 
	#TIM_SMCR_ETPS_1
 (0x2U << 
TIM_SMCR_ETPS_Pos
è

	)

12026 
	#TIM_SMCR_ECE_Pos
 (14U)

	)

12027 
	#TIM_SMCR_ECE_Msk
 (0x1U << 
TIM_SMCR_ECE_Pos
è

	)

12028 
	#TIM_SMCR_ECE
 
TIM_SMCR_ECE_Msk


	)

12029 
	#TIM_SMCR_ETP_Pos
 (15U)

	)

12030 
	#TIM_SMCR_ETP_Msk
 (0x1U << 
TIM_SMCR_ETP_Pos
è

	)

12031 
	#TIM_SMCR_ETP
 
TIM_SMCR_ETP_Msk


	)

12034 
	#TIM_DIER_UIE_Pos
 (0U)

	)

12035 
	#TIM_DIER_UIE_Msk
 (0x1U << 
TIM_DIER_UIE_Pos
è

	)

12036 
	#TIM_DIER_UIE
 
TIM_DIER_UIE_Msk


	)

12037 
	#TIM_DIER_CC1IE_Pos
 (1U)

	)

12038 
	#TIM_DIER_CC1IE_Msk
 (0x1U << 
TIM_DIER_CC1IE_Pos
è

	)

12039 
	#TIM_DIER_CC1IE
 
TIM_DIER_CC1IE_Msk


	)

12040 
	#TIM_DIER_CC2IE_Pos
 (2U)

	)

12041 
	#TIM_DIER_CC2IE_Msk
 (0x1U << 
TIM_DIER_CC2IE_Pos
è

	)

12042 
	#TIM_DIER_CC2IE
 
TIM_DIER_CC2IE_Msk


	)

12043 
	#TIM_DIER_CC3IE_Pos
 (3U)

	)

12044 
	#TIM_DIER_CC3IE_Msk
 (0x1U << 
TIM_DIER_CC3IE_Pos
è

	)

12045 
	#TIM_DIER_CC3IE
 
TIM_DIER_CC3IE_Msk


	)

12046 
	#TIM_DIER_CC4IE_Pos
 (4U)

	)

12047 
	#TIM_DIER_CC4IE_Msk
 (0x1U << 
TIM_DIER_CC4IE_Pos
è

	)

12048 
	#TIM_DIER_CC4IE
 
TIM_DIER_CC4IE_Msk


	)

12049 
	#TIM_DIER_COMIE_Pos
 (5U)

	)

12050 
	#TIM_DIER_COMIE_Msk
 (0x1U << 
TIM_DIER_COMIE_Pos
è

	)

12051 
	#TIM_DIER_COMIE
 
TIM_DIER_COMIE_Msk


	)

12052 
	#TIM_DIER_TIE_Pos
 (6U)

	)

12053 
	#TIM_DIER_TIE_Msk
 (0x1U << 
TIM_DIER_TIE_Pos
è

	)

12054 
	#TIM_DIER_TIE
 
TIM_DIER_TIE_Msk


	)

12055 
	#TIM_DIER_BIE_Pos
 (7U)

	)

12056 
	#TIM_DIER_BIE_Msk
 (0x1U << 
TIM_DIER_BIE_Pos
è

	)

12057 
	#TIM_DIER_BIE
 
TIM_DIER_BIE_Msk


	)

12058 
	#TIM_DIER_UDE_Pos
 (8U)

	)

12059 
	#TIM_DIER_UDE_Msk
 (0x1U << 
TIM_DIER_UDE_Pos
è

	)

12060 
	#TIM_DIER_UDE
 
TIM_DIER_UDE_Msk


	)

12061 
	#TIM_DIER_CC1DE_Pos
 (9U)

	)

12062 
	#TIM_DIER_CC1DE_Msk
 (0x1U << 
TIM_DIER_CC1DE_Pos
è

	)

12063 
	#TIM_DIER_CC1DE
 
TIM_DIER_CC1DE_Msk


	)

12064 
	#TIM_DIER_CC2DE_Pos
 (10U)

	)

12065 
	#TIM_DIER_CC2DE_Msk
 (0x1U << 
TIM_DIER_CC2DE_Pos
è

	)

12066 
	#TIM_DIER_CC2DE
 
TIM_DIER_CC2DE_Msk


	)

12067 
	#TIM_DIER_CC3DE_Pos
 (11U)

	)

12068 
	#TIM_DIER_CC3DE_Msk
 (0x1U << 
TIM_DIER_CC3DE_Pos
è

	)

12069 
	#TIM_DIER_CC3DE
 
TIM_DIER_CC3DE_Msk


	)

12070 
	#TIM_DIER_CC4DE_Pos
 (12U)

	)

12071 
	#TIM_DIER_CC4DE_Msk
 (0x1U << 
TIM_DIER_CC4DE_Pos
è

	)

12072 
	#TIM_DIER_CC4DE
 
TIM_DIER_CC4DE_Msk


	)

12073 
	#TIM_DIER_COMDE_Pos
 (13U)

	)

12074 
	#TIM_DIER_COMDE_Msk
 (0x1U << 
TIM_DIER_COMDE_Pos
è

	)

12075 
	#TIM_DIER_COMDE
 
TIM_DIER_COMDE_Msk


	)

12076 
	#TIM_DIER_TDE_Pos
 (14U)

	)

12077 
	#TIM_DIER_TDE_Msk
 (0x1U << 
TIM_DIER_TDE_Pos
è

	)

12078 
	#TIM_DIER_TDE
 
TIM_DIER_TDE_Msk


	)

12081 
	#TIM_SR_UIF_Pos
 (0U)

	)

12082 
	#TIM_SR_UIF_Msk
 (0x1U << 
TIM_SR_UIF_Pos
è

	)

12083 
	#TIM_SR_UIF
 
TIM_SR_UIF_Msk


	)

12084 
	#TIM_SR_CC1IF_Pos
 (1U)

	)

12085 
	#TIM_SR_CC1IF_Msk
 (0x1U << 
TIM_SR_CC1IF_Pos
è

	)

12086 
	#TIM_SR_CC1IF
 
TIM_SR_CC1IF_Msk


	)

12087 
	#TIM_SR_CC2IF_Pos
 (2U)

	)

12088 
	#TIM_SR_CC2IF_Msk
 (0x1U << 
TIM_SR_CC2IF_Pos
è

	)

12089 
	#TIM_SR_CC2IF
 
TIM_SR_CC2IF_Msk


	)

12090 
	#TIM_SR_CC3IF_Pos
 (3U)

	)

12091 
	#TIM_SR_CC3IF_Msk
 (0x1U << 
TIM_SR_CC3IF_Pos
è

	)

12092 
	#TIM_SR_CC3IF
 
TIM_SR_CC3IF_Msk


	)

12093 
	#TIM_SR_CC4IF_Pos
 (4U)

	)

12094 
	#TIM_SR_CC4IF_Msk
 (0x1U << 
TIM_SR_CC4IF_Pos
è

	)

12095 
	#TIM_SR_CC4IF
 
TIM_SR_CC4IF_Msk


	)

12096 
	#TIM_SR_COMIF_Pos
 (5U)

	)

12097 
	#TIM_SR_COMIF_Msk
 (0x1U << 
TIM_SR_COMIF_Pos
è

	)

12098 
	#TIM_SR_COMIF
 
TIM_SR_COMIF_Msk


	)

12099 
	#TIM_SR_TIF_Pos
 (6U)

	)

12100 
	#TIM_SR_TIF_Msk
 (0x1U << 
TIM_SR_TIF_Pos
è

	)

12101 
	#TIM_SR_TIF
 
TIM_SR_TIF_Msk


	)

12102 
	#TIM_SR_BIF_Pos
 (7U)

	)

12103 
	#TIM_SR_BIF_Msk
 (0x1U << 
TIM_SR_BIF_Pos
è

	)

12104 
	#TIM_SR_BIF
 
TIM_SR_BIF_Msk


	)

12105 
	#TIM_SR_CC1OF_Pos
 (9U)

	)

12106 
	#TIM_SR_CC1OF_Msk
 (0x1U << 
TIM_SR_CC1OF_Pos
è

	)

12107 
	#TIM_SR_CC1OF
 
TIM_SR_CC1OF_Msk


	)

12108 
	#TIM_SR_CC2OF_Pos
 (10U)

	)

12109 
	#TIM_SR_CC2OF_Msk
 (0x1U << 
TIM_SR_CC2OF_Pos
è

	)

12110 
	#TIM_SR_CC2OF
 
TIM_SR_CC2OF_Msk


	)

12111 
	#TIM_SR_CC3OF_Pos
 (11U)

	)

12112 
	#TIM_SR_CC3OF_Msk
 (0x1U << 
TIM_SR_CC3OF_Pos
è

	)

12113 
	#TIM_SR_CC3OF
 
TIM_SR_CC3OF_Msk


	)

12114 
	#TIM_SR_CC4OF_Pos
 (12U)

	)

12115 
	#TIM_SR_CC4OF_Msk
 (0x1U << 
TIM_SR_CC4OF_Pos
è

	)

12116 
	#TIM_SR_CC4OF
 
TIM_SR_CC4OF_Msk


	)

12119 
	#TIM_EGR_UG_Pos
 (0U)

	)

12120 
	#TIM_EGR_UG_Msk
 (0x1U << 
TIM_EGR_UG_Pos
è

	)

12121 
	#TIM_EGR_UG
 
TIM_EGR_UG_Msk


	)

12122 
	#TIM_EGR_CC1G_Pos
 (1U)

	)

12123 
	#TIM_EGR_CC1G_Msk
 (0x1U << 
TIM_EGR_CC1G_Pos
è

	)

12124 
	#TIM_EGR_CC1G
 
TIM_EGR_CC1G_Msk


	)

12125 
	#TIM_EGR_CC2G_Pos
 (2U)

	)

12126 
	#TIM_EGR_CC2G_Msk
 (0x1U << 
TIM_EGR_CC2G_Pos
è

	)

12127 
	#TIM_EGR_CC2G
 
TIM_EGR_CC2G_Msk


	)

12128 
	#TIM_EGR_CC3G_Pos
 (3U)

	)

12129 
	#TIM_EGR_CC3G_Msk
 (0x1U << 
TIM_EGR_CC3G_Pos
è

	)

12130 
	#TIM_EGR_CC3G
 
TIM_EGR_CC3G_Msk


	)

12131 
	#TIM_EGR_CC4G_Pos
 (4U)

	)

12132 
	#TIM_EGR_CC4G_Msk
 (0x1U << 
TIM_EGR_CC4G_Pos
è

	)

12133 
	#TIM_EGR_CC4G
 
TIM_EGR_CC4G_Msk


	)

12134 
	#TIM_EGR_COMG_Pos
 (5U)

	)

12135 
	#TIM_EGR_COMG_Msk
 (0x1U << 
TIM_EGR_COMG_Pos
è

	)

12136 
	#TIM_EGR_COMG
 
TIM_EGR_COMG_Msk


	)

12137 
	#TIM_EGR_TG_Pos
 (6U)

	)

12138 
	#TIM_EGR_TG_Msk
 (0x1U << 
TIM_EGR_TG_Pos
è

	)

12139 
	#TIM_EGR_TG
 
TIM_EGR_TG_Msk


	)

12140 
	#TIM_EGR_BG_Pos
 (7U)

	)

12141 
	#TIM_EGR_BG_Msk
 (0x1U << 
TIM_EGR_BG_Pos
è

	)

12142 
	#TIM_EGR_BG
 
TIM_EGR_BG_Msk


	)

12145 
	#TIM_CCMR1_CC1S_Pos
 (0U)

	)

12146 
	#TIM_CCMR1_CC1S_Msk
 (0x3U << 
TIM_CCMR1_CC1S_Pos
è

	)

12147 
	#TIM_CCMR1_CC1S
 
TIM_CCMR1_CC1S_Msk


	)

12148 
	#TIM_CCMR1_CC1S_0
 (0x1U << 
TIM_CCMR1_CC1S_Pos
è

	)

12149 
	#TIM_CCMR1_CC1S_1
 (0x2U << 
TIM_CCMR1_CC1S_Pos
è

	)

12151 
	#TIM_CCMR1_OC1FE_Pos
 (2U)

	)

12152 
	#TIM_CCMR1_OC1FE_Msk
 (0x1U << 
TIM_CCMR1_OC1FE_Pos
è

	)

12153 
	#TIM_CCMR1_OC1FE
 
TIM_CCMR1_OC1FE_Msk


	)

12154 
	#TIM_CCMR1_OC1PE_Pos
 (3U)

	)

12155 
	#TIM_CCMR1_OC1PE_Msk
 (0x1U << 
TIM_CCMR1_OC1PE_Pos
è

	)

12156 
	#TIM_CCMR1_OC1PE
 
TIM_CCMR1_OC1PE_Msk


	)

12158 
	#TIM_CCMR1_OC1M_Pos
 (4U)

	)

12159 
	#TIM_CCMR1_OC1M_Msk
 (0x7U << 
TIM_CCMR1_OC1M_Pos
è

	)

12160 
	#TIM_CCMR1_OC1M
 
TIM_CCMR1_OC1M_Msk


	)

12161 
	#TIM_CCMR1_OC1M_0
 (0x1U << 
TIM_CCMR1_OC1M_Pos
è

	)

12162 
	#TIM_CCMR1_OC1M_1
 (0x2U << 
TIM_CCMR1_OC1M_Pos
è

	)

12163 
	#TIM_CCMR1_OC1M_2
 (0x4U << 
TIM_CCMR1_OC1M_Pos
è

	)

12165 
	#TIM_CCMR1_OC1CE_Pos
 (7U)

	)

12166 
	#TIM_CCMR1_OC1CE_Msk
 (0x1U << 
TIM_CCMR1_OC1CE_Pos
è

	)

12167 
	#TIM_CCMR1_OC1CE
 
TIM_CCMR1_OC1CE_Msk


	)

12169 
	#TIM_CCMR1_CC2S_Pos
 (8U)

	)

12170 
	#TIM_CCMR1_CC2S_Msk
 (0x3U << 
TIM_CCMR1_CC2S_Pos
è

	)

12171 
	#TIM_CCMR1_CC2S
 
TIM_CCMR1_CC2S_Msk


	)

12172 
	#TIM_CCMR1_CC2S_0
 (0x1U << 
TIM_CCMR1_CC2S_Pos
è

	)

12173 
	#TIM_CCMR1_CC2S_1
 (0x2U << 
TIM_CCMR1_CC2S_Pos
è

	)

12175 
	#TIM_CCMR1_OC2FE_Pos
 (10U)

	)

12176 
	#TIM_CCMR1_OC2FE_Msk
 (0x1U << 
TIM_CCMR1_OC2FE_Pos
è

	)

12177 
	#TIM_CCMR1_OC2FE
 
TIM_CCMR1_OC2FE_Msk


	)

12178 
	#TIM_CCMR1_OC2PE_Pos
 (11U)

	)

12179 
	#TIM_CCMR1_OC2PE_Msk
 (0x1U << 
TIM_CCMR1_OC2PE_Pos
è

	)

12180 
	#TIM_CCMR1_OC2PE
 
TIM_CCMR1_OC2PE_Msk


	)

12182 
	#TIM_CCMR1_OC2M_Pos
 (12U)

	)

12183 
	#TIM_CCMR1_OC2M_Msk
 (0x7U << 
TIM_CCMR1_OC2M_Pos
è

	)

12184 
	#TIM_CCMR1_OC2M
 
TIM_CCMR1_OC2M_Msk


	)

12185 
	#TIM_CCMR1_OC2M_0
 (0x1U << 
TIM_CCMR1_OC2M_Pos
è

	)

12186 
	#TIM_CCMR1_OC2M_1
 (0x2U << 
TIM_CCMR1_OC2M_Pos
è

	)

12187 
	#TIM_CCMR1_OC2M_2
 (0x4U << 
TIM_CCMR1_OC2M_Pos
è

	)

12189 
	#TIM_CCMR1_OC2CE_Pos
 (15U)

	)

12190 
	#TIM_CCMR1_OC2CE_Msk
 (0x1U << 
TIM_CCMR1_OC2CE_Pos
è

	)

12191 
	#TIM_CCMR1_OC2CE
 
TIM_CCMR1_OC2CE_Msk


	)

12195 
	#TIM_CCMR1_IC1PSC_Pos
 (2U)

	)

12196 
	#TIM_CCMR1_IC1PSC_Msk
 (0x3U << 
TIM_CCMR1_IC1PSC_Pos
è

	)

12197 
	#TIM_CCMR1_IC1PSC
 
TIM_CCMR1_IC1PSC_Msk


	)

12198 
	#TIM_CCMR1_IC1PSC_0
 (0x1U << 
TIM_CCMR1_IC1PSC_Pos
è

	)

12199 
	#TIM_CCMR1_IC1PSC_1
 (0x2U << 
TIM_CCMR1_IC1PSC_Pos
è

	)

12201 
	#TIM_CCMR1_IC1F_Pos
 (4U)

	)

12202 
	#TIM_CCMR1_IC1F_Msk
 (0xFU << 
TIM_CCMR1_IC1F_Pos
è

	)

12203 
	#TIM_CCMR1_IC1F
 
TIM_CCMR1_IC1F_Msk


	)

12204 
	#TIM_CCMR1_IC1F_0
 (0x1U << 
TIM_CCMR1_IC1F_Pos
è

	)

12205 
	#TIM_CCMR1_IC1F_1
 (0x2U << 
TIM_CCMR1_IC1F_Pos
è

	)

12206 
	#TIM_CCMR1_IC1F_2
 (0x4U << 
TIM_CCMR1_IC1F_Pos
è

	)

12207 
	#TIM_CCMR1_IC1F_3
 (0x8U << 
TIM_CCMR1_IC1F_Pos
è

	)

12209 
	#TIM_CCMR1_IC2PSC_Pos
 (10U)

	)

12210 
	#TIM_CCMR1_IC2PSC_Msk
 (0x3U << 
TIM_CCMR1_IC2PSC_Pos
è

	)

12211 
	#TIM_CCMR1_IC2PSC
 
TIM_CCMR1_IC2PSC_Msk


	)

12212 
	#TIM_CCMR1_IC2PSC_0
 (0x1U << 
TIM_CCMR1_IC2PSC_Pos
è

	)

12213 
	#TIM_CCMR1_IC2PSC_1
 (0x2U << 
TIM_CCMR1_IC2PSC_Pos
è

	)

12215 
	#TIM_CCMR1_IC2F_Pos
 (12U)

	)

12216 
	#TIM_CCMR1_IC2F_Msk
 (0xFU << 
TIM_CCMR1_IC2F_Pos
è

	)

12217 
	#TIM_CCMR1_IC2F
 
TIM_CCMR1_IC2F_Msk


	)

12218 
	#TIM_CCMR1_IC2F_0
 (0x1U << 
TIM_CCMR1_IC2F_Pos
è

	)

12219 
	#TIM_CCMR1_IC2F_1
 (0x2U << 
TIM_CCMR1_IC2F_Pos
è

	)

12220 
	#TIM_CCMR1_IC2F_2
 (0x4U << 
TIM_CCMR1_IC2F_Pos
è

	)

12221 
	#TIM_CCMR1_IC2F_3
 (0x8U << 
TIM_CCMR1_IC2F_Pos
è

	)

12224 
	#TIM_CCMR2_CC3S_Pos
 (0U)

	)

12225 
	#TIM_CCMR2_CC3S_Msk
 (0x3U << 
TIM_CCMR2_CC3S_Pos
è

	)

12226 
	#TIM_CCMR2_CC3S
 
TIM_CCMR2_CC3S_Msk


	)

12227 
	#TIM_CCMR2_CC3S_0
 (0x1U << 
TIM_CCMR2_CC3S_Pos
è

	)

12228 
	#TIM_CCMR2_CC3S_1
 (0x2U << 
TIM_CCMR2_CC3S_Pos
è

	)

12230 
	#TIM_CCMR2_OC3FE_Pos
 (2U)

	)

12231 
	#TIM_CCMR2_OC3FE_Msk
 (0x1U << 
TIM_CCMR2_OC3FE_Pos
è

	)

12232 
	#TIM_CCMR2_OC3FE
 
TIM_CCMR2_OC3FE_Msk


	)

12233 
	#TIM_CCMR2_OC3PE_Pos
 (3U)

	)

12234 
	#TIM_CCMR2_OC3PE_Msk
 (0x1U << 
TIM_CCMR2_OC3PE_Pos
è

	)

12235 
	#TIM_CCMR2_OC3PE
 
TIM_CCMR2_OC3PE_Msk


	)

12237 
	#TIM_CCMR2_OC3M_Pos
 (4U)

	)

12238 
	#TIM_CCMR2_OC3M_Msk
 (0x7U << 
TIM_CCMR2_OC3M_Pos
è

	)

12239 
	#TIM_CCMR2_OC3M
 
TIM_CCMR2_OC3M_Msk


	)

12240 
	#TIM_CCMR2_OC3M_0
 (0x1U << 
TIM_CCMR2_OC3M_Pos
è

	)

12241 
	#TIM_CCMR2_OC3M_1
 (0x2U << 
TIM_CCMR2_OC3M_Pos
è

	)

12242 
	#TIM_CCMR2_OC3M_2
 (0x4U << 
TIM_CCMR2_OC3M_Pos
è

	)

12244 
	#TIM_CCMR2_OC3CE_Pos
 (7U)

	)

12245 
	#TIM_CCMR2_OC3CE_Msk
 (0x1U << 
TIM_CCMR2_OC3CE_Pos
è

	)

12246 
	#TIM_CCMR2_OC3CE
 
TIM_CCMR2_OC3CE_Msk


	)

12248 
	#TIM_CCMR2_CC4S_Pos
 (8U)

	)

12249 
	#TIM_CCMR2_CC4S_Msk
 (0x3U << 
TIM_CCMR2_CC4S_Pos
è

	)

12250 
	#TIM_CCMR2_CC4S
 
TIM_CCMR2_CC4S_Msk


	)

12251 
	#TIM_CCMR2_CC4S_0
 (0x1U << 
TIM_CCMR2_CC4S_Pos
è

	)

12252 
	#TIM_CCMR2_CC4S_1
 (0x2U << 
TIM_CCMR2_CC4S_Pos
è

	)

12254 
	#TIM_CCMR2_OC4FE_Pos
 (10U)

	)

12255 
	#TIM_CCMR2_OC4FE_Msk
 (0x1U << 
TIM_CCMR2_OC4FE_Pos
è

	)

12256 
	#TIM_CCMR2_OC4FE
 
TIM_CCMR2_OC4FE_Msk


	)

12257 
	#TIM_CCMR2_OC4PE_Pos
 (11U)

	)

12258 
	#TIM_CCMR2_OC4PE_Msk
 (0x1U << 
TIM_CCMR2_OC4PE_Pos
è

	)

12259 
	#TIM_CCMR2_OC4PE
 
TIM_CCMR2_OC4PE_Msk


	)

12261 
	#TIM_CCMR2_OC4M_Pos
 (12U)

	)

12262 
	#TIM_CCMR2_OC4M_Msk
 (0x7U << 
TIM_CCMR2_OC4M_Pos
è

	)

12263 
	#TIM_CCMR2_OC4M
 
TIM_CCMR2_OC4M_Msk


	)

12264 
	#TIM_CCMR2_OC4M_0
 (0x1U << 
TIM_CCMR2_OC4M_Pos
è

	)

12265 
	#TIM_CCMR2_OC4M_1
 (0x2U << 
TIM_CCMR2_OC4M_Pos
è

	)

12266 
	#TIM_CCMR2_OC4M_2
 (0x4U << 
TIM_CCMR2_OC4M_Pos
è

	)

12268 
	#TIM_CCMR2_OC4CE_Pos
 (15U)

	)

12269 
	#TIM_CCMR2_OC4CE_Msk
 (0x1U << 
TIM_CCMR2_OC4CE_Pos
è

	)

12270 
	#TIM_CCMR2_OC4CE
 
TIM_CCMR2_OC4CE_Msk


	)

12274 
	#TIM_CCMR2_IC3PSC_Pos
 (2U)

	)

12275 
	#TIM_CCMR2_IC3PSC_Msk
 (0x3U << 
TIM_CCMR2_IC3PSC_Pos
è

	)

12276 
	#TIM_CCMR2_IC3PSC
 
TIM_CCMR2_IC3PSC_Msk


	)

12277 
	#TIM_CCMR2_IC3PSC_0
 (0x1U << 
TIM_CCMR2_IC3PSC_Pos
è

	)

12278 
	#TIM_CCMR2_IC3PSC_1
 (0x2U << 
TIM_CCMR2_IC3PSC_Pos
è

	)

12280 
	#TIM_CCMR2_IC3F_Pos
 (4U)

	)

12281 
	#TIM_CCMR2_IC3F_Msk
 (0xFU << 
TIM_CCMR2_IC3F_Pos
è

	)

12282 
	#TIM_CCMR2_IC3F
 
TIM_CCMR2_IC3F_Msk


	)

12283 
	#TIM_CCMR2_IC3F_0
 (0x1U << 
TIM_CCMR2_IC3F_Pos
è

	)

12284 
	#TIM_CCMR2_IC3F_1
 (0x2U << 
TIM_CCMR2_IC3F_Pos
è

	)

12285 
	#TIM_CCMR2_IC3F_2
 (0x4U << 
TIM_CCMR2_IC3F_Pos
è

	)

12286 
	#TIM_CCMR2_IC3F_3
 (0x8U << 
TIM_CCMR2_IC3F_Pos
è

	)

12288 
	#TIM_CCMR2_IC4PSC_Pos
 (10U)

	)

12289 
	#TIM_CCMR2_IC4PSC_Msk
 (0x3U << 
TIM_CCMR2_IC4PSC_Pos
è

	)

12290 
	#TIM_CCMR2_IC4PSC
 
TIM_CCMR2_IC4PSC_Msk


	)

12291 
	#TIM_CCMR2_IC4PSC_0
 (0x1U << 
TIM_CCMR2_IC4PSC_Pos
è

	)

12292 
	#TIM_CCMR2_IC4PSC_1
 (0x2U << 
TIM_CCMR2_IC4PSC_Pos
è

	)

12294 
	#TIM_CCMR2_IC4F_Pos
 (12U)

	)

12295 
	#TIM_CCMR2_IC4F_Msk
 (0xFU << 
TIM_CCMR2_IC4F_Pos
è

	)

12296 
	#TIM_CCMR2_IC4F
 
TIM_CCMR2_IC4F_Msk


	)

12297 
	#TIM_CCMR2_IC4F_0
 (0x1U << 
TIM_CCMR2_IC4F_Pos
è

	)

12298 
	#TIM_CCMR2_IC4F_1
 (0x2U << 
TIM_CCMR2_IC4F_Pos
è

	)

12299 
	#TIM_CCMR2_IC4F_2
 (0x4U << 
TIM_CCMR2_IC4F_Pos
è

	)

12300 
	#TIM_CCMR2_IC4F_3
 (0x8U << 
TIM_CCMR2_IC4F_Pos
è

	)

12303 
	#TIM_CCER_CC1E_Pos
 (0U)

	)

12304 
	#TIM_CCER_CC1E_Msk
 (0x1U << 
TIM_CCER_CC1E_Pos
è

	)

12305 
	#TIM_CCER_CC1E
 
TIM_CCER_CC1E_Msk


	)

12306 
	#TIM_CCER_CC1P_Pos
 (1U)

	)

12307 
	#TIM_CCER_CC1P_Msk
 (0x1U << 
TIM_CCER_CC1P_Pos
è

	)

12308 
	#TIM_CCER_CC1P
 
TIM_CCER_CC1P_Msk


	)

12309 
	#TIM_CCER_CC1NE_Pos
 (2U)

	)

12310 
	#TIM_CCER_CC1NE_Msk
 (0x1U << 
TIM_CCER_CC1NE_Pos
è

	)

12311 
	#TIM_CCER_CC1NE
 
TIM_CCER_CC1NE_Msk


	)

12312 
	#TIM_CCER_CC1NP_Pos
 (3U)

	)

12313 
	#TIM_CCER_CC1NP_Msk
 (0x1U << 
TIM_CCER_CC1NP_Pos
è

	)

12314 
	#TIM_CCER_CC1NP
 
TIM_CCER_CC1NP_Msk


	)

12315 
	#TIM_CCER_CC2E_Pos
 (4U)

	)

12316 
	#TIM_CCER_CC2E_Msk
 (0x1U << 
TIM_CCER_CC2E_Pos
è

	)

12317 
	#TIM_CCER_CC2E
 
TIM_CCER_CC2E_Msk


	)

12318 
	#TIM_CCER_CC2P_Pos
 (5U)

	)

12319 
	#TIM_CCER_CC2P_Msk
 (0x1U << 
TIM_CCER_CC2P_Pos
è

	)

12320 
	#TIM_CCER_CC2P
 
TIM_CCER_CC2P_Msk


	)

12321 
	#TIM_CCER_CC2NE_Pos
 (6U)

	)

12322 
	#TIM_CCER_CC2NE_Msk
 (0x1U << 
TIM_CCER_CC2NE_Pos
è

	)

12323 
	#TIM_CCER_CC2NE
 
TIM_CCER_CC2NE_Msk


	)

12324 
	#TIM_CCER_CC2NP_Pos
 (7U)

	)

12325 
	#TIM_CCER_CC2NP_Msk
 (0x1U << 
TIM_CCER_CC2NP_Pos
è

	)

12326 
	#TIM_CCER_CC2NP
 
TIM_CCER_CC2NP_Msk


	)

12327 
	#TIM_CCER_CC3E_Pos
 (8U)

	)

12328 
	#TIM_CCER_CC3E_Msk
 (0x1U << 
TIM_CCER_CC3E_Pos
è

	)

12329 
	#TIM_CCER_CC3E
 
TIM_CCER_CC3E_Msk


	)

12330 
	#TIM_CCER_CC3P_Pos
 (9U)

	)

12331 
	#TIM_CCER_CC3P_Msk
 (0x1U << 
TIM_CCER_CC3P_Pos
è

	)

12332 
	#TIM_CCER_CC3P
 
TIM_CCER_CC3P_Msk


	)

12333 
	#TIM_CCER_CC3NE_Pos
 (10U)

	)

12334 
	#TIM_CCER_CC3NE_Msk
 (0x1U << 
TIM_CCER_CC3NE_Pos
è

	)

12335 
	#TIM_CCER_CC3NE
 
TIM_CCER_CC3NE_Msk


	)

12336 
	#TIM_CCER_CC3NP_Pos
 (11U)

	)

12337 
	#TIM_CCER_CC3NP_Msk
 (0x1U << 
TIM_CCER_CC3NP_Pos
è

	)

12338 
	#TIM_CCER_CC3NP
 
TIM_CCER_CC3NP_Msk


	)

12339 
	#TIM_CCER_CC4E_Pos
 (12U)

	)

12340 
	#TIM_CCER_CC4E_Msk
 (0x1U << 
TIM_CCER_CC4E_Pos
è

	)

12341 
	#TIM_CCER_CC4E
 
TIM_CCER_CC4E_Msk


	)

12342 
	#TIM_CCER_CC4P_Pos
 (13U)

	)

12343 
	#TIM_CCER_CC4P_Msk
 (0x1U << 
TIM_CCER_CC4P_Pos
è

	)

12344 
	#TIM_CCER_CC4P
 
TIM_CCER_CC4P_Msk


	)

12345 
	#TIM_CCER_CC4NP_Pos
 (15U)

	)

12346 
	#TIM_CCER_CC4NP_Msk
 (0x1U << 
TIM_CCER_CC4NP_Pos
è

	)

12347 
	#TIM_CCER_CC4NP
 
TIM_CCER_CC4NP_Msk


	)

12350 
	#TIM_CNT_CNT_Pos
 (0U)

	)

12351 
	#TIM_CNT_CNT_Msk
 (0xFFFFFFFFU << 
TIM_CNT_CNT_Pos
è

	)

12352 
	#TIM_CNT_CNT
 
TIM_CNT_CNT_Msk


	)

12355 
	#TIM_PSC_PSC_Pos
 (0U)

	)

12356 
	#TIM_PSC_PSC_Msk
 (0xFFFFU << 
TIM_PSC_PSC_Pos
è

	)

12357 
	#TIM_PSC_PSC
 
TIM_PSC_PSC_Msk


	)

12360 
	#TIM_ARR_ARR_Pos
 (0U)

	)

12361 
	#TIM_ARR_ARR_Msk
 (0xFFFFFFFFU << 
TIM_ARR_ARR_Pos
è

	)

12362 
	#TIM_ARR_ARR
 
TIM_ARR_ARR_Msk


	)

12365 
	#TIM_RCR_REP_Pos
 (0U)

	)

12366 
	#TIM_RCR_REP_Msk
 (0xFFU << 
TIM_RCR_REP_Pos
è

	)

12367 
	#TIM_RCR_REP
 
TIM_RCR_REP_Msk


	)

12370 
	#TIM_CCR1_CCR1_Pos
 (0U)

	)

12371 
	#TIM_CCR1_CCR1_Msk
 (0xFFFFU << 
TIM_CCR1_CCR1_Pos
è

	)

12372 
	#TIM_CCR1_CCR1
 
TIM_CCR1_CCR1_Msk


	)

12375 
	#TIM_CCR2_CCR2_Pos
 (0U)

	)

12376 
	#TIM_CCR2_CCR2_Msk
 (0xFFFFU << 
TIM_CCR2_CCR2_Pos
è

	)

12377 
	#TIM_CCR2_CCR2
 
TIM_CCR2_CCR2_Msk


	)

12380 
	#TIM_CCR3_CCR3_Pos
 (0U)

	)

12381 
	#TIM_CCR3_CCR3_Msk
 (0xFFFFU << 
TIM_CCR3_CCR3_Pos
è

	)

12382 
	#TIM_CCR3_CCR3
 
TIM_CCR3_CCR3_Msk


	)

12385 
	#TIM_CCR4_CCR4_Pos
 (0U)

	)

12386 
	#TIM_CCR4_CCR4_Msk
 (0xFFFFU << 
TIM_CCR4_CCR4_Pos
è

	)

12387 
	#TIM_CCR4_CCR4
 
TIM_CCR4_CCR4_Msk


	)

12390 
	#TIM_BDTR_DTG_Pos
 (0U)

	)

12391 
	#TIM_BDTR_DTG_Msk
 (0xFFU << 
TIM_BDTR_DTG_Pos
è

	)

12392 
	#TIM_BDTR_DTG
 
TIM_BDTR_DTG_Msk


	)

12393 
	#TIM_BDTR_DTG_0
 (0x01U << 
TIM_BDTR_DTG_Pos
è

	)

12394 
	#TIM_BDTR_DTG_1
 (0x02U << 
TIM_BDTR_DTG_Pos
è

	)

12395 
	#TIM_BDTR_DTG_2
 (0x04U << 
TIM_BDTR_DTG_Pos
è

	)

12396 
	#TIM_BDTR_DTG_3
 (0x08U << 
TIM_BDTR_DTG_Pos
è

	)

12397 
	#TIM_BDTR_DTG_4
 (0x10U << 
TIM_BDTR_DTG_Pos
è

	)

12398 
	#TIM_BDTR_DTG_5
 (0x20U << 
TIM_BDTR_DTG_Pos
è

	)

12399 
	#TIM_BDTR_DTG_6
 (0x40U << 
TIM_BDTR_DTG_Pos
è

	)

12400 
	#TIM_BDTR_DTG_7
 (0x80U << 
TIM_BDTR_DTG_Pos
è

	)

12402 
	#TIM_BDTR_LOCK_Pos
 (8U)

	)

12403 
	#TIM_BDTR_LOCK_Msk
 (0x3U << 
TIM_BDTR_LOCK_Pos
è

	)

12404 
	#TIM_BDTR_LOCK
 
TIM_BDTR_LOCK_Msk


	)

12405 
	#TIM_BDTR_LOCK_0
 (0x1U << 
TIM_BDTR_LOCK_Pos
è

	)

12406 
	#TIM_BDTR_LOCK_1
 (0x2U << 
TIM_BDTR_LOCK_Pos
è

	)

12408 
	#TIM_BDTR_OSSI_Pos
 (10U)

	)

12409 
	#TIM_BDTR_OSSI_Msk
 (0x1U << 
TIM_BDTR_OSSI_Pos
è

	)

12410 
	#TIM_BDTR_OSSI
 
TIM_BDTR_OSSI_Msk


	)

12411 
	#TIM_BDTR_OSSR_Pos
 (11U)

	)

12412 
	#TIM_BDTR_OSSR_Msk
 (0x1U << 
TIM_BDTR_OSSR_Pos
è

	)

12413 
	#TIM_BDTR_OSSR
 
TIM_BDTR_OSSR_Msk


	)

12414 
	#TIM_BDTR_BKE_Pos
 (12U)

	)

12415 
	#TIM_BDTR_BKE_Msk
 (0x1U << 
TIM_BDTR_BKE_Pos
è

	)

12416 
	#TIM_BDTR_BKE
 
TIM_BDTR_BKE_Msk


	)

12417 
	#TIM_BDTR_BKP_Pos
 (13U)

	)

12418 
	#TIM_BDTR_BKP_Msk
 (0x1U << 
TIM_BDTR_BKP_Pos
è

	)

12419 
	#TIM_BDTR_BKP
 
TIM_BDTR_BKP_Msk


	)

12420 
	#TIM_BDTR_AOE_Pos
 (14U)

	)

12421 
	#TIM_BDTR_AOE_Msk
 (0x1U << 
TIM_BDTR_AOE_Pos
è

	)

12422 
	#TIM_BDTR_AOE
 
TIM_BDTR_AOE_Msk


	)

12423 
	#TIM_BDTR_MOE_Pos
 (15U)

	)

12424 
	#TIM_BDTR_MOE_Msk
 (0x1U << 
TIM_BDTR_MOE_Pos
è

	)

12425 
	#TIM_BDTR_MOE
 
TIM_BDTR_MOE_Msk


	)

12428 
	#TIM_DCR_DBA_Pos
 (0U)

	)

12429 
	#TIM_DCR_DBA_Msk
 (0x1FU << 
TIM_DCR_DBA_Pos
è

	)

12430 
	#TIM_DCR_DBA
 
TIM_DCR_DBA_Msk


	)

12431 
	#TIM_DCR_DBA_0
 (0x01U << 
TIM_DCR_DBA_Pos
è

	)

12432 
	#TIM_DCR_DBA_1
 (0x02U << 
TIM_DCR_DBA_Pos
è

	)

12433 
	#TIM_DCR_DBA_2
 (0x04U << 
TIM_DCR_DBA_Pos
è

	)

12434 
	#TIM_DCR_DBA_3
 (0x08U << 
TIM_DCR_DBA_Pos
è

	)

12435 
	#TIM_DCR_DBA_4
 (0x10U << 
TIM_DCR_DBA_Pos
è

	)

12437 
	#TIM_DCR_DBL_Pos
 (8U)

	)

12438 
	#TIM_DCR_DBL_Msk
 (0x1FU << 
TIM_DCR_DBL_Pos
è

	)

12439 
	#TIM_DCR_DBL
 
TIM_DCR_DBL_Msk


	)

12440 
	#TIM_DCR_DBL_0
 (0x01U << 
TIM_DCR_DBL_Pos
è

	)

12441 
	#TIM_DCR_DBL_1
 (0x02U << 
TIM_DCR_DBL_Pos
è

	)

12442 
	#TIM_DCR_DBL_2
 (0x04U << 
TIM_DCR_DBL_Pos
è

	)

12443 
	#TIM_DCR_DBL_3
 (0x08U << 
TIM_DCR_DBL_Pos
è

	)

12444 
	#TIM_DCR_DBL_4
 (0x10U << 
TIM_DCR_DBL_Pos
è

	)

12447 
	#TIM_DMAR_DMAB_Pos
 (0U)

	)

12448 
	#TIM_DMAR_DMAB_Msk
 (0xFFFFU << 
TIM_DMAR_DMAB_Pos
è

	)

12449 
	#TIM_DMAR_DMAB
 
TIM_DMAR_DMAB_Msk


	)

12452 
	#TIM_OR_TI1_RMP_Pos
 (0U)

	)

12453 
	#TIM_OR_TI1_RMP_Msk
 (0x3U << 
TIM_OR_TI1_RMP_Pos
è

	)

12454 
	#TIM_OR_TI1_RMP
 
TIM_OR_TI1_RMP_Msk


	)

12455 
	#TIM_OR_TI1_RMP_0
 (0x1U << 
TIM_OR_TI1_RMP_Pos
è

	)

12456 
	#TIM_OR_TI1_RMP_1
 (0x2U << 
TIM_OR_TI1_RMP_Pos
è

	)

12458 
	#TIM_OR_TI4_RMP_Pos
 (6U)

	)

12459 
	#TIM_OR_TI4_RMP_Msk
 (0x3U << 
TIM_OR_TI4_RMP_Pos
è

	)

12460 
	#TIM_OR_TI4_RMP
 
TIM_OR_TI4_RMP_Msk


	)

12461 
	#TIM_OR_TI4_RMP_0
 (0x1U << 
TIM_OR_TI4_RMP_Pos
è

	)

12462 
	#TIM_OR_TI4_RMP_1
 (0x2U << 
TIM_OR_TI4_RMP_Pos
è

	)

12463 
	#TIM_OR_ITR1_RMP_Pos
 (10U)

	)

12464 
	#TIM_OR_ITR1_RMP_Msk
 (0x3U << 
TIM_OR_ITR1_RMP_Pos
è

	)

12465 
	#TIM_OR_ITR1_RMP
 
TIM_OR_ITR1_RMP_Msk


	)

12466 
	#TIM_OR_ITR1_RMP_0
 (0x1U << 
TIM_OR_ITR1_RMP_Pos
è

	)

12467 
	#TIM_OR_ITR1_RMP_1
 (0x2U << 
TIM_OR_ITR1_RMP_Pos
è

	)

12476 
	#USART_SR_PE_Pos
 (0U)

	)

12477 
	#USART_SR_PE_Msk
 (0x1U << 
USART_SR_PE_Pos
è

	)

12478 
	#USART_SR_PE
 
USART_SR_PE_Msk


	)

12479 
	#USART_SR_FE_Pos
 (1U)

	)

12480 
	#USART_SR_FE_Msk
 (0x1U << 
USART_SR_FE_Pos
è

	)

12481 
	#USART_SR_FE
 
USART_SR_FE_Msk


	)

12482 
	#USART_SR_NE_Pos
 (2U)

	)

12483 
	#USART_SR_NE_Msk
 (0x1U << 
USART_SR_NE_Pos
è

	)

12484 
	#USART_SR_NE
 
USART_SR_NE_Msk


	)

12485 
	#USART_SR_ORE_Pos
 (3U)

	)

12486 
	#USART_SR_ORE_Msk
 (0x1U << 
USART_SR_ORE_Pos
è

	)

12487 
	#USART_SR_ORE
 
USART_SR_ORE_Msk


	)

12488 
	#USART_SR_IDLE_Pos
 (4U)

	)

12489 
	#USART_SR_IDLE_Msk
 (0x1U << 
USART_SR_IDLE_Pos
è

	)

12490 
	#USART_SR_IDLE
 
USART_SR_IDLE_Msk


	)

12491 
	#USART_SR_RXNE_Pos
 (5U)

	)

12492 
	#USART_SR_RXNE_Msk
 (0x1U << 
USART_SR_RXNE_Pos
è

	)

12493 
	#USART_SR_RXNE
 
USART_SR_RXNE_Msk


	)

12494 
	#USART_SR_TC_Pos
 (6U)

	)

12495 
	#USART_SR_TC_Msk
 (0x1U << 
USART_SR_TC_Pos
è

	)

12496 
	#USART_SR_TC
 
USART_SR_TC_Msk


	)

12497 
	#USART_SR_TXE_Pos
 (7U)

	)

12498 
	#USART_SR_TXE_Msk
 (0x1U << 
USART_SR_TXE_Pos
è

	)

12499 
	#USART_SR_TXE
 
USART_SR_TXE_Msk


	)

12500 
	#USART_SR_LBD_Pos
 (8U)

	)

12501 
	#USART_SR_LBD_Msk
 (0x1U << 
USART_SR_LBD_Pos
è

	)

12502 
	#USART_SR_LBD
 
USART_SR_LBD_Msk


	)

12503 
	#USART_SR_CTS_Pos
 (9U)

	)

12504 
	#USART_SR_CTS_Msk
 (0x1U << 
USART_SR_CTS_Pos
è

	)

12505 
	#USART_SR_CTS
 
USART_SR_CTS_Msk


	)

12508 
	#USART_DR_DR_Pos
 (0U)

	)

12509 
	#USART_DR_DR_Msk
 (0x1FFU << 
USART_DR_DR_Pos
è

	)

12510 
	#USART_DR_DR
 
USART_DR_DR_Msk


	)

12513 
	#USART_BRR_DIV_F¿ùiÚ_Pos
 (0U)

	)

12514 
	#USART_BRR_DIV_F¿ùiÚ_Msk
 (0xFU << 
USART_BRR_DIV_F¿ùiÚ_Pos
è

	)

12515 
	#USART_BRR_DIV_F¿ùiÚ
 
USART_BRR_DIV_F¿ùiÚ_Msk


	)

12516 
	#USART_BRR_DIV_Mªtis§_Pos
 (4U)

	)

12517 
	#USART_BRR_DIV_Mªtis§_Msk
 (0xFFFU << 
USART_BRR_DIV_Mªtis§_Pos
è

	)

12518 
	#USART_BRR_DIV_Mªtis§
 
USART_BRR_DIV_Mªtis§_Msk


	)

12521 
	#USART_CR1_SBK_Pos
 (0U)

	)

12522 
	#USART_CR1_SBK_Msk
 (0x1U << 
USART_CR1_SBK_Pos
è

	)

12523 
	#USART_CR1_SBK
 
USART_CR1_SBK_Msk


	)

12524 
	#USART_CR1_RWU_Pos
 (1U)

	)

12525 
	#USART_CR1_RWU_Msk
 (0x1U << 
USART_CR1_RWU_Pos
è

	)

12526 
	#USART_CR1_RWU
 
USART_CR1_RWU_Msk


	)

12527 
	#USART_CR1_RE_Pos
 (2U)

	)

12528 
	#USART_CR1_RE_Msk
 (0x1U << 
USART_CR1_RE_Pos
è

	)

12529 
	#USART_CR1_RE
 
USART_CR1_RE_Msk


	)

12530 
	#USART_CR1_TE_Pos
 (3U)

	)

12531 
	#USART_CR1_TE_Msk
 (0x1U << 
USART_CR1_TE_Pos
è

	)

12532 
	#USART_CR1_TE
 
USART_CR1_TE_Msk


	)

12533 
	#USART_CR1_IDLEIE_Pos
 (4U)

	)

12534 
	#USART_CR1_IDLEIE_Msk
 (0x1U << 
USART_CR1_IDLEIE_Pos
è

	)

12535 
	#USART_CR1_IDLEIE
 
USART_CR1_IDLEIE_Msk


	)

12536 
	#USART_CR1_RXNEIE_Pos
 (5U)

	)

12537 
	#USART_CR1_RXNEIE_Msk
 (0x1U << 
USART_CR1_RXNEIE_Pos
è

	)

12538 
	#USART_CR1_RXNEIE
 
USART_CR1_RXNEIE_Msk


	)

12539 
	#USART_CR1_TCIE_Pos
 (6U)

	)

12540 
	#USART_CR1_TCIE_Msk
 (0x1U << 
USART_CR1_TCIE_Pos
è

	)

12541 
	#USART_CR1_TCIE
 
USART_CR1_TCIE_Msk


	)

12542 
	#USART_CR1_TXEIE_Pos
 (7U)

	)

12543 
	#USART_CR1_TXEIE_Msk
 (0x1U << 
USART_CR1_TXEIE_Pos
è

	)

12544 
	#USART_CR1_TXEIE
 
USART_CR1_TXEIE_Msk


	)

12545 
	#USART_CR1_PEIE_Pos
 (8U)

	)

12546 
	#USART_CR1_PEIE_Msk
 (0x1U << 
USART_CR1_PEIE_Pos
è

	)

12547 
	#USART_CR1_PEIE
 
USART_CR1_PEIE_Msk


	)

12548 
	#USART_CR1_PS_Pos
 (9U)

	)

12549 
	#USART_CR1_PS_Msk
 (0x1U << 
USART_CR1_PS_Pos
è

	)

12550 
	#USART_CR1_PS
 
USART_CR1_PS_Msk


	)

12551 
	#USART_CR1_PCE_Pos
 (10U)

	)

12552 
	#USART_CR1_PCE_Msk
 (0x1U << 
USART_CR1_PCE_Pos
è

	)

12553 
	#USART_CR1_PCE
 
USART_CR1_PCE_Msk


	)

12554 
	#USART_CR1_WAKE_Pos
 (11U)

	)

12555 
	#USART_CR1_WAKE_Msk
 (0x1U << 
USART_CR1_WAKE_Pos
è

	)

12556 
	#USART_CR1_WAKE
 
USART_CR1_WAKE_Msk


	)

12557 
	#USART_CR1_M_Pos
 (12U)

	)

12558 
	#USART_CR1_M_Msk
 (0x1U << 
USART_CR1_M_Pos
è

	)

12559 
	#USART_CR1_M
 
USART_CR1_M_Msk


	)

12560 
	#USART_CR1_UE_Pos
 (13U)

	)

12561 
	#USART_CR1_UE_Msk
 (0x1U << 
USART_CR1_UE_Pos
è

	)

12562 
	#USART_CR1_UE
 
USART_CR1_UE_Msk


	)

12563 
	#USART_CR1_OVER8_Pos
 (15U)

	)

12564 
	#USART_CR1_OVER8_Msk
 (0x1U << 
USART_CR1_OVER8_Pos
è

	)

12565 
	#USART_CR1_OVER8
 
USART_CR1_OVER8_Msk


	)

12568 
	#USART_CR2_ADD_Pos
 (0U)

	)

12569 
	#USART_CR2_ADD_Msk
 (0xFU << 
USART_CR2_ADD_Pos
è

	)

12570 
	#USART_CR2_ADD
 
USART_CR2_ADD_Msk


	)

12571 
	#USART_CR2_LBDL_Pos
 (5U)

	)

12572 
	#USART_CR2_LBDL_Msk
 (0x1U << 
USART_CR2_LBDL_Pos
è

	)

12573 
	#USART_CR2_LBDL
 
USART_CR2_LBDL_Msk


	)

12574 
	#USART_CR2_LBDIE_Pos
 (6U)

	)

12575 
	#USART_CR2_LBDIE_Msk
 (0x1U << 
USART_CR2_LBDIE_Pos
è

	)

12576 
	#USART_CR2_LBDIE
 
USART_CR2_LBDIE_Msk


	)

12577 
	#USART_CR2_LBCL_Pos
 (8U)

	)

12578 
	#USART_CR2_LBCL_Msk
 (0x1U << 
USART_CR2_LBCL_Pos
è

	)

12579 
	#USART_CR2_LBCL
 
USART_CR2_LBCL_Msk


	)

12580 
	#USART_CR2_CPHA_Pos
 (9U)

	)

12581 
	#USART_CR2_CPHA_Msk
 (0x1U << 
USART_CR2_CPHA_Pos
è

	)

12582 
	#USART_CR2_CPHA
 
USART_CR2_CPHA_Msk


	)

12583 
	#USART_CR2_CPOL_Pos
 (10U)

	)

12584 
	#USART_CR2_CPOL_Msk
 (0x1U << 
USART_CR2_CPOL_Pos
è

	)

12585 
	#USART_CR2_CPOL
 
USART_CR2_CPOL_Msk


	)

12586 
	#USART_CR2_CLKEN_Pos
 (11U)

	)

12587 
	#USART_CR2_CLKEN_Msk
 (0x1U << 
USART_CR2_CLKEN_Pos
è

	)

12588 
	#USART_CR2_CLKEN
 
USART_CR2_CLKEN_Msk


	)

12590 
	#USART_CR2_STOP_Pos
 (12U)

	)

12591 
	#USART_CR2_STOP_Msk
 (0x3U << 
USART_CR2_STOP_Pos
è

	)

12592 
	#USART_CR2_STOP
 
USART_CR2_STOP_Msk


	)

12593 
	#USART_CR2_STOP_0
 (0x1U << 
USART_CR2_STOP_Pos
è

	)

12594 
	#USART_CR2_STOP_1
 (0x2U << 
USART_CR2_STOP_Pos
è

	)

12596 
	#USART_CR2_LINEN_Pos
 (14U)

	)

12597 
	#USART_CR2_LINEN_Msk
 (0x1U << 
USART_CR2_LINEN_Pos
è

	)

12598 
	#USART_CR2_LINEN
 
USART_CR2_LINEN_Msk


	)

12601 
	#USART_CR3_EIE_Pos
 (0U)

	)

12602 
	#USART_CR3_EIE_Msk
 (0x1U << 
USART_CR3_EIE_Pos
è

	)

12603 
	#USART_CR3_EIE
 
USART_CR3_EIE_Msk


	)

12604 
	#USART_CR3_IREN_Pos
 (1U)

	)

12605 
	#USART_CR3_IREN_Msk
 (0x1U << 
USART_CR3_IREN_Pos
è

	)

12606 
	#USART_CR3_IREN
 
USART_CR3_IREN_Msk


	)

12607 
	#USART_CR3_IRLP_Pos
 (2U)

	)

12608 
	#USART_CR3_IRLP_Msk
 (0x1U << 
USART_CR3_IRLP_Pos
è

	)

12609 
	#USART_CR3_IRLP
 
USART_CR3_IRLP_Msk


	)

12610 
	#USART_CR3_HDSEL_Pos
 (3U)

	)

12611 
	#USART_CR3_HDSEL_Msk
 (0x1U << 
USART_CR3_HDSEL_Pos
è

	)

12612 
	#USART_CR3_HDSEL
 
USART_CR3_HDSEL_Msk


	)

12613 
	#USART_CR3_NACK_Pos
 (4U)

	)

12614 
	#USART_CR3_NACK_Msk
 (0x1U << 
USART_CR3_NACK_Pos
è

	)

12615 
	#USART_CR3_NACK
 
USART_CR3_NACK_Msk


	)

12616 
	#USART_CR3_SCEN_Pos
 (5U)

	)

12617 
	#USART_CR3_SCEN_Msk
 (0x1U << 
USART_CR3_SCEN_Pos
è

	)

12618 
	#USART_CR3_SCEN
 
USART_CR3_SCEN_Msk


	)

12619 
	#USART_CR3_DMAR_Pos
 (6U)

	)

12620 
	#USART_CR3_DMAR_Msk
 (0x1U << 
USART_CR3_DMAR_Pos
è

	)

12621 
	#USART_CR3_DMAR
 
USART_CR3_DMAR_Msk


	)

12622 
	#USART_CR3_DMAT_Pos
 (7U)

	)

12623 
	#USART_CR3_DMAT_Msk
 (0x1U << 
USART_CR3_DMAT_Pos
è

	)

12624 
	#USART_CR3_DMAT
 
USART_CR3_DMAT_Msk


	)

12625 
	#USART_CR3_RTSE_Pos
 (8U)

	)

12626 
	#USART_CR3_RTSE_Msk
 (0x1U << 
USART_CR3_RTSE_Pos
è

	)

12627 
	#USART_CR3_RTSE
 
USART_CR3_RTSE_Msk


	)

12628 
	#USART_CR3_CTSE_Pos
 (9U)

	)

12629 
	#USART_CR3_CTSE_Msk
 (0x1U << 
USART_CR3_CTSE_Pos
è

	)

12630 
	#USART_CR3_CTSE
 
USART_CR3_CTSE_Msk


	)

12631 
	#USART_CR3_CTSIE_Pos
 (10U)

	)

12632 
	#USART_CR3_CTSIE_Msk
 (0x1U << 
USART_CR3_CTSIE_Pos
è

	)

12633 
	#USART_CR3_CTSIE
 
USART_CR3_CTSIE_Msk


	)

12634 
	#USART_CR3_ONEBIT_Pos
 (11U)

	)

12635 
	#USART_CR3_ONEBIT_Msk
 (0x1U << 
USART_CR3_ONEBIT_Pos
è

	)

12636 
	#USART_CR3_ONEBIT
 
USART_CR3_ONEBIT_Msk


	)

12639 
	#USART_GTPR_PSC_Pos
 (0U)

	)

12640 
	#USART_GTPR_PSC_Msk
 (0xFFU << 
USART_GTPR_PSC_Pos
è

	)

12641 
	#USART_GTPR_PSC
 
USART_GTPR_PSC_Msk


	)

12642 
	#USART_GTPR_PSC_0
 (0x01U << 
USART_GTPR_PSC_Pos
è

	)

12643 
	#USART_GTPR_PSC_1
 (0x02U << 
USART_GTPR_PSC_Pos
è

	)

12644 
	#USART_GTPR_PSC_2
 (0x04U << 
USART_GTPR_PSC_Pos
è

	)

12645 
	#USART_GTPR_PSC_3
 (0x08U << 
USART_GTPR_PSC_Pos
è

	)

12646 
	#USART_GTPR_PSC_4
 (0x10U << 
USART_GTPR_PSC_Pos
è

	)

12647 
	#USART_GTPR_PSC_5
 (0x20U << 
USART_GTPR_PSC_Pos
è

	)

12648 
	#USART_GTPR_PSC_6
 (0x40U << 
USART_GTPR_PSC_Pos
è

	)

12649 
	#USART_GTPR_PSC_7
 (0x80U << 
USART_GTPR_PSC_Pos
è

	)

12651 
	#USART_GTPR_GT_Pos
 (8U)

	)

12652 
	#USART_GTPR_GT_Msk
 (0xFFU << 
USART_GTPR_GT_Pos
è

	)

12653 
	#USART_GTPR_GT
 
USART_GTPR_GT_Msk


	)

12661 
	#WWDG_CR_T_Pos
 (0U)

	)

12662 
	#WWDG_CR_T_Msk
 (0x7FU << 
WWDG_CR_T_Pos
è

	)

12663 
	#WWDG_CR_T
 
WWDG_CR_T_Msk


	)

12664 
	#WWDG_CR_T_0
 (0x01U << 
WWDG_CR_T_Pos
è

	)

12665 
	#WWDG_CR_T_1
 (0x02U << 
WWDG_CR_T_Pos
è

	)

12666 
	#WWDG_CR_T_2
 (0x04U << 
WWDG_CR_T_Pos
è

	)

12667 
	#WWDG_CR_T_3
 (0x08U << 
WWDG_CR_T_Pos
è

	)

12668 
	#WWDG_CR_T_4
 (0x10U << 
WWDG_CR_T_Pos
è

	)

12669 
	#WWDG_CR_T_5
 (0x20U << 
WWDG_CR_T_Pos
è

	)

12670 
	#WWDG_CR_T_6
 (0x40U << 
WWDG_CR_T_Pos
è

	)

12672 
	#WWDG_CR_T0
 
WWDG_CR_T_0


	)

12673 
	#WWDG_CR_T1
 
WWDG_CR_T_1


	)

12674 
	#WWDG_CR_T2
 
WWDG_CR_T_2


	)

12675 
	#WWDG_CR_T3
 
WWDG_CR_T_3


	)

12676 
	#WWDG_CR_T4
 
WWDG_CR_T_4


	)

12677 
	#WWDG_CR_T5
 
WWDG_CR_T_5


	)

12678 
	#WWDG_CR_T6
 
WWDG_CR_T_6


	)

12680 
	#WWDG_CR_WDGA_Pos
 (7U)

	)

12681 
	#WWDG_CR_WDGA_Msk
 (0x1U << 
WWDG_CR_WDGA_Pos
è

	)

12682 
	#WWDG_CR_WDGA
 
WWDG_CR_WDGA_Msk


	)

12685 
	#WWDG_CFR_W_Pos
 (0U)

	)

12686 
	#WWDG_CFR_W_Msk
 (0x7FU << 
WWDG_CFR_W_Pos
è

	)

12687 
	#WWDG_CFR_W
 
WWDG_CFR_W_Msk


	)

12688 
	#WWDG_CFR_W_0
 (0x01U << 
WWDG_CFR_W_Pos
è

	)

12689 
	#WWDG_CFR_W_1
 (0x02U << 
WWDG_CFR_W_Pos
è

	)

12690 
	#WWDG_CFR_W_2
 (0x04U << 
WWDG_CFR_W_Pos
è

	)

12691 
	#WWDG_CFR_W_3
 (0x08U << 
WWDG_CFR_W_Pos
è

	)

12692 
	#WWDG_CFR_W_4
 (0x10U << 
WWDG_CFR_W_Pos
è

	)

12693 
	#WWDG_CFR_W_5
 (0x20U << 
WWDG_CFR_W_Pos
è

	)

12694 
	#WWDG_CFR_W_6
 (0x40U << 
WWDG_CFR_W_Pos
è

	)

12696 
	#WWDG_CFR_W0
 
WWDG_CFR_W_0


	)

12697 
	#WWDG_CFR_W1
 
WWDG_CFR_W_1


	)

12698 
	#WWDG_CFR_W2
 
WWDG_CFR_W_2


	)

12699 
	#WWDG_CFR_W3
 
WWDG_CFR_W_3


	)

12700 
	#WWDG_CFR_W4
 
WWDG_CFR_W_4


	)

12701 
	#WWDG_CFR_W5
 
WWDG_CFR_W_5


	)

12702 
	#WWDG_CFR_W6
 
WWDG_CFR_W_6


	)

12704 
	#WWDG_CFR_WDGTB_Pos
 (7U)

	)

12705 
	#WWDG_CFR_WDGTB_Msk
 (0x3U << 
WWDG_CFR_WDGTB_Pos
è

	)

12706 
	#WWDG_CFR_WDGTB
 
WWDG_CFR_WDGTB_Msk


	)

12707 
	#WWDG_CFR_WDGTB_0
 (0x1U << 
WWDG_CFR_WDGTB_Pos
è

	)

12708 
	#WWDG_CFR_WDGTB_1
 (0x2U << 
WWDG_CFR_WDGTB_Pos
è

	)

12710 
	#WWDG_CFR_WDGTB0
 
WWDG_CFR_WDGTB_0


	)

12711 
	#WWDG_CFR_WDGTB1
 
WWDG_CFR_WDGTB_1


	)

12713 
	#WWDG_CFR_EWI_Pos
 (9U)

	)

12714 
	#WWDG_CFR_EWI_Msk
 (0x1U << 
WWDG_CFR_EWI_Pos
è

	)

12715 
	#WWDG_CFR_EWI
 
WWDG_CFR_EWI_Msk


	)

12718 
	#WWDG_SR_EWIF_Pos
 (0U)

	)

12719 
	#WWDG_SR_EWIF_Msk
 (0x1U << 
WWDG_SR_EWIF_Pos
è

	)

12720 
	#WWDG_SR_EWIF
 
WWDG_SR_EWIF_Msk


	)

12729 
	#DBGMCU_IDCODE_DEV_ID_Pos
 (0U)

	)

12730 
	#DBGMCU_IDCODE_DEV_ID_Msk
 (0xFFFU << 
DBGMCU_IDCODE_DEV_ID_Pos
è

	)

12731 
	#DBGMCU_IDCODE_DEV_ID
 
DBGMCU_IDCODE_DEV_ID_Msk


	)

12732 
	#DBGMCU_IDCODE_REV_ID_Pos
 (16U)

	)

12733 
	#DBGMCU_IDCODE_REV_ID_Msk
 (0xFFFFU << 
DBGMCU_IDCODE_REV_ID_Pos
è

	)

12734 
	#DBGMCU_IDCODE_REV_ID
 
DBGMCU_IDCODE_REV_ID_Msk


	)

12737 
	#DBGMCU_CR_DBG_SLEEP_Pos
 (0U)

	)

12738 
	#DBGMCU_CR_DBG_SLEEP_Msk
 (0x1U << 
DBGMCU_CR_DBG_SLEEP_Pos
è

	)

12739 
	#DBGMCU_CR_DBG_SLEEP
 
DBGMCU_CR_DBG_SLEEP_Msk


	)

12740 
	#DBGMCU_CR_DBG_STOP_Pos
 (1U)

	)

12741 
	#DBGMCU_CR_DBG_STOP_Msk
 (0x1U << 
DBGMCU_CR_DBG_STOP_Pos
è

	)

12742 
	#DBGMCU_CR_DBG_STOP
 
DBGMCU_CR_DBG_STOP_Msk


	)

12743 
	#DBGMCU_CR_DBG_STANDBY_Pos
 (2U)

	)

12744 
	#DBGMCU_CR_DBG_STANDBY_Msk
 (0x1U << 
DBGMCU_CR_DBG_STANDBY_Pos
è

	)

12745 
	#DBGMCU_CR_DBG_STANDBY
 
DBGMCU_CR_DBG_STANDBY_Msk


	)

12746 
	#DBGMCU_CR_TRACE_IOEN_Pos
 (5U)

	)

12747 
	#DBGMCU_CR_TRACE_IOEN_Msk
 (0x1U << 
DBGMCU_CR_TRACE_IOEN_Pos
è

	)

12748 
	#DBGMCU_CR_TRACE_IOEN
 
DBGMCU_CR_TRACE_IOEN_Msk


	)

12750 
	#DBGMCU_CR_TRACE_MODE_Pos
 (6U)

	)

12751 
	#DBGMCU_CR_TRACE_MODE_Msk
 (0x3U << 
DBGMCU_CR_TRACE_MODE_Pos
è

	)

12752 
	#DBGMCU_CR_TRACE_MODE
 
DBGMCU_CR_TRACE_MODE_Msk


	)

12753 
	#DBGMCU_CR_TRACE_MODE_0
 (0x1U << 
DBGMCU_CR_TRACE_MODE_Pos
è

	)

12754 
	#DBGMCU_CR_TRACE_MODE_1
 (0x2U << 
DBGMCU_CR_TRACE_MODE_Pos
è

	)

12757 
	#DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos
 (0U)

	)

12758 
	#DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk
 (0x1U << 
DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos
è

	)

12759 
	#DBGMCU_APB1_FZ_DBG_TIM2_STOP
 
DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk


	)

12760 
	#DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos
 (1U)

	)

12761 
	#DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk
 (0x1U << 
DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos
è

	)

12762 
	#DBGMCU_APB1_FZ_DBG_TIM3_STOP
 
DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk


	)

12763 
	#DBGMCU_APB1_FZ_DBG_TIM4_STOP_Pos
 (2U)

	)

12764 
	#DBGMCU_APB1_FZ_DBG_TIM4_STOP_Msk
 (0x1U << 
DBGMCU_APB1_FZ_DBG_TIM4_STOP_Pos
è

	)

12765 
	#DBGMCU_APB1_FZ_DBG_TIM4_STOP
 
DBGMCU_APB1_FZ_DBG_TIM4_STOP_Msk


	)

12766 
	#DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos
 (3U)

	)

12767 
	#DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk
 (0x1U << 
DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos
è

	)

12768 
	#DBGMCU_APB1_FZ_DBG_TIM5_STOP
 
DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk


	)

12769 
	#DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos
 (4U)

	)

12770 
	#DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk
 (0x1U << 
DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos
è

	)

12771 
	#DBGMCU_APB1_FZ_DBG_TIM6_STOP
 
DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk


	)

12772 
	#DBGMCU_APB1_FZ_DBG_TIM7_STOP_Pos
 (5U)

	)

12773 
	#DBGMCU_APB1_FZ_DBG_TIM7_STOP_Msk
 (0x1U << 
DBGMCU_APB1_FZ_DBG_TIM7_STOP_Pos
è

	)

12774 
	#DBGMCU_APB1_FZ_DBG_TIM7_STOP
 
DBGMCU_APB1_FZ_DBG_TIM7_STOP_Msk


	)

12775 
	#DBGMCU_APB1_FZ_DBG_TIM12_STOP_Pos
 (6U)

	)

12776 
	#DBGMCU_APB1_FZ_DBG_TIM12_STOP_Msk
 (0x1U << 
DBGMCU_APB1_FZ_DBG_TIM12_STOP_Pos
è

	)

12777 
	#DBGMCU_APB1_FZ_DBG_TIM12_STOP
 
DBGMCU_APB1_FZ_DBG_TIM12_STOP_Msk


	)

12778 
	#DBGMCU_APB1_FZ_DBG_TIM13_STOP_Pos
 (7U)

	)

12779 
	#DBGMCU_APB1_FZ_DBG_TIM13_STOP_Msk
 (0x1U << 
DBGMCU_APB1_FZ_DBG_TIM13_STOP_Pos
è

	)

12780 
	#DBGMCU_APB1_FZ_DBG_TIM13_STOP
 
DBGMCU_APB1_FZ_DBG_TIM13_STOP_Msk


	)

12781 
	#DBGMCU_APB1_FZ_DBG_TIM14_STOP_Pos
 (8U)

	)

12782 
	#DBGMCU_APB1_FZ_DBG_TIM14_STOP_Msk
 (0x1U << 
DBGMCU_APB1_FZ_DBG_TIM14_STOP_Pos
è

	)

12783 
	#DBGMCU_APB1_FZ_DBG_TIM14_STOP
 
DBGMCU_APB1_FZ_DBG_TIM14_STOP_Msk


	)

12784 
	#DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos
 (10U)

	)

12785 
	#DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk
 (0x1U << 
DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos
è

	)

12786 
	#DBGMCU_APB1_FZ_DBG_RTC_STOP
 
DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk


	)

12787 
	#DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos
 (11U)

	)

12788 
	#DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk
 (0x1U << 
DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos
è

	)

12789 
	#DBGMCU_APB1_FZ_DBG_WWDG_STOP
 
DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk


	)

12790 
	#DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos
 (12U)

	)

12791 
	#DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk
 (0x1U << 
DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos
è

	)

12792 
	#DBGMCU_APB1_FZ_DBG_IWDG_STOP
 
DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk


	)

12793 
	#DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos
 (21U)

	)

12794 
	#DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk
 (0x1U << 
DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos
è

	)

12795 
	#DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT
 
DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk


	)

12796 
	#DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Pos
 (22U)

	)

12797 
	#DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Msk
 (0x1U << 
DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Pos
è

	)

12798 
	#DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT
 
DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Msk


	)

12799 
	#DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Pos
 (23U)

	)

12800 
	#DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Msk
 (0x1U << 
DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Pos
è

	)

12801 
	#DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT
 
DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Msk


	)

12802 
	#DBGMCU_APB1_FZ_DBG_CAN1_STOP_Pos
 (25U)

	)

12803 
	#DBGMCU_APB1_FZ_DBG_CAN1_STOP_Msk
 (0x1U << 
DBGMCU_APB1_FZ_DBG_CAN1_STOP_Pos
è

	)

12804 
	#DBGMCU_APB1_FZ_DBG_CAN1_STOP
 
DBGMCU_APB1_FZ_DBG_CAN1_STOP_Msk


	)

12805 
	#DBGMCU_APB1_FZ_DBG_CAN2_STOP_Pos
 (26U)

	)

12806 
	#DBGMCU_APB1_FZ_DBG_CAN2_STOP_Msk
 (0x1U << 
DBGMCU_APB1_FZ_DBG_CAN2_STOP_Pos
è

	)

12807 
	#DBGMCU_APB1_FZ_DBG_CAN2_STOP
 
DBGMCU_APB1_FZ_DBG_CAN2_STOP_Msk


	)

12809 
	#DBGMCU_APB1_FZ_DBG_IWDEG_STOP
 
DBGMCU_APB1_FZ_DBG_IWDG_STOP


	)

12812 
	#DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos
 (0U)

	)

12813 
	#DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk
 (0x1U << 
DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos
è

	)

12814 
	#DBGMCU_APB2_FZ_DBG_TIM1_STOP
 
DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk


	)

12815 
	#DBGMCU_APB2_FZ_DBG_TIM8_STOP_Pos
 (1U)

	)

12816 
	#DBGMCU_APB2_FZ_DBG_TIM8_STOP_Msk
 (0x1U << 
DBGMCU_APB2_FZ_DBG_TIM8_STOP_Pos
è

	)

12817 
	#DBGMCU_APB2_FZ_DBG_TIM8_STOP
 
DBGMCU_APB2_FZ_DBG_TIM8_STOP_Msk


	)

12818 
	#DBGMCU_APB2_FZ_DBG_TIM9_STOP_Pos
 (16U)

	)

12819 
	#DBGMCU_APB2_FZ_DBG_TIM9_STOP_Msk
 (0x1U << 
DBGMCU_APB2_FZ_DBG_TIM9_STOP_Pos
è

	)

12820 
	#DBGMCU_APB2_FZ_DBG_TIM9_STOP
 
DBGMCU_APB2_FZ_DBG_TIM9_STOP_Msk


	)

12821 
	#DBGMCU_APB2_FZ_DBG_TIM10_STOP_Pos
 (17U)

	)

12822 
	#DBGMCU_APB2_FZ_DBG_TIM10_STOP_Msk
 (0x1U << 
DBGMCU_APB2_FZ_DBG_TIM10_STOP_Pos
è

	)

12823 
	#DBGMCU_APB2_FZ_DBG_TIM10_STOP
 
DBGMCU_APB2_FZ_DBG_TIM10_STOP_Msk


	)

12824 
	#DBGMCU_APB2_FZ_DBG_TIM11_STOP_Pos
 (18U)

	)

12825 
	#DBGMCU_APB2_FZ_DBG_TIM11_STOP_Msk
 (0x1U << 
DBGMCU_APB2_FZ_DBG_TIM11_STOP_Pos
è

	)

12826 
	#DBGMCU_APB2_FZ_DBG_TIM11_STOP
 
DBGMCU_APB2_FZ_DBG_TIM11_STOP_Msk


	)

12834 
	#ETH_MACCR_WD_Pos
 (23U)

	)

12835 
	#ETH_MACCR_WD_Msk
 (0x1U << 
ETH_MACCR_WD_Pos
è

	)

12836 
	#ETH_MACCR_WD
 
ETH_MACCR_WD_Msk


	)

12837 
	#ETH_MACCR_JD_Pos
 (22U)

	)

12838 
	#ETH_MACCR_JD_Msk
 (0x1U << 
ETH_MACCR_JD_Pos
è

	)

12839 
	#ETH_MACCR_JD
 
ETH_MACCR_JD_Msk


	)

12840 
	#ETH_MACCR_IFG_Pos
 (17U)

	)

12841 
	#ETH_MACCR_IFG_Msk
 (0x7U << 
ETH_MACCR_IFG_Pos
è

	)

12842 
	#ETH_MACCR_IFG
 
ETH_MACCR_IFG_Msk


	)

12843 
	#ETH_MACCR_IFG_96B™
 0x00000000U

	)

12844 
	#ETH_MACCR_IFG_88B™
 0x00020000U

	)

12845 
	#ETH_MACCR_IFG_80B™
 0x00040000U

	)

12846 
	#ETH_MACCR_IFG_72B™
 0x00060000U

	)

12847 
	#ETH_MACCR_IFG_64B™
 0x00080000U

	)

12848 
	#ETH_MACCR_IFG_56B™
 0x000A0000U

	)

12849 
	#ETH_MACCR_IFG_48B™
 0x000C0000U

	)

12850 
	#ETH_MACCR_IFG_40B™
 0x000E0000U

	)

12851 
	#ETH_MACCR_CSD_Pos
 (16U)

	)

12852 
	#ETH_MACCR_CSD_Msk
 (0x1U << 
ETH_MACCR_CSD_Pos
è

	)

12853 
	#ETH_MACCR_CSD
 
ETH_MACCR_CSD_Msk


	)

12854 
	#ETH_MACCR_FES_Pos
 (14U)

	)

12855 
	#ETH_MACCR_FES_Msk
 (0x1U << 
ETH_MACCR_FES_Pos
è

	)

12856 
	#ETH_MACCR_FES
 
ETH_MACCR_FES_Msk


	)

12857 
	#ETH_MACCR_ROD_Pos
 (13U)

	)

12858 
	#ETH_MACCR_ROD_Msk
 (0x1U << 
ETH_MACCR_ROD_Pos
è

	)

12859 
	#ETH_MACCR_ROD
 
ETH_MACCR_ROD_Msk


	)

12860 
	#ETH_MACCR_LM_Pos
 (12U)

	)

12861 
	#ETH_MACCR_LM_Msk
 (0x1U << 
ETH_MACCR_LM_Pos
è

	)

12862 
	#ETH_MACCR_LM
 
ETH_MACCR_LM_Msk


	)

12863 
	#ETH_MACCR_DM_Pos
 (11U)

	)

12864 
	#ETH_MACCR_DM_Msk
 (0x1U << 
ETH_MACCR_DM_Pos
è

	)

12865 
	#ETH_MACCR_DM
 
ETH_MACCR_DM_Msk


	)

12866 
	#ETH_MACCR_IPCO_Pos
 (10U)

	)

12867 
	#ETH_MACCR_IPCO_Msk
 (0x1U << 
ETH_MACCR_IPCO_Pos
è

	)

12868 
	#ETH_MACCR_IPCO
 
ETH_MACCR_IPCO_Msk


	)

12869 
	#ETH_MACCR_RD_Pos
 (9U)

	)

12870 
	#ETH_MACCR_RD_Msk
 (0x1U << 
ETH_MACCR_RD_Pos
è

	)

12871 
	#ETH_MACCR_RD
 
ETH_MACCR_RD_Msk


	)

12872 
	#ETH_MACCR_APCS_Pos
 (7U)

	)

12873 
	#ETH_MACCR_APCS_Msk
 (0x1U << 
ETH_MACCR_APCS_Pos
è

	)

12874 
	#ETH_MACCR_APCS
 
ETH_MACCR_APCS_Msk


	)

12875 
	#ETH_MACCR_BL_Pos
 (5U)

	)

12876 
	#ETH_MACCR_BL_Msk
 (0x3U << 
ETH_MACCR_BL_Pos
è

	)

12877 
	#ETH_MACCR_BL
 
ETH_MACCR_BL_Msk


	)

12879 
	#ETH_MACCR_BL_10
 0x00000000U

	)

12880 
	#ETH_MACCR_BL_8
 0x00000020U

	)

12881 
	#ETH_MACCR_BL_4
 0x00000040U

	)

12882 
	#ETH_MACCR_BL_1
 0x00000060U

	)

12883 
	#ETH_MACCR_DC_Pos
 (4U)

	)

12884 
	#ETH_MACCR_DC_Msk
 (0x1U << 
ETH_MACCR_DC_Pos
è

	)

12885 
	#ETH_MACCR_DC
 
ETH_MACCR_DC_Msk


	)

12886 
	#ETH_MACCR_TE_Pos
 (3U)

	)

12887 
	#ETH_MACCR_TE_Msk
 (0x1U << 
ETH_MACCR_TE_Pos
è

	)

12888 
	#ETH_MACCR_TE
 
ETH_MACCR_TE_Msk


	)

12889 
	#ETH_MACCR_RE_Pos
 (2U)

	)

12890 
	#ETH_MACCR_RE_Msk
 (0x1U << 
ETH_MACCR_RE_Pos
è

	)

12891 
	#ETH_MACCR_RE
 
ETH_MACCR_RE_Msk


	)

12894 
	#ETH_MACFFR_RA_Pos
 (31U)

	)

12895 
	#ETH_MACFFR_RA_Msk
 (0x1U << 
ETH_MACFFR_RA_Pos
è

	)

12896 
	#ETH_MACFFR_RA
 
ETH_MACFFR_RA_Msk


	)

12897 
	#ETH_MACFFR_HPF_Pos
 (10U)

	)

12898 
	#ETH_MACFFR_HPF_Msk
 (0x1U << 
ETH_MACFFR_HPF_Pos
è

	)

12899 
	#ETH_MACFFR_HPF
 
ETH_MACFFR_HPF_Msk


	)

12900 
	#ETH_MACFFR_SAF_Pos
 (9U)

	)

12901 
	#ETH_MACFFR_SAF_Msk
 (0x1U << 
ETH_MACFFR_SAF_Pos
è

	)

12902 
	#ETH_MACFFR_SAF
 
ETH_MACFFR_SAF_Msk


	)

12903 
	#ETH_MACFFR_SAIF_Pos
 (8U)

	)

12904 
	#ETH_MACFFR_SAIF_Msk
 (0x1U << 
ETH_MACFFR_SAIF_Pos
è

	)

12905 
	#ETH_MACFFR_SAIF
 
ETH_MACFFR_SAIF_Msk


	)

12906 
	#ETH_MACFFR_PCF_Pos
 (6U)

	)

12907 
	#ETH_MACFFR_PCF_Msk
 (0x3U << 
ETH_MACFFR_PCF_Pos
è

	)

12908 
	#ETH_MACFFR_PCF
 
ETH_MACFFR_PCF_Msk


	)

12909 
	#ETH_MACFFR_PCF_BlockAÎ_Pos
 (6U)

	)

12910 
	#ETH_MACFFR_PCF_BlockAÎ_Msk
 (0x1U << 
ETH_MACFFR_PCF_BlockAÎ_Pos
è

	)

12911 
	#ETH_MACFFR_PCF_BlockAÎ
 
ETH_MACFFR_PCF_BlockAÎ_Msk


	)

12912 
	#ETH_MACFFR_PCF_FÜw¬dAÎ_Pos
 (7U)

	)

12913 
	#ETH_MACFFR_PCF_FÜw¬dAÎ_Msk
 (0x1U << 
ETH_MACFFR_PCF_FÜw¬dAÎ_Pos
è

	)

12914 
	#ETH_MACFFR_PCF_FÜw¬dAÎ
 
ETH_MACFFR_PCF_FÜw¬dAÎ_Msk


	)

12915 
	#ETH_MACFFR_PCF_FÜw¬dPas£dAddrFž‹r_Pos
 (6U)

	)

12916 
	#ETH_MACFFR_PCF_FÜw¬dPas£dAddrFž‹r_Msk
 (0x3U << 
ETH_MACFFR_PCF_FÜw¬dPas£dAddrFž‹r_Pos
è

	)

12917 
	#ETH_MACFFR_PCF_FÜw¬dPas£dAddrFž‹r
 
ETH_MACFFR_PCF_FÜw¬dPas£dAddrFž‹r_Msk


	)

12918 
	#ETH_MACFFR_BFD_Pos
 (5U)

	)

12919 
	#ETH_MACFFR_BFD_Msk
 (0x1U << 
ETH_MACFFR_BFD_Pos
è

	)

12920 
	#ETH_MACFFR_BFD
 
ETH_MACFFR_BFD_Msk


	)

12921 
	#ETH_MACFFR_PAM_Pos
 (4U)

	)

12922 
	#ETH_MACFFR_PAM_Msk
 (0x1U << 
ETH_MACFFR_PAM_Pos
è

	)

12923 
	#ETH_MACFFR_PAM
 
ETH_MACFFR_PAM_Msk


	)

12924 
	#ETH_MACFFR_DAIF_Pos
 (3U)

	)

12925 
	#ETH_MACFFR_DAIF_Msk
 (0x1U << 
ETH_MACFFR_DAIF_Pos
è

	)

12926 
	#ETH_MACFFR_DAIF
 
ETH_MACFFR_DAIF_Msk


	)

12927 
	#ETH_MACFFR_HM_Pos
 (2U)

	)

12928 
	#ETH_MACFFR_HM_Msk
 (0x1U << 
ETH_MACFFR_HM_Pos
è

	)

12929 
	#ETH_MACFFR_HM
 
ETH_MACFFR_HM_Msk


	)

12930 
	#ETH_MACFFR_HU_Pos
 (1U)

	)

12931 
	#ETH_MACFFR_HU_Msk
 (0x1U << 
ETH_MACFFR_HU_Pos
è

	)

12932 
	#ETH_MACFFR_HU
 
ETH_MACFFR_HU_Msk


	)

12933 
	#ETH_MACFFR_PM_Pos
 (0U)

	)

12934 
	#ETH_MACFFR_PM_Msk
 (0x1U << 
ETH_MACFFR_PM_Pos
è

	)

12935 
	#ETH_MACFFR_PM
 
ETH_MACFFR_PM_Msk


	)

12938 
	#ETH_MACHTHR_HTH_Pos
 (0U)

	)

12939 
	#ETH_MACHTHR_HTH_Msk
 (0xFFFFFFFFU << 
ETH_MACHTHR_HTH_Pos
è

	)

12940 
	#ETH_MACHTHR_HTH
 
ETH_MACHTHR_HTH_Msk


	)

12943 
	#ETH_MACHTLR_HTL_Pos
 (0U)

	)

12944 
	#ETH_MACHTLR_HTL_Msk
 (0xFFFFFFFFU << 
ETH_MACHTLR_HTL_Pos
è

	)

12945 
	#ETH_MACHTLR_HTL
 
ETH_MACHTLR_HTL_Msk


	)

12948 
	#ETH_MACMIIAR_PA_Pos
 (11U)

	)

12949 
	#ETH_MACMIIAR_PA_Msk
 (0x1FU << 
ETH_MACMIIAR_PA_Pos
è

	)

12950 
	#ETH_MACMIIAR_PA
 
ETH_MACMIIAR_PA_Msk


	)

12951 
	#ETH_MACMIIAR_MR_Pos
 (6U)

	)

12952 
	#ETH_MACMIIAR_MR_Msk
 (0x1FU << 
ETH_MACMIIAR_MR_Pos
è

	)

12953 
	#ETH_MACMIIAR_MR
 
ETH_MACMIIAR_MR_Msk


	)

12954 
	#ETH_MACMIIAR_CR_Pos
 (2U)

	)

12955 
	#ETH_MACMIIAR_CR_Msk
 (0x7U << 
ETH_MACMIIAR_CR_Pos
è

	)

12956 
	#ETH_MACMIIAR_CR
 
ETH_MACMIIAR_CR_Msk


	)

12957 
	#ETH_MACMIIAR_CR_Div42
 0x00000000U

	)

12958 
	#ETH_MACMIIAR_CR_Div62_Pos
 (2U)

	)

12959 
	#ETH_MACMIIAR_CR_Div62_Msk
 (0x1U << 
ETH_MACMIIAR_CR_Div62_Pos
è

	)

12960 
	#ETH_MACMIIAR_CR_Div62
 
ETH_MACMIIAR_CR_Div62_Msk


	)

12961 
	#ETH_MACMIIAR_CR_Div16_Pos
 (3U)

	)

12962 
	#ETH_MACMIIAR_CR_Div16_Msk
 (0x1U << 
ETH_MACMIIAR_CR_Div16_Pos
è

	)

12963 
	#ETH_MACMIIAR_CR_Div16
 
ETH_MACMIIAR_CR_Div16_Msk


	)

12964 
	#ETH_MACMIIAR_CR_Div26_Pos
 (2U)

	)

12965 
	#ETH_MACMIIAR_CR_Div26_Msk
 (0x3U << 
ETH_MACMIIAR_CR_Div26_Pos
è

	)

12966 
	#ETH_MACMIIAR_CR_Div26
 
ETH_MACMIIAR_CR_Div26_Msk


	)

12967 
	#ETH_MACMIIAR_CR_Div102_Pos
 (4U)

	)

12968 
	#ETH_MACMIIAR_CR_Div102_Msk
 (0x1U << 
ETH_MACMIIAR_CR_Div102_Pos
è

	)

12969 
	#ETH_MACMIIAR_CR_Div102
 
ETH_MACMIIAR_CR_Div102_Msk


	)

12970 
	#ETH_MACMIIAR_MW_Pos
 (1U)

	)

12971 
	#ETH_MACMIIAR_MW_Msk
 (0x1U << 
ETH_MACMIIAR_MW_Pos
è

	)

12972 
	#ETH_MACMIIAR_MW
 
ETH_MACMIIAR_MW_Msk


	)

12973 
	#ETH_MACMIIAR_MB_Pos
 (0U)

	)

12974 
	#ETH_MACMIIAR_MB_Msk
 (0x1U << 
ETH_MACMIIAR_MB_Pos
è

	)

12975 
	#ETH_MACMIIAR_MB
 
ETH_MACMIIAR_MB_Msk


	)

12978 
	#ETH_MACMIIDR_MD_Pos
 (0U)

	)

12979 
	#ETH_MACMIIDR_MD_Msk
 (0xFFFFU << 
ETH_MACMIIDR_MD_Pos
è

	)

12980 
	#ETH_MACMIIDR_MD
 
ETH_MACMIIDR_MD_Msk


	)

12983 
	#ETH_MACFCR_PT_Pos
 (16U)

	)

12984 
	#ETH_MACFCR_PT_Msk
 (0xFFFFU << 
ETH_MACFCR_PT_Pos
è

	)

12985 
	#ETH_MACFCR_PT
 
ETH_MACFCR_PT_Msk


	)

12986 
	#ETH_MACFCR_ZQPD_Pos
 (7U)

	)

12987 
	#ETH_MACFCR_ZQPD_Msk
 (0x1U << 
ETH_MACFCR_ZQPD_Pos
è

	)

12988 
	#ETH_MACFCR_ZQPD
 
ETH_MACFCR_ZQPD_Msk


	)

12989 
	#ETH_MACFCR_PLT_Pos
 (4U)

	)

12990 
	#ETH_MACFCR_PLT_Msk
 (0x3U << 
ETH_MACFCR_PLT_Pos
è

	)

12991 
	#ETH_MACFCR_PLT
 
ETH_MACFCR_PLT_Msk


	)

12992 
	#ETH_MACFCR_PLT_Mšus4
 0x00000000U

	)

12993 
	#ETH_MACFCR_PLT_Mšus28_Pos
 (4U)

	)

12994 
	#ETH_MACFCR_PLT_Mšus28_Msk
 (0x1U << 
ETH_MACFCR_PLT_Mšus28_Pos
è

	)

12995 
	#ETH_MACFCR_PLT_Mšus28
 
ETH_MACFCR_PLT_Mšus28_Msk


	)

12996 
	#ETH_MACFCR_PLT_Mšus144_Pos
 (5U)

	)

12997 
	#ETH_MACFCR_PLT_Mšus144_Msk
 (0x1U << 
ETH_MACFCR_PLT_Mšus144_Pos
è

	)

12998 
	#ETH_MACFCR_PLT_Mšus144
 
ETH_MACFCR_PLT_Mšus144_Msk


	)

12999 
	#ETH_MACFCR_PLT_Mšus256_Pos
 (4U)

	)

13000 
	#ETH_MACFCR_PLT_Mšus256_Msk
 (0x3U << 
ETH_MACFCR_PLT_Mšus256_Pos
è

	)

13001 
	#ETH_MACFCR_PLT_Mšus256
 
ETH_MACFCR_PLT_Mšus256_Msk


	)

13002 
	#ETH_MACFCR_UPFD_Pos
 (3U)

	)

13003 
	#ETH_MACFCR_UPFD_Msk
 (0x1U << 
ETH_MACFCR_UPFD_Pos
è

	)

13004 
	#ETH_MACFCR_UPFD
 
ETH_MACFCR_UPFD_Msk


	)

13005 
	#ETH_MACFCR_RFCE_Pos
 (2U)

	)

13006 
	#ETH_MACFCR_RFCE_Msk
 (0x1U << 
ETH_MACFCR_RFCE_Pos
è

	)

13007 
	#ETH_MACFCR_RFCE
 
ETH_MACFCR_RFCE_Msk


	)

13008 
	#ETH_MACFCR_TFCE_Pos
 (1U)

	)

13009 
	#ETH_MACFCR_TFCE_Msk
 (0x1U << 
ETH_MACFCR_TFCE_Pos
è

	)

13010 
	#ETH_MACFCR_TFCE
 
ETH_MACFCR_TFCE_Msk


	)

13011 
	#ETH_MACFCR_FCBBPA_Pos
 (0U)

	)

13012 
	#ETH_MACFCR_FCBBPA_Msk
 (0x1U << 
ETH_MACFCR_FCBBPA_Pos
è

	)

13013 
	#ETH_MACFCR_FCBBPA
 
ETH_MACFCR_FCBBPA_Msk


	)

13016 
	#ETH_MACVLANTR_VLANTC_Pos
 (16U)

	)

13017 
	#ETH_MACVLANTR_VLANTC_Msk
 (0x1U << 
ETH_MACVLANTR_VLANTC_Pos
è

	)

13018 
	#ETH_MACVLANTR_VLANTC
 
ETH_MACVLANTR_VLANTC_Msk


	)

13019 
	#ETH_MACVLANTR_VLANTI_Pos
 (0U)

	)

13020 
	#ETH_MACVLANTR_VLANTI_Msk
 (0xFFFFU << 
ETH_MACVLANTR_VLANTI_Pos
è

	)

13021 
	#ETH_MACVLANTR_VLANTI
 
ETH_MACVLANTR_VLANTI_Msk


	)

13024 
	#ETH_MACRWUFFR_D_Pos
 (0U)

	)

13025 
	#ETH_MACRWUFFR_D_Msk
 (0xFFFFFFFFU << 
ETH_MACRWUFFR_D_Pos
è

	)

13026 
	#ETH_MACRWUFFR_D
 
ETH_MACRWUFFR_D_Msk


	)

13040 
	#ETH_MACPMTCSR_WFFRPR_Pos
 (31U)

	)

13041 
	#ETH_MACPMTCSR_WFFRPR_Msk
 (0x1U << 
ETH_MACPMTCSR_WFFRPR_Pos
è

	)

13042 
	#ETH_MACPMTCSR_WFFRPR
 
ETH_MACPMTCSR_WFFRPR_Msk


	)

13043 
	#ETH_MACPMTCSR_GU_Pos
 (9U)

	)

13044 
	#ETH_MACPMTCSR_GU_Msk
 (0x1U << 
ETH_MACPMTCSR_GU_Pos
è

	)

13045 
	#ETH_MACPMTCSR_GU
 
ETH_MACPMTCSR_GU_Msk


	)

13046 
	#ETH_MACPMTCSR_WFR_Pos
 (6U)

	)

13047 
	#ETH_MACPMTCSR_WFR_Msk
 (0x1U << 
ETH_MACPMTCSR_WFR_Pos
è

	)

13048 
	#ETH_MACPMTCSR_WFR
 
ETH_MACPMTCSR_WFR_Msk


	)

13049 
	#ETH_MACPMTCSR_MPR_Pos
 (5U)

	)

13050 
	#ETH_MACPMTCSR_MPR_Msk
 (0x1U << 
ETH_MACPMTCSR_MPR_Pos
è

	)

13051 
	#ETH_MACPMTCSR_MPR
 
ETH_MACPMTCSR_MPR_Msk


	)

13052 
	#ETH_MACPMTCSR_WFE_Pos
 (2U)

	)

13053 
	#ETH_MACPMTCSR_WFE_Msk
 (0x1U << 
ETH_MACPMTCSR_WFE_Pos
è

	)

13054 
	#ETH_MACPMTCSR_WFE
 
ETH_MACPMTCSR_WFE_Msk


	)

13055 
	#ETH_MACPMTCSR_MPE_Pos
 (1U)

	)

13056 
	#ETH_MACPMTCSR_MPE_Msk
 (0x1U << 
ETH_MACPMTCSR_MPE_Pos
è

	)

13057 
	#ETH_MACPMTCSR_MPE
 
ETH_MACPMTCSR_MPE_Msk


	)

13058 
	#ETH_MACPMTCSR_PD_Pos
 (0U)

	)

13059 
	#ETH_MACPMTCSR_PD_Msk
 (0x1U << 
ETH_MACPMTCSR_PD_Pos
è

	)

13060 
	#ETH_MACPMTCSR_PD
 
ETH_MACPMTCSR_PD_Msk


	)

13063 
	#ETH_MACDBGR_TFF_Pos
 (25U)

	)

13064 
	#ETH_MACDBGR_TFF_Msk
 (0x1U << 
ETH_MACDBGR_TFF_Pos
è

	)

13065 
	#ETH_MACDBGR_TFF
 
ETH_MACDBGR_TFF_Msk


	)

13066 
	#ETH_MACDBGR_TFNE_Pos
 (24U)

	)

13067 
	#ETH_MACDBGR_TFNE_Msk
 (0x1U << 
ETH_MACDBGR_TFNE_Pos
è

	)

13068 
	#ETH_MACDBGR_TFNE
 
ETH_MACDBGR_TFNE_Msk


	)

13069 
	#ETH_MACDBGR_TFWA_Pos
 (22U)

	)

13070 
	#ETH_MACDBGR_TFWA_Msk
 (0x1U << 
ETH_MACDBGR_TFWA_Pos
è

	)

13071 
	#ETH_MACDBGR_TFWA
 
ETH_MACDBGR_TFWA_Msk


	)

13072 
	#ETH_MACDBGR_TFRS_Pos
 (20U)

	)

13073 
	#ETH_MACDBGR_TFRS_Msk
 (0x3U << 
ETH_MACDBGR_TFRS_Pos
è

	)

13074 
	#ETH_MACDBGR_TFRS
 
ETH_MACDBGR_TFRS_Msk


	)

13075 
	#ETH_MACDBGR_TFRS_WRITING_Pos
 (20U)

	)

13076 
	#ETH_MACDBGR_TFRS_WRITING_Msk
 (0x3U << 
ETH_MACDBGR_TFRS_WRITING_Pos
è

	)

13077 
	#ETH_MACDBGR_TFRS_WRITING
 
ETH_MACDBGR_TFRS_WRITING_Msk


	)

13078 
	#ETH_MACDBGR_TFRS_WAITING_Pos
 (21U)

	)

13079 
	#ETH_MACDBGR_TFRS_WAITING_Msk
 (0x1U << 
ETH_MACDBGR_TFRS_WAITING_Pos
è

	)

13080 
	#ETH_MACDBGR_TFRS_WAITING
 
ETH_MACDBGR_TFRS_WAITING_Msk


	)

13081 
	#ETH_MACDBGR_TFRS_READ_Pos
 (20U)

	)

13082 
	#ETH_MACDBGR_TFRS_READ_Msk
 (0x1U << 
ETH_MACDBGR_TFRS_READ_Pos
è

	)

13083 
	#ETH_MACDBGR_TFRS_READ
 
ETH_MACDBGR_TFRS_READ_Msk


	)

13084 
	#ETH_MACDBGR_TFRS_IDLE
 0x00000000U

	)

13085 
	#ETH_MACDBGR_MTP_Pos
 (19U)

	)

13086 
	#ETH_MACDBGR_MTP_Msk
 (0x1U << 
ETH_MACDBGR_MTP_Pos
è

	)

13087 
	#ETH_MACDBGR_MTP
 
ETH_MACDBGR_MTP_Msk


	)

13088 
	#ETH_MACDBGR_MTFCS_Pos
 (17U)

	)

13089 
	#ETH_MACDBGR_MTFCS_Msk
 (0x3U << 
ETH_MACDBGR_MTFCS_Pos
è

	)

13090 
	#ETH_MACDBGR_MTFCS
 
ETH_MACDBGR_MTFCS_Msk


	)

13091 
	#ETH_MACDBGR_MTFCS_TRANSFERRING_Pos
 (17U)

	)

13092 
	#ETH_MACDBGR_MTFCS_TRANSFERRING_Msk
 (0x3U << 
ETH_MACDBGR_MTFCS_TRANSFERRING_Pos
è

	)

13093 
	#ETH_MACDBGR_MTFCS_TRANSFERRING
 
ETH_MACDBGR_MTFCS_TRANSFERRING_Msk


	)

13094 
	#ETH_MACDBGR_MTFCS_GENERATINGPCF_Pos
 (18U)

	)

13095 
	#ETH_MACDBGR_MTFCS_GENERATINGPCF_Msk
 (0x1U << 
ETH_MACDBGR_MTFCS_GENERATINGPCF_Pos
è

	)

13096 
	#ETH_MACDBGR_MTFCS_GENERATINGPCF
 
ETH_MACDBGR_MTFCS_GENERATINGPCF_Msk


	)

13097 
	#ETH_MACDBGR_MTFCS_WAITING_Pos
 (17U)

	)

13098 
	#ETH_MACDBGR_MTFCS_WAITING_Msk
 (0x1U << 
ETH_MACDBGR_MTFCS_WAITING_Pos
è

	)

13099 
	#ETH_MACDBGR_MTFCS_WAITING
 
ETH_MACDBGR_MTFCS_WAITING_Msk


	)

13100 
	#ETH_MACDBGR_MTFCS_IDLE
 0x00000000U

	)

13101 
	#ETH_MACDBGR_MMTEA_Pos
 (16U)

	)

13102 
	#ETH_MACDBGR_MMTEA_Msk
 (0x1U << 
ETH_MACDBGR_MMTEA_Pos
è

	)

13103 
	#ETH_MACDBGR_MMTEA
 
ETH_MACDBGR_MMTEA_Msk


	)

13104 
	#ETH_MACDBGR_RFFL_Pos
 (8U)

	)

13105 
	#ETH_MACDBGR_RFFL_Msk
 (0x3U << 
ETH_MACDBGR_RFFL_Pos
è

	)

13106 
	#ETH_MACDBGR_RFFL
 
ETH_MACDBGR_RFFL_Msk


	)

13107 
	#ETH_MACDBGR_RFFL_FULL_Pos
 (8U)

	)

13108 
	#ETH_MACDBGR_RFFL_FULL_Msk
 (0x3U << 
ETH_MACDBGR_RFFL_FULL_Pos
è

	)

13109 
	#ETH_MACDBGR_RFFL_FULL
 
ETH_MACDBGR_RFFL_FULL_Msk


	)

13110 
	#ETH_MACDBGR_RFFL_ABOVEFCT_Pos
 (9U)

	)

13111 
	#ETH_MACDBGR_RFFL_ABOVEFCT_Msk
 (0x1U << 
ETH_MACDBGR_RFFL_ABOVEFCT_Pos
è

	)

13112 
	#ETH_MACDBGR_RFFL_ABOVEFCT
 
ETH_MACDBGR_RFFL_ABOVEFCT_Msk


	)

13113 
	#ETH_MACDBGR_RFFL_BELOWFCT_Pos
 (8U)

	)

13114 
	#ETH_MACDBGR_RFFL_BELOWFCT_Msk
 (0x1U << 
ETH_MACDBGR_RFFL_BELOWFCT_Pos
è

	)

13115 
	#ETH_MACDBGR_RFFL_BELOWFCT
 
ETH_MACDBGR_RFFL_BELOWFCT_Msk


	)

13116 
	#ETH_MACDBGR_RFFL_EMPTY
 0x00000000U

	)

13117 
	#ETH_MACDBGR_RFRCS_Pos
 (5U)

	)

13118 
	#ETH_MACDBGR_RFRCS_Msk
 (0x3U << 
ETH_MACDBGR_RFRCS_Pos
è

	)

13119 
	#ETH_MACDBGR_RFRCS
 
ETH_MACDBGR_RFRCS_Msk


	)

13120 
	#ETH_MACDBGR_RFRCS_FLUSHING_Pos
 (5U)

	)

13121 
	#ETH_MACDBGR_RFRCS_FLUSHING_Msk
 (0x3U << 
ETH_MACDBGR_RFRCS_FLUSHING_Pos
è

	)

13122 
	#ETH_MACDBGR_RFRCS_FLUSHING
 
ETH_MACDBGR_RFRCS_FLUSHING_Msk


	)

13123 
	#ETH_MACDBGR_RFRCS_STATUSREADING_Pos
 (6U)

	)

13124 
	#ETH_MACDBGR_RFRCS_STATUSREADING_Msk
 (0x1U << 
ETH_MACDBGR_RFRCS_STATUSREADING_Pos
è

	)

13125 
	#ETH_MACDBGR_RFRCS_STATUSREADING
 
ETH_MACDBGR_RFRCS_STATUSREADING_Msk


	)

13126 
	#ETH_MACDBGR_RFRCS_DATAREADING_Pos
 (5U)

	)

13127 
	#ETH_MACDBGR_RFRCS_DATAREADING_Msk
 (0x1U << 
ETH_MACDBGR_RFRCS_DATAREADING_Pos
è

	)

13128 
	#ETH_MACDBGR_RFRCS_DATAREADING
 
ETH_MACDBGR_RFRCS_DATAREADING_Msk


	)

13129 
	#ETH_MACDBGR_RFRCS_IDLE
 0x00000000U

	)

13130 
	#ETH_MACDBGR_RFWRA_Pos
 (4U)

	)

13131 
	#ETH_MACDBGR_RFWRA_Msk
 (0x1U << 
ETH_MACDBGR_RFWRA_Pos
è

	)

13132 
	#ETH_MACDBGR_RFWRA
 
ETH_MACDBGR_RFWRA_Msk


	)

13133 
	#ETH_MACDBGR_MSFRWCS_Pos
 (1U)

	)

13134 
	#ETH_MACDBGR_MSFRWCS_Msk
 (0x3U << 
ETH_MACDBGR_MSFRWCS_Pos
è

	)

13135 
	#ETH_MACDBGR_MSFRWCS
 
ETH_MACDBGR_MSFRWCS_Msk


	)

13136 
	#ETH_MACDBGR_MSFRWCS_1
 (0x2U << 
ETH_MACDBGR_MSFRWCS_Pos
è

	)

13137 
	#ETH_MACDBGR_MSFRWCS_0
 (0x1U << 
ETH_MACDBGR_MSFRWCS_Pos
è

	)

13138 
	#ETH_MACDBGR_MMRPEA_Pos
 (0U)

	)

13139 
	#ETH_MACDBGR_MMRPEA_Msk
 (0x1U << 
ETH_MACDBGR_MMRPEA_Pos
è

	)

13140 
	#ETH_MACDBGR_MMRPEA
 
ETH_MACDBGR_MMRPEA_Msk


	)

13143 
	#ETH_MACSR_TSTS_Pos
 (9U)

	)

13144 
	#ETH_MACSR_TSTS_Msk
 (0x1U << 
ETH_MACSR_TSTS_Pos
è

	)

13145 
	#ETH_MACSR_TSTS
 
ETH_MACSR_TSTS_Msk


	)

13146 
	#ETH_MACSR_MMCTS_Pos
 (6U)

	)

13147 
	#ETH_MACSR_MMCTS_Msk
 (0x1U << 
ETH_MACSR_MMCTS_Pos
è

	)

13148 
	#ETH_MACSR_MMCTS
 
ETH_MACSR_MMCTS_Msk


	)

13149 
	#ETH_MACSR_MMMCRS_Pos
 (5U)

	)

13150 
	#ETH_MACSR_MMMCRS_Msk
 (0x1U << 
ETH_MACSR_MMMCRS_Pos
è

	)

13151 
	#ETH_MACSR_MMMCRS
 
ETH_MACSR_MMMCRS_Msk


	)

13152 
	#ETH_MACSR_MMCS_Pos
 (4U)

	)

13153 
	#ETH_MACSR_MMCS_Msk
 (0x1U << 
ETH_MACSR_MMCS_Pos
è

	)

13154 
	#ETH_MACSR_MMCS
 
ETH_MACSR_MMCS_Msk


	)

13155 
	#ETH_MACSR_PMTS_Pos
 (3U)

	)

13156 
	#ETH_MACSR_PMTS_Msk
 (0x1U << 
ETH_MACSR_PMTS_Pos
è

	)

13157 
	#ETH_MACSR_PMTS
 
ETH_MACSR_PMTS_Msk


	)

13160 
	#ETH_MACIMR_TSTIM_Pos
 (9U)

	)

13161 
	#ETH_MACIMR_TSTIM_Msk
 (0x1U << 
ETH_MACIMR_TSTIM_Pos
è

	)

13162 
	#ETH_MACIMR_TSTIM
 
ETH_MACIMR_TSTIM_Msk


	)

13163 
	#ETH_MACIMR_PMTIM_Pos
 (3U)

	)

13164 
	#ETH_MACIMR_PMTIM_Msk
 (0x1U << 
ETH_MACIMR_PMTIM_Pos
è

	)

13165 
	#ETH_MACIMR_PMTIM
 
ETH_MACIMR_PMTIM_Msk


	)

13168 
	#ETH_MACA0HR_MACA0H_Pos
 (0U)

	)

13169 
	#ETH_MACA0HR_MACA0H_Msk
 (0xFFFFU << 
ETH_MACA0HR_MACA0H_Pos
è

	)

13170 
	#ETH_MACA0HR_MACA0H
 
ETH_MACA0HR_MACA0H_Msk


	)

13173 
	#ETH_MACA0LR_MACA0L_Pos
 (0U)

	)

13174 
	#ETH_MACA0LR_MACA0L_Msk
 (0xFFFFFFFFU << 
ETH_MACA0LR_MACA0L_Pos
è

	)

13175 
	#ETH_MACA0LR_MACA0L
 
ETH_MACA0LR_MACA0L_Msk


	)

13178 
	#ETH_MACA1HR_AE_Pos
 (31U)

	)

13179 
	#ETH_MACA1HR_AE_Msk
 (0x1U << 
ETH_MACA1HR_AE_Pos
è

	)

13180 
	#ETH_MACA1HR_AE
 
ETH_MACA1HR_AE_Msk


	)

13181 
	#ETH_MACA1HR_SA_Pos
 (30U)

	)

13182 
	#ETH_MACA1HR_SA_Msk
 (0x1U << 
ETH_MACA1HR_SA_Pos
è

	)

13183 
	#ETH_MACA1HR_SA
 
ETH_MACA1HR_SA_Msk


	)

13184 
	#ETH_MACA1HR_MBC_Pos
 (24U)

	)

13185 
	#ETH_MACA1HR_MBC_Msk
 (0x3FU << 
ETH_MACA1HR_MBC_Pos
è

	)

13186 
	#ETH_MACA1HR_MBC
 
ETH_MACA1HR_MBC_Msk


	)

13187 
	#ETH_MACA1HR_MBC_HB™s15_8
 0x20000000U

	)

13188 
	#ETH_MACA1HR_MBC_HB™s7_0
 0x10000000U

	)

13189 
	#ETH_MACA1HR_MBC_LB™s31_24
 0x08000000U

	)

13190 
	#ETH_MACA1HR_MBC_LB™s23_16
 0x04000000U

	)

13191 
	#ETH_MACA1HR_MBC_LB™s15_8
 0x02000000U

	)

13192 
	#ETH_MACA1HR_MBC_LB™s7_0
 0x01000000U

	)

13193 
	#ETH_MACA1HR_MACA1H_Pos
 (0U)

	)

13194 
	#ETH_MACA1HR_MACA1H_Msk
 (0xFFFFU << 
ETH_MACA1HR_MACA1H_Pos
è

	)

13195 
	#ETH_MACA1HR_MACA1H
 
ETH_MACA1HR_MACA1H_Msk


	)

13198 
	#ETH_MACA1LR_MACA1L_Pos
 (0U)

	)

13199 
	#ETH_MACA1LR_MACA1L_Msk
 (0xFFFFFFFFU << 
ETH_MACA1LR_MACA1L_Pos
è

	)

13200 
	#ETH_MACA1LR_MACA1L
 
ETH_MACA1LR_MACA1L_Msk


	)

13203 
	#ETH_MACA2HR_AE_Pos
 (31U)

	)

13204 
	#ETH_MACA2HR_AE_Msk
 (0x1U << 
ETH_MACA2HR_AE_Pos
è

	)

13205 
	#ETH_MACA2HR_AE
 
ETH_MACA2HR_AE_Msk


	)

13206 
	#ETH_MACA2HR_SA_Pos
 (30U)

	)

13207 
	#ETH_MACA2HR_SA_Msk
 (0x1U << 
ETH_MACA2HR_SA_Pos
è

	)

13208 
	#ETH_MACA2HR_SA
 
ETH_MACA2HR_SA_Msk


	)

13209 
	#ETH_MACA2HR_MBC_Pos
 (24U)

	)

13210 
	#ETH_MACA2HR_MBC_Msk
 (0x3FU << 
ETH_MACA2HR_MBC_Pos
è

	)

13211 
	#ETH_MACA2HR_MBC
 
ETH_MACA2HR_MBC_Msk


	)

13212 
	#ETH_MACA2HR_MBC_HB™s15_8
 0x20000000U

	)

13213 
	#ETH_MACA2HR_MBC_HB™s7_0
 0x10000000U

	)

13214 
	#ETH_MACA2HR_MBC_LB™s31_24
 0x08000000U

	)

13215 
	#ETH_MACA2HR_MBC_LB™s23_16
 0x04000000U

	)

13216 
	#ETH_MACA2HR_MBC_LB™s15_8
 0x02000000U

	)

13217 
	#ETH_MACA2HR_MBC_LB™s7_0
 0x01000000U

	)

13218 
	#ETH_MACA2HR_MACA2H_Pos
 (0U)

	)

13219 
	#ETH_MACA2HR_MACA2H_Msk
 (0xFFFFU << 
ETH_MACA2HR_MACA2H_Pos
è

	)

13220 
	#ETH_MACA2HR_MACA2H
 
ETH_MACA2HR_MACA2H_Msk


	)

13223 
	#ETH_MACA2LR_MACA2L_Pos
 (0U)

	)

13224 
	#ETH_MACA2LR_MACA2L_Msk
 (0xFFFFFFFFU << 
ETH_MACA2LR_MACA2L_Pos
è

	)

13225 
	#ETH_MACA2LR_MACA2L
 
ETH_MACA2LR_MACA2L_Msk


	)

13228 
	#ETH_MACA3HR_AE_Pos
 (31U)

	)

13229 
	#ETH_MACA3HR_AE_Msk
 (0x1U << 
ETH_MACA3HR_AE_Pos
è

	)

13230 
	#ETH_MACA3HR_AE
 
ETH_MACA3HR_AE_Msk


	)

13231 
	#ETH_MACA3HR_SA_Pos
 (30U)

	)

13232 
	#ETH_MACA3HR_SA_Msk
 (0x1U << 
ETH_MACA3HR_SA_Pos
è

	)

13233 
	#ETH_MACA3HR_SA
 
ETH_MACA3HR_SA_Msk


	)

13234 
	#ETH_MACA3HR_MBC_Pos
 (24U)

	)

13235 
	#ETH_MACA3HR_MBC_Msk
 (0x3FU << 
ETH_MACA3HR_MBC_Pos
è

	)

13236 
	#ETH_MACA3HR_MBC
 
ETH_MACA3HR_MBC_Msk


	)

13237 
	#ETH_MACA3HR_MBC_HB™s15_8
 0x20000000U

	)

13238 
	#ETH_MACA3HR_MBC_HB™s7_0
 0x10000000U

	)

13239 
	#ETH_MACA3HR_MBC_LB™s31_24
 0x08000000U

	)

13240 
	#ETH_MACA3HR_MBC_LB™s23_16
 0x04000000U

	)

13241 
	#ETH_MACA3HR_MBC_LB™s15_8
 0x02000000U

	)

13242 
	#ETH_MACA3HR_MBC_LB™s7_0
 0x01000000U

	)

13243 
	#ETH_MACA3HR_MACA3H_Pos
 (0U)

	)

13244 
	#ETH_MACA3HR_MACA3H_Msk
 (0xFFFFU << 
ETH_MACA3HR_MACA3H_Pos
è

	)

13245 
	#ETH_MACA3HR_MACA3H
 
ETH_MACA3HR_MACA3H_Msk


	)

13248 
	#ETH_MACA3LR_MACA3L_Pos
 (0U)

	)

13249 
	#ETH_MACA3LR_MACA3L_Msk
 (0xFFFFFFFFU << 
ETH_MACA3LR_MACA3L_Pos
è

	)

13250 
	#ETH_MACA3LR_MACA3L
 
ETH_MACA3LR_MACA3L_Msk


	)

13257 
	#ETH_MMCCR_MCFHP_Pos
 (5U)

	)

13258 
	#ETH_MMCCR_MCFHP_Msk
 (0x1U << 
ETH_MMCCR_MCFHP_Pos
è

	)

13259 
	#ETH_MMCCR_MCFHP
 
ETH_MMCCR_MCFHP_Msk


	)

13260 
	#ETH_MMCCR_MCP_Pos
 (4U)

	)

13261 
	#ETH_MMCCR_MCP_Msk
 (0x1U << 
ETH_MMCCR_MCP_Pos
è

	)

13262 
	#ETH_MMCCR_MCP
 
ETH_MMCCR_MCP_Msk


	)

13263 
	#ETH_MMCCR_MCF_Pos
 (3U)

	)

13264 
	#ETH_MMCCR_MCF_Msk
 (0x1U << 
ETH_MMCCR_MCF_Pos
è

	)

13265 
	#ETH_MMCCR_MCF
 
ETH_MMCCR_MCF_Msk


	)

13266 
	#ETH_MMCCR_ROR_Pos
 (2U)

	)

13267 
	#ETH_MMCCR_ROR_Msk
 (0x1U << 
ETH_MMCCR_ROR_Pos
è

	)

13268 
	#ETH_MMCCR_ROR
 
ETH_MMCCR_ROR_Msk


	)

13269 
	#ETH_MMCCR_CSR_Pos
 (1U)

	)

13270 
	#ETH_MMCCR_CSR_Msk
 (0x1U << 
ETH_MMCCR_CSR_Pos
è

	)

13271 
	#ETH_MMCCR_CSR
 
ETH_MMCCR_CSR_Msk


	)

13272 
	#ETH_MMCCR_CR_Pos
 (0U)

	)

13273 
	#ETH_MMCCR_CR_Msk
 (0x1U << 
ETH_MMCCR_CR_Pos
è

	)

13274 
	#ETH_MMCCR_CR
 
ETH_MMCCR_CR_Msk


	)

13277 
	#ETH_MMCRIR_RGUFS_Pos
 (17U)

	)

13278 
	#ETH_MMCRIR_RGUFS_Msk
 (0x1U << 
ETH_MMCRIR_RGUFS_Pos
è

	)

13279 
	#ETH_MMCRIR_RGUFS
 
ETH_MMCRIR_RGUFS_Msk


	)

13280 
	#ETH_MMCRIR_RFAES_Pos
 (6U)

	)

13281 
	#ETH_MMCRIR_RFAES_Msk
 (0x1U << 
ETH_MMCRIR_RFAES_Pos
è

	)

13282 
	#ETH_MMCRIR_RFAES
 
ETH_MMCRIR_RFAES_Msk


	)

13283 
	#ETH_MMCRIR_RFCES_Pos
 (5U)

	)

13284 
	#ETH_MMCRIR_RFCES_Msk
 (0x1U << 
ETH_MMCRIR_RFCES_Pos
è

	)

13285 
	#ETH_MMCRIR_RFCES
 
ETH_MMCRIR_RFCES_Msk


	)

13288 
	#ETH_MMCTIR_TGFS_Pos
 (21U)

	)

13289 
	#ETH_MMCTIR_TGFS_Msk
 (0x1U << 
ETH_MMCTIR_TGFS_Pos
è

	)

13290 
	#ETH_MMCTIR_TGFS
 
ETH_MMCTIR_TGFS_Msk


	)

13291 
	#ETH_MMCTIR_TGFMSCS_Pos
 (15U)

	)

13292 
	#ETH_MMCTIR_TGFMSCS_Msk
 (0x1U << 
ETH_MMCTIR_TGFMSCS_Pos
è

	)

13293 
	#ETH_MMCTIR_TGFMSCS
 
ETH_MMCTIR_TGFMSCS_Msk


	)

13294 
	#ETH_MMCTIR_TGFSCS_Pos
 (14U)

	)

13295 
	#ETH_MMCTIR_TGFSCS_Msk
 (0x1U << 
ETH_MMCTIR_TGFSCS_Pos
è

	)

13296 
	#ETH_MMCTIR_TGFSCS
 
ETH_MMCTIR_TGFSCS_Msk


	)

13299 
	#ETH_MMCRIMR_RGUFM_Pos
 (17U)

	)

13300 
	#ETH_MMCRIMR_RGUFM_Msk
 (0x1U << 
ETH_MMCRIMR_RGUFM_Pos
è

	)

13301 
	#ETH_MMCRIMR_RGUFM
 
ETH_MMCRIMR_RGUFM_Msk


	)

13302 
	#ETH_MMCRIMR_RFAEM_Pos
 (6U)

	)

13303 
	#ETH_MMCRIMR_RFAEM_Msk
 (0x1U << 
ETH_MMCRIMR_RFAEM_Pos
è

	)

13304 
	#ETH_MMCRIMR_RFAEM
 
ETH_MMCRIMR_RFAEM_Msk


	)

13305 
	#ETH_MMCRIMR_RFCEM_Pos
 (5U)

	)

13306 
	#ETH_MMCRIMR_RFCEM_Msk
 (0x1U << 
ETH_MMCRIMR_RFCEM_Pos
è

	)

13307 
	#ETH_MMCRIMR_RFCEM
 
ETH_MMCRIMR_RFCEM_Msk


	)

13310 
	#ETH_MMCTIMR_TGFM_Pos
 (21U)

	)

13311 
	#ETH_MMCTIMR_TGFM_Msk
 (0x1U << 
ETH_MMCTIMR_TGFM_Pos
è

	)

13312 
	#ETH_MMCTIMR_TGFM
 
ETH_MMCTIMR_TGFM_Msk


	)

13313 
	#ETH_MMCTIMR_TGFMSCM_Pos
 (15U)

	)

13314 
	#ETH_MMCTIMR_TGFMSCM_Msk
 (0x1U << 
ETH_MMCTIMR_TGFMSCM_Pos
è

	)

13315 
	#ETH_MMCTIMR_TGFMSCM
 
ETH_MMCTIMR_TGFMSCM_Msk


	)

13316 
	#ETH_MMCTIMR_TGFSCM_Pos
 (14U)

	)

13317 
	#ETH_MMCTIMR_TGFSCM_Msk
 (0x1U << 
ETH_MMCTIMR_TGFSCM_Pos
è

	)

13318 
	#ETH_MMCTIMR_TGFSCM
 
ETH_MMCTIMR_TGFSCM_Msk


	)

13321 
	#ETH_MMCTGFSCCR_TGFSCC_Pos
 (0U)

	)

13322 
	#ETH_MMCTGFSCCR_TGFSCC_Msk
 (0xFFFFFFFFU << 
ETH_MMCTGFSCCR_TGFSCC_Pos
è

	)

13323 
	#ETH_MMCTGFSCCR_TGFSCC
 
ETH_MMCTGFSCCR_TGFSCC_Msk


	)

13326 
	#ETH_MMCTGFMSCCR_TGFMSCC_Pos
 (0U)

	)

13327 
	#ETH_MMCTGFMSCCR_TGFMSCC_Msk
 (0xFFFFFFFFU << 
ETH_MMCTGFMSCCR_TGFMSCC_Pos
è

	)

13328 
	#ETH_MMCTGFMSCCR_TGFMSCC
 
ETH_MMCTGFMSCCR_TGFMSCC_Msk


	)

13331 
	#ETH_MMCTGFCR_TGFC_Pos
 (0U)

	)

13332 
	#ETH_MMCTGFCR_TGFC_Msk
 (0xFFFFFFFFU << 
ETH_MMCTGFCR_TGFC_Pos
è

	)

13333 
	#ETH_MMCTGFCR_TGFC
 
ETH_MMCTGFCR_TGFC_Msk


	)

13336 
	#ETH_MMCRFCECR_RFCEC_Pos
 (0U)

	)

13337 
	#ETH_MMCRFCECR_RFCEC_Msk
 (0xFFFFFFFFU << 
ETH_MMCRFCECR_RFCEC_Pos
è

	)

13338 
	#ETH_MMCRFCECR_RFCEC
 
ETH_MMCRFCECR_RFCEC_Msk


	)

13341 
	#ETH_MMCRFAECR_RFAEC_Pos
 (0U)

	)

13342 
	#ETH_MMCRFAECR_RFAEC_Msk
 (0xFFFFFFFFU << 
ETH_MMCRFAECR_RFAEC_Pos
è

	)

13343 
	#ETH_MMCRFAECR_RFAEC
 
ETH_MMCRFAECR_RFAEC_Msk


	)

13346 
	#ETH_MMCRGUFCR_RGUFC_Pos
 (0U)

	)

13347 
	#ETH_MMCRGUFCR_RGUFC_Msk
 (0xFFFFFFFFU << 
ETH_MMCRGUFCR_RGUFC_Pos
è

	)

13348 
	#ETH_MMCRGUFCR_RGUFC
 
ETH_MMCRGUFCR_RGUFC_Msk


	)

13355 
	#ETH_PTPTSCR_TSCNT_Pos
 (16U)

	)

13356 
	#ETH_PTPTSCR_TSCNT_Msk
 (0x3U << 
ETH_PTPTSCR_TSCNT_Pos
è

	)

13357 
	#ETH_PTPTSCR_TSCNT
 
ETH_PTPTSCR_TSCNT_Msk


	)

13358 
	#ETH_PTPTSSR_TSSMRME_Pos
 (15U)

	)

13359 
	#ETH_PTPTSSR_TSSMRME_Msk
 (0x1U << 
ETH_PTPTSSR_TSSMRME_Pos
è

	)

13360 
	#ETH_PTPTSSR_TSSMRME
 
ETH_PTPTSSR_TSSMRME_Msk


	)

13361 
	#ETH_PTPTSSR_TSSEME_Pos
 (14U)

	)

13362 
	#ETH_PTPTSSR_TSSEME_Msk
 (0x1U << 
ETH_PTPTSSR_TSSEME_Pos
è

	)

13363 
	#ETH_PTPTSSR_TSSEME
 
ETH_PTPTSSR_TSSEME_Msk


	)

13364 
	#ETH_PTPTSSR_TSSIPV4FE_Pos
 (13U)

	)

13365 
	#ETH_PTPTSSR_TSSIPV4FE_Msk
 (0x1U << 
ETH_PTPTSSR_TSSIPV4FE_Pos
è

	)

13366 
	#ETH_PTPTSSR_TSSIPV4FE
 
ETH_PTPTSSR_TSSIPV4FE_Msk


	)

13367 
	#ETH_PTPTSSR_TSSIPV6FE_Pos
 (12U)

	)

13368 
	#ETH_PTPTSSR_TSSIPV6FE_Msk
 (0x1U << 
ETH_PTPTSSR_TSSIPV6FE_Pos
è

	)

13369 
	#ETH_PTPTSSR_TSSIPV6FE
 
ETH_PTPTSSR_TSSIPV6FE_Msk


	)

13370 
	#ETH_PTPTSSR_TSSPTPOEFE_Pos
 (11U)

	)

13371 
	#ETH_PTPTSSR_TSSPTPOEFE_Msk
 (0x1U << 
ETH_PTPTSSR_TSSPTPOEFE_Pos
è

	)

13372 
	#ETH_PTPTSSR_TSSPTPOEFE
 
ETH_PTPTSSR_TSSPTPOEFE_Msk


	)

13373 
	#ETH_PTPTSSR_TSPTPPSV2E_Pos
 (10U)

	)

13374 
	#ETH_PTPTSSR_TSPTPPSV2E_Msk
 (0x1U << 
ETH_PTPTSSR_TSPTPPSV2E_Pos
è

	)

13375 
	#ETH_PTPTSSR_TSPTPPSV2E
 
ETH_PTPTSSR_TSPTPPSV2E_Msk


	)

13376 
	#ETH_PTPTSSR_TSSSR_Pos
 (9U)

	)

13377 
	#ETH_PTPTSSR_TSSSR_Msk
 (0x1U << 
ETH_PTPTSSR_TSSSR_Pos
è

	)

13378 
	#ETH_PTPTSSR_TSSSR
 
ETH_PTPTSSR_TSSSR_Msk


	)

13379 
	#ETH_PTPTSSR_TSSARFE_Pos
 (8U)

	)

13380 
	#ETH_PTPTSSR_TSSARFE_Msk
 (0x1U << 
ETH_PTPTSSR_TSSARFE_Pos
è

	)

13381 
	#ETH_PTPTSSR_TSSARFE
 
ETH_PTPTSSR_TSSARFE_Msk


	)

13383 
	#ETH_PTPTSCR_TSARU_Pos
 (5U)

	)

13384 
	#ETH_PTPTSCR_TSARU_Msk
 (0x1U << 
ETH_PTPTSCR_TSARU_Pos
è

	)

13385 
	#ETH_PTPTSCR_TSARU
 
ETH_PTPTSCR_TSARU_Msk


	)

13386 
	#ETH_PTPTSCR_TSITE_Pos
 (4U)

	)

13387 
	#ETH_PTPTSCR_TSITE_Msk
 (0x1U << 
ETH_PTPTSCR_TSITE_Pos
è

	)

13388 
	#ETH_PTPTSCR_TSITE
 
ETH_PTPTSCR_TSITE_Msk


	)

13389 
	#ETH_PTPTSCR_TSSTU_Pos
 (3U)

	)

13390 
	#ETH_PTPTSCR_TSSTU_Msk
 (0x1U << 
ETH_PTPTSCR_TSSTU_Pos
è

	)

13391 
	#ETH_PTPTSCR_TSSTU
 
ETH_PTPTSCR_TSSTU_Msk


	)

13392 
	#ETH_PTPTSCR_TSSTI_Pos
 (2U)

	)

13393 
	#ETH_PTPTSCR_TSSTI_Msk
 (0x1U << 
ETH_PTPTSCR_TSSTI_Pos
è

	)

13394 
	#ETH_PTPTSCR_TSSTI
 
ETH_PTPTSCR_TSSTI_Msk


	)

13395 
	#ETH_PTPTSCR_TSFCU_Pos
 (1U)

	)

13396 
	#ETH_PTPTSCR_TSFCU_Msk
 (0x1U << 
ETH_PTPTSCR_TSFCU_Pos
è

	)

13397 
	#ETH_PTPTSCR_TSFCU
 
ETH_PTPTSCR_TSFCU_Msk


	)

13398 
	#ETH_PTPTSCR_TSE_Pos
 (0U)

	)

13399 
	#ETH_PTPTSCR_TSE_Msk
 (0x1U << 
ETH_PTPTSCR_TSE_Pos
è

	)

13400 
	#ETH_PTPTSCR_TSE
 
ETH_PTPTSCR_TSE_Msk


	)

13403 
	#ETH_PTPSSIR_STSSI_Pos
 (0U)

	)

13404 
	#ETH_PTPSSIR_STSSI_Msk
 (0xFFU << 
ETH_PTPSSIR_STSSI_Pos
è

	)

13405 
	#ETH_PTPSSIR_STSSI
 
ETH_PTPSSIR_STSSI_Msk


	)

13408 
	#ETH_PTPTSHR_STS_Pos
 (0U)

	)

13409 
	#ETH_PTPTSHR_STS_Msk
 (0xFFFFFFFFU << 
ETH_PTPTSHR_STS_Pos
è

	)

13410 
	#ETH_PTPTSHR_STS
 
ETH_PTPTSHR_STS_Msk


	)

13413 
	#ETH_PTPTSLR_STPNS_Pos
 (31U)

	)

13414 
	#ETH_PTPTSLR_STPNS_Msk
 (0x1U << 
ETH_PTPTSLR_STPNS_Pos
è

	)

13415 
	#ETH_PTPTSLR_STPNS
 
ETH_PTPTSLR_STPNS_Msk


	)

13416 
	#ETH_PTPTSLR_STSS_Pos
 (0U)

	)

13417 
	#ETH_PTPTSLR_STSS_Msk
 (0x7FFFFFFFU << 
ETH_PTPTSLR_STSS_Pos
è

	)

13418 
	#ETH_PTPTSLR_STSS
 
ETH_PTPTSLR_STSS_Msk


	)

13421 
	#ETH_PTPTSHUR_TSUS_Pos
 (0U)

	)

13422 
	#ETH_PTPTSHUR_TSUS_Msk
 (0xFFFFFFFFU << 
ETH_PTPTSHUR_TSUS_Pos
è

	)

13423 
	#ETH_PTPTSHUR_TSUS
 
ETH_PTPTSHUR_TSUS_Msk


	)

13426 
	#ETH_PTPTSLUR_TSUPNS_Pos
 (31U)

	)

13427 
	#ETH_PTPTSLUR_TSUPNS_Msk
 (0x1U << 
ETH_PTPTSLUR_TSUPNS_Pos
è

	)

13428 
	#ETH_PTPTSLUR_TSUPNS
 
ETH_PTPTSLUR_TSUPNS_Msk


	)

13429 
	#ETH_PTPTSLUR_TSUSS_Pos
 (0U)

	)

13430 
	#ETH_PTPTSLUR_TSUSS_Msk
 (0x7FFFFFFFU << 
ETH_PTPTSLUR_TSUSS_Pos
è

	)

13431 
	#ETH_PTPTSLUR_TSUSS
 
ETH_PTPTSLUR_TSUSS_Msk


	)

13434 
	#ETH_PTPTSAR_TSA_Pos
 (0U)

	)

13435 
	#ETH_PTPTSAR_TSA_Msk
 (0xFFFFFFFFU << 
ETH_PTPTSAR_TSA_Pos
è

	)

13436 
	#ETH_PTPTSAR_TSA
 
ETH_PTPTSAR_TSA_Msk


	)

13439 
	#ETH_PTPTTHR_TTSH_Pos
 (0U)

	)

13440 
	#ETH_PTPTTHR_TTSH_Msk
 (0xFFFFFFFFU << 
ETH_PTPTTHR_TTSH_Pos
è

	)

13441 
	#ETH_PTPTTHR_TTSH
 
ETH_PTPTTHR_TTSH_Msk


	)

13444 
	#ETH_PTPTTLR_TTSL_Pos
 (0U)

	)

13445 
	#ETH_PTPTTLR_TTSL_Msk
 (0xFFFFFFFFU << 
ETH_PTPTTLR_TTSL_Pos
è

	)

13446 
	#ETH_PTPTTLR_TTSL
 
ETH_PTPTTLR_TTSL_Msk


	)

13449 
	#ETH_PTPTSSR_TSTTR_Pos
 (5U)

	)

13450 
	#ETH_PTPTSSR_TSTTR_Msk
 (0x1U << 
ETH_PTPTSSR_TSTTR_Pos
è

	)

13451 
	#ETH_PTPTSSR_TSTTR
 
ETH_PTPTSSR_TSTTR_Msk


	)

13452 
	#ETH_PTPTSSR_TSSO_Pos
 (4U)

	)

13453 
	#ETH_PTPTSSR_TSSO_Msk
 (0x1U << 
ETH_PTPTSSR_TSSO_Pos
è

	)

13454 
	#ETH_PTPTSSR_TSSO
 
ETH_PTPTSSR_TSSO_Msk


	)

13461 
	#ETH_DMABMR_AAB_Pos
 (25U)

	)

13462 
	#ETH_DMABMR_AAB_Msk
 (0x1U << 
ETH_DMABMR_AAB_Pos
è

	)

13463 
	#ETH_DMABMR_AAB
 
ETH_DMABMR_AAB_Msk


	)

13464 
	#ETH_DMABMR_FPM_Pos
 (24U)

	)

13465 
	#ETH_DMABMR_FPM_Msk
 (0x1U << 
ETH_DMABMR_FPM_Pos
è

	)

13466 
	#ETH_DMABMR_FPM
 
ETH_DMABMR_FPM_Msk


	)

13467 
	#ETH_DMABMR_USP_Pos
 (23U)

	)

13468 
	#ETH_DMABMR_USP_Msk
 (0x1U << 
ETH_DMABMR_USP_Pos
è

	)

13469 
	#ETH_DMABMR_USP
 
ETH_DMABMR_USP_Msk


	)

13470 
	#ETH_DMABMR_RDP_Pos
 (17U)

	)

13471 
	#ETH_DMABMR_RDP_Msk
 (0x3FU << 
ETH_DMABMR_RDP_Pos
è

	)

13472 
	#ETH_DMABMR_RDP
 
ETH_DMABMR_RDP_Msk


	)

13473 
	#ETH_DMABMR_RDP_1B—t
 0x00020000U

	)

13474 
	#ETH_DMABMR_RDP_2B—t
 0x00040000U

	)

13475 
	#ETH_DMABMR_RDP_4B—t
 0x00080000U

	)

13476 
	#ETH_DMABMR_RDP_8B—t
 0x00100000U

	)

13477 
	#ETH_DMABMR_RDP_16B—t
 0x00200000U

	)

13478 
	#ETH_DMABMR_RDP_32B—t
 0x00400000U

	)

13479 
	#ETH_DMABMR_RDP_4xPBL_4B—t
 0x01020000U

	)

13480 
	#ETH_DMABMR_RDP_4xPBL_8B—t
 0x01040000U

	)

13481 
	#ETH_DMABMR_RDP_4xPBL_16B—t
 0x01080000U

	)

13482 
	#ETH_DMABMR_RDP_4xPBL_32B—t
 0x01100000U

	)

13483 
	#ETH_DMABMR_RDP_4xPBL_64B—t
 0x01200000U

	)

13484 
	#ETH_DMABMR_RDP_4xPBL_128B—t
 0x01400000U

	)

13485 
	#ETH_DMABMR_FB_Pos
 (16U)

	)

13486 
	#ETH_DMABMR_FB_Msk
 (0x1U << 
ETH_DMABMR_FB_Pos
è

	)

13487 
	#ETH_DMABMR_FB
 
ETH_DMABMR_FB_Msk


	)

13488 
	#ETH_DMABMR_RTPR_Pos
 (14U)

	)

13489 
	#ETH_DMABMR_RTPR_Msk
 (0x3U << 
ETH_DMABMR_RTPR_Pos
è

	)

13490 
	#ETH_DMABMR_RTPR
 
ETH_DMABMR_RTPR_Msk


	)

13491 
	#ETH_DMABMR_RTPR_1_1
 0x00000000U

	)

13492 
	#ETH_DMABMR_RTPR_2_1
 0x00004000U

	)

13493 
	#ETH_DMABMR_RTPR_3_1
 0x00008000U

	)

13494 
	#ETH_DMABMR_RTPR_4_1
 0x0000C000U

	)

13495 
	#ETH_DMABMR_PBL_Pos
 (8U)

	)

13496 
	#ETH_DMABMR_PBL_Msk
 (0x3FU << 
ETH_DMABMR_PBL_Pos
è

	)

13497 
	#ETH_DMABMR_PBL
 
ETH_DMABMR_PBL_Msk


	)

13498 
	#ETH_DMABMR_PBL_1B—t
 0x00000100U

	)

13499 
	#ETH_DMABMR_PBL_2B—t
 0x00000200U

	)

13500 
	#ETH_DMABMR_PBL_4B—t
 0x00000400U

	)

13501 
	#ETH_DMABMR_PBL_8B—t
 0x00000800U

	)

13502 
	#ETH_DMABMR_PBL_16B—t
 0x00001000U

	)

13503 
	#ETH_DMABMR_PBL_32B—t
 0x00002000U

	)

13504 
	#ETH_DMABMR_PBL_4xPBL_4B—t
 0x01000100U

	)

13505 
	#ETH_DMABMR_PBL_4xPBL_8B—t
 0x01000200U

	)

13506 
	#ETH_DMABMR_PBL_4xPBL_16B—t
 0x01000400U

	)

13507 
	#ETH_DMABMR_PBL_4xPBL_32B—t
 0x01000800U

	)

13508 
	#ETH_DMABMR_PBL_4xPBL_64B—t
 0x01001000U

	)

13509 
	#ETH_DMABMR_PBL_4xPBL_128B—t
 0x01002000U

	)

13510 
	#ETH_DMABMR_EDE_Pos
 (7U)

	)

13511 
	#ETH_DMABMR_EDE_Msk
 (0x1U << 
ETH_DMABMR_EDE_Pos
è

	)

13512 
	#ETH_DMABMR_EDE
 
ETH_DMABMR_EDE_Msk


	)

13513 
	#ETH_DMABMR_DSL_Pos
 (2U)

	)

13514 
	#ETH_DMABMR_DSL_Msk
 (0x1FU << 
ETH_DMABMR_DSL_Pos
è

	)

13515 
	#ETH_DMABMR_DSL
 
ETH_DMABMR_DSL_Msk


	)

13516 
	#ETH_DMABMR_DA_Pos
 (1U)

	)

13517 
	#ETH_DMABMR_DA_Msk
 (0x1U << 
ETH_DMABMR_DA_Pos
è

	)

13518 
	#ETH_DMABMR_DA
 
ETH_DMABMR_DA_Msk


	)

13519 
	#ETH_DMABMR_SR_Pos
 (0U)

	)

13520 
	#ETH_DMABMR_SR_Msk
 (0x1U << 
ETH_DMABMR_SR_Pos
è

	)

13521 
	#ETH_DMABMR_SR
 
ETH_DMABMR_SR_Msk


	)

13524 
	#ETH_DMATPDR_TPD_Pos
 (0U)

	)

13525 
	#ETH_DMATPDR_TPD_Msk
 (0xFFFFFFFFU << 
ETH_DMATPDR_TPD_Pos
è

	)

13526 
	#ETH_DMATPDR_TPD
 
ETH_DMATPDR_TPD_Msk


	)

13529 
	#ETH_DMARPDR_RPD_Pos
 (0U)

	)

13530 
	#ETH_DMARPDR_RPD_Msk
 (0xFFFFFFFFU << 
ETH_DMARPDR_RPD_Pos
è

	)

13531 
	#ETH_DMARPDR_RPD
 
ETH_DMARPDR_RPD_Msk


	)

13534 
	#ETH_DMARDLAR_SRL_Pos
 (0U)

	)

13535 
	#ETH_DMARDLAR_SRL_Msk
 (0xFFFFFFFFU << 
ETH_DMARDLAR_SRL_Pos
è

	)

13536 
	#ETH_DMARDLAR_SRL
 
ETH_DMARDLAR_SRL_Msk


	)

13539 
	#ETH_DMATDLAR_STL_Pos
 (0U)

	)

13540 
	#ETH_DMATDLAR_STL_Msk
 (0xFFFFFFFFU << 
ETH_DMATDLAR_STL_Pos
è

	)

13541 
	#ETH_DMATDLAR_STL
 
ETH_DMATDLAR_STL_Msk


	)

13544 
	#ETH_DMASR_TSTS_Pos
 (29U)

	)

13545 
	#ETH_DMASR_TSTS_Msk
 (0x1U << 
ETH_DMASR_TSTS_Pos
è

	)

13546 
	#ETH_DMASR_TSTS
 
ETH_DMASR_TSTS_Msk


	)

13547 
	#ETH_DMASR_PMTS_Pos
 (28U)

	)

13548 
	#ETH_DMASR_PMTS_Msk
 (0x1U << 
ETH_DMASR_PMTS_Pos
è

	)

13549 
	#ETH_DMASR_PMTS
 
ETH_DMASR_PMTS_Msk


	)

13550 
	#ETH_DMASR_MMCS_Pos
 (27U)

	)

13551 
	#ETH_DMASR_MMCS_Msk
 (0x1U << 
ETH_DMASR_MMCS_Pos
è

	)

13552 
	#ETH_DMASR_MMCS
 
ETH_DMASR_MMCS_Msk


	)

13553 
	#ETH_DMASR_EBS_Pos
 (23U)

	)

13554 
	#ETH_DMASR_EBS_Msk
 (0x7U << 
ETH_DMASR_EBS_Pos
è

	)

13555 
	#ETH_DMASR_EBS
 
ETH_DMASR_EBS_Msk


	)

13557 
	#ETH_DMASR_EBS_DescAcûss_Pos
 (25U)

	)

13558 
	#ETH_DMASR_EBS_DescAcûss_Msk
 (0x1U << 
ETH_DMASR_EBS_DescAcûss_Pos
è

	)

13559 
	#ETH_DMASR_EBS_DescAcûss
 
ETH_DMASR_EBS_DescAcûss_Msk


	)

13560 
	#ETH_DMASR_EBS_R—dT¿nsf_Pos
 (24U)

	)

13561 
	#ETH_DMASR_EBS_R—dT¿nsf_Msk
 (0x1U << 
ETH_DMASR_EBS_R—dT¿nsf_Pos
è

	)

13562 
	#ETH_DMASR_EBS_R—dT¿nsf
 
ETH_DMASR_EBS_R—dT¿nsf_Msk


	)

13563 
	#ETH_DMASR_EBS_D©aT¿nsfTx_Pos
 (23U)

	)

13564 
	#ETH_DMASR_EBS_D©aT¿nsfTx_Msk
 (0x1U << 
ETH_DMASR_EBS_D©aT¿nsfTx_Pos
è

	)

13565 
	#ETH_DMASR_EBS_D©aT¿nsfTx
 
ETH_DMASR_EBS_D©aT¿nsfTx_Msk


	)

13566 
	#ETH_DMASR_TPS_Pos
 (20U)

	)

13567 
	#ETH_DMASR_TPS_Msk
 (0x7U << 
ETH_DMASR_TPS_Pos
è

	)

13568 
	#ETH_DMASR_TPS
 
ETH_DMASR_TPS_Msk


	)

13569 
	#ETH_DMASR_TPS_StÝ³d
 0x00000000U

	)

13570 
	#ETH_DMASR_TPS_F‘chšg_Pos
 (20U)

	)

13571 
	#ETH_DMASR_TPS_F‘chšg_Msk
 (0x1U << 
ETH_DMASR_TPS_F‘chšg_Pos
è

	)

13572 
	#ETH_DMASR_TPS_F‘chšg
 
ETH_DMASR_TPS_F‘chšg_Msk


	)

13573 
	#ETH_DMASR_TPS_Wa™šg_Pos
 (21U)

	)

13574 
	#ETH_DMASR_TPS_Wa™šg_Msk
 (0x1U << 
ETH_DMASR_TPS_Wa™šg_Pos
è

	)

13575 
	#ETH_DMASR_TPS_Wa™šg
 
ETH_DMASR_TPS_Wa™šg_Msk


	)

13576 
	#ETH_DMASR_TPS_R—dšg_Pos
 (20U)

	)

13577 
	#ETH_DMASR_TPS_R—dšg_Msk
 (0x3U << 
ETH_DMASR_TPS_R—dšg_Pos
è

	)

13578 
	#ETH_DMASR_TPS_R—dšg
 
ETH_DMASR_TPS_R—dšg_Msk


	)

13579 
	#ETH_DMASR_TPS_Su¥’ded_Pos
 (21U)

	)

13580 
	#ETH_DMASR_TPS_Su¥’ded_Msk
 (0x3U << 
ETH_DMASR_TPS_Su¥’ded_Pos
è

	)

13581 
	#ETH_DMASR_TPS_Su¥’ded
 
ETH_DMASR_TPS_Su¥’ded_Msk


	)

13582 
	#ETH_DMASR_TPS_Closšg_Pos
 (20U)

	)

13583 
	#ETH_DMASR_TPS_Closšg_Msk
 (0x7U << 
ETH_DMASR_TPS_Closšg_Pos
è

	)

13584 
	#ETH_DMASR_TPS_Closšg
 
ETH_DMASR_TPS_Closšg_Msk


	)

13585 
	#ETH_DMASR_RPS_Pos
 (17U)

	)

13586 
	#ETH_DMASR_RPS_Msk
 (0x7U << 
ETH_DMASR_RPS_Pos
è

	)

13587 
	#ETH_DMASR_RPS
 
ETH_DMASR_RPS_Msk


	)

13588 
	#ETH_DMASR_RPS_StÝ³d
 0x00000000U

	)

13589 
	#ETH_DMASR_RPS_F‘chšg_Pos
 (17U)

	)

13590 
	#ETH_DMASR_RPS_F‘chšg_Msk
 (0x1U << 
ETH_DMASR_RPS_F‘chšg_Pos
è

	)

13591 
	#ETH_DMASR_RPS_F‘chšg
 
ETH_DMASR_RPS_F‘chšg_Msk


	)

13592 
	#ETH_DMASR_RPS_Wa™šg_Pos
 (17U)

	)

13593 
	#ETH_DMASR_RPS_Wa™šg_Msk
 (0x3U << 
ETH_DMASR_RPS_Wa™šg_Pos
è

	)

13594 
	#ETH_DMASR_RPS_Wa™šg
 
ETH_DMASR_RPS_Wa™šg_Msk


	)

13595 
	#ETH_DMASR_RPS_Su¥’ded_Pos
 (19U)

	)

13596 
	#ETH_DMASR_RPS_Su¥’ded_Msk
 (0x1U << 
ETH_DMASR_RPS_Su¥’ded_Pos
è

	)

13597 
	#ETH_DMASR_RPS_Su¥’ded
 
ETH_DMASR_RPS_Su¥’ded_Msk


	)

13598 
	#ETH_DMASR_RPS_Closšg_Pos
 (17U)

	)

13599 
	#ETH_DMASR_RPS_Closšg_Msk
 (0x5U << 
ETH_DMASR_RPS_Closšg_Pos
è

	)

13600 
	#ETH_DMASR_RPS_Closšg
 
ETH_DMASR_RPS_Closšg_Msk


	)

13601 
	#ETH_DMASR_RPS_Queušg_Pos
 (17U)

	)

13602 
	#ETH_DMASR_RPS_Queušg_Msk
 (0x7U << 
ETH_DMASR_RPS_Queušg_Pos
è

	)

13603 
	#ETH_DMASR_RPS_Queušg
 
ETH_DMASR_RPS_Queušg_Msk


	)

13604 
	#ETH_DMASR_NIS_Pos
 (16U)

	)

13605 
	#ETH_DMASR_NIS_Msk
 (0x1U << 
ETH_DMASR_NIS_Pos
è

	)

13606 
	#ETH_DMASR_NIS
 
ETH_DMASR_NIS_Msk


	)

13607 
	#ETH_DMASR_AIS_Pos
 (15U)

	)

13608 
	#ETH_DMASR_AIS_Msk
 (0x1U << 
ETH_DMASR_AIS_Pos
è

	)

13609 
	#ETH_DMASR_AIS
 
ETH_DMASR_AIS_Msk


	)

13610 
	#ETH_DMASR_ERS_Pos
 (14U)

	)

13611 
	#ETH_DMASR_ERS_Msk
 (0x1U << 
ETH_DMASR_ERS_Pos
è

	)

13612 
	#ETH_DMASR_ERS
 
ETH_DMASR_ERS_Msk


	)

13613 
	#ETH_DMASR_FBES_Pos
 (13U)

	)

13614 
	#ETH_DMASR_FBES_Msk
 (0x1U << 
ETH_DMASR_FBES_Pos
è

	)

13615 
	#ETH_DMASR_FBES
 
ETH_DMASR_FBES_Msk


	)

13616 
	#ETH_DMASR_ETS_Pos
 (10U)

	)

13617 
	#ETH_DMASR_ETS_Msk
 (0x1U << 
ETH_DMASR_ETS_Pos
è

	)

13618 
	#ETH_DMASR_ETS
 
ETH_DMASR_ETS_Msk


	)

13619 
	#ETH_DMASR_RWTS_Pos
 (9U)

	)

13620 
	#ETH_DMASR_RWTS_Msk
 (0x1U << 
ETH_DMASR_RWTS_Pos
è

	)

13621 
	#ETH_DMASR_RWTS
 
ETH_DMASR_RWTS_Msk


	)

13622 
	#ETH_DMASR_RPSS_Pos
 (8U)

	)

13623 
	#ETH_DMASR_RPSS_Msk
 (0x1U << 
ETH_DMASR_RPSS_Pos
è

	)

13624 
	#ETH_DMASR_RPSS
 
ETH_DMASR_RPSS_Msk


	)

13625 
	#ETH_DMASR_RBUS_Pos
 (7U)

	)

13626 
	#ETH_DMASR_RBUS_Msk
 (0x1U << 
ETH_DMASR_RBUS_Pos
è

	)

13627 
	#ETH_DMASR_RBUS
 
ETH_DMASR_RBUS_Msk


	)

13628 
	#ETH_DMASR_RS_Pos
 (6U)

	)

13629 
	#ETH_DMASR_RS_Msk
 (0x1U << 
ETH_DMASR_RS_Pos
è

	)

13630 
	#ETH_DMASR_RS
 
ETH_DMASR_RS_Msk


	)

13631 
	#ETH_DMASR_TUS_Pos
 (5U)

	)

13632 
	#ETH_DMASR_TUS_Msk
 (0x1U << 
ETH_DMASR_TUS_Pos
è

	)

13633 
	#ETH_DMASR_TUS
 
ETH_DMASR_TUS_Msk


	)

13634 
	#ETH_DMASR_ROS_Pos
 (4U)

	)

13635 
	#ETH_DMASR_ROS_Msk
 (0x1U << 
ETH_DMASR_ROS_Pos
è

	)

13636 
	#ETH_DMASR_ROS
 
ETH_DMASR_ROS_Msk


	)

13637 
	#ETH_DMASR_TJTS_Pos
 (3U)

	)

13638 
	#ETH_DMASR_TJTS_Msk
 (0x1U << 
ETH_DMASR_TJTS_Pos
è

	)

13639 
	#ETH_DMASR_TJTS
 
ETH_DMASR_TJTS_Msk


	)

13640 
	#ETH_DMASR_TBUS_Pos
 (2U)

	)

13641 
	#ETH_DMASR_TBUS_Msk
 (0x1U << 
ETH_DMASR_TBUS_Pos
è

	)

13642 
	#ETH_DMASR_TBUS
 
ETH_DMASR_TBUS_Msk


	)

13643 
	#ETH_DMASR_TPSS_Pos
 (1U)

	)

13644 
	#ETH_DMASR_TPSS_Msk
 (0x1U << 
ETH_DMASR_TPSS_Pos
è

	)

13645 
	#ETH_DMASR_TPSS
 
ETH_DMASR_TPSS_Msk


	)

13646 
	#ETH_DMASR_TS_Pos
 (0U)

	)

13647 
	#ETH_DMASR_TS_Msk
 (0x1U << 
ETH_DMASR_TS_Pos
è

	)

13648 
	#ETH_DMASR_TS
 
ETH_DMASR_TS_Msk


	)

13651 
	#ETH_DMAOMR_DTCEFD_Pos
 (26U)

	)

13652 
	#ETH_DMAOMR_DTCEFD_Msk
 (0x1U << 
ETH_DMAOMR_DTCEFD_Pos
è

	)

13653 
	#ETH_DMAOMR_DTCEFD
 
ETH_DMAOMR_DTCEFD_Msk


	)

13654 
	#ETH_DMAOMR_RSF_Pos
 (25U)

	)

13655 
	#ETH_DMAOMR_RSF_Msk
 (0x1U << 
ETH_DMAOMR_RSF_Pos
è

	)

13656 
	#ETH_DMAOMR_RSF
 
ETH_DMAOMR_RSF_Msk


	)

13657 
	#ETH_DMAOMR_DFRF_Pos
 (24U)

	)

13658 
	#ETH_DMAOMR_DFRF_Msk
 (0x1U << 
ETH_DMAOMR_DFRF_Pos
è

	)

13659 
	#ETH_DMAOMR_DFRF
 
ETH_DMAOMR_DFRF_Msk


	)

13660 
	#ETH_DMAOMR_TSF_Pos
 (21U)

	)

13661 
	#ETH_DMAOMR_TSF_Msk
 (0x1U << 
ETH_DMAOMR_TSF_Pos
è

	)

13662 
	#ETH_DMAOMR_TSF
 
ETH_DMAOMR_TSF_Msk


	)

13663 
	#ETH_DMAOMR_FTF_Pos
 (20U)

	)

13664 
	#ETH_DMAOMR_FTF_Msk
 (0x1U << 
ETH_DMAOMR_FTF_Pos
è

	)

13665 
	#ETH_DMAOMR_FTF
 
ETH_DMAOMR_FTF_Msk


	)

13666 
	#ETH_DMAOMR_TTC_Pos
 (14U)

	)

13667 
	#ETH_DMAOMR_TTC_Msk
 (0x7U << 
ETH_DMAOMR_TTC_Pos
è

	)

13668 
	#ETH_DMAOMR_TTC
 
ETH_DMAOMR_TTC_Msk


	)

13669 
	#ETH_DMAOMR_TTC_64By‹s
 0x00000000U

	)

13670 
	#ETH_DMAOMR_TTC_128By‹s
 0x00004000U

	)

13671 
	#ETH_DMAOMR_TTC_192By‹s
 0x00008000U

	)

13672 
	#ETH_DMAOMR_TTC_256By‹s
 0x0000C000U

	)

13673 
	#ETH_DMAOMR_TTC_40By‹s
 0x00010000U

	)

13674 
	#ETH_DMAOMR_TTC_32By‹s
 0x00014000U

	)

13675 
	#ETH_DMAOMR_TTC_24By‹s
 0x00018000U

	)

13676 
	#ETH_DMAOMR_TTC_16By‹s
 0x0001C000U

	)

13677 
	#ETH_DMAOMR_ST_Pos
 (13U)

	)

13678 
	#ETH_DMAOMR_ST_Msk
 (0x1U << 
ETH_DMAOMR_ST_Pos
è

	)

13679 
	#ETH_DMAOMR_ST
 
ETH_DMAOMR_ST_Msk


	)

13680 
	#ETH_DMAOMR_FEF_Pos
 (7U)

	)

13681 
	#ETH_DMAOMR_FEF_Msk
 (0x1U << 
ETH_DMAOMR_FEF_Pos
è

	)

13682 
	#ETH_DMAOMR_FEF
 
ETH_DMAOMR_FEF_Msk


	)

13683 
	#ETH_DMAOMR_FUGF_Pos
 (6U)

	)

13684 
	#ETH_DMAOMR_FUGF_Msk
 (0x1U << 
ETH_DMAOMR_FUGF_Pos
è

	)

13685 
	#ETH_DMAOMR_FUGF
 
ETH_DMAOMR_FUGF_Msk


	)

13686 
	#ETH_DMAOMR_RTC_Pos
 (3U)

	)

13687 
	#ETH_DMAOMR_RTC_Msk
 (0x3U << 
ETH_DMAOMR_RTC_Pos
è

	)

13688 
	#ETH_DMAOMR_RTC
 
ETH_DMAOMR_RTC_Msk


	)

13689 
	#ETH_DMAOMR_RTC_64By‹s
 0x00000000U

	)

13690 
	#ETH_DMAOMR_RTC_32By‹s
 0x00000008U

	)

13691 
	#ETH_DMAOMR_RTC_96By‹s
 0x00000010U

	)

13692 
	#ETH_DMAOMR_RTC_128By‹s
 0x00000018U

	)

13693 
	#ETH_DMAOMR_OSF_Pos
 (2U)

	)

13694 
	#ETH_DMAOMR_OSF_Msk
 (0x1U << 
ETH_DMAOMR_OSF_Pos
è

	)

13695 
	#ETH_DMAOMR_OSF
 
ETH_DMAOMR_OSF_Msk


	)

13696 
	#ETH_DMAOMR_SR_Pos
 (1U)

	)

13697 
	#ETH_DMAOMR_SR_Msk
 (0x1U << 
ETH_DMAOMR_SR_Pos
è

	)

13698 
	#ETH_DMAOMR_SR
 
ETH_DMAOMR_SR_Msk


	)

13701 
	#ETH_DMAIER_NISE_Pos
 (16U)

	)

13702 
	#ETH_DMAIER_NISE_Msk
 (0x1U << 
ETH_DMAIER_NISE_Pos
è

	)

13703 
	#ETH_DMAIER_NISE
 
ETH_DMAIER_NISE_Msk


	)

13704 
	#ETH_DMAIER_AISE_Pos
 (15U)

	)

13705 
	#ETH_DMAIER_AISE_Msk
 (0x1U << 
ETH_DMAIER_AISE_Pos
è

	)

13706 
	#ETH_DMAIER_AISE
 
ETH_DMAIER_AISE_Msk


	)

13707 
	#ETH_DMAIER_ERIE_Pos
 (14U)

	)

13708 
	#ETH_DMAIER_ERIE_Msk
 (0x1U << 
ETH_DMAIER_ERIE_Pos
è

	)

13709 
	#ETH_DMAIER_ERIE
 
ETH_DMAIER_ERIE_Msk


	)

13710 
	#ETH_DMAIER_FBEIE_Pos
 (13U)

	)

13711 
	#ETH_DMAIER_FBEIE_Msk
 (0x1U << 
ETH_DMAIER_FBEIE_Pos
è

	)

13712 
	#ETH_DMAIER_FBEIE
 
ETH_DMAIER_FBEIE_Msk


	)

13713 
	#ETH_DMAIER_ETIE_Pos
 (10U)

	)

13714 
	#ETH_DMAIER_ETIE_Msk
 (0x1U << 
ETH_DMAIER_ETIE_Pos
è

	)

13715 
	#ETH_DMAIER_ETIE
 
ETH_DMAIER_ETIE_Msk


	)

13716 
	#ETH_DMAIER_RWTIE_Pos
 (9U)

	)

13717 
	#ETH_DMAIER_RWTIE_Msk
 (0x1U << 
ETH_DMAIER_RWTIE_Pos
è

	)

13718 
	#ETH_DMAIER_RWTIE
 
ETH_DMAIER_RWTIE_Msk


	)

13719 
	#ETH_DMAIER_RPSIE_Pos
 (8U)

	)

13720 
	#ETH_DMAIER_RPSIE_Msk
 (0x1U << 
ETH_DMAIER_RPSIE_Pos
è

	)

13721 
	#ETH_DMAIER_RPSIE
 
ETH_DMAIER_RPSIE_Msk


	)

13722 
	#ETH_DMAIER_RBUIE_Pos
 (7U)

	)

13723 
	#ETH_DMAIER_RBUIE_Msk
 (0x1U << 
ETH_DMAIER_RBUIE_Pos
è

	)

13724 
	#ETH_DMAIER_RBUIE
 
ETH_DMAIER_RBUIE_Msk


	)

13725 
	#ETH_DMAIER_RIE_Pos
 (6U)

	)

13726 
	#ETH_DMAIER_RIE_Msk
 (0x1U << 
ETH_DMAIER_RIE_Pos
è

	)

13727 
	#ETH_DMAIER_RIE
 
ETH_DMAIER_RIE_Msk


	)

13728 
	#ETH_DMAIER_TUIE_Pos
 (5U)

	)

13729 
	#ETH_DMAIER_TUIE_Msk
 (0x1U << 
ETH_DMAIER_TUIE_Pos
è

	)

13730 
	#ETH_DMAIER_TUIE
 
ETH_DMAIER_TUIE_Msk


	)

13731 
	#ETH_DMAIER_ROIE_Pos
 (4U)

	)

13732 
	#ETH_DMAIER_ROIE_Msk
 (0x1U << 
ETH_DMAIER_ROIE_Pos
è

	)

13733 
	#ETH_DMAIER_ROIE
 
ETH_DMAIER_ROIE_Msk


	)

13734 
	#ETH_DMAIER_TJTIE_Pos
 (3U)

	)

13735 
	#ETH_DMAIER_TJTIE_Msk
 (0x1U << 
ETH_DMAIER_TJTIE_Pos
è

	)

13736 
	#ETH_DMAIER_TJTIE
 
ETH_DMAIER_TJTIE_Msk


	)

13737 
	#ETH_DMAIER_TBUIE_Pos
 (2U)

	)

13738 
	#ETH_DMAIER_TBUIE_Msk
 (0x1U << 
ETH_DMAIER_TBUIE_Pos
è

	)

13739 
	#ETH_DMAIER_TBUIE
 
ETH_DMAIER_TBUIE_Msk


	)

13740 
	#ETH_DMAIER_TPSIE_Pos
 (1U)

	)

13741 
	#ETH_DMAIER_TPSIE_Msk
 (0x1U << 
ETH_DMAIER_TPSIE_Pos
è

	)

13742 
	#ETH_DMAIER_TPSIE
 
ETH_DMAIER_TPSIE_Msk


	)

13743 
	#ETH_DMAIER_TIE_Pos
 (0U)

	)

13744 
	#ETH_DMAIER_TIE_Msk
 (0x1U << 
ETH_DMAIER_TIE_Pos
è

	)

13745 
	#ETH_DMAIER_TIE
 
ETH_DMAIER_TIE_Msk


	)

13748 
	#ETH_DMAMFBOCR_OFOC_Pos
 (28U)

	)

13749 
	#ETH_DMAMFBOCR_OFOC_Msk
 (0x1U << 
ETH_DMAMFBOCR_OFOC_Pos
è

	)

13750 
	#ETH_DMAMFBOCR_OFOC
 
ETH_DMAMFBOCR_OFOC_Msk


	)

13751 
	#ETH_DMAMFBOCR_MFA_Pos
 (17U)

	)

13752 
	#ETH_DMAMFBOCR_MFA_Msk
 (0x7FFU << 
ETH_DMAMFBOCR_MFA_Pos
è

	)

13753 
	#ETH_DMAMFBOCR_MFA
 
ETH_DMAMFBOCR_MFA_Msk


	)

13754 
	#ETH_DMAMFBOCR_OMFC_Pos
 (16U)

	)

13755 
	#ETH_DMAMFBOCR_OMFC_Msk
 (0x1U << 
ETH_DMAMFBOCR_OMFC_Pos
è

	)

13756 
	#ETH_DMAMFBOCR_OMFC
 
ETH_DMAMFBOCR_OMFC_Msk


	)

13757 
	#ETH_DMAMFBOCR_MFC_Pos
 (0U)

	)

13758 
	#ETH_DMAMFBOCR_MFC_Msk
 (0xFFFFU << 
ETH_DMAMFBOCR_MFC_Pos
è

	)

13759 
	#ETH_DMAMFBOCR_MFC
 
ETH_DMAMFBOCR_MFC_Msk


	)

13762 
	#ETH_DMACHTDR_HTDAP_Pos
 (0U)

	)

13763 
	#ETH_DMACHTDR_HTDAP_Msk
 (0xFFFFFFFFU << 
ETH_DMACHTDR_HTDAP_Pos
è

	)

13764 
	#ETH_DMACHTDR_HTDAP
 
ETH_DMACHTDR_HTDAP_Msk


	)

13767 
	#ETH_DMACHRDR_HRDAP_Pos
 (0U)

	)

13768 
	#ETH_DMACHRDR_HRDAP_Msk
 (0xFFFFFFFFU << 
ETH_DMACHRDR_HRDAP_Pos
è

	)

13769 
	#ETH_DMACHRDR_HRDAP
 
ETH_DMACHRDR_HRDAP_Msk


	)

13772 
	#ETH_DMACHTBAR_HTBAP_Pos
 (0U)

	)

13773 
	#ETH_DMACHTBAR_HTBAP_Msk
 (0xFFFFFFFFU << 
ETH_DMACHTBAR_HTBAP_Pos
è

	)

13774 
	#ETH_DMACHTBAR_HTBAP
 
ETH_DMACHTBAR_HTBAP_Msk


	)

13777 
	#ETH_DMACHRBAR_HRBAP_Pos
 (0U)

	)

13778 
	#ETH_DMACHRBAR_HRBAP_Msk
 (0xFFFFFFFFU << 
ETH_DMACHRBAR_HRBAP_Pos
è

	)

13779 
	#ETH_DMACHRBAR_HRBAP
 
ETH_DMACHRBAR_HRBAP_Msk


	)

13787 
	#USB_OTG_GOTGCTL_SRQSCS_Pos
 (0U)

	)

13788 
	#USB_OTG_GOTGCTL_SRQSCS_Msk
 (0x1U << 
USB_OTG_GOTGCTL_SRQSCS_Pos
è

	)

13789 
	#USB_OTG_GOTGCTL_SRQSCS
 
USB_OTG_GOTGCTL_SRQSCS_Msk


	)

13790 
	#USB_OTG_GOTGCTL_SRQ_Pos
 (1U)

	)

13791 
	#USB_OTG_GOTGCTL_SRQ_Msk
 (0x1U << 
USB_OTG_GOTGCTL_SRQ_Pos
è

	)

13792 
	#USB_OTG_GOTGCTL_SRQ
 
USB_OTG_GOTGCTL_SRQ_Msk


	)

13793 
	#USB_OTG_GOTGCTL_HNGSCS_Pos
 (8U)

	)

13794 
	#USB_OTG_GOTGCTL_HNGSCS_Msk
 (0x1U << 
USB_OTG_GOTGCTL_HNGSCS_Pos
è

	)

13795 
	#USB_OTG_GOTGCTL_HNGSCS
 
USB_OTG_GOTGCTL_HNGSCS_Msk


	)

13796 
	#USB_OTG_GOTGCTL_HNPRQ_Pos
 (9U)

	)

13797 
	#USB_OTG_GOTGCTL_HNPRQ_Msk
 (0x1U << 
USB_OTG_GOTGCTL_HNPRQ_Pos
è

	)

13798 
	#USB_OTG_GOTGCTL_HNPRQ
 
USB_OTG_GOTGCTL_HNPRQ_Msk


	)

13799 
	#USB_OTG_GOTGCTL_HSHNPEN_Pos
 (10U)

	)

13800 
	#USB_OTG_GOTGCTL_HSHNPEN_Msk
 (0x1U << 
USB_OTG_GOTGCTL_HSHNPEN_Pos
è

	)

13801 
	#USB_OTG_GOTGCTL_HSHNPEN
 
USB_OTG_GOTGCTL_HSHNPEN_Msk


	)

13802 
	#USB_OTG_GOTGCTL_DHNPEN_Pos
 (11U)

	)

13803 
	#USB_OTG_GOTGCTL_DHNPEN_Msk
 (0x1U << 
USB_OTG_GOTGCTL_DHNPEN_Pos
è

	)

13804 
	#USB_OTG_GOTGCTL_DHNPEN
 
USB_OTG_GOTGCTL_DHNPEN_Msk


	)

13805 
	#USB_OTG_GOTGCTL_CIDSTS_Pos
 (16U)

	)

13806 
	#USB_OTG_GOTGCTL_CIDSTS_Msk
 (0x1U << 
USB_OTG_GOTGCTL_CIDSTS_Pos
è

	)

13807 
	#USB_OTG_GOTGCTL_CIDSTS
 
USB_OTG_GOTGCTL_CIDSTS_Msk


	)

13808 
	#USB_OTG_GOTGCTL_DBCT_Pos
 (17U)

	)

13809 
	#USB_OTG_GOTGCTL_DBCT_Msk
 (0x1U << 
USB_OTG_GOTGCTL_DBCT_Pos
è

	)

13810 
	#USB_OTG_GOTGCTL_DBCT
 
USB_OTG_GOTGCTL_DBCT_Msk


	)

13811 
	#USB_OTG_GOTGCTL_ASVLD_Pos
 (18U)

	)

13812 
	#USB_OTG_GOTGCTL_ASVLD_Msk
 (0x1U << 
USB_OTG_GOTGCTL_ASVLD_Pos
è

	)

13813 
	#USB_OTG_GOTGCTL_ASVLD
 
USB_OTG_GOTGCTL_ASVLD_Msk


	)

13814 
	#USB_OTG_GOTGCTL_BSVLD_Pos
 (19U)

	)

13815 
	#USB_OTG_GOTGCTL_BSVLD_Msk
 (0x1U << 
USB_OTG_GOTGCTL_BSVLD_Pos
è

	)

13816 
	#USB_OTG_GOTGCTL_BSVLD
 
USB_OTG_GOTGCTL_BSVLD_Msk


	)

13820 
	#USB_OTG_HCFG_FSLSPCS_Pos
 (0U)

	)

13821 
	#USB_OTG_HCFG_FSLSPCS_Msk
 (0x3U << 
USB_OTG_HCFG_FSLSPCS_Pos
è

	)

13822 
	#USB_OTG_HCFG_FSLSPCS
 
USB_OTG_HCFG_FSLSPCS_Msk


	)

13823 
	#USB_OTG_HCFG_FSLSPCS_0
 (0x1U << 
USB_OTG_HCFG_FSLSPCS_Pos
è

	)

13824 
	#USB_OTG_HCFG_FSLSPCS_1
 (0x2U << 
USB_OTG_HCFG_FSLSPCS_Pos
è

	)

13825 
	#USB_OTG_HCFG_FSLSS_Pos
 (2U)

	)

13826 
	#USB_OTG_HCFG_FSLSS_Msk
 (0x1U << 
USB_OTG_HCFG_FSLSS_Pos
è

	)

13827 
	#USB_OTG_HCFG_FSLSS
 
USB_OTG_HCFG_FSLSS_Msk


	)

13831 
	#USB_OTG_DCFG_DSPD_Pos
 (0U)

	)

13832 
	#USB_OTG_DCFG_DSPD_Msk
 (0x3U << 
USB_OTG_DCFG_DSPD_Pos
è

	)

13833 
	#USB_OTG_DCFG_DSPD
 
USB_OTG_DCFG_DSPD_Msk


	)

13834 
	#USB_OTG_DCFG_DSPD_0
 (0x1U << 
USB_OTG_DCFG_DSPD_Pos
è

	)

13835 
	#USB_OTG_DCFG_DSPD_1
 (0x2U << 
USB_OTG_DCFG_DSPD_Pos
è

	)

13836 
	#USB_OTG_DCFG_NZLSOHSK_Pos
 (2U)

	)

13837 
	#USB_OTG_DCFG_NZLSOHSK_Msk
 (0x1U << 
USB_OTG_DCFG_NZLSOHSK_Pos
è

	)

13838 
	#USB_OTG_DCFG_NZLSOHSK
 
USB_OTG_DCFG_NZLSOHSK_Msk


	)

13840 
	#USB_OTG_DCFG_DAD_Pos
 (4U)

	)

13841 
	#USB_OTG_DCFG_DAD_Msk
 (0x7FU << 
USB_OTG_DCFG_DAD_Pos
è

	)

13842 
	#USB_OTG_DCFG_DAD
 
USB_OTG_DCFG_DAD_Msk


	)

13843 
	#USB_OTG_DCFG_DAD_0
 (0x01U << 
USB_OTG_DCFG_DAD_Pos
è

	)

13844 
	#USB_OTG_DCFG_DAD_1
 (0x02U << 
USB_OTG_DCFG_DAD_Pos
è

	)

13845 
	#USB_OTG_DCFG_DAD_2
 (0x04U << 
USB_OTG_DCFG_DAD_Pos
è

	)

13846 
	#USB_OTG_DCFG_DAD_3
 (0x08U << 
USB_OTG_DCFG_DAD_Pos
è

	)

13847 
	#USB_OTG_DCFG_DAD_4
 (0x10U << 
USB_OTG_DCFG_DAD_Pos
è

	)

13848 
	#USB_OTG_DCFG_DAD_5
 (0x20U << 
USB_OTG_DCFG_DAD_Pos
è

	)

13849 
	#USB_OTG_DCFG_DAD_6
 (0x40U << 
USB_OTG_DCFG_DAD_Pos
è

	)

13851 
	#USB_OTG_DCFG_PFIVL_Pos
 (11U)

	)

13852 
	#USB_OTG_DCFG_PFIVL_Msk
 (0x3U << 
USB_OTG_DCFG_PFIVL_Pos
è

	)

13853 
	#USB_OTG_DCFG_PFIVL
 
USB_OTG_DCFG_PFIVL_Msk


	)

13854 
	#USB_OTG_DCFG_PFIVL_0
 (0x1U << 
USB_OTG_DCFG_PFIVL_Pos
è

	)

13855 
	#USB_OTG_DCFG_PFIVL_1
 (0x2U << 
USB_OTG_DCFG_PFIVL_Pos
è

	)

13857 
	#USB_OTG_DCFG_PERSCHIVL_Pos
 (24U)

	)

13858 
	#USB_OTG_DCFG_PERSCHIVL_Msk
 (0x3U << 
USB_OTG_DCFG_PERSCHIVL_Pos
è

	)

13859 
	#USB_OTG_DCFG_PERSCHIVL
 
USB_OTG_DCFG_PERSCHIVL_Msk


	)

13860 
	#USB_OTG_DCFG_PERSCHIVL_0
 (0x1U << 
USB_OTG_DCFG_PERSCHIVL_Pos
è

	)

13861 
	#USB_OTG_DCFG_PERSCHIVL_1
 (0x2U << 
USB_OTG_DCFG_PERSCHIVL_Pos
è

	)

13864 
	#USB_OTG_PCGCR_STPPCLK_Pos
 (0U)

	)

13865 
	#USB_OTG_PCGCR_STPPCLK_Msk
 (0x1U << 
USB_OTG_PCGCR_STPPCLK_Pos
è

	)

13866 
	#USB_OTG_PCGCR_STPPCLK
 
USB_OTG_PCGCR_STPPCLK_Msk


	)

13867 
	#USB_OTG_PCGCR_GATEHCLK_Pos
 (1U)

	)

13868 
	#USB_OTG_PCGCR_GATEHCLK_Msk
 (0x1U << 
USB_OTG_PCGCR_GATEHCLK_Pos
è

	)

13869 
	#USB_OTG_PCGCR_GATEHCLK
 
USB_OTG_PCGCR_GATEHCLK_Msk


	)

13870 
	#USB_OTG_PCGCR_PHYSUSP_Pos
 (4U)

	)

13871 
	#USB_OTG_PCGCR_PHYSUSP_Msk
 (0x1U << 
USB_OTG_PCGCR_PHYSUSP_Pos
è

	)

13872 
	#USB_OTG_PCGCR_PHYSUSP
 
USB_OTG_PCGCR_PHYSUSP_Msk


	)

13875 
	#USB_OTG_GOTGINT_SEDET_Pos
 (2U)

	)

13876 
	#USB_OTG_GOTGINT_SEDET_Msk
 (0x1U << 
USB_OTG_GOTGINT_SEDET_Pos
è

	)

13877 
	#USB_OTG_GOTGINT_SEDET
 
USB_OTG_GOTGINT_SEDET_Msk


	)

13878 
	#USB_OTG_GOTGINT_SRSSCHG_Pos
 (8U)

	)

13879 
	#USB_OTG_GOTGINT_SRSSCHG_Msk
 (0x1U << 
USB_OTG_GOTGINT_SRSSCHG_Pos
è

	)

13880 
	#USB_OTG_GOTGINT_SRSSCHG
 
USB_OTG_GOTGINT_SRSSCHG_Msk


	)

13881 
	#USB_OTG_GOTGINT_HNSSCHG_Pos
 (9U)

	)

13882 
	#USB_OTG_GOTGINT_HNSSCHG_Msk
 (0x1U << 
USB_OTG_GOTGINT_HNSSCHG_Pos
è

	)

13883 
	#USB_OTG_GOTGINT_HNSSCHG
 
USB_OTG_GOTGINT_HNSSCHG_Msk


	)

13884 
	#USB_OTG_GOTGINT_HNGDET_Pos
 (17U)

	)

13885 
	#USB_OTG_GOTGINT_HNGDET_Msk
 (0x1U << 
USB_OTG_GOTGINT_HNGDET_Pos
è

	)

13886 
	#USB_OTG_GOTGINT_HNGDET
 
USB_OTG_GOTGINT_HNGDET_Msk


	)

13887 
	#USB_OTG_GOTGINT_ADTOCHG_Pos
 (18U)

	)

13888 
	#USB_OTG_GOTGINT_ADTOCHG_Msk
 (0x1U << 
USB_OTG_GOTGINT_ADTOCHG_Pos
è

	)

13889 
	#USB_OTG_GOTGINT_ADTOCHG
 
USB_OTG_GOTGINT_ADTOCHG_Msk


	)

13890 
	#USB_OTG_GOTGINT_DBCDNE_Pos
 (19U)

	)

13891 
	#USB_OTG_GOTGINT_DBCDNE_Msk
 (0x1U << 
USB_OTG_GOTGINT_DBCDNE_Pos
è

	)

13892 
	#USB_OTG_GOTGINT_DBCDNE
 
USB_OTG_GOTGINT_DBCDNE_Msk


	)

13895 
	#USB_OTG_DCTL_RWUSIG_Pos
 (0U)

	)

13896 
	#USB_OTG_DCTL_RWUSIG_Msk
 (0x1U << 
USB_OTG_DCTL_RWUSIG_Pos
è

	)

13897 
	#USB_OTG_DCTL_RWUSIG
 
USB_OTG_DCTL_RWUSIG_Msk


	)

13898 
	#USB_OTG_DCTL_SDIS_Pos
 (1U)

	)

13899 
	#USB_OTG_DCTL_SDIS_Msk
 (0x1U << 
USB_OTG_DCTL_SDIS_Pos
è

	)

13900 
	#USB_OTG_DCTL_SDIS
 
USB_OTG_DCTL_SDIS_Msk


	)

13901 
	#USB_OTG_DCTL_GINSTS_Pos
 (2U)

	)

13902 
	#USB_OTG_DCTL_GINSTS_Msk
 (0x1U << 
USB_OTG_DCTL_GINSTS_Pos
è

	)

13903 
	#USB_OTG_DCTL_GINSTS
 
USB_OTG_DCTL_GINSTS_Msk


	)

13904 
	#USB_OTG_DCTL_GONSTS_Pos
 (3U)

	)

13905 
	#USB_OTG_DCTL_GONSTS_Msk
 (0x1U << 
USB_OTG_DCTL_GONSTS_Pos
è

	)

13906 
	#USB_OTG_DCTL_GONSTS
 
USB_OTG_DCTL_GONSTS_Msk


	)

13908 
	#USB_OTG_DCTL_TCTL_Pos
 (4U)

	)

13909 
	#USB_OTG_DCTL_TCTL_Msk
 (0x7U << 
USB_OTG_DCTL_TCTL_Pos
è

	)

13910 
	#USB_OTG_DCTL_TCTL
 
USB_OTG_DCTL_TCTL_Msk


	)

13911 
	#USB_OTG_DCTL_TCTL_0
 (0x1U << 
USB_OTG_DCTL_TCTL_Pos
è

	)

13912 
	#USB_OTG_DCTL_TCTL_1
 (0x2U << 
USB_OTG_DCTL_TCTL_Pos
è

	)

13913 
	#USB_OTG_DCTL_TCTL_2
 (0x4U << 
USB_OTG_DCTL_TCTL_Pos
è

	)

13914 
	#USB_OTG_DCTL_SGINAK_Pos
 (7U)

	)

13915 
	#USB_OTG_DCTL_SGINAK_Msk
 (0x1U << 
USB_OTG_DCTL_SGINAK_Pos
è

	)

13916 
	#USB_OTG_DCTL_SGINAK
 
USB_OTG_DCTL_SGINAK_Msk


	)

13917 
	#USB_OTG_DCTL_CGINAK_Pos
 (8U)

	)

13918 
	#USB_OTG_DCTL_CGINAK_Msk
 (0x1U << 
USB_OTG_DCTL_CGINAK_Pos
è

	)

13919 
	#USB_OTG_DCTL_CGINAK
 
USB_OTG_DCTL_CGINAK_Msk


	)

13920 
	#USB_OTG_DCTL_SGONAK_Pos
 (9U)

	)

13921 
	#USB_OTG_DCTL_SGONAK_Msk
 (0x1U << 
USB_OTG_DCTL_SGONAK_Pos
è

	)

13922 
	#USB_OTG_DCTL_SGONAK
 
USB_OTG_DCTL_SGONAK_Msk


	)

13923 
	#USB_OTG_DCTL_CGONAK_Pos
 (10U)

	)

13924 
	#USB_OTG_DCTL_CGONAK_Msk
 (0x1U << 
USB_OTG_DCTL_CGONAK_Pos
è

	)

13925 
	#USB_OTG_DCTL_CGONAK
 
USB_OTG_DCTL_CGONAK_Msk


	)

13926 
	#USB_OTG_DCTL_POPRGDNE_Pos
 (11U)

	)

13927 
	#USB_OTG_DCTL_POPRGDNE_Msk
 (0x1U << 
USB_OTG_DCTL_POPRGDNE_Pos
è

	)

13928 
	#USB_OTG_DCTL_POPRGDNE
 
USB_OTG_DCTL_POPRGDNE_Msk


	)

13931 
	#USB_OTG_HFIR_FRIVL_Pos
 (0U)

	)

13932 
	#USB_OTG_HFIR_FRIVL_Msk
 (0xFFFFU << 
USB_OTG_HFIR_FRIVL_Pos
è

	)

13933 
	#USB_OTG_HFIR_FRIVL
 
USB_OTG_HFIR_FRIVL_Msk


	)

13936 
	#USB_OTG_HFNUM_FRNUM_Pos
 (0U)

	)

13937 
	#USB_OTG_HFNUM_FRNUM_Msk
 (0xFFFFU << 
USB_OTG_HFNUM_FRNUM_Pos
è

	)

13938 
	#USB_OTG_HFNUM_FRNUM
 
USB_OTG_HFNUM_FRNUM_Msk


	)

13939 
	#USB_OTG_HFNUM_FTREM_Pos
 (16U)

	)

13940 
	#USB_OTG_HFNUM_FTREM_Msk
 (0xFFFFU << 
USB_OTG_HFNUM_FTREM_Pos
è

	)

13941 
	#USB_OTG_HFNUM_FTREM
 
USB_OTG_HFNUM_FTREM_Msk


	)

13944 
	#USB_OTG_DSTS_SUSPSTS_Pos
 (0U)

	)

13945 
	#USB_OTG_DSTS_SUSPSTS_Msk
 (0x1U << 
USB_OTG_DSTS_SUSPSTS_Pos
è

	)

13946 
	#USB_OTG_DSTS_SUSPSTS
 
USB_OTG_DSTS_SUSPSTS_Msk


	)

13948 
	#USB_OTG_DSTS_ENUMSPD_Pos
 (1U)

	)

13949 
	#USB_OTG_DSTS_ENUMSPD_Msk
 (0x3U << 
USB_OTG_DSTS_ENUMSPD_Pos
è

	)

13950 
	#USB_OTG_DSTS_ENUMSPD
 
USB_OTG_DSTS_ENUMSPD_Msk


	)

13951 
	#USB_OTG_DSTS_ENUMSPD_0
 (0x1U << 
USB_OTG_DSTS_ENUMSPD_Pos
è

	)

13952 
	#USB_OTG_DSTS_ENUMSPD_1
 (0x2U << 
USB_OTG_DSTS_ENUMSPD_Pos
è

	)

13953 
	#USB_OTG_DSTS_EERR_Pos
 (3U)

	)

13954 
	#USB_OTG_DSTS_EERR_Msk
 (0x1U << 
USB_OTG_DSTS_EERR_Pos
è

	)

13955 
	#USB_OTG_DSTS_EERR
 
USB_OTG_DSTS_EERR_Msk


	)

13956 
	#USB_OTG_DSTS_FNSOF_Pos
 (8U)

	)

13957 
	#USB_OTG_DSTS_FNSOF_Msk
 (0x3FFFU << 
USB_OTG_DSTS_FNSOF_Pos
è

	)

13958 
	#USB_OTG_DSTS_FNSOF
 
USB_OTG_DSTS_FNSOF_Msk


	)

13961 
	#USB_OTG_GAHBCFG_GINT_Pos
 (0U)

	)

13962 
	#USB_OTG_GAHBCFG_GINT_Msk
 (0x1U << 
USB_OTG_GAHBCFG_GINT_Pos
è

	)

13963 
	#USB_OTG_GAHBCFG_GINT
 
USB_OTG_GAHBCFG_GINT_Msk


	)

13964 
	#USB_OTG_GAHBCFG_HBSTLEN_Pos
 (1U)

	)

13965 
	#USB_OTG_GAHBCFG_HBSTLEN_Msk
 (0xFU << 
USB_OTG_GAHBCFG_HBSTLEN_Pos
è

	)

13966 
	#USB_OTG_GAHBCFG_HBSTLEN
 
USB_OTG_GAHBCFG_HBSTLEN_Msk


	)

13967 
	#USB_OTG_GAHBCFG_HBSTLEN_0
 (0x0U << 
USB_OTG_GAHBCFG_HBSTLEN_Pos
è

	)

13968 
	#USB_OTG_GAHBCFG_HBSTLEN_1
 (0x1U << 
USB_OTG_GAHBCFG_HBSTLEN_Pos
è

	)

13969 
	#USB_OTG_GAHBCFG_HBSTLEN_2
 (0x3U << 
USB_OTG_GAHBCFG_HBSTLEN_Pos
è

	)

13970 
	#USB_OTG_GAHBCFG_HBSTLEN_3
 (0x5U << 
USB_OTG_GAHBCFG_HBSTLEN_Pos
è

	)

13971 
	#USB_OTG_GAHBCFG_HBSTLEN_4
 (0x7U << 
USB_OTG_GAHBCFG_HBSTLEN_Pos
è

	)

13972 
	#USB_OTG_GAHBCFG_DMAEN_Pos
 (5U)

	)

13973 
	#USB_OTG_GAHBCFG_DMAEN_Msk
 (0x1U << 
USB_OTG_GAHBCFG_DMAEN_Pos
è

	)

13974 
	#USB_OTG_GAHBCFG_DMAEN
 
USB_OTG_GAHBCFG_DMAEN_Msk


	)

13975 
	#USB_OTG_GAHBCFG_TXFELVL_Pos
 (7U)

	)

13976 
	#USB_OTG_GAHBCFG_TXFELVL_Msk
 (0x1U << 
USB_OTG_GAHBCFG_TXFELVL_Pos
è

	)

13977 
	#USB_OTG_GAHBCFG_TXFELVL
 
USB_OTG_GAHBCFG_TXFELVL_Msk


	)

13978 
	#USB_OTG_GAHBCFG_PTXFELVL_Pos
 (8U)

	)

13979 
	#USB_OTG_GAHBCFG_PTXFELVL_Msk
 (0x1U << 
USB_OTG_GAHBCFG_PTXFELVL_Pos
è

	)

13980 
	#USB_OTG_GAHBCFG_PTXFELVL
 
USB_OTG_GAHBCFG_PTXFELVL_Msk


	)

13984 
	#USB_OTG_GUSBCFG_TOCAL_Pos
 (0U)

	)

13985 
	#USB_OTG_GUSBCFG_TOCAL_Msk
 (0x7U << 
USB_OTG_GUSBCFG_TOCAL_Pos
è

	)

13986 
	#USB_OTG_GUSBCFG_TOCAL
 
USB_OTG_GUSBCFG_TOCAL_Msk


	)

13987 
	#USB_OTG_GUSBCFG_TOCAL_0
 (0x1U << 
USB_OTG_GUSBCFG_TOCAL_Pos
è

	)

13988 
	#USB_OTG_GUSBCFG_TOCAL_1
 (0x2U << 
USB_OTG_GUSBCFG_TOCAL_Pos
è

	)

13989 
	#USB_OTG_GUSBCFG_TOCAL_2
 (0x4U << 
USB_OTG_GUSBCFG_TOCAL_Pos
è

	)

13990 
	#USB_OTG_GUSBCFG_PHYSEL_Pos
 (6U)

	)

13991 
	#USB_OTG_GUSBCFG_PHYSEL_Msk
 (0x1U << 
USB_OTG_GUSBCFG_PHYSEL_Pos
è

	)

13992 
	#USB_OTG_GUSBCFG_PHYSEL
 
USB_OTG_GUSBCFG_PHYSEL_Msk


	)

13993 
	#USB_OTG_GUSBCFG_SRPCAP_Pos
 (8U)

	)

13994 
	#USB_OTG_GUSBCFG_SRPCAP_Msk
 (0x1U << 
USB_OTG_GUSBCFG_SRPCAP_Pos
è

	)

13995 
	#USB_OTG_GUSBCFG_SRPCAP
 
USB_OTG_GUSBCFG_SRPCAP_Msk


	)

13996 
	#USB_OTG_GUSBCFG_HNPCAP_Pos
 (9U)

	)

13997 
	#USB_OTG_GUSBCFG_HNPCAP_Msk
 (0x1U << 
USB_OTG_GUSBCFG_HNPCAP_Pos
è

	)

13998 
	#USB_OTG_GUSBCFG_HNPCAP
 
USB_OTG_GUSBCFG_HNPCAP_Msk


	)

13999 
	#USB_OTG_GUSBCFG_TRDT_Pos
 (10U)

	)

14000 
	#USB_OTG_GUSBCFG_TRDT_Msk
 (0xFU << 
USB_OTG_GUSBCFG_TRDT_Pos
è

	)

14001 
	#USB_OTG_GUSBCFG_TRDT
 
USB_OTG_GUSBCFG_TRDT_Msk


	)

14002 
	#USB_OTG_GUSBCFG_TRDT_0
 (0x1U << 
USB_OTG_GUSBCFG_TRDT_Pos
è

	)

14003 
	#USB_OTG_GUSBCFG_TRDT_1
 (0x2U << 
USB_OTG_GUSBCFG_TRDT_Pos
è

	)

14004 
	#USB_OTG_GUSBCFG_TRDT_2
 (0x4U << 
USB_OTG_GUSBCFG_TRDT_Pos
è

	)

14005 
	#USB_OTG_GUSBCFG_TRDT_3
 (0x8U << 
USB_OTG_GUSBCFG_TRDT_Pos
è

	)

14006 
	#USB_OTG_GUSBCFG_PHYLPCS_Pos
 (15U)

	)

14007 
	#USB_OTG_GUSBCFG_PHYLPCS_Msk
 (0x1U << 
USB_OTG_GUSBCFG_PHYLPCS_Pos
è

	)

14008 
	#USB_OTG_GUSBCFG_PHYLPCS
 
USB_OTG_GUSBCFG_PHYLPCS_Msk


	)

14009 
	#USB_OTG_GUSBCFG_ULPIFSLS_Pos
 (17U)

	)

14010 
	#USB_OTG_GUSBCFG_ULPIFSLS_Msk
 (0x1U << 
USB_OTG_GUSBCFG_ULPIFSLS_Pos
è

	)

14011 
	#USB_OTG_GUSBCFG_ULPIFSLS
 
USB_OTG_GUSBCFG_ULPIFSLS_Msk


	)

14012 
	#USB_OTG_GUSBCFG_ULPIAR_Pos
 (18U)

	)

14013 
	#USB_OTG_GUSBCFG_ULPIAR_Msk
 (0x1U << 
USB_OTG_GUSBCFG_ULPIAR_Pos
è

	)

14014 
	#USB_OTG_GUSBCFG_ULPIAR
 
USB_OTG_GUSBCFG_ULPIAR_Msk


	)

14015 
	#USB_OTG_GUSBCFG_ULPICSM_Pos
 (19U)

	)

14016 
	#USB_OTG_GUSBCFG_ULPICSM_Msk
 (0x1U << 
USB_OTG_GUSBCFG_ULPICSM_Pos
è

	)

14017 
	#USB_OTG_GUSBCFG_ULPICSM
 
USB_OTG_GUSBCFG_ULPICSM_Msk


	)

14018 
	#USB_OTG_GUSBCFG_ULPIEVBUSD_Pos
 (20U)

	)

14019 
	#USB_OTG_GUSBCFG_ULPIEVBUSD_Msk
 (0x1U << 
USB_OTG_GUSBCFG_ULPIEVBUSD_Pos
è

	)

14020 
	#USB_OTG_GUSBCFG_ULPIEVBUSD
 
USB_OTG_GUSBCFG_ULPIEVBUSD_Msk


	)

14021 
	#USB_OTG_GUSBCFG_ULPIEVBUSI_Pos
 (21U)

	)

14022 
	#USB_OTG_GUSBCFG_ULPIEVBUSI_Msk
 (0x1U << 
USB_OTG_GUSBCFG_ULPIEVBUSI_Pos
è

	)

14023 
	#USB_OTG_GUSBCFG_ULPIEVBUSI
 
USB_OTG_GUSBCFG_ULPIEVBUSI_Msk


	)

14024 
	#USB_OTG_GUSBCFG_TSDPS_Pos
 (22U)

	)

14025 
	#USB_OTG_GUSBCFG_TSDPS_Msk
 (0x1U << 
USB_OTG_GUSBCFG_TSDPS_Pos
è

	)

14026 
	#USB_OTG_GUSBCFG_TSDPS
 
USB_OTG_GUSBCFG_TSDPS_Msk


	)

14027 
	#USB_OTG_GUSBCFG_PCCI_Pos
 (23U)

	)

14028 
	#USB_OTG_GUSBCFG_PCCI_Msk
 (0x1U << 
USB_OTG_GUSBCFG_PCCI_Pos
è

	)

14029 
	#USB_OTG_GUSBCFG_PCCI
 
USB_OTG_GUSBCFG_PCCI_Msk


	)

14030 
	#USB_OTG_GUSBCFG_PTCI_Pos
 (24U)

	)

14031 
	#USB_OTG_GUSBCFG_PTCI_Msk
 (0x1U << 
USB_OTG_GUSBCFG_PTCI_Pos
è

	)

14032 
	#USB_OTG_GUSBCFG_PTCI
 
USB_OTG_GUSBCFG_PTCI_Msk


	)

14033 
	#USB_OTG_GUSBCFG_ULPIIPD_Pos
 (25U)

	)

14034 
	#USB_OTG_GUSBCFG_ULPIIPD_Msk
 (0x1U << 
USB_OTG_GUSBCFG_ULPIIPD_Pos
è

	)

14035 
	#USB_OTG_GUSBCFG_ULPIIPD
 
USB_OTG_GUSBCFG_ULPIIPD_Msk


	)

14036 
	#USB_OTG_GUSBCFG_FHMOD_Pos
 (29U)

	)

14037 
	#USB_OTG_GUSBCFG_FHMOD_Msk
 (0x1U << 
USB_OTG_GUSBCFG_FHMOD_Pos
è

	)

14038 
	#USB_OTG_GUSBCFG_FHMOD
 
USB_OTG_GUSBCFG_FHMOD_Msk


	)

14039 
	#USB_OTG_GUSBCFG_FDMOD_Pos
 (30U)

	)

14040 
	#USB_OTG_GUSBCFG_FDMOD_Msk
 (0x1U << 
USB_OTG_GUSBCFG_FDMOD_Pos
è

	)

14041 
	#USB_OTG_GUSBCFG_FDMOD
 
USB_OTG_GUSBCFG_FDMOD_Msk


	)

14042 
	#USB_OTG_GUSBCFG_CTXPKT_Pos
 (31U)

	)

14043 
	#USB_OTG_GUSBCFG_CTXPKT_Msk
 (0x1U << 
USB_OTG_GUSBCFG_CTXPKT_Pos
è

	)

14044 
	#USB_OTG_GUSBCFG_CTXPKT
 
USB_OTG_GUSBCFG_CTXPKT_Msk


	)

14047 
	#USB_OTG_GRSTCTL_CSRST_Pos
 (0U)

	)

14048 
	#USB_OTG_GRSTCTL_CSRST_Msk
 (0x1U << 
USB_OTG_GRSTCTL_CSRST_Pos
è

	)

14049 
	#USB_OTG_GRSTCTL_CSRST
 
USB_OTG_GRSTCTL_CSRST_Msk


	)

14050 
	#USB_OTG_GRSTCTL_HSRST_Pos
 (1U)

	)

14051 
	#USB_OTG_GRSTCTL_HSRST_Msk
 (0x1U << 
USB_OTG_GRSTCTL_HSRST_Pos
è

	)

14052 
	#USB_OTG_GRSTCTL_HSRST
 
USB_OTG_GRSTCTL_HSRST_Msk


	)

14053 
	#USB_OTG_GRSTCTL_FCRST_Pos
 (2U)

	)

14054 
	#USB_OTG_GRSTCTL_FCRST_Msk
 (0x1U << 
USB_OTG_GRSTCTL_FCRST_Pos
è

	)

14055 
	#USB_OTG_GRSTCTL_FCRST
 
USB_OTG_GRSTCTL_FCRST_Msk


	)

14056 
	#USB_OTG_GRSTCTL_RXFFLSH_Pos
 (4U)

	)

14057 
	#USB_OTG_GRSTCTL_RXFFLSH_Msk
 (0x1U << 
USB_OTG_GRSTCTL_RXFFLSH_Pos
è

	)

14058 
	#USB_OTG_GRSTCTL_RXFFLSH
 
USB_OTG_GRSTCTL_RXFFLSH_Msk


	)

14059 
	#USB_OTG_GRSTCTL_TXFFLSH_Pos
 (5U)

	)

14060 
	#USB_OTG_GRSTCTL_TXFFLSH_Msk
 (0x1U << 
USB_OTG_GRSTCTL_TXFFLSH_Pos
è

	)

14061 
	#USB_OTG_GRSTCTL_TXFFLSH
 
USB_OTG_GRSTCTL_TXFFLSH_Msk


	)

14064 
	#USB_OTG_GRSTCTL_TXFNUM_Pos
 (6U)

	)

14065 
	#USB_OTG_GRSTCTL_TXFNUM_Msk
 (0x1FU << 
USB_OTG_GRSTCTL_TXFNUM_Pos
è

	)

14066 
	#USB_OTG_GRSTCTL_TXFNUM
 
USB_OTG_GRSTCTL_TXFNUM_Msk


	)

14067 
	#USB_OTG_GRSTCTL_TXFNUM_0
 (0x01U << 
USB_OTG_GRSTCTL_TXFNUM_Pos
è

	)

14068 
	#USB_OTG_GRSTCTL_TXFNUM_1
 (0x02U << 
USB_OTG_GRSTCTL_TXFNUM_Pos
è

	)

14069 
	#USB_OTG_GRSTCTL_TXFNUM_2
 (0x04U << 
USB_OTG_GRSTCTL_TXFNUM_Pos
è

	)

14070 
	#USB_OTG_GRSTCTL_TXFNUM_3
 (0x08U << 
USB_OTG_GRSTCTL_TXFNUM_Pos
è

	)

14071 
	#USB_OTG_GRSTCTL_TXFNUM_4
 (0x10U << 
USB_OTG_GRSTCTL_TXFNUM_Pos
è

	)

14072 
	#USB_OTG_GRSTCTL_DMAREQ_Pos
 (30U)

	)

14073 
	#USB_OTG_GRSTCTL_DMAREQ_Msk
 (0x1U << 
USB_OTG_GRSTCTL_DMAREQ_Pos
è

	)

14074 
	#USB_OTG_GRSTCTL_DMAREQ
 
USB_OTG_GRSTCTL_DMAREQ_Msk


	)

14075 
	#USB_OTG_GRSTCTL_AHBIDL_Pos
 (31U)

	)

14076 
	#USB_OTG_GRSTCTL_AHBIDL_Msk
 (0x1U << 
USB_OTG_GRSTCTL_AHBIDL_Pos
è

	)

14077 
	#USB_OTG_GRSTCTL_AHBIDL
 
USB_OTG_GRSTCTL_AHBIDL_Msk


	)

14080 
	#USB_OTG_DIEPMSK_XFRCM_Pos
 (0U)

	)

14081 
	#USB_OTG_DIEPMSK_XFRCM_Msk
 (0x1U << 
USB_OTG_DIEPMSK_XFRCM_Pos
è

	)

14082 
	#USB_OTG_DIEPMSK_XFRCM
 
USB_OTG_DIEPMSK_XFRCM_Msk


	)

14083 
	#USB_OTG_DIEPMSK_EPDM_Pos
 (1U)

	)

14084 
	#USB_OTG_DIEPMSK_EPDM_Msk
 (0x1U << 
USB_OTG_DIEPMSK_EPDM_Pos
è

	)

14085 
	#USB_OTG_DIEPMSK_EPDM
 
USB_OTG_DIEPMSK_EPDM_Msk


	)

14086 
	#USB_OTG_DIEPMSK_TOM_Pos
 (3U)

	)

14087 
	#USB_OTG_DIEPMSK_TOM_Msk
 (0x1U << 
USB_OTG_DIEPMSK_TOM_Pos
è

	)

14088 
	#USB_OTG_DIEPMSK_TOM
 
USB_OTG_DIEPMSK_TOM_Msk


	)

14089 
	#USB_OTG_DIEPMSK_ITTXFEMSK_Pos
 (4U)

	)

14090 
	#USB_OTG_DIEPMSK_ITTXFEMSK_Msk
 (0x1U << 
USB_OTG_DIEPMSK_ITTXFEMSK_Pos
è

	)

14091 
	#USB_OTG_DIEPMSK_ITTXFEMSK
 
USB_OTG_DIEPMSK_ITTXFEMSK_Msk


	)

14092 
	#USB_OTG_DIEPMSK_INEPNMM_Pos
 (5U)

	)

14093 
	#USB_OTG_DIEPMSK_INEPNMM_Msk
 (0x1U << 
USB_OTG_DIEPMSK_INEPNMM_Pos
è

	)

14094 
	#USB_OTG_DIEPMSK_INEPNMM
 
USB_OTG_DIEPMSK_INEPNMM_Msk


	)

14095 
	#USB_OTG_DIEPMSK_INEPNEM_Pos
 (6U)

	)

14096 
	#USB_OTG_DIEPMSK_INEPNEM_Msk
 (0x1U << 
USB_OTG_DIEPMSK_INEPNEM_Pos
è

	)

14097 
	#USB_OTG_DIEPMSK_INEPNEM
 
USB_OTG_DIEPMSK_INEPNEM_Msk


	)

14098 
	#USB_OTG_DIEPMSK_TXFURM_Pos
 (8U)

	)

14099 
	#USB_OTG_DIEPMSK_TXFURM_Msk
 (0x1U << 
USB_OTG_DIEPMSK_TXFURM_Pos
è

	)

14100 
	#USB_OTG_DIEPMSK_TXFURM
 
USB_OTG_DIEPMSK_TXFURM_Msk


	)

14101 
	#USB_OTG_DIEPMSK_BIM_Pos
 (9U)

	)

14102 
	#USB_OTG_DIEPMSK_BIM_Msk
 (0x1U << 
USB_OTG_DIEPMSK_BIM_Pos
è

	)

14103 
	#USB_OTG_DIEPMSK_BIM
 
USB_OTG_DIEPMSK_BIM_Msk


	)

14106 
	#USB_OTG_HPTXSTS_PTXFSAVL_Pos
 (0U)

	)

14107 
	#USB_OTG_HPTXSTS_PTXFSAVL_Msk
 (0xFFFFU << 
USB_OTG_HPTXSTS_PTXFSAVL_Pos
è

	)

14108 
	#USB_OTG_HPTXSTS_PTXFSAVL
 
USB_OTG_HPTXSTS_PTXFSAVL_Msk


	)

14109 
	#USB_OTG_HPTXSTS_PTXQSAV_Pos
 (16U)

	)

14110 
	#USB_OTG_HPTXSTS_PTXQSAV_Msk
 (0xFFU << 
USB_OTG_HPTXSTS_PTXQSAV_Pos
è

	)

14111 
	#USB_OTG_HPTXSTS_PTXQSAV
 
USB_OTG_HPTXSTS_PTXQSAV_Msk


	)

14112 
	#USB_OTG_HPTXSTS_PTXQSAV_0
 (0x01U << 
USB_OTG_HPTXSTS_PTXQSAV_Pos
è

	)

14113 
	#USB_OTG_HPTXSTS_PTXQSAV_1
 (0x02U << 
USB_OTG_HPTXSTS_PTXQSAV_Pos
è

	)

14114 
	#USB_OTG_HPTXSTS_PTXQSAV_2
 (0x04U << 
USB_OTG_HPTXSTS_PTXQSAV_Pos
è

	)

14115 
	#USB_OTG_HPTXSTS_PTXQSAV_3
 (0x08U << 
USB_OTG_HPTXSTS_PTXQSAV_Pos
è

	)

14116 
	#USB_OTG_HPTXSTS_PTXQSAV_4
 (0x10U << 
USB_OTG_HPTXSTS_PTXQSAV_Pos
è

	)

14117 
	#USB_OTG_HPTXSTS_PTXQSAV_5
 (0x20U << 
USB_OTG_HPTXSTS_PTXQSAV_Pos
è

	)

14118 
	#USB_OTG_HPTXSTS_PTXQSAV_6
 (0x40U << 
USB_OTG_HPTXSTS_PTXQSAV_Pos
è

	)

14119 
	#USB_OTG_HPTXSTS_PTXQSAV_7
 (0x80U << 
USB_OTG_HPTXSTS_PTXQSAV_Pos
è

	)

14121 
	#USB_OTG_HPTXSTS_PTXQTOP_Pos
 (24U)

	)

14122 
	#USB_OTG_HPTXSTS_PTXQTOP_Msk
 (0xFFU << 
USB_OTG_HPTXSTS_PTXQTOP_Pos
è

	)

14123 
	#USB_OTG_HPTXSTS_PTXQTOP
 
USB_OTG_HPTXSTS_PTXQTOP_Msk


	)

14124 
	#USB_OTG_HPTXSTS_PTXQTOP_0
 (0x01U << 
USB_OTG_HPTXSTS_PTXQTOP_Pos
è

	)

14125 
	#USB_OTG_HPTXSTS_PTXQTOP_1
 (0x02U << 
USB_OTG_HPTXSTS_PTXQTOP_Pos
è

	)

14126 
	#USB_OTG_HPTXSTS_PTXQTOP_2
 (0x04U << 
USB_OTG_HPTXSTS_PTXQTOP_Pos
è

	)

14127 
	#USB_OTG_HPTXSTS_PTXQTOP_3
 (0x08U << 
USB_OTG_HPTXSTS_PTXQTOP_Pos
è

	)

14128 
	#USB_OTG_HPTXSTS_PTXQTOP_4
 (0x10U << 
USB_OTG_HPTXSTS_PTXQTOP_Pos
è

	)

14129 
	#USB_OTG_HPTXSTS_PTXQTOP_5
 (0x20U << 
USB_OTG_HPTXSTS_PTXQTOP_Pos
è

	)

14130 
	#USB_OTG_HPTXSTS_PTXQTOP_6
 (0x40U << 
USB_OTG_HPTXSTS_PTXQTOP_Pos
è

	)

14131 
	#USB_OTG_HPTXSTS_PTXQTOP_7
 (0x80U << 
USB_OTG_HPTXSTS_PTXQTOP_Pos
è

	)

14134 
	#USB_OTG_HAINT_HAINT_Pos
 (0U)

	)

14135 
	#USB_OTG_HAINT_HAINT_Msk
 (0xFFFFU << 
USB_OTG_HAINT_HAINT_Pos
è

	)

14136 
	#USB_OTG_HAINT_HAINT
 
USB_OTG_HAINT_HAINT_Msk


	)

14139 
	#USB_OTG_DOEPMSK_XFRCM_Pos
 (0U)

	)

14140 
	#USB_OTG_DOEPMSK_XFRCM_Msk
 (0x1U << 
USB_OTG_DOEPMSK_XFRCM_Pos
è

	)

14141 
	#USB_OTG_DOEPMSK_XFRCM
 
USB_OTG_DOEPMSK_XFRCM_Msk


	)

14142 
	#USB_OTG_DOEPMSK_EPDM_Pos
 (1U)

	)

14143 
	#USB_OTG_DOEPMSK_EPDM_Msk
 (0x1U << 
USB_OTG_DOEPMSK_EPDM_Pos
è

	)

14144 
	#USB_OTG_DOEPMSK_EPDM
 
USB_OTG_DOEPMSK_EPDM_Msk


	)

14145 
	#USB_OTG_DOEPMSK_STUPM_Pos
 (3U)

	)

14146 
	#USB_OTG_DOEPMSK_STUPM_Msk
 (0x1U << 
USB_OTG_DOEPMSK_STUPM_Pos
è

	)

14147 
	#USB_OTG_DOEPMSK_STUPM
 
USB_OTG_DOEPMSK_STUPM_Msk


	)

14148 
	#USB_OTG_DOEPMSK_OTEPDM_Pos
 (4U)

	)

14149 
	#USB_OTG_DOEPMSK_OTEPDM_Msk
 (0x1U << 
USB_OTG_DOEPMSK_OTEPDM_Pos
è

	)

14150 
	#USB_OTG_DOEPMSK_OTEPDM
 
USB_OTG_DOEPMSK_OTEPDM_Msk


	)

14151 
	#USB_OTG_DOEPMSK_B2BSTUP_Pos
 (6U)

	)

14152 
	#USB_OTG_DOEPMSK_B2BSTUP_Msk
 (0x1U << 
USB_OTG_DOEPMSK_B2BSTUP_Pos
è

	)

14153 
	#USB_OTG_DOEPMSK_B2BSTUP
 
USB_OTG_DOEPMSK_B2BSTUP_Msk


	)

14154 
	#USB_OTG_DOEPMSK_OPEM_Pos
 (8U)

	)

14155 
	#USB_OTG_DOEPMSK_OPEM_Msk
 (0x1U << 
USB_OTG_DOEPMSK_OPEM_Pos
è

	)

14156 
	#USB_OTG_DOEPMSK_OPEM
 
USB_OTG_DOEPMSK_OPEM_Msk


	)

14157 
	#USB_OTG_DOEPMSK_BOIM_Pos
 (9U)

	)

14158 
	#USB_OTG_DOEPMSK_BOIM_Msk
 (0x1U << 
USB_OTG_DOEPMSK_BOIM_Pos
è

	)

14159 
	#USB_OTG_DOEPMSK_BOIM
 
USB_OTG_DOEPMSK_BOIM_Msk


	)

14162 
	#USB_OTG_GINTSTS_CMOD_Pos
 (0U)

	)

14163 
	#USB_OTG_GINTSTS_CMOD_Msk
 (0x1U << 
USB_OTG_GINTSTS_CMOD_Pos
è

	)

14164 
	#USB_OTG_GINTSTS_CMOD
 
USB_OTG_GINTSTS_CMOD_Msk


	)

14165 
	#USB_OTG_GINTSTS_MMIS_Pos
 (1U)

	)

14166 
	#USB_OTG_GINTSTS_MMIS_Msk
 (0x1U << 
USB_OTG_GINTSTS_MMIS_Pos
è

	)

14167 
	#USB_OTG_GINTSTS_MMIS
 
USB_OTG_GINTSTS_MMIS_Msk


	)

14168 
	#USB_OTG_GINTSTS_OTGINT_Pos
 (2U)

	)

14169 
	#USB_OTG_GINTSTS_OTGINT_Msk
 (0x1U << 
USB_OTG_GINTSTS_OTGINT_Pos
è

	)

14170 
	#USB_OTG_GINTSTS_OTGINT
 
USB_OTG_GINTSTS_OTGINT_Msk


	)

14171 
	#USB_OTG_GINTSTS_SOF_Pos
 (3U)

	)

14172 
	#USB_OTG_GINTSTS_SOF_Msk
 (0x1U << 
USB_OTG_GINTSTS_SOF_Pos
è

	)

14173 
	#USB_OTG_GINTSTS_SOF
 
USB_OTG_GINTSTS_SOF_Msk


	)

14174 
	#USB_OTG_GINTSTS_RXFLVL_Pos
 (4U)

	)

14175 
	#USB_OTG_GINTSTS_RXFLVL_Msk
 (0x1U << 
USB_OTG_GINTSTS_RXFLVL_Pos
è

	)

14176 
	#USB_OTG_GINTSTS_RXFLVL
 
USB_OTG_GINTSTS_RXFLVL_Msk


	)

14177 
	#USB_OTG_GINTSTS_NPTXFE_Pos
 (5U)

	)

14178 
	#USB_OTG_GINTSTS_NPTXFE_Msk
 (0x1U << 
USB_OTG_GINTSTS_NPTXFE_Pos
è

	)

14179 
	#USB_OTG_GINTSTS_NPTXFE
 
USB_OTG_GINTSTS_NPTXFE_Msk


	)

14180 
	#USB_OTG_GINTSTS_GINAKEFF_Pos
 (6U)

	)

14181 
	#USB_OTG_GINTSTS_GINAKEFF_Msk
 (0x1U << 
USB_OTG_GINTSTS_GINAKEFF_Pos
è

	)

14182 
	#USB_OTG_GINTSTS_GINAKEFF
 
USB_OTG_GINTSTS_GINAKEFF_Msk


	)

14183 
	#USB_OTG_GINTSTS_BOUTNAKEFF_Pos
 (7U)

	)

14184 
	#USB_OTG_GINTSTS_BOUTNAKEFF_Msk
 (0x1U << 
USB_OTG_GINTSTS_BOUTNAKEFF_Pos
è

	)

14185 
	#USB_OTG_GINTSTS_BOUTNAKEFF
 
USB_OTG_GINTSTS_BOUTNAKEFF_Msk


	)

14186 
	#USB_OTG_GINTSTS_ESUSP_Pos
 (10U)

	)

14187 
	#USB_OTG_GINTSTS_ESUSP_Msk
 (0x1U << 
USB_OTG_GINTSTS_ESUSP_Pos
è

	)

14188 
	#USB_OTG_GINTSTS_ESUSP
 
USB_OTG_GINTSTS_ESUSP_Msk


	)

14189 
	#USB_OTG_GINTSTS_USBSUSP_Pos
 (11U)

	)

14190 
	#USB_OTG_GINTSTS_USBSUSP_Msk
 (0x1U << 
USB_OTG_GINTSTS_USBSUSP_Pos
è

	)

14191 
	#USB_OTG_GINTSTS_USBSUSP
 
USB_OTG_GINTSTS_USBSUSP_Msk


	)

14192 
	#USB_OTG_GINTSTS_USBRST_Pos
 (12U)

	)

14193 
	#USB_OTG_GINTSTS_USBRST_Msk
 (0x1U << 
USB_OTG_GINTSTS_USBRST_Pos
è

	)

14194 
	#USB_OTG_GINTSTS_USBRST
 
USB_OTG_GINTSTS_USBRST_Msk


	)

14195 
	#USB_OTG_GINTSTS_ENUMDNE_Pos
 (13U)

	)

14196 
	#USB_OTG_GINTSTS_ENUMDNE_Msk
 (0x1U << 
USB_OTG_GINTSTS_ENUMDNE_Pos
è

	)

14197 
	#USB_OTG_GINTSTS_ENUMDNE
 
USB_OTG_GINTSTS_ENUMDNE_Msk


	)

14198 
	#USB_OTG_GINTSTS_ISOODRP_Pos
 (14U)

	)

14199 
	#USB_OTG_GINTSTS_ISOODRP_Msk
 (0x1U << 
USB_OTG_GINTSTS_ISOODRP_Pos
è

	)

14200 
	#USB_OTG_GINTSTS_ISOODRP
 
USB_OTG_GINTSTS_ISOODRP_Msk


	)

14201 
	#USB_OTG_GINTSTS_EOPF_Pos
 (15U)

	)

14202 
	#USB_OTG_GINTSTS_EOPF_Msk
 (0x1U << 
USB_OTG_GINTSTS_EOPF_Pos
è

	)

14203 
	#USB_OTG_GINTSTS_EOPF
 
USB_OTG_GINTSTS_EOPF_Msk


	)

14204 
	#USB_OTG_GINTSTS_IEPINT_Pos
 (18U)

	)

14205 
	#USB_OTG_GINTSTS_IEPINT_Msk
 (0x1U << 
USB_OTG_GINTSTS_IEPINT_Pos
è

	)

14206 
	#USB_OTG_GINTSTS_IEPINT
 
USB_OTG_GINTSTS_IEPINT_Msk


	)

14207 
	#USB_OTG_GINTSTS_OEPINT_Pos
 (19U)

	)

14208 
	#USB_OTG_GINTSTS_OEPINT_Msk
 (0x1U << 
USB_OTG_GINTSTS_OEPINT_Pos
è

	)

14209 
	#USB_OTG_GINTSTS_OEPINT
 
USB_OTG_GINTSTS_OEPINT_Msk


	)

14210 
	#USB_OTG_GINTSTS_IISOIXFR_Pos
 (20U)

	)

14211 
	#USB_OTG_GINTSTS_IISOIXFR_Msk
 (0x1U << 
USB_OTG_GINTSTS_IISOIXFR_Pos
è

	)

14212 
	#USB_OTG_GINTSTS_IISOIXFR
 
USB_OTG_GINTSTS_IISOIXFR_Msk


	)

14213 
	#USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Pos
 (21U)

	)

14214 
	#USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk
 (0x1U << 
USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Pos
è

	)

14215 
	#USB_OTG_GINTSTS_PXFR_INCOMPISOOUT
 
USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk


	)

14216 
	#USB_OTG_GINTSTS_DATAFSUSP_Pos
 (22U)

	)

14217 
	#USB_OTG_GINTSTS_DATAFSUSP_Msk
 (0x1U << 
USB_OTG_GINTSTS_DATAFSUSP_Pos
è

	)

14218 
	#USB_OTG_GINTSTS_DATAFSUSP
 
USB_OTG_GINTSTS_DATAFSUSP_Msk


	)

14219 
	#USB_OTG_GINTSTS_HPRTINT_Pos
 (24U)

	)

14220 
	#USB_OTG_GINTSTS_HPRTINT_Msk
 (0x1U << 
USB_OTG_GINTSTS_HPRTINT_Pos
è

	)

14221 
	#USB_OTG_GINTSTS_HPRTINT
 
USB_OTG_GINTSTS_HPRTINT_Msk


	)

14222 
	#USB_OTG_GINTSTS_HCINT_Pos
 (25U)

	)

14223 
	#USB_OTG_GINTSTS_HCINT_Msk
 (0x1U << 
USB_OTG_GINTSTS_HCINT_Pos
è

	)

14224 
	#USB_OTG_GINTSTS_HCINT
 
USB_OTG_GINTSTS_HCINT_Msk


	)

14225 
	#USB_OTG_GINTSTS_PTXFE_Pos
 (26U)

	)

14226 
	#USB_OTG_GINTSTS_PTXFE_Msk
 (0x1U << 
USB_OTG_GINTSTS_PTXFE_Pos
è

	)

14227 
	#USB_OTG_GINTSTS_PTXFE
 
USB_OTG_GINTSTS_PTXFE_Msk


	)

14228 
	#USB_OTG_GINTSTS_CIDSCHG_Pos
 (28U)

	)

14229 
	#USB_OTG_GINTSTS_CIDSCHG_Msk
 (0x1U << 
USB_OTG_GINTSTS_CIDSCHG_Pos
è

	)

14230 
	#USB_OTG_GINTSTS_CIDSCHG
 
USB_OTG_GINTSTS_CIDSCHG_Msk


	)

14231 
	#USB_OTG_GINTSTS_DISCINT_Pos
 (29U)

	)

14232 
	#USB_OTG_GINTSTS_DISCINT_Msk
 (0x1U << 
USB_OTG_GINTSTS_DISCINT_Pos
è

	)

14233 
	#USB_OTG_GINTSTS_DISCINT
 
USB_OTG_GINTSTS_DISCINT_Msk


	)

14234 
	#USB_OTG_GINTSTS_SRQINT_Pos
 (30U)

	)

14235 
	#USB_OTG_GINTSTS_SRQINT_Msk
 (0x1U << 
USB_OTG_GINTSTS_SRQINT_Pos
è

	)

14236 
	#USB_OTG_GINTSTS_SRQINT
 
USB_OTG_GINTSTS_SRQINT_Msk


	)

14237 
	#USB_OTG_GINTSTS_WKUINT_Pos
 (31U)

	)

14238 
	#USB_OTG_GINTSTS_WKUINT_Msk
 (0x1U << 
USB_OTG_GINTSTS_WKUINT_Pos
è

	)

14239 
	#USB_OTG_GINTSTS_WKUINT
 
USB_OTG_GINTSTS_WKUINT_Msk


	)

14242 
	#USB_OTG_GINTMSK_MMISM_Pos
 (1U)

	)

14243 
	#USB_OTG_GINTMSK_MMISM_Msk
 (0x1U << 
USB_OTG_GINTMSK_MMISM_Pos
è

	)

14244 
	#USB_OTG_GINTMSK_MMISM
 
USB_OTG_GINTMSK_MMISM_Msk


	)

14245 
	#USB_OTG_GINTMSK_OTGINT_Pos
 (2U)

	)

14246 
	#USB_OTG_GINTMSK_OTGINT_Msk
 (0x1U << 
USB_OTG_GINTMSK_OTGINT_Pos
è

	)

14247 
	#USB_OTG_GINTMSK_OTGINT
 
USB_OTG_GINTMSK_OTGINT_Msk


	)

14248 
	#USB_OTG_GINTMSK_SOFM_Pos
 (3U)

	)

14249 
	#USB_OTG_GINTMSK_SOFM_Msk
 (0x1U << 
USB_OTG_GINTMSK_SOFM_Pos
è

	)

14250 
	#USB_OTG_GINTMSK_SOFM
 
USB_OTG_GINTMSK_SOFM_Msk


	)

14251 
	#USB_OTG_GINTMSK_RXFLVLM_Pos
 (4U)

	)

14252 
	#USB_OTG_GINTMSK_RXFLVLM_Msk
 (0x1U << 
USB_OTG_GINTMSK_RXFLVLM_Pos
è

	)

14253 
	#USB_OTG_GINTMSK_RXFLVLM
 
USB_OTG_GINTMSK_RXFLVLM_Msk


	)

14254 
	#USB_OTG_GINTMSK_NPTXFEM_Pos
 (5U)

	)

14255 
	#USB_OTG_GINTMSK_NPTXFEM_Msk
 (0x1U << 
USB_OTG_GINTMSK_NPTXFEM_Pos
è

	)

14256 
	#USB_OTG_GINTMSK_NPTXFEM
 
USB_OTG_GINTMSK_NPTXFEM_Msk


	)

14257 
	#USB_OTG_GINTMSK_GINAKEFFM_Pos
 (6U)

	)

14258 
	#USB_OTG_GINTMSK_GINAKEFFM_Msk
 (0x1U << 
USB_OTG_GINTMSK_GINAKEFFM_Pos
è

	)

14259 
	#USB_OTG_GINTMSK_GINAKEFFM
 
USB_OTG_GINTMSK_GINAKEFFM_Msk


	)

14260 
	#USB_OTG_GINTMSK_GONAKEFFM_Pos
 (7U)

	)

14261 
	#USB_OTG_GINTMSK_GONAKEFFM_Msk
 (0x1U << 
USB_OTG_GINTMSK_GONAKEFFM_Pos
è

	)

14262 
	#USB_OTG_GINTMSK_GONAKEFFM
 
USB_OTG_GINTMSK_GONAKEFFM_Msk


	)

14263 
	#USB_OTG_GINTMSK_ESUSPM_Pos
 (10U)

	)

14264 
	#USB_OTG_GINTMSK_ESUSPM_Msk
 (0x1U << 
USB_OTG_GINTMSK_ESUSPM_Pos
è

	)

14265 
	#USB_OTG_GINTMSK_ESUSPM
 
USB_OTG_GINTMSK_ESUSPM_Msk


	)

14266 
	#USB_OTG_GINTMSK_USBSUSPM_Pos
 (11U)

	)

14267 
	#USB_OTG_GINTMSK_USBSUSPM_Msk
 (0x1U << 
USB_OTG_GINTMSK_USBSUSPM_Pos
è

	)

14268 
	#USB_OTG_GINTMSK_USBSUSPM
 
USB_OTG_GINTMSK_USBSUSPM_Msk


	)

14269 
	#USB_OTG_GINTMSK_USBRST_Pos
 (12U)

	)

14270 
	#USB_OTG_GINTMSK_USBRST_Msk
 (0x1U << 
USB_OTG_GINTMSK_USBRST_Pos
è

	)

14271 
	#USB_OTG_GINTMSK_USBRST
 
USB_OTG_GINTMSK_USBRST_Msk


	)

14272 
	#USB_OTG_GINTMSK_ENUMDNEM_Pos
 (13U)

	)

14273 
	#USB_OTG_GINTMSK_ENUMDNEM_Msk
 (0x1U << 
USB_OTG_GINTMSK_ENUMDNEM_Pos
è

	)

14274 
	#USB_OTG_GINTMSK_ENUMDNEM
 
USB_OTG_GINTMSK_ENUMDNEM_Msk


	)

14275 
	#USB_OTG_GINTMSK_ISOODRPM_Pos
 (14U)

	)

14276 
	#USB_OTG_GINTMSK_ISOODRPM_Msk
 (0x1U << 
USB_OTG_GINTMSK_ISOODRPM_Pos
è

	)

14277 
	#USB_OTG_GINTMSK_ISOODRPM
 
USB_OTG_GINTMSK_ISOODRPM_Msk


	)

14278 
	#USB_OTG_GINTMSK_EOPFM_Pos
 (15U)

	)

14279 
	#USB_OTG_GINTMSK_EOPFM_Msk
 (0x1U << 
USB_OTG_GINTMSK_EOPFM_Pos
è

	)

14280 
	#USB_OTG_GINTMSK_EOPFM
 
USB_OTG_GINTMSK_EOPFM_Msk


	)

14281 
	#USB_OTG_GINTMSK_EPMISM_Pos
 (17U)

	)

14282 
	#USB_OTG_GINTMSK_EPMISM_Msk
 (0x1U << 
USB_OTG_GINTMSK_EPMISM_Pos
è

	)

14283 
	#USB_OTG_GINTMSK_EPMISM
 
USB_OTG_GINTMSK_EPMISM_Msk


	)

14284 
	#USB_OTG_GINTMSK_IEPINT_Pos
 (18U)

	)

14285 
	#USB_OTG_GINTMSK_IEPINT_Msk
 (0x1U << 
USB_OTG_GINTMSK_IEPINT_Pos
è

	)

14286 
	#USB_OTG_GINTMSK_IEPINT
 
USB_OTG_GINTMSK_IEPINT_Msk


	)

14287 
	#USB_OTG_GINTMSK_OEPINT_Pos
 (19U)

	)

14288 
	#USB_OTG_GINTMSK_OEPINT_Msk
 (0x1U << 
USB_OTG_GINTMSK_OEPINT_Pos
è

	)

14289 
	#USB_OTG_GINTMSK_OEPINT
 
USB_OTG_GINTMSK_OEPINT_Msk


	)

14290 
	#USB_OTG_GINTMSK_IISOIXFRM_Pos
 (20U)

	)

14291 
	#USB_OTG_GINTMSK_IISOIXFRM_Msk
 (0x1U << 
USB_OTG_GINTMSK_IISOIXFRM_Pos
è

	)

14292 
	#USB_OTG_GINTMSK_IISOIXFRM
 
USB_OTG_GINTMSK_IISOIXFRM_Msk


	)

14293 
	#USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos
 (21U)

	)

14294 
	#USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk
 (0x1U << 
USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos
è

	)

14295 
	#USB_OTG_GINTMSK_PXFRM_IISOOXFRM
 
USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk


	)

14296 
	#USB_OTG_GINTMSK_FSUSPM_Pos
 (22U)

	)

14297 
	#USB_OTG_GINTMSK_FSUSPM_Msk
 (0x1U << 
USB_OTG_GINTMSK_FSUSPM_Pos
è

	)

14298 
	#USB_OTG_GINTMSK_FSUSPM
 
USB_OTG_GINTMSK_FSUSPM_Msk


	)

14299 
	#USB_OTG_GINTMSK_PRTIM_Pos
 (24U)

	)

14300 
	#USB_OTG_GINTMSK_PRTIM_Msk
 (0x1U << 
USB_OTG_GINTMSK_PRTIM_Pos
è

	)

14301 
	#USB_OTG_GINTMSK_PRTIM
 
USB_OTG_GINTMSK_PRTIM_Msk


	)

14302 
	#USB_OTG_GINTMSK_HCIM_Pos
 (25U)

	)

14303 
	#USB_OTG_GINTMSK_HCIM_Msk
 (0x1U << 
USB_OTG_GINTMSK_HCIM_Pos
è

	)

14304 
	#USB_OTG_GINTMSK_HCIM
 
USB_OTG_GINTMSK_HCIM_Msk


	)

14305 
	#USB_OTG_GINTMSK_PTXFEM_Pos
 (26U)

	)

14306 
	#USB_OTG_GINTMSK_PTXFEM_Msk
 (0x1U << 
USB_OTG_GINTMSK_PTXFEM_Pos
è

	)

14307 
	#USB_OTG_GINTMSK_PTXFEM
 
USB_OTG_GINTMSK_PTXFEM_Msk


	)

14308 
	#USB_OTG_GINTMSK_CIDSCHGM_Pos
 (28U)

	)

14309 
	#USB_OTG_GINTMSK_CIDSCHGM_Msk
 (0x1U << 
USB_OTG_GINTMSK_CIDSCHGM_Pos
è

	)

14310 
	#USB_OTG_GINTMSK_CIDSCHGM
 
USB_OTG_GINTMSK_CIDSCHGM_Msk


	)

14311 
	#USB_OTG_GINTMSK_DISCINT_Pos
 (29U)

	)

14312 
	#USB_OTG_GINTMSK_DISCINT_Msk
 (0x1U << 
USB_OTG_GINTMSK_DISCINT_Pos
è

	)

14313 
	#USB_OTG_GINTMSK_DISCINT
 
USB_OTG_GINTMSK_DISCINT_Msk


	)

14314 
	#USB_OTG_GINTMSK_SRQIM_Pos
 (30U)

	)

14315 
	#USB_OTG_GINTMSK_SRQIM_Msk
 (0x1U << 
USB_OTG_GINTMSK_SRQIM_Pos
è

	)

14316 
	#USB_OTG_GINTMSK_SRQIM
 
USB_OTG_GINTMSK_SRQIM_Msk


	)

14317 
	#USB_OTG_GINTMSK_WUIM_Pos
 (31U)

	)

14318 
	#USB_OTG_GINTMSK_WUIM_Msk
 (0x1U << 
USB_OTG_GINTMSK_WUIM_Pos
è

	)

14319 
	#USB_OTG_GINTMSK_WUIM
 
USB_OTG_GINTMSK_WUIM_Msk


	)

14322 
	#USB_OTG_DAINT_IEPINT_Pos
 (0U)

	)

14323 
	#USB_OTG_DAINT_IEPINT_Msk
 (0xFFFFU << 
USB_OTG_DAINT_IEPINT_Pos
è

	)

14324 
	#USB_OTG_DAINT_IEPINT
 
USB_OTG_DAINT_IEPINT_Msk


	)

14325 
	#USB_OTG_DAINT_OEPINT_Pos
 (16U)

	)

14326 
	#USB_OTG_DAINT_OEPINT_Msk
 (0xFFFFU << 
USB_OTG_DAINT_OEPINT_Pos
è

	)

14327 
	#USB_OTG_DAINT_OEPINT
 
USB_OTG_DAINT_OEPINT_Msk


	)

14330 
	#USB_OTG_HAINTMSK_HAINTM_Pos
 (0U)

	)

14331 
	#USB_OTG_HAINTMSK_HAINTM_Msk
 (0xFFFFU << 
USB_OTG_HAINTMSK_HAINTM_Pos
è

	)

14332 
	#USB_OTG_HAINTMSK_HAINTM
 
USB_OTG_HAINTMSK_HAINTM_Msk


	)

14335 
	#USB_OTG_GRXSTSP_EPNUM_Pos
 (0U)

	)

14336 
	#USB_OTG_GRXSTSP_EPNUM_Msk
 (0xFU << 
USB_OTG_GRXSTSP_EPNUM_Pos
è

	)

14337 
	#USB_OTG_GRXSTSP_EPNUM
 
USB_OTG_GRXSTSP_EPNUM_Msk


	)

14338 
	#USB_OTG_GRXSTSP_BCNT_Pos
 (4U)

	)

14339 
	#USB_OTG_GRXSTSP_BCNT_Msk
 (0x7FFU << 
USB_OTG_GRXSTSP_BCNT_Pos
è

	)

14340 
	#USB_OTG_GRXSTSP_BCNT
 
USB_OTG_GRXSTSP_BCNT_Msk


	)

14341 
	#USB_OTG_GRXSTSP_DPID_Pos
 (15U)

	)

14342 
	#USB_OTG_GRXSTSP_DPID_Msk
 (0x3U << 
USB_OTG_GRXSTSP_DPID_Pos
è

	)

14343 
	#USB_OTG_GRXSTSP_DPID
 
USB_OTG_GRXSTSP_DPID_Msk


	)

14344 
	#USB_OTG_GRXSTSP_PKTSTS_Pos
 (17U)

	)

14345 
	#USB_OTG_GRXSTSP_PKTSTS_Msk
 (0xFU << 
USB_OTG_GRXSTSP_PKTSTS_Pos
è

	)

14346 
	#USB_OTG_GRXSTSP_PKTSTS
 
USB_OTG_GRXSTSP_PKTSTS_Msk


	)

14349 
	#USB_OTG_DAINTMSK_IEPM_Pos
 (0U)

	)

14350 
	#USB_OTG_DAINTMSK_IEPM_Msk
 (0xFFFFU << 
USB_OTG_DAINTMSK_IEPM_Pos
è

	)

14351 
	#USB_OTG_DAINTMSK_IEPM
 
USB_OTG_DAINTMSK_IEPM_Msk


	)

14352 
	#USB_OTG_DAINTMSK_OEPM_Pos
 (16U)

	)

14353 
	#USB_OTG_DAINTMSK_OEPM_Msk
 (0xFFFFU << 
USB_OTG_DAINTMSK_OEPM_Pos
è

	)

14354 
	#USB_OTG_DAINTMSK_OEPM
 
USB_OTG_DAINTMSK_OEPM_Msk


	)

14357 
	#USB_OTG_GRXFSIZ_RXFD_Pos
 (0U)

	)

14358 
	#USB_OTG_GRXFSIZ_RXFD_Msk
 (0xFFFFU << 
USB_OTG_GRXFSIZ_RXFD_Pos
è

	)

14359 
	#USB_OTG_GRXFSIZ_RXFD
 
USB_OTG_GRXFSIZ_RXFD_Msk


	)

14362 
	#USB_OTG_DVBUSDIS_VBUSDT_Pos
 (0U)

	)

14363 
	#USB_OTG_DVBUSDIS_VBUSDT_Msk
 (0xFFFFU << 
USB_OTG_DVBUSDIS_VBUSDT_Pos
è

	)

14364 
	#USB_OTG_DVBUSDIS_VBUSDT
 
USB_OTG_DVBUSDIS_VBUSDT_Msk


	)

14367 
	#USB_OTG_NPTXFSA_Pos
 (0U)

	)

14368 
	#USB_OTG_NPTXFSA_Msk
 (0xFFFFU << 
USB_OTG_NPTXFSA_Pos
è

	)

14369 
	#USB_OTG_NPTXFSA
 
USB_OTG_NPTXFSA_Msk


	)

14370 
	#USB_OTG_NPTXFD_Pos
 (16U)

	)

14371 
	#USB_OTG_NPTXFD_Msk
 (0xFFFFU << 
USB_OTG_NPTXFD_Pos
è

	)

14372 
	#USB_OTG_NPTXFD
 
USB_OTG_NPTXFD_Msk


	)

14373 
	#USB_OTG_TX0FSA_Pos
 (0U)

	)

14374 
	#USB_OTG_TX0FSA_Msk
 (0xFFFFU << 
USB_OTG_TX0FSA_Pos
è

	)

14375 
	#USB_OTG_TX0FSA
 
USB_OTG_TX0FSA_Msk


	)

14376 
	#USB_OTG_TX0FD_Pos
 (16U)

	)

14377 
	#USB_OTG_TX0FD_Msk
 (0xFFFFU << 
USB_OTG_TX0FD_Pos
è

	)

14378 
	#USB_OTG_TX0FD
 
USB_OTG_TX0FD_Msk


	)

14381 
	#USB_OTG_DVBUSPULSE_DVBUSP_Pos
 (0U)

	)

14382 
	#USB_OTG_DVBUSPULSE_DVBUSP_Msk
 (0xFFFU << 
USB_OTG_DVBUSPULSE_DVBUSP_Pos
è

	)

14383 
	#USB_OTG_DVBUSPULSE_DVBUSP
 
USB_OTG_DVBUSPULSE_DVBUSP_Msk


	)

14386 
	#USB_OTG_GNPTXSTS_NPTXFSAV_Pos
 (0U)

	)

14387 
	#USB_OTG_GNPTXSTS_NPTXFSAV_Msk
 (0xFFFFU << 
USB_OTG_GNPTXSTS_NPTXFSAV_Pos
è

	)

14388 
	#USB_OTG_GNPTXSTS_NPTXFSAV
 
USB_OTG_GNPTXSTS_NPTXFSAV_Msk


	)

14390 
	#USB_OTG_GNPTXSTS_NPTQXSAV_Pos
 (16U)

	)

14391 
	#USB_OTG_GNPTXSTS_NPTQXSAV_Msk
 (0xFFU << 
USB_OTG_GNPTXSTS_NPTQXSAV_Pos
è

	)

14392 
	#USB_OTG_GNPTXSTS_NPTQXSAV
 
USB_OTG_GNPTXSTS_NPTQXSAV_Msk


	)

14393 
	#USB_OTG_GNPTXSTS_NPTQXSAV_0
 (0x01U << 
USB_OTG_GNPTXSTS_NPTQXSAV_Pos
è

	)

14394 
	#USB_OTG_GNPTXSTS_NPTQXSAV_1
 (0x02U << 
USB_OTG_GNPTXSTS_NPTQXSAV_Pos
è

	)

14395 
	#USB_OTG_GNPTXSTS_NPTQXSAV_2
 (0x04U << 
USB_OTG_GNPTXSTS_NPTQXSAV_Pos
è

	)

14396 
	#USB_OTG_GNPTXSTS_NPTQXSAV_3
 (0x08U << 
USB_OTG_GNPTXSTS_NPTQXSAV_Pos
è

	)

14397 
	#USB_OTG_GNPTXSTS_NPTQXSAV_4
 (0x10U << 
USB_OTG_GNPTXSTS_NPTQXSAV_Pos
è

	)

14398 
	#USB_OTG_GNPTXSTS_NPTQXSAV_5
 (0x20U << 
USB_OTG_GNPTXSTS_NPTQXSAV_Pos
è

	)

14399 
	#USB_OTG_GNPTXSTS_NPTQXSAV_6
 (0x40U << 
USB_OTG_GNPTXSTS_NPTQXSAV_Pos
è

	)

14400 
	#USB_OTG_GNPTXSTS_NPTQXSAV_7
 (0x80U << 
USB_OTG_GNPTXSTS_NPTQXSAV_Pos
è

	)

14402 
	#USB_OTG_GNPTXSTS_NPTXQTOP_Pos
 (24U)

	)

14403 
	#USB_OTG_GNPTXSTS_NPTXQTOP_Msk
 (0x7FU << 
USB_OTG_GNPTXSTS_NPTXQTOP_Pos
è

	)

14404 
	#USB_OTG_GNPTXSTS_NPTXQTOP
 
USB_OTG_GNPTXSTS_NPTXQTOP_Msk


	)

14405 
	#USB_OTG_GNPTXSTS_NPTXQTOP_0
 (0x01U << 
USB_OTG_GNPTXSTS_NPTXQTOP_Pos
è

	)

14406 
	#USB_OTG_GNPTXSTS_NPTXQTOP_1
 (0x02U << 
USB_OTG_GNPTXSTS_NPTXQTOP_Pos
è

	)

14407 
	#USB_OTG_GNPTXSTS_NPTXQTOP_2
 (0x04U << 
USB_OTG_GNPTXSTS_NPTXQTOP_Pos
è

	)

14408 
	#USB_OTG_GNPTXSTS_NPTXQTOP_3
 (0x08U << 
USB_OTG_GNPTXSTS_NPTXQTOP_Pos
è

	)

14409 
	#USB_OTG_GNPTXSTS_NPTXQTOP_4
 (0x10U << 
USB_OTG_GNPTXSTS_NPTXQTOP_Pos
è

	)

14410 
	#USB_OTG_GNPTXSTS_NPTXQTOP_5
 (0x20U << 
USB_OTG_GNPTXSTS_NPTXQTOP_Pos
è

	)

14411 
	#USB_OTG_GNPTXSTS_NPTXQTOP_6
 (0x40U << 
USB_OTG_GNPTXSTS_NPTXQTOP_Pos
è

	)

14414 
	#USB_OTG_DTHRCTL_NONISOTHREN_Pos
 (0U)

	)

14415 
	#USB_OTG_DTHRCTL_NONISOTHREN_Msk
 (0x1U << 
USB_OTG_DTHRCTL_NONISOTHREN_Pos
è

	)

14416 
	#USB_OTG_DTHRCTL_NONISOTHREN
 
USB_OTG_DTHRCTL_NONISOTHREN_Msk


	)

14417 
	#USB_OTG_DTHRCTL_ISOTHREN_Pos
 (1U)

	)

14418 
	#USB_OTG_DTHRCTL_ISOTHREN_Msk
 (0x1U << 
USB_OTG_DTHRCTL_ISOTHREN_Pos
è

	)

14419 
	#USB_OTG_DTHRCTL_ISOTHREN
 
USB_OTG_DTHRCTL_ISOTHREN_Msk


	)

14421 
	#USB_OTG_DTHRCTL_TXTHRLEN_Pos
 (2U)

	)

14422 
	#USB_OTG_DTHRCTL_TXTHRLEN_Msk
 (0x1FFU << 
USB_OTG_DTHRCTL_TXTHRLEN_Pos
è

	)

14423 
	#USB_OTG_DTHRCTL_TXTHRLEN
 
USB_OTG_DTHRCTL_TXTHRLEN_Msk


	)

14424 
	#USB_OTG_DTHRCTL_TXTHRLEN_0
 (0x001U << 
USB_OTG_DTHRCTL_TXTHRLEN_Pos
è

	)

14425 
	#USB_OTG_DTHRCTL_TXTHRLEN_1
 (0x002U << 
USB_OTG_DTHRCTL_TXTHRLEN_Pos
è

	)

14426 
	#USB_OTG_DTHRCTL_TXTHRLEN_2
 (0x004U << 
USB_OTG_DTHRCTL_TXTHRLEN_Pos
è

	)

14427 
	#USB_OTG_DTHRCTL_TXTHRLEN_3
 (0x008U << 
USB_OTG_DTHRCTL_TXTHRLEN_Pos
è

	)

14428 
	#USB_OTG_DTHRCTL_TXTHRLEN_4
 (0x010U << 
USB_OTG_DTHRCTL_TXTHRLEN_Pos
è

	)

14429 
	#USB_OTG_DTHRCTL_TXTHRLEN_5
 (0x020U << 
USB_OTG_DTHRCTL_TXTHRLEN_Pos
è

	)

14430 
	#USB_OTG_DTHRCTL_TXTHRLEN_6
 (0x040U << 
USB_OTG_DTHRCTL_TXTHRLEN_Pos
è

	)

14431 
	#USB_OTG_DTHRCTL_TXTHRLEN_7
 (0x080U << 
USB_OTG_DTHRCTL_TXTHRLEN_Pos
è

	)

14432 
	#USB_OTG_DTHRCTL_TXTHRLEN_8
 (0x100U << 
USB_OTG_DTHRCTL_TXTHRLEN_Pos
è

	)

14433 
	#USB_OTG_DTHRCTL_RXTHREN_Pos
 (16U)

	)

14434 
	#USB_OTG_DTHRCTL_RXTHREN_Msk
 (0x1U << 
USB_OTG_DTHRCTL_RXTHREN_Pos
è

	)

14435 
	#USB_OTG_DTHRCTL_RXTHREN
 
USB_OTG_DTHRCTL_RXTHREN_Msk


	)

14437 
	#USB_OTG_DTHRCTL_RXTHRLEN_Pos
 (17U)

	)

14438 
	#USB_OTG_DTHRCTL_RXTHRLEN_Msk
 (0x1FFU << 
USB_OTG_DTHRCTL_RXTHRLEN_Pos
è

	)

14439 
	#USB_OTG_DTHRCTL_RXTHRLEN
 
USB_OTG_DTHRCTL_RXTHRLEN_Msk


	)

14440 
	#USB_OTG_DTHRCTL_RXTHRLEN_0
 (0x001U << 
USB_OTG_DTHRCTL_RXTHRLEN_Pos
è

	)

14441 
	#USB_OTG_DTHRCTL_RXTHRLEN_1
 (0x002U << 
USB_OTG_DTHRCTL_RXTHRLEN_Pos
è

	)

14442 
	#USB_OTG_DTHRCTL_RXTHRLEN_2
 (0x004U << 
USB_OTG_DTHRCTL_RXTHRLEN_Pos
è

	)

14443 
	#USB_OTG_DTHRCTL_RXTHRLEN_3
 (0x008U << 
USB_OTG_DTHRCTL_RXTHRLEN_Pos
è

	)

14444 
	#USB_OTG_DTHRCTL_RXTHRLEN_4
 (0x010U << 
USB_OTG_DTHRCTL_RXTHRLEN_Pos
è

	)

14445 
	#USB_OTG_DTHRCTL_RXTHRLEN_5
 (0x020U << 
USB_OTG_DTHRCTL_RXTHRLEN_Pos
è

	)

14446 
	#USB_OTG_DTHRCTL_RXTHRLEN_6
 (0x040U << 
USB_OTG_DTHRCTL_RXTHRLEN_Pos
è

	)

14447 
	#USB_OTG_DTHRCTL_RXTHRLEN_7
 (0x080U << 
USB_OTG_DTHRCTL_RXTHRLEN_Pos
è

	)

14448 
	#USB_OTG_DTHRCTL_RXTHRLEN_8
 (0x100U << 
USB_OTG_DTHRCTL_RXTHRLEN_Pos
è

	)

14449 
	#USB_OTG_DTHRCTL_ARPEN_Pos
 (27U)

	)

14450 
	#USB_OTG_DTHRCTL_ARPEN_Msk
 (0x1U << 
USB_OTG_DTHRCTL_ARPEN_Pos
è

	)

14451 
	#USB_OTG_DTHRCTL_ARPEN
 
USB_OTG_DTHRCTL_ARPEN_Msk


	)

14454 
	#USB_OTG_DIEPEMPMSK_INEPTXFEM_Pos
 (0U)

	)

14455 
	#USB_OTG_DIEPEMPMSK_INEPTXFEM_Msk
 (0xFFFFU << 
USB_OTG_DIEPEMPMSK_INEPTXFEM_Pos
è

	)

14456 
	#USB_OTG_DIEPEMPMSK_INEPTXFEM
 
USB_OTG_DIEPEMPMSK_INEPTXFEM_Msk


	)

14459 
	#USB_OTG_DEACHINT_IEP1INT_Pos
 (1U)

	)

14460 
	#USB_OTG_DEACHINT_IEP1INT_Msk
 (0x1U << 
USB_OTG_DEACHINT_IEP1INT_Pos
è

	)

14461 
	#USB_OTG_DEACHINT_IEP1INT
 
USB_OTG_DEACHINT_IEP1INT_Msk


	)

14462 
	#USB_OTG_DEACHINT_OEP1INT_Pos
 (17U)

	)

14463 
	#USB_OTG_DEACHINT_OEP1INT_Msk
 (0x1U << 
USB_OTG_DEACHINT_OEP1INT_Pos
è

	)

14464 
	#USB_OTG_DEACHINT_OEP1INT
 
USB_OTG_DEACHINT_OEP1INT_Msk


	)

14467 
	#USB_OTG_GCCFG_PWRDWN_Pos
 (16U)

	)

14468 
	#USB_OTG_GCCFG_PWRDWN_Msk
 (0x1U << 
USB_OTG_GCCFG_PWRDWN_Pos
è

	)

14469 
	#USB_OTG_GCCFG_PWRDWN
 
USB_OTG_GCCFG_PWRDWN_Msk


	)

14470 
	#USB_OTG_GCCFG_I2CPADEN_Pos
 (17U)

	)

14471 
	#USB_OTG_GCCFG_I2CPADEN_Msk
 (0x1U << 
USB_OTG_GCCFG_I2CPADEN_Pos
è

	)

14472 
	#USB_OTG_GCCFG_I2CPADEN
 
USB_OTG_GCCFG_I2CPADEN_Msk


	)

14473 
	#USB_OTG_GCCFG_VBUSASEN_Pos
 (18U)

	)

14474 
	#USB_OTG_GCCFG_VBUSASEN_Msk
 (0x1U << 
USB_OTG_GCCFG_VBUSASEN_Pos
è

	)

14475 
	#USB_OTG_GCCFG_VBUSASEN
 
USB_OTG_GCCFG_VBUSASEN_Msk


	)

14476 
	#USB_OTG_GCCFG_VBUSBSEN_Pos
 (19U)

	)

14477 
	#USB_OTG_GCCFG_VBUSBSEN_Msk
 (0x1U << 
USB_OTG_GCCFG_VBUSBSEN_Pos
è

	)

14478 
	#USB_OTG_GCCFG_VBUSBSEN
 
USB_OTG_GCCFG_VBUSBSEN_Msk


	)

14479 
	#USB_OTG_GCCFG_SOFOUTEN_Pos
 (20U)

	)

14480 
	#USB_OTG_GCCFG_SOFOUTEN_Msk
 (0x1U << 
USB_OTG_GCCFG_SOFOUTEN_Pos
è

	)

14481 
	#USB_OTG_GCCFG_SOFOUTEN
 
USB_OTG_GCCFG_SOFOUTEN_Msk


	)

14482 
	#USB_OTG_GCCFG_NOVBUSSENS_Pos
 (21U)

	)

14483 
	#USB_OTG_GCCFG_NOVBUSSENS_Msk
 (0x1U << 
USB_OTG_GCCFG_NOVBUSSENS_Pos
è

	)

14484 
	#USB_OTG_GCCFG_NOVBUSSENS
 
USB_OTG_GCCFG_NOVBUSSENS_Msk


	)

14487 
	#USB_OTG_DEACHINTMSK_IEP1INTM_Pos
 (1U)

	)

14488 
	#USB_OTG_DEACHINTMSK_IEP1INTM_Msk
 (0x1U << 
USB_OTG_DEACHINTMSK_IEP1INTM_Pos
è

	)

14489 
	#USB_OTG_DEACHINTMSK_IEP1INTM
 
USB_OTG_DEACHINTMSK_IEP1INTM_Msk


	)

14490 
	#USB_OTG_DEACHINTMSK_OEP1INTM_Pos
 (17U)

	)

14491 
	#USB_OTG_DEACHINTMSK_OEP1INTM_Msk
 (0x1U << 
USB_OTG_DEACHINTMSK_OEP1INTM_Pos
è

	)

14492 
	#USB_OTG_DEACHINTMSK_OEP1INTM
 
USB_OTG_DEACHINTMSK_OEP1INTM_Msk


	)

14495 
	#USB_OTG_CID_PRODUCT_ID_Pos
 (0U)

	)

14496 
	#USB_OTG_CID_PRODUCT_ID_Msk
 (0xFFFFFFFFU << 
USB_OTG_CID_PRODUCT_ID_Pos
è

	)

14497 
	#USB_OTG_CID_PRODUCT_ID
 
USB_OTG_CID_PRODUCT_ID_Msk


	)

14500 
	#USB_OTG_DIEPEACHMSK1_XFRCM_Pos
 (0U)

	)

14501 
	#USB_OTG_DIEPEACHMSK1_XFRCM_Msk
 (0x1U << 
USB_OTG_DIEPEACHMSK1_XFRCM_Pos
è

	)

14502 
	#USB_OTG_DIEPEACHMSK1_XFRCM
 
USB_OTG_DIEPEACHMSK1_XFRCM_Msk


	)

14503 
	#USB_OTG_DIEPEACHMSK1_EPDM_Pos
 (1U)

	)

14504 
	#USB_OTG_DIEPEACHMSK1_EPDM_Msk
 (0x1U << 
USB_OTG_DIEPEACHMSK1_EPDM_Pos
è

	)

14505 
	#USB_OTG_DIEPEACHMSK1_EPDM
 
USB_OTG_DIEPEACHMSK1_EPDM_Msk


	)

14506 
	#USB_OTG_DIEPEACHMSK1_TOM_Pos
 (3U)

	)

14507 
	#USB_OTG_DIEPEACHMSK1_TOM_Msk
 (0x1U << 
USB_OTG_DIEPEACHMSK1_TOM_Pos
è

	)

14508 
	#USB_OTG_DIEPEACHMSK1_TOM
 
USB_OTG_DIEPEACHMSK1_TOM_Msk


	)

14509 
	#USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Pos
 (4U)

	)

14510 
	#USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk
 (0x1U << 
USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Pos
è

	)

14511 
	#USB_OTG_DIEPEACHMSK1_ITTXFEMSK
 
USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk


	)

14512 
	#USB_OTG_DIEPEACHMSK1_INEPNMM_Pos
 (5U)

	)

14513 
	#USB_OTG_DIEPEACHMSK1_INEPNMM_Msk
 (0x1U << 
USB_OTG_DIEPEACHMSK1_INEPNMM_Pos
è

	)

14514 
	#USB_OTG_DIEPEACHMSK1_INEPNMM
 
USB_OTG_DIEPEACHMSK1_INEPNMM_Msk


	)

14515 
	#USB_OTG_DIEPEACHMSK1_INEPNEM_Pos
 (6U)

	)

14516 
	#USB_OTG_DIEPEACHMSK1_INEPNEM_Msk
 (0x1U << 
USB_OTG_DIEPEACHMSK1_INEPNEM_Pos
è

	)

14517 
	#USB_OTG_DIEPEACHMSK1_INEPNEM
 
USB_OTG_DIEPEACHMSK1_INEPNEM_Msk


	)

14518 
	#USB_OTG_DIEPEACHMSK1_TXFURM_Pos
 (8U)

	)

14519 
	#USB_OTG_DIEPEACHMSK1_TXFURM_Msk
 (0x1U << 
USB_OTG_DIEPEACHMSK1_TXFURM_Pos
è

	)

14520 
	#USB_OTG_DIEPEACHMSK1_TXFURM
 
USB_OTG_DIEPEACHMSK1_TXFURM_Msk


	)

14521 
	#USB_OTG_DIEPEACHMSK1_BIM_Pos
 (9U)

	)

14522 
	#USB_OTG_DIEPEACHMSK1_BIM_Msk
 (0x1U << 
USB_OTG_DIEPEACHMSK1_BIM_Pos
è

	)

14523 
	#USB_OTG_DIEPEACHMSK1_BIM
 
USB_OTG_DIEPEACHMSK1_BIM_Msk


	)

14524 
	#USB_OTG_DIEPEACHMSK1_NAKM_Pos
 (13U)

	)

14525 
	#USB_OTG_DIEPEACHMSK1_NAKM_Msk
 (0x1U << 
USB_OTG_DIEPEACHMSK1_NAKM_Pos
è

	)

14526 
	#USB_OTG_DIEPEACHMSK1_NAKM
 
USB_OTG_DIEPEACHMSK1_NAKM_Msk


	)

14529 
	#USB_OTG_HPRT_PCSTS_Pos
 (0U)

	)

14530 
	#USB_OTG_HPRT_PCSTS_Msk
 (0x1U << 
USB_OTG_HPRT_PCSTS_Pos
è

	)

14531 
	#USB_OTG_HPRT_PCSTS
 
USB_OTG_HPRT_PCSTS_Msk


	)

14532 
	#USB_OTG_HPRT_PCDET_Pos
 (1U)

	)

14533 
	#USB_OTG_HPRT_PCDET_Msk
 (0x1U << 
USB_OTG_HPRT_PCDET_Pos
è

	)

14534 
	#USB_OTG_HPRT_PCDET
 
USB_OTG_HPRT_PCDET_Msk


	)

14535 
	#USB_OTG_HPRT_PENA_Pos
 (2U)

	)

14536 
	#USB_OTG_HPRT_PENA_Msk
 (0x1U << 
USB_OTG_HPRT_PENA_Pos
è

	)

14537 
	#USB_OTG_HPRT_PENA
 
USB_OTG_HPRT_PENA_Msk


	)

14538 
	#USB_OTG_HPRT_PENCHNG_Pos
 (3U)

	)

14539 
	#USB_OTG_HPRT_PENCHNG_Msk
 (0x1U << 
USB_OTG_HPRT_PENCHNG_Pos
è

	)

14540 
	#USB_OTG_HPRT_PENCHNG
 
USB_OTG_HPRT_PENCHNG_Msk


	)

14541 
	#USB_OTG_HPRT_POCA_Pos
 (4U)

	)

14542 
	#USB_OTG_HPRT_POCA_Msk
 (0x1U << 
USB_OTG_HPRT_POCA_Pos
è

	)

14543 
	#USB_OTG_HPRT_POCA
 
USB_OTG_HPRT_POCA_Msk


	)

14544 
	#USB_OTG_HPRT_POCCHNG_Pos
 (5U)

	)

14545 
	#USB_OTG_HPRT_POCCHNG_Msk
 (0x1U << 
USB_OTG_HPRT_POCCHNG_Pos
è

	)

14546 
	#USB_OTG_HPRT_POCCHNG
 
USB_OTG_HPRT_POCCHNG_Msk


	)

14547 
	#USB_OTG_HPRT_PRES_Pos
 (6U)

	)

14548 
	#USB_OTG_HPRT_PRES_Msk
 (0x1U << 
USB_OTG_HPRT_PRES_Pos
è

	)

14549 
	#USB_OTG_HPRT_PRES
 
USB_OTG_HPRT_PRES_Msk


	)

14550 
	#USB_OTG_HPRT_PSUSP_Pos
 (7U)

	)

14551 
	#USB_OTG_HPRT_PSUSP_Msk
 (0x1U << 
USB_OTG_HPRT_PSUSP_Pos
è

	)

14552 
	#USB_OTG_HPRT_PSUSP
 
USB_OTG_HPRT_PSUSP_Msk


	)

14553 
	#USB_OTG_HPRT_PRST_Pos
 (8U)

	)

14554 
	#USB_OTG_HPRT_PRST_Msk
 (0x1U << 
USB_OTG_HPRT_PRST_Pos
è

	)

14555 
	#USB_OTG_HPRT_PRST
 
USB_OTG_HPRT_PRST_Msk


	)

14557 
	#USB_OTG_HPRT_PLSTS_Pos
 (10U)

	)

14558 
	#USB_OTG_HPRT_PLSTS_Msk
 (0x3U << 
USB_OTG_HPRT_PLSTS_Pos
è

	)

14559 
	#USB_OTG_HPRT_PLSTS
 
USB_OTG_HPRT_PLSTS_Msk


	)

14560 
	#USB_OTG_HPRT_PLSTS_0
 (0x1U << 
USB_OTG_HPRT_PLSTS_Pos
è

	)

14561 
	#USB_OTG_HPRT_PLSTS_1
 (0x2U << 
USB_OTG_HPRT_PLSTS_Pos
è

	)

14562 
	#USB_OTG_HPRT_PPWR_Pos
 (12U)

	)

14563 
	#USB_OTG_HPRT_PPWR_Msk
 (0x1U << 
USB_OTG_HPRT_PPWR_Pos
è

	)

14564 
	#USB_OTG_HPRT_PPWR
 
USB_OTG_HPRT_PPWR_Msk


	)

14566 
	#USB_OTG_HPRT_PTCTL_Pos
 (13U)

	)

14567 
	#USB_OTG_HPRT_PTCTL_Msk
 (0xFU << 
USB_OTG_HPRT_PTCTL_Pos
è

	)

14568 
	#USB_OTG_HPRT_PTCTL
 
USB_OTG_HPRT_PTCTL_Msk


	)

14569 
	#USB_OTG_HPRT_PTCTL_0
 (0x1U << 
USB_OTG_HPRT_PTCTL_Pos
è

	)

14570 
	#USB_OTG_HPRT_PTCTL_1
 (0x2U << 
USB_OTG_HPRT_PTCTL_Pos
è

	)

14571 
	#USB_OTG_HPRT_PTCTL_2
 (0x4U << 
USB_OTG_HPRT_PTCTL_Pos
è

	)

14572 
	#USB_OTG_HPRT_PTCTL_3
 (0x8U << 
USB_OTG_HPRT_PTCTL_Pos
è

	)

14574 
	#USB_OTG_HPRT_PSPD_Pos
 (17U)

	)

14575 
	#USB_OTG_HPRT_PSPD_Msk
 (0x3U << 
USB_OTG_HPRT_PSPD_Pos
è

	)

14576 
	#USB_OTG_HPRT_PSPD
 
USB_OTG_HPRT_PSPD_Msk


	)

14577 
	#USB_OTG_HPRT_PSPD_0
 (0x1U << 
USB_OTG_HPRT_PSPD_Pos
è

	)

14578 
	#USB_OTG_HPRT_PSPD_1
 (0x2U << 
USB_OTG_HPRT_PSPD_Pos
è

	)

14581 
	#USB_OTG_DOEPEACHMSK1_XFRCM_Pos
 (0U)

	)

14582 
	#USB_OTG_DOEPEACHMSK1_XFRCM_Msk
 (0x1U << 
USB_OTG_DOEPEACHMSK1_XFRCM_Pos
è

	)

14583 
	#USB_OTG_DOEPEACHMSK1_XFRCM
 
USB_OTG_DOEPEACHMSK1_XFRCM_Msk


	)

14584 
	#USB_OTG_DOEPEACHMSK1_EPDM_Pos
 (1U)

	)

14585 
	#USB_OTG_DOEPEACHMSK1_EPDM_Msk
 (0x1U << 
USB_OTG_DOEPEACHMSK1_EPDM_Pos
è

	)

14586 
	#USB_OTG_DOEPEACHMSK1_EPDM
 
USB_OTG_DOEPEACHMSK1_EPDM_Msk


	)

14587 
	#USB_OTG_DOEPEACHMSK1_TOM_Pos
 (3U)

	)

14588 
	#USB_OTG_DOEPEACHMSK1_TOM_Msk
 (0x1U << 
USB_OTG_DOEPEACHMSK1_TOM_Pos
è

	)

14589 
	#USB_OTG_DOEPEACHMSK1_TOM
 
USB_OTG_DOEPEACHMSK1_TOM_Msk


	)

14590 
	#USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Pos
 (4U)

	)

14591 
	#USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk
 (0x1U << 
USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Pos
è

	)

14592 
	#USB_OTG_DOEPEACHMSK1_ITTXFEMSK
 
USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk


	)

14593 
	#USB_OTG_DOEPEACHMSK1_INEPNMM_Pos
 (5U)

	)

14594 
	#USB_OTG_DOEPEACHMSK1_INEPNMM_Msk
 (0x1U << 
USB_OTG_DOEPEACHMSK1_INEPNMM_Pos
è

	)

14595 
	#USB_OTG_DOEPEACHMSK1_INEPNMM
 
USB_OTG_DOEPEACHMSK1_INEPNMM_Msk


	)

14596 
	#USB_OTG_DOEPEACHMSK1_INEPNEM_Pos
 (6U)

	)

14597 
	#USB_OTG_DOEPEACHMSK1_INEPNEM_Msk
 (0x1U << 
USB_OTG_DOEPEACHMSK1_INEPNEM_Pos
è

	)

14598 
	#USB_OTG_DOEPEACHMSK1_INEPNEM
 
USB_OTG_DOEPEACHMSK1_INEPNEM_Msk


	)

14599 
	#USB_OTG_DOEPEACHMSK1_TXFURM_Pos
 (8U)

	)

14600 
	#USB_OTG_DOEPEACHMSK1_TXFURM_Msk
 (0x1U << 
USB_OTG_DOEPEACHMSK1_TXFURM_Pos
è

	)

14601 
	#USB_OTG_DOEPEACHMSK1_TXFURM
 
USB_OTG_DOEPEACHMSK1_TXFURM_Msk


	)

14602 
	#USB_OTG_DOEPEACHMSK1_BIM_Pos
 (9U)

	)

14603 
	#USB_OTG_DOEPEACHMSK1_BIM_Msk
 (0x1U << 
USB_OTG_DOEPEACHMSK1_BIM_Pos
è

	)

14604 
	#USB_OTG_DOEPEACHMSK1_BIM
 
USB_OTG_DOEPEACHMSK1_BIM_Msk


	)

14605 
	#USB_OTG_DOEPEACHMSK1_BERRM_Pos
 (12U)

	)

14606 
	#USB_OTG_DOEPEACHMSK1_BERRM_Msk
 (0x1U << 
USB_OTG_DOEPEACHMSK1_BERRM_Pos
è

	)

14607 
	#USB_OTG_DOEPEACHMSK1_BERRM
 
USB_OTG_DOEPEACHMSK1_BERRM_Msk


	)

14608 
	#USB_OTG_DOEPEACHMSK1_NAKM_Pos
 (13U)

	)

14609 
	#USB_OTG_DOEPEACHMSK1_NAKM_Msk
 (0x1U << 
USB_OTG_DOEPEACHMSK1_NAKM_Pos
è

	)

14610 
	#USB_OTG_DOEPEACHMSK1_NAKM
 
USB_OTG_DOEPEACHMSK1_NAKM_Msk


	)

14611 
	#USB_OTG_DOEPEACHMSK1_NYETM_Pos
 (14U)

	)

14612 
	#USB_OTG_DOEPEACHMSK1_NYETM_Msk
 (0x1U << 
USB_OTG_DOEPEACHMSK1_NYETM_Pos
è

	)

14613 
	#USB_OTG_DOEPEACHMSK1_NYETM
 
USB_OTG_DOEPEACHMSK1_NYETM_Msk


	)

14616 
	#USB_OTG_HPTXFSIZ_PTXSA_Pos
 (0U)

	)

14617 
	#USB_OTG_HPTXFSIZ_PTXSA_Msk
 (0xFFFFU << 
USB_OTG_HPTXFSIZ_PTXSA_Pos
è

	)

14618 
	#USB_OTG_HPTXFSIZ_PTXSA
 
USB_OTG_HPTXFSIZ_PTXSA_Msk


	)

14619 
	#USB_OTG_HPTXFSIZ_PTXFD_Pos
 (16U)

	)

14620 
	#USB_OTG_HPTXFSIZ_PTXFD_Msk
 (0xFFFFU << 
USB_OTG_HPTXFSIZ_PTXFD_Pos
è

	)

14621 
	#USB_OTG_HPTXFSIZ_PTXFD
 
USB_OTG_HPTXFSIZ_PTXFD_Msk


	)

14624 
	#USB_OTG_DIEPCTL_MPSIZ_Pos
 (0U)

	)

14625 
	#USB_OTG_DIEPCTL_MPSIZ_Msk
 (0x7FFU << 
USB_OTG_DIEPCTL_MPSIZ_Pos
è

	)

14626 
	#USB_OTG_DIEPCTL_MPSIZ
 
USB_OTG_DIEPCTL_MPSIZ_Msk


	)

14627 
	#USB_OTG_DIEPCTL_USBAEP_Pos
 (15U)

	)

14628 
	#USB_OTG_DIEPCTL_USBAEP_Msk
 (0x1U << 
USB_OTG_DIEPCTL_USBAEP_Pos
è

	)

14629 
	#USB_OTG_DIEPCTL_USBAEP
 
USB_OTG_DIEPCTL_USBAEP_Msk


	)

14630 
	#USB_OTG_DIEPCTL_EONUM_DPID_Pos
 (16U)

	)

14631 
	#USB_OTG_DIEPCTL_EONUM_DPID_Msk
 (0x1U << 
USB_OTG_DIEPCTL_EONUM_DPID_Pos
è

	)

14632 
	#USB_OTG_DIEPCTL_EONUM_DPID
 
USB_OTG_DIEPCTL_EONUM_DPID_Msk


	)

14633 
	#USB_OTG_DIEPCTL_NAKSTS_Pos
 (17U)

	)

14634 
	#USB_OTG_DIEPCTL_NAKSTS_Msk
 (0x1U << 
USB_OTG_DIEPCTL_NAKSTS_Pos
è

	)

14635 
	#USB_OTG_DIEPCTL_NAKSTS
 
USB_OTG_DIEPCTL_NAKSTS_Msk


	)

14637 
	#USB_OTG_DIEPCTL_EPTYP_Pos
 (18U)

	)

14638 
	#USB_OTG_DIEPCTL_EPTYP_Msk
 (0x3U << 
USB_OTG_DIEPCTL_EPTYP_Pos
è

	)

14639 
	#USB_OTG_DIEPCTL_EPTYP
 
USB_OTG_DIEPCTL_EPTYP_Msk


	)

14640 
	#USB_OTG_DIEPCTL_EPTYP_0
 (0x1U << 
USB_OTG_DIEPCTL_EPTYP_Pos
è

	)

14641 
	#USB_OTG_DIEPCTL_EPTYP_1
 (0x2U << 
USB_OTG_DIEPCTL_EPTYP_Pos
è

	)

14642 
	#USB_OTG_DIEPCTL_STALL_Pos
 (21U)

	)

14643 
	#USB_OTG_DIEPCTL_STALL_Msk
 (0x1U << 
USB_OTG_DIEPCTL_STALL_Pos
è

	)

14644 
	#USB_OTG_DIEPCTL_STALL
 
USB_OTG_DIEPCTL_STALL_Msk


	)

14646 
	#USB_OTG_DIEPCTL_TXFNUM_Pos
 (22U)

	)

14647 
	#USB_OTG_DIEPCTL_TXFNUM_Msk
 (0xFU << 
USB_OTG_DIEPCTL_TXFNUM_Pos
è

	)

14648 
	#USB_OTG_DIEPCTL_TXFNUM
 
USB_OTG_DIEPCTL_TXFNUM_Msk


	)

14649 
	#USB_OTG_DIEPCTL_TXFNUM_0
 (0x1U << 
USB_OTG_DIEPCTL_TXFNUM_Pos
è

	)

14650 
	#USB_OTG_DIEPCTL_TXFNUM_1
 (0x2U << 
USB_OTG_DIEPCTL_TXFNUM_Pos
è

	)

14651 
	#USB_OTG_DIEPCTL_TXFNUM_2
 (0x4U << 
USB_OTG_DIEPCTL_TXFNUM_Pos
è

	)

14652 
	#USB_OTG_DIEPCTL_TXFNUM_3
 (0x8U << 
USB_OTG_DIEPCTL_TXFNUM_Pos
è

	)

14653 
	#USB_OTG_DIEPCTL_CNAK_Pos
 (26U)

	)

14654 
	#USB_OTG_DIEPCTL_CNAK_Msk
 (0x1U << 
USB_OTG_DIEPCTL_CNAK_Pos
è

	)

14655 
	#USB_OTG_DIEPCTL_CNAK
 
USB_OTG_DIEPCTL_CNAK_Msk


	)

14656 
	#USB_OTG_DIEPCTL_SNAK_Pos
 (27U)

	)

14657 
	#USB_OTG_DIEPCTL_SNAK_Msk
 (0x1U << 
USB_OTG_DIEPCTL_SNAK_Pos
è

	)

14658 
	#USB_OTG_DIEPCTL_SNAK
 
USB_OTG_DIEPCTL_SNAK_Msk


	)

14659 
	#USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Pos
 (28U)

	)

14660 
	#USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk
 (0x1U << 
USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Pos
è

	)

14661 
	#USB_OTG_DIEPCTL_SD0PID_SEVNFRM
 
USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk


	)

14662 
	#USB_OTG_DIEPCTL_SODDFRM_Pos
 (29U)

	)

14663 
	#USB_OTG_DIEPCTL_SODDFRM_Msk
 (0x1U << 
USB_OTG_DIEPCTL_SODDFRM_Pos
è

	)

14664 
	#USB_OTG_DIEPCTL_SODDFRM
 
USB_OTG_DIEPCTL_SODDFRM_Msk


	)

14665 
	#USB_OTG_DIEPCTL_EPDIS_Pos
 (30U)

	)

14666 
	#USB_OTG_DIEPCTL_EPDIS_Msk
 (0x1U << 
USB_OTG_DIEPCTL_EPDIS_Pos
è

	)

14667 
	#USB_OTG_DIEPCTL_EPDIS
 
USB_OTG_DIEPCTL_EPDIS_Msk


	)

14668 
	#USB_OTG_DIEPCTL_EPENA_Pos
 (31U)

	)

14669 
	#USB_OTG_DIEPCTL_EPENA_Msk
 (0x1U << 
USB_OTG_DIEPCTL_EPENA_Pos
è

	)

14670 
	#USB_OTG_DIEPCTL_EPENA
 
USB_OTG_DIEPCTL_EPENA_Msk


	)

14673 
	#USB_OTG_HCCHAR_MPSIZ_Pos
 (0U)

	)

14674 
	#USB_OTG_HCCHAR_MPSIZ_Msk
 (0x7FFU << 
USB_OTG_HCCHAR_MPSIZ_Pos
è

	)

14675 
	#USB_OTG_HCCHAR_MPSIZ
 
USB_OTG_HCCHAR_MPSIZ_Msk


	)

14677 
	#USB_OTG_HCCHAR_EPNUM_Pos
 (11U)

	)

14678 
	#USB_OTG_HCCHAR_EPNUM_Msk
 (0xFU << 
USB_OTG_HCCHAR_EPNUM_Pos
è

	)

14679 
	#USB_OTG_HCCHAR_EPNUM
 
USB_OTG_HCCHAR_EPNUM_Msk


	)

14680 
	#USB_OTG_HCCHAR_EPNUM_0
 (0x1U << 
USB_OTG_HCCHAR_EPNUM_Pos
è

	)

14681 
	#USB_OTG_HCCHAR_EPNUM_1
 (0x2U << 
USB_OTG_HCCHAR_EPNUM_Pos
è

	)

14682 
	#USB_OTG_HCCHAR_EPNUM_2
 (0x4U << 
USB_OTG_HCCHAR_EPNUM_Pos
è

	)

14683 
	#USB_OTG_HCCHAR_EPNUM_3
 (0x8U << 
USB_OTG_HCCHAR_EPNUM_Pos
è

	)

14684 
	#USB_OTG_HCCHAR_EPDIR_Pos
 (15U)

	)

14685 
	#USB_OTG_HCCHAR_EPDIR_Msk
 (0x1U << 
USB_OTG_HCCHAR_EPDIR_Pos
è

	)

14686 
	#USB_OTG_HCCHAR_EPDIR
 
USB_OTG_HCCHAR_EPDIR_Msk


	)

14687 
	#USB_OTG_HCCHAR_LSDEV_Pos
 (17U)

	)

14688 
	#USB_OTG_HCCHAR_LSDEV_Msk
 (0x1U << 
USB_OTG_HCCHAR_LSDEV_Pos
è

	)

14689 
	#USB_OTG_HCCHAR_LSDEV
 
USB_OTG_HCCHAR_LSDEV_Msk


	)

14691 
	#USB_OTG_HCCHAR_EPTYP_Pos
 (18U)

	)

14692 
	#USB_OTG_HCCHAR_EPTYP_Msk
 (0x3U << 
USB_OTG_HCCHAR_EPTYP_Pos
è

	)

14693 
	#USB_OTG_HCCHAR_EPTYP
 
USB_OTG_HCCHAR_EPTYP_Msk


	)

14694 
	#USB_OTG_HCCHAR_EPTYP_0
 (0x1U << 
USB_OTG_HCCHAR_EPTYP_Pos
è

	)

14695 
	#USB_OTG_HCCHAR_EPTYP_1
 (0x2U << 
USB_OTG_HCCHAR_EPTYP_Pos
è

	)

14697 
	#USB_OTG_HCCHAR_MC_Pos
 (20U)

	)

14698 
	#USB_OTG_HCCHAR_MC_Msk
 (0x3U << 
USB_OTG_HCCHAR_MC_Pos
è

	)

14699 
	#USB_OTG_HCCHAR_MC
 
USB_OTG_HCCHAR_MC_Msk


	)

14700 
	#USB_OTG_HCCHAR_MC_0
 (0x1U << 
USB_OTG_HCCHAR_MC_Pos
è

	)

14701 
	#USB_OTG_HCCHAR_MC_1
 (0x2U << 
USB_OTG_HCCHAR_MC_Pos
è

	)

14703 
	#USB_OTG_HCCHAR_DAD_Pos
 (22U)

	)

14704 
	#USB_OTG_HCCHAR_DAD_Msk
 (0x7FU << 
USB_OTG_HCCHAR_DAD_Pos
è

	)

14705 
	#USB_OTG_HCCHAR_DAD
 
USB_OTG_HCCHAR_DAD_Msk


	)

14706 
	#USB_OTG_HCCHAR_DAD_0
 (0x01U << 
USB_OTG_HCCHAR_DAD_Pos
è

	)

14707 
	#USB_OTG_HCCHAR_DAD_1
 (0x02U << 
USB_OTG_HCCHAR_DAD_Pos
è

	)

14708 
	#USB_OTG_HCCHAR_DAD_2
 (0x04U << 
USB_OTG_HCCHAR_DAD_Pos
è

	)

14709 
	#USB_OTG_HCCHAR_DAD_3
 (0x08U << 
USB_OTG_HCCHAR_DAD_Pos
è

	)

14710 
	#USB_OTG_HCCHAR_DAD_4
 (0x10U << 
USB_OTG_HCCHAR_DAD_Pos
è

	)

14711 
	#USB_OTG_HCCHAR_DAD_5
 (0x20U << 
USB_OTG_HCCHAR_DAD_Pos
è

	)

14712 
	#USB_OTG_HCCHAR_DAD_6
 (0x40U << 
USB_OTG_HCCHAR_DAD_Pos
è

	)

14713 
	#USB_OTG_HCCHAR_ODDFRM_Pos
 (29U)

	)

14714 
	#USB_OTG_HCCHAR_ODDFRM_Msk
 (0x1U << 
USB_OTG_HCCHAR_ODDFRM_Pos
è

	)

14715 
	#USB_OTG_HCCHAR_ODDFRM
 
USB_OTG_HCCHAR_ODDFRM_Msk


	)

14716 
	#USB_OTG_HCCHAR_CHDIS_Pos
 (30U)

	)

14717 
	#USB_OTG_HCCHAR_CHDIS_Msk
 (0x1U << 
USB_OTG_HCCHAR_CHDIS_Pos
è

	)

14718 
	#USB_OTG_HCCHAR_CHDIS
 
USB_OTG_HCCHAR_CHDIS_Msk


	)

14719 
	#USB_OTG_HCCHAR_CHENA_Pos
 (31U)

	)

14720 
	#USB_OTG_HCCHAR_CHENA_Msk
 (0x1U << 
USB_OTG_HCCHAR_CHENA_Pos
è

	)

14721 
	#USB_OTG_HCCHAR_CHENA
 
USB_OTG_HCCHAR_CHENA_Msk


	)

14725 
	#USB_OTG_HCSPLT_PRTADDR_Pos
 (0U)

	)

14726 
	#USB_OTG_HCSPLT_PRTADDR_Msk
 (0x7FU << 
USB_OTG_HCSPLT_PRTADDR_Pos
è

	)

14727 
	#USB_OTG_HCSPLT_PRTADDR
 
USB_OTG_HCSPLT_PRTADDR_Msk


	)

14728 
	#USB_OTG_HCSPLT_PRTADDR_0
 (0x01U << 
USB_OTG_HCSPLT_PRTADDR_Pos
è

	)

14729 
	#USB_OTG_HCSPLT_PRTADDR_1
 (0x02U << 
USB_OTG_HCSPLT_PRTADDR_Pos
è

	)

14730 
	#USB_OTG_HCSPLT_PRTADDR_2
 (0x04U << 
USB_OTG_HCSPLT_PRTADDR_Pos
è

	)

14731 
	#USB_OTG_HCSPLT_PRTADDR_3
 (0x08U << 
USB_OTG_HCSPLT_PRTADDR_Pos
è

	)

14732 
	#USB_OTG_HCSPLT_PRTADDR_4
 (0x10U << 
USB_OTG_HCSPLT_PRTADDR_Pos
è

	)

14733 
	#USB_OTG_HCSPLT_PRTADDR_5
 (0x20U << 
USB_OTG_HCSPLT_PRTADDR_Pos
è

	)

14734 
	#USB_OTG_HCSPLT_PRTADDR_6
 (0x40U << 
USB_OTG_HCSPLT_PRTADDR_Pos
è

	)

14736 
	#USB_OTG_HCSPLT_HUBADDR_Pos
 (7U)

	)

14737 
	#USB_OTG_HCSPLT_HUBADDR_Msk
 (0x7FU << 
USB_OTG_HCSPLT_HUBADDR_Pos
è

	)

14738 
	#USB_OTG_HCSPLT_HUBADDR
 
USB_OTG_HCSPLT_HUBADDR_Msk


	)

14739 
	#USB_OTG_HCSPLT_HUBADDR_0
 (0x01U << 
USB_OTG_HCSPLT_HUBADDR_Pos
è

	)

14740 
	#USB_OTG_HCSPLT_HUBADDR_1
 (0x02U << 
USB_OTG_HCSPLT_HUBADDR_Pos
è

	)

14741 
	#USB_OTG_HCSPLT_HUBADDR_2
 (0x04U << 
USB_OTG_HCSPLT_HUBADDR_Pos
è

	)

14742 
	#USB_OTG_HCSPLT_HUBADDR_3
 (0x08U << 
USB_OTG_HCSPLT_HUBADDR_Pos
è

	)

14743 
	#USB_OTG_HCSPLT_HUBADDR_4
 (0x10U << 
USB_OTG_HCSPLT_HUBADDR_Pos
è

	)

14744 
	#USB_OTG_HCSPLT_HUBADDR_5
 (0x20U << 
USB_OTG_HCSPLT_HUBADDR_Pos
è

	)

14745 
	#USB_OTG_HCSPLT_HUBADDR_6
 (0x40U << 
USB_OTG_HCSPLT_HUBADDR_Pos
è

	)

14747 
	#USB_OTG_HCSPLT_XACTPOS_Pos
 (14U)

	)

14748 
	#USB_OTG_HCSPLT_XACTPOS_Msk
 (0x3U << 
USB_OTG_HCSPLT_XACTPOS_Pos
è

	)

14749 
	#USB_OTG_HCSPLT_XACTPOS
 
USB_OTG_HCSPLT_XACTPOS_Msk


	)

14750 
	#USB_OTG_HCSPLT_XACTPOS_0
 (0x1U << 
USB_OTG_HCSPLT_XACTPOS_Pos
è

	)

14751 
	#USB_OTG_HCSPLT_XACTPOS_1
 (0x2U << 
USB_OTG_HCSPLT_XACTPOS_Pos
è

	)

14752 
	#USB_OTG_HCSPLT_COMPLSPLT_Pos
 (16U)

	)

14753 
	#USB_OTG_HCSPLT_COMPLSPLT_Msk
 (0x1U << 
USB_OTG_HCSPLT_COMPLSPLT_Pos
è

	)

14754 
	#USB_OTG_HCSPLT_COMPLSPLT
 
USB_OTG_HCSPLT_COMPLSPLT_Msk


	)

14755 
	#USB_OTG_HCSPLT_SPLITEN_Pos
 (31U)

	)

14756 
	#USB_OTG_HCSPLT_SPLITEN_Msk
 (0x1U << 
USB_OTG_HCSPLT_SPLITEN_Pos
è

	)

14757 
	#USB_OTG_HCSPLT_SPLITEN
 
USB_OTG_HCSPLT_SPLITEN_Msk


	)

14760 
	#USB_OTG_HCINT_XFRC_Pos
 (0U)

	)

14761 
	#USB_OTG_HCINT_XFRC_Msk
 (0x1U << 
USB_OTG_HCINT_XFRC_Pos
è

	)

14762 
	#USB_OTG_HCINT_XFRC
 
USB_OTG_HCINT_XFRC_Msk


	)

14763 
	#USB_OTG_HCINT_CHH_Pos
 (1U)

	)

14764 
	#USB_OTG_HCINT_CHH_Msk
 (0x1U << 
USB_OTG_HCINT_CHH_Pos
è

	)

14765 
	#USB_OTG_HCINT_CHH
 
USB_OTG_HCINT_CHH_Msk


	)

14766 
	#USB_OTG_HCINT_AHBERR_Pos
 (2U)

	)

14767 
	#USB_OTG_HCINT_AHBERR_Msk
 (0x1U << 
USB_OTG_HCINT_AHBERR_Pos
è

	)

14768 
	#USB_OTG_HCINT_AHBERR
 
USB_OTG_HCINT_AHBERR_Msk


	)

14769 
	#USB_OTG_HCINT_STALL_Pos
 (3U)

	)

14770 
	#USB_OTG_HCINT_STALL_Msk
 (0x1U << 
USB_OTG_HCINT_STALL_Pos
è

	)

14771 
	#USB_OTG_HCINT_STALL
 
USB_OTG_HCINT_STALL_Msk


	)

14772 
	#USB_OTG_HCINT_NAK_Pos
 (4U)

	)

14773 
	#USB_OTG_HCINT_NAK_Msk
 (0x1U << 
USB_OTG_HCINT_NAK_Pos
è

	)

14774 
	#USB_OTG_HCINT_NAK
 
USB_OTG_HCINT_NAK_Msk


	)

14775 
	#USB_OTG_HCINT_ACK_Pos
 (5U)

	)

14776 
	#USB_OTG_HCINT_ACK_Msk
 (0x1U << 
USB_OTG_HCINT_ACK_Pos
è

	)

14777 
	#USB_OTG_HCINT_ACK
 
USB_OTG_HCINT_ACK_Msk


	)

14778 
	#USB_OTG_HCINT_NYET_Pos
 (6U)

	)

14779 
	#USB_OTG_HCINT_NYET_Msk
 (0x1U << 
USB_OTG_HCINT_NYET_Pos
è

	)

14780 
	#USB_OTG_HCINT_NYET
 
USB_OTG_HCINT_NYET_Msk


	)

14781 
	#USB_OTG_HCINT_TXERR_Pos
 (7U)

	)

14782 
	#USB_OTG_HCINT_TXERR_Msk
 (0x1U << 
USB_OTG_HCINT_TXERR_Pos
è

	)

14783 
	#USB_OTG_HCINT_TXERR
 
USB_OTG_HCINT_TXERR_Msk


	)

14784 
	#USB_OTG_HCINT_BBERR_Pos
 (8U)

	)

14785 
	#USB_OTG_HCINT_BBERR_Msk
 (0x1U << 
USB_OTG_HCINT_BBERR_Pos
è

	)

14786 
	#USB_OTG_HCINT_BBERR
 
USB_OTG_HCINT_BBERR_Msk


	)

14787 
	#USB_OTG_HCINT_FRMOR_Pos
 (9U)

	)

14788 
	#USB_OTG_HCINT_FRMOR_Msk
 (0x1U << 
USB_OTG_HCINT_FRMOR_Pos
è

	)

14789 
	#USB_OTG_HCINT_FRMOR
 
USB_OTG_HCINT_FRMOR_Msk


	)

14790 
	#USB_OTG_HCINT_DTERR_Pos
 (10U)

	)

14791 
	#USB_OTG_HCINT_DTERR_Msk
 (0x1U << 
USB_OTG_HCINT_DTERR_Pos
è

	)

14792 
	#USB_OTG_HCINT_DTERR
 
USB_OTG_HCINT_DTERR_Msk


	)

14795 
	#USB_OTG_DIEPINT_XFRC_Pos
 (0U)

	)

14796 
	#USB_OTG_DIEPINT_XFRC_Msk
 (0x1U << 
USB_OTG_DIEPINT_XFRC_Pos
è

	)

14797 
	#USB_OTG_DIEPINT_XFRC
 
USB_OTG_DIEPINT_XFRC_Msk


	)

14798 
	#USB_OTG_DIEPINT_EPDISD_Pos
 (1U)

	)

14799 
	#USB_OTG_DIEPINT_EPDISD_Msk
 (0x1U << 
USB_OTG_DIEPINT_EPDISD_Pos
è

	)

14800 
	#USB_OTG_DIEPINT_EPDISD
 
USB_OTG_DIEPINT_EPDISD_Msk


	)

14801 
	#USB_OTG_DIEPINT_TOC_Pos
 (3U)

	)

14802 
	#USB_OTG_DIEPINT_TOC_Msk
 (0x1U << 
USB_OTG_DIEPINT_TOC_Pos
è

	)

14803 
	#USB_OTG_DIEPINT_TOC
 
USB_OTG_DIEPINT_TOC_Msk


	)

14804 
	#USB_OTG_DIEPINT_ITTXFE_Pos
 (4U)

	)

14805 
	#USB_OTG_DIEPINT_ITTXFE_Msk
 (0x1U << 
USB_OTG_DIEPINT_ITTXFE_Pos
è

	)

14806 
	#USB_OTG_DIEPINT_ITTXFE
 
USB_OTG_DIEPINT_ITTXFE_Msk


	)

14807 
	#USB_OTG_DIEPINT_INEPNE_Pos
 (6U)

	)

14808 
	#USB_OTG_DIEPINT_INEPNE_Msk
 (0x1U << 
USB_OTG_DIEPINT_INEPNE_Pos
è

	)

14809 
	#USB_OTG_DIEPINT_INEPNE
 
USB_OTG_DIEPINT_INEPNE_Msk


	)

14810 
	#USB_OTG_DIEPINT_TXFE_Pos
 (7U)

	)

14811 
	#USB_OTG_DIEPINT_TXFE_Msk
 (0x1U << 
USB_OTG_DIEPINT_TXFE_Pos
è

	)

14812 
	#USB_OTG_DIEPINT_TXFE
 
USB_OTG_DIEPINT_TXFE_Msk


	)

14813 
	#USB_OTG_DIEPINT_TXFIFOUDRN_Pos
 (8U)

	)

14814 
	#USB_OTG_DIEPINT_TXFIFOUDRN_Msk
 (0x1U << 
USB_OTG_DIEPINT_TXFIFOUDRN_Pos
è

	)

14815 
	#USB_OTG_DIEPINT_TXFIFOUDRN
 
USB_OTG_DIEPINT_TXFIFOUDRN_Msk


	)

14816 
	#USB_OTG_DIEPINT_BNA_Pos
 (9U)

	)

14817 
	#USB_OTG_DIEPINT_BNA_Msk
 (0x1U << 
USB_OTG_DIEPINT_BNA_Pos
è

	)

14818 
	#USB_OTG_DIEPINT_BNA
 
USB_OTG_DIEPINT_BNA_Msk


	)

14819 
	#USB_OTG_DIEPINT_PKTDRPSTS_Pos
 (11U)

	)

14820 
	#USB_OTG_DIEPINT_PKTDRPSTS_Msk
 (0x1U << 
USB_OTG_DIEPINT_PKTDRPSTS_Pos
è

	)

14821 
	#USB_OTG_DIEPINT_PKTDRPSTS
 
USB_OTG_DIEPINT_PKTDRPSTS_Msk


	)

14822 
	#USB_OTG_DIEPINT_BERR_Pos
 (12U)

	)

14823 
	#USB_OTG_DIEPINT_BERR_Msk
 (0x1U << 
USB_OTG_DIEPINT_BERR_Pos
è

	)

14824 
	#USB_OTG_DIEPINT_BERR
 
USB_OTG_DIEPINT_BERR_Msk


	)

14825 
	#USB_OTG_DIEPINT_NAK_Pos
 (13U)

	)

14826 
	#USB_OTG_DIEPINT_NAK_Msk
 (0x1U << 
USB_OTG_DIEPINT_NAK_Pos
è

	)

14827 
	#USB_OTG_DIEPINT_NAK
 
USB_OTG_DIEPINT_NAK_Msk


	)

14830 
	#USB_OTG_HCINTMSK_XFRCM_Pos
 (0U)

	)

14831 
	#USB_OTG_HCINTMSK_XFRCM_Msk
 (0x1U << 
USB_OTG_HCINTMSK_XFRCM_Pos
è

	)

14832 
	#USB_OTG_HCINTMSK_XFRCM
 
USB_OTG_HCINTMSK_XFRCM_Msk


	)

14833 
	#USB_OTG_HCINTMSK_CHHM_Pos
 (1U)

	)

14834 
	#USB_OTG_HCINTMSK_CHHM_Msk
 (0x1U << 
USB_OTG_HCINTMSK_CHHM_Pos
è

	)

14835 
	#USB_OTG_HCINTMSK_CHHM
 
USB_OTG_HCINTMSK_CHHM_Msk


	)

14836 
	#USB_OTG_HCINTMSK_AHBERR_Pos
 (2U)

	)

14837 
	#USB_OTG_HCINTMSK_AHBERR_Msk
 (0x1U << 
USB_OTG_HCINTMSK_AHBERR_Pos
è

	)

14838 
	#USB_OTG_HCINTMSK_AHBERR
 
USB_OTG_HCINTMSK_AHBERR_Msk


	)

14839 
	#USB_OTG_HCINTMSK_STALLM_Pos
 (3U)

	)

14840 
	#USB_OTG_HCINTMSK_STALLM_Msk
 (0x1U << 
USB_OTG_HCINTMSK_STALLM_Pos
è

	)

14841 
	#USB_OTG_HCINTMSK_STALLM
 
USB_OTG_HCINTMSK_STALLM_Msk


	)

14842 
	#USB_OTG_HCINTMSK_NAKM_Pos
 (4U)

	)

14843 
	#USB_OTG_HCINTMSK_NAKM_Msk
 (0x1U << 
USB_OTG_HCINTMSK_NAKM_Pos
è

	)

14844 
	#USB_OTG_HCINTMSK_NAKM
 
USB_OTG_HCINTMSK_NAKM_Msk


	)

14845 
	#USB_OTG_HCINTMSK_ACKM_Pos
 (5U)

	)

14846 
	#USB_OTG_HCINTMSK_ACKM_Msk
 (0x1U << 
USB_OTG_HCINTMSK_ACKM_Pos
è

	)

14847 
	#USB_OTG_HCINTMSK_ACKM
 
USB_OTG_HCINTMSK_ACKM_Msk


	)

14848 
	#USB_OTG_HCINTMSK_NYET_Pos
 (6U)

	)

14849 
	#USB_OTG_HCINTMSK_NYET_Msk
 (0x1U << 
USB_OTG_HCINTMSK_NYET_Pos
è

	)

14850 
	#USB_OTG_HCINTMSK_NYET
 
USB_OTG_HCINTMSK_NYET_Msk


	)

14851 
	#USB_OTG_HCINTMSK_TXERRM_Pos
 (7U)

	)

14852 
	#USB_OTG_HCINTMSK_TXERRM_Msk
 (0x1U << 
USB_OTG_HCINTMSK_TXERRM_Pos
è

	)

14853 
	#USB_OTG_HCINTMSK_TXERRM
 
USB_OTG_HCINTMSK_TXERRM_Msk


	)

14854 
	#USB_OTG_HCINTMSK_BBERRM_Pos
 (8U)

	)

14855 
	#USB_OTG_HCINTMSK_BBERRM_Msk
 (0x1U << 
USB_OTG_HCINTMSK_BBERRM_Pos
è

	)

14856 
	#USB_OTG_HCINTMSK_BBERRM
 
USB_OTG_HCINTMSK_BBERRM_Msk


	)

14857 
	#USB_OTG_HCINTMSK_FRMORM_Pos
 (9U)

	)

14858 
	#USB_OTG_HCINTMSK_FRMORM_Msk
 (0x1U << 
USB_OTG_HCINTMSK_FRMORM_Pos
è

	)

14859 
	#USB_OTG_HCINTMSK_FRMORM
 
USB_OTG_HCINTMSK_FRMORM_Msk


	)

14860 
	#USB_OTG_HCINTMSK_DTERRM_Pos
 (10U)

	)

14861 
	#USB_OTG_HCINTMSK_DTERRM_Msk
 (0x1U << 
USB_OTG_HCINTMSK_DTERRM_Pos
è

	)

14862 
	#USB_OTG_HCINTMSK_DTERRM
 
USB_OTG_HCINTMSK_DTERRM_Msk


	)

14866 
	#USB_OTG_DIEPTSIZ_XFRSIZ_Pos
 (0U)

	)

14867 
	#USB_OTG_DIEPTSIZ_XFRSIZ_Msk
 (0x7FFFFU << 
USB_OTG_DIEPTSIZ_XFRSIZ_Pos
è

	)

14868 
	#USB_OTG_DIEPTSIZ_XFRSIZ
 
USB_OTG_DIEPTSIZ_XFRSIZ_Msk


	)

14869 
	#USB_OTG_DIEPTSIZ_PKTCNT_Pos
 (19U)

	)

14870 
	#USB_OTG_DIEPTSIZ_PKTCNT_Msk
 (0x3FFU << 
USB_OTG_DIEPTSIZ_PKTCNT_Pos
è

	)

14871 
	#USB_OTG_DIEPTSIZ_PKTCNT
 
USB_OTG_DIEPTSIZ_PKTCNT_Msk


	)

14872 
	#USB_OTG_DIEPTSIZ_MULCNT_Pos
 (29U)

	)

14873 
	#USB_OTG_DIEPTSIZ_MULCNT_Msk
 (0x3U << 
USB_OTG_DIEPTSIZ_MULCNT_Pos
è

	)

14874 
	#USB_OTG_DIEPTSIZ_MULCNT
 
USB_OTG_DIEPTSIZ_MULCNT_Msk


	)

14876 
	#USB_OTG_HCTSIZ_XFRSIZ_Pos
 (0U)

	)

14877 
	#USB_OTG_HCTSIZ_XFRSIZ_Msk
 (0x7FFFFU << 
USB_OTG_HCTSIZ_XFRSIZ_Pos
è

	)

14878 
	#USB_OTG_HCTSIZ_XFRSIZ
 
USB_OTG_HCTSIZ_XFRSIZ_Msk


	)

14879 
	#USB_OTG_HCTSIZ_PKTCNT_Pos
 (19U)

	)

14880 
	#USB_OTG_HCTSIZ_PKTCNT_Msk
 (0x3FFU << 
USB_OTG_HCTSIZ_PKTCNT_Pos
è

	)

14881 
	#USB_OTG_HCTSIZ_PKTCNT
 
USB_OTG_HCTSIZ_PKTCNT_Msk


	)

14882 
	#USB_OTG_HCTSIZ_DOPING_Pos
 (31U)

	)

14883 
	#USB_OTG_HCTSIZ_DOPING_Msk
 (0x1U << 
USB_OTG_HCTSIZ_DOPING_Pos
è

	)

14884 
	#USB_OTG_HCTSIZ_DOPING
 
USB_OTG_HCTSIZ_DOPING_Msk


	)

14885 
	#USB_OTG_HCTSIZ_DPID_Pos
 (29U)

	)

14886 
	#USB_OTG_HCTSIZ_DPID_Msk
 (0x3U << 
USB_OTG_HCTSIZ_DPID_Pos
è

	)

14887 
	#USB_OTG_HCTSIZ_DPID
 
USB_OTG_HCTSIZ_DPID_Msk


	)

14888 
	#USB_OTG_HCTSIZ_DPID_0
 (0x1U << 
USB_OTG_HCTSIZ_DPID_Pos
è

	)

14889 
	#USB_OTG_HCTSIZ_DPID_1
 (0x2U << 
USB_OTG_HCTSIZ_DPID_Pos
è

	)

14892 
	#USB_OTG_DIEPDMA_DMAADDR_Pos
 (0U)

	)

14893 
	#USB_OTG_DIEPDMA_DMAADDR_Msk
 (0xFFFFFFFFU << 
USB_OTG_DIEPDMA_DMAADDR_Pos
è

	)

14894 
	#USB_OTG_DIEPDMA_DMAADDR
 
USB_OTG_DIEPDMA_DMAADDR_Msk


	)

14897 
	#USB_OTG_HCDMA_DMAADDR_Pos
 (0U)

	)

14898 
	#USB_OTG_HCDMA_DMAADDR_Msk
 (0xFFFFFFFFU << 
USB_OTG_HCDMA_DMAADDR_Pos
è

	)

14899 
	#USB_OTG_HCDMA_DMAADDR
 
USB_OTG_HCDMA_DMAADDR_Msk


	)

14902 
	#USB_OTG_DTXFSTS_INEPTFSAV_Pos
 (0U)

	)

14903 
	#USB_OTG_DTXFSTS_INEPTFSAV_Msk
 (0xFFFFU << 
USB_OTG_DTXFSTS_INEPTFSAV_Pos
è

	)

14904 
	#USB_OTG_DTXFSTS_INEPTFSAV
 
USB_OTG_DTXFSTS_INEPTFSAV_Msk


	)

14907 
	#USB_OTG_DIEPTXF_INEPTXSA_Pos
 (0U)

	)

14908 
	#USB_OTG_DIEPTXF_INEPTXSA_Msk
 (0xFFFFU << 
USB_OTG_DIEPTXF_INEPTXSA_Pos
è

	)

14909 
	#USB_OTG_DIEPTXF_INEPTXSA
 
USB_OTG_DIEPTXF_INEPTXSA_Msk


	)

14910 
	#USB_OTG_DIEPTXF_INEPTXFD_Pos
 (16U)

	)

14911 
	#USB_OTG_DIEPTXF_INEPTXFD_Msk
 (0xFFFFU << 
USB_OTG_DIEPTXF_INEPTXFD_Pos
è

	)

14912 
	#USB_OTG_DIEPTXF_INEPTXFD
 
USB_OTG_DIEPTXF_INEPTXFD_Msk


	)

14916 
	#USB_OTG_DOEPCTL_MPSIZ_Pos
 (0U)

	)

14917 
	#USB_OTG_DOEPCTL_MPSIZ_Msk
 (0x7FFU << 
USB_OTG_DOEPCTL_MPSIZ_Pos
è

	)

14918 
	#USB_OTG_DOEPCTL_MPSIZ
 
USB_OTG_DOEPCTL_MPSIZ_Msk


	)

14919 
	#USB_OTG_DOEPCTL_USBAEP_Pos
 (15U)

	)

14920 
	#USB_OTG_DOEPCTL_USBAEP_Msk
 (0x1U << 
USB_OTG_DOEPCTL_USBAEP_Pos
è

	)

14921 
	#USB_OTG_DOEPCTL_USBAEP
 
USB_OTG_DOEPCTL_USBAEP_Msk


	)

14922 
	#USB_OTG_DOEPCTL_NAKSTS_Pos
 (17U)

	)

14923 
	#USB_OTG_DOEPCTL_NAKSTS_Msk
 (0x1U << 
USB_OTG_DOEPCTL_NAKSTS_Pos
è

	)

14924 
	#USB_OTG_DOEPCTL_NAKSTS
 
USB_OTG_DOEPCTL_NAKSTS_Msk


	)

14925 
	#USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Pos
 (28U)

	)

14926 
	#USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk
 (0x1U << 
USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Pos
è

	)

14927 
	#USB_OTG_DOEPCTL_SD0PID_SEVNFRM
 
USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk


	)

14928 
	#USB_OTG_DOEPCTL_SODDFRM_Pos
 (29U)

	)

14929 
	#USB_OTG_DOEPCTL_SODDFRM_Msk
 (0x1U << 
USB_OTG_DOEPCTL_SODDFRM_Pos
è

	)

14930 
	#USB_OTG_DOEPCTL_SODDFRM
 
USB_OTG_DOEPCTL_SODDFRM_Msk


	)

14931 
	#USB_OTG_DOEPCTL_EPTYP_Pos
 (18U)

	)

14932 
	#USB_OTG_DOEPCTL_EPTYP_Msk
 (0x3U << 
USB_OTG_DOEPCTL_EPTYP_Pos
è

	)

14933 
	#USB_OTG_DOEPCTL_EPTYP
 
USB_OTG_DOEPCTL_EPTYP_Msk


	)

14934 
	#USB_OTG_DOEPCTL_EPTYP_0
 (0x1U << 
USB_OTG_DOEPCTL_EPTYP_Pos
è

	)

14935 
	#USB_OTG_DOEPCTL_EPTYP_1
 (0x2U << 
USB_OTG_DOEPCTL_EPTYP_Pos
è

	)

14936 
	#USB_OTG_DOEPCTL_SNPM_Pos
 (20U)

	)

14937 
	#USB_OTG_DOEPCTL_SNPM_Msk
 (0x1U << 
USB_OTG_DOEPCTL_SNPM_Pos
è

	)

14938 
	#USB_OTG_DOEPCTL_SNPM
 
USB_OTG_DOEPCTL_SNPM_Msk


	)

14939 
	#USB_OTG_DOEPCTL_STALL_Pos
 (21U)

	)

14940 
	#USB_OTG_DOEPCTL_STALL_Msk
 (0x1U << 
USB_OTG_DOEPCTL_STALL_Pos
è

	)

14941 
	#USB_OTG_DOEPCTL_STALL
 
USB_OTG_DOEPCTL_STALL_Msk


	)

14942 
	#USB_OTG_DOEPCTL_CNAK_Pos
 (26U)

	)

14943 
	#USB_OTG_DOEPCTL_CNAK_Msk
 (0x1U << 
USB_OTG_DOEPCTL_CNAK_Pos
è

	)

14944 
	#USB_OTG_DOEPCTL_CNAK
 
USB_OTG_DOEPCTL_CNAK_Msk


	)

14945 
	#USB_OTG_DOEPCTL_SNAK_Pos
 (27U)

	)

14946 
	#USB_OTG_DOEPCTL_SNAK_Msk
 (0x1U << 
USB_OTG_DOEPCTL_SNAK_Pos
è

	)

14947 
	#USB_OTG_DOEPCTL_SNAK
 
USB_OTG_DOEPCTL_SNAK_Msk


	)

14948 
	#USB_OTG_DOEPCTL_EPDIS_Pos
 (30U)

	)

14949 
	#USB_OTG_DOEPCTL_EPDIS_Msk
 (0x1U << 
USB_OTG_DOEPCTL_EPDIS_Pos
è

	)

14950 
	#USB_OTG_DOEPCTL_EPDIS
 
USB_OTG_DOEPCTL_EPDIS_Msk


	)

14951 
	#USB_OTG_DOEPCTL_EPENA_Pos
 (31U)

	)

14952 
	#USB_OTG_DOEPCTL_EPENA_Msk
 (0x1U << 
USB_OTG_DOEPCTL_EPENA_Pos
è

	)

14953 
	#USB_OTG_DOEPCTL_EPENA
 
USB_OTG_DOEPCTL_EPENA_Msk


	)

14956 
	#USB_OTG_DOEPINT_XFRC_Pos
 (0U)

	)

14957 
	#USB_OTG_DOEPINT_XFRC_Msk
 (0x1U << 
USB_OTG_DOEPINT_XFRC_Pos
è

	)

14958 
	#USB_OTG_DOEPINT_XFRC
 
USB_OTG_DOEPINT_XFRC_Msk


	)

14959 
	#USB_OTG_DOEPINT_EPDISD_Pos
 (1U)

	)

14960 
	#USB_OTG_DOEPINT_EPDISD_Msk
 (0x1U << 
USB_OTG_DOEPINT_EPDISD_Pos
è

	)

14961 
	#USB_OTG_DOEPINT_EPDISD
 
USB_OTG_DOEPINT_EPDISD_Msk


	)

14962 
	#USB_OTG_DOEPINT_STUP_Pos
 (3U)

	)

14963 
	#USB_OTG_DOEPINT_STUP_Msk
 (0x1U << 
USB_OTG_DOEPINT_STUP_Pos
è

	)

14964 
	#USB_OTG_DOEPINT_STUP
 
USB_OTG_DOEPINT_STUP_Msk


	)

14965 
	#USB_OTG_DOEPINT_OTEPDIS_Pos
 (4U)

	)

14966 
	#USB_OTG_DOEPINT_OTEPDIS_Msk
 (0x1U << 
USB_OTG_DOEPINT_OTEPDIS_Pos
è

	)

14967 
	#USB_OTG_DOEPINT_OTEPDIS
 
USB_OTG_DOEPINT_OTEPDIS_Msk


	)

14968 
	#USB_OTG_DOEPINT_B2BSTUP_Pos
 (6U)

	)

14969 
	#USB_OTG_DOEPINT_B2BSTUP_Msk
 (0x1U << 
USB_OTG_DOEPINT_B2BSTUP_Pos
è

	)

14970 
	#USB_OTG_DOEPINT_B2BSTUP
 
USB_OTG_DOEPINT_B2BSTUP_Msk


	)

14971 
	#USB_OTG_DOEPINT_NYET_Pos
 (14U)

	)

14972 
	#USB_OTG_DOEPINT_NYET_Msk
 (0x1U << 
USB_OTG_DOEPINT_NYET_Pos
è

	)

14973 
	#USB_OTG_DOEPINT_NYET
 
USB_OTG_DOEPINT_NYET_Msk


	)

14977 
	#USB_OTG_DOEPTSIZ_XFRSIZ_Pos
 (0U)

	)

14978 
	#USB_OTG_DOEPTSIZ_XFRSIZ_Msk
 (0x7FFFFU << 
USB_OTG_DOEPTSIZ_XFRSIZ_Pos
è

	)

14979 
	#USB_OTG_DOEPTSIZ_XFRSIZ
 
USB_OTG_DOEPTSIZ_XFRSIZ_Msk


	)

14980 
	#USB_OTG_DOEPTSIZ_PKTCNT_Pos
 (19U)

	)

14981 
	#USB_OTG_DOEPTSIZ_PKTCNT_Msk
 (0x3FFU << 
USB_OTG_DOEPTSIZ_PKTCNT_Pos
è

	)

14982 
	#USB_OTG_DOEPTSIZ_PKTCNT
 
USB_OTG_DOEPTSIZ_PKTCNT_Msk


	)

14984 
	#USB_OTG_DOEPTSIZ_STUPCNT_Pos
 (29U)

	)

14985 
	#USB_OTG_DOEPTSIZ_STUPCNT_Msk
 (0x3U << 
USB_OTG_DOEPTSIZ_STUPCNT_Pos
è

	)

14986 
	#USB_OTG_DOEPTSIZ_STUPCNT
 
USB_OTG_DOEPTSIZ_STUPCNT_Msk


	)

14987 
	#USB_OTG_DOEPTSIZ_STUPCNT_0
 (0x1U << 
USB_OTG_DOEPTSIZ_STUPCNT_Pos
è

	)

14988 
	#USB_OTG_DOEPTSIZ_STUPCNT_1
 (0x2U << 
USB_OTG_DOEPTSIZ_STUPCNT_Pos
è

	)

14991 
	#USB_OTG_PCGCCTL_STOPCLK_Pos
 (0U)

	)

14992 
	#USB_OTG_PCGCCTL_STOPCLK_Msk
 (0x1U << 
USB_OTG_PCGCCTL_STOPCLK_Pos
è

	)

14993 
	#USB_OTG_PCGCCTL_STOPCLK
 
USB_OTG_PCGCCTL_STOPCLK_Msk


	)

14994 
	#USB_OTG_PCGCCTL_GATECLK_Pos
 (1U)

	)

14995 
	#USB_OTG_PCGCCTL_GATECLK_Msk
 (0x1U << 
USB_OTG_PCGCCTL_GATECLK_Pos
è

	)

14996 
	#USB_OTG_PCGCCTL_GATECLK
 
USB_OTG_PCGCCTL_GATECLK_Msk


	)

14997 
	#USB_OTG_PCGCCTL_PHYSUSP_Pos
 (4U)

	)

14998 
	#USB_OTG_PCGCCTL_PHYSUSP_Msk
 (0x1U << 
USB_OTG_PCGCCTL_PHYSUSP_Pos
è

	)

14999 
	#USB_OTG_PCGCCTL_PHYSUSP
 
USB_OTG_PCGCCTL_PHYSUSP_Msk


	)

15003 
	#USB_OTG_CHNUM_Pos
 (0U)

	)

15004 
	#USB_OTG_CHNUM_Msk
 (0xFU << 
USB_OTG_CHNUM_Pos
è

	)

15005 
	#USB_OTG_CHNUM
 
USB_OTG_CHNUM_Msk


	)

15006 
	#USB_OTG_CHNUM_0
 (0x1U << 
USB_OTG_CHNUM_Pos
è

	)

15007 
	#USB_OTG_CHNUM_1
 (0x2U << 
USB_OTG_CHNUM_Pos
è

	)

15008 
	#USB_OTG_CHNUM_2
 (0x4U << 
USB_OTG_CHNUM_Pos
è

	)

15009 
	#USB_OTG_CHNUM_3
 (0x8U << 
USB_OTG_CHNUM_Pos
è

	)

15010 
	#USB_OTG_BCNT_Pos
 (4U)

	)

15011 
	#USB_OTG_BCNT_Msk
 (0x7FFU << 
USB_OTG_BCNT_Pos
è

	)

15012 
	#USB_OTG_BCNT
 
USB_OTG_BCNT_Msk


	)

15014 
	#USB_OTG_DPID_Pos
 (15U)

	)

15015 
	#USB_OTG_DPID_Msk
 (0x3U << 
USB_OTG_DPID_Pos
è

	)

15016 
	#USB_OTG_DPID
 
USB_OTG_DPID_Msk


	)

15017 
	#USB_OTG_DPID_0
 (0x1U << 
USB_OTG_DPID_Pos
è

	)

15018 
	#USB_OTG_DPID_1
 (0x2U << 
USB_OTG_DPID_Pos
è

	)

15020 
	#USB_OTG_PKTSTS_Pos
 (17U)

	)

15021 
	#USB_OTG_PKTSTS_Msk
 (0xFU << 
USB_OTG_PKTSTS_Pos
è

	)

15022 
	#USB_OTG_PKTSTS
 
USB_OTG_PKTSTS_Msk


	)

15023 
	#USB_OTG_PKTSTS_0
 (0x1U << 
USB_OTG_PKTSTS_Pos
è

	)

15024 
	#USB_OTG_PKTSTS_1
 (0x2U << 
USB_OTG_PKTSTS_Pos
è

	)

15025 
	#USB_OTG_PKTSTS_2
 (0x4U << 
USB_OTG_PKTSTS_Pos
è

	)

15026 
	#USB_OTG_PKTSTS_3
 (0x8U << 
USB_OTG_PKTSTS_Pos
è

	)

15028 
	#USB_OTG_EPNUM_Pos
 (0U)

	)

15029 
	#USB_OTG_EPNUM_Msk
 (0xFU << 
USB_OTG_EPNUM_Pos
è

	)

15030 
	#USB_OTG_EPNUM
 
USB_OTG_EPNUM_Msk


	)

15031 
	#USB_OTG_EPNUM_0
 (0x1U << 
USB_OTG_EPNUM_Pos
è

	)

15032 
	#USB_OTG_EPNUM_1
 (0x2U << 
USB_OTG_EPNUM_Pos
è

	)

15033 
	#USB_OTG_EPNUM_2
 (0x4U << 
USB_OTG_EPNUM_Pos
è

	)

15034 
	#USB_OTG_EPNUM_3
 (0x8U << 
USB_OTG_EPNUM_Pos
è

	)

15036 
	#USB_OTG_FRMNUM_Pos
 (21U)

	)

15037 
	#USB_OTG_FRMNUM_Msk
 (0xFU << 
USB_OTG_FRMNUM_Pos
è

	)

15038 
	#USB_OTG_FRMNUM
 
USB_OTG_FRMNUM_Msk


	)

15039 
	#USB_OTG_FRMNUM_0
 (0x1U << 
USB_OTG_FRMNUM_Pos
è

	)

15040 
	#USB_OTG_FRMNUM_1
 (0x2U << 
USB_OTG_FRMNUM_Pos
è

	)

15041 
	#USB_OTG_FRMNUM_2
 (0x4U << 
USB_OTG_FRMNUM_Pos
è

	)

15042 
	#USB_OTG_FRMNUM_3
 (0x8U << 
USB_OTG_FRMNUM_Pos
è

	)

15056 
	#IS_ADC_ALL_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
ADC1
è|| \

	)

15057 ((
INSTANCE
è=ð
ADC2
) || \

15058 ((
INSTANCE
è=ð
ADC3
))

15060 
	#IS_ADC_MULTIMODE_MASTER_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
ADC1
)

	)

15062 
	#IS_ADC_COMMON_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
ADC123_COMMON
)

	)

15065 
	#IS_CAN_ALL_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
CAN1
è|| \

	)

15066 ((
INSTANCE
è=ð
CAN2
))

15068 
	#IS_CRC_ALL_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
CRC
)

	)

15071 
	#IS_DAC_ALL_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
DAC1
)

	)

15074 
	#IS_DCMI_ALL_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
DCMI
)

	)

15077 
	#IS_DMA_STREAM_ALL_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
DMA1_SŒ—m0
è|| \

	)

15078 ((
INSTANCE
è=ð
DMA1_SŒ—m1
) || \

15079 ((
INSTANCE
è=ð
DMA1_SŒ—m2
) || \

15080 ((
INSTANCE
è=ð
DMA1_SŒ—m3
) || \

15081 ((
INSTANCE
è=ð
DMA1_SŒ—m4
) || \

15082 ((
INSTANCE
è=ð
DMA1_SŒ—m5
) || \

15083 ((
INSTANCE
è=ð
DMA1_SŒ—m6
) || \

15084 ((
INSTANCE
è=ð
DMA1_SŒ—m7
) || \

15085 ((
INSTANCE
è=ð
DMA2_SŒ—m0
) || \

15086 ((
INSTANCE
è=ð
DMA2_SŒ—m1
) || \

15087 ((
INSTANCE
è=ð
DMA2_SŒ—m2
) || \

15088 ((
INSTANCE
è=ð
DMA2_SŒ—m3
) || \

15089 ((
INSTANCE
è=ð
DMA2_SŒ—m4
) || \

15090 ((
INSTANCE
è=ð
DMA2_SŒ—m5
) || \

15091 ((
INSTANCE
è=ð
DMA2_SŒ—m6
) || \

15092 ((
INSTANCE
è=ð
DMA2_SŒ—m7
))

15095 
	#IS_GPIO_ALL_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
GPIOA
è|| \

	)

15096 ((
INSTANCE
è=ð
GPIOB
) || \

15097 ((
INSTANCE
è=ð
GPIOC
) || \

15098 ((
INSTANCE
è=ð
GPIOD
) || \

15099 ((
INSTANCE
è=ð
GPIOE
) || \

15100 ((
INSTANCE
è=ð
GPIOF
) || \

15101 ((
INSTANCE
è=ð
GPIOG
) || \

15102 ((
INSTANCE
è=ð
GPIOH
) || \

15103 ((
INSTANCE
è=ð
GPIOI
))

15106 
	#IS_I2C_ALL_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
I2C1
è|| \

	)

15107 ((
INSTANCE
è=ð
I2C2
) || \

15108 ((
INSTANCE
è=ð
I2C3
))

15111 
	#IS_SMBUS_ALL_INSTANCE
 
IS_I2C_ALL_INSTANCE


	)

15115 
	#IS_I2S_ALL_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
SPI2
è|| \

	)

15116 ((
INSTANCE
è=ð
SPI3
))

15119 
	#IS_I2S_EXT_ALL_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
I2S2ext
)|| \

	)

15120 ((
INSTANCE
è=ð
I2S3ext
))

15122 
	#IS_I2S_ALL_INSTANCE_EXT
 
IS_I2S_EXT_ALL_INSTANCE


	)

15125 
	#IS_RNG_ALL_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
RNG
)

	)

15128 
	#IS_RTC_ALL_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
RTC
)

	)

15132 
	#IS_SPI_ALL_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
SPI1
è|| \

	)

15133 ((
INSTANCE
è=ð
SPI2
) || \

15134 ((
INSTANCE
è=ð
SPI3
))

15138 
	#IS_TIM_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
è|| \

	)

15139 ((
INSTANCE
è=ð
TIM2
) || \

15140 ((
INSTANCE
è=ð
TIM3
) || \

15141 ((
INSTANCE
è=ð
TIM4
) || \

15142 ((
INSTANCE
è=ð
TIM5
) || \

15143 ((
INSTANCE
è=ð
TIM6
) || \

15144 ((
INSTANCE
è=ð
TIM7
) || \

15145 ((
INSTANCE
è=ð
TIM8
) || \

15146 ((
INSTANCE
è=ð
TIM9
) || \

15147 ((
INSTANCE
è=ð
TIM10
)|| \

15148 ((
INSTANCE
è=ð
TIM11
)|| \

15149 ((
INSTANCE
è=ð
TIM12
)|| \

15150 ((
INSTANCE
è=ð
TIM13
)|| \

15151 ((
INSTANCE
è=ð
TIM14
))

15154 
	#IS_TIM_CC1_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
è|| \

	)

15155 ((
INSTANCE
è=ð
TIM2
) || \

15156 ((
INSTANCE
è=ð
TIM3
) || \

15157 ((
INSTANCE
è=ð
TIM4
) || \

15158 ((
INSTANCE
è=ð
TIM5
) || \

15159 ((
INSTANCE
è=ð
TIM8
) || \

15160 ((
INSTANCE
è=ð
TIM9
) || \

15161 ((
INSTANCE
è=ð
TIM10
) || \

15162 ((
INSTANCE
è=ð
TIM11
) || \

15163 ((
INSTANCE
è=ð
TIM12
) || \

15164 ((
INSTANCE
è=ð
TIM13
) || \

15165 ((
INSTANCE
è=ð
TIM14
))

15168 
	#IS_TIM_CC2_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
è|| \

	)

15169 ((
INSTANCE
è=ð
TIM2
) || \

15170 ((
INSTANCE
è=ð
TIM3
) || \

15171 ((
INSTANCE
è=ð
TIM4
) || \

15172 ((
INSTANCE
è=ð
TIM5
) || \

15173 ((
INSTANCE
è=ð
TIM8
) || \

15174 ((
INSTANCE
è=ð
TIM9
) || \

15175 ((
INSTANCE
è=ð
TIM12
))

15178 
	#IS_TIM_CC3_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
è|| \

	)

15179 ((
INSTANCE
è=ð
TIM2
) || \

15180 ((
INSTANCE
è=ð
TIM3
) || \

15181 ((
INSTANCE
è=ð
TIM4
) || \

15182 ((
INSTANCE
è=ð
TIM5
) || \

15183 ((
INSTANCE
è=ð
TIM8
))

15186 
	#IS_TIM_CC4_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
è|| \

	)

15187 ((
INSTANCE
è=ð
TIM2
) || \

15188 ((
INSTANCE
è=ð
TIM3
) || \

15189 ((
INSTANCE
è=ð
TIM4
) || \

15190 ((
INSTANCE
è=ð
TIM5
) || \

15191 ((
INSTANCE
è=ð
TIM8
))

15194 
	#IS_TIM_ADVANCED_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
è|| \

	)

15195 ((
INSTANCE
è=ð
TIM8
))

15198 
	#IS_TIM_XOR_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
è|| \

	)

15199 ((
INSTANCE
è=ð
TIM2
) || \

15200 ((
INSTANCE
è=ð
TIM3
) || \

15201 ((
INSTANCE
è=ð
TIM4
) || \

15202 ((
INSTANCE
è=ð
TIM5
) || \

15203 ((
INSTANCE
è=ð
TIM8
))

15206 
	#IS_TIM_DMA_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
è|| \

	)

15207 ((
INSTANCE
è=ð
TIM2
) || \

15208 ((
INSTANCE
è=ð
TIM3
) || \

15209 ((
INSTANCE
è=ð
TIM4
) || \

15210 ((
INSTANCE
è=ð
TIM5
) || \

15211 ((
INSTANCE
è=ð
TIM6
) || \

15212 ((
INSTANCE
è=ð
TIM7
) || \

15213 ((
INSTANCE
è=ð
TIM8
))

15216 
	#IS_TIM_DMA_CC_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
è|| \

	)

15217 ((
INSTANCE
è=ð
TIM2
) || \

15218 ((
INSTANCE
è=ð
TIM3
) || \

15219 ((
INSTANCE
è=ð
TIM4
) || \

15220 ((
INSTANCE
è=ð
TIM5
) || \

15221 ((
INSTANCE
è=ð
TIM8
))

15224 
	#IS_TIM_CCDMA_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
è|| \

	)

15225 ((
INSTANCE
è=ð
TIM2
) || \

15226 ((
INSTANCE
è=ð
TIM3
) || \

15227 ((
INSTANCE
è=ð
TIM4
) || \

15228 ((
INSTANCE
è=ð
TIM5
) || \

15229 ((
INSTANCE
è=ð
TIM8
))

15232 
	#IS_TIM_DMABURST_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
è|| \

	)

15233 ((
INSTANCE
è=ð
TIM2
) || \

15234 ((
INSTANCE
è=ð
TIM3
) || \

15235 ((
INSTANCE
è=ð
TIM4
) || \

15236 ((
INSTANCE
è=ð
TIM5
) || \

15237 ((
INSTANCE
è=ð
TIM8
))

15240 
	#IS_TIM_MASTER_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
è|| \

	)

15241 ((
INSTANCE
è=ð
TIM2
) || \

15242 ((
INSTANCE
è=ð
TIM3
) || \

15243 ((
INSTANCE
è=ð
TIM4
) || \

15244 ((
INSTANCE
è=ð
TIM5
) || \

15245 ((
INSTANCE
è=ð
TIM6
) || \

15246 ((
INSTANCE
è=ð
TIM7
) || \

15247 ((
INSTANCE
è=ð
TIM8
))

15250 
	#IS_TIM_SLAVE_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
è|| \

	)

15251 ((
INSTANCE
è=ð
TIM2
) || \

15252 ((
INSTANCE
è=ð
TIM3
) || \

15253 ((
INSTANCE
è=ð
TIM4
) || \

15254 ((
INSTANCE
è=ð
TIM5
) || \

15255 ((
INSTANCE
è=ð
TIM8
) || \

15256 ((
INSTANCE
è=ð
TIM9
) || \

15257 ((
INSTANCE
è=ð
TIM12
))

15260 
	#IS_TIM_32B_COUNTER_INSTANCE
(
INSTANCE
)(((INSTANCEè=ð
TIM2
è|| \

	)

15261 ((
INSTANCE
è=ð
TIM5
))

15264 
	#IS_TIM_ETR_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
è|| \

	)

15265 ((
INSTANCE
è=ð
TIM2
) || \

15266 ((
INSTANCE
è=ð
TIM3
) || \

15267 ((
INSTANCE
è=ð
TIM4
) || \

15268 ((
INSTANCE
è=ð
TIM5
) || \

15269 ((
INSTANCE
è=ð
TIM8
))

15272 
	#IS_TIM_REMAP_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM2
è|| \

	)

15273 ((
INSTANCE
è=ð
TIM5
) || \

15274 ((
INSTANCE
è=ð
TIM11
))

15277 
	#IS_TIM_CCX_INSTANCE
(
INSTANCE
, 
CHANNEL
è\

	)

15278 ((((
INSTANCE
è=ð
TIM1
) && \

15279 (((
CHANNEL
è=ð
TIM_CHANNEL_1
) || \

15280 ((
CHANNEL
è=ð
TIM_CHANNEL_2
) || \

15281 ((
CHANNEL
è=ð
TIM_CHANNEL_3
) || \

15282 ((
CHANNEL
è=ð
TIM_CHANNEL_4
))) \

15284 (((
INSTANCE
è=ð
TIM2
) && \

15285 (((
CHANNEL
è=ð
TIM_CHANNEL_1
) || \

15286 ((
CHANNEL
è=ð
TIM_CHANNEL_2
) || \

15287 ((
CHANNEL
è=ð
TIM_CHANNEL_3
) || \

15288 ((
CHANNEL
è=ð
TIM_CHANNEL_4
))) \

15290 (((
INSTANCE
è=ð
TIM3
) && \

15291 (((
CHANNEL
è=ð
TIM_CHANNEL_1
) || \

15292 ((
CHANNEL
è=ð
TIM_CHANNEL_2
) || \

15293 ((
CHANNEL
è=ð
TIM_CHANNEL_3
) || \

15294 ((
CHANNEL
è=ð
TIM_CHANNEL_4
))) \

15296 (((
INSTANCE
è=ð
TIM4
) && \

15297 (((
CHANNEL
è=ð
TIM_CHANNEL_1
) || \

15298 ((
CHANNEL
è=ð
TIM_CHANNEL_2
) || \

15299 ((
CHANNEL
è=ð
TIM_CHANNEL_3
) || \

15300 ((
CHANNEL
è=ð
TIM_CHANNEL_4
))) \

15302 (((
INSTANCE
è=ð
TIM5
) && \

15303 (((
CHANNEL
è=ð
TIM_CHANNEL_1
) || \

15304 ((
CHANNEL
è=ð
TIM_CHANNEL_2
) || \

15305 ((
CHANNEL
è=ð
TIM_CHANNEL_3
) || \

15306 ((
CHANNEL
è=ð
TIM_CHANNEL_4
))) \

15308 (((
INSTANCE
è=ð
TIM8
) && \

15309 (((
CHANNEL
è=ð
TIM_CHANNEL_1
) || \

15310 ((
CHANNEL
è=ð
TIM_CHANNEL_2
) || \

15311 ((
CHANNEL
è=ð
TIM_CHANNEL_3
) || \

15312 ((
CHANNEL
è=ð
TIM_CHANNEL_4
))) \

15314 (((
INSTANCE
è=ð
TIM9
) && \

15315 (((
CHANNEL
è=ð
TIM_CHANNEL_1
) || \

15316 ((
CHANNEL
è=ð
TIM_CHANNEL_2
))) \

15318 (((
INSTANCE
è=ð
TIM10
) && \

15319 (((
CHANNEL
è=ð
TIM_CHANNEL_1
))) \

15321 (((
INSTANCE
è=ð
TIM11
) && \

15322 (((
CHANNEL
è=ð
TIM_CHANNEL_1
))) \

15324 (((
INSTANCE
è=ð
TIM12
) && \

15325 (((
CHANNEL
è=ð
TIM_CHANNEL_1
) || \

15326 ((
CHANNEL
è=ð
TIM_CHANNEL_2
))) \

15328 (((
INSTANCE
è=ð
TIM13
) && \

15329 (((
CHANNEL
è=ð
TIM_CHANNEL_1
))) \

15331 (((
INSTANCE
è=ð
TIM14
) && \

15332 (((
CHANNEL
è=ð
TIM_CHANNEL_1
))))

15335 
	#IS_TIM_CCXN_INSTANCE
(
INSTANCE
, 
CHANNEL
è\

	)

15336 ((((
INSTANCE
è=ð
TIM1
) && \

15337 (((
CHANNEL
è=ð
TIM_CHANNEL_1
) || \

15338 ((
CHANNEL
è=ð
TIM_CHANNEL_2
) || \

15339 ((
CHANNEL
è=ð
TIM_CHANNEL_3
))) \

15341 (((
INSTANCE
è=ð
TIM8
) && \

15342 (((
CHANNEL
è=ð
TIM_CHANNEL_1
) || \

15343 ((
CHANNEL
è=ð
TIM_CHANNEL_2
) || \

15344 ((
CHANNEL
è=ð
TIM_CHANNEL_3
))))

15347 
	#IS_TIM_COUNTER_MODE_SELECT_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
è|| \

	)

15348 ((
INSTANCE
è=ð
TIM2
) || \

15349 ((
INSTANCE
è=ð
TIM3
) || \

15350 ((
INSTANCE
è=ð
TIM4
) || \

15351 ((
INSTANCE
è=ð
TIM5
) || \

15352 ((
INSTANCE
è=ð
TIM8
))

15355 
	#IS_TIM_CLOCK_DIVISION_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
è|| \

	)

15356 ((
INSTANCE
è=ð
TIM2
) || \

15357 ((
INSTANCE
è=ð
TIM3
) || \

15358 ((
INSTANCE
è=ð
TIM4
) || \

15359 ((
INSTANCE
è=ð
TIM5
) || \

15360 ((
INSTANCE
è=ð
TIM8
) || \

15361 ((
INSTANCE
è=ð
TIM9
) || \

15362 ((
INSTANCE
è=ð
TIM10
)|| \

15363 ((
INSTANCE
è=ð
TIM11
)|| \

15364 ((
INSTANCE
è=ð
TIM12
)|| \

15365 ((
INSTANCE
è=ð
TIM13
)|| \

15366 ((
INSTANCE
è=ð
TIM14
))

15369 
	#IS_TIM_COMMUTATION_EVENT_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
)|| \

	)

15370 ((
INSTANCE
è=ð
TIM8
))

15374 
	#IS_TIM_OCXREF_CLEAR_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
è|| \

	)

15375 ((
INSTANCE
è=ð
TIM2
) || \

15376 ((
INSTANCE
è=ð
TIM3
) || \

15377 ((
INSTANCE
è=ð
TIM4
) || \

15378 ((
INSTANCE
è=ð
TIM5
) || \

15379 ((
INSTANCE
è=ð
TIM8
))

15382 
	#IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
è|| \

	)

15383 ((
INSTANCE
è=ð
TIM2
) || \

15384 ((
INSTANCE
è=ð
TIM3
) || \

15385 ((
INSTANCE
è=ð
TIM4
) || \

15386 ((
INSTANCE
è=ð
TIM5
) || \

15387 ((
INSTANCE
è=ð
TIM8
) || \

15388 ((
INSTANCE
è=ð
TIM9
) || \

15389 ((
INSTANCE
è=ð
TIM12
))

15392 
	#IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
è|| \

	)

15393 ((
INSTANCE
è=ð
TIM2
) || \

15394 ((
INSTANCE
è=ð
TIM3
) || \

15395 ((
INSTANCE
è=ð
TIM4
) || \

15396 ((
INSTANCE
è=ð
TIM5
) || \

15397 ((
INSTANCE
è=ð
TIM8
))

15400 
	#IS_TIM_REPETITION_COUNTER_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
è|| \

	)

15401 ((
INSTANCE
è=ð
TIM8
))

15404 
	#IS_TIM_ENCODER_INTERFACE_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
è|| \

	)

15405 ((
INSTANCE
è=ð
TIM2
) || \

15406 ((
INSTANCE
è=ð
TIM3
) || \

15407 ((
INSTANCE
è=ð
TIM4
) || \

15408 ((
INSTANCE
è=ð
TIM5
) || \

15409 ((
INSTANCE
è=ð
TIM8
) || \

15410 ((
INSTANCE
è=ð
TIM9
) || \

15411 ((
INSTANCE
è=ð
TIM12
))

15413 
	#IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
è|| \

	)

15414 ((
INSTANCE
è=ð
TIM2
) || \

15415 ((
INSTANCE
è=ð
TIM3
) || \

15416 ((
INSTANCE
è=ð
TIM4
) || \

15417 ((
INSTANCE
è=ð
TIM5
) || \

15418 ((
INSTANCE
è=ð
TIM8
))

15420 
	#IS_TIM_BREAK_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
TIM1
è|| \

	)

15421 ((
INSTANCE
è=ð
TIM8
))

15424 
	#IS_USART_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
USART1
è|| \

	)

15425 ((
INSTANCE
è=ð
USART2
) || \

15426 ((
INSTANCE
è=ð
USART3
) || \

15427 ((
INSTANCE
è=ð
USART6
))

15430 
	#IS_UART_HALFDUPLEX_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
USART1
è|| \

	)

15431 ((
INSTANCE
è=ð
USART2
) || \

15432 ((
INSTANCE
è=ð
USART3
) || \

15433 ((
INSTANCE
è=ð
UART4
) || \

15434 ((
INSTANCE
è=ð
UART5
) || \

15435 ((
INSTANCE
è=ð
USART6
))

15438 
	#IS_UART_INSTANCE
 
IS_UART_HALFDUPLEX_INSTANCE


	)

15441 
	#IS_UART_HWFLOW_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
USART1
è|| \

	)

15442 ((
INSTANCE
è=ð
USART2
) || \

15443 ((
INSTANCE
è=ð
USART3
) || \

15444 ((
INSTANCE
è=ð
USART6
))

15446 
	#IS_UART_LIN_INSTANCE
 
IS_UART_HALFDUPLEX_INSTANCE


	)

15449 
	#IS_SMARTCARD_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
USART1
è|| \

	)

15450 ((
INSTANCE
è=ð
USART2
) || \

15451 ((
INSTANCE
è=ð
USART3
) || \

15452 ((
INSTANCE
è=ð
USART6
))

15455 
	#IS_IRDA_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
USART1
è|| \

	)

15456 ((
INSTANCE
è=ð
USART2
) || \

15457 ((
INSTANCE
è=ð
USART3
) || \

15458 ((
INSTANCE
è=ð
UART4
) || \

15459 ((
INSTANCE
è=ð
UART5
) || \

15460 ((
INSTANCE
è=ð
USART6
))

15464 
	#IS_PCD_ALL_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
USB_OTG_FS
è|| \

	)

15465 ((
INSTANCE
è=ð
USB_OTG_HS
))

15468 
	#IS_HCD_ALL_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
USB_OTG_FS
è|| \

	)

15469 ((
INSTANCE
è=ð
USB_OTG_HS
))

15472 
	#IS_SDIO_ALL_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
SDIO
)

	)

15475 
	#IS_IWDG_ALL_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
IWDG
)

	)

15478 
	#IS_WWDG_ALL_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
WWDG
)

	)

15481 
	#USB_OTG_FS_HOST_MAX_CHANNEL_NBR
 8U

	)

15482 
	#USB_OTG_FS_MAX_IN_ENDPOINTS
 4U

	)

15483 
	#USB_OTG_FS_MAX_OUT_ENDPOINTS
 4U

	)

15484 
	#USB_OTG_FS_TOTAL_FIFO_SIZE
 1280U

	)

15489 
	#RCC_PLLCFGR_RST_VALUE
 0x24003010U

	)

15490 
	#RCC_PLLI2SCFGR_RST_VALUE
 0x20003000U

	)

15492 
	#RCC_MAX_FREQUENCY
 168000000U

	)

15493 
	#RCC_MAX_FREQUENCY_SCALE1
 
RCC_MAX_FREQUENCY


	)

15494 
	#RCC_MAX_FREQUENCY_SCALE2
 144000000U

	)

15495 
	#RCC_PLLVCO_OUTPUT_MIN
 100000000U

	)

15496 
	#RCC_PLLVCO_INPUT_MIN
 950000U

	)

15497 
	#RCC_PLLVCO_INPUT_MAX
 2100000U

	)

15498 
	#RCC_PLLVCO_OUTPUT_MAX
 432000000U

	)

15500 
	#RCC_PLLN_MIN_VALUE
 50U

	)

15501 
	#RCC_PLLN_MAX_VALUE
 432U

	)

15503 
	#FLASH_SCALE1_LATENCY1_FREQ
 30000000U

	)

15504 
	#FLASH_SCALE1_LATENCY2_FREQ
 60000000U

	)

15505 
	#FLASH_SCALE1_LATENCY3_FREQ
 90000000U

	)

15506 
	#FLASH_SCALE1_LATENCY4_FREQ
 120000000U

	)

15507 
	#FLASH_SCALE1_LATENCY5_FREQ
 150000000U

	)

15509 
	#FLASH_SCALE2_LATENCY1_FREQ
 30000000U

	)

15510 
	#FLASH_SCALE2_LATENCY2_FREQ
 60000000U

	)

15511 
	#FLASH_SCALE2_LATENCY3_FREQ
 90000000U

	)

15512 
	#FLASH_SCALE2_LATENCY4_FREQ
 12000000U

	)

15514 
	#USB_OTG_HS_HOST_MAX_CHANNEL_NBR
 12U

	)

15515 
	#USB_OTG_HS_MAX_IN_ENDPOINTS
 6U

	)

15516 
	#USB_OTG_HS_MAX_OUT_ENDPOINTS
 6U

	)

15517 
	#USB_OTG_HS_TOTAL_FIFO_SIZE
 4096U

	)

15526 
	#FMC_IRQn
 
FSMC_IRQn


	)

15529 
	#FMC_IRQHªdËr
 
FSMC_IRQHªdËr


	)

15543 #ifdeà
__ýlu¥lus


	@Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h

54 #iâdeà
__STM32F4xx_H


55 
	#__STM32F4xx_H


	)

57 #ifdeà
__ýlu¥lus


68 #ià!
defšed
 (
STM32F4
)

69 
	#STM32F4


	)

75 #ià!
defšed
 (
STM32F405xx
è&& !defšed (
STM32F415xx
è&& !defšed (
STM32F407xx
è&& !defšed (
STM32F417xx
) && \

76 !
defšed
 (
STM32F427xx
è&& !defšed (
STM32F437xx
è&& !defšed (
STM32F429xx
è&& !defšed (
STM32F439xx
) && \

77 !
defšed
 (
STM32F401xC
è&& !defšed (
STM32F401xE
è&& !defšed (
STM32F410Tx
è&& !defšed (
STM32F410Cx
) && \

78 !
defšed
 (
STM32F410Rx
è&& !defšed (
STM32F411xE
è&& !defšed (
STM32F446xx
è&& !defšed (
STM32F469xx
) && \

79 !
defšed
 (
STM32F479xx
è&& !defšed (
STM32F412Cx
è&& !defšed (
STM32F412Rx
è&& !defšed (
STM32F412Vx
) && \

80 !
defšed
 (
STM32F412Zx
è&& !defšed (
STM32F413xx
è&& !
	$defšed
 (
STM32F423xx
)

115 #ià!
	`defšed
 (
USE_HAL_DRIVER
)

127 
	#__STM32F4xx_CMSIS_VERSION_MAIN
 (0x02Uè

	)

128 
	#__STM32F4xx_CMSIS_VERSION_SUB1
 (0x06Uè

	)

129 
	#__STM32F4xx_CMSIS_VERSION_SUB2
 (0x02Uè

	)

130 
	#__STM32F4xx_CMSIS_VERSION_RC
 (0x00Uè

	)

131 
	#__STM32F4xx_CMSIS_VERSION
 ((
__STM32F4xx_CMSIS_VERSION_MAIN
 << 24)\

	)

132 |(
__STM32F4xx_CMSIS_VERSION_SUB1
 << 16)\

133 |(
__STM32F4xx_CMSIS_VERSION_SUB2
 << 8 )\

134 |(
__STM32F4xx_CMSIS_VERSION
))

144 #ià
	`defšed
(
STM32F405xx
)

145 
	~"¡m32f405xx.h
"

146 #–ià
	`defšed
(
STM32F415xx
)

147 
	~"¡m32f415xx.h
"

148 #–ià
	`defšed
(
STM32F407xx
)

149 
	~"¡m32f407xx.h
"

150 #–ià
	`defšed
(
STM32F417xx
)

151 
	~"¡m32f417xx.h
"

152 #–ià
	`defšed
(
STM32F427xx
)

153 
	~"¡m32f427xx.h
"

154 #–ià
	`defšed
(
STM32F437xx
)

155 
	~"¡m32f437xx.h
"

156 #–ià
	`defšed
(
STM32F429xx
)

157 
	~"¡m32f429xx.h
"

158 #–ià
	`defšed
(
STM32F439xx
)

159 
	~"¡m32f439xx.h
"

160 #–ià
	`defšed
(
STM32F401xC
)

161 
	~"¡m32f401xc.h
"

162 #–ià
	`defšed
(
STM32F401xE
)

163 
	~"¡m32f401xe.h
"

164 #–ià
	`defšed
(
STM32F410Tx
)

165 
	~"¡m32f410tx.h
"

166 #–ià
	`defšed
(
STM32F410Cx
)

167 
	~"¡m32f410cx.h
"

168 #–ià
	`defšed
(
STM32F410Rx
)

169 
	~"¡m32f410rx.h
"

170 #–ià
	`defšed
(
STM32F411xE
)

171 
	~"¡m32f411xe.h
"

172 #–ià
	`defšed
(
STM32F446xx
)

173 
	~"¡m32f446xx.h
"

174 #–ià
	`defšed
(
STM32F469xx
)

175 
	~"¡m32f469xx.h
"

176 #–ià
	`defšed
(
STM32F479xx
)

177 
	~"¡m32f479xx.h
"

178 #–ià
	`defšed
(
STM32F412Cx
)

179 
	~"¡m32f412cx.h
"

180 #–ià
	`defšed
(
STM32F412Zx
)

181 
	~"¡m32f412zx.h
"

182 #–ià
	`defšed
(
STM32F412Rx
)

183 
	~"¡m32f412rx.h
"

184 #–ià
	`defšed
(
STM32F412Vx
)

185 
	~"¡m32f412vx.h
"

186 #–ià
	`defšed
(
STM32F413xx
)

187 
	~"¡m32f413xx.h
"

188 #–ià
	`defšed
(
STM32F423xx
)

189 
	~"¡m32f423xx.h
"

203 
RESET
 = 0U,

204 
SET
 = !
RESET


205 } 
	tFÏgStus
, 
	tITStus
;

209 
DISABLE
 = 0U,

210 
ENABLE
 = !
DISABLE


211 } 
	tFunùiÚ®S‹
;

212 
	#IS_FUNCTIONAL_STATE
(
STATE
è(((STATEè=ð
DISABLE
è|| ((STATEè=ð
ENABLE
))

	)

216 
ERROR
 = 0U,

217 
SUCCESS
 = !
ERROR


218 } 
	tE¼ÜStus
;

228 
	#SET_BIT
(
REG
, 
BIT
è((REGè|ð(BIT))

	)

230 
	#CLEAR_BIT
(
REG
, 
BIT
è((REGè&ð~(BIT))

	)

232 
	#READ_BIT
(
REG
, 
BIT
è((REGè& (BIT))

	)

234 
	#CLEAR_REG
(
REG
è((REGèð(0x0))

	)

236 
	#WRITE_REG
(
REG
, 
VAL
è((REGèð(VAL))

	)

238 
	#READ_REG
(
REG
è((REG))

	)

240 
	#MODIFY_REG
(
REG
, 
CLEARMASK
, 
SETMASK
è
	`WRITE_REG
((REG), (((
	`READ_REG
(REG)è& (~(CLEARMASK))è| (SETMASK)))

	)

242 
	#POSITION_VAL
(
VAL
è(
	`__CLZ
(
	`__RBIT
(VAL)))

	)

249 #ià
	`defšed
 (
USE_HAL_DRIVER
)

250 
	~"¡m32f4xx_h®.h
"

253 #ifdeà
__ýlu¥lus


254 
	}
}

	@Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h

47 #iâdeà
__SYSTEM_STM32F4XX_H


48 
	#__SYSTEM_STM32F4XX_H


	)

50 #ifdeà
__ýlu¥lus


74 
ušt32_t
 
Sy¡emCÜeClock
;

76 cÚ¡ 
ušt8_t
 
AHBP»scTabË
[16];

77 cÚ¡ 
ušt8_t
 
APBP»scTabË
[8];

103 
Sy¡emIn™
();

104 
Sy¡emCÜeClockUpd©e
();

109 #ifdeà
__ýlu¥lus


	@Drivers/CMSIS/Include/arm_common_tables.h

41 #iâdeà
_ARM_COMMON_TABLES_H


42 
	#_ARM_COMMON_TABLES_H


	)

44 
	~"¬m_m©h.h
"

46 cÚ¡ 
ušt16_t
 
¬mB™RevTabË
[1024];

47 cÚ¡ 
q15_t
 
¬mRecTabËQ15
[64];

48 cÚ¡ 
q31_t
 
¬mRecTabËQ31
[64];

51 cÚ¡ 
æßt32_t
 
twiddËCÛf_16
[32];

52 cÚ¡ 
æßt32_t
 
twiddËCÛf_32
[64];

53 cÚ¡ 
æßt32_t
 
twiddËCÛf_64
[128];

54 cÚ¡ 
æßt32_t
 
twiddËCÛf_128
[256];

55 cÚ¡ 
æßt32_t
 
twiddËCÛf_256
[512];

56 cÚ¡ 
æßt32_t
 
twiddËCÛf_512
[1024];

57 cÚ¡ 
æßt32_t
 
twiddËCÛf_1024
[2048];

58 cÚ¡ 
æßt32_t
 
twiddËCÛf_2048
[4096];

59 cÚ¡ 
æßt32_t
 
twiddËCÛf_4096
[8192];

60 
	#twiddËCÛf
 
twiddËCÛf_4096


	)

61 cÚ¡ 
q31_t
 
twiddËCÛf_16_q31
[24];

62 cÚ¡ 
q31_t
 
twiddËCÛf_32_q31
[48];

63 cÚ¡ 
q31_t
 
twiddËCÛf_64_q31
[96];

64 cÚ¡ 
q31_t
 
twiddËCÛf_128_q31
[192];

65 cÚ¡ 
q31_t
 
twiddËCÛf_256_q31
[384];

66 cÚ¡ 
q31_t
 
twiddËCÛf_512_q31
[768];

67 cÚ¡ 
q31_t
 
twiddËCÛf_1024_q31
[1536];

68 cÚ¡ 
q31_t
 
twiddËCÛf_2048_q31
[3072];

69 cÚ¡ 
q31_t
 
twiddËCÛf_4096_q31
[6144];

70 cÚ¡ 
q15_t
 
twiddËCÛf_16_q15
[24];

71 cÚ¡ 
q15_t
 
twiddËCÛf_32_q15
[48];

72 cÚ¡ 
q15_t
 
twiddËCÛf_64_q15
[96];

73 cÚ¡ 
q15_t
 
twiddËCÛf_128_q15
[192];

74 cÚ¡ 
q15_t
 
twiddËCÛf_256_q15
[384];

75 cÚ¡ 
q15_t
 
twiddËCÛf_512_q15
[768];

76 cÚ¡ 
q15_t
 
twiddËCÛf_1024_q15
[1536];

77 cÚ¡ 
q15_t
 
twiddËCÛf_2048_q15
[3072];

78 cÚ¡ 
q15_t
 
twiddËCÛf_4096_q15
[6144];

79 cÚ¡ 
æßt32_t
 
twiddËCÛf_rfá_32
[32];

80 cÚ¡ 
æßt32_t
 
twiddËCÛf_rfá_64
[64];

81 cÚ¡ 
æßt32_t
 
twiddËCÛf_rfá_128
[128];

82 cÚ¡ 
æßt32_t
 
twiddËCÛf_rfá_256
[256];

83 cÚ¡ 
æßt32_t
 
twiddËCÛf_rfá_512
[512];

84 cÚ¡ 
æßt32_t
 
twiddËCÛf_rfá_1024
[1024];

85 cÚ¡ 
æßt32_t
 
twiddËCÛf_rfá_2048
[2048];

86 cÚ¡ 
æßt32_t
 
twiddËCÛf_rfá_4096
[4096];

90 
	#ARMBITREVINDEXTABLE__16_TABLE_LENGTH
 ((
ušt16_t
)20 )

	)

91 
	#ARMBITREVINDEXTABLE__32_TABLE_LENGTH
 ((
ušt16_t
)48 )

	)

92 
	#ARMBITREVINDEXTABLE__64_TABLE_LENGTH
 ((
ušt16_t
)56 )

	)

93 
	#ARMBITREVINDEXTABLE_128_TABLE_LENGTH
 ((
ušt16_t
)208 )

	)

94 
	#ARMBITREVINDEXTABLE_256_TABLE_LENGTH
 ((
ušt16_t
)440 )

	)

95 
	#ARMBITREVINDEXTABLE_512_TABLE_LENGTH
 ((
ušt16_t
)448 )

	)

96 
	#ARMBITREVINDEXTABLE1024_TABLE_LENGTH
 ((
ušt16_t
)1800)

	)

97 
	#ARMBITREVINDEXTABLE2048_TABLE_LENGTH
 ((
ušt16_t
)3808)

	)

98 
	#ARMBITREVINDEXTABLE4096_TABLE_LENGTH
 ((
ušt16_t
)4032)

	)

100 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË16
[
ARMBITREVINDEXTABLE__16_TABLE_LENGTH
];

101 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË32
[
ARMBITREVINDEXTABLE__32_TABLE_LENGTH
];

102 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË64
[
ARMBITREVINDEXTABLE__64_TABLE_LENGTH
];

103 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË128
[
ARMBITREVINDEXTABLE_128_TABLE_LENGTH
];

104 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË256
[
ARMBITREVINDEXTABLE_256_TABLE_LENGTH
];

105 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË512
[
ARMBITREVINDEXTABLE_512_TABLE_LENGTH
];

106 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË1024
[
ARMBITREVINDEXTABLE1024_TABLE_LENGTH
];

107 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË2048
[
ARMBITREVINDEXTABLE2048_TABLE_LENGTH
];

108 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË4096
[
ARMBITREVINDEXTABLE4096_TABLE_LENGTH
];

111 
	#ARMBITREVINDEXTABLE_FIXED___16_TABLE_LENGTH
 ((
ušt16_t
)12 )

	)

112 
	#ARMBITREVINDEXTABLE_FIXED___32_TABLE_LENGTH
 ((
ušt16_t
)24 )

	)

113 
	#ARMBITREVINDEXTABLE_FIXED___64_TABLE_LENGTH
 ((
ušt16_t
)56 )

	)

114 
	#ARMBITREVINDEXTABLE_FIXED__128_TABLE_LENGTH
 ((
ušt16_t
)112 )

	)

115 
	#ARMBITREVINDEXTABLE_FIXED__256_TABLE_LENGTH
 ((
ušt16_t
)240 )

	)

116 
	#ARMBITREVINDEXTABLE_FIXED__512_TABLE_LENGTH
 ((
ušt16_t
)480 )

	)

117 
	#ARMBITREVINDEXTABLE_FIXED_1024_TABLE_LENGTH
 ((
ušt16_t
)992 )

	)

118 
	#ARMBITREVINDEXTABLE_FIXED_2048_TABLE_LENGTH
 ((
ušt16_t
)1984)

	)

119 
	#ARMBITREVINDEXTABLE_FIXED_4096_TABLE_LENGTH
 ((
ušt16_t
)4032)

	)

121 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË_fixed_16
[
ARMBITREVINDEXTABLE_FIXED___16_TABLE_LENGTH
];

122 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË_fixed_32
[
ARMBITREVINDEXTABLE_FIXED___32_TABLE_LENGTH
];

123 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË_fixed_64
[
ARMBITREVINDEXTABLE_FIXED___64_TABLE_LENGTH
];

124 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË_fixed_128
[
ARMBITREVINDEXTABLE_FIXED__128_TABLE_LENGTH
];

125 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË_fixed_256
[
ARMBITREVINDEXTABLE_FIXED__256_TABLE_LENGTH
];

126 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË_fixed_512
[
ARMBITREVINDEXTABLE_FIXED__512_TABLE_LENGTH
];

127 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË_fixed_1024
[
ARMBITREVINDEXTABLE_FIXED_1024_TABLE_LENGTH
];

128 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË_fixed_2048
[
ARMBITREVINDEXTABLE_FIXED_2048_TABLE_LENGTH
];

129 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË_fixed_4096
[
ARMBITREVINDEXTABLE_FIXED_4096_TABLE_LENGTH
];

132 cÚ¡ 
æßt32_t
 
sšTabË_f32
[
FAST_MATH_TABLE_SIZE
 + 1];

133 cÚ¡ 
q31_t
 
sšTabË_q31
[
FAST_MATH_TABLE_SIZE
 + 1];

134 cÚ¡ 
q15_t
 
sšTabË_q15
[
FAST_MATH_TABLE_SIZE
 + 1];

	@Drivers/CMSIS/Include/arm_const_structs.h

43 #iâdeà
_ARM_CONST_STRUCTS_H


44 
	#_ARM_CONST_STRUCTS_H


	)

46 
	~"¬m_m©h.h
"

47 
	~"¬m_commÚ_bËs.h
"

49 cÚ¡ 
¬m_cfá_š¡ªû_f32
 
¬m_cfá_sR_f32_Ën16
;

50 cÚ¡ 
¬m_cfá_š¡ªû_f32
 
¬m_cfá_sR_f32_Ën32
;

51 cÚ¡ 
¬m_cfá_š¡ªû_f32
 
¬m_cfá_sR_f32_Ën64
;

52 cÚ¡ 
¬m_cfá_š¡ªû_f32
 
¬m_cfá_sR_f32_Ën128
;

53 cÚ¡ 
¬m_cfá_š¡ªû_f32
 
¬m_cfá_sR_f32_Ën256
;

54 cÚ¡ 
¬m_cfá_š¡ªû_f32
 
¬m_cfá_sR_f32_Ën512
;

55 cÚ¡ 
¬m_cfá_š¡ªû_f32
 
¬m_cfá_sR_f32_Ën1024
;

56 cÚ¡ 
¬m_cfá_š¡ªû_f32
 
¬m_cfá_sR_f32_Ën2048
;

57 cÚ¡ 
¬m_cfá_š¡ªû_f32
 
¬m_cfá_sR_f32_Ën4096
;

59 cÚ¡ 
¬m_cfá_š¡ªû_q31
 
¬m_cfá_sR_q31_Ën16
;

60 cÚ¡ 
¬m_cfá_š¡ªû_q31
 
¬m_cfá_sR_q31_Ën32
;

61 cÚ¡ 
¬m_cfá_š¡ªû_q31
 
¬m_cfá_sR_q31_Ën64
;

62 cÚ¡ 
¬m_cfá_š¡ªû_q31
 
¬m_cfá_sR_q31_Ën128
;

63 cÚ¡ 
¬m_cfá_š¡ªû_q31
 
¬m_cfá_sR_q31_Ën256
;

64 cÚ¡ 
¬m_cfá_š¡ªû_q31
 
¬m_cfá_sR_q31_Ën512
;

65 cÚ¡ 
¬m_cfá_š¡ªû_q31
 
¬m_cfá_sR_q31_Ën1024
;

66 cÚ¡ 
¬m_cfá_š¡ªû_q31
 
¬m_cfá_sR_q31_Ën2048
;

67 cÚ¡ 
¬m_cfá_š¡ªû_q31
 
¬m_cfá_sR_q31_Ën4096
;

69 cÚ¡ 
¬m_cfá_š¡ªû_q15
 
¬m_cfá_sR_q15_Ën16
;

70 cÚ¡ 
¬m_cfá_š¡ªû_q15
 
¬m_cfá_sR_q15_Ën32
;

71 cÚ¡ 
¬m_cfá_š¡ªû_q15
 
¬m_cfá_sR_q15_Ën64
;

72 cÚ¡ 
¬m_cfá_š¡ªû_q15
 
¬m_cfá_sR_q15_Ën128
;

73 cÚ¡ 
¬m_cfá_š¡ªû_q15
 
¬m_cfá_sR_q15_Ën256
;

74 cÚ¡ 
¬m_cfá_š¡ªû_q15
 
¬m_cfá_sR_q15_Ën512
;

75 cÚ¡ 
¬m_cfá_š¡ªû_q15
 
¬m_cfá_sR_q15_Ën1024
;

76 cÚ¡ 
¬m_cfá_š¡ªû_q15
 
¬m_cfá_sR_q15_Ën2048
;

77 cÚ¡ 
¬m_cfá_š¡ªû_q15
 
¬m_cfá_sR_q15_Ën4096
;

	@Drivers/CMSIS/Include/arm_math.h

288 #iâdeà
_ARM_MATH_H


289 
	#_ARM_MATH_H


	)

292 #ià
defšed
 ( 
__GNUC__
 )

293 #´agm¨
GCC
 
dŸgno¡ic
 
push


294 #´agm¨
GCC
 
dŸgno¡ic
 
ignÜed
 "-Wsign-conversion"

295 #´agm¨
GCC
 
dŸgno¡ic
 
ignÜed
 "-Wconversion"

296 #´agm¨
GCC
 
dŸgno¡ic
 
ignÜed
 "-Wunused-parameter"

299 
	#__CMSIS_GENERIC


	)

301 #ià
defšed
(
ARM_MATH_CM7
)

302 
	~"cÜe_cm7.h
"

303 #–ià
defšed
 (
ARM_MATH_CM4
)

304 
	~"cÜe_cm4.h
"

305 #–ià
defšed
 (
ARM_MATH_CM3
)

306 
	~"cÜe_cm3.h
"

307 #–ià
defšed
 (
ARM_MATH_CM0
)

308 
	~"cÜe_cm0.h
"

309 
	#ARM_MATH_CM0_FAMILY


	)

310 #–ià
defšed
 (
ARM_MATH_CM0PLUS
)

311 
	~"cÜe_cm0¶us.h
"

312 
	#ARM_MATH_CM0_FAMILY


	)

317 #undeà
__CMSIS_GENERIC


318 
	~"¡ršg.h
"

319 
	~"m©h.h
"

320 #ifdeà 
__ýlu¥lus


330 
	#DELTA_Q31
 (0x100)

	)

331 
	#DELTA_Q15
 0x5

	)

332 
	#INDEX_MASK
 0x0000003F

	)

333 #iâdeà
PI


334 
	#PI
 3.14159265358979f

	)

341 
	#FAST_MATH_TABLE_SIZE
 512

	)

342 
	#FAST_MATH_Q31_SHIFT
 (32 - 10)

	)

343 
	#FAST_MATH_Q15_SHIFT
 (16 - 10)

	)

344 
	#CONTROLLER_Q31_SHIFT
 (32 - 9)

	)

345 
	#TABLE_SIZE
 256

	)

346 
	#TABLE_SPACING_Q31
 0x400000

	)

347 
	#TABLE_SPACING_Q15
 0x80

	)

354 
	#INPUT_SPACING
 0xB60B61

	)

359 #iâdeà
UNALIGNED_SUPPORT_DISABLE


360 
	#ALIGN4


	)

362 #ià
defšed
 (
__GNUC__
)

363 
	#ALIGN4
 
	`__©Œibu‹__
((
	`®igÃd
(4)))

	)

365 
	#ALIGN4
 
	`__®ign
(4)

	)

375 
ARM_MATH_SUCCESS
 = 0,

376 
ARM_MATH_ARGUMENT_ERROR
 = -1,

377 
ARM_MATH_LENGTH_ERROR
 = -2,

378 
ARM_MATH_SIZE_MISMATCH
 = -3,

379 
ARM_MATH_NANINF
 = -4,

380 
ARM_MATH_SINGULAR
 = -5,

381 
ARM_MATH_TEST_FAILURE
 = -6

382 } 
	t¬m_¡©us
;

387 
št8_t
 
	tq7_t
;

392 
št16_t
 
	tq15_t
;

397 
št32_t
 
	tq31_t
;

402 
št64_t
 
	tq63_t
;

407 
	tæßt32_t
;

412 
	tæßt64_t
;

417 #ià
defšed
 
__CC_ARM


418 
	#__SIMD32_TYPE
 
št32_t
 
__·cked


	)

419 
	#CMSIS_UNUSED
 
	`__©Œibu‹__
((
unu£d
))

	)

421 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

422 
	#__SIMD32_TYPE
 
št32_t


	)

423 
	#CMSIS_UNUSED
 
	`__©Œibu‹__
((
unu£d
))

	)

425 #–ià
defšed
 
__GNUC__


426 
	#__SIMD32_TYPE
 
št32_t


	)

427 
	#CMSIS_UNUSED
 
	`__©Œibu‹__
((
unu£d
))

	)

429 #–ià
defšed
 
__ICCARM__


430 
	#__SIMD32_TYPE
 
št32_t
 
__·cked


	)

431 
	#CMSIS_UNUSED


	)

433 #–ià
defšed
 
__CSMC__


434 
	#__SIMD32_TYPE
 
št32_t


	)

435 
	#CMSIS_UNUSED


	)

437 #–ià
defšed
 
__TASKING__


438 
	#__SIMD32_TYPE
 
__uÇligÃd
 
št32_t


	)

439 
	#CMSIS_UNUSED


	)

442 #”rÜ 
Unknown
 
compž”


445 
	#__SIMD32
(
addr
è(*(
__SIMD32_TYPE
 **è& (addr))

	)

446 
	#__SIMD32_CONST
(
addr
è((
__SIMD32_TYPE
 *)×ddr))

	)

447 
	#_SIMD32_OFFSET
(
addr
è(*(
__SIMD32_TYPE
 *è×ddr))

	)

448 
	#__SIMD64
(
addr
è(*(
št64_t
 **è& (addr))

	)

450 #ià
defšed
 (
ARM_MATH_CM3
è|| defšed (
ARM_MATH_CM0_FAMILY
)

454 
	#__PKHBT
(
ARG1
, 
ARG2
, 
ARG3
èÐ(((
št32_t
)(ARG1è<< 0è& (št32_t)0x0000FFFFè| \

	)

455 (((
št32_t
)(
ARG2
è<< 
ARG3
) & (int32_t)0xFFFF0000) )

456 
	#__PKHTB
(
ARG1
, 
ARG2
, 
ARG3
èÐ(((
št32_t
)(ARG1è<< 0è& (št32_t)0xFFFF0000è| \

	)

457 (((
št32_t
)(
ARG2
è>> 
ARG3
) & (int32_t)0x0000FFFF) )

465 #iâdeà
ARM_MATH_BIG_ENDIAN


467 
	#__PACKq7
(
v0
,
v1
,
v2
,
v3
èÐ(((
št32_t
)(v0è<< 0è& (št32_t)0x000000FFè| \

	)

468 (((
št32_t
)(
v1
) << 8) & (int32_t)0x0000FF00) | \

469 (((
št32_t
)(
v2
) << 16) & (int32_t)0x00FF0000) | \

470 (((
št32_t
)(
v3
) << 24) & (int32_t)0xFF000000) )

473 
	#__PACKq7
(
v0
,
v1
,
v2
,
v3
èÐ(((
št32_t
)(v3è<< 0è& (št32_t)0x000000FFè| \

	)

474 (((
št32_t
)(
v2
) << 8) & (int32_t)0x0000FF00) | \

475 (((
št32_t
)(
v1
) << 16) & (int32_t)0x00FF0000) | \

476 (((
št32_t
)(
v0
) << 24) & (int32_t)0xFF000000) )

484 
__INLINE
 
q31_t
 
þ_q63_to_q31
(

485 
q63_t
 
x
)

487  ((
q31_t
è(
x
 >> 32) != ((q31_t) x >> 31)) ?

488 ((0x7FFFFFFF ^ ((
q31_t
è(
x
 >> 63)))) : (q31_t) x;

494 
__INLINE
 
q15_t
 
þ_q63_to_q15
(

495 
q63_t
 
x
)

497  ((
q31_t
è(
x
 >> 32) != ((q31_t) x >> 31)) ?

498 ((0x7FFF ^ ((
q15_t
è(
x
 >> 63)))) : (q15_t) (x >> 15);

504 
__INLINE
 
q7_t
 
þ_q31_to_q7
(

505 
q31_t
 
x
)

507  ((
q31_t
è(
x
 >> 24) != ((q31_t) x >> 23)) ?

508 ((0x7F ^ ((
q7_t
è(
x
 >> 31)))) : (q7_t) x;

514 
__INLINE
 
q15_t
 
þ_q31_to_q15
(

515 
q31_t
 
x
)

517  ((
q31_t
è(
x
 >> 16) != ((q31_t) x >> 15)) ?

518 ((0x7FFF ^ ((
q15_t
è(
x
 >> 31)))) : (q15_t) x;

525 
__INLINE
 
q63_t
 
muÉ32x64
(

526 
q63_t
 
x
,

527 
q31_t
 
y
)

529  ((((
q63_t
è(
x
 & 0x00000000FFFFFFFFè* 
y
) >> 32) +

530 (((
q63_t
è(
x
 >> 32è* 
y
)));

539 #ià
defšed
 (
ARM_MATH_CM0_FAMILY
è&& ((defšed (
__ICCARM__
)) )

540 
__INLINE
 
ušt32_t
 
__CLZ
(

541 
q31_t
 
d©a
);

543 
__INLINE
 
ušt32_t
 
__CLZ
(

544 
q31_t
 
d©a
)

546 
ušt32_t
 
couÁ
 = 0;

547 
ušt32_t
 
mask
 = 0x80000000;

549 (
d©a
 & 
mask
) == 0)

551 
couÁ
 += 1u;

552 
mask
 = mask >> 1u;

555  (
couÁ
);

563 
__INLINE
 
ušt32_t
 
¬m_»c_q31
(

564 
q31_t
 
š
,

565 
q31_t
 * 
d¡
,

566 
q31_t
 * 
pRecTabË
)

568 
q31_t
 
out
;

569 
ušt32_t
 
‹mpV®
;

570 
ušt32_t
 
šdex
, 
i
;

571 
ušt32_t
 
signB™s
;

573 if(
š
 > 0)

575 
signB™s
 = ((
ušt32_t
è(
__CLZ
Ð
š
) - 1));

579 
signB™s
 = ((
ušt32_t
è(
__CLZ
(-
š
) - 1));

583 
š
 = (š << 
signB™s
);

586 
šdex
 = (
ušt32_t
)(
š
 >> 24);

587 
šdex
 = (šdex & 
INDEX_MASK
);

590 
out
 = 
pRecTabË
[
šdex
];

594 
i
 = 0u; i < 2u; i++)

596 
‹mpV®
 = (
ušt32_t
è(((
q63_t
è
š
 * 
out
) >> 31);

597 
‹mpV®
 = 0x7FFFFFFFu -empVal;

600 
out
 = 
þ_q63_to_q31
(((
q63_t
èouˆ* 
‹mpV®
) >> 30);

604 *
d¡
 = 
out
;

607  (
signB™s
 + 1u);

614 
__INLINE
 
ušt32_t
 
¬m_»c_q15
(

615 
q15_t
 
š
,

616 
q15_t
 * 
d¡
,

617 
q15_t
 * 
pRecTabË
)

619 
q15_t
 
out
 = 0;

620 
ušt32_t
 
‹mpV®
 = 0;

621 
ušt32_t
 
šdex
 = 0, 
i
 = 0;

622 
ušt32_t
 
signB™s
 = 0;

624 if(
š
 > 0)

626 
signB™s
 = ((
ušt32_t
)(
__CLZ
Ð
š
) - 17));

630 
signB™s
 = ((
ušt32_t
)(
__CLZ
(-
š
) - 17));

634 
š
 = (š << 
signB™s
);

637 
šdex
 = (
ušt32_t
)(
š
 >> 8);

638 
šdex
 = (šdex & 
INDEX_MASK
);

641 
out
 = 
pRecTabË
[
šdex
];

645 
i
 = 0u; i < 2u; i++)

647 
‹mpV®
 = (
ušt32_t
è(((
q31_t
è
š
 * 
out
) >> 15);

648 
‹mpV®
 = 0x7FFFu -empVal;

650 
out
 = (
q15_t
è(((
q31_t
èouˆ* 
‹mpV®
) >> 14);

655 *
d¡
 = 
out
;

658  (
signB™s
 + 1);

665 #ià
defšed
(
ARM_MATH_CM0_FAMILY
)

666 
__INLINE
 
q31_t
 
__SSAT
(

667 
q31_t
 
x
,

668 
ušt32_t
 
y
)

670 
št32_t
 
posMax
, 
ÃgMš
;

671 
ušt32_t
 
i
;

673 
posMax
 = 1;

674 
i
 = 0; i < (
y
 - 1); i++)

676 
posMax
 =…osMax * 2;

679 if(
x
 > 0)

681 
posMax
 = (posMax - 1);

683 if(
x
 > 
posMax
)

685 
x
 = 
posMax
;

690 
ÃgMš
 = -
posMax
;

692 if(
x
 < 
ÃgMš
)

694 
x
 = 
ÃgMš
;

697  (
x
);

705 #ià
defšed
 (
ARM_MATH_CM3
è|| defšed (
ARM_MATH_CM0_FAMILY
)

710 
__INLINE
 
ušt32_t
 
__QADD8
(

711 
ušt32_t
 
x
,

712 
ušt32_t
 
y
)

714 
q31_t
 
r
, 
s
, 
t
, 
u
;

716 
r
 = 
__SSAT
(((((
q31_t
)
x
 << 24è>> 24è+ (((q31_t)
y
 << 24è>> 24)), 8è& (
št32_t
)0x000000FF;

717 
s
 = 
__SSAT
(((((
q31_t
)
x
 << 16è>> 24è+ (((q31_t)
y
 << 16è>> 24)), 8è& (
št32_t
)0x000000FF;

718 
t
 = 
__SSAT
(((((
q31_t
)
x
 << 8è>> 24è+ (((q31_t)
y
 << 8è>> 24)), 8è& (
št32_t
)0x000000FF;

719 
u
 = 
__SSAT
(((((
q31_t
)
x
 ) >> 24è+ (((q31_t)
y
 ) >> 24)), 8è& (
št32_t
)0x000000FF;

721  ((
ušt32_t
)((
u
 << 24è| (
t
 << 16è| (
s
 << 8è| (
r
 )));

728 
__INLINE
 
ušt32_t
 
__QSUB8
(

729 
ušt32_t
 
x
,

730 
ušt32_t
 
y
)

732 
q31_t
 
r
, 
s
, 
t
, 
u
;

734 
r
 = 
__SSAT
(((((
q31_t
)
x
 << 24è>> 24è- (((q31_t)
y
 << 24è>> 24)), 8è& (
št32_t
)0x000000FF;

735 
s
 = 
__SSAT
(((((
q31_t
)
x
 << 16è>> 24è- (((q31_t)
y
 << 16è>> 24)), 8è& (
št32_t
)0x000000FF;

736 
t
 = 
__SSAT
(((((
q31_t
)
x
 << 8è>> 24è- (((q31_t)
y
 << 8è>> 24)), 8è& (
št32_t
)0x000000FF;

737 
u
 = 
__SSAT
(((((
q31_t
)
x
 ) >> 24è- (((q31_t)
y
 ) >> 24)), 8è& (
št32_t
)0x000000FF;

739  ((
ušt32_t
)((
u
 << 24è| (
t
 << 16è| (
s
 << 8è| (
r
 )));

746 
__INLINE
 
ušt32_t
 
__QADD16
(

747 
ušt32_t
 
x
,

748 
ušt32_t
 
y
)

751 
q31_t
 
r
 = 0, 
s
 = 0;

753 
r
 = 
__SSAT
(((((
q31_t
)
x
 << 16è>> 16è+ (((q31_t)
y
 << 16è>> 16)), 16è& (
št32_t
)0x0000FFFF;

754 
s
 = 
__SSAT
(((((
q31_t
)
x
 ) >> 16è+ (((q31_t)
y
 ) >> 16)), 16è& (
št32_t
)0x0000FFFF;

756  ((
ušt32_t
)((
s
 << 16è| (
r
 )));

763 
__INLINE
 
ušt32_t
 
__SHADD16
(

764 
ušt32_t
 
x
,

765 
ušt32_t
 
y
)

767 
q31_t
 
r
, 
s
;

769 
r
 = (((((
q31_t
)
x
 << 16è>> 16è+ (((q31_t)
y
 << 16è>> 16)è>> 1è& (
št32_t
)0x0000FFFF;

770 
s
 = (((((
q31_t
)
x
 ) >> 16è+ (((q31_t)
y
 ) >> 16)è>> 1è& (
št32_t
)0x0000FFFF;

772  ((
ušt32_t
)((
s
 << 16è| (
r
 )));

779 
__INLINE
 
ušt32_t
 
__QSUB16
(

780 
ušt32_t
 
x
,

781 
ušt32_t
 
y
)

783 
q31_t
 
r
, 
s
;

785 
r
 = 
__SSAT
(((((
q31_t
)
x
 << 16è>> 16è- (((q31_t)
y
 << 16è>> 16)), 16è& (
št32_t
)0x0000FFFF;

786 
s
 = 
__SSAT
(((((
q31_t
)
x
 ) >> 16è- (((q31_t)
y
 ) >> 16)), 16è& (
št32_t
)0x0000FFFF;

788  ((
ušt32_t
)((
s
 << 16è| (
r
 )));

795 
__INLINE
 
ušt32_t
 
__SHSUB16
(

796 
ušt32_t
 
x
,

797 
ušt32_t
 
y
)

799 
q31_t
 
r
, 
s
;

801 
r
 = (((((
q31_t
)
x
 << 16è>> 16è- (((q31_t)
y
 << 16è>> 16)è>> 1è& (
št32_t
)0x0000FFFF;

802 
s
 = (((((
q31_t
)
x
 ) >> 16è- (((q31_t)
y
 ) >> 16)è>> 1è& (
št32_t
)0x0000FFFF;

804  ((
ušt32_t
)((
s
 << 16è| (
r
 )));

811 
__INLINE
 
ušt32_t
 
__QASX
(

812 
ušt32_t
 
x
,

813 
ušt32_t
 
y
)

815 
q31_t
 
r
, 
s
;

817 
r
 = 
__SSAT
(((((
q31_t
)
x
 << 16è>> 16è- (((q31_t)
y
 ) >> 16)), 16è& (
št32_t
)0x0000FFFF;

818 
s
 = 
__SSAT
(((((
q31_t
)
x
 ) >> 16è+ (((q31_t)
y
 << 16è>> 16)), 16è& (
št32_t
)0x0000FFFF;

820  ((
ušt32_t
)((
s
 << 16è| (
r
 )));

827 
__INLINE
 
ušt32_t
 
__SHASX
(

828 
ušt32_t
 
x
,

829 
ušt32_t
 
y
)

831 
q31_t
 
r
, 
s
;

833 
r
 = (((((
q31_t
)
x
 << 16è>> 16è- (((q31_t)
y
 ) >> 16)è>> 1è& (
št32_t
)0x0000FFFF;

834 
s
 = (((((
q31_t
)
x
 ) >> 16è+ (((q31_t)
y
 << 16è>> 16)è>> 1è& (
št32_t
)0x0000FFFF;

836  ((
ušt32_t
)((
s
 << 16è| (
r
 )));

843 
__INLINE
 
ušt32_t
 
__QSAX
(

844 
ušt32_t
 
x
,

845 
ušt32_t
 
y
)

847 
q31_t
 
r
, 
s
;

849 
r
 = 
__SSAT
(((((
q31_t
)
x
 << 16è>> 16è+ (((q31_t)
y
 ) >> 16)), 16è& (
št32_t
)0x0000FFFF;

850 
s
 = 
__SSAT
(((((
q31_t
)
x
 ) >> 16è- (((q31_t)
y
 << 16è>> 16)), 16è& (
št32_t
)0x0000FFFF;

852  ((
ušt32_t
)((
s
 << 16è| (
r
 )));

859 
__INLINE
 
ušt32_t
 
__SHSAX
(

860 
ušt32_t
 
x
,

861 
ušt32_t
 
y
)

863 
q31_t
 
r
, 
s
;

865 
r
 = (((((
q31_t
)
x
 << 16è>> 16è+ (((q31_t)
y
 ) >> 16)è>> 1è& (
št32_t
)0x0000FFFF;

866 
s
 = (((((
q31_t
)
x
 ) >> 16è- (((q31_t)
y
 << 16è>> 16)è>> 1è& (
št32_t
)0x0000FFFF;

868  ((
ušt32_t
)((
s
 << 16è| (
r
 )));

875 
__INLINE
 
ušt32_t
 
__SMUSDX
(

876 
ušt32_t
 
x
,

877 
ušt32_t
 
y
)

879  ((
ušt32_t
)(((((
q31_t
)
x
 << 16è>> 16è* (((q31_t)
y
 ) >> 16)) -

880 ((((
q31_t
)
x
 ) >> 16è* (((q31_t)
y
 << 16) >> 16)) ));

886 
__INLINE
 
ušt32_t
 
__SMUADX
(

887 
ušt32_t
 
x
,

888 
ušt32_t
 
y
)

890  ((
ušt32_t
)(((((
q31_t
)
x
 << 16è>> 16è* (((q31_t)
y
 ) >> 16)) +

891 ((((
q31_t
)
x
 ) >> 16è* (((q31_t)
y
 << 16) >> 16)) ));

898 
__INLINE
 
št32_t
 
__QADD
(

899 
št32_t
 
x
,

900 
št32_t
 
y
)

902  ((
št32_t
)(
þ_q63_to_q31
((
q63_t
)
x
 + (
q31_t
)
y
)));

909 
__INLINE
 
št32_t
 
__QSUB
(

910 
št32_t
 
x
,

911 
št32_t
 
y
)

913  ((
št32_t
)(
þ_q63_to_q31
((
q63_t
)
x
 - (
q31_t
)
y
)));

920 
__INLINE
 
ušt32_t
 
__SMLAD
(

921 
ušt32_t
 
x
,

922 
ušt32_t
 
y
,

923 
ušt32_t
 
sum
)

925  ((
ušt32_t
)(((((
q31_t
)
x
 << 16è>> 16è* (((q31_t)
y
 << 16) >> 16)) +

926 ((((
q31_t
)
x
 ) >> 16è* (((q31_t)
y
 ) >> 16)) +

927 Ð((
q31_t
)
sum
 ) ) ));

934 
__INLINE
 
ušt32_t
 
__SMLADX
(

935 
ušt32_t
 
x
,

936 
ušt32_t
 
y
,

937 
ušt32_t
 
sum
)

939  ((
ušt32_t
)(((((
q31_t
)
x
 << 16è>> 16è* (((q31_t)
y
 ) >> 16)) +

940 ((((
q31_t
)
x
 ) >> 16è* (((q31_t)
y
 << 16) >> 16)) +

941 Ð((
q31_t
)
sum
 ) ) ));

948 
__INLINE
 
ušt32_t
 
__SMLSDX
(

949 
ušt32_t
 
x
,

950 
ušt32_t
 
y
,

951 
ušt32_t
 
sum
)

953  ((
ušt32_t
)(((((
q31_t
)
x
 << 16è>> 16è* (((q31_t)
y
 ) >> 16)) -

954 ((((
q31_t
)
x
 ) >> 16è* (((q31_t)
y
 << 16) >> 16)) +

955 Ð((
q31_t
)
sum
 ) ) ));

962 
__INLINE
 
ušt64_t
 
__SMLALD
(

963 
ušt32_t
 
x
,

964 
ušt32_t
 
y
,

965 
ušt64_t
 
sum
)

968  ((
ušt64_t
)(((((
q31_t
)
x
 << 16è>> 16è* (((q31_t)
y
 << 16) >> 16)) +

969 ((((
q31_t
)
x
 ) >> 16è* (((q31_t)
y
 ) >> 16)) +

970 Ð((
q63_t
)
sum
 ) ) ));

977 
__INLINE
 
ušt64_t
 
__SMLALDX
(

978 
ušt32_t
 
x
,

979 
ušt32_t
 
y
,

980 
ušt64_t
 
sum
)

983  ((
ušt64_t
)(((((
q31_t
)
x
 << 16è>> 16è* (((q31_t)
y
 ) >> 16)) +

984 ((((
q31_t
)
x
 ) >> 16è* (((q31_t)
y
 << 16) >> 16)) +

985 Ð((
q63_t
)
sum
 ) ) ));

992 
__INLINE
 
ušt32_t
 
__SMUAD
(

993 
ušt32_t
 
x
,

994 
ušt32_t
 
y
)

996  ((
ušt32_t
)(((((
q31_t
)
x
 << 16è>> 16è* (((q31_t)
y
 << 16) >> 16)) +

997 ((((
q31_t
)
x
 ) >> 16è* (((q31_t)
y
 ) >> 16)) ));

1004 
__INLINE
 
ušt32_t
 
__SMUSD
(

1005 
ušt32_t
 
x
,

1006 
ušt32_t
 
y
)

1008  ((
ušt32_t
)(((((
q31_t
)
x
 << 16è>> 16è* (((q31_t)
y
 << 16) >> 16)) -

1009 ((((
q31_t
)
x
 ) >> 16è* (((q31_t)
y
 ) >> 16)) ));

1016 
__INLINE
 
ušt32_t
 
__SXTB16
(

1017 
ušt32_t
 
x
)

1019  ((
ušt32_t
)(((((
q31_t
)
x
 << 24) >> 24) & (q31_t)0x0000FFFF) |

1020 ((((
q31_t
)
x
 << 8) >> 8) & (q31_t)0xFFFF0000) ));

1031 
ušt16_t
 
numT­s
;

1032 
q7_t
 *
pS‹
;

1033 
q7_t
 *
pCÛffs
;

1034 } 
	t¬m_fœ_š¡ªû_q7
;

1041 
ušt16_t
 
numT­s
;

1042 
q15_t
 *
pS‹
;

1043 
q15_t
 *
pCÛffs
;

1044 } 
	t¬m_fœ_š¡ªû_q15
;

1051 
ušt16_t
 
numT­s
;

1052 
q31_t
 *
pS‹
;

1053 
q31_t
 *
pCÛffs
;

1054 } 
	t¬m_fœ_š¡ªû_q31
;

1061 
ušt16_t
 
numT­s
;

1062 
æßt32_t
 *
pS‹
;

1063 
æßt32_t
 *
pCÛffs
;

1064 } 
	t¬m_fœ_š¡ªû_f32
;

1074 
¬m_fœ_q7
(

1075 cÚ¡ 
¬m_fœ_š¡ªû_q7
 * 
S
,

1076 
q7_t
 * 
pSrc
,

1077 
q7_t
 * 
pD¡
,

1078 
ušt32_t
 
blockSize
);

1089 
¬m_fœ_š™_q7
(

1090 
¬m_fœ_š¡ªû_q7
 * 
S
,

1091 
ušt16_t
 
numT­s
,

1092 
q7_t
 * 
pCÛffs
,

1093 
q7_t
 * 
pS‹
,

1094 
ušt32_t
 
blockSize
);

1104 
¬m_fœ_q15
(

1105 cÚ¡ 
¬m_fœ_š¡ªû_q15
 * 
S
,

1106 
q15_t
 * 
pSrc
,

1107 
q15_t
 * 
pD¡
,

1108 
ušt32_t
 
blockSize
);

1118 
¬m_fœ_ç¡_q15
(

1119 cÚ¡ 
¬m_fœ_š¡ªû_q15
 * 
S
,

1120 
q15_t
 * 
pSrc
,

1121 
q15_t
 * 
pD¡
,

1122 
ušt32_t
 
blockSize
);

1135 
¬m_¡©us
 
¬m_fœ_š™_q15
(

1136 
¬m_fœ_š¡ªû_q15
 * 
S
,

1137 
ušt16_t
 
numT­s
,

1138 
q15_t
 * 
pCÛffs
,

1139 
q15_t
 * 
pS‹
,

1140 
ušt32_t
 
blockSize
);

1150 
¬m_fœ_q31
(

1151 cÚ¡ 
¬m_fœ_š¡ªû_q31
 * 
S
,

1152 
q31_t
 * 
pSrc
,

1153 
q31_t
 * 
pD¡
,

1154 
ušt32_t
 
blockSize
);

1164 
¬m_fœ_ç¡_q31
(

1165 cÚ¡ 
¬m_fœ_š¡ªû_q31
 * 
S
,

1166 
q31_t
 * 
pSrc
,

1167 
q31_t
 * 
pD¡
,

1168 
ušt32_t
 
blockSize
);

1179 
¬m_fœ_š™_q31
(

1180 
¬m_fœ_š¡ªû_q31
 * 
S
,

1181 
ušt16_t
 
numT­s
,

1182 
q31_t
 * 
pCÛffs
,

1183 
q31_t
 * 
pS‹
,

1184 
ušt32_t
 
blockSize
);

1194 
¬m_fœ_f32
(

1195 cÚ¡ 
¬m_fœ_š¡ªû_f32
 * 
S
,

1196 
æßt32_t
 * 
pSrc
,

1197 
æßt32_t
 * 
pD¡
,

1198 
ušt32_t
 
blockSize
);

1209 
¬m_fœ_š™_f32
(

1210 
¬m_fœ_š¡ªû_f32
 * 
S
,

1211 
ušt16_t
 
numT­s
,

1212 
æßt32_t
 * 
pCÛffs
,

1213 
æßt32_t
 * 
pS‹
,

1214 
ušt32_t
 
blockSize
);

1222 
št8_t
 
numSges
;

1223 
q15_t
 *
pS‹
;

1224 
q15_t
 *
pCÛffs
;

1225 
št8_t
 
po¡Shiá
;

1226 } 
	t¬m_biquad_ÿsd_df1_š¡_q15
;

1233 
ušt32_t
 
numSges
;

1234 
q31_t
 *
pS‹
;

1235 
q31_t
 *
pCÛffs
;

1236 
ušt8_t
 
po¡Shiá
;

1237 } 
	t¬m_biquad_ÿsd_df1_š¡_q31
;

1244 
ušt32_t
 
numSges
;

1245 
æßt32_t
 *
pS‹
;

1246 
æßt32_t
 *
pCÛffs
;

1247 } 
	t¬m_biquad_ÿsd_df1_š¡_f32
;

1257 
¬m_biquad_ÿsÿde_df1_q15
(

1258 cÚ¡ 
¬m_biquad_ÿsd_df1_š¡_q15
 * 
S
,

1259 
q15_t
 * 
pSrc
,

1260 
q15_t
 * 
pD¡
,

1261 
ušt32_t
 
blockSize
);

1272 
¬m_biquad_ÿsÿde_df1_š™_q15
(

1273 
¬m_biquad_ÿsd_df1_š¡_q15
 * 
S
,

1274 
ušt8_t
 
numSges
,

1275 
q15_t
 * 
pCÛffs
,

1276 
q15_t
 * 
pS‹
,

1277 
št8_t
 
po¡Shiá
);

1287 
¬m_biquad_ÿsÿde_df1_ç¡_q15
(

1288 cÚ¡ 
¬m_biquad_ÿsd_df1_š¡_q15
 * 
S
,

1289 
q15_t
 * 
pSrc
,

1290 
q15_t
 * 
pD¡
,

1291 
ušt32_t
 
blockSize
);

1301 
¬m_biquad_ÿsÿde_df1_q31
(

1302 cÚ¡ 
¬m_biquad_ÿsd_df1_š¡_q31
 * 
S
,

1303 
q31_t
 * 
pSrc
,

1304 
q31_t
 * 
pD¡
,

1305 
ušt32_t
 
blockSize
);

1315 
¬m_biquad_ÿsÿde_df1_ç¡_q31
(

1316 cÚ¡ 
¬m_biquad_ÿsd_df1_š¡_q31
 * 
S
,

1317 
q31_t
 * 
pSrc
,

1318 
q31_t
 * 
pD¡
,

1319 
ušt32_t
 
blockSize
);

1330 
¬m_biquad_ÿsÿde_df1_š™_q31
(

1331 
¬m_biquad_ÿsd_df1_š¡_q31
 * 
S
,

1332 
ušt8_t
 
numSges
,

1333 
q31_t
 * 
pCÛffs
,

1334 
q31_t
 * 
pS‹
,

1335 
št8_t
 
po¡Shiá
);

1345 
¬m_biquad_ÿsÿde_df1_f32
(

1346 cÚ¡ 
¬m_biquad_ÿsd_df1_š¡_f32
 * 
S
,

1347 
æßt32_t
 * 
pSrc
,

1348 
æßt32_t
 * 
pD¡
,

1349 
ušt32_t
 
blockSize
);

1359 
¬m_biquad_ÿsÿde_df1_š™_f32
(

1360 
¬m_biquad_ÿsd_df1_š¡_f32
 * 
S
,

1361 
ušt8_t
 
numSges
,

1362 
æßt32_t
 * 
pCÛffs
,

1363 
æßt32_t
 * 
pS‹
);

1371 
ušt16_t
 
numRows
;

1372 
ušt16_t
 
numCÞs
;

1373 
æßt32_t
 *
pD©a
;

1374 } 
	t¬m_m©rix_š¡ªû_f32
;

1382 
ušt16_t
 
numRows
;

1383 
ušt16_t
 
numCÞs
;

1384 
æßt64_t
 *
pD©a
;

1385 } 
	t¬m_m©rix_š¡ªû_f64
;

1392 
ušt16_t
 
numRows
;

1393 
ušt16_t
 
numCÞs
;

1394 
q15_t
 *
pD©a
;

1395 } 
	t¬m_m©rix_š¡ªû_q15
;

1402 
ušt16_t
 
numRows
;

1403 
ušt16_t
 
numCÞs
;

1404 
q31_t
 *
pD©a
;

1405 } 
	t¬m_m©rix_š¡ªû_q31
;

1416 
¬m_¡©us
 
¬m_m©_add_f32
(

1417 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrcA
,

1418 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrcB
,

1419 
¬m_m©rix_š¡ªû_f32
 * 
pD¡
);

1430 
¬m_¡©us
 
¬m_m©_add_q15
(

1431 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcA
,

1432 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcB
,

1433 
¬m_m©rix_š¡ªû_q15
 * 
pD¡
);

1444 
¬m_¡©us
 
¬m_m©_add_q31
(

1445 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcA
,

1446 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcB
,

1447 
¬m_m©rix_š¡ªû_q31
 * 
pD¡
);

1458 
¬m_¡©us
 
¬m_m©_cm¶x_muÉ_f32
(

1459 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrcA
,

1460 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrcB
,

1461 
¬m_m©rix_š¡ªû_f32
 * 
pD¡
);

1472 
¬m_¡©us
 
¬m_m©_cm¶x_muÉ_q15
(

1473 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcA
,

1474 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcB
,

1475 
¬m_m©rix_š¡ªû_q15
 * 
pD¡
,

1476 
q15_t
 * 
pSü©ch
);

1487 
¬m_¡©us
 
¬m_m©_cm¶x_muÉ_q31
(

1488 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcA
,

1489 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcB
,

1490 
¬m_m©rix_š¡ªû_q31
 * 
pD¡
);

1500 
¬m_¡©us
 
¬m_m©_Œªs_f32
(

1501 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrc
,

1502 
¬m_m©rix_š¡ªû_f32
 * 
pD¡
);

1512 
¬m_¡©us
 
¬m_m©_Œªs_q15
(

1513 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrc
,

1514 
¬m_m©rix_š¡ªû_q15
 * 
pD¡
);

1524 
¬m_¡©us
 
¬m_m©_Œªs_q31
(

1525 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrc
,

1526 
¬m_m©rix_š¡ªû_q31
 * 
pD¡
);

1537 
¬m_¡©us
 
¬m_m©_muÉ_f32
(

1538 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrcA
,

1539 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrcB
,

1540 
¬m_m©rix_š¡ªû_f32
 * 
pD¡
);

1552 
¬m_¡©us
 
¬m_m©_muÉ_q15
(

1553 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcA
,

1554 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcB
,

1555 
¬m_m©rix_š¡ªû_q15
 * 
pD¡
,

1556 
q15_t
 * 
pS‹
);

1568 
¬m_¡©us
 
¬m_m©_muÉ_ç¡_q15
(

1569 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcA
,

1570 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcB
,

1571 
¬m_m©rix_š¡ªû_q15
 * 
pD¡
,

1572 
q15_t
 * 
pS‹
);

1583 
¬m_¡©us
 
¬m_m©_muÉ_q31
(

1584 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcA
,

1585 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcB
,

1586 
¬m_m©rix_š¡ªû_q31
 * 
pD¡
);

1597 
¬m_¡©us
 
¬m_m©_muÉ_ç¡_q31
(

1598 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcA
,

1599 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcB
,

1600 
¬m_m©rix_š¡ªû_q31
 * 
pD¡
);

1611 
¬m_¡©us
 
¬m_m©_sub_f32
(

1612 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrcA
,

1613 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrcB
,

1614 
¬m_m©rix_š¡ªû_f32
 * 
pD¡
);

1625 
¬m_¡©us
 
¬m_m©_sub_q15
(

1626 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcA
,

1627 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcB
,

1628 
¬m_m©rix_š¡ªû_q15
 * 
pD¡
);

1639 
¬m_¡©us
 
¬m_m©_sub_q31
(

1640 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcA
,

1641 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcB
,

1642 
¬m_m©rix_š¡ªû_q31
 * 
pD¡
);

1653 
¬m_¡©us
 
¬m_m©_sÿË_f32
(

1654 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrc
,

1655 
æßt32_t
 
sÿË
,

1656 
¬m_m©rix_š¡ªû_f32
 * 
pD¡
);

1668 
¬m_¡©us
 
¬m_m©_sÿË_q15
(

1669 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrc
,

1670 
q15_t
 
sÿËF¿ù
,

1671 
št32_t
 
shiá
,

1672 
¬m_m©rix_š¡ªû_q15
 * 
pD¡
);

1684 
¬m_¡©us
 
¬m_m©_sÿË_q31
(

1685 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrc
,

1686 
q31_t
 
sÿËF¿ù
,

1687 
št32_t
 
shiá
,

1688 
¬m_m©rix_š¡ªû_q31
 * 
pD¡
);

1698 
¬m_m©_š™_q31
(

1699 
¬m_m©rix_š¡ªû_q31
 * 
S
,

1700 
ušt16_t
 
nRows
,

1701 
ušt16_t
 
nCÞumns
,

1702 
q31_t
 * 
pD©a
);

1712 
¬m_m©_š™_q15
(

1713 
¬m_m©rix_š¡ªû_q15
 * 
S
,

1714 
ušt16_t
 
nRows
,

1715 
ušt16_t
 
nCÞumns
,

1716 
q15_t
 * 
pD©a
);

1726 
¬m_m©_š™_f32
(

1727 
¬m_m©rix_š¡ªû_f32
 * 
S
,

1728 
ušt16_t
 
nRows
,

1729 
ušt16_t
 
nCÞumns
,

1730 
æßt32_t
 * 
pD©a
);

1739 
q15_t
 
A0
;

1740 #ifdeà
ARM_MATH_CM0_FAMILY


1741 
q15_t
 
A1
;

1742 
q15_t
 
A2
;

1744 
q31_t
 
A1
;

1746 
q15_t
 
¡©e
[3];

1747 
q15_t
 
Kp
;

1748 
q15_t
 
Ki
;

1749 
q15_t
 
Kd
;

1750 } 
	t¬m_pid_š¡ªû_q15
;

1757 
q31_t
 
A0
;

1758 
q31_t
 
A1
;

1759 
q31_t
 
A2
;

1760 
q31_t
 
¡©e
[3];

1761 
q31_t
 
Kp
;

1762 
q31_t
 
Ki
;

1763 
q31_t
 
Kd
;

1764 } 
	t¬m_pid_š¡ªû_q31
;

1771 
æßt32_t
 
A0
;

1772 
æßt32_t
 
A1
;

1773 
æßt32_t
 
A2
;

1774 
æßt32_t
 
¡©e
[3];

1775 
æßt32_t
 
Kp
;

1776 
æßt32_t
 
Ki
;

1777 
æßt32_t
 
Kd
;

1778 } 
	t¬m_pid_š¡ªû_f32
;

1787 
¬m_pid_š™_f32
(

1788 
¬m_pid_š¡ªû_f32
 * 
S
,

1789 
št32_t
 
»£tS‹FÏg
);

1796 
¬m_pid_»£t_f32
(

1797 
¬m_pid_š¡ªû_f32
 * 
S
);

1805 
¬m_pid_š™_q31
(

1806 
¬m_pid_š¡ªû_q31
 * 
S
,

1807 
št32_t
 
»£tS‹FÏg
);

1815 
¬m_pid_»£t_q31
(

1816 
¬m_pid_š¡ªû_q31
 * 
S
);

1824 
¬m_pid_š™_q15
(

1825 
¬m_pid_š¡ªû_q15
 * 
S
,

1826 
št32_t
 
»£tS‹FÏg
);

1833 
¬m_pid_»£t_q15
(

1834 
¬m_pid_š¡ªû_q15
 * 
S
);

1842 
ušt32_t
 
nV®ues
;

1843 
æßt32_t
 
x1
;

1844 
æßt32_t
 
xS·cšg
;

1845 
æßt32_t
 *
pYD©a
;

1846 } 
	t¬m_lš—r_š‹½_š¡ªû_f32
;

1853 
ušt16_t
 
numRows
;

1854 
ušt16_t
 
numCÞs
;

1855 
æßt32_t
 *
pD©a
;

1856 } 
	t¬m_bžš—r_š‹½_š¡ªû_f32
;

1863 
ušt16_t
 
numRows
;

1864 
ušt16_t
 
numCÞs
;

1865 
q31_t
 *
pD©a
;

1866 } 
	t¬m_bžš—r_š‹½_š¡ªû_q31
;

1873 
ušt16_t
 
numRows
;

1874 
ušt16_t
 
numCÞs
;

1875 
q15_t
 *
pD©a
;

1876 } 
	t¬m_bžš—r_š‹½_š¡ªû_q15
;

1883 
ušt16_t
 
numRows
;

1884 
ušt16_t
 
numCÞs
;

1885 
q7_t
 *
pD©a
;

1886 } 
	t¬m_bžš—r_š‹½_š¡ªû_q7
;

1896 
¬m_muÉ_q7
(

1897 
q7_t
 * 
pSrcA
,

1898 
q7_t
 * 
pSrcB
,

1899 
q7_t
 * 
pD¡
,

1900 
ušt32_t
 
blockSize
);

1910 
¬m_muÉ_q15
(

1911 
q15_t
 * 
pSrcA
,

1912 
q15_t
 * 
pSrcB
,

1913 
q15_t
 * 
pD¡
,

1914 
ušt32_t
 
blockSize
);

1924 
¬m_muÉ_q31
(

1925 
q31_t
 * 
pSrcA
,

1926 
q31_t
 * 
pSrcB
,

1927 
q31_t
 * 
pD¡
,

1928 
ušt32_t
 
blockSize
);

1938 
¬m_muÉ_f32
(

1939 
æßt32_t
 * 
pSrcA
,

1940 
æßt32_t
 * 
pSrcB
,

1941 
æßt32_t
 * 
pD¡
,

1942 
ušt32_t
 
blockSize
);

1950 
ušt16_t
 
fáL’
;

1951 
ušt8_t
 
ifáFÏg
;

1952 
ušt8_t
 
b™Rev”£FÏg
;

1953 
q15_t
 *
pTwiddË
;

1954 
ušt16_t
 *
pB™RevTabË
;

1955 
ušt16_t
 
twidCÛfModif›r
;

1956 
ušt16_t
 
b™RevFaùÜ
;

1957 } 
	t¬m_cfá_¿dix2_š¡ªû_q15
;

1960 
¬m_¡©us
 
¬m_cfá_¿dix2_š™_q15
(

1961 
¬m_cfá_¿dix2_š¡ªû_q15
 * 
S
,

1962 
ušt16_t
 
fáL’
,

1963 
ušt8_t
 
ifáFÏg
,

1964 
ušt8_t
 
b™Rev”£FÏg
);

1967 
¬m_cfá_¿dix2_q15
(

1968 cÚ¡ 
¬m_cfá_¿dix2_š¡ªû_q15
 * 
S
,

1969 
q15_t
 * 
pSrc
);

1977 
ušt16_t
 
fáL’
;

1978 
ušt8_t
 
ifáFÏg
;

1979 
ušt8_t
 
b™Rev”£FÏg
;

1980 
q15_t
 *
pTwiddË
;

1981 
ušt16_t
 *
pB™RevTabË
;

1982 
ušt16_t
 
twidCÛfModif›r
;

1983 
ušt16_t
 
b™RevFaùÜ
;

1984 } 
	t¬m_cfá_¿dix4_š¡ªû_q15
;

1987 
¬m_¡©us
 
¬m_cfá_¿dix4_š™_q15
(

1988 
¬m_cfá_¿dix4_š¡ªû_q15
 * 
S
,

1989 
ušt16_t
 
fáL’
,

1990 
ušt8_t
 
ifáFÏg
,

1991 
ušt8_t
 
b™Rev”£FÏg
);

1994 
¬m_cfá_¿dix4_q15
(

1995 cÚ¡ 
¬m_cfá_¿dix4_š¡ªû_q15
 * 
S
,

1996 
q15_t
 * 
pSrc
);

2003 
ušt16_t
 
fáL’
;

2004 
ušt8_t
 
ifáFÏg
;

2005 
ušt8_t
 
b™Rev”£FÏg
;

2006 
q31_t
 *
pTwiddË
;

2007 
ušt16_t
 *
pB™RevTabË
;

2008 
ušt16_t
 
twidCÛfModif›r
;

2009 
ušt16_t
 
b™RevFaùÜ
;

2010 } 
	t¬m_cfá_¿dix2_š¡ªû_q31
;

2013 
¬m_¡©us
 
¬m_cfá_¿dix2_š™_q31
(

2014 
¬m_cfá_¿dix2_š¡ªû_q31
 * 
S
,

2015 
ušt16_t
 
fáL’
,

2016 
ušt8_t
 
ifáFÏg
,

2017 
ušt8_t
 
b™Rev”£FÏg
);

2020 
¬m_cfá_¿dix2_q31
(

2021 cÚ¡ 
¬m_cfá_¿dix2_š¡ªû_q31
 * 
S
,

2022 
q31_t
 * 
pSrc
);

2029 
ušt16_t
 
fáL’
;

2030 
ušt8_t
 
ifáFÏg
;

2031 
ušt8_t
 
b™Rev”£FÏg
;

2032 
q31_t
 *
pTwiddË
;

2033 
ušt16_t
 *
pB™RevTabË
;

2034 
ušt16_t
 
twidCÛfModif›r
;

2035 
ušt16_t
 
b™RevFaùÜ
;

2036 } 
	t¬m_cfá_¿dix4_š¡ªû_q31
;

2039 
¬m_cfá_¿dix4_q31
(

2040 cÚ¡ 
¬m_cfá_¿dix4_š¡ªû_q31
 * 
S
,

2041 
q31_t
 * 
pSrc
);

2044 
¬m_¡©us
 
¬m_cfá_¿dix4_š™_q31
(

2045 
¬m_cfá_¿dix4_š¡ªû_q31
 * 
S
,

2046 
ušt16_t
 
fáL’
,

2047 
ušt8_t
 
ifáFÏg
,

2048 
ušt8_t
 
b™Rev”£FÏg
);

2055 
ušt16_t
 
fáL’
;

2056 
ušt8_t
 
ifáFÏg
;

2057 
ušt8_t
 
b™Rev”£FÏg
;

2058 
æßt32_t
 *
pTwiddË
;

2059 
ušt16_t
 *
pB™RevTabË
;

2060 
ušt16_t
 
twidCÛfModif›r
;

2061 
ušt16_t
 
b™RevFaùÜ
;

2062 
æßt32_t
 
ÚebyfáL’
;

2063 } 
	t¬m_cfá_¿dix2_š¡ªû_f32
;

2066 
¬m_¡©us
 
¬m_cfá_¿dix2_š™_f32
(

2067 
¬m_cfá_¿dix2_š¡ªû_f32
 * 
S
,

2068 
ušt16_t
 
fáL’
,

2069 
ušt8_t
 
ifáFÏg
,

2070 
ušt8_t
 
b™Rev”£FÏg
);

2073 
¬m_cfá_¿dix2_f32
(

2074 cÚ¡ 
¬m_cfá_¿dix2_š¡ªû_f32
 * 
S
,

2075 
æßt32_t
 * 
pSrc
);

2082 
ušt16_t
 
fáL’
;

2083 
ušt8_t
 
ifáFÏg
;

2084 
ušt8_t
 
b™Rev”£FÏg
;

2085 
æßt32_t
 *
pTwiddË
;

2086 
ušt16_t
 *
pB™RevTabË
;

2087 
ušt16_t
 
twidCÛfModif›r
;

2088 
ušt16_t
 
b™RevFaùÜ
;

2089 
æßt32_t
 
ÚebyfáL’
;

2090 } 
	t¬m_cfá_¿dix4_š¡ªû_f32
;

2093 
¬m_¡©us
 
¬m_cfá_¿dix4_š™_f32
(

2094 
¬m_cfá_¿dix4_š¡ªû_f32
 * 
S
,

2095 
ušt16_t
 
fáL’
,

2096 
ušt8_t
 
ifáFÏg
,

2097 
ušt8_t
 
b™Rev”£FÏg
);

2100 
¬m_cfá_¿dix4_f32
(

2101 cÚ¡ 
¬m_cfá_¿dix4_š¡ªû_f32
 * 
S
,

2102 
æßt32_t
 * 
pSrc
);

2109 
ušt16_t
 
fáL’
;

2110 cÚ¡ 
q15_t
 *
pTwiddË
;

2111 cÚ¡ 
ušt16_t
 *
pB™RevTabË
;

2112 
ušt16_t
 
b™RevL’gth
;

2113 } 
	t¬m_cfá_š¡ªû_q15
;

2115 
¬m_cfá_q15
(

2116 cÚ¡ 
¬m_cfá_š¡ªû_q15
 * 
S
,

2117 
q15_t
 * 
p1
,

2118 
ušt8_t
 
ifáFÏg
,

2119 
ušt8_t
 
b™Rev”£FÏg
);

2126 
ušt16_t
 
fáL’
;

2127 cÚ¡ 
q31_t
 *
pTwiddË
;

2128 cÚ¡ 
ušt16_t
 *
pB™RevTabË
;

2129 
ušt16_t
 
b™RevL’gth
;

2130 } 
	t¬m_cfá_š¡ªû_q31
;

2132 
¬m_cfá_q31
(

2133 cÚ¡ 
¬m_cfá_š¡ªû_q31
 * 
S
,

2134 
q31_t
 * 
p1
,

2135 
ušt8_t
 
ifáFÏg
,

2136 
ušt8_t
 
b™Rev”£FÏg
);

2143 
ušt16_t
 
fáL’
;

2144 cÚ¡ 
æßt32_t
 *
pTwiddË
;

2145 cÚ¡ 
ušt16_t
 *
pB™RevTabË
;

2146 
ušt16_t
 
b™RevL’gth
;

2147 } 
	t¬m_cfá_š¡ªû_f32
;

2149 
¬m_cfá_f32
(

2150 cÚ¡ 
¬m_cfá_š¡ªû_f32
 * 
S
,

2151 
æßt32_t
 * 
p1
,

2152 
ušt8_t
 
ifáFÏg
,

2153 
ušt8_t
 
b™Rev”£FÏg
);

2160 
ušt32_t
 
fáL’R—l
;

2161 
ušt8_t
 
ifáFÏgR
;

2162 
ušt8_t
 
b™Rev”£FÏgR
;

2163 
ušt32_t
 
twidCÛfRModif›r
;

2164 
q15_t
 *
pTwiddËAR—l
;

2165 
q15_t
 *
pTwiddËBR—l
;

2166 cÚ¡ 
¬m_cfá_š¡ªû_q15
 *
pCfá
;

2167 } 
	t¬m_rfá_š¡ªû_q15
;

2169 
¬m_¡©us
 
¬m_rfá_š™_q15
(

2170 
¬m_rfá_š¡ªû_q15
 * 
S
,

2171 
ušt32_t
 
fáL’R—l
,

2172 
ušt32_t
 
ifáFÏgR
,

2173 
ušt32_t
 
b™Rev”£FÏg
);

2175 
¬m_rfá_q15
(

2176 cÚ¡ 
¬m_rfá_š¡ªû_q15
 * 
S
,

2177 
q15_t
 * 
pSrc
,

2178 
q15_t
 * 
pD¡
);

2185 
ušt32_t
 
fáL’R—l
;

2186 
ušt8_t
 
ifáFÏgR
;

2187 
ušt8_t
 
b™Rev”£FÏgR
;

2188 
ušt32_t
 
twidCÛfRModif›r
;

2189 
q31_t
 *
pTwiddËAR—l
;

2190 
q31_t
 *
pTwiddËBR—l
;

2191 cÚ¡ 
¬m_cfá_š¡ªû_q31
 *
pCfá
;

2192 } 
	t¬m_rfá_š¡ªû_q31
;

2194 
¬m_¡©us
 
¬m_rfá_š™_q31
(

2195 
¬m_rfá_š¡ªû_q31
 * 
S
,

2196 
ušt32_t
 
fáL’R—l
,

2197 
ušt32_t
 
ifáFÏgR
,

2198 
ušt32_t
 
b™Rev”£FÏg
);

2200 
¬m_rfá_q31
(

2201 cÚ¡ 
¬m_rfá_š¡ªû_q31
 * 
S
,

2202 
q31_t
 * 
pSrc
,

2203 
q31_t
 * 
pD¡
);

2210 
ušt32_t
 
fáL’R—l
;

2211 
ušt16_t
 
fáL’By2
;

2212 
ušt8_t
 
ifáFÏgR
;

2213 
ušt8_t
 
b™Rev”£FÏgR
;

2214 
ušt32_t
 
twidCÛfRModif›r
;

2215 
æßt32_t
 *
pTwiddËAR—l
;

2216 
æßt32_t
 *
pTwiddËBR—l
;

2217 
¬m_cfá_¿dix4_š¡ªû_f32
 *
pCfá
;

2218 } 
	t¬m_rfá_š¡ªû_f32
;

2220 
¬m_¡©us
 
¬m_rfá_š™_f32
(

2221 
¬m_rfá_š¡ªû_f32
 * 
S
,

2222 
¬m_cfá_¿dix4_š¡ªû_f32
 * 
S_CFFT
,

2223 
ušt32_t
 
fáL’R—l
,

2224 
ušt32_t
 
ifáFÏgR
,

2225 
ušt32_t
 
b™Rev”£FÏg
);

2227 
¬m_rfá_f32
(

2228 cÚ¡ 
¬m_rfá_š¡ªû_f32
 * 
S
,

2229 
æßt32_t
 * 
pSrc
,

2230 
æßt32_t
 * 
pD¡
);

2237 
¬m_cfá_š¡ªû_f32
 
Sšt
;

2238 
ušt16_t
 
fáL’RFFT
;

2239 
æßt32_t
 * 
pTwiddËRFFT
;

2240 } 
	t¬m_rfá_ç¡_š¡ªû_f32
 ;

2242 
¬m_¡©us
 
¬m_rfá_ç¡_š™_f32
 (

2243 
¬m_rfá_ç¡_š¡ªû_f32
 * 
S
,

2244 
ušt16_t
 
fáL’
);

2246 
¬m_rfá_ç¡_f32
(

2247 
¬m_rfá_ç¡_š¡ªû_f32
 * 
S
,

2248 
æßt32_t
 * 
p
, flßt32_ˆ* 
pOut
,

2249 
ušt8_t
 
ifáFÏg
);

2256 
ušt16_t
 
N
;

2257 
ušt16_t
 
Nby2
;

2258 
æßt32_t
 
nÜm®ize
;

2259 
æßt32_t
 *
pTwiddË
;

2260 
æßt32_t
 *
pCosFaùÜ
;

2261 
¬m_rfá_š¡ªû_f32
 *
pRfá
;

2262 
¬m_cfá_¿dix4_š¡ªû_f32
 *
pCfá
;

2263 } 
	t¬m_dù4_š¡ªû_f32
;

2276 
¬m_¡©us
 
¬m_dù4_š™_f32
(

2277 
¬m_dù4_š¡ªû_f32
 * 
S
,

2278 
¬m_rfá_š¡ªû_f32
 * 
S_RFFT
,

2279 
¬m_cfá_¿dix4_š¡ªû_f32
 * 
S_CFFT
,

2280 
ušt16_t
 
N
,

2281 
ušt16_t
 
Nby2
,

2282 
æßt32_t
 
nÜm®ize
);

2291 
¬m_dù4_f32
(

2292 cÚ¡ 
¬m_dù4_š¡ªû_f32
 * 
S
,

2293 
æßt32_t
 * 
pS‹
,

2294 
æßt32_t
 * 
pIÆšeBufãr
);

2302 
ušt16_t
 
N
;

2303 
ušt16_t
 
Nby2
;

2304 
q31_t
 
nÜm®ize
;

2305 
q31_t
 *
pTwiddË
;

2306 
q31_t
 *
pCosFaùÜ
;

2307 
¬m_rfá_š¡ªû_q31
 *
pRfá
;

2308 
¬m_cfá_¿dix4_š¡ªû_q31
 *
pCfá
;

2309 } 
	t¬m_dù4_š¡ªû_q31
;

2322 
¬m_¡©us
 
¬m_dù4_š™_q31
(

2323 
¬m_dù4_š¡ªû_q31
 * 
S
,

2324 
¬m_rfá_š¡ªû_q31
 * 
S_RFFT
,

2325 
¬m_cfá_¿dix4_š¡ªû_q31
 * 
S_CFFT
,

2326 
ušt16_t
 
N
,

2327 
ušt16_t
 
Nby2
,

2328 
q31_t
 
nÜm®ize
);

2337 
¬m_dù4_q31
(

2338 cÚ¡ 
¬m_dù4_š¡ªû_q31
 * 
S
,

2339 
q31_t
 * 
pS‹
,

2340 
q31_t
 * 
pIÆšeBufãr
);

2348 
ušt16_t
 
N
;

2349 
ušt16_t
 
Nby2
;

2350 
q15_t
 
nÜm®ize
;

2351 
q15_t
 *
pTwiddË
;

2352 
q15_t
 *
pCosFaùÜ
;

2353 
¬m_rfá_š¡ªû_q15
 *
pRfá
;

2354 
¬m_cfá_¿dix4_š¡ªû_q15
 *
pCfá
;

2355 } 
	t¬m_dù4_š¡ªû_q15
;

2368 
¬m_¡©us
 
¬m_dù4_š™_q15
(

2369 
¬m_dù4_š¡ªû_q15
 * 
S
,

2370 
¬m_rfá_š¡ªû_q15
 * 
S_RFFT
,

2371 
¬m_cfá_¿dix4_š¡ªû_q15
 * 
S_CFFT
,

2372 
ušt16_t
 
N
,

2373 
ušt16_t
 
Nby2
,

2374 
q15_t
 
nÜm®ize
);

2383 
¬m_dù4_q15
(

2384 cÚ¡ 
¬m_dù4_š¡ªû_q15
 * 
S
,

2385 
q15_t
 * 
pS‹
,

2386 
q15_t
 * 
pIÆšeBufãr
);

2396 
¬m_add_f32
(

2397 
æßt32_t
 * 
pSrcA
,

2398 
æßt32_t
 * 
pSrcB
,

2399 
æßt32_t
 * 
pD¡
,

2400 
ušt32_t
 
blockSize
);

2410 
¬m_add_q7
(

2411 
q7_t
 * 
pSrcA
,

2412 
q7_t
 * 
pSrcB
,

2413 
q7_t
 * 
pD¡
,

2414 
ušt32_t
 
blockSize
);

2424 
¬m_add_q15
(

2425 
q15_t
 * 
pSrcA
,

2426 
q15_t
 * 
pSrcB
,

2427 
q15_t
 * 
pD¡
,

2428 
ušt32_t
 
blockSize
);

2438 
¬m_add_q31
(

2439 
q31_t
 * 
pSrcA
,

2440 
q31_t
 * 
pSrcB
,

2441 
q31_t
 * 
pD¡
,

2442 
ušt32_t
 
blockSize
);

2452 
¬m_sub_f32
(

2453 
æßt32_t
 * 
pSrcA
,

2454 
æßt32_t
 * 
pSrcB
,

2455 
æßt32_t
 * 
pD¡
,

2456 
ušt32_t
 
blockSize
);

2466 
¬m_sub_q7
(

2467 
q7_t
 * 
pSrcA
,

2468 
q7_t
 * 
pSrcB
,

2469 
q7_t
 * 
pD¡
,

2470 
ušt32_t
 
blockSize
);

2480 
¬m_sub_q15
(

2481 
q15_t
 * 
pSrcA
,

2482 
q15_t
 * 
pSrcB
,

2483 
q15_t
 * 
pD¡
,

2484 
ušt32_t
 
blockSize
);

2494 
¬m_sub_q31
(

2495 
q31_t
 * 
pSrcA
,

2496 
q31_t
 * 
pSrcB
,

2497 
q31_t
 * 
pD¡
,

2498 
ušt32_t
 
blockSize
);

2508 
¬m_sÿË_f32
(

2509 
æßt32_t
 * 
pSrc
,

2510 
æßt32_t
 
sÿË
,

2511 
æßt32_t
 * 
pD¡
,

2512 
ušt32_t
 
blockSize
);

2523 
¬m_sÿË_q7
(

2524 
q7_t
 * 
pSrc
,

2525 
q7_t
 
sÿËF¿ù
,

2526 
št8_t
 
shiá
,

2527 
q7_t
 * 
pD¡
,

2528 
ušt32_t
 
blockSize
);

2539 
¬m_sÿË_q15
(

2540 
q15_t
 * 
pSrc
,

2541 
q15_t
 
sÿËF¿ù
,

2542 
št8_t
 
shiá
,

2543 
q15_t
 * 
pD¡
,

2544 
ušt32_t
 
blockSize
);

2555 
¬m_sÿË_q31
(

2556 
q31_t
 * 
pSrc
,

2557 
q31_t
 
sÿËF¿ù
,

2558 
št8_t
 
shiá
,

2559 
q31_t
 * 
pD¡
,

2560 
ušt32_t
 
blockSize
);

2569 
¬m_abs_q7
(

2570 
q7_t
 * 
pSrc
,

2571 
q7_t
 * 
pD¡
,

2572 
ušt32_t
 
blockSize
);

2581 
¬m_abs_f32
(

2582 
æßt32_t
 * 
pSrc
,

2583 
æßt32_t
 * 
pD¡
,

2584 
ušt32_t
 
blockSize
);

2593 
¬m_abs_q15
(

2594 
q15_t
 * 
pSrc
,

2595 
q15_t
 * 
pD¡
,

2596 
ušt32_t
 
blockSize
);

2605 
¬m_abs_q31
(

2606 
q31_t
 * 
pSrc
,

2607 
q31_t
 * 
pD¡
,

2608 
ušt32_t
 
blockSize
);

2618 
¬m_dÙ_´od_f32
(

2619 
æßt32_t
 * 
pSrcA
,

2620 
æßt32_t
 * 
pSrcB
,

2621 
ušt32_t
 
blockSize
,

2622 
æßt32_t
 * 
»suÉ
);

2632 
¬m_dÙ_´od_q7
(

2633 
q7_t
 * 
pSrcA
,

2634 
q7_t
 * 
pSrcB
,

2635 
ušt32_t
 
blockSize
,

2636 
q31_t
 * 
»suÉ
);

2646 
¬m_dÙ_´od_q15
(

2647 
q15_t
 * 
pSrcA
,

2648 
q15_t
 * 
pSrcB
,

2649 
ušt32_t
 
blockSize
,

2650 
q63_t
 * 
»suÉ
);

2660 
¬m_dÙ_´od_q31
(

2661 
q31_t
 * 
pSrcA
,

2662 
q31_t
 * 
pSrcB
,

2663 
ušt32_t
 
blockSize
,

2664 
q63_t
 * 
»suÉ
);

2674 
¬m_shiá_q7
(

2675 
q7_t
 * 
pSrc
,

2676 
št8_t
 
shiáB™s
,

2677 
q7_t
 * 
pD¡
,

2678 
ušt32_t
 
blockSize
);

2688 
¬m_shiá_q15
(

2689 
q15_t
 * 
pSrc
,

2690 
št8_t
 
shiáB™s
,

2691 
q15_t
 * 
pD¡
,

2692 
ušt32_t
 
blockSize
);

2702 
¬m_shiá_q31
(

2703 
q31_t
 * 
pSrc
,

2704 
št8_t
 
shiáB™s
,

2705 
q31_t
 * 
pD¡
,

2706 
ušt32_t
 
blockSize
);

2716 
¬m_off£t_f32
(

2717 
æßt32_t
 * 
pSrc
,

2718 
æßt32_t
 
off£t
,

2719 
æßt32_t
 * 
pD¡
,

2720 
ušt32_t
 
blockSize
);

2730 
¬m_off£t_q7
(

2731 
q7_t
 * 
pSrc
,

2732 
q7_t
 
off£t
,

2733 
q7_t
 * 
pD¡
,

2734 
ušt32_t
 
blockSize
);

2744 
¬m_off£t_q15
(

2745 
q15_t
 * 
pSrc
,

2746 
q15_t
 
off£t
,

2747 
q15_t
 * 
pD¡
,

2748 
ušt32_t
 
blockSize
);

2758 
¬m_off£t_q31
(

2759 
q31_t
 * 
pSrc
,

2760 
q31_t
 
off£t
,

2761 
q31_t
 * 
pD¡
,

2762 
ušt32_t
 
blockSize
);

2771 
¬m_Ãg©e_f32
(

2772 
æßt32_t
 * 
pSrc
,

2773 
æßt32_t
 * 
pD¡
,

2774 
ušt32_t
 
blockSize
);

2783 
¬m_Ãg©e_q7
(

2784 
q7_t
 * 
pSrc
,

2785 
q7_t
 * 
pD¡
,

2786 
ušt32_t
 
blockSize
);

2795 
¬m_Ãg©e_q15
(

2796 
q15_t
 * 
pSrc
,

2797 
q15_t
 * 
pD¡
,

2798 
ušt32_t
 
blockSize
);

2807 
¬m_Ãg©e_q31
(

2808 
q31_t
 * 
pSrc
,

2809 
q31_t
 * 
pD¡
,

2810 
ušt32_t
 
blockSize
);

2819 
¬m_cÝy_f32
(

2820 
æßt32_t
 * 
pSrc
,

2821 
æßt32_t
 * 
pD¡
,

2822 
ušt32_t
 
blockSize
);

2831 
¬m_cÝy_q7
(

2832 
q7_t
 * 
pSrc
,

2833 
q7_t
 * 
pD¡
,

2834 
ušt32_t
 
blockSize
);

2843 
¬m_cÝy_q15
(

2844 
q15_t
 * 
pSrc
,

2845 
q15_t
 * 
pD¡
,

2846 
ušt32_t
 
blockSize
);

2855 
¬m_cÝy_q31
(

2856 
q31_t
 * 
pSrc
,

2857 
q31_t
 * 
pD¡
,

2858 
ušt32_t
 
blockSize
);

2867 
¬m_fžl_f32
(

2868 
æßt32_t
 
v®ue
,

2869 
æßt32_t
 * 
pD¡
,

2870 
ušt32_t
 
blockSize
);

2879 
¬m_fžl_q7
(

2880 
q7_t
 
v®ue
,

2881 
q7_t
 * 
pD¡
,

2882 
ušt32_t
 
blockSize
);

2891 
¬m_fžl_q15
(

2892 
q15_t
 
v®ue
,

2893 
q15_t
 * 
pD¡
,

2894 
ušt32_t
 
blockSize
);

2903 
¬m_fžl_q31
(

2904 
q31_t
 
v®ue
,

2905 
q31_t
 * 
pD¡
,

2906 
ušt32_t
 
blockSize
);

2917 
¬m_cÚv_f32
(

2918 
æßt32_t
 * 
pSrcA
,

2919 
ušt32_t
 
¤cAL’
,

2920 
æßt32_t
 * 
pSrcB
,

2921 
ušt32_t
 
¤cBL’
,

2922 
æßt32_t
 * 
pD¡
);

2935 
¬m_cÚv_Ýt_q15
(

2936 
q15_t
 * 
pSrcA
,

2937 
ušt32_t
 
¤cAL’
,

2938 
q15_t
 * 
pSrcB
,

2939 
ušt32_t
 
¤cBL’
,

2940 
q15_t
 * 
pD¡
,

2941 
q15_t
 * 
pSü©ch1
,

2942 
q15_t
 * 
pSü©ch2
);

2953 
¬m_cÚv_q15
(

2954 
q15_t
 * 
pSrcA
,

2955 
ušt32_t
 
¤cAL’
,

2956 
q15_t
 * 
pSrcB
,

2957 
ušt32_t
 
¤cBL’
,

2958 
q15_t
 * 
pD¡
);

2969 
¬m_cÚv_ç¡_q15
(

2970 
q15_t
 * 
pSrcA
,

2971 
ušt32_t
 
¤cAL’
,

2972 
q15_t
 * 
pSrcB
,

2973 
ušt32_t
 
¤cBL’
,

2974 
q15_t
 * 
pD¡
);

2987 
¬m_cÚv_ç¡_Ýt_q15
(

2988 
q15_t
 * 
pSrcA
,

2989 
ušt32_t
 
¤cAL’
,

2990 
q15_t
 * 
pSrcB
,

2991 
ušt32_t
 
¤cBL’
,

2992 
q15_t
 * 
pD¡
,

2993 
q15_t
 * 
pSü©ch1
,

2994 
q15_t
 * 
pSü©ch2
);

3005 
¬m_cÚv_q31
(

3006 
q31_t
 * 
pSrcA
,

3007 
ušt32_t
 
¤cAL’
,

3008 
q31_t
 * 
pSrcB
,

3009 
ušt32_t
 
¤cBL’
,

3010 
q31_t
 * 
pD¡
);

3021 
¬m_cÚv_ç¡_q31
(

3022 
q31_t
 * 
pSrcA
,

3023 
ušt32_t
 
¤cAL’
,

3024 
q31_t
 * 
pSrcB
,

3025 
ušt32_t
 
¤cBL’
,

3026 
q31_t
 * 
pD¡
);

3039 
¬m_cÚv_Ýt_q7
(

3040 
q7_t
 * 
pSrcA
,

3041 
ušt32_t
 
¤cAL’
,

3042 
q7_t
 * 
pSrcB
,

3043 
ušt32_t
 
¤cBL’
,

3044 
q7_t
 * 
pD¡
,

3045 
q15_t
 * 
pSü©ch1
,

3046 
q15_t
 * 
pSü©ch2
);

3057 
¬m_cÚv_q7
(

3058 
q7_t
 * 
pSrcA
,

3059 
ušt32_t
 
¤cAL’
,

3060 
q7_t
 * 
pSrcB
,

3061 
ušt32_t
 
¤cBL’
,

3062 
q7_t
 * 
pD¡
);

3076 
¬m_¡©us
 
¬m_cÚv_·¹Ÿl_f32
(

3077 
æßt32_t
 * 
pSrcA
,

3078 
ušt32_t
 
¤cAL’
,

3079 
æßt32_t
 * 
pSrcB
,

3080 
ušt32_t
 
¤cBL’
,

3081 
æßt32_t
 * 
pD¡
,

3082 
ušt32_t
 
fœ¡Index
,

3083 
ušt32_t
 
numPošts
);

3099 
¬m_¡©us
 
¬m_cÚv_·¹Ÿl_Ýt_q15
(

3100 
q15_t
 * 
pSrcA
,

3101 
ušt32_t
 
¤cAL’
,

3102 
q15_t
 * 
pSrcB
,

3103 
ušt32_t
 
¤cBL’
,

3104 
q15_t
 * 
pD¡
,

3105 
ušt32_t
 
fœ¡Index
,

3106 
ušt32_t
 
numPošts
,

3107 
q15_t
 * 
pSü©ch1
,

3108 
q15_t
 * 
pSü©ch2
);

3122 
¬m_¡©us
 
¬m_cÚv_·¹Ÿl_q15
(

3123 
q15_t
 * 
pSrcA
,

3124 
ušt32_t
 
¤cAL’
,

3125 
q15_t
 * 
pSrcB
,

3126 
ušt32_t
 
¤cBL’
,

3127 
q15_t
 * 
pD¡
,

3128 
ušt32_t
 
fœ¡Index
,

3129 
ušt32_t
 
numPošts
);

3143 
¬m_¡©us
 
¬m_cÚv_·¹Ÿl_ç¡_q15
(

3144 
q15_t
 * 
pSrcA
,

3145 
ušt32_t
 
¤cAL’
,

3146 
q15_t
 * 
pSrcB
,

3147 
ušt32_t
 
¤cBL’
,

3148 
q15_t
 * 
pD¡
,

3149 
ušt32_t
 
fœ¡Index
,

3150 
ušt32_t
 
numPošts
);

3166 
¬m_¡©us
 
¬m_cÚv_·¹Ÿl_ç¡_Ýt_q15
(

3167 
q15_t
 * 
pSrcA
,

3168 
ušt32_t
 
¤cAL’
,

3169 
q15_t
 * 
pSrcB
,

3170 
ušt32_t
 
¤cBL’
,

3171 
q15_t
 * 
pD¡
,

3172 
ušt32_t
 
fœ¡Index
,

3173 
ušt32_t
 
numPošts
,

3174 
q15_t
 * 
pSü©ch1
,

3175 
q15_t
 * 
pSü©ch2
);

3189 
¬m_¡©us
 
¬m_cÚv_·¹Ÿl_q31
(

3190 
q31_t
 * 
pSrcA
,

3191 
ušt32_t
 
¤cAL’
,

3192 
q31_t
 * 
pSrcB
,

3193 
ušt32_t
 
¤cBL’
,

3194 
q31_t
 * 
pD¡
,

3195 
ušt32_t
 
fœ¡Index
,

3196 
ušt32_t
 
numPošts
);

3210 
¬m_¡©us
 
¬m_cÚv_·¹Ÿl_ç¡_q31
(

3211 
q31_t
 * 
pSrcA
,

3212 
ušt32_t
 
¤cAL’
,

3213 
q31_t
 * 
pSrcB
,

3214 
ušt32_t
 
¤cBL’
,

3215 
q31_t
 * 
pD¡
,

3216 
ušt32_t
 
fœ¡Index
,

3217 
ušt32_t
 
numPošts
);

3233 
¬m_¡©us
 
¬m_cÚv_·¹Ÿl_Ýt_q7
(

3234 
q7_t
 * 
pSrcA
,

3235 
ušt32_t
 
¤cAL’
,

3236 
q7_t
 * 
pSrcB
,

3237 
ušt32_t
 
¤cBL’
,

3238 
q7_t
 * 
pD¡
,

3239 
ušt32_t
 
fœ¡Index
,

3240 
ušt32_t
 
numPošts
,

3241 
q15_t
 * 
pSü©ch1
,

3242 
q15_t
 * 
pSü©ch2
);

3256 
¬m_¡©us
 
¬m_cÚv_·¹Ÿl_q7
(

3257 
q7_t
 * 
pSrcA
,

3258 
ušt32_t
 
¤cAL’
,

3259 
q7_t
 * 
pSrcB
,

3260 
ušt32_t
 
¤cBL’
,

3261 
q7_t
 * 
pD¡
,

3262 
ušt32_t
 
fœ¡Index
,

3263 
ušt32_t
 
numPošts
);

3271 
ušt8_t
 
M
;

3272 
ušt16_t
 
numT­s
;

3273 
q15_t
 *
pCÛffs
;

3274 
q15_t
 *
pS‹
;

3275 } 
	t¬m_fœ_decim©e_š¡ªû_q15
;

3282 
ušt8_t
 
M
;

3283 
ušt16_t
 
numT­s
;

3284 
q31_t
 *
pCÛffs
;

3285 
q31_t
 *
pS‹
;

3286 } 
	t¬m_fœ_decim©e_š¡ªû_q31
;

3293 
ušt8_t
 
M
;

3294 
ušt16_t
 
numT­s
;

3295 
æßt32_t
 *
pCÛffs
;

3296 
æßt32_t
 *
pS‹
;

3297 } 
	t¬m_fœ_decim©e_š¡ªû_f32
;

3307 
¬m_fœ_decim©e_f32
(

3308 cÚ¡ 
¬m_fœ_decim©e_š¡ªû_f32
 * 
S
,

3309 
æßt32_t
 * 
pSrc
,

3310 
æßt32_t
 * 
pD¡
,

3311 
ušt32_t
 
blockSize
);

3325 
¬m_¡©us
 
¬m_fœ_decim©e_š™_f32
(

3326 
¬m_fœ_decim©e_š¡ªû_f32
 * 
S
,

3327 
ušt16_t
 
numT­s
,

3328 
ušt8_t
 
M
,

3329 
æßt32_t
 * 
pCÛffs
,

3330 
æßt32_t
 * 
pS‹
,

3331 
ušt32_t
 
blockSize
);

3341 
¬m_fœ_decim©e_q15
(

3342 cÚ¡ 
¬m_fœ_decim©e_š¡ªû_q15
 * 
S
,

3343 
q15_t
 * 
pSrc
,

3344 
q15_t
 * 
pD¡
,

3345 
ušt32_t
 
blockSize
);

3355 
¬m_fœ_decim©e_ç¡_q15
(

3356 cÚ¡ 
¬m_fœ_decim©e_š¡ªû_q15
 * 
S
,

3357 
q15_t
 * 
pSrc
,

3358 
q15_t
 * 
pD¡
,

3359 
ušt32_t
 
blockSize
);

3373 
¬m_¡©us
 
¬m_fœ_decim©e_š™_q15
(

3374 
¬m_fœ_decim©e_š¡ªû_q15
 * 
S
,

3375 
ušt16_t
 
numT­s
,

3376 
ušt8_t
 
M
,

3377 
q15_t
 * 
pCÛffs
,

3378 
q15_t
 * 
pS‹
,

3379 
ušt32_t
 
blockSize
);

3389 
¬m_fœ_decim©e_q31
(

3390 cÚ¡ 
¬m_fœ_decim©e_š¡ªû_q31
 * 
S
,

3391 
q31_t
 * 
pSrc
,

3392 
q31_t
 * 
pD¡
,

3393 
ušt32_t
 
blockSize
);

3402 
¬m_fœ_decim©e_ç¡_q31
(

3403 
¬m_fœ_decim©e_š¡ªû_q31
 * 
S
,

3404 
q31_t
 * 
pSrc
,

3405 
q31_t
 * 
pD¡
,

3406 
ušt32_t
 
blockSize
);

3420 
¬m_¡©us
 
¬m_fœ_decim©e_š™_q31
(

3421 
¬m_fœ_decim©e_š¡ªû_q31
 * 
S
,

3422 
ušt16_t
 
numT­s
,

3423 
ušt8_t
 
M
,

3424 
q31_t
 * 
pCÛffs
,

3425 
q31_t
 * 
pS‹
,

3426 
ušt32_t
 
blockSize
);

3434 
ušt8_t
 
L
;

3435 
ušt16_t
 
pha£L’gth
;

3436 
q15_t
 *
pCÛffs
;

3437 
q15_t
 *
pS‹
;

3438 } 
	t¬m_fœ_š‹½Þ©e_š¡ªû_q15
;

3445 
ušt8_t
 
L
;

3446 
ušt16_t
 
pha£L’gth
;

3447 
q31_t
 *
pCÛffs
;

3448 
q31_t
 *
pS‹
;

3449 } 
	t¬m_fœ_š‹½Þ©e_š¡ªû_q31
;

3456 
ušt8_t
 
L
;

3457 
ušt16_t
 
pha£L’gth
;

3458 
æßt32_t
 *
pCÛffs
;

3459 
æßt32_t
 *
pS‹
;

3460 } 
	t¬m_fœ_š‹½Þ©e_š¡ªû_f32
;

3470 
¬m_fœ_š‹½Þ©e_q15
(

3471 cÚ¡ 
¬m_fœ_š‹½Þ©e_š¡ªû_q15
 * 
S
,

3472 
q15_t
 * 
pSrc
,

3473 
q15_t
 * 
pD¡
,

3474 
ušt32_t
 
blockSize
);

3488 
¬m_¡©us
 
¬m_fœ_š‹½Þ©e_š™_q15
(

3489 
¬m_fœ_š‹½Þ©e_š¡ªû_q15
 * 
S
,

3490 
ušt8_t
 
L
,

3491 
ušt16_t
 
numT­s
,

3492 
q15_t
 * 
pCÛffs
,

3493 
q15_t
 * 
pS‹
,

3494 
ušt32_t
 
blockSize
);

3504 
¬m_fœ_š‹½Þ©e_q31
(

3505 cÚ¡ 
¬m_fœ_š‹½Þ©e_š¡ªû_q31
 * 
S
,

3506 
q31_t
 * 
pSrc
,

3507 
q31_t
 * 
pD¡
,

3508 
ušt32_t
 
blockSize
);

3522 
¬m_¡©us
 
¬m_fœ_š‹½Þ©e_š™_q31
(

3523 
¬m_fœ_š‹½Þ©e_š¡ªû_q31
 * 
S
,

3524 
ušt8_t
 
L
,

3525 
ušt16_t
 
numT­s
,

3526 
q31_t
 * 
pCÛffs
,

3527 
q31_t
 * 
pS‹
,

3528 
ušt32_t
 
blockSize
);

3538 
¬m_fœ_š‹½Þ©e_f32
(

3539 cÚ¡ 
¬m_fœ_š‹½Þ©e_š¡ªû_f32
 * 
S
,

3540 
æßt32_t
 * 
pSrc
,

3541 
æßt32_t
 * 
pD¡
,

3542 
ušt32_t
 
blockSize
);

3556 
¬m_¡©us
 
¬m_fœ_š‹½Þ©e_š™_f32
(

3557 
¬m_fœ_š‹½Þ©e_š¡ªû_f32
 * 
S
,

3558 
ušt8_t
 
L
,

3559 
ušt16_t
 
numT­s
,

3560 
æßt32_t
 * 
pCÛffs
,

3561 
æßt32_t
 * 
pS‹
,

3562 
ušt32_t
 
blockSize
);

3570 
ušt8_t
 
numSges
;

3571 
q63_t
 *
pS‹
;

3572 
q31_t
 *
pCÛffs
;

3573 
ušt8_t
 
po¡Shiá
;

3574 } 
	t¬m_biquad_ÿs_df1_32x64_šs_q31
;

3583 
¬m_biquad_ÿs_df1_32x64_q31
(

3584 cÚ¡ 
¬m_biquad_ÿs_df1_32x64_šs_q31
 * 
S
,

3585 
q31_t
 * 
pSrc
,

3586 
q31_t
 * 
pD¡
,

3587 
ušt32_t
 
blockSize
);

3597 
¬m_biquad_ÿs_df1_32x64_š™_q31
(

3598 
¬m_biquad_ÿs_df1_32x64_šs_q31
 * 
S
,

3599 
ušt8_t
 
numSges
,

3600 
q31_t
 * 
pCÛffs
,

3601 
q63_t
 * 
pS‹
,

3602 
ušt8_t
 
po¡Shiá
);

3610 
ušt8_t
 
numSges
;

3611 
æßt32_t
 *
pS‹
;

3612 
æßt32_t
 *
pCÛffs
;

3613 } 
	t¬m_biquad_ÿsÿde_df2T_š¡ªû_f32
;

3620 
ušt8_t
 
numSges
;

3621 
æßt32_t
 *
pS‹
;

3622 
æßt32_t
 *
pCÛffs
;

3623 } 
	t¬m_biquad_ÿsÿde_¡”eo_df2T_š¡ªû_f32
;

3630 
ušt8_t
 
numSges
;

3631 
æßt64_t
 *
pS‹
;

3632 
æßt64_t
 *
pCÛffs
;

3633 } 
	t¬m_biquad_ÿsÿde_df2T_š¡ªû_f64
;

3643 
¬m_biquad_ÿsÿde_df2T_f32
(

3644 cÚ¡ 
¬m_biquad_ÿsÿde_df2T_š¡ªû_f32
 * 
S
,

3645 
æßt32_t
 * 
pSrc
,

3646 
æßt32_t
 * 
pD¡
,

3647 
ušt32_t
 
blockSize
);

3657 
¬m_biquad_ÿsÿde_¡”eo_df2T_f32
(

3658 cÚ¡ 
¬m_biquad_ÿsÿde_¡”eo_df2T_š¡ªû_f32
 * 
S
,

3659 
æßt32_t
 * 
pSrc
,

3660 
æßt32_t
 * 
pD¡
,

3661 
ušt32_t
 
blockSize
);

3671 
¬m_biquad_ÿsÿde_df2T_f64
(

3672 cÚ¡ 
¬m_biquad_ÿsÿde_df2T_š¡ªû_f64
 * 
S
,

3673 
æßt64_t
 * 
pSrc
,

3674 
æßt64_t
 * 
pD¡
,

3675 
ušt32_t
 
blockSize
);

3685 
¬m_biquad_ÿsÿde_df2T_š™_f32
(

3686 
¬m_biquad_ÿsÿde_df2T_š¡ªû_f32
 * 
S
,

3687 
ušt8_t
 
numSges
,

3688 
æßt32_t
 * 
pCÛffs
,

3689 
æßt32_t
 * 
pS‹
);

3699 
¬m_biquad_ÿsÿde_¡”eo_df2T_š™_f32
(

3700 
¬m_biquad_ÿsÿde_¡”eo_df2T_š¡ªû_f32
 * 
S
,

3701 
ušt8_t
 
numSges
,

3702 
æßt32_t
 * 
pCÛffs
,

3703 
æßt32_t
 * 
pS‹
);

3713 
¬m_biquad_ÿsÿde_df2T_š™_f64
(

3714 
¬m_biquad_ÿsÿde_df2T_š¡ªû_f64
 * 
S
,

3715 
ušt8_t
 
numSges
,

3716 
æßt64_t
 * 
pCÛffs
,

3717 
æßt64_t
 * 
pS‹
);

3725 
ušt16_t
 
numSges
;

3726 
q15_t
 *
pS‹
;

3727 
q15_t
 *
pCÛffs
;

3728 } 
	t¬m_fœ_Ï‰iû_š¡ªû_q15
;

3735 
ušt16_t
 
numSges
;

3736 
q31_t
 *
pS‹
;

3737 
q31_t
 *
pCÛffs
;

3738 } 
	t¬m_fœ_Ï‰iû_š¡ªû_q31
;

3745 
ušt16_t
 
numSges
;

3746 
æßt32_t
 *
pS‹
;

3747 
æßt32_t
 *
pCÛffs
;

3748 } 
	t¬m_fœ_Ï‰iû_š¡ªû_f32
;

3758 
¬m_fœ_Ï‰iû_š™_q15
(

3759 
¬m_fœ_Ï‰iû_š¡ªû_q15
 * 
S
,

3760 
ušt16_t
 
numSges
,

3761 
q15_t
 * 
pCÛffs
,

3762 
q15_t
 * 
pS‹
);

3772 
¬m_fœ_Ï‰iû_q15
(

3773 cÚ¡ 
¬m_fœ_Ï‰iû_š¡ªû_q15
 * 
S
,

3774 
q15_t
 * 
pSrc
,

3775 
q15_t
 * 
pD¡
,

3776 
ušt32_t
 
blockSize
);

3786 
¬m_fœ_Ï‰iû_š™_q31
(

3787 
¬m_fœ_Ï‰iû_š¡ªû_q31
 * 
S
,

3788 
ušt16_t
 
numSges
,

3789 
q31_t
 * 
pCÛffs
,

3790 
q31_t
 * 
pS‹
);

3800 
¬m_fœ_Ï‰iû_q31
(

3801 cÚ¡ 
¬m_fœ_Ï‰iû_š¡ªû_q31
 * 
S
,

3802 
q31_t
 * 
pSrc
,

3803 
q31_t
 * 
pD¡
,

3804 
ušt32_t
 
blockSize
);

3814 
¬m_fœ_Ï‰iû_š™_f32
(

3815 
¬m_fœ_Ï‰iû_š¡ªû_f32
 * 
S
,

3816 
ušt16_t
 
numSges
,

3817 
æßt32_t
 * 
pCÛffs
,

3818 
æßt32_t
 * 
pS‹
);

3828 
¬m_fœ_Ï‰iû_f32
(

3829 cÚ¡ 
¬m_fœ_Ï‰iû_š¡ªû_f32
 * 
S
,

3830 
æßt32_t
 * 
pSrc
,

3831 
æßt32_t
 * 
pD¡
,

3832 
ušt32_t
 
blockSize
);

3840 
ušt16_t
 
numSges
;

3841 
q15_t
 *
pS‹
;

3842 
q15_t
 *
pkCÛffs
;

3843 
q15_t
 *
pvCÛffs
;

3844 } 
	t¬m_iœ_Ï‰iû_š¡ªû_q15
;

3851 
ušt16_t
 
numSges
;

3852 
q31_t
 *
pS‹
;

3853 
q31_t
 *
pkCÛffs
;

3854 
q31_t
 *
pvCÛffs
;

3855 } 
	t¬m_iœ_Ï‰iû_š¡ªû_q31
;

3862 
ušt16_t
 
numSges
;

3863 
æßt32_t
 *
pS‹
;

3864 
æßt32_t
 *
pkCÛffs
;

3865 
æßt32_t
 *
pvCÛffs
;

3866 } 
	t¬m_iœ_Ï‰iû_š¡ªû_f32
;

3876 
¬m_iœ_Ï‰iû_f32
(

3877 cÚ¡ 
¬m_iœ_Ï‰iû_š¡ªû_f32
 * 
S
,

3878 
æßt32_t
 * 
pSrc
,

3879 
æßt32_t
 * 
pD¡
,

3880 
ušt32_t
 
blockSize
);

3892 
¬m_iœ_Ï‰iû_š™_f32
(

3893 
¬m_iœ_Ï‰iû_š¡ªû_f32
 * 
S
,

3894 
ušt16_t
 
numSges
,

3895 
æßt32_t
 * 
pkCÛffs
,

3896 
æßt32_t
 * 
pvCÛffs
,

3897 
æßt32_t
 * 
pS‹
,

3898 
ušt32_t
 
blockSize
);

3908 
¬m_iœ_Ï‰iû_q31
(

3909 cÚ¡ 
¬m_iœ_Ï‰iû_š¡ªû_q31
 * 
S
,

3910 
q31_t
 * 
pSrc
,

3911 
q31_t
 * 
pD¡
,

3912 
ušt32_t
 
blockSize
);

3924 
¬m_iœ_Ï‰iû_š™_q31
(

3925 
¬m_iœ_Ï‰iû_š¡ªû_q31
 * 
S
,

3926 
ušt16_t
 
numSges
,

3927 
q31_t
 * 
pkCÛffs
,

3928 
q31_t
 * 
pvCÛffs
,

3929 
q31_t
 * 
pS‹
,

3930 
ušt32_t
 
blockSize
);

3940 
¬m_iœ_Ï‰iû_q15
(

3941 cÚ¡ 
¬m_iœ_Ï‰iû_š¡ªû_q15
 * 
S
,

3942 
q15_t
 * 
pSrc
,

3943 
q15_t
 * 
pD¡
,

3944 
ušt32_t
 
blockSize
);

3956 
¬m_iœ_Ï‰iû_š™_q15
(

3957 
¬m_iœ_Ï‰iû_š¡ªû_q15
 * 
S
,

3958 
ušt16_t
 
numSges
,

3959 
q15_t
 * 
pkCÛffs
,

3960 
q15_t
 * 
pvCÛffs
,

3961 
q15_t
 * 
pS‹
,

3962 
ušt32_t
 
blockSize
);

3970 
ušt16_t
 
numT­s
;

3971 
æßt32_t
 *
pS‹
;

3972 
æßt32_t
 *
pCÛffs
;

3973 
æßt32_t
 
mu
;

3974 } 
	t¬m_lms_š¡ªû_f32
;

3986 
¬m_lms_f32
(

3987 cÚ¡ 
¬m_lms_š¡ªû_f32
 * 
S
,

3988 
æßt32_t
 * 
pSrc
,

3989 
æßt32_t
 * 
pRef
,

3990 
æßt32_t
 * 
pOut
,

3991 
æßt32_t
 * 
pE¼
,

3992 
ušt32_t
 
blockSize
);

4004 
¬m_lms_š™_f32
(

4005 
¬m_lms_š¡ªû_f32
 * 
S
,

4006 
ušt16_t
 
numT­s
,

4007 
æßt32_t
 * 
pCÛffs
,

4008 
æßt32_t
 * 
pS‹
,

4009 
æßt32_t
 
mu
,

4010 
ušt32_t
 
blockSize
);

4018 
ušt16_t
 
numT­s
;

4019 
q15_t
 *
pS‹
;

4020 
q15_t
 *
pCÛffs
;

4021 
q15_t
 
mu
;

4022 
ušt32_t
 
po¡Shiá
;

4023 } 
	t¬m_lms_š¡ªû_q15
;

4036 
¬m_lms_š™_q15
(

4037 
¬m_lms_š¡ªû_q15
 * 
S
,

4038 
ušt16_t
 
numT­s
,

4039 
q15_t
 * 
pCÛffs
,

4040 
q15_t
 * 
pS‹
,

4041 
q15_t
 
mu
,

4042 
ušt32_t
 
blockSize
,

4043 
ušt32_t
 
po¡Shiá
);

4055 
¬m_lms_q15
(

4056 cÚ¡ 
¬m_lms_š¡ªû_q15
 * 
S
,

4057 
q15_t
 * 
pSrc
,

4058 
q15_t
 * 
pRef
,

4059 
q15_t
 * 
pOut
,

4060 
q15_t
 * 
pE¼
,

4061 
ušt32_t
 
blockSize
);

4069 
ušt16_t
 
numT­s
;

4070 
q31_t
 *
pS‹
;

4071 
q31_t
 *
pCÛffs
;

4072 
q31_t
 
mu
;

4073 
ušt32_t
 
po¡Shiá
;

4074 } 
	t¬m_lms_š¡ªû_q31
;

4086 
¬m_lms_q31
(

4087 cÚ¡ 
¬m_lms_š¡ªû_q31
 * 
S
,

4088 
q31_t
 * 
pSrc
,

4089 
q31_t
 * 
pRef
,

4090 
q31_t
 * 
pOut
,

4091 
q31_t
 * 
pE¼
,

4092 
ušt32_t
 
blockSize
);

4105 
¬m_lms_š™_q31
(

4106 
¬m_lms_š¡ªû_q31
 * 
S
,

4107 
ušt16_t
 
numT­s
,

4108 
q31_t
 * 
pCÛffs
,

4109 
q31_t
 * 
pS‹
,

4110 
q31_t
 
mu
,

4111 
ušt32_t
 
blockSize
,

4112 
ušt32_t
 
po¡Shiá
);

4120 
ušt16_t
 
numT­s
;

4121 
æßt32_t
 *
pS‹
;

4122 
æßt32_t
 *
pCÛffs
;

4123 
æßt32_t
 
mu
;

4124 
æßt32_t
 
’”gy
;

4125 
æßt32_t
 
x0
;

4126 } 
	t¬m_lms_nÜm_š¡ªû_f32
;

4138 
¬m_lms_nÜm_f32
(

4139 
¬m_lms_nÜm_š¡ªû_f32
 * 
S
,

4140 
æßt32_t
 * 
pSrc
,

4141 
æßt32_t
 * 
pRef
,

4142 
æßt32_t
 * 
pOut
,

4143 
æßt32_t
 * 
pE¼
,

4144 
ušt32_t
 
blockSize
);

4156 
¬m_lms_nÜm_š™_f32
(

4157 
¬m_lms_nÜm_š¡ªû_f32
 * 
S
,

4158 
ušt16_t
 
numT­s
,

4159 
æßt32_t
 * 
pCÛffs
,

4160 
æßt32_t
 * 
pS‹
,

4161 
æßt32_t
 
mu
,

4162 
ušt32_t
 
blockSize
);

4170 
ušt16_t
 
numT­s
;

4171 
q31_t
 *
pS‹
;

4172 
q31_t
 *
pCÛffs
;

4173 
q31_t
 
mu
;

4174 
ušt8_t
 
po¡Shiá
;

4175 
q31_t
 *
»cTabË
;

4176 
q31_t
 
’”gy
;

4177 
q31_t
 
x0
;

4178 } 
	t¬m_lms_nÜm_š¡ªû_q31
;

4190 
¬m_lms_nÜm_q31
(

4191 
¬m_lms_nÜm_š¡ªû_q31
 * 
S
,

4192 
q31_t
 * 
pSrc
,

4193 
q31_t
 * 
pRef
,

4194 
q31_t
 * 
pOut
,

4195 
q31_t
 * 
pE¼
,

4196 
ušt32_t
 
blockSize
);

4209 
¬m_lms_nÜm_š™_q31
(

4210 
¬m_lms_nÜm_š¡ªû_q31
 * 
S
,

4211 
ušt16_t
 
numT­s
,

4212 
q31_t
 * 
pCÛffs
,

4213 
q31_t
 * 
pS‹
,

4214 
q31_t
 
mu
,

4215 
ušt32_t
 
blockSize
,

4216 
ušt8_t
 
po¡Shiá
);

4224 
ušt16_t
 
numT­s
;

4225 
q15_t
 *
pS‹
;

4226 
q15_t
 *
pCÛffs
;

4227 
q15_t
 
mu
;

4228 
ušt8_t
 
po¡Shiá
;

4229 
q15_t
 *
»cTabË
;

4230 
q15_t
 
’”gy
;

4231 
q15_t
 
x0
;

4232 } 
	t¬m_lms_nÜm_š¡ªû_q15
;

4244 
¬m_lms_nÜm_q15
(

4245 
¬m_lms_nÜm_š¡ªû_q15
 * 
S
,

4246 
q15_t
 * 
pSrc
,

4247 
q15_t
 * 
pRef
,

4248 
q15_t
 * 
pOut
,

4249 
q15_t
 * 
pE¼
,

4250 
ušt32_t
 
blockSize
);

4263 
¬m_lms_nÜm_š™_q15
(

4264 
¬m_lms_nÜm_š¡ªû_q15
 * 
S
,

4265 
ušt16_t
 
numT­s
,

4266 
q15_t
 * 
pCÛffs
,

4267 
q15_t
 * 
pS‹
,

4268 
q15_t
 
mu
,

4269 
ušt32_t
 
blockSize
,

4270 
ušt8_t
 
po¡Shiá
);

4281 
¬m_cÜ»Ï‹_f32
(

4282 
æßt32_t
 * 
pSrcA
,

4283 
ušt32_t
 
¤cAL’
,

4284 
æßt32_t
 * 
pSrcB
,

4285 
ušt32_t
 
¤cBL’
,

4286 
æßt32_t
 * 
pD¡
);

4298 
¬m_cÜ»Ï‹_Ýt_q15
(

4299 
q15_t
 * 
pSrcA
,

4300 
ušt32_t
 
¤cAL’
,

4301 
q15_t
 * 
pSrcB
,

4302 
ušt32_t
 
¤cBL’
,

4303 
q15_t
 * 
pD¡
,

4304 
q15_t
 * 
pSü©ch
);

4316 
¬m_cÜ»Ï‹_q15
(

4317 
q15_t
 * 
pSrcA
,

4318 
ušt32_t
 
¤cAL’
,

4319 
q15_t
 * 
pSrcB
,

4320 
ušt32_t
 
¤cBL’
,

4321 
q15_t
 * 
pD¡
);

4333 
¬m_cÜ»Ï‹_ç¡_q15
(

4334 
q15_t
 * 
pSrcA
,

4335 
ušt32_t
 
¤cAL’
,

4336 
q15_t
 * 
pSrcB
,

4337 
ušt32_t
 
¤cBL’
,

4338 
q15_t
 * 
pD¡
);

4350 
¬m_cÜ»Ï‹_ç¡_Ýt_q15
(

4351 
q15_t
 * 
pSrcA
,

4352 
ušt32_t
 
¤cAL’
,

4353 
q15_t
 * 
pSrcB
,

4354 
ušt32_t
 
¤cBL’
,

4355 
q15_t
 * 
pD¡
,

4356 
q15_t
 * 
pSü©ch
);

4367 
¬m_cÜ»Ï‹_q31
(

4368 
q31_t
 * 
pSrcA
,

4369 
ušt32_t
 
¤cAL’
,

4370 
q31_t
 * 
pSrcB
,

4371 
ušt32_t
 
¤cBL’
,

4372 
q31_t
 * 
pD¡
);

4383 
¬m_cÜ»Ï‹_ç¡_q31
(

4384 
q31_t
 * 
pSrcA
,

4385 
ušt32_t
 
¤cAL’
,

4386 
q31_t
 * 
pSrcB
,

4387 
ušt32_t
 
¤cBL’
,

4388 
q31_t
 * 
pD¡
);

4401 
¬m_cÜ»Ï‹_Ýt_q7
(

4402 
q7_t
 * 
pSrcA
,

4403 
ušt32_t
 
¤cAL’
,

4404 
q7_t
 * 
pSrcB
,

4405 
ušt32_t
 
¤cBL’
,

4406 
q7_t
 * 
pD¡
,

4407 
q15_t
 * 
pSü©ch1
,

4408 
q15_t
 * 
pSü©ch2
);

4419 
¬m_cÜ»Ï‹_q7
(

4420 
q7_t
 * 
pSrcA
,

4421 
ušt32_t
 
¤cAL’
,

4422 
q7_t
 * 
pSrcB
,

4423 
ušt32_t
 
¤cBL’
,

4424 
q7_t
 * 
pD¡
);

4432 
ušt16_t
 
numT­s
;

4433 
ušt16_t
 
¡©eIndex
;

4434 
æßt32_t
 *
pS‹
;

4435 
æßt32_t
 *
pCÛffs
;

4436 
ušt16_t
 
maxD–ay
;

4437 
št32_t
 *
pT­D–ay
;

4438 } 
	t¬m_fœ_¥¬£_š¡ªû_f32
;

4445 
ušt16_t
 
numT­s
;

4446 
ušt16_t
 
¡©eIndex
;

4447 
q31_t
 *
pS‹
;

4448 
q31_t
 *
pCÛffs
;

4449 
ušt16_t
 
maxD–ay
;

4450 
št32_t
 *
pT­D–ay
;

4451 } 
	t¬m_fœ_¥¬£_š¡ªû_q31
;

4458 
ušt16_t
 
numT­s
;

4459 
ušt16_t
 
¡©eIndex
;

4460 
q15_t
 *
pS‹
;

4461 
q15_t
 *
pCÛffs
;

4462 
ušt16_t
 
maxD–ay
;

4463 
št32_t
 *
pT­D–ay
;

4464 } 
	t¬m_fœ_¥¬£_š¡ªû_q15
;

4471 
ušt16_t
 
numT­s
;

4472 
ušt16_t
 
¡©eIndex
;

4473 
q7_t
 *
pS‹
;

4474 
q7_t
 *
pCÛffs
;

4475 
ušt16_t
 
maxD–ay
;

4476 
št32_t
 *
pT­D–ay
;

4477 } 
	t¬m_fœ_¥¬£_š¡ªû_q7
;

4488 
¬m_fœ_¥¬£_f32
(

4489 
¬m_fœ_¥¬£_š¡ªû_f32
 * 
S
,

4490 
æßt32_t
 * 
pSrc
,

4491 
æßt32_t
 * 
pD¡
,

4492 
æßt32_t
 * 
pSü©chIn
,

4493 
ušt32_t
 
blockSize
);

4506 
¬m_fœ_¥¬£_š™_f32
(

4507 
¬m_fœ_¥¬£_š¡ªû_f32
 * 
S
,

4508 
ušt16_t
 
numT­s
,

4509 
æßt32_t
 * 
pCÛffs
,

4510 
æßt32_t
 * 
pS‹
,

4511 
št32_t
 * 
pT­D–ay
,

4512 
ušt16_t
 
maxD–ay
,

4513 
ušt32_t
 
blockSize
);

4524 
¬m_fœ_¥¬£_q31
(

4525 
¬m_fœ_¥¬£_š¡ªû_q31
 * 
S
,

4526 
q31_t
 * 
pSrc
,

4527 
q31_t
 * 
pD¡
,

4528 
q31_t
 * 
pSü©chIn
,

4529 
ušt32_t
 
blockSize
);

4542 
¬m_fœ_¥¬£_š™_q31
(

4543 
¬m_fœ_¥¬£_š¡ªû_q31
 * 
S
,

4544 
ušt16_t
 
numT­s
,

4545 
q31_t
 * 
pCÛffs
,

4546 
q31_t
 * 
pS‹
,

4547 
št32_t
 * 
pT­D–ay
,

4548 
ušt16_t
 
maxD–ay
,

4549 
ušt32_t
 
blockSize
);

4561 
¬m_fœ_¥¬£_q15
(

4562 
¬m_fœ_¥¬£_š¡ªû_q15
 * 
S
,

4563 
q15_t
 * 
pSrc
,

4564 
q15_t
 * 
pD¡
,

4565 
q15_t
 * 
pSü©chIn
,

4566 
q31_t
 * 
pSü©chOut
,

4567 
ušt32_t
 
blockSize
);

4580 
¬m_fœ_¥¬£_š™_q15
(

4581 
¬m_fœ_¥¬£_š¡ªû_q15
 * 
S
,

4582 
ušt16_t
 
numT­s
,

4583 
q15_t
 * 
pCÛffs
,

4584 
q15_t
 * 
pS‹
,

4585 
št32_t
 * 
pT­D–ay
,

4586 
ušt16_t
 
maxD–ay
,

4587 
ušt32_t
 
blockSize
);

4599 
¬m_fœ_¥¬£_q7
(

4600 
¬m_fœ_¥¬£_š¡ªû_q7
 * 
S
,

4601 
q7_t
 * 
pSrc
,

4602 
q7_t
 * 
pD¡
,

4603 
q7_t
 * 
pSü©chIn
,

4604 
q31_t
 * 
pSü©chOut
,

4605 
ušt32_t
 
blockSize
);

4618 
¬m_fœ_¥¬£_š™_q7
(

4619 
¬m_fœ_¥¬£_š¡ªû_q7
 * 
S
,

4620 
ušt16_t
 
numT­s
,

4621 
q7_t
 * 
pCÛffs
,

4622 
q7_t
 * 
pS‹
,

4623 
št32_t
 * 
pT­D–ay
,

4624 
ušt16_t
 
maxD–ay
,

4625 
ušt32_t
 
blockSize
);

4634 
¬m_sš_cos_f32
(

4635 
æßt32_t
 
th‘a
,

4636 
æßt32_t
 * 
pSšV®
,

4637 
æßt32_t
 * 
pCosV®
);

4646 
¬m_sš_cos_q31
(

4647 
q31_t
 
th‘a
,

4648 
q31_t
 * 
pSšV®
,

4649 
q31_t
 * 
pCosV®
);

4658 
¬m_cm¶x_cÚj_f32
(

4659 
æßt32_t
 * 
pSrc
,

4660 
æßt32_t
 * 
pD¡
,

4661 
ušt32_t
 
numSam¶es
);

4669 
¬m_cm¶x_cÚj_q31
(

4670 
q31_t
 * 
pSrc
,

4671 
q31_t
 * 
pD¡
,

4672 
ušt32_t
 
numSam¶es
);

4681 
¬m_cm¶x_cÚj_q15
(

4682 
q15_t
 * 
pSrc
,

4683 
q15_t
 * 
pD¡
,

4684 
ušt32_t
 
numSam¶es
);

4693 
¬m_cm¶x_mag_squ¬ed_f32
(

4694 
æßt32_t
 * 
pSrc
,

4695 
æßt32_t
 * 
pD¡
,

4696 
ušt32_t
 
numSam¶es
);

4705 
¬m_cm¶x_mag_squ¬ed_q31
(

4706 
q31_t
 * 
pSrc
,

4707 
q31_t
 * 
pD¡
,

4708 
ušt32_t
 
numSam¶es
);

4717 
¬m_cm¶x_mag_squ¬ed_q15
(

4718 
q15_t
 * 
pSrc
,

4719 
q15_t
 * 
pD¡
,

4720 
ušt32_t
 
numSam¶es
);

4795 
__INLINE
 
æßt32_t
 
¬m_pid_f32
(

4796 
¬m_pid_š¡ªû_f32
 * 
S
,

4797 
æßt32_t
 
š
)

4799 
æßt32_t
 
out
;

4802 
out
 = (
S
->
A0
 * 
š
) +

4803 (
S
->
A1
 * S->
¡©e
[0]è+ (S->
A2
 * S->state[1]) + (S->state[2]);

4806 
S
->
¡©e
[1] = S->state[0];

4807 
S
->
¡©e
[0] = 
š
;

4808 
S
->
¡©e
[2] = 
out
;

4811  (
out
);

4829 
__INLINE
 
q31_t
 
¬m_pid_q31
(

4830 
¬m_pid_š¡ªû_q31
 * 
S
,

4831 
q31_t
 
š
)

4833 
q63_t
 
acc
;

4834 
q31_t
 
out
;

4837 
acc
 = (
q63_t
è
S
->
A0
 * 
š
;

4840 
acc
 +ð(
q63_t
è
S
->
A1
 * S->
¡©e
[0];

4843 
acc
 +ð(
q63_t
è
S
->
A2
 * S->
¡©e
[1];

4846 
out
 = (
q31_t
è(
acc
 >> 31u);

4849 
out
 +ð
S
->
¡©e
[2];

4852 
S
->
¡©e
[1] = S->state[0];

4853 
S
->
¡©e
[0] = 
š
;

4854 
S
->
¡©e
[2] = 
out
;

4857  (
out
);

4876 
__INLINE
 
q15_t
 
¬m_pid_q15
(

4877 
¬m_pid_š¡ªû_q15
 * 
S
,

4878 
q15_t
 
š
)

4880 
q63_t
 
acc
;

4881 
q15_t
 
out
;

4883 #iâdeà
ARM_MATH_CM0_FAMILY


4884 
__SIMD32_TYPE
 *
v¡©e
;

4889 
acc
 = (
q31_t
è
__SMUAD
((
ušt32_t
)
S
->
A0
, (ušt32_t)
š
);

4892 
v¡©e
 = 
__SIMD32_CONST
(
S
->
¡©e
);

4893 
acc
 = (
q63_t
)
__SMLALD
((
ušt32_t
)
S
->
A1
, (ušt32_t)*
v¡©e
, (
ušt64_t
)acc);

4896 
acc
 = ((
q31_t
è
S
->
A0
è* 
š
;

4899 
acc
 +ð(
q31_t
è
S
->
A1
 * S->
¡©e
[0];

4900 
acc
 +ð(
q31_t
è
S
->
A2
 * S->
¡©e
[1];

4904 
acc
 +ð(
q31_t
è
S
->
¡©e
[2] << 15;

4907 
out
 = (
q15_t
è(
__SSAT
((
acc
 >> 15), 16));

4910 
S
->
¡©e
[1] = S->state[0];

4911 
S
->
¡©e
[0] = 
š
;

4912 
S
->
¡©e
[2] = 
out
;

4915  (
out
);

4930 
¬m_¡©us
 
¬m_m©_šv”£_f32
(

4931 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
¤c
,

4932 
¬m_m©rix_š¡ªû_f32
 * 
d¡
);

4942 
¬m_¡©us
 
¬m_m©_šv”£_f64
(

4943 cÚ¡ 
¬m_m©rix_š¡ªû_f64
 * 
¤c
,

4944 
¬m_m©rix_š¡ªû_f64
 * 
d¡
);

4987 
__INLINE
 
¬m_þ¬ke_f32
(

4988 
æßt32_t
 
Ia
,

4989 
æßt32_t
 
Ib
,

4990 
æßt32_t
 * 
pI®pha
,

4991 
æßt32_t
 * 
pIb‘a
)

4994 *
pI®pha
 = 
Ia
;

4997 *
pIb‘a
 = ((
æßt32_t
è0.57735026919 * 
Ia
 + (æßt32_tè1.15470053838 * 
Ib
);

5014 
__INLINE
 
¬m_þ¬ke_q31
(

5015 
q31_t
 
Ia
,

5016 
q31_t
 
Ib
,

5017 
q31_t
 * 
pI®pha
,

5018 
q31_t
 * 
pIb‘a
)

5020 
q31_t
 
´oduù1
, 
´oduù2
;

5023 *
pI®pha
 = 
Ia
;

5026 
´oduù1
 = (
q31_t
è(((
q63_t
è
Ia
 * 0x24F34E8B) >> 30);

5029 
´oduù2
 = (
q31_t
è(((
q63_t
è
Ib
 * 0x49E69D16) >> 30);

5032 *
pIb‘a
 = 
__QADD
(
´oduù1
, 
´oduù2
);

5045 
¬m_q7_to_q31
(

5046 
q7_t
 * 
pSrc
,

5047 
q31_t
 * 
pD¡
,

5048 
ušt32_t
 
blockSize
);

5084 
__INLINE
 
¬m_šv_þ¬ke_f32
(

5085 
æßt32_t
 
I®pha
,

5086 
æßt32_t
 
Ib‘a
,

5087 
æßt32_t
 * 
pIa
,

5088 
æßt32_t
 * 
pIb
)

5091 *
pIa
 = 
I®pha
;

5094 *
pIb
 = -0.5à* 
I®pha
 + 0.8660254039à* 
Ib‘a
;

5111 
__INLINE
 
¬m_šv_þ¬ke_q31
(

5112 
q31_t
 
I®pha
,

5113 
q31_t
 
Ib‘a
,

5114 
q31_t
 * 
pIa
,

5115 
q31_t
 * 
pIb
)

5117 
q31_t
 
´oduù1
, 
´oduù2
;

5120 *
pIa
 = 
I®pha
;

5123 
´oduù1
 = (
q31_t
è(((
q63_t
è(
I®pha
) * (0x40000000)) >> 31);

5126 
´oduù2
 = (
q31_t
è(((
q63_t
è(
Ib‘a
) * (0x6ED9EBA1)) >> 31);

5129 *
pIb
 = 
__QSUB
(
´oduù2
, 
´oduù1
);

5142 
¬m_q7_to_q15
(

5143 
q7_t
 * 
pSrc
,

5144 
q15_t
 * 
pD¡
,

5145 
ušt32_t
 
blockSize
);

5194 
__INLINE
 
¬m_·rk_f32
(

5195 
æßt32_t
 
I®pha
,

5196 
æßt32_t
 
Ib‘a
,

5197 
æßt32_t
 * 
pId
,

5198 
æßt32_t
 * 
pIq
,

5199 
æßt32_t
 
sšV®
,

5200 
æßt32_t
 
cosV®
)

5203 *
pId
 = 
I®pha
 * 
cosV®
 + 
Ib‘a
 * 
sšV®
;

5206 *
pIq
 = -
I®pha
 * 
sšV®
 + 
Ib‘a
 * 
cosV®
;

5225 
__INLINE
 
¬m_·rk_q31
(

5226 
q31_t
 
I®pha
,

5227 
q31_t
 
Ib‘a
,

5228 
q31_t
 * 
pId
,

5229 
q31_t
 * 
pIq
,

5230 
q31_t
 
sšV®
,

5231 
q31_t
 
cosV®
)

5233 
q31_t
 
´oduù1
, 
´oduù2
;

5234 
q31_t
 
´oduù3
, 
´oduù4
;

5237 
´oduù1
 = (
q31_t
è(((
q63_t
è(
I®pha
è* (
cosV®
)) >> 31);

5240 
´oduù2
 = (
q31_t
è(((
q63_t
è(
Ib‘a
è* (
sšV®
)) >> 31);

5244 
´oduù3
 = (
q31_t
è(((
q63_t
è(
I®pha
è* (
sšV®
)) >> 31);

5247 
´oduù4
 = (
q31_t
è(((
q63_t
è(
Ib‘a
è* (
cosV®
)) >> 31);

5250 *
pId
 = 
__QADD
(
´oduù1
, 
´oduù2
);

5253 *
pIq
 = 
__QSUB
(
´oduù4
, 
´oduù3
);

5266 
¬m_q7_to_æßt
(

5267 
q7_t
 * 
pSrc
,

5268 
æßt32_t
 * 
pD¡
,

5269 
ušt32_t
 
blockSize
);

5307 
__INLINE
 
¬m_šv_·rk_f32
(

5308 
æßt32_t
 
Id
,

5309 
æßt32_t
 
Iq
,

5310 
æßt32_t
 * 
pI®pha
,

5311 
æßt32_t
 * 
pIb‘a
,

5312 
æßt32_t
 
sšV®
,

5313 
æßt32_t
 
cosV®
)

5316 *
pI®pha
 = 
Id
 * 
cosV®
 - 
Iq
 * 
sšV®
;

5319 *
pIb‘a
 = 
Id
 * 
sšV®
 + 
Iq
 * 
cosV®
;

5338 
__INLINE
 
¬m_šv_·rk_q31
(

5339 
q31_t
 
Id
,

5340 
q31_t
 
Iq
,

5341 
q31_t
 * 
pI®pha
,

5342 
q31_t
 * 
pIb‘a
,

5343 
q31_t
 
sšV®
,

5344 
q31_t
 
cosV®
)

5346 
q31_t
 
´oduù1
, 
´oduù2
;

5347 
q31_t
 
´oduù3
, 
´oduù4
;

5350 
´oduù1
 = (
q31_t
è(((
q63_t
è(
Id
è* (
cosV®
)) >> 31);

5353 
´oduù2
 = (
q31_t
è(((
q63_t
è(
Iq
è* (
sšV®
)) >> 31);

5357 
´oduù3
 = (
q31_t
è(((
q63_t
è(
Id
è* (
sšV®
)) >> 31);

5360 
´oduù4
 = (
q31_t
è(((
q63_t
è(
Iq
è* (
cosV®
)) >> 31);

5363 *
pI®pha
 = 
__QSUB
(
´oduù1
, 
´oduù2
);

5366 *
pIb‘a
 = 
__QADD
(
´oduù4
, 
´oduù3
);

5380 
¬m_q31_to_æßt
(

5381 
q31_t
 * 
pSrc
,

5382 
æßt32_t
 * 
pD¡
,

5383 
ušt32_t
 
blockSize
);

5433 
__INLINE
 
æßt32_t
 
¬m_lš—r_š‹½_f32
(

5434 
¬m_lš—r_š‹½_š¡ªû_f32
 * 
S
,

5435 
æßt32_t
 
x
)

5437 
æßt32_t
 
y
;

5438 
æßt32_t
 
x0
, 
x1
;

5439 
æßt32_t
 
y0
, 
y1
;

5440 
æßt32_t
 
xS·cšg
 = 
S
->xSpacing;

5441 
št32_t
 
i
;

5442 
æßt32_t
 *
pYD©a
 = 
S
->pYData;

5445 
i
 = (
št32_t
è((
x
 - 
S
->
x1
è/ 
xS·cšg
);

5447 if(
i
 < 0)

5450 
y
 = 
pYD©a
[0];

5452 if((
ušt32_t
)
i
 >ð
S
->
nV®ues
)

5455 
y
 = 
pYD©a
[
S
->
nV®ues
 - 1];

5460 
x0
 = 
S
->
x1
 + 
i
 * 
xS·cšg
;

5461 
x1
 = 
S
->x1 + (
i
 + 1è* 
xS·cšg
;

5464 
y0
 = 
pYD©a
[
i
];

5465 
y1
 = 
pYD©a
[
i
 + 1];

5468 
y
 = 
y0
 + (
x
 - 
x0
è* ((
y1
 - y0è/ (
x1
 - x0));

5473  (
y
);

5490 
__INLINE
 
q31_t
 
¬m_lš—r_š‹½_q31
(

5491 
q31_t
 * 
pYD©a
,

5492 
q31_t
 
x
,

5493 
ušt32_t
 
nV®ues
)

5495 
q31_t
 
y
;

5496 
q31_t
 
y0
, 
y1
;

5497 
q31_t
 
äaù
;

5498 
št32_t
 
šdex
;

5503 
šdex
 = ((
x
 & (
q31_t
)0xFFF00000) >> 20);

5505 if(
šdex
 >ð(
št32_t
)(
nV®ues
 - 1))

5507  (
pYD©a
[
nV®ues
 - 1]);

5509 if(
šdex
 < 0)

5511  (
pYD©a
[0]);

5517 
äaù
 = (
x
 & 0x000FFFFF) << 11;

5520 
y0
 = 
pYD©a
[
šdex
];

5521 
y1
 = 
pYD©a
[
šdex
 + 1];

5524 
y
 = ((
q31_t
è((
q63_t
è
y0
 * (0x7FFFFFFF - 
äaù
) >> 32));

5527 
y
 +ð((
q31_t
è(((
q63_t
è
y1
 * 
äaù
) >> 32));

5530  (
y
 << 1u);

5548 
__INLINE
 
q15_t
 
¬m_lš—r_š‹½_q15
(

5549 
q15_t
 * 
pYD©a
,

5550 
q31_t
 
x
,

5551 
ušt32_t
 
nV®ues
)

5553 
q63_t
 
y
;

5554 
q15_t
 
y0
, 
y1
;

5555 
q31_t
 
äaù
;

5556 
št32_t
 
šdex
;

5561 
šdex
 = ((
x
 & (
št32_t
)0xFFF00000) >> 20);

5563 if(
šdex
 >ð(
št32_t
)(
nV®ues
 - 1))

5565  (
pYD©a
[
nV®ues
 - 1]);

5567 if(
šdex
 < 0)

5569  (
pYD©a
[0]);

5575 
äaù
 = (
x
 & 0x000FFFFF);

5578 
y0
 = 
pYD©a
[
šdex
];

5579 
y1
 = 
pYD©a
[
šdex
 + 1];

5582 
y
 = ((
q63_t
è
y0
 * (0xFFFFF - 
äaù
));

5585 
y
 +ð((
q63_t
è
y1
 * (
äaù
));

5588  (
q15_t
è(
y
 >> 20);

5605 
__INLINE
 
q7_t
 
¬m_lš—r_š‹½_q7
(

5606 
q7_t
 * 
pYD©a
,

5607 
q31_t
 
x
,

5608 
ušt32_t
 
nV®ues
)

5610 
q31_t
 
y
;

5611 
q7_t
 
y0
, 
y1
;

5612 
q31_t
 
äaù
;

5613 
ušt32_t
 
šdex
;

5618 ià(
x
 < 0)

5620  (
pYD©a
[0]);

5622 
šdex
 = (
x
 >> 20) & 0xfff;

5624 if(
šdex
 >ð(
nV®ues
 - 1))

5626  (
pYD©a
[
nV®ues
 - 1]);

5632 
äaù
 = (
x
 & 0x000FFFFF);

5635 
y0
 = 
pYD©a
[
šdex
];

5636 
y1
 = 
pYD©a
[
šdex
 + 1];

5639 
y
 = ((
y0
 * (0xFFFFF - 
äaù
)));

5642 
y
 +ð(
y1
 * 
äaù
);

5645  (
q7_t
è(
y
 >> 20);

5658 
æßt32_t
 
¬m_sš_f32
(

5659 
æßt32_t
 
x
);

5667 
q31_t
 
¬m_sš_q31
(

5668 
q31_t
 
x
);

5676 
q15_t
 
¬m_sš_q15
(

5677 
q15_t
 
x
);

5685 
æßt32_t
 
¬m_cos_f32
(

5686 
æßt32_t
 
x
);

5694 
q31_t
 
¬m_cos_q31
(

5695 
q31_t
 
x
);

5703 
q15_t
 
¬m_cos_q15
(

5704 
q15_t
 
x
);

5745 
__INLINE
 
¬m_¡©us
 
¬m_sq¹_f32
(

5746 
æßt32_t
 
š
,

5747 
æßt32_t
 * 
pOut
)

5749 if(
š
 >= 0.0f)

5752 #ià (
__FPU_USED
 =ð1è&& 
defšed
 ( 
__CC_ARM
 )

5753 *
pOut
 = 
__sq¹f
(
š
);

5754 #–ià(
__FPU_USED
 =ð1è&& (
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050))

5755 *
pOut
 = 
__bužtš_sq¹f
(
š
);

5756 #–ià(
__FPU_USED
 =ð1è&& 
defšed
(
__GNUC__
)

5757 *
pOut
 = 
__bužtš_sq¹f
(
š
);

5758 #–ià(
__FPU_USED
 =ð1è&& 
defšed
 ( 
__ICCARM__
 ) && (
__VER__
 >= 6040000)

5759 
__ASM
("VSQRT.F32 %0,%1" : "ñ"(*
pOut
è: "t"(
š
));

5761 *
pOut
 = 
sq¹f
(
š
);

5764  (
ARM_MATH_SUCCESS
);

5768 *
pOut
 = 0.0f;

5769  (
ARM_MATH_ARGUMENT_ERROR
);

5781 
¬m_¡©us
 
¬m_sq¹_q31
(

5782 
q31_t
 
š
,

5783 
q31_t
 * 
pOut
);

5793 
¬m_¡©us
 
¬m_sq¹_q15
(

5794 
q15_t
 
š
,

5795 
q15_t
 * 
pOut
);

5805 
__INLINE
 
¬m_cœcuÏrWr™e_f32
(

5806 
št32_t
 * 
cœcBufãr
,

5807 
št32_t
 
L
,

5808 
ušt16_t
 * 
wr™eOff£t
,

5809 
št32_t
 
bufãrInc
,

5810 cÚ¡ 
št32_t
 * 
¤c
,

5811 
št32_t
 
¤cInc
,

5812 
ušt32_t
 
blockSize
)

5814 
ušt32_t
 
i
 = 0u;

5815 
št32_t
 
wOff£t
;

5819 
wOff£t
 = *
wr™eOff£t
;

5822 
i
 = 
blockSize
;

5824 
i
 > 0u)

5827 
cœcBufãr
[
wOff£t
] = *
¤c
;

5830 
¤c
 +ð
¤cInc
;

5833 
wOff£t
 +ð
bufãrInc
;

5834 if(
wOff£t
 >ð
L
)

5835 
wOff£t
 -ð
L
;

5838 
i
--;

5842 *
wr™eOff£t
 = (
ušt16_t
)
wOff£t
;

5850 
__INLINE
 
¬m_cœcuÏrR—d_f32
(

5851 
št32_t
 * 
cœcBufãr
,

5852 
št32_t
 
L
,

5853 
št32_t
 * 
»adOff£t
,

5854 
št32_t
 
bufãrInc
,

5855 
št32_t
 * 
d¡
,

5856 
št32_t
 * 
d¡_ba£
,

5857 
št32_t
 
d¡_Ëngth
,

5858 
št32_t
 
d¡Inc
,

5859 
ušt32_t
 
blockSize
)

5861 
ušt32_t
 
i
 = 0u;

5862 
št32_t
 
rOff£t
, 
d¡_’d
;

5866 
rOff£t
 = *
»adOff£t
;

5867 
d¡_’d
 = (
št32_t
è(
d¡_ba£
 + 
d¡_Ëngth
);

5870 
i
 = 
blockSize
;

5872 
i
 > 0u)

5875 *
d¡
 = 
cœcBufãr
[
rOff£t
];

5878 
d¡
 +ð
d¡Inc
;

5880 if(
d¡
 =ð(
št32_t
 *è
d¡_’d
)

5882 
d¡
 = 
d¡_ba£
;

5886 
rOff£t
 +ð
bufãrInc
;

5888 if(
rOff£t
 >ð
L
)

5890 
rOff£t
 -ð
L
;

5894 
i
--;

5898 *
»adOff£t
 = 
rOff£t
;

5905 
__INLINE
 
¬m_cœcuÏrWr™e_q15
(

5906 
q15_t
 * 
cœcBufãr
,

5907 
št32_t
 
L
,

5908 
ušt16_t
 * 
wr™eOff£t
,

5909 
št32_t
 
bufãrInc
,

5910 cÚ¡ 
q15_t
 * 
¤c
,

5911 
št32_t
 
¤cInc
,

5912 
ušt32_t
 
blockSize
)

5914 
ušt32_t
 
i
 = 0u;

5915 
št32_t
 
wOff£t
;

5919 
wOff£t
 = *
wr™eOff£t
;

5922 
i
 = 
blockSize
;

5924 
i
 > 0u)

5927 
cœcBufãr
[
wOff£t
] = *
¤c
;

5930 
¤c
 +ð
¤cInc
;

5933 
wOff£t
 +ð
bufãrInc
;

5934 if(
wOff£t
 >ð
L
)

5935 
wOff£t
 -ð
L
;

5938 
i
--;

5942 *
wr™eOff£t
 = (
ušt16_t
)
wOff£t
;

5949 
__INLINE
 
¬m_cœcuÏrR—d_q15
(

5950 
q15_t
 * 
cœcBufãr
,

5951 
št32_t
 
L
,

5952 
št32_t
 * 
»adOff£t
,

5953 
št32_t
 
bufãrInc
,

5954 
q15_t
 * 
d¡
,

5955 
q15_t
 * 
d¡_ba£
,

5956 
št32_t
 
d¡_Ëngth
,

5957 
št32_t
 
d¡Inc
,

5958 
ušt32_t
 
blockSize
)

5960 
ušt32_t
 
i
 = 0;

5961 
št32_t
 
rOff£t
, 
d¡_’d
;

5965 
rOff£t
 = *
»adOff£t
;

5967 
d¡_’d
 = (
št32_t
è(
d¡_ba£
 + 
d¡_Ëngth
);

5970 
i
 = 
blockSize
;

5972 
i
 > 0u)

5975 *
d¡
 = 
cœcBufãr
[
rOff£t
];

5978 
d¡
 +ð
d¡Inc
;

5980 if(
d¡
 =ð(
q15_t
 *è
d¡_’d
)

5982 
d¡
 = 
d¡_ba£
;

5986 
rOff£t
 +ð
bufãrInc
;

5988 if(
rOff£t
 >ð
L
)

5990 
rOff£t
 -ð
L
;

5994 
i
--;

5998 *
»adOff£t
 = 
rOff£t
;

6005 
__INLINE
 
¬m_cœcuÏrWr™e_q7
(

6006 
q7_t
 * 
cœcBufãr
,

6007 
št32_t
 
L
,

6008 
ušt16_t
 * 
wr™eOff£t
,

6009 
št32_t
 
bufãrInc
,

6010 cÚ¡ 
q7_t
 * 
¤c
,

6011 
št32_t
 
¤cInc
,

6012 
ušt32_t
 
blockSize
)

6014 
ušt32_t
 
i
 = 0u;

6015 
št32_t
 
wOff£t
;

6019 
wOff£t
 = *
wr™eOff£t
;

6022 
i
 = 
blockSize
;

6024 
i
 > 0u)

6027 
cœcBufãr
[
wOff£t
] = *
¤c
;

6030 
¤c
 +ð
¤cInc
;

6033 
wOff£t
 +ð
bufãrInc
;

6034 if(
wOff£t
 >ð
L
)

6035 
wOff£t
 -ð
L
;

6038 
i
--;

6042 *
wr™eOff£t
 = (
ušt16_t
)
wOff£t
;

6049 
__INLINE
 
¬m_cœcuÏrR—d_q7
(

6050 
q7_t
 * 
cœcBufãr
,

6051 
št32_t
 
L
,

6052 
št32_t
 * 
»adOff£t
,

6053 
št32_t
 
bufãrInc
,

6054 
q7_t
 * 
d¡
,

6055 
q7_t
 * 
d¡_ba£
,

6056 
št32_t
 
d¡_Ëngth
,

6057 
št32_t
 
d¡Inc
,

6058 
ušt32_t
 
blockSize
)

6060 
ušt32_t
 
i
 = 0;

6061 
št32_t
 
rOff£t
, 
d¡_’d
;

6065 
rOff£t
 = *
»adOff£t
;

6067 
d¡_’d
 = (
št32_t
è(
d¡_ba£
 + 
d¡_Ëngth
);

6070 
i
 = 
blockSize
;

6072 
i
 > 0u)

6075 *
d¡
 = 
cœcBufãr
[
rOff£t
];

6078 
d¡
 +ð
d¡Inc
;

6080 if(
d¡
 =ð(
q7_t
 *è
d¡_’d
)

6082 
d¡
 = 
d¡_ba£
;

6086 
rOff£t
 +ð
bufãrInc
;

6088 if(
rOff£t
 >ð
L
)

6090 
rOff£t
 -ð
L
;

6094 
i
--;

6098 *
»adOff£t
 = 
rOff£t
;

6108 
¬m_pow”_q31
(

6109 
q31_t
 * 
pSrc
,

6110 
ušt32_t
 
blockSize
,

6111 
q63_t
 * 
pResuÉ
);

6120 
¬m_pow”_f32
(

6121 
æßt32_t
 * 
pSrc
,

6122 
ušt32_t
 
blockSize
,

6123 
æßt32_t
 * 
pResuÉ
);

6132 
¬m_pow”_q15
(

6133 
q15_t
 * 
pSrc
,

6134 
ušt32_t
 
blockSize
,

6135 
q63_t
 * 
pResuÉ
);

6144 
¬m_pow”_q7
(

6145 
q7_t
 * 
pSrc
,

6146 
ušt32_t
 
blockSize
,

6147 
q31_t
 * 
pResuÉ
);

6156 
¬m_m—n_q7
(

6157 
q7_t
 * 
pSrc
,

6158 
ušt32_t
 
blockSize
,

6159 
q7_t
 * 
pResuÉ
);

6168 
¬m_m—n_q15
(

6169 
q15_t
 * 
pSrc
,

6170 
ušt32_t
 
blockSize
,

6171 
q15_t
 * 
pResuÉ
);

6180 
¬m_m—n_q31
(

6181 
q31_t
 * 
pSrc
,

6182 
ušt32_t
 
blockSize
,

6183 
q31_t
 * 
pResuÉ
);

6192 
¬m_m—n_f32
(

6193 
æßt32_t
 * 
pSrc
,

6194 
ušt32_t
 
blockSize
,

6195 
æßt32_t
 * 
pResuÉ
);

6204 
¬m_v¬_f32
(

6205 
æßt32_t
 * 
pSrc
,

6206 
ušt32_t
 
blockSize
,

6207 
æßt32_t
 * 
pResuÉ
);

6216 
¬m_v¬_q31
(

6217 
q31_t
 * 
pSrc
,

6218 
ušt32_t
 
blockSize
,

6219 
q31_t
 * 
pResuÉ
);

6228 
¬m_v¬_q15
(

6229 
q15_t
 * 
pSrc
,

6230 
ušt32_t
 
blockSize
,

6231 
q15_t
 * 
pResuÉ
);

6240 
¬m_rms_f32
(

6241 
æßt32_t
 * 
pSrc
,

6242 
ušt32_t
 
blockSize
,

6243 
æßt32_t
 * 
pResuÉ
);

6252 
¬m_rms_q31
(

6253 
q31_t
 * 
pSrc
,

6254 
ušt32_t
 
blockSize
,

6255 
q31_t
 * 
pResuÉ
);

6264 
¬m_rms_q15
(

6265 
q15_t
 * 
pSrc
,

6266 
ušt32_t
 
blockSize
,

6267 
q15_t
 * 
pResuÉ
);

6276 
¬m_¡d_f32
(

6277 
æßt32_t
 * 
pSrc
,

6278 
ušt32_t
 
blockSize
,

6279 
æßt32_t
 * 
pResuÉ
);

6288 
¬m_¡d_q31
(

6289 
q31_t
 * 
pSrc
,

6290 
ušt32_t
 
blockSize
,

6291 
q31_t
 * 
pResuÉ
);

6300 
¬m_¡d_q15
(

6301 
q15_t
 * 
pSrc
,

6302 
ušt32_t
 
blockSize
,

6303 
q15_t
 * 
pResuÉ
);

6312 
¬m_cm¶x_mag_f32
(

6313 
æßt32_t
 * 
pSrc
,

6314 
æßt32_t
 * 
pD¡
,

6315 
ušt32_t
 
numSam¶es
);

6324 
¬m_cm¶x_mag_q31
(

6325 
q31_t
 * 
pSrc
,

6326 
q31_t
 * 
pD¡
,

6327 
ušt32_t
 
numSam¶es
);

6336 
¬m_cm¶x_mag_q15
(

6337 
q15_t
 * 
pSrc
,

6338 
q15_t
 * 
pD¡
,

6339 
ušt32_t
 
numSam¶es
);

6350 
¬m_cm¶x_dÙ_´od_q15
(

6351 
q15_t
 * 
pSrcA
,

6352 
q15_t
 * 
pSrcB
,

6353 
ušt32_t
 
numSam¶es
,

6354 
q31_t
 * 
»®ResuÉ
,

6355 
q31_t
 * 
imagResuÉ
);

6366 
¬m_cm¶x_dÙ_´od_q31
(

6367 
q31_t
 * 
pSrcA
,

6368 
q31_t
 * 
pSrcB
,

6369 
ušt32_t
 
numSam¶es
,

6370 
q63_t
 * 
»®ResuÉ
,

6371 
q63_t
 * 
imagResuÉ
);

6382 
¬m_cm¶x_dÙ_´od_f32
(

6383 
æßt32_t
 * 
pSrcA
,

6384 
æßt32_t
 * 
pSrcB
,

6385 
ušt32_t
 
numSam¶es
,

6386 
æßt32_t
 * 
»®ResuÉ
,

6387 
æßt32_t
 * 
imagResuÉ
);

6397 
¬m_cm¶x_muÉ_»®_q15
(

6398 
q15_t
 * 
pSrcCm¶x
,

6399 
q15_t
 * 
pSrcR—l
,

6400 
q15_t
 * 
pCm¶xD¡
,

6401 
ušt32_t
 
numSam¶es
);

6411 
¬m_cm¶x_muÉ_»®_q31
(

6412 
q31_t
 * 
pSrcCm¶x
,

6413 
q31_t
 * 
pSrcR—l
,

6414 
q31_t
 * 
pCm¶xD¡
,

6415 
ušt32_t
 
numSam¶es
);

6425 
¬m_cm¶x_muÉ_»®_f32
(

6426 
æßt32_t
 * 
pSrcCm¶x
,

6427 
æßt32_t
 * 
pSrcR—l
,

6428 
æßt32_t
 * 
pCm¶xD¡
,

6429 
ušt32_t
 
numSam¶es
);

6439 
¬m_mš_q7
(

6440 
q7_t
 * 
pSrc
,

6441 
ušt32_t
 
blockSize
,

6442 
q7_t
 * 
»suÉ
,

6443 
ušt32_t
 * 
šdex
);

6453 
¬m_mš_q15
(

6454 
q15_t
 * 
pSrc
,

6455 
ušt32_t
 
blockSize
,

6456 
q15_t
 * 
pResuÉ
,

6457 
ušt32_t
 * 
pIndex
);

6467 
¬m_mš_q31
(

6468 
q31_t
 * 
pSrc
,

6469 
ušt32_t
 
blockSize
,

6470 
q31_t
 * 
pResuÉ
,

6471 
ušt32_t
 * 
pIndex
);

6481 
¬m_mš_f32
(

6482 
æßt32_t
 * 
pSrc
,

6483 
ušt32_t
 
blockSize
,

6484 
æßt32_t
 * 
pResuÉ
,

6485 
ušt32_t
 * 
pIndex
);

6495 
¬m_max_q7
(

6496 
q7_t
 * 
pSrc
,

6497 
ušt32_t
 
blockSize
,

6498 
q7_t
 * 
pResuÉ
,

6499 
ušt32_t
 * 
pIndex
);

6509 
¬m_max_q15
(

6510 
q15_t
 * 
pSrc
,

6511 
ušt32_t
 
blockSize
,

6512 
q15_t
 * 
pResuÉ
,

6513 
ušt32_t
 * 
pIndex
);

6523 
¬m_max_q31
(

6524 
q31_t
 * 
pSrc
,

6525 
ušt32_t
 
blockSize
,

6526 
q31_t
 * 
pResuÉ
,

6527 
ušt32_t
 * 
pIndex
);

6537 
¬m_max_f32
(

6538 
æßt32_t
 * 
pSrc
,

6539 
ušt32_t
 
blockSize
,

6540 
æßt32_t
 * 
pResuÉ
,

6541 
ušt32_t
 * 
pIndex
);

6551 
¬m_cm¶x_muÉ_cm¶x_q15
(

6552 
q15_t
 * 
pSrcA
,

6553 
q15_t
 * 
pSrcB
,

6554 
q15_t
 * 
pD¡
,

6555 
ušt32_t
 
numSam¶es
);

6565 
¬m_cm¶x_muÉ_cm¶x_q31
(

6566 
q31_t
 * 
pSrcA
,

6567 
q31_t
 * 
pSrcB
,

6568 
q31_t
 * 
pD¡
,

6569 
ušt32_t
 
numSam¶es
);

6579 
¬m_cm¶x_muÉ_cm¶x_f32
(

6580 
æßt32_t
 * 
pSrcA
,

6581 
æßt32_t
 * 
pSrcB
,

6582 
æßt32_t
 * 
pD¡
,

6583 
ušt32_t
 
numSam¶es
);

6592 
¬m_æßt_to_q31
(

6593 
æßt32_t
 * 
pSrc
,

6594 
q31_t
 * 
pD¡
,

6595 
ušt32_t
 
blockSize
);

6604 
¬m_æßt_to_q15
(

6605 
æßt32_t
 * 
pSrc
,

6606 
q15_t
 * 
pD¡
,

6607 
ušt32_t
 
blockSize
);

6616 
¬m_æßt_to_q7
(

6617 
æßt32_t
 * 
pSrc
,

6618 
q7_t
 * 
pD¡
,

6619 
ušt32_t
 
blockSize
);

6628 
¬m_q31_to_q15
(

6629 
q31_t
 * 
pSrc
,

6630 
q15_t
 * 
pD¡
,

6631 
ušt32_t
 
blockSize
);

6640 
¬m_q31_to_q7
(

6641 
q31_t
 * 
pSrc
,

6642 
q7_t
 * 
pD¡
,

6643 
ušt32_t
 
blockSize
);

6652 
¬m_q15_to_æßt
(

6653 
q15_t
 * 
pSrc
,

6654 
æßt32_t
 * 
pD¡
,

6655 
ušt32_t
 
blockSize
);

6664 
¬m_q15_to_q31
(

6665 
q15_t
 * 
pSrc
,

6666 
q31_t
 * 
pD¡
,

6667 
ušt32_t
 
blockSize
);

6676 
¬m_q15_to_q7
(

6677 
q15_t
 * 
pSrc
,

6678 
q7_t
 * 
pD¡
,

6679 
ušt32_t
 
blockSize
);

6752 
__INLINE
 
æßt32_t
 
¬m_bžš—r_š‹½_f32
(

6753 cÚ¡ 
¬m_bžš—r_š‹½_š¡ªû_f32
 * 
S
,

6754 
æßt32_t
 
X
,

6755 
æßt32_t
 
Y
)

6757 
æßt32_t
 
out
;

6758 
æßt32_t
 
f00
, 
f01
, 
f10
, 
f11
;

6759 
æßt32_t
 *
pD©a
 = 
S
->pData;

6760 
št32_t
 
xIndex
, 
yIndex
, 
šdex
;

6761 
æßt32_t
 
xdiff
, 
ydiff
;

6762 
æßt32_t
 
b1
, 
b2
, 
b3
, 
b4
;

6764 
xIndex
 = (
št32_t
è
X
;

6765 
yIndex
 = (
št32_t
è
Y
;

6769 if(
xIndex
 < 0 || xIndex > (
S
->
numRows
 - 1è|| 
yIndex
 < 0 || yIndex > (S->
numCÞs
 - 1))

6775 
šdex
 = (
xIndex
 - 1è+ (
yIndex
 - 1è* 
S
->
numCÞs
;

6779 
f00
 = 
pD©a
[
šdex
];

6780 
f01
 = 
pD©a
[
šdex
 + 1];

6783 
šdex
 = (
xIndex
 - 1è+ (
yIndex
è* 
S
->
numCÞs
;

6787 
f10
 = 
pD©a
[
šdex
];

6788 
f11
 = 
pD©a
[
šdex
 + 1];

6791 
b1
 = 
f00
;

6792 
b2
 = 
f01
 - 
f00
;

6793 
b3
 = 
f10
 - 
f00
;

6794 
b4
 = 
f00
 - 
f01
 - 
f10
 + 
f11
;

6797 
xdiff
 = 
X
 - 
xIndex
;

6800 
ydiff
 = 
Y
 - 
yIndex
;

6803 
out
 = 
b1
 + 
b2
 * 
xdiff
 + 
b3
 * 
ydiff
 + 
b4
 * xdiff * ydiff;

6806  (
out
);

6818 
__INLINE
 
q31_t
 
¬m_bžš—r_š‹½_q31
(

6819 
¬m_bžš—r_š‹½_š¡ªû_q31
 * 
S
,

6820 
q31_t
 
X
,

6821 
q31_t
 
Y
)

6823 
q31_t
 
out
;

6824 
q31_t
 
acc
 = 0;

6825 
q31_t
 
xäaù
, 
yäaù
;

6826 
q31_t
 
x1
, 
x2
, 
y1
, 
y2
;

6827 
št32_t
 
rI
, 
cI
;

6828 
q31_t
 *
pYD©a
 = 
S
->
pD©a
;

6829 
ušt32_t
 
nCÞs
 = 
S
->
numCÞs
;

6834 
rI
 = ((
X
 & (
q31_t
)0xFFF00000) >> 20);

6839 
cI
 = ((
Y
 & (
q31_t
)0xFFF00000) >> 20);

6843 if(
rI
 < 0 ||„I > (
S
->
numRows
 - 1è|| 
cI
 < 0 || cI > (S->
numCÞs
 - 1))

6850 
xäaù
 = (
X
 & 0x000FFFFF) << 11u;

6853 
x1
 = 
pYD©a
[(
rI
è+ (
št32_t
)
nCÞs
 * (
cI
) ];

6854 
x2
 = 
pYD©a
[(
rI
è+ (
št32_t
)
nCÞs
 * (
cI
) + 1];

6858 
yäaù
 = (
Y
 & 0x000FFFFF) << 11u;

6861 
y1
 = 
pYD©a
[(
rI
è+ (
št32_t
)
nCÞs
 * (
cI
 + 1) ];

6862 
y2
 = 
pYD©a
[(
rI
è+ (
št32_t
)
nCÞs
 * (
cI
 + 1) + 1];

6865 
out
 = ((
q31_t
è(((
q63_t
è
x1
 * (0x7FFFFFFF - 
xäaù
)) >> 32));

6866 
acc
 = ((
q31_t
è(((
q63_t
è
out
 * (0x7FFFFFFF - 
yäaù
)) >> 32));

6869 
out
 = ((
q31_t
è((
q63_t
è
x2
 * (0x7FFFFFFF - 
yäaù
) >> 32));

6870 
acc
 +ð((
q31_t
è((
q63_t
è
out
 * (
xäaù
) >> 32));

6873 
out
 = ((
q31_t
è((
q63_t
è
y1
 * (0x7FFFFFFF - 
xäaù
) >> 32));

6874 
acc
 +ð((
q31_t
è((
q63_t
è
out
 * (
yäaù
) >> 32));

6877 
out
 = ((
q31_t
è((
q63_t
è
y2
 * (
xäaù
) >> 32));

6878 
acc
 +ð((
q31_t
è((
q63_t
è
out
 * (
yäaù
) >> 32));

6881  ((
q31_t
)(
acc
 << 2));

6892 
__INLINE
 
q15_t
 
¬m_bžš—r_š‹½_q15
(

6893 
¬m_bžš—r_š‹½_š¡ªû_q15
 * 
S
,

6894 
q31_t
 
X
,

6895 
q31_t
 
Y
)

6897 
q63_t
 
acc
 = 0;

6898 
q31_t
 
out
;

6899 
q15_t
 
x1
, 
x2
, 
y1
, 
y2
;

6900 
q31_t
 
xäaù
, 
yäaù
;

6901 
št32_t
 
rI
, 
cI
;

6902 
q15_t
 *
pYD©a
 = 
S
->
pD©a
;

6903 
ušt32_t
 
nCÞs
 = 
S
->
numCÞs
;

6908 
rI
 = ((
X
 & (
q31_t
)0xFFF00000) >> 20);

6913 
cI
 = ((
Y
 & (
q31_t
)0xFFF00000) >> 20);

6917 if(
rI
 < 0 ||„I > (
S
->
numRows
 - 1è|| 
cI
 < 0 || cI > (S->
numCÞs
 - 1))

6924 
xäaù
 = (
X
 & 0x000FFFFF);

6927 
x1
 = 
pYD©a
[((
ušt32_t
)
rI
è+ 
nCÞs
 * ((ušt32_t)
cI
) ];

6928 
x2
 = 
pYD©a
[((
ušt32_t
)
rI
è+ 
nCÞs
 * ((ušt32_t)
cI
) + 1];

6932 
yäaù
 = (
Y
 & 0x000FFFFF);

6935 
y1
 = 
pYD©a
[((
ušt32_t
)
rI
è+ 
nCÞs
 * ((ušt32_t)
cI
 + 1) ];

6936 
y2
 = 
pYD©a
[((
ušt32_t
)
rI
è+ 
nCÞs
 * ((ušt32_t)
cI
 + 1) + 1];

6942 
out
 = (
q31_t
è(((
q63_t
è
x1
 * (0xFFFFF - 
xäaù
)) >> 4u);

6943 
acc
 = ((
q63_t
è
out
 * (0xFFFFF - 
yäaù
));

6946 
out
 = (
q31_t
è(((
q63_t
è
x2
 * (0xFFFFF - 
yäaù
)) >> 4u);

6947 
acc
 +ð((
q63_t
è
out
 * (
xäaù
));

6950 
out
 = (
q31_t
è(((
q63_t
è
y1
 * (0xFFFFF - 
xäaù
)) >> 4u);

6951 
acc
 +ð((
q63_t
è
out
 * (
yäaù
));

6954 
out
 = (
q31_t
è(((
q63_t
è
y2
 * (
xäaù
)) >> 4u);

6955 
acc
 +ð((
q63_t
è
out
 * (
yäaù
));

6959  ((
q15_t
)(
acc
 >> 36));

6970 
__INLINE
 
q7_t
 
¬m_bžš—r_š‹½_q7
(

6971 
¬m_bžš—r_š‹½_š¡ªû_q7
 * 
S
,

6972 
q31_t
 
X
,

6973 
q31_t
 
Y
)

6975 
q63_t
 
acc
 = 0;

6976 
q31_t
 
out
;

6977 
q31_t
 
xäaù
, 
yäaù
;

6978 
q7_t
 
x1
, 
x2
, 
y1
, 
y2
;

6979 
št32_t
 
rI
, 
cI
;

6980 
q7_t
 *
pYD©a
 = 
S
->
pD©a
;

6981 
ušt32_t
 
nCÞs
 = 
S
->
numCÞs
;

6986 
rI
 = ((
X
 & (
q31_t
)0xFFF00000) >> 20);

6991 
cI
 = ((
Y
 & (
q31_t
)0xFFF00000) >> 20);

6995 if(
rI
 < 0 ||„I > (
S
->
numRows
 - 1è|| 
cI
 < 0 || cI > (S->
numCÞs
 - 1))

7002 
xäaù
 = (
X
 & (
q31_t
)0x000FFFFF);

7005 
x1
 = 
pYD©a
[((
ušt32_t
)
rI
è+ 
nCÞs
 * ((ušt32_t)
cI
) ];

7006 
x2
 = 
pYD©a
[((
ušt32_t
)
rI
è+ 
nCÞs
 * ((ušt32_t)
cI
) + 1];

7010 
yäaù
 = (
Y
 & (
q31_t
)0x000FFFFF);

7013 
y1
 = 
pYD©a
[((
ušt32_t
)
rI
è+ 
nCÞs
 * ((ušt32_t)
cI
 + 1) ];

7014 
y2
 = 
pYD©a
[((
ušt32_t
)
rI
è+ 
nCÞs
 * ((ušt32_t)
cI
 + 1) + 1];

7017 
out
 = ((
x1
 * (0xFFFFF - 
xäaù
)));

7018 
acc
 = (((
q63_t
è
out
 * (0xFFFFF - 
yäaù
)));

7021 
out
 = ((
x2
 * (0xFFFFF - 
yäaù
)));

7022 
acc
 +ð(((
q63_t
è
out
 * (
xäaù
)));

7025 
out
 = ((
y1
 * (0xFFFFF - 
xäaù
)));

7026 
acc
 +ð(((
q63_t
è
out
 * (
yäaù
)));

7029 
out
 = ((
y2
 * (
yäaù
)));

7030 
acc
 +ð(((
q63_t
è
out
 * (
xäaù
)));

7033  ((
q7_t
)(
acc
 >> 40));

7042 
	#muÉAcc_32x32_k“p32_R
(
a
, 
x
, 
y
è\

	)

7043 
a
 = (
q31_t
è(((((
q63_t
èaè<< 32è+ ((q63_tè
x
 * 
y
) + 0x80000000LL ) >> 32)

7046 
	#muÉSub_32x32_k“p32_R
(
a
, 
x
, 
y
è\

	)

7047 
a
 = (
q31_t
è(((((
q63_t
èaè<< 32è- ((q63_tè
x
 * 
y
) + 0x80000000LL ) >> 32)

7050 
	#muÉ_32x32_k“p32_R
(
a
, 
x
, 
y
è\

	)

7051 
a
 = (
q31_t
è(((
q63_t
è
x
 * 
y
 + 0x80000000LL ) >> 32)

7054 
	#muÉAcc_32x32_k“p32
(
a
, 
x
, 
y
è\

	)

7055 
a
 +ð(
q31_t
è(((
q63_t
è
x
 * 
y
) >> 32)

7058 
	#muÉSub_32x32_k“p32
(
a
, 
x
, 
y
è\

	)

7059 
a
 -ð(
q31_t
è(((
q63_t
è
x
 * 
y
) >> 32)

7062 
	#muÉ_32x32_k“p32
(
a
, 
x
, 
y
è\

	)

7063 
a
 = (
q31_t
è(((
q63_t
è
x
 * 
y
 ) >> 32)

7066 #ià
defšed
 ( 
__CC_ARM
 )

7068 #ià
defšed
Ð
ARM_MATH_CM4
 ) || defšedÐ
ARM_MATH_CM7
)

7069 
	#LOW_OPTIMIZATION_ENTER
 \

	)

7070 
_P¿gma
 ("push") \

7071 
_P¿gma
 ("O1")

7073 
	#LOW_OPTIMIZATION_ENTER


	)

7077 #ià
defšed
Ð
ARM_MATH_CM4
 ) || defšedÐ
ARM_MATH_CM7
)

7078 
	#LOW_OPTIMIZATION_EXIT
 \

	)

7079 
_P¿gma
 ("pop")

7081 
	#LOW_OPTIMIZATION_EXIT


	)

7085 
	#IAR_ONLY_LOW_OPTIMIZATION_ENTER


	)

7088 
	#IAR_ONLY_LOW_OPTIMIZATION_EXIT


	)

7090 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

7091 
	#LOW_OPTIMIZATION_ENTER


	)

7092 
	#LOW_OPTIMIZATION_EXIT


	)

7093 
	#IAR_ONLY_LOW_OPTIMIZATION_ENTER


	)

7094 
	#IAR_ONLY_LOW_OPTIMIZATION_EXIT


	)

7096 #–ià
defšed
(
__GNUC__
)

7097 
	#LOW_OPTIMIZATION_ENTER
 
	`__©Œibu‹__
(Ð
	`Ýtimize
("-O1"è))

	)

7098 
	#LOW_OPTIMIZATION_EXIT


	)

7099 
	#IAR_ONLY_LOW_OPTIMIZATION_ENTER


	)

7100 
	#IAR_ONLY_LOW_OPTIMIZATION_EXIT


	)

7102 #–ià
defšed
(
__ICCARM__
)

7104 #ià
defšed
Ð
ARM_MATH_CM4
 ) || defšedÐ
ARM_MATH_CM7
)

7105 
	#LOW_OPTIMIZATION_ENTER
 \

	)

7106 
_P¿gma
 ("optimize=low")

7108 
	#LOW_OPTIMIZATION_ENTER


	)

7112 
	#LOW_OPTIMIZATION_EXIT


	)

7115 #ià
defšed
Ð
ARM_MATH_CM4
 ) || defšedÐ
ARM_MATH_CM7
)

7116 
	#IAR_ONLY_LOW_OPTIMIZATION_ENTER
 \

	)

7117 
_P¿gma
 ("optimize=low")

7119 
	#IAR_ONLY_LOW_OPTIMIZATION_ENTER


	)

7123 
	#IAR_ONLY_LOW_OPTIMIZATION_EXIT


	)

7125 #–ià
defšed
(
__CSMC__
)

7126 
	#LOW_OPTIMIZATION_ENTER


	)

7127 
	#LOW_OPTIMIZATION_EXIT


	)

7128 
	#IAR_ONLY_LOW_OPTIMIZATION_ENTER


	)

7129 
	#IAR_ONLY_LOW_OPTIMIZATION_EXIT


	)

7131 #–ià
defšed
(
__TASKING__
)

7132 
	#LOW_OPTIMIZATION_ENTER


	)

7133 
	#LOW_OPTIMIZATION_EXIT


	)

7134 
	#IAR_ONLY_LOW_OPTIMIZATION_ENTER


	)

7135 
	#IAR_ONLY_LOW_OPTIMIZATION_EXIT


	)

7140 #ifdeà 
__ýlu¥lus


7145 #ià
defšed
 ( 
__GNUC__
 )

7146 #´agm¨
GCC
 
dŸgno¡ic
 
pÝ


	@Drivers/CMSIS/Include/cmsis_armcc.h

35 #iâdeà
__CMSIS_ARMCC_H


36 
	#__CMSIS_ARMCC_H


	)

39 #ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION < 400677)

57 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_CONTROL
()

59 
ušt32_t
 
__»gCÚŒÞ
 
	`__ASM
("control");

60 (
__»gCÚŒÞ
);

61 
	}
}

69 
__STATIC_INLINE
 
	$__£t_CONTROL
(
ušt32_t
 
cÚŒÞ
)

71 
ušt32_t
 
__»gCÚŒÞ
 
	`__ASM
("control");

72 
__»gCÚŒÞ
 = 
cÚŒÞ
;

73 
	}
}

81 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_IPSR
()

83 
ušt32_t
 
__»gIPSR
 
	`__ASM
("ipsr");

84 (
__»gIPSR
);

85 
	}
}

93 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_APSR
()

95 
ušt32_t
 
__»gAPSR
 
	`__ASM
("apsr");

96 (
__»gAPSR
);

97 
	}
}

105 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_xPSR
()

107 
ušt32_t
 
__»gXPSR
 
	`__ASM
("xpsr");

108 (
__»gXPSR
);

109 
	}
}

117 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_PSP
()

119 
ušt32_t
 
__»gProûssSckPoš‹r
 
	`__ASM
("psp");

120 (
__»gProûssSckPoš‹r
);

121 
	}
}

129 
__STATIC_INLINE
 
	$__£t_PSP
(
ušt32_t
 
tÝOfProcSck
)

131 
ušt32_t
 
__»gProûssSckPoš‹r
 
	`__ASM
("psp");

132 
__»gProûssSckPoš‹r
 = 
tÝOfProcSck
;

133 
	}
}

141 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_MSP
()

143 
ušt32_t
 
__»gMašSckPoš‹r
 
	`__ASM
("msp");

144 (
__»gMašSckPoš‹r
);

145 
	}
}

153 
__STATIC_INLINE
 
	$__£t_MSP
(
ušt32_t
 
tÝOfMašSck
)

155 
ušt32_t
 
__»gMašSckPoš‹r
 
	`__ASM
("msp");

156 
__»gMašSckPoš‹r
 = 
tÝOfMašSck
;

157 
	}
}

165 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_PRIMASK
()

167 
ušt32_t
 
__»gPriMask
 
	`__ASM
("primask");

168 (
__»gPriMask
);

169 
	}
}

177 
__STATIC_INLINE
 
	$__£t_PRIMASK
(
ušt32_t
 
´iMask
)

179 
ušt32_t
 
__»gPriMask
 
	`__ASM
("primask");

180 
__»gPriMask
 = (
´iMask
);

181 
	}
}

184 #ià (
__CORTEX_M
 >ð0x03Uè|| (
__CORTEX_SC
 >= 300U)

191 
	#__’abË_çuÉ_œq
 
__’abË_fiq


	)

199 
	#__di§bË_çuÉ_œq
 
__di§bË_fiq


	)

207 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_BASEPRI
()

209 
ušt32_t
 
__»gBa£Pri
 
	`__ASM
("basepri");

210 (
__»gBa£Pri
);

211 
	}
}

219 
__STATIC_INLINE
 
	$__£t_BASEPRI
(
ušt32_t
 
ba£Pri
)

221 
ušt32_t
 
__»gBa£Pri
 
	`__ASM
("basepri");

222 
__»gBa£Pri
 = (
ba£Pri
 & 0xFFU);

223 
	}
}

232 
__STATIC_INLINE
 
	$__£t_BASEPRI_MAX
(
ušt32_t
 
ba£Pri
)

234 
ušt32_t
 
__»gBa£PriMax
 
	`__ASM
("basepri_max");

235 
__»gBa£PriMax
 = (
ba£Pri
 & 0xFFU);

236 
	}
}

244 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_FAULTMASK
()

246 
ušt32_t
 
__»gFauÉMask
 
	`__ASM
("faultmask");

247 (
__»gFauÉMask
);

248 
	}
}

256 
__STATIC_INLINE
 
	$__£t_FAULTMASK
(
ušt32_t
 
çuÉMask
)

258 
ušt32_t
 
__»gFauÉMask
 
	`__ASM
("faultmask");

259 
__»gFauÉMask
 = (
çuÉMask
 & (
ušt32_t
)1);

260 
	}
}

265 #ià (
__CORTEX_M
 == 0x04U) || (__CORTEX_M == 0x07U)

272 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_FPSCR
()

274 #ià(
__FPU_PRESENT
 =ð1Uè&& (
__FPU_USED
 == 1U)

275 
ušt32_t
 
__»gåsü
 
	`__ASM
("fpscr");

276 (
__»gåsü
);

280 
	}
}

288 
__STATIC_INLINE
 
	$__£t_FPSCR
(
ušt32_t
 
åsü
)

290 #ià(
__FPU_PRESENT
 =ð1Uè&& (
__FPU_USED
 == 1U)

291 
ušt32_t
 
__»gåsü
 
	`__ASM
("fpscr");

292 
__»gåsü
 = (
åsü
);

294 
	}
}

313 
	#__NOP
 
__nÝ


	)

320 
	#__WFI
 
__wfi


	)

328 
	#__WFE
 
__wã


	)

335 
	#__SEV
 
__£v


	)

344 
	#__ISB
(èdØ{\

	)

345 
__scheduË_b¬r›r
();\

346 
__isb
(0xF);\

347 
__scheduË_b¬r›r
();\

355 
	#__DSB
(èdØ{\

	)

356 
	`__scheduË_b¬r›r
();\

357 
	`__dsb
(0xF);\

358 
	`__scheduË_b¬r›r
();\

359 
	}
} 0U)

366 
	#__DMB
(èdØ{\

	)

367 
	`__scheduË_b¬r›r
();\

368 
	`__dmb
(0xF);\

369 
	`__scheduË_b¬r›r
();\

370 
	}
} 0U)

378 
	#__REV
 
__»v


	)

387 #iâdeà
__NO_EMBEDDED_ASM


388 
	`__©Œibu‹__
((
	`£ùiÚ
(".»v16_‹xt"))è
__STATIC_INLINE
 
__ASM
 
ušt32_t
 
	$__REV16
(
ušt32_t
 
v®ue
)

390 
»v16
 
r0
,„0

391 
bx
 
Ì


392 
	}
}

401 #iâdeà
__NO_EMBEDDED_ASM


402 
__©Œibu‹__
((
£ùiÚ
(".»vsh_‹xt"))è
__STATIC_INLINE
 
__ASM
 
št32_t
 
	$__REVSH
(
št32_t
 
v®ue
)

404 
»vsh
 
r0
,„0

405 
bx
 
Ì


406 
	}
}

417 
	#__ROR
 
__rÜ


	)

427 
	#__BKPT
(
v®ue
è
	`__b»akpošt
(v®ue)

	)

436 #ià (
__CORTEX_M
 >ð0x03Uè|| (
__CORTEX_SC
 >= 300U)

437 
	#__RBIT
 
__rb™


	)

439 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__RBIT
(
ušt32_t
 
v®ue
)

441 
ušt32_t
 
»suÉ
;

442 
št32_t
 
s
 = 4 * 8 - 1;

444 
»suÉ
 = 
v®ue
;

445 
v®ue
 >>= 1U; value; value >>= 1U)

447 
»suÉ
 <<= 1U;

448 
»suÉ
 |ð
v®ue
 & 1U;

449 
s
--;

451 
»suÉ
 <<ð
s
;

452 (
»suÉ
);

453 
	}
}

463 
	#__CLZ
 
__þz


	)

466 #ià (
__CORTEX_M
 >ð0x03Uè|| (
__CORTEX_SC
 >= 300U)

474 #ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION < 5060020)

475 
	#__LDREXB
(
±r
è((
ušt8_t
 ) 
	`__ld»x
ÕŒ))

	)

477 
	#__LDREXB
(
±r
è
	`_P¿gma
("push"è_P¿gma("dŸg_suµ»s 3731"è((
ušt8_t
 ) 
	`__ld»x
ÕŒ)è_P¿gma("pÝ")

	)

487 #ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION < 5060020)

488 
	#__LDREXH
(
±r
è((
ušt16_t
è
	`__ld»x
ÕŒ))

	)

490 
	#__LDREXH
(
±r
è
	`_P¿gma
("push"è_P¿gma("dŸg_suµ»s 3731"è((
ušt16_t
è
	`__ld»x
ÕŒ)è_P¿gma("pÝ")

	)

500 #ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION < 5060020)

501 
	#__LDREXW
(
±r
è((
ušt32_t
 ) 
	`__ld»x
ÕŒ))

	)

503 
	#__LDREXW
(
±r
è
	`_P¿gma
("push"è_P¿gma("dŸg_suµ»s 3731"è((
ušt32_t
 ) 
	`__ld»x
ÕŒ)è_P¿gma("pÝ")

	)

515 #ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION < 5060020)

516 
	#__STREXB
(
v®ue
, 
±r
è
	`__¡»x
(v®ue,…Œ)

	)

518 
	#__STREXB
(
v®ue
, 
±r
è
	`_P¿gma
("push"è_P¿gma("dŸg_suµ»s 3731"è
	`__¡»x
(v®ue,…Œè_P¿gma("pÝ")

	)

530 #ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION < 5060020)

531 
	#__STREXH
(
v®ue
, 
±r
è
	`__¡»x
(v®ue,…Œ)

	)

533 
	#__STREXH
(
v®ue
, 
±r
è
	`_P¿gma
("push"è_P¿gma("dŸg_suµ»s 3731"è
	`__¡»x
(v®ue,…Œè_P¿gma("pÝ")

	)

545 #ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION < 5060020)

546 
	#__STREXW
(
v®ue
, 
±r
è
	`__¡»x
(v®ue,…Œ)

	)

548 
	#__STREXW
(
v®ue
, 
±r
è
	`_P¿gma
("push"è_P¿gma("dŸg_suµ»s 3731"è
	`__¡»x
(v®ue,…Œè_P¿gma("pÝ")

	)

556 
	#__CLREX
 
__þ»x


	)

566 
	#__SSAT
 
__s§t


	)

576 
	#__USAT
 
__u§t


	)

586 #iâdeà
__NO_EMBEDDED_ASM


587 
__©Œibu‹__
((
£ùiÚ
(".¼x_‹xt"))è
__STATIC_INLINE
 
__ASM
 
ušt32_t
 
	$__RRX
(
ušt32_t
 
v®ue
)

589 
¼x
 
r0
,„0

590 
bx
 
Ì


591 
	}
}

601 
	#__LDRBT
(
±r
è((
ušt8_t
 ) 
	`__ld¹
ÕŒ))

	)

610 
	#__LDRHT
(
±r
è((
ušt16_t
è
	`__ld¹
ÕŒ))

	)

619 
	#__LDRT
(
±r
è((
ušt32_t
 ) 
	`__ld¹
ÕŒ))

	)

628 
	#__STRBT
(
v®ue
, 
±r
è
	`__¡¹
(v®ue,…Œ)

	)

637 
	#__STRHT
(
v®ue
, 
±r
è
	`__¡¹
(v®ue,…Œ)

	)

646 
	#__STRT
(
v®ue
, 
±r
è
	`__¡¹
(v®ue,…Œ)

	)

659 #ià(
__CORTEX_M
 >= 0x04U)

661 
	#__SADD8
 
__§dd8


	)

662 
	#__QADD8
 
__qadd8


	)

663 
	#__SHADD8
 
__shadd8


	)

664 
	#__UADD8
 
__uadd8


	)

665 
	#__UQADD8
 
__uqadd8


	)

666 
	#__UHADD8
 
__uhadd8


	)

667 
	#__SSUB8
 
__ssub8


	)

668 
	#__QSUB8
 
__qsub8


	)

669 
	#__SHSUB8
 
__shsub8


	)

670 
	#__USUB8
 
__usub8


	)

671 
	#__UQSUB8
 
__uqsub8


	)

672 
	#__UHSUB8
 
__uhsub8


	)

673 
	#__SADD16
 
__§dd16


	)

674 
	#__QADD16
 
__qadd16


	)

675 
	#__SHADD16
 
__shadd16


	)

676 
	#__UADD16
 
__uadd16


	)

677 
	#__UQADD16
 
__uqadd16


	)

678 
	#__UHADD16
 
__uhadd16


	)

679 
	#__SSUB16
 
__ssub16


	)

680 
	#__QSUB16
 
__qsub16


	)

681 
	#__SHSUB16
 
__shsub16


	)

682 
	#__USUB16
 
__usub16


	)

683 
	#__UQSUB16
 
__uqsub16


	)

684 
	#__UHSUB16
 
__uhsub16


	)

685 
	#__SASX
 
__§sx


	)

686 
	#__QASX
 
__qasx


	)

687 
	#__SHASX
 
__shasx


	)

688 
	#__UASX
 
__uasx


	)

689 
	#__UQASX
 
__uqasx


	)

690 
	#__UHASX
 
__uhasx


	)

691 
	#__SSAX
 
__s§x


	)

692 
	#__QSAX
 
__q§x


	)

693 
	#__SHSAX
 
__sh§x


	)

694 
	#__USAX
 
__u§x


	)

695 
	#__UQSAX
 
__uq§x


	)

696 
	#__UHSAX
 
__uh§x


	)

697 
	#__USAD8
 
__u§d8


	)

698 
	#__USADA8
 
__u§da8


	)

699 
	#__SSAT16
 
__s§t16


	)

700 
	#__USAT16
 
__u§t16


	)

701 
	#__UXTB16
 
__uxtb16


	)

702 
	#__UXTAB16
 
__uxb16


	)

703 
	#__SXTB16
 
__sxtb16


	)

704 
	#__SXTAB16
 
__sxb16


	)

705 
	#__SMUAD
 
__smuad


	)

706 
	#__SMUADX
 
__smuadx


	)

707 
	#__SMLAD
 
__smÏd


	)

708 
	#__SMLADX
 
__smÏdx


	)

709 
	#__SMLALD
 
__smÏld


	)

710 
	#__SMLALDX
 
__smÏldx


	)

711 
	#__SMUSD
 
__smusd


	)

712 
	#__SMUSDX
 
__smusdx


	)

713 
	#__SMLSD
 
__smlsd


	)

714 
	#__SMLSDX
 
__smlsdx


	)

715 
	#__SMLSLD
 
__sml¦d


	)

716 
	#__SMLSLDX
 
__sml¦dx


	)

717 
	#__SEL
 
__£l


	)

718 
	#__QADD
 
__qadd


	)

719 
	#__QSUB
 
__qsub


	)

721 
	#__PKHBT
(
ARG1
,
ARG2
,
ARG3
èÐ((((
ušt32_t
)(ARG1)èè& 0x0000FFFFULè| \

	)

722 ((((
	gušt32_t
)(
	gARG2
)è<< (
	gARG3
)) & 0xFFFF0000UL) )

724 
	#__PKHTB
(
ARG1
,
ARG2
,
ARG3
èÐ((((
ušt32_t
)(ARG1)èè& 0xFFFF0000ULè| \

	)

725 ((((
	gušt32_t
)(
	gARG2
)è>> (
	gARG3
)) & 0x0000FFFFUL) )

727 
	#__SMMLA
(
ARG1
,
ARG2
,
ARG3
èÐ(
št32_t
)((((
št64_t
)(ARG1è* (ARG2)è+ \

	)

728 ((
	gšt64_t
)(
	gARG3
) << 32U) ) >> 32U))

	@Drivers/CMSIS/Include/cmsis_armcc_V6.h

35 #iâdeà
__CMSIS_ARMCC_V6_H


36 
	#__CMSIS_ARMCC_V6_H


	)

50 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__’abË_œq
()

52 
__ASM
 volatile ("cpsie i" : : : "memory");

53 
	}
}

61 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__di§bË_œq
()

63 
__ASM
 volatile ("cpsid i" : : : "memory");

64 
	}
}

72 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_CONTROL
()

74 
ušt32_t
 
»suÉ
;

76 
__ASM
 vÞ©ž("MRS %0, cÚŒÞ" : "ô" (
»suÉ
) );

77 (
»suÉ
);

78 
	}
}

81 #ià (
__ARM_FEATURE_CMSE
 == 3U)

87 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__TZ_g‘_CONTROL_NS
()

89 
ušt32_t
 
»suÉ
;

91 
__ASM
 vÞ©ž("MRS %0, cÚŒÞ_ns" : "ô" (
»suÉ
) );

92 (
»suÉ
);

93 
	}
}

102 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__£t_CONTROL
(
ušt32_t
 
cÚŒÞ
)

104 
__ASM
 vÞ©ž("MSR cÚŒÞ, %0" : : "r" (
cÚŒÞ
) : "memory");

105 
	}
}

108 #ià (
__ARM_FEATURE_CMSE
 == 3U)

114 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__TZ_£t_CONTROL_NS
(
ušt32_t
 
cÚŒÞ
)

116 
__ASM
 vÞ©ž("MSR cÚŒÞ_ns, %0" : : "r" (
cÚŒÞ
) : "memory");

117 
	}
}

126 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_IPSR
()

128 
ušt32_t
 
»suÉ
;

130 
__ASM
 vÞ©ž("MRS %0, ip¤" : "ô" (
»suÉ
) );

131 (
»suÉ
);

132 
	}
}

135 #ià (
__ARM_FEATURE_CMSE
 == 3U)

141 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__TZ_g‘_IPSR_NS
()

143 
ušt32_t
 
»suÉ
;

145 
__ASM
 vÞ©ž("MRS %0, ip¤_ns" : "ô" (
»suÉ
) );

146 (
»suÉ
);

147 
	}
}

156 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_APSR
()

158 
ušt32_t
 
»suÉ
;

160 
__ASM
 vÞ©ž("MRS %0,‡p¤" : "ô" (
»suÉ
) );

161 (
»suÉ
);

162 
	}
}

165 #ià (
__ARM_FEATURE_CMSE
 == 3U)

171 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__TZ_g‘_APSR_NS
()

173 
ušt32_t
 
»suÉ
;

175 
__ASM
 vÞ©ž("MRS %0,‡p¤_ns" : "ô" (
»suÉ
) );

176 (
»suÉ
);

177 
	}
}

186 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_xPSR
()

188 
ušt32_t
 
»suÉ
;

190 
__ASM
 vÞ©ž("MRS %0, xp¤" : "ô" (
»suÉ
) );

191 (
»suÉ
);

192 
	}
}

195 #ià (
__ARM_FEATURE_CMSE
 == 3U)

201 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__TZ_g‘_xPSR_NS
()

203 
ušt32_t
 
»suÉ
;

205 
__ASM
 vÞ©ž("MRS %0, xp¤_ns" : "ô" (
»suÉ
) );

206 (
»suÉ
);

207 
	}
}

216 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_PSP
()

218 
ušt32_t
 
»suÉ
;

220 
__ASM
 vÞ©ž("MRS %0,…¥" : "ô" (
»suÉ
) );

221 (
»suÉ
);

222 
	}
}

225 #ià (
__ARM_FEATURE_CMSE
 == 3U)

231 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__TZ_g‘_PSP_NS
()

233 
ušt32_t
 
»suÉ
;

235 
__ASM
 vÞ©ž("MRS %0,…¥_ns" : "ô" (
»suÉ
) );

236 (
»suÉ
);

237 
	}
}

246 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__£t_PSP
(
ušt32_t
 
tÝOfProcSck
)

248 
__ASM
 vÞ©ž("MSR…¥, %0" : : "r" (
tÝOfProcSck
) : "sp");

249 
	}
}

252 #ià (
__ARM_FEATURE_CMSE
 == 3U)

258 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__TZ_£t_PSP_NS
(
ušt32_t
 
tÝOfProcSck
)

260 
__ASM
 vÞ©ž("MSR…¥_ns, %0" : : "r" (
tÝOfProcSck
) : "sp");

261 
	}
}

270 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_MSP
()

272 
ušt32_t
 
»suÉ
;

274 
__ASM
 vÞ©ž("MRS %0, m¥" : "ô" (
»suÉ
) );

275 (
»suÉ
);

276 
	}
}

279 #ià (
__ARM_FEATURE_CMSE
 == 3U)

285 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__TZ_g‘_MSP_NS
()

287 
ušt32_t
 
»suÉ
;

289 
__ASM
 vÞ©ž("MRS %0, m¥_ns" : "ô" (
»suÉ
) );

290 (
»suÉ
);

291 
	}
}

300 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__£t_MSP
(
ušt32_t
 
tÝOfMašSck
)

302 
__ASM
 vÞ©ž("MSR m¥, %0" : : "r" (
tÝOfMašSck
) : "sp");

303 
	}
}

306 #ià (
__ARM_FEATURE_CMSE
 == 3U)

312 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__TZ_£t_MSP_NS
(
ušt32_t
 
tÝOfMašSck
)

314 
__ASM
 vÞ©ž("MSR m¥_ns, %0" : : "r" (
tÝOfMašSck
) : "sp");

315 
	}
}

324 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_PRIMASK
()

326 
ušt32_t
 
»suÉ
;

328 
__ASM
 vÞ©ž("MRS %0,…rimask" : "ô" (
»suÉ
) );

329 (
»suÉ
);

330 
	}
}

333 #ià (
__ARM_FEATURE_CMSE
 == 3U)

339 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__TZ_g‘_PRIMASK_NS
()

341 
ušt32_t
 
»suÉ
;

343 
__ASM
 vÞ©ž("MRS %0,…rimask_ns" : "ô" (
»suÉ
) );

344 (
»suÉ
);

345 
	}
}

354 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__£t_PRIMASK
(
ušt32_t
 
´iMask
)

356 
__ASM
 vÞ©ž("MSR…rimask, %0" : : "r" (
´iMask
) : "memory");

357 
	}
}

360 #ià (
__ARM_FEATURE_CMSE
 == 3U)

366 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__TZ_£t_PRIMASK_NS
(
ušt32_t
 
´iMask
)

368 
__ASM
 vÞ©ž("MSR…rimask_ns, %0" : : "r" (
´iMask
) : "memory");

369 
	}
}

373 #ià((
__ARM_ARCH_7M__
 =ð1Uè|| (
__ARM_ARCH_7EM__
 =ð1Uè|| (
__ARM_ARCH_8M__
 == 1U))

380 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__’abË_çuÉ_œq
()

382 
__ASM
 volatile ("cpsie f" : : : "memory");

383 
	}
}

391 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__di§bË_çuÉ_œq
()

393 
__ASM
 volatile ("cpsid f" : : : "memory");

394 
	}
}

402 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_BASEPRI
()

404 
ušt32_t
 
»suÉ
;

406 
__ASM
 vÞ©ž("MRS %0, ba£´i" : "ô" (
»suÉ
) );

407 (
»suÉ
);

408 
	}
}

411 #ià (
__ARM_FEATURE_CMSE
 == 3U)

417 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__TZ_g‘_BASEPRI_NS
()

419 
ušt32_t
 
»suÉ
;

421 
__ASM
 vÞ©ž("MRS %0, ba£´i_ns" : "ô" (
»suÉ
) );

422 (
»suÉ
);

423 
	}
}

432 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__£t_BASEPRI
(
ušt32_t
 
v®ue
)

434 
__ASM
 vÞ©ž("MSR ba£´i, %0" : : "r" (
v®ue
) : "memory");

435 
	}
}

438 #ià (
__ARM_FEATURE_CMSE
 == 3U)

444 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__TZ_£t_BASEPRI_NS
(
ušt32_t
 
v®ue
)

446 
__ASM
 vÞ©ž("MSR ba£´i_ns, %0" : : "r" (
v®ue
) : "memory");

447 
	}
}

457 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__£t_BASEPRI_MAX
(
ušt32_t
 
v®ue
)

459 
__ASM
 vÞ©ž("MSR ba£´i_max, %0" : : "r" (
v®ue
) : "memory");

460 
	}
}

463 #ià (
__ARM_FEATURE_CMSE
 == 3U)

470 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__TZ_£t_BASEPRI_MAX_NS
(
ušt32_t
 
v®ue
)

472 
__ASM
 vÞ©ž("MSR ba£´i_max_ns, %0" : : "r" (
v®ue
) : "memory");

473 
	}
}

482 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_FAULTMASK
()

484 
ušt32_t
 
»suÉ
;

486 
__ASM
 vÞ©ž("MRS %0, fauÉmask" : "ô" (
»suÉ
) );

487 (
»suÉ
);

488 
	}
}

491 #ià (
__ARM_FEATURE_CMSE
 == 3U)

497 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__TZ_g‘_FAULTMASK_NS
()

499 
ušt32_t
 
»suÉ
;

501 
__ASM
 vÞ©ž("MRS %0, fauÉmask_ns" : "ô" (
»suÉ
) );

502 (
»suÉ
);

503 
	}
}

512 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__£t_FAULTMASK
(
ušt32_t
 
çuÉMask
)

514 
__ASM
 vÞ©ž("MSR fauÉmask, %0" : : "r" (
çuÉMask
) : "memory");

515 
	}
}

518 #ià (
__ARM_FEATURE_CMSE
 == 3U)

524 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__TZ_£t_FAULTMASK_NS
(
ušt32_t
 
çuÉMask
)

526 
__ASM
 vÞ©ž("MSR fauÉmask_ns, %0" : : "r" (
çuÉMask
) : "memory");

527 
	}
}

534 #ià(
__ARM_ARCH_8M__
 == 1U)

541 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_PSPLIM
()

543 
ušt32_t
 
»suÉ
;

545 
__ASM
 vÞ©ž("MRS %0,…¥lim" : "ô" (
»suÉ
) );

546 (
»suÉ
);

547 
	}
}

550 #ià (
__ARM_FEATURE_CMSE
 =ð3Uè&& (
__ARM_ARCH_PROFILE
 == 'M')

556 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__TZ_g‘_PSPLIM_NS
()

558 
ušt32_t
 
»suÉ
;

560 
__ASM
 vÞ©ž("MRS %0,…¥lim_ns" : "ô" (
»suÉ
) );

561 (
»suÉ
);

562 
	}
}

571 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__£t_PSPLIM
(
ušt32_t
 
ProcSckPŒLim™
)

573 
__ASM
 vÞ©ž("MSR…¥lim, %0" : : "r" (
ProcSckPŒLim™
));

574 
	}
}

577 #ià (
__ARM_FEATURE_CMSE
 =ð3Uè&& (
__ARM_ARCH_PROFILE
 == 'M')

583 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__TZ_£t_PSPLIM_NS
(
ušt32_t
 
ProcSckPŒLim™
)

585 
__ASM
 vÞ©ž("MSR…¥lim_ns, %0\n" : : "r" (
ProcSckPŒLim™
));

586 
	}
}

595 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_MSPLIM
()

597 
ušt32_t
 
»suÉ
;

599 
__ASM
 vÞ©ž("MRS %0, m¥lim" : "ô" (
»suÉ
) );

601 (
»suÉ
);

602 
	}
}

605 #ià (
__ARM_FEATURE_CMSE
 =ð3Uè&& (
__ARM_ARCH_PROFILE
 == 'M')

611 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__TZ_g‘_MSPLIM_NS
()

613 
ušt32_t
 
»suÉ
;

615 
__ASM
 vÞ©ž("MRS %0, m¥lim_ns" : "ô" (
»suÉ
) );

616 (
»suÉ
);

617 
	}
}

626 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__£t_MSPLIM
(
ušt32_t
 
MašSckPŒLim™
)

628 
__ASM
 vÞ©ž("MSR m¥lim, %0" : : "r" (
MašSckPŒLim™
));

629 
	}
}

632 #ià (
__ARM_FEATURE_CMSE
 =ð3Uè&& (
__ARM_ARCH_PROFILE
 == 'M')

638 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__TZ_£t_MSPLIM_NS
(
ušt32_t
 
MašSckPŒLim™
)

640 
__ASM
 vÞ©ž("MSR m¥lim_ns, %0" : : "r" (
MašSckPŒLim™
));

641 
	}
}

647 #ià((
__ARM_ARCH_7EM__
 =ð1Uè|| (
__ARM_ARCH_8M__
 == 1U))

654 
	#__g‘_FPSCR
 
__bužtš_¬m_g‘_åsü


	)

656 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_FPSCR
()

658 #ià(
__FPU_PRESENT
 =ð1Uè&& (
__FPU_USED
 == 1U)

659 
ušt32_t
 
»suÉ
;

661 
__ASM
 volatile ("");

662 
__ASM
 vÞ©ž("VMRS %0, fpsü" : "ô" (
»suÉ
) );

663 
__ASM
 volatile ("");

664 (
»suÉ
);

668 
	}
}

671 #ià (
__ARM_FEATURE_CMSE
 == 3U)

677 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__TZ_g‘_FPSCR_NS
()

679 #ià(
__FPU_PRESENT
 =ð1Uè&& (
__FPU_USED
 == 1U)

680 
ušt32_t
 
»suÉ
;

682 
__ASM
 volatile ("");

683 
__ASM
 vÞ©ž("VMRS %0, fpsü_ns" : "ô" (
»suÉ
) );

684 
__ASM
 volatile ("");

685 (
»suÉ
);

689 
	}
}

698 
	#__£t_FPSCR
 
__bužtš_¬m_£t_åsü


	)

700 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__£t_FPSCR
(
ušt32_t
 
åsü
)

702 #ià(
__FPU_PRESENT
 =ð1Uè&& (
__FPU_USED
 == 1U)

703 
__ASM
 volatile ("");

704 
__ASM
 vÞ©ž("VMSR fpsü, %0" : : "r" (
åsü
) : "vfpcc");

705 
__ASM
 volatile ("");

707 
	}
}

710 #ià (
__ARM_FEATURE_CMSE
 == 3U)

716 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__TZ_£t_FPSCR_NS
(
ušt32_t
 
åsü
)

718 #ià(
__FPU_PRESENT
 =ð1Uè&& (
__FPU_USED
 == 1U)

719 
__ASM
 volatile ("");

720 
__ASM
 vÞ©ž("VMSR fpsü_ns, %0" : : "r" (
åsü
) : "vfpcc");

721 
__ASM
 volatile ("");

723 
	}
}

742 #ià
defšed
 (
__thumb__
è&& !defšed (
__thumb2__
)

743 
	#__CMSIS_GCC_OUT_REG
(
r
è"ö" (r)

	)

744 
	#__CMSIS_GCC_USE_REG
(
r
è"l" (r)

	)

746 
	#__CMSIS_GCC_OUT_REG
(
r
è"ô" (r)

	)

747 
	#__CMSIS_GCC_USE_REG
(
r
è"r" (r)

	)

754 
	#__NOP
 
__bužtš_¬m_nÝ


	)

760 
	#__WFI
 
__bužtš_¬m_wfi


	)

768 
	#__WFE
 
__bužtš_¬m_wã


	)

775 
	#__SEV
 
__bužtš_¬m_£v


	)

784 
	#__ISB
(è
	`__bužtš_¬m_isb
(0xF);

	)

791 
	#__DSB
(è
	`__bužtš_¬m_dsb
(0xF);

	)

799 
	#__DMB
(è
	`__bužtš_¬m_dmb
(0xF);

	)

808 
	#__REV
 
__bužtš_bsw­32


	)

817 
	#__REV16
 
__bužtš_bsw­16


	)

819 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__REV16
(
ušt32_t
 
v®ue
)

821 
ušt32_t
 
»suÉ
;

823 
__ASM
 vÞ©ž("»v16 %0, %1" : 
	`__CMSIS_GCC_OUT_REG
 (
»suÉ
è: 
	`__CMSIS_GCC_USE_REG
 (
v®ue
) );

824 (
»suÉ
);

825 
	}
}

836 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
št32_t
 
	$__REVSH
(
št32_t
 
v®ue
)

838 
št32_t
 
»suÉ
;

840 
__ASM
 vÞ©ž("»vsh %0, %1" : 
	`__CMSIS_GCC_OUT_REG
 (
»suÉ
è: 
	`__CMSIS_GCC_USE_REG
 (
v®ue
) );

841 (
»suÉ
);

842 
	}
}

852 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__ROR
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

854  (
Ý1
 >> 
Ý2
) | (op1 << (32U - op2));

855 
	}
}

865 
	#__BKPT
(
v®ue
è
__ASM
 vÞ©ž("bk± "#v®ue)

	)

875 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__RBIT
(
ušt32_t
 
v®ue
)

877 
ušt32_t
 
»suÉ
;

879 #ià((
__ARM_ARCH_7M__
 =ð1Uè|| (
__ARM_ARCH_7EM__
 =ð1Uè|| (
__ARM_ARCH_8M__
 == 1U))

880 
__ASM
 vÞ©ž("rb™ %0, %1" : "ô" (
»suÉ
è: "r" (
v®ue
) );

882 
št32_t
 
s
 = 4 * 8 - 1;

884 
»suÉ
 = 
v®ue
;

885 
v®ue
 >>= 1U; value; value >>= 1U)

887 
»suÉ
 <<= 1U;

888 
»suÉ
 |ð
v®ue
 & 1U;

889 
s
--;

891 
»suÉ
 <<ð
s
;

893 (
»suÉ
);

894 
	}
}

903 
	#__CLZ
 
__bužtš_þz


	)

906 #ià((
__ARM_ARCH_7M__
 =ð1Uè|| (
__ARM_ARCH_7EM__
 =ð1Uè|| (
__ARM_ARCH_8M__
 == 1U))

914 
	#__LDREXB
 (
ušt8_t
)
__bužtš_¬m_ld»x


	)

923 
	#__LDREXH
 (
ušt16_t
)
__bužtš_¬m_ld»x


	)

932 
	#__LDREXW
 (
ušt32_t
)
__bužtš_¬m_ld»x


	)

943 
	#__STREXB
 (
ušt32_t
)
__bužtš_¬m_¡»x


	)

954 
	#__STREXH
 (
ušt32_t
)
__bužtš_¬m_¡»x


	)

965 
	#__STREXW
 (
ušt32_t
)
__bužtš_¬m_¡»x


	)

972 
	#__CLREX
 
__bužtš_¬m_þ»x


	)

983 
	#__SSAT
(
ARG1
,
ARG2
è\

	)

985 
št32_t
 
	g__RES
, 
	g__ARG1
 = (
ARG1
); \

986 
__ASM
 ("s§ˆ%0, %1, %2" : "ô" (
__RES
è: "I" (
ARG2
), "r" (
__ARG1
) ); \

987 
	g__RES
; \

998 
	#__USAT
 
__bužtš_¬m_u§t


	)

1000 
	#__USAT
(
ARG1
,
ARG2
è\

	)

1002 
ušt32_t
 
	g__RES
, 
	g__ARG1
 = (
ARG1
); \

1003 
__ASM
 ("u§ˆ%0, %1, %2" : "ô" (
__RES
è: "I" (
ARG2
), "r" (
__ARG1
) ); \

1004 
	g__RES
; \

1016 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__RRX
(
ušt32_t
 
v®ue
)

1018 
ušt32_t
 
»suÉ
;

1020 
__ASM
 vÞ©ž("¼x %0, %1" : 
	`__CMSIS_GCC_OUT_REG
 (
»suÉ
è: 
	`__CMSIS_GCC_USE_REG
 (
v®ue
) );

1021 (
»suÉ
);

1022 
	}
}

1031 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt8_t
 
	$__LDRBT
(vÞ©ž
ušt8_t
 *
±r
)

1033 
ušt32_t
 
»suÉ
;

1035 
__ASM
 vÞ©ž("ldrbˆ%0, %1" : "ô" (
»suÉ
è: "Q" (*
±r
) );

1036  ((
ušt8_t
è
»suÉ
);

1037 
	}
}

1046 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt16_t
 
	$__LDRHT
(vÞ©ž
ušt16_t
 *
±r
)

1048 
ušt32_t
 
»suÉ
;

1050 
__ASM
 vÞ©ž("ldrhˆ%0, %1" : "ô" (
»suÉ
è: "Q" (*
±r
) );

1051  ((
ušt16_t
è
»suÉ
);

1052 
	}
}

1061 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__LDRT
(vÞ©ž
ušt32_t
 *
±r
)

1063 
ušt32_t
 
»suÉ
;

1065 
__ASM
 vÞ©ž("ld¹ %0, %1" : "ô" (
»suÉ
è: "Q" (*
±r
) );

1066 (
»suÉ
);

1067 
	}
}

1076 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__STRBT
(
ušt8_t
 
v®ue
, vÞ©žušt8_ˆ*
±r
)

1078 
__ASM
 vÞ©ž("¡rbˆ%1, %0" : "=Q" (*
±r
è: "r" ((
ušt32_t
)
v®ue
) );

1079 
	}
}

1088 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__STRHT
(
ušt16_t
 
v®ue
, vÞ©žušt16_ˆ*
±r
)

1090 
__ASM
 vÞ©ž("¡rhˆ%1, %0" : "=Q" (*
±r
è: "r" ((
ušt32_t
)
v®ue
) );

1091 
	}
}

1100 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__STRT
(
ušt32_t
 
v®ue
, vÞ©žušt32_ˆ*
±r
)

1102 
__ASM
 vÞ©ž("¡¹ %1, %0" : "=Q" (*
±r
è: "r" (
v®ue
) );

1103 
	}
}

1108 #ià(
__ARM_ARCH_8M__
 == 1U)

1116 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt8_t
 
	$__LDAB
(vÞ©ž
ušt8_t
 *
±r
)

1118 
ušt32_t
 
»suÉ
;

1120 
__ASM
 vÞ©ž("ldab %0, %1" : "ô" (
»suÉ
è: "Q" (*
±r
) );

1121  ((
ušt8_t
è
»suÉ
);

1122 
	}
}

1131 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt16_t
 
	$__LDAH
(vÞ©ž
ušt16_t
 *
±r
)

1133 
ušt32_t
 
»suÉ
;

1135 
__ASM
 vÞ©ž("ldah %0, %1" : "ô" (
»suÉ
è: "Q" (*
±r
) );

1136  ((
ušt16_t
è
»suÉ
);

1137 
	}
}

1146 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__LDA
(vÞ©ž
ušt32_t
 *
±r
)

1148 
ušt32_t
 
»suÉ
;

1150 
__ASM
 vÞ©ž("ld¨%0, %1" : "ô" (
»suÉ
è: "Q" (*
±r
) );

1151 (
»suÉ
);

1152 
	}
}

1161 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__STLB
(
ušt8_t
 
v®ue
, vÞ©žušt8_ˆ*
±r
)

1163 
__ASM
 vÞ©ž("¡lb %1, %0" : "=Q" (*
±r
è: "r" ((
ušt32_t
)
v®ue
) );

1164 
	}
}

1173 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__STLH
(
ušt16_t
 
v®ue
, vÞ©žušt16_ˆ*
±r
)

1175 
__ASM
 vÞ©ž("¡lh %1, %0" : "=Q" (*
±r
è: "r" ((
ušt32_t
)
v®ue
) );

1176 
	}
}

1185 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__STL
(
ušt32_t
 
v®ue
, vÞ©žušt32_ˆ*
±r
)

1187 
__ASM
 vÞ©ž("¡È%1, %0" : "=Q" (*
±r
è: "r" ((
ušt32_t
)
v®ue
) );

1188 
	}
}

1197 
	#__LDAEXB
 (
ušt8_t
)
__bužtš_¬m_ld«x


	)

1206 
	#__LDAEXH
 (
ušt16_t
)
__bužtš_¬m_ld«x


	)

1215 
	#__LDAEX
 (
ušt32_t
)
__bužtš_¬m_ld«x


	)

1226 
	#__STLEXB
 (
ušt32_t
)
__bužtš_¬m_¡Ëx


	)

1237 
	#__STLEXH
 (
ušt32_t
)
__bužtš_¬m_¡Ëx


	)

1248 
	#__STLEX
 (
ušt32_t
)
__bužtš_¬m_¡Ëx


	)

1261 #ià(
__ARM_FEATURE_DSP
 == 1U)

1263 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1265 
ušt32_t
 
»suÉ
;

1267 
__ASM
 vÞ©ž("§dd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1268 (
»suÉ
);

1269 
	}
}

1271 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__QADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1273 
ušt32_t
 
»suÉ
;

1275 
__ASM
 vÞ©ž("qadd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1276 (
»suÉ
);

1277 
	}
}

1279 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SHADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1281 
ušt32_t
 
»suÉ
;

1283 
__ASM
 vÞ©ž("shadd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1284 (
»suÉ
);

1285 
	}
}

1287 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__UADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1289 
ušt32_t
 
»suÉ
;

1291 
__ASM
 vÞ©ž("uadd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1292 (
»suÉ
);

1293 
	}
}

1295 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__UQADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1297 
ušt32_t
 
»suÉ
;

1299 
__ASM
 vÞ©ž("uqadd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1300 (
»suÉ
);

1301 
	}
}

1303 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__UHADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1305 
ušt32_t
 
»suÉ
;

1307 
__ASM
 vÞ©ž("uhadd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1308 (
»suÉ
);

1309 
	}
}

1312 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SSUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1314 
ušt32_t
 
»suÉ
;

1316 
__ASM
 vÞ©ž("ssub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1317 (
»suÉ
);

1318 
	}
}

1320 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__QSUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1322 
ušt32_t
 
»suÉ
;

1324 
__ASM
 vÞ©ž("qsub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1325 (
»suÉ
);

1326 
	}
}

1328 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SHSUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1330 
ušt32_t
 
»suÉ
;

1332 
__ASM
 vÞ©ž("shsub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1333 (
»suÉ
);

1334 
	}
}

1336 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__USUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1338 
ušt32_t
 
»suÉ
;

1340 
__ASM
 vÞ©ž("usub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1341 (
»suÉ
);

1342 
	}
}

1344 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__UQSUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1346 
ušt32_t
 
»suÉ
;

1348 
__ASM
 vÞ©ž("uqsub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1349 (
»suÉ
);

1350 
	}
}

1352 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__UHSUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1354 
ušt32_t
 
»suÉ
;

1356 
__ASM
 vÞ©ž("uhsub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1357 (
»suÉ
);

1358 
	}
}

1361 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1363 
ušt32_t
 
»suÉ
;

1365 
__ASM
 vÞ©ž("§dd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1366 (
»suÉ
);

1367 
	}
}

1369 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__QADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1371 
ušt32_t
 
»suÉ
;

1373 
__ASM
 vÞ©ž("qadd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1374 (
»suÉ
);

1375 
	}
}

1377 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SHADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1379 
ušt32_t
 
»suÉ
;

1381 
__ASM
 vÞ©ž("shadd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1382 (
»suÉ
);

1383 
	}
}

1385 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__UADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1387 
ušt32_t
 
»suÉ
;

1389 
__ASM
 vÞ©ž("uadd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1390 (
»suÉ
);

1391 
	}
}

1393 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__UQADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1395 
ušt32_t
 
»suÉ
;

1397 
__ASM
 vÞ©ž("uqadd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1398 (
»suÉ
);

1399 
	}
}

1401 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__UHADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1403 
ušt32_t
 
»suÉ
;

1405 
__ASM
 vÞ©ž("uhadd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1406 (
»suÉ
);

1407 
	}
}

1409 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SSUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1411 
ušt32_t
 
»suÉ
;

1413 
__ASM
 vÞ©ž("ssub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1414 (
»suÉ
);

1415 
	}
}

1417 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__QSUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1419 
ušt32_t
 
»suÉ
;

1421 
__ASM
 vÞ©ž("qsub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1422 (
»suÉ
);

1423 
	}
}

1425 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SHSUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1427 
ušt32_t
 
»suÉ
;

1429 
__ASM
 vÞ©ž("shsub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1430 (
»suÉ
);

1431 
	}
}

1433 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__USUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1435 
ušt32_t
 
»suÉ
;

1437 
__ASM
 vÞ©ž("usub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1438 (
»suÉ
);

1439 
	}
}

1441 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__UQSUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1443 
ušt32_t
 
»suÉ
;

1445 
__ASM
 vÞ©ž("uqsub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1446 (
»suÉ
);

1447 
	}
}

1449 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__UHSUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1451 
ušt32_t
 
»suÉ
;

1453 
__ASM
 vÞ©ž("uhsub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1454 (
»suÉ
);

1455 
	}
}

1457 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1459 
ušt32_t
 
»suÉ
;

1461 
__ASM
 vÞ©ž("§sx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1462 (
»suÉ
);

1463 
	}
}

1465 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__QASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1467 
ušt32_t
 
»suÉ
;

1469 
__ASM
 vÞ©ž("qasx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1470 (
»suÉ
);

1471 
	}
}

1473 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SHASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1475 
ušt32_t
 
»suÉ
;

1477 
__ASM
 vÞ©ž("shasx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1478 (
»suÉ
);

1479 
	}
}

1481 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__UASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1483 
ušt32_t
 
»suÉ
;

1485 
__ASM
 vÞ©ž("uasx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1486 (
»suÉ
);

1487 
	}
}

1489 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__UQASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1491 
ušt32_t
 
»suÉ
;

1493 
__ASM
 vÞ©ž("uqasx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1494 (
»suÉ
);

1495 
	}
}

1497 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__UHASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1499 
ušt32_t
 
»suÉ
;

1501 
__ASM
 vÞ©ž("uhasx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1502 (
»suÉ
);

1503 
	}
}

1505 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SSAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1507 
ušt32_t
 
»suÉ
;

1509 
__ASM
 vÞ©ž("s§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1510 (
»suÉ
);

1511 
	}
}

1513 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__QSAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1515 
ušt32_t
 
»suÉ
;

1517 
__ASM
 vÞ©ž("q§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1518 (
»suÉ
);

1519 
	}
}

1521 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SHSAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1523 
ušt32_t
 
»suÉ
;

1525 
__ASM
 vÞ©ž("sh§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1526 (
»suÉ
);

1527 
	}
}

1529 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__USAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1531 
ušt32_t
 
»suÉ
;

1533 
__ASM
 vÞ©ž("u§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1534 (
»suÉ
);

1535 
	}
}

1537 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__UQSAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1539 
ušt32_t
 
»suÉ
;

1541 
__ASM
 vÞ©ž("uq§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1542 (
»suÉ
);

1543 
	}
}

1545 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__UHSAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1547 
ušt32_t
 
»suÉ
;

1549 
__ASM
 vÞ©ž("uh§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1550 (
»suÉ
);

1551 
	}
}

1553 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__USAD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1555 
ušt32_t
 
»suÉ
;

1557 
__ASM
 vÞ©ž("u§d8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1558 (
»suÉ
);

1559 
	}
}

1561 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__USADA8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, ušt32_ˆ
Ý3
)

1563 
ušt32_t
 
»suÉ
;

1565 
__ASM
 vÞ©ž("u§da8 %0, %1, %2, %3" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

1566 (
»suÉ
);

1567 
	}
}

1569 
	#__SSAT16
(
ARG1
,
ARG2
è\

	)

1571 
ušt32_t
 
	g__RES
, 
	g__ARG1
 = (
ARG1
); \

1572 
__ASM
 ("s§t16 %0, %1, %2" : "ô" (
__RES
è: "I" (
ARG2
), "r" (
__ARG1
) ); \

1573 
	g__RES
; \

1576 
	#__USAT16
(
ARG1
,
ARG2
è\

	)

1578 
ušt32_t
 
	g__RES
, 
	g__ARG1
 = (
ARG1
); \

1579 
__ASM
 ("u§t16 %0, %1, %2" : "ô" (
__RES
è: "I" (
ARG2
), "r" (
__ARG1
) ); \

1580 
	g__RES
; \

1583 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__UXTB16
(
ušt32_t
 
Ý1
)

1585 
ušt32_t
 
»suÉ
;

1587 
__ASM
 vÞ©ž("uxtb16 %0, %1" : "ô" (
»suÉ
è: "r" (
Ý1
));

1588 (
»suÉ
);

1589 
	}
}

1591 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__UXTAB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1593 
ušt32_t
 
»suÉ
;

1595 
__ASM
 vÞ©ž("uxb16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1596 (
»suÉ
);

1597 
	}
}

1599 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SXTB16
(
ušt32_t
 
Ý1
)

1601 
ušt32_t
 
»suÉ
;

1603 
__ASM
 vÞ©ž("sxtb16 %0, %1" : "ô" (
»suÉ
è: "r" (
Ý1
));

1604 (
»suÉ
);

1605 
	}
}

1607 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SXTAB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1609 
ušt32_t
 
»suÉ
;

1611 
__ASM
 vÞ©ž("sxb16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1612 (
»suÉ
);

1613 
	}
}

1615 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SMUAD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1617 
ušt32_t
 
»suÉ
;

1619 
__ASM
 vÞ©ž("smuad %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1620 (
»suÉ
);

1621 
	}
}

1623 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SMUADX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1625 
ušt32_t
 
»suÉ
;

1627 
__ASM
 vÞ©ž("smuadx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1628 (
»suÉ
);

1629 
	}
}

1631 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SMLAD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, ušt32_ˆ
Ý3
)

1633 
ušt32_t
 
»suÉ
;

1635 
__ASM
 vÞ©ž("smÏd %0, %1, %2, %3" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

1636 (
»suÉ
);

1637 
	}
}

1639 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SMLADX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, ušt32_ˆ
Ý3
)

1641 
ušt32_t
 
»suÉ
;

1643 
__ASM
 vÞ©ž("smÏdx %0, %1, %2, %3" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

1644 (
»suÉ
);

1645 
	}
}

1647 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt64_t
 
	$__SMLALD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, 
ušt64_t
 
acc
)

1649 
	uÎ»g_u
{

1650 
ušt32_t
 
w32
[2];

1651 
ušt64_t
 
w64
;

1652 } 
Îr
;

1653 
Îr
.
w64
 = 
acc
;

1655 #iâdeà
__ARMEB__


1656 
__ASM
 vÞ©ž("smÏld %0, %1, %2, %3" : "ô" (
Îr
.
w32
[0]), "ô" (Îr.w32[1]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[0]), "1" (llr.w32[1]) );

1658 
__ASM
 vÞ©ž("smÏld %0, %1, %2, %3" : "ô" (
Îr
.
w32
[1]), "ô" (Îr.w32[0]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[1]), "1" (llr.w32[0]) );

1661 (
Îr
.
w64
);

1662 
	}
}

1664 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt64_t
 
	$__SMLALDX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, 
ušt64_t
 
acc
)

1666 
	uÎ»g_u
{

1667 
ušt32_t
 
w32
[2];

1668 
ušt64_t
 
w64
;

1669 } 
Îr
;

1670 
Îr
.
w64
 = 
acc
;

1672 #iâdeà
__ARMEB__


1673 
__ASM
 vÞ©ž("smÏldx %0, %1, %2, %3" : "ô" (
Îr
.
w32
[0]), "ô" (Îr.w32[1]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[0]), "1" (llr.w32[1]) );

1675 
__ASM
 vÞ©ž("smÏldx %0, %1, %2, %3" : "ô" (
Îr
.
w32
[1]), "ô" (Îr.w32[0]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[1]), "1" (llr.w32[0]) );

1678 (
Îr
.
w64
);

1679 
	}
}

1681 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SMUSD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1683 
ušt32_t
 
»suÉ
;

1685 
__ASM
 vÞ©ž("smusd %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1686 (
»suÉ
);

1687 
	}
}

1689 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SMUSDX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1691 
ušt32_t
 
»suÉ
;

1693 
__ASM
 vÞ©ž("smusdx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1694 (
»suÉ
);

1695 
	}
}

1697 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SMLSD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, ušt32_ˆ
Ý3
)

1699 
ušt32_t
 
»suÉ
;

1701 
__ASM
 vÞ©ž("smlsd %0, %1, %2, %3" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

1702 (
»suÉ
);

1703 
	}
}

1705 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SMLSDX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, ušt32_ˆ
Ý3
)

1707 
ušt32_t
 
»suÉ
;

1709 
__ASM
 vÞ©ž("smlsdx %0, %1, %2, %3" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

1710 (
»suÉ
);

1711 
	}
}

1713 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt64_t
 
	$__SMLSLD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, 
ušt64_t
 
acc
)

1715 
	uÎ»g_u
{

1716 
ušt32_t
 
w32
[2];

1717 
ušt64_t
 
w64
;

1718 } 
Îr
;

1719 
Îr
.
w64
 = 
acc
;

1721 #iâdeà
__ARMEB__


1722 
__ASM
 vÞ©ž("sml¦d %0, %1, %2, %3" : "ô" (
Îr
.
w32
[0]), "ô" (Îr.w32[1]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[0]), "1" (llr.w32[1]) );

1724 
__ASM
 vÞ©ž("sml¦d %0, %1, %2, %3" : "ô" (
Îr
.
w32
[1]), "ô" (Îr.w32[0]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[1]), "1" (llr.w32[0]) );

1727 (
Îr
.
w64
);

1728 
	}
}

1730 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt64_t
 
	$__SMLSLDX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, 
ušt64_t
 
acc
)

1732 
	uÎ»g_u
{

1733 
ušt32_t
 
w32
[2];

1734 
ušt64_t
 
w64
;

1735 } 
Îr
;

1736 
Îr
.
w64
 = 
acc
;

1738 #iâdeà
__ARMEB__


1739 
__ASM
 vÞ©ž("sml¦dx %0, %1, %2, %3" : "ô" (
Îr
.
w32
[0]), "ô" (Îr.w32[1]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[0]), "1" (llr.w32[1]) );

1741 
__ASM
 vÞ©ž("sml¦dx %0, %1, %2, %3" : "ô" (
Îr
.
w32
[1]), "ô" (Îr.w32[0]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[1]), "1" (llr.w32[0]) );

1744 (
Îr
.
w64
);

1745 
	}
}

1747 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SEL
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1749 
ušt32_t
 
»suÉ
;

1751 
__ASM
 vÞ©ž("£È%0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1752 (
»suÉ
);

1753 
	}
}

1755 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
št32_t
 
	$__QADD
Ð
št32_t
 
Ý1
, iÁ32_ˆ
Ý2
)

1757 
št32_t
 
»suÉ
;

1759 
__ASM
 vÞ©ž("qadd %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1760 (
»suÉ
);

1761 
	}
}

1763 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
št32_t
 
	$__QSUB
Ð
št32_t
 
Ý1
, iÁ32_ˆ
Ý2
)

1765 
št32_t
 
»suÉ
;

1767 
__ASM
 vÞ©ž("qsub %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1768 (
»suÉ
);

1769 
	}
}

1771 
	#__PKHBT
(
ARG1
,
ARG2
,
ARG3
è\

	)

1773 
ušt32_t
 
	g__RES
, 
	g__ARG1
 = (
ARG1
), 
	g__ARG2
 = (
ARG2
); \

1774 
__ASM
 ("pkhbˆ%0, %1, %2,†¦ %3" : "ô" (
__RES
è: "r" (
__ARG1
), "r" (
__ARG2
), "I" (
ARG3
) ); \

1775 
	g__RES
; \

1778 
	#__PKHTB
(
ARG1
,
ARG2
,
ARG3
è\

	)

1780 
ušt32_t
 
	g__RES
, 
	g__ARG1
 = (
ARG1
), 
	g__ARG2
 = (
ARG2
); \

1781 ià(
	gARG3
 == 0) \

1782 
__ASM
 ("pkhtb %0, %1, %2" : "ô" (
__RES
è: "r" (
__ARG1
), "r" (
__ARG2
) ); \

1784 
__ASM
 ("pkhtb %0, %1, %2,‡¤ %3" : "ô" (
__RES
è: "r" (
__ARG1
), "r" (
__ARG2
), "I" (
ARG3
) ); \

1785 
	g__RES
; \

1788 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SMMLA
 (
št32_t
 
Ý1
, iÁ32_ˆ
Ý2
, iÁ32_ˆ
Ý3
)

1790 
št32_t
 
»suÉ
;

1792 
__ASM
 vÞ©ž("smmÏ %0, %1, %2, %3" : "ô" (
»suÉ
): "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

1793 (
»suÉ
);

1794 
	}
}

	@Drivers/CMSIS/Include/cmsis_gcc.h

35 #iâdeà
__CMSIS_GCC_H


36 
	#__CMSIS_GCC_H


	)

39 #ià
defšed
 ( 
__GNUC__
 )

40 #´agm¨
GCC
 
dŸgno¡ic
 
push


41 #´agm¨
GCC
 
dŸgno¡ic
 
ignÜed
 "-Wsign-conversion"

42 #´agm¨
GCC
 
dŸgno¡ic
 
ignÜed
 "-Wconversion"

43 #´agm¨
GCC
 
dŸgno¡ic
 
ignÜed
 "-Wunused-parameter"

58 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
	$__’abË_œq
()

60 
__ASM
 volatile ("cpsie i" : : : "memory");

61 
	}
}

69 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
	$__di§bË_œq
()

71 
__ASM
 volatile ("cpsid i" : : : "memory");

72 
	}
}

80 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_CONTROL
()

82 
ušt32_t
 
»suÉ
;

84 
__ASM
 vÞ©ž("MRS %0, cÚŒÞ" : "ô" (
»suÉ
) );

85 (
»suÉ
);

86 
	}
}

94 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
	$__£t_CONTROL
(
ušt32_t
 
cÚŒÞ
)

96 
__ASM
 vÞ©ž("MSR cÚŒÞ, %0" : : "r" (
cÚŒÞ
) : "memory");

97 
	}
}

105 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_IPSR
()

107 
ušt32_t
 
»suÉ
;

109 
__ASM
 vÞ©ž("MRS %0, ip¤" : "ô" (
»suÉ
) );

110 (
»suÉ
);

111 
	}
}

119 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_APSR
()

121 
ušt32_t
 
»suÉ
;

123 
__ASM
 vÞ©ž("MRS %0,‡p¤" : "ô" (
»suÉ
) );

124 (
»suÉ
);

125 
	}
}

134 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_xPSR
()

136 
ušt32_t
 
»suÉ
;

138 
__ASM
 vÞ©ž("MRS %0, xp¤" : "ô" (
»suÉ
) );

139 (
»suÉ
);

140 
	}
}

148 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_PSP
()

150 
ušt32_t
 
»suÉ
;

152 
__ASM
 vÞ©ž("MRS %0,…¥\n" : "ô" (
»suÉ
) );

153 (
»suÉ
);

154 
	}
}

162 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
	$__£t_PSP
(
ušt32_t
 
tÝOfProcSck
)

164 
__ASM
 vÞ©ž("MSR…¥, %0\n" : : "r" (
tÝOfProcSck
) : "sp");

165 
	}
}

173 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_MSP
()

175 
ušt32_t
 
»suÉ
;

177 
__ASM
 vÞ©ž("MRS %0, m¥\n" : "ô" (
»suÉ
) );

178 (
»suÉ
);

179 
	}
}

188 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
	$__£t_MSP
(
ušt32_t
 
tÝOfMašSck
)

190 
__ASM
 vÞ©ž("MSR m¥, %0\n" : : "r" (
tÝOfMašSck
) : "sp");

191 
	}
}

199 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_PRIMASK
()

201 
ušt32_t
 
»suÉ
;

203 
__ASM
 vÞ©ž("MRS %0,…rimask" : "ô" (
»suÉ
) );

204 (
»suÉ
);

205 
	}
}

213 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
	$__£t_PRIMASK
(
ušt32_t
 
´iMask
)

215 
__ASM
 vÞ©ž("MSR…rimask, %0" : : "r" (
´iMask
) : "memory");

216 
	}
}

219 #ià (
__CORTEX_M
 >= 0x03U)

226 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
	$__’abË_çuÉ_œq
()

228 
__ASM
 volatile ("cpsie f" : : : "memory");

229 
	}
}

237 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
	$__di§bË_çuÉ_œq
()

239 
__ASM
 volatile ("cpsid f" : : : "memory");

240 
	}
}

248 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_BASEPRI
()

250 
ušt32_t
 
»suÉ
;

252 
__ASM
 vÞ©ž("MRS %0, ba£´i" : "ô" (
»suÉ
) );

253 (
»suÉ
);

254 
	}
}

262 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
	$__£t_BASEPRI
(
ušt32_t
 
v®ue
)

264 
__ASM
 vÞ©ž("MSR ba£´i, %0" : : "r" (
v®ue
) : "memory");

265 
	}
}

274 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
	$__£t_BASEPRI_MAX
(
ušt32_t
 
v®ue
)

276 
__ASM
 vÞ©ž("MSR ba£´i_max, %0" : : "r" (
v®ue
) : "memory");

277 
	}
}

285 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_FAULTMASK
()

287 
ušt32_t
 
»suÉ
;

289 
__ASM
 vÞ©ž("MRS %0, fauÉmask" : "ô" (
»suÉ
) );

290 (
»suÉ
);

291 
	}
}

299 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
	$__£t_FAULTMASK
(
ušt32_t
 
çuÉMask
)

301 
__ASM
 vÞ©ž("MSR fauÉmask, %0" : : "r" (
çuÉMask
) : "memory");

302 
	}
}

307 #ià (
__CORTEX_M
 == 0x04U) || (__CORTEX_M == 0x07U)

314 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_FPSCR
()

316 #ià(
__FPU_PRESENT
 =ð1Uè&& (
__FPU_USED
 == 1U)

317 
ušt32_t
 
»suÉ
;

320 
__ASM
 volatile ("");

321 
__ASM
 vÞ©ž("VMRS %0, fpsü" : "ô" (
»suÉ
) );

322 
__ASM
 volatile ("");

323 (
»suÉ
);

327 
	}
}

335 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
	$__£t_FPSCR
(
ušt32_t
 
åsü
)

337 #ià(
__FPU_PRESENT
 =ð1Uè&& (
__FPU_USED
 == 1U)

339 
__ASM
 volatile ("");

340 
__ASM
 vÞ©ž("VMSR fpsü, %0" : : "r" (
åsü
) : "vfpcc");

341 
__ASM
 volatile ("");

343 
	}
}

361 #ià
defšed
 (
__thumb__
è&& !defšed (
__thumb2__
)

362 
	#__CMSIS_GCC_OUT_REG
(
r
è"ö" (r)

	)

363 
	#__CMSIS_GCC_USE_REG
(
r
è"l" (r)

	)

365 
	#__CMSIS_GCC_OUT_REG
(
r
è"ô" (r)

	)

366 
	#__CMSIS_GCC_USE_REG
(
r
è"r" (r)

	)

373 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__NOP
()

375 
__ASM
 volatile ("nop");

376 
	}
}

383 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__WFI
()

385 
__ASM
 volatile ("wfi");

386 
	}
}

394 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__WFE
()

396 
__ASM
 volatile ("wfe");

397 
	}
}

404 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__SEV
()

406 
__ASM
 volatile ("sev");

407 
	}
}

416 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__ISB
()

418 
__ASM
 volatile ("isb 0xF":::"memory");

419 
	}
}

427 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__DSB
()

429 
__ASM
 volatile ("dsb 0xF":::"memory");

430 
	}
}

438 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__DMB
()

440 
__ASM
 volatile ("dmb 0xF":::"memory");

441 
	}
}

450 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__REV
(
ušt32_t
 
v®ue
)

452 #ià(
__GNUC__
 > 4è|| (__GNUC__ =ð4 && 
__GNUC_MINOR__
 >= 5)

453  
	`__bužtš_bsw­32
(
v®ue
);

455 
ušt32_t
 
»suÉ
;

457 
__ASM
 vÞ©ž("»v %0, %1" : 
	`__CMSIS_GCC_OUT_REG
 (
»suÉ
è: 
	`__CMSIS_GCC_USE_REG
 (
v®ue
) );

458 (
»suÉ
);

460 
	}
}

469 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__REV16
(
ušt32_t
 
v®ue
)

471 
ušt32_t
 
»suÉ
;

473 
__ASM
 vÞ©ž("»v16 %0, %1" : 
	`__CMSIS_GCC_OUT_REG
 (
»suÉ
è: 
	`__CMSIS_GCC_USE_REG
 (
v®ue
) );

474 (
»suÉ
);

475 
	}
}

484 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
št32_t
 
	$__REVSH
(
št32_t
 
v®ue
)

486 #ià(
__GNUC__
 > 4è|| (__GNUC__ =ð4 && 
__GNUC_MINOR__
 >= 8)

487  ()
	`__bužtš_bsw­16
(
v®ue
);

489 
št32_t
 
»suÉ
;

491 
__ASM
 vÞ©ž("»vsh %0, %1" : 
	`__CMSIS_GCC_OUT_REG
 (
»suÉ
è: 
	`__CMSIS_GCC_USE_REG
 (
v®ue
) );

492 (
»suÉ
);

494 
	}
}

504 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__ROR
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

506  (
Ý1
 >> 
Ý2
) | (op1 << (32U - op2));

507 
	}
}

517 
	#__BKPT
(
v®ue
è
__ASM
 vÞ©ž("bk± "#v®ue)

	)

526 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__RBIT
(
ušt32_t
 
v®ue
)

528 
ušt32_t
 
»suÉ
;

530 #ià (
__CORTEX_M
 >ð0x03Uè|| (
__CORTEX_SC
 >= 300U)

531 
__ASM
 vÞ©ž("rb™ %0, %1" : "ô" (
»suÉ
è: "r" (
v®ue
) );

533 
št32_t
 
s
 = 4 * 8 - 1;

535 
»suÉ
 = 
v®ue
;

536 
v®ue
 >>= 1U; value; value >>= 1U)

538 
»suÉ
 <<= 1U;

539 
»suÉ
 |ð
v®ue
 & 1U;

540 
s
--;

542 
»suÉ
 <<ð
s
;

544 (
»suÉ
);

545 
	}
}

554 
	#__CLZ
 
__bužtš_þz


	)

557 #ià (
__CORTEX_M
 >ð0x03Uè|| (
__CORTEX_SC
 >= 300U)

565 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt8_t
 
	$__LDREXB
(vÞ©ž
ušt8_t
 *
addr
)

567 
ušt32_t
 
»suÉ
;

569 #ià(
__GNUC__
 > 4è|| (__GNUC__ =ð4 && 
__GNUC_MINOR__
 >= 8)

570 
__ASM
 vÞ©ž("ld»xb %0, %1" : "ô" (
»suÉ
è: "Q" (*
addr
) );

575 
__ASM
 vÞ©ž("ld»xb %0, [%1]" : "ô" (
»suÉ
è: "r" (
addr
) : "memory" );

577  ((
ušt8_t
è
»suÉ
);

578 
	}
}

587 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt16_t
 
	$__LDREXH
(vÞ©ž
ušt16_t
 *
addr
)

589 
ušt32_t
 
»suÉ
;

591 #ià(
__GNUC__
 > 4è|| (__GNUC__ =ð4 && 
__GNUC_MINOR__
 >= 8)

592 
__ASM
 vÞ©ž("ld»xh %0, %1" : "ô" (
»suÉ
è: "Q" (*
addr
) );

597 
__ASM
 vÞ©ž("ld»xh %0, [%1]" : "ô" (
»suÉ
è: "r" (
addr
) : "memory" );

599  ((
ušt16_t
è
»suÉ
);

600 
	}
}

609 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__LDREXW
(vÞ©ž
ušt32_t
 *
addr
)

611 
ušt32_t
 
»suÉ
;

613 
__ASM
 vÞ©ž("ld»x %0, %1" : "ô" (
»suÉ
è: "Q" (*
addr
) );

614 (
»suÉ
);

615 
	}
}

626 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__STREXB
(
ušt8_t
 
v®ue
, vÞ©žušt8_ˆ*
addr
)

628 
ušt32_t
 
»suÉ
;

630 
__ASM
 vÞ©ž("¡»xb %0, %2, %1" : "=&r" (
»suÉ
), "=Q" (*
addr
è: "r" ((
ušt32_t
)
v®ue
) );

631 (
»suÉ
);

632 
	}
}

643 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__STREXH
(
ušt16_t
 
v®ue
, vÞ©žušt16_ˆ*
addr
)

645 
ušt32_t
 
»suÉ
;

647 
__ASM
 vÞ©ž("¡»xh %0, %2, %1" : "=&r" (
»suÉ
), "=Q" (*
addr
è: "r" ((
ušt32_t
)
v®ue
) );

648 (
»suÉ
);

649 
	}
}

660 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__STREXW
(
ušt32_t
 
v®ue
, vÞ©žušt32_ˆ*
addr
)

662 
ušt32_t
 
»suÉ
;

664 
__ASM
 vÞ©ž("¡»x %0, %2, %1" : "=&r" (
»suÉ
), "=Q" (*
addr
è: "r" (
v®ue
) );

665 (
»suÉ
);

666 
	}
}

673 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__CLREX
()

675 
__ASM
 volatile ("clrex" ::: "memory");

676 
	}
}

686 
	#__SSAT
(
ARG1
,
ARG2
è\

	)

688 
ušt32_t
 
	g__RES
, 
	g__ARG1
 = (
ARG1
); \

689 
__ASM
 ("s§ˆ%0, %1, %2" : "ô" (
__RES
è: "I" (
ARG2
), "r" (
__ARG1
) ); \

690 
	g__RES
; \

701 
	#__USAT
(
ARG1
,
ARG2
è\

	)

703 
ušt32_t
 
	g__RES
, 
	g__ARG1
 = (
ARG1
); \

704 
__ASM
 ("u§ˆ%0, %1, %2" : "ô" (
__RES
è: "I" (
ARG2
), "r" (
__ARG1
) ); \

705 
	g__RES
; \

716 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__RRX
(
ušt32_t
 
v®ue
)

718 
ušt32_t
 
»suÉ
;

720 
__ASM
 vÞ©ž("¼x %0, %1" : 
	`__CMSIS_GCC_OUT_REG
 (
»suÉ
è: 
	`__CMSIS_GCC_USE_REG
 (
v®ue
) );

721 (
»suÉ
);

722 
	}
}

731 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt8_t
 
	$__LDRBT
(vÞ©ž
ušt8_t
 *
addr
)

733 
ušt32_t
 
»suÉ
;

735 #ià(
__GNUC__
 > 4è|| (__GNUC__ =ð4 && 
__GNUC_MINOR__
 >= 8)

736 
__ASM
 vÞ©ž("ldrbˆ%0, %1" : "ô" (
»suÉ
è: "Q" (*
addr
) );

741 
__ASM
 vÞ©ž("ldrbˆ%0, [%1]" : "ô" (
»suÉ
è: "r" (
addr
) : "memory" );

743  ((
ušt8_t
è
»suÉ
);

744 
	}
}

753 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt16_t
 
	$__LDRHT
(vÞ©ž
ušt16_t
 *
addr
)

755 
ušt32_t
 
»suÉ
;

757 #ià(
__GNUC__
 > 4è|| (__GNUC__ =ð4 && 
__GNUC_MINOR__
 >= 8)

758 
__ASM
 vÞ©ž("ldrhˆ%0, %1" : "ô" (
»suÉ
è: "Q" (*
addr
) );

763 
__ASM
 vÞ©ž("ldrhˆ%0, [%1]" : "ô" (
»suÉ
è: "r" (
addr
) : "memory" );

765  ((
ušt16_t
è
»suÉ
);

766 
	}
}

775 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__LDRT
(vÞ©ž
ušt32_t
 *
addr
)

777 
ušt32_t
 
»suÉ
;

779 
__ASM
 vÞ©ž("ld¹ %0, %1" : "ô" (
»suÉ
è: "Q" (*
addr
) );

780 (
»suÉ
);

781 
	}
}

790 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__STRBT
(
ušt8_t
 
v®ue
, vÞ©žušt8_ˆ*
addr
)

792 
__ASM
 vÞ©ž("¡rbˆ%1, %0" : "=Q" (*
addr
è: "r" ((
ušt32_t
)
v®ue
) );

793 
	}
}

802 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__STRHT
(
ušt16_t
 
v®ue
, vÞ©žušt16_ˆ*
addr
)

804 
__ASM
 vÞ©ž("¡rhˆ%1, %0" : "=Q" (*
addr
è: "r" ((
ušt32_t
)
v®ue
) );

805 
	}
}

814 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__STRT
(
ušt32_t
 
v®ue
, vÞ©žušt32_ˆ*
addr
)

816 
__ASM
 vÞ©ž("¡¹ %1, %0" : "=Q" (*
addr
è: "r" (
v®ue
) );

817 
	}
}

830 #ià(
__CORTEX_M
 >= 0x04U)

832 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

834 
ušt32_t
 
»suÉ
;

836 
__ASM
 vÞ©ž("§dd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

837 (
»suÉ
);

838 
	}
}

840 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__QADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

842 
ušt32_t
 
»suÉ
;

844 
__ASM
 vÞ©ž("qadd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

845 (
»suÉ
);

846 
	}
}

848 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SHADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

850 
ušt32_t
 
»suÉ
;

852 
__ASM
 vÞ©ž("shadd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

853 (
»suÉ
);

854 
	}
}

856 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__UADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

858 
ušt32_t
 
»suÉ
;

860 
__ASM
 vÞ©ž("uadd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

861 (
»suÉ
);

862 
	}
}

864 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__UQADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

866 
ušt32_t
 
»suÉ
;

868 
__ASM
 vÞ©ž("uqadd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

869 (
»suÉ
);

870 
	}
}

872 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__UHADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

874 
ušt32_t
 
»suÉ
;

876 
__ASM
 vÞ©ž("uhadd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

877 (
»suÉ
);

878 
	}
}

881 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SSUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

883 
ušt32_t
 
»suÉ
;

885 
__ASM
 vÞ©ž("ssub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

886 (
»suÉ
);

887 
	}
}

889 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__QSUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

891 
ušt32_t
 
»suÉ
;

893 
__ASM
 vÞ©ž("qsub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

894 (
»suÉ
);

895 
	}
}

897 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SHSUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

899 
ušt32_t
 
»suÉ
;

901 
__ASM
 vÞ©ž("shsub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

902 (
»suÉ
);

903 
	}
}

905 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__USUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

907 
ušt32_t
 
»suÉ
;

909 
__ASM
 vÞ©ž("usub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

910 (
»suÉ
);

911 
	}
}

913 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__UQSUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

915 
ušt32_t
 
»suÉ
;

917 
__ASM
 vÞ©ž("uqsub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

918 (
»suÉ
);

919 
	}
}

921 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__UHSUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

923 
ušt32_t
 
»suÉ
;

925 
__ASM
 vÞ©ž("uhsub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

926 (
»suÉ
);

927 
	}
}

930 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

932 
ušt32_t
 
»suÉ
;

934 
__ASM
 vÞ©ž("§dd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

935 (
»suÉ
);

936 
	}
}

938 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__QADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

940 
ušt32_t
 
»suÉ
;

942 
__ASM
 vÞ©ž("qadd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

943 (
»suÉ
);

944 
	}
}

946 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SHADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

948 
ušt32_t
 
»suÉ
;

950 
__ASM
 vÞ©ž("shadd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

951 (
»suÉ
);

952 
	}
}

954 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__UADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

956 
ušt32_t
 
»suÉ
;

958 
__ASM
 vÞ©ž("uadd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

959 (
»suÉ
);

960 
	}
}

962 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__UQADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

964 
ušt32_t
 
»suÉ
;

966 
__ASM
 vÞ©ž("uqadd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

967 (
»suÉ
);

968 
	}
}

970 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__UHADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

972 
ušt32_t
 
»suÉ
;

974 
__ASM
 vÞ©ž("uhadd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

975 (
»suÉ
);

976 
	}
}

978 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SSUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

980 
ušt32_t
 
»suÉ
;

982 
__ASM
 vÞ©ž("ssub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

983 (
»suÉ
);

984 
	}
}

986 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__QSUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

988 
ušt32_t
 
»suÉ
;

990 
__ASM
 vÞ©ž("qsub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

991 (
»suÉ
);

992 
	}
}

994 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SHSUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

996 
ušt32_t
 
»suÉ
;

998 
__ASM
 vÞ©ž("shsub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

999 (
»suÉ
);

1000 
	}
}

1002 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__USUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1004 
ušt32_t
 
»suÉ
;

1006 
__ASM
 vÞ©ž("usub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1007 (
»suÉ
);

1008 
	}
}

1010 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__UQSUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1012 
ušt32_t
 
»suÉ
;

1014 
__ASM
 vÞ©ž("uqsub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1015 (
»suÉ
);

1016 
	}
}

1018 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__UHSUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1020 
ušt32_t
 
»suÉ
;

1022 
__ASM
 vÞ©ž("uhsub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1023 (
»suÉ
);

1024 
	}
}

1026 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1028 
ušt32_t
 
»suÉ
;

1030 
__ASM
 vÞ©ž("§sx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1031 (
»suÉ
);

1032 
	}
}

1034 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__QASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1036 
ušt32_t
 
»suÉ
;

1038 
__ASM
 vÞ©ž("qasx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1039 (
»suÉ
);

1040 
	}
}

1042 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SHASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1044 
ušt32_t
 
»suÉ
;

1046 
__ASM
 vÞ©ž("shasx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1047 (
»suÉ
);

1048 
	}
}

1050 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__UASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1052 
ušt32_t
 
»suÉ
;

1054 
__ASM
 vÞ©ž("uasx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1055 (
»suÉ
);

1056 
	}
}

1058 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__UQASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1060 
ušt32_t
 
»suÉ
;

1062 
__ASM
 vÞ©ž("uqasx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1063 (
»suÉ
);

1064 
	}
}

1066 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__UHASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1068 
ušt32_t
 
»suÉ
;

1070 
__ASM
 vÞ©ž("uhasx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1071 (
»suÉ
);

1072 
	}
}

1074 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SSAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1076 
ušt32_t
 
»suÉ
;

1078 
__ASM
 vÞ©ž("s§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1079 (
»suÉ
);

1080 
	}
}

1082 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__QSAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1084 
ušt32_t
 
»suÉ
;

1086 
__ASM
 vÞ©ž("q§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1087 (
»suÉ
);

1088 
	}
}

1090 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SHSAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1092 
ušt32_t
 
»suÉ
;

1094 
__ASM
 vÞ©ž("sh§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1095 (
»suÉ
);

1096 
	}
}

1098 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__USAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1100 
ušt32_t
 
»suÉ
;

1102 
__ASM
 vÞ©ž("u§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1103 (
»suÉ
);

1104 
	}
}

1106 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__UQSAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1108 
ušt32_t
 
»suÉ
;

1110 
__ASM
 vÞ©ž("uq§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1111 (
»suÉ
);

1112 
	}
}

1114 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__UHSAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1116 
ušt32_t
 
»suÉ
;

1118 
__ASM
 vÞ©ž("uh§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1119 (
»suÉ
);

1120 
	}
}

1122 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__USAD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1124 
ušt32_t
 
»suÉ
;

1126 
__ASM
 vÞ©ž("u§d8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1127 (
»suÉ
);

1128 
	}
}

1130 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__USADA8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, ušt32_ˆ
Ý3
)

1132 
ušt32_t
 
»suÉ
;

1134 
__ASM
 vÞ©ž("u§da8 %0, %1, %2, %3" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

1135 (
»suÉ
);

1136 
	}
}

1138 
	#__SSAT16
(
ARG1
,
ARG2
è\

	)

1140 
št32_t
 
	g__RES
, 
	g__ARG1
 = (
ARG1
); \

1141 
__ASM
 ("s§t16 %0, %1, %2" : "ô" (
__RES
è: "I" (
ARG2
), "r" (
__ARG1
) ); \

1142 
	g__RES
; \

1145 
	#__USAT16
(
ARG1
,
ARG2
è\

	)

1147 
ušt32_t
 
	g__RES
, 
	g__ARG1
 = (
ARG1
); \

1148 
__ASM
 ("u§t16 %0, %1, %2" : "ô" (
__RES
è: "I" (
ARG2
), "r" (
__ARG1
) ); \

1149 
	g__RES
; \

1152 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__UXTB16
(
ušt32_t
 
Ý1
)

1154 
ušt32_t
 
»suÉ
;

1156 
__ASM
 vÞ©ž("uxtb16 %0, %1" : "ô" (
»suÉ
è: "r" (
Ý1
));

1157 (
»suÉ
);

1158 
	}
}

1160 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__UXTAB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1162 
ušt32_t
 
»suÉ
;

1164 
__ASM
 vÞ©ž("uxb16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1165 (
»suÉ
);

1166 
	}
}

1168 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SXTB16
(
ušt32_t
 
Ý1
)

1170 
ušt32_t
 
»suÉ
;

1172 
__ASM
 vÞ©ž("sxtb16 %0, %1" : "ô" (
»suÉ
è: "r" (
Ý1
));

1173 (
»suÉ
);

1174 
	}
}

1176 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SXTAB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1178 
ušt32_t
 
»suÉ
;

1180 
__ASM
 vÞ©ž("sxb16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1181 (
»suÉ
);

1182 
	}
}

1184 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SMUAD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1186 
ušt32_t
 
»suÉ
;

1188 
__ASM
 vÞ©ž("smuad %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1189 (
»suÉ
);

1190 
	}
}

1192 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SMUADX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1194 
ušt32_t
 
»suÉ
;

1196 
__ASM
 vÞ©ž("smuadx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1197 (
»suÉ
);

1198 
	}
}

1200 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SMLAD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, ušt32_ˆ
Ý3
)

1202 
ušt32_t
 
»suÉ
;

1204 
__ASM
 vÞ©ž("smÏd %0, %1, %2, %3" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

1205 (
»suÉ
);

1206 
	}
}

1208 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SMLADX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, ušt32_ˆ
Ý3
)

1210 
ušt32_t
 
»suÉ
;

1212 
__ASM
 vÞ©ž("smÏdx %0, %1, %2, %3" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

1213 (
»suÉ
);

1214 
	}
}

1216 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt64_t
 
	$__SMLALD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, 
ušt64_t
 
acc
)

1218 
	uÎ»g_u
{

1219 
ušt32_t
 
w32
[2];

1220 
ušt64_t
 
w64
;

1221 } 
Îr
;

1222 
Îr
.
w64
 = 
acc
;

1224 #iâdeà
__ARMEB__


1225 
__ASM
 vÞ©ž("smÏld %0, %1, %2, %3" : "ô" (
Îr
.
w32
[0]), "ô" (Îr.w32[1]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[0]), "1" (llr.w32[1]) );

1227 
__ASM
 vÞ©ž("smÏld %0, %1, %2, %3" : "ô" (
Îr
.
w32
[1]), "ô" (Îr.w32[0]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[1]), "1" (llr.w32[0]) );

1230 (
Îr
.
w64
);

1231 
	}
}

1233 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt64_t
 
	$__SMLALDX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, 
ušt64_t
 
acc
)

1235 
	uÎ»g_u
{

1236 
ušt32_t
 
w32
[2];

1237 
ušt64_t
 
w64
;

1238 } 
Îr
;

1239 
Îr
.
w64
 = 
acc
;

1241 #iâdeà
__ARMEB__


1242 
__ASM
 vÞ©ž("smÏldx %0, %1, %2, %3" : "ô" (
Îr
.
w32
[0]), "ô" (Îr.w32[1]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[0]), "1" (llr.w32[1]) );

1244 
__ASM
 vÞ©ž("smÏldx %0, %1, %2, %3" : "ô" (
Îr
.
w32
[1]), "ô" (Îr.w32[0]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[1]), "1" (llr.w32[0]) );

1247 (
Îr
.
w64
);

1248 
	}
}

1250 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SMUSD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1252 
ušt32_t
 
»suÉ
;

1254 
__ASM
 vÞ©ž("smusd %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1255 (
»suÉ
);

1256 
	}
}

1258 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SMUSDX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1260 
ušt32_t
 
»suÉ
;

1262 
__ASM
 vÞ©ž("smusdx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1263 (
»suÉ
);

1264 
	}
}

1266 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SMLSD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, ušt32_ˆ
Ý3
)

1268 
ušt32_t
 
»suÉ
;

1270 
__ASM
 vÞ©ž("smlsd %0, %1, %2, %3" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

1271 (
»suÉ
);

1272 
	}
}

1274 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SMLSDX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, ušt32_ˆ
Ý3
)

1276 
ušt32_t
 
»suÉ
;

1278 
__ASM
 vÞ©ž("smlsdx %0, %1, %2, %3" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

1279 (
»suÉ
);

1280 
	}
}

1282 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt64_t
 
	$__SMLSLD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, 
ušt64_t
 
acc
)

1284 
	uÎ»g_u
{

1285 
ušt32_t
 
w32
[2];

1286 
ušt64_t
 
w64
;

1287 } 
Îr
;

1288 
Îr
.
w64
 = 
acc
;

1290 #iâdeà
__ARMEB__


1291 
__ASM
 vÞ©ž("sml¦d %0, %1, %2, %3" : "ô" (
Îr
.
w32
[0]), "ô" (Îr.w32[1]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[0]), "1" (llr.w32[1]) );

1293 
__ASM
 vÞ©ž("sml¦d %0, %1, %2, %3" : "ô" (
Îr
.
w32
[1]), "ô" (Îr.w32[0]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[1]), "1" (llr.w32[0]) );

1296 (
Îr
.
w64
);

1297 
	}
}

1299 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt64_t
 
	$__SMLSLDX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, 
ušt64_t
 
acc
)

1301 
	uÎ»g_u
{

1302 
ušt32_t
 
w32
[2];

1303 
ušt64_t
 
w64
;

1304 } 
Îr
;

1305 
Îr
.
w64
 = 
acc
;

1307 #iâdeà
__ARMEB__


1308 
__ASM
 vÞ©ž("sml¦dx %0, %1, %2, %3" : "ô" (
Îr
.
w32
[0]), "ô" (Îr.w32[1]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[0]), "1" (llr.w32[1]) );

1310 
__ASM
 vÞ©ž("sml¦dx %0, %1, %2, %3" : "ô" (
Îr
.
w32
[1]), "ô" (Îr.w32[0]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[1]), "1" (llr.w32[0]) );

1313 (
Îr
.
w64
);

1314 
	}
}

1316 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SEL
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1318 
ušt32_t
 
»suÉ
;

1320 
__ASM
 vÞ©ž("£È%0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1321 (
»suÉ
);

1322 
	}
}

1324 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
št32_t
 
	$__QADD
Ð
št32_t
 
Ý1
, iÁ32_ˆ
Ý2
)

1326 
št32_t
 
»suÉ
;

1328 
__ASM
 vÞ©ž("qadd %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1329 (
»suÉ
);

1330 
	}
}

1332 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
št32_t
 
	$__QSUB
Ð
št32_t
 
Ý1
, iÁ32_ˆ
Ý2
)

1334 
št32_t
 
»suÉ
;

1336 
__ASM
 vÞ©ž("qsub %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1337 (
»suÉ
);

1338 
	}
}

1340 
	#__PKHBT
(
ARG1
,
ARG2
,
ARG3
è\

	)

1342 
ušt32_t
 
	g__RES
, 
	g__ARG1
 = (
ARG1
), 
	g__ARG2
 = (
ARG2
); \

1343 
__ASM
 ("pkhbˆ%0, %1, %2,†¦ %3" : "ô" (
__RES
è: "r" (
__ARG1
), "r" (
__ARG2
), "I" (
ARG3
) ); \

1344 
	g__RES
; \

1347 
	#__PKHTB
(
ARG1
,
ARG2
,
ARG3
è\

	)

1349 
ušt32_t
 
	g__RES
, 
	g__ARG1
 = (
ARG1
), 
	g__ARG2
 = (
ARG2
); \

1350 ià(
	gARG3
 == 0) \

1351 
__ASM
 ("pkhtb %0, %1, %2" : "ô" (
__RES
è: "r" (
__ARG1
), "r" (
__ARG2
) ); \

1353 
__ASM
 ("pkhtb %0, %1, %2,‡¤ %3" : "ô" (
__RES
è: "r" (
__ARG1
), "r" (
__ARG2
), "I" (
ARG3
) ); \

1354 
	g__RES
; \

1357 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SMMLA
 (
št32_t
 
Ý1
, iÁ32_ˆ
Ý2
, iÁ32_ˆ
Ý3
)

1359 
št32_t
 
»suÉ
;

1361 
__ASM
 vÞ©ž("smmÏ %0, %1, %2, %3" : "ô" (
»suÉ
): "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

1362 (
»suÉ
);

1363 
	}
}

1369 #ià
defšed
 ( 
__GNUC__
 )

1370 #´agm¨
GCC
 
dŸgno¡ic
 
pÝ


	@Drivers/CMSIS/Include/core_cm0.h

35 #ià 
defšed
 ( 
__ICCARM__
 )

36 #´agm¨
sy¡em_šþude


37 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

38 #´agm¨
þªg
 
sy¡em_h—d”


41 #iâdeà
__CORE_CM0_H_GENERIC


42 
	#__CORE_CM0_H_GENERIC


	)

44 
	~<¡dšt.h
>

46 #ifdeà
__ýlu¥lus


74 
	#__CM0_CMSIS_VERSION_MAIN
 (0x04Uè

	)

75 
	#__CM0_CMSIS_VERSION_SUB
 (0x1EUè

	)

76 
	#__CM0_CMSIS_VERSION
 ((
__CM0_CMSIS_VERSION_MAIN
 << 16Uè| \

	)

77 
__CM0_CMSIS_VERSION_SUB
 )

79 
	#__CORTEX_M
 (0x00Uè

	)

82 #ià 
defšed
 ( 
__CC_ARM
 )

83 
	#__ASM
 
__asm


	)

84 
	#__INLINE
 
__šlše


	)

85 
	#__STATIC_INLINE
 
__šlše


	)

87 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

88 
	#__ASM
 
__asm


	)

89 
	#__INLINE
 
__šlše


	)

90 
	#__STATIC_INLINE
 
__šlše


	)

92 #–ià
defšed
 ( 
__GNUC__
 )

93 
	#__ASM
 
__asm


	)

94 
	#__INLINE
 
šlše


	)

95 
	#__STATIC_INLINE
 
šlše


	)

97 #–ià
defšed
 ( 
__ICCARM__
 )

98 
	#__ASM
 
__asm


	)

99 
	#__INLINE
 
šlše


	)

100 
	#__STATIC_INLINE
 
šlše


	)

102 #–ià
defšed
 ( 
__TMS470__
 )

103 
	#__ASM
 
__asm


	)

104 
	#__STATIC_INLINE
 
šlše


	)

106 #–ià
defšed
 ( 
__TASKING__
 )

107 
	#__ASM
 
__asm


	)

108 
	#__INLINE
 
šlše


	)

109 
	#__STATIC_INLINE
 
šlše


	)

111 #–ià
defšed
 ( 
__CSMC__
 )

112 
	#__·cked


	)

113 
	#__ASM
 
_asm


	)

114 
	#__INLINE
 
šlše


	)

115 
	#__STATIC_INLINE
 
šlše


	)

118 #”rÜ 
Unknown
 
compž”


124 
	#__FPU_USED
 0U

	)

126 #ià
defšed
 ( 
__CC_ARM
 )

127 #ià
defšed
 
__TARGET_FPU_VFP


131 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

132 #ià
defšed
 
__ARM_PCS_VFP


136 #–ià
defšed
 ( 
__GNUC__
 )

137 #ià
defšed
 (
__VFP_FP__
è&& !defšed(
__SOFTFP__
)

141 #–ià
defšed
 ( 
__ICCARM__
 )

142 #ià
defšed
 
__ARMVFP__


146 #–ià
defšed
 ( 
__TMS470__
 )

147 #ià
defšed
 
__TI_VFP_SUPPORT__


151 #–ià
defšed
 ( 
__TASKING__
 )

152 #ià
defšed
 
__FPU_VFP__


156 #–ià
defšed
 ( 
__CSMC__
 )

157 #iàÐ
__CSMC__
 & 0x400U)

163 
	~"cÜe_cmIn¡r.h
"

164 
	~"cÜe_cmFunc.h
"

166 #ifdeà
__ýlu¥lus


172 #iâdeà
__CMSIS_GENERIC


174 #iâdeà
__CORE_CM0_H_DEPENDANT


175 
	#__CORE_CM0_H_DEPENDANT


	)

177 #ifdeà
__ýlu¥lus


182 #ià
defšed
 
__CHECK_DEVICE_DEFINES


183 #iâdeà
__CM0_REV


184 
	#__CM0_REV
 0x0000U

	)

188 #iâdeà
__NVIC_PRIO_BITS


189 
	#__NVIC_PRIO_BITS
 2U

	)

193 #iâdeà
__V’dÜ_SysTickCÚfig


194 
	#__V’dÜ_SysTickCÚfig
 0U

	)

207 #ifdeà
__ýlu¥lus


208 
	#__I
 vÞ©ž

	)

210 
	#__I
 vÞ©žcÚ¡

	)

212 
	#__O
 vÞ©ž

	)

213 
	#__IO
 vÞ©ž

	)

216 
	#__IM
 vÞ©žcÚ¡

	)

217 
	#__OM
 vÞ©ž

	)

218 
	#__IOM
 vÞ©ž

	)

251 
ušt32_t
 
_»£rved0
:28;

252 
ušt32_t
 
V
:1;

253 
ušt32_t
 
C
:1;

254 
ušt32_t
 
Z
:1;

255 
ušt32_t
 
N
:1;

256 } 
b
;

257 
ušt32_t
 
w
;

258 } 
	tAPSR_Ty³
;

261 
	#APSR_N_Pos
 31U

	)

262 
	#APSR_N_Msk
 (1UL << 
APSR_N_Pos
è

	)

264 
	#APSR_Z_Pos
 30U

	)

265 
	#APSR_Z_Msk
 (1UL << 
APSR_Z_Pos
è

	)

267 
	#APSR_C_Pos
 29U

	)

268 
	#APSR_C_Msk
 (1UL << 
APSR_C_Pos
è

	)

270 
	#APSR_V_Pos
 28U

	)

271 
	#APSR_V_Msk
 (1UL << 
APSR_V_Pos
è

	)

281 
ušt32_t
 
ISR
:9;

282 
ušt32_t
 
_»£rved0
:23;

283 } 
b
;

284 
ušt32_t
 
w
;

285 } 
	tIPSR_Ty³
;

288 
	#IPSR_ISR_Pos
 0U

	)

289 
	#IPSR_ISR_Msk
 (0x1FFUL )

	)

299 
ušt32_t
 
ISR
:9;

300 
ušt32_t
 
_»£rved0
:15;

301 
ušt32_t
 
T
:1;

302 
ušt32_t
 
_»£rved1
:3;

303 
ušt32_t
 
V
:1;

304 
ušt32_t
 
C
:1;

305 
ušt32_t
 
Z
:1;

306 
ušt32_t
 
N
:1;

307 } 
b
;

308 
ušt32_t
 
w
;

309 } 
	txPSR_Ty³
;

312 
	#xPSR_N_Pos
 31U

	)

313 
	#xPSR_N_Msk
 (1UL << 
xPSR_N_Pos
è

	)

315 
	#xPSR_Z_Pos
 30U

	)

316 
	#xPSR_Z_Msk
 (1UL << 
xPSR_Z_Pos
è

	)

318 
	#xPSR_C_Pos
 29U

	)

319 
	#xPSR_C_Msk
 (1UL << 
xPSR_C_Pos
è

	)

321 
	#xPSR_V_Pos
 28U

	)

322 
	#xPSR_V_Msk
 (1UL << 
xPSR_V_Pos
è

	)

324 
	#xPSR_T_Pos
 24U

	)

325 
	#xPSR_T_Msk
 (1UL << 
xPSR_T_Pos
è

	)

327 
	#xPSR_ISR_Pos
 0U

	)

328 
	#xPSR_ISR_Msk
 (0x1FFUL )

	)

338 
ušt32_t
 
_»£rved0
:1;

339 
ušt32_t
 
SPSEL
:1;

340 
ušt32_t
 
_»£rved1
:30;

341 } 
b
;

342 
ušt32_t
 
w
;

343 } 
	tCONTROL_Ty³
;

346 
	#CONTROL_SPSEL_Pos
 1U

	)

347 
	#CONTROL_SPSEL_Msk
 (1UL << 
CONTROL_SPSEL_Pos
è

	)

364 
__IOM
 
ušt32_t
 
ISER
[1U];

365 
ušt32_t
 
RESERVED0
[31U];

366 
__IOM
 
ušt32_t
 
ICER
[1U];

367 
ušt32_t
 
RSERVED1
[31U];

368 
__IOM
 
ušt32_t
 
ISPR
[1U];

369 
ušt32_t
 
RESERVED2
[31U];

370 
__IOM
 
ušt32_t
 
ICPR
[1U];

371 
ušt32_t
 
RESERVED3
[31U];

372 
ušt32_t
 
RESERVED4
[64U];

373 
__IOM
 
ušt32_t
 
IP
[8U];

374 } 
	tNVIC_Ty³
;

391 
__IM
 
ušt32_t
 
CPUID
;

392 
__IOM
 
ušt32_t
 
ICSR
;

393 
ušt32_t
 
RESERVED0
;

394 
__IOM
 
ušt32_t
 
AIRCR
;

395 
__IOM
 
ušt32_t
 
SCR
;

396 
__IOM
 
ušt32_t
 
CCR
;

397 
ušt32_t
 
RESERVED1
;

398 
__IOM
 
ušt32_t
 
SHP
[2U];

399 
__IOM
 
ušt32_t
 
SHCSR
;

400 } 
	tSCB_Ty³
;

403 
	#SCB_CPUID_IMPLEMENTER_Pos
 24U

	)

404 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos
è

	)

406 
	#SCB_CPUID_VARIANT_Pos
 20U

	)

407 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos
è

	)

409 
	#SCB_CPUID_ARCHITECTURE_Pos
 16U

	)

410 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos
è

	)

412 
	#SCB_CPUID_PARTNO_Pos
 4U

	)

413 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos
è

	)

415 
	#SCB_CPUID_REVISION_Pos
 0U

	)

416 
	#SCB_CPUID_REVISION_Msk
 (0xFUL )

	)

419 
	#SCB_ICSR_NMIPENDSET_Pos
 31U

	)

420 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos
è

	)

422 
	#SCB_ICSR_PENDSVSET_Pos
 28U

	)

423 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos
è

	)

425 
	#SCB_ICSR_PENDSVCLR_Pos
 27U

	)

426 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos
è

	)

428 
	#SCB_ICSR_PENDSTSET_Pos
 26U

	)

429 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos
è

	)

431 
	#SCB_ICSR_PENDSTCLR_Pos
 25U

	)

432 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos
è

	)

434 
	#SCB_ICSR_ISRPREEMPT_Pos
 23U

	)

435 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos
è

	)

437 
	#SCB_ICSR_ISRPENDING_Pos
 22U

	)

438 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos
è

	)

440 
	#SCB_ICSR_VECTPENDING_Pos
 12U

	)

441 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos
è

	)

443 
	#SCB_ICSR_VECTACTIVE_Pos
 0U

	)

444 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL )

	)

447 
	#SCB_AIRCR_VECTKEY_Pos
 16U

	)

448 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos
è

	)

450 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16U

	)

451 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos
è

	)

453 
	#SCB_AIRCR_ENDIANESS_Pos
 15U

	)

454 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos
è

	)

456 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2U

	)

457 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos
è

	)

459 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1U

	)

460 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos
è

	)

463 
	#SCB_SCR_SEVONPEND_Pos
 4U

	)

464 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos
è

	)

466 
	#SCB_SCR_SLEEPDEEP_Pos
 2U

	)

467 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos
è

	)

469 
	#SCB_SCR_SLEEPONEXIT_Pos
 1U

	)

470 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos
è

	)

473 
	#SCB_CCR_STKALIGN_Pos
 9U

	)

474 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos
è

	)

476 
	#SCB_CCR_UNALIGN_TRP_Pos
 3U

	)

477 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos
è

	)

480 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15U

	)

481 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos
è

	)

498 
__IOM
 
ušt32_t
 
CTRL
;

499 
__IOM
 
ušt32_t
 
LOAD
;

500 
__IOM
 
ušt32_t
 
VAL
;

501 
__IM
 
ušt32_t
 
CALIB
;

502 } 
	tSysTick_Ty³
;

505 
	#SysTick_CTRL_COUNTFLAG_Pos
 16U

	)

506 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos
è

	)

508 
	#SysTick_CTRL_CLKSOURCE_Pos
 2U

	)

509 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos
è

	)

511 
	#SysTick_CTRL_TICKINT_Pos
 1U

	)

512 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos
è

	)

514 
	#SysTick_CTRL_ENABLE_Pos
 0U

	)

515 
	#SysTick_CTRL_ENABLE_Msk
 (1UL )

	)

518 
	#SysTick_LOAD_RELOAD_Pos
 0U

	)

519 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL )

	)

522 
	#SysTick_VAL_CURRENT_Pos
 0U

	)

523 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL )

	)

526 
	#SysTick_CALIB_NOREF_Pos
 31U

	)

527 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos
è

	)

529 
	#SysTick_CALIB_SKEW_Pos
 30U

	)

530 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos
è

	)

532 
	#SysTick_CALIB_TENMS_Pos
 0U

	)

533 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL )

	)

561 
	#_VAL2FLD
(
f›ld
, 
v®ue
è((v®u<< f›ld ## 
_Pos
è& f›ld ## 
_Msk
)

	)

569 
	#_FLD2VAL
(
f›ld
, 
v®ue
è((v®u& f›ld ## 
_Msk
è>> f›ld ## 
_Pos
)

	)

582 
	#SCS_BASE
 (0xE000E000ULè

	)

583 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010ULè

	)

584 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100ULè

	)

585 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00ULè

	)

587 
	#SCB
 ((
SCB_Ty³
 *è
SCB_BASE
 )

	)

588 
	#SysTick
 ((
SysTick_Ty³
 *è
SysTick_BASE
 )

	)

589 
	#NVIC
 ((
NVIC_Ty³
 *è
NVIC_BASE
 )

	)

619 
	#_BIT_SHIFT
(
IRQn
èÐ((((
ušt32_t
)(
št32_t
)(IRQn)èè& 0x03ULè* 8UL)

	)

620 
	#_SHP_IDX
(
IRQn
èÐ(((((
ušt32_t
)(
št32_t
)(IRQn)è& 0x0FUL)-8ULè>> 2ULè)

	)

621 
	#_IP_IDX
(
IRQn
èÐ(((
ušt32_t
)(
št32_t
)(IRQn)è>> 2ULè)

	)

629 
__STATIC_INLINE
 
NVIC_EÇbËIRQ
(
IRQn_Ty³
 
IRQn
)

631 
NVIC
->
ISER
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL));

640 
__STATIC_INLINE
 
NVIC_Di§bËIRQ
(
IRQn_Ty³
 
IRQn
)

642 
NVIC
->
ICER
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL));

653 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

655 ((
ušt32_t
)(((
NVIC
->
ISPR
[0U] & (1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

664 
__STATIC_INLINE
 
NVIC_S‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

666 
NVIC
->
ISPR
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL));

675 
__STATIC_INLINE
 
NVIC_CË¬P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

677 
NVIC
->
ICPR
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL));

688 
__STATIC_INLINE
 
NVIC_S‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
´iÜ™y
)

690 ià((
št32_t
)(
IRQn
) < 0)

692 
SCB
->
SHP
[
_SHP_IDX
(
IRQn
)] = ((
ušt32_t
)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << 
_BIT_SHIFT
(IRQn))) |

693 (((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)è& (
ušt32_t
)0xFFULè<< 
_BIT_SHIFT
(
IRQn
)));

697 
NVIC
->
IP
[
_IP_IDX
(
IRQn
)] = ((
ušt32_t
)(NVIC->IP[_IP_IDX(IRQn)] & ~(0xFFUL << 
_BIT_SHIFT
(IRQn))) |

698 (((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)è& (
ušt32_t
)0xFFULè<< 
_BIT_SHIFT
(
IRQn
)));

712 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘PriÜ™y
(
IRQn_Ty³
 
IRQn
)

715 ià((
št32_t
)(
IRQn
) < 0)

717 ((
ušt32_t
)(((
SCB
->
SHP
[
_SHP_IDX
(
IRQn
)] >> 
_BIT_SHIFT
(IRQnèè& (ušt32_t)0xFFULè>> (8U - 
__NVIC_PRIO_BITS
)));

721 ((
ušt32_t
)(((
NVIC
->
IP
[ 
_IP_IDX
(
IRQn
)] >> 
_BIT_SHIFT
(IRQnèè& (ušt32_t)0xFFULè>> (8U - 
__NVIC_PRIO_BITS
)));

730 
__STATIC_INLINE
 
NVIC_Sy¡emRe£t
()

732 
__DSB
();

734 
SCB
->
AIRCR
 = ((0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

735 
SCB_AIRCR_SYSRESETREQ_Msk
);

736 
__DSB
();

740 
__NOP
();

756 #ià(
__V’dÜ_SysTickCÚfig
 == 0U)

769 
__STATIC_INLINE
 
ušt32_t
 
SysTick_CÚfig
(ušt32_ˆ
ticks
)

771 ià((
ticks
 - 1ULè> 
SysTick_LOAD_RELOAD_Msk
)

776 
SysTick
->
LOAD
 = (
ušt32_t
)(
ticks
 - 1UL);

777 
NVIC_S‘PriÜ™y
 (
SysTick_IRQn
, (1UL << 
__NVIC_PRIO_BITS
) - 1UL);

778 
SysTick
->
VAL
 = 0UL;

779 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

780 
SysTick_CTRL_TICKINT_Msk
 |

781 
SysTick_CTRL_ENABLE_Msk
;

792 #ifdeà
__ýlu¥lus


	@Drivers/CMSIS/Include/core_cm0plus.h

35 #ià 
defšed
 ( 
__ICCARM__
 )

36 #´agm¨
sy¡em_šþude


37 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

38 #´agm¨
þªg
 
sy¡em_h—d”


41 #iâdeà
__CORE_CM0PLUS_H_GENERIC


42 
	#__CORE_CM0PLUS_H_GENERIC


	)

44 
	~<¡dšt.h
>

46 #ifdeà
__ýlu¥lus


74 
	#__CM0PLUS_CMSIS_VERSION_MAIN
 (0x04Uè

	)

75 
	#__CM0PLUS_CMSIS_VERSION_SUB
 (0x1EUè

	)

76 
	#__CM0PLUS_CMSIS_VERSION
 ((
__CM0PLUS_CMSIS_VERSION_MAIN
 << 16Uè| \

	)

77 
__CM0PLUS_CMSIS_VERSION_SUB
 )

79 
	#__CORTEX_M
 (0x00Uè

	)

82 #ià 
defšed
 ( 
__CC_ARM
 )

83 
	#__ASM
 
__asm


	)

84 
	#__INLINE
 
__šlše


	)

85 
	#__STATIC_INLINE
 
__šlše


	)

87 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

88 
	#__ASM
 
__asm


	)

89 
	#__INLINE
 
__šlše


	)

90 
	#__STATIC_INLINE
 
__šlše


	)

92 #–ià
defšed
 ( 
__GNUC__
 )

93 
	#__ASM
 
__asm


	)

94 
	#__INLINE
 
šlše


	)

95 
	#__STATIC_INLINE
 
šlše


	)

97 #–ià
defšed
 ( 
__ICCARM__
 )

98 
	#__ASM
 
__asm


	)

99 
	#__INLINE
 
šlše


	)

100 
	#__STATIC_INLINE
 
šlše


	)

102 #–ià
defšed
 ( 
__TMS470__
 )

103 
	#__ASM
 
__asm


	)

104 
	#__STATIC_INLINE
 
šlše


	)

106 #–ià
defšed
 ( 
__TASKING__
 )

107 
	#__ASM
 
__asm


	)

108 
	#__INLINE
 
šlše


	)

109 
	#__STATIC_INLINE
 
šlše


	)

111 #–ià
defšed
 ( 
__CSMC__
 )

112 
	#__·cked


	)

113 
	#__ASM
 
_asm


	)

114 
	#__INLINE
 
šlše


	)

115 
	#__STATIC_INLINE
 
šlše


	)

118 #”rÜ 
Unknown
 
compž”


124 
	#__FPU_USED
 0U

	)

126 #ià
defšed
 ( 
__CC_ARM
 )

127 #ià
defšed
 
__TARGET_FPU_VFP


131 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

132 #ià
defšed
 
__ARM_PCS_VFP


136 #–ià
defšed
 ( 
__GNUC__
 )

137 #ià
defšed
 (
__VFP_FP__
è&& !defšed(
__SOFTFP__
)

141 #–ià
defšed
 ( 
__ICCARM__
 )

142 #ià
defšed
 
__ARMVFP__


146 #–ià
defšed
 ( 
__TMS470__
 )

147 #ià
defšed
 
__TI_VFP_SUPPORT__


151 #–ià
defšed
 ( 
__TASKING__
 )

152 #ià
defšed
 
__FPU_VFP__


156 #–ià
defšed
 ( 
__CSMC__
 )

157 #iàÐ
__CSMC__
 & 0x400U)

163 
	~"cÜe_cmIn¡r.h
"

164 
	~"cÜe_cmFunc.h
"

166 #ifdeà
__ýlu¥lus


172 #iâdeà
__CMSIS_GENERIC


174 #iâdeà
__CORE_CM0PLUS_H_DEPENDANT


175 
	#__CORE_CM0PLUS_H_DEPENDANT


	)

177 #ifdeà
__ýlu¥lus


182 #ià
defšed
 
__CHECK_DEVICE_DEFINES


183 #iâdeà
__CM0PLUS_REV


184 
	#__CM0PLUS_REV
 0x0000U

	)

188 #iâdeà
__MPU_PRESENT


189 
	#__MPU_PRESENT
 0U

	)

193 #iâdeà
__VTOR_PRESENT


194 
	#__VTOR_PRESENT
 0U

	)

198 #iâdeà
__NVIC_PRIO_BITS


199 
	#__NVIC_PRIO_BITS
 2U

	)

203 #iâdeà
__V’dÜ_SysTickCÚfig


204 
	#__V’dÜ_SysTickCÚfig
 0U

	)

217 #ifdeà
__ýlu¥lus


218 
	#__I
 vÞ©ž

	)

220 
	#__I
 vÞ©žcÚ¡

	)

222 
	#__O
 vÞ©ž

	)

223 
	#__IO
 vÞ©ž

	)

226 
	#__IM
 vÞ©žcÚ¡

	)

227 
	#__OM
 vÞ©ž

	)

228 
	#__IOM
 vÞ©ž

	)

262 
ušt32_t
 
_»£rved0
:28;

263 
ušt32_t
 
V
:1;

264 
ušt32_t
 
C
:1;

265 
ušt32_t
 
Z
:1;

266 
ušt32_t
 
N
:1;

267 } 
b
;

268 
ušt32_t
 
w
;

269 } 
	tAPSR_Ty³
;

272 
	#APSR_N_Pos
 31U

	)

273 
	#APSR_N_Msk
 (1UL << 
APSR_N_Pos
è

	)

275 
	#APSR_Z_Pos
 30U

	)

276 
	#APSR_Z_Msk
 (1UL << 
APSR_Z_Pos
è

	)

278 
	#APSR_C_Pos
 29U

	)

279 
	#APSR_C_Msk
 (1UL << 
APSR_C_Pos
è

	)

281 
	#APSR_V_Pos
 28U

	)

282 
	#APSR_V_Msk
 (1UL << 
APSR_V_Pos
è

	)

292 
ušt32_t
 
ISR
:9;

293 
ušt32_t
 
_»£rved0
:23;

294 } 
b
;

295 
ušt32_t
 
w
;

296 } 
	tIPSR_Ty³
;

299 
	#IPSR_ISR_Pos
 0U

	)

300 
	#IPSR_ISR_Msk
 (0x1FFUL )

	)

310 
ušt32_t
 
ISR
:9;

311 
ušt32_t
 
_»£rved0
:15;

312 
ušt32_t
 
T
:1;

313 
ušt32_t
 
_»£rved1
:3;

314 
ušt32_t
 
V
:1;

315 
ušt32_t
 
C
:1;

316 
ušt32_t
 
Z
:1;

317 
ušt32_t
 
N
:1;

318 } 
b
;

319 
ušt32_t
 
w
;

320 } 
	txPSR_Ty³
;

323 
	#xPSR_N_Pos
 31U

	)

324 
	#xPSR_N_Msk
 (1UL << 
xPSR_N_Pos
è

	)

326 
	#xPSR_Z_Pos
 30U

	)

327 
	#xPSR_Z_Msk
 (1UL << 
xPSR_Z_Pos
è

	)

329 
	#xPSR_C_Pos
 29U

	)

330 
	#xPSR_C_Msk
 (1UL << 
xPSR_C_Pos
è

	)

332 
	#xPSR_V_Pos
 28U

	)

333 
	#xPSR_V_Msk
 (1UL << 
xPSR_V_Pos
è

	)

335 
	#xPSR_T_Pos
 24U

	)

336 
	#xPSR_T_Msk
 (1UL << 
xPSR_T_Pos
è

	)

338 
	#xPSR_ISR_Pos
 0U

	)

339 
	#xPSR_ISR_Msk
 (0x1FFUL )

	)

349 
ušt32_t
 
nPRIV
:1;

350 
ušt32_t
 
SPSEL
:1;

351 
ušt32_t
 
_»£rved1
:30;

352 } 
b
;

353 
ušt32_t
 
w
;

354 } 
	tCONTROL_Ty³
;

357 
	#CONTROL_SPSEL_Pos
 1U

	)

358 
	#CONTROL_SPSEL_Msk
 (1UL << 
CONTROL_SPSEL_Pos
è

	)

360 
	#CONTROL_nPRIV_Pos
 0U

	)

361 
	#CONTROL_nPRIV_Msk
 (1UL )

	)

378 
__IOM
 
ušt32_t
 
ISER
[1U];

379 
ušt32_t
 
RESERVED0
[31U];

380 
__IOM
 
ušt32_t
 
ICER
[1U];

381 
ušt32_t
 
RSERVED1
[31U];

382 
__IOM
 
ušt32_t
 
ISPR
[1U];

383 
ušt32_t
 
RESERVED2
[31U];

384 
__IOM
 
ušt32_t
 
ICPR
[1U];

385 
ušt32_t
 
RESERVED3
[31U];

386 
ušt32_t
 
RESERVED4
[64U];

387 
__IOM
 
ušt32_t
 
IP
[8U];

388 } 
	tNVIC_Ty³
;

405 
__IM
 
ušt32_t
 
CPUID
;

406 
__IOM
 
ušt32_t
 
ICSR
;

407 #ià(
__VTOR_PRESENT
 == 1U)

408 
__IOM
 
ušt32_t
 
VTOR
;

410 
ušt32_t
 
RESERVED0
;

412 
__IOM
 
ušt32_t
 
AIRCR
;

413 
__IOM
 
ušt32_t
 
SCR
;

414 
__IOM
 
ušt32_t
 
CCR
;

415 
ušt32_t
 
RESERVED1
;

416 
__IOM
 
ušt32_t
 
SHP
[2U];

417 
__IOM
 
ušt32_t
 
SHCSR
;

418 } 
	tSCB_Ty³
;

421 
	#SCB_CPUID_IMPLEMENTER_Pos
 24U

	)

422 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos
è

	)

424 
	#SCB_CPUID_VARIANT_Pos
 20U

	)

425 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos
è

	)

427 
	#SCB_CPUID_ARCHITECTURE_Pos
 16U

	)

428 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos
è

	)

430 
	#SCB_CPUID_PARTNO_Pos
 4U

	)

431 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos
è

	)

433 
	#SCB_CPUID_REVISION_Pos
 0U

	)

434 
	#SCB_CPUID_REVISION_Msk
 (0xFUL )

	)

437 
	#SCB_ICSR_NMIPENDSET_Pos
 31U

	)

438 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos
è

	)

440 
	#SCB_ICSR_PENDSVSET_Pos
 28U

	)

441 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos
è

	)

443 
	#SCB_ICSR_PENDSVCLR_Pos
 27U

	)

444 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos
è

	)

446 
	#SCB_ICSR_PENDSTSET_Pos
 26U

	)

447 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos
è

	)

449 
	#SCB_ICSR_PENDSTCLR_Pos
 25U

	)

450 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos
è

	)

452 
	#SCB_ICSR_ISRPREEMPT_Pos
 23U

	)

453 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos
è

	)

455 
	#SCB_ICSR_ISRPENDING_Pos
 22U

	)

456 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos
è

	)

458 
	#SCB_ICSR_VECTPENDING_Pos
 12U

	)

459 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos
è

	)

461 
	#SCB_ICSR_VECTACTIVE_Pos
 0U

	)

462 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL )

	)

464 #ià(
__VTOR_PRESENT
 == 1U)

466 
	#SCB_VTOR_TBLOFF_Pos
 8U

	)

467 
	#SCB_VTOR_TBLOFF_Msk
 (0xFFFFFFUL << 
SCB_VTOR_TBLOFF_Pos
è

	)

471 
	#SCB_AIRCR_VECTKEY_Pos
 16U

	)

472 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos
è

	)

474 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16U

	)

475 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos
è

	)

477 
	#SCB_AIRCR_ENDIANESS_Pos
 15U

	)

478 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos
è

	)

480 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2U

	)

481 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos
è

	)

483 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1U

	)

484 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos
è

	)

487 
	#SCB_SCR_SEVONPEND_Pos
 4U

	)

488 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos
è

	)

490 
	#SCB_SCR_SLEEPDEEP_Pos
 2U

	)

491 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos
è

	)

493 
	#SCB_SCR_SLEEPONEXIT_Pos
 1U

	)

494 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos
è

	)

497 
	#SCB_CCR_STKALIGN_Pos
 9U

	)

498 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos
è

	)

500 
	#SCB_CCR_UNALIGN_TRP_Pos
 3U

	)

501 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos
è

	)

504 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15U

	)

505 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos
è

	)

522 
__IOM
 
ušt32_t
 
CTRL
;

523 
__IOM
 
ušt32_t
 
LOAD
;

524 
__IOM
 
ušt32_t
 
VAL
;

525 
__IM
 
ušt32_t
 
CALIB
;

526 } 
	tSysTick_Ty³
;

529 
	#SysTick_CTRL_COUNTFLAG_Pos
 16U

	)

530 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos
è

	)

532 
	#SysTick_CTRL_CLKSOURCE_Pos
 2U

	)

533 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos
è

	)

535 
	#SysTick_CTRL_TICKINT_Pos
 1U

	)

536 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos
è

	)

538 
	#SysTick_CTRL_ENABLE_Pos
 0U

	)

539 
	#SysTick_CTRL_ENABLE_Msk
 (1UL )

	)

542 
	#SysTick_LOAD_RELOAD_Pos
 0U

	)

543 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL )

	)

546 
	#SysTick_VAL_CURRENT_Pos
 0U

	)

547 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL )

	)

550 
	#SysTick_CALIB_NOREF_Pos
 31U

	)

551 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos
è

	)

553 
	#SysTick_CALIB_SKEW_Pos
 30U

	)

554 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos
è

	)

556 
	#SysTick_CALIB_TENMS_Pos
 0U

	)

557 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL )

	)

561 #ià(
__MPU_PRESENT
 == 1U)

574 
__IM
 
ušt32_t
 
TYPE
;

575 
__IOM
 
ušt32_t
 
CTRL
;

576 
__IOM
 
ušt32_t
 
RNR
;

577 
__IOM
 
ušt32_t
 
RBAR
;

578 
__IOM
 
ušt32_t
 
RASR
;

579 } 
	tMPU_Ty³
;

582 
	#MPU_TYPE_IREGION_Pos
 16U

	)

583 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos
è

	)

585 
	#MPU_TYPE_DREGION_Pos
 8U

	)

586 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos
è

	)

588 
	#MPU_TYPE_SEPARATE_Pos
 0U

	)

589 
	#MPU_TYPE_SEPARATE_Msk
 (1UL )

	)

592 
	#MPU_CTRL_PRIVDEFENA_Pos
 2U

	)

593 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos
è

	)

595 
	#MPU_CTRL_HFNMIENA_Pos
 1U

	)

596 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos
è

	)

598 
	#MPU_CTRL_ENABLE_Pos
 0U

	)

599 
	#MPU_CTRL_ENABLE_Msk
 (1UL )

	)

602 
	#MPU_RNR_REGION_Pos
 0U

	)

603 
	#MPU_RNR_REGION_Msk
 (0xFFUL )

	)

606 
	#MPU_RBAR_ADDR_Pos
 8U

	)

607 
	#MPU_RBAR_ADDR_Msk
 (0xFFFFFFUL << 
MPU_RBAR_ADDR_Pos
è

	)

609 
	#MPU_RBAR_VALID_Pos
 4U

	)

610 
	#MPU_RBAR_VALID_Msk
 (1UL << 
MPU_RBAR_VALID_Pos
è

	)

612 
	#MPU_RBAR_REGION_Pos
 0U

	)

613 
	#MPU_RBAR_REGION_Msk
 (0xFUL )

	)

616 
	#MPU_RASR_ATTRS_Pos
 16U

	)

617 
	#MPU_RASR_ATTRS_Msk
 (0xFFFFUL << 
MPU_RASR_ATTRS_Pos
è

	)

619 
	#MPU_RASR_XN_Pos
 28U

	)

620 
	#MPU_RASR_XN_Msk
 (1UL << 
MPU_RASR_XN_Pos
è

	)

622 
	#MPU_RASR_AP_Pos
 24U

	)

623 
	#MPU_RASR_AP_Msk
 (0x7UL << 
MPU_RASR_AP_Pos
è

	)

625 
	#MPU_RASR_TEX_Pos
 19U

	)

626 
	#MPU_RASR_TEX_Msk
 (0x7UL << 
MPU_RASR_TEX_Pos
è

	)

628 
	#MPU_RASR_S_Pos
 18U

	)

629 
	#MPU_RASR_S_Msk
 (1UL << 
MPU_RASR_S_Pos
è

	)

631 
	#MPU_RASR_C_Pos
 17U

	)

632 
	#MPU_RASR_C_Msk
 (1UL << 
MPU_RASR_C_Pos
è

	)

634 
	#MPU_RASR_B_Pos
 16U

	)

635 
	#MPU_RASR_B_Msk
 (1UL << 
MPU_RASR_B_Pos
è

	)

637 
	#MPU_RASR_SRD_Pos
 8U

	)

638 
	#MPU_RASR_SRD_Msk
 (0xFFUL << 
MPU_RASR_SRD_Pos
è

	)

640 
	#MPU_RASR_SIZE_Pos
 1U

	)

641 
	#MPU_RASR_SIZE_Msk
 (0x1FUL << 
MPU_RASR_SIZE_Pos
è

	)

643 
	#MPU_RASR_ENABLE_Pos
 0U

	)

644 
	#MPU_RASR_ENABLE_Msk
 (1UL )

	)

673 
	#_VAL2FLD
(
f›ld
, 
v®ue
è((v®u<< f›ld ## 
_Pos
è& f›ld ## 
_Msk
)

	)

681 
	#_FLD2VAL
(
f›ld
, 
v®ue
è((v®u& f›ld ## 
_Msk
è>> f›ld ## 
_Pos
)

	)

694 
	#SCS_BASE
 (0xE000E000ULè

	)

695 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010ULè

	)

696 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100ULè

	)

697 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00ULè

	)

699 
	#SCB
 ((
SCB_Ty³
 *è
SCB_BASE
 )

	)

700 
	#SysTick
 ((
SysTick_Ty³
 *è
SysTick_BASE
 )

	)

701 
	#NVIC
 ((
NVIC_Ty³
 *è
NVIC_BASE
 )

	)

703 #ià(
__MPU_PRESENT
 == 1U)

704 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90ULè

	)

705 
	#MPU
 ((
MPU_Ty³
 *è
MPU_BASE
 )

	)

735 
	#_BIT_SHIFT
(
IRQn
èÐ((((
ušt32_t
)(
št32_t
)(IRQn)èè& 0x03ULè* 8UL)

	)

736 
	#_SHP_IDX
(
IRQn
èÐ(((((
ušt32_t
)(
št32_t
)(IRQn)è& 0x0FUL)-8ULè>> 2ULè)

	)

737 
	#_IP_IDX
(
IRQn
èÐ(((
ušt32_t
)(
št32_t
)(IRQn)è>> 2ULè)

	)

745 
__STATIC_INLINE
 
NVIC_EÇbËIRQ
(
IRQn_Ty³
 
IRQn
)

747 
NVIC
->
ISER
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL));

756 
__STATIC_INLINE
 
NVIC_Di§bËIRQ
(
IRQn_Ty³
 
IRQn
)

758 
NVIC
->
ICER
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL));

769 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

771 ((
ušt32_t
)(((
NVIC
->
ISPR
[0U] & (1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

780 
__STATIC_INLINE
 
NVIC_S‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

782 
NVIC
->
ISPR
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL));

791 
__STATIC_INLINE
 
NVIC_CË¬P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

793 
NVIC
->
ICPR
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL));

804 
__STATIC_INLINE
 
NVIC_S‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
´iÜ™y
)

806 ià((
št32_t
)(
IRQn
) < 0)

808 
SCB
->
SHP
[
_SHP_IDX
(
IRQn
)] = ((
ušt32_t
)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << 
_BIT_SHIFT
(IRQn))) |

809 (((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)è& (
ušt32_t
)0xFFULè<< 
_BIT_SHIFT
(
IRQn
)));

813 
NVIC
->
IP
[
_IP_IDX
(
IRQn
)] = ((
ušt32_t
)(NVIC->IP[_IP_IDX(IRQn)] & ~(0xFFUL << 
_BIT_SHIFT
(IRQn))) |

814 (((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)è& (
ušt32_t
)0xFFULè<< 
_BIT_SHIFT
(
IRQn
)));

828 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘PriÜ™y
(
IRQn_Ty³
 
IRQn
)

831 ià((
št32_t
)(
IRQn
) < 0)

833 ((
ušt32_t
)(((
SCB
->
SHP
[
_SHP_IDX
(
IRQn
)] >> 
_BIT_SHIFT
(IRQnèè& (ušt32_t)0xFFULè>> (8U - 
__NVIC_PRIO_BITS
)));

837 ((
ušt32_t
)(((
NVIC
->
IP
[ 
_IP_IDX
(
IRQn
)] >> 
_BIT_SHIFT
(IRQnèè& (ušt32_t)0xFFULè>> (8U - 
__NVIC_PRIO_BITS
)));

846 
__STATIC_INLINE
 
NVIC_Sy¡emRe£t
()

848 
__DSB
();

850 
SCB
->
AIRCR
 = ((0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

851 
SCB_AIRCR_SYSRESETREQ_Msk
);

852 
__DSB
();

856 
__NOP
();

872 #ià(
__V’dÜ_SysTickCÚfig
 == 0U)

885 
__STATIC_INLINE
 
ušt32_t
 
SysTick_CÚfig
(ušt32_ˆ
ticks
)

887 ià((
ticks
 - 1ULè> 
SysTick_LOAD_RELOAD_Msk
)

892 
SysTick
->
LOAD
 = (
ušt32_t
)(
ticks
 - 1UL);

893 
NVIC_S‘PriÜ™y
 (
SysTick_IRQn
, (1UL << 
__NVIC_PRIO_BITS
) - 1UL);

894 
SysTick
->
VAL
 = 0UL;

895 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

896 
SysTick_CTRL_TICKINT_Msk
 |

897 
SysTick_CTRL_ENABLE_Msk
;

908 #ifdeà
__ýlu¥lus


	@Drivers/CMSIS/Include/core_cm3.h

35 #ià 
defšed
 ( 
__ICCARM__
 )

36 #´agm¨
sy¡em_šþude


37 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

38 #´agm¨
þªg
 
sy¡em_h—d”


41 #iâdeà
__CORE_CM3_H_GENERIC


42 
	#__CORE_CM3_H_GENERIC


	)

44 
	~<¡dšt.h
>

46 #ifdeà
__ýlu¥lus


74 
	#__CM3_CMSIS_VERSION_MAIN
 (0x04Uè

	)

75 
	#__CM3_CMSIS_VERSION_SUB
 (0x1EUè

	)

76 
	#__CM3_CMSIS_VERSION
 ((
__CM3_CMSIS_VERSION_MAIN
 << 16Uè| \

	)

77 
__CM3_CMSIS_VERSION_SUB
 )

79 
	#__CORTEX_M
 (0x03Uè

	)

82 #ià 
defšed
 ( 
__CC_ARM
 )

83 
	#__ASM
 
__asm


	)

84 
	#__INLINE
 
__šlše


	)

85 
	#__STATIC_INLINE
 
__šlše


	)

87 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

88 
	#__ASM
 
__asm


	)

89 
	#__INLINE
 
__šlše


	)

90 
	#__STATIC_INLINE
 
__šlše


	)

92 #–ià
defšed
 ( 
__GNUC__
 )

93 
	#__ASM
 
__asm


	)

94 
	#__INLINE
 
šlše


	)

95 
	#__STATIC_INLINE
 
šlše


	)

97 #–ià
defšed
 ( 
__ICCARM__
 )

98 
	#__ASM
 
__asm


	)

99 
	#__INLINE
 
šlše


	)

100 
	#__STATIC_INLINE
 
šlše


	)

102 #–ià
defšed
 ( 
__TMS470__
 )

103 
	#__ASM
 
__asm


	)

104 
	#__STATIC_INLINE
 
šlše


	)

106 #–ià
defšed
 ( 
__TASKING__
 )

107 
	#__ASM
 
__asm


	)

108 
	#__INLINE
 
šlše


	)

109 
	#__STATIC_INLINE
 
šlše


	)

111 #–ià
defšed
 ( 
__CSMC__
 )

112 
	#__·cked


	)

113 
	#__ASM
 
_asm


	)

114 
	#__INLINE
 
šlše


	)

115 
	#__STATIC_INLINE
 
šlše


	)

118 #”rÜ 
Unknown
 
compž”


124 
	#__FPU_USED
 0U

	)

126 #ià
defšed
 ( 
__CC_ARM
 )

127 #ià
defšed
 
__TARGET_FPU_VFP


131 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

132 #ià
defšed
 
__ARM_PCS_VFP


136 #–ià
defšed
 ( 
__GNUC__
 )

137 #ià
defšed
 (
__VFP_FP__
è&& !defšed(
__SOFTFP__
)

141 #–ià
defšed
 ( 
__ICCARM__
 )

142 #ià
defšed
 
__ARMVFP__


146 #–ià
defšed
 ( 
__TMS470__
 )

147 #ià
defšed
 
__TI_VFP_SUPPORT__


151 #–ià
defšed
 ( 
__TASKING__
 )

152 #ià
defšed
 
__FPU_VFP__


156 #–ià
defšed
 ( 
__CSMC__
 )

157 #iàÐ
__CSMC__
 & 0x400U)

163 
	~"cÜe_cmIn¡r.h
"

164 
	~"cÜe_cmFunc.h
"

166 #ifdeà
__ýlu¥lus


172 #iâdeà
__CMSIS_GENERIC


174 #iâdeà
__CORE_CM3_H_DEPENDANT


175 
	#__CORE_CM3_H_DEPENDANT


	)

177 #ifdeà
__ýlu¥lus


182 #ià
defšed
 
__CHECK_DEVICE_DEFINES


183 #iâdeà
__CM3_REV


184 
	#__CM3_REV
 0x0200U

	)

188 #iâdeà
__MPU_PRESENT


189 
	#__MPU_PRESENT
 0U

	)

193 #iâdeà
__NVIC_PRIO_BITS


194 
	#__NVIC_PRIO_BITS
 4U

	)

198 #iâdeà
__V’dÜ_SysTickCÚfig


199 
	#__V’dÜ_SysTickCÚfig
 0U

	)

212 #ifdeà
__ýlu¥lus


213 
	#__I
 vÞ©ž

	)

215 
	#__I
 vÞ©žcÚ¡

	)

217 
	#__O
 vÞ©ž

	)

218 
	#__IO
 vÞ©ž

	)

221 
	#__IM
 vÞ©žcÚ¡

	)

222 
	#__OM
 vÞ©ž

	)

223 
	#__IOM
 vÞ©ž

	)

258 
ušt32_t
 
_»£rved0
:27;

259 
ušt32_t
 
Q
:1;

260 
ušt32_t
 
V
:1;

261 
ušt32_t
 
C
:1;

262 
ušt32_t
 
Z
:1;

263 
ušt32_t
 
N
:1;

264 } 
b
;

265 
ušt32_t
 
w
;

266 } 
	tAPSR_Ty³
;

269 
	#APSR_N_Pos
 31U

	)

270 
	#APSR_N_Msk
 (1UL << 
APSR_N_Pos
è

	)

272 
	#APSR_Z_Pos
 30U

	)

273 
	#APSR_Z_Msk
 (1UL << 
APSR_Z_Pos
è

	)

275 
	#APSR_C_Pos
 29U

	)

276 
	#APSR_C_Msk
 (1UL << 
APSR_C_Pos
è

	)

278 
	#APSR_V_Pos
 28U

	)

279 
	#APSR_V_Msk
 (1UL << 
APSR_V_Pos
è

	)

281 
	#APSR_Q_Pos
 27U

	)

282 
	#APSR_Q_Msk
 (1UL << 
APSR_Q_Pos
è

	)

292 
ušt32_t
 
ISR
:9;

293 
ušt32_t
 
_»£rved0
:23;

294 } 
b
;

295 
ušt32_t
 
w
;

296 } 
	tIPSR_Ty³
;

299 
	#IPSR_ISR_Pos
 0U

	)

300 
	#IPSR_ISR_Msk
 (0x1FFUL )

	)

310 
ušt32_t
 
ISR
:9;

311 
ušt32_t
 
_»£rved0
:15;

312 
ušt32_t
 
T
:1;

313 
ušt32_t
 
IT
:2;

314 
ušt32_t
 
Q
:1;

315 
ušt32_t
 
V
:1;

316 
ušt32_t
 
C
:1;

317 
ušt32_t
 
Z
:1;

318 
ušt32_t
 
N
:1;

319 } 
b
;

320 
ušt32_t
 
w
;

321 } 
	txPSR_Ty³
;

324 
	#xPSR_N_Pos
 31U

	)

325 
	#xPSR_N_Msk
 (1UL << 
xPSR_N_Pos
è

	)

327 
	#xPSR_Z_Pos
 30U

	)

328 
	#xPSR_Z_Msk
 (1UL << 
xPSR_Z_Pos
è

	)

330 
	#xPSR_C_Pos
 29U

	)

331 
	#xPSR_C_Msk
 (1UL << 
xPSR_C_Pos
è

	)

333 
	#xPSR_V_Pos
 28U

	)

334 
	#xPSR_V_Msk
 (1UL << 
xPSR_V_Pos
è

	)

336 
	#xPSR_Q_Pos
 27U

	)

337 
	#xPSR_Q_Msk
 (1UL << 
xPSR_Q_Pos
è

	)

339 
	#xPSR_IT_Pos
 25U

	)

340 
	#xPSR_IT_Msk
 (3UL << 
xPSR_IT_Pos
è

	)

342 
	#xPSR_T_Pos
 24U

	)

343 
	#xPSR_T_Msk
 (1UL << 
xPSR_T_Pos
è

	)

345 
	#xPSR_ISR_Pos
 0U

	)

346 
	#xPSR_ISR_Msk
 (0x1FFUL )

	)

356 
ušt32_t
 
nPRIV
:1;

357 
ušt32_t
 
SPSEL
:1;

358 
ušt32_t
 
_»£rved1
:30;

359 } 
b
;

360 
ušt32_t
 
w
;

361 } 
	tCONTROL_Ty³
;

364 
	#CONTROL_SPSEL_Pos
 1U

	)

365 
	#CONTROL_SPSEL_Msk
 (1UL << 
CONTROL_SPSEL_Pos
è

	)

367 
	#CONTROL_nPRIV_Pos
 0U

	)

368 
	#CONTROL_nPRIV_Msk
 (1UL )

	)

385 
__IOM
 
ušt32_t
 
ISER
[8U];

386 
ušt32_t
 
RESERVED0
[24U];

387 
__IOM
 
ušt32_t
 
ICER
[8U];

388 
ušt32_t
 
RSERVED1
[24U];

389 
__IOM
 
ušt32_t
 
ISPR
[8U];

390 
ušt32_t
 
RESERVED2
[24U];

391 
__IOM
 
ušt32_t
 
ICPR
[8U];

392 
ušt32_t
 
RESERVED3
[24U];

393 
__IOM
 
ušt32_t
 
IABR
[8U];

394 
ušt32_t
 
RESERVED4
[56U];

395 
__IOM
 
ušt8_t
 
IP
[240U];

396 
ušt32_t
 
RESERVED5
[644U];

397 
__OM
 
ušt32_t
 
STIR
;

398 } 
	tNVIC_Ty³
;

401 
	#NVIC_STIR_INTID_Pos
 0U

	)

402 
	#NVIC_STIR_INTID_Msk
 (0x1FFUL )

	)

419 
__IM
 
ušt32_t
 
CPUID
;

420 
__IOM
 
ušt32_t
 
ICSR
;

421 
__IOM
 
ušt32_t
 
VTOR
;

422 
__IOM
 
ušt32_t
 
AIRCR
;

423 
__IOM
 
ušt32_t
 
SCR
;

424 
__IOM
 
ušt32_t
 
CCR
;

425 
__IOM
 
ušt8_t
 
SHP
[12U];

426 
__IOM
 
ušt32_t
 
SHCSR
;

427 
__IOM
 
ušt32_t
 
CFSR
;

428 
__IOM
 
ušt32_t
 
HFSR
;

429 
__IOM
 
ušt32_t
 
DFSR
;

430 
__IOM
 
ušt32_t
 
MMFAR
;

431 
__IOM
 
ušt32_t
 
BFAR
;

432 
__IOM
 
ušt32_t
 
AFSR
;

433 
__IM
 
ušt32_t
 
PFR
[2U];

434 
__IM
 
ušt32_t
 
DFR
;

435 
__IM
 
ušt32_t
 
ADR
;

436 
__IM
 
ušt32_t
 
MMFR
[4U];

437 
__IM
 
ušt32_t
 
ISAR
[5U];

438 
ušt32_t
 
RESERVED0
[5U];

439 
__IOM
 
ušt32_t
 
CPACR
;

440 } 
	tSCB_Ty³
;

443 
	#SCB_CPUID_IMPLEMENTER_Pos
 24U

	)

444 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos
è

	)

446 
	#SCB_CPUID_VARIANT_Pos
 20U

	)

447 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos
è

	)

449 
	#SCB_CPUID_ARCHITECTURE_Pos
 16U

	)

450 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos
è

	)

452 
	#SCB_CPUID_PARTNO_Pos
 4U

	)

453 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos
è

	)

455 
	#SCB_CPUID_REVISION_Pos
 0U

	)

456 
	#SCB_CPUID_REVISION_Msk
 (0xFUL )

	)

459 
	#SCB_ICSR_NMIPENDSET_Pos
 31U

	)

460 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos
è

	)

462 
	#SCB_ICSR_PENDSVSET_Pos
 28U

	)

463 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos
è

	)

465 
	#SCB_ICSR_PENDSVCLR_Pos
 27U

	)

466 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos
è

	)

468 
	#SCB_ICSR_PENDSTSET_Pos
 26U

	)

469 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos
è

	)

471 
	#SCB_ICSR_PENDSTCLR_Pos
 25U

	)

472 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos
è

	)

474 
	#SCB_ICSR_ISRPREEMPT_Pos
 23U

	)

475 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos
è

	)

477 
	#SCB_ICSR_ISRPENDING_Pos
 22U

	)

478 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos
è

	)

480 
	#SCB_ICSR_VECTPENDING_Pos
 12U

	)

481 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos
è

	)

483 
	#SCB_ICSR_RETTOBASE_Pos
 11U

	)

484 
	#SCB_ICSR_RETTOBASE_Msk
 (1UL << 
SCB_ICSR_RETTOBASE_Pos
è

	)

486 
	#SCB_ICSR_VECTACTIVE_Pos
 0U

	)

487 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL )

	)

490 #ià(
__CM3_REV
 < 0x0201U)

491 
	#SCB_VTOR_TBLBASE_Pos
 29U

	)

492 
	#SCB_VTOR_TBLBASE_Msk
 (1UL << 
SCB_VTOR_TBLBASE_Pos
è

	)

494 
	#SCB_VTOR_TBLOFF_Pos
 7U

	)

495 
	#SCB_VTOR_TBLOFF_Msk
 (0x3FFFFFUL << 
SCB_VTOR_TBLOFF_Pos
è

	)

497 
	#SCB_VTOR_TBLOFF_Pos
 7U

	)

498 
	#SCB_VTOR_TBLOFF_Msk
 (0x1FFFFFFUL << 
SCB_VTOR_TBLOFF_Pos
è

	)

502 
	#SCB_AIRCR_VECTKEY_Pos
 16U

	)

503 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos
è

	)

505 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16U

	)

506 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos
è

	)

508 
	#SCB_AIRCR_ENDIANESS_Pos
 15U

	)

509 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos
è

	)

511 
	#SCB_AIRCR_PRIGROUP_Pos
 8U

	)

512 
	#SCB_AIRCR_PRIGROUP_Msk
 (7UL << 
SCB_AIRCR_PRIGROUP_Pos
è

	)

514 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2U

	)

515 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos
è

	)

517 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1U

	)

518 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos
è

	)

520 
	#SCB_AIRCR_VECTRESET_Pos
 0U

	)

521 
	#SCB_AIRCR_VECTRESET_Msk
 (1UL )

	)

524 
	#SCB_SCR_SEVONPEND_Pos
 4U

	)

525 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos
è

	)

527 
	#SCB_SCR_SLEEPDEEP_Pos
 2U

	)

528 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos
è

	)

530 
	#SCB_SCR_SLEEPONEXIT_Pos
 1U

	)

531 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos
è

	)

534 
	#SCB_CCR_STKALIGN_Pos
 9U

	)

535 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos
è

	)

537 
	#SCB_CCR_BFHFNMIGN_Pos
 8U

	)

538 
	#SCB_CCR_BFHFNMIGN_Msk
 (1UL << 
SCB_CCR_BFHFNMIGN_Pos
è

	)

540 
	#SCB_CCR_DIV_0_TRP_Pos
 4U

	)

541 
	#SCB_CCR_DIV_0_TRP_Msk
 (1UL << 
SCB_CCR_DIV_0_TRP_Pos
è

	)

543 
	#SCB_CCR_UNALIGN_TRP_Pos
 3U

	)

544 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos
è

	)

546 
	#SCB_CCR_USERSETMPEND_Pos
 1U

	)

547 
	#SCB_CCR_USERSETMPEND_Msk
 (1UL << 
SCB_CCR_USERSETMPEND_Pos
è

	)

549 
	#SCB_CCR_NONBASETHRDENA_Pos
 0U

	)

550 
	#SCB_CCR_NONBASETHRDENA_Msk
 (1UL )

	)

553 
	#SCB_SHCSR_USGFAULTENA_Pos
 18U

	)

554 
	#SCB_SHCSR_USGFAULTENA_Msk
 (1UL << 
SCB_SHCSR_USGFAULTENA_Pos
è

	)

556 
	#SCB_SHCSR_BUSFAULTENA_Pos
 17U

	)

557 
	#SCB_SHCSR_BUSFAULTENA_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTENA_Pos
è

	)

559 
	#SCB_SHCSR_MEMFAULTENA_Pos
 16U

	)

560 
	#SCB_SHCSR_MEMFAULTENA_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTENA_Pos
è

	)

562 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15U

	)

563 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos
è

	)

565 
	#SCB_SHCSR_BUSFAULTPENDED_Pos
 14U

	)

566 
	#SCB_SHCSR_BUSFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTPENDED_Pos
è

	)

568 
	#SCB_SHCSR_MEMFAULTPENDED_Pos
 13U

	)

569 
	#SCB_SHCSR_MEMFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTPENDED_Pos
è

	)

571 
	#SCB_SHCSR_USGFAULTPENDED_Pos
 12U

	)

572 
	#SCB_SHCSR_USGFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_USGFAULTPENDED_Pos
è

	)

574 
	#SCB_SHCSR_SYSTICKACT_Pos
 11U

	)

575 
	#SCB_SHCSR_SYSTICKACT_Msk
 (1UL << 
SCB_SHCSR_SYSTICKACT_Pos
è

	)

577 
	#SCB_SHCSR_PENDSVACT_Pos
 10U

	)

578 
	#SCB_SHCSR_PENDSVACT_Msk
 (1UL << 
SCB_SHCSR_PENDSVACT_Pos
è

	)

580 
	#SCB_SHCSR_MONITORACT_Pos
 8U

	)

581 
	#SCB_SHCSR_MONITORACT_Msk
 (1UL << 
SCB_SHCSR_MONITORACT_Pos
è

	)

583 
	#SCB_SHCSR_SVCALLACT_Pos
 7U

	)

584 
	#SCB_SHCSR_SVCALLACT_Msk
 (1UL << 
SCB_SHCSR_SVCALLACT_Pos
è

	)

586 
	#SCB_SHCSR_USGFAULTACT_Pos
 3U

	)

587 
	#SCB_SHCSR_USGFAULTACT_Msk
 (1UL << 
SCB_SHCSR_USGFAULTACT_Pos
è

	)

589 
	#SCB_SHCSR_BUSFAULTACT_Pos
 1U

	)

590 
	#SCB_SHCSR_BUSFAULTACT_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTACT_Pos
è

	)

592 
	#SCB_SHCSR_MEMFAULTACT_Pos
 0U

	)

593 
	#SCB_SHCSR_MEMFAULTACT_Msk
 (1UL )

	)

596 
	#SCB_CFSR_USGFAULTSR_Pos
 16U

	)

597 
	#SCB_CFSR_USGFAULTSR_Msk
 (0xFFFFUL << 
SCB_CFSR_USGFAULTSR_Pos
è

	)

599 
	#SCB_CFSR_BUSFAULTSR_Pos
 8U

	)

600 
	#SCB_CFSR_BUSFAULTSR_Msk
 (0xFFUL << 
SCB_CFSR_BUSFAULTSR_Pos
è

	)

602 
	#SCB_CFSR_MEMFAULTSR_Pos
 0U

	)

603 
	#SCB_CFSR_MEMFAULTSR_Msk
 (0xFFUL )

	)

606 
	#SCB_HFSR_DEBUGEVT_Pos
 31U

	)

607 
	#SCB_HFSR_DEBUGEVT_Msk
 (1UL << 
SCB_HFSR_DEBUGEVT_Pos
è

	)

609 
	#SCB_HFSR_FORCED_Pos
 30U

	)

610 
	#SCB_HFSR_FORCED_Msk
 (1UL << 
SCB_HFSR_FORCED_Pos
è

	)

612 
	#SCB_HFSR_VECTTBL_Pos
 1U

	)

613 
	#SCB_HFSR_VECTTBL_Msk
 (1UL << 
SCB_HFSR_VECTTBL_Pos
è

	)

616 
	#SCB_DFSR_EXTERNAL_Pos
 4U

	)

617 
	#SCB_DFSR_EXTERNAL_Msk
 (1UL << 
SCB_DFSR_EXTERNAL_Pos
è

	)

619 
	#SCB_DFSR_VCATCH_Pos
 3U

	)

620 
	#SCB_DFSR_VCATCH_Msk
 (1UL << 
SCB_DFSR_VCATCH_Pos
è

	)

622 
	#SCB_DFSR_DWTTRAP_Pos
 2U

	)

623 
	#SCB_DFSR_DWTTRAP_Msk
 (1UL << 
SCB_DFSR_DWTTRAP_Pos
è

	)

625 
	#SCB_DFSR_BKPT_Pos
 1U

	)

626 
	#SCB_DFSR_BKPT_Msk
 (1UL << 
SCB_DFSR_BKPT_Pos
è

	)

628 
	#SCB_DFSR_HALTED_Pos
 0U

	)

629 
	#SCB_DFSR_HALTED_Msk
 (1UL )

	)

646 
ušt32_t
 
RESERVED0
[1U];

647 
__IM
 
ušt32_t
 
ICTR
;

648 #ià((
defšed
 
__CM3_REV
) && (__CM3_REV >= 0x200U))

649 
__IOM
 
ušt32_t
 
ACTLR
;

651 
ušt32_t
 
RESERVED1
[1U];

653 } 
	tSCnSCB_Ty³
;

656 
	#SCnSCB_ICTR_INTLINESNUM_Pos
 0U

	)

657 
	#SCnSCB_ICTR_INTLINESNUM_Msk
 (0xFUL )

	)

661 
	#SCnSCB_ACTLR_DISFOLD_Pos
 2U

	)

662 
	#SCnSCB_ACTLR_DISFOLD_Msk
 (1UL << 
SCnSCB_ACTLR_DISFOLD_Pos
è

	)

664 
	#SCnSCB_ACTLR_DISDEFWBUF_Pos
 1U

	)

665 
	#SCnSCB_ACTLR_DISDEFWBUF_Msk
 (1UL << 
SCnSCB_ACTLR_DISDEFWBUF_Pos
è

	)

667 
	#SCnSCB_ACTLR_DISMCYCINT_Pos
 0U

	)

668 
	#SCnSCB_ACTLR_DISMCYCINT_Msk
 (1UL )

	)

685 
__IOM
 
ušt32_t
 
CTRL
;

686 
__IOM
 
ušt32_t
 
LOAD
;

687 
__IOM
 
ušt32_t
 
VAL
;

688 
__IM
 
ušt32_t
 
CALIB
;

689 } 
	tSysTick_Ty³
;

692 
	#SysTick_CTRL_COUNTFLAG_Pos
 16U

	)

693 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos
è

	)

695 
	#SysTick_CTRL_CLKSOURCE_Pos
 2U

	)

696 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos
è

	)

698 
	#SysTick_CTRL_TICKINT_Pos
 1U

	)

699 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos
è

	)

701 
	#SysTick_CTRL_ENABLE_Pos
 0U

	)

702 
	#SysTick_CTRL_ENABLE_Msk
 (1UL )

	)

705 
	#SysTick_LOAD_RELOAD_Pos
 0U

	)

706 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL )

	)

709 
	#SysTick_VAL_CURRENT_Pos
 0U

	)

710 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL )

	)

713 
	#SysTick_CALIB_NOREF_Pos
 31U

	)

714 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos
è

	)

716 
	#SysTick_CALIB_SKEW_Pos
 30U

	)

717 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos
è

	)

719 
	#SysTick_CALIB_TENMS_Pos
 0U

	)

720 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL )

	)

737 
__OM
 union

739 
__OM
 
ušt8_t
 
u8
;

740 
__OM
 
ušt16_t
 
u16
;

741 
__OM
 
ušt32_t
 
u32
;

742 } 
PORT
 [32U];

743 
ušt32_t
 
RESERVED0
[864U];

744 
__IOM
 
ušt32_t
 
TER
;

745 
ušt32_t
 
RESERVED1
[15U];

746 
__IOM
 
ušt32_t
 
TPR
;

747 
ušt32_t
 
RESERVED2
[15U];

748 
__IOM
 
ušt32_t
 
TCR
;

749 
ušt32_t
 
RESERVED3
[29U];

750 
__OM
 
ušt32_t
 
IWR
;

751 
__IM
 
ušt32_t
 
IRR
;

752 
__IOM
 
ušt32_t
 
IMCR
;

753 
ušt32_t
 
RESERVED4
[43U];

754 
__OM
 
ušt32_t
 
LAR
;

755 
__IM
 
ušt32_t
 
LSR
;

756 
ušt32_t
 
RESERVED5
[6U];

757 
__IM
 
ušt32_t
 
PID4
;

758 
__IM
 
ušt32_t
 
PID5
;

759 
__IM
 
ušt32_t
 
PID6
;

760 
__IM
 
ušt32_t
 
PID7
;

761 
__IM
 
ušt32_t
 
PID0
;

762 
__IM
 
ušt32_t
 
PID1
;

763 
__IM
 
ušt32_t
 
PID2
;

764 
__IM
 
ušt32_t
 
PID3
;

765 
__IM
 
ušt32_t
 
CID0
;

766 
__IM
 
ušt32_t
 
CID1
;

767 
__IM
 
ušt32_t
 
CID2
;

768 
__IM
 
ušt32_t
 
CID3
;

769 } 
	tITM_Ty³
;

772 
	#ITM_TPR_PRIVMASK_Pos
 0U

	)

773 
	#ITM_TPR_PRIVMASK_Msk
 (0xFUL )

	)

776 
	#ITM_TCR_BUSY_Pos
 23U

	)

777 
	#ITM_TCR_BUSY_Msk
 (1UL << 
ITM_TCR_BUSY_Pos
è

	)

779 
	#ITM_TCR_T¿ûBusID_Pos
 16U

	)

780 
	#ITM_TCR_T¿ûBusID_Msk
 (0x7FUL << 
ITM_TCR_T¿ûBusID_Pos
è

	)

782 
	#ITM_TCR_GTSFREQ_Pos
 10U

	)

783 
	#ITM_TCR_GTSFREQ_Msk
 (3UL << 
ITM_TCR_GTSFREQ_Pos
è

	)

785 
	#ITM_TCR_TSP»sÿË_Pos
 8U

	)

786 
	#ITM_TCR_TSP»sÿË_Msk
 (3UL << 
ITM_TCR_TSP»sÿË_Pos
è

	)

788 
	#ITM_TCR_SWOENA_Pos
 4U

	)

789 
	#ITM_TCR_SWOENA_Msk
 (1UL << 
ITM_TCR_SWOENA_Pos
è

	)

791 
	#ITM_TCR_DWTENA_Pos
 3U

	)

792 
	#ITM_TCR_DWTENA_Msk
 (1UL << 
ITM_TCR_DWTENA_Pos
è

	)

794 
	#ITM_TCR_SYNCENA_Pos
 2U

	)

795 
	#ITM_TCR_SYNCENA_Msk
 (1UL << 
ITM_TCR_SYNCENA_Pos
è

	)

797 
	#ITM_TCR_TSENA_Pos
 1U

	)

798 
	#ITM_TCR_TSENA_Msk
 (1UL << 
ITM_TCR_TSENA_Pos
è

	)

800 
	#ITM_TCR_ITMENA_Pos
 0U

	)

801 
	#ITM_TCR_ITMENA_Msk
 (1UL )

	)

804 
	#ITM_IWR_ATVALIDM_Pos
 0U

	)

805 
	#ITM_IWR_ATVALIDM_Msk
 (1UL )

	)

808 
	#ITM_IRR_ATREADYM_Pos
 0U

	)

809 
	#ITM_IRR_ATREADYM_Msk
 (1UL )

	)

812 
	#ITM_IMCR_INTEGRATION_Pos
 0U

	)

813 
	#ITM_IMCR_INTEGRATION_Msk
 (1UL )

	)

816 
	#ITM_LSR_By‹Acc_Pos
 2U

	)

817 
	#ITM_LSR_By‹Acc_Msk
 (1UL << 
ITM_LSR_By‹Acc_Pos
è

	)

819 
	#ITM_LSR_Acûss_Pos
 1U

	)

820 
	#ITM_LSR_Acûss_Msk
 (1UL << 
ITM_LSR_Acûss_Pos
è

	)

822 
	#ITM_LSR_P»£Á_Pos
 0U

	)

823 
	#ITM_LSR_P»£Á_Msk
 (1UL )

	)

840 
__IOM
 
ušt32_t
 
CTRL
;

841 
__IOM
 
ušt32_t
 
CYCCNT
;

842 
__IOM
 
ušt32_t
 
CPICNT
;

843 
__IOM
 
ušt32_t
 
EXCCNT
;

844 
__IOM
 
ušt32_t
 
SLEEPCNT
;

845 
__IOM
 
ušt32_t
 
LSUCNT
;

846 
__IOM
 
ušt32_t
 
FOLDCNT
;

847 
__IM
 
ušt32_t
 
PCSR
;

848 
__IOM
 
ušt32_t
 
COMP0
;

849 
__IOM
 
ušt32_t
 
MASK0
;

850 
__IOM
 
ušt32_t
 
FUNCTION0
;

851 
ušt32_t
 
RESERVED0
[1U];

852 
__IOM
 
ušt32_t
 
COMP1
;

853 
__IOM
 
ušt32_t
 
MASK1
;

854 
__IOM
 
ušt32_t
 
FUNCTION1
;

855 
ušt32_t
 
RESERVED1
[1U];

856 
__IOM
 
ušt32_t
 
COMP2
;

857 
__IOM
 
ušt32_t
 
MASK2
;

858 
__IOM
 
ušt32_t
 
FUNCTION2
;

859 
ušt32_t
 
RESERVED2
[1U];

860 
__IOM
 
ušt32_t
 
COMP3
;

861 
__IOM
 
ušt32_t
 
MASK3
;

862 
__IOM
 
ušt32_t
 
FUNCTION3
;

863 } 
	tDWT_Ty³
;

866 
	#DWT_CTRL_NUMCOMP_Pos
 28U

	)

867 
	#DWT_CTRL_NUMCOMP_Msk
 (0xFUL << 
DWT_CTRL_NUMCOMP_Pos
è

	)

869 
	#DWT_CTRL_NOTRCPKT_Pos
 27U

	)

870 
	#DWT_CTRL_NOTRCPKT_Msk
 (0x1UL << 
DWT_CTRL_NOTRCPKT_Pos
è

	)

872 
	#DWT_CTRL_NOEXTTRIG_Pos
 26U

	)

873 
	#DWT_CTRL_NOEXTTRIG_Msk
 (0x1UL << 
DWT_CTRL_NOEXTTRIG_Pos
è

	)

875 
	#DWT_CTRL_NOCYCCNT_Pos
 25U

	)

876 
	#DWT_CTRL_NOCYCCNT_Msk
 (0x1UL << 
DWT_CTRL_NOCYCCNT_Pos
è

	)

878 
	#DWT_CTRL_NOPRFCNT_Pos
 24U

	)

879 
	#DWT_CTRL_NOPRFCNT_Msk
 (0x1UL << 
DWT_CTRL_NOPRFCNT_Pos
è

	)

881 
	#DWT_CTRL_CYCEVTENA_Pos
 22U

	)

882 
	#DWT_CTRL_CYCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CYCEVTENA_Pos
è

	)

884 
	#DWT_CTRL_FOLDEVTENA_Pos
 21U

	)

885 
	#DWT_CTRL_FOLDEVTENA_Msk
 (0x1UL << 
DWT_CTRL_FOLDEVTENA_Pos
è

	)

887 
	#DWT_CTRL_LSUEVTENA_Pos
 20U

	)

888 
	#DWT_CTRL_LSUEVTENA_Msk
 (0x1UL << 
DWT_CTRL_LSUEVTENA_Pos
è

	)

890 
	#DWT_CTRL_SLEEPEVTENA_Pos
 19U

	)

891 
	#DWT_CTRL_SLEEPEVTENA_Msk
 (0x1UL << 
DWT_CTRL_SLEEPEVTENA_Pos
è

	)

893 
	#DWT_CTRL_EXCEVTENA_Pos
 18U

	)

894 
	#DWT_CTRL_EXCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_EXCEVTENA_Pos
è

	)

896 
	#DWT_CTRL_CPIEVTENA_Pos
 17U

	)

897 
	#DWT_CTRL_CPIEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CPIEVTENA_Pos
è

	)

899 
	#DWT_CTRL_EXCTRCENA_Pos
 16U

	)

900 
	#DWT_CTRL_EXCTRCENA_Msk
 (0x1UL << 
DWT_CTRL_EXCTRCENA_Pos
è

	)

902 
	#DWT_CTRL_PCSAMPLENA_Pos
 12U

	)

903 
	#DWT_CTRL_PCSAMPLENA_Msk
 (0x1UL << 
DWT_CTRL_PCSAMPLENA_Pos
è

	)

905 
	#DWT_CTRL_SYNCTAP_Pos
 10U

	)

906 
	#DWT_CTRL_SYNCTAP_Msk
 (0x3UL << 
DWT_CTRL_SYNCTAP_Pos
è

	)

908 
	#DWT_CTRL_CYCTAP_Pos
 9U

	)

909 
	#DWT_CTRL_CYCTAP_Msk
 (0x1UL << 
DWT_CTRL_CYCTAP_Pos
è

	)

911 
	#DWT_CTRL_POSTINIT_Pos
 5U

	)

912 
	#DWT_CTRL_POSTINIT_Msk
 (0xFUL << 
DWT_CTRL_POSTINIT_Pos
è

	)

914 
	#DWT_CTRL_POSTPRESET_Pos
 1U

	)

915 
	#DWT_CTRL_POSTPRESET_Msk
 (0xFUL << 
DWT_CTRL_POSTPRESET_Pos
è

	)

917 
	#DWT_CTRL_CYCCNTENA_Pos
 0U

	)

918 
	#DWT_CTRL_CYCCNTENA_Msk
 (0x1UL )

	)

921 
	#DWT_CPICNT_CPICNT_Pos
 0U

	)

922 
	#DWT_CPICNT_CPICNT_Msk
 (0xFFUL )

	)

925 
	#DWT_EXCCNT_EXCCNT_Pos
 0U

	)

926 
	#DWT_EXCCNT_EXCCNT_Msk
 (0xFFUL )

	)

929 
	#DWT_SLEEPCNT_SLEEPCNT_Pos
 0U

	)

930 
	#DWT_SLEEPCNT_SLEEPCNT_Msk
 (0xFFUL )

	)

933 
	#DWT_LSUCNT_LSUCNT_Pos
 0U

	)

934 
	#DWT_LSUCNT_LSUCNT_Msk
 (0xFFUL )

	)

937 
	#DWT_FOLDCNT_FOLDCNT_Pos
 0U

	)

938 
	#DWT_FOLDCNT_FOLDCNT_Msk
 (0xFFUL )

	)

941 
	#DWT_MASK_MASK_Pos
 0U

	)

942 
	#DWT_MASK_MASK_Msk
 (0x1FUL )

	)

945 
	#DWT_FUNCTION_MATCHED_Pos
 24U

	)

946 
	#DWT_FUNCTION_MATCHED_Msk
 (0x1UL << 
DWT_FUNCTION_MATCHED_Pos
è

	)

948 
	#DWT_FUNCTION_DATAVADDR1_Pos
 16U

	)

949 
	#DWT_FUNCTION_DATAVADDR1_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR1_Pos
è

	)

951 
	#DWT_FUNCTION_DATAVADDR0_Pos
 12U

	)

952 
	#DWT_FUNCTION_DATAVADDR0_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR0_Pos
è

	)

954 
	#DWT_FUNCTION_DATAVSIZE_Pos
 10U

	)

955 
	#DWT_FUNCTION_DATAVSIZE_Msk
 (0x3UL << 
DWT_FUNCTION_DATAVSIZE_Pos
è

	)

957 
	#DWT_FUNCTION_LNK1ENA_Pos
 9U

	)

958 
	#DWT_FUNCTION_LNK1ENA_Msk
 (0x1UL << 
DWT_FUNCTION_LNK1ENA_Pos
è

	)

960 
	#DWT_FUNCTION_DATAVMATCH_Pos
 8U

	)

961 
	#DWT_FUNCTION_DATAVMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_DATAVMATCH_Pos
è

	)

963 
	#DWT_FUNCTION_CYCMATCH_Pos
 7U

	)

964 
	#DWT_FUNCTION_CYCMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_CYCMATCH_Pos
è

	)

966 
	#DWT_FUNCTION_EMITRANGE_Pos
 5U

	)

967 
	#DWT_FUNCTION_EMITRANGE_Msk
 (0x1UL << 
DWT_FUNCTION_EMITRANGE_Pos
è

	)

969 
	#DWT_FUNCTION_FUNCTION_Pos
 0U

	)

970 
	#DWT_FUNCTION_FUNCTION_Msk
 (0xFUL )

	)

987 
__IOM
 
ušt32_t
 
SSPSR
;

988 
__IOM
 
ušt32_t
 
CSPSR
;

989 
ušt32_t
 
RESERVED0
[2U];

990 
__IOM
 
ušt32_t
 
ACPR
;

991 
ušt32_t
 
RESERVED1
[55U];

992 
__IOM
 
ušt32_t
 
SPPR
;

993 
ušt32_t
 
RESERVED2
[131U];

994 
__IM
 
ušt32_t
 
FFSR
;

995 
__IOM
 
ušt32_t
 
FFCR
;

996 
__IM
 
ušt32_t
 
FSCR
;

997 
ušt32_t
 
RESERVED3
[759U];

998 
__IM
 
ušt32_t
 
TRIGGER
;

999 
__IM
 
ušt32_t
 
FIFO0
;

1000 
__IM
 
ušt32_t
 
ITATBCTR2
;

1001 
ušt32_t
 
RESERVED4
[1U];

1002 
__IM
 
ušt32_t
 
ITATBCTR0
;

1003 
__IM
 
ušt32_t
 
FIFO1
;

1004 
__IOM
 
ušt32_t
 
ITCTRL
;

1005 
ušt32_t
 
RESERVED5
[39U];

1006 
__IOM
 
ušt32_t
 
CLAIMSET
;

1007 
__IOM
 
ušt32_t
 
CLAIMCLR
;

1008 
ušt32_t
 
RESERVED7
[8U];

1009 
__IM
 
ušt32_t
 
DEVID
;

1010 
__IM
 
ušt32_t
 
DEVTYPE
;

1011 } 
	tTPI_Ty³
;

1014 
	#TPI_ACPR_PRESCALER_Pos
 0U

	)

1015 
	#TPI_ACPR_PRESCALER_Msk
 (0x1FFFUL )

	)

1018 
	#TPI_SPPR_TXMODE_Pos
 0U

	)

1019 
	#TPI_SPPR_TXMODE_Msk
 (0x3UL )

	)

1022 
	#TPI_FFSR_FtNÚStÝ_Pos
 3U

	)

1023 
	#TPI_FFSR_FtNÚStÝ_Msk
 (0x1UL << 
TPI_FFSR_FtNÚStÝ_Pos
è

	)

1025 
	#TPI_FFSR_TCP»£Á_Pos
 2U

	)

1026 
	#TPI_FFSR_TCP»£Á_Msk
 (0x1UL << 
TPI_FFSR_TCP»£Á_Pos
è

	)

1028 
	#TPI_FFSR_FtStÝ³d_Pos
 1U

	)

1029 
	#TPI_FFSR_FtStÝ³d_Msk
 (0x1UL << 
TPI_FFSR_FtStÝ³d_Pos
è

	)

1031 
	#TPI_FFSR_FlInProg_Pos
 0U

	)

1032 
	#TPI_FFSR_FlInProg_Msk
 (0x1UL )

	)

1035 
	#TPI_FFCR_TrigIn_Pos
 8U

	)

1036 
	#TPI_FFCR_TrigIn_Msk
 (0x1UL << 
TPI_FFCR_TrigIn_Pos
è

	)

1038 
	#TPI_FFCR_EnFCÚt_Pos
 1U

	)

1039 
	#TPI_FFCR_EnFCÚt_Msk
 (0x1UL << 
TPI_FFCR_EnFCÚt_Pos
è

	)

1042 
	#TPI_TRIGGER_TRIGGER_Pos
 0U

	)

1043 
	#TPI_TRIGGER_TRIGGER_Msk
 (0x1UL )

	)

1046 
	#TPI_FIFO0_ITM_ATVALID_Pos
 29U

	)

1047 
	#TPI_FIFO0_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ITM_ATVALID_Pos
è

	)

1049 
	#TPI_FIFO0_ITM_by‹couÁ_Pos
 27U

	)

1050 
	#TPI_FIFO0_ITM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO0_ITM_by‹couÁ_Pos
è

	)

1052 
	#TPI_FIFO0_ETM_ATVALID_Pos
 26U

	)

1053 
	#TPI_FIFO0_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ETM_ATVALID_Pos
è

	)

1055 
	#TPI_FIFO0_ETM_by‹couÁ_Pos
 24U

	)

1056 
	#TPI_FIFO0_ETM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO0_ETM_by‹couÁ_Pos
è

	)

1058 
	#TPI_FIFO0_ETM2_Pos
 16U

	)

1059 
	#TPI_FIFO0_ETM2_Msk
 (0xFFUL << 
TPI_FIFO0_ETM2_Pos
è

	)

1061 
	#TPI_FIFO0_ETM1_Pos
 8U

	)

1062 
	#TPI_FIFO0_ETM1_Msk
 (0xFFUL << 
TPI_FIFO0_ETM1_Pos
è

	)

1064 
	#TPI_FIFO0_ETM0_Pos
 0U

	)

1065 
	#TPI_FIFO0_ETM0_Msk
 (0xFFUL )

	)

1068 
	#TPI_ITATBCTR2_ATREADY_Pos
 0U

	)

1069 
	#TPI_ITATBCTR2_ATREADY_Msk
 (0x1UL )

	)

1072 
	#TPI_FIFO1_ITM_ATVALID_Pos
 29U

	)

1073 
	#TPI_FIFO1_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ITM_ATVALID_Pos
è

	)

1075 
	#TPI_FIFO1_ITM_by‹couÁ_Pos
 27U

	)

1076 
	#TPI_FIFO1_ITM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO1_ITM_by‹couÁ_Pos
è

	)

1078 
	#TPI_FIFO1_ETM_ATVALID_Pos
 26U

	)

1079 
	#TPI_FIFO1_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ETM_ATVALID_Pos
è

	)

1081 
	#TPI_FIFO1_ETM_by‹couÁ_Pos
 24U

	)

1082 
	#TPI_FIFO1_ETM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO1_ETM_by‹couÁ_Pos
è

	)

1084 
	#TPI_FIFO1_ITM2_Pos
 16U

	)

1085 
	#TPI_FIFO1_ITM2_Msk
 (0xFFUL << 
TPI_FIFO1_ITM2_Pos
è

	)

1087 
	#TPI_FIFO1_ITM1_Pos
 8U

	)

1088 
	#TPI_FIFO1_ITM1_Msk
 (0xFFUL << 
TPI_FIFO1_ITM1_Pos
è

	)

1090 
	#TPI_FIFO1_ITM0_Pos
 0U

	)

1091 
	#TPI_FIFO1_ITM0_Msk
 (0xFFUL )

	)

1094 
	#TPI_ITATBCTR0_ATREADY_Pos
 0U

	)

1095 
	#TPI_ITATBCTR0_ATREADY_Msk
 (0x1UL )

	)

1098 
	#TPI_ITCTRL_Mode_Pos
 0U

	)

1099 
	#TPI_ITCTRL_Mode_Msk
 (0x1UL )

	)

1102 
	#TPI_DEVID_NRZVALID_Pos
 11U

	)

1103 
	#TPI_DEVID_NRZVALID_Msk
 (0x1UL << 
TPI_DEVID_NRZVALID_Pos
è

	)

1105 
	#TPI_DEVID_MANCVALID_Pos
 10U

	)

1106 
	#TPI_DEVID_MANCVALID_Msk
 (0x1UL << 
TPI_DEVID_MANCVALID_Pos
è

	)

1108 
	#TPI_DEVID_PTINVALID_Pos
 9U

	)

1109 
	#TPI_DEVID_PTINVALID_Msk
 (0x1UL << 
TPI_DEVID_PTINVALID_Pos
è

	)

1111 
	#TPI_DEVID_MšBufSz_Pos
 6U

	)

1112 
	#TPI_DEVID_MšBufSz_Msk
 (0x7UL << 
TPI_DEVID_MšBufSz_Pos
è

	)

1114 
	#TPI_DEVID_AsynClkIn_Pos
 5U

	)

1115 
	#TPI_DEVID_AsynClkIn_Msk
 (0x1UL << 
TPI_DEVID_AsynClkIn_Pos
è

	)

1117 
	#TPI_DEVID_NrT¿ûIÅut_Pos
 0U

	)

1118 
	#TPI_DEVID_NrT¿ûIÅut_Msk
 (0x1FUL )

	)

1121 
	#TPI_DEVTYPE_MajÜTy³_Pos
 4U

	)

1122 
	#TPI_DEVTYPE_MajÜTy³_Msk
 (0xFUL << 
TPI_DEVTYPE_MajÜTy³_Pos
è

	)

1124 
	#TPI_DEVTYPE_SubTy³_Pos
 0U

	)

1125 
	#TPI_DEVTYPE_SubTy³_Msk
 (0xFUL )

	)

1130 #ià(
__MPU_PRESENT
 == 1U)

1143 
__IM
 
ušt32_t
 
TYPE
;

1144 
__IOM
 
ušt32_t
 
CTRL
;

1145 
__IOM
 
ušt32_t
 
RNR
;

1146 
__IOM
 
ušt32_t
 
RBAR
;

1147 
__IOM
 
ušt32_t
 
RASR
;

1148 
__IOM
 
ušt32_t
 
RBAR_A1
;

1149 
__IOM
 
ušt32_t
 
RASR_A1
;

1150 
__IOM
 
ušt32_t
 
RBAR_A2
;

1151 
__IOM
 
ušt32_t
 
RASR_A2
;

1152 
__IOM
 
ušt32_t
 
RBAR_A3
;

1153 
__IOM
 
ušt32_t
 
RASR_A3
;

1154 } 
	tMPU_Ty³
;

1157 
	#MPU_TYPE_IREGION_Pos
 16U

	)

1158 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos
è

	)

1160 
	#MPU_TYPE_DREGION_Pos
 8U

	)

1161 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos
è

	)

1163 
	#MPU_TYPE_SEPARATE_Pos
 0U

	)

1164 
	#MPU_TYPE_SEPARATE_Msk
 (1UL )

	)

1167 
	#MPU_CTRL_PRIVDEFENA_Pos
 2U

	)

1168 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos
è

	)

1170 
	#MPU_CTRL_HFNMIENA_Pos
 1U

	)

1171 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos
è

	)

1173 
	#MPU_CTRL_ENABLE_Pos
 0U

	)

1174 
	#MPU_CTRL_ENABLE_Msk
 (1UL )

	)

1177 
	#MPU_RNR_REGION_Pos
 0U

	)

1178 
	#MPU_RNR_REGION_Msk
 (0xFFUL )

	)

1181 
	#MPU_RBAR_ADDR_Pos
 5U

	)

1182 
	#MPU_RBAR_ADDR_Msk
 (0x7FFFFFFUL << 
MPU_RBAR_ADDR_Pos
è

	)

1184 
	#MPU_RBAR_VALID_Pos
 4U

	)

1185 
	#MPU_RBAR_VALID_Msk
 (1UL << 
MPU_RBAR_VALID_Pos
è

	)

1187 
	#MPU_RBAR_REGION_Pos
 0U

	)

1188 
	#MPU_RBAR_REGION_Msk
 (0xFUL )

	)

1191 
	#MPU_RASR_ATTRS_Pos
 16U

	)

1192 
	#MPU_RASR_ATTRS_Msk
 (0xFFFFUL << 
MPU_RASR_ATTRS_Pos
è

	)

1194 
	#MPU_RASR_XN_Pos
 28U

	)

1195 
	#MPU_RASR_XN_Msk
 (1UL << 
MPU_RASR_XN_Pos
è

	)

1197 
	#MPU_RASR_AP_Pos
 24U

	)

1198 
	#MPU_RASR_AP_Msk
 (0x7UL << 
MPU_RASR_AP_Pos
è

	)

1200 
	#MPU_RASR_TEX_Pos
 19U

	)

1201 
	#MPU_RASR_TEX_Msk
 (0x7UL << 
MPU_RASR_TEX_Pos
è

	)

1203 
	#MPU_RASR_S_Pos
 18U

	)

1204 
	#MPU_RASR_S_Msk
 (1UL << 
MPU_RASR_S_Pos
è

	)

1206 
	#MPU_RASR_C_Pos
 17U

	)

1207 
	#MPU_RASR_C_Msk
 (1UL << 
MPU_RASR_C_Pos
è

	)

1209 
	#MPU_RASR_B_Pos
 16U

	)

1210 
	#MPU_RASR_B_Msk
 (1UL << 
MPU_RASR_B_Pos
è

	)

1212 
	#MPU_RASR_SRD_Pos
 8U

	)

1213 
	#MPU_RASR_SRD_Msk
 (0xFFUL << 
MPU_RASR_SRD_Pos
è

	)

1215 
	#MPU_RASR_SIZE_Pos
 1U

	)

1216 
	#MPU_RASR_SIZE_Msk
 (0x1FUL << 
MPU_RASR_SIZE_Pos
è

	)

1218 
	#MPU_RASR_ENABLE_Pos
 0U

	)

1219 
	#MPU_RASR_ENABLE_Msk
 (1UL )

	)

1237 
__IOM
 
ušt32_t
 
DHCSR
;

1238 
__OM
 
ušt32_t
 
DCRSR
;

1239 
__IOM
 
ušt32_t
 
DCRDR
;

1240 
__IOM
 
ušt32_t
 
DEMCR
;

1241 } 
	tCÜeDebug_Ty³
;

1244 
	#CÜeDebug_DHCSR_DBGKEY_Pos
 16U

	)

1245 
	#CÜeDebug_DHCSR_DBGKEY_Msk
 (0xFFFFUL << 
CÜeDebug_DHCSR_DBGKEY_Pos
è

	)

1247 
	#CÜeDebug_DHCSR_S_RESET_ST_Pos
 25U

	)

1248 
	#CÜeDebug_DHCSR_S_RESET_ST_Msk
 (1UL << 
CÜeDebug_DHCSR_S_RESET_ST_Pos
è

	)

1250 
	#CÜeDebug_DHCSR_S_RETIRE_ST_Pos
 24U

	)

1251 
	#CÜeDebug_DHCSR_S_RETIRE_ST_Msk
 (1UL << 
CÜeDebug_DHCSR_S_RETIRE_ST_Pos
è

	)

1253 
	#CÜeDebug_DHCSR_S_LOCKUP_Pos
 19U

	)

1254 
	#CÜeDebug_DHCSR_S_LOCKUP_Msk
 (1UL << 
CÜeDebug_DHCSR_S_LOCKUP_Pos
è

	)

1256 
	#CÜeDebug_DHCSR_S_SLEEP_Pos
 18U

	)

1257 
	#CÜeDebug_DHCSR_S_SLEEP_Msk
 (1UL << 
CÜeDebug_DHCSR_S_SLEEP_Pos
è

	)

1259 
	#CÜeDebug_DHCSR_S_HALT_Pos
 17U

	)

1260 
	#CÜeDebug_DHCSR_S_HALT_Msk
 (1UL << 
CÜeDebug_DHCSR_S_HALT_Pos
è

	)

1262 
	#CÜeDebug_DHCSR_S_REGRDY_Pos
 16U

	)

1263 
	#CÜeDebug_DHCSR_S_REGRDY_Msk
 (1UL << 
CÜeDebug_DHCSR_S_REGRDY_Pos
è

	)

1265 
	#CÜeDebug_DHCSR_C_SNAPSTALL_Pos
 5U

	)

1266 
	#CÜeDebug_DHCSR_C_SNAPSTALL_Msk
 (1UL << 
CÜeDebug_DHCSR_C_SNAPSTALL_Pos
è

	)

1268 
	#CÜeDebug_DHCSR_C_MASKINTS_Pos
 3U

	)

1269 
	#CÜeDebug_DHCSR_C_MASKINTS_Msk
 (1UL << 
CÜeDebug_DHCSR_C_MASKINTS_Pos
è

	)

1271 
	#CÜeDebug_DHCSR_C_STEP_Pos
 2U

	)

1272 
	#CÜeDebug_DHCSR_C_STEP_Msk
 (1UL << 
CÜeDebug_DHCSR_C_STEP_Pos
è

	)

1274 
	#CÜeDebug_DHCSR_C_HALT_Pos
 1U

	)

1275 
	#CÜeDebug_DHCSR_C_HALT_Msk
 (1UL << 
CÜeDebug_DHCSR_C_HALT_Pos
è

	)

1277 
	#CÜeDebug_DHCSR_C_DEBUGEN_Pos
 0U

	)

1278 
	#CÜeDebug_DHCSR_C_DEBUGEN_Msk
 (1UL )

	)

1281 
	#CÜeDebug_DCRSR_REGWnR_Pos
 16U

	)

1282 
	#CÜeDebug_DCRSR_REGWnR_Msk
 (1UL << 
CÜeDebug_DCRSR_REGWnR_Pos
è

	)

1284 
	#CÜeDebug_DCRSR_REGSEL_Pos
 0U

	)

1285 
	#CÜeDebug_DCRSR_REGSEL_Msk
 (0x1FUL )

	)

1288 
	#CÜeDebug_DEMCR_TRCENA_Pos
 24U

	)

1289 
	#CÜeDebug_DEMCR_TRCENA_Msk
 (1UL << 
CÜeDebug_DEMCR_TRCENA_Pos
è

	)

1291 
	#CÜeDebug_DEMCR_MON_REQ_Pos
 19U

	)

1292 
	#CÜeDebug_DEMCR_MON_REQ_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_REQ_Pos
è

	)

1294 
	#CÜeDebug_DEMCR_MON_STEP_Pos
 18U

	)

1295 
	#CÜeDebug_DEMCR_MON_STEP_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_STEP_Pos
è

	)

1297 
	#CÜeDebug_DEMCR_MON_PEND_Pos
 17U

	)

1298 
	#CÜeDebug_DEMCR_MON_PEND_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_PEND_Pos
è

	)

1300 
	#CÜeDebug_DEMCR_MON_EN_Pos
 16U

	)

1301 
	#CÜeDebug_DEMCR_MON_EN_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_EN_Pos
è

	)

1303 
	#CÜeDebug_DEMCR_VC_HARDERR_Pos
 10U

	)

1304 
	#CÜeDebug_DEMCR_VC_HARDERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_HARDERR_Pos
è

	)

1306 
	#CÜeDebug_DEMCR_VC_INTERR_Pos
 9U

	)

1307 
	#CÜeDebug_DEMCR_VC_INTERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_INTERR_Pos
è

	)

1309 
	#CÜeDebug_DEMCR_VC_BUSERR_Pos
 8U

	)

1310 
	#CÜeDebug_DEMCR_VC_BUSERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_BUSERR_Pos
è

	)

1312 
	#CÜeDebug_DEMCR_VC_STATERR_Pos
 7U

	)

1313 
	#CÜeDebug_DEMCR_VC_STATERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_STATERR_Pos
è

	)

1315 
	#CÜeDebug_DEMCR_VC_CHKERR_Pos
 6U

	)

1316 
	#CÜeDebug_DEMCR_VC_CHKERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_CHKERR_Pos
è

	)

1318 
	#CÜeDebug_DEMCR_VC_NOCPERR_Pos
 5U

	)

1319 
	#CÜeDebug_DEMCR_VC_NOCPERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_NOCPERR_Pos
è

	)

1321 
	#CÜeDebug_DEMCR_VC_MMERR_Pos
 4U

	)

1322 
	#CÜeDebug_DEMCR_VC_MMERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_MMERR_Pos
è

	)

1324 
	#CÜeDebug_DEMCR_VC_CORERESET_Pos
 0U

	)

1325 
	#CÜeDebug_DEMCR_VC_CORERESET_Msk
 (1UL )

	)

1343 
	#_VAL2FLD
(
f›ld
, 
v®ue
è((v®u<< f›ld ## 
_Pos
è& f›ld ## 
_Msk
)

	)

1351 
	#_FLD2VAL
(
f›ld
, 
v®ue
è((v®u& f›ld ## 
_Msk
è>> f›ld ## 
_Pos
)

	)

1364 
	#SCS_BASE
 (0xE000E000ULè

	)

1365 
	#ITM_BASE
 (0xE0000000ULè

	)

1366 
	#DWT_BASE
 (0xE0001000ULè

	)

1367 
	#TPI_BASE
 (0xE0040000ULè

	)

1368 
	#CÜeDebug_BASE
 (0xE000EDF0ULè

	)

1369 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010ULè

	)

1370 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100ULè

	)

1371 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00ULè

	)

1373 
	#SCnSCB
 ((
SCnSCB_Ty³
 *è
SCS_BASE
 )

	)

1374 
	#SCB
 ((
SCB_Ty³
 *è
SCB_BASE
 )

	)

1375 
	#SysTick
 ((
SysTick_Ty³
 *è
SysTick_BASE
 )

	)

1376 
	#NVIC
 ((
NVIC_Ty³
 *è
NVIC_BASE
 )

	)

1377 
	#ITM
 ((
ITM_Ty³
 *è
ITM_BASE
 )

	)

1378 
	#DWT
 ((
DWT_Ty³
 *è
DWT_BASE
 )

	)

1379 
	#TPI
 ((
TPI_Ty³
 *è
TPI_BASE
 )

	)

1380 
	#CÜeDebug
 ((
CÜeDebug_Ty³
 *è
CÜeDebug_BASE
è

	)

1382 #ià(
__MPU_PRESENT
 == 1U)

1383 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90ULè

	)

1384 
	#MPU
 ((
MPU_Ty³
 *è
MPU_BASE
 )

	)

1422 
__STATIC_INLINE
 
NVIC_S‘PriÜ™yGroupšg
(
ušt32_t
 
PriÜ™yGroup
)

1424 
ušt32_t
 
»g_v®ue
;

1425 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1427 
»g_v®ue
 = 
SCB
->
AIRCR
;

1428 
»g_v®ue
 &ð~((
ušt32_t
)(
SCB_AIRCR_VECTKEY_Msk
 | 
SCB_AIRCR_PRIGROUP_Msk
));

1429 
»g_v®ue
 = (reg_value |

1430 ((
ušt32_t
)0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

1431 (
PriÜ™yGroupTmp
 << 8U) );

1432 
SCB
->
AIRCR
 = 
»g_v®ue
;

1441 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘PriÜ™yGroupšg
()

1443  ((
ušt32_t
)((
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
è>> 
SCB_AIRCR_PRIGROUP_Pos
));

1452 
__STATIC_INLINE
 
NVIC_EÇbËIRQ
(
IRQn_Ty³
 
IRQn
)

1454 
NVIC
->
ISER
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1463 
__STATIC_INLINE
 
NVIC_Di§bËIRQ
(
IRQn_Ty³
 
IRQn
)

1465 
NVIC
->
ICER
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1476 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1478 ((
ušt32_t
)(((
NVIC
->
ISPR
[(((ušt32_t)(
št32_t
)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1487 
__STATIC_INLINE
 
NVIC_S‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1489 
NVIC
->
ISPR
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1498 
__STATIC_INLINE
 
NVIC_CË¬P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1500 
NVIC
->
ICPR
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1511 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘Aùive
(
IRQn_Ty³
 
IRQn
)

1513 ((
ušt32_t
)(((
NVIC
->
IABR
[(((ušt32_t)(
št32_t
)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1524 
__STATIC_INLINE
 
NVIC_S‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
´iÜ™y
)

1526 ià((
št32_t
)(
IRQn
) < 0)

1528 
SCB
->
SHP
[(((
ušt32_t
)(
št32_t
)
IRQn
è& 0xFUL)-4UL] = (
ušt8_t
)((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)) & (uint32_t)0xFFUL);

1532 
NVIC
->
IP
[((
ušt32_t
)(
št32_t
)
IRQn
)] = (
ušt8_t
)((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)) & (uint32_t)0xFFUL);

1546 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘PriÜ™y
(
IRQn_Ty³
 
IRQn
)

1549 ià((
št32_t
)(
IRQn
) < 0)

1551 (((
ušt32_t
)
SCB
->
SHP
[(((ušt32_t)(
št32_t
)
IRQn
è& 0xFUL)-4UL] >> (8U - 
__NVIC_PRIO_BITS
)));

1555 (((
ušt32_t
)
NVIC
->
IP
[((ušt32_t)(
št32_t
)
IRQn
)] >> (8U - 
__NVIC_PRIO_BITS
)));

1571 
__STATIC_INLINE
 
ušt32_t
 
NVIC_EncodePriÜ™y
 (ušt32_ˆ
PriÜ™yGroup
, ušt32_ˆ
P»em±PriÜ™y
, ušt32_ˆ
SubPriÜ™y
)

1573 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1574 
ušt32_t
 
P»em±PriÜ™yB™s
;

1575 
ušt32_t
 
SubPriÜ™yB™s
;

1577 
P»em±PriÜ™yB™s
 = ((7UL - 
PriÜ™yGroupTmp
è> (
ušt32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

1578 
SubPriÜ™yB™s
 = ((
PriÜ™yGroupTmp
 + (
ušt32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

1581 ((
P»em±PriÜ™y
 & (
ušt32_t
)((1UL << (
P»em±PriÜ™yB™s
)è- 1UL)è<< 
SubPriÜ™yB™s
) |

1582 ((
SubPriÜ™y
 & (
ušt32_t
)((1UL << (
SubPriÜ™yB™s
 )) - 1UL)))

1598 
__STATIC_INLINE
 
NVIC_DecodePriÜ™y
 (
ušt32_t
 
PriÜ™y
, ušt32_ˆ
PriÜ™yGroup
, ušt32_t* cÚ¡ 
pP»em±PriÜ™y
, ušt32_t* cÚ¡ 
pSubPriÜ™y
)

1600 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1601 
ušt32_t
 
P»em±PriÜ™yB™s
;

1602 
ušt32_t
 
SubPriÜ™yB™s
;

1604 
P»em±PriÜ™yB™s
 = ((7UL - 
PriÜ™yGroupTmp
è> (
ušt32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

1605 
SubPriÜ™yB™s
 = ((
PriÜ™yGroupTmp
 + (
ušt32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

1607 *
pP»em±PriÜ™y
 = (
PriÜ™y
 >> 
SubPriÜ™yB™s
è& (
ušt32_t
)((1UL << (
P»em±PriÜ™yB™s
)) - 1UL);

1608 *
pSubPriÜ™y
 = (
PriÜ™y
 ) & (
ušt32_t
)((1UL << (
SubPriÜ™yB™s
 )) - 1UL);

1616 
__STATIC_INLINE
 
NVIC_Sy¡emRe£t
()

1618 
__DSB
();

1620 
SCB
->
AIRCR
 = (
ušt32_t
)((0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

1621 (
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
) |

1622 
SCB_AIRCR_SYSRESETREQ_Msk
 );

1623 
__DSB
();

1627 
__NOP
();

1643 #ià(
__V’dÜ_SysTickCÚfig
 == 0U)

1656 
__STATIC_INLINE
 
ušt32_t
 
SysTick_CÚfig
(ušt32_ˆ
ticks
)

1658 ià((
ticks
 - 1ULè> 
SysTick_LOAD_RELOAD_Msk
)

1663 
SysTick
->
LOAD
 = (
ušt32_t
)(
ticks
 - 1UL);

1664 
NVIC_S‘PriÜ™y
 (
SysTick_IRQn
, (1UL << 
__NVIC_PRIO_BITS
) - 1UL);

1665 
SysTick
->
VAL
 = 0UL;

1666 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

1667 
SysTick_CTRL_TICKINT_Msk
 |

1668 
SysTick_CTRL_ENABLE_Msk
;

1686 vÞ©ž
št32_t
 
ITM_RxBufãr
;

1687 
	#ITM_RXBUFFER_EMPTY
 0x5AA55AA5U

	)

1698 
__STATIC_INLINE
 
ušt32_t
 
ITM_S’dCh¬
 (ušt32_ˆ
ch
)

1700 ià(((
	gITM
->
	gTCR
 & 
	gITM_TCR_ITMENA_Msk
) != 0UL) &&

1701 ((
ITM
->
TER
 & 1UL ) != 0UL) )

1703 
ITM
->
PORT
[0U].
u32
 == 0UL)

1705 
__NOP
();

1707 
	gITM
->
	gPORT
[0U].
	gu8
 = (
ušt8_t
)
ch
;

1709  (
	gch
);

1719 
__STATIC_INLINE
 
št32_t
 
ITM_ReûiveCh¬
 ()

1721 
št32_t
 
	gch
 = -1;

1723 ià(
	gITM_RxBufãr
 !ð
ITM_RXBUFFER_EMPTY
)

1725 
ch
 = 
ITM_RxBufãr
;

1726 
	gITM_RxBufãr
 = 
ITM_RXBUFFER_EMPTY
;

1729  (
	gch
);

1739 
__STATIC_INLINE
 
št32_t
 
ITM_CheckCh¬
 ()

1742 ià(
	gITM_RxBufãr
 =ð
ITM_RXBUFFER_EMPTY
)

1757 #ifdeà
__ýlu¥lus


	@Drivers/CMSIS/Include/core_cm4.h

35 #ià 
defšed
 ( 
__ICCARM__
 )

36 #´agm¨
sy¡em_šþude


37 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

38 #´agm¨
þªg
 
sy¡em_h—d”


41 #iâdeà
__CORE_CM4_H_GENERIC


42 
	#__CORE_CM4_H_GENERIC


	)

44 
	~<¡dšt.h
>

46 #ifdeà
__ýlu¥lus


74 
	#__CM4_CMSIS_VERSION_MAIN
 (0x04Uè

	)

75 
	#__CM4_CMSIS_VERSION_SUB
 (0x1EUè

	)

76 
	#__CM4_CMSIS_VERSION
 ((
__CM4_CMSIS_VERSION_MAIN
 << 16Uè| \

	)

77 
__CM4_CMSIS_VERSION_SUB
 )

79 
	#__CORTEX_M
 (0x04Uè

	)

82 #ià 
defšed
 ( 
__CC_ARM
 )

83 
	#__ASM
 
__asm


	)

84 
	#__INLINE
 
__šlše


	)

85 
	#__STATIC_INLINE
 
__šlše


	)

87 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

88 
	#__ASM
 
__asm


	)

89 
	#__INLINE
 
__šlše


	)

90 
	#__STATIC_INLINE
 
__šlše


	)

92 #–ià
defšed
 ( 
__GNUC__
 )

93 
	#__ASM
 
__asm


	)

94 
	#__INLINE
 
šlše


	)

95 
	#__STATIC_INLINE
 
šlše


	)

97 #–ià
defšed
 ( 
__ICCARM__
 )

98 
	#__ASM
 
__asm


	)

99 
	#__INLINE
 
šlše


	)

100 
	#__STATIC_INLINE
 
šlše


	)

102 #–ià
defšed
 ( 
__TMS470__
 )

103 
	#__ASM
 
__asm


	)

104 
	#__STATIC_INLINE
 
šlše


	)

106 #–ià
defšed
 ( 
__TASKING__
 )

107 
	#__ASM
 
__asm


	)

108 
	#__INLINE
 
šlše


	)

109 
	#__STATIC_INLINE
 
šlše


	)

111 #–ià
defšed
 ( 
__CSMC__
 )

112 
	#__·cked


	)

113 
	#__ASM
 
_asm


	)

114 
	#__INLINE
 
šlše


	)

115 
	#__STATIC_INLINE
 
šlše


	)

118 #”rÜ 
Unknown
 
compž”


124 #ià
defšed
 ( 
__CC_ARM
 )

125 #ià
defšed
 
__TARGET_FPU_VFP


126 #ià(
__FPU_PRESENT
 == 1U)

127 
	#__FPU_USED
 1U

	)

130 
	#__FPU_USED
 0U

	)

133 
	#__FPU_USED
 0U

	)

136 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

137 #ià
defšed
 
__ARM_PCS_VFP


138 #ià(
__FPU_PRESENT
 == 1)

139 
	#__FPU_USED
 1U

	)

142 
	#__FPU_USED
 0U

	)

145 
	#__FPU_USED
 0U

	)

148 #–ià
defšed
 ( 
__GNUC__
 )

149 #ià
defšed
 (
__VFP_FP__
è&& !defšed(
__SOFTFP__
)

150 #ià(
__FPU_PRESENT
 == 1U)

151 
	#__FPU_USED
 1U

	)

154 
	#__FPU_USED
 0U

	)

157 
	#__FPU_USED
 0U

	)

160 #–ià
defšed
 ( 
__ICCARM__
 )

161 #ià
defšed
 
__ARMVFP__


162 #ià(
__FPU_PRESENT
 == 1U)

163 
	#__FPU_USED
 1U

	)

166 
	#__FPU_USED
 0U

	)

169 
	#__FPU_USED
 0U

	)

172 #–ià
defšed
 ( 
__TMS470__
 )

173 #ià
defšed
 
__TI_VFP_SUPPORT__


174 #ià(
__FPU_PRESENT
 == 1U)

175 
	#__FPU_USED
 1U

	)

178 
	#__FPU_USED
 0U

	)

181 
	#__FPU_USED
 0U

	)

184 #–ià
defšed
 ( 
__TASKING__
 )

185 #ià
defšed
 
__FPU_VFP__


186 #ià(
__FPU_PRESENT
 == 1U)

187 
	#__FPU_USED
 1U

	)

190 
	#__FPU_USED
 0U

	)

193 
	#__FPU_USED
 0U

	)

196 #–ià
defšed
 ( 
__CSMC__
 )

197 #iàÐ
__CSMC__
 & 0x400U)

198 #ià(
__FPU_PRESENT
 == 1U)

199 
	#__FPU_USED
 1U

	)

202 
	#__FPU_USED
 0U

	)

205 
	#__FPU_USED
 0U

	)

210 
	~"cÜe_cmIn¡r.h
"

211 
	~"cÜe_cmFunc.h
"

212 
	~"cÜe_cmSimd.h
"

214 #ifdeà
__ýlu¥lus


220 #iâdeà
__CMSIS_GENERIC


222 #iâdeà
__CORE_CM4_H_DEPENDANT


223 
	#__CORE_CM4_H_DEPENDANT


	)

225 #ifdeà
__ýlu¥lus


230 #ià
defšed
 
__CHECK_DEVICE_DEFINES


231 #iâdeà
__CM4_REV


232 
	#__CM4_REV
 0x0000U

	)

236 #iâdeà
__FPU_PRESENT


237 
	#__FPU_PRESENT
 0U

	)

241 #iâdeà
__MPU_PRESENT


242 
	#__MPU_PRESENT
 0U

	)

246 #iâdeà
__NVIC_PRIO_BITS


247 
	#__NVIC_PRIO_BITS
 4U

	)

251 #iâdeà
__V’dÜ_SysTickCÚfig


252 
	#__V’dÜ_SysTickCÚfig
 0U

	)

265 #ifdeà
__ýlu¥lus


266 
	#__I
 vÞ©ž

	)

268 
	#__I
 vÞ©žcÚ¡

	)

270 
	#__O
 vÞ©ž

	)

271 
	#__IO
 vÞ©ž

	)

274 
	#__IM
 vÞ©žcÚ¡

	)

275 
	#__OM
 vÞ©ž

	)

276 
	#__IOM
 vÞ©ž

	)

312 
ušt32_t
 
_»£rved0
:16;

313 
ušt32_t
 
GE
:4;

314 
ušt32_t
 
_»£rved1
:7;

315 
ušt32_t
 
Q
:1;

316 
ušt32_t
 
V
:1;

317 
ušt32_t
 
C
:1;

318 
ušt32_t
 
Z
:1;

319 
ušt32_t
 
N
:1;

320 } 
b
;

321 
ušt32_t
 
w
;

322 } 
	tAPSR_Ty³
;

325 
	#APSR_N_Pos
 31U

	)

326 
	#APSR_N_Msk
 (1UL << 
APSR_N_Pos
è

	)

328 
	#APSR_Z_Pos
 30U

	)

329 
	#APSR_Z_Msk
 (1UL << 
APSR_Z_Pos
è

	)

331 
	#APSR_C_Pos
 29U

	)

332 
	#APSR_C_Msk
 (1UL << 
APSR_C_Pos
è

	)

334 
	#APSR_V_Pos
 28U

	)

335 
	#APSR_V_Msk
 (1UL << 
APSR_V_Pos
è

	)

337 
	#APSR_Q_Pos
 27U

	)

338 
	#APSR_Q_Msk
 (1UL << 
APSR_Q_Pos
è

	)

340 
	#APSR_GE_Pos
 16U

	)

341 
	#APSR_GE_Msk
 (0xFUL << 
APSR_GE_Pos
è

	)

351 
ušt32_t
 
ISR
:9;

352 
ušt32_t
 
_»£rved0
:23;

353 } 
b
;

354 
ušt32_t
 
w
;

355 } 
	tIPSR_Ty³
;

358 
	#IPSR_ISR_Pos
 0U

	)

359 
	#IPSR_ISR_Msk
 (0x1FFUL )

	)

369 
ušt32_t
 
ISR
:9;

370 
ušt32_t
 
_»£rved0
:7;

371 
ušt32_t
 
GE
:4;

372 
ušt32_t
 
_»£rved1
:4;

373 
ušt32_t
 
T
:1;

374 
ušt32_t
 
IT
:2;

375 
ušt32_t
 
Q
:1;

376 
ušt32_t
 
V
:1;

377 
ušt32_t
 
C
:1;

378 
ušt32_t
 
Z
:1;

379 
ušt32_t
 
N
:1;

380 } 
b
;

381 
ušt32_t
 
w
;

382 } 
	txPSR_Ty³
;

385 
	#xPSR_N_Pos
 31U

	)

386 
	#xPSR_N_Msk
 (1UL << 
xPSR_N_Pos
è

	)

388 
	#xPSR_Z_Pos
 30U

	)

389 
	#xPSR_Z_Msk
 (1UL << 
xPSR_Z_Pos
è

	)

391 
	#xPSR_C_Pos
 29U

	)

392 
	#xPSR_C_Msk
 (1UL << 
xPSR_C_Pos
è

	)

394 
	#xPSR_V_Pos
 28U

	)

395 
	#xPSR_V_Msk
 (1UL << 
xPSR_V_Pos
è

	)

397 
	#xPSR_Q_Pos
 27U

	)

398 
	#xPSR_Q_Msk
 (1UL << 
xPSR_Q_Pos
è

	)

400 
	#xPSR_IT_Pos
 25U

	)

401 
	#xPSR_IT_Msk
 (3UL << 
xPSR_IT_Pos
è

	)

403 
	#xPSR_T_Pos
 24U

	)

404 
	#xPSR_T_Msk
 (1UL << 
xPSR_T_Pos
è

	)

406 
	#xPSR_GE_Pos
 16U

	)

407 
	#xPSR_GE_Msk
 (0xFUL << 
xPSR_GE_Pos
è

	)

409 
	#xPSR_ISR_Pos
 0U

	)

410 
	#xPSR_ISR_Msk
 (0x1FFUL )

	)

420 
ušt32_t
 
nPRIV
:1;

421 
ušt32_t
 
SPSEL
:1;

422 
ušt32_t
 
FPCA
:1;

423 
ušt32_t
 
_»£rved0
:29;

424 } 
b
;

425 
ušt32_t
 
w
;

426 } 
	tCONTROL_Ty³
;

429 
	#CONTROL_FPCA_Pos
 2U

	)

430 
	#CONTROL_FPCA_Msk
 (1UL << 
CONTROL_FPCA_Pos
è

	)

432 
	#CONTROL_SPSEL_Pos
 1U

	)

433 
	#CONTROL_SPSEL_Msk
 (1UL << 
CONTROL_SPSEL_Pos
è

	)

435 
	#CONTROL_nPRIV_Pos
 0U

	)

436 
	#CONTROL_nPRIV_Msk
 (1UL )

	)

453 
__IOM
 
ušt32_t
 
ISER
[8U];

454 
ušt32_t
 
RESERVED0
[24U];

455 
__IOM
 
ušt32_t
 
ICER
[8U];

456 
ušt32_t
 
RSERVED1
[24U];

457 
__IOM
 
ušt32_t
 
ISPR
[8U];

458 
ušt32_t
 
RESERVED2
[24U];

459 
__IOM
 
ušt32_t
 
ICPR
[8U];

460 
ušt32_t
 
RESERVED3
[24U];

461 
__IOM
 
ušt32_t
 
IABR
[8U];

462 
ušt32_t
 
RESERVED4
[56U];

463 
__IOM
 
ušt8_t
 
IP
[240U];

464 
ušt32_t
 
RESERVED5
[644U];

465 
__OM
 
ušt32_t
 
STIR
;

466 } 
	tNVIC_Ty³
;

469 
	#NVIC_STIR_INTID_Pos
 0U

	)

470 
	#NVIC_STIR_INTID_Msk
 (0x1FFUL )

	)

487 
__IM
 
ušt32_t
 
CPUID
;

488 
__IOM
 
ušt32_t
 
ICSR
;

489 
__IOM
 
ušt32_t
 
VTOR
;

490 
__IOM
 
ušt32_t
 
AIRCR
;

491 
__IOM
 
ušt32_t
 
SCR
;

492 
__IOM
 
ušt32_t
 
CCR
;

493 
__IOM
 
ušt8_t
 
SHP
[12U];

494 
__IOM
 
ušt32_t
 
SHCSR
;

495 
__IOM
 
ušt32_t
 
CFSR
;

496 
__IOM
 
ušt32_t
 
HFSR
;

497 
__IOM
 
ušt32_t
 
DFSR
;

498 
__IOM
 
ušt32_t
 
MMFAR
;

499 
__IOM
 
ušt32_t
 
BFAR
;

500 
__IOM
 
ušt32_t
 
AFSR
;

501 
__IM
 
ušt32_t
 
PFR
[2U];

502 
__IM
 
ušt32_t
 
DFR
;

503 
__IM
 
ušt32_t
 
ADR
;

504 
__IM
 
ušt32_t
 
MMFR
[4U];

505 
__IM
 
ušt32_t
 
ISAR
[5U];

506 
ušt32_t
 
RESERVED0
[5U];

507 
__IOM
 
ušt32_t
 
CPACR
;

508 } 
	tSCB_Ty³
;

511 
	#SCB_CPUID_IMPLEMENTER_Pos
 24U

	)

512 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos
è

	)

514 
	#SCB_CPUID_VARIANT_Pos
 20U

	)

515 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos
è

	)

517 
	#SCB_CPUID_ARCHITECTURE_Pos
 16U

	)

518 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos
è

	)

520 
	#SCB_CPUID_PARTNO_Pos
 4U

	)

521 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos
è

	)

523 
	#SCB_CPUID_REVISION_Pos
 0U

	)

524 
	#SCB_CPUID_REVISION_Msk
 (0xFUL )

	)

527 
	#SCB_ICSR_NMIPENDSET_Pos
 31U

	)

528 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos
è

	)

530 
	#SCB_ICSR_PENDSVSET_Pos
 28U

	)

531 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos
è

	)

533 
	#SCB_ICSR_PENDSVCLR_Pos
 27U

	)

534 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos
è

	)

536 
	#SCB_ICSR_PENDSTSET_Pos
 26U

	)

537 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos
è

	)

539 
	#SCB_ICSR_PENDSTCLR_Pos
 25U

	)

540 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos
è

	)

542 
	#SCB_ICSR_ISRPREEMPT_Pos
 23U

	)

543 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos
è

	)

545 
	#SCB_ICSR_ISRPENDING_Pos
 22U

	)

546 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos
è

	)

548 
	#SCB_ICSR_VECTPENDING_Pos
 12U

	)

549 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos
è

	)

551 
	#SCB_ICSR_RETTOBASE_Pos
 11U

	)

552 
	#SCB_ICSR_RETTOBASE_Msk
 (1UL << 
SCB_ICSR_RETTOBASE_Pos
è

	)

554 
	#SCB_ICSR_VECTACTIVE_Pos
 0U

	)

555 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL )

	)

558 
	#SCB_VTOR_TBLOFF_Pos
 7U

	)

559 
	#SCB_VTOR_TBLOFF_Msk
 (0x1FFFFFFUL << 
SCB_VTOR_TBLOFF_Pos
è

	)

562 
	#SCB_AIRCR_VECTKEY_Pos
 16U

	)

563 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos
è

	)

565 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16U

	)

566 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos
è

	)

568 
	#SCB_AIRCR_ENDIANESS_Pos
 15U

	)

569 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos
è

	)

571 
	#SCB_AIRCR_PRIGROUP_Pos
 8U

	)

572 
	#SCB_AIRCR_PRIGROUP_Msk
 (7UL << 
SCB_AIRCR_PRIGROUP_Pos
è

	)

574 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2U

	)

575 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos
è

	)

577 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1U

	)

578 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos
è

	)

580 
	#SCB_AIRCR_VECTRESET_Pos
 0U

	)

581 
	#SCB_AIRCR_VECTRESET_Msk
 (1UL )

	)

584 
	#SCB_SCR_SEVONPEND_Pos
 4U

	)

585 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos
è

	)

587 
	#SCB_SCR_SLEEPDEEP_Pos
 2U

	)

588 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos
è

	)

590 
	#SCB_SCR_SLEEPONEXIT_Pos
 1U

	)

591 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos
è

	)

594 
	#SCB_CCR_STKALIGN_Pos
 9U

	)

595 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos
è

	)

597 
	#SCB_CCR_BFHFNMIGN_Pos
 8U

	)

598 
	#SCB_CCR_BFHFNMIGN_Msk
 (1UL << 
SCB_CCR_BFHFNMIGN_Pos
è

	)

600 
	#SCB_CCR_DIV_0_TRP_Pos
 4U

	)

601 
	#SCB_CCR_DIV_0_TRP_Msk
 (1UL << 
SCB_CCR_DIV_0_TRP_Pos
è

	)

603 
	#SCB_CCR_UNALIGN_TRP_Pos
 3U

	)

604 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos
è

	)

606 
	#SCB_CCR_USERSETMPEND_Pos
 1U

	)

607 
	#SCB_CCR_USERSETMPEND_Msk
 (1UL << 
SCB_CCR_USERSETMPEND_Pos
è

	)

609 
	#SCB_CCR_NONBASETHRDENA_Pos
 0U

	)

610 
	#SCB_CCR_NONBASETHRDENA_Msk
 (1UL )

	)

613 
	#SCB_SHCSR_USGFAULTENA_Pos
 18U

	)

614 
	#SCB_SHCSR_USGFAULTENA_Msk
 (1UL << 
SCB_SHCSR_USGFAULTENA_Pos
è

	)

616 
	#SCB_SHCSR_BUSFAULTENA_Pos
 17U

	)

617 
	#SCB_SHCSR_BUSFAULTENA_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTENA_Pos
è

	)

619 
	#SCB_SHCSR_MEMFAULTENA_Pos
 16U

	)

620 
	#SCB_SHCSR_MEMFAULTENA_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTENA_Pos
è

	)

622 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15U

	)

623 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos
è

	)

625 
	#SCB_SHCSR_BUSFAULTPENDED_Pos
 14U

	)

626 
	#SCB_SHCSR_BUSFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTPENDED_Pos
è

	)

628 
	#SCB_SHCSR_MEMFAULTPENDED_Pos
 13U

	)

629 
	#SCB_SHCSR_MEMFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTPENDED_Pos
è

	)

631 
	#SCB_SHCSR_USGFAULTPENDED_Pos
 12U

	)

632 
	#SCB_SHCSR_USGFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_USGFAULTPENDED_Pos
è

	)

634 
	#SCB_SHCSR_SYSTICKACT_Pos
 11U

	)

635 
	#SCB_SHCSR_SYSTICKACT_Msk
 (1UL << 
SCB_SHCSR_SYSTICKACT_Pos
è

	)

637 
	#SCB_SHCSR_PENDSVACT_Pos
 10U

	)

638 
	#SCB_SHCSR_PENDSVACT_Msk
 (1UL << 
SCB_SHCSR_PENDSVACT_Pos
è

	)

640 
	#SCB_SHCSR_MONITORACT_Pos
 8U

	)

641 
	#SCB_SHCSR_MONITORACT_Msk
 (1UL << 
SCB_SHCSR_MONITORACT_Pos
è

	)

643 
	#SCB_SHCSR_SVCALLACT_Pos
 7U

	)

644 
	#SCB_SHCSR_SVCALLACT_Msk
 (1UL << 
SCB_SHCSR_SVCALLACT_Pos
è

	)

646 
	#SCB_SHCSR_USGFAULTACT_Pos
 3U

	)

647 
	#SCB_SHCSR_USGFAULTACT_Msk
 (1UL << 
SCB_SHCSR_USGFAULTACT_Pos
è

	)

649 
	#SCB_SHCSR_BUSFAULTACT_Pos
 1U

	)

650 
	#SCB_SHCSR_BUSFAULTACT_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTACT_Pos
è

	)

652 
	#SCB_SHCSR_MEMFAULTACT_Pos
 0U

	)

653 
	#SCB_SHCSR_MEMFAULTACT_Msk
 (1UL )

	)

656 
	#SCB_CFSR_USGFAULTSR_Pos
 16U

	)

657 
	#SCB_CFSR_USGFAULTSR_Msk
 (0xFFFFUL << 
SCB_CFSR_USGFAULTSR_Pos
è

	)

659 
	#SCB_CFSR_BUSFAULTSR_Pos
 8U

	)

660 
	#SCB_CFSR_BUSFAULTSR_Msk
 (0xFFUL << 
SCB_CFSR_BUSFAULTSR_Pos
è

	)

662 
	#SCB_CFSR_MEMFAULTSR_Pos
 0U

	)

663 
	#SCB_CFSR_MEMFAULTSR_Msk
 (0xFFUL )

	)

666 
	#SCB_HFSR_DEBUGEVT_Pos
 31U

	)

667 
	#SCB_HFSR_DEBUGEVT_Msk
 (1UL << 
SCB_HFSR_DEBUGEVT_Pos
è

	)

669 
	#SCB_HFSR_FORCED_Pos
 30U

	)

670 
	#SCB_HFSR_FORCED_Msk
 (1UL << 
SCB_HFSR_FORCED_Pos
è

	)

672 
	#SCB_HFSR_VECTTBL_Pos
 1U

	)

673 
	#SCB_HFSR_VECTTBL_Msk
 (1UL << 
SCB_HFSR_VECTTBL_Pos
è

	)

676 
	#SCB_DFSR_EXTERNAL_Pos
 4U

	)

677 
	#SCB_DFSR_EXTERNAL_Msk
 (1UL << 
SCB_DFSR_EXTERNAL_Pos
è

	)

679 
	#SCB_DFSR_VCATCH_Pos
 3U

	)

680 
	#SCB_DFSR_VCATCH_Msk
 (1UL << 
SCB_DFSR_VCATCH_Pos
è

	)

682 
	#SCB_DFSR_DWTTRAP_Pos
 2U

	)

683 
	#SCB_DFSR_DWTTRAP_Msk
 (1UL << 
SCB_DFSR_DWTTRAP_Pos
è

	)

685 
	#SCB_DFSR_BKPT_Pos
 1U

	)

686 
	#SCB_DFSR_BKPT_Msk
 (1UL << 
SCB_DFSR_BKPT_Pos
è

	)

688 
	#SCB_DFSR_HALTED_Pos
 0U

	)

689 
	#SCB_DFSR_HALTED_Msk
 (1UL )

	)

706 
ušt32_t
 
RESERVED0
[1U];

707 
__IM
 
ušt32_t
 
ICTR
;

708 
__IOM
 
ušt32_t
 
ACTLR
;

709 } 
	tSCnSCB_Ty³
;

712 
	#SCnSCB_ICTR_INTLINESNUM_Pos
 0U

	)

713 
	#SCnSCB_ICTR_INTLINESNUM_Msk
 (0xFUL )

	)

716 
	#SCnSCB_ACTLR_DISOOFP_Pos
 9U

	)

717 
	#SCnSCB_ACTLR_DISOOFP_Msk
 (1UL << 
SCnSCB_ACTLR_DISOOFP_Pos
è

	)

719 
	#SCnSCB_ACTLR_DISFPCA_Pos
 8U

	)

720 
	#SCnSCB_ACTLR_DISFPCA_Msk
 (1UL << 
SCnSCB_ACTLR_DISFPCA_Pos
è

	)

722 
	#SCnSCB_ACTLR_DISFOLD_Pos
 2U

	)

723 
	#SCnSCB_ACTLR_DISFOLD_Msk
 (1UL << 
SCnSCB_ACTLR_DISFOLD_Pos
è

	)

725 
	#SCnSCB_ACTLR_DISDEFWBUF_Pos
 1U

	)

726 
	#SCnSCB_ACTLR_DISDEFWBUF_Msk
 (1UL << 
SCnSCB_ACTLR_DISDEFWBUF_Pos
è

	)

728 
	#SCnSCB_ACTLR_DISMCYCINT_Pos
 0U

	)

729 
	#SCnSCB_ACTLR_DISMCYCINT_Msk
 (1UL )

	)

746 
__IOM
 
ušt32_t
 
CTRL
;

747 
__IOM
 
ušt32_t
 
LOAD
;

748 
__IOM
 
ušt32_t
 
VAL
;

749 
__IM
 
ušt32_t
 
CALIB
;

750 } 
	tSysTick_Ty³
;

753 
	#SysTick_CTRL_COUNTFLAG_Pos
 16U

	)

754 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos
è

	)

756 
	#SysTick_CTRL_CLKSOURCE_Pos
 2U

	)

757 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos
è

	)

759 
	#SysTick_CTRL_TICKINT_Pos
 1U

	)

760 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos
è

	)

762 
	#SysTick_CTRL_ENABLE_Pos
 0U

	)

763 
	#SysTick_CTRL_ENABLE_Msk
 (1UL )

	)

766 
	#SysTick_LOAD_RELOAD_Pos
 0U

	)

767 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL )

	)

770 
	#SysTick_VAL_CURRENT_Pos
 0U

	)

771 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL )

	)

774 
	#SysTick_CALIB_NOREF_Pos
 31U

	)

775 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos
è

	)

777 
	#SysTick_CALIB_SKEW_Pos
 30U

	)

778 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos
è

	)

780 
	#SysTick_CALIB_TENMS_Pos
 0U

	)

781 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL )

	)

798 
__OM
 union

800 
__OM
 
ušt8_t
 
u8
;

801 
__OM
 
ušt16_t
 
u16
;

802 
__OM
 
ušt32_t
 
u32
;

803 } 
PORT
 [32U];

804 
ušt32_t
 
RESERVED0
[864U];

805 
__IOM
 
ušt32_t
 
TER
;

806 
ušt32_t
 
RESERVED1
[15U];

807 
__IOM
 
ušt32_t
 
TPR
;

808 
ušt32_t
 
RESERVED2
[15U];

809 
__IOM
 
ušt32_t
 
TCR
;

810 
ušt32_t
 
RESERVED3
[29U];

811 
__OM
 
ušt32_t
 
IWR
;

812 
__IM
 
ušt32_t
 
IRR
;

813 
__IOM
 
ušt32_t
 
IMCR
;

814 
ušt32_t
 
RESERVED4
[43U];

815 
__OM
 
ušt32_t
 
LAR
;

816 
__IM
 
ušt32_t
 
LSR
;

817 
ušt32_t
 
RESERVED5
[6U];

818 
__IM
 
ušt32_t
 
PID4
;

819 
__IM
 
ušt32_t
 
PID5
;

820 
__IM
 
ušt32_t
 
PID6
;

821 
__IM
 
ušt32_t
 
PID7
;

822 
__IM
 
ušt32_t
 
PID0
;

823 
__IM
 
ušt32_t
 
PID1
;

824 
__IM
 
ušt32_t
 
PID2
;

825 
__IM
 
ušt32_t
 
PID3
;

826 
__IM
 
ušt32_t
 
CID0
;

827 
__IM
 
ušt32_t
 
CID1
;

828 
__IM
 
ušt32_t
 
CID2
;

829 
__IM
 
ušt32_t
 
CID3
;

830 } 
	tITM_Ty³
;

833 
	#ITM_TPR_PRIVMASK_Pos
 0U

	)

834 
	#ITM_TPR_PRIVMASK_Msk
 (0xFUL )

	)

837 
	#ITM_TCR_BUSY_Pos
 23U

	)

838 
	#ITM_TCR_BUSY_Msk
 (1UL << 
ITM_TCR_BUSY_Pos
è

	)

840 
	#ITM_TCR_T¿ûBusID_Pos
 16U

	)

841 
	#ITM_TCR_T¿ûBusID_Msk
 (0x7FUL << 
ITM_TCR_T¿ûBusID_Pos
è

	)

843 
	#ITM_TCR_GTSFREQ_Pos
 10U

	)

844 
	#ITM_TCR_GTSFREQ_Msk
 (3UL << 
ITM_TCR_GTSFREQ_Pos
è

	)

846 
	#ITM_TCR_TSP»sÿË_Pos
 8U

	)

847 
	#ITM_TCR_TSP»sÿË_Msk
 (3UL << 
ITM_TCR_TSP»sÿË_Pos
è

	)

849 
	#ITM_TCR_SWOENA_Pos
 4U

	)

850 
	#ITM_TCR_SWOENA_Msk
 (1UL << 
ITM_TCR_SWOENA_Pos
è

	)

852 
	#ITM_TCR_DWTENA_Pos
 3U

	)

853 
	#ITM_TCR_DWTENA_Msk
 (1UL << 
ITM_TCR_DWTENA_Pos
è

	)

855 
	#ITM_TCR_SYNCENA_Pos
 2U

	)

856 
	#ITM_TCR_SYNCENA_Msk
 (1UL << 
ITM_TCR_SYNCENA_Pos
è

	)

858 
	#ITM_TCR_TSENA_Pos
 1U

	)

859 
	#ITM_TCR_TSENA_Msk
 (1UL << 
ITM_TCR_TSENA_Pos
è

	)

861 
	#ITM_TCR_ITMENA_Pos
 0U

	)

862 
	#ITM_TCR_ITMENA_Msk
 (1UL )

	)

865 
	#ITM_IWR_ATVALIDM_Pos
 0U

	)

866 
	#ITM_IWR_ATVALIDM_Msk
 (1UL )

	)

869 
	#ITM_IRR_ATREADYM_Pos
 0U

	)

870 
	#ITM_IRR_ATREADYM_Msk
 (1UL )

	)

873 
	#ITM_IMCR_INTEGRATION_Pos
 0U

	)

874 
	#ITM_IMCR_INTEGRATION_Msk
 (1UL )

	)

877 
	#ITM_LSR_By‹Acc_Pos
 2U

	)

878 
	#ITM_LSR_By‹Acc_Msk
 (1UL << 
ITM_LSR_By‹Acc_Pos
è

	)

880 
	#ITM_LSR_Acûss_Pos
 1U

	)

881 
	#ITM_LSR_Acûss_Msk
 (1UL << 
ITM_LSR_Acûss_Pos
è

	)

883 
	#ITM_LSR_P»£Á_Pos
 0U

	)

884 
	#ITM_LSR_P»£Á_Msk
 (1UL )

	)

901 
__IOM
 
ušt32_t
 
CTRL
;

902 
__IOM
 
ušt32_t
 
CYCCNT
;

903 
__IOM
 
ušt32_t
 
CPICNT
;

904 
__IOM
 
ušt32_t
 
EXCCNT
;

905 
__IOM
 
ušt32_t
 
SLEEPCNT
;

906 
__IOM
 
ušt32_t
 
LSUCNT
;

907 
__IOM
 
ušt32_t
 
FOLDCNT
;

908 
__IM
 
ušt32_t
 
PCSR
;

909 
__IOM
 
ušt32_t
 
COMP0
;

910 
__IOM
 
ušt32_t
 
MASK0
;

911 
__IOM
 
ušt32_t
 
FUNCTION0
;

912 
ušt32_t
 
RESERVED0
[1U];

913 
__IOM
 
ušt32_t
 
COMP1
;

914 
__IOM
 
ušt32_t
 
MASK1
;

915 
__IOM
 
ušt32_t
 
FUNCTION1
;

916 
ušt32_t
 
RESERVED1
[1U];

917 
__IOM
 
ušt32_t
 
COMP2
;

918 
__IOM
 
ušt32_t
 
MASK2
;

919 
__IOM
 
ušt32_t
 
FUNCTION2
;

920 
ušt32_t
 
RESERVED2
[1U];

921 
__IOM
 
ušt32_t
 
COMP3
;

922 
__IOM
 
ušt32_t
 
MASK3
;

923 
__IOM
 
ušt32_t
 
FUNCTION3
;

924 } 
	tDWT_Ty³
;

927 
	#DWT_CTRL_NUMCOMP_Pos
 28U

	)

928 
	#DWT_CTRL_NUMCOMP_Msk
 (0xFUL << 
DWT_CTRL_NUMCOMP_Pos
è

	)

930 
	#DWT_CTRL_NOTRCPKT_Pos
 27U

	)

931 
	#DWT_CTRL_NOTRCPKT_Msk
 (0x1UL << 
DWT_CTRL_NOTRCPKT_Pos
è

	)

933 
	#DWT_CTRL_NOEXTTRIG_Pos
 26U

	)

934 
	#DWT_CTRL_NOEXTTRIG_Msk
 (0x1UL << 
DWT_CTRL_NOEXTTRIG_Pos
è

	)

936 
	#DWT_CTRL_NOCYCCNT_Pos
 25U

	)

937 
	#DWT_CTRL_NOCYCCNT_Msk
 (0x1UL << 
DWT_CTRL_NOCYCCNT_Pos
è

	)

939 
	#DWT_CTRL_NOPRFCNT_Pos
 24U

	)

940 
	#DWT_CTRL_NOPRFCNT_Msk
 (0x1UL << 
DWT_CTRL_NOPRFCNT_Pos
è

	)

942 
	#DWT_CTRL_CYCEVTENA_Pos
 22U

	)

943 
	#DWT_CTRL_CYCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CYCEVTENA_Pos
è

	)

945 
	#DWT_CTRL_FOLDEVTENA_Pos
 21U

	)

946 
	#DWT_CTRL_FOLDEVTENA_Msk
 (0x1UL << 
DWT_CTRL_FOLDEVTENA_Pos
è

	)

948 
	#DWT_CTRL_LSUEVTENA_Pos
 20U

	)

949 
	#DWT_CTRL_LSUEVTENA_Msk
 (0x1UL << 
DWT_CTRL_LSUEVTENA_Pos
è

	)

951 
	#DWT_CTRL_SLEEPEVTENA_Pos
 19U

	)

952 
	#DWT_CTRL_SLEEPEVTENA_Msk
 (0x1UL << 
DWT_CTRL_SLEEPEVTENA_Pos
è

	)

954 
	#DWT_CTRL_EXCEVTENA_Pos
 18U

	)

955 
	#DWT_CTRL_EXCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_EXCEVTENA_Pos
è

	)

957 
	#DWT_CTRL_CPIEVTENA_Pos
 17U

	)

958 
	#DWT_CTRL_CPIEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CPIEVTENA_Pos
è

	)

960 
	#DWT_CTRL_EXCTRCENA_Pos
 16U

	)

961 
	#DWT_CTRL_EXCTRCENA_Msk
 (0x1UL << 
DWT_CTRL_EXCTRCENA_Pos
è

	)

963 
	#DWT_CTRL_PCSAMPLENA_Pos
 12U

	)

964 
	#DWT_CTRL_PCSAMPLENA_Msk
 (0x1UL << 
DWT_CTRL_PCSAMPLENA_Pos
è

	)

966 
	#DWT_CTRL_SYNCTAP_Pos
 10U

	)

967 
	#DWT_CTRL_SYNCTAP_Msk
 (0x3UL << 
DWT_CTRL_SYNCTAP_Pos
è

	)

969 
	#DWT_CTRL_CYCTAP_Pos
 9U

	)

970 
	#DWT_CTRL_CYCTAP_Msk
 (0x1UL << 
DWT_CTRL_CYCTAP_Pos
è

	)

972 
	#DWT_CTRL_POSTINIT_Pos
 5U

	)

973 
	#DWT_CTRL_POSTINIT_Msk
 (0xFUL << 
DWT_CTRL_POSTINIT_Pos
è

	)

975 
	#DWT_CTRL_POSTPRESET_Pos
 1U

	)

976 
	#DWT_CTRL_POSTPRESET_Msk
 (0xFUL << 
DWT_CTRL_POSTPRESET_Pos
è

	)

978 
	#DWT_CTRL_CYCCNTENA_Pos
 0U

	)

979 
	#DWT_CTRL_CYCCNTENA_Msk
 (0x1UL )

	)

982 
	#DWT_CPICNT_CPICNT_Pos
 0U

	)

983 
	#DWT_CPICNT_CPICNT_Msk
 (0xFFUL )

	)

986 
	#DWT_EXCCNT_EXCCNT_Pos
 0U

	)

987 
	#DWT_EXCCNT_EXCCNT_Msk
 (0xFFUL )

	)

990 
	#DWT_SLEEPCNT_SLEEPCNT_Pos
 0U

	)

991 
	#DWT_SLEEPCNT_SLEEPCNT_Msk
 (0xFFUL )

	)

994 
	#DWT_LSUCNT_LSUCNT_Pos
 0U

	)

995 
	#DWT_LSUCNT_LSUCNT_Msk
 (0xFFUL )

	)

998 
	#DWT_FOLDCNT_FOLDCNT_Pos
 0U

	)

999 
	#DWT_FOLDCNT_FOLDCNT_Msk
 (0xFFUL )

	)

1002 
	#DWT_MASK_MASK_Pos
 0U

	)

1003 
	#DWT_MASK_MASK_Msk
 (0x1FUL )

	)

1006 
	#DWT_FUNCTION_MATCHED_Pos
 24U

	)

1007 
	#DWT_FUNCTION_MATCHED_Msk
 (0x1UL << 
DWT_FUNCTION_MATCHED_Pos
è

	)

1009 
	#DWT_FUNCTION_DATAVADDR1_Pos
 16U

	)

1010 
	#DWT_FUNCTION_DATAVADDR1_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR1_Pos
è

	)

1012 
	#DWT_FUNCTION_DATAVADDR0_Pos
 12U

	)

1013 
	#DWT_FUNCTION_DATAVADDR0_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR0_Pos
è

	)

1015 
	#DWT_FUNCTION_DATAVSIZE_Pos
 10U

	)

1016 
	#DWT_FUNCTION_DATAVSIZE_Msk
 (0x3UL << 
DWT_FUNCTION_DATAVSIZE_Pos
è

	)

1018 
	#DWT_FUNCTION_LNK1ENA_Pos
 9U

	)

1019 
	#DWT_FUNCTION_LNK1ENA_Msk
 (0x1UL << 
DWT_FUNCTION_LNK1ENA_Pos
è

	)

1021 
	#DWT_FUNCTION_DATAVMATCH_Pos
 8U

	)

1022 
	#DWT_FUNCTION_DATAVMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_DATAVMATCH_Pos
è

	)

1024 
	#DWT_FUNCTION_CYCMATCH_Pos
 7U

	)

1025 
	#DWT_FUNCTION_CYCMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_CYCMATCH_Pos
è

	)

1027 
	#DWT_FUNCTION_EMITRANGE_Pos
 5U

	)

1028 
	#DWT_FUNCTION_EMITRANGE_Msk
 (0x1UL << 
DWT_FUNCTION_EMITRANGE_Pos
è

	)

1030 
	#DWT_FUNCTION_FUNCTION_Pos
 0U

	)

1031 
	#DWT_FUNCTION_FUNCTION_Msk
 (0xFUL )

	)

1048 
__IOM
 
ušt32_t
 
SSPSR
;

1049 
__IOM
 
ušt32_t
 
CSPSR
;

1050 
ušt32_t
 
RESERVED0
[2U];

1051 
__IOM
 
ušt32_t
 
ACPR
;

1052 
ušt32_t
 
RESERVED1
[55U];

1053 
__IOM
 
ušt32_t
 
SPPR
;

1054 
ušt32_t
 
RESERVED2
[131U];

1055 
__IM
 
ušt32_t
 
FFSR
;

1056 
__IOM
 
ušt32_t
 
FFCR
;

1057 
__IM
 
ušt32_t
 
FSCR
;

1058 
ušt32_t
 
RESERVED3
[759U];

1059 
__IM
 
ušt32_t
 
TRIGGER
;

1060 
__IM
 
ušt32_t
 
FIFO0
;

1061 
__IM
 
ušt32_t
 
ITATBCTR2
;

1062 
ušt32_t
 
RESERVED4
[1U];

1063 
__IM
 
ušt32_t
 
ITATBCTR0
;

1064 
__IM
 
ušt32_t
 
FIFO1
;

1065 
__IOM
 
ušt32_t
 
ITCTRL
;

1066 
ušt32_t
 
RESERVED5
[39U];

1067 
__IOM
 
ušt32_t
 
CLAIMSET
;

1068 
__IOM
 
ušt32_t
 
CLAIMCLR
;

1069 
ušt32_t
 
RESERVED7
[8U];

1070 
__IM
 
ušt32_t
 
DEVID
;

1071 
__IM
 
ušt32_t
 
DEVTYPE
;

1072 } 
	tTPI_Ty³
;

1075 
	#TPI_ACPR_PRESCALER_Pos
 0U

	)

1076 
	#TPI_ACPR_PRESCALER_Msk
 (0x1FFFUL )

	)

1079 
	#TPI_SPPR_TXMODE_Pos
 0U

	)

1080 
	#TPI_SPPR_TXMODE_Msk
 (0x3UL )

	)

1083 
	#TPI_FFSR_FtNÚStÝ_Pos
 3U

	)

1084 
	#TPI_FFSR_FtNÚStÝ_Msk
 (0x1UL << 
TPI_FFSR_FtNÚStÝ_Pos
è

	)

1086 
	#TPI_FFSR_TCP»£Á_Pos
 2U

	)

1087 
	#TPI_FFSR_TCP»£Á_Msk
 (0x1UL << 
TPI_FFSR_TCP»£Á_Pos
è

	)

1089 
	#TPI_FFSR_FtStÝ³d_Pos
 1U

	)

1090 
	#TPI_FFSR_FtStÝ³d_Msk
 (0x1UL << 
TPI_FFSR_FtStÝ³d_Pos
è

	)

1092 
	#TPI_FFSR_FlInProg_Pos
 0U

	)

1093 
	#TPI_FFSR_FlInProg_Msk
 (0x1UL )

	)

1096 
	#TPI_FFCR_TrigIn_Pos
 8U

	)

1097 
	#TPI_FFCR_TrigIn_Msk
 (0x1UL << 
TPI_FFCR_TrigIn_Pos
è

	)

1099 
	#TPI_FFCR_EnFCÚt_Pos
 1U

	)

1100 
	#TPI_FFCR_EnFCÚt_Msk
 (0x1UL << 
TPI_FFCR_EnFCÚt_Pos
è

	)

1103 
	#TPI_TRIGGER_TRIGGER_Pos
 0U

	)

1104 
	#TPI_TRIGGER_TRIGGER_Msk
 (0x1UL )

	)

1107 
	#TPI_FIFO0_ITM_ATVALID_Pos
 29U

	)

1108 
	#TPI_FIFO0_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ITM_ATVALID_Pos
è

	)

1110 
	#TPI_FIFO0_ITM_by‹couÁ_Pos
 27U

	)

1111 
	#TPI_FIFO0_ITM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO0_ITM_by‹couÁ_Pos
è

	)

1113 
	#TPI_FIFO0_ETM_ATVALID_Pos
 26U

	)

1114 
	#TPI_FIFO0_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ETM_ATVALID_Pos
è

	)

1116 
	#TPI_FIFO0_ETM_by‹couÁ_Pos
 24U

	)

1117 
	#TPI_FIFO0_ETM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO0_ETM_by‹couÁ_Pos
è

	)

1119 
	#TPI_FIFO0_ETM2_Pos
 16U

	)

1120 
	#TPI_FIFO0_ETM2_Msk
 (0xFFUL << 
TPI_FIFO0_ETM2_Pos
è

	)

1122 
	#TPI_FIFO0_ETM1_Pos
 8U

	)

1123 
	#TPI_FIFO0_ETM1_Msk
 (0xFFUL << 
TPI_FIFO0_ETM1_Pos
è

	)

1125 
	#TPI_FIFO0_ETM0_Pos
 0U

	)

1126 
	#TPI_FIFO0_ETM0_Msk
 (0xFFUL )

	)

1129 
	#TPI_ITATBCTR2_ATREADY_Pos
 0U

	)

1130 
	#TPI_ITATBCTR2_ATREADY_Msk
 (0x1UL )

	)

1133 
	#TPI_FIFO1_ITM_ATVALID_Pos
 29U

	)

1134 
	#TPI_FIFO1_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ITM_ATVALID_Pos
è

	)

1136 
	#TPI_FIFO1_ITM_by‹couÁ_Pos
 27U

	)

1137 
	#TPI_FIFO1_ITM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO1_ITM_by‹couÁ_Pos
è

	)

1139 
	#TPI_FIFO1_ETM_ATVALID_Pos
 26U

	)

1140 
	#TPI_FIFO1_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ETM_ATVALID_Pos
è

	)

1142 
	#TPI_FIFO1_ETM_by‹couÁ_Pos
 24U

	)

1143 
	#TPI_FIFO1_ETM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO1_ETM_by‹couÁ_Pos
è

	)

1145 
	#TPI_FIFO1_ITM2_Pos
 16U

	)

1146 
	#TPI_FIFO1_ITM2_Msk
 (0xFFUL << 
TPI_FIFO1_ITM2_Pos
è

	)

1148 
	#TPI_FIFO1_ITM1_Pos
 8U

	)

1149 
	#TPI_FIFO1_ITM1_Msk
 (0xFFUL << 
TPI_FIFO1_ITM1_Pos
è

	)

1151 
	#TPI_FIFO1_ITM0_Pos
 0U

	)

1152 
	#TPI_FIFO1_ITM0_Msk
 (0xFFUL )

	)

1155 
	#TPI_ITATBCTR0_ATREADY_Pos
 0U

	)

1156 
	#TPI_ITATBCTR0_ATREADY_Msk
 (0x1UL )

	)

1159 
	#TPI_ITCTRL_Mode_Pos
 0U

	)

1160 
	#TPI_ITCTRL_Mode_Msk
 (0x1UL )

	)

1163 
	#TPI_DEVID_NRZVALID_Pos
 11U

	)

1164 
	#TPI_DEVID_NRZVALID_Msk
 (0x1UL << 
TPI_DEVID_NRZVALID_Pos
è

	)

1166 
	#TPI_DEVID_MANCVALID_Pos
 10U

	)

1167 
	#TPI_DEVID_MANCVALID_Msk
 (0x1UL << 
TPI_DEVID_MANCVALID_Pos
è

	)

1169 
	#TPI_DEVID_PTINVALID_Pos
 9U

	)

1170 
	#TPI_DEVID_PTINVALID_Msk
 (0x1UL << 
TPI_DEVID_PTINVALID_Pos
è

	)

1172 
	#TPI_DEVID_MšBufSz_Pos
 6U

	)

1173 
	#TPI_DEVID_MšBufSz_Msk
 (0x7UL << 
TPI_DEVID_MšBufSz_Pos
è

	)

1175 
	#TPI_DEVID_AsynClkIn_Pos
 5U

	)

1176 
	#TPI_DEVID_AsynClkIn_Msk
 (0x1UL << 
TPI_DEVID_AsynClkIn_Pos
è

	)

1178 
	#TPI_DEVID_NrT¿ûIÅut_Pos
 0U

	)

1179 
	#TPI_DEVID_NrT¿ûIÅut_Msk
 (0x1FUL )

	)

1182 
	#TPI_DEVTYPE_MajÜTy³_Pos
 4U

	)

1183 
	#TPI_DEVTYPE_MajÜTy³_Msk
 (0xFUL << 
TPI_DEVTYPE_MajÜTy³_Pos
è

	)

1185 
	#TPI_DEVTYPE_SubTy³_Pos
 0U

	)

1186 
	#TPI_DEVTYPE_SubTy³_Msk
 (0xFUL )

	)

1191 #ià(
__MPU_PRESENT
 == 1U)

1204 
__IM
 
ušt32_t
 
TYPE
;

1205 
__IOM
 
ušt32_t
 
CTRL
;

1206 
__IOM
 
ušt32_t
 
RNR
;

1207 
__IOM
 
ušt32_t
 
RBAR
;

1208 
__IOM
 
ušt32_t
 
RASR
;

1209 
__IOM
 
ušt32_t
 
RBAR_A1
;

1210 
__IOM
 
ušt32_t
 
RASR_A1
;

1211 
__IOM
 
ušt32_t
 
RBAR_A2
;

1212 
__IOM
 
ušt32_t
 
RASR_A2
;

1213 
__IOM
 
ušt32_t
 
RBAR_A3
;

1214 
__IOM
 
ušt32_t
 
RASR_A3
;

1215 } 
	tMPU_Ty³
;

1218 
	#MPU_TYPE_IREGION_Pos
 16U

	)

1219 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos
è

	)

1221 
	#MPU_TYPE_DREGION_Pos
 8U

	)

1222 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos
è

	)

1224 
	#MPU_TYPE_SEPARATE_Pos
 0U

	)

1225 
	#MPU_TYPE_SEPARATE_Msk
 (1UL )

	)

1228 
	#MPU_CTRL_PRIVDEFENA_Pos
 2U

	)

1229 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos
è

	)

1231 
	#MPU_CTRL_HFNMIENA_Pos
 1U

	)

1232 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos
è

	)

1234 
	#MPU_CTRL_ENABLE_Pos
 0U

	)

1235 
	#MPU_CTRL_ENABLE_Msk
 (1UL )

	)

1238 
	#MPU_RNR_REGION_Pos
 0U

	)

1239 
	#MPU_RNR_REGION_Msk
 (0xFFUL )

	)

1242 
	#MPU_RBAR_ADDR_Pos
 5U

	)

1243 
	#MPU_RBAR_ADDR_Msk
 (0x7FFFFFFUL << 
MPU_RBAR_ADDR_Pos
è

	)

1245 
	#MPU_RBAR_VALID_Pos
 4U

	)

1246 
	#MPU_RBAR_VALID_Msk
 (1UL << 
MPU_RBAR_VALID_Pos
è

	)

1248 
	#MPU_RBAR_REGION_Pos
 0U

	)

1249 
	#MPU_RBAR_REGION_Msk
 (0xFUL )

	)

1252 
	#MPU_RASR_ATTRS_Pos
 16U

	)

1253 
	#MPU_RASR_ATTRS_Msk
 (0xFFFFUL << 
MPU_RASR_ATTRS_Pos
è

	)

1255 
	#MPU_RASR_XN_Pos
 28U

	)

1256 
	#MPU_RASR_XN_Msk
 (1UL << 
MPU_RASR_XN_Pos
è

	)

1258 
	#MPU_RASR_AP_Pos
 24U

	)

1259 
	#MPU_RASR_AP_Msk
 (0x7UL << 
MPU_RASR_AP_Pos
è

	)

1261 
	#MPU_RASR_TEX_Pos
 19U

	)

1262 
	#MPU_RASR_TEX_Msk
 (0x7UL << 
MPU_RASR_TEX_Pos
è

	)

1264 
	#MPU_RASR_S_Pos
 18U

	)

1265 
	#MPU_RASR_S_Msk
 (1UL << 
MPU_RASR_S_Pos
è

	)

1267 
	#MPU_RASR_C_Pos
 17U

	)

1268 
	#MPU_RASR_C_Msk
 (1UL << 
MPU_RASR_C_Pos
è

	)

1270 
	#MPU_RASR_B_Pos
 16U

	)

1271 
	#MPU_RASR_B_Msk
 (1UL << 
MPU_RASR_B_Pos
è

	)

1273 
	#MPU_RASR_SRD_Pos
 8U

	)

1274 
	#MPU_RASR_SRD_Msk
 (0xFFUL << 
MPU_RASR_SRD_Pos
è

	)

1276 
	#MPU_RASR_SIZE_Pos
 1U

	)

1277 
	#MPU_RASR_SIZE_Msk
 (0x1FUL << 
MPU_RASR_SIZE_Pos
è

	)

1279 
	#MPU_RASR_ENABLE_Pos
 0U

	)

1280 
	#MPU_RASR_ENABLE_Msk
 (1UL )

	)

1286 #ià(
__FPU_PRESENT
 == 1U)

1299 
ušt32_t
 
RESERVED0
[1U];

1300 
__IOM
 
ušt32_t
 
FPCCR
;

1301 
__IOM
 
ušt32_t
 
FPCAR
;

1302 
__IOM
 
ušt32_t
 
FPDSCR
;

1303 
__IM
 
ušt32_t
 
MVFR0
;

1304 
__IM
 
ušt32_t
 
MVFR1
;

1305 } 
	tFPU_Ty³
;

1308 
	#FPU_FPCCR_ASPEN_Pos
 31U

	)

1309 
	#FPU_FPCCR_ASPEN_Msk
 (1UL << 
FPU_FPCCR_ASPEN_Pos
è

	)

1311 
	#FPU_FPCCR_LSPEN_Pos
 30U

	)

1312 
	#FPU_FPCCR_LSPEN_Msk
 (1UL << 
FPU_FPCCR_LSPEN_Pos
è

	)

1314 
	#FPU_FPCCR_MONRDY_Pos
 8U

	)

1315 
	#FPU_FPCCR_MONRDY_Msk
 (1UL << 
FPU_FPCCR_MONRDY_Pos
è

	)

1317 
	#FPU_FPCCR_BFRDY_Pos
 6U

	)

1318 
	#FPU_FPCCR_BFRDY_Msk
 (1UL << 
FPU_FPCCR_BFRDY_Pos
è

	)

1320 
	#FPU_FPCCR_MMRDY_Pos
 5U

	)

1321 
	#FPU_FPCCR_MMRDY_Msk
 (1UL << 
FPU_FPCCR_MMRDY_Pos
è

	)

1323 
	#FPU_FPCCR_HFRDY_Pos
 4U

	)

1324 
	#FPU_FPCCR_HFRDY_Msk
 (1UL << 
FPU_FPCCR_HFRDY_Pos
è

	)

1326 
	#FPU_FPCCR_THREAD_Pos
 3U

	)

1327 
	#FPU_FPCCR_THREAD_Msk
 (1UL << 
FPU_FPCCR_THREAD_Pos
è

	)

1329 
	#FPU_FPCCR_USER_Pos
 1U

	)

1330 
	#FPU_FPCCR_USER_Msk
 (1UL << 
FPU_FPCCR_USER_Pos
è

	)

1332 
	#FPU_FPCCR_LSPACT_Pos
 0U

	)

1333 
	#FPU_FPCCR_LSPACT_Msk
 (1UL )

	)

1336 
	#FPU_FPCAR_ADDRESS_Pos
 3U

	)

1337 
	#FPU_FPCAR_ADDRESS_Msk
 (0x1FFFFFFFUL << 
FPU_FPCAR_ADDRESS_Pos
è

	)

1340 
	#FPU_FPDSCR_AHP_Pos
 26U

	)

1341 
	#FPU_FPDSCR_AHP_Msk
 (1UL << 
FPU_FPDSCR_AHP_Pos
è

	)

1343 
	#FPU_FPDSCR_DN_Pos
 25U

	)

1344 
	#FPU_FPDSCR_DN_Msk
 (1UL << 
FPU_FPDSCR_DN_Pos
è

	)

1346 
	#FPU_FPDSCR_FZ_Pos
 24U

	)

1347 
	#FPU_FPDSCR_FZ_Msk
 (1UL << 
FPU_FPDSCR_FZ_Pos
è

	)

1349 
	#FPU_FPDSCR_RMode_Pos
 22U

	)

1350 
	#FPU_FPDSCR_RMode_Msk
 (3UL << 
FPU_FPDSCR_RMode_Pos
è

	)

1353 
	#FPU_MVFR0_FP_roundšg_modes_Pos
 28U

	)

1354 
	#FPU_MVFR0_FP_roundšg_modes_Msk
 (0xFUL << 
FPU_MVFR0_FP_roundšg_modes_Pos
è

	)

1356 
	#FPU_MVFR0_ShÜt_veùÜs_Pos
 24U

	)

1357 
	#FPU_MVFR0_ShÜt_veùÜs_Msk
 (0xFUL << 
FPU_MVFR0_ShÜt_veùÜs_Pos
è

	)

1359 
	#FPU_MVFR0_Squ¬e_roÙ_Pos
 20U

	)

1360 
	#FPU_MVFR0_Squ¬e_roÙ_Msk
 (0xFUL << 
FPU_MVFR0_Squ¬e_roÙ_Pos
è

	)

1362 
	#FPU_MVFR0_Divide_Pos
 16U

	)

1363 
	#FPU_MVFR0_Divide_Msk
 (0xFUL << 
FPU_MVFR0_Divide_Pos
è

	)

1365 
	#FPU_MVFR0_FP_exûp_Œ­pšg_Pos
 12U

	)

1366 
	#FPU_MVFR0_FP_exûp_Œ­pšg_Msk
 (0xFUL << 
FPU_MVFR0_FP_exûp_Œ­pšg_Pos
è

	)

1368 
	#FPU_MVFR0_DoubË_´ecisiÚ_Pos
 8U

	)

1369 
	#FPU_MVFR0_DoubË_´ecisiÚ_Msk
 (0xFUL << 
FPU_MVFR0_DoubË_´ecisiÚ_Pos
è

	)

1371 
	#FPU_MVFR0_SšgË_´ecisiÚ_Pos
 4U

	)

1372 
	#FPU_MVFR0_SšgË_´ecisiÚ_Msk
 (0xFUL << 
FPU_MVFR0_SšgË_´ecisiÚ_Pos
è

	)

1374 
	#FPU_MVFR0_A_SIMD_»gi¡”s_Pos
 0U

	)

1375 
	#FPU_MVFR0_A_SIMD_»gi¡”s_Msk
 (0xFUL )

	)

1378 
	#FPU_MVFR1_FP_fu£d_MAC_Pos
 28U

	)

1379 
	#FPU_MVFR1_FP_fu£d_MAC_Msk
 (0xFUL << 
FPU_MVFR1_FP_fu£d_MAC_Pos
è

	)

1381 
	#FPU_MVFR1_FP_HPFP_Pos
 24U

	)

1382 
	#FPU_MVFR1_FP_HPFP_Msk
 (0xFUL << 
FPU_MVFR1_FP_HPFP_Pos
è

	)

1384 
	#FPU_MVFR1_D_NaN_mode_Pos
 4U

	)

1385 
	#FPU_MVFR1_D_NaN_mode_Msk
 (0xFUL << 
FPU_MVFR1_D_NaN_mode_Pos
è

	)

1387 
	#FPU_MVFR1_FtZ_mode_Pos
 0U

	)

1388 
	#FPU_MVFR1_FtZ_mode_Msk
 (0xFUL )

	)

1406 
__IOM
 
ušt32_t
 
DHCSR
;

1407 
__OM
 
ušt32_t
 
DCRSR
;

1408 
__IOM
 
ušt32_t
 
DCRDR
;

1409 
__IOM
 
ušt32_t
 
DEMCR
;

1410 } 
	tCÜeDebug_Ty³
;

1413 
	#CÜeDebug_DHCSR_DBGKEY_Pos
 16U

	)

1414 
	#CÜeDebug_DHCSR_DBGKEY_Msk
 (0xFFFFUL << 
CÜeDebug_DHCSR_DBGKEY_Pos
è

	)

1416 
	#CÜeDebug_DHCSR_S_RESET_ST_Pos
 25U

	)

1417 
	#CÜeDebug_DHCSR_S_RESET_ST_Msk
 (1UL << 
CÜeDebug_DHCSR_S_RESET_ST_Pos
è

	)

1419 
	#CÜeDebug_DHCSR_S_RETIRE_ST_Pos
 24U

	)

1420 
	#CÜeDebug_DHCSR_S_RETIRE_ST_Msk
 (1UL << 
CÜeDebug_DHCSR_S_RETIRE_ST_Pos
è

	)

1422 
	#CÜeDebug_DHCSR_S_LOCKUP_Pos
 19U

	)

1423 
	#CÜeDebug_DHCSR_S_LOCKUP_Msk
 (1UL << 
CÜeDebug_DHCSR_S_LOCKUP_Pos
è

	)

1425 
	#CÜeDebug_DHCSR_S_SLEEP_Pos
 18U

	)

1426 
	#CÜeDebug_DHCSR_S_SLEEP_Msk
 (1UL << 
CÜeDebug_DHCSR_S_SLEEP_Pos
è

	)

1428 
	#CÜeDebug_DHCSR_S_HALT_Pos
 17U

	)

1429 
	#CÜeDebug_DHCSR_S_HALT_Msk
 (1UL << 
CÜeDebug_DHCSR_S_HALT_Pos
è

	)

1431 
	#CÜeDebug_DHCSR_S_REGRDY_Pos
 16U

	)

1432 
	#CÜeDebug_DHCSR_S_REGRDY_Msk
 (1UL << 
CÜeDebug_DHCSR_S_REGRDY_Pos
è

	)

1434 
	#CÜeDebug_DHCSR_C_SNAPSTALL_Pos
 5U

	)

1435 
	#CÜeDebug_DHCSR_C_SNAPSTALL_Msk
 (1UL << 
CÜeDebug_DHCSR_C_SNAPSTALL_Pos
è

	)

1437 
	#CÜeDebug_DHCSR_C_MASKINTS_Pos
 3U

	)

1438 
	#CÜeDebug_DHCSR_C_MASKINTS_Msk
 (1UL << 
CÜeDebug_DHCSR_C_MASKINTS_Pos
è

	)

1440 
	#CÜeDebug_DHCSR_C_STEP_Pos
 2U

	)

1441 
	#CÜeDebug_DHCSR_C_STEP_Msk
 (1UL << 
CÜeDebug_DHCSR_C_STEP_Pos
è

	)

1443 
	#CÜeDebug_DHCSR_C_HALT_Pos
 1U

	)

1444 
	#CÜeDebug_DHCSR_C_HALT_Msk
 (1UL << 
CÜeDebug_DHCSR_C_HALT_Pos
è

	)

1446 
	#CÜeDebug_DHCSR_C_DEBUGEN_Pos
 0U

	)

1447 
	#CÜeDebug_DHCSR_C_DEBUGEN_Msk
 (1UL )

	)

1450 
	#CÜeDebug_DCRSR_REGWnR_Pos
 16U

	)

1451 
	#CÜeDebug_DCRSR_REGWnR_Msk
 (1UL << 
CÜeDebug_DCRSR_REGWnR_Pos
è

	)

1453 
	#CÜeDebug_DCRSR_REGSEL_Pos
 0U

	)

1454 
	#CÜeDebug_DCRSR_REGSEL_Msk
 (0x1FUL )

	)

1457 
	#CÜeDebug_DEMCR_TRCENA_Pos
 24U

	)

1458 
	#CÜeDebug_DEMCR_TRCENA_Msk
 (1UL << 
CÜeDebug_DEMCR_TRCENA_Pos
è

	)

1460 
	#CÜeDebug_DEMCR_MON_REQ_Pos
 19U

	)

1461 
	#CÜeDebug_DEMCR_MON_REQ_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_REQ_Pos
è

	)

1463 
	#CÜeDebug_DEMCR_MON_STEP_Pos
 18U

	)

1464 
	#CÜeDebug_DEMCR_MON_STEP_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_STEP_Pos
è

	)

1466 
	#CÜeDebug_DEMCR_MON_PEND_Pos
 17U

	)

1467 
	#CÜeDebug_DEMCR_MON_PEND_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_PEND_Pos
è

	)

1469 
	#CÜeDebug_DEMCR_MON_EN_Pos
 16U

	)

1470 
	#CÜeDebug_DEMCR_MON_EN_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_EN_Pos
è

	)

1472 
	#CÜeDebug_DEMCR_VC_HARDERR_Pos
 10U

	)

1473 
	#CÜeDebug_DEMCR_VC_HARDERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_HARDERR_Pos
è

	)

1475 
	#CÜeDebug_DEMCR_VC_INTERR_Pos
 9U

	)

1476 
	#CÜeDebug_DEMCR_VC_INTERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_INTERR_Pos
è

	)

1478 
	#CÜeDebug_DEMCR_VC_BUSERR_Pos
 8U

	)

1479 
	#CÜeDebug_DEMCR_VC_BUSERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_BUSERR_Pos
è

	)

1481 
	#CÜeDebug_DEMCR_VC_STATERR_Pos
 7U

	)

1482 
	#CÜeDebug_DEMCR_VC_STATERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_STATERR_Pos
è

	)

1484 
	#CÜeDebug_DEMCR_VC_CHKERR_Pos
 6U

	)

1485 
	#CÜeDebug_DEMCR_VC_CHKERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_CHKERR_Pos
è

	)

1487 
	#CÜeDebug_DEMCR_VC_NOCPERR_Pos
 5U

	)

1488 
	#CÜeDebug_DEMCR_VC_NOCPERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_NOCPERR_Pos
è

	)

1490 
	#CÜeDebug_DEMCR_VC_MMERR_Pos
 4U

	)

1491 
	#CÜeDebug_DEMCR_VC_MMERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_MMERR_Pos
è

	)

1493 
	#CÜeDebug_DEMCR_VC_CORERESET_Pos
 0U

	)

1494 
	#CÜeDebug_DEMCR_VC_CORERESET_Msk
 (1UL )

	)

1512 
	#_VAL2FLD
(
f›ld
, 
v®ue
è((v®u<< f›ld ## 
_Pos
è& f›ld ## 
_Msk
)

	)

1520 
	#_FLD2VAL
(
f›ld
, 
v®ue
è((v®u& f›ld ## 
_Msk
è>> f›ld ## 
_Pos
)

	)

1533 
	#SCS_BASE
 (0xE000E000ULè

	)

1534 
	#ITM_BASE
 (0xE0000000ULè

	)

1535 
	#DWT_BASE
 (0xE0001000ULè

	)

1536 
	#TPI_BASE
 (0xE0040000ULè

	)

1537 
	#CÜeDebug_BASE
 (0xE000EDF0ULè

	)

1538 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010ULè

	)

1539 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100ULè

	)

1540 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00ULè

	)

1542 
	#SCnSCB
 ((
SCnSCB_Ty³
 *è
SCS_BASE
 )

	)

1543 
	#SCB
 ((
SCB_Ty³
 *è
SCB_BASE
 )

	)

1544 
	#SysTick
 ((
SysTick_Ty³
 *è
SysTick_BASE
 )

	)

1545 
	#NVIC
 ((
NVIC_Ty³
 *è
NVIC_BASE
 )

	)

1546 
	#ITM
 ((
ITM_Ty³
 *è
ITM_BASE
 )

	)

1547 
	#DWT
 ((
DWT_Ty³
 *è
DWT_BASE
 )

	)

1548 
	#TPI
 ((
TPI_Ty³
 *è
TPI_BASE
 )

	)

1549 
	#CÜeDebug
 ((
CÜeDebug_Ty³
 *è
CÜeDebug_BASE
è

	)

1551 #ià(
__MPU_PRESENT
 == 1U)

1552 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90ULè

	)

1553 
	#MPU
 ((
MPU_Ty³
 *è
MPU_BASE
 )

	)

1556 #ià(
__FPU_PRESENT
 == 1U)

1557 
	#FPU_BASE
 (
SCS_BASE
 + 0x0F30ULè

	)

1558 
	#FPU
 ((
FPU_Ty³
 *è
FPU_BASE
 )

	)

1596 
__STATIC_INLINE
 
NVIC_S‘PriÜ™yGroupšg
(
ušt32_t
 
PriÜ™yGroup
)

1598 
ušt32_t
 
»g_v®ue
;

1599 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1601 
»g_v®ue
 = 
SCB
->
AIRCR
;

1602 
»g_v®ue
 &ð~((
ušt32_t
)(
SCB_AIRCR_VECTKEY_Msk
 | 
SCB_AIRCR_PRIGROUP_Msk
));

1603 
»g_v®ue
 = (reg_value |

1604 ((
ušt32_t
)0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

1605 (
PriÜ™yGroupTmp
 << 8U) );

1606 
SCB
->
AIRCR
 = 
»g_v®ue
;

1615 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘PriÜ™yGroupšg
()

1617  ((
ušt32_t
)((
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
è>> 
SCB_AIRCR_PRIGROUP_Pos
));

1626 
__STATIC_INLINE
 
NVIC_EÇbËIRQ
(
IRQn_Ty³
 
IRQn
)

1628 
NVIC
->
ISER
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1637 
__STATIC_INLINE
 
NVIC_Di§bËIRQ
(
IRQn_Ty³
 
IRQn
)

1639 
NVIC
->
ICER
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1650 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1652 ((
ušt32_t
)(((
NVIC
->
ISPR
[(((ušt32_t)(
št32_t
)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1661 
__STATIC_INLINE
 
NVIC_S‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1663 
NVIC
->
ISPR
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1672 
__STATIC_INLINE
 
NVIC_CË¬P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1674 
NVIC
->
ICPR
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1685 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘Aùive
(
IRQn_Ty³
 
IRQn
)

1687 ((
ušt32_t
)(((
NVIC
->
IABR
[(((ušt32_t)(
št32_t
)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1698 
__STATIC_INLINE
 
NVIC_S‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
´iÜ™y
)

1700 ià((
št32_t
)(
IRQn
) < 0)

1702 
SCB
->
SHP
[(((
ušt32_t
)(
št32_t
)
IRQn
è& 0xFUL)-4UL] = (
ušt8_t
)((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)) & (uint32_t)0xFFUL);

1706 
NVIC
->
IP
[((
ušt32_t
)(
št32_t
)
IRQn
)] = (
ušt8_t
)((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)) & (uint32_t)0xFFUL);

1720 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘PriÜ™y
(
IRQn_Ty³
 
IRQn
)

1723 ià((
št32_t
)(
IRQn
) < 0)

1725 (((
ušt32_t
)
SCB
->
SHP
[(((ušt32_t)(
št32_t
)
IRQn
è& 0xFUL)-4UL] >> (8U - 
__NVIC_PRIO_BITS
)));

1729 (((
ušt32_t
)
NVIC
->
IP
[((ušt32_t)(
št32_t
)
IRQn
)] >> (8U - 
__NVIC_PRIO_BITS
)));

1745 
__STATIC_INLINE
 
ušt32_t
 
NVIC_EncodePriÜ™y
 (ušt32_ˆ
PriÜ™yGroup
, ušt32_ˆ
P»em±PriÜ™y
, ušt32_ˆ
SubPriÜ™y
)

1747 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1748 
ušt32_t
 
P»em±PriÜ™yB™s
;

1749 
ušt32_t
 
SubPriÜ™yB™s
;

1751 
P»em±PriÜ™yB™s
 = ((7UL - 
PriÜ™yGroupTmp
è> (
ušt32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

1752 
SubPriÜ™yB™s
 = ((
PriÜ™yGroupTmp
 + (
ušt32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

1755 ((
P»em±PriÜ™y
 & (
ušt32_t
)((1UL << (
P»em±PriÜ™yB™s
)è- 1UL)è<< 
SubPriÜ™yB™s
) |

1756 ((
SubPriÜ™y
 & (
ušt32_t
)((1UL << (
SubPriÜ™yB™s
 )) - 1UL)))

1772 
__STATIC_INLINE
 
NVIC_DecodePriÜ™y
 (
ušt32_t
 
PriÜ™y
, ušt32_ˆ
PriÜ™yGroup
, ušt32_t* cÚ¡ 
pP»em±PriÜ™y
, ušt32_t* cÚ¡ 
pSubPriÜ™y
)

1774 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1775 
ušt32_t
 
P»em±PriÜ™yB™s
;

1776 
ušt32_t
 
SubPriÜ™yB™s
;

1778 
P»em±PriÜ™yB™s
 = ((7UL - 
PriÜ™yGroupTmp
è> (
ušt32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

1779 
SubPriÜ™yB™s
 = ((
PriÜ™yGroupTmp
 + (
ušt32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

1781 *
pP»em±PriÜ™y
 = (
PriÜ™y
 >> 
SubPriÜ™yB™s
è& (
ušt32_t
)((1UL << (
P»em±PriÜ™yB™s
)) - 1UL);

1782 *
pSubPriÜ™y
 = (
PriÜ™y
 ) & (
ušt32_t
)((1UL << (
SubPriÜ™yB™s
 )) - 1UL);

1790 
__STATIC_INLINE
 
NVIC_Sy¡emRe£t
()

1792 
__DSB
();

1794 
SCB
->
AIRCR
 = (
ušt32_t
)((0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

1795 (
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
) |

1796 
SCB_AIRCR_SYSRESETREQ_Msk
 );

1797 
__DSB
();

1801 
__NOP
();

1817 #ià(
__V’dÜ_SysTickCÚfig
 == 0U)

1830 
__STATIC_INLINE
 
ušt32_t
 
SysTick_CÚfig
(ušt32_ˆ
ticks
)

1832 ià((
ticks
 - 1ULè> 
SysTick_LOAD_RELOAD_Msk
)

1837 
SysTick
->
LOAD
 = (
ušt32_t
)(
ticks
 - 1UL);

1838 
NVIC_S‘PriÜ™y
 (
SysTick_IRQn
, (1UL << 
__NVIC_PRIO_BITS
) - 1UL);

1839 
SysTick
->
VAL
 = 0UL;

1840 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

1841 
SysTick_CTRL_TICKINT_Msk
 |

1842 
SysTick_CTRL_ENABLE_Msk
;

1860 vÞ©ž
št32_t
 
ITM_RxBufãr
;

1861 
	#ITM_RXBUFFER_EMPTY
 0x5AA55AA5U

	)

1872 
__STATIC_INLINE
 
ušt32_t
 
ITM_S’dCh¬
 (ušt32_ˆ
ch
)

1874 ià(((
	gITM
->
	gTCR
 & 
	gITM_TCR_ITMENA_Msk
) != 0UL) &&

1875 ((
ITM
->
TER
 & 1UL ) != 0UL) )

1877 
ITM
->
PORT
[0U].
u32
 == 0UL)

1879 
__NOP
();

1881 
	gITM
->
	gPORT
[0U].
	gu8
 = (
ušt8_t
)
ch
;

1883  (
	gch
);

1893 
__STATIC_INLINE
 
št32_t
 
ITM_ReûiveCh¬
 ()

1895 
št32_t
 
	gch
 = -1;

1897 ià(
	gITM_RxBufãr
 !ð
ITM_RXBUFFER_EMPTY
)

1899 
ch
 = 
ITM_RxBufãr
;

1900 
	gITM_RxBufãr
 = 
ITM_RXBUFFER_EMPTY
;

1903  (
	gch
);

1913 
__STATIC_INLINE
 
št32_t
 
ITM_CheckCh¬
 ()

1916 ià(
	gITM_RxBufãr
 =ð
ITM_RXBUFFER_EMPTY
)

1931 #ifdeà
__ýlu¥lus


	@Drivers/CMSIS/Include/core_cm7.h

35 #ià 
defšed
 ( 
__ICCARM__
 )

36 #´agm¨
sy¡em_šþude


37 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

38 #´agm¨
þªg
 
sy¡em_h—d”


41 #iâdeà
__CORE_CM7_H_GENERIC


42 
	#__CORE_CM7_H_GENERIC


	)

44 
	~<¡dšt.h
>

46 #ifdeà
__ýlu¥lus


74 
	#__CM7_CMSIS_VERSION_MAIN
 (0x04Uè

	)

75 
	#__CM7_CMSIS_VERSION_SUB
 (0x1EUè

	)

76 
	#__CM7_CMSIS_VERSION
 ((
__CM7_CMSIS_VERSION_MAIN
 << 16Uè| \

	)

77 
__CM7_CMSIS_VERSION_SUB
 )

79 
	#__CORTEX_M
 (0x07Uè

	)

82 #ià 
defšed
 ( 
__CC_ARM
 )

83 
	#__ASM
 
__asm


	)

84 
	#__INLINE
 
__šlše


	)

85 
	#__STATIC_INLINE
 
__šlše


	)

87 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

88 
	#__ASM
 
__asm


	)

89 
	#__INLINE
 
__šlše


	)

90 
	#__STATIC_INLINE
 
__šlše


	)

92 #–ià
defšed
 ( 
__GNUC__
 )

93 
	#__ASM
 
__asm


	)

94 
	#__INLINE
 
šlše


	)

95 
	#__STATIC_INLINE
 
šlše


	)

97 #–ià
defšed
 ( 
__ICCARM__
 )

98 
	#__ASM
 
__asm


	)

99 
	#__INLINE
 
šlše


	)

100 
	#__STATIC_INLINE
 
šlše


	)

102 #–ià
defšed
 ( 
__TMS470__
 )

103 
	#__ASM
 
__asm


	)

104 
	#__STATIC_INLINE
 
šlše


	)

106 #–ià
defšed
 ( 
__TASKING__
 )

107 
	#__ASM
 
__asm


	)

108 
	#__INLINE
 
šlše


	)

109 
	#__STATIC_INLINE
 
šlše


	)

111 #–ià
defšed
 ( 
__CSMC__
 )

112 
	#__·cked


	)

113 
	#__ASM
 
_asm


	)

114 
	#__INLINE
 
šlše


	)

115 
	#__STATIC_INLINE
 
šlše


	)

118 #”rÜ 
Unknown
 
compž”


124 #ià
defšed
 ( 
__CC_ARM
 )

125 #ià
defšed
 
__TARGET_FPU_VFP


126 #ià(
__FPU_PRESENT
 == 1U)

127 
	#__FPU_USED
 1U

	)

130 
	#__FPU_USED
 0U

	)

133 
	#__FPU_USED
 0U

	)

136 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

137 #ià
defšed
 
__ARM_PCS_VFP


138 #ià(
__FPU_PRESENT
 == 1)

139 
	#__FPU_USED
 1U

	)

142 
	#__FPU_USED
 0U

	)

145 
	#__FPU_USED
 0U

	)

148 #–ià
defšed
 ( 
__GNUC__
 )

149 #ià
defšed
 (
__VFP_FP__
è&& !defšed(
__SOFTFP__
)

150 #ià(
__FPU_PRESENT
 == 1U)

151 
	#__FPU_USED
 1U

	)

154 
	#__FPU_USED
 0U

	)

157 
	#__FPU_USED
 0U

	)

160 #–ià
defšed
 ( 
__ICCARM__
 )

161 #ià
defšed
 
__ARMVFP__


162 #ià(
__FPU_PRESENT
 == 1U)

163 
	#__FPU_USED
 1U

	)

166 
	#__FPU_USED
 0U

	)

169 
	#__FPU_USED
 0U

	)

172 #–ià
defšed
 ( 
__TMS470__
 )

173 #ià
defšed
 
__TI_VFP_SUPPORT__


174 #ià(
__FPU_PRESENT
 == 1U)

175 
	#__FPU_USED
 1U

	)

178 
	#__FPU_USED
 0U

	)

181 
	#__FPU_USED
 0U

	)

184 #–ià
defšed
 ( 
__TASKING__
 )

185 #ià
defšed
 
__FPU_VFP__


186 #ià(
__FPU_PRESENT
 == 1U)

187 
	#__FPU_USED
 1U

	)

190 
	#__FPU_USED
 0U

	)

193 
	#__FPU_USED
 0U

	)

196 #–ià
defšed
 ( 
__CSMC__
 )

197 #iàÐ
__CSMC__
 & 0x400U)

198 #ià(
__FPU_PRESENT
 == 1U)

199 
	#__FPU_USED
 1U

	)

202 
	#__FPU_USED
 0U

	)

205 
	#__FPU_USED
 0U

	)

210 
	~"cÜe_cmIn¡r.h
"

211 
	~"cÜe_cmFunc.h
"

212 
	~"cÜe_cmSimd.h
"

214 #ifdeà
__ýlu¥lus


220 #iâdeà
__CMSIS_GENERIC


222 #iâdeà
__CORE_CM7_H_DEPENDANT


223 
	#__CORE_CM7_H_DEPENDANT


	)

225 #ifdeà
__ýlu¥lus


230 #ià
defšed
 
__CHECK_DEVICE_DEFINES


231 #iâdeà
__CM7_REV


232 
	#__CM7_REV
 0x0000U

	)

236 #iâdeà
__FPU_PRESENT


237 
	#__FPU_PRESENT
 0U

	)

241 #iâdeà
__MPU_PRESENT


242 
	#__MPU_PRESENT
 0U

	)

246 #iâdeà
__ICACHE_PRESENT


247 
	#__ICACHE_PRESENT
 0U

	)

251 #iâdeà
__DCACHE_PRESENT


252 
	#__DCACHE_PRESENT
 0U

	)

256 #iâdeà
__DTCM_PRESENT


257 
	#__DTCM_PRESENT
 0U

	)

261 #iâdeà
__NVIC_PRIO_BITS


262 
	#__NVIC_PRIO_BITS
 3U

	)

266 #iâdeà
__V’dÜ_SysTickCÚfig


267 
	#__V’dÜ_SysTickCÚfig
 0U

	)

280 #ifdeà
__ýlu¥lus


281 
	#__I
 vÞ©ž

	)

283 
	#__I
 vÞ©žcÚ¡

	)

285 
	#__O
 vÞ©ž

	)

286 
	#__IO
 vÞ©ž

	)

289 
	#__IM
 vÞ©žcÚ¡

	)

290 
	#__OM
 vÞ©ž

	)

291 
	#__IOM
 vÞ©ž

	)

327 
ušt32_t
 
_»£rved0
:16;

328 
ušt32_t
 
GE
:4;

329 
ušt32_t
 
_»£rved1
:7;

330 
ušt32_t
 
Q
:1;

331 
ušt32_t
 
V
:1;

332 
ušt32_t
 
C
:1;

333 
ušt32_t
 
Z
:1;

334 
ušt32_t
 
N
:1;

335 } 
b
;

336 
ušt32_t
 
w
;

337 } 
	tAPSR_Ty³
;

340 
	#APSR_N_Pos
 31U

	)

341 
	#APSR_N_Msk
 (1UL << 
APSR_N_Pos
è

	)

343 
	#APSR_Z_Pos
 30U

	)

344 
	#APSR_Z_Msk
 (1UL << 
APSR_Z_Pos
è

	)

346 
	#APSR_C_Pos
 29U

	)

347 
	#APSR_C_Msk
 (1UL << 
APSR_C_Pos
è

	)

349 
	#APSR_V_Pos
 28U

	)

350 
	#APSR_V_Msk
 (1UL << 
APSR_V_Pos
è

	)

352 
	#APSR_Q_Pos
 27U

	)

353 
	#APSR_Q_Msk
 (1UL << 
APSR_Q_Pos
è

	)

355 
	#APSR_GE_Pos
 16U

	)

356 
	#APSR_GE_Msk
 (0xFUL << 
APSR_GE_Pos
è

	)

366 
ušt32_t
 
ISR
:9;

367 
ušt32_t
 
_»£rved0
:23;

368 } 
b
;

369 
ušt32_t
 
w
;

370 } 
	tIPSR_Ty³
;

373 
	#IPSR_ISR_Pos
 0U

	)

374 
	#IPSR_ISR_Msk
 (0x1FFUL )

	)

384 
ušt32_t
 
ISR
:9;

385 
ušt32_t
 
_»£rved0
:7;

386 
ušt32_t
 
GE
:4;

387 
ušt32_t
 
_»£rved1
:4;

388 
ušt32_t
 
T
:1;

389 
ušt32_t
 
IT
:2;

390 
ušt32_t
 
Q
:1;

391 
ušt32_t
 
V
:1;

392 
ušt32_t
 
C
:1;

393 
ušt32_t
 
Z
:1;

394 
ušt32_t
 
N
:1;

395 } 
b
;

396 
ušt32_t
 
w
;

397 } 
	txPSR_Ty³
;

400 
	#xPSR_N_Pos
 31U

	)

401 
	#xPSR_N_Msk
 (1UL << 
xPSR_N_Pos
è

	)

403 
	#xPSR_Z_Pos
 30U

	)

404 
	#xPSR_Z_Msk
 (1UL << 
xPSR_Z_Pos
è

	)

406 
	#xPSR_C_Pos
 29U

	)

407 
	#xPSR_C_Msk
 (1UL << 
xPSR_C_Pos
è

	)

409 
	#xPSR_V_Pos
 28U

	)

410 
	#xPSR_V_Msk
 (1UL << 
xPSR_V_Pos
è

	)

412 
	#xPSR_Q_Pos
 27U

	)

413 
	#xPSR_Q_Msk
 (1UL << 
xPSR_Q_Pos
è

	)

415 
	#xPSR_IT_Pos
 25U

	)

416 
	#xPSR_IT_Msk
 (3UL << 
xPSR_IT_Pos
è

	)

418 
	#xPSR_T_Pos
 24U

	)

419 
	#xPSR_T_Msk
 (1UL << 
xPSR_T_Pos
è

	)

421 
	#xPSR_GE_Pos
 16U

	)

422 
	#xPSR_GE_Msk
 (0xFUL << 
xPSR_GE_Pos
è

	)

424 
	#xPSR_ISR_Pos
 0U

	)

425 
	#xPSR_ISR_Msk
 (0x1FFUL )

	)

435 
ušt32_t
 
nPRIV
:1;

436 
ušt32_t
 
SPSEL
:1;

437 
ušt32_t
 
FPCA
:1;

438 
ušt32_t
 
_»£rved0
:29;

439 } 
b
;

440 
ušt32_t
 
w
;

441 } 
	tCONTROL_Ty³
;

444 
	#CONTROL_FPCA_Pos
 2U

	)

445 
	#CONTROL_FPCA_Msk
 (1UL << 
CONTROL_FPCA_Pos
è

	)

447 
	#CONTROL_SPSEL_Pos
 1U

	)

448 
	#CONTROL_SPSEL_Msk
 (1UL << 
CONTROL_SPSEL_Pos
è

	)

450 
	#CONTROL_nPRIV_Pos
 0U

	)

451 
	#CONTROL_nPRIV_Msk
 (1UL )

	)

468 
__IOM
 
ušt32_t
 
ISER
[8U];

469 
ušt32_t
 
RESERVED0
[24U];

470 
__IOM
 
ušt32_t
 
ICER
[8U];

471 
ušt32_t
 
RSERVED1
[24U];

472 
__IOM
 
ušt32_t
 
ISPR
[8U];

473 
ušt32_t
 
RESERVED2
[24U];

474 
__IOM
 
ušt32_t
 
ICPR
[8U];

475 
ušt32_t
 
RESERVED3
[24U];

476 
__IOM
 
ušt32_t
 
IABR
[8U];

477 
ušt32_t
 
RESERVED4
[56U];

478 
__IOM
 
ušt8_t
 
IP
[240U];

479 
ušt32_t
 
RESERVED5
[644U];

480 
__OM
 
ušt32_t
 
STIR
;

481 } 
	tNVIC_Ty³
;

484 
	#NVIC_STIR_INTID_Pos
 0U

	)

485 
	#NVIC_STIR_INTID_Msk
 (0x1FFUL )

	)

502 
__IM
 
ušt32_t
 
CPUID
;

503 
__IOM
 
ušt32_t
 
ICSR
;

504 
__IOM
 
ušt32_t
 
VTOR
;

505 
__IOM
 
ušt32_t
 
AIRCR
;

506 
__IOM
 
ušt32_t
 
SCR
;

507 
__IOM
 
ušt32_t
 
CCR
;

508 
__IOM
 
ušt8_t
 
SHPR
[12U];

509 
__IOM
 
ušt32_t
 
SHCSR
;

510 
__IOM
 
ušt32_t
 
CFSR
;

511 
__IOM
 
ušt32_t
 
HFSR
;

512 
__IOM
 
ušt32_t
 
DFSR
;

513 
__IOM
 
ušt32_t
 
MMFAR
;

514 
__IOM
 
ušt32_t
 
BFAR
;

515 
__IOM
 
ušt32_t
 
AFSR
;

516 
__IM
 
ušt32_t
 
ID_PFR
[2U];

517 
__IM
 
ušt32_t
 
ID_DFR
;

518 
__IM
 
ušt32_t
 
ID_AFR
;

519 
__IM
 
ušt32_t
 
ID_MFR
[4U];

520 
__IM
 
ušt32_t
 
ID_ISAR
[5U];

521 
ušt32_t
 
RESERVED0
[1U];

522 
__IM
 
ušt32_t
 
CLIDR
;

523 
__IM
 
ušt32_t
 
CTR
;

524 
__IM
 
ušt32_t
 
CCSIDR
;

525 
__IOM
 
ušt32_t
 
CSSELR
;

526 
__IOM
 
ušt32_t
 
CPACR
;

527 
ušt32_t
 
RESERVED3
[93U];

528 
__OM
 
ušt32_t
 
STIR
;

529 
ušt32_t
 
RESERVED4
[15U];

530 
__IM
 
ušt32_t
 
MVFR0
;

531 
__IM
 
ušt32_t
 
MVFR1
;

532 
__IM
 
ušt32_t
 
MVFR2
;

533 
ušt32_t
 
RESERVED5
[1U];

534 
__OM
 
ušt32_t
 
ICIALLU
;

535 
ušt32_t
 
RESERVED6
[1U];

536 
__OM
 
ušt32_t
 
ICIMVAU
;

537 
__OM
 
ušt32_t
 
DCIMVAC
;

538 
__OM
 
ušt32_t
 
DCISW
;

539 
__OM
 
ušt32_t
 
DCCMVAU
;

540 
__OM
 
ušt32_t
 
DCCMVAC
;

541 
__OM
 
ušt32_t
 
DCCSW
;

542 
__OM
 
ušt32_t
 
DCCIMVAC
;

543 
__OM
 
ušt32_t
 
DCCISW
;

544 
ušt32_t
 
RESERVED7
[6U];

545 
__IOM
 
ušt32_t
 
ITCMCR
;

546 
__IOM
 
ušt32_t
 
DTCMCR
;

547 
__IOM
 
ušt32_t
 
AHBPCR
;

548 
__IOM
 
ušt32_t
 
CACR
;

549 
__IOM
 
ušt32_t
 
AHBSCR
;

550 
ušt32_t
 
RESERVED8
[1U];

551 
__IOM
 
ušt32_t
 
ABFSR
;

552 } 
	tSCB_Ty³
;

555 
	#SCB_CPUID_IMPLEMENTER_Pos
 24U

	)

556 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos
è

	)

558 
	#SCB_CPUID_VARIANT_Pos
 20U

	)

559 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos
è

	)

561 
	#SCB_CPUID_ARCHITECTURE_Pos
 16U

	)

562 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos
è

	)

564 
	#SCB_CPUID_PARTNO_Pos
 4U

	)

565 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos
è

	)

567 
	#SCB_CPUID_REVISION_Pos
 0U

	)

568 
	#SCB_CPUID_REVISION_Msk
 (0xFUL )

	)

571 
	#SCB_ICSR_NMIPENDSET_Pos
 31U

	)

572 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos
è

	)

574 
	#SCB_ICSR_PENDSVSET_Pos
 28U

	)

575 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos
è

	)

577 
	#SCB_ICSR_PENDSVCLR_Pos
 27U

	)

578 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos
è

	)

580 
	#SCB_ICSR_PENDSTSET_Pos
 26U

	)

581 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos
è

	)

583 
	#SCB_ICSR_PENDSTCLR_Pos
 25U

	)

584 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos
è

	)

586 
	#SCB_ICSR_ISRPREEMPT_Pos
 23U

	)

587 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos
è

	)

589 
	#SCB_ICSR_ISRPENDING_Pos
 22U

	)

590 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos
è

	)

592 
	#SCB_ICSR_VECTPENDING_Pos
 12U

	)

593 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos
è

	)

595 
	#SCB_ICSR_RETTOBASE_Pos
 11U

	)

596 
	#SCB_ICSR_RETTOBASE_Msk
 (1UL << 
SCB_ICSR_RETTOBASE_Pos
è

	)

598 
	#SCB_ICSR_VECTACTIVE_Pos
 0U

	)

599 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL )

	)

602 
	#SCB_VTOR_TBLOFF_Pos
 7U

	)

603 
	#SCB_VTOR_TBLOFF_Msk
 (0x1FFFFFFUL << 
SCB_VTOR_TBLOFF_Pos
è

	)

606 
	#SCB_AIRCR_VECTKEY_Pos
 16U

	)

607 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos
è

	)

609 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16U

	)

610 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos
è

	)

612 
	#SCB_AIRCR_ENDIANESS_Pos
 15U

	)

613 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos
è

	)

615 
	#SCB_AIRCR_PRIGROUP_Pos
 8U

	)

616 
	#SCB_AIRCR_PRIGROUP_Msk
 (7UL << 
SCB_AIRCR_PRIGROUP_Pos
è

	)

618 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2U

	)

619 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos
è

	)

621 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1U

	)

622 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos
è

	)

624 
	#SCB_AIRCR_VECTRESET_Pos
 0U

	)

625 
	#SCB_AIRCR_VECTRESET_Msk
 (1UL )

	)

628 
	#SCB_SCR_SEVONPEND_Pos
 4U

	)

629 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos
è

	)

631 
	#SCB_SCR_SLEEPDEEP_Pos
 2U

	)

632 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos
è

	)

634 
	#SCB_SCR_SLEEPONEXIT_Pos
 1U

	)

635 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos
è

	)

638 
	#SCB_CCR_BP_Pos
 18U

	)

639 
	#SCB_CCR_BP_Msk
 (1UL << 
SCB_CCR_BP_Pos
è

	)

641 
	#SCB_CCR_IC_Pos
 17U

	)

642 
	#SCB_CCR_IC_Msk
 (1UL << 
SCB_CCR_IC_Pos
è

	)

644 
	#SCB_CCR_DC_Pos
 16U

	)

645 
	#SCB_CCR_DC_Msk
 (1UL << 
SCB_CCR_DC_Pos
è

	)

647 
	#SCB_CCR_STKALIGN_Pos
 9U

	)

648 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos
è

	)

650 
	#SCB_CCR_BFHFNMIGN_Pos
 8U

	)

651 
	#SCB_CCR_BFHFNMIGN_Msk
 (1UL << 
SCB_CCR_BFHFNMIGN_Pos
è

	)

653 
	#SCB_CCR_DIV_0_TRP_Pos
 4U

	)

654 
	#SCB_CCR_DIV_0_TRP_Msk
 (1UL << 
SCB_CCR_DIV_0_TRP_Pos
è

	)

656 
	#SCB_CCR_UNALIGN_TRP_Pos
 3U

	)

657 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos
è

	)

659 
	#SCB_CCR_USERSETMPEND_Pos
 1U

	)

660 
	#SCB_CCR_USERSETMPEND_Msk
 (1UL << 
SCB_CCR_USERSETMPEND_Pos
è

	)

662 
	#SCB_CCR_NONBASETHRDENA_Pos
 0U

	)

663 
	#SCB_CCR_NONBASETHRDENA_Msk
 (1UL )

	)

666 
	#SCB_SHCSR_USGFAULTENA_Pos
 18U

	)

667 
	#SCB_SHCSR_USGFAULTENA_Msk
 (1UL << 
SCB_SHCSR_USGFAULTENA_Pos
è

	)

669 
	#SCB_SHCSR_BUSFAULTENA_Pos
 17U

	)

670 
	#SCB_SHCSR_BUSFAULTENA_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTENA_Pos
è

	)

672 
	#SCB_SHCSR_MEMFAULTENA_Pos
 16U

	)

673 
	#SCB_SHCSR_MEMFAULTENA_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTENA_Pos
è

	)

675 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15U

	)

676 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos
è

	)

678 
	#SCB_SHCSR_BUSFAULTPENDED_Pos
 14U

	)

679 
	#SCB_SHCSR_BUSFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTPENDED_Pos
è

	)

681 
	#SCB_SHCSR_MEMFAULTPENDED_Pos
 13U

	)

682 
	#SCB_SHCSR_MEMFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTPENDED_Pos
è

	)

684 
	#SCB_SHCSR_USGFAULTPENDED_Pos
 12U

	)

685 
	#SCB_SHCSR_USGFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_USGFAULTPENDED_Pos
è

	)

687 
	#SCB_SHCSR_SYSTICKACT_Pos
 11U

	)

688 
	#SCB_SHCSR_SYSTICKACT_Msk
 (1UL << 
SCB_SHCSR_SYSTICKACT_Pos
è

	)

690 
	#SCB_SHCSR_PENDSVACT_Pos
 10U

	)

691 
	#SCB_SHCSR_PENDSVACT_Msk
 (1UL << 
SCB_SHCSR_PENDSVACT_Pos
è

	)

693 
	#SCB_SHCSR_MONITORACT_Pos
 8U

	)

694 
	#SCB_SHCSR_MONITORACT_Msk
 (1UL << 
SCB_SHCSR_MONITORACT_Pos
è

	)

696 
	#SCB_SHCSR_SVCALLACT_Pos
 7U

	)

697 
	#SCB_SHCSR_SVCALLACT_Msk
 (1UL << 
SCB_SHCSR_SVCALLACT_Pos
è

	)

699 
	#SCB_SHCSR_USGFAULTACT_Pos
 3U

	)

700 
	#SCB_SHCSR_USGFAULTACT_Msk
 (1UL << 
SCB_SHCSR_USGFAULTACT_Pos
è

	)

702 
	#SCB_SHCSR_BUSFAULTACT_Pos
 1U

	)

703 
	#SCB_SHCSR_BUSFAULTACT_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTACT_Pos
è

	)

705 
	#SCB_SHCSR_MEMFAULTACT_Pos
 0U

	)

706 
	#SCB_SHCSR_MEMFAULTACT_Msk
 (1UL )

	)

709 
	#SCB_CFSR_USGFAULTSR_Pos
 16U

	)

710 
	#SCB_CFSR_USGFAULTSR_Msk
 (0xFFFFUL << 
SCB_CFSR_USGFAULTSR_Pos
è

	)

712 
	#SCB_CFSR_BUSFAULTSR_Pos
 8U

	)

713 
	#SCB_CFSR_BUSFAULTSR_Msk
 (0xFFUL << 
SCB_CFSR_BUSFAULTSR_Pos
è

	)

715 
	#SCB_CFSR_MEMFAULTSR_Pos
 0U

	)

716 
	#SCB_CFSR_MEMFAULTSR_Msk
 (0xFFUL )

	)

719 
	#SCB_HFSR_DEBUGEVT_Pos
 31U

	)

720 
	#SCB_HFSR_DEBUGEVT_Msk
 (1UL << 
SCB_HFSR_DEBUGEVT_Pos
è

	)

722 
	#SCB_HFSR_FORCED_Pos
 30U

	)

723 
	#SCB_HFSR_FORCED_Msk
 (1UL << 
SCB_HFSR_FORCED_Pos
è

	)

725 
	#SCB_HFSR_VECTTBL_Pos
 1U

	)

726 
	#SCB_HFSR_VECTTBL_Msk
 (1UL << 
SCB_HFSR_VECTTBL_Pos
è

	)

729 
	#SCB_DFSR_EXTERNAL_Pos
 4U

	)

730 
	#SCB_DFSR_EXTERNAL_Msk
 (1UL << 
SCB_DFSR_EXTERNAL_Pos
è

	)

732 
	#SCB_DFSR_VCATCH_Pos
 3U

	)

733 
	#SCB_DFSR_VCATCH_Msk
 (1UL << 
SCB_DFSR_VCATCH_Pos
è

	)

735 
	#SCB_DFSR_DWTTRAP_Pos
 2U

	)

736 
	#SCB_DFSR_DWTTRAP_Msk
 (1UL << 
SCB_DFSR_DWTTRAP_Pos
è

	)

738 
	#SCB_DFSR_BKPT_Pos
 1U

	)

739 
	#SCB_DFSR_BKPT_Msk
 (1UL << 
SCB_DFSR_BKPT_Pos
è

	)

741 
	#SCB_DFSR_HALTED_Pos
 0U

	)

742 
	#SCB_DFSR_HALTED_Msk
 (1UL )

	)

745 
	#SCB_CLIDR_LOUU_Pos
 27U

	)

746 
	#SCB_CLIDR_LOUU_Msk
 (7UL << 
SCB_CLIDR_LOUU_Pos
è

	)

748 
	#SCB_CLIDR_LOC_Pos
 24U

	)

749 
	#SCB_CLIDR_LOC_Msk
 (7UL << 
SCB_CLIDR_LOC_Pos
è

	)

752 
	#SCB_CTR_FORMAT_Pos
 29U

	)

753 
	#SCB_CTR_FORMAT_Msk
 (7UL << 
SCB_CTR_FORMAT_Pos
è

	)

755 
	#SCB_CTR_CWG_Pos
 24U

	)

756 
	#SCB_CTR_CWG_Msk
 (0xFUL << 
SCB_CTR_CWG_Pos
è

	)

758 
	#SCB_CTR_ERG_Pos
 20U

	)

759 
	#SCB_CTR_ERG_Msk
 (0xFUL << 
SCB_CTR_ERG_Pos
è

	)

761 
	#SCB_CTR_DMINLINE_Pos
 16U

	)

762 
	#SCB_CTR_DMINLINE_Msk
 (0xFUL << 
SCB_CTR_DMINLINE_Pos
è

	)

764 
	#SCB_CTR_IMINLINE_Pos
 0U

	)

765 
	#SCB_CTR_IMINLINE_Msk
 (0xFUL )

	)

768 
	#SCB_CCSIDR_WT_Pos
 31U

	)

769 
	#SCB_CCSIDR_WT_Msk
 (1UL << 
SCB_CCSIDR_WT_Pos
è

	)

771 
	#SCB_CCSIDR_WB_Pos
 30U

	)

772 
	#SCB_CCSIDR_WB_Msk
 (1UL << 
SCB_CCSIDR_WB_Pos
è

	)

774 
	#SCB_CCSIDR_RA_Pos
 29U

	)

775 
	#SCB_CCSIDR_RA_Msk
 (1UL << 
SCB_CCSIDR_RA_Pos
è

	)

777 
	#SCB_CCSIDR_WA_Pos
 28U

	)

778 
	#SCB_CCSIDR_WA_Msk
 (1UL << 
SCB_CCSIDR_WA_Pos
è

	)

780 
	#SCB_CCSIDR_NUMSETS_Pos
 13U

	)

781 
	#SCB_CCSIDR_NUMSETS_Msk
 (0x7FFFUL << 
SCB_CCSIDR_NUMSETS_Pos
è

	)

783 
	#SCB_CCSIDR_ASSOCIATIVITY_Pos
 3U

	)

784 
	#SCB_CCSIDR_ASSOCIATIVITY_Msk
 (0x3FFUL << 
SCB_CCSIDR_ASSOCIATIVITY_Pos
è

	)

786 
	#SCB_CCSIDR_LINESIZE_Pos
 0U

	)

787 
	#SCB_CCSIDR_LINESIZE_Msk
 (7UL )

	)

790 
	#SCB_CSSELR_LEVEL_Pos
 1U

	)

791 
	#SCB_CSSELR_LEVEL_Msk
 (7UL << 
SCB_CSSELR_LEVEL_Pos
è

	)

793 
	#SCB_CSSELR_IND_Pos
 0U

	)

794 
	#SCB_CSSELR_IND_Msk
 (1UL )

	)

797 
	#SCB_STIR_INTID_Pos
 0U

	)

798 
	#SCB_STIR_INTID_Msk
 (0x1FFUL )

	)

801 
	#SCB_DCISW_WAY_Pos
 30U

	)

802 
	#SCB_DCISW_WAY_Msk
 (3UL << 
SCB_DCISW_WAY_Pos
è

	)

804 
	#SCB_DCISW_SET_Pos
 5U

	)

805 
	#SCB_DCISW_SET_Msk
 (0x1FFUL << 
SCB_DCISW_SET_Pos
è

	)

808 
	#SCB_DCCSW_WAY_Pos
 30U

	)

809 
	#SCB_DCCSW_WAY_Msk
 (3UL << 
SCB_DCCSW_WAY_Pos
è

	)

811 
	#SCB_DCCSW_SET_Pos
 5U

	)

812 
	#SCB_DCCSW_SET_Msk
 (0x1FFUL << 
SCB_DCCSW_SET_Pos
è

	)

815 
	#SCB_DCCISW_WAY_Pos
 30U

	)

816 
	#SCB_DCCISW_WAY_Msk
 (3UL << 
SCB_DCCISW_WAY_Pos
è

	)

818 
	#SCB_DCCISW_SET_Pos
 5U

	)

819 
	#SCB_DCCISW_SET_Msk
 (0x1FFUL << 
SCB_DCCISW_SET_Pos
è

	)

822 
	#SCB_ITCMCR_SZ_Pos
 3U

	)

823 
	#SCB_ITCMCR_SZ_Msk
 (0xFUL << 
SCB_ITCMCR_SZ_Pos
è

	)

825 
	#SCB_ITCMCR_RETEN_Pos
 2U

	)

826 
	#SCB_ITCMCR_RETEN_Msk
 (1UL << 
SCB_ITCMCR_RETEN_Pos
è

	)

828 
	#SCB_ITCMCR_RMW_Pos
 1U

	)

829 
	#SCB_ITCMCR_RMW_Msk
 (1UL << 
SCB_ITCMCR_RMW_Pos
è

	)

831 
	#SCB_ITCMCR_EN_Pos
 0U

	)

832 
	#SCB_ITCMCR_EN_Msk
 (1UL )

	)

835 
	#SCB_DTCMCR_SZ_Pos
 3U

	)

836 
	#SCB_DTCMCR_SZ_Msk
 (0xFUL << 
SCB_DTCMCR_SZ_Pos
è

	)

838 
	#SCB_DTCMCR_RETEN_Pos
 2U

	)

839 
	#SCB_DTCMCR_RETEN_Msk
 (1UL << 
SCB_DTCMCR_RETEN_Pos
è

	)

841 
	#SCB_DTCMCR_RMW_Pos
 1U

	)

842 
	#SCB_DTCMCR_RMW_Msk
 (1UL << 
SCB_DTCMCR_RMW_Pos
è

	)

844 
	#SCB_DTCMCR_EN_Pos
 0U

	)

845 
	#SCB_DTCMCR_EN_Msk
 (1UL )

	)

848 
	#SCB_AHBPCR_SZ_Pos
 1U

	)

849 
	#SCB_AHBPCR_SZ_Msk
 (7UL << 
SCB_AHBPCR_SZ_Pos
è

	)

851 
	#SCB_AHBPCR_EN_Pos
 0U

	)

852 
	#SCB_AHBPCR_EN_Msk
 (1UL )

	)

855 
	#SCB_CACR_FORCEWT_Pos
 2U

	)

856 
	#SCB_CACR_FORCEWT_Msk
 (1UL << 
SCB_CACR_FORCEWT_Pos
è

	)

858 
	#SCB_CACR_ECCEN_Pos
 1U

	)

859 
	#SCB_CACR_ECCEN_Msk
 (1UL << 
SCB_CACR_ECCEN_Pos
è

	)

861 
	#SCB_CACR_SIWT_Pos
 0U

	)

862 
	#SCB_CACR_SIWT_Msk
 (1UL )

	)

865 
	#SCB_AHBSCR_INITCOUNT_Pos
 11U

	)

866 
	#SCB_AHBSCR_INITCOUNT_Msk
 (0x1FUL << 
SCB_AHBPCR_INITCOUNT_Pos
è

	)

868 
	#SCB_AHBSCR_TPRI_Pos
 2U

	)

869 
	#SCB_AHBSCR_TPRI_Msk
 (0x1FFUL << 
SCB_AHBPCR_TPRI_Pos
è

	)

871 
	#SCB_AHBSCR_CTL_Pos
 0U

	)

872 
	#SCB_AHBSCR_CTL_Msk
 (3UL )

	)

875 
	#SCB_ABFSR_AXIMTYPE_Pos
 8U

	)

876 
	#SCB_ABFSR_AXIMTYPE_Msk
 (3UL << 
SCB_ABFSR_AXIMTYPE_Pos
è

	)

878 
	#SCB_ABFSR_EPPB_Pos
 4U

	)

879 
	#SCB_ABFSR_EPPB_Msk
 (1UL << 
SCB_ABFSR_EPPB_Pos
è

	)

881 
	#SCB_ABFSR_AXIM_Pos
 3U

	)

882 
	#SCB_ABFSR_AXIM_Msk
 (1UL << 
SCB_ABFSR_AXIM_Pos
è

	)

884 
	#SCB_ABFSR_AHBP_Pos
 2U

	)

885 
	#SCB_ABFSR_AHBP_Msk
 (1UL << 
SCB_ABFSR_AHBP_Pos
è

	)

887 
	#SCB_ABFSR_DTCM_Pos
 1U

	)

888 
	#SCB_ABFSR_DTCM_Msk
 (1UL << 
SCB_ABFSR_DTCM_Pos
è

	)

890 
	#SCB_ABFSR_ITCM_Pos
 0U

	)

891 
	#SCB_ABFSR_ITCM_Msk
 (1UL )

	)

908 
ušt32_t
 
RESERVED0
[1U];

909 
__IM
 
ušt32_t
 
ICTR
;

910 
__IOM
 
ušt32_t
 
ACTLR
;

911 } 
	tSCnSCB_Ty³
;

914 
	#SCnSCB_ICTR_INTLINESNUM_Pos
 0U

	)

915 
	#SCnSCB_ICTR_INTLINESNUM_Msk
 (0xFUL )

	)

918 
	#SCnSCB_ACTLR_DISITMATBFLUSH_Pos
 12U

	)

919 
	#SCnSCB_ACTLR_DISITMATBFLUSH_Msk
 (1UL << 
SCnSCB_ACTLR_DISITMATBFLUSH_Pos
è

	)

921 
	#SCnSCB_ACTLR_DISRAMODE_Pos
 11U

	)

922 
	#SCnSCB_ACTLR_DISRAMODE_Msk
 (1UL << 
SCnSCB_ACTLR_DISRAMODE_Pos
è

	)

924 
	#SCnSCB_ACTLR_FPEXCODIS_Pos
 10U

	)

925 
	#SCnSCB_ACTLR_FPEXCODIS_Msk
 (1UL << 
SCnSCB_ACTLR_FPEXCODIS_Pos
è

	)

927 
	#SCnSCB_ACTLR_DISFOLD_Pos
 2U

	)

928 
	#SCnSCB_ACTLR_DISFOLD_Msk
 (1UL << 
SCnSCB_ACTLR_DISFOLD_Pos
è

	)

930 
	#SCnSCB_ACTLR_DISMCYCINT_Pos
 0U

	)

931 
	#SCnSCB_ACTLR_DISMCYCINT_Msk
 (1UL )

	)

948 
__IOM
 
ušt32_t
 
CTRL
;

949 
__IOM
 
ušt32_t
 
LOAD
;

950 
__IOM
 
ušt32_t
 
VAL
;

951 
__IM
 
ušt32_t
 
CALIB
;

952 } 
	tSysTick_Ty³
;

955 
	#SysTick_CTRL_COUNTFLAG_Pos
 16U

	)

956 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos
è

	)

958 
	#SysTick_CTRL_CLKSOURCE_Pos
 2U

	)

959 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos
è

	)

961 
	#SysTick_CTRL_TICKINT_Pos
 1U

	)

962 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos
è

	)

964 
	#SysTick_CTRL_ENABLE_Pos
 0U

	)

965 
	#SysTick_CTRL_ENABLE_Msk
 (1UL )

	)

968 
	#SysTick_LOAD_RELOAD_Pos
 0U

	)

969 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL )

	)

972 
	#SysTick_VAL_CURRENT_Pos
 0U

	)

973 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL )

	)

976 
	#SysTick_CALIB_NOREF_Pos
 31U

	)

977 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos
è

	)

979 
	#SysTick_CALIB_SKEW_Pos
 30U

	)

980 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos
è

	)

982 
	#SysTick_CALIB_TENMS_Pos
 0U

	)

983 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL )

	)

1000 
__OM
 union

1002 
__OM
 
ušt8_t
 
u8
;

1003 
__OM
 
ušt16_t
 
u16
;

1004 
__OM
 
ušt32_t
 
u32
;

1005 } 
PORT
 [32U];

1006 
ušt32_t
 
RESERVED0
[864U];

1007 
__IOM
 
ušt32_t
 
TER
;

1008 
ušt32_t
 
RESERVED1
[15U];

1009 
__IOM
 
ušt32_t
 
TPR
;

1010 
ušt32_t
 
RESERVED2
[15U];

1011 
__IOM
 
ušt32_t
 
TCR
;

1012 
ušt32_t
 
RESERVED3
[29U];

1013 
__OM
 
ušt32_t
 
IWR
;

1014 
__IM
 
ušt32_t
 
IRR
;

1015 
__IOM
 
ušt32_t
 
IMCR
;

1016 
ušt32_t
 
RESERVED4
[43U];

1017 
__OM
 
ušt32_t
 
LAR
;

1018 
__IM
 
ušt32_t
 
LSR
;

1019 
ušt32_t
 
RESERVED5
[6U];

1020 
__IM
 
ušt32_t
 
PID4
;

1021 
__IM
 
ušt32_t
 
PID5
;

1022 
__IM
 
ušt32_t
 
PID6
;

1023 
__IM
 
ušt32_t
 
PID7
;

1024 
__IM
 
ušt32_t
 
PID0
;

1025 
__IM
 
ušt32_t
 
PID1
;

1026 
__IM
 
ušt32_t
 
PID2
;

1027 
__IM
 
ušt32_t
 
PID3
;

1028 
__IM
 
ušt32_t
 
CID0
;

1029 
__IM
 
ušt32_t
 
CID1
;

1030 
__IM
 
ušt32_t
 
CID2
;

1031 
__IM
 
ušt32_t
 
CID3
;

1032 } 
	tITM_Ty³
;

1035 
	#ITM_TPR_PRIVMASK_Pos
 0U

	)

1036 
	#ITM_TPR_PRIVMASK_Msk
 (0xFUL )

	)

1039 
	#ITM_TCR_BUSY_Pos
 23U

	)

1040 
	#ITM_TCR_BUSY_Msk
 (1UL << 
ITM_TCR_BUSY_Pos
è

	)

1042 
	#ITM_TCR_T¿ûBusID_Pos
 16U

	)

1043 
	#ITM_TCR_T¿ûBusID_Msk
 (0x7FUL << 
ITM_TCR_T¿ûBusID_Pos
è

	)

1045 
	#ITM_TCR_GTSFREQ_Pos
 10U

	)

1046 
	#ITM_TCR_GTSFREQ_Msk
 (3UL << 
ITM_TCR_GTSFREQ_Pos
è

	)

1048 
	#ITM_TCR_TSP»sÿË_Pos
 8U

	)

1049 
	#ITM_TCR_TSP»sÿË_Msk
 (3UL << 
ITM_TCR_TSP»sÿË_Pos
è

	)

1051 
	#ITM_TCR_SWOENA_Pos
 4U

	)

1052 
	#ITM_TCR_SWOENA_Msk
 (1UL << 
ITM_TCR_SWOENA_Pos
è

	)

1054 
	#ITM_TCR_DWTENA_Pos
 3U

	)

1055 
	#ITM_TCR_DWTENA_Msk
 (1UL << 
ITM_TCR_DWTENA_Pos
è

	)

1057 
	#ITM_TCR_SYNCENA_Pos
 2U

	)

1058 
	#ITM_TCR_SYNCENA_Msk
 (1UL << 
ITM_TCR_SYNCENA_Pos
è

	)

1060 
	#ITM_TCR_TSENA_Pos
 1U

	)

1061 
	#ITM_TCR_TSENA_Msk
 (1UL << 
ITM_TCR_TSENA_Pos
è

	)

1063 
	#ITM_TCR_ITMENA_Pos
 0U

	)

1064 
	#ITM_TCR_ITMENA_Msk
 (1UL )

	)

1067 
	#ITM_IWR_ATVALIDM_Pos
 0U

	)

1068 
	#ITM_IWR_ATVALIDM_Msk
 (1UL )

	)

1071 
	#ITM_IRR_ATREADYM_Pos
 0U

	)

1072 
	#ITM_IRR_ATREADYM_Msk
 (1UL )

	)

1075 
	#ITM_IMCR_INTEGRATION_Pos
 0U

	)

1076 
	#ITM_IMCR_INTEGRATION_Msk
 (1UL )

	)

1079 
	#ITM_LSR_By‹Acc_Pos
 2U

	)

1080 
	#ITM_LSR_By‹Acc_Msk
 (1UL << 
ITM_LSR_By‹Acc_Pos
è

	)

1082 
	#ITM_LSR_Acûss_Pos
 1U

	)

1083 
	#ITM_LSR_Acûss_Msk
 (1UL << 
ITM_LSR_Acûss_Pos
è

	)

1085 
	#ITM_LSR_P»£Á_Pos
 0U

	)

1086 
	#ITM_LSR_P»£Á_Msk
 (1UL )

	)

1103 
__IOM
 
ušt32_t
 
CTRL
;

1104 
__IOM
 
ušt32_t
 
CYCCNT
;

1105 
__IOM
 
ušt32_t
 
CPICNT
;

1106 
__IOM
 
ušt32_t
 
EXCCNT
;

1107 
__IOM
 
ušt32_t
 
SLEEPCNT
;

1108 
__IOM
 
ušt32_t
 
LSUCNT
;

1109 
__IOM
 
ušt32_t
 
FOLDCNT
;

1110 
__IM
 
ušt32_t
 
PCSR
;

1111 
__IOM
 
ušt32_t
 
COMP0
;

1112 
__IOM
 
ušt32_t
 
MASK0
;

1113 
__IOM
 
ušt32_t
 
FUNCTION0
;

1114 
ušt32_t
 
RESERVED0
[1U];

1115 
__IOM
 
ušt32_t
 
COMP1
;

1116 
__IOM
 
ušt32_t
 
MASK1
;

1117 
__IOM
 
ušt32_t
 
FUNCTION1
;

1118 
ušt32_t
 
RESERVED1
[1U];

1119 
__IOM
 
ušt32_t
 
COMP2
;

1120 
__IOM
 
ušt32_t
 
MASK2
;

1121 
__IOM
 
ušt32_t
 
FUNCTION2
;

1122 
ušt32_t
 
RESERVED2
[1U];

1123 
__IOM
 
ušt32_t
 
COMP3
;

1124 
__IOM
 
ušt32_t
 
MASK3
;

1125 
__IOM
 
ušt32_t
 
FUNCTION3
;

1126 
ušt32_t
 
RESERVED3
[981U];

1127 
__OM
 
ušt32_t
 
LAR
;

1128 
__IM
 
ušt32_t
 
LSR
;

1129 } 
	tDWT_Ty³
;

1132 
	#DWT_CTRL_NUMCOMP_Pos
 28U

	)

1133 
	#DWT_CTRL_NUMCOMP_Msk
 (0xFUL << 
DWT_CTRL_NUMCOMP_Pos
è

	)

1135 
	#DWT_CTRL_NOTRCPKT_Pos
 27U

	)

1136 
	#DWT_CTRL_NOTRCPKT_Msk
 (0x1UL << 
DWT_CTRL_NOTRCPKT_Pos
è

	)

1138 
	#DWT_CTRL_NOEXTTRIG_Pos
 26U

	)

1139 
	#DWT_CTRL_NOEXTTRIG_Msk
 (0x1UL << 
DWT_CTRL_NOEXTTRIG_Pos
è

	)

1141 
	#DWT_CTRL_NOCYCCNT_Pos
 25U

	)

1142 
	#DWT_CTRL_NOCYCCNT_Msk
 (0x1UL << 
DWT_CTRL_NOCYCCNT_Pos
è

	)

1144 
	#DWT_CTRL_NOPRFCNT_Pos
 24U

	)

1145 
	#DWT_CTRL_NOPRFCNT_Msk
 (0x1UL << 
DWT_CTRL_NOPRFCNT_Pos
è

	)

1147 
	#DWT_CTRL_CYCEVTENA_Pos
 22U

	)

1148 
	#DWT_CTRL_CYCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CYCEVTENA_Pos
è

	)

1150 
	#DWT_CTRL_FOLDEVTENA_Pos
 21U

	)

1151 
	#DWT_CTRL_FOLDEVTENA_Msk
 (0x1UL << 
DWT_CTRL_FOLDEVTENA_Pos
è

	)

1153 
	#DWT_CTRL_LSUEVTENA_Pos
 20U

	)

1154 
	#DWT_CTRL_LSUEVTENA_Msk
 (0x1UL << 
DWT_CTRL_LSUEVTENA_Pos
è

	)

1156 
	#DWT_CTRL_SLEEPEVTENA_Pos
 19U

	)

1157 
	#DWT_CTRL_SLEEPEVTENA_Msk
 (0x1UL << 
DWT_CTRL_SLEEPEVTENA_Pos
è

	)

1159 
	#DWT_CTRL_EXCEVTENA_Pos
 18U

	)

1160 
	#DWT_CTRL_EXCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_EXCEVTENA_Pos
è

	)

1162 
	#DWT_CTRL_CPIEVTENA_Pos
 17U

	)

1163 
	#DWT_CTRL_CPIEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CPIEVTENA_Pos
è

	)

1165 
	#DWT_CTRL_EXCTRCENA_Pos
 16U

	)

1166 
	#DWT_CTRL_EXCTRCENA_Msk
 (0x1UL << 
DWT_CTRL_EXCTRCENA_Pos
è

	)

1168 
	#DWT_CTRL_PCSAMPLENA_Pos
 12U

	)

1169 
	#DWT_CTRL_PCSAMPLENA_Msk
 (0x1UL << 
DWT_CTRL_PCSAMPLENA_Pos
è

	)

1171 
	#DWT_CTRL_SYNCTAP_Pos
 10U

	)

1172 
	#DWT_CTRL_SYNCTAP_Msk
 (0x3UL << 
DWT_CTRL_SYNCTAP_Pos
è

	)

1174 
	#DWT_CTRL_CYCTAP_Pos
 9U

	)

1175 
	#DWT_CTRL_CYCTAP_Msk
 (0x1UL << 
DWT_CTRL_CYCTAP_Pos
è

	)

1177 
	#DWT_CTRL_POSTINIT_Pos
 5U

	)

1178 
	#DWT_CTRL_POSTINIT_Msk
 (0xFUL << 
DWT_CTRL_POSTINIT_Pos
è

	)

1180 
	#DWT_CTRL_POSTPRESET_Pos
 1U

	)

1181 
	#DWT_CTRL_POSTPRESET_Msk
 (0xFUL << 
DWT_CTRL_POSTPRESET_Pos
è

	)

1183 
	#DWT_CTRL_CYCCNTENA_Pos
 0U

	)

1184 
	#DWT_CTRL_CYCCNTENA_Msk
 (0x1UL )

	)

1187 
	#DWT_CPICNT_CPICNT_Pos
 0U

	)

1188 
	#DWT_CPICNT_CPICNT_Msk
 (0xFFUL )

	)

1191 
	#DWT_EXCCNT_EXCCNT_Pos
 0U

	)

1192 
	#DWT_EXCCNT_EXCCNT_Msk
 (0xFFUL )

	)

1195 
	#DWT_SLEEPCNT_SLEEPCNT_Pos
 0U

	)

1196 
	#DWT_SLEEPCNT_SLEEPCNT_Msk
 (0xFFUL )

	)

1199 
	#DWT_LSUCNT_LSUCNT_Pos
 0U

	)

1200 
	#DWT_LSUCNT_LSUCNT_Msk
 (0xFFUL )

	)

1203 
	#DWT_FOLDCNT_FOLDCNT_Pos
 0U

	)

1204 
	#DWT_FOLDCNT_FOLDCNT_Msk
 (0xFFUL )

	)

1207 
	#DWT_MASK_MASK_Pos
 0U

	)

1208 
	#DWT_MASK_MASK_Msk
 (0x1FUL )

	)

1211 
	#DWT_FUNCTION_MATCHED_Pos
 24U

	)

1212 
	#DWT_FUNCTION_MATCHED_Msk
 (0x1UL << 
DWT_FUNCTION_MATCHED_Pos
è

	)

1214 
	#DWT_FUNCTION_DATAVADDR1_Pos
 16U

	)

1215 
	#DWT_FUNCTION_DATAVADDR1_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR1_Pos
è

	)

1217 
	#DWT_FUNCTION_DATAVADDR0_Pos
 12U

	)

1218 
	#DWT_FUNCTION_DATAVADDR0_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR0_Pos
è

	)

1220 
	#DWT_FUNCTION_DATAVSIZE_Pos
 10U

	)

1221 
	#DWT_FUNCTION_DATAVSIZE_Msk
 (0x3UL << 
DWT_FUNCTION_DATAVSIZE_Pos
è

	)

1223 
	#DWT_FUNCTION_LNK1ENA_Pos
 9U

	)

1224 
	#DWT_FUNCTION_LNK1ENA_Msk
 (0x1UL << 
DWT_FUNCTION_LNK1ENA_Pos
è

	)

1226 
	#DWT_FUNCTION_DATAVMATCH_Pos
 8U

	)

1227 
	#DWT_FUNCTION_DATAVMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_DATAVMATCH_Pos
è

	)

1229 
	#DWT_FUNCTION_CYCMATCH_Pos
 7U

	)

1230 
	#DWT_FUNCTION_CYCMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_CYCMATCH_Pos
è

	)

1232 
	#DWT_FUNCTION_EMITRANGE_Pos
 5U

	)

1233 
	#DWT_FUNCTION_EMITRANGE_Msk
 (0x1UL << 
DWT_FUNCTION_EMITRANGE_Pos
è

	)

1235 
	#DWT_FUNCTION_FUNCTION_Pos
 0U

	)

1236 
	#DWT_FUNCTION_FUNCTION_Msk
 (0xFUL )

	)

1253 
__IOM
 
ušt32_t
 
SSPSR
;

1254 
__IOM
 
ušt32_t
 
CSPSR
;

1255 
ušt32_t
 
RESERVED0
[2U];

1256 
__IOM
 
ušt32_t
 
ACPR
;

1257 
ušt32_t
 
RESERVED1
[55U];

1258 
__IOM
 
ušt32_t
 
SPPR
;

1259 
ušt32_t
 
RESERVED2
[131U];

1260 
__IM
 
ušt32_t
 
FFSR
;

1261 
__IOM
 
ušt32_t
 
FFCR
;

1262 
__IM
 
ušt32_t
 
FSCR
;

1263 
ušt32_t
 
RESERVED3
[759U];

1264 
__IM
 
ušt32_t
 
TRIGGER
;

1265 
__IM
 
ušt32_t
 
FIFO0
;

1266 
__IM
 
ušt32_t
 
ITATBCTR2
;

1267 
ušt32_t
 
RESERVED4
[1U];

1268 
__IM
 
ušt32_t
 
ITATBCTR0
;

1269 
__IM
 
ušt32_t
 
FIFO1
;

1270 
__IOM
 
ušt32_t
 
ITCTRL
;

1271 
ušt32_t
 
RESERVED5
[39U];

1272 
__IOM
 
ušt32_t
 
CLAIMSET
;

1273 
__IOM
 
ušt32_t
 
CLAIMCLR
;

1274 
ušt32_t
 
RESERVED7
[8U];

1275 
__IM
 
ušt32_t
 
DEVID
;

1276 
__IM
 
ušt32_t
 
DEVTYPE
;

1277 } 
	tTPI_Ty³
;

1280 
	#TPI_ACPR_PRESCALER_Pos
 0U

	)

1281 
	#TPI_ACPR_PRESCALER_Msk
 (0x1FFFUL )

	)

1284 
	#TPI_SPPR_TXMODE_Pos
 0U

	)

1285 
	#TPI_SPPR_TXMODE_Msk
 (0x3UL )

	)

1288 
	#TPI_FFSR_FtNÚStÝ_Pos
 3U

	)

1289 
	#TPI_FFSR_FtNÚStÝ_Msk
 (0x1UL << 
TPI_FFSR_FtNÚStÝ_Pos
è

	)

1291 
	#TPI_FFSR_TCP»£Á_Pos
 2U

	)

1292 
	#TPI_FFSR_TCP»£Á_Msk
 (0x1UL << 
TPI_FFSR_TCP»£Á_Pos
è

	)

1294 
	#TPI_FFSR_FtStÝ³d_Pos
 1U

	)

1295 
	#TPI_FFSR_FtStÝ³d_Msk
 (0x1UL << 
TPI_FFSR_FtStÝ³d_Pos
è

	)

1297 
	#TPI_FFSR_FlInProg_Pos
 0U

	)

1298 
	#TPI_FFSR_FlInProg_Msk
 (0x1UL )

	)

1301 
	#TPI_FFCR_TrigIn_Pos
 8U

	)

1302 
	#TPI_FFCR_TrigIn_Msk
 (0x1UL << 
TPI_FFCR_TrigIn_Pos
è

	)

1304 
	#TPI_FFCR_EnFCÚt_Pos
 1U

	)

1305 
	#TPI_FFCR_EnFCÚt_Msk
 (0x1UL << 
TPI_FFCR_EnFCÚt_Pos
è

	)

1308 
	#TPI_TRIGGER_TRIGGER_Pos
 0U

	)

1309 
	#TPI_TRIGGER_TRIGGER_Msk
 (0x1UL )

	)

1312 
	#TPI_FIFO0_ITM_ATVALID_Pos
 29U

	)

1313 
	#TPI_FIFO0_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ITM_ATVALID_Pos
è

	)

1315 
	#TPI_FIFO0_ITM_by‹couÁ_Pos
 27U

	)

1316 
	#TPI_FIFO0_ITM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO0_ITM_by‹couÁ_Pos
è

	)

1318 
	#TPI_FIFO0_ETM_ATVALID_Pos
 26U

	)

1319 
	#TPI_FIFO0_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ETM_ATVALID_Pos
è

	)

1321 
	#TPI_FIFO0_ETM_by‹couÁ_Pos
 24U

	)

1322 
	#TPI_FIFO0_ETM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO0_ETM_by‹couÁ_Pos
è

	)

1324 
	#TPI_FIFO0_ETM2_Pos
 16U

	)

1325 
	#TPI_FIFO0_ETM2_Msk
 (0xFFUL << 
TPI_FIFO0_ETM2_Pos
è

	)

1327 
	#TPI_FIFO0_ETM1_Pos
 8U

	)

1328 
	#TPI_FIFO0_ETM1_Msk
 (0xFFUL << 
TPI_FIFO0_ETM1_Pos
è

	)

1330 
	#TPI_FIFO0_ETM0_Pos
 0U

	)

1331 
	#TPI_FIFO0_ETM0_Msk
 (0xFFUL )

	)

1334 
	#TPI_ITATBCTR2_ATREADY_Pos
 0U

	)

1335 
	#TPI_ITATBCTR2_ATREADY_Msk
 (0x1UL )

	)

1338 
	#TPI_FIFO1_ITM_ATVALID_Pos
 29U

	)

1339 
	#TPI_FIFO1_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ITM_ATVALID_Pos
è

	)

1341 
	#TPI_FIFO1_ITM_by‹couÁ_Pos
 27U

	)

1342 
	#TPI_FIFO1_ITM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO1_ITM_by‹couÁ_Pos
è

	)

1344 
	#TPI_FIFO1_ETM_ATVALID_Pos
 26U

	)

1345 
	#TPI_FIFO1_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ETM_ATVALID_Pos
è

	)

1347 
	#TPI_FIFO1_ETM_by‹couÁ_Pos
 24U

	)

1348 
	#TPI_FIFO1_ETM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO1_ETM_by‹couÁ_Pos
è

	)

1350 
	#TPI_FIFO1_ITM2_Pos
 16U

	)

1351 
	#TPI_FIFO1_ITM2_Msk
 (0xFFUL << 
TPI_FIFO1_ITM2_Pos
è

	)

1353 
	#TPI_FIFO1_ITM1_Pos
 8U

	)

1354 
	#TPI_FIFO1_ITM1_Msk
 (0xFFUL << 
TPI_FIFO1_ITM1_Pos
è

	)

1356 
	#TPI_FIFO1_ITM0_Pos
 0U

	)

1357 
	#TPI_FIFO1_ITM0_Msk
 (0xFFUL )

	)

1360 
	#TPI_ITATBCTR0_ATREADY_Pos
 0U

	)

1361 
	#TPI_ITATBCTR0_ATREADY_Msk
 (0x1UL )

	)

1364 
	#TPI_ITCTRL_Mode_Pos
 0U

	)

1365 
	#TPI_ITCTRL_Mode_Msk
 (0x1UL )

	)

1368 
	#TPI_DEVID_NRZVALID_Pos
 11U

	)

1369 
	#TPI_DEVID_NRZVALID_Msk
 (0x1UL << 
TPI_DEVID_NRZVALID_Pos
è

	)

1371 
	#TPI_DEVID_MANCVALID_Pos
 10U

	)

1372 
	#TPI_DEVID_MANCVALID_Msk
 (0x1UL << 
TPI_DEVID_MANCVALID_Pos
è

	)

1374 
	#TPI_DEVID_PTINVALID_Pos
 9U

	)

1375 
	#TPI_DEVID_PTINVALID_Msk
 (0x1UL << 
TPI_DEVID_PTINVALID_Pos
è

	)

1377 
	#TPI_DEVID_MšBufSz_Pos
 6U

	)

1378 
	#TPI_DEVID_MšBufSz_Msk
 (0x7UL << 
TPI_DEVID_MšBufSz_Pos
è

	)

1380 
	#TPI_DEVID_AsynClkIn_Pos
 5U

	)

1381 
	#TPI_DEVID_AsynClkIn_Msk
 (0x1UL << 
TPI_DEVID_AsynClkIn_Pos
è

	)

1383 
	#TPI_DEVID_NrT¿ûIÅut_Pos
 0U

	)

1384 
	#TPI_DEVID_NrT¿ûIÅut_Msk
 (0x1FUL )

	)

1387 
	#TPI_DEVTYPE_MajÜTy³_Pos
 4U

	)

1388 
	#TPI_DEVTYPE_MajÜTy³_Msk
 (0xFUL << 
TPI_DEVTYPE_MajÜTy³_Pos
è

	)

1390 
	#TPI_DEVTYPE_SubTy³_Pos
 0U

	)

1391 
	#TPI_DEVTYPE_SubTy³_Msk
 (0xFUL )

	)

1396 #ià(
__MPU_PRESENT
 == 1U)

1409 
__IM
 
ušt32_t
 
TYPE
;

1410 
__IOM
 
ušt32_t
 
CTRL
;

1411 
__IOM
 
ušt32_t
 
RNR
;

1412 
__IOM
 
ušt32_t
 
RBAR
;

1413 
__IOM
 
ušt32_t
 
RASR
;

1414 
__IOM
 
ušt32_t
 
RBAR_A1
;

1415 
__IOM
 
ušt32_t
 
RASR_A1
;

1416 
__IOM
 
ušt32_t
 
RBAR_A2
;

1417 
__IOM
 
ušt32_t
 
RASR_A2
;

1418 
__IOM
 
ušt32_t
 
RBAR_A3
;

1419 
__IOM
 
ušt32_t
 
RASR_A3
;

1420 } 
	tMPU_Ty³
;

1423 
	#MPU_TYPE_IREGION_Pos
 16U

	)

1424 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos
è

	)

1426 
	#MPU_TYPE_DREGION_Pos
 8U

	)

1427 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos
è

	)

1429 
	#MPU_TYPE_SEPARATE_Pos
 0U

	)

1430 
	#MPU_TYPE_SEPARATE_Msk
 (1UL )

	)

1433 
	#MPU_CTRL_PRIVDEFENA_Pos
 2U

	)

1434 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos
è

	)

1436 
	#MPU_CTRL_HFNMIENA_Pos
 1U

	)

1437 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos
è

	)

1439 
	#MPU_CTRL_ENABLE_Pos
 0U

	)

1440 
	#MPU_CTRL_ENABLE_Msk
 (1UL )

	)

1443 
	#MPU_RNR_REGION_Pos
 0U

	)

1444 
	#MPU_RNR_REGION_Msk
 (0xFFUL )

	)

1447 
	#MPU_RBAR_ADDR_Pos
 5U

	)

1448 
	#MPU_RBAR_ADDR_Msk
 (0x7FFFFFFUL << 
MPU_RBAR_ADDR_Pos
è

	)

1450 
	#MPU_RBAR_VALID_Pos
 4U

	)

1451 
	#MPU_RBAR_VALID_Msk
 (1UL << 
MPU_RBAR_VALID_Pos
è

	)

1453 
	#MPU_RBAR_REGION_Pos
 0U

	)

1454 
	#MPU_RBAR_REGION_Msk
 (0xFUL )

	)

1457 
	#MPU_RASR_ATTRS_Pos
 16U

	)

1458 
	#MPU_RASR_ATTRS_Msk
 (0xFFFFUL << 
MPU_RASR_ATTRS_Pos
è

	)

1460 
	#MPU_RASR_XN_Pos
 28U

	)

1461 
	#MPU_RASR_XN_Msk
 (1UL << 
MPU_RASR_XN_Pos
è

	)

1463 
	#MPU_RASR_AP_Pos
 24U

	)

1464 
	#MPU_RASR_AP_Msk
 (0x7UL << 
MPU_RASR_AP_Pos
è

	)

1466 
	#MPU_RASR_TEX_Pos
 19U

	)

1467 
	#MPU_RASR_TEX_Msk
 (0x7UL << 
MPU_RASR_TEX_Pos
è

	)

1469 
	#MPU_RASR_S_Pos
 18U

	)

1470 
	#MPU_RASR_S_Msk
 (1UL << 
MPU_RASR_S_Pos
è

	)

1472 
	#MPU_RASR_C_Pos
 17U

	)

1473 
	#MPU_RASR_C_Msk
 (1UL << 
MPU_RASR_C_Pos
è

	)

1475 
	#MPU_RASR_B_Pos
 16U

	)

1476 
	#MPU_RASR_B_Msk
 (1UL << 
MPU_RASR_B_Pos
è

	)

1478 
	#MPU_RASR_SRD_Pos
 8U

	)

1479 
	#MPU_RASR_SRD_Msk
 (0xFFUL << 
MPU_RASR_SRD_Pos
è

	)

1481 
	#MPU_RASR_SIZE_Pos
 1U

	)

1482 
	#MPU_RASR_SIZE_Msk
 (0x1FUL << 
MPU_RASR_SIZE_Pos
è

	)

1484 
	#MPU_RASR_ENABLE_Pos
 0U

	)

1485 
	#MPU_RASR_ENABLE_Msk
 (1UL )

	)

1491 #ià(
__FPU_PRESENT
 == 1U)

1504 
ušt32_t
 
RESERVED0
[1U];

1505 
__IOM
 
ušt32_t
 
FPCCR
;

1506 
__IOM
 
ušt32_t
 
FPCAR
;

1507 
__IOM
 
ušt32_t
 
FPDSCR
;

1508 
__IM
 
ušt32_t
 
MVFR0
;

1509 
__IM
 
ušt32_t
 
MVFR1
;

1510 
__IM
 
ušt32_t
 
MVFR2
;

1511 } 
	tFPU_Ty³
;

1514 
	#FPU_FPCCR_ASPEN_Pos
 31U

	)

1515 
	#FPU_FPCCR_ASPEN_Msk
 (1UL << 
FPU_FPCCR_ASPEN_Pos
è

	)

1517 
	#FPU_FPCCR_LSPEN_Pos
 30U

	)

1518 
	#FPU_FPCCR_LSPEN_Msk
 (1UL << 
FPU_FPCCR_LSPEN_Pos
è

	)

1520 
	#FPU_FPCCR_MONRDY_Pos
 8U

	)

1521 
	#FPU_FPCCR_MONRDY_Msk
 (1UL << 
FPU_FPCCR_MONRDY_Pos
è

	)

1523 
	#FPU_FPCCR_BFRDY_Pos
 6U

	)

1524 
	#FPU_FPCCR_BFRDY_Msk
 (1UL << 
FPU_FPCCR_BFRDY_Pos
è

	)

1526 
	#FPU_FPCCR_MMRDY_Pos
 5U

	)

1527 
	#FPU_FPCCR_MMRDY_Msk
 (1UL << 
FPU_FPCCR_MMRDY_Pos
è

	)

1529 
	#FPU_FPCCR_HFRDY_Pos
 4U

	)

1530 
	#FPU_FPCCR_HFRDY_Msk
 (1UL << 
FPU_FPCCR_HFRDY_Pos
è

	)

1532 
	#FPU_FPCCR_THREAD_Pos
 3U

	)

1533 
	#FPU_FPCCR_THREAD_Msk
 (1UL << 
FPU_FPCCR_THREAD_Pos
è

	)

1535 
	#FPU_FPCCR_USER_Pos
 1U

	)

1536 
	#FPU_FPCCR_USER_Msk
 (1UL << 
FPU_FPCCR_USER_Pos
è

	)

1538 
	#FPU_FPCCR_LSPACT_Pos
 0U

	)

1539 
	#FPU_FPCCR_LSPACT_Msk
 (1UL )

	)

1542 
	#FPU_FPCAR_ADDRESS_Pos
 3U

	)

1543 
	#FPU_FPCAR_ADDRESS_Msk
 (0x1FFFFFFFUL << 
FPU_FPCAR_ADDRESS_Pos
è

	)

1546 
	#FPU_FPDSCR_AHP_Pos
 26U

	)

1547 
	#FPU_FPDSCR_AHP_Msk
 (1UL << 
FPU_FPDSCR_AHP_Pos
è

	)

1549 
	#FPU_FPDSCR_DN_Pos
 25U

	)

1550 
	#FPU_FPDSCR_DN_Msk
 (1UL << 
FPU_FPDSCR_DN_Pos
è

	)

1552 
	#FPU_FPDSCR_FZ_Pos
 24U

	)

1553 
	#FPU_FPDSCR_FZ_Msk
 (1UL << 
FPU_FPDSCR_FZ_Pos
è

	)

1555 
	#FPU_FPDSCR_RMode_Pos
 22U

	)

1556 
	#FPU_FPDSCR_RMode_Msk
 (3UL << 
FPU_FPDSCR_RMode_Pos
è

	)

1559 
	#FPU_MVFR0_FP_roundšg_modes_Pos
 28U

	)

1560 
	#FPU_MVFR0_FP_roundšg_modes_Msk
 (0xFUL << 
FPU_MVFR0_FP_roundšg_modes_Pos
è

	)

1562 
	#FPU_MVFR0_ShÜt_veùÜs_Pos
 24U

	)

1563 
	#FPU_MVFR0_ShÜt_veùÜs_Msk
 (0xFUL << 
FPU_MVFR0_ShÜt_veùÜs_Pos
è

	)

1565 
	#FPU_MVFR0_Squ¬e_roÙ_Pos
 20U

	)

1566 
	#FPU_MVFR0_Squ¬e_roÙ_Msk
 (0xFUL << 
FPU_MVFR0_Squ¬e_roÙ_Pos
è

	)

1568 
	#FPU_MVFR0_Divide_Pos
 16U

	)

1569 
	#FPU_MVFR0_Divide_Msk
 (0xFUL << 
FPU_MVFR0_Divide_Pos
è

	)

1571 
	#FPU_MVFR0_FP_exûp_Œ­pšg_Pos
 12U

	)

1572 
	#FPU_MVFR0_FP_exûp_Œ­pšg_Msk
 (0xFUL << 
FPU_MVFR0_FP_exûp_Œ­pšg_Pos
è

	)

1574 
	#FPU_MVFR0_DoubË_´ecisiÚ_Pos
 8U

	)

1575 
	#FPU_MVFR0_DoubË_´ecisiÚ_Msk
 (0xFUL << 
FPU_MVFR0_DoubË_´ecisiÚ_Pos
è

	)

1577 
	#FPU_MVFR0_SšgË_´ecisiÚ_Pos
 4U

	)

1578 
	#FPU_MVFR0_SšgË_´ecisiÚ_Msk
 (0xFUL << 
FPU_MVFR0_SšgË_´ecisiÚ_Pos
è

	)

1580 
	#FPU_MVFR0_A_SIMD_»gi¡”s_Pos
 0U

	)

1581 
	#FPU_MVFR0_A_SIMD_»gi¡”s_Msk
 (0xFUL )

	)

1584 
	#FPU_MVFR1_FP_fu£d_MAC_Pos
 28U

	)

1585 
	#FPU_MVFR1_FP_fu£d_MAC_Msk
 (0xFUL << 
FPU_MVFR1_FP_fu£d_MAC_Pos
è

	)

1587 
	#FPU_MVFR1_FP_HPFP_Pos
 24U

	)

1588 
	#FPU_MVFR1_FP_HPFP_Msk
 (0xFUL << 
FPU_MVFR1_FP_HPFP_Pos
è

	)

1590 
	#FPU_MVFR1_D_NaN_mode_Pos
 4U

	)

1591 
	#FPU_MVFR1_D_NaN_mode_Msk
 (0xFUL << 
FPU_MVFR1_D_NaN_mode_Pos
è

	)

1593 
	#FPU_MVFR1_FtZ_mode_Pos
 0U

	)

1594 
	#FPU_MVFR1_FtZ_mode_Msk
 (0xFUL )

	)

1614 
__IOM
 
ušt32_t
 
DHCSR
;

1615 
__OM
 
ušt32_t
 
DCRSR
;

1616 
__IOM
 
ušt32_t
 
DCRDR
;

1617 
__IOM
 
ušt32_t
 
DEMCR
;

1618 } 
	tCÜeDebug_Ty³
;

1621 
	#CÜeDebug_DHCSR_DBGKEY_Pos
 16U

	)

1622 
	#CÜeDebug_DHCSR_DBGKEY_Msk
 (0xFFFFUL << 
CÜeDebug_DHCSR_DBGKEY_Pos
è

	)

1624 
	#CÜeDebug_DHCSR_S_RESET_ST_Pos
 25U

	)

1625 
	#CÜeDebug_DHCSR_S_RESET_ST_Msk
 (1UL << 
CÜeDebug_DHCSR_S_RESET_ST_Pos
è

	)

1627 
	#CÜeDebug_DHCSR_S_RETIRE_ST_Pos
 24U

	)

1628 
	#CÜeDebug_DHCSR_S_RETIRE_ST_Msk
 (1UL << 
CÜeDebug_DHCSR_S_RETIRE_ST_Pos
è

	)

1630 
	#CÜeDebug_DHCSR_S_LOCKUP_Pos
 19U

	)

1631 
	#CÜeDebug_DHCSR_S_LOCKUP_Msk
 (1UL << 
CÜeDebug_DHCSR_S_LOCKUP_Pos
è

	)

1633 
	#CÜeDebug_DHCSR_S_SLEEP_Pos
 18U

	)

1634 
	#CÜeDebug_DHCSR_S_SLEEP_Msk
 (1UL << 
CÜeDebug_DHCSR_S_SLEEP_Pos
è

	)

1636 
	#CÜeDebug_DHCSR_S_HALT_Pos
 17U

	)

1637 
	#CÜeDebug_DHCSR_S_HALT_Msk
 (1UL << 
CÜeDebug_DHCSR_S_HALT_Pos
è

	)

1639 
	#CÜeDebug_DHCSR_S_REGRDY_Pos
 16U

	)

1640 
	#CÜeDebug_DHCSR_S_REGRDY_Msk
 (1UL << 
CÜeDebug_DHCSR_S_REGRDY_Pos
è

	)

1642 
	#CÜeDebug_DHCSR_C_SNAPSTALL_Pos
 5U

	)

1643 
	#CÜeDebug_DHCSR_C_SNAPSTALL_Msk
 (1UL << 
CÜeDebug_DHCSR_C_SNAPSTALL_Pos
è

	)

1645 
	#CÜeDebug_DHCSR_C_MASKINTS_Pos
 3U

	)

1646 
	#CÜeDebug_DHCSR_C_MASKINTS_Msk
 (1UL << 
CÜeDebug_DHCSR_C_MASKINTS_Pos
è

	)

1648 
	#CÜeDebug_DHCSR_C_STEP_Pos
 2U

	)

1649 
	#CÜeDebug_DHCSR_C_STEP_Msk
 (1UL << 
CÜeDebug_DHCSR_C_STEP_Pos
è

	)

1651 
	#CÜeDebug_DHCSR_C_HALT_Pos
 1U

	)

1652 
	#CÜeDebug_DHCSR_C_HALT_Msk
 (1UL << 
CÜeDebug_DHCSR_C_HALT_Pos
è

	)

1654 
	#CÜeDebug_DHCSR_C_DEBUGEN_Pos
 0U

	)

1655 
	#CÜeDebug_DHCSR_C_DEBUGEN_Msk
 (1UL )

	)

1658 
	#CÜeDebug_DCRSR_REGWnR_Pos
 16U

	)

1659 
	#CÜeDebug_DCRSR_REGWnR_Msk
 (1UL << 
CÜeDebug_DCRSR_REGWnR_Pos
è

	)

1661 
	#CÜeDebug_DCRSR_REGSEL_Pos
 0U

	)

1662 
	#CÜeDebug_DCRSR_REGSEL_Msk
 (0x1FUL )

	)

1665 
	#CÜeDebug_DEMCR_TRCENA_Pos
 24U

	)

1666 
	#CÜeDebug_DEMCR_TRCENA_Msk
 (1UL << 
CÜeDebug_DEMCR_TRCENA_Pos
è

	)

1668 
	#CÜeDebug_DEMCR_MON_REQ_Pos
 19U

	)

1669 
	#CÜeDebug_DEMCR_MON_REQ_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_REQ_Pos
è

	)

1671 
	#CÜeDebug_DEMCR_MON_STEP_Pos
 18U

	)

1672 
	#CÜeDebug_DEMCR_MON_STEP_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_STEP_Pos
è

	)

1674 
	#CÜeDebug_DEMCR_MON_PEND_Pos
 17U

	)

1675 
	#CÜeDebug_DEMCR_MON_PEND_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_PEND_Pos
è

	)

1677 
	#CÜeDebug_DEMCR_MON_EN_Pos
 16U

	)

1678 
	#CÜeDebug_DEMCR_MON_EN_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_EN_Pos
è

	)

1680 
	#CÜeDebug_DEMCR_VC_HARDERR_Pos
 10U

	)

1681 
	#CÜeDebug_DEMCR_VC_HARDERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_HARDERR_Pos
è

	)

1683 
	#CÜeDebug_DEMCR_VC_INTERR_Pos
 9U

	)

1684 
	#CÜeDebug_DEMCR_VC_INTERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_INTERR_Pos
è

	)

1686 
	#CÜeDebug_DEMCR_VC_BUSERR_Pos
 8U

	)

1687 
	#CÜeDebug_DEMCR_VC_BUSERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_BUSERR_Pos
è

	)

1689 
	#CÜeDebug_DEMCR_VC_STATERR_Pos
 7U

	)

1690 
	#CÜeDebug_DEMCR_VC_STATERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_STATERR_Pos
è

	)

1692 
	#CÜeDebug_DEMCR_VC_CHKERR_Pos
 6U

	)

1693 
	#CÜeDebug_DEMCR_VC_CHKERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_CHKERR_Pos
è

	)

1695 
	#CÜeDebug_DEMCR_VC_NOCPERR_Pos
 5U

	)

1696 
	#CÜeDebug_DEMCR_VC_NOCPERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_NOCPERR_Pos
è

	)

1698 
	#CÜeDebug_DEMCR_VC_MMERR_Pos
 4U

	)

1699 
	#CÜeDebug_DEMCR_VC_MMERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_MMERR_Pos
è

	)

1701 
	#CÜeDebug_DEMCR_VC_CORERESET_Pos
 0U

	)

1702 
	#CÜeDebug_DEMCR_VC_CORERESET_Msk
 (1UL )

	)

1720 
	#_VAL2FLD
(
f›ld
, 
v®ue
è((v®u<< f›ld ## 
_Pos
è& f›ld ## 
_Msk
)

	)

1728 
	#_FLD2VAL
(
f›ld
, 
v®ue
è((v®u& f›ld ## 
_Msk
è>> f›ld ## 
_Pos
)

	)

1741 
	#SCS_BASE
 (0xE000E000ULè

	)

1742 
	#ITM_BASE
 (0xE0000000ULè

	)

1743 
	#DWT_BASE
 (0xE0001000ULè

	)

1744 
	#TPI_BASE
 (0xE0040000ULè

	)

1745 
	#CÜeDebug_BASE
 (0xE000EDF0ULè

	)

1746 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010ULè

	)

1747 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100ULè

	)

1748 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00ULè

	)

1750 
	#SCnSCB
 ((
SCnSCB_Ty³
 *è
SCS_BASE
 )

	)

1751 
	#SCB
 ((
SCB_Ty³
 *è
SCB_BASE
 )

	)

1752 
	#SysTick
 ((
SysTick_Ty³
 *è
SysTick_BASE
 )

	)

1753 
	#NVIC
 ((
NVIC_Ty³
 *è
NVIC_BASE
 )

	)

1754 
	#ITM
 ((
ITM_Ty³
 *è
ITM_BASE
 )

	)

1755 
	#DWT
 ((
DWT_Ty³
 *è
DWT_BASE
 )

	)

1756 
	#TPI
 ((
TPI_Ty³
 *è
TPI_BASE
 )

	)

1757 
	#CÜeDebug
 ((
CÜeDebug_Ty³
 *è
CÜeDebug_BASE
è

	)

1759 #ià(
__MPU_PRESENT
 == 1U)

1760 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90ULè

	)

1761 
	#MPU
 ((
MPU_Ty³
 *è
MPU_BASE
 )

	)

1764 #ià(
__FPU_PRESENT
 == 1U)

1765 
	#FPU_BASE
 (
SCS_BASE
 + 0x0F30ULè

	)

1766 
	#FPU
 ((
FPU_Ty³
 *è
FPU_BASE
 )

	)

1804 
__STATIC_INLINE
 
NVIC_S‘PriÜ™yGroupšg
(
ušt32_t
 
PriÜ™yGroup
)

1806 
ušt32_t
 
»g_v®ue
;

1807 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1809 
»g_v®ue
 = 
SCB
->
AIRCR
;

1810 
»g_v®ue
 &ð~((
ušt32_t
)(
SCB_AIRCR_VECTKEY_Msk
 | 
SCB_AIRCR_PRIGROUP_Msk
));

1811 
»g_v®ue
 = (reg_value |

1812 ((
ušt32_t
)0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

1813 (
PriÜ™yGroupTmp
 << 8U) );

1814 
SCB
->
AIRCR
 = 
»g_v®ue
;

1823 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘PriÜ™yGroupšg
()

1825  ((
ušt32_t
)((
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
è>> 
SCB_AIRCR_PRIGROUP_Pos
));

1834 
__STATIC_INLINE
 
NVIC_EÇbËIRQ
(
IRQn_Ty³
 
IRQn
)

1836 
NVIC
->
ISER
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1845 
__STATIC_INLINE
 
NVIC_Di§bËIRQ
(
IRQn_Ty³
 
IRQn
)

1847 
NVIC
->
ICER
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1858 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1860 ((
ušt32_t
)(((
NVIC
->
ISPR
[(((ušt32_t)(
št32_t
)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1869 
__STATIC_INLINE
 
NVIC_S‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1871 
NVIC
->
ISPR
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1880 
__STATIC_INLINE
 
NVIC_CË¬P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1882 
NVIC
->
ICPR
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1893 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘Aùive
(
IRQn_Ty³
 
IRQn
)

1895 ((
ušt32_t
)(((
NVIC
->
IABR
[(((ušt32_t)(
št32_t
)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1906 
__STATIC_INLINE
 
NVIC_S‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
´iÜ™y
)

1908 ià((
št32_t
)(
IRQn
) < 0)

1910 
SCB
->
SHPR
[(((
ušt32_t
)(
št32_t
)
IRQn
è& 0xFUL)-4UL] = (
ušt8_t
)((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)) & (uint32_t)0xFFUL);

1914 
NVIC
->
IP
[((
ušt32_t
)(
št32_t
)
IRQn
)] = (
ušt8_t
)((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)) & (uint32_t)0xFFUL);

1928 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘PriÜ™y
(
IRQn_Ty³
 
IRQn
)

1931 ià((
št32_t
)(
IRQn
) < 0)

1933 (((
ušt32_t
)
SCB
->
SHPR
[(((ušt32_t)(
št32_t
)
IRQn
è& 0xFUL)-4UL] >> (8U - 
__NVIC_PRIO_BITS
)));

1937 (((
ušt32_t
)
NVIC
->
IP
[((ušt32_t)(
št32_t
)
IRQn
)] >> (8U - 
__NVIC_PRIO_BITS
)));

1953 
__STATIC_INLINE
 
ušt32_t
 
NVIC_EncodePriÜ™y
 (ušt32_ˆ
PriÜ™yGroup
, ušt32_ˆ
P»em±PriÜ™y
, ušt32_ˆ
SubPriÜ™y
)

1955 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1956 
ušt32_t
 
P»em±PriÜ™yB™s
;

1957 
ušt32_t
 
SubPriÜ™yB™s
;

1959 
P»em±PriÜ™yB™s
 = ((7UL - 
PriÜ™yGroupTmp
è> (
ušt32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

1960 
SubPriÜ™yB™s
 = ((
PriÜ™yGroupTmp
 + (
ušt32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

1963 ((
P»em±PriÜ™y
 & (
ušt32_t
)((1UL << (
P»em±PriÜ™yB™s
)è- 1UL)è<< 
SubPriÜ™yB™s
) |

1964 ((
SubPriÜ™y
 & (
ušt32_t
)((1UL << (
SubPriÜ™yB™s
 )) - 1UL)))

1980 
__STATIC_INLINE
 
NVIC_DecodePriÜ™y
 (
ušt32_t
 
PriÜ™y
, ušt32_ˆ
PriÜ™yGroup
, ušt32_t* cÚ¡ 
pP»em±PriÜ™y
, ušt32_t* cÚ¡ 
pSubPriÜ™y
)

1982 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1983 
ušt32_t
 
P»em±PriÜ™yB™s
;

1984 
ušt32_t
 
SubPriÜ™yB™s
;

1986 
P»em±PriÜ™yB™s
 = ((7UL - 
PriÜ™yGroupTmp
è> (
ušt32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

1987 
SubPriÜ™yB™s
 = ((
PriÜ™yGroupTmp
 + (
ušt32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

1989 *
pP»em±PriÜ™y
 = (
PriÜ™y
 >> 
SubPriÜ™yB™s
è& (
ušt32_t
)((1UL << (
P»em±PriÜ™yB™s
)) - 1UL);

1990 *
pSubPriÜ™y
 = (
PriÜ™y
 ) & (
ušt32_t
)((1UL << (
SubPriÜ™yB™s
 )) - 1UL);

1998 
__STATIC_INLINE
 
NVIC_Sy¡emRe£t
()

2000 
__DSB
();

2002 
SCB
->
AIRCR
 = (
ušt32_t
)((0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

2003 (
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
) |

2004 
SCB_AIRCR_SYSRESETREQ_Msk
 );

2005 
__DSB
();

2009 
__NOP
();

2032 
__STATIC_INLINE
 
ušt32_t
 
SCB_G‘FPUTy³
()

2034 
ušt32_t
 
mvä0
;

2036 
mvä0
 = 
SCB
->
MVFR0
;

2037 ià((
mvä0
 & 0x00000FF0UL) == 0x220UL)

2041 ià((
mvä0
 & 0x00000FF0UL) == 0x020UL)

2065 
	#CCSIDR_WAYS
(
x
è(((xè& 
SCB_CCSIDR_ASSOCIATIVITY_Msk
è>> 
SCB_CCSIDR_ASSOCIATIVITY_Pos
)

	)

2066 
	#CCSIDR_SETS
(
x
è(((xè& 
SCB_CCSIDR_NUMSETS_Msk
 ) >> 
SCB_CCSIDR_NUMSETS_Pos
 )

	)

2073 
__STATIC_INLINE
 
SCB_EÇbËICache
 ()

2075 #ià(
__ICACHE_PRESENT
 == 1U)

2076 
__DSB
();

2077 
__ISB
();

2078 
SCB
->
ICIALLU
 = 0UL;

2079 
SCB
->
CCR
 |ð(
ušt32_t
)
SCB_CCR_IC_Msk
;

2080 
__DSB
();

2081 
__ISB
();

2090 
__STATIC_INLINE
 
SCB_Di§bËICache
 ()

2092 #ià(
__ICACHE_PRESENT
 == 1U)

2093 
__DSB
();

2094 
__ISB
();

2095 
SCB
->
CCR
 &ð~(
ušt32_t
)
SCB_CCR_IC_Msk
;

2096 
SCB
->
ICIALLU
 = 0UL;

2097 
__DSB
();

2098 
__ISB
();

2107 
__STATIC_INLINE
 
SCB_Inv®id©eICache
 ()

2109 #ià(
__ICACHE_PRESENT
 == 1U)

2110 
__DSB
();

2111 
__ISB
();

2112 
SCB
->
ICIALLU
 = 0UL;

2113 
__DSB
();

2114 
__ISB
();

2123 
__STATIC_INLINE
 
SCB_EÇbËDCache
 ()

2125 #ià(
__DCACHE_PRESENT
 == 1U)

2126 
ušt32_t
 
ccsidr
;

2127 
ušt32_t
 
£ts
;

2128 
ušt32_t
 
ways
;

2130 
SCB
->
CSSELR
 = (0U << 1U) | 0U;

2131 
__DSB
();

2133 
ccsidr
 = 
SCB
->
CCSIDR
;

2136 
£ts
 = (
ušt32_t
)(
CCSIDR_SETS
(
ccsidr
));

2138 
ways
 = (
ušt32_t
)(
CCSIDR_WAYS
(
ccsidr
));

2140 
SCB
->
DCISW
 = (((
£ts
 << 
SCB_DCISW_SET_Pos
è& 
SCB_DCISW_SET_Msk
) |

2141 ((
ways
 << 
SCB_DCISW_WAY_Pos
è& 
SCB_DCISW_WAY_Msk
) );

2142 #ià
defšed
 ( 
__CC_ARM
 )

2143 
__scheduË_b¬r›r
();

2145 } 
ways
--);

2146 } 
£ts
--);

2147 
__DSB
();

2149 
SCB
->
CCR
 |ð(
ušt32_t
)
SCB_CCR_DC_Msk
;

2151 
__DSB
();

2152 
__ISB
();

2161 
__STATIC_INLINE
 
SCB_Di§bËDCache
 ()

2163 #ià(
__DCACHE_PRESENT
 == 1U)

2164 
ušt32_t
 
ccsidr
;

2165 
ušt32_t
 
£ts
;

2166 
ušt32_t
 
ways
;

2168 
SCB
->
CSSELR
 = (0U << 1U) | 0U;

2169 
__DSB
();

2171 
ccsidr
 = 
SCB
->
CCSIDR
;

2173 
SCB
->
CCR
 &ð~(
ušt32_t
)
SCB_CCR_DC_Msk
;

2176 
£ts
 = (
ušt32_t
)(
CCSIDR_SETS
(
ccsidr
));

2178 
ways
 = (
ušt32_t
)(
CCSIDR_WAYS
(
ccsidr
));

2180 
SCB
->
DCCISW
 = (((
£ts
 << 
SCB_DCCISW_SET_Pos
è& 
SCB_DCCISW_SET_Msk
) |

2181 ((
ways
 << 
SCB_DCCISW_WAY_Pos
è& 
SCB_DCCISW_WAY_Msk
) );

2182 #ià
defšed
 ( 
__CC_ARM
 )

2183 
__scheduË_b¬r›r
();

2185 } 
ways
--);

2186 } 
£ts
--);

2188 
__DSB
();

2189 
__ISB
();

2198 
__STATIC_INLINE
 
SCB_Inv®id©eDCache
 ()

2200 #ià(
__DCACHE_PRESENT
 == 1U)

2201 
ušt32_t
 
ccsidr
;

2202 
ušt32_t
 
£ts
;

2203 
ušt32_t
 
ways
;

2205 
SCB
->
CSSELR
 = (0U << 1U) | 0U;

2206 
__DSB
();

2208 
ccsidr
 = 
SCB
->
CCSIDR
;

2211 
£ts
 = (
ušt32_t
)(
CCSIDR_SETS
(
ccsidr
));

2213 
ways
 = (
ušt32_t
)(
CCSIDR_WAYS
(
ccsidr
));

2215 
SCB
->
DCISW
 = (((
£ts
 << 
SCB_DCISW_SET_Pos
è& 
SCB_DCISW_SET_Msk
) |

2216 ((
ways
 << 
SCB_DCISW_WAY_Pos
è& 
SCB_DCISW_WAY_Msk
) );

2217 #ià
defšed
 ( 
__CC_ARM
 )

2218 
__scheduË_b¬r›r
();

2220 } 
ways
--);

2221 } 
£ts
--);

2223 
__DSB
();

2224 
__ISB
();

2233 
__STATIC_INLINE
 
SCB_CËªDCache
 ()

2235 #ià(
__DCACHE_PRESENT
 == 1U)

2236 
ušt32_t
 
ccsidr
;

2237 
ušt32_t
 
£ts
;

2238 
ušt32_t
 
ways
;

2240 
SCB
->
CSSELR
 = (0U << 1U) | 0U;

2241 
__DSB
();

2243 
ccsidr
 = 
SCB
->
CCSIDR
;

2246 
£ts
 = (
ušt32_t
)(
CCSIDR_SETS
(
ccsidr
));

2248 
ways
 = (
ušt32_t
)(
CCSIDR_WAYS
(
ccsidr
));

2250 
SCB
->
DCCSW
 = (((
£ts
 << 
SCB_DCCSW_SET_Pos
è& 
SCB_DCCSW_SET_Msk
) |

2251 ((
ways
 << 
SCB_DCCSW_WAY_Pos
è& 
SCB_DCCSW_WAY_Msk
) );

2252 #ià
defšed
 ( 
__CC_ARM
 )

2253 
__scheduË_b¬r›r
();

2255 } 
ways
--);

2256 } 
£ts
--);

2258 
__DSB
();

2259 
__ISB
();

2268 
__STATIC_INLINE
 
SCB_CËªInv®id©eDCache
 ()

2270 #ià(
__DCACHE_PRESENT
 == 1U)

2271 
ušt32_t
 
ccsidr
;

2272 
ušt32_t
 
£ts
;

2273 
ušt32_t
 
ways
;

2275 
SCB
->
CSSELR
 = (0U << 1U) | 0U;

2276 
__DSB
();

2278 
ccsidr
 = 
SCB
->
CCSIDR
;

2281 
£ts
 = (
ušt32_t
)(
CCSIDR_SETS
(
ccsidr
));

2283 
ways
 = (
ušt32_t
)(
CCSIDR_WAYS
(
ccsidr
));

2285 
SCB
->
DCCISW
 = (((
£ts
 << 
SCB_DCCISW_SET_Pos
è& 
SCB_DCCISW_SET_Msk
) |

2286 ((
ways
 << 
SCB_DCCISW_WAY_Pos
è& 
SCB_DCCISW_WAY_Msk
) );

2287 #ià
defšed
 ( 
__CC_ARM
 )

2288 
__scheduË_b¬r›r
();

2290 } 
ways
--);

2291 } 
£ts
--);

2293 
__DSB
();

2294 
__ISB
();

2305 
__STATIC_INLINE
 
SCB_Inv®id©eDCache_by_Addr
 (
ušt32_t
 *
addr
, 
št32_t
 
dsize
)

2307 #ià(
__DCACHE_PRESENT
 == 1U)

2308 
št32_t
 
Ý_size
 = 
dsize
;

2309 
ušt32_t
 
Ý_addr
 = (ušt32_t)
addr
;

2310 
št32_t
 
lšesize
 = 32U;

2312 
__DSB
();

2314 
Ý_size
 > 0) {

2315 
SCB
->
DCIMVAC
 = 
Ý_addr
;

2316 
Ý_addr
 +ð
lšesize
;

2317 
Ý_size
 -ð
lšesize
;

2320 
__DSB
();

2321 
__ISB
();

2332 
__STATIC_INLINE
 
SCB_CËªDCache_by_Addr
 (
ušt32_t
 *
addr
, 
št32_t
 
dsize
)

2334 #ià(
__DCACHE_PRESENT
 == 1)

2335 
št32_t
 
Ý_size
 = 
dsize
;

2336 
ušt32_t
 
Ý_addr
 = (ušt32_tè
addr
;

2337 
št32_t
 
lšesize
 = 32U;

2339 
__DSB
();

2341 
Ý_size
 > 0) {

2342 
SCB
->
DCCMVAC
 = 
Ý_addr
;

2343 
Ý_addr
 +ð
lšesize
;

2344 
Ý_size
 -ð
lšesize
;

2347 
__DSB
();

2348 
__ISB
();

2359 
__STATIC_INLINE
 
SCB_CËªInv®id©eDCache_by_Addr
 (
ušt32_t
 *
addr
, 
št32_t
 
dsize
)

2361 #ià(
__DCACHE_PRESENT
 == 1U)

2362 
št32_t
 
Ý_size
 = 
dsize
;

2363 
ušt32_t
 
Ý_addr
 = (ušt32_tè
addr
;

2364 
št32_t
 
lšesize
 = 32U;

2366 
__DSB
();

2368 
Ý_size
 > 0) {

2369 
SCB
->
DCCIMVAC
 = 
Ý_addr
;

2370 
Ý_addr
 +ð
lšesize
;

2371 
Ý_size
 -ð
lšesize
;

2374 
__DSB
();

2375 
__ISB
();

2392 #ià(
__V’dÜ_SysTickCÚfig
 == 0U)

2405 
__STATIC_INLINE
 
ušt32_t
 
SysTick_CÚfig
(ušt32_ˆ
ticks
)

2407 ià((
ticks
 - 1ULè> 
SysTick_LOAD_RELOAD_Msk
)

2412 
SysTick
->
LOAD
 = (
ušt32_t
)(
ticks
 - 1UL);

2413 
NVIC_S‘PriÜ™y
 (
SysTick_IRQn
, (1UL << 
__NVIC_PRIO_BITS
) - 1UL);

2414 
SysTick
->
VAL
 = 0UL;

2415 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

2416 
SysTick_CTRL_TICKINT_Msk
 |

2417 
SysTick_CTRL_ENABLE_Msk
;

2435 vÞ©ž
št32_t
 
ITM_RxBufãr
;

2436 
	#ITM_RXBUFFER_EMPTY
 0x5AA55AA5U

	)

2447 
__STATIC_INLINE
 
ušt32_t
 
ITM_S’dCh¬
 (ušt32_ˆ
ch
)

2449 ià(((
	gITM
->
	gTCR
 & 
	gITM_TCR_ITMENA_Msk
) != 0UL) &&

2450 ((
ITM
->
TER
 & 1UL ) != 0UL) )

2452 
ITM
->
PORT
[0U].
u32
 == 0UL)

2454 
__NOP
();

2456 
	gITM
->
	gPORT
[0U].
	gu8
 = (
ušt8_t
)
ch
;

2458  (
	gch
);

2468 
__STATIC_INLINE
 
št32_t
 
ITM_ReûiveCh¬
 ()

2470 
št32_t
 
	gch
 = -1;

2472 ià(
	gITM_RxBufãr
 !ð
ITM_RXBUFFER_EMPTY
)

2474 
ch
 = 
ITM_RxBufãr
;

2475 
	gITM_RxBufãr
 = 
ITM_RXBUFFER_EMPTY
;

2478  (
	gch
);

2488 
__STATIC_INLINE
 
št32_t
 
ITM_CheckCh¬
 ()

2491 ià(
	gITM_RxBufãr
 =ð
ITM_RXBUFFER_EMPTY
)

2506 #ifdeà
__ýlu¥lus


	@Drivers/CMSIS/Include/core_cmFunc.h

35 #ià 
defšed
 ( 
__ICCARM__
 )

36 #´agm¨
sy¡em_šþude


37 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

38 #´agm¨
þªg
 
sy¡em_h—d”


41 #iâdeà
__CORE_CMFUNC_H


42 
	#__CORE_CMFUNC_H


	)

52 #ià 
defšed
 ( 
__CC_ARM
 )

53 
	~"cmsis_¬mcc.h
"

56 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

57 
	~"cmsis_¬mcc_V6.h
"

60 #–ià
defšed
 ( 
__GNUC__
 )

61 
	~"cmsis_gcc.h
"

64 #–ià
defšed
 ( 
__ICCARM__
 )

65 
	~<cmsis_Ÿr.h
>

68 #–ià
defšed
 ( 
__TMS470__
 )

69 
	~<cmsis_ccs.h
>

72 #–ià
defšed
 ( 
__TASKING__
 )

80 #–ià
defšed
 ( 
__CSMC__
 )

81 
	~<cmsis_csm.h
>

	@Drivers/CMSIS/Include/core_cmInstr.h

35 #ià 
defšed
 ( 
__ICCARM__
 )

36 #´agm¨
sy¡em_šþude


37 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

38 #´agm¨
þªg
 
sy¡em_h—d”


41 #iâdeà
__CORE_CMINSTR_H


42 
	#__CORE_CMINSTR_H


	)

52 #ià 
defšed
 ( 
__CC_ARM
 )

53 
	~"cmsis_¬mcc.h
"

56 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

57 
	~"cmsis_¬mcc_V6.h
"

60 #–ià
defšed
 ( 
__GNUC__
 )

61 
	~"cmsis_gcc.h
"

64 #–ià
defšed
 ( 
__ICCARM__
 )

65 
	~<cmsis_Ÿr.h
>

68 #–ià
defšed
 ( 
__TMS470__
 )

69 
	~<cmsis_ccs.h
>

72 #–ià
defšed
 ( 
__TASKING__
 )

80 #–ià
defšed
 ( 
__CSMC__
 )

81 
	~<cmsis_csm.h
>

	@Drivers/CMSIS/Include/core_cmSimd.h

35 #ià 
defšed
 ( 
__ICCARM__
 )

36 #´agm¨
sy¡em_šþude


37 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

38 #´agm¨
þªg
 
sy¡em_h—d”


41 #iâdeà
__CORE_CMSIMD_H


42 
	#__CORE_CMSIMD_H


	)

44 #ifdeà
__ýlu¥lus


56 #ià 
defšed
 ( 
__CC_ARM
 )

57 
	~"cmsis_¬mcc.h
"

60 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

61 
	~"cmsis_¬mcc_V6.h
"

64 #–ià
defšed
 ( 
__GNUC__
 )

65 
	~"cmsis_gcc.h
"

68 #–ià
defšed
 ( 
__ICCARM__
 )

69 
	~<cmsis_Ÿr.h
>

72 #–ià
defšed
 ( 
__TMS470__
 )

73 
	~<cmsis_ccs.h
>

76 #–ià
defšed
 ( 
__TASKING__
 )

84 #–ià
defšed
 ( 
__CSMC__
 )

85 
	~<cmsis_csm.h
>

92 #ifdeà
__ýlu¥lus


	@Drivers/CMSIS/Include/core_sc000.h

35 #ià 
defšed
 ( 
__ICCARM__
 )

36 #´agm¨
sy¡em_šþude


37 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

38 #´agm¨
þªg
 
sy¡em_h—d”


41 #iâdeà
__CORE_SC000_H_GENERIC


42 
	#__CORE_SC000_H_GENERIC


	)

44 
	~<¡dšt.h
>

46 #ifdeà
__ýlu¥lus


74 
	#__SC000_CMSIS_VERSION_MAIN
 (0x04Uè

	)

75 
	#__SC000_CMSIS_VERSION_SUB
 (0x1EUè

	)

76 
	#__SC000_CMSIS_VERSION
 ((
__SC000_CMSIS_VERSION_MAIN
 << 16Uè| \

	)

77 
__SC000_CMSIS_VERSION_SUB
 )

79 
	#__CORTEX_SC
 (000Uè

	)

82 #ià 
defšed
 ( 
__CC_ARM
 )

83 
	#__ASM
 
__asm


	)

84 
	#__INLINE
 
__šlše


	)

85 
	#__STATIC_INLINE
 
__šlše


	)

87 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

88 
	#__ASM
 
__asm


	)

89 
	#__INLINE
 
__šlše


	)

90 
	#__STATIC_INLINE
 
__šlše


	)

92 #–ià
defšed
 ( 
__GNUC__
 )

93 
	#__ASM
 
__asm


	)

94 
	#__INLINE
 
šlše


	)

95 
	#__STATIC_INLINE
 
šlše


	)

97 #–ià
defšed
 ( 
__ICCARM__
 )

98 
	#__ASM
 
__asm


	)

99 
	#__INLINE
 
šlše


	)

100 
	#__STATIC_INLINE
 
šlše


	)

102 #–ià
defšed
 ( 
__TMS470__
 )

103 
	#__ASM
 
__asm


	)

104 
	#__STATIC_INLINE
 
šlše


	)

106 #–ià
defšed
 ( 
__TASKING__
 )

107 
	#__ASM
 
__asm


	)

108 
	#__INLINE
 
šlše


	)

109 
	#__STATIC_INLINE
 
šlše


	)

111 #–ià
defšed
 ( 
__CSMC__
 )

112 
	#__·cked


	)

113 
	#__ASM
 
_asm


	)

114 
	#__INLINE
 
šlše


	)

115 
	#__STATIC_INLINE
 
šlše


	)

118 #”rÜ 
Unknown
 
compž”


124 
	#__FPU_USED
 0U

	)

126 #ià
defšed
 ( 
__CC_ARM
 )

127 #ià
defšed
 
__TARGET_FPU_VFP


131 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

132 #ià
defšed
 
__ARM_PCS_VFP


136 #–ià
defšed
 ( 
__GNUC__
 )

137 #ià
defšed
 (
__VFP_FP__
è&& !defšed(
__SOFTFP__
)

141 #–ià
defšed
 ( 
__ICCARM__
 )

142 #ià
defšed
 
__ARMVFP__


146 #–ià
defšed
 ( 
__TMS470__
 )

147 #ià
defšed
 
__TI_VFP_SUPPORT__


151 #–ià
defšed
 ( 
__TASKING__
 )

152 #ià
defšed
 
__FPU_VFP__


156 #–ià
defšed
 ( 
__CSMC__
 )

157 #iàÐ
__CSMC__
 & 0x400U)

163 
	~"cÜe_cmIn¡r.h
"

164 
	~"cÜe_cmFunc.h
"

166 #ifdeà
__ýlu¥lus


172 #iâdeà
__CMSIS_GENERIC


174 #iâdeà
__CORE_SC000_H_DEPENDANT


175 
	#__CORE_SC000_H_DEPENDANT


	)

177 #ifdeà
__ýlu¥lus


182 #ià
defšed
 
__CHECK_DEVICE_DEFINES


183 #iâdeà
__SC000_REV


184 
	#__SC000_REV
 0x0000U

	)

188 #iâdeà
__MPU_PRESENT


189 
	#__MPU_PRESENT
 0U

	)

193 #iâdeà
__NVIC_PRIO_BITS


194 
	#__NVIC_PRIO_BITS
 2U

	)

198 #iâdeà
__V’dÜ_SysTickCÚfig


199 
	#__V’dÜ_SysTickCÚfig
 0U

	)

212 #ifdeà
__ýlu¥lus


213 
	#__I
 vÞ©ž

	)

215 
	#__I
 vÞ©žcÚ¡

	)

217 
	#__O
 vÞ©ž

	)

218 
	#__IO
 vÞ©ž

	)

221 
	#__IM
 vÞ©žcÚ¡

	)

222 
	#__OM
 vÞ©ž

	)

223 
	#__IOM
 vÞ©ž

	)

257 
ušt32_t
 
_»£rved0
:28;

258 
ušt32_t
 
V
:1;

259 
ušt32_t
 
C
:1;

260 
ušt32_t
 
Z
:1;

261 
ušt32_t
 
N
:1;

262 } 
b
;

263 
ušt32_t
 
w
;

264 } 
	tAPSR_Ty³
;

267 
	#APSR_N_Pos
 31U

	)

268 
	#APSR_N_Msk
 (1UL << 
APSR_N_Pos
è

	)

270 
	#APSR_Z_Pos
 30U

	)

271 
	#APSR_Z_Msk
 (1UL << 
APSR_Z_Pos
è

	)

273 
	#APSR_C_Pos
 29U

	)

274 
	#APSR_C_Msk
 (1UL << 
APSR_C_Pos
è

	)

276 
	#APSR_V_Pos
 28U

	)

277 
	#APSR_V_Msk
 (1UL << 
APSR_V_Pos
è

	)

287 
ušt32_t
 
ISR
:9;

288 
ušt32_t
 
_»£rved0
:23;

289 } 
b
;

290 
ušt32_t
 
w
;

291 } 
	tIPSR_Ty³
;

294 
	#IPSR_ISR_Pos
 0U

	)

295 
	#IPSR_ISR_Msk
 (0x1FFUL )

	)

305 
ušt32_t
 
ISR
:9;

306 
ušt32_t
 
_»£rved0
:15;

307 
ušt32_t
 
T
:1;

308 
ušt32_t
 
_»£rved1
:3;

309 
ušt32_t
 
V
:1;

310 
ušt32_t
 
C
:1;

311 
ušt32_t
 
Z
:1;

312 
ušt32_t
 
N
:1;

313 } 
b
;

314 
ušt32_t
 
w
;

315 } 
	txPSR_Ty³
;

318 
	#xPSR_N_Pos
 31U

	)

319 
	#xPSR_N_Msk
 (1UL << 
xPSR_N_Pos
è

	)

321 
	#xPSR_Z_Pos
 30U

	)

322 
	#xPSR_Z_Msk
 (1UL << 
xPSR_Z_Pos
è

	)

324 
	#xPSR_C_Pos
 29U

	)

325 
	#xPSR_C_Msk
 (1UL << 
xPSR_C_Pos
è

	)

327 
	#xPSR_V_Pos
 28U

	)

328 
	#xPSR_V_Msk
 (1UL << 
xPSR_V_Pos
è

	)

330 
	#xPSR_T_Pos
 24U

	)

331 
	#xPSR_T_Msk
 (1UL << 
xPSR_T_Pos
è

	)

333 
	#xPSR_ISR_Pos
 0U

	)

334 
	#xPSR_ISR_Msk
 (0x1FFUL )

	)

344 
ušt32_t
 
_»£rved0
:1;

345 
ušt32_t
 
SPSEL
:1;

346 
ušt32_t
 
_»£rved1
:30;

347 } 
b
;

348 
ušt32_t
 
w
;

349 } 
	tCONTROL_Ty³
;

352 
	#CONTROL_SPSEL_Pos
 1U

	)

353 
	#CONTROL_SPSEL_Msk
 (1UL << 
CONTROL_SPSEL_Pos
è

	)

370 
__IOM
 
ušt32_t
 
ISER
[1U];

371 
ušt32_t
 
RESERVED0
[31U];

372 
__IOM
 
ušt32_t
 
ICER
[1U];

373 
ušt32_t
 
RSERVED1
[31U];

374 
__IOM
 
ušt32_t
 
ISPR
[1U];

375 
ušt32_t
 
RESERVED2
[31U];

376 
__IOM
 
ušt32_t
 
ICPR
[1U];

377 
ušt32_t
 
RESERVED3
[31U];

378 
ušt32_t
 
RESERVED4
[64U];

379 
__IOM
 
ušt32_t
 
IP
[8U];

380 } 
	tNVIC_Ty³
;

397 
__IM
 
ušt32_t
 
CPUID
;

398 
__IOM
 
ušt32_t
 
ICSR
;

399 
__IOM
 
ušt32_t
 
VTOR
;

400 
__IOM
 
ušt32_t
 
AIRCR
;

401 
__IOM
 
ušt32_t
 
SCR
;

402 
__IOM
 
ušt32_t
 
CCR
;

403 
ušt32_t
 
RESERVED0
[1U];

404 
__IOM
 
ušt32_t
 
SHP
[2U];

405 
__IOM
 
ušt32_t
 
SHCSR
;

406 
ušt32_t
 
RESERVED1
[154U];

407 
__IOM
 
ušt32_t
 
SFCR
;

408 } 
	tSCB_Ty³
;

411 
	#SCB_CPUID_IMPLEMENTER_Pos
 24U

	)

412 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos
è

	)

414 
	#SCB_CPUID_VARIANT_Pos
 20U

	)

415 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos
è

	)

417 
	#SCB_CPUID_ARCHITECTURE_Pos
 16U

	)

418 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos
è

	)

420 
	#SCB_CPUID_PARTNO_Pos
 4U

	)

421 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos
è

	)

423 
	#SCB_CPUID_REVISION_Pos
 0U

	)

424 
	#SCB_CPUID_REVISION_Msk
 (0xFUL )

	)

427 
	#SCB_ICSR_NMIPENDSET_Pos
 31U

	)

428 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos
è

	)

430 
	#SCB_ICSR_PENDSVSET_Pos
 28U

	)

431 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos
è

	)

433 
	#SCB_ICSR_PENDSVCLR_Pos
 27U

	)

434 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos
è

	)

436 
	#SCB_ICSR_PENDSTSET_Pos
 26U

	)

437 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos
è

	)

439 
	#SCB_ICSR_PENDSTCLR_Pos
 25U

	)

440 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos
è

	)

442 
	#SCB_ICSR_ISRPREEMPT_Pos
 23U

	)

443 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos
è

	)

445 
	#SCB_ICSR_ISRPENDING_Pos
 22U

	)

446 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos
è

	)

448 
	#SCB_ICSR_VECTPENDING_Pos
 12U

	)

449 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos
è

	)

451 
	#SCB_ICSR_VECTACTIVE_Pos
 0U

	)

452 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL )

	)

455 
	#SCB_VTOR_TBLOFF_Pos
 7U

	)

456 
	#SCB_VTOR_TBLOFF_Msk
 (0x1FFFFFFUL << 
SCB_VTOR_TBLOFF_Pos
è

	)

459 
	#SCB_AIRCR_VECTKEY_Pos
 16U

	)

460 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos
è

	)

462 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16U

	)

463 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos
è

	)

465 
	#SCB_AIRCR_ENDIANESS_Pos
 15U

	)

466 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos
è

	)

468 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2U

	)

469 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos
è

	)

471 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1U

	)

472 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos
è

	)

475 
	#SCB_SCR_SEVONPEND_Pos
 4U

	)

476 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos
è

	)

478 
	#SCB_SCR_SLEEPDEEP_Pos
 2U

	)

479 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos
è

	)

481 
	#SCB_SCR_SLEEPONEXIT_Pos
 1U

	)

482 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos
è

	)

485 
	#SCB_CCR_STKALIGN_Pos
 9U

	)

486 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos
è

	)

488 
	#SCB_CCR_UNALIGN_TRP_Pos
 3U

	)

489 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos
è

	)

492 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15U

	)

493 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos
è

	)

510 
ušt32_t
 
RESERVED0
[2U];

511 
__IOM
 
ušt32_t
 
ACTLR
;

512 } 
	tSCnSCB_Ty³
;

515 
	#SCnSCB_ACTLR_DISMCYCINT_Pos
 0U

	)

516 
	#SCnSCB_ACTLR_DISMCYCINT_Msk
 (1UL )

	)

533 
__IOM
 
ušt32_t
 
CTRL
;

534 
__IOM
 
ušt32_t
 
LOAD
;

535 
__IOM
 
ušt32_t
 
VAL
;

536 
__IM
 
ušt32_t
 
CALIB
;

537 } 
	tSysTick_Ty³
;

540 
	#SysTick_CTRL_COUNTFLAG_Pos
 16U

	)

541 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos
è

	)

543 
	#SysTick_CTRL_CLKSOURCE_Pos
 2U

	)

544 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos
è

	)

546 
	#SysTick_CTRL_TICKINT_Pos
 1U

	)

547 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos
è

	)

549 
	#SysTick_CTRL_ENABLE_Pos
 0U

	)

550 
	#SysTick_CTRL_ENABLE_Msk
 (1UL )

	)

553 
	#SysTick_LOAD_RELOAD_Pos
 0U

	)

554 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL )

	)

557 
	#SysTick_VAL_CURRENT_Pos
 0U

	)

558 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL )

	)

561 
	#SysTick_CALIB_NOREF_Pos
 31U

	)

562 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos
è

	)

564 
	#SysTick_CALIB_SKEW_Pos
 30U

	)

565 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos
è

	)

567 
	#SysTick_CALIB_TENMS_Pos
 0U

	)

568 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL )

	)

572 #ià(
__MPU_PRESENT
 == 1U)

585 
__IM
 
ušt32_t
 
TYPE
;

586 
__IOM
 
ušt32_t
 
CTRL
;

587 
__IOM
 
ušt32_t
 
RNR
;

588 
__IOM
 
ušt32_t
 
RBAR
;

589 
__IOM
 
ušt32_t
 
RASR
;

590 } 
	tMPU_Ty³
;

593 
	#MPU_TYPE_IREGION_Pos
 16U

	)

594 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos
è

	)

596 
	#MPU_TYPE_DREGION_Pos
 8U

	)

597 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos
è

	)

599 
	#MPU_TYPE_SEPARATE_Pos
 0U

	)

600 
	#MPU_TYPE_SEPARATE_Msk
 (1UL )

	)

603 
	#MPU_CTRL_PRIVDEFENA_Pos
 2U

	)

604 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos
è

	)

606 
	#MPU_CTRL_HFNMIENA_Pos
 1U

	)

607 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos
è

	)

609 
	#MPU_CTRL_ENABLE_Pos
 0U

	)

610 
	#MPU_CTRL_ENABLE_Msk
 (1UL )

	)

613 
	#MPU_RNR_REGION_Pos
 0U

	)

614 
	#MPU_RNR_REGION_Msk
 (0xFFUL )

	)

617 
	#MPU_RBAR_ADDR_Pos
 8U

	)

618 
	#MPU_RBAR_ADDR_Msk
 (0xFFFFFFUL << 
MPU_RBAR_ADDR_Pos
è

	)

620 
	#MPU_RBAR_VALID_Pos
 4U

	)

621 
	#MPU_RBAR_VALID_Msk
 (1UL << 
MPU_RBAR_VALID_Pos
è

	)

623 
	#MPU_RBAR_REGION_Pos
 0U

	)

624 
	#MPU_RBAR_REGION_Msk
 (0xFUL )

	)

627 
	#MPU_RASR_ATTRS_Pos
 16U

	)

628 
	#MPU_RASR_ATTRS_Msk
 (0xFFFFUL << 
MPU_RASR_ATTRS_Pos
è

	)

630 
	#MPU_RASR_XN_Pos
 28U

	)

631 
	#MPU_RASR_XN_Msk
 (1UL << 
MPU_RASR_XN_Pos
è

	)

633 
	#MPU_RASR_AP_Pos
 24U

	)

634 
	#MPU_RASR_AP_Msk
 (0x7UL << 
MPU_RASR_AP_Pos
è

	)

636 
	#MPU_RASR_TEX_Pos
 19U

	)

637 
	#MPU_RASR_TEX_Msk
 (0x7UL << 
MPU_RASR_TEX_Pos
è

	)

639 
	#MPU_RASR_S_Pos
 18U

	)

640 
	#MPU_RASR_S_Msk
 (1UL << 
MPU_RASR_S_Pos
è

	)

642 
	#MPU_RASR_C_Pos
 17U

	)

643 
	#MPU_RASR_C_Msk
 (1UL << 
MPU_RASR_C_Pos
è

	)

645 
	#MPU_RASR_B_Pos
 16U

	)

646 
	#MPU_RASR_B_Msk
 (1UL << 
MPU_RASR_B_Pos
è

	)

648 
	#MPU_RASR_SRD_Pos
 8U

	)

649 
	#MPU_RASR_SRD_Msk
 (0xFFUL << 
MPU_RASR_SRD_Pos
è

	)

651 
	#MPU_RASR_SIZE_Pos
 1U

	)

652 
	#MPU_RASR_SIZE_Msk
 (0x1FUL << 
MPU_RASR_SIZE_Pos
è

	)

654 
	#MPU_RASR_ENABLE_Pos
 0U

	)

655 
	#MPU_RASR_ENABLE_Msk
 (1UL )

	)

684 
	#_VAL2FLD
(
f›ld
, 
v®ue
è((v®u<< f›ld ## 
_Pos
è& f›ld ## 
_Msk
)

	)

692 
	#_FLD2VAL
(
f›ld
, 
v®ue
è((v®u& f›ld ## 
_Msk
è>> f›ld ## 
_Pos
)

	)

705 
	#SCS_BASE
 (0xE000E000ULè

	)

706 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010ULè

	)

707 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100ULè

	)

708 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00ULè

	)

710 
	#SCnSCB
 ((
SCnSCB_Ty³
 *è
SCS_BASE
 )

	)

711 
	#SCB
 ((
SCB_Ty³
 *è
SCB_BASE
 )

	)

712 
	#SysTick
 ((
SysTick_Ty³
 *è
SysTick_BASE
 )

	)

713 
	#NVIC
 ((
NVIC_Ty³
 *è
NVIC_BASE
 )

	)

715 #ià(
__MPU_PRESENT
 == 1U)

716 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90ULè

	)

717 
	#MPU
 ((
MPU_Ty³
 *è
MPU_BASE
 )

	)

747 
	#_BIT_SHIFT
(
IRQn
èÐ((((
ušt32_t
)(
št32_t
)(IRQn)èè& 0x03ULè* 8UL)

	)

748 
	#_SHP_IDX
(
IRQn
èÐ(((((
ušt32_t
)(
št32_t
)(IRQn)è& 0x0FUL)-8ULè>> 2ULè)

	)

749 
	#_IP_IDX
(
IRQn
èÐ(((
ušt32_t
)(
št32_t
)(IRQn)è>> 2ULè)

	)

757 
__STATIC_INLINE
 
NVIC_EÇbËIRQ
(
IRQn_Ty³
 
IRQn
)

759 
NVIC
->
ISER
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL));

768 
__STATIC_INLINE
 
NVIC_Di§bËIRQ
(
IRQn_Ty³
 
IRQn
)

770 
NVIC
->
ICER
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL));

781 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

783 ((
ušt32_t
)(((
NVIC
->
ISPR
[0U] & (1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

792 
__STATIC_INLINE
 
NVIC_S‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

794 
NVIC
->
ISPR
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL));

803 
__STATIC_INLINE
 
NVIC_CË¬P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

805 
NVIC
->
ICPR
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL));

816 
__STATIC_INLINE
 
NVIC_S‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
´iÜ™y
)

818 ià((
št32_t
)(
IRQn
) < 0)

820 
SCB
->
SHP
[
_SHP_IDX
(
IRQn
)] = ((
ušt32_t
)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << 
_BIT_SHIFT
(IRQn))) |

821 (((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)è& (
ušt32_t
)0xFFULè<< 
_BIT_SHIFT
(
IRQn
)));

825 
NVIC
->
IP
[
_IP_IDX
(
IRQn
)] = ((
ušt32_t
)(NVIC->IP[_IP_IDX(IRQn)] & ~(0xFFUL << 
_BIT_SHIFT
(IRQn))) |

826 (((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)è& (
ušt32_t
)0xFFULè<< 
_BIT_SHIFT
(
IRQn
)));

840 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘PriÜ™y
(
IRQn_Ty³
 
IRQn
)

843 ià((
št32_t
)(
IRQn
) < 0)

845 ((
ušt32_t
)(((
SCB
->
SHP
[
_SHP_IDX
(
IRQn
)] >> 
_BIT_SHIFT
(IRQnèè& (ušt32_t)0xFFULè>> (8U - 
__NVIC_PRIO_BITS
)));

849 ((
ušt32_t
)(((
NVIC
->
IP
[ 
_IP_IDX
(
IRQn
)] >> 
_BIT_SHIFT
(IRQnèè& (ušt32_t)0xFFULè>> (8U - 
__NVIC_PRIO_BITS
)));

858 
__STATIC_INLINE
 
NVIC_Sy¡emRe£t
()

860 
__DSB
();

862 
SCB
->
AIRCR
 = ((0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

863 
SCB_AIRCR_SYSRESETREQ_Msk
);

864 
__DSB
();

868 
__NOP
();

884 #ià(
__V’dÜ_SysTickCÚfig
 == 0U)

897 
__STATIC_INLINE
 
ušt32_t
 
SysTick_CÚfig
(ušt32_ˆ
ticks
)

899 ià((
ticks
 - 1ULè> 
SysTick_LOAD_RELOAD_Msk
)

904 
SysTick
->
LOAD
 = (
ušt32_t
)(
ticks
 - 1UL);

905 
NVIC_S‘PriÜ™y
 (
SysTick_IRQn
, (1UL << 
__NVIC_PRIO_BITS
) - 1UL);

906 
SysTick
->
VAL
 = 0UL;

907 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

908 
SysTick_CTRL_TICKINT_Msk
 |

909 
SysTick_CTRL_ENABLE_Msk
;

920 #ifdeà
__ýlu¥lus


	@Drivers/CMSIS/Include/core_sc300.h

35 #ià 
defšed
 ( 
__ICCARM__
 )

36 #´agm¨
sy¡em_šþude


37 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

38 #´agm¨
þªg
 
sy¡em_h—d”


41 #iâdeà
__CORE_SC300_H_GENERIC


42 
	#__CORE_SC300_H_GENERIC


	)

44 
	~<¡dšt.h
>

46 #ifdeà
__ýlu¥lus


74 
	#__SC300_CMSIS_VERSION_MAIN
 (0x04Uè

	)

75 
	#__SC300_CMSIS_VERSION_SUB
 (0x1EUè

	)

76 
	#__SC300_CMSIS_VERSION
 ((
__SC300_CMSIS_VERSION_MAIN
 << 16Uè| \

	)

77 
__SC300_CMSIS_VERSION_SUB
 )

79 
	#__CORTEX_SC
 (300Uè

	)

82 #ià 
defšed
 ( 
__CC_ARM
 )

83 
	#__ASM
 
__asm


	)

84 
	#__INLINE
 
__šlše


	)

85 
	#__STATIC_INLINE
 
__šlše


	)

87 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

88 
	#__ASM
 
__asm


	)

89 
	#__INLINE
 
__šlše


	)

90 
	#__STATIC_INLINE
 
__šlše


	)

92 #–ià
defšed
 ( 
__GNUC__
 )

93 
	#__ASM
 
__asm


	)

94 
	#__INLINE
 
šlše


	)

95 
	#__STATIC_INLINE
 
šlše


	)

97 #–ià
defšed
 ( 
__ICCARM__
 )

98 
	#__ASM
 
__asm


	)

99 
	#__INLINE
 
šlše


	)

100 
	#__STATIC_INLINE
 
šlše


	)

102 #–ià
defšed
 ( 
__TMS470__
 )

103 
	#__ASM
 
__asm


	)

104 
	#__STATIC_INLINE
 
šlše


	)

106 #–ià
defšed
 ( 
__TASKING__
 )

107 
	#__ASM
 
__asm


	)

108 
	#__INLINE
 
šlše


	)

109 
	#__STATIC_INLINE
 
šlše


	)

111 #–ià
defšed
 ( 
__CSMC__
 )

112 
	#__·cked


	)

113 
	#__ASM
 
_asm


	)

114 
	#__INLINE
 
šlše


	)

115 
	#__STATIC_INLINE
 
šlše


	)

118 #”rÜ 
Unknown
 
compž”


124 
	#__FPU_USED
 0U

	)

126 #ià
defšed
 ( 
__CC_ARM
 )

127 #ià
defšed
 
__TARGET_FPU_VFP


131 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

132 #ià
defšed
 
__ARM_PCS_VFP


136 #–ià
defšed
 ( 
__GNUC__
 )

137 #ià
defšed
 (
__VFP_FP__
è&& !defšed(
__SOFTFP__
)

141 #–ià
defšed
 ( 
__ICCARM__
 )

142 #ià
defšed
 
__ARMVFP__


146 #–ià
defšed
 ( 
__TMS470__
 )

147 #ià
defšed
 
__TI_VFP_SUPPORT__


151 #–ià
defšed
 ( 
__TASKING__
 )

152 #ià
defšed
 
__FPU_VFP__


156 #–ià
defšed
 ( 
__CSMC__
 )

157 #iàÐ
__CSMC__
 & 0x400U)

163 
	~"cÜe_cmIn¡r.h
"

164 
	~"cÜe_cmFunc.h
"

166 #ifdeà
__ýlu¥lus


172 #iâdeà
__CMSIS_GENERIC


174 #iâdeà
__CORE_SC300_H_DEPENDANT


175 
	#__CORE_SC300_H_DEPENDANT


	)

177 #ifdeà
__ýlu¥lus


182 #ià
defšed
 
__CHECK_DEVICE_DEFINES


183 #iâdeà
__SC300_REV


184 
	#__SC300_REV
 0x0000U

	)

188 #iâdeà
__MPU_PRESENT


189 
	#__MPU_PRESENT
 0U

	)

193 #iâdeà
__NVIC_PRIO_BITS


194 
	#__NVIC_PRIO_BITS
 4U

	)

198 #iâdeà
__V’dÜ_SysTickCÚfig


199 
	#__V’dÜ_SysTickCÚfig
 0U

	)

212 #ifdeà
__ýlu¥lus


213 
	#__I
 vÞ©ž

	)

215 
	#__I
 vÞ©žcÚ¡

	)

217 
	#__O
 vÞ©ž

	)

218 
	#__IO
 vÞ©ž

	)

221 
	#__IM
 vÞ©žcÚ¡

	)

222 
	#__OM
 vÞ©ž

	)

223 
	#__IOM
 vÞ©ž

	)

258 
ušt32_t
 
_»£rved0
:27;

259 
ušt32_t
 
Q
:1;

260 
ušt32_t
 
V
:1;

261 
ušt32_t
 
C
:1;

262 
ušt32_t
 
Z
:1;

263 
ušt32_t
 
N
:1;

264 } 
b
;

265 
ušt32_t
 
w
;

266 } 
	tAPSR_Ty³
;

269 
	#APSR_N_Pos
 31U

	)

270 
	#APSR_N_Msk
 (1UL << 
APSR_N_Pos
è

	)

272 
	#APSR_Z_Pos
 30U

	)

273 
	#APSR_Z_Msk
 (1UL << 
APSR_Z_Pos
è

	)

275 
	#APSR_C_Pos
 29U

	)

276 
	#APSR_C_Msk
 (1UL << 
APSR_C_Pos
è

	)

278 
	#APSR_V_Pos
 28U

	)

279 
	#APSR_V_Msk
 (1UL << 
APSR_V_Pos
è

	)

281 
	#APSR_Q_Pos
 27U

	)

282 
	#APSR_Q_Msk
 (1UL << 
APSR_Q_Pos
è

	)

292 
ušt32_t
 
ISR
:9;

293 
ušt32_t
 
_»£rved0
:23;

294 } 
b
;

295 
ušt32_t
 
w
;

296 } 
	tIPSR_Ty³
;

299 
	#IPSR_ISR_Pos
 0U

	)

300 
	#IPSR_ISR_Msk
 (0x1FFUL )

	)

310 
ušt32_t
 
ISR
:9;

311 
ušt32_t
 
_»£rved0
:15;

312 
ušt32_t
 
T
:1;

313 
ušt32_t
 
IT
:2;

314 
ušt32_t
 
Q
:1;

315 
ušt32_t
 
V
:1;

316 
ušt32_t
 
C
:1;

317 
ušt32_t
 
Z
:1;

318 
ušt32_t
 
N
:1;

319 } 
b
;

320 
ušt32_t
 
w
;

321 } 
	txPSR_Ty³
;

324 
	#xPSR_N_Pos
 31U

	)

325 
	#xPSR_N_Msk
 (1UL << 
xPSR_N_Pos
è

	)

327 
	#xPSR_Z_Pos
 30U

	)

328 
	#xPSR_Z_Msk
 (1UL << 
xPSR_Z_Pos
è

	)

330 
	#xPSR_C_Pos
 29U

	)

331 
	#xPSR_C_Msk
 (1UL << 
xPSR_C_Pos
è

	)

333 
	#xPSR_V_Pos
 28U

	)

334 
	#xPSR_V_Msk
 (1UL << 
xPSR_V_Pos
è

	)

336 
	#xPSR_Q_Pos
 27U

	)

337 
	#xPSR_Q_Msk
 (1UL << 
xPSR_Q_Pos
è

	)

339 
	#xPSR_IT_Pos
 25U

	)

340 
	#xPSR_IT_Msk
 (3UL << 
xPSR_IT_Pos
è

	)

342 
	#xPSR_T_Pos
 24U

	)

343 
	#xPSR_T_Msk
 (1UL << 
xPSR_T_Pos
è

	)

345 
	#xPSR_ISR_Pos
 0U

	)

346 
	#xPSR_ISR_Msk
 (0x1FFUL )

	)

356 
ušt32_t
 
nPRIV
:1;

357 
ušt32_t
 
SPSEL
:1;

358 
ušt32_t
 
_»£rved1
:30;

359 } 
b
;

360 
ušt32_t
 
w
;

361 } 
	tCONTROL_Ty³
;

364 
	#CONTROL_SPSEL_Pos
 1U

	)

365 
	#CONTROL_SPSEL_Msk
 (1UL << 
CONTROL_SPSEL_Pos
è

	)

367 
	#CONTROL_nPRIV_Pos
 0U

	)

368 
	#CONTROL_nPRIV_Msk
 (1UL )

	)

385 
__IOM
 
ušt32_t
 
ISER
[8U];

386 
ušt32_t
 
RESERVED0
[24U];

387 
__IOM
 
ušt32_t
 
ICER
[8U];

388 
ušt32_t
 
RSERVED1
[24U];

389 
__IOM
 
ušt32_t
 
ISPR
[8U];

390 
ušt32_t
 
RESERVED2
[24U];

391 
__IOM
 
ušt32_t
 
ICPR
[8U];

392 
ušt32_t
 
RESERVED3
[24U];

393 
__IOM
 
ušt32_t
 
IABR
[8U];

394 
ušt32_t
 
RESERVED4
[56U];

395 
__IOM
 
ušt8_t
 
IP
[240U];

396 
ušt32_t
 
RESERVED5
[644U];

397 
__OM
 
ušt32_t
 
STIR
;

398 } 
	tNVIC_Ty³
;

401 
	#NVIC_STIR_INTID_Pos
 0U

	)

402 
	#NVIC_STIR_INTID_Msk
 (0x1FFUL )

	)

419 
__IM
 
ušt32_t
 
CPUID
;

420 
__IOM
 
ušt32_t
 
ICSR
;

421 
__IOM
 
ušt32_t
 
VTOR
;

422 
__IOM
 
ušt32_t
 
AIRCR
;

423 
__IOM
 
ušt32_t
 
SCR
;

424 
__IOM
 
ušt32_t
 
CCR
;

425 
__IOM
 
ušt8_t
 
SHP
[12U];

426 
__IOM
 
ušt32_t
 
SHCSR
;

427 
__IOM
 
ušt32_t
 
CFSR
;

428 
__IOM
 
ušt32_t
 
HFSR
;

429 
__IOM
 
ušt32_t
 
DFSR
;

430 
__IOM
 
ušt32_t
 
MMFAR
;

431 
__IOM
 
ušt32_t
 
BFAR
;

432 
__IOM
 
ušt32_t
 
AFSR
;

433 
__IM
 
ušt32_t
 
PFR
[2U];

434 
__IM
 
ušt32_t
 
DFR
;

435 
__IM
 
ušt32_t
 
ADR
;

436 
__IM
 
ušt32_t
 
MMFR
[4U];

437 
__IM
 
ušt32_t
 
ISAR
[5U];

438 
ušt32_t
 
RESERVED0
[5U];

439 
__IOM
 
ušt32_t
 
CPACR
;

440 
ušt32_t
 
RESERVED1
[129U];

441 
__IOM
 
ušt32_t
 
SFCR
;

442 } 
	tSCB_Ty³
;

445 
	#SCB_CPUID_IMPLEMENTER_Pos
 24U

	)

446 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos
è

	)

448 
	#SCB_CPUID_VARIANT_Pos
 20U

	)

449 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos
è

	)

451 
	#SCB_CPUID_ARCHITECTURE_Pos
 16U

	)

452 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos
è

	)

454 
	#SCB_CPUID_PARTNO_Pos
 4U

	)

455 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos
è

	)

457 
	#SCB_CPUID_REVISION_Pos
 0U

	)

458 
	#SCB_CPUID_REVISION_Msk
 (0xFUL )

	)

461 
	#SCB_ICSR_NMIPENDSET_Pos
 31U

	)

462 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos
è

	)

464 
	#SCB_ICSR_PENDSVSET_Pos
 28U

	)

465 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos
è

	)

467 
	#SCB_ICSR_PENDSVCLR_Pos
 27U

	)

468 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos
è

	)

470 
	#SCB_ICSR_PENDSTSET_Pos
 26U

	)

471 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos
è

	)

473 
	#SCB_ICSR_PENDSTCLR_Pos
 25U

	)

474 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos
è

	)

476 
	#SCB_ICSR_ISRPREEMPT_Pos
 23U

	)

477 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos
è

	)

479 
	#SCB_ICSR_ISRPENDING_Pos
 22U

	)

480 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos
è

	)

482 
	#SCB_ICSR_VECTPENDING_Pos
 12U

	)

483 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos
è

	)

485 
	#SCB_ICSR_RETTOBASE_Pos
 11U

	)

486 
	#SCB_ICSR_RETTOBASE_Msk
 (1UL << 
SCB_ICSR_RETTOBASE_Pos
è

	)

488 
	#SCB_ICSR_VECTACTIVE_Pos
 0U

	)

489 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL )

	)

492 
	#SCB_VTOR_TBLBASE_Pos
 29U

	)

493 
	#SCB_VTOR_TBLBASE_Msk
 (1UL << 
SCB_VTOR_TBLBASE_Pos
è

	)

495 
	#SCB_VTOR_TBLOFF_Pos
 7U

	)

496 
	#SCB_VTOR_TBLOFF_Msk
 (0x3FFFFFUL << 
SCB_VTOR_TBLOFF_Pos
è

	)

499 
	#SCB_AIRCR_VECTKEY_Pos
 16U

	)

500 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos
è

	)

502 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16U

	)

503 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos
è

	)

505 
	#SCB_AIRCR_ENDIANESS_Pos
 15U

	)

506 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos
è

	)

508 
	#SCB_AIRCR_PRIGROUP_Pos
 8U

	)

509 
	#SCB_AIRCR_PRIGROUP_Msk
 (7UL << 
SCB_AIRCR_PRIGROUP_Pos
è

	)

511 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2U

	)

512 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos
è

	)

514 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1U

	)

515 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos
è

	)

517 
	#SCB_AIRCR_VECTRESET_Pos
 0U

	)

518 
	#SCB_AIRCR_VECTRESET_Msk
 (1UL )

	)

521 
	#SCB_SCR_SEVONPEND_Pos
 4U

	)

522 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos
è

	)

524 
	#SCB_SCR_SLEEPDEEP_Pos
 2U

	)

525 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos
è

	)

527 
	#SCB_SCR_SLEEPONEXIT_Pos
 1U

	)

528 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos
è

	)

531 
	#SCB_CCR_STKALIGN_Pos
 9U

	)

532 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos
è

	)

534 
	#SCB_CCR_BFHFNMIGN_Pos
 8U

	)

535 
	#SCB_CCR_BFHFNMIGN_Msk
 (1UL << 
SCB_CCR_BFHFNMIGN_Pos
è

	)

537 
	#SCB_CCR_DIV_0_TRP_Pos
 4U

	)

538 
	#SCB_CCR_DIV_0_TRP_Msk
 (1UL << 
SCB_CCR_DIV_0_TRP_Pos
è

	)

540 
	#SCB_CCR_UNALIGN_TRP_Pos
 3U

	)

541 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos
è

	)

543 
	#SCB_CCR_USERSETMPEND_Pos
 1U

	)

544 
	#SCB_CCR_USERSETMPEND_Msk
 (1UL << 
SCB_CCR_USERSETMPEND_Pos
è

	)

546 
	#SCB_CCR_NONBASETHRDENA_Pos
 0U

	)

547 
	#SCB_CCR_NONBASETHRDENA_Msk
 (1UL )

	)

550 
	#SCB_SHCSR_USGFAULTENA_Pos
 18U

	)

551 
	#SCB_SHCSR_USGFAULTENA_Msk
 (1UL << 
SCB_SHCSR_USGFAULTENA_Pos
è

	)

553 
	#SCB_SHCSR_BUSFAULTENA_Pos
 17U

	)

554 
	#SCB_SHCSR_BUSFAULTENA_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTENA_Pos
è

	)

556 
	#SCB_SHCSR_MEMFAULTENA_Pos
 16U

	)

557 
	#SCB_SHCSR_MEMFAULTENA_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTENA_Pos
è

	)

559 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15U

	)

560 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos
è

	)

562 
	#SCB_SHCSR_BUSFAULTPENDED_Pos
 14U

	)

563 
	#SCB_SHCSR_BUSFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTPENDED_Pos
è

	)

565 
	#SCB_SHCSR_MEMFAULTPENDED_Pos
 13U

	)

566 
	#SCB_SHCSR_MEMFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTPENDED_Pos
è

	)

568 
	#SCB_SHCSR_USGFAULTPENDED_Pos
 12U

	)

569 
	#SCB_SHCSR_USGFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_USGFAULTPENDED_Pos
è

	)

571 
	#SCB_SHCSR_SYSTICKACT_Pos
 11U

	)

572 
	#SCB_SHCSR_SYSTICKACT_Msk
 (1UL << 
SCB_SHCSR_SYSTICKACT_Pos
è

	)

574 
	#SCB_SHCSR_PENDSVACT_Pos
 10U

	)

575 
	#SCB_SHCSR_PENDSVACT_Msk
 (1UL << 
SCB_SHCSR_PENDSVACT_Pos
è

	)

577 
	#SCB_SHCSR_MONITORACT_Pos
 8U

	)

578 
	#SCB_SHCSR_MONITORACT_Msk
 (1UL << 
SCB_SHCSR_MONITORACT_Pos
è

	)

580 
	#SCB_SHCSR_SVCALLACT_Pos
 7U

	)

581 
	#SCB_SHCSR_SVCALLACT_Msk
 (1UL << 
SCB_SHCSR_SVCALLACT_Pos
è

	)

583 
	#SCB_SHCSR_USGFAULTACT_Pos
 3U

	)

584 
	#SCB_SHCSR_USGFAULTACT_Msk
 (1UL << 
SCB_SHCSR_USGFAULTACT_Pos
è

	)

586 
	#SCB_SHCSR_BUSFAULTACT_Pos
 1U

	)

587 
	#SCB_SHCSR_BUSFAULTACT_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTACT_Pos
è

	)

589 
	#SCB_SHCSR_MEMFAULTACT_Pos
 0U

	)

590 
	#SCB_SHCSR_MEMFAULTACT_Msk
 (1UL )

	)

593 
	#SCB_CFSR_USGFAULTSR_Pos
 16U

	)

594 
	#SCB_CFSR_USGFAULTSR_Msk
 (0xFFFFUL << 
SCB_CFSR_USGFAULTSR_Pos
è

	)

596 
	#SCB_CFSR_BUSFAULTSR_Pos
 8U

	)

597 
	#SCB_CFSR_BUSFAULTSR_Msk
 (0xFFUL << 
SCB_CFSR_BUSFAULTSR_Pos
è

	)

599 
	#SCB_CFSR_MEMFAULTSR_Pos
 0U

	)

600 
	#SCB_CFSR_MEMFAULTSR_Msk
 (0xFFUL )

	)

603 
	#SCB_HFSR_DEBUGEVT_Pos
 31U

	)

604 
	#SCB_HFSR_DEBUGEVT_Msk
 (1UL << 
SCB_HFSR_DEBUGEVT_Pos
è

	)

606 
	#SCB_HFSR_FORCED_Pos
 30U

	)

607 
	#SCB_HFSR_FORCED_Msk
 (1UL << 
SCB_HFSR_FORCED_Pos
è

	)

609 
	#SCB_HFSR_VECTTBL_Pos
 1U

	)

610 
	#SCB_HFSR_VECTTBL_Msk
 (1UL << 
SCB_HFSR_VECTTBL_Pos
è

	)

613 
	#SCB_DFSR_EXTERNAL_Pos
 4U

	)

614 
	#SCB_DFSR_EXTERNAL_Msk
 (1UL << 
SCB_DFSR_EXTERNAL_Pos
è

	)

616 
	#SCB_DFSR_VCATCH_Pos
 3U

	)

617 
	#SCB_DFSR_VCATCH_Msk
 (1UL << 
SCB_DFSR_VCATCH_Pos
è

	)

619 
	#SCB_DFSR_DWTTRAP_Pos
 2U

	)

620 
	#SCB_DFSR_DWTTRAP_Msk
 (1UL << 
SCB_DFSR_DWTTRAP_Pos
è

	)

622 
	#SCB_DFSR_BKPT_Pos
 1U

	)

623 
	#SCB_DFSR_BKPT_Msk
 (1UL << 
SCB_DFSR_BKPT_Pos
è

	)

625 
	#SCB_DFSR_HALTED_Pos
 0U

	)

626 
	#SCB_DFSR_HALTED_Msk
 (1UL )

	)

643 
ušt32_t
 
RESERVED0
[1U];

644 
__IM
 
ušt32_t
 
ICTR
;

645 
ušt32_t
 
RESERVED1
[1U];

646 } 
	tSCnSCB_Ty³
;

649 
	#SCnSCB_ICTR_INTLINESNUM_Pos
 0U

	)

650 
	#SCnSCB_ICTR_INTLINESNUM_Msk
 (0xFUL )

	)

667 
__IOM
 
ušt32_t
 
CTRL
;

668 
__IOM
 
ušt32_t
 
LOAD
;

669 
__IOM
 
ušt32_t
 
VAL
;

670 
__IM
 
ušt32_t
 
CALIB
;

671 } 
	tSysTick_Ty³
;

674 
	#SysTick_CTRL_COUNTFLAG_Pos
 16U

	)

675 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos
è

	)

677 
	#SysTick_CTRL_CLKSOURCE_Pos
 2U

	)

678 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos
è

	)

680 
	#SysTick_CTRL_TICKINT_Pos
 1U

	)

681 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos
è

	)

683 
	#SysTick_CTRL_ENABLE_Pos
 0U

	)

684 
	#SysTick_CTRL_ENABLE_Msk
 (1UL )

	)

687 
	#SysTick_LOAD_RELOAD_Pos
 0U

	)

688 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL )

	)

691 
	#SysTick_VAL_CURRENT_Pos
 0U

	)

692 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL )

	)

695 
	#SysTick_CALIB_NOREF_Pos
 31U

	)

696 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos
è

	)

698 
	#SysTick_CALIB_SKEW_Pos
 30U

	)

699 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos
è

	)

701 
	#SysTick_CALIB_TENMS_Pos
 0U

	)

702 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL )

	)

719 
__OM
 union

721 
__OM
 
ušt8_t
 
u8
;

722 
__OM
 
ušt16_t
 
u16
;

723 
__OM
 
ušt32_t
 
u32
;

724 } 
PORT
 [32U];

725 
ušt32_t
 
RESERVED0
[864U];

726 
__IOM
 
ušt32_t
 
TER
;

727 
ušt32_t
 
RESERVED1
[15U];

728 
__IOM
 
ušt32_t
 
TPR
;

729 
ušt32_t
 
RESERVED2
[15U];

730 
__IOM
 
ušt32_t
 
TCR
;

731 
ušt32_t
 
RESERVED3
[29U];

732 
__OM
 
ušt32_t
 
IWR
;

733 
__IM
 
ušt32_t
 
IRR
;

734 
__IOM
 
ušt32_t
 
IMCR
;

735 
ušt32_t
 
RESERVED4
[43U];

736 
__OM
 
ušt32_t
 
LAR
;

737 
__IM
 
ušt32_t
 
LSR
;

738 
ušt32_t
 
RESERVED5
[6U];

739 
__IM
 
ušt32_t
 
PID4
;

740 
__IM
 
ušt32_t
 
PID5
;

741 
__IM
 
ušt32_t
 
PID6
;

742 
__IM
 
ušt32_t
 
PID7
;

743 
__IM
 
ušt32_t
 
PID0
;

744 
__IM
 
ušt32_t
 
PID1
;

745 
__IM
 
ušt32_t
 
PID2
;

746 
__IM
 
ušt32_t
 
PID3
;

747 
__IM
 
ušt32_t
 
CID0
;

748 
__IM
 
ušt32_t
 
CID1
;

749 
__IM
 
ušt32_t
 
CID2
;

750 
__IM
 
ušt32_t
 
CID3
;

751 } 
	tITM_Ty³
;

754 
	#ITM_TPR_PRIVMASK_Pos
 0U

	)

755 
	#ITM_TPR_PRIVMASK_Msk
 (0xFUL )

	)

758 
	#ITM_TCR_BUSY_Pos
 23U

	)

759 
	#ITM_TCR_BUSY_Msk
 (1UL << 
ITM_TCR_BUSY_Pos
è

	)

761 
	#ITM_TCR_T¿ûBusID_Pos
 16U

	)

762 
	#ITM_TCR_T¿ûBusID_Msk
 (0x7FUL << 
ITM_TCR_T¿ûBusID_Pos
è

	)

764 
	#ITM_TCR_GTSFREQ_Pos
 10U

	)

765 
	#ITM_TCR_GTSFREQ_Msk
 (3UL << 
ITM_TCR_GTSFREQ_Pos
è

	)

767 
	#ITM_TCR_TSP»sÿË_Pos
 8U

	)

768 
	#ITM_TCR_TSP»sÿË_Msk
 (3UL << 
ITM_TCR_TSP»sÿË_Pos
è

	)

770 
	#ITM_TCR_SWOENA_Pos
 4U

	)

771 
	#ITM_TCR_SWOENA_Msk
 (1UL << 
ITM_TCR_SWOENA_Pos
è

	)

773 
	#ITM_TCR_DWTENA_Pos
 3U

	)

774 
	#ITM_TCR_DWTENA_Msk
 (1UL << 
ITM_TCR_DWTENA_Pos
è

	)

776 
	#ITM_TCR_SYNCENA_Pos
 2U

	)

777 
	#ITM_TCR_SYNCENA_Msk
 (1UL << 
ITM_TCR_SYNCENA_Pos
è

	)

779 
	#ITM_TCR_TSENA_Pos
 1U

	)

780 
	#ITM_TCR_TSENA_Msk
 (1UL << 
ITM_TCR_TSENA_Pos
è

	)

782 
	#ITM_TCR_ITMENA_Pos
 0U

	)

783 
	#ITM_TCR_ITMENA_Msk
 (1UL )

	)

786 
	#ITM_IWR_ATVALIDM_Pos
 0U

	)

787 
	#ITM_IWR_ATVALIDM_Msk
 (1UL )

	)

790 
	#ITM_IRR_ATREADYM_Pos
 0U

	)

791 
	#ITM_IRR_ATREADYM_Msk
 (1UL )

	)

794 
	#ITM_IMCR_INTEGRATION_Pos
 0U

	)

795 
	#ITM_IMCR_INTEGRATION_Msk
 (1UL )

	)

798 
	#ITM_LSR_By‹Acc_Pos
 2U

	)

799 
	#ITM_LSR_By‹Acc_Msk
 (1UL << 
ITM_LSR_By‹Acc_Pos
è

	)

801 
	#ITM_LSR_Acûss_Pos
 1U

	)

802 
	#ITM_LSR_Acûss_Msk
 (1UL << 
ITM_LSR_Acûss_Pos
è

	)

804 
	#ITM_LSR_P»£Á_Pos
 0U

	)

805 
	#ITM_LSR_P»£Á_Msk
 (1UL )

	)

822 
__IOM
 
ušt32_t
 
CTRL
;

823 
__IOM
 
ušt32_t
 
CYCCNT
;

824 
__IOM
 
ušt32_t
 
CPICNT
;

825 
__IOM
 
ušt32_t
 
EXCCNT
;

826 
__IOM
 
ušt32_t
 
SLEEPCNT
;

827 
__IOM
 
ušt32_t
 
LSUCNT
;

828 
__IOM
 
ušt32_t
 
FOLDCNT
;

829 
__IM
 
ušt32_t
 
PCSR
;

830 
__IOM
 
ušt32_t
 
COMP0
;

831 
__IOM
 
ušt32_t
 
MASK0
;

832 
__IOM
 
ušt32_t
 
FUNCTION0
;

833 
ušt32_t
 
RESERVED0
[1U];

834 
__IOM
 
ušt32_t
 
COMP1
;

835 
__IOM
 
ušt32_t
 
MASK1
;

836 
__IOM
 
ušt32_t
 
FUNCTION1
;

837 
ušt32_t
 
RESERVED1
[1U];

838 
__IOM
 
ušt32_t
 
COMP2
;

839 
__IOM
 
ušt32_t
 
MASK2
;

840 
__IOM
 
ušt32_t
 
FUNCTION2
;

841 
ušt32_t
 
RESERVED2
[1U];

842 
__IOM
 
ušt32_t
 
COMP3
;

843 
__IOM
 
ušt32_t
 
MASK3
;

844 
__IOM
 
ušt32_t
 
FUNCTION3
;

845 } 
	tDWT_Ty³
;

848 
	#DWT_CTRL_NUMCOMP_Pos
 28U

	)

849 
	#DWT_CTRL_NUMCOMP_Msk
 (0xFUL << 
DWT_CTRL_NUMCOMP_Pos
è

	)

851 
	#DWT_CTRL_NOTRCPKT_Pos
 27U

	)

852 
	#DWT_CTRL_NOTRCPKT_Msk
 (0x1UL << 
DWT_CTRL_NOTRCPKT_Pos
è

	)

854 
	#DWT_CTRL_NOEXTTRIG_Pos
 26U

	)

855 
	#DWT_CTRL_NOEXTTRIG_Msk
 (0x1UL << 
DWT_CTRL_NOEXTTRIG_Pos
è

	)

857 
	#DWT_CTRL_NOCYCCNT_Pos
 25U

	)

858 
	#DWT_CTRL_NOCYCCNT_Msk
 (0x1UL << 
DWT_CTRL_NOCYCCNT_Pos
è

	)

860 
	#DWT_CTRL_NOPRFCNT_Pos
 24U

	)

861 
	#DWT_CTRL_NOPRFCNT_Msk
 (0x1UL << 
DWT_CTRL_NOPRFCNT_Pos
è

	)

863 
	#DWT_CTRL_CYCEVTENA_Pos
 22U

	)

864 
	#DWT_CTRL_CYCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CYCEVTENA_Pos
è

	)

866 
	#DWT_CTRL_FOLDEVTENA_Pos
 21U

	)

867 
	#DWT_CTRL_FOLDEVTENA_Msk
 (0x1UL << 
DWT_CTRL_FOLDEVTENA_Pos
è

	)

869 
	#DWT_CTRL_LSUEVTENA_Pos
 20U

	)

870 
	#DWT_CTRL_LSUEVTENA_Msk
 (0x1UL << 
DWT_CTRL_LSUEVTENA_Pos
è

	)

872 
	#DWT_CTRL_SLEEPEVTENA_Pos
 19U

	)

873 
	#DWT_CTRL_SLEEPEVTENA_Msk
 (0x1UL << 
DWT_CTRL_SLEEPEVTENA_Pos
è

	)

875 
	#DWT_CTRL_EXCEVTENA_Pos
 18U

	)

876 
	#DWT_CTRL_EXCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_EXCEVTENA_Pos
è

	)

878 
	#DWT_CTRL_CPIEVTENA_Pos
 17U

	)

879 
	#DWT_CTRL_CPIEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CPIEVTENA_Pos
è

	)

881 
	#DWT_CTRL_EXCTRCENA_Pos
 16U

	)

882 
	#DWT_CTRL_EXCTRCENA_Msk
 (0x1UL << 
DWT_CTRL_EXCTRCENA_Pos
è

	)

884 
	#DWT_CTRL_PCSAMPLENA_Pos
 12U

	)

885 
	#DWT_CTRL_PCSAMPLENA_Msk
 (0x1UL << 
DWT_CTRL_PCSAMPLENA_Pos
è

	)

887 
	#DWT_CTRL_SYNCTAP_Pos
 10U

	)

888 
	#DWT_CTRL_SYNCTAP_Msk
 (0x3UL << 
DWT_CTRL_SYNCTAP_Pos
è

	)

890 
	#DWT_CTRL_CYCTAP_Pos
 9U

	)

891 
	#DWT_CTRL_CYCTAP_Msk
 (0x1UL << 
DWT_CTRL_CYCTAP_Pos
è

	)

893 
	#DWT_CTRL_POSTINIT_Pos
 5U

	)

894 
	#DWT_CTRL_POSTINIT_Msk
 (0xFUL << 
DWT_CTRL_POSTINIT_Pos
è

	)

896 
	#DWT_CTRL_POSTPRESET_Pos
 1U

	)

897 
	#DWT_CTRL_POSTPRESET_Msk
 (0xFUL << 
DWT_CTRL_POSTPRESET_Pos
è

	)

899 
	#DWT_CTRL_CYCCNTENA_Pos
 0U

	)

900 
	#DWT_CTRL_CYCCNTENA_Msk
 (0x1UL )

	)

903 
	#DWT_CPICNT_CPICNT_Pos
 0U

	)

904 
	#DWT_CPICNT_CPICNT_Msk
 (0xFFUL )

	)

907 
	#DWT_EXCCNT_EXCCNT_Pos
 0U

	)

908 
	#DWT_EXCCNT_EXCCNT_Msk
 (0xFFUL )

	)

911 
	#DWT_SLEEPCNT_SLEEPCNT_Pos
 0U

	)

912 
	#DWT_SLEEPCNT_SLEEPCNT_Msk
 (0xFFUL )

	)

915 
	#DWT_LSUCNT_LSUCNT_Pos
 0U

	)

916 
	#DWT_LSUCNT_LSUCNT_Msk
 (0xFFUL )

	)

919 
	#DWT_FOLDCNT_FOLDCNT_Pos
 0U

	)

920 
	#DWT_FOLDCNT_FOLDCNT_Msk
 (0xFFUL )

	)

923 
	#DWT_MASK_MASK_Pos
 0U

	)

924 
	#DWT_MASK_MASK_Msk
 (0x1FUL )

	)

927 
	#DWT_FUNCTION_MATCHED_Pos
 24U

	)

928 
	#DWT_FUNCTION_MATCHED_Msk
 (0x1UL << 
DWT_FUNCTION_MATCHED_Pos
è

	)

930 
	#DWT_FUNCTION_DATAVADDR1_Pos
 16U

	)

931 
	#DWT_FUNCTION_DATAVADDR1_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR1_Pos
è

	)

933 
	#DWT_FUNCTION_DATAVADDR0_Pos
 12U

	)

934 
	#DWT_FUNCTION_DATAVADDR0_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR0_Pos
è

	)

936 
	#DWT_FUNCTION_DATAVSIZE_Pos
 10U

	)

937 
	#DWT_FUNCTION_DATAVSIZE_Msk
 (0x3UL << 
DWT_FUNCTION_DATAVSIZE_Pos
è

	)

939 
	#DWT_FUNCTION_LNK1ENA_Pos
 9U

	)

940 
	#DWT_FUNCTION_LNK1ENA_Msk
 (0x1UL << 
DWT_FUNCTION_LNK1ENA_Pos
è

	)

942 
	#DWT_FUNCTION_DATAVMATCH_Pos
 8U

	)

943 
	#DWT_FUNCTION_DATAVMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_DATAVMATCH_Pos
è

	)

945 
	#DWT_FUNCTION_CYCMATCH_Pos
 7U

	)

946 
	#DWT_FUNCTION_CYCMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_CYCMATCH_Pos
è

	)

948 
	#DWT_FUNCTION_EMITRANGE_Pos
 5U

	)

949 
	#DWT_FUNCTION_EMITRANGE_Msk
 (0x1UL << 
DWT_FUNCTION_EMITRANGE_Pos
è

	)

951 
	#DWT_FUNCTION_FUNCTION_Pos
 0U

	)

952 
	#DWT_FUNCTION_FUNCTION_Msk
 (0xFUL )

	)

969 
__IOM
 
ušt32_t
 
SSPSR
;

970 
__IOM
 
ušt32_t
 
CSPSR
;

971 
ušt32_t
 
RESERVED0
[2U];

972 
__IOM
 
ušt32_t
 
ACPR
;

973 
ušt32_t
 
RESERVED1
[55U];

974 
__IOM
 
ušt32_t
 
SPPR
;

975 
ušt32_t
 
RESERVED2
[131U];

976 
__IM
 
ušt32_t
 
FFSR
;

977 
__IOM
 
ušt32_t
 
FFCR
;

978 
__IM
 
ušt32_t
 
FSCR
;

979 
ušt32_t
 
RESERVED3
[759U];

980 
__IM
 
ušt32_t
 
TRIGGER
;

981 
__IM
 
ušt32_t
 
FIFO0
;

982 
__IM
 
ušt32_t
 
ITATBCTR2
;

983 
ušt32_t
 
RESERVED4
[1U];

984 
__IM
 
ušt32_t
 
ITATBCTR0
;

985 
__IM
 
ušt32_t
 
FIFO1
;

986 
__IOM
 
ušt32_t
 
ITCTRL
;

987 
ušt32_t
 
RESERVED5
[39U];

988 
__IOM
 
ušt32_t
 
CLAIMSET
;

989 
__IOM
 
ušt32_t
 
CLAIMCLR
;

990 
ušt32_t
 
RESERVED7
[8U];

991 
__IM
 
ušt32_t
 
DEVID
;

992 
__IM
 
ušt32_t
 
DEVTYPE
;

993 } 
	tTPI_Ty³
;

996 
	#TPI_ACPR_PRESCALER_Pos
 0U

	)

997 
	#TPI_ACPR_PRESCALER_Msk
 (0x1FFFUL )

	)

1000 
	#TPI_SPPR_TXMODE_Pos
 0U

	)

1001 
	#TPI_SPPR_TXMODE_Msk
 (0x3UL )

	)

1004 
	#TPI_FFSR_FtNÚStÝ_Pos
 3U

	)

1005 
	#TPI_FFSR_FtNÚStÝ_Msk
 (0x1UL << 
TPI_FFSR_FtNÚStÝ_Pos
è

	)

1007 
	#TPI_FFSR_TCP»£Á_Pos
 2U

	)

1008 
	#TPI_FFSR_TCP»£Á_Msk
 (0x1UL << 
TPI_FFSR_TCP»£Á_Pos
è

	)

1010 
	#TPI_FFSR_FtStÝ³d_Pos
 1U

	)

1011 
	#TPI_FFSR_FtStÝ³d_Msk
 (0x1UL << 
TPI_FFSR_FtStÝ³d_Pos
è

	)

1013 
	#TPI_FFSR_FlInProg_Pos
 0U

	)

1014 
	#TPI_FFSR_FlInProg_Msk
 (0x1UL )

	)

1017 
	#TPI_FFCR_TrigIn_Pos
 8U

	)

1018 
	#TPI_FFCR_TrigIn_Msk
 (0x1UL << 
TPI_FFCR_TrigIn_Pos
è

	)

1020 
	#TPI_FFCR_EnFCÚt_Pos
 1U

	)

1021 
	#TPI_FFCR_EnFCÚt_Msk
 (0x1UL << 
TPI_FFCR_EnFCÚt_Pos
è

	)

1024 
	#TPI_TRIGGER_TRIGGER_Pos
 0U

	)

1025 
	#TPI_TRIGGER_TRIGGER_Msk
 (0x1UL )

	)

1028 
	#TPI_FIFO0_ITM_ATVALID_Pos
 29U

	)

1029 
	#TPI_FIFO0_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ITM_ATVALID_Pos
è

	)

1031 
	#TPI_FIFO0_ITM_by‹couÁ_Pos
 27U

	)

1032 
	#TPI_FIFO0_ITM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO0_ITM_by‹couÁ_Pos
è

	)

1034 
	#TPI_FIFO0_ETM_ATVALID_Pos
 26U

	)

1035 
	#TPI_FIFO0_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ETM_ATVALID_Pos
è

	)

1037 
	#TPI_FIFO0_ETM_by‹couÁ_Pos
 24U

	)

1038 
	#TPI_FIFO0_ETM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO0_ETM_by‹couÁ_Pos
è

	)

1040 
	#TPI_FIFO0_ETM2_Pos
 16U

	)

1041 
	#TPI_FIFO0_ETM2_Msk
 (0xFFUL << 
TPI_FIFO0_ETM2_Pos
è

	)

1043 
	#TPI_FIFO0_ETM1_Pos
 8U

	)

1044 
	#TPI_FIFO0_ETM1_Msk
 (0xFFUL << 
TPI_FIFO0_ETM1_Pos
è

	)

1046 
	#TPI_FIFO0_ETM0_Pos
 0U

	)

1047 
	#TPI_FIFO0_ETM0_Msk
 (0xFFUL )

	)

1050 
	#TPI_ITATBCTR2_ATREADY_Pos
 0U

	)

1051 
	#TPI_ITATBCTR2_ATREADY_Msk
 (0x1UL )

	)

1054 
	#TPI_FIFO1_ITM_ATVALID_Pos
 29U

	)

1055 
	#TPI_FIFO1_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ITM_ATVALID_Pos
è

	)

1057 
	#TPI_FIFO1_ITM_by‹couÁ_Pos
 27U

	)

1058 
	#TPI_FIFO1_ITM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO1_ITM_by‹couÁ_Pos
è

	)

1060 
	#TPI_FIFO1_ETM_ATVALID_Pos
 26U

	)

1061 
	#TPI_FIFO1_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ETM_ATVALID_Pos
è

	)

1063 
	#TPI_FIFO1_ETM_by‹couÁ_Pos
 24U

	)

1064 
	#TPI_FIFO1_ETM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO1_ETM_by‹couÁ_Pos
è

	)

1066 
	#TPI_FIFO1_ITM2_Pos
 16U

	)

1067 
	#TPI_FIFO1_ITM2_Msk
 (0xFFUL << 
TPI_FIFO1_ITM2_Pos
è

	)

1069 
	#TPI_FIFO1_ITM1_Pos
 8U

	)

1070 
	#TPI_FIFO1_ITM1_Msk
 (0xFFUL << 
TPI_FIFO1_ITM1_Pos
è

	)

1072 
	#TPI_FIFO1_ITM0_Pos
 0U

	)

1073 
	#TPI_FIFO1_ITM0_Msk
 (0xFFUL )

	)

1076 
	#TPI_ITATBCTR0_ATREADY_Pos
 0U

	)

1077 
	#TPI_ITATBCTR0_ATREADY_Msk
 (0x1UL )

	)

1080 
	#TPI_ITCTRL_Mode_Pos
 0U

	)

1081 
	#TPI_ITCTRL_Mode_Msk
 (0x1UL )

	)

1084 
	#TPI_DEVID_NRZVALID_Pos
 11U

	)

1085 
	#TPI_DEVID_NRZVALID_Msk
 (0x1UL << 
TPI_DEVID_NRZVALID_Pos
è

	)

1087 
	#TPI_DEVID_MANCVALID_Pos
 10U

	)

1088 
	#TPI_DEVID_MANCVALID_Msk
 (0x1UL << 
TPI_DEVID_MANCVALID_Pos
è

	)

1090 
	#TPI_DEVID_PTINVALID_Pos
 9U

	)

1091 
	#TPI_DEVID_PTINVALID_Msk
 (0x1UL << 
TPI_DEVID_PTINVALID_Pos
è

	)

1093 
	#TPI_DEVID_MšBufSz_Pos
 6U

	)

1094 
	#TPI_DEVID_MšBufSz_Msk
 (0x7UL << 
TPI_DEVID_MšBufSz_Pos
è

	)

1096 
	#TPI_DEVID_AsynClkIn_Pos
 5U

	)

1097 
	#TPI_DEVID_AsynClkIn_Msk
 (0x1UL << 
TPI_DEVID_AsynClkIn_Pos
è

	)

1099 
	#TPI_DEVID_NrT¿ûIÅut_Pos
 0U

	)

1100 
	#TPI_DEVID_NrT¿ûIÅut_Msk
 (0x1FUL )

	)

1103 
	#TPI_DEVTYPE_MajÜTy³_Pos
 4U

	)

1104 
	#TPI_DEVTYPE_MajÜTy³_Msk
 (0xFUL << 
TPI_DEVTYPE_MajÜTy³_Pos
è

	)

1106 
	#TPI_DEVTYPE_SubTy³_Pos
 0U

	)

1107 
	#TPI_DEVTYPE_SubTy³_Msk
 (0xFUL )

	)

1112 #ià(
__MPU_PRESENT
 == 1U)

1125 
__IM
 
ušt32_t
 
TYPE
;

1126 
__IOM
 
ušt32_t
 
CTRL
;

1127 
__IOM
 
ušt32_t
 
RNR
;

1128 
__IOM
 
ušt32_t
 
RBAR
;

1129 
__IOM
 
ušt32_t
 
RASR
;

1130 
__IOM
 
ušt32_t
 
RBAR_A1
;

1131 
__IOM
 
ušt32_t
 
RASR_A1
;

1132 
__IOM
 
ušt32_t
 
RBAR_A2
;

1133 
__IOM
 
ušt32_t
 
RASR_A2
;

1134 
__IOM
 
ušt32_t
 
RBAR_A3
;

1135 
__IOM
 
ušt32_t
 
RASR_A3
;

1136 } 
	tMPU_Ty³
;

1139 
	#MPU_TYPE_IREGION_Pos
 16U

	)

1140 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos
è

	)

1142 
	#MPU_TYPE_DREGION_Pos
 8U

	)

1143 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos
è

	)

1145 
	#MPU_TYPE_SEPARATE_Pos
 0U

	)

1146 
	#MPU_TYPE_SEPARATE_Msk
 (1UL )

	)

1149 
	#MPU_CTRL_PRIVDEFENA_Pos
 2U

	)

1150 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos
è

	)

1152 
	#MPU_CTRL_HFNMIENA_Pos
 1U

	)

1153 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos
è

	)

1155 
	#MPU_CTRL_ENABLE_Pos
 0U

	)

1156 
	#MPU_CTRL_ENABLE_Msk
 (1UL )

	)

1159 
	#MPU_RNR_REGION_Pos
 0U

	)

1160 
	#MPU_RNR_REGION_Msk
 (0xFFUL )

	)

1163 
	#MPU_RBAR_ADDR_Pos
 5U

	)

1164 
	#MPU_RBAR_ADDR_Msk
 (0x7FFFFFFUL << 
MPU_RBAR_ADDR_Pos
è

	)

1166 
	#MPU_RBAR_VALID_Pos
 4U

	)

1167 
	#MPU_RBAR_VALID_Msk
 (1UL << 
MPU_RBAR_VALID_Pos
è

	)

1169 
	#MPU_RBAR_REGION_Pos
 0U

	)

1170 
	#MPU_RBAR_REGION_Msk
 (0xFUL )

	)

1173 
	#MPU_RASR_ATTRS_Pos
 16U

	)

1174 
	#MPU_RASR_ATTRS_Msk
 (0xFFFFUL << 
MPU_RASR_ATTRS_Pos
è

	)

1176 
	#MPU_RASR_XN_Pos
 28U

	)

1177 
	#MPU_RASR_XN_Msk
 (1UL << 
MPU_RASR_XN_Pos
è

	)

1179 
	#MPU_RASR_AP_Pos
 24U

	)

1180 
	#MPU_RASR_AP_Msk
 (0x7UL << 
MPU_RASR_AP_Pos
è

	)

1182 
	#MPU_RASR_TEX_Pos
 19U

	)

1183 
	#MPU_RASR_TEX_Msk
 (0x7UL << 
MPU_RASR_TEX_Pos
è

	)

1185 
	#MPU_RASR_S_Pos
 18U

	)

1186 
	#MPU_RASR_S_Msk
 (1UL << 
MPU_RASR_S_Pos
è

	)

1188 
	#MPU_RASR_C_Pos
 17U

	)

1189 
	#MPU_RASR_C_Msk
 (1UL << 
MPU_RASR_C_Pos
è

	)

1191 
	#MPU_RASR_B_Pos
 16U

	)

1192 
	#MPU_RASR_B_Msk
 (1UL << 
MPU_RASR_B_Pos
è

	)

1194 
	#MPU_RASR_SRD_Pos
 8U

	)

1195 
	#MPU_RASR_SRD_Msk
 (0xFFUL << 
MPU_RASR_SRD_Pos
è

	)

1197 
	#MPU_RASR_SIZE_Pos
 1U

	)

1198 
	#MPU_RASR_SIZE_Msk
 (0x1FUL << 
MPU_RASR_SIZE_Pos
è

	)

1200 
	#MPU_RASR_ENABLE_Pos
 0U

	)

1201 
	#MPU_RASR_ENABLE_Msk
 (1UL )

	)

1219 
__IOM
 
ušt32_t
 
DHCSR
;

1220 
__OM
 
ušt32_t
 
DCRSR
;

1221 
__IOM
 
ušt32_t
 
DCRDR
;

1222 
__IOM
 
ušt32_t
 
DEMCR
;

1223 } 
	tCÜeDebug_Ty³
;

1226 
	#CÜeDebug_DHCSR_DBGKEY_Pos
 16U

	)

1227 
	#CÜeDebug_DHCSR_DBGKEY_Msk
 (0xFFFFUL << 
CÜeDebug_DHCSR_DBGKEY_Pos
è

	)

1229 
	#CÜeDebug_DHCSR_S_RESET_ST_Pos
 25U

	)

1230 
	#CÜeDebug_DHCSR_S_RESET_ST_Msk
 (1UL << 
CÜeDebug_DHCSR_S_RESET_ST_Pos
è

	)

1232 
	#CÜeDebug_DHCSR_S_RETIRE_ST_Pos
 24U

	)

1233 
	#CÜeDebug_DHCSR_S_RETIRE_ST_Msk
 (1UL << 
CÜeDebug_DHCSR_S_RETIRE_ST_Pos
è

	)

1235 
	#CÜeDebug_DHCSR_S_LOCKUP_Pos
 19U

	)

1236 
	#CÜeDebug_DHCSR_S_LOCKUP_Msk
 (1UL << 
CÜeDebug_DHCSR_S_LOCKUP_Pos
è

	)

1238 
	#CÜeDebug_DHCSR_S_SLEEP_Pos
 18U

	)

1239 
	#CÜeDebug_DHCSR_S_SLEEP_Msk
 (1UL << 
CÜeDebug_DHCSR_S_SLEEP_Pos
è

	)

1241 
	#CÜeDebug_DHCSR_S_HALT_Pos
 17U

	)

1242 
	#CÜeDebug_DHCSR_S_HALT_Msk
 (1UL << 
CÜeDebug_DHCSR_S_HALT_Pos
è

	)

1244 
	#CÜeDebug_DHCSR_S_REGRDY_Pos
 16U

	)

1245 
	#CÜeDebug_DHCSR_S_REGRDY_Msk
 (1UL << 
CÜeDebug_DHCSR_S_REGRDY_Pos
è

	)

1247 
	#CÜeDebug_DHCSR_C_SNAPSTALL_Pos
 5U

	)

1248 
	#CÜeDebug_DHCSR_C_SNAPSTALL_Msk
 (1UL << 
CÜeDebug_DHCSR_C_SNAPSTALL_Pos
è

	)

1250 
	#CÜeDebug_DHCSR_C_MASKINTS_Pos
 3U

	)

1251 
	#CÜeDebug_DHCSR_C_MASKINTS_Msk
 (1UL << 
CÜeDebug_DHCSR_C_MASKINTS_Pos
è

	)

1253 
	#CÜeDebug_DHCSR_C_STEP_Pos
 2U

	)

1254 
	#CÜeDebug_DHCSR_C_STEP_Msk
 (1UL << 
CÜeDebug_DHCSR_C_STEP_Pos
è

	)

1256 
	#CÜeDebug_DHCSR_C_HALT_Pos
 1U

	)

1257 
	#CÜeDebug_DHCSR_C_HALT_Msk
 (1UL << 
CÜeDebug_DHCSR_C_HALT_Pos
è

	)

1259 
	#CÜeDebug_DHCSR_C_DEBUGEN_Pos
 0U

	)

1260 
	#CÜeDebug_DHCSR_C_DEBUGEN_Msk
 (1UL )

	)

1263 
	#CÜeDebug_DCRSR_REGWnR_Pos
 16U

	)

1264 
	#CÜeDebug_DCRSR_REGWnR_Msk
 (1UL << 
CÜeDebug_DCRSR_REGWnR_Pos
è

	)

1266 
	#CÜeDebug_DCRSR_REGSEL_Pos
 0U

	)

1267 
	#CÜeDebug_DCRSR_REGSEL_Msk
 (0x1FUL )

	)

1270 
	#CÜeDebug_DEMCR_TRCENA_Pos
 24U

	)

1271 
	#CÜeDebug_DEMCR_TRCENA_Msk
 (1UL << 
CÜeDebug_DEMCR_TRCENA_Pos
è

	)

1273 
	#CÜeDebug_DEMCR_MON_REQ_Pos
 19U

	)

1274 
	#CÜeDebug_DEMCR_MON_REQ_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_REQ_Pos
è

	)

1276 
	#CÜeDebug_DEMCR_MON_STEP_Pos
 18U

	)

1277 
	#CÜeDebug_DEMCR_MON_STEP_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_STEP_Pos
è

	)

1279 
	#CÜeDebug_DEMCR_MON_PEND_Pos
 17U

	)

1280 
	#CÜeDebug_DEMCR_MON_PEND_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_PEND_Pos
è

	)

1282 
	#CÜeDebug_DEMCR_MON_EN_Pos
 16U

	)

1283 
	#CÜeDebug_DEMCR_MON_EN_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_EN_Pos
è

	)

1285 
	#CÜeDebug_DEMCR_VC_HARDERR_Pos
 10U

	)

1286 
	#CÜeDebug_DEMCR_VC_HARDERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_HARDERR_Pos
è

	)

1288 
	#CÜeDebug_DEMCR_VC_INTERR_Pos
 9U

	)

1289 
	#CÜeDebug_DEMCR_VC_INTERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_INTERR_Pos
è

	)

1291 
	#CÜeDebug_DEMCR_VC_BUSERR_Pos
 8U

	)

1292 
	#CÜeDebug_DEMCR_VC_BUSERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_BUSERR_Pos
è

	)

1294 
	#CÜeDebug_DEMCR_VC_STATERR_Pos
 7U

	)

1295 
	#CÜeDebug_DEMCR_VC_STATERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_STATERR_Pos
è

	)

1297 
	#CÜeDebug_DEMCR_VC_CHKERR_Pos
 6U

	)

1298 
	#CÜeDebug_DEMCR_VC_CHKERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_CHKERR_Pos
è

	)

1300 
	#CÜeDebug_DEMCR_VC_NOCPERR_Pos
 5U

	)

1301 
	#CÜeDebug_DEMCR_VC_NOCPERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_NOCPERR_Pos
è

	)

1303 
	#CÜeDebug_DEMCR_VC_MMERR_Pos
 4U

	)

1304 
	#CÜeDebug_DEMCR_VC_MMERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_MMERR_Pos
è

	)

1306 
	#CÜeDebug_DEMCR_VC_CORERESET_Pos
 0U

	)

1307 
	#CÜeDebug_DEMCR_VC_CORERESET_Msk
 (1UL )

	)

1325 
	#_VAL2FLD
(
f›ld
, 
v®ue
è((v®u<< f›ld ## 
_Pos
è& f›ld ## 
_Msk
)

	)

1333 
	#_FLD2VAL
(
f›ld
, 
v®ue
è((v®u& f›ld ## 
_Msk
è>> f›ld ## 
_Pos
)

	)

1346 
	#SCS_BASE
 (0xE000E000ULè

	)

1347 
	#ITM_BASE
 (0xE0000000ULè

	)

1348 
	#DWT_BASE
 (0xE0001000ULè

	)

1349 
	#TPI_BASE
 (0xE0040000ULè

	)

1350 
	#CÜeDebug_BASE
 (0xE000EDF0ULè

	)

1351 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010ULè

	)

1352 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100ULè

	)

1353 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00ULè

	)

1355 
	#SCnSCB
 ((
SCnSCB_Ty³
 *è
SCS_BASE
 )

	)

1356 
	#SCB
 ((
SCB_Ty³
 *è
SCB_BASE
 )

	)

1357 
	#SysTick
 ((
SysTick_Ty³
 *è
SysTick_BASE
 )

	)

1358 
	#NVIC
 ((
NVIC_Ty³
 *è
NVIC_BASE
 )

	)

1359 
	#ITM
 ((
ITM_Ty³
 *è
ITM_BASE
 )

	)

1360 
	#DWT
 ((
DWT_Ty³
 *è
DWT_BASE
 )

	)

1361 
	#TPI
 ((
TPI_Ty³
 *è
TPI_BASE
 )

	)

1362 
	#CÜeDebug
 ((
CÜeDebug_Ty³
 *è
CÜeDebug_BASE
è

	)

1364 #ià(
__MPU_PRESENT
 == 1U)

1365 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90ULè

	)

1366 
	#MPU
 ((
MPU_Ty³
 *è
MPU_BASE
 )

	)

1404 
__STATIC_INLINE
 
NVIC_S‘PriÜ™yGroupšg
(
ušt32_t
 
PriÜ™yGroup
)

1406 
ušt32_t
 
»g_v®ue
;

1407 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1409 
»g_v®ue
 = 
SCB
->
AIRCR
;

1410 
»g_v®ue
 &ð~((
ušt32_t
)(
SCB_AIRCR_VECTKEY_Msk
 | 
SCB_AIRCR_PRIGROUP_Msk
));

1411 
»g_v®ue
 = (reg_value |

1412 ((
ušt32_t
)0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

1413 (
PriÜ™yGroupTmp
 << 8U) );

1414 
SCB
->
AIRCR
 = 
»g_v®ue
;

1423 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘PriÜ™yGroupšg
()

1425  ((
ušt32_t
)((
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
è>> 
SCB_AIRCR_PRIGROUP_Pos
));

1434 
__STATIC_INLINE
 
NVIC_EÇbËIRQ
(
IRQn_Ty³
 
IRQn
)

1436 
NVIC
->
ISER
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1445 
__STATIC_INLINE
 
NVIC_Di§bËIRQ
(
IRQn_Ty³
 
IRQn
)

1447 
NVIC
->
ICER
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1458 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1460 ((
ušt32_t
)(((
NVIC
->
ISPR
[(((ušt32_t)(
št32_t
)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1469 
__STATIC_INLINE
 
NVIC_S‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1471 
NVIC
->
ISPR
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1480 
__STATIC_INLINE
 
NVIC_CË¬P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1482 
NVIC
->
ICPR
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1493 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘Aùive
(
IRQn_Ty³
 
IRQn
)

1495 ((
ušt32_t
)(((
NVIC
->
IABR
[(((ušt32_t)(
št32_t
)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1506 
__STATIC_INLINE
 
NVIC_S‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
´iÜ™y
)

1508 ià((
št32_t
)(
IRQn
) < 0)

1510 
SCB
->
SHP
[(((
ušt32_t
)(
št32_t
)
IRQn
è& 0xFUL)-4UL] = (
ušt8_t
)((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)) & (uint32_t)0xFFUL);

1514 
NVIC
->
IP
[((
ušt32_t
)(
št32_t
)
IRQn
)] = (
ušt8_t
)((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)) & (uint32_t)0xFFUL);

1528 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘PriÜ™y
(
IRQn_Ty³
 
IRQn
)

1531 ià((
št32_t
)(
IRQn
) < 0)

1533 (((
ušt32_t
)
SCB
->
SHP
[(((ušt32_t)(
št32_t
)
IRQn
è& 0xFUL)-4UL] >> (8U - 
__NVIC_PRIO_BITS
)));

1537 (((
ušt32_t
)
NVIC
->
IP
[((ušt32_t)(
št32_t
)
IRQn
)] >> (8U - 
__NVIC_PRIO_BITS
)));

1553 
__STATIC_INLINE
 
ušt32_t
 
NVIC_EncodePriÜ™y
 (ušt32_ˆ
PriÜ™yGroup
, ušt32_ˆ
P»em±PriÜ™y
, ušt32_ˆ
SubPriÜ™y
)

1555 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1556 
ušt32_t
 
P»em±PriÜ™yB™s
;

1557 
ušt32_t
 
SubPriÜ™yB™s
;

1559 
P»em±PriÜ™yB™s
 = ((7UL - 
PriÜ™yGroupTmp
è> (
ušt32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

1560 
SubPriÜ™yB™s
 = ((
PriÜ™yGroupTmp
 + (
ušt32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

1563 ((
P»em±PriÜ™y
 & (
ušt32_t
)((1UL << (
P»em±PriÜ™yB™s
)è- 1UL)è<< 
SubPriÜ™yB™s
) |

1564 ((
SubPriÜ™y
 & (
ušt32_t
)((1UL << (
SubPriÜ™yB™s
 )) - 1UL)))

1580 
__STATIC_INLINE
 
NVIC_DecodePriÜ™y
 (
ušt32_t
 
PriÜ™y
, ušt32_ˆ
PriÜ™yGroup
, ušt32_t* cÚ¡ 
pP»em±PriÜ™y
, ušt32_t* cÚ¡ 
pSubPriÜ™y
)

1582 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1583 
ušt32_t
 
P»em±PriÜ™yB™s
;

1584 
ušt32_t
 
SubPriÜ™yB™s
;

1586 
P»em±PriÜ™yB™s
 = ((7UL - 
PriÜ™yGroupTmp
è> (
ušt32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

1587 
SubPriÜ™yB™s
 = ((
PriÜ™yGroupTmp
 + (
ušt32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

1589 *
pP»em±PriÜ™y
 = (
PriÜ™y
 >> 
SubPriÜ™yB™s
è& (
ušt32_t
)((1UL << (
P»em±PriÜ™yB™s
)) - 1UL);

1590 *
pSubPriÜ™y
 = (
PriÜ™y
 ) & (
ušt32_t
)((1UL << (
SubPriÜ™yB™s
 )) - 1UL);

1598 
__STATIC_INLINE
 
NVIC_Sy¡emRe£t
()

1600 
__DSB
();

1602 
SCB
->
AIRCR
 = (
ušt32_t
)((0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

1603 (
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
) |

1604 
SCB_AIRCR_SYSRESETREQ_Msk
 );

1605 
__DSB
();

1609 
__NOP
();

1625 #ià(
__V’dÜ_SysTickCÚfig
 == 0U)

1638 
__STATIC_INLINE
 
ušt32_t
 
SysTick_CÚfig
(ušt32_ˆ
ticks
)

1640 ià((
ticks
 - 1ULè> 
SysTick_LOAD_RELOAD_Msk
)

1645 
SysTick
->
LOAD
 = (
ušt32_t
)(
ticks
 - 1UL);

1646 
NVIC_S‘PriÜ™y
 (
SysTick_IRQn
, (1UL << 
__NVIC_PRIO_BITS
) - 1UL);

1647 
SysTick
->
VAL
 = 0UL;

1648 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

1649 
SysTick_CTRL_TICKINT_Msk
 |

1650 
SysTick_CTRL_ENABLE_Msk
;

1668 vÞ©ž
št32_t
 
ITM_RxBufãr
;

1669 
	#ITM_RXBUFFER_EMPTY
 0x5AA55AA5U

	)

1680 
__STATIC_INLINE
 
ušt32_t
 
ITM_S’dCh¬
 (ušt32_ˆ
ch
)

1682 ià(((
	gITM
->
	gTCR
 & 
	gITM_TCR_ITMENA_Msk
) != 0UL) &&

1683 ((
ITM
->
TER
 & 1UL ) != 0UL) )

1685 
ITM
->
PORT
[0U].
u32
 == 0UL)

1687 
__NOP
();

1689 
	gITM
->
	gPORT
[0U].
	gu8
 = (
ušt8_t
)
ch
;

1691  (
	gch
);

1701 
__STATIC_INLINE
 
št32_t
 
ITM_ReûiveCh¬
 ()

1703 
št32_t
 
	gch
 = -1;

1705 ià(
	gITM_RxBufãr
 !ð
ITM_RXBUFFER_EMPTY
)

1707 
ch
 = 
ITM_RxBufãr
;

1708 
	gITM_RxBufãr
 = 
ITM_RXBUFFER_EMPTY
;

1711  (
	gch
);

1721 
__STATIC_INLINE
 
št32_t
 
ITM_CheckCh¬
 ()

1724 ià(
	gITM_RxBufãr
 =ð
ITM_RXBUFFER_EMPTY
)

1739 #ifdeà
__ýlu¥lus


	@Drivers/STM32F4xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h

38 #iâdeà
__STM32_HAL_LEGACY


39 
	#__STM32_HAL_LEGACY


	)

41 #ifdeà
__ýlu¥lus


52 
	#AES_FLAG_RDERR
 
CRYP_FLAG_RDERR


	)

53 
	#AES_FLAG_WRERR
 
CRYP_FLAG_WRERR


	)

54 
	#AES_CLEARFLAG_CCF
 
CRYP_CLEARFLAG_CCF


	)

55 
	#AES_CLEARFLAG_RDERR
 
CRYP_CLEARFLAG_RDERR


	)

56 
	#AES_CLEARFLAG_WRERR
 
CRYP_CLEARFLAG_WRERR


	)

65 
	#ADC_RESOLUTION12b
 
ADC_RESOLUTION_12B


	)

66 
	#ADC_RESOLUTION10b
 
ADC_RESOLUTION_10B


	)

67 
	#ADC_RESOLUTION8b
 
ADC_RESOLUTION_8B


	)

68 
	#ADC_RESOLUTION6b
 
ADC_RESOLUTION_6B


	)

69 
	#OVR_DATA_OVERWRITTEN
 
ADC_OVR_DATA_OVERWRITTEN


	)

70 
	#OVR_DATA_PRESERVED
 
ADC_OVR_DATA_PRESERVED


	)

71 
	#EOC_SINGLE_CONV
 
ADC_EOC_SINGLE_CONV


	)

72 
	#EOC_SEQ_CONV
 
ADC_EOC_SEQ_CONV


	)

73 
	#EOC_SINGLE_SEQ_CONV
 
ADC_EOC_SINGLE_SEQ_CONV


	)

74 
	#REGULAR_GROUP
 
ADC_REGULAR_GROUP


	)

75 
	#INJECTED_GROUP
 
ADC_INJECTED_GROUP


	)

76 
	#REGULAR_INJECTED_GROUP
 
ADC_REGULAR_INJECTED_GROUP


	)

77 
	#AWD_EVENT
 
ADC_AWD_EVENT


	)

78 
	#AWD1_EVENT
 
ADC_AWD1_EVENT


	)

79 
	#AWD2_EVENT
 
ADC_AWD2_EVENT


	)

80 
	#AWD3_EVENT
 
ADC_AWD3_EVENT


	)

81 
	#OVR_EVENT
 
ADC_OVR_EVENT


	)

82 
	#JQOVF_EVENT
 
ADC_JQOVF_EVENT


	)

83 
	#ALL_CHANNELS
 
ADC_ALL_CHANNELS


	)

84 
	#REGULAR_CHANNELS
 
ADC_REGULAR_CHANNELS


	)

85 
	#INJECTED_CHANNELS
 
ADC_INJECTED_CHANNELS


	)

86 
	#SYSCFG_FLAG_SENSOR_ADC
 
ADC_FLAG_SENSOR


	)

87 
	#SYSCFG_FLAG_VREF_ADC
 
ADC_FLAG_VREFINT


	)

88 
	#ADC_CLOCKPRESCALER_PCLK_DIV1
 
ADC_CLOCK_SYNC_PCLK_DIV1


	)

89 
	#ADC_CLOCKPRESCALER_PCLK_DIV2
 
ADC_CLOCK_SYNC_PCLK_DIV2


	)

90 
	#ADC_CLOCKPRESCALER_PCLK_DIV4
 
ADC_CLOCK_SYNC_PCLK_DIV4


	)

91 
	#ADC_CLOCKPRESCALER_PCLK_DIV6
 
ADC_CLOCK_SYNC_PCLK_DIV6


	)

92 
	#ADC_CLOCKPRESCALER_PCLK_DIV8
 
ADC_CLOCK_SYNC_PCLK_DIV8


	)

93 
	#ADC_EXTERNALTRIG0_T6_TRGO
 
ADC_EXTERNALTRIGCONV_T6_TRGO


	)

94 
	#ADC_EXTERNALTRIG1_T21_CC2
 
ADC_EXTERNALTRIGCONV_T21_CC2


	)

95 
	#ADC_EXTERNALTRIG2_T2_TRGO
 
ADC_EXTERNALTRIGCONV_T2_TRGO


	)

96 
	#ADC_EXTERNALTRIG3_T2_CC4
 
ADC_EXTERNALTRIGCONV_T2_CC4


	)

97 
	#ADC_EXTERNALTRIG4_T22_TRGO
 
ADC_EXTERNALTRIGCONV_T22_TRGO


	)

98 
	#ADC_EXTERNALTRIG7_EXT_IT11
 
ADC_EXTERNALTRIGCONV_EXT_IT11


	)

99 
	#ADC_CLOCK_ASYNC
 
ADC_CLOCK_ASYNC_DIV1


	)

100 
	#ADC_EXTERNALTRIG_EDGE_NONE
 
ADC_EXTERNALTRIGCONVEDGE_NONE


	)

101 
	#ADC_EXTERNALTRIG_EDGE_RISING
 
ADC_EXTERNALTRIGCONVEDGE_RISING


	)

102 
	#ADC_EXTERNALTRIG_EDGE_FALLING
 
ADC_EXTERNALTRIGCONVEDGE_FALLING


	)

103 
	#ADC_EXTERNALTRIG_EDGE_RISINGFALLING
 
ADC_EXTERNALTRIGCONVEDGE_RISINGFALLING


	)

104 
	#ADC_SAMPLETIME_2CYCLE_5
 
ADC_SAMPLETIME_2CYCLES_5


	)

106 
	#HAL_ADC_STATE_BUSY_REG
 
HAL_ADC_STATE_REG_BUSY


	)

107 
	#HAL_ADC_STATE_BUSY_INJ
 
HAL_ADC_STATE_INJ_BUSY


	)

108 
	#HAL_ADC_STATE_EOC_REG
 
HAL_ADC_STATE_REG_EOC


	)

109 
	#HAL_ADC_STATE_EOC_INJ
 
HAL_ADC_STATE_INJ_EOC


	)

110 
	#HAL_ADC_STATE_ERROR
 
HAL_ADC_STATE_ERROR_INTERNAL


	)

111 
	#HAL_ADC_STATE_BUSY
 
HAL_ADC_STATE_BUSY_INTERNAL


	)

112 
	#HAL_ADC_STATE_AWD
 
HAL_ADC_STATE_AWD1


	)

121 
	#__HAL_CEC_GET_IT
 
__HAL_CEC_GET_FLAG


	)

130 
	#COMP_WINDOWMODE_DISABLED
 
COMP_WINDOWMODE_DISABLE


	)

131 
	#COMP_WINDOWMODE_ENABLED
 
COMP_WINDOWMODE_ENABLE


	)

132 
	#COMP_EXTI_LINE_COMP1_EVENT
 
COMP_EXTI_LINE_COMP1


	)

133 
	#COMP_EXTI_LINE_COMP2_EVENT
 
COMP_EXTI_LINE_COMP2


	)

134 
	#COMP_EXTI_LINE_COMP3_EVENT
 
COMP_EXTI_LINE_COMP3


	)

135 
	#COMP_EXTI_LINE_COMP4_EVENT
 
COMP_EXTI_LINE_COMP4


	)

136 
	#COMP_EXTI_LINE_COMP5_EVENT
 
COMP_EXTI_LINE_COMP5


	)

137 
	#COMP_EXTI_LINE_COMP6_EVENT
 
COMP_EXTI_LINE_COMP6


	)

138 
	#COMP_EXTI_LINE_COMP7_EVENT
 
COMP_EXTI_LINE_COMP7


	)

139 #ià
defšed
(
STM32L0
)

140 
	#COMP_LPTIMCONNECTION_ENABLED
 ((
ušt32_t
)0x00000003Uè

	)

142 
	#COMP_OUTPUT_COMP6TIM2OCREFCLR
 
COMP_OUTPUT_COMP6_TIM2OCREFCLR


	)

143 #ià
defšed
(
STM32F373xC
è|| defšed(
STM32F378xx
)

144 
	#COMP_OUTPUT_TIM3IC1
 
COMP_OUTPUT_COMP1_TIM3IC1


	)

145 
	#COMP_OUTPUT_TIM3OCREFCLR
 
COMP_OUTPUT_COMP1_TIM3OCREFCLR


	)

148 #ià
defšed
(
STM32L0
è|| defšed(
STM32L4
)

149 
	#COMP_WINDOWMODE_ENABLE
 
COMP_WINDOWMODE_COMP1_INPUT_PLUS_COMMON


	)

151 
	#COMP_NONINVERTINGINPUT_IO1
 
COMP_INPUT_PLUS_IO1


	)

152 
	#COMP_NONINVERTINGINPUT_IO2
 
COMP_INPUT_PLUS_IO2


	)

153 
	#COMP_NONINVERTINGINPUT_IO3
 
COMP_INPUT_PLUS_IO3


	)

154 
	#COMP_NONINVERTINGINPUT_IO4
 
COMP_INPUT_PLUS_IO4


	)

155 
	#COMP_NONINVERTINGINPUT_IO5
 
COMP_INPUT_PLUS_IO5


	)

156 
	#COMP_NONINVERTINGINPUT_IO6
 
COMP_INPUT_PLUS_IO6


	)

158 
	#COMP_INVERTINGINPUT_1_4VREFINT
 
COMP_INPUT_MINUS_1_4VREFINT


	)

159 
	#COMP_INVERTINGINPUT_1_2VREFINT
 
COMP_INPUT_MINUS_1_2VREFINT


	)

160 
	#COMP_INVERTINGINPUT_3_4VREFINT
 
COMP_INPUT_MINUS_3_4VREFINT


	)

161 
	#COMP_INVERTINGINPUT_VREFINT
 
COMP_INPUT_MINUS_VREFINT


	)

162 
	#COMP_INVERTINGINPUT_DAC1_CH1
 
COMP_INPUT_MINUS_DAC1_CH1


	)

163 
	#COMP_INVERTINGINPUT_DAC1_CH2
 
COMP_INPUT_MINUS_DAC1_CH2


	)

164 
	#COMP_INVERTINGINPUT_DAC1
 
COMP_INPUT_MINUS_DAC1_CH1


	)

165 
	#COMP_INVERTINGINPUT_DAC2
 
COMP_INPUT_MINUS_DAC1_CH2


	)

166 
	#COMP_INVERTINGINPUT_IO1
 
COMP_INPUT_MINUS_IO1


	)

167 #ià
defšed
(
STM32L0
)

171 
	#COMP_INVERTINGINPUT_IO2
 
COMP_INPUT_MINUS_DAC1_CH2


	)

172 
	#COMP_INVERTINGINPUT_IO3
 
COMP_INPUT_MINUS_IO2


	)

174 
	#COMP_INVERTINGINPUT_IO2
 
COMP_INPUT_MINUS_IO2


	)

175 
	#COMP_INVERTINGINPUT_IO3
 
COMP_INPUT_MINUS_IO3


	)

177 
	#COMP_INVERTINGINPUT_IO4
 
COMP_INPUT_MINUS_IO4


	)

178 
	#COMP_INVERTINGINPUT_IO5
 
COMP_INPUT_MINUS_IO5


	)

180 
	#COMP_OUTPUTLEVEL_LOW
 
COMP_OUTPUT_LEVEL_LOW


	)

181 
	#COMP_OUTPUTLEVEL_HIGH
 
COMP_OUTPUT_LEVEL_HIGH


	)

185 #ià
defšed
(
COMP_CSR_LOCK
)

186 
	#COMP_FLAG_LOCK
 
COMP_CSR_LOCK


	)

187 #–ià
defšed
(
COMP_CSR_COMP1LOCK
)

188 
	#COMP_FLAG_LOCK
 
COMP_CSR_COMP1LOCK


	)

189 #–ià
defšed
(
COMP_CSR_COMPxLOCK
)

190 
	#COMP_FLAG_LOCK
 
COMP_CSR_COMPxLOCK


	)

193 #ià
defšed
(
STM32L4
)

194 
	#COMP_BLANKINGSRCE_TIM1OC5
 
COMP_BLANKINGSRC_TIM1_OC5_COMP1


	)

195 
	#COMP_BLANKINGSRCE_TIM2OC3
 
COMP_BLANKINGSRC_TIM2_OC3_COMP1


	)

196 
	#COMP_BLANKINGSRCE_TIM3OC3
 
COMP_BLANKINGSRC_TIM3_OC3_COMP1


	)

197 
	#COMP_BLANKINGSRCE_TIM3OC4
 
COMP_BLANKINGSRC_TIM3_OC4_COMP2


	)

198 
	#COMP_BLANKINGSRCE_TIM8OC5
 
COMP_BLANKINGSRC_TIM8_OC5_COMP2


	)

199 
	#COMP_BLANKINGSRCE_TIM15OC1
 
COMP_BLANKINGSRC_TIM15_OC1_COMP2


	)

200 
	#COMP_BLANKINGSRCE_NONE
 
COMP_BLANKINGSRC_NONE


	)

203 #ià
defšed
(
STM32L0
)

204 
	#COMP_MODE_HIGHSPEED
 
COMP_POWERMODE_MEDIUMSPEED


	)

205 
	#COMP_MODE_LOWSPEED
 
COMP_POWERMODE_ULTRALOWPOWER


	)

207 
	#COMP_MODE_HIGHSPEED
 
COMP_POWERMODE_HIGHSPEED


	)

208 
	#COMP_MODE_MEDIUMSPEED
 
COMP_POWERMODE_MEDIUMSPEED


	)

209 
	#COMP_MODE_LOWPOWER
 
COMP_POWERMODE_LOWPOWER


	)

210 
	#COMP_MODE_ULTRALOWPOWER
 
COMP_POWERMODE_ULTRALOWPOWER


	)

221 
	#__HAL_CORTEX_SYSTICKCLK_CONFIG
 
HAL_SYSTICK_CLKSourûCÚfig


	)

230 
	#CRC_OUTPUTDATA_INVERSION_DISABLED
 
CRC_OUTPUTDATA_INVERSION_DISABLE


	)

231 
	#CRC_OUTPUTDATA_INVERSION_ENABLED
 
CRC_OUTPUTDATA_INVERSION_ENABLE


	)

241 
	#DAC1_CHANNEL_1
 
DAC_CHANNEL_1


	)

242 
	#DAC1_CHANNEL_2
 
DAC_CHANNEL_2


	)

243 
	#DAC2_CHANNEL_1
 
DAC_CHANNEL_1


	)

244 
	#DAC_WAVE_NONE
 0x00000000U

	)

245 
	#DAC_WAVE_NOISE
 
DAC_CR_WAVE1_0


	)

246 
	#DAC_WAVE_TRIANGLE
 
DAC_CR_WAVE1_1


	)

247 
	#DAC_WAVEGENERATION_NONE
 
DAC_WAVE_NONE


	)

248 
	#DAC_WAVEGENERATION_NOISE
 
DAC_WAVE_NOISE


	)

249 
	#DAC_WAVEGENERATION_TRIANGLE
 
DAC_WAVE_TRIANGLE


	)

258 
	#HAL_REMAPDMA_ADC_DMA_CH2
 
DMA_REMAP_ADC_DMA_CH2


	)

259 
	#HAL_REMAPDMA_USART1_TX_DMA_CH4
 
DMA_REMAP_USART1_TX_DMA_CH4


	)

260 
	#HAL_REMAPDMA_USART1_RX_DMA_CH5
 
DMA_REMAP_USART1_RX_DMA_CH5


	)

261 
	#HAL_REMAPDMA_TIM16_DMA_CH4
 
DMA_REMAP_TIM16_DMA_CH4


	)

262 
	#HAL_REMAPDMA_TIM17_DMA_CH2
 
DMA_REMAP_TIM17_DMA_CH2


	)

263 
	#HAL_REMAPDMA_USART3_DMA_CH32
 
DMA_REMAP_USART3_DMA_CH32


	)

264 
	#HAL_REMAPDMA_TIM16_DMA_CH6
 
DMA_REMAP_TIM16_DMA_CH6


	)

265 
	#HAL_REMAPDMA_TIM17_DMA_CH7
 
DMA_REMAP_TIM17_DMA_CH7


	)

266 
	#HAL_REMAPDMA_SPI2_DMA_CH67
 
DMA_REMAP_SPI2_DMA_CH67


	)

267 
	#HAL_REMAPDMA_USART2_DMA_CH67
 
DMA_REMAP_USART2_DMA_CH67


	)

268 
	#HAL_REMAPDMA_I2C1_DMA_CH76
 
DMA_REMAP_I2C1_DMA_CH76


	)

269 
	#HAL_REMAPDMA_TIM1_DMA_CH6
 
DMA_REMAP_TIM1_DMA_CH6


	)

270 
	#HAL_REMAPDMA_TIM2_DMA_CH7
 
DMA_REMAP_TIM2_DMA_CH7


	)

271 
	#HAL_REMAPDMA_TIM3_DMA_CH6
 
DMA_REMAP_TIM3_DMA_CH6


	)

273 
	#IS_HAL_REMAPDMA
 
IS_DMA_REMAP


	)

274 
	#__HAL_REMAPDMA_CHANNEL_ENABLE
 
__HAL_DMA_REMAP_CHANNEL_ENABLE


	)

275 
	#__HAL_REMAPDMA_CHANNEL_DISABLE
 
__HAL_DMA_REMAP_CHANNEL_DISABLE


	)

287 
	#TYPEPROGRAM_BYTE
 
FLASH_TYPEPROGRAM_BYTE


	)

288 
	#TYPEPROGRAM_HALFWORD
 
FLASH_TYPEPROGRAM_HALFWORD


	)

289 
	#TYPEPROGRAM_WORD
 
FLASH_TYPEPROGRAM_WORD


	)

290 
	#TYPEPROGRAM_DOUBLEWORD
 
FLASH_TYPEPROGRAM_DOUBLEWORD


	)

291 
	#TYPEERASE_SECTORS
 
FLASH_TYPEERASE_SECTORS


	)

292 
	#TYPEERASE_PAGES
 
FLASH_TYPEERASE_PAGES


	)

293 
	#TYPEERASE_PAGEERASE
 
FLASH_TYPEERASE_PAGES


	)

294 
	#TYPEERASE_MASSERASE
 
FLASH_TYPEERASE_MASSERASE


	)

295 
	#WRPSTATE_DISABLE
 
OB_WRPSTATE_DISABLE


	)

296 
	#WRPSTATE_ENABLE
 
OB_WRPSTATE_ENABLE


	)

297 
	#HAL_FLASH_TIMEOUT_VALUE
 
FLASH_TIMEOUT_VALUE


	)

298 
	#OBEX_PCROP
 
OPTIONBYTE_PCROP


	)

299 
	#OBEX_BOOTCONFIG
 
OPTIONBYTE_BOOTCONFIG


	)

300 
	#PCROPSTATE_DISABLE
 
OB_PCROP_STATE_DISABLE


	)

301 
	#PCROPSTATE_ENABLE
 
OB_PCROP_STATE_ENABLE


	)

302 
	#TYPEERASEDATA_BYTE
 
FLASH_TYPEERASEDATA_BYTE


	)

303 
	#TYPEERASEDATA_HALFWORD
 
FLASH_TYPEERASEDATA_HALFWORD


	)

304 
	#TYPEERASEDATA_WORD
 
FLASH_TYPEERASEDATA_WORD


	)

305 
	#TYPEPROGRAMDATA_BYTE
 
FLASH_TYPEPROGRAMDATA_BYTE


	)

306 
	#TYPEPROGRAMDATA_HALFWORD
 
FLASH_TYPEPROGRAMDATA_HALFWORD


	)

307 
	#TYPEPROGRAMDATA_WORD
 
FLASH_TYPEPROGRAMDATA_WORD


	)

308 
	#TYPEPROGRAMDATA_FASTBYTE
 
FLASH_TYPEPROGRAMDATA_FASTBYTE


	)

309 
	#TYPEPROGRAMDATA_FASTHALFWORD
 
FLASH_TYPEPROGRAMDATA_FASTHALFWORD


	)

310 
	#TYPEPROGRAMDATA_FASTWORD
 
FLASH_TYPEPROGRAMDATA_FASTWORD


	)

311 
	#PAGESIZE
 
FLASH_PAGE_SIZE


	)

312 
	#TYPEPROGRAM_FASTBYTE
 
FLASH_TYPEPROGRAM_BYTE


	)

313 
	#TYPEPROGRAM_FASTHALFWORD
 
FLASH_TYPEPROGRAM_HALFWORD


	)

314 
	#TYPEPROGRAM_FASTWORD
 
FLASH_TYPEPROGRAM_WORD


	)

315 
	#VOLTAGE_RANGE_1
 
FLASH_VOLTAGE_RANGE_1


	)

316 
	#VOLTAGE_RANGE_2
 
FLASH_VOLTAGE_RANGE_2


	)

317 
	#VOLTAGE_RANGE_3
 
FLASH_VOLTAGE_RANGE_3


	)

318 
	#VOLTAGE_RANGE_4
 
FLASH_VOLTAGE_RANGE_4


	)

319 
	#TYPEPROGRAM_FAST
 
FLASH_TYPEPROGRAM_FAST


	)

320 
	#TYPEPROGRAM_FAST_AND_LAST
 
FLASH_TYPEPROGRAM_FAST_AND_LAST


	)

321 
	#WRPAREA_BANK1_AREAA
 
OB_WRPAREA_BANK1_AREAA


	)

322 
	#WRPAREA_BANK1_AREAB
 
OB_WRPAREA_BANK1_AREAB


	)

323 
	#WRPAREA_BANK2_AREAA
 
OB_WRPAREA_BANK2_AREAA


	)

324 
	#WRPAREA_BANK2_AREAB
 
OB_WRPAREA_BANK2_AREAB


	)

325 
	#IWDG_STDBY_FREEZE
 
OB_IWDG_STDBY_FREEZE


	)

326 
	#IWDG_STDBY_ACTIVE
 
OB_IWDG_STDBY_RUN


	)

327 
	#IWDG_STOP_FREEZE
 
OB_IWDG_STOP_FREEZE


	)

328 
	#IWDG_STOP_ACTIVE
 
OB_IWDG_STOP_RUN


	)

329 
	#FLASH_ERROR_NONE
 
HAL_FLASH_ERROR_NONE


	)

330 
	#FLASH_ERROR_RD
 
HAL_FLASH_ERROR_RD


	)

331 
	#FLASH_ERROR_PG
 
HAL_FLASH_ERROR_PROG


	)

332 
	#FLASH_ERROR_PGP
 
HAL_FLASH_ERROR_PGS


	)

333 
	#FLASH_ERROR_WRP
 
HAL_FLASH_ERROR_WRP


	)

334 
	#FLASH_ERROR_OPTV
 
HAL_FLASH_ERROR_OPTV


	)

335 
	#FLASH_ERROR_OPTVUSR
 
HAL_FLASH_ERROR_OPTVUSR


	)

336 
	#FLASH_ERROR_PROG
 
HAL_FLASH_ERROR_PROG


	)

337 
	#FLASH_ERROR_OP
 
HAL_FLASH_ERROR_OPERATION


	)

338 
	#FLASH_ERROR_PGA
 
HAL_FLASH_ERROR_PGA


	)

339 
	#FLASH_ERROR_SIZE
 
HAL_FLASH_ERROR_SIZE


	)

340 
	#FLASH_ERROR_SIZ
 
HAL_FLASH_ERROR_SIZE


	)

341 
	#FLASH_ERROR_PGS
 
HAL_FLASH_ERROR_PGS


	)

342 
	#FLASH_ERROR_MIS
 
HAL_FLASH_ERROR_MIS


	)

343 
	#FLASH_ERROR_FAST
 
HAL_FLASH_ERROR_FAST


	)

344 
	#FLASH_ERROR_FWWERR
 
HAL_FLASH_ERROR_FWWERR


	)

345 
	#FLASH_ERROR_NOTZERO
 
HAL_FLASH_ERROR_NOTZERO


	)

346 
	#FLASH_ERROR_OPERATION
 
HAL_FLASH_ERROR_OPERATION


	)

347 
	#FLASH_ERROR_ERS
 
HAL_FLASH_ERROR_ERS


	)

348 
	#OB_WDG_SW
 
OB_IWDG_SW


	)

349 
	#OB_WDG_HW
 
OB_IWDG_HW


	)

350 
	#OB_SDADC12_VDD_MONITOR_SET
 
OB_SDACD_VDD_MONITOR_SET


	)

351 
	#OB_SDADC12_VDD_MONITOR_RESET
 
OB_SDACD_VDD_MONITOR_RESET


	)

352 
	#OB_RAM_PARITY_CHECK_SET
 
OB_SRAM_PARITY_SET


	)

353 
	#OB_RAM_PARITY_CHECK_RESET
 
OB_SRAM_PARITY_RESET


	)

354 
	#IS_OB_SDADC12_VDD_MONITOR
 
IS_OB_SDACD_VDD_MONITOR


	)

355 
	#OB_RDP_LEVEL0
 
OB_RDP_LEVEL_0


	)

356 
	#OB_RDP_LEVEL1
 
OB_RDP_LEVEL_1


	)

357 
	#OB_RDP_LEVEL2
 
OB_RDP_LEVEL_2


	)

367 
	#HAL_SYSCFG_FASTMODEPLUS_I2C_PA9
 
I2C_FASTMODEPLUS_PA9


	)

368 
	#HAL_SYSCFG_FASTMODEPLUS_I2C_PA10
 
I2C_FASTMODEPLUS_PA10


	)

369 
	#HAL_SYSCFG_FASTMODEPLUS_I2C_PB6
 
I2C_FASTMODEPLUS_PB6


	)

370 
	#HAL_SYSCFG_FASTMODEPLUS_I2C_PB7
 
I2C_FASTMODEPLUS_PB7


	)

371 
	#HAL_SYSCFG_FASTMODEPLUS_I2C_PB8
 
I2C_FASTMODEPLUS_PB8


	)

372 
	#HAL_SYSCFG_FASTMODEPLUS_I2C_PB9
 
I2C_FASTMODEPLUS_PB9


	)

373 
	#HAL_SYSCFG_FASTMODEPLUS_I2C1
 
I2C_FASTMODEPLUS_I2C1


	)

374 
	#HAL_SYSCFG_FASTMODEPLUS_I2C2
 
I2C_FASTMODEPLUS_I2C2


	)

375 
	#HAL_SYSCFG_FASTMODEPLUS_I2C3
 
I2C_FASTMODEPLUS_I2C3


	)

384 #ià
defšed
(
STM32L4
è|| defšed(
STM32F7
è|| defšed(
STM32H7
è|| defšed(
STM32G4
)

385 
	#FMC_NAND_PCC_WAIT_FEATURE_DISABLE
 
FMC_NAND_WAIT_FEATURE_DISABLE


	)

386 
	#FMC_NAND_PCC_WAIT_FEATURE_ENABLE
 
FMC_NAND_WAIT_FEATURE_ENABLE


	)

387 
	#FMC_NAND_PCC_MEM_BUS_WIDTH_8
 
FMC_NAND_MEM_BUS_WIDTH_8


	)

388 
	#FMC_NAND_PCC_MEM_BUS_WIDTH_16
 
FMC_NAND_MEM_BUS_WIDTH_16


	)

390 
	#FMC_NAND_WAIT_FEATURE_DISABLE
 
FMC_NAND_PCC_WAIT_FEATURE_DISABLE


	)

391 
	#FMC_NAND_WAIT_FEATURE_ENABLE
 
FMC_NAND_PCC_WAIT_FEATURE_ENABLE


	)

392 
	#FMC_NAND_MEM_BUS_WIDTH_8
 
FMC_NAND_PCC_MEM_BUS_WIDTH_8


	)

393 
	#FMC_NAND_MEM_BUS_WIDTH_16
 
FMC_NAND_PCC_MEM_BUS_WIDTH_16


	)

403 
	#FSMC_NORSRAM_TYPEDEF
 
FSMC_NORSRAM_Ty³Def


	)

404 
	#FSMC_NORSRAM_EXTENDED_TYPEDEF
 
FSMC_NORSRAM_EXTENDED_Ty³Def


	)

412 
	#GET_GPIO_SOURCE
 
GPIO_GET_INDEX


	)

413 
	#GET_GPIO_INDEX
 
GPIO_GET_INDEX


	)

415 #ià
defšed
(
STM32F4
)

416 
	#GPIO_AF12_SDMMC
 
GPIO_AF12_SDIO


	)

417 
	#GPIO_AF12_SDMMC1
 
GPIO_AF12_SDIO


	)

420 #ià
defšed
(
STM32F7
)

421 
	#GPIO_AF12_SDIO
 
GPIO_AF12_SDMMC1


	)

422 
	#GPIO_AF12_SDMMC
 
GPIO_AF12_SDMMC1


	)

425 #ià
defšed
(
STM32L4
)

426 
	#GPIO_AF12_SDIO
 
GPIO_AF12_SDMMC1


	)

427 
	#GPIO_AF12_SDMMC
 
GPIO_AF12_SDMMC1


	)

430 
	#GPIO_AF0_LPTIM
 
GPIO_AF0_LPTIM1


	)

431 
	#GPIO_AF1_LPTIM
 
GPIO_AF1_LPTIM1


	)

432 
	#GPIO_AF2_LPTIM
 
GPIO_AF2_LPTIM1


	)

434 #ià
defšed
(
STM32L0
è|| defšed(
STM32L4
è|| defšed(
STM32F4
è|| defšed(
STM32F2
è|| defšed(
STM32F7
è|| defšed(
STM32G4
)

435 
	#GPIO_SPEED_LOW
 
GPIO_SPEED_FREQ_LOW


	)

436 
	#GPIO_SPEED_MEDIUM
 
GPIO_SPEED_FREQ_MEDIUM


	)

437 
	#GPIO_SPEED_FAST
 
GPIO_SPEED_FREQ_HIGH


	)

438 
	#GPIO_SPEED_HIGH
 
GPIO_SPEED_FREQ_VERY_HIGH


	)

441 #ià
defšed
(
STM32L1
)

442 
	#GPIO_SPEED_VERY_LOW
 
GPIO_SPEED_FREQ_LOW


	)

443 
	#GPIO_SPEED_LOW
 
GPIO_SPEED_FREQ_MEDIUM


	)

444 
	#GPIO_SPEED_MEDIUM
 
GPIO_SPEED_FREQ_HIGH


	)

445 
	#GPIO_SPEED_HIGH
 
GPIO_SPEED_FREQ_VERY_HIGH


	)

448 #ià
defšed
(
STM32F0
è|| defšed(
STM32F3
è|| defšed(
STM32F1
)

449 
	#GPIO_SPEED_LOW
 
GPIO_SPEED_FREQ_LOW


	)

450 
	#GPIO_SPEED_MEDIUM
 
GPIO_SPEED_FREQ_MEDIUM


	)

451 
	#GPIO_SPEED_HIGH
 
GPIO_SPEED_FREQ_HIGH


	)

454 
	#GPIO_AF6_DFSDM
 
GPIO_AF6_DFSDM1


	)

463 #ià
defšed
(
STM32H7
)

464 
	#__HAL_RCC_JPEG_CLK_ENABLE
 
__HAL_RCC_JPGDECEN_CLK_ENABLE


	)

465 
	#__HAL_RCC_JPEG_CLK_DISABLE
 
__HAL_RCC_JPGDECEN_CLK_DISABLE


	)

466 
	#__HAL_RCC_JPEG_FORCE_RESET
 
__HAL_RCC_JPGDECRST_FORCE_RESET


	)

467 
	#__HAL_RCC_JPEG_RELEASE_RESET
 
__HAL_RCC_JPGDECRST_RELEASE_RESET


	)

468 
	#__HAL_RCC_JPEG_CLK_SLEEP_ENABLE
 
__HAL_RCC_JPGDEC_CLK_SLEEP_ENABLE


	)

469 
	#__HAL_RCC_JPEG_CLK_SLEEP_DISABLE
 
__HAL_RCC_JPGDEC_CLK_SLEEP_DISABLE


	)

471 
	#DMA_REQUEST_DAC1
 
DMA_REQUEST_DAC1_CH1


	)

472 
	#DMA_REQUEST_DAC2
 
DMA_REQUEST_DAC1_CH2


	)

474 
	#BDMA_REQUEST_LP_UART1_RX
 
BDMA_REQUEST_LPUART1_RX


	)

475 
	#BDMA_REQUEST_LP_UART1_TX
 
BDMA_REQUEST_LPUART1_TX


	)

477 
	#HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH0_EVT
 
HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH0_EVT


	)

478 
	#HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH1_EVT
 
HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH1_EVT


	)

479 
	#HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH2_EVT
 
HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH2_EVT


	)

480 
	#HAL_DMAMUX1_REQUEST_GEN_LPTIM1_OUT
 
HAL_DMAMUX1_REQ_GEN_LPTIM1_OUT


	)

481 
	#HAL_DMAMUX1_REQUEST_GEN_LPTIM2_OUT
 
HAL_DMAMUX1_REQ_GEN_LPTIM2_OUT


	)

482 
	#HAL_DMAMUX1_REQUEST_GEN_LPTIM3_OUT
 
HAL_DMAMUX1_REQ_GEN_LPTIM3_OUT


	)

483 
	#HAL_DMAMUX1_REQUEST_GEN_EXTI0
 
HAL_DMAMUX1_REQ_GEN_EXTI0


	)

484 
	#HAL_DMAMUX1_REQUEST_GEN_TIM12_TRGO
 
HAL_DMAMUX1_REQ_GEN_TIM12_TRGO


	)

486 
	#HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH0_EVT
 
HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH0_EVT


	)

487 
	#HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH1_EVT
 
HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH1_EVT


	)

488 
	#HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH2_EVT
 
HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH2_EVT


	)

489 
	#HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH3_EVT
 
HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH3_EVT


	)

490 
	#HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH4_EVT
 
HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH4_EVT


	)

491 
	#HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH5_EVT
 
HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH5_EVT


	)

492 
	#HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH6_EVT
 
HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH6_EVT


	)

493 
	#HAL_DMAMUX2_REQUEST_GEN_LPUART1_RX_WKUP
 
HAL_DMAMUX2_REQ_GEN_LPUART1_RX_WKUP


	)

494 
	#HAL_DMAMUX2_REQUEST_GEN_LPUART1_TX_WKUP
 
HAL_DMAMUX2_REQ_GEN_LPUART1_TX_WKUP


	)

495 
	#HAL_DMAMUX2_REQUEST_GEN_LPTIM2_WKUP
 
HAL_DMAMUX2_REQ_GEN_LPTIM2_WKUP


	)

496 
	#HAL_DMAMUX2_REQUEST_GEN_LPTIM2_OUT
 
HAL_DMAMUX2_REQ_GEN_LPTIM2_OUT


	)

497 
	#HAL_DMAMUX2_REQUEST_GEN_LPTIM3_WKUP
 
HAL_DMAMUX2_REQ_GEN_LPTIM3_WKUP


	)

498 
	#HAL_DMAMUX2_REQUEST_GEN_LPTIM3_OUT
 
HAL_DMAMUX2_REQ_GEN_LPTIM3_OUT


	)

499 
	#HAL_DMAMUX2_REQUEST_GEN_LPTIM4_WKUP
 
HAL_DMAMUX2_REQ_GEN_LPTIM4_WKUP


	)

500 
	#HAL_DMAMUX2_REQUEST_GEN_LPTIM5_WKUP
 
HAL_DMAMUX2_REQ_GEN_LPTIM5_WKUP


	)

501 
	#HAL_DMAMUX2_REQUEST_GEN_I2C4_WKUP
 
HAL_DMAMUX2_REQ_GEN_I2C4_WKUP


	)

502 
	#HAL_DMAMUX2_REQUEST_GEN_SPI6_WKUP
 
HAL_DMAMUX2_REQ_GEN_SPI6_WKUP


	)

503 
	#HAL_DMAMUX2_REQUEST_GEN_COMP1_OUT
 
HAL_DMAMUX2_REQ_GEN_COMP1_OUT


	)

504 
	#HAL_DMAMUX2_REQUEST_GEN_COMP2_OUT
 
HAL_DMAMUX2_REQ_GEN_COMP2_OUT


	)

505 
	#HAL_DMAMUX2_REQUEST_GEN_RTC_WKUP
 
HAL_DMAMUX2_REQ_GEN_RTC_WKUP


	)

506 
	#HAL_DMAMUX2_REQUEST_GEN_EXTI0
 
HAL_DMAMUX2_REQ_GEN_EXTI0


	)

507 
	#HAL_DMAMUX2_REQUEST_GEN_EXTI2
 
HAL_DMAMUX2_REQ_GEN_EXTI2


	)

508 
	#HAL_DMAMUX2_REQUEST_GEN_I2C4_IT_EVT
 
HAL_DMAMUX2_REQ_GEN_I2C4_IT_EVT


	)

509 
	#HAL_DMAMUX2_REQUEST_GEN_SPI6_IT
 
HAL_DMAMUX2_REQ_GEN_SPI6_IT


	)

510 
	#HAL_DMAMUX2_REQUEST_GEN_LPUART1_TX_IT
 
HAL_DMAMUX2_REQ_GEN_LPUART1_TX_IT


	)

511 
	#HAL_DMAMUX2_REQUEST_GEN_LPUART1_RX_IT
 
HAL_DMAMUX2_REQ_GEN_LPUART1_RX_IT


	)

512 
	#HAL_DMAMUX2_REQUEST_GEN_ADC3_IT
 
HAL_DMAMUX2_REQ_GEN_ADC3_IT


	)

513 
	#HAL_DMAMUX2_REQUEST_GEN_ADC3_AWD1_OUT
 
HAL_DMAMUX2_REQ_GEN_ADC3_AWD1_OUT


	)

514 
	#HAL_DMAMUX2_REQUEST_GEN_BDMA_CH0_IT
 
HAL_DMAMUX2_REQ_GEN_BDMA_CH0_IT


	)

515 
	#HAL_DMAMUX2_REQUEST_GEN_BDMA_CH1_IT
 
HAL_DMAMUX2_REQ_GEN_BDMA_CH1_IT


	)

517 
	#HAL_DMAMUX_REQUEST_GEN_NO_EVENT
 
HAL_DMAMUX_REQ_GEN_NO_EVENT


	)

518 
	#HAL_DMAMUX_REQUEST_GEN_RISING
 
HAL_DMAMUX_REQ_GEN_RISING


	)

519 
	#HAL_DMAMUX_REQUEST_GEN_FALLING
 
HAL_DMAMUX_REQ_GEN_FALLING


	)

520 
	#HAL_DMAMUX_REQUEST_GEN_RISING_FALLING
 
HAL_DMAMUX_REQ_GEN_RISING_FALLING


	)

534 
	#HRTIM_TIMDELAYEDPROTECTION_DISABLED
 
HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DISABLED


	)

535 
	#HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT1_EEV68
 
HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT1_EEV6


	)

536 
	#HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT2_EEV68
 
HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT2_EEV6


	)

537 
	#HRTIM_TIMDELAYEDPROTECTION_DELAYEDBOTH_EEV68
 
HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDBOTH_EEV6


	)

538 
	#HRTIM_TIMDELAYEDPROTECTION_BALANCED_EEV68
 
HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV6


	)

539 
	#HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT1_DEEV79
 
HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT1_DEEV7


	)

540 
	#HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT2_DEEV79
 
HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT2_DEEV7


	)

541 
	#HRTIM_TIMDELAYEDPROTECTION_DELAYEDBOTH_EEV79
 
HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDBOTH_EEV7


	)

542 
	#HRTIM_TIMDELAYEDPROTECTION_BALANCED_EEV79
 
HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV7


	)

544 
	#__HAL_HRTIM_S‘CouÁ”
 
__HAL_HRTIM_SETCOUNTER


	)

545 
	#__HAL_HRTIM_G‘CouÁ”
 
__HAL_HRTIM_GETCOUNTER


	)

546 
	#__HAL_HRTIM_S‘P”iod
 
__HAL_HRTIM_SETPERIOD


	)

547 
	#__HAL_HRTIM_G‘P”iod
 
__HAL_HRTIM_GETPERIOD


	)

548 
	#__HAL_HRTIM_S‘ClockP»sÿËr
 
__HAL_HRTIM_SETCLOCKPRESCALER


	)

549 
	#__HAL_HRTIM_G‘ClockP»sÿËr
 
__HAL_HRTIM_GETCLOCKPRESCALER


	)

550 
	#__HAL_HRTIM_S‘Com·»
 
__HAL_HRTIM_SETCOMPARE


	)

551 
	#__HAL_HRTIM_G‘Com·»
 
__HAL_HRTIM_GETCOMPARE


	)

559 
	#I2C_DUALADDRESS_DISABLED
 
I2C_DUALADDRESS_DISABLE


	)

560 
	#I2C_DUALADDRESS_ENABLED
 
I2C_DUALADDRESS_ENABLE


	)

561 
	#I2C_GENERALCALL_DISABLED
 
I2C_GENERALCALL_DISABLE


	)

562 
	#I2C_GENERALCALL_ENABLED
 
I2C_GENERALCALL_ENABLE


	)

563 
	#I2C_NOSTRETCH_DISABLED
 
I2C_NOSTRETCH_DISABLE


	)

564 
	#I2C_NOSTRETCH_ENABLED
 
I2C_NOSTRETCH_ENABLE


	)

565 
	#I2C_ANALOGFILTER_ENABLED
 
I2C_ANALOGFILTER_ENABLE


	)

566 
	#I2C_ANALOGFILTER_DISABLED
 
I2C_ANALOGFILTER_DISABLE


	)

567 #ià
defšed
(
STM32F0
è|| defšed(
STM32F1
è|| defšed(
STM32F3
è|| defšed(
STM32G0
è|| defšed(
STM32L4
è|| defšed(
STM32L1
è|| defšed(
STM32F7
)

568 
	#HAL_I2C_STATE_MEM_BUSY_TX
 
HAL_I2C_STATE_BUSY_TX


	)

569 
	#HAL_I2C_STATE_MEM_BUSY_RX
 
HAL_I2C_STATE_BUSY_RX


	)

570 
	#HAL_I2C_STATE_MASTER_BUSY_TX
 
HAL_I2C_STATE_BUSY_TX


	)

571 
	#HAL_I2C_STATE_MASTER_BUSY_RX
 
HAL_I2C_STATE_BUSY_RX


	)

572 
	#HAL_I2C_STATE_SLAVE_BUSY_TX
 
HAL_I2C_STATE_BUSY_TX


	)

573 
	#HAL_I2C_STATE_SLAVE_BUSY_RX
 
HAL_I2C_STATE_BUSY_RX


	)

582 
	#IRDA_ONE_BIT_SAMPLE_DISABLED
 
IRDA_ONE_BIT_SAMPLE_DISABLE


	)

583 
	#IRDA_ONE_BIT_SAMPLE_ENABLED
 
IRDA_ONE_BIT_SAMPLE_ENABLE


	)

592 
	#KR_KEY_RELOAD
 
IWDG_KEY_RELOAD


	)

593 
	#KR_KEY_ENABLE
 
IWDG_KEY_ENABLE


	)

594 
	#KR_KEY_EWA
 
IWDG_KEY_WRITE_ACCESS_ENABLE


	)

595 
	#KR_KEY_DWA
 
IWDG_KEY_WRITE_ACCESS_DISABLE


	)

604 
	#LPTIM_CLOCKSAMPLETIME_DIRECTTRANSISTION
 
LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION


	)

605 
	#LPTIM_CLOCKSAMPLETIME_2TRANSISTIONS
 
LPTIM_CLOCKSAMPLETIME_2TRANSITIONS


	)

606 
	#LPTIM_CLOCKSAMPLETIME_4TRANSISTIONS
 
LPTIM_CLOCKSAMPLETIME_4TRANSITIONS


	)

607 
	#LPTIM_CLOCKSAMPLETIME_8TRANSISTIONS
 
LPTIM_CLOCKSAMPLETIME_8TRANSITIONS


	)

609 
	#LPTIM_CLOCKPOLARITY_RISINGEDGE
 
LPTIM_CLOCKPOLARITY_RISING


	)

610 
	#LPTIM_CLOCKPOLARITY_FALLINGEDGE
 
LPTIM_CLOCKPOLARITY_FALLING


	)

611 
	#LPTIM_CLOCKPOLARITY_BOTHEDGES
 
LPTIM_CLOCKPOLARITY_RISING_FALLING


	)

613 
	#LPTIM_TRIGSAMPLETIME_DIRECTTRANSISTION
 
LPTIM_TRIGSAMPLETIME_DIRECTTRANSITION


	)

614 
	#LPTIM_TRIGSAMPLETIME_2TRANSISTIONS
 
LPTIM_TRIGSAMPLETIME_2TRANSITIONS


	)

615 
	#LPTIM_TRIGSAMPLETIME_4TRANSISTIONS
 
LPTIM_TRIGSAMPLETIME_4TRANSITIONS


	)

616 
	#LPTIM_TRIGSAMPLETIME_8TRANSISTIONS
 
LPTIM_TRIGSAMPLETIME_8TRANSITIONS


	)

620 
	#LPTIM_TRIGSAMPLETIME_2TRANSITION
 
LPTIM_TRIGSAMPLETIME_2TRANSITIONS


	)

621 
	#LPTIM_TRIGSAMPLETIME_4TRANSITION
 
LPTIM_TRIGSAMPLETIME_4TRANSITIONS


	)

622 
	#LPTIM_TRIGSAMPLETIME_8TRANSITION
 
LPTIM_TRIGSAMPLETIME_8TRANSITIONS


	)

631 
	#HAL_NAND_R—d_Page
 
HAL_NAND_R—d_Page_8b


	)

632 
	#HAL_NAND_Wr™e_Page
 
HAL_NAND_Wr™e_Page_8b


	)

633 
	#HAL_NAND_R—d_S·»A»a
 
HAL_NAND_R—d_S·»A»a_8b


	)

634 
	#HAL_NAND_Wr™e_S·»A»a
 
HAL_NAND_Wr™e_S·»A»a_8b


	)

636 
	#NAND_Add»ssTy³def
 
NAND_Add»ssTy³Def


	)

638 
	#__ARRAY_ADDRESS
 
ARRAY_ADDRESS


	)

639 
	#__ADDR_1¡_CYCLE
 
ADDR_1ST_CYCLE


	)

640 
	#__ADDR_2nd_CYCLE
 
ADDR_2ND_CYCLE


	)

641 
	#__ADDR_3rd_CYCLE
 
ADDR_3RD_CYCLE


	)

642 
	#__ADDR_4th_CYCLE
 
ADDR_4TH_CYCLE


	)

650 
	#NOR_StusTy³def
 
HAL_NOR_StusTy³Def


	)

651 
	#NOR_SUCCESS
 
HAL_NOR_STATUS_SUCCESS


	)

652 
	#NOR_ONGOING
 
HAL_NOR_STATUS_ONGOING


	)

653 
	#NOR_ERROR
 
HAL_NOR_STATUS_ERROR


	)

654 
	#NOR_TIMEOUT
 
HAL_NOR_STATUS_TIMEOUT


	)

656 
	#__NOR_WRITE
 
NOR_WRITE


	)

657 
	#__NOR_ADDR_SHIFT
 
NOR_ADDR_SHIFT


	)

666 
	#OPAMP_NONINVERTINGINPUT_VP0
 
OPAMP_NONINVERTINGINPUT_IO0


	)

667 
	#OPAMP_NONINVERTINGINPUT_VP1
 
OPAMP_NONINVERTINGINPUT_IO1


	)

668 
	#OPAMP_NONINVERTINGINPUT_VP2
 
OPAMP_NONINVERTINGINPUT_IO2


	)

669 
	#OPAMP_NONINVERTINGINPUT_VP3
 
OPAMP_NONINVERTINGINPUT_IO3


	)

671 
	#OPAMP_SEC_NONINVERTINGINPUT_VP0
 
OPAMP_SEC_NONINVERTINGINPUT_IO0


	)

672 
	#OPAMP_SEC_NONINVERTINGINPUT_VP1
 
OPAMP_SEC_NONINVERTINGINPUT_IO1


	)

673 
	#OPAMP_SEC_NONINVERTINGINPUT_VP2
 
OPAMP_SEC_NONINVERTINGINPUT_IO2


	)

674 
	#OPAMP_SEC_NONINVERTINGINPUT_VP3
 
OPAMP_SEC_NONINVERTINGINPUT_IO3


	)

676 
	#OPAMP_INVERTINGINPUT_VM0
 
OPAMP_INVERTINGINPUT_IO0


	)

677 
	#OPAMP_INVERTINGINPUT_VM1
 
OPAMP_INVERTINGINPUT_IO1


	)

679 
	#IOPAMP_INVERTINGINPUT_VM0
 
OPAMP_INVERTINGINPUT_IO0


	)

680 
	#IOPAMP_INVERTINGINPUT_VM1
 
OPAMP_INVERTINGINPUT_IO1


	)

682 
	#OPAMP_SEC_INVERTINGINPUT_VM0
 
OPAMP_SEC_INVERTINGINPUT_IO0


	)

683 
	#OPAMP_SEC_INVERTINGINPUT_VM1
 
OPAMP_SEC_INVERTINGINPUT_IO1


	)

685 
	#OPAMP_INVERTINGINPUT_VINM
 
OPAMP_SEC_INVERTINGINPUT_IO1


	)

687 
	#OPAMP_PGACONNECT_NO
 
OPAMP_PGA_CONNECT_INVERTINGINPUT_NO


	)

688 
	#OPAMP_PGACONNECT_VM0
 
OPAMP_PGA_CONNECT_INVERTINGINPUT_IO0


	)

689 
	#OPAMP_PGACONNECT_VM1
 
OPAMP_PGA_CONNECT_INVERTINGINPUT_IO1


	)

698 
	#I2S_STANDARD_PHILLIPS
 
I2S_STANDARD_PHILIPS


	)

699 #ià
defšed
(
STM32F7
)

700 
	#I2S_CLOCK_SYSCLK
 
I2S_CLOCK_PLL


	)

711 
	#CF_DATA
 
ATA_DATA


	)

712 
	#CF_SECTOR_COUNT
 
ATA_SECTOR_COUNT


	)

713 
	#CF_SECTOR_NUMBER
 
ATA_SECTOR_NUMBER


	)

714 
	#CF_CYLINDER_LOW
 
ATA_CYLINDER_LOW


	)

715 
	#CF_CYLINDER_HIGH
 
ATA_CYLINDER_HIGH


	)

716 
	#CF_CARD_HEAD
 
ATA_CARD_HEAD


	)

717 
	#CF_STATUS_CMD
 
ATA_STATUS_CMD


	)

718 
	#CF_STATUS_CMD_ALTERNATE
 
ATA_STATUS_CMD_ALTERNATE


	)

719 
	#CF_COMMON_DATA_AREA
 
ATA_COMMON_DATA_AREA


	)

722 
	#CF_READ_SECTOR_CMD
 
ATA_READ_SECTOR_CMD


	)

723 
	#CF_WRITE_SECTOR_CMD
 
ATA_WRITE_SECTOR_CMD


	)

724 
	#CF_ERASE_SECTOR_CMD
 
ATA_ERASE_SECTOR_CMD


	)

725 
	#CF_IDENTIFY_CMD
 
ATA_IDENTIFY_CMD


	)

727 
	#PCCARD_StusTy³def
 
HAL_PCCARD_StusTy³Def


	)

728 
	#PCCARD_SUCCESS
 
HAL_PCCARD_STATUS_SUCCESS


	)

729 
	#PCCARD_ONGOING
 
HAL_PCCARD_STATUS_ONGOING


	)

730 
	#PCCARD_ERROR
 
HAL_PCCARD_STATUS_ERROR


	)

731 
	#PCCARD_TIMEOUT
 
HAL_PCCARD_STATUS_TIMEOUT


	)

740 
	#FORMAT_BIN
 
RTC_FORMAT_BIN


	)

741 
	#FORMAT_BCD
 
RTC_FORMAT_BCD


	)

743 
	#RTC_ALARMSUBSECONDMASK_NÚe
 
RTC_ALARMSUBSECONDMASK_NONE


	)

744 
	#RTC_TAMPERERASEBACKUP_DISABLED
 
RTC_TAMPER_ERASE_BACKUP_DISABLE


	)

745 
	#RTC_TAMPERMASK_FLAG_DISABLED
 
RTC_TAMPERMASK_FLAG_DISABLE


	)

746 
	#RTC_TAMPERMASK_FLAG_ENABLED
 
RTC_TAMPERMASK_FLAG_ENABLE


	)

748 
	#RTC_MASKTAMPERFLAG_DISABLED
 
RTC_TAMPERMASK_FLAG_DISABLE


	)

749 
	#RTC_MASKTAMPERFLAG_ENABLED
 
RTC_TAMPERMASK_FLAG_ENABLE


	)

750 
	#RTC_TAMPERERASEBACKUP_ENABLED
 
RTC_TAMPER_ERASE_BACKUP_ENABLE


	)

751 
	#RTC_TAMPER1_2_INTERRUPT
 
RTC_ALL_TAMPER_INTERRUPT


	)

752 
	#RTC_TAMPER1_2_3_INTERRUPT
 
RTC_ALL_TAMPER_INTERRUPT


	)

754 
	#RTC_TIMESTAMPPIN_PC13
 
RTC_TIMESTAMPPIN_DEFAULT


	)

755 
	#RTC_TIMESTAMPPIN_PA0
 
RTC_TIMESTAMPPIN_POS1


	)

756 
	#RTC_TIMESTAMPPIN_PI8
 
RTC_TIMESTAMPPIN_POS1


	)

757 
	#RTC_TIMESTAMPPIN_PC1
 
RTC_TIMESTAMPPIN_POS2


	)

759 
	#RTC_OUTPUT_REMAP_PC13
 
RTC_OUTPUT_REMAP_NONE


	)

760 
	#RTC_OUTPUT_REMAP_PB14
 
RTC_OUTPUT_REMAP_POS1


	)

761 
	#RTC_OUTPUT_REMAP_PB2
 
RTC_OUTPUT_REMAP_POS1


	)

763 
	#RTC_TAMPERPIN_PC13
 
RTC_TAMPERPIN_DEFAULT


	)

764 
	#RTC_TAMPERPIN_PA0
 
RTC_TAMPERPIN_POS1


	)

765 
	#RTC_TAMPERPIN_PI8
 
RTC_TAMPERPIN_POS1


	)

775 
	#SMARTCARD_NACK_ENABLED
 
SMARTCARD_NACK_ENABLE


	)

776 
	#SMARTCARD_NACK_DISABLED
 
SMARTCARD_NACK_DISABLE


	)

778 
	#SMARTCARD_ONEBIT_SAMPLING_DISABLED
 
SMARTCARD_ONE_BIT_SAMPLE_DISABLE


	)

779 
	#SMARTCARD_ONEBIT_SAMPLING_ENABLED
 
SMARTCARD_ONE_BIT_SAMPLE_ENABLE


	)

780 
	#SMARTCARD_ONEBIT_SAMPLING_DISABLE
 
SMARTCARD_ONE_BIT_SAMPLE_DISABLE


	)

781 
	#SMARTCARD_ONEBIT_SAMPLING_ENABLE
 
SMARTCARD_ONE_BIT_SAMPLE_ENABLE


	)

783 
	#SMARTCARD_TIMEOUT_DISABLED
 
SMARTCARD_TIMEOUT_DISABLE


	)

784 
	#SMARTCARD_TIMEOUT_ENABLED
 
SMARTCARD_TIMEOUT_ENABLE


	)

786 
	#SMARTCARD_LASTBIT_DISABLED
 
SMARTCARD_LASTBIT_DISABLE


	)

787 
	#SMARTCARD_LASTBIT_ENABLED
 
SMARTCARD_LASTBIT_ENABLE


	)

796 
	#SMBUS_DUALADDRESS_DISABLED
 
SMBUS_DUALADDRESS_DISABLE


	)

797 
	#SMBUS_DUALADDRESS_ENABLED
 
SMBUS_DUALADDRESS_ENABLE


	)

798 
	#SMBUS_GENERALCALL_DISABLED
 
SMBUS_GENERALCALL_DISABLE


	)

799 
	#SMBUS_GENERALCALL_ENABLED
 
SMBUS_GENERALCALL_ENABLE


	)

800 
	#SMBUS_NOSTRETCH_DISABLED
 
SMBUS_NOSTRETCH_DISABLE


	)

801 
	#SMBUS_NOSTRETCH_ENABLED
 
SMBUS_NOSTRETCH_ENABLE


	)

802 
	#SMBUS_ANALOGFILTER_ENABLED
 
SMBUS_ANALOGFILTER_ENABLE


	)

803 
	#SMBUS_ANALOGFILTER_DISABLED
 
SMBUS_ANALOGFILTER_DISABLE


	)

804 
	#SMBUS_PEC_DISABLED
 
SMBUS_PEC_DISABLE


	)

805 
	#SMBUS_PEC_ENABLED
 
SMBUS_PEC_ENABLE


	)

806 
	#HAL_SMBUS_STATE_SLAVE_LISTEN
 
HAL_SMBUS_STATE_LISTEN


	)

814 
	#SPI_TIMODE_DISABLED
 
SPI_TIMODE_DISABLE


	)

815 
	#SPI_TIMODE_ENABLED
 
SPI_TIMODE_ENABLE


	)

817 
	#SPI_CRCCALCULATION_DISABLED
 
SPI_CRCCALCULATION_DISABLE


	)

818 
	#SPI_CRCCALCULATION_ENABLED
 
SPI_CRCCALCULATION_ENABLE


	)

820 
	#SPI_NSS_PULSE_DISABLED
 
SPI_NSS_PULSE_DISABLE


	)

821 
	#SPI_NSS_PULSE_ENABLED
 
SPI_NSS_PULSE_ENABLE


	)

830 
	#CCER_CCxE_MASK
 
TIM_CCER_CCxE_MASK


	)

831 
	#CCER_CCxNE_MASK
 
TIM_CCER_CCxNE_MASK


	)

833 
	#TIM_DMABa£_CR1
 
TIM_DMABASE_CR1


	)

834 
	#TIM_DMABa£_CR2
 
TIM_DMABASE_CR2


	)

835 
	#TIM_DMABa£_SMCR
 
TIM_DMABASE_SMCR


	)

836 
	#TIM_DMABa£_DIER
 
TIM_DMABASE_DIER


	)

837 
	#TIM_DMABa£_SR
 
TIM_DMABASE_SR


	)

838 
	#TIM_DMABa£_EGR
 
TIM_DMABASE_EGR


	)

839 
	#TIM_DMABa£_CCMR1
 
TIM_DMABASE_CCMR1


	)

840 
	#TIM_DMABa£_CCMR2
 
TIM_DMABASE_CCMR2


	)

841 
	#TIM_DMABa£_CCER
 
TIM_DMABASE_CCER


	)

842 
	#TIM_DMABa£_CNT
 
TIM_DMABASE_CNT


	)

843 
	#TIM_DMABa£_PSC
 
TIM_DMABASE_PSC


	)

844 
	#TIM_DMABa£_ARR
 
TIM_DMABASE_ARR


	)

845 
	#TIM_DMABa£_RCR
 
TIM_DMABASE_RCR


	)

846 
	#TIM_DMABa£_CCR1
 
TIM_DMABASE_CCR1


	)

847 
	#TIM_DMABa£_CCR2
 
TIM_DMABASE_CCR2


	)

848 
	#TIM_DMABa£_CCR3
 
TIM_DMABASE_CCR3


	)

849 
	#TIM_DMABa£_CCR4
 
TIM_DMABASE_CCR4


	)

850 
	#TIM_DMABa£_BDTR
 
TIM_DMABASE_BDTR


	)

851 
	#TIM_DMABa£_DCR
 
TIM_DMABASE_DCR


	)

852 
	#TIM_DMABa£_DMAR
 
TIM_DMABASE_DMAR


	)

853 
	#TIM_DMABa£_OR1
 
TIM_DMABASE_OR1


	)

854 
	#TIM_DMABa£_CCMR3
 
TIM_DMABASE_CCMR3


	)

855 
	#TIM_DMABa£_CCR5
 
TIM_DMABASE_CCR5


	)

856 
	#TIM_DMABa£_CCR6
 
TIM_DMABASE_CCR6


	)

857 
	#TIM_DMABa£_OR2
 
TIM_DMABASE_OR2


	)

858 
	#TIM_DMABa£_OR3
 
TIM_DMABASE_OR3


	)

859 
	#TIM_DMABa£_OR
 
TIM_DMABASE_OR


	)

861 
	#TIM_Ev’tSourû_Upd©e
 
TIM_EVENTSOURCE_UPDATE


	)

862 
	#TIM_Ev’tSourû_CC1
 
TIM_EVENTSOURCE_CC1


	)

863 
	#TIM_Ev’tSourû_CC2
 
TIM_EVENTSOURCE_CC2


	)

864 
	#TIM_Ev’tSourû_CC3
 
TIM_EVENTSOURCE_CC3


	)

865 
	#TIM_Ev’tSourû_CC4
 
TIM_EVENTSOURCE_CC4


	)

866 
	#TIM_Ev’tSourû_COM
 
TIM_EVENTSOURCE_COM


	)

867 
	#TIM_Ev’tSourû_Trigg”
 
TIM_EVENTSOURCE_TRIGGER


	)

868 
	#TIM_Ev’tSourû_B»ak
 
TIM_EVENTSOURCE_BREAK


	)

869 
	#TIM_Ev’tSourû_B»ak2
 
TIM_EVENTSOURCE_BREAK2


	)

871 
	#TIM_DMABur¡L’gth_1T¿nsãr
 
TIM_DMABURSTLENGTH_1TRANSFER


	)

872 
	#TIM_DMABur¡L’gth_2T¿nsãrs
 
TIM_DMABURSTLENGTH_2TRANSFERS


	)

873 
	#TIM_DMABur¡L’gth_3T¿nsãrs
 
TIM_DMABURSTLENGTH_3TRANSFERS


	)

874 
	#TIM_DMABur¡L’gth_4T¿nsãrs
 
TIM_DMABURSTLENGTH_4TRANSFERS


	)

875 
	#TIM_DMABur¡L’gth_5T¿nsãrs
 
TIM_DMABURSTLENGTH_5TRANSFERS


	)

876 
	#TIM_DMABur¡L’gth_6T¿nsãrs
 
TIM_DMABURSTLENGTH_6TRANSFERS


	)

877 
	#TIM_DMABur¡L’gth_7T¿nsãrs
 
TIM_DMABURSTLENGTH_7TRANSFERS


	)

878 
	#TIM_DMABur¡L’gth_8T¿nsãrs
 
TIM_DMABURSTLENGTH_8TRANSFERS


	)

879 
	#TIM_DMABur¡L’gth_9T¿nsãrs
 
TIM_DMABURSTLENGTH_9TRANSFERS


	)

880 
	#TIM_DMABur¡L’gth_10T¿nsãrs
 
TIM_DMABURSTLENGTH_10TRANSFERS


	)

881 
	#TIM_DMABur¡L’gth_11T¿nsãrs
 
TIM_DMABURSTLENGTH_11TRANSFERS


	)

882 
	#TIM_DMABur¡L’gth_12T¿nsãrs
 
TIM_DMABURSTLENGTH_12TRANSFERS


	)

883 
	#TIM_DMABur¡L’gth_13T¿nsãrs
 
TIM_DMABURSTLENGTH_13TRANSFERS


	)

884 
	#TIM_DMABur¡L’gth_14T¿nsãrs
 
TIM_DMABURSTLENGTH_14TRANSFERS


	)

885 
	#TIM_DMABur¡L’gth_15T¿nsãrs
 
TIM_DMABURSTLENGTH_15TRANSFERS


	)

886 
	#TIM_DMABur¡L’gth_16T¿nsãrs
 
TIM_DMABURSTLENGTH_16TRANSFERS


	)

887 
	#TIM_DMABur¡L’gth_17T¿nsãrs
 
TIM_DMABURSTLENGTH_17TRANSFERS


	)

888 
	#TIM_DMABur¡L’gth_18T¿nsãrs
 
TIM_DMABURSTLENGTH_18TRANSFERS


	)

897 
	#TSC_SYNC_POL_FALL
 
TSC_SYNC_POLARITY_FALLING


	)

898 
	#TSC_SYNC_POL_RISE_HIGH
 
TSC_SYNC_POLARITY_RISING


	)

906 
	#UART_ONEBIT_SAMPLING_DISABLED
 
UART_ONE_BIT_SAMPLE_DISABLE


	)

907 
	#UART_ONEBIT_SAMPLING_ENABLED
 
UART_ONE_BIT_SAMPLE_ENABLE


	)

908 
	#UART_ONE_BIT_SAMPLE_DISABLED
 
UART_ONE_BIT_SAMPLE_DISABLE


	)

909 
	#UART_ONE_BIT_SAMPLE_ENABLED
 
UART_ONE_BIT_SAMPLE_ENABLE


	)

911 
	#__HAL_UART_ONEBIT_ENABLE
 
__HAL_UART_ONE_BIT_SAMPLE_ENABLE


	)

912 
	#__HAL_UART_ONEBIT_DISABLE
 
__HAL_UART_ONE_BIT_SAMPLE_DISABLE


	)

914 
	#__DIV_SAMPLING16
 
UART_DIV_SAMPLING16


	)

915 
	#__DIVMANT_SAMPLING16
 
UART_DIVMANT_SAMPLING16


	)

916 
	#__DIVFRAQ_SAMPLING16
 
UART_DIVFRAQ_SAMPLING16


	)

917 
	#__UART_BRR_SAMPLING16
 
UART_BRR_SAMPLING16


	)

919 
	#__DIV_SAMPLING8
 
UART_DIV_SAMPLING8


	)

920 
	#__DIVMANT_SAMPLING8
 
UART_DIVMANT_SAMPLING8


	)

921 
	#__DIVFRAQ_SAMPLING8
 
UART_DIVFRAQ_SAMPLING8


	)

922 
	#__UART_BRR_SAMPLING8
 
UART_BRR_SAMPLING8


	)

924 
	#__DIV_LPUART
 
UART_DIV_LPUART


	)

926 
	#UART_WAKEUPMETHODE_IDLELINE
 
UART_WAKEUPMETHOD_IDLELINE


	)

927 
	#UART_WAKEUPMETHODE_ADDRESSMARK
 
UART_WAKEUPMETHOD_ADDRESSMARK


	)

938 
	#USART_CLOCK_DISABLED
 
USART_CLOCK_DISABLE


	)

939 
	#USART_CLOCK_ENABLED
 
USART_CLOCK_ENABLE


	)

941 
	#USARTNACK_ENABLED
 
USART_NACK_ENABLE


	)

942 
	#USARTNACK_DISABLED
 
USART_NACK_DISABLE


	)

950 
	#CFR_BASE
 
WWDG_CFR_BASE


	)

959 
	#CAN_Fž‹rFIFO0
 
CAN_FILTER_FIFO0


	)

960 
	#CAN_Fž‹rFIFO1
 
CAN_FILTER_FIFO1


	)

961 
	#CAN_IT_RQCP0
 
CAN_IT_TME


	)

962 
	#CAN_IT_RQCP1
 
CAN_IT_TME


	)

963 
	#CAN_IT_RQCP2
 
CAN_IT_TME


	)

964 
	#INAK_TIMEOUT
 
CAN_TIMEOUT_VALUE


	)

965 
	#SLAK_TIMEOUT
 
CAN_TIMEOUT_VALUE


	)

966 
	#CAN_TXSTATUS_FAILED
 ((
ušt8_t
)0x00U)

	)

967 
	#CAN_TXSTATUS_OK
 ((
ušt8_t
)0x01U)

	)

968 
	#CAN_TXSTATUS_PENDING
 ((
ušt8_t
)0x02U)

	)

978 
	#VLAN_TAG
 
ETH_VLAN_TAG


	)

979 
	#MIN_ETH_PAYLOAD
 
ETH_MIN_ETH_PAYLOAD


	)

980 
	#MAX_ETH_PAYLOAD
 
ETH_MAX_ETH_PAYLOAD


	)

981 
	#JUMBO_FRAME_PAYLOAD
 
ETH_JUMBO_FRAME_PAYLOAD


	)

982 
	#MACMIIAR_CR_MASK
 
ETH_MACMIIAR_CR_MASK


	)

983 
	#MACCR_CLEAR_MASK
 
ETH_MACCR_CLEAR_MASK


	)

984 
	#MACFCR_CLEAR_MASK
 
ETH_MACFCR_CLEAR_MASK


	)

985 
	#DMAOMR_CLEAR_MASK
 
ETH_DMAOMR_CLEAR_MASK


	)

987 
	#ETH_MMCCR
 0x00000100U

	)

988 
	#ETH_MMCRIR
 0x00000104U

	)

989 
	#ETH_MMCTIR
 0x00000108U

	)

990 
	#ETH_MMCRIMR
 0x0000010CU

	)

991 
	#ETH_MMCTIMR
 0x00000110U

	)

992 
	#ETH_MMCTGFSCCR
 0x0000014CU

	)

993 
	#ETH_MMCTGFMSCCR
 0x00000150U

	)

994 
	#ETH_MMCTGFCR
 0x00000168U

	)

995 
	#ETH_MMCRFCECR
 0x00000194U

	)

996 
	#ETH_MMCRFAECR
 0x00000198U

	)

997 
	#ETH_MMCRGUFCR
 0x000001C4U

	)

999 
	#ETH_MAC_TXFIFO_FULL
 0x02000000U

	)

1000 
	#ETH_MAC_TXFIFONOT_EMPTY
 0x01000000U

	)

1001 
	#ETH_MAC_TXFIFO_WRITE_ACTIVE
 0x00400000U

	)

1002 
	#ETH_MAC_TXFIFO_IDLE
 0x00000000U

	)

1003 
	#ETH_MAC_TXFIFO_READ
 0x00100000U

	)

1004 
	#ETH_MAC_TXFIFO_WAITING
 0x00200000U

	)

1005 
	#ETH_MAC_TXFIFO_WRITING
 0x00300000U

	)

1006 
	#ETH_MAC_TRANSMISSION_PAUSE
 0x00080000U

	)

1007 
	#ETH_MAC_TRANSMITFRAMECONTROLLER_IDLE
 0x00000000U

	)

1008 
	#ETH_MAC_TRANSMITFRAMECONTROLLER_WAITING
 0x00020000U

	)

1009 
	#ETH_MAC_TRANSMITFRAMECONTROLLER_GENRATING_PCF
 0x00040000U

	)

1010 
	#ETH_MAC_TRANSMITFRAMECONTROLLER_TRANSFERRING
 0x00060000U

	)

1011 
	#ETH_MAC_MII_TRANSMIT_ACTIVE
 0x00010000U

	)

1012 
	#ETH_MAC_RXFIFO_EMPTY
 0x00000000U

	)

1013 
	#ETH_MAC_RXFIFO_BELOW_THRESHOLD
 0x00000100U

	)

1014 
	#ETH_MAC_RXFIFO_ABOVE_THRESHOLD
 0x00000200U

	)

1015 
	#ETH_MAC_RXFIFO_FULL
 0x00000300U

	)

1016 #ià
defšed
(
STM32F1
)

1018 
	#ETH_MAC_READCONTROLLER_IDLE
 0x00000000U

	)

1019 
	#ETH_MAC_READCONTROLLER_READING_DATA
 0x00000020U

	)

1020 
	#ETH_MAC_READCONTROLLER_READING_STATUS
 0x00000040U

	)

1022 
	#ETH_MAC_READCONTROLLER_FLUSHING
 0x00000060U

	)

1023 
	#ETH_MAC_RXFIFO_WRITE_ACTIVE
 0x00000010U

	)

1024 
	#ETH_MAC_SMALL_FIFO_NOTACTIVE
 0x00000000U

	)

1025 
	#ETH_MAC_SMALL_FIFO_READ_ACTIVE
 0x00000002U

	)

1026 
	#ETH_MAC_SMALL_FIFO_WRITE_ACTIVE
 0x00000004U

	)

1027 
	#ETH_MAC_SMALL_FIFO_RW_ACTIVE
 0x00000006U

	)

1028 
	#ETH_MAC_MII_RECEIVE_PROTOCOL_ACTIVE
 0x00000001U

	)

1037 
	#HAL_DCMI_ERROR_OVF
 
HAL_DCMI_ERROR_OVR


	)

1038 
	#DCMI_IT_OVF
 
DCMI_IT_OVR


	)

1039 
	#DCMI_FLAG_OVFRI
 
DCMI_FLAG_OVRRI


	)

1040 
	#DCMI_FLAG_OVFMI
 
DCMI_FLAG_OVRMI


	)

1042 
	#HAL_DCMI_CÚfigCROP
 
HAL_DCMI_CÚfigCrÝ


	)

1043 
	#HAL_DCMI_EÇbËCROP
 
HAL_DCMI_EÇbËCrÝ


	)

1044 
	#HAL_DCMI_Di§bËCROP
 
HAL_DCMI_Di§bËCrÝ


	)

1050 #ià
defšed
(
STM32L4
è|| defšed(
STM32F7
è|| defšed(
STM32F427xx
è|| defšed(
STM32F437xx
) ||\

1051 
defšed
(
STM32F429xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

1055 
	#DMA2D_ARGB8888
 
DMA2D_OUTPUT_ARGB8888


	)

1056 
	#DMA2D_RGB888
 
DMA2D_OUTPUT_RGB888


	)

1057 
	#DMA2D_RGB565
 
DMA2D_OUTPUT_RGB565


	)

1058 
	#DMA2D_ARGB1555
 
DMA2D_OUTPUT_ARGB1555


	)

1059 
	#DMA2D_ARGB4444
 
DMA2D_OUTPUT_ARGB4444


	)

1061 
	#CM_ARGB8888
 
DMA2D_INPUT_ARGB8888


	)

1062 
	#CM_RGB888
 
DMA2D_INPUT_RGB888


	)

1063 
	#CM_RGB565
 
DMA2D_INPUT_RGB565


	)

1064 
	#CM_ARGB1555
 
DMA2D_INPUT_ARGB1555


	)

1065 
	#CM_ARGB4444
 
DMA2D_INPUT_ARGB4444


	)

1066 
	#CM_L8
 
DMA2D_INPUT_L8


	)

1067 
	#CM_AL44
 
DMA2D_INPUT_AL44


	)

1068 
	#CM_AL88
 
DMA2D_INPUT_AL88


	)

1069 
	#CM_L4
 
DMA2D_INPUT_L4


	)

1070 
	#CM_A8
 
DMA2D_INPUT_A8


	)

1071 
	#CM_A4
 
DMA2D_INPUT_A4


	)

1090 
	#HAL_CRYP_ComputiÚC¶tC®lback
 
HAL_CRYPEx_ComputiÚC¶tC®lback


	)

1098 
	#HAL_HASH_STATETy³Def
 
HAL_HASH_S‹Ty³Def


	)

1099 
	#HAL_HASHPha£Ty³Def
 
HAL_HASH_Pha£Ty³Def


	)

1100 
	#HAL_HMAC_MD5_Fšish
 
HAL_HASH_MD5_Fšish


	)

1101 
	#HAL_HMAC_SHA1_Fšish
 
HAL_HASH_SHA1_Fšish


	)

1102 
	#HAL_HMAC_SHA224_Fšish
 
HAL_HASH_SHA224_Fšish


	)

1103 
	#HAL_HMAC_SHA256_Fšish
 
HAL_HASH_SHA256_Fšish


	)

1107 
	#HASH_AlgoS–eùiÚ_SHA1
 
HASH_ALGOSELECTION_SHA1


	)

1108 
	#HASH_AlgoS–eùiÚ_SHA224
 
HASH_ALGOSELECTION_SHA224


	)

1109 
	#HASH_AlgoS–eùiÚ_SHA256
 
HASH_ALGOSELECTION_SHA256


	)

1110 
	#HASH_AlgoS–eùiÚ_MD5
 
HASH_ALGOSELECTION_MD5


	)

1112 
	#HASH_AlgoMode_HASH
 
HASH_ALGOMODE_HASH


	)

1113 
	#HASH_AlgoMode_HMAC
 
HASH_ALGOMODE_HMAC


	)

1115 
	#HASH_HMACKeyTy³_ShÜtKey
 
HASH_HMAC_KEYTYPE_SHORTKEY


	)

1116 
	#HASH_HMACKeyTy³_LÚgKey
 
HASH_HMAC_KEYTYPE_LONGKEY


	)

1124 
	#HAL_EÇbËDBGSË•Mode
 
HAL_DBGMCU_EÇbËDBGSË•Mode


	)

1125 
	#HAL_Di§bËDBGSË•Mode
 
HAL_DBGMCU_Di§bËDBGSË•Mode


	)

1126 
	#HAL_EÇbËDBGStÝMode
 
HAL_DBGMCU_EÇbËDBGStÝMode


	)

1127 
	#HAL_Di§bËDBGStÝMode
 
HAL_DBGMCU_Di§bËDBGStÝMode


	)

1128 
	#HAL_EÇbËDBGSndbyMode
 
HAL_DBGMCU_EÇbËDBGSndbyMode


	)

1129 
	#HAL_Di§bËDBGSndbyMode
 
HAL_DBGMCU_Di§bËDBGSndbyMode


	)

1130 
	#HAL_DBG_LowPow”CÚfig
(
P”h
, 
cmd
è(((cmd)==
ENABLE
)? 
	`HAL_DBGMCU_DBG_EÇbËLowPow”CÚfig
(P”hè: 
	`HAL_DBGMCU_DBG_Di§bËLowPow”CÚfig
(P”h))

	)

1131 
	#HAL_VREFINT_OuutS–eù
 
HAL_SYSCFG_VREFINT_OuutS–eù


	)

1132 
	#HAL_Lock_Cmd
(
cmd
è(((cmd)==
ENABLE
è? 
	`HAL_SYSCFG_EÇbË_Lock_VREFINT
(è: 
	`HAL_SYSCFG_Di§bË_Lock_VREFINT
())

	)

1133 #ià
defšed
(
STM32L0
)

1135 
	#HAL_VREFINT_Cmd
(
cmd
è(((cmd)==
ENABLE
)? 
	`HAL_SYSCFG_EÇbËVREFINT
(è: 
	`HAL_SYSCFG_Di§bËVREFINT
())

	)

1137 
	#HAL_ADC_EÇbËBufãr_Cmd
(
cmd
è(((cmd)==
ENABLE
è? 
	`HAL_ADCEx_EÇbËVREFINT
(è: 
	`HAL_ADCEx_Di§bËVREFINT
())

	)

1138 
	#HAL_ADC_EÇbËBufãrS’sÜ_Cmd
(
cmd
è(((cmd)==
ENABLE
è? 
	`HAL_ADCEx_EÇbËVREFINTTempS’sÜ
(è: 
	`HAL_ADCEx_Di§bËVREFINTTempS’sÜ
())

	)

1146 
	#FLASH_H®fPageProg¿m
 
HAL_FLASHEx_H®fPageProg¿m


	)

1147 
	#FLASH_EÇbËRunPow”Down
 
HAL_FLASHEx_EÇbËRunPow”Down


	)

1148 
	#FLASH_Di§bËRunPow”Down
 
HAL_FLASHEx_Di§bËRunPow”Down


	)

1149 
	#HAL_DATA_EEPROMEx_UÆock
 
HAL_FLASHEx_DATAEEPROM_UÆock


	)

1150 
	#HAL_DATA_EEPROMEx_Lock
 
HAL_FLASHEx_DATAEEPROM_Lock


	)

1151 
	#HAL_DATA_EEPROMEx_E¿£
 
HAL_FLASHEx_DATAEEPROM_E¿£


	)

1152 
	#HAL_DATA_EEPROMEx_Prog¿m
 
HAL_FLASHEx_DATAEEPROM_Prog¿m


	)

1161 
	#HAL_I2CEx_AÇlogFž‹r_CÚfig
 
HAL_I2CEx_CÚfigAÇlogFž‹r


	)

1162 
	#HAL_I2CEx_Dig™®Fž‹r_CÚfig
 
HAL_I2CEx_CÚfigDig™®Fž‹r


	)

1163 
	#HAL_FMPI2CEx_AÇlogFž‹r_CÚfig
 
HAL_FMPI2CEx_CÚfigAÇlogFž‹r


	)

1164 
	#HAL_FMPI2CEx_Dig™®Fž‹r_CÚfig
 
HAL_FMPI2CEx_CÚfigDig™®Fž‹r


	)

1166 
	#HAL_I2CFa¡ModePlusCÚfig
(
SYSCFG_I2CFa¡ModePlus
, 
cmd
è(((cmd)==
ENABLE
)? 
	`HAL_I2CEx_EÇbËFa¡ModePlus
(SYSCFG_I2CFa¡ModePlus): 
	`HAL_I2CEx_Di§bËFa¡ModePlus
(SYSCFG_I2CFa¡ModePlus))

	)

1174 
	#HAL_PWR_PVDCÚfig
 
HAL_PWR_CÚfigPVD


	)

1175 
	#HAL_PWR_Di§bËBkUpReg
 
HAL_PWREx_Di§bËBkUpReg


	)

1176 
	#HAL_PWR_Di§bËFÏshPow”Down
 
HAL_PWREx_Di§bËFÏshPow”Down


	)

1177 
	#HAL_PWR_Di§bËVddio2MÚ™Ü
 
HAL_PWREx_Di§bËVddio2MÚ™Ü


	)

1178 
	#HAL_PWR_EÇbËBkUpReg
 
HAL_PWREx_EÇbËBkUpReg


	)

1179 
	#HAL_PWR_EÇbËFÏshPow”Down
 
HAL_PWREx_EÇbËFÏshPow”Down


	)

1180 
	#HAL_PWR_EÇbËVddio2MÚ™Ü
 
HAL_PWREx_EÇbËVddio2MÚ™Ü


	)

1181 
	#HAL_PWR_PVD_PVM_IRQHªdËr
 
HAL_PWREx_PVD_PVM_IRQHªdËr


	)

1182 
	#HAL_PWR_PVDLev–CÚfig
 
HAL_PWR_CÚfigPVD


	)

1183 
	#HAL_PWR_Vddio2MÚ™Ü_IRQHªdËr
 
HAL_PWREx_Vddio2MÚ™Ü_IRQHªdËr


	)

1184 
	#HAL_PWR_Vddio2MÚ™ÜC®lback
 
HAL_PWREx_Vddio2MÚ™ÜC®lback


	)

1185 
	#HAL_PWREx_Aùiv©eOv”Drive
 
HAL_PWREx_EÇbËOv”Drive


	)

1186 
	#HAL_PWREx_D—ùiv©eOv”Drive
 
HAL_PWREx_Di§bËOv”Drive


	)

1187 
	#HAL_PWREx_Di§bËSDADCAÇlog
 
HAL_PWREx_Di§bËSDADC


	)

1188 
	#HAL_PWREx_EÇbËSDADCAÇlog
 
HAL_PWREx_EÇbËSDADC


	)

1189 
	#HAL_PWREx_PVMCÚfig
 
HAL_PWREx_CÚfigPVM


	)

1191 
	#PWR_MODE_NORMAL
 
PWR_PVD_MODE_NORMAL


	)

1192 
	#PWR_MODE_IT_RISING
 
PWR_PVD_MODE_IT_RISING


	)

1193 
	#PWR_MODE_IT_FALLING
 
PWR_PVD_MODE_IT_FALLING


	)

1194 
	#PWR_MODE_IT_RISING_FALLING
 
PWR_PVD_MODE_IT_RISING_FALLING


	)

1195 
	#PWR_MODE_EVENT_RISING
 
PWR_PVD_MODE_EVENT_RISING


	)

1196 
	#PWR_MODE_EVENT_FALLING
 
PWR_PVD_MODE_EVENT_FALLING


	)

1197 
	#PWR_MODE_EVENT_RISING_FALLING
 
PWR_PVD_MODE_EVENT_RISING_FALLING


	)

1199 
	#CR_OFFSET_BB
 
PWR_CR_OFFSET_BB


	)

1200 
	#CSR_OFFSET_BB
 
PWR_CSR_OFFSET_BB


	)

1201 
	#PMODE_BIT_NUMBER
 
VOS_BIT_NUMBER


	)

1202 
	#CR_PMODE_BB
 
CR_VOS_BB


	)

1204 
	#DBP_B™Numb”
 
DBP_BIT_NUMBER


	)

1205 
	#PVDE_B™Numb”
 
PVDE_BIT_NUMBER


	)

1206 
	#PMODE_B™Numb”
 
PMODE_BIT_NUMBER


	)

1207 
	#EWUP_B™Numb”
 
EWUP_BIT_NUMBER


	)

1208 
	#FPDS_B™Numb”
 
FPDS_BIT_NUMBER


	)

1209 
	#ODEN_B™Numb”
 
ODEN_BIT_NUMBER


	)

1210 
	#ODSWEN_B™Numb”
 
ODSWEN_BIT_NUMBER


	)

1211 
	#MRLVDS_B™Numb”
 
MRLVDS_BIT_NUMBER


	)

1212 
	#LPLVDS_B™Numb”
 
LPLVDS_BIT_NUMBER


	)

1213 
	#BRE_B™Numb”
 
BRE_BIT_NUMBER


	)

1215 
	#PWR_MODE_EVT
 
PWR_PVD_MODE_NORMAL


	)

1224 
	#HAL_SMBUS_SÏve_Li¡’_IT
 
HAL_SMBUS_EÇbËLi¡’_IT


	)

1225 
	#HAL_SMBUS_SÏveAddrC®lback
 
HAL_SMBUS_AddrC®lback


	)

1226 
	#HAL_SMBUS_SÏveLi¡’C¶tC®lback
 
HAL_SMBUS_Li¡’C¶tC®lback


	)

1234 
	#HAL_SPI_FlushRxFifo
 
HAL_SPIEx_FlushRxFifo


	)

1242 
	#HAL_TIM_DMAD–ayPul£C¶t
 
TIM_DMAD–ayPul£C¶t


	)

1243 
	#HAL_TIM_DMAE¼Ü
 
TIM_DMAE¼Ü


	)

1244 
	#HAL_TIM_DMAC­tu»C¶t
 
TIM_DMAC­tu»C¶t


	)

1245 
	#HAL_TIMEx_DMACommutiÚC¶t
 
TIMEx_DMACommutiÚC¶t


	)

1253 
	#HAL_UART_WakeupC®lback
 
HAL_UARTEx_WakeupC®lback


	)

1261 
	#HAL_LTDC_LšeEv’C®lback
 
HAL_LTDC_LšeEv’tC®lback


	)

1262 
	#HAL_LTDC_R–aod
 
HAL_LTDC_R–ßd


	)

1263 
	#HAL_LTDC_SŒuùIn™FromVideoCÚfig
 
HAL_LTDCEx_SŒuùIn™FromVideoCÚfig


	)

1264 
	#HAL_LTDC_SŒuùIn™FromAd­‹dCommªdCÚfig
 
HAL_LTDCEx_SŒuùIn™FromAd­‹dCommªdCÚfig


	)

1283 
	#AES_IT_CC
 
CRYP_IT_CC


	)

1284 
	#AES_IT_ERR
 
CRYP_IT_ERR


	)

1285 
	#AES_FLAG_CCF
 
CRYP_FLAG_CCF


	)

1293 
	#__HAL_GET_BOOT_MODE
 
__HAL_SYSCFG_GET_BOOT_MODE


	)

1294 
	#__HAL_REMAPMEMORY_FLASH
 
__HAL_SYSCFG_REMAPMEMORY_FLASH


	)

1295 
	#__HAL_REMAPMEMORY_SYSTEMFLASH
 
__HAL_SYSCFG_REMAPMEMORY_SYSTEMFLASH


	)

1296 
	#__HAL_REMAPMEMORY_SRAM
 
__HAL_SYSCFG_REMAPMEMORY_SRAM


	)

1297 
	#__HAL_REMAPMEMORY_FMC
 
__HAL_SYSCFG_REMAPMEMORY_FMC


	)

1298 
	#__HAL_REMAPMEMORY_FMC_SDRAM
 
__HAL_SYSCFG_REMAPMEMORY_FMC_SDRAM


	)

1299 
	#__HAL_REMAPMEMORY_FSMC
 
__HAL_SYSCFG_REMAPMEMORY_FSMC


	)

1300 
	#__HAL_REMAPMEMORY_QUADSPI
 
__HAL_SYSCFG_REMAPMEMORY_QUADSPI


	)

1301 
	#__HAL_FMC_BANK
 
__HAL_SYSCFG_FMC_BANK


	)

1302 
	#__HAL_GET_FLAG
 
__HAL_SYSCFG_GET_FLAG


	)

1303 
	#__HAL_CLEAR_FLAG
 
__HAL_SYSCFG_CLEAR_FLAG


	)

1304 
	#__HAL_VREFINT_OUT_ENABLE
 
__HAL_SYSCFG_VREFINT_OUT_ENABLE


	)

1305 
	#__HAL_VREFINT_OUT_DISABLE
 
__HAL_SYSCFG_VREFINT_OUT_DISABLE


	)

1306 
	#__HAL_SYSCFG_SRAM2_WRP_ENABLE
 
__HAL_SYSCFG_SRAM2_WRP_0_31_ENABLE


	)

1308 
	#SYSCFG_FLAG_VREF_READY
 
SYSCFG_FLAG_VREFINT_READY


	)

1309 
	#SYSCFG_FLAG_RC48
 
RCC_FLAG_HSI48


	)

1310 
	#IS_SYSCFG_FASTMODEPLUS_CONFIG
 
IS_I2C_FASTMODEPLUS


	)

1311 
	#UFB_MODE_B™Numb”
 
UFB_MODE_BIT_NUMBER


	)

1312 
	#CMP_PD_B™Numb”
 
CMP_PD_BIT_NUMBER


	)

1322 
	#__ADC_ENABLE
 
__HAL_ADC_ENABLE


	)

1323 
	#__ADC_DISABLE
 
__HAL_ADC_DISABLE


	)

1324 
	#__HAL_ADC_ENABLING_CONDITIONS
 
ADC_ENABLING_CONDITIONS


	)

1325 
	#__HAL_ADC_DISABLING_CONDITIONS
 
ADC_DISABLING_CONDITIONS


	)

1326 
	#__HAL_ADC_IS_ENABLED
 
ADC_IS_ENABLE


	)

1327 
	#__ADC_IS_ENABLED
 
ADC_IS_ENABLE


	)

1328 
	#__HAL_ADC_IS_SOFTWARE_START_REGULAR
 
ADC_IS_SOFTWARE_START_REGULAR


	)

1329 
	#__HAL_ADC_IS_SOFTWARE_START_INJECTED
 
ADC_IS_SOFTWARE_START_INJECTED


	)

1330 
	#__HAL_ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED
 
ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED


	)

1331 
	#__HAL_ADC_IS_CONVERSION_ONGOING_REGULAR
 
ADC_IS_CONVERSION_ONGOING_REGULAR


	)

1332 
	#__HAL_ADC_IS_CONVERSION_ONGOING_INJECTED
 
ADC_IS_CONVERSION_ONGOING_INJECTED


	)

1333 
	#__HAL_ADC_IS_CONVERSION_ONGOING
 
ADC_IS_CONVERSION_ONGOING


	)

1334 
	#__HAL_ADC_CLEAR_ERRORCODE
 
ADC_CLEAR_ERRORCODE


	)

1336 
	#__HAL_ADC_GET_RESOLUTION
 
ADC_GET_RESOLUTION


	)

1337 
	#__HAL_ADC_JSQR_RK
 
ADC_JSQR_RK


	)

1338 
	#__HAL_ADC_CFGR_AWD1CH
 
ADC_CFGR_AWD1CH_SHIFT


	)

1339 
	#__HAL_ADC_CFGR_AWD23CR
 
ADC_CFGR_AWD23CR


	)

1340 
	#__HAL_ADC_CFGR_INJECT_AUTO_CONVERSION
 
ADC_CFGR_INJECT_AUTO_CONVERSION


	)

1341 
	#__HAL_ADC_CFGR_INJECT_CONTEXT_QUEUE
 
ADC_CFGR_INJECT_CONTEXT_QUEUE


	)

1342 
	#__HAL_ADC_CFGR_INJECT_DISCCONTINUOUS
 
ADC_CFGR_INJECT_DISCCONTINUOUS


	)

1343 
	#__HAL_ADC_CFGR_REG_DISCCONTINUOUS
 
ADC_CFGR_REG_DISCCONTINUOUS


	)

1344 
	#__HAL_ADC_CFGR_DISCONTINUOUS_NUM
 
ADC_CFGR_DISCONTINUOUS_NUM


	)

1345 
	#__HAL_ADC_CFGR_AUTOWAIT
 
ADC_CFGR_AUTOWAIT


	)

1346 
	#__HAL_ADC_CFGR_CONTINUOUS
 
ADC_CFGR_CONTINUOUS


	)

1347 
	#__HAL_ADC_CFGR_OVERRUN
 
ADC_CFGR_OVERRUN


	)

1348 
	#__HAL_ADC_CFGR_DMACONTREQ
 
ADC_CFGR_DMACONTREQ


	)

1349 
	#__HAL_ADC_CFGR_EXTSEL
 
ADC_CFGR_EXTSEL_SET


	)

1350 
	#__HAL_ADC_JSQR_JEXTSEL
 
ADC_JSQR_JEXTSEL_SET


	)

1351 
	#__HAL_ADC_OFR_CHANNEL
 
ADC_OFR_CHANNEL


	)

1352 
	#__HAL_ADC_DIFSEL_CHANNEL
 
ADC_DIFSEL_CHANNEL


	)

1353 
	#__HAL_ADC_CALFACT_DIFF_SET
 
ADC_CALFACT_DIFF_SET


	)

1354 
	#__HAL_ADC_CALFACT_DIFF_GET
 
ADC_CALFACT_DIFF_GET


	)

1355 
	#__HAL_ADC_TRX_HIGHTHRESHOLD
 
ADC_TRX_HIGHTHRESHOLD


	)

1357 
	#__HAL_ADC_OFFSET_SHIFT_RESOLUTION
 
ADC_OFFSET_SHIFT_RESOLUTION


	)

1358 
	#__HAL_ADC_AWD1THRESHOLD_SHIFT_RESOLUTION
 
ADC_AWD1THRESHOLD_SHIFT_RESOLUTION


	)

1359 
	#__HAL_ADC_AWD23THRESHOLD_SHIFT_RESOLUTION
 
ADC_AWD23THRESHOLD_SHIFT_RESOLUTION


	)

1360 
	#__HAL_ADC_COMMON_REGISTER
 
ADC_COMMON_REGISTER


	)

1361 
	#__HAL_ADC_COMMON_CCR_MULTI
 
ADC_COMMON_CCR_MULTI


	)

1362 
	#__HAL_ADC_MULTIMODE_IS_ENABLED
 
ADC_MULTIMODE_IS_ENABLE


	)

1363 
	#__ADC_MULTIMODE_IS_ENABLED
 
ADC_MULTIMODE_IS_ENABLE


	)

1364 
	#__HAL_ADC_NONMULTIMODE_OR_MULTIMODEMASTER
 
ADC_NONMULTIMODE_OR_MULTIMODEMASTER


	)

1365 
	#__HAL_ADC_COMMON_ADC_OTHER
 
ADC_COMMON_ADC_OTHER


	)

1366 
	#__HAL_ADC_MULTI_SLAVE
 
ADC_MULTI_SLAVE


	)

1368 
	#__HAL_ADC_SQR1_L
 
ADC_SQR1_L_SHIFT


	)

1369 
	#__HAL_ADC_JSQR_JL
 
ADC_JSQR_JL_SHIFT


	)

1370 
	#__HAL_ADC_JSQR_RK_JL
 
ADC_JSQR_RK_JL


	)

1371 
	#__HAL_ADC_CR1_DISCONTINUOUS_NUM
 
ADC_CR1_DISCONTINUOUS_NUM


	)

1372 
	#__HAL_ADC_CR1_SCAN
 
ADC_CR1_SCAN_SET


	)

1373 
	#__HAL_ADC_CONVCYCLES_MAX_RANGE
 
ADC_CONVCYCLES_MAX_RANGE


	)

1374 
	#__HAL_ADC_CLOCK_PRESCALER_RANGE
 
ADC_CLOCK_PRESCALER_RANGE


	)

1375 
	#__HAL_ADC_GET_CLOCK_PRESCALER
 
ADC_GET_CLOCK_PRESCALER


	)

1377 
	#__HAL_ADC_SQR1
 
ADC_SQR1


	)

1378 
	#__HAL_ADC_SMPR1
 
ADC_SMPR1


	)

1379 
	#__HAL_ADC_SMPR2
 
ADC_SMPR2


	)

1380 
	#__HAL_ADC_SQR3_RK
 
ADC_SQR3_RK


	)

1381 
	#__HAL_ADC_SQR2_RK
 
ADC_SQR2_RK


	)

1382 
	#__HAL_ADC_SQR1_RK
 
ADC_SQR1_RK


	)

1383 
	#__HAL_ADC_CR2_CONTINUOUS
 
ADC_CR2_CONTINUOUS


	)

1384 
	#__HAL_ADC_CR1_DISCONTINUOUS
 
ADC_CR1_DISCONTINUOUS


	)

1385 
	#__HAL_ADC_CR1_SCANCONV
 
ADC_CR1_SCANCONV


	)

1386 
	#__HAL_ADC_CR2_EOCS–eùiÚ
 
ADC_CR2_EOCS–eùiÚ


	)

1387 
	#__HAL_ADC_CR2_DMACÚtReq
 
ADC_CR2_DMACÚtReq


	)

1388 
	#__HAL_ADC_JSQR
 
ADC_JSQR


	)

1390 
	#__HAL_ADC_CHSELR_CHANNEL
 
ADC_CHSELR_CHANNEL


	)

1391 
	#__HAL_ADC_CFGR1_REG_DISCCONTINUOUS
 
ADC_CFGR1_REG_DISCCONTINUOUS


	)

1392 
	#__HAL_ADC_CFGR1_AUTOOFF
 
ADC_CFGR1_AUTOOFF


	)

1393 
	#__HAL_ADC_CFGR1_AUTOWAIT
 
ADC_CFGR1_AUTOWAIT


	)

1394 
	#__HAL_ADC_CFGR1_CONTINUOUS
 
ADC_CFGR1_CONTINUOUS


	)

1395 
	#__HAL_ADC_CFGR1_OVERRUN
 
ADC_CFGR1_OVERRUN


	)

1396 
	#__HAL_ADC_CFGR1_SCANDIR
 
ADC_CFGR1_SCANDIR


	)

1397 
	#__HAL_ADC_CFGR1_DMACONTREQ
 
ADC_CFGR1_DMACONTREQ


	)

1406 
	#__HAL_DHR12R1_ALIGNEMENT
 
DAC_DHR12R1_ALIGNMENT


	)

1407 
	#__HAL_DHR12R2_ALIGNEMENT
 
DAC_DHR12R2_ALIGNMENT


	)

1408 
	#__HAL_DHR12RD_ALIGNEMENT
 
DAC_DHR12RD_ALIGNMENT


	)

1409 
	#IS_DAC_GENERATE_WAVE
 
IS_DAC_WAVE


	)

1418 
	#__HAL_FREEZE_TIM1_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM1


	)

1419 
	#__HAL_UNFREEZE_TIM1_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM1


	)

1420 
	#__HAL_FREEZE_TIM2_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM2


	)

1421 
	#__HAL_UNFREEZE_TIM2_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM2


	)

1422 
	#__HAL_FREEZE_TIM3_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM3


	)

1423 
	#__HAL_UNFREEZE_TIM3_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM3


	)

1424 
	#__HAL_FREEZE_TIM4_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM4


	)

1425 
	#__HAL_UNFREEZE_TIM4_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM4


	)

1426 
	#__HAL_FREEZE_TIM5_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM5


	)

1427 
	#__HAL_UNFREEZE_TIM5_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM5


	)

1428 
	#__HAL_FREEZE_TIM6_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM6


	)

1429 
	#__HAL_UNFREEZE_TIM6_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM6


	)

1430 
	#__HAL_FREEZE_TIM7_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM7


	)

1431 
	#__HAL_UNFREEZE_TIM7_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM7


	)

1432 
	#__HAL_FREEZE_TIM8_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM8


	)

1433 
	#__HAL_UNFREEZE_TIM8_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM8


	)

1435 
	#__HAL_FREEZE_TIM9_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM9


	)

1436 
	#__HAL_UNFREEZE_TIM9_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM9


	)

1437 
	#__HAL_FREEZE_TIM10_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM10


	)

1438 
	#__HAL_UNFREEZE_TIM10_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM10


	)

1439 
	#__HAL_FREEZE_TIM11_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM11


	)

1440 
	#__HAL_UNFREEZE_TIM11_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM11


	)

1441 
	#__HAL_FREEZE_TIM12_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM12


	)

1442 
	#__HAL_UNFREEZE_TIM12_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM12


	)

1443 
	#__HAL_FREEZE_TIM13_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM13


	)

1444 
	#__HAL_UNFREEZE_TIM13_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM13


	)

1445 
	#__HAL_FREEZE_TIM14_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM14


	)

1446 
	#__HAL_UNFREEZE_TIM14_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM14


	)

1447 
	#__HAL_FREEZE_CAN2_DBGMCU
 
__HAL_DBGMCU_FREEZE_CAN2


	)

1448 
	#__HAL_UNFREEZE_CAN2_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_CAN2


	)

1451 
	#__HAL_FREEZE_TIM15_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM15


	)

1452 
	#__HAL_UNFREEZE_TIM15_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM15


	)

1453 
	#__HAL_FREEZE_TIM16_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM16


	)

1454 
	#__HAL_UNFREEZE_TIM16_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM16


	)

1455 
	#__HAL_FREEZE_TIM17_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM17


	)

1456 
	#__HAL_UNFREEZE_TIM17_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM17


	)

1457 
	#__HAL_FREEZE_RTC_DBGMCU
 
__HAL_DBGMCU_FREEZE_RTC


	)

1458 
	#__HAL_UNFREEZE_RTC_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_RTC


	)

1459 
	#__HAL_FREEZE_WWDG_DBGMCU
 
__HAL_DBGMCU_FREEZE_WWDG


	)

1460 
	#__HAL_UNFREEZE_WWDG_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_WWDG


	)

1461 
	#__HAL_FREEZE_IWDG_DBGMCU
 
__HAL_DBGMCU_FREEZE_IWDG


	)

1462 
	#__HAL_UNFREEZE_IWDG_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_IWDG


	)

1463 
	#__HAL_FREEZE_I2C1_TIMEOUT_DBGMCU
 
__HAL_DBGMCU_FREEZE_I2C1_TIMEOUT


	)

1464 
	#__HAL_UNFREEZE_I2C1_TIMEOUT_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_I2C1_TIMEOUT


	)

1465 
	#__HAL_FREEZE_I2C2_TIMEOUT_DBGMCU
 
__HAL_DBGMCU_FREEZE_I2C2_TIMEOUT


	)

1466 
	#__HAL_UNFREEZE_I2C2_TIMEOUT_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_I2C2_TIMEOUT


	)

1467 
	#__HAL_FREEZE_I2C3_TIMEOUT_DBGMCU
 
__HAL_DBGMCU_FREEZE_I2C3_TIMEOUT


	)

1468 
	#__HAL_UNFREEZE_I2C3_TIMEOUT_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_I2C3_TIMEOUT


	)

1469 
	#__HAL_FREEZE_CAN1_DBGMCU
 
__HAL_DBGMCU_FREEZE_CAN1


	)

1470 
	#__HAL_UNFREEZE_CAN1_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_CAN1


	)

1471 
	#__HAL_FREEZE_LPTIM1_DBGMCU
 
__HAL_DBGMCU_FREEZE_LPTIM1


	)

1472 
	#__HAL_UNFREEZE_LPTIM1_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_LPTIM1


	)

1473 
	#__HAL_FREEZE_LPTIM2_DBGMCU
 
__HAL_DBGMCU_FREEZE_LPTIM2


	)

1474 
	#__HAL_UNFREEZE_LPTIM2_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_LPTIM2


	)

1483 #ià
defšed
(
STM32F3
)

1484 
	#COMP_START
 
__HAL_COMP_ENABLE


	)

1485 
	#COMP_STOP
 
__HAL_COMP_DISABLE


	)

1486 
	#COMP_LOCK
 
__HAL_COMP_LOCK


	)

1488 #ià
defšed
(
STM32F301x8
è|| defšed(
STM32F302x8
è|| defšed(
STM32F318xx
è|| defšed(
STM32F303x8
è|| defšed(
STM32F334x8
è|| defšed(
STM32F328xx
)

1489 
	#__HAL_COMP_EXTI_RISING_IT_ENABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE
(è: \

	)

1490 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_ENABLE_RISING_EDGE
() : \

1491 
__HAL_COMP_COMP6_EXTI_ENABLE_RISING_EDGE
())

1492 
	#__HAL_COMP_EXTI_RISING_IT_DISABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE
(è: \

	)

1493 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_DISABLE_RISING_EDGE
() : \

1494 
__HAL_COMP_COMP6_EXTI_DISABLE_RISING_EDGE
())

1495 
	#__HAL_COMP_EXTI_FALLING_IT_ENABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE
(è: \

	)

1496 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_ENABLE_FALLING_EDGE
() : \

1497 
__HAL_COMP_COMP6_EXTI_ENABLE_FALLING_EDGE
())

1498 
	#__HAL_COMP_EXTI_FALLING_IT_DISABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE
(è: \

	)

1499 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_DISABLE_FALLING_EDGE
() : \

1500 
__HAL_COMP_COMP6_EXTI_DISABLE_FALLING_EDGE
())

1501 
	#__HAL_COMP_EXTI_ENABLE_IT
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_ENABLE_IT
(è: \

	)

1502 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_ENABLE_IT
() : \

1503 
__HAL_COMP_COMP6_EXTI_ENABLE_IT
())

1504 
	#__HAL_COMP_EXTI_DISABLE_IT
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_DISABLE_IT
(è: \

	)

1505 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_DISABLE_IT
() : \

1506 
__HAL_COMP_COMP6_EXTI_DISABLE_IT
())

1507 
	#__HAL_COMP_EXTI_GET_FLAG
(
__FLAG__
è(((__FLAG__è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_GET_FLAG
(è: \

	)

1508 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_GET_FLAG
() : \

1509 
__HAL_COMP_COMP6_EXTI_GET_FLAG
())

1510 
	#__HAL_COMP_EXTI_CLEAR_FLAG
(
__FLAG__
è(((__FLAG__è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_CLEAR_FLAG
(è: \

	)

1511 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_CLEAR_FLAG
() : \

1512 
__HAL_COMP_COMP6_EXTI_CLEAR_FLAG
())

1514 #ià
defšed
(
STM32F302xE
è|| defšed(
STM32F302xC
)

1515 
	#__HAL_COMP_EXTI_RISING_IT_ENABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE
(è: \

	)

1516 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP2
è? 
__HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE
() : \

1517 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_ENABLE_RISING_EDGE
() : \

1518 
__HAL_COMP_COMP6_EXTI_ENABLE_RISING_EDGE
())

1519 
	#__HAL_COMP_EXTI_RISING_IT_DISABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE
(è: \

	)

1520 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP2
è? 
__HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE
() : \

1521 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_DISABLE_RISING_EDGE
() : \

1522 
__HAL_COMP_COMP6_EXTI_DISABLE_RISING_EDGE
())

1523 
	#__HAL_COMP_EXTI_FALLING_IT_ENABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE
(è: \

	)

1524 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP2
è? 
__HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE
() : \

1525 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_ENABLE_FALLING_EDGE
() : \

1526 
__HAL_COMP_COMP6_EXTI_ENABLE_FALLING_EDGE
())

1527 
	#__HAL_COMP_EXTI_FALLING_IT_DISABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE
(è: \

	)

1528 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP2
è? 
__HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE
() : \

1529 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_DISABLE_FALLING_EDGE
() : \

1530 
__HAL_COMP_COMP6_EXTI_DISABLE_FALLING_EDGE
())

1531 
	#__HAL_COMP_EXTI_ENABLE_IT
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_ENABLE_IT
(è: \

	)

1532 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP2
è? 
__HAL_COMP_COMP2_EXTI_ENABLE_IT
() : \

1533 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_ENABLE_IT
() : \

1534 
__HAL_COMP_COMP6_EXTI_ENABLE_IT
())

1535 
	#__HAL_COMP_EXTI_DISABLE_IT
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_DISABLE_IT
(è: \

	)

1536 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP2
è? 
__HAL_COMP_COMP2_EXTI_DISABLE_IT
() : \

1537 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_DISABLE_IT
() : \

1538 
__HAL_COMP_COMP6_EXTI_DISABLE_IT
())

1539 
	#__HAL_COMP_EXTI_GET_FLAG
(
__FLAG__
è(((__FLAG__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_GET_FLAG
(è: \

	)

1540 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP2
è? 
__HAL_COMP_COMP2_EXTI_GET_FLAG
() : \

1541 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_GET_FLAG
() : \

1542 
__HAL_COMP_COMP6_EXTI_GET_FLAG
())

1543 
	#__HAL_COMP_EXTI_CLEAR_FLAG
(
__FLAG__
è(((__FLAG__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_CLEAR_FLAG
(è: \

	)

1544 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP2
è? 
__HAL_COMP_COMP2_EXTI_CLEAR_FLAG
() : \

1545 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_CLEAR_FLAG
() : \

1546 
__HAL_COMP_COMP6_EXTI_CLEAR_FLAG
())

1548 #ià
defšed
(
STM32F303xE
è|| defšed(
STM32F398xx
è|| defšed(
STM32F303xC
è|| defšed(
STM32F358xx
)

1549 
	#__HAL_COMP_EXTI_RISING_IT_ENABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE
(è: \

	)

1550 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP2
è? 
__HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE
() : \

1551 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP3
è? 
__HAL_COMP_COMP3_EXTI_ENABLE_RISING_EDGE
() : \

1552 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_ENABLE_RISING_EDGE
() : \

1553 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP5
è? 
__HAL_COMP_COMP5_EXTI_ENABLE_RISING_EDGE
() : \

1554 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP6
è? 
__HAL_COMP_COMP6_EXTI_ENABLE_RISING_EDGE
() : \

1555 
__HAL_COMP_COMP7_EXTI_ENABLE_RISING_EDGE
())

1556 
	#__HAL_COMP_EXTI_RISING_IT_DISABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE
(è: \

	)

1557 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP2
è? 
__HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE
() : \

1558 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP3
è? 
__HAL_COMP_COMP3_EXTI_DISABLE_RISING_EDGE
() : \

1559 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_DISABLE_RISING_EDGE
() : \

1560 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP5
è? 
__HAL_COMP_COMP5_EXTI_DISABLE_RISING_EDGE
() : \

1561 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP6
è? 
__HAL_COMP_COMP6_EXTI_DISABLE_RISING_EDGE
() : \

1562 
__HAL_COMP_COMP7_EXTI_DISABLE_RISING_EDGE
())

1563 
	#__HAL_COMP_EXTI_FALLING_IT_ENABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE
(è: \

	)

1564 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP2
è? 
__HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE
() : \

1565 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP3
è? 
__HAL_COMP_COMP3_EXTI_ENABLE_FALLING_EDGE
() : \

1566 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_ENABLE_FALLING_EDGE
() : \

1567 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP5
è? 
__HAL_COMP_COMP5_EXTI_ENABLE_FALLING_EDGE
() : \

1568 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP6
è? 
__HAL_COMP_COMP6_EXTI_ENABLE_FALLING_EDGE
() : \

1569 
__HAL_COMP_COMP7_EXTI_ENABLE_FALLING_EDGE
())

1570 
	#__HAL_COMP_EXTI_FALLING_IT_DISABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE
(è: \

	)

1571 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP2
è? 
__HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE
() : \

1572 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP3
è? 
__HAL_COMP_COMP3_EXTI_DISABLE_FALLING_EDGE
() : \

1573 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_DISABLE_FALLING_EDGE
() : \

1574 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP5
è? 
__HAL_COMP_COMP5_EXTI_DISABLE_FALLING_EDGE
() : \

1575 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP6
è? 
__HAL_COMP_COMP6_EXTI_DISABLE_FALLING_EDGE
() : \

1576 
__HAL_COMP_COMP7_EXTI_DISABLE_FALLING_EDGE
())

1577 
	#__HAL_COMP_EXTI_ENABLE_IT
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_ENABLE_IT
(è: \

	)

1578 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP2
è? 
__HAL_COMP_COMP2_EXTI_ENABLE_IT
() : \

1579 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP3
è? 
__HAL_COMP_COMP3_EXTI_ENABLE_IT
() : \

1580 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_ENABLE_IT
() : \

1581 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP5
è? 
__HAL_COMP_COMP5_EXTI_ENABLE_IT
() : \

1582 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP6
è? 
__HAL_COMP_COMP6_EXTI_ENABLE_IT
() : \

1583 
__HAL_COMP_COMP7_EXTI_ENABLE_IT
())

1584 
	#__HAL_COMP_EXTI_DISABLE_IT
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_DISABLE_IT
(è: \

	)

1585 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP2
è? 
__HAL_COMP_COMP2_EXTI_DISABLE_IT
() : \

1586 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP3
è? 
__HAL_COMP_COMP3_EXTI_DISABLE_IT
() : \

1587 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_DISABLE_IT
() : \

1588 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP5
è? 
__HAL_COMP_COMP5_EXTI_DISABLE_IT
() : \

1589 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP6
è? 
__HAL_COMP_COMP6_EXTI_DISABLE_IT
() : \

1590 
__HAL_COMP_COMP7_EXTI_DISABLE_IT
())

1591 
	#__HAL_COMP_EXTI_GET_FLAG
(
__FLAG__
è(((__FLAG__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_GET_FLAG
(è: \

	)

1592 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP2
è? 
__HAL_COMP_COMP2_EXTI_GET_FLAG
() : \

1593 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP3
è? 
__HAL_COMP_COMP3_EXTI_GET_FLAG
() : \

1594 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_GET_FLAG
() : \

1595 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP5
è? 
__HAL_COMP_COMP5_EXTI_GET_FLAG
() : \

1596 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP6
è? 
__HAL_COMP_COMP6_EXTI_GET_FLAG
() : \

1597 
__HAL_COMP_COMP7_EXTI_GET_FLAG
())

1598 
	#__HAL_COMP_EXTI_CLEAR_FLAG
(
__FLAG__
è(((__FLAG__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_CLEAR_FLAG
(è: \

	)

1599 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP2
è? 
__HAL_COMP_COMP2_EXTI_CLEAR_FLAG
() : \

1600 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP3
è? 
__HAL_COMP_COMP3_EXTI_CLEAR_FLAG
() : \

1601 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_CLEAR_FLAG
() : \

1602 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP5
è? 
__HAL_COMP_COMP5_EXTI_CLEAR_FLAG
() : \

1603 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP6
è? 
__HAL_COMP_COMP6_EXTI_CLEAR_FLAG
() : \

1604 
__HAL_COMP_COMP7_EXTI_CLEAR_FLAG
())

1606 #ià
defšed
(
STM32F373xC
è||defšed(
STM32F378xx
)

1607 
	#__HAL_COMP_EXTI_RISING_IT_ENABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE
(è: \

	)

1608 
__HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE
())

1609 
	#__HAL_COMP_EXTI_RISING_IT_DISABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE
(è: \

	)

1610 
__HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE
())

1611 
	#__HAL_COMP_EXTI_FALLING_IT_ENABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE
(è: \

	)

1612 
__HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE
())

1613 
	#__HAL_COMP_EXTI_FALLING_IT_DISABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE
(è: \

	)

1614 
__HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE
())

1615 
	#__HAL_COMP_EXTI_ENABLE_IT
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_ENABLE_IT
(è: \

	)

1616 
__HAL_COMP_COMP2_EXTI_ENABLE_IT
())

1617 
	#__HAL_COMP_EXTI_DISABLE_IT
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_DISABLE_IT
(è: \

	)

1618 
__HAL_COMP_COMP2_EXTI_DISABLE_IT
())

1619 
	#__HAL_COMP_EXTI_GET_FLAG
(
__FLAG__
è(((__FLAG__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_GET_FLAG
(è: \

	)

1620 
__HAL_COMP_COMP2_EXTI_GET_FLAG
())

1621 
	#__HAL_COMP_EXTI_CLEAR_FLAG
(
__FLAG__
è(((__FLAG__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_CLEAR_FLAG
(è: \

	)

1622 
__HAL_COMP_COMP2_EXTI_CLEAR_FLAG
())

1625 
	#__HAL_COMP_EXTI_RISING_IT_ENABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE
(è: \

	)

1626 
__HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE
())

1627 
	#__HAL_COMP_EXTI_RISING_IT_DISABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE
(è: \

	)

1628 
__HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE
())

1629 
	#__HAL_COMP_EXTI_FALLING_IT_ENABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE
(è: \

	)

1630 
__HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE
())

1631 
	#__HAL_COMP_EXTI_FALLING_IT_DISABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE
(è: \

	)

1632 
__HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE
())

1633 
	#__HAL_COMP_EXTI_ENABLE_IT
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_ENABLE_IT
(è: \

	)

1634 
__HAL_COMP_COMP2_EXTI_ENABLE_IT
())

1635 
	#__HAL_COMP_EXTI_DISABLE_IT
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_DISABLE_IT
(è: \

	)

1636 
__HAL_COMP_COMP2_EXTI_DISABLE_IT
())

1637 
	#__HAL_COMP_EXTI_GET_FLAG
(
__FLAG__
è(((__FLAG__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_GET_FLAG
(è: \

	)

1638 
__HAL_COMP_COMP2_EXTI_GET_FLAG
())

1639 
	#__HAL_COMP_EXTI_CLEAR_FLAG
(
__FLAG__
è(((__FLAG__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_CLEAR_FLAG
(è: \

	)

1640 
__HAL_COMP_COMP2_EXTI_CLEAR_FLAG
())

1643 
	#__HAL_COMP_GET_EXTI_LINE
 
COMP_GET_EXTI_LINE


	)

1645 #ià
defšed
(
STM32L0
è|| defšed(
STM32L4
)

1650 
	#__HAL_COMP_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è(
	`__HAL_COMP_IS_LOCKED
(__HANDLE__))

	)

1656 #ià
defšed
(
STM32L0
è|| defšed(
STM32L4
)

1660 
	#HAL_COMP_S¹_IT
 
HAL_COMP_S¹


	)

1661 
	#HAL_COMP_StÝ_IT
 
HAL_COMP_StÝ


	)

1671 
	#IS_DAC_WAVE
(
WAVE
è(((WAVEè=ð
DAC_WAVE_NONE
è|| \

	)

1672 ((
WAVE
è=ð
DAC_WAVE_NOISE
)|| \

1673 ((
WAVE
è=ð
DAC_WAVE_TRIANGLE
))

1683 
	#IS_WRPAREA
 
IS_OB_WRPAREA


	)

1684 
	#IS_TYPEPROGRAM
 
IS_FLASH_TYPEPROGRAM


	)

1685 
	#IS_TYPEPROGRAMFLASH
 
IS_FLASH_TYPEPROGRAM


	)

1686 
	#IS_TYPEERASE
 
IS_FLASH_TYPEERASE


	)

1687 
	#IS_NBSECTORS
 
IS_FLASH_NBSECTORS


	)

1688 
	#IS_OB_WDG_SOURCE
 
IS_OB_IWDG_SOURCE


	)

1698 
	#__HAL_I2C_RESET_CR2
 
I2C_RESET_CR2


	)

1699 
	#__HAL_I2C_GENERATE_START
 
I2C_GENERATE_START


	)

1700 #ià
defšed
(
STM32F1
)

1701 
	#__HAL_I2C_FREQ_RANGE
 
I2C_FREQRANGE


	)

1703 
	#__HAL_I2C_FREQ_RANGE
 
I2C_FREQ_RANGE


	)

1705 
	#__HAL_I2C_RISE_TIME
 
I2C_RISE_TIME


	)

1706 
	#__HAL_I2C_SPEED_STANDARD
 
I2C_SPEED_STANDARD


	)

1707 
	#__HAL_I2C_SPEED_FAST
 
I2C_SPEED_FAST


	)

1708 
	#__HAL_I2C_SPEED
 
I2C_SPEED


	)

1709 
	#__HAL_I2C_7BIT_ADD_WRITE
 
I2C_7BIT_ADD_WRITE


	)

1710 
	#__HAL_I2C_7BIT_ADD_READ
 
I2C_7BIT_ADD_READ


	)

1711 
	#__HAL_I2C_10BIT_ADDRESS
 
I2C_10BIT_ADDRESS


	)

1712 
	#__HAL_I2C_10BIT_HEADER_WRITE
 
I2C_10BIT_HEADER_WRITE


	)

1713 
	#__HAL_I2C_10BIT_HEADER_READ
 
I2C_10BIT_HEADER_READ


	)

1714 
	#__HAL_I2C_MEM_ADD_MSB
 
I2C_MEM_ADD_MSB


	)

1715 
	#__HAL_I2C_MEM_ADD_LSB
 
I2C_MEM_ADD_LSB


	)

1716 
	#__HAL_I2C_FREQRANGE
 
I2C_FREQRANGE


	)

1725 
	#IS_I2S_INSTANCE
 
IS_I2S_ALL_INSTANCE


	)

1726 
	#IS_I2S_INSTANCE_EXT
 
IS_I2S_ALL_INSTANCE_EXT


	)

1736 
	#__IRDA_DISABLE
 
__HAL_IRDA_DISABLE


	)

1737 
	#__IRDA_ENABLE
 
__HAL_IRDA_ENABLE


	)

1739 
	#__HAL_IRDA_GETCLOCKSOURCE
 
IRDA_GETCLOCKSOURCE


	)

1740 
	#__HAL_IRDA_MASK_COMPUTATION
 
IRDA_MASK_COMPUTATION


	)

1741 
	#__IRDA_GETCLOCKSOURCE
 
IRDA_GETCLOCKSOURCE


	)

1742 
	#__IRDA_MASK_COMPUTATION
 
IRDA_MASK_COMPUTATION


	)

1744 
	#IS_IRDA_ONEBIT_SAMPLE
 
IS_IRDA_ONE_BIT_SAMPLE


	)

1755 
	#__HAL_IWDG_ENABLE_WRITE_ACCESS
 
IWDG_ENABLE_WRITE_ACCESS


	)

1756 
	#__HAL_IWDG_DISABLE_WRITE_ACCESS
 
IWDG_DISABLE_WRITE_ACCESS


	)

1766 
	#__HAL_LPTIM_ENABLE_INTERRUPT
 
__HAL_LPTIM_ENABLE_IT


	)

1767 
	#__HAL_LPTIM_DISABLE_INTERRUPT
 
__HAL_LPTIM_DISABLE_IT


	)

1768 
	#__HAL_LPTIM_GET_ITSTATUS
 
__HAL_LPTIM_GET_IT_SOURCE


	)

1778 
	#__OPAMP_CSR_OPAXPD
 
OPAMP_CSR_OPAXPD


	)

1779 
	#__OPAMP_CSR_S3SELX
 
OPAMP_CSR_S3SELX


	)

1780 
	#__OPAMP_CSR_S4SELX
 
OPAMP_CSR_S4SELX


	)

1781 
	#__OPAMP_CSR_S5SELX
 
OPAMP_CSR_S5SELX


	)

1782 
	#__OPAMP_CSR_S6SELX
 
OPAMP_CSR_S6SELX


	)

1783 
	#__OPAMP_CSR_OPAXCAL_L
 
OPAMP_CSR_OPAXCAL_L


	)

1784 
	#__OPAMP_CSR_OPAXCAL_H
 
OPAMP_CSR_OPAXCAL_H


	)

1785 
	#__OPAMP_CSR_OPAXLPM
 
OPAMP_CSR_OPAXLPM


	)

1786 
	#__OPAMP_CSR_ALL_SWITCHES
 
OPAMP_CSR_ALL_SWITCHES


	)

1787 
	#__OPAMP_CSR_ANAWSELX
 
OPAMP_CSR_ANAWSELX


	)

1788 
	#__OPAMP_CSR_OPAXCALOUT
 
OPAMP_CSR_OPAXCALOUT


	)

1789 
	#__OPAMP_OFFSET_TRIM_BITSPOSITION
 
OPAMP_OFFSET_TRIM_BITSPOSITION


	)

1790 
	#__OPAMP_OFFSET_TRIM_SET
 
OPAMP_OFFSET_TRIM_SET


	)

1800 
	#__HAL_PVD_EVENT_DISABLE
 
__HAL_PWR_PVD_EXTI_DISABLE_EVENT


	)

1801 
	#__HAL_PVD_EVENT_ENABLE
 
__HAL_PWR_PVD_EXTI_ENABLE_EVENT


	)

1802 
	#__HAL_PVD_EXTI_FALLINGTRIGGER_DISABLE
 
__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE


	)

1803 
	#__HAL_PVD_EXTI_FALLINGTRIGGER_ENABLE
 
__HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE


	)

1804 
	#__HAL_PVD_EXTI_RISINGTRIGGER_DISABLE
 
__HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE


	)

1805 
	#__HAL_PVD_EXTI_RISINGTRIGGER_ENABLE
 
__HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE


	)

1806 
	#__HAL_PVM_EVENT_DISABLE
 
__HAL_PWR_PVM_EVENT_DISABLE


	)

1807 
	#__HAL_PVM_EVENT_ENABLE
 
__HAL_PWR_PVM_EVENT_ENABLE


	)

1808 
	#__HAL_PVM_EXTI_FALLINGTRIGGER_DISABLE
 
__HAL_PWR_PVM_EXTI_FALLINGTRIGGER_DISABLE


	)

1809 
	#__HAL_PVM_EXTI_FALLINGTRIGGER_ENABLE
 
__HAL_PWR_PVM_EXTI_FALLINGTRIGGER_ENABLE


	)

1810 
	#__HAL_PVM_EXTI_RISINGTRIGGER_DISABLE
 
__HAL_PWR_PVM_EXTI_RISINGTRIGGER_DISABLE


	)

1811 
	#__HAL_PVM_EXTI_RISINGTRIGGER_ENABLE
 
__HAL_PWR_PVM_EXTI_RISINGTRIGGER_ENABLE


	)

1812 
	#__HAL_PWR_INTERNALWAKEUP_DISABLE
 
HAL_PWREx_Di§bËIÁ”ÇlWakeUpLše


	)

1813 
	#__HAL_PWR_INTERNALWAKEUP_ENABLE
 
HAL_PWREx_EÇbËIÁ”ÇlWakeUpLše


	)

1814 
	#__HAL_PWR_PULL_UP_DOWN_CONFIG_DISABLE
 
HAL_PWREx_Di§bËPuÎUpPuÎDownCÚfig


	)

1815 
	#__HAL_PWR_PULL_UP_DOWN_CONFIG_ENABLE
 
HAL_PWREx_EÇbËPuÎUpPuÎDownCÚfig


	)

1816 
	#__HAL_PWR_PVD_EXTI_CLEAR_EGDE_TRIGGER
(èdØ{ 
	`__HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE
();
	`__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE
(); } 0)

	)

1817 
	#__HAL_PWR_PVD_EXTI_EVENT_DISABLE
 
__HAL_PWR_PVD_EXTI_DISABLE_EVENT


	)

1818 
	#__HAL_PWR_PVD_EXTI_EVENT_ENABLE
 
__HAL_PWR_PVD_EXTI_ENABLE_EVENT


	)

1819 
	#__HAL_PWR_PVD_EXTI_FALLINGTRIGGER_DISABLE
 
__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE


	)

1820 
	#__HAL_PWR_PVD_EXTI_FALLINGTRIGGER_ENABLE
 
__HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE


	)

1821 
	#__HAL_PWR_PVD_EXTI_RISINGTRIGGER_DISABLE
 
__HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE


	)

1822 
	#__HAL_PWR_PVD_EXTI_RISINGTRIGGER_ENABLE
 
__HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE


	)

1823 
	#__HAL_PWR_PVD_EXTI_SET_FALLING_EGDE_TRIGGER
 
__HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE


	)

1824 
	#__HAL_PWR_PVD_EXTI_SET_RISING_EDGE_TRIGGER
 
__HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE


	)

1825 
	#__HAL_PWR_PVM_DISABLE
(èdØ{ 
	`HAL_PWREx_Di§bËPVM1
();
	`HAL_PWREx_Di§bËPVM2
();
	`HAL_PWREx_Di§bËPVM3
();
	`HAL_PWREx_Di§bËPVM4
(); } 0)

	)

1826 
	#__HAL_PWR_PVM_ENABLE
(èdØ{ 
	`HAL_PWREx_EÇbËPVM1
();
	`HAL_PWREx_EÇbËPVM2
();
	`HAL_PWREx_EÇbËPVM3
();
	`HAL_PWREx_EÇbËPVM4
(); } 0)

	)

1827 
	#__HAL_PWR_SRAM2CONTENT_PRESERVE_DISABLE
 
HAL_PWREx_Di§bËSRAM2CÚ‹ÁR‘’tiÚ


	)

1828 
	#__HAL_PWR_SRAM2CONTENT_PRESERVE_ENABLE
 
HAL_PWREx_EÇbËSRAM2CÚ‹ÁR‘’tiÚ


	)

1829 
	#__HAL_PWR_VDDIO2_DISABLE
 
HAL_PWREx_Di§bËVddIO2


	)

1830 
	#__HAL_PWR_VDDIO2_ENABLE
 
HAL_PWREx_EÇbËVddIO2


	)

1831 
	#__HAL_PWR_VDDIO2_EXTI_CLEAR_EGDE_TRIGGER
 
__HAL_PWR_VDDIO2_EXTI_DISABLE_FALLING_EDGE


	)

1832 
	#__HAL_PWR_VDDIO2_EXTI_SET_FALLING_EGDE_TRIGGER
 
__HAL_PWR_VDDIO2_EXTI_ENABLE_FALLING_EDGE


	)

1833 
	#__HAL_PWR_VDDUSB_DISABLE
 
HAL_PWREx_Di§bËVddUSB


	)

1834 
	#__HAL_PWR_VDDUSB_ENABLE
 
HAL_PWREx_EÇbËVddUSB


	)

1836 #ià
defšed
 (
STM32F4
)

1837 
	#__HAL_PVD_EXTI_ENABLE_IT
(
PWR_EXTI_LINE_PVD
è
	`__HAL_PWR_PVD_EXTI_ENABLE_IT
()

	)

1838 
	#__HAL_PVD_EXTI_DISABLE_IT
(
PWR_EXTI_LINE_PVD
è
	`__HAL_PWR_PVD_EXTI_DISABLE_IT
()

	)

1839 
	#__HAL_PVD_EXTI_GET_FLAG
(
PWR_EXTI_LINE_PVD
è
	`__HAL_PWR_PVD_EXTI_GET_FLAG
()

	)

1840 
	#__HAL_PVD_EXTI_CLEAR_FLAG
(
PWR_EXTI_LINE_PVD
è
	`__HAL_PWR_PVD_EXTI_CLEAR_FLAG
()

	)

1841 
	#__HAL_PVD_EXTI_GENERATE_SWIT
(
PWR_EXTI_LINE_PVD
è
	`__HAL_PWR_PVD_EXTI_GENERATE_SWIT
()

	)

1843 
	#__HAL_PVD_EXTI_CLEAR_FLAG
 
__HAL_PWR_PVD_EXTI_CLEAR_FLAG


	)

1844 
	#__HAL_PVD_EXTI_DISABLE_IT
 
__HAL_PWR_PVD_EXTI_DISABLE_IT


	)

1845 
	#__HAL_PVD_EXTI_ENABLE_IT
 
__HAL_PWR_PVD_EXTI_ENABLE_IT


	)

1846 
	#__HAL_PVD_EXTI_GENERATE_SWIT
 
__HAL_PWR_PVD_EXTI_GENERATE_SWIT


	)

1847 
	#__HAL_PVD_EXTI_GET_FLAG
 
__HAL_PWR_PVD_EXTI_GET_FLAG


	)

1858 
	#RCC_StÝWakeUpClock_MSI
 
RCC_STOP_WAKEUPCLOCK_MSI


	)

1859 
	#RCC_StÝWakeUpClock_HSI
 
RCC_STOP_WAKEUPCLOCK_HSI


	)

1861 
	#HAL_RCC_CCSC®lback
 
HAL_RCC_CSSC®lback


	)

1862 
	#HAL_RC48_EÇbËBufãr_Cmd
(
cmd
è(((cmd)==
ENABLE
è? 
	`HAL_RCCEx_EÇbËHSI48_VREFINT
(è: 
	`HAL_RCCEx_Di§bËHSI48_VREFINT
())

	)

1864 
	#__ADC_CLK_DISABLE
 
__HAL_RCC_ADC_CLK_DISABLE


	)

1865 
	#__ADC_CLK_ENABLE
 
__HAL_RCC_ADC_CLK_ENABLE


	)

1866 
	#__ADC_CLK_SLEEP_DISABLE
 
__HAL_RCC_ADC_CLK_SLEEP_DISABLE


	)

1867 
	#__ADC_CLK_SLEEP_ENABLE
 
__HAL_RCC_ADC_CLK_SLEEP_ENABLE


	)

1868 
	#__ADC_FORCE_RESET
 
__HAL_RCC_ADC_FORCE_RESET


	)

1869 
	#__ADC_RELEASE_RESET
 
__HAL_RCC_ADC_RELEASE_RESET


	)

1870 
	#__ADC1_CLK_DISABLE
 
__HAL_RCC_ADC1_CLK_DISABLE


	)

1871 
	#__ADC1_CLK_ENABLE
 
__HAL_RCC_ADC1_CLK_ENABLE


	)

1872 
	#__ADC1_FORCE_RESET
 
__HAL_RCC_ADC1_FORCE_RESET


	)

1873 
	#__ADC1_RELEASE_RESET
 
__HAL_RCC_ADC1_RELEASE_RESET


	)

1874 
	#__ADC1_CLK_SLEEP_ENABLE
 
__HAL_RCC_ADC1_CLK_SLEEP_ENABLE


	)

1875 
	#__ADC1_CLK_SLEEP_DISABLE
 
__HAL_RCC_ADC1_CLK_SLEEP_DISABLE


	)

1876 
	#__ADC2_CLK_DISABLE
 
__HAL_RCC_ADC2_CLK_DISABLE


	)

1877 
	#__ADC2_CLK_ENABLE
 
__HAL_RCC_ADC2_CLK_ENABLE


	)

1878 
	#__ADC2_FORCE_RESET
 
__HAL_RCC_ADC2_FORCE_RESET


	)

1879 
	#__ADC2_RELEASE_RESET
 
__HAL_RCC_ADC2_RELEASE_RESET


	)

1880 
	#__ADC3_CLK_DISABLE
 
__HAL_RCC_ADC3_CLK_DISABLE


	)

1881 
	#__ADC3_CLK_ENABLE
 
__HAL_RCC_ADC3_CLK_ENABLE


	)

1882 
	#__ADC3_FORCE_RESET
 
__HAL_RCC_ADC3_FORCE_RESET


	)

1883 
	#__ADC3_RELEASE_RESET
 
__HAL_RCC_ADC3_RELEASE_RESET


	)

1884 
	#__AES_CLK_DISABLE
 
__HAL_RCC_AES_CLK_DISABLE


	)

1885 
	#__AES_CLK_ENABLE
 
__HAL_RCC_AES_CLK_ENABLE


	)

1886 
	#__AES_CLK_SLEEP_DISABLE
 
__HAL_RCC_AES_CLK_SLEEP_DISABLE


	)

1887 
	#__AES_CLK_SLEEP_ENABLE
 
__HAL_RCC_AES_CLK_SLEEP_ENABLE


	)

1888 
	#__AES_FORCE_RESET
 
__HAL_RCC_AES_FORCE_RESET


	)

1889 
	#__AES_RELEASE_RESET
 
__HAL_RCC_AES_RELEASE_RESET


	)

1890 
	#__CRYP_CLK_SLEEP_ENABLE
 
__HAL_RCC_CRYP_CLK_SLEEP_ENABLE


	)

1891 
	#__CRYP_CLK_SLEEP_DISABLE
 
__HAL_RCC_CRYP_CLK_SLEEP_DISABLE


	)

1892 
	#__CRYP_CLK_ENABLE
 
__HAL_RCC_CRYP_CLK_ENABLE


	)

1893 
	#__CRYP_CLK_DISABLE
 
__HAL_RCC_CRYP_CLK_DISABLE


	)

1894 
	#__CRYP_FORCE_RESET
 
__HAL_RCC_CRYP_FORCE_RESET


	)

1895 
	#__CRYP_RELEASE_RESET
 
__HAL_RCC_CRYP_RELEASE_RESET


	)

1896 
	#__AFIO_CLK_DISABLE
 
__HAL_RCC_AFIO_CLK_DISABLE


	)

1897 
	#__AFIO_CLK_ENABLE
 
__HAL_RCC_AFIO_CLK_ENABLE


	)

1898 
	#__AFIO_FORCE_RESET
 
__HAL_RCC_AFIO_FORCE_RESET


	)

1899 
	#__AFIO_RELEASE_RESET
 
__HAL_RCC_AFIO_RELEASE_RESET


	)

1900 
	#__AHB_FORCE_RESET
 
__HAL_RCC_AHB_FORCE_RESET


	)

1901 
	#__AHB_RELEASE_RESET
 
__HAL_RCC_AHB_RELEASE_RESET


	)

1902 
	#__AHB1_FORCE_RESET
 
__HAL_RCC_AHB1_FORCE_RESET


	)

1903 
	#__AHB1_RELEASE_RESET
 
__HAL_RCC_AHB1_RELEASE_RESET


	)

1904 
	#__AHB2_FORCE_RESET
 
__HAL_RCC_AHB2_FORCE_RESET


	)

1905 
	#__AHB2_RELEASE_RESET
 
__HAL_RCC_AHB2_RELEASE_RESET


	)

1906 
	#__AHB3_FORCE_RESET
 
__HAL_RCC_AHB3_FORCE_RESET


	)

1907 
	#__AHB3_RELEASE_RESET
 
__HAL_RCC_AHB3_RELEASE_RESET


	)

1908 
	#__APB1_FORCE_RESET
 
__HAL_RCC_APB1_FORCE_RESET


	)

1909 
	#__APB1_RELEASE_RESET
 
__HAL_RCC_APB1_RELEASE_RESET


	)

1910 
	#__APB2_FORCE_RESET
 
__HAL_RCC_APB2_FORCE_RESET


	)

1911 
	#__APB2_RELEASE_RESET
 
__HAL_RCC_APB2_RELEASE_RESET


	)

1912 
	#__BKP_CLK_DISABLE
 
__HAL_RCC_BKP_CLK_DISABLE


	)

1913 
	#__BKP_CLK_ENABLE
 
__HAL_RCC_BKP_CLK_ENABLE


	)

1914 
	#__BKP_FORCE_RESET
 
__HAL_RCC_BKP_FORCE_RESET


	)

1915 
	#__BKP_RELEASE_RESET
 
__HAL_RCC_BKP_RELEASE_RESET


	)

1916 
	#__CAN1_CLK_DISABLE
 
__HAL_RCC_CAN1_CLK_DISABLE


	)

1917 
	#__CAN1_CLK_ENABLE
 
__HAL_RCC_CAN1_CLK_ENABLE


	)

1918 
	#__CAN1_CLK_SLEEP_DISABLE
 
__HAL_RCC_CAN1_CLK_SLEEP_DISABLE


	)

1919 
	#__CAN1_CLK_SLEEP_ENABLE
 
__HAL_RCC_CAN1_CLK_SLEEP_ENABLE


	)

1920 
	#__CAN1_FORCE_RESET
 
__HAL_RCC_CAN1_FORCE_RESET


	)

1921 
	#__CAN1_RELEASE_RESET
 
__HAL_RCC_CAN1_RELEASE_RESET


	)

1922 
	#__CAN_CLK_DISABLE
 
__HAL_RCC_CAN1_CLK_DISABLE


	)

1923 
	#__CAN_CLK_ENABLE
 
__HAL_RCC_CAN1_CLK_ENABLE


	)

1924 
	#__CAN_FORCE_RESET
 
__HAL_RCC_CAN1_FORCE_RESET


	)

1925 
	#__CAN_RELEASE_RESET
 
__HAL_RCC_CAN1_RELEASE_RESET


	)

1926 
	#__CAN2_CLK_DISABLE
 
__HAL_RCC_CAN2_CLK_DISABLE


	)

1927 
	#__CAN2_CLK_ENABLE
 
__HAL_RCC_CAN2_CLK_ENABLE


	)

1928 
	#__CAN2_FORCE_RESET
 
__HAL_RCC_CAN2_FORCE_RESET


	)

1929 
	#__CAN2_RELEASE_RESET
 
__HAL_RCC_CAN2_RELEASE_RESET


	)

1930 
	#__CEC_CLK_DISABLE
 
__HAL_RCC_CEC_CLK_DISABLE


	)

1931 
	#__CEC_CLK_ENABLE
 
__HAL_RCC_CEC_CLK_ENABLE


	)

1932 
	#__COMP_CLK_DISABLE
 
__HAL_RCC_COMP_CLK_DISABLE


	)

1933 
	#__COMP_CLK_ENABLE
 
__HAL_RCC_COMP_CLK_ENABLE


	)

1934 
	#__COMP_FORCE_RESET
 
__HAL_RCC_COMP_FORCE_RESET


	)

1935 
	#__COMP_RELEASE_RESET
 
__HAL_RCC_COMP_RELEASE_RESET


	)

1936 
	#__COMP_CLK_SLEEP_ENABLE
 
__HAL_RCC_COMP_CLK_SLEEP_ENABLE


	)

1937 
	#__COMP_CLK_SLEEP_DISABLE
 
__HAL_RCC_COMP_CLK_SLEEP_DISABLE


	)

1938 
	#__CEC_FORCE_RESET
 
__HAL_RCC_CEC_FORCE_RESET


	)

1939 
	#__CEC_RELEASE_RESET
 
__HAL_RCC_CEC_RELEASE_RESET


	)

1940 
	#__CRC_CLK_DISABLE
 
__HAL_RCC_CRC_CLK_DISABLE


	)

1941 
	#__CRC_CLK_ENABLE
 
__HAL_RCC_CRC_CLK_ENABLE


	)

1942 
	#__CRC_CLK_SLEEP_DISABLE
 
__HAL_RCC_CRC_CLK_SLEEP_DISABLE


	)

1943 
	#__CRC_CLK_SLEEP_ENABLE
 
__HAL_RCC_CRC_CLK_SLEEP_ENABLE


	)

1944 
	#__CRC_FORCE_RESET
 
__HAL_RCC_CRC_FORCE_RESET


	)

1945 
	#__CRC_RELEASE_RESET
 
__HAL_RCC_CRC_RELEASE_RESET


	)

1946 
	#__DAC_CLK_DISABLE
 
__HAL_RCC_DAC_CLK_DISABLE


	)

1947 
	#__DAC_CLK_ENABLE
 
__HAL_RCC_DAC_CLK_ENABLE


	)

1948 
	#__DAC_FORCE_RESET
 
__HAL_RCC_DAC_FORCE_RESET


	)

1949 
	#__DAC_RELEASE_RESET
 
__HAL_RCC_DAC_RELEASE_RESET


	)

1950 
	#__DAC1_CLK_DISABLE
 
__HAL_RCC_DAC1_CLK_DISABLE


	)

1951 
	#__DAC1_CLK_ENABLE
 
__HAL_RCC_DAC1_CLK_ENABLE


	)

1952 
	#__DAC1_CLK_SLEEP_DISABLE
 
__HAL_RCC_DAC1_CLK_SLEEP_DISABLE


	)

1953 
	#__DAC1_CLK_SLEEP_ENABLE
 
__HAL_RCC_DAC1_CLK_SLEEP_ENABLE


	)

1954 
	#__DAC1_FORCE_RESET
 
__HAL_RCC_DAC1_FORCE_RESET


	)

1955 
	#__DAC1_RELEASE_RESET
 
__HAL_RCC_DAC1_RELEASE_RESET


	)

1956 
	#__DBGMCU_CLK_ENABLE
 
__HAL_RCC_DBGMCU_CLK_ENABLE


	)

1957 
	#__DBGMCU_CLK_DISABLE
 
__HAL_RCC_DBGMCU_CLK_DISABLE


	)

1958 
	#__DBGMCU_FORCE_RESET
 
__HAL_RCC_DBGMCU_FORCE_RESET


	)

1959 
	#__DBGMCU_RELEASE_RESET
 
__HAL_RCC_DBGMCU_RELEASE_RESET


	)

1960 
	#__DFSDM_CLK_DISABLE
 
__HAL_RCC_DFSDM_CLK_DISABLE


	)

1961 
	#__DFSDM_CLK_ENABLE
 
__HAL_RCC_DFSDM_CLK_ENABLE


	)

1962 
	#__DFSDM_CLK_SLEEP_DISABLE
 
__HAL_RCC_DFSDM_CLK_SLEEP_DISABLE


	)

1963 
	#__DFSDM_CLK_SLEEP_ENABLE
 
__HAL_RCC_DFSDM_CLK_SLEEP_ENABLE


	)

1964 
	#__DFSDM_FORCE_RESET
 
__HAL_RCC_DFSDM_FORCE_RESET


	)

1965 
	#__DFSDM_RELEASE_RESET
 
__HAL_RCC_DFSDM_RELEASE_RESET


	)

1966 
	#__DMA1_CLK_DISABLE
 
__HAL_RCC_DMA1_CLK_DISABLE


	)

1967 
	#__DMA1_CLK_ENABLE
 
__HAL_RCC_DMA1_CLK_ENABLE


	)

1968 
	#__DMA1_CLK_SLEEP_DISABLE
 
__HAL_RCC_DMA1_CLK_SLEEP_DISABLE


	)

1969 
	#__DMA1_CLK_SLEEP_ENABLE
 
__HAL_RCC_DMA1_CLK_SLEEP_ENABLE


	)

1970 
	#__DMA1_FORCE_RESET
 
__HAL_RCC_DMA1_FORCE_RESET


	)

1971 
	#__DMA1_RELEASE_RESET
 
__HAL_RCC_DMA1_RELEASE_RESET


	)

1972 
	#__DMA2_CLK_DISABLE
 
__HAL_RCC_DMA2_CLK_DISABLE


	)

1973 
	#__DMA2_CLK_ENABLE
 
__HAL_RCC_DMA2_CLK_ENABLE


	)

1974 
	#__DMA2_CLK_SLEEP_DISABLE
 
__HAL_RCC_DMA2_CLK_SLEEP_DISABLE


	)

1975 
	#__DMA2_CLK_SLEEP_ENABLE
 
__HAL_RCC_DMA2_CLK_SLEEP_ENABLE


	)

1976 
	#__DMA2_FORCE_RESET
 
__HAL_RCC_DMA2_FORCE_RESET


	)

1977 
	#__DMA2_RELEASE_RESET
 
__HAL_RCC_DMA2_RELEASE_RESET


	)

1978 
	#__ETHMAC_CLK_DISABLE
 
__HAL_RCC_ETHMAC_CLK_DISABLE


	)

1979 
	#__ETHMAC_CLK_ENABLE
 
__HAL_RCC_ETHMAC_CLK_ENABLE


	)

1980 
	#__ETHMAC_FORCE_RESET
 
__HAL_RCC_ETHMAC_FORCE_RESET


	)

1981 
	#__ETHMAC_RELEASE_RESET
 
__HAL_RCC_ETHMAC_RELEASE_RESET


	)

1982 
	#__ETHMACRX_CLK_DISABLE
 
__HAL_RCC_ETHMACRX_CLK_DISABLE


	)

1983 
	#__ETHMACRX_CLK_ENABLE
 
__HAL_RCC_ETHMACRX_CLK_ENABLE


	)

1984 
	#__ETHMACTX_CLK_DISABLE
 
__HAL_RCC_ETHMACTX_CLK_DISABLE


	)

1985 
	#__ETHMACTX_CLK_ENABLE
 
__HAL_RCC_ETHMACTX_CLK_ENABLE


	)

1986 
	#__FIREWALL_CLK_DISABLE
 
__HAL_RCC_FIREWALL_CLK_DISABLE


	)

1987 
	#__FIREWALL_CLK_ENABLE
 
__HAL_RCC_FIREWALL_CLK_ENABLE


	)

1988 
	#__FLASH_CLK_DISABLE
 
__HAL_RCC_FLASH_CLK_DISABLE


	)

1989 
	#__FLASH_CLK_ENABLE
 
__HAL_RCC_FLASH_CLK_ENABLE


	)

1990 
	#__FLASH_CLK_SLEEP_DISABLE
 
__HAL_RCC_FLASH_CLK_SLEEP_DISABLE


	)

1991 
	#__FLASH_CLK_SLEEP_ENABLE
 
__HAL_RCC_FLASH_CLK_SLEEP_ENABLE


	)

1992 
	#__FLASH_FORCE_RESET
 
__HAL_RCC_FLASH_FORCE_RESET


	)

1993 
	#__FLASH_RELEASE_RESET
 
__HAL_RCC_FLASH_RELEASE_RESET


	)

1994 
	#__FLITF_CLK_DISABLE
 
__HAL_RCC_FLITF_CLK_DISABLE


	)

1995 
	#__FLITF_CLK_ENABLE
 
__HAL_RCC_FLITF_CLK_ENABLE


	)

1996 
	#__FLITF_FORCE_RESET
 
__HAL_RCC_FLITF_FORCE_RESET


	)

1997 
	#__FLITF_RELEASE_RESET
 
__HAL_RCC_FLITF_RELEASE_RESET


	)

1998 
	#__FLITF_CLK_SLEEP_ENABLE
 
__HAL_RCC_FLITF_CLK_SLEEP_ENABLE


	)

1999 
	#__FLITF_CLK_SLEEP_DISABLE
 
__HAL_RCC_FLITF_CLK_SLEEP_DISABLE


	)

2000 
	#__FMC_CLK_DISABLE
 
__HAL_RCC_FMC_CLK_DISABLE


	)

2001 
	#__FMC_CLK_ENABLE
 
__HAL_RCC_FMC_CLK_ENABLE


	)

2002 
	#__FMC_CLK_SLEEP_DISABLE
 
__HAL_RCC_FMC_CLK_SLEEP_DISABLE


	)

2003 
	#__FMC_CLK_SLEEP_ENABLE
 
__HAL_RCC_FMC_CLK_SLEEP_ENABLE


	)

2004 
	#__FMC_FORCE_RESET
 
__HAL_RCC_FMC_FORCE_RESET


	)

2005 
	#__FMC_RELEASE_RESET
 
__HAL_RCC_FMC_RELEASE_RESET


	)

2006 
	#__FSMC_CLK_DISABLE
 
__HAL_RCC_FSMC_CLK_DISABLE


	)

2007 
	#__FSMC_CLK_ENABLE
 
__HAL_RCC_FSMC_CLK_ENABLE


	)

2008 
	#__GPIOA_CLK_DISABLE
 
__HAL_RCC_GPIOA_CLK_DISABLE


	)

2009 
	#__GPIOA_CLK_ENABLE
 
__HAL_RCC_GPIOA_CLK_ENABLE


	)

2010 
	#__GPIOA_CLK_SLEEP_DISABLE
 
__HAL_RCC_GPIOA_CLK_SLEEP_DISABLE


	)

2011 
	#__GPIOA_CLK_SLEEP_ENABLE
 
__HAL_RCC_GPIOA_CLK_SLEEP_ENABLE


	)

2012 
	#__GPIOA_FORCE_RESET
 
__HAL_RCC_GPIOA_FORCE_RESET


	)

2013 
	#__GPIOA_RELEASE_RESET
 
__HAL_RCC_GPIOA_RELEASE_RESET


	)

2014 
	#__GPIOB_CLK_DISABLE
 
__HAL_RCC_GPIOB_CLK_DISABLE


	)

2015 
	#__GPIOB_CLK_ENABLE
 
__HAL_RCC_GPIOB_CLK_ENABLE


	)

2016 
	#__GPIOB_CLK_SLEEP_DISABLE
 
__HAL_RCC_GPIOB_CLK_SLEEP_DISABLE


	)

2017 
	#__GPIOB_CLK_SLEEP_ENABLE
 
__HAL_RCC_GPIOB_CLK_SLEEP_ENABLE


	)

2018 
	#__GPIOB_FORCE_RESET
 
__HAL_RCC_GPIOB_FORCE_RESET


	)

2019 
	#__GPIOB_RELEASE_RESET
 
__HAL_RCC_GPIOB_RELEASE_RESET


	)

2020 
	#__GPIOC_CLK_DISABLE
 
__HAL_RCC_GPIOC_CLK_DISABLE


	)

2021 
	#__GPIOC_CLK_ENABLE
 
__HAL_RCC_GPIOC_CLK_ENABLE


	)

2022 
	#__GPIOC_CLK_SLEEP_DISABLE
 
__HAL_RCC_GPIOC_CLK_SLEEP_DISABLE


	)

2023 
	#__GPIOC_CLK_SLEEP_ENABLE
 
__HAL_RCC_GPIOC_CLK_SLEEP_ENABLE


	)

2024 
	#__GPIOC_FORCE_RESET
 
__HAL_RCC_GPIOC_FORCE_RESET


	)

2025 
	#__GPIOC_RELEASE_RESET
 
__HAL_RCC_GPIOC_RELEASE_RESET


	)

2026 
	#__GPIOD_CLK_DISABLE
 
__HAL_RCC_GPIOD_CLK_DISABLE


	)

2027 
	#__GPIOD_CLK_ENABLE
 
__HAL_RCC_GPIOD_CLK_ENABLE


	)

2028 
	#__GPIOD_CLK_SLEEP_DISABLE
 
__HAL_RCC_GPIOD_CLK_SLEEP_DISABLE


	)

2029 
	#__GPIOD_CLK_SLEEP_ENABLE
 
__HAL_RCC_GPIOD_CLK_SLEEP_ENABLE


	)

2030 
	#__GPIOD_FORCE_RESET
 
__HAL_RCC_GPIOD_FORCE_RESET


	)

2031 
	#__GPIOD_RELEASE_RESET
 
__HAL_RCC_GPIOD_RELEASE_RESET


	)

2032 
	#__GPIOE_CLK_DISABLE
 
__HAL_RCC_GPIOE_CLK_DISABLE


	)

2033 
	#__GPIOE_CLK_ENABLE
 
__HAL_RCC_GPIOE_CLK_ENABLE


	)

2034 
	#__GPIOE_CLK_SLEEP_DISABLE
 
__HAL_RCC_GPIOE_CLK_SLEEP_DISABLE


	)

2035 
	#__GPIOE_CLK_SLEEP_ENABLE
 
__HAL_RCC_GPIOE_CLK_SLEEP_ENABLE


	)

2036 
	#__GPIOE_FORCE_RESET
 
__HAL_RCC_GPIOE_FORCE_RESET


	)

2037 
	#__GPIOE_RELEASE_RESET
 
__HAL_RCC_GPIOE_RELEASE_RESET


	)

2038 
	#__GPIOF_CLK_DISABLE
 
__HAL_RCC_GPIOF_CLK_DISABLE


	)

2039 
	#__GPIOF_CLK_ENABLE
 
__HAL_RCC_GPIOF_CLK_ENABLE


	)

2040 
	#__GPIOF_CLK_SLEEP_DISABLE
 
__HAL_RCC_GPIOF_CLK_SLEEP_DISABLE


	)

2041 
	#__GPIOF_CLK_SLEEP_ENABLE
 
__HAL_RCC_GPIOF_CLK_SLEEP_ENABLE


	)

2042 
	#__GPIOF_FORCE_RESET
 
__HAL_RCC_GPIOF_FORCE_RESET


	)

2043 
	#__GPIOF_RELEASE_RESET
 
__HAL_RCC_GPIOF_RELEASE_RESET


	)

2044 
	#__GPIOG_CLK_DISABLE
 
__HAL_RCC_GPIOG_CLK_DISABLE


	)

2045 
	#__GPIOG_CLK_ENABLE
 
__HAL_RCC_GPIOG_CLK_ENABLE


	)

2046 
	#__GPIOG_CLK_SLEEP_DISABLE
 
__HAL_RCC_GPIOG_CLK_SLEEP_DISABLE


	)

2047 
	#__GPIOG_CLK_SLEEP_ENABLE
 
__HAL_RCC_GPIOG_CLK_SLEEP_ENABLE


	)

2048 
	#__GPIOG_FORCE_RESET
 
__HAL_RCC_GPIOG_FORCE_RESET


	)

2049 
	#__GPIOG_RELEASE_RESET
 
__HAL_RCC_GPIOG_RELEASE_RESET


	)

2050 
	#__GPIOH_CLK_DISABLE
 
__HAL_RCC_GPIOH_CLK_DISABLE


	)

2051 
	#__GPIOH_CLK_ENABLE
 
__HAL_RCC_GPIOH_CLK_ENABLE


	)

2052 
	#__GPIOH_CLK_SLEEP_DISABLE
 
__HAL_RCC_GPIOH_CLK_SLEEP_DISABLE


	)

2053 
	#__GPIOH_CLK_SLEEP_ENABLE
 
__HAL_RCC_GPIOH_CLK_SLEEP_ENABLE


	)

2054 
	#__GPIOH_FORCE_RESET
 
__HAL_RCC_GPIOH_FORCE_RESET


	)

2055 
	#__GPIOH_RELEASE_RESET
 
__HAL_RCC_GPIOH_RELEASE_RESET


	)

2056 
	#__I2C1_CLK_DISABLE
 
__HAL_RCC_I2C1_CLK_DISABLE


	)

2057 
	#__I2C1_CLK_ENABLE
 
__HAL_RCC_I2C1_CLK_ENABLE


	)

2058 
	#__I2C1_CLK_SLEEP_DISABLE
 
__HAL_RCC_I2C1_CLK_SLEEP_DISABLE


	)

2059 
	#__I2C1_CLK_SLEEP_ENABLE
 
__HAL_RCC_I2C1_CLK_SLEEP_ENABLE


	)

2060 
	#__I2C1_FORCE_RESET
 
__HAL_RCC_I2C1_FORCE_RESET


	)

2061 
	#__I2C1_RELEASE_RESET
 
__HAL_RCC_I2C1_RELEASE_RESET


	)

2062 
	#__I2C2_CLK_DISABLE
 
__HAL_RCC_I2C2_CLK_DISABLE


	)

2063 
	#__I2C2_CLK_ENABLE
 
__HAL_RCC_I2C2_CLK_ENABLE


	)

2064 
	#__I2C2_CLK_SLEEP_DISABLE
 
__HAL_RCC_I2C2_CLK_SLEEP_DISABLE


	)

2065 
	#__I2C2_CLK_SLEEP_ENABLE
 
__HAL_RCC_I2C2_CLK_SLEEP_ENABLE


	)

2066 
	#__I2C2_FORCE_RESET
 
__HAL_RCC_I2C2_FORCE_RESET


	)

2067 
	#__I2C2_RELEASE_RESET
 
__HAL_RCC_I2C2_RELEASE_RESET


	)

2068 
	#__I2C3_CLK_DISABLE
 
__HAL_RCC_I2C3_CLK_DISABLE


	)

2069 
	#__I2C3_CLK_ENABLE
 
__HAL_RCC_I2C3_CLK_ENABLE


	)

2070 
	#__I2C3_CLK_SLEEP_DISABLE
 
__HAL_RCC_I2C3_CLK_SLEEP_DISABLE


	)

2071 
	#__I2C3_CLK_SLEEP_ENABLE
 
__HAL_RCC_I2C3_CLK_SLEEP_ENABLE


	)

2072 
	#__I2C3_FORCE_RESET
 
__HAL_RCC_I2C3_FORCE_RESET


	)

2073 
	#__I2C3_RELEASE_RESET
 
__HAL_RCC_I2C3_RELEASE_RESET


	)

2074 
	#__LCD_CLK_DISABLE
 
__HAL_RCC_LCD_CLK_DISABLE


	)

2075 
	#__LCD_CLK_ENABLE
 
__HAL_RCC_LCD_CLK_ENABLE


	)

2076 
	#__LCD_CLK_SLEEP_DISABLE
 
__HAL_RCC_LCD_CLK_SLEEP_DISABLE


	)

2077 
	#__LCD_CLK_SLEEP_ENABLE
 
__HAL_RCC_LCD_CLK_SLEEP_ENABLE


	)

2078 
	#__LCD_FORCE_RESET
 
__HAL_RCC_LCD_FORCE_RESET


	)

2079 
	#__LCD_RELEASE_RESET
 
__HAL_RCC_LCD_RELEASE_RESET


	)

2080 
	#__LPTIM1_CLK_DISABLE
 
__HAL_RCC_LPTIM1_CLK_DISABLE


	)

2081 
	#__LPTIM1_CLK_ENABLE
 
__HAL_RCC_LPTIM1_CLK_ENABLE


	)

2082 
	#__LPTIM1_CLK_SLEEP_DISABLE
 
__HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE


	)

2083 
	#__LPTIM1_CLK_SLEEP_ENABLE
 
__HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE


	)

2084 
	#__LPTIM1_FORCE_RESET
 
__HAL_RCC_LPTIM1_FORCE_RESET


	)

2085 
	#__LPTIM1_RELEASE_RESET
 
__HAL_RCC_LPTIM1_RELEASE_RESET


	)

2086 
	#__LPTIM2_CLK_DISABLE
 
__HAL_RCC_LPTIM2_CLK_DISABLE


	)

2087 
	#__LPTIM2_CLK_ENABLE
 
__HAL_RCC_LPTIM2_CLK_ENABLE


	)

2088 
	#__LPTIM2_CLK_SLEEP_DISABLE
 
__HAL_RCC_LPTIM2_CLK_SLEEP_DISABLE


	)

2089 
	#__LPTIM2_CLK_SLEEP_ENABLE
 
__HAL_RCC_LPTIM2_CLK_SLEEP_ENABLE


	)

2090 
	#__LPTIM2_FORCE_RESET
 
__HAL_RCC_LPTIM2_FORCE_RESET


	)

2091 
	#__LPTIM2_RELEASE_RESET
 
__HAL_RCC_LPTIM2_RELEASE_RESET


	)

2092 
	#__LPUART1_CLK_DISABLE
 
__HAL_RCC_LPUART1_CLK_DISABLE


	)

2093 
	#__LPUART1_CLK_ENABLE
 
__HAL_RCC_LPUART1_CLK_ENABLE


	)

2094 
	#__LPUART1_CLK_SLEEP_DISABLE
 
__HAL_RCC_LPUART1_CLK_SLEEP_DISABLE


	)

2095 
	#__LPUART1_CLK_SLEEP_ENABLE
 
__HAL_RCC_LPUART1_CLK_SLEEP_ENABLE


	)

2096 
	#__LPUART1_FORCE_RESET
 
__HAL_RCC_LPUART1_FORCE_RESET


	)

2097 
	#__LPUART1_RELEASE_RESET
 
__HAL_RCC_LPUART1_RELEASE_RESET


	)

2098 
	#__OPAMP_CLK_DISABLE
 
__HAL_RCC_OPAMP_CLK_DISABLE


	)

2099 
	#__OPAMP_CLK_ENABLE
 
__HAL_RCC_OPAMP_CLK_ENABLE


	)

2100 
	#__OPAMP_CLK_SLEEP_DISABLE
 
__HAL_RCC_OPAMP_CLK_SLEEP_DISABLE


	)

2101 
	#__OPAMP_CLK_SLEEP_ENABLE
 
__HAL_RCC_OPAMP_CLK_SLEEP_ENABLE


	)

2102 
	#__OPAMP_FORCE_RESET
 
__HAL_RCC_OPAMP_FORCE_RESET


	)

2103 
	#__OPAMP_RELEASE_RESET
 
__HAL_RCC_OPAMP_RELEASE_RESET


	)

2104 
	#__OTGFS_CLK_DISABLE
 
__HAL_RCC_OTGFS_CLK_DISABLE


	)

2105 
	#__OTGFS_CLK_ENABLE
 
__HAL_RCC_OTGFS_CLK_ENABLE


	)

2106 
	#__OTGFS_CLK_SLEEP_DISABLE
 
__HAL_RCC_OTGFS_CLK_SLEEP_DISABLE


	)

2107 
	#__OTGFS_CLK_SLEEP_ENABLE
 
__HAL_RCC_OTGFS_CLK_SLEEP_ENABLE


	)

2108 
	#__OTGFS_FORCE_RESET
 
__HAL_RCC_OTGFS_FORCE_RESET


	)

2109 
	#__OTGFS_RELEASE_RESET
 
__HAL_RCC_OTGFS_RELEASE_RESET


	)

2110 
	#__PWR_CLK_DISABLE
 
__HAL_RCC_PWR_CLK_DISABLE


	)

2111 
	#__PWR_CLK_ENABLE
 
__HAL_RCC_PWR_CLK_ENABLE


	)

2112 
	#__PWR_CLK_SLEEP_DISABLE
 
__HAL_RCC_PWR_CLK_SLEEP_DISABLE


	)

2113 
	#__PWR_CLK_SLEEP_ENABLE
 
__HAL_RCC_PWR_CLK_SLEEP_ENABLE


	)

2114 
	#__PWR_FORCE_RESET
 
__HAL_RCC_PWR_FORCE_RESET


	)

2115 
	#__PWR_RELEASE_RESET
 
__HAL_RCC_PWR_RELEASE_RESET


	)

2116 
	#__QSPI_CLK_DISABLE
 
__HAL_RCC_QSPI_CLK_DISABLE


	)

2117 
	#__QSPI_CLK_ENABLE
 
__HAL_RCC_QSPI_CLK_ENABLE


	)

2118 
	#__QSPI_CLK_SLEEP_DISABLE
 
__HAL_RCC_QSPI_CLK_SLEEP_DISABLE


	)

2119 
	#__QSPI_CLK_SLEEP_ENABLE
 
__HAL_RCC_QSPI_CLK_SLEEP_ENABLE


	)

2120 
	#__QSPI_FORCE_RESET
 
__HAL_RCC_QSPI_FORCE_RESET


	)

2121 
	#__QSPI_RELEASE_RESET
 
__HAL_RCC_QSPI_RELEASE_RESET


	)

2123 #ià
defšed
(
STM32WB
)

2124 
	#__HAL_RCC_QSPI_CLK_DISABLE
 
__HAL_RCC_QUADSPI_CLK_DISABLE


	)

2125 
	#__HAL_RCC_QSPI_CLK_ENABLE
 
__HAL_RCC_QUADSPI_CLK_ENABLE


	)

2126 
	#__HAL_RCC_QSPI_CLK_SLEEP_DISABLE
 
__HAL_RCC_QUADSPI_CLK_SLEEP_DISABLE


	)

2127 
	#__HAL_RCC_QSPI_CLK_SLEEP_ENABLE
 
__HAL_RCC_QUADSPI_CLK_SLEEP_ENABLE


	)

2128 
	#__HAL_RCC_QSPI_FORCE_RESET
 
__HAL_RCC_QUADSPI_FORCE_RESET


	)

2129 
	#__HAL_RCC_QSPI_RELEASE_RESET
 
__HAL_RCC_QUADSPI_RELEASE_RESET


	)

2130 
	#__HAL_RCC_QSPI_IS_CLK_ENABLED
 
__HAL_RCC_QUADSPI_IS_CLK_ENABLED


	)

2131 
	#__HAL_RCC_QSPI_IS_CLK_DISABLED
 
__HAL_RCC_QUADSPI_IS_CLK_DISABLED


	)

2132 
	#__HAL_RCC_QSPI_IS_CLK_SLEEP_ENABLED
 
__HAL_RCC_QUADSPI_IS_CLK_SLEEP_ENABLED


	)

2133 
	#__HAL_RCC_QSPI_IS_CLK_SLEEP_DISABLED
 
__HAL_RCC_QUADSPI_IS_CLK_SLEEP_DISABLED


	)

2134 
	#QSPI_IRQHªdËr
 
QUADSPI_IRQHªdËr


	)

2137 
	#__RNG_CLK_DISABLE
 
__HAL_RCC_RNG_CLK_DISABLE


	)

2138 
	#__RNG_CLK_ENABLE
 
__HAL_RCC_RNG_CLK_ENABLE


	)

2139 
	#__RNG_CLK_SLEEP_DISABLE
 
__HAL_RCC_RNG_CLK_SLEEP_DISABLE


	)

2140 
	#__RNG_CLK_SLEEP_ENABLE
 
__HAL_RCC_RNG_CLK_SLEEP_ENABLE


	)

2141 
	#__RNG_FORCE_RESET
 
__HAL_RCC_RNG_FORCE_RESET


	)

2142 
	#__RNG_RELEASE_RESET
 
__HAL_RCC_RNG_RELEASE_RESET


	)

2143 
	#__SAI1_CLK_DISABLE
 
__HAL_RCC_SAI1_CLK_DISABLE


	)

2144 
	#__SAI1_CLK_ENABLE
 
__HAL_RCC_SAI1_CLK_ENABLE


	)

2145 
	#__SAI1_CLK_SLEEP_DISABLE
 
__HAL_RCC_SAI1_CLK_SLEEP_DISABLE


	)

2146 
	#__SAI1_CLK_SLEEP_ENABLE
 
__HAL_RCC_SAI1_CLK_SLEEP_ENABLE


	)

2147 
	#__SAI1_FORCE_RESET
 
__HAL_RCC_SAI1_FORCE_RESET


	)

2148 
	#__SAI1_RELEASE_RESET
 
__HAL_RCC_SAI1_RELEASE_RESET


	)

2149 
	#__SAI2_CLK_DISABLE
 
__HAL_RCC_SAI2_CLK_DISABLE


	)

2150 
	#__SAI2_CLK_ENABLE
 
__HAL_RCC_SAI2_CLK_ENABLE


	)

2151 
	#__SAI2_CLK_SLEEP_DISABLE
 
__HAL_RCC_SAI2_CLK_SLEEP_DISABLE


	)

2152 
	#__SAI2_CLK_SLEEP_ENABLE
 
__HAL_RCC_SAI2_CLK_SLEEP_ENABLE


	)

2153 
	#__SAI2_FORCE_RESET
 
__HAL_RCC_SAI2_FORCE_RESET


	)

2154 
	#__SAI2_RELEASE_RESET
 
__HAL_RCC_SAI2_RELEASE_RESET


	)

2155 
	#__SDIO_CLK_DISABLE
 
__HAL_RCC_SDIO_CLK_DISABLE


	)

2156 
	#__SDIO_CLK_ENABLE
 
__HAL_RCC_SDIO_CLK_ENABLE


	)

2157 
	#__SDMMC_CLK_DISABLE
 
__HAL_RCC_SDMMC_CLK_DISABLE


	)

2158 
	#__SDMMC_CLK_ENABLE
 
__HAL_RCC_SDMMC_CLK_ENABLE


	)

2159 
	#__SDMMC_CLK_SLEEP_DISABLE
 
__HAL_RCC_SDMMC_CLK_SLEEP_DISABLE


	)

2160 
	#__SDMMC_CLK_SLEEP_ENABLE
 
__HAL_RCC_SDMMC_CLK_SLEEP_ENABLE


	)

2161 
	#__SDMMC_FORCE_RESET
 
__HAL_RCC_SDMMC_FORCE_RESET


	)

2162 
	#__SDMMC_RELEASE_RESET
 
__HAL_RCC_SDMMC_RELEASE_RESET


	)

2163 
	#__SPI1_CLK_DISABLE
 
__HAL_RCC_SPI1_CLK_DISABLE


	)

2164 
	#__SPI1_CLK_ENABLE
 
__HAL_RCC_SPI1_CLK_ENABLE


	)

2165 
	#__SPI1_CLK_SLEEP_DISABLE
 
__HAL_RCC_SPI1_CLK_SLEEP_DISABLE


	)

2166 
	#__SPI1_CLK_SLEEP_ENABLE
 
__HAL_RCC_SPI1_CLK_SLEEP_ENABLE


	)

2167 
	#__SPI1_FORCE_RESET
 
__HAL_RCC_SPI1_FORCE_RESET


	)

2168 
	#__SPI1_RELEASE_RESET
 
__HAL_RCC_SPI1_RELEASE_RESET


	)

2169 
	#__SPI2_CLK_DISABLE
 
__HAL_RCC_SPI2_CLK_DISABLE


	)

2170 
	#__SPI2_CLK_ENABLE
 
__HAL_RCC_SPI2_CLK_ENABLE


	)

2171 
	#__SPI2_CLK_SLEEP_DISABLE
 
__HAL_RCC_SPI2_CLK_SLEEP_DISABLE


	)

2172 
	#__SPI2_CLK_SLEEP_ENABLE
 
__HAL_RCC_SPI2_CLK_SLEEP_ENABLE


	)

2173 
	#__SPI2_FORCE_RESET
 
__HAL_RCC_SPI2_FORCE_RESET


	)

2174 
	#__SPI2_RELEASE_RESET
 
__HAL_RCC_SPI2_RELEASE_RESET


	)

2175 
	#__SPI3_CLK_DISABLE
 
__HAL_RCC_SPI3_CLK_DISABLE


	)

2176 
	#__SPI3_CLK_ENABLE
 
__HAL_RCC_SPI3_CLK_ENABLE


	)

2177 
	#__SPI3_CLK_SLEEP_DISABLE
 
__HAL_RCC_SPI3_CLK_SLEEP_DISABLE


	)

2178 
	#__SPI3_CLK_SLEEP_ENABLE
 
__HAL_RCC_SPI3_CLK_SLEEP_ENABLE


	)

2179 
	#__SPI3_FORCE_RESET
 
__HAL_RCC_SPI3_FORCE_RESET


	)

2180 
	#__SPI3_RELEASE_RESET
 
__HAL_RCC_SPI3_RELEASE_RESET


	)

2181 
	#__SRAM_CLK_DISABLE
 
__HAL_RCC_SRAM_CLK_DISABLE


	)

2182 
	#__SRAM_CLK_ENABLE
 
__HAL_RCC_SRAM_CLK_ENABLE


	)

2183 
	#__SRAM1_CLK_SLEEP_DISABLE
 
__HAL_RCC_SRAM1_CLK_SLEEP_DISABLE


	)

2184 
	#__SRAM1_CLK_SLEEP_ENABLE
 
__HAL_RCC_SRAM1_CLK_SLEEP_ENABLE


	)

2185 
	#__SRAM2_CLK_SLEEP_DISABLE
 
__HAL_RCC_SRAM2_CLK_SLEEP_DISABLE


	)

2186 
	#__SRAM2_CLK_SLEEP_ENABLE
 
__HAL_RCC_SRAM2_CLK_SLEEP_ENABLE


	)

2187 
	#__SWPMI1_CLK_DISABLE
 
__HAL_RCC_SWPMI1_CLK_DISABLE


	)

2188 
	#__SWPMI1_CLK_ENABLE
 
__HAL_RCC_SWPMI1_CLK_ENABLE


	)

2189 
	#__SWPMI1_CLK_SLEEP_DISABLE
 
__HAL_RCC_SWPMI1_CLK_SLEEP_DISABLE


	)

2190 
	#__SWPMI1_CLK_SLEEP_ENABLE
 
__HAL_RCC_SWPMI1_CLK_SLEEP_ENABLE


	)

2191 
	#__SWPMI1_FORCE_RESET
 
__HAL_RCC_SWPMI1_FORCE_RESET


	)

2192 
	#__SWPMI1_RELEASE_RESET
 
__HAL_RCC_SWPMI1_RELEASE_RESET


	)

2193 
	#__SYSCFG_CLK_DISABLE
 
__HAL_RCC_SYSCFG_CLK_DISABLE


	)

2194 
	#__SYSCFG_CLK_ENABLE
 
__HAL_RCC_SYSCFG_CLK_ENABLE


	)

2195 
	#__SYSCFG_CLK_SLEEP_DISABLE
 
__HAL_RCC_SYSCFG_CLK_SLEEP_DISABLE


	)

2196 
	#__SYSCFG_CLK_SLEEP_ENABLE
 
__HAL_RCC_SYSCFG_CLK_SLEEP_ENABLE


	)

2197 
	#__SYSCFG_FORCE_RESET
 
__HAL_RCC_SYSCFG_FORCE_RESET


	)

2198 
	#__SYSCFG_RELEASE_RESET
 
__HAL_RCC_SYSCFG_RELEASE_RESET


	)

2199 
	#__TIM1_CLK_DISABLE
 
__HAL_RCC_TIM1_CLK_DISABLE


	)

2200 
	#__TIM1_CLK_ENABLE
 
__HAL_RCC_TIM1_CLK_ENABLE


	)

2201 
	#__TIM1_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM1_CLK_SLEEP_DISABLE


	)

2202 
	#__TIM1_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM1_CLK_SLEEP_ENABLE


	)

2203 
	#__TIM1_FORCE_RESET
 
__HAL_RCC_TIM1_FORCE_RESET


	)

2204 
	#__TIM1_RELEASE_RESET
 
__HAL_RCC_TIM1_RELEASE_RESET


	)

2205 
	#__TIM10_CLK_DISABLE
 
__HAL_RCC_TIM10_CLK_DISABLE


	)

2206 
	#__TIM10_CLK_ENABLE
 
__HAL_RCC_TIM10_CLK_ENABLE


	)

2207 
	#__TIM10_FORCE_RESET
 
__HAL_RCC_TIM10_FORCE_RESET


	)

2208 
	#__TIM10_RELEASE_RESET
 
__HAL_RCC_TIM10_RELEASE_RESET


	)

2209 
	#__TIM11_CLK_DISABLE
 
__HAL_RCC_TIM11_CLK_DISABLE


	)

2210 
	#__TIM11_CLK_ENABLE
 
__HAL_RCC_TIM11_CLK_ENABLE


	)

2211 
	#__TIM11_FORCE_RESET
 
__HAL_RCC_TIM11_FORCE_RESET


	)

2212 
	#__TIM11_RELEASE_RESET
 
__HAL_RCC_TIM11_RELEASE_RESET


	)

2213 
	#__TIM12_CLK_DISABLE
 
__HAL_RCC_TIM12_CLK_DISABLE


	)

2214 
	#__TIM12_CLK_ENABLE
 
__HAL_RCC_TIM12_CLK_ENABLE


	)

2215 
	#__TIM12_FORCE_RESET
 
__HAL_RCC_TIM12_FORCE_RESET


	)

2216 
	#__TIM12_RELEASE_RESET
 
__HAL_RCC_TIM12_RELEASE_RESET


	)

2217 
	#__TIM13_CLK_DISABLE
 
__HAL_RCC_TIM13_CLK_DISABLE


	)

2218 
	#__TIM13_CLK_ENABLE
 
__HAL_RCC_TIM13_CLK_ENABLE


	)

2219 
	#__TIM13_FORCE_RESET
 
__HAL_RCC_TIM13_FORCE_RESET


	)

2220 
	#__TIM13_RELEASE_RESET
 
__HAL_RCC_TIM13_RELEASE_RESET


	)

2221 
	#__TIM14_CLK_DISABLE
 
__HAL_RCC_TIM14_CLK_DISABLE


	)

2222 
	#__TIM14_CLK_ENABLE
 
__HAL_RCC_TIM14_CLK_ENABLE


	)

2223 
	#__TIM14_FORCE_RESET
 
__HAL_RCC_TIM14_FORCE_RESET


	)

2224 
	#__TIM14_RELEASE_RESET
 
__HAL_RCC_TIM14_RELEASE_RESET


	)

2225 
	#__TIM15_CLK_DISABLE
 
__HAL_RCC_TIM15_CLK_DISABLE


	)

2226 
	#__TIM15_CLK_ENABLE
 
__HAL_RCC_TIM15_CLK_ENABLE


	)

2227 
	#__TIM15_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM15_CLK_SLEEP_DISABLE


	)

2228 
	#__TIM15_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM15_CLK_SLEEP_ENABLE


	)

2229 
	#__TIM15_FORCE_RESET
 
__HAL_RCC_TIM15_FORCE_RESET


	)

2230 
	#__TIM15_RELEASE_RESET
 
__HAL_RCC_TIM15_RELEASE_RESET


	)

2231 
	#__TIM16_CLK_DISABLE
 
__HAL_RCC_TIM16_CLK_DISABLE


	)

2232 
	#__TIM16_CLK_ENABLE
 
__HAL_RCC_TIM16_CLK_ENABLE


	)

2233 
	#__TIM16_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM16_CLK_SLEEP_DISABLE


	)

2234 
	#__TIM16_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM16_CLK_SLEEP_ENABLE


	)

2235 
	#__TIM16_FORCE_RESET
 
__HAL_RCC_TIM16_FORCE_RESET


	)

2236 
	#__TIM16_RELEASE_RESET
 
__HAL_RCC_TIM16_RELEASE_RESET


	)

2237 
	#__TIM17_CLK_DISABLE
 
__HAL_RCC_TIM17_CLK_DISABLE


	)

2238 
	#__TIM17_CLK_ENABLE
 
__HAL_RCC_TIM17_CLK_ENABLE


	)

2239 
	#__TIM17_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM17_CLK_SLEEP_DISABLE


	)

2240 
	#__TIM17_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM17_CLK_SLEEP_ENABLE


	)

2241 
	#__TIM17_FORCE_RESET
 
__HAL_RCC_TIM17_FORCE_RESET


	)

2242 
	#__TIM17_RELEASE_RESET
 
__HAL_RCC_TIM17_RELEASE_RESET


	)

2243 
	#__TIM2_CLK_DISABLE
 
__HAL_RCC_TIM2_CLK_DISABLE


	)

2244 
	#__TIM2_CLK_ENABLE
 
__HAL_RCC_TIM2_CLK_ENABLE


	)

2245 
	#__TIM2_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM2_CLK_SLEEP_DISABLE


	)

2246 
	#__TIM2_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM2_CLK_SLEEP_ENABLE


	)

2247 
	#__TIM2_FORCE_RESET
 
__HAL_RCC_TIM2_FORCE_RESET


	)

2248 
	#__TIM2_RELEASE_RESET
 
__HAL_RCC_TIM2_RELEASE_RESET


	)

2249 
	#__TIM3_CLK_DISABLE
 
__HAL_RCC_TIM3_CLK_DISABLE


	)

2250 
	#__TIM3_CLK_ENABLE
 
__HAL_RCC_TIM3_CLK_ENABLE


	)

2251 
	#__TIM3_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM3_CLK_SLEEP_DISABLE


	)

2252 
	#__TIM3_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM3_CLK_SLEEP_ENABLE


	)

2253 
	#__TIM3_FORCE_RESET
 
__HAL_RCC_TIM3_FORCE_RESET


	)

2254 
	#__TIM3_RELEASE_RESET
 
__HAL_RCC_TIM3_RELEASE_RESET


	)

2255 
	#__TIM4_CLK_DISABLE
 
__HAL_RCC_TIM4_CLK_DISABLE


	)

2256 
	#__TIM4_CLK_ENABLE
 
__HAL_RCC_TIM4_CLK_ENABLE


	)

2257 
	#__TIM4_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM4_CLK_SLEEP_DISABLE


	)

2258 
	#__TIM4_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM4_CLK_SLEEP_ENABLE


	)

2259 
	#__TIM4_FORCE_RESET
 
__HAL_RCC_TIM4_FORCE_RESET


	)

2260 
	#__TIM4_RELEASE_RESET
 
__HAL_RCC_TIM4_RELEASE_RESET


	)

2261 
	#__TIM5_CLK_DISABLE
 
__HAL_RCC_TIM5_CLK_DISABLE


	)

2262 
	#__TIM5_CLK_ENABLE
 
__HAL_RCC_TIM5_CLK_ENABLE


	)

2263 
	#__TIM5_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM5_CLK_SLEEP_DISABLE


	)

2264 
	#__TIM5_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM5_CLK_SLEEP_ENABLE


	)

2265 
	#__TIM5_FORCE_RESET
 
__HAL_RCC_TIM5_FORCE_RESET


	)

2266 
	#__TIM5_RELEASE_RESET
 
__HAL_RCC_TIM5_RELEASE_RESET


	)

2267 
	#__TIM6_CLK_DISABLE
 
__HAL_RCC_TIM6_CLK_DISABLE


	)

2268 
	#__TIM6_CLK_ENABLE
 
__HAL_RCC_TIM6_CLK_ENABLE


	)

2269 
	#__TIM6_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM6_CLK_SLEEP_DISABLE


	)

2270 
	#__TIM6_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM6_CLK_SLEEP_ENABLE


	)

2271 
	#__TIM6_FORCE_RESET
 
__HAL_RCC_TIM6_FORCE_RESET


	)

2272 
	#__TIM6_RELEASE_RESET
 
__HAL_RCC_TIM6_RELEASE_RESET


	)

2273 
	#__TIM7_CLK_DISABLE
 
__HAL_RCC_TIM7_CLK_DISABLE


	)

2274 
	#__TIM7_CLK_ENABLE
 
__HAL_RCC_TIM7_CLK_ENABLE


	)

2275 
	#__TIM7_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM7_CLK_SLEEP_DISABLE


	)

2276 
	#__TIM7_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM7_CLK_SLEEP_ENABLE


	)

2277 
	#__TIM7_FORCE_RESET
 
__HAL_RCC_TIM7_FORCE_RESET


	)

2278 
	#__TIM7_RELEASE_RESET
 
__HAL_RCC_TIM7_RELEASE_RESET


	)

2279 
	#__TIM8_CLK_DISABLE
 
__HAL_RCC_TIM8_CLK_DISABLE


	)

2280 
	#__TIM8_CLK_ENABLE
 
__HAL_RCC_TIM8_CLK_ENABLE


	)

2281 
	#__TIM8_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM8_CLK_SLEEP_DISABLE


	)

2282 
	#__TIM8_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM8_CLK_SLEEP_ENABLE


	)

2283 
	#__TIM8_FORCE_RESET
 
__HAL_RCC_TIM8_FORCE_RESET


	)

2284 
	#__TIM8_RELEASE_RESET
 
__HAL_RCC_TIM8_RELEASE_RESET


	)

2285 
	#__TIM9_CLK_DISABLE
 
__HAL_RCC_TIM9_CLK_DISABLE


	)

2286 
	#__TIM9_CLK_ENABLE
 
__HAL_RCC_TIM9_CLK_ENABLE


	)

2287 
	#__TIM9_FORCE_RESET
 
__HAL_RCC_TIM9_FORCE_RESET


	)

2288 
	#__TIM9_RELEASE_RESET
 
__HAL_RCC_TIM9_RELEASE_RESET


	)

2289 
	#__TSC_CLK_DISABLE
 
__HAL_RCC_TSC_CLK_DISABLE


	)

2290 
	#__TSC_CLK_ENABLE
 
__HAL_RCC_TSC_CLK_ENABLE


	)

2291 
	#__TSC_CLK_SLEEP_DISABLE
 
__HAL_RCC_TSC_CLK_SLEEP_DISABLE


	)

2292 
	#__TSC_CLK_SLEEP_ENABLE
 
__HAL_RCC_TSC_CLK_SLEEP_ENABLE


	)

2293 
	#__TSC_FORCE_RESET
 
__HAL_RCC_TSC_FORCE_RESET


	)

2294 
	#__TSC_RELEASE_RESET
 
__HAL_RCC_TSC_RELEASE_RESET


	)

2295 
	#__UART4_CLK_DISABLE
 
__HAL_RCC_UART4_CLK_DISABLE


	)

2296 
	#__UART4_CLK_ENABLE
 
__HAL_RCC_UART4_CLK_ENABLE


	)

2297 
	#__UART4_CLK_SLEEP_DISABLE
 
__HAL_RCC_UART4_CLK_SLEEP_DISABLE


	)

2298 
	#__UART4_CLK_SLEEP_ENABLE
 
__HAL_RCC_UART4_CLK_SLEEP_ENABLE


	)

2299 
	#__UART4_FORCE_RESET
 
__HAL_RCC_UART4_FORCE_RESET


	)

2300 
	#__UART4_RELEASE_RESET
 
__HAL_RCC_UART4_RELEASE_RESET


	)

2301 
	#__UART5_CLK_DISABLE
 
__HAL_RCC_UART5_CLK_DISABLE


	)

2302 
	#__UART5_CLK_ENABLE
 
__HAL_RCC_UART5_CLK_ENABLE


	)

2303 
	#__UART5_CLK_SLEEP_DISABLE
 
__HAL_RCC_UART5_CLK_SLEEP_DISABLE


	)

2304 
	#__UART5_CLK_SLEEP_ENABLE
 
__HAL_RCC_UART5_CLK_SLEEP_ENABLE


	)

2305 
	#__UART5_FORCE_RESET
 
__HAL_RCC_UART5_FORCE_RESET


	)

2306 
	#__UART5_RELEASE_RESET
 
__HAL_RCC_UART5_RELEASE_RESET


	)

2307 
	#__USART1_CLK_DISABLE
 
__HAL_RCC_USART1_CLK_DISABLE


	)

2308 
	#__USART1_CLK_ENABLE
 
__HAL_RCC_USART1_CLK_ENABLE


	)

2309 
	#__USART1_CLK_SLEEP_DISABLE
 
__HAL_RCC_USART1_CLK_SLEEP_DISABLE


	)

2310 
	#__USART1_CLK_SLEEP_ENABLE
 
__HAL_RCC_USART1_CLK_SLEEP_ENABLE


	)

2311 
	#__USART1_FORCE_RESET
 
__HAL_RCC_USART1_FORCE_RESET


	)

2312 
	#__USART1_RELEASE_RESET
 
__HAL_RCC_USART1_RELEASE_RESET


	)

2313 
	#__USART2_CLK_DISABLE
 
__HAL_RCC_USART2_CLK_DISABLE


	)

2314 
	#__USART2_CLK_ENABLE
 
__HAL_RCC_USART2_CLK_ENABLE


	)

2315 
	#__USART2_CLK_SLEEP_DISABLE
 
__HAL_RCC_USART2_CLK_SLEEP_DISABLE


	)

2316 
	#__USART2_CLK_SLEEP_ENABLE
 
__HAL_RCC_USART2_CLK_SLEEP_ENABLE


	)

2317 
	#__USART2_FORCE_RESET
 
__HAL_RCC_USART2_FORCE_RESET


	)

2318 
	#__USART2_RELEASE_RESET
 
__HAL_RCC_USART2_RELEASE_RESET


	)

2319 
	#__USART3_CLK_DISABLE
 
__HAL_RCC_USART3_CLK_DISABLE


	)

2320 
	#__USART3_CLK_ENABLE
 
__HAL_RCC_USART3_CLK_ENABLE


	)

2321 
	#__USART3_CLK_SLEEP_DISABLE
 
__HAL_RCC_USART3_CLK_SLEEP_DISABLE


	)

2322 
	#__USART3_CLK_SLEEP_ENABLE
 
__HAL_RCC_USART3_CLK_SLEEP_ENABLE


	)

2323 
	#__USART3_FORCE_RESET
 
__HAL_RCC_USART3_FORCE_RESET


	)

2324 
	#__USART3_RELEASE_RESET
 
__HAL_RCC_USART3_RELEASE_RESET


	)

2325 
	#__USART4_CLK_DISABLE
 
__HAL_RCC_UART4_CLK_DISABLE


	)

2326 
	#__USART4_CLK_ENABLE
 
__HAL_RCC_UART4_CLK_ENABLE


	)

2327 
	#__USART4_CLK_SLEEP_ENABLE
 
__HAL_RCC_UART4_CLK_SLEEP_ENABLE


	)

2328 
	#__USART4_CLK_SLEEP_DISABLE
 
__HAL_RCC_UART4_CLK_SLEEP_DISABLE


	)

2329 
	#__USART4_FORCE_RESET
 
__HAL_RCC_UART4_FORCE_RESET


	)

2330 
	#__USART4_RELEASE_RESET
 
__HAL_RCC_UART4_RELEASE_RESET


	)

2331 
	#__USART5_CLK_DISABLE
 
__HAL_RCC_UART5_CLK_DISABLE


	)

2332 
	#__USART5_CLK_ENABLE
 
__HAL_RCC_UART5_CLK_ENABLE


	)

2333 
	#__USART5_CLK_SLEEP_ENABLE
 
__HAL_RCC_UART5_CLK_SLEEP_ENABLE


	)

2334 
	#__USART5_CLK_SLEEP_DISABLE
 
__HAL_RCC_UART5_CLK_SLEEP_DISABLE


	)

2335 
	#__USART5_FORCE_RESET
 
__HAL_RCC_UART5_FORCE_RESET


	)

2336 
	#__USART5_RELEASE_RESET
 
__HAL_RCC_UART5_RELEASE_RESET


	)

2337 
	#__USART7_CLK_DISABLE
 
__HAL_RCC_UART7_CLK_DISABLE


	)

2338 
	#__USART7_CLK_ENABLE
 
__HAL_RCC_UART7_CLK_ENABLE


	)

2339 
	#__USART7_FORCE_RESET
 
__HAL_RCC_UART7_FORCE_RESET


	)

2340 
	#__USART7_RELEASE_RESET
 
__HAL_RCC_UART7_RELEASE_RESET


	)

2341 
	#__USART8_CLK_DISABLE
 
__HAL_RCC_UART8_CLK_DISABLE


	)

2342 
	#__USART8_CLK_ENABLE
 
__HAL_RCC_UART8_CLK_ENABLE


	)

2343 
	#__USART8_FORCE_RESET
 
__HAL_RCC_UART8_FORCE_RESET


	)

2344 
	#__USART8_RELEASE_RESET
 
__HAL_RCC_UART8_RELEASE_RESET


	)

2345 
	#__USB_CLK_DISABLE
 
__HAL_RCC_USB_CLK_DISABLE


	)

2346 
	#__USB_CLK_ENABLE
 
__HAL_RCC_USB_CLK_ENABLE


	)

2347 
	#__USB_FORCE_RESET
 
__HAL_RCC_USB_FORCE_RESET


	)

2348 
	#__USB_CLK_SLEEP_ENABLE
 
__HAL_RCC_USB_CLK_SLEEP_ENABLE


	)

2349 
	#__USB_CLK_SLEEP_DISABLE
 
__HAL_RCC_USB_CLK_SLEEP_DISABLE


	)

2350 
	#__USB_OTG_FS_CLK_DISABLE
 
__HAL_RCC_USB_OTG_FS_CLK_DISABLE


	)

2351 
	#__USB_OTG_FS_CLK_ENABLE
 
__HAL_RCC_USB_OTG_FS_CLK_ENABLE


	)

2352 
	#__USB_RELEASE_RESET
 
__HAL_RCC_USB_RELEASE_RESET


	)

2353 
	#__WWDG_CLK_DISABLE
 
__HAL_RCC_WWDG_CLK_DISABLE


	)

2354 
	#__WWDG_CLK_ENABLE
 
__HAL_RCC_WWDG_CLK_ENABLE


	)

2355 
	#__WWDG_CLK_SLEEP_DISABLE
 
__HAL_RCC_WWDG_CLK_SLEEP_DISABLE


	)

2356 
	#__WWDG_CLK_SLEEP_ENABLE
 
__HAL_RCC_WWDG_CLK_SLEEP_ENABLE


	)

2357 
	#__WWDG_FORCE_RESET
 
__HAL_RCC_WWDG_FORCE_RESET


	)

2358 
	#__WWDG_RELEASE_RESET
 
__HAL_RCC_WWDG_RELEASE_RESET


	)

2359 
	#__TIM21_CLK_ENABLE
 
__HAL_RCC_TIM21_CLK_ENABLE


	)

2360 
	#__TIM21_CLK_DISABLE
 
__HAL_RCC_TIM21_CLK_DISABLE


	)

2361 
	#__TIM21_FORCE_RESET
 
__HAL_RCC_TIM21_FORCE_RESET


	)

2362 
	#__TIM21_RELEASE_RESET
 
__HAL_RCC_TIM21_RELEASE_RESET


	)

2363 
	#__TIM21_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM21_CLK_SLEEP_ENABLE


	)

2364 
	#__TIM21_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM21_CLK_SLEEP_DISABLE


	)

2365 
	#__TIM22_CLK_ENABLE
 
__HAL_RCC_TIM22_CLK_ENABLE


	)

2366 
	#__TIM22_CLK_DISABLE
 
__HAL_RCC_TIM22_CLK_DISABLE


	)

2367 
	#__TIM22_FORCE_RESET
 
__HAL_RCC_TIM22_FORCE_RESET


	)

2368 
	#__TIM22_RELEASE_RESET
 
__HAL_RCC_TIM22_RELEASE_RESET


	)

2369 
	#__TIM22_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM22_CLK_SLEEP_ENABLE


	)

2370 
	#__TIM22_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM22_CLK_SLEEP_DISABLE


	)

2371 
	#__CRS_CLK_DISABLE
 
__HAL_RCC_CRS_CLK_DISABLE


	)

2372 
	#__CRS_CLK_ENABLE
 
__HAL_RCC_CRS_CLK_ENABLE


	)

2373 
	#__CRS_CLK_SLEEP_DISABLE
 
__HAL_RCC_CRS_CLK_SLEEP_DISABLE


	)

2374 
	#__CRS_CLK_SLEEP_ENABLE
 
__HAL_RCC_CRS_CLK_SLEEP_ENABLE


	)

2375 
	#__CRS_FORCE_RESET
 
__HAL_RCC_CRS_FORCE_RESET


	)

2376 
	#__CRS_RELEASE_RESET
 
__HAL_RCC_CRS_RELEASE_RESET


	)

2377 
	#__RCC_BACKUPRESET_FORCE
 
__HAL_RCC_BACKUPRESET_FORCE


	)

2378 
	#__RCC_BACKUPRESET_RELEASE
 
__HAL_RCC_BACKUPRESET_RELEASE


	)

2380 
	#__USB_OTG_FS_FORCE_RESET
 
__HAL_RCC_USB_OTG_FS_FORCE_RESET


	)

2381 
	#__USB_OTG_FS_RELEASE_RESET
 
__HAL_RCC_USB_OTG_FS_RELEASE_RESET


	)

2382 
	#__USB_OTG_FS_CLK_SLEEP_ENABLE
 
__HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE


	)

2383 
	#__USB_OTG_FS_CLK_SLEEP_DISABLE
 
__HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE


	)

2384 
	#__USB_OTG_HS_CLK_DISABLE
 
__HAL_RCC_USB_OTG_HS_CLK_DISABLE


	)

2385 
	#__USB_OTG_HS_CLK_ENABLE
 
__HAL_RCC_USB_OTG_HS_CLK_ENABLE


	)

2386 
	#__USB_OTG_HS_ULPI_CLK_ENABLE
 
__HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE


	)

2387 
	#__USB_OTG_HS_ULPI_CLK_DISABLE
 
__HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE


	)

2388 
	#__TIM9_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM9_CLK_SLEEP_ENABLE


	)

2389 
	#__TIM9_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM9_CLK_SLEEP_DISABLE


	)

2390 
	#__TIM10_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM10_CLK_SLEEP_ENABLE


	)

2391 
	#__TIM10_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM10_CLK_SLEEP_DISABLE


	)

2392 
	#__TIM11_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM11_CLK_SLEEP_ENABLE


	)

2393 
	#__TIM11_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM11_CLK_SLEEP_DISABLE


	)

2394 
	#__ETHMACPTP_CLK_SLEEP_ENABLE
 
__HAL_RCC_ETHMACPTP_CLK_SLEEP_ENABLE


	)

2395 
	#__ETHMACPTP_CLK_SLEEP_DISABLE
 
__HAL_RCC_ETHMACPTP_CLK_SLEEP_DISABLE


	)

2396 
	#__ETHMACPTP_CLK_ENABLE
 
__HAL_RCC_ETHMACPTP_CLK_ENABLE


	)

2397 
	#__ETHMACPTP_CLK_DISABLE
 
__HAL_RCC_ETHMACPTP_CLK_DISABLE


	)

2398 
	#__HASH_CLK_ENABLE
 
__HAL_RCC_HASH_CLK_ENABLE


	)

2399 
	#__HASH_FORCE_RESET
 
__HAL_RCC_HASH_FORCE_RESET


	)

2400 
	#__HASH_RELEASE_RESET
 
__HAL_RCC_HASH_RELEASE_RESET


	)

2401 
	#__HASH_CLK_SLEEP_ENABLE
 
__HAL_RCC_HASH_CLK_SLEEP_ENABLE


	)

2402 
	#__HASH_CLK_SLEEP_DISABLE
 
__HAL_RCC_HASH_CLK_SLEEP_DISABLE


	)

2403 
	#__HASH_CLK_DISABLE
 
__HAL_RCC_HASH_CLK_DISABLE


	)

2404 
	#__SPI5_CLK_ENABLE
 
__HAL_RCC_SPI5_CLK_ENABLE


	)

2405 
	#__SPI5_CLK_DISABLE
 
__HAL_RCC_SPI5_CLK_DISABLE


	)

2406 
	#__SPI5_FORCE_RESET
 
__HAL_RCC_SPI5_FORCE_RESET


	)

2407 
	#__SPI5_RELEASE_RESET
 
__HAL_RCC_SPI5_RELEASE_RESET


	)

2408 
	#__SPI5_CLK_SLEEP_ENABLE
 
__HAL_RCC_SPI5_CLK_SLEEP_ENABLE


	)

2409 
	#__SPI5_CLK_SLEEP_DISABLE
 
__HAL_RCC_SPI5_CLK_SLEEP_DISABLE


	)

2410 
	#__SPI6_CLK_ENABLE
 
__HAL_RCC_SPI6_CLK_ENABLE


	)

2411 
	#__SPI6_CLK_DISABLE
 
__HAL_RCC_SPI6_CLK_DISABLE


	)

2412 
	#__SPI6_FORCE_RESET
 
__HAL_RCC_SPI6_FORCE_RESET


	)

2413 
	#__SPI6_RELEASE_RESET
 
__HAL_RCC_SPI6_RELEASE_RESET


	)

2414 
	#__SPI6_CLK_SLEEP_ENABLE
 
__HAL_RCC_SPI6_CLK_SLEEP_ENABLE


	)

2415 
	#__SPI6_CLK_SLEEP_DISABLE
 
__HAL_RCC_SPI6_CLK_SLEEP_DISABLE


	)

2416 
	#__LTDC_CLK_ENABLE
 
__HAL_RCC_LTDC_CLK_ENABLE


	)

2417 
	#__LTDC_CLK_DISABLE
 
__HAL_RCC_LTDC_CLK_DISABLE


	)

2418 
	#__LTDC_FORCE_RESET
 
__HAL_RCC_LTDC_FORCE_RESET


	)

2419 
	#__LTDC_RELEASE_RESET
 
__HAL_RCC_LTDC_RELEASE_RESET


	)

2420 
	#__LTDC_CLK_SLEEP_ENABLE
 
__HAL_RCC_LTDC_CLK_SLEEP_ENABLE


	)

2421 
	#__ETHMAC_CLK_SLEEP_ENABLE
 
__HAL_RCC_ETHMAC_CLK_SLEEP_ENABLE


	)

2422 
	#__ETHMAC_CLK_SLEEP_DISABLE
 
__HAL_RCC_ETHMAC_CLK_SLEEP_DISABLE


	)

2423 
	#__ETHMACTX_CLK_SLEEP_ENABLE
 
__HAL_RCC_ETHMACTX_CLK_SLEEP_ENABLE


	)

2424 
	#__ETHMACTX_CLK_SLEEP_DISABLE
 
__HAL_RCC_ETHMACTX_CLK_SLEEP_DISABLE


	)

2425 
	#__ETHMACRX_CLK_SLEEP_ENABLE
 
__HAL_RCC_ETHMACRX_CLK_SLEEP_ENABLE


	)

2426 
	#__ETHMACRX_CLK_SLEEP_DISABLE
 
__HAL_RCC_ETHMACRX_CLK_SLEEP_DISABLE


	)

2427 
	#__TIM12_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM12_CLK_SLEEP_ENABLE


	)

2428 
	#__TIM12_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM12_CLK_SLEEP_DISABLE


	)

2429 
	#__TIM13_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM13_CLK_SLEEP_ENABLE


	)

2430 
	#__TIM13_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM13_CLK_SLEEP_DISABLE


	)

2431 
	#__TIM14_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM14_CLK_SLEEP_ENABLE


	)

2432 
	#__TIM14_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM14_CLK_SLEEP_DISABLE


	)

2433 
	#__BKPSRAM_CLK_ENABLE
 
__HAL_RCC_BKPSRAM_CLK_ENABLE


	)

2434 
	#__BKPSRAM_CLK_DISABLE
 
__HAL_RCC_BKPSRAM_CLK_DISABLE


	)

2435 
	#__BKPSRAM_CLK_SLEEP_ENABLE
 
__HAL_RCC_BKPSRAM_CLK_SLEEP_ENABLE


	)

2436 
	#__BKPSRAM_CLK_SLEEP_DISABLE
 
__HAL_RCC_BKPSRAM_CLK_SLEEP_DISABLE


	)

2437 
	#__CCMDATARAMEN_CLK_ENABLE
 
__HAL_RCC_CCMDATARAMEN_CLK_ENABLE


	)

2438 
	#__CCMDATARAMEN_CLK_DISABLE
 
__HAL_RCC_CCMDATARAMEN_CLK_DISABLE


	)

2439 
	#__USART6_CLK_ENABLE
 
__HAL_RCC_USART6_CLK_ENABLE


	)

2440 
	#__USART6_CLK_DISABLE
 
__HAL_RCC_USART6_CLK_DISABLE


	)

2441 
	#__USART6_FORCE_RESET
 
__HAL_RCC_USART6_FORCE_RESET


	)

2442 
	#__USART6_RELEASE_RESET
 
__HAL_RCC_USART6_RELEASE_RESET


	)

2443 
	#__USART6_CLK_SLEEP_ENABLE
 
__HAL_RCC_USART6_CLK_SLEEP_ENABLE


	)

2444 
	#__USART6_CLK_SLEEP_DISABLE
 
__HAL_RCC_USART6_CLK_SLEEP_DISABLE


	)

2445 
	#__SPI4_CLK_ENABLE
 
__HAL_RCC_SPI4_CLK_ENABLE


	)

2446 
	#__SPI4_CLK_DISABLE
 
__HAL_RCC_SPI4_CLK_DISABLE


	)

2447 
	#__SPI4_FORCE_RESET
 
__HAL_RCC_SPI4_FORCE_RESET


	)

2448 
	#__SPI4_RELEASE_RESET
 
__HAL_RCC_SPI4_RELEASE_RESET


	)

2449 
	#__SPI4_CLK_SLEEP_ENABLE
 
__HAL_RCC_SPI4_CLK_SLEEP_ENABLE


	)

2450 
	#__SPI4_CLK_SLEEP_DISABLE
 
__HAL_RCC_SPI4_CLK_SLEEP_DISABLE


	)

2451 
	#__GPIOI_CLK_ENABLE
 
__HAL_RCC_GPIOI_CLK_ENABLE


	)

2452 
	#__GPIOI_CLK_DISABLE
 
__HAL_RCC_GPIOI_CLK_DISABLE


	)

2453 
	#__GPIOI_FORCE_RESET
 
__HAL_RCC_GPIOI_FORCE_RESET


	)

2454 
	#__GPIOI_RELEASE_RESET
 
__HAL_RCC_GPIOI_RELEASE_RESET


	)

2455 
	#__GPIOI_CLK_SLEEP_ENABLE
 
__HAL_RCC_GPIOI_CLK_SLEEP_ENABLE


	)

2456 
	#__GPIOI_CLK_SLEEP_DISABLE
 
__HAL_RCC_GPIOI_CLK_SLEEP_DISABLE


	)

2457 
	#__GPIOJ_CLK_ENABLE
 
__HAL_RCC_GPIOJ_CLK_ENABLE


	)

2458 
	#__GPIOJ_CLK_DISABLE
 
__HAL_RCC_GPIOJ_CLK_DISABLE


	)

2459 
	#__GPIOJ_FORCE_RESET
 
__HAL_RCC_GPIOJ_FORCE_RESET


	)

2460 
	#__GPIOJ_RELEASE_RESET
 
__HAL_RCC_GPIOJ_RELEASE_RESET


	)

2461 
	#__GPIOJ_CLK_SLEEP_ENABLE
 
__HAL_RCC_GPIOJ_CLK_SLEEP_ENABLE


	)

2462 
	#__GPIOJ_CLK_SLEEP_DISABLE
 
__HAL_RCC_GPIOJ_CLK_SLEEP_DISABLE


	)

2463 
	#__GPIOK_CLK_ENABLE
 
__HAL_RCC_GPIOK_CLK_ENABLE


	)

2464 
	#__GPIOK_CLK_DISABLE
 
__HAL_RCC_GPIOK_CLK_DISABLE


	)

2465 
	#__GPIOK_RELEASE_RESET
 
__HAL_RCC_GPIOK_RELEASE_RESET


	)

2466 
	#__GPIOK_CLK_SLEEP_ENABLE
 
__HAL_RCC_GPIOK_CLK_SLEEP_ENABLE


	)

2467 
	#__GPIOK_CLK_SLEEP_DISABLE
 
__HAL_RCC_GPIOK_CLK_SLEEP_DISABLE


	)

2468 
	#__ETH_CLK_ENABLE
 
__HAL_RCC_ETH_CLK_ENABLE


	)

2469 
	#__ETH_CLK_DISABLE
 
__HAL_RCC_ETH_CLK_DISABLE


	)

2470 
	#__DCMI_CLK_ENABLE
 
__HAL_RCC_DCMI_CLK_ENABLE


	)

2471 
	#__DCMI_CLK_DISABLE
 
__HAL_RCC_DCMI_CLK_DISABLE


	)

2472 
	#__DCMI_FORCE_RESET
 
__HAL_RCC_DCMI_FORCE_RESET


	)

2473 
	#__DCMI_RELEASE_RESET
 
__HAL_RCC_DCMI_RELEASE_RESET


	)

2474 
	#__DCMI_CLK_SLEEP_ENABLE
 
__HAL_RCC_DCMI_CLK_SLEEP_ENABLE


	)

2475 
	#__DCMI_CLK_SLEEP_DISABLE
 
__HAL_RCC_DCMI_CLK_SLEEP_DISABLE


	)

2476 
	#__UART7_CLK_ENABLE
 
__HAL_RCC_UART7_CLK_ENABLE


	)

2477 
	#__UART7_CLK_DISABLE
 
__HAL_RCC_UART7_CLK_DISABLE


	)

2478 
	#__UART7_RELEASE_RESET
 
__HAL_RCC_UART7_RELEASE_RESET


	)

2479 
	#__UART7_FORCE_RESET
 
__HAL_RCC_UART7_FORCE_RESET


	)

2480 
	#__UART7_CLK_SLEEP_ENABLE
 
__HAL_RCC_UART7_CLK_SLEEP_ENABLE


	)

2481 
	#__UART7_CLK_SLEEP_DISABLE
 
__HAL_RCC_UART7_CLK_SLEEP_DISABLE


	)

2482 
	#__UART8_CLK_ENABLE
 
__HAL_RCC_UART8_CLK_ENABLE


	)

2483 
	#__UART8_CLK_DISABLE
 
__HAL_RCC_UART8_CLK_DISABLE


	)

2484 
	#__UART8_FORCE_RESET
 
__HAL_RCC_UART8_FORCE_RESET


	)

2485 
	#__UART8_RELEASE_RESET
 
__HAL_RCC_UART8_RELEASE_RESET


	)

2486 
	#__UART8_CLK_SLEEP_ENABLE
 
__HAL_RCC_UART8_CLK_SLEEP_ENABLE


	)

2487 
	#__UART8_CLK_SLEEP_DISABLE
 
__HAL_RCC_UART8_CLK_SLEEP_DISABLE


	)

2488 
	#__OTGHS_CLK_SLEEP_ENABLE
 
__HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE


	)

2489 
	#__OTGHS_CLK_SLEEP_DISABLE
 
__HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE


	)

2490 
	#__OTGHS_FORCE_RESET
 
__HAL_RCC_USB_OTG_HS_FORCE_RESET


	)

2491 
	#__OTGHS_RELEASE_RESET
 
__HAL_RCC_USB_OTG_HS_RELEASE_RESET


	)

2492 
	#__OTGHSULPI_CLK_SLEEP_ENABLE
 
__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE


	)

2493 
	#__OTGHSULPI_CLK_SLEEP_DISABLE
 
__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE


	)

2494 
	#__HAL_RCC_OTGHS_CLK_SLEEP_ENABLE
 
__HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE


	)

2495 
	#__HAL_RCC_OTGHS_CLK_SLEEP_DISABLE
 
__HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE


	)

2496 
	#__HAL_RCC_OTGHS_IS_CLK_SLEEP_ENABLED
 
__HAL_RCC_USB_OTG_HS_IS_CLK_SLEEP_ENABLED


	)

2497 
	#__HAL_RCC_OTGHS_IS_CLK_SLEEP_DISABLED
 
__HAL_RCC_USB_OTG_HS_IS_CLK_SLEEP_DISABLED


	)

2498 
	#__HAL_RCC_OTGHS_FORCE_RESET
 
__HAL_RCC_USB_OTG_HS_FORCE_RESET


	)

2499 
	#__HAL_RCC_OTGHS_RELEASE_RESET
 
__HAL_RCC_USB_OTG_HS_RELEASE_RESET


	)

2500 
	#__HAL_RCC_OTGHSULPI_CLK_SLEEP_ENABLE
 
__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE


	)

2501 
	#__HAL_RCC_OTGHSULPI_CLK_SLEEP_DISABLE
 
__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE


	)

2502 
	#__HAL_RCC_OTGHSULPI_IS_CLK_SLEEP_ENABLED
 
__HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_SLEEP_ENABLED


	)

2503 
	#__HAL_RCC_OTGHSULPI_IS_CLK_SLEEP_DISABLED
 
__HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_SLEEP_DISABLED


	)

2504 
	#__SRAM3_CLK_SLEEP_ENABLE
 
__HAL_RCC_SRAM3_CLK_SLEEP_ENABLE


	)

2505 
	#__CAN2_CLK_SLEEP_ENABLE
 
__HAL_RCC_CAN2_CLK_SLEEP_ENABLE


	)

2506 
	#__CAN2_CLK_SLEEP_DISABLE
 
__HAL_RCC_CAN2_CLK_SLEEP_DISABLE


	)

2507 
	#__DAC_CLK_SLEEP_ENABLE
 
__HAL_RCC_DAC_CLK_SLEEP_ENABLE


	)

2508 
	#__DAC_CLK_SLEEP_DISABLE
 
__HAL_RCC_DAC_CLK_SLEEP_DISABLE


	)

2509 
	#__ADC2_CLK_SLEEP_ENABLE
 
__HAL_RCC_ADC2_CLK_SLEEP_ENABLE


	)

2510 
	#__ADC2_CLK_SLEEP_DISABLE
 
__HAL_RCC_ADC2_CLK_SLEEP_DISABLE


	)

2511 
	#__ADC3_CLK_SLEEP_ENABLE
 
__HAL_RCC_ADC3_CLK_SLEEP_ENABLE


	)

2512 
	#__ADC3_CLK_SLEEP_DISABLE
 
__HAL_RCC_ADC3_CLK_SLEEP_DISABLE


	)

2513 
	#__FSMC_FORCE_RESET
 
__HAL_RCC_FSMC_FORCE_RESET


	)

2514 
	#__FSMC_RELEASE_RESET
 
__HAL_RCC_FSMC_RELEASE_RESET


	)

2515 
	#__FSMC_CLK_SLEEP_ENABLE
 
__HAL_RCC_FSMC_CLK_SLEEP_ENABLE


	)

2516 
	#__FSMC_CLK_SLEEP_DISABLE
 
__HAL_RCC_FSMC_CLK_SLEEP_DISABLE


	)

2517 
	#__SDIO_FORCE_RESET
 
__HAL_RCC_SDIO_FORCE_RESET


	)

2518 
	#__SDIO_RELEASE_RESET
 
__HAL_RCC_SDIO_RELEASE_RESET


	)

2519 
	#__SDIO_CLK_SLEEP_DISABLE
 
__HAL_RCC_SDIO_CLK_SLEEP_DISABLE


	)

2520 
	#__SDIO_CLK_SLEEP_ENABLE
 
__HAL_RCC_SDIO_CLK_SLEEP_ENABLE


	)

2521 
	#__DMA2D_CLK_ENABLE
 
__HAL_RCC_DMA2D_CLK_ENABLE


	)

2522 
	#__DMA2D_CLK_DISABLE
 
__HAL_RCC_DMA2D_CLK_DISABLE


	)

2523 
	#__DMA2D_FORCE_RESET
 
__HAL_RCC_DMA2D_FORCE_RESET


	)

2524 
	#__DMA2D_RELEASE_RESET
 
__HAL_RCC_DMA2D_RELEASE_RESET


	)

2525 
	#__DMA2D_CLK_SLEEP_ENABLE
 
__HAL_RCC_DMA2D_CLK_SLEEP_ENABLE


	)

2526 
	#__DMA2D_CLK_SLEEP_DISABLE
 
__HAL_RCC_DMA2D_CLK_SLEEP_DISABLE


	)

2529 
	#__HAL_RCC_OTGFS_FORCE_RESET
 
__HAL_RCC_USB_OTG_FS_FORCE_RESET


	)

2530 
	#__HAL_RCC_OTGFS_RELEASE_RESET
 
__HAL_RCC_USB_OTG_FS_RELEASE_RESET


	)

2532 
	#__ADC12_CLK_ENABLE
 
__HAL_RCC_ADC12_CLK_ENABLE


	)

2533 
	#__ADC12_CLK_DISABLE
 
__HAL_RCC_ADC12_CLK_DISABLE


	)

2534 
	#__ADC34_CLK_ENABLE
 
__HAL_RCC_ADC34_CLK_ENABLE


	)

2535 
	#__ADC34_CLK_DISABLE
 
__HAL_RCC_ADC34_CLK_DISABLE


	)

2536 
	#__DAC2_CLK_ENABLE
 
__HAL_RCC_DAC2_CLK_ENABLE


	)

2537 
	#__DAC2_CLK_DISABLE
 
__HAL_RCC_DAC2_CLK_DISABLE


	)

2538 
	#__TIM18_CLK_ENABLE
 
__HAL_RCC_TIM18_CLK_ENABLE


	)

2539 
	#__TIM18_CLK_DISABLE
 
__HAL_RCC_TIM18_CLK_DISABLE


	)

2540 
	#__TIM19_CLK_ENABLE
 
__HAL_RCC_TIM19_CLK_ENABLE


	)

2541 
	#__TIM19_CLK_DISABLE
 
__HAL_RCC_TIM19_CLK_DISABLE


	)

2542 
	#__TIM20_CLK_ENABLE
 
__HAL_RCC_TIM20_CLK_ENABLE


	)

2543 
	#__TIM20_CLK_DISABLE
 
__HAL_RCC_TIM20_CLK_DISABLE


	)

2544 
	#__HRTIM1_CLK_ENABLE
 
__HAL_RCC_HRTIM1_CLK_ENABLE


	)

2545 
	#__HRTIM1_CLK_DISABLE
 
__HAL_RCC_HRTIM1_CLK_DISABLE


	)

2546 
	#__SDADC1_CLK_ENABLE
 
__HAL_RCC_SDADC1_CLK_ENABLE


	)

2547 
	#__SDADC2_CLK_ENABLE
 
__HAL_RCC_SDADC2_CLK_ENABLE


	)

2548 
	#__SDADC3_CLK_ENABLE
 
__HAL_RCC_SDADC3_CLK_ENABLE


	)

2549 
	#__SDADC1_CLK_DISABLE
 
__HAL_RCC_SDADC1_CLK_DISABLE


	)

2550 
	#__SDADC2_CLK_DISABLE
 
__HAL_RCC_SDADC2_CLK_DISABLE


	)

2551 
	#__SDADC3_CLK_DISABLE
 
__HAL_RCC_SDADC3_CLK_DISABLE


	)

2553 
	#__ADC12_FORCE_RESET
 
__HAL_RCC_ADC12_FORCE_RESET


	)

2554 
	#__ADC12_RELEASE_RESET
 
__HAL_RCC_ADC12_RELEASE_RESET


	)

2555 
	#__ADC34_FORCE_RESET
 
__HAL_RCC_ADC34_FORCE_RESET


	)

2556 
	#__ADC34_RELEASE_RESET
 
__HAL_RCC_ADC34_RELEASE_RESET


	)

2557 
	#__DAC2_FORCE_RESET
 
__HAL_RCC_DAC2_FORCE_RESET


	)

2558 
	#__DAC2_RELEASE_RESET
 
__HAL_RCC_DAC2_RELEASE_RESET


	)

2559 
	#__TIM18_FORCE_RESET
 
__HAL_RCC_TIM18_FORCE_RESET


	)

2560 
	#__TIM18_RELEASE_RESET
 
__HAL_RCC_TIM18_RELEASE_RESET


	)

2561 
	#__TIM19_FORCE_RESET
 
__HAL_RCC_TIM19_FORCE_RESET


	)

2562 
	#__TIM19_RELEASE_RESET
 
__HAL_RCC_TIM19_RELEASE_RESET


	)

2563 
	#__TIM20_FORCE_RESET
 
__HAL_RCC_TIM20_FORCE_RESET


	)

2564 
	#__TIM20_RELEASE_RESET
 
__HAL_RCC_TIM20_RELEASE_RESET


	)

2565 
	#__HRTIM1_FORCE_RESET
 
__HAL_RCC_HRTIM1_FORCE_RESET


	)

2566 
	#__HRTIM1_RELEASE_RESET
 
__HAL_RCC_HRTIM1_RELEASE_RESET


	)

2567 
	#__SDADC1_FORCE_RESET
 
__HAL_RCC_SDADC1_FORCE_RESET


	)

2568 
	#__SDADC2_FORCE_RESET
 
__HAL_RCC_SDADC2_FORCE_RESET


	)

2569 
	#__SDADC3_FORCE_RESET
 
__HAL_RCC_SDADC3_FORCE_RESET


	)

2570 
	#__SDADC1_RELEASE_RESET
 
__HAL_RCC_SDADC1_RELEASE_RESET


	)

2571 
	#__SDADC2_RELEASE_RESET
 
__HAL_RCC_SDADC2_RELEASE_RESET


	)

2572 
	#__SDADC3_RELEASE_RESET
 
__HAL_RCC_SDADC3_RELEASE_RESET


	)

2574 
	#__ADC1_IS_CLK_ENABLED
 
__HAL_RCC_ADC1_IS_CLK_ENABLED


	)

2575 
	#__ADC1_IS_CLK_DISABLED
 
__HAL_RCC_ADC1_IS_CLK_DISABLED


	)

2576 
	#__ADC12_IS_CLK_ENABLED
 
__HAL_RCC_ADC12_IS_CLK_ENABLED


	)

2577 
	#__ADC12_IS_CLK_DISABLED
 
__HAL_RCC_ADC12_IS_CLK_DISABLED


	)

2578 
	#__ADC34_IS_CLK_ENABLED
 
__HAL_RCC_ADC34_IS_CLK_ENABLED


	)

2579 
	#__ADC34_IS_CLK_DISABLED
 
__HAL_RCC_ADC34_IS_CLK_DISABLED


	)

2580 
	#__CEC_IS_CLK_ENABLED
 
__HAL_RCC_CEC_IS_CLK_ENABLED


	)

2581 
	#__CEC_IS_CLK_DISABLED
 
__HAL_RCC_CEC_IS_CLK_DISABLED


	)

2582 
	#__CRC_IS_CLK_ENABLED
 
__HAL_RCC_CRC_IS_CLK_ENABLED


	)

2583 
	#__CRC_IS_CLK_DISABLED
 
__HAL_RCC_CRC_IS_CLK_DISABLED


	)

2584 
	#__DAC1_IS_CLK_ENABLED
 
__HAL_RCC_DAC1_IS_CLK_ENABLED


	)

2585 
	#__DAC1_IS_CLK_DISABLED
 
__HAL_RCC_DAC1_IS_CLK_DISABLED


	)

2586 
	#__DAC2_IS_CLK_ENABLED
 
__HAL_RCC_DAC2_IS_CLK_ENABLED


	)

2587 
	#__DAC2_IS_CLK_DISABLED
 
__HAL_RCC_DAC2_IS_CLK_DISABLED


	)

2588 
	#__DMA1_IS_CLK_ENABLED
 
__HAL_RCC_DMA1_IS_CLK_ENABLED


	)

2589 
	#__DMA1_IS_CLK_DISABLED
 
__HAL_RCC_DMA1_IS_CLK_DISABLED


	)

2590 
	#__DMA2_IS_CLK_ENABLED
 
__HAL_RCC_DMA2_IS_CLK_ENABLED


	)

2591 
	#__DMA2_IS_CLK_DISABLED
 
__HAL_RCC_DMA2_IS_CLK_DISABLED


	)

2592 
	#__FLITF_IS_CLK_ENABLED
 
__HAL_RCC_FLITF_IS_CLK_ENABLED


	)

2593 
	#__FLITF_IS_CLK_DISABLED
 
__HAL_RCC_FLITF_IS_CLK_DISABLED


	)

2594 
	#__FMC_IS_CLK_ENABLED
 
__HAL_RCC_FMC_IS_CLK_ENABLED


	)

2595 
	#__FMC_IS_CLK_DISABLED
 
__HAL_RCC_FMC_IS_CLK_DISABLED


	)

2596 
	#__GPIOA_IS_CLK_ENABLED
 
__HAL_RCC_GPIOA_IS_CLK_ENABLED


	)

2597 
	#__GPIOA_IS_CLK_DISABLED
 
__HAL_RCC_GPIOA_IS_CLK_DISABLED


	)

2598 
	#__GPIOB_IS_CLK_ENABLED
 
__HAL_RCC_GPIOB_IS_CLK_ENABLED


	)

2599 
	#__GPIOB_IS_CLK_DISABLED
 
__HAL_RCC_GPIOB_IS_CLK_DISABLED


	)

2600 
	#__GPIOC_IS_CLK_ENABLED
 
__HAL_RCC_GPIOC_IS_CLK_ENABLED


	)

2601 
	#__GPIOC_IS_CLK_DISABLED
 
__HAL_RCC_GPIOC_IS_CLK_DISABLED


	)

2602 
	#__GPIOD_IS_CLK_ENABLED
 
__HAL_RCC_GPIOD_IS_CLK_ENABLED


	)

2603 
	#__GPIOD_IS_CLK_DISABLED
 
__HAL_RCC_GPIOD_IS_CLK_DISABLED


	)

2604 
	#__GPIOE_IS_CLK_ENABLED
 
__HAL_RCC_GPIOE_IS_CLK_ENABLED


	)

2605 
	#__GPIOE_IS_CLK_DISABLED
 
__HAL_RCC_GPIOE_IS_CLK_DISABLED


	)

2606 
	#__GPIOF_IS_CLK_ENABLED
 
__HAL_RCC_GPIOF_IS_CLK_ENABLED


	)

2607 
	#__GPIOF_IS_CLK_DISABLED
 
__HAL_RCC_GPIOF_IS_CLK_DISABLED


	)

2608 
	#__GPIOG_IS_CLK_ENABLED
 
__HAL_RCC_GPIOG_IS_CLK_ENABLED


	)

2609 
	#__GPIOG_IS_CLK_DISABLED
 
__HAL_RCC_GPIOG_IS_CLK_DISABLED


	)

2610 
	#__GPIOH_IS_CLK_ENABLED
 
__HAL_RCC_GPIOH_IS_CLK_ENABLED


	)

2611 
	#__GPIOH_IS_CLK_DISABLED
 
__HAL_RCC_GPIOH_IS_CLK_DISABLED


	)

2612 
	#__HRTIM1_IS_CLK_ENABLED
 
__HAL_RCC_HRTIM1_IS_CLK_ENABLED


	)

2613 
	#__HRTIM1_IS_CLK_DISABLED
 
__HAL_RCC_HRTIM1_IS_CLK_DISABLED


	)

2614 
	#__I2C1_IS_CLK_ENABLED
 
__HAL_RCC_I2C1_IS_CLK_ENABLED


	)

2615 
	#__I2C1_IS_CLK_DISABLED
 
__HAL_RCC_I2C1_IS_CLK_DISABLED


	)

2616 
	#__I2C2_IS_CLK_ENABLED
 
__HAL_RCC_I2C2_IS_CLK_ENABLED


	)

2617 
	#__I2C2_IS_CLK_DISABLED
 
__HAL_RCC_I2C2_IS_CLK_DISABLED


	)

2618 
	#__I2C3_IS_CLK_ENABLED
 
__HAL_RCC_I2C3_IS_CLK_ENABLED


	)

2619 
	#__I2C3_IS_CLK_DISABLED
 
__HAL_RCC_I2C3_IS_CLK_DISABLED


	)

2620 
	#__PWR_IS_CLK_ENABLED
 
__HAL_RCC_PWR_IS_CLK_ENABLED


	)

2621 
	#__PWR_IS_CLK_DISABLED
 
__HAL_RCC_PWR_IS_CLK_DISABLED


	)

2622 
	#__SYSCFG_IS_CLK_ENABLED
 
__HAL_RCC_SYSCFG_IS_CLK_ENABLED


	)

2623 
	#__SYSCFG_IS_CLK_DISABLED
 
__HAL_RCC_SYSCFG_IS_CLK_DISABLED


	)

2624 
	#__SPI1_IS_CLK_ENABLED
 
__HAL_RCC_SPI1_IS_CLK_ENABLED


	)

2625 
	#__SPI1_IS_CLK_DISABLED
 
__HAL_RCC_SPI1_IS_CLK_DISABLED


	)

2626 
	#__SPI2_IS_CLK_ENABLED
 
__HAL_RCC_SPI2_IS_CLK_ENABLED


	)

2627 
	#__SPI2_IS_CLK_DISABLED
 
__HAL_RCC_SPI2_IS_CLK_DISABLED


	)

2628 
	#__SPI3_IS_CLK_ENABLED
 
__HAL_RCC_SPI3_IS_CLK_ENABLED


	)

2629 
	#__SPI3_IS_CLK_DISABLED
 
__HAL_RCC_SPI3_IS_CLK_DISABLED


	)

2630 
	#__SPI4_IS_CLK_ENABLED
 
__HAL_RCC_SPI4_IS_CLK_ENABLED


	)

2631 
	#__SPI4_IS_CLK_DISABLED
 
__HAL_RCC_SPI4_IS_CLK_DISABLED


	)

2632 
	#__SDADC1_IS_CLK_ENABLED
 
__HAL_RCC_SDADC1_IS_CLK_ENABLED


	)

2633 
	#__SDADC1_IS_CLK_DISABLED
 
__HAL_RCC_SDADC1_IS_CLK_DISABLED


	)

2634 
	#__SDADC2_IS_CLK_ENABLED
 
__HAL_RCC_SDADC2_IS_CLK_ENABLED


	)

2635 
	#__SDADC2_IS_CLK_DISABLED
 
__HAL_RCC_SDADC2_IS_CLK_DISABLED


	)

2636 
	#__SDADC3_IS_CLK_ENABLED
 
__HAL_RCC_SDADC3_IS_CLK_ENABLED


	)

2637 
	#__SDADC3_IS_CLK_DISABLED
 
__HAL_RCC_SDADC3_IS_CLK_DISABLED


	)

2638 
	#__SRAM_IS_CLK_ENABLED
 
__HAL_RCC_SRAM_IS_CLK_ENABLED


	)

2639 
	#__SRAM_IS_CLK_DISABLED
 
__HAL_RCC_SRAM_IS_CLK_DISABLED


	)

2640 
	#__TIM1_IS_CLK_ENABLED
 
__HAL_RCC_TIM1_IS_CLK_ENABLED


	)

2641 
	#__TIM1_IS_CLK_DISABLED
 
__HAL_RCC_TIM1_IS_CLK_DISABLED


	)

2642 
	#__TIM2_IS_CLK_ENABLED
 
__HAL_RCC_TIM2_IS_CLK_ENABLED


	)

2643 
	#__TIM2_IS_CLK_DISABLED
 
__HAL_RCC_TIM2_IS_CLK_DISABLED


	)

2644 
	#__TIM3_IS_CLK_ENABLED
 
__HAL_RCC_TIM3_IS_CLK_ENABLED


	)

2645 
	#__TIM3_IS_CLK_DISABLED
 
__HAL_RCC_TIM3_IS_CLK_DISABLED


	)

2646 
	#__TIM4_IS_CLK_ENABLED
 
__HAL_RCC_TIM4_IS_CLK_ENABLED


	)

2647 
	#__TIM4_IS_CLK_DISABLED
 
__HAL_RCC_TIM4_IS_CLK_DISABLED


	)

2648 
	#__TIM5_IS_CLK_ENABLED
 
__HAL_RCC_TIM5_IS_CLK_ENABLED


	)

2649 
	#__TIM5_IS_CLK_DISABLED
 
__HAL_RCC_TIM5_IS_CLK_DISABLED


	)

2650 
	#__TIM6_IS_CLK_ENABLED
 
__HAL_RCC_TIM6_IS_CLK_ENABLED


	)

2651 
	#__TIM6_IS_CLK_DISABLED
 
__HAL_RCC_TIM6_IS_CLK_DISABLED


	)

2652 
	#__TIM7_IS_CLK_ENABLED
 
__HAL_RCC_TIM7_IS_CLK_ENABLED


	)

2653 
	#__TIM7_IS_CLK_DISABLED
 
__HAL_RCC_TIM7_IS_CLK_DISABLED


	)

2654 
	#__TIM8_IS_CLK_ENABLED
 
__HAL_RCC_TIM8_IS_CLK_ENABLED


	)

2655 
	#__TIM8_IS_CLK_DISABLED
 
__HAL_RCC_TIM8_IS_CLK_DISABLED


	)

2656 
	#__TIM12_IS_CLK_ENABLED
 
__HAL_RCC_TIM12_IS_CLK_ENABLED


	)

2657 
	#__TIM12_IS_CLK_DISABLED
 
__HAL_RCC_TIM12_IS_CLK_DISABLED


	)

2658 
	#__TIM13_IS_CLK_ENABLED
 
__HAL_RCC_TIM13_IS_CLK_ENABLED


	)

2659 
	#__TIM13_IS_CLK_DISABLED
 
__HAL_RCC_TIM13_IS_CLK_DISABLED


	)

2660 
	#__TIM14_IS_CLK_ENABLED
 
__HAL_RCC_TIM14_IS_CLK_ENABLED


	)

2661 
	#__TIM14_IS_CLK_DISABLED
 
__HAL_RCC_TIM14_IS_CLK_DISABLED


	)

2662 
	#__TIM15_IS_CLK_ENABLED
 
__HAL_RCC_TIM15_IS_CLK_ENABLED


	)

2663 
	#__TIM15_IS_CLK_DISABLED
 
__HAL_RCC_TIM15_IS_CLK_DISABLED


	)

2664 
	#__TIM16_IS_CLK_ENABLED
 
__HAL_RCC_TIM16_IS_CLK_ENABLED


	)

2665 
	#__TIM16_IS_CLK_DISABLED
 
__HAL_RCC_TIM16_IS_CLK_DISABLED


	)

2666 
	#__TIM17_IS_CLK_ENABLED
 
__HAL_RCC_TIM17_IS_CLK_ENABLED


	)

2667 
	#__TIM17_IS_CLK_DISABLED
 
__HAL_RCC_TIM17_IS_CLK_DISABLED


	)

2668 
	#__TIM18_IS_CLK_ENABLED
 
__HAL_RCC_TIM18_IS_CLK_ENABLED


	)

2669 
	#__TIM18_IS_CLK_DISABLED
 
__HAL_RCC_TIM18_IS_CLK_DISABLED


	)

2670 
	#__TIM19_IS_CLK_ENABLED
 
__HAL_RCC_TIM19_IS_CLK_ENABLED


	)

2671 
	#__TIM19_IS_CLK_DISABLED
 
__HAL_RCC_TIM19_IS_CLK_DISABLED


	)

2672 
	#__TIM20_IS_CLK_ENABLED
 
__HAL_RCC_TIM20_IS_CLK_ENABLED


	)

2673 
	#__TIM20_IS_CLK_DISABLED
 
__HAL_RCC_TIM20_IS_CLK_DISABLED


	)

2674 
	#__TSC_IS_CLK_ENABLED
 
__HAL_RCC_TSC_IS_CLK_ENABLED


	)

2675 
	#__TSC_IS_CLK_DISABLED
 
__HAL_RCC_TSC_IS_CLK_DISABLED


	)

2676 
	#__UART4_IS_CLK_ENABLED
 
__HAL_RCC_UART4_IS_CLK_ENABLED


	)

2677 
	#__UART4_IS_CLK_DISABLED
 
__HAL_RCC_UART4_IS_CLK_DISABLED


	)

2678 
	#__UART5_IS_CLK_ENABLED
 
__HAL_RCC_UART5_IS_CLK_ENABLED


	)

2679 
	#__UART5_IS_CLK_DISABLED
 
__HAL_RCC_UART5_IS_CLK_DISABLED


	)

2680 
	#__USART1_IS_CLK_ENABLED
 
__HAL_RCC_USART1_IS_CLK_ENABLED


	)

2681 
	#__USART1_IS_CLK_DISABLED
 
__HAL_RCC_USART1_IS_CLK_DISABLED


	)

2682 
	#__USART2_IS_CLK_ENABLED
 
__HAL_RCC_USART2_IS_CLK_ENABLED


	)

2683 
	#__USART2_IS_CLK_DISABLED
 
__HAL_RCC_USART2_IS_CLK_DISABLED


	)

2684 
	#__USART3_IS_CLK_ENABLED
 
__HAL_RCC_USART3_IS_CLK_ENABLED


	)

2685 
	#__USART3_IS_CLK_DISABLED
 
__HAL_RCC_USART3_IS_CLK_DISABLED


	)

2686 
	#__USB_IS_CLK_ENABLED
 
__HAL_RCC_USB_IS_CLK_ENABLED


	)

2687 
	#__USB_IS_CLK_DISABLED
 
__HAL_RCC_USB_IS_CLK_DISABLED


	)

2688 
	#__WWDG_IS_CLK_ENABLED
 
__HAL_RCC_WWDG_IS_CLK_ENABLED


	)

2689 
	#__WWDG_IS_CLK_DISABLED
 
__HAL_RCC_WWDG_IS_CLK_DISABLED


	)

2691 #ià
defšed
(
STM32F4
)

2692 
	#__HAL_RCC_SDMMC1_FORCE_RESET
 
__HAL_RCC_SDIO_FORCE_RESET


	)

2693 
	#__HAL_RCC_SDMMC1_RELEASE_RESET
 
__HAL_RCC_SDIO_RELEASE_RESET


	)

2694 
	#__HAL_RCC_SDMMC1_CLK_SLEEP_ENABLE
 
__HAL_RCC_SDIO_CLK_SLEEP_ENABLE


	)

2695 
	#__HAL_RCC_SDMMC1_CLK_SLEEP_DISABLE
 
__HAL_RCC_SDIO_CLK_SLEEP_DISABLE


	)

2696 
	#__HAL_RCC_SDMMC1_CLK_ENABLE
 
__HAL_RCC_SDIO_CLK_ENABLE


	)

2697 
	#__HAL_RCC_SDMMC1_CLK_DISABLE
 
__HAL_RCC_SDIO_CLK_DISABLE


	)

2698 
	#__HAL_RCC_SDMMC1_IS_CLK_ENABLED
 
__HAL_RCC_SDIO_IS_CLK_ENABLED


	)

2699 
	#__HAL_RCC_SDMMC1_IS_CLK_DISABLED
 
__HAL_RCC_SDIO_IS_CLK_DISABLED


	)

2700 
	#Sdmmc1ClockS–eùiÚ
 
SdioClockS–eùiÚ


	)

2701 
	#RCC_PERIPHCLK_SDMMC1
 
RCC_PERIPHCLK_SDIO


	)

2702 
	#RCC_SDMMC1CLKSOURCE_CLK48
 
RCC_SDIOCLKSOURCE_CK48


	)

2703 
	#RCC_SDMMC1CLKSOURCE_SYSCLK
 
RCC_SDIOCLKSOURCE_SYSCLK


	)

2704 
	#__HAL_RCC_SDMMC1_CONFIG
 
__HAL_RCC_SDIO_CONFIG


	)

2705 
	#__HAL_RCC_GET_SDMMC1_SOURCE
 
__HAL_RCC_GET_SDIO_SOURCE


	)

2708 #ià
defšed
(
STM32F7
è|| defšed(
STM32L4
)

2709 
	#__HAL_RCC_SDIO_FORCE_RESET
 
__HAL_RCC_SDMMC1_FORCE_RESET


	)

2710 
	#__HAL_RCC_SDIO_RELEASE_RESET
 
__HAL_RCC_SDMMC1_RELEASE_RESET


	)

2711 
	#__HAL_RCC_SDIO_CLK_SLEEP_ENABLE
 
__HAL_RCC_SDMMC1_CLK_SLEEP_ENABLE


	)

2712 
	#__HAL_RCC_SDIO_CLK_SLEEP_DISABLE
 
__HAL_RCC_SDMMC1_CLK_SLEEP_DISABLE


	)

2713 
	#__HAL_RCC_SDIO_CLK_ENABLE
 
__HAL_RCC_SDMMC1_CLK_ENABLE


	)

2714 
	#__HAL_RCC_SDIO_CLK_DISABLE
 
__HAL_RCC_SDMMC1_CLK_DISABLE


	)

2715 
	#__HAL_RCC_SDIO_IS_CLK_ENABLED
 
__HAL_RCC_SDMMC1_IS_CLK_ENABLED


	)

2716 
	#__HAL_RCC_SDIO_IS_CLK_DISABLED
 
__HAL_RCC_SDMMC1_IS_CLK_DISABLED


	)

2717 
	#SdioClockS–eùiÚ
 
Sdmmc1ClockS–eùiÚ


	)

2718 
	#RCC_PERIPHCLK_SDIO
 
RCC_PERIPHCLK_SDMMC1


	)

2719 
	#__HAL_RCC_SDIO_CONFIG
 
__HAL_RCC_SDMMC1_CONFIG


	)

2720 
	#__HAL_RCC_GET_SDIO_SOURCE
 
__HAL_RCC_GET_SDMMC1_SOURCE


	)

2723 #ià
defšed
(
STM32F7
)

2724 
	#RCC_SDIOCLKSOURCE_CLK48
 
RCC_SDMMC1CLKSOURCE_CLK48


	)

2725 
	#RCC_SDIOCLKSOURCE_SYSCLK
 
RCC_SDMMC1CLKSOURCE_SYSCLK


	)

2728 #ià
defšed
(
STM32H7
)

2729 
	#__HAL_RCC_USB_OTG_HS_CLK_ENABLE
(è
	`__HAL_RCC_USB1_OTG_HS_CLK_ENABLE
()

	)

2730 
	#__HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE
(è
	`__HAL_RCC_USB1_OTG_HS_ULPI_CLK_ENABLE
()

	)

2731 
	#__HAL_RCC_USB_OTG_HS_CLK_DISABLE
(è
	`__HAL_RCC_USB1_OTG_HS_CLK_DISABLE
()

	)

2732 
	#__HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE
(è
	`__HAL_RCC_USB1_OTG_HS_ULPI_CLK_DISABLE
()

	)

2733 
	#__HAL_RCC_USB_OTG_HS_FORCE_RESET
(è
	`__HAL_RCC_USB1_OTG_HS_FORCE_RESET
()

	)

2734 
	#__HAL_RCC_USB_OTG_HS_RELEASE_RESET
(è
	`__HAL_RCC_USB1_OTG_HS_RELEASE_RESET
()

	)

2735 
	#__HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE
(è
	`__HAL_RCC_USB1_OTG_HS_CLK_SLEEP_ENABLE
()

	)

2736 
	#__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE
(è
	`__HAL_RCC_USB1_OTG_HS_ULPI_CLK_SLEEP_ENABLE
()

	)

2737 
	#__HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE
(è
	`__HAL_RCC_USB1_OTG_HS_CLK_SLEEP_DISABLE
()

	)

2738 
	#__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE
(è
	`__HAL_RCC_USB1_OTG_HS_ULPI_CLK_SLEEP_DISABLE
()

	)

2740 
	#__HAL_RCC_USB_OTG_FS_CLK_ENABLE
(è
	`__HAL_RCC_USB2_OTG_FS_CLK_ENABLE
()

	)

2741 
	#__HAL_RCC_USB_OTG_FS_ULPI_CLK_ENABLE
(è
	`__HAL_RCC_USB2_OTG_FS_ULPI_CLK_ENABLE
()

	)

2742 
	#__HAL_RCC_USB_OTG_FS_CLK_DISABLE
(è
	`__HAL_RCC_USB2_OTG_FS_CLK_DISABLE
()

	)

2743 
	#__HAL_RCC_USB_OTG_FS_ULPI_CLK_DISABLE
(è
	`__HAL_RCC_USB2_OTG_FS_ULPI_CLK_DISABLE
()

	)

2744 
	#__HAL_RCC_USB_OTG_FS_FORCE_RESET
(è
	`__HAL_RCC_USB2_OTG_FS_FORCE_RESET
()

	)

2745 
	#__HAL_RCC_USB_OTG_FS_RELEASE_RESET
(è
	`__HAL_RCC_USB2_OTG_FS_RELEASE_RESET
()

	)

2746 
	#__HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE
(è
	`__HAL_RCC_USB2_OTG_FS_CLK_SLEEP_ENABLE
()

	)

2747 
	#__HAL_RCC_USB_OTG_FS_ULPI_CLK_SLEEP_ENABLE
(è
	`__HAL_RCC_USB2_OTG_FS_ULPI_CLK_SLEEP_ENABLE
()

	)

2748 
	#__HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE
(è
	`__HAL_RCC_USB2_OTG_FS_CLK_SLEEP_DISABLE
()

	)

2749 
	#__HAL_RCC_USB_OTG_FS_ULPI_CLK_SLEEP_DISABLE
(è
	`__HAL_RCC_USB2_OTG_FS_ULPI_CLK_SLEEP_DISABLE
()

	)

2752 
	#__HAL_RCC_I2SCLK
 
__HAL_RCC_I2S_CONFIG


	)

2753 
	#__HAL_RCC_I2SCLK_CONFIG
 
__HAL_RCC_I2S_CONFIG


	)

2755 
	#__RCC_PLLSRC
 
RCC_GET_PLL_OSCSOURCE


	)

2757 
	#IS_RCC_MSIRANGE
 
IS_RCC_MSI_CLOCK_RANGE


	)

2758 
	#IS_RCC_RTCCLK_SOURCE
 
IS_RCC_RTCCLKSOURCE


	)

2759 
	#IS_RCC_SYSCLK_DIV
 
IS_RCC_HCLK


	)

2760 
	#IS_RCC_HCLK_DIV
 
IS_RCC_PCLK


	)

2761 
	#IS_RCC_PERIPHCLK
 
IS_RCC_PERIPHCLOCK


	)

2763 
	#RCC_IT_HSI14
 
RCC_IT_HSI14RDY


	)

2765 
	#RCC_IT_CSSLSE
 
RCC_IT_LSECSS


	)

2766 
	#RCC_IT_CSSHSE
 
RCC_IT_CSS


	)

2768 
	#RCC_PLLMUL_3
 
RCC_PLL_MUL3


	)

2769 
	#RCC_PLLMUL_4
 
RCC_PLL_MUL4


	)

2770 
	#RCC_PLLMUL_6
 
RCC_PLL_MUL6


	)

2771 
	#RCC_PLLMUL_8
 
RCC_PLL_MUL8


	)

2772 
	#RCC_PLLMUL_12
 
RCC_PLL_MUL12


	)

2773 
	#RCC_PLLMUL_16
 
RCC_PLL_MUL16


	)

2774 
	#RCC_PLLMUL_24
 
RCC_PLL_MUL24


	)

2775 
	#RCC_PLLMUL_32
 
RCC_PLL_MUL32


	)

2776 
	#RCC_PLLMUL_48
 
RCC_PLL_MUL48


	)

2778 
	#RCC_PLLDIV_2
 
RCC_PLL_DIV2


	)

2779 
	#RCC_PLLDIV_3
 
RCC_PLL_DIV3


	)

2780 
	#RCC_PLLDIV_4
 
RCC_PLL_DIV4


	)

2782 
	#IS_RCC_MCOSOURCE
 
IS_RCC_MCO1SOURCE


	)

2783 
	#__HAL_RCC_MCO_CONFIG
 
__HAL_RCC_MCO1_CONFIG


	)

2784 
	#RCC_MCO_NODIV
 
RCC_MCODIV_1


	)

2785 
	#RCC_MCO_DIV1
 
RCC_MCODIV_1


	)

2786 
	#RCC_MCO_DIV2
 
RCC_MCODIV_2


	)

2787 
	#RCC_MCO_DIV4
 
RCC_MCODIV_4


	)

2788 
	#RCC_MCO_DIV8
 
RCC_MCODIV_8


	)

2789 
	#RCC_MCO_DIV16
 
RCC_MCODIV_16


	)

2790 
	#RCC_MCO_DIV32
 
RCC_MCODIV_32


	)

2791 
	#RCC_MCO_DIV64
 
RCC_MCODIV_64


	)

2792 
	#RCC_MCO_DIV128
 
RCC_MCODIV_128


	)

2793 
	#RCC_MCOSOURCE_NONE
 
RCC_MCO1SOURCE_NOCLOCK


	)

2794 
	#RCC_MCOSOURCE_LSI
 
RCC_MCO1SOURCE_LSI


	)

2795 
	#RCC_MCOSOURCE_LSE
 
RCC_MCO1SOURCE_LSE


	)

2796 
	#RCC_MCOSOURCE_SYSCLK
 
RCC_MCO1SOURCE_SYSCLK


	)

2797 
	#RCC_MCOSOURCE_HSI
 
RCC_MCO1SOURCE_HSI


	)

2798 
	#RCC_MCOSOURCE_HSI14
 
RCC_MCO1SOURCE_HSI14


	)

2799 
	#RCC_MCOSOURCE_HSI48
 
RCC_MCO1SOURCE_HSI48


	)

2800 
	#RCC_MCOSOURCE_HSE
 
RCC_MCO1SOURCE_HSE


	)

2801 
	#RCC_MCOSOURCE_PLLCLK_DIV1
 
RCC_MCO1SOURCE_PLLCLK


	)

2802 
	#RCC_MCOSOURCE_PLLCLK_NODIV
 
RCC_MCO1SOURCE_PLLCLK


	)

2803 
	#RCC_MCOSOURCE_PLLCLK_DIV2
 
RCC_MCO1SOURCE_PLLCLK_DIV2


	)

2805 #ià
defšed
(
STM32L4
)

2806 
	#RCC_RTCCLKSOURCE_NO_CLK
 
RCC_RTCCLKSOURCE_NONE


	)

2807 #–ià
defšed
(
STM32WB
è|| defšed(
STM32G0
)

2809 
	#RCC_RTCCLKSOURCE_NONE
 
RCC_RTCCLKSOURCE_NO_CLK


	)

2812 
	#RCC_USBCLK_PLLSAI1
 
RCC_USBCLKSOURCE_PLLSAI1


	)

2813 
	#RCC_USBCLK_PLL
 
RCC_USBCLKSOURCE_PLL


	)

2814 
	#RCC_USBCLK_MSI
 
RCC_USBCLKSOURCE_MSI


	)

2815 
	#RCC_USBCLKSOURCE_PLLCLK
 
RCC_USBCLKSOURCE_PLL


	)

2816 
	#RCC_USBPLLCLK_DIV1
 
RCC_USBCLKSOURCE_PLL


	)

2817 
	#RCC_USBPLLCLK_DIV1_5
 
RCC_USBCLKSOURCE_PLL_DIV1_5


	)

2818 
	#RCC_USBPLLCLK_DIV2
 
RCC_USBCLKSOURCE_PLL_DIV2


	)

2819 
	#RCC_USBPLLCLK_DIV3
 
RCC_USBCLKSOURCE_PLL_DIV3


	)

2821 
	#HSION_B™Numb”
 
RCC_HSION_BIT_NUMBER


	)

2822 
	#HSION_BITNUMBER
 
RCC_HSION_BIT_NUMBER


	)

2823 
	#HSEON_B™Numb”
 
RCC_HSEON_BIT_NUMBER


	)

2824 
	#HSEON_BITNUMBER
 
RCC_HSEON_BIT_NUMBER


	)

2825 
	#MSION_BITNUMBER
 
RCC_MSION_BIT_NUMBER


	)

2826 
	#CSSON_B™Numb”
 
RCC_CSSON_BIT_NUMBER


	)

2827 
	#CSSON_BITNUMBER
 
RCC_CSSON_BIT_NUMBER


	)

2828 
	#PLLON_B™Numb”
 
RCC_PLLON_BIT_NUMBER


	)

2829 
	#PLLON_BITNUMBER
 
RCC_PLLON_BIT_NUMBER


	)

2830 
	#PLLI2SON_B™Numb”
 
RCC_PLLI2SON_BIT_NUMBER


	)

2831 
	#I2SSRC_B™Numb”
 
RCC_I2SSRC_BIT_NUMBER


	)

2832 
	#RTCEN_B™Numb”
 
RCC_RTCEN_BIT_NUMBER


	)

2833 
	#RTCEN_BITNUMBER
 
RCC_RTCEN_BIT_NUMBER


	)

2834 
	#BDRST_B™Numb”
 
RCC_BDRST_BIT_NUMBER


	)

2835 
	#BDRST_BITNUMBER
 
RCC_BDRST_BIT_NUMBER


	)

2836 
	#RTCRST_BITNUMBER
 
RCC_RTCRST_BIT_NUMBER


	)

2837 
	#LSION_B™Numb”
 
RCC_LSION_BIT_NUMBER


	)

2838 
	#LSION_BITNUMBER
 
RCC_LSION_BIT_NUMBER


	)

2839 
	#LSEON_B™Numb”
 
RCC_LSEON_BIT_NUMBER


	)

2840 
	#LSEON_BITNUMBER
 
RCC_LSEON_BIT_NUMBER


	)

2841 
	#LSEBYP_BITNUMBER
 
RCC_LSEBYP_BIT_NUMBER


	)

2842 
	#PLLSAION_B™Numb”
 
RCC_PLLSAION_BIT_NUMBER


	)

2843 
	#TIMPRE_B™Numb”
 
RCC_TIMPRE_BIT_NUMBER


	)

2844 
	#RMVF_B™Numb”
 
RCC_RMVF_BIT_NUMBER


	)

2845 
	#RMVF_BITNUMBER
 
RCC_RMVF_BIT_NUMBER


	)

2846 
	#RCC_CR2_HSI14TRIM_B™Numb”
 
RCC_HSI14TRIM_BIT_NUMBER


	)

2847 
	#CR_BYTE2_ADDRESS
 
RCC_CR_BYTE2_ADDRESS


	)

2848 
	#CIR_BYTE1_ADDRESS
 
RCC_CIR_BYTE1_ADDRESS


	)

2849 
	#CIR_BYTE2_ADDRESS
 
RCC_CIR_BYTE2_ADDRESS


	)

2850 
	#BDCR_BYTE0_ADDRESS
 
RCC_BDCR_BYTE0_ADDRESS


	)

2851 
	#DBP_TIMEOUT_VALUE
 
RCC_DBP_TIMEOUT_VALUE


	)

2852 
	#LSE_TIMEOUT_VALUE
 
RCC_LSE_TIMEOUT_VALUE


	)

2854 
	#CR_HSION_BB
 
RCC_CR_HSION_BB


	)

2855 
	#CR_CSSON_BB
 
RCC_CR_CSSON_BB


	)

2856 
	#CR_PLLON_BB
 
RCC_CR_PLLON_BB


	)

2857 
	#CR_PLLI2SON_BB
 
RCC_CR_PLLI2SON_BB


	)

2858 
	#CR_MSION_BB
 
RCC_CR_MSION_BB


	)

2859 
	#CSR_LSION_BB
 
RCC_CSR_LSION_BB


	)

2860 
	#CSR_LSEON_BB
 
RCC_CSR_LSEON_BB


	)

2861 
	#CSR_LSEBYP_BB
 
RCC_CSR_LSEBYP_BB


	)

2862 
	#CSR_RTCEN_BB
 
RCC_CSR_RTCEN_BB


	)

2863 
	#CSR_RTCRST_BB
 
RCC_CSR_RTCRST_BB


	)

2864 
	#CFGR_I2SSRC_BB
 
RCC_CFGR_I2SSRC_BB


	)

2865 
	#BDCR_RTCEN_BB
 
RCC_BDCR_RTCEN_BB


	)

2866 
	#BDCR_BDRST_BB
 
RCC_BDCR_BDRST_BB


	)

2867 
	#CR_HSEON_BB
 
RCC_CR_HSEON_BB


	)

2868 
	#CSR_RMVF_BB
 
RCC_CSR_RMVF_BB


	)

2869 
	#CR_PLLSAION_BB
 
RCC_CR_PLLSAION_BB


	)

2870 
	#DCKCFGR_TIMPRE_BB
 
RCC_DCKCFGR_TIMPRE_BB


	)

2872 
	#__HAL_RCC_CRS_ENABLE_FREQ_ERROR_COUNTER
 
__HAL_RCC_CRS_FREQ_ERROR_COUNTER_ENABLE


	)

2873 
	#__HAL_RCC_CRS_DISABLE_FREQ_ERROR_COUNTER
 
__HAL_RCC_CRS_FREQ_ERROR_COUNTER_DISABLE


	)

2874 
	#__HAL_RCC_CRS_ENABLE_AUTOMATIC_CALIB
 
__HAL_RCC_CRS_AUTOMATIC_CALIB_ENABLE


	)

2875 
	#__HAL_RCC_CRS_DISABLE_AUTOMATIC_CALIB
 
__HAL_RCC_CRS_AUTOMATIC_CALIB_DISABLE


	)

2876 
	#__HAL_RCC_CRS_CALCULATE_RELOADVALUE
 
__HAL_RCC_CRS_RELOADVALUE_CALCULATE


	)

2878 
	#__HAL_RCC_GET_IT_SOURCE
 
__HAL_RCC_GET_IT


	)

2880 
	#RCC_CRS_SYNCWARM
 
RCC_CRS_SYNCWARN


	)

2881 
	#RCC_CRS_TRIMOV
 
RCC_CRS_TRIMOVF


	)

2883 
	#RCC_PERIPHCLK_CK48
 
RCC_PERIPHCLK_CLK48


	)

2884 
	#RCC_CK48CLKSOURCE_PLLQ
 
RCC_CLK48CLKSOURCE_PLLQ


	)

2885 
	#RCC_CK48CLKSOURCE_PLLSAIP
 
RCC_CLK48CLKSOURCE_PLLSAIP


	)

2886 
	#RCC_CK48CLKSOURCE_PLLI2SQ
 
RCC_CLK48CLKSOURCE_PLLI2SQ


	)

2887 
	#IS_RCC_CK48CLKSOURCE
 
IS_RCC_CLK48CLKSOURCE


	)

2888 
	#RCC_SDIOCLKSOURCE_CK48
 
RCC_SDIOCLKSOURCE_CLK48


	)

2890 
	#__HAL_RCC_DFSDM_CLK_ENABLE
 
__HAL_RCC_DFSDM1_CLK_ENABLE


	)

2891 
	#__HAL_RCC_DFSDM_CLK_DISABLE
 
__HAL_RCC_DFSDM1_CLK_DISABLE


	)

2892 
	#__HAL_RCC_DFSDM_IS_CLK_ENABLED
 
__HAL_RCC_DFSDM1_IS_CLK_ENABLED


	)

2893 
	#__HAL_RCC_DFSDM_IS_CLK_DISABLED
 
__HAL_RCC_DFSDM1_IS_CLK_DISABLED


	)

2894 
	#__HAL_RCC_DFSDM_FORCE_RESET
 
__HAL_RCC_DFSDM1_FORCE_RESET


	)

2895 
	#__HAL_RCC_DFSDM_RELEASE_RESET
 
__HAL_RCC_DFSDM1_RELEASE_RESET


	)

2896 
	#__HAL_RCC_DFSDM_CLK_SLEEP_ENABLE
 
__HAL_RCC_DFSDM1_CLK_SLEEP_ENABLE


	)

2897 
	#__HAL_RCC_DFSDM_CLK_SLEEP_DISABLE
 
__HAL_RCC_DFSDM1_CLK_SLEEP_DISABLE


	)

2898 
	#__HAL_RCC_DFSDM_IS_CLK_SLEEP_ENABLED
 
__HAL_RCC_DFSDM1_IS_CLK_SLEEP_ENABLED


	)

2899 
	#__HAL_RCC_DFSDM_IS_CLK_SLEEP_DISABLED
 
__HAL_RCC_DFSDM1_IS_CLK_SLEEP_DISABLED


	)

2900 
	#DfsdmClockS–eùiÚ
 
Dfsdm1ClockS–eùiÚ


	)

2901 
	#RCC_PERIPHCLK_DFSDM
 
RCC_PERIPHCLK_DFSDM1


	)

2902 
	#RCC_DFSDMCLKSOURCE_PCLK
 
RCC_DFSDM1CLKSOURCE_PCLK2


	)

2903 
	#RCC_DFSDMCLKSOURCE_SYSCLK
 
RCC_DFSDM1CLKSOURCE_SYSCLK


	)

2904 
	#__HAL_RCC_DFSDM_CONFIG
 
__HAL_RCC_DFSDM1_CONFIG


	)

2905 
	#__HAL_RCC_GET_DFSDM_SOURCE
 
__HAL_RCC_GET_DFSDM1_SOURCE


	)

2906 
	#RCC_DFSDM1CLKSOURCE_PCLK
 
RCC_DFSDM1CLKSOURCE_PCLK2


	)

2907 
	#RCC_SWPMI1CLKSOURCE_PCLK
 
RCC_SWPMI1CLKSOURCE_PCLK1


	)

2908 
	#RCC_LPTIM1CLKSOURCE_PCLK
 
RCC_LPTIM1CLKSOURCE_PCLK1


	)

2909 
	#RCC_LPTIM2CLKSOURCE_PCLK
 
RCC_LPTIM2CLKSOURCE_PCLK1


	)

2911 
	#RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB1
 
RCC_DFSDM1AUDIOCLKSOURCE_I2S1


	)

2912 
	#RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB2
 
RCC_DFSDM1AUDIOCLKSOURCE_I2S2


	)

2913 
	#RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB1
 
RCC_DFSDM2AUDIOCLKSOURCE_I2S1


	)

2914 
	#RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB2
 
RCC_DFSDM2AUDIOCLKSOURCE_I2S2


	)

2915 
	#RCC_DFSDM1CLKSOURCE_APB2
 
RCC_DFSDM1CLKSOURCE_PCLK2


	)

2916 
	#RCC_DFSDM2CLKSOURCE_APB2
 
RCC_DFSDM2CLKSOURCE_PCLK2


	)

2917 
	#RCC_FMPI2C1CLKSOURCE_APB
 
RCC_FMPI2C1CLKSOURCE_PCLK1


	)

2926 
	#HAL_RNG_R—dyC®lback
(
__HANDLE__
è
	`HAL_RNG_R—dyD©aC®lback
((__HANDLE__), 
ušt32_t
 
¿ndom32b™
)

	)

2935 #ià
defšed
 (
STM32G0
)

2937 
	#__HAL_RTC_CLEAR_FLAG
 
__HAL_RTC_EXTI_CLEAR_FLAG


	)

2939 
	#__HAL_RTC_DISABLE_IT
 
__HAL_RTC_EXTI_DISABLE_IT


	)

2940 
	#__HAL_RTC_ENABLE_IT
 
__HAL_RTC_EXTI_ENABLE_IT


	)

2942 #ià
defšed
 (
STM32F1
)

2943 
	#__HAL_RTC_EXTI_CLEAR_FLAG
(
RTC_EXTI_LINE_ALARM_EVENT
è
	`__HAL_RTC_ALARM_EXTI_CLEAR_FLAG
()

	)

2945 
	#__HAL_RTC_EXTI_ENABLE_IT
(
RTC_EXTI_LINE_ALARM_EVENT
è
	`__HAL_RTC_ALARM_EXTI_ENABLE_IT
()

	)

2947 
	#__HAL_RTC_EXTI_DISABLE_IT
(
RTC_EXTI_LINE_ALARM_EVENT
è
	`__HAL_RTC_ALARM_EXTI_DISABLE_IT
()

	)

2949 
	#__HAL_RTC_EXTI_GET_FLAG
(
RTC_EXTI_LINE_ALARM_EVENT
è
	`__HAL_RTC_ALARM_EXTI_GET_FLAG
()

	)

2951 
	#__HAL_RTC_EXTI_GENERATE_SWIT
(
RTC_EXTI_LINE_ALARM_EVENT
è
	`__HAL_RTC_ALARM_EXTI_GENERATE_SWIT
()

	)

2953 
	#__HAL_RTC_EXTI_CLEAR_FLAG
(
__EXTI_LINE__
è(((__EXTI_LINE__è=ð
RTC_EXTI_LINE_ALARM_EVENT
è? 
	`__HAL_RTC_ALARM_EXTI_CLEAR_FLAG
(è: \

	)

2954 (((
__EXTI_LINE__
è=ð
RTC_EXTI_LINE_WAKEUPTIMER_EVENT
è? 
__HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG
() : \

2955 
__HAL_RTC_TAMPER_TIMESTAMP_EXTI_CLEAR_FLAG
()))

2956 
	#__HAL_RTC_EXTI_ENABLE_IT
(
__EXTI_LINE__
è(((__EXTI_LINE__è=ð
RTC_EXTI_LINE_ALARM_EVENT
è? 
	`__HAL_RTC_ALARM_EXTI_ENABLE_IT
(è: \

	)

2957 (((
__EXTI_LINE__
è=ð
RTC_EXTI_LINE_WAKEUPTIMER_EVENT
è? 
__HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT
() : \

2958 
__HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_IT
()))

2959 
	#__HAL_RTC_EXTI_DISABLE_IT
(
__EXTI_LINE__
è(((__EXTI_LINE__è=ð
RTC_EXTI_LINE_ALARM_EVENT
è? 
	`__HAL_RTC_ALARM_EXTI_DISABLE_IT
(è: \

	)

2960 (((
__EXTI_LINE__
è=ð
RTC_EXTI_LINE_WAKEUPTIMER_EVENT
è? 
__HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_IT
() : \

2961 
__HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_IT
()))

2962 
	#__HAL_RTC_EXTI_GET_FLAG
(
__EXTI_LINE__
è(((__EXTI_LINE__è=ð
RTC_EXTI_LINE_ALARM_EVENT
è? 
	`__HAL_RTC_ALARM_EXTI_GET_FLAG
(è: \

	)

2963 (((
__EXTI_LINE__
è=ð
RTC_EXTI_LINE_WAKEUPTIMER_EVENT
è? 
__HAL_RTC_WAKEUPTIMER_EXTI_GET_FLAG
() : \

2964 
__HAL_RTC_TAMPER_TIMESTAMP_EXTI_GET_FLAG
()))

2965 
	#__HAL_RTC_EXTI_GENERATE_SWIT
(
__EXTI_LINE__
è(((__EXTI_LINE__è=ð
RTC_EXTI_LINE_ALARM_EVENT
è? 
	`__HAL_RTC_ALARM_EXTI_GENERATE_SWIT
(è: \

	)

2966 (((
__EXTI_LINE__
è=ð
RTC_EXTI_LINE_WAKEUPTIMER_EVENT
è? 
__HAL_RTC_WAKEUPTIMER_EXTI_GENERATE_SWIT
() : \

2967 
__HAL_RTC_TAMPER_TIMESTAMP_EXTI_GENERATE_SWIT
()))

2970 
	#IS_ALARM
 
IS_RTC_ALARM


	)

2971 
	#IS_ALARM_MASK
 
IS_RTC_ALARM_MASK


	)

2972 
	#IS_TAMPER
 
IS_RTC_TAMPER


	)

2973 
	#IS_TAMPER_ERASE_MODE
 
IS_RTC_TAMPER_ERASE_MODE


	)

2974 
	#IS_TAMPER_FILTER
 
IS_RTC_TAMPER_FILTER


	)

2975 
	#IS_TAMPER_INTERRUPT
 
IS_RTC_TAMPER_INTERRUPT


	)

2976 
	#IS_TAMPER_MASKFLAG_STATE
 
IS_RTC_TAMPER_MASKFLAG_STATE


	)

2977 
	#IS_TAMPER_PRECHARGE_DURATION
 
IS_RTC_TAMPER_PRECHARGE_DURATION


	)

2978 
	#IS_TAMPER_PULLUP_STATE
 
IS_RTC_TAMPER_PULLUP_STATE


	)

2979 
	#IS_TAMPER_SAMPLING_FREQ
 
IS_RTC_TAMPER_SAMPLING_FREQ


	)

2980 
	#IS_TAMPER_TIMESTAMPONTAMPER_DETECTION
 
IS_RTC_TAMPER_TIMESTAMPONTAMPER_DETECTION


	)

2981 
	#IS_TAMPER_TRIGGER
 
IS_RTC_TAMPER_TRIGGER


	)

2982 
	#IS_WAKEUP_CLOCK
 
IS_RTC_WAKEUP_CLOCK


	)

2983 
	#IS_WAKEUP_COUNTER
 
IS_RTC_WAKEUP_COUNTER


	)

2985 
	#__RTC_WRITEPROTECTION_ENABLE
 
__HAL_RTC_WRITEPROTECTION_ENABLE


	)

2986 
	#__RTC_WRITEPROTECTION_DISABLE
 
__HAL_RTC_WRITEPROTECTION_DISABLE


	)

2996 
	#SD_OCR_CID_CSD_OVERWRIETE
 
SD_OCR_CID_CSD_OVERWRITE


	)

2997 
	#SD_CMD_SD_APP_STAUS
 
SD_CMD_SD_APP_STATUS


	)

2999 #ià
defšed
(
STM32F4
è|| defšed(
STM32F2
)

3000 
	#SD_SDMMC_DISABLED
 
SD_SDIO_DISABLED


	)

3001 
	#SD_SDMMC_FUNCTION_BUSY
 
SD_SDIO_FUNCTION_BUSY


	)

3002 
	#SD_SDMMC_FUNCTION_FAILED
 
SD_SDIO_FUNCTION_FAILED


	)

3003 
	#SD_SDMMC_UNKNOWN_FUNCTION
 
SD_SDIO_UNKNOWN_FUNCTION


	)

3004 
	#SD_CMD_SDMMC_SEN_OP_COND
 
SD_CMD_SDIO_SEN_OP_COND


	)

3005 
	#SD_CMD_SDMMC_RW_DIRECT
 
SD_CMD_SDIO_RW_DIRECT


	)

3006 
	#SD_CMD_SDMMC_RW_EXTENDED
 
SD_CMD_SDIO_RW_EXTENDED


	)

3007 
	#__HAL_SD_SDMMC_ENABLE
 
__HAL_SD_SDIO_ENABLE


	)

3008 
	#__HAL_SD_SDMMC_DISABLE
 
__HAL_SD_SDIO_DISABLE


	)

3009 
	#__HAL_SD_SDMMC_DMA_ENABLE
 
__HAL_SD_SDIO_DMA_ENABLE


	)

3010 
	#__HAL_SD_SDMMC_DMA_DISABLE
 
__HAL_SD_SDIO_DMA_DISABL


	)

3011 
	#__HAL_SD_SDMMC_ENABLE_IT
 
__HAL_SD_SDIO_ENABLE_IT


	)

3012 
	#__HAL_SD_SDMMC_DISABLE_IT
 
__HAL_SD_SDIO_DISABLE_IT


	)

3013 
	#__HAL_SD_SDMMC_GET_FLAG
 
__HAL_SD_SDIO_GET_FLAG


	)

3014 
	#__HAL_SD_SDMMC_CLEAR_FLAG
 
__HAL_SD_SDIO_CLEAR_FLAG


	)

3015 
	#__HAL_SD_SDMMC_GET_IT
 
__HAL_SD_SDIO_GET_IT


	)

3016 
	#__HAL_SD_SDMMC_CLEAR_IT
 
__HAL_SD_SDIO_CLEAR_IT


	)

3017 
	#SDMMC_STATIC_FLAGS
 
SDIO_STATIC_FLAGS


	)

3018 
	#SDMMC_CMD0TIMEOUT
 
SDIO_CMD0TIMEOUT


	)

3019 
	#SD_SDMMC_SEND_IF_COND
 
SD_SDIO_SEND_IF_COND


	)

3021 
	#SDMMC1_IRQn
 
SDIO_IRQn


	)

3022 
	#SDMMC1_IRQHªdËr
 
SDIO_IRQHªdËr


	)

3025 #ià
defšed
(
STM32F7
è|| defšed(
STM32L4
)

3026 
	#SD_SDIO_DISABLED
 
SD_SDMMC_DISABLED


	)

3027 
	#SD_SDIO_FUNCTION_BUSY
 
SD_SDMMC_FUNCTION_BUSY


	)

3028 
	#SD_SDIO_FUNCTION_FAILED
 
SD_SDMMC_FUNCTION_FAILED


	)

3029 
	#SD_SDIO_UNKNOWN_FUNCTION
 
SD_SDMMC_UNKNOWN_FUNCTION


	)

3030 
	#SD_CMD_SDIO_SEN_OP_COND
 
SD_CMD_SDMMC_SEN_OP_COND


	)

3031 
	#SD_CMD_SDIO_RW_DIRECT
 
SD_CMD_SDMMC_RW_DIRECT


	)

3032 
	#SD_CMD_SDIO_RW_EXTENDED
 
SD_CMD_SDMMC_RW_EXTENDED


	)

3033 
	#__HAL_SD_SDIO_ENABLE
 
__HAL_SD_SDMMC_ENABLE


	)

3034 
	#__HAL_SD_SDIO_DISABLE
 
__HAL_SD_SDMMC_DISABLE


	)

3035 
	#__HAL_SD_SDIO_DMA_ENABLE
 
__HAL_SD_SDMMC_DMA_ENABLE


	)

3036 
	#__HAL_SD_SDIO_DMA_DISABL
 
__HAL_SD_SDMMC_DMA_DISABLE


	)

3037 
	#__HAL_SD_SDIO_ENABLE_IT
 
__HAL_SD_SDMMC_ENABLE_IT


	)

3038 
	#__HAL_SD_SDIO_DISABLE_IT
 
__HAL_SD_SDMMC_DISABLE_IT


	)

3039 
	#__HAL_SD_SDIO_GET_FLAG
 
__HAL_SD_SDMMC_GET_FLAG


	)

3040 
	#__HAL_SD_SDIO_CLEAR_FLAG
 
__HAL_SD_SDMMC_CLEAR_FLAG


	)

3041 
	#__HAL_SD_SDIO_GET_IT
 
__HAL_SD_SDMMC_GET_IT


	)

3042 
	#__HAL_SD_SDIO_CLEAR_IT
 
__HAL_SD_SDMMC_CLEAR_IT


	)

3043 
	#SDIO_STATIC_FLAGS
 
SDMMC_STATIC_FLAGS


	)

3044 
	#SDIO_CMD0TIMEOUT
 
SDMMC_CMD0TIMEOUT


	)

3045 
	#SD_SDIO_SEND_IF_COND
 
SD_SDMMC_SEND_IF_COND


	)

3047 
	#SDIO_IRQn
 
SDMMC1_IRQn


	)

3048 
	#SDIO_IRQHªdËr
 
SDMMC1_IRQHªdËr


	)

3051 #ià
defšed
(
STM32F7
è|| defšed(
STM32F4
è|| defšed(
STM32F2
)

3052 
	#HAL_SD_C¬dCIDTy³def
 
HAL_SD_C¬dCIDTy³Def


	)

3053 
	#HAL_SD_C¬dCSDTy³def
 
HAL_SD_C¬dCSDTy³Def


	)

3054 
	#HAL_SD_C¬dStusTy³def
 
HAL_SD_C¬dStusTy³Def


	)

3055 
	#HAL_SD_C¬dS‹Ty³def
 
HAL_SD_C¬dS‹Ty³Def


	)

3058 #ià
defšed
(
STM32H7
)

3059 
	#HAL_MMCEx_R—d_DMADoubËBufãr0C¶tC®lback
 
HAL_MMCEx_R—d_DMADoubËBuf0C¶tC®lback


	)

3060 
	#HAL_MMCEx_R—d_DMADoubËBufãr1C¶tC®lback
 
HAL_MMCEx_R—d_DMADoubËBuf1C¶tC®lback


	)

3061 
	#HAL_MMCEx_Wr™e_DMADoubËBufãr0C¶tC®lback
 
HAL_MMCEx_Wr™e_DMADoubËBuf0C¶tC®lback


	)

3062 
	#HAL_MMCEx_Wr™e_DMADoubËBufãr1C¶tC®lback
 
HAL_MMCEx_Wr™e_DMADoubËBuf1C¶tC®lback


	)

3063 
	#HAL_SDEx_R—d_DMADoubËBufãr0C¶tC®lback
 
HAL_SDEx_R—d_DMADoubËBuf0C¶tC®lback


	)

3064 
	#HAL_SDEx_R—d_DMADoubËBufãr1C¶tC®lback
 
HAL_SDEx_R—d_DMADoubËBuf1C¶tC®lback


	)

3065 
	#HAL_SDEx_Wr™e_DMADoubËBufãr0C¶tC®lback
 
HAL_SDEx_Wr™e_DMADoubËBuf0C¶tC®lback


	)

3066 
	#HAL_SDEx_Wr™e_DMADoubËBufãr1C¶tC®lback
 
HAL_SDEx_Wr™e_DMADoubËBuf1C¶tC®lback


	)

3076 
	#__SMARTCARD_ENABLE_IT
 
__HAL_SMARTCARD_ENABLE_IT


	)

3077 
	#__SMARTCARD_DISABLE_IT
 
__HAL_SMARTCARD_DISABLE_IT


	)

3078 
	#__SMARTCARD_ENABLE
 
__HAL_SMARTCARD_ENABLE


	)

3079 
	#__SMARTCARD_DISABLE
 
__HAL_SMARTCARD_DISABLE


	)

3080 
	#__SMARTCARD_DMA_REQUEST_ENABLE
 
__HAL_SMARTCARD_DMA_REQUEST_ENABLE


	)

3081 
	#__SMARTCARD_DMA_REQUEST_DISABLE
 
__HAL_SMARTCARD_DMA_REQUEST_DISABLE


	)

3083 
	#__HAL_SMARTCARD_GETCLOCKSOURCE
 
SMARTCARD_GETCLOCKSOURCE


	)

3084 
	#__SMARTCARD_GETCLOCKSOURCE
 
SMARTCARD_GETCLOCKSOURCE


	)

3086 
	#IS_SMARTCARD_ONEBIT_SAMPLING
 
IS_SMARTCARD_ONE_BIT_SAMPLE


	)

3095 
	#__HAL_SMBUS_RESET_CR1
 
SMBUS_RESET_CR1


	)

3096 
	#__HAL_SMBUS_RESET_CR2
 
SMBUS_RESET_CR2


	)

3097 
	#__HAL_SMBUS_GENERATE_START
 
SMBUS_GENERATE_START


	)

3098 
	#__HAL_SMBUS_GET_ADDR_MATCH
 
SMBUS_GET_ADDR_MATCH


	)

3099 
	#__HAL_SMBUS_GET_DIR
 
SMBUS_GET_DIR


	)

3100 
	#__HAL_SMBUS_GET_STOP_MODE
 
SMBUS_GET_STOP_MODE


	)

3101 
	#__HAL_SMBUS_GET_PEC_MODE
 
SMBUS_GET_PEC_MODE


	)

3102 
	#__HAL_SMBUS_GET_ALERT_ENABLED
 
SMBUS_GET_ALERT_ENABLED


	)

3111 
	#__HAL_SPI_1LINE_TX
 
SPI_1LINE_TX


	)

3112 
	#__HAL_SPI_1LINE_RX
 
SPI_1LINE_RX


	)

3113 
	#__HAL_SPI_RESET_CRC
 
SPI_RESET_CRC


	)

3123 
	#__HAL_UART_GETCLOCKSOURCE
 
UART_GETCLOCKSOURCE


	)

3124 
	#__HAL_UART_MASK_COMPUTATION
 
UART_MASK_COMPUTATION


	)

3125 
	#__UART_GETCLOCKSOURCE
 
UART_GETCLOCKSOURCE


	)

3126 
	#__UART_MASK_COMPUTATION
 
UART_MASK_COMPUTATION


	)

3128 
	#IS_UART_WAKEUPMETHODE
 
IS_UART_WAKEUPMETHOD


	)

3130 
	#IS_UART_ONEBIT_SAMPLE
 
IS_UART_ONE_BIT_SAMPLE


	)

3131 
	#IS_UART_ONEBIT_SAMPLING
 
IS_UART_ONE_BIT_SAMPLE


	)

3142 
	#__USART_ENABLE_IT
 
__HAL_USART_ENABLE_IT


	)

3143 
	#__USART_DISABLE_IT
 
__HAL_USART_DISABLE_IT


	)

3144 
	#__USART_ENABLE
 
__HAL_USART_ENABLE


	)

3145 
	#__USART_DISABLE
 
__HAL_USART_DISABLE


	)

3147 
	#__HAL_USART_GETCLOCKSOURCE
 
USART_GETCLOCKSOURCE


	)

3148 
	#__USART_GETCLOCKSOURCE
 
USART_GETCLOCKSOURCE


	)

3157 
	#USB_EXTI_LINE_WAKEUP
 
USB_WAKEUP_EXTI_LINE


	)

3159 
	#USB_FS_EXTI_TRIGGER_RISING_EDGE
 
USB_OTG_FS_WAKEUP_EXTI_RISING_EDGE


	)

3160 
	#USB_FS_EXTI_TRIGGER_FALLING_EDGE
 
USB_OTG_FS_WAKEUP_EXTI_FALLING_EDGE


	)

3161 
	#USB_FS_EXTI_TRIGGER_BOTH_EDGE
 
USB_OTG_FS_WAKEUP_EXTI_RISING_FALLING_EDGE


	)

3162 
	#USB_FS_EXTI_LINE_WAKEUP
 
USB_OTG_FS_WAKEUP_EXTI_LINE


	)

3164 
	#USB_HS_EXTI_TRIGGER_RISING_EDGE
 
USB_OTG_HS_WAKEUP_EXTI_RISING_EDGE


	)

3165 
	#USB_HS_EXTI_TRIGGER_FALLING_EDGE
 
USB_OTG_HS_WAKEUP_EXTI_FALLING_EDGE


	)

3166 
	#USB_HS_EXTI_TRIGGER_BOTH_EDGE
 
USB_OTG_HS_WAKEUP_EXTI_RISING_FALLING_EDGE


	)

3167 
	#USB_HS_EXTI_LINE_WAKEUP
 
USB_OTG_HS_WAKEUP_EXTI_LINE


	)

3169 
	#__HAL_USB_EXTI_ENABLE_IT
 
__HAL_USB_WAKEUP_EXTI_ENABLE_IT


	)

3170 
	#__HAL_USB_EXTI_DISABLE_IT
 
__HAL_USB_WAKEUP_EXTI_DISABLE_IT


	)

3171 
	#__HAL_USB_EXTI_GET_FLAG
 
__HAL_USB_WAKEUP_EXTI_GET_FLAG


	)

3172 
	#__HAL_USB_EXTI_CLEAR_FLAG
 
__HAL_USB_WAKEUP_EXTI_CLEAR_FLAG


	)

3173 
	#__HAL_USB_EXTI_SET_RISING_EDGE_TRIGGER
 
__HAL_USB_WAKEUP_EXTI_ENABLE_RISING_EDGE


	)

3174 
	#__HAL_USB_EXTI_SET_FALLING_EDGE_TRIGGER
 
__HAL_USB_WAKEUP_EXTI_ENABLE_FALLING_EDGE


	)

3175 
	#__HAL_USB_EXTI_SET_FALLINGRISING_TRIGGER
 
__HAL_USB_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE


	)

3177 
	#__HAL_USB_FS_EXTI_ENABLE_IT
 
__HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_IT


	)

3178 
	#__HAL_USB_FS_EXTI_DISABLE_IT
 
__HAL_USB_OTG_FS_WAKEUP_EXTI_DISABLE_IT


	)

3179 
	#__HAL_USB_FS_EXTI_GET_FLAG
 
__HAL_USB_OTG_FS_WAKEUP_EXTI_GET_FLAG


	)

3180 
	#__HAL_USB_FS_EXTI_CLEAR_FLAG
 
__HAL_USB_OTG_FS_WAKEUP_EXTI_CLEAR_FLAG


	)

3181 
	#__HAL_USB_FS_EXTI_SET_RISING_EGDE_TRIGGER
 
__HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_RISING_EDGE


	)

3182 
	#__HAL_USB_FS_EXTI_SET_FALLING_EGDE_TRIGGER
 
__HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_FALLING_EDGE


	)

3183 
	#__HAL_USB_FS_EXTI_SET_FALLINGRISING_TRIGGER
 
__HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE


	)

3184 
	#__HAL_USB_FS_EXTI_GENERATE_SWIT
 
__HAL_USB_OTG_FS_WAKEUP_EXTI_GENERATE_SWIT


	)

3186 
	#__HAL_USB_HS_EXTI_ENABLE_IT
 
__HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_IT


	)

3187 
	#__HAL_USB_HS_EXTI_DISABLE_IT
 
__HAL_USB_OTG_HS_WAKEUP_EXTI_DISABLE_IT


	)

3188 
	#__HAL_USB_HS_EXTI_GET_FLAG
 
__HAL_USB_OTG_HS_WAKEUP_EXTI_GET_FLAG


	)

3189 
	#__HAL_USB_HS_EXTI_CLEAR_FLAG
 
__HAL_USB_OTG_HS_WAKEUP_EXTI_CLEAR_FLAG


	)

3190 
	#__HAL_USB_HS_EXTI_SET_RISING_EGDE_TRIGGER
 
__HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_RISING_EDGE


	)

3191 
	#__HAL_USB_HS_EXTI_SET_FALLING_EGDE_TRIGGER
 
__HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_FALLING_EDGE


	)

3192 
	#__HAL_USB_HS_EXTI_SET_FALLINGRISING_TRIGGER
 
__HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE


	)

3193 
	#__HAL_USB_HS_EXTI_GENERATE_SWIT
 
__HAL_USB_OTG_HS_WAKEUP_EXTI_GENERATE_SWIT


	)

3195 
	#HAL_PCD_AùiveRemÙeWakeup
 
HAL_PCD_Aùiv©eRemÙeWakeup


	)

3196 
	#HAL_PCD_DeAùiveRemÙeWakeup
 
HAL_PCD_DeAùiv©eRemÙeWakeup


	)

3198 
	#HAL_PCD_S‘TxFiFo
 
HAL_PCDEx_S‘TxFiFo


	)

3199 
	#HAL_PCD_S‘RxFiFo
 
HAL_PCDEx_S‘RxFiFo


	)

3207 
	#__HAL_TIM_S‘ICP»sÿËrV®ue
 
TIM_SET_ICPRESCALERVALUE


	)

3208 
	#__HAL_TIM_Re£tICP»sÿËrV®ue
 
TIM_RESET_ICPRESCALERVALUE


	)

3210 
	#TIM_GET_ITSTATUS
 
__HAL_TIM_GET_IT_SOURCE


	)

3211 
	#TIM_GET_CLEAR_IT
 
__HAL_TIM_CLEAR_IT


	)

3213 
	#__HAL_TIM_GET_ITSTATUS
 
__HAL_TIM_GET_IT_SOURCE


	)

3215 
	#__HAL_TIM_DIRECTION_STATUS
 
__HAL_TIM_IS_TIM_COUNTING_DOWN


	)

3216 
	#__HAL_TIM_PRESCALER
 
__HAL_TIM_SET_PRESCALER


	)

3217 
	#__HAL_TIM_S‘CouÁ”
 
__HAL_TIM_SET_COUNTER


	)

3218 
	#__HAL_TIM_G‘CouÁ”
 
__HAL_TIM_GET_COUNTER


	)

3219 
	#__HAL_TIM_S‘AutÜ–ßd
 
__HAL_TIM_SET_AUTORELOAD


	)

3220 
	#__HAL_TIM_G‘AutÜ–ßd
 
__HAL_TIM_GET_AUTORELOAD


	)

3221 
	#__HAL_TIM_S‘ClockDivisiÚ
 
__HAL_TIM_SET_CLOCKDIVISION


	)

3222 
	#__HAL_TIM_G‘ClockDivisiÚ
 
__HAL_TIM_GET_CLOCKDIVISION


	)

3223 
	#__HAL_TIM_S‘ICP»sÿËr
 
__HAL_TIM_SET_ICPRESCALER


	)

3224 
	#__HAL_TIM_G‘ICP»sÿËr
 
__HAL_TIM_GET_ICPRESCALER


	)

3225 
	#__HAL_TIM_S‘Com·»
 
__HAL_TIM_SET_COMPARE


	)

3226 
	#__HAL_TIM_G‘Com·»
 
__HAL_TIM_GET_COMPARE


	)

3228 
	#TIM_BREAKINPUTSOURCE_DFSDM
 
TIM_BREAKINPUTSOURCE_DFSDM1


	)

3237 
	#__HAL_ETH_EXTI_ENABLE_IT
 
__HAL_ETH_WAKEUP_EXTI_ENABLE_IT


	)

3238 
	#__HAL_ETH_EXTI_DISABLE_IT
 
__HAL_ETH_WAKEUP_EXTI_DISABLE_IT


	)

3239 
	#__HAL_ETH_EXTI_GET_FLAG
 
__HAL_ETH_WAKEUP_EXTI_GET_FLAG


	)

3240 
	#__HAL_ETH_EXTI_CLEAR_FLAG
 
__HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG


	)

3241 
	#__HAL_ETH_EXTI_SET_RISING_EGDE_TRIGGER
 
__HAL_ETH_WAKEUP_EXTI_ENABLE_RISING_EDGE_TRIGGER


	)

3242 
	#__HAL_ETH_EXTI_SET_FALLING_EGDE_TRIGGER
 
__HAL_ETH_WAKEUP_EXTI_ENABLE_FALLING_EDGE_TRIGGER


	)

3243 
	#__HAL_ETH_EXTI_SET_FALLINGRISING_TRIGGER
 
__HAL_ETH_WAKEUP_EXTI_ENABLE_FALLINGRISING_TRIGGER


	)

3245 
	#ETH_PROMISCIOUSMODE_ENABLE
 
ETH_PROMISCUOUS_MODE_ENABLE


	)

3246 
	#ETH_PROMISCIOUSMODE_DISABLE
 
ETH_PROMISCUOUS_MODE_DISABLE


	)

3247 
	#IS_ETH_PROMISCIOUS_MODE
 
IS_ETH_PROMISCUOUS_MODE


	)

3255 
	#__HAL_LTDC_LAYER
 
LTDC_LAYER


	)

3256 
	#__HAL_LTDC_RELOAD_CONFIG
 
__HAL_LTDC_RELOAD_IMMEDIATE_CONFIG


	)

3264 
	#SAI_OUTPUTDRIVE_DISABLED
 
SAI_OUTPUTDRIVE_DISABLE


	)

3265 
	#SAI_OUTPUTDRIVE_ENABLED
 
SAI_OUTPUTDRIVE_ENABLE


	)

3266 
	#SAI_MASTERDIVIDER_ENABLED
 
SAI_MASTERDIVIDER_ENABLE


	)

3267 
	#SAI_MASTERDIVIDER_DISABLED
 
SAI_MASTERDIVIDER_DISABLE


	)

3268 
	#SAI_STREOMODE
 
SAI_STEREOMODE


	)

3269 
	#SAI_FIFOStus_Em±y
 
SAI_FIFOSTATUS_EMPTY


	)

3270 
	#SAI_FIFOStus_Less1Qu¬‹rFuÎ
 
SAI_FIFOSTATUS_LESS1QUARTERFULL


	)

3271 
	#SAI_FIFOStus_1Qu¬‹rFuÎ
 
SAI_FIFOSTATUS_1QUARTERFULL


	)

3272 
	#SAI_FIFOStus_H®fFuÎ
 
SAI_FIFOSTATUS_HALFFULL


	)

3273 
	#SAI_FIFOStus_3Qu¬‹rsFuÎ
 
SAI_FIFOSTATUS_3QUARTERFULL


	)

3274 
	#SAI_FIFOStus_FuÎ
 
SAI_FIFOSTATUS_FULL


	)

3275 
	#IS_SAI_BLOCK_MONO_STREO_MODE
 
IS_SAI_BLOCK_MONO_STEREO_MODE


	)

3276 
	#SAI_SYNCHRONOUS_EXT
 
SAI_SYNCHRONOUS_EXT_SAI1


	)

3277 
	#SAI_SYNCEXT_IN_ENABLE
 
SAI_SYNCEXT_OUTBLOCKA_ENABLE


	)

3285 #ià
defšed
(
STM32H7
)

3286 
	#HAL_SPDIFRX_ReûiveCÚŒÞFlow
 
HAL_SPDIFRX_ReûiveCŒlFlow


	)

3287 
	#HAL_SPDIFRX_ReûiveCÚŒÞFlow_IT
 
HAL_SPDIFRX_ReûiveCŒlFlow_IT


	)

3288 
	#HAL_SPDIFRX_ReûiveCÚŒÞFlow_DMA
 
HAL_SPDIFRX_ReûiveCŒlFlow_DMA


	)

3302 #ifdeà
__ýlu¥lus


	@Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h

38 #iâdeà
__STM32F4xx_HAL_H


39 
	#__STM32F4xx_HAL_H


	)

41 #ifdeà
__ýlu¥lus


46 
	~"¡m32f4xx_h®_cÚf.h
"

68 
HAL_TICK_FREQ_10HZ
 = 100U,

69 
HAL_TICK_FREQ_100HZ
 = 10U,

70 
HAL_TICK_FREQ_1KHZ
 = 1U,

71 
HAL_TICK_FREQ_DEFAULT
 = 
HAL_TICK_FREQ_1KHZ


72 } 
	tHAL_TickF»qTy³Def
;

88 
	#__HAL_DBGMCU_FREEZE_TIM2
(è(
DBGMCU
->
APB1FZ
 |ð(
DBGMCU_APB1_FZ_DBG_TIM2_STOP
))

	)

89 
	#__HAL_DBGMCU_FREEZE_TIM3
(è(
DBGMCU
->
APB1FZ
 |ð(
DBGMCU_APB1_FZ_DBG_TIM3_STOP
))

	)

90 
	#__HAL_DBGMCU_FREEZE_TIM4
(è(
DBGMCU
->
APB1FZ
 |ð(
DBGMCU_APB1_FZ_DBG_TIM4_STOP
))

	)

91 
	#__HAL_DBGMCU_FREEZE_TIM5
(è(
DBGMCU
->
APB1FZ
 |ð(
DBGMCU_APB1_FZ_DBG_TIM5_STOP
))

	)

92 
	#__HAL_DBGMCU_FREEZE_TIM6
(è(
DBGMCU
->
APB1FZ
 |ð(
DBGMCU_APB1_FZ_DBG_TIM6_STOP
))

	)

93 
	#__HAL_DBGMCU_FREEZE_TIM7
(è(
DBGMCU
->
APB1FZ
 |ð(
DBGMCU_APB1_FZ_DBG_TIM7_STOP
))

	)

94 
	#__HAL_DBGMCU_FREEZE_TIM12
(è(
DBGMCU
->
APB1FZ
 |ð(
DBGMCU_APB1_FZ_DBG_TIM12_STOP
))

	)

95 
	#__HAL_DBGMCU_FREEZE_TIM13
(è(
DBGMCU
->
APB1FZ
 |ð(
DBGMCU_APB1_FZ_DBG_TIM13_STOP
))

	)

96 
	#__HAL_DBGMCU_FREEZE_TIM14
(è(
DBGMCU
->
APB1FZ
 |ð(
DBGMCU_APB1_FZ_DBG_TIM14_STOP
))

	)

97 
	#__HAL_DBGMCU_FREEZE_RTC
(è(
DBGMCU
->
APB1FZ
 |ð(
DBGMCU_APB1_FZ_DBG_RTC_STOP
))

	)

98 
	#__HAL_DBGMCU_FREEZE_WWDG
(è(
DBGMCU
->
APB1FZ
 |ð(
DBGMCU_APB1_FZ_DBG_WWDG_STOP
))

	)

99 
	#__HAL_DBGMCU_FREEZE_IWDG
(è(
DBGMCU
->
APB1FZ
 |ð(
DBGMCU_APB1_FZ_DBG_IWDG_STOP
))

	)

100 
	#__HAL_DBGMCU_FREEZE_I2C1_TIMEOUT
(è(
DBGMCU
->
APB1FZ
 |ð(
DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT
))

	)

101 
	#__HAL_DBGMCU_FREEZE_I2C2_TIMEOUT
(è(
DBGMCU
->
APB1FZ
 |ð(
DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT
))

	)

102 
	#__HAL_DBGMCU_FREEZE_I2C3_TIMEOUT
(è(
DBGMCU
->
APB1FZ
 |ð(
DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT
))

	)

103 
	#__HAL_DBGMCU_FREEZE_CAN1
(è(
DBGMCU
->
APB1FZ
 |ð(
DBGMCU_APB1_FZ_DBG_CAN1_STOP
))

	)

104 
	#__HAL_DBGMCU_FREEZE_CAN2
(è(
DBGMCU
->
APB1FZ
 |ð(
DBGMCU_APB1_FZ_DBG_CAN2_STOP
))

	)

105 
	#__HAL_DBGMCU_FREEZE_TIM1
(è(
DBGMCU
->
APB2FZ
 |ð(
DBGMCU_APB2_FZ_DBG_TIM1_STOP
))

	)

106 
	#__HAL_DBGMCU_FREEZE_TIM8
(è(
DBGMCU
->
APB2FZ
 |ð(
DBGMCU_APB2_FZ_DBG_TIM8_STOP
))

	)

107 
	#__HAL_DBGMCU_FREEZE_TIM9
(è(
DBGMCU
->
APB2FZ
 |ð(
DBGMCU_APB2_FZ_DBG_TIM9_STOP
))

	)

108 
	#__HAL_DBGMCU_FREEZE_TIM10
(è(
DBGMCU
->
APB2FZ
 |ð(
DBGMCU_APB2_FZ_DBG_TIM10_STOP
))

	)

109 
	#__HAL_DBGMCU_FREEZE_TIM11
(è(
DBGMCU
->
APB2FZ
 |ð(
DBGMCU_APB2_FZ_DBG_TIM11_STOP
))

	)

111 
	#__HAL_DBGMCU_UNFREEZE_TIM2
(è(
DBGMCU
->
APB1FZ
 &ð~(
DBGMCU_APB1_FZ_DBG_TIM2_STOP
))

	)

112 
	#__HAL_DBGMCU_UNFREEZE_TIM3
(è(
DBGMCU
->
APB1FZ
 &ð~(
DBGMCU_APB1_FZ_DBG_TIM3_STOP
))

	)

113 
	#__HAL_DBGMCU_UNFREEZE_TIM4
(è(
DBGMCU
->
APB1FZ
 &ð~(
DBGMCU_APB1_FZ_DBG_TIM4_STOP
))

	)

114 
	#__HAL_DBGMCU_UNFREEZE_TIM5
(è(
DBGMCU
->
APB1FZ
 &ð~(
DBGMCU_APB1_FZ_DBG_TIM5_STOP
))

	)

115 
	#__HAL_DBGMCU_UNFREEZE_TIM6
(è(
DBGMCU
->
APB1FZ
 &ð~(
DBGMCU_APB1_FZ_DBG_TIM6_STOP
))

	)

116 
	#__HAL_DBGMCU_UNFREEZE_TIM7
(è(
DBGMCU
->
APB1FZ
 &ð~(
DBGMCU_APB1_FZ_DBG_TIM7_STOP
))

	)

117 
	#__HAL_DBGMCU_UNFREEZE_TIM12
(è(
DBGMCU
->
APB1FZ
 &ð~(
DBGMCU_APB1_FZ_DBG_TIM12_STOP
))

	)

118 
	#__HAL_DBGMCU_UNFREEZE_TIM13
(è(
DBGMCU
->
APB1FZ
 &ð~(
DBGMCU_APB1_FZ_DBG_TIM13_STOP
))

	)

119 
	#__HAL_DBGMCU_UNFREEZE_TIM14
(è(
DBGMCU
->
APB1FZ
 &ð~(
DBGMCU_APB1_FZ_DBG_TIM14_STOP
))

	)

120 
	#__HAL_DBGMCU_UNFREEZE_RTC
(è(
DBGMCU
->
APB1FZ
 &ð~(
DBGMCU_APB1_FZ_DBG_RTC_STOP
))

	)

121 
	#__HAL_DBGMCU_UNFREEZE_WWDG
(è(
DBGMCU
->
APB1FZ
 &ð~(
DBGMCU_APB1_FZ_DBG_WWDG_STOP
))

	)

122 
	#__HAL_DBGMCU_UNFREEZE_IWDG
(è(
DBGMCU
->
APB1FZ
 &ð~(
DBGMCU_APB1_FZ_DBG_IWDG_STOP
))

	)

123 
	#__HAL_DBGMCU_UNFREEZE_I2C1_TIMEOUT
(è(
DBGMCU
->
APB1FZ
 &ð~(
DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT
))

	)

124 
	#__HAL_DBGMCU_UNFREEZE_I2C2_TIMEOUT
(è(
DBGMCU
->
APB1FZ
 &ð~(
DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT
))

	)

125 
	#__HAL_DBGMCU_UNFREEZE_I2C3_TIMEOUT
(è(
DBGMCU
->
APB1FZ
 &ð~(
DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT
))

	)

126 
	#__HAL_DBGMCU_UNFREEZE_CAN1
(è(
DBGMCU
->
APB1FZ
 &ð~(
DBGMCU_APB1_FZ_DBG_CAN1_STOP
))

	)

127 
	#__HAL_DBGMCU_UNFREEZE_CAN2
(è(
DBGMCU
->
APB1FZ
 &ð~(
DBGMCU_APB1_FZ_DBG_CAN2_STOP
))

	)

128 
	#__HAL_DBGMCU_UNFREEZE_TIM1
(è(
DBGMCU
->
APB2FZ
 &ð~(
DBGMCU_APB2_FZ_DBG_TIM1_STOP
))

	)

129 
	#__HAL_DBGMCU_UNFREEZE_TIM8
(è(
DBGMCU
->
APB2FZ
 &ð~(
DBGMCU_APB2_FZ_DBG_TIM8_STOP
))

	)

130 
	#__HAL_DBGMCU_UNFREEZE_TIM9
(è(
DBGMCU
->
APB2FZ
 &ð~(
DBGMCU_APB2_FZ_DBG_TIM9_STOP
))

	)

131 
	#__HAL_DBGMCU_UNFREEZE_TIM10
(è(
DBGMCU
->
APB2FZ
 &ð~(
DBGMCU_APB2_FZ_DBG_TIM10_STOP
))

	)

132 
	#__HAL_DBGMCU_UNFREEZE_TIM11
(è(
DBGMCU
->
APB2FZ
 &ð~(
DBGMCU_APB2_FZ_DBG_TIM11_STOP
))

	)

136 
	#__HAL_SYSCFG_REMAPMEMORY_FLASH
(è(
SYSCFG
->
MEMRMP
 &ð~(
SYSCFG_MEMRMP_MEM_MODE
))

	)

140 
	#__HAL_SYSCFG_REMAPMEMORY_SYSTEMFLASH
(èdØ{
SYSCFG
->
MEMRMP
 &ð~(
SYSCFG_MEMRMP_MEM_MODE
);\

	)

141 
SYSCFG
->
MEMRMP
 |ð
SYSCFG_MEMRMP_MEM_MODE_0
;\

146 
	#__HAL_SYSCFG_REMAPMEMORY_SRAM
(èdØ{
SYSCFG
->
MEMRMP
 &ð~(
SYSCFG_MEMRMP_MEM_MODE
);\

	)

147 
SYSCFG
->
MEMRMP
 |ð(
SYSCFG_MEMRMP_MEM_MODE_0
 | 
SYSCFG_MEMRMP_MEM_MODE_1
);\

150 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
)|| defšed(
STM32F417xx
)

153 
	#__HAL_SYSCFG_REMAPMEMORY_FSMC
(èdØ{
SYSCFG
->
MEMRMP
 &ð~(
SYSCFG_MEMRMP_MEM_MODE
);\

	)

154 
SYSCFG
->
MEMRMP
 |ð(
SYSCFG_MEMRMP_MEM_MODE_1
);\

158 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
)|| defšed(
STM32F439xx
) ||\

159 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

162 
	#__HAL_SYSCFG_REMAPMEMORY_FMC
(èdØ{
SYSCFG
->
MEMRMP
 &ð~(
SYSCFG_MEMRMP_MEM_MODE
);\

	)

163 
SYSCFG
->
MEMRMP
 |ð(
SYSCFG_MEMRMP_MEM_MODE_1
);\

168 
	#__HAL_SYSCFG_REMAPMEMORY_FMC_SDRAM
(èdØ{
SYSCFG
->
MEMRMP
 &ð~(
SYSCFG_MEMRMP_MEM_MODE
);\

	)

169 
SYSCFG
->
MEMRMP
 |ð(
SYSCFG_MEMRMP_MEM_MODE_2
);\

173 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

181 
	#__HAL_SYSCFG_BREAK_PVD_LOCK
(èdØ{
SYSCFG
->
CFGR2
 &ð~(
SYSCFG_CFGR2_PVD_LOCK
); \

	)

182 
SYSCFG
->
CFGR2
 |ð
SYSCFG_CFGR2_PVD_LOCK
; \

195 
	#__HAL_SYSCFG_BREAK_LOCKUP_LOCK
(èdØ{
SYSCFG
->
CFGR2
 &ð~(
SYSCFG_CFGR2_LOCKUP_LOCK
); \

	)

196 
SYSCFG
->
CFGR2
 |ð
SYSCFG_CFGR2_LOCKUP_LOCK
; \

209 
	#IS_TICKFREQ
(
FREQ
è(((FREQè=ð
HAL_TICK_FREQ_10HZ
è|| \

	)

210 ((
FREQ
è=ð
HAL_TICK_FREQ_100HZ
) || \

211 ((
FREQ
è=ð
HAL_TICK_FREQ_1KHZ
))

224 
HAL_StusTy³Def
 
HAL_In™
();

225 
HAL_StusTy³Def
 
HAL_DeIn™
();

226 
HAL_M¥In™
();

227 
HAL_M¥DeIn™
();

228 
HAL_StusTy³Def
 
HAL_In™Tick
 (
ušt32_t
 
TickPriÜ™y
);

237 
HAL_IncTick
();

238 
HAL_D–ay
(
ušt32_t
 
D–ay
);

239 
ušt32_t
 
HAL_G‘Tick
();

240 
ušt32_t
 
HAL_G‘TickPrio
();

241 
HAL_StusTy³Def
 
HAL_S‘TickF»q
(
HAL_TickF»qTy³Def
 
F»q
);

242 
HAL_TickF»qTy³Def
 
HAL_G‘TickF»q
();

243 
HAL_Su¥’dTick
();

244 
HAL_ResumeTick
();

245 
ušt32_t
 
HAL_G‘H®V”siÚ
();

246 
ušt32_t
 
HAL_G‘REVID
();

247 
ušt32_t
 
HAL_G‘DEVID
();

248 
HAL_DBGMCU_EÇbËDBGSË•Mode
();

249 
HAL_DBGMCU_Di§bËDBGSË•Mode
();

250 
HAL_DBGMCU_EÇbËDBGStÝMode
();

251 
HAL_DBGMCU_Di§bËDBGStÝMode
();

252 
HAL_DBGMCU_EÇbËDBGSndbyMode
();

253 
HAL_DBGMCU_Di§bËDBGSndbyMode
();

254 
HAL_EÇbËCom³n§tiÚC–l
();

255 
HAL_Di§bËCom³n§tiÚC–l
();

256 
HAL_G‘UID
(
ušt32_t
 *
UID
);

257 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
)|| defšed(
STM32F439xx
) ||\

258 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

259 
HAL_EÇbËMemÜySw­pšgBªk
();

260 
HAL_Di§bËMemÜySw­pšgBªk
();

294 #ifdeà
__ýlu¥lus


	@Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h

37 #iâdeà
__STM32F4xx_HAL_CORTEX_H


38 
	#__STM32F4xx_HAL_CORTEX_H


	)

40 #ifdeà
__ýlu¥lus


45 
	~"¡m32f4xx_h®_def.h
"

59 #ià(
__MPU_PRESENT
 == 1U)

66 
ušt8_t
 
EÇbË
;

68 
ušt8_t
 
Numb”
;

70 
ušt32_t
 
Ba£Add»ss
;

71 
ušt8_t
 
Size
;

73 
ušt8_t
 
SubRegiÚDi§bË
;

75 
ušt8_t
 
Ty³ExtF›ld
;

77 
ušt8_t
 
AcûssP”missiÚ
;

79 
ušt8_t
 
Di§bËExec
;

81 
ušt8_t
 
IsSh¬—bË
;

83 
ušt8_t
 
IsCach—bË
;

85 
ušt8_t
 
IsBufã¿bË
;

87 }
	tMPU_RegiÚ_In™Ty³Def
;

106 
	#NVIC_PRIORITYGROUP_0
 0x00000007U

	)

108 
	#NVIC_PRIORITYGROUP_1
 0x00000006U

	)

110 
	#NVIC_PRIORITYGROUP_2
 0x00000005U

	)

112 
	#NVIC_PRIORITYGROUP_3
 0x00000004U

	)

114 
	#NVIC_PRIORITYGROUP_4
 0x00000003U

	)

123 
	#SYSTICK_CLKSOURCE_HCLK_DIV8
 0x00000000U

	)

124 
	#SYSTICK_CLKSOURCE_HCLK
 0x00000004U

	)

130 #ià(
__MPU_PRESENT
 == 1)

134 
	#MPU_HFNMI_PRIVDEF_NONE
 0x00000000U

	)

135 
	#MPU_HARDFAULT_NMI
 
MPU_CTRL_HFNMIENA_Msk


	)

136 
	#MPU_PRIVILEGED_DEFAULT
 
MPU_CTRL_PRIVDEFENA_Msk


	)

137 
	#MPU_HFNMI_PRIVDEF
 (
MPU_CTRL_HFNMIENA_Msk
 | 
MPU_CTRL_PRIVDEFENA_Msk
)

	)

146 
	#MPU_REGION_ENABLE
 ((
ušt8_t
)0x01)

	)

147 
	#MPU_REGION_DISABLE
 ((
ušt8_t
)0x00)

	)

155 
	#MPU_INSTRUCTION_ACCESS_ENABLE
 ((
ušt8_t
)0x00)

	)

156 
	#MPU_INSTRUCTION_ACCESS_DISABLE
 ((
ušt8_t
)0x01)

	)

164 
	#MPU_ACCESS_SHAREABLE
 ((
ušt8_t
)0x01)

	)

165 
	#MPU_ACCESS_NOT_SHAREABLE
 ((
ušt8_t
)0x00)

	)

173 
	#MPU_ACCESS_CACHEABLE
 ((
ušt8_t
)0x01)

	)

174 
	#MPU_ACCESS_NOT_CACHEABLE
 ((
ušt8_t
)0x00)

	)

182 
	#MPU_ACCESS_BUFFERABLE
 ((
ušt8_t
)0x01)

	)

183 
	#MPU_ACCESS_NOT_BUFFERABLE
 ((
ušt8_t
)0x00)

	)

191 
	#MPU_TEX_LEVEL0
 ((
ušt8_t
)0x00)

	)

192 
	#MPU_TEX_LEVEL1
 ((
ušt8_t
)0x01)

	)

193 
	#MPU_TEX_LEVEL2
 ((
ušt8_t
)0x02)

	)

201 
	#MPU_REGION_SIZE_32B
 ((
ušt8_t
)0x04)

	)

202 
	#MPU_REGION_SIZE_64B
 ((
ušt8_t
)0x05)

	)

203 
	#MPU_REGION_SIZE_128B
 ((
ušt8_t
)0x06)

	)

204 
	#MPU_REGION_SIZE_256B
 ((
ušt8_t
)0x07)

	)

205 
	#MPU_REGION_SIZE_512B
 ((
ušt8_t
)0x08)

	)

206 
	#MPU_REGION_SIZE_1KB
 ((
ušt8_t
)0x09)

	)

207 
	#MPU_REGION_SIZE_2KB
 ((
ušt8_t
)0x0A)

	)

208 
	#MPU_REGION_SIZE_4KB
 ((
ušt8_t
)0x0B)

	)

209 
	#MPU_REGION_SIZE_8KB
 ((
ušt8_t
)0x0C)

	)

210 
	#MPU_REGION_SIZE_16KB
 ((
ušt8_t
)0x0D)

	)

211 
	#MPU_REGION_SIZE_32KB
 ((
ušt8_t
)0x0E)

	)

212 
	#MPU_REGION_SIZE_64KB
 ((
ušt8_t
)0x0F)

	)

213 
	#MPU_REGION_SIZE_128KB
 ((
ušt8_t
)0x10)

	)

214 
	#MPU_REGION_SIZE_256KB
 ((
ušt8_t
)0x11)

	)

215 
	#MPU_REGION_SIZE_512KB
 ((
ušt8_t
)0x12)

	)

216 
	#MPU_REGION_SIZE_1MB
 ((
ušt8_t
)0x13)

	)

217 
	#MPU_REGION_SIZE_2MB
 ((
ušt8_t
)0x14)

	)

218 
	#MPU_REGION_SIZE_4MB
 ((
ušt8_t
)0x15)

	)

219 
	#MPU_REGION_SIZE_8MB
 ((
ušt8_t
)0x16)

	)

220 
	#MPU_REGION_SIZE_16MB
 ((
ušt8_t
)0x17)

	)

221 
	#MPU_REGION_SIZE_32MB
 ((
ušt8_t
)0x18)

	)

222 
	#MPU_REGION_SIZE_64MB
 ((
ušt8_t
)0x19)

	)

223 
	#MPU_REGION_SIZE_128MB
 ((
ušt8_t
)0x1A)

	)

224 
	#MPU_REGION_SIZE_256MB
 ((
ušt8_t
)0x1B)

	)

225 
	#MPU_REGION_SIZE_512MB
 ((
ušt8_t
)0x1C)

	)

226 
	#MPU_REGION_SIZE_1GB
 ((
ušt8_t
)0x1D)

	)

227 
	#MPU_REGION_SIZE_2GB
 ((
ušt8_t
)0x1E)

	)

228 
	#MPU_REGION_SIZE_4GB
 ((
ušt8_t
)0x1F)

	)

236 
	#MPU_REGION_NO_ACCESS
 ((
ušt8_t
)0x00)

	)

237 
	#MPU_REGION_PRIV_RW
 ((
ušt8_t
)0x01)

	)

238 
	#MPU_REGION_PRIV_RW_URO
 ((
ušt8_t
)0x02)

	)

239 
	#MPU_REGION_FULL_ACCESS
 ((
ušt8_t
)0x03)

	)

240 
	#MPU_REGION_PRIV_RO
 ((
ušt8_t
)0x05)

	)

241 
	#MPU_REGION_PRIV_RO_URO
 ((
ušt8_t
)0x06)

	)

249 
	#MPU_REGION_NUMBER0
 ((
ušt8_t
)0x00)

	)

250 
	#MPU_REGION_NUMBER1
 ((
ušt8_t
)0x01)

	)

251 
	#MPU_REGION_NUMBER2
 ((
ušt8_t
)0x02)

	)

252 
	#MPU_REGION_NUMBER3
 ((
ušt8_t
)0x03)

	)

253 
	#MPU_REGION_NUMBER4
 ((
ušt8_t
)0x04)

	)

254 
	#MPU_REGION_NUMBER5
 ((
ušt8_t
)0x05)

	)

255 
	#MPU_REGION_NUMBER6
 ((
ušt8_t
)0x06)

	)

256 
	#MPU_REGION_NUMBER7
 ((
ušt8_t
)0x07)

	)

278 
HAL_NVIC_S‘PriÜ™yGroupšg
(
ušt32_t
 
PriÜ™yGroup
);

279 
HAL_NVIC_S‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
P»em±PriÜ™y
, ušt32_ˆ
SubPriÜ™y
);

280 
HAL_NVIC_EÇbËIRQ
(
IRQn_Ty³
 
IRQn
);

281 
HAL_NVIC_Di§bËIRQ
(
IRQn_Ty³
 
IRQn
);

282 
HAL_NVIC_Sy¡emRe£t
();

283 
ušt32_t
 
HAL_SYSTICK_CÚfig
(ušt32_ˆ
TicksNumb
);

292 
ušt32_t
 
HAL_NVIC_G‘PriÜ™yGroupšg
();

293 
HAL_NVIC_G‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
PriÜ™yGroup
, ušt32_t* 
pP»em±PriÜ™y
, ušt32_t* 
pSubPriÜ™y
);

294 
ušt32_t
 
HAL_NVIC_G‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
);

295 
HAL_NVIC_S‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
);

296 
HAL_NVIC_CË¬P’dšgIRQ
(
IRQn_Ty³
 
IRQn
);

297 
ušt32_t
 
HAL_NVIC_G‘Aùive
(
IRQn_Ty³
 
IRQn
);

298 
HAL_SYSTICK_CLKSourûCÚfig
(
ušt32_t
 
CLKSourû
);

299 
HAL_SYSTICK_IRQHªdËr
();

300 
HAL_SYSTICK_C®lback
();

302 #ià(
__MPU_PRESENT
 == 1U)

303 
HAL_MPU_EÇbË
(
ušt32_t
 
MPU_CÚŒÞ
);

304 
HAL_MPU_Di§bË
();

305 
HAL_MPU_CÚfigRegiÚ
(
MPU_RegiÚ_In™Ty³Def
 *
MPU_In™
);

322 
	#IS_NVIC_PRIORITY_GROUP
(
GROUP
è(((GROUPè=ð
NVIC_PRIORITYGROUP_0
è|| \

	)

323 ((
GROUP
è=ð
NVIC_PRIORITYGROUP_1
) || \

324 ((
GROUP
è=ð
NVIC_PRIORITYGROUP_2
) || \

325 ((
GROUP
è=ð
NVIC_PRIORITYGROUP_3
) || \

326 ((
GROUP
è=ð
NVIC_PRIORITYGROUP_4
))

328 
	#IS_NVIC_PREEMPTION_PRIORITY
(
PRIORITY
è((PRIORITYè< 0x10U)

	)

330 
	#IS_NVIC_SUB_PRIORITY
(
PRIORITY
è((PRIORITYè< 0x10U)

	)

332 
	#IS_NVIC_DEVICE_IRQ
(
IRQ
è((IRQè>ð(
IRQn_Ty³
)0x00U)

	)

334 
	#IS_SYSTICK_CLK_SOURCE
(
SOURCE
è(((SOURCEè=ð
SYSTICK_CLKSOURCE_HCLK
è|| \

	)

335 ((
SOURCE
è=ð
SYSTICK_CLKSOURCE_HCLK_DIV8
))

337 #ià(
__MPU_PRESENT
 == 1U)

338 
	#IS_MPU_REGION_ENABLE
(
STATE
è(((STATEè=ð
MPU_REGION_ENABLE
è|| \

	)

339 ((
STATE
è=ð
MPU_REGION_DISABLE
))

341 
	#IS_MPU_INSTRUCTION_ACCESS
(
STATE
è(((STATEè=ð
MPU_INSTRUCTION_ACCESS_ENABLE
è|| \

	)

342 ((
STATE
è=ð
MPU_INSTRUCTION_ACCESS_DISABLE
))

344 
	#IS_MPU_ACCESS_SHAREABLE
(
STATE
è(((STATEè=ð
MPU_ACCESS_SHAREABLE
è|| \

	)

345 ((
STATE
è=ð
MPU_ACCESS_NOT_SHAREABLE
))

347 
	#IS_MPU_ACCESS_CACHEABLE
(
STATE
è(((STATEè=ð
MPU_ACCESS_CACHEABLE
è|| \

	)

348 ((
STATE
è=ð
MPU_ACCESS_NOT_CACHEABLE
))

350 
	#IS_MPU_ACCESS_BUFFERABLE
(
STATE
è(((STATEè=ð
MPU_ACCESS_BUFFERABLE
è|| \

	)

351 ((
STATE
è=ð
MPU_ACCESS_NOT_BUFFERABLE
))

353 
	#IS_MPU_TEX_LEVEL
(
TYPE
è(((TYPEè=ð
MPU_TEX_LEVEL0
è|| \

	)

354 ((
TYPE
è=ð
MPU_TEX_LEVEL1
) || \

355 ((
TYPE
è=ð
MPU_TEX_LEVEL2
))

357 
	#IS_MPU_REGION_PERMISSION_ATTRIBUTE
(
TYPE
è(((TYPEè=ð
MPU_REGION_NO_ACCESS
è|| \

	)

358 ((
TYPE
è=ð
MPU_REGION_PRIV_RW
) || \

359 ((
TYPE
è=ð
MPU_REGION_PRIV_RW_URO
) || \

360 ((
TYPE
è=ð
MPU_REGION_FULL_ACCESS
) || \

361 ((
TYPE
è=ð
MPU_REGION_PRIV_RO
) || \

362 ((
TYPE
è=ð
MPU_REGION_PRIV_RO_URO
))

364 
	#IS_MPU_REGION_NUMBER
(
NUMBER
è(((NUMBERè=ð
MPU_REGION_NUMBER0
è|| \

	)

365 ((
NUMBER
è=ð
MPU_REGION_NUMBER1
) || \

366 ((
NUMBER
è=ð
MPU_REGION_NUMBER2
) || \

367 ((
NUMBER
è=ð
MPU_REGION_NUMBER3
) || \

368 ((
NUMBER
è=ð
MPU_REGION_NUMBER4
) || \

369 ((
NUMBER
è=ð
MPU_REGION_NUMBER5
) || \

370 ((
NUMBER
è=ð
MPU_REGION_NUMBER6
) || \

371 ((
NUMBER
è=ð
MPU_REGION_NUMBER7
))

373 
	#IS_MPU_REGION_SIZE
(
SIZE
è(((SIZEè=ð
MPU_REGION_SIZE_32B
è|| \

	)

374 ((
SIZE
è=ð
MPU_REGION_SIZE_64B
) || \

375 ((
SIZE
è=ð
MPU_REGION_SIZE_128B
) || \

376 ((
SIZE
è=ð
MPU_REGION_SIZE_256B
) || \

377 ((
SIZE
è=ð
MPU_REGION_SIZE_512B
) || \

378 ((
SIZE
è=ð
MPU_REGION_SIZE_1KB
) || \

379 ((
SIZE
è=ð
MPU_REGION_SIZE_2KB
) || \

380 ((
SIZE
è=ð
MPU_REGION_SIZE_4KB
) || \

381 ((
SIZE
è=ð
MPU_REGION_SIZE_8KB
) || \

382 ((
SIZE
è=ð
MPU_REGION_SIZE_16KB
) || \

383 ((
SIZE
è=ð
MPU_REGION_SIZE_32KB
) || \

384 ((
SIZE
è=ð
MPU_REGION_SIZE_64KB
) || \

385 ((
SIZE
è=ð
MPU_REGION_SIZE_128KB
) || \

386 ((
SIZE
è=ð
MPU_REGION_SIZE_256KB
) || \

387 ((
SIZE
è=ð
MPU_REGION_SIZE_512KB
) || \

388 ((
SIZE
è=ð
MPU_REGION_SIZE_1MB
) || \

389 ((
SIZE
è=ð
MPU_REGION_SIZE_2MB
) || \

390 ((
SIZE
è=ð
MPU_REGION_SIZE_4MB
) || \

391 ((
SIZE
è=ð
MPU_REGION_SIZE_8MB
) || \

392 ((
SIZE
è=ð
MPU_REGION_SIZE_16MB
) || \

393 ((
SIZE
è=ð
MPU_REGION_SIZE_32MB
) || \

394 ((
SIZE
è=ð
MPU_REGION_SIZE_64MB
) || \

395 ((
SIZE
è=ð
MPU_REGION_SIZE_128MB
) || \

396 ((
SIZE
è=ð
MPU_REGION_SIZE_256MB
) || \

397 ((
SIZE
è=ð
MPU_REGION_SIZE_512MB
) || \

398 ((
SIZE
è=ð
MPU_REGION_SIZE_1GB
) || \

399 ((
SIZE
è=ð
MPU_REGION_SIZE_2GB
) || \

400 ((
SIZE
è=ð
MPU_REGION_SIZE_4GB
))

402 
	#IS_MPU_SUB_REGION_DISABLE
(
SUBREGION
è((SUBREGIONè< (
ušt16_t
)0x00FF)

	)

419 #ifdeà
__ýlu¥lus


	@Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h

38 #iâdeà
__STM32F4xx_HAL_DEF


39 
	#__STM32F4xx_HAL_DEF


	)

41 #ifdeà
__ýlu¥lus


46 
	~"¡m32f4xx.h
"

47 
	~"Legacy/¡m32_h®_Ëgacy.h
"

48 
	~<¡dio.h
>

57 
HAL_OK
 = 0x00U,

58 
HAL_ERROR
 = 0x01U,

59 
HAL_BUSY
 = 0x02U,

60 
HAL_TIMEOUT
 = 0x03U

61 } 
	tHAL_StusTy³Def
;

68 
HAL_UNLOCKED
 = 0x00U,

69 
HAL_LOCKED
 = 0x01U

70 } 
	tHAL_LockTy³Def
;

74 
	#UNUSED
(
X
è()X

	)

76 
	#HAL_MAX_DELAY
 0xFFFFFFFFU

	)

78 
	#HAL_IS_BIT_SET
(
REG
, 
BIT
è(((REGè& (BIT)è!ð
RESET
)

	)

79 
	#HAL_IS_BIT_CLR
(
REG
, 
BIT
è(((REGè& (BIT)è=ð
RESET
)

	)

81 
	#__HAL_LINKDMA
(
__HANDLE__
, 
__PPP_DMA_FIELD__
, 
__DMA_HANDLE__
è\

	)

83 (
__HANDLE__
)->
__PPP_DMA_FIELD__
 = &(
__DMA_HANDLE__
); \

84 (
__DMA_HANDLE__
).
P¬’t
 = (
__HANDLE__
); \

102 
	#__HAL_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 0U)

	)

104 #ià(
USE_RTOS
 == 1U)

108 
	#__HAL_LOCK
(
__HANDLE__
è\

	)

110 if((
__HANDLE__
)->
Lock
 =ð
HAL_LOCKED
) \

112  
HAL_BUSY
; \

116 (
__HANDLE__
)->
Lock
 = 
HAL_LOCKED
; \

120 
	#__HAL_UNLOCK
(
__HANDLE__
è\

	)

122 (
__HANDLE__
)->
Lock
 = 
HAL_UNLOCKED
; \

126 #ià
defšed
 ( 
__GNUC__
 ) && !defšed (
__CC_ARM
)

127 #iâdeà
__w—k


128 
	#__w—k
 
	`__©Œibu‹__
((
w—k
))

	)

130 #iâdeà
__·cked


131 
	#__·cked
 
	`__©Œibu‹__
((
__·cked__
))

	)

137 #ià
defšed
 ( 
__GNUC__
 ) && !defšed (
__CC_ARM
)

138 #iâdeà
__ALIGN_END


139 
	#__ALIGN_END
 
	`__©Œibu‹__
 ((
	`®igÃd
 (4)))

	)

141 #iâdeà
__ALIGN_BEGIN


142 
	#__ALIGN_BEGIN


	)

145 #iâdeà
__ALIGN_END


146 
	#__ALIGN_END


	)

148 #iâdeà
__ALIGN_BEGIN


149 #ià
defšed
 (
__CC_ARM
)

150 
	#__ALIGN_BEGIN
 
	`__®ign
(4)

	)

151 #–ià
defšed
 (
__ICCARM__
)

152 
	#__ALIGN_BEGIN


	)

161 #ià
defšed
 ( 
__CC_ARM
 )

171 
	#__RAM_FUNC


	)

173 #–ià
defšed
 ( 
__ICCARM__
 )

178 
	#__RAM_FUNC
 
__¿mfunc


	)

180 #–ià
defšed
 ( 
__GNUC__
 )

186 
	#__RAM_FUNC
 
	`__©Œibu‹__
((
	`£ùiÚ
(".RamFunc")))

	)

193 #ià
defšed
 ( 
__CC_ARM
 ) || defšed ( 
__GNUC__
 )

197 
	#__NOINLINE
 
	`__©Œibu‹__
 ( (
nošlše
è)

	)

199 #–ià
defšed
 ( 
__ICCARM__
 )

203 
	#__NOINLINE
 
	`_P¿gma
("Ýtimizðno_šlše")

	)

207 #ifdeà
__ýlu¥lus


	@Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h

37 #iâdeà
__STM32F4xx_HAL_DMA_H


38 
	#__STM32F4xx_HAL_DMA_H


	)

40 #ifdeà
__ýlu¥lus


45 
	~"¡m32f4xx_h®_def.h
"

67 
ušt32_t
 
ChªÃl
;

70 
ušt32_t
 
DœeùiÚ
;

74 
ušt32_t
 
P”hInc
;

77 
ušt32_t
 
MemInc
;

80 
ušt32_t
 
P”hD©aAlignm’t
;

83 
ušt32_t
 
MemD©aAlignm’t
;

86 
ušt32_t
 
Mode
;

91 
ušt32_t
 
PriÜ™y
;

94 
ušt32_t
 
FIFOMode
;

99 
ušt32_t
 
FIFOTh»shÞd
;

102 
ušt32_t
 
MemBur¡
;

108 
ušt32_t
 
P”hBur¡
;

113 }
	tDMA_In™Ty³Def
;

121 
HAL_DMA_STATE_RESET
 = 0x00U,

122 
HAL_DMA_STATE_READY
 = 0x01U,

123 
HAL_DMA_STATE_BUSY
 = 0x02U,

124 
HAL_DMA_STATE_TIMEOUT
 = 0x03U,

125 
HAL_DMA_STATE_ERROR
 = 0x04U,

126 
HAL_DMA_STATE_ABORT
 = 0x05U,

127 }
	tHAL_DMA_S‹Ty³Def
;

134 
HAL_DMA_FULL_TRANSFER
 = 0x00U,

135 
HAL_DMA_HALF_TRANSFER
 = 0x01U

136 }
	tHAL_DMA_Lev–Com¶‘eTy³Def
;

143 
HAL_DMA_XFER_CPLT_CB_ID
 = 0x00U,

144 
HAL_DMA_XFER_HALFCPLT_CB_ID
 = 0x01U,

145 
HAL_DMA_XFER_M1CPLT_CB_ID
 = 0x02U,

146 
HAL_DMA_XFER_M1HALFCPLT_CB_ID
 = 0x03U,

147 
HAL_DMA_XFER_ERROR_CB_ID
 = 0x04U,

148 
HAL_DMA_XFER_ABORT_CB_ID
 = 0x05U,

149 
HAL_DMA_XFER_ALL_CB_ID
 = 0x06U

150 }
	tHAL_DMA_C®lbackIDTy³Def
;

155 
	s__DMA_HªdËTy³Def


157 
DMA_SŒ—m_Ty³Def
 *
In¡ªû
;

159 
DMA_In™Ty³Def
 
In™
;

161 
HAL_LockTy³Def
 
Lock
;

163 
__IO
 
HAL_DMA_S‹Ty³Def
 
S‹
;

165 *
P¬’t
;

167 (* 
XãrC¶tC®lback
)Ð
__DMA_HªdËTy³Def
 * 
hdma
);

169 (* 
XãrH®fC¶tC®lback
)Ð
__DMA_HªdËTy³Def
 * 
hdma
);

171 (* 
XãrM1C¶tC®lback
)Ð
__DMA_HªdËTy³Def
 * 
hdma
);

173 (* 
XãrM1H®fC¶tC®lback
)Ð
__DMA_HªdËTy³Def
 * 
hdma
);

175 (* 
XãrE¼ÜC®lback
)Ð
__DMA_HªdËTy³Def
 * 
hdma
);

177 (* 
XãrAbÜtC®lback
)Ð
__DMA_HªdËTy³Def
 * 
hdma
);

179 
__IO
 
ušt32_t
 
E¼ÜCode
;

181 
ušt32_t
 
SŒ—mBa£Add»ss
;

183 
ušt32_t
 
SŒ—mIndex
;

185 }
	tDMA_HªdËTy³Def
;

202 
	#HAL_DMA_ERROR_NONE
 0x00000000U

	)

203 
	#HAL_DMA_ERROR_TE
 0x00000001U

	)

204 
	#HAL_DMA_ERROR_FE
 0x00000002U

	)

205 
	#HAL_DMA_ERROR_DME
 0x00000004U

	)

206 
	#HAL_DMA_ERROR_TIMEOUT
 0x00000020U

	)

207 
	#HAL_DMA_ERROR_PARAM
 0x00000040U

	)

208 
	#HAL_DMA_ERROR_NO_XFER
 0x00000080U

	)

209 
	#HAL_DMA_ERROR_NOT_SUPPORTED
 0x00000100U

	)

218 
	#DMA_CHANNEL_0
 0x00000000U

	)

219 
	#DMA_CHANNEL_1
 0x02000000U

	)

220 
	#DMA_CHANNEL_2
 0x04000000U

	)

221 
	#DMA_CHANNEL_3
 0x06000000U

	)

222 
	#DMA_CHANNEL_4
 0x08000000U

	)

223 
	#DMA_CHANNEL_5
 0x0A000000U

	)

224 
	#DMA_CHANNEL_6
 0x0C000000U

	)

225 
	#DMA_CHANNEL_7
 0x0E000000U

	)

226 #ià
defšed
 (
DMA_SxCR_CHSEL_3
)

227 
	#DMA_CHANNEL_8
 0x10000000U

	)

228 
	#DMA_CHANNEL_9
 0x12000000U

	)

229 
	#DMA_CHANNEL_10
 0x14000000U

	)

230 
	#DMA_CHANNEL_11
 0x16000000U

	)

231 
	#DMA_CHANNEL_12
 0x18000000U

	)

232 
	#DMA_CHANNEL_13
 0x1A000000U

	)

233 
	#DMA_CHANNEL_14
 0x1C000000U

	)

234 
	#DMA_CHANNEL_15
 0x1E000000U

	)

244 
	#DMA_PERIPH_TO_MEMORY
 0x00000000U

	)

245 
	#DMA_MEMORY_TO_PERIPH
 ((
ušt32_t
)
DMA_SxCR_DIR_0
è

	)

246 
	#DMA_MEMORY_TO_MEMORY
 ((
ušt32_t
)
DMA_SxCR_DIR_1
è

	)

255 
	#DMA_PINC_ENABLE
 ((
ušt32_t
)
DMA_SxCR_PINC
è

	)

256 
	#DMA_PINC_DISABLE
 0x00000000U

	)

265 
	#DMA_MINC_ENABLE
 ((
ušt32_t
)
DMA_SxCR_MINC
è

	)

266 
	#DMA_MINC_DISABLE
 0x00000000U

	)

275 
	#DMA_PDATAALIGN_BYTE
 0x00000000U

	)

276 
	#DMA_PDATAALIGN_HALFWORD
 ((
ušt32_t
)
DMA_SxCR_PSIZE_0
è

	)

277 
	#DMA_PDATAALIGN_WORD
 ((
ušt32_t
)
DMA_SxCR_PSIZE_1
è

	)

286 
	#DMA_MDATAALIGN_BYTE
 0x00000000U

	)

287 
	#DMA_MDATAALIGN_HALFWORD
 ((
ušt32_t
)
DMA_SxCR_MSIZE_0
è

	)

288 
	#DMA_MDATAALIGN_WORD
 ((
ušt32_t
)
DMA_SxCR_MSIZE_1
è

	)

297 
	#DMA_NORMAL
 0x00000000U

	)

298 
	#DMA_CIRCULAR
 ((
ušt32_t
)
DMA_SxCR_CIRC
è

	)

299 
	#DMA_PFCTRL
 ((
ušt32_t
)
DMA_SxCR_PFCTRL
è

	)

308 
	#DMA_PRIORITY_LOW
 0x00000000U

	)

309 
	#DMA_PRIORITY_MEDIUM
 ((
ušt32_t
)
DMA_SxCR_PL_0
è

	)

310 
	#DMA_PRIORITY_HIGH
 ((
ušt32_t
)
DMA_SxCR_PL_1
è

	)

311 
	#DMA_PRIORITY_VERY_HIGH
 ((
ušt32_t
)
DMA_SxCR_PL
è

	)

320 
	#DMA_FIFOMODE_DISABLE
 0x00000000U

	)

321 
	#DMA_FIFOMODE_ENABLE
 ((
ušt32_t
)
DMA_SxFCR_DMDIS
è

	)

330 
	#DMA_FIFO_THRESHOLD_1QUARTERFULL
 0x00000000U

	)

331 
	#DMA_FIFO_THRESHOLD_HALFFULL
 ((
ušt32_t
)
DMA_SxFCR_FTH_0
è

	)

332 
	#DMA_FIFO_THRESHOLD_3QUARTERSFULL
 ((
ušt32_t
)
DMA_SxFCR_FTH_1
è

	)

333 
	#DMA_FIFO_THRESHOLD_FULL
 ((
ušt32_t
)
DMA_SxFCR_FTH
è

	)

342 
	#DMA_MBURST_SINGLE
 0x00000000U

	)

343 
	#DMA_MBURST_INC4
 ((
ušt32_t
)
DMA_SxCR_MBURST_0
)

	)

344 
	#DMA_MBURST_INC8
 ((
ušt32_t
)
DMA_SxCR_MBURST_1
)

	)

345 
	#DMA_MBURST_INC16
 ((
ušt32_t
)
DMA_SxCR_MBURST
)

	)

354 
	#DMA_PBURST_SINGLE
 0x00000000U

	)

355 
	#DMA_PBURST_INC4
 ((
ušt32_t
)
DMA_SxCR_PBURST_0
)

	)

356 
	#DMA_PBURST_INC8
 ((
ušt32_t
)
DMA_SxCR_PBURST_1
)

	)

357 
	#DMA_PBURST_INC16
 ((
ušt32_t
)
DMA_SxCR_PBURST
)

	)

366 
	#DMA_IT_TC
 ((
ušt32_t
)
DMA_SxCR_TCIE
)

	)

367 
	#DMA_IT_HT
 ((
ušt32_t
)
DMA_SxCR_HTIE
)

	)

368 
	#DMA_IT_TE
 ((
ušt32_t
)
DMA_SxCR_TEIE
)

	)

369 
	#DMA_IT_DME
 ((
ušt32_t
)
DMA_SxCR_DMEIE
)

	)

370 
	#DMA_IT_FE
 0x00000080U

	)

379 
	#DMA_FLAG_FEIF0_4
 0x00000001U

	)

380 
	#DMA_FLAG_DMEIF0_4
 0x00000004U

	)

381 
	#DMA_FLAG_TEIF0_4
 0x00000008U

	)

382 
	#DMA_FLAG_HTIF0_4
 0x00000010U

	)

383 
	#DMA_FLAG_TCIF0_4
 0x00000020U

	)

384 
	#DMA_FLAG_FEIF1_5
 0x00000040U

	)

385 
	#DMA_FLAG_DMEIF1_5
 0x00000100U

	)

386 
	#DMA_FLAG_TEIF1_5
 0x00000200U

	)

387 
	#DMA_FLAG_HTIF1_5
 0x00000400U

	)

388 
	#DMA_FLAG_TCIF1_5
 0x00000800U

	)

389 
	#DMA_FLAG_FEIF2_6
 0x00010000U

	)

390 
	#DMA_FLAG_DMEIF2_6
 0x00040000U

	)

391 
	#DMA_FLAG_TEIF2_6
 0x00080000U

	)

392 
	#DMA_FLAG_HTIF2_6
 0x00100000U

	)

393 
	#DMA_FLAG_TCIF2_6
 0x00200000U

	)

394 
	#DMA_FLAG_FEIF3_7
 0x00400000U

	)

395 
	#DMA_FLAG_DMEIF3_7
 0x01000000U

	)

396 
	#DMA_FLAG_TEIF3_7
 0x02000000U

	)

397 
	#DMA_FLAG_HTIF3_7
 0x04000000U

	)

398 
	#DMA_FLAG_TCIF3_7
 0x08000000U

	)

413 
	#__HAL_DMA_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 
HAL_DMA_STATE_RESET
)

	)

427 
	#__HAL_DMA_GET_FS
(
__HANDLE__
è(((__HANDLE__)->
In¡ªû
->
FCR
 & (
DMA_SxFCR_FS
)))

	)

434 
	#__HAL_DMA_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 |ð
DMA_SxCR_EN
)

	)

441 
	#__HAL_DMA_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 &ð~
DMA_SxCR_EN
)

	)

450 
	#__HAL_DMA_GET_TC_FLAG_INDEX
(
__HANDLE__
è\

	)

451 (((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m0
))? 
DMA_FLAG_TCIF0_4
 :\

452 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m0
))? 
DMA_FLAG_TCIF0_4
 :\

453 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m4
))? 
DMA_FLAG_TCIF0_4
 :\

454 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m4
))? 
DMA_FLAG_TCIF0_4
 :\

455 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m1
))? 
DMA_FLAG_TCIF1_5
 :\

456 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m1
))? 
DMA_FLAG_TCIF1_5
 :\

457 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m5
))? 
DMA_FLAG_TCIF1_5
 :\

458 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m5
))? 
DMA_FLAG_TCIF1_5
 :\

459 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m2
))? 
DMA_FLAG_TCIF2_6
 :\

460 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m2
))? 
DMA_FLAG_TCIF2_6
 :\

461 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m6
))? 
DMA_FLAG_TCIF2_6
 :\

462 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m6
))? 
DMA_FLAG_TCIF2_6
 :\

463 
DMA_FLAG_TCIF3_7
)

470 
	#__HAL_DMA_GET_HT_FLAG_INDEX
(
__HANDLE__
)\

	)

471 (((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m0
))? 
DMA_FLAG_HTIF0_4
 :\

472 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m0
))? 
DMA_FLAG_HTIF0_4
 :\

473 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m4
))? 
DMA_FLAG_HTIF0_4
 :\

474 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m4
))? 
DMA_FLAG_HTIF0_4
 :\

475 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m1
))? 
DMA_FLAG_HTIF1_5
 :\

476 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m1
))? 
DMA_FLAG_HTIF1_5
 :\

477 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m5
))? 
DMA_FLAG_HTIF1_5
 :\

478 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m5
))? 
DMA_FLAG_HTIF1_5
 :\

479 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m2
))? 
DMA_FLAG_HTIF2_6
 :\

480 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m2
))? 
DMA_FLAG_HTIF2_6
 :\

481 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m6
))? 
DMA_FLAG_HTIF2_6
 :\

482 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m6
))? 
DMA_FLAG_HTIF2_6
 :\

483 
DMA_FLAG_HTIF3_7
)

490 
	#__HAL_DMA_GET_TE_FLAG_INDEX
(
__HANDLE__
)\

	)

491 (((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m0
))? 
DMA_FLAG_TEIF0_4
 :\

492 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m0
))? 
DMA_FLAG_TEIF0_4
 :\

493 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m4
))? 
DMA_FLAG_TEIF0_4
 :\

494 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m4
))? 
DMA_FLAG_TEIF0_4
 :\

495 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m1
))? 
DMA_FLAG_TEIF1_5
 :\

496 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m1
))? 
DMA_FLAG_TEIF1_5
 :\

497 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m5
))? 
DMA_FLAG_TEIF1_5
 :\

498 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m5
))? 
DMA_FLAG_TEIF1_5
 :\

499 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m2
))? 
DMA_FLAG_TEIF2_6
 :\

500 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m2
))? 
DMA_FLAG_TEIF2_6
 :\

501 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m6
))? 
DMA_FLAG_TEIF2_6
 :\

502 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m6
))? 
DMA_FLAG_TEIF2_6
 :\

503 
DMA_FLAG_TEIF3_7
)

510 
	#__HAL_DMA_GET_FE_FLAG_INDEX
(
__HANDLE__
)\

	)

511 (((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m0
))? 
DMA_FLAG_FEIF0_4
 :\

512 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m0
))? 
DMA_FLAG_FEIF0_4
 :\

513 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m4
))? 
DMA_FLAG_FEIF0_4
 :\

514 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m4
))? 
DMA_FLAG_FEIF0_4
 :\

515 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m1
))? 
DMA_FLAG_FEIF1_5
 :\

516 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m1
))? 
DMA_FLAG_FEIF1_5
 :\

517 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m5
))? 
DMA_FLAG_FEIF1_5
 :\

518 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m5
))? 
DMA_FLAG_FEIF1_5
 :\

519 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m2
))? 
DMA_FLAG_FEIF2_6
 :\

520 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m2
))? 
DMA_FLAG_FEIF2_6
 :\

521 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m6
))? 
DMA_FLAG_FEIF2_6
 :\

522 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m6
))? 
DMA_FLAG_FEIF2_6
 :\

523 
DMA_FLAG_FEIF3_7
)

530 
	#__HAL_DMA_GET_DME_FLAG_INDEX
(
__HANDLE__
)\

	)

531 (((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m0
))? 
DMA_FLAG_DMEIF0_4
 :\

532 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m0
))? 
DMA_FLAG_DMEIF0_4
 :\

533 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m4
))? 
DMA_FLAG_DMEIF0_4
 :\

534 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m4
))? 
DMA_FLAG_DMEIF0_4
 :\

535 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m1
))? 
DMA_FLAG_DMEIF1_5
 :\

536 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m1
))? 
DMA_FLAG_DMEIF1_5
 :\

537 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m5
))? 
DMA_FLAG_DMEIF1_5
 :\

538 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m5
))? 
DMA_FLAG_DMEIF1_5
 :\

539 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m2
))? 
DMA_FLAG_DMEIF2_6
 :\

540 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m2
))? 
DMA_FLAG_DMEIF2_6
 :\

541 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_SŒ—m6
))? 
DMA_FLAG_DMEIF2_6
 :\

542 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_SŒ—m6
))? 
DMA_FLAG_DMEIF2_6
 :\

543 
DMA_FLAG_DMEIF3_7
)

558 
	#__HAL_DMA_GET_FLAG
(
__HANDLE__
, 
__FLAG__
)\

	)

559 (((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è> (ušt32_t)
DMA2_SŒ—m3
)? (
DMA2
->
HISR
 & (
__FLAG__
)) :\

560 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è> (ušt32_t)
DMA1_SŒ—m7
)? (
DMA2
->
LISR
 & (
__FLAG__
)) :\

561 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è> (ušt32_t)
DMA1_SŒ—m3
)? (
DMA1
->
HISR
 & (
__FLAG__
)è: (DMA1->
LISR
 & (__FLAG__)))

576 
	#__HAL_DMA_CLEAR_FLAG
(
__HANDLE__
, 
__FLAG__
è\

	)

577 (((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è> (ušt32_t)
DMA2_SŒ—m3
)? (
DMA2
->
HIFCR
 = (
__FLAG__
)) :\

578 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è> (ušt32_t)
DMA1_SŒ—m7
)? (
DMA2
->
LIFCR
 = (
__FLAG__
)) :\

579 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è> (ušt32_t)
DMA1_SŒ—m3
)? (
DMA1
->
HIFCR
 = (
__FLAG__
)è: (DMA1->
LIFCR
 = (__FLAG__)))

593 
	#__HAL_DMA_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è(((__INTERRUPT__è!ð
DMA_IT_FE
)? \

	)

594 ((
__HANDLE__
)->
In¡ªû
->
CR
 |ð(
__INTERRUPT__
)è: ((__HANDLE__)->In¡ªû->
FCR
 |= (__INTERRUPT__)))

608 
	#__HAL_DMA_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è(((__INTERRUPT__è!ð
DMA_IT_FE
)? \

	)

609 ((
__HANDLE__
)->
In¡ªû
->
CR
 &ð~(
__INTERRUPT__
)è: ((__HANDLE__)->In¡ªû->
FCR
 &= ~(__INTERRUPT__)))

623 
	#__HAL_DMA_GET_IT_SOURCE
(
__HANDLE__
, 
__INTERRUPT__
è(((__INTERRUPT__è!ð
DMA_IT_FE
)? \

	)

624 ((
__HANDLE__
)->
In¡ªû
->
CR
 & (
__INTERRUPT__
)) : \

625 ((
__HANDLE__
)->
In¡ªû
->
FCR
 & (
__INTERRUPT__
)))

644 
	#__HAL_DMA_SET_COUNTER
(
__HANDLE__
, 
__COUNTER__
è((__HANDLE__)->
In¡ªû
->
NDTR
 = (
ušt16_t
)(__COUNTER__))

	)

652 
	#__HAL_DMA_GET_COUNTER
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
NDTR
)

	)

656 
	~"¡m32f4xx_h®_dma_ex.h
"

669 
HAL_StusTy³Def
 
HAL_DMA_In™
(
DMA_HªdËTy³Def
 *
hdma
);

670 
HAL_StusTy³Def
 
HAL_DMA_DeIn™
(
DMA_HªdËTy³Def
 *
hdma
);

679 
HAL_StusTy³Def
 
HAL_DMA_S¹
 (
DMA_HªdËTy³Def
 *
hdma
, 
ušt32_t
 
SrcAdd»ss
, ušt32_ˆ
D¡Add»ss
, ušt32_ˆ
D©aL’gth
);

680 
HAL_StusTy³Def
 
HAL_DMA_S¹_IT
(
DMA_HªdËTy³Def
 *
hdma
, 
ušt32_t
 
SrcAdd»ss
, ušt32_ˆ
D¡Add»ss
, ušt32_ˆ
D©aL’gth
);

681 
HAL_StusTy³Def
 
HAL_DMA_AbÜt
(
DMA_HªdËTy³Def
 *
hdma
);

682 
HAL_StusTy³Def
 
HAL_DMA_AbÜt_IT
(
DMA_HªdËTy³Def
 *
hdma
);

683 
HAL_StusTy³Def
 
HAL_DMA_PÞlFÜT¿nsãr
(
DMA_HªdËTy³Def
 *
hdma
, 
HAL_DMA_Lev–Com¶‘eTy³Def
 
Com¶‘eLev–
, 
ušt32_t
 
Timeout
);

684 
HAL_DMA_IRQHªdËr
(
DMA_HªdËTy³Def
 *
hdma
);

685 
HAL_StusTy³Def
 
HAL_DMA_CËªC®lbacks
(
DMA_HªdËTy³Def
 *
hdma
);

686 
HAL_StusTy³Def
 
HAL_DMA_Regi¡”C®lback
(
DMA_HªdËTy³Def
 *
hdma
, 
HAL_DMA_C®lbackIDTy³Def
 
C®lbackID
, (* 
pC®lback
)(DMA_HªdËTy³Deà*
_hdma
));

687 
HAL_StusTy³Def
 
HAL_DMA_UnRegi¡”C®lback
(
DMA_HªdËTy³Def
 *
hdma
, 
HAL_DMA_C®lbackIDTy³Def
 
C®lbackID
);

697 
HAL_DMA_S‹Ty³Def
 
HAL_DMA_G‘S‹
(
DMA_HªdËTy³Def
 *
hdma
);

698 
ušt32_t
 
HAL_DMA_G‘E¼Ü
(
DMA_HªdËTy³Def
 *
hdma
);

719 #ià
defšed
 (
DMA_SxCR_CHSEL_3
)

720 
	#IS_DMA_CHANNEL
(
CHANNEL
è(((CHANNELè=ð
DMA_CHANNEL_0
è|| \

	)

721 ((
CHANNEL
è=ð
DMA_CHANNEL_1
) || \

722 ((
CHANNEL
è=ð
DMA_CHANNEL_2
) || \

723 ((
CHANNEL
è=ð
DMA_CHANNEL_3
) || \

724 ((
CHANNEL
è=ð
DMA_CHANNEL_4
) || \

725 ((
CHANNEL
è=ð
DMA_CHANNEL_5
) || \

726 ((
CHANNEL
è=ð
DMA_CHANNEL_6
) || \

727 ((
CHANNEL
è=ð
DMA_CHANNEL_7
) || \

728 ((
CHANNEL
è=ð
DMA_CHANNEL_8
) || \

729 ((
CHANNEL
è=ð
DMA_CHANNEL_9
) || \

730 ((
CHANNEL
è=ð
DMA_CHANNEL_10
)|| \

731 ((
CHANNEL
è=ð
DMA_CHANNEL_11
)|| \

732 ((
CHANNEL
è=ð
DMA_CHANNEL_12
)|| \

733 ((
CHANNEL
è=ð
DMA_CHANNEL_13
)|| \

734 ((
CHANNEL
è=ð
DMA_CHANNEL_14
)|| \

735 ((
CHANNEL
è=ð
DMA_CHANNEL_15
))

737 
	#IS_DMA_CHANNEL
(
CHANNEL
è(((CHANNELè=ð
DMA_CHANNEL_0
è|| \

	)

738 ((
CHANNEL
è=ð
DMA_CHANNEL_1
) || \

739 ((
CHANNEL
è=ð
DMA_CHANNEL_2
) || \

740 ((
CHANNEL
è=ð
DMA_CHANNEL_3
) || \

741 ((
CHANNEL
è=ð
DMA_CHANNEL_4
) || \

742 ((
CHANNEL
è=ð
DMA_CHANNEL_5
) || \

743 ((
CHANNEL
è=ð
DMA_CHANNEL_6
) || \

744 ((
CHANNEL
è=ð
DMA_CHANNEL_7
))

747 
	#IS_DMA_DIRECTION
(
DIRECTION
è(((DIRECTIONè=ð
DMA_PERIPH_TO_MEMORY
 ) || \

	)

748 ((
DIRECTION
è=ð
DMA_MEMORY_TO_PERIPH
) || \

749 ((
DIRECTION
è=ð
DMA_MEMORY_TO_MEMORY
))

751 
	#IS_DMA_BUFFER_SIZE
(
SIZE
è(((SIZEè>ð0x01Uè&& ((SIZEè< 0x10000U))

	)

753 
	#IS_DMA_PERIPHERAL_INC_STATE
(
STATE
è(((STATEè=ð
DMA_PINC_ENABLE
è|| \

	)

754 ((
STATE
è=ð
DMA_PINC_DISABLE
))

756 
	#IS_DMA_MEMORY_INC_STATE
(
STATE
è(((STATEè=ð
DMA_MINC_ENABLE
è|| \

	)

757 ((
STATE
è=ð
DMA_MINC_DISABLE
))

759 
	#IS_DMA_PERIPHERAL_DATA_SIZE
(
SIZE
è(((SIZEè=ð
DMA_PDATAALIGN_BYTE
è|| \

	)

760 ((
SIZE
è=ð
DMA_PDATAALIGN_HALFWORD
) || \

761 ((
SIZE
è=ð
DMA_PDATAALIGN_WORD
))

763 
	#IS_DMA_MEMORY_DATA_SIZE
(
SIZE
è(((SIZEè=ð
DMA_MDATAALIGN_BYTE
è|| \

	)

764 ((
SIZE
è=ð
DMA_MDATAALIGN_HALFWORD
) || \

765 ((
SIZE
è=ð
DMA_MDATAALIGN_WORD
 ))

767 
	#IS_DMA_MODE
(
MODE
è(((MODEè=ð
DMA_NORMAL
 ) || \

	)

768 ((
MODE
è=ð
DMA_CIRCULAR
) || \

769 ((
MODE
è=ð
DMA_PFCTRL
))

771 
	#IS_DMA_PRIORITY
(
PRIORITY
è(((PRIORITYè=ð
DMA_PRIORITY_LOW
 ) || \

	)

772 ((
PRIORITY
è=ð
DMA_PRIORITY_MEDIUM
) || \

773 ((
PRIORITY
è=ð
DMA_PRIORITY_HIGH
) || \

774 ((
PRIORITY
è=ð
DMA_PRIORITY_VERY_HIGH
))

776 
	#IS_DMA_FIFO_MODE_STATE
(
STATE
è(((STATEè=ð
DMA_FIFOMODE_DISABLE
 ) || \

	)

777 ((
STATE
è=ð
DMA_FIFOMODE_ENABLE
))

779 
	#IS_DMA_FIFO_THRESHOLD
(
THRESHOLD
è(((THRESHOLDè=ð
DMA_FIFO_THRESHOLD_1QUARTERFULL
 ) || \

	)

780 ((
THRESHOLD
è=ð
DMA_FIFO_THRESHOLD_HALFFULL
) || \

781 ((
THRESHOLD
è=ð
DMA_FIFO_THRESHOLD_3QUARTERSFULL
) || \

782 ((
THRESHOLD
è=ð
DMA_FIFO_THRESHOLD_FULL
))

784 
	#IS_DMA_MEMORY_BURST
(
BURST
è(((BURSTè=ð
DMA_MBURST_SINGLE
è|| \

	)

785 ((
BURST
è=ð
DMA_MBURST_INC4
) || \

786 ((
BURST
è=ð
DMA_MBURST_INC8
) || \

787 ((
BURST
è=ð
DMA_MBURST_INC16
))

789 
	#IS_DMA_PERIPHERAL_BURST
(
BURST
è(((BURSTè=ð
DMA_PBURST_SINGLE
è|| \

	)

790 ((
BURST
è=ð
DMA_PBURST_INC4
) || \

791 ((
BURST
è=ð
DMA_PBURST_INC8
) || \

792 ((
BURST
è=ð
DMA_PBURST_INC16
))

814 #ifdeà
__ýlu¥lus


	@Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma_ex.h

37 #iâdeà
__STM32F4xx_HAL_DMA_EX_H


38 
	#__STM32F4xx_HAL_DMA_EX_H


	)

40 #ifdeà
__ýlu¥lus


45 
	~"¡m32f4xx_h®_def.h
"

66 
MEMORY0
 = 0x00U,

67 
MEMORY1
 = 0x01U

68 }
	tHAL_DMA_MemÜyTy³Def
;

86 
HAL_StusTy³Def
 
HAL_DMAEx_MuÉiBufãrS¹
(
DMA_HªdËTy³Def
 *
hdma
, 
ušt32_t
 
SrcAdd»ss
, ušt32_ˆ
D¡Add»ss
, ušt32_ˆ
SecÚdMemAdd»ss
, ušt32_ˆ
D©aL’gth
);

87 
HAL_StusTy³Def
 
HAL_DMAEx_MuÉiBufãrS¹_IT
(
DMA_HªdËTy³Def
 *
hdma
, 
ušt32_t
 
SrcAdd»ss
, ušt32_ˆ
D¡Add»ss
, ušt32_ˆ
SecÚdMemAdd»ss
, ušt32_ˆ
D©aL’gth
);

88 
HAL_StusTy³Def
 
HAL_DMAEx_ChªgeMemÜy
(
DMA_HªdËTy³Def
 *
hdma
, 
ušt32_t
 
Add»ss
, 
HAL_DMA_MemÜyTy³Def
 
memÜy
);

114 #ifdeà
__ýlu¥lus


	@Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash.h

37 #iâdeà
__STM32F4xx_HAL_FLASH_H


38 
	#__STM32F4xx_HAL_FLASH_H


	)

40 #ifdeà
__ýlu¥lus


45 
	~"¡m32f4xx_h®_def.h
"

65 
FLASH_PROC_NONE
 = 0U,

66 
FLASH_PROC_SECTERASE
,

67 
FLASH_PROC_MASSERASE
,

68 
FLASH_PROC_PROGRAM


69 } 
	tFLASH_Proûdu»Ty³Def
;

76 
__IO
 
FLASH_Proûdu»Ty³Def
 
Proûdu»OnGošg
;

78 
__IO
 
ušt32_t
 
NbSeùÜsToE¿£
;

80 
__IO
 
ušt8_t
 
VÞgeFÜE¿£
;

82 
__IO
 
ušt32_t
 
SeùÜ
;

84 
__IO
 
ušt32_t
 
Bªk
;

86 
__IO
 
ušt32_t
 
Add»ss
;

88 
HAL_LockTy³Def
 
Lock
;

90 
__IO
 
ušt32_t
 
E¼ÜCode
;

92 }
	tFLASH_ProûssTy³Def
;

106 
	#HAL_FLASH_ERROR_NONE
 0x00000000U

	)

107 
	#HAL_FLASH_ERROR_RD
 0x00000001U

	)

108 
	#HAL_FLASH_ERROR_PGS
 0x00000002U

	)

109 
	#HAL_FLASH_ERROR_PGP
 0x00000004U

	)

110 
	#HAL_FLASH_ERROR_PGA
 0x00000008U

	)

111 
	#HAL_FLASH_ERROR_WRP
 0x00000010U

	)

112 
	#HAL_FLASH_ERROR_OPERATION
 0x00000020U

	)

120 
	#FLASH_TYPEPROGRAM_BYTE
 0x00000000U

	)

121 
	#FLASH_TYPEPROGRAM_HALFWORD
 0x00000001U

	)

122 
	#FLASH_TYPEPROGRAM_WORD
 0x00000002U

	)

123 
	#FLASH_TYPEPROGRAM_DOUBLEWORD
 0x00000003U

	)

132 
	#FLASH_FLAG_EOP
 
FLASH_SR_EOP


	)

133 
	#FLASH_FLAG_OPERR
 
FLASH_SR_SOP


	)

134 
	#FLASH_FLAG_WRPERR
 
FLASH_SR_WRPERR


	)

135 
	#FLASH_FLAG_PGAERR
 
FLASH_SR_PGAERR


	)

136 
	#FLASH_FLAG_PGPERR
 
FLASH_SR_PGPERR


	)

137 
	#FLASH_FLAG_PGSERR
 
FLASH_SR_PGSERR


	)

138 #ià
defšed
(
FLASH_SR_RDERR
)

139 
	#FLASH_FLAG_RDERR
 
FLASH_SR_RDERR


	)

141 
	#FLASH_FLAG_BSY
 
FLASH_SR_BSY


	)

150 
	#FLASH_IT_EOP
 
FLASH_CR_EOPIE


	)

151 
	#FLASH_IT_ERR
 0x02000000U

	)

159 
	#FLASH_PSIZE_BYTE
 0x00000000U

	)

160 
	#FLASH_PSIZE_HALF_WORD
 0x00000100U

	)

161 
	#FLASH_PSIZE_WORD
 0x00000200U

	)

162 
	#FLASH_PSIZE_DOUBLE_WORD
 0x00000300U

	)

163 
	#CR_PSIZE_MASK
 0xFFFFFCFFU

	)

171 
	#RDP_KEY
 ((
ušt16_t
)0x00A5)

	)

172 
	#FLASH_KEY1
 0x45670123U

	)

173 
	#FLASH_KEY2
 0xCDEF89ABU

	)

174 
	#FLASH_OPT_KEY1
 0x08192A3BU

	)

175 
	#FLASH_OPT_KEY2
 0x4C5D6E7FU

	)

194 
	#__HAL_FLASH_SET_LATENCY
(
__LATENCY__
è(*(
__IO
 
ušt8_t
 *)
ACR_BYTE0_ADDRESS
 = (ušt8_t)(__LATENCY__))

	)

201 
	#__HAL_FLASH_GET_LATENCY
(è(
	`READ_BIT
((
FLASH
->
ACR
), 
FLASH_ACR_LATENCY
))

	)

207 
	#__HAL_FLASH_PREFETCH_BUFFER_ENABLE
(è(
FLASH
->
ACR
 |ð
FLASH_ACR_PRFTEN
)

	)

213 
	#__HAL_FLASH_PREFETCH_BUFFER_DISABLE
(è(
FLASH
->
ACR
 &ð(~
FLASH_ACR_PRFTEN
))

	)

219 
	#__HAL_FLASH_INSTRUCTION_CACHE_ENABLE
(è(
FLASH
->
ACR
 |ð
FLASH_ACR_ICEN
)

	)

225 
	#__HAL_FLASH_INSTRUCTION_CACHE_DISABLE
(è(
FLASH
->
ACR
 &ð(~
FLASH_ACR_ICEN
))

	)

231 
	#__HAL_FLASH_DATA_CACHE_ENABLE
(è(
FLASH
->
ACR
 |ð
FLASH_ACR_DCEN
)

	)

237 
	#__HAL_FLASH_DATA_CACHE_DISABLE
(è(
FLASH
->
ACR
 &ð(~
FLASH_ACR_DCEN
))

	)

244 
	#__HAL_FLASH_INSTRUCTION_CACHE_RESET
(èdØ{
FLASH
->
ACR
 |ð
FLASH_ACR_ICRST
; \

	)

245 
FLASH
->
ACR
 &ð~
FLASH_ACR_ICRST
; \

253 
	#__HAL_FLASH_DATA_CACHE_RESET
(èdØ{
FLASH
->
ACR
 |ð
FLASH_ACR_DCRST
; \

	)

254 
FLASH
->
ACR
 &ð~
FLASH_ACR_DCRST
; \

264 
	#__HAL_FLASH_ENABLE_IT
(
__INTERRUPT__
è(
FLASH
->
CR
 |ð(__INTERRUPT__))

	)

274 
	#__HAL_FLASH_DISABLE_IT
(
__INTERRUPT__
è(
FLASH
->
CR
 &ð~(
ušt32_t
)(__INTERRUPT__))

	)

291 
	#__HAL_FLASH_GET_FLAG
(
__FLAG__
è((
FLASH
->
SR
 & (__FLAG__)))

	)

307 
	#__HAL_FLASH_CLEAR_FLAG
(
__FLAG__
è(
FLASH
->
SR
 = (__FLAG__))

	)

313 
	~"¡m32f4xx_h®_æash_ex.h
"

314 
	~"¡m32f4xx_h®_æash_¿mfunc.h
"

324 
HAL_StusTy³Def
 
HAL_FLASH_Prog¿m
(
ušt32_t
 
Ty³Prog¿m
, ušt32_ˆ
Add»ss
, 
ušt64_t
 
D©a
);

325 
HAL_StusTy³Def
 
HAL_FLASH_Prog¿m_IT
(
ušt32_t
 
Ty³Prog¿m
, ušt32_ˆ
Add»ss
, 
ušt64_t
 
D©a
);

327 
HAL_FLASH_IRQHªdËr
();

329 
HAL_FLASH_EndOfO³¿tiÚC®lback
(
ušt32_t
 
R‘uºV®ue
);

330 
HAL_FLASH_O³¿tiÚE¼ÜC®lback
(
ušt32_t
 
R‘uºV®ue
);

339 
HAL_StusTy³Def
 
HAL_FLASH_UÆock
();

340 
HAL_StusTy³Def
 
HAL_FLASH_Lock
();

341 
HAL_StusTy³Def
 
HAL_FLASH_OB_UÆock
();

342 
HAL_StusTy³Def
 
HAL_FLASH_OB_Lock
();

344 
HAL_StusTy³Def
 
HAL_FLASH_OB_Launch
();

353 
ušt32_t
 
HAL_FLASH_G‘E¼Ü
();

354 
HAL_StusTy³Def
 
FLASH_Wa™FÜLa¡O³¿tiÚ
(
ušt32_t
 
Timeout
);

379 
	#ACR_BYTE0_ADDRESS
 0x40023C00U

	)

383 
	#OPTCR_BYTE0_ADDRESS
 0x40023C14U

	)

387 
	#OPTCR_BYTE1_ADDRESS
 0x40023C15U

	)

391 
	#OPTCR_BYTE2_ADDRESS
 0x40023C16U

	)

395 
	#OPTCR_BYTE3_ADDRESS
 0x40023C17U

	)

409 
	#IS_FLASH_TYPEPROGRAM
(
VALUE
)(((VALUEè=ð
FLASH_TYPEPROGRAM_BYTE
è|| \

	)

410 ((
VALUE
è=ð
FLASH_TYPEPROGRAM_HALFWORD
) || \

411 ((
VALUE
è=ð
FLASH_TYPEPROGRAM_WORD
) || \

412 ((
VALUE
è=ð
FLASH_TYPEPROGRAM_DOUBLEWORD
))

438 #ifdeà
__ýlu¥lus


	@Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash_ex.h

37 #iâdeà
__STM32F4xx_HAL_FLASH_EX_H


38 
	#__STM32F4xx_HAL_FLASH_EX_H


	)

40 #ifdeà
__ýlu¥lus


45 
	~"¡m32f4xx_h®_def.h
"

65 
ušt32_t
 
Ty³E¿£
;

68 
ušt32_t
 
Bªks
;

71 
ušt32_t
 
SeùÜ
;

74 
ušt32_t
 
NbSeùÜs
;

77 
ušt32_t
 
VÞgeRªge
;

80 } 
	tFLASH_E¿£In™Ty³Def
;

87 
ušt32_t
 
O±iÚTy³
;

90 
ušt32_t
 
WRPS‹
;

93 
ušt32_t
 
WRPSeùÜ
;

96 
ušt32_t
 
Bªks
;

99 
ušt32_t
 
RDPLev–
;

102 
ušt32_t
 
BORLev–
;

105 
ušt8_t
 
USERCÚfig
;

107 } 
	tFLASH_OBProg¿mIn™Ty³Def
;

112 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

113 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
) ||\

114 
defšed
(
STM32F410Rx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469xx
) ||\

115 
defšed
(
STM32F479xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
) ||\

116 
defšed
(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

119 
ušt32_t
 
O±iÚTy³
;

122 
ušt32_t
 
PCROPS‹
;

125 #ià
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F412Zx
) ||\

126 
defšed
(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

127 
ušt16_t
 
SeùÜs
;

130 
STM32F412Cx
 || 
STM32F413xx
 || 
STM32F423xx
 */

132 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

133 
ušt32_t
 
Bªks
;

136 
ušt16_t
 
SeùÜsBªk1
;

139 
ušt16_t
 
SeùÜsBªk2
;

142 
ušt8_t
 
BoÙCÚfig
;

146 }
	tFLASH_AdvOBProg¿mIn™Ty³Def
;

148 
STM32F469xx
 || 
STM32F479xx
 || 
STM32F412Zx
 || 
STM32F412Vx
 || 
STM32F412Rx
 || 
STM32F412Cx
 || 
STM32F413xx
 || 
STM32F423xx
 */

162 
	#FLASH_TYPEERASE_SECTORS
 0x00000000U

	)

163 
	#FLASH_TYPEERASE_MASSERASE
 0x00000001U

	)

171 
	#FLASH_VOLTAGE_RANGE_1
 0x00000000U

	)

172 
	#FLASH_VOLTAGE_RANGE_2
 0x00000001U

	)

173 
	#FLASH_VOLTAGE_RANGE_3
 0x00000002U

	)

174 
	#FLASH_VOLTAGE_RANGE_4
 0x00000003U

	)

182 
	#OB_WRPSTATE_DISABLE
 0x00000000U

	)

183 
	#OB_WRPSTATE_ENABLE
 0x00000001U

	)

191 
	#OPTIONBYTE_WRP
 0x00000001U

	)

192 
	#OPTIONBYTE_RDP
 0x00000002U

	)

193 
	#OPTIONBYTE_USER
 0x00000004U

	)

194 
	#OPTIONBYTE_BOR
 0x00000008U

	)

202 
	#OB_RDP_LEVEL_0
 ((
ušt8_t
)0xAA)

	)

203 
	#OB_RDP_LEVEL_1
 ((
ušt8_t
)0x55)

	)

204 
	#OB_RDP_LEVEL_2
 ((
ušt8_t
)0xCCè

	)

213 
	#OB_IWDG_SW
 ((
ušt8_t
)0x20è

	)

214 
	#OB_IWDG_HW
 ((
ušt8_t
)0x00è

	)

222 
	#OB_STOP_NO_RST
 ((
ušt8_t
)0x40è

	)

223 
	#OB_STOP_RST
 ((
ušt8_t
)0x00è

	)

232 
	#OB_STDBY_NO_RST
 ((
ušt8_t
)0x80è

	)

233 
	#OB_STDBY_RST
 ((
ušt8_t
)0x00è

	)

241 
	#OB_BOR_LEVEL3
 ((
ušt8_t
)0x00è

	)

242 
	#OB_BOR_LEVEL2
 ((
ušt8_t
)0x04è

	)

243 
	#OB_BOR_LEVEL1
 ((
ušt8_t
)0x08è

	)

244 
	#OB_BOR_OFF
 ((
ušt8_t
)0x0Cè

	)

249 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

250 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
) ||\

251 
defšed
(
STM32F410Rx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469xx
) ||\

252 
defšed
(
STM32F479xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
) ||\

253 
defšed
(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

257 
	#OB_PCROP_STATE_DISABLE
 0x00000000U

	)

258 
	#OB_PCROP_STATE_ENABLE
 0x00000001U

	)

263 
STM32F410xx
 || 
STM32F411xE
 || 
STM32F446xx
 || 
STM32F469xx
 || 
STM32F479xx
 || 
STM32F412Zx
 ||\

264 
STM32F412Vx
 || 
STM32F412Rx
 || 
STM32F412Cx
 || 
STM32F413xx
 || 
STM32F423xx
 */

269 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

270 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

271 
	#OPTIONBYTE_PCROP
 0x00000001U

	)

272 
	#OPTIONBYTE_BOOTCONFIG
 0x00000002U

	)

275 #ià
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
) ||\

276 
defšed
(
STM32F410Rx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F412Zx
) ||\

277 
defšed
(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
) ||\

278 
defšed
(
STM32F423xx
)

279 
	#OPTIONBYTE_PCROP
 0x00000001U

	)

281 
STM32F413xx
 || 
STM32F423xx
 */

290 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
)|| defšed(
STM32F439xx
) ||\

291 
defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

292 
	#FLASH_LATENCY_0
 
FLASH_ACR_LATENCY_0WS


	)

293 
	#FLASH_LATENCY_1
 
FLASH_ACR_LATENCY_1WS


	)

294 
	#FLASH_LATENCY_2
 
FLASH_ACR_LATENCY_2WS


	)

295 
	#FLASH_LATENCY_3
 
FLASH_ACR_LATENCY_3WS


	)

296 
	#FLASH_LATENCY_4
 
FLASH_ACR_LATENCY_4WS


	)

297 
	#FLASH_LATENCY_5
 
FLASH_ACR_LATENCY_5WS


	)

298 
	#FLASH_LATENCY_6
 
FLASH_ACR_LATENCY_6WS


	)

299 
	#FLASH_LATENCY_7
 
FLASH_ACR_LATENCY_7WS


	)

300 
	#FLASH_LATENCY_8
 
FLASH_ACR_LATENCY_8WS


	)

301 
	#FLASH_LATENCY_9
 
FLASH_ACR_LATENCY_9WS


	)

302 
	#FLASH_LATENCY_10
 
FLASH_ACR_LATENCY_10WS


	)

303 
	#FLASH_LATENCY_11
 
FLASH_ACR_LATENCY_11WS


	)

304 
	#FLASH_LATENCY_12
 
FLASH_ACR_LATENCY_12WS


	)

305 
	#FLASH_LATENCY_13
 
FLASH_ACR_LATENCY_13WS


	)

306 
	#FLASH_LATENCY_14
 
FLASH_ACR_LATENCY_14WS


	)

307 
	#FLASH_LATENCY_15
 
FLASH_ACR_LATENCY_15WS


	)

312 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) ||\

313 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
) ||\

314 
defšed
(
STM32F410Rx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
) ||\

315 
defšed
(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

317 
	#FLASH_LATENCY_0
 
FLASH_ACR_LATENCY_0WS


	)

318 
	#FLASH_LATENCY_1
 
FLASH_ACR_LATENCY_1WS


	)

319 
	#FLASH_LATENCY_2
 
FLASH_ACR_LATENCY_2WS


	)

320 
	#FLASH_LATENCY_3
 
FLASH_ACR_LATENCY_3WS


	)

321 
	#FLASH_LATENCY_4
 
FLASH_ACR_LATENCY_4WS


	)

322 
	#FLASH_LATENCY_5
 
FLASH_ACR_LATENCY_5WS


	)

323 
	#FLASH_LATENCY_6
 
FLASH_ACR_LATENCY_6WS


	)

324 
	#FLASH_LATENCY_7
 
FLASH_ACR_LATENCY_7WS


	)

326 
STM32F413xx
 || 
STM32F423xx
 */

337 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
)|| defšed(
STM32F439xx
) ||\

338 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

339 
	#FLASH_BANK_1
 1U

	)

340 
	#FLASH_BANK_2
 2U

	)

341 
	#FLASH_BANK_BOTH
 ((
ušt32_t
)
FLASH_BANK_1
 | 
FLASH_BANK_2
è

	)

344 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) ||\

345 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
) ||\

346 
defšed
(
STM32F410Rx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F412Zx
) ||\

347 
defšed
(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
) ||\

348 
defšed
(
STM32F423xx
)

349 
	#FLASH_BANK_1
 1U

	)

351 
STM32F413xx
 || 
STM32F423xx
 */

359 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
)|| defšed(
STM32F439xx
) ||\

360 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

361 
	#FLASH_MER_BIT
 (
FLASH_CR_MER1
 | 
FLASH_CR_MER2
è

	)

364 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) ||\

365 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
) ||\

366 
defšed
(
STM32F410Rx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F412Zx
) ||\

367 
defšed
(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
) ||\

368 
defšed
(
STM32F423xx
)

369 
	#FLASH_MER_BIT
 (
FLASH_CR_MER
è

	)

371 
STM32F413xx
 || 
STM32F423xx
 */

380 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
)|| defšed(
STM32F439xx
) ||\

381 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

382 
	#FLASH_SECTOR_0
 0U

	)

383 
	#FLASH_SECTOR_1
 1U

	)

384 
	#FLASH_SECTOR_2
 2U

	)

385 
	#FLASH_SECTOR_3
 3U

	)

386 
	#FLASH_SECTOR_4
 4U

	)

387 
	#FLASH_SECTOR_5
 5U

	)

388 
	#FLASH_SECTOR_6
 6U

	)

389 
	#FLASH_SECTOR_7
 7U

	)

390 
	#FLASH_SECTOR_8
 8U

	)

391 
	#FLASH_SECTOR_9
 9U

	)

392 
	#FLASH_SECTOR_10
 10U

	)

393 
	#FLASH_SECTOR_11
 11U

	)

394 
	#FLASH_SECTOR_12
 12U

	)

395 
	#FLASH_SECTOR_13
 13U

	)

396 
	#FLASH_SECTOR_14
 14U

	)

397 
	#FLASH_SECTOR_15
 15U

	)

398 
	#FLASH_SECTOR_16
 16U

	)

399 
	#FLASH_SECTOR_17
 17U

	)

400 
	#FLASH_SECTOR_18
 18U

	)

401 
	#FLASH_SECTOR_19
 19U

	)

402 
	#FLASH_SECTOR_20
 20U

	)

403 
	#FLASH_SECTOR_21
 21U

	)

404 
	#FLASH_SECTOR_22
 22U

	)

405 
	#FLASH_SECTOR_23
 23U

	)

410 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

411 
	#FLASH_SECTOR_0
 0U

	)

412 
	#FLASH_SECTOR_1
 1U

	)

413 
	#FLASH_SECTOR_2
 2U

	)

414 
	#FLASH_SECTOR_3
 3U

	)

415 
	#FLASH_SECTOR_4
 4U

	)

416 
	#FLASH_SECTOR_5
 5U

	)

417 
	#FLASH_SECTOR_6
 6U

	)

418 
	#FLASH_SECTOR_7
 7U

	)

419 
	#FLASH_SECTOR_8
 8U

	)

420 
	#FLASH_SECTOR_9
 9U

	)

421 
	#FLASH_SECTOR_10
 10U

	)

422 
	#FLASH_SECTOR_11
 11U

	)

423 
	#FLASH_SECTOR_12
 12U

	)

424 
	#FLASH_SECTOR_13
 13U

	)

425 
	#FLASH_SECTOR_14
 14U

	)

426 
	#FLASH_SECTOR_15
 15U

	)

431 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
è|| defšed(
STM32F412Zx
) ||\

432 
defšed
(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
)

433 
	#FLASH_SECTOR_0
 0U

	)

434 
	#FLASH_SECTOR_1
 1U

	)

435 
	#FLASH_SECTOR_2
 2U

	)

436 
	#FLASH_SECTOR_3
 3U

	)

437 
	#FLASH_SECTOR_4
 4U

	)

438 
	#FLASH_SECTOR_5
 5U

	)

439 
	#FLASH_SECTOR_6
 6U

	)

440 
	#FLASH_SECTOR_7
 7U

	)

441 
	#FLASH_SECTOR_8
 8U

	)

442 
	#FLASH_SECTOR_9
 9U

	)

443 
	#FLASH_SECTOR_10
 10U

	)

444 
	#FLASH_SECTOR_11
 11U

	)

449 #ià
defšed
(
STM32F401xC
)

450 
	#FLASH_SECTOR_0
 0U

	)

451 
	#FLASH_SECTOR_1
 1U

	)

452 
	#FLASH_SECTOR_2
 2U

	)

453 
	#FLASH_SECTOR_3
 3U

	)

454 
	#FLASH_SECTOR_4
 4U

	)

455 
	#FLASH_SECTOR_5
 5U

	)

460 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

461 
	#FLASH_SECTOR_0
 0U

	)

462 
	#FLASH_SECTOR_1
 1U

	)

463 
	#FLASH_SECTOR_2
 2U

	)

464 
	#FLASH_SECTOR_3
 3U

	)

465 
	#FLASH_SECTOR_4
 4U

	)

470 #ià
defšed
(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
)

471 
	#FLASH_SECTOR_0
 0U

	)

472 
	#FLASH_SECTOR_1
 1U

	)

473 
	#FLASH_SECTOR_2
 2U

	)

474 
	#FLASH_SECTOR_3
 3U

	)

475 
	#FLASH_SECTOR_4
 4U

	)

476 
	#FLASH_SECTOR_5
 5U

	)

477 
	#FLASH_SECTOR_6
 6U

	)

478 
	#FLASH_SECTOR_7
 7U

	)

490 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

491 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

492 
	#OB_WRP_SECTOR_0
 0x00000001U

	)

493 
	#OB_WRP_SECTOR_1
 0x00000002U

	)

494 
	#OB_WRP_SECTOR_2
 0x00000004U

	)

495 
	#OB_WRP_SECTOR_3
 0x00000008U

	)

496 
	#OB_WRP_SECTOR_4
 0x00000010U

	)

497 
	#OB_WRP_SECTOR_5
 0x00000020U

	)

498 
	#OB_WRP_SECTOR_6
 0x00000040U

	)

499 
	#OB_WRP_SECTOR_7
 0x00000080U

	)

500 
	#OB_WRP_SECTOR_8
 0x00000100U

	)

501 
	#OB_WRP_SECTOR_9
 0x00000200U

	)

502 
	#OB_WRP_SECTOR_10
 0x00000400U

	)

503 
	#OB_WRP_SECTOR_11
 0x00000800U

	)

504 
	#OB_WRP_SECTOR_12
 0x00000001U << 12U

	)

505 
	#OB_WRP_SECTOR_13
 0x00000002U << 12U

	)

506 
	#OB_WRP_SECTOR_14
 0x00000004U << 12U

	)

507 
	#OB_WRP_SECTOR_15
 0x00000008U << 12U

	)

508 
	#OB_WRP_SECTOR_16
 0x00000010U << 12U

	)

509 
	#OB_WRP_SECTOR_17
 0x00000020U << 12U

	)

510 
	#OB_WRP_SECTOR_18
 0x00000040U << 12U

	)

511 
	#OB_WRP_SECTOR_19
 0x00000080U << 12U

	)

512 
	#OB_WRP_SECTOR_20
 0x00000100U << 12U

	)

513 
	#OB_WRP_SECTOR_21
 0x00000200U << 12U

	)

514 
	#OB_WRP_SECTOR_22
 0x00000400U << 12U

	)

515 
	#OB_WRP_SECTOR_23
 0x00000800U << 12U

	)

516 
	#OB_WRP_SECTOR_AÎ
 0x00000FFFU << 12U

	)

521 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

522 
	#OB_WRP_SECTOR_0
 0x00000001U

	)

523 
	#OB_WRP_SECTOR_1
 0x00000002U

	)

524 
	#OB_WRP_SECTOR_2
 0x00000004U

	)

525 
	#OB_WRP_SECTOR_3
 0x00000008U

	)

526 
	#OB_WRP_SECTOR_4
 0x00000010U

	)

527 
	#OB_WRP_SECTOR_5
 0x00000020U

	)

528 
	#OB_WRP_SECTOR_6
 0x00000040U

	)

529 
	#OB_WRP_SECTOR_7
 0x00000080U

	)

530 
	#OB_WRP_SECTOR_8
 0x00000100U

	)

531 
	#OB_WRP_SECTOR_9
 0x00000200U

	)

532 
	#OB_WRP_SECTOR_10
 0x00000400U

	)

533 
	#OB_WRP_SECTOR_11
 0x00000800U

	)

534 
	#OB_WRP_SECTOR_12
 0x00001000U

	)

535 
	#OB_WRP_SECTOR_13
 0x00002000U

	)

536 
	#OB_WRP_SECTOR_14
 0x00004000U

	)

537 
	#OB_WRP_SECTOR_15
 0x00004000U

	)

538 
	#OB_WRP_SECTOR_AÎ
 0x00007FFFU

	)

543 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
è|| defšed(
STM32F412Zx
) ||\

544 
defšed
(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
)

545 
	#OB_WRP_SECTOR_0
 0x00000001U

	)

546 
	#OB_WRP_SECTOR_1
 0x00000002U

	)

547 
	#OB_WRP_SECTOR_2
 0x00000004U

	)

548 
	#OB_WRP_SECTOR_3
 0x00000008U

	)

549 
	#OB_WRP_SECTOR_4
 0x00000010U

	)

550 
	#OB_WRP_SECTOR_5
 0x00000020U

	)

551 
	#OB_WRP_SECTOR_6
 0x00000040U

	)

552 
	#OB_WRP_SECTOR_7
 0x00000080U

	)

553 
	#OB_WRP_SECTOR_8
 0x00000100U

	)

554 
	#OB_WRP_SECTOR_9
 0x00000200U

	)

555 
	#OB_WRP_SECTOR_10
 0x00000400U

	)

556 
	#OB_WRP_SECTOR_11
 0x00000800U

	)

557 
	#OB_WRP_SECTOR_AÎ
 0x00000FFFU

	)

562 #ià
defšed
(
STM32F401xC
)

563 
	#OB_WRP_SECTOR_0
 0x00000001U

	)

564 
	#OB_WRP_SECTOR_1
 0x00000002U

	)

565 
	#OB_WRP_SECTOR_2
 0x00000004U

	)

566 
	#OB_WRP_SECTOR_3
 0x00000008U

	)

567 
	#OB_WRP_SECTOR_4
 0x00000010U

	)

568 
	#OB_WRP_SECTOR_5
 0x00000020U

	)

569 
	#OB_WRP_SECTOR_AÎ
 0x00000FFFU

	)

574 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

575 
	#OB_WRP_SECTOR_0
 0x00000001U

	)

576 
	#OB_WRP_SECTOR_1
 0x00000002U

	)

577 
	#OB_WRP_SECTOR_2
 0x00000004U

	)

578 
	#OB_WRP_SECTOR_3
 0x00000008U

	)

579 
	#OB_WRP_SECTOR_4
 0x00000010U

	)

580 
	#OB_WRP_SECTOR_AÎ
 0x00000FFFU

	)

585 #ià
defšed
(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
)

586 
	#OB_WRP_SECTOR_0
 0x00000001U

	)

587 
	#OB_WRP_SECTOR_1
 0x00000002U

	)

588 
	#OB_WRP_SECTOR_2
 0x00000004U

	)

589 
	#OB_WRP_SECTOR_3
 0x00000008U

	)

590 
	#OB_WRP_SECTOR_4
 0x00000010U

	)

591 
	#OB_WRP_SECTOR_5
 0x00000020U

	)

592 
	#OB_WRP_SECTOR_6
 0x00000040U

	)

593 
	#OB_WRP_SECTOR_7
 0x00000080U

	)

594 
	#OB_WRP_SECTOR_AÎ
 0x00000FFFU

	)

605 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
)|| defšed(
STM32F439xx
) ||\

606 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

607 
	#OB_PCROP_SECTOR_0
 0x00000001U

	)

608 
	#OB_PCROP_SECTOR_1
 0x00000002U

	)

609 
	#OB_PCROP_SECTOR_2
 0x00000004U

	)

610 
	#OB_PCROP_SECTOR_3
 0x00000008U

	)

611 
	#OB_PCROP_SECTOR_4
 0x00000010U

	)

612 
	#OB_PCROP_SECTOR_5
 0x00000020U

	)

613 
	#OB_PCROP_SECTOR_6
 0x00000040U

	)

614 
	#OB_PCROP_SECTOR_7
 0x00000080U

	)

615 
	#OB_PCROP_SECTOR_8
 0x00000100U

	)

616 
	#OB_PCROP_SECTOR_9
 0x00000200U

	)

617 
	#OB_PCROP_SECTOR_10
 0x00000400U

	)

618 
	#OB_PCROP_SECTOR_11
 0x00000800U

	)

619 
	#OB_PCROP_SECTOR_12
 0x00000001U

	)

620 
	#OB_PCROP_SECTOR_13
 0x00000002U

	)

621 
	#OB_PCROP_SECTOR_14
 0x00000004U

	)

622 
	#OB_PCROP_SECTOR_15
 0x00000008U

	)

623 
	#OB_PCROP_SECTOR_16
 0x00000010U

	)

624 
	#OB_PCROP_SECTOR_17
 0x00000020U

	)

625 
	#OB_PCROP_SECTOR_18
 0x00000040U

	)

626 
	#OB_PCROP_SECTOR_19
 0x00000080U

	)

627 
	#OB_PCROP_SECTOR_20
 0x00000100U

	)

628 
	#OB_PCROP_SECTOR_21
 0x00000200U

	)

629 
	#OB_PCROP_SECTOR_22
 0x00000400U

	)

630 
	#OB_PCROP_SECTOR_23
 0x00000800U

	)

631 
	#OB_PCROP_SECTOR_AÎ
 0x00000FFFU

	)

636 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

637 
	#OB_PCROP_SECTOR_0
 0x00000001U

	)

638 
	#OB_PCROP_SECTOR_1
 0x00000002U

	)

639 
	#OB_PCROP_SECTOR_2
 0x00000004U

	)

640 
	#OB_PCROP_SECTOR_3
 0x00000008U

	)

641 
	#OB_PCROP_SECTOR_4
 0x00000010U

	)

642 
	#OB_PCROP_SECTOR_5
 0x00000020U

	)

643 
	#OB_PCROP_SECTOR_6
 0x00000040U

	)

644 
	#OB_PCROP_SECTOR_7
 0x00000080U

	)

645 
	#OB_PCROP_SECTOR_8
 0x00000100U

	)

646 
	#OB_PCROP_SECTOR_9
 0x00000200U

	)

647 
	#OB_PCROP_SECTOR_10
 0x00000400U

	)

648 
	#OB_PCROP_SECTOR_11
 0x00000800U

	)

649 
	#OB_PCROP_SECTOR_12
 0x00001000U

	)

650 
	#OB_PCROP_SECTOR_13
 0x00002000U

	)

651 
	#OB_PCROP_SECTOR_14
 0x00004000U

	)

652 
	#OB_PCROP_SECTOR_15
 0x00004000U

	)

653 
	#OB_PCROP_SECTOR_AÎ
 0x00007FFFU

	)

658 #ià
defšed
(
STM32F401xC
)

659 
	#OB_PCROP_SECTOR_0
 0x00000001U

	)

660 
	#OB_PCROP_SECTOR_1
 0x00000002U

	)

661 
	#OB_PCROP_SECTOR_2
 0x00000004U

	)

662 
	#OB_PCROP_SECTOR_3
 0x00000008U

	)

663 
	#OB_PCROP_SECTOR_4
 0x00000010U

	)

664 
	#OB_PCROP_SECTOR_5
 0x00000020U

	)

665 
	#OB_PCROP_SECTOR_AÎ
 0x00000FFFU

	)

670 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

671 
	#OB_PCROP_SECTOR_0
 0x00000001U

	)

672 
	#OB_PCROP_SECTOR_1
 0x00000002U

	)

673 
	#OB_PCROP_SECTOR_2
 0x00000004U

	)

674 
	#OB_PCROP_SECTOR_3
 0x00000008U

	)

675 
	#OB_PCROP_SECTOR_4
 0x00000010U

	)

676 
	#OB_PCROP_SECTOR_AÎ
 0x00000FFFU

	)

681 #ià
defšed
(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F412Zx
) ||\

682 
defšed
(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
)

683 
	#OB_PCROP_SECTOR_0
 0x00000001U

	)

684 
	#OB_PCROP_SECTOR_1
 0x00000002U

	)

685 
	#OB_PCROP_SECTOR_2
 0x00000004U

	)

686 
	#OB_PCROP_SECTOR_3
 0x00000008U

	)

687 
	#OB_PCROP_SECTOR_4
 0x00000010U

	)

688 
	#OB_PCROP_SECTOR_5
 0x00000020U

	)

689 
	#OB_PCROP_SECTOR_6
 0x00000040U

	)

690 
	#OB_PCROP_SECTOR_7
 0x00000080U

	)

691 
	#OB_PCROP_SECTOR_AÎ
 0x00000FFFU

	)

702 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
)|| defšed(
STM32F439xx
) ||\

703 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

704 
	#OB_DUAL_BOOT_ENABLE
 ((
ušt8_t
)0x10è

	)

705 
	#OB_DUAL_BOOT_DISABLE
 ((
ušt8_t
)0x00è

	)

714 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

715 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
) ||\

716 
defšed
(
STM32F410Rx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469xx
) ||\

717 
defšed
(
STM32F479xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
) ||\

718 
defšed
(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

719 
	#OB_PCROP_DESELECTED
 ((
ušt8_t
)0x00è

	)

720 
	#OB_PCROP_SELECTED
 ((
ušt8_t
)0x80è

	)

722 
STM32F410xx
 || 
STM32F411xE
 || 
STM32F446xx
 || 
STM32F469xx
 || 
STM32F479xx
 || 
STM32F412Zx
 ||\

723 
STM32F412Vx
 || 
STM32F412Rx
 || 
STM32F412Cx
 || 
STM32F413xx
 || 
STM32F423xx
 */

743 
HAL_StusTy³Def
 
HAL_FLASHEx_E¿£
(
FLASH_E¿£In™Ty³Def
 *
pE¿£In™
, 
ušt32_t
 *
SeùÜE¼Ü
);

744 
HAL_StusTy³Def
 
HAL_FLASHEx_E¿£_IT
(
FLASH_E¿£In™Ty³Def
 *
pE¿£In™
);

745 
HAL_StusTy³Def
 
HAL_FLASHEx_OBProg¿m
(
FLASH_OBProg¿mIn™Ty³Def
 *
pOBIn™
);

746 
HAL_FLASHEx_OBG‘CÚfig
(
FLASH_OBProg¿mIn™Ty³Def
 *
pOBIn™
);

748 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

749 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
) ||\

750 
defšed
(
STM32F410Rx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469xx
) ||\

751 
defšed
(
STM32F479xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
) ||\

752 
defšed
(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

753 
HAL_StusTy³Def
 
HAL_FLASHEx_AdvOBProg¿m
 (
FLASH_AdvOBProg¿mIn™Ty³Def
 *
pAdvOBIn™
);

754 
HAL_FLASHEx_AdvOBG‘CÚfig
(
FLASH_AdvOBProg¿mIn™Ty³Def
 *
pAdvOBIn™
);

755 
HAL_StusTy³Def
 
HAL_FLASHEx_OB_S–eùPCROP
();

756 
HAL_StusTy³Def
 
HAL_FLASHEx_OB_DeS–eùPCROP
();

758 
STM32F410xx
 || 
STM32F411xE
 || 
STM32F446xx
 || 
STM32F469xx
 || 
STM32F479xx
 || 
STM32F412Zx
 ||\

759 
STM32F412Vx
 || 
STM32F412Rx
 || 
STM32F412Cx
 || 
STM32F413xx
 || 
STM32F423xx
 */

761 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
)|| defšed(
STM32F439xx
) ||\

762 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

763 
ušt16_t
 
HAL_FLASHEx_OB_G‘Bªk2WRP
();

779 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
)|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

780 
	#FLASH_SECTOR_TOTAL
 24U

	)

784 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

785 
	#FLASH_SECTOR_TOTAL
 16U

	)

789 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
è|| defšed(
STM32F412Zx
) ||\

790 
defšed
(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
)

791 
	#FLASH_SECTOR_TOTAL
 12U

	)

795 #ià
defšed
(
STM32F401xC
)

796 
	#FLASH_SECTOR_TOTAL
 6U

	)

800 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

801 
	#FLASH_SECTOR_TOTAL
 5U

	)

805 #ià
defšed
(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
)

806 
	#FLASH_SECTOR_TOTAL
 8U

	)

812 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
)|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

813 
	#OPTCR1_BYTE2_ADDRESS
 0x40023C1AU

	)

829 
	#IS_FLASH_TYPEERASE
(
VALUE
)(((VALUEè=ð
FLASH_TYPEERASE_SECTORS
è|| \

	)

830 ((
VALUE
è=ð
FLASH_TYPEERASE_MASSERASE
))

832 
	#IS_VOLTAGERANGE
(
RANGE
)(((RANGEè=ð
FLASH_VOLTAGE_RANGE_1
è|| \

	)

833 ((
RANGE
è=ð
FLASH_VOLTAGE_RANGE_2
) || \

834 ((
RANGE
è=ð
FLASH_VOLTAGE_RANGE_3
) || \

835 ((
RANGE
è=ð
FLASH_VOLTAGE_RANGE_4
))

837 
	#IS_WRPSTATE
(
VALUE
)(((VALUEè=ð
OB_WRPSTATE_DISABLE
è|| \

	)

838 ((
VALUE
è=ð
OB_WRPSTATE_ENABLE
))

840 
	#IS_OPTIONBYTE
(
VALUE
)(((VALUEè<ð(
OPTIONBYTE_WRP
|
OPTIONBYTE_RDP
|
OPTIONBYTE_USER
|
OPTIONBYTE_BOR
)))

	)

842 
	#IS_OB_RDP_LEVEL
(
LEVEL
è(((LEVELè=ð
OB_RDP_LEVEL_0
è||\

	)

843 ((
LEVEL
è=ð
OB_RDP_LEVEL_1
) ||\

844 ((
LEVEL
è=ð
OB_RDP_LEVEL_2
))

846 
	#IS_OB_IWDG_SOURCE
(
SOURCE
è(((SOURCEè=ð
OB_IWDG_SW
è|| ((SOURCEè=ð
OB_IWDG_HW
))

	)

848 
	#IS_OB_STOP_SOURCE
(
SOURCE
è(((SOURCEè=ð
OB_STOP_NO_RST
è|| ((SOURCEè=ð
OB_STOP_RST
))

	)

850 
	#IS_OB_STDBY_SOURCE
(
SOURCE
è(((SOURCEè=ð
OB_STDBY_NO_RST
è|| ((SOURCEè=ð
OB_STDBY_RST
))

	)

852 
	#IS_OB_BOR_LEVEL
(
LEVEL
è(((LEVELè=ð
OB_BOR_LEVEL1
è|| ((LEVELè=ð
OB_BOR_LEVEL2
è||\

	)

853 ((
LEVEL
è=ð
OB_BOR_LEVEL3
è|| ((LEVELè=ð
OB_BOR_OFF
))

855 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

856 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
) ||\

857 
defšed
(
STM32F410Rx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469xx
) ||\

858 
defšed
(
STM32F479xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
) ||\

859 
defšed
(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

860 
	#IS_PCROPSTATE
(
VALUE
)(((VALUEè=ð
OB_PCROP_STATE_DISABLE
è|| \

	)

861 ((
VALUE
è=ð
OB_PCROP_STATE_ENABLE
))

863 
STM32F410xx
 || 
STM32F411xE
 || 
STM32F446xx
 || 
STM32F469xx
 || 
STM32F479xx
 || 
STM32F412Zx
 ||\

864 
STM32F412Vx
 || 
STM32F412Rx
 || 
STM32F412Cx
 || 
STM32F413xx
 || 
STM32F423xx
 */

866 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

867 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

868 
	#IS_OBEX
(
VALUE
)(((VALUEè=ð
OPTIONBYTE_PCROP
è|| \

	)

869 ((
VALUE
è=ð
OPTIONBYTE_BOOTCONFIG
))

872 #ià
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
) ||\

873 
defšed
(
STM32F410Rx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F412Zx
) ||\

874 
defšed
(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
) ||\

875 
defšed
(
STM32F423xx
)

876 
	#IS_OBEX
(
VALUE
)(((VALUEè=ð
OPTIONBYTE_PCROP
))

	)

878 
STM32F412Vx
 || 
STM32F412Rx
 || 
STM32F412Cx
 || 
STM32F413xx
 || 
STM32F423xx
 */

880 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
)|| defšed(
STM32F439xx
) ||\

881 
defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

882 
	#IS_FLASH_LATENCY
(
LATENCY
è(((LATENCYè=ð
FLASH_LATENCY_0
è|| \

	)

883 ((
LATENCY
è=ð
FLASH_LATENCY_1
) || \

884 ((
LATENCY
è=ð
FLASH_LATENCY_2
) || \

885 ((
LATENCY
è=ð
FLASH_LATENCY_3
) || \

886 ((
LATENCY
è=ð
FLASH_LATENCY_4
) || \

887 ((
LATENCY
è=ð
FLASH_LATENCY_5
) || \

888 ((
LATENCY
è=ð
FLASH_LATENCY_6
) || \

889 ((
LATENCY
è=ð
FLASH_LATENCY_7
) || \

890 ((
LATENCY
è=ð
FLASH_LATENCY_8
) || \

891 ((
LATENCY
è=ð
FLASH_LATENCY_9
) || \

892 ((
LATENCY
è=ð
FLASH_LATENCY_10
) || \

893 ((
LATENCY
è=ð
FLASH_LATENCY_11
) || \

894 ((
LATENCY
è=ð
FLASH_LATENCY_12
) || \

895 ((
LATENCY
è=ð
FLASH_LATENCY_13
) || \

896 ((
LATENCY
è=ð
FLASH_LATENCY_14
) || \

897 ((
LATENCY
è=ð
FLASH_LATENCY_15
))

900 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) ||\

901 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
) ||\

902 
defšed
(
STM32F410Rx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
) ||\

903 
defšed
(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

904 
	#IS_FLASH_LATENCY
(
LATENCY
è(((LATENCYè=ð
FLASH_LATENCY_0
è|| \

	)

905 ((
LATENCY
è=ð
FLASH_LATENCY_1
) || \

906 ((
LATENCY
è=ð
FLASH_LATENCY_2
) || \

907 ((
LATENCY
è=ð
FLASH_LATENCY_3
) || \

908 ((
LATENCY
è=ð
FLASH_LATENCY_4
) || \

909 ((
LATENCY
è=ð
FLASH_LATENCY_5
) || \

910 ((
LATENCY
è=ð
FLASH_LATENCY_6
) || \

911 ((
LATENCY
è=ð
FLASH_LATENCY_7
))

913 
STM32F412Rx
 || 
STM32F412Cx
 || 
STM32F413xx
 || 
STM32F423xx
 */

915 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

916 
	#IS_FLASH_BANK
(
BANK
è(((BANKè=ð
FLASH_BANK_1
è|| \

	)

917 ((
BANK
è=ð
FLASH_BANK_2
) || \

918 ((
BANK
è=ð
FLASH_BANK_BOTH
))

921 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) ||\

922 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
) ||\

923 
defšed
(
STM32F410Rx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F412Zx
) ||\

924 
defšed
(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
) ||\

925 
defšed
(
STM32F423xx
)

926 
	#IS_FLASH_BANK
(
BANK
è(((BANKè=ð
FLASH_BANK_1
))

	)

928 
STM32F412Rx
 || 
STM32F412Cx
 || 
STM32F413xx
 || 
STM32F423xx
 */

930 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

931 
	#IS_FLASH_SECTOR
(
SECTOR
èÐ((SECTORè=ð
FLASH_SECTOR_0
è|| ((SECTORè=ð
FLASH_SECTOR_1
è||\

	)

932 ((
SECTOR
è=ð
FLASH_SECTOR_2
è|| ((SECTORè=ð
FLASH_SECTOR_3
) ||\

933 ((
SECTOR
è=ð
FLASH_SECTOR_4
è|| ((SECTORè=ð
FLASH_SECTOR_5
) ||\

934 ((
SECTOR
è=ð
FLASH_SECTOR_6
è|| ((SECTORè=ð
FLASH_SECTOR_7
) ||\

935 ((
SECTOR
è=ð
FLASH_SECTOR_8
è|| ((SECTORè=ð
FLASH_SECTOR_9
) ||\

936 ((
SECTOR
è=ð
FLASH_SECTOR_10
è|| ((SECTORè=ð
FLASH_SECTOR_11
) ||\

937 ((
SECTOR
è=ð
FLASH_SECTOR_12
è|| ((SECTORè=ð
FLASH_SECTOR_13
) ||\

938 ((
SECTOR
è=ð
FLASH_SECTOR_14
è|| ((SECTORè=ð
FLASH_SECTOR_15
) ||\

939 ((
SECTOR
è=ð
FLASH_SECTOR_16
è|| ((SECTORè=ð
FLASH_SECTOR_17
) ||\

940 ((
SECTOR
è=ð
FLASH_SECTOR_18
è|| ((SECTORè=ð
FLASH_SECTOR_19
) ||\

941 ((
SECTOR
è=ð
FLASH_SECTOR_20
è|| ((SECTORè=ð
FLASH_SECTOR_21
) ||\

942 ((
SECTOR
è=ð
FLASH_SECTOR_22
è|| ((SECTORè=ð
FLASH_SECTOR_23
))

945 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

946 
	#IS_FLASH_SECTOR
(
SECTOR
èÐ((SECTORè=ð
FLASH_SECTOR_0
è|| ((SECTORè=ð
FLASH_SECTOR_1
è||\

	)

947 ((
SECTOR
è=ð
FLASH_SECTOR_2
è|| ((SECTORè=ð
FLASH_SECTOR_3
) ||\

948 ((
SECTOR
è=ð
FLASH_SECTOR_4
è|| ((SECTORè=ð
FLASH_SECTOR_5
) ||\

949 ((
SECTOR
è=ð
FLASH_SECTOR_6
è|| ((SECTORè=ð
FLASH_SECTOR_7
) ||\

950 ((
SECTOR
è=ð
FLASH_SECTOR_8
è|| ((SECTORè=ð
FLASH_SECTOR_9
) ||\

951 ((
SECTOR
è=ð
FLASH_SECTOR_10
è|| ((SECTORè=ð
FLASH_SECTOR_11
) ||\

952 ((
SECTOR
è=ð
FLASH_SECTOR_12
è|| ((SECTORè=ð
FLASH_SECTOR_13
) ||\

953 ((
SECTOR
è=ð
FLASH_SECTOR_14
è|| ((SECTORè=ð
FLASH_SECTOR_15
))

956 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
è|| defšed(
STM32F412Zx
) ||\

957 
defšed
(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
)

958 
	#IS_FLASH_SECTOR
(
SECTOR
è(((SECTORè=ð
FLASH_SECTOR_0
è|| ((SECTORè=ð
FLASH_SECTOR_1
è||\

	)

959 ((
SECTOR
è=ð
FLASH_SECTOR_2
è|| ((SECTORè=ð
FLASH_SECTOR_3
) ||\

960 ((
SECTOR
è=ð
FLASH_SECTOR_4
è|| ((SECTORè=ð
FLASH_SECTOR_5
) ||\

961 ((
SECTOR
è=ð
FLASH_SECTOR_6
è|| ((SECTORè=ð
FLASH_SECTOR_7
) ||\

962 ((
SECTOR
è=ð
FLASH_SECTOR_8
è|| ((SECTORè=ð
FLASH_SECTOR_9
) ||\

963 ((
SECTOR
è=ð
FLASH_SECTOR_10
è|| ((SECTORè=ð
FLASH_SECTOR_11
))

966 #ià
defšed
(
STM32F401xC
)

967 
	#IS_FLASH_SECTOR
(
SECTOR
è(((SECTORè=ð
FLASH_SECTOR_0
è|| ((SECTORè=ð
FLASH_SECTOR_1
è||\

	)

968 ((
SECTOR
è=ð
FLASH_SECTOR_2
è|| ((SECTORè=ð
FLASH_SECTOR_3
) ||\

969 ((
SECTOR
è=ð
FLASH_SECTOR_4
è|| ((SECTORè=ð
FLASH_SECTOR_5
))

972 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

973 
	#IS_FLASH_SECTOR
(
SECTOR
è(((SECTORè=ð
FLASH_SECTOR_0
è|| ((SECTORè=ð
FLASH_SECTOR_1
è||\

	)

974 ((
SECTOR
è=ð
FLASH_SECTOR_2
è|| ((SECTORè=ð
FLASH_SECTOR_3
) ||\

975 ((
SECTOR
è=ð
FLASH_SECTOR_4
))

978 #ià
defšed
(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
)

979 
	#IS_FLASH_SECTOR
(
SECTOR
è(((SECTORè=ð
FLASH_SECTOR_0
è|| ((SECTORè=ð
FLASH_SECTOR_1
è||\

	)

980 ((
SECTOR
è=ð
FLASH_SECTOR_2
è|| ((SECTORè=ð
FLASH_SECTOR_3
) ||\

981 ((
SECTOR
è=ð
FLASH_SECTOR_4
è|| ((SECTORè=ð
FLASH_SECTOR_5
) ||\

982 ((
SECTOR
è=ð
FLASH_SECTOR_6
è|| ((SECTORè=ð
FLASH_SECTOR_7
))

985 
	#IS_FLASH_ADDRESS
(
ADDRESS
è((((ADDRESSè>ð
FLASH_BASE
è&& ((ADDRESSè<ð
FLASH_END
)è|| \

	)

986 (((
ADDRESS
è>ð
FLASH_OTP_BASE
è&& ((ADDRESSè<ð
FLASH_OTP_END
)))

988 
	#IS_FLASH_NBSECTORS
(
NBSECTORS
è(((NBSECTORSè!ð0è&& ((NBSECTORSè<ð
FLASH_SECTOR_TOTAL
))

	)

990 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

991 
	#IS_OB_WRP_SECTOR
(
SECTOR
)((((SECTORè& 0xFF000000Uè=ð0x00000000Uè&& ((SECTORè!ð0x00000000U))

	)

994 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

995 
	#IS_OB_WRP_SECTOR
(
SECTOR
)((((SECTORè& 0xFFFF8000Uè=ð0x00000000Uè&& ((SECTORè!ð0x00000000U))

	)

998 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
)

999 
	#IS_OB_WRP_SECTOR
(
SECTOR
)((((SECTORè& 0xFFFFF000Uè=ð0x00000000Uè&& ((SECTORè!ð0x00000000U))

	)

1002 #ià
defšed
(
STM32F401xC
)

1003 
	#IS_OB_WRP_SECTOR
(
SECTOR
)((((SECTORè& 0xFFFFF000Uè=ð0x00000000Uè&& ((SECTORè!ð0x00000000U))

	)

1006 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

1007 
	#IS_OB_WRP_SECTOR
(
SECTOR
)((((SECTORè& 0xFFFFF000Uè=ð0x00000000Uè&& ((SECTORè!ð0x00000000U))

	)

1010 #ià
defšed
(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
) ||\

1011 
defšed
(
STM32F412Rx
è|| defšed(
STM32F412Cx
)

1012 
	#IS_OB_WRP_SECTOR
(
SECTOR
)((((SECTORè& 0xFFFFF000Uè=ð0x00000000Uè&& ((SECTORè!ð0x00000000U))

	)

1015 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

1016 
	#IS_OB_PCROP
(
SECTOR
)((((SECTORè& 0xFFFFF000Uè=ð0x00000000Uè&& ((SECTORè!ð0x00000000U))

	)

1019 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

1020 
	#IS_OB_PCROP
(
SECTOR
)((((SECTORè& 0xFFFF8000Uè=ð0x00000000Uè&& ((SECTORè!ð0x00000000U))

	)

1023 #ià
defšed
(
STM32F401xC
)

1024 
	#IS_OB_PCROP
(
SECTOR
)((((SECTORè& 0xFFFFF000Uè=ð0x00000000Uè&& ((SECTORè!ð0x00000000U))

	)

1027 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

1028 
	#IS_OB_PCROP
(
SECTOR
)((((SECTORè& 0xFFFFF000Uè=ð0x00000000Uè&& ((SECTORè!ð0x00000000U))

	)

1031 #ià
defšed
(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
) ||\

1032 
defšed
(
STM32F412Rx
è|| defšed(
STM32F412Cx
)

1033 
	#IS_OB_PCROP
(
SECTOR
)((((SECTORè& 0xFFFFF000Uè=ð0x00000000Uè&& ((SECTORè!ð0x00000000U))

	)

1036 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

1037 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

1038 
	#IS_OB_BOOT
(
BOOT
è(((BOOTè=ð
OB_DUAL_BOOT_ENABLE
è|| ((BOOTè=ð
OB_DUAL_BOOT_DISABLE
))

	)

1041 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

1042 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
) ||\

1043 
defšed
(
STM32F410Rx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469xx
) ||\

1044 
defšed
(
STM32F479xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
) ||\

1045 
defšed
(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

1046 
	#IS_OB_PCROP_SELECT
(
PCROP
è(((PCROPè=ð
OB_PCROP_SELECTED
è|| ((PCROPè=ð
OB_PCROP_DESELECTED
))

	)

1048 
STM32F410xx
 || 
STM32F411xE
 || 
STM32F446xx
 || 
STM32F469xx
 || 
STM32F479xx
 || 
STM32F412Zx
 ||\

1049 
STM32F412Vx
 || 
STM32F412Rx
 || 
STM32F412Cx
 || 
STM32F413xx
 || 
STM32F423xx
 */

1062 
FLASH_E¿£_SeùÜ
(
ušt32_t
 
SeùÜ
, 
ušt8_t
 
VÞgeRªge
);

1063 
FLASH_FlushCaches
();

1076 #ifdeà
__ýlu¥lus


	@Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash_ramfunc.h

37 #iâdeà
__STM32F4xx_FLASH_RAMFUNC_H


38 
	#__STM32F4xx_FLASH_RAMFUNC_H


	)

40 #ifdeà
__ýlu¥lus


43 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F412Zx
) ||\

44 
defšed
(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| 
	$defšed
(
STM32F412Cx
)

47 
	~"¡m32f4xx_h®_def.h
"

67 
__RAM_FUNC
 
HAL_StusTy³Def
 
	`HAL_FLASHEx_StÝFÏshIÁ”çûClk
();

68 
__RAM_FUNC
 
HAL_StusTy³Def
 
	`HAL_FLASHEx_S¹FÏshIÁ”çûClk
();

69 
__RAM_FUNC
 
HAL_StusTy³Def
 
	`HAL_FLASHEx_EÇbËFÏshSË•Mode
();

70 
__RAM_FUNC
 
HAL_StusTy³Def
 
	`HAL_FLASHEx_Di§bËFÏshSË•Mode
();

88 #ifdeà
__ýlu¥lus


89 
	}
}

	@Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h

37 #iâdeà
__STM32F4xx_HAL_GPIO_H


38 
	#__STM32F4xx_HAL_GPIO_H


	)

40 #ifdeà
__ýlu¥lus


45 
	~"¡m32f4xx_h®_def.h
"

65 
ušt32_t
 
Pš
;

68 
ušt32_t
 
Mode
;

71 
ušt32_t
 
PuÎ
;

74 
ušt32_t
 
S³ed
;

77 
ušt32_t
 
AÉ”Ç‹
;

79 }
	tGPIO_In™Ty³Def
;

86 
GPIO_PIN_RESET
 = 0,

87 
GPIO_PIN_SET


88 }
	tGPIO_PšS‹
;

102 
	#GPIO_PIN_0
 ((
ušt16_t
)0x0001è

	)

103 
	#GPIO_PIN_1
 ((
ušt16_t
)0x0002è

	)

104 
	#GPIO_PIN_2
 ((
ušt16_t
)0x0004è

	)

105 
	#GPIO_PIN_3
 ((
ušt16_t
)0x0008è

	)

106 
	#GPIO_PIN_4
 ((
ušt16_t
)0x0010è

	)

107 
	#GPIO_PIN_5
 ((
ušt16_t
)0x0020è

	)

108 
	#GPIO_PIN_6
 ((
ušt16_t
)0x0040è

	)

109 
	#GPIO_PIN_7
 ((
ušt16_t
)0x0080è

	)

110 
	#GPIO_PIN_8
 ((
ušt16_t
)0x0100è

	)

111 
	#GPIO_PIN_9
 ((
ušt16_t
)0x0200è

	)

112 
	#GPIO_PIN_10
 ((
ušt16_t
)0x0400è

	)

113 
	#GPIO_PIN_11
 ((
ušt16_t
)0x0800è

	)

114 
	#GPIO_PIN_12
 ((
ušt16_t
)0x1000è

	)

115 
	#GPIO_PIN_13
 ((
ušt16_t
)0x2000è

	)

116 
	#GPIO_PIN_14
 ((
ušt16_t
)0x4000è

	)

117 
	#GPIO_PIN_15
 ((
ušt16_t
)0x8000è

	)

118 
	#GPIO_PIN_AÎ
 ((
ušt16_t
)0xFFFFè

	)

120 
	#GPIO_PIN_MASK
 0x0000FFFFU

	)

135 
	#GPIO_MODE_INPUT
 0x00000000U

	)

136 
	#GPIO_MODE_OUTPUT_PP
 0x00000001U

	)

137 
	#GPIO_MODE_OUTPUT_OD
 0x00000011U

	)

138 
	#GPIO_MODE_AF_PP
 0x00000002U

	)

139 
	#GPIO_MODE_AF_OD
 0x00000012U

	)

141 
	#GPIO_MODE_ANALOG
 0x00000003U

	)

143 
	#GPIO_MODE_IT_RISING
 0x10110000U

	)

144 
	#GPIO_MODE_IT_FALLING
 0x10210000U

	)

145 
	#GPIO_MODE_IT_RISING_FALLING
 0x10310000U

	)

147 
	#GPIO_MODE_EVT_RISING
 0x10120000U

	)

148 
	#GPIO_MODE_EVT_FALLING
 0x10220000U

	)

149 
	#GPIO_MODE_EVT_RISING_FALLING
 0x10320000U

	)

158 
	#GPIO_SPEED_FREQ_LOW
 0x00000000U

	)

159 
	#GPIO_SPEED_FREQ_MEDIUM
 0x00000001U

	)

160 
	#GPIO_SPEED_FREQ_HIGH
 0x00000002U

	)

161 
	#GPIO_SPEED_FREQ_VERY_HIGH
 0x00000003U

	)

170 
	#GPIO_NOPULL
 0x00000000U

	)

171 
	#GPIO_PULLUP
 0x00000001U

	)

172 
	#GPIO_PULLDOWN
 0x00000002U

	)

192 
	#__HAL_GPIO_EXTI_GET_FLAG
(
__EXTI_LINE__
è(
EXTI
->
PR
 & (__EXTI_LINE__))

	)

200 
	#__HAL_GPIO_EXTI_CLEAR_FLAG
(
__EXTI_LINE__
è(
EXTI
->
PR
 = (__EXTI_LINE__))

	)

208 
	#__HAL_GPIO_EXTI_GET_IT
(
__EXTI_LINE__
è(
EXTI
->
PR
 & (__EXTI_LINE__))

	)

216 
	#__HAL_GPIO_EXTI_CLEAR_IT
(
__EXTI_LINE__
è(
EXTI
->
PR
 = (__EXTI_LINE__))

	)

224 
	#__HAL_GPIO_EXTI_GENERATE_SWIT
(
__EXTI_LINE__
è(
EXTI
->
SWIER
 |ð(__EXTI_LINE__))

	)

230 
	~"¡m32f4xx_h®_gpio_ex.h
"

241 
HAL_GPIO_In™
(
GPIO_Ty³Def
 *
GPIOx
, 
GPIO_In™Ty³Def
 *
GPIO_In™
);

242 
HAL_GPIO_DeIn™
(
GPIO_Ty³Def
 *
GPIOx
, 
ušt32_t
 
GPIO_Pš
);

251 
GPIO_PšS‹
 
HAL_GPIO_R—dPš
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
);

252 
HAL_GPIO_Wr™ePš
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
, 
GPIO_PšS‹
 
PšS‹
);

253 
HAL_GPIO_ToggËPš
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
);

254 
HAL_StusTy³Def
 
HAL_GPIO_LockPš
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
);

255 
HAL_GPIO_EXTI_IRQHªdËr
(
ušt16_t
 
GPIO_Pš
);

256 
HAL_GPIO_EXTI_C®lback
(
ušt16_t
 
GPIO_Pš
);

280 
	#IS_GPIO_PIN_ACTION
(
ACTION
è(((ACTIONè=ð
GPIO_PIN_RESET
è|| ((ACTIONè=ð
GPIO_PIN_SET
))

	)

281 
	#IS_GPIO_PIN
(
PIN
è((((PINè& 
GPIO_PIN_MASK
 ) !ð0x00Uè&& (((PINè& ~GPIO_PIN_MASKè=ð0x00U))

	)

282 
	#IS_GPIO_MODE
(
MODE
è(((MODEè=ð
GPIO_MODE_INPUT
è||\

	)

283 ((
MODE
è=ð
GPIO_MODE_OUTPUT_PP
) ||\

284 ((
MODE
è=ð
GPIO_MODE_OUTPUT_OD
) ||\

285 ((
MODE
è=ð
GPIO_MODE_AF_PP
) ||\

286 ((
MODE
è=ð
GPIO_MODE_AF_OD
) ||\

287 ((
MODE
è=ð
GPIO_MODE_IT_RISING
) ||\

288 ((
MODE
è=ð
GPIO_MODE_IT_FALLING
) ||\

289 ((
MODE
è=ð
GPIO_MODE_IT_RISING_FALLING
) ||\

290 ((
MODE
è=ð
GPIO_MODE_EVT_RISING
) ||\

291 ((
MODE
è=ð
GPIO_MODE_EVT_FALLING
) ||\

292 ((
MODE
è=ð
GPIO_MODE_EVT_RISING_FALLING
) ||\

293 ((
MODE
è=ð
GPIO_MODE_ANALOG
))

294 
	#IS_GPIO_SPEED
(
SPEED
è(((SPEEDè=ð
GPIO_SPEED_FREQ_LOW
è|| ((SPEEDè=ð
GPIO_SPEED_FREQ_MEDIUM
è|| \

	)

295 ((
SPEED
è=ð
GPIO_SPEED_FREQ_HIGH
è|| ((SPEEDè=ð
GPIO_SPEED_FREQ_VERY_HIGH
))

296 
	#IS_GPIO_PULL
(
PULL
è(((PULLè=ð
GPIO_NOPULL
è|| ((PULLè=ð
GPIO_PULLUP
è|| \

	)

297 ((
PULL
è=ð
GPIO_PULLDOWN
))

319 #ifdeà
__ýlu¥lus


	@Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio_ex.h

37 #iâdeà
__STM32F4xx_HAL_GPIO_EX_H


38 
	#__STM32F4xx_HAL_GPIO_EX_H


	)

40 #ifdeà
__ýlu¥lus


45 
	~"¡m32f4xx_h®_def.h
"

66 #ià
defšed
(
STM32F429xx
è|| defšed(
STM32F439xx
)

70 
	#GPIO_AF0_RTC_50Hz
 ((
ušt8_t
)0x00è

	)

71 
	#GPIO_AF0_MCO
 ((
ušt8_t
)0x00è

	)

72 
	#GPIO_AF0_TAMPER
 ((
ušt8_t
)0x00è

	)

73 
	#GPIO_AF0_SWJ
 ((
ušt8_t
)0x00è

	)

74 
	#GPIO_AF0_TRACE
 ((
ušt8_t
)0x00è

	)

79 
	#GPIO_AF1_TIM1
 ((
ušt8_t
)0x01è

	)

80 
	#GPIO_AF1_TIM2
 ((
ušt8_t
)0x01è

	)

85 
	#GPIO_AF2_TIM3
 ((
ušt8_t
)0x02è

	)

86 
	#GPIO_AF2_TIM4
 ((
ušt8_t
)0x02è

	)

87 
	#GPIO_AF2_TIM5
 ((
ušt8_t
)0x02è

	)

92 
	#GPIO_AF3_TIM8
 ((
ušt8_t
)0x03è

	)

93 
	#GPIO_AF3_TIM9
 ((
ušt8_t
)0x03è

	)

94 
	#GPIO_AF3_TIM10
 ((
ušt8_t
)0x03è

	)

95 
	#GPIO_AF3_TIM11
 ((
ušt8_t
)0x03è

	)

100 
	#GPIO_AF4_I2C1
 ((
ušt8_t
)0x04è

	)

101 
	#GPIO_AF4_I2C2
 ((
ušt8_t
)0x04è

	)

102 
	#GPIO_AF4_I2C3
 ((
ušt8_t
)0x04è

	)

107 
	#GPIO_AF5_SPI1
 ((
ušt8_t
)0x05è

	)

108 
	#GPIO_AF5_SPI2
 ((
ušt8_t
)0x05è

	)

109 
	#GPIO_AF5_SPI3
 ((
ušt8_t
)0x05è

	)

110 
	#GPIO_AF5_SPI4
 ((
ušt8_t
)0x05è

	)

111 
	#GPIO_AF5_SPI5
 ((
ušt8_t
)0x05è

	)

112 
	#GPIO_AF5_SPI6
 ((
ušt8_t
)0x05è

	)

113 
	#GPIO_AF5_I2S3ext
 ((
ušt8_t
)0x05è

	)

118 
	#GPIO_AF6_SPI3
 ((
ušt8_t
)0x06è

	)

119 
	#GPIO_AF6_I2S2ext
 ((
ušt8_t
)0x06è

	)

120 
	#GPIO_AF6_SAI1
 ((
ušt8_t
)0x06è

	)

125 
	#GPIO_AF7_USART1
 ((
ušt8_t
)0x07è

	)

126 
	#GPIO_AF7_USART2
 ((
ušt8_t
)0x07è

	)

127 
	#GPIO_AF7_USART3
 ((
ušt8_t
)0x07è

	)

128 
	#GPIO_AF7_I2S3ext
 ((
ušt8_t
)0x07è

	)

133 
	#GPIO_AF8_UART4
 ((
ušt8_t
)0x08è

	)

134 
	#GPIO_AF8_UART5
 ((
ušt8_t
)0x08è

	)

135 
	#GPIO_AF8_USART6
 ((
ušt8_t
)0x08è

	)

136 
	#GPIO_AF8_UART7
 ((
ušt8_t
)0x08è

	)

137 
	#GPIO_AF8_UART8
 ((
ušt8_t
)0x08è

	)

142 
	#GPIO_AF9_CAN1
 ((
ušt8_t
)0x09è

	)

143 
	#GPIO_AF9_CAN2
 ((
ušt8_t
)0x09è

	)

144 
	#GPIO_AF9_TIM12
 ((
ušt8_t
)0x09è

	)

145 
	#GPIO_AF9_TIM13
 ((
ušt8_t
)0x09è

	)

146 
	#GPIO_AF9_TIM14
 ((
ušt8_t
)0x09è

	)

147 
	#GPIO_AF9_LTDC
 ((
ušt8_t
)0x09è

	)

152 
	#GPIO_AF10_OTG_FS
 ((
ušt8_t
)0x0Aè

	)

153 
	#GPIO_AF10_OTG_HS
 ((
ušt8_t
)0x0Aè

	)

158 
	#GPIO_AF11_ETH
 ((
ušt8_t
)0x0Bè

	)

163 
	#GPIO_AF12_FMC
 ((
ušt8_t
)0x0Cè

	)

164 
	#GPIO_AF12_OTG_HS_FS
 ((
ušt8_t
)0x0Cè

	)

165 
	#GPIO_AF12_SDIO
 ((
ušt8_t
)0x0Cè

	)

170 
	#GPIO_AF13_DCMI
 ((
ušt8_t
)0x0Dè

	)

175 
	#GPIO_AF14_LTDC
 ((
ušt8_t
)0x0Eè

	)

180 
	#GPIO_AF15_EVENTOUT
 ((
ušt8_t
)0x0Fè

	)

185 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
)

189 
	#GPIO_AF0_RTC_50Hz
 ((
ušt8_t
)0x00è

	)

190 
	#GPIO_AF0_MCO
 ((
ušt8_t
)0x00è

	)

191 
	#GPIO_AF0_TAMPER
 ((
ušt8_t
)0x00è

	)

192 
	#GPIO_AF0_SWJ
 ((
ušt8_t
)0x00è

	)

193 
	#GPIO_AF0_TRACE
 ((
ušt8_t
)0x00è

	)

198 
	#GPIO_AF1_TIM1
 ((
ušt8_t
)0x01è

	)

199 
	#GPIO_AF1_TIM2
 ((
ušt8_t
)0x01è

	)

204 
	#GPIO_AF2_TIM3
 ((
ušt8_t
)0x02è

	)

205 
	#GPIO_AF2_TIM4
 ((
ušt8_t
)0x02è

	)

206 
	#GPIO_AF2_TIM5
 ((
ušt8_t
)0x02è

	)

211 
	#GPIO_AF3_TIM8
 ((
ušt8_t
)0x03è

	)

212 
	#GPIO_AF3_TIM9
 ((
ušt8_t
)0x03è

	)

213 
	#GPIO_AF3_TIM10
 ((
ušt8_t
)0x03è

	)

214 
	#GPIO_AF3_TIM11
 ((
ušt8_t
)0x03è

	)

219 
	#GPIO_AF4_I2C1
 ((
ušt8_t
)0x04è

	)

220 
	#GPIO_AF4_I2C2
 ((
ušt8_t
)0x04è

	)

221 
	#GPIO_AF4_I2C3
 ((
ušt8_t
)0x04è

	)

226 
	#GPIO_AF5_SPI1
 ((
ušt8_t
)0x05è

	)

227 
	#GPIO_AF5_SPI2
 ((
ušt8_t
)0x05è

	)

228 
	#GPIO_AF5_SPI3
 ((
ušt8_t
)0x05è

	)

229 
	#GPIO_AF5_SPI4
 ((
ušt8_t
)0x05è

	)

230 
	#GPIO_AF5_SPI5
 ((
ušt8_t
)0x05è

	)

231 
	#GPIO_AF5_SPI6
 ((
ušt8_t
)0x05è

	)

234 
	#GPIO_AF5_I2S3ext
 
GPIO_AF5_SPI3


	)

239 
	#GPIO_AF6_SPI3
 ((
ušt8_t
)0x06è

	)

240 
	#GPIO_AF6_I2S2ext
 ((
ušt8_t
)0x06è

	)

241 
	#GPIO_AF6_SAI1
 ((
ušt8_t
)0x06è

	)

246 
	#GPIO_AF7_USART1
 ((
ušt8_t
)0x07è

	)

247 
	#GPIO_AF7_USART2
 ((
ušt8_t
)0x07è

	)

248 
	#GPIO_AF7_USART3
 ((
ušt8_t
)0x07è

	)

249 
	#GPIO_AF7_I2S3ext
 ((
ušt8_t
)0x07è

	)

254 
	#GPIO_AF8_UART4
 ((
ušt8_t
)0x08è

	)

255 
	#GPIO_AF8_UART5
 ((
ušt8_t
)0x08è

	)

256 
	#GPIO_AF8_USART6
 ((
ušt8_t
)0x08è

	)

257 
	#GPIO_AF8_UART7
 ((
ušt8_t
)0x08è

	)

258 
	#GPIO_AF8_UART8
 ((
ušt8_t
)0x08è

	)

263 
	#GPIO_AF9_CAN1
 ((
ušt8_t
)0x09è

	)

264 
	#GPIO_AF9_CAN2
 ((
ušt8_t
)0x09è

	)

265 
	#GPIO_AF9_TIM12
 ((
ušt8_t
)0x09è

	)

266 
	#GPIO_AF9_TIM13
 ((
ušt8_t
)0x09è

	)

267 
	#GPIO_AF9_TIM14
 ((
ušt8_t
)0x09è

	)

272 
	#GPIO_AF10_OTG_FS
 ((
ušt8_t
)0x0Aè

	)

273 
	#GPIO_AF10_OTG_HS
 ((
ušt8_t
)0x0Aè

	)

278 
	#GPIO_AF11_ETH
 ((
ušt8_t
)0x0Bè

	)

283 
	#GPIO_AF12_FMC
 ((
ušt8_t
)0x0Cè

	)

284 
	#GPIO_AF12_OTG_HS_FS
 ((
ušt8_t
)0x0Cè

	)

285 
	#GPIO_AF12_SDIO
 ((
ušt8_t
)0x0Cè

	)

290 
	#GPIO_AF13_DCMI
 ((
ušt8_t
)0x0Dè

	)

295 
	#GPIO_AF15_EVENTOUT
 ((
ušt8_t
)0x0Fè

	)

300 #ià
defšed
(
STM32F407xx
è|| defšed(
STM32F417xx
)

304 
	#GPIO_AF0_RTC_50Hz
 ((
ušt8_t
)0x00è

	)

305 
	#GPIO_AF0_MCO
 ((
ušt8_t
)0x00è

	)

306 
	#GPIO_AF0_TAMPER
 ((
ušt8_t
)0x00è

	)

307 
	#GPIO_AF0_SWJ
 ((
ušt8_t
)0x00è

	)

308 
	#GPIO_AF0_TRACE
 ((
ušt8_t
)0x00è

	)

313 
	#GPIO_AF1_TIM1
 ((
ušt8_t
)0x01è

	)

314 
	#GPIO_AF1_TIM2
 ((
ušt8_t
)0x01è

	)

319 
	#GPIO_AF2_TIM3
 ((
ušt8_t
)0x02è

	)

320 
	#GPIO_AF2_TIM4
 ((
ušt8_t
)0x02è

	)

321 
	#GPIO_AF2_TIM5
 ((
ušt8_t
)0x02è

	)

326 
	#GPIO_AF3_TIM8
 ((
ušt8_t
)0x03è

	)

327 
	#GPIO_AF3_TIM9
 ((
ušt8_t
)0x03è

	)

328 
	#GPIO_AF3_TIM10
 ((
ušt8_t
)0x03è

	)

329 
	#GPIO_AF3_TIM11
 ((
ušt8_t
)0x03è

	)

334 
	#GPIO_AF4_I2C1
 ((
ušt8_t
)0x04è

	)

335 
	#GPIO_AF4_I2C2
 ((
ušt8_t
)0x04è

	)

336 
	#GPIO_AF4_I2C3
 ((
ušt8_t
)0x04è

	)

341 
	#GPIO_AF5_SPI1
 ((
ušt8_t
)0x05è

	)

342 
	#GPIO_AF5_SPI2
 ((
ušt8_t
)0x05è

	)

343 
	#GPIO_AF5_I2S3ext
 ((
ušt8_t
)0x05è

	)

348 
	#GPIO_AF6_SPI3
 ((
ušt8_t
)0x06è

	)

349 
	#GPIO_AF6_I2S2ext
 ((
ušt8_t
)0x06è

	)

354 
	#GPIO_AF7_USART1
 ((
ušt8_t
)0x07è

	)

355 
	#GPIO_AF7_USART2
 ((
ušt8_t
)0x07è

	)

356 
	#GPIO_AF7_USART3
 ((
ušt8_t
)0x07è

	)

357 
	#GPIO_AF7_I2S3ext
 ((
ušt8_t
)0x07è

	)

362 
	#GPIO_AF8_UART4
 ((
ušt8_t
)0x08è

	)

363 
	#GPIO_AF8_UART5
 ((
ušt8_t
)0x08è

	)

364 
	#GPIO_AF8_USART6
 ((
ušt8_t
)0x08è

	)

369 
	#GPIO_AF9_CAN1
 ((
ušt8_t
)0x09è

	)

370 
	#GPIO_AF9_CAN2
 ((
ušt8_t
)0x09è

	)

371 
	#GPIO_AF9_TIM12
 ((
ušt8_t
)0x09è

	)

372 
	#GPIO_AF9_TIM13
 ((
ušt8_t
)0x09è

	)

373 
	#GPIO_AF9_TIM14
 ((
ušt8_t
)0x09è

	)

378 
	#GPIO_AF10_OTG_FS
 ((
ušt8_t
)0x0Aè

	)

379 
	#GPIO_AF10_OTG_HS
 ((
ušt8_t
)0x0Aè

	)

384 
	#GPIO_AF11_ETH
 ((
ušt8_t
)0x0Bè

	)

389 
	#GPIO_AF12_FSMC
 ((
ušt8_t
)0x0Cè

	)

390 
	#GPIO_AF12_OTG_HS_FS
 ((
ušt8_t
)0x0Cè

	)

391 
	#GPIO_AF12_SDIO
 ((
ušt8_t
)0x0Cè

	)

396 
	#GPIO_AF13_DCMI
 ((
ušt8_t
)0x0Dè

	)

401 
	#GPIO_AF15_EVENTOUT
 ((
ušt8_t
)0x0Fè

	)

406 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
)

410 
	#GPIO_AF0_RTC_50Hz
 ((
ušt8_t
)0x00è

	)

411 
	#GPIO_AF0_MCO
 ((
ušt8_t
)0x00è

	)

412 
	#GPIO_AF0_TAMPER
 ((
ušt8_t
)0x00è

	)

413 
	#GPIO_AF0_SWJ
 ((
ušt8_t
)0x00è

	)

414 
	#GPIO_AF0_TRACE
 ((
ušt8_t
)0x00è

	)

419 
	#GPIO_AF1_TIM1
 ((
ušt8_t
)0x01è

	)

420 
	#GPIO_AF1_TIM2
 ((
ušt8_t
)0x01è

	)

425 
	#GPIO_AF2_TIM3
 ((
ušt8_t
)0x02è

	)

426 
	#GPIO_AF2_TIM4
 ((
ušt8_t
)0x02è

	)

427 
	#GPIO_AF2_TIM5
 ((
ušt8_t
)0x02è

	)

432 
	#GPIO_AF3_TIM8
 ((
ušt8_t
)0x03è

	)

433 
	#GPIO_AF3_TIM9
 ((
ušt8_t
)0x03è

	)

434 
	#GPIO_AF3_TIM10
 ((
ušt8_t
)0x03è

	)

435 
	#GPIO_AF3_TIM11
 ((
ušt8_t
)0x03è

	)

440 
	#GPIO_AF4_I2C1
 ((
ušt8_t
)0x04è

	)

441 
	#GPIO_AF4_I2C2
 ((
ušt8_t
)0x04è

	)

442 
	#GPIO_AF4_I2C3
 ((
ušt8_t
)0x04è

	)

447 
	#GPIO_AF5_SPI1
 ((
ušt8_t
)0x05è

	)

448 
	#GPIO_AF5_SPI2
 ((
ušt8_t
)0x05è

	)

449 
	#GPIO_AF5_I2S3ext
 ((
ušt8_t
)0x05è

	)

454 
	#GPIO_AF6_SPI3
 ((
ušt8_t
)0x06è

	)

455 
	#GPIO_AF6_I2S2ext
 ((
ušt8_t
)0x06è

	)

460 
	#GPIO_AF7_USART1
 ((
ušt8_t
)0x07è

	)

461 
	#GPIO_AF7_USART2
 ((
ušt8_t
)0x07è

	)

462 
	#GPIO_AF7_USART3
 ((
ušt8_t
)0x07è

	)

463 
	#GPIO_AF7_I2S3ext
 ((
ušt8_t
)0x07è

	)

468 
	#GPIO_AF8_UART4
 ((
ušt8_t
)0x08è

	)

469 
	#GPIO_AF8_UART5
 ((
ušt8_t
)0x08è

	)

470 
	#GPIO_AF8_USART6
 ((
ušt8_t
)0x08è

	)

475 
	#GPIO_AF9_CAN1
 ((
ušt8_t
)0x09è

	)

476 
	#GPIO_AF9_CAN2
 ((
ušt8_t
)0x09è

	)

477 
	#GPIO_AF9_TIM12
 ((
ušt8_t
)0x09è

	)

478 
	#GPIO_AF9_TIM13
 ((
ušt8_t
)0x09è

	)

479 
	#GPIO_AF9_TIM14
 ((
ušt8_t
)0x09è

	)

484 
	#GPIO_AF10_OTG_FS
 ((
ušt8_t
)0x0Aè

	)

485 
	#GPIO_AF10_OTG_HS
 ((
ušt8_t
)0x0Aè

	)

490 
	#GPIO_AF12_FSMC
 ((
ušt8_t
)0x0Cè

	)

491 
	#GPIO_AF12_OTG_HS_FS
 ((
ušt8_t
)0x0Cè

	)

492 
	#GPIO_AF12_SDIO
 ((
ušt8_t
)0x0Cè

	)

497 
	#GPIO_AF15_EVENTOUT
 ((
ušt8_t
)0x0Fè

	)

503 #ià
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
)

507 
	#GPIO_AF0_RTC_50Hz
 ((
ušt8_t
)0x00è

	)

508 
	#GPIO_AF0_MCO
 ((
ušt8_t
)0x00è

	)

509 
	#GPIO_AF0_TAMPER
 ((
ušt8_t
)0x00è

	)

510 
	#GPIO_AF0_SWJ
 ((
ušt8_t
)0x00è

	)

511 
	#GPIO_AF0_TRACE
 ((
ušt8_t
)0x00è

	)

516 
	#GPIO_AF1_TIM1
 ((
ušt8_t
)0x01è

	)

517 
	#GPIO_AF1_TIM2
 ((
ušt8_t
)0x01è

	)

522 
	#GPIO_AF2_TIM3
 ((
ušt8_t
)0x02è

	)

523 
	#GPIO_AF2_TIM4
 ((
ušt8_t
)0x02è

	)

524 
	#GPIO_AF2_TIM5
 ((
ušt8_t
)0x02è

	)

529 
	#GPIO_AF3_TIM9
 ((
ušt8_t
)0x03è

	)

530 
	#GPIO_AF3_TIM10
 ((
ušt8_t
)0x03è

	)

531 
	#GPIO_AF3_TIM11
 ((
ušt8_t
)0x03è

	)

536 
	#GPIO_AF4_I2C1
 ((
ušt8_t
)0x04è

	)

537 
	#GPIO_AF4_I2C2
 ((
ušt8_t
)0x04è

	)

538 
	#GPIO_AF4_I2C3
 ((
ušt8_t
)0x04è

	)

543 
	#GPIO_AF5_SPI1
 ((
ušt8_t
)0x05è

	)

544 
	#GPIO_AF5_SPI2
 ((
ušt8_t
)0x05è

	)

545 
	#GPIO_AF5_SPI4
 ((
ušt8_t
)0x05è

	)

546 
	#GPIO_AF5_I2S3ext
 ((
ušt8_t
)0x05è

	)

551 
	#GPIO_AF6_SPI3
 ((
ušt8_t
)0x06è

	)

552 
	#GPIO_AF6_I2S2ext
 ((
ušt8_t
)0x06è

	)

557 
	#GPIO_AF7_USART1
 ((
ušt8_t
)0x07è

	)

558 
	#GPIO_AF7_USART2
 ((
ušt8_t
)0x07è

	)

559 
	#GPIO_AF7_I2S3ext
 ((
ušt8_t
)0x07è

	)

564 
	#GPIO_AF8_USART6
 ((
ušt8_t
)0x08è

	)

569 
	#GPIO_AF9_TIM14
 ((
ušt8_t
)0x09è

	)

570 
	#GPIO_AF9_I2C2
 ((
ušt8_t
)0x09è

	)

571 
	#GPIO_AF9_I2C3
 ((
ušt8_t
)0x09è

	)

577 
	#GPIO_AF10_OTG_FS
 ((
ušt8_t
)0x0Aè

	)

582 
	#GPIO_AF12_SDIO
 ((
ušt8_t
)0x0Cè

	)

587 
	#GPIO_AF15_EVENTOUT
 ((
ušt8_t
)0x0Fè

	)

592 #ià
defšed
(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
)

596 
	#GPIO_AF0_RTC_50Hz
 ((
ušt8_t
)0x00è

	)

597 
	#GPIO_AF0_MCO
 ((
ušt8_t
)0x00è

	)

598 
	#GPIO_AF0_TAMPER
 ((
ušt8_t
)0x00è

	)

599 
	#GPIO_AF0_SWJ
 ((
ušt8_t
)0x00è

	)

600 
	#GPIO_AF0_TRACE
 ((
ušt8_t
)0x00è

	)

605 
	#GPIO_AF1_TIM1
 ((
ušt8_t
)0x01è

	)

606 
	#GPIO_AF1_TIM2
 ((
ušt8_t
)0x01è

	)

611 
	#GPIO_AF2_TIM3
 ((
ušt8_t
)0x02è

	)

612 
	#GPIO_AF2_TIM4
 ((
ušt8_t
)0x02è

	)

613 
	#GPIO_AF2_TIM5
 ((
ušt8_t
)0x02è

	)

618 
	#GPIO_AF3_TIM8
 ((
ušt8_t
)0x03è

	)

619 
	#GPIO_AF3_TIM9
 ((
ušt8_t
)0x03è

	)

620 
	#GPIO_AF3_TIM10
 ((
ušt8_t
)0x03è

	)

621 
	#GPIO_AF3_TIM11
 ((
ušt8_t
)0x03è

	)

626 
	#GPIO_AF4_I2C1
 ((
ušt8_t
)0x04è

	)

627 
	#GPIO_AF4_I2C2
 ((
ušt8_t
)0x04è

	)

628 
	#GPIO_AF4_I2C3
 ((
ušt8_t
)0x04è

	)

629 
	#GPIO_AF4_FMPI2C1
 ((
ušt8_t
)0x04è

	)

634 
	#GPIO_AF5_SPI1
 ((
ušt8_t
)0x05è

	)

635 
	#GPIO_AF5_SPI2
 ((
ušt8_t
)0x05è

	)

636 
	#GPIO_AF5_SPI3
 ((
ušt8_t
)0x05è

	)

637 
	#GPIO_AF5_SPI4
 ((
ušt8_t
)0x05è

	)

638 
	#GPIO_AF5_I2S3ext
 ((
ušt8_t
)0x05è

	)

643 
	#GPIO_AF6_SPI2
 ((
ušt8_t
)0x06è

	)

644 
	#GPIO_AF6_SPI3
 ((
ušt8_t
)0x06è

	)

645 
	#GPIO_AF6_SPI4
 ((
ušt8_t
)0x06è

	)

646 
	#GPIO_AF6_SPI5
 ((
ušt8_t
)0x06è

	)

647 
	#GPIO_AF6_I2S2ext
 ((
ušt8_t
)0x06è

	)

648 
	#GPIO_AF6_DFSDM1
 ((
ušt8_t
)0x06è

	)

652 
	#GPIO_AF7_SPI3
 ((
ušt8_t
)0x07è

	)

653 
	#GPIO_AF7_USART1
 ((
ušt8_t
)0x07è

	)

654 
	#GPIO_AF7_USART2
 ((
ušt8_t
)0x07è

	)

655 
	#GPIO_AF7_USART3
 ((
ušt8_t
)0x07è

	)

656 
	#GPIO_AF7_I2S3ext
 ((
ušt8_t
)0x07è

	)

661 
	#GPIO_AF8_USART6
 ((
ušt8_t
)0x08è

	)

662 
	#GPIO_AF8_USART3
 ((
ušt8_t
)0x08è

	)

663 
	#GPIO_AF8_DFSDM1
 ((
ušt8_t
)0x08è

	)

664 
	#GPIO_AF8_CAN1
 ((
ušt8_t
)0x08è

	)

669 
	#GPIO_AF9_TIM12
 ((
ušt8_t
)0x09è

	)

670 
	#GPIO_AF9_TIM13
 ((
ušt8_t
)0x09è

	)

671 
	#GPIO_AF9_TIM14
 ((
ušt8_t
)0x09è

	)

672 
	#GPIO_AF9_I2C2
 ((
ušt8_t
)0x09è

	)

673 
	#GPIO_AF9_I2C3
 ((
ušt8_t
)0x09è

	)

674 
	#GPIO_AF9_FMPI2C1
 ((
ušt8_t
)0x09è

	)

675 
	#GPIO_AF9_CAN1
 ((
ušt8_t
)0x09è

	)

676 
	#GPIO_AF9_CAN2
 ((
ušt8_t
)0x09è

	)

677 
	#GPIO_AF9_QSPI
 ((
ušt8_t
)0x09è

	)

682 
	#GPIO_AF10_OTG_FS
 ((
ušt8_t
)0x0Aè

	)

683 
	#GPIO_AF10_DFSDM1
 ((
ušt8_t
)0x0Aè

	)

684 
	#GPIO_AF10_QSPI
 ((
ušt8_t
)0x0Aè

	)

685 
	#GPIO_AF10_FMC
 ((
ušt8_t
)0x0Aè

	)

690 
	#GPIO_AF12_SDIO
 ((
ušt8_t
)0x0Cè

	)

691 
	#GPIO_AF12_FSMC
 ((
ušt8_t
)0x0Cè

	)

696 
	#GPIO_AF15_EVENTOUT
 ((
ušt8_t
)0x0Fè

	)

702 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

706 
	#GPIO_AF0_RTC_50Hz
 ((
ušt8_t
)0x00è

	)

707 
	#GPIO_AF0_MCO
 ((
ušt8_t
)0x00è

	)

708 
	#GPIO_AF0_SWJ
 ((
ušt8_t
)0x00è

	)

709 
	#GPIO_AF0_TRACE
 ((
ušt8_t
)0x00è

	)

714 
	#GPIO_AF1_TIM1
 ((
ušt8_t
)0x01è

	)

715 
	#GPIO_AF1_TIM2
 ((
ušt8_t
)0x01è

	)

716 
	#GPIO_AF1_LPTIM1
 ((
ušt8_t
)0x01è

	)

721 
	#GPIO_AF2_TIM3
 ((
ušt8_t
)0x02è

	)

722 
	#GPIO_AF2_TIM4
 ((
ušt8_t
)0x02è

	)

723 
	#GPIO_AF2_TIM5
 ((
ušt8_t
)0x02è

	)

728 
	#GPIO_AF3_TIM8
 ((
ušt8_t
)0x03è

	)

729 
	#GPIO_AF3_TIM9
 ((
ušt8_t
)0x03è

	)

730 
	#GPIO_AF3_TIM10
 ((
ušt8_t
)0x03è

	)

731 
	#GPIO_AF3_TIM11
 ((
ušt8_t
)0x03è

	)

732 
	#GPIO_AF3_DFSDM2
 ((
ušt8_t
)0x03è

	)

737 
	#GPIO_AF4_I2C1
 ((
ušt8_t
)0x04è

	)

738 
	#GPIO_AF4_I2C2
 ((
ušt8_t
)0x04è

	)

739 
	#GPIO_AF4_I2C3
 ((
ušt8_t
)0x04è

	)

740 
	#GPIO_AF4_FMPI2C1
 ((
ušt8_t
)0x04è

	)

745 
	#GPIO_AF5_SPI1
 ((
ušt8_t
)0x05è

	)

746 
	#GPIO_AF5_SPI2
 ((
ušt8_t
)0x05è

	)

747 
	#GPIO_AF5_SPI3
 ((
ušt8_t
)0x05è

	)

748 
	#GPIO_AF5_SPI4
 ((
ušt8_t
)0x05è

	)

749 
	#GPIO_AF5_I2S3ext
 ((
ušt8_t
)0x05è

	)

754 
	#GPIO_AF6_SPI2
 ((
ušt8_t
)0x06è

	)

755 
	#GPIO_AF6_SPI3
 ((
ušt8_t
)0x06è

	)

756 
	#GPIO_AF6_SPI4
 ((
ušt8_t
)0x06è

	)

757 
	#GPIO_AF6_SPI5
 ((
ušt8_t
)0x06è

	)

758 
	#GPIO_AF6_I2S2ext
 ((
ušt8_t
)0x06è

	)

759 
	#GPIO_AF6_DFSDM1
 ((
ušt8_t
)0x06è

	)

760 
	#GPIO_AF6_DFSDM2
 ((
ušt8_t
)0x06è

	)

764 
	#GPIO_AF7_SPI3
 ((
ušt8_t
)0x07è

	)

765 
	#GPIO_AF7_SAI1
 ((
ušt8_t
)0x07è

	)

766 
	#GPIO_AF7_USART1
 ((
ušt8_t
)0x07è

	)

767 
	#GPIO_AF7_USART2
 ((
ušt8_t
)0x07è

	)

768 
	#GPIO_AF7_USART3
 ((
ušt8_t
)0x07è

	)

769 
	#GPIO_AF7_I2S3ext
 ((
ušt8_t
)0x07è

	)

770 
	#GPIO_AF7_DFSDM2
 ((
ušt8_t
)0x07è

	)

775 
	#GPIO_AF8_USART6
 ((
ušt8_t
)0x08è

	)

776 
	#GPIO_AF8_USART3
 ((
ušt8_t
)0x08è

	)

777 
	#GPIO_AF8_UART4
 ((
ušt8_t
)0x08è

	)

778 
	#GPIO_AF8_UART5
 ((
ušt8_t
)0x08è

	)

779 
	#GPIO_AF8_UART7
 ((
ušt8_t
)0x08è

	)

780 
	#GPIO_AF8_UART8
 ((
ušt8_t
)0x08è

	)

781 
	#GPIO_AF8_DFSDM1
 ((
ušt8_t
)0x08è

	)

782 
	#GPIO_AF8_CAN1
 ((
ušt8_t
)0x08è

	)

787 
	#GPIO_AF9_TIM12
 ((
ušt8_t
)0x09è

	)

788 
	#GPIO_AF9_TIM13
 ((
ušt8_t
)0x09è

	)

789 
	#GPIO_AF9_TIM14
 ((
ušt8_t
)0x09è

	)

790 
	#GPIO_AF9_I2C2
 ((
ušt8_t
)0x09è

	)

791 
	#GPIO_AF9_I2C3
 ((
ušt8_t
)0x09è

	)

792 
	#GPIO_AF9_FMPI2C1
 ((
ušt8_t
)0x09è

	)

793 
	#GPIO_AF9_CAN1
 ((
ušt8_t
)0x09è

	)

794 
	#GPIO_AF9_CAN2
 ((
ušt8_t
)0x09è

	)

795 
	#GPIO_AF9_QSPI
 ((
ušt8_t
)0x09è

	)

800 
	#GPIO_AF10_SAI1
 ((
ušt8_t
)0x0Aè

	)

801 
	#GPIO_AF10_OTG_FS
 ((
ušt8_t
)0x0Aè

	)

802 
	#GPIO_AF10_DFSDM1
 ((
ušt8_t
)0x0Aè

	)

803 
	#GPIO_AF10_DFSDM2
 ((
ušt8_t
)0x0Aè

	)

804 
	#GPIO_AF10_QSPI
 ((
ušt8_t
)0x0Aè

	)

805 
	#GPIO_AF10_FSMC
 ((
ušt8_t
)0x0Aè

	)

810 
	#GPIO_AF11_UART4
 ((
ušt8_t
)0x0Bè

	)

811 
	#GPIO_AF11_UART5
 ((
ušt8_t
)0x0Bè

	)

812 
	#GPIO_AF11_UART9
 ((
ušt8_t
)0x0Bè

	)

813 
	#GPIO_AF11_UART10
 ((
ušt8_t
)0x0Bè

	)

814 
	#GPIO_AF11_CAN3
 ((
ušt8_t
)0x0Bè

	)

819 
	#GPIO_AF12_SDIO
 ((
ušt8_t
)0x0Cè

	)

820 
	#GPIO_AF12_FSMC
 ((
ušt8_t
)0x0Cè

	)

825 
	#GPIO_AF14_RNG
 ((
ušt8_t
)0x0Eè

	)

830 
	#GPIO_AF15_EVENTOUT
 ((
ušt8_t
)0x0Fè

	)

834 #ià
defšed
(
STM32F411xE
)

838 
	#GPIO_AF0_RTC_50Hz
 ((
ušt8_t
)0x00è

	)

839 
	#GPIO_AF0_MCO
 ((
ušt8_t
)0x00è

	)

840 
	#GPIO_AF0_TAMPER
 ((
ušt8_t
)0x00è

	)

841 
	#GPIO_AF0_SWJ
 ((
ušt8_t
)0x00è

	)

842 
	#GPIO_AF0_TRACE
 ((
ušt8_t
)0x00è

	)

847 
	#GPIO_AF1_TIM1
 ((
ušt8_t
)0x01è

	)

848 
	#GPIO_AF1_TIM2
 ((
ušt8_t
)0x01è

	)

853 
	#GPIO_AF2_TIM3
 ((
ušt8_t
)0x02è

	)

854 
	#GPIO_AF2_TIM4
 ((
ušt8_t
)0x02è

	)

855 
	#GPIO_AF2_TIM5
 ((
ušt8_t
)0x02è

	)

860 
	#GPIO_AF3_TIM9
 ((
ušt8_t
)0x03è

	)

861 
	#GPIO_AF3_TIM10
 ((
ušt8_t
)0x03è

	)

862 
	#GPIO_AF3_TIM11
 ((
ušt8_t
)0x03è

	)

867 
	#GPIO_AF4_I2C1
 ((
ušt8_t
)0x04è

	)

868 
	#GPIO_AF4_I2C2
 ((
ušt8_t
)0x04è

	)

869 
	#GPIO_AF4_I2C3
 ((
ušt8_t
)0x04è

	)

874 
	#GPIO_AF5_SPI1
 ((
ušt8_t
)0x05è

	)

875 
	#GPIO_AF5_SPI2
 ((
ušt8_t
)0x05è

	)

876 
	#GPIO_AF5_SPI3
 ((
ušt8_t
)0x05è

	)

877 
	#GPIO_AF5_SPI4
 ((
ušt8_t
)0x05è

	)

878 
	#GPIO_AF5_I2S3ext
 ((
ušt8_t
)0x05è

	)

883 
	#GPIO_AF6_SPI2
 ((
ušt8_t
)0x06è

	)

884 
	#GPIO_AF6_SPI3
 ((
ušt8_t
)0x06è

	)

885 
	#GPIO_AF6_SPI4
 ((
ušt8_t
)0x06è

	)

886 
	#GPIO_AF6_SPI5
 ((
ušt8_t
)0x06è

	)

887 
	#GPIO_AF6_I2S2ext
 ((
ušt8_t
)0x06è

	)

892 
	#GPIO_AF7_SPI3
 ((
ušt8_t
)0x07è

	)

893 
	#GPIO_AF7_USART1
 ((
ušt8_t
)0x07è

	)

894 
	#GPIO_AF7_USART2
 ((
ušt8_t
)0x07è

	)

895 
	#GPIO_AF7_I2S3ext
 ((
ušt8_t
)0x07è

	)

900 
	#GPIO_AF8_USART6
 ((
ušt8_t
)0x08è

	)

905 
	#GPIO_AF9_TIM14
 ((
ušt8_t
)0x09è

	)

906 
	#GPIO_AF9_I2C2
 ((
ušt8_t
)0x09è

	)

907 
	#GPIO_AF9_I2C3
 ((
ušt8_t
)0x09è

	)

912 
	#GPIO_AF10_OTG_FS
 ((
ušt8_t
)0x0Aè

	)

917 
	#GPIO_AF12_SDIO
 ((
ušt8_t
)0x0Cè

	)

922 
	#GPIO_AF15_EVENTOUT
 ((
ušt8_t
)0x0Fè

	)

926 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

930 
	#GPIO_AF0_RTC_50Hz
 ((
ušt8_t
)0x00è

	)

931 
	#GPIO_AF0_MCO
 ((
ušt8_t
)0x00è

	)

932 
	#GPIO_AF0_TAMPER
 ((
ušt8_t
)0x00è

	)

933 
	#GPIO_AF0_SWJ
 ((
ušt8_t
)0x00è

	)

934 
	#GPIO_AF0_TRACE
 ((
ušt8_t
)0x00è

	)

939 
	#GPIO_AF1_TIM1
 ((
ušt8_t
)0x01è

	)

940 
	#GPIO_AF1_LPTIM1
 ((
ušt8_t
)0x01è

	)

945 
	#GPIO_AF2_TIM5
 ((
ušt8_t
)0x02è

	)

950 
	#GPIO_AF3_TIM9
 ((
ušt8_t
)0x03è

	)

951 
	#GPIO_AF3_TIM11
 ((
ušt8_t
)0x03è

	)

956 
	#GPIO_AF4_I2C1
 ((
ušt8_t
)0x04è

	)

957 
	#GPIO_AF4_I2C2
 ((
ušt8_t
)0x04è

	)

958 
	#GPIO_AF4_FMPI2C1
 ((
ušt8_t
)0x04è

	)

963 
	#GPIO_AF5_SPI1
 ((
ušt8_t
)0x05è

	)

964 #ià
defšed
(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

965 
	#GPIO_AF5_SPI2
 ((
ušt8_t
)0x05è

	)

971 
	#GPIO_AF6_SPI1
 ((
ušt8_t
)0x06è

	)

972 #ià
defšed
(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

973 
	#GPIO_AF6_SPI2
 ((
ušt8_t
)0x06è

	)

975 
	#GPIO_AF6_SPI5
 ((
ušt8_t
)0x06è

	)

979 
	#GPIO_AF7_USART1
 ((
ušt8_t
)0x07è

	)

980 
	#GPIO_AF7_USART2
 ((
ušt8_t
)0x07è

	)

985 
	#GPIO_AF8_USART6
 ((
ušt8_t
)0x08è

	)

990 
	#GPIO_AF9_I2C2
 ((
ušt8_t
)0x09è

	)

991 
	#GPIO_AF9_FMPI2C1
 ((
ušt8_t
)0x09è

	)

996 
	#GPIO_AF15_EVENTOUT
 ((
ušt8_t
)0x0Fè

	)

1000 #ià
defšed
(
STM32F446xx
)

1004 
	#GPIO_AF0_RTC_50Hz
 ((
ušt8_t
)0x00è

	)

1005 
	#GPIO_AF0_MCO
 ((
ušt8_t
)0x00è

	)

1006 
	#GPIO_AF0_TAMPER
 ((
ušt8_t
)0x00è

	)

1007 
	#GPIO_AF0_SWJ
 ((
ušt8_t
)0x00è

	)

1008 
	#GPIO_AF0_TRACE
 ((
ušt8_t
)0x00è

	)

1013 
	#GPIO_AF1_TIM1
 ((
ušt8_t
)0x01è

	)

1014 
	#GPIO_AF1_TIM2
 ((
ušt8_t
)0x01è

	)

1019 
	#GPIO_AF2_TIM3
 ((
ušt8_t
)0x02è

	)

1020 
	#GPIO_AF2_TIM4
 ((
ušt8_t
)0x02è

	)

1021 
	#GPIO_AF2_TIM5
 ((
ušt8_t
)0x02è

	)

1026 
	#GPIO_AF3_TIM8
 ((
ušt8_t
)0x03è

	)

1027 
	#GPIO_AF3_TIM9
 ((
ušt8_t
)0x03è

	)

1028 
	#GPIO_AF3_TIM10
 ((
ušt8_t
)0x03è

	)

1029 
	#GPIO_AF3_TIM11
 ((
ušt8_t
)0x03è

	)

1030 
	#GPIO_AF3_CEC
 ((
ušt8_t
)0x03è

	)

1035 
	#GPIO_AF4_I2C1
 ((
ušt8_t
)0x04è

	)

1036 
	#GPIO_AF4_I2C2
 ((
ušt8_t
)0x04è

	)

1037 
	#GPIO_AF4_I2C3
 ((
ušt8_t
)0x04è

	)

1038 
	#GPIO_AF4_FMPI2C1
 ((
ušt8_t
)0x04è

	)

1039 
	#GPIO_AF4_CEC
 ((
ušt8_t
)0x04è

	)

1044 
	#GPIO_AF5_SPI1
 ((
ušt8_t
)0x05è

	)

1045 
	#GPIO_AF5_SPI2
 ((
ušt8_t
)0x05è

	)

1046 
	#GPIO_AF5_SPI3
 ((
ušt8_t
)0x05è

	)

1047 
	#GPIO_AF5_SPI4
 ((
ušt8_t
)0x05è

	)

1052 
	#GPIO_AF6_SPI2
 ((
ušt8_t
)0x06è

	)

1053 
	#GPIO_AF6_SPI3
 ((
ušt8_t
)0x06è

	)

1054 
	#GPIO_AF6_SPI4
 ((
ušt8_t
)0x06è

	)

1055 
	#GPIO_AF6_SAI1
 ((
ušt8_t
)0x06è

	)

1060 
	#GPIO_AF7_USART1
 ((
ušt8_t
)0x07è

	)

1061 
	#GPIO_AF7_USART2
 ((
ušt8_t
)0x07è

	)

1062 
	#GPIO_AF7_USART3
 ((
ušt8_t
)0x07è

	)

1063 
	#GPIO_AF7_UART5
 ((
ušt8_t
)0x07è

	)

1064 
	#GPIO_AF7_SPI2
 ((
ušt8_t
)0x07è

	)

1065 
	#GPIO_AF7_SPI3
 ((
ušt8_t
)0x07è

	)

1066 
	#GPIO_AF7_SPDIFRX
 ((
ušt8_t
)0x07è

	)

1071 
	#GPIO_AF8_UART4
 ((
ušt8_t
)0x08è

	)

1072 
	#GPIO_AF8_UART5
 ((
ušt8_t
)0x08è

	)

1073 
	#GPIO_AF8_USART6
 ((
ušt8_t
)0x08è

	)

1074 
	#GPIO_AF8_SPDIFRX
 ((
ušt8_t
)0x08è

	)

1075 
	#GPIO_AF8_SAI2
 ((
ušt8_t
)0x08è

	)

1080 
	#GPIO_AF9_CAN1
 ((
ušt8_t
)0x09è

	)

1081 
	#GPIO_AF9_CAN2
 ((
ušt8_t
)0x09è

	)

1082 
	#GPIO_AF9_TIM12
 ((
ušt8_t
)0x09è

	)

1083 
	#GPIO_AF9_TIM13
 ((
ušt8_t
)0x09è

	)

1084 
	#GPIO_AF9_TIM14
 ((
ušt8_t
)0x09è

	)

1085 
	#GPIO_AF9_QSPI
 ((
ušt8_t
)0x09è

	)

1090 
	#GPIO_AF10_OTG_FS
 ((
ušt8_t
)0x0Aè

	)

1091 
	#GPIO_AF10_OTG_HS
 ((
ušt8_t
)0x0Aè

	)

1092 
	#GPIO_AF10_SAI2
 ((
ušt8_t
)0x0Aè

	)

1093 
	#GPIO_AF10_QSPI
 ((
ušt8_t
)0x0Aè

	)

1098 
	#GPIO_AF11_ETH
 ((
ušt8_t
)0x0Bè

	)

1103 
	#GPIO_AF12_FMC
 ((
ušt8_t
)0x0Cè

	)

1104 
	#GPIO_AF12_OTG_HS_FS
 ((
ušt8_t
)0x0Cè

	)

1105 
	#GPIO_AF12_SDIO
 ((
ušt8_t
)0x0Cè

	)

1110 
	#GPIO_AF13_DCMI
 ((
ušt8_t
)0x0Dè

	)

1115 
	#GPIO_AF15_EVENTOUT
 ((
ušt8_t
)0x0Fè

	)

1121 #ià
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

1125 
	#GPIO_AF0_RTC_50Hz
 ((
ušt8_t
)0x00è

	)

1126 
	#GPIO_AF0_MCO
 ((
ušt8_t
)0x00è

	)

1127 
	#GPIO_AF0_TAMPER
 ((
ušt8_t
)0x00è

	)

1128 
	#GPIO_AF0_SWJ
 ((
ušt8_t
)0x00è

	)

1129 
	#GPIO_AF0_TRACE
 ((
ušt8_t
)0x00è

	)

1134 
	#GPIO_AF1_TIM1
 ((
ušt8_t
)0x01è

	)

1135 
	#GPIO_AF1_TIM2
 ((
ušt8_t
)0x01è

	)

1140 
	#GPIO_AF2_TIM3
 ((
ušt8_t
)0x02è

	)

1141 
	#GPIO_AF2_TIM4
 ((
ušt8_t
)0x02è

	)

1142 
	#GPIO_AF2_TIM5
 ((
ušt8_t
)0x02è

	)

1147 
	#GPIO_AF3_TIM8
 ((
ušt8_t
)0x03è

	)

1148 
	#GPIO_AF3_TIM9
 ((
ušt8_t
)0x03è

	)

1149 
	#GPIO_AF3_TIM10
 ((
ušt8_t
)0x03è

	)

1150 
	#GPIO_AF3_TIM11
 ((
ušt8_t
)0x03è

	)

1155 
	#GPIO_AF4_I2C1
 ((
ušt8_t
)0x04è

	)

1156 
	#GPIO_AF4_I2C2
 ((
ušt8_t
)0x04è

	)

1157 
	#GPIO_AF4_I2C3
 ((
ušt8_t
)0x04è

	)

1162 
	#GPIO_AF5_SPI1
 ((
ušt8_t
)0x05è

	)

1163 
	#GPIO_AF5_SPI2
 ((
ušt8_t
)0x05è

	)

1164 
	#GPIO_AF5_SPI3
 ((
ušt8_t
)0x05è

	)

1165 
	#GPIO_AF5_SPI4
 ((
ušt8_t
)0x05è

	)

1166 
	#GPIO_AF5_SPI5
 ((
ušt8_t
)0x05è

	)

1167 
	#GPIO_AF5_SPI6
 ((
ušt8_t
)0x05è

	)

1168 
	#GPIO_AF5_I2S3ext
 ((
ušt8_t
)0x05è

	)

1173 
	#GPIO_AF6_SPI3
 ((
ušt8_t
)0x06è

	)

1174 
	#GPIO_AF6_I2S2ext
 ((
ušt8_t
)0x06è

	)

1175 
	#GPIO_AF6_SAI1
 ((
ušt8_t
)0x06è

	)

1180 
	#GPIO_AF7_USART1
 ((
ušt8_t
)0x07è

	)

1181 
	#GPIO_AF7_USART2
 ((
ušt8_t
)0x07è

	)

1182 
	#GPIO_AF7_USART3
 ((
ušt8_t
)0x07è

	)

1183 
	#GPIO_AF7_I2S3ext
 ((
ušt8_t
)0x07è

	)

1188 
	#GPIO_AF8_UART4
 ((
ušt8_t
)0x08è

	)

1189 
	#GPIO_AF8_UART5
 ((
ušt8_t
)0x08è

	)

1190 
	#GPIO_AF8_USART6
 ((
ušt8_t
)0x08è

	)

1191 
	#GPIO_AF8_UART7
 ((
ušt8_t
)0x08è

	)

1192 
	#GPIO_AF8_UART8
 ((
ušt8_t
)0x08è

	)

1197 
	#GPIO_AF9_CAN1
 ((
ušt8_t
)0x09è

	)

1198 
	#GPIO_AF9_CAN2
 ((
ušt8_t
)0x09è

	)

1199 
	#GPIO_AF9_TIM12
 ((
ušt8_t
)0x09è

	)

1200 
	#GPIO_AF9_TIM13
 ((
ušt8_t
)0x09è

	)

1201 
	#GPIO_AF9_TIM14
 ((
ušt8_t
)0x09è

	)

1202 
	#GPIO_AF9_LTDC
 ((
ušt8_t
)0x09è

	)

1203 
	#GPIO_AF9_QSPI
 ((
ušt8_t
)0x09è

	)

1208 
	#GPIO_AF10_OTG_FS
 ((
ušt8_t
)0x0Aè

	)

1209 
	#GPIO_AF10_OTG_HS
 ((
ušt8_t
)0x0Aè

	)

1210 
	#GPIO_AF10_QSPI
 ((
ušt8_t
)0x0Aè

	)

1215 
	#GPIO_AF11_ETH
 ((
ušt8_t
)0x0Bè

	)

1220 
	#GPIO_AF12_FMC
 ((
ušt8_t
)0x0Cè

	)

1221 
	#GPIO_AF12_OTG_HS_FS
 ((
ušt8_t
)0x0Cè

	)

1222 
	#GPIO_AF12_SDIO
 ((
ušt8_t
)0x0Cè

	)

1227 
	#GPIO_AF13_DCMI
 ((
ušt8_t
)0x0Dè

	)

1228 
	#GPIO_AF13_DSI
 ((
ušt8_t
)0x0Dè

	)

1233 
	#GPIO_AF14_LTDC
 ((
ušt8_t
)0x0Eè

	)

1238 
	#GPIO_AF15_EVENTOUT
 ((
ušt8_t
)0x0Fè

	)

1283 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
)

1284 
	#GPIO_GET_INDEX
(
__GPIOx__
è(
ušt8_t
)(((__GPIOx__è=ð(
GPIOA
))? 0U :\

	)

1285 ((
__GPIOx__
è=ð(
GPIOB
))? 1U :\

1286 ((
__GPIOx__
è=ð(
GPIOC
))? 2U :\

1287 ((
__GPIOx__
è=ð(
GPIOD
))? 3U :\

1288 ((
__GPIOx__
è=ð(
GPIOE
))? 4U :\

1289 ((
__GPIOx__
è=ð(
GPIOF
))? 5U :\

1290 ((
__GPIOx__
è=ð(
GPIOG
))? 6U :\

1291 ((
__GPIOx__
è=ð(
GPIOH
))? 7U : 8U)

1294 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

1295 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

1296 
	#GPIO_GET_INDEX
(
__GPIOx__
è(
ušt8_t
)(((__GPIOx__è=ð(
GPIOA
))? 0U :\

	)

1297 ((
__GPIOx__
è=ð(
GPIOB
))? 1U :\

1298 ((
__GPIOx__
è=ð(
GPIOC
))? 2U :\

1299 ((
__GPIOx__
è=ð(
GPIOD
))? 3U :\

1300 ((
__GPIOx__
è=ð(
GPIOE
))? 4U :\

1301 ((
__GPIOx__
è=ð(
GPIOF
))? 5U :\

1302 ((
__GPIOx__
è=ð(
GPIOG
))? 6U :\

1303 ((
__GPIOx__
è=ð(
GPIOH
))? 7U :\

1304 ((
__GPIOx__
è=ð(
GPIOI
))? 8U :\

1305 ((
__GPIOx__
è=ð(
GPIOJ
))? 9U : 10U)

1308 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

1309 
	#GPIO_GET_INDEX
(
__GPIOx__
è(
ušt8_t
)(((__GPIOx__è=ð(
GPIOA
))? 0U :\

	)

1310 ((
__GPIOx__
è=ð(
GPIOB
))? 1U :\

1311 ((
__GPIOx__
è=ð(
GPIOC
))? 2U : 7U)

1314 #ià
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
)

1315 
	#GPIO_GET_INDEX
(
__GPIOx__
è(
ušt8_t
)(((__GPIOx__è=ð(
GPIOA
))? 0U :\

	)

1316 ((
__GPIOx__
è=ð(
GPIOB
))? 1U :\

1317 ((
__GPIOx__
è=ð(
GPIOC
))? 2U :\

1318 ((
__GPIOx__
è=ð(
GPIOD
))? 3U :\

1319 ((
__GPIOx__
è=ð(
GPIOE
))? 4U : 7U)

1322 #ià
defšed
(
STM32F446xx
è|| defšed(
STM32F412Zx
è||defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

1323 
	#GPIO_GET_INDEX
(
__GPIOx__
è(
ušt8_t
)(((__GPIOx__è=ð(
GPIOA
))? 0U :\

	)

1324 ((
__GPIOx__
è=ð(
GPIOB
))? 1U :\

1325 ((
__GPIOx__
è=ð(
GPIOC
))? 2U :\

1326 ((
__GPIOx__
è=ð(
GPIOD
))? 3U :\

1327 ((
__GPIOx__
è=ð(
GPIOE
))? 4U :\

1328 ((
__GPIOx__
è=ð(
GPIOF
))? 5U :\

1329 ((
__GPIOx__
è=ð(
GPIOG
))? 6U : 7U)

1340 #ià
defšed
(
STM32F429xx
è|| defšed(
STM32F439xx
)

1341 
	#IS_GPIO_AF
(
AF
è(((AFè=ð
GPIO_AF0_RTC_50Hz
è|| ((AFè=ð
GPIO_AF9_TIM14
è|| \

	)

1342 ((
AF
è=ð
GPIO_AF0_MCO
è|| ((AFè=ð
GPIO_AF0_TAMPER
) || \

1343 ((
AF
è=ð
GPIO_AF0_SWJ
è|| ((AFè=ð
GPIO_AF0_TRACE
) || \

1344 ((
AF
è=ð
GPIO_AF1_TIM1
è|| ((AFè=ð
GPIO_AF1_TIM2
) || \

1345 ((
AF
è=ð
GPIO_AF2_TIM3
è|| ((AFè=ð
GPIO_AF2_TIM4
) || \

1346 ((
AF
è=ð
GPIO_AF2_TIM5
è|| ((AFè=ð
GPIO_AF3_TIM8
) || \

1347 ((
AF
è=ð
GPIO_AF4_I2C1
è|| ((AFè=ð
GPIO_AF4_I2C2
) || \

1348 ((
AF
è=ð
GPIO_AF4_I2C3
è|| ((AFè=ð
GPIO_AF5_SPI1
) || \

1349 ((
AF
è=ð
GPIO_AF5_SPI2
è|| ((AFè=ð
GPIO_AF9_TIM13
) || \

1350 ((
AF
è=ð
GPIO_AF6_SPI3
è|| ((AFè=ð
GPIO_AF9_TIM12
) || \

1351 ((
AF
è=ð
GPIO_AF7_USART1
è|| ((AFè=ð
GPIO_AF7_USART2
) || \

1352 ((
AF
è=ð
GPIO_AF7_USART3
è|| ((AFè=ð
GPIO_AF8_UART4
) || \

1353 ((
AF
è=ð
GPIO_AF8_UART5
è|| ((AFè=ð
GPIO_AF8_USART6
) || \

1354 ((
AF
è=ð
GPIO_AF9_CAN1
è|| ((AFè=ð
GPIO_AF9_CAN2
) || \

1355 ((
AF
è=ð
GPIO_AF10_OTG_FS
è|| ((AFè=ð
GPIO_AF10_OTG_HS
) || \

1356 ((
AF
è=ð
GPIO_AF11_ETH
è|| ((AFè=ð
GPIO_AF12_OTG_HS_FS
) || \

1357 ((
AF
è=ð
GPIO_AF12_SDIO
è|| ((AFè=ð
GPIO_AF13_DCMI
) || \

1358 ((
AF
è=ð
GPIO_AF15_EVENTOUT
è|| ((AFè=ð
GPIO_AF5_SPI4
) || \

1359 ((
AF
è=ð
GPIO_AF5_SPI5
è|| ((AFè=ð
GPIO_AF5_SPI6
) || \

1360 ((
AF
è=ð
GPIO_AF8_UART7
è|| ((AFè=ð
GPIO_AF8_UART8
) || \

1361 ((
AF
è=ð
GPIO_AF12_FMC
è|| ((AFè=ð
GPIO_AF6_SAI1
) || \

1362 ((
AF
è=ð
GPIO_AF14_LTDC
))

1368 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
)

1369 
	#IS_GPIO_AF
(
AF
è(((AFè=ð
GPIO_AF0_RTC_50Hz
è|| ((AFè=ð
GPIO_AF9_TIM14
è|| \

	)

1370 ((
AF
è=ð
GPIO_AF0_MCO
è|| ((AFè=ð
GPIO_AF0_TAMPER
) || \

1371 ((
AF
è=ð
GPIO_AF0_SWJ
è|| ((AFè=ð
GPIO_AF0_TRACE
) || \

1372 ((
AF
è=ð
GPIO_AF1_TIM1
è|| ((AFè=ð
GPIO_AF1_TIM2
) || \

1373 ((
AF
è=ð
GPIO_AF2_TIM3
è|| ((AFè=ð
GPIO_AF2_TIM4
) || \

1374 ((
AF
è=ð
GPIO_AF2_TIM5
è|| ((AFè=ð
GPIO_AF3_TIM8
) || \

1375 ((
AF
è=ð
GPIO_AF4_I2C1
è|| ((AFè=ð
GPIO_AF4_I2C2
) || \

1376 ((
AF
è=ð
GPIO_AF4_I2C3
è|| ((AFè=ð
GPIO_AF5_SPI1
) || \

1377 ((
AF
è=ð
GPIO_AF5_SPI2
è|| ((AFè=ð
GPIO_AF9_TIM13
) || \

1378 ((
AF
è=ð
GPIO_AF6_SPI3
è|| ((AFè=ð
GPIO_AF9_TIM12
) || \

1379 ((
AF
è=ð
GPIO_AF7_USART1
è|| ((AFè=ð
GPIO_AF7_USART2
) || \

1380 ((
AF
è=ð
GPIO_AF7_USART3
è|| ((AFè=ð
GPIO_AF8_UART4
) || \

1381 ((
AF
è=ð
GPIO_AF8_UART5
è|| ((AFè=ð
GPIO_AF8_USART6
) || \

1382 ((
AF
è=ð
GPIO_AF9_CAN1
è|| ((AFè=ð
GPIO_AF9_CAN2
) || \

1383 ((
AF
è=ð
GPIO_AF10_OTG_FS
è|| ((AFè=ð
GPIO_AF10_OTG_HS
) || \

1384 ((
AF
è=ð
GPIO_AF11_ETH
è|| ((AFè=ð
GPIO_AF12_OTG_HS_FS
) || \

1385 ((
AF
è=ð
GPIO_AF12_SDIO
è|| ((AFè=ð
GPIO_AF13_DCMI
) || \

1386 ((
AF
è=ð
GPIO_AF15_EVENTOUT
è|| ((AFè=ð
GPIO_AF5_SPI4
) || \

1387 ((
AF
è=ð
GPIO_AF5_SPI5
è|| ((AFè=ð
GPIO_AF5_SPI6
) || \

1388 ((
AF
è=ð
GPIO_AF8_UART7
è|| ((AFè=ð
GPIO_AF8_UART8
) || \

1389 ((
AF
è=ð
GPIO_AF12_FMC
è|| ((AFè=ð
GPIO_AF6_SAI1
))

1395 #ià
defšed
(
STM32F407xx
è|| defšed(
STM32F417xx
)

1396 
	#IS_GPIO_AF
(
AF
è(((AFè=ð
GPIO_AF0_RTC_50Hz
è|| ((AFè=ð
GPIO_AF9_TIM14
è|| \

	)

1397 ((
AF
è=ð
GPIO_AF0_MCO
è|| ((AFè=ð
GPIO_AF0_TAMPER
) || \

1398 ((
AF
è=ð
GPIO_AF0_SWJ
è|| ((AFè=ð
GPIO_AF0_TRACE
) || \

1399 ((
AF
è=ð
GPIO_AF1_TIM1
è|| ((AFè=ð
GPIO_AF1_TIM2
) || \

1400 ((
AF
è=ð
GPIO_AF2_TIM3
è|| ((AFè=ð
GPIO_AF2_TIM4
) || \

1401 ((
AF
è=ð
GPIO_AF2_TIM5
è|| ((AFè=ð
GPIO_AF3_TIM8
) || \

1402 ((
AF
è=ð
GPIO_AF4_I2C1
è|| ((AFè=ð
GPIO_AF4_I2C2
) || \

1403 ((
AF
è=ð
GPIO_AF4_I2C3
è|| ((AFè=ð
GPIO_AF5_SPI1
) || \

1404 ((
AF
è=ð
GPIO_AF5_SPI2
è|| ((AFè=ð
GPIO_AF9_TIM13
) || \

1405 ((
AF
è=ð
GPIO_AF6_SPI3
è|| ((AFè=ð
GPIO_AF9_TIM12
) || \

1406 ((
AF
è=ð
GPIO_AF7_USART1
è|| ((AFè=ð
GPIO_AF7_USART2
) || \

1407 ((
AF
è=ð
GPIO_AF7_USART3
è|| ((AFè=ð
GPIO_AF8_UART4
) || \

1408 ((
AF
è=ð
GPIO_AF8_UART5
è|| ((AFè=ð
GPIO_AF8_USART6
) || \

1409 ((
AF
è=ð
GPIO_AF9_CAN1
è|| ((AFè=ð
GPIO_AF9_CAN2
) || \

1410 ((
AF
è=ð
GPIO_AF10_OTG_FS
è|| ((AFè=ð
GPIO_AF10_OTG_HS
) || \

1411 ((
AF
è=ð
GPIO_AF11_ETH
è|| ((AFè=ð
GPIO_AF12_OTG_HS_FS
) || \

1412 ((
AF
è=ð
GPIO_AF12_SDIO
è|| ((AFè=ð
GPIO_AF13_DCMI
) || \

1413 ((
AF
è=ð
GPIO_AF12_FSMC
è|| ((AFè=ð
GPIO_AF15_EVENTOUT
))

1419 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
)

1420 
	#IS_GPIO_AF
(
AF
è(((AFè=ð
GPIO_AF0_RTC_50Hz
è|| ((AFè=ð
GPIO_AF9_TIM14
è|| \

	)

1421 ((
AF
è=ð
GPIO_AF0_MCO
è|| ((AFè=ð
GPIO_AF0_TAMPER
) || \

1422 ((
AF
è=ð
GPIO_AF0_SWJ
è|| ((AFè=ð
GPIO_AF0_TRACE
) || \

1423 ((
AF
è=ð
GPIO_AF1_TIM1
è|| ((AFè=ð
GPIO_AF1_TIM2
) || \

1424 ((
AF
è=ð
GPIO_AF2_TIM3
è|| ((AFè=ð
GPIO_AF2_TIM4
) || \

1425 ((
AF
è=ð
GPIO_AF2_TIM5
è|| ((AFè=ð
GPIO_AF3_TIM8
) || \

1426 ((
AF
è=ð
GPIO_AF4_I2C1
è|| ((AFè=ð
GPIO_AF4_I2C2
) || \

1427 ((
AF
è=ð
GPIO_AF4_I2C3
è|| ((AFè=ð
GPIO_AF5_SPI1
) || \

1428 ((
AF
è=ð
GPIO_AF5_SPI2
è|| ((AFè=ð
GPIO_AF9_TIM13
) || \

1429 ((
AF
è=ð
GPIO_AF6_SPI3
è|| ((AFè=ð
GPIO_AF9_TIM12
) || \

1430 ((
AF
è=ð
GPIO_AF7_USART1
è|| ((AFè=ð
GPIO_AF7_USART2
) || \

1431 ((
AF
è=ð
GPIO_AF7_USART3
è|| ((AFè=ð
GPIO_AF8_UART4
) || \

1432 ((
AF
è=ð
GPIO_AF8_UART5
è|| ((AFè=ð
GPIO_AF8_USART6
) || \

1433 ((
AF
è=ð
GPIO_AF9_CAN1
è|| ((AFè=ð
GPIO_AF9_CAN2
) || \

1434 ((
AF
è=ð
GPIO_AF10_OTG_FS
è|| ((AFè=ð
GPIO_AF10_OTG_HS
) || \

1435 ((
AF
è=ð
GPIO_AF12_OTG_HS_FS
è|| ((AFè=ð
GPIO_AF12_SDIO
) || \

1436 ((
AF
è=ð
GPIO_AF12_FSMC
è|| ((AFè=ð
GPIO_AF15_EVENTOUT
))

1443 #ià
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
)

1444 
	#IS_GPIO_AF
(
AF
è(((AFè=ð
GPIO_AF0_RTC_50Hz
è|| ((AFè=ð
GPIO_AF9_TIM14
è|| \

	)

1445 ((
AF
è=ð
GPIO_AF0_MCO
è|| ((AFè=ð
GPIO_AF0_TAMPER
) || \

1446 ((
AF
è=ð
GPIO_AF0_SWJ
è|| ((AFè=ð
GPIO_AF0_TRACE
) || \

1447 ((
AF
è=ð
GPIO_AF1_TIM1
è|| ((AFè=ð
GPIO_AF1_TIM2
) || \

1448 ((
AF
è=ð
GPIO_AF2_TIM3
è|| ((AFè=ð
GPIO_AF2_TIM4
) || \

1449 ((
AF
è=ð
GPIO_AF2_TIM5
è|| ((AFè=ð
GPIO_AF4_I2C1
) || \

1450 ((
AF
è=ð
GPIO_AF4_I2C2
è|| ((AFè=ð
GPIO_AF4_I2C3
) || \

1451 ((
AF
è=ð
GPIO_AF5_SPI1
è|| ((AFè=ð
GPIO_AF5_SPI2
) || \

1452 ((
AF
è=ð
GPIO_AF6_SPI3
è|| ((AFè=ð
GPIO_AF5_SPI4
) || \

1453 ((
AF
è=ð
GPIO_AF7_USART1
è|| ((AFè=ð
GPIO_AF7_USART2
) || \

1454 ((
AF
è=ð
GPIO_AF8_USART6
è|| ((AFè=ð
GPIO_AF10_OTG_FS
) || \

1455 ((
AF
è=ð
GPIO_AF9_I2C2
è|| ((AFè=ð
GPIO_AF9_I2C3
) || \

1456 ((
AF
è=ð
GPIO_AF12_SDIO
è|| ((AFè=ð
GPIO_AF15_EVENTOUT
))

1461 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

1462 
	#IS_GPIO_AF
(
AF
è(((AFè< 10Uè|| ((AFè=ð15U))

	)

1466 #ià
defšed
(
STM32F411xE
)

1467 
	#IS_GPIO_AF
(
AF
è(((AFè=ð
GPIO_AF0_RTC_50Hz
è|| ((AFè=ð
GPIO_AF9_TIM14
è|| \

	)

1468 ((
AF
è=ð
GPIO_AF0_MCO
è|| ((AFè=ð
GPIO_AF0_TAMPER
) || \

1469 ((
AF
è=ð
GPIO_AF0_SWJ
è|| ((AFè=ð
GPIO_AF0_TRACE
) || \

1470 ((
AF
è=ð
GPIO_AF1_TIM1
è|| ((AFè=ð
GPIO_AF1_TIM2
) || \

1471 ((
AF
è=ð
GPIO_AF2_TIM3
è|| ((AFè=ð
GPIO_AF2_TIM4
) || \

1472 ((
AF
è=ð
GPIO_AF2_TIM5
è|| ((AFè=ð
GPIO_AF4_I2C1
) || \

1473 ((
AF
è=ð
GPIO_AF4_I2C2
è|| ((AFè=ð
GPIO_AF4_I2C3
) || \

1474 ((
AF
è=ð
GPIO_AF5_SPI1
è|| ((AFè=ð
GPIO_AF5_SPI2
) || \

1475 ((
AF
è=ð
GPIO_AF5_SPI3
è|| ((AFè=ð
GPIO_AF6_SPI4
) || \

1476 ((
AF
è=ð
GPIO_AF6_SPI3
è|| ((AFè=ð
GPIO_AF5_SPI4
) || \

1477 ((
AF
è=ð
GPIO_AF6_SPI5
è|| ((AFè=ð
GPIO_AF7_SPI3
) || \

1478 ((
AF
è=ð
GPIO_AF7_USART1
è|| ((AFè=ð
GPIO_AF7_USART2
) || \

1479 ((
AF
è=ð
GPIO_AF8_USART6
è|| ((AFè=ð
GPIO_AF10_OTG_FS
) || \

1480 ((
AF
è=ð
GPIO_AF9_I2C2
è|| ((AFè=ð
GPIO_AF9_I2C3
) || \

1481 ((
AF
è=ð
GPIO_AF12_SDIO
è|| ((AFè=ð
GPIO_AF15_EVENTOUT
))

1487 #ià
defšed
(
STM32F446xx
)

1488 
	#IS_GPIO_AF
(
AF
è(((AFè=ð
GPIO_AF0_RTC_50Hz
è|| ((AFè=ð
GPIO_AF9_TIM14
è|| \

	)

1489 ((
AF
è=ð
GPIO_AF0_MCO
è|| ((AFè=ð
GPIO_AF0_TAMPER
) || \

1490 ((
AF
è=ð
GPIO_AF0_SWJ
è|| ((AFè=ð
GPIO_AF0_TRACE
) || \

1491 ((
AF
è=ð
GPIO_AF1_TIM1
è|| ((AFè=ð
GPIO_AF1_TIM2
) || \

1492 ((
AF
è=ð
GPIO_AF2_TIM3
è|| ((AFè=ð
GPIO_AF2_TIM4
) || \

1493 ((
AF
è=ð
GPIO_AF2_TIM5
è|| ((AFè=ð
GPIO_AF3_TIM8
) || \

1494 ((
AF
è=ð
GPIO_AF4_I2C1
è|| ((AFè=ð
GPIO_AF4_I2C2
) || \

1495 ((
AF
è=ð
GPIO_AF4_I2C3
è|| ((AFè=ð
GPIO_AF5_SPI1
) || \

1496 ((
AF
è=ð
GPIO_AF5_SPI2
è|| ((AFè=ð
GPIO_AF9_TIM13
) || \

1497 ((
AF
è=ð
GPIO_AF6_SPI3
è|| ((AFè=ð
GPIO_AF9_TIM12
) || \

1498 ((
AF
è=ð
GPIO_AF7_USART1
è|| ((AFè=ð
GPIO_AF7_USART2
) || \

1499 ((
AF
è=ð
GPIO_AF7_USART3
è|| ((AFè=ð
GPIO_AF8_UART4
) || \

1500 ((
AF
è=ð
GPIO_AF8_UART5
è|| ((AFè=ð
GPIO_AF8_USART6
) || \

1501 ((
AF
è=ð
GPIO_AF9_CAN1
è|| ((AFè=ð
GPIO_AF9_CAN2
) || \

1502 ((
AF
è=ð
GPIO_AF10_OTG_FS
è|| ((AFè=ð
GPIO_AF10_OTG_HS
) || \

1503 ((
AF
è=ð
GPIO_AF11_ETH
è|| ((AFè=ð
GPIO_AF12_OTG_HS_FS
) || \

1504 ((
AF
è=ð
GPIO_AF12_SDIO
è|| ((AFè=ð
GPIO_AF13_DCMI
) || \

1505 ((
AF
è=ð
GPIO_AF15_EVENTOUT
è|| ((AFè=ð
GPIO_AF5_SPI4
) || \

1506 ((
AF
è=ð
GPIO_AF12_FMC
è|| ((AFè=ð
GPIO_AF6_SAI1
) || \

1507 ((
AF
è=ð
GPIO_AF3_CEC
è|| ((AFè=ð
GPIO_AF4_CEC
) || \

1508 ((
AF
è=ð
GPIO_AF5_SPI3
è|| ((AFè=ð
GPIO_AF6_SPI2
) || \

1509 ((
AF
è=ð
GPIO_AF6_SPI4
è|| ((AFè=ð
GPIO_AF7_UART5
) || \

1510 ((
AF
è=ð
GPIO_AF7_SPI2
è|| ((AFè=ð
GPIO_AF7_SPI3
) || \

1511 ((
AF
è=ð
GPIO_AF7_SPDIFRX
è|| ((AFè=ð
GPIO_AF8_SPDIFRX
) || \

1512 ((
AF
è=ð
GPIO_AF8_SAI2
è|| ((AFè=ð
GPIO_AF9_QSPI
) || \

1513 ((
AF
è=ð
GPIO_AF10_SAI2
è|| ((AFè=ð
GPIO_AF10_QSPI
))

1519 #ià
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

1520 
	#IS_GPIO_AF
(
AF
è(((AFè=ð
GPIO_AF0_RTC_50Hz
è|| ((AFè=ð
GPIO_AF9_TIM14
è|| \

	)

1521 ((
AF
è=ð
GPIO_AF0_MCO
è|| ((AFè=ð
GPIO_AF0_TAMPER
) || \

1522 ((
AF
è=ð
GPIO_AF0_SWJ
è|| ((AFè=ð
GPIO_AF0_TRACE
) || \

1523 ((
AF
è=ð
GPIO_AF1_TIM1
è|| ((AFè=ð
GPIO_AF1_TIM2
) || \

1524 ((
AF
è=ð
GPIO_AF2_TIM3
è|| ((AFè=ð
GPIO_AF2_TIM4
) || \

1525 ((
AF
è=ð
GPIO_AF2_TIM5
è|| ((AFè=ð
GPIO_AF3_TIM8
) || \

1526 ((
AF
è=ð
GPIO_AF4_I2C1
è|| ((AFè=ð
GPIO_AF4_I2C2
) || \

1527 ((
AF
è=ð
GPIO_AF4_I2C3
è|| ((AFè=ð
GPIO_AF5_SPI1
) || \

1528 ((
AF
è=ð
GPIO_AF5_SPI2
è|| ((AFè=ð
GPIO_AF9_TIM13
) || \

1529 ((
AF
è=ð
GPIO_AF6_SPI3
è|| ((AFè=ð
GPIO_AF9_TIM12
) || \

1530 ((
AF
è=ð
GPIO_AF7_USART1
è|| ((AFè=ð
GPIO_AF7_USART2
) || \

1531 ((
AF
è=ð
GPIO_AF7_USART3
è|| ((AFè=ð
GPIO_AF8_UART4
) || \

1532 ((
AF
è=ð
GPIO_AF8_UART5
è|| ((AFè=ð
GPIO_AF8_USART6
) || \

1533 ((
AF
è=ð
GPIO_AF9_CAN1
è|| ((AFè=ð
GPIO_AF9_CAN2
) || \

1534 ((
AF
è=ð
GPIO_AF10_OTG_FS
è|| ((AFè=ð
GPIO_AF10_OTG_HS
) || \

1535 ((
AF
è=ð
GPIO_AF11_ETH
è|| ((AFè=ð
GPIO_AF12_OTG_HS_FS
) || \

1536 ((
AF
è=ð
GPIO_AF12_SDIO
è|| ((AFè=ð
GPIO_AF13_DCMI
) || \

1537 ((
AF
è=ð
GPIO_AF15_EVENTOUT
è|| ((AFè=ð
GPIO_AF5_SPI4
) || \

1538 ((
AF
è=ð
GPIO_AF5_SPI5
è|| ((AFè=ð
GPIO_AF5_SPI6
) || \

1539 ((
AF
è=ð
GPIO_AF8_UART7
è|| ((AFè=ð
GPIO_AF8_UART8
) || \

1540 ((
AF
è=ð
GPIO_AF12_FMC
è|| ((AFè=ð
GPIO_AF6_SAI1
) || \

1541 ((
AF
è=ð
GPIO_AF14_LTDC
è|| ((AFè=ð
GPIO_AF13_DSI
) || \

1542 ((
AF
è=ð
GPIO_AF9_QSPI
è|| ((AFè=ð
GPIO_AF10_QSPI
))

1548 #ià
defšed
(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
)

1549 
	#IS_GPIO_AF
(
AF
è(((AFè< 16Uè&& ((AFè!ð11Uè&& ((AFè!ð14Uè&& ((AFè!ð13U))

	)

1554 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

1555 
	#IS_GPIO_AF
(
AF
è(((AFè< 16Uè&& ((AFè!ð13U))

	)

1584 #ifdeà
__ýlu¥lus


	@Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h

37 #iâdeà
__STM32F4xx_HAL_I2C_H


38 
	#__STM32F4xx_HAL_I2C_H


	)

40 #ifdeà
__ýlu¥lus


45 
	~"¡m32f4xx_h®_def.h
"

65 
ušt32_t
 
ClockS³ed
;

68 
ušt32_t
 
DutyCyþe
;

71 
ušt32_t
 
OwnAdd»ss1
;

74 
ušt32_t
 
Add»ssšgMode
;

77 
ušt32_t
 
Du®Add»ssMode
;

80 
ušt32_t
 
OwnAdd»ss2
;

83 
ušt32_t
 
G’”®C®lMode
;

86 
ušt32_t
 
NoSŒ‘chMode
;

89 }
	tI2C_In™Ty³Def
;

119 
HAL_I2C_STATE_RESET
 = 0x00U,

120 
HAL_I2C_STATE_READY
 = 0x20U,

121 
HAL_I2C_STATE_BUSY
 = 0x24U,

122 
HAL_I2C_STATE_BUSY_TX
 = 0x21U,

123 
HAL_I2C_STATE_BUSY_RX
 = 0x22U,

124 
HAL_I2C_STATE_LISTEN
 = 0x28U,

125 
HAL_I2C_STATE_BUSY_TX_LISTEN
 = 0x29U,

127 
HAL_I2C_STATE_BUSY_RX_LISTEN
 = 0x2AU,

129 
HAL_I2C_STATE_ABORT
 = 0x60U,

130 
HAL_I2C_STATE_TIMEOUT
 = 0xA0U,

131 
HAL_I2C_STATE_ERROR
 = 0xE0U

133 }
	tHAL_I2C_S‹Ty³Def
;

154 
HAL_I2C_MODE_NONE
 = 0x00U,

155 
HAL_I2C_MODE_MASTER
 = 0x10U,

156 
HAL_I2C_MODE_SLAVE
 = 0x20U,

157 
HAL_I2C_MODE_MEM
 = 0x40U

159 }
	tHAL_I2C_ModeTy³Def
;

166 
I2C_Ty³Def
 *
In¡ªû
;

168 
I2C_In™Ty³Def
 
In™
;

170 
ušt8_t
 *
pBuffPŒ
;

172 
ušt16_t
 
XãrSize
;

174 
__IO
 
ušt16_t
 
XãrCouÁ
;

176 
__IO
 
ušt32_t
 
XãrO±iÚs
;

178 
__IO
 
ušt32_t
 
P»viousS‹
;

181 
DMA_HªdËTy³Def
 *
hdm©x
;

183 
DMA_HªdËTy³Def
 *
hdm¬x
;

185 
HAL_LockTy³Def
 
Lock
;

187 
__IO
 
HAL_I2C_S‹Ty³Def
 
S‹
;

189 
__IO
 
HAL_I2C_ModeTy³Def
 
Mode
;

191 
__IO
 
ušt32_t
 
E¼ÜCode
;

193 
__IO
 
ušt32_t
 
Devadd»ss
;

195 
__IO
 
ušt32_t
 
Memadd»ss
;

197 
__IO
 
ušt32_t
 
MemaddSize
;

199 
__IO
 
ušt32_t
 
Ev’tCouÁ
;

201 }
	tI2C_HªdËTy³Def
;

216 
	#HAL_I2C_ERROR_NONE
 0x00000000U

	)

217 
	#HAL_I2C_ERROR_BERR
 0x00000001U

	)

218 
	#HAL_I2C_ERROR_ARLO
 0x00000002U

	)

219 
	#HAL_I2C_ERROR_AF
 0x00000004U

	)

220 
	#HAL_I2C_ERROR_OVR
 0x00000008U

	)

221 
	#HAL_I2C_ERROR_DMA
 0x00000010U

	)

222 
	#HAL_I2C_ERROR_TIMEOUT
 0x00000020U

	)

230 
	#I2C_DUTYCYCLE_2
 0x00000000U

	)

231 
	#I2C_DUTYCYCLE_16_9
 
I2C_CCR_DUTY


	)

239 
	#I2C_ADDRESSINGMODE_7BIT
 0x00004000U

	)

240 
	#I2C_ADDRESSINGMODE_10BIT
 (
I2C_OAR1_ADDMODE
 | 0x00004000U)

	)

248 
	#I2C_DUALADDRESS_DISABLE
 0x00000000U

	)

249 
	#I2C_DUALADDRESS_ENABLE
 
I2C_OAR2_ENDUAL


	)

257 
	#I2C_GENERALCALL_DISABLE
 0x00000000U

	)

258 
	#I2C_GENERALCALL_ENABLE
 
I2C_CR1_ENGC


	)

266 
	#I2C_NOSTRETCH_DISABLE
 0x00000000U

	)

267 
	#I2C_NOSTRETCH_ENABLE
 
I2C_CR1_NOSTRETCH


	)

275 
	#I2C_MEMADD_SIZE_8BIT
 0x00000001U

	)

276 
	#I2C_MEMADD_SIZE_16BIT
 0x00000010U

	)

284 
	#I2C_DIRECTION_RECEIVE
 0x00000000U

	)

285 
	#I2C_DIRECTION_TRANSMIT
 0x00000001U

	)

293 
	#I2C_FIRST_FRAME
 0x00000001U

	)

294 
	#I2C_NEXT_FRAME
 0x00000002U

	)

295 
	#I2C_FIRST_AND_LAST_FRAME
 0x00000004U

	)

296 
	#I2C_LAST_FRAME
 0x00000008U

	)

304 
	#I2C_IT_BUF
 
I2C_CR2_ITBUFEN


	)

305 
	#I2C_IT_EVT
 
I2C_CR2_ITEVTEN


	)

306 
	#I2C_IT_ERR
 
I2C_CR2_ITERREN


	)

314 
	#I2C_FLAG_SMBALERT
 0x00018000U

	)

315 
	#I2C_FLAG_TIMEOUT
 0x00014000U

	)

316 
	#I2C_FLAG_PECERR
 0x00011000U

	)

317 
	#I2C_FLAG_OVR
 0x00010800U

	)

318 
	#I2C_FLAG_AF
 0x00010400U

	)

319 
	#I2C_FLAG_ARLO
 0x00010200U

	)

320 
	#I2C_FLAG_BERR
 0x00010100U

	)

321 
	#I2C_FLAG_TXE
 0x00010080U

	)

322 
	#I2C_FLAG_RXNE
 0x00010040U

	)

323 
	#I2C_FLAG_STOPF
 0x00010010U

	)

324 
	#I2C_FLAG_ADD10
 0x00010008U

	)

325 
	#I2C_FLAG_BTF
 0x00010004U

	)

326 
	#I2C_FLAG_ADDR
 0x00010002U

	)

327 
	#I2C_FLAG_SB
 0x00010001U

	)

328 
	#I2C_FLAG_DUALF
 0x00100080U

	)

329 
	#I2C_FLAG_SMBHOST
 0x00100040U

	)

330 
	#I2C_FLAG_SMBDEFAULT
 0x00100020U

	)

331 
	#I2C_FLAG_GENCALL
 0x00100010U

	)

332 
	#I2C_FLAG_TRA
 0x00100004U

	)

333 
	#I2C_FLAG_BUSY
 0x00100002U

	)

334 
	#I2C_FLAG_MSL
 0x00100001U

	)

353 
	#__HAL_I2C_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 
HAL_I2C_STATE_RESET
)

	)

365 
	#__HAL_I2C_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
CR2
 |ð(__INTERRUPT__))

	)

366 
	#__HAL_I2C_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
CR2
 &ð(~(__INTERRUPT__)))

	)

378 
	#__HAL_I2C_GET_IT_SOURCE
(
__HANDLE__
, 
__INTERRUPT__
è((((__HANDLE__)->
In¡ªû
->
CR2
 & (__INTERRUPT__)è=ð(__INTERRUPT__)è? 
SET
 : 
RESET
)

	)

409 
	#__HAL_I2C_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è((((
ušt8_t
)((__FLAG__è>> 16U)è=ð0x01U)?((((__HANDLE__)->
In¡ªû
->
SR1
è& ((__FLAG__è& 
I2C_FLAG_MASK
)è=ð((__FLAG__è& I2C_FLAG_MASK)): \

	)

410 ((((
__HANDLE__
)->
In¡ªû
->
SR2
è& ((
__FLAG__
è& 
I2C_FLAG_MASK
)) == ((__FLAG__) & I2C_FLAG_MASK)))

426 
	#__HAL_I2C_CLEAR_FLAG
(
__HANDLE__
, 
__FLAG__
è((__HANDLE__)->
In¡ªû
->
SR1
 = ~((__FLAG__è& 
I2C_FLAG_MASK
))

	)

433 
	#__HAL_I2C_CLEAR_ADDRFLAG
(
__HANDLE__
è\

	)

435 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

436 
tm´eg
 = (
__HANDLE__
)->
In¡ªû
->
SR1
; \

437 
tm´eg
 = (
__HANDLE__
)->
In¡ªû
->
SR2
; \

438 
UNUSED
(
tm´eg
); \

446 
	#__HAL_I2C_CLEAR_STOPFLAG
(
__HANDLE__
è\

	)

448 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

449 
tm´eg
 = (
__HANDLE__
)->
In¡ªû
->
SR1
; \

450 (
__HANDLE__
)->
In¡ªû
->
CR1
 |ð
I2C_CR1_PE
; \

451 
UNUSED
(
tm´eg
); \

459 
	#__HAL_I2C_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR1
 |ð
I2C_CR1_PE
)

	)

466 
	#__HAL_I2C_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR1
 &ð~
I2C_CR1_PE
)

	)

473 
	~"¡m32f4xx_h®_i2c_ex.h
"

484 
HAL_StusTy³Def
 
HAL_I2C_In™
(
I2C_HªdËTy³Def
 *
hi2c
);

485 
HAL_StusTy³Def
 
HAL_I2C_DeIn™
 (
I2C_HªdËTy³Def
 *
hi2c
);

486 
HAL_I2C_M¥In™
(
I2C_HªdËTy³Def
 *
hi2c
);

487 
HAL_I2C_M¥DeIn™
(
I2C_HªdËTy³Def
 *
hi2c
);

497 
HAL_StusTy³Def
 
HAL_I2C_Ma¡”_T¿nsm™
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
, 
ušt32_t
 
Timeout
);

498 
HAL_StusTy³Def
 
HAL_I2C_Ma¡”_Reûive
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
, 
ušt32_t
 
Timeout
);

499 
HAL_StusTy³Def
 
HAL_I2C_SÏve_T¿nsm™
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
);

500 
HAL_StusTy³Def
 
HAL_I2C_SÏve_Reûive
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
);

501 
HAL_StusTy³Def
 
HAL_I2C_Mem_Wr™e
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
, 
ušt32_t
 
Timeout
);

502 
HAL_StusTy³Def
 
HAL_I2C_Mem_R—d
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
, 
ušt32_t
 
Timeout
);

503 
HAL_StusTy³Def
 
HAL_I2C_IsDeviûR—dy
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt32_t
 
TrŸls
, ušt32_ˆ
Timeout
);

506 
HAL_StusTy³Def
 
HAL_I2C_Ma¡”_T¿nsm™_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
);

507 
HAL_StusTy³Def
 
HAL_I2C_Ma¡”_Reûive_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
);

508 
HAL_StusTy³Def
 
HAL_I2C_SÏve_T¿nsm™_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

509 
HAL_StusTy³Def
 
HAL_I2C_SÏve_Reûive_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

510 
HAL_StusTy³Def
 
HAL_I2C_Mem_Wr™e_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
);

511 
HAL_StusTy³Def
 
HAL_I2C_Mem_R—d_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
);

513 
HAL_StusTy³Def
 
HAL_I2C_Ma¡”_Sequ’tŸl_T¿nsm™_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
, 
ušt32_t
 
XãrO±iÚs
);

514 
HAL_StusTy³Def
 
HAL_I2C_Ma¡”_Sequ’tŸl_Reûive_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
, 
ušt32_t
 
XãrO±iÚs
);

515 
HAL_StusTy³Def
 
HAL_I2C_SÏve_Sequ’tŸl_T¿nsm™_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
XãrO±iÚs
);

516 
HAL_StusTy³Def
 
HAL_I2C_SÏve_Sequ’tŸl_Reûive_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
XãrO±iÚs
);

517 
HAL_StusTy³Def
 
HAL_I2C_Ma¡”_AbÜt_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
);

518 
HAL_StusTy³Def
 
HAL_I2C_EÇbËLi¡’_IT
(
I2C_HªdËTy³Def
 *
hi2c
);

519 
HAL_StusTy³Def
 
HAL_I2C_Di§bËLi¡’_IT
(
I2C_HªdËTy³Def
 *
hi2c
);

522 
HAL_StusTy³Def
 
HAL_I2C_Ma¡”_T¿nsm™_DMA
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
);

523 
HAL_StusTy³Def
 
HAL_I2C_Ma¡”_Reûive_DMA
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
);

524 
HAL_StusTy³Def
 
HAL_I2C_SÏve_T¿nsm™_DMA
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

525 
HAL_StusTy³Def
 
HAL_I2C_SÏve_Reûive_DMA
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

526 
HAL_StusTy³Def
 
HAL_I2C_Mem_Wr™e_DMA
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
);

527 
HAL_StusTy³Def
 
HAL_I2C_Mem_R—d_DMA
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
);

530 
HAL_I2C_EV_IRQHªdËr
(
I2C_HªdËTy³Def
 *
hi2c
);

531 
HAL_I2C_ER_IRQHªdËr
(
I2C_HªdËTy³Def
 *
hi2c
);

532 
HAL_I2C_Ma¡”TxC¶tC®lback
(
I2C_HªdËTy³Def
 *
hi2c
);

533 
HAL_I2C_Ma¡”RxC¶tC®lback
(
I2C_HªdËTy³Def
 *
hi2c
);

534 
HAL_I2C_SÏveTxC¶tC®lback
(
I2C_HªdËTy³Def
 *
hi2c
);

535 
HAL_I2C_SÏveRxC¶tC®lback
(
I2C_HªdËTy³Def
 *
hi2c
);

536 
HAL_I2C_AddrC®lback
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 
T¿nsãrDœeùiÚ
, 
ušt16_t
 
AddrM©chCode
);

537 
HAL_I2C_Li¡’C¶tC®lback
(
I2C_HªdËTy³Def
 *
hi2c
);

538 
HAL_I2C_MemTxC¶tC®lback
(
I2C_HªdËTy³Def
 *
hi2c
);

539 
HAL_I2C_MemRxC¶tC®lback
(
I2C_HªdËTy³Def
 *
hi2c
);

540 
HAL_I2C_E¼ÜC®lback
(
I2C_HªdËTy³Def
 *
hi2c
);

541 
HAL_I2C_AbÜtC¶tC®lback
(
I2C_HªdËTy³Def
 *
hi2c
);

550 
HAL_I2C_S‹Ty³Def
 
HAL_I2C_G‘S‹
(
I2C_HªdËTy³Def
 *
hi2c
);

551 
HAL_I2C_ModeTy³Def
 
HAL_I2C_G‘Mode
(
I2C_HªdËTy³Def
 *
hi2c
);

552 
ušt32_t
 
HAL_I2C_G‘E¼Ü
(
I2C_HªdËTy³Def
 *
hi2c
);

567 
	#I2C_FLAG_MASK
 0x0000FFFFU

	)

577 
	#I2C_FREQRANGE
(
__PCLK__
è((__PCLK__)/1000000U)

	)

578 
	#I2C_RISE_TIME
(
__FREQRANGE__
, 
__SPEED__
è(((__SPEED__è<ð100000Uè? ((__FREQRANGE__è+ 1Uè: ((((__FREQRANGE__è* 300Uè/ 1000Uè+ 1U))

	)

579 
	#I2C_SPEED_STANDARD
(
__PCLK__
, 
__SPEED__
è(((((__PCLK__)/((__SPEED__è<< 1U)è& 
I2C_CCR_CCR
è< 4U)? 4U:((__PCLK__è/ ((__SPEED__è<< 1U)))

	)

580 
	#I2C_SPEED_FAST
(
__PCLK__
, 
__SPEED__
, 
__DUTYCYCLE__
è(((__DUTYCYCLE__è=ð
I2C_DUTYCYCLE_2
)? ((__PCLK__è/ ((__SPEED__è* 3U)è: (((__PCLK__è/ ((__SPEED__è* 25U)è| 
I2C_DUTYCYCLE_16_9
))

	)

581 
	#I2C_SPEED
(
__PCLK__
, 
__SPEED__
, 
__DUTYCYCLE__
è(((__SPEED__è<ð100000U)? (
	`I2C_SPEED_STANDARD
((__PCLK__), (__SPEED__))è: \

	)

582 ((
I2C_SPEED_FAST
((
__PCLK__
), (
__SPEED__
), (
__DUTYCYCLE__
)è& 
I2C_CCR_CCR
) == 0U)? 1U : \

583 ((
I2C_SPEED_FAST
((
__PCLK__
), (
__SPEED__
), (
__DUTYCYCLE__
))è| 
I2C_CCR_FS
))

585 
	#I2C_7BIT_ADD_WRITE
(
__ADDRESS__
è((
ušt8_t
)((__ADDRESS__è& (~
I2C_OAR1_ADD0
)))

	)

586 
	#I2C_7BIT_ADD_READ
(
__ADDRESS__
è((
ušt8_t
)((__ADDRESS__è| 
I2C_OAR1_ADD0
))

	)

588 
	#I2C_10BIT_ADDRESS
(
__ADDRESS__
è((
ušt8_t
)((
ušt16_t
)((__ADDRESS__è& (ušt16_t)0x00FF)))

	)

589 
	#I2C_10BIT_HEADER_WRITE
(
__ADDRESS__
è((
ušt8_t
)((
ušt16_t
)((ušt16_t)(((ušt16_t)((__ADDRESS__è& (ušt16_t)0x0300)è>> 7è| (ušt16_t)0x00F0)))

	)

590 
	#I2C_10BIT_HEADER_READ
(
__ADDRESS__
è((
ušt8_t
)((
ušt16_t
)((ušt16_t)(((ušt16_t)((__ADDRESS__è& (ušt16_t)0x0300)è>> 7è| (ušt16_t)(0x00F1))))

	)

592 
	#I2C_MEM_ADD_MSB
(
__ADDRESS__
è((
ušt8_t
)((
ušt16_t
)(((ušt16_t)((__ADDRESS__è& (ušt16_t)0xFF00)è>> 8)))

	)

593 
	#I2C_MEM_ADD_LSB
(
__ADDRESS__
è((
ušt8_t
)((
ušt16_t
)((__ADDRESS__è& (ušt16_t)0x00FF)))

	)

598 
	#IS_I2C_DUTY_CYCLE
(
CYCLE
è(((CYCLEè=ð
I2C_DUTYCYCLE_2
è|| \

	)

599 ((
CYCLE
è=ð
I2C_DUTYCYCLE_16_9
))

600 
	#IS_I2C_ADDRESSING_MODE
(
ADDRESS
è(((ADDRESSè=ð
I2C_ADDRESSINGMODE_7BIT
è|| \

	)

601 ((
ADDRESS
è=ð
I2C_ADDRESSINGMODE_10BIT
))

602 
	#IS_I2C_DUAL_ADDRESS
(
ADDRESS
è(((ADDRESSè=ð
I2C_DUALADDRESS_DISABLE
è|| \

	)

603 ((
ADDRESS
è=ð
I2C_DUALADDRESS_ENABLE
))

604 
	#IS_I2C_GENERAL_CALL
(
CALL
è(((CALLè=ð
I2C_GENERALCALL_DISABLE
è|| \

	)

605 ((
CALL
è=ð
I2C_GENERALCALL_ENABLE
))

606 
	#IS_I2C_NO_STRETCH
(
STRETCH
è(((STRETCHè=ð
I2C_NOSTRETCH_DISABLE
è|| \

	)

607 ((
STRETCH
è=ð
I2C_NOSTRETCH_ENABLE
))

608 
	#IS_I2C_MEMADD_SIZE
(
SIZE
è(((SIZEè=ð
I2C_MEMADD_SIZE_8BIT
è|| \

	)

609 ((
SIZE
è=ð
I2C_MEMADD_SIZE_16BIT
))

610 
	#IS_I2C_CLOCK_SPEED
(
SPEED
è(((SPEEDè> 0Uè&& ((SPEEDè<ð400000U))

	)

611 
	#IS_I2C_OWN_ADDRESS1
(
ADDRESS1
è(((ADDRESS1è& 0xFFFFFC00Uè=ð0U)

	)

612 
	#IS_I2C_OWN_ADDRESS2
(
ADDRESS2
è(((ADDRESS2è& 0xFFFFFF01Uè=ð0U)

	)

613 
	#IS_I2C_TRANSFER_OPTIONS_REQUEST
(
REQUEST
è(((REQUESTè=ð
I2C_FIRST_FRAME
è|| \

	)

614 ((
REQUEST
è=ð
I2C_NEXT_FRAME
) || \

615 ((
REQUEST
è=ð
I2C_FIRST_AND_LAST_FRAME
) || \

616 ((
REQUEST
è=ð
I2C_LAST_FRAME
))

642 #ifdeà
__ýlu¥lus


	@Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c_ex.h

37 #iâdeà
__STM32F4xx_HAL_I2C_EX_H


38 
	#__STM32F4xx_HAL_I2C_EX_H


	)

40 #ifdeà
__ýlu¥lus


44 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

45 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
) ||\

46 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
è|| defšed(
STM32F413xx
è|| 
	$defšed
(
STM32F423xx
)

48 
	~"¡m32f4xx_h®_def.h
"

67 
	#I2C_ANALOGFILTER_ENABLE
 0x00000000U

	)

68 
	#I2C_ANALOGFILTER_DISABLE
 
I2C_FLTR_ANOFF


	)

87 
HAL_StusTy³Def
 
	`HAL_I2CEx_CÚfigAÇlogFž‹r
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
AÇlogFž‹r
);

88 
HAL_StusTy³Def
 
	`HAL_I2CEx_CÚfigDig™®Fž‹r
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
Dig™®Fž‹r
);

111 
	#IS_I2C_ANALOG_FILTER
(
FILTER
è(((FILTERè=ð
I2C_ANALOGFILTER_ENABLE
è|| \

	)

112 ((
FILTER
è=ð
I2C_ANALOGFILTER_DISABLE
))

113 
	#IS_I2C_DIGITAL_FILTER
(
FILTER
è((FILTERè<ð0x0000000FU)

	)

127 
STM32F401xE
 || 
STM32F411xE
 || 
STM32F446xx
 || 
STM32F469xx
 || 
STM32F479xx
 ||\

128 
STM32F413xx
 || 
STM32F423xx
 */

130 #ifdeà
__ýlu¥lus


131 
	}
}

	@Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_pwr.h

37 #iâdeà
__STM32F4xx_HAL_PWR_H


38 
	#__STM32F4xx_HAL_PWR_H


	)

40 #ifdeà
__ýlu¥lus


45 
	~"¡m32f4xx_h®_def.h
"

66 
ušt32_t
 
PVDLev–
;

69 
ušt32_t
 
Mode
;

71 }
	tPWR_PVDTy³Def
;

85 
	#PWR_WAKEUP_PIN1
 0x00000100U

	)

93 
	#PWR_PVDLEVEL_0
 
PWR_CR_PLS_LEV0


	)

94 
	#PWR_PVDLEVEL_1
 
PWR_CR_PLS_LEV1


	)

95 
	#PWR_PVDLEVEL_2
 
PWR_CR_PLS_LEV2


	)

96 
	#PWR_PVDLEVEL_3
 
PWR_CR_PLS_LEV3


	)

97 
	#PWR_PVDLEVEL_4
 
PWR_CR_PLS_LEV4


	)

98 
	#PWR_PVDLEVEL_5
 
PWR_CR_PLS_LEV5


	)

99 
	#PWR_PVDLEVEL_6
 
PWR_CR_PLS_LEV6


	)

100 
	#PWR_PVDLEVEL_7
 
PWR_CR_PLS_LEV7


	)

109 
	#PWR_PVD_MODE_NORMAL
 0x00000000U

	)

110 
	#PWR_PVD_MODE_IT_RISING
 0x00010001U

	)

111 
	#PWR_PVD_MODE_IT_FALLING
 0x00010002U

	)

112 
	#PWR_PVD_MODE_IT_RISING_FALLING
 0x00010003U

	)

113 
	#PWR_PVD_MODE_EVENT_RISING
 0x00020001U

	)

114 
	#PWR_PVD_MODE_EVENT_FALLING
 0x00020002U

	)

115 
	#PWR_PVD_MODE_EVENT_RISING_FALLING
 0x00020003U

	)

124 
	#PWR_MAINREGULATOR_ON
 0x00000000U

	)

125 
	#PWR_LOWPOWERREGULATOR_ON
 
PWR_CR_LPDS


	)

133 
	#PWR_SLEEPENTRY_WFI
 ((
ušt8_t
)0x01)

	)

134 
	#PWR_SLEEPENTRY_WFE
 ((
ušt8_t
)0x02)

	)

142 
	#PWR_STOPENTRY_WFI
 ((
ušt8_t
)0x01)

	)

143 
	#PWR_STOPENTRY_WFE
 ((
ušt8_t
)0x02)

	)

151 
	#PWR_FLAG_WU
 
PWR_CSR_WUF


	)

152 
	#PWR_FLAG_SB
 
PWR_CSR_SBF


	)

153 
	#PWR_FLAG_PVDO
 
PWR_CSR_PVDO


	)

154 
	#PWR_FLAG_BRR
 
PWR_CSR_BRR


	)

155 
	#PWR_FLAG_VOSRDY
 
PWR_CSR_VOSRDY


	)

190 
	#__HAL_PWR_GET_FLAG
(
__FLAG__
è((
PWR
->
CSR
 & (__FLAG__)è=ð(__FLAG__))

	)

198 
	#__HAL_PWR_CLEAR_FLAG
(
__FLAG__
è(
PWR
->
CR
 |ð(__FLAG__è<< 2U)

	)

204 
	#__HAL_PWR_PVD_EXTI_ENABLE_IT
(è(
EXTI
->
IMR
 |ð(
PWR_EXTI_LINE_PVD
))

	)

210 
	#__HAL_PWR_PVD_EXTI_DISABLE_IT
(è(
EXTI
->
IMR
 &ð~(
PWR_EXTI_LINE_PVD
))

	)

216 
	#__HAL_PWR_PVD_EXTI_ENABLE_EVENT
(è(
EXTI
->
EMR
 |ð(
PWR_EXTI_LINE_PVD
))

	)

222 
	#__HAL_PWR_PVD_EXTI_DISABLE_EVENT
(è(
EXTI
->
EMR
 &ð~(
PWR_EXTI_LINE_PVD
))

	)

228 
	#__HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE
(è
	`SET_BIT
(
EXTI
->
RTSR
, 
PWR_EXTI_LINE_PVD
)

	)

234 
	#__HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE
(è
	`CLEAR_BIT
(
EXTI
->
RTSR
, 
PWR_EXTI_LINE_PVD
)

	)

240 
	#__HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE
(è
	`SET_BIT
(
EXTI
->
FTSR
, 
PWR_EXTI_LINE_PVD
)

	)

247 
	#__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE
(è
	`CLEAR_BIT
(
EXTI
->
FTSR
, 
PWR_EXTI_LINE_PVD
)

	)

254 
	#__HAL_PWR_PVD_EXTI_ENABLE_RISING_FALLING_EDGE
(èdo{
	`__HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE
();\

	)

255 
__HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE
();\

263 
	#__HAL_PWR_PVD_EXTI_DISABLE_RISING_FALLING_EDGE
(èdo{
	`__HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE
();\

	)

264 
__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE
();\

271 
	#__HAL_PWR_PVD_EXTI_GET_FLAG
(è(
EXTI
->
PR
 & (
PWR_EXTI_LINE_PVD
))

	)

277 
	#__HAL_PWR_PVD_EXTI_CLEAR_FLAG
(è(
EXTI
->
PR
 = (
PWR_EXTI_LINE_PVD
))

	)

283 
	#__HAL_PWR_PVD_EXTI_GENERATE_SWIT
(è(
EXTI
->
SWIER
 |ð(
PWR_EXTI_LINE_PVD
))

	)

290 
	~"¡m32f4xx_h®_pwr_ex.h
"

301 
HAL_PWR_DeIn™
();

302 
HAL_PWR_EÇbËBkUpAcûss
();

303 
HAL_PWR_Di§bËBkUpAcûss
();

313 
HAL_PWR_CÚfigPVD
(
PWR_PVDTy³Def
 *
sCÚfigPVD
);

314 
HAL_PWR_EÇbËPVD
();

315 
HAL_PWR_Di§bËPVD
();

318 
HAL_PWR_EÇbËWakeUpPš
(
ušt32_t
 
WakeUpPšx
);

319 
HAL_PWR_Di§bËWakeUpPš
(
ušt32_t
 
WakeUpPšx
);

322 
HAL_PWR_EÁ”STOPMode
(
ušt32_t
 
ReguÏtÜ
, 
ušt8_t
 
STOPEÁry
);

323 
HAL_PWR_EÁ”SLEEPMode
(
ušt32_t
 
ReguÏtÜ
, 
ušt8_t
 
SLEEPEÁry
);

324 
HAL_PWR_EÁ”STANDBYMode
();

327 
HAL_PWR_PVD_IRQHªdËr
();

328 
HAL_PWR_PVDC®lback
();

331 
HAL_PWR_EÇbËSË•OnEx™
();

332 
HAL_PWR_Di§bËSË•OnEx™
();

333 
HAL_PWR_EÇbËSEVOnP’d
();

334 
HAL_PWR_Di§bËSEVOnP’d
();

353 
	#PWR_EXTI_LINE_PVD
 ((
ušt32_t
)
EXTI_IMR_MR16
è

	)

362 
	#PWR_OFFSET
 (
PWR_BASE
 - 
PERIPH_BASE
)

	)

363 
	#PWR_CR_OFFSET
 0x00U

	)

364 
	#PWR_CSR_OFFSET
 0x04U

	)

365 
	#PWR_CR_OFFSET_BB
 (
PWR_OFFSET
 + 
PWR_CR_OFFSET
)

	)

366 
	#PWR_CSR_OFFSET_BB
 (
PWR_OFFSET
 + 
PWR_CSR_OFFSET
)

	)

376 
	#DBP_BIT_NUMBER
 
PWR_CR_DBP_Pos


	)

377 
	#CR_DBP_BB
 (
ušt32_t
)(
PERIPH_BB_BASE
 + (
PWR_CR_OFFSET_BB
 * 32Uè+ (
DBP_BIT_NUMBER
 * 4U))

	)

380 
	#PVDE_BIT_NUMBER
 
PWR_CR_PVDE_Pos


	)

381 
	#CR_PVDE_BB
 (
ušt32_t
)(
PERIPH_BB_BASE
 + (
PWR_CR_OFFSET_BB
 * 32Uè+ (
PVDE_BIT_NUMBER
 * 4U))

	)

384 
	#VOS_BIT_NUMBER
 
PWR_CR_VOS_Pos


	)

385 
	#CR_VOS_BB
 (
ušt32_t
)(
PERIPH_BB_BASE
 + (
PWR_CR_OFFSET_BB
 * 32Uè+ (
VOS_BIT_NUMBER
 * 4U))

	)

395 
	#EWUP_BIT_NUMBER
 
PWR_CSR_EWUP_Pos


	)

396 
	#CSR_EWUP_BB
 (
PERIPH_BB_BASE
 + (
PWR_CSR_OFFSET_BB
 * 32Uè+ (
EWUP_BIT_NUMBER
 * 4U))

	)

412 
	#IS_PWR_PVD_LEVEL
(
LEVEL
è(((LEVELè=ð
PWR_PVDLEVEL_0
è|| ((LEVELè=ð
PWR_PVDLEVEL_1
)|| \

	)

413 ((
LEVEL
è=ð
PWR_PVDLEVEL_2
è|| ((LEVELè=ð
PWR_PVDLEVEL_3
)|| \

414 ((
LEVEL
è=ð
PWR_PVDLEVEL_4
è|| ((LEVELè=ð
PWR_PVDLEVEL_5
)|| \

415 ((
LEVEL
è=ð
PWR_PVDLEVEL_6
è|| ((LEVELè=ð
PWR_PVDLEVEL_7
))

416 
	#IS_PWR_PVD_MODE
(
MODE
è(((MODEè=ð
PWR_PVD_MODE_IT_RISING
)|| ((MODEè=ð
PWR_PVD_MODE_IT_FALLING
è|| \

	)

417 ((
MODE
è=ð
PWR_PVD_MODE_IT_RISING_FALLING
è|| ((MODEè=ð
PWR_PVD_MODE_EVENT_RISING
) || \

418 ((
MODE
è=ð
PWR_PVD_MODE_EVENT_FALLING
è|| ((MODEè=ð
PWR_PVD_MODE_EVENT_RISING_FALLING
) || \

419 ((
MODE
è=ð
PWR_PVD_MODE_NORMAL
))

420 
	#IS_PWR_REGULATOR
(
REGULATOR
è(((REGULATORè=ð
PWR_MAINREGULATOR_ON
è|| \

	)

421 ((
REGULATOR
è=ð
PWR_LOWPOWERREGULATOR_ON
))

422 
	#IS_PWR_SLEEP_ENTRY
(
ENTRY
è(((ENTRYè=ð
PWR_SLEEPENTRY_WFI
è|| ((ENTRYè=ð
PWR_SLEEPENTRY_WFE
))

	)

423 
	#IS_PWR_STOP_ENTRY
(
ENTRY
è(((ENTRYè=ð
PWR_STOPENTRY_WFI
è|| ((ENTRYè=ð
PWR_STOPENTRY_WFE
))

	)

440 #ifdeà
__ýlu¥lus


	@Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_pwr_ex.h

37 #iâdeà
__STM32F4xx_HAL_PWR_EX_H


38 
	#__STM32F4xx_HAL_PWR_EX_H


	)

40 #ifdeà
__ýlu¥lus


45 
	~"¡m32f4xx_h®_def.h
"

60 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

61 
defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

66 
	#PWR_MAINREGULATOR_UNDERDRIVE_ON
 
PWR_CR_MRUDS


	)

67 
	#PWR_LOWPOWERREGULATOR_UNDERDRIVE_ON
 ((
ušt32_t
)(
PWR_CR_LPDS
 | 
PWR_CR_LPUDS
))

	)

75 
	#PWR_FLAG_ODRDY
 
PWR_CSR_ODRDY


	)

76 
	#PWR_FLAG_ODSWRDY
 
PWR_CSR_ODSWRDY


	)

77 
	#PWR_FLAG_UDRDY
 
PWR_CSR_UDSWRDY


	)

86 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F417xx
)

87 
	#PWR_REGULATOR_VOLTAGE_SCALE1
 
PWR_CR_VOS


	)

88 
	#PWR_REGULATOR_VOLTAGE_SCALE2
 0x00000000U

	)

90 
	#PWR_REGULATOR_VOLTAGE_SCALE1
 
PWR_CR_VOS


	)

92 
	#PWR_REGULATOR_VOLTAGE_SCALE2
 
PWR_CR_VOS_1


	)

94 
	#PWR_REGULATOR_VOLTAGE_SCALE3
 
PWR_CR_VOS_0


	)

99 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
è|| defšed(
STM32F446xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
) || \

100 
defšed
(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

104 
	#PWR_WAKEUP_PIN2
 0x00000080U

	)

105 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
) || \

106 
defšed
(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

107 
	#PWR_WAKEUP_PIN3
 0x00000040U

	)

109 
STM32F412Rx
 || 
STM32F412Cx
 || 
STM32F413xx
 || 
STM32F423xx
 */

114 
STM32F413xx
 || 
STM32F423xx
 */

125 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F417xx
)

135 
	#__HAL_PWR_VOLTAGESCALING_CONFIG
(
__REGULATOR__
èdØ{ \

	)

136 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

137 
MODIFY_REG
(
PWR
->
CR
, 
PWR_CR_VOS
, (
__REGULATOR__
)); \

139 
tm´eg
 = 
READ_BIT
(
PWR
->
CR
, 
PWR_CR_VOS
); \

140 
UNUSED
(
tm´eg
); \

153 
	#__HAL_PWR_VOLTAGESCALING_CONFIG
(
__REGULATOR__
èdØ{ \

	)

154 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

155 
MODIFY_REG
(
PWR
->
CR
, 
PWR_CR_VOS
, (
__REGULATOR__
)); \

157 
tm´eg
 = 
READ_BIT
(
PWR
->
CR
, 
PWR_CR_VOS
); \

158 
UNUSED
(
tm´eg
); \

162 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

163 
defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

167 
	#__HAL_PWR_OVERDRIVE_ENABLE
(è(*(
__IO
 
ušt32_t
 *è
CR_ODEN_BB
 = 
ENABLE
)

	)

168 
	#__HAL_PWR_OVERDRIVE_DISABLE
(è(*(
__IO
 
ušt32_t
 *è
CR_ODEN_BB
 = 
DISABLE
)

	)

173 
	#__HAL_PWR_OVERDRIVESWITCHING_ENABLE
(è(*(
__IO
 
ušt32_t
 *è
CR_ODSWEN_BB
 = 
ENABLE
)

	)

174 
	#__HAL_PWR_OVERDRIVESWITCHING_DISABLE
(è(*(
__IO
 
ušt32_t
 *è
CR_ODSWEN_BB
 = 
DISABLE
)

	)

186 
	#__HAL_PWR_UNDERDRIVE_ENABLE
(è(
PWR
->
CR
 |ð(
ušt32_t
)
PWR_CR_UDEN
)

	)

187 
	#__HAL_PWR_UNDERDRIVE_DISABLE
(è(
PWR
->
CR
 &ð(
ušt32_t
)(~
PWR_CR_UDEN
))

	)

201 
	#__HAL_PWR_GET_ODRUDR_FLAG
(
__FLAG__
è((
PWR
->
CSR
 & (__FLAG__)è=ð(__FLAG__))

	)

206 
	#__HAL_PWR_CLEAR_ODRUDR_FLAG
(è(
PWR
->
CSR
 |ð
PWR_FLAG_UDRDY
)

	)

221 
HAL_PWREx_EÇbËFÏshPow”Down
();

222 
HAL_PWREx_Di§bËFÏshPow”Down
();

223 
HAL_StusTy³Def
 
HAL_PWREx_EÇbËBkUpReg
();

224 
HAL_StusTy³Def
 
HAL_PWREx_Di§bËBkUpReg
();

225 
ušt32_t
 
HAL_PWREx_G‘VÞgeRªge
();

226 
HAL_StusTy³Def
 
HAL_PWREx_CÚŒÞVÞgeSÿlšg
(
ušt32_t
 
VÞgeSÿlšg
);

228 #ià
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

229 
HAL_PWREx_EÇbËWakeUpPšPÞ¬™yRisšgEdge
();

230 
HAL_PWREx_EÇbËWakeUpPšPÞ¬™yF®lšgEdge
();

233 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
è|| defšed(
STM32F401xC
) ||\

234 
defšed
(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
) ||\

235 
defšed
(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

236 
HAL_PWREx_EÇbËMašReguÏtÜLowVÞge
();

237 
HAL_PWREx_Di§bËMašReguÏtÜLowVÞge
();

238 
HAL_PWREx_EÇbËLowReguÏtÜLowVÞge
();

239 
HAL_PWREx_Di§bËLowReguÏtÜLowVÞge
();

241 
STM32F412Rx
 || 
STM32F412Cx
 || 
STM32F413xx
 || 
STM32F423xx
 */

243 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F446xx
) ||\

244 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

245 
HAL_StusTy³Def
 
HAL_PWREx_EÇbËOv”Drive
();

246 
HAL_StusTy³Def
 
HAL_PWREx_Di§bËOv”Drive
();

247 
HAL_StusTy³Def
 
HAL_PWREx_EÁ”Und”DriveSTOPMode
(
ušt32_t
 
ReguÏtÜ
, 
ušt8_t
 
STOPEÁry
);

270 
	#FPDS_BIT_NUMBER
 
PWR_CR_FPDS_Pos


	)

271 
	#CR_FPDS_BB
 (
ušt32_t
)(
PERIPH_BB_BASE
 + (
PWR_CR_OFFSET_BB
 * 32Uè+ (
FPDS_BIT_NUMBER
 * 4U))

	)

274 
	#ODEN_BIT_NUMBER
 
PWR_CR_ODEN_Pos


	)

275 
	#CR_ODEN_BB
 (
ušt32_t
)(
PERIPH_BB_BASE
 + (
PWR_CR_OFFSET_BB
 * 32Uè+ (
ODEN_BIT_NUMBER
 * 4U))

	)

278 
	#ODSWEN_BIT_NUMBER
 
PWR_CR_ODSWEN_Pos


	)

279 
	#CR_ODSWEN_BB
 (
ušt32_t
)(
PERIPH_BB_BASE
 + (
PWR_CR_OFFSET_BB
 * 32Uè+ (
ODSWEN_BIT_NUMBER
 * 4U))

	)

282 
	#MRLVDS_BIT_NUMBER
 
PWR_CR_MRLVDS_Pos


	)

283 
	#CR_MRLVDS_BB
 (
ušt32_t
)(
PERIPH_BB_BASE
 + (
PWR_CR_OFFSET_BB
 * 32Uè+ (
MRLVDS_BIT_NUMBER
 * 4U))

	)

286 
	#LPLVDS_BIT_NUMBER
 
PWR_CR_LPLVDS_Pos


	)

287 
	#CR_LPLVDS_BB
 (
ušt32_t
)(
PERIPH_BB_BASE
 + (
PWR_CR_OFFSET_BB
 * 32Uè+ (
LPLVDS_BIT_NUMBER
 * 4U))

	)

298 
	#BRE_BIT_NUMBER
 
PWR_CSR_BRE_Pos


	)

299 
	#CSR_BRE_BB
 (
ušt32_t
)(
PERIPH_BB_BASE
 + (
PWR_CSR_OFFSET_BB
 * 32Uè+ (
BRE_BIT_NUMBER
 * 4U))

	)

301 #ià
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

303 
	#WUPP_BIT_NUMBER
 
PWR_CSR_WUPP_Pos


	)

304 
	#CSR_WUPP_BB
 (
PERIPH_BB_BASE
 + (
PWR_CSR_OFFSET_BB
 * 32Uè+ (
WUPP_BIT_NUMBER
 * 4U))

	)

322 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

323 
defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

324 
	#IS_PWR_REGULATOR_UNDERDRIVE
(
REGULATOR
è(((REGULATORè=ð
PWR_MAINREGULATOR_UNDERDRIVE_ON
è|| \

	)

325 ((
REGULATOR
è=ð
PWR_LOWPOWERREGULATOR_UNDERDRIVE_ON
))

328 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F417xx
)

329 
	#IS_PWR_VOLTAGE_SCALING_RANGE
(
VOLTAGE
è(((VOLTAGEè=ð
PWR_REGULATOR_VOLTAGE_SCALE1
è|| \

	)

330 ((
VOLTAGE
è=ð
PWR_REGULATOR_VOLTAGE_SCALE2
))

332 
	#IS_PWR_VOLTAGE_SCALING_RANGE
(
VOLTAGE
è(((VOLTAGEè=ð
PWR_REGULATOR_VOLTAGE_SCALE1
è|| \

	)

333 ((
VOLTAGE
è=ð
PWR_REGULATOR_VOLTAGE_SCALE2
) || \

334 ((
VOLTAGE
è=ð
PWR_REGULATOR_VOLTAGE_SCALE3
))

337 #ià
defšed
(
STM32F446xx
)

338 
	#IS_PWR_WAKEUP_PIN
(
PIN
è(((PINè=ð
PWR_WAKEUP_PIN1
è|| ((PINè=ð
PWR_WAKEUP_PIN2
))

	)

339 #–ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
è|| defšed(
STM32F412Zx
) ||\

340 
defšed
(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
) ||\

341 
defšed
(
STM32F423xx
)

342 
	#IS_PWR_WAKEUP_PIN
(
PIN
è(((PINè=ð
PWR_WAKEUP_PIN1
è|| ((PINè=ð
PWR_WAKEUP_PIN2
è|| \

	)

343 ((
PIN
è=ð
PWR_WAKEUP_PIN3
))

345 
	#IS_PWR_WAKEUP_PIN
(
PIN
è((PINè=ð
PWR_WAKEUP_PIN1
)

	)

363 #ifdeà
__ýlu¥lus


	@Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h

37 #iâdeà
__STM32F4xx_HAL_RCC_H


38 
	#__STM32F4xx_HAL_RCC_H


	)

40 #ifdeà
__ýlu¥lus


45 
	~"¡m32f4xx_h®_def.h
"

49 
	~"¡m32f4xx_h®_rcc_ex.h
"

69 
ušt32_t
 
OscžÏtÜTy³
;

72 
ušt32_t
 
HSES‹
;

75 
ušt32_t
 
LSES‹
;

78 
ušt32_t
 
HSIS‹
;

81 
ušt32_t
 
HSIC®ib¿tiÚV®ue
;

84 
ušt32_t
 
LSIS‹
;

87 
RCC_PLLIn™Ty³Def
 
PLL
;

88 }
	tRCC_OscIn™Ty³Def
;

95 
ušt32_t
 
ClockTy³
;

98 
ušt32_t
 
SYSCLKSourû
;

101 
ušt32_t
 
AHBCLKDivid”
;

104 
ušt32_t
 
APB1CLKDivid”
;

107 
ušt32_t
 
APB2CLKDivid”
;

110 }
	tRCC_ClkIn™Ty³Def
;

124 
	#RCC_OSCILLATORTYPE_NONE
 0x00000000U

	)

125 
	#RCC_OSCILLATORTYPE_HSE
 0x00000001U

	)

126 
	#RCC_OSCILLATORTYPE_HSI
 0x00000002U

	)

127 
	#RCC_OSCILLATORTYPE_LSE
 0x00000004U

	)

128 
	#RCC_OSCILLATORTYPE_LSI
 0x00000008U

	)

136 
	#RCC_HSE_OFF
 0x00000000U

	)

137 
	#RCC_HSE_ON
 
RCC_CR_HSEON


	)

138 
	#RCC_HSE_BYPASS
 ((
ušt32_t
)(
RCC_CR_HSEBYP
 | 
RCC_CR_HSEON
))

	)

146 
	#RCC_LSE_OFF
 0x00000000U

	)

147 
	#RCC_LSE_ON
 
RCC_BDCR_LSEON


	)

148 
	#RCC_LSE_BYPASS
 ((
ušt32_t
)(
RCC_BDCR_LSEBYP
 | 
RCC_BDCR_LSEON
))

	)

156 
	#RCC_HSI_OFF
 ((
ušt8_t
)0x00)

	)

157 
	#RCC_HSI_ON
 ((
ušt8_t
)0x01)

	)

159 
	#RCC_HSICALIBRATION_DEFAULT
 0x10U

	)

167 
	#RCC_LSI_OFF
 ((
ušt8_t
)0x00)

	)

168 
	#RCC_LSI_ON
 ((
ušt8_t
)0x01)

	)

176 
	#RCC_PLL_NONE
 ((
ušt8_t
)0x00)

	)

177 
	#RCC_PLL_OFF
 ((
ušt8_t
)0x01)

	)

178 
	#RCC_PLL_ON
 ((
ušt8_t
)0x02)

	)

186 
	#RCC_PLLP_DIV2
 0x00000002U

	)

187 
	#RCC_PLLP_DIV4
 0x00000004U

	)

188 
	#RCC_PLLP_DIV6
 0x00000006U

	)

189 
	#RCC_PLLP_DIV8
 0x00000008U

	)

197 
	#RCC_PLLSOURCE_HSI
 
RCC_PLLCFGR_PLLSRC_HSI


	)

198 
	#RCC_PLLSOURCE_HSE
 
RCC_PLLCFGR_PLLSRC_HSE


	)

206 
	#RCC_CLOCKTYPE_SYSCLK
 0x00000001U

	)

207 
	#RCC_CLOCKTYPE_HCLK
 0x00000002U

	)

208 
	#RCC_CLOCKTYPE_PCLK1
 0x00000004U

	)

209 
	#RCC_CLOCKTYPE_PCLK2
 0x00000008U

	)

219 
	#RCC_SYSCLKSOURCE_HSI
 
RCC_CFGR_SW_HSI


	)

220 
	#RCC_SYSCLKSOURCE_HSE
 
RCC_CFGR_SW_HSE


	)

221 
	#RCC_SYSCLKSOURCE_PLLCLK
 
RCC_CFGR_SW_PLL


	)

222 
	#RCC_SYSCLKSOURCE_PLLRCLK
 ((
ušt32_t
)(
RCC_CFGR_SW_0
 | 
RCC_CFGR_SW_1
))

	)

232 
	#RCC_SYSCLKSOURCE_STATUS_HSI
 
RCC_CFGR_SWS_HSI


	)

233 
	#RCC_SYSCLKSOURCE_STATUS_HSE
 
RCC_CFGR_SWS_HSE


	)

234 
	#RCC_SYSCLKSOURCE_STATUS_PLLCLK
 
RCC_CFGR_SWS_PLL


	)

235 
	#RCC_SYSCLKSOURCE_STATUS_PLLRCLK
 ((
ušt32_t
)(
RCC_CFGR_SWS_0
 | 
RCC_CFGR_SWS_1
)è

	)

243 
	#RCC_SYSCLK_DIV1
 
RCC_CFGR_HPRE_DIV1


	)

244 
	#RCC_SYSCLK_DIV2
 
RCC_CFGR_HPRE_DIV2


	)

245 
	#RCC_SYSCLK_DIV4
 
RCC_CFGR_HPRE_DIV4


	)

246 
	#RCC_SYSCLK_DIV8
 
RCC_CFGR_HPRE_DIV8


	)

247 
	#RCC_SYSCLK_DIV16
 
RCC_CFGR_HPRE_DIV16


	)

248 
	#RCC_SYSCLK_DIV64
 
RCC_CFGR_HPRE_DIV64


	)

249 
	#RCC_SYSCLK_DIV128
 
RCC_CFGR_HPRE_DIV128


	)

250 
	#RCC_SYSCLK_DIV256
 
RCC_CFGR_HPRE_DIV256


	)

251 
	#RCC_SYSCLK_DIV512
 
RCC_CFGR_HPRE_DIV512


	)

259 
	#RCC_HCLK_DIV1
 
RCC_CFGR_PPRE1_DIV1


	)

260 
	#RCC_HCLK_DIV2
 
RCC_CFGR_PPRE1_DIV2


	)

261 
	#RCC_HCLK_DIV4
 
RCC_CFGR_PPRE1_DIV4


	)

262 
	#RCC_HCLK_DIV8
 
RCC_CFGR_PPRE1_DIV8


	)

263 
	#RCC_HCLK_DIV16
 
RCC_CFGR_PPRE1_DIV16


	)

271 
	#RCC_RTCCLKSOURCE_NO_CLK
 0x00000000U

	)

272 
	#RCC_RTCCLKSOURCE_LSE
 0x00000100U

	)

273 
	#RCC_RTCCLKSOURCE_LSI
 0x00000200U

	)

274 
	#RCC_RTCCLKSOURCE_HSE_DIVX
 0x00000300U

	)

275 
	#RCC_RTCCLKSOURCE_HSE_DIV2
 0x00020300U

	)

276 
	#RCC_RTCCLKSOURCE_HSE_DIV3
 0x00030300U

	)

277 
	#RCC_RTCCLKSOURCE_HSE_DIV4
 0x00040300U

	)

278 
	#RCC_RTCCLKSOURCE_HSE_DIV5
 0x00050300U

	)

279 
	#RCC_RTCCLKSOURCE_HSE_DIV6
 0x00060300U

	)

280 
	#RCC_RTCCLKSOURCE_HSE_DIV7
 0x00070300U

	)

281 
	#RCC_RTCCLKSOURCE_HSE_DIV8
 0x00080300U

	)

282 
	#RCC_RTCCLKSOURCE_HSE_DIV9
 0x00090300U

	)

283 
	#RCC_RTCCLKSOURCE_HSE_DIV10
 0x000A0300U

	)

284 
	#RCC_RTCCLKSOURCE_HSE_DIV11
 0x000B0300U

	)

285 
	#RCC_RTCCLKSOURCE_HSE_DIV12
 0x000C0300U

	)

286 
	#RCC_RTCCLKSOURCE_HSE_DIV13
 0x000D0300U

	)

287 
	#RCC_RTCCLKSOURCE_HSE_DIV14
 0x000E0300U

	)

288 
	#RCC_RTCCLKSOURCE_HSE_DIV15
 0x000F0300U

	)

289 
	#RCC_RTCCLKSOURCE_HSE_DIV16
 0x00100300U

	)

290 
	#RCC_RTCCLKSOURCE_HSE_DIV17
 0x00110300U

	)

291 
	#RCC_RTCCLKSOURCE_HSE_DIV18
 0x00120300U

	)

292 
	#RCC_RTCCLKSOURCE_HSE_DIV19
 0x00130300U

	)

293 
	#RCC_RTCCLKSOURCE_HSE_DIV20
 0x00140300U

	)

294 
	#RCC_RTCCLKSOURCE_HSE_DIV21
 0x00150300U

	)

295 
	#RCC_RTCCLKSOURCE_HSE_DIV22
 0x00160300U

	)

296 
	#RCC_RTCCLKSOURCE_HSE_DIV23
 0x00170300U

	)

297 
	#RCC_RTCCLKSOURCE_HSE_DIV24
 0x00180300U

	)

298 
	#RCC_RTCCLKSOURCE_HSE_DIV25
 0x00190300U

	)

299 
	#RCC_RTCCLKSOURCE_HSE_DIV26
 0x001A0300U

	)

300 
	#RCC_RTCCLKSOURCE_HSE_DIV27
 0x001B0300U

	)

301 
	#RCC_RTCCLKSOURCE_HSE_DIV28
 0x001C0300U

	)

302 
	#RCC_RTCCLKSOURCE_HSE_DIV29
 0x001D0300U

	)

303 
	#RCC_RTCCLKSOURCE_HSE_DIV30
 0x001E0300U

	)

304 
	#RCC_RTCCLKSOURCE_HSE_DIV31
 0x001F0300U

	)

312 
	#RCC_MCO1
 0x00000000U

	)

313 
	#RCC_MCO2
 0x00000001U

	)

321 
	#RCC_MCO1SOURCE_HSI
 0x00000000U

	)

322 
	#RCC_MCO1SOURCE_LSE
 
RCC_CFGR_MCO1_0


	)

323 
	#RCC_MCO1SOURCE_HSE
 
RCC_CFGR_MCO1_1


	)

324 
	#RCC_MCO1SOURCE_PLLCLK
 
RCC_CFGR_MCO1


	)

332 
	#RCC_MCODIV_1
 0x00000000U

	)

333 
	#RCC_MCODIV_2
 
RCC_CFGR_MCO1PRE_2


	)

334 
	#RCC_MCODIV_3
 ((
ušt32_t
)
RCC_CFGR_MCO1PRE_0
 | 
RCC_CFGR_MCO1PRE_2
)

	)

335 
	#RCC_MCODIV_4
 ((
ušt32_t
)
RCC_CFGR_MCO1PRE_1
 | 
RCC_CFGR_MCO1PRE_2
)

	)

336 
	#RCC_MCODIV_5
 
RCC_CFGR_MCO1PRE


	)

344 
	#RCC_IT_LSIRDY
 ((
ušt8_t
)0x01)

	)

345 
	#RCC_IT_LSERDY
 ((
ušt8_t
)0x02)

	)

346 
	#RCC_IT_HSIRDY
 ((
ušt8_t
)0x04)

	)

347 
	#RCC_IT_HSERDY
 ((
ušt8_t
)0x08)

	)

348 
	#RCC_IT_PLLRDY
 ((
ušt8_t
)0x10)

	)

349 
	#RCC_IT_PLLI2SRDY
 ((
ušt8_t
)0x20)

	)

350 
	#RCC_IT_CSS
 ((
ušt8_t
)0x80)

	)

365 
	#RCC_FLAG_HSIRDY
 ((
ušt8_t
)0x21)

	)

366 
	#RCC_FLAG_HSERDY
 ((
ušt8_t
)0x31)

	)

367 
	#RCC_FLAG_PLLRDY
 ((
ušt8_t
)0x39)

	)

368 
	#RCC_FLAG_PLLI2SRDY
 ((
ušt8_t
)0x3B)

	)

371 
	#RCC_FLAG_LSERDY
 ((
ušt8_t
)0x41)

	)

374 
	#RCC_FLAG_LSIRDY
 ((
ušt8_t
)0x61)

	)

375 
	#RCC_FLAG_BORRST
 ((
ušt8_t
)0x79)

	)

376 
	#RCC_FLAG_PINRST
 ((
ušt8_t
)0x7A)

	)

377 
	#RCC_FLAG_PORRST
 ((
ušt8_t
)0x7B)

	)

378 
	#RCC_FLAG_SFTRST
 ((
ušt8_t
)0x7C)

	)

379 
	#RCC_FLAG_IWDGRST
 ((
ušt8_t
)0x7D)

	)

380 
	#RCC_FLAG_WWDGRST
 ((
ušt8_t
)0x7E)

	)

381 
	#RCC_FLAG_LPWRRST
 ((
ušt8_t
)0x7F)

	)

402 
	#__HAL_RCC_GPIOA_CLK_ENABLE
(èdØ{ \

	)

403 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

404 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOAEN
);\

406 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOAEN
);\

407 
UNUSED
(
tm´eg
); \

409 
	#__HAL_RCC_GPIOB_CLK_ENABLE
(èdØ{ \

	)

410 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

411 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOBEN
);\

413 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOBEN
);\

414 
UNUSED
(
tm´eg
); \

416 
	#__HAL_RCC_GPIOC_CLK_ENABLE
(èdØ{ \

	)

417 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

418 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOCEN
);\

420 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOCEN
);\

421 
UNUSED
(
tm´eg
); \

423 
	#__HAL_RCC_GPIOH_CLK_ENABLE
(èdØ{ \

	)

424 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

425 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOHEN
);\

427 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOHEN
);\

428 
UNUSED
(
tm´eg
); \

430 
	#__HAL_RCC_DMA1_CLK_ENABLE
(èdØ{ \

	)

431 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

432 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_DMA1EN
);\

434 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_DMA1EN
);\

435 
UNUSED
(
tm´eg
); \

437 
	#__HAL_RCC_DMA2_CLK_ENABLE
(èdØ{ \

	)

438 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

439 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_DMA2EN
);\

441 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_DMA2EN
);\

442 
UNUSED
(
tm´eg
); \

445 
	#__HAL_RCC_GPIOA_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIOAEN
))

	)

446 
	#__HAL_RCC_GPIOB_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIOBEN
))

	)

447 
	#__HAL_RCC_GPIOC_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIOCEN
))

	)

448 
	#__HAL_RCC_GPIOH_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIOHEN
))

	)

449 
	#__HAL_RCC_DMA1_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_DMA1EN
))

	)

450 
	#__HAL_RCC_DMA2_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_DMA2EN
))

	)

462 
	#__HAL_RCC_GPIOA_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 &(
RCC_AHB1ENR_GPIOAEN
)è!ð
RESET
)

	)

463 
	#__HAL_RCC_GPIOB_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 &(
RCC_AHB1ENR_GPIOBEN
)è!ð
RESET
)

	)

464 
	#__HAL_RCC_GPIOC_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 &(
RCC_AHB1ENR_GPIOCEN
)è!ð
RESET
)

	)

465 
	#__HAL_RCC_GPIOH_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 &(
RCC_AHB1ENR_GPIOHEN
)è!ð
RESET
)

	)

466 
	#__HAL_RCC_DMA1_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 &(
RCC_AHB1ENR_DMA1EN
)è!ð
RESET
)

	)

467 
	#__HAL_RCC_DMA2_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 &(
RCC_AHB1ENR_DMA2EN
)è!ð
RESET
)

	)

469 
	#__HAL_RCC_GPIOA_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 &(
RCC_AHB1ENR_GPIOAEN
)è=ð
RESET
)

	)

470 
	#__HAL_RCC_GPIOB_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 &(
RCC_AHB1ENR_GPIOBEN
)è=ð
RESET
)

	)

471 
	#__HAL_RCC_GPIOC_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 &(
RCC_AHB1ENR_GPIOCEN
)è=ð
RESET
)

	)

472 
	#__HAL_RCC_GPIOH_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 &(
RCC_AHB1ENR_GPIOHEN
)è=ð
RESET
)

	)

473 
	#__HAL_RCC_DMA1_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 &(
RCC_AHB1ENR_DMA1EN
)è=ð
RESET
)

	)

474 
	#__HAL_RCC_DMA2_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 &(
RCC_AHB1ENR_DMA2EN
)è=ð
RESET
)

	)

486 
	#__HAL_RCC_TIM5_CLK_ENABLE
(èdØ{ \

	)

487 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

488 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM5EN
);\

490 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM5EN
);\

491 
UNUSED
(
tm´eg
); \

493 
	#__HAL_RCC_WWDG_CLK_ENABLE
(èdØ{ \

	)

494 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

495 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_WWDGEN
);\

497 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_WWDGEN
);\

498 
UNUSED
(
tm´eg
); \

500 
	#__HAL_RCC_SPI2_CLK_ENABLE
(èdØ{ \

	)

501 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

502 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_SPI2EN
);\

504 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_SPI2EN
);\

505 
UNUSED
(
tm´eg
); \

507 
	#__HAL_RCC_USART2_CLK_ENABLE
(èdØ{ \

	)

508 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

509 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_USART2EN
);\

511 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_USART2EN
);\

512 
UNUSED
(
tm´eg
); \

514 
	#__HAL_RCC_I2C1_CLK_ENABLE
(èdØ{ \

	)

515 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

516 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_I2C1EN
);\

518 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_I2C1EN
);\

519 
UNUSED
(
tm´eg
); \

521 
	#__HAL_RCC_I2C2_CLK_ENABLE
(èdØ{ \

	)

522 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

523 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_I2C2EN
);\

525 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_I2C2EN
);\

526 
UNUSED
(
tm´eg
); \

528 
	#__HAL_RCC_PWR_CLK_ENABLE
(èdØ{ \

	)

529 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

530 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_PWREN
);\

532 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_PWREN
);\

533 
UNUSED
(
tm´eg
); \

536 
	#__HAL_RCC_TIM5_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM5EN
))

	)

537 
	#__HAL_RCC_WWDG_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_WWDGEN
))

	)

538 
	#__HAL_RCC_SPI2_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_SPI2EN
))

	)

539 
	#__HAL_RCC_USART2_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_USART2EN
))

	)

540 
	#__HAL_RCC_I2C1_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_I2C1EN
))

	)

541 
	#__HAL_RCC_I2C2_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_I2C2EN
))

	)

542 
	#__HAL_RCC_PWR_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_PWREN
))

	)

554 
	#__HAL_RCC_TIM5_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM5EN
)è!ð
RESET
)

	)

555 
	#__HAL_RCC_WWDG_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_WWDGEN
)è!ð
RESET
)

	)

556 
	#__HAL_RCC_SPI2_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_SPI2EN
)è!ð
RESET
)

	)

557 
	#__HAL_RCC_USART2_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_USART2EN
)è!ð
RESET
)

	)

558 
	#__HAL_RCC_I2C1_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_I2C1EN
)è!ð
RESET
)

	)

559 
	#__HAL_RCC_I2C2_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_I2C2EN
)è!ð
RESET
)

	)

560 
	#__HAL_RCC_PWR_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_PWREN
)è!ð
RESET
)

	)

562 
	#__HAL_RCC_TIM5_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM5EN
)è=ð
RESET
)

	)

563 
	#__HAL_RCC_WWDG_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_WWDGEN
)è=ð
RESET
)

	)

564 
	#__HAL_RCC_SPI2_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_SPI2EN
)è=ð
RESET
)

	)

565 
	#__HAL_RCC_USART2_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_USART2EN
)è=ð
RESET
)

	)

566 
	#__HAL_RCC_I2C1_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_I2C1EN
)è=ð
RESET
)

	)

567 
	#__HAL_RCC_I2C2_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_I2C2EN
)è=ð
RESET
)

	)

568 
	#__HAL_RCC_PWR_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_PWREN
)è=ð
RESET
)

	)

580 
	#__HAL_RCC_TIM1_CLK_ENABLE
(èdØ{ \

	)

581 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

582 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM1EN
);\

584 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM1EN
);\

585 
UNUSED
(
tm´eg
); \

587 
	#__HAL_RCC_USART1_CLK_ENABLE
(èdØ{ \

	)

588 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

589 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_USART1EN
);\

591 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_USART1EN
);\

592 
UNUSED
(
tm´eg
); \

594 
	#__HAL_RCC_USART6_CLK_ENABLE
(èdØ{ \

	)

595 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

596 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_USART6EN
);\

598 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_USART6EN
);\

599 
UNUSED
(
tm´eg
); \

601 
	#__HAL_RCC_ADC1_CLK_ENABLE
(èdØ{ \

	)

602 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

603 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_ADC1EN
);\

605 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_ADC1EN
);\

606 
UNUSED
(
tm´eg
); \

608 
	#__HAL_RCC_SPI1_CLK_ENABLE
(èdØ{ \

	)

609 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

610 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI1EN
);\

612 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI1EN
);\

613 
UNUSED
(
tm´eg
); \

615 
	#__HAL_RCC_SYSCFG_CLK_ENABLE
(èdØ{ \

	)

616 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

617 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SYSCFGEN
);\

619 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SYSCFGEN
);\

620 
UNUSED
(
tm´eg
); \

622 
	#__HAL_RCC_TIM9_CLK_ENABLE
(èdØ{ \

	)

623 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

624 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM9EN
);\

626 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM9EN
);\

627 
UNUSED
(
tm´eg
); \

629 
	#__HAL_RCC_TIM11_CLK_ENABLE
(èdØ{ \

	)

630 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

631 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM11EN
);\

633 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM11EN
);\

634 
UNUSED
(
tm´eg
); \

637 
	#__HAL_RCC_TIM1_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_TIM1EN
))

	)

638 
	#__HAL_RCC_USART1_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_USART1EN
))

	)

639 
	#__HAL_RCC_USART6_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_USART6EN
))

	)

640 
	#__HAL_RCC_ADC1_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_ADC1EN
))

	)

641 
	#__HAL_RCC_SPI1_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_SPI1EN
))

	)

642 
	#__HAL_RCC_SYSCFG_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_SYSCFGEN
))

	)

643 
	#__HAL_RCC_TIM9_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_TIM9EN
))

	)

644 
	#__HAL_RCC_TIM11_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_TIM11EN
))

	)

656 
	#__HAL_RCC_TIM1_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM1EN
)è!ð
RESET
)

	)

657 
	#__HAL_RCC_USART1_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_USART1EN
)è!ð
RESET
)

	)

658 
	#__HAL_RCC_USART6_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_USART6EN
)è!ð
RESET
)

	)

659 
	#__HAL_RCC_ADC1_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_ADC1EN
)è!ð
RESET
)

	)

660 
	#__HAL_RCC_SPI1_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SPI1EN
)è!ð
RESET
)

	)

661 
	#__HAL_RCC_SYSCFG_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SYSCFGEN
)è!ð
RESET
)

	)

662 
	#__HAL_RCC_TIM9_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM9EN
)è!ð
RESET
)

	)

663 
	#__HAL_RCC_TIM11_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM11EN
)è!ð
RESET
)

	)

665 
	#__HAL_RCC_TIM1_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM1EN
)è=ð
RESET
)

	)

666 
	#__HAL_RCC_USART1_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_USART1EN
)è=ð
RESET
)

	)

667 
	#__HAL_RCC_USART6_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_USART6EN
)è=ð
RESET
)

	)

668 
	#__HAL_RCC_ADC1_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_ADC1EN
)è=ð
RESET
)

	)

669 
	#__HAL_RCC_SPI1_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SPI1EN
)è=ð
RESET
)

	)

670 
	#__HAL_RCC_SYSCFG_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SYSCFGEN
)è=ð
RESET
)

	)

671 
	#__HAL_RCC_TIM9_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM9EN
)è=ð
RESET
)

	)

672 
	#__HAL_RCC_TIM11_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM11EN
)è=ð
RESET
)

	)

681 
	#__HAL_RCC_AHB1_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 = 0xFFFFFFFFU)

	)

682 
	#__HAL_RCC_GPIOA_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIOARST
))

	)

683 
	#__HAL_RCC_GPIOB_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIOBRST
))

	)

684 
	#__HAL_RCC_GPIOC_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIOCRST
))

	)

685 
	#__HAL_RCC_GPIOH_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIOHRST
))

	)

686 
	#__HAL_RCC_DMA1_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_DMA1RST
))

	)

687 
	#__HAL_RCC_DMA2_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_DMA2RST
))

	)

689 
	#__HAL_RCC_AHB1_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 = 0x00U)

	)

690 
	#__HAL_RCC_GPIOA_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIOARST
))

	)

691 
	#__HAL_RCC_GPIOB_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIOBRST
))

	)

692 
	#__HAL_RCC_GPIOC_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIOCRST
))

	)

693 
	#__HAL_RCC_GPIOH_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIOHRST
))

	)

694 
	#__HAL_RCC_DMA1_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_DMA1RST
))

	)

695 
	#__HAL_RCC_DMA2_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_DMA2RST
))

	)

704 
	#__HAL_RCC_APB1_FORCE_RESET
(è(
RCC
->
APB1RSTR
 = 0xFFFFFFFFU)

	)

705 
	#__HAL_RCC_TIM5_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM5RST
))

	)

706 
	#__HAL_RCC_WWDG_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_WWDGRST
))

	)

707 
	#__HAL_RCC_SPI2_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_SPI2RST
))

	)

708 
	#__HAL_RCC_USART2_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_USART2RST
))

	)

709 
	#__HAL_RCC_I2C1_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_I2C1RST
))

	)

710 
	#__HAL_RCC_I2C2_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_I2C2RST
))

	)

711 
	#__HAL_RCC_PWR_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_PWRRST
))

	)

713 
	#__HAL_RCC_APB1_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 = 0x00U)

	)

714 
	#__HAL_RCC_TIM5_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM5RST
))

	)

715 
	#__HAL_RCC_WWDG_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_WWDGRST
))

	)

716 
	#__HAL_RCC_SPI2_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_SPI2RST
))

	)

717 
	#__HAL_RCC_USART2_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_USART2RST
))

	)

718 
	#__HAL_RCC_I2C1_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_I2C1RST
))

	)

719 
	#__HAL_RCC_I2C2_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_I2C2RST
))

	)

720 
	#__HAL_RCC_PWR_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_PWRRST
))

	)

729 
	#__HAL_RCC_APB2_FORCE_RESET
(è(
RCC
->
APB2RSTR
 = 0xFFFFFFFFU)

	)

730 
	#__HAL_RCC_TIM1_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_TIM1RST
))

	)

731 
	#__HAL_RCC_USART1_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_USART1RST
))

	)

732 
	#__HAL_RCC_USART6_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_USART6RST
))

	)

733 
	#__HAL_RCC_ADC_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_ADCRST
))

	)

734 
	#__HAL_RCC_SPI1_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_SPI1RST
))

	)

735 
	#__HAL_RCC_SYSCFG_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_SYSCFGRST
))

	)

736 
	#__HAL_RCC_TIM9_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_TIM9RST
))

	)

737 
	#__HAL_RCC_TIM11_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_TIM11RST
))

	)

739 
	#__HAL_RCC_APB2_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 = 0x00U)

	)

740 
	#__HAL_RCC_TIM1_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_TIM1RST
))

	)

741 
	#__HAL_RCC_USART1_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_USART1RST
))

	)

742 
	#__HAL_RCC_USART6_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_USART6RST
))

	)

743 
	#__HAL_RCC_ADC_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_ADCRST
))

	)

744 
	#__HAL_RCC_SPI1_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_SPI1RST
))

	)

745 
	#__HAL_RCC_SYSCFG_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_SYSCFGRST
))

	)

746 
	#__HAL_RCC_TIM9_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_TIM9RST
))

	)

747 
	#__HAL_RCC_TIM11_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_TIM11RST
))

	)

760 
	#__HAL_RCC_GPIOA_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIOALPEN
))

	)

761 
	#__HAL_RCC_GPIOB_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIOBLPEN
))

	)

762 
	#__HAL_RCC_GPIOC_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIOCLPEN
))

	)

763 
	#__HAL_RCC_GPIOH_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIOHLPEN
))

	)

764 
	#__HAL_RCC_DMA1_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_DMA1LPEN
))

	)

765 
	#__HAL_RCC_DMA2_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_DMA2LPEN
))

	)

767 
	#__HAL_RCC_GPIOA_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIOALPEN
))

	)

768 
	#__HAL_RCC_GPIOB_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIOBLPEN
))

	)

769 
	#__HAL_RCC_GPIOC_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIOCLPEN
))

	)

770 
	#__HAL_RCC_GPIOH_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIOHLPEN
))

	)

771 
	#__HAL_RCC_DMA1_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_DMA1LPEN
))

	)

772 
	#__HAL_RCC_DMA2_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_DMA2LPEN
))

	)

785 
	#__HAL_RCC_TIM5_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM5LPEN
))

	)

786 
	#__HAL_RCC_WWDG_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_WWDGLPEN
))

	)

787 
	#__HAL_RCC_SPI2_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_SPI2LPEN
))

	)

788 
	#__HAL_RCC_USART2_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_USART2LPEN
))

	)

789 
	#__HAL_RCC_I2C1_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_I2C1LPEN
))

	)

790 
	#__HAL_RCC_I2C2_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_I2C2LPEN
))

	)

791 
	#__HAL_RCC_PWR_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_PWRLPEN
))

	)

793 
	#__HAL_RCC_TIM5_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM5LPEN
))

	)

794 
	#__HAL_RCC_WWDG_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_WWDGLPEN
))

	)

795 
	#__HAL_RCC_SPI2_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_SPI2LPEN
))

	)

796 
	#__HAL_RCC_USART2_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_USART2LPEN
))

	)

797 
	#__HAL_RCC_I2C1_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_I2C1LPEN
))

	)

798 
	#__HAL_RCC_I2C2_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_I2C2LPEN
))

	)

799 
	#__HAL_RCC_PWR_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_PWRLPEN
))

	)

812 
	#__HAL_RCC_TIM1_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_TIM1LPEN
))

	)

813 
	#__HAL_RCC_USART1_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_USART1LPEN
))

	)

814 
	#__HAL_RCC_USART6_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_USART6LPEN
))

	)

815 
	#__HAL_RCC_ADC1_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_ADC1LPEN
))

	)

816 
	#__HAL_RCC_SPI1_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_SPI1LPEN
))

	)

817 
	#__HAL_RCC_SYSCFG_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_SYSCFGLPEN
))

	)

818 
	#__HAL_RCC_TIM9_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_TIM9LPEN
))

	)

819 
	#__HAL_RCC_TIM11_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_TIM11LPEN
))

	)

821 
	#__HAL_RCC_TIM1_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_TIM1LPEN
))

	)

822 
	#__HAL_RCC_USART1_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_USART1LPEN
))

	)

823 
	#__HAL_RCC_USART6_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_USART6LPEN
))

	)

824 
	#__HAL_RCC_ADC1_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_ADC1LPEN
))

	)

825 
	#__HAL_RCC_SPI1_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_SPI1LPEN
))

	)

826 
	#__HAL_RCC_SYSCFG_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_SYSCFGLPEN
))

	)

827 
	#__HAL_RCC_TIM9_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_TIM9LPEN
))

	)

828 
	#__HAL_RCC_TIM11_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_TIM11LPEN
))

	)

852 
	#__HAL_RCC_HSI_ENABLE
(è(*(
__IO
 
ušt32_t
 *è
RCC_CR_HSION_BB
 = 
ENABLE
)

	)

853 
	#__HAL_RCC_HSI_DISABLE
(è(*(
__IO
 
ušt32_t
 *è
RCC_CR_HSION_BB
 = 
DISABLE
)

	)

862 
	#__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST
(
__HSIC®ib¿tiÚV®ue__
è(
	`MODIFY_REG
(
RCC
->
CR
,\

	)

863 
RCC_CR_HSITRIM
, (
ušt32_t
)(
__HSIC®ib¿tiÚV®ue__
è<< 
RCC_CR_HSITRIM_Pos
))

880 
	#__HAL_RCC_LSI_ENABLE
(è(*(
__IO
 
ušt32_t
 *è
RCC_CSR_LSION_BB
 = 
ENABLE
)

	)

881 
	#__HAL_RCC_LSI_DISABLE
(è(*(
__IO
 
ušt32_t
 *è
RCC_CSR_LSION_BB
 = 
DISABLE
)

	)

911 
	#__HAL_RCC_HSE_CONFIG
(
__STATE__
è\

	)

913 ià((
__STATE__
è=ð
RCC_HSE_ON
) \

915 
SET_BIT
(
RCC
->
CR
, 
RCC_CR_HSEON
); \

917 ià((
__STATE__
è=ð
RCC_HSE_BYPASS
) \

919 
SET_BIT
(
RCC
->
CR
, 
RCC_CR_HSEBYP
); \

920 
SET_BIT
(
RCC
->
CR
, 
RCC_CR_HSEON
); \

924 
CLEAR_BIT
(
RCC
->
CR
, 
RCC_CR_HSEON
); \

925 
CLEAR_BIT
(
RCC
->
CR
, 
RCC_CR_HSEBYP
); \

954 
	#__HAL_RCC_LSE_CONFIG
(
__STATE__
è\

	)

956 if((
__STATE__
è=ð
RCC_LSE_ON
) \

958 
SET_BIT
(
RCC
->
BDCR
, 
RCC_BDCR_LSEON
); \

960 if((
__STATE__
è=ð
RCC_LSE_BYPASS
) \

962 
SET_BIT
(
RCC
->
BDCR
, 
RCC_BDCR_LSEBYP
); \

963 
SET_BIT
(
RCC
->
BDCR
, 
RCC_BDCR_LSEON
); \

967 
CLEAR_BIT
(
RCC
->
BDCR
, 
RCC_BDCR_LSEON
); \

968 
CLEAR_BIT
(
RCC
->
BDCR
, 
RCC_BDCR_LSEBYP
); \

982 
	#__HAL_RCC_RTC_ENABLE
(è(*(
__IO
 
ušt32_t
 *è
RCC_BDCR_RTCEN_BB
 = 
ENABLE
)

	)

983 
	#__HAL_RCC_RTC_DISABLE
(è(*(
__IO
 
ušt32_t
 *è
RCC_BDCR_RTCEN_BB
 = 
DISABLE
)

	)

1007 
	#__HAL_RCC_RTC_CLKPRESCALER
(
__RTCCLKSourû__
è(((__RTCCLKSourû__è& 
RCC_BDCR_RTCSEL
è=ðRCC_BDCR_RTCSELè? \

	)

1008 
MODIFY_REG
(
RCC
->
CFGR
, 
RCC_CFGR_RTCPRE
, ((
__RTCCLKSourû__
è& 0xFFFFCFFU)è: 
CLEAR_BIT
(RCC->CFGR, RCC_CFGR_RTCPRE)

1010 
	#__HAL_RCC_RTC_CONFIG
(
__RTCCLKSourû__
èdØ{ 
	`__HAL_RCC_RTC_CLKPRESCALER
(__RTCCLKSourû__); \

	)

1011 
RCC
->
BDCR
 |ð((
__RTCCLKSourû__
) & 0x00000FFFU); \

1021 
	#__HAL_RCC_GET_RTC_SOURCE
(è(
	`READ_BIT
(
RCC
->
BDCR
, 
RCC_BDCR_RTCSEL
))

	)

1029 
	#__HAL_RCC_GET_RTC_HSE_PRESCALER
(è(
	`READ_BIT
(
RCC
->
CFGR
, 
RCC_CFGR_RTCPRE
è| 
RCC_BDCR_RTCSEL
)

	)

1036 
	#__HAL_RCC_BACKUPRESET_FORCE
(è(*(
__IO
 
ušt32_t
 *è
RCC_BDCR_BDRST_BB
 = 
ENABLE
)

	)

1037 
	#__HAL_RCC_BACKUPRESET_RELEASE
(è(*(
__IO
 
ušt32_t
 *è
RCC_BDCR_BDRST_BB
 = 
DISABLE
)

	)

1053 
	#__HAL_RCC_PLL_ENABLE
(è(*(
__IO
 
ušt32_t
 *è
RCC_CR_PLLON_BB
 = 
ENABLE
)

	)

1054 
	#__HAL_RCC_PLL_DISABLE
(è(*(
__IO
 
ušt32_t
 *è
RCC_CR_PLLON_BB
 = 
DISABLE
)

	)

1064 
	#__HAL_RCC_PLL_PLLSOURCE_CONFIG
(
__PLLSOURCE__
è
	`MODIFY_REG
(
RCC
->
PLLCFGR
, 
RCC_PLLCFGR_PLLSRC
, (__PLLSOURCE__))

	)

1075 
	#__HAL_RCC_PLL_PLLM_CONFIG
(
__PLLM__
è
	`MODIFY_REG
(
RCC
->
PLLCFGR
, 
RCC_PLLCFGR_PLLM
, (__PLLM__))

	)

1093 
	#__HAL_RCC_SYSCLK_CONFIG
(
__RCC_SYSCLKSOURCE__
è
	`MODIFY_REG
(
RCC
->
CFGR
, 
RCC_CFGR_SW
, (__RCC_SYSCLKSOURCE__))

	)

1104 
	#__HAL_RCC_GET_SYSCLK_SOURCE
(è(
RCC
->
CFGR
 & 
RCC_CFGR_SWS
)

	)

1112 
	#__HAL_RCC_GET_PLL_OSCSOURCE
(è((
ušt32_t
)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
))

	)

1136 
	#__HAL_RCC_MCO1_CONFIG
(
__MCOCLKSOURCE__
, 
__MCODIV__
è\

	)

1137 
MODIFY_REG
(
RCC
->
CFGR
, (
RCC_CFGR_MCO1
 | 
RCC_CFGR_MCO1PRE
), ((
__MCOCLKSOURCE__
è| (
__MCODIV__
)))

1157 
	#__HAL_RCC_MCO2_CONFIG
(
__MCOCLKSOURCE__
, 
__MCODIV__
è\

	)

1158 
MODIFY_REG
(
RCC
->
CFGR
, (
RCC_CFGR_MCO2
 | 
RCC_CFGR_MCO2PRE
), ((
__MCOCLKSOURCE__
è| ((
__MCODIV__
) << 3U)));

1179 
	#__HAL_RCC_ENABLE_IT
(
__INTERRUPT__
è(*(
__IO
 
ušt8_t
 *è
RCC_CIR_BYTE1_ADDRESS
 |ð(__INTERRUPT__))

	)

1192 
	#__HAL_RCC_DISABLE_IT
(
__INTERRUPT__
è(*(
__IO
 
ušt8_t
 *è
RCC_CIR_BYTE1_ADDRESS
 &ð(ušt8_t)(~(__INTERRUPT__)))

	)

1206 
	#__HAL_RCC_CLEAR_IT
(
__INTERRUPT__
è(*(
__IO
 
ušt8_t
 *è
RCC_CIR_BYTE2_ADDRESS
 = (__INTERRUPT__))

	)

1220 
	#__HAL_RCC_GET_IT
(
__INTERRUPT__
è((
RCC
->
CIR
 & (__INTERRUPT__)è=ð(__INTERRUPT__))

	)

1225 
	#__HAL_RCC_CLEAR_RESET_FLAGS
(è(
RCC
->
CSR
 |ð
RCC_CSR_RMVF
)

	)

1245 
	#RCC_FLAG_MASK
 ((
ušt8_t
)0x1FU)

	)

1246 
	#__HAL_RCC_GET_FLAG
(
__FLAG__
è(((((((__FLAG__è>> 5Uè=ð1U)? 
RCC
->
CR
 :((((__FLAG__è>> 5Uè=ð2Uè? RCC->
BDCR
 :((((__FLAG__è>> 5Uè=ð3U)? RCC->
CSR
 :RCC->
CIR
))è& (1U << ((__FLAG__è& 
RCC_FLAG_MASK
)))!ð0U)? 1U : 0U)

	)

1265 
HAL_StusTy³Def
 
HAL_RCC_DeIn™
();

1266 
HAL_StusTy³Def
 
HAL_RCC_OscCÚfig
(
RCC_OscIn™Ty³Def
 *
RCC_OscIn™SŒuù
);

1267 
HAL_StusTy³Def
 
HAL_RCC_ClockCÚfig
(
RCC_ClkIn™Ty³Def
 *
RCC_ClkIn™SŒuù
, 
ušt32_t
 
FL©’cy
);

1276 
HAL_RCC_MCOCÚfig
(
ušt32_t
 
RCC_MCOx
, ušt32_ˆ
RCC_MCOSourû
, ušt32_ˆ
RCC_MCODiv
);

1277 
HAL_RCC_EÇbËCSS
();

1278 
HAL_RCC_Di§bËCSS
();

1279 
ušt32_t
 
HAL_RCC_G‘SysClockF»q
();

1280 
ušt32_t
 
HAL_RCC_G‘HCLKF»q
();

1281 
ušt32_t
 
HAL_RCC_G‘PCLK1F»q
();

1282 
ušt32_t
 
HAL_RCC_G‘PCLK2F»q
();

1283 
HAL_RCC_G‘OscCÚfig
(
RCC_OscIn™Ty³Def
 *
RCC_OscIn™SŒuù
);

1284 
HAL_RCC_G‘ClockCÚfig
(
RCC_ClkIn™Ty³Def
 *
RCC_ClkIn™SŒuù
, 
ušt32_t
 *
pFL©’cy
);

1287 
HAL_RCC_NMI_IRQHªdËr
();

1290 
HAL_RCC_CSSC®lback
();

1311 
	#RCC_OFFSET
 (
RCC_BASE
 - 
PERIPH_BASE
)

	)

1314 
	#RCC_CR_OFFSET
 (
RCC_OFFSET
 + 0x00U)

	)

1315 
	#RCC_HSION_BIT_NUMBER
 0x00U

	)

1316 
	#RCC_CR_HSION_BB
 (
PERIPH_BB_BASE
 + (
RCC_CR_OFFSET
 * 32Uè+ (
RCC_HSION_BIT_NUMBER
 * 4U))

	)

1318 
	#RCC_CSSON_BIT_NUMBER
 0x13U

	)

1319 
	#RCC_CR_CSSON_BB
 (
PERIPH_BB_BASE
 + (
RCC_CR_OFFSET
 * 32Uè+ (
RCC_CSSON_BIT_NUMBER
 * 4U))

	)

1321 
	#RCC_PLLON_BIT_NUMBER
 0x18U

	)

1322 
	#RCC_CR_PLLON_BB
 (
PERIPH_BB_BASE
 + (
RCC_CR_OFFSET
 * 32Uè+ (
RCC_PLLON_BIT_NUMBER
 * 4U))

	)

1326 
	#RCC_BDCR_OFFSET
 (
RCC_OFFSET
 + 0x70U)

	)

1327 
	#RCC_RTCEN_BIT_NUMBER
 0x0FU

	)

1328 
	#RCC_BDCR_RTCEN_BB
 (
PERIPH_BB_BASE
 + (
RCC_BDCR_OFFSET
 * 32Uè+ (
RCC_RTCEN_BIT_NUMBER
 * 4U))

	)

1330 
	#RCC_BDRST_BIT_NUMBER
 0x10U

	)

1331 
	#RCC_BDCR_BDRST_BB
 (
PERIPH_BB_BASE
 + (
RCC_BDCR_OFFSET
 * 32Uè+ (
RCC_BDRST_BIT_NUMBER
 * 4U))

	)

1335 
	#RCC_CSR_OFFSET
 (
RCC_OFFSET
 + 0x74U)

	)

1336 
	#RCC_LSION_BIT_NUMBER
 0x00U

	)

1337 
	#RCC_CSR_LSION_BB
 (
PERIPH_BB_BASE
 + (
RCC_CSR_OFFSET
 * 32Uè+ (
RCC_LSION_BIT_NUMBER
 * 4U))

	)

1340 
	#RCC_CR_BYTE2_ADDRESS
 0x40023802U

	)

1343 
	#RCC_CIR_BYTE1_ADDRESS
 ((
ušt32_t
)(
RCC_BASE
 + 0x0CU + 0x01U))

	)

1346 
	#RCC_CIR_BYTE2_ADDRESS
 ((
ušt32_t
)(
RCC_BASE
 + 0x0CU + 0x02U))

	)

1349 
	#RCC_BDCR_BYTE0_ADDRESS
 (
PERIPH_BASE
 + 
RCC_BDCR_OFFSET
)

	)

1351 
	#RCC_DBP_TIMEOUT_VALUE
 2U

	)

1352 
	#RCC_LSE_TIMEOUT_VALUE
 
LSE_STARTUP_TIMEOUT


	)

1354 
	#HSE_TIMEOUT_VALUE
 
HSE_STARTUP_TIMEOUT


	)

1355 
	#HSI_TIMEOUT_VALUE
 2U

	)

1356 
	#LSI_TIMEOUT_VALUE
 2U

	)

1357 
	#CLOCKSWITCH_TIMEOUT_VALUE
 5000U

	)

1375 
	#IS_RCC_OSCILLATORTYPE
(
OSCILLATOR
è((OSCILLATORè<ð15U)

	)

1377 
	#IS_RCC_HSE
(
HSE
è(((HSEè=ð
RCC_HSE_OFF
è|| ((HSEè=ð
RCC_HSE_ON
è|| \

	)

1378 ((
HSE
è=ð
RCC_HSE_BYPASS
))

1380 
	#IS_RCC_LSE
(
LSE
è(((LSEè=ð
RCC_LSE_OFF
è|| ((LSEè=ð
RCC_LSE_ON
è|| \

	)

1381 ((
LSE
è=ð
RCC_LSE_BYPASS
))

1383 
	#IS_RCC_HSI
(
HSI
è(((HSIè=ð
RCC_HSI_OFF
è|| ((HSIè=ð
RCC_HSI_ON
))

	)

1385 
	#IS_RCC_LSI
(
LSI
è(((LSIè=ð
RCC_LSI_OFF
è|| ((LSIè=ð
RCC_LSI_ON
))

	)

1387 
	#IS_RCC_PLL
(
PLL
è(((PLLè=ð
RCC_PLL_NONE
è||((PLLè=ð
RCC_PLL_OFF
è|| ((PLLè=ð
RCC_PLL_ON
))

	)

1389 
	#IS_RCC_PLLSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_PLLSOURCE_HSI
è|| \

	)

1390 ((
SOURCE
è=ð
RCC_PLLSOURCE_HSE
))

1392 
	#IS_RCC_SYSCLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_SYSCLKSOURCE_HSI
è|| \

	)

1393 ((
SOURCE
è=ð
RCC_SYSCLKSOURCE_HSE
) || \

1394 ((
SOURCE
è=ð
RCC_SYSCLKSOURCE_PLLCLK
) || \

1395 ((
SOURCE
è=ð
RCC_SYSCLKSOURCE_PLLRCLK
))

1397 
	#IS_RCC_RTCCLKSOURCE
(
__SOURCE__
è(((__SOURCE__è=ð
RCC_RTCCLKSOURCE_LSE
è|| \

	)

1398 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_LSI
) || \

1399 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV2
) || \

1400 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV3
) || \

1401 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV4
) || \

1402 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV5
) || \

1403 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV6
) || \

1404 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV7
) || \

1405 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV8
) || \

1406 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV9
) || \

1407 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV10
) || \

1408 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV11
) || \

1409 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV12
) || \

1410 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV13
) || \

1411 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV14
) || \

1412 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV15
) || \

1413 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV16
) || \

1414 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV17
) || \

1415 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV18
) || \

1416 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV19
) || \

1417 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV20
) || \

1418 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV21
) || \

1419 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV22
) || \

1420 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV23
) || \

1421 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV24
) || \

1422 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV25
) || \

1423 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV26
) || \

1424 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV27
) || \

1425 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV28
) || \

1426 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV29
) || \

1427 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV30
) || \

1428 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV31
))

1430 
	#IS_RCC_PLLM_VALUE
(
VALUE
è((VALUEè<ð63U)

	)

1432 
	#IS_RCC_PLLP_VALUE
(
VALUE
è(((VALUEè=ð2Uè|| ((VALUEè=ð4Uè|| ((VALUEè=ð6Uè|| ((VALUEè=ð8U))

	)

1434 
	#IS_RCC_PLLQ_VALUE
(
VALUE
è((2U <ð(VALUE)è&& ((VALUEè<ð15U))

	)

1436 
	#IS_RCC_HCLK
(
HCLK
è(((HCLKè=ð
RCC_SYSCLK_DIV1
è|| ((HCLKè=ð
RCC_SYSCLK_DIV2
è|| \

	)

1437 ((
HCLK
è=ð
RCC_SYSCLK_DIV4
è|| ((HCLKè=ð
RCC_SYSCLK_DIV8
) || \

1438 ((
HCLK
è=ð
RCC_SYSCLK_DIV16
è|| ((HCLKè=ð
RCC_SYSCLK_DIV64
) || \

1439 ((
HCLK
è=ð
RCC_SYSCLK_DIV128
è|| ((HCLKè=ð
RCC_SYSCLK_DIV256
) || \

1440 ((
HCLK
è=ð
RCC_SYSCLK_DIV512
))

1442 
	#IS_RCC_CLOCKTYPE
(
CLK
è((1U <ð(CLK)è&& ((CLKè<ð15U))

	)

1444 
	#IS_RCC_PCLK
(
PCLK
è(((PCLKè=ð
RCC_HCLK_DIV1
è|| ((PCLKè=ð
RCC_HCLK_DIV2
è|| \

	)

1445 ((
PCLK
è=ð
RCC_HCLK_DIV4
è|| ((PCLKè=ð
RCC_HCLK_DIV8
) || \

1446 ((
PCLK
è=ð
RCC_HCLK_DIV16
))

1448 
	#IS_RCC_MCO
(
MCOx
è(((MCOxè=ð
RCC_MCO1
è|| ((MCOxè=ð
RCC_MCO2
))

	)

1450 
	#IS_RCC_MCO1SOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_MCO1SOURCE_HSI
è|| ((SOURCEè=ð
RCC_MCO1SOURCE_LSE
è|| \

	)

1451 ((
SOURCE
è=ð
RCC_MCO1SOURCE_HSE
è|| ((SOURCEè=ð
RCC_MCO1SOURCE_PLLCLK
))

1453 
	#IS_RCC_MCODIV
(
DIV
è(((DIVè=ð
RCC_MCODIV_1
è|| ((DIVè=ð
RCC_MCODIV_2
è|| \

	)

1454 ((
DIV
è=ð
RCC_MCODIV_3
è|| ((DIVè=ð
RCC_MCODIV_4
) || \

1455 ((
DIV
è=ð
RCC_MCODIV_5
))

1456 
	#IS_RCC_CALIBRATION_VALUE
(
VALUE
è((VALUEè<ð0x1FU)

	)

1474 #ifdeà
__ýlu¥lus


	@Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h

37 #iâdeà
__STM32F4xx_HAL_RCC_EX_H


38 
	#__STM32F4xx_HAL_RCC_EX_H


	)

40 #ifdeà
__ýlu¥lus


45 
	~"¡m32f4xx_h®_def.h
"

65 
ušt32_t
 
PLLS‹
;

68 
ušt32_t
 
PLLSourû
;

71 
ušt32_t
 
PLLM
;

74 
ušt32_t
 
PLLN
;

78 
ušt32_t
 
PLLP
;

81 
ušt32_t
 
PLLQ
;

83 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469xx
) ||\

84 
defšed
(
STM32F479xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
) ||\

85 
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

86 
ušt32_t
 
PLLR
;

91 }
	tRCC_PLLIn™Ty³Def
;

93 #ià
defšed
(
STM32F446xx
)

99 
ušt32_t
 
PLLI2SM
;

102 
ušt32_t
 
PLLI2SN
;

105 
ušt32_t
 
PLLI2SP
;

108 
ušt32_t
 
PLLI2SQ
;

112 
ušt32_t
 
PLLI2SR
;

115 }
	tRCC_PLLI2SIn™Ty³Def
;

122 
ušt32_t
 
PLLSAIM
;

125 
ušt32_t
 
PLLSAIN
;

128 
ušt32_t
 
PLLSAIP
;

131 
ušt32_t
 
PLLSAIQ
;

134 }
	tRCC_PLLSAIIn™Ty³Def
;

141 
ušt32_t
 
P”hClockS–eùiÚ
;

144 
RCC_PLLI2SIn™Ty³Def
 
PLLI2S
;

147 
RCC_PLLSAIIn™Ty³Def
 
PLLSAI
;

150 
ušt32_t
 
PLLI2SDivQ
;

154 
ušt32_t
 
PLLSAIDivQ
;

158 
ušt32_t
 
Sai1ClockS–eùiÚ
;

161 
ušt32_t
 
Sai2ClockS–eùiÚ
;

164 
ušt32_t
 
I2sApb1ClockS–eùiÚ
;

167 
ušt32_t
 
I2sApb2ClockS–eùiÚ
;

170 
ušt32_t
 
RTCClockS–eùiÚ
;

173 
ušt32_t
 
SdioClockS–eùiÚ
;

176 
ušt32_t
 
CecClockS–eùiÚ
;

179 
ušt32_t
 
Fmpi2c1ClockS–eùiÚ
;

182 
ušt32_t
 
SpdifClockS–eùiÚ
;

185 
ušt32_t
 
Clk48ClockS–eùiÚ
;

188 
ušt8_t
 
TIMP»sS–eùiÚ
;

190 }
	tRCC_P”hCLKIn™Ty³Def
;

193 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

199 
ušt32_t
 
P”hClockS–eùiÚ
;

202 
ušt32_t
 
I2SClockS–eùiÚ
;

205 
ušt32_t
 
RTCClockS–eùiÚ
;

208 
ušt32_t
 
L±im1ClockS–eùiÚ
;

211 
ušt32_t
 
Fmpi2c1ClockS–eùiÚ
;

214 
ušt8_t
 
TIMP»sS–eùiÚ
;

216 }
	tRCC_P”hCLKIn™Ty³Def
;

219 #ià
defšed
(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

225 
ušt32_t
 
PLLI2SM
;

228 
ušt32_t
 
PLLI2SN
;

231 
ušt32_t
 
PLLI2SQ
;

235 
ušt32_t
 
PLLI2SR
;

238 }
	tRCC_PLLI2SIn™Ty³Def
;

245 
ušt32_t
 
P”hClockS–eùiÚ
;

248 
RCC_PLLI2SIn™Ty³Def
 
PLLI2S
;

251 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

252 
ušt32_t
 
PLLDivR
;

256 
ušt32_t
 
PLLI2SDivR
;

261 
ušt32_t
 
I2sApb1ClockS–eùiÚ
;

264 
ušt32_t
 
I2sApb2ClockS–eùiÚ
;

267 
ušt32_t
 
RTCClockS–eùiÚ
;

270 
ušt32_t
 
SdioClockS–eùiÚ
;

273 
ušt32_t
 
Fmpi2c1ClockS–eùiÚ
;

276 
ušt32_t
 
Clk48ClockS–eùiÚ
;

279 
ušt32_t
 
Dfsdm1ClockS–eùiÚ
;

282 
ušt32_t
 
Dfsdm1AudioClockS–eùiÚ
;

285 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

286 
ušt32_t
 
Dfsdm2ClockS–eùiÚ
;

289 
ušt32_t
 
Dfsdm2AudioClockS–eùiÚ
;

292 
ušt32_t
 
L±im1ClockS–eùiÚ
;

295 
ušt32_t
 
SaiAClockS–eùiÚ
;

298 
ušt32_t
 
SaiBClockS–eùiÚ
;

302 
ušt32_t
 
PLLI2SS–eùiÚ
;

305 
ušt8_t
 
TIMP»sS–eùiÚ
;

307 }
	tRCC_P”hCLKIn™Ty³Def
;

310 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

317 
ušt32_t
 
PLLI2SN
;

321 
ušt32_t
 
PLLI2SR
;

325 
ušt32_t
 
PLLI2SQ
;

328 }
	tRCC_PLLI2SIn™Ty³Def
;

335 
ušt32_t
 
PLLSAIN
;

338 #ià
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

339 
ušt32_t
 
PLLSAIP
;

344 
ušt32_t
 
PLLSAIQ
;

348 
ušt32_t
 
PLLSAIR
;

352 }
	tRCC_PLLSAIIn™Ty³Def
;

359 
ušt32_t
 
P”hClockS–eùiÚ
;

362 
RCC_PLLI2SIn™Ty³Def
 
PLLI2S
;

365 
RCC_PLLSAIIn™Ty³Def
 
PLLSAI
;

368 
ušt32_t
 
PLLI2SDivQ
;

372 
ušt32_t
 
PLLSAIDivQ
;

376 
ušt32_t
 
PLLSAIDivR
;

379 
ušt32_t
 
RTCClockS–eùiÚ
;

382 
ušt8_t
 
TIMP»sS–eùiÚ
;

384 #ià
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

385 
ušt32_t
 
Clk48ClockS–eùiÚ
;

388 
ušt32_t
 
SdioClockS–eùiÚ
;

391 }
	tRCC_P”hCLKIn™Ty³Def
;

395 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) ||\

396 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
)

402 #ià
defšed
(
STM32F411xE
)

403 
ušt32_t
 
PLLI2SM
;

407 
ušt32_t
 
PLLI2SN
;

412 
ušt32_t
 
PLLI2SR
;

416 }
	tRCC_PLLI2SIn™Ty³Def
;

423 
ušt32_t
 
P”hClockS–eùiÚ
;

426 
RCC_PLLI2SIn™Ty³Def
 
PLLI2S
;

429 
ušt32_t
 
RTCClockS–eùiÚ
;

431 #ià
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
)

432 
ušt8_t
 
TIMP»sS–eùiÚ
;

435 }
	tRCC_P”hCLKIn™Ty³Def
;

450 #ià
defšed
(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
) ||\

451 
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

452 
	#RCC_PERIPHCLK_I2S_APB1
 0x00000001U

	)

453 
	#RCC_PERIPHCLK_I2S_APB2
 0x00000002U

	)

454 
	#RCC_PERIPHCLK_TIM
 0x00000004U

	)

455 
	#RCC_PERIPHCLK_RTC
 0x00000008U

	)

456 
	#RCC_PERIPHCLK_FMPI2C1
 0x00000010U

	)

457 
	#RCC_PERIPHCLK_CLK48
 0x00000020U

	)

458 
	#RCC_PERIPHCLK_SDIO
 0x00000040U

	)

459 
	#RCC_PERIPHCLK_PLLI2S
 0x00000080U

	)

460 
	#RCC_PERIPHCLK_DFSDM1
 0x00000100U

	)

461 
	#RCC_PERIPHCLK_DFSDM1_AUDIO
 0x00000200U

	)

463 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

464 
	#RCC_PERIPHCLK_DFSDM2
 0x00000400U

	)

465 
	#RCC_PERIPHCLK_DFSDM2_AUDIO
 0x00000800U

	)

466 
	#RCC_PERIPHCLK_LPTIM1
 0x00001000U

	)

467 
	#RCC_PERIPHCLK_SAIA
 0x00002000U

	)

468 
	#RCC_PERIPHCLK_SAIB
 0x00004000U

	)

473 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

474 
	#RCC_PERIPHCLK_I2S
 0x00000001U

	)

475 
	#RCC_PERIPHCLK_TIM
 0x00000002U

	)

476 
	#RCC_PERIPHCLK_RTC
 0x00000004U

	)

477 
	#RCC_PERIPHCLK_FMPI2C1
 0x00000008U

	)

478 
	#RCC_PERIPHCLK_LPTIM1
 0x00000010U

	)

483 #ià
defšed
(
STM32F446xx
)

484 
	#RCC_PERIPHCLK_I2S_APB1
 0x00000001U

	)

485 
	#RCC_PERIPHCLK_I2S_APB2
 0x00000002U

	)

486 
	#RCC_PERIPHCLK_SAI1
 0x00000004U

	)

487 
	#RCC_PERIPHCLK_SAI2
 0x00000008U

	)

488 
	#RCC_PERIPHCLK_TIM
 0x00000010U

	)

489 
	#RCC_PERIPHCLK_RTC
 0x00000020U

	)

490 
	#RCC_PERIPHCLK_CEC
 0x00000040U

	)

491 
	#RCC_PERIPHCLK_FMPI2C1
 0x00000080U

	)

492 
	#RCC_PERIPHCLK_CLK48
 0x00000100U

	)

493 
	#RCC_PERIPHCLK_SDIO
 0x00000200U

	)

494 
	#RCC_PERIPHCLK_SPDIFRX
 0x00000400U

	)

495 
	#RCC_PERIPHCLK_PLLI2S
 0x00000800U

	)

500 #ià
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

501 
	#RCC_PERIPHCLK_I2S
 0x00000001U

	)

502 
	#RCC_PERIPHCLK_SAI_PLLI2S
 0x00000002U

	)

503 
	#RCC_PERIPHCLK_SAI_PLLSAI
 0x00000004U

	)

504 
	#RCC_PERIPHCLK_LTDC
 0x00000008U

	)

505 
	#RCC_PERIPHCLK_TIM
 0x00000010U

	)

506 
	#RCC_PERIPHCLK_RTC
 0x00000020U

	)

507 
	#RCC_PERIPHCLK_PLLI2S
 0x00000040U

	)

508 
	#RCC_PERIPHCLK_CLK48
 0x00000080U

	)

509 
	#RCC_PERIPHCLK_SDIO
 0x00000100U

	)

514 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
)

515 
	#RCC_PERIPHCLK_I2S
 0x00000001U

	)

516 
	#RCC_PERIPHCLK_SAI_PLLI2S
 0x00000002U

	)

517 
	#RCC_PERIPHCLK_SAI_PLLSAI
 0x00000004U

	)

518 
	#RCC_PERIPHCLK_LTDC
 0x00000008U

	)

519 
	#RCC_PERIPHCLK_TIM
 0x00000010U

	)

520 
	#RCC_PERIPHCLK_RTC
 0x00000020U

	)

521 
	#RCC_PERIPHCLK_PLLI2S
 0x00000040U

	)

526 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
)|| defšed(
STM32F417xx
) ||\

527 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
)

528 
	#RCC_PERIPHCLK_I2S
 0x00000001U

	)

529 
	#RCC_PERIPHCLK_RTC
 0x00000002U

	)

530 
	#RCC_PERIPHCLK_PLLI2S
 0x00000004U

	)

532 #ià
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
)

533 
	#RCC_PERIPHCLK_TIM
 0x00000008U

	)

539 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) || \

540 
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) || \

541 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F469xx
) || \

542 
defšed
(
STM32F479xx
)

546 
	#RCC_I2SCLKSOURCE_PLLI2S
 0x00000000U

	)

547 
	#RCC_I2SCLKSOURCE_EXT
 0x00000001U

	)

552 
STM32F401xC
 || 
STM32F401xE
 || 
STM32F411xE
 || 
STM32F469xx
 || 
STM32F479xx
 */

557 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F446xx
) ||\

558 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

559 
	#RCC_PLLSAIDIVR_2
 0x00000000U

	)

560 
	#RCC_PLLSAIDIVR_4
 0x00010000U

	)

561 
	#RCC_PLLSAIDIVR_8
 0x00020000U

	)

562 
	#RCC_PLLSAIDIVR_16
 0x00030000U

	)

571 #ià
defšed
(
STM32F446xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
) || \

572 
defšed
(
STM32F412Rx
è|| defšed(
STM32F412Cx
)

573 
	#RCC_PLLI2SP_DIV2
 0x00000002U

	)

574 
	#RCC_PLLI2SP_DIV4
 0x00000004U

	)

575 
	#RCC_PLLI2SP_DIV6
 0x00000006U

	)

576 
	#RCC_PLLI2SP_DIV8
 0x00000008U

	)

585 #ià
defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

586 
	#RCC_PLLSAIP_DIV2
 0x00000002U

	)

587 
	#RCC_PLLSAIP_DIV4
 0x00000004U

	)

588 
	#RCC_PLLSAIP_DIV6
 0x00000006U

	)

589 
	#RCC_PLLSAIP_DIV8
 0x00000008U

	)

595 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

599 
	#RCC_SAIACLKSOURCE_PLLSAI
 0x00000000U

	)

600 
	#RCC_SAIACLKSOURCE_PLLI2S
 0x00100000U

	)

601 
	#RCC_SAIACLKSOURCE_EXT
 0x00200000U

	)

609 
	#RCC_SAIBCLKSOURCE_PLLSAI
 0x00000000U

	)

610 
	#RCC_SAIBCLKSOURCE_PLLI2S
 0x00400000U

	)

611 
	#RCC_SAIBCLKSOURCE_EXT
 0x00800000U

	)

617 #ià
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

621 
	#RCC_CLK48CLKSOURCE_PLLQ
 0x00000000U

	)

622 
	#RCC_CLK48CLKSOURCE_PLLSAIP
 ((
ušt32_t
)
RCC_DCKCFGR_CK48MSEL
)

	)

630 
	#RCC_SDIOCLKSOURCE_CLK48
 0x00000000U

	)

631 
	#RCC_SDIOCLKSOURCE_SYSCLK
 ((
ušt32_t
)
RCC_DCKCFGR_SDIOSEL
)

	)

639 
	#RCC_DSICLKSOURCE_DSIPHY
 0x00000000U

	)

640 
	#RCC_DSICLKSOURCE_PLLR
 ((
ušt32_t
)
RCC_DCKCFGR_DSISEL
)

	)

646 #ià
defšed
(
STM32F446xx
)

650 
	#RCC_SAI1CLKSOURCE_PLLSAI
 0x00000000U

	)

651 
	#RCC_SAI1CLKSOURCE_PLLI2S
 ((
ušt32_t
)
RCC_DCKCFGR_SAI1SRC_0
)

	)

652 
	#RCC_SAI1CLKSOURCE_PLLR
 ((
ušt32_t
)
RCC_DCKCFGR_SAI1SRC_1
)

	)

653 
	#RCC_SAI1CLKSOURCE_EXT
 ((
ušt32_t
)
RCC_DCKCFGR_SAI1SRC
)

	)

661 
	#RCC_SAI2CLKSOURCE_PLLSAI
 0x00000000U

	)

662 
	#RCC_SAI2CLKSOURCE_PLLI2S
 ((
ušt32_t
)
RCC_DCKCFGR_SAI2SRC_0
)

	)

663 
	#RCC_SAI2CLKSOURCE_PLLR
 ((
ušt32_t
)
RCC_DCKCFGR_SAI2SRC_1
)

	)

664 
	#RCC_SAI2CLKSOURCE_PLLSRC
 ((
ušt32_t
)
RCC_DCKCFGR_SAI2SRC
)

	)

672 
	#RCC_I2SAPB1CLKSOURCE_PLLI2S
 0x00000000U

	)

673 
	#RCC_I2SAPB1CLKSOURCE_EXT
 ((
ušt32_t
)
RCC_DCKCFGR_I2S1SRC_0
)

	)

674 
	#RCC_I2SAPB1CLKSOURCE_PLLR
 ((
ušt32_t
)
RCC_DCKCFGR_I2S1SRC_1
)

	)

675 
	#RCC_I2SAPB1CLKSOURCE_PLLSRC
 ((
ušt32_t
)
RCC_DCKCFGR_I2S1SRC
)

	)

683 
	#RCC_I2SAPB2CLKSOURCE_PLLI2S
 0x00000000U

	)

684 
	#RCC_I2SAPB2CLKSOURCE_EXT
 ((
ušt32_t
)
RCC_DCKCFGR_I2S2SRC_0
)

	)

685 
	#RCC_I2SAPB2CLKSOURCE_PLLR
 ((
ušt32_t
)
RCC_DCKCFGR_I2S2SRC_1
)

	)

686 
	#RCC_I2SAPB2CLKSOURCE_PLLSRC
 ((
ušt32_t
)
RCC_DCKCFGR_I2S2SRC
)

	)

694 
	#RCC_FMPI2C1CLKSOURCE_PCLK1
 0x00000000U

	)

695 
	#RCC_FMPI2C1CLKSOURCE_SYSCLK
 ((
ušt32_t
)
RCC_DCKCFGR2_FMPI2C1SEL_0
)

	)

696 
	#RCC_FMPI2C1CLKSOURCE_HSI
 ((
ušt32_t
)
RCC_DCKCFGR2_FMPI2C1SEL_1
)

	)

704 
	#RCC_CECCLKSOURCE_HSI
 0x00000000U

	)

705 
	#RCC_CECCLKSOURCE_LSE
 ((
ušt32_t
)
RCC_DCKCFGR2_CECSEL
)

	)

713 
	#RCC_CLK48CLKSOURCE_PLLQ
 0x00000000U

	)

714 
	#RCC_CLK48CLKSOURCE_PLLSAIP
 ((
ušt32_t
)
RCC_DCKCFGR2_CK48MSEL
)

	)

722 
	#RCC_SDIOCLKSOURCE_CLK48
 0x00000000U

	)

723 
	#RCC_SDIOCLKSOURCE_SYSCLK
 ((
ušt32_t
)
RCC_DCKCFGR2_SDIOSEL
)

	)

731 
	#RCC_SPDIFRXCLKSOURCE_PLLR
 0x00000000U

	)

732 
	#RCC_SPDIFRXCLKSOURCE_PLLI2SP
 ((
ušt32_t
)
RCC_DCKCFGR2_SPDIFRXSEL
)

	)

739 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

743 
	#RCC_SAIACLKSOURCE_PLLI2SR
 0x00000000U

	)

744 
	#RCC_SAIACLKSOURCE_EXT
 ((
ušt32_t
)
RCC_DCKCFGR_SAI1ASRC_0
)

	)

745 
	#RCC_SAIACLKSOURCE_PLLR
 ((
ušt32_t
)
RCC_DCKCFGR_SAI1ASRC_1
)

	)

746 
	#RCC_SAIACLKSOURCE_PLLSRC
 ((
ušt32_t
)
RCC_DCKCFGR_SAI1ASRC_0
 | 
RCC_DCKCFGR_SAI1ASRC_1
)

	)

754 
	#RCC_SAIBCLKSOURCE_PLLI2SR
 0x00000000U

	)

755 
	#RCC_SAIBCLKSOURCE_EXT
 ((
ušt32_t
)
RCC_DCKCFGR_SAI1BSRC_0
)

	)

756 
	#RCC_SAIBCLKSOURCE_PLLR
 ((
ušt32_t
)
RCC_DCKCFGR_SAI1BSRC_1
)

	)

757 
	#RCC_SAIBCLKSOURCE_PLLSRC
 ((
ušt32_t
)
RCC_DCKCFGR_SAI1BSRC_0
 | 
RCC_DCKCFGR_SAI1BSRC_1
)

	)

765 
	#RCC_LPTIM1CLKSOURCE_PCLK1
 0x00000000U

	)

766 
	#RCC_LPTIM1CLKSOURCE_HSI
 ((
ušt32_t
)
RCC_DCKCFGR2_LPTIM1SEL_0
)

	)

767 
	#RCC_LPTIM1CLKSOURCE_LSI
 ((
ušt32_t
)
RCC_DCKCFGR2_LPTIM1SEL_1
)

	)

768 
	#RCC_LPTIM1CLKSOURCE_LSE
 ((
ušt32_t
)
RCC_DCKCFGR2_LPTIM1SEL_0
 | 
RCC_DCKCFGR2_LPTIM1SEL_1
)

	)

777 
	#RCC_DFSDM2AUDIOCLKSOURCE_I2S1
 0x00000000U

	)

778 
	#RCC_DFSDM2AUDIOCLKSOURCE_I2S2
 ((
ušt32_t
)
RCC_DCKCFGR_CKDFSDM2ASEL
)

	)

786 
	#RCC_DFSDM2CLKSOURCE_PCLK2
 0x00000000U

	)

787 
	#RCC_DFSDM2CLKSOURCE_SYSCLK
 ((
ušt32_t
)
RCC_DCKCFGR_CKDFSDM1SEL
)

	)

794 #ià
defšed
(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

798 
	#RCC_PLLI2SCLKSOURCE_PLLSRC
 0x00000000U

	)

799 
	#RCC_PLLI2SCLKSOURCE_EXT
 ((
ušt32_t
)
RCC_PLLI2SCFGR_PLLI2SSRC
)

	)

807 
	#RCC_DFSDM1AUDIOCLKSOURCE_I2S1
 0x00000000U

	)

808 
	#RCC_DFSDM1AUDIOCLKSOURCE_I2S2
 ((
ušt32_t
)
RCC_DCKCFGR_CKDFSDM1ASEL
)

	)

816 
	#RCC_DFSDM1CLKSOURCE_PCLK2
 0x00000000U

	)

817 
	#RCC_DFSDM1CLKSOURCE_SYSCLK
 ((
ušt32_t
)
RCC_DCKCFGR_CKDFSDM1SEL
)

	)

825 
	#RCC_I2SAPB1CLKSOURCE_PLLI2S
 0x00000000U

	)

826 
	#RCC_I2SAPB1CLKSOURCE_EXT
 ((
ušt32_t
)
RCC_DCKCFGR_I2S1SRC_0
)

	)

827 
	#RCC_I2SAPB1CLKSOURCE_PLLR
 ((
ušt32_t
)
RCC_DCKCFGR_I2S1SRC_1
)

	)

828 
	#RCC_I2SAPB1CLKSOURCE_PLLSRC
 ((
ušt32_t
)
RCC_DCKCFGR_I2S1SRC
)

	)

836 
	#RCC_I2SAPB2CLKSOURCE_PLLI2S
 0x00000000U

	)

837 
	#RCC_I2SAPB2CLKSOURCE_EXT
 ((
ušt32_t
)
RCC_DCKCFGR_I2S2SRC_0
)

	)

838 
	#RCC_I2SAPB2CLKSOURCE_PLLR
 ((
ušt32_t
)
RCC_DCKCFGR_I2S2SRC_1
)

	)

839 
	#RCC_I2SAPB2CLKSOURCE_PLLSRC
 ((
ušt32_t
)
RCC_DCKCFGR_I2S2SRC
)

	)

847 
	#RCC_FMPI2C1CLKSOURCE_PCLK1
 0x00000000U

	)

848 
	#RCC_FMPI2C1CLKSOURCE_SYSCLK
 ((
ušt32_t
)
RCC_DCKCFGR2_FMPI2C1SEL_0
)

	)

849 
	#RCC_FMPI2C1CLKSOURCE_HSI
 ((
ušt32_t
)
RCC_DCKCFGR2_FMPI2C1SEL_1
)

	)

857 
	#RCC_CLK48CLKSOURCE_PLLQ
 0x00000000U

	)

858 
	#RCC_CLK48CLKSOURCE_PLLI2SQ
 ((
ušt32_t
)
RCC_DCKCFGR2_CK48MSEL
)

	)

866 
	#RCC_SDIOCLKSOURCE_CLK48
 0x00000000U

	)

867 
	#RCC_SDIOCLKSOURCE_SYSCLK
 ((
ušt32_t
)
RCC_DCKCFGR2_SDIOSEL
)

	)

873 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

878 
	#RCC_I2SAPBCLKSOURCE_PLLR
 0x00000000U

	)

879 
	#RCC_I2SAPBCLKSOURCE_EXT
 ((
ušt32_t
)
RCC_DCKCFGR_I2SSRC_0
)

	)

880 
	#RCC_I2SAPBCLKSOURCE_PLLSRC
 ((
ušt32_t
)
RCC_DCKCFGR_I2SSRC_1
)

	)

888 
	#RCC_FMPI2C1CLKSOURCE_PCLK1
 0x00000000U

	)

889 
	#RCC_FMPI2C1CLKSOURCE_SYSCLK
 ((
ušt32_t
)
RCC_DCKCFGR2_FMPI2C1SEL_0
)

	)

890 
	#RCC_FMPI2C1CLKSOURCE_HSI
 ((
ušt32_t
)
RCC_DCKCFGR2_FMPI2C1SEL_1
)

	)

898 
	#RCC_LPTIM1CLKSOURCE_PCLK1
 0x00000000U

	)

899 
	#RCC_LPTIM1CLKSOURCE_HSI
 ((
ušt32_t
)
RCC_DCKCFGR2_LPTIM1SEL_0
)

	)

900 
	#RCC_LPTIM1CLKSOURCE_LSI
 ((
ušt32_t
)
RCC_DCKCFGR2_LPTIM1SEL_1
)

	)

901 
	#RCC_LPTIM1CLKSOURCE_LSE
 ((
ušt32_t
)
RCC_DCKCFGR2_LPTIM1SEL_0
 | 
RCC_DCKCFGR2_LPTIM1SEL_1
)

	)

907 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

908 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
) ||\

909 
defšed
(
STM32F410Rx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469xx
) ||\

910 
defšed
(
STM32F479xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
) ||\

911 
defšed
(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

915 
	#RCC_TIMPRES_DESACTIVATED
 ((
ušt8_t
)0x00)

	)

916 
	#RCC_TIMPRES_ACTIVATED
 ((
ušt8_t
)0x01)

	)

921 
STM32F410xx
 || 
STM32F411xE
 || 
STM32F446xx
 || 
STM32F469xx
 || 
STM32F479xx
 || 
STM32F412Zx
 ||\

922 
STM32F412Vx
 || 
STM32F412Rx
 || 
STM32F412Cx
 || 
STM32F413xx
 || 
STM32F423xx
 */

924 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
è|| defšed(
STM32F411xE
) ||\

925 
defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
è|| defšed(
STM32F412Zx
) ||\

926 
defšed
(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
) ||\

927 
defšed
(
STM32F423xx
)

931 
	#RCC_LSE_LOWPOWER_MODE
 ((
ušt8_t
)0x00)

	)

932 
	#RCC_LSE_HIGHDRIVE_MODE
 ((
ušt8_t
)0x01)

	)

937 
STM32F412Rx
 || 
STM32F412Cx
 */

939 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) || \

940 
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) || \

941 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
) || \

942 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
) || \

943 
defšed
(
STM32F412Rx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

947 
	#RCC_MCO2SOURCE_SYSCLK
 0x00000000U

	)

948 
	#RCC_MCO2SOURCE_PLLI2SCLK
 
RCC_CFGR_MCO2_0


	)

949 
	#RCC_MCO2SOURCE_HSE
 
RCC_CFGR_MCO2_1


	)

950 
	#RCC_MCO2SOURCE_PLLCLK
 
RCC_CFGR_MCO2


	)

955 
STM32F401xC
 || 
STM32F401xE
 || 
STM32F411xE
 || 
STM32F446xx
 || 
STM32F469xx
 || 
STM32F479xx
 || 
STM32F412Zx
 || 
STM32F412Vx
 ||

956 
STM32F412Rx
 || 
STM32F413xx
 | 
STM32F423xx
 */

958 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

962 
	#RCC_MCO2SOURCE_SYSCLK
 0x00000000U

	)

963 
	#RCC_MCO2SOURCE_I2SCLK
 
RCC_CFGR_MCO2_0


	)

964 
	#RCC_MCO2SOURCE_HSE
 
RCC_CFGR_MCO2_1


	)

965 
	#RCC_MCO2SOURCE_PLLCLK
 
RCC_CFGR_MCO2


	)

980 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
)|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

988 
	#__HAL_RCC_BKPSRAM_CLK_ENABLE
(èdØ{ \

	)

989 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

990 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_BKPSRAMEN
);\

992 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_BKPSRAMEN
);\

993 
UNUSED
(
tm´eg
); \

995 
	#__HAL_RCC_CCMDATARAMEN_CLK_ENABLE
(èdØ{ \

	)

996 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

997 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CCMDATARAMEN
);\

999 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CCMDATARAMEN
);\

1000 
UNUSED
(
tm´eg
); \

1002 
	#__HAL_RCC_CRC_CLK_ENABLE
(èdØ{ \

	)

1003 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1004 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CRCEN
);\

1006 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CRCEN
);\

1007 
UNUSED
(
tm´eg
); \

1009 
	#__HAL_RCC_GPIOD_CLK_ENABLE
(èdØ{ \

	)

1010 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1011 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIODEN
);\

1013 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIODEN
);\

1014 
UNUSED
(
tm´eg
); \

1016 
	#__HAL_RCC_GPIOE_CLK_ENABLE
(èdØ{ \

	)

1017 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1018 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOEEN
);\

1020 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOEEN
);\

1021 
UNUSED
(
tm´eg
); \

1023 
	#__HAL_RCC_GPIOI_CLK_ENABLE
(èdØ{ \

	)

1024 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1025 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOIEN
);\

1027 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOIEN
);\

1028 
UNUSED
(
tm´eg
); \

1030 
	#__HAL_RCC_GPIOF_CLK_ENABLE
(èdØ{ \

	)

1031 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1032 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOFEN
);\

1034 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOFEN
);\

1035 
UNUSED
(
tm´eg
); \

1037 
	#__HAL_RCC_GPIOG_CLK_ENABLE
(èdØ{ \

	)

1038 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1039 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOGEN
);\

1041 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOGEN
);\

1042 
UNUSED
(
tm´eg
); \

1044 
	#__HAL_RCC_GPIOJ_CLK_ENABLE
(èdØ{ \

	)

1045 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1046 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOJEN
);\

1048 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOJEN
);\

1049 
UNUSED
(
tm´eg
); \

1051 
	#__HAL_RCC_GPIOK_CLK_ENABLE
(èdØ{ \

	)

1052 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1053 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOKEN
);\

1055 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOKEN
);\

1056 
UNUSED
(
tm´eg
); \

1058 
	#__HAL_RCC_DMA2D_CLK_ENABLE
(èdØ{ \

	)

1059 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1060 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_DMA2DEN
);\

1062 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_DMA2DEN
);\

1063 
UNUSED
(
tm´eg
); \

1065 
	#__HAL_RCC_ETHMAC_CLK_ENABLE
(èdØ{ \

	)

1066 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1067 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_ETHMACEN
);\

1069 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_ETHMACEN
);\

1070 
UNUSED
(
tm´eg
); \

1072 
	#__HAL_RCC_ETHMACTX_CLK_ENABLE
(èdØ{ \

	)

1073 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1074 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_ETHMACTXEN
);\

1076 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_ETHMACTXEN
);\

1077 
UNUSED
(
tm´eg
); \

1079 
	#__HAL_RCC_ETHMACRX_CLK_ENABLE
(èdØ{ \

	)

1080 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1081 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_ETHMACRXEN
);\

1083 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_ETHMACRXEN
);\

1084 
UNUSED
(
tm´eg
); \

1086 
	#__HAL_RCC_ETHMACPTP_CLK_ENABLE
(èdØ{ \

	)

1087 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1088 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_ETHMACPTPEN
);\

1090 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_ETHMACPTPEN
);\

1091 
UNUSED
(
tm´eg
); \

1093 
	#__HAL_RCC_USB_OTG_HS_CLK_ENABLE
(èdØ{ \

	)

1094 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1095 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_OTGHSEN
);\

1097 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_OTGHSEN
);\

1098 
UNUSED
(
tm´eg
); \

1100 
	#__HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE
(èdØ{ \

	)

1101 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1102 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_OTGHSULPIEN
);\

1104 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_OTGHSULPIEN
);\

1105 
UNUSED
(
tm´eg
); \

1107 
	#__HAL_RCC_GPIOD_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIODEN
))

	)

1108 
	#__HAL_RCC_GPIOE_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIOEEN
))

	)

1109 
	#__HAL_RCC_GPIOF_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIOFEN
))

	)

1110 
	#__HAL_RCC_GPIOG_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIOGEN
))

	)

1111 
	#__HAL_RCC_GPIOI_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIOIEN
))

	)

1112 
	#__HAL_RCC_GPIOJ_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIOJEN
))

	)

1113 
	#__HAL_RCC_GPIOK_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIOKEN
))

	)

1114 
	#__HAL_RCC_DMA2D_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_DMA2DEN
))

	)

1115 
	#__HAL_RCC_ETHMAC_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_ETHMACEN
))

	)

1116 
	#__HAL_RCC_ETHMACTX_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_ETHMACTXEN
))

	)

1117 
	#__HAL_RCC_ETHMACRX_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_ETHMACRXEN
))

	)

1118 
	#__HAL_RCC_ETHMACPTP_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_ETHMACPTPEN
))

	)

1119 
	#__HAL_RCC_USB_OTG_HS_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_OTGHSEN
))

	)

1120 
	#__HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_OTGHSULPIEN
))

	)

1121 
	#__HAL_RCC_BKPSRAM_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_BKPSRAMEN
))

	)

1122 
	#__HAL_RCC_CCMDATARAMEN_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_CCMDATARAMEN
))

	)

1123 
	#__HAL_RCC_CRC_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_CRCEN
))

	)

1128 
	#__HAL_RCC_ETH_CLK_ENABLE
(èdØ{ \

	)

1129 
__HAL_RCC_ETHMAC_CLK_ENABLE
(); \

1130 
__HAL_RCC_ETHMACTX_CLK_ENABLE
(); \

1131 
__HAL_RCC_ETHMACRX_CLK_ENABLE
(); \

1136 
	#__HAL_RCC_ETH_CLK_DISABLE
(èdØ{ \

	)

1137 
__HAL_RCC_ETHMACTX_CLK_DISABLE
(); \

1138 
__HAL_RCC_ETHMACRX_CLK_DISABLE
(); \

1139 
__HAL_RCC_ETHMAC_CLK_DISABLE
(); \

1152 
	#__HAL_RCC_GPIOD_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIODEN
)è!ð
RESET
)

	)

1153 
	#__HAL_RCC_GPIOE_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOEEN
)è!ð
RESET
)

	)

1154 
	#__HAL_RCC_GPIOF_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOFEN
)è!ð
RESET
)

	)

1155 
	#__HAL_RCC_GPIOG_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOGEN
)è!ð
RESET
)

	)

1156 
	#__HAL_RCC_GPIOI_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOIEN
)è!ð
RESET
)

	)

1157 
	#__HAL_RCC_GPIOJ_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOJEN
)è!ð
RESET
)

	)

1158 
	#__HAL_RCC_GPIOK_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOKEN
)è!ð
RESET
)

	)

1159 
	#__HAL_RCC_DMA2D_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_DMA2DEN
)è!ð
RESET
)

	)

1160 
	#__HAL_RCC_ETHMAC_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_ETHMACEN
)è!ð
RESET
)

	)

1161 
	#__HAL_RCC_ETHMACTX_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_ETHMACTXEN
)è!ð
RESET
)

	)

1162 
	#__HAL_RCC_ETHMACRX_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_ETHMACRXEN
)è!ð
RESET
)

	)

1163 
	#__HAL_RCC_ETHMACPTP_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_ETHMACPTPEN
)è!ð
RESET
)

	)

1164 
	#__HAL_RCC_USB_OTG_HS_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_OTGHSEN
)è!ð
RESET
)

	)

1165 
	#__HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_OTGHSULPIEN
)è!ð
RESET
)

	)

1166 
	#__HAL_RCC_BKPSRAM_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_BKPSRAMEN
)è!ð
RESET
)

	)

1167 
	#__HAL_RCC_CCMDATARAMEN_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_CCMDATARAMEN
)è!ð
RESET
)

	)

1168 
	#__HAL_RCC_CRC_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_CRCEN
)è!ð
RESET
)

	)

1169 
	#__HAL_RCC_ETH_IS_CLK_ENABLED
(è(
	`__HAL_RCC_ETHMAC_IS_CLK_ENABLED
(è&& \

	)

1170 
__HAL_RCC_ETHMACTX_IS_CLK_ENABLED
() && \

1171 
__HAL_RCC_ETHMACRX_IS_CLK_ENABLED
())

1173 
	#__HAL_RCC_GPIOD_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIODEN
)è=ð
RESET
)

	)

1174 
	#__HAL_RCC_GPIOE_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOEEN
)è=ð
RESET
)

	)

1175 
	#__HAL_RCC_GPIOF_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOFEN
)è=ð
RESET
)

	)

1176 
	#__HAL_RCC_GPIOG_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOGEN
)è=ð
RESET
)

	)

1177 
	#__HAL_RCC_GPIOI_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOIEN
)è=ð
RESET
)

	)

1178 
	#__HAL_RCC_GPIOJ_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOJEN
)è=ð
RESET
)

	)

1179 
	#__HAL_RCC_GPIOK_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOKEN
)è=ð
RESET
)

	)

1180 
	#__HAL_RCC_DMA2D_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_DMA2DEN
)è=ð
RESET
)

	)

1181 
	#__HAL_RCC_ETHMAC_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_ETHMACEN
)è=ð
RESET
)

	)

1182 
	#__HAL_RCC_ETHMACTX_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_ETHMACTXEN
)è=ð
RESET
)

	)

1183 
	#__HAL_RCC_ETHMACRX_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_ETHMACRXEN
)è=ð
RESET
)

	)

1184 
	#__HAL_RCC_ETHMACPTP_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_ETHMACPTPEN
)è=ð
RESET
)

	)

1185 
	#__HAL_RCC_USB_OTG_HS_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_OTGHSEN
)è=ð
RESET
)

	)

1186 
	#__HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_OTGHSULPIEN
)è=ð
RESET
)

	)

1187 
	#__HAL_RCC_BKPSRAM_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_BKPSRAMEN
)è=ð
RESET
)

	)

1188 
	#__HAL_RCC_CCMDATARAMEN_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_CCMDATARAMEN
)è=ð
RESET
)

	)

1189 
	#__HAL_RCC_CRC_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_CRCEN
)è=ð
RESET
)

	)

1190 
	#__HAL_RCC_ETH_IS_CLK_DISABLED
(è(
	`__HAL_RCC_ETHMAC_IS_CLK_DISABLED
(è&& \

	)

1191 
__HAL_RCC_ETHMACTX_IS_CLK_DISABLED
() && \

1192 
__HAL_RCC_ETHMACRX_IS_CLK_DISABLED
())

1204 
	#__HAL_RCC_DCMI_CLK_ENABLE
(èdØ{ \

	)

1205 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1206 
SET_BIT
(
RCC
->
AHB2ENR
, 
RCC_AHB2ENR_DCMIEN
);\

1208 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB2ENR
, 
RCC_AHB2ENR_DCMIEN
);\

1209 
UNUSED
(
tm´eg
); \

1211 
	#__HAL_RCC_DCMI_CLK_DISABLE
(è(
RCC
->
AHB2ENR
 &ð~(
RCC_AHB2ENR_DCMIEN
))

	)

1213 #ià
defšed
(
STM32F437xx
)|| defšed(
STM32F439xx
è|| defšed(
STM32F479xx
)

1214 
	#__HAL_RCC_CRYP_CLK_ENABLE
(èdØ{ \

	)

1215 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1216 
SET_BIT
(
RCC
->
AHB2ENR
, 
RCC_AHB2ENR_CRYPEN
);\

1218 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB2ENR
, 
RCC_AHB2ENR_CRYPEN
);\

1219 
UNUSED
(
tm´eg
); \

1221 
	#__HAL_RCC_HASH_CLK_ENABLE
(èdØ{ \

	)

1222 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1223 
SET_BIT
(
RCC
->
AHB2ENR
, 
RCC_AHB2ENR_HASHEN
);\

1225 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB2ENR
, 
RCC_AHB2ENR_HASHEN
);\

1226 
UNUSED
(
tm´eg
); \

1229 
	#__HAL_RCC_CRYP_CLK_DISABLE
(è(
RCC
->
AHB2ENR
 &ð~(
RCC_AHB2ENR_CRYPEN
))

	)

1230 
	#__HAL_RCC_HASH_CLK_DISABLE
(è(
RCC
->
AHB2ENR
 &ð~(
RCC_AHB2ENR_HASHEN
))

	)

1233 
	#__HAL_RCC_USB_OTG_FS_CLK_ENABLE
(èdØ{(
RCC
->
AHB2ENR
 |ð(
RCC_AHB2ENR_OTGFSEN
));\

	)

1234 
__HAL_RCC_SYSCFG_CLK_ENABLE
();\

1237 
	#__HAL_RCC_USB_OTG_FS_CLK_DISABLE
(è(
RCC
->
AHB2ENR
 &ð~(
RCC_AHB2ENR_OTGFSEN
))

	)

1239 
	#__HAL_RCC_RNG_CLK_ENABLE
(èdØ{ \

	)

1240 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1241 
SET_BIT
(
RCC
->
AHB2ENR
, 
RCC_AHB2ENR_RNGEN
);\

1243 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB2ENR
, 
RCC_AHB2ENR_RNGEN
);\

1244 
UNUSED
(
tm´eg
); \

1246 
	#__HAL_RCC_RNG_CLK_DISABLE
(è(
RCC
->
AHB2ENR
 &ð~(
RCC_AHB2ENR_RNGEN
))

	)

1258 
	#__HAL_RCC_DCMI_IS_CLK_ENABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_DCMIEN
)è!ð
RESET
)

	)

1259 
	#__HAL_RCC_DCMI_IS_CLK_DISABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_DCMIEN
)è=ð
RESET
)

	)

1261 #ià
defšed
(
STM32F437xx
)|| defšed(
STM32F439xx
è|| defšed(
STM32F479xx
)

1262 
	#__HAL_RCC_CRYP_IS_CLK_ENABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_CRYPEN
)è!ð
RESET
)

	)

1263 
	#__HAL_RCC_CRYP_IS_CLK_DISABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_CRYPEN
)è=ð
RESET
)

	)

1265 
	#__HAL_RCC_HASH_IS_CLK_ENABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_HASHEN
)è!ð
RESET
)

	)

1266 
	#__HAL_RCC_HASH_IS_CLK_DISABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_HASHEN
)è=ð
RESET
)

	)

1269 
	#__HAL_RCC_USB_OTG_FS_IS_CLK_ENABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_OTGFSEN
)è!ð
RESET
)

	)

1270 
	#__HAL_RCC_USB_OTG_FS_IS_CLK_DISABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_OTGFSEN
)è=ð
RESET
)

	)

1272 
	#__HAL_RCC_RNG_IS_CLK_ENABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_RNGEN
)è!ð
RESET
)

	)

1273 
	#__HAL_RCC_RNG_IS_CLK_DISABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_RNGEN
)è=ð
RESET
)

	)

1285 
	#__HAL_RCC_FMC_CLK_ENABLE
(èdØ{ \

	)

1286 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1287 
SET_BIT
(
RCC
->
AHB3ENR
, 
RCC_AHB3ENR_FMCEN
);\

1289 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB3ENR
, 
RCC_AHB3ENR_FMCEN
);\

1290 
UNUSED
(
tm´eg
); \

1292 
	#__HAL_RCC_FMC_CLK_DISABLE
(è(
RCC
->
AHB3ENR
 &ð~(
RCC_AHB3ENR_FMCEN
))

	)

1293 #ià
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

1294 
	#__HAL_RCC_QSPI_CLK_ENABLE
(èdØ{ \

	)

1295 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1296 
SET_BIT
(
RCC
->
AHB3ENR
, 
RCC_AHB3ENR_QSPIEN
);\

1298 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB3ENR
, 
RCC_AHB3ENR_QSPIEN
);\

1299 
UNUSED
(
tm´eg
); \

1301 
	#__HAL_RCC_QSPI_CLK_DISABLE
(è(
RCC
->
AHB3ENR
 &ð~(
RCC_AHB3ENR_QSPIEN
))

	)

1315 
	#__HAL_RCC_FMC_IS_CLK_ENABLED
(è((
RCC
->
AHB3ENR
 & (
RCC_AHB3ENR_FMCEN
)è!ð
RESET
)

	)

1316 
	#__HAL_RCC_FMC_IS_CLK_DISABLED
(è((
RCC
->
AHB3ENR
 & (
RCC_AHB3ENR_FMCEN
)è=ð
RESET
)

	)

1317 #ià
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

1318 
	#__HAL_RCC_QSPI_IS_CLK_ENABLED
(è((
RCC
->
AHB3ENR
 & (
RCC_AHB3ENR_QSPIEN
)è!ð
RESET
)

	)

1319 
	#__HAL_RCC_QSPI_IS_CLK_DISABLED
(è((
RCC
->
AHB3ENR
 & (
RCC_AHB3ENR_QSPIEN
)è=ð
RESET
)

	)

1332 
	#__HAL_RCC_TIM6_CLK_ENABLE
(èdØ{ \

	)

1333 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1334 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM6EN
);\

1336 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM6EN
);\

1337 
UNUSED
(
tm´eg
); \

1339 
	#__HAL_RCC_TIM7_CLK_ENABLE
(èdØ{ \

	)

1340 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1341 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM7EN
);\

1343 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM7EN
);\

1344 
UNUSED
(
tm´eg
); \

1346 
	#__HAL_RCC_TIM12_CLK_ENABLE
(èdØ{ \

	)

1347 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1348 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM12EN
);\

1350 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM12EN
);\

1351 
UNUSED
(
tm´eg
); \

1353 
	#__HAL_RCC_TIM13_CLK_ENABLE
(èdØ{ \

	)

1354 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1355 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM13EN
);\

1357 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM13EN
);\

1358 
UNUSED
(
tm´eg
); \

1360 
	#__HAL_RCC_TIM14_CLK_ENABLE
(èdØ{ \

	)

1361 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1362 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM14EN
);\

1364 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM14EN
);\

1365 
UNUSED
(
tm´eg
); \

1367 
	#__HAL_RCC_TIM14_CLK_ENABLE
(èdØ{ \

	)

1368 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1369 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM14EN
);\

1371 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM14EN
);\

1372 
UNUSED
(
tm´eg
); \

1374 
	#__HAL_RCC_USART3_CLK_ENABLE
(èdØ{ \

	)

1375 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1376 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_USART3EN
);\

1378 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_USART3EN
);\

1379 
UNUSED
(
tm´eg
); \

1381 
	#__HAL_RCC_UART4_CLK_ENABLE
(èdØ{ \

	)

1382 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1383 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART4EN
);\

1385 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART4EN
);\

1386 
UNUSED
(
tm´eg
); \

1388 
	#__HAL_RCC_UART5_CLK_ENABLE
(èdØ{ \

	)

1389 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1390 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART5EN
);\

1392 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART5EN
);\

1393 
UNUSED
(
tm´eg
); \

1395 
	#__HAL_RCC_CAN1_CLK_ENABLE
(èdØ{ \

	)

1396 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1397 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CAN1EN
);\

1399 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CAN1EN
);\

1400 
UNUSED
(
tm´eg
); \

1402 
	#__HAL_RCC_CAN2_CLK_ENABLE
(èdØ{ \

	)

1403 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1404 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CAN2EN
);\

1406 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CAN2EN
);\

1407 
UNUSED
(
tm´eg
); \

1409 
	#__HAL_RCC_DAC_CLK_ENABLE
(èdØ{ \

	)

1410 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1411 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_DACEN
);\

1413 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_DACEN
);\

1414 
UNUSED
(
tm´eg
); \

1416 
	#__HAL_RCC_UART7_CLK_ENABLE
(èdØ{ \

	)

1417 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1418 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART7EN
);\

1420 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART7EN
);\

1421 
UNUSED
(
tm´eg
); \

1423 
	#__HAL_RCC_UART8_CLK_ENABLE
(èdØ{ \

	)

1424 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1425 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART8EN
);\

1427 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART8EN
);\

1428 
UNUSED
(
tm´eg
); \

1430 
	#__HAL_RCC_TIM2_CLK_ENABLE
(èdØ{ \

	)

1431 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1432 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM2EN
);\

1434 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM2EN
);\

1435 
UNUSED
(
tm´eg
); \

1437 
	#__HAL_RCC_TIM3_CLK_ENABLE
(èdØ{ \

	)

1438 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1439 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM3EN
);\

1441 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM3EN
);\

1442 
UNUSED
(
tm´eg
); \

1444 
	#__HAL_RCC_TIM4_CLK_ENABLE
(èdØ{ \

	)

1445 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1446 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM4EN
);\

1448 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM4EN
);\

1449 
UNUSED
(
tm´eg
); \

1451 
	#__HAL_RCC_SPI3_CLK_ENABLE
(èdØ{ \

	)

1452 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1453 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_SPI3EN
);\

1455 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_SPI3EN
);\

1456 
UNUSED
(
tm´eg
); \

1458 
	#__HAL_RCC_I2C3_CLK_ENABLE
(èdØ{ \

	)

1459 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1460 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_I2C3EN
);\

1462 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_I2C3EN
);\

1463 
UNUSED
(
tm´eg
); \

1465 
	#__HAL_RCC_TIM2_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM2EN
))

	)

1466 
	#__HAL_RCC_TIM3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM3EN
))

	)

1467 
	#__HAL_RCC_TIM4_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM4EN
))

	)

1468 
	#__HAL_RCC_SPI3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_SPI3EN
))

	)

1469 
	#__HAL_RCC_I2C3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_I2C3EN
))

	)

1470 
	#__HAL_RCC_TIM6_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM6EN
))

	)

1471 
	#__HAL_RCC_TIM7_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM7EN
))

	)

1472 
	#__HAL_RCC_TIM12_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM12EN
))

	)

1473 
	#__HAL_RCC_TIM13_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM13EN
))

	)

1474 
	#__HAL_RCC_TIM14_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM14EN
))

	)

1475 
	#__HAL_RCC_USART3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_USART3EN
))

	)

1476 
	#__HAL_RCC_UART4_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_UART4EN
))

	)

1477 
	#__HAL_RCC_UART5_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_UART5EN
))

	)

1478 
	#__HAL_RCC_CAN1_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_CAN1EN
))

	)

1479 
	#__HAL_RCC_CAN2_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_CAN2EN
))

	)

1480 
	#__HAL_RCC_DAC_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_DACEN
))

	)

1481 
	#__HAL_RCC_UART7_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_UART7EN
))

	)

1482 
	#__HAL_RCC_UART8_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_UART8EN
))

	)

1494 
	#__HAL_RCC_TIM2_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM2EN
)è!ð
RESET
)

	)

1495 
	#__HAL_RCC_TIM3_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM3EN
)è!ð
RESET
)

	)

1496 
	#__HAL_RCC_TIM4_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM4EN
)è!ð
RESET
)

	)

1497 
	#__HAL_RCC_SPI3_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_SPI3EN
)è!ð
RESET
)

	)

1498 
	#__HAL_RCC_I2C3_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_I2C3EN
)è!ð
RESET
)

	)

1499 
	#__HAL_RCC_TIM6_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM6EN
)è!ð
RESET
)

	)

1500 
	#__HAL_RCC_TIM7_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM7EN
)è!ð
RESET
)

	)

1501 
	#__HAL_RCC_TIM12_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM12EN
)è!ð
RESET
)

	)

1502 
	#__HAL_RCC_TIM13_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM13EN
)è!ð
RESET
)

	)

1503 
	#__HAL_RCC_TIM14_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM14EN
)è!ð
RESET
)

	)

1504 
	#__HAL_RCC_USART3_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_USART3EN
)è!ð
RESET
)

	)

1505 
	#__HAL_RCC_UART4_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_UART4EN
)è!ð
RESET
)

	)

1506 
	#__HAL_RCC_UART5_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_UART5EN
)è!ð
RESET
)

	)

1507 
	#__HAL_RCC_CAN1_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_CAN1EN
)è!ð
RESET
)

	)

1508 
	#__HAL_RCC_CAN2_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_CAN2EN
)è!ð
RESET
)

	)

1509 
	#__HAL_RCC_DAC_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_DACEN
)è!ð
RESET
)

	)

1510 
	#__HAL_RCC_UART7_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_UART7EN
)è!ð
RESET
)

	)

1511 
	#__HAL_RCC_UART8_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_UART8EN
)è!ð
RESET
)

	)

1513 
	#__HAL_RCC_TIM2_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM2EN
)è=ð
RESET
)

	)

1514 
	#__HAL_RCC_TIM3_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM3EN
)è=ð
RESET
)

	)

1515 
	#__HAL_RCC_TIM4_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM4EN
)è=ð
RESET
)

	)

1516 
	#__HAL_RCC_SPI3_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_SPI3EN
)è=ð
RESET
)

	)

1517 
	#__HAL_RCC_I2C3_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_I2C3EN
)è=ð
RESET
)

	)

1518 
	#__HAL_RCC_TIM6_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM6EN
)è=ð
RESET
)

	)

1519 
	#__HAL_RCC_TIM7_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM7EN
)è=ð
RESET
)

	)

1520 
	#__HAL_RCC_TIM12_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM12EN
)è=ð
RESET
)

	)

1521 
	#__HAL_RCC_TIM13_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM13EN
)è=ð
RESET
)

	)

1522 
	#__HAL_RCC_TIM14_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM14EN
)è=ð
RESET
)

	)

1523 
	#__HAL_RCC_USART3_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_USART3EN
)è=ð
RESET
)

	)

1524 
	#__HAL_RCC_UART4_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_UART4EN
)è=ð
RESET
)

	)

1525 
	#__HAL_RCC_UART5_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_UART5EN
)è=ð
RESET
)

	)

1526 
	#__HAL_RCC_CAN1_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_CAN1EN
)è=ð
RESET
)

	)

1527 
	#__HAL_RCC_CAN2_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_CAN2EN
)è=ð
RESET
)

	)

1528 
	#__HAL_RCC_DAC_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_DACEN
)è=ð
RESET
)

	)

1529 
	#__HAL_RCC_UART7_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_UART7EN
)è=ð
RESET
)

	)

1530 
	#__HAL_RCC_UART8_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_UART8EN
)è=ð
RESET
)

	)

1542 
	#__HAL_RCC_TIM8_CLK_ENABLE
(èdØ{ \

	)

1543 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1544 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM8EN
);\

1546 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM8EN
);\

1547 
UNUSED
(
tm´eg
); \

1549 
	#__HAL_RCC_ADC2_CLK_ENABLE
(èdØ{ \

	)

1550 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1551 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_ADC2EN
);\

1553 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_ADC2EN
);\

1554 
UNUSED
(
tm´eg
); \

1556 
	#__HAL_RCC_ADC3_CLK_ENABLE
(èdØ{ \

	)

1557 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1558 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_ADC3EN
);\

1560 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_ADC3EN
);\

1561 
UNUSED
(
tm´eg
); \

1563 
	#__HAL_RCC_SPI5_CLK_ENABLE
(èdØ{ \

	)

1564 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1565 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI5EN
);\

1567 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI5EN
);\

1568 
UNUSED
(
tm´eg
); \

1570 
	#__HAL_RCC_SPI6_CLK_ENABLE
(èdØ{ \

	)

1571 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1572 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI6EN
);\

1574 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI6EN
);\

1575 
UNUSED
(
tm´eg
); \

1577 
	#__HAL_RCC_SAI1_CLK_ENABLE
(èdØ{ \

	)

1578 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1579 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SAI1EN
);\

1581 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SAI1EN
);\

1582 
UNUSED
(
tm´eg
); \

1584 
	#__HAL_RCC_SDIO_CLK_ENABLE
(èdØ{ \

	)

1585 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1586 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SDIOEN
);\

1588 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SDIOEN
);\

1589 
UNUSED
(
tm´eg
); \

1591 
	#__HAL_RCC_SPI4_CLK_ENABLE
(èdØ{ \

	)

1592 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1593 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI4EN
);\

1595 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI4EN
);\

1596 
UNUSED
(
tm´eg
); \

1598 
	#__HAL_RCC_TIM10_CLK_ENABLE
(èdØ{ \

	)

1599 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1600 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM10EN
);\

1602 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM10EN
);\

1603 
UNUSED
(
tm´eg
); \

1605 
	#__HAL_RCC_SDIO_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_SDIOEN
))

	)

1606 
	#__HAL_RCC_SPI4_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_SPI4EN
))

	)

1607 
	#__HAL_RCC_TIM10_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_TIM10EN
))

	)

1608 
	#__HAL_RCC_TIM8_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_TIM8EN
))

	)

1609 
	#__HAL_RCC_ADC2_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_ADC2EN
))

	)

1610 
	#__HAL_RCC_ADC3_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_ADC3EN
))

	)

1611 
	#__HAL_RCC_SPI5_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_SPI5EN
))

	)

1612 
	#__HAL_RCC_SPI6_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_SPI6EN
))

	)

1613 
	#__HAL_RCC_SAI1_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_SAI1EN
))

	)

1615 #ià
defšed
(
STM32F429xx
)|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

1616 
	#__HAL_RCC_LTDC_CLK_ENABLE
(èdØ{ \

	)

1617 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1618 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_LTDCEN
);\

1620 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_LTDCEN
);\

1621 
UNUSED
(
tm´eg
); \

1624 
	#__HAL_RCC_LTDC_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_LTDCEN
))

	)

1627 #ià
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

1628 
	#__HAL_RCC_DSI_CLK_ENABLE
(èdØ{ \

	)

1629 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

1630 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_DSIEN
);\

1632 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_DSIEN
);\

1633 
UNUSED
(
tm´eg
); \

1636 
	#__HAL_RCC_DSI_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_DSIEN
))

	)

1649 
	#__HAL_RCC_TIM8_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM8EN
)è!ð
RESET
)

	)

1650 
	#__HAL_RCC_ADC2_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_ADC2EN
)è!ð
RESET
)

	)

1651 
	#__HAL_RCC_ADC3_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_ADC3EN
)è!ð
RESET
)

	)

1652 
	#__HAL_RCC_SPI5_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SPI5EN
)è!ð
RESET
)

	)

1653 
	#__HAL_RCC_SPI6_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SPI6EN
)è!ð
RESET
)

	)

1654 
	#__HAL_RCC_SAI1_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SAI1EN
)è!ð
RESET
)

	)

1655 
	#__HAL_RCC_SDIO_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SDIOEN
)è!ð
RESET
)

	)

1656 
	#__HAL_RCC_SPI4_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SPI4EN
)è!ð
RESET
)

	)

1657 
	#__HAL_RCC_TIM10_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM10EN
))!ð
RESET
)

	)

1659 
	#__HAL_RCC_SDIO_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SDIOEN
)è=ð
RESET
)

	)

1660 
	#__HAL_RCC_SPI4_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SPI4EN
)è=ð
RESET
)

	)

1661 
	#__HAL_RCC_TIM10_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM10EN
))=ð
RESET
)

	)

1662 
	#__HAL_RCC_TIM8_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM8EN
)è=ð
RESET
)

	)

1663 
	#__HAL_RCC_ADC2_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_ADC2EN
)è=ð
RESET
)

	)

1664 
	#__HAL_RCC_ADC3_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_ADC3EN
)è=ð
RESET
)

	)

1665 
	#__HAL_RCC_SPI5_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SPI5EN
)è=ð
RESET
)

	)

1666 
	#__HAL_RCC_SPI6_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SPI6EN
)è=ð
RESET
)

	)

1667 
	#__HAL_RCC_SAI1_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SAI1EN
)è=ð
RESET
)

	)

1669 #ià
defšed
(
STM32F429xx
)|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

1670 
	#__HAL_RCC_LTDC_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_LTDCEN
)è!ð
RESET
)

	)

1671 
	#__HAL_RCC_LTDC_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_LTDCEN
)è=ð
RESET
)

	)

1674 #ià
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

1675 
	#__HAL_RCC_DSI_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_DSIEN
)è!ð
RESET
)

	)

1676 
	#__HAL_RCC_DSI_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_DSIEN
)è=ð
RESET
)

	)

1686 
	#__HAL_RCC_GPIOD_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIODRST
))

	)

1687 
	#__HAL_RCC_GPIOE_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIOERST
))

	)

1688 
	#__HAL_RCC_GPIOF_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIOFRST
))

	)

1689 
	#__HAL_RCC_GPIOG_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIOGRST
))

	)

1690 
	#__HAL_RCC_GPIOI_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIOIRST
))

	)

1691 
	#__HAL_RCC_ETHMAC_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_ETHMACRST
))

	)

1692 
	#__HAL_RCC_USB_OTG_HS_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_OTGHRST
))

	)

1693 
	#__HAL_RCC_GPIOJ_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIOJRST
))

	)

1694 
	#__HAL_RCC_GPIOK_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIOKRST
))

	)

1695 
	#__HAL_RCC_DMA2D_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_DMA2DRST
))

	)

1696 
	#__HAL_RCC_CRC_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_CRCRST
))

	)

1698 
	#__HAL_RCC_GPIOD_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIODRST
))

	)

1699 
	#__HAL_RCC_GPIOE_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIOERST
))

	)

1700 
	#__HAL_RCC_GPIOF_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIOFRST
))

	)

1701 
	#__HAL_RCC_GPIOG_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIOGRST
))

	)

1702 
	#__HAL_RCC_GPIOI_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIOIRST
))

	)

1703 
	#__HAL_RCC_ETHMAC_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_ETHMACRST
))

	)

1704 
	#__HAL_RCC_USB_OTG_HS_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_OTGHRST
))

	)

1705 
	#__HAL_RCC_GPIOJ_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIOJRST
))

	)

1706 
	#__HAL_RCC_GPIOK_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIOKRST
))

	)

1707 
	#__HAL_RCC_DMA2D_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_DMA2DRST
))

	)

1708 
	#__HAL_RCC_CRC_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_CRCRST
))

	)

1717 
	#__HAL_RCC_AHB2_FORCE_RESET
(è(
RCC
->
AHB2RSTR
 = 0xFFFFFFFFU)

	)

1718 
	#__HAL_RCC_USB_OTG_FS_FORCE_RESET
(è(
RCC
->
AHB2RSTR
 |ð(
RCC_AHB2RSTR_OTGFSRST
))

	)

1719 
	#__HAL_RCC_RNG_FORCE_RESET
(è(
RCC
->
AHB2RSTR
 |ð(
RCC_AHB2RSTR_RNGRST
))

	)

1720 
	#__HAL_RCC_DCMI_FORCE_RESET
(è(
RCC
->
AHB2RSTR
 |ð(
RCC_AHB2RSTR_DCMIRST
))

	)

1722 
	#__HAL_RCC_AHB2_RELEASE_RESET
(è(
RCC
->
AHB2RSTR
 = 0x00U)

	)

1723 
	#__HAL_RCC_USB_OTG_FS_RELEASE_RESET
(è(
RCC
->
AHB2RSTR
 &ð~(
RCC_AHB2RSTR_OTGFSRST
))

	)

1724 
	#__HAL_RCC_RNG_RELEASE_RESET
(è(
RCC
->
AHB2RSTR
 &ð~(
RCC_AHB2RSTR_RNGRST
))

	)

1725 
	#__HAL_RCC_DCMI_RELEASE_RESET
(è(
RCC
->
AHB2RSTR
 &ð~(
RCC_AHB2RSTR_DCMIRST
))

	)

1727 #ià
defšed
(
STM32F437xx
)|| defšed(
STM32F439xx
è|| defšed(
STM32F479xx
)

1728 
	#__HAL_RCC_CRYP_FORCE_RESET
(è(
RCC
->
AHB2RSTR
 |ð(
RCC_AHB2RSTR_CRYPRST
))

	)

1729 
	#__HAL_RCC_HASH_FORCE_RESET
(è(
RCC
->
AHB2RSTR
 |ð(
RCC_AHB2RSTR_HASHRST
))

	)

1731 
	#__HAL_RCC_CRYP_RELEASE_RESET
(è(
RCC
->
AHB2RSTR
 &ð~(
RCC_AHB2RSTR_CRYPRST
))

	)

1732 
	#__HAL_RCC_HASH_RELEASE_RESET
(è(
RCC
->
AHB2RSTR
 &ð~(
RCC_AHB2RSTR_HASHRST
))

	)

1742 
	#__HAL_RCC_AHB3_FORCE_RESET
(è(
RCC
->
AHB3RSTR
 = 0xFFFFFFFFU)

	)

1743 
	#__HAL_RCC_AHB3_RELEASE_RESET
(è(
RCC
->
AHB3RSTR
 = 0x00U)

	)

1744 
	#__HAL_RCC_FMC_FORCE_RESET
(è(
RCC
->
AHB3RSTR
 |ð(
RCC_AHB3RSTR_FMCRST
))

	)

1745 
	#__HAL_RCC_FMC_RELEASE_RESET
(è(
RCC
->
AHB3RSTR
 &ð~(
RCC_AHB3RSTR_FMCRST
))

	)

1747 #ià
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

1748 
	#__HAL_RCC_QSPI_FORCE_RESET
(è(
RCC
->
AHB3RSTR
 |ð(
RCC_AHB3RSTR_QSPIRST
))

	)

1749 
	#__HAL_RCC_QSPI_RELEASE_RESET
(è(
RCC
->
AHB3RSTR
 &ð~(
RCC_AHB3RSTR_QSPIRST
))

	)

1759 
	#__HAL_RCC_TIM6_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM6RST
))

	)

1760 
	#__HAL_RCC_TIM7_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM7RST
))

	)

1761 
	#__HAL_RCC_TIM12_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM12RST
))

	)

1762 
	#__HAL_RCC_TIM13_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM13RST
))

	)

1763 
	#__HAL_RCC_TIM14_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM14RST
))

	)

1764 
	#__HAL_RCC_USART3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_USART3RST
))

	)

1765 
	#__HAL_RCC_UART4_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_UART4RST
))

	)

1766 
	#__HAL_RCC_UART5_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_UART5RST
))

	)

1767 
	#__HAL_RCC_CAN1_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_CAN1RST
))

	)

1768 
	#__HAL_RCC_CAN2_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_CAN2RST
))

	)

1769 
	#__HAL_RCC_DAC_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_DACRST
))

	)

1770 
	#__HAL_RCC_UART7_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_UART7RST
))

	)

1771 
	#__HAL_RCC_UART8_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_UART8RST
))

	)

1772 
	#__HAL_RCC_TIM2_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM2RST
))

	)

1773 
	#__HAL_RCC_TIM3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM3RST
))

	)

1774 
	#__HAL_RCC_TIM4_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM4RST
))

	)

1775 
	#__HAL_RCC_SPI3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_SPI3RST
))

	)

1776 
	#__HAL_RCC_I2C3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_I2C3RST
))

	)

1778 
	#__HAL_RCC_TIM2_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM2RST
))

	)

1779 
	#__HAL_RCC_TIM3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM3RST
))

	)

1780 
	#__HAL_RCC_TIM4_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM4RST
))

	)

1781 
	#__HAL_RCC_SPI3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_SPI3RST
))

	)

1782 
	#__HAL_RCC_I2C3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_I2C3RST
))

	)

1783 
	#__HAL_RCC_TIM6_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM6RST
))

	)

1784 
	#__HAL_RCC_TIM7_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM7RST
))

	)

1785 
	#__HAL_RCC_TIM12_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM12RST
))

	)

1786 
	#__HAL_RCC_TIM13_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM13RST
))

	)

1787 
	#__HAL_RCC_TIM14_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM14RST
))

	)

1788 
	#__HAL_RCC_USART3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_USART3RST
))

	)

1789 
	#__HAL_RCC_UART4_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_UART4RST
))

	)

1790 
	#__HAL_RCC_UART5_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_UART5RST
))

	)

1791 
	#__HAL_RCC_CAN1_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_CAN1RST
))

	)

1792 
	#__HAL_RCC_CAN2_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_CAN2RST
))

	)

1793 
	#__HAL_RCC_DAC_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_DACRST
))

	)

1794 
	#__HAL_RCC_UART7_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_UART7RST
))

	)

1795 
	#__HAL_RCC_UART8_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_UART8RST
))

	)

1804 
	#__HAL_RCC_TIM8_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_TIM8RST
))

	)

1805 
	#__HAL_RCC_SPI5_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_SPI5RST
))

	)

1806 
	#__HAL_RCC_SPI6_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_SPI6RST
))

	)

1807 
	#__HAL_RCC_SAI1_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_SAI1RST
))

	)

1808 
	#__HAL_RCC_SDIO_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_SDIORST
))

	)

1809 
	#__HAL_RCC_SPI4_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_SPI4RST
))

	)

1810 
	#__HAL_RCC_TIM10_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_TIM10RST
))

	)

1812 
	#__HAL_RCC_SDIO_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_SDIORST
))

	)

1813 
	#__HAL_RCC_SPI4_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_SPI4RST
))

	)

1814 
	#__HAL_RCC_TIM10_RELEASE_RESET
()(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_TIM10RST
))

	)

1815 
	#__HAL_RCC_TIM8_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_TIM8RST
))

	)

1816 
	#__HAL_RCC_SPI5_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_SPI5RST
))

	)

1817 
	#__HAL_RCC_SPI6_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_SPI6RST
))

	)

1818 
	#__HAL_RCC_SAI1_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_SAI1RST
))

	)

1820 #ià
defšed
(
STM32F429xx
)|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

1821 
	#__HAL_RCC_LTDC_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_LTDCRST
))

	)

1822 
	#__HAL_RCC_LTDC_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_LTDCRST
))

	)

1825 #ià
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

1826 
	#__HAL_RCC_DSI_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_DSIRST
))

	)

1827 
	#__HAL_RCC_DSI_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_DSIRST
))

	)

1841 
	#__HAL_RCC_GPIOD_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIODLPEN
))

	)

1842 
	#__HAL_RCC_GPIOE_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIOELPEN
))

	)

1843 
	#__HAL_RCC_GPIOF_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIOFLPEN
))

	)

1844 
	#__HAL_RCC_GPIOG_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIOGLPEN
))

	)

1845 
	#__HAL_RCC_GPIOI_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIOILPEN
))

	)

1846 
	#__HAL_RCC_SRAM2_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_SRAM2LPEN
))

	)

1847 
	#__HAL_RCC_ETHMAC_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_ETHMACLPEN
))

	)

1848 
	#__HAL_RCC_ETHMACTX_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_ETHMACTXLPEN
))

	)

1849 
	#__HAL_RCC_ETHMACRX_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_ETHMACRXLPEN
))

	)

1850 
	#__HAL_RCC_ETHMACPTP_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_ETHMACPTPLPEN
))

	)

1851 
	#__HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_OTGHSLPEN
))

	)

1852 
	#__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_OTGHSULPILPEN
))

	)

1853 
	#__HAL_RCC_GPIOJ_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIOJLPEN
))

	)

1854 
	#__HAL_RCC_GPIOK_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIOKLPEN
))

	)

1855 
	#__HAL_RCC_SRAM3_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_SRAM3LPEN
))

	)

1856 
	#__HAL_RCC_DMA2D_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_DMA2DLPEN
))

	)

1857 
	#__HAL_RCC_CRC_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_CRCLPEN
))

	)

1858 
	#__HAL_RCC_FLITF_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_FLITFLPEN
))

	)

1859 
	#__HAL_RCC_SRAM1_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_SRAM1LPEN
))

	)

1860 
	#__HAL_RCC_BKPSRAM_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_BKPSRAMLPEN
))

	)

1862 
	#__HAL_RCC_GPIOD_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIODLPEN
))

	)

1863 
	#__HAL_RCC_GPIOE_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIOELPEN
))

	)

1864 
	#__HAL_RCC_GPIOF_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIOFLPEN
))

	)

1865 
	#__HAL_RCC_GPIOG_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIOGLPEN
))

	)

1866 
	#__HAL_RCC_GPIOI_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIOILPEN
))

	)

1867 
	#__HAL_RCC_SRAM2_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_SRAM2LPEN
))

	)

1868 
	#__HAL_RCC_ETHMAC_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_ETHMACLPEN
))

	)

1869 
	#__HAL_RCC_ETHMACTX_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_ETHMACTXLPEN
))

	)

1870 
	#__HAL_RCC_ETHMACRX_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_ETHMACRXLPEN
))

	)

1871 
	#__HAL_RCC_ETHMACPTP_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_ETHMACPTPLPEN
))

	)

1872 
	#__HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_OTGHSLPEN
))

	)

1873 
	#__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_OTGHSULPILPEN
))

	)

1874 
	#__HAL_RCC_GPIOJ_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIOJLPEN
))

	)

1875 
	#__HAL_RCC_GPIOK_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIOKLPEN
))

	)

1876 
	#__HAL_RCC_DMA2D_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_DMA2DLPEN
))

	)

1877 
	#__HAL_RCC_CRC_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_CRCLPEN
))

	)

1878 
	#__HAL_RCC_FLITF_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_FLITFLPEN
))

	)

1879 
	#__HAL_RCC_SRAM1_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_SRAM1LPEN
))

	)

1880 
	#__HAL_RCC_BKPSRAM_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_BKPSRAMLPEN
))

	)

1893 
	#__HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB2LPENR
 |ð(
RCC_AHB2LPENR_OTGFSLPEN
))

	)

1894 
	#__HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB2LPENR
 &ð~(
RCC_AHB2LPENR_OTGFSLPEN
))

	)

1896 
	#__HAL_RCC_RNG_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB2LPENR
 |ð(
RCC_AHB2LPENR_RNGLPEN
))

	)

1897 
	#__HAL_RCC_RNG_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB2LPENR
 &ð~(
RCC_AHB2LPENR_RNGLPEN
))

	)

1899 
	#__HAL_RCC_DCMI_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB2LPENR
 |ð(
RCC_AHB2LPENR_DCMILPEN
))

	)

1900 
	#__HAL_RCC_DCMI_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB2LPENR
 &ð~(
RCC_AHB2LPENR_DCMILPEN
))

	)

1902 #ià
defšed
(
STM32F437xx
)|| defšed(
STM32F439xx
è|| defšed(
STM32F479xx
)

1903 
	#__HAL_RCC_CRYP_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB2LPENR
 |ð(
RCC_AHB2LPENR_CRYPLPEN
))

	)

1904 
	#__HAL_RCC_HASH_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB2LPENR
 |ð(
RCC_AHB2LPENR_HASHLPEN
))

	)

1906 
	#__HAL_RCC_CRYP_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB2LPENR
 &ð~(
RCC_AHB2LPENR_CRYPLPEN
))

	)

1907 
	#__HAL_RCC_HASH_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB2LPENR
 &ð~(
RCC_AHB2LPENR_HASHLPEN
))

	)

1921 
	#__HAL_RCC_FMC_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB3LPENR
 |ð(
RCC_AHB3LPENR_FMCLPEN
))

	)

1922 
	#__HAL_RCC_FMC_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB3LPENR
 &ð~(
RCC_AHB3LPENR_FMCLPEN
))

	)

1924 #ià
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

1925 
	#__HAL_RCC_QSPI_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB3LPENR
 |ð(
RCC_AHB3LPENR_QSPILPEN
))

	)

1926 
	#__HAL_RCC_QSPI_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB3LPENR
 &ð~(
RCC_AHB3LPENR_QSPILPEN
))

	)

1940 
	#__HAL_RCC_TIM6_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM6LPEN
))

	)

1941 
	#__HAL_RCC_TIM7_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM7LPEN
))

	)

1942 
	#__HAL_RCC_TIM12_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM12LPEN
))

	)

1943 
	#__HAL_RCC_TIM13_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM13LPEN
))

	)

1944 
	#__HAL_RCC_TIM14_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM14LPEN
))

	)

1945 
	#__HAL_RCC_USART3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_USART3LPEN
))

	)

1946 
	#__HAL_RCC_UART4_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_UART4LPEN
))

	)

1947 
	#__HAL_RCC_UART5_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_UART5LPEN
))

	)

1948 
	#__HAL_RCC_CAN1_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_CAN1LPEN
))

	)

1949 
	#__HAL_RCC_CAN2_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_CAN2LPEN
))

	)

1950 
	#__HAL_RCC_DAC_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_DACLPEN
))

	)

1951 
	#__HAL_RCC_UART7_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_UART7LPEN
))

	)

1952 
	#__HAL_RCC_UART8_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_UART8LPEN
))

	)

1953 
	#__HAL_RCC_TIM2_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM2LPEN
))

	)

1954 
	#__HAL_RCC_TIM3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM3LPEN
))

	)

1955 
	#__HAL_RCC_TIM4_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM4LPEN
))

	)

1956 
	#__HAL_RCC_SPI3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_SPI3LPEN
))

	)

1957 
	#__HAL_RCC_I2C3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_I2C3LPEN
))

	)

1959 
	#__HAL_RCC_TIM2_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM2LPEN
))

	)

1960 
	#__HAL_RCC_TIM3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM3LPEN
))

	)

1961 
	#__HAL_RCC_TIM4_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM4LPEN
))

	)

1962 
	#__HAL_RCC_SPI3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_SPI3LPEN
))

	)

1963 
	#__HAL_RCC_I2C3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_I2C3LPEN
))

	)

1964 
	#__HAL_RCC_TIM6_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM6LPEN
))

	)

1965 
	#__HAL_RCC_TIM7_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM7LPEN
))

	)

1966 
	#__HAL_RCC_TIM12_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM12LPEN
))

	)

1967 
	#__HAL_RCC_TIM13_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM13LPEN
))

	)

1968 
	#__HAL_RCC_TIM14_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM14LPEN
))

	)

1969 
	#__HAL_RCC_USART3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_USART3LPEN
))

	)

1970 
	#__HAL_RCC_UART4_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_UART4LPEN
))

	)

1971 
	#__HAL_RCC_UART5_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_UART5LPEN
))

	)

1972 
	#__HAL_RCC_CAN1_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_CAN1LPEN
))

	)

1973 
	#__HAL_RCC_CAN2_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_CAN2LPEN
))

	)

1974 
	#__HAL_RCC_DAC_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_DACLPEN
))

	)

1975 
	#__HAL_RCC_UART7_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_UART7LPEN
))

	)

1976 
	#__HAL_RCC_UART8_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_UART8LPEN
))

	)

1989 
	#__HAL_RCC_TIM8_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_TIM8LPEN
))

	)

1990 
	#__HAL_RCC_ADC2_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_ADC2LPEN
))

	)

1991 
	#__HAL_RCC_ADC3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_ADC3LPEN
))

	)

1992 
	#__HAL_RCC_SPI5_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_SPI5LPEN
))

	)

1993 
	#__HAL_RCC_SPI6_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_SPI6LPEN
))

	)

1994 
	#__HAL_RCC_SAI1_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_SAI1LPEN
))

	)

1995 
	#__HAL_RCC_SDIO_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_SDIOLPEN
))

	)

1996 
	#__HAL_RCC_SPI4_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_SPI4LPEN
))

	)

1997 
	#__HAL_RCC_TIM10_CLK_SLEEP_ENABLE
()(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_TIM10LPEN
))

	)

1999 
	#__HAL_RCC_SDIO_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_SDIOLPEN
))

	)

2000 
	#__HAL_RCC_SPI4_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_SPI4LPEN
))

	)

2001 
	#__HAL_RCC_TIM10_CLK_SLEEP_DISABLE
()(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_TIM10LPEN
))

	)

2002 
	#__HAL_RCC_TIM8_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_TIM8LPEN
))

	)

2003 
	#__HAL_RCC_ADC2_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_ADC2LPEN
))

	)

2004 
	#__HAL_RCC_ADC3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_ADC3LPEN
))

	)

2005 
	#__HAL_RCC_SPI5_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_SPI5LPEN
))

	)

2006 
	#__HAL_RCC_SPI6_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_SPI6LPEN
))

	)

2007 
	#__HAL_RCC_SAI1_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_SAI1LPEN
))

	)

2009 #ià
defšed
(
STM32F429xx
)|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

2010 
	#__HAL_RCC_LTDC_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_LTDCLPEN
))

	)

2012 
	#__HAL_RCC_LTDC_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_LTDCLPEN
))

	)

2015 #ià
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

2016 
	#__HAL_RCC_DSI_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_DSILPEN
))

	)

2017 
	#__HAL_RCC_DSI_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_DSILPEN
))

	)

2026 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
)|| defšed(
STM32F417xx
)

2034 
	#__HAL_RCC_BKPSRAM_CLK_ENABLE
(èdØ{ \

	)

2035 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2036 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_BKPSRAMEN
);\

2038 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_BKPSRAMEN
);\

2039 
UNUSED
(
tm´eg
); \

2041 
	#__HAL_RCC_CCMDATARAMEN_CLK_ENABLE
(èdØ{ \

	)

2042 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2043 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CCMDATARAMEN
);\

2045 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CCMDATARAMEN
);\

2046 
UNUSED
(
tm´eg
); \

2048 
	#__HAL_RCC_CRC_CLK_ENABLE
(èdØ{ \

	)

2049 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2050 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CRCEN
);\

2052 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CRCEN
);\

2053 
UNUSED
(
tm´eg
); \

2055 
	#__HAL_RCC_GPIOD_CLK_ENABLE
(èdØ{ \

	)

2056 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2057 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIODEN
);\

2059 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIODEN
);\

2060 
UNUSED
(
tm´eg
); \

2062 
	#__HAL_RCC_GPIOE_CLK_ENABLE
(èdØ{ \

	)

2063 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2064 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOEEN
);\

2066 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOEEN
);\

2067 
UNUSED
(
tm´eg
); \

2069 
	#__HAL_RCC_GPIOI_CLK_ENABLE
(èdØ{ \

	)

2070 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2071 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOIEN
);\

2073 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOIEN
);\

2074 
UNUSED
(
tm´eg
); \

2076 
	#__HAL_RCC_GPIOF_CLK_ENABLE
(èdØ{ \

	)

2077 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2078 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOFEN
);\

2080 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOFEN
);\

2081 
UNUSED
(
tm´eg
); \

2083 
	#__HAL_RCC_GPIOG_CLK_ENABLE
(èdØ{ \

	)

2084 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2085 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOGEN
);\

2087 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOGEN
);\

2088 
UNUSED
(
tm´eg
); \

2090 
	#__HAL_RCC_USB_OTG_HS_CLK_ENABLE
(èdØ{ \

	)

2091 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2092 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_OTGHSEN
);\

2094 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_OTGHSEN
);\

2095 
UNUSED
(
tm´eg
); \

2097 
	#__HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE
(èdØ{ \

	)

2098 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2099 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_OTGHSULPIEN
);\

2101 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_OTGHSULPIEN
);\

2102 
UNUSED
(
tm´eg
); \

2104 
	#__HAL_RCC_GPIOD_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIODEN
))

	)

2105 
	#__HAL_RCC_GPIOE_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIOEEN
))

	)

2106 
	#__HAL_RCC_GPIOF_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIOFEN
))

	)

2107 
	#__HAL_RCC_GPIOG_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIOGEN
))

	)

2108 
	#__HAL_RCC_GPIOI_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIOIEN
))

	)

2109 
	#__HAL_RCC_USB_OTG_HS_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_OTGHSEN
))

	)

2110 
	#__HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_OTGHSULPIEN
))

	)

2111 
	#__HAL_RCC_BKPSRAM_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_BKPSRAMEN
))

	)

2112 
	#__HAL_RCC_CCMDATARAMEN_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_CCMDATARAMEN
))

	)

2113 
	#__HAL_RCC_CRC_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_CRCEN
))

	)

2114 #ià
defšed
(
STM32F407xx
)|| defšed(
STM32F417xx
)

2118 
	#__HAL_RCC_ETHMAC_CLK_ENABLE
(èdØ{ \

	)

2119 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2120 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_ETHMACEN
);\

2122 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_ETHMACEN
);\

2123 
UNUSED
(
tm´eg
); \

2125 
	#__HAL_RCC_ETHMACTX_CLK_ENABLE
(èdØ{ \

	)

2126 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2127 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_ETHMACTXEN
);\

2129 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_ETHMACTXEN
);\

2130 
UNUSED
(
tm´eg
); \

2132 
	#__HAL_RCC_ETHMACRX_CLK_ENABLE
(èdØ{ \

	)

2133 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2134 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_ETHMACRXEN
);\

2136 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_ETHMACRXEN
);\

2137 
UNUSED
(
tm´eg
); \

2139 
	#__HAL_RCC_ETHMACPTP_CLK_ENABLE
(èdØ{ \

	)

2140 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2141 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_ETHMACPTPEN
);\

2143 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_ETHMACPTPEN
);\

2144 
UNUSED
(
tm´eg
); \

2146 
	#__HAL_RCC_ETH_CLK_ENABLE
(èdØ{ \

	)

2147 
__HAL_RCC_ETHMAC_CLK_ENABLE
(); \

2148 
__HAL_RCC_ETHMACTX_CLK_ENABLE
(); \

2149 
__HAL_RCC_ETHMACRX_CLK_ENABLE
(); \

2155 
	#__HAL_RCC_ETHMAC_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_ETHMACEN
))

	)

2156 
	#__HAL_RCC_ETHMACTX_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_ETHMACTXEN
))

	)

2157 
	#__HAL_RCC_ETHMACRX_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_ETHMACRXEN
))

	)

2158 
	#__HAL_RCC_ETHMACPTP_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_ETHMACPTPEN
))

	)

2159 
	#__HAL_RCC_ETH_CLK_DISABLE
(èdØ{ \

	)

2160 
__HAL_RCC_ETHMACTX_CLK_DISABLE
(); \

2161 
__HAL_RCC_ETHMACRX_CLK_DISABLE
(); \

2162 
__HAL_RCC_ETHMAC_CLK_DISABLE
(); \

2176 
	#__HAL_RCC_BKPSRAM_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_BKPSRAMEN
)è!ð
RESET
)

	)

2177 
	#__HAL_RCC_CCMDATARAMEN_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_CCMDATARAMEN
)è!ð
RESET
)

	)

2178 
	#__HAL_RCC_CRC_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_CRCEN
)è!ð
RESET
)

	)

2179 
	#__HAL_RCC_GPIOD_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIODEN
)è!ð
RESET
)

	)

2180 
	#__HAL_RCC_GPIOE_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOEEN
)è!ð
RESET
)

	)

2181 
	#__HAL_RCC_GPIOI_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOIEN
)è!ð
RESET
)

	)

2182 
	#__HAL_RCC_GPIOF_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOFEN
)è!ð
RESET
)

	)

2183 
	#__HAL_RCC_GPIOG_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOGEN
)è!ð
RESET
)

	)

2184 
	#__HAL_RCC_USB_OTG_HS_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_OTGHSEN
)è!ð
RESET
)

	)

2185 
	#__HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_OTGHSULPIEN
)è!ð
RESET
)

	)

2187 
	#__HAL_RCC_GPIOD_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIODEN
)è=ð
RESET
)

	)

2188 
	#__HAL_RCC_GPIOE_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOEEN
)è=ð
RESET
)

	)

2189 
	#__HAL_RCC_GPIOF_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOFEN
)è=ð
RESET
)

	)

2190 
	#__HAL_RCC_GPIOG_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOGEN
)è=ð
RESET
)

	)

2191 
	#__HAL_RCC_GPIOI_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOIEN
)è=ð
RESET
)

	)

2192 
	#__HAL_RCC_USB_OTG_HS_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_OTGHSEN
)è=ð
RESET
)

	)

2193 
	#__HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_OTGHSULPIEN
))=ð
RESET
)

	)

2194 
	#__HAL_RCC_BKPSRAM_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_BKPSRAMEN
)è=ð
RESET
)

	)

2195 
	#__HAL_RCC_CCMDATARAMEN_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_CCMDATARAMEN
)è=ð
RESET
)

	)

2196 
	#__HAL_RCC_CRC_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_CRCEN
)è=ð
RESET
)

	)

2197 #ià
defšed
(
STM32F407xx
)|| defšed(
STM32F417xx
)

2201 
	#__HAL_RCC_ETHMAC_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_ETHMACEN
)è!ð
RESET
)

	)

2202 
	#__HAL_RCC_ETHMACTX_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_ETHMACTXEN
)è!ð
RESET
)

	)

2203 
	#__HAL_RCC_ETHMACRX_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_ETHMACRXEN
)è!ð
RESET
)

	)

2204 
	#__HAL_RCC_ETHMACPTP_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_ETHMACPTPEN
)è!ð
RESET
)

	)

2205 
	#__HAL_RCC_ETH_IS_CLK_ENABLED
(è(
	`__HAL_RCC_ETHMAC_IS_CLK_ENABLED
(è&& \

	)

2206 
__HAL_RCC_ETHMACTX_IS_CLK_ENABLED
() && \

2207 
__HAL_RCC_ETHMACRX_IS_CLK_ENABLED
())

2211 
	#__HAL_RCC_ETHMAC_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_ETHMACEN
)è=ð
RESET
)

	)

2212 
	#__HAL_RCC_ETHMACTX_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_ETHMACTXEN
)è=ð
RESET
)

	)

2213 
	#__HAL_RCC_ETHMACRX_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_ETHMACRXEN
)è=ð
RESET
)

	)

2214 
	#__HAL_RCC_ETHMACPTP_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_ETHMACPTPEN
)è=ð
RESET
)

	)

2215 
	#__HAL_RCC_ETH_IS_CLK_DISABLED
(è(
	`__HAL_RCC_ETHMAC_IS_CLK_DISABLED
(è&& \

	)

2216 
__HAL_RCC_ETHMACTX_IS_CLK_DISABLED
() && \

2217 
__HAL_RCC_ETHMACRX_IS_CLK_DISABLED
())

2230 
	#__HAL_RCC_USB_OTG_FS_CLK_ENABLE
(èdØ{(
RCC
->
AHB2ENR
 |ð(
RCC_AHB2ENR_OTGFSEN
));\

	)

2231 
__HAL_RCC_SYSCFG_CLK_ENABLE
();\

2234 
	#__HAL_RCC_USB_OTG_FS_CLK_DISABLE
(è(
RCC
->
AHB2ENR
 &ð~(
RCC_AHB2ENR_OTGFSEN
))

	)

2236 
	#__HAL_RCC_RNG_CLK_ENABLE
(èdØ{ \

	)

2237 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2238 
SET_BIT
(
RCC
->
AHB2ENR
, 
RCC_AHB2ENR_RNGEN
);\

2240 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB2ENR
, 
RCC_AHB2ENR_RNGEN
);\

2241 
UNUSED
(
tm´eg
); \

2243 
	#__HAL_RCC_RNG_CLK_DISABLE
(è(
RCC
->
AHB2ENR
 &ð~(
RCC_AHB2ENR_RNGEN
))

	)

2245 #ià
defšed
(
STM32F407xx
)|| defšed(
STM32F417xx
)

2246 
	#__HAL_RCC_DCMI_CLK_ENABLE
(èdØ{ \

	)

2247 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2248 
SET_BIT
(
RCC
->
AHB2ENR
, 
RCC_AHB2ENR_DCMIEN
);\

2250 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB2ENR
, 
RCC_AHB2ENR_DCMIEN
);\

2251 
UNUSED
(
tm´eg
); \

2253 
	#__HAL_RCC_DCMI_CLK_DISABLE
(è(
RCC
->
AHB2ENR
 &ð~(
RCC_AHB2ENR_DCMIEN
))

	)

2256 #ià
defšed
(
STM32F415xx
è|| defšed(
STM32F417xx
)

2257 
	#__HAL_RCC_CRYP_CLK_ENABLE
(èdØ{ \

	)

2258 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2259 
SET_BIT
(
RCC
->
AHB2ENR
, 
RCC_AHB2ENR_CRYPEN
);\

2261 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB2ENR
, 
RCC_AHB2ENR_CRYPEN
);\

2262 
UNUSED
(
tm´eg
); \

2264 
	#__HAL_RCC_HASH_CLK_ENABLE
(èdØ{ \

	)

2265 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2266 
SET_BIT
(
RCC
->
AHB2ENR
, 
RCC_AHB2ENR_HASHEN
);\

2268 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB2ENR
, 
RCC_AHB2ENR_HASHEN
);\

2269 
UNUSED
(
tm´eg
); \

2271 
	#__HAL_RCC_CRYP_CLK_DISABLE
(è(
RCC
->
AHB2ENR
 &ð~(
RCC_AHB2ENR_CRYPEN
))

	)

2272 
	#__HAL_RCC_HASH_CLK_DISABLE
(è(
RCC
->
AHB2ENR
 &ð~(
RCC_AHB2ENR_HASHEN
))

	)

2286 
	#__HAL_RCC_USB_OTG_FS_IS_CLK_ENABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_OTGFSEN
)è!ð
RESET
)

	)

2287 
	#__HAL_RCC_USB_OTG_FS_IS_CLK_DISABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_OTGFSEN
)è=ð
RESET
)

	)

2289 
	#__HAL_RCC_RNG_IS_CLK_ENABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_RNGEN
)è!ð
RESET
)

	)

2290 
	#__HAL_RCC_RNG_IS_CLK_DISABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_RNGEN
)è=ð
RESET
)

	)

2292 #ià
defšed
(
STM32F407xx
)|| defšed(
STM32F417xx
)

2293 
	#__HAL_RCC_DCMI_IS_CLK_ENABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_DCMIEN
)è!ð
RESET
)

	)

2294 
	#__HAL_RCC_DCMI_IS_CLK_DISABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_DCMIEN
)è=ð
RESET
)

	)

2297 #ià
defšed
(
STM32F415xx
è|| defšed(
STM32F417xx
)

2298 
	#__HAL_RCC_CRYP_IS_CLK_ENABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_CRYPEN
)è!ð
RESET
)

	)

2299 
	#__HAL_RCC_HASH_IS_CLK_ENABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_HASHEN
)è!ð
RESET
)

	)

2301 
	#__HAL_RCC_CRYP_IS_CLK_DISABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_CRYPEN
)è=ð
RESET
)

	)

2302 
	#__HAL_RCC_HASH_IS_CLK_DISABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_HASHEN
)è=ð
RESET
)

	)

2315 
	#__HAL_RCC_FSMC_CLK_ENABLE
(èdØ{ \

	)

2316 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2317 
SET_BIT
(
RCC
->
AHB3ENR
, 
RCC_AHB3ENR_FSMCEN
);\

2319 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB3ENR
, 
RCC_AHB3ENR_FSMCEN
);\

2320 
UNUSED
(
tm´eg
); \

2322 
	#__HAL_RCC_FSMC_CLK_DISABLE
(è(
RCC
->
AHB3ENR
 &ð~(
RCC_AHB3ENR_FSMCEN
))

	)

2334 
	#__HAL_RCC_FSMC_IS_CLK_ENABLED
(è((
RCC
->
AHB3ENR
 & (
RCC_AHB3ENR_FSMCEN
)è!ð
RESET
)

	)

2335 
	#__HAL_RCC_FSMC_IS_CLK_DISABLED
(è((
RCC
->
AHB3ENR
 & (
RCC_AHB3ENR_FSMCEN
)è=ð
RESET
)

	)

2347 
	#__HAL_RCC_TIM6_CLK_ENABLE
(èdØ{ \

	)

2348 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2349 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM6EN
);\

2351 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM6EN
);\

2352 
UNUSED
(
tm´eg
); \

2354 
	#__HAL_RCC_TIM7_CLK_ENABLE
(èdØ{ \

	)

2355 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2356 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM7EN
);\

2358 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM7EN
);\

2359 
UNUSED
(
tm´eg
); \

2361 
	#__HAL_RCC_TIM12_CLK_ENABLE
(èdØ{ \

	)

2362 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2363 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM12EN
);\

2365 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM12EN
);\

2366 
UNUSED
(
tm´eg
); \

2368 
	#__HAL_RCC_TIM13_CLK_ENABLE
(èdØ{ \

	)

2369 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2370 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM13EN
);\

2372 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM13EN
);\

2373 
UNUSED
(
tm´eg
); \

2375 
	#__HAL_RCC_TIM14_CLK_ENABLE
(èdØ{ \

	)

2376 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2377 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM14EN
);\

2379 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM14EN
);\

2380 
UNUSED
(
tm´eg
); \

2382 
	#__HAL_RCC_USART3_CLK_ENABLE
(èdØ{ \

	)

2383 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2384 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_USART3EN
);\

2386 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_USART3EN
);\

2387 
UNUSED
(
tm´eg
); \

2389 
	#__HAL_RCC_UART4_CLK_ENABLE
(èdØ{ \

	)

2390 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2391 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART4EN
);\

2393 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART4EN
);\

2394 
UNUSED
(
tm´eg
); \

2396 
	#__HAL_RCC_UART5_CLK_ENABLE
(èdØ{ \

	)

2397 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2398 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART5EN
);\

2400 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART5EN
);\

2401 
UNUSED
(
tm´eg
); \

2403 
	#__HAL_RCC_CAN1_CLK_ENABLE
(èdØ{ \

	)

2404 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2405 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CAN1EN
);\

2407 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CAN1EN
);\

2408 
UNUSED
(
tm´eg
); \

2410 
	#__HAL_RCC_CAN2_CLK_ENABLE
(èdØ{ \

	)

2411 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2412 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CAN2EN
);\

2414 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CAN2EN
);\

2415 
UNUSED
(
tm´eg
); \

2417 
	#__HAL_RCC_DAC_CLK_ENABLE
(èdØ{ \

	)

2418 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2419 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_DACEN
);\

2421 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_DACEN
);\

2422 
UNUSED
(
tm´eg
); \

2424 
	#__HAL_RCC_TIM2_CLK_ENABLE
(èdØ{ \

	)

2425 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2426 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM2EN
);\

2428 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM2EN
);\

2429 
UNUSED
(
tm´eg
); \

2431 
	#__HAL_RCC_TIM3_CLK_ENABLE
(èdØ{ \

	)

2432 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2433 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM3EN
);\

2435 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM3EN
);\

2436 
UNUSED
(
tm´eg
); \

2438 
	#__HAL_RCC_TIM4_CLK_ENABLE
(èdØ{ \

	)

2439 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2440 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM4EN
);\

2442 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM4EN
);\

2443 
UNUSED
(
tm´eg
); \

2445 
	#__HAL_RCC_SPI3_CLK_ENABLE
(èdØ{ \

	)

2446 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2447 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_SPI3EN
);\

2449 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_SPI3EN
);\

2450 
UNUSED
(
tm´eg
); \

2452 
	#__HAL_RCC_I2C3_CLK_ENABLE
(èdØ{ \

	)

2453 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2454 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_I2C3EN
);\

2456 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_I2C3EN
);\

2457 
UNUSED
(
tm´eg
); \

2459 
	#__HAL_RCC_TIM2_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM2EN
))

	)

2460 
	#__HAL_RCC_TIM3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM3EN
))

	)

2461 
	#__HAL_RCC_TIM4_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM4EN
))

	)

2462 
	#__HAL_RCC_SPI3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_SPI3EN
))

	)

2463 
	#__HAL_RCC_I2C3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_I2C3EN
))

	)

2464 
	#__HAL_RCC_TIM6_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM6EN
))

	)

2465 
	#__HAL_RCC_TIM7_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM7EN
))

	)

2466 
	#__HAL_RCC_TIM12_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM12EN
))

	)

2467 
	#__HAL_RCC_TIM13_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM13EN
))

	)

2468 
	#__HAL_RCC_TIM14_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM14EN
))

	)

2469 
	#__HAL_RCC_USART3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_USART3EN
))

	)

2470 
	#__HAL_RCC_UART4_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_UART4EN
))

	)

2471 
	#__HAL_RCC_UART5_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_UART5EN
))

	)

2472 
	#__HAL_RCC_CAN1_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_CAN1EN
))

	)

2473 
	#__HAL_RCC_CAN2_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_CAN2EN
))

	)

2474 
	#__HAL_RCC_DAC_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_DACEN
))

	)

2486 
	#__HAL_RCC_TIM2_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM2EN
)è!ð
RESET
)

	)

2487 
	#__HAL_RCC_TIM3_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM3EN
)è!ð
RESET
)

	)

2488 
	#__HAL_RCC_TIM4_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM4EN
)è!ð
RESET
)

	)

2489 
	#__HAL_RCC_SPI3_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_SPI3EN
)è!ð
RESET
)

	)

2490 
	#__HAL_RCC_I2C3_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_I2C3EN
)è!ð
RESET
)

	)

2491 
	#__HAL_RCC_TIM6_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM6EN
)è!ð
RESET
)

	)

2492 
	#__HAL_RCC_TIM7_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM7EN
)è!ð
RESET
)

	)

2493 
	#__HAL_RCC_TIM12_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM12EN
)è!ð
RESET
)

	)

2494 
	#__HAL_RCC_TIM13_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM13EN
)è!ð
RESET
)

	)

2495 
	#__HAL_RCC_TIM14_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM14EN
)è!ð
RESET
)

	)

2496 
	#__HAL_RCC_USART3_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_USART3EN
)è!ð
RESET
)

	)

2497 
	#__HAL_RCC_UART4_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_UART4EN
)è!ð
RESET
)

	)

2498 
	#__HAL_RCC_UART5_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_UART5EN
)è!ð
RESET
)

	)

2499 
	#__HAL_RCC_CAN1_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_CAN1EN
)è!ð
RESET
)

	)

2500 
	#__HAL_RCC_CAN2_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_CAN2EN
)è!ð
RESET
)

	)

2501 
	#__HAL_RCC_DAC_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_DACEN
)è!ð
RESET
)

	)

2503 
	#__HAL_RCC_TIM2_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM2EN
)è=ð
RESET
)

	)

2504 
	#__HAL_RCC_TIM3_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM3EN
)è=ð
RESET
)

	)

2505 
	#__HAL_RCC_TIM4_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM4EN
)è=ð
RESET
)

	)

2506 
	#__HAL_RCC_SPI3_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_SPI3EN
)è=ð
RESET
)

	)

2507 
	#__HAL_RCC_I2C3_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_I2C3EN
)è=ð
RESET
)

	)

2508 
	#__HAL_RCC_TIM6_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM6EN
)è=ð
RESET
)

	)

2509 
	#__HAL_RCC_TIM7_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM7EN
)è=ð
RESET
)

	)

2510 
	#__HAL_RCC_TIM12_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM12EN
)è=ð
RESET
)

	)

2511 
	#__HAL_RCC_TIM13_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM13EN
)è=ð
RESET
)

	)

2512 
	#__HAL_RCC_TIM14_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM14EN
)è=ð
RESET
)

	)

2513 
	#__HAL_RCC_USART3_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_USART3EN
)è=ð
RESET
)

	)

2514 
	#__HAL_RCC_UART4_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_UART4EN
)è=ð
RESET
)

	)

2515 
	#__HAL_RCC_UART5_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_UART5EN
)è=ð
RESET
)

	)

2516 
	#__HAL_RCC_CAN1_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_CAN1EN
)è=ð
RESET
)

	)

2517 
	#__HAL_RCC_CAN2_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_CAN2EN
)è=ð
RESET
)

	)

2518 
	#__HAL_RCC_DAC_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_DACEN
)è=ð
RESET
)

	)

2530 
	#__HAL_RCC_TIM8_CLK_ENABLE
(èdØ{ \

	)

2531 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2532 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM8EN
);\

2534 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM8EN
);\

2535 
UNUSED
(
tm´eg
); \

2537 
	#__HAL_RCC_ADC2_CLK_ENABLE
(èdØ{ \

	)

2538 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2539 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_ADC2EN
);\

2541 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_ADC2EN
);\

2542 
UNUSED
(
tm´eg
); \

2544 
	#__HAL_RCC_ADC3_CLK_ENABLE
(èdØ{ \

	)

2545 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2546 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_ADC3EN
);\

2548 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_ADC3EN
);\

2549 
UNUSED
(
tm´eg
); \

2551 
	#__HAL_RCC_SDIO_CLK_ENABLE
(èdØ{ \

	)

2552 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2553 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SDIOEN
);\

2555 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SDIOEN
);\

2556 
UNUSED
(
tm´eg
); \

2558 
	#__HAL_RCC_SPI4_CLK_ENABLE
(èdØ{ \

	)

2559 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2560 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI4EN
);\

2562 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI4EN
);\

2563 
UNUSED
(
tm´eg
); \

2565 
	#__HAL_RCC_TIM10_CLK_ENABLE
(èdØ{ \

	)

2566 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2567 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM10EN
);\

2569 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM10EN
);\

2570 
UNUSED
(
tm´eg
); \

2573 
	#__HAL_RCC_SDIO_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_SDIOEN
))

	)

2574 
	#__HAL_RCC_SPI4_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_SPI4EN
))

	)

2575 
	#__HAL_RCC_TIM10_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_TIM10EN
))

	)

2576 
	#__HAL_RCC_TIM8_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_TIM8EN
))

	)

2577 
	#__HAL_RCC_ADC2_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_ADC2EN
))

	)

2578 
	#__HAL_RCC_ADC3_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_ADC3EN
))

	)

2590 
	#__HAL_RCC_SDIO_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SDIOEN
)è!ð
RESET
)

	)

2591 
	#__HAL_RCC_SPI4_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SPI4EN
)è!ð
RESET
)

	)

2592 
	#__HAL_RCC_TIM10_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM10EN
)è!ð
RESET
)

	)

2593 
	#__HAL_RCC_TIM8_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM8EN
)è!ð
RESET
)

	)

2594 
	#__HAL_RCC_ADC2_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_ADC2EN
)è!ð
RESET
)

	)

2595 
	#__HAL_RCC_ADC3_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_ADC3EN
)è!ð
RESET
)

	)

2597 
	#__HAL_RCC_SDIO_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SDIOEN
)è=ð
RESET
)

	)

2598 
	#__HAL_RCC_SPI4_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SPI4EN
)è=ð
RESET
)

	)

2599 
	#__HAL_RCC_TIM10_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM10EN
)è=ð
RESET
)

	)

2600 
	#__HAL_RCC_TIM8_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM8EN
)è=ð
RESET
)

	)

2601 
	#__HAL_RCC_ADC2_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_ADC2EN
)è=ð
RESET
)

	)

2602 
	#__HAL_RCC_ADC3_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_ADC3EN
)è=ð
RESET
)

	)

2611 
	#__HAL_RCC_GPIOD_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIODRST
))

	)

2612 
	#__HAL_RCC_GPIOE_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIOERST
))

	)

2613 
	#__HAL_RCC_GPIOF_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIOFRST
))

	)

2614 
	#__HAL_RCC_GPIOG_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIOGRST
))

	)

2615 
	#__HAL_RCC_GPIOI_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIOIRST
))

	)

2616 
	#__HAL_RCC_ETHMAC_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_ETHMACRST
))

	)

2617 
	#__HAL_RCC_USB_OTG_HS_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_OTGHRST
))

	)

2618 
	#__HAL_RCC_CRC_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_CRCRST
))

	)

2620 
	#__HAL_RCC_GPIOD_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIODRST
))

	)

2621 
	#__HAL_RCC_GPIOE_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIOERST
))

	)

2622 
	#__HAL_RCC_GPIOF_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIOFRST
))

	)

2623 
	#__HAL_RCC_GPIOG_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIOGRST
))

	)

2624 
	#__HAL_RCC_GPIOI_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIOIRST
))

	)

2625 
	#__HAL_RCC_ETHMAC_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_ETHMACRST
))

	)

2626 
	#__HAL_RCC_USB_OTG_HS_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_OTGHRST
))

	)

2627 
	#__HAL_RCC_CRC_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_CRCRST
))

	)

2636 
	#__HAL_RCC_AHB2_FORCE_RESET
(è(
RCC
->
AHB2RSTR
 = 0xFFFFFFFFU)

	)

2637 
	#__HAL_RCC_AHB2_RELEASE_RESET
(è(
RCC
->
AHB2RSTR
 = 0x00U)

	)

2639 #ià
defšed
(
STM32F407xx
)|| defšed(
STM32F417xx
)

2640 
	#__HAL_RCC_DCMI_FORCE_RESET
(è(
RCC
->
AHB2RSTR
 |ð(
RCC_AHB2RSTR_DCMIRST
))

	)

2641 
	#__HAL_RCC_DCMI_RELEASE_RESET
(è(
RCC
->
AHB2RSTR
 &ð~(
RCC_AHB2RSTR_DCMIRST
))

	)

2644 #ià
defšed
(
STM32F415xx
è|| defšed(
STM32F417xx
)

2645 
	#__HAL_RCC_CRYP_FORCE_RESET
(è(
RCC
->
AHB2RSTR
 |ð(
RCC_AHB2RSTR_CRYPRST
))

	)

2646 
	#__HAL_RCC_HASH_FORCE_RESET
(è(
RCC
->
AHB2RSTR
 |ð(
RCC_AHB2RSTR_HASHRST
))

	)

2648 
	#__HAL_RCC_CRYP_RELEASE_RESET
(è(
RCC
->
AHB2RSTR
 &ð~(
RCC_AHB2RSTR_CRYPRST
))

	)

2649 
	#__HAL_RCC_HASH_RELEASE_RESET
(è(
RCC
->
AHB2RSTR
 &ð~(
RCC_AHB2RSTR_HASHRST
))

	)

2652 
	#__HAL_RCC_USB_OTG_FS_FORCE_RESET
(è(
RCC
->
AHB2RSTR
 |ð(
RCC_AHB2RSTR_OTGFSRST
))

	)

2653 
	#__HAL_RCC_USB_OTG_FS_RELEASE_RESET
(è(
RCC
->
AHB2RSTR
 &ð~(
RCC_AHB2RSTR_OTGFSRST
))

	)

2655 
	#__HAL_RCC_RNG_FORCE_RESET
(è(
RCC
->
AHB2RSTR
 |ð(
RCC_AHB2RSTR_RNGRST
))

	)

2656 
	#__HAL_RCC_RNG_RELEASE_RESET
(è(
RCC
->
AHB2RSTR
 &ð~(
RCC_AHB2RSTR_RNGRST
))

	)

2665 
	#__HAL_RCC_AHB3_FORCE_RESET
(è(
RCC
->
AHB3RSTR
 = 0xFFFFFFFFU)

	)

2666 
	#__HAL_RCC_AHB3_RELEASE_RESET
(è(
RCC
->
AHB3RSTR
 = 0x00U)

	)

2668 
	#__HAL_RCC_FSMC_FORCE_RESET
(è(
RCC
->
AHB3RSTR
 |ð(
RCC_AHB3RSTR_FSMCRST
))

	)

2669 
	#__HAL_RCC_FSMC_RELEASE_RESET
(è(
RCC
->
AHB3RSTR
 &ð~(
RCC_AHB3RSTR_FSMCRST
))

	)

2678 
	#__HAL_RCC_TIM6_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM6RST
))

	)

2679 
	#__HAL_RCC_TIM7_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM7RST
))

	)

2680 
	#__HAL_RCC_TIM12_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM12RST
))

	)

2681 
	#__HAL_RCC_TIM13_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM13RST
))

	)

2682 
	#__HAL_RCC_TIM14_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM14RST
))

	)

2683 
	#__HAL_RCC_USART3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_USART3RST
))

	)

2684 
	#__HAL_RCC_UART4_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_UART4RST
))

	)

2685 
	#__HAL_RCC_UART5_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_UART5RST
))

	)

2686 
	#__HAL_RCC_CAN1_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_CAN1RST
))

	)

2687 
	#__HAL_RCC_CAN2_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_CAN2RST
))

	)

2688 
	#__HAL_RCC_DAC_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_DACRST
))

	)

2689 
	#__HAL_RCC_TIM2_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM2RST
))

	)

2690 
	#__HAL_RCC_TIM3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM3RST
))

	)

2691 
	#__HAL_RCC_TIM4_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM4RST
))

	)

2692 
	#__HAL_RCC_SPI3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_SPI3RST
))

	)

2693 
	#__HAL_RCC_I2C3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_I2C3RST
))

	)

2695 
	#__HAL_RCC_TIM2_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM2RST
))

	)

2696 
	#__HAL_RCC_TIM3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM3RST
))

	)

2697 
	#__HAL_RCC_TIM4_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM4RST
))

	)

2698 
	#__HAL_RCC_SPI3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_SPI3RST
))

	)

2699 
	#__HAL_RCC_I2C3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_I2C3RST
))

	)

2700 
	#__HAL_RCC_TIM6_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM6RST
))

	)

2701 
	#__HAL_RCC_TIM7_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM7RST
))

	)

2702 
	#__HAL_RCC_TIM12_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM12RST
))

	)

2703 
	#__HAL_RCC_TIM13_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM13RST
))

	)

2704 
	#__HAL_RCC_TIM14_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM14RST
))

	)

2705 
	#__HAL_RCC_USART3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_USART3RST
))

	)

2706 
	#__HAL_RCC_UART4_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_UART4RST
))

	)

2707 
	#__HAL_RCC_UART5_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_UART5RST
))

	)

2708 
	#__HAL_RCC_CAN1_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_CAN1RST
))

	)

2709 
	#__HAL_RCC_CAN2_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_CAN2RST
))

	)

2710 
	#__HAL_RCC_DAC_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_DACRST
))

	)

2719 
	#__HAL_RCC_TIM8_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_TIM8RST
))

	)

2720 
	#__HAL_RCC_SDIO_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_SDIORST
))

	)

2721 
	#__HAL_RCC_SPI4_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_SPI4RST
))

	)

2722 
	#__HAL_RCC_TIM10_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_TIM10RST
))

	)

2724 
	#__HAL_RCC_SDIO_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_SDIORST
))

	)

2725 
	#__HAL_RCC_SPI4_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_SPI4RST
))

	)

2726 
	#__HAL_RCC_TIM10_RELEASE_RESET
()(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_TIM10RST
))

	)

2727 
	#__HAL_RCC_TIM8_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_TIM8RST
))

	)

2740 
	#__HAL_RCC_GPIOD_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIODLPEN
))

	)

2741 
	#__HAL_RCC_GPIOE_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIOELPEN
))

	)

2742 
	#__HAL_RCC_GPIOF_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIOFLPEN
))

	)

2743 
	#__HAL_RCC_GPIOG_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIOGLPEN
))

	)

2744 
	#__HAL_RCC_GPIOI_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIOILPEN
))

	)

2745 
	#__HAL_RCC_SRAM2_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_SRAM2LPEN
))

	)

2746 
	#__HAL_RCC_ETHMAC_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_ETHMACLPEN
))

	)

2747 
	#__HAL_RCC_ETHMACTX_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_ETHMACTXLPEN
))

	)

2748 
	#__HAL_RCC_ETHMACRX_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_ETHMACRXLPEN
))

	)

2749 
	#__HAL_RCC_ETHMACPTP_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_ETHMACPTPLPEN
))

	)

2750 
	#__HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_OTGHSLPEN
))

	)

2751 
	#__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_OTGHSULPILPEN
))

	)

2752 
	#__HAL_RCC_CRC_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_CRCLPEN
))

	)

2753 
	#__HAL_RCC_FLITF_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_FLITFLPEN
))

	)

2754 
	#__HAL_RCC_SRAM1_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_SRAM1LPEN
))

	)

2755 
	#__HAL_RCC_BKPSRAM_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_BKPSRAMLPEN
))

	)

2757 
	#__HAL_RCC_GPIOD_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIODLPEN
))

	)

2758 
	#__HAL_RCC_GPIOE_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIOELPEN
))

	)

2759 
	#__HAL_RCC_GPIOF_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIOFLPEN
))

	)

2760 
	#__HAL_RCC_GPIOG_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIOGLPEN
))

	)

2761 
	#__HAL_RCC_GPIOI_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIOILPEN
))

	)

2762 
	#__HAL_RCC_SRAM2_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_SRAM2LPEN
))

	)

2763 
	#__HAL_RCC_ETHMAC_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_ETHMACLPEN
))

	)

2764 
	#__HAL_RCC_ETHMACTX_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_ETHMACTXLPEN
))

	)

2765 
	#__HAL_RCC_ETHMACRX_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_ETHMACRXLPEN
))

	)

2766 
	#__HAL_RCC_ETHMACPTP_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_ETHMACPTPLPEN
))

	)

2767 
	#__HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_OTGHSLPEN
))

	)

2768 
	#__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_OTGHSULPILPEN
))

	)

2769 
	#__HAL_RCC_CRC_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_CRCLPEN
))

	)

2770 
	#__HAL_RCC_FLITF_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_FLITFLPEN
))

	)

2771 
	#__HAL_RCC_SRAM1_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_SRAM1LPEN
))

	)

2772 
	#__HAL_RCC_BKPSRAM_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_BKPSRAMLPEN
))

	)

2785 
	#__HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB2LPENR
 |ð(
RCC_AHB2LPENR_OTGFSLPEN
))

	)

2786 
	#__HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB2LPENR
 &ð~(
RCC_AHB2LPENR_OTGFSLPEN
))

	)

2788 
	#__HAL_RCC_RNG_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB2LPENR
 |ð(
RCC_AHB2LPENR_RNGLPEN
))

	)

2789 
	#__HAL_RCC_RNG_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB2LPENR
 &ð~(
RCC_AHB2LPENR_RNGLPEN
))

	)

2791 #ià
defšed
(
STM32F407xx
)|| defšed(
STM32F417xx
)

2792 
	#__HAL_RCC_DCMI_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB2LPENR
 |ð(
RCC_AHB2LPENR_DCMILPEN
))

	)

2793 
	#__HAL_RCC_DCMI_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB2LPENR
 &ð~(
RCC_AHB2LPENR_DCMILPEN
))

	)

2796 #ià
defšed
(
STM32F415xx
è|| defšed(
STM32F417xx
)

2797 
	#__HAL_RCC_CRYP_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB2LPENR
 |ð(
RCC_AHB2LPENR_CRYPLPEN
))

	)

2798 
	#__HAL_RCC_HASH_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB2LPENR
 |ð(
RCC_AHB2LPENR_HASHLPEN
))

	)

2800 
	#__HAL_RCC_CRYP_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB2LPENR
 &ð~(
RCC_AHB2LPENR_CRYPLPEN
))

	)

2801 
	#__HAL_RCC_HASH_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB2LPENR
 &ð~(
RCC_AHB2LPENR_HASHLPEN
))

	)

2815 
	#__HAL_RCC_FSMC_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB3LPENR
 |ð(
RCC_AHB3LPENR_FSMCLPEN
))

	)

2816 
	#__HAL_RCC_FSMC_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB3LPENR
 &ð~(
RCC_AHB3LPENR_FSMCLPEN
))

	)

2829 
	#__HAL_RCC_TIM6_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM6LPEN
))

	)

2830 
	#__HAL_RCC_TIM7_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM7LPEN
))

	)

2831 
	#__HAL_RCC_TIM12_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM12LPEN
))

	)

2832 
	#__HAL_RCC_TIM13_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM13LPEN
))

	)

2833 
	#__HAL_RCC_TIM14_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM14LPEN
))

	)

2834 
	#__HAL_RCC_USART3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_USART3LPEN
))

	)

2835 
	#__HAL_RCC_UART4_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_UART4LPEN
))

	)

2836 
	#__HAL_RCC_UART5_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_UART5LPEN
))

	)

2837 
	#__HAL_RCC_CAN1_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_CAN1LPEN
))

	)

2838 
	#__HAL_RCC_CAN2_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_CAN2LPEN
))

	)

2839 
	#__HAL_RCC_DAC_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_DACLPEN
))

	)

2840 
	#__HAL_RCC_TIM2_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM2LPEN
))

	)

2841 
	#__HAL_RCC_TIM3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM3LPEN
))

	)

2842 
	#__HAL_RCC_TIM4_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM4LPEN
))

	)

2843 
	#__HAL_RCC_SPI3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_SPI3LPEN
))

	)

2844 
	#__HAL_RCC_I2C3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_I2C3LPEN
))

	)

2846 
	#__HAL_RCC_TIM2_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM2LPEN
))

	)

2847 
	#__HAL_RCC_TIM3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM3LPEN
))

	)

2848 
	#__HAL_RCC_TIM4_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM4LPEN
))

	)

2849 
	#__HAL_RCC_SPI3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_SPI3LPEN
))

	)

2850 
	#__HAL_RCC_I2C3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_I2C3LPEN
))

	)

2851 
	#__HAL_RCC_TIM6_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM6LPEN
))

	)

2852 
	#__HAL_RCC_TIM7_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM7LPEN
))

	)

2853 
	#__HAL_RCC_TIM12_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM12LPEN
))

	)

2854 
	#__HAL_RCC_TIM13_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM13LPEN
))

	)

2855 
	#__HAL_RCC_TIM14_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM14LPEN
))

	)

2856 
	#__HAL_RCC_USART3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_USART3LPEN
))

	)

2857 
	#__HAL_RCC_UART4_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_UART4LPEN
))

	)

2858 
	#__HAL_RCC_UART5_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_UART5LPEN
))

	)

2859 
	#__HAL_RCC_CAN1_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_CAN1LPEN
))

	)

2860 
	#__HAL_RCC_CAN2_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_CAN2LPEN
))

	)

2861 
	#__HAL_RCC_DAC_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_DACLPEN
))

	)

2874 
	#__HAL_RCC_TIM8_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_TIM8LPEN
))

	)

2875 
	#__HAL_RCC_ADC2_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_ADC2LPEN
))

	)

2876 
	#__HAL_RCC_ADC3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_ADC3LPEN
))

	)

2877 
	#__HAL_RCC_SDIO_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_SDIOLPEN
))

	)

2878 
	#__HAL_RCC_SPI4_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_SPI4LPEN
))

	)

2879 
	#__HAL_RCC_TIM10_CLK_SLEEP_ENABLE
()(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_TIM10LPEN
))

	)

2881 
	#__HAL_RCC_SDIO_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_SDIOLPEN
))

	)

2882 
	#__HAL_RCC_SPI4_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_SPI4LPEN
))

	)

2883 
	#__HAL_RCC_TIM10_CLK_SLEEP_DISABLE
()(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_TIM10LPEN
))

	)

2884 
	#__HAL_RCC_TIM8_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_TIM8LPEN
))

	)

2885 
	#__HAL_RCC_ADC2_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_ADC2LPEN
))

	)

2886 
	#__HAL_RCC_ADC3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_ADC3LPEN
))

	)

2894 #ià
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
)

2902 
	#__HAL_RCC_GPIOD_CLK_ENABLE
(èdØ{ \

	)

2903 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2904 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIODEN
);\

2906 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIODEN
);\

2907 
UNUSED
(
tm´eg
); \

2909 
	#__HAL_RCC_GPIOE_CLK_ENABLE
(èdØ{ \

	)

2910 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2911 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOEEN
);\

2913 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOEEN
);\

2914 
UNUSED
(
tm´eg
); \

2916 
	#__HAL_RCC_CRC_CLK_ENABLE
(èdØ{ \

	)

2917 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2918 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CRCEN
);\

2920 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CRCEN
);\

2921 
UNUSED
(
tm´eg
); \

2923 
	#__HAL_RCC_CCMDATARAMEN_CLK_ENABLE
(èdØ{ \

	)

2924 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2925 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CCMDATARAMEN
);\

2927 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CCMDATARAMEN
);\

2928 
UNUSED
(
tm´eg
); \

2931 
	#__HAL_RCC_GPIOD_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIODEN
))

	)

2932 
	#__HAL_RCC_GPIOE_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIOEEN
))

	)

2933 
	#__HAL_RCC_CRC_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_CRCEN
))

	)

2934 
	#__HAL_RCC_CCMDATARAMEN_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_CCMDATARAMEN
))

	)

2946 
	#__HAL_RCC_GPIOD_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIODEN
)è!ð
RESET
)

	)

2947 
	#__HAL_RCC_GPIOE_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOEEN
)è!ð
RESET
)

	)

2948 
	#__HAL_RCC_CRC_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_CRCEN
)è!ð
RESET
)

	)

2949 
	#__HAL_RCC_CCMDATARAMEN_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_CCMDATARAMEN
)è!ð
RESET
)

	)

2951 
	#__HAL_RCC_GPIOD_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIODEN
)è=ð
RESET
)

	)

2952 
	#__HAL_RCC_GPIOE_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOEEN
)è=ð
RESET
)

	)

2953 
	#__HAL_RCC_CRC_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_CRCEN
)è=ð
RESET
)

	)

2954 
	#__HAL_RCC_CCMDATARAMEN_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_CCMDATARAMEN
)è=ð
RESET
)

	)

2966 
	#__HAL_RCC_USB_OTG_FS_CLK_ENABLE
(èdØ{(
RCC
->
AHB2ENR
 |ð(
RCC_AHB2ENR_OTGFSEN
));\

	)

2967 
__HAL_RCC_SYSCFG_CLK_ENABLE
();\

2970 
	#__HAL_RCC_USB_OTG_FS_CLK_DISABLE
(è(
RCC
->
AHB2ENR
 &ð~(
RCC_AHB2ENR_OTGFSEN
))

	)

2982 
	#__HAL_RCC_USB_OTG_FS_IS_CLK_ENABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_OTGFSEN
)è!ð
RESET
)

	)

2983 
	#__HAL_RCC_USB_OTG_FS_IS_CLK_DISABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_OTGFSEN
)è=ð
RESET
)

	)

2995 
	#__HAL_RCC_TIM2_CLK_ENABLE
(èdØ{ \

	)

2996 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

2997 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM2EN
);\

2999 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM2EN
);\

3000 
UNUSED
(
tm´eg
); \

3002 
	#__HAL_RCC_TIM3_CLK_ENABLE
(èdØ{ \

	)

3003 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3004 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM3EN
);\

3006 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM3EN
);\

3007 
UNUSED
(
tm´eg
); \

3009 
	#__HAL_RCC_TIM4_CLK_ENABLE
(èdØ{ \

	)

3010 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3011 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM4EN
);\

3013 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM4EN
);\

3014 
UNUSED
(
tm´eg
); \

3016 
	#__HAL_RCC_SPI3_CLK_ENABLE
(èdØ{ \

	)

3017 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3018 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_SPI3EN
);\

3020 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_SPI3EN
);\

3021 
UNUSED
(
tm´eg
); \

3023 
	#__HAL_RCC_I2C3_CLK_ENABLE
(èdØ{ \

	)

3024 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3025 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_I2C3EN
);\

3027 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_I2C3EN
);\

3028 
UNUSED
(
tm´eg
); \

3030 
	#__HAL_RCC_TIM2_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM2EN
))

	)

3031 
	#__HAL_RCC_TIM3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM3EN
))

	)

3032 
	#__HAL_RCC_TIM4_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM4EN
))

	)

3033 
	#__HAL_RCC_SPI3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_SPI3EN
))

	)

3034 
	#__HAL_RCC_I2C3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_I2C3EN
))

	)

3046 
	#__HAL_RCC_TIM2_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM2EN
)è!ð
RESET
)

	)

3047 
	#__HAL_RCC_TIM3_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM3EN
)è!ð
RESET
)

	)

3048 
	#__HAL_RCC_TIM4_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM4EN
)è!ð
RESET
)

	)

3049 
	#__HAL_RCC_SPI3_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_SPI3EN
)è!ð
RESET
)

	)

3050 
	#__HAL_RCC_I2C3_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_I2C3EN
)è!ð
RESET
)

	)

3052 
	#__HAL_RCC_TIM2_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM2EN
)è=ð
RESET
)

	)

3053 
	#__HAL_RCC_TIM3_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM3EN
)è=ð
RESET
)

	)

3054 
	#__HAL_RCC_TIM4_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM4EN
)è=ð
RESET
)

	)

3055 
	#__HAL_RCC_SPI3_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_SPI3EN
)è=ð
RESET
)

	)

3056 
	#__HAL_RCC_I2C3_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_I2C3EN
)è=ð
RESET
)

	)

3068 
	#__HAL_RCC_SDIO_CLK_ENABLE
(èdØ{ \

	)

3069 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3070 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SDIOEN
);\

3072 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SDIOEN
);\

3073 
UNUSED
(
tm´eg
); \

3075 
	#__HAL_RCC_SPI4_CLK_ENABLE
(èdØ{ \

	)

3076 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3077 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI4EN
);\

3079 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI4EN
);\

3080 
UNUSED
(
tm´eg
); \

3082 
	#__HAL_RCC_TIM10_CLK_ENABLE
(èdØ{ \

	)

3083 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3084 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM10EN
);\

3086 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM10EN
);\

3087 
UNUSED
(
tm´eg
); \

3090 
	#__HAL_RCC_SDIO_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_SDIOEN
))

	)

3091 
	#__HAL_RCC_SPI4_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_SPI4EN
))

	)

3092 
	#__HAL_RCC_TIM10_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_TIM10EN
))

	)

3104 
	#__HAL_RCC_SDIO_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SDIOEN
)è!ð
RESET
)

	)

3105 
	#__HAL_RCC_SPI4_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SPI4EN
)è!ð
RESET
)

	)

3106 
	#__HAL_RCC_TIM10_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM10EN
)è!ð
RESET
)

	)

3108 
	#__HAL_RCC_SDIO_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SDIOEN
)è=ð
RESET
)

	)

3109 
	#__HAL_RCC_SPI4_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SPI4EN
)è=ð
RESET
)

	)

3110 
	#__HAL_RCC_TIM10_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM10EN
)è=ð
RESET
)

	)

3118 
	#__HAL_RCC_AHB1_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 = 0xFFFFFFFFU)

	)

3119 
	#__HAL_RCC_GPIOD_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIODRST
))

	)

3120 
	#__HAL_RCC_GPIOE_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIOERST
))

	)

3121 
	#__HAL_RCC_CRC_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_CRCRST
))

	)

3123 
	#__HAL_RCC_AHB1_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 = 0x00U)

	)

3124 
	#__HAL_RCC_GPIOD_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIODRST
))

	)

3125 
	#__HAL_RCC_GPIOE_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIOERST
))

	)

3126 
	#__HAL_RCC_CRC_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_CRCRST
))

	)

3135 
	#__HAL_RCC_AHB2_FORCE_RESET
(è(
RCC
->
AHB2RSTR
 = 0xFFFFFFFFU)

	)

3136 
	#__HAL_RCC_USB_OTG_FS_FORCE_RESET
(è(
RCC
->
AHB2RSTR
 |ð(
RCC_AHB2RSTR_OTGFSRST
))

	)

3138 
	#__HAL_RCC_AHB2_RELEASE_RESET
(è(
RCC
->
AHB2RSTR
 = 0x00U)

	)

3139 
	#__HAL_RCC_USB_OTG_FS_RELEASE_RESET
(è(
RCC
->
AHB2RSTR
 &ð~(
RCC_AHB2RSTR_OTGFSRST
))

	)

3148 
	#__HAL_RCC_APB1_FORCE_RESET
(è(
RCC
->
APB1RSTR
 = 0xFFFFFFFFU)

	)

3149 
	#__HAL_RCC_TIM2_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM2RST
))

	)

3150 
	#__HAL_RCC_TIM3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM3RST
))

	)

3151 
	#__HAL_RCC_TIM4_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM4RST
))

	)

3152 
	#__HAL_RCC_SPI3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_SPI3RST
))

	)

3153 
	#__HAL_RCC_I2C3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_I2C3RST
))

	)

3155 
	#__HAL_RCC_APB1_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 = 0x00U)

	)

3156 
	#__HAL_RCC_TIM2_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM2RST
))

	)

3157 
	#__HAL_RCC_TIM3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM3RST
))

	)

3158 
	#__HAL_RCC_TIM4_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM4RST
))

	)

3159 
	#__HAL_RCC_SPI3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_SPI3RST
))

	)

3160 
	#__HAL_RCC_I2C3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_I2C3RST
))

	)

3169 
	#__HAL_RCC_APB2_FORCE_RESET
(è(
RCC
->
APB2RSTR
 = 0xFFFFFFFFU)

	)

3170 
	#__HAL_RCC_SDIO_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_SDIORST
))

	)

3171 
	#__HAL_RCC_SPI4_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_SPI4RST
))

	)

3172 
	#__HAL_RCC_TIM10_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_TIM10RST
))

	)

3174 
	#__HAL_RCC_APB2_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 = 0x00U)

	)

3175 
	#__HAL_RCC_SDIO_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_SDIORST
))

	)

3176 
	#__HAL_RCC_SPI4_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_SPI4RST
))

	)

3177 
	#__HAL_RCC_TIM10_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_TIM10RST
))

	)

3186 
	#__HAL_RCC_AHB3_FORCE_RESET
(è(
RCC
->
AHB3RSTR
 = 0xFFFFFFFFU)

	)

3187 
	#__HAL_RCC_AHB3_RELEASE_RESET
(è(
RCC
->
AHB3RSTR
 = 0x00U)

	)

3200 
	#__HAL_RCC_GPIOD_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIODLPEN
))

	)

3201 
	#__HAL_RCC_GPIOE_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIOELPEN
))

	)

3202 
	#__HAL_RCC_CRC_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_CRCLPEN
))

	)

3203 
	#__HAL_RCC_FLITF_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_FLITFLPEN
))

	)

3204 
	#__HAL_RCC_SRAM1_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_SRAM1LPEN
))

	)

3206 
	#__HAL_RCC_GPIOD_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIODLPEN
))

	)

3207 
	#__HAL_RCC_GPIOE_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIOELPEN
))

	)

3208 
	#__HAL_RCC_CRC_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_CRCLPEN
))

	)

3209 
	#__HAL_RCC_FLITF_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_FLITFLPEN
))

	)

3210 
	#__HAL_RCC_SRAM1_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_SRAM1LPEN
))

	)

3223 
	#__HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB2LPENR
 |ð(
RCC_AHB2LPENR_OTGFSLPEN
))

	)

3225 
	#__HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB2LPENR
 &ð~(
RCC_AHB2LPENR_OTGFSLPEN
))

	)

3238 
	#__HAL_RCC_TIM2_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM2LPEN
))

	)

3239 
	#__HAL_RCC_TIM3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM3LPEN
))

	)

3240 
	#__HAL_RCC_TIM4_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM4LPEN
))

	)

3241 
	#__HAL_RCC_SPI3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_SPI3LPEN
))

	)

3242 
	#__HAL_RCC_I2C3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_I2C3LPEN
))

	)

3244 
	#__HAL_RCC_TIM2_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM2LPEN
))

	)

3245 
	#__HAL_RCC_TIM3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM3LPEN
))

	)

3246 
	#__HAL_RCC_TIM4_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM4LPEN
))

	)

3247 
	#__HAL_RCC_SPI3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_SPI3LPEN
))

	)

3248 
	#__HAL_RCC_I2C3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_I2C3LPEN
))

	)

3261 
	#__HAL_RCC_SDIO_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_SDIOLPEN
))

	)

3262 
	#__HAL_RCC_SPI4_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_SPI4LPEN
))

	)

3263 
	#__HAL_RCC_TIM10_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_TIM10LPEN
))

	)

3265 
	#__HAL_RCC_SDIO_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_SDIOLPEN
))

	)

3266 
	#__HAL_RCC_SPI4_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_SPI4LPEN
))

	)

3267 
	#__HAL_RCC_TIM10_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_TIM10LPEN
))

	)

3275 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

3283 
	#__HAL_RCC_CRC_CLK_ENABLE
(èdØ{ \

	)

3284 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3285 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CRCEN
);\

3287 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CRCEN
);\

3288 
UNUSED
(
tm´eg
); \

3290 
	#__HAL_RCC_RNG_CLK_ENABLE
(èdØ{ \

	)

3291 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3292 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_RNGEN
);\

3294 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_RNGEN
);\

3295 
UNUSED
(
tm´eg
); \

3297 
	#__HAL_RCC_CRC_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_CRCEN
))

	)

3298 
	#__HAL_RCC_RNG_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_RNGEN
))

	)

3310 
	#__HAL_RCC_CRC_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_CRCEN
)è!ð
RESET
)

	)

3311 
	#__HAL_RCC_RNG_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_RNGEN
)è!ð
RESET
)

	)

3313 
	#__HAL_RCC_CRC_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_CRCEN
)è=ð
RESET
)

	)

3314 
	#__HAL_RCC_RNG_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_RNGEN
)è=ð
RESET
)

	)

3323 
	#__HAL_RCC_TIM6_CLK_ENABLE
(èdØ{ \

	)

3324 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3325 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM6EN
);\

3327 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM6EN
);\

3328 
UNUSED
(
tm´eg
); \

3330 
	#__HAL_RCC_LPTIM1_CLK_ENABLE
(èdØ{ \

	)

3331 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3332 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_LPTIM1EN
);\

3334 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_LPTIM1EN
);\

3335 
UNUSED
(
tm´eg
); \

3337 
	#__HAL_RCC_RTCAPB_CLK_ENABLE
(èdØ{ \

	)

3338 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3339 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_RTCAPBEN
);\

3341 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_RTCAPBEN
);\

3342 
UNUSED
(
tm´eg
); \

3344 
	#__HAL_RCC_FMPI2C1_CLK_ENABLE
(èdØ{ \

	)

3345 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3346 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_FMPI2C1EN
);\

3348 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_FMPI2C1EN
);\

3349 
UNUSED
(
tm´eg
); \

3351 
	#__HAL_RCC_DAC_CLK_ENABLE
(èdØ{ \

	)

3352 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3353 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_DACEN
);\

3355 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_DACEN
);\

3356 
UNUSED
(
tm´eg
); \

3359 
	#__HAL_RCC_TIM6_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM6EN
))

	)

3360 
	#__HAL_RCC_RTCAPB_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_RTCAPBEN
))

	)

3361 
	#__HAL_RCC_LPTIM1_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_LPTIM1EN
))

	)

3362 
	#__HAL_RCC_FMPI2C1_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_FMPI2C1EN
))

	)

3363 
	#__HAL_RCC_DAC_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_DACEN
))

	)

3375 
	#__HAL_RCC_TIM6_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM6EN
)è!ð
RESET
)

	)

3376 
	#__HAL_RCC_RTCAPB_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_RTCAPBEN
)è!ð
RESET
)

	)

3377 
	#__HAL_RCC_LPTIM1_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_LPTIM1EN
)è!ð
RESET
)

	)

3378 
	#__HAL_RCC_FMPI2C1_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_FMPI2C1EN
)è!ð
RESET
)

	)

3379 
	#__HAL_RCC_DAC_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_DACEN
)è!ð
RESET
)

	)

3381 
	#__HAL_RCC_TIM6_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM6EN
)è=ð
RESET
)

	)

3382 
	#__HAL_RCC_RTCAPB_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_RTCAPBEN
)è=ð
RESET
)

	)

3383 
	#__HAL_RCC_LPTIM1_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_LPTIM1EN
)è=ð
RESET
)

	)

3384 
	#__HAL_RCC_FMPI2C1_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_FMPI2C1EN
)è=ð
RESET
)

	)

3385 
	#__HAL_RCC_DAC_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_DACEN
)è=ð
RESET
)

	)

3394 
	#__HAL_RCC_SPI5_CLK_ENABLE
(èdØ{ \

	)

3395 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3396 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI5EN
);\

3398 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI5EN
);\

3399 
UNUSED
(
tm´eg
); \

3401 
	#__HAL_RCC_EXTIT_CLK_ENABLE
(èdØ{ \

	)

3402 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3403 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_EXTITEN
);\

3405 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_EXTITEN
);\

3406 
UNUSED
(
tm´eg
); \

3408 
	#__HAL_RCC_SPI5_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_SPI5EN
))

	)

3409 
	#__HAL_RCC_EXTIT_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_EXTITEN
))

	)

3421 
	#__HAL_RCC_SPI5_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SPI5EN
)è!ð
RESET
)

	)

3422 
	#__HAL_RCC_EXTIT_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_EXTITEN
)è!ð
RESET
)

	)

3424 
	#__HAL_RCC_SPI5_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SPI5EN
)è=ð
RESET
)

	)

3425 
	#__HAL_RCC_EXTIT_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_EXTITEN
)è=ð
RESET
)

	)

3434 
	#__HAL_RCC_CRC_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_CRCRST
))

	)

3435 
	#__HAL_RCC_RNG_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_RNGRST
))

	)

3436 
	#__HAL_RCC_CRC_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_CRCRST
))

	)

3437 
	#__HAL_RCC_RNG_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_RNGRST
))

	)

3446 
	#__HAL_RCC_AHB2_FORCE_RESET
()

	)

3447 
	#__HAL_RCC_AHB2_RELEASE_RESET
()

	)

3456 
	#__HAL_RCC_AHB3_FORCE_RESET
()

	)

3457 
	#__HAL_RCC_AHB3_RELEASE_RESET
()

	)

3466 
	#__HAL_RCC_TIM6_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM6RST
))

	)

3467 
	#__HAL_RCC_LPTIM1_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_LPTIM1RST
))

	)

3468 
	#__HAL_RCC_FMPI2C1_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_FMPI2C1RST
))

	)

3469 
	#__HAL_RCC_DAC_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_DACRST
))

	)

3471 
	#__HAL_RCC_TIM6_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM6RST
))

	)

3472 
	#__HAL_RCC_LPTIM1_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_LPTIM1RST
))

	)

3473 
	#__HAL_RCC_FMPI2C1_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_FMPI2C1RST
))

	)

3474 
	#__HAL_RCC_DAC_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_DACRST
))

	)

3483 
	#__HAL_RCC_SPI5_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_SPI5RST
))

	)

3484 
	#__HAL_RCC_SPI5_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_SPI5RST
))

	)

3497 
	#__HAL_RCC_RNG_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_RNGLPEN
))

	)

3498 
	#__HAL_RCC_CRC_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_CRCLPEN
))

	)

3499 
	#__HAL_RCC_FLITF_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_FLITFLPEN
))

	)

3500 
	#__HAL_RCC_SRAM1_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_SRAM1LPEN
))

	)

3502 
	#__HAL_RCC_RNG_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_RNGLPEN
))

	)

3503 
	#__HAL_RCC_CRC_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_CRCLPEN
))

	)

3504 
	#__HAL_RCC_FLITF_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_FLITFLPEN
))

	)

3505 
	#__HAL_RCC_SRAM1_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_SRAM1LPEN
))

	)

3514 
	#__HAL_RCC_TIM6_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM6LPEN
))

	)

3515 
	#__HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_LPTIM1LPEN
))

	)

3516 
	#__HAL_RCC_RTCAPB_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_RTCAPBLPEN
))

	)

3517 
	#__HAL_RCC_FMPI2C1_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_FMPI2C1LPEN
))

	)

3518 
	#__HAL_RCC_DAC_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_DACLPEN
))

	)

3520 
	#__HAL_RCC_TIM6_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM6LPEN
))

	)

3521 
	#__HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_LPTIM1LPEN
))

	)

3522 
	#__HAL_RCC_RTCAPB_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_RTCAPBLPEN
))

	)

3523 
	#__HAL_RCC_FMPI2C1_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_FMPI2C1LPEN
))

	)

3524 
	#__HAL_RCC_DAC_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_DACLPEN
))

	)

3533 
	#__HAL_RCC_SPI5_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_SPI5LPEN
))

	)

3534 
	#__HAL_RCC_EXTIT_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_EXTITLPEN
))

	)

3535 
	#__HAL_RCC_SPI5_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_SPI5LPEN
))

	)

3536 
	#__HAL_RCC_EXTIT_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_EXTITLPEN
))

	)

3545 #ià
defšed
(
STM32F411xE
)

3553 
	#__HAL_RCC_CCMDATARAMEN_CLK_ENABLE
(èdØ{ \

	)

3554 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3555 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CCMDATARAMEN
);\

3557 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CCMDATARAMEN
);\

3558 
UNUSED
(
tm´eg
); \

3560 
	#__HAL_RCC_GPIOD_CLK_ENABLE
(èdØ{ \

	)

3561 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3562 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIODEN
);\

3564 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIODEN
);\

3565 
UNUSED
(
tm´eg
); \

3567 
	#__HAL_RCC_GPIOE_CLK_ENABLE
(èdØ{ \

	)

3568 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3569 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOEEN
);\

3571 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOEEN
);\

3572 
UNUSED
(
tm´eg
); \

3574 
	#__HAL_RCC_CRC_CLK_ENABLE
(èdØ{ \

	)

3575 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3576 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CRCEN
);\

3578 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CRCEN
);\

3579 
UNUSED
(
tm´eg
); \

3581 
	#__HAL_RCC_GPIOD_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIODEN
))

	)

3582 
	#__HAL_RCC_GPIOE_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIOEEN
))

	)

3583 
	#__HAL_RCC_CCMDATARAMEN_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_CCMDATARAMEN
))

	)

3584 
	#__HAL_RCC_CRC_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_CRCEN
))

	)

3596 
	#__HAL_RCC_GPIOD_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIODEN
)è!ð
RESET
)

	)

3597 
	#__HAL_RCC_GPIOE_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOEEN
)è!ð
RESET
)

	)

3598 
	#__HAL_RCC_CCMDATARAMEN_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_CCMDATARAMEN
)è!ð
RESET
)

	)

3599 
	#__HAL_RCC_CRC_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_CRCEN
)è!ð
RESET
)

	)

3601 
	#__HAL_RCC_GPIOD_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIODEN
)è=ð
RESET
)

	)

3602 
	#__HAL_RCC_GPIOE_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOEEN
)è=ð
RESET
)

	)

3603 
	#__HAL_RCC_CCMDATARAMEN_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_CCMDATARAMEN
)è=ð
RESET
)

	)

3604 
	#__HAL_RCC_CRC_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_CRCEN
)è=ð
RESET
)

	)

3616 
	#__HAL_RCC_USB_OTG_FS_CLK_ENABLE
(èdØ{(
RCC
->
AHB2ENR
 |ð(
RCC_AHB2ENR_OTGFSEN
));\

	)

3617 
__HAL_RCC_SYSCFG_CLK_ENABLE
();\

3620 
	#__HAL_RCC_USB_OTG_FS_CLK_DISABLE
(è(
RCC
->
AHB2ENR
 &ð~(
RCC_AHB2ENR_OTGFSEN
))

	)

3632 
	#__HAL_RCC_USB_OTG_FS_IS_CLK_ENABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_OTGFSEN
)è!ð
RESET
)

	)

3633 
	#__HAL_RCC_USB_OTG_FS_IS_CLK_DISABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_OTGFSEN
)è=ð
RESET
)

	)

3645 
	#__HAL_RCC_TIM2_CLK_ENABLE
(èdØ{ \

	)

3646 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3647 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM2EN
);\

3649 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM2EN
);\

3650 
UNUSED
(
tm´eg
); \

3652 
	#__HAL_RCC_TIM3_CLK_ENABLE
(èdØ{ \

	)

3653 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3654 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM3EN
);\

3656 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM3EN
);\

3657 
UNUSED
(
tm´eg
); \

3659 
	#__HAL_RCC_TIM4_CLK_ENABLE
(èdØ{ \

	)

3660 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3661 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM4EN
);\

3663 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM4EN
);\

3664 
UNUSED
(
tm´eg
); \

3666 
	#__HAL_RCC_SPI3_CLK_ENABLE
(èdØ{ \

	)

3667 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3668 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_SPI3EN
);\

3670 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_SPI3EN
);\

3671 
UNUSED
(
tm´eg
); \

3673 
	#__HAL_RCC_I2C3_CLK_ENABLE
(èdØ{ \

	)

3674 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3675 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_I2C3EN
);\

3677 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_I2C3EN
);\

3678 
UNUSED
(
tm´eg
); \

3680 
	#__HAL_RCC_TIM2_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM2EN
))

	)

3681 
	#__HAL_RCC_TIM3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM3EN
))

	)

3682 
	#__HAL_RCC_TIM4_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM4EN
))

	)

3683 
	#__HAL_RCC_SPI3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_SPI3EN
))

	)

3684 
	#__HAL_RCC_I2C3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_I2C3EN
))

	)

3696 
	#__HAL_RCC_TIM2_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM2EN
)è!ð
RESET
)

	)

3697 
	#__HAL_RCC_TIM3_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM3EN
)è!ð
RESET
)

	)

3698 
	#__HAL_RCC_TIM4_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM4EN
)è!ð
RESET
)

	)

3699 
	#__HAL_RCC_SPI3_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_SPI3EN
)è!ð
RESET
)

	)

3700 
	#__HAL_RCC_I2C3_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_I2C3EN
)è!ð
RESET
)

	)

3702 
	#__HAL_RCC_TIM2_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM2EN
)è=ð
RESET
)

	)

3703 
	#__HAL_RCC_TIM3_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM3EN
)è=ð
RESET
)

	)

3704 
	#__HAL_RCC_TIM4_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM4EN
)è=ð
RESET
)

	)

3705 
	#__HAL_RCC_SPI3_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_SPI3EN
)è=ð
RESET
)

	)

3706 
	#__HAL_RCC_I2C3_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_I2C3EN
)è=ð
RESET
)

	)

3715 
	#__HAL_RCC_SPI5_CLK_ENABLE
(èdØ{ \

	)

3716 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3717 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI5EN
);\

3719 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI5EN
);\

3720 
UNUSED
(
tm´eg
); \

3722 
	#__HAL_RCC_SDIO_CLK_ENABLE
(èdØ{ \

	)

3723 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3724 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SDIOEN
);\

3726 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SDIOEN
);\

3727 
UNUSED
(
tm´eg
); \

3729 
	#__HAL_RCC_SPI4_CLK_ENABLE
(èdØ{ \

	)

3730 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3731 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI4EN
);\

3733 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI4EN
);\

3734 
UNUSED
(
tm´eg
); \

3736 
	#__HAL_RCC_TIM10_CLK_ENABLE
(èdØ{ \

	)

3737 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3738 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM10EN
);\

3740 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM10EN
);\

3741 
UNUSED
(
tm´eg
); \

3743 
	#__HAL_RCC_SDIO_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_SDIOEN
))

	)

3744 
	#__HAL_RCC_SPI4_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_SPI4EN
))

	)

3745 
	#__HAL_RCC_TIM10_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_TIM10EN
))

	)

3746 
	#__HAL_RCC_SPI5_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_SPI5EN
))

	)

3758 
	#__HAL_RCC_SDIO_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SDIOEN
)è!ð
RESET
)

	)

3759 
	#__HAL_RCC_SPI4_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SPI4EN
)è!ð
RESET
)

	)

3760 
	#__HAL_RCC_TIM10_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM10EN
)è!ð
RESET
)

	)

3761 
	#__HAL_RCC_SPI5_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SPI5EN
)è!ð
RESET
)

	)

3763 
	#__HAL_RCC_SDIO_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SDIOEN
)è=ð
RESET
)

	)

3764 
	#__HAL_RCC_SPI4_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SPI4EN
)è=ð
RESET
)

	)

3765 
	#__HAL_RCC_TIM10_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM10EN
)è=ð
RESET
)

	)

3766 
	#__HAL_RCC_SPI5_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SPI5EN
)è=ð
RESET
)

	)

3775 
	#__HAL_RCC_GPIOD_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIODRST
))

	)

3776 
	#__HAL_RCC_GPIOE_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIOERST
))

	)

3777 
	#__HAL_RCC_CRC_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_CRCRST
))

	)

3779 
	#__HAL_RCC_GPIOD_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIODRST
))

	)

3780 
	#__HAL_RCC_GPIOE_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIOERST
))

	)

3781 
	#__HAL_RCC_CRC_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_CRCRST
))

	)

3790 
	#__HAL_RCC_AHB2_FORCE_RESET
(è(
RCC
->
AHB2RSTR
 = 0xFFFFFFFFU)

	)

3791 
	#__HAL_RCC_USB_OTG_FS_FORCE_RESET
(è(
RCC
->
AHB2RSTR
 |ð(
RCC_AHB2RSTR_OTGFSRST
))

	)

3793 
	#__HAL_RCC_AHB2_RELEASE_RESET
(è(
RCC
->
AHB2RSTR
 = 0x00U)

	)

3794 
	#__HAL_RCC_USB_OTG_FS_RELEASE_RESET
(è(
RCC
->
AHB2RSTR
 &ð~(
RCC_AHB2RSTR_OTGFSRST
))

	)

3803 
	#__HAL_RCC_AHB3_FORCE_RESET
(è(
RCC
->
AHB3RSTR
 = 0xFFFFFFFFU)

	)

3804 
	#__HAL_RCC_AHB3_RELEASE_RESET
(è(
RCC
->
AHB3RSTR
 = 0x00U)

	)

3813 
	#__HAL_RCC_TIM2_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM2RST
))

	)

3814 
	#__HAL_RCC_TIM3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM3RST
))

	)

3815 
	#__HAL_RCC_TIM4_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM4RST
))

	)

3816 
	#__HAL_RCC_SPI3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_SPI3RST
))

	)

3817 
	#__HAL_RCC_I2C3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_I2C3RST
))

	)

3819 
	#__HAL_RCC_TIM2_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM2RST
))

	)

3820 
	#__HAL_RCC_TIM3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM3RST
))

	)

3821 
	#__HAL_RCC_TIM4_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM4RST
))

	)

3822 
	#__HAL_RCC_SPI3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_SPI3RST
))

	)

3823 
	#__HAL_RCC_I2C3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_I2C3RST
))

	)

3832 
	#__HAL_RCC_SPI5_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_SPI5RST
))

	)

3833 
	#__HAL_RCC_SDIO_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_SDIORST
))

	)

3834 
	#__HAL_RCC_SPI4_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_SPI4RST
))

	)

3835 
	#__HAL_RCC_TIM10_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_TIM10RST
))

	)

3837 
	#__HAL_RCC_SDIO_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_SDIORST
))

	)

3838 
	#__HAL_RCC_SPI4_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_SPI4RST
))

	)

3839 
	#__HAL_RCC_TIM10_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_TIM10RST
))

	)

3840 
	#__HAL_RCC_SPI5_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_SPI5RST
))

	)

3853 
	#__HAL_RCC_GPIOD_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIODLPEN
))

	)

3854 
	#__HAL_RCC_GPIOE_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIOELPEN
))

	)

3855 
	#__HAL_RCC_CRC_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_CRCLPEN
))

	)

3856 
	#__HAL_RCC_FLITF_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_FLITFLPEN
))

	)

3857 
	#__HAL_RCC_SRAM1_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_SRAM1LPEN
))

	)

3859 
	#__HAL_RCC_GPIOD_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIODLPEN
))

	)

3860 
	#__HAL_RCC_GPIOE_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIOELPEN
))

	)

3861 
	#__HAL_RCC_CRC_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_CRCLPEN
))

	)

3862 
	#__HAL_RCC_FLITF_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_FLITFLPEN
))

	)

3863 
	#__HAL_RCC_SRAM1_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_SRAM1LPEN
))

	)

3876 
	#__HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB2LPENR
 |ð(
RCC_AHB2LPENR_OTGFSLPEN
))

	)

3877 
	#__HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB2LPENR
 &ð~(
RCC_AHB2LPENR_OTGFSLPEN
))

	)

3886 
	#__HAL_RCC_TIM2_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM2LPEN
))

	)

3887 
	#__HAL_RCC_TIM3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM3LPEN
))

	)

3888 
	#__HAL_RCC_TIM4_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM4LPEN
))

	)

3889 
	#__HAL_RCC_SPI3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_SPI3LPEN
))

	)

3890 
	#__HAL_RCC_I2C3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_I2C3LPEN
))

	)

3892 
	#__HAL_RCC_TIM2_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM2LPEN
))

	)

3893 
	#__HAL_RCC_TIM3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM3LPEN
))

	)

3894 
	#__HAL_RCC_TIM4_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM4LPEN
))

	)

3895 
	#__HAL_RCC_SPI3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_SPI3LPEN
))

	)

3896 
	#__HAL_RCC_I2C3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_I2C3LPEN
))

	)

3905 
	#__HAL_RCC_SPI5_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_SPI5LPEN
))

	)

3906 
	#__HAL_RCC_SDIO_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_SDIOLPEN
))

	)

3907 
	#__HAL_RCC_SPI4_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_SPI4LPEN
))

	)

3908 
	#__HAL_RCC_TIM10_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_TIM10LPEN
))

	)

3910 
	#__HAL_RCC_SDIO_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_SDIOLPEN
))

	)

3911 
	#__HAL_RCC_SPI4_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_SPI4LPEN
))

	)

3912 
	#__HAL_RCC_TIM10_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_TIM10LPEN
))

	)

3913 
	#__HAL_RCC_SPI5_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_SPI5LPEN
))

	)

3921 #ià
defšed
(
STM32F446xx
)

3929 
	#__HAL_RCC_BKPSRAM_CLK_ENABLE
(èdØ{ \

	)

3930 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3931 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_BKPSRAMEN
);\

3933 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_BKPSRAMEN
);\

3934 
UNUSED
(
tm´eg
); \

3936 
	#__HAL_RCC_CCMDATARAMEN_CLK_ENABLE
(èdØ{ \

	)

3937 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3938 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CCMDATARAMEN
);\

3940 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CCMDATARAMEN
);\

3941 
UNUSED
(
tm´eg
); \

3943 
	#__HAL_RCC_CRC_CLK_ENABLE
(èdØ{ \

	)

3944 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3945 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CRCEN
);\

3947 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CRCEN
);\

3948 
UNUSED
(
tm´eg
); \

3950 
	#__HAL_RCC_GPIOD_CLK_ENABLE
(èdØ{ \

	)

3951 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3952 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIODEN
);\

3954 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIODEN
);\

3955 
UNUSED
(
tm´eg
); \

3957 
	#__HAL_RCC_GPIOE_CLK_ENABLE
(èdØ{ \

	)

3958 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3959 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOEEN
);\

3961 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOEEN
);\

3962 
UNUSED
(
tm´eg
); \

3964 
	#__HAL_RCC_GPIOF_CLK_ENABLE
(èdØ{ \

	)

3965 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3966 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOFEN
);\

3968 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOFEN
);\

3969 
UNUSED
(
tm´eg
); \

3971 
	#__HAL_RCC_GPIOG_CLK_ENABLE
(èdØ{ \

	)

3972 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3973 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOGEN
);\

3975 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOGEN
);\

3976 
UNUSED
(
tm´eg
); \

3978 
	#__HAL_RCC_USB_OTG_HS_CLK_ENABLE
(èdØ{ \

	)

3979 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3980 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_OTGHSEN
);\

3982 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_OTGHSEN
);\

3983 
UNUSED
(
tm´eg
); \

3985 
	#__HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE
(èdØ{ \

	)

3986 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

3987 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_OTGHSULPIEN
);\

3989 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_OTGHSULPIEN
);\

3990 
UNUSED
(
tm´eg
); \

3992 
	#__HAL_RCC_GPIOD_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIODEN
))

	)

3993 
	#__HAL_RCC_GPIOE_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIOEEN
))

	)

3994 
	#__HAL_RCC_GPIOF_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIOFEN
))

	)

3995 
	#__HAL_RCC_GPIOG_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIOGEN
))

	)

3996 
	#__HAL_RCC_USB_OTG_HS_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_OTGHSEN
))

	)

3997 
	#__HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_OTGHSULPIEN
))

	)

3998 
	#__HAL_RCC_BKPSRAM_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_BKPSRAMEN
))

	)

3999 
	#__HAL_RCC_CCMDATARAMEN_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_CCMDATARAMEN
))

	)

4000 
	#__HAL_RCC_CRC_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_CRCEN
))

	)

4012 
	#__HAL_RCC_GPIOD_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIODEN
)è!ð
RESET
)

	)

4013 
	#__HAL_RCC_GPIOE_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOEEN
)è!ð
RESET
)

	)

4014 
	#__HAL_RCC_GPIOF_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOFEN
)è!ð
RESET
)

	)

4015 
	#__HAL_RCC_GPIOG_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOGEN
)è!ð
RESET
)

	)

4016 
	#__HAL_RCC_USB_OTG_HS_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_OTGHSEN
)è!ð
RESET
)

	)

4017 
	#__HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_OTGHSULPIEN
)è!ð
RESET
)

	)

4018 
	#__HAL_RCC_BKPSRAM_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_BKPSRAMEN
)è!ð
RESET
)

	)

4019 
	#__HAL_RCC_CCMDATARAMEN_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_CCMDATARAMEN
))!ð
RESET
)

	)

4020 
	#__HAL_RCC_CRC_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_CRCEN
)è!ð
RESET
)

	)

4022 
	#__HAL_RCC_GPIOD_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIODEN
)è=ð
RESET
)

	)

4023 
	#__HAL_RCC_GPIOE_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOEEN
)è=ð
RESET
)

	)

4024 
	#__HAL_RCC_GPIOF_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOFEN
)è=ð
RESET
)

	)

4025 
	#__HAL_RCC_GPIOG_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOGEN
)è=ð
RESET
)

	)

4026 
	#__HAL_RCC_USB_OTG_HS_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_OTGHSEN
)è=ð
RESET
)

	)

4027 
	#__HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_OTGHSULPIEN
)è=ð
RESET
)

	)

4028 
	#__HAL_RCC_BKPSRAM_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_BKPSRAMEN
)è=ð
RESET
)

	)

4029 
	#__HAL_RCC_CCMDATARAMEN_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_CCMDATARAMEN
)è=ð
RESET
)

	)

4030 
	#__HAL_RCC_CRC_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_CRCEN
)è=ð
RESET
)

	)

4042 
	#__HAL_RCC_DCMI_CLK_ENABLE
(èdØ{ \

	)

4043 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4044 
SET_BIT
(
RCC
->
AHB2ENR
, 
RCC_AHB2ENR_DCMIEN
);\

4046 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB2ENR
, 
RCC_AHB2ENR_DCMIEN
);\

4047 
UNUSED
(
tm´eg
); \

4049 
	#__HAL_RCC_DCMI_CLK_DISABLE
(è(
RCC
->
AHB2ENR
 &ð~(
RCC_AHB2ENR_DCMIEN
))

	)

4050 
	#__HAL_RCC_USB_OTG_FS_CLK_ENABLE
(èdØ{(
RCC
->
AHB2ENR
 |ð(
RCC_AHB2ENR_OTGFSEN
));\

	)

4051 
__HAL_RCC_SYSCFG_CLK_ENABLE
();\

4054 
	#__HAL_RCC_USB_OTG_FS_CLK_DISABLE
(è(
RCC
->
AHB2ENR
 &ð~(
RCC_AHB2ENR_OTGFSEN
))

	)

4056 
	#__HAL_RCC_RNG_CLK_ENABLE
(èdØ{ \

	)

4057 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4058 
SET_BIT
(
RCC
->
AHB2ENR
, 
RCC_AHB2ENR_RNGEN
);\

4060 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB2ENR
, 
RCC_AHB2ENR_RNGEN
);\

4061 
UNUSED
(
tm´eg
); \

4063 
	#__HAL_RCC_RNG_CLK_DISABLE
(è(
RCC
->
AHB2ENR
 &ð~(
RCC_AHB2ENR_RNGEN
))

	)

4075 
	#__HAL_RCC_DCMI_IS_CLK_ENABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_DCMIEN
)è!ð
RESET
)

	)

4076 
	#__HAL_RCC_DCMI_IS_CLK_DISABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_DCMIEN
)è=ð
RESET
)

	)

4078 
	#__HAL_RCC_USB_OTG_FS_IS_CLK_ENABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_OTGFSEN
)è!ð
RESET
)

	)

4079 
	#__HAL_RCC_USB_OTG_FS_IS_CLK_DISABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_OTGFSEN
)è=ð
RESET
)

	)

4081 
	#__HAL_RCC_RNG_IS_CLK_ENABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_RNGEN
)è!ð
RESET
)

	)

4082 
	#__HAL_RCC_RNG_IS_CLK_DISABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_RNGEN
)è=ð
RESET
)

	)

4094 
	#__HAL_RCC_FMC_CLK_ENABLE
(èdØ{ \

	)

4095 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4096 
SET_BIT
(
RCC
->
AHB3ENR
, 
RCC_AHB3ENR_FMCEN
);\

4098 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB3ENR
, 
RCC_AHB3ENR_FMCEN
);\

4099 
UNUSED
(
tm´eg
); \

4101 
	#__HAL_RCC_QSPI_CLK_ENABLE
(èdØ{ \

	)

4102 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4103 
SET_BIT
(
RCC
->
AHB3ENR
, 
RCC_AHB3ENR_QSPIEN
);\

4105 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB3ENR
, 
RCC_AHB3ENR_QSPIEN
);\

4106 
UNUSED
(
tm´eg
); \

4109 
	#__HAL_RCC_FMC_CLK_DISABLE
(è(
RCC
->
AHB3ENR
 &ð~(
RCC_AHB3ENR_FMCEN
))

	)

4110 
	#__HAL_RCC_QSPI_CLK_DISABLE
(è(
RCC
->
AHB3ENR
 &ð~(
RCC_AHB3ENR_QSPIEN
))

	)

4122 
	#__HAL_RCC_FMC_IS_CLK_ENABLED
(è((
RCC
->
AHB3ENR
 & (
RCC_AHB3ENR_FMCEN
)è!ð
RESET
)

	)

4123 
	#__HAL_RCC_QSPI_IS_CLK_ENABLED
(è((
RCC
->
AHB3ENR
 & (
RCC_AHB3ENR_QSPIEN
)è!ð
RESET
)

	)

4125 
	#__HAL_RCC_FMC_IS_CLK_DISABLED
(è((
RCC
->
AHB3ENR
 & (
RCC_AHB3ENR_FMCEN
)è=ð
RESET
)

	)

4126 
	#__HAL_RCC_QSPI_IS_CLK_DISABLED
(è((
RCC
->
AHB3ENR
 & (
RCC_AHB3ENR_QSPIEN
)è=ð
RESET
)

	)

4138 
	#__HAL_RCC_TIM6_CLK_ENABLE
(èdØ{ \

	)

4139 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4140 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM6EN
);\

4142 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM6EN
);\

4143 
UNUSED
(
tm´eg
); \

4145 
	#__HAL_RCC_TIM7_CLK_ENABLE
(èdØ{ \

	)

4146 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4147 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM7EN
);\

4149 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM7EN
);\

4150 
UNUSED
(
tm´eg
); \

4152 
	#__HAL_RCC_TIM12_CLK_ENABLE
(èdØ{ \

	)

4153 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4154 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM12EN
);\

4156 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM12EN
);\

4157 
UNUSED
(
tm´eg
); \

4159 
	#__HAL_RCC_TIM13_CLK_ENABLE
(èdØ{ \

	)

4160 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4161 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM13EN
);\

4163 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM13EN
);\

4164 
UNUSED
(
tm´eg
); \

4166 
	#__HAL_RCC_TIM14_CLK_ENABLE
(èdØ{ \

	)

4167 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4168 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM14EN
);\

4170 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM14EN
);\

4171 
UNUSED
(
tm´eg
); \

4173 
	#__HAL_RCC_SPDIFRX_CLK_ENABLE
(èdØ{ \

	)

4174 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4175 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_SPDIFRXEN
);\

4177 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_SPDIFRXEN
);\

4178 
UNUSED
(
tm´eg
); \

4180 
	#__HAL_RCC_USART3_CLK_ENABLE
(èdØ{ \

	)

4181 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4182 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_USART3EN
);\

4184 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_USART3EN
);\

4185 
UNUSED
(
tm´eg
); \

4187 
	#__HAL_RCC_UART4_CLK_ENABLE
(èdØ{ \

	)

4188 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4189 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART4EN
);\

4191 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART4EN
);\

4192 
UNUSED
(
tm´eg
); \

4194 
	#__HAL_RCC_UART5_CLK_ENABLE
(èdØ{ \

	)

4195 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4196 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART5EN
);\

4198 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART5EN
);\

4199 
UNUSED
(
tm´eg
); \

4201 
	#__HAL_RCC_FMPI2C1_CLK_ENABLE
(èdØ{ \

	)

4202 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4203 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_FMPI2C1EN
);\

4205 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_FMPI2C1EN
);\

4206 
UNUSED
(
tm´eg
); \

4208 
	#__HAL_RCC_CAN1_CLK_ENABLE
(èdØ{ \

	)

4209 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4210 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CAN1EN
);\

4212 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CAN1EN
);\

4213 
UNUSED
(
tm´eg
); \

4215 
	#__HAL_RCC_CAN2_CLK_ENABLE
(èdØ{ \

	)

4216 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4217 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CAN2EN
);\

4219 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CAN2EN
);\

4220 
UNUSED
(
tm´eg
); \

4222 
	#__HAL_RCC_CEC_CLK_ENABLE
(èdØ{ \

	)

4223 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4224 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CECEN
);\

4226 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CECEN
);\

4227 
UNUSED
(
tm´eg
); \

4229 
	#__HAL_RCC_DAC_CLK_ENABLE
(èdØ{ \

	)

4230 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4231 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_DACEN
);\

4233 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_DACEN
);\

4234 
UNUSED
(
tm´eg
); \

4236 
	#__HAL_RCC_TIM2_CLK_ENABLE
(èdØ{ \

	)

4237 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4238 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM2EN
);\

4240 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM2EN
);\

4241 
UNUSED
(
tm´eg
); \

4243 
	#__HAL_RCC_TIM3_CLK_ENABLE
(èdØ{ \

	)

4244 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4245 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM3EN
);\

4247 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM3EN
);\

4248 
UNUSED
(
tm´eg
); \

4250 
	#__HAL_RCC_TIM4_CLK_ENABLE
(èdØ{ \

	)

4251 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4252 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM4EN
);\

4254 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM4EN
);\

4255 
UNUSED
(
tm´eg
); \

4257 
	#__HAL_RCC_SPI3_CLK_ENABLE
(èdØ{ \

	)

4258 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4259 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_SPI3EN
);\

4261 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_SPI3EN
);\

4262 
UNUSED
(
tm´eg
); \

4264 
	#__HAL_RCC_I2C3_CLK_ENABLE
(èdØ{ \

	)

4265 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4266 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_I2C3EN
);\

4268 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_I2C3EN
);\

4269 
UNUSED
(
tm´eg
); \

4271 
	#__HAL_RCC_TIM2_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM2EN
))

	)

4272 
	#__HAL_RCC_TIM3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM3EN
))

	)

4273 
	#__HAL_RCC_TIM4_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM4EN
))

	)

4274 
	#__HAL_RCC_SPI3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_SPI3EN
))

	)

4275 
	#__HAL_RCC_I2C3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_I2C3EN
))

	)

4276 
	#__HAL_RCC_TIM6_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM6EN
))

	)

4277 
	#__HAL_RCC_TIM7_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM7EN
))

	)

4278 
	#__HAL_RCC_TIM12_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM12EN
))

	)

4279 
	#__HAL_RCC_TIM13_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM13EN
))

	)

4280 
	#__HAL_RCC_TIM14_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM14EN
))

	)

4281 
	#__HAL_RCC_SPDIFRX_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_SPDIFRXEN
))

	)

4282 
	#__HAL_RCC_USART3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_USART3EN
))

	)

4283 
	#__HAL_RCC_UART4_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_UART4EN
))

	)

4284 
	#__HAL_RCC_UART5_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_UART5EN
))

	)

4285 
	#__HAL_RCC_FMPI2C1_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_FMPI2C1EN
))

	)

4286 
	#__HAL_RCC_CAN1_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_CAN1EN
))

	)

4287 
	#__HAL_RCC_CAN2_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_CAN2EN
))

	)

4288 
	#__HAL_RCC_CEC_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_CECEN
))

	)

4289 
	#__HAL_RCC_DAC_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_DACEN
))

	)

4301 
	#__HAL_RCC_TIM2_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM2EN
)è!ð
RESET
)

	)

4302 
	#__HAL_RCC_TIM3_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM3EN
)è!ð
RESET
)

	)

4303 
	#__HAL_RCC_TIM4_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM4EN
)è!ð
RESET
)

	)

4304 
	#__HAL_RCC_SPI3_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_SPI3EN
)è!ð
RESET
)

	)

4305 
	#__HAL_RCC_I2C3_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_I2C3EN
)è!ð
RESET
)

	)

4306 
	#__HAL_RCC_TIM6_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM6EN
)è!ð
RESET
)

	)

4307 
	#__HAL_RCC_TIM7_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM7EN
)è!ð
RESET
)

	)

4308 
	#__HAL_RCC_TIM12_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM12EN
)è!ð
RESET
)

	)

4309 
	#__HAL_RCC_TIM13_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM13EN
)è!ð
RESET
)

	)

4310 
	#__HAL_RCC_TIM14_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM14EN
)è!ð
RESET
)

	)

4311 
	#__HAL_RCC_SPDIFRX_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_SPDIFRXEN
)è!ð
RESET
)

	)

4312 
	#__HAL_RCC_USART3_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_USART3EN
)è!ð
RESET
)

	)

4313 
	#__HAL_RCC_UART4_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_UART4EN
)è!ð
RESET
)

	)

4314 
	#__HAL_RCC_UART5_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_UART5EN
)è!ð
RESET
)

	)

4315 
	#__HAL_RCC_FMPI2C1_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_FMPI2C1EN
)è!ð
RESET
)

	)

4316 
	#__HAL_RCC_CAN1_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_CAN1EN
)è!ð
RESET
)

	)

4317 
	#__HAL_RCC_CAN2_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_CAN2EN
)è!ð
RESET
)

	)

4318 
	#__HAL_RCC_CEC_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_CECEN
)è!ð
RESET
)

	)

4319 
	#__HAL_RCC_DAC_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_DACEN
)è!ð
RESET
)

	)

4321 
	#__HAL_RCC_TIM2_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM2EN
)è=ð
RESET
)

	)

4322 
	#__HAL_RCC_TIM3_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM3EN
)è=ð
RESET
)

	)

4323 
	#__HAL_RCC_TIM4_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM4EN
)è=ð
RESET
)

	)

4324 
	#__HAL_RCC_SPI3_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_SPI3EN
)è=ð
RESET
)

	)

4325 
	#__HAL_RCC_I2C3_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_I2C3EN
)è=ð
RESET
)

	)

4326 
	#__HAL_RCC_TIM6_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM6EN
)è=ð
RESET
)

	)

4327 
	#__HAL_RCC_TIM7_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM7EN
)è=ð
RESET
)

	)

4328 
	#__HAL_RCC_TIM12_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM12EN
)è=ð
RESET
)

	)

4329 
	#__HAL_RCC_TIM13_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM13EN
)è=ð
RESET
)

	)

4330 
	#__HAL_RCC_TIM14_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM14EN
)è=ð
RESET
)

	)

4331 
	#__HAL_RCC_SPDIFRX_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_SPDIFRXEN
)è=ð
RESET
)

	)

4332 
	#__HAL_RCC_USART3_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_USART3EN
)è=ð
RESET
)

	)

4333 
	#__HAL_RCC_UART4_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_UART4EN
)è=ð
RESET
)

	)

4334 
	#__HAL_RCC_UART5_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_UART5EN
)è=ð
RESET
)

	)

4335 
	#__HAL_RCC_FMPI2C1_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_FMPI2C1EN
)è=ð
RESET
)

	)

4336 
	#__HAL_RCC_CAN1_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_CAN1EN
)è=ð
RESET
)

	)

4337 
	#__HAL_RCC_CAN2_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_CAN2EN
)è=ð
RESET
)

	)

4338 
	#__HAL_RCC_CEC_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_CECEN
)è=ð
RESET
)

	)

4339 
	#__HAL_RCC_DAC_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_DACEN
)è=ð
RESET
)

	)

4351 
	#__HAL_RCC_TIM8_CLK_ENABLE
(èdØ{ \

	)

4352 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4353 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM8EN
);\

4355 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM8EN
);\

4356 
UNUSED
(
tm´eg
); \

4358 
	#__HAL_RCC_ADC2_CLK_ENABLE
(èdØ{ \

	)

4359 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4360 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_ADC2EN
);\

4362 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_ADC2EN
);\

4363 
UNUSED
(
tm´eg
); \

4365 
	#__HAL_RCC_ADC3_CLK_ENABLE
(èdØ{ \

	)

4366 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4367 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_ADC3EN
);\

4369 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_ADC3EN
);\

4370 
UNUSED
(
tm´eg
); \

4372 
	#__HAL_RCC_SAI1_CLK_ENABLE
(èdØ{ \

	)

4373 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4374 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SAI1EN
);\

4376 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SAI1EN
);\

4377 
UNUSED
(
tm´eg
); \

4379 
	#__HAL_RCC_SAI2_CLK_ENABLE
(èdØ{ \

	)

4380 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4381 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SAI2EN
);\

4383 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SAI2EN
);\

4384 
UNUSED
(
tm´eg
); \

4386 
	#__HAL_RCC_SDIO_CLK_ENABLE
(èdØ{ \

	)

4387 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4388 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SDIOEN
);\

4390 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SDIOEN
);\

4391 
UNUSED
(
tm´eg
); \

4393 
	#__HAL_RCC_SPI4_CLK_ENABLE
(èdØ{ \

	)

4394 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4395 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI4EN
);\

4397 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI4EN
);\

4398 
UNUSED
(
tm´eg
); \

4400 
	#__HAL_RCC_TIM10_CLK_ENABLE
(èdØ{ \

	)

4401 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4402 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM10EN
);\

4404 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM10EN
);\

4405 
UNUSED
(
tm´eg
); \

4407 
	#__HAL_RCC_SDIO_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_SDIOEN
))

	)

4408 
	#__HAL_RCC_SPI4_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_SPI4EN
))

	)

4409 
	#__HAL_RCC_TIM10_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_TIM10EN
))

	)

4410 
	#__HAL_RCC_TIM8_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_TIM8EN
))

	)

4411 
	#__HAL_RCC_ADC2_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_ADC2EN
))

	)

4412 
	#__HAL_RCC_ADC3_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_ADC3EN
))

	)

4413 
	#__HAL_RCC_SAI1_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_SAI1EN
))

	)

4414 
	#__HAL_RCC_SAI2_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_SAI2EN
))

	)

4426 
	#__HAL_RCC_SDIO_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SDIOEN
)è!ð
RESET
)

	)

4427 
	#__HAL_RCC_SPI4_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SPI4EN
)è!ð
RESET
)

	)

4428 
	#__HAL_RCC_TIM10_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM10EN
)è!ð
RESET
)

	)

4429 
	#__HAL_RCC_TIM8_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM8EN
)è!ð
RESET
)

	)

4430 
	#__HAL_RCC_ADC2_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_ADC2EN
)è!ð
RESET
)

	)

4431 
	#__HAL_RCC_ADC3_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_ADC3EN
)è!ð
RESET
)

	)

4432 
	#__HAL_RCC_SAI1_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SAI1EN
)è!ð
RESET
)

	)

4433 
	#__HAL_RCC_SAI2_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SAI2EN
)è!ð
RESET
)

	)

4435 
	#__HAL_RCC_SDIO_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SDIOEN
)è=ð
RESET
)

	)

4436 
	#__HAL_RCC_SPI4_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SPI4EN
)è=ð
RESET
)

	)

4437 
	#__HAL_RCC_TIM10_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM10EN
)è=ð
RESET
)

	)

4438 
	#__HAL_RCC_TIM8_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM8EN
)è=ð
RESET
)

	)

4439 
	#__HAL_RCC_ADC2_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_ADC2EN
)è=ð
RESET
)

	)

4440 
	#__HAL_RCC_ADC3_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_ADC3EN
)è=ð
RESET
)

	)

4441 
	#__HAL_RCC_SAI1_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SAI1EN
)è=ð
RESET
)

	)

4442 
	#__HAL_RCC_SAI2_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SAI2EN
)è=ð
RESET
)

	)

4451 
	#__HAL_RCC_GPIOD_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIODRST
))

	)

4452 
	#__HAL_RCC_GPIOE_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIOERST
))

	)

4453 
	#__HAL_RCC_GPIOF_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIOFRST
))

	)

4454 
	#__HAL_RCC_GPIOG_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIOGRST
))

	)

4455 
	#__HAL_RCC_USB_OTG_HS_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_OTGHRST
))

	)

4456 
	#__HAL_RCC_CRC_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_CRCRST
))

	)

4458 
	#__HAL_RCC_GPIOD_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIODRST
))

	)

4459 
	#__HAL_RCC_GPIOE_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIOERST
))

	)

4460 
	#__HAL_RCC_GPIOF_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIOFRST
))

	)

4461 
	#__HAL_RCC_GPIOG_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIOGRST
))

	)

4462 
	#__HAL_RCC_USB_OTG_HS_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_OTGHRST
))

	)

4463 
	#__HAL_RCC_CRC_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_CRCRST
))

	)

4472 
	#__HAL_RCC_AHB2_FORCE_RESET
(è(
RCC
->
AHB2RSTR
 = 0xFFFFFFFFU)

	)

4473 
	#__HAL_RCC_USB_OTG_FS_FORCE_RESET
(è(
RCC
->
AHB2RSTR
 |ð(
RCC_AHB2RSTR_OTGFSRST
))

	)

4474 
	#__HAL_RCC_RNG_FORCE_RESET
(è(
RCC
->
AHB2RSTR
 |ð(
RCC_AHB2RSTR_RNGRST
))

	)

4475 
	#__HAL_RCC_DCMI_FORCE_RESET
(è(
RCC
->
AHB2RSTR
 |ð(
RCC_AHB2RSTR_DCMIRST
))

	)

4477 
	#__HAL_RCC_AHB2_RELEASE_RESET
(è(
RCC
->
AHB2RSTR
 = 0x00U)

	)

4478 
	#__HAL_RCC_USB_OTG_FS_RELEASE_RESET
(è(
RCC
->
AHB2RSTR
 &ð~(
RCC_AHB2RSTR_OTGFSRST
))

	)

4479 
	#__HAL_RCC_RNG_RELEASE_RESET
(è(
RCC
->
AHB2RSTR
 &ð~(
RCC_AHB2RSTR_RNGRST
))

	)

4480 
	#__HAL_RCC_DCMI_RELEASE_RESET
(è(
RCC
->
AHB2RSTR
 &ð~(
RCC_AHB2RSTR_DCMIRST
))

	)

4489 
	#__HAL_RCC_AHB3_FORCE_RESET
(è(
RCC
->
AHB3RSTR
 = 0xFFFFFFFFU)

	)

4490 
	#__HAL_RCC_AHB3_RELEASE_RESET
(è(
RCC
->
AHB3RSTR
 = 0x00U)

	)

4492 
	#__HAL_RCC_FMC_FORCE_RESET
(è(
RCC
->
AHB3RSTR
 |ð(
RCC_AHB3RSTR_FMCRST
))

	)

4493 
	#__HAL_RCC_QSPI_FORCE_RESET
(è(
RCC
->
AHB3RSTR
 |ð(
RCC_AHB3RSTR_QSPIRST
))

	)

4495 
	#__HAL_RCC_FMC_RELEASE_RESET
(è(
RCC
->
AHB3RSTR
 &ð~(
RCC_AHB3RSTR_FMCRST
))

	)

4496 
	#__HAL_RCC_QSPI_RELEASE_RESET
(è(
RCC
->
AHB3RSTR
 &ð~(
RCC_AHB3RSTR_QSPIRST
))

	)

4505 
	#__HAL_RCC_TIM6_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM6RST
))

	)

4506 
	#__HAL_RCC_TIM7_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM7RST
))

	)

4507 
	#__HAL_RCC_TIM12_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM12RST
))

	)

4508 
	#__HAL_RCC_TIM13_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM13RST
))

	)

4509 
	#__HAL_RCC_TIM14_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM14RST
))

	)

4510 
	#__HAL_RCC_SPDIFRX_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_SPDIFRXRST
))

	)

4511 
	#__HAL_RCC_USART3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_USART3RST
))

	)

4512 
	#__HAL_RCC_UART4_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_UART4RST
))

	)

4513 
	#__HAL_RCC_UART5_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_UART5RST
))

	)

4514 
	#__HAL_RCC_FMPI2C1_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_FMPI2C1RST
))

	)

4515 
	#__HAL_RCC_CAN1_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_CAN1RST
))

	)

4516 
	#__HAL_RCC_CAN2_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_CAN2RST
))

	)

4517 
	#__HAL_RCC_CEC_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_CECRST
))

	)

4518 
	#__HAL_RCC_DAC_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_DACRST
))

	)

4519 
	#__HAL_RCC_TIM2_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM2RST
))

	)

4520 
	#__HAL_RCC_TIM3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM3RST
))

	)

4521 
	#__HAL_RCC_TIM4_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM4RST
))

	)

4522 
	#__HAL_RCC_SPI3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_SPI3RST
))

	)

4523 
	#__HAL_RCC_I2C3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_I2C3RST
))

	)

4525 
	#__HAL_RCC_TIM2_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM2RST
))

	)

4526 
	#__HAL_RCC_TIM3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM3RST
))

	)

4527 
	#__HAL_RCC_TIM4_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM4RST
))

	)

4528 
	#__HAL_RCC_SPI3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_SPI3RST
))

	)

4529 
	#__HAL_RCC_I2C3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_I2C3RST
))

	)

4530 
	#__HAL_RCC_TIM6_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM6RST
))

	)

4531 
	#__HAL_RCC_TIM7_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM7RST
))

	)

4532 
	#__HAL_RCC_TIM12_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM12RST
))

	)

4533 
	#__HAL_RCC_TIM13_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM13RST
))

	)

4534 
	#__HAL_RCC_TIM14_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM14RST
))

	)

4535 
	#__HAL_RCC_SPDIFRX_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_SPDIFRXRST
))

	)

4536 
	#__HAL_RCC_USART3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_USART3RST
))

	)

4537 
	#__HAL_RCC_UART4_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_UART4RST
))

	)

4538 
	#__HAL_RCC_UART5_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_UART5RST
))

	)

4539 
	#__HAL_RCC_FMPI2C1_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_FMPI2C1RST
))

	)

4540 
	#__HAL_RCC_CAN1_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_CAN1RST
))

	)

4541 
	#__HAL_RCC_CAN2_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_CAN2RST
))

	)

4542 
	#__HAL_RCC_CEC_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_CECRST
))

	)

4543 
	#__HAL_RCC_DAC_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_DACRST
))

	)

4552 
	#__HAL_RCC_TIM8_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_TIM8RST
))

	)

4553 
	#__HAL_RCC_SAI1_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_SAI1RST
))

	)

4554 
	#__HAL_RCC_SAI2_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_SAI2RST
))

	)

4555 
	#__HAL_RCC_SDIO_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_SDIORST
))

	)

4556 
	#__HAL_RCC_SPI4_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_SPI4RST
))

	)

4557 
	#__HAL_RCC_TIM10_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_TIM10RST
))

	)

4559 
	#__HAL_RCC_SDIO_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_SDIORST
))

	)

4560 
	#__HAL_RCC_SPI4_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_SPI4RST
))

	)

4561 
	#__HAL_RCC_TIM10_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_TIM10RST
))

	)

4562 
	#__HAL_RCC_TIM8_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_TIM8RST
))

	)

4563 
	#__HAL_RCC_SAI1_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_SAI1RST
))

	)

4564 
	#__HAL_RCC_SAI2_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_SAI2RST
))

	)

4577 
	#__HAL_RCC_GPIOD_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIODLPEN
))

	)

4578 
	#__HAL_RCC_GPIOE_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIOELPEN
))

	)

4579 
	#__HAL_RCC_GPIOF_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIOFLPEN
))

	)

4580 
	#__HAL_RCC_GPIOG_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIOGLPEN
))

	)

4581 
	#__HAL_RCC_SRAM2_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_SRAM2LPEN
))

	)

4582 
	#__HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_OTGHSLPEN
))

	)

4583 
	#__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_OTGHSULPILPEN
))

	)

4584 
	#__HAL_RCC_CRC_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_CRCLPEN
))

	)

4585 
	#__HAL_RCC_FLITF_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_FLITFLPEN
))

	)

4586 
	#__HAL_RCC_SRAM1_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_SRAM1LPEN
))

	)

4587 
	#__HAL_RCC_BKPSRAM_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_BKPSRAMLPEN
))

	)

4589 
	#__HAL_RCC_GPIOD_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIODLPEN
))

	)

4590 
	#__HAL_RCC_GPIOE_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIOELPEN
))

	)

4591 
	#__HAL_RCC_GPIOF_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIOFLPEN
))

	)

4592 
	#__HAL_RCC_GPIOG_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIOGLPEN
))

	)

4593 
	#__HAL_RCC_SRAM2_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_SRAM2LPEN
))

	)

4594 
	#__HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_OTGHSLPEN
))

	)

4595 
	#__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_OTGHSULPILPEN
))

	)

4596 
	#__HAL_RCC_CRC_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_CRCLPEN
))

	)

4597 
	#__HAL_RCC_FLITF_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_FLITFLPEN
))

	)

4598 
	#__HAL_RCC_SRAM1_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_SRAM1LPEN
))

	)

4599 
	#__HAL_RCC_BKPSRAM_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_BKPSRAMLPEN
))

	)

4612 
	#__HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB2LPENR
 |ð(
RCC_AHB2LPENR_OTGFSLPEN
))

	)

4613 
	#__HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB2LPENR
 &ð~(
RCC_AHB2LPENR_OTGFSLPEN
))

	)

4615 
	#__HAL_RCC_RNG_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB2LPENR
 |ð(
RCC_AHB2LPENR_RNGLPEN
))

	)

4616 
	#__HAL_RCC_RNG_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB2LPENR
 &ð~(
RCC_AHB2LPENR_RNGLPEN
))

	)

4618 
	#__HAL_RCC_DCMI_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB2LPENR
 |ð(
RCC_AHB2LPENR_DCMILPEN
))

	)

4619 
	#__HAL_RCC_DCMI_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB2LPENR
 &ð~(
RCC_AHB2LPENR_DCMILPEN
))

	)

4632 
	#__HAL_RCC_FMC_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB3LPENR
 |ð(
RCC_AHB3LPENR_FMCLPEN
))

	)

4633 
	#__HAL_RCC_QSPI_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB3LPENR
 |ð(
RCC_AHB3LPENR_QSPILPEN
))

	)

4635 
	#__HAL_RCC_FMC_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB3LPENR
 &ð~(
RCC_AHB3LPENR_FMCLPEN
))

	)

4636 
	#__HAL_RCC_QSPI_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB3LPENR
 &ð~(
RCC_AHB3LPENR_QSPILPEN
))

	)

4649 
	#__HAL_RCC_TIM6_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM6LPEN
))

	)

4650 
	#__HAL_RCC_TIM7_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM7LPEN
))

	)

4651 
	#__HAL_RCC_TIM12_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM12LPEN
))

	)

4652 
	#__HAL_RCC_TIM13_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM13LPEN
))

	)

4653 
	#__HAL_RCC_TIM14_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM14LPEN
))

	)

4654 
	#__HAL_RCC_SPDIFRX_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_SPDIFRXLPEN
))

	)

4655 
	#__HAL_RCC_USART3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_USART3LPEN
))

	)

4656 
	#__HAL_RCC_UART4_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_UART4LPEN
))

	)

4657 
	#__HAL_RCC_UART5_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_UART5LPEN
))

	)

4658 
	#__HAL_RCC_FMPI2C1_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_FMPI2C1LPEN
))

	)

4659 
	#__HAL_RCC_CAN1_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_CAN1LPEN
))

	)

4660 
	#__HAL_RCC_CAN2_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_CAN2LPEN
))

	)

4661 
	#__HAL_RCC_CEC_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_CECLPEN
))

	)

4662 
	#__HAL_RCC_DAC_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_DACLPEN
))

	)

4663 
	#__HAL_RCC_TIM2_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM2LPEN
))

	)

4664 
	#__HAL_RCC_TIM3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM3LPEN
))

	)

4665 
	#__HAL_RCC_TIM4_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM4LPEN
))

	)

4666 
	#__HAL_RCC_SPI3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_SPI3LPEN
))

	)

4667 
	#__HAL_RCC_I2C3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_I2C3LPEN
))

	)

4669 
	#__HAL_RCC_TIM2_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM2LPEN
))

	)

4670 
	#__HAL_RCC_TIM3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM3LPEN
))

	)

4671 
	#__HAL_RCC_TIM4_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM4LPEN
))

	)

4672 
	#__HAL_RCC_SPI3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_SPI3LPEN
))

	)

4673 
	#__HAL_RCC_I2C3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_I2C3LPEN
))

	)

4674 
	#__HAL_RCC_TIM6_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM6LPEN
))

	)

4675 
	#__HAL_RCC_TIM7_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM7LPEN
))

	)

4676 
	#__HAL_RCC_TIM12_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM12LPEN
))

	)

4677 
	#__HAL_RCC_TIM13_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM13LPEN
))

	)

4678 
	#__HAL_RCC_TIM14_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM14LPEN
))

	)

4679 
	#__HAL_RCC_SPDIFRX_CLK_SLEEP_DISABLE
()(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_SPDIFRXLPEN
))

	)

4680 
	#__HAL_RCC_USART3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_USART3LPEN
))

	)

4681 
	#__HAL_RCC_UART4_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_UART4LPEN
))

	)

4682 
	#__HAL_RCC_UART5_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_UART5LPEN
))

	)

4683 
	#__HAL_RCC_FMPI2C1_CLK_SLEEP_DISABLE
()(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_FMPI2C1LPEN
))

	)

4684 
	#__HAL_RCC_CAN1_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_CAN1LPEN
))

	)

4685 
	#__HAL_RCC_CAN2_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_CAN2LPEN
))

	)

4686 
	#__HAL_RCC_CEC_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_CECLPEN
))

	)

4687 
	#__HAL_RCC_DAC_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_DACLPEN
))

	)

4700 
	#__HAL_RCC_TIM8_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_TIM8LPEN
))

	)

4701 
	#__HAL_RCC_ADC2_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_ADC2LPEN
))

	)

4702 
	#__HAL_RCC_ADC3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_ADC3LPEN
))

	)

4703 
	#__HAL_RCC_SAI1_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_SAI1LPEN
))

	)

4704 
	#__HAL_RCC_SAI2_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_SAI2LPEN
))

	)

4705 
	#__HAL_RCC_SDIO_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_SDIOLPEN
))

	)

4706 
	#__HAL_RCC_SPI4_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_SPI4LPEN
))

	)

4707 
	#__HAL_RCC_TIM10_CLK_SLEEP_ENABLE
()(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_TIM10LPEN
))

	)

4709 
	#__HAL_RCC_SDIO_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_SDIOLPEN
))

	)

4710 
	#__HAL_RCC_SPI4_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_SPI4LPEN
))

	)

4711 
	#__HAL_RCC_TIM10_CLK_SLEEP_DISABLE
()(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_TIM10LPEN
))

	)

4712 
	#__HAL_RCC_TIM8_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_TIM8LPEN
))

	)

4713 
	#__HAL_RCC_ADC2_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_ADC2LPEN
))

	)

4714 
	#__HAL_RCC_ADC3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_ADC3LPEN
))

	)

4715 
	#__HAL_RCC_SAI1_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_SAI1LPEN
))

	)

4716 
	#__HAL_RCC_SAI2_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_SAI2LPEN
))

	)

4725 #ià
defšed
(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

4733 
	#__HAL_RCC_GPIOD_CLK_ENABLE
(èdØ{ \

	)

4734 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4735 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIODEN
);\

4737 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIODEN
);\

4738 
UNUSED
(
tm´eg
); \

4740 
	#__HAL_RCC_GPIOE_CLK_ENABLE
(èdØ{ \

	)

4741 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4742 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOEEN
);\

4744 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOEEN
);\

4745 
UNUSED
(
tm´eg
); \

4747 
	#__HAL_RCC_GPIOF_CLK_ENABLE
(èdØ{ \

	)

4748 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4749 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOFEN
);\

4751 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOFEN
);\

4752 
UNUSED
(
tm´eg
); \

4754 
	#__HAL_RCC_GPIOG_CLK_ENABLE
(èdØ{ \

	)

4755 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4756 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOGEN
);\

4758 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOGEN
);\

4759 
UNUSED
(
tm´eg
); \

4761 
	#__HAL_RCC_CRC_CLK_ENABLE
(èdØ{ \

	)

4762 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4763 
SET_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CRCEN
);\

4765 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_CRCEN
);\

4766 
UNUSED
(
tm´eg
); \

4769 
	#__HAL_RCC_GPIOD_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIODEN
))

	)

4770 
	#__HAL_RCC_GPIOE_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIOEEN
))

	)

4771 
	#__HAL_RCC_GPIOF_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIOFEN
))

	)

4772 
	#__HAL_RCC_GPIOG_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_GPIOGEN
))

	)

4773 
	#__HAL_RCC_CRC_CLK_DISABLE
(è(
RCC
->
AHB1ENR
 &ð~(
RCC_AHB1ENR_CRCEN
))

	)

4785 
	#__HAL_RCC_GPIOD_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIODEN
)è!ð
RESET
)

	)

4786 
	#__HAL_RCC_GPIOE_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOEEN
)è!ð
RESET
)

	)

4787 
	#__HAL_RCC_GPIOF_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOFEN
)è!ð
RESET
)

	)

4788 
	#__HAL_RCC_GPIOG_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOGEN
)è!ð
RESET
)

	)

4789 
	#__HAL_RCC_CRC_IS_CLK_ENABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_CRCEN
)è!ð
RESET
)

	)

4791 
	#__HAL_RCC_GPIOD_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIODEN
)è=ð
RESET
)

	)

4792 
	#__HAL_RCC_GPIOE_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOEEN
)è=ð
RESET
)

	)

4793 
	#__HAL_RCC_GPIOF_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOFEN
)è=ð
RESET
)

	)

4794 
	#__HAL_RCC_GPIOG_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_GPIOGEN
)è=ð
RESET
)

	)

4795 
	#__HAL_RCC_CRC_IS_CLK_DISABLED
(è((
RCC
->
AHB1ENR
 & (
RCC_AHB1ENR_CRCEN
)è=ð
RESET
)

	)

4807 #ià
defšed
(
STM32F423xx
)

4808 
	#__HAL_RCC_AES_CLK_ENABLE
(èdØ{ \

	)

4809 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4810 
SET_BIT
(
RCC
->
AHB2ENR
, 
RCC_AHB2ENR_AESEN
);\

4812 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB2ENR
, 
RCC_AHB2ENR_AESEN
);\

4813 
UNUSED
(
tm´eg
); \

4816 
	#__HAL_RCC_AES_CLK_DISABLE
(è(
RCC
->
AHB2ENR
 &ð~(
RCC_AHB2ENR_AESEN
))

	)

4819 
	#__HAL_RCC_RNG_CLK_ENABLE
(èdØ{ \

	)

4820 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4821 
SET_BIT
(
RCC
->
AHB2ENR
, 
RCC_AHB2ENR_RNGEN
);\

4823 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB2ENR
, 
RCC_AHB2ENR_RNGEN
);\

4824 
UNUSED
(
tm´eg
); \

4826 
	#__HAL_RCC_RNG_CLK_DISABLE
(è(
RCC
->
AHB2ENR
 &ð~(
RCC_AHB2ENR_RNGEN
))

	)

4828 
	#__HAL_RCC_USB_OTG_FS_CLK_ENABLE
(èdØ{(
RCC
->
AHB2ENR
 |ð(
RCC_AHB2ENR_OTGFSEN
));\

	)

4829 
__HAL_RCC_SYSCFG_CLK_ENABLE
();\

4832 
	#__HAL_RCC_USB_OTG_FS_CLK_DISABLE
(è(
RCC
->
AHB2ENR
 &ð~(
RCC_AHB2ENR_OTGFSEN
))

	)

4844 #ià
defšed
(
STM32F423xx
)

4845 
	#__HAL_RCC_AES_IS_CLK_ENABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_AESEN
)è!ð
RESET
)

	)

4846 
	#__HAL_RCC_AES_IS_CLK_DISABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_AESEN
)è=ð
RESET
)

	)

4849 
	#__HAL_RCC_USB_OTG_FS_IS_CLK_ENABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_OTGFSEN
)è!ð
RESET
)

	)

4850 
	#__HAL_RCC_USB_OTG_FS_IS_CLK_DISABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_OTGFSEN
)è=ð
RESET
)

	)

4852 
	#__HAL_RCC_RNG_IS_CLK_ENABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_RNGEN
)è!ð
RESET
)

	)

4853 
	#__HAL_RCC_RNG_IS_CLK_DISABLED
(è((
RCC
->
AHB2ENR
 & (
RCC_AHB2ENR_RNGEN
)è=ð
RESET
)

	)

4865 #ià
defšed
(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

4866 
	#__HAL_RCC_FSMC_CLK_ENABLE
(èdØ{ \

	)

4867 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4868 
SET_BIT
(
RCC
->
AHB3ENR
, 
RCC_AHB3ENR_FSMCEN
);\

4870 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB3ENR
, 
RCC_AHB3ENR_FSMCEN
);\

4871 
UNUSED
(
tm´eg
); \

4873 
	#__HAL_RCC_QSPI_CLK_ENABLE
(èdØ{ \

	)

4874 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4875 
SET_BIT
(
RCC
->
AHB3ENR
, 
RCC_AHB3ENR_QSPIEN
);\

4877 
tm´eg
 = 
READ_BIT
(
RCC
->
AHB3ENR
, 
RCC_AHB3ENR_QSPIEN
);\

4878 
UNUSED
(
tm´eg
); \

4881 
	#__HAL_RCC_FSMC_CLK_DISABLE
(è(
RCC
->
AHB3ENR
 &ð~(
RCC_AHB3ENR_FSMCEN
))

	)

4882 
	#__HAL_RCC_QSPI_CLK_DISABLE
(è(
RCC
->
AHB3ENR
 &ð~(
RCC_AHB3ENR_QSPIEN
))

	)

4895 #ià
defšed
(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

4896 
	#__HAL_RCC_FSMC_IS_CLK_ENABLED
(è((
RCC
->
AHB3ENR
 & (
RCC_AHB3ENR_FSMCEN
)è!ð
RESET
)

	)

4897 
	#__HAL_RCC_QSPI_IS_CLK_ENABLED
(è((
RCC
->
AHB3ENR
 & (
RCC_AHB3ENR_QSPIEN
)è!ð
RESET
)

	)

4899 
	#__HAL_RCC_FSMC_IS_CLK_DISABLED
(è((
RCC
->
AHB3ENR
 & (
RCC_AHB3ENR_FSMCEN
)è=ð
RESET
)

	)

4900 
	#__HAL_RCC_QSPI_IS_CLK_DISABLED
(è((
RCC
->
AHB3ENR
 & (
RCC_AHB3ENR_QSPIEN
)è=ð
RESET
)

	)

4914 
	#__HAL_RCC_TIM6_CLK_ENABLE
(èdØ{ \

	)

4915 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4916 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM6EN
);\

4918 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM6EN
);\

4919 
UNUSED
(
tm´eg
); \

4921 
	#__HAL_RCC_TIM7_CLK_ENABLE
(èdØ{ \

	)

4922 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4923 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM7EN
);\

4925 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM7EN
);\

4926 
UNUSED
(
tm´eg
); \

4928 
	#__HAL_RCC_TIM12_CLK_ENABLE
(èdØ{ \

	)

4929 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4930 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM12EN
);\

4932 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM12EN
);\

4933 
UNUSED
(
tm´eg
); \

4935 
	#__HAL_RCC_TIM13_CLK_ENABLE
(èdØ{ \

	)

4936 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4937 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM13EN
);\

4939 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM13EN
);\

4940 
UNUSED
(
tm´eg
); \

4942 
	#__HAL_RCC_TIM14_CLK_ENABLE
(èdØ{ \

	)

4943 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4944 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM14EN
);\

4946 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM14EN
);\

4947 
UNUSED
(
tm´eg
); \

4949 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

4950 
	#__HAL_RCC_LPTIM1_CLK_ENABLE
(èdØ{ \

	)

4951 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4952 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_LPTIM1EN
);\

4954 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_LPTIM1EN
);\

4955 
UNUSED
(
tm´eg
); \

4958 
	#__HAL_RCC_RTCAPB_CLK_ENABLE
(èdØ{ \

	)

4959 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4960 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_RTCAPBEN
);\

4962 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_RTCAPBEN
);\

4963 
UNUSED
(
tm´eg
); \

4965 #ià
defšed
(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

4966 
	#__HAL_RCC_USART3_CLK_ENABLE
(èdØ{ \

	)

4967 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4968 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_USART3EN
);\

4970 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_USART3EN
);\

4971 
UNUSED
(
tm´eg
); \

4975 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

4976 
	#__HAL_RCC_UART4_CLK_ENABLE
(èdØ{ \

	)

4977 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4978 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART4EN
);\

4980 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART4EN
);\

4981 
UNUSED
(
tm´eg
); \

4983 
	#__HAL_RCC_UART5_CLK_ENABLE
(èdØ{ \

	)

4984 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4985 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART5EN
);\

4987 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART5EN
);\

4988 
UNUSED
(
tm´eg
); \

4992 
	#__HAL_RCC_FMPI2C1_CLK_ENABLE
(èdØ{ \

	)

4993 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

4994 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_FMPI2C1EN
);\

4996 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_FMPI2C1EN
);\

4997 
UNUSED
(
tm´eg
); \

4999 
	#__HAL_RCC_CAN1_CLK_ENABLE
(èdØ{ \

	)

5000 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

5001 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CAN1EN
);\

5003 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CAN1EN
);\

5004 
UNUSED
(
tm´eg
); \

5006 
	#__HAL_RCC_CAN2_CLK_ENABLE
(èdØ{ \

	)

5007 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

5008 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CAN2EN
);\

5010 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CAN2EN
);\

5011 
UNUSED
(
tm´eg
); \

5013 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5014 
	#__HAL_RCC_CAN3_CLK_ENABLE
(èdØ{ \

	)

5015 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

5016 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CAN3EN
);\

5018 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CAN3EN
);\

5019 
UNUSED
(
tm´eg
); \

5022 
	#__HAL_RCC_TIM2_CLK_ENABLE
(èdØ{ \

	)

5023 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

5024 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM2EN
);\

5026 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM2EN
);\

5027 
UNUSED
(
tm´eg
); \

5029 
	#__HAL_RCC_TIM3_CLK_ENABLE
(èdØ{ \

	)

5030 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

5031 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM3EN
);\

5033 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM3EN
);\

5034 
UNUSED
(
tm´eg
); \

5036 
	#__HAL_RCC_TIM4_CLK_ENABLE
(èdØ{ \

	)

5037 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

5038 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM4EN
);\

5040 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM4EN
);\

5041 
UNUSED
(
tm´eg
); \

5043 
	#__HAL_RCC_SPI3_CLK_ENABLE
(èdØ{ \

	)

5044 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

5045 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_SPI3EN
);\

5047 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_SPI3EN
);\

5048 
UNUSED
(
tm´eg
); \

5050 
	#__HAL_RCC_I2C3_CLK_ENABLE
(èdØ{ \

	)

5051 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

5052 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_I2C3EN
);\

5054 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_I2C3EN
);\

5055 
UNUSED
(
tm´eg
); \

5057 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5058 
	#__HAL_RCC_DAC_CLK_ENABLE
(èdØ{ \

	)

5059 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

5060 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_DACEN
);\

5062 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_DACEN
);\

5063 
UNUSED
(
tm´eg
); \

5065 
	#__HAL_RCC_UART7_CLK_ENABLE
(èdØ{ \

	)

5066 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

5067 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART7EN
);\

5069 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART7EN
);\

5070 
UNUSED
(
tm´eg
); \

5072 
	#__HAL_RCC_UART8_CLK_ENABLE
(èdØ{ \

	)

5073 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

5074 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART8EN
);\

5076 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_UART8EN
);\

5077 
UNUSED
(
tm´eg
); \

5081 
	#__HAL_RCC_TIM2_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM2EN
))

	)

5082 
	#__HAL_RCC_TIM3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM3EN
))

	)

5083 
	#__HAL_RCC_TIM4_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM4EN
))

	)

5084 
	#__HAL_RCC_TIM6_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM6EN
))

	)

5085 
	#__HAL_RCC_TIM7_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM7EN
))

	)

5086 
	#__HAL_RCC_TIM12_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM12EN
))

	)

5087 
	#__HAL_RCC_TIM13_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM13EN
))

	)

5088 
	#__HAL_RCC_TIM14_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM14EN
))

	)

5089 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5090 
	#__HAL_RCC_LPTIM1_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_LPTIM1EN
))

	)

5092 
	#__HAL_RCC_RTCAPB_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_RTCAPBEN
))

	)

5093 
	#__HAL_RCC_SPI3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_SPI3EN
))

	)

5094 #ià
defšed
(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

5095 
	#__HAL_RCC_USART3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_USART3EN
))

	)

5097 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5098 
	#__HAL_RCC_UART4_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_UART4EN
))

	)

5099 
	#__HAL_RCC_UART5_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_UART5EN
))

	)

5101 
	#__HAL_RCC_I2C3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_I2C3EN
))

	)

5102 
	#__HAL_RCC_FMPI2C1_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_FMPI2C1EN
))

	)

5103 
	#__HAL_RCC_CAN1_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_CAN1EN
))

	)

5104 
	#__HAL_RCC_CAN2_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_CAN2EN
))

	)

5105 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5106 
	#__HAL_RCC_CAN3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_CAN3EN
))

	)

5107 
	#__HAL_RCC_DAC_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_DACEN
))

	)

5108 
	#__HAL_RCC_UART7_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_UART7EN
))

	)

5109 
	#__HAL_RCC_UART8_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_UART8EN
))

	)

5123 
	#__HAL_RCC_TIM2_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM2EN
)è!ð
RESET
)

	)

5124 
	#__HAL_RCC_TIM3_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM3EN
)è!ð
RESET
)

	)

5125 
	#__HAL_RCC_TIM4_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM4EN
)è!ð
RESET
)

	)

5126 
	#__HAL_RCC_TIM6_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM6EN
)è!ð
RESET
)

	)

5127 
	#__HAL_RCC_TIM7_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM7EN
)è!ð
RESET
)

	)

5128 
	#__HAL_RCC_TIM12_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM12EN
)è!ð
RESET
)

	)

5129 
	#__HAL_RCC_TIM13_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM13EN
)è!ð
RESET
)

	)

5130 
	#__HAL_RCC_TIM14_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM14EN
)è!ð
RESET
)

	)

5131 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5132 
	#__HAL_RCC_LPTIM1_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_LPTIM1EN
)è!ð
RESET
)

	)

5134 
	#__HAL_RCC_RTCAPB_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_RTCAPBEN
)è!ð
RESET
)

	)

5135 
	#__HAL_RCC_SPI3_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_SPI3EN
)è!ð
RESET
)

	)

5136 #ià
defšed
(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

5137 
	#__HAL_RCC_USART3_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_USART3EN
)è!ð
RESET
)

	)

5139 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5140 
	#__HAL_RCC_UART4_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_UART4EN
)è!ð
RESET
)

	)

5141 
	#__HAL_RCC_UART5_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_UART5EN
)è!ð
RESET
)

	)

5143 
	#__HAL_RCC_I2C3_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_I2C3EN
)è!ð
RESET
)

	)

5144 
	#__HAL_RCC_FMPI2C1_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_FMPI2C1EN
)è!ð
RESET
)

	)

5145 
	#__HAL_RCC_CAN1_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_CAN1EN
))!ð
RESET
)

	)

5146 
	#__HAL_RCC_CAN2_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_CAN2EN
)è!ð
RESET
)

	)

5147 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5148 
	#__HAL_RCC_CAN3_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_CAN3EN
)è!ð
RESET
)

	)

5149 
	#__HAL_RCC_DAC_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_DACEN
)è!ð
RESET
)

	)

5150 
	#__HAL_RCC_UART7_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_UART7EN
)è!ð
RESET
)

	)

5151 
	#__HAL_RCC_UART8_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_UART8EN
)è!ð
RESET
)

	)

5154 
	#__HAL_RCC_TIM2_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM2EN
)è=ð
RESET
)

	)

5155 
	#__HAL_RCC_TIM3_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM3EN
)è=ð
RESET
)

	)

5156 
	#__HAL_RCC_TIM4_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM4EN
)è=ð
RESET
)

	)

5157 
	#__HAL_RCC_TIM6_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM6EN
)è=ð
RESET
)

	)

5158 
	#__HAL_RCC_TIM7_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM7EN
)è=ð
RESET
)

	)

5159 
	#__HAL_RCC_TIM12_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM12EN
)è=ð
RESET
)

	)

5160 
	#__HAL_RCC_TIM13_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM13EN
)è=ð
RESET
)

	)

5161 
	#__HAL_RCC_TIM14_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM14EN
)è=ð
RESET
)

	)

5162 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5163 
	#__HAL_RCC_LPTIM1_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_LPTIM1EN
)è=ð
RESET
)

	)

5165 
	#__HAL_RCC_RTCAPB_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_RTCAPBEN
)è=ð
RESET
)

	)

5166 
	#__HAL_RCC_SPI3_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_SPI3EN
)è=ð
RESET
)

	)

5167 #ià
defšed
(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

5168 
	#__HAL_RCC_USART3_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_USART3EN
)è=ð
RESET
)

	)

5170 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5171 
	#__HAL_RCC_UART4_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_UART4EN
)è=ð
RESET
)

	)

5172 
	#__HAL_RCC_UART5_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_UART5EN
)è=ð
RESET
)

	)

5174 
	#__HAL_RCC_I2C3_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_I2C3EN
)è=ð
RESET
)

	)

5175 
	#__HAL_RCC_FMPI2C1_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_FMPI2C1EN
)è=ð
RESET
)

	)

5176 
	#__HAL_RCC_CAN1_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_CAN1EN
)è=ð
RESET
)

	)

5177 
	#__HAL_RCC_CAN2_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_CAN2EN
)è=ð
RESET
)

	)

5178 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5179 
	#__HAL_RCC_CAN3_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_CAN3EN
)è=ð
RESET
)

	)

5180 
	#__HAL_RCC_DAC_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_DACEN
)è=ð
RESET
)

	)

5181 
	#__HAL_RCC_UART7_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_UART7EN
)è=ð
RESET
)

	)

5182 
	#__HAL_RCC_UART8_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_UART8EN
)è=ð
RESET
)

	)

5194 
	#__HAL_RCC_TIM8_CLK_ENABLE
(èdØ{ \

	)

5195 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

5196 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM8EN
);\

5198 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM8EN
);\

5199 
UNUSED
(
tm´eg
); \

5201 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5202 
	#__HAL_RCC_UART9_CLK_ENABLE
(èdØ{ \

	)

5203 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

5204 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_UART9EN
);\

5206 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_UART9EN
);\

5207 
UNUSED
(
tm´eg
); \

5209 
	#__HAL_RCC_UART10_CLK_ENABLE
(èdØ{ \

	)

5210 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

5211 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_UART10EN
);\

5213 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_UART10EN
);\

5214 
UNUSED
(
tm´eg
); \

5217 
	#__HAL_RCC_SDIO_CLK_ENABLE
(èdØ{ \

	)

5218 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

5219 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SDIOEN
);\

5221 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SDIOEN
);\

5222 
UNUSED
(
tm´eg
); \

5224 
	#__HAL_RCC_SPI4_CLK_ENABLE
(èdØ{ \

	)

5225 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

5226 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI4EN
);\

5228 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI4EN
);\

5229 
UNUSED
(
tm´eg
); \

5231 
	#__HAL_RCC_EXTIT_CLK_ENABLE
(èdØ{ \

	)

5232 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

5233 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_EXTITEN
);\

5235 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_EXTITEN
);\

5236 
UNUSED
(
tm´eg
); \

5238 
	#__HAL_RCC_TIM10_CLK_ENABLE
(èdØ{ \

	)

5239 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

5240 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM10EN
);\

5242 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM10EN
);\

5243 
UNUSED
(
tm´eg
); \

5245 
	#__HAL_RCC_SPI5_CLK_ENABLE
(èdØ{ \

	)

5246 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

5247 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI5EN
);\

5249 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI5EN
);\

5250 
UNUSED
(
tm´eg
); \

5252 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5253 
	#__HAL_RCC_SAI1_CLK_ENABLE
(èdØ{ \

	)

5254 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

5255 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SAI1EN
);\

5257 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SAI1EN
);\

5258 
UNUSED
(
tm´eg
); \

5261 
	#__HAL_RCC_DFSDM1_CLK_ENABLE
(èdØ{ \

	)

5262 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

5263 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_DFSDM1EN
);\

5265 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_DFSDM1EN
);\

5266 
UNUSED
(
tm´eg
); \

5268 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5269 
	#__HAL_RCC_DFSDM2_CLK_ENABLE
(èdØ{ \

	)

5270 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

5271 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_DFSDM2EN
);\

5273 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_DFSDM2EN
);\

5274 
UNUSED
(
tm´eg
); \

5278 
	#__HAL_RCC_TIM8_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_TIM8EN
))

	)

5279 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5280 
	#__HAL_RCC_UART9_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_UART9EN
))

	)

5281 
	#__HAL_RCC_UART10_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_UART10EN
))

	)

5283 
	#__HAL_RCC_SDIO_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_SDIOEN
))

	)

5284 
	#__HAL_RCC_SPI4_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_SPI4EN
))

	)

5285 
	#__HAL_RCC_EXTIT_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_EXTITEN
))

	)

5286 
	#__HAL_RCC_TIM10_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_TIM10EN
))

	)

5287 
	#__HAL_RCC_SPI5_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_SPI5EN
))

	)

5288 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5289 
	#__HAL_RCC_SAI1_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_SAI1EN
))

	)

5291 
	#__HAL_RCC_DFSDM1_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_DFSDM1EN
))

	)

5292 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5293 
	#__HAL_RCC_DFSDM2_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_DFSDM2EN
))

	)

5306 
	#__HAL_RCC_TIM8_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM8EN
)è!ð
RESET
)

	)

5307 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5308 
	#__HAL_RCC_UART9_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_UART9EN
)è!ð
RESET
)

	)

5309 
	#__HAL_RCC_UART10_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_UART10EN
)è!ð
RESET
)

	)

5311 
	#__HAL_RCC_SDIO_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SDIOEN
)è!ð
RESET
)

	)

5312 
	#__HAL_RCC_SPI4_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SPI4EN
)è!ð
RESET
)

	)

5313 
	#__HAL_RCC_EXTIT_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_EXTITEN
)è!ð
RESET
)

	)

5314 
	#__HAL_RCC_TIM10_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM10EN
)è!ð
RESET
)

	)

5315 
	#__HAL_RCC_SPI5_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SPI5EN
)è!ð
RESET
)

	)

5316 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5317 
	#__HAL_RCC_SAI1_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SAI1EN
)è!ð
RESET
)

	)

5319 
	#__HAL_RCC_DFSDM1_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_DFSDM1EN
)è!ð
RESET
)

	)

5320 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5321 
	#__HAL_RCC_DFSDM2_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_DFSDM2EN
)è!ð
RESET
)

	)

5324 
	#__HAL_RCC_TIM8_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM8EN
)è=ð
RESET
)

	)

5325 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5326 
	#__HAL_RCC_UART9_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_UART9EN
)è=ð
RESET
)

	)

5327 
	#__HAL_RCC_UART10_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_UART10EN
)è=ð
RESET
)

	)

5329 
	#__HAL_RCC_SDIO_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SDIOEN
)è=ð
RESET
)

	)

5330 
	#__HAL_RCC_SPI4_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SPI4EN
)è=ð
RESET
)

	)

5331 
	#__HAL_RCC_EXTIT_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_EXTITEN
)è=ð
RESET
)

	)

5332 
	#__HAL_RCC_TIM10_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM10EN
)è=ð
RESET
)

	)

5333 
	#__HAL_RCC_SPI5_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SPI5EN
)è=ð
RESET
)

	)

5334 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5335 
	#__HAL_RCC_SAI1_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SAI1EN
)è=ð
RESET
)

	)

5337 
	#__HAL_RCC_DFSDM1_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_DFSDM1EN
)è=ð
RESET
)

	)

5338 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5339 
	#__HAL_RCC_DFSDM2_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_DFSDM2EN
)è=ð
RESET
)

	)

5349 
	#__HAL_RCC_GPIOD_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIODRST
))

	)

5350 
	#__HAL_RCC_GPIOE_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIOERST
))

	)

5351 
	#__HAL_RCC_GPIOF_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIOFRST
))

	)

5352 
	#__HAL_RCC_GPIOG_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_GPIOGRST
))

	)

5353 
	#__HAL_RCC_CRC_FORCE_RESET
(è(
RCC
->
AHB1RSTR
 |ð(
RCC_AHB1RSTR_CRCRST
))

	)

5355 
	#__HAL_RCC_GPIOD_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIODRST
))

	)

5356 
	#__HAL_RCC_GPIOE_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIOERST
))

	)

5357 
	#__HAL_RCC_GPIOF_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIOFRST
))

	)

5358 
	#__HAL_RCC_GPIOG_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_GPIOGRST
))

	)

5359 
	#__HAL_RCC_CRC_RELEASE_RESET
(è(
RCC
->
AHB1RSTR
 &ð~(
RCC_AHB1RSTR_CRCRST
))

	)

5368 
	#__HAL_RCC_AHB2_FORCE_RESET
(è(
RCC
->
AHB2RSTR
 = 0xFFFFFFFFU)

	)

5369 
	#__HAL_RCC_AHB2_RELEASE_RESET
(è(
RCC
->
AHB2RSTR
 = 0x00U)

	)

5371 #ià
defšed
(
STM32F423xx
)

5372 
	#__HAL_RCC_AES_FORCE_RESET
(è(
RCC
->
AHB2RSTR
 |ð(
RCC_AHB2RSTR_AESRST
))

	)

5373 
	#__HAL_RCC_AES_RELEASE_RESET
(è(
RCC
->
AHB2RSTR
 &ð~(
RCC_AHB2RSTR_AESRST
))

	)

5376 
	#__HAL_RCC_USB_OTG_FS_FORCE_RESET
(è(
RCC
->
AHB2RSTR
 |ð(
RCC_AHB2RSTR_OTGFSRST
))

	)

5377 
	#__HAL_RCC_USB_OTG_FS_RELEASE_RESET
(è(
RCC
->
AHB2RSTR
 &ð~(
RCC_AHB2RSTR_OTGFSRST
))

	)

5379 
	#__HAL_RCC_RNG_FORCE_RESET
(è(
RCC
->
AHB2RSTR
 |ð(
RCC_AHB2RSTR_RNGRST
))

	)

5380 
	#__HAL_RCC_RNG_RELEASE_RESET
(è(
RCC
->
AHB2RSTR
 &ð~(
RCC_AHB2RSTR_RNGRST
))

	)

5389 #ià
defšed
(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

5390 
	#__HAL_RCC_AHB3_FORCE_RESET
(è(
RCC
->
AHB3RSTR
 = 0xFFFFFFFFU)

	)

5391 
	#__HAL_RCC_AHB3_RELEASE_RESET
(è(
RCC
->
AHB3RSTR
 = 0x00U)

	)

5393 
	#__HAL_RCC_FSMC_FORCE_RESET
(è(
RCC
->
AHB3RSTR
 |ð(
RCC_AHB3RSTR_FSMCRST
))

	)

5394 
	#__HAL_RCC_QSPI_FORCE_RESET
(è(
RCC
->
AHB3RSTR
 |ð(
RCC_AHB3RSTR_QSPIRST
))

	)

5396 
	#__HAL_RCC_FSMC_RELEASE_RESET
(è(
RCC
->
AHB3RSTR
 &ð~(
RCC_AHB3RSTR_FSMCRST
))

	)

5397 
	#__HAL_RCC_QSPI_RELEASE_RESET
(è(
RCC
->
AHB3RSTR
 &ð~(
RCC_AHB3RSTR_QSPIRST
))

	)

5399 #ià
defšed
(
STM32F412Cx
)

5400 
	#__HAL_RCC_AHB3_FORCE_RESET
()

	)

5401 
	#__HAL_RCC_AHB3_RELEASE_RESET
()

	)

5403 
	#__HAL_RCC_FSMC_FORCE_RESET
()

	)

5404 
	#__HAL_RCC_QSPI_FORCE_RESET
()

	)

5406 
	#__HAL_RCC_FSMC_RELEASE_RESET
()

	)

5407 
	#__HAL_RCC_QSPI_RELEASE_RESET
()

	)

5417 
	#__HAL_RCC_TIM2_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM2RST
))

	)

5418 
	#__HAL_RCC_TIM3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM3RST
))

	)

5419 
	#__HAL_RCC_TIM4_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM4RST
))

	)

5420 
	#__HAL_RCC_TIM6_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM6RST
))

	)

5421 
	#__HAL_RCC_TIM7_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM7RST
))

	)

5422 
	#__HAL_RCC_TIM12_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM12RST
))

	)

5423 
	#__HAL_RCC_TIM13_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM13RST
))

	)

5424 
	#__HAL_RCC_TIM14_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM14RST
))

	)

5425 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5426 
	#__HAL_RCC_LPTIM1_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_LPTIM1RST
))

	)

5428 
	#__HAL_RCC_SPI3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_SPI3RST
))

	)

5429 #ià
defšed
(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

5430 
	#__HAL_RCC_USART3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_USART3RST
))

	)

5432 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5433 
	#__HAL_RCC_UART4_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_UART4RST
))

	)

5434 
	#__HAL_RCC_UART5_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_UART5RST
))

	)

5436 
	#__HAL_RCC_I2C3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_I2C3RST
))

	)

5437 
	#__HAL_RCC_FMPI2C1_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_FMPI2C1RST
))

	)

5438 
	#__HAL_RCC_CAN1_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_CAN1RST
))

	)

5439 
	#__HAL_RCC_CAN2_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_CAN2RST
))

	)

5440 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5441 
	#__HAL_RCC_CAN3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_CAN3RST
))

	)

5442 
	#__HAL_RCC_DAC_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_DACRST
))

	)

5443 
	#__HAL_RCC_UART7_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_UART7RST
))

	)

5444 
	#__HAL_RCC_UART8_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_UART8RST
))

	)

5447 
	#__HAL_RCC_TIM2_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM2RST
))

	)

5448 
	#__HAL_RCC_TIM3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM3RST
))

	)

5449 
	#__HAL_RCC_TIM4_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM4RST
))

	)

5450 
	#__HAL_RCC_TIM6_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM6RST
))

	)

5451 
	#__HAL_RCC_TIM7_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM7RST
))

	)

5452 
	#__HAL_RCC_TIM12_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM12RST
))

	)

5453 
	#__HAL_RCC_TIM13_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM13RST
))

	)

5454 
	#__HAL_RCC_TIM14_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM14RST
))

	)

5455 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5456 
	#__HAL_RCC_LPTIM1_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_LPTIM1RST
))

	)

5458 
	#__HAL_RCC_SPI3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_SPI3RST
))

	)

5459 #ià
defšed
(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

5460 
	#__HAL_RCC_USART3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_USART3RST
))

	)

5462 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5463 
	#__HAL_RCC_UART4_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_UART4RST
))

	)

5464 
	#__HAL_RCC_UART5_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_UART5RST
))

	)

5466 
	#__HAL_RCC_I2C3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_I2C3RST
))

	)

5467 
	#__HAL_RCC_FMPI2C1_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_FMPI2C1RST
))

	)

5468 
	#__HAL_RCC_CAN1_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_CAN1RST
))

	)

5469 
	#__HAL_RCC_CAN2_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_CAN2RST
))

	)

5470 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5471 
	#__HAL_RCC_CAN3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_CAN3RST
))

	)

5472 
	#__HAL_RCC_DAC_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_DACRST
))

	)

5473 
	#__HAL_RCC_UART7_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_UART7RST
))

	)

5474 
	#__HAL_RCC_UART8_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_UART8RST
))

	)

5484 
	#__HAL_RCC_TIM8_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_TIM8RST
))

	)

5485 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5486 
	#__HAL_RCC_UART9_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_UART9RST
))

	)

5487 
	#__HAL_RCC_UART10_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_UART10RST
))

	)

5489 
	#__HAL_RCC_SDIO_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_SDIORST
))

	)

5490 
	#__HAL_RCC_SPI4_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_SPI4RST
))

	)

5491 
	#__HAL_RCC_TIM10_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_TIM10RST
))

	)

5492 
	#__HAL_RCC_SPI5_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_SPI5RST
))

	)

5493 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5494 
	#__HAL_RCC_SAI1_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_SAI1RST
))

	)

5496 
	#__HAL_RCC_DFSDM1_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_DFSDM1RST
))

	)

5497 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5498 
	#__HAL_RCC_DFSDM2_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_DFSDM2RST
))

	)

5501 
	#__HAL_RCC_TIM8_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_TIM8RST
))

	)

5502 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5503 
	#__HAL_RCC_UART9_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_UART9RST
))

	)

5504 
	#__HAL_RCC_UART10_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_UART10RST
))

	)

5506 
	#__HAL_RCC_SDIO_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_SDIORST
))

	)

5507 
	#__HAL_RCC_SPI4_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_SPI4RST
))

	)

5508 
	#__HAL_RCC_TIM10_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_TIM10RST
))

	)

5509 
	#__HAL_RCC_SPI5_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_SPI5RST
))

	)

5510 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5511 
	#__HAL_RCC_SAI1_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_SAI1RST
))

	)

5513 
	#__HAL_RCC_DFSDM1_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_DFSDM1RST
))

	)

5514 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5515 
	#__HAL_RCC_DFSDM2_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_DFSDM2RST
))

	)

5529 
	#__HAL_RCC_GPIOD_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIODLPEN
))

	)

5530 
	#__HAL_RCC_GPIOE_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIOELPEN
))

	)

5531 
	#__HAL_RCC_GPIOF_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIOFLPEN
))

	)

5532 
	#__HAL_RCC_GPIOG_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_GPIOGLPEN
))

	)

5533 
	#__HAL_RCC_CRC_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_CRCLPEN
))

	)

5534 
	#__HAL_RCC_FLITF_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_FLITFLPEN
))

	)

5535 
	#__HAL_RCC_SRAM1_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_SRAM1LPEN
))

	)

5536 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5537 
	#__HAL_RCC_SRAM2_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB1LPENR
 |ð(
RCC_AHB1LPENR_SRAM2LPEN
))

	)

5540 
	#__HAL_RCC_GPIOD_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIODLPEN
))

	)

5541 
	#__HAL_RCC_GPIOE_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIOELPEN
))

	)

5542 
	#__HAL_RCC_GPIOF_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIOFLPEN
))

	)

5543 
	#__HAL_RCC_GPIOG_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_GPIOGLPEN
))

	)

5544 
	#__HAL_RCC_CRC_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_CRCLPEN
))

	)

5545 
	#__HAL_RCC_FLITF_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_FLITFLPEN
))

	)

5546 
	#__HAL_RCC_SRAM1_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_SRAM1LPEN
))

	)

5547 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5548 
	#__HAL_RCC_SRAM2_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB1LPENR
 &ð~(
RCC_AHB1LPENR_SRAM2LPEN
))

	)

5562 #ià
defšed
(
STM32F423xx
)

5563 
	#__HAL_RCC_AES_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB2LPENR
 |ð(
RCC_AHB2LPENR_AESLPEN
))

	)

5564 
	#__HAL_RCC_AES_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB2LPENR
 &ð~(
RCC_AHB2LPENR_AESLPEN
))

	)

5567 
	#__HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB2LPENR
 |ð(
RCC_AHB2LPENR_OTGFSLPEN
))

	)

5568 
	#__HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB2LPENR
 &ð~(
RCC_AHB2LPENR_OTGFSLPEN
))

	)

5570 
	#__HAL_RCC_RNG_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB2LPENR
 |ð(
RCC_AHB2LPENR_RNGLPEN
))

	)

5571 
	#__HAL_RCC_RNG_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB2LPENR
 &ð~(
RCC_AHB2LPENR_RNGLPEN
))

	)

5584 #ià
defšed
(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

5585 
	#__HAL_RCC_FSMC_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB3LPENR
 |ð(
RCC_AHB3LPENR_FSMCLPEN
))

	)

5586 
	#__HAL_RCC_QSPI_CLK_SLEEP_ENABLE
(è(
RCC
->
AHB3LPENR
 |ð(
RCC_AHB3LPENR_QSPILPEN
))

	)

5588 
	#__HAL_RCC_FSMC_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB3LPENR
 &ð~(
RCC_AHB3LPENR_FSMCLPEN
))

	)

5589 
	#__HAL_RCC_QSPI_CLK_SLEEP_DISABLE
(è(
RCC
->
AHB3LPENR
 &ð~(
RCC_AHB3LPENR_QSPILPEN
))

	)

5604 
	#__HAL_RCC_TIM2_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM2LPEN
))

	)

5605 
	#__HAL_RCC_TIM3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM3LPEN
))

	)

5606 
	#__HAL_RCC_TIM4_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM4LPEN
))

	)

5607 
	#__HAL_RCC_TIM6_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM6LPEN
))

	)

5608 
	#__HAL_RCC_TIM7_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM7LPEN
))

	)

5609 
	#__HAL_RCC_TIM12_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM12LPEN
))

	)

5610 
	#__HAL_RCC_TIM13_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM13LPEN
))

	)

5611 
	#__HAL_RCC_TIM14_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_TIM14LPEN
))

	)

5612 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5613 
	#__HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_LPTIM1LPEN
))

	)

5615 
	#__HAL_RCC_RTCAPB_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_RTCAPBLPEN
))

	)

5616 
	#__HAL_RCC_SPI3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_SPI3LPEN
))

	)

5617 #ià
defšed
(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

5618 
	#__HAL_RCC_USART3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_USART3LPEN
))

	)

5620 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5621 
	#__HAL_RCC_UART4_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_UART4LPEN
))

	)

5622 
	#__HAL_RCC_UART5_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_UART5LPEN
))

	)

5624 
	#__HAL_RCC_I2C3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_I2C3LPEN
))

	)

5625 
	#__HAL_RCC_FMPI2C1_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_FMPI2C1LPEN
))

	)

5626 
	#__HAL_RCC_CAN1_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_CAN1LPEN
))

	)

5627 
	#__HAL_RCC_CAN2_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_CAN2LPEN
))

	)

5628 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5629 
	#__HAL_RCC_CAN3_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_CAN3LPEN
))

	)

5630 
	#__HAL_RCC_DAC_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_DACLPEN
))

	)

5631 
	#__HAL_RCC_UART7_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_UART7LPEN
))

	)

5632 
	#__HAL_RCC_UART8_CLK_SLEEP_ENABLE
(è(
RCC
->
APB1LPENR
 |ð(
RCC_APB1LPENR_UART8LPEN
))

	)

5635 
	#__HAL_RCC_TIM2_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM2LPEN
))

	)

5636 
	#__HAL_RCC_TIM3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM3LPEN
))

	)

5637 
	#__HAL_RCC_TIM4_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM4LPEN
))

	)

5638 
	#__HAL_RCC_TIM6_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM6LPEN
))

	)

5639 
	#__HAL_RCC_TIM7_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM7LPEN
))

	)

5640 
	#__HAL_RCC_TIM12_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM12LPEN
))

	)

5641 
	#__HAL_RCC_TIM13_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM13LPEN
))

	)

5642 
	#__HAL_RCC_TIM14_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_TIM14LPEN
))

	)

5643 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5644 
	#__HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_LPTIM1LPEN
))

	)

5646 
	#__HAL_RCC_RTCAPB_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_RTCAPBLPEN
))

	)

5647 
	#__HAL_RCC_SPI3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_SPI3LPEN
))

	)

5648 #ià
defšed
(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

5649 
	#__HAL_RCC_USART3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_USART3LPEN
))

	)

5651 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5652 
	#__HAL_RCC_UART4_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_UART4LPEN
))

	)

5653 
	#__HAL_RCC_UART5_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_UART5LPEN
))

	)

5655 
	#__HAL_RCC_I2C3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_I2C3LPEN
))

	)

5656 
	#__HAL_RCC_FMPI2C1_CLK_SLEEP_DISABLE
()(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_FMPI2C1LPEN
))

	)

5657 
	#__HAL_RCC_CAN1_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_CAN1LPEN
))

	)

5658 
	#__HAL_RCC_CAN2_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_CAN2LPEN
))

	)

5659 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5660 
	#__HAL_RCC_CAN3_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_CAN3LPEN
))

	)

5661 
	#__HAL_RCC_DAC_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_DACLPEN
))

	)

5662 
	#__HAL_RCC_UART7_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_UART7LPEN
))

	)

5663 
	#__HAL_RCC_UART8_CLK_SLEEP_DISABLE
(è(
RCC
->
APB1LPENR
 &ð~(
RCC_APB1LPENR_UART8LPEN
))

	)

5677 
	#__HAL_RCC_TIM8_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_TIM8LPEN
))

	)

5678 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5679 
	#__HAL_RCC_UART9_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_UART9LPEN
))

	)

5680 
	#__HAL_RCC_UART10_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_UART10LPEN
))

	)

5682 
	#__HAL_RCC_SDIO_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_SDIOLPEN
))

	)

5683 
	#__HAL_RCC_SPI4_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_SPI4LPEN
))

	)

5684 
	#__HAL_RCC_EXTIT_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_EXTITLPEN
))

	)

5685 
	#__HAL_RCC_TIM10_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_TIM10LPEN
))

	)

5686 
	#__HAL_RCC_SPI5_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_SPI5LPEN
))

	)

5687 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5688 
	#__HAL_RCC_SAI1_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_SAI1LPEN
))

	)

5690 
	#__HAL_RCC_DFSDM1_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_DFSDM1LPEN
))

	)

5691 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5692 
	#__HAL_RCC_DFSDM2_CLK_SLEEP_ENABLE
(è(
RCC
->
APB2LPENR
 |ð(
RCC_APB2LPENR_DFSDM2LPEN
))

	)

5695 
	#__HAL_RCC_TIM8_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_TIM8LPEN
))

	)

5696 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5697 
	#__HAL_RCC_UART9_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_UART9LPEN
))

	)

5698 
	#__HAL_RCC_UART10_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_UART10LPEN
))

	)

5700 
	#__HAL_RCC_SDIO_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_SDIOLPEN
))

	)

5701 
	#__HAL_RCC_SPI4_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_SPI4LPEN
))

	)

5702 
	#__HAL_RCC_EXTIT_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_EXTITLPEN
))

	)

5703 
	#__HAL_RCC_TIM10_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_TIM10LPEN
))

	)

5704 
	#__HAL_RCC_SPI5_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_SPI5LPEN
))

	)

5705 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5706 
	#__HAL_RCC_SAI1_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_SAI1LPEN
))

	)

5708 
	#__HAL_RCC_DFSDM1_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_DFSDM1LPEN
))

	)

5709 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5710 
	#__HAL_RCC_DFSDM2_CLK_SLEEP_DISABLE
(è(
RCC
->
APB2LPENR
 &ð~(
RCC_APB2LPENR_DFSDM2LPEN
))

	)

5719 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
è|| defšed(
STM32F446xx
) ||\

5720 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
) || \

5721 
defšed
(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

5755 
	#__HAL_RCC_PLL_CONFIG
(
__RCC_PLLSourû__
, 
__PLLM__
, 
__PLLN__
, 
__PLLP__
, 
__PLLQ__
,
__PLLR__
è\

	)

5756 (
RCC
->
PLLCFGR
 = ((
__RCC_PLLSourû__
è| (
__PLLM__
) | \

5757 ((
__PLLN__
è<< 
RCC_PLLCFGR_PLLN_Pos
) | \

5758 ((((
__PLLP__
è>> 1Uè-1Uè<< 
RCC_PLLCFGR_PLLP_Pos
) | \

5759 ((
__PLLQ__
è<< 
RCC_PLLCFGR_PLLQ_Pos
) | \

5760 ((
__PLLR__
è<< 
RCC_PLLCFGR_PLLR_Pos
)))

5791 
	#__HAL_RCC_PLL_CONFIG
(
__RCC_PLLSourû__
, 
__PLLM__
, 
__PLLN__
, 
__PLLP__
, 
__PLLQ__
è\

	)

5792 (
RCC
->
PLLCFGR
 = (0x20000000U | (
__RCC_PLLSourû__
è| (
__PLLM__
)| \

5793 ((
__PLLN__
è<< 
RCC_PLLCFGR_PLLN_Pos
) | \

5794 ((((
__PLLP__
è>> 1Uè-1Uè<< 
RCC_PLLCFGR_PLLP_Pos
) | \

5795 ((
__PLLQ__
è<< 
RCC_PLLCFGR_PLLQ_Pos
)))

5800 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) || \

5801 
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) || \

5802 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
) || \

5803 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
) || \

5804 
defšed
(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

5809 
	#__HAL_RCC_PLLI2S_ENABLE
(è(*(
__IO
 
ušt32_t
 *è
RCC_CR_PLLI2SON_BB
 = 
ENABLE
)

	)

5810 
	#__HAL_RCC_PLLI2S_DISABLE
(è(*(
__IO
 
ušt32_t
 *è
RCC_CR_PLLI2SON_BB
 = 
DISABLE
)

	)

5813 
STM32F401xC
 || 
STM32F401xE
 || 
STM32F411xE
 || 
STM32F446xx
 || 
STM32F469xx
 || 
STM32F479xx
 || 
STM32F412Zx
 || 
STM32F412Vx
 ||

5814 
STM32F412Rx
 || 
STM32F412Cx
 */

5815 #ià
defšed
(
STM32F446xx
)

5843 
	#__HAL_RCC_PLLI2S_CONFIG
(
__PLLI2SM__
, 
__PLLI2SN__
, 
__PLLI2SP__
, 
__PLLI2SQ__
, 
__PLLI2SR__
è\

	)

5844 (
RCC
->
PLLI2SCFGR
 = ((
__PLLI2SM__
) |\

5845 ((
__PLLI2SN__
è<< 
RCC_PLLI2SCFGR_PLLI2SN_Pos
) |\

5846 ((((
__PLLI2SP__
è>> 1Uè-1Uè<< 
RCC_PLLI2SCFGR_PLLI2SP_Pos
) |\

5847 ((
__PLLI2SQ__
è<< 
RCC_PLLI2SCFGR_PLLI2SQ_Pos
) |\

5848 ((
__PLLI2SR__
è<< 
RCC_PLLI2SCFGR_PLLI2SR_Pos
)))

5849 #–ià
defšed
(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
) ||\

5850 
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

5874 
	#__HAL_RCC_PLLI2S_CONFIG
(
__PLLI2SM__
, 
__PLLI2SN__
, 
__PLLI2SQ__
, 
__PLLI2SR__
è\

	)

5875 (
RCC
->
PLLI2SCFGR
 = ((
__PLLI2SM__
) |\

5876 ((
__PLLI2SN__
è<< 
RCC_PLLI2SCFGR_PLLI2SN_Pos
) |\

5877 ((
__PLLI2SQ__
è<< 
RCC_PLLI2SCFGR_PLLI2SQ_Pos
) |\

5878 ((
__PLLI2SR__
è<< 
RCC_PLLI2SCFGR_PLLI2SR_Pos
)))

5895 
	#__HAL_RCC_PLLI2S_CONFIG
(
__PLLI2SN__
, 
__PLLI2SR__
è\

	)

5896 (
RCC
->
PLLI2SCFGR
 = (((
__PLLI2SN__
è<< 
RCC_PLLI2SCFGR_PLLI2SN_Pos
) |\

5897 ((
__PLLI2SR__
è<< 
RCC_PLLI2SCFGR_PLLI2SR_Pos
)))

5900 #ià
defšed
(
STM32F411xE
)

5921 
	#__HAL_RCC_PLLI2S_I2SCLK_CONFIG
(
__PLLI2SM__
, 
__PLLI2SN__
, 
__PLLI2SR__
è(
RCC
->
PLLI2SCFGR
 = ((__PLLI2SM__è|\

	)

5922 ((
__PLLI2SN__
è<< 
RCC_PLLI2SCFGR_PLLI2SN_Pos
) |\

5923 ((
__PLLI2SR__
è<< 
RCC_PLLI2SCFGR_PLLI2SR_Pos
)))

5926 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

5944 
	#__HAL_RCC_PLLI2S_SAICLK_CONFIG
(
__PLLI2SN__
, 
__PLLI2SQ__
, 
__PLLI2SR__
è(
RCC
->
PLLI2SCFGR
 = ((__PLLI2SN__è<< 6Uè|\

	)

5945 ((
__PLLI2SQ__
) << 24U) |\

5946 ((
__PLLI2SR__
) << 28U))

5951 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

5956 
	#__HAL_RCC_PLLSAI_ENABLE
(è(*(
__IO
 
ušt32_t
 *è
RCC_CR_PLLSAION_BB
 = 
ENABLE
)

	)

5957 
	#__HAL_RCC_PLLSAI_DISABLE
(è(*(
__IO
 
ušt32_t
 *è
RCC_CR_PLLSAION_BB
 = 
DISABLE
)

	)

5959 #ià
defšed
(
STM32F446xx
)

5985 
	#__HAL_RCC_PLLSAI_CONFIG
(
__PLLSAIM__
, 
__PLLSAIN__
, 
__PLLSAIP__
, 
__PLLSAIQ__
, 
__PLLSAIR__
è\

	)

5986 (
RCC
->
PLLSAICFGR
 = ((
__PLLSAIM__
) | \

5987 ((
__PLLSAIN__
è<< 
RCC_PLLSAICFGR_PLLSAIN_Pos
) | \

5988 ((((
__PLLSAIP__
è>> 1Uè-1Uè<< 
RCC_PLLSAICFGR_PLLSAIP_Pos
) | \

5989 ((
__PLLSAIQ__
è<< 
RCC_PLLSAICFGR_PLLSAIQ_Pos
)))

5992 #ià
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

6009 
	#__HAL_RCC_PLLSAI_CONFIG
(
__PLLSAIN__
, 
__PLLSAIP__
, 
__PLLSAIQ__
, 
__PLLSAIR__
è\

	)

6010 (
RCC
->
PLLSAICFGR
 = (((
__PLLSAIN__
è<< 
RCC_PLLSAICFGR_PLLSAIN_Pos
) |\

6011 ((((
__PLLSAIP__
è>> 1Uè-1Uè<< 
RCC_PLLSAICFGR_PLLSAIP_Pos
) |\

6012 ((
__PLLSAIQ__
è<< 
RCC_PLLSAICFGR_PLLSAIQ_Pos
) |\

6013 ((
__PLLSAIR__
è<< 
RCC_PLLSAICFGR_PLLSAIR_Pos
)))

6016 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
)

6031 
	#__HAL_RCC_PLLSAI_CONFIG
(
__PLLSAIN__
, 
__PLLSAIQ__
, 
__PLLSAIR__
è\

	)

6032 (
RCC
->
PLLSAICFGR
 = (((
__PLLSAIN__
è<< 
RCC_PLLSAICFGR_PLLSAIN_Pos
) | \

6033 ((
__PLLSAIQ__
è<< 
RCC_PLLSAICFGR_PLLSAIQ_Pos
) | \

6034 ((
__PLLSAIR__
è<< 
RCC_PLLSAICFGR_PLLSAIR_Pos
)))

6041 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

6048 
	#__HAL_RCC_PLLI2S_PLLSAICLKDIVR_CONFIG
(
__PLLI2SDivR__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_PLLI2SDIVR
, (__PLLI2SDivR__)-1U))

	)

6055 
	#__HAL_RCC_PLL_PLLSAICLKDIVR_CONFIG
(
__PLLDivR__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_PLLDIVR
, ((__PLLDivR__)-1U)<<8U))

	)

6058 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F446xx
) ||\

6059 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

6066 
	#__HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG
(
__PLLI2SDivQ__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_PLLI2SDIVQ
, (__PLLI2SDivQ__)-1U))

	)

6074 
	#__HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG
(
__PLLSAIDivQ__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_PLLSAIDIVQ
, ((__PLLSAIDivQ__)-1U)<<8U))

	)

6077 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

6086 
	#__HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG
(
__PLLSAIDivR__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_PLLSAIDIVR
, (__PLLSAIDivR__)))

	)

6091 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) ||\

6092 
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

6093 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F469xx
) ||\

6094 
defšed
(
STM32F479xx
)

6103 
	#__HAL_RCC_I2S_CONFIG
(
__SOURCE__
è(*(
__IO
 
ušt32_t
 *è
RCC_CFGR_I2SSRC_BB
 = (__SOURCE__))

	)

6112 
	#__HAL_RCC_GET_I2S_SOURCE
(è((
ušt32_t
)(
	`READ_BIT
(
RCC
->
CFGR
, 
RCC_CFGR_I2SSRC
)))

	)

6115 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

6130 
	#__HAL_RCC_SAI_BLOCKACLKSOURCE_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_SAI1ASRC
, (__SOURCE__)))

	)

6145 
	#__HAL_RCC_SAI_BLOCKBCLKSOURCE_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_SAI1BSRC
, (__SOURCE__)))

	)

6148 #ià
defšed
(
STM32F446xx
)

6160 
	#__HAL_RCC_SAI1_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_SAI1SRC
, (__SOURCE__)))

	)

6170 
	#__HAL_RCC_GET_SAI1_SOURCE
(è(
	`READ_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_SAI1SRC
))

	)

6183 
	#__HAL_RCC_SAI2_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_SAI2SRC
, (__SOURCE__)))

	)

6193 
	#__HAL_RCC_GET_SAI2_SOURCE
(è(
	`READ_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_SAI2SRC
))

	)

6204 
	#__HAL_RCC_I2S_APB1_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_I2S1SRC
, (__SOURCE__)))

	)

6213 
	#__HAL_RCC_GET_I2S_APB1_SOURCE
(è(
	`READ_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_I2S1SRC
))

	)

6224 
	#__HAL_RCC_I2S_APB2_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_I2S2SRC
, (__SOURCE__)))

	)

6233 
	#__HAL_RCC_GET_I2S_APB2_SOURCE
(è(
	`READ_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_I2S2SRC
))

	)

6241 
	#__HAL_RCC_CEC_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_CECSEL
, (
ušt32_t
)(__SOURCE__)))

	)

6248 
	#__HAL_RCC_GET_CEC_SOURCE
(è(
	`READ_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_CECSEL
))

	)

6257 
	#__HAL_RCC_FMPI2C1_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_FMPI2C1SEL
, (
ušt32_t
)(__SOURCE__)))

	)

6265 
	#__HAL_RCC_GET_FMPI2C1_SOURCE
(è(
	`READ_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_FMPI2C1SEL
))

	)

6273 
	#__HAL_RCC_CLK48_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_CK48MSEL
, (
ušt32_t
)(__SOURCE__)))

	)

6280 
	#__HAL_RCC_GET_CLK48_SOURCE
(è(
	`READ_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_CK48MSEL
))

	)

6288 
	#__HAL_RCC_SDIO_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_SDIOSEL
, (
ušt32_t
)(__SOURCE__)))

	)

6295 
	#__HAL_RCC_GET_SDIO_SOURCE
(è(
	`READ_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_SDIOSEL
))

	)

6303 
	#__HAL_RCC_SPDIFRX_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_SPDIFRXSEL
, (
ušt32_t
)(__SOURCE__)))

	)

6310 
	#__HAL_RCC_GET_SPDIFRX_SOURCE
(è(
	`READ_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_SPDIFRXSEL
))

	)

6313 #ià
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

6321 
	#__HAL_RCC_CLK48_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_CK48MSEL
, (
ušt32_t
)(__SOURCE__)))

	)

6328 
	#__HAL_RCC_GET_CLK48_SOURCE
(è(
	`READ_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_CK48MSEL
))

	)

6336 
	#__HAL_RCC_SDIO_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_SDIOSEL
, (
ušt32_t
)(__SOURCE__)))

	)

6343 
	#__HAL_RCC_GET_SDIO_SOURCE
(è(
	`READ_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_SDIOSEL
))

	)

6351 
	#__HAL_RCC_DSI_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_DSISEL
, (
ušt32_t
)(__SOURCE__)))

	)

6358 
	#__HAL_RCC_GET_DSI_SOURCE
(è(
	`READ_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_DSISEL
))

	)

6362 #ià
defšed
(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
) ||\

6363 
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

6371 
	#__HAL_RCC_DFSDM1_CONFIG
(
__DFSDM1_CLKSOURCE__
è
	`MODIFY_REG
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_CKDFSDM1SEL
, (__DFSDM1_CLKSOURCE__))

	)

6378 
	#__HAL_RCC_GET_DFSDM1_SOURCE
(è((
ušt32_t
)(
	`READ_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_CKDFSDM1SEL
)))

	)

6388 
	#__HAL_RCC_DFSDM1AUDIO_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_CKDFSDM1ASEL
, (__SOURCE__)))

	)

6397 
	#__HAL_RCC_GET_DFSDM1AUDIO_SOURCE
(è(
	`READ_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_CKDFSDM1ASEL
))

	)

6399 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

6407 
	#__HAL_RCC_DFSDM2_CONFIG
(
__DFSDM2_CLKSOURCE__
è
	`MODIFY_REG
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_CKDFSDM1SEL
, (__DFSDM2_CLKSOURCE__))

	)

6414 
	#__HAL_RCC_GET_DFSDM2_SOURCE
(è((
ušt32_t
)(
	`READ_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_CKDFSDM1SEL
)))

	)

6423 
	#__HAL_RCC_DFSDM2AUDIO_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_CKDFSDM2ASEL
, (__SOURCE__)))

	)

6431 
	#__HAL_RCC_GET_DFSDM2AUDIO_SOURCE
(è(
	`READ_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_CKDFSDM2ASEL
))

	)

6444 
	#__HAL_RCC_SAI_BLOCKACLKSOURCE_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_SAI1ASRC
, (__SOURCE__)))

	)

6454 
	#__HAL_RCC_GET_SAI_BLOCKA_SOURCE
(è(
	`READ_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_SAI1ASRC
))

	)

6467 
	#__HAL_RCC_SAI_BLOCKBCLKSOURCE_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_SAI1BSRC
, (__SOURCE__)))

	)

6477 
	#__HAL_RCC_GET_SAI_BLOCKB_SOURCE
(è(
	`READ_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_SAI1BSRC
))

	)

6487 
	#__HAL_RCC_LPTIM1_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_LPTIM1SEL
, (
ušt32_t
)(__SOURCE__)))

	)

6496 
	#__HAL_RCC_GET_LPTIM1_SOURCE
(è(
	`READ_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_LPTIM1SEL
))

	)

6507 
	#__HAL_RCC_I2S_APB1_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_I2S1SRC
, (__SOURCE__)))

	)

6516 
	#__HAL_RCC_GET_I2S_APB1_SOURCE
(è(
	`READ_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_I2S1SRC
))

	)

6526 
	#__HAL_RCC_I2S_APB2_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_I2S2SRC
, (__SOURCE__)))

	)

6535 
	#__HAL_RCC_GET_I2S_APB2_SOURCE
(è(
	`READ_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_I2S2SRC
))

	)

6545 
	#__HAL_RCC_PLL_I2S_CONFIG
(
__SOURCE__
è(*(
__IO
 
ušt32_t
 *è
RCC_PLLI2SCFGR_PLLI2SSRC_BB
 = (__SOURCE__))

	)

6554 
	#__HAL_RCC_FMPI2C1_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_FMPI2C1SEL
, (
ušt32_t
)(__SOURCE__)))

	)

6562 
	#__HAL_RCC_GET_FMPI2C1_SOURCE
(è(
	`READ_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_FMPI2C1SEL
))

	)

6570 
	#__HAL_RCC_CLK48_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_CK48MSEL
, (
ušt32_t
)(__SOURCE__)))

	)

6577 
	#__HAL_RCC_GET_CLK48_SOURCE
(è(
	`READ_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_CK48MSEL
))

	)

6585 
	#__HAL_RCC_SDIO_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_SDIOSEL
, (
ušt32_t
)(__SOURCE__)))

	)

6592 
	#__HAL_RCC_GET_SDIO_SOURCE
(è(
	`READ_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_SDIOSEL
))

	)

6596 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

6604 
	#__HAL_RCC_I2S_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_I2SSRC
, (__SOURCE__)))

	)

6612 
	#__HAL_RCC_GET_I2S_SOURCE
(è(
	`READ_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_I2SSRC
))

	)

6621 
	#__HAL_RCC_FMPI2C1_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_FMPI2C1SEL
, (
ušt32_t
)(__SOURCE__)))

	)

6629 
	#__HAL_RCC_GET_FMPI2C1_SOURCE
(è(
	`READ_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_FMPI2C1SEL
))

	)

6639 
	#__HAL_RCC_LPTIM1_CONFIG
(
__SOURCE__
è(
	`MODIFY_REG
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_LPTIM1SEL
, (
ušt32_t
)(__SOURCE__)))

	)

6648 
	#__HAL_RCC_GET_LPTIM1_SOURCE
(è(
	`READ_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_LPTIM1SEL
))

	)

6651 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

6652 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
) ||\

6653 
defšed
(
STM32F410Rx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469xx
) ||\

6654 
defšed
(
STM32F479xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
) ||\

6655 
defšed
(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

6669 
	#__HAL_RCC_TIMCLKPRESCALER
(
__PRESC__
è(*(
__IO
 
ušt32_t
 *è
RCC_DCKCFGR_TIMPRE_BB
 = (__PRESC__))

	)

6672 
STM32F446xx
 || 
STM32F469xx
 || 
STM32F479xx
 || 
STM32F412Zx
 || 
STM32F412Vx
 || 
STM32F412Rx
 || 
STM32F412Cx
 || 
STM32F413xx
 ||\

6673 
STM32F423xx
 */

6677 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

6680 
	#__HAL_RCC_PLLSAI_ENABLE_IT
(è(
RCC
->
CIR
 |ð(
RCC_CIR_PLLSAIRDYIE
))

	)

6684 
	#__HAL_RCC_PLLSAI_DISABLE_IT
(è(
RCC
->
CIR
 &ð~(
RCC_CIR_PLLSAIRDYIE
))

	)

6688 
	#__HAL_RCC_PLLSAI_CLEAR_IT
(è(
RCC
->
CIR
 |ð(
RCC_CIR_PLLSAIRDYF
))

	)

6693 
	#__HAL_RCC_PLLSAI_GET_IT
(è((
RCC
->
CIR
 & (
RCC_CIR_PLLSAIRDYIE
)è=ð(RCC_CIR_PLLSAIRDYIE))

	)

6698 
	#__HAL_RCC_PLLSAI_GET_FLAG
(è((
RCC
->
CR
 & (
RCC_CR_PLLSAIRDY
)è=ð(RCC_CR_PLLSAIRDY))

	)

6702 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

6705 
	#__HAL_RCC_MCO1_ENABLE
(è(*(
__IO
 
ušt32_t
 *è
RCC_CFGR_MCO1EN_BB
 = 
ENABLE
)

	)

6706 
	#__HAL_RCC_MCO1_DISABLE
(è(*(
__IO
 
ušt32_t
 *è
RCC_CFGR_MCO1EN_BB
 = 
DISABLE
)

	)

6710 
	#__HAL_RCC_MCO2_ENABLE
(è(*(
__IO
 
ušt32_t
 *è
RCC_CFGR_MCO2EN_BB
 = 
ENABLE
)

	)

6711 
	#__HAL_RCC_MCO2_DISABLE
(è(*(
__IO
 
ušt32_t
 *è
RCC_CFGR_MCO2EN_BB
 = 
DISABLE
)

	)

6727 
HAL_StusTy³Def
 
HAL_RCCEx_P”hCLKCÚfig
(
RCC_P”hCLKIn™Ty³Def
 *
P”hClkIn™
);

6728 
HAL_RCCEx_G‘P”hCLKCÚfig
(
RCC_P”hCLKIn™Ty³Def
 *
P”hClkIn™
);

6730 
ušt32_t
 
HAL_RCCEx_G‘P”hCLKF»q
(ušt32_ˆ
P”hClk
);

6732 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
è|| defšed(
STM32F411xE
) ||\

6733 
defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
è|| defšed(
STM32F412Zx
) ||\

6734 
defšed
(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
) ||\

6735 
defšed
(
STM32F423xx
)

6736 
HAL_RCCEx_S–eùLSEMode
(
ušt8_t
 
Mode
);

6738 #ià
defšed
(
RCC_PLLI2S_SUPPORT
)

6739 
HAL_StusTy³Def
 
HAL_RCCEx_EÇbËPLLI2S
(
RCC_PLLI2SIn™Ty³Def
 *
PLLI2SIn™
);

6740 
HAL_StusTy³Def
 
HAL_RCCEx_Di§bËPLLI2S
();

6742 #ià
defšed
(
RCC_PLLSAI_SUPPORT
)

6743 
HAL_StusTy³Def
 
HAL_RCCEx_EÇbËPLLSAI
(
RCC_PLLSAIIn™Ty³Def
 *
PLLSAIIn™
);

6744 
HAL_StusTy³Def
 
HAL_RCCEx_Di§bËPLLSAI
();

6765 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

6766 
defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

6768 
	#RCC_PLLSAION_BIT_NUMBER
 0x1CU

	)

6769 
	#RCC_CR_PLLSAION_BB
 (
PERIPH_BB_BASE
 + (
RCC_CR_OFFSET
 * 32Uè+ (
RCC_PLLSAION_BIT_NUMBER
 * 4U))

	)

6771 
	#PLLSAI_TIMEOUT_VALUE
 2U

	)

6774 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) || \

6775 
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) || \

6776 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
) || \

6777 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
) || \

6778 
defšed
(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

6780 
	#RCC_PLLI2SON_BIT_NUMBER
 0x1AU

	)

6781 
	#RCC_CR_PLLI2SON_BB
 (
PERIPH_BB_BASE
 + (
RCC_CR_OFFSET
 * 32Uè+ (
RCC_PLLI2SON_BIT_NUMBER
 * 4U))

	)

6783 
STM32F401xC
 || 
STM32F401xE
 || 
STM32F411xE
 || 
STM32F446xx
 || 
STM32F469xx
 || 
STM32F479xx
 || 
STM32F412Zx
 || 
STM32F412Vx
 ||

6784 
STM32F412Rx
 || 
STM32F412Cx
 || 
STM32F413xx
 || 
STM32F423xx
 */

6787 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

6788 
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
è|| defšed(
STM32F401xC
) ||\

6789 
defšed
(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469xx
) ||\

6790 
defšed
(
STM32F479xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
) ||\

6791 
defšed
(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

6793 
	#RCC_DCKCFGR_OFFSET
 (
RCC_OFFSET
 + 0x8CU)

	)

6794 
	#RCC_TIMPRE_BIT_NUMBER
 0x18U

	)

6795 
	#RCC_DCKCFGR_TIMPRE_BB
 (
PERIPH_BB_BASE
 + (
RCC_DCKCFGR_OFFSET
 * 32Uè+ (
RCC_TIMPRE_BIT_NUMBER
 * 4U))

	)

6797 
STM32F401xE
 || 
STM32F411xE
 || 
STM32F446xx
 || 
STM32F469xx
 || 
STM32F479xx
 || 
STM32F412Zx
 ||\

6798 
STM32F412Vx
 || 
STM32F412Rx
 || 
STM32F412Cx
 || 
STM32F413xx
 || 
STM32F423xx
 */

6801 
	#RCC_CFGR_OFFSET
 (
RCC_OFFSET
 + 0x08U)

	)

6802 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) || \

6803 
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) || \

6804 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
) || \

6805 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

6807 
	#RCC_I2SSRC_BIT_NUMBER
 0x17U

	)

6808 
	#RCC_CFGR_I2SSRC_BB
 (
PERIPH_BB_BASE
 + (
RCC_CFGR_OFFSET
 * 32Uè+ (
RCC_I2SSRC_BIT_NUMBER
 * 4U))

	)

6810 
	#PLLI2S_TIMEOUT_VALUE
 2U

	)

6812 
STM32F401xC
 || 
STM32F401xE
 || 
STM32F411xE
 || 
STM32F446xx
 || 
STM32F469xx
 || 
STM32F479xx
 */

6814 #ià
defšed
(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
) ||\

6815 
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

6817 
	#RCC_PLLI2SCFGR_OFFSET
 (
RCC_OFFSET
 + 0x84U)

	)

6819 
	#RCC_PLLI2SSRC_BIT_NUMBER
 0x16U

	)

6820 
	#RCC_PLLI2SCFGR_PLLI2SSRC_BB
 (
PERIPH_BB_BASE
 + (
RCC_PLLI2SCFGR_OFFSET
 * 32Uè+ (
RCC_PLLI2SSRC_BIT_NUMBER
 * 4U))

	)

6822 
	#PLLI2S_TIMEOUT_VALUE
 2U

	)

6825 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

6827 
	#RCC_MCO1EN_BIT_NUMBER
 0x8U

	)

6828 
	#RCC_CFGR_MCO1EN_BB
 (
PERIPH_BB_BASE
 + (
RCC_CFGR_OFFSET
 * 32Uè+ (
RCC_MCO1EN_BIT_NUMBER
 * 4U))

	)

6831 
	#RCC_MCO2EN_BIT_NUMBER
 0x9U

	)

6832 
	#RCC_CFGR_MCO2EN_BB
 (
PERIPH_BB_BASE
 + (
RCC_CFGR_OFFSET
 * 32Uè+ (
RCC_MCO2EN_BIT_NUMBER
 * 4U))

	)

6835 
	#PLL_TIMEOUT_VALUE
 2U

	)

6851 #ià
defšed
(
STM32F411xE
)

6852 
	#IS_RCC_PLLN_VALUE
(
VALUE
è((192U <ð(VALUE)è&& ((VALUEè<ð432U))

	)

6853 
	#IS_RCC_PLLI2SN_VALUE
(
VALUE
è((192U <ð(VALUE)è&& ((VALUEè<ð432U))

	)

6855 
STM32F429xx
 || 
STM32F439xx
 || 
STM32F401xC
 || 
STM32F401xE
 || 
STM32F410Tx
 || 
STM32F410Cx
 ||

6856 
STM32F410Rx
 || 
STM32F446xx
 || 
STM32F469xx
 || 
STM32F479xx
 || 
STM32F412Cx
 || 
STM32F412Rx
 ||

6857 
STM32F412Vx
 || 
STM32F412Zx
 || 
STM32F413xx
 || 
STM32F423xx
 */

6858 
	#IS_RCC_PLLN_VALUE
(
VALUE
è((50U <ð(VALUE)è&& ((VALUEè<ð432U))

	)

6859 
	#IS_RCC_PLLI2SN_VALUE
(
VALUE
è((50U <ð(VALUE)è&& ((VALUEè<ð432U))

	)

6862 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
)|| defšed(
STM32F439xx
)

6863 
	#IS_RCC_PERIPHCLOCK
(
SELECTION
è((1U <ð(SELECTION)è&& ((SELECTIONè<ð0x0000007FU))

	)

6866 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
)|| defšed(
STM32F417xx
)

6867 
	#IS_RCC_PERIPHCLOCK
(
SELECTION
è((1U <ð(SELECTION)è&& ((SELECTIONè<ð0x00000007U))

	)

6870 #ià
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
)

6871 
	#IS_RCC_PERIPHCLOCK
(
SELECTION
è((1U <ð(SELECTION)è&& ((SELECTIONè<ð0x0000000FU))

	)

6874 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

6875 
	#IS_RCC_PERIPHCLOCK
(
SELECTION
è((1U <ð(SELECTION)è&& ((SELECTIONè<ð0x0000001FU))

	)

6878 #ià
defšed
(
STM32F446xx
)

6879 
	#IS_RCC_PERIPHCLOCK
(
SELECTION
è((1U <ð(SELECTION)è&& ((SELECTIONè<ð0x00000FFFU))

	)

6882 #ià
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

6883 
	#IS_RCC_PERIPHCLOCK
(
SELECTION
è((1U <ð(SELECTION)è&& ((SELECTIONè<ð0x000001FFU))

	)

6886 #ià
defšed
(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
)

6887 
	#IS_RCC_PERIPHCLOCK
(
SELECTION
è((1U <ð(SELECTION)è&& ((SELECTIONè<ð0x000003FFU))

	)

6890 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

6891 
	#IS_RCC_PERIPHCLOCK
(
SELECTION
è((1U <ð(SELECTION)è&& ((SELECTIONè<ð0x00007FFFU))

	)

6894 
	#IS_RCC_PLLI2SR_VALUE
(
VALUE
è((2U <ð(VALUE)è&& ((VALUEè<ð7U))

	)

6896 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
)|| defšed(
STM32F439xx
) ||\

6897 
defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

6898 
	#IS_RCC_PLLI2SQ_VALUE
(
VALUE
è((2U <ð(VALUE)è&& ((VALUEè<ð15U))

	)

6900 
	#IS_RCC_PLLSAIN_VALUE
(
VALUE
è((50U <ð(VALUE)è&& ((VALUEè<ð432U))

	)

6902 
	#IS_RCC_PLLSAIQ_VALUE
(
VALUE
è((2U <ð(VALUE)è&& ((VALUEè<ð15U))

	)

6904 
	#IS_RCC_PLLSAIR_VALUE
(
VALUE
è((2U <ð(VALUE)è&& ((VALUEè<ð7U))

	)

6906 
	#IS_RCC_PLLSAI_DIVQ_VALUE
(
VALUE
è((1U <ð(VALUE)è&& ((VALUEè<ð32U))

	)

6908 
	#IS_RCC_PLLI2S_DIVQ_VALUE
(
VALUE
è((1U <ð(VALUE)è&& ((VALUEè<ð32U))

	)

6910 
	#IS_RCC_PLLSAI_DIVR_VALUE
(
VALUE
è(((VALUEè=ð
RCC_PLLSAIDIVR_2
è||\

	)

6911 ((
VALUE
è=ð
RCC_PLLSAIDIVR_4
) ||\

6912 ((
VALUE
è=ð
RCC_PLLSAIDIVR_8
) ||\

6913 ((
VALUE
è=ð
RCC_PLLSAIDIVR_16
))

6916 #ià
defšed
(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
) || \

6917 
defšed
(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

6918 
	#IS_RCC_PLLI2SM_VALUE
(
VALUE
è((2U <ð(VALUE)è&& ((VALUEè<ð63U))

	)

6920 
	#IS_RCC_LSE_MODE
(
MODE
è(((MODEè=ð
RCC_LSE_LOWPOWER_MODE
è||\

	)

6921 ((
MODE
è=ð
RCC_LSE_HIGHDRIVE_MODE
))

6924 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

6925 
	#IS_RCC_PLLR_VALUE
(
VALUE
è((2U <ð(VALUE)è&& ((VALUEè<ð7U))

	)

6927 
	#IS_RCC_LSE_MODE
(
MODE
è(((MODEè=ð
RCC_LSE_LOWPOWER_MODE
è||\

	)

6928 ((
MODE
è=ð
RCC_LSE_HIGHDRIVE_MODE
))

6930 
	#IS_RCC_FMPI2C1CLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_FMPI2C1CLKSOURCE_PCLK1
è||\

	)

6931 ((
SOURCE
è=ð
RCC_FMPI2C1CLKSOURCE_SYSCLK
) ||\

6932 ((
SOURCE
è=ð
RCC_FMPI2C1CLKSOURCE_HSI
))

6934 
	#IS_RCC_LPTIM1CLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_LPTIM1CLKSOURCE_PCLK1
è||\

	)

6935 ((
SOURCE
è=ð
RCC_LPTIM1CLKSOURCE_HSI
) ||\

6936 ((
SOURCE
è=ð
RCC_LPTIM1CLKSOURCE_LSI
) ||\

6937 ((
SOURCE
è=ð
RCC_LPTIM1CLKSOURCE_LSE
))

6939 
	#IS_RCC_I2SAPBCLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_I2SAPBCLKSOURCE_PLLR
è||\

	)

6940 ((
SOURCE
è=ð
RCC_I2SAPBCLKSOURCE_EXT
) ||\

6941 ((
SOURCE
è=ð
RCC_I2SAPBCLKSOURCE_PLLSRC
))

6944 #ià
defšed
(
STM32F446xx
)

6945 
	#IS_RCC_PLLR_VALUE
(
VALUE
è((2U <ð(VALUE)è&& ((VALUEè<ð7U))

	)

6947 
	#IS_RCC_PLLI2SP_VALUE
(
VALUE
è(((VALUEè=ð
RCC_PLLI2SP_DIV2
è||\

	)

6948 ((
VALUE
è=ð
RCC_PLLI2SP_DIV4
) ||\

6949 ((
VALUE
è=ð
RCC_PLLI2SP_DIV6
) ||\

6950 ((
VALUE
è=ð
RCC_PLLI2SP_DIV8
))

6952 
	#IS_RCC_PLLSAIM_VALUE
(
VALUE
è((VALUEè<ð63U)

	)

6954 
	#IS_RCC_PLLSAIP_VALUE
(
VALUE
è(((VALUEè=ð
RCC_PLLSAIP_DIV2
è||\

	)

6955 ((
VALUE
è=ð
RCC_PLLSAIP_DIV4
) ||\

6956 ((
VALUE
è=ð
RCC_PLLSAIP_DIV6
) ||\

6957 ((
VALUE
è=ð
RCC_PLLSAIP_DIV8
))

6959 
	#IS_RCC_SAI1CLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_SAI1CLKSOURCE_PLLSAI
è||\

	)

6960 ((
SOURCE
è=ð
RCC_SAI1CLKSOURCE_PLLI2S
) ||\

6961 ((
SOURCE
è=ð
RCC_SAI1CLKSOURCE_PLLR
) ||\

6962 ((
SOURCE
è=ð
RCC_SAI1CLKSOURCE_EXT
))

6964 
	#IS_RCC_SAI2CLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_SAI2CLKSOURCE_PLLSAI
è||\

	)

6965 ((
SOURCE
è=ð
RCC_SAI2CLKSOURCE_PLLI2S
) ||\

6966 ((
SOURCE
è=ð
RCC_SAI2CLKSOURCE_PLLR
) ||\

6967 ((
SOURCE
è=ð
RCC_SAI2CLKSOURCE_PLLSRC
))

6969 
	#IS_RCC_I2SAPB1CLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_I2SAPB1CLKSOURCE_PLLI2S
è||\

	)

6970 ((
SOURCE
è=ð
RCC_I2SAPB1CLKSOURCE_EXT
) ||\

6971 ((
SOURCE
è=ð
RCC_I2SAPB1CLKSOURCE_PLLR
) ||\

6972 ((
SOURCE
è=ð
RCC_I2SAPB1CLKSOURCE_PLLSRC
))

6974 
	#IS_RCC_I2SAPB2CLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_I2SAPB2CLKSOURCE_PLLI2S
è||\

	)

6975 ((
SOURCE
è=ð
RCC_I2SAPB2CLKSOURCE_EXT
) ||\

6976 ((
SOURCE
è=ð
RCC_I2SAPB2CLKSOURCE_PLLR
) ||\

6977 ((
SOURCE
è=ð
RCC_I2SAPB2CLKSOURCE_PLLSRC
))

6979 
	#IS_RCC_FMPI2C1CLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_FMPI2C1CLKSOURCE_PCLK1
è||\

	)

6980 ((
SOURCE
è=ð
RCC_FMPI2C1CLKSOURCE_SYSCLK
) ||\

6981 ((
SOURCE
è=ð
RCC_FMPI2C1CLKSOURCE_HSI
))

6983 
	#IS_RCC_CECCLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_CECCLKSOURCE_HSI
è||\

	)

6984 ((
SOURCE
è=ð
RCC_CECCLKSOURCE_LSE
))

6986 
	#IS_RCC_CLK48CLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_CLK48CLKSOURCE_PLLQ
è||\

	)

6987 ((
SOURCE
è=ð
RCC_CLK48CLKSOURCE_PLLSAIP
))

6989 
	#IS_RCC_SDIOCLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_SDIOCLKSOURCE_CLK48
è||\

	)

6990 ((
SOURCE
è=ð
RCC_SDIOCLKSOURCE_SYSCLK
))

6992 
	#IS_RCC_SPDIFRXCLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_SPDIFRXCLKSOURCE_PLLR
è||\

	)

6993 ((
SOURCE
è=ð
RCC_SPDIFRXCLKSOURCE_PLLI2SP
))

6996 #ià
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

6997 
	#IS_RCC_PLLR_VALUE
(
VALUE
è((2U <ð(VALUE)è&& ((VALUEè<ð7U))

	)

6999 
	#IS_RCC_PLLSAIP_VALUE
(
VALUE
è(((VALUEè=ð
RCC_PLLSAIP_DIV2
è||\

	)

7000 ((
VALUE
è=ð
RCC_PLLSAIP_DIV4
) ||\

7001 ((
VALUE
è=ð
RCC_PLLSAIP_DIV6
) ||\

7002 ((
VALUE
è=ð
RCC_PLLSAIP_DIV8
))

7004 
	#IS_RCC_CLK48CLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_CLK48CLKSOURCE_PLLQ
è||\

	)

7005 ((
SOURCE
è=ð
RCC_CLK48CLKSOURCE_PLLSAIP
))

7007 
	#IS_RCC_SDIOCLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_SDIOCLKSOURCE_CLK48
è||\

	)

7008 ((
SOURCE
è=ð
RCC_SDIOCLKSOURCE_SYSCLK
))

7010 
	#IS_RCC_DSIBYTELANECLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_DSICLKSOURCE_PLLR
è||\

	)

7011 ((
SOURCE
è=ð
RCC_DSICLKSOURCE_DSIPHY
))

7013 
	#IS_RCC_LSE_MODE
(
MODE
è(((MODEè=ð
RCC_LSE_LOWPOWER_MODE
è||\

	)

7014 ((
MODE
è=ð
RCC_LSE_HIGHDRIVE_MODE
))

7017 #ià
defšed
(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
) ||\

7018 
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

7019 
	#IS_RCC_PLLI2SQ_VALUE
(
VALUE
è((2U <ð(VALUE)è&& ((VALUEè<ð15U))

	)

7021 
	#IS_RCC_PLLR_VALUE
(
VALUE
è((2U <ð(VALUE)è&& ((VALUEè<ð7U))

	)

7023 
	#IS_RCC_PLLI2SCLKSOURCE
(
__SOURCE__
è(((__SOURCE__è=ð
RCC_PLLI2SCLKSOURCE_PLLSRC
è|| \

	)

7024 ((
__SOURCE__
è=ð
RCC_PLLI2SCLKSOURCE_EXT
))

7026 
	#IS_RCC_I2SAPB1CLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_I2SAPB1CLKSOURCE_PLLI2S
è||\

	)

7027 ((
SOURCE
è=ð
RCC_I2SAPB1CLKSOURCE_EXT
) ||\

7028 ((
SOURCE
è=ð
RCC_I2SAPB1CLKSOURCE_PLLR
) ||\

7029 ((
SOURCE
è=ð
RCC_I2SAPB1CLKSOURCE_PLLSRC
))

7031 
	#IS_RCC_I2SAPB2CLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_I2SAPB2CLKSOURCE_PLLI2S
è||\

	)

7032 ((
SOURCE
è=ð
RCC_I2SAPB2CLKSOURCE_EXT
) ||\

7033 ((
SOURCE
è=ð
RCC_I2SAPB2CLKSOURCE_PLLR
) ||\

7034 ((
SOURCE
è=ð
RCC_I2SAPB2CLKSOURCE_PLLSRC
))

7036 
	#IS_RCC_FMPI2C1CLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_FMPI2C1CLKSOURCE_PCLK1
è||\

	)

7037 ((
SOURCE
è=ð
RCC_FMPI2C1CLKSOURCE_SYSCLK
) ||\

7038 ((
SOURCE
è=ð
RCC_FMPI2C1CLKSOURCE_HSI
))

7040 
	#IS_RCC_CLK48CLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_CLK48CLKSOURCE_PLLQ
è||\

	)

7041 ((
SOURCE
è=ð
RCC_CLK48CLKSOURCE_PLLI2SQ
))

7043 
	#IS_RCC_SDIOCLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_SDIOCLKSOURCE_CLK48
è||\

	)

7044 ((
SOURCE
è=ð
RCC_SDIOCLKSOURCE_SYSCLK
))

7046 
	#IS_RCC_DFSDM1CLKSOURCE
(
__SOURCE__
è(((__SOURCE__è=ð
RCC_DFSDM1CLKSOURCE_PCLK2
è|| \

	)

7047 ((
__SOURCE__
è=ð
RCC_DFSDM1CLKSOURCE_SYSCLK
))

7049 
	#IS_RCC_DFSDM1AUDIOCLKSOURCE
(
__SOURCE__
è(((__SOURCE__è=ð
RCC_DFSDM1AUDIOCLKSOURCE_I2S1
è|| \

	)

7050 ((
__SOURCE__
è=ð
RCC_DFSDM1AUDIOCLKSOURCE_I2S2
))

7052 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

7053 
	#IS_RCC_DFSDM2CLKSOURCE
(
__SOURCE__
è(((__SOURCE__è=ð
RCC_DFSDM2CLKSOURCE_PCLK2
è|| \

	)

7054 ((
__SOURCE__
è=ð
RCC_DFSDM2CLKSOURCE_SYSCLK
))

7056 
	#IS_RCC_DFSDM2AUDIOCLKSOURCE
(
__SOURCE__
è(((__SOURCE__è=ð
RCC_DFSDM2AUDIOCLKSOURCE_I2S1
è|| \

	)

7057 ((
__SOURCE__
è=ð
RCC_DFSDM2AUDIOCLKSOURCE_I2S2
))

7059 
	#IS_RCC_LPTIM1CLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_LPTIM1CLKSOURCE_PCLK1
è||\

	)

7060 ((
SOURCE
è=ð
RCC_LPTIM1CLKSOURCE_HSI
) ||\

7061 ((
SOURCE
è=ð
RCC_LPTIM1CLKSOURCE_LSI
) ||\

7062 ((
SOURCE
è=ð
RCC_LPTIM1CLKSOURCE_LSE
))

7064 
	#IS_RCC_SAIACLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_SAIACLKSOURCE_PLLI2SR
è||\

	)

7065 ((
SOURCE
è=ð
RCC_SAIACLKSOURCE_EXT
) ||\

7066 ((
SOURCE
è=ð
RCC_SAIACLKSOURCE_PLLR
) ||\

7067 ((
SOURCE
è=ð
RCC_SAIACLKSOURCE_PLLSRC
))

7069 
	#IS_RCC_SAIBCLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_SAIBCLKSOURCE_PLLI2SR
è||\

	)

7070 ((
SOURCE
è=ð
RCC_SAIBCLKSOURCE_EXT
) ||\

7071 ((
SOURCE
è=ð
RCC_SAIBCLKSOURCE_PLLR
) ||\

7072 ((
SOURCE
è=ð
RCC_SAIBCLKSOURCE_PLLSRC
))

7074 
	#IS_RCC_PLL_DIVR_VALUE
(
VALUE
è((1U <ð(VALUE)è&& ((VALUEè<ð32U))

	)

7076 
	#IS_RCC_PLLI2S_DIVR_VALUE
(
VALUE
è((1U <ð(VALUE)è&& ((VALUEè<ð32U))

	)

7081 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) || \

7082 
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) || \

7083 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
) || \

7084 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
) || \

7085 
defšed
(
STM32F412Rx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

7087 
	#IS_RCC_MCO2SOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_MCO2SOURCE_SYSCLK
è|| ((SOURCEè=ð
RCC_MCO2SOURCE_PLLI2SCLK
)|| \

	)

7088 ((
SOURCE
è=ð
RCC_MCO2SOURCE_HSE
è|| ((SOURCEè=ð
RCC_MCO2SOURCE_PLLCLK
))

7091 
STM32F401xC
 || 
STM32F401xE
 || 
STM32F411xE
 || 
STM32F446xx
 || 
STM32F469xx
 || 
STM32F479xx
 || 
STM32F412Zx
 || 
STM32F412Vx
 || \

7092 
STM32F412Rx
 */

7094 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

7095 
	#IS_RCC_MCO2SOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_MCO2SOURCE_SYSCLK
è|| ((SOURCEè=ð
RCC_MCO2SOURCE_I2SCLK
)|| \

	)

7096 ((
SOURCE
è=ð
RCC_MCO2SOURCE_HSE
è|| ((SOURCEè=ð
RCC_MCO2SOURCE_PLLCLK
))

7113 #ifdeà
__ýlu¥lus


	@Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rtc.h

37 #iâdeà
__STM32F4xx_HAL_RTC_H


38 
	#__STM32F4xx_HAL_RTC_H


	)

40 #ifdeà
__ýlu¥lus


45 
	~"¡m32f4xx_h®_def.h
"

65 
HAL_RTC_STATE_RESET
 = 0x00U,

66 
HAL_RTC_STATE_READY
 = 0x01U,

67 
HAL_RTC_STATE_BUSY
 = 0x02U,

68 
HAL_RTC_STATE_TIMEOUT
 = 0x03U,

69 
HAL_RTC_STATE_ERROR
 = 0x04U

70 }
	tHAL_RTCS‹Ty³Def
;

77 
ušt32_t
 
HourFÜm©
;

80 
ušt32_t
 
AsynchP»div
;

83 
ušt32_t
 
SynchP»div
;

86 
ušt32_t
 
OutPut
;

89 
ušt32_t
 
OutPutPÞ¬™y
;

92 
ušt32_t
 
OutPutTy³
;

94 }
	tRTC_In™Ty³Def
;

101 
ušt8_t
 
Hours
;

105 
ušt8_t
 
Mšu‹s
;

108 
ušt8_t
 
SecÚds
;

111 
ušt8_t
 
TimeFÜm©
;

114 
ušt32_t
 
SubSecÚds
;

118 
ušt32_t
 
SecÚdF¿ùiÚ
;

124 
ušt32_t
 
DayLightSavšg
;

127 
ušt32_t
 
StÜeO³¿tiÚ
;

130 }
	tRTC_TimeTy³Def
;

137 
ušt8_t
 
W“kDay
;

140 
ušt8_t
 
MÚth
;

143 
ušt8_t
 
D©e
;

146 
ušt8_t
 
Y—r
;

149 }
	tRTC_D©eTy³Def
;

156 
RTC_TimeTy³Def
 
AÏrmTime
;

158 
ušt32_t
 
AÏrmMask
;

161 
ušt32_t
 
AÏrmSubSecÚdMask
;

164 
ušt32_t
 
AÏrmD©eW“kDayS–
;

167 
ušt8_t
 
AÏrmD©eW“kDay
;

171 
ušt32_t
 
AÏrm
;

173 }
	tRTC_AÏrmTy³Def
;

180 
RTC_Ty³Def
 *
In¡ªû
;

182 
RTC_In™Ty³Def
 
In™
;

184 
HAL_LockTy³Def
 
Lock
;

186 
__IO
 
HAL_RTCS‹Ty³Def
 
S‹
;

188 }
	tRTC_HªdËTy³Def
;

202 
	#RTC_HOURFORMAT_24
 0x00000000U

	)

203 
	#RTC_HOURFORMAT_12
 0x00000040U

	)

211 
	#RTC_OUTPUT_DISABLE
 0x00000000U

	)

212 
	#RTC_OUTPUT_ALARMA
 0x00200000U

	)

213 
	#RTC_OUTPUT_ALARMB
 0x00400000U

	)

214 
	#RTC_OUTPUT_WAKEUP
 0x00600000U

	)

222 
	#RTC_OUTPUT_POLARITY_HIGH
 0x00000000U

	)

223 
	#RTC_OUTPUT_POLARITY_LOW
 0x00100000U

	)

231 
	#RTC_OUTPUT_TYPE_OPENDRAIN
 0x00000000U

	)

232 
	#RTC_OUTPUT_TYPE_PUSHPULL
 0x00040000U

	)

240 
	#RTC_HOURFORMAT12_AM
 ((
ušt8_t
)0x00)

	)

241 
	#RTC_HOURFORMAT12_PM
 ((
ušt8_t
)0x40)

	)

249 
	#RTC_DAYLIGHTSAVING_SUB1H
 0x00020000U

	)

250 
	#RTC_DAYLIGHTSAVING_ADD1H
 0x00010000U

	)

251 
	#RTC_DAYLIGHTSAVING_NONE
 0x00000000U

	)

259 
	#RTC_STOREOPERATION_RESET
 0x00000000U

	)

260 
	#RTC_STOREOPERATION_SET
 0x00040000U

	)

268 
	#RTC_FORMAT_BIN
 0x00000000U

	)

269 
	#RTC_FORMAT_BCD
 0x00000001U

	)

278 
	#RTC_MONTH_JANUARY
 ((
ušt8_t
)0x01)

	)

279 
	#RTC_MONTH_FEBRUARY
 ((
ušt8_t
)0x02)

	)

280 
	#RTC_MONTH_MARCH
 ((
ušt8_t
)0x03)

	)

281 
	#RTC_MONTH_APRIL
 ((
ušt8_t
)0x04)

	)

282 
	#RTC_MONTH_MAY
 ((
ušt8_t
)0x05)

	)

283 
	#RTC_MONTH_JUNE
 ((
ušt8_t
)0x06)

	)

284 
	#RTC_MONTH_JULY
 ((
ušt8_t
)0x07)

	)

285 
	#RTC_MONTH_AUGUST
 ((
ušt8_t
)0x08)

	)

286 
	#RTC_MONTH_SEPTEMBER
 ((
ušt8_t
)0x09)

	)

287 
	#RTC_MONTH_OCTOBER
 ((
ušt8_t
)0x10)

	)

288 
	#RTC_MONTH_NOVEMBER
 ((
ušt8_t
)0x11)

	)

289 
	#RTC_MONTH_DECEMBER
 ((
ušt8_t
)0x12)

	)

297 
	#RTC_WEEKDAY_MONDAY
 ((
ušt8_t
)0x01)

	)

298 
	#RTC_WEEKDAY_TUESDAY
 ((
ušt8_t
)0x02)

	)

299 
	#RTC_WEEKDAY_WEDNESDAY
 ((
ušt8_t
)0x03)

	)

300 
	#RTC_WEEKDAY_THURSDAY
 ((
ušt8_t
)0x04)

	)

301 
	#RTC_WEEKDAY_FRIDAY
 ((
ušt8_t
)0x05)

	)

302 
	#RTC_WEEKDAY_SATURDAY
 ((
ušt8_t
)0x06)

	)

303 
	#RTC_WEEKDAY_SUNDAY
 ((
ušt8_t
)0x07)

	)

311 
	#RTC_ALARMDATEWEEKDAYSEL_DATE
 0x00000000U

	)

312 
	#RTC_ALARMDATEWEEKDAYSEL_WEEKDAY
 0x40000000U

	)

320 
	#RTC_ALARMMASK_NONE
 0x00000000U

	)

321 
	#RTC_ALARMMASK_DATEWEEKDAY
 
RTC_ALRMAR_MSK4


	)

322 
	#RTC_ALARMMASK_HOURS
 
RTC_ALRMAR_MSK3


	)

323 
	#RTC_ALARMMASK_MINUTES
 
RTC_ALRMAR_MSK2


	)

324 
	#RTC_ALARMMASK_SECONDS
 
RTC_ALRMAR_MSK1


	)

325 
	#RTC_ALARMMASK_ALL
 0x80808080U

	)

333 
	#RTC_ALARM_A
 
RTC_CR_ALRAE


	)

334 
	#RTC_ALARM_B
 
RTC_CR_ALRBE


	)

342 
	#RTC_ALARMSUBSECONDMASK_ALL
 0x00000000U

	)

345 
	#RTC_ALARMSUBSECONDMASK_SS14_1
 0x01000000U

	)

347 
	#RTC_ALARMSUBSECONDMASK_SS14_2
 0x02000000U

	)

349 
	#RTC_ALARMSUBSECONDMASK_SS14_3
 0x03000000U

	)

351 
	#RTC_ALARMSUBSECONDMASK_SS14_4
 0x04000000U

	)

353 
	#RTC_ALARMSUBSECONDMASK_SS14_5
 0x05000000U

	)

355 
	#RTC_ALARMSUBSECONDMASK_SS14_6
 0x06000000U

	)

357 
	#RTC_ALARMSUBSECONDMASK_SS14_7
 0x07000000U

	)

359 
	#RTC_ALARMSUBSECONDMASK_SS14_8
 0x08000000U

	)

361 
	#RTC_ALARMSUBSECONDMASK_SS14_9
 0x09000000U

	)

363 
	#RTC_ALARMSUBSECONDMASK_SS14_10
 0x0A000000U

	)

365 
	#RTC_ALARMSUBSECONDMASK_SS14_11
 0x0B000000U

	)

367 
	#RTC_ALARMSUBSECONDMASK_SS14_12
 0x0C000000U

	)

369 
	#RTC_ALARMSUBSECONDMASK_SS14_13
 0x0D000000U

	)

371 
	#RTC_ALARMSUBSECONDMASK_SS14
 0x0E000000U

	)

373 
	#RTC_ALARMSUBSECONDMASK_NONE
 0x0F000000U

	)

382 
	#RTC_IT_TS
 0x00008000U

	)

383 
	#RTC_IT_WUT
 0x00004000U

	)

384 
	#RTC_IT_ALRB
 0x00002000U

	)

385 
	#RTC_IT_ALRA
 0x00001000U

	)

386 
	#RTC_IT_TAMP
 0x00000004U

	)

387 
	#RTC_IT_TAMP1
 0x00020000U

	)

388 
	#RTC_IT_TAMP2
 0x00040000U

	)

396 
	#RTC_FLAG_RECALPF
 0x00010000U

	)

397 
	#RTC_FLAG_TAMP2F
 0x00004000U

	)

398 
	#RTC_FLAG_TAMP1F
 0x00002000U

	)

399 
	#RTC_FLAG_TSOVF
 0x00001000U

	)

400 
	#RTC_FLAG_TSF
 0x00000800U

	)

401 
	#RTC_FLAG_WUTF
 0x00000400U

	)

402 
	#RTC_FLAG_ALRBF
 0x00000200U

	)

403 
	#RTC_FLAG_ALRAF
 0x00000100U

	)

404 
	#RTC_FLAG_INITF
 0x00000040U

	)

405 
	#RTC_FLAG_RSF
 0x00000020U

	)

406 
	#RTC_FLAG_INITS
 0x00000010U

	)

407 
	#RTC_FLAG_SHPF
 0x00000008U

	)

408 
	#RTC_FLAG_WUTWF
 0x00000004U

	)

409 
	#RTC_FLAG_ALRBWF
 0x00000002U

	)

410 
	#RTC_FLAG_ALRAWF
 0x00000001U

	)

428 
	#__HAL_RTC_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 
HAL_RTC_STATE_RESET
)

	)

435 
	#__HAL_RTC_WRITEPROTECTION_DISABLE
(
__HANDLE__
è\

	)

437 (
__HANDLE__
)->
In¡ªû
->
WPR
 = 0xCAU; \

438 (
__HANDLE__
)->
In¡ªû
->
WPR
 = 0x53U; \

446 
	#__HAL_RTC_WRITEPROTECTION_ENABLE
(
__HANDLE__
è\

	)

448 (
__HANDLE__
)->
In¡ªû
->
WPR
 = 0xFFU; \

456 
	#__HAL_RTC_ALARMA_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 |ð(
RTC_CR_ALRAE
))

	)

463 
	#__HAL_RTC_ALARMA_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 &ð~(
RTC_CR_ALRAE
))

	)

470 
	#__HAL_RTC_ALARMB_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 |ð(
RTC_CR_ALRBE
))

	)

477 
	#__HAL_RTC_ALARMB_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 &ð~(
RTC_CR_ALRBE
))

	)

488 
	#__HAL_RTC_ALARM_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
CR
 |ð(__INTERRUPT__))

	)

499 
	#__HAL_RTC_ALARM_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
CR
 &ð~(__INTERRUPT__))

	)

510 
	#__HAL_RTC_ALARM_GET_IT
(
__HANDLE__
, 
__INTERRUPT__
è(((((__HANDLE__)->
In¡ªû
->
ISR
)& ((__INTERRUPT__)>> 4U)è!ð
RESET
)? 
SET
 : RESET)

	)

523 
	#__HAL_RTC_ALARM_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è(((((__HANDLE__)->
In¡ªû
->
ISR
è& (__FLAG__)è!ð
RESET
)? 
SET
 : RESET)

	)

534 
	#__HAL_RTC_ALARM_CLEAR_FLAG
(
__HANDLE__
, 
__FLAG__
è((__HANDLE__)->
In¡ªû
->
ISR
èð(~((__FLAG__è| 
RTC_ISR_INIT
)|((__HANDLE__)->In¡ªû->ISR & RTC_ISR_INIT))

	)

546 
	#__HAL_RTC_ALARM_GET_IT_SOURCE
(
__HANDLE__
, 
__INTERRUPT__
è(((((__HANDLE__)->
In¡ªû
->
CR
è& (__INTERRUPT__)è!ð
RESET
è? 
SET
 : RESET)

	)

552 
	#__HAL_RTC_ALARM_EXTI_ENABLE_IT
(è(
EXTI
->
IMR
 |ð
RTC_EXTI_LINE_ALARM_EVENT
)

	)

558 
	#__HAL_RTC_ALARM_EXTI_DISABLE_IT
(è(
EXTI
->
IMR
 &ð~(
RTC_EXTI_LINE_ALARM_EVENT
))

	)

564 
	#__HAL_RTC_ALARM_EXTI_ENABLE_EVENT
(è(
EXTI
->
EMR
 |ð
RTC_EXTI_LINE_ALARM_EVENT
)

	)

570 
	#__HAL_RTC_ALARM_EXTI_DISABLE_EVENT
(è(
EXTI
->
EMR
 &ð~(
RTC_EXTI_LINE_ALARM_EVENT
))

	)

576 
	#__HAL_RTC_ALARM_EXTI_ENABLE_FALLING_EDGE
(è(
EXTI
->
FTSR
 |ð
RTC_EXTI_LINE_ALARM_EVENT
)

	)

582 
	#__HAL_RTC_ALARM_EXTI_DISABLE_FALLING_EDGE
(è(
EXTI
->
FTSR
 &ð~(
RTC_EXTI_LINE_ALARM_EVENT
))

	)

588 
	#__HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE
(è(
EXTI
->
RTSR
 |ð
RTC_EXTI_LINE_ALARM_EVENT
)

	)

594 
	#__HAL_RTC_ALARM_EXTI_DISABLE_RISING_EDGE
(è(
EXTI
->
RTSR
 &ð~(
RTC_EXTI_LINE_ALARM_EVENT
))

	)

600 
	#__HAL_RTC_ALARM_EXTI_ENABLE_RISING_FALLING_EDGE
(èdØ{ 
	`__HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE
(); \

	)

601 
__HAL_RTC_ALARM_EXTI_ENABLE_FALLING_EDGE
();\

608 
	#__HAL_RTC_ALARM_EXTI_DISABLE_RISING_FALLING_EDGE
(èdØ{ 
	`__HAL_RTC_ALARM_EXTI_DISABLE_RISING_EDGE
();\

	)

609 
__HAL_RTC_ALARM_EXTI_DISABLE_FALLING_EDGE
();\

616 
	#__HAL_RTC_ALARM_EXTI_GET_FLAG
(è(
EXTI
->
PR
 & 
RTC_EXTI_LINE_ALARM_EVENT
)

	)

622 
	#__HAL_RTC_ALARM_EXTI_CLEAR_FLAG
(è(
EXTI
->
PR
 = 
RTC_EXTI_LINE_ALARM_EVENT
)

	)

628 
	#__HAL_RTC_ALARM_EXTI_GENERATE_SWIT
(è(
EXTI
->
SWIER
 |ð
RTC_EXTI_LINE_ALARM_EVENT
)

	)

634 
	~"¡m32f4xx_h®_¹c_ex.h
"

645 
HAL_StusTy³Def
 
HAL_RTC_In™
(
RTC_HªdËTy³Def
 *
h¹c
);

646 
HAL_StusTy³Def
 
HAL_RTC_DeIn™
(
RTC_HªdËTy³Def
 *
h¹c
);

647 
HAL_RTC_M¥In™
(
RTC_HªdËTy³Def
 *
h¹c
);

648 
HAL_RTC_M¥DeIn™
(
RTC_HªdËTy³Def
 *
h¹c
);

657 
HAL_StusTy³Def
 
HAL_RTC_S‘Time
(
RTC_HªdËTy³Def
 *
h¹c
, 
RTC_TimeTy³Def
 *
sTime
, 
ušt32_t
 
FÜm©
);

658 
HAL_StusTy³Def
 
HAL_RTC_G‘Time
(
RTC_HªdËTy³Def
 *
h¹c
, 
RTC_TimeTy³Def
 *
sTime
, 
ušt32_t
 
FÜm©
);

659 
HAL_StusTy³Def
 
HAL_RTC_S‘D©e
(
RTC_HªdËTy³Def
 *
h¹c
, 
RTC_D©eTy³Def
 *
sD©e
, 
ušt32_t
 
FÜm©
);

660 
HAL_StusTy³Def
 
HAL_RTC_G‘D©e
(
RTC_HªdËTy³Def
 *
h¹c
, 
RTC_D©eTy³Def
 *
sD©e
, 
ušt32_t
 
FÜm©
);

669 
HAL_StusTy³Def
 
HAL_RTC_S‘AÏrm
(
RTC_HªdËTy³Def
 *
h¹c
, 
RTC_AÏrmTy³Def
 *
sAÏrm
, 
ušt32_t
 
FÜm©
);

670 
HAL_StusTy³Def
 
HAL_RTC_S‘AÏrm_IT
(
RTC_HªdËTy³Def
 *
h¹c
, 
RTC_AÏrmTy³Def
 *
sAÏrm
, 
ušt32_t
 
FÜm©
);

671 
HAL_StusTy³Def
 
HAL_RTC_D—ùiv©eAÏrm
(
RTC_HªdËTy³Def
 *
h¹c
, 
ušt32_t
 
AÏrm
);

672 
HAL_StusTy³Def
 
HAL_RTC_G‘AÏrm
(
RTC_HªdËTy³Def
 *
h¹c
, 
RTC_AÏrmTy³Def
 *
sAÏrm
, 
ušt32_t
 
AÏrm
, ušt32_ˆ
FÜm©
);

673 
HAL_RTC_AÏrmIRQHªdËr
(
RTC_HªdËTy³Def
 *
h¹c
);

674 
HAL_StusTy³Def
 
HAL_RTC_PÞlFÜAÏrmAEv’t
(
RTC_HªdËTy³Def
 *
h¹c
, 
ušt32_t
 
Timeout
);

675 
HAL_RTC_AÏrmAEv’tC®lback
(
RTC_HªdËTy³Def
 *
h¹c
);

684 
HAL_StusTy³Def
 
HAL_RTC_Wa™FÜSynchro
(
RTC_HªdËTy³Def
* 
h¹c
);

693 
HAL_RTCS‹Ty³Def
 
HAL_RTC_G‘S‹
(
RTC_HªdËTy³Def
 *
h¹c
);

709 
	#RTC_TR_RESERVED_MASK
 0x007F7F7FU

	)

710 
	#RTC_DR_RESERVED_MASK
 0x00FFFF3FU

	)

711 
	#RTC_INIT_MASK
 0xFFFFFFFFU

	)

712 
	#RTC_RSF_MASK
 0xFFFFFF5FU

	)

713 
	#RTC_FLAGS_MASK
 ((
ušt32_t
)(
RTC_FLAG_TSOVF
 | 
RTC_FLAG_TSF
 | 
RTC_FLAG_WUTF
 | \

	)

714 
RTC_FLAG_ALRBF
 | 
RTC_FLAG_ALRAF
 | 
RTC_FLAG_INITF
 | \

715 
RTC_FLAG_RSF
 | 
RTC_FLAG_INITS
 | 
RTC_FLAG_WUTWF
 | \

716 
RTC_FLAG_ALRBWF
 | 
RTC_FLAG_ALRAWF
 | 
RTC_FLAG_TAMP1F
 | \

717 
RTC_FLAG_RECALPF
 | 
RTC_FLAG_SHPF
))

719 
	#RTC_TIMEOUT_VALUE
 1000

	)

721 
	#RTC_EXTI_LINE_ALARM_EVENT
 ((
ušt32_t
)
EXTI_IMR_MR17
è

	)

734 
	#IS_RTC_HOUR_FORMAT
(
FORMAT
è(((FORMATè=ð
RTC_HOURFORMAT_12
è|| \

	)

735 ((
FORMAT
è=ð
RTC_HOURFORMAT_24
))

736 
	#IS_RTC_OUTPUT
(
OUTPUT
è(((OUTPUTè=ð
RTC_OUTPUT_DISABLE
è|| \

	)

737 ((
OUTPUT
è=ð
RTC_OUTPUT_ALARMA
) || \

738 ((
OUTPUT
è=ð
RTC_OUTPUT_ALARMB
) || \

739 ((
OUTPUT
è=ð
RTC_OUTPUT_WAKEUP
))

740 
	#IS_RTC_OUTPUT_POL
(
POL
è(((POLè=ð
RTC_OUTPUT_POLARITY_HIGH
è|| \

	)

741 ((
POL
è=ð
RTC_OUTPUT_POLARITY_LOW
))

742 
	#IS_RTC_OUTPUT_TYPE
(
TYPE
è(((TYPEè=ð
RTC_OUTPUT_TYPE_OPENDRAIN
è|| \

	)

743 ((
TYPE
è=ð
RTC_OUTPUT_TYPE_PUSHPULL
))

744 
	#IS_RTC_HOUR12
(
HOUR
è(((HOURè> 0Uè&& ((HOURè<ð12U))

	)

745 
	#IS_RTC_HOUR24
(
HOUR
è((HOURè<ð23U)

	)

746 
	#IS_RTC_ASYNCH_PREDIV
(
PREDIV
è((PREDIVè<ð0x7FU)

	)

747 
	#IS_RTC_SYNCH_PREDIV
(
PREDIV
è((PREDIVè<ð0x7FFFU)

	)

748 
	#IS_RTC_MINUTES
(
MINUTES
è((MINUTESè<ð59U)

	)

749 
	#IS_RTC_SECONDS
(
SECONDS
è((SECONDSè<ð59U)

	)

751 
	#IS_RTC_HOURFORMAT12
(
PM
è(((PMè=ð
RTC_HOURFORMAT12_AM
è|| ((PMè=ð
RTC_HOURFORMAT12_PM
))

	)

752 
	#IS_RTC_DAYLIGHT_SAVING
(
SAVE
è(((SAVEè=ð
RTC_DAYLIGHTSAVING_SUB1H
è|| \

	)

753 ((
SAVE
è=ð
RTC_DAYLIGHTSAVING_ADD1H
) || \

754 ((
SAVE
è=ð
RTC_DAYLIGHTSAVING_NONE
))

755 
	#IS_RTC_STORE_OPERATION
(
OPERATION
è(((OPERATIONè=ð
RTC_STOREOPERATION_RESET
è|| \

	)

756 ((
OPERATION
è=ð
RTC_STOREOPERATION_SET
))

757 
	#IS_RTC_FORMAT
(
FORMAT
è(((FORMATè=ð
RTC_FORMAT_BIN
è|| ((FORMATè=ð
RTC_FORMAT_BCD
))

	)

758 
	#IS_RTC_YEAR
(
YEAR
è((YEARè<ð99U)

	)

759 
	#IS_RTC_MONTH
(
MONTH
è(((MONTHè>ð1Uè&& ((MONTHè<ð12U))

	)

760 
	#IS_RTC_DATE
(
DATE
è(((DATEè>ð1Uè&& ((DATEè<ð31U))

	)

761 
	#IS_RTC_WEEKDAY
(
WEEKDAY
è(((WEEKDAYè=ð
RTC_WEEKDAY_MONDAY
è|| \

	)

762 ((
WEEKDAY
è=ð
RTC_WEEKDAY_TUESDAY
) || \

763 ((
WEEKDAY
è=ð
RTC_WEEKDAY_WEDNESDAY
) || \

764 ((
WEEKDAY
è=ð
RTC_WEEKDAY_THURSDAY
) || \

765 ((
WEEKDAY
è=ð
RTC_WEEKDAY_FRIDAY
) || \

766 ((
WEEKDAY
è=ð
RTC_WEEKDAY_SATURDAY
) || \

767 ((
WEEKDAY
è=ð
RTC_WEEKDAY_SUNDAY
))

768 
	#IS_RTC_ALARM_DATE_WEEKDAY_DATE
(
DATE
è(((DATEè> 0Uè&& ((DATEè<ð31U))

	)

769 
	#IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY
(
WEEKDAY
è(((WEEKDAYè=ð
RTC_WEEKDAY_MONDAY
è|| \

	)

770 ((
WEEKDAY
è=ð
RTC_WEEKDAY_TUESDAY
) || \

771 ((
WEEKDAY
è=ð
RTC_WEEKDAY_WEDNESDAY
) || \

772 ((
WEEKDAY
è=ð
RTC_WEEKDAY_THURSDAY
) || \

773 ((
WEEKDAY
è=ð
RTC_WEEKDAY_FRIDAY
) || \

774 ((
WEEKDAY
è=ð
RTC_WEEKDAY_SATURDAY
) || \

775 ((
WEEKDAY
è=ð
RTC_WEEKDAY_SUNDAY
))

776 
	#IS_RTC_ALARM_DATE_WEEKDAY_SEL
(
SEL
è(((SELè=ð
RTC_ALARMDATEWEEKDAYSEL_DATE
è|| \

	)

777 ((
SEL
è=ð
RTC_ALARMDATEWEEKDAYSEL_WEEKDAY
))

778 
	#IS_RTC_ALARM_MASK
(
MASK
è(((MASKè& 0x7F7F7F7FUè=ð(
ušt32_t
)
RESET
)

	)

779 
	#IS_RTC_ALARM
(
ALARM
è(((ALARMè=ð
RTC_ALARM_A
è|| ((ALARMè=ð
RTC_ALARM_B
))

	)

780 
	#IS_RTC_ALARM_SUB_SECOND_VALUE
(
VALUE
è((VALUEè<ð0x00007FFFU)

	)

782 
	#IS_RTC_ALARM_SUB_SECOND_MASK
(
MASK
è(((MASKè=ð
RTC_ALARMSUBSECONDMASK_ALL
è|| \

	)

783 ((
MASK
è=ð
RTC_ALARMSUBSECONDMASK_SS14_1
) || \

784 ((
MASK
è=ð
RTC_ALARMSUBSECONDMASK_SS14_2
) || \

785 ((
MASK
è=ð
RTC_ALARMSUBSECONDMASK_SS14_3
) || \

786 ((
MASK
è=ð
RTC_ALARMSUBSECONDMASK_SS14_4
) || \

787 ((
MASK
è=ð
RTC_ALARMSUBSECONDMASK_SS14_5
) || \

788 ((
MASK
è=ð
RTC_ALARMSUBSECONDMASK_SS14_6
) || \

789 ((
MASK
è=ð
RTC_ALARMSUBSECONDMASK_SS14_7
) || \

790 ((
MASK
è=ð
RTC_ALARMSUBSECONDMASK_SS14_8
) || \

791 ((
MASK
è=ð
RTC_ALARMSUBSECONDMASK_SS14_9
) || \

792 ((
MASK
è=ð
RTC_ALARMSUBSECONDMASK_SS14_10
) || \

793 ((
MASK
è=ð
RTC_ALARMSUBSECONDMASK_SS14_11
) || \

794 ((
MASK
è=ð
RTC_ALARMSUBSECONDMASK_SS14_12
) || \

795 ((
MASK
è=ð
RTC_ALARMSUBSECONDMASK_SS14_13
) || \

796 ((
MASK
è=ð
RTC_ALARMSUBSECONDMASK_SS14
) || \

797 ((
MASK
è=ð
RTC_ALARMSUBSECONDMASK_NONE
))

810 
HAL_StusTy³Def
 
RTC_EÁ”In™Mode
(
RTC_HªdËTy³Def
* 
h¹c
);

811 
ušt8_t
 
RTC_By‹ToBcd2
(ušt8_ˆ
V®ue
);

812 
ušt8_t
 
RTC_Bcd2ToBy‹
(ušt8_ˆ
V®ue
);

825 #ifdeà
__ýlu¥lus


	@Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rtc_ex.h

37 #iâdeà
__STM32F4xx_HAL_RTC_EX_H


38 
	#__STM32F4xx_HAL_RTC_EX_H


	)

40 #ifdeà
__ýlu¥lus


45 
	~"¡m32f4xx_h®_def.h
"

65 
ušt32_t
 
Tam³r
;

68 
ušt32_t
 
PšS–eùiÚ
;

71 
ušt32_t
 
Trigg”
;

74 
ušt32_t
 
Fž‹r
;

77 
ušt32_t
 
Sam¶šgF»qu’cy
;

80 
ušt32_t
 
P»ch¬geDu¿tiÚ
;

83 
ušt32_t
 
Tam³rPuÎUp
;

86 
ušt32_t
 
TimeSmpOnTam³rD‘eùiÚ
;

88 }
	tRTC_Tam³rTy³Def
;

101 
	#RTC_BKP_DR0
 0x00000000U

	)

102 
	#RTC_BKP_DR1
 0x00000001U

	)

103 
	#RTC_BKP_DR2
 0x00000002U

	)

104 
	#RTC_BKP_DR3
 0x00000003U

	)

105 
	#RTC_BKP_DR4
 0x00000004U

	)

106 
	#RTC_BKP_DR5
 0x00000005U

	)

107 
	#RTC_BKP_DR6
 0x00000006U

	)

108 
	#RTC_BKP_DR7
 0x00000007U

	)

109 
	#RTC_BKP_DR8
 0x00000008U

	)

110 
	#RTC_BKP_DR9
 0x00000009U

	)

111 
	#RTC_BKP_DR10
 0x0000000AU

	)

112 
	#RTC_BKP_DR11
 0x0000000BU

	)

113 
	#RTC_BKP_DR12
 0x0000000CU

	)

114 
	#RTC_BKP_DR13
 0x0000000DU

	)

115 
	#RTC_BKP_DR14
 0x0000000EU

	)

116 
	#RTC_BKP_DR15
 0x0000000FU

	)

117 
	#RTC_BKP_DR16
 0x00000010U

	)

118 
	#RTC_BKP_DR17
 0x00000011U

	)

119 
	#RTC_BKP_DR18
 0x00000012U

	)

120 
	#RTC_BKP_DR19
 0x00000013U

	)

128 
	#RTC_TIMESTAMPEDGE_RISING
 0x00000000U

	)

129 
	#RTC_TIMESTAMPEDGE_FALLING
 0x00000008U

	)

137 
	#RTC_TAMPER_1
 
RTC_TAFCR_TAMP1E


	)

139 #ià!
defšed
(
STM32F412Zx
è&& !defšed(
STM32F412Vx
è&& !defšed(
STM32F412Rx
è&& !defšed(
STM32F412Cx
è&& !defšed(
STM32F413xx
è&& !defšed(
STM32F423xx
)

140 
	#RTC_TAMPER_2
 
RTC_TAFCR_TAMP2E


	)

150 
	#RTC_TAMPERPIN_DEFAULT
 0x00000000U

	)

152 #ià!
defšed
(
STM32F412Zx
è&& !defšed(
STM32F412Vx
è&& !defšed(
STM32F412Rx
è&& !defšed(
STM32F412Cx
è&& !defšed(
STM32F413xx
è&& !defšed(
STM32F423xx
)

153 
	#RTC_TAMPERPIN_POS1
 0x00010000U

	)

162 
	#RTC_TIMESTAMPPIN_DEFAULT
 0x00000000U

	)

164 #ià!
defšed
(
STM32F412Zx
è&& !defšed(
STM32F412Vx
è&& !defšed(
STM32F412Rx
è&& !defšed(
STM32F412Cx
è&& !defšed(
STM32F413xx
è&& !defšed(
STM32F423xx
)

165 
	#RTC_TIMESTAMPPIN_POS1
 0x00020000U

	)

174 
	#RTC_TAMPERTRIGGER_RISINGEDGE
 0x00000000U

	)

175 
	#RTC_TAMPERTRIGGER_FALLINGEDGE
 0x00000002U

	)

176 
	#RTC_TAMPERTRIGGER_LOWLEVEL
 
RTC_TAMPERTRIGGER_RISINGEDGE


	)

177 
	#RTC_TAMPERTRIGGER_HIGHLEVEL
 
RTC_TAMPERTRIGGER_FALLINGEDGE


	)

185 
	#RTC_TAMPERFILTER_DISABLE
 0x00000000U

	)

187 
	#RTC_TAMPERFILTER_2SAMPLE
 0x00000800U

	)

189 
	#RTC_TAMPERFILTER_4SAMPLE
 0x00001000U

	)

191 
	#RTC_TAMPERFILTER_8SAMPLE
 0x00001800U

	)

200 
	#RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV32768
 0x00000000U

	)

202 
	#RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV16384
 0x00000100U

	)

204 
	#RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV8192
 0x00000200U

	)

206 
	#RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV4096
 0x00000300U

	)

208 
	#RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV2048
 0x00000400U

	)

210 
	#RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV1024
 0x00000500U

	)

212 
	#RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV512
 0x00000600U

	)

214 
	#RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV256
 0x00000700U

	)

223 
	#RTC_TAMPERPRECHARGEDURATION_1RTCCLK
 0x00000000U

	)

225 
	#RTC_TAMPERPRECHARGEDURATION_2RTCCLK
 0x00002000U

	)

227 
	#RTC_TAMPERPRECHARGEDURATION_4RTCCLK
 0x00004000U

	)

229 
	#RTC_TAMPERPRECHARGEDURATION_8RTCCLK
 0x00006000U

	)

238 
	#RTC_TIMESTAMPONTAMPERDETECTION_ENABLE
 ((
ušt32_t
)
RTC_TAFCR_TAMPTS
è

	)

239 
	#RTC_TIMESTAMPONTAMPERDETECTION_DISABLE
 0x00000000U

	)

247 
	#RTC_TAMPER_PULLUP_ENABLE
 0x00000000U

	)

248 
	#RTC_TAMPER_PULLUP_DISABLE
 ((
ušt32_t
)
RTC_TAFCR_TAMPPUDIS
è

	)

256 
	#RTC_WAKEUPCLOCK_RTCCLK_DIV16
 0x00000000U

	)

257 
	#RTC_WAKEUPCLOCK_RTCCLK_DIV8
 0x00000001U

	)

258 
	#RTC_WAKEUPCLOCK_RTCCLK_DIV4
 0x00000002U

	)

259 
	#RTC_WAKEUPCLOCK_RTCCLK_DIV2
 0x00000003U

	)

260 
	#RTC_WAKEUPCLOCK_CK_SPRE_16BITS
 0x00000004U

	)

261 
	#RTC_WAKEUPCLOCK_CK_SPRE_17BITS
 0x00000006U

	)

269 
	#RTC_CALIBSIGN_POSITIVE
 0x00000000U

	)

270 
	#RTC_CALIBSIGN_NEGATIVE
 0x00000080U

	)

278 
	#RTC_SMOOTHCALIB_PERIOD_32SEC
 0x00000000U

	)

280 
	#RTC_SMOOTHCALIB_PERIOD_16SEC
 0x00002000U

	)

282 
	#RTC_SMOOTHCALIB_PERIOD_8SEC
 0x00004000U

	)

291 
	#RTC_SMOOTHCALIB_PLUSPULSES_SET
 0x00008000U

	)

294 
	#RTC_SMOOTHCALIB_PLUSPULSES_RESET
 0x00000000U

	)

303 
	#RTC_SHIFTADD1S_RESET
 0x00000000U

	)

304 
	#RTC_SHIFTADD1S_SET
 0x80000000U

	)

313 
	#RTC_CALIBOUTPUT_512HZ
 0x00000000U

	)

314 
	#RTC_CALIBOUTPUT_1HZ
 0x00080000U

	)

338 
	#__HAL_RTC_WAKEUPTIMER_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 |ð(
RTC_CR_WUTE
))

	)

345 
	#__HAL_RTC_WAKEUPTIMER_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 &ð~(
RTC_CR_WUTE
))

	)

355 
	#__HAL_RTC_WAKEUPTIMER_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
CR
 |ð(__INTERRUPT__))

	)

365 
	#__HAL_RTC_WAKEUPTIMER_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
CR
 &ð~(__INTERRUPT__))

	)

375 
	#__HAL_RTC_WAKEUPTIMER_GET_IT
(
__HANDLE__
, 
__INTERRUPT__
è(((((__HANDLE__)->
In¡ªû
->
ISR
è& ((__INTERRUPT__)>> 4U)è!ð
RESET
)? 
SET
 : RESET)

	)

385 
	#__HAL_RTC_WAKEUPTIMER_GET_IT_SOURCE
(
__HANDLE__
, 
__INTERRUPT__
è(((((__HANDLE__)->
In¡ªû
->
CR
è& (__INTERRUPT__)è!ð
RESET
è? 
SET
 : RESET)

	)

396 
	#__HAL_RTC_WAKEUPTIMER_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è(((((__HANDLE__)->
In¡ªû
->
ISR
è& (__FLAG__)è!ð
RESET
)? 
SET
 : RESET)

	)

406 
	#__HAL_RTC_WAKEUPTIMER_CLEAR_FLAG
(
__HANDLE__
, 
__FLAG__
è((__HANDLE__)->
In¡ªû
->
ISR
èð(~((__FLAG__è| 
RTC_ISR_INIT
)|((__HANDLE__)->In¡ªû->ISR & RTC_ISR_INIT))

	)

412 
	#__HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT
(è(
EXTI
->
IMR
 |ð
RTC_EXTI_LINE_WAKEUPTIMER_EVENT
)

	)

418 
	#__HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_IT
(è(
EXTI
->
IMR
 &ð~(
RTC_EXTI_LINE_WAKEUPTIMER_EVENT
))

	)

424 
	#__HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_EVENT
(è(
EXTI
->
EMR
 |ð
RTC_EXTI_LINE_WAKEUPTIMER_EVENT
)

	)

430 
	#__HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_EVENT
(è(
EXTI
->
EMR
 &ð~(
RTC_EXTI_LINE_WAKEUPTIMER_EVENT
))

	)

436 
	#__HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_FALLING_EDGE
(è(
EXTI
->
FTSR
 |ð
RTC_EXTI_LINE_WAKEUPTIMER_EVENT
)

	)

442 
	#__HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_FALLING_EDGE
(è(
EXTI
->
FTSR
 &ð~(
RTC_EXTI_LINE_WAKEUPTIMER_EVENT
))

	)

448 
	#__HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE
(è(
EXTI
->
RTSR
 |ð
RTC_EXTI_LINE_WAKEUPTIMER_EVENT
)

	)

454 
	#__HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_RISING_EDGE
(è(
EXTI
->
RTSR
 &ð~(
RTC_EXTI_LINE_WAKEUPTIMER_EVENT
))

	)

460 
	#__HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_FALLING_EDGE
(èdØ{ 
	`__HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE
();\

	)

461 
__HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_FALLING_EDGE
();\

469 
	#__HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_RISING_FALLING_EDGE
(èdØ{ 
	`__HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_RISING_EDGE
();\

	)

470 
__HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_FALLING_EDGE
();\

477 
	#__HAL_RTC_WAKEUPTIMER_EXTI_GET_FLAG
(è(
EXTI
->
PR
 & 
RTC_EXTI_LINE_WAKEUPTIMER_EVENT
)

	)

483 
	#__HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG
(è(
EXTI
->
PR
 = 
RTC_EXTI_LINE_WAKEUPTIMER_EVENT
)

	)

489 
	#__HAL_RTC_WAKEUPTIMER_EXTI_GENERATE_SWIT
(è(
EXTI
->
SWIER
 |ð
RTC_EXTI_LINE_WAKEUPTIMER_EVENT
)

	)

505 
	#__HAL_RTC_TIMESTAMP_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 |ð(
RTC_CR_TSE
))

	)

512 
	#__HAL_RTC_TIMESTAMP_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 &ð~(
RTC_CR_TSE
))

	)

522 
	#__HAL_RTC_TIMESTAMP_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
CR
 |ð(__INTERRUPT__))

	)

532 
	#__HAL_RTC_TIMESTAMP_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
CR
 &ð~(__INTERRUPT__))

	)

542 
	#__HAL_RTC_TIMESTAMP_GET_IT
(
__HANDLE__
, 
__INTERRUPT__
è(((((__HANDLE__)->
In¡ªû
->
ISR
è& ((__INTERRUPT__)>> 4U)è!ð
RESET
)? 
SET
 : RESET)

	)

552 
	#__HAL_RTC_TIMESTAMP_GET_IT_SOURCE
(
__HANDLE__
, 
__INTERRUPT__
è(((((__HANDLE__)->
In¡ªû
->
CR
è& (__INTERRUPT__)è!ð
RESET
è? 
SET
 : RESET)

	)

563 
	#__HAL_RTC_TIMESTAMP_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è(((((__HANDLE__)->
In¡ªû
->
ISR
è& (__FLAG__)è!ð
RESET
)? 
SET
 : RESET)

	)

573 
	#__HAL_RTC_TIMESTAMP_CLEAR_FLAG
(
__HANDLE__
, 
__FLAG__
è((__HANDLE__)->
In¡ªû
->
ISR
èð(~((__FLAG__è| 
RTC_ISR_INIT
)|((__HANDLE__)->In¡ªû->ISR & RTC_ISR_INIT))

	)

589 
	#__HAL_RTC_TAMPER1_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
TAFCR
 |ð(
RTC_TAFCR_TAMP1E
))

	)

596 
	#__HAL_RTC_TAMPER1_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
TAFCR
 &ð~(
RTC_TAFCR_TAMP1E
))

	)

598 #ià!
defšed
(
STM32F412Zx
è&& !defšed(
STM32F412Vx
è&& !defšed(
STM32F412Rx
è&& !defšed(
STM32F412Cx
è&& !defšed(
STM32F413xx
è&& !defšed(
STM32F423xx
)

604 
	#__HAL_RTC_TAMPER2_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
TAFCR
 |ð(
RTC_TAFCR_TAMP2E
))

	)

611 
	#__HAL_RTC_TAMPER2_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
TAFCR
 &ð~(
RTC_TAFCR_TAMP2E
))

	)

623 
	#__HAL_RTC_TAMPER_GET_IT
(
__HANDLE__
, 
__INTERRUPT__
è(((((__HANDLE__)->
In¡ªû
->
ISR
è& ((__INTERRUPT__)>> 4U)è!ð
RESET
)? 
SET
 : RESET)

	)

633 
	#__HAL_RTC_TAMPER_GET_IT_SOURCE
(
__HANDLE__
, 
__INTERRUPT__
è(((((__HANDLE__)->
In¡ªû
->
TAFCR
è& (__INTERRUPT__)è!ð
RESET
è? 
SET
 : RESET)

	)

644 
	#__HAL_RTC_TAMPER_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è(((((__HANDLE__)->
In¡ªû
->
ISR
è& (__FLAG__)è!ð
RESET
)? 
SET
 : RESET)

	)

655 
	#__HAL_RTC_TAMPER_CLEAR_FLAG
(
__HANDLE__
, 
__FLAG__
è((__HANDLE__)->
In¡ªû
->
ISR
èð(~((__FLAG__è| 
RTC_ISR_INIT
)|((__HANDLE__)->In¡ªû->ISR & RTC_ISR_INIT))

	)

669 
	#__HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_IT
(è(
EXTI
->
IMR
 |ð
RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT
)

	)

675 
	#__HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_IT
(è(
EXTI
->
IMR
 &ð~(
RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT
))

	)

681 
	#__HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_EVENT
(è(
EXTI
->
EMR
 |ð
RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT
)

	)

687 
	#__HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_EVENT
(è(
EXTI
->
EMR
 &ð~(
RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT
))

	)

693 
	#__HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_FALLING_EDGE
(è(
EXTI
->
FTSR
 |ð
RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT
)

	)

699 
	#__HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_FALLING_EDGE
(è(
EXTI
->
FTSR
 &ð~(
RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT
))

	)

705 
	#__HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_RISING_EDGE
(è(
EXTI
->
RTSR
 |ð
RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT
)

	)

711 
	#__HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_RISING_EDGE
(è(
EXTI
->
RTSR
 &ð~(
RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT
))

	)

717 
	#__HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_RISING_FALLING_EDGE
(èdØ{ 
	`__HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_RISING_EDGE
();\

	)

718 
__HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_FALLING_EDGE
(); \

726 
	#__HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_RISING_FALLING_EDGE
(èdØ{ 
	`__HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_RISING_EDGE
();\

	)

727 
__HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_FALLING_EDGE
();\

734 
	#__HAL_RTC_TAMPER_TIMESTAMP_EXTI_GET_FLAG
(è(
EXTI
->
PR
 & 
RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT
)

	)

740 
	#__HAL_RTC_TAMPER_TIMESTAMP_EXTI_CLEAR_FLAG
(è(
EXTI
->
PR
 = 
RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT
)

	)

746 
	#__HAL_RTC_TAMPER_TIMESTAMP_EXTI_GENERATE_SWIT
(è(
EXTI
->
SWIER
 |ð
RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT
)

	)

761 
	#__HAL_RTC_COARSE_CALIB_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 |ð(
RTC_CR_DCE
))

	)

768 
	#__HAL_RTC_COARSE_CALIB_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 &ð~(
RTC_CR_DCE
))

	)

775 
	#__HAL_RTC_CALIBRATION_OUTPUT_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 |ð(
RTC_CR_COE
))

	)

782 
	#__HAL_RTC_CALIBRATION_OUTPUT_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 &ð~(
RTC_CR_COE
))

	)

789 
	#__HAL_RTC_CLOCKREF_DETECTION_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 |ð(
RTC_CR_REFCKON
))

	)

796 
	#__HAL_RTC_CLOCKREF_DETECTION_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR
 &ð~(
RTC_CR_REFCKON
))

	)

806 
	#__HAL_RTC_SHIFT_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è(((((__HANDLE__)->
In¡ªû
->
ISR
è& (__FLAG__)è!ð
RESET
)? 
SET
 : RESET)

	)

824 
HAL_StusTy³Def
 
HAL_RTCEx_S‘TimeSmp
(
RTC_HªdËTy³Def
 *
h¹c
, 
ušt32_t
 
TimeSmpEdge
, ušt32_ˆ
RTC_TimeSmpPš
);

825 
HAL_StusTy³Def
 
HAL_RTCEx_S‘TimeSmp_IT
(
RTC_HªdËTy³Def
 *
h¹c
, 
ušt32_t
 
TimeSmpEdge
, ušt32_ˆ
RTC_TimeSmpPš
);

826 
HAL_StusTy³Def
 
HAL_RTCEx_D—ùiv©eTimeSmp
(
RTC_HªdËTy³Def
 *
h¹c
);

827 
HAL_StusTy³Def
 
HAL_RTCEx_G‘TimeSmp
(
RTC_HªdËTy³Def
 *
h¹c
, 
RTC_TimeTy³Def
 *
sTimeSmp
, 
RTC_D©eTy³Def
 *
sTimeSmpD©e
, 
ušt32_t
 
FÜm©
);

829 
HAL_StusTy³Def
 
HAL_RTCEx_S‘Tam³r
(
RTC_HªdËTy³Def
 *
h¹c
, 
RTC_Tam³rTy³Def
* 
sTam³r
);

830 
HAL_StusTy³Def
 
HAL_RTCEx_S‘Tam³r_IT
(
RTC_HªdËTy³Def
 *
h¹c
, 
RTC_Tam³rTy³Def
* 
sTam³r
);

831 
HAL_StusTy³Def
 
HAL_RTCEx_D—ùiv©eTam³r
(
RTC_HªdËTy³Def
 *
h¹c
, 
ušt32_t
 
Tam³r
);

832 
HAL_RTCEx_Tam³rTimeSmpIRQHªdËr
(
RTC_HªdËTy³Def
 *
h¹c
);

834 
HAL_RTCEx_Tam³r1Ev’tC®lback
(
RTC_HªdËTy³Def
 *
h¹c
);

835 
HAL_RTCEx_Tam³r2Ev’tC®lback
(
RTC_HªdËTy³Def
 *
h¹c
);

836 
HAL_RTCEx_TimeSmpEv’tC®lback
(
RTC_HªdËTy³Def
 *
h¹c
);

837 
HAL_StusTy³Def
 
HAL_RTCEx_PÞlFÜTimeSmpEv’t
(
RTC_HªdËTy³Def
 *
h¹c
, 
ušt32_t
 
Timeout
);

838 
HAL_StusTy³Def
 
HAL_RTCEx_PÞlFÜTam³r1Ev’t
(
RTC_HªdËTy³Def
 *
h¹c
, 
ušt32_t
 
Timeout
);

839 
HAL_StusTy³Def
 
HAL_RTCEx_PÞlFÜTam³r2Ev’t
(
RTC_HªdËTy³Def
 *
h¹c
, 
ušt32_t
 
Timeout
);

848 
HAL_StusTy³Def
 
HAL_RTCEx_S‘WakeUpTim”
(
RTC_HªdËTy³Def
 *
h¹c
, 
ušt32_t
 
WakeUpCouÁ”
, ušt32_ˆ
WakeUpClock
);

849 
HAL_StusTy³Def
 
HAL_RTCEx_S‘WakeUpTim”_IT
(
RTC_HªdËTy³Def
 *
h¹c
, 
ušt32_t
 
WakeUpCouÁ”
, ušt32_ˆ
WakeUpClock
);

850 
ušt32_t
 
HAL_RTCEx_D—ùiv©eWakeUpTim”
(
RTC_HªdËTy³Def
 *
h¹c
);

851 
ušt32_t
 
HAL_RTCEx_G‘WakeUpTim”
(
RTC_HªdËTy³Def
 *
h¹c
);

852 
HAL_RTCEx_WakeUpTim”IRQHªdËr
(
RTC_HªdËTy³Def
 *
h¹c
);

853 
HAL_RTCEx_WakeUpTim”Ev’tC®lback
(
RTC_HªdËTy³Def
 *
h¹c
);

854 
HAL_StusTy³Def
 
HAL_RTCEx_PÞlFÜWakeUpTim”Ev’t
(
RTC_HªdËTy³Def
 *
h¹c
, 
ušt32_t
 
Timeout
);

863 
HAL_RTCEx_BKUPWr™e
(
RTC_HªdËTy³Def
 *
h¹c
, 
ušt32_t
 
BackupRegi¡”
, ušt32_ˆ
D©a
);

864 
ušt32_t
 
HAL_RTCEx_BKUPR—d
(
RTC_HªdËTy³Def
 *
h¹c
, ušt32_ˆ
BackupRegi¡”
);

866 
HAL_StusTy³Def
 
HAL_RTCEx_S‘Cßr£C®ib
(
RTC_HªdËTy³Def
 *
h¹c
, 
ušt32_t
 
C®ibSign
, ušt32_ˆ
V®ue
);

867 
HAL_StusTy³Def
 
HAL_RTCEx_D—ùiv©eCßr£C®ib
(
RTC_HªdËTy³Def
 *
h¹c
);

868 
HAL_StusTy³Def
 
HAL_RTCEx_S‘SmoÙhC®ib
(
RTC_HªdËTy³Def
 *
h¹c
, 
ušt32_t
 
SmoÙhC®ibP”iod
, ušt32_ˆ
SmoÙhC®ibPlusPul£s
, ušt32_ˆ
SmouthC®ibMšusPul£sV®ue
);

869 
HAL_StusTy³Def
 
HAL_RTCEx_S‘SynchroShiá
(
RTC_HªdËTy³Def
 *
h¹c
, 
ušt32_t
 
ShiáAdd1S
, ušt32_ˆ
ShiáSubFS
);

870 
HAL_StusTy³Def
 
HAL_RTCEx_S‘C®ib¿tiÚOutPut
(
RTC_HªdËTy³Def
 *
h¹c
, 
ušt32_t
 
C®ibOuut
);

871 
HAL_StusTy³Def
 
HAL_RTCEx_D—ùiv©eC®ib¿tiÚOutPut
(
RTC_HªdËTy³Def
 *
h¹c
);

872 
HAL_StusTy³Def
 
HAL_RTCEx_S‘RefClock
(
RTC_HªdËTy³Def
 *
h¹c
);

873 
HAL_StusTy³Def
 
HAL_RTCEx_D—ùiv©eRefClock
(
RTC_HªdËTy³Def
 *
h¹c
);

874 
HAL_StusTy³Def
 
HAL_RTCEx_EÇbËBy·ssShadow
(
RTC_HªdËTy³Def
 *
h¹c
);

875 
HAL_StusTy³Def
 
HAL_RTCEx_Di§bËBy·ssShadow
(
RTC_HªdËTy³Def
 *
h¹c
);

884 
HAL_RTCEx_AÏrmBEv’tC®lback
(
RTC_HªdËTy³Def
 *
h¹c
);

885 
HAL_StusTy³Def
 
HAL_RTCEx_PÞlFÜAÏrmBEv’t
(
RTC_HªdËTy³Def
 *
h¹c
, 
ušt32_t
 
Timeout
);

900 
	#RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT
 ((
ušt32_t
)
EXTI_IMR_MR21
è

	)

901 
	#RTC_EXTI_LINE_WAKEUPTIMER_EVENT
 ((
ušt32_t
)
EXTI_IMR_MR22
è

	)

914 
	#IS_RTC_BKP
(
BKP
è(((BKPè=ð
RTC_BKP_DR0
è|| \

	)

915 ((
BKP
è=ð
RTC_BKP_DR1
) || \

916 ((
BKP
è=ð
RTC_BKP_DR2
) || \

917 ((
BKP
è=ð
RTC_BKP_DR3
) || \

918 ((
BKP
è=ð
RTC_BKP_DR4
) || \

919 ((
BKP
è=ð
RTC_BKP_DR5
) || \

920 ((
BKP
è=ð
RTC_BKP_DR6
) || \

921 ((
BKP
è=ð
RTC_BKP_DR7
) || \

922 ((
BKP
è=ð
RTC_BKP_DR8
) || \

923 ((
BKP
è=ð
RTC_BKP_DR9
) || \

924 ((
BKP
è=ð
RTC_BKP_DR10
) || \

925 ((
BKP
è=ð
RTC_BKP_DR11
) || \

926 ((
BKP
è=ð
RTC_BKP_DR12
) || \

927 ((
BKP
è=ð
RTC_BKP_DR13
) || \

928 ((
BKP
è=ð
RTC_BKP_DR14
) || \

929 ((
BKP
è=ð
RTC_BKP_DR15
) || \

930 ((
BKP
è=ð
RTC_BKP_DR16
) || \

931 ((
BKP
è=ð
RTC_BKP_DR17
) || \

932 ((
BKP
è=ð
RTC_BKP_DR18
) || \

933 ((
BKP
è=ð
RTC_BKP_DR19
))

934 
	#IS_TIMESTAMP_EDGE
(
EDGE
è(((EDGEè=ð
RTC_TIMESTAMPEDGE_RISING
è|| \

	)

935 ((
EDGE
è=ð
RTC_TIMESTAMPEDGE_FALLING
))

937 #ià
defšed
(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

938 
	#IS_RTC_TAMPER
(
TAMPER
è((((TAMPERè& ((
ušt32_t
)!(
RTC_TAFCR_TAMP1E
 ))è=ð0x00Uè&& ((TAMPERè!ð(ušt32_t)
RESET
))

	)

940 
	#IS_RTC_TAMPER
(
TAMPER
è((((TAMPERè& ((
ušt32_t
)!(
RTC_TAFCR_TAMP1E
 | 
RTC_TAFCR_TAMP2E
))è=ð0x00Uè&& ((TAMPERè!ð(ušt32_t)
RESET
))

	)

943 #ià
defšed
(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

944 
	#IS_RTC_TAMPER_PIN
(
PIN
è((PINè=ð
RTC_TAMPERPIN_DEFAULT
)

	)

946 
	#IS_RTC_TAMPER_PIN
(
PIN
è(((PINè=ð
RTC_TAMPERPIN_DEFAULT
è|| \

	)

947 ((
PIN
è=ð
RTC_TAMPERPIN_POS1
))

950 #ià
defšed
(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

951 
	#IS_RTC_TIMESTAMP_PIN
(
PIN
è((PINè=ð
RTC_TIMESTAMPPIN_DEFAULT
)

	)

953 
	#IS_RTC_TIMESTAMP_PIN
(
PIN
è(((PINè=ð
RTC_TIMESTAMPPIN_DEFAULT
è|| \

	)

954 ((
PIN
è=ð
RTC_TIMESTAMPPIN_POS1
))

956 
	#IS_RTC_TAMPER_TRIGGER
(
TRIGGER
è(((TRIGGERè=ð
RTC_TAMPERTRIGGER_RISINGEDGE
è|| \

	)

957 ((
TRIGGER
è=ð
RTC_TAMPERTRIGGER_FALLINGEDGE
) || \

958 ((
TRIGGER
è=ð
RTC_TAMPERTRIGGER_LOWLEVEL
) || \

959 ((
TRIGGER
è=ð
RTC_TAMPERTRIGGER_HIGHLEVEL
))

960 
	#IS_RTC_TAMPER_FILTER
(
FILTER
è(((FILTERè=ð
RTC_TAMPERFILTER_DISABLE
è|| \

	)

961 ((
FILTER
è=ð
RTC_TAMPERFILTER_2SAMPLE
) || \

962 ((
FILTER
è=ð
RTC_TAMPERFILTER_4SAMPLE
) || \

963 ((
FILTER
è=ð
RTC_TAMPERFILTER_8SAMPLE
))

964 
	#IS_RTC_TAMPER_SAMPLING_FREQ
(
FREQ
è(((FREQè=ð
RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV32768
)|| \

	)

965 ((
FREQ
è=ð
RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV16384
)|| \

966 ((
FREQ
è=ð
RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV8192
) || \

967 ((
FREQ
è=ð
RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV4096
) || \

968 ((
FREQ
è=ð
RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV2048
) || \

969 ((
FREQ
è=ð
RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV1024
) || \

970 ((
FREQ
è=ð
RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV512
) || \

971 ((
FREQ
è=ð
RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV256
))

972 
	#IS_RTC_TAMPER_PRECHARGE_DURATION
(
DURATION
è(((DURATIONè=ð
RTC_TAMPERPRECHARGEDURATION_1RTCCLK
è|| \

	)

973 ((
DURATION
è=ð
RTC_TAMPERPRECHARGEDURATION_2RTCCLK
) || \

974 ((
DURATION
è=ð
RTC_TAMPERPRECHARGEDURATION_4RTCCLK
) || \

975 ((
DURATION
è=ð
RTC_TAMPERPRECHARGEDURATION_8RTCCLK
))

976 
	#IS_RTC_TAMPER_TIMESTAMPONTAMPER_DETECTION
(
DETECTION
è(((DETECTIONè=ð
RTC_TIMESTAMPONTAMPERDETECTION_ENABLE
è|| \

	)

977 ((
DETECTION
è=ð
RTC_TIMESTAMPONTAMPERDETECTION_DISABLE
))

978 
	#IS_RTC_TAMPER_PULLUP_STATE
(
STATE
è(((STATEè=ð
RTC_TAMPER_PULLUP_ENABLE
è|| \

	)

979 ((
STATE
è=ð
RTC_TAMPER_PULLUP_DISABLE
))

980 
	#IS_RTC_WAKEUP_CLOCK
(
CLOCK
è(((CLOCKè=ð
RTC_WAKEUPCLOCK_RTCCLK_DIV16
è|| \

	)

981 ((
CLOCK
è=ð
RTC_WAKEUPCLOCK_RTCCLK_DIV8
) || \

982 ((
CLOCK
è=ð
RTC_WAKEUPCLOCK_RTCCLK_DIV4
) || \

983 ((
CLOCK
è=ð
RTC_WAKEUPCLOCK_RTCCLK_DIV2
) || \

984 ((
CLOCK
è=ð
RTC_WAKEUPCLOCK_CK_SPRE_16BITS
) || \

985 ((
CLOCK
è=ð
RTC_WAKEUPCLOCK_CK_SPRE_17BITS
))

987 
	#IS_RTC_WAKEUP_COUNTER
(
COUNTER
è((COUNTERè<ð0xFFFFU)

	)

988 
	#IS_RTC_CALIB_SIGN
(
SIGN
è(((SIGNè=ð
RTC_CALIBSIGN_POSITIVE
è|| \

	)

989 ((
SIGN
è=ð
RTC_CALIBSIGN_NEGATIVE
))

991 
	#IS_RTC_CALIB_VALUE
(
VALUE
è((VALUEè< 0x20U)

	)

993 
	#IS_RTC_SMOOTH_CALIB_PERIOD
(
PERIOD
è(((PERIODè=ð
RTC_SMOOTHCALIB_PERIOD_32SEC
è|| \

	)

994 ((
PERIOD
è=ð
RTC_SMOOTHCALIB_PERIOD_16SEC
) || \

995 ((
PERIOD
è=ð
RTC_SMOOTHCALIB_PERIOD_8SEC
))

996 
	#IS_RTC_SMOOTH_CALIB_PLUS
(
PLUS
è(((PLUSè=ð
RTC_SMOOTHCALIB_PLUSPULSES_SET
è|| \

	)

997 ((
PLUS
è=ð
RTC_SMOOTHCALIB_PLUSPULSES_RESET
))

999 
	#IS_RTC_SMOOTH_CALIB_MINUS
(
VALUE
è((VALUEè<ð0x000001FFU)

	)

1000 
	#IS_RTC_SHIFT_ADD1S
(
SEL
è(((SELè=ð
RTC_SHIFTADD1S_RESET
è|| \

	)

1001 ((
SEL
è=ð
RTC_SHIFTADD1S_SET
))

1002 
	#IS_RTC_SHIFT_SUBFS
(
FS
è((FSè<ð0x00007FFFU)

	)

1003 
	#IS_RTC_CALIB_OUTPUT
(
OUTPUT
è(((OUTPUTè=ð
RTC_CALIBOUTPUT_512HZ
è|| \

	)

1004 ((
OUTPUT
è=ð
RTC_CALIBOUTPUT_1HZ
))

1021 #ifdeà
__ýlu¥lus


	@Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h

37 #iâdeà
__STM32F4xx_HAL_SPI_H


38 
	#__STM32F4xx_HAL_SPI_H


	)

40 #ifdeà
__ýlu¥lus


45 
	~"¡m32f4xx_h®_def.h
"

65 
ušt32_t
 
Mode
;

68 
ušt32_t
 
DœeùiÚ
;

71 
ušt32_t
 
D©aSize
;

74 
ušt32_t
 
CLKPÞ¬™y
;

77 
ušt32_t
 
CLKPha£
;

80 
ušt32_t
 
NSS
;

84 
ušt32_t
 
BaudR©eP»sÿËr
;

90 
ušt32_t
 
Fœ¡B™
;

93 
ušt32_t
 
TIMode
;

96 
ušt32_t
 
CRCC®cuÏtiÚ
;

99 
ušt32_t
 
CRCPÞynomŸl
;

101 }
	tSPI_In™Ty³Def
;

108 
HAL_SPI_STATE_RESET
 = 0x00U,

109 
HAL_SPI_STATE_READY
 = 0x01U,

110 
HAL_SPI_STATE_BUSY
 = 0x02U,

111 
HAL_SPI_STATE_BUSY_TX
 = 0x03U,

112 
HAL_SPI_STATE_BUSY_RX
 = 0x04U,

113 
HAL_SPI_STATE_BUSY_TX_RX
 = 0x05U,

114 
HAL_SPI_STATE_ERROR
 = 0x06U

115 }
	tHAL_SPI_S‹Ty³Def
;

120 
	s__SPI_HªdËTy³Def


122 
SPI_Ty³Def
 *
In¡ªû
;

124 
SPI_In™Ty³Def
 
In™
;

126 
ušt8_t
 *
pTxBuffPŒ
;

128 
ušt16_t
 
TxXãrSize
;

130 
__IO
 
ušt16_t
 
TxXãrCouÁ
;

132 
ušt8_t
 *
pRxBuffPŒ
;

134 
ušt16_t
 
RxXãrSize
;

136 
__IO
 
ušt16_t
 
RxXãrCouÁ
;

138 (*
RxISR
)(
__SPI_HªdËTy³Def
 * 
h¥i
);

140 (*
TxISR
)(
__SPI_HªdËTy³Def
 * 
h¥i
);

142 
DMA_HªdËTy³Def
 *
hdm©x
;

144 
DMA_HªdËTy³Def
 *
hdm¬x
;

146 
HAL_LockTy³Def
 
Lock
;

148 
__IO
 
HAL_SPI_S‹Ty³Def
 
S‹
;

150 
__IO
 
ušt32_t
 
E¼ÜCode
;

152 }
	tSPI_HªdËTy³Def
;

166 
	#HAL_SPI_ERROR_NONE
 0x00000000U

	)

167 
	#HAL_SPI_ERROR_MODF
 0x00000001U

	)

168 
	#HAL_SPI_ERROR_CRC
 0x00000002U

	)

169 
	#HAL_SPI_ERROR_OVR
 0x00000004U

	)

170 
	#HAL_SPI_ERROR_FRE
 0x00000008U

	)

171 
	#HAL_SPI_ERROR_DMA
 0x00000010U

	)

172 
	#HAL_SPI_ERROR_FLAG
 0x00000020U

	)

180 
	#SPI_MODE_SLAVE
 0x00000000U

	)

181 
	#SPI_MODE_MASTER
 (
SPI_CR1_MSTR
 | 
SPI_CR1_SSI
)

	)

189 
	#SPI_DIRECTION_2LINES
 0x00000000U

	)

190 
	#SPI_DIRECTION_2LINES_RXONLY
 
SPI_CR1_RXONLY


	)

191 
	#SPI_DIRECTION_1LINE
 
SPI_CR1_BIDIMODE


	)

199 
	#SPI_DATASIZE_8BIT
 0x00000000U

	)

200 
	#SPI_DATASIZE_16BIT
 
SPI_CR1_DFF


	)

208 
	#SPI_POLARITY_LOW
 0x00000000U

	)

209 
	#SPI_POLARITY_HIGH
 
SPI_CR1_CPOL


	)

217 
	#SPI_PHASE_1EDGE
 0x00000000U

	)

218 
	#SPI_PHASE_2EDGE
 
SPI_CR1_CPHA


	)

226 
	#SPI_NSS_SOFT
 
SPI_CR1_SSM


	)

227 
	#SPI_NSS_HARD_INPUT
 0x00000000U

	)

228 
	#SPI_NSS_HARD_OUTPUT
 0x00040000U

	)

236 
	#SPI_BAUDRATEPRESCALER_2
 0x00000000U

	)

237 
	#SPI_BAUDRATEPRESCALER_4
 0x00000008U

	)

238 
	#SPI_BAUDRATEPRESCALER_8
 0x00000010U

	)

239 
	#SPI_BAUDRATEPRESCALER_16
 0x00000018U

	)

240 
	#SPI_BAUDRATEPRESCALER_32
 0x00000020U

	)

241 
	#SPI_BAUDRATEPRESCALER_64
 0x00000028U

	)

242 
	#SPI_BAUDRATEPRESCALER_128
 0x00000030U

	)

243 
	#SPI_BAUDRATEPRESCALER_256
 0x00000038U

	)

251 
	#SPI_FIRSTBIT_MSB
 0x00000000U

	)

252 
	#SPI_FIRSTBIT_LSB
 
SPI_CR1_LSBFIRST


	)

260 
	#SPI_TIMODE_DISABLE
 0x00000000U

	)

261 
	#SPI_TIMODE_ENABLE
 
SPI_CR2_FRF


	)

269 
	#SPI_CRCCALCULATION_DISABLE
 0x00000000U

	)

270 
	#SPI_CRCCALCULATION_ENABLE
 
SPI_CR1_CRCEN


	)

278 
	#SPI_IT_TXE
 
SPI_CR2_TXEIE


	)

279 
	#SPI_IT_RXNE
 
SPI_CR2_RXNEIE


	)

280 
	#SPI_IT_ERR
 
SPI_CR2_ERRIE


	)

288 
	#SPI_FLAG_RXNE
 
SPI_SR_RXNE


	)

289 
	#SPI_FLAG_TXE
 
SPI_SR_TXE


	)

290 
	#SPI_FLAG_BSY
 
SPI_SR_BSY


	)

291 
	#SPI_FLAG_CRCERR
 
SPI_SR_CRCERR


	)

292 
	#SPI_FLAG_MODF
 
SPI_SR_MODF


	)

293 
	#SPI_FLAG_OVR
 
SPI_SR_OVR


	)

294 
	#SPI_FLAG_FRE
 
SPI_SR_FRE


	)

313 
	#__HAL_SPI_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 
HAL_SPI_STATE_RESET
)

	)

325 
	#__HAL_SPI_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
CR2
 |ð(__INTERRUPT__))

	)

326 
	#__HAL_SPI_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
CR2
 &ð(~(__INTERRUPT__)))

	)

338 
	#__HAL_SPI_GET_IT_SOURCE
(
__HANDLE__
, 
__INTERRUPT__
è((((__HANDLE__)->
In¡ªû
->
CR2
 & (__INTERRUPT__)è=ð(__INTERRUPT__)è? 
SET
 : 
RESET
)

	)

354 
	#__HAL_SPI_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è((((__HANDLE__)->
In¡ªû
->
SR
è& (__FLAG__)è=ð(__FLAG__))

	)

361 
	#__HAL_SPI_CLEAR_CRCERRFLAG
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
SR
 = (
ušt16_t
)(~
SPI_FLAG_CRCERR
))

	)

368 
	#__HAL_SPI_CLEAR_MODFFLAG
(
__HANDLE__
è\

	)

370 
__IO
 
ušt32_t
 
tm´eg_modf
 = 0x00U; \

371 
tm´eg_modf
 = (
__HANDLE__
)->
In¡ªû
->
SR
; \

372 (
__HANDLE__
)->
In¡ªû
->
CR1
 &ð(~
SPI_CR1_SPE
); \

373 
UNUSED
(
tm´eg_modf
); \

381 
	#__HAL_SPI_CLEAR_OVRFLAG
(
__HANDLE__
è\

	)

383 
__IO
 
ušt32_t
 
tm´eg_ovr
 = 0x00U; \

384 
tm´eg_ovr
 = (
__HANDLE__
)->
In¡ªû
->
DR
; \

385 
tm´eg_ovr
 = (
__HANDLE__
)->
In¡ªû
->
SR
; \

386 
UNUSED
(
tm´eg_ovr
); \

394 
	#__HAL_SPI_CLEAR_FREFLAG
(
__HANDLE__
è\

	)

396 
__IO
 
ušt32_t
 
tm´eg_äe
 = 0x00U; \

397 
tm´eg_äe
 = (
__HANDLE__
)->
In¡ªû
->
SR
; \

398 
UNUSED
(
tm´eg_äe
); \

406 
	#__HAL_SPI_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR1
 |ð
SPI_CR1_SPE
)

	)

413 
	#__HAL_SPI_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR1
 &ð(~
SPI_CR1_SPE
))

	)

427 
HAL_StusTy³Def
 
HAL_SPI_In™
(
SPI_HªdËTy³Def
 *
h¥i
);

428 
HAL_StusTy³Def
 
HAL_SPI_DeIn™
 (
SPI_HªdËTy³Def
 *
h¥i
);

429 
HAL_SPI_M¥In™
(
SPI_HªdËTy³Def
 *
h¥i
);

430 
HAL_SPI_M¥DeIn™
(
SPI_HªdËTy³Def
 *
h¥i
);

439 
HAL_StusTy³Def
 
HAL_SPI_T¿nsm™
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
);

440 
HAL_StusTy³Def
 
HAL_SPI_Reûive
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
);

441 
HAL_StusTy³Def
 
HAL_SPI_T¿nsm™Reûive
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pTxD©a
, ušt8_ˆ*
pRxD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
);

442 
HAL_StusTy³Def
 
HAL_SPI_T¿nsm™_IT
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

443 
HAL_StusTy³Def
 
HAL_SPI_Reûive_IT
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

444 
HAL_StusTy³Def
 
HAL_SPI_T¿nsm™Reûive_IT
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pTxD©a
, ušt8_ˆ*
pRxD©a
, 
ušt16_t
 
Size
);

445 
HAL_StusTy³Def
 
HAL_SPI_T¿nsm™_DMA
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

446 
HAL_StusTy³Def
 
HAL_SPI_Reûive_DMA
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

447 
HAL_StusTy³Def
 
HAL_SPI_T¿nsm™Reûive_DMA
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pTxD©a
, ušt8_ˆ*
pRxD©a
, 
ušt16_t
 
Size
);

448 
HAL_StusTy³Def
 
HAL_SPI_DMAPau£
(
SPI_HªdËTy³Def
 *
h¥i
);

449 
HAL_StusTy³Def
 
HAL_SPI_DMAResume
(
SPI_HªdËTy³Def
 *
h¥i
);

450 
HAL_StusTy³Def
 
HAL_SPI_DMAStÝ
(
SPI_HªdËTy³Def
 *
h¥i
);

452 
HAL_StusTy³Def
 
HAL_SPI_AbÜt
(
SPI_HªdËTy³Def
 *
h¥i
);

453 
HAL_StusTy³Def
 
HAL_SPI_AbÜt_IT
(
SPI_HªdËTy³Def
 *
h¥i
);

455 
HAL_SPI_IRQHªdËr
(
SPI_HªdËTy³Def
 *
h¥i
);

456 
HAL_SPI_TxC¶tC®lback
(
SPI_HªdËTy³Def
 *
h¥i
);

457 
HAL_SPI_RxC¶tC®lback
(
SPI_HªdËTy³Def
 *
h¥i
);

458 
HAL_SPI_TxRxC¶tC®lback
(
SPI_HªdËTy³Def
 *
h¥i
);

459 
HAL_SPI_TxH®fC¶tC®lback
(
SPI_HªdËTy³Def
 *
h¥i
);

460 
HAL_SPI_RxH®fC¶tC®lback
(
SPI_HªdËTy³Def
 *
h¥i
);

461 
HAL_SPI_TxRxH®fC¶tC®lback
(
SPI_HªdËTy³Def
 *
h¥i
);

462 
HAL_SPI_E¼ÜC®lback
(
SPI_HªdËTy³Def
 *
h¥i
);

463 
HAL_SPI_AbÜtC¶tC®lback
(
SPI_HªdËTy³Def
 *
h¥i
);

472 
HAL_SPI_S‹Ty³Def
 
HAL_SPI_G‘S‹
(
SPI_HªdËTy³Def
 *
h¥i
);

473 
ušt32_t
 
HAL_SPI_G‘E¼Ü
(
SPI_HªdËTy³Def
 *
h¥i
);

496 
	#SPI_1LINE_TX
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR1
 |ð
SPI_CR1_BIDIOE
)

	)

503 
	#SPI_1LINE_RX
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR1
 &ð(~
SPI_CR1_BIDIOE
))

	)

510 
	#SPI_RESET_CRC
(
__HANDLE__
èdo{(__HANDLE__)->
In¡ªû
->
CR1
 &ð(
ušt16_t
)(~
SPI_CR1_CRCEN
);\

	)

511 (
__HANDLE__
)->
In¡ªû
->
CR1
 |ð
SPI_CR1_CRCEN
;}0U)

513 
	#IS_SPI_MODE
(
MODE
è(((MODEè=ð
SPI_MODE_SLAVE
è|| \

	)

514 ((
MODE
è=ð
SPI_MODE_MASTER
))

516 
	#IS_SPI_DIRECTION
(
MODE
è(((MODEè=ð
SPI_DIRECTION_2LINES
è|| \

	)

517 ((
MODE
è=ð
SPI_DIRECTION_2LINES_RXONLY
) || \

518 ((
MODE
è=ð
SPI_DIRECTION_1LINE
))

520 
	#IS_SPI_DIRECTION_2LINES
(
MODE
è((MODEè=ð
SPI_DIRECTION_2LINES
)

	)

522 
	#IS_SPI_DIRECTION_2LINES_OR_1LINE
(
MODE
è(((MODEè=ð
SPI_DIRECTION_2LINES
è|| \

	)

523 ((
MODE
è=ð
SPI_DIRECTION_1LINE
))

525 
	#IS_SPI_DATASIZE
(
DATASIZE
è(((DATASIZEè=ð
SPI_DATASIZE_16BIT
è|| \

	)

526 ((
DATASIZE
è=ð
SPI_DATASIZE_8BIT
))

528 
	#IS_SPI_CPOL
(
CPOL
è(((CPOLè=ð
SPI_POLARITY_LOW
è|| \

	)

529 ((
CPOL
è=ð
SPI_POLARITY_HIGH
))

531 
	#IS_SPI_CPHA
(
CPHA
è(((CPHAè=ð
SPI_PHASE_1EDGE
è|| \

	)

532 ((
CPHA
è=ð
SPI_PHASE_2EDGE
))

534 
	#IS_SPI_NSS
(
NSS
è(((NSSè=ð
SPI_NSS_SOFT
è|| \

	)

535 ((
NSS
è=ð
SPI_NSS_HARD_INPUT
) || \

536 ((
NSS
è=ð
SPI_NSS_HARD_OUTPUT
))

538 
	#IS_SPI_BAUDRATE_PRESCALER
(
PRESCALER
è(((PRESCALERè=ð
SPI_BAUDRATEPRESCALER_2
è|| \

	)

539 ((
PRESCALER
è=ð
SPI_BAUDRATEPRESCALER_4
) || \

540 ((
PRESCALER
è=ð
SPI_BAUDRATEPRESCALER_8
) || \

541 ((
PRESCALER
è=ð
SPI_BAUDRATEPRESCALER_16
) || \

542 ((
PRESCALER
è=ð
SPI_BAUDRATEPRESCALER_32
) || \

543 ((
PRESCALER
è=ð
SPI_BAUDRATEPRESCALER_64
) || \

544 ((
PRESCALER
è=ð
SPI_BAUDRATEPRESCALER_128
) || \

545 ((
PRESCALER
è=ð
SPI_BAUDRATEPRESCALER_256
))

547 
	#IS_SPI_FIRST_BIT
(
BIT
è(((BITè=ð
SPI_FIRSTBIT_MSB
è|| \

	)

548 ((
BIT
è=ð
SPI_FIRSTBIT_LSB
))

550 
	#IS_SPI_TIMODE
(
MODE
è(((MODEè=ð
SPI_TIMODE_DISABLE
è|| \

	)

551 ((
MODE
è=ð
SPI_TIMODE_ENABLE
))

553 
	#IS_SPI_CRC_CALCULATION
(
CALCULATION
è(((CALCULATIONè=ð
SPI_CRCCALCULATION_DISABLE
è|| \

	)

554 ((
CALCULATION
è=ð
SPI_CRCCALCULATION_ENABLE
))

556 
	#IS_SPI_CRC_POLYNOMIAL
(
POLYNOMIAL
è(((POLYNOMIALè>ð0x01Uè&& ((POLYNOMIALè<ð0xFFFFU))

	)

579 #ifdeà
__ýlu¥lus


	@Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h

37 #iâdeà
__STM32F4xx_HAL_TIM_H


38 
	#__STM32F4xx_HAL_TIM_H


	)

40 #ifdeà
__ýlu¥lus


45 
	~"¡m32f4xx_h®_def.h
"

65 
ušt32_t
 
P»sÿËr
;

68 
ušt32_t
 
CouÁ”Mode
;

71 
ušt32_t
 
P”iod
;

75 
ušt32_t
 
ClockDivisiÚ
;

78 
ušt32_t
 
R•‘™iÚCouÁ”
;

86 } 
	tTIM_Ba£_In™Ty³Def
;

94 
ušt32_t
 
OCMode
;

97 
ušt32_t
 
Pul£
;

100 
ušt32_t
 
OCPÞ¬™y
;

103 
ušt32_t
 
OCNPÞ¬™y
;

107 
ušt32_t
 
OCFa¡Mode
;

112 
ušt32_t
 
OCIdËS‹
;

116 
ušt32_t
 
OCNIdËS‹
;

119 } 
	tTIM_OC_In™Ty³Def
;

126 
ušt32_t
 
OCMode
;

129 
ušt32_t
 
Pul£
;

132 
ušt32_t
 
OCPÞ¬™y
;

135 
ušt32_t
 
OCNPÞ¬™y
;

139 
ušt32_t
 
OCIdËS‹
;

143 
ušt32_t
 
OCNIdËS‹
;

147 
ušt32_t
 
ICPÞ¬™y
;

150 
ušt32_t
 
ICS–eùiÚ
;

153 
ušt32_t
 
ICFž‹r
;

155 } 
	tTIM_OÃPul£_In™Ty³Def
;

164 
ušt32_t
 
ICPÞ¬™y
;

167 
ušt32_t
 
ICS–eùiÚ
;

170 
ušt32_t
 
ICP»sÿËr
;

173 
ušt32_t
 
ICFž‹r
;

175 } 
	tTIM_IC_In™Ty³Def
;

183 
ušt32_t
 
Encod”Mode
;

186 
ušt32_t
 
IC1PÞ¬™y
;

189 
ušt32_t
 
IC1S–eùiÚ
;

192 
ušt32_t
 
IC1P»sÿËr
;

195 
ušt32_t
 
IC1Fž‹r
;

198 
ušt32_t
 
IC2PÞ¬™y
;

201 
ušt32_t
 
IC2S–eùiÚ
;

204 
ušt32_t
 
IC2P»sÿËr
;

207 
ušt32_t
 
IC2Fž‹r
;

209 } 
	tTIM_Encod”_In™Ty³Def
;

216 
ušt32_t
 
ClockSourû
;

218 
ušt32_t
 
ClockPÞ¬™y
;

220 
ušt32_t
 
ClockP»sÿËr
;

222 
ušt32_t
 
ClockFž‹r
;

224 }
	tTIM_ClockCÚfigTy³Def
;

231 
ušt32_t
 
CË¬IÅutS‹
;

233 
ušt32_t
 
CË¬IÅutSourû
;

235 
ušt32_t
 
CË¬IÅutPÞ¬™y
;

237 
ušt32_t
 
CË¬IÅutP»sÿËr
;

239 
ušt32_t
 
CË¬IÅutFž‹r
;

241 }
	tTIM_CË¬IÅutCÚfigTy³Def
;

247 
ušt32_t
 
SÏveMode
;

249 
ušt32_t
 
IÅutTrigg”
;

251 
ušt32_t
 
Trigg”PÞ¬™y
;

253 
ušt32_t
 
Trigg”P»sÿËr
;

255 
ušt32_t
 
Trigg”Fž‹r
;

258 }
	tTIM_SÏveCÚfigTy³Def
;

265 
HAL_TIM_STATE_RESET
 = 0x00U,

266 
HAL_TIM_STATE_READY
 = 0x01U,

267 
HAL_TIM_STATE_BUSY
 = 0x02U,

268 
HAL_TIM_STATE_TIMEOUT
 = 0x03U,

269 
HAL_TIM_STATE_ERROR
 = 0x04U

270 }
	tHAL_TIM_S‹Ty³Def
;

277 
HAL_TIM_ACTIVE_CHANNEL_1
 = 0x01U,

278 
HAL_TIM_ACTIVE_CHANNEL_2
 = 0x02U,

279 
HAL_TIM_ACTIVE_CHANNEL_3
 = 0x04U,

280 
HAL_TIM_ACTIVE_CHANNEL_4
 = 0x08U,

281 
HAL_TIM_ACTIVE_CHANNEL_CLEARED
 = 0x00U

282 }
	tHAL_TIM_AùiveChªÃl
;

289 
TIM_Ty³Def
 *
In¡ªû
;

290 
TIM_Ba£_In™Ty³Def
 
In™
;

291 
HAL_TIM_AùiveChªÃl
 
ChªÃl
;

292 
DMA_HªdËTy³Def
 *
hdma
[7];

294 
HAL_LockTy³Def
 
Lock
;

295 
__IO
 
HAL_TIM_S‹Ty³Def
 
S‹
;

296 }
	tTIM_HªdËTy³Def
;

309 
	#TIM_INPUTCHANNELPOLARITY_RISING
 0x00000000U

	)

310 
	#TIM_INPUTCHANNELPOLARITY_FALLING
 (
TIM_CCER_CC1P
è

	)

311 
	#TIM_INPUTCHANNELPOLARITY_BOTHEDGE
 (
TIM_CCER_CC1P
 | 
TIM_CCER_CC1NP
è

	)

319 
	#TIM_ETRPOLARITY_INVERTED
 (
TIM_SMCR_ETP
è

	)

320 
	#TIM_ETRPOLARITY_NONINVERTED
 0x00000000U

	)

328 
	#TIM_ETRPRESCALER_DIV1
 0x00000000U

	)

329 
	#TIM_ETRPRESCALER_DIV2
 (
TIM_SMCR_ETPS_0
è

	)

330 
	#TIM_ETRPRESCALER_DIV4
 (
TIM_SMCR_ETPS_1
è

	)

331 
	#TIM_ETRPRESCALER_DIV8
 (
TIM_SMCR_ETPS
è

	)

339 
	#TIM_COUNTERMODE_UP
 0x00000000U

	)

340 
	#TIM_COUNTERMODE_DOWN
 
TIM_CR1_DIR


	)

341 
	#TIM_COUNTERMODE_CENTERALIGNED1
 
TIM_CR1_CMS_0


	)

342 
	#TIM_COUNTERMODE_CENTERALIGNED2
 
TIM_CR1_CMS_1


	)

343 
	#TIM_COUNTERMODE_CENTERALIGNED3
 
TIM_CR1_CMS


	)

351 
	#TIM_CLOCKDIVISION_DIV1
 0x00000000U

	)

352 
	#TIM_CLOCKDIVISION_DIV2
 (
TIM_CR1_CKD_0
)

	)

353 
	#TIM_CLOCKDIVISION_DIV4
 (
TIM_CR1_CKD_1
)

	)

361 
	#TIM_OCMODE_TIMING
 0x00000000U

	)

362 
	#TIM_OCMODE_ACTIVE
 (
TIM_CCMR1_OC1M_0
)

	)

363 
	#TIM_OCMODE_INACTIVE
 (
TIM_CCMR1_OC1M_1
)

	)

364 
	#TIM_OCMODE_TOGGLE
 (
TIM_CCMR1_OC1M_0
 | 
TIM_CCMR1_OC1M_1
)

	)

365 
	#TIM_OCMODE_PWM1
 (
TIM_CCMR1_OC1M_1
 | 
TIM_CCMR1_OC1M_2
)

	)

366 
	#TIM_OCMODE_PWM2
 (
TIM_CCMR1_OC1M
)

	)

367 
	#TIM_OCMODE_FORCED_ACTIVE
 (
TIM_CCMR1_OC1M_0
 | 
TIM_CCMR1_OC1M_2
)

	)

368 
	#TIM_OCMODE_FORCED_INACTIVE
 (
TIM_CCMR1_OC1M_2
)

	)

377 
	#TIM_OCFAST_DISABLE
 0x00000000U

	)

378 
	#TIM_OCFAST_ENABLE
 (
TIM_CCMR1_OC1FE
)

	)

386 
	#TIM_OCPOLARITY_HIGH
 0x00000000U

	)

387 
	#TIM_OCPOLARITY_LOW
 (
TIM_CCER_CC1P
)

	)

395 
	#TIM_OCNPOLARITY_HIGH
 0x00000000U

	)

396 
	#TIM_OCNPOLARITY_LOW
 (
TIM_CCER_CC1NP
)

	)

404 
	#TIM_OCIDLESTATE_SET
 (
TIM_CR2_OIS1
)

	)

405 
	#TIM_OCIDLESTATE_RESET
 0x00000000U

	)

413 
	#TIM_OCNIDLESTATE_SET
 (
TIM_CR2_OIS1N
)

	)

414 
	#TIM_OCNIDLESTATE_RESET
 0x00000000U

	)

422 
	#TIM_CHANNEL_1
 0x00000000U

	)

423 
	#TIM_CHANNEL_2
 0x00000004U

	)

424 
	#TIM_CHANNEL_3
 0x00000008U

	)

425 
	#TIM_CHANNEL_4
 0x0000000CU

	)

426 
	#TIM_CHANNEL_ALL
 0x00000018U

	)

435 
	#TIM_ICPOLARITY_RISING
 
TIM_INPUTCHANNELPOLARITY_RISING


	)

436 
	#TIM_ICPOLARITY_FALLING
 
TIM_INPUTCHANNELPOLARITY_FALLING


	)

437 
	#TIM_ICPOLARITY_BOTHEDGE
 
TIM_INPUTCHANNELPOLARITY_BOTHEDGE


	)

445 
	#TIM_ICSELECTION_DIRECTTI
 (
TIM_CCMR1_CC1S_0
è

	)

447 
	#TIM_ICSELECTION_INDIRECTTI
 (
TIM_CCMR1_CC1S_1
è

	)

449 
	#TIM_ICSELECTION_TRC
 (
TIM_CCMR1_CC1S
è

	)

458 
	#TIM_ICPSC_DIV1
 0x00000000U

	)

459 
	#TIM_ICPSC_DIV2
 (
TIM_CCMR1_IC1PSC_0
è

	)

460 
	#TIM_ICPSC_DIV4
 (
TIM_CCMR1_IC1PSC_1
è

	)

461 
	#TIM_ICPSC_DIV8
 (
TIM_CCMR1_IC1PSC
è

	)

469 
	#TIM_OPMODE_SINGLE
 (
TIM_CR1_OPM
)

	)

470 
	#TIM_OPMODE_REPETITIVE
 0x00000000U

	)

478 
	#TIM_ENCODERMODE_TI1
 (
TIM_SMCR_SMS_0
)

	)

479 
	#TIM_ENCODERMODE_TI2
 (
TIM_SMCR_SMS_1
)

	)

480 
	#TIM_ENCODERMODE_TI12
 (
TIM_SMCR_SMS_1
 | 
TIM_SMCR_SMS_0
)

	)

489 
	#TIM_IT_UPDATE
 (
TIM_DIER_UIE
)

	)

490 
	#TIM_IT_CC1
 (
TIM_DIER_CC1IE
)

	)

491 
	#TIM_IT_CC2
 (
TIM_DIER_CC2IE
)

	)

492 
	#TIM_IT_CC3
 (
TIM_DIER_CC3IE
)

	)

493 
	#TIM_IT_CC4
 (
TIM_DIER_CC4IE
)

	)

494 
	#TIM_IT_COM
 (
TIM_DIER_COMIE
)

	)

495 
	#TIM_IT_TRIGGER
 (
TIM_DIER_TIE
)

	)

496 
	#TIM_IT_BREAK
 (
TIM_DIER_BIE
)

	)

504 
	#TIM_COMMUTATION_TRGI
 (
TIM_CR2_CCUS
)

	)

505 
	#TIM_COMMUTATION_SOFTWARE
 0x00000000U

	)

513 
	#TIM_DMA_UPDATE
 (
TIM_DIER_UDE
)

	)

514 
	#TIM_DMA_CC1
 (
TIM_DIER_CC1DE
)

	)

515 
	#TIM_DMA_CC2
 (
TIM_DIER_CC2DE
)

	)

516 
	#TIM_DMA_CC3
 (
TIM_DIER_CC3DE
)

	)

517 
	#TIM_DMA_CC4
 (
TIM_DIER_CC4DE
)

	)

518 
	#TIM_DMA_COM
 (
TIM_DIER_COMDE
)

	)

519 
	#TIM_DMA_TRIGGER
 (
TIM_DIER_TDE
)

	)

527 
	#TIM_EVENTSOURCE_UPDATE
 
TIM_EGR_UG


	)

528 
	#TIM_EVENTSOURCE_CC1
 
TIM_EGR_CC1G


	)

529 
	#TIM_EVENTSOURCE_CC2
 
TIM_EGR_CC2G


	)

530 
	#TIM_EVENTSOURCE_CC3
 
TIM_EGR_CC3G


	)

531 
	#TIM_EVENTSOURCE_CC4
 
TIM_EGR_CC4G


	)

532 
	#TIM_EVENTSOURCE_COM
 
TIM_EGR_COMG


	)

533 
	#TIM_EVENTSOURCE_TRIGGER
 
TIM_EGR_TG


	)

534 
	#TIM_EVENTSOURCE_BREAK
 
TIM_EGR_BG


	)

543 
	#TIM_FLAG_UPDATE
 (
TIM_SR_UIF
)

	)

544 
	#TIM_FLAG_CC1
 (
TIM_SR_CC1IF
)

	)

545 
	#TIM_FLAG_CC2
 (
TIM_SR_CC2IF
)

	)

546 
	#TIM_FLAG_CC3
 (
TIM_SR_CC3IF
)

	)

547 
	#TIM_FLAG_CC4
 (
TIM_SR_CC4IF
)

	)

548 
	#TIM_FLAG_COM
 (
TIM_SR_COMIF
)

	)

549 
	#TIM_FLAG_TRIGGER
 (
TIM_SR_TIF
)

	)

550 
	#TIM_FLAG_BREAK
 (
TIM_SR_BIF
)

	)

551 
	#TIM_FLAG_CC1OF
 (
TIM_SR_CC1OF
)

	)

552 
	#TIM_FLAG_CC2OF
 (
TIM_SR_CC2OF
)

	)

553 
	#TIM_FLAG_CC3OF
 (
TIM_SR_CC3OF
)

	)

554 
	#TIM_FLAG_CC4OF
 (
TIM_SR_CC4OF
)

	)

562 
	#TIM_CLOCKSOURCE_ETRMODE2
 (
TIM_SMCR_ETPS_1
)

	)

563 
	#TIM_CLOCKSOURCE_INTERNAL
 (
TIM_SMCR_ETPS_0
)

	)

564 
	#TIM_CLOCKSOURCE_ITR0
 0x00000000U

	)

565 
	#TIM_CLOCKSOURCE_ITR1
 (
TIM_SMCR_TS_0
)

	)

566 
	#TIM_CLOCKSOURCE_ITR2
 (
TIM_SMCR_TS_1
)

	)

567 
	#TIM_CLOCKSOURCE_ITR3
 (
TIM_SMCR_TS_0
 | 
TIM_SMCR_TS_1
)

	)

568 
	#TIM_CLOCKSOURCE_TI1ED
 (
TIM_SMCR_TS_2
)

	)

569 
	#TIM_CLOCKSOURCE_TI1
 (
TIM_SMCR_TS_0
 | 
TIM_SMCR_TS_2
)

	)

570 
	#TIM_CLOCKSOURCE_TI2
 (
TIM_SMCR_TS_1
 | 
TIM_SMCR_TS_2
)

	)

571 
	#TIM_CLOCKSOURCE_ETRMODE1
 (
TIM_SMCR_TS
)

	)

579 
	#TIM_CLOCKPOLARITY_INVERTED
 
TIM_ETRPOLARITY_INVERTED


	)

580 
	#TIM_CLOCKPOLARITY_NONINVERTED
 
TIM_ETRPOLARITY_NONINVERTED


	)

581 
	#TIM_CLOCKPOLARITY_RISING
 
TIM_INPUTCHANNELPOLARITY_RISING


	)

582 
	#TIM_CLOCKPOLARITY_FALLING
 
TIM_INPUTCHANNELPOLARITY_FALLING


	)

583 
	#TIM_CLOCKPOLARITY_BOTHEDGE
 
TIM_INPUTCHANNELPOLARITY_BOTHEDGE


	)

591 
	#TIM_CLOCKPRESCALER_DIV1
 
TIM_ETRPRESCALER_DIV1


	)

592 
	#TIM_CLOCKPRESCALER_DIV2
 
TIM_ETRPRESCALER_DIV2


	)

593 
	#TIM_CLOCKPRESCALER_DIV4
 
TIM_ETRPRESCALER_DIV4


	)

594 
	#TIM_CLOCKPRESCALER_DIV8
 
TIM_ETRPRESCALER_DIV8


	)

602 
	#TIM_CLEARINPUTSOURCE_ETR
 0x00000001U

	)

603 
	#TIM_CLEARINPUTSOURCE_NONE
 0x00000000U

	)

611 
	#TIM_CLEARINPUTPOLARITY_INVERTED
 
TIM_ETRPOLARITY_INVERTED


	)

612 
	#TIM_CLEARINPUTPOLARITY_NONINVERTED
 
TIM_ETRPOLARITY_NONINVERTED


	)

620 
	#TIM_CLEARINPUTPRESCALER_DIV1
 
TIM_ETRPRESCALER_DIV1


	)

621 
	#TIM_CLEARINPUTPRESCALER_DIV2
 
TIM_ETRPRESCALER_DIV2


	)

622 
	#TIM_CLEARINPUTPRESCALER_DIV4
 
TIM_ETRPRESCALER_DIV4


	)

623 
	#TIM_CLEARINPUTPRESCALER_DIV8
 
TIM_ETRPRESCALER_DIV8


	)

631 
	#TIM_OSSR_ENABLE
 (
TIM_BDTR_OSSR
)

	)

632 
	#TIM_OSSR_DISABLE
 0x00000000U

	)

640 
	#TIM_OSSI_ENABLE
 (
TIM_BDTR_OSSI
)

	)

641 
	#TIM_OSSI_DISABLE
 0x00000000U

	)

649 
	#TIM_LOCKLEVEL_OFF
 0x00000000U

	)

650 
	#TIM_LOCKLEVEL_1
 (
TIM_BDTR_LOCK_0
)

	)

651 
	#TIM_LOCKLEVEL_2
 (
TIM_BDTR_LOCK_1
)

	)

652 
	#TIM_LOCKLEVEL_3
 (
TIM_BDTR_LOCK
)

	)

659 
	#TIM_BREAK_ENABLE
 (
TIM_BDTR_BKE
)

	)

660 
	#TIM_BREAK_DISABLE
 0x00000000U

	)

668 
	#TIM_BREAKPOLARITY_LOW
 0x00000000U

	)

669 
	#TIM_BREAKPOLARITY_HIGH
 (
TIM_BDTR_BKP
)

	)

677 
	#TIM_AUTOMATICOUTPUT_ENABLE
 (
TIM_BDTR_AOE
)

	)

678 
	#TIM_AUTOMATICOUTPUT_DISABLE
 0x00000000U

	)

686 
	#TIM_TRGO_RESET
 0x00000000U

	)

687 
	#TIM_TRGO_ENABLE
 (
TIM_CR2_MMS_0
)

	)

688 
	#TIM_TRGO_UPDATE
 (
TIM_CR2_MMS_1
)

	)

689 
	#TIM_TRGO_OC1
 ((
TIM_CR2_MMS_1
 | 
TIM_CR2_MMS_0
))

	)

690 
	#TIM_TRGO_OC1REF
 (
TIM_CR2_MMS_2
)

	)

691 
	#TIM_TRGO_OC2REF
 ((
TIM_CR2_MMS_2
 | 
TIM_CR2_MMS_0
))

	)

692 
	#TIM_TRGO_OC3REF
 ((
TIM_CR2_MMS_2
 | 
TIM_CR2_MMS_1
))

	)

693 
	#TIM_TRGO_OC4REF
 ((
TIM_CR2_MMS_2
 | 
TIM_CR2_MMS_1
 | 
TIM_CR2_MMS_0
))

	)

701 
	#TIM_SLAVEMODE_DISABLE
 0x00000000U

	)

702 
	#TIM_SLAVEMODE_RESET
 0x00000004U

	)

703 
	#TIM_SLAVEMODE_GATED
 0x00000005U

	)

704 
	#TIM_SLAVEMODE_TRIGGER
 0x00000006U

	)

705 
	#TIM_SLAVEMODE_EXTERNAL1
 0x00000007U

	)

713 
	#TIM_MASTERSLAVEMODE_ENABLE
 0x00000080U

	)

714 
	#TIM_MASTERSLAVEMODE_DISABLE
 0x00000000U

	)

722 
	#TIM_TS_ITR0
 0x00000000U

	)

723 
	#TIM_TS_ITR1
 0x00000010U

	)

724 
	#TIM_TS_ITR2
 0x00000020U

	)

725 
	#TIM_TS_ITR3
 0x00000030U

	)

726 
	#TIM_TS_TI1F_ED
 0x00000040U

	)

727 
	#TIM_TS_TI1FP1
 0x00000050U

	)

728 
	#TIM_TS_TI2FP2
 0x00000060U

	)

729 
	#TIM_TS_ETRF
 0x00000070U

	)

730 
	#TIM_TS_NONE
 0x0000FFFFU

	)

738 
	#TIM_TRIGGERPOLARITY_INVERTED
 
TIM_ETRPOLARITY_INVERTED


	)

739 
	#TIM_TRIGGERPOLARITY_NONINVERTED
 
TIM_ETRPOLARITY_NONINVERTED


	)

740 
	#TIM_TRIGGERPOLARITY_RISING
 
TIM_INPUTCHANNELPOLARITY_RISING


	)

741 
	#TIM_TRIGGERPOLARITY_FALLING
 
TIM_INPUTCHANNELPOLARITY_FALLING


	)

742 
	#TIM_TRIGGERPOLARITY_BOTHEDGE
 
TIM_INPUTCHANNELPOLARITY_BOTHEDGE


	)

750 
	#TIM_TRIGGERPRESCALER_DIV1
 
TIM_ETRPRESCALER_DIV1


	)

751 
	#TIM_TRIGGERPRESCALER_DIV2
 
TIM_ETRPRESCALER_DIV2


	)

752 
	#TIM_TRIGGERPRESCALER_DIV4
 
TIM_ETRPRESCALER_DIV4


	)

753 
	#TIM_TRIGGERPRESCALER_DIV8
 
TIM_ETRPRESCALER_DIV8


	)

762 
	#TIM_TI1SELECTION_CH1
 0x00000000U

	)

763 
	#TIM_TI1SELECTION_XORCOMBINATION
 (
TIM_CR2_TI1S
)

	)

771 
	#TIM_DMABASE_CR1
 0x00000000U

	)

772 
	#TIM_DMABASE_CR2
 0x00000001U

	)

773 
	#TIM_DMABASE_SMCR
 0x00000002U

	)

774 
	#TIM_DMABASE_DIER
 0x00000003U

	)

775 
	#TIM_DMABASE_SR
 0x00000004U

	)

776 
	#TIM_DMABASE_EGR
 0x00000005U

	)

777 
	#TIM_DMABASE_CCMR1
 0x00000006U

	)

778 
	#TIM_DMABASE_CCMR2
 0x00000007U

	)

779 
	#TIM_DMABASE_CCER
 0x00000008U

	)

780 
	#TIM_DMABASE_CNT
 0x00000009U

	)

781 
	#TIM_DMABASE_PSC
 0x0000000AU

	)

782 
	#TIM_DMABASE_ARR
 0x0000000BU

	)

783 
	#TIM_DMABASE_RCR
 0x0000000CU

	)

784 
	#TIM_DMABASE_CCR1
 0x0000000DU

	)

785 
	#TIM_DMABASE_CCR2
 0x0000000EU

	)

786 
	#TIM_DMABASE_CCR3
 0x0000000FU

	)

787 
	#TIM_DMABASE_CCR4
 0x00000010U

	)

788 
	#TIM_DMABASE_BDTR
 0x00000011U

	)

789 
	#TIM_DMABASE_DCR
 0x00000012U

	)

790 
	#TIM_DMABASE_OR
 0x00000013U

	)

798 
	#TIM_DMABURSTLENGTH_1TRANSFER
 0x00000000U

	)

799 
	#TIM_DMABURSTLENGTH_2TRANSFERS
 0x00000100U

	)

800 
	#TIM_DMABURSTLENGTH_3TRANSFERS
 0x00000200U

	)

801 
	#TIM_DMABURSTLENGTH_4TRANSFERS
 0x00000300U

	)

802 
	#TIM_DMABURSTLENGTH_5TRANSFERS
 0x00000400U

	)

803 
	#TIM_DMABURSTLENGTH_6TRANSFERS
 0x00000500U

	)

804 
	#TIM_DMABURSTLENGTH_7TRANSFERS
 0x00000600U

	)

805 
	#TIM_DMABURSTLENGTH_8TRANSFERS
 0x00000700U

	)

806 
	#TIM_DMABURSTLENGTH_9TRANSFERS
 0x00000800U

	)

807 
	#TIM_DMABURSTLENGTH_10TRANSFERS
 0x00000900U

	)

808 
	#TIM_DMABURSTLENGTH_11TRANSFERS
 0x00000A00U

	)

809 
	#TIM_DMABURSTLENGTH_12TRANSFERS
 0x00000B00U

	)

810 
	#TIM_DMABURSTLENGTH_13TRANSFERS
 0x00000C00U

	)

811 
	#TIM_DMABURSTLENGTH_14TRANSFERS
 0x00000D00U

	)

812 
	#TIM_DMABURSTLENGTH_15TRANSFERS
 0x00000E00U

	)

813 
	#TIM_DMABURSTLENGTH_16TRANSFERS
 0x00000F00U

	)

814 
	#TIM_DMABURSTLENGTH_17TRANSFERS
 0x00001000U

	)

815 
	#TIM_DMABURSTLENGTH_18TRANSFERS
 0x00001100U

	)

823 
	#TIM_DMA_ID_UPDATE
 ((
ušt16_t
)0x0000è

	)

824 
	#TIM_DMA_ID_CC1
 ((
ušt16_t
)0x0001è

	)

825 
	#TIM_DMA_ID_CC2
 ((
ušt16_t
)0x0002è

	)

826 
	#TIM_DMA_ID_CC3
 ((
ušt16_t
)0x0003è

	)

827 
	#TIM_DMA_ID_CC4
 ((
ušt16_t
)0x0004è

	)

828 
	#TIM_DMA_ID_COMMUTATION
 ((
ušt16_t
)0x0005è

	)

829 
	#TIM_DMA_ID_TRIGGER
 ((
ušt16_t
)0x0006è

	)

837 
	#TIM_CCx_ENABLE
 0x00000001U

	)

838 
	#TIM_CCx_DISABLE
 0x00000000U

	)

839 
	#TIM_CCxN_ENABLE
 0x00000004U

	)

840 
	#TIM_CCxN_DISABLE
 0x00000000U

	)

857 
	#__HAL_TIM_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 
HAL_TIM_STATE_RESET
)

	)

864 
	#__HAL_TIM_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR1
|=(
TIM_CR1_CEN
))

	)

871 
	#__HAL_TIM_MOE_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
BDTR
|=(
TIM_BDTR_MOE
))

	)

879 
	#__HAL_TIM_DISABLE
(
__HANDLE__
è\

	)

881 ià(((
__HANDLE__
)->
In¡ªû
->
CCER
 & 
TIM_CCER_CCxE_MASK
) == 0U) \

883 if(((
__HANDLE__
)->
In¡ªû
->
CCER
 & 
TIM_CCER_CCxNE_MASK
) == 0U) \

885 (
__HANDLE__
)->
In¡ªû
->
CR1
 &ð~(
TIM_CR1_CEN
); \

897 
	#__HAL_TIM_MOE_DISABLE
(
__HANDLE__
è\

	)

899 ià(((
__HANDLE__
)->
In¡ªû
->
CCER
 & 
TIM_CCER_CCxE_MASK
) == 0U) \

901 if(((
__HANDLE__
)->
In¡ªû
->
CCER
 & 
TIM_CCER_CCxNE_MASK
) == 0U) \

903 (
__HANDLE__
)->
In¡ªû
->
BDTR
 &ð~(
TIM_BDTR_MOE
); \

914 
	#__HAL_TIM_MOE_DISABLE_UNCONDITIONALLY
(
__HANDLE__
è(__HANDLE__)->
In¡ªû
->
BDTR
 &ð~(
TIM_BDTR_MOE
)

	)

930 
	#__HAL_TIM_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
DIER
 |ð(__INTERRUPT__))

	)

947 
	#__HAL_TIM_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
DIER
 &ð~(__INTERRUPT__))

	)

962 
	#__HAL_TIM_ENABLE_DMA
(
__HANDLE__
, 
__DMA__
è((__HANDLE__)->
In¡ªû
->
DIER
 |ð(__DMA__))

	)

977 
	#__HAL_TIM_DISABLE_DMA
(
__HANDLE__
, 
__DMA__
è((__HANDLE__)->
In¡ªû
->
DIER
 &ð~(__DMA__))

	)

1001 
	#__HAL_TIM_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è(((__HANDLE__)->
In¡ªû
->
SR
 &(__FLAG__)è=ð(__FLAG__))

	)

1025 
	#__HAL_TIM_CLEAR_FLAG
(
__HANDLE__
, 
__FLAG__
è((__HANDLE__)->
In¡ªû
->
SR
 = ~(__FLAG__))

	)

1042 
	#__HAL_TIM_GET_IT_SOURCE
(
__HANDLE__
, 
__INTERRUPT__
è((((__HANDLE__)->
In¡ªû
->
DIER
 & (__INTERRUPT__)è=ð(__INTERRUPT__)è? 
SET
 : 
RESET
)

	)

1058 
	#__HAL_TIM_CLEAR_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
SR
 = ~(__INTERRUPT__))

	)

1067 
	#__HAL_TIM_IS_TIM_COUNTING_DOWN
(
__HANDLE__
è(((__HANDLE__)->
In¡ªû
->
CR1
 &(
TIM_CR1_DIR
)è=ð(TIM_CR1_DIR))

	)

1075 
	#__HAL_TIM_SET_PRESCALER
(
__HANDLE__
, 
__PRESC__
è((__HANDLE__)->
In¡ªû
->
PSC
 = (__PRESC__))

	)

1077 
	#TIM_SET_ICPRESCALERVALUE
(
__HANDLE__
, 
__CHANNEL__
, 
__ICPSC__
è\

	)

1078 (((
__CHANNEL__
è=ð
TIM_CHANNEL_1
è? ((
__HANDLE__
)->
In¡ªû
->
CCMR1
 |ð(
__ICPSC__
)) :\

1079 ((
__CHANNEL__
è=ð
TIM_CHANNEL_2
è? ((
__HANDLE__
)->
In¡ªû
->
CCMR1
 |ð((
__ICPSC__
) << 8U)) :\

1080 ((
__CHANNEL__
è=ð
TIM_CHANNEL_3
è? ((
__HANDLE__
)->
In¡ªû
->
CCMR2
 |ð(
__ICPSC__
)) :\

1081 ((
__HANDLE__
)->
In¡ªû
->
CCMR2
 |ð((
__ICPSC__
) << 8U)))

1083 
	#TIM_RESET_ICPRESCALERVALUE
(
__HANDLE__
, 
__CHANNEL__
è\

	)

1084 (((
__CHANNEL__
è=ð
TIM_CHANNEL_1
è? ((
__HANDLE__
)->
In¡ªû
->
CCMR1
 &ð(
ušt16_t
)~
TIM_CCMR1_IC1PSC
) :\

1085 ((
__CHANNEL__
è=ð
TIM_CHANNEL_2
è? ((
__HANDLE__
)->
In¡ªû
->
CCMR1
 &ð(
ušt16_t
)~
TIM_CCMR1_IC2PSC
) :\

1086 ((
__CHANNEL__
è=ð
TIM_CHANNEL_3
è? ((
__HANDLE__
)->
In¡ªû
->
CCMR2
 &ð(
ušt16_t
)~
TIM_CCMR2_IC3PSC
) :\

1087 ((
__HANDLE__
)->
In¡ªû
->
CCMR2
 &ð(
ušt16_t
)~
TIM_CCMR2_IC4PSC
))

1089 
	#TIM_SET_CAPTUREPOLARITY
(
__HANDLE__
, 
__CHANNEL__
, 
__POLARITY__
è\

	)

1090 (((
__CHANNEL__
è=ð
TIM_CHANNEL_1
è? ((
__HANDLE__
)->
In¡ªû
->
CCER
 |ð(
__POLARITY__
)) :\

1091 ((
__CHANNEL__
è=ð
TIM_CHANNEL_2
è? ((
__HANDLE__
)->
In¡ªû
->
CCER
 |ð((
__POLARITY__
) << 4U)) :\

1092 ((
__CHANNEL__
è=ð
TIM_CHANNEL_3
è? ((
__HANDLE__
)->
In¡ªû
->
CCER
 |ð((
__POLARITY__
) << 8U)) :\

1093 ((
__HANDLE__
)->
In¡ªû
->
CCER
 |ð(((
__POLARITY__
è<< 12Uè& 
TIM_CCER_CC4P
)))

1095 
	#TIM_RESET_CAPTUREPOLARITY
(
__HANDLE__
, 
__CHANNEL__
è\

	)

1096 (((
__CHANNEL__
è=ð
TIM_CHANNEL_1
è? ((
__HANDLE__
)->
In¡ªû
->
CCER
 &ð(
ušt16_t
)~(
TIM_CCER_CC1P
 | 
TIM_CCER_CC1NP
)) :\

1097 ((
__CHANNEL__
è=ð
TIM_CHANNEL_2
è? ((
__HANDLE__
)->
In¡ªû
->
CCER
 &ð(
ušt16_t
)~(
TIM_CCER_CC2P
 | 
TIM_CCER_CC2NP
)) :\

1098 ((
__CHANNEL__
è=ð
TIM_CHANNEL_3
è? ((
__HANDLE__
)->
In¡ªû
->
CCER
 &ð(
ušt16_t
)~(
TIM_CCER_CC3P
 | 
TIM_CCER_CC3NP
)) :\

1099 ((
__HANDLE__
)->
In¡ªû
->
CCER
 &ð(
ušt16_t
)~
TIM_CCER_CC4P
))

1114 
	#__HAL_TIM_SET_COMPARE
(
__HANDLE__
, 
__CHANNEL__
, 
__COMPARE__
è\

	)

1115 (*(
__IO
 
ušt32_t
 *)(&((
__HANDLE__
)->
In¡ªû
->
CCR1
è+ ((
__CHANNEL__
è>> 2U)èð(
__COMPARE__
))

1130 
	#__HAL_TIM_GET_COMPARE
(
__HANDLE__
, 
__CHANNEL__
è\

	)

1131 (*(
__IO
 
ušt32_t
 *)(&((
__HANDLE__
)->
In¡ªû
->
CCR1
è+ ((
__CHANNEL__
) >> 2U)))

1139 
	#__HAL_TIM_SET_COUNTER
(
__HANDLE__
, 
__COUNTER__
è((__HANDLE__)->
In¡ªû
->
CNT
 = (__COUNTER__))

	)

1146 
	#__HAL_TIM_GET_COUNTER
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CNT
)

	)

1155 
	#__HAL_TIM_SET_AUTORELOAD
(
__HANDLE__
, 
__AUTORELOAD__
è\

	)

1157 (
__HANDLE__
)->
In¡ªû
->
ARR
 = (
__AUTORELOAD__
); \

1158 (
__HANDLE__
)->
In™
.
P”iod
 = (
__AUTORELOAD__
); \

1165 
	#__HAL_TIM_GET_AUTORELOAD
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
ARR
)

	)

1177 
	#__HAL_TIM_SET_CLOCKDIVISION
(
__HANDLE__
, 
__CKD__
è\

	)

1179 (
__HANDLE__
)->
In¡ªû
->
CR1
 &ð(
ušt16_t
)(~
TIM_CR1_CKD
); \

1180 (
__HANDLE__
)->
In¡ªû
->
CR1
 |ð(
__CKD__
); \

1181 (
__HANDLE__
)->
In™
.
ClockDivisiÚ
 = (
__CKD__
); \

1191 
	#__HAL_TIM_GET_CLOCKDIVISION
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR1
 & 
TIM_CR1_CKD
)

	)

1211 
	#__HAL_TIM_SET_ICPRESCALER
(
__HANDLE__
, 
__CHANNEL__
, 
__ICPSC__
è\

	)

1213 
TIM_RESET_ICPRESCALERVALUE
((
__HANDLE__
), (
__CHANNEL__
)); \

1214 
TIM_SET_ICPRESCALERVALUE
((
__HANDLE__
), (
__CHANNEL__
), (
__ICPSC__
)); \

1232 
	#__HAL_TIM_GET_ICPRESCALER
(
__HANDLE__
, 
__CHANNEL__
è\

	)

1233 (((
__CHANNEL__
è=ð
TIM_CHANNEL_1
è? ((
__HANDLE__
)->
In¡ªû
->
CCMR1
 & 
TIM_CCMR1_IC1PSC
) :\

1234 ((
__CHANNEL__
è=ð
TIM_CHANNEL_2
è? (((
__HANDLE__
)->
In¡ªû
->
CCMR1
 & 
TIM_CCMR1_IC2PSC
) >> 8U) :\

1235 ((
__CHANNEL__
è=ð
TIM_CHANNEL_3
è? ((
__HANDLE__
)->
In¡ªû
->
CCMR2
 & 
TIM_CCMR2_IC3PSC
) :\

1236 (((
__HANDLE__
)->
In¡ªû
->
CCMR2
 & 
TIM_CCMR2_IC4PSC
)) >> 8U)

1246 
	#__HAL_TIM_URS_ENABLE
(
__HANDLE__
è\

	)

1247 ((
__HANDLE__
)->
In¡ªû
->
CR1
|ð(
TIM_CR1_URS
))

1260 
	#__HAL_TIM_URS_DISABLE
(
__HANDLE__
è\

	)

1261 ((
__HANDLE__
)->
In¡ªû
->
CR1
&=~(
TIM_CR1_URS
))

1279 
	#__HAL_TIM_SET_CAPTUREPOLARITY
(
__HANDLE__
, 
__CHANNEL__
, 
__POLARITY__
è\

	)

1281 
TIM_RESET_CAPTUREPOLARITY
((
__HANDLE__
), (
__CHANNEL__
)); \

1282 
TIM_SET_CAPTUREPOLARITY
((
__HANDLE__
), (
__CHANNEL__
), (
__POLARITY__
)); \

1289 
	~"¡m32f4xx_h®_tim_ex.h
"

1301 
HAL_StusTy³Def
 
HAL_TIM_Ba£_In™
(
TIM_HªdËTy³Def
 *
htim
);

1302 
HAL_StusTy³Def
 
HAL_TIM_Ba£_DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1303 
HAL_TIM_Ba£_M¥In™
(
TIM_HªdËTy³Def
 *
htim
);

1304 
HAL_TIM_Ba£_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1306 
HAL_StusTy³Def
 
HAL_TIM_Ba£_S¹
(
TIM_HªdËTy³Def
 *
htim
);

1307 
HAL_StusTy³Def
 
HAL_TIM_Ba£_StÝ
(
TIM_HªdËTy³Def
 *
htim
);

1309 
HAL_StusTy³Def
 
HAL_TIM_Ba£_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
);

1310 
HAL_StusTy³Def
 
HAL_TIM_Ba£_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
);

1312 
HAL_StusTy³Def
 
HAL_TIM_Ba£_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 *
pD©a
, 
ušt16_t
 
L’gth
);

1313 
HAL_StusTy³Def
 
HAL_TIM_Ba£_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
);

1322 
HAL_StusTy³Def
 
HAL_TIM_OC_In™
(
TIM_HªdËTy³Def
 *
htim
);

1323 
HAL_StusTy³Def
 
HAL_TIM_OC_DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1324 
HAL_TIM_OC_M¥In™
(
TIM_HªdËTy³Def
 *
htim
);

1325 
HAL_TIM_OC_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1327 
HAL_StusTy³Def
 
HAL_TIM_OC_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1328 
HAL_StusTy³Def
 
HAL_TIM_OC_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1330 
HAL_StusTy³Def
 
HAL_TIM_OC_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1331 
HAL_StusTy³Def
 
HAL_TIM_OC_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1333 
HAL_StusTy³Def
 
HAL_TIM_OC_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ*
pD©a
, 
ušt16_t
 
L’gth
);

1334 
HAL_StusTy³Def
 
HAL_TIM_OC_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1344 
HAL_StusTy³Def
 
HAL_TIM_PWM_In™
(
TIM_HªdËTy³Def
 *
htim
);

1345 
HAL_StusTy³Def
 
HAL_TIM_PWM_DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1346 
HAL_TIM_PWM_M¥In™
(
TIM_HªdËTy³Def
 *
htim
);

1347 
HAL_TIM_PWM_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1349 
HAL_StusTy³Def
 
HAL_TIM_PWM_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1350 
HAL_StusTy³Def
 
HAL_TIM_PWM_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1352 
HAL_StusTy³Def
 
HAL_TIM_PWM_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1353 
HAL_StusTy³Def
 
HAL_TIM_PWM_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1355 
HAL_StusTy³Def
 
HAL_TIM_PWM_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ*
pD©a
, 
ušt16_t
 
L’gth
);

1356 
HAL_StusTy³Def
 
HAL_TIM_PWM_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1366 
HAL_StusTy³Def
 
HAL_TIM_IC_In™
(
TIM_HªdËTy³Def
 *
htim
);

1367 
HAL_StusTy³Def
 
HAL_TIM_IC_DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1368 
HAL_TIM_IC_M¥In™
(
TIM_HªdËTy³Def
 *
htim
);

1369 
HAL_TIM_IC_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1371 
HAL_StusTy³Def
 
HAL_TIM_IC_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1372 
HAL_StusTy³Def
 
HAL_TIM_IC_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1374 
HAL_StusTy³Def
 
HAL_TIM_IC_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1375 
HAL_StusTy³Def
 
HAL_TIM_IC_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1377 
HAL_StusTy³Def
 
HAL_TIM_IC_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ*
pD©a
, 
ušt16_t
 
L’gth
);

1378 
HAL_StusTy³Def
 
HAL_TIM_IC_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1388 
HAL_StusTy³Def
 
HAL_TIM_OÃPul£_In™
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OÃPul£Mode
);

1389 
HAL_StusTy³Def
 
HAL_TIM_OÃPul£_DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1390 
HAL_TIM_OÃPul£_M¥In™
(
TIM_HªdËTy³Def
 *
htim
);

1391 
HAL_TIM_OÃPul£_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1393 
HAL_StusTy³Def
 
HAL_TIM_OÃPul£_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
);

1394 
HAL_StusTy³Def
 
HAL_TIM_OÃPul£_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
);

1397 
HAL_StusTy³Def
 
HAL_TIM_OÃPul£_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
);

1398 
HAL_StusTy³Def
 
HAL_TIM_OÃPul£_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
);

1408 
HAL_StusTy³Def
 
HAL_TIM_Encod”_In™
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_Encod”_In™Ty³Def
* 
sCÚfig
);

1409 
HAL_StusTy³Def
 
HAL_TIM_Encod”_DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1410 
HAL_TIM_Encod”_M¥In™
(
TIM_HªdËTy³Def
 *
htim
);

1411 
HAL_TIM_Encod”_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1413 
HAL_StusTy³Def
 
HAL_TIM_Encod”_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1414 
HAL_StusTy³Def
 
HAL_TIM_Encod”_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1416 
HAL_StusTy³Def
 
HAL_TIM_Encod”_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1417 
HAL_StusTy³Def
 
HAL_TIM_Encod”_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1419 
HAL_StusTy³Def
 
HAL_TIM_Encod”_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ*
pD©a1
, ušt32_ˆ*
pD©a2
, 
ušt16_t
 
L’gth
);

1420 
HAL_StusTy³Def
 
HAL_TIM_Encod”_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1430 
HAL_TIM_IRQHªdËr
(
TIM_HªdËTy³Def
 *
htim
);

1440 
HAL_StusTy³Def
 
HAL_TIM_OC_CÚfigChªÃl
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_OC_In™Ty³Def
* 
sCÚfig
, 
ušt32_t
 
ChªÃl
);

1441 
HAL_StusTy³Def
 
HAL_TIM_PWM_CÚfigChªÃl
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_OC_In™Ty³Def
* 
sCÚfig
, 
ušt32_t
 
ChªÃl
);

1442 
HAL_StusTy³Def
 
HAL_TIM_IC_CÚfigChªÃl
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_IC_In™Ty³Def
* 
sCÚfig
, 
ušt32_t
 
ChªÃl
);

1443 
HAL_StusTy³Def
 
HAL_TIM_OÃPul£_CÚfigChªÃl
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_OÃPul£_In™Ty³Def
* 
sCÚfig
, 
ušt32_t
 
OuutChªÃl
, ušt32_ˆ
IÅutChªÃl
);

1444 
HAL_StusTy³Def
 
HAL_TIM_CÚfigOC»fCË¬
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_CË¬IÅutCÚfigTy³Def
 * 
sCË¬IÅutCÚfig
, 
ušt32_t
 
ChªÃl
);

1445 
HAL_StusTy³Def
 
HAL_TIM_CÚfigClockSourû
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_ClockCÚfigTy³Def
 * 
sClockSourûCÚfig
);

1446 
HAL_StusTy³Def
 
HAL_TIM_CÚfigTI1IÅut
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
TI1_S–eùiÚ
);

1447 
HAL_StusTy³Def
 
HAL_TIM_SÏveCÚfigSynchrÚiz©iÚ
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_SÏveCÚfigTy³Def
 * 
sSÏveCÚfig
);

1448 
HAL_StusTy³Def
 
HAL_TIM_SÏveCÚfigSynchrÚiz©iÚ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_SÏveCÚfigTy³Def
 * 
sSÏveCÚfig
);

1449 
HAL_StusTy³Def
 
HAL_TIM_DMABur¡_Wr™eS¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Bur¡Ba£Add»ss
, ušt32_ˆ
Bur¡Reque¡Src
, \

1450 
ušt32_t
 *
Bur¡Bufãr
, ušt32_ˆ
Bur¡L’gth
);

1451 
HAL_StusTy³Def
 
HAL_TIM_DMABur¡_Wr™eStÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Bur¡Reque¡Src
);

1452 
HAL_StusTy³Def
 
HAL_TIM_DMABur¡_R—dS¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Bur¡Ba£Add»ss
, ušt32_ˆ
Bur¡Reque¡Src
, \

1453 
ušt32_t
 *
Bur¡Bufãr
, ušt32_ˆ
Bur¡L’gth
);

1454 
HAL_StusTy³Def
 
HAL_TIM_DMABur¡_R—dStÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Bur¡Reque¡Src
);

1455 
HAL_StusTy³Def
 
HAL_TIM_G’”©eEv’t
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Ev’tSourû
);

1456 
ušt32_t
 
HAL_TIM_R—dC­tu»dV®ue
(
TIM_HªdËTy³Def
 *
htim
, ušt32_ˆ
ChªÃl
);

1466 
HAL_TIM_P”iodEÏp£dC®lback
(
TIM_HªdËTy³Def
 *
htim
);

1467 
HAL_TIM_OC_D–ayEÏp£dC®lback
(
TIM_HªdËTy³Def
 *
htim
);

1468 
HAL_TIM_IC_C­tu»C®lback
(
TIM_HªdËTy³Def
 *
htim
);

1469 
HAL_TIM_PWM_Pul£FšishedC®lback
(
TIM_HªdËTy³Def
 *
htim
);

1470 
HAL_TIM_Trigg”C®lback
(
TIM_HªdËTy³Def
 *
htim
);

1471 
HAL_TIM_E¼ÜC®lback
(
TIM_HªdËTy³Def
 *
htim
);

1481 
HAL_TIM_S‹Ty³Def
 
HAL_TIM_Ba£_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
);

1482 
HAL_TIM_S‹Ty³Def
 
HAL_TIM_OC_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
);

1483 
HAL_TIM_S‹Ty³Def
 
HAL_TIM_PWM_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
);

1484 
HAL_TIM_S‹Ty³Def
 
HAL_TIM_IC_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
);

1485 
HAL_TIM_S‹Ty³Def
 
HAL_TIM_OÃPul£_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
);

1486 
HAL_TIM_S‹Ty³Def
 
HAL_TIM_Encod”_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
);

1504 
	#IS_TIM_COUNTER_MODE
(
MODE
è(((MODEè=ð
TIM_COUNTERMODE_UP
è|| \

	)

1505 ((
MODE
è=ð
TIM_COUNTERMODE_DOWN
) || \

1506 ((
MODE
è=ð
TIM_COUNTERMODE_CENTERALIGNED1
) || \

1507 ((
MODE
è=ð
TIM_COUNTERMODE_CENTERALIGNED2
) || \

1508 ((
MODE
è=ð
TIM_COUNTERMODE_CENTERALIGNED3
))

1510 
	#IS_TIM_CLOCKDIVISION_DIV
(
DIV
è(((DIVè=ð
TIM_CLOCKDIVISION_DIV1
è|| \

	)

1511 ((
DIV
è=ð
TIM_CLOCKDIVISION_DIV2
) || \

1512 ((
DIV
è=ð
TIM_CLOCKDIVISION_DIV4
))

1514 
	#IS_TIM_PWM_MODE
(
MODE
è(((MODEè=ð
TIM_OCMODE_PWM1
è|| \

	)

1515 ((
MODE
è=ð
TIM_OCMODE_PWM2
))

1517 
	#IS_TIM_OC_MODE
(
MODE
è(((MODEè=ð
TIM_OCMODE_TIMING
è|| \

	)

1518 ((
MODE
è=ð
TIM_OCMODE_ACTIVE
) || \

1519 ((
MODE
è=ð
TIM_OCMODE_INACTIVE
) || \

1520 ((
MODE
è=ð
TIM_OCMODE_TOGGLE
) || \

1521 ((
MODE
è=ð
TIM_OCMODE_FORCED_ACTIVE
) || \

1522 ((
MODE
è=ð
TIM_OCMODE_FORCED_INACTIVE
))

1524 
	#IS_TIM_FAST_STATE
(
STATE
è(((STATEè=ð
TIM_OCFAST_DISABLE
è|| \

	)

1525 ((
STATE
è=ð
TIM_OCFAST_ENABLE
))

1527 
	#IS_TIM_OC_POLARITY
(
POLARITY
è(((POLARITYè=ð
TIM_OCPOLARITY_HIGH
è|| \

	)

1528 ((
POLARITY
è=ð
TIM_OCPOLARITY_LOW
))

1530 
	#IS_TIM_OCN_POLARITY
(
POLARITY
è(((POLARITYè=ð
TIM_OCNPOLARITY_HIGH
è|| \

	)

1531 ((
POLARITY
è=ð
TIM_OCNPOLARITY_LOW
))

1533 
	#IS_TIM_OCIDLE_STATE
(
STATE
è(((STATEè=ð
TIM_OCIDLESTATE_SET
è|| \

	)

1534 ((
STATE
è=ð
TIM_OCIDLESTATE_RESET
))

1536 
	#IS_TIM_OCNIDLE_STATE
(
STATE
è(((STATEè=ð
TIM_OCNIDLESTATE_SET
è|| \

	)

1537 ((
STATE
è=ð
TIM_OCNIDLESTATE_RESET
))

1539 
	#IS_TIM_CHANNELS
(
CHANNEL
è(((CHANNELè=ð
TIM_CHANNEL_1
è|| \

	)

1540 ((
CHANNEL
è=ð
TIM_CHANNEL_2
) || \

1541 ((
CHANNEL
è=ð
TIM_CHANNEL_3
) || \

1542 ((
CHANNEL
è=ð
TIM_CHANNEL_4
) || \

1543 ((
CHANNEL
è=ð
TIM_CHANNEL_ALL
))

1545 
	#IS_TIM_OPM_CHANNELS
(
CHANNEL
è(((CHANNELè=ð
TIM_CHANNEL_1
è|| \

	)

1546 ((
CHANNEL
è=ð
TIM_CHANNEL_2
))

1548 
	#IS_TIM_COMPLEMENTARY_CHANNELS
(
CHANNEL
è(((CHANNELè=ð
TIM_CHANNEL_1
è|| \

	)

1549 ((
CHANNEL
è=ð
TIM_CHANNEL_2
) || \

1550 ((
CHANNEL
è=ð
TIM_CHANNEL_3
))

1552 
	#IS_TIM_IC_POLARITY
(
POLARITY
è(((POLARITYè=ð
TIM_ICPOLARITY_RISING
è|| \

	)

1553 ((
POLARITY
è=ð
TIM_ICPOLARITY_FALLING
) || \

1554 ((
POLARITY
è=ð
TIM_ICPOLARITY_BOTHEDGE
))

1556 
	#IS_TIM_IC_SELECTION
(
SELECTION
è(((SELECTIONè=ð
TIM_ICSELECTION_DIRECTTI
è|| \

	)

1557 ((
SELECTION
è=ð
TIM_ICSELECTION_INDIRECTTI
) || \

1558 ((
SELECTION
è=ð
TIM_ICSELECTION_TRC
))

1560 
	#IS_TIM_IC_PRESCALER
(
PRESCALER
è(((PRESCALERè=ð
TIM_ICPSC_DIV1
è|| \

	)

1561 ((
PRESCALER
è=ð
TIM_ICPSC_DIV2
) || \

1562 ((
PRESCALER
è=ð
TIM_ICPSC_DIV4
) || \

1563 ((
PRESCALER
è=ð
TIM_ICPSC_DIV8
))

1565 
	#IS_TIM_OPM_MODE
(
MODE
è(((MODEè=ð
TIM_OPMODE_SINGLE
è|| \

	)

1566 ((
MODE
è=ð
TIM_OPMODE_REPETITIVE
))

1568 
	#IS_TIM_DMA_SOURCE
(
SOURCE
è((((SOURCEè& 0xFFFF80FFUè=ð0x00000000Uè&& ((SOURCEè!ð0x00000000U))

	)

1570 
	#IS_TIM_ENCODER_MODE
(
MODE
è(((MODEè=ð
TIM_ENCODERMODE_TI1
è|| \

	)

1571 ((
MODE
è=ð
TIM_ENCODERMODE_TI2
) || \

1572 ((
MODE
è=ð
TIM_ENCODERMODE_TI12
))

1574 
	#IS_TIM_EVENT_SOURCE
(
SOURCE
è((((SOURCEè& 0xFFFFFF00Uè=ð0x00000000Uè&& ((SOURCEè!ð0x00000000U))

	)

1576 
	#IS_TIM_CLOCKSOURCE
(
CLOCK
è(((CLOCKè=ð
TIM_CLOCKSOURCE_INTERNAL
è|| \

	)

1577 ((
CLOCK
è=ð
TIM_CLOCKSOURCE_ETRMODE2
) || \

1578 ((
CLOCK
è=ð
TIM_CLOCKSOURCE_ITR0
) || \

1579 ((
CLOCK
è=ð
TIM_CLOCKSOURCE_ITR1
) || \

1580 ((
CLOCK
è=ð
TIM_CLOCKSOURCE_ITR2
) || \

1581 ((
CLOCK
è=ð
TIM_CLOCKSOURCE_ITR3
) || \

1582 ((
CLOCK
è=ð
TIM_CLOCKSOURCE_TI1ED
) || \

1583 ((
CLOCK
è=ð
TIM_CLOCKSOURCE_TI1
) || \

1584 ((
CLOCK
è=ð
TIM_CLOCKSOURCE_TI2
) || \

1585 ((
CLOCK
è=ð
TIM_CLOCKSOURCE_ETRMODE1
))

1587 
	#IS_TIM_CLOCKPOLARITY
(
POLARITY
è(((POLARITYè=ð
TIM_CLOCKPOLARITY_INVERTED
è|| \

	)

1588 ((
POLARITY
è=ð
TIM_CLOCKPOLARITY_NONINVERTED
) || \

1589 ((
POLARITY
è=ð
TIM_CLOCKPOLARITY_RISING
) || \

1590 ((
POLARITY
è=ð
TIM_CLOCKPOLARITY_FALLING
) || \

1591 ((
POLARITY
è=ð
TIM_CLOCKPOLARITY_BOTHEDGE
))

1593 
	#IS_TIM_CLOCKPRESCALER
(
PRESCALER
è(((PRESCALERè=ð
TIM_CLOCKPRESCALER_DIV1
è|| \

	)

1594 ((
PRESCALER
è=ð
TIM_CLOCKPRESCALER_DIV2
) || \

1595 ((
PRESCALER
è=ð
TIM_CLOCKPRESCALER_DIV4
) || \

1596 ((
PRESCALER
è=ð
TIM_CLOCKPRESCALER_DIV8
))

1598 
	#IS_TIM_CLOCKFILTER
(
ICFILTER
è((ICFILTERè<ð0x0FU)

	)

1600 
	#IS_TIM_CLEARINPUT_SOURCE
(
SOURCE
è(((SOURCEè=ð
TIM_CLEARINPUTSOURCE_NONE
è|| \

	)

1601 ((
SOURCE
è=ð
TIM_CLEARINPUTSOURCE_ETR
))

1603 
	#IS_TIM_CLEARINPUT_POLARITY
(
POLARITY
è(((POLARITYè=ð
TIM_CLEARINPUTPOLARITY_INVERTED
è|| \

	)

1604 ((
POLARITY
è=ð
TIM_CLEARINPUTPOLARITY_NONINVERTED
))

1606 
	#IS_TIM_CLEARINPUT_PRESCALER
(
PRESCALER
è(((PRESCALERè=ð
TIM_CLEARINPUTPRESCALER_DIV1
è|| \

	)

1607 ((
PRESCALER
è=ð
TIM_CLEARINPUTPRESCALER_DIV2
) || \

1608 ((
PRESCALER
è=ð
TIM_CLEARINPUTPRESCALER_DIV4
) || \

1609 ((
PRESCALER
è=ð
TIM_CLEARINPUTPRESCALER_DIV8
))

1611 
	#IS_TIM_CLEARINPUT_FILTER
(
ICFILTER
è((ICFILTERè<ð0x0FU)

	)

1613 
	#IS_TIM_OSSR_STATE
(
STATE
è(((STATEè=ð
TIM_OSSR_ENABLE
è|| \

	)

1614 ((
STATE
è=ð
TIM_OSSR_DISABLE
))

1616 
	#IS_TIM_OSSI_STATE
(
STATE
è(((STATEè=ð
TIM_OSSI_ENABLE
è|| \

	)

1617 ((
STATE
è=ð
TIM_OSSI_DISABLE
))

1619 
	#IS_TIM_LOCK_LEVEL
(
LEVEL
è(((LEVELè=ð
TIM_LOCKLEVEL_OFF
è|| \

	)

1620 ((
LEVEL
è=ð
TIM_LOCKLEVEL_1
) || \

1621 ((
LEVEL
è=ð
TIM_LOCKLEVEL_2
) || \

1622 ((
LEVEL
è=ð
TIM_LOCKLEVEL_3
))

1624 
	#IS_TIM_BREAK_STATE
(
STATE
è(((STATEè=ð
TIM_BREAK_ENABLE
è|| \

	)

1625 ((
STATE
è=ð
TIM_BREAK_DISABLE
))

1627 
	#IS_TIM_BREAK_POLARITY
(
POLARITY
è(((POLARITYè=ð
TIM_BREAKPOLARITY_LOW
è|| \

	)

1628 ((
POLARITY
è=ð
TIM_BREAKPOLARITY_HIGH
))

1630 
	#IS_TIM_AUTOMATIC_OUTPUT_STATE
(
STATE
è(((STATEè=ð
TIM_AUTOMATICOUTPUT_ENABLE
è|| \

	)

1631 ((
STATE
è=ð
TIM_AUTOMATICOUTPUT_DISABLE
))

1633 
	#IS_TIM_TRGO_SOURCE
(
SOURCE
è(((SOURCEè=ð
TIM_TRGO_RESET
è|| \

	)

1634 ((
SOURCE
è=ð
TIM_TRGO_ENABLE
) || \

1635 ((
SOURCE
è=ð
TIM_TRGO_UPDATE
) || \

1636 ((
SOURCE
è=ð
TIM_TRGO_OC1
) || \

1637 ((
SOURCE
è=ð
TIM_TRGO_OC1REF
) || \

1638 ((
SOURCE
è=ð
TIM_TRGO_OC2REF
) || \

1639 ((
SOURCE
è=ð
TIM_TRGO_OC3REF
) || \

1640 ((
SOURCE
è=ð
TIM_TRGO_OC4REF
))

1642 
	#IS_TIM_SLAVE_MODE
(
MODE
è(((MODEè=ð
TIM_SLAVEMODE_DISABLE
è|| \

	)

1643 ((
MODE
è=ð
TIM_SLAVEMODE_GATED
) || \

1644 ((
MODE
è=ð
TIM_SLAVEMODE_RESET
) || \

1645 ((
MODE
è=ð
TIM_SLAVEMODE_TRIGGER
) || \

1646 ((
MODE
è=ð
TIM_SLAVEMODE_EXTERNAL1
))

1648 
	#IS_TIM_MSM_STATE
(
STATE
è(((STATEè=ð
TIM_MASTERSLAVEMODE_ENABLE
è|| \

	)

1649 ((
STATE
è=ð
TIM_MASTERSLAVEMODE_DISABLE
))

1651 
	#IS_TIM_TRIGGER_SELECTION
(
SELECTION
è(((SELECTIONè=ð
TIM_TS_ITR0
è|| \

	)

1652 ((
SELECTION
è=ð
TIM_TS_ITR1
) || \

1653 ((
SELECTION
è=ð
TIM_TS_ITR2
) || \

1654 ((
SELECTION
è=ð
TIM_TS_ITR3
) || \

1655 ((
SELECTION
è=ð
TIM_TS_TI1F_ED
) || \

1656 ((
SELECTION
è=ð
TIM_TS_TI1FP1
) || \

1657 ((
SELECTION
è=ð
TIM_TS_TI2FP2
) || \

1658 ((
SELECTION
è=ð
TIM_TS_ETRF
))

1660 
	#IS_TIM_INTERNAL_TRIGGEREVENT_SELECTION
(
SELECTION
è(((SELECTIONè=ð
TIM_TS_ITR0
è|| \

	)

1661 ((
SELECTION
è=ð
TIM_TS_ITR1
) || \

1662 ((
SELECTION
è=ð
TIM_TS_ITR2
) || \

1663 ((
SELECTION
è=ð
TIM_TS_ITR3
) || \

1664 ((
SELECTION
è=ð
TIM_TS_NONE
))

1666 
	#IS_TIM_TRIGGERPOLARITY
(
POLARITY
è(((POLARITYè=ð
TIM_TRIGGERPOLARITY_INVERTED
 ) || \

	)

1667 ((
POLARITY
è=ð
TIM_TRIGGERPOLARITY_NONINVERTED
) || \

1668 ((
POLARITY
è=ð
TIM_TRIGGERPOLARITY_RISING
 ) || \

1669 ((
POLARITY
è=ð
TIM_TRIGGERPOLARITY_FALLING
 ) || \

1670 ((
POLARITY
è=ð
TIM_TRIGGERPOLARITY_BOTHEDGE
 ))

1672 
	#IS_TIM_TRIGGERPRESCALER
(
PRESCALER
è(((PRESCALERè=ð
TIM_TRIGGERPRESCALER_DIV1
è|| \

	)

1673 ((
PRESCALER
è=ð
TIM_TRIGGERPRESCALER_DIV2
) || \

1674 ((
PRESCALER
è=ð
TIM_TRIGGERPRESCALER_DIV4
) || \

1675 ((
PRESCALER
è=ð
TIM_TRIGGERPRESCALER_DIV8
))

1677 
	#IS_TIM_TRIGGERFILTER
(
ICFILTER
è((ICFILTERè<ð0x0FU)

	)

1679 
	#IS_TIM_TI1SELECTION
(
TI1SELECTION
è(((TI1SELECTIONè=ð
TIM_TI1SELECTION_CH1
è|| \

	)

1680 ((
TI1SELECTION
è=ð
TIM_TI1SELECTION_XORCOMBINATION
))

1682 
	#IS_TIM_DMA_BASE
(
BASE
è(((BASEè=ð
TIM_DMABASE_CR1
è|| \

	)

1683 ((
BASE
è=ð
TIM_DMABASE_CR2
) || \

1684 ((
BASE
è=ð
TIM_DMABASE_SMCR
) || \

1685 ((
BASE
è=ð
TIM_DMABASE_DIER
) || \

1686 ((
BASE
è=ð
TIM_DMABASE_SR
) || \

1687 ((
BASE
è=ð
TIM_DMABASE_EGR
) || \

1688 ((
BASE
è=ð
TIM_DMABASE_CCMR1
) || \

1689 ((
BASE
è=ð
TIM_DMABASE_CCMR2
) || \

1690 ((
BASE
è=ð
TIM_DMABASE_CCER
) || \

1691 ((
BASE
è=ð
TIM_DMABASE_CNT
) || \

1692 ((
BASE
è=ð
TIM_DMABASE_PSC
) || \

1693 ((
BASE
è=ð
TIM_DMABASE_ARR
) || \

1694 ((
BASE
è=ð
TIM_DMABASE_RCR
) || \

1695 ((
BASE
è=ð
TIM_DMABASE_CCR1
) || \

1696 ((
BASE
è=ð
TIM_DMABASE_CCR2
) || \

1697 ((
BASE
è=ð
TIM_DMABASE_CCR3
) || \

1698 ((
BASE
è=ð
TIM_DMABASE_CCR4
) || \

1699 ((
BASE
è=ð
TIM_DMABASE_BDTR
) || \

1700 ((
BASE
è=ð
TIM_DMABASE_DCR
) || \

1701 ((
BASE
è=ð
TIM_DMABASE_OR
))

1703 
	#IS_TIM_DMA_LENGTH
(
LENGTH
è(((LENGTHè=ð
TIM_DMABURSTLENGTH_1TRANSFER
è|| \

	)

1704 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_2TRANSFERS
) || \

1705 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_3TRANSFERS
) || \

1706 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_4TRANSFERS
) || \

1707 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_5TRANSFERS
) || \

1708 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_6TRANSFERS
) || \

1709 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_7TRANSFERS
) || \

1710 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_8TRANSFERS
) || \

1711 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_9TRANSFERS
) || \

1712 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_10TRANSFERS
) || \

1713 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_11TRANSFERS
) || \

1714 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_12TRANSFERS
) || \

1715 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_13TRANSFERS
) || \

1716 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_14TRANSFERS
) || \

1717 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_15TRANSFERS
) || \

1718 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_16TRANSFERS
) || \

1719 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_17TRANSFERS
) || \

1720 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_18TRANSFERS
))

1722 
	#IS_TIM_IC_FILTER
(
ICFILTER
è((ICFILTERè<ð0x0FU)

	)

1732 
	#TIM_CCER_CCxE_MASK
 ((
ušt32_t
)(
TIM_CCER_CC1E
 | 
TIM_CCER_CC2E
 | 
TIM_CCER_CC3E
 | 
TIM_CCER_CC4E
))

	)

1733 
	#TIM_CCER_CCxNE_MASK
 ((
ušt32_t
)(
TIM_CCER_CC1NE
 | 
TIM_CCER_CC2NE
 | 
TIM_CCER_CC3NE
))

	)

1746 
TIM_Ba£_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
TIM_Ba£_In™Ty³Def
 *
SŒuùu»
);

1747 
TIM_TI1_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICS–eùiÚ
, ušt32_ˆ
TIM_ICFž‹r
);

1748 
TIM_OC2_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
TIM_OC_In™Ty³Def
 *
OC_CÚfig
);

1749 
TIM_DMAD–ayPul£C¶t
(
DMA_HªdËTy³Def
 *
hdma
);

1750 
TIM_DMAE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
);

1751 
TIM_DMAC­tu»C¶t
(
DMA_HªdËTy³Def
 *
hdma
);

1752 
TIM_CCxChªÃlCmd
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ
ChªÃlS‹
);

1765 #ifdeà
__ýlu¥lus


	@Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h

37 #iâdeà
__STM32F4xx_HAL_TIM_EX_H


38 
	#__STM32F4xx_HAL_TIM_EX_H


	)

40 #ifdeà
__ýlu¥lus


45 
	~"¡m32f4xx_h®_def.h
"

67 
ušt32_t
 
IC1PÞ¬™y
;

70 
ušt32_t
 
IC1P»sÿËr
;

73 
ušt32_t
 
IC1Fž‹r
;

76 
ušt32_t
 
CommutiÚ_D–ay
;

78 } 
	tTIM_H®lS’sÜ_In™Ty³Def
;

84 
ušt32_t
 
Ma¡”OuutTrigg”
;

87 
ušt32_t
 
Ma¡”SÏveMode
;

89 }
	tTIM_Ma¡”CÚfigTy³Def
;

96 
ušt32_t
 
OffS‹RunMode
;

98 
ušt32_t
 
OffS‹IDLEMode
;

100 
ušt32_t
 
LockLev–
;

102 
ušt32_t
 
D—dTime
;

104 
ušt32_t
 
B»akS‹
;

106 
ušt32_t
 
B»akPÞ¬™y
;

108 
ušt32_t
 
Autom©icOuut
;

110 }
	tTIM_B»akD—dTimeCÚfigTy³Def
;

123 
	#TIM_TIM2_TIM8_TRGO
 0x00000000U

	)

124 
	#TIM_TIM2_ETH_PTP
 0x00000400U

	)

125 
	#TIM_TIM2_USBFS_SOF
 0x00000800U

	)

126 
	#TIM_TIM2_USBHS_SOF
 0x00000C00U

	)

127 
	#TIM_TIM5_GPIO
 0x00000000U

	)

128 
	#TIM_TIM5_LSI
 0x00000040U

	)

129 
	#TIM_TIM5_LSE
 0x00000080U

	)

130 
	#TIM_TIM5_RTC
 0x000000C0U

	)

131 
	#TIM_TIM11_GPIO
 0x00000000U

	)

132 
	#TIM_TIM11_HSE
 0x00000002U

	)

134 #ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

135 
	#TIM_TIM9_TIM3_TRGO
 0x10000000U

	)

136 
	#TIM_TIM9_LPTIM
 0x10000010U

	)

137 
	#TIM_TIM5_TIM3_TRGO
 0x10000000U

	)

138 
	#TIM_TIM5_LPTIM
 0x10000008U

	)

139 
	#TIM_TIM1_TIM3_TRGO
 0x10000000U

	)

140 
	#TIM_TIM1_LPTIM
 0x10000004U

	)

143 #ià
defšed
 (
STM32F446xx
)

144 
	#TIM_TIM11_SPDIFRX
 0x00000001U

	)

150 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

154 
	#TIM_SYSTEMBREAKINPUT_HARDFAULT
 0x00000001U

	)

155 
	#TIM_SYSTEMBREAKINPUT_PVD
 0x00000004U

	)

156 
	#TIM_SYSTEMBREAKINPUT_HARDFAULT_PVD
 0x00000005U

	)

175 
HAL_StusTy³Def
 
HAL_TIMEx_H®lS’sÜ_In™
(
TIM_HªdËTy³Def
* 
htim
, 
TIM_H®lS’sÜ_In™Ty³Def
* 
sCÚfig
);

176 
HAL_StusTy³Def
 
HAL_TIMEx_H®lS’sÜ_DeIn™
(
TIM_HªdËTy³Def
* 
htim
);

178 
HAL_TIMEx_H®lS’sÜ_M¥In™
(
TIM_HªdËTy³Def
* 
htim
);

179 
HAL_TIMEx_H®lS’sÜ_M¥DeIn™
(
TIM_HªdËTy³Def
* 
htim
);

182 
HAL_StusTy³Def
 
HAL_TIMEx_H®lS’sÜ_S¹
(
TIM_HªdËTy³Def
* 
htim
);

183 
HAL_StusTy³Def
 
HAL_TIMEx_H®lS’sÜ_StÝ
(
TIM_HªdËTy³Def
* 
htim
);

185 
HAL_StusTy³Def
 
HAL_TIMEx_H®lS’sÜ_S¹_IT
(
TIM_HªdËTy³Def
* 
htim
);

186 
HAL_StusTy³Def
 
HAL_TIMEx_H®lS’sÜ_StÝ_IT
(
TIM_HªdËTy³Def
* 
htim
);

188 
HAL_StusTy³Def
 
HAL_TIMEx_H®lS’sÜ_S¹_DMA
(
TIM_HªdËTy³Def
* 
htim
, 
ušt32_t
 *
pD©a
, 
ušt16_t
 
L’gth
);

189 
HAL_StusTy³Def
 
HAL_TIMEx_H®lS’sÜ_StÝ_DMA
(
TIM_HªdËTy³Def
* 
htim
);

199 
HAL_StusTy³Def
 
HAL_TIMEx_OCN_S¹
(
TIM_HªdËTy³Def
* 
htim
, 
ušt32_t
 
ChªÃl
);

200 
HAL_StusTy³Def
 
HAL_TIMEx_OCN_StÝ
(
TIM_HªdËTy³Def
* 
htim
, 
ušt32_t
 
ChªÃl
);

203 
HAL_StusTy³Def
 
HAL_TIMEx_OCN_S¹_IT
(
TIM_HªdËTy³Def
* 
htim
, 
ušt32_t
 
ChªÃl
);

204 
HAL_StusTy³Def
 
HAL_TIMEx_OCN_StÝ_IT
(
TIM_HªdËTy³Def
* 
htim
, 
ušt32_t
 
ChªÃl
);

207 
HAL_StusTy³Def
 
HAL_TIMEx_OCN_S¹_DMA
(
TIM_HªdËTy³Def
* 
htim
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ*
pD©a
, 
ušt16_t
 
L’gth
);

208 
HAL_StusTy³Def
 
HAL_TIMEx_OCN_StÝ_DMA
(
TIM_HªdËTy³Def
* 
htim
, 
ušt32_t
 
ChªÃl
);

218 
HAL_StusTy³Def
 
HAL_TIMEx_PWMN_S¹
(
TIM_HªdËTy³Def
* 
htim
, 
ušt32_t
 
ChªÃl
);

219 
HAL_StusTy³Def
 
HAL_TIMEx_PWMN_StÝ
(
TIM_HªdËTy³Def
* 
htim
, 
ušt32_t
 
ChªÃl
);

222 
HAL_StusTy³Def
 
HAL_TIMEx_PWMN_S¹_IT
(
TIM_HªdËTy³Def
* 
htim
, 
ušt32_t
 
ChªÃl
);

223 
HAL_StusTy³Def
 
HAL_TIMEx_PWMN_StÝ_IT
(
TIM_HªdËTy³Def
* 
htim
, 
ušt32_t
 
ChªÃl
);

225 
HAL_StusTy³Def
 
HAL_TIMEx_PWMN_S¹_DMA
(
TIM_HªdËTy³Def
* 
htim
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ*
pD©a
, 
ušt16_t
 
L’gth
);

226 
HAL_StusTy³Def
 
HAL_TIMEx_PWMN_StÝ_DMA
(
TIM_HªdËTy³Def
* 
htim
, 
ušt32_t
 
ChªÃl
);

236 
HAL_StusTy³Def
 
HAL_TIMEx_OÃPul£N_S¹
(
TIM_HªdËTy³Def
* 
htim
, 
ušt32_t
 
OuutChªÃl
);

237 
HAL_StusTy³Def
 
HAL_TIMEx_OÃPul£N_StÝ
(
TIM_HªdËTy³Def
* 
htim
, 
ušt32_t
 
OuutChªÃl
);

240 
HAL_StusTy³Def
 
HAL_TIMEx_OÃPul£N_S¹_IT
(
TIM_HªdËTy³Def
* 
htim
, 
ušt32_t
 
OuutChªÃl
);

241 
HAL_StusTy³Def
 
HAL_TIMEx_OÃPul£N_StÝ_IT
(
TIM_HªdËTy³Def
* 
htim
, 
ušt32_t
 
OuutChªÃl
);

250 
HAL_StusTy³Def
 
HAL_TIMEx_CÚfigCommutiÚEv’t
(
TIM_HªdËTy³Def
* 
htim
, 
ušt32_t
 
IÅutTrigg”
, ušt32_ˆ
CommutiÚSourû
);

251 
HAL_StusTy³Def
 
HAL_TIMEx_CÚfigCommutiÚEv’t_IT
(
TIM_HªdËTy³Def
* 
htim
, 
ušt32_t
 
IÅutTrigg”
, ušt32_ˆ
CommutiÚSourû
);

252 
HAL_StusTy³Def
 
HAL_TIMEx_CÚfigCommutiÚEv’t_DMA
(
TIM_HªdËTy³Def
* 
htim
, 
ušt32_t
 
IÅutTrigg”
, ušt32_ˆ
CommutiÚSourû
);

253 
HAL_StusTy³Def
 
HAL_TIMEx_Ma¡”CÚfigSynchrÚiz©iÚ
(
TIM_HªdËTy³Def
* 
htim
, 
TIM_Ma¡”CÚfigTy³Def
 * 
sMa¡”CÚfig
);

254 
HAL_StusTy³Def
 
HAL_TIMEx_CÚfigB»akD—dTime
(
TIM_HªdËTy³Def
* 
htim
, 
TIM_B»akD—dTimeCÚfigTy³Def
 *
sB»akD—dTimeCÚfig
);

255 
HAL_StusTy³Def
 
HAL_TIMEx_Rem­CÚfig
(
TIM_HªdËTy³Def
* 
htim
, 
ušt32_t
 
Rem­
);

264 
HAL_TIMEx_CommutiÚC®lback
(
TIM_HªdËTy³Def
* 
htim
);

265 
HAL_TIMEx_B»akC®lback
(
TIM_HªdËTy³Def
* 
htim
);

266 
TIMEx_DMACommutiÚC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

275 
HAL_TIM_S‹Ty³Def
 
HAL_TIMEx_H®lS’sÜ_G‘S‹
(
TIM_HªdËTy³Def
* 
htim
);

291 #ià
defšed
 (
STM32F446xx
)

292 
	#IS_TIM_REMAP
(
TIM_REMAP
è(((TIM_REMAPè=ð
TIM_TIM2_TIM8_TRGO
)||\

	)

293 ((
TIM_REMAP
è=ð
TIM_TIM2_ETH_PTP
)||\

294 ((
TIM_REMAP
è=ð
TIM_TIM2_USBFS_SOF
)||\

295 ((
TIM_REMAP
è=ð
TIM_TIM2_USBHS_SOF
)||\

296 ((
TIM_REMAP
è=ð
TIM_TIM5_GPIO
)||\

297 ((
TIM_REMAP
è=ð
TIM_TIM5_LSI
)||\

298 ((
TIM_REMAP
è=ð
TIM_TIM5_LSE
)||\

299 ((
TIM_REMAP
è=ð
TIM_TIM5_RTC
)||\

300 ((
TIM_REMAP
è=ð
TIM_TIM11_GPIO
)||\

301 ((
TIM_REMAP
è=ð
TIM_TIM11_SPDIFRX
)||\

302 ((
TIM_REMAP
è=ð
TIM_TIM11_HSE
))

303 #–ià
defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

304 
	#IS_TIM_REMAP
(
TIM_REMAP
è(((TIM_REMAPè=ð
TIM_TIM2_TIM8_TRGO
)||\

	)

305 ((
TIM_REMAP
è=ð
TIM_TIM2_ETH_PTP
)||\

306 ((
TIM_REMAP
è=ð
TIM_TIM2_USBFS_SOF
)||\

307 ((
TIM_REMAP
è=ð
TIM_TIM2_USBHS_SOF
)||\

308 ((
TIM_REMAP
è=ð
TIM_TIM5_GPIO
)||\

309 ((
TIM_REMAP
è=ð
TIM_TIM5_LSI
)||\

310 ((
TIM_REMAP
è=ð
TIM_TIM5_LSE
)||\

311 ((
TIM_REMAP
è=ð
TIM_TIM5_RTC
)||\

312 ((
TIM_REMAP
è=ð
TIM_TIM11_GPIO
)||\

313 ((
TIM_REMAP
è=ð
TIM_TIM11_HSE
)||\

314 ((
TIM_REMAP
è=ð
TIM_TIM9_TIM3_TRGO
)||\

315 ((
TIM_REMAP
è=ð
TIM_TIM9_LPTIM
)||\

316 ((
TIM_REMAP
è=ð
TIM_TIM5_TIM3_TRGO
)||\

317 ((
TIM_REMAP
è=ð
TIM_TIM5_LPTIM
)||\

318 ((
TIM_REMAP
è=ð
TIM_TIM1_TIM3_TRGO
)||\

319 ((
TIM_REMAP
è=ð
TIM_TIM1_LPTIM
))

321 
	#IS_TIM_REMAP
(
TIM_REMAP
è(((TIM_REMAPè=ð
TIM_TIM2_TIM8_TRGO
)||\

	)

322 ((
TIM_REMAP
è=ð
TIM_TIM2_ETH_PTP
)||\

323 ((
TIM_REMAP
è=ð
TIM_TIM2_USBFS_SOF
)||\

324 ((
TIM_REMAP
è=ð
TIM_TIM2_USBHS_SOF
)||\

325 ((
TIM_REMAP
è=ð
TIM_TIM5_GPIO
)||\

326 ((
TIM_REMAP
è=ð
TIM_TIM5_LSI
)||\

327 ((
TIM_REMAP
è=ð
TIM_TIM5_LSE
)||\

328 ((
TIM_REMAP
è=ð
TIM_TIM5_RTC
)||\

329 ((
TIM_REMAP
è=ð
TIM_TIM11_GPIO
)||\

330 ((
TIM_REMAP
è=ð
TIM_TIM11_HSE
))

333 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

334 
	#IS_TIM_SYSTEMBREAKINPUT
(
BREAKINPUT
è(((BREAKINPUTè=ð
TIM_SYSTEMBREAKINPUT_HARDFAULT
)||\

	)

335 ((
BREAKINPUT
è=ð
TIM_SYSTEMBREAKINPUT_PVD
)||\

336 ((
BREAKINPUT
è=ð
TIM_SYSTEMBREAKINPUT_HARDFAULT_PVD
))

340 
	#IS_TIM_DEADTIME
(
DEADTIME
è((DEADTIMEè<ð0xFFU)

	)

362 #ifdeà
__ýlu¥lus


	@Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h

37 #iâdeà
__STM32F4xx_HAL_UART_H


38 
	#__STM32F4xx_HAL_UART_H


	)

40 #ifdeà
__ýlu¥lus


45 
	~"¡m32f4xx_h®_def.h
"

65 
ušt32_t
 
BaudR©e
;

71 
ušt32_t
 
WÜdL’gth
;

74 
ušt32_t
 
StÝB™s
;

77 
ušt32_t
 
P¬™y
;

84 
ušt32_t
 
Mode
;

87 
ušt32_t
 
HwFlowCŽ
;

91 
ušt32_t
 
Ov”Sam¶šg
;

93 }
	tUART_In™Ty³Def
;

136 
HAL_UART_STATE_RESET
 = 0x00U,

138 
HAL_UART_STATE_READY
 = 0x20U,

140 
HAL_UART_STATE_BUSY
 = 0x24U,

142 
HAL_UART_STATE_BUSY_TX
 = 0x21U,

144 
HAL_UART_STATE_BUSY_RX
 = 0x22U,

146 
HAL_UART_STATE_BUSY_TX_RX
 = 0x23U,

149 
HAL_UART_STATE_TIMEOUT
 = 0xA0U,

151 
HAL_UART_STATE_ERROR
 = 0xE0U

153 }
	tHAL_UART_S‹Ty³Def
;

160 
USART_Ty³Def
 *
In¡ªû
;

162 
UART_In™Ty³Def
 
In™
;

164 
ušt8_t
 *
pTxBuffPŒ
;

166 
ušt16_t
 
TxXãrSize
;

168 
__IO
 
ušt16_t
 
TxXãrCouÁ
;

170 
ušt8_t
 *
pRxBuffPŒ
;

172 
ušt16_t
 
RxXãrSize
;

174 
__IO
 
ušt16_t
 
RxXãrCouÁ
;

176 
DMA_HªdËTy³Def
 *
hdm©x
;

178 
DMA_HªdËTy³Def
 *
hdm¬x
;

180 
HAL_LockTy³Def
 
Lock
;

182 
__IO
 
HAL_UART_S‹Ty³Def
 
gS‹
;

186 
__IO
 
HAL_UART_S‹Ty³Def
 
RxS‹
;

189 
__IO
 
ušt32_t
 
E¼ÜCode
;

191 }
	tUART_HªdËTy³Def
;

205 
	#HAL_UART_ERROR_NONE
 0x00000000U

	)

206 
	#HAL_UART_ERROR_PE
 0x00000001U

	)

207 
	#HAL_UART_ERROR_NE
 0x00000002U

	)

208 
	#HAL_UART_ERROR_FE
 0x00000004U

	)

209 
	#HAL_UART_ERROR_ORE
 0x00000008U

	)

210 
	#HAL_UART_ERROR_DMA
 0x00000010U

	)

218 
	#UART_WORDLENGTH_8B
 0x00000000U

	)

219 
	#UART_WORDLENGTH_9B
 ((
ušt32_t
)
USART_CR1_M
)

	)

227 
	#UART_STOPBITS_1
 0x00000000U

	)

228 
	#UART_STOPBITS_2
 ((
ušt32_t
)
USART_CR2_STOP_1
)

	)

236 
	#UART_PARITY_NONE
 0x00000000U

	)

237 
	#UART_PARITY_EVEN
 ((
ušt32_t
)
USART_CR1_PCE
)

	)

238 
	#UART_PARITY_ODD
 ((
ušt32_t
)(
USART_CR1_PCE
 | 
USART_CR1_PS
))

	)

246 
	#UART_HWCONTROL_NONE
 0x00000000U

	)

247 
	#UART_HWCONTROL_RTS
 ((
ušt32_t
)
USART_CR3_RTSE
)

	)

248 
	#UART_HWCONTROL_CTS
 ((
ušt32_t
)
USART_CR3_CTSE
)

	)

249 
	#UART_HWCONTROL_RTS_CTS
 ((
ušt32_t
)(
USART_CR3_RTSE
 | 
USART_CR3_CTSE
))

	)

257 
	#UART_MODE_RX
 ((
ušt32_t
)
USART_CR1_RE
)

	)

258 
	#UART_MODE_TX
 ((
ušt32_t
)
USART_CR1_TE
)

	)

259 
	#UART_MODE_TX_RX
 ((
ušt32_t
)(
USART_CR1_TE
 |
USART_CR1_RE
))

	)

267 
	#UART_STATE_DISABLE
 0x00000000U

	)

268 
	#UART_STATE_ENABLE
 ((
ušt32_t
)
USART_CR1_UE
)

	)

276 
	#UART_OVERSAMPLING_16
 0x00000000U

	)

277 
	#UART_OVERSAMPLING_8
 ((
ušt32_t
)
USART_CR1_OVER8
)

	)

285 
	#UART_LINBREAKDETECTLENGTH_10B
 0x00000000U

	)

286 
	#UART_LINBREAKDETECTLENGTH_11B
 0x00000020U

	)

294 
	#UART_WAKEUPMETHOD_IDLELINE
 0x00000000U

	)

295 
	#UART_WAKEUPMETHOD_ADDRESSMARK
 0x00000800U

	)

305 
	#UART_FLAG_CTS
 ((
ušt32_t
)
USART_SR_CTS
)

	)

306 
	#UART_FLAG_LBD
 ((
ušt32_t
)
USART_SR_LBD
)

	)

307 
	#UART_FLAG_TXE
 ((
ušt32_t
)
USART_SR_TXE
)

	)

308 
	#UART_FLAG_TC
 ((
ušt32_t
)
USART_SR_TC
)

	)

309 
	#UART_FLAG_RXNE
 ((
ušt32_t
)
USART_SR_RXNE
)

	)

310 
	#UART_FLAG_IDLE
 ((
ušt32_t
)
USART_SR_IDLE
)

	)

311 
	#UART_FLAG_ORE
 ((
ušt32_t
)
USART_SR_ORE
)

	)

312 
	#UART_FLAG_NE
 ((
ušt32_t
)
USART_SR_NE
)

	)

313 
	#UART_FLAG_FE
 ((
ušt32_t
)
USART_SR_FE
)

	)

314 
	#UART_FLAG_PE
 ((
ušt32_t
)
USART_SR_PE
)

	)

330 
	#UART_IT_PE
 ((
ušt32_t
)(
UART_CR1_REG_INDEX
 << 28U | 
USART_CR1_PEIE
))

	)

331 
	#UART_IT_TXE
 ((
ušt32_t
)(
UART_CR1_REG_INDEX
 << 28U | 
USART_CR1_TXEIE
))

	)

332 
	#UART_IT_TC
 ((
ušt32_t
)(
UART_CR1_REG_INDEX
 << 28U | 
USART_CR1_TCIE
))

	)

333 
	#UART_IT_RXNE
 ((
ušt32_t
)(
UART_CR1_REG_INDEX
 << 28U | 
USART_CR1_RXNEIE
))

	)

334 
	#UART_IT_IDLE
 ((
ušt32_t
)(
UART_CR1_REG_INDEX
 << 28U | 
USART_CR1_IDLEIE
))

	)

336 
	#UART_IT_LBD
 ((
ušt32_t
)(
UART_CR2_REG_INDEX
 << 28U | 
USART_CR2_LBDIE
))

	)

338 
	#UART_IT_CTS
 ((
ušt32_t
)(
UART_CR3_REG_INDEX
 << 28U | 
USART_CR3_CTSIE
))

	)

339 
	#UART_IT_ERR
 ((
ušt32_t
)(
UART_CR3_REG_INDEX
 << 28U | 
USART_CR3_EIE
))

	)

359 
	#__HAL_UART_RESET_HANDLE_STATE
(
__HANDLE__
èdo{ \

	)

360 (
__HANDLE__
)->
gS‹
 = 
HAL_UART_STATE_RESET
; \

361 (
__HANDLE__
)->
RxS‹
 = 
HAL_UART_STATE_RESET
; \

367 
	#__HAL_UART_FLUSH_DRREGISTER
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
DR
)

	)

388 
	#__HAL_UART_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è(((__HANDLE__)->
In¡ªû
->
SR
 & (__FLAG__)è=ð(__FLAG__))

	)

412 
	#__HAL_UART_CLEAR_FLAG
(
__HANDLE__
, 
__FLAG__
è((__HANDLE__)->
In¡ªû
->
SR
 = ~(__FLAG__))

	)

420 
	#__HAL_UART_CLEAR_PEFLAG
(
__HANDLE__
è\

	)

422 
__IO
 
ušt32_t
 
tm´eg
 = 0x00U; \

423 
tm´eg
 = (
__HANDLE__
)->
In¡ªû
->
SR
; \

424 
tm´eg
 = (
__HANDLE__
)->
In¡ªû
->
DR
; \

425 
UNUSED
(
tm´eg
); \

434 
	#__HAL_UART_CLEAR_FEFLAG
(
__HANDLE__
è
	`__HAL_UART_CLEAR_PEFLAG
(__HANDLE__)

	)

442 
	#__HAL_UART_CLEAR_NEFLAG
(
__HANDLE__
è
	`__HAL_UART_CLEAR_PEFLAG
(__HANDLE__)

	)

450 
	#__HAL_UART_CLEAR_OREFLAG
(
__HANDLE__
è
	`__HAL_UART_CLEAR_PEFLAG
(__HANDLE__)

	)

458 
	#__HAL_UART_CLEAR_IDLEFLAG
(
__HANDLE__
è
	`__HAL_UART_CLEAR_PEFLAG
(__HANDLE__)

	)

476 
	#UART_IT_MASK
 0x0000FFFFU

	)

477 
	#__HAL_UART_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((((__INTERRUPT__è>> 28Uè=ð1U)? ((__HANDLE__)->
In¡ªû
->
CR1
 |ð((__INTERRUPT__è& 
UART_IT_MASK
)): \

	)

478 (((
__INTERRUPT__
è>> 28Uè=ð2U)? ((
__HANDLE__
)->
In¡ªû
->
CR2
 |ð((__INTERRUPT__è& 
UART_IT_MASK
)): \

479 ((
__HANDLE__
)->
In¡ªû
->
CR3
 |ð((
__INTERRUPT__
è& 
UART_IT_MASK
)))

496 
	#__HAL_UART_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((((__INTERRUPT__è>> 28Uè=ð1U)? ((__HANDLE__)->
In¡ªû
->
CR1
 &ð~((__INTERRUPT__è& 
UART_IT_MASK
)): \

	)

497 (((
__INTERRUPT__
è>> 28Uè=ð2U)? ((
__HANDLE__
)->
In¡ªû
->
CR2
 &ð~((__INTERRUPT__è& 
UART_IT_MASK
)): \

498 ((
__HANDLE__
)->
In¡ªû
->
CR3
 &ð~ ((
__INTERRUPT__
è& 
UART_IT_MASK
)))

515 
	#__HAL_UART_GET_IT_SOURCE
(
__HANDLE__
, 
__IT__
è(((((__IT__è>> 28Uè=ð1U)? (__HANDLE__)->
In¡ªû
->
CR1
:(((((
ušt32_t
)(__IT__)è>> 28Uè=ð2U)? \

	)

516 (
__HANDLE__
)->
In¡ªû
->
CR2
 : (__HANDLE__)->In¡ªû->
CR3
)è& (((
ušt32_t
)(
__IT__
)è& 
UART_IT_MASK
))

531 
	#__HAL_UART_HWCONTROL_CTS_ENABLE
(
__HANDLE__
è\

	)

533 
SET_BIT
((
__HANDLE__
)->
In¡ªû
->
CR3
, 
USART_CR3_CTSE
); \

534 (
__HANDLE__
)->
In™
.
HwFlowCŽ
 |ð
USART_CR3_CTSE
; \

550 
	#__HAL_UART_HWCONTROL_CTS_DISABLE
(
__HANDLE__
è\

	)

552 
CLEAR_BIT
((
__HANDLE__
)->
In¡ªû
->
CR3
, 
USART_CR3_CTSE
); \

553 (
__HANDLE__
)->
In™
.
HwFlowCŽ
 &ð~(
USART_CR3_CTSE
); \

569 
	#__HAL_UART_HWCONTROL_RTS_ENABLE
(
__HANDLE__
è\

	)

571 
SET_BIT
((
__HANDLE__
)->
In¡ªû
->
CR3
, 
USART_CR3_RTSE
); \

572 (
__HANDLE__
)->
In™
.
HwFlowCŽ
 |ð
USART_CR3_RTSE
; \

588 
	#__HAL_UART_HWCONTROL_RTS_DISABLE
(
__HANDLE__
è\

	)

590 
CLEAR_BIT
((
__HANDLE__
)->
In¡ªû
->
CR3
, 
USART_CR3_RTSE
);\

591 (
__HANDLE__
)->
In™
.
HwFlowCŽ
 &ð~(
USART_CR3_RTSE
); \

598 
	#__HAL_UART_ONE_BIT_SAMPLE_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR3
|ð
USART_CR3_ONEBIT
)

	)

604 
	#__HAL_UART_ONE_BIT_SAMPLE_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR3
 &ð(
ušt16_t
)~((ušt16_t)
USART_CR3_ONEBIT
))

	)

610 
	#__HAL_UART_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR1
 |ð
USART_CR1_UE
)

	)

616 
	#__HAL_UART_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR1
 &ð~
USART_CR1_UE
)

	)

630 
HAL_StusTy³Def
 
HAL_UART_In™
(
UART_HªdËTy³Def
 *
hu¬t
);

631 
HAL_StusTy³Def
 
HAL_H®fDu¶ex_In™
(
UART_HªdËTy³Def
 *
hu¬t
);

632 
HAL_StusTy³Def
 
HAL_LIN_In™
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt32_t
 
B»akD‘eùL’gth
);

633 
HAL_StusTy³Def
 
HAL_MuÉiProûssÜ_In™
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt8_t
 
Add»ss
, 
ušt32_t
 
WakeUpM‘hod
);

634 
HAL_StusTy³Def
 
HAL_UART_DeIn™
 (
UART_HªdËTy³Def
 *
hu¬t
);

635 
HAL_UART_M¥In™
(
UART_HªdËTy³Def
 *
hu¬t
);

636 
HAL_UART_M¥DeIn™
(
UART_HªdËTy³Def
 *
hu¬t
);

645 
HAL_StusTy³Def
 
HAL_UART_T¿nsm™
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
);

646 
HAL_StusTy³Def
 
HAL_UART_Reûive
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
);

647 
HAL_StusTy³Def
 
HAL_UART_T¿nsm™_IT
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

648 
HAL_StusTy³Def
 
HAL_UART_Reûive_IT
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

649 
HAL_StusTy³Def
 
HAL_UART_T¿nsm™_DMA
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

650 
HAL_StusTy³Def
 
HAL_UART_Reûive_DMA
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

651 
HAL_StusTy³Def
 
HAL_UART_DMAPau£
(
UART_HªdËTy³Def
 *
hu¬t
);

652 
HAL_StusTy³Def
 
HAL_UART_DMAResume
(
UART_HªdËTy³Def
 *
hu¬t
);

653 
HAL_StusTy³Def
 
HAL_UART_DMAStÝ
(
UART_HªdËTy³Def
 *
hu¬t
);

655 
HAL_StusTy³Def
 
HAL_UART_AbÜt
(
UART_HªdËTy³Def
 *
hu¬t
);

656 
HAL_StusTy³Def
 
HAL_UART_AbÜtT¿nsm™
(
UART_HªdËTy³Def
 *
hu¬t
);

657 
HAL_StusTy³Def
 
HAL_UART_AbÜtReûive
(
UART_HªdËTy³Def
 *
hu¬t
);

658 
HAL_StusTy³Def
 
HAL_UART_AbÜt_IT
(
UART_HªdËTy³Def
 *
hu¬t
);

659 
HAL_StusTy³Def
 
HAL_UART_AbÜtT¿nsm™_IT
(
UART_HªdËTy³Def
 *
hu¬t
);

660 
HAL_StusTy³Def
 
HAL_UART_AbÜtReûive_IT
(
UART_HªdËTy³Def
 *
hu¬t
);

662 
HAL_UART_IRQHªdËr
(
UART_HªdËTy³Def
 *
hu¬t
);

663 
HAL_UART_TxC¶tC®lback
(
UART_HªdËTy³Def
 *
hu¬t
);

664 
HAL_UART_TxH®fC¶tC®lback
(
UART_HªdËTy³Def
 *
hu¬t
);

665 
HAL_UART_RxC¶tC®lback
(
UART_HªdËTy³Def
 *
hu¬t
);

666 
HAL_UART_RxH®fC¶tC®lback
(
UART_HªdËTy³Def
 *
hu¬t
);

667 
HAL_UART_E¼ÜC®lback
(
UART_HªdËTy³Def
 *
hu¬t
);

668 
HAL_UART_AbÜtC¶tC®lback
 (
UART_HªdËTy³Def
 *
hu¬t
);

669 
HAL_UART_AbÜtT¿nsm™C¶tC®lback
 (
UART_HªdËTy³Def
 *
hu¬t
);

670 
HAL_UART_AbÜtReûiveC¶tC®lback
 (
UART_HªdËTy³Def
 *
hu¬t
);

679 
HAL_StusTy³Def
 
HAL_LIN_S’dB»ak
(
UART_HªdËTy³Def
 *
hu¬t
);

680 
HAL_StusTy³Def
 
HAL_MuÉiProûssÜ_EÁ”Mu‹Mode
(
UART_HªdËTy³Def
 *
hu¬t
);

681 
HAL_StusTy³Def
 
HAL_MuÉiProûssÜ_Ex™Mu‹Mode
(
UART_HªdËTy³Def
 *
hu¬t
);

682 
HAL_StusTy³Def
 
HAL_H®fDu¶ex_EÇbËT¿nsm™‹r
(
UART_HªdËTy³Def
 *
hu¬t
);

683 
HAL_StusTy³Def
 
HAL_H®fDu¶ex_EÇbËReûiv”
(
UART_HªdËTy³Def
 *
hu¬t
);

692 
HAL_UART_S‹Ty³Def
 
HAL_UART_G‘S‹
(
UART_HªdËTy³Def
 *
hu¬t
);

693 
ušt32_t
 
HAL_UART_G‘E¼Ü
(
UART_HªdËTy³Def
 *
hu¬t
);

710 
	#UART_CR1_REG_INDEX
 1U

	)

711 
	#UART_CR2_REG_INDEX
 2U

	)

712 
	#UART_CR3_REG_INDEX
 3U

	)

721 
	#IS_UART_WORD_LENGTH
(
LENGTH
è(((LENGTHè=ð
UART_WORDLENGTH_8B
è|| \

	)

722 ((
LENGTH
è=ð
UART_WORDLENGTH_9B
))

723 
	#IS_UART_LIN_WORD_LENGTH
(
LENGTH
è(((LENGTHè=ð
UART_WORDLENGTH_8B
))

	)

724 
	#IS_UART_STOPBITS
(
STOPBITS
è(((STOPBITSè=ð
UART_STOPBITS_1
è|| \

	)

725 ((
STOPBITS
è=ð
UART_STOPBITS_2
))

726 
	#IS_UART_PARITY
(
PARITY
è(((PARITYè=ð
UART_PARITY_NONE
è|| \

	)

727 ((
PARITY
è=ð
UART_PARITY_EVEN
) || \

728 ((
PARITY
è=ð
UART_PARITY_ODD
))

729 
	#IS_UART_HARDWARE_FLOW_CONTROL
(
CONTROL
)\

	)

730 (((
CONTROL
è=ð
UART_HWCONTROL_NONE
) || \

731 ((
CONTROL
è=ð
UART_HWCONTROL_RTS
) || \

732 ((
CONTROL
è=ð
UART_HWCONTROL_CTS
) || \

733 ((
CONTROL
è=ð
UART_HWCONTROL_RTS_CTS
))

734 
	#IS_UART_MODE
(
MODE
è((((MODEè& 0x0000FFF3Uè=ð0x00Uè&& ((MODEè!ð0x00U))

	)

735 
	#IS_UART_STATE
(
STATE
è(((STATEè=ð
UART_STATE_DISABLE
è|| \

	)

736 ((
STATE
è=ð
UART_STATE_ENABLE
))

737 
	#IS_UART_OVERSAMPLING
(
SAMPLING
è(((SAMPLINGè=ð
UART_OVERSAMPLING_16
è|| \

	)

738 ((
SAMPLING
è=ð
UART_OVERSAMPLING_8
))

739 
	#IS_UART_LIN_OVERSAMPLING
(
SAMPLING
è(((SAMPLINGè=ð
UART_OVERSAMPLING_16
))

	)

740 
	#IS_UART_LIN_BREAK_DETECT_LENGTH
(
LENGTH
è(((LENGTHè=ð
UART_LINBREAKDETECTLENGTH_10B
è|| \

	)

741 ((
LENGTH
è=ð
UART_LINBREAKDETECTLENGTH_11B
))

742 
	#IS_UART_WAKEUPMETHOD
(
WAKEUP
è(((WAKEUPè=ð
UART_WAKEUPMETHOD_IDLELINE
è|| \

	)

743 ((
WAKEUP
è=ð
UART_WAKEUPMETHOD_ADDRESSMARK
))

744 
	#IS_UART_BAUDRATE
(
BAUDRATE
è((BAUDRATEè< 10500001U)

	)

745 
	#IS_UART_ADDRESS
(
ADDRESS
è((ADDRESSè<ð0x0FU)

	)

747 
	#UART_DIV_SAMPLING16
(
_PCLK_
, 
_BAUD_
è(((_PCLK_)*25U)/(4U*(_BAUD_)))

	)

748 
	#UART_DIVMANT_SAMPLING16
(
_PCLK_
, 
_BAUD_
è(
	`UART_DIV_SAMPLING16
((_PCLK_), (_BAUD_))/100U)

	)

749 
	#UART_DIVFRAQ_SAMPLING16
(
_PCLK_
, 
_BAUD_
è(((
	`UART_DIV_SAMPLING16
((_PCLK_), (_BAUD_)è- (
	`UART_DIVMANT_SAMPLING16
((_PCLK_), (_BAUD_)è* 100U)è* 16U + 50Uè/ 100U)

	)

752 
	#UART_BRR_SAMPLING16
(
_PCLK_
, 
_BAUD_
è(((
	`UART_DIVMANT_SAMPLING16
((_PCLK_), (_BAUD_)è<< 4Uè+ \

	)

753 (
UART_DIVFRAQ_SAMPLING16
((
_PCLK_
), (
_BAUD_
)) & 0xF0U)) + \

754 (
UART_DIVFRAQ_SAMPLING16
((
_PCLK_
), (
_BAUD_
)) & 0x0FU))

756 
	#UART_DIV_SAMPLING8
(
_PCLK_
, 
_BAUD_
è(((_PCLK_)*25U)/(2U*(_BAUD_)))

	)

757 
	#UART_DIVMANT_SAMPLING8
(
_PCLK_
, 
_BAUD_
è(
	`UART_DIV_SAMPLING8
((_PCLK_), (_BAUD_))/100U)

	)

758 
	#UART_DIVFRAQ_SAMPLING8
(
_PCLK_
, 
_BAUD_
è(((
	`UART_DIV_SAMPLING8
((_PCLK_), (_BAUD_)è- (
	`UART_DIVMANT_SAMPLING8
((_PCLK_), (_BAUD_)è* 100U)è* 8U + 50Uè/ 100U)

	)

761 
	#UART_BRR_SAMPLING8
(
_PCLK_
, 
_BAUD_
è(((
	`UART_DIVMANT_SAMPLING8
((_PCLK_), (_BAUD_)è<< 4Uè+ \

	)

762 ((
UART_DIVFRAQ_SAMPLING8
((
_PCLK_
), (
_BAUD_
)) & 0xF8U) << 1U)) + \

763 (
UART_DIVFRAQ_SAMPLING8
((
_PCLK_
), (
_BAUD_
)) & 0x07U))

786 #ifdeà
__ýlu¥lus


	@Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal.c

52 
	~"¡m32f4xx_h®.h
"

71 
	#__STM32F4xx_HAL_VERSION_MAIN
 (0x01Uè

	)

72 
	#__STM32F4xx_HAL_VERSION_SUB1
 (0x07Uè

	)

73 
	#__STM32F4xx_HAL_VERSION_SUB2
 (0x04Uè

	)

74 
	#__STM32F4xx_HAL_VERSION_RC
 (0x00Uè

	)

75 
	#__STM32F4xx_HAL_VERSION
 ((
__STM32F4xx_HAL_VERSION_MAIN
 << 24U)\

	)

76 |(
	g__STM32F4xx_HAL_VERSION_SUB1
 << 16U)\

77 |(
	g__STM32F4xx_HAL_VERSION_SUB2
 << 8U )\

78 |(
	g__STM32F4xx_HAL_VERSION_RC
))

80 
	#IDCODE_DEVID_MASK
 0x00000FFFU

	)

83 
	#SYSCFG_OFFSET
 (
SYSCFG_BASE
 - 
PERIPH_BASE
)

	)

86 
	#MEMRMP_OFFSET
 
SYSCFG_OFFSET


	)

87 
	#UFB_MODE_BIT_NUMBER
 
SYSCFG_MEMRMP_UFB_MODE_Pos


	)

88 
	#UFB_MODE_BB
 (
ušt32_t
)(
PERIPH_BB_BASE
 + (
MEMRMP_OFFSET
 * 32Uè+ (
UFB_MODE_BIT_NUMBER
 * 4U))

	)

92 
	#CMPCR_OFFSET
 (
SYSCFG_OFFSET
 + 0x20U)

	)

93 
	#CMP_PD_BIT_NUMBER
 
SYSCFG_CMPCR_CMP_PD_Pos


	)

94 
	#CMPCR_CMP_PD_BB
 (
ušt32_t
)(
PERIPH_BB_BASE
 + (
CMPCR_OFFSET
 * 32Uè+ (
CMP_PD_BIT_NUMBER
 * 4U))

	)

98 
	#MCHDLYCR_OFFSET
 (
SYSCFG_OFFSET
 + 0x30U)

	)

99 
	#BSCKSEL_BIT_NUMBER
 
SYSCFG_MCHDLYCR_BSCKSEL_Pos


	)

100 
	#MCHDLYCR_BSCKSEL_BB
 (
ušt32_t
)(
PERIPH_BB_BASE
 + (
MCHDLYCR_OFFSET
 * 32Uè+ (
BSCKSEL_BIT_NUMBER
 * 4U))

	)

110 
__IO
 
ušt32_t
 
	guwTick
;

111 
ušt32_t
 
	guwTickPrio
 = (1UL << 
__NVIC_PRIO_BITS
);

112 
HAL_TickF»qTy³Def
 
	guwTickF»q
 = 
HAL_TICK_FREQ_DEFAULT
;

173 
HAL_StusTy³Def
 
	$HAL_In™
()

176 #ià(
INSTRUCTION_CACHE_ENABLE
 != 0U)

177 
	`__HAL_FLASH_INSTRUCTION_CACHE_ENABLE
();

180 #ià(
DATA_CACHE_ENABLE
 != 0U)

181 
	`__HAL_FLASH_DATA_CACHE_ENABLE
();

184 #ià(
PREFETCH_ENABLE
 != 0U)

185 
	`__HAL_FLASH_PREFETCH_BUFFER_ENABLE
();

189 
	`HAL_NVIC_S‘PriÜ™yGroupšg
(
NVIC_PRIORITYGROUP_4
);

192 
	`HAL_In™Tick
(
TICK_INT_PRIORITY
);

195 
	`HAL_M¥In™
();

198  
HAL_OK
;

199 
	}
}

206 
HAL_StusTy³Def
 
	$HAL_DeIn™
()

209 
	`__HAL_RCC_APB1_FORCE_RESET
();

210 
	`__HAL_RCC_APB1_RELEASE_RESET
();

212 
	`__HAL_RCC_APB2_FORCE_RESET
();

213 
	`__HAL_RCC_APB2_RELEASE_RESET
();

215 
	`__HAL_RCC_AHB1_FORCE_RESET
();

216 
	`__HAL_RCC_AHB1_RELEASE_RESET
();

218 
	`__HAL_RCC_AHB2_FORCE_RESET
();

219 
	`__HAL_RCC_AHB2_RELEASE_RESET
();

221 
	`__HAL_RCC_AHB3_FORCE_RESET
();

222 
	`__HAL_RCC_AHB3_RELEASE_RESET
();

225 
	`HAL_M¥DeIn™
();

228  
HAL_OK
;

229 
	}
}

235 
__w—k
 
	$HAL_M¥In™
()

240 
	}
}

246 
__w—k
 
	$HAL_M¥DeIn™
()

251 
	}
}

269 
__w—k
 
HAL_StusTy³Def
 
	$HAL_In™Tick
(
ušt32_t
 
TickPriÜ™y
)

272 ià(
	`HAL_SYSTICK_CÚfig
(
Sy¡emCÜeClock
 / (1000U / 
uwTickF»q
)) > 0U)

274  
HAL_ERROR
;

278 ià(
TickPriÜ™y
 < (1UL << 
__NVIC_PRIO_BITS
))

280 
	`HAL_NVIC_S‘PriÜ™y
(
SysTick_IRQn
, 
TickPriÜ™y
, 0U);

281 
uwTickPrio
 = 
TickPriÜ™y
;

285  
HAL_ERROR
;

289  
HAL_OK
;

290 
	}
}

328 
__w—k
 
	$HAL_IncTick
()

330 
uwTick
 +ð
uwTickF»q
;

331 
	}
}

339 
__w—k
 
ušt32_t
 
	$HAL_G‘Tick
()

341  
uwTick
;

342 
	}
}

348 
ušt32_t
 
	$HAL_G‘TickPrio
()

350  
uwTickPrio
;

351 
	}
}

357 
HAL_StusTy³Def
 
	$HAL_S‘TickF»q
(
HAL_TickF»qTy³Def
 
F»q
)

359 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

360 
	`as£¹_·¿m
(
	`IS_TICKFREQ
(
F»q
));

362 ià(
uwTickF»q
 !ð
F»q
)

364 
uwTickF»q
 = 
F»q
;

367 
¡©us
 = 
	`HAL_In™Tick
(
uwTickPrio
);

370  
¡©us
;

371 
	}
}

377 
HAL_TickF»qTy³Def
 
	$HAL_G‘TickF»q
()

379  
uwTickF»q
;

380 
	}
}

393 
__w—k
 
	$HAL_D–ay
(
ušt32_t
 
D–ay
)

395 
ušt32_t
 
tick¡¬t
 = 
	`HAL_G‘Tick
();

396 
ušt32_t
 
wa™
 = 
D–ay
;

399 ià(
wa™
 < 
HAL_MAX_DELAY
)

401 
wa™
 +ð(
ušt32_t
)(
uwTickF»q
);

404 (
	`HAL_G‘Tick
(è- 
tick¡¬t
è< 
wa™
)

407 
	}
}

419 
__w—k
 
	$HAL_Su¥’dTick
()

422 
SysTick
->
CTRL
 &ð~
SysTick_CTRL_TICKINT_Msk
;

423 
	}
}

435 
__w—k
 
	$HAL_ResumeTick
()

438 
SysTick
->
CTRL
 |ð
SysTick_CTRL_TICKINT_Msk
;

439 
	}
}

445 
ušt32_t
 
	$HAL_G‘H®V”siÚ
()

447  
__STM32F4xx_HAL_VERSION
;

448 
	}
}

454 
ušt32_t
 
	$HAL_G‘REVID
()

456 ((
DBGMCU
->
IDCODE
) >> 16U);

457 
	}
}

463 
ušt32_t
 
	$HAL_G‘DEVID
()

465 ((
DBGMCU
->
IDCODE
è& 
IDCODE_DEVID_MASK
);

466 
	}
}

472 
	$HAL_DBGMCU_EÇbËDBGSË•Mode
()

474 
	`SET_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_SLEEP
);

475 
	}
}

481 
	$HAL_DBGMCU_Di§bËDBGSË•Mode
()

483 
	`CLEAR_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_SLEEP
);

484 
	}
}

490 
	$HAL_DBGMCU_EÇbËDBGStÝMode
()

492 
	`SET_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_STOP
);

493 
	}
}

499 
	$HAL_DBGMCU_Di§bËDBGStÝMode
()

501 
	`CLEAR_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_STOP
);

502 
	}
}

508 
	$HAL_DBGMCU_EÇbËDBGSndbyMode
()

510 
	`SET_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_STANDBY
);

511 
	}
}

517 
	$HAL_DBGMCU_Di§bËDBGSndbyMode
()

519 
	`CLEAR_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_STANDBY
);

520 
	}
}

528 
	$HAL_EÇbËCom³n§tiÚC–l
()

530 *(
__IO
 
ušt32_t
 *)
CMPCR_CMP_PD_BB
 = (ušt32_t)
ENABLE
;

531 
	}
}

539 
	$HAL_Di§bËCom³n§tiÚC–l
()

541 *(
__IO
 
ušt32_t
 *)
CMPCR_CMP_PD_BB
 = (ušt32_t)
DISABLE
;

542 
	}
}

549 
	$HAL_G‘UID
(
ušt32_t
 *
UID
)

551 
UID
[0] = (
ušt32_t
)(
	`READ_REG
(*((ušt32_ˆ*)
UID_BASE
)));

552 
UID
[1] = (
ušt32_t
)(
	`READ_REG
(*((ušt32_ˆ*)(
UID_BASE
 + 4U))));

553 
UID
[2] = (
ušt32_t
)(
	`READ_REG
(*((ušt32_ˆ*)(
UID_BASE
 + 8U))));

554 
	}
}

556 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
)|| defšed(
STM32F439xx
) ||\

557 
defšed
(
STM32F469xx
è|| 
	$defšed
(
STM32F479xx
)

568 
	$HAL_EÇbËMemÜySw­pšgBªk
()

570 *(
__IO
 
ušt32_t
 *)
UFB_MODE_BB
 = (ušt32_t)
ENABLE
;

571 
	}
}

583 
	$HAL_Di§bËMemÜySw­pšgBªk
()

585 *(
__IO
 
ušt32_t
 *)
UFB_MODE_BB
 = (ušt32_t)
DISABLE
;

586 
	}
}

	@Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c

99 
	~"¡m32f4xx_h®.h
"

110 #ifdeà
HAL_CORTEX_MODULE_ENABLED


159 
	$HAL_NVIC_S‘PriÜ™yGroupšg
(
ušt32_t
 
PriÜ™yGroup
)

162 
	`as£¹_·¿m
(
	`IS_NVIC_PRIORITY_GROUP
(
PriÜ™yGroup
));

165 
	`NVIC_S‘PriÜ™yGroupšg
(
PriÜ™yGroup
);

166 
	}
}

181 
	$HAL_NVIC_S‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
P»em±PriÜ™y
, ušt32_ˆ
SubPriÜ™y
)

183 
ušt32_t
 
´iÜ™ygroup
 = 0x00U;

186 
	`as£¹_·¿m
(
	`IS_NVIC_SUB_PRIORITY
(
SubPriÜ™y
));

187 
	`as£¹_·¿m
(
	`IS_NVIC_PREEMPTION_PRIORITY
(
P»em±PriÜ™y
));

189 
´iÜ™ygroup
 = 
	`NVIC_G‘PriÜ™yGroupšg
();

191 
	`NVIC_S‘PriÜ™y
(
IRQn
, 
	`NVIC_EncodePriÜ™y
(
´iÜ™ygroup
, 
P»em±PriÜ™y
, 
SubPriÜ™y
));

192 
	}
}

203 
	$HAL_NVIC_EÇbËIRQ
(
IRQn_Ty³
 
IRQn
)

206 
	`as£¹_·¿m
(
	`IS_NVIC_DEVICE_IRQ
(
IRQn
));

209 
	`NVIC_EÇbËIRQ
(
IRQn
);

210 
	}
}

219 
	$HAL_NVIC_Di§bËIRQ
(
IRQn_Ty³
 
IRQn
)

222 
	`as£¹_·¿m
(
	`IS_NVIC_DEVICE_IRQ
(
IRQn
));

225 
	`NVIC_Di§bËIRQ
(
IRQn
);

226 
	}
}

232 
	$HAL_NVIC_Sy¡emRe£t
()

235 
	`NVIC_Sy¡emRe£t
();

236 
	}
}

245 
ušt32_t
 
	$HAL_SYSTICK_CÚfig
(
ušt32_t
 
TicksNumb
)

247  
	`SysTick_CÚfig
(
TicksNumb
);

248 
	}
}

269 #ià(
__MPU_PRESENT
 == 1U)

274 
	$HAL_MPU_Di§bË
()

277 
	`__DMB
();

280 
SCB
->
SHCSR
 &ð~
SCB_SHCSR_MEMFAULTENA_Msk
;

283 
MPU
->
CTRL
 = 0U;

284 
	}
}

297 
	$HAL_MPU_EÇbË
(
ušt32_t
 
MPU_CÚŒÞ
)

300 
MPU
->
CTRL
 = 
MPU_CÚŒÞ
 | 
MPU_CTRL_ENABLE_Msk
;

303 
SCB
->
SHCSR
 |ð
SCB_SHCSR_MEMFAULTENA_Msk
;

306 
	`__DSB
();

307 
	`__ISB
();

308 
	}
}

316 
	$HAL_MPU_CÚfigRegiÚ
(
MPU_RegiÚ_In™Ty³Def
 *
MPU_In™
)

319 
	`as£¹_·¿m
(
	`IS_MPU_REGION_NUMBER
(
MPU_In™
->
Numb”
));

320 
	`as£¹_·¿m
(
	`IS_MPU_REGION_ENABLE
(
MPU_In™
->
EÇbË
));

323 
MPU
->
RNR
 = 
MPU_In™
->
Numb”
;

325 ià((
MPU_In™
->
EÇbË
è!ð
RESET
)

328 
	`as£¹_·¿m
(
	`IS_MPU_INSTRUCTION_ACCESS
(
MPU_In™
->
Di§bËExec
));

329 
	`as£¹_·¿m
(
	`IS_MPU_REGION_PERMISSION_ATTRIBUTE
(
MPU_In™
->
AcûssP”missiÚ
));

330 
	`as£¹_·¿m
(
	`IS_MPU_TEX_LEVEL
(
MPU_In™
->
Ty³ExtF›ld
));

331 
	`as£¹_·¿m
(
	`IS_MPU_ACCESS_SHAREABLE
(
MPU_In™
->
IsSh¬—bË
));

332 
	`as£¹_·¿m
(
	`IS_MPU_ACCESS_CACHEABLE
(
MPU_In™
->
IsCach—bË
));

333 
	`as£¹_·¿m
(
	`IS_MPU_ACCESS_BUFFERABLE
(
MPU_In™
->
IsBufã¿bË
));

334 
	`as£¹_·¿m
(
	`IS_MPU_SUB_REGION_DISABLE
(
MPU_In™
->
SubRegiÚDi§bË
));

335 
	`as£¹_·¿m
(
	`IS_MPU_REGION_SIZE
(
MPU_In™
->
Size
));

337 
MPU
->
RBAR
 = 
MPU_In™
->
Ba£Add»ss
;

338 
MPU
->
RASR
 = ((
ušt32_t
)
MPU_In™
->
Di§bËExec
 << 
MPU_RASR_XN_Pos
) |

339 ((
ušt32_t
)
MPU_In™
->
AcûssP”missiÚ
 << 
MPU_RASR_AP_Pos
) |

340 ((
ušt32_t
)
MPU_In™
->
Ty³ExtF›ld
 << 
MPU_RASR_TEX_Pos
) |

341 ((
ušt32_t
)
MPU_In™
->
IsSh¬—bË
 << 
MPU_RASR_S_Pos
) |

342 ((
ušt32_t
)
MPU_In™
->
IsCach—bË
 << 
MPU_RASR_C_Pos
) |

343 ((
ušt32_t
)
MPU_In™
->
IsBufã¿bË
 << 
MPU_RASR_B_Pos
) |

344 ((
ušt32_t
)
MPU_In™
->
SubRegiÚDi§bË
 << 
MPU_RASR_SRD_Pos
) |

345 ((
ušt32_t
)
MPU_In™
->
Size
 << 
MPU_RASR_SIZE_Pos
) |

346 ((
ušt32_t
)
MPU_In™
->
EÇbË
 << 
MPU_RASR_ENABLE_Pos
);

350 
MPU
->
RBAR
 = 0x00U;

351 
MPU
->
RASR
 = 0x00U;

353 
	}
}

360 
ušt32_t
 
	$HAL_NVIC_G‘PriÜ™yGroupšg
()

363  
	`NVIC_G‘PriÜ™yGroupšg
();

364 
	}
}

387 
	$HAL_NVIC_G‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
PriÜ™yGroup
, ušt32_ˆ*
pP»em±PriÜ™y
, ušt32_ˆ*
pSubPriÜ™y
)

390 
	`as£¹_·¿m
(
	`IS_NVIC_PRIORITY_GROUP
(
PriÜ™yGroup
));

392 
	`NVIC_DecodePriÜ™y
(
	`NVIC_G‘PriÜ™y
(
IRQn
), 
PriÜ™yGroup
, 
pP»em±PriÜ™y
, 
pSubPriÜ™y
);

393 
	}
}

402 
	$HAL_NVIC_S‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

405 
	`as£¹_·¿m
(
	`IS_NVIC_DEVICE_IRQ
(
IRQn
));

408 
	`NVIC_S‘P’dšgIRQ
(
IRQn
);

409 
	}
}

420 
ušt32_t
 
	$HAL_NVIC_G‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

423 
	`as£¹_·¿m
(
	`IS_NVIC_DEVICE_IRQ
(
IRQn
));

426  
	`NVIC_G‘P’dšgIRQ
(
IRQn
);

427 
	}
}

436 
	$HAL_NVIC_CË¬P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

439 
	`as£¹_·¿m
(
	`IS_NVIC_DEVICE_IRQ
(
IRQn
));

442 
	`NVIC_CË¬P’dšgIRQ
(
IRQn
);

443 
	}
}

453 
ušt32_t
 
	$HAL_NVIC_G‘Aùive
(
IRQn_Ty³
 
IRQn
)

456 
	`as£¹_·¿m
(
	`IS_NVIC_DEVICE_IRQ
(
IRQn
));

459  
	`NVIC_G‘Aùive
(
IRQn
);

460 
	}
}

470 
	$HAL_SYSTICK_CLKSourûCÚfig
(
ušt32_t
 
CLKSourû
)

473 
	`as£¹_·¿m
(
	`IS_SYSTICK_CLK_SOURCE
(
CLKSourû
));

474 ià(
CLKSourû
 =ð
SYSTICK_CLKSOURCE_HCLK
)

476 
SysTick
->
CTRL
 |ð
SYSTICK_CLKSOURCE_HCLK
;

480 
SysTick
->
CTRL
 &ð~
SYSTICK_CLKSOURCE_HCLK
;

482 
	}
}

488 
	$HAL_SYSTICK_IRQHªdËr
()

490 
	`HAL_SYSTICK_C®lback
();

491 
	}
}

497 
__w—k
 
	$HAL_SYSTICK_C®lback
()

502 
	}
}

	@Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_dma.c

114 
	~"¡m32f4xx_h®.h
"

125 #ifdeà
HAL_DMA_MODULE_ENABLED


130 
__IO
 
ušt32_t
 
	mISR
;

131 
__IO
 
ušt32_t
 
	mRe£rved0
;

132 
__IO
 
ušt32_t
 
	mIFCR
;

133 } 
	tDMA_Ba£_Regi¡”s
;

140 
	#HAL_TIMEOUT_DMA_ABORT
 5U

	)

149 
DMA_S‘CÚfig
(
DMA_HªdËTy³Def
 *
hdma
, 
ušt32_t
 
SrcAdd»ss
, ušt32_ˆ
D¡Add»ss
, ušt32_ˆ
D©aL’gth
);

150 
ušt32_t
 
DMA_C®cBa£AndB™shiá
(
DMA_HªdËTy³Def
 *
hdma
);

151 
HAL_StusTy³Def
 
DMA_CheckFifoP¬am
(
DMA_HªdËTy³Def
 *
hdma
);

187 
HAL_StusTy³Def
 
	$HAL_DMA_In™
(
DMA_HªdËTy³Def
 *
hdma
)

189 
ušt32_t
 
tmp
 = 0U;

190 
ušt32_t
 
tick¡¬t
 = 
	`HAL_G‘Tick
();

191 
DMA_Ba£_Regi¡”s
 *
»gs
;

194 if(
hdma
 =ð
NULL
)

196  
HAL_ERROR
;

200 
	`as£¹_·¿m
(
	`IS_DMA_STREAM_ALL_INSTANCE
(
hdma
->
In¡ªû
));

201 
	`as£¹_·¿m
(
	`IS_DMA_CHANNEL
(
hdma
->
In™
.
ChªÃl
));

202 
	`as£¹_·¿m
(
	`IS_DMA_DIRECTION
(
hdma
->
In™
.
DœeùiÚ
));

203 
	`as£¹_·¿m
(
	`IS_DMA_PERIPHERAL_INC_STATE
(
hdma
->
In™
.
P”hInc
));

204 
	`as£¹_·¿m
(
	`IS_DMA_MEMORY_INC_STATE
(
hdma
->
In™
.
MemInc
));

205 
	`as£¹_·¿m
(
	`IS_DMA_PERIPHERAL_DATA_SIZE
(
hdma
->
In™
.
P”hD©aAlignm’t
));

206 
	`as£¹_·¿m
(
	`IS_DMA_MEMORY_DATA_SIZE
(
hdma
->
In™
.
MemD©aAlignm’t
));

207 
	`as£¹_·¿m
(
	`IS_DMA_MODE
(
hdma
->
In™
.
Mode
));

208 
	`as£¹_·¿m
(
	`IS_DMA_PRIORITY
(
hdma
->
In™
.
PriÜ™y
));

209 
	`as£¹_·¿m
(
	`IS_DMA_FIFO_MODE_STATE
(
hdma
->
In™
.
FIFOMode
));

212 if(
hdma
->
In™
.
FIFOMode
 !ð
DMA_FIFOMODE_DISABLE
)

214 
	`as£¹_·¿m
(
	`IS_DMA_FIFO_THRESHOLD
(
hdma
->
In™
.
FIFOTh»shÞd
));

215 
	`as£¹_·¿m
(
	`IS_DMA_MEMORY_BURST
(
hdma
->
In™
.
MemBur¡
));

216 
	`as£¹_·¿m
(
	`IS_DMA_PERIPHERAL_BURST
(
hdma
->
In™
.
P”hBur¡
));

220 
	`__HAL_UNLOCK
(
hdma
);

223 
hdma
->
S‹
 = 
HAL_DMA_STATE_BUSY
;

226 
	`__HAL_DMA_DISABLE
(
hdma
);

229 (
hdma
->
In¡ªû
->
CR
 & 
DMA_SxCR_EN
è!ð
RESET
)

232 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
HAL_TIMEOUT_DMA_ABORT
)

235 
hdma
->
E¼ÜCode
 = 
HAL_DMA_ERROR_TIMEOUT
;

238 
hdma
->
S‹
 = 
HAL_DMA_STATE_TIMEOUT
;

240  
HAL_TIMEOUT
;

245 
tmp
 = 
hdma
->
In¡ªû
->
CR
;

248 
tmp
 &ð((
ušt32_t
)~(
DMA_SxCR_CHSEL
 | 
DMA_SxCR_MBURST
 | 
DMA_SxCR_PBURST
 | \

249 
DMA_SxCR_PL
 | 
DMA_SxCR_MSIZE
 | 
DMA_SxCR_PSIZE
 | \

250 
DMA_SxCR_MINC
 | 
DMA_SxCR_PINC
 | 
DMA_SxCR_CIRC
 | \

251 
DMA_SxCR_DIR
 | 
DMA_SxCR_CT
 | 
DMA_SxCR_DBM
));

254 
tmp
 |ð
hdma
->
In™
.
ChªÃl
 | hdma->In™.
DœeùiÚ
 |

255 
hdma
->
In™
.
P”hInc
 | hdma->In™.
MemInc
 |

256 
hdma
->
In™
.
P”hD©aAlignm’t
 | hdma->In™.
MemD©aAlignm’t
 |

257 
hdma
->
In™
.
Mode
 | hdma->In™.
PriÜ™y
;

260 if(
hdma
->
In™
.
FIFOMode
 =ð
DMA_FIFOMODE_ENABLE
)

263 
tmp
 |ð
hdma
->
In™
.
MemBur¡
 | hdma->In™.
P”hBur¡
;

267 
hdma
->
In¡ªû
->
CR
 = 
tmp
;

270 
tmp
 = 
hdma
->
In¡ªû
->
FCR
;

273 
tmp
 &ð(
ušt32_t
)~(
DMA_SxFCR_DMDIS
 | 
DMA_SxFCR_FTH
);

276 
tmp
 |ð
hdma
->
In™
.
FIFOMode
;

279 if(
hdma
->
In™
.
FIFOMode
 =ð
DMA_FIFOMODE_ENABLE
)

282 
tmp
 |ð
hdma
->
In™
.
FIFOTh»shÞd
;

286 ià(
hdma
->
In™
.
MemBur¡
 !ð
DMA_MBURST_SINGLE
)

288 ià(
	`DMA_CheckFifoP¬am
(
hdma
è!ð
HAL_OK
)

291 
hdma
->
E¼ÜCode
 = 
HAL_DMA_ERROR_PARAM
;

294 
hdma
->
S‹
 = 
HAL_DMA_STATE_READY
;

296  
HAL_ERROR
;

302 
hdma
->
In¡ªû
->
FCR
 = 
tmp
;

306 
»gs
 = (
DMA_Ba£_Regi¡”s
 *)
	`DMA_C®cBa£AndB™shiá
(
hdma
);

309 
»gs
->
IFCR
 = 0x3FU << 
hdma
->
SŒ—mIndex
;

312 
hdma
->
E¼ÜCode
 = 
HAL_DMA_ERROR_NONE
;

315 
hdma
->
S‹
 = 
HAL_DMA_STATE_READY
;

317  
HAL_OK
;

318 
	}
}

326 
HAL_StusTy³Def
 
	$HAL_DMA_DeIn™
(
DMA_HªdËTy³Def
 *
hdma
)

328 
DMA_Ba£_Regi¡”s
 *
»gs
;

331 if(
hdma
 =ð
NULL
)

333  
HAL_ERROR
;

337 if(
hdma
->
S‹
 =ð
HAL_DMA_STATE_BUSY
)

340  
HAL_BUSY
;

344 
	`as£¹_·¿m
(
	`IS_DMA_STREAM_ALL_INSTANCE
(
hdma
->
In¡ªû
));

347 
	`__HAL_DMA_DISABLE
(
hdma
);

350 
hdma
->
In¡ªû
->
CR
 = 0U;

353 
hdma
->
In¡ªû
->
NDTR
 = 0U;

356 
hdma
->
In¡ªû
->
PAR
 = 0U;

359 
hdma
->
In¡ªû
->
M0AR
 = 0U;

362 
hdma
->
In¡ªû
->
M1AR
 = 0U;

365 
hdma
->
In¡ªû
->
FCR
 = 0x00000021U;

368 
»gs
 = (
DMA_Ba£_Regi¡”s
 *)
	`DMA_C®cBa£AndB™shiá
(
hdma
);

371 
»gs
->
IFCR
 = 0x3FU << 
hdma
->
SŒ—mIndex
;

374 
hdma
->
E¼ÜCode
 = 
HAL_DMA_ERROR_NONE
;

377 
hdma
->
S‹
 = 
HAL_DMA_STATE_RESET
;

380 
	`__HAL_UNLOCK
(
hdma
);

382  
HAL_OK
;

383 
	}
}

416 
HAL_StusTy³Def
 
	$HAL_DMA_S¹
(
DMA_HªdËTy³Def
 *
hdma
, 
ušt32_t
 
SrcAdd»ss
, ušt32_ˆ
D¡Add»ss
, ušt32_ˆ
D©aL’gth
)

418 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

421 
	`as£¹_·¿m
(
	`IS_DMA_BUFFER_SIZE
(
D©aL’gth
));

424 
	`__HAL_LOCK
(
hdma
);

426 if(
HAL_DMA_STATE_READY
 =ð
hdma
->
S‹
)

429 
hdma
->
S‹
 = 
HAL_DMA_STATE_BUSY
;

432 
hdma
->
E¼ÜCode
 = 
HAL_DMA_ERROR_NONE
;

435 
	`DMA_S‘CÚfig
(
hdma
, 
SrcAdd»ss
, 
D¡Add»ss
, 
D©aL’gth
);

438 
	`__HAL_DMA_ENABLE
(
hdma
);

443 
	`__HAL_UNLOCK
(
hdma
);

446 
¡©us
 = 
HAL_BUSY
;

448  
¡©us
;

449 
	}
}

460 
HAL_StusTy³Def
 
	$HAL_DMA_S¹_IT
(
DMA_HªdËTy³Def
 *
hdma
, 
ušt32_t
 
SrcAdd»ss
, ušt32_ˆ
D¡Add»ss
, ušt32_ˆ
D©aL’gth
)

462 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

465 
DMA_Ba£_Regi¡”s
 *
»gs
 = (DMA_Ba£_Regi¡” *)
hdma
->
SŒ—mBa£Add»ss
;

468 
	`as£¹_·¿m
(
	`IS_DMA_BUFFER_SIZE
(
D©aL’gth
));

471 
	`__HAL_LOCK
(
hdma
);

473 if(
HAL_DMA_STATE_READY
 =ð
hdma
->
S‹
)

476 
hdma
->
S‹
 = 
HAL_DMA_STATE_BUSY
;

479 
hdma
->
E¼ÜCode
 = 
HAL_DMA_ERROR_NONE
;

482 
	`DMA_S‘CÚfig
(
hdma
, 
SrcAdd»ss
, 
D¡Add»ss
, 
D©aL’gth
);

485 
»gs
->
IFCR
 = 0x3FU << 
hdma
->
SŒ—mIndex
;

488 
hdma
->
In¡ªû
->
CR
 |ð
DMA_IT_TC
 | 
DMA_IT_TE
 | 
DMA_IT_DME
;

489 
hdma
->
In¡ªû
->
FCR
 |ð
DMA_IT_FE
;

491 if(
hdma
->
XãrH®fC¶tC®lback
 !ð
NULL
)

493 
hdma
->
In¡ªû
->
CR
 |ð
DMA_IT_HT
;

497 
	`__HAL_DMA_ENABLE
(
hdma
);

502 
	`__HAL_UNLOCK
(
hdma
);

505 
¡©us
 = 
HAL_BUSY
;

508  
¡©us
;

509 
	}
}

523 
HAL_StusTy³Def
 
	$HAL_DMA_AbÜt
(
DMA_HªdËTy³Def
 *
hdma
)

526 
DMA_Ba£_Regi¡”s
 *
»gs
 = (DMA_Ba£_Regi¡” *)
hdma
->
SŒ—mBa£Add»ss
;

528 
ušt32_t
 
tick¡¬t
 = 
	`HAL_G‘Tick
();

530 if(
hdma
->
S‹
 !ð
HAL_DMA_STATE_BUSY
)

532 
hdma
->
E¼ÜCode
 = 
HAL_DMA_ERROR_NO_XFER
;

535 
	`__HAL_UNLOCK
(
hdma
);

537  
HAL_ERROR
;

542 
hdma
->
In¡ªû
->
CR
 &ð~(
DMA_IT_TC
 | 
DMA_IT_TE
 | 
DMA_IT_DME
);

543 
hdma
->
In¡ªû
->
FCR
 &ð~(
DMA_IT_FE
);

545 if((
hdma
->
XãrH®fC¶tC®lback
 !ð
NULL
è|| (hdma->
XãrM1H®fC¶tC®lback
 != NULL))

547 
hdma
->
In¡ªû
->
CR
 &ð~(
DMA_IT_HT
);

551 
	`__HAL_DMA_DISABLE
(
hdma
);

554 (
hdma
->
In¡ªû
->
CR
 & 
DMA_SxCR_EN
è!ð
RESET
)

557 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
HAL_TIMEOUT_DMA_ABORT
)

560 
hdma
->
E¼ÜCode
 = 
HAL_DMA_ERROR_TIMEOUT
;

563 
	`__HAL_UNLOCK
(
hdma
);

566 
hdma
->
S‹
 = 
HAL_DMA_STATE_TIMEOUT
;

568  
HAL_TIMEOUT
;

573 
»gs
->
IFCR
 = 0x3FU << 
hdma
->
SŒ—mIndex
;

576 
	`__HAL_UNLOCK
(
hdma
);

579 
hdma
->
S‹
 = 
HAL_DMA_STATE_READY
;

581  
HAL_OK
;

582 
	}
}

590 
HAL_StusTy³Def
 
	$HAL_DMA_AbÜt_IT
(
DMA_HªdËTy³Def
 *
hdma
)

592 if(
hdma
->
S‹
 !ð
HAL_DMA_STATE_BUSY
)

594 
hdma
->
E¼ÜCode
 = 
HAL_DMA_ERROR_NO_XFER
;

595  
HAL_ERROR
;

600 
hdma
->
S‹
 = 
HAL_DMA_STATE_ABORT
;

603 
	`__HAL_DMA_DISABLE
(
hdma
);

606  
HAL_OK
;

607 
	}
}

620 
HAL_StusTy³Def
 
	$HAL_DMA_PÞlFÜT¿nsãr
(
DMA_HªdËTy³Def
 *
hdma
, 
HAL_DMA_Lev–Com¶‘eTy³Def
 
Com¶‘eLev–
, 
ušt32_t
 
Timeout
)

622 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

623 
ušt32_t
 
mask_ýÉËv–
;

624 
ušt32_t
 
tick¡¬t
 = 
	`HAL_G‘Tick
();

625 
ušt32_t
 
tmpi¤
;

628 
DMA_Ba£_Regi¡”s
 *
»gs
;

630 if(
HAL_DMA_STATE_BUSY
 !ð
hdma
->
S‹
)

633 
hdma
->
E¼ÜCode
 = 
HAL_DMA_ERROR_NO_XFER
;

634 
	`__HAL_UNLOCK
(
hdma
);

635  
HAL_ERROR
;

639 ià((
hdma
->
In¡ªû
->
CR
 & 
DMA_SxCR_CIRC
è!ð
RESET
)

641 
hdma
->
E¼ÜCode
 = 
HAL_DMA_ERROR_NOT_SUPPORTED
;

642  
HAL_ERROR
;

646 if(
Com¶‘eLev–
 =ð
HAL_DMA_FULL_TRANSFER
)

649 
mask_ýÉËv–
 = 
DMA_FLAG_TCIF0_4
 << 
hdma
->
SŒ—mIndex
;

654 
mask_ýÉËv–
 = 
DMA_FLAG_HTIF0_4
 << 
hdma
->
SŒ—mIndex
;

657 
»gs
 = (
DMA_Ba£_Regi¡”s
 *)
hdma
->
SŒ—mBa£Add»ss
;

658 
tmpi¤
 = 
»gs
->
ISR
;

660 ((
tmpi¤
 & 
mask_ýÉËv–
è=ð
RESET
è&& ((
hdma
->
E¼ÜCode
 & 
HAL_DMA_ERROR_TE
) == RESET))

663 if(
Timeout
 !ð
HAL_MAX_DELAY
)

665 if((
Timeout
 =ð0U)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

668 
hdma
->
E¼ÜCode
 = 
HAL_DMA_ERROR_TIMEOUT
;

671 
	`__HAL_UNLOCK
(
hdma
);

674 
hdma
->
S‹
 = 
HAL_DMA_STATE_READY
;

676  
HAL_TIMEOUT
;

681 
tmpi¤
 = 
»gs
->
ISR
;

683 if((
tmpi¤
 & (
DMA_FLAG_TEIF0_4
 << 
hdma
->
SŒ—mIndex
)è!ð
RESET
)

686 
hdma
->
E¼ÜCode
 |ð
HAL_DMA_ERROR_TE
;

689 
»gs
->
IFCR
 = 
DMA_FLAG_TEIF0_4
 << 
hdma
->
SŒ—mIndex
;

692 if((
tmpi¤
 & (
DMA_FLAG_FEIF0_4
 << 
hdma
->
SŒ—mIndex
)è!ð
RESET
)

695 
hdma
->
E¼ÜCode
 |ð
HAL_DMA_ERROR_FE
;

698 
»gs
->
IFCR
 = 
DMA_FLAG_FEIF0_4
 << 
hdma
->
SŒ—mIndex
;

701 if((
tmpi¤
 & (
DMA_FLAG_DMEIF0_4
 << 
hdma
->
SŒ—mIndex
)è!ð
RESET
)

704 
hdma
->
E¼ÜCode
 |ð
HAL_DMA_ERROR_DME
;

707 
»gs
->
IFCR
 = 
DMA_FLAG_DMEIF0_4
 << 
hdma
->
SŒ—mIndex
;

711 if(
hdma
->
E¼ÜCode
 !ð
HAL_DMA_ERROR_NONE
)

713 if((
hdma
->
E¼ÜCode
 & 
HAL_DMA_ERROR_TE
è!ð
RESET
)

715 
	`HAL_DMA_AbÜt
(
hdma
);

718 
»gs
->
IFCR
 = (
DMA_FLAG_HTIF0_4
 | 
DMA_FLAG_TCIF0_4
è<< 
hdma
->
SŒ—mIndex
;

721 
	`__HAL_UNLOCK
(
hdma
);

724 
hdma
->
S‹
ð
HAL_DMA_STATE_READY
;

726  
HAL_ERROR
;

731 if(
Com¶‘eLev–
 =ð
HAL_DMA_FULL_TRANSFER
)

734 
»gs
->
IFCR
 = (
DMA_FLAG_HTIF0_4
 | 
DMA_FLAG_TCIF0_4
è<< 
hdma
->
SŒ—mIndex
;

737 
	`__HAL_UNLOCK
(
hdma
);

739 
hdma
->
S‹
 = 
HAL_DMA_STATE_READY
;

744 
»gs
->
IFCR
 = (
DMA_FLAG_HTIF0_4
è<< 
hdma
->
SŒ—mIndex
;

747  
¡©us
;

748 
	}
}

756 
	$HAL_DMA_IRQHªdËr
(
DMA_HªdËTy³Def
 *
hdma
)

758 
ušt32_t
 
tmpi¤
;

759 
__IO
 
ušt32_t
 
couÁ
 = 0U;

760 
ušt32_t
 
timeout
 = 
Sy¡emCÜeClock
 / 9600U;

763 
DMA_Ba£_Regi¡”s
 *
»gs
 = (DMA_Ba£_Regi¡” *)
hdma
->
SŒ—mBa£Add»ss
;

765 
tmpi¤
 = 
»gs
->
ISR
;

768 ià((
tmpi¤
 & (
DMA_FLAG_TEIF0_4
 << 
hdma
->
SŒ—mIndex
)è!ð
RESET
)

770 if(
	`__HAL_DMA_GET_IT_SOURCE
(
hdma
, 
DMA_IT_TE
è!ð
RESET
)

773 
hdma
->
In¡ªû
->
CR
 &ð~(
DMA_IT_TE
);

776 
»gs
->
IFCR
 = 
DMA_FLAG_TEIF0_4
 << 
hdma
->
SŒ—mIndex
;

779 
hdma
->
E¼ÜCode
 |ð
HAL_DMA_ERROR_TE
;

783 ià((
tmpi¤
 & (
DMA_FLAG_FEIF0_4
 << 
hdma
->
SŒ—mIndex
)è!ð
RESET
)

785 if(
	`__HAL_DMA_GET_IT_SOURCE
(
hdma
, 
DMA_IT_FE
è!ð
RESET
)

788 
»gs
->
IFCR
 = 
DMA_FLAG_FEIF0_4
 << 
hdma
->
SŒ—mIndex
;

791 
hdma
->
E¼ÜCode
 |ð
HAL_DMA_ERROR_FE
;

795 ià((
tmpi¤
 & (
DMA_FLAG_DMEIF0_4
 << 
hdma
->
SŒ—mIndex
)è!ð
RESET
)

797 if(
	`__HAL_DMA_GET_IT_SOURCE
(
hdma
, 
DMA_IT_DME
è!ð
RESET
)

800 
»gs
->
IFCR
 = 
DMA_FLAG_DMEIF0_4
 << 
hdma
->
SŒ—mIndex
;

803 
hdma
->
E¼ÜCode
 |ð
HAL_DMA_ERROR_DME
;

807 ià((
tmpi¤
 & (
DMA_FLAG_HTIF0_4
 << 
hdma
->
SŒ—mIndex
)è!ð
RESET
)

809 if(
	`__HAL_DMA_GET_IT_SOURCE
(
hdma
, 
DMA_IT_HT
è!ð
RESET
)

812 
»gs
->
IFCR
 = 
DMA_FLAG_HTIF0_4
 << 
hdma
->
SŒ—mIndex
;

815 if(((
hdma
->
In¡ªû
->
CR
è& (
ušt32_t
)(
DMA_SxCR_DBM
)è!ð
RESET
)

818 if((
hdma
->
In¡ªû
->
CR
 & 
DMA_SxCR_CT
è=ð
RESET
)

820 if(
hdma
->
XãrH®fC¶tC®lback
 !ð
NULL
)

823 
hdma
->
	`XãrH®fC¶tC®lback
(hdma);

829 if(
hdma
->
XãrM1H®fC¶tC®lback
 !ð
NULL
)

832 
hdma
->
	`XãrM1H®fC¶tC®lback
(hdma);

839 if((
hdma
->
In¡ªû
->
CR
 & 
DMA_SxCR_CIRC
è=ð
RESET
)

842 
hdma
->
In¡ªû
->
CR
 &ð~(
DMA_IT_HT
);

845 if(
hdma
->
XãrH®fC¶tC®lback
 !ð
NULL
)

848 
hdma
->
	`XãrH®fC¶tC®lback
(hdma);

854 ià((
tmpi¤
 & (
DMA_FLAG_TCIF0_4
 << 
hdma
->
SŒ—mIndex
)è!ð
RESET
)

856 if(
	`__HAL_DMA_GET_IT_SOURCE
(
hdma
, 
DMA_IT_TC
è!ð
RESET
)

859 
»gs
->
IFCR
 = 
DMA_FLAG_TCIF0_4
 << 
hdma
->
SŒ—mIndex
;

861 if(
HAL_DMA_STATE_ABORT
 =ð
hdma
->
S‹
)

864 
hdma
->
In¡ªû
->
CR
 &ð~(
DMA_IT_TC
 | 
DMA_IT_TE
 | 
DMA_IT_DME
);

865 
hdma
->
In¡ªû
->
FCR
 &ð~(
DMA_IT_FE
);

867 if((
hdma
->
XãrH®fC¶tC®lback
 !ð
NULL
è|| (hdma->
XãrM1H®fC¶tC®lback
 != NULL))

869 
hdma
->
In¡ªû
->
CR
 &ð~(
DMA_IT_HT
);

873 
»gs
->
IFCR
 = 0x3FU << 
hdma
->
SŒ—mIndex
;

876 
	`__HAL_UNLOCK
(
hdma
);

879 
hdma
->
S‹
 = 
HAL_DMA_STATE_READY
;

881 if(
hdma
->
XãrAbÜtC®lback
 !ð
NULL
)

883 
hdma
->
	`XãrAbÜtC®lback
(hdma);

888 if(((
hdma
->
In¡ªû
->
CR
è& (
ušt32_t
)(
DMA_SxCR_DBM
)è!ð
RESET
)

891 if((
hdma
->
In¡ªû
->
CR
 & 
DMA_SxCR_CT
è=ð
RESET
)

893 if(
hdma
->
XãrM1C¶tC®lback
 !ð
NULL
)

896 
hdma
->
	`XãrM1C¶tC®lback
(hdma);

902 if(
hdma
->
XãrC¶tC®lback
 !ð
NULL
)

905 
hdma
->
	`XãrC¶tC®lback
(hdma);

912 if((
hdma
->
In¡ªû
->
CR
 & 
DMA_SxCR_CIRC
è=ð
RESET
)

915 
hdma
->
In¡ªû
->
CR
 &ð~(
DMA_IT_TC
);

918 
	`__HAL_UNLOCK
(
hdma
);

921 
hdma
->
S‹
 = 
HAL_DMA_STATE_READY
;

924 if(
hdma
->
XãrC¶tC®lback
 !ð
NULL
)

927 
hdma
->
	`XãrC¶tC®lback
(hdma);

934 if(
hdma
->
E¼ÜCode
 !ð
HAL_DMA_ERROR_NONE
)

936 if((
hdma
->
E¼ÜCode
 & 
HAL_DMA_ERROR_TE
è!ð
RESET
)

938 
hdma
->
S‹
 = 
HAL_DMA_STATE_ABORT
;

941 
	`__HAL_DMA_DISABLE
(
hdma
);

945 ià(++
couÁ
 > 
timeout
)

950 (
hdma
->
In¡ªû
->
CR
 & 
DMA_SxCR_EN
è!ð
RESET
);

953 
	`__HAL_UNLOCK
(
hdma
);

956 
hdma
->
S‹
 = 
HAL_DMA_STATE_READY
;

959 if(
hdma
->
XãrE¼ÜC®lback
 !ð
NULL
)

962 
hdma
->
	`XãrE¼ÜC®lback
(hdma);

965 
	}
}

977 
HAL_StusTy³Def
 
	$HAL_DMA_Regi¡”C®lback
(
DMA_HªdËTy³Def
 *
hdma
, 
HAL_DMA_C®lbackIDTy³Def
 
C®lbackID
, (* 
pC®lback
)(DMA_HªdËTy³Deà*
_hdma
))

980 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

983 
	`__HAL_LOCK
(
hdma
);

985 if(
HAL_DMA_STATE_READY
 =ð
hdma
->
S‹
)

987 
C®lbackID
)

989 
HAL_DMA_XFER_CPLT_CB_ID
:

990 
hdma
->
XãrC¶tC®lback
 = 
pC®lback
;

993 
HAL_DMA_XFER_HALFCPLT_CB_ID
:

994 
hdma
->
XãrH®fC¶tC®lback
 = 
pC®lback
;

997 
HAL_DMA_XFER_M1CPLT_CB_ID
:

998 
hdma
->
XãrM1C¶tC®lback
 = 
pC®lback
;

1001 
HAL_DMA_XFER_M1HALFCPLT_CB_ID
:

1002 
hdma
->
XãrM1H®fC¶tC®lback
 = 
pC®lback
;

1005 
HAL_DMA_XFER_ERROR_CB_ID
:

1006 
hdma
->
XãrE¼ÜC®lback
 = 
pC®lback
;

1009 
HAL_DMA_XFER_ABORT_CB_ID
:

1010 
hdma
->
XãrAbÜtC®lback
 = 
pC®lback
;

1020 
¡©us
 = 
HAL_ERROR
;

1024 
	`__HAL_UNLOCK
(
hdma
);

1026  
¡©us
;

1027 
	}
}

1037 
HAL_StusTy³Def
 
	$HAL_DMA_UnRegi¡”C®lback
(
DMA_HªdËTy³Def
 *
hdma
, 
HAL_DMA_C®lbackIDTy³Def
 
C®lbackID
)

1039 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

1042 
	`__HAL_LOCK
(
hdma
);

1044 if(
HAL_DMA_STATE_READY
 =ð
hdma
->
S‹
)

1046 
C®lbackID
)

1048 
HAL_DMA_XFER_CPLT_CB_ID
:

1049 
hdma
->
XãrC¶tC®lback
 = 
NULL
;

1052 
HAL_DMA_XFER_HALFCPLT_CB_ID
:

1053 
hdma
->
XãrH®fC¶tC®lback
 = 
NULL
;

1056 
HAL_DMA_XFER_M1CPLT_CB_ID
:

1057 
hdma
->
XãrM1C¶tC®lback
 = 
NULL
;

1060 
HAL_DMA_XFER_M1HALFCPLT_CB_ID
:

1061 
hdma
->
XãrM1H®fC¶tC®lback
 = 
NULL
;

1064 
HAL_DMA_XFER_ERROR_CB_ID
:

1065 
hdma
->
XãrE¼ÜC®lback
 = 
NULL
;

1068 
HAL_DMA_XFER_ABORT_CB_ID
:

1069 
hdma
->
XãrAbÜtC®lback
 = 
NULL
;

1072 
HAL_DMA_XFER_ALL_CB_ID
:

1073 
hdma
->
XãrC¶tC®lback
 = 
NULL
;

1074 
hdma
->
XãrH®fC¶tC®lback
 = 
NULL
;

1075 
hdma
->
XãrM1C¶tC®lback
 = 
NULL
;

1076 
hdma
->
XãrM1H®fC¶tC®lback
 = 
NULL
;

1077 
hdma
->
XãrE¼ÜC®lback
 = 
NULL
;

1078 
hdma
->
XãrAbÜtC®lback
 = 
NULL
;

1082 
¡©us
 = 
HAL_ERROR
;

1088 
¡©us
 = 
HAL_ERROR
;

1092 
	`__HAL_UNLOCK
(
hdma
);

1094  
¡©us
;

1095 
	}
}

1122 
HAL_DMA_S‹Ty³Def
 
	$HAL_DMA_G‘S‹
(
DMA_HªdËTy³Def
 *
hdma
)

1124  
hdma
->
S‹
;

1125 
	}
}

1133 
ušt32_t
 
	$HAL_DMA_G‘E¼Ü
(
DMA_HªdËTy³Def
 *
hdma
)

1135  
hdma
->
E¼ÜCode
;

1136 
	}
}

1159 
	$DMA_S‘CÚfig
(
DMA_HªdËTy³Def
 *
hdma
, 
ušt32_t
 
SrcAdd»ss
, ušt32_ˆ
D¡Add»ss
, ušt32_ˆ
D©aL’gth
)

1162 
hdma
->
In¡ªû
->
CR
 &ð(
ušt32_t
)(~
DMA_SxCR_DBM
);

1165 
hdma
->
In¡ªû
->
NDTR
 = 
D©aL’gth
;

1168 if((
hdma
->
In™
.
DœeùiÚ
è=ð
DMA_MEMORY_TO_PERIPH
)

1171 
hdma
->
In¡ªû
->
PAR
 = 
D¡Add»ss
;

1174 
hdma
->
In¡ªû
->
M0AR
 = 
SrcAdd»ss
;

1180 
hdma
->
In¡ªû
->
PAR
 = 
SrcAdd»ss
;

1183 
hdma
->
In¡ªû
->
M0AR
 = 
D¡Add»ss
;

1185 
	}
}

1193 
ušt32_t
 
	$DMA_C®cBa£AndB™shiá
(
DMA_HªdËTy³Def
 *
hdma
)

1195 
ušt32_t
 
¡»am_numb”
 = (((ušt32_t)
hdma
->
In¡ªû
 & 0xFFU) - 16U) / 24U;

1198 cÚ¡ 
ušt8_t
 
æagB™shiáOff£t
[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};

1199 
hdma
->
SŒ—mIndex
 = 
æagB™shiáOff£t
[
¡»am_numb”
];

1201 ià(
¡»am_numb”
 > 3U)

1204 
hdma
->
SŒ—mBa£Add»ss
 = (((
ušt32_t
)hdma->
In¡ªû
 & (uint32_t)(~0x3FFU)) + 4U);

1209 
hdma
->
SŒ—mBa£Add»ss
 = ((
ušt32_t
)hdma->
In¡ªû
 & (uint32_t)(~0x3FFU));

1212  
hdma
->
SŒ—mBa£Add»ss
;

1213 
	}
}

1221 
HAL_StusTy³Def
 
	$DMA_CheckFifoP¬am
(
DMA_HªdËTy³Def
 *
hdma
)

1223 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

1224 
ušt32_t
 
tmp
 = 
hdma
->
In™
.
FIFOTh»shÞd
;

1227 if(
hdma
->
In™
.
MemD©aAlignm’t
 =ð
DMA_MDATAALIGN_BYTE
)

1229 
tmp
)

1231 
DMA_FIFO_THRESHOLD_1QUARTERFULL
:

1232 
DMA_FIFO_THRESHOLD_3QUARTERSFULL
:

1233 ià((
hdma
->
In™
.
MemBur¡
 & 
DMA_SxCR_MBURST_1
) == DMA_SxCR_MBURST_1)

1235 
¡©us
 = 
HAL_ERROR
;

1238 
DMA_FIFO_THRESHOLD_HALFFULL
:

1239 ià(
hdma
->
In™
.
MemBur¡
 =ð
DMA_MBURST_INC16
)

1241 
¡©us
 = 
HAL_ERROR
;

1244 
DMA_FIFO_THRESHOLD_FULL
:

1252 ià(
hdma
->
In™
.
MemD©aAlignm’t
 =ð
DMA_MDATAALIGN_HALFWORD
)

1254 
tmp
)

1256 
DMA_FIFO_THRESHOLD_1QUARTERFULL
:

1257 
DMA_FIFO_THRESHOLD_3QUARTERSFULL
:

1258 
¡©us
 = 
HAL_ERROR
;

1260 
DMA_FIFO_THRESHOLD_HALFFULL
:

1261 ià((
hdma
->
In™
.
MemBur¡
 & 
DMA_SxCR_MBURST_1
) == DMA_SxCR_MBURST_1)

1263 
¡©us
 = 
HAL_ERROR
;

1266 
DMA_FIFO_THRESHOLD_FULL
:

1267 ià(
hdma
->
In™
.
MemBur¡
 =ð
DMA_MBURST_INC16
)

1269 
¡©us
 = 
HAL_ERROR
;

1280 
tmp
)

1282 
DMA_FIFO_THRESHOLD_1QUARTERFULL
:

1283 
DMA_FIFO_THRESHOLD_HALFFULL
:

1284 
DMA_FIFO_THRESHOLD_3QUARTERSFULL
:

1285 
¡©us
 = 
HAL_ERROR
;

1287 
DMA_FIFO_THRESHOLD_FULL
:

1288 ià((
hdma
->
In™
.
MemBur¡
 & 
DMA_SxCR_MBURST_1
) == DMA_SxCR_MBURST_1)

1290 
¡©us
 = 
HAL_ERROR
;

1298  
¡©us
;

1299 
	}
}

	@Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_dma_ex.c

56 
	~"¡m32f4xx_h®.h
"

67 #ifdeà
HAL_DMA_MODULE_ENABLED


77 
DMA_MuÉiBufãrS‘CÚfig
(
DMA_HªdËTy³Def
 *
hdma
, 
ušt32_t
 
SrcAdd»ss
, ušt32_ˆ
D¡Add»ss
, ušt32_ˆ
D©aL’gth
);

117 
HAL_StusTy³Def
 
	$HAL_DMAEx_MuÉiBufãrS¹
(
DMA_HªdËTy³Def
 *
hdma
, 
ušt32_t
 
SrcAdd»ss
, ušt32_ˆ
D¡Add»ss
, ušt32_ˆ
SecÚdMemAdd»ss
, ušt32_ˆ
D©aL’gth
)

119 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

122 
	`as£¹_·¿m
(
	`IS_DMA_BUFFER_SIZE
(
D©aL’gth
));

125 ià(
hdma
->
In™
.
DœeùiÚ
 =ð
DMA_MEMORY_TO_MEMORY
)

127 
hdma
->
E¼ÜCode
 = 
HAL_DMA_ERROR_NOT_SUPPORTED
;

128 
¡©us
 = 
HAL_ERROR
;

133 
	`__HAL_LOCK
(
hdma
);

135 if(
HAL_DMA_STATE_READY
 =ð
hdma
->
S‹
)

138 
hdma
->
S‹
 = 
HAL_DMA_STATE_BUSY
;

141 
hdma
->
In¡ªû
->
CR
 |ð(
ušt32_t
)
DMA_SxCR_DBM
;

144 
hdma
->
In¡ªû
->
M1AR
 = 
SecÚdMemAdd»ss
;

147 
	`DMA_MuÉiBufãrS‘CÚfig
(
hdma
, 
SrcAdd»ss
, 
D¡Add»ss
, 
D©aL’gth
);

150 
	`__HAL_DMA_ENABLE
(
hdma
);

155 
¡©us
 = 
HAL_BUSY
;

158  
¡©us
;

159 
	}
}

171 
HAL_StusTy³Def
 
	$HAL_DMAEx_MuÉiBufãrS¹_IT
(
DMA_HªdËTy³Def
 *
hdma
, 
ušt32_t
 
SrcAdd»ss
, ušt32_ˆ
D¡Add»ss
, ušt32_ˆ
SecÚdMemAdd»ss
, ušt32_ˆ
D©aL’gth
)

173 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

176 
	`as£¹_·¿m
(
	`IS_DMA_BUFFER_SIZE
(
D©aL’gth
));

179 ià(
hdma
->
In™
.
DœeùiÚ
 =ð
DMA_MEMORY_TO_MEMORY
)

181 
hdma
->
E¼ÜCode
 = 
HAL_DMA_ERROR_NOT_SUPPORTED
;

182  
HAL_ERROR
;

186 ià((
NULL
 =ð
hdma
->
XãrC¶tC®lback
è|| (NULL =ðhdma->
XãrM1C¶tC®lback
è|| (NULL =ðhdma->
XãrE¼ÜC®lback
))

188 
hdma
->
E¼ÜCode
 = 
HAL_DMA_ERROR_PARAM
;

189  
HAL_ERROR
;

193 
	`__HAL_LOCK
(
hdma
);

195 if(
HAL_DMA_STATE_READY
 =ð
hdma
->
S‹
)

198 
hdma
->
S‹
 = 
HAL_DMA_STATE_BUSY
;

201 
hdma
->
E¼ÜCode
 = 
HAL_DMA_ERROR_NONE
;

204 
hdma
->
In¡ªû
->
CR
 |ð(
ušt32_t
)
DMA_SxCR_DBM
;

207 
hdma
->
In¡ªû
->
M1AR
 = 
SecÚdMemAdd»ss
;

210 
	`DMA_MuÉiBufãrS‘CÚfig
(
hdma
, 
SrcAdd»ss
, 
D¡Add»ss
, 
D©aL’gth
);

213 
	`__HAL_DMA_CLEAR_FLAG
 (
hdma
, 
	`__HAL_DMA_GET_TC_FLAG_INDEX
(hdma));

214 
	`__HAL_DMA_CLEAR_FLAG
 (
hdma
, 
	`__HAL_DMA_GET_HT_FLAG_INDEX
(hdma));

215 
	`__HAL_DMA_CLEAR_FLAG
 (
hdma
, 
	`__HAL_DMA_GET_TE_FLAG_INDEX
(hdma));

216 
	`__HAL_DMA_CLEAR_FLAG
 (
hdma
, 
	`__HAL_DMA_GET_DME_FLAG_INDEX
(hdma));

217 
	`__HAL_DMA_CLEAR_FLAG
 (
hdma
, 
	`__HAL_DMA_GET_FE_FLAG_INDEX
(hdma));

220 
hdma
->
In¡ªû
->
CR
 |ð
DMA_IT_TC
 | 
DMA_IT_TE
 | 
DMA_IT_DME
;

221 
hdma
->
In¡ªû
->
FCR
 |ð
DMA_IT_FE
;

223 if((
hdma
->
XãrH®fC¶tC®lback
 !ð
NULL
è|| (hdma->
XãrM1H®fC¶tC®lback
 != NULL))

225 
hdma
->
In¡ªû
->
CR
 |ð
DMA_IT_HT
;

229 
	`__HAL_DMA_ENABLE
(
hdma
);

234 
	`__HAL_UNLOCK
(
hdma
);

237 
¡©us
 = 
HAL_BUSY
;

239  
¡©us
;

240 
	}
}

256 
HAL_StusTy³Def
 
	$HAL_DMAEx_ChªgeMemÜy
(
DMA_HªdËTy³Def
 *
hdma
, 
ušt32_t
 
Add»ss
, 
HAL_DMA_MemÜyTy³Def
 
memÜy
)

258 if(
memÜy
 =ð
MEMORY0
)

261 
hdma
->
In¡ªû
->
M0AR
 = 
Add»ss
;

266 
hdma
->
In¡ªû
->
M1AR
 = 
Add»ss
;

269  
HAL_OK
;

270 
	}
}

293 
	$DMA_MuÉiBufãrS‘CÚfig
(
DMA_HªdËTy³Def
 *
hdma
, 
ušt32_t
 
SrcAdd»ss
, ušt32_ˆ
D¡Add»ss
, ušt32_ˆ
D©aL’gth
)

296 
hdma
->
In¡ªû
->
NDTR
 = 
D©aL’gth
;

299 if((
hdma
->
In™
.
DœeùiÚ
è=ð
DMA_MEMORY_TO_PERIPH
)

302 
hdma
->
In¡ªû
->
PAR
 = 
D¡Add»ss
;

305 
hdma
->
In¡ªû
->
M0AR
 = 
SrcAdd»ss
;

311 
hdma
->
In¡ªû
->
PAR
 = 
SrcAdd»ss
;

314 
hdma
->
In¡ªû
->
M0AR
 = 
D¡Add»ss
;

316 
	}
}

	@Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash.c

94 
	~"¡m32f4xx_h®.h
"

105 #ifdeà
HAL_FLASH_MODULE_ENABLED


112 
	#FLASH_TIMEOUT_VALUE
 50000U

	)

122 
FLASH_ProûssTy³Def
 
	gpFÏsh
;

132 
FLASH_Prog¿m_DoubËWÜd
(
ušt32_t
 
Add»ss
, 
ušt64_t
 
D©a
);

133 
FLASH_Prog¿m_WÜd
(
ušt32_t
 
Add»ss
, ušt32_ˆ
D©a
);

134 
FLASH_Prog¿m_H®fWÜd
(
ušt32_t
 
Add»ss
, 
ušt16_t
 
D©a
);

135 
FLASH_Prog¿m_By‹
(
ušt32_t
 
Add»ss
, 
ušt8_t
 
D©a
);

136 
FLASH_S‘E¼ÜCode
();

138 
HAL_StusTy³Def
 
FLASH_Wa™FÜLa¡O³¿tiÚ
(
ušt32_t
 
Timeout
);

172 
HAL_StusTy³Def
 
	$HAL_FLASH_Prog¿m
(
ušt32_t
 
Ty³Prog¿m
, ušt32_ˆ
Add»ss
, 
ušt64_t
 
D©a
)

174 
HAL_StusTy³Def
 
¡©us
 = 
HAL_ERROR
;

177 
	`__HAL_LOCK
(&
pFÏsh
);

180 
	`as£¹_·¿m
(
	`IS_FLASH_TYPEPROGRAM
(
Ty³Prog¿m
));

183 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

185 if(
¡©us
 =ð
HAL_OK
)

187 if(
Ty³Prog¿m
 =ð
FLASH_TYPEPROGRAM_BYTE
)

190 
	`FLASH_Prog¿m_By‹
(
Add»ss
, (
ušt8_t
è
D©a
);

192 if(
Ty³Prog¿m
 =ð
FLASH_TYPEPROGRAM_HALFWORD
)

195 
	`FLASH_Prog¿m_H®fWÜd
(
Add»ss
, (
ušt16_t
è
D©a
);

197 if(
Ty³Prog¿m
 =ð
FLASH_TYPEPROGRAM_WORD
)

200 
	`FLASH_Prog¿m_WÜd
(
Add»ss
, (
ušt32_t
è
D©a
);

205 
	`FLASH_Prog¿m_DoubËWÜd
(
Add»ss
, 
D©a
);

209 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

212 
FLASH
->
CR
 &ð(~
FLASH_CR_PG
);

216 
	`__HAL_UNLOCK
(&
pFÏsh
);

218  
¡©us
;

219 
	}
}

230 
HAL_StusTy³Def
 
	$HAL_FLASH_Prog¿m_IT
(
ušt32_t
 
Ty³Prog¿m
, ušt32_ˆ
Add»ss
, 
ušt64_t
 
D©a
)

232 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

235 
	`__HAL_LOCK
(&
pFÏsh
);

238 
	`as£¹_·¿m
(
	`IS_FLASH_TYPEPROGRAM
(
Ty³Prog¿m
));

241 
	`__HAL_FLASH_ENABLE_IT
(
FLASH_IT_EOP
);

244 
	`__HAL_FLASH_ENABLE_IT
(
FLASH_IT_ERR
);

246 
pFÏsh
.
Proûdu»OnGošg
 = 
FLASH_PROC_PROGRAM
;

247 
pFÏsh
.
Add»ss
 = Address;

249 if(
Ty³Prog¿m
 =ð
FLASH_TYPEPROGRAM_BYTE
)

252 
	`FLASH_Prog¿m_By‹
(
Add»ss
, (
ušt8_t
è
D©a
);

254 if(
Ty³Prog¿m
 =ð
FLASH_TYPEPROGRAM_HALFWORD
)

257 
	`FLASH_Prog¿m_H®fWÜd
(
Add»ss
, (
ušt16_t
è
D©a
);

259 if(
Ty³Prog¿m
 =ð
FLASH_TYPEPROGRAM_WORD
)

262 
	`FLASH_Prog¿m_WÜd
(
Add»ss
, (
ušt32_t
è
D©a
);

267 
	`FLASH_Prog¿m_DoubËWÜd
(
Add»ss
, 
D©a
);

270  
¡©us
;

271 
	}
}

277 
	$HAL_FLASH_IRQHªdËr
()

279 
ušt32_t
 
add»s¡mp
 = 0U;

282 #ià
	`defšed
(
FLASH_SR_RDERR
)

283 if(
	`__HAL_FLASH_GET_FLAG
((
FLASH_FLAG_OPERR
 | 
FLASH_FLAG_WRPERR
 | 
FLASH_FLAG_PGAERR
 | \

284 
FLASH_FLAG_PGPERR
 | 
FLASH_FLAG_PGSERR
 | 
FLASH_FLAG_RDERR
)è!ð
RESET
)

286 if(
	`__HAL_FLASH_GET_FLAG
((
FLASH_FLAG_OPERR
 | 
FLASH_FLAG_WRPERR
 | 
FLASH_FLAG_PGAERR
 | \

287 
FLASH_FLAG_PGPERR
 | 
FLASH_FLAG_PGSERR
)è!ð
RESET
)

290 if(
pFÏsh
.
Proûdu»OnGošg
 =ð
FLASH_PROC_SECTERASE
)

293 
add»s¡mp
 = 
pFÏsh
.
SeùÜ
;

294 
pFÏsh
.
SeùÜ
 = 0xFFFFFFFFU;

296 if(
pFÏsh
.
Proûdu»OnGošg
 =ð
FLASH_PROC_MASSERASE
)

299 
add»s¡mp
 = 
pFÏsh
.
Bªk
;

304 
add»s¡mp
 = 
pFÏsh
.
Add»ss
;

308 
	`FLASH_S‘E¼ÜCode
();

311 
	`HAL_FLASH_O³¿tiÚE¼ÜC®lback
(
add»s¡mp
);

314 
pFÏsh
.
Proûdu»OnGošg
 = 
FLASH_PROC_NONE
;

318 if(
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_EOP
è!ð
RESET
)

321 
	`__HAL_FLASH_CLEAR_FLAG
(
FLASH_FLAG_EOP
);

323 if(
pFÏsh
.
Proûdu»OnGošg
 =ð
FLASH_PROC_SECTERASE
)

326 
pFÏsh
.
NbSeùÜsToE¿£
--;

329 if(
pFÏsh
.
NbSeùÜsToE¿£
 != 0U)

331 
add»s¡mp
 = 
pFÏsh
.
SeùÜ
;

333 
	`HAL_FLASH_EndOfO³¿tiÚC®lback
(
add»s¡mp
);

336 
pFÏsh
.
SeùÜ
++;

337 
add»s¡mp
 = 
pFÏsh
.
SeùÜ
;

338 
	`FLASH_E¿£_SeùÜ
(
add»s¡mp
, 
pFÏsh
.
VÞgeFÜE¿£
);

344 
pFÏsh
.
SeùÜ
 = 
add»s¡mp
 = 0xFFFFFFFFU;

345 
pFÏsh
.
Proûdu»OnGošg
 = 
FLASH_PROC_NONE
;

348 
	`FLASH_FlushCaches
() ;

351 
	`HAL_FLASH_EndOfO³¿tiÚC®lback
(
add»s¡mp
);

356 if(
pFÏsh
.
Proûdu»OnGošg
 =ð
FLASH_PROC_MASSERASE
)

360 
	`FLASH_FlushCaches
() ;

363 
	`HAL_FLASH_EndOfO³¿tiÚC®lback
(
pFÏsh
.
Bªk
);

369 
	`HAL_FLASH_EndOfO³¿tiÚC®lback
(
pFÏsh
.
Add»ss
);

371 
pFÏsh
.
Proûdu»OnGošg
 = 
FLASH_PROC_NONE
;

375 if(
pFÏsh
.
Proûdu»OnGošg
 =ð
FLASH_PROC_NONE
)

378 
	`CLEAR_BIT
(
FLASH
->
CR
, (
FLASH_CR_PG
 | 
FLASH_CR_SER
 | 
FLASH_CR_SNB
 | 
FLASH_MER_BIT
));

381 
	`__HAL_FLASH_DISABLE_IT
(
FLASH_IT_EOP
);

384 
	`__HAL_FLASH_DISABLE_IT
(
FLASH_IT_ERR
);

387 
	`__HAL_UNLOCK
(&
pFÏsh
);

389 
	}
}

400 
__w—k
 
	$HAL_FLASH_EndOfO³¿tiÚC®lback
(
ušt32_t
 
R‘uºV®ue
)

403 
	`UNUSED
(
R‘uºV®ue
);

407 
	}
}

417 
__w—k
 
	$HAL_FLASH_O³¿tiÚE¼ÜC®lback
(
ušt32_t
 
R‘uºV®ue
)

420 
	`UNUSED
(
R‘uºV®ue
);

424 
	}
}

449 
HAL_StusTy³Def
 
	$HAL_FLASH_UÆock
()

451 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

453 if(
	`READ_BIT
(
FLASH
->
CR
, 
FLASH_CR_LOCK
è!ð
RESET
)

456 
	`WRITE_REG
(
FLASH
->
KEYR
, 
FLASH_KEY1
);

457 
	`WRITE_REG
(
FLASH
->
KEYR
, 
FLASH_KEY2
);

460 if(
	`READ_BIT
(
FLASH
->
CR
, 
FLASH_CR_LOCK
è!ð
RESET
)

462 
¡©us
 = 
HAL_ERROR
;

466  
¡©us
;

467 
	}
}

473 
HAL_StusTy³Def
 
	$HAL_FLASH_Lock
()

476 
FLASH
->
CR
 |ð
FLASH_CR_LOCK
;

478  
HAL_OK
;

479 
	}
}

485 
HAL_StusTy³Def
 
	$HAL_FLASH_OB_UÆock
()

487 if((
FLASH
->
OPTCR
 & 
FLASH_OPTCR_OPTLOCK
è!ð
RESET
)

490 
FLASH
->
OPTKEYR
 = 
FLASH_OPT_KEY1
;

491 
FLASH
->
OPTKEYR
 = 
FLASH_OPT_KEY2
;

495  
HAL_ERROR
;

498  
HAL_OK
;

499 
	}
}

505 
HAL_StusTy³Def
 
	$HAL_FLASH_OB_Lock
()

508 
FLASH
->
OPTCR
 |ð
FLASH_OPTCR_OPTLOCK
;

510  
HAL_OK
;

511 
	}
}

517 
HAL_StusTy³Def
 
	$HAL_FLASH_OB_Launch
()

520 *(
__IO
 
ušt8_t
 *)
OPTCR_BYTE0_ADDRESS
 |ð
FLASH_OPTCR_OPTSTRT
;

523 (
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
));

524 
	}
}

554 
ušt32_t
 
	$HAL_FLASH_G‘E¼Ü
()

556  
pFÏsh
.
E¼ÜCode
;

557 
	}
}

568 
HAL_StusTy³Def
 
	$FLASH_Wa™FÜLa¡O³¿tiÚ
(
ušt32_t
 
Timeout
)

570 
ušt32_t
 
tick¡¬t
 = 0U;

573 
pFÏsh
.
E¼ÜCode
 = 
HAL_FLASH_ERROR_NONE
;

579 
tick¡¬t
 = 
	`HAL_G‘Tick
();

581 
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_BSY
è!ð
RESET
)

583 if(
Timeout
 !ð
HAL_MAX_DELAY
)

585 if((
Timeout
 =ð0U)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

587  
HAL_TIMEOUT
;

593 ià(
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_EOP
è!ð
RESET
)

596 
	`__HAL_FLASH_CLEAR_FLAG
(
FLASH_FLAG_EOP
);

598 #ià
	`defšed
(
FLASH_SR_RDERR
)

599 if(
	`__HAL_FLASH_GET_FLAG
((
FLASH_FLAG_OPERR
 | 
FLASH_FLAG_WRPERR
 | 
FLASH_FLAG_PGAERR
 | \

600 
FLASH_FLAG_PGPERR
 | 
FLASH_FLAG_PGSERR
 | 
FLASH_FLAG_RDERR
)è!ð
RESET
)

602 if(
	`__HAL_FLASH_GET_FLAG
((
FLASH_FLAG_OPERR
 | 
FLASH_FLAG_WRPERR
 | 
FLASH_FLAG_PGAERR
 | \

603 
FLASH_FLAG_PGPERR
 | 
FLASH_FLAG_PGSERR
)è!ð
RESET
)

607 
	`FLASH_S‘E¼ÜCode
();

608  
HAL_ERROR
;

612  
HAL_OK
;

614 
	}
}

628 
	$FLASH_Prog¿m_DoubËWÜd
(
ušt32_t
 
Add»ss
, 
ušt64_t
 
D©a
)

631 
	`as£¹_·¿m
(
	`IS_FLASH_ADDRESS
(
Add»ss
));

634 
	`CLEAR_BIT
(
FLASH
->
CR
, 
FLASH_CR_PSIZE
);

635 
FLASH
->
CR
 |ð
FLASH_PSIZE_DOUBLE_WORD
;

636 
FLASH
->
CR
 |ð
FLASH_CR_PG
;

639 *(
__IO
 
ušt32_t
*)
Add»ss
 = (ušt32_t)
D©a
;

640 *(
__IO
 
ušt32_t
*)(
Add»ss
+4èð(ušt32_t)(
D©a
 >> 32);

641 
	}
}

656 
	$FLASH_Prog¿m_WÜd
(
ušt32_t
 
Add»ss
, ušt32_ˆ
D©a
)

659 
	`as£¹_·¿m
(
	`IS_FLASH_ADDRESS
(
Add»ss
));

662 
	`CLEAR_BIT
(
FLASH
->
CR
, 
FLASH_CR_PSIZE
);

663 
FLASH
->
CR
 |ð
FLASH_PSIZE_WORD
;

664 
FLASH
->
CR
 |ð
FLASH_CR_PG
;

666 *(
__IO
 
ušt32_t
*)
Add»ss
 = 
D©a
;

667 
	}
}

681 
	$FLASH_Prog¿m_H®fWÜd
(
ušt32_t
 
Add»ss
, 
ušt16_t
 
D©a
)

684 
	`as£¹_·¿m
(
	`IS_FLASH_ADDRESS
(
Add»ss
));

687 
	`CLEAR_BIT
(
FLASH
->
CR
, 
FLASH_CR_PSIZE
);

688 
FLASH
->
CR
 |ð
FLASH_PSIZE_HALF_WORD
;

689 
FLASH
->
CR
 |ð
FLASH_CR_PG
;

691 *(
__IO
 
ušt16_t
*)
Add»ss
 = 
D©a
;

692 
	}
}

706 
	$FLASH_Prog¿m_By‹
(
ušt32_t
 
Add»ss
, 
ušt8_t
 
D©a
)

709 
	`as£¹_·¿m
(
	`IS_FLASH_ADDRESS
(
Add»ss
));

712 
	`CLEAR_BIT
(
FLASH
->
CR
, 
FLASH_CR_PSIZE
);

713 
FLASH
->
CR
 |ð
FLASH_PSIZE_BYTE
;

714 
FLASH
->
CR
 |ð
FLASH_CR_PG
;

716 *(
__IO
 
ušt8_t
*)
Add»ss
 = 
D©a
;

717 
	}
}

723 
	$FLASH_S‘E¼ÜCode
()

725 if(
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_WRPERR
è!ð
RESET
)

727 
pFÏsh
.
E¼ÜCode
 |ð
HAL_FLASH_ERROR_WRP
;

730 
	`__HAL_FLASH_CLEAR_FLAG
(
FLASH_FLAG_WRPERR
);

733 if(
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_PGAERR
è!ð
RESET
)

735 
pFÏsh
.
E¼ÜCode
 |ð
HAL_FLASH_ERROR_PGA
;

738 
	`__HAL_FLASH_CLEAR_FLAG
(
FLASH_FLAG_PGAERR
);

741 if(
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_PGPERR
è!ð
RESET
)

743 
pFÏsh
.
E¼ÜCode
 |ð
HAL_FLASH_ERROR_PGP
;

746 
	`__HAL_FLASH_CLEAR_FLAG
(
FLASH_FLAG_PGPERR
);

749 if(
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_PGSERR
è!ð
RESET
)

751 
pFÏsh
.
E¼ÜCode
 |ð
HAL_FLASH_ERROR_PGS
;

754 
	`__HAL_FLASH_CLEAR_FLAG
(
FLASH_FLAG_PGSERR
);

756 #ià
	`defšed
(
FLASH_SR_RDERR
)

757 if(
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_RDERR
è!ð
RESET
)

759 
pFÏsh
.
E¼ÜCode
 |ð
HAL_FLASH_ERROR_RD
;

762 
	`__HAL_FLASH_CLEAR_FLAG
(
FLASH_FLAG_RDERR
);

765 if(
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_OPERR
è!ð
RESET
)

767 
pFÏsh
.
E¼ÜCode
 |ð
HAL_FLASH_ERROR_OPERATION
;

770 
	`__HAL_FLASH_CLEAR_FLAG
(
FLASH_FLAG_OPERR
);

772 
	}
}

	@Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c

80 
	~"¡m32f4xx_h®.h
"

91 #ifdeà
HAL_FLASH_MODULE_ENABLED


98 
	#FLASH_TIMEOUT_VALUE
 50000U

	)

108 
FLASH_ProûssTy³Def
 
pFÏsh
;

118 
FLASH_MassE¿£
(
ušt8_t
 
VÞgeRªge
, 
ušt32_t
 
Bªks
);

119 
HAL_StusTy³Def
 
FLASH_OB_EÇbËWRP
(
ušt32_t
 
WRPSeùÜ
, ušt32_ˆ
Bªks
);

120 
HAL_StusTy³Def
 
FLASH_OB_Di§bËWRP
(
ušt32_t
 
WRPSeùÜ
, ušt32_ˆ
Bªks
);

121 
HAL_StusTy³Def
 
FLASH_OB_RDP_Lev–CÚfig
(
ušt8_t
 
Lev–
);

122 
HAL_StusTy³Def
 
FLASH_OB_U£rCÚfig
(
ušt8_t
 
Iwdg
, ušt8_ˆ
StÝ
, ušt8_ˆ
Stdby
);

123 
HAL_StusTy³Def
 
FLASH_OB_BOR_Lev–CÚfig
(
ušt8_t
 
Lev–
);

124 
ušt8_t
 
FLASH_OB_G‘U£r
();

125 
ušt16_t
 
FLASH_OB_G‘WRP
();

126 
ušt8_t
 
FLASH_OB_G‘RDP
();

127 
ušt8_t
 
FLASH_OB_G‘BOR
();

129 #ià
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
è|| defšed(
STM32F411xE
) ||\

130 
defšed
(
STM32F446xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
) ||\

131 
	$defšed
(
STM32F423xx
)

132 
HAL_StusTy³Def
 
	`FLASH_OB_EÇbËPCROP
(
ušt32_t
 
SeùÜ
);

133 
HAL_StusTy³Def
 
	`FLASH_OB_Di§bËPCROP
(
ušt32_t
 
SeùÜ
);

135 
STM32F413xx
 || 
STM32F423xx
 */

137 #ià
	`defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
)|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

138 
HAL_StusTy³Def
 
	`FLASH_OB_EÇbËPCROP
(
ušt32_t
 
SeùÜBªk1
, ušt32_ˆ
SeùÜBªk2
, ušt32_ˆ
Bªks
);

139 
HAL_StusTy³Def
 
	`FLASH_OB_Di§bËPCROP
(
ušt32_t
 
SeùÜBªk1
, ušt32_ˆ
SeùÜBªk2
, ušt32_ˆ
Bªks
);

140 
HAL_StusTy³Def
 
	`FLASH_OB_BoÙCÚfig
(
ušt8_t
 
BoÙCÚfig
);

143 
HAL_StusTy³Def
 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
ušt32_t
 
Timeout
);

178 
HAL_StusTy³Def
 
	$HAL_FLASHEx_E¿£
(
FLASH_E¿£In™Ty³Def
 *
pE¿£In™
, 
ušt32_t
 *
SeùÜE¼Ü
)

180 
HAL_StusTy³Def
 
¡©us
 = 
HAL_ERROR
;

181 
ušt32_t
 
šdex
 = 0U;

184 
	`__HAL_LOCK
(&
pFÏsh
);

187 
	`as£¹_·¿m
(
	`IS_FLASH_TYPEERASE
(
pE¿£In™
->
Ty³E¿£
));

190 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

192 if(
¡©us
 =ð
HAL_OK
)

195 *
SeùÜE¼Ü
 = 0xFFFFFFFFU;

197 if(
pE¿£In™
->
Ty³E¿£
 =ð
FLASH_TYPEERASE_MASSERASE
)

200 
	`FLASH_MassE¿£
((
ušt8_t
è
pE¿£In™
->
VÞgeRªge
,…E¿£In™->
Bªks
);

203 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

206 
FLASH
->
CR
 &ð(~
FLASH_MER_BIT
);

211 
	`as£¹_·¿m
(
	`IS_FLASH_NBSECTORS
(
pE¿£In™
->
NbSeùÜs
 +…E¿£In™->
SeùÜ
));

214 
šdex
 = 
pE¿£In™
->
SeùÜ
; index < (pE¿£In™->
NbSeùÜs
 +…EraseInit->Sector); index++)

216 
	`FLASH_E¿£_SeùÜ
(
šdex
, (
ušt8_t
è
pE¿£In™
->
VÞgeRªge
);

219 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

222 
	`CLEAR_BIT
(
FLASH
->
CR
, (
FLASH_CR_SER
 | 
FLASH_CR_SNB
));

224 if(
¡©us
 !ð
HAL_OK
)

227 *
SeùÜE¼Ü
 = 
šdex
;

233 
	`FLASH_FlushCaches
();

237 
	`__HAL_UNLOCK
(&
pFÏsh
);

239  
¡©us
;

240 
	}
}

249 
HAL_StusTy³Def
 
	$HAL_FLASHEx_E¿£_IT
(
FLASH_E¿£In™Ty³Def
 *
pE¿£In™
)

251 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

254 
	`__HAL_LOCK
(&
pFÏsh
);

257 
	`as£¹_·¿m
(
	`IS_FLASH_TYPEERASE
(
pE¿£In™
->
Ty³E¿£
));

260 
	`__HAL_FLASH_ENABLE_IT
(
FLASH_IT_EOP
);

263 
	`__HAL_FLASH_ENABLE_IT
(
FLASH_IT_ERR
);

266 
	`__HAL_FLASH_CLEAR_FLAG
(
FLASH_FLAG_EOP
 | 
FLASH_FLAG_OPERR
 | 
FLASH_FLAG_WRPERR
 |\

267 
FLASH_FLAG_PGAERR
 | 
FLASH_FLAG_PGPERR
| 
FLASH_FLAG_PGSERR
);

269 if(
pE¿£In™
->
Ty³E¿£
 =ð
FLASH_TYPEERASE_MASSERASE
)

272 
pFÏsh
.
Proûdu»OnGošg
 = 
FLASH_PROC_MASSERASE
;

273 
pFÏsh
.
Bªk
 = 
pE¿£In™
->
Bªks
;

274 
	`FLASH_MassE¿£
((
ušt8_t
è
pE¿£In™
->
VÞgeRªge
,…E¿£In™->
Bªks
);

281 
	`as£¹_·¿m
(
	`IS_FLASH_NBSECTORS
(
pE¿£In™
->
NbSeùÜs
 +…E¿£In™->
SeùÜ
));

283 
pFÏsh
.
Proûdu»OnGošg
 = 
FLASH_PROC_SECTERASE
;

284 
pFÏsh
.
NbSeùÜsToE¿£
 = 
pE¿£In™
->
NbSeùÜs
;

285 
pFÏsh
.
SeùÜ
 = 
pE¿£In™
->Sector;

286 
pFÏsh
.
VÞgeFÜE¿£
 = (
ušt8_t
)
pE¿£In™
->
VÞgeRªge
;

289 
	`FLASH_E¿£_SeùÜ
(
pE¿£In™
->
SeùÜ
,…E¿£In™->
VÞgeRªge
);

292  
¡©us
;

293 
	}
}

302 
HAL_StusTy³Def
 
	$HAL_FLASHEx_OBProg¿m
(
FLASH_OBProg¿mIn™Ty³Def
 *
pOBIn™
)

304 
HAL_StusTy³Def
 
¡©us
 = 
HAL_ERROR
;

307 
	`__HAL_LOCK
(&
pFÏsh
);

310 
	`as£¹_·¿m
(
	`IS_OPTIONBYTE
(
pOBIn™
->
O±iÚTy³
));

313 if((
pOBIn™
->
O±iÚTy³
 & 
OPTIONBYTE_WRP
) == OPTIONBYTE_WRP)

315 
	`as£¹_·¿m
(
	`IS_WRPSTATE
(
pOBIn™
->
WRPS‹
));

316 if(
pOBIn™
->
WRPS‹
 =ð
OB_WRPSTATE_ENABLE
)

319 
¡©us
 = 
	`FLASH_OB_EÇbËWRP
(
pOBIn™
->
WRPSeùÜ
,…OBIn™->
Bªks
);

324 
¡©us
 = 
	`FLASH_OB_Di§bËWRP
(
pOBIn™
->
WRPSeùÜ
,…OBIn™->
Bªks
);

329 if((
pOBIn™
->
O±iÚTy³
 & 
OPTIONBYTE_RDP
) == OPTIONBYTE_RDP)

331 
¡©us
 = 
	`FLASH_OB_RDP_Lev–CÚfig
(
pOBIn™
->
RDPLev–
);

335 if((
pOBIn™
->
O±iÚTy³
 & 
OPTIONBYTE_USER
) == OPTIONBYTE_USER)

337 
¡©us
 = 
	`FLASH_OB_U£rCÚfig
(
pOBIn™
->
USERCÚfig
&
OB_IWDG_SW
,

338 
pOBIn™
->
USERCÚfig
&
OB_STOP_NO_RST
,

339 
pOBIn™
->
USERCÚfig
&
OB_STDBY_NO_RST
);

343 if((
pOBIn™
->
O±iÚTy³
 & 
OPTIONBYTE_BOR
) == OPTIONBYTE_BOR)

345 
¡©us
 = 
	`FLASH_OB_BOR_Lev–CÚfig
(
pOBIn™
->
BORLev–
);

349 
	`__HAL_UNLOCK
(&
pFÏsh
);

351  
¡©us
;

352 
	}
}

361 
	$HAL_FLASHEx_OBG‘CÚfig
(
FLASH_OBProg¿mIn™Ty³Def
 *
pOBIn™
)

363 
pOBIn™
->
O±iÚTy³
 = 
OPTIONBYTE_WRP
 | 
OPTIONBYTE_RDP
 | 
OPTIONBYTE_USER
 | 
OPTIONBYTE_BOR
;

366 
pOBIn™
->
WRPSeùÜ
 = (
ušt32_t
)
	`FLASH_OB_G‘WRP
();

369 
pOBIn™
->
RDPLev–
 = (
ušt32_t
)
	`FLASH_OB_G‘RDP
();

372 
pOBIn™
->
USERCÚfig
 = (
ušt8_t
)
	`FLASH_OB_G‘U£r
();

375 
pOBIn™
->
BORLev–
 = (
ušt32_t
)
	`FLASH_OB_G‘BOR
();

376 
	}
}

378 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

379 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
) ||\

380 
defšed
(
STM32F410Rx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469xx
) ||\

381 
defšed
(
STM32F479xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
) ||\

382 
defšed
(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| 
	$defšed
(
STM32F423xx
)

390 
HAL_StusTy³Def
 
	$HAL_FLASHEx_AdvOBProg¿m
 (
FLASH_AdvOBProg¿mIn™Ty³Def
 *
pAdvOBIn™
)

392 
HAL_StusTy³Def
 
¡©us
 = 
HAL_ERROR
;

395 
	`as£¹_·¿m
(
	`IS_OBEX
(
pAdvOBIn™
->
O±iÚTy³
));

398 if(((
pAdvOBIn™
->
O±iÚTy³
è& 
OPTIONBYTE_PCROP
) == OPTIONBYTE_PCROP)

401 
	`as£¹_·¿m
(
	`IS_PCROPSTATE
(
pAdvOBIn™
->
PCROPS‹
));

402 if((
pAdvOBIn™
->
PCROPS‹
è=ð
OB_PCROP_STATE_ENABLE
)

405 #ià
	`defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
) ||\

406 
	`defšed
(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
) ||\

407 
	`defšed
(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

408 
¡©us
 = 
	`FLASH_OB_EÇbËPCROP
(
pAdvOBIn™
->
SeùÜs
);

410 
¡©us
 = 
	`FLASH_OB_EÇbËPCROP
(
pAdvOBIn™
->
SeùÜsBªk1
,…AdvOBIn™->
SeùÜsBªk2
,…AdvOBIn™->
Bªks
);

412 
STM32F413xx
 || 
STM32F423xx
 */

417 #ià
	`defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
) ||\

418 
	`defšed
(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
) ||\

419 
	`defšed
(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

420 
¡©us
 = 
	`FLASH_OB_Di§bËPCROP
(
pAdvOBIn™
->
SeùÜs
);

422 
¡©us
 = 
	`FLASH_OB_Di§bËPCROP
(
pAdvOBIn™
->
SeùÜsBªk1
,…AdvOBIn™->
SeùÜsBªk2
,…AdvOBIn™->
Bªks
);

424 
STM32F413xx
 || 
STM32F423xx
 */

428 #ià
	`defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

430 if(((
pAdvOBIn™
->
O±iÚTy³
è& 
OPTIONBYTE_BOOTCONFIG
) == OPTIONBYTE_BOOTCONFIG)

432 
¡©us
 = 
	`FLASH_OB_BoÙCÚfig
(
pAdvOBIn™
->
BoÙCÚfig
);

436  
¡©us
;

437 
	}
}

446 
	$HAL_FLASHEx_AdvOBG‘CÚfig
(
FLASH_AdvOBProg¿mIn™Ty³Def
 *
pAdvOBIn™
)

448 #ià
	`defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
) ||\

449 
	`defšed
(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
) ||\

450 
	`defšed
(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

452 
pAdvOBIn™
->
SeùÜs
 = (*(
__IO
 
ušt16_t
 *)(
OPTCR_BYTE2_ADDRESS
));

455 
pAdvOBIn™
->
SeùÜsBªk1
 = (*(
__IO
 
ušt16_t
 *)(
OPTCR_BYTE2_ADDRESS
));

458 
pAdvOBIn™
->
SeùÜsBªk2
 = (*(
__IO
 
ušt16_t
 *)(
OPTCR1_BYTE2_ADDRESS
));

461 
pAdvOBIn™
->
BoÙCÚfig
 = *(
__IO
 
ušt8_t
 *)
OPTCR_BYTE0_ADDRESS
;

463 
STM32F413xx
 || 
STM32F423xx
 */

464 
	}
}

478 
HAL_StusTy³Def
 
	$HAL_FLASHEx_OB_S–eùPCROP
()

480 
ušt8_t
 
ÝtiÚtmp
 = 0xFF;

483 
ÝtiÚtmp
 = (
ušt8_t
)((*(
__IO
 ušt8_ˆ*)
OPTCR_BYTE3_ADDRESS
) & (uint8_t)0x7F);

486 *(
__IO
 
ušt8_t
 *)
OPTCR_BYTE3_ADDRESS
 = (ušt8_t)(
OB_PCROP_SELECTED
 | 
ÝtiÚtmp
);

488  
HAL_OK
;

489 
	}
}

503 
HAL_StusTy³Def
 
	$HAL_FLASHEx_OB_DeS–eùPCROP
()

505 
ušt8_t
 
ÝtiÚtmp
 = 0xFF;

508 
ÝtiÚtmp
 = (
ušt8_t
)((*(
__IO
 ušt8_ˆ*)
OPTCR_BYTE3_ADDRESS
) & (uint8_t)0x7F);

511 *(
__IO
 
ušt8_t
 *)
OPTCR_BYTE3_ADDRESS
 = (ušt8_t)(
OB_PCROP_DESELECTED
 | 
ÝtiÚtmp
);

513  
HAL_OK
;

514 
	}
}

516 
	gSTM32F411xE
 || 
	gSTM32F469xx
 || 
	gSTM32F479xx
 || 
	gSTM32F412Zx
 || 
	gSTM32F412Vx
 || 
	gSTM32F412Rx
 || 
	gSTM32F412Cx
 ||

517 
	gSTM32F413xx
 || 
	gSTM32F423xx
 */

519 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
)|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

525 
ušt16_t
 
	$HAL_FLASHEx_OB_G‘Bªk2WRP
()

528  (*(
__IO
 
ušt16_t
 *)(
OPTCR1_BYTE2_ADDRESS
));

529 
	}
}

536 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

558 
	$FLASH_MassE¿£
(
ušt8_t
 
VÞgeRªge
, 
ušt32_t
 
Bªks
)

561 
	`as£¹_·¿m
(
	`IS_VOLTAGERANGE
(
VÞgeRªge
));

562 
	`as£¹_·¿m
(
	`IS_FLASH_BANK
(
Bªks
));

565 
	`CLEAR_BIT
(
FLASH
->
CR
, 
FLASH_CR_PSIZE
);

567 if(
Bªks
 =ð
FLASH_BANK_BOTH
)

570 
FLASH
->
CR
 |ð
FLASH_MER_BIT
;

572 if(
Bªks
 =ð
FLASH_BANK_1
)

575 
FLASH
->
CR
 |ð
FLASH_CR_MER1
;

580 
FLASH
->
CR
 |ð
FLASH_CR_MER2
;

582 
FLASH
->
CR
 |ð
FLASH_CR_STRT
 | ((
ušt32_t
)
VÞgeRªge
 <<8U);

583 
	}
}

602 
	$FLASH_E¿£_SeùÜ
(
ušt32_t
 
SeùÜ
, 
ušt8_t
 
VÞgeRªge
)

604 
ušt32_t
 
tmp_psize
 = 0U;

607 
	`as£¹_·¿m
(
	`IS_FLASH_SECTOR
(
SeùÜ
));

608 
	`as£¹_·¿m
(
	`IS_VOLTAGERANGE
(
VÞgeRªge
));

610 if(
VÞgeRªge
 =ð
FLASH_VOLTAGE_RANGE_1
)

612 
tmp_psize
 = 
FLASH_PSIZE_BYTE
;

614 if(
VÞgeRªge
 =ð
FLASH_VOLTAGE_RANGE_2
)

616 
tmp_psize
 = 
FLASH_PSIZE_HALF_WORD
;

618 if(
VÞgeRªge
 =ð
FLASH_VOLTAGE_RANGE_3
)

620 
tmp_psize
 = 
FLASH_PSIZE_WORD
;

624 
tmp_psize
 = 
FLASH_PSIZE_DOUBLE_WORD
;

628 if(
SeùÜ
 > 
FLASH_SECTOR_11
)

630 
SeùÜ
 += 4U;

633 
	`CLEAR_BIT
(
FLASH
->
CR
, 
FLASH_CR_PSIZE
);

634 
FLASH
->
CR
 |ð
tmp_psize
;

635 
	`CLEAR_BIT
(
FLASH
->
CR
, 
FLASH_CR_SNB
);

636 
FLASH
->
CR
 |ð
FLASH_CR_SER
 | (
SeùÜ
 << 
FLASH_CR_SNB_Pos
);

637 
FLASH
->
CR
 |ð
FLASH_CR_STRT
;

638 
	}
}

662 
HAL_StusTy³Def
 
	$FLASH_OB_EÇbËWRP
(
ušt32_t
 
WRPSeùÜ
, ušt32_ˆ
Bªks
)

664 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

667 
	`as£¹_·¿m
(
	`IS_OB_WRP_SECTOR
(
WRPSeùÜ
));

668 
	`as£¹_·¿m
(
	`IS_FLASH_BANK
(
Bªks
));

671 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

673 if(
¡©us
 =ð
HAL_OK
)

675 if(((
WRPSeùÜ
 =ð
OB_WRP_SECTOR_AÎ
è&& ((
Bªks
 =ð
FLASH_BANK_1
è|| (Bªk =ð
FLASH_BANK_BOTH
))) ||

676 (
WRPSeùÜ
 < 
OB_WRP_SECTOR_12
))

678 if(
WRPSeùÜ
 =ð
OB_WRP_SECTOR_AÎ
)

681 *(
__IO
 
ušt16_t
*)
OPTCR_BYTE2_ADDRESS
 &ð(~(
WRPSeùÜ
>>12));

686 *(
__IO
 
ušt16_t
*)
OPTCR_BYTE2_ADDRESS
 &ð(~
WRPSeùÜ
);

692 *(
__IO
 
ušt16_t
*)
OPTCR1_BYTE2_ADDRESS
 &ð(~(
WRPSeùÜ
>>12));

696 if((
WRPSeùÜ
 =ð
OB_WRP_SECTOR_AÎ
è&& (
Bªks
 =ð
FLASH_BANK_BOTH
))

699 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

701 if(
¡©us
 =ð
HAL_OK
)

703 *(
__IO
 
ušt16_t
*)
OPTCR1_BYTE2_ADDRESS
 &ð(~(
WRPSeùÜ
>>12));

708  
¡©us
;

709 
	}
}

733 
HAL_StusTy³Def
 
	$FLASH_OB_Di§bËWRP
(
ušt32_t
 
WRPSeùÜ
, ušt32_ˆ
Bªks
)

735 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

738 
	`as£¹_·¿m
(
	`IS_OB_WRP_SECTOR
(
WRPSeùÜ
));

739 
	`as£¹_·¿m
(
	`IS_FLASH_BANK
(
Bªks
));

742 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

744 if(
¡©us
 =ð
HAL_OK
)

746 if(((
WRPSeùÜ
 =ð
OB_WRP_SECTOR_AÎ
è&& ((
Bªks
 =ð
FLASH_BANK_1
è|| (Bªk =ð
FLASH_BANK_BOTH
))) ||

747 (
WRPSeùÜ
 < 
OB_WRP_SECTOR_12
))

749 if(
WRPSeùÜ
 =ð
OB_WRP_SECTOR_AÎ
)

752 *(
__IO
 
ušt16_t
*)
OPTCR_BYTE2_ADDRESS
 |ð(ušt16_t)(
WRPSeùÜ
>>12);

757 *(
__IO
 
ušt16_t
*)
OPTCR_BYTE2_ADDRESS
 |ð(ušt16_t)
WRPSeùÜ
;

763 *(
__IO
 
ušt16_t
*)
OPTCR1_BYTE2_ADDRESS
 |ð(ušt16_t)(
WRPSeùÜ
>>12);

767 if((
WRPSeùÜ
 =ð
OB_WRP_SECTOR_AÎ
è&& (
Bªks
 =ð
FLASH_BANK_BOTH
))

770 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

772 if(
¡©us
 =ð
HAL_OK
)

774 *(
__IO
 
ušt16_t
*)
OPTCR1_BYTE2_ADDRESS
 |ð(ušt16_t)(
WRPSeùÜ
>>12);

780  
¡©us
;

781 
	}
}

794 
HAL_StusTy³Def
 
	$FLASH_OB_BoÙCÚfig
(
ušt8_t
 
BoÙCÚfig
)

796 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

799 
	`as£¹_·¿m
(
	`IS_OB_BOOT
(
BoÙCÚfig
));

802 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

804 if(
¡©us
 =ð
HAL_OK
)

807 *(
__IO
 
ušt8_t
 *)
OPTCR_BYTE0_ADDRESS
 &ð(~
FLASH_OPTCR_BFB2
);

808 *(
__IO
 
ušt8_t
 *)
OPTCR_BYTE0_ADDRESS
 |ð
BoÙCÚfig
;

811  
¡©us
;

812 
	}
}

834 
HAL_StusTy³Def
 
	$FLASH_OB_EÇbËPCROP
(
ušt32_t
 
SeùÜBªk1
, ušt32_ˆ
SeùÜBªk2
, ušt32_ˆ
Bªks
)

836 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

838 
	`as£¹_·¿m
(
	`IS_FLASH_BANK
(
Bªks
));

841 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

843 if(
¡©us
 =ð
HAL_OK
)

845 if((
Bªks
 =ð
FLASH_BANK_1
è|| (Bªk =ð
FLASH_BANK_BOTH
))

847 
	`as£¹_·¿m
(
	`IS_OB_PCROP
(
SeùÜBªk1
));

849 *(
__IO
 
ušt16_t
*)
OPTCR_BYTE2_ADDRESS
 |ð(ušt16_t)
SeùÜBªk1
;

853 
	`as£¹_·¿m
(
	`IS_OB_PCROP
(
SeùÜBªk2
));

855 *(
__IO
 
ušt16_t
*)
OPTCR1_BYTE2_ADDRESS
 |ð(ušt16_t)
SeùÜBªk2
;

859 if(
Bªks
 =ð
FLASH_BANK_BOTH
)

861 
	`as£¹_·¿m
(
	`IS_OB_PCROP
(
SeùÜBªk2
));

863 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

865 if(
¡©us
 =ð
HAL_OK
)

868 *(
__IO
 
ušt16_t
*)
OPTCR1_BYTE2_ADDRESS
 |ð(ušt16_t)
SeùÜBªk2
;

874  
¡©us
;

875 
	}
}

898 
HAL_StusTy³Def
 
	$FLASH_OB_Di§bËPCROP
(
ušt32_t
 
SeùÜBªk1
, ušt32_ˆ
SeùÜBªk2
, ušt32_ˆ
Bªks
)

900 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

903 
	`as£¹_·¿m
(
	`IS_FLASH_BANK
(
Bªks
));

906 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

908 if(
¡©us
 =ð
HAL_OK
)

910 if((
Bªks
 =ð
FLASH_BANK_1
è|| (Bªk =ð
FLASH_BANK_BOTH
))

912 
	`as£¹_·¿m
(
	`IS_OB_PCROP
(
SeùÜBªk1
));

914 *(
__IO
 
ušt16_t
*)
OPTCR_BYTE2_ADDRESS
 &ð(~
SeùÜBªk1
);

919 
	`as£¹_·¿m
(
	`IS_OB_PCROP
(
SeùÜBªk2
));

920 *(
__IO
 
ušt16_t
*)
OPTCR1_BYTE2_ADDRESS
 &ð(~
SeùÜBªk2
);

924 if(
Bªks
 =ð
FLASH_BANK_BOTH
)

926 
	`as£¹_·¿m
(
	`IS_OB_PCROP
(
SeùÜBªk2
));

928 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

930 if(
¡©us
 =ð
HAL_OK
)

933 *(
__IO
 
ušt16_t
*)
OPTCR1_BYTE2_ADDRESS
 &ð(~
SeùÜBªk2
);

939  
¡©us
;

941 
	}
}

945 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
) ||\

946 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
) ||\

947 
defšed
(
STM32F410Rx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F412Zx
) ||\

948 
defšed
(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
) ||\

949 
	$defšed
(
STM32F423xx
)

969 
	$FLASH_MassE¿£
(
ušt8_t
 
VÞgeRªge
, 
ušt32_t
 
Bªks
)

972 
	`as£¹_·¿m
(
	`IS_VOLTAGERANGE
(
VÞgeRªge
));

973 
	`as£¹_·¿m
(
	`IS_FLASH_BANK
(
Bªks
));

976 
	`CLEAR_BIT
(
FLASH
->
CR
, 
FLASH_CR_PSIZE
);

977 
FLASH
->
CR
 |ð
FLASH_CR_MER
;

978 
FLASH
->
CR
 |ð
FLASH_CR_STRT
 | ((
ušt32_t
)
VÞgeRªge
 <<8U);

979 
	}
}

998 
	$FLASH_E¿£_SeùÜ
(
ušt32_t
 
SeùÜ
, 
ušt8_t
 
VÞgeRªge
)

1000 
ušt32_t
 
tmp_psize
 = 0U;

1003 
	`as£¹_·¿m
(
	`IS_FLASH_SECTOR
(
SeùÜ
));

1004 
	`as£¹_·¿m
(
	`IS_VOLTAGERANGE
(
VÞgeRªge
));

1006 if(
VÞgeRªge
 =ð
FLASH_VOLTAGE_RANGE_1
)

1008 
tmp_psize
 = 
FLASH_PSIZE_BYTE
;

1010 if(
VÞgeRªge
 =ð
FLASH_VOLTAGE_RANGE_2
)

1012 
tmp_psize
 = 
FLASH_PSIZE_HALF_WORD
;

1014 if(
VÞgeRªge
 =ð
FLASH_VOLTAGE_RANGE_3
)

1016 
tmp_psize
 = 
FLASH_PSIZE_WORD
;

1020 
tmp_psize
 = 
FLASH_PSIZE_DOUBLE_WORD
;

1024 
	`CLEAR_BIT
(
FLASH
->
CR
, 
FLASH_CR_PSIZE
);

1025 
FLASH
->
CR
 |ð
tmp_psize
;

1026 
	`CLEAR_BIT
(
FLASH
->
CR
, 
FLASH_CR_SNB
);

1027 
FLASH
->
CR
 |ð
FLASH_CR_SER
 | (
SeùÜ
 << 
FLASH_CR_SNB_Pos
);

1028 
FLASH
->
CR
 |ð
FLASH_CR_STRT
;

1029 
	}
}

1048 
HAL_StusTy³Def
 
	$FLASH_OB_EÇbËWRP
(
ušt32_t
 
WRPSeùÜ
, ušt32_ˆ
Bªks
)

1050 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

1053 
	`as£¹_·¿m
(
	`IS_OB_WRP_SECTOR
(
WRPSeùÜ
));

1054 
	`as£¹_·¿m
(
	`IS_FLASH_BANK
(
Bªks
));

1057 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

1059 if(
¡©us
 =ð
HAL_OK
)

1061 *(
__IO
 
ušt16_t
*)
OPTCR_BYTE2_ADDRESS
 &ð(~
WRPSeùÜ
);

1064  
¡©us
;

1065 
	}
}

1084 
HAL_StusTy³Def
 
	$FLASH_OB_Di§bËWRP
(
ušt32_t
 
WRPSeùÜ
, ušt32_ˆ
Bªks
)

1086 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

1089 
	`as£¹_·¿m
(
	`IS_OB_WRP_SECTOR
(
WRPSeùÜ
));

1090 
	`as£¹_·¿m
(
	`IS_FLASH_BANK
(
Bªks
));

1093 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

1095 if(
¡©us
 =ð
HAL_OK
)

1097 *(
__IO
 
ušt16_t
*)
OPTCR_BYTE2_ADDRESS
 |ð(ušt16_t)
WRPSeùÜ
;

1100  
¡©us
;

1101 
	}
}

1103 
	gSTM32F413xx
 || 
	gSTM32F423xx
 */

1105 #ià
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
) ||\

1106 
defšed
(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
) ||\

1107 
defšed
(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| 
	$defšed
(
STM32F423xx
)

1117 
HAL_StusTy³Def
 
	$FLASH_OB_EÇbËPCROP
(
ušt32_t
 
SeùÜ
)

1119 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

1122 
	`as£¹_·¿m
(
	`IS_OB_PCROP
(
SeùÜ
));

1125 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

1127 if(
¡©us
 =ð
HAL_OK
)

1129 *(
__IO
 
ušt16_t
*)
OPTCR_BYTE2_ADDRESS
 |ð(ušt16_t)
SeùÜ
;

1132  
¡©us
;

1133 
	}
}

1145 
HAL_StusTy³Def
 
	$FLASH_OB_Di§bËPCROP
(
ušt32_t
 
SeùÜ
)

1147 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

1150 
	`as£¹_·¿m
(
	`IS_OB_PCROP
(
SeùÜ
));

1153 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

1155 if(
¡©us
 =ð
HAL_OK
)

1157 *(
__IO
 
ušt16_t
*)
OPTCR_BYTE2_ADDRESS
 &ð(~
SeùÜ
);

1160  
¡©us
;

1162 
	}
}

1164 
	gSTM32F413xx
 || 
	gSTM32F423xx
 */

1178 
HAL_StusTy³Def
 
	$FLASH_OB_RDP_Lev–CÚfig
(
ušt8_t
 
Lev–
)

1180 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

1183 
	`as£¹_·¿m
(
	`IS_OB_RDP_LEVEL
(
Lev–
));

1186 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

1188 if(
¡©us
 =ð
HAL_OK
)

1190 *(
__IO
 
ušt8_t
*)
OPTCR_BYTE1_ADDRESS
 = 
Lev–
;

1193  
¡©us
;

1194 
	}
}

1212 
HAL_StusTy³Def
 
	$FLASH_OB_U£rCÚfig
(
ušt8_t
 
Iwdg
, ušt8_ˆ
StÝ
, ušt8_ˆ
Stdby
)

1214 
ušt8_t
 
ÝtiÚtmp
 = 0xFF;

1215 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

1218 
	`as£¹_·¿m
(
	`IS_OB_IWDG_SOURCE
(
Iwdg
));

1219 
	`as£¹_·¿m
(
	`IS_OB_STOP_SOURCE
(
StÝ
));

1220 
	`as£¹_·¿m
(
	`IS_OB_STDBY_SOURCE
(
Stdby
));

1223 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

1225 if(
¡©us
 =ð
HAL_OK
)

1228 
ÝtiÚtmp
 = (
ušt8_t
)((*(
__IO
 ušt8_ˆ*)
OPTCR_BYTE0_ADDRESS
) & (uint8_t)0x1F);

1231 *(
__IO
 
ušt8_t
 *)
OPTCR_BYTE0_ADDRESS
 = 
Iwdg
 | (ušt8_t)(
Stdby
 | (ušt8_t)(
StÝ
 | ((ušt8_t)
ÝtiÚtmp
)));

1234  
¡©us
;

1235 
	}
}

1247 
HAL_StusTy³Def
 
	$FLASH_OB_BOR_Lev–CÚfig
(
ušt8_t
 
Lev–
)

1250 
	`as£¹_·¿m
(
	`IS_OB_BOR_LEVEL
(
Lev–
));

1253 *(
__IO
 
ušt8_t
 *)
OPTCR_BYTE0_ADDRESS
 &ð(~
FLASH_OPTCR_BOR_LEV
);

1254 *(
__IO
 
ušt8_t
 *)
OPTCR_BYTE0_ADDRESS
 |ð
Lev–
;

1256  
HAL_OK
;

1258 
	}
}

1265 
ušt8_t
 
	$FLASH_OB_G‘U£r
()

1268  ((
ušt8_t
)(
FLASH
->
OPTCR
 & 0xE0));

1269 
	}
}

1275 
ušt16_t
 
	$FLASH_OB_G‘WRP
()

1278  (*(
__IO
 
ušt16_t
 *)(
OPTCR_BYTE2_ADDRESS
));

1279 
	}
}

1289 
ušt8_t
 
	$FLASH_OB_G‘RDP
()

1291 
ušt8_t
 
»ad¡©us
 = 
OB_RDP_LEVEL_0
;

1293 if((*(
__IO
 
ušt8_t
*)(
OPTCR_BYTE1_ADDRESS
è=ð(ušt8_t)
OB_RDP_LEVEL_2
))

1295 
»ad¡©us
 = 
OB_RDP_LEVEL_2
;

1297 if((*(
__IO
 
ušt8_t
*)(
OPTCR_BYTE1_ADDRESS
è=ð(ušt8_t)
OB_RDP_LEVEL_1
))

1299 
»ad¡©us
 = 
OB_RDP_LEVEL_1
;

1303 
»ad¡©us
 = 
OB_RDP_LEVEL_0
;

1306  
»ad¡©us
;

1307 
	}
}

1317 
ušt8_t
 
	$FLASH_OB_G‘BOR
()

1320  (
ušt8_t
)(*(
__IO
 ušt8_ˆ*)(
OPTCR_BYTE0_ADDRESS
) & (uint8_t)0x0C);

1321 
	}
}

1327 
	$FLASH_FlushCaches
()

1330 if(
	`READ_BIT
(
FLASH
->
ACR
, 
FLASH_ACR_ICEN
)!ð
RESET
)

1333 
	`__HAL_FLASH_INSTRUCTION_CACHE_DISABLE
();

1335 
	`__HAL_FLASH_INSTRUCTION_CACHE_RESET
();

1337 
	`__HAL_FLASH_INSTRUCTION_CACHE_ENABLE
();

1341 if(
	`READ_BIT
(
FLASH
->
ACR
, 
FLASH_ACR_DCEN
è!ð
RESET
)

1344 
	`__HAL_FLASH_DATA_CACHE_DISABLE
();

1346 
	`__HAL_FLASH_DATA_CACHE_RESET
();

1348 
	`__HAL_FLASH_DATA_CACHE_ENABLE
();

1350 
	}
}

	@Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ramfunc.c

65 
	~"¡m32f4xx_h®.h
"

75 #ifdeà
HAL_FLASH_MODULE_ENABLED


76 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
) || \

77 
defšed
(
STM32F412Rx
è|| 
	$defšed
(
STM32F412Cx
)

112 
__RAM_FUNC
 
HAL_StusTy³Def
 
	$HAL_FLASHEx_StÝFÏshIÁ”çûClk
()

115 
	`__HAL_RCC_PWR_CLK_ENABLE
();

117 
	`SET_BIT
(
PWR
->
CR
, 
PWR_CR_FISSR
);

119  
HAL_OK
;

120 
	}
}

129 
__RAM_FUNC
 
HAL_StusTy³Def
 
	$HAL_FLASHEx_S¹FÏshIÁ”çûClk
()

132 
	`__HAL_RCC_PWR_CLK_ENABLE
();

134 
	`CLEAR_BIT
(
PWR
->
CR
, 
PWR_CR_FISSR
);

136  
HAL_OK
;

137 
	}
}

146 
__RAM_FUNC
 
HAL_StusTy³Def
 
	$HAL_FLASHEx_EÇbËFÏshSË•Mode
()

149 
	`__HAL_RCC_PWR_CLK_ENABLE
();

151 
	`SET_BIT
(
PWR
->
CR
, 
PWR_CR_FMSSR
);

153  
HAL_OK
;

154 
	}
}

163 
__RAM_FUNC
 
HAL_StusTy³Def
 
	$HAL_FLASHEx_Di§bËFÏshSË•Mode
()

166 
	`__HAL_RCC_PWR_CLK_ENABLE
();

168 
	`CLEAR_BIT
(
PWR
->
CR
, 
PWR_CR_FMSSR
);

170  
HAL_OK
;

171 
	}
}

	@Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_gpio.c

124 
	~"¡m32f4xx_h®.h
"

135 #ifdeà
HAL_GPIO_MODULE_ENABLED


142 
	#GPIO_MODE
 0x00000003U

	)

143 
	#EXTI_MODE
 0x10000000U

	)

144 
	#GPIO_MODE_IT
 0x00010000U

	)

145 
	#GPIO_MODE_EVT
 0x00020000U

	)

146 
	#RISING_EDGE
 0x00100000U

	)

147 
	#FALLING_EDGE
 0x00200000U

	)

148 
	#GPIO_OUTPUT_TYPE
 0x00000010U

	)

150 
	#GPIO_NUMBER
 16U

	)

187 
	$HAL_GPIO_In™
(
GPIO_Ty³Def
 *
GPIOx
, 
GPIO_In™Ty³Def
 *
GPIO_In™
)

189 
ušt32_t
 
pos™iÚ
;

190 
ušt32_t
 
iÝos™iÚ
 = 0x00U;

191 
ušt32_t
 
iocu¼’t
 = 0x00U;

192 
ušt32_t
 
‹mp
 = 0x00U;

195 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_INSTANCE
(
GPIOx
));

196 
	`as£¹_·¿m
(
	`IS_GPIO_PIN
(
GPIO_In™
->
Pš
));

197 
	`as£¹_·¿m
(
	`IS_GPIO_MODE
(
GPIO_In™
->
Mode
));

198 
	`as£¹_·¿m
(
	`IS_GPIO_PULL
(
GPIO_In™
->
PuÎ
));

201 
pos™iÚ
 = 0U;…os™iÚ < 
GPIO_NUMBER
;…osition++)

204 
iÝos™iÚ
 = 0x01U << 
pos™iÚ
;

206 
iocu¼’t
 = (
ušt32_t
)(
GPIO_In™
->
Pš
è& 
iÝos™iÚ
;

208 if(
iocu¼’t
 =ð
iÝos™iÚ
)

212 if((
GPIO_In™
->
Mode
 =ð
GPIO_MODE_AF_PP
è|| (GPIO_In™->Mod=ð
GPIO_MODE_AF_OD
))

215 
	`as£¹_·¿m
(
	`IS_GPIO_AF
(
GPIO_In™
->
AÉ”Ç‹
));

217 
‹mp
 = 
GPIOx
->
AFR
[
pos™iÚ
 >> 3U];

218 
‹mp
 &ð~(0xFU << ((
ušt32_t
)(
pos™iÚ
 & 0x07U) * 4U)) ;

219 
‹mp
 |ð((
ušt32_t
)(
GPIO_In™
->
AÉ”Ç‹
è<< (((ušt32_t)
pos™iÚ
 & 0x07U) * 4U));

220 
GPIOx
->
AFR
[
pos™iÚ
 >> 3U] = 
‹mp
;

224 
‹mp
 = 
GPIOx
->
MODER
;

225 
‹mp
 &ð~(
GPIO_MODER_MODER0
 << (
pos™iÚ
 * 2U));

226 
‹mp
 |ð((
GPIO_In™
->
Mode
 & 
GPIO_MODE
è<< (
pos™iÚ
 * 2U));

227 
GPIOx
->
MODER
 = 
‹mp
;

230 if((
GPIO_In™
->
Mode
 =ð
GPIO_MODE_OUTPUT_PP
è|| (GPIO_In™->Mod=ð
GPIO_MODE_AF_PP
) ||

231 (
GPIO_In™
->
Mode
 =ð
GPIO_MODE_OUTPUT_OD
è|| (GPIO_In™->Mod=ð
GPIO_MODE_AF_OD
))

234 
	`as£¹_·¿m
(
	`IS_GPIO_SPEED
(
GPIO_In™
->
S³ed
));

236 
‹mp
 = 
GPIOx
->
OSPEEDR
;

237 
‹mp
 &ð~(
GPIO_OSPEEDER_OSPEEDR0
 << (
pos™iÚ
 * 2U));

238 
‹mp
 |ð(
GPIO_In™
->
S³ed
 << (
pos™iÚ
 * 2U));

239 
GPIOx
->
OSPEEDR
 = 
‹mp
;

242 
‹mp
 = 
GPIOx
->
OTYPER
;

243 
‹mp
 &ð~(
GPIO_OTYPER_OT_0
 << 
pos™iÚ
) ;

244 
‹mp
 |ð(((
GPIO_In™
->
Mode
 & 
GPIO_OUTPUT_TYPE
è>> 4Uè<< 
pos™iÚ
);

245 
GPIOx
->
OTYPER
 = 
‹mp
;

249 
‹mp
 = 
GPIOx
->
PUPDR
;

250 
‹mp
 &ð~(
GPIO_PUPDR_PUPDR0
 << (
pos™iÚ
 * 2U));

251 
‹mp
 |ð((
GPIO_In™
->
PuÎ
è<< (
pos™iÚ
 * 2U));

252 
GPIOx
->
PUPDR
 = 
‹mp
;

256 if((
GPIO_In™
->
Mode
 & 
EXTI_MODE
) == EXTI_MODE)

259 
	`__HAL_RCC_SYSCFG_CLK_ENABLE
();

261 
‹mp
 = 
SYSCFG
->
EXTICR
[
pos™iÚ
 >> 2U];

262 
‹mp
 &ð~(0x0FU << (4U * (
pos™iÚ
 & 0x03U)));

263 
‹mp
 |ð((
ušt32_t
)(
	`GPIO_GET_INDEX
(
GPIOx
)è<< (4U * (
pos™iÚ
 & 0x03U)));

264 
SYSCFG
->
EXTICR
[
pos™iÚ
 >> 2U] = 
‹mp
;

267 
‹mp
 = 
EXTI
->
IMR
;

268 
‹mp
 &ð~((
ušt32_t
)
iocu¼’t
);

269 if((
GPIO_In™
->
Mode
 & 
GPIO_MODE_IT
) == GPIO_MODE_IT)

271 
‹mp
 |ð
iocu¼’t
;

273 
EXTI
->
IMR
 = 
‹mp
;

275 
‹mp
 = 
EXTI
->
EMR
;

276 
‹mp
 &ð~((
ušt32_t
)
iocu¼’t
);

277 if((
GPIO_In™
->
Mode
 & 
GPIO_MODE_EVT
) == GPIO_MODE_EVT)

279 
‹mp
 |ð
iocu¼’t
;

281 
EXTI
->
EMR
 = 
‹mp
;

284 
‹mp
 = 
EXTI
->
RTSR
;

285 
‹mp
 &ð~((
ušt32_t
)
iocu¼’t
);

286 if((
GPIO_In™
->
Mode
 & 
RISING_EDGE
) == RISING_EDGE)

288 
‹mp
 |ð
iocu¼’t
;

290 
EXTI
->
RTSR
 = 
‹mp
;

292 
‹mp
 = 
EXTI
->
FTSR
;

293 
‹mp
 &ð~((
ušt32_t
)
iocu¼’t
);

294 if((
GPIO_In™
->
Mode
 & 
FALLING_EDGE
) == FALLING_EDGE)

296 
‹mp
 |ð
iocu¼’t
;

298 
EXTI
->
FTSR
 = 
‹mp
;

302 
	}
}

312 
	$HAL_GPIO_DeIn™
(
GPIO_Ty³Def
 *
GPIOx
, 
ušt32_t
 
GPIO_Pš
)

314 
ušt32_t
 
pos™iÚ
;

315 
ušt32_t
 
iÝos™iÚ
 = 0x00U;

316 
ušt32_t
 
iocu¼’t
 = 0x00U;

317 
ušt32_t
 
tmp
 = 0x00U;

320 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_INSTANCE
(
GPIOx
));

323 
pos™iÚ
 = 0U;…os™iÚ < 
GPIO_NUMBER
;…osition++)

326 
iÝos™iÚ
 = 0x01U << 
pos™iÚ
;

328 
iocu¼’t
 = (
GPIO_Pš
è& 
iÝos™iÚ
;

330 if(
iocu¼’t
 =ð
iÝos™iÚ
)

334 
GPIOx
->
MODER
 &ð~(
GPIO_MODER_MODER0
 << (
pos™iÚ
 * 2U));

337 
GPIOx
->
AFR
[
pos™iÚ
 >> 3U] &ð~(0xFU << ((
ušt32_t
)(position & 0x07U) * 4U)) ;

340 
GPIOx
->
OSPEEDR
 &ð~(
GPIO_OSPEEDER_OSPEEDR0
 << (
pos™iÚ
 * 2U));

343 
GPIOx
->
OTYPER
 &ð~(
GPIO_OTYPER_OT_0
 << 
pos™iÚ
) ;

346 
GPIOx
->
PUPDR
 &ð~(
GPIO_PUPDR_PUPDR0
 << (
pos™iÚ
 * 2U));

349 
tmp
 = 
SYSCFG
->
EXTICR
[
pos™iÚ
 >> 2U];

350 
tmp
 &ð(0x0FU << (4U * (
pos™iÚ
 & 0x03U)));

351 if(
tmp
 =ð((
ušt32_t
)(
	`GPIO_GET_INDEX
(
GPIOx
)è<< (4U * (
pos™iÚ
 & 0x03U))))

354 
tmp
 = 0x0FU << (4U * (
pos™iÚ
 & 0x03U));

355 
SYSCFG
->
EXTICR
[
pos™iÚ
 >> 2U] &ð~
tmp
;

358 
EXTI
->
IMR
 &ð~((
ušt32_t
)
iocu¼’t
);

359 
EXTI
->
EMR
 &ð~((
ušt32_t
)
iocu¼’t
);

362 
EXTI
->
RTSR
 &ð~((
ušt32_t
)
iocu¼’t
);

363 
EXTI
->
FTSR
 &ð~((
ušt32_t
)
iocu¼’t
);

367 
	}
}

393 
GPIO_PšS‹
 
	$HAL_GPIO_R—dPš
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
)

395 
GPIO_PšS‹
 
b™¡©us
;

398 
	`as£¹_·¿m
(
	`IS_GPIO_PIN
(
GPIO_Pš
));

400 if((
GPIOx
->
IDR
 & 
GPIO_Pš
è!ð(
ušt32_t
)
GPIO_PIN_RESET
)

402 
b™¡©us
 = 
GPIO_PIN_SET
;

406 
b™¡©us
 = 
GPIO_PIN_RESET
;

408  
b™¡©us
;

409 
	}
}

428 
	$HAL_GPIO_Wr™ePš
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
, 
GPIO_PšS‹
 
PšS‹
)

431 
	`as£¹_·¿m
(
	`IS_GPIO_PIN
(
GPIO_Pš
));

432 
	`as£¹_·¿m
(
	`IS_GPIO_PIN_ACTION
(
PšS‹
));

434 if(
PšS‹
 !ð
GPIO_PIN_RESET
)

436 
GPIOx
->
BSRR
 = 
GPIO_Pš
;

440 
GPIOx
->
BSRR
 = (
ušt32_t
)
GPIO_Pš
 << 16U;

442 
	}
}

451 
	$HAL_GPIO_ToggËPš
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
)

454 
	`as£¹_·¿m
(
	`IS_GPIO_PIN
(
GPIO_Pš
));

456 
GPIOx
->
ODR
 ^ð
GPIO_Pš
;

457 
	}
}

470 
HAL_StusTy³Def
 
	$HAL_GPIO_LockPš
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
)

472 
__IO
 
ušt32_t
 
tmp
 = 
GPIO_LCKR_LCKK
;

475 
	`as£¹_·¿m
(
	`IS_GPIO_PIN
(
GPIO_Pš
));

478 
tmp
 |ð
GPIO_Pš
;

480 
GPIOx
->
LCKR
 = 
tmp
;

482 
GPIOx
->
LCKR
 = 
GPIO_Pš
;

484 
GPIOx
->
LCKR
 = 
tmp
;

486 
tmp
 = 
GPIOx
->
LCKR
;

488 if((
GPIOx
->
LCKR
 & 
GPIO_LCKR_LCKK
è!ð
RESET
)

490  
HAL_OK
;

494  
HAL_ERROR
;

496 
	}
}

503 
	$HAL_GPIO_EXTI_IRQHªdËr
(
ušt16_t
 
GPIO_Pš
)

506 if(
	`__HAL_GPIO_EXTI_GET_IT
(
GPIO_Pš
è!ð
RESET
)

508 
	`__HAL_GPIO_EXTI_CLEAR_IT
(
GPIO_Pš
);

509 
	`HAL_GPIO_EXTI_C®lback
(
GPIO_Pš
);

511 
	}
}

518 
__w—k
 
	$HAL_GPIO_EXTI_C®lback
(
ušt16_t
 
GPIO_Pš
)

521 
	`UNUSED
(
GPIO_Pš
);

525 
	}
}

	@Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_i2c.c

232 
	~"¡m32f4xx_h®.h
"

243 #ifdeà
HAL_I2C_MODULE_ENABLED


250 
	#I2C_TIMEOUT_FLAG
 35U

	)

251 
	#I2C_TIMEOUT_BUSY_FLAG
 25U

	)

252 
	#I2C_NO_OPTION_FRAME
 0xFFFF0000U

	)

255 
	#I2C_STATE_MSK
 ((
ušt32_t
)((
HAL_I2C_STATE_BUSY_TX
 | 
HAL_I2C_STATE_BUSY_RX
è& (~(ušt32_t)
HAL_I2C_STATE_READY
))è

	)

256 
	#I2C_STATE_NONE
 ((
ušt32_t
)(
HAL_I2C_MODE_NONE
)è

	)

257 
	#I2C_STATE_MASTER_BUSY_TX
 ((
ušt32_t
)((
HAL_I2C_STATE_BUSY_TX
 & 
I2C_STATE_MSK
è| 
HAL_I2C_MODE_MASTER
)è

	)

258 
	#I2C_STATE_MASTER_BUSY_RX
 ((
ušt32_t
)((
HAL_I2C_STATE_BUSY_RX
 & 
I2C_STATE_MSK
è| 
HAL_I2C_MODE_MASTER
)è

	)

259 
	#I2C_STATE_SLAVE_BUSY_TX
 ((
ušt32_t
)((
HAL_I2C_STATE_BUSY_TX
 & 
I2C_STATE_MSK
è| 
HAL_I2C_MODE_SLAVE
)è

	)

260 
	#I2C_STATE_SLAVE_BUSY_RX
 ((
ušt32_t
)((
HAL_I2C_STATE_BUSY_RX
 & 
I2C_STATE_MSK
è| 
HAL_I2C_MODE_SLAVE
)è

	)

273 
I2C_DMAXãrC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

274 
I2C_DMAE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
);

275 
I2C_DMAAbÜt
(
DMA_HªdËTy³Def
 *
hdma
);

277 
I2C_ITE¼Ü
(
I2C_HªdËTy³Def
 *
hi2c
);

279 
HAL_StusTy³Def
 
I2C_Ma¡”Reque¡Wr™e
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt32_t
 
Timeout
, ušt32_ˆ
Tick¡¬t
);

280 
HAL_StusTy³Def
 
I2C_Ma¡”Reque¡R—d
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt32_t
 
Timeout
, ušt32_ˆ
Tick¡¬t
);

281 
HAL_StusTy³Def
 
I2C_Reque¡MemÜyWr™e
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt32_t
 
Timeout
, ušt32_ˆ
Tick¡¬t
);

282 
HAL_StusTy³Def
 
I2C_Reque¡MemÜyR—d
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt32_t
 
Timeout
, ušt32_ˆ
Tick¡¬t
);

283 
HAL_StusTy³Def
 
I2C_Wa™OnFÏgUÁžTimeout
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
FÏg
, 
FÏgStus
 
Stus
, ušt32_ˆ
Timeout
, ušt32_ˆ
Tick¡¬t
);

284 
HAL_StusTy³Def
 
I2C_Wa™OnMa¡”Add»ssFÏgUÁžTimeout
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
FÏg
, ušt32_ˆ
Timeout
, ušt32_ˆ
Tick¡¬t
);

285 
HAL_StusTy³Def
 
I2C_Wa™OnTXEFÏgUÁžTimeout
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
Timeout
, ušt32_ˆ
Tick¡¬t
);

286 
HAL_StusTy³Def
 
I2C_Wa™OnBTFFÏgUÁžTimeout
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
Timeout
, ušt32_ˆ
Tick¡¬t
);

287 
HAL_StusTy³Def
 
I2C_Wa™OnRXNEFÏgUÁžTimeout
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
Timeout
, ušt32_ˆ
Tick¡¬t
);

288 
HAL_StusTy³Def
 
I2C_Wa™OnSTOPFÏgUÁžTimeout
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
Timeout
, ušt32_ˆ
Tick¡¬t
);

289 
HAL_StusTy³Def
 
I2C_IsAcknowËdgeFažed
(
I2C_HªdËTy³Def
 *
hi2c
);

292 
HAL_StusTy³Def
 
I2C_Ma¡”T¿nsm™_TXE
(
I2C_HªdËTy³Def
 *
hi2c
);

293 
HAL_StusTy³Def
 
I2C_Ma¡”T¿nsm™_BTF
(
I2C_HªdËTy³Def
 *
hi2c
);

294 
HAL_StusTy³Def
 
I2C_Ma¡”Reûive_RXNE
(
I2C_HªdËTy³Def
 *
hi2c
);

295 
HAL_StusTy³Def
 
I2C_Ma¡”Reûive_BTF
(
I2C_HªdËTy³Def
 *
hi2c
);

296 
HAL_StusTy³Def
 
I2C_Ma¡”_SB
(
I2C_HªdËTy³Def
 *
hi2c
);

297 
HAL_StusTy³Def
 
I2C_Ma¡”_ADD10
(
I2C_HªdËTy³Def
 *
hi2c
);

298 
HAL_StusTy³Def
 
I2C_Ma¡”_ADDR
(
I2C_HªdËTy³Def
 *
hi2c
);

300 
HAL_StusTy³Def
 
I2C_SÏveT¿nsm™_TXE
(
I2C_HªdËTy³Def
 *
hi2c
);

301 
HAL_StusTy³Def
 
I2C_SÏveT¿nsm™_BTF
(
I2C_HªdËTy³Def
 *
hi2c
);

302 
HAL_StusTy³Def
 
I2C_SÏveReûive_RXNE
(
I2C_HªdËTy³Def
 *
hi2c
);

303 
HAL_StusTy³Def
 
I2C_SÏveReûive_BTF
(
I2C_HªdËTy³Def
 *
hi2c
);

304 
HAL_StusTy³Def
 
I2C_SÏve_ADDR
(
I2C_HªdËTy³Def
 *
hi2c
);

305 
HAL_StusTy³Def
 
I2C_SÏve_STOPF
(
I2C_HªdËTy³Def
 *
hi2c
);

306 
HAL_StusTy³Def
 
I2C_SÏve_AF
(
I2C_HªdËTy³Def
 *
hi2c
);

354 
HAL_StusTy³Def
 
	$HAL_I2C_In™
(
I2C_HªdËTy³Def
 *
hi2c
)

356 
ušt32_t
 
äeq¿nge
 = 0U;

357 
ušt32_t
 
pþk1
 = 0U;

360 if(
hi2c
 =ð
NULL
)

362  
HAL_ERROR
;

366 
	`as£¹_·¿m
(
	`IS_I2C_ALL_INSTANCE
(
hi2c
->
In¡ªû
));

367 
	`as£¹_·¿m
(
	`IS_I2C_CLOCK_SPEED
(
hi2c
->
In™
.
ClockS³ed
));

368 
	`as£¹_·¿m
(
	`IS_I2C_DUTY_CYCLE
(
hi2c
->
In™
.
DutyCyþe
));

369 
	`as£¹_·¿m
(
	`IS_I2C_OWN_ADDRESS1
(
hi2c
->
In™
.
OwnAdd»ss1
));

370 
	`as£¹_·¿m
(
	`IS_I2C_ADDRESSING_MODE
(
hi2c
->
In™
.
Add»ssšgMode
));

371 
	`as£¹_·¿m
(
	`IS_I2C_DUAL_ADDRESS
(
hi2c
->
In™
.
Du®Add»ssMode
));

372 
	`as£¹_·¿m
(
	`IS_I2C_OWN_ADDRESS2
(
hi2c
->
In™
.
OwnAdd»ss2
));

373 
	`as£¹_·¿m
(
	`IS_I2C_GENERAL_CALL
(
hi2c
->
In™
.
G’”®C®lMode
));

374 
	`as£¹_·¿m
(
	`IS_I2C_NO_STRETCH
(
hi2c
->
In™
.
NoSŒ‘chMode
));

376 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_RESET
)

379 
hi2c
->
Lock
 = 
HAL_UNLOCKED
;

381 
	`HAL_I2C_M¥In™
(
hi2c
);

384 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY
;

387 
	`__HAL_I2C_DISABLE
(
hi2c
);

390 
pþk1
 = 
	`HAL_RCC_G‘PCLK1F»q
();

393 
äeq¿nge
 = 
	`I2C_FREQRANGE
(
pþk1
);

397 
hi2c
->
In¡ªû
->
CR2
 = 
äeq¿nge
;

401 
hi2c
->
In¡ªû
->
TRISE
 = 
	`I2C_RISE_TIME
(
äeq¿nge
, hi2c->
In™
.
ClockS³ed
);

405 
hi2c
->
In¡ªû
->
CCR
 = 
	`I2C_SPEED
(
pþk1
, hi2c->
In™
.
ClockS³ed
, hi2c->In™.
DutyCyþe
);

409 
hi2c
->
In¡ªû
->
CR1
 = (hi2c->
In™
.
G’”®C®lMode
 | hi2c->In™.
NoSŒ‘chMode
);

413 
hi2c
->
In¡ªû
->
OAR1
 = (hi2c->
In™
.
Add»ssšgMode
 | hi2c->In™.
OwnAdd»ss1
);

417 
hi2c
->
In¡ªû
->
OAR2
 = (hi2c->
In™
.
Du®Add»ssMode
 | hi2c->In™.
OwnAdd»ss2
);

420 
	`__HAL_I2C_ENABLE
(
hi2c
);

422 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

423 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

424 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

425 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

427  
HAL_OK
;

428 
	}
}

436 
HAL_StusTy³Def
 
	$HAL_I2C_DeIn™
(
I2C_HªdËTy³Def
 *
hi2c
)

439 if(
hi2c
 =ð
NULL
)

441  
HAL_ERROR
;

445 
	`as£¹_·¿m
(
	`IS_I2C_ALL_INSTANCE
(
hi2c
->
In¡ªû
));

447 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY
;

450 
	`__HAL_I2C_DISABLE
(
hi2c
);

453 
	`HAL_I2C_M¥DeIn™
(
hi2c
);

455 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

456 
hi2c
->
S‹
 = 
HAL_I2C_STATE_RESET
;

457 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

458 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

461 
	`__HAL_UNLOCK
(
hi2c
);

463  
HAL_OK
;

464 
	}
}

472 
__w—k
 
	$HAL_I2C_M¥In™
(
I2C_HªdËTy³Def
 *
hi2c
)

475 
	`UNUSED
(
hi2c
);

479 
	}
}

487 
__w—k
 
	$HAL_I2C_M¥DeIn™
(
I2C_HªdËTy³Def
 *
hi2c
)

490 
	`UNUSED
(
hi2c
);

494 
	}
}

575 
HAL_StusTy³Def
 
	$HAL_I2C_Ma¡”_T¿nsm™
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
, 
ušt32_t
 
Timeout
)

577 
ušt32_t
 
tick¡¬t
 = 0x00U;

580 
tick¡¬t
 = 
	`HAL_G‘Tick
();

582 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

585 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_BUSY
, 
SET
, 
I2C_TIMEOUT_BUSY_FLAG
, 
tick¡¬t
è!ð
HAL_OK
)

587  
HAL_BUSY
;

591 
	`__HAL_LOCK
(
hi2c
);

594 if((
hi2c
->
In¡ªû
->
CR1
 & 
I2C_CR1_PE
) != I2C_CR1_PE)

597 
	`__HAL_I2C_ENABLE
(
hi2c
);

601 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_POS
;

603 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_TX
;

604 
hi2c
->
Mode
 = 
HAL_I2C_MODE_MASTER
;

605 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

608 
hi2c
->
pBuffPŒ
 = 
pD©a
;

609 
hi2c
->
XãrCouÁ
 = 
Size
;

610 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

611 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

614 if(
	`I2C_Ma¡”Reque¡Wr™e
(
hi2c
, 
DevAdd»ss
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

616 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

619 
	`__HAL_UNLOCK
(
hi2c
);

620  
HAL_ERROR
;

625 
	`__HAL_UNLOCK
(
hi2c
);

626  
HAL_TIMEOUT
;

631 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

633 
hi2c
->
XãrSize
 > 0U)

636 if(
	`I2C_Wa™OnTXEFÏgUÁžTimeout
(
hi2c
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

638 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

641 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

642  
HAL_ERROR
;

646  
HAL_TIMEOUT
;

651 
hi2c
->
In¡ªû
->
DR
 = (*hi2c->
pBuffPŒ
++);

652 
hi2c
->
XãrCouÁ
--;

653 
hi2c
->
XãrSize
--;

655 if((
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BTF
è=ð
SET
è&& (hi2c->
XãrSize
 != 0U))

658 
hi2c
->
In¡ªû
->
DR
 = (*hi2c->
pBuffPŒ
++);

659 
hi2c
->
XãrCouÁ
--;

660 
hi2c
->
XãrSize
--;

664 if(
	`I2C_Wa™OnBTFFÏgUÁžTimeout
(
hi2c
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

666 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

669 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

670  
HAL_ERROR
;

674  
HAL_TIMEOUT
;

680 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

682 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

683 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

686 
	`__HAL_UNLOCK
(
hi2c
);

688  
HAL_OK
;

692  
HAL_BUSY
;

694 
	}
}

707 
HAL_StusTy³Def
 
	$HAL_I2C_Ma¡”_Reûive
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
, 
ušt32_t
 
Timeout
)

709 
ušt32_t
 
tick¡¬t
 = 0x00U;

712 
tick¡¬t
 = 
	`HAL_G‘Tick
();

714 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

717 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_BUSY
, 
SET
, 
I2C_TIMEOUT_BUSY_FLAG
, 
tick¡¬t
è!ð
HAL_OK
)

719  
HAL_BUSY
;

723 
	`__HAL_LOCK
(
hi2c
);

726 if((
hi2c
->
In¡ªû
->
CR1
 & 
I2C_CR1_PE
) != I2C_CR1_PE)

729 
	`__HAL_I2C_ENABLE
(
hi2c
);

733 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_POS
;

735 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_RX
;

736 
hi2c
->
Mode
 = 
HAL_I2C_MODE_MASTER
;

737 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

740 
hi2c
->
pBuffPŒ
 = 
pD©a
;

741 
hi2c
->
XãrCouÁ
 = 
Size
;

742 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

743 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

746 if(
	`I2C_Ma¡”Reque¡R—d
(
hi2c
, 
DevAdd»ss
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

748 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

751 
	`__HAL_UNLOCK
(
hi2c
);

752  
HAL_ERROR
;

757 
	`__HAL_UNLOCK
(
hi2c
);

758  
HAL_TIMEOUT
;

762 if(
hi2c
->
XãrSize
 == 0U)

765 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

768 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

770 if(
hi2c
->
XãrSize
 == 1U)

773 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

776 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

779 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

781 if(
hi2c
->
XãrSize
 == 2U)

784 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

787 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_POS
;

790 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

795 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_ACK
;

798 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

801 
hi2c
->
XãrSize
 > 0U)

803 if(
hi2c
->
XãrSize
 <= 3U)

806 if(
hi2c
->
XãrSize
 == 1U)

809 if(
	`I2C_Wa™OnRXNEFÏgUÁžTimeout
(
hi2c
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

811 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_TIMEOUT
)

813  
HAL_TIMEOUT
;

817  
HAL_ERROR
;

822 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

823 
hi2c
->
XãrSize
--;

824 
hi2c
->
XãrCouÁ
--;

827 if(
hi2c
->
XãrSize
 == 2U)

830 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_BTF
, 
RESET
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

832  
HAL_TIMEOUT
;

836 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

839 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

840 
hi2c
->
XãrSize
--;

841 
hi2c
->
XãrCouÁ
--;

844 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

845 
hi2c
->
XãrSize
--;

846 
hi2c
->
XãrCouÁ
--;

852 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_BTF
, 
RESET
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

854  
HAL_TIMEOUT
;

858 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

861 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

862 
hi2c
->
XãrSize
--;

863 
hi2c
->
XãrCouÁ
--;

866 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_BTF
, 
RESET
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

868  
HAL_TIMEOUT
;

872 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

875 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

876 
hi2c
->
XãrSize
--;

877 
hi2c
->
XãrCouÁ
--;

880 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

881 
hi2c
->
XãrSize
--;

882 
hi2c
->
XãrCouÁ
--;

888 if(
	`I2C_Wa™OnRXNEFÏgUÁžTimeout
(
hi2c
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

890 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_TIMEOUT
)

892  
HAL_TIMEOUT
;

896  
HAL_ERROR
;

901 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

902 
hi2c
->
XãrSize
--;

903 
hi2c
->
XãrCouÁ
--;

905 if(
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BTF
è=ð
SET
)

908 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

909 
hi2c
->
XãrSize
--;

910 
hi2c
->
XãrCouÁ
--;

915 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

916 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

919 
	`__HAL_UNLOCK
(
hi2c
);

921  
HAL_OK
;

925  
HAL_BUSY
;

927 
	}
}

938 
HAL_StusTy³Def
 
	$HAL_I2C_SÏve_T¿nsm™
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
)

940 
ušt32_t
 
tick¡¬t
 = 0x00U;

943 
tick¡¬t
 = 
	`HAL_G‘Tick
();

945 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

947 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0U))

949  
HAL_ERROR
;

953 
	`__HAL_LOCK
(
hi2c
);

956 if((
hi2c
->
In¡ªû
->
CR1
 & 
I2C_CR1_PE
) != I2C_CR1_PE)

959 
	`__HAL_I2C_ENABLE
(
hi2c
);

963 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_POS
;

965 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_TX
;

966 
hi2c
->
Mode
 = 
HAL_I2C_MODE_SLAVE
;

967 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

970 
hi2c
->
pBuffPŒ
 = 
pD©a
;

971 
hi2c
->
XãrCouÁ
 = 
Size
;

972 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

973 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

976 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_ACK
;

979 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_ADDR
, 
RESET
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

981  
HAL_TIMEOUT
;

985 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

988 if(
hi2c
->
In™
.
Add»ssšgMode
 =ð
I2C_ADDRESSINGMODE_10BIT
)

991 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_ADDR
, 
RESET
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

993  
HAL_TIMEOUT
;

997 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

1000 
hi2c
->
XãrSize
 > 0U)

1003 if(
	`I2C_Wa™OnTXEFÏgUÁžTimeout
(
hi2c
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

1006 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

1008 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

1010  
HAL_ERROR
;

1014  
HAL_TIMEOUT
;

1019 
hi2c
->
In¡ªû
->
DR
 = (*hi2c->
pBuffPŒ
++);

1020 
hi2c
->
XãrCouÁ
--;

1021 
hi2c
->
XãrSize
--;

1023 if((
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BTF
è=ð
SET
è&& (hi2c->
XãrSize
 != 0U))

1026 
hi2c
->
In¡ªû
->
DR
 = (*hi2c->
pBuffPŒ
++);

1027 
hi2c
->
XãrCouÁ
--;

1028 
hi2c
->
XãrSize
--;

1033 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_AF
, 
RESET
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

1035  
HAL_TIMEOUT
;

1039 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_AF
);

1042 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

1044 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

1045 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

1048 
	`__HAL_UNLOCK
(
hi2c
);

1050  
HAL_OK
;

1054  
HAL_BUSY
;

1056 
	}
}

1067 
HAL_StusTy³Def
 
	$HAL_I2C_SÏve_Reûive
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
)

1069 
ušt32_t
 
tick¡¬t
 = 0x00U;

1072 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1074 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

1076 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0))

1078  
HAL_ERROR
;

1082 
	`__HAL_LOCK
(
hi2c
);

1085 if((
hi2c
->
In¡ªû
->
CR1
 & 
I2C_CR1_PE
) != I2C_CR1_PE)

1088 
	`__HAL_I2C_ENABLE
(
hi2c
);

1092 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_POS
;

1094 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_RX
;

1095 
hi2c
->
Mode
 = 
HAL_I2C_MODE_SLAVE
;

1096 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

1099 
hi2c
->
pBuffPŒ
 = 
pD©a
;

1100 
hi2c
->
XãrCouÁ
 = 
Size
;

1101 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

1102 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

1105 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_ACK
;

1108 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_ADDR
, 
RESET
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

1110  
HAL_TIMEOUT
;

1114 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

1116 
hi2c
->
XãrSize
 > 0U)

1119 if(
	`I2C_Wa™OnRXNEFÏgUÁžTimeout
(
hi2c
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

1122 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

1124 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_TIMEOUT
)

1126  
HAL_TIMEOUT
;

1130  
HAL_ERROR
;

1135 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

1136 
hi2c
->
XãrSize
--;

1137 
hi2c
->
XãrCouÁ
--;

1139 if((
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BTF
è=ð
SET
è&& (
Size
 != 0U))

1142 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

1143 
hi2c
->
XãrSize
--;

1144 
hi2c
->
XãrCouÁ
--;

1149 if(
	`I2C_Wa™OnSTOPFÏgUÁžTimeout
(
hi2c
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

1152 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

1154 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

1156  
HAL_ERROR
;

1160  
HAL_TIMEOUT
;

1165 
	`__HAL_I2C_CLEAR_STOPFLAG
(
hi2c
);

1168 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

1170 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

1171 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

1174 
	`__HAL_UNLOCK
(
hi2c
);

1176  
HAL_OK
;

1180  
HAL_BUSY
;

1182 
	}
}

1194 
HAL_StusTy³Def
 
	$HAL_I2C_Ma¡”_T¿nsm™_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
)

1196 
__IO
 
ušt32_t
 
couÁ
 = 0U;

1198 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

1201 
couÁ
 = 
I2C_TIMEOUT_BUSY_FLAG
 * (
Sy¡emCÜeClock
 /25U /1000U);

1204 if(
couÁ
-- == 0U)

1206 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

1207 
hi2c
->
S‹
ð
HAL_I2C_STATE_READY
;

1210 
	`__HAL_UNLOCK
(
hi2c
);

1212  
HAL_TIMEOUT
;

1215 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BUSY
è!ð
RESET
);

1218 
	`__HAL_LOCK
(
hi2c
);

1221 if((
hi2c
->
In¡ªû
->
CR1
 & 
I2C_CR1_PE
) != I2C_CR1_PE)

1224 
	`__HAL_I2C_ENABLE
(
hi2c
);

1228 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_POS
;

1230 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_TX
;

1231 
hi2c
->
Mode
 = 
HAL_I2C_MODE_MASTER
;

1232 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

1235 
hi2c
->
pBuffPŒ
 = 
pD©a
;

1236 
hi2c
->
XãrCouÁ
 = 
Size
;

1237 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

1238 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

1239 
hi2c
->
Devadd»ss
 = 
DevAdd»ss
;

1242 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_START
;

1245 
	`__HAL_UNLOCK
(
hi2c
);

1251 
	`__HAL_I2C_ENABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_BUF
 | 
I2C_IT_ERR
);

1253  
HAL_OK
;

1257  
HAL_BUSY
;

1259 
	}
}

1271 
HAL_StusTy³Def
 
	$HAL_I2C_Ma¡”_Reûive_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
)

1273 
__IO
 
ušt32_t
 
couÁ
 = 0U;

1275 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

1278 
couÁ
 = 
I2C_TIMEOUT_BUSY_FLAG
 * (
Sy¡emCÜeClock
 /25U /1000U);

1281 if(
couÁ
-- == 0U)

1283 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

1284 
hi2c
->
S‹
ð
HAL_I2C_STATE_READY
;

1287 
	`__HAL_UNLOCK
(
hi2c
);

1289  
HAL_TIMEOUT
;

1292 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BUSY
è!ð
RESET
);

1295 
	`__HAL_LOCK
(
hi2c
);

1298 if((
hi2c
->
In¡ªû
->
CR1
 & 
I2C_CR1_PE
) != I2C_CR1_PE)

1301 
	`__HAL_I2C_ENABLE
(
hi2c
);

1305 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_POS
;

1307 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_RX
;

1308 
hi2c
->
Mode
 = 
HAL_I2C_MODE_MASTER
;

1309 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

1312 
hi2c
->
pBuffPŒ
 = 
pD©a
;

1313 
hi2c
->
XãrCouÁ
 = 
Size
;

1314 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

1315 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

1316 
hi2c
->
Devadd»ss
 = 
DevAdd»ss
;

1319 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_ACK
;

1322 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_START
;

1325 
	`__HAL_UNLOCK
(
hi2c
);

1332 
	`__HAL_I2C_ENABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_BUF
 | 
I2C_IT_ERR
);

1334  
HAL_OK
;

1338  
HAL_BUSY
;

1340 
	}
}

1354 
HAL_StusTy³Def
 
	$HAL_I2C_Ma¡”_Sequ’tŸl_T¿nsm™_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
, 
ušt32_t
 
XãrO±iÚs
)

1356 
__IO
 
ušt32_t
 
P»v_S‹
 = 0x00U;

1357 
__IO
 
ušt32_t
 
couÁ
 = 0x00U;

1360 
	`as£¹_·¿m
(
	`IS_I2C_TRANSFER_OPTIONS_REQUEST
(
XãrO±iÚs
));

1362 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

1365 if((
XãrO±iÚs
 =ð
I2C_FIRST_AND_LAST_FRAME
è|| (XãrO±iÚ =ð
I2C_FIRST_FRAME
))

1368 
couÁ
 = 
I2C_TIMEOUT_BUSY_FLAG
 * (
Sy¡emCÜeClock
 /25U /1000U);

1371 if(
couÁ
-- == 0U)

1373 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

1374 
hi2c
->
S‹
ð
HAL_I2C_STATE_READY
;

1377 
	`__HAL_UNLOCK
(
hi2c
);

1379  
HAL_TIMEOUT
;

1382 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BUSY
è!ð
RESET
);

1386 
	`__HAL_LOCK
(
hi2c
);

1389 if((
hi2c
->
In¡ªû
->
CR1
 & 
I2C_CR1_PE
) != I2C_CR1_PE)

1392 
	`__HAL_I2C_ENABLE
(
hi2c
);

1396 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_POS
;

1398 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_TX
;

1399 
hi2c
->
Mode
 = 
HAL_I2C_MODE_MASTER
;

1400 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

1403 
hi2c
->
pBuffPŒ
 = 
pD©a
;

1404 
hi2c
->
XãrCouÁ
 = 
Size
;

1405 
hi2c
->
XãrO±iÚs
 = XferOptions;

1406 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

1407 
hi2c
->
Devadd»ss
 = 
DevAdd»ss
;

1409 
P»v_S‹
 = 
hi2c
->
P»viousS‹
;

1412 if((
P»v_S‹
 =ð
I2C_STATE_MASTER_BUSY_RX
è|| (P»v_S‹ =ð
I2C_STATE_NONE
))

1415 if((
XãrO±iÚs
 =ð
I2C_FIRST_AND_LAST_FRAME
è|| (XãrO±iÚ =ð
I2C_FIRST_FRAME
))

1418 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_START
;

1423 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_START
;

1428 
	`__HAL_UNLOCK
(
hi2c
);

1435 
	`__HAL_I2C_ENABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_BUF
 | 
I2C_IT_ERR
);

1437  
HAL_OK
;

1441  
HAL_BUSY
;

1443 
	}
}

1457 
HAL_StusTy³Def
 
	$HAL_I2C_Ma¡”_Sequ’tŸl_Reûive_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
, 
ušt32_t
 
XãrO±iÚs
)

1459 
__IO
 
ušt32_t
 
couÁ
 = 0U;

1462 
	`as£¹_·¿m
(
	`IS_I2C_TRANSFER_OPTIONS_REQUEST
(
XãrO±iÚs
));

1464 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

1467 if((
XãrO±iÚs
 =ð
I2C_FIRST_AND_LAST_FRAME
è|| (XãrO±iÚ =ð
I2C_FIRST_FRAME
))

1470 
couÁ
 = 
I2C_TIMEOUT_BUSY_FLAG
 * (
Sy¡emCÜeClock
 /25U /1000U);

1473 if(
couÁ
-- == 0U)

1475 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

1476 
hi2c
->
S‹
ð
HAL_I2C_STATE_READY
;

1479 
	`__HAL_UNLOCK
(
hi2c
);

1481  
HAL_TIMEOUT
;

1484 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BUSY
è!ð
RESET
);

1488 
	`__HAL_LOCK
(
hi2c
);

1491 if((
hi2c
->
In¡ªû
->
CR1
 & 
I2C_CR1_PE
) != I2C_CR1_PE)

1494 
	`__HAL_I2C_ENABLE
(
hi2c
);

1498 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_POS
;

1500 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_RX
;

1501 
hi2c
->
Mode
 = 
HAL_I2C_MODE_MASTER
;

1502 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

1505 
hi2c
->
pBuffPŒ
 = 
pD©a
;

1506 
hi2c
->
XãrCouÁ
 = 
Size
;

1507 
hi2c
->
XãrO±iÚs
 = XferOptions;

1508 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

1509 
hi2c
->
Devadd»ss
 = 
DevAdd»ss
;

1511 if((
hi2c
->
P»viousS‹
 =ð
I2C_STATE_MASTER_BUSY_TX
è|| (hi2c->P»viousS‹ =ð
I2C_STATE_NONE
))

1514 if((
XãrO±iÚs
 =ð
I2C_FIRST_AND_LAST_FRAME
è|| (XãrO±iÚ =ð
I2C_FIRST_FRAME
è|| (XãrO±iÚ =ð
I2C_NO_OPTION_FRAME
))

1517 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_ACK
;

1520 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_START
;

1522 if(
hi2c
->
P»viousS‹
 =ð
I2C_STATE_MASTER_BUSY_TX
)

1525 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_ACK
;

1528 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_START
;

1533 
	`__HAL_UNLOCK
(
hi2c
);

1540 
	`__HAL_I2C_ENABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_BUF
 | 
I2C_IT_ERR
);

1542  
HAL_OK
;

1546  
HAL_BUSY
;

1548 
	}
}

1558 
HAL_StusTy³Def
 
	$HAL_I2C_SÏve_T¿nsm™_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
)

1560 
__IO
 
ušt32_t
 
couÁ
 = 0U;

1562 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

1564 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0U))

1566  
HAL_ERROR
;

1570 
couÁ
 = 
I2C_TIMEOUT_BUSY_FLAG
 * (
Sy¡emCÜeClock
 /25U /1000U);

1573 if(
couÁ
-- == 0U)

1575 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

1576 
hi2c
->
S‹
ð
HAL_I2C_STATE_READY
;

1579 
	`__HAL_UNLOCK
(
hi2c
);

1581  
HAL_TIMEOUT
;

1584 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BUSY
è!ð
RESET
);

1587 
	`__HAL_LOCK
(
hi2c
);

1590 if((
hi2c
->
In¡ªû
->
CR1
 & 
I2C_CR1_PE
) != I2C_CR1_PE)

1593 
	`__HAL_I2C_ENABLE
(
hi2c
);

1597 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_POS
;

1599 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_TX
;

1600 
hi2c
->
Mode
 = 
HAL_I2C_MODE_SLAVE
;

1601 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

1604 
hi2c
->
pBuffPŒ
 = 
pD©a
;

1605 
hi2c
->
XãrCouÁ
 = 
Size
;

1606 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

1607 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

1610 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_ACK
;

1613 
	`__HAL_UNLOCK
(
hi2c
);

1620 
	`__HAL_I2C_ENABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_BUF
 | 
I2C_IT_ERR
);

1622  
HAL_OK
;

1626  
HAL_BUSY
;

1628 
	}
}

1638 
HAL_StusTy³Def
 
	$HAL_I2C_SÏve_Reûive_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
)

1640 
__IO
 
ušt32_t
 
couÁ
 = 0U;

1642 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

1644 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0U))

1646  
HAL_ERROR
;

1650 
couÁ
 = 
I2C_TIMEOUT_BUSY_FLAG
 * (
Sy¡emCÜeClock
 /25U /1000U);

1653 if(
couÁ
-- == 0U)

1655 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

1656 
hi2c
->
S‹
ð
HAL_I2C_STATE_READY
;

1659 
	`__HAL_UNLOCK
(
hi2c
);

1661  
HAL_TIMEOUT
;

1664 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BUSY
è!ð
RESET
);

1667 
	`__HAL_LOCK
(
hi2c
);

1670 if((
hi2c
->
In¡ªû
->
CR1
 & 
I2C_CR1_PE
) != I2C_CR1_PE)

1673 
	`__HAL_I2C_ENABLE
(
hi2c
);

1677 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_POS
;

1679 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_RX
;

1680 
hi2c
->
Mode
 = 
HAL_I2C_MODE_SLAVE
;

1681 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

1684 
hi2c
->
pBuffPŒ
 = 
pD©a
;

1685 
hi2c
->
XãrSize
 = 
Size
;

1686 
hi2c
->
XãrCouÁ
 = 
Size
;

1687 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

1690 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_ACK
;

1693 
	`__HAL_UNLOCK
(
hi2c
);

1700 
	`__HAL_I2C_ENABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_BUF
 | 
I2C_IT_ERR
);

1702  
HAL_OK
;

1706  
HAL_BUSY
;

1708 
	}
}

1720 
HAL_StusTy³Def
 
	$HAL_I2C_SÏve_Sequ’tŸl_T¿nsm™_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
XãrO±iÚs
)

1723 
	`as£¹_·¿m
(
	`IS_I2C_TRANSFER_OPTIONS_REQUEST
(
XãrO±iÚs
));

1725 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_LISTEN
)

1727 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0U))

1729  
HAL_ERROR
;

1733 
	`__HAL_LOCK
(
hi2c
);

1736 if((
hi2c
->
In¡ªû
->
CR1
 & 
I2C_CR1_PE
) != I2C_CR1_PE)

1739 
	`__HAL_I2C_ENABLE
(
hi2c
);

1743 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_POS
;

1745 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_TX_LISTEN
;

1746 
hi2c
->
Mode
 = 
HAL_I2C_MODE_SLAVE
;

1747 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

1750 
hi2c
->
pBuffPŒ
 = 
pD©a
;

1751 
hi2c
->
XãrCouÁ
 = 
Size
;

1752 
hi2c
->
XãrO±iÚs
 = XferOptions;

1753 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

1756 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

1759 
	`__HAL_UNLOCK
(
hi2c
);

1766 
	`__HAL_I2C_ENABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_BUF
 | 
I2C_IT_ERR
);

1768  
HAL_OK
;

1772  
HAL_BUSY
;

1774 
	}
}

1786 
HAL_StusTy³Def
 
	$HAL_I2C_SÏve_Sequ’tŸl_Reûive_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
XãrO±iÚs
)

1789 
	`as£¹_·¿m
(
	`IS_I2C_TRANSFER_OPTIONS_REQUEST
(
XãrO±iÚs
));

1791 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_LISTEN
)

1793 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0U))

1795  
HAL_ERROR
;

1799 
	`__HAL_LOCK
(
hi2c
);

1802 if((
hi2c
->
In¡ªû
->
CR1
 & 
I2C_CR1_PE
) != I2C_CR1_PE)

1805 
	`__HAL_I2C_ENABLE
(
hi2c
);

1809 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_POS
;

1811 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_RX_LISTEN
;

1812 
hi2c
->
Mode
 = 
HAL_I2C_MODE_SLAVE
;

1813 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

1816 
hi2c
->
pBuffPŒ
 = 
pD©a
;

1817 
hi2c
->
XãrCouÁ
 = 
Size
;

1818 
hi2c
->
XãrO±iÚs
 = XferOptions;

1819 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

1822 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

1825 
	`__HAL_UNLOCK
(
hi2c
);

1832 
	`__HAL_I2C_ENABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_BUF
 | 
I2C_IT_ERR
);

1834  
HAL_OK
;

1838  
HAL_BUSY
;

1840 
	}
}

1848 
HAL_StusTy³Def
 
	$HAL_I2C_EÇbËLi¡’_IT
(
I2C_HªdËTy³Def
 *
hi2c
)

1850 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

1852 
hi2c
->
S‹
 = 
HAL_I2C_STATE_LISTEN
;

1855 if((
hi2c
->
In¡ªû
->
CR1
 & 
I2C_CR1_PE
) != I2C_CR1_PE)

1858 
	`__HAL_I2C_ENABLE
(
hi2c
);

1862 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_ACK
;

1865 
	`__HAL_I2C_ENABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_ERR
);

1867  
HAL_OK
;

1871  
HAL_BUSY
;

1873 
	}
}

1881 
HAL_StusTy³Def
 
	$HAL_I2C_Di§bËLi¡’_IT
(
I2C_HªdËTy³Def
 *
hi2c
)

1884 
ušt32_t
 
tmp
;

1887 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_LISTEN
)

1889 
tmp
 = (
ušt32_t
)(
hi2c
->
S‹
è& 
I2C_STATE_MSK
;

1890 
hi2c
->
P»viousS‹
 = 
tmp
 | (
ušt32_t
)(hi2c->
Mode
);

1891 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

1892 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

1895 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

1898 
	`__HAL_I2C_DISABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_ERR
);

1900  
HAL_OK
;

1904  
HAL_BUSY
;

1906 
	}
}

1918 
HAL_StusTy³Def
 
	$HAL_I2C_Ma¡”_T¿nsm™_DMA
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
)

1920 
__IO
 
ušt32_t
 
couÁ
 = 0U;

1922 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

1925 
couÁ
 = 
I2C_TIMEOUT_BUSY_FLAG
 * (
Sy¡emCÜeClock
 /25U /1000U);

1928 if(
couÁ
-- == 0U)

1930 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

1931 
hi2c
->
S‹
ð
HAL_I2C_STATE_READY
;

1934 
	`__HAL_UNLOCK
(
hi2c
);

1936  
HAL_TIMEOUT
;

1939 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BUSY
è!ð
RESET
);

1942 
	`__HAL_LOCK
(
hi2c
);

1945 if((
hi2c
->
In¡ªû
->
CR1
 & 
I2C_CR1_PE
) != I2C_CR1_PE)

1948 
	`__HAL_I2C_ENABLE
(
hi2c
);

1952 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_POS
;

1954 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_TX
;

1955 
hi2c
->
Mode
 = 
HAL_I2C_MODE_MASTER
;

1956 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

1959 
hi2c
->
pBuffPŒ
 = 
pD©a
;

1960 
hi2c
->
XãrCouÁ
 = 
Size
;

1961 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

1962 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

1963 
hi2c
->
Devadd»ss
 = 
DevAdd»ss
;

1965 if(
hi2c
->
XãrSize
 > 0U)

1968 
hi2c
->
hdm©x
->
XãrC¶tC®lback
 = 
I2C_DMAXãrC¶t
;

1971 
hi2c
->
hdm©x
->
XãrE¼ÜC®lback
 = 
I2C_DMAE¼Ü
;

1974 
hi2c
->
hdm©x
->
XãrH®fC¶tC®lback
 = 
NULL
;

1975 
hi2c
->
hdm©x
->
XãrM1C¶tC®lback
 = 
NULL
;

1976 
hi2c
->
hdm©x
->
XãrM1H®fC¶tC®lback
 = 
NULL
;

1977 
hi2c
->
hdm©x
->
XãrAbÜtC®lback
 = 
NULL
;

1980 
	`HAL_DMA_S¹_IT
(
hi2c
->
hdm©x
, (
ušt32_t
)hi2c->
pBuffPŒ
, (ušt32_t)&hi2c->
In¡ªû
->
DR
, hi2c->
XãrSize
);

1983 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_ACK
;

1986 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_START
;

1989 
	`__HAL_UNLOCK
(
hi2c
);

1996 
	`__HAL_I2C_ENABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_ERR
);

1999 
hi2c
->
In¡ªû
->
CR2
 |ð
I2C_CR2_DMAEN
;

2004 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_ACK
;

2007 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_START
;

2010 
	`__HAL_UNLOCK
(
hi2c
);

2017 
	`__HAL_I2C_ENABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_BUF
 | 
I2C_IT_ERR
);

2020  
HAL_OK
;

2024  
HAL_BUSY
;

2026 
	}
}

2038 
HAL_StusTy³Def
 
	$HAL_I2C_Ma¡”_Reûive_DMA
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
)

2040 
__IO
 
ušt32_t
 
couÁ
 = 0U;

2042 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

2045 
couÁ
 = 
I2C_TIMEOUT_BUSY_FLAG
 * (
Sy¡emCÜeClock
 /25U /1000U);

2048 if(
couÁ
-- == 0U)

2050 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

2051 
hi2c
->
S‹
ð
HAL_I2C_STATE_READY
;

2054 
	`__HAL_UNLOCK
(
hi2c
);

2056  
HAL_TIMEOUT
;

2059 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BUSY
è!ð
RESET
);

2062 
	`__HAL_LOCK
(
hi2c
);

2065 if((
hi2c
->
In¡ªû
->
CR1
 & 
I2C_CR1_PE
) != I2C_CR1_PE)

2068 
	`__HAL_I2C_ENABLE
(
hi2c
);

2072 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_POS
;

2074 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_RX
;

2075 
hi2c
->
Mode
 = 
HAL_I2C_MODE_MASTER
;

2076 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

2079 
hi2c
->
pBuffPŒ
 = 
pD©a
;

2080 
hi2c
->
XãrCouÁ
 = 
Size
;

2081 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

2082 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

2083 
hi2c
->
Devadd»ss
 = 
DevAdd»ss
;

2085 if(
hi2c
->
XãrSize
 > 0U)

2088 
hi2c
->
hdm¬x
->
XãrC¶tC®lback
 = 
I2C_DMAXãrC¶t
;

2091 
hi2c
->
hdm¬x
->
XãrE¼ÜC®lback
 = 
I2C_DMAE¼Ü
;

2094 
hi2c
->
hdm¬x
->
XãrH®fC¶tC®lback
 = 
NULL
;

2095 
hi2c
->
hdm¬x
->
XãrM1C¶tC®lback
 = 
NULL
;

2096 
hi2c
->
hdm¬x
->
XãrM1H®fC¶tC®lback
 = 
NULL
;

2097 
hi2c
->
hdm¬x
->
XãrAbÜtC®lback
 = 
NULL
;

2100 
	`HAL_DMA_S¹_IT
(
hi2c
->
hdm¬x
, (
ušt32_t
)&hi2c->
In¡ªû
->
DR
, (ušt32_t)hi2c->
pBuffPŒ
, hi2c->
XãrSize
);

2103 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_ACK
;

2106 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_START
;

2109 
	`__HAL_UNLOCK
(
hi2c
);

2116 
	`__HAL_I2C_ENABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_ERR
);

2119 
hi2c
->
In¡ªû
->
CR2
 |ð
I2C_CR2_DMAEN
;

2124 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_ACK
;

2127 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_START
;

2130 
	`__HAL_UNLOCK
(
hi2c
);

2137 
	`__HAL_I2C_ENABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_BUF
 | 
I2C_IT_ERR
);

2140  
HAL_OK
;

2144  
HAL_BUSY
;

2146 
	}
}

2157 
HAL_StusTy³Def
 
	$HAL_I2C_Ma¡”_AbÜt_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
)

2160 
	`UNUSED
(
DevAdd»ss
);

2163 if(
hi2c
->
Mode
 =ð
HAL_I2C_MODE_MASTER
)

2166 
	`__HAL_LOCK
(
hi2c
);

2168 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

2169 
hi2c
->
S‹
 = 
HAL_I2C_STATE_ABORT
;

2172 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

2175 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

2177 
hi2c
->
XãrCouÁ
 = 0U;

2180 
	`__HAL_I2C_DISABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_BUF
 | 
I2C_IT_ERR
);

2183 
	`__HAL_UNLOCK
(
hi2c
);

2186 
	`I2C_ITE¼Ü
(
hi2c
);

2188  
HAL_OK
;

2194  
HAL_ERROR
;

2196 
	}
}

2206 
HAL_StusTy³Def
 
	$HAL_I2C_SÏve_T¿nsm™_DMA
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
)

2208 
__IO
 
ušt32_t
 
couÁ
 = 0U;

2210 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

2212 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0U))

2214  
HAL_ERROR
;

2218 
couÁ
 = 
I2C_TIMEOUT_BUSY_FLAG
 * (
Sy¡emCÜeClock
 /25U /1000U);

2221 if(
couÁ
-- == 0U)

2223 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

2224 
hi2c
->
S‹
ð
HAL_I2C_STATE_READY
;

2227 
	`__HAL_UNLOCK
(
hi2c
);

2229  
HAL_TIMEOUT
;

2232 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BUSY
è!ð
RESET
);

2235 
	`__HAL_LOCK
(
hi2c
);

2238 if((
hi2c
->
In¡ªû
->
CR1
 & 
I2C_CR1_PE
) != I2C_CR1_PE)

2241 
	`__HAL_I2C_ENABLE
(
hi2c
);

2245 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_POS
;

2247 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_TX
;

2248 
hi2c
->
Mode
 = 
HAL_I2C_MODE_SLAVE
;

2249 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

2252 
hi2c
->
pBuffPŒ
 = 
pD©a
;

2253 
hi2c
->
XãrCouÁ
 = 
Size
;

2254 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

2255 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

2258 
hi2c
->
hdm©x
->
XãrC¶tC®lback
 = 
I2C_DMAXãrC¶t
;

2261 
hi2c
->
hdm©x
->
XãrE¼ÜC®lback
 = 
I2C_DMAE¼Ü
;

2264 
hi2c
->
hdm©x
->
XãrH®fC¶tC®lback
 = 
NULL
;

2265 
hi2c
->
hdm©x
->
XãrM1C¶tC®lback
 = 
NULL
;

2266 
hi2c
->
hdm©x
->
XãrM1H®fC¶tC®lback
 = 
NULL
;

2267 
hi2c
->
hdm©x
->
XãrAbÜtC®lback
 = 
NULL
;

2270 
	`HAL_DMA_S¹_IT
(
hi2c
->
hdm©x
, (
ušt32_t
)hi2c->
pBuffPŒ
, (ušt32_t)&hi2c->
In¡ªû
->
DR
, hi2c->
XãrSize
);

2273 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_ACK
;

2276 
	`__HAL_UNLOCK
(
hi2c
);

2282 
	`__HAL_I2C_ENABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_ERR
);

2285 
hi2c
->
In¡ªû
->
CR2
 |ð
I2C_CR2_DMAEN
;

2287  
HAL_OK
;

2291  
HAL_BUSY
;

2293 
	}
}

2303 
HAL_StusTy³Def
 
	$HAL_I2C_SÏve_Reûive_DMA
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
)

2305 
__IO
 
ušt32_t
 
couÁ
 = 0U;

2307 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

2309 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0U))

2311  
HAL_ERROR
;

2315 
couÁ
 = 
I2C_TIMEOUT_BUSY_FLAG
 * (
Sy¡emCÜeClock
 /25U /1000U);

2318 if(
couÁ
-- == 0U)

2320 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

2321 
hi2c
->
S‹
ð
HAL_I2C_STATE_READY
;

2324 
	`__HAL_UNLOCK
(
hi2c
);

2326  
HAL_TIMEOUT
;

2329 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BUSY
è!ð
RESET
);

2332 
	`__HAL_LOCK
(
hi2c
);

2335 if((
hi2c
->
In¡ªû
->
CR1
 & 
I2C_CR1_PE
) != I2C_CR1_PE)

2338 
	`__HAL_I2C_ENABLE
(
hi2c
);

2342 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_POS
;

2344 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_RX
;

2345 
hi2c
->
Mode
 = 
HAL_I2C_MODE_SLAVE
;

2346 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

2349 
hi2c
->
pBuffPŒ
 = 
pD©a
;

2350 
hi2c
->
XãrCouÁ
 = 
Size
;

2351 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

2352 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

2355 
hi2c
->
hdm¬x
->
XãrC¶tC®lback
 = 
I2C_DMAXãrC¶t
;

2358 
hi2c
->
hdm¬x
->
XãrE¼ÜC®lback
 = 
I2C_DMAE¼Ü
;

2361 
hi2c
->
hdm¬x
->
XãrH®fC¶tC®lback
 = 
NULL
;

2362 
hi2c
->
hdm¬x
->
XãrM1C¶tC®lback
 = 
NULL
;

2363 
hi2c
->
hdm¬x
->
XãrM1H®fC¶tC®lback
 = 
NULL
;

2364 
hi2c
->
hdm¬x
->
XãrAbÜtC®lback
 = 
NULL
;

2367 
	`HAL_DMA_S¹_IT
(
hi2c
->
hdm¬x
, (
ušt32_t
)&hi2c->
In¡ªû
->
DR
, (ušt32_t)hi2c->
pBuffPŒ
, hi2c->
XãrSize
);

2370 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_ACK
;

2373 
	`__HAL_UNLOCK
(
hi2c
);

2379 
	`__HAL_I2C_ENABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_ERR
);

2382 
hi2c
->
In¡ªû
->
CR2
 |ð
I2C_CR2_DMAEN
;

2384  
HAL_OK
;

2388  
HAL_BUSY
;

2390 
	}
}

2403 
HAL_StusTy³Def
 
	$HAL_I2C_Mem_Wr™e
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
, 
ušt32_t
 
Timeout
)

2405 
ušt32_t
 
tick¡¬t
 = 0x00U;

2408 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2411 
	`as£¹_·¿m
(
	`IS_I2C_MEMADD_SIZE
(
MemAddSize
));

2413 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

2416 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_BUSY
, 
SET
, 
I2C_TIMEOUT_BUSY_FLAG
, 
tick¡¬t
è!ð
HAL_OK
)

2418  
HAL_BUSY
;

2422 
	`__HAL_LOCK
(
hi2c
);

2425 if((
hi2c
->
In¡ªû
->
CR1
 & 
I2C_CR1_PE
) != I2C_CR1_PE)

2428 
	`__HAL_I2C_ENABLE
(
hi2c
);

2432 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_POS
;

2434 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_TX
;

2435 
hi2c
->
Mode
 = 
HAL_I2C_MODE_MEM
;

2436 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

2439 
hi2c
->
pBuffPŒ
 = 
pD©a
;

2440 
hi2c
->
XãrCouÁ
 = 
Size
;

2441 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

2442 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

2445 if(
	`I2C_Reque¡MemÜyWr™e
(
hi2c
, 
DevAdd»ss
, 
MemAdd»ss
, 
MemAddSize
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

2447 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

2450 
	`__HAL_UNLOCK
(
hi2c
);

2451  
HAL_ERROR
;

2456 
	`__HAL_UNLOCK
(
hi2c
);

2457  
HAL_TIMEOUT
;

2461 
hi2c
->
XãrSize
 > 0U)

2464 if(
	`I2C_Wa™OnTXEFÏgUÁžTimeout
(
hi2c
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

2466 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

2469 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

2470  
HAL_ERROR
;

2474  
HAL_TIMEOUT
;

2479 
hi2c
->
In¡ªû
->
DR
 = (*hi2c->
pBuffPŒ
++);

2480 
hi2c
->
XãrSize
--;

2481 
hi2c
->
XãrCouÁ
--;

2483 if((
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BTF
è=ð
SET
è&& (hi2c->
XãrSize
 != 0U))

2486 
hi2c
->
In¡ªû
->
DR
 = (*hi2c->
pBuffPŒ
++);

2487 
hi2c
->
XãrSize
--;

2488 
hi2c
->
XãrCouÁ
--;

2493 if(
	`I2C_Wa™OnBTFFÏgUÁžTimeout
(
hi2c
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

2495 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

2498 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

2499  
HAL_ERROR
;

2503  
HAL_TIMEOUT
;

2508 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

2510 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

2511 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

2514 
	`__HAL_UNLOCK
(
hi2c
);

2516  
HAL_OK
;

2520  
HAL_BUSY
;

2522 
	}
}

2536 
HAL_StusTy³Def
 
	$HAL_I2C_Mem_R—d
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
, 
ušt32_t
 
Timeout
)

2538 
ušt32_t
 
tick¡¬t
 = 0x00U;

2541 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2544 
	`as£¹_·¿m
(
	`IS_I2C_MEMADD_SIZE
(
MemAddSize
));

2546 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

2549 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_BUSY
, 
SET
, 
I2C_TIMEOUT_BUSY_FLAG
, 
tick¡¬t
è!ð
HAL_OK
)

2551  
HAL_BUSY
;

2555 
	`__HAL_LOCK
(
hi2c
);

2558 if((
hi2c
->
In¡ªû
->
CR1
 & 
I2C_CR1_PE
) != I2C_CR1_PE)

2561 
	`__HAL_I2C_ENABLE
(
hi2c
);

2565 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_POS
;

2567 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_RX
;

2568 
hi2c
->
Mode
 = 
HAL_I2C_MODE_MEM
;

2569 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

2572 
hi2c
->
pBuffPŒ
 = 
pD©a
;

2573 
hi2c
->
XãrCouÁ
 = 
Size
;

2574 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

2575 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

2578 if(
	`I2C_Reque¡MemÜyR—d
(
hi2c
, 
DevAdd»ss
, 
MemAdd»ss
, 
MemAddSize
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

2580 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

2583 
	`__HAL_UNLOCK
(
hi2c
);

2584  
HAL_ERROR
;

2589 
	`__HAL_UNLOCK
(
hi2c
);

2590  
HAL_TIMEOUT
;

2594 if(
hi2c
->
XãrSize
 == 0U)

2597 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

2600 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

2602 if(
hi2c
->
XãrSize
 == 1U)

2605 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

2608 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

2611 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

2613 if(
hi2c
->
XãrSize
 == 2U)

2616 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

2619 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_POS
;

2622 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

2627 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

2630 
hi2c
->
XãrSize
 > 0U)

2632 if(
hi2c
->
XãrSize
 <= 3U)

2635 if(
hi2c
->
XãrSize
== 1U)

2638 if(
	`I2C_Wa™OnRXNEFÏgUÁžTimeout
(
hi2c
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

2640 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_TIMEOUT
)

2642  
HAL_TIMEOUT
;

2646  
HAL_ERROR
;

2651 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

2652 
hi2c
->
XãrSize
--;

2653 
hi2c
->
XãrCouÁ
--;

2656 if(
hi2c
->
XãrSize
 == 2U)

2659 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_BTF
, 
RESET
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

2661  
HAL_TIMEOUT
;

2665 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

2668 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

2669 
hi2c
->
XãrSize
--;

2670 
hi2c
->
XãrCouÁ
--;

2673 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

2674 
hi2c
->
XãrSize
--;

2675 
hi2c
->
XãrCouÁ
--;

2681 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_BTF
, 
RESET
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

2683  
HAL_TIMEOUT
;

2687 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

2690 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

2691 
hi2c
->
XãrSize
--;

2692 
hi2c
->
XãrCouÁ
--;

2695 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_BTF
, 
RESET
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

2697  
HAL_TIMEOUT
;

2701 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

2704 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

2705 
hi2c
->
XãrSize
--;

2706 
hi2c
->
XãrCouÁ
--;

2709 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

2710 
hi2c
->
XãrSize
--;

2711 
hi2c
->
XãrCouÁ
--;

2717 if(
	`I2C_Wa™OnRXNEFÏgUÁžTimeout
(
hi2c
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

2719 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_TIMEOUT
)

2721  
HAL_TIMEOUT
;

2725  
HAL_ERROR
;

2730 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

2731 
hi2c
->
XãrSize
--;

2732 
hi2c
->
XãrCouÁ
--;

2734 if(
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BTF
è=ð
SET
)

2737 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

2738 
hi2c
->
XãrSize
--;

2739 
hi2c
->
XãrCouÁ
--;

2744 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

2745 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

2748 
	`__HAL_UNLOCK
(
hi2c
);

2750  
HAL_OK
;

2754  
HAL_BUSY
;

2756 
	}
}

2769 
HAL_StusTy³Def
 
	$HAL_I2C_Mem_Wr™e_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
)

2771 
__IO
 
ušt32_t
 
couÁ
 = 0U;

2774 
	`as£¹_·¿m
(
	`IS_I2C_MEMADD_SIZE
(
MemAddSize
));

2776 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

2779 
couÁ
 = 
I2C_TIMEOUT_BUSY_FLAG
 * (
Sy¡emCÜeClock
 /25U /1000U);

2782 if(
couÁ
-- == 0U)

2784 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

2785 
hi2c
->
S‹
ð
HAL_I2C_STATE_READY
;

2788 
	`__HAL_UNLOCK
(
hi2c
);

2790  
HAL_TIMEOUT
;

2793 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BUSY
è!ð
RESET
);

2796 
	`__HAL_LOCK
(
hi2c
);

2799 if((
hi2c
->
In¡ªû
->
CR1
 & 
I2C_CR1_PE
) != I2C_CR1_PE)

2802 
	`__HAL_I2C_ENABLE
(
hi2c
);

2806 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_POS
;

2808 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_TX
;

2809 
hi2c
->
Mode
 = 
HAL_I2C_MODE_MEM
;

2810 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

2813 
hi2c
->
pBuffPŒ
 = 
pD©a
;

2814 
hi2c
->
XãrSize
 = 
Size
;

2815 
hi2c
->
XãrCouÁ
 = 
Size
;

2816 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

2817 
hi2c
->
Devadd»ss
 = 
DevAdd»ss
;

2818 
hi2c
->
Memadd»ss
 = 
MemAdd»ss
;

2819 
hi2c
->
MemaddSize
 = 
MemAddSize
;

2820 
hi2c
->
Ev’tCouÁ
 = 0U;

2823 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_START
;

2826 
	`__HAL_UNLOCK
(
hi2c
);

2833 
	`__HAL_I2C_ENABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_BUF
 | 
I2C_IT_ERR
);

2835  
HAL_OK
;

2839  
HAL_BUSY
;

2841 
	}
}

2854 
HAL_StusTy³Def
 
	$HAL_I2C_Mem_R—d_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
)

2856 
__IO
 
ušt32_t
 
couÁ
 = 0U;

2859 
	`as£¹_·¿m
(
	`IS_I2C_MEMADD_SIZE
(
MemAddSize
));

2861 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

2864 
couÁ
 = 
I2C_TIMEOUT_BUSY_FLAG
 * (
Sy¡emCÜeClock
 /25U /1000U);

2867 if(
couÁ
-- == 0U)

2869 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

2870 
hi2c
->
S‹
ð
HAL_I2C_STATE_READY
;

2873 
	`__HAL_UNLOCK
(
hi2c
);

2875  
HAL_TIMEOUT
;

2878 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BUSY
è!ð
RESET
);

2881 
	`__HAL_LOCK
(
hi2c
);

2884 if((
hi2c
->
In¡ªû
->
CR1
 & 
I2C_CR1_PE
) != I2C_CR1_PE)

2887 
	`__HAL_I2C_ENABLE
(
hi2c
);

2891 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_POS
;

2893 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_RX
;

2894 
hi2c
->
Mode
 = 
HAL_I2C_MODE_MEM
;

2895 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

2898 
hi2c
->
pBuffPŒ
 = 
pD©a
;

2899 
hi2c
->
XãrSize
 = 
Size
;

2900 
hi2c
->
XãrCouÁ
 = 
Size
;

2901 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

2902 
hi2c
->
Devadd»ss
 = 
DevAdd»ss
;

2903 
hi2c
->
Memadd»ss
 = 
MemAdd»ss
;

2904 
hi2c
->
MemaddSize
 = 
MemAddSize
;

2905 
hi2c
->
Ev’tCouÁ
 = 0U;

2908 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_ACK
;

2911 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_START
;

2914 
	`__HAL_UNLOCK
(
hi2c
);

2916 if(
hi2c
->
XãrSize
 > 0U)

2923 
	`__HAL_I2C_ENABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_BUF
 | 
I2C_IT_ERR
);

2925  
HAL_OK
;

2929  
HAL_BUSY
;

2931 
	}
}

2944 
HAL_StusTy³Def
 
	$HAL_I2C_Mem_Wr™e_DMA
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
)

2946 
__IO
 
ušt32_t
 
couÁ
 = 0U;

2948 
ušt32_t
 
tick¡¬t
 = 0x00U;

2951 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2954 
	`as£¹_·¿m
(
	`IS_I2C_MEMADD_SIZE
(
MemAddSize
));

2956 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

2959 
couÁ
 = 
I2C_TIMEOUT_BUSY_FLAG
 * (
Sy¡emCÜeClock
 /25U /1000U);

2962 if(
couÁ
-- == 0U)

2964 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

2965 
hi2c
->
S‹
ð
HAL_I2C_STATE_READY
;

2968 
	`__HAL_UNLOCK
(
hi2c
);

2970  
HAL_TIMEOUT
;

2973 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BUSY
è!ð
RESET
);

2976 
	`__HAL_LOCK
(
hi2c
);

2979 if((
hi2c
->
In¡ªû
->
CR1
 & 
I2C_CR1_PE
) != I2C_CR1_PE)

2982 
	`__HAL_I2C_ENABLE
(
hi2c
);

2986 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_POS
;

2988 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_TX
;

2989 
hi2c
->
Mode
 = 
HAL_I2C_MODE_MEM
;

2990 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

2993 
hi2c
->
pBuffPŒ
 = 
pD©a
;

2994 
hi2c
->
XãrSize
 = 
Size
;

2995 
hi2c
->
XãrCouÁ
 = 
Size
;

2996 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

2998 if(
hi2c
->
XãrSize
 > 0U)

3001 
hi2c
->
hdm©x
->
XãrC¶tC®lback
 = 
I2C_DMAXãrC¶t
;

3004 
hi2c
->
hdm©x
->
XãrE¼ÜC®lback
 = 
I2C_DMAE¼Ü
;

3007 
hi2c
->
hdm©x
->
XãrH®fC¶tC®lback
 = 
NULL
;

3008 
hi2c
->
hdm©x
->
XãrM1C¶tC®lback
 = 
NULL
;

3009 
hi2c
->
hdm©x
->
XãrM1H®fC¶tC®lback
 = 
NULL
;

3010 
hi2c
->
hdm©x
->
XãrAbÜtC®lback
 = 
NULL
;

3013 
	`HAL_DMA_S¹_IT
(
hi2c
->
hdm©x
, (
ušt32_t
)hi2c->
pBuffPŒ
, (ušt32_t)&hi2c->
In¡ªû
->
DR
, hi2c->
XãrSize
);

3016 if(
	`I2C_Reque¡MemÜyWr™e
(
hi2c
, 
DevAdd»ss
, 
MemAdd»ss
, 
MemAddSize
, 
I2C_TIMEOUT_FLAG
, 
tick¡¬t
è!ð
HAL_OK
)

3018 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

3021 
	`__HAL_UNLOCK
(
hi2c
);

3022  
HAL_ERROR
;

3027 
	`__HAL_UNLOCK
(
hi2c
);

3028  
HAL_TIMEOUT
;

3033 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

3036 
	`__HAL_UNLOCK
(
hi2c
);

3042 
	`__HAL_I2C_ENABLE_IT
(
hi2c
, 
I2C_IT_ERR
);

3045 
hi2c
->
In¡ªû
->
CR2
 |ð
I2C_CR2_DMAEN
;

3047  
HAL_OK
;

3051  
HAL_BUSY
;

3053 
	}
}

3066 
HAL_StusTy³Def
 
	$HAL_I2C_Mem_R—d_DMA
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
)

3068 
ušt32_t
 
tick¡¬t
 = 0x00U;

3069 
__IO
 
ušt32_t
 
couÁ
 = 0U;

3072 
tick¡¬t
 = 
	`HAL_G‘Tick
();

3075 
	`as£¹_·¿m
(
	`IS_I2C_MEMADD_SIZE
(
MemAddSize
));

3077 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

3080 
couÁ
 = 
I2C_TIMEOUT_BUSY_FLAG
 * (
Sy¡emCÜeClock
 /25U /1000U);

3083 if(
couÁ
-- == 0U)

3085 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

3086 
hi2c
->
S‹
ð
HAL_I2C_STATE_READY
;

3089 
	`__HAL_UNLOCK
(
hi2c
);

3091  
HAL_TIMEOUT
;

3094 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BUSY
è!ð
RESET
);

3097 
	`__HAL_LOCK
(
hi2c
);

3100 if((
hi2c
->
In¡ªû
->
CR1
 & 
I2C_CR1_PE
) != I2C_CR1_PE)

3103 
	`__HAL_I2C_ENABLE
(
hi2c
);

3107 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_POS
;

3109 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_RX
;

3110 
hi2c
->
Mode
 = 
HAL_I2C_MODE_MEM
;

3111 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

3114 
hi2c
->
pBuffPŒ
 = 
pD©a
;

3115 
hi2c
->
XãrCouÁ
 = 
Size
;

3116 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

3117 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

3119 if(
hi2c
->
XãrSize
 > 0U)

3122 
hi2c
->
hdm¬x
->
XãrC¶tC®lback
 = 
I2C_DMAXãrC¶t
;

3125 
hi2c
->
hdm¬x
->
XãrE¼ÜC®lback
 = 
I2C_DMAE¼Ü
;

3128 
hi2c
->
hdm¬x
->
XãrH®fC¶tC®lback
 = 
NULL
;

3129 
hi2c
->
hdm¬x
->
XãrM1C¶tC®lback
 = 
NULL
;

3130 
hi2c
->
hdm¬x
->
XãrM1H®fC¶tC®lback
 = 
NULL
;

3131 
hi2c
->
hdm¬x
->
XãrAbÜtC®lback
 = 
NULL
;

3134 
	`HAL_DMA_S¹_IT
(
hi2c
->
hdm¬x
, (
ušt32_t
)&hi2c->
In¡ªû
->
DR
, (ušt32_t)hi2c->
pBuffPŒ
, hi2c->
XãrSize
);

3137 if(
	`I2C_Reque¡MemÜyR—d
(
hi2c
, 
DevAdd»ss
, 
MemAdd»ss
, 
MemAddSize
, 
I2C_TIMEOUT_FLAG
, 
tick¡¬t
è!ð
HAL_OK
)

3139 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

3142 
	`__HAL_UNLOCK
(
hi2c
);

3143  
HAL_ERROR
;

3148 
	`__HAL_UNLOCK
(
hi2c
);

3149  
HAL_TIMEOUT
;

3153 if(
Size
 == 1U)

3156 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

3161 
hi2c
->
In¡ªû
->
CR2
 |ð
I2C_CR2_LAST
;

3165 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

3168 
	`__HAL_UNLOCK
(
hi2c
);

3174 
	`__HAL_I2C_ENABLE_IT
(
hi2c
, 
I2C_IT_ERR
);

3177 
hi2c
->
In¡ªû
->
CR2
 |ð
I2C_CR2_DMAEN
;

3182 if(
	`I2C_Reque¡MemÜyR—d
(
hi2c
, 
DevAdd»ss
, 
MemAdd»ss
, 
MemAddSize
, 
I2C_TIMEOUT_FLAG
, 
tick¡¬t
è!ð
HAL_OK
)

3184 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

3187 
	`__HAL_UNLOCK
(
hi2c
);

3188  
HAL_ERROR
;

3193 
	`__HAL_UNLOCK
(
hi2c
);

3194  
HAL_TIMEOUT
;

3199 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

3202 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

3204 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

3207 
	`__HAL_UNLOCK
(
hi2c
);

3210  
HAL_OK
;

3214  
HAL_BUSY
;

3216 
	}
}

3228 
HAL_StusTy³Def
 
	$HAL_I2C_IsDeviûR—dy
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt32_t
 
TrŸls
, ušt32_ˆ
Timeout
)

3230 
ušt32_t
 
tick¡¬t
 = 0U, 
tmp1
 = 0U, 
tmp2
 = 0U, 
tmp3
 = 0U, 
I2C_TrŸls
 = 1U;

3233 
tick¡¬t
 = 
	`HAL_G‘Tick
();

3235 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

3238 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_BUSY
, 
SET
, 
I2C_TIMEOUT_BUSY_FLAG
, 
tick¡¬t
è!ð
HAL_OK
)

3240  
HAL_BUSY
;

3244 
	`__HAL_LOCK
(
hi2c
);

3247 if((
hi2c
->
In¡ªû
->
CR1
 & 
I2C_CR1_PE
) != I2C_CR1_PE)

3250 
	`__HAL_I2C_ENABLE
(
hi2c
);

3254 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_POS
;

3256 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY
;

3257 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

3258 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

3263 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_START
;

3266 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_SB
, 
RESET
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

3268  
HAL_TIMEOUT
;

3272 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_7BIT_ADD_WRITE
(
DevAdd»ss
);

3276 
tick¡¬t
 = 
	`HAL_G‘Tick
();

3278 
tmp1
 = 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_ADDR
);

3279 
tmp2
 = 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_AF
);

3280 
tmp3
 = 
hi2c
->
S‹
;

3281 (
tmp1
 =ð
RESET
è&& (
tmp2
 =ðRESETè&& (
tmp3
 !ð
HAL_I2C_STATE_TIMEOUT
))

3283 if((
Timeout
 =ð0U)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

3285 
hi2c
->
S‹
 = 
HAL_I2C_STATE_TIMEOUT
;

3287 
tmp1
 = 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_ADDR
);

3288 
tmp2
 = 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_AF
);

3289 
tmp3
 = 
hi2c
->
S‹
;

3292 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

3295 if(
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_ADDR
è=ð
SET
)

3298 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

3301 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

3304 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_BUSY
, 
SET
, 
I2C_TIMEOUT_BUSY_FLAG
, 
tick¡¬t
è!ð
HAL_OK
)

3306  
HAL_TIMEOUT
;

3309 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

3312 
	`__HAL_UNLOCK
(
hi2c
);

3314  
HAL_OK
;

3319 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

3322 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_AF
);

3325 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_BUSY
, 
SET
, 
I2C_TIMEOUT_BUSY_FLAG
, 
tick¡¬t
è!ð
HAL_OK
)

3327  
HAL_TIMEOUT
;

3330 }
I2C_TrŸls
++ < 
TrŸls
);

3332 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

3335 
	`__HAL_UNLOCK
(
hi2c
);

3337  
HAL_ERROR
;

3341  
HAL_BUSY
;

3343 
	}
}

3351 
	$HAL_I2C_EV_IRQHªdËr
(
I2C_HªdËTy³Def
 *
hi2c
)

3353 
ušt32_t
 
¤2™æags
 = 
	`READ_REG
(
hi2c
->
In¡ªû
->
SR2
);

3354 
ušt32_t
 
¤1™æags
 = 
	`READ_REG
(
hi2c
->
In¡ªû
->
SR1
);

3355 
ušt32_t
 
™sourûs
 = 
	`READ_REG
(
hi2c
->
In¡ªû
->
CR2
);

3357 
ušt32_t
 
Cu¼’tMode
 = 
hi2c
->
Mode
;

3360 if((
Cu¼’tMode
 =ð
HAL_I2C_MODE_MASTER
è|| (Cu¼’tMod=ð
HAL_I2C_MODE_MEM
))

3363 if(((
¤1™æags
 & 
I2C_FLAG_SB
è!ð
RESET
è&& ((
™sourûs
 & 
I2C_IT_EVT
) != RESET))

3365 
	`I2C_Ma¡”_SB
(
hi2c
);

3368 if(((
¤1™æags
 & 
I2C_FLAG_ADD10
è!ð
RESET
è&& ((
™sourûs
 & 
I2C_IT_EVT
) != RESET))

3370 
	`I2C_Ma¡”_ADD10
(
hi2c
);

3373 if(((
¤1™æags
 & 
I2C_FLAG_ADDR
è!ð
RESET
è&& ((
™sourûs
 & 
I2C_IT_EVT
) != RESET))

3375 
	`I2C_Ma¡”_ADDR
(
hi2c
);

3379 if((
¤2™æags
 & 
I2C_FLAG_TRA
è!ð
RESET
)

3382 if(((
¤1™æags
 & 
I2C_FLAG_TXE
è!ð
RESET
è&& ((
™sourûs
 & 
I2C_IT_BUF
è!ðRESETè&& ((¤1™æag & 
I2C_FLAG_BTF
) == RESET))

3384 
	`I2C_Ma¡”T¿nsm™_TXE
(
hi2c
);

3387 if(((
¤1™æags
 & 
I2C_FLAG_BTF
è!ð
RESET
è&& ((
™sourûs
 & 
I2C_IT_EVT
) != RESET))

3389 
	`I2C_Ma¡”T¿nsm™_BTF
(
hi2c
);

3396 if(((
¤1™æags
 & 
I2C_FLAG_RXNE
è!ð
RESET
è&& ((
™sourûs
 & 
I2C_IT_BUF
è!ðRESETè&& ((¤1™æag & 
I2C_FLAG_BTF
) == RESET))

3398 
	`I2C_Ma¡”Reûive_RXNE
(
hi2c
);

3401 if(((
¤1™æags
 & 
I2C_FLAG_BTF
è!ð
RESET
è&& ((
™sourûs
 & 
I2C_IT_EVT
) != RESET))

3403 
	`I2C_Ma¡”Reûive_BTF
(
hi2c
);

3411 if(((
¤1™æags
 & 
I2C_FLAG_ADDR
è!ð
RESET
è&& ((
™sourûs
 & 
I2C_IT_EVT
) != RESET))

3413 
	`I2C_SÏve_ADDR
(
hi2c
);

3416 if(((
¤1™æags
 & 
I2C_FLAG_STOPF
è!ð
RESET
è&& ((
™sourûs
 & 
I2C_IT_EVT
) != RESET))

3418 
	`I2C_SÏve_STOPF
(
hi2c
);

3421 if((
¤2™æags
 & 
I2C_FLAG_TRA
è!ð
RESET
)

3424 if(((
¤1™æags
 & 
I2C_FLAG_TXE
è!ð
RESET
è&& ((
™sourûs
 & 
I2C_IT_BUF
è!ðRESETè&& ((¤1™æag & 
I2C_FLAG_BTF
) == RESET))

3426 
	`I2C_SÏveT¿nsm™_TXE
(
hi2c
);

3429 if(((
¤1™æags
 & 
I2C_FLAG_BTF
è!ð
RESET
è&& ((
™sourûs
 & 
I2C_IT_EVT
) != RESET))

3431 
	`I2C_SÏveT¿nsm™_BTF
(
hi2c
);

3438 if(((
¤1™æags
 & 
I2C_FLAG_RXNE
è!ð
RESET
è&& ((
™sourûs
 & 
I2C_IT_BUF
è!ðRESETè&& ((¤1™æag & 
I2C_FLAG_BTF
) == RESET))

3440 
	`I2C_SÏveReûive_RXNE
(
hi2c
);

3443 if(((
¤1™æags
 & 
I2C_FLAG_BTF
è!ð
RESET
è&& ((
™sourûs
 & 
I2C_IT_EVT
) != RESET))

3445 
	`I2C_SÏveReûive_BTF
(
hi2c
);

3449 
	}
}

3457 
	$HAL_I2C_ER_IRQHªdËr
(
I2C_HªdËTy³Def
 *
hi2c
)

3459 
ušt32_t
 
tmp1
 = 0U, 
tmp2
 = 0U, 
tmp3
 = 0U, 
tmp4
 = 0U;

3460 
ušt32_t
 
¤1™æags
 = 
	`READ_REG
(
hi2c
->
In¡ªû
->
SR1
);

3461 
ušt32_t
 
™sourûs
 = 
	`READ_REG
(
hi2c
->
In¡ªû
->
CR2
);

3464 if(((
¤1™æags
 & 
I2C_FLAG_BERR
è!ð
RESET
è&& ((
™sourûs
 & 
I2C_IT_ERR
) != RESET))

3466 
hi2c
->
E¼ÜCode
 |ð
HAL_I2C_ERROR_BERR
;

3469 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_BERR
);

3473 if(((
¤1™æags
 & 
I2C_FLAG_ARLO
è!ð
RESET
è&& ((
™sourûs
 & 
I2C_IT_ERR
) != RESET))

3475 
hi2c
->
E¼ÜCode
 |ð
HAL_I2C_ERROR_ARLO
;

3478 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_ARLO
);

3482 if(((
¤1™æags
 & 
I2C_FLAG_AF
è!ð
RESET
è&& ((
™sourûs
 & 
I2C_IT_ERR
) != RESET))

3484 
tmp1
 = 
hi2c
->
Mode
;

3485 
tmp2
 = 
hi2c
->
XãrCouÁ
;

3486 
tmp3
 = 
hi2c
->
S‹
;

3487 
tmp4
 = 
hi2c
->
P»viousS‹
;

3488 if((
tmp1
 =ð
HAL_I2C_MODE_SLAVE
è&& (
tmp2
 == 0U) && \

3489 ((
tmp3
 =ð
HAL_I2C_STATE_BUSY_TX
è|| (tmp3 =ð
HAL_I2C_STATE_BUSY_TX_LISTEN
) || \

3490 ((
tmp3
 =ð
HAL_I2C_STATE_LISTEN
è&& (
tmp4
 =ð
I2C_STATE_SLAVE_BUSY_TX
))))

3492 
	`I2C_SÏve_AF
(
hi2c
);

3496 
hi2c
->
E¼ÜCode
 |ð
HAL_I2C_ERROR_AF
;

3499 if(
hi2c
->
Mode
 =ð
HAL_I2C_MODE_MASTER
)

3502 
	`SET_BIT
(
hi2c
->
In¡ªû
->
CR1
,
I2C_CR1_STOP
);

3506 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_AF
);

3511 if(((
¤1™æags
 & 
I2C_FLAG_OVR
è!ð
RESET
è&& ((
™sourûs
 & 
I2C_IT_ERR
) != RESET))

3513 
hi2c
->
E¼ÜCode
 |ð
HAL_I2C_ERROR_OVR
;

3515 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_OVR
);

3519 if(
hi2c
->
E¼ÜCode
 !ð
HAL_I2C_ERROR_NONE
)

3521 
	`I2C_ITE¼Ü
(
hi2c
);

3523 
	}
}

3531 
__w—k
 
	$HAL_I2C_Ma¡”TxC¶tC®lback
(
I2C_HªdËTy³Def
 *
hi2c
)

3534 
	`UNUSED
(
hi2c
);

3539 
	}
}

3547 
__w—k
 
	$HAL_I2C_Ma¡”RxC¶tC®lback
(
I2C_HªdËTy³Def
 *
hi2c
)

3550 
	`UNUSED
(
hi2c
);

3555 
	}
}

3562 
__w—k
 
	$HAL_I2C_SÏveTxC¶tC®lback
(
I2C_HªdËTy³Def
 *
hi2c
)

3565 
	`UNUSED
(
hi2c
);

3570 
	}
}

3578 
__w—k
 
	$HAL_I2C_SÏveRxC¶tC®lback
(
I2C_HªdËTy³Def
 *
hi2c
)

3581 
	`UNUSED
(
hi2c
);

3586 
	}
}

3596 
__w—k
 
	$HAL_I2C_AddrC®lback
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 
T¿nsãrDœeùiÚ
, 
ušt16_t
 
AddrM©chCode
)

3599 
	`UNUSED
(
hi2c
);

3600 
	`UNUSED
(
T¿nsãrDœeùiÚ
);

3601 
	`UNUSED
(
AddrM©chCode
);

3606 
	}
}

3614 
__w—k
 
	$HAL_I2C_Li¡’C¶tC®lback
(
I2C_HªdËTy³Def
 *
hi2c
)

3617 
	`UNUSED
(
hi2c
);

3622 
	}
}

3630 
__w—k
 
	$HAL_I2C_MemTxC¶tC®lback
(
I2C_HªdËTy³Def
 *
hi2c
)

3633 
	`UNUSED
(
hi2c
);

3638 
	}
}

3646 
__w—k
 
	$HAL_I2C_MemRxC¶tC®lback
(
I2C_HªdËTy³Def
 *
hi2c
)

3649 
	`UNUSED
(
hi2c
);

3654 
	}
}

3662 
__w—k
 
	$HAL_I2C_E¼ÜC®lback
(
I2C_HªdËTy³Def
 *
hi2c
)

3665 
	`UNUSED
(
hi2c
);

3670 
	}
}

3678 
__w—k
 
	$HAL_I2C_AbÜtC¶tC®lback
(
I2C_HªdËTy³Def
 *
hi2c
)

3681 
	`UNUSED
(
hi2c
);

3686 
	}
}

3713 
HAL_I2C_S‹Ty³Def
 
	$HAL_I2C_G‘S‹
(
I2C_HªdËTy³Def
 *
hi2c
)

3716  
hi2c
->
S‹
;

3717 
	}
}

3725 
HAL_I2C_ModeTy³Def
 
	$HAL_I2C_G‘Mode
(
I2C_HªdËTy³Def
 *
hi2c
)

3727  
hi2c
->
Mode
;

3728 
	}
}

3736 
ušt32_t
 
	$HAL_I2C_G‘E¼Ü
(
I2C_HªdËTy³Def
 *
hi2c
)

3738  
hi2c
->
E¼ÜCode
;

3739 
	}
}

3751 
HAL_StusTy³Def
 
	$I2C_Ma¡”T¿nsm™_TXE
(
I2C_HªdËTy³Def
 *
hi2c
)

3754 
ušt32_t
 
Cu¼’tS‹
 = 
hi2c
->
S‹
;

3755 
ušt32_t
 
Cu¼’tMode
 = 
hi2c
->
Mode
;

3756 
ušt32_t
 
Cu¼’tXãrO±iÚs
 = 
hi2c
->
XãrO±iÚs
;

3758 if((
hi2c
->
XãrSize
 =ð0Uè&& (
Cu¼’tS‹
 =ð
HAL_I2C_STATE_BUSY_TX
))

3761 if((
Cu¼’tXãrO±iÚs
 !ð
I2C_FIRST_AND_LAST_FRAME
è&& (Cu¼’tXãrO±iÚ !ð
I2C_LAST_FRAME
è&& (Cu¼’tXãrO±iÚ !ð
I2C_NO_OPTION_FRAME
))

3763 
	`__HAL_I2C_DISABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_BUF
 | 
I2C_IT_ERR
);

3765 
hi2c
->
P»viousS‹
 = 
I2C_STATE_MASTER_BUSY_TX
;

3766 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

3767 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

3769 
	`HAL_I2C_Ma¡”TxC¶tC®lback
(
hi2c
);

3774 
	`__HAL_I2C_DISABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_BUF
 | 
I2C_IT_ERR
);

3777 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

3779 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

3780 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

3782 if(
hi2c
->
Mode
 =ð
HAL_I2C_MODE_MEM
)

3784 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

3785 
	`HAL_I2C_MemTxC¶tC®lback
(
hi2c
);

3789 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

3790 
	`HAL_I2C_Ma¡”TxC¶tC®lback
(
hi2c
);

3794 if((
Cu¼’tS‹
 =ð
HAL_I2C_STATE_BUSY_TX
) || \

3795 ((
Cu¼’tMode
 =ð
HAL_I2C_MODE_MEM
è&& (
Cu¼’tS‹
 =ð
HAL_I2C_STATE_BUSY_RX
)))

3797 if(
hi2c
->
XãrCouÁ
 == 0U)

3800 
	`__HAL_I2C_DISABLE_IT
(
hi2c
, 
I2C_IT_BUF
);

3804 if(
hi2c
->
Mode
 =ð
HAL_I2C_MODE_MEM
)

3806 if(
hi2c
->
Ev’tCouÁ
 == 0)

3809 if(
hi2c
->
MemaddSize
 =ð
I2C_MEMADD_SIZE_8BIT
)

3812 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_MEM_ADD_LSB
(hi2c->
Memadd»ss
);

3814 
hi2c
->
Ev’tCouÁ
 += 2;

3820 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_MEM_ADD_MSB
(hi2c->
Memadd»ss
);

3822 
hi2c
->
Ev’tCouÁ
++;

3825 if(
hi2c
->
Ev’tCouÁ
 == 1)

3828 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_MEM_ADD_LSB
(hi2c->
Memadd»ss
);

3830 
hi2c
->
Ev’tCouÁ
++;

3832 if(
hi2c
->
Ev’tCouÁ
 == 2)

3834 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_BUSY_RX
)

3837 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_START
;

3839 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_BUSY_TX
)

3842 
hi2c
->
In¡ªû
->
DR
 = (*hi2c->
pBuffPŒ
++);

3843 
hi2c
->
XãrCouÁ
--;

3850 
hi2c
->
In¡ªû
->
DR
 = (*hi2c->
pBuffPŒ
++);

3851 
hi2c
->
XãrCouÁ
--;

3855  
HAL_OK
;

3856 
	}
}

3864 
HAL_StusTy³Def
 
	$I2C_Ma¡”T¿nsm™_BTF
(
I2C_HªdËTy³Def
 *
hi2c
)

3867 
ušt32_t
 
Cu¼’tXãrO±iÚs
 = 
hi2c
->
XãrO±iÚs
;

3869 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_BUSY_TX
)

3871 if(
hi2c
->
XãrCouÁ
 != 0U)

3874 
hi2c
->
In¡ªû
->
DR
 = (*hi2c->
pBuffPŒ
++);

3875 
hi2c
->
XãrCouÁ
--;

3880 if((
Cu¼’tXãrO±iÚs
 !ð
I2C_FIRST_AND_LAST_FRAME
è&& (Cu¼’tXãrO±iÚ !ð
I2C_LAST_FRAME
è&& (Cu¼’tXãrO±iÚ !ð
I2C_NO_OPTION_FRAME
))

3882 
	`__HAL_I2C_DISABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_BUF
 | 
I2C_IT_ERR
);

3884 
hi2c
->
P»viousS‹
 = 
I2C_STATE_MASTER_BUSY_TX
;

3885 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

3886 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

3888 
	`HAL_I2C_Ma¡”TxC¶tC®lback
(
hi2c
);

3893 
	`__HAL_I2C_DISABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_BUF
 | 
I2C_IT_ERR
);

3896 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

3898 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

3899 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

3901 if(
hi2c
->
Mode
 =ð
HAL_I2C_MODE_MEM
)

3903 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

3905 
	`HAL_I2C_MemTxC¶tC®lback
(
hi2c
);

3909 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

3911 
	`HAL_I2C_Ma¡”TxC¶tC®lback
(
hi2c
);

3916  
HAL_OK
;

3917 
	}
}

3925 
HAL_StusTy³Def
 
	$I2C_Ma¡”Reûive_RXNE
(
I2C_HªdËTy³Def
 *
hi2c
)

3927 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_BUSY_RX
)

3929 
ušt32_t
 
tmp
 = 0U;

3931 
tmp
 = 
hi2c
->
XãrCouÁ
;

3932 if(
tmp
 > 3U)

3935 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

3936 
hi2c
->
XãrCouÁ
--;

3938 if(
hi2c
->
XãrCouÁ
 == 3)

3943 
	`__HAL_I2C_DISABLE_IT
(
hi2c
, 
I2C_IT_BUF
);

3946 if((
tmp
 == 1U) || (tmp == 0U))

3949 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

3952 
	`__HAL_I2C_DISABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_BUF
 | 
I2C_IT_ERR
);

3955 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

3956 
hi2c
->
XãrCouÁ
--;

3958 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

3959 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

3961 if(
hi2c
->
Mode
 =ð
HAL_I2C_MODE_MEM
)

3963 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

3964 
	`HAL_I2C_MemRxC¶tC®lback
(
hi2c
);

3968 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

3969 
	`HAL_I2C_Ma¡”RxC¶tC®lback
(
hi2c
);

3973  
HAL_OK
;

3974 
	}
}

3982 
HAL_StusTy³Def
 
	$I2C_Ma¡”Reûive_BTF
(
I2C_HªdËTy³Def
 *
hi2c
)

3985 
ušt32_t
 
Cu¼’tXãrO±iÚs
 = 
hi2c
->
XãrO±iÚs
;

3987 if(
hi2c
->
XãrCouÁ
 == 4U)

3991 
	`__HAL_I2C_DISABLE_IT
(
hi2c
, 
I2C_IT_BUF
);

3994 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

3995 
hi2c
->
XãrCouÁ
--;

3997 if(
hi2c
->
XãrCouÁ
 == 3U)

4001 
	`__HAL_I2C_DISABLE_IT
(
hi2c
, 
I2C_IT_BUF
);

4004 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

4007 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

4008 
hi2c
->
XãrCouÁ
--;

4010 if(
hi2c
->
XãrCouÁ
 == 2U)

4013 if((
Cu¼’tXãrO±iÚs
 =ð
I2C_NEXT_FRAME
è|| (Cu¼’tXãrO±iÚ =ð
I2C_FIRST_FRAME
))

4016 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

4019 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_START
;

4024 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

4028 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

4029 
hi2c
->
XãrCouÁ
--;

4032 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

4033 
hi2c
->
XãrCouÁ
--;

4036 
	`__HAL_I2C_DISABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_ERR
);

4038 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

4039 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

4041 if(
hi2c
->
Mode
 =ð
HAL_I2C_MODE_MEM
)

4043 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

4045 
	`HAL_I2C_MemRxC¶tC®lback
(
hi2c
);

4049 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

4051 
	`HAL_I2C_Ma¡”RxC¶tC®lback
(
hi2c
);

4057 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

4058 
hi2c
->
XãrCouÁ
--;

4060  
HAL_OK
;

4061 
	}
}

4069 
HAL_StusTy³Def
 
	$I2C_Ma¡”_SB
(
I2C_HªdËTy³Def
 *
hi2c
)

4071 if(
hi2c
->
Mode
 =ð
HAL_I2C_MODE_MEM
)

4073 if(
hi2c
->
Ev’tCouÁ
 == 0U)

4076 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_7BIT_ADD_WRITE
(hi2c->
Devadd»ss
);

4080 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_7BIT_ADD_READ
(hi2c->
Devadd»ss
);

4085 if(
hi2c
->
In™
.
Add»ssšgMode
 =ð
I2C_ADDRESSINGMODE_7BIT
)

4088 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_BUSY_TX
)

4090 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_7BIT_ADD_WRITE
(hi2c->
Devadd»ss
);

4094 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_7BIT_ADD_READ
(hi2c->
Devadd»ss
);

4099 if(
hi2c
->
Ev’tCouÁ
 == 0U)

4102 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_10BIT_HEADER_WRITE
(hi2c->
Devadd»ss
);

4104 if(
hi2c
->
Ev’tCouÁ
 == 1U)

4107 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_10BIT_HEADER_READ
(hi2c->
Devadd»ss
);

4112  
HAL_OK
;

4113 
	}
}

4121 
HAL_StusTy³Def
 
	$I2C_Ma¡”_ADD10
(
I2C_HªdËTy³Def
 *
hi2c
)

4124 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_10BIT_ADDRESS
(hi2c->
Devadd»ss
);

4126  
HAL_OK
;

4127 
	}
}

4135 
HAL_StusTy³Def
 
	$I2C_Ma¡”_ADDR
(
I2C_HªdËTy³Def
 *
hi2c
)

4138 
ušt32_t
 
Cu¼’tMode
 = 
hi2c
->
Mode
;

4139 
ušt32_t
 
Cu¼’tXãrO±iÚs
 = 
hi2c
->
XãrO±iÚs
;

4140 
ušt32_t
 
P»v_S‹
 = 
hi2c
->
P»viousS‹
;

4142 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_BUSY_RX
)

4144 if((
hi2c
->
Ev’tCouÁ
 =ð0Uè&& (
Cu¼’tMode
 =ð
HAL_I2C_MODE_MEM
))

4147 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

4149 if((
hi2c
->
Ev’tCouÁ
 =ð0Uè&& (hi2c->
In™
.
Add»ssšgMode
 =ð
I2C_ADDRESSINGMODE_10BIT
))

4152 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

4155 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_START
;

4157 
hi2c
->
Ev’tCouÁ
++;

4161 if(
hi2c
->
XãrCouÁ
 == 0U)

4164 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

4167 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

4169 if(
hi2c
->
XãrCouÁ
 == 1U)

4171 if(
Cu¼’tXãrO±iÚs
 =ð
I2C_NO_OPTION_FRAME
)

4174 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

4176 if((
hi2c
->
In¡ªû
->
CR2
 & 
I2C_CR2_DMAEN
) == I2C_CR2_DMAEN)

4179 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

4182 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

4187 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

4190 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

4194 if((
Cu¼’tXãrO±iÚs
 !ð
I2C_FIRST_AND_LAST_FRAME
è&& (Cu¼’tXãrO±iÚ !ð
I2C_LAST_FRAME
) \

4195 && (
P»v_S‹
 !ð
I2C_STATE_MASTER_BUSY_RX
))

4197 if(
hi2c
->
XãrO±iÚs
 !ð
I2C_NEXT_FRAME
)

4200 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

4205 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_ACK
;

4209 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

4214 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

4217 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

4220 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

4223 if(
hi2c
->
XãrCouÁ
 == 2U)

4225 if(
hi2c
->
XãrO±iÚs
 !ð
I2C_NEXT_FRAME
)

4228 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

4231 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_POS
;

4236 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_ACK
;

4239 if((
hi2c
->
In¡ªû
->
CR2
 & 
I2C_CR2_DMAEN
) == I2C_CR2_DMAEN)

4242 
hi2c
->
In¡ªû
->
CR2
 |ð
I2C_CR2_LAST
;

4246 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

4251 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_ACK
;

4253 if((
hi2c
->
In¡ªû
->
CR2
 & 
I2C_CR2_DMAEN
) == I2C_CR2_DMAEN)

4256 
hi2c
->
In¡ªû
->
CR2
 |ð
I2C_CR2_LAST
;

4260 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

4264 
hi2c
->
Ev’tCouÁ
 = 0U;

4270 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

4273  
HAL_OK
;

4274 
	}
}

4282 
HAL_StusTy³Def
 
	$I2C_SÏveT¿nsm™_TXE
(
I2C_HªdËTy³Def
 *
hi2c
)

4285 
ušt32_t
 
Cu¼’tS‹
 = 
hi2c
->
S‹
;

4287 if(
hi2c
->
XãrCouÁ
 != 0U)

4290 
hi2c
->
In¡ªû
->
DR
 = (*hi2c->
pBuffPŒ
++);

4291 
hi2c
->
XãrCouÁ
--;

4293 if((
hi2c
->
XãrCouÁ
 =ð0Uè&& (
Cu¼’tS‹
 =ð
HAL_I2C_STATE_BUSY_TX_LISTEN
))

4296 
	`__HAL_I2C_DISABLE_IT
(
hi2c
, 
I2C_IT_BUF
);

4299 
hi2c
->
P»viousS‹
 = 
I2C_STATE_SLAVE_BUSY_TX
;

4300 
hi2c
->
S‹
 = 
HAL_I2C_STATE_LISTEN
;

4303 
	`HAL_I2C_SÏveTxC¶tC®lback
(
hi2c
);

4306  
HAL_OK
;

4307 
	}
}

4315 
HAL_StusTy³Def
 
	$I2C_SÏveT¿nsm™_BTF
(
I2C_HªdËTy³Def
 *
hi2c
)

4317 if(
hi2c
->
XãrCouÁ
 != 0U)

4320 
hi2c
->
In¡ªû
->
DR
 = (*hi2c->
pBuffPŒ
++);

4321 
hi2c
->
XãrCouÁ
--;

4323  
HAL_OK
;

4324 
	}
}

4332 
HAL_StusTy³Def
 
	$I2C_SÏveReûive_RXNE
(
I2C_HªdËTy³Def
 *
hi2c
)

4335 
ušt32_t
 
Cu¼’tS‹
 = 
hi2c
->
S‹
;

4337 if(
hi2c
->
XãrCouÁ
 != 0U)

4340 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

4341 
hi2c
->
XãrCouÁ
--;

4343 if((
hi2c
->
XãrCouÁ
 =ð0Uè&& (
Cu¼’tS‹
 =ð
HAL_I2C_STATE_BUSY_RX_LISTEN
))

4346 
	`__HAL_I2C_DISABLE_IT
(
hi2c
, 
I2C_IT_BUF
);

4349 
hi2c
->
P»viousS‹
 = 
I2C_STATE_SLAVE_BUSY_RX
;

4350 
hi2c
->
S‹
 = 
HAL_I2C_STATE_LISTEN
;

4353 
	`HAL_I2C_SÏveRxC¶tC®lback
(
hi2c
);

4356  
HAL_OK
;

4357 
	}
}

4365 
HAL_StusTy³Def
 
	$I2C_SÏveReûive_BTF
(
I2C_HªdËTy³Def
 *
hi2c
)

4367 if(
hi2c
->
XãrCouÁ
 != 0U)

4370 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

4371 
hi2c
->
XãrCouÁ
--;

4373  
HAL_OK
;

4374 
	}
}

4382 
HAL_StusTy³Def
 
	$I2C_SÏve_ADDR
(
I2C_HªdËTy³Def
 *
hi2c
)

4384 
ušt8_t
 
T¿nsãrDœeùiÚ
 = 
I2C_DIRECTION_RECEIVE
;

4385 
ušt16_t
 
SÏveAddrCode
 = 0U;

4388 if(
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_TRA
è=ð
RESET
)

4390 
T¿nsãrDœeùiÚ
 = 
I2C_DIRECTION_TRANSMIT
;

4393 if(
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_DUALF
è=ð
RESET
)

4395 
SÏveAddrCode
 = 
hi2c
->
In™
.
OwnAdd»ss1
;

4399 
SÏveAddrCode
 = 
hi2c
->
In™
.
OwnAdd»ss2
;

4403 
	`HAL_I2C_AddrC®lback
(
hi2c
, 
T¿nsãrDœeùiÚ
, 
SÏveAddrCode
);

4405  
HAL_OK
;

4406 
	}
}

4414 
HAL_StusTy³Def
 
	$I2C_SÏve_STOPF
(
I2C_HªdËTy³Def
 *
hi2c
)

4417 
ušt32_t
 
Cu¼’tS‹
 = 
hi2c
->
S‹
;

4420 
	`__HAL_I2C_DISABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_BUF
 | 
I2C_IT_ERR
);

4423 
	`__HAL_I2C_CLEAR_STOPFLAG
(
hi2c
);

4426 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

4429 if((
hi2c
->
In¡ªû
->
CR2
 & 
I2C_CR2_DMAEN
) == I2C_CR2_DMAEN)

4431 if((
hi2c
->
S‹
 =ð
HAL_I2C_STATE_BUSY_RX
è|| (hi2c->S‹ =ð
HAL_I2C_STATE_BUSY_RX_LISTEN
))

4433 
hi2c
->
XãrCouÁ
 = 
	`__HAL_DMA_GET_COUNTER
(hi2c->
hdm¬x
);

4437 
hi2c
->
XãrCouÁ
 = 
	`__HAL_DMA_GET_COUNTER
(hi2c->
hdm©x
);

4442 if(
hi2c
->
XãrCouÁ
 != 0U)

4445 if(
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BTF
è=ð
SET
)

4448 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

4449 
hi2c
->
XãrCouÁ
--;

4453 if(
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_RXNE
è=ð
SET
)

4456 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

4457 
hi2c
->
XãrCouÁ
--;

4461 
hi2c
->
E¼ÜCode
 |ð
HAL_I2C_ERROR_AF
;

4464 if(
hi2c
->
E¼ÜCode
 !ð
HAL_I2C_ERROR_NONE
)

4467 
	`I2C_ITE¼Ü
(
hi2c
);

4471 if((
Cu¼’tS‹
 =ð
HAL_I2C_STATE_LISTEN
 ) || (Cu¼’tS‹ =ð
HAL_I2C_STATE_BUSY_RX_LISTEN
) || \

4472 (
Cu¼’tS‹
 =ð
HAL_I2C_STATE_BUSY_TX_LISTEN
))

4474 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

4475 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

4476 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

4477 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

4480 
	`HAL_I2C_Li¡’C¶tC®lback
(
hi2c
);

4484 if((
hi2c
->
P»viousS‹
 =ð
I2C_STATE_SLAVE_BUSY_RX
è|| (
Cu¼’tS‹
 =ð
HAL_I2C_STATE_BUSY_RX
))

4486 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

4487 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

4488 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

4490 
	`HAL_I2C_SÏveRxC¶tC®lback
(
hi2c
);

4494  
HAL_OK
;

4495 
	}
}

4502 
HAL_StusTy³Def
 
	$I2C_SÏve_AF
(
I2C_HªdËTy³Def
 *
hi2c
)

4505 
ušt32_t
 
Cu¼’tS‹
 = 
hi2c
->
S‹
;

4506 
ušt32_t
 
Cu¼’tXãrO±iÚs
 = 
hi2c
->
XãrO±iÚs
;

4508 if(((
Cu¼’tXãrO±iÚs
 =ð
I2C_FIRST_AND_LAST_FRAME
è|| (Cu¼’tXãrO±iÚ =ð
I2C_LAST_FRAME
)) && \

4509 (
Cu¼’tS‹
 =ð
HAL_I2C_STATE_LISTEN
))

4511 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

4514 
	`__HAL_I2C_DISABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_BUF
 | 
I2C_IT_ERR
);

4517 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_AF
);

4520 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

4522 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

4523 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

4524 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

4527 
	`HAL_I2C_Li¡’C¶tC®lback
(
hi2c
);

4529 if(
Cu¼’tS‹
 =ð
HAL_I2C_STATE_BUSY_TX
)

4531 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

4532 
hi2c
->
P»viousS‹
 = 
I2C_STATE_SLAVE_BUSY_TX
;

4533 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

4534 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

4537 
	`__HAL_I2C_DISABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_BUF
 | 
I2C_IT_ERR
);

4540 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_AF
);

4543 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

4545 
	`HAL_I2C_SÏveTxC¶tC®lback
(
hi2c
);

4551 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_AF
);

4554  
HAL_OK
;

4555 
	}
}

4562 
	$I2C_ITE¼Ü
(
I2C_HªdËTy³Def
 *
hi2c
)

4565 
ušt32_t
 
Cu¼’tS‹
 = 
hi2c
->
S‹
;

4567 if((
Cu¼’tS‹
 =ð
HAL_I2C_STATE_BUSY_TX_LISTEN
è|| (Cu¼’tS‹ =ð
HAL_I2C_STATE_BUSY_RX_LISTEN
))

4570 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

4571 
hi2c
->
S‹
 = 
HAL_I2C_STATE_LISTEN
;

4577 if((
hi2c
->
S‹
 !ð
HAL_I2C_STATE_ABORT
è&& ((hi2c->
In¡ªû
->
CR2
 & 
I2C_CR2_DMAEN
) != I2C_CR2_DMAEN))

4579 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

4581 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

4582 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

4586 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_POS
;

4589 if((
hi2c
->
In¡ªû
->
CR2
 & 
I2C_CR2_DMAEN
) == I2C_CR2_DMAEN)

4591 
hi2c
->
In¡ªû
->
CR2
 &ð~
I2C_CR2_DMAEN
;

4593 if(
hi2c
->
hdm©x
->
S‹
 !ð
HAL_DMA_STATE_READY
)

4597 
hi2c
->
hdm©x
->
XãrAbÜtC®lback
 = 
I2C_DMAAbÜt
;

4599 if(
	`HAL_DMA_AbÜt_IT
(
hi2c
->
hdm©x
è!ð
HAL_OK
)

4602 
	`__HAL_I2C_DISABLE
(
hi2c
);

4604 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

4607 
hi2c
->
hdm©x
->
	`XãrAbÜtC®lback
(hi2c->hdmatx);

4614 
hi2c
->
hdm¬x
->
XãrAbÜtC®lback
 = 
I2C_DMAAbÜt
;

4616 if(
	`HAL_DMA_AbÜt_IT
(
hi2c
->
hdm¬x
è!ð
HAL_OK
)

4619 if(
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_RXNE
è=ð
SET
)

4622 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

4626 
	`__HAL_I2C_DISABLE
(
hi2c
);

4628 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

4631 
hi2c
->
hdm¬x
->
	`XãrAbÜtC®lback
(hi2c->hdmarx);

4635 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_ABORT
)

4637 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

4638 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

4641 if(
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_RXNE
è=ð
SET
)

4644 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

4648 
	`__HAL_I2C_DISABLE
(
hi2c
);

4651 
	`HAL_I2C_AbÜtC¶tC®lback
(
hi2c
);

4656 if(
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_RXNE
è=ð
SET
)

4659 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
DR
;

4663 
	`HAL_I2C_E¼ÜC®lback
(
hi2c
);

4668 if((
hi2c
->
S‹
 =ð
HAL_I2C_STATE_LISTEN
è&& ((hi2c->
E¼ÜCode
 & 
HAL_I2C_ERROR_AF
) == HAL_I2C_ERROR_AF))

4670 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

4671 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

4672 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

4673 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

4676 
	`HAL_I2C_Li¡’C¶tC®lback
(
hi2c
);

4678 
	}
}

4689 
HAL_StusTy³Def
 
	$I2C_Ma¡”Reque¡Wr™e
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt32_t
 
Timeout
, ušt32_ˆ
Tick¡¬t
)

4692 
ušt32_t
 
Cu¼’tXãrO±iÚs
 = 
hi2c
->
XãrO±iÚs
;

4695 if((
Cu¼’tXãrO±iÚs
 =ð
I2C_FIRST_AND_LAST_FRAME
è|| (Cu¼’tXãrO±iÚ =ð
I2C_FIRST_FRAME
è|| (Cu¼’tXãrO±iÚ =ð
I2C_NO_OPTION_FRAME
))

4698 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_START
;

4700 if(
hi2c
->
P»viousS‹
 =ð
I2C_STATE_MASTER_BUSY_RX
)

4703 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_START
;

4707 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_SB
, 
RESET
, 
Timeout
, 
Tick¡¬t
è!ð
HAL_OK
)

4709  
HAL_TIMEOUT
;

4712 if(
hi2c
->
In™
.
Add»ssšgMode
 =ð
I2C_ADDRESSINGMODE_7BIT
)

4715 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_7BIT_ADD_WRITE
(
DevAdd»ss
);

4720 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_10BIT_HEADER_WRITE
(
DevAdd»ss
);

4723 if(
	`I2C_Wa™OnMa¡”Add»ssFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_ADD10
, 
Timeout
, 
Tick¡¬t
è!ð
HAL_OK
)

4725 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

4727  
HAL_ERROR
;

4731  
HAL_TIMEOUT
;

4736 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_10BIT_ADDRESS
(
DevAdd»ss
);

4740 if(
	`I2C_Wa™OnMa¡”Add»ssFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_ADDR
, 
Timeout
, 
Tick¡¬t
è!ð
HAL_OK
)

4742 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

4744  
HAL_ERROR
;

4748  
HAL_TIMEOUT
;

4752  
HAL_OK
;

4753 
	}
}

4765 
HAL_StusTy³Def
 
	$I2C_Ma¡”Reque¡R—d
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt32_t
 
Timeout
, ušt32_ˆ
Tick¡¬t
)

4768 
ušt32_t
 
Cu¼’tXãrO±iÚs
 = 
hi2c
->
XãrO±iÚs
;

4771 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_ACK
;

4774 if((
Cu¼’tXãrO±iÚs
 =ð
I2C_FIRST_AND_LAST_FRAME
è|| (Cu¼’tXãrO±iÚ =ð
I2C_FIRST_FRAME
è|| (Cu¼’tXãrO±iÚ =ð
I2C_NO_OPTION_FRAME
))

4777 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_START
;

4779 if(
hi2c
->
P»viousS‹
 =ð
I2C_STATE_MASTER_BUSY_TX
)

4782 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_START
;

4786 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_SB
, 
RESET
, 
Timeout
, 
Tick¡¬t
è!ð
HAL_OK
)

4788  
HAL_TIMEOUT
;

4791 if(
hi2c
->
In™
.
Add»ssšgMode
 =ð
I2C_ADDRESSINGMODE_7BIT
)

4794 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_7BIT_ADD_READ
(
DevAdd»ss
);

4799 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_10BIT_HEADER_WRITE
(
DevAdd»ss
);

4802 if(
	`I2C_Wa™OnMa¡”Add»ssFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_ADD10
, 
Timeout
, 
Tick¡¬t
è!ð
HAL_OK
)

4804 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

4806  
HAL_ERROR
;

4810  
HAL_TIMEOUT
;

4815 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_10BIT_ADDRESS
(
DevAdd»ss
);

4818 if(
	`I2C_Wa™OnMa¡”Add»ssFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_ADDR
, 
Timeout
, 
Tick¡¬t
è!ð
HAL_OK
)

4820 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

4822  
HAL_ERROR
;

4826  
HAL_TIMEOUT
;

4831 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

4834 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_START
;

4837 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_SB
, 
RESET
, 
Timeout
, 
Tick¡¬t
è!ð
HAL_OK
)

4839  
HAL_TIMEOUT
;

4843 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_10BIT_HEADER_READ
(
DevAdd»ss
);

4847 if(
	`I2C_Wa™OnMa¡”Add»ssFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_ADDR
, 
Timeout
, 
Tick¡¬t
è!ð
HAL_OK
)

4849 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

4851  
HAL_ERROR
;

4855  
HAL_TIMEOUT
;

4859  
HAL_OK
;

4860 
	}
}

4873 
HAL_StusTy³Def
 
	$I2C_Reque¡MemÜyWr™e
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt32_t
 
Timeout
, ušt32_ˆ
Tick¡¬t
)

4876 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_START
;

4879 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_SB
, 
RESET
, 
Timeout
, 
Tick¡¬t
è!ð
HAL_OK
)

4881  
HAL_TIMEOUT
;

4885 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_7BIT_ADD_WRITE
(
DevAdd»ss
);

4888 if(
	`I2C_Wa™OnMa¡”Add»ssFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_ADDR
, 
Timeout
, 
Tick¡¬t
è!ð
HAL_OK
)

4890 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

4892  
HAL_ERROR
;

4896  
HAL_TIMEOUT
;

4901 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

4904 if(
	`I2C_Wa™OnTXEFÏgUÁžTimeout
(
hi2c
, 
Timeout
, 
Tick¡¬t
è!ð
HAL_OK
)

4906 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

4909 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

4910  
HAL_ERROR
;

4914  
HAL_TIMEOUT
;

4919 if(
MemAddSize
 =ð
I2C_MEMADD_SIZE_8BIT
)

4922 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_MEM_ADD_LSB
(
MemAdd»ss
);

4928 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_MEM_ADD_MSB
(
MemAdd»ss
);

4931 if(
	`I2C_Wa™OnTXEFÏgUÁžTimeout
(
hi2c
, 
Timeout
, 
Tick¡¬t
è!ð
HAL_OK
)

4933 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

4936 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

4937  
HAL_ERROR
;

4941  
HAL_TIMEOUT
;

4946 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_MEM_ADD_LSB
(
MemAdd»ss
);

4949  
HAL_OK
;

4950 
	}
}

4963 
HAL_StusTy³Def
 
	$I2C_Reque¡MemÜyR—d
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt32_t
 
Timeout
, ušt32_ˆ
Tick¡¬t
)

4966 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_ACK
;

4969 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_START
;

4972 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_SB
, 
RESET
, 
Timeout
, 
Tick¡¬t
è!ð
HAL_OK
)

4974  
HAL_TIMEOUT
;

4978 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_7BIT_ADD_WRITE
(
DevAdd»ss
);

4981 if(
	`I2C_Wa™OnMa¡”Add»ssFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_ADDR
, 
Timeout
, 
Tick¡¬t
è!ð
HAL_OK
)

4983 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

4985  
HAL_ERROR
;

4989  
HAL_TIMEOUT
;

4994 
	`__HAL_I2C_CLEAR_ADDRFLAG
(
hi2c
);

4997 if(
	`I2C_Wa™OnTXEFÏgUÁžTimeout
(
hi2c
, 
Timeout
, 
Tick¡¬t
è!ð
HAL_OK
)

4999 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

5002 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

5003  
HAL_ERROR
;

5007  
HAL_TIMEOUT
;

5012 if(
MemAddSize
 =ð
I2C_MEMADD_SIZE_8BIT
)

5015 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_MEM_ADD_LSB
(
MemAdd»ss
);

5021 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_MEM_ADD_MSB
(
MemAdd»ss
);

5024 if(
	`I2C_Wa™OnTXEFÏgUÁžTimeout
(
hi2c
, 
Timeout
, 
Tick¡¬t
è!ð
HAL_OK
)

5026 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

5029 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

5030  
HAL_ERROR
;

5034  
HAL_TIMEOUT
;

5039 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_MEM_ADD_LSB
(
MemAdd»ss
);

5043 if(
	`I2C_Wa™OnTXEFÏgUÁžTimeout
(
hi2c
, 
Timeout
, 
Tick¡¬t
è!ð
HAL_OK
)

5045 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

5048 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

5049  
HAL_ERROR
;

5053  
HAL_TIMEOUT
;

5058 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_START
;

5061 if(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_SB
, 
RESET
, 
Timeout
, 
Tick¡¬t
è!ð
HAL_OK
)

5063  
HAL_TIMEOUT
;

5067 
hi2c
->
In¡ªû
->
DR
 = 
	`I2C_7BIT_ADD_READ
(
DevAdd»ss
);

5070 if(
	`I2C_Wa™OnMa¡”Add»ssFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_ADDR
, 
Timeout
, 
Tick¡¬t
è!ð
HAL_OK
)

5072 if(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

5074  
HAL_ERROR
;

5078  
HAL_TIMEOUT
;

5082  
HAL_OK
;

5083 
	}
}

5090 
	$I2C_DMAXãrC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

5092 
I2C_HªdËTy³Def
* 
hi2c
 = (I2C_HªdËTy³Def*)((
DMA_HªdËTy³Def
*)
hdma
)->
P¬’t
;

5095 
ušt32_t
 
Cu¼’tS‹
 = 
hi2c
->
S‹
;

5096 
ušt32_t
 
Cu¼’tMode
 = 
hi2c
->
Mode
;

5098 if((
Cu¼’tS‹
 =ð
HAL_I2C_STATE_BUSY_TX
è|| ((Cu¼’tS‹ =ð
HAL_I2C_STATE_BUSY_RX
è&& (
Cu¼’tMode
 =ð
HAL_I2C_MODE_SLAVE
)))

5101 
hi2c
->
In¡ªû
->
CR2
 &ð~
I2C_CR2_DMAEN
;

5103 
hi2c
->
XãrCouÁ
 = 0U;

5106 
	`__HAL_I2C_ENABLE_IT
(
hi2c
, 
I2C_IT_EVT
 | 
I2C_IT_ERR
);

5111 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

5114 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

5117 
hi2c
->
In¡ªû
->
CR2
 &ð~
I2C_CR2_LAST
;

5120 
hi2c
->
In¡ªû
->
CR2
 &ð~
I2C_CR2_DMAEN
;

5122 
hi2c
->
XãrCouÁ
 = 0U;

5125 if(
hi2c
->
E¼ÜCode
 !ð
HAL_I2C_ERROR_NONE
)

5127 
	`HAL_I2C_E¼ÜC®lback
(
hi2c
);

5131 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

5133 if(
hi2c
->
Mode
 =ð
HAL_I2C_MODE_MEM
)

5135 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

5137 
	`HAL_I2C_MemRxC¶tC®lback
(
hi2c
);

5141 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

5143 
	`HAL_I2C_Ma¡”RxC¶tC®lback
(
hi2c
);

5147 
	}
}

5154 
	$I2C_DMAE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
)

5156 
I2C_HªdËTy³Def
* 
hi2c
 = (I2C_HªdËTy³Def*)((
DMA_HªdËTy³Def
*)
hdma
)->
P¬’t
;

5159 if(
	`HAL_DMA_G‘E¼Ü
(
hdma
è!ð
HAL_DMA_ERROR_FE
)

5162 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

5164 
hi2c
->
XãrCouÁ
 = 0U;

5166 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

5167 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

5169 
hi2c
->
E¼ÜCode
 |ð
HAL_I2C_ERROR_DMA
;

5171 
	`HAL_I2C_E¼ÜC®lback
(
hi2c
);

5173 
	}
}

5181 
	$I2C_DMAAbÜt
(
DMA_HªdËTy³Def
 *
hdma
)

5183 
I2C_HªdËTy³Def
* 
hi2c
 = ( I2C_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

5186 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_ACK
;

5188 
hi2c
->
XãrCouÁ
 = 0U;

5191 
hi2c
->
hdm©x
->
XãrAbÜtC®lback
 = 
NULL
;

5192 
hi2c
->
hdm¬x
->
XãrAbÜtC®lback
 = 
NULL
;

5195 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_ABORT
)

5197 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

5198 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

5199 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

5202 
	`__HAL_I2C_DISABLE
(
hi2c
);

5205 
	`HAL_I2C_AbÜtC¶tC®lback
(
hi2c
);

5209 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

5210 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

5213 
	`__HAL_I2C_DISABLE
(
hi2c
);

5216 
	`HAL_I2C_E¼ÜC®lback
(
hi2c
);

5218 
	}
}

5230 
HAL_StusTy³Def
 
	$I2C_Wa™OnFÏgUÁžTimeout
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
FÏg
, 
FÏgStus
 
Stus
, ušt32_ˆ
Timeout
, ušt32_ˆ
Tick¡¬t
)

5233 (
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
FÏg
è? 
SET
 : 
RESET
è=ð
Stus
)

5236 if(
Timeout
 !ð
HAL_MAX_DELAY
)

5238 if((
Timeout
 =ð0U)||((
	`HAL_G‘Tick
(è- 
Tick¡¬t
 ) > Timeout))

5240 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

5241 
hi2c
->
S‹
ð
HAL_I2C_STATE_READY
;

5242 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

5245 
	`__HAL_UNLOCK
(
hi2c
);

5247  
HAL_TIMEOUT
;

5252  
HAL_OK
;

5253 
	}
}

5264 
HAL_StusTy³Def
 
	$I2C_Wa™OnMa¡”Add»ssFÏgUÁžTimeout
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
FÏg
, ušt32_ˆ
Timeout
, ušt32_ˆ
Tick¡¬t
)

5266 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
FÏg
è=ð
RESET
)

5268 if(
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_AF
è=ð
SET
)

5271 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_STOP
;

5274 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_AF
);

5276 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_AF
;

5277 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

5278 
hi2c
->
S‹
ð
HAL_I2C_STATE_READY
;

5281 
	`__HAL_UNLOCK
(
hi2c
);

5283  
HAL_ERROR
;

5287 if(
Timeout
 !ð
HAL_MAX_DELAY
)

5289 if((
Timeout
 =ð0U)||((
	`HAL_G‘Tick
(è- 
Tick¡¬t
 ) > Timeout))

5291 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

5292 
hi2c
->
S‹
ð
HAL_I2C_STATE_READY
;

5295 
	`__HAL_UNLOCK
(
hi2c
);

5297  
HAL_TIMEOUT
;

5301  
HAL_OK
;

5302 
	}
}

5312 
HAL_StusTy³Def
 
	$I2C_Wa™OnTXEFÏgUÁžTimeout
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
Timeout
, ušt32_ˆ
Tick¡¬t
)

5314 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_TXE
è=ð
RESET
)

5317 if(
	`I2C_IsAcknowËdgeFažed
(
hi2c
è!ð
HAL_OK
)

5319  
HAL_ERROR
;

5323 if(
Timeout
 !ð
HAL_MAX_DELAY
)

5325 if((
Timeout
 =ð0Uè|| ((
	`HAL_G‘Tick
()-
Tick¡¬t
) > Timeout))

5327 
hi2c
->
E¼ÜCode
 |ð
HAL_I2C_ERROR_TIMEOUT
;

5328 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

5329 
hi2c
->
S‹
ð
HAL_I2C_STATE_READY
;

5332 
	`__HAL_UNLOCK
(
hi2c
);

5334  
HAL_TIMEOUT
;

5338  
HAL_OK
;

5339 
	}
}

5349 
HAL_StusTy³Def
 
	$I2C_Wa™OnBTFFÏgUÁžTimeout
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
Timeout
, ušt32_ˆ
Tick¡¬t
)

5351 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BTF
è=ð
RESET
)

5354 if(
	`I2C_IsAcknowËdgeFažed
(
hi2c
è!ð
HAL_OK
)

5356  
HAL_ERROR
;

5360 if(
Timeout
 !ð
HAL_MAX_DELAY
)

5362 if((
Timeout
 =ð0Uè|| ((
	`HAL_G‘Tick
()-
Tick¡¬t
) > Timeout))

5364 
hi2c
->
E¼ÜCode
 |ð
HAL_I2C_ERROR_TIMEOUT
;

5365 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

5366 
hi2c
->
S‹
ð
HAL_I2C_STATE_READY
;

5369 
	`__HAL_UNLOCK
(
hi2c
);

5371  
HAL_TIMEOUT
;

5375  
HAL_OK
;

5376 
	}
}

5386 
HAL_StusTy³Def
 
	$I2C_Wa™OnSTOPFÏgUÁžTimeout
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
Timeout
, ušt32_ˆ
Tick¡¬t
)

5388 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_STOPF
è=ð
RESET
)

5391 if(
	`I2C_IsAcknowËdgeFažed
(
hi2c
è!ð
HAL_OK
)

5393  
HAL_ERROR
;

5397 if((
Timeout
 =ð0Uè|| ((
	`HAL_G‘Tick
()-
Tick¡¬t
) > Timeout))

5399 
hi2c
->
E¼ÜCode
 |ð
HAL_I2C_ERROR_TIMEOUT
;

5400 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

5401 
hi2c
->
S‹
ð
HAL_I2C_STATE_READY
;

5404 
	`__HAL_UNLOCK
(
hi2c
);

5406  
HAL_TIMEOUT
;

5409  
HAL_OK
;

5410 
	}
}

5420 
HAL_StusTy³Def
 
	$I2C_Wa™OnRXNEFÏgUÁžTimeout
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
Timeout
, ušt32_ˆ
Tick¡¬t
)

5423 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_RXNE
è=ð
RESET
)

5426 if(
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_STOPF
è=ð
SET
)

5429 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_STOPF
);

5431 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

5432 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

5433 
hi2c
->
S‹
ð
HAL_I2C_STATE_READY
;

5436 
	`__HAL_UNLOCK
(
hi2c
);

5438  
HAL_ERROR
;

5442 if((
Timeout
 =ð0Uè|| ((
	`HAL_G‘Tick
()-
Tick¡¬t
) > Timeout))

5444 
hi2c
->
E¼ÜCode
 |ð
HAL_I2C_ERROR_TIMEOUT
;

5445 
hi2c
->
S‹
ð
HAL_I2C_STATE_READY
;

5448 
	`__HAL_UNLOCK
(
hi2c
);

5450  
HAL_TIMEOUT
;

5453  
HAL_OK
;

5454 
	}
}

5462 
HAL_StusTy³Def
 
	$I2C_IsAcknowËdgeFažed
(
I2C_HªdËTy³Def
 *
hi2c
)

5464 if(
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_AF
è=ð
SET
)

5467 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_AF
);

5469 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_AF
;

5470 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

5471 
hi2c
->
S‹
ð
HAL_I2C_STATE_READY
;

5474 
	`__HAL_UNLOCK
(
hi2c
);

5476  
HAL_ERROR
;

5478  
HAL_OK
;

5479 
	}
}

	@Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_i2c_ex.c

59 
	~"¡m32f4xx_h®.h
"

70 #ifdeà
HAL_I2C_MODULE_ENABLED


72 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

73 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
) ||\

74 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
è|| defšed(
STM32F413xx
è|| 
	$defšed
(
STM32F423xx
)

107 
HAL_StusTy³Def
 
	$HAL_I2CEx_CÚfigAÇlogFž‹r
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
AÇlogFž‹r
)

110 
	`as£¹_·¿m
(
	`IS_I2C_ALL_INSTANCE
(
hi2c
->
In¡ªû
));

111 
	`as£¹_·¿m
(
	`IS_I2C_ANALOG_FILTER
(
AÇlogFž‹r
));

113 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

115 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY
;

118 
	`__HAL_I2C_DISABLE
(
hi2c
);

121 
hi2c
->
In¡ªû
->
FLTR
 &ð~(
I2C_FLTR_ANOFF
);

124 
hi2c
->
In¡ªû
->
FLTR
 |ð
AÇlogFž‹r
;

126 
	`__HAL_I2C_ENABLE
(
hi2c
);

128 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

130  
HAL_OK
;

134  
HAL_BUSY
;

136 
	}
}

145 
HAL_StusTy³Def
 
	$HAL_I2CEx_CÚfigDig™®Fž‹r
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
Dig™®Fž‹r
)

147 
ušt16_t
 
tm´eg
 = 0;

150 
	`as£¹_·¿m
(
	`IS_I2C_ALL_INSTANCE
(
hi2c
->
In¡ªû
));

151 
	`as£¹_·¿m
(
	`IS_I2C_DIGITAL_FILTER
(
Dig™®Fž‹r
));

153 if(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

155 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY
;

158 
	`__HAL_I2C_DISABLE
(
hi2c
);

161 
tm´eg
 = 
hi2c
->
In¡ªû
->
FLTR
;

164 
tm´eg
 &ð~(
I2C_FLTR_DNF
);

167 
tm´eg
 |ð
Dig™®Fž‹r
;

170 
hi2c
->
In¡ªû
->
FLTR
 = 
tm´eg
;

172 
	`__HAL_I2C_ENABLE
(
hi2c
);

174 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

176  
HAL_OK
;

180  
HAL_BUSY
;

182 
	}
}

192 
	gSTM32F401xE
 || 
	gSTM32F446xx
 || 
	gSTM32F469xx
 || 
	gSTM32F479xx
 || 
	gSTM32F413xx
 ||\

193 
	gSTM32F423xx
 */

	@Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c

42 
	~"¡m32f4xx_h®.h
"

53 #ifdeà
HAL_PWR_MODULE_ENABLED


64 
	#PVD_MODE_IT
 0x00010000U

	)

65 
	#PVD_MODE_EVT
 0x00020000U

	)

66 
	#PVD_RISING_EDGE
 0x00000001U

	)

67 
	#PVD_FALLING_EDGE
 0x00000002U

	)

108 
	$HAL_PWR_DeIn™
()

110 
	`__HAL_RCC_PWR_FORCE_RESET
();

111 
	`__HAL_RCC_PWR_RELEASE_RESET
();

112 
	}
}

121 
	$HAL_PWR_EÇbËBkUpAcûss
()

123 *(
__IO
 
ušt32_t
 *è
CR_DBP_BB
 = (ušt32_t)
ENABLE
;

124 
	}
}

133 
	$HAL_PWR_Di§bËBkUpAcûss
()

135 *(
__IO
 
ušt32_t
 *è
CR_DBP_BB
 = (ušt32_t)
DISABLE
;

136 
	}
}

268 
	$HAL_PWR_CÚfigPVD
(
PWR_PVDTy³Def
 *
sCÚfigPVD
)

271 
	`as£¹_·¿m
(
	`IS_PWR_PVD_LEVEL
(
sCÚfigPVD
->
PVDLev–
));

272 
	`as£¹_·¿m
(
	`IS_PWR_PVD_MODE
(
sCÚfigPVD
->
Mode
));

275 
	`MODIFY_REG
(
PWR
->
CR
, 
PWR_CR_PLS
, 
sCÚfigPVD
->
PVDLev–
);

278 
	`__HAL_PWR_PVD_EXTI_DISABLE_EVENT
();

279 
	`__HAL_PWR_PVD_EXTI_DISABLE_IT
();

280 
	`__HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE
();

281 
	`__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE
();

284 if((
sCÚfigPVD
->
Mode
 & 
PVD_MODE_IT
) == PVD_MODE_IT)

286 
	`__HAL_PWR_PVD_EXTI_ENABLE_IT
();

290 if((
sCÚfigPVD
->
Mode
 & 
PVD_MODE_EVT
) == PVD_MODE_EVT)

292 
	`__HAL_PWR_PVD_EXTI_ENABLE_EVENT
();

296 if((
sCÚfigPVD
->
Mode
 & 
PVD_RISING_EDGE
) == PVD_RISING_EDGE)

298 
	`__HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE
();

301 if((
sCÚfigPVD
->
Mode
 & 
PVD_FALLING_EDGE
) == PVD_FALLING_EDGE)

303 
	`__HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE
();

305 
	}
}

311 
	$HAL_PWR_EÇbËPVD
()

313 *(
__IO
 
ušt32_t
 *è
CR_PVDE_BB
 = (ušt32_t)
ENABLE
;

314 
	}
}

320 
	$HAL_PWR_Di§bËPVD
()

322 *(
__IO
 
ušt32_t
 *è
CR_PVDE_BB
 = (ušt32_t)
DISABLE
;

323 
	}
}

334 
	$HAL_PWR_EÇbËWakeUpPš
(
ušt32_t
 
WakeUpPšx
)

337 
	`as£¹_·¿m
(
	`IS_PWR_WAKEUP_PIN
(
WakeUpPšx
));

340 
	`SET_BIT
(
PWR
->
CSR
, 
WakeUpPšx
);

341 
	}
}

352 
	$HAL_PWR_Di§bËWakeUpPš
(
ušt32_t
 
WakeUpPšx
)

355 
	`as£¹_·¿m
(
	`IS_PWR_WAKEUP_PIN
(
WakeUpPšx
));

358 
	`CLEAR_BIT
(
PWR
->
CSR
, 
WakeUpPšx
);

359 
	}
}

381 
	$HAL_PWR_EÁ”SLEEPMode
(
ušt32_t
 
ReguÏtÜ
, 
ušt8_t
 
SLEEPEÁry
)

384 
	`as£¹_·¿m
(
	`IS_PWR_REGULATOR
(
ReguÏtÜ
));

385 
	`as£¹_·¿m
(
	`IS_PWR_SLEEP_ENTRY
(
SLEEPEÁry
));

388 
	`CLEAR_BIT
(
SCB
->
SCR
, ((
ušt32_t
)
SCB_SCR_SLEEPDEEP_Msk
));

391 if(
SLEEPEÁry
 =ð
PWR_SLEEPENTRY_WFI
)

394 
	`__WFI
();

399 
	`__SEV
();

400 
	`__WFE
();

401 
	`__WFE
();

403 
	}
}

424 
	$HAL_PWR_EÁ”STOPMode
(
ušt32_t
 
ReguÏtÜ
, 
ušt8_t
 
STOPEÁry
)

427 
	`as£¹_·¿m
(
	`IS_PWR_REGULATOR
(
ReguÏtÜ
));

428 
	`as£¹_·¿m
(
	`IS_PWR_STOP_ENTRY
(
STOPEÁry
));

431 
	`MODIFY_REG
(
PWR
->
CR
, (
PWR_CR_PDDS
 | 
PWR_CR_LPDS
), 
ReguÏtÜ
);

434 
	`SET_BIT
(
SCB
->
SCR
, ((
ušt32_t
)
SCB_SCR_SLEEPDEEP_Msk
));

437 if(
STOPEÁry
 =ð
PWR_STOPENTRY_WFI
)

440 
	`__WFI
();

445 
	`__SEV
();

446 
	`__WFE
();

447 
	`__WFE
();

450 
	`CLEAR_BIT
(
SCB
->
SCR
, ((
ušt32_t
)
SCB_SCR_SLEEPDEEP_Msk
));

451 
	}
}

463 
	$HAL_PWR_EÁ”STANDBYMode
()

466 
	`SET_BIT
(
PWR
->
CR
, 
PWR_CR_PDDS
);

469 
	`SET_BIT
(
SCB
->
SCR
, ((
ušt32_t
)
SCB_SCR_SLEEPDEEP_Msk
));

472 #ià
	`defšed
 ( 
__CC_ARM
)

473 
	`__fÜû_¡Ües
();

476 
	`__WFI
();

477 
	}
}

484 
	$HAL_PWR_PVD_IRQHªdËr
()

487 if(
	`__HAL_PWR_PVD_EXTI_GET_FLAG
(è!ð
RESET
)

490 
	`HAL_PWR_PVDC®lback
();

493 
	`__HAL_PWR_PVD_EXTI_CLEAR_FLAG
();

495 
	}
}

501 
__w—k
 
	$HAL_PWR_PVDC®lback
()

506 
	}
}

516 
	$HAL_PWR_EÇbËSË•OnEx™
()

519 
	`SET_BIT
(
SCB
->
SCR
, ((
ušt32_t
)
SCB_SCR_SLEEPONEXIT_Msk
));

520 
	}
}

528 
	$HAL_PWR_Di§bËSË•OnEx™
()

531 
	`CLEAR_BIT
(
SCB
->
SCR
, ((
ušt32_t
)
SCB_SCR_SLEEPONEXIT_Msk
));

532 
	}
}

540 
	$HAL_PWR_EÇbËSEVOnP’d
()

543 
	`SET_BIT
(
SCB
->
SCR
, ((
ušt32_t
)
SCB_SCR_SEVONPEND_Msk
));

544 
	}
}

552 
	$HAL_PWR_Di§bËSEVOnP’d
()

555 
	`CLEAR_BIT
(
SCB
->
SCR
, ((
ušt32_t
)
SCB_SCR_SEVONPEND_Msk
));

556 
	}
}

	@Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr_ex.c

41 
	~"¡m32f4xx_h®.h
"

52 #ifdeà
HAL_PWR_MODULE_ENABLED


59 
	#PWR_OVERDRIVE_TIMEOUT_VALUE
 1000U

	)

60 
	#PWR_UDERDRIVE_TIMEOUT_VALUE
 1000U

	)

61 
	#PWR_BKPREG_TIMEOUT_VALUE
 1000U

	)

62 
	#PWR_VOSRDY_TIMEOUT_VALUE
 1000U

	)

159 
HAL_StusTy³Def
 
	$HAL_PWREx_EÇbËBkUpReg
()

161 
ušt32_t
 
tick¡¬t
 = 0U;

163 *(
__IO
 
ušt32_t
 *è
CSR_BRE_BB
 = (ušt32_t)
ENABLE
;

166 
tick¡¬t
 = 
	`HAL_G‘Tick
();

169 
	`__HAL_PWR_GET_FLAG
(
PWR_FLAG_BRR
è=ð
RESET
)

171 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PWR_BKPREG_TIMEOUT_VALUE
)

173  
HAL_TIMEOUT
;

176  
HAL_OK
;

177 
	}
}

183 
HAL_StusTy³Def
 
	$HAL_PWREx_Di§bËBkUpReg
()

185 
ušt32_t
 
tick¡¬t
 = 0U;

187 *(
__IO
 
ušt32_t
 *è
CSR_BRE_BB
 = (ušt32_t)
DISABLE
;

190 
tick¡¬t
 = 
	`HAL_G‘Tick
();

193 
	`__HAL_PWR_GET_FLAG
(
PWR_FLAG_BRR
è!ð
RESET
)

195 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PWR_BKPREG_TIMEOUT_VALUE
)

197  
HAL_TIMEOUT
;

200  
HAL_OK
;

201 
	}
}

207 
	$HAL_PWREx_EÇbËFÏshPow”Down
()

209 *(
__IO
 
ušt32_t
 *è
CR_FPDS_BB
 = (ušt32_t)
ENABLE
;

210 
	}
}

216 
	$HAL_PWREx_Di§bËFÏshPow”Down
()

218 *(
__IO
 
ušt32_t
 *è
CR_FPDS_BB
 = (ušt32_t)
DISABLE
;

219 
	}
}

229 
ušt32_t
 
	$HAL_PWREx_G‘VÞgeRªge
()

231  (
PWR
->
CR
 & 
PWR_CR_VOS
);

232 
	}
}

234 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
)

250 
HAL_StusTy³Def
 
	$HAL_PWREx_CÚŒÞVÞgeSÿlšg
(
ušt32_t
 
VÞgeSÿlšg
)

252 
ušt32_t
 
tick¡¬t
 = 0U;

254 
	`as£¹_·¿m
(
	`IS_PWR_VOLTAGE_SCALING_RANGE
(
VÞgeSÿlšg
));

257 
	`__HAL_RCC_PWR_CLK_ENABLE
();

260 
	`__HAL_PWR_VOLTAGESCALING_CONFIG
(
VÞgeSÿlšg
);

263 
tick¡¬t
 = 
	`HAL_G‘Tick
();

264 (
	`__HAL_PWR_GET_FLAG
(
PWR_FLAG_VOSRDY
è=ð
RESET
))

266 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PWR_VOSRDY_TIMEOUT_VALUE
)

268  
HAL_TIMEOUT
;

272  
HAL_OK
;

273 
	}
}

275 #–ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) || \

276 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
) || \

277 
defšed
(
STM32F410Rx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469xx
) || \

278 
defšed
(
STM32F479xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
) || \

279 
defšed
(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| 
	$defšed
(
STM32F423xx
)

306 
HAL_StusTy³Def
 
	$HAL_PWREx_CÚŒÞVÞgeSÿlšg
(
ušt32_t
 
VÞgeSÿlšg
)

308 
ušt32_t
 
tick¡¬t
 = 0U;

310 
	`as£¹_·¿m
(
	`IS_PWR_VOLTAGE_SCALING_RANGE
(
VÞgeSÿlšg
));

313 
	`__HAL_RCC_PWR_CLK_ENABLE
();

316 if(
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è!ð
RCC_CFGR_SWS_PLL
)

319 
	`__HAL_RCC_PLL_DISABLE
();

322 
tick¡¬t
 = 
	`HAL_G‘Tick
();

324 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLRDY
è!ð
RESET
)

326 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLL_TIMEOUT_VALUE
)

328  
HAL_TIMEOUT
;

333 
	`__HAL_PWR_VOLTAGESCALING_CONFIG
(
VÞgeSÿlšg
);

336 
	`__HAL_RCC_PLL_ENABLE
();

339 
tick¡¬t
 = 
	`HAL_G‘Tick
();

341 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLRDY
è=ð
RESET
)

343 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLL_TIMEOUT_VALUE
)

345  
HAL_TIMEOUT
;

350 
tick¡¬t
 = 
	`HAL_G‘Tick
();

351 (
	`__HAL_PWR_GET_FLAG
(
PWR_FLAG_VOSRDY
è=ð
RESET
))

353 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PWR_VOSRDY_TIMEOUT_VALUE
)

355  
HAL_TIMEOUT
;

361  
HAL_ERROR
;

364  
HAL_OK
;

365 
	}
}

368 #ià
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

373 
	$HAL_PWREx_EÇbËWakeUpPšPÞ¬™yRisšgEdge
()

375 *(
__IO
 
ušt32_t
 *è
CSR_WUPP_BB
 = (ušt32_t)
DISABLE
;

376 
	}
}

382 
	$HAL_PWREx_EÇbËWakeUpPšPÞ¬™yF®lšgEdge
()

384 *(
__IO
 
ušt32_t
 *è
CSR_WUPP_BB
 = (ušt32_t)
ENABLE
;

385 
	}
}

388 #ià
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
) ||\

389 
defšed
(
STM32F411xE
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
) ||\

390 
defšed
(
STM32F413xx
è|| 
	$defšed
(
STM32F423xx
)

397 
	$HAL_PWREx_EÇbËMašReguÏtÜLowVÞge
()

399 *(
__IO
 
ušt32_t
 *è
CR_MRLVDS_BB
 = (ušt32_t)
ENABLE
;

400 
	}
}

408 
	$HAL_PWREx_Di§bËMašReguÏtÜLowVÞge
()

410 *(
__IO
 
ušt32_t
 *è
CR_MRLVDS_BB
 = (ušt32_t)
DISABLE
;

411 
	}
}

419 
	$HAL_PWREx_EÇbËLowReguÏtÜLowVÞge
()

421 *(
__IO
 
ušt32_t
 *è
CR_LPLVDS_BB
 = (ušt32_t)
ENABLE
;

422 
	}
}

430 
	$HAL_PWREx_Di§bËLowReguÏtÜLowVÞge
()

432 *(
__IO
 
ušt32_t
 *è
CR_LPLVDS_BB
 = (ušt32_t)
DISABLE
;

433 
	}
}

436 
	gSTM32F413xx
 || 
	gSTM32F423xx
 */

438 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

439 
defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| 
	$defšed
(
STM32F479xx
)

451 
HAL_StusTy³Def
 
	$HAL_PWREx_EÇbËOv”Drive
()

453 
ušt32_t
 
tick¡¬t
 = 0U;

455 
	`__HAL_RCC_PWR_CLK_ENABLE
();

458 
	`__HAL_PWR_OVERDRIVE_ENABLE
();

461 
tick¡¬t
 = 
	`HAL_G‘Tick
();

463 !
	`__HAL_PWR_GET_FLAG
(
PWR_FLAG_ODRDY
))

465 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
è> 
PWR_OVERDRIVE_TIMEOUT_VALUE
)

467  
HAL_TIMEOUT
;

472 
	`__HAL_PWR_OVERDRIVESWITCHING_ENABLE
();

475 
tick¡¬t
 = 
	`HAL_G‘Tick
();

477 !
	`__HAL_PWR_GET_FLAG
(
PWR_FLAG_ODSWRDY
))

479 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PWR_OVERDRIVE_TIMEOUT_VALUE
)

481  
HAL_TIMEOUT
;

484  
HAL_OK
;

485 
	}
}

498 
HAL_StusTy³Def
 
	$HAL_PWREx_Di§bËOv”Drive
()

500 
ušt32_t
 
tick¡¬t
 = 0U;

502 
	`__HAL_RCC_PWR_CLK_ENABLE
();

505 
	`__HAL_PWR_OVERDRIVESWITCHING_DISABLE
();

508 
tick¡¬t
 = 
	`HAL_G‘Tick
();

510 
	`__HAL_PWR_GET_FLAG
(
PWR_FLAG_ODSWRDY
))

512 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
è> 
PWR_OVERDRIVE_TIMEOUT_VALUE
)

514  
HAL_TIMEOUT
;

519 
	`__HAL_PWR_OVERDRIVE_DISABLE
();

522 
tick¡¬t
 = 
	`HAL_G‘Tick
();

524 
	`__HAL_PWR_GET_FLAG
(
PWR_FLAG_ODRDY
))

526 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
è> 
PWR_OVERDRIVE_TIMEOUT_VALUE
)

528  
HAL_TIMEOUT
;

532  
HAL_OK
;

533 
	}
}

574 
HAL_StusTy³Def
 
	$HAL_PWREx_EÁ”Und”DriveSTOPMode
(
ušt32_t
 
ReguÏtÜ
, 
ušt8_t
 
STOPEÁry
)

576 
ušt32_t
 
tm´eg1
 = 0U;

579 
	`as£¹_·¿m
(
	`IS_PWR_REGULATOR_UNDERDRIVE
(
ReguÏtÜ
));

580 
	`as£¹_·¿m
(
	`IS_PWR_STOP_ENTRY
(
STOPEÁry
));

583 
	`__HAL_RCC_PWR_CLK_ENABLE
();

586 
	`__HAL_PWR_CLEAR_ODRUDR_FLAG
();

589 
	`__HAL_PWR_UNDERDRIVE_ENABLE
();

592 
tm´eg1
 = 
PWR
->
CR
;

594 
tm´eg1
 &ð(
ušt32_t
)~(
PWR_CR_PDDS
 | 
PWR_CR_LPDS
 | 
PWR_CR_LPUDS
 | 
PWR_CR_MRUDS
);

597 
tm´eg1
 |ð
ReguÏtÜ
;

600 
PWR
->
CR
 = 
tm´eg1
;

603 
SCB
->
SCR
 |ð
SCB_SCR_SLEEPDEEP_Msk
;

606 if(
STOPEÁry
 =ð
PWR_SLEEPENTRY_WFI
)

609 
	`__WFI
();

614 
	`__WFE
();

617 
SCB
->
SCR
 &ð(
ušt32_t
)~((ušt32_t)
SCB_SCR_SLEEPDEEP_Msk
);

619  
HAL_OK
;

620 
	}
}

	@Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c

85 
	~"¡m32f4xx_h®.h
"

96 #ifdeà
HAL_RCC_MODULE_ENABLED


105 
	#__MCO1_CLK_ENABLE
(è
	`__HAL_RCC_GPIOA_CLK_ENABLE
()

	)

106 
	#MCO1_GPIO_PORT
 
GPIOA


	)

107 
	#MCO1_PIN
 
GPIO_PIN_8


	)

109 
	#__MCO2_CLK_ENABLE
(è
	`__HAL_RCC_GPIOC_CLK_ENABLE
()

	)

110 
	#MCO2_GPIO_PORT
 
GPIOC


	)

111 
	#MCO2_PIN
 
GPIO_PIN_9


	)

218 
__w—k
 
HAL_StusTy³Def
 
	$HAL_RCC_DeIn™
()

220  
HAL_OK
;

221 
	}
}

237 
__w—k
 
HAL_StusTy³Def
 
	$HAL_RCC_OscCÚfig
(
RCC_OscIn™Ty³Def
 *
RCC_OscIn™SŒuù
)

239 
ušt32_t
 
tick¡¬t
;

242 if(
RCC_OscIn™SŒuù
 =ð
NULL
)

244  
HAL_ERROR
;

248 
	`as£¹_·¿m
(
	`IS_RCC_OSCILLATORTYPE
(
RCC_OscIn™SŒuù
->
OscžÏtÜTy³
));

250 if(((
RCC_OscIn™SŒuù
->
OscžÏtÜTy³
è& 
RCC_OSCILLATORTYPE_HSE
) == RCC_OSCILLATORTYPE_HSE)

253 
	`as£¹_·¿m
(
	`IS_RCC_HSE
(
RCC_OscIn™SŒuù
->
HSES‹
));

255 if((
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è=ð
RCC_CFGR_SWS_HSE
) ||\

256 ((
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è=ð
RCC_CFGR_SWS_PLL
è&& ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLCFGR_PLLSRC_HSE
)))

258 if((
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSERDY
è!ð
RESET
è&& (
RCC_OscIn™SŒuù
->
HSES‹
 =ð
RCC_HSE_OFF
))

260  
HAL_ERROR
;

266 
	`__HAL_RCC_HSE_CONFIG
(
RCC_OscIn™SŒuù
->
HSES‹
);

269 if((
RCC_OscIn™SŒuù
->
HSES‹
è!ð
RCC_HSE_OFF
)

272 
tick¡¬t
 = 
	`HAL_G‘Tick
();

275 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSERDY
è=ð
RESET
)

277 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
HSE_TIMEOUT_VALUE
)

279  
HAL_TIMEOUT
;

286 
tick¡¬t
 = 
	`HAL_G‘Tick
();

289 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSERDY
è!ð
RESET
)

291 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
HSE_TIMEOUT_VALUE
)

293  
HAL_TIMEOUT
;

300 if(((
RCC_OscIn™SŒuù
->
OscžÏtÜTy³
è& 
RCC_OSCILLATORTYPE_HSI
) == RCC_OSCILLATORTYPE_HSI)

303 
	`as£¹_·¿m
(
	`IS_RCC_HSI
(
RCC_OscIn™SŒuù
->
HSIS‹
));

304 
	`as£¹_·¿m
(
	`IS_RCC_CALIBRATION_VALUE
(
RCC_OscIn™SŒuù
->
HSIC®ib¿tiÚV®ue
));

307 if((
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è=ð
RCC_CFGR_SWS_HSI
) ||\

308 ((
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è=ð
RCC_CFGR_SWS_PLL
è&& ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLCFGR_PLLSRC_HSI
)))

311 if((
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSIRDY
è!ð
RESET
è&& (
RCC_OscIn™SŒuù
->
HSIS‹
 !ð
RCC_HSI_ON
))

313  
HAL_ERROR
;

319 
	`__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST
(
RCC_OscIn™SŒuù
->
HSIC®ib¿tiÚV®ue
);

325 if((
RCC_OscIn™SŒuù
->
HSIS‹
)!ð
RCC_HSI_OFF
)

328 
	`__HAL_RCC_HSI_ENABLE
();

331 
tick¡¬t
 = 
	`HAL_G‘Tick
();

334 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSIRDY
è=ð
RESET
)

336 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
HSI_TIMEOUT_VALUE
)

338  
HAL_TIMEOUT
;

343 
	`__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST
(
RCC_OscIn™SŒuù
->
HSIC®ib¿tiÚV®ue
);

348 
	`__HAL_RCC_HSI_DISABLE
();

351 
tick¡¬t
 = 
	`HAL_G‘Tick
();

354 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSIRDY
è!ð
RESET
)

356 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
HSI_TIMEOUT_VALUE
)

358  
HAL_TIMEOUT
;

365 if(((
RCC_OscIn™SŒuù
->
OscžÏtÜTy³
è& 
RCC_OSCILLATORTYPE_LSI
) == RCC_OSCILLATORTYPE_LSI)

368 
	`as£¹_·¿m
(
	`IS_RCC_LSI
(
RCC_OscIn™SŒuù
->
LSIS‹
));

371 if((
RCC_OscIn™SŒuù
->
LSIS‹
)!ð
RCC_LSI_OFF
)

374 
	`__HAL_RCC_LSI_ENABLE
();

377 
tick¡¬t
 = 
	`HAL_G‘Tick
();

380 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_LSIRDY
è=ð
RESET
)

382 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
LSI_TIMEOUT_VALUE
)

384  
HAL_TIMEOUT
;

391 
	`__HAL_RCC_LSI_DISABLE
();

394 
tick¡¬t
 = 
	`HAL_G‘Tick
();

397 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_LSIRDY
è!ð
RESET
)

399 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
LSI_TIMEOUT_VALUE
)

401  
HAL_TIMEOUT
;

407 if(((
RCC_OscIn™SŒuù
->
OscžÏtÜTy³
è& 
RCC_OSCILLATORTYPE_LSE
) == RCC_OSCILLATORTYPE_LSE)

409 
FÏgStus
 
pwrþkchªged
 = 
RESET
;

412 
	`as£¹_·¿m
(
	`IS_RCC_LSE
(
RCC_OscIn™SŒuù
->
LSES‹
));

416 if(
	`__HAL_RCC_PWR_IS_CLK_DISABLED
())

418 
	`__HAL_RCC_PWR_CLK_ENABLE
();

419 
pwrþkchªged
 = 
SET
;

422 if(
	`HAL_IS_BIT_CLR
(
PWR
->
CR
, 
PWR_CR_DBP
))

425 
	`SET_BIT
(
PWR
->
CR
, 
PWR_CR_DBP
);

428 
tick¡¬t
 = 
	`HAL_G‘Tick
();

430 
	`HAL_IS_BIT_CLR
(
PWR
->
CR
, 
PWR_CR_DBP
))

432 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
è> 
RCC_DBP_TIMEOUT_VALUE
)

434  
HAL_TIMEOUT
;

440 
	`__HAL_RCC_LSE_CONFIG
(
RCC_OscIn™SŒuù
->
LSES‹
);

442 if((
RCC_OscIn™SŒuù
->
LSES‹
è!ð
RCC_LSE_OFF
)

445 
tick¡¬t
 = 
	`HAL_G‘Tick
();

448 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_LSERDY
è=ð
RESET
)

450 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RCC_LSE_TIMEOUT_VALUE
)

452  
HAL_TIMEOUT
;

459 
tick¡¬t
 = 
	`HAL_G‘Tick
();

462 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_LSERDY
è!ð
RESET
)

464 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RCC_LSE_TIMEOUT_VALUE
)

466  
HAL_TIMEOUT
;

472 if(
pwrþkchªged
 =ð
SET
)

474 
	`__HAL_RCC_PWR_CLK_DISABLE
();

479 
	`as£¹_·¿m
(
	`IS_RCC_PLL
(
RCC_OscIn™SŒuù
->
PLL
.
PLLS‹
));

480 ià((
RCC_OscIn™SŒuù
->
PLL
.
PLLS‹
è!ð
RCC_PLL_NONE
)

483 if(
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è!ð
RCC_CFGR_SWS_PLL
)

485 if((
RCC_OscIn™SŒuù
->
PLL
.
PLLS‹
è=ð
RCC_PLL_ON
)

488 
	`as£¹_·¿m
(
	`IS_RCC_PLLSOURCE
(
RCC_OscIn™SŒuù
->
PLL
.
PLLSourû
));

489 
	`as£¹_·¿m
(
	`IS_RCC_PLLM_VALUE
(
RCC_OscIn™SŒuù
->
PLL
.
PLLM
));

490 
	`as£¹_·¿m
(
	`IS_RCC_PLLN_VALUE
(
RCC_OscIn™SŒuù
->
PLL
.
PLLN
));

491 
	`as£¹_·¿m
(
	`IS_RCC_PLLP_VALUE
(
RCC_OscIn™SŒuù
->
PLL
.
PLLP
));

492 
	`as£¹_·¿m
(
	`IS_RCC_PLLQ_VALUE
(
RCC_OscIn™SŒuù
->
PLL
.
PLLQ
));

495 
	`__HAL_RCC_PLL_DISABLE
();

498 
tick¡¬t
 = 
	`HAL_G‘Tick
();

501 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLRDY
è!ð
RESET
)

503 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLL_TIMEOUT_VALUE
)

505  
HAL_TIMEOUT
;

510 
	`WRITE_REG
(
RCC
->
PLLCFGR
, (
RCC_OscIn™SŒuù
->
PLL
.
PLLSourû
 | \

511 
RCC_OscIn™SŒuù
->
PLL
.
PLLM
 | \

512 (
RCC_OscIn™SŒuù
->
PLL
.
PLLN
 << 
RCC_PLLCFGR_PLLN_Pos
) | \

513 (((
RCC_OscIn™SŒuù
->
PLL
.
PLLP
 >> 1Uè- 1Uè<< 
RCC_PLLCFGR_PLLP_Pos
) | \

514 (
RCC_OscIn™SŒuù
->
PLL
.
PLLQ
 << 
RCC_PLLCFGR_PLLQ_Pos
)));

516 
	`__HAL_RCC_PLL_ENABLE
();

519 
tick¡¬t
 = 
	`HAL_G‘Tick
();

522 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLRDY
è=ð
RESET
)

524 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLL_TIMEOUT_VALUE
)

526  
HAL_TIMEOUT
;

533 
	`__HAL_RCC_PLL_DISABLE
();

536 
tick¡¬t
 = 
	`HAL_G‘Tick
();

539 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLRDY
è!ð
RESET
)

541 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLL_TIMEOUT_VALUE
)

543  
HAL_TIMEOUT
;

550  
HAL_ERROR
;

553  
HAL_OK
;

554 
	}
}

581 
HAL_StusTy³Def
 
	$HAL_RCC_ClockCÚfig
(
RCC_ClkIn™Ty³Def
 *
RCC_ClkIn™SŒuù
, 
ušt32_t
 
FL©’cy
)

583 
ušt32_t
 
tick¡¬t
;

586 if(
RCC_ClkIn™SŒuù
 =ð
NULL
)

588  
HAL_ERROR
;

592 
	`as£¹_·¿m
(
	`IS_RCC_CLOCKTYPE
(
RCC_ClkIn™SŒuù
->
ClockTy³
));

593 
	`as£¹_·¿m
(
	`IS_FLASH_LATENCY
(
FL©’cy
));

600 if(
FL©’cy
 > 
	`__HAL_FLASH_GET_LATENCY
())

603 
	`__HAL_FLASH_SET_LATENCY
(
FL©’cy
);

607 if(
	`__HAL_FLASH_GET_LATENCY
(è!ð
FL©’cy
)

609  
HAL_ERROR
;

614 if(((
RCC_ClkIn™SŒuù
->
ClockTy³
è& 
RCC_CLOCKTYPE_HCLK
) == RCC_CLOCKTYPE_HCLK)

618 if(((
RCC_ClkIn™SŒuù
->
ClockTy³
è& 
RCC_CLOCKTYPE_PCLK1
) == RCC_CLOCKTYPE_PCLK1)

620 
	`MODIFY_REG
(
RCC
->
CFGR
, 
RCC_CFGR_PPRE1
, 
RCC_HCLK_DIV16
);

623 if(((
RCC_ClkIn™SŒuù
->
ClockTy³
è& 
RCC_CLOCKTYPE_PCLK2
) == RCC_CLOCKTYPE_PCLK2)

625 
	`MODIFY_REG
(
RCC
->
CFGR
, 
RCC_CFGR_PPRE2
, (
RCC_HCLK_DIV16
 << 3));

628 
	`as£¹_·¿m
(
	`IS_RCC_HCLK
(
RCC_ClkIn™SŒuù
->
AHBCLKDivid”
));

629 
	`MODIFY_REG
(
RCC
->
CFGR
, 
RCC_CFGR_HPRE
, 
RCC_ClkIn™SŒuù
->
AHBCLKDivid”
);

633 if(((
RCC_ClkIn™SŒuù
->
ClockTy³
è& 
RCC_CLOCKTYPE_SYSCLK
) == RCC_CLOCKTYPE_SYSCLK)

635 
	`as£¹_·¿m
(
	`IS_RCC_SYSCLKSOURCE
(
RCC_ClkIn™SŒuù
->
SYSCLKSourû
));

638 if(
RCC_ClkIn™SŒuù
->
SYSCLKSourû
 =ð
RCC_SYSCLKSOURCE_HSE
)

641 if(
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSERDY
è=ð
RESET
)

643  
HAL_ERROR
;

647 if((
RCC_ClkIn™SŒuù
->
SYSCLKSourû
 =ð
RCC_SYSCLKSOURCE_PLLCLK
) ||

648 (
RCC_ClkIn™SŒuù
->
SYSCLKSourû
 =ð
RCC_SYSCLKSOURCE_PLLRCLK
))

651 if(
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLRDY
è=ð
RESET
)

653  
HAL_ERROR
;

660 if(
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSIRDY
è=ð
RESET
)

662  
HAL_ERROR
;

666 
	`__HAL_RCC_SYSCLK_CONFIG
(
RCC_ClkIn™SŒuù
->
SYSCLKSourû
);

669 
tick¡¬t
 = 
	`HAL_G‘Tick
();

671 
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è!ð(
RCC_ClkIn™SŒuù
->
SYSCLKSourû
 << 
RCC_CFGR_SWS_Pos
))

673 ià((
	`HAL_G‘Tick
(è- 
tick¡¬t
è> 
CLOCKSWITCH_TIMEOUT_VALUE
)

675  
HAL_TIMEOUT
;

681 if(
FL©’cy
 < 
	`__HAL_FLASH_GET_LATENCY
())

684 
	`__HAL_FLASH_SET_LATENCY
(
FL©’cy
);

688 if(
	`__HAL_FLASH_GET_LATENCY
(è!ð
FL©’cy
)

690  
HAL_ERROR
;

695 if(((
RCC_ClkIn™SŒuù
->
ClockTy³
è& 
RCC_CLOCKTYPE_PCLK1
) == RCC_CLOCKTYPE_PCLK1)

697 
	`as£¹_·¿m
(
	`IS_RCC_PCLK
(
RCC_ClkIn™SŒuù
->
APB1CLKDivid”
));

698 
	`MODIFY_REG
(
RCC
->
CFGR
, 
RCC_CFGR_PPRE1
, 
RCC_ClkIn™SŒuù
->
APB1CLKDivid”
);

702 if(((
RCC_ClkIn™SŒuù
->
ClockTy³
è& 
RCC_CLOCKTYPE_PCLK2
) == RCC_CLOCKTYPE_PCLK2)

704 
	`as£¹_·¿m
(
	`IS_RCC_PCLK
(
RCC_ClkIn™SŒuù
->
APB2CLKDivid”
));

705 
	`MODIFY_REG
(
RCC
->
CFGR
, 
RCC_CFGR_PPRE2
, ((
RCC_ClkIn™SŒuù
->
APB2CLKDivid”
) << 3U));

709 
Sy¡emCÜeClock
 = 
	`HAL_RCC_G‘SysClockF»q
(è>> 
AHBP»scTabË
[(
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
)>> 
RCC_CFGR_HPRE_Pos
];

712 
	`HAL_In™Tick
 (
TICK_INT_PRIORITY
);

714  
HAL_OK
;

715 
	}
}

765 
	$HAL_RCC_MCOCÚfig
(
ušt32_t
 
RCC_MCOx
, ušt32_ˆ
RCC_MCOSourû
, ušt32_ˆ
RCC_MCODiv
)

767 
GPIO_In™Ty³Def
 
GPIO_In™SŒuù
;

769 
	`as£¹_·¿m
(
	`IS_RCC_MCO
(
RCC_MCOx
));

770 
	`as£¹_·¿m
(
	`IS_RCC_MCODIV
(
RCC_MCODiv
));

772 if(
RCC_MCOx
 =ð
RCC_MCO1
)

774 
	`as£¹_·¿m
(
	`IS_RCC_MCO1SOURCE
(
RCC_MCOSourû
));

777 
	`__MCO1_CLK_ENABLE
();

780 
GPIO_In™SŒuù
.
Pš
 = 
MCO1_PIN
;

781 
GPIO_In™SŒuù
.
Mode
 = 
GPIO_MODE_AF_PP
;

782 
GPIO_In™SŒuù
.
S³ed
 = 
GPIO_SPEED_FREQ_VERY_HIGH
;

783 
GPIO_In™SŒuù
.
PuÎ
 = 
GPIO_NOPULL
;

784 
GPIO_In™SŒuù
.
AÉ”Ç‹
 = 
GPIO_AF0_MCO
;

785 
	`HAL_GPIO_In™
(
MCO1_GPIO_PORT
, &
GPIO_In™SŒuù
);

788 
	`MODIFY_REG
(
RCC
->
CFGR
, (
RCC_CFGR_MCO1
 | 
RCC_CFGR_MCO1PRE
), (
RCC_MCOSourû
 | 
RCC_MCODiv
));

791 #ià
	`defšed
(
RCC_CFGR_MCO1EN
)

792 
	`__HAL_RCC_MCO1_ENABLE
();

795 #ià
	`defšed
(
RCC_CFGR_MCO2
)

798 
	`as£¹_·¿m
(
	`IS_RCC_MCO2SOURCE
(
RCC_MCOSourû
));

801 
	`__MCO2_CLK_ENABLE
();

804 
GPIO_In™SŒuù
.
Pš
 = 
MCO2_PIN
;

805 
GPIO_In™SŒuù
.
Mode
 = 
GPIO_MODE_AF_PP
;

806 
GPIO_In™SŒuù
.
S³ed
 = 
GPIO_SPEED_FREQ_VERY_HIGH
;

807 
GPIO_In™SŒuù
.
PuÎ
 = 
GPIO_NOPULL
;

808 
GPIO_In™SŒuù
.
AÉ”Ç‹
 = 
GPIO_AF0_MCO
;

809 
	`HAL_GPIO_In™
(
MCO2_GPIO_PORT
, &
GPIO_In™SŒuù
);

812 
	`MODIFY_REG
(
RCC
->
CFGR
, (
RCC_CFGR_MCO2
 | 
RCC_CFGR_MCO2PRE
), (
RCC_MCOSourû
 | (
RCC_MCODiv
 << 3U)));

815 #ià
	`defšed
(
RCC_CFGR_MCO2EN
)

816 
	`__HAL_RCC_MCO2_ENABLE
();

820 
	}
}

831 
	$HAL_RCC_EÇbËCSS
()

833 *(
__IO
 
ušt32_t
 *è
RCC_CR_CSSON_BB
 = (ušt32_t)
ENABLE
;

834 
	}
}

840 
	$HAL_RCC_Di§bËCSS
()

842 *(
__IO
 
ušt32_t
 *è
RCC_CR_CSSON_BB
 = (ušt32_t)
DISABLE
;

843 
	}
}

875 
__w—k
 
ušt32_t
 
	$HAL_RCC_G‘SysClockF»q
()

877 
ušt32_t
 
¶lm
 = 0U, 
¶lvco
 = 0U, 
¶Í
 = 0U;

878 
ušt32_t
 
sysþockäeq
 = 0U;

881 
RCC
->
CFGR
 & 
RCC_CFGR_SWS
)

883 
RCC_CFGR_SWS_HSI
:

885 
sysþockäeq
 = 
HSI_VALUE
;

888 
RCC_CFGR_SWS_HSE
:

890 
sysþockäeq
 = 
HSE_VALUE
;

893 
RCC_CFGR_SWS_PLL
:

897 
¶lm
 = 
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
;

898 if(
	`__HAL_RCC_GET_PLL_OSCSOURCE
(è!ð
RCC_PLLSOURCE_HSI
)

901 
¶lvco
 = (
ušt32_t
è((((
ušt64_t
è
HSE_VALUE
 * ((ušt64_tè((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
è>> 
RCC_PLLCFGR_PLLN_Pos
)))è/ (ušt64_t)
¶lm
);

906 
¶lvco
 = (
ušt32_t
è((((
ušt64_t
è
HSI_VALUE
 * ((ušt64_tè((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
è>> 
RCC_PLLCFGR_PLLN_Pos
)))è/ (ušt64_t)
¶lm
);

908 
¶Í
 = ((((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLP
è>> 
RCC_PLLCFGR_PLLP_Pos
) + 1U) *2U);

910 
sysþockäeq
 = 
¶lvco
/
¶Í
;

915 
sysþockäeq
 = 
HSI_VALUE
;

919  
sysþockäeq
;

920 
	}
}

931 
ušt32_t
 
	$HAL_RCC_G‘HCLKF»q
()

933  
Sy¡emCÜeClock
;

934 
	}
}

942 
ušt32_t
 
	$HAL_RCC_G‘PCLK1F»q
()

945  (
	`HAL_RCC_G‘HCLKF»q
(è>> 
APBP»scTabË
[(
RCC
->
CFGR
 & 
RCC_CFGR_PPRE1
)>> 
RCC_CFGR_PPRE1_Pos
]);

946 
	}
}

954 
ušt32_t
 
	$HAL_RCC_G‘PCLK2F»q
()

957  (
	`HAL_RCC_G‘HCLKF»q
()>> 
APBP»scTabË
[(
RCC
->
CFGR
 & 
RCC_CFGR_PPRE2
)>> 
RCC_CFGR_PPRE2_Pos
]);

958 
	}
}

967 
__w—k
 
	$HAL_RCC_G‘OscCÚfig
(
RCC_OscIn™Ty³Def
 *
RCC_OscIn™SŒuù
)

970 
RCC_OscIn™SŒuù
->
OscžÏtÜTy³
 = 
RCC_OSCILLATORTYPE_HSE
 | 
RCC_OSCILLATORTYPE_HSI
 | 
RCC_OSCILLATORTYPE_LSE
 | 
RCC_OSCILLATORTYPE_LSI
;

973 if((
RCC
->
CR
 &
RCC_CR_HSEBYP
) == RCC_CR_HSEBYP)

975 
RCC_OscIn™SŒuù
->
HSES‹
 = 
RCC_HSE_BYPASS
;

977 if((
RCC
->
CR
 &
RCC_CR_HSEON
) == RCC_CR_HSEON)

979 
RCC_OscIn™SŒuù
->
HSES‹
 = 
RCC_HSE_ON
;

983 
RCC_OscIn™SŒuù
->
HSES‹
 = 
RCC_HSE_OFF
;

987 if((
RCC
->
CR
 &
RCC_CR_HSION
) == RCC_CR_HSION)

989 
RCC_OscIn™SŒuù
->
HSIS‹
 = 
RCC_HSI_ON
;

993 
RCC_OscIn™SŒuù
->
HSIS‹
 = 
RCC_HSI_OFF
;

996 
RCC_OscIn™SŒuù
->
HSIC®ib¿tiÚV®ue
 = (
ušt32_t
)((
RCC
->
CR
 &
RCC_CR_HSITRIM
è>> 
RCC_CR_HSITRIM_Pos
);

999 if((
RCC
->
BDCR
 &
RCC_BDCR_LSEBYP
) == RCC_BDCR_LSEBYP)

1001 
RCC_OscIn™SŒuù
->
LSES‹
 = 
RCC_LSE_BYPASS
;

1003 if((
RCC
->
BDCR
 &
RCC_BDCR_LSEON
) == RCC_BDCR_LSEON)

1005 
RCC_OscIn™SŒuù
->
LSES‹
 = 
RCC_LSE_ON
;

1009 
RCC_OscIn™SŒuù
->
LSES‹
 = 
RCC_LSE_OFF
;

1013 if((
RCC
->
CSR
 &
RCC_CSR_LSION
) == RCC_CSR_LSION)

1015 
RCC_OscIn™SŒuù
->
LSIS‹
 = 
RCC_LSI_ON
;

1019 
RCC_OscIn™SŒuù
->
LSIS‹
 = 
RCC_LSI_OFF
;

1023 if((
RCC
->
CR
 &
RCC_CR_PLLON
) == RCC_CR_PLLON)

1025 
RCC_OscIn™SŒuù
->
PLL
.
PLLS‹
 = 
RCC_PLL_ON
;

1029 
RCC_OscIn™SŒuù
->
PLL
.
PLLS‹
 = 
RCC_PLL_OFF
;

1031 
RCC_OscIn™SŒuù
->
PLL
.
PLLSourû
 = (
ušt32_t
)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
);

1032 
RCC_OscIn™SŒuù
->
PLL
.
PLLM
 = (
ušt32_t
)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
);

1033 
RCC_OscIn™SŒuù
->
PLL
.
PLLN
 = (
ušt32_t
)((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
è>> 
RCC_PLLCFGR_PLLN_Pos
);

1034 
RCC_OscIn™SŒuù
->
PLL
.
PLLP
 = (
ušt32_t
)((((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLP
è+ 
RCC_PLLCFGR_PLLP_0
è<< 1Uè>> 
RCC_PLLCFGR_PLLP_Pos
);

1035 
RCC_OscIn™SŒuù
->
PLL
.
PLLQ
 = (
ušt32_t
)((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLQ
è>> 
RCC_PLLCFGR_PLLQ_Pos
);

1036 
	}
}

1046 
	$HAL_RCC_G‘ClockCÚfig
(
RCC_ClkIn™Ty³Def
 *
RCC_ClkIn™SŒuù
, 
ušt32_t
 *
pFL©’cy
)

1049 
RCC_ClkIn™SŒuù
->
ClockTy³
 = 
RCC_CLOCKTYPE_SYSCLK
 | 
RCC_CLOCKTYPE_HCLK
 | 
RCC_CLOCKTYPE_PCLK1
 | 
RCC_CLOCKTYPE_PCLK2
;

1052 
RCC_ClkIn™SŒuù
->
SYSCLKSourû
 = (
ušt32_t
)(
RCC
->
CFGR
 & 
RCC_CFGR_SW
);

1055 
RCC_ClkIn™SŒuù
->
AHBCLKDivid”
 = (
ušt32_t
)(
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
);

1058 
RCC_ClkIn™SŒuù
->
APB1CLKDivid”
 = (
ušt32_t
)(
RCC
->
CFGR
 & 
RCC_CFGR_PPRE1
);

1061 
RCC_ClkIn™SŒuù
->
APB2CLKDivid”
 = (
ušt32_t
)((
RCC
->
CFGR
 & 
RCC_CFGR_PPRE2
) >> 3U);

1064 *
pFL©’cy
 = (
ušt32_t
)(
FLASH
->
ACR
 & 
FLASH_ACR_LATENCY
);

1065 
	}
}

1072 
	$HAL_RCC_NMI_IRQHªdËr
()

1075 if(
	`__HAL_RCC_GET_IT
(
RCC_IT_CSS
))

1078 
	`HAL_RCC_CSSC®lback
();

1081 
	`__HAL_RCC_CLEAR_IT
(
RCC_IT_CSS
);

1083 
	}
}

1089 
__w—k
 
	$HAL_RCC_CSSC®lback
()

1094 
	}
}

	@Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.c

41 
	~"¡m32f4xx_h®.h
"

52 #ifdeà
HAL_RCC_MODULE_ENABLED


90 #ià
defšed
(
STM32F446xx
)

105 
HAL_StusTy³Def
 
	$HAL_RCCEx_P”hCLKCÚfig
(
RCC_P”hCLKIn™Ty³Def
 *
P”hClkIn™
)

107 
ušt32_t
 
tick¡¬t
 = 0U;

108 
ušt32_t
 
tm´eg1
 = 0U;

109 
ušt32_t
 
¶li2¥
 = 0U;

110 
ušt32_t
 
¶li2sq
 = 0U;

111 
ušt32_t
 
¶li2¤
 = 0U;

112 
ušt32_t
 
¶l§
 = 0U;

113 
ušt32_t
 
¶l§iq
 = 0U;

114 
ušt32_t
 
¶li2su£d
 = 0U;

115 
ušt32_t
 
¶l§iu£d
 = 0U;

118 
	`as£¹_·¿m
(
	`IS_RCC_PERIPHCLOCK
(
P”hClkIn™
->
P”hClockS–eùiÚ
));

121 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_I2S_APB1
) == (RCC_PERIPHCLK_I2S_APB1))

124 
	`as£¹_·¿m
(
	`IS_RCC_I2SAPB1CLKSOURCE
(
P”hClkIn™
->
I2sApb1ClockS–eùiÚ
));

127 
	`__HAL_RCC_I2S_APB1_CONFIG
(
P”hClkIn™
->
I2sApb1ClockS–eùiÚ
);

129 if(
P”hClkIn™
->
I2sApb1ClockS–eùiÚ
 =ð
RCC_I2SAPB1CLKSOURCE_PLLI2S
)

131 
¶li2su£d
 = 1U;

137 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_I2S_APB2
) == (RCC_PERIPHCLK_I2S_APB2))

140 
	`as£¹_·¿m
(
	`IS_RCC_I2SAPB2CLKSOURCE
(
P”hClkIn™
->
I2sApb2ClockS–eùiÚ
));

143 
	`__HAL_RCC_I2S_APB2_CONFIG
(
P”hClkIn™
->
I2sApb2ClockS–eùiÚ
);

145 if(
P”hClkIn™
->
I2sApb2ClockS–eùiÚ
 =ð
RCC_I2SAPB2CLKSOURCE_PLLI2S
)

147 
¶li2su£d
 = 1U;

153 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_SAI1
) == (RCC_PERIPHCLK_SAI1))

156 
	`as£¹_·¿m
(
	`IS_RCC_SAI1CLKSOURCE
(
P”hClkIn™
->
Sai1ClockS–eùiÚ
));

159 
	`__HAL_RCC_SAI1_CONFIG
(
P”hClkIn™
->
Sai1ClockS–eùiÚ
);

161 if(
P”hClkIn™
->
Sai1ClockS–eùiÚ
 =ð
RCC_SAI1CLKSOURCE_PLLI2S
)

163 
¶li2su£d
 = 1U;

166 if(
P”hClkIn™
->
Sai1ClockS–eùiÚ
 =ð
RCC_SAI1CLKSOURCE_PLLSAI
)

168 
¶l§iu£d
 = 1U;

174 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_SAI2
) == (RCC_PERIPHCLK_SAI2))

177 
	`as£¹_·¿m
(
	`IS_RCC_SAI2CLKSOURCE
(
P”hClkIn™
->
Sai2ClockS–eùiÚ
));

180 
	`__HAL_RCC_SAI2_CONFIG
(
P”hClkIn™
->
Sai2ClockS–eùiÚ
);

183 if(
P”hClkIn™
->
Sai2ClockS–eùiÚ
 =ð
RCC_SAI2CLKSOURCE_PLLI2S
)

185 
¶li2su£d
 = 1U;

188 if(
P”hClkIn™
->
Sai2ClockS–eùiÚ
 =ð
RCC_SAI2CLKSOURCE_PLLSAI
)

190 
¶l§iu£d
 = 1U;

196 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_RTC
) == (RCC_PERIPHCLK_RTC))

199 
	`as£¹_·¿m
(
	`IS_RCC_RTCCLKSOURCE
(
P”hClkIn™
->
RTCClockS–eùiÚ
));

202 
	`__HAL_RCC_PWR_CLK_ENABLE
();

205 
PWR
->
CR
 |ð
PWR_CR_DBP
;

208 
tick¡¬t
 = 
	`HAL_G‘Tick
();

210 (
PWR
->
CR
 & 
PWR_CR_DBP
è=ð
RESET
)

212 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RCC_DBP_TIMEOUT_VALUE
)

214  
HAL_TIMEOUT
;

218 
tm´eg1
 = (
RCC
->
BDCR
 & 
RCC_BDCR_RTCSEL
);

219 if((
tm´eg1
 !ð0x00000000Uè&& (Ñm´eg1è!ð(
P”hClkIn™
->
RTCClockS–eùiÚ
 & 
RCC_BDCR_RTCSEL
)))

222 
tm´eg1
 = (
RCC
->
BDCR
 & ~(
RCC_BDCR_RTCSEL
));

224 
	`__HAL_RCC_BACKUPRESET_FORCE
();

225 
	`__HAL_RCC_BACKUPRESET_RELEASE
();

227 
RCC
->
BDCR
 = 
tm´eg1
;

230 if(
	`HAL_IS_BIT_SET
(
RCC
->
BDCR
, 
RCC_BDCR_LSEON
))

233 
tick¡¬t
 = 
	`HAL_G‘Tick
();

236 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_LSERDY
è=ð
RESET
)

238 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RCC_LSE_TIMEOUT_VALUE
)

240  
HAL_TIMEOUT
;

245 
	`__HAL_RCC_RTC_CONFIG
(
P”hClkIn™
->
RTCClockS–eùiÚ
);

250 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_TIM
) == (RCC_PERIPHCLK_TIM))

253 
	`__HAL_RCC_TIMCLKPRESCALER
(
P”hClkIn™
->
TIMP»sS–eùiÚ
);

258 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_FMPI2C1
) == RCC_PERIPHCLK_FMPI2C1)

261 
	`as£¹_·¿m
(
	`IS_RCC_FMPI2C1CLKSOURCE
(
P”hClkIn™
->
Fmpi2c1ClockS–eùiÚ
));

264 
	`__HAL_RCC_FMPI2C1_CONFIG
(
P”hClkIn™
->
Fmpi2c1ClockS–eùiÚ
);

269 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_CEC
) == RCC_PERIPHCLK_CEC)

272 
	`as£¹_·¿m
(
	`IS_RCC_CECCLKSOURCE
(
P”hClkIn™
->
CecClockS–eùiÚ
));

275 
	`__HAL_RCC_CEC_CONFIG
(
P”hClkIn™
->
CecClockS–eùiÚ
);

280 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_CLK48
) == RCC_PERIPHCLK_CLK48)

283 
	`as£¹_·¿m
(
	`IS_RCC_CLK48CLKSOURCE
(
P”hClkIn™
->
Clk48ClockS–eùiÚ
));

286 
	`__HAL_RCC_CLK48_CONFIG
(
P”hClkIn™
->
Clk48ClockS–eùiÚ
);

289 if(
P”hClkIn™
->
Clk48ClockS–eùiÚ
 =ð
RCC_CLK48CLKSOURCE_PLLSAIP
)

291 
¶l§iu£d
 = 1U;

297 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_SDIO
) == RCC_PERIPHCLK_SDIO)

300 
	`as£¹_·¿m
(
	`IS_RCC_SDIOCLKSOURCE
(
P”hClkIn™
->
SdioClockS–eùiÚ
));

303 
	`__HAL_RCC_SDIO_CONFIG
(
P”hClkIn™
->
SdioClockS–eùiÚ
);

308 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_SPDIFRX
) == RCC_PERIPHCLK_SPDIFRX)

311 
	`as£¹_·¿m
(
	`IS_RCC_SPDIFRXCLKSOURCE
(
P”hClkIn™
->
SpdifClockS–eùiÚ
));

314 
	`__HAL_RCC_SPDIFRX_CONFIG
(
P”hClkIn™
->
SpdifClockS–eùiÚ
);

316 if(
P”hClkIn™
->
SpdifClockS–eùiÚ
 =ð
RCC_SPDIFRXCLKSOURCE_PLLI2SP
)

318 
¶li2su£d
 = 1U;

326 if((
¶li2su£d
 =ð1Uè|| (
P”hClkIn™
->
P”hClockS–eùiÚ
 =ð
RCC_PERIPHCLK_PLLI2S
))

329 
	`__HAL_RCC_PLLI2S_DISABLE
();

331 
tick¡¬t
 = 
	`HAL_G‘Tick
();

333 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLI2SRDY
è!ð
RESET
)

335 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLLI2S_TIMEOUT_VALUE
)

338  
HAL_TIMEOUT
;

343 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SM_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SM
));

344 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SN_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SN
));

347 if(((((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_I2S_APB1
è=ðRCC_PERIPHCLK_I2S_APB1è&& (P”hClkIn™->
I2sApb1ClockS–eùiÚ
 =ð
RCC_I2SAPB1CLKSOURCE_PLLI2S
)) ||

348 ((((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_I2S_APB2
è=ðRCC_PERIPHCLK_I2S_APB2è&& (P”hClkIn™->
I2sApb2ClockS–eùiÚ
 =ð
RCC_I2SAPB2CLKSOURCE_PLLI2S
)))

351 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SR_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SR
));

354 
¶li2¥
 = ((((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SP
è>> 
RCC_PLLI2SCFGR_PLLI2SP_Pos
) + 1U) << 1U);

355 
¶li2sq
 = ((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SQ
è>> 
RCC_PLLI2SCFGR_PLLI2SQ_Pos
);

359 
	`__HAL_RCC_PLLI2S_CONFIG
(
P”hClkIn™
->
PLLI2S
.
PLLI2SM
, P”hClkIn™->PLLI2S.
PLLI2SN
 , 
¶li2¥
, 
¶li2sq
, P”hClkIn™->PLLI2S.
PLLI2SR
);

363 if(((((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_SAI1
è=ðRCC_PERIPHCLK_SAI1è&& (P”hClkIn™->
Sai1ClockS–eùiÚ
 =ð
RCC_SAI1CLKSOURCE_PLLI2S
)) ||

364 ((((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_SAI2
è=ðRCC_PERIPHCLK_SAI2è&& (P”hClkIn™->
Sai2ClockS–eùiÚ
 =ð
RCC_SAI2CLKSOURCE_PLLI2S
)))

367 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SQ_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SQ
));

369 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2S_DIVQ_VALUE
(
P”hClkIn™
->
PLLI2SDivQ
));

372 
¶li2¥
 = ((((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SP
è>> 
RCC_PLLI2SCFGR_PLLI2SP_Pos
) + 1U) << 1U);

373 
¶li2¤
 = ((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SR
è>> 
RCC_PLLI2SCFGR_PLLI2SR_Pos
);

378 
	`__HAL_RCC_PLLI2S_CONFIG
(
P”hClkIn™
->
PLLI2S
.
PLLI2SM
, P”hClkIn™->PLLI2S.
PLLI2SN
 , 
¶li2¥
, P”hClkIn™->PLLI2S.
PLLI2SQ
, 
¶li2¤
);

381 
	`__HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG
(
P”hClkIn™
->
PLLI2SDivQ
);

385 if((((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_SPDIFRX
è=ðRCC_PERIPHCLK_SPDIFRXè&& (P”hClkIn™->
SpdifClockS–eùiÚ
 =ð
RCC_SPDIFRXCLKSOURCE_PLLI2SP
))

388 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SP_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SP
));

390 
¶li2sq
 = ((((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SP
è>> 
RCC_PLLI2SCFGR_PLLI2SP_Pos
) + 1U) << 1U);

391 
¶li2¤
 = ((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SR
è>> 
RCC_PLLI2SCFGR_PLLI2SR_Pos
);

395 
	`__HAL_RCC_PLLI2S_CONFIG
(
P”hClkIn™
->
PLLI2S
.
PLLI2SM
, P”hClkIn™->PLLI2S.
PLLI2SN
 , P”hClkIn™->PLLI2S.
PLLI2SP
, 
¶li2sq
, 
¶li2¤
);

399 if((
P”hClkIn™
->
P”hClockS–eùiÚ
 & 
RCC_PERIPHCLK_PLLI2S
) == RCC_PERIPHCLK_PLLI2S)

402 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SP_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SP
));

403 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SR_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SR
));

404 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SQ_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SQ
));

408 
	`__HAL_RCC_PLLI2S_CONFIG
(
P”hClkIn™
->
PLLI2S
.
PLLI2SM
, P”hClkIn™->PLLI2S.
PLLI2SN
 , P”hClkIn™->PLLI2S.
PLLI2SP
, P”hClkIn™->PLLI2S.
PLLI2SQ
, P”hClkIn™->PLLI2S.
PLLI2SR
);

412 
	`__HAL_RCC_PLLI2S_ENABLE
();

414 
tick¡¬t
 = 
	`HAL_G‘Tick
();

416 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLI2SRDY
è=ð
RESET
)

418 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLLI2S_TIMEOUT_VALUE
)

421  
HAL_TIMEOUT
;

429 if(
¶l§iu£d
 == 1U)

432 
	`__HAL_RCC_PLLSAI_DISABLE
();

434 
tick¡¬t
 = 
	`HAL_G‘Tick
();

436 
	`__HAL_RCC_PLLSAI_GET_FLAG
(è!ð
RESET
)

438 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLLSAI_TIMEOUT_VALUE
)

441  
HAL_TIMEOUT
;

446 
	`as£¹_·¿m
(
	`IS_RCC_PLLSAIM_VALUE
(
P”hClkIn™
->
PLLSAI
.
PLLSAIM
));

447 
	`as£¹_·¿m
(
	`IS_RCC_PLLSAIN_VALUE
(
P”hClkIn™
->
PLLSAI
.
PLLSAIN
));

450 if(((((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_SAI1
è=ðRCC_PERIPHCLK_SAI1è&& (P”hClkIn™->
Sai1ClockS–eùiÚ
 =ð
RCC_SAI1CLKSOURCE_PLLSAI
)) ||

451 ((((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_SAI2
è=ðRCC_PERIPHCLK_SAI2è&& (P”hClkIn™->
Sai2ClockS–eùiÚ
 =ð
RCC_SAI2CLKSOURCE_PLLSAI
)))

454 
	`as£¹_·¿m
(
	`IS_RCC_PLLSAIQ_VALUE
(
P”hClkIn™
->
PLLSAI
.
PLLSAIQ
));

456 
	`as£¹_·¿m
(
	`IS_RCC_PLLSAI_DIVQ_VALUE
(
P”hClkIn™
->
PLLSAIDivQ
));

459 
¶l§
 = ((((
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIP
è>> 
RCC_PLLSAICFGR_PLLSAIP_Pos
) + 1U) << 1U);

463 
	`__HAL_RCC_PLLSAI_CONFIG
(
P”hClkIn™
->
PLLSAI
.
PLLSAIM
, P”hClkIn™->PLLSAI.
PLLSAIN
 , 
¶l§
, P”hClkIn™->PLLSAI.
PLLSAIQ
, 0U);

466 
	`__HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG
(
P”hClkIn™
->
PLLSAIDivQ
);

471 if((((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_CLK48
è=ðRCC_PERIPHCLK_CLK48è&& (P”hClkIn™->
Clk48ClockS–eùiÚ
 =ð
RCC_CLK48CLKSOURCE_PLLSAIP
))

474 
	`as£¹_·¿m
(
	`IS_RCC_PLLSAIP_VALUE
(
P”hClkIn™
->
PLLSAI
.
PLLSAIP
));

476 
¶l§iq
 = ((
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIQ
è>> 
RCC_PLLSAICFGR_PLLSAIQ_Pos
);

480 
	`__HAL_RCC_PLLSAI_CONFIG
(
P”hClkIn™
->
PLLSAI
.
PLLSAIM
, P”hClkIn™->PLLSAI.
PLLSAIN
 , P”hClkIn™->PLLSAI.
PLLSAIP
, 
¶l§iq
, 0U);

484 
	`__HAL_RCC_PLLSAI_ENABLE
();

486 
tick¡¬t
 = 
	`HAL_G‘Tick
();

488 
	`__HAL_RCC_PLLSAI_GET_FLAG
(è=ð
RESET
)

490 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLLSAI_TIMEOUT_VALUE
)

493  
HAL_TIMEOUT
;

497  
HAL_OK
;

498 
	}
}

507 
	$HAL_RCCEx_G‘P”hCLKCÚfig
(
RCC_P”hCLKIn™Ty³Def
 *
P”hClkIn™
)

509 
ušt32_t
 
‹m´eg
;

512 
P”hClkIn™
->
P”hClockS–eùiÚ
 = 
RCC_PERIPHCLK_I2S_APB1
 | 
RCC_PERIPHCLK_I2S_APB2
 |\

513 
RCC_PERIPHCLK_SAI1
 | 
RCC_PERIPHCLK_SAI2
 |\

514 
RCC_PERIPHCLK_TIM
 | 
RCC_PERIPHCLK_RTC
 |\

515 
RCC_PERIPHCLK_CEC
 | 
RCC_PERIPHCLK_FMPI2C1
 |\

516 
RCC_PERIPHCLK_CLK48
 | 
RCC_PERIPHCLK_SDIO
 |\

517 
RCC_PERIPHCLK_SPDIFRX
;

520 
P”hClkIn™
->
PLLI2S
.
PLLI2SM
 = (
ušt32_t
)((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SM
è>> 
RCC_PLLI2SCFGR_PLLI2SM_Pos
);

521 
P”hClkIn™
->
PLLI2S
.
PLLI2SN
 = (
ušt32_t
)((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SN
è>> 
RCC_PLLI2SCFGR_PLLI2SN_Pos
);

522 
P”hClkIn™
->
PLLI2S
.
PLLI2SP
 = (
ušt32_t
)((((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SP
è>> 
RCC_PLLI2SCFGR_PLLI2SP_Pos
) + 1U) << 1U);

523 
P”hClkIn™
->
PLLI2S
.
PLLI2SQ
 = (
ušt32_t
)((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SQ
è>> 
RCC_PLLI2SCFGR_PLLI2SQ_Pos
);

524 
P”hClkIn™
->
PLLI2S
.
PLLI2SR
 = (
ušt32_t
)((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SR
è>> 
RCC_PLLI2SCFGR_PLLI2SR_Pos
);

526 
P”hClkIn™
->
PLLSAI
.
PLLSAIM
 = (
ušt32_t
)((
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIM
è>> 
RCC_PLLSAICFGR_PLLSAIM_Pos
);

527 
P”hClkIn™
->
PLLSAI
.
PLLSAIN
 = (
ušt32_t
)((
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIN
è>> 
RCC_PLLSAICFGR_PLLSAIN_Pos
);

528 
P”hClkIn™
->
PLLSAI
.
PLLSAIP
 = (
ušt32_t
)((((
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIP
è>> 
RCC_PLLSAICFGR_PLLSAIP_Pos
) + 1U) << 1U);

529 
P”hClkIn™
->
PLLSAI
.
PLLSAIQ
 = (
ušt32_t
)((
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIQ
è>> 
RCC_PLLSAICFGR_PLLSAIQ_Pos
);

531 
P”hClkIn™
->
PLLI2SDivQ
 = (
ušt32_t
)((
RCC
->
DCKCFGR
 & 
RCC_DCKCFGR_PLLI2SDIVQ
è>> 
RCC_DCKCFGR_PLLI2SDIVQ_Pos
);

532 
P”hClkIn™
->
PLLSAIDivQ
 = (
ušt32_t
)((
RCC
->
DCKCFGR
 & 
RCC_DCKCFGR_PLLSAIDIVQ
è>> 
RCC_DCKCFGR_PLLSAIDIVQ_Pos
);

535 
P”hClkIn™
->
Sai1ClockS–eùiÚ
 = 
	`__HAL_RCC_GET_SAI1_SOURCE
();

538 
P”hClkIn™
->
Sai2ClockS–eùiÚ
 = 
	`__HAL_RCC_GET_SAI2_SOURCE
();

541 
P”hClkIn™
->
I2sApb1ClockS–eùiÚ
 = 
	`__HAL_RCC_GET_I2S_APB1_SOURCE
();

544 
P”hClkIn™
->
I2sApb2ClockS–eùiÚ
 = 
	`__HAL_RCC_GET_I2S_APB2_SOURCE
();

547 
‹m´eg
 = (
RCC
->
CFGR
 & 
RCC_CFGR_RTCPRE
);

548 
P”hClkIn™
->
RTCClockS–eùiÚ
 = (
ušt32_t
)((
‹m´eg
è| (
RCC
->
BDCR
 & 
RCC_BDCR_RTCSEL
));

551 
P”hClkIn™
->
CecClockS–eùiÚ
 = 
	`__HAL_RCC_GET_CEC_SOURCE
();

554 
P”hClkIn™
->
Fmpi2c1ClockS–eùiÚ
 = 
	`__HAL_RCC_GET_FMPI2C1_SOURCE
();

557 
P”hClkIn™
->
Clk48ClockS–eùiÚ
 = 
	`__HAL_RCC_GET_CLK48_SOURCE
();

560 
P”hClkIn™
->
SdioClockS–eùiÚ
 = 
	`__HAL_RCC_GET_SDIO_SOURCE
();

563 
P”hClkIn™
->
SpdifClockS–eùiÚ
 = 
	`__HAL_RCC_GET_SPDIFRX_SOURCE
();

566 ià((
RCC
->
DCKCFGR
 & 
RCC_DCKCFGR_TIMPRE
è=ð
RESET
)

568 
P”hClkIn™
->
TIMP»sS–eùiÚ
 = 
RCC_TIMPRES_DESACTIVATED
;

572 
P”hClkIn™
->
TIMP»sS–eùiÚ
 = 
RCC_TIMPRES_ACTIVATED
;

574 
	}
}

587 
ušt32_t
 
	$HAL_RCCEx_G‘P”hCLKF»q
(
ušt32_t
 
P”hClk
)

589 
ušt32_t
 
tm´eg1
 = 0U;

591 
ušt32_t
 
äequ’cy
 = 0U;

593 
ušt32_t
 
vcošput
 = 0U;

595 
ušt32_t
 
§iþocksourû
 = 0U;

596 
ušt32_t
 
¤cþk
 = 0U;

598 
ušt32_t
 
vcoouut
 = 0U;

599 
P”hClk
)

601 
RCC_PERIPHCLK_SAI1
:

602 
RCC_PERIPHCLK_SAI2
:

604 
§iþocksourû
 = 
RCC
->
DCKCFGR
;

605 
§iþocksourû
 &ð(
RCC_DCKCFGR_SAI1SRC
 | 
RCC_DCKCFGR_SAI2SRC
);

606 
§iþocksourû
)

612 if((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLSOURCE_HSI
)

615 
vcošput
 = (
HSI_VALUE
 / (
ušt32_t
)(
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIM
));

620 
vcošput
 = ((
HSE_VALUE
 / (
ušt32_t
)(
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIM
)));

624 
tm´eg1
 = (
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIQ
) >> 24U;

625 
äequ’cy
 = (
vcošput
 * ((
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIN
è>> 6U))/(
tm´eg1
);

628 
tm´eg1
 = (((
RCC
->
DCKCFGR
 & 
RCC_DCKCFGR_PLLSAIDIVQ
) >> 8U) + 1U);

629 
äequ’cy
 = f»qu’cy/(
tm´eg1
);

632 
RCC_DCKCFGR_SAI1SRC_0
:

633 
RCC_DCKCFGR_SAI2SRC_0
:

637 if((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLSOURCE_HSI
)

640 
vcošput
 = (
HSI_VALUE
 / (
ušt32_t
)(
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SM
));

645 
vcošput
 = ((
HSE_VALUE
 / (
ušt32_t
)(
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SM
)));

650 
tm´eg1
 = (
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SQ
) >> 24U;

651 
äequ’cy
 = (
vcošput
 * ((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SN
è>> 6U))/(
tm´eg1
);

654 
tm´eg1
 = ((
RCC
->
DCKCFGR
 & 
RCC_DCKCFGR_PLLI2SDIVQ
) + 1U);

655 
äequ’cy
 = f»qu’cy/(
tm´eg1
);

658 
RCC_DCKCFGR_SAI1SRC_1
:

659 
RCC_DCKCFGR_SAI2SRC_1
:

663 if((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLSOURCE_HSI
)

666 
vcošput
 = (
HSI_VALUE
 / (
ušt32_t
)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
));

671 
vcošput
 = ((
HSE_VALUE
 / (
ušt32_t
)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
)));

676 
tm´eg1
 = (
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLR
) >> 28U;

677 
äequ’cy
 = (
vcošput
 * ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
è>> 6U))/(
tm´eg1
);

680 
RCC_DCKCFGR_SAI1SRC
:

682 
äequ’cy
 = 
EXTERNAL_CLOCK_VALUE
;

685 
RCC_DCKCFGR_SAI2SRC
:

687 if((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLSOURCE_HSI
)

690 
äequ’cy
 = (
ušt32_t
)(
HSI_VALUE
);

695 
äequ’cy
 = (
ušt32_t
)(
HSE_VALUE
);

706 
RCC_PERIPHCLK_I2S_APB1
:

709 
¤cþk
 = 
	`__HAL_RCC_GET_I2S_APB1_SOURCE
();

710 
¤cþk
)

713 
RCC_I2SAPB1CLKSOURCE_EXT
:

716 
äequ’cy
 = 
EXTERNAL_CLOCK_VALUE
;

720 
RCC_I2SAPB1CLKSOURCE_PLLI2S
:

724 if((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLSOURCE_HSE
)

727 
vcošput
 = (
ušt32_t
)(
HSE_VALUE
 / (ušt32_t)(
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SM
));

732 
vcošput
 = (
ušt32_t
)(
HSI_VALUE
 / (ušt32_t)(
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SM
));

736 
vcoouut
 = (
ušt32_t
)(
vcošput
 * (((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SN
) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));

738 
äequ’cy
 = (
ušt32_t
)(
vcoouut
 /(((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SR
) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));

742 
RCC_I2SAPB1CLKSOURCE_PLLR
:

746 if((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLSOURCE_HSE
)

749 
vcošput
 = (
ušt32_t
)(
HSE_VALUE
 / (ušt32_t)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
));

754 
vcošput
 = (
ušt32_t
)(
HSI_VALUE
 / (ušt32_t)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
));

758 
vcoouut
 = (
ušt32_t
)(
vcošput
 * (((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6U) & (RCC_PLLCFGR_PLLN >> 6U)));

760 
äequ’cy
 = (
ušt32_t
)(
vcoouut
 /(((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLR
) >> 28U) & (RCC_PLLCFGR_PLLR >> 28U)));

764 
RCC_I2SAPB1CLKSOURCE_PLLSRC
:

766 if((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLSOURCE_HSE
)

768 
äequ’cy
 = 
HSE_VALUE
;

772 
äequ’cy
 = 
HSI_VALUE
;

779 
äequ’cy
 = 0U;

785 
RCC_PERIPHCLK_I2S_APB2
:

788 
¤cþk
 = 
	`__HAL_RCC_GET_I2S_APB2_SOURCE
();

789 
¤cþk
)

792 
RCC_I2SAPB2CLKSOURCE_EXT
:

795 
äequ’cy
 = 
EXTERNAL_CLOCK_VALUE
;

799 
RCC_I2SAPB2CLKSOURCE_PLLI2S
:

803 if((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLSOURCE_HSE
)

806 
vcošput
 = (
ušt32_t
)(
HSE_VALUE
 / (ušt32_t)(
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SM
));

811 
vcošput
 = (
ušt32_t
)(
HSI_VALUE
 / (ušt32_t)(
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SM
));

815 
vcoouut
 = (
ušt32_t
)(
vcošput
 * (((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SN
) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));

817 
äequ’cy
 = (
ušt32_t
)(
vcoouut
 /(((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SR
) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));

821 
RCC_I2SAPB2CLKSOURCE_PLLR
:

825 if((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLSOURCE_HSE
)

828 
vcošput
 = (
ušt32_t
)(
HSE_VALUE
 / (ušt32_t)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
));

833 
vcošput
 = (
ušt32_t
)(
HSI_VALUE
 / (ušt32_t)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
));

837 
vcoouut
 = (
ušt32_t
)(
vcošput
 * (((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6U) & (RCC_PLLCFGR_PLLN >> 6U)));

839 
äequ’cy
 = (
ušt32_t
)(
vcoouut
 /(((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLR
) >> 28U) & (RCC_PLLCFGR_PLLR >> 28U)));

843 
RCC_I2SAPB2CLKSOURCE_PLLSRC
:

845 if((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLSOURCE_HSE
)

847 
äequ’cy
 = 
HSE_VALUE
;

851 
äequ’cy
 = 
HSI_VALUE
;

858 
äequ’cy
 = 0U;

865  
äequ’cy
;

866 
	}
}

869 #ià
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

884 
HAL_StusTy³Def
 
	$HAL_RCCEx_P”hCLKCÚfig
(
RCC_P”hCLKIn™Ty³Def
 *
P”hClkIn™
)

886 
ušt32_t
 
tick¡¬t
 = 0U;

887 
ušt32_t
 
tm´eg1
 = 0U;

888 
ušt32_t
 
¶l§
 = 0U;

889 
ušt32_t
 
¶l§iq
 = 0U;

890 
ušt32_t
 
¶l§œ
 = 0U;

893 
	`as£¹_·¿m
(
	`IS_RCC_PERIPHCLOCK
(
P”hClkIn™
->
P”hClockS–eùiÚ
));

896 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_CLK48
) == RCC_PERIPHCLK_CLK48)

899 
	`as£¹_·¿m
(
	`IS_RCC_CLK48CLKSOURCE
(
P”hClkIn™
->
Clk48ClockS–eùiÚ
));

902 
	`__HAL_RCC_CLK48_CONFIG
(
P”hClkIn™
->
Clk48ClockS–eùiÚ
);

907 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_SDIO
) == RCC_PERIPHCLK_SDIO)

910 
	`as£¹_·¿m
(
	`IS_RCC_SDIOCLKSOURCE
(
P”hClkIn™
->
SdioClockS–eùiÚ
));

913 
	`__HAL_RCC_SDIO_CONFIG
(
P”hClkIn™
->
SdioClockS–eùiÚ
);

921 if((((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_I2S
) == RCC_PERIPHCLK_I2S) ||

922 (((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_SAI_PLLI2S
) == RCC_PERIPHCLK_SAI_PLLI2S) ||

923 (((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_PLLI2S
) == RCC_PERIPHCLK_PLLI2S))

926 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SN_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SN
));

929 
	`__HAL_RCC_PLLI2S_DISABLE
();

931 
tick¡¬t
 = 
	`HAL_G‘Tick
();

933 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLI2SRDY
è!ð
RESET
)

935 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLLI2S_TIMEOUT_VALUE
)

938  
HAL_TIMEOUT
;

945 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_I2S
) == (RCC_PERIPHCLK_I2S))

948 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SR_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SR
));

952 
	`__HAL_RCC_PLLI2S_CONFIG
(
P”hClkIn™
->
PLLI2S
.
PLLI2SN
 , P”hClkIn™->PLLI2S.
PLLI2SR
);

958 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_SAI_PLLI2S
) == (RCC_PERIPHCLK_SAI_PLLI2S))

961 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SQ_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SQ
));

962 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2S_DIVQ_VALUE
(
P”hClkIn™
->
PLLI2SDivQ
));

965 
tm´eg1
 = ((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SR
è>> 
RCC_PLLI2SCFGR_PLLI2SR_Pos
);

970 
	`__HAL_RCC_PLLI2S_SAICLK_CONFIG
(
P”hClkIn™
->
PLLI2S
.
PLLI2SN
 , P”hClkIn™->PLLI2S.
PLLI2SQ
 , 
tm´eg1
);

972 
	`__HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG
(
P”hClkIn™
->
PLLI2SDivQ
);

976 if((
P”hClkIn™
->
P”hClockS–eùiÚ
 & 
RCC_PERIPHCLK_PLLI2S
) == RCC_PERIPHCLK_PLLI2S)

979 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SQ_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SQ
));

980 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SR_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SR
));

983 
	`__HAL_RCC_PLLI2S_SAICLK_CONFIG
(
P”hClkIn™
->
PLLI2S
.
PLLI2SN
, P”hClkIn™->PLLI2S.
PLLI2SQ
, P”hClkIn™->PLLI2S.
PLLI2SR
);

987 
	`__HAL_RCC_PLLI2S_ENABLE
();

989 
tick¡¬t
 = 
	`HAL_G‘Tick
();

991 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLI2SRDY
è=ð
RESET
)

993 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLLI2S_TIMEOUT_VALUE
)

996  
HAL_TIMEOUT
;

1006 if((((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_SAI_PLLSAI
) == RCC_PERIPHCLK_SAI_PLLSAI) ||

1007 (((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_LTDC
) == RCC_PERIPHCLK_LTDC) ||

1008 ((((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_CLK48
) == RCC_PERIPHCLK_CLK48) &&

1009 (
P”hClkIn™
->
Clk48ClockS–eùiÚ
 =ð
RCC_CLK48CLKSOURCE_PLLSAIP
)))

1012 
	`as£¹_·¿m
(
	`IS_RCC_PLLSAIN_VALUE
(
P”hClkIn™
->
PLLSAI
.
PLLSAIN
));

1015 
	`__HAL_RCC_PLLSAI_DISABLE
();

1017 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1019 
	`__HAL_RCC_PLLSAI_GET_FLAG
(è!ð
RESET
)

1021 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLLSAI_TIMEOUT_VALUE
)

1024  
HAL_TIMEOUT
;

1031 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_SAI_PLLSAI
) == (RCC_PERIPHCLK_SAI_PLLSAI))

1033 
	`as£¹_·¿m
(
	`IS_RCC_PLLSAIQ_VALUE
(
P”hClkIn™
->
PLLSAI
.
PLLSAIQ
));

1034 
	`as£¹_·¿m
(
	`IS_RCC_PLLSAI_DIVQ_VALUE
(
P”hClkIn™
->
PLLSAIDivQ
));

1037 
¶l§
 = ((((
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIP
è>> 
RCC_PLLSAICFGR_PLLSAIP_Pos
) + 1U) << 1U);

1039 
¶l§œ
 = ((
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIR
è>> 
RCC_PLLSAICFGR_PLLSAIR_Pos
);

1043 
	`__HAL_RCC_PLLSAI_CONFIG
(
P”hClkIn™
->
PLLSAI
.
PLLSAIN
, 
¶l§
, P”hClkIn™->PLLSAI.
PLLSAIQ
, 
¶l§œ
);

1045 
	`__HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG
(
P”hClkIn™
->
PLLSAIDivQ
);

1049 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_LTDC
) == (RCC_PERIPHCLK_LTDC))

1051 
	`as£¹_·¿m
(
	`IS_RCC_PLLSAIR_VALUE
(
P”hClkIn™
->
PLLSAI
.
PLLSAIR
));

1052 
	`as£¹_·¿m
(
	`IS_RCC_PLLSAI_DIVR_VALUE
(
P”hClkIn™
->
PLLSAIDivR
));

1055 
¶l§
 = ((((
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIP
è>> 
RCC_PLLSAICFGR_PLLSAIP_Pos
) + 1U) << 1U);

1057 
¶l§iq
 = ((
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIQ
è>> 
RCC_PLLSAICFGR_PLLSAIQ_Pos
);

1061 
	`__HAL_RCC_PLLSAI_CONFIG
(
P”hClkIn™
->
PLLSAI
.
PLLSAIN
, 
¶l§
, 
¶l§iq
, P”hClkIn™->PLLSAI.
PLLSAIR
);

1063 
	`__HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG
(
P”hClkIn™
->
PLLSAIDivR
);

1068 if((((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_CLK48
) == (RCC_PERIPHCLK_CLK48)) &&

1069 (
P”hClkIn™
->
Clk48ClockS–eùiÚ
 =ð
RCC_CLK48CLKSOURCE_PLLSAIP
))

1071 
	`as£¹_·¿m
(
	`IS_RCC_PLLSAIP_VALUE
(
P”hClkIn™
->
PLLSAI
.
PLLSAIP
));

1074 
¶l§iq
 = ((
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIQ
è>> 
RCC_PLLSAICFGR_PLLSAIQ_Pos
);

1076 
¶l§œ
 = ((
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIR
è>> 
RCC_PLLSAICFGR_PLLSAIR_Pos
);

1080 
	`__HAL_RCC_PLLSAI_CONFIG
(
P”hClkIn™
->
PLLSAI
.
PLLSAIN
, P”hClkIn™->PLLSAI.
PLLSAIP
, 
¶l§iq
, 
¶l§œ
);

1084 
	`__HAL_RCC_PLLSAI_ENABLE
();

1086 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1088 
	`__HAL_RCC_PLLSAI_GET_FLAG
(è=ð
RESET
)

1090 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLLSAI_TIMEOUT_VALUE
)

1093  
HAL_TIMEOUT
;

1101 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_RTC
) == (RCC_PERIPHCLK_RTC))

1104 
	`as£¹_·¿m
(
	`IS_RCC_RTCCLKSOURCE
(
P”hClkIn™
->
RTCClockS–eùiÚ
));

1107 
	`__HAL_RCC_PWR_CLK_ENABLE
();

1110 
PWR
->
CR
 |ð
PWR_CR_DBP
;

1113 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1115 (
PWR
->
CR
 & 
PWR_CR_DBP
è=ð
RESET
)

1117 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RCC_DBP_TIMEOUT_VALUE
)

1119  
HAL_TIMEOUT
;

1123 
tm´eg1
 = (
RCC
->
BDCR
 & 
RCC_BDCR_RTCSEL
);

1124 if((
tm´eg1
 !ð0x00000000Uè&& (Ñm´eg1è!ð(
P”hClkIn™
->
RTCClockS–eùiÚ
 & 
RCC_BDCR_RTCSEL
)))

1127 
tm´eg1
 = (
RCC
->
BDCR
 & ~(
RCC_BDCR_RTCSEL
));

1129 
	`__HAL_RCC_BACKUPRESET_FORCE
();

1130 
	`__HAL_RCC_BACKUPRESET_RELEASE
();

1132 
RCC
->
BDCR
 = 
tm´eg1
;

1135 if(
	`HAL_IS_BIT_SET
(
RCC
->
BDCR
, 
RCC_BDCR_LSEON
))

1138 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1141 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_LSERDY
è=ð
RESET
)

1143 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RCC_LSE_TIMEOUT_VALUE
)

1145  
HAL_TIMEOUT
;

1150 
	`__HAL_RCC_RTC_CONFIG
(
P”hClkIn™
->
RTCClockS–eùiÚ
);

1155 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_TIM
) == (RCC_PERIPHCLK_TIM))

1157 
	`__HAL_RCC_TIMCLKPRESCALER
(
P”hClkIn™
->
TIMP»sS–eùiÚ
);

1159  
HAL_OK
;

1160 
	}
}

1169 
	$HAL_RCCEx_G‘P”hCLKCÚfig
(
RCC_P”hCLKIn™Ty³Def
 *
P”hClkIn™
)

1171 
ušt32_t
 
‹m´eg
;

1174 
P”hClkIn™
->
P”hClockS–eùiÚ
 = 
RCC_PERIPHCLK_I2S
 | 
RCC_PERIPHCLK_SAI_PLLSAI
 |\

1175 
RCC_PERIPHCLK_SAI_PLLI2S
 | 
RCC_PERIPHCLK_LTDC
 |\

1176 
RCC_PERIPHCLK_TIM
 | 
RCC_PERIPHCLK_RTC
 |\

1177 
RCC_PERIPHCLK_CLK48
 | 
RCC_PERIPHCLK_SDIO
;

1180 
P”hClkIn™
->
PLLI2S
.
PLLI2SN
 = (
ušt32_t
)((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SN
è>> 
RCC_PLLI2SCFGR_PLLI2SN_Pos
);

1181 
P”hClkIn™
->
PLLI2S
.
PLLI2SR
 = (
ušt32_t
)((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SR
è>> 
RCC_PLLI2SCFGR_PLLI2SR_Pos
);

1182 
P”hClkIn™
->
PLLI2S
.
PLLI2SQ
 = (
ušt32_t
)((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SQ
è>> 
RCC_PLLI2SCFGR_PLLI2SQ_Pos
);

1184 
P”hClkIn™
->
PLLSAI
.
PLLSAIN
 = (
ušt32_t
)((
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIN
è>> 
RCC_PLLSAICFGR_PLLSAIN_Pos
);

1185 
P”hClkIn™
->
PLLSAI
.
PLLSAIR
 = (
ušt32_t
)((
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIR
è>> 
RCC_PLLSAICFGR_PLLSAIR_Pos
);

1186 
P”hClkIn™
->
PLLSAI
.
PLLSAIQ
 = (
ušt32_t
)((
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIQ
è>> 
RCC_PLLSAICFGR_PLLSAIQ_Pos
);

1188 
P”hClkIn™
->
PLLI2SDivQ
 = (
ušt32_t
)((
RCC
->
DCKCFGR
 & 
RCC_DCKCFGR_PLLI2SDIVQ
è>> 
RCC_DCKCFGR_PLLI2SDIVQ_Pos
);

1189 
P”hClkIn™
->
PLLSAIDivQ
 = (
ušt32_t
)((
RCC
->
DCKCFGR
 & 
RCC_DCKCFGR_PLLSAIDIVQ
è>> 
RCC_DCKCFGR_PLLSAIDIVQ_Pos
);

1190 
P”hClkIn™
->
PLLSAIDivR
 = (
ušt32_t
)(
RCC
->
DCKCFGR
 & 
RCC_DCKCFGR_PLLSAIDIVR
);

1192 
‹m´eg
 = (
RCC
->
CFGR
 & 
RCC_CFGR_RTCPRE
);

1193 
P”hClkIn™
->
RTCClockS–eùiÚ
 = (
ušt32_t
)((
‹m´eg
è| (
RCC
->
BDCR
 & 
RCC_BDCR_RTCSEL
));

1196 
P”hClkIn™
->
Clk48ClockS–eùiÚ
 = 
	`__HAL_RCC_GET_CLK48_SOURCE
();

1199 
P”hClkIn™
->
SdioClockS–eùiÚ
 = 
	`__HAL_RCC_GET_SDIO_SOURCE
();

1201 ià((
RCC
->
DCKCFGR
 & 
RCC_DCKCFGR_TIMPRE
è=ð
RESET
)

1203 
P”hClkIn™
->
TIMP»sS–eùiÚ
 = 
RCC_TIMPRES_DESACTIVATED
;

1207 
P”hClkIn™
->
TIMP»sS–eùiÚ
 = 
RCC_TIMPRES_ACTIVATED
;

1209 
	}
}

1219 
ušt32_t
 
	$HAL_RCCEx_G‘P”hCLKF»q
(
ušt32_t
 
P”hClk
)

1222 
ušt32_t
 
äequ’cy
 = 0U;

1224 
ušt32_t
 
vcošput
 = 0U;

1225 
ušt32_t
 
¤cþk
 = 0U;

1227 
ušt32_t
 
vcoouut
 = 0U;

1228 
P”hClk
)

1230 
RCC_PERIPHCLK_I2S
:

1233 
¤cþk
 = 
	`__HAL_RCC_GET_I2S_SOURCE
();

1234 
¤cþk
)

1237 
RCC_I2SCLKSOURCE_EXT
:

1240 
äequ’cy
 = 
EXTERNAL_CLOCK_VALUE
;

1244 
RCC_I2SCLKSOURCE_PLLI2S
:

1248 if((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLSOURCE_HSE
)

1251 
vcošput
 = (
ušt32_t
)(
HSE_VALUE
 / (ušt32_t)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
));

1256 
vcošput
 = (
ušt32_t
)(
HSI_VALUE
 / (ušt32_t)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
));

1260 
vcoouut
 = (
ušt32_t
)(
vcošput
 * (((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SN
) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));

1262 
äequ’cy
 = (
ušt32_t
)(
vcoouut
 /(((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SR
) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));

1268 
äequ’cy
 = 0U;

1275  
äequ’cy
;

1276 
	}
}

1279 #ià
defšed
(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| defšed(
STM32F423xx
)

1294 
HAL_StusTy³Def
 
	$HAL_RCCEx_P”hCLKCÚfig
(
RCC_P”hCLKIn™Ty³Def
 *
P”hClkIn™
)

1296 
ušt32_t
 
tick¡¬t
 = 0U;

1297 
ušt32_t
 
tm´eg1
 = 0U;

1298 #ià
	`defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

1299 
ušt32_t
 
¶li2sq
 = 0U;

1301 
ušt32_t
 
¶li2su£d
 = 0U;

1304 
	`as£¹_·¿m
(
	`IS_RCC_PERIPHCLOCK
(
P”hClkIn™
->
P”hClockS–eùiÚ
));

1307 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_I2S_APB1
) == (RCC_PERIPHCLK_I2S_APB1))

1310 
	`as£¹_·¿m
(
	`IS_RCC_I2SAPB1CLKSOURCE
(
P”hClkIn™
->
I2sApb1ClockS–eùiÚ
));

1313 
	`__HAL_RCC_I2S_APB1_CONFIG
(
P”hClkIn™
->
I2sApb1ClockS–eùiÚ
);

1315 if(
P”hClkIn™
->
I2sApb1ClockS–eùiÚ
 =ð
RCC_I2SAPB1CLKSOURCE_PLLI2S
)

1317 
¶li2su£d
 = 1U;

1323 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_I2S_APB2
) == (RCC_PERIPHCLK_I2S_APB2))

1326 
	`as£¹_·¿m
(
	`IS_RCC_I2SAPB2CLKSOURCE
(
P”hClkIn™
->
I2sApb2ClockS–eùiÚ
));

1329 
	`__HAL_RCC_I2S_APB2_CONFIG
(
P”hClkIn™
->
I2sApb2ClockS–eùiÚ
);

1331 if(
P”hClkIn™
->
I2sApb2ClockS–eùiÚ
 =ð
RCC_I2SAPB2CLKSOURCE_PLLI2S
)

1333 
¶li2su£d
 = 1U;

1338 #ià
	`defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

1340 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_SAIA
) == (RCC_PERIPHCLK_SAIA))

1343 
	`as£¹_·¿m
(
	`IS_RCC_SAIACLKSOURCE
(
P”hClkIn™
->
SaiAClockS–eùiÚ
));

1346 
	`__HAL_RCC_SAI_BLOCKACLKSOURCE_CONFIG
(
P”hClkIn™
->
SaiAClockS–eùiÚ
);

1348 if(
P”hClkIn™
->
SaiAClockS–eùiÚ
 =ð
RCC_SAIACLKSOURCE_PLLI2SR
)

1350 
¶li2su£d
 = 1U;

1353 if(
P”hClkIn™
->
SaiAClockS–eùiÚ
 =ð
RCC_SAIACLKSOURCE_PLLR
)

1356 
	`as£¹_·¿m
(
	`IS_RCC_PLL_DIVR_VALUE
(
P”hClkIn™
->
PLLDivR
));

1359 
	`__HAL_RCC_PLL_PLLSAICLKDIVR_CONFIG
(
P”hClkIn™
->
PLLDivR
);

1365 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_SAIB
) == (RCC_PERIPHCLK_SAIB))

1368 
	`as£¹_·¿m
(
	`IS_RCC_SAIBCLKSOURCE
(
P”hClkIn™
->
SaiBClockS–eùiÚ
));

1371 
	`__HAL_RCC_SAI_BLOCKBCLKSOURCE_CONFIG
(
P”hClkIn™
->
SaiBClockS–eùiÚ
);

1373 if(
P”hClkIn™
->
SaiBClockS–eùiÚ
 =ð
RCC_SAIBCLKSOURCE_PLLI2SR
)

1375 
¶li2su£d
 = 1U;

1378 if(
P”hClkIn™
->
SaiBClockS–eùiÚ
 =ð
RCC_SAIBCLKSOURCE_PLLR
)

1381 
	`as£¹_·¿m
(
	`IS_RCC_PLL_DIVR_VALUE
(
P”hClkIn™
->
PLLDivR
));

1384 
	`__HAL_RCC_PLL_PLLSAICLKDIVR_CONFIG
(
P”hClkIn™
->
PLLDivR
);

1391 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_RTC
) == (RCC_PERIPHCLK_RTC))

1394 
	`as£¹_·¿m
(
	`IS_RCC_RTCCLKSOURCE
(
P”hClkIn™
->
RTCClockS–eùiÚ
));

1397 
	`__HAL_RCC_PWR_CLK_ENABLE
();

1400 
PWR
->
CR
 |ð
PWR_CR_DBP
;

1403 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1405 (
PWR
->
CR
 & 
PWR_CR_DBP
è=ð
RESET
)

1407 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RCC_DBP_TIMEOUT_VALUE
)

1409  
HAL_TIMEOUT
;

1413 
tm´eg1
 = (
RCC
->
BDCR
 & 
RCC_BDCR_RTCSEL
);

1414 if((
tm´eg1
 !ð0x00000000Uè&& (Ñm´eg1è!ð(
P”hClkIn™
->
RTCClockS–eùiÚ
 & 
RCC_BDCR_RTCSEL
)))

1417 
tm´eg1
 = (
RCC
->
BDCR
 & ~(
RCC_BDCR_RTCSEL
));

1419 
	`__HAL_RCC_BACKUPRESET_FORCE
();

1420 
	`__HAL_RCC_BACKUPRESET_RELEASE
();

1422 
RCC
->
BDCR
 = 
tm´eg1
;

1425 if(
	`HAL_IS_BIT_SET
(
RCC
->
BDCR
, 
RCC_BDCR_LSEON
))

1428 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1431 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_LSERDY
è=ð
RESET
)

1433 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RCC_LSE_TIMEOUT_VALUE
)

1435  
HAL_TIMEOUT
;

1440 
	`__HAL_RCC_RTC_CONFIG
(
P”hClkIn™
->
RTCClockS–eùiÚ
);

1445 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_TIM
) == (RCC_PERIPHCLK_TIM))

1448 
	`__HAL_RCC_TIMCLKPRESCALER
(
P”hClkIn™
->
TIMP»sS–eùiÚ
);

1453 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_FMPI2C1
) == RCC_PERIPHCLK_FMPI2C1)

1456 
	`as£¹_·¿m
(
	`IS_RCC_FMPI2C1CLKSOURCE
(
P”hClkIn™
->
Fmpi2c1ClockS–eùiÚ
));

1459 
	`__HAL_RCC_FMPI2C1_CONFIG
(
P”hClkIn™
->
Fmpi2c1ClockS–eùiÚ
);

1464 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_CLK48
) == RCC_PERIPHCLK_CLK48)

1467 
	`as£¹_·¿m
(
	`IS_RCC_CLK48CLKSOURCE
(
P”hClkIn™
->
Clk48ClockS–eùiÚ
));

1470 
	`__HAL_RCC_CLK48_CONFIG
(
P”hClkIn™
->
Clk48ClockS–eùiÚ
);

1473 if(
P”hClkIn™
->
Clk48ClockS–eùiÚ
 =ð
RCC_CLK48CLKSOURCE_PLLI2SQ
)

1475 
¶li2su£d
 = 1U;

1481 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_SDIO
) == RCC_PERIPHCLK_SDIO)

1484 
	`as£¹_·¿m
(
	`IS_RCC_SDIOCLKSOURCE
(
P”hClkIn™
->
SdioClockS–eùiÚ
));

1487 
	`__HAL_RCC_SDIO_CONFIG
(
P”hClkIn™
->
SdioClockS–eùiÚ
);

1494 if((
¶li2su£d
 =ð1Uè|| (
P”hClkIn™
->
P”hClockS–eùiÚ
 =ð
RCC_PERIPHCLK_PLLI2S
))

1497 
	`__HAL_RCC_PLLI2S_DISABLE
();

1499 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1501 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLI2SRDY
è!ð
RESET
)

1503 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLLI2S_TIMEOUT_VALUE
)

1506  
HAL_TIMEOUT
;

1511 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SCLKSOURCE
(
P”hClkIn™
->
PLLI2SS–eùiÚ
));

1512 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SM_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SM
));

1513 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SN_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SN
));

1515 
	`__HAL_RCC_PLL_I2S_CONFIG
(
P”hClkIn™
->
PLLI2SS–eùiÚ
);

1518 if(((((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_I2S_APB1
è=ðRCC_PERIPHCLK_I2S_APB1è&& (P”hClkIn™->
I2sApb1ClockS–eùiÚ
 =ð
RCC_I2SAPB1CLKSOURCE_PLLI2S
)) ||

1519 ((((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_I2S_APB2
è=ðRCC_PERIPHCLK_I2S_APB2è&& (P”hClkIn™->
I2sApb2ClockS–eùiÚ
 =ð
RCC_I2SAPB2CLKSOURCE_PLLI2S
)) ||

1520 ((((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_CLK48
è=ðRCC_PERIPHCLK_CLK48è&& (P”hClkIn™->
Clk48ClockS–eùiÚ
 =ð
RCC_CLK48CLKSOURCE_PLLI2SQ
)) ||

1521 ((((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_SDIO
è=ðRCC_PERIPHCLK_SDIOè&& (P”hClkIn™->
SdioClockS–eùiÚ
 =ð
RCC_SDIOCLKSOURCE_CLK48
è&& (P”hClkIn™->
Clk48ClockS–eùiÚ
 =ð
RCC_CLK48CLKSOURCE_PLLI2SQ
)))

1524 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SR_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SR
));

1525 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SQ_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SQ
));

1530 
	`__HAL_RCC_PLLI2S_CONFIG
(
P”hClkIn™
->
PLLI2S
.
PLLI2SM
, P”hClkIn™->PLLI2S.
PLLI2SN
 , P”hClkIn™->PLLI2S.
PLLI2SQ
, P”hClkIn™->PLLI2S.
PLLI2SR
);

1533 #ià
	`defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

1535 if(((((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_SAIA
è=ðRCC_PERIPHCLK_SAIAè&& (P”hClkIn™->
SaiAClockS–eùiÚ
 =ð
RCC_SAIACLKSOURCE_PLLI2SR
)) ||

1536 ((((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_SAIB
è=ðRCC_PERIPHCLK_SAIBè&& (P”hClkIn™->
SaiBClockS–eùiÚ
 =ð
RCC_SAIBCLKSOURCE_PLLI2SR
)))

1539 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SR_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SR
));

1541 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2S_DIVR_VALUE
(
P”hClkIn™
->
PLLI2SDivR
));

1544 
¶li2sq
 = ((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SQ
è>> 
RCC_PLLI2SCFGR_PLLI2SQ_Pos
);

1549 
	`__HAL_RCC_PLLI2S_CONFIG
(
P”hClkIn™
->
PLLI2S
.
PLLI2SM
, P”hClkIn™->PLLI2S.
PLLI2SN
, 
¶li2sq
, P”hClkIn™->PLLI2S.
PLLI2SR
);

1552 
	`__HAL_RCC_PLLI2S_PLLSAICLKDIVR_CONFIG
(
P”hClkIn™
->
PLLI2SDivR
);

1557 if((
P”hClkIn™
->
P”hClockS–eùiÚ
 & 
RCC_PERIPHCLK_PLLI2S
) == RCC_PERIPHCLK_PLLI2S)

1560 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SR_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SR
));

1561 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SQ_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SQ
));

1566 
	`__HAL_RCC_PLLI2S_CONFIG
(
P”hClkIn™
->
PLLI2S
.
PLLI2SM
, P”hClkIn™->PLLI2S.
PLLI2SN
 , P”hClkIn™->PLLI2S.
PLLI2SQ
, P”hClkIn™->PLLI2S.
PLLI2SR
);

1570 
	`__HAL_RCC_PLLI2S_ENABLE
();

1572 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1574 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLI2SRDY
è=ð
RESET
)

1576 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLLI2S_TIMEOUT_VALUE
)

1579  
HAL_TIMEOUT
;

1586 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_DFSDM1
) == RCC_PERIPHCLK_DFSDM1)

1589 
	`as£¹_·¿m
(
	`IS_RCC_DFSDM1CLKSOURCE
(
P”hClkIn™
->
Dfsdm1ClockS–eùiÚ
));

1592 
	`__HAL_RCC_DFSDM1_CONFIG
(
P”hClkIn™
->
Dfsdm1ClockS–eùiÚ
);

1597 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_DFSDM1_AUDIO
) == RCC_PERIPHCLK_DFSDM1_AUDIO)

1600 
	`as£¹_·¿m
(
	`IS_RCC_DFSDM1AUDIOCLKSOURCE
(
P”hClkIn™
->
Dfsdm1AudioClockS–eùiÚ
));

1603 
	`__HAL_RCC_DFSDM1AUDIO_CONFIG
(
P”hClkIn™
->
Dfsdm1AudioClockS–eùiÚ
);

1607 #ià
	`defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

1609 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_DFSDM2
) == RCC_PERIPHCLK_DFSDM2)

1612 
	`as£¹_·¿m
(
	`IS_RCC_DFSDM2CLKSOURCE
(
P”hClkIn™
->
Dfsdm2ClockS–eùiÚ
));

1615 
	`__HAL_RCC_DFSDM2_CONFIG
(
P”hClkIn™
->
Dfsdm2ClockS–eùiÚ
);

1620 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_DFSDM2_AUDIO
) == RCC_PERIPHCLK_DFSDM2_AUDIO)

1623 
	`as£¹_·¿m
(
	`IS_RCC_DFSDM2AUDIOCLKSOURCE
(
P”hClkIn™
->
Dfsdm2AudioClockS–eùiÚ
));

1626 
	`__HAL_RCC_DFSDM2AUDIO_CONFIG
(
P”hClkIn™
->
Dfsdm2AudioClockS–eùiÚ
);

1631 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_LPTIM1
) == RCC_PERIPHCLK_LPTIM1)

1634 
	`as£¹_·¿m
(
	`IS_RCC_LPTIM1CLKSOURCE
(
P”hClkIn™
->
L±im1ClockS–eùiÚ
));

1637 
	`__HAL_RCC_LPTIM1_CONFIG
(
P”hClkIn™
->
L±im1ClockS–eùiÚ
);

1642  
HAL_OK
;

1643 
	}
}

1652 
	$HAL_RCCEx_G‘P”hCLKCÚfig
(
RCC_P”hCLKIn™Ty³Def
 *
P”hClkIn™
)

1654 
ušt32_t
 
‹m´eg
;

1657 #ià
	`defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

1658 
P”hClkIn™
->
P”hClockS–eùiÚ
 = 
RCC_PERIPHCLK_I2S_APB1
 | 
RCC_PERIPHCLK_I2S_APB2
 |\

1659 
RCC_PERIPHCLK_TIM
 | 
RCC_PERIPHCLK_RTC
 |\

1660 
RCC_PERIPHCLK_FMPI2C1
 | 
RCC_PERIPHCLK_CLK48
 |\

1661 
RCC_PERIPHCLK_SDIO
 | 
RCC_PERIPHCLK_DFSDM1
 |\

1662 
RCC_PERIPHCLK_DFSDM1_AUDIO
 | 
RCC_PERIPHCLK_DFSDM2
 |\

1663 
RCC_PERIPHCLK_DFSDM2_AUDIO
 | 
RCC_PERIPHCLK_LPTIM1
 |\

1664 
RCC_PERIPHCLK_SAIA
 | 
RCC_PERIPHCLK_SAIB
;

1666 
P”hClkIn™
->
P”hClockS–eùiÚ
 = 
RCC_PERIPHCLK_I2S_APB1
 | 
RCC_PERIPHCLK_I2S_APB2
 |\

1667 
RCC_PERIPHCLK_TIM
 | 
RCC_PERIPHCLK_RTC
 |\

1668 
RCC_PERIPHCLK_FMPI2C1
 | 
RCC_PERIPHCLK_CLK48
 |\

1669 
RCC_PERIPHCLK_SDIO
 | 
RCC_PERIPHCLK_DFSDM1
 |\

1670 
RCC_PERIPHCLK_DFSDM1_AUDIO
;

1676 
P”hClkIn™
->
PLLI2S
.
PLLI2SM
 = (
ušt32_t
)((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SM
è>> 
RCC_PLLI2SCFGR_PLLI2SM_Pos
);

1677 
P”hClkIn™
->
PLLI2S
.
PLLI2SN
 = (
ušt32_t
)((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SN
è>> 
RCC_PLLI2SCFGR_PLLI2SN_Pos
);

1678 
P”hClkIn™
->
PLLI2S
.
PLLI2SQ
 = (
ušt32_t
)((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SQ
è>> 
RCC_PLLI2SCFGR_PLLI2SQ_Pos
);

1679 
P”hClkIn™
->
PLLI2S
.
PLLI2SR
 = (
ušt32_t
)((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SR
è>> 
RCC_PLLI2SCFGR_PLLI2SR_Pos
);

1680 #ià
	`defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

1682 
P”hClkIn™
->
PLLI2SDivR
 = (
ušt32_t
)((
RCC
->
DCKCFGR
 & 
RCC_DCKCFGR_PLLI2SDIVR
è>> 
RCC_DCKCFGR_PLLI2SDIVR_Pos
);

1683 
P”hClkIn™
->
PLLDivR
 = (
ušt32_t
)((
RCC
->
DCKCFGR
 & 
RCC_DCKCFGR_PLLDIVR
è>> 
RCC_DCKCFGR_PLLDIVR_Pos
);

1687 
P”hClkIn™
->
I2sApb1ClockS–eùiÚ
 = 
	`__HAL_RCC_GET_I2S_APB1_SOURCE
();

1690 
P”hClkIn™
->
I2sApb2ClockS–eùiÚ
 = 
	`__HAL_RCC_GET_I2S_APB2_SOURCE
();

1693 
‹m´eg
 = (
RCC
->
CFGR
 & 
RCC_CFGR_RTCPRE
);

1694 
P”hClkIn™
->
RTCClockS–eùiÚ
 = (
ušt32_t
)((
‹m´eg
è| (
RCC
->
BDCR
 & 
RCC_BDCR_RTCSEL
));

1697 
P”hClkIn™
->
Fmpi2c1ClockS–eùiÚ
 = 
	`__HAL_RCC_GET_FMPI2C1_SOURCE
();

1700 
P”hClkIn™
->
Clk48ClockS–eùiÚ
 = 
	`__HAL_RCC_GET_CLK48_SOURCE
();

1703 
P”hClkIn™
->
SdioClockS–eùiÚ
 = 
	`__HAL_RCC_GET_SDIO_SOURCE
();

1706 
P”hClkIn™
->
Dfsdm1ClockS–eùiÚ
 = 
	`__HAL_RCC_GET_DFSDM1_SOURCE
();

1709 
P”hClkIn™
->
Dfsdm1AudioClockS–eùiÚ
 = 
	`__HAL_RCC_GET_DFSDM1AUDIO_SOURCE
();

1711 #ià
	`defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

1713 
P”hClkIn™
->
Dfsdm2ClockS–eùiÚ
 = 
	`__HAL_RCC_GET_DFSDM2_SOURCE
();

1716 
P”hClkIn™
->
Dfsdm2AudioClockS–eùiÚ
 = 
	`__HAL_RCC_GET_DFSDM2AUDIO_SOURCE
();

1719 
P”hClkIn™
->
L±im1ClockS–eùiÚ
 = 
	`__HAL_RCC_GET_LPTIM1_SOURCE
();

1722 
P”hClkIn™
->
SaiAClockS–eùiÚ
 = 
	`__HAL_RCC_GET_SAI_BLOCKA_SOURCE
();

1725 
P”hClkIn™
->
SaiBClockS–eùiÚ
 = 
	`__HAL_RCC_GET_SAI_BLOCKB_SOURCE
();

1729 ià((
RCC
->
DCKCFGR
 & 
RCC_DCKCFGR_TIMPRE
è=ð
RESET
)

1731 
P”hClkIn™
->
TIMP»sS–eùiÚ
 = 
RCC_TIMPRES_DESACTIVATED
;

1735 
P”hClkIn™
->
TIMP»sS–eùiÚ
 = 
RCC_TIMPRES_ACTIVATED
;

1737 
	}
}

1748 
ušt32_t
 
	$HAL_RCCEx_G‘P”hCLKF»q
(
ušt32_t
 
P”hClk
)

1751 
ušt32_t
 
äequ’cy
 = 0U;

1753 
ušt32_t
 
vcošput
 = 0U;

1754 
ušt32_t
 
¤cþk
 = 0U;

1756 
ušt32_t
 
vcoouut
 = 0U;

1757 
P”hClk
)

1759 
RCC_PERIPHCLK_I2S_APB1
:

1762 
¤cþk
 = 
	`__HAL_RCC_GET_I2S_APB1_SOURCE
();

1763 
¤cþk
)

1766 
RCC_I2SAPB1CLKSOURCE_EXT
:

1769 
äequ’cy
 = 
EXTERNAL_CLOCK_VALUE
;

1773 
RCC_I2SAPB1CLKSOURCE_PLLI2S
:

1775 if((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SSRC
) == RCC_PLLI2SCFGR_PLLI2SSRC)

1778 
vcošput
 = (
ušt32_t
)(
EXTERNAL_CLOCK_VALUE
 / (ušt32_t)(
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SM
));

1784 if((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLSOURCE_HSE
)

1787 
vcošput
 = (
ušt32_t
)(
HSE_VALUE
 / (ušt32_t)(
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SM
));

1792 
vcošput
 = (
ušt32_t
)(
HSI_VALUE
 / (ušt32_t)(
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SM
));

1796 
vcoouut
 = (
ušt32_t
)(
vcošput
 * (((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SN
) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));

1798 
äequ’cy
 = (
ušt32_t
)(
vcoouut
 /(((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SR
) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));

1802 
RCC_I2SAPB1CLKSOURCE_PLLR
:

1806 if((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLSOURCE_HSE
)

1809 
vcošput
 = (
ušt32_t
)(
HSE_VALUE
 / (ušt32_t)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
));

1814 
vcošput
 = (
ušt32_t
)(
HSI_VALUE
 / (ušt32_t)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
));

1818 
vcoouut
 = (
ušt32_t
)(
vcošput
 * (((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6U) & (RCC_PLLCFGR_PLLN >> 6U)));

1820 
äequ’cy
 = (
ušt32_t
)(
vcoouut
 /(((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLR
) >> 28U) & (RCC_PLLCFGR_PLLR >> 28U)));

1824 
RCC_I2SAPB1CLKSOURCE_PLLSRC
:

1826 if((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLSOURCE_HSE
)

1828 
äequ’cy
 = 
HSE_VALUE
;

1832 
äequ’cy
 = 
HSI_VALUE
;

1839 
äequ’cy
 = 0U;

1845 
RCC_PERIPHCLK_I2S_APB2
:

1848 
¤cþk
 = 
	`__HAL_RCC_GET_I2S_APB2_SOURCE
();

1849 
¤cþk
)

1852 
RCC_I2SAPB2CLKSOURCE_EXT
:

1855 
äequ’cy
 = 
EXTERNAL_CLOCK_VALUE
;

1859 
RCC_I2SAPB2CLKSOURCE_PLLI2S
:

1861 if((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SSRC
) == RCC_PLLI2SCFGR_PLLI2SSRC)

1864 
vcošput
 = (
ušt32_t
)(
EXTERNAL_CLOCK_VALUE
 / (ušt32_t)(
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SM
));

1870 if((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLSOURCE_HSE
)

1873 
vcošput
 = (
ušt32_t
)(
HSE_VALUE
 / (ušt32_t)(
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SM
));

1878 
vcošput
 = (
ušt32_t
)(
HSI_VALUE
 / (ušt32_t)(
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SM
));

1882 
vcoouut
 = (
ušt32_t
)(
vcošput
 * (((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SN
) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));

1884 
äequ’cy
 = (
ušt32_t
)(
vcoouut
 /(((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SR
) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));

1888 
RCC_I2SAPB2CLKSOURCE_PLLR
:

1892 if((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLSOURCE_HSE
)

1895 
vcošput
 = (
ušt32_t
)(
HSE_VALUE
 / (ušt32_t)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
));

1900 
vcošput
 = (
ušt32_t
)(
HSI_VALUE
 / (ušt32_t)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
));

1904 
vcoouut
 = (
ušt32_t
)(
vcošput
 * (((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6U) & (RCC_PLLCFGR_PLLN >> 6U)));

1906 
äequ’cy
 = (
ušt32_t
)(
vcoouut
 /(((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLR
) >> 28U) & (RCC_PLLCFGR_PLLR >> 28U)));

1910 
RCC_I2SAPB2CLKSOURCE_PLLSRC
:

1912 if((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLSOURCE_HSE
)

1914 
äequ’cy
 = 
HSE_VALUE
;

1918 
äequ’cy
 = 
HSI_VALUE
;

1925 
äequ’cy
 = 0U;

1932  
äequ’cy
;

1933 
	}
}

1936 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

1949 
HAL_StusTy³Def
 
	$HAL_RCCEx_P”hCLKCÚfig
(
RCC_P”hCLKIn™Ty³Def
 *
P”hClkIn™
)

1951 
ušt32_t
 
tick¡¬t
 = 0U;

1952 
ušt32_t
 
tm´eg1
 = 0U;

1955 
	`as£¹_·¿m
(
	`IS_RCC_PERIPHCLOCK
(
P”hClkIn™
->
P”hClockS–eùiÚ
));

1958 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_RTC
) == (RCC_PERIPHCLK_RTC))

1961 
	`as£¹_·¿m
(
	`IS_RCC_RTCCLKSOURCE
(
P”hClkIn™
->
RTCClockS–eùiÚ
));

1964 
	`__HAL_RCC_PWR_CLK_ENABLE
();

1967 
PWR
->
CR
 |ð
PWR_CR_DBP
;

1970 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1972 (
PWR
->
CR
 & 
PWR_CR_DBP
è=ð
RESET
)

1974 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RCC_DBP_TIMEOUT_VALUE
)

1976  
HAL_TIMEOUT
;

1980 
tm´eg1
 = (
RCC
->
BDCR
 & 
RCC_BDCR_RTCSEL
);

1981 if((
tm´eg1
 !ð0x00000000Uè&& (Ñm´eg1è!ð(
P”hClkIn™
->
RTCClockS–eùiÚ
 & 
RCC_BDCR_RTCSEL
)))

1984 
tm´eg1
 = (
RCC
->
BDCR
 & ~(
RCC_BDCR_RTCSEL
));

1986 
	`__HAL_RCC_BACKUPRESET_FORCE
();

1987 
	`__HAL_RCC_BACKUPRESET_RELEASE
();

1989 
RCC
->
BDCR
 = 
tm´eg1
;

1992 if(
	`HAL_IS_BIT_SET
(
RCC
->
BDCR
, 
RCC_BDCR_LSEON
))

1995 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1998 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_LSERDY
è=ð
RESET
)

2000 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RCC_LSE_TIMEOUT_VALUE
)

2002  
HAL_TIMEOUT
;

2007 
	`__HAL_RCC_RTC_CONFIG
(
P”hClkIn™
->
RTCClockS–eùiÚ
);

2012 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_TIM
) == (RCC_PERIPHCLK_TIM))

2014 
	`__HAL_RCC_TIMCLKPRESCALER
(
P”hClkIn™
->
TIMP»sS–eùiÚ
);

2019 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_FMPI2C1
) == RCC_PERIPHCLK_FMPI2C1)

2022 
	`as£¹_·¿m
(
	`IS_RCC_FMPI2C1CLKSOURCE
(
P”hClkIn™
->
Fmpi2c1ClockS–eùiÚ
));

2025 
	`__HAL_RCC_FMPI2C1_CONFIG
(
P”hClkIn™
->
Fmpi2c1ClockS–eùiÚ
);

2030 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_LPTIM1
) == RCC_PERIPHCLK_LPTIM1)

2033 
	`as£¹_·¿m
(
	`IS_RCC_LPTIM1CLKSOURCE
(
P”hClkIn™
->
L±im1ClockS–eùiÚ
));

2036 
	`__HAL_RCC_LPTIM1_CONFIG
(
P”hClkIn™
->
L±im1ClockS–eùiÚ
);

2040 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_I2S
) == RCC_PERIPHCLK_I2S)

2043 
	`as£¹_·¿m
(
	`IS_RCC_I2SAPBCLKSOURCE
(
P”hClkIn™
->
I2SClockS–eùiÚ
));

2046 
	`__HAL_RCC_I2S_CONFIG
(
P”hClkIn™
->
I2SClockS–eùiÚ
);

2049  
HAL_OK
;

2050 
	}
}

2059 
	$HAL_RCCEx_G‘P”hCLKCÚfig
(
RCC_P”hCLKIn™Ty³Def
 *
P”hClkIn™
)

2061 
ušt32_t
 
‹m´eg
;

2064 
P”hClkIn™
->
P”hClockS–eùiÚ
 = 
RCC_PERIPHCLK_FMPI2C1
 | 
RCC_PERIPHCLK_LPTIM1
 | 
RCC_PERIPHCLK_TIM
 | 
RCC_PERIPHCLK_RTC
;

2066 
‹m´eg
 = (
RCC
->
CFGR
 & 
RCC_CFGR_RTCPRE
);

2067 
P”hClkIn™
->
RTCClockS–eùiÚ
 = (
ušt32_t
)((
‹m´eg
è| (
RCC
->
BDCR
 & 
RCC_BDCR_RTCSEL
));

2069 ià((
RCC
->
DCKCFGR
 & 
RCC_DCKCFGR_TIMPRE
è=ð
RESET
)

2071 
P”hClkIn™
->
TIMP»sS–eùiÚ
 = 
RCC_TIMPRES_DESACTIVATED
;

2075 
P”hClkIn™
->
TIMP»sS–eùiÚ
 = 
RCC_TIMPRES_ACTIVATED
;

2078 
P”hClkIn™
->
Fmpi2c1ClockS–eùiÚ
 = 
	`__HAL_RCC_GET_FMPI2C1_SOURCE
();

2081 
P”hClkIn™
->
I2SClockS–eùiÚ
 = 
	`__HAL_RCC_GET_I2S_SOURCE
();

2084 
	}
}

2093 
ušt32_t
 
	$HAL_RCCEx_G‘P”hCLKF»q
(
ušt32_t
 
P”hClk
)

2096 
ušt32_t
 
äequ’cy
 = 0U;

2098 
ušt32_t
 
vcošput
 = 0U;

2099 
ušt32_t
 
¤cþk
 = 0U;

2101 
ušt32_t
 
vcoouut
 = 0U;

2102 
P”hClk
)

2104 
RCC_PERIPHCLK_I2S
:

2107 
¤cþk
 = 
	`__HAL_RCC_GET_I2S_SOURCE
();

2108 
¤cþk
)

2111 
RCC_I2SAPBCLKSOURCE_EXT
:

2114 
äequ’cy
 = 
EXTERNAL_CLOCK_VALUE
;

2118 
RCC_I2SAPBCLKSOURCE_PLLR
:

2122 if((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLSOURCE_HSE
)

2125 
vcošput
 = (
ušt32_t
)(
HSE_VALUE
 / (ušt32_t)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
));

2130 
vcošput
 = (
ušt32_t
)(
HSI_VALUE
 / (ušt32_t)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
));

2134 
vcoouut
 = (
ušt32_t
)(
vcošput
 * (((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6U) & (RCC_PLLCFGR_PLLN >> 6U)));

2136 
äequ’cy
 = (
ušt32_t
)(
vcoouut
 /(((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLR
) >> 28U) & (RCC_PLLCFGR_PLLR >> 28U)));

2140 
RCC_I2SAPBCLKSOURCE_PLLSRC
:

2142 if((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLSOURCE_HSE
)

2144 
äequ’cy
 = 
HSE_VALUE
;

2148 
äequ’cy
 = 
HSI_VALUE
;

2155 
äequ’cy
 = 0U;

2162  
äequ’cy
;

2163 
	}
}

2166 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
)

2181 
HAL_StusTy³Def
 
	$HAL_RCCEx_P”hCLKCÚfig
(
RCC_P”hCLKIn™Ty³Def
 *
P”hClkIn™
)

2183 
ušt32_t
 
tick¡¬t
 = 0U;

2184 
ušt32_t
 
tm´eg1
 = 0U;

2187 
	`as£¹_·¿m
(
	`IS_RCC_PERIPHCLOCK
(
P”hClkIn™
->
P”hClockS–eùiÚ
));

2193 if((((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_I2S
) == RCC_PERIPHCLK_I2S) ||

2194 (((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_SAI_PLLI2S
) == RCC_PERIPHCLK_SAI_PLLI2S))

2197 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SN_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SN
));

2200 
	`__HAL_RCC_PLLI2S_DISABLE
();

2202 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2204 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLI2SRDY
è!ð
RESET
)

2206 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLLI2S_TIMEOUT_VALUE
)

2209  
HAL_TIMEOUT
;

2216 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_I2S
) == (RCC_PERIPHCLK_I2S))

2219 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SR_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SR
));

2223 
	`__HAL_RCC_PLLI2S_CONFIG
(
P”hClkIn™
->
PLLI2S
.
PLLI2SN
 , P”hClkIn™->PLLI2S.
PLLI2SR
);

2229 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_SAI_PLLI2S
) == (RCC_PERIPHCLK_SAI_PLLI2S))

2232 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SQ_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SQ
));

2233 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2S_DIVQ_VALUE
(
P”hClkIn™
->
PLLI2SDivQ
));

2236 
tm´eg1
 = ((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SR
è>> 
RCC_PLLI2SCFGR_PLLI2SR_Pos
);

2241 
	`__HAL_RCC_PLLI2S_SAICLK_CONFIG
(
P”hClkIn™
->
PLLI2S
.
PLLI2SN
 , P”hClkIn™->PLLI2S.
PLLI2SQ
 , 
tm´eg1
);

2243 
	`__HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG
(
P”hClkIn™
->
PLLI2SDivQ
);

2247 
	`__HAL_RCC_PLLI2S_ENABLE
();

2249 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2251 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLI2SRDY
è=ð
RESET
)

2253 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLLI2S_TIMEOUT_VALUE
)

2256  
HAL_TIMEOUT
;

2266 if((((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_SAI_PLLSAI
) == RCC_PERIPHCLK_SAI_PLLSAI) ||

2267 (((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_LTDC
) == RCC_PERIPHCLK_LTDC))

2270 
	`as£¹_·¿m
(
	`IS_RCC_PLLSAIN_VALUE
(
P”hClkIn™
->
PLLSAI
.
PLLSAIN
));

2273 
	`__HAL_RCC_PLLSAI_DISABLE
();

2275 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2277 
	`__HAL_RCC_PLLSAI_GET_FLAG
(è!ð
RESET
)

2279 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLLSAI_TIMEOUT_VALUE
)

2282  
HAL_TIMEOUT
;

2289 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_SAI_PLLSAI
) == (RCC_PERIPHCLK_SAI_PLLSAI))

2291 
	`as£¹_·¿m
(
	`IS_RCC_PLLSAIQ_VALUE
(
P”hClkIn™
->
PLLSAI
.
PLLSAIQ
));

2292 
	`as£¹_·¿m
(
	`IS_RCC_PLLSAI_DIVQ_VALUE
(
P”hClkIn™
->
PLLSAIDivQ
));

2295 
tm´eg1
 = ((
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIR
è>> 
RCC_PLLSAICFGR_PLLSAIR_Pos
);

2299 
	`__HAL_RCC_PLLSAI_CONFIG
(
P”hClkIn™
->
PLLSAI
.
PLLSAIN
 , P”hClkIn™->PLLSAI.
PLLSAIQ
, 
tm´eg1
);

2301 
	`__HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG
(
P”hClkIn™
->
PLLSAIDivQ
);

2305 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_LTDC
) == (RCC_PERIPHCLK_LTDC))

2307 
	`as£¹_·¿m
(
	`IS_RCC_PLLSAIR_VALUE
(
P”hClkIn™
->
PLLSAI
.
PLLSAIR
));

2308 
	`as£¹_·¿m
(
	`IS_RCC_PLLSAI_DIVR_VALUE
(
P”hClkIn™
->
PLLSAIDivR
));

2311 
tm´eg1
 = ((
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIQ
è>> 
RCC_PLLSAICFGR_PLLSAIQ_Pos
);

2315 
	`__HAL_RCC_PLLSAI_CONFIG
(
P”hClkIn™
->
PLLSAI
.
PLLSAIN
 , 
tm´eg1
, P”hClkIn™->PLLSAI.
PLLSAIR
);

2317 
	`__HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG
(
P”hClkIn™
->
PLLSAIDivR
);

2320 
	`__HAL_RCC_PLLSAI_ENABLE
();

2322 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2324 
	`__HAL_RCC_PLLSAI_GET_FLAG
(è=ð
RESET
)

2326 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLLSAI_TIMEOUT_VALUE
)

2329  
HAL_TIMEOUT
;

2336 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_RTC
) == (RCC_PERIPHCLK_RTC))

2339 
	`as£¹_·¿m
(
	`IS_RCC_RTCCLKSOURCE
(
P”hClkIn™
->
RTCClockS–eùiÚ
));

2342 
	`__HAL_RCC_PWR_CLK_ENABLE
();

2345 
PWR
->
CR
 |ð
PWR_CR_DBP
;

2348 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2350 (
PWR
->
CR
 & 
PWR_CR_DBP
è=ð
RESET
)

2352 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RCC_DBP_TIMEOUT_VALUE
)

2354  
HAL_TIMEOUT
;

2358 
tm´eg1
 = (
RCC
->
BDCR
 & 
RCC_BDCR_RTCSEL
);

2359 if((
tm´eg1
 !ð0x00000000Uè&& (Ñm´eg1è!ð(
P”hClkIn™
->
RTCClockS–eùiÚ
 & 
RCC_BDCR_RTCSEL
)))

2362 
tm´eg1
 = (
RCC
->
BDCR
 & ~(
RCC_BDCR_RTCSEL
));

2364 
	`__HAL_RCC_BACKUPRESET_FORCE
();

2365 
	`__HAL_RCC_BACKUPRESET_RELEASE
();

2367 
RCC
->
BDCR
 = 
tm´eg1
;

2370 if(
	`HAL_IS_BIT_SET
(
RCC
->
BDCR
, 
RCC_BDCR_LSEON
))

2373 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2376 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_LSERDY
è=ð
RESET
)

2378 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RCC_LSE_TIMEOUT_VALUE
)

2380  
HAL_TIMEOUT
;

2385 
	`__HAL_RCC_RTC_CONFIG
(
P”hClkIn™
->
RTCClockS–eùiÚ
);

2390 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_TIM
) == (RCC_PERIPHCLK_TIM))

2392 
	`__HAL_RCC_TIMCLKPRESCALER
(
P”hClkIn™
->
TIMP»sS–eùiÚ
);

2394  
HAL_OK
;

2395 
	}
}

2404 
	$HAL_RCCEx_G‘P”hCLKCÚfig
(
RCC_P”hCLKIn™Ty³Def
 *
P”hClkIn™
)

2406 
ušt32_t
 
‹m´eg
;

2409 
P”hClkIn™
->
P”hClockS–eùiÚ
 = 
RCC_PERIPHCLK_I2S
 | 
RCC_PERIPHCLK_SAI_PLLSAI
 | 
RCC_PERIPHCLK_SAI_PLLI2S
 | 
RCC_PERIPHCLK_LTDC
 | 
RCC_PERIPHCLK_TIM
 | 
RCC_PERIPHCLK_RTC
;

2412 
P”hClkIn™
->
PLLI2S
.
PLLI2SN
 = (
ušt32_t
)((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SN
è>> 
RCC_PLLI2SCFGR_PLLI2SN_Pos
);

2413 
P”hClkIn™
->
PLLI2S
.
PLLI2SR
 = (
ušt32_t
)((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SR
è>> 
RCC_PLLI2SCFGR_PLLI2SR_Pos
);

2414 
P”hClkIn™
->
PLLI2S
.
PLLI2SQ
 = (
ušt32_t
)((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SQ
è>> 
RCC_PLLI2SCFGR_PLLI2SQ_Pos
);

2416 
P”hClkIn™
->
PLLSAI
.
PLLSAIN
 = (
ušt32_t
)((
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIN
è>> 
RCC_PLLSAICFGR_PLLSAIN_Pos
);

2417 
P”hClkIn™
->
PLLSAI
.
PLLSAIR
 = (
ušt32_t
)((
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIR
è>> 
RCC_PLLSAICFGR_PLLSAIR_Pos
);

2418 
P”hClkIn™
->
PLLSAI
.
PLLSAIQ
 = (
ušt32_t
)((
RCC
->
PLLSAICFGR
 & 
RCC_PLLSAICFGR_PLLSAIQ
è>> 
RCC_PLLSAICFGR_PLLSAIQ_Pos
);

2420 
P”hClkIn™
->
PLLI2SDivQ
 = (
ušt32_t
)((
RCC
->
DCKCFGR
 & 
RCC_DCKCFGR_PLLI2SDIVQ
è>> 
RCC_DCKCFGR_PLLI2SDIVQ_Pos
);

2421 
P”hClkIn™
->
PLLSAIDivQ
 = (
ušt32_t
)((
RCC
->
DCKCFGR
 & 
RCC_DCKCFGR_PLLSAIDIVQ
è>> 
RCC_DCKCFGR_PLLSAIDIVQ_Pos
);

2422 
P”hClkIn™
->
PLLSAIDivR
 = (
ušt32_t
)(
RCC
->
DCKCFGR
 & 
RCC_DCKCFGR_PLLSAIDIVR
);

2424 
‹m´eg
 = (
RCC
->
CFGR
 & 
RCC_CFGR_RTCPRE
);

2425 
P”hClkIn™
->
RTCClockS–eùiÚ
 = (
ušt32_t
)((
‹m´eg
è| (
RCC
->
BDCR
 & 
RCC_BDCR_RTCSEL
));

2427 ià((
RCC
->
DCKCFGR
 & 
RCC_DCKCFGR_TIMPRE
è=ð
RESET
)

2429 
P”hClkIn™
->
TIMP»sS–eùiÚ
 = 
RCC_TIMPRES_DESACTIVATED
;

2433 
P”hClkIn™
->
TIMP»sS–eùiÚ
 = 
RCC_TIMPRES_ACTIVATED
;

2435 
	}
}

2445 
ušt32_t
 
	$HAL_RCCEx_G‘P”hCLKF»q
(
ušt32_t
 
P”hClk
)

2448 
ušt32_t
 
äequ’cy
 = 0U;

2450 
ušt32_t
 
vcošput
 = 0U;

2451 
ušt32_t
 
¤cþk
 = 0U;

2453 
ušt32_t
 
vcoouut
 = 0U;

2454 
P”hClk
)

2456 
RCC_PERIPHCLK_I2S
:

2459 
¤cþk
 = 
	`__HAL_RCC_GET_I2S_SOURCE
();

2460 
¤cþk
)

2463 
RCC_I2SCLKSOURCE_EXT
:

2466 
äequ’cy
 = 
EXTERNAL_CLOCK_VALUE
;

2470 
RCC_I2SCLKSOURCE_PLLI2S
:

2474 if((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLSOURCE_HSE
)

2477 
vcošput
 = (
ušt32_t
)(
HSE_VALUE
 / (ušt32_t)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
));

2482 
vcošput
 = (
ušt32_t
)(
HSI_VALUE
 / (ušt32_t)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
));

2486 
vcoouut
 = (
ušt32_t
)(
vcošput
 * (((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SN
) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));

2488 
äequ’cy
 = (
ušt32_t
)(
vcoouut
 /(((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SR
) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));

2494 
äequ’cy
 = 0U;

2501  
äequ’cy
;

2502 
	}
}

2505 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
)|| defšed(
STM32F417xx
) ||\

2506 
defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| 
	$defšed
(
STM32F411xE
)

2519 
HAL_StusTy³Def
 
	$HAL_RCCEx_P”hCLKCÚfig
(
RCC_P”hCLKIn™Ty³Def
 *
P”hClkIn™
)

2521 
ušt32_t
 
tick¡¬t
 = 0U;

2522 
ušt32_t
 
tm´eg1
 = 0U;

2525 
	`as£¹_·¿m
(
	`IS_RCC_PERIPHCLOCK
(
P”hClkIn™
->
P”hClockS–eùiÚ
));

2528 if((((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_I2S
) == RCC_PERIPHCLK_I2S) ||

2529 (((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_PLLI2S
) == RCC_PERIPHCLK_PLLI2S))

2532 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SR_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SR
));

2533 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SN_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SN
));

2534 #ià
	`defšed
(
STM32F411xE
)

2535 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SM_VALUE
(
P”hClkIn™
->
PLLI2S
.
PLLI2SM
));

2538 
	`__HAL_RCC_PLLI2S_DISABLE
();

2540 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2542 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLI2SRDY
è!ð
RESET
)

2544 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLLI2S_TIMEOUT_VALUE
)

2547  
HAL_TIMEOUT
;

2551 #ià
	`defšed
(
STM32F411xE
)

2555 
	`__HAL_RCC_PLLI2S_I2SCLK_CONFIG
(
P”hClkIn™
->
PLLI2S
.
PLLI2SM
, P”hClkIn™->PLLI2S.
PLLI2SN
, P”hClkIn™->PLLI2S.
PLLI2SR
);

2560 
	`__HAL_RCC_PLLI2S_CONFIG
(
P”hClkIn™
->
PLLI2S
.
PLLI2SN
 , P”hClkIn™->PLLI2S.
PLLI2SR
);

2564 
	`__HAL_RCC_PLLI2S_ENABLE
();

2566 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2568 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLI2SRDY
è=ð
RESET
)

2570 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLLI2S_TIMEOUT_VALUE
)

2573  
HAL_TIMEOUT
;

2579 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_RTC
) == (RCC_PERIPHCLK_RTC))

2582 
	`as£¹_·¿m
(
	`IS_RCC_RTCCLKSOURCE
(
P”hClkIn™
->
RTCClockS–eùiÚ
));

2585 
	`__HAL_RCC_PWR_CLK_ENABLE
();

2588 
PWR
->
CR
 |ð
PWR_CR_DBP
;

2591 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2593 (
PWR
->
CR
 & 
PWR_CR_DBP
è=ð
RESET
)

2595 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RCC_DBP_TIMEOUT_VALUE
)

2597  
HAL_TIMEOUT
;

2601 
tm´eg1
 = (
RCC
->
BDCR
 & 
RCC_BDCR_RTCSEL
);

2602 if((
tm´eg1
 !ð0x00000000Uè&& (Ñm´eg1è!ð(
P”hClkIn™
->
RTCClockS–eùiÚ
 & 
RCC_BDCR_RTCSEL
)))

2605 
tm´eg1
 = (
RCC
->
BDCR
 & ~(
RCC_BDCR_RTCSEL
));

2607 
	`__HAL_RCC_BACKUPRESET_FORCE
();

2608 
	`__HAL_RCC_BACKUPRESET_RELEASE
();

2610 
RCC
->
BDCR
 = 
tm´eg1
;

2613 if(
	`HAL_IS_BIT_SET
(
RCC
->
BDCR
, 
RCC_BDCR_LSEON
))

2616 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2619 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_LSERDY
è=ð
RESET
)

2621 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RCC_LSE_TIMEOUT_VALUE
)

2623  
HAL_TIMEOUT
;

2628 
	`__HAL_RCC_RTC_CONFIG
(
P”hClkIn™
->
RTCClockS–eùiÚ
);

2630 #ià
	`defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
)

2632 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_TIM
) == (RCC_PERIPHCLK_TIM))

2634 
	`__HAL_RCC_TIMCLKPRESCALER
(
P”hClkIn™
->
TIMP»sS–eùiÚ
);

2637  
HAL_OK
;

2638 
	}
}

2647 
	$HAL_RCCEx_G‘P”hCLKCÚfig
(
RCC_P”hCLKIn™Ty³Def
 *
P”hClkIn™
)

2649 
ušt32_t
 
‹m´eg
;

2652 
P”hClkIn™
->
P”hClockS–eùiÚ
 = 
RCC_PERIPHCLK_I2S
 | 
RCC_PERIPHCLK_RTC
;

2655 
P”hClkIn™
->
PLLI2S
.
PLLI2SN
 = (
ušt32_t
)((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SN
è>> 
RCC_PLLI2SCFGR_PLLI2SN_Pos
);

2656 
P”hClkIn™
->
PLLI2S
.
PLLI2SR
 = (
ušt32_t
)((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SR
è>> 
RCC_PLLI2SCFGR_PLLI2SR_Pos
);

2657 #ià
	`defšed
(
STM32F411xE
)

2658 
P”hClkIn™
->
PLLI2S
.
PLLI2SM
 = (
ušt32_t
)(
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SM
);

2661 
‹m´eg
 = (
RCC
->
CFGR
 & 
RCC_CFGR_RTCPRE
);

2662 
P”hClkIn™
->
RTCClockS–eùiÚ
 = (
ušt32_t
)((
‹m´eg
è| (
RCC
->
BDCR
 & 
RCC_BDCR_RTCSEL
));

2664 #ià
	`defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F411xE
)

2666 ià((
RCC
->
DCKCFGR
 & 
RCC_DCKCFGR_TIMPRE
è=ð
RESET
)

2668 
P”hClkIn™
->
TIMP»sS–eùiÚ
 = 
RCC_TIMPRES_DESACTIVATED
;

2672 
P”hClkIn™
->
TIMP»sS–eùiÚ
 = 
RCC_TIMPRES_ACTIVATED
;

2675 
	}
}

2685 
ušt32_t
 
	$HAL_RCCEx_G‘P”hCLKF»q
(
ušt32_t
 
P”hClk
)

2688 
ušt32_t
 
äequ’cy
 = 0U;

2690 
ušt32_t
 
vcošput
 = 0U;

2691 
ušt32_t
 
¤cþk
 = 0U;

2693 
ušt32_t
 
vcoouut
 = 0U;

2694 
P”hClk
)

2696 
RCC_PERIPHCLK_I2S
:

2699 
¤cþk
 = 
	`__HAL_RCC_GET_I2S_SOURCE
();

2700 
¤cþk
)

2703 
RCC_I2SCLKSOURCE_EXT
:

2706 
äequ’cy
 = 
EXTERNAL_CLOCK_VALUE
;

2710 
RCC_I2SCLKSOURCE_PLLI2S
:

2712 #ià
	`defšed
(
STM32F411xE
)

2715 if((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLSOURCE_HSE
)

2718 
vcošput
 = (
ušt32_t
)(
HSE_VALUE
 / (ušt32_t)(
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SM
));

2723 
vcošput
 = (
ušt32_t
)(
HSI_VALUE
 / (ušt32_t)(
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SM
));

2728 if((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLSOURCE_HSE
)

2731 
vcošput
 = (
ušt32_t
)(
HSE_VALUE
 / (ušt32_t)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
));

2736 
vcošput
 = (
ušt32_t
)(
HSI_VALUE
 / (ušt32_t)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
));

2740 
vcoouut
 = (
ušt32_t
)(
vcošput
 * (((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SN
) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));

2742 
äequ’cy
 = (
ušt32_t
)(
vcoouut
 /(((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SR
) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));

2748 
äequ’cy
 = 0U;

2755  
äequ’cy
;

2756 
	}
}

2759 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
è|| defšed(
STM32F411xE
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
è|| defšed(
STM32F412Zx
) ||\

2760 
defšed
(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| 
	$defšed
(
STM32F423xx
)

2772 
	$HAL_RCCEx_S–eùLSEMode
(
ušt8_t
 
Mode
)

2775 
	`as£¹_·¿m
(
	`IS_RCC_LSE_MODE
(
Mode
));

2776 if(
Mode
 =ð
RCC_LSE_HIGHDRIVE_MODE
)

2778 
	`SET_BIT
(
RCC
->
BDCR
, 
RCC_BDCR_LSEMOD
);

2782 
	`CLEAR_BIT
(
RCC
->
BDCR
, 
RCC_BDCR_LSEMOD
);

2784 
	}
}

2802 #ià
defšed
(
RCC_PLLI2S_SUPPORT
)

2809 
HAL_StusTy³Def
 
	$HAL_RCCEx_EÇbËPLLI2S
(
RCC_PLLI2SIn™Ty³Def
 *
PLLI2SIn™
)

2811 
ušt32_t
 
tick¡¬t
;

2814 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SN_VALUE
(
PLLI2SIn™
->
PLLI2SN
));

2815 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SR_VALUE
(
PLLI2SIn™
->
PLLI2SR
));

2816 #ià
	`defšed
(
RCC_PLLI2SCFGR_PLLI2SM
)

2817 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SM_VALUE
(
PLLI2SIn™
->
PLLI2SM
));

2819 #ià
	`defšed
(
RCC_PLLI2SCFGR_PLLI2SP
)

2820 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SP_VALUE
(
PLLI2SIn™
->
PLLI2SP
));

2822 #ià
	`defšed
(
RCC_PLLI2SCFGR_PLLI2SQ
)

2823 
	`as£¹_·¿m
(
	`IS_RCC_PLLI2SQ_VALUE
(
PLLI2SIn™
->
PLLI2SQ
));

2827 
	`__HAL_RCC_PLLI2S_DISABLE
();

2830 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2831 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLI2SRDY
è!ð
RESET
)

2833 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLLI2S_TIMEOUT_VALUE
)

2836  
HAL_TIMEOUT
;

2841 #ià
	`defšed
(
STM32F446xx
)

2846 
	`__HAL_RCC_PLLI2S_CONFIG
(
PLLI2SIn™
->
PLLI2SM
, PLLI2SIn™->
PLLI2SN
, \

2847 
PLLI2SIn™
->
PLLI2SP
, PLLI2SIn™->
PLLI2SQ
, PLLI2SIn™->
PLLI2SR
);

2848 #–ià
	`defšed
(
STM32F412Zx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
) ||\

2849 
	`defšed
(
STM32F413xx
è|| defšed(
STM32F423xx
)

2853 
	`__HAL_RCC_PLLI2S_CONFIG
(
PLLI2SIn™
->
PLLI2SM
, PLLI2SIn™->
PLLI2SN
, \

2854 
PLLI2SIn™
->
PLLI2SQ
, PLLI2SIn™->
PLLI2SR
);

2855 #–ià
	`defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
) ||\

2856 
	`defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

2860 
	`__HAL_RCC_PLLI2S_SAICLK_CONFIG
(
PLLI2SIn™
->
PLLI2SN
, PLLI2SIn™->
PLLI2SQ
, PLLI2SIn™->
PLLI2SR
);

2861 #–ià
	`defšed
(
STM32F411xE
)

2864 
	`__HAL_RCC_PLLI2S_I2SCLK_CONFIG
(
PLLI2SIn™
->
PLLI2SM
, PLLI2SIn™->
PLLI2SN
, PLLI2SIn™->
PLLI2SR
);

2868 
	`__HAL_RCC_PLLI2S_CONFIG
(
PLLI2SIn™
->
PLLI2SN
, PLLI2SIn™->
PLLI2SR
);

2872 
	`__HAL_RCC_PLLI2S_ENABLE
();

2875 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2876 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLI2SRDY
è=ð
RESET
)

2878 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLLI2S_TIMEOUT_VALUE
)

2881  
HAL_TIMEOUT
;

2885  
HAL_OK
;

2886 
	}
}

2892 
HAL_StusTy³Def
 
	$HAL_RCCEx_Di§bËPLLI2S
()

2894 
ušt32_t
 
tick¡¬t
;

2897 
	`__HAL_RCC_PLLI2S_DISABLE
();

2900 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2901 
	`READ_BIT
(
RCC
->
CR
, 
RCC_CR_PLLI2SRDY
è!ð
RESET
)

2903 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
è> 
PLLI2S_TIMEOUT_VALUE
)

2906  
HAL_TIMEOUT
;

2910  
HAL_OK
;

2911 
	}
}

2915 #ià
defšed
(
RCC_PLLSAI_SUPPORT
)

2922 
HAL_StusTy³Def
 
	$HAL_RCCEx_EÇbËPLLSAI
(
RCC_PLLSAIIn™Ty³Def
 *
PLLSAIIn™
)

2924 
ušt32_t
 
tick¡¬t
;

2927 
	`as£¹_·¿m
(
	`IS_RCC_PLLSAIN_VALUE
(
PLLSAIIn™
->
PLLSAIN
));

2928 
	`as£¹_·¿m
(
	`IS_RCC_PLLSAIQ_VALUE
(
PLLSAIIn™
->
PLLSAIQ
));

2929 #ià
	`defšed
(
RCC_PLLSAICFGR_PLLSAIM
)

2930 
	`as£¹_·¿m
(
	`IS_RCC_PLLSAIM_VALUE
(
PLLSAIIn™
->
PLLSAIM
));

2932 #ià
	`defšed
(
RCC_PLLSAICFGR_PLLSAIP
)

2933 
	`as£¹_·¿m
(
	`IS_RCC_PLLSAIP_VALUE
(
PLLSAIIn™
->
PLLSAIP
));

2935 #ià
	`defšed
(
RCC_PLLSAICFGR_PLLSAIR
)

2936 
	`as£¹_·¿m
(
	`IS_RCC_PLLSAIR_VALUE
(
PLLSAIIn™
->
PLLSAIR
));

2940 
	`__HAL_RCC_PLLSAI_DISABLE
();

2943 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2944 
	`__HAL_RCC_PLLSAI_GET_FLAG
(è!ð
RESET
)

2946 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLLSAI_TIMEOUT_VALUE
)

2949  
HAL_TIMEOUT
;

2954 #ià
	`defšed
(
STM32F446xx
)

2959 
	`__HAL_RCC_PLLSAI_CONFIG
(
PLLSAIIn™
->
PLLSAIM
, PLLSAIIn™->
PLLSAIN
, \

2960 
PLLSAIIn™
->
PLLSAIP
, PLLSAIIn™->
PLLSAIQ
, 0U);

2961 #–ià
	`defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

2966 
	`__HAL_RCC_PLLSAI_CONFIG
(
PLLSAIIn™
->
PLLSAIN
, PLLSAIIn™->
PLLSAIP
, \

2967 
PLLSAIIn™
->
PLLSAIQ
, PLLSAIIn™->
PLLSAIR
);

2972 
	`__HAL_RCC_PLLSAI_CONFIG
(
PLLSAIIn™
->
PLLSAIN
, PLLSAIIn™->
PLLSAIQ
, PLLSAIIn™->
PLLSAIR
);

2976 
	`__HAL_RCC_PLLSAI_ENABLE
();

2979 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2980 
	`__HAL_RCC_PLLSAI_GET_FLAG
(è=ð
RESET
)

2982 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLLSAI_TIMEOUT_VALUE
)

2985  
HAL_TIMEOUT
;

2989  
HAL_OK
;

2990 
	}
}

2996 
HAL_StusTy³Def
 
	$HAL_RCCEx_Di§bËPLLSAI
()

2998 
ušt32_t
 
tick¡¬t
;

3001 
	`__HAL_RCC_PLLSAI_DISABLE
();

3004 
tick¡¬t
 = 
	`HAL_G‘Tick
();

3005 
	`__HAL_RCC_PLLSAI_GET_FLAG
(è!ð
RESET
)

3007 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
è> 
PLLSAI_TIMEOUT_VALUE
)

3010  
HAL_TIMEOUT
;

3014  
HAL_OK
;

3015 
	}
}

3023 #ià
defšed
(
STM32F446xx
)

3057 
ušt32_t
 
	$HAL_RCC_G‘SysClockF»q
()

3059 
ušt32_t
 
¶lm
 = 0U;

3060 
ušt32_t
 
¶lvco
 = 0U;

3061 
ušt32_t
 
¶Í
 = 0U;

3062 
ušt32_t
 
¶Ì
 = 0U;

3063 
ušt32_t
 
sysþockäeq
 = 0U;

3066 
RCC
->
CFGR
 & 
RCC_CFGR_SWS
)

3068 
RCC_CFGR_SWS_HSI
:

3070 
sysþockäeq
 = 
HSI_VALUE
;

3073 
RCC_CFGR_SWS_HSE
:

3075 
sysþockäeq
 = 
HSE_VALUE
;

3078 
RCC_CFGR_SWS_PLL
:

3082 
¶lm
 = 
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
;

3083 if(
	`__HAL_RCC_GET_PLL_OSCSOURCE
(è!ð
RCC_PLLSOURCE_HSI
)

3086 
¶lvco
 = (
ušt32_t
è((((
ušt64_t
è
HSE_VALUE
 * ((ušt64_tè((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
è>> 
RCC_PLLCFGR_PLLN_Pos
)))è/ (ušt64_t)
¶lm
);

3091 
¶lvco
 = (
ušt32_t
è((((
ušt64_t
è
HSI_VALUE
 * ((ušt64_tè((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
è>> 
RCC_PLLCFGR_PLLN_Pos
)))è/ (ušt64_t)
¶lm
);

3093 
¶Í
 = ((((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLP
è>> 
RCC_PLLCFGR_PLLP_Pos
) + 1U) *2U);

3095 
sysþockäeq
 = 
¶lvco
/
¶Í
;

3098 
RCC_CFGR_SWS_PLLR
:

3102 
¶lm
 = 
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
;

3103 if(
	`__HAL_RCC_GET_PLL_OSCSOURCE
(è!ð
RCC_PLLSOURCE_HSI
)

3106 
¶lvco
 = (
ušt32_t
è((((
ušt64_t
è
HSE_VALUE
 * ((ušt64_tè((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
è>> 
RCC_PLLCFGR_PLLN_Pos
)))è/ (ušt64_t)
¶lm
);

3111 
¶lvco
 = (
ušt32_t
è((((
ušt64_t
è
HSI_VALUE
 * ((ušt64_tè((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
è>> 
RCC_PLLCFGR_PLLN_Pos
)))è/ (ušt64_t)
¶lm
);

3113 
¶Ì
 = ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLR
è>> 
RCC_PLLCFGR_PLLR_Pos
);

3115 
sysþockäeq
 = 
¶lvco
/
¶Ì
;

3120 
sysþockäeq
 = 
HSI_VALUE
;

3124  
sysþockäeq
;

3125 
	}
}

3149 
HAL_StusTy³Def
 
	$HAL_RCC_DeIn™
()

3151 
ušt32_t
 
tick¡¬t
;

3154 
tick¡¬t
 = 
	`HAL_G‘Tick
();

3157 
	`SET_BIT
(
RCC
->
CR
, 
RCC_CR_HSION
);

3160 
	`READ_BIT
(
RCC
->
CR
, 
RCC_CR_HSIRDY
è=ð
RESET
)

3162 ià((
	`HAL_G‘Tick
(è- 
tick¡¬t
è> 
HSI_TIMEOUT_VALUE
)

3164  
HAL_TIMEOUT
;

3169 
	`SET_BIT
(
RCC
->
CR
, 
RCC_CR_HSITRIM_4
);

3172 
tick¡¬t
 = 
	`HAL_G‘Tick
();

3175 
	`CLEAR_REG
(
RCC
->
CFGR
);

3178 
	`READ_BIT
(
RCC
->
CFGR
, 
RCC_CFGR_SWS
è!ð
RESET
)

3180 ià((
	`HAL_G‘Tick
(è- 
tick¡¬t
è> 
CLOCKSWITCH_TIMEOUT_VALUE
)

3182  
HAL_TIMEOUT
;

3187 
tick¡¬t
 = 
	`HAL_G‘Tick
();

3190 
	`CLEAR_BIT
(
RCC
->
CR
, 
RCC_CR_HSEON
 | 
RCC_CR_HSEBYP
 | 
RCC_CR_CSSON
);

3193 
	`READ_BIT
(
RCC
->
CR
, 
RCC_CR_HSERDY
è!ð
RESET
)

3195 ià((
	`HAL_G‘Tick
(è- 
tick¡¬t
è> 
HSE_TIMEOUT_VALUE
)

3197  
HAL_TIMEOUT
;

3202 
tick¡¬t
 = 
	`HAL_G‘Tick
();

3205 
	`CLEAR_BIT
(
RCC
->
CR
, 
RCC_CR_PLLON
);

3208 
	`READ_BIT
(
RCC
->
CR
, 
RCC_CR_PLLRDY
è!ð
RESET
)

3210 ià((
	`HAL_G‘Tick
(è- 
tick¡¬t
è> 
PLL_TIMEOUT_VALUE
)

3212  
HAL_TIMEOUT
;

3216 #ià
	`defšed
(
RCC_PLLI2S_SUPPORT
)

3218 
tick¡¬t
 = 
	`HAL_G‘Tick
();

3221 
	`CLEAR_BIT
(
RCC
->
CR
, 
RCC_CR_PLLI2SON
);

3224 
	`READ_BIT
(
RCC
->
CR
, 
RCC_CR_PLLI2SRDY
è!ð
RESET
)

3226 ià((
	`HAL_G‘Tick
(è- 
tick¡¬t
è> 
PLLI2S_TIMEOUT_VALUE
)

3228  
HAL_TIMEOUT
;

3233 #ià
	`defšed
(
RCC_PLLSAI_SUPPORT
)

3235 
tick¡¬t
 = 
	`HAL_G‘Tick
();

3238 
	`CLEAR_BIT
(
RCC
->
CR
, 
RCC_CR_PLLSAION
);

3241 
	`READ_BIT
(
RCC
->
CR
, 
RCC_CR_PLLSAIRDY
è!ð
RESET
)

3243 ià((
	`HAL_G‘Tick
(è- 
tick¡¬t
è> 
PLLSAI_TIMEOUT_VALUE
)

3245  
HAL_TIMEOUT
;

3251 #ià
	`defšed
(
STM32F412Cx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F413xx
) || \

3252 
	`defšed
(
STM32F423xx
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

3253 
RCC
->
PLLCFGR
 = 
RCC_PLLCFGR_PLLM_4
 | 
RCC_PLLCFGR_PLLN_6
 | 
RCC_PLLCFGR_PLLN_7
 | 
RCC_PLLCFGR_PLLQ_2
 | 
RCC_PLLCFGR_PLLR_1
;

3254 #–ià
	`defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
)

3255 
RCC
->
PLLCFGR
 = 
RCC_PLLCFGR_PLLR_0
 | 
RCC_PLLCFGR_PLLR_1
 | 
RCC_PLLCFGR_PLLR_2
 | 
RCC_PLLCFGR_PLLM_4
 | 
RCC_PLLCFGR_PLLN_6
 | 
RCC_PLLCFGR_PLLN_7
 | 
RCC_PLLCFGR_PLLQ_0
 | 
RCC_PLLCFGR_PLLQ_1
 | 
RCC_PLLCFGR_PLLQ_2
 | 
RCC_PLLCFGR_PLLQ_3
;

3257 
RCC
->
PLLCFGR
 = 
RCC_PLLCFGR_PLLM_4
 | 
RCC_PLLCFGR_PLLN_6
 | 
RCC_PLLCFGR_PLLN_7
 | 
RCC_PLLCFGR_PLLQ_2
;

3261 #ià
	`defšed
(
STM32F412Cx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Vx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F413xx
) || \

3262 
	`defšed
(
STM32F423xx
è|| defšed(
STM32F446xx
)

3263 
RCC
->
PLLI2SCFGR
 = 
RCC_PLLI2SCFGR_PLLI2SM_4
 | 
RCC_PLLI2SCFGR_PLLI2SN_6
 | 
RCC_PLLI2SCFGR_PLLI2SN_7
 | 
RCC_PLLI2SCFGR_PLLI2SQ_2
 | 
RCC_PLLI2SCFGR_PLLI2SR_1
;

3264 #–ià
	`defšed
(
STM32F401xC
è|| defšed(
STM32F401xE
è|| defšed(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
)

3265 
RCC
->
PLLI2SCFGR
 = 
RCC_PLLI2SCFGR_PLLI2SN_6
 | 
RCC_PLLI2SCFGR_PLLI2SN_7
 | 
RCC_PLLI2SCFGR_PLLI2SR_1
;

3266 #–ià
	`defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

3267 
RCC
->
PLLI2SCFGR
 = 
RCC_PLLI2SCFGR_PLLI2SN_6
 | 
RCC_PLLI2SCFGR_PLLI2SN_7
 | 
RCC_PLLI2SCFGR_PLLI2SQ_2
 | 
RCC_PLLI2SCFGR_PLLI2SR_1
;

3268 #–ià
	`defšed
(
STM32F411xE
)

3269 
RCC
->
PLLI2SCFGR
 = 
RCC_PLLI2SCFGR_PLLI2SM_4
 | 
RCC_PLLI2SCFGR_PLLI2SN_6
 | 
RCC_PLLI2SCFGR_PLLI2SN_7
 | 
RCC_PLLI2SCFGR_PLLI2SR_1
;

3273 #ià
	`defšed
(
STM32F427xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

3274 
RCC
->
PLLSAICFGR
 = 
RCC_PLLSAICFGR_PLLSAIN_6
 | 
RCC_PLLSAICFGR_PLLSAIN_7
 | 
RCC_PLLSAICFGR_PLLSAIQ_2
 | 
RCC_PLLSAICFGR_PLLSAIR_1
;

3275 #–ià
	`defšed
(
STM32F446xx
)

3276 
RCC
->
PLLSAICFGR
 = 
RCC_PLLSAICFGR_PLLSAIM_4
 | 
RCC_PLLSAICFGR_PLLSAIN_6
 | 
RCC_PLLSAICFGR_PLLSAIN_7
 | 
RCC_PLLSAICFGR_PLLSAIQ_2
;

3280 
	`CLEAR_BIT
(
RCC
->
CIR
, 
RCC_CIR_LSIRDYIE
 | 
RCC_CIR_LSERDYIE
 | 
RCC_CIR_HSIRDYIE
 | 
RCC_CIR_HSERDYIE
 | 
RCC_CIR_PLLRDYIE
);

3282 #ià
	`defšed
(
RCC_CIR_PLLI2SRDYIE
)

3283 
	`CLEAR_BIT
(
RCC
->
CIR
, 
RCC_CIR_PLLI2SRDYIE
);

3286 #ià
	`defšed
(
RCC_CIR_PLLSAIRDYIE
)

3287 
	`CLEAR_BIT
(
RCC
->
CIR
, 
RCC_CIR_PLLSAIRDYIE
);

3291 
	`SET_BIT
(
RCC
->
CIR
, 
RCC_CIR_LSIRDYC
 | 
RCC_CIR_LSERDYC
 | 
RCC_CIR_HSIRDYC
 | 
RCC_CIR_HSERDYC
 | 
RCC_CIR_PLLRDYC
 | 
RCC_CIR_CSSC
);

3293 #ià
	`defšed
(
RCC_CIR_PLLI2SRDYC
)

3294 
	`SET_BIT
(
RCC
->
CIR
, 
RCC_CIR_PLLI2SRDYC
);

3297 #ià
	`defšed
(
RCC_CIR_PLLSAIRDYC
)

3298 
	`SET_BIT
(
RCC
->
CIR
, 
RCC_CIR_PLLSAIRDYC
);

3302 
	`CLEAR_BIT
(
RCC
->
CSR
, 
RCC_CSR_LSION
);

3305 
	`SET_BIT
(
RCC
->
CSR
, 
RCC_CSR_RMVF
);

3308 
Sy¡emCÜeClock
 = 
HSI_VALUE
;

3311 if(
	`HAL_In™Tick
(
TICK_INT_PRIORITY
è!ð
HAL_OK
)

3313  
HAL_ERROR
;

3317  
HAL_OK
;

3319 
	}
}

3321 #ià
defšed
(
STM32F410Tx
è|| defšed(
STM32F410Cx
è|| defšed(
STM32F410Rx
è|| defšed(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
è|| defšed(
STM32F412Zx
) ||\

3322 
defšed
(
STM32F412Vx
è|| defšed(
STM32F412Rx
è|| defšed(
STM32F412Cx
è|| defšed(
STM32F413xx
è|| 
	$defšed
(
STM32F423xx
)

3339 
HAL_StusTy³Def
 
	$HAL_RCC_OscCÚfig
(
RCC_OscIn™Ty³Def
 *
RCC_OscIn™SŒuù
)

3341 
ušt32_t
 
tick¡¬t
 = 0U;

3344 
	`as£¹_·¿m
(
	`IS_RCC_OSCILLATORTYPE
(
RCC_OscIn™SŒuù
->
OscžÏtÜTy³
));

3346 if(((
RCC_OscIn™SŒuù
->
OscžÏtÜTy³
è& 
RCC_OSCILLATORTYPE_HSE
) == RCC_OSCILLATORTYPE_HSE)

3349 
	`as£¹_·¿m
(
	`IS_RCC_HSE
(
RCC_OscIn™SŒuù
->
HSES‹
));

3351 #ià
	`defšed
(
STM32F446xx
)

3352 if((
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è=ð
RCC_CFGR_SWS_HSE
) ||\

3353 ((
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è=ð
RCC_CFGR_SWS_PLL
è&& ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLCFGR_PLLSRC_HSE
)) ||\

3354 ((
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è=ð
RCC_CFGR_SWS_PLLR
è&& ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLCFGR_PLLSRC_HSE
)))

3356 if((
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è=ð
RCC_CFGR_SWS_HSE
) ||\

3357 ((
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è=ð
RCC_CFGR_SWS_PLL
è&& ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLCFGR_PLLSRC_HSE
)))

3360 if((
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSERDY
è!ð
RESET
è&& (
RCC_OscIn™SŒuù
->
HSES‹
 =ð
RCC_HSE_OFF
))

3362  
HAL_ERROR
;

3368 
	`__HAL_RCC_HSE_CONFIG
(
RCC_OscIn™SŒuù
->
HSES‹
);

3371 if((
RCC_OscIn™SŒuù
->
HSES‹
è!ð
RCC_HSE_OFF
)

3374 
tick¡¬t
 = 
	`HAL_G‘Tick
();

3377 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSERDY
è=ð
RESET
)

3379 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
HSE_TIMEOUT_VALUE
)

3381  
HAL_TIMEOUT
;

3388 
tick¡¬t
 = 
	`HAL_G‘Tick
();

3391 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSERDY
è!ð
RESET
)

3393 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
HSE_TIMEOUT_VALUE
)

3395  
HAL_TIMEOUT
;

3402 if(((
RCC_OscIn™SŒuù
->
OscžÏtÜTy³
è& 
RCC_OSCILLATORTYPE_HSI
) == RCC_OSCILLATORTYPE_HSI)

3405 
	`as£¹_·¿m
(
	`IS_RCC_HSI
(
RCC_OscIn™SŒuù
->
HSIS‹
));

3406 
	`as£¹_·¿m
(
	`IS_RCC_CALIBRATION_VALUE
(
RCC_OscIn™SŒuù
->
HSIC®ib¿tiÚV®ue
));

3409 #ià
	`defšed
(
STM32F446xx
)

3410 if((
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è=ð
RCC_CFGR_SWS_HSI
) ||\

3411 ((
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è=ð
RCC_CFGR_SWS_PLL
è&& ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLCFGR_PLLSRC_HSI
)) ||\

3412 ((
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è=ð
RCC_CFGR_SWS_PLLR
è&& ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLCFGR_PLLSRC_HSI
)))

3414 if((
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è=ð
RCC_CFGR_SWS_HSI
) ||\

3415 ((
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è=ð
RCC_CFGR_SWS_PLL
è&& ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
è=ð
RCC_PLLCFGR_PLLSRC_HSI
)))

3419 if((
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSIRDY
è!ð
RESET
è&& (
RCC_OscIn™SŒuù
->
HSIS‹
 !ð
RCC_HSI_ON
))

3421  
HAL_ERROR
;

3427 
	`__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST
(
RCC_OscIn™SŒuù
->
HSIC®ib¿tiÚV®ue
);

3433 if((
RCC_OscIn™SŒuù
->
HSIS‹
)!ð
RCC_HSI_OFF
)

3436 
	`__HAL_RCC_HSI_ENABLE
();

3439 
tick¡¬t
 = 
	`HAL_G‘Tick
();

3442 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSIRDY
è=ð
RESET
)

3444 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
HSI_TIMEOUT_VALUE
)

3446  
HAL_TIMEOUT
;

3451 
	`__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST
(
RCC_OscIn™SŒuù
->
HSIC®ib¿tiÚV®ue
);

3456 
	`__HAL_RCC_HSI_DISABLE
();

3459 
tick¡¬t
 = 
	`HAL_G‘Tick
();

3462 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSIRDY
è!ð
RESET
)

3464 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
HSI_TIMEOUT_VALUE
)

3466  
HAL_TIMEOUT
;

3473 if(((
RCC_OscIn™SŒuù
->
OscžÏtÜTy³
è& 
RCC_OSCILLATORTYPE_LSI
) == RCC_OSCILLATORTYPE_LSI)

3476 
	`as£¹_·¿m
(
	`IS_RCC_LSI
(
RCC_OscIn™SŒuù
->
LSIS‹
));

3479 if((
RCC_OscIn™SŒuù
->
LSIS‹
)!ð
RCC_LSI_OFF
)

3482 
	`__HAL_RCC_LSI_ENABLE
();

3485 
tick¡¬t
 = 
	`HAL_G‘Tick
();

3488 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_LSIRDY
è=ð
RESET
)

3490 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
LSI_TIMEOUT_VALUE
)

3492  
HAL_TIMEOUT
;

3499 
	`__HAL_RCC_LSI_DISABLE
();

3502 
tick¡¬t
 = 
	`HAL_G‘Tick
();

3505 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_LSIRDY
è!ð
RESET
)

3507 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
LSI_TIMEOUT_VALUE
)

3509  
HAL_TIMEOUT
;

3515 if(((
RCC_OscIn™SŒuù
->
OscžÏtÜTy³
è& 
RCC_OSCILLATORTYPE_LSE
) == RCC_OSCILLATORTYPE_LSE)

3517 
FÏgStus
 
pwrþkchªged
 = 
RESET
;

3520 
	`as£¹_·¿m
(
	`IS_RCC_LSE
(
RCC_OscIn™SŒuù
->
LSES‹
));

3524 if(
	`__HAL_RCC_PWR_IS_CLK_DISABLED
())

3526 
	`__HAL_RCC_PWR_CLK_ENABLE
();

3527 
pwrþkchªged
 = 
SET
;

3530 if(
	`HAL_IS_BIT_CLR
(
PWR
->
CR
, 
PWR_CR_DBP
))

3533 
	`SET_BIT
(
PWR
->
CR
, 
PWR_CR_DBP
);

3536 
tick¡¬t
 = 
	`HAL_G‘Tick
();

3538 
	`HAL_IS_BIT_CLR
(
PWR
->
CR
, 
PWR_CR_DBP
))

3540 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
è> 
RCC_DBP_TIMEOUT_VALUE
)

3542  
HAL_TIMEOUT
;

3548 
	`__HAL_RCC_LSE_CONFIG
(
RCC_OscIn™SŒuù
->
LSES‹
);

3550 if((
RCC_OscIn™SŒuù
->
LSES‹
è!ð
RCC_LSE_OFF
)

3553 
tick¡¬t
 = 
	`HAL_G‘Tick
();

3556 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_LSERDY
è=ð
RESET
)

3558 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RCC_LSE_TIMEOUT_VALUE
)

3560  
HAL_TIMEOUT
;

3567 
tick¡¬t
 = 
	`HAL_G‘Tick
();

3570 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_LSERDY
è!ð
RESET
)

3572 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RCC_LSE_TIMEOUT_VALUE
)

3574  
HAL_TIMEOUT
;

3580 if(
pwrþkchªged
 =ð
SET
)

3582 
	`__HAL_RCC_PWR_CLK_DISABLE
();

3587 
	`as£¹_·¿m
(
	`IS_RCC_PLL
(
RCC_OscIn™SŒuù
->
PLL
.
PLLS‹
));

3588 ià((
RCC_OscIn™SŒuù
->
PLL
.
PLLS‹
è!ð
RCC_PLL_NONE
)

3591 if(
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è!ð
RCC_CFGR_SWS_PLL
)

3593 if((
RCC_OscIn™SŒuù
->
PLL
.
PLLS‹
è=ð
RCC_PLL_ON
)

3596 
	`as£¹_·¿m
(
	`IS_RCC_PLLSOURCE
(
RCC_OscIn™SŒuù
->
PLL
.
PLLSourû
));

3597 
	`as£¹_·¿m
(
	`IS_RCC_PLLM_VALUE
(
RCC_OscIn™SŒuù
->
PLL
.
PLLM
));

3598 
	`as£¹_·¿m
(
	`IS_RCC_PLLN_VALUE
(
RCC_OscIn™SŒuù
->
PLL
.
PLLN
));

3599 
	`as£¹_·¿m
(
	`IS_RCC_PLLP_VALUE
(
RCC_OscIn™SŒuù
->
PLL
.
PLLP
));

3600 
	`as£¹_·¿m
(
	`IS_RCC_PLLQ_VALUE
(
RCC_OscIn™SŒuù
->
PLL
.
PLLQ
));

3601 
	`as£¹_·¿m
(
	`IS_RCC_PLLR_VALUE
(
RCC_OscIn™SŒuù
->
PLL
.
PLLR
));

3604 
	`__HAL_RCC_PLL_DISABLE
();

3607 
tick¡¬t
 = 
	`HAL_G‘Tick
();

3610 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLRDY
è!ð
RESET
)

3612 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLL_TIMEOUT_VALUE
)

3614  
HAL_TIMEOUT
;

3619 
	`__HAL_RCC_PLL_CONFIG
(
RCC_OscIn™SŒuù
->
PLL
.
PLLSourû
,

3620 
RCC_OscIn™SŒuù
->
PLL
.
PLLM
,

3621 
RCC_OscIn™SŒuù
->
PLL
.
PLLN
,

3622 
RCC_OscIn™SŒuù
->
PLL
.
PLLP
,

3623 
RCC_OscIn™SŒuù
->
PLL
.
PLLQ
,

3624 
RCC_OscIn™SŒuù
->
PLL
.
PLLR
);

3627 
	`__HAL_RCC_PLL_ENABLE
();

3630 
tick¡¬t
 = 
	`HAL_G‘Tick
();

3633 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLRDY
è=ð
RESET
)

3635 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLL_TIMEOUT_VALUE
)

3637  
HAL_TIMEOUT
;

3644 
	`__HAL_RCC_PLL_DISABLE
();

3647 
tick¡¬t
 = 
	`HAL_G‘Tick
();

3650 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLRDY
è!ð
RESET
)

3652 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLL_TIMEOUT_VALUE
)

3654  
HAL_TIMEOUT
;

3661  
HAL_ERROR
;

3664  
HAL_OK
;

3665 
	}
}

3676 
	$HAL_RCC_G‘OscCÚfig
(
RCC_OscIn™Ty³Def
 *
RCC_OscIn™SŒuù
)

3679 
RCC_OscIn™SŒuù
->
OscžÏtÜTy³
 = 
RCC_OSCILLATORTYPE_HSE
 | 
RCC_OSCILLATORTYPE_HSI
 | 
RCC_OSCILLATORTYPE_LSE
 | 
RCC_OSCILLATORTYPE_LSI
;

3682 if((
RCC
->
CR
 &
RCC_CR_HSEBYP
) == RCC_CR_HSEBYP)

3684 
RCC_OscIn™SŒuù
->
HSES‹
 = 
RCC_HSE_BYPASS
;

3686 if((
RCC
->
CR
 &
RCC_CR_HSEON
) == RCC_CR_HSEON)

3688 
RCC_OscIn™SŒuù
->
HSES‹
 = 
RCC_HSE_ON
;

3692 
RCC_OscIn™SŒuù
->
HSES‹
 = 
RCC_HSE_OFF
;

3696 if((
RCC
->
CR
 &
RCC_CR_HSION
) == RCC_CR_HSION)

3698 
RCC_OscIn™SŒuù
->
HSIS‹
 = 
RCC_HSI_ON
;

3702 
RCC_OscIn™SŒuù
->
HSIS‹
 = 
RCC_HSI_OFF
;

3705 
RCC_OscIn™SŒuù
->
HSIC®ib¿tiÚV®ue
 = (
ušt32_t
)((
RCC
->
CR
 &
RCC_CR_HSITRIM
è>> 
RCC_CR_HSITRIM_Pos
);

3708 if((
RCC
->
BDCR
 &
RCC_BDCR_LSEBYP
) == RCC_BDCR_LSEBYP)

3710 
RCC_OscIn™SŒuù
->
LSES‹
 = 
RCC_LSE_BYPASS
;

3712 if((
RCC
->
BDCR
 &
RCC_BDCR_LSEON
) == RCC_BDCR_LSEON)

3714 
RCC_OscIn™SŒuù
->
LSES‹
 = 
RCC_LSE_ON
;

3718 
RCC_OscIn™SŒuù
->
LSES‹
 = 
RCC_LSE_OFF
;

3722 if((
RCC
->
CSR
 &
RCC_CSR_LSION
) == RCC_CSR_LSION)

3724 
RCC_OscIn™SŒuù
->
LSIS‹
 = 
RCC_LSI_ON
;

3728 
RCC_OscIn™SŒuù
->
LSIS‹
 = 
RCC_LSI_OFF
;

3732 if((
RCC
->
CR
 &
RCC_CR_PLLON
) == RCC_CR_PLLON)

3734 
RCC_OscIn™SŒuù
->
PLL
.
PLLS‹
 = 
RCC_PLL_ON
;

3738 
RCC_OscIn™SŒuù
->
PLL
.
PLLS‹
 = 
RCC_PLL_OFF
;

3740 
RCC_OscIn™SŒuù
->
PLL
.
PLLSourû
 = (
ušt32_t
)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
);

3741 
RCC_OscIn™SŒuù
->
PLL
.
PLLM
 = (
ušt32_t
)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
);

3742 
RCC_OscIn™SŒuù
->
PLL
.
PLLN
 = (
ušt32_t
)((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
è>> 
RCC_PLLCFGR_PLLN_Pos
);

3743 
RCC_OscIn™SŒuù
->
PLL
.
PLLP
 = (
ušt32_t
)((((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLP
è+ 
RCC_PLLCFGR_PLLP_0
è<< 1Uè>> 
RCC_PLLCFGR_PLLP_Pos
);

3744 
RCC_OscIn™SŒuù
->
PLL
.
PLLQ
 = (
ušt32_t
)((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLQ
è>> 
RCC_PLLCFGR_PLLQ_Pos
);

3745 
RCC_OscIn™SŒuù
->
PLL
.
PLLR
 = (
ušt32_t
)((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLR
è>> 
RCC_PLLCFGR_PLLR_Pos
);

3746 
	}
}

	@Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rtc.c

137 
	~"¡m32f4xx_h®.h
"

148 #ifdeà
HAL_RTC_MODULE_ENABLED


201 
HAL_StusTy³Def
 
	$HAL_RTC_In™
(
RTC_HªdËTy³Def
 *
h¹c
)

204 if(
h¹c
 =ð
NULL
)

206  
HAL_ERROR
;

210 
	`as£¹_·¿m
(
	`IS_RTC_HOUR_FORMAT
(
h¹c
->
In™
.
HourFÜm©
));

211 
	`as£¹_·¿m
(
	`IS_RTC_ASYNCH_PREDIV
(
h¹c
->
In™
.
AsynchP»div
));

212 
	`as£¹_·¿m
(
	`IS_RTC_SYNCH_PREDIV
(
h¹c
->
In™
.
SynchP»div
));

213 
	`as£¹_·¿m
 (
	`IS_RTC_OUTPUT
(
h¹c
->
In™
.
OutPut
));

214 
	`as£¹_·¿m
 (
	`IS_RTC_OUTPUT_POL
(
h¹c
->
In™
.
OutPutPÞ¬™y
));

215 
	`as£¹_·¿m
(
	`IS_RTC_OUTPUT_TYPE
(
h¹c
->
In™
.
OutPutTy³
));

217 if(
h¹c
->
S‹
 =ð
HAL_RTC_STATE_RESET
)

220 
h¹c
->
Lock
 = 
HAL_UNLOCKED
;

222 
	`HAL_RTC_M¥In™
(
h¹c
);

226 
h¹c
->
S‹
 = 
HAL_RTC_STATE_BUSY
;

229 
	`__HAL_RTC_WRITEPROTECTION_DISABLE
(
h¹c
);

232 if(
	`RTC_EÁ”In™Mode
(
h¹c
è!ð
HAL_OK
)

235 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

238 
h¹c
->
S‹
 = 
HAL_RTC_STATE_ERROR
;

240  
HAL_ERROR
;

245 
h¹c
->
In¡ªû
->
CR
 &ð((
ušt32_t
)~(
RTC_CR_FMT
 | 
RTC_CR_OSEL
 | 
RTC_CR_POL
));

247 
h¹c
->
In¡ªû
->
CR
 |ð(
ušt32_t
)(h¹c->
In™
.
HourFÜm©
 | h¹c->In™.
OutPut
 | h¹c->In™.
OutPutPÞ¬™y
);

250 
h¹c
->
In¡ªû
->
PRER
 = (
ušt32_t
)(h¹c->
In™
.
SynchP»div
);

251 
h¹c
->
In¡ªû
->
PRER
 |ð(
ušt32_t
)(h¹c->
In™
.
AsynchP»div
 << 16U);

254 
h¹c
->
In¡ªû
->
ISR
 &ð(
ušt32_t
)~
RTC_ISR_INIT
;

257 if((
h¹c
->
In¡ªû
->
CR
 & 
RTC_CR_BYPSHAD
è=ð
RESET
)

259 if(
	`HAL_RTC_Wa™FÜSynchro
(
h¹c
è!ð
HAL_OK
)

262 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

264 
h¹c
->
S‹
 = 
HAL_RTC_STATE_ERROR
;

266  
HAL_ERROR
;

270 
h¹c
->
In¡ªû
->
TAFCR
 &ð(
ušt32_t
)~
RTC_TAFCR_ALARMOUTTYPE
;

271 
h¹c
->
In¡ªû
->
TAFCR
 |ð(
ušt32_t
)(h¹c->
In™
.
OutPutTy³
);

274 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

277 
h¹c
->
S‹
 = 
HAL_RTC_STATE_READY
;

279  
HAL_OK
;

281 
	}
}

290 
HAL_StusTy³Def
 
	$HAL_RTC_DeIn™
(
RTC_HªdËTy³Def
 *
h¹c
)

292 
ušt32_t
 
tick¡¬t
 = 0U;

295 
h¹c
->
S‹
 = 
HAL_RTC_STATE_BUSY
;

298 
	`__HAL_RTC_WRITEPROTECTION_DISABLE
(
h¹c
);

301 if(
	`RTC_EÁ”In™Mode
(
h¹c
è!ð
HAL_OK
)

304 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

307 
h¹c
->
S‹
 = 
HAL_RTC_STATE_ERROR
;

309  
HAL_ERROR
;

314 
h¹c
->
In¡ªû
->
TR
 = 0x00000000U;

315 
h¹c
->
In¡ªû
->
DR
 = 0x00002101U;

317 
h¹c
->
In¡ªû
->
CR
 &= 0x00000007U;

320 
tick¡¬t
 = 
	`HAL_G‘Tick
();

323 ((
h¹c
->
In¡ªû
->
ISR
è& 
RTC_ISR_WUTWF
è=ð(
ušt32_t
)
RESET
)

325 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RTC_TIMEOUT_VALUE
)

328 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

331 
h¹c
->
S‹
 = 
HAL_RTC_STATE_TIMEOUT
;

333  
HAL_TIMEOUT
;

338 
h¹c
->
In¡ªû
->
CR
 &= 0x00000000U;

339 
h¹c
->
In¡ªû
->
WUTR
 = 0x0000FFFFU;

340 
h¹c
->
In¡ªû
->
PRER
 = 0x007F00FFU;

341 
h¹c
->
In¡ªû
->
CALIBR
 = 0x00000000U;

342 
h¹c
->
In¡ªû
->
ALRMAR
 = 0x00000000U;

343 
h¹c
->
In¡ªû
->
ALRMBR
 = 0x00000000U;

344 
h¹c
->
In¡ªû
->
SHIFTR
 = 0x00000000U;

345 
h¹c
->
In¡ªû
->
CALR
 = 0x00000000U;

346 
h¹c
->
In¡ªû
->
ALRMASSR
 = 0x00000000U;

347 
h¹c
->
In¡ªû
->
ALRMBSSR
 = 0x00000000U;

350 
h¹c
->
In¡ªû
->
ISR
 = 0x00000000U;

353 
h¹c
->
In¡ªû
->
TAFCR
 = 0x00000000U;

356 if((
h¹c
->
In¡ªû
->
CR
 & 
RTC_CR_BYPSHAD
è=ð
RESET
)

358 if(
	`HAL_RTC_Wa™FÜSynchro
(
h¹c
è!ð
HAL_OK
)

361 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

363 
h¹c
->
S‹
 = 
HAL_RTC_STATE_ERROR
;

365  
HAL_ERROR
;

371 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

374 
	`HAL_RTC_M¥DeIn™
(
h¹c
);

376 
h¹c
->
S‹
 = 
HAL_RTC_STATE_RESET
;

379 
	`__HAL_UNLOCK
(
h¹c
);

381  
HAL_OK
;

382 
	}
}

390 
__w—k
 
	$HAL_RTC_M¥In™
(
RTC_HªdËTy³Def
* 
h¹c
)

393 
	`UNUSED
(
h¹c
);

397 
	}
}

405 
__w—k
 
	$HAL_RTC_M¥DeIn™
(
RTC_HªdËTy³Def
* 
h¹c
)

408 
	`UNUSED
(
h¹c
);

412 
	}
}

443 
HAL_StusTy³Def
 
	$HAL_RTC_S‘Time
(
RTC_HªdËTy³Def
 *
h¹c
, 
RTC_TimeTy³Def
 *
sTime
, 
ušt32_t
 
FÜm©
)

445 
ušt32_t
 
tm´eg
 = 0U;

448 
	`as£¹_·¿m
(
	`IS_RTC_FORMAT
(
FÜm©
));

449 
	`as£¹_·¿m
(
	`IS_RTC_DAYLIGHT_SAVING
(
sTime
->
DayLightSavšg
));

450 
	`as£¹_·¿m
(
	`IS_RTC_STORE_OPERATION
(
sTime
->
StÜeO³¿tiÚ
));

453 
	`__HAL_LOCK
(
h¹c
);

455 
h¹c
->
S‹
 = 
HAL_RTC_STATE_BUSY
;

457 if(
FÜm©
 =ð
RTC_FORMAT_BIN
)

459 if((
h¹c
->
In¡ªû
->
CR
 & 
RTC_CR_FMT
è!ð(
ušt32_t
)
RESET
)

461 
	`as£¹_·¿m
(
	`IS_RTC_HOUR12
(
sTime
->
Hours
));

462 
	`as£¹_·¿m
(
	`IS_RTC_HOURFORMAT12
(
sTime
->
TimeFÜm©
));

466 
sTime
->
TimeFÜm©
 = 0x00U;

467 
	`as£¹_·¿m
(
	`IS_RTC_HOUR24
(
sTime
->
Hours
));

469 
	`as£¹_·¿m
(
	`IS_RTC_MINUTES
(
sTime
->
Mšu‹s
));

470 
	`as£¹_·¿m
(
	`IS_RTC_SECONDS
(
sTime
->
SecÚds
));

472 
tm´eg
 = (
ušt32_t
)(((ušt32_t)
	`RTC_By‹ToBcd2
(
sTime
->
Hours
) << 16U) | \

473 ((
ušt32_t
)
	`RTC_By‹ToBcd2
(
sTime
->
Mšu‹s
) << 8U) | \

474 ((
ušt32_t
)
	`RTC_By‹ToBcd2
(
sTime
->
SecÚds
)) | \

475 (((
ušt32_t
)
sTime
->
TimeFÜm©
) << 16U));

479 if((
h¹c
->
In¡ªû
->
CR
 & 
RTC_CR_FMT
è!ð(
ušt32_t
)
RESET
)

481 
tm´eg
 = 
	`RTC_Bcd2ToBy‹
(
sTime
->
Hours
);

482 
	`as£¹_·¿m
(
	`IS_RTC_HOUR12
(
tm´eg
));

483 
	`as£¹_·¿m
(
	`IS_RTC_HOURFORMAT12
(
sTime
->
TimeFÜm©
));

487 
sTime
->
TimeFÜm©
 = 0x00U;

488 
	`as£¹_·¿m
(
	`IS_RTC_HOUR24
(
	`RTC_Bcd2ToBy‹
(
sTime
->
Hours
)));

490 
	`as£¹_·¿m
(
	`IS_RTC_MINUTES
(
	`RTC_Bcd2ToBy‹
(
sTime
->
Mšu‹s
)));

491 
	`as£¹_·¿m
(
	`IS_RTC_SECONDS
(
	`RTC_Bcd2ToBy‹
(
sTime
->
SecÚds
)));

492 
tm´eg
 = (((
ušt32_t
)(
sTime
->
Hours
) << 16U) | \

493 ((
ušt32_t
)(
sTime
->
Mšu‹s
) << 8U) | \

494 ((
ušt32_t
)
sTime
->
SecÚds
) | \

495 ((
ušt32_t
)(
sTime
->
TimeFÜm©
) << 16U));

499 
	`__HAL_RTC_WRITEPROTECTION_DISABLE
(
h¹c
);

502 if(
	`RTC_EÁ”In™Mode
(
h¹c
è!ð
HAL_OK
)

505 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

508 
h¹c
->
S‹
 = 
HAL_RTC_STATE_ERROR
;

511 
	`__HAL_UNLOCK
(
h¹c
);

513  
HAL_ERROR
;

518 
h¹c
->
In¡ªû
->
TR
 = (
ušt32_t
)(
tm´eg
 & 
RTC_TR_RESERVED_MASK
);

521 
h¹c
->
In¡ªû
->
CR
 &ð(
ušt32_t
)~
RTC_CR_BCK
;

524 
h¹c
->
In¡ªû
->
CR
 |ð(
ušt32_t
)(
sTime
->
DayLightSavšg
 | sTime->
StÜeO³¿tiÚ
);

527 
h¹c
->
In¡ªû
->
ISR
 &ð(
ušt32_t
)~
RTC_ISR_INIT
;

530 if((
h¹c
->
In¡ªû
->
CR
 & 
RTC_CR_BYPSHAD
è=ð
RESET
)

532 if(
	`HAL_RTC_Wa™FÜSynchro
(
h¹c
è!ð
HAL_OK
)

535 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

537 
h¹c
->
S‹
 = 
HAL_RTC_STATE_ERROR
;

540 
	`__HAL_UNLOCK
(
h¹c
);

542  
HAL_ERROR
;

547 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

549 
h¹c
->
S‹
 = 
HAL_RTC_STATE_READY
;

551 
	`__HAL_UNLOCK
(
h¹c
);

553  
HAL_OK
;

555 
	}
}

575 
HAL_StusTy³Def
 
	$HAL_RTC_G‘Time
(
RTC_HªdËTy³Def
 *
h¹c
, 
RTC_TimeTy³Def
 *
sTime
, 
ušt32_t
 
FÜm©
)

577 
ušt32_t
 
tm´eg
 = 0U;

580 
	`as£¹_·¿m
(
	`IS_RTC_FORMAT
(
FÜm©
));

583 
sTime
->
SubSecÚds
 = (
ušt32_t
)(
h¹c
->
In¡ªû
->
SSR
);

586 
sTime
->
SecÚdF¿ùiÚ
 = (
ušt32_t
)(
h¹c
->
In¡ªû
->
PRER
 & 
RTC_PRER_PREDIV_S
);

589 
tm´eg
 = (
ušt32_t
)(
h¹c
->
In¡ªû
->
TR
 & 
RTC_TR_RESERVED_MASK
);

592 
sTime
->
Hours
 = (
ušt8_t
)((
tm´eg
 & (
RTC_TR_HT
 | 
RTC_TR_HU
)) >> 16U);

593 
sTime
->
Mšu‹s
 = (
ušt8_t
)((
tm´eg
 & (
RTC_TR_MNT
 | 
RTC_TR_MNU
)) >> 8U);

594 
sTime
->
SecÚds
 = (
ušt8_t
)(
tm´eg
 & (
RTC_TR_ST
 | 
RTC_TR_SU
));

595 
sTime
->
TimeFÜm©
 = (
ušt8_t
)((
tm´eg
 & (
RTC_TR_PM
)) >> 16U);

598 if(
FÜm©
 =ð
RTC_FORMAT_BIN
)

601 
sTime
->
Hours
 = (
ušt8_t
)
	`RTC_Bcd2ToBy‹
(sTime->Hours);

602 
sTime
->
Mšu‹s
 = (
ušt8_t
)
	`RTC_Bcd2ToBy‹
(sTime->Minutes);

603 
sTime
->
SecÚds
 = (
ušt8_t
)
	`RTC_Bcd2ToBy‹
(sTime->Seconds);

606  
HAL_OK
;

607 
	}
}

620 
HAL_StusTy³Def
 
	$HAL_RTC_S‘D©e
(
RTC_HªdËTy³Def
 *
h¹c
, 
RTC_D©eTy³Def
 *
sD©e
, 
ušt32_t
 
FÜm©
)

622 
ušt32_t
 
d©‘m´eg
 = 0U;

625 
	`as£¹_·¿m
(
	`IS_RTC_FORMAT
(
FÜm©
));

628 
	`__HAL_LOCK
(
h¹c
);

630 
h¹c
->
S‹
 = 
HAL_RTC_STATE_BUSY
;

632 if((
FÜm©
 =ð
RTC_FORMAT_BIN
è&& ((
sD©e
->
MÚth
 & 0x10U) == 0x10U))

634 
sD©e
->
MÚth
 = (
ušt8_t
)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);

637 
	`as£¹_·¿m
(
	`IS_RTC_WEEKDAY
(
sD©e
->
W“kDay
));

639 if(
FÜm©
 =ð
RTC_FORMAT_BIN
)

641 
	`as£¹_·¿m
(
	`IS_RTC_YEAR
(
sD©e
->
Y—r
));

642 
	`as£¹_·¿m
(
	`IS_RTC_MONTH
(
sD©e
->
MÚth
));

643 
	`as£¹_·¿m
(
	`IS_RTC_DATE
(
sD©e
->
D©e
));

645 
d©‘m´eg
 = (((
ušt32_t
)
	`RTC_By‹ToBcd2
(
sD©e
->
Y—r
) << 16U) | \

646 ((
ušt32_t
)
	`RTC_By‹ToBcd2
(
sD©e
->
MÚth
) << 8U) | \

647 ((
ušt32_t
)
	`RTC_By‹ToBcd2
(
sD©e
->
D©e
)) | \

648 ((
ušt32_t
)
sD©e
->
W“kDay
 << 13U));

652 
	`as£¹_·¿m
(
	`IS_RTC_YEAR
(
	`RTC_Bcd2ToBy‹
(
sD©e
->
Y—r
)));

653 
	`as£¹_·¿m
(
	`IS_RTC_MONTH
(
d©‘m´eg
));

654 
	`as£¹_·¿m
(
	`IS_RTC_DATE
(
d©‘m´eg
));

656 
d©‘m´eg
 = ((((
ušt32_t
)
sD©e
->
Y—r
) << 16U) | \

657 (((
ušt32_t
)
sD©e
->
MÚth
) << 8U) | \

658 ((
ušt32_t
)
sD©e
->
D©e
) | \

659 (((
ušt32_t
)
sD©e
->
W“kDay
) << 13U));

663 
	`__HAL_RTC_WRITEPROTECTION_DISABLE
(
h¹c
);

666 if(
	`RTC_EÁ”In™Mode
(
h¹c
è!ð
HAL_OK
)

669 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

672 
h¹c
->
S‹
 = 
HAL_RTC_STATE_ERROR
;

675 
	`__HAL_UNLOCK
(
h¹c
);

677  
HAL_ERROR
;

682 
h¹c
->
In¡ªû
->
DR
 = (
ušt32_t
)(
d©‘m´eg
 & 
RTC_DR_RESERVED_MASK
);

685 
h¹c
->
In¡ªû
->
ISR
 &ð(
ušt32_t
)~
RTC_ISR_INIT
;

688 if((
h¹c
->
In¡ªû
->
CR
 & 
RTC_CR_BYPSHAD
è=ð
RESET
)

690 if(
	`HAL_RTC_Wa™FÜSynchro
(
h¹c
è!ð
HAL_OK
)

693 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

695 
h¹c
->
S‹
 = 
HAL_RTC_STATE_ERROR
;

698 
	`__HAL_UNLOCK
(
h¹c
);

700  
HAL_ERROR
;

705 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

707 
h¹c
->
S‹
 = 
HAL_RTC_STATE_READY
 ;

710 
	`__HAL_UNLOCK
(
h¹c
);

712  
HAL_OK
;

714 
	}
}

730 
HAL_StusTy³Def
 
	$HAL_RTC_G‘D©e
(
RTC_HªdËTy³Def
 *
h¹c
, 
RTC_D©eTy³Def
 *
sD©e
, 
ušt32_t
 
FÜm©
)

732 
ušt32_t
 
d©‘m´eg
 = 0U;

735 
	`as£¹_·¿m
(
	`IS_RTC_FORMAT
(
FÜm©
));

738 
d©‘m´eg
 = (
ušt32_t
)(
h¹c
->
In¡ªû
->
DR
 & 
RTC_DR_RESERVED_MASK
);

741 
sD©e
->
Y—r
 = (
ušt8_t
)((
d©‘m´eg
 & (
RTC_DR_YT
 | 
RTC_DR_YU
)) >> 16U);

742 
sD©e
->
MÚth
 = (
ušt8_t
)((
d©‘m´eg
 & (
RTC_DR_MT
 | 
RTC_DR_MU
)) >> 8U);

743 
sD©e
->
D©e
 = (
ušt8_t
)(
d©‘m´eg
 & (
RTC_DR_DT
 | 
RTC_DR_DU
));

744 
sD©e
->
W“kDay
 = (
ušt8_t
)((
d©‘m´eg
 & (
RTC_DR_WDU
)) >> 13U);

747 if(
FÜm©
 =ð
RTC_FORMAT_BIN
)

750 
sD©e
->
Y—r
 = (
ušt8_t
)
	`RTC_Bcd2ToBy‹
(sDate->Year);

751 
sD©e
->
MÚth
 = (
ušt8_t
)
	`RTC_Bcd2ToBy‹
(sDate->Month);

752 
sD©e
->
D©e
 = (
ušt8_t
)
	`RTC_Bcd2ToBy‹
(sDate->Date);

754  
HAL_OK
;

755 
	}
}

785 
HAL_StusTy³Def
 
	$HAL_RTC_S‘AÏrm
(
RTC_HªdËTy³Def
 *
h¹c
, 
RTC_AÏrmTy³Def
 *
sAÏrm
, 
ušt32_t
 
FÜm©
)

787 
ušt32_t
 
tick¡¬t
 = 0U;

788 
ušt32_t
 
tm´eg
 = 0U, 
sub£cÚdtm´eg
 = 0U;

791 
	`as£¹_·¿m
(
	`IS_RTC_FORMAT
(
FÜm©
));

792 
	`as£¹_·¿m
(
	`IS_RTC_ALARM
(
sAÏrm
->
AÏrm
));

793 
	`as£¹_·¿m
(
	`IS_RTC_ALARM_MASK
(
sAÏrm
->
AÏrmMask
));

794 
	`as£¹_·¿m
(
	`IS_RTC_ALARM_DATE_WEEKDAY_SEL
(
sAÏrm
->
AÏrmD©eW“kDayS–
));

795 
	`as£¹_·¿m
(
	`IS_RTC_ALARM_SUB_SECOND_VALUE
(
sAÏrm
->
AÏrmTime
.
SubSecÚds
));

796 
	`as£¹_·¿m
(
	`IS_RTC_ALARM_SUB_SECOND_MASK
(
sAÏrm
->
AÏrmSubSecÚdMask
));

799 
	`__HAL_LOCK
(
h¹c
);

801 
h¹c
->
S‹
 = 
HAL_RTC_STATE_BUSY
;

803 if(
FÜm©
 =ð
RTC_FORMAT_BIN
)

805 if((
h¹c
->
In¡ªû
->
CR
 & 
RTC_CR_FMT
è!ð(
ušt32_t
)
RESET
)

807 
	`as£¹_·¿m
(
	`IS_RTC_HOUR12
(
sAÏrm
->
AÏrmTime
.
Hours
));

808 
	`as£¹_·¿m
(
	`IS_RTC_HOURFORMAT12
(
sAÏrm
->
AÏrmTime
.
TimeFÜm©
));

812 
sAÏrm
->
AÏrmTime
.
TimeFÜm©
 = 0x00U;

813 
	`as£¹_·¿m
(
	`IS_RTC_HOUR24
(
sAÏrm
->
AÏrmTime
.
Hours
));

815 
	`as£¹_·¿m
(
	`IS_RTC_MINUTES
(
sAÏrm
->
AÏrmTime
.
Mšu‹s
));

816 
	`as£¹_·¿m
(
	`IS_RTC_SECONDS
(
sAÏrm
->
AÏrmTime
.
SecÚds
));

818 if(
sAÏrm
->
AÏrmD©eW“kDayS–
 =ð
RTC_ALARMDATEWEEKDAYSEL_DATE
)

820 
	`as£¹_·¿m
(
	`IS_RTC_ALARM_DATE_WEEKDAY_DATE
(
sAÏrm
->
AÏrmD©eW“kDay
));

824 
	`as£¹_·¿m
(
	`IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY
(
sAÏrm
->
AÏrmD©eW“kDay
));

827 
tm´eg
 = (((
ušt32_t
)
	`RTC_By‹ToBcd2
(
sAÏrm
->
AÏrmTime
.
Hours
) << 16U) | \

828 ((
ušt32_t
)
	`RTC_By‹ToBcd2
(
sAÏrm
->
AÏrmTime
.
Mšu‹s
) << 8U) | \

829 ((
ušt32_t
)
	`RTC_By‹ToBcd2
(
sAÏrm
->
AÏrmTime
.
SecÚds
)) | \

830 ((
ušt32_t
)(
sAÏrm
->
AÏrmTime
.
TimeFÜm©
) << 16U) | \

831 ((
ušt32_t
)
	`RTC_By‹ToBcd2
(
sAÏrm
->
AÏrmD©eW“kDay
) << 24U) | \

832 ((
ušt32_t
)
sAÏrm
->
AÏrmD©eW“kDayS–
) | \

833 ((
ušt32_t
)
sAÏrm
->
AÏrmMask
));

837 if((
h¹c
->
In¡ªû
->
CR
 & 
RTC_CR_FMT
è!ð(
ušt32_t
)
RESET
)

839 
tm´eg
 = 
	`RTC_Bcd2ToBy‹
(
sAÏrm
->
AÏrmTime
.
Hours
);

840 
	`as£¹_·¿m
(
	`IS_RTC_HOUR12
(
tm´eg
));

841 
	`as£¹_·¿m
(
	`IS_RTC_HOURFORMAT12
(
sAÏrm
->
AÏrmTime
.
TimeFÜm©
));

845 
sAÏrm
->
AÏrmTime
.
TimeFÜm©
 = 0x00U;

846 
	`as£¹_·¿m
(
	`IS_RTC_HOUR24
(
	`RTC_Bcd2ToBy‹
(
sAÏrm
->
AÏrmTime
.
Hours
)));

849 
	`as£¹_·¿m
(
	`IS_RTC_MINUTES
(
	`RTC_Bcd2ToBy‹
(
sAÏrm
->
AÏrmTime
.
Mšu‹s
)));

850 
	`as£¹_·¿m
(
	`IS_RTC_SECONDS
(
	`RTC_Bcd2ToBy‹
(
sAÏrm
->
AÏrmTime
.
SecÚds
)));

852 if(
sAÏrm
->
AÏrmD©eW“kDayS–
 =ð
RTC_ALARMDATEWEEKDAYSEL_DATE
)

854 
tm´eg
 = 
	`RTC_Bcd2ToBy‹
(
sAÏrm
->
AÏrmD©eW“kDay
);

855 
	`as£¹_·¿m
(
	`IS_RTC_ALARM_DATE_WEEKDAY_DATE
(
tm´eg
));

859 
tm´eg
 = 
	`RTC_Bcd2ToBy‹
(
sAÏrm
->
AÏrmD©eW“kDay
);

860 
	`as£¹_·¿m
(
	`IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY
(
tm´eg
));

863 
tm´eg
 = (((
ušt32_t
)(
sAÏrm
->
AÏrmTime
.
Hours
) << 16U) | \

864 ((
ušt32_t
)(
sAÏrm
->
AÏrmTime
.
Mšu‹s
) << 8U) | \

865 ((
ušt32_t
è
sAÏrm
->
AÏrmTime
.
SecÚds
) | \

866 ((
ušt32_t
)(
sAÏrm
->
AÏrmTime
.
TimeFÜm©
) << 16U) | \

867 ((
ušt32_t
)(
sAÏrm
->
AÏrmD©eW“kDay
) << 24U) | \

868 ((
ušt32_t
)
sAÏrm
->
AÏrmD©eW“kDayS–
) | \

869 ((
ušt32_t
)
sAÏrm
->
AÏrmMask
));

873 
sub£cÚdtm´eg
 = (
ušt32_t
)((ušt32_t)(
sAÏrm
->
AÏrmTime
.
SubSecÚds
è| (ušt32_t)(sAÏrm->
AÏrmSubSecÚdMask
));

876 
	`__HAL_RTC_WRITEPROTECTION_DISABLE
(
h¹c
);

879 if(
sAÏrm
->
AÏrm
 =ð
RTC_ALARM_A
)

882 
	`__HAL_RTC_ALARMA_DISABLE
(
h¹c
);

885 
	`__HAL_RTC_ALARM_DISABLE_IT
(
h¹c
, 
RTC_IT_ALRA
);

888 
tick¡¬t
 = 
	`HAL_G‘Tick
();

891 
	`__HAL_RTC_ALARM_GET_FLAG
(
h¹c
, 
RTC_FLAG_ALRAWF
è=ð
RESET
)

893 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RTC_TIMEOUT_VALUE
)

896 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

898 
h¹c
->
S‹
 = 
HAL_RTC_STATE_TIMEOUT
;

901 
	`__HAL_UNLOCK
(
h¹c
);

903  
HAL_TIMEOUT
;

907 
h¹c
->
In¡ªû
->
ALRMAR
 = (
ušt32_t
)
tm´eg
;

909 
h¹c
->
In¡ªû
->
ALRMASSR
 = 
sub£cÚdtm´eg
;

911 
	`__HAL_RTC_ALARMA_ENABLE
(
h¹c
);

916 
	`__HAL_RTC_ALARMB_DISABLE
(
h¹c
);

919 
	`__HAL_RTC_ALARM_DISABLE_IT
(
h¹c
, 
RTC_IT_ALRB
);

922 
tick¡¬t
 = 
	`HAL_G‘Tick
();

925 
	`__HAL_RTC_ALARM_GET_FLAG
(
h¹c
, 
RTC_FLAG_ALRBWF
è=ð
RESET
)

927 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RTC_TIMEOUT_VALUE
)

930 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

932 
h¹c
->
S‹
 = 
HAL_RTC_STATE_TIMEOUT
;

935 
	`__HAL_UNLOCK
(
h¹c
);

937  
HAL_TIMEOUT
;

941 
h¹c
->
In¡ªû
->
ALRMBR
 = (
ušt32_t
)
tm´eg
;

943 
h¹c
->
In¡ªû
->
ALRMBSSR
 = 
sub£cÚdtm´eg
;

945 
	`__HAL_RTC_ALARMB_ENABLE
(
h¹c
);

949 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

952 
h¹c
->
S‹
 = 
HAL_RTC_STATE_READY
;

955 
	`__HAL_UNLOCK
(
h¹c
);

957  
HAL_OK
;

958 
	}
}

971 
HAL_StusTy³Def
 
	$HAL_RTC_S‘AÏrm_IT
(
RTC_HªdËTy³Def
 *
h¹c
, 
RTC_AÏrmTy³Def
 *
sAÏrm
, 
ušt32_t
 
FÜm©
)

973 
ušt32_t
 
tm´eg
 = 0U, 
sub£cÚdtm´eg
 = 0U;

974 
__IO
 
ušt32_t
 
couÁ
 = 
RTC_TIMEOUT_VALUE
 * (
Sy¡emCÜeClock
 / 32U / 1000U) ;

977 
	`as£¹_·¿m
(
	`IS_RTC_FORMAT
(
FÜm©
));

978 
	`as£¹_·¿m
(
	`IS_RTC_ALARM
(
sAÏrm
->
AÏrm
));

979 
	`as£¹_·¿m
(
	`IS_RTC_ALARM_MASK
(
sAÏrm
->
AÏrmMask
));

980 
	`as£¹_·¿m
(
	`IS_RTC_ALARM_DATE_WEEKDAY_SEL
(
sAÏrm
->
AÏrmD©eW“kDayS–
));

981 
	`as£¹_·¿m
(
	`IS_RTC_ALARM_SUB_SECOND_VALUE
(
sAÏrm
->
AÏrmTime
.
SubSecÚds
));

982 
	`as£¹_·¿m
(
	`IS_RTC_ALARM_SUB_SECOND_MASK
(
sAÏrm
->
AÏrmSubSecÚdMask
));

985 
	`__HAL_LOCK
(
h¹c
);

987 
h¹c
->
S‹
 = 
HAL_RTC_STATE_BUSY
;

989 if(
FÜm©
 =ð
RTC_FORMAT_BIN
)

991 if((
h¹c
->
In¡ªû
->
CR
 & 
RTC_CR_FMT
è!ð(
ušt32_t
)
RESET
)

993 
	`as£¹_·¿m
(
	`IS_RTC_HOUR12
(
sAÏrm
->
AÏrmTime
.
Hours
));

994 
	`as£¹_·¿m
(
	`IS_RTC_HOURFORMAT12
(
sAÏrm
->
AÏrmTime
.
TimeFÜm©
));

998 
sAÏrm
->
AÏrmTime
.
TimeFÜm©
 = 0x00U;

999 
	`as£¹_·¿m
(
	`IS_RTC_HOUR24
(
sAÏrm
->
AÏrmTime
.
Hours
));

1001 
	`as£¹_·¿m
(
	`IS_RTC_MINUTES
(
sAÏrm
->
AÏrmTime
.
Mšu‹s
));

1002 
	`as£¹_·¿m
(
	`IS_RTC_SECONDS
(
sAÏrm
->
AÏrmTime
.
SecÚds
));

1004 if(
sAÏrm
->
AÏrmD©eW“kDayS–
 =ð
RTC_ALARMDATEWEEKDAYSEL_DATE
)

1006 
	`as£¹_·¿m
(
	`IS_RTC_ALARM_DATE_WEEKDAY_DATE
(
sAÏrm
->
AÏrmD©eW“kDay
));

1010 
	`as£¹_·¿m
(
	`IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY
(
sAÏrm
->
AÏrmD©eW“kDay
));

1012 
tm´eg
 = (((
ušt32_t
)
	`RTC_By‹ToBcd2
(
sAÏrm
->
AÏrmTime
.
Hours
) << 16U) | \

1013 ((
ušt32_t
)
	`RTC_By‹ToBcd2
(
sAÏrm
->
AÏrmTime
.
Mšu‹s
) << 8U) | \

1014 ((
ušt32_t
)
	`RTC_By‹ToBcd2
(
sAÏrm
->
AÏrmTime
.
SecÚds
)) | \

1015 ((
ušt32_t
)(
sAÏrm
->
AÏrmTime
.
TimeFÜm©
) << 16U) | \

1016 ((
ušt32_t
)
	`RTC_By‹ToBcd2
(
sAÏrm
->
AÏrmD©eW“kDay
) << 24U) | \

1017 ((
ušt32_t
)
sAÏrm
->
AÏrmD©eW“kDayS–
) | \

1018 ((
ušt32_t
)
sAÏrm
->
AÏrmMask
));

1022 if((
h¹c
->
In¡ªû
->
CR
 & 
RTC_CR_FMT
è!ð(
ušt32_t
)
RESET
)

1024 
tm´eg
 = 
	`RTC_Bcd2ToBy‹
(
sAÏrm
->
AÏrmTime
.
Hours
);

1025 
	`as£¹_·¿m
(
	`IS_RTC_HOUR12
(
tm´eg
));

1026 
	`as£¹_·¿m
(
	`IS_RTC_HOURFORMAT12
(
sAÏrm
->
AÏrmTime
.
TimeFÜm©
));

1030 
sAÏrm
->
AÏrmTime
.
TimeFÜm©
 = 0x00U;

1031 
	`as£¹_·¿m
(
	`IS_RTC_HOUR24
(
	`RTC_Bcd2ToBy‹
(
sAÏrm
->
AÏrmTime
.
Hours
)));

1034 
	`as£¹_·¿m
(
	`IS_RTC_MINUTES
(
	`RTC_Bcd2ToBy‹
(
sAÏrm
->
AÏrmTime
.
Mšu‹s
)));

1035 
	`as£¹_·¿m
(
	`IS_RTC_SECONDS
(
	`RTC_Bcd2ToBy‹
(
sAÏrm
->
AÏrmTime
.
SecÚds
)));

1037 if(
sAÏrm
->
AÏrmD©eW“kDayS–
 =ð
RTC_ALARMDATEWEEKDAYSEL_DATE
)

1039 
tm´eg
 = 
	`RTC_Bcd2ToBy‹
(
sAÏrm
->
AÏrmD©eW“kDay
);

1040 
	`as£¹_·¿m
(
	`IS_RTC_ALARM_DATE_WEEKDAY_DATE
(
tm´eg
));

1044 
tm´eg
 = 
	`RTC_Bcd2ToBy‹
(
sAÏrm
->
AÏrmD©eW“kDay
);

1045 
	`as£¹_·¿m
(
	`IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY
(
tm´eg
));

1047 
tm´eg
 = (((
ušt32_t
)(
sAÏrm
->
AÏrmTime
.
Hours
) << 16U) | \

1048 ((
ušt32_t
)(
sAÏrm
->
AÏrmTime
.
Mšu‹s
) << 8U) | \

1049 ((
ušt32_t
è
sAÏrm
->
AÏrmTime
.
SecÚds
) | \

1050 ((
ušt32_t
)(
sAÏrm
->
AÏrmTime
.
TimeFÜm©
) << 16U) | \

1051 ((
ušt32_t
)(
sAÏrm
->
AÏrmD©eW“kDay
) << 24U) | \

1052 ((
ušt32_t
)
sAÏrm
->
AÏrmD©eW“kDayS–
) | \

1053 ((
ušt32_t
)
sAÏrm
->
AÏrmMask
));

1056 
sub£cÚdtm´eg
 = (
ušt32_t
)((ušt32_t)(
sAÏrm
->
AÏrmTime
.
SubSecÚds
è| (ušt32_t)(sAÏrm->
AÏrmSubSecÚdMask
));

1059 
	`__HAL_RTC_WRITEPROTECTION_DISABLE
(
h¹c
);

1062 if(
sAÏrm
->
AÏrm
 =ð
RTC_ALARM_A
)

1065 
	`__HAL_RTC_ALARMA_DISABLE
(
h¹c
);

1068 
	`__HAL_RTC_ALARM_CLEAR_FLAG
(
h¹c
, 
RTC_FLAG_ALRAF
);

1073 ià(
couÁ
-- == 0U)

1076 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

1078 
h¹c
->
S‹
 = 
HAL_RTC_STATE_TIMEOUT
;

1081 
	`__HAL_UNLOCK
(
h¹c
);

1083  
HAL_TIMEOUT
;

1086 
	`__HAL_RTC_ALARM_GET_FLAG
(
h¹c
, 
RTC_FLAG_ALRAWF
è=ð
RESET
);

1088 
h¹c
->
In¡ªû
->
ALRMAR
 = (
ušt32_t
)
tm´eg
;

1090 
h¹c
->
In¡ªû
->
ALRMASSR
 = 
sub£cÚdtm´eg
;

1092 
	`__HAL_RTC_ALARMA_ENABLE
(
h¹c
);

1094 
	`__HAL_RTC_ALARM_ENABLE_IT
(
h¹c
,
RTC_IT_ALRA
);

1099 
	`__HAL_RTC_ALARMB_DISABLE
(
h¹c
);

1102 
	`__HAL_RTC_ALARM_CLEAR_FLAG
(
h¹c
, 
RTC_FLAG_ALRBF
);

1107 ià(
couÁ
-- == 0U)

1110 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

1112 
h¹c
->
S‹
 = 
HAL_RTC_STATE_TIMEOUT
;

1115 
	`__HAL_UNLOCK
(
h¹c
);

1117  
HAL_TIMEOUT
;

1120 
	`__HAL_RTC_ALARM_GET_FLAG
(
h¹c
, 
RTC_FLAG_ALRBWF
è=ð
RESET
);

1122 
h¹c
->
In¡ªû
->
ALRMBR
 = (
ušt32_t
)
tm´eg
;

1124 
h¹c
->
In¡ªû
->
ALRMBSSR
 = 
sub£cÚdtm´eg
;

1126 
	`__HAL_RTC_ALARMB_ENABLE
(
h¹c
);

1128 
	`__HAL_RTC_ALARM_ENABLE_IT
(
h¹c
, 
RTC_IT_ALRB
);

1132 
	`__HAL_RTC_ALARM_EXTI_ENABLE_IT
();

1134 
EXTI
->
RTSR
 |ð
RTC_EXTI_LINE_ALARM_EVENT
;

1137 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

1139 
h¹c
->
S‹
 = 
HAL_RTC_STATE_READY
;

1142 
	`__HAL_UNLOCK
(
h¹c
);

1144  
HAL_OK
;

1145 
	}
}

1157 
HAL_StusTy³Def
 
	$HAL_RTC_D—ùiv©eAÏrm
(
RTC_HªdËTy³Def
 *
h¹c
, 
ušt32_t
 
AÏrm
)

1159 
ušt32_t
 
tick¡¬t
 = 0U;

1162 
	`as£¹_·¿m
(
	`IS_RTC_ALARM
(
AÏrm
));

1165 
	`__HAL_LOCK
(
h¹c
);

1167 
h¹c
->
S‹
 = 
HAL_RTC_STATE_BUSY
;

1170 
	`__HAL_RTC_WRITEPROTECTION_DISABLE
(
h¹c
);

1172 if(
AÏrm
 =ð
RTC_ALARM_A
)

1175 
	`__HAL_RTC_ALARMA_DISABLE
(
h¹c
);

1178 
	`__HAL_RTC_ALARM_DISABLE_IT
(
h¹c
, 
RTC_IT_ALRA
);

1181 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1184 
	`__HAL_RTC_ALARM_GET_FLAG
(
h¹c
, 
RTC_FLAG_ALRAWF
è=ð
RESET
)

1186 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RTC_TIMEOUT_VALUE
)

1189 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

1191 
h¹c
->
S‹
 = 
HAL_RTC_STATE_TIMEOUT
;

1194 
	`__HAL_UNLOCK
(
h¹c
);

1196  
HAL_TIMEOUT
;

1203 
	`__HAL_RTC_ALARMB_DISABLE
(
h¹c
);

1206 
	`__HAL_RTC_ALARM_DISABLE_IT
(
h¹c
,
RTC_IT_ALRB
);

1209 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1212 
	`__HAL_RTC_ALARM_GET_FLAG
(
h¹c
, 
RTC_FLAG_ALRBWF
è=ð
RESET
)

1214 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RTC_TIMEOUT_VALUE
)

1217 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

1219 
h¹c
->
S‹
 = 
HAL_RTC_STATE_TIMEOUT
;

1222 
	`__HAL_UNLOCK
(
h¹c
);

1224  
HAL_TIMEOUT
;

1229 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

1231 
h¹c
->
S‹
 = 
HAL_RTC_STATE_READY
;

1234 
	`__HAL_UNLOCK
(
h¹c
);

1236  
HAL_OK
;

1237 
	}
}

1254 
HAL_StusTy³Def
 
	$HAL_RTC_G‘AÏrm
(
RTC_HªdËTy³Def
 *
h¹c
, 
RTC_AÏrmTy³Def
 *
sAÏrm
, 
ušt32_t
 
AÏrm
, ušt32_ˆ
FÜm©
)

1256 
ušt32_t
 
tm´eg
 = 0U, 
sub£cÚdtm´eg
 = 0U;

1259 
	`as£¹_·¿m
(
	`IS_RTC_FORMAT
(
FÜm©
));

1260 
	`as£¹_·¿m
(
	`IS_RTC_ALARM
(
AÏrm
));

1262 if(
AÏrm
 =ð
RTC_ALARM_A
)

1265 
sAÏrm
->
AÏrm
 = 
RTC_ALARM_A
;

1267 
tm´eg
 = (
ušt32_t
)(
h¹c
->
In¡ªû
->
ALRMAR
);

1268 
sub£cÚdtm´eg
 = (
ušt32_t
)((
h¹c
->
In¡ªû
->
ALRMASSR
 ) & 
RTC_ALRMASSR_SS
);

1272 
sAÏrm
->
AÏrm
 = 
RTC_ALARM_B
;

1274 
tm´eg
 = (
ušt32_t
)(
h¹c
->
In¡ªû
->
ALRMBR
);

1275 
sub£cÚdtm´eg
 = (
ušt32_t
)((
h¹c
->
In¡ªû
->
ALRMBSSR
è& 
RTC_ALRMBSSR_SS
);

1279 
sAÏrm
->
AÏrmTime
.
Hours
 = (
ušt32_t
)((
tm´eg
 & (
RTC_ALRMAR_HT
 | 
RTC_ALRMAR_HU
)) >> 16U);

1280 
sAÏrm
->
AÏrmTime
.
Mšu‹s
 = (
ušt32_t
)((
tm´eg
 & (
RTC_ALRMAR_MNT
 | 
RTC_ALRMAR_MNU
)) >> 8U);

1281 
sAÏrm
->
AÏrmTime
.
SecÚds
 = (
ušt32_t
)(
tm´eg
 & (
RTC_ALRMAR_ST
 | 
RTC_ALRMAR_SU
));

1282 
sAÏrm
->
AÏrmTime
.
TimeFÜm©
 = (
ušt32_t
)((
tm´eg
 & 
RTC_ALRMAR_PM
) >> 16U);

1283 
sAÏrm
->
AÏrmTime
.
SubSecÚds
 = (
ušt32_t
è
sub£cÚdtm´eg
;

1284 
sAÏrm
->
AÏrmD©eW“kDay
 = (
ušt32_t
)((
tm´eg
 & (
RTC_ALRMAR_DT
 | 
RTC_ALRMAR_DU
)) >> 24U);

1285 
sAÏrm
->
AÏrmD©eW“kDayS–
 = (
ušt32_t
)(
tm´eg
 & 
RTC_ALRMAR_WDSEL
);

1286 
sAÏrm
->
AÏrmMask
 = (
ušt32_t
)(
tm´eg
 & 
RTC_ALARMMASK_ALL
);

1288 if(
FÜm©
 =ð
RTC_FORMAT_BIN
)

1290 
sAÏrm
->
AÏrmTime
.
Hours
 = 
	`RTC_Bcd2ToBy‹
(sAlarm->AlarmTime.Hours);

1291 
sAÏrm
->
AÏrmTime
.
Mšu‹s
 = 
	`RTC_Bcd2ToBy‹
(sAlarm->AlarmTime.Minutes);

1292 
sAÏrm
->
AÏrmTime
.
SecÚds
 = 
	`RTC_Bcd2ToBy‹
(sAlarm->AlarmTime.Seconds);

1293 
sAÏrm
->
AÏrmD©eW“kDay
 = 
	`RTC_Bcd2ToBy‹
(sAlarm->AlarmDateWeekDay);

1296  
HAL_OK
;

1297 
	}
}

1305 
	$HAL_RTC_AÏrmIRQHªdËr
(
RTC_HªdËTy³Def
* 
h¹c
)

1307 if(
	`__HAL_RTC_ALARM_GET_IT
(
h¹c
, 
RTC_IT_ALRA
))

1310 if((
ušt32_t
)(
h¹c
->
In¡ªû
->
CR
 & 
RTC_IT_ALRA
è!ð(ušt32_t)
RESET
)

1313 
	`HAL_RTC_AÏrmAEv’tC®lback
(
h¹c
);

1316 
	`__HAL_RTC_ALARM_CLEAR_FLAG
(
h¹c
,
RTC_FLAG_ALRAF
);

1320 if(
	`__HAL_RTC_ALARM_GET_IT
(
h¹c
, 
RTC_IT_ALRB
))

1323 if((
ušt32_t
)(
h¹c
->
In¡ªû
->
CR
 & 
RTC_IT_ALRB
è!ð(ušt32_t)
RESET
)

1326 
	`HAL_RTCEx_AÏrmBEv’tC®lback
(
h¹c
);

1329 
	`__HAL_RTC_ALARM_CLEAR_FLAG
(
h¹c
,
RTC_FLAG_ALRBF
);

1334 
	`__HAL_RTC_ALARM_EXTI_CLEAR_FLAG
();

1337 
h¹c
->
S‹
 = 
HAL_RTC_STATE_READY
;

1338 
	}
}

1346 
__w—k
 
	$HAL_RTC_AÏrmAEv’tC®lback
(
RTC_HªdËTy³Def
 *
h¹c
)

1349 
	`UNUSED
(
h¹c
);

1353 
	}
}

1362 
HAL_StusTy³Def
 
	$HAL_RTC_PÞlFÜAÏrmAEv’t
(
RTC_HªdËTy³Def
 *
h¹c
, 
ušt32_t
 
Timeout
)

1364 
ušt32_t
 
tick¡¬t
 = 0U;

1367 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1369 
	`__HAL_RTC_ALARM_GET_FLAG
(
h¹c
, 
RTC_FLAG_ALRAF
è=ð
RESET
)

1371 if(
Timeout
 !ð
HAL_MAX_DELAY
)

1373 if((
Timeout
 =ð0U)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

1375 
h¹c
->
S‹
 = 
HAL_RTC_STATE_TIMEOUT
;

1376  
HAL_TIMEOUT
;

1382 
	`__HAL_RTC_ALARM_CLEAR_FLAG
(
h¹c
, 
RTC_FLAG_ALRAF
);

1385 
h¹c
->
S‹
 = 
HAL_RTC_STATE_READY
;

1387  
HAL_OK
;

1388 
	}
}

1424 
HAL_StusTy³Def
 
	$HAL_RTC_Wa™FÜSynchro
(
RTC_HªdËTy³Def
* 
h¹c
)

1426 
ušt32_t
 
tick¡¬t
 = 0U;

1429 
h¹c
->
In¡ªû
->
ISR
 &ð(
ušt32_t
)
RTC_RSF_MASK
;

1432 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1435 (
h¹c
->
In¡ªû
->
ISR
 & 
RTC_ISR_RSF
è=ð(
ušt32_t
)
RESET
)

1437 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RTC_TIMEOUT_VALUE
)

1439  
HAL_TIMEOUT
;

1443  
HAL_OK
;

1444 
	}
}

1470 
HAL_RTCS‹Ty³Def
 
	$HAL_RTC_G‘S‹
(
RTC_HªdËTy³Def
* 
h¹c
)

1472  
h¹c
->
S‹
;

1473 
	}
}

1487 
HAL_StusTy³Def
 
	$RTC_EÁ”In™Mode
(
RTC_HªdËTy³Def
* 
h¹c
)

1489 
ušt32_t
 
tick¡¬t
 = 0U;

1492 if((
h¹c
->
In¡ªû
->
ISR
 & 
RTC_ISR_INITF
è=ð(
ušt32_t
)
RESET
)

1495 
h¹c
->
In¡ªû
->
ISR
 = (
ušt32_t
)
RTC_INIT_MASK
;

1498 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1501 (
h¹c
->
In¡ªû
->
ISR
 & 
RTC_ISR_INITF
è=ð(
ušt32_t
)
RESET
)

1503 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RTC_TIMEOUT_VALUE
)

1505  
HAL_TIMEOUT
;

1510  
HAL_OK
;

1511 
	}
}

1519 
ušt8_t
 
	$RTC_By‹ToBcd2
(
ušt8_t
 
V®ue
)

1521 
ušt32_t
 
bcdhigh
 = 0U;

1523 
V®ue
 >= 10U)

1525 
bcdhigh
++;

1526 
V®ue
 -= 10U;

1529  ((
ušt8_t
)(
bcdhigh
 << 4Uè| 
V®ue
);

1530 
	}
}

1537 
ušt8_t
 
	$RTC_Bcd2ToBy‹
(
ušt8_t
 
V®ue
)

1539 
ušt32_t
 
tmp
 = 0U;

1540 
tmp
 = ((
ušt8_t
)(
V®ue
 & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;

1541  (
tmp
 + (
V®ue
 & (
ušt8_t
)0x0F));

1542 
	}
}

	@Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rtc_ex.c

98 
	~"¡m32f4xx_h®.h
"

109 #ifdeà
HAL_RTC_MODULE_ENABLED


157 
HAL_StusTy³Def
 
	$HAL_RTCEx_S‘TimeSmp
(
RTC_HªdËTy³Def
 *
h¹c
, 
ušt32_t
 
TimeSmpEdge
, ušt32_ˆ
RTC_TimeSmpPš
)

159 
ušt32_t
 
tm´eg
 = 0U;

162 
	`as£¹_·¿m
(
	`IS_TIMESTAMP_EDGE
(
TimeSmpEdge
));

163 
	`as£¹_·¿m
(
	`IS_RTC_TIMESTAMP_PIN
(
RTC_TimeSmpPš
));

166 
	`__HAL_LOCK
(
h¹c
);

168 
h¹c
->
S‹
 = 
HAL_RTC_STATE_BUSY
;

171 
tm´eg
 = (
ušt32_t
)(
h¹c
->
In¡ªû
->
CR
 & (ušt32_t)~(
RTC_CR_TSEDGE
 | 
RTC_CR_TSE
));

173 
tm´eg
|ð
TimeSmpEdge
;

176 
	`__HAL_RTC_WRITEPROTECTION_DISABLE
(
h¹c
);

178 
h¹c
->
In¡ªû
->
TAFCR
 &ð(
ušt32_t
)~
RTC_TAFCR_TSINSEL
;

179 
h¹c
->
In¡ªû
->
TAFCR
 |ð(
ušt32_t
)(
RTC_TimeSmpPš
);

182 
h¹c
->
In¡ªû
->
CR
 = (
ušt32_t
)
tm´eg
;

184 
	`__HAL_RTC_TIMESTAMP_ENABLE
(
h¹c
);

187 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

190 
h¹c
->
S‹
 = 
HAL_RTC_STATE_READY
;

193 
	`__HAL_UNLOCK
(
h¹c
);

195  
HAL_OK
;

196 
	}
}

217 
HAL_StusTy³Def
 
	$HAL_RTCEx_S‘TimeSmp_IT
(
RTC_HªdËTy³Def
 *
h¹c
, 
ušt32_t
 
TimeSmpEdge
, ušt32_ˆ
RTC_TimeSmpPš
)

219 
ušt32_t
 
tm´eg
 = 0U;

222 
	`as£¹_·¿m
(
	`IS_TIMESTAMP_EDGE
(
TimeSmpEdge
));

223 
	`as£¹_·¿m
(
	`IS_RTC_TIMESTAMP_PIN
(
RTC_TimeSmpPš
));

226 
	`__HAL_LOCK
(
h¹c
);

228 
h¹c
->
S‹
 = 
HAL_RTC_STATE_BUSY
;

231 
tm´eg
 = (
ušt32_t
)(
h¹c
->
In¡ªû
->
CR
 & (ušt32_t)~(
RTC_CR_TSEDGE
 | 
RTC_CR_TSE
));

233 
tm´eg
 |ð
TimeSmpEdge
;

236 
	`__HAL_RTC_WRITEPROTECTION_DISABLE
(
h¹c
);

239 
h¹c
->
In¡ªû
->
CR
 = (
ušt32_t
)
tm´eg
;

241 
h¹c
->
In¡ªû
->
TAFCR
 &ð(
ušt32_t
)~
RTC_TAFCR_TSINSEL
;

242 
h¹c
->
In¡ªû
->
TAFCR
 |ð(
ušt32_t
)(
RTC_TimeSmpPš
);

245 
	`__HAL_RTC_TIMESTAMP_CLEAR_FLAG
(
h¹c
, 
RTC_FLAG_TSF
);

247 
	`__HAL_RTC_TIMESTAMP_ENABLE
(
h¹c
);

250 
	`__HAL_RTC_TIMESTAMP_ENABLE_IT
(
h¹c
,
RTC_IT_TS
);

253 
	`__HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_IT
();

255 
EXTI
->
RTSR
 |ð
RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT
;

258 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

260 
h¹c
->
S‹
 = 
HAL_RTC_STATE_READY
;

263 
	`__HAL_UNLOCK
(
h¹c
);

265  
HAL_OK
;

266 
	}
}

274 
HAL_StusTy³Def
 
	$HAL_RTCEx_D—ùiv©eTimeSmp
(
RTC_HªdËTy³Def
 *
h¹c
)

276 
ušt32_t
 
tm´eg
 = 0U;

279 
	`__HAL_LOCK
(
h¹c
);

281 
h¹c
->
S‹
 = 
HAL_RTC_STATE_BUSY
;

284 
	`__HAL_RTC_WRITEPROTECTION_DISABLE
(
h¹c
);

287 
	`__HAL_RTC_TIMESTAMP_DISABLE_IT
(
h¹c
, 
RTC_IT_TS
);

290 
tm´eg
 = (
ušt32_t
)(
h¹c
->
In¡ªû
->
CR
 & (ušt32_t)~(
RTC_CR_TSEDGE
 | 
RTC_CR_TSE
));

293 
h¹c
->
In¡ªû
->
CR
 = (
ušt32_t
)
tm´eg
;

296 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

298 
h¹c
->
S‹
 = 
HAL_RTC_STATE_READY
;

301 
	`__HAL_UNLOCK
(
h¹c
);

303  
HAL_OK
;

304 
	}
}

318 
HAL_StusTy³Def
 
	$HAL_RTCEx_G‘TimeSmp
(
RTC_HªdËTy³Def
 *
h¹c
, 
RTC_TimeTy³Def
* 
sTimeSmp
, 
RTC_D©eTy³Def
* 
sTimeSmpD©e
, 
ušt32_t
 
FÜm©
)

320 
ušt32_t
 
tm±ime
 = 0U, 
tmpd©e
 = 0U;

323 
	`as£¹_·¿m
(
	`IS_RTC_FORMAT
(
FÜm©
));

326 
tm±ime
 = (
ušt32_t
)(
h¹c
->
In¡ªû
->
TSTR
 & 
RTC_TR_RESERVED_MASK
);

327 
tmpd©e
 = (
ušt32_t
)(
h¹c
->
In¡ªû
->
TSDR
 & 
RTC_DR_RESERVED_MASK
);

330 
sTimeSmp
->
Hours
 = (
ušt8_t
)((
tm±ime
 & (
RTC_TR_HT
 | 
RTC_TR_HU
)) >> 16U);

331 
sTimeSmp
->
Mšu‹s
 = (
ušt8_t
)((
tm±ime
 & (
RTC_TR_MNT
 | 
RTC_TR_MNU
)) >> 8U);

332 
sTimeSmp
->
SecÚds
 = (
ušt8_t
)(
tm±ime
 & (
RTC_TR_ST
 | 
RTC_TR_SU
));

333 
sTimeSmp
->
TimeFÜm©
 = (
ušt8_t
)((
tm±ime
 & (
RTC_TR_PM
)) >> 16U);

334 
sTimeSmp
->
SubSecÚds
 = (
ušt32_t
è
h¹c
->
In¡ªû
->
TSSSR
;

337 
sTimeSmpD©e
->
Y—r
 = 0U;

338 
sTimeSmpD©e
->
MÚth
 = (
ušt8_t
)((
tmpd©e
 & (
RTC_DR_MT
 | 
RTC_DR_MU
)) >> 8U);

339 
sTimeSmpD©e
->
D©e
 = (
ušt8_t
)(
tmpd©e
 & (
RTC_DR_DT
 | 
RTC_DR_DU
));

340 
sTimeSmpD©e
->
W“kDay
 = (
ušt8_t
)((
tmpd©e
 & (
RTC_DR_WDU
)) >> 13U);

343 if(
FÜm©
 =ð
RTC_FORMAT_BIN
)

346 
sTimeSmp
->
Hours
 = (
ušt8_t
)
	`RTC_Bcd2ToBy‹
(sTimeStamp->Hours);

347 
sTimeSmp
->
Mšu‹s
 = (
ušt8_t
)
	`RTC_Bcd2ToBy‹
(sTimeStamp->Minutes);

348 
sTimeSmp
->
SecÚds
 = (
ušt8_t
)
	`RTC_Bcd2ToBy‹
(sTimeStamp->Seconds);

351 
sTimeSmpD©e
->
MÚth
 = (
ušt8_t
)
	`RTC_Bcd2ToBy‹
(sTimeStampDate->Month);

352 
sTimeSmpD©e
->
D©e
 = (
ušt8_t
)
	`RTC_Bcd2ToBy‹
(sTimeStampDate->Date);

353 
sTimeSmpD©e
->
W“kDay
 = (
ušt8_t
)
	`RTC_Bcd2ToBy‹
(sTimeStampDate->WeekDay);

357 
	`__HAL_RTC_TIMESTAMP_CLEAR_FLAG
(
h¹c
, 
RTC_FLAG_TSF
);

359  
HAL_OK
;

360 
	}
}

370 
HAL_StusTy³Def
 
	$HAL_RTCEx_S‘Tam³r
(
RTC_HªdËTy³Def
 *
h¹c
, 
RTC_Tam³rTy³Def
* 
sTam³r
)

372 
ušt32_t
 
tm´eg
 = 0U;

375 
	`as£¹_·¿m
(
	`IS_RTC_TAMPER
(
sTam³r
->
Tam³r
));

376 
	`as£¹_·¿m
(
	`IS_RTC_TAMPER_PIN
(
sTam³r
->
PšS–eùiÚ
));

377 
	`as£¹_·¿m
(
	`IS_RTC_TAMPER_TRIGGER
(
sTam³r
->
Trigg”
));

378 
	`as£¹_·¿m
(
	`IS_RTC_TAMPER_FILTER
(
sTam³r
->
Fž‹r
));

379 
	`as£¹_·¿m
(
	`IS_RTC_TAMPER_SAMPLING_FREQ
(
sTam³r
->
Sam¶šgF»qu’cy
));

380 
	`as£¹_·¿m
(
	`IS_RTC_TAMPER_PRECHARGE_DURATION
(
sTam³r
->
P»ch¬geDu¿tiÚ
));

381 
	`as£¹_·¿m
(
	`IS_RTC_TAMPER_PULLUP_STATE
(
sTam³r
->
Tam³rPuÎUp
));

382 
	`as£¹_·¿m
(
	`IS_RTC_TAMPER_TIMESTAMPONTAMPER_DETECTION
(
sTam³r
->
TimeSmpOnTam³rD‘eùiÚ
));

385 
	`__HAL_LOCK
(
h¹c
);

387 
h¹c
->
S‹
 = 
HAL_RTC_STATE_BUSY
;

389 if(
sTam³r
->
Trigg”
 !ð
RTC_TAMPERTRIGGER_RISINGEDGE
)

391 
sTam³r
->
Trigg”
 = (
ušt32_t
)(sTam³r->
Tam³r
 << 1U);

394 
tm´eg
 = ((
ušt32_t
)
sTam³r
->
Tam³r
 | (ušt32_t)sTam³r->
PšS–eùiÚ
 | (ušt32_t)sTam³r->
Trigg”
 |\

395 (
ušt32_t
)
sTam³r
->
Fž‹r
 | (ušt32_t)sTam³r->
Sam¶šgF»qu’cy
 | (ušt32_t)sTam³r->
P»ch¬geDu¿tiÚ
 |\

396 (
ušt32_t
)
sTam³r
->
Tam³rPuÎUp
 | sTam³r->
TimeSmpOnTam³rD‘eùiÚ
);

398 
h¹c
->
In¡ªû
->
TAFCR
 &ð(
ušt32_t
)~((ušt32_t)
sTam³r
->
Tam³r
 | (ušt32_t)(sTam³r->Tam³¸<< 1Uè| (ušt32_t)
RTC_TAFCR_TAMPTS
 |\

399 (
ušt32_t
)
RTC_TAFCR_TAMPFREQ
 | (ušt32_t)
RTC_TAFCR_TAMPFLT
 | (ušt32_t)
RTC_TAFCR_TAMPPRCH
 |\

400 (
ušt32_t
)
RTC_TAFCR_TAMPPUDIS
 | (ušt32_t)
RTC_TAFCR_TAMPINSEL
 | (ušt32_t)
RTC_TAFCR_TAMPIE
);

402 
h¹c
->
In¡ªû
->
TAFCR
 |ð
tm´eg
;

404 
h¹c
->
S‹
 = 
HAL_RTC_STATE_READY
;

407 
	`__HAL_UNLOCK
(
h¹c
);

409  
HAL_OK
;

410 
	}
}

420 
HAL_StusTy³Def
 
	$HAL_RTCEx_S‘Tam³r_IT
(
RTC_HªdËTy³Def
 *
h¹c
, 
RTC_Tam³rTy³Def
* 
sTam³r
)

422 
ušt32_t
 
tm´eg
 = 0U;

425 
	`as£¹_·¿m
(
	`IS_RTC_TAMPER
(
sTam³r
->
Tam³r
));

426 
	`as£¹_·¿m
(
	`IS_RTC_TAMPER_PIN
(
sTam³r
->
PšS–eùiÚ
));

427 
	`as£¹_·¿m
(
	`IS_RTC_TAMPER_TRIGGER
(
sTam³r
->
Trigg”
));

428 
	`as£¹_·¿m
(
	`IS_RTC_TAMPER_FILTER
(
sTam³r
->
Fž‹r
));

429 
	`as£¹_·¿m
(
	`IS_RTC_TAMPER_SAMPLING_FREQ
(
sTam³r
->
Sam¶šgF»qu’cy
));

430 
	`as£¹_·¿m
(
	`IS_RTC_TAMPER_PRECHARGE_DURATION
(
sTam³r
->
P»ch¬geDu¿tiÚ
));

431 
	`as£¹_·¿m
(
	`IS_RTC_TAMPER_PULLUP_STATE
(
sTam³r
->
Tam³rPuÎUp
));

432 
	`as£¹_·¿m
(
	`IS_RTC_TAMPER_TIMESTAMPONTAMPER_DETECTION
(
sTam³r
->
TimeSmpOnTam³rD‘eùiÚ
));

435 
	`__HAL_LOCK
(
h¹c
);

437 
h¹c
->
S‹
 = 
HAL_RTC_STATE_BUSY
;

440 if(
sTam³r
->
Trigg”
 !ð
RTC_TAMPERTRIGGER_RISINGEDGE
)

442 
sTam³r
->
Trigg”
 = (
ušt32_t
)(sTam³r->
Tam³r
 << 1U);

445 
tm´eg
 = ((
ušt32_t
)
sTam³r
->
Tam³r
 | (ušt32_t)sTam³r->
PšS–eùiÚ
 | (ušt32_t)sTam³r->
Trigg”
 |\

446 (
ušt32_t
)
sTam³r
->
Fž‹r
 | (ušt32_t)sTam³r->
Sam¶šgF»qu’cy
 | (ušt32_t)sTam³r->
P»ch¬geDu¿tiÚ
 |\

447 (
ušt32_t
)
sTam³r
->
Tam³rPuÎUp
 | sTam³r->
TimeSmpOnTam³rD‘eùiÚ
);

449 
h¹c
->
In¡ªû
->
TAFCR
 &ð(
ušt32_t
)~((ušt32_t)
sTam³r
->
Tam³r
 | (ušt32_t)(sTam³r->Tam³¸<< 1Uè| (ušt32_t)
RTC_TAFCR_TAMPTS
 |\

450 (
ušt32_t
)
RTC_TAFCR_TAMPFREQ
 | (ušt32_t)
RTC_TAFCR_TAMPFLT
 | (ušt32_t)
RTC_TAFCR_TAMPPRCH
 |\

451 (
ušt32_t
)
RTC_TAFCR_TAMPPUDIS
 | (ušt32_t)
RTC_TAFCR_TAMPINSEL
);

453 
h¹c
->
In¡ªû
->
TAFCR
 |ð
tm´eg
;

456 
h¹c
->
In¡ªû
->
TAFCR
 |ð(
ušt32_t
)
RTC_TAFCR_TAMPIE
;

458 if(
sTam³r
->
Tam³r
 =ð
RTC_TAMPER_1
)

461 
	`__HAL_RTC_TAMPER_CLEAR_FLAG
(
h¹c
, 
RTC_FLAG_TAMP1F
);

466 
	`__HAL_RTC_TAMPER_CLEAR_FLAG
(
h¹c
, 
RTC_FLAG_TAMP2F
);

470 
	`__HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_IT
();

472 
EXTI
->
RTSR
 |ð
RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT
;

474 
h¹c
->
S‹
 = 
HAL_RTC_STATE_READY
;

477 
	`__HAL_UNLOCK
(
h¹c
);

479  
HAL_OK
;

480 
	}
}

490 
HAL_StusTy³Def
 
	$HAL_RTCEx_D—ùiv©eTam³r
(
RTC_HªdËTy³Def
 *
h¹c
, 
ušt32_t
 
Tam³r
)

492 
	`as£¹_·¿m
(
	`IS_RTC_TAMPER
(
Tam³r
));

495 
	`__HAL_LOCK
(
h¹c
);

497 
h¹c
->
S‹
 = 
HAL_RTC_STATE_BUSY
;

500 
h¹c
->
In¡ªû
->
TAFCR
 &ð(
ušt32_t
)~
Tam³r
;

502 
h¹c
->
S‹
 = 
HAL_RTC_STATE_READY
;

505 
	`__HAL_UNLOCK
(
h¹c
);

507  
HAL_OK
;

508 
	}
}

516 
	$HAL_RTCEx_Tam³rTimeSmpIRQHªdËr
(
RTC_HªdËTy³Def
 *
h¹c
)

518 if(
	`__HAL_RTC_TIMESTAMP_GET_IT
(
h¹c
, 
RTC_IT_TS
))

521 if((
ušt32_t
)(
h¹c
->
In¡ªû
->
CR
 & 
RTC_IT_TS
è!ð(ušt32_t)
RESET
)

524 
	`HAL_RTCEx_TimeSmpEv’tC®lback
(
h¹c
);

527 
	`__HAL_RTC_TIMESTAMP_CLEAR_FLAG
(
h¹c
,
RTC_FLAG_TSF
);

532 if(
	`__HAL_RTC_TAMPER_GET_IT
(
h¹c
,
RTC_IT_TAMP1
))

535 if(((
h¹c
->
In¡ªû
->
TAFCR
 & (
RTC_TAFCR_TAMPIE
))è!ð(
ušt32_t
)
RESET
)

538 
	`HAL_RTCEx_Tam³r1Ev’tC®lback
(
h¹c
);

541 
	`__HAL_RTC_TAMPER_CLEAR_FLAG
(
h¹c
,
RTC_FLAG_TAMP1F
);

546 if(
	`__HAL_RTC_TAMPER_GET_IT
(
h¹c
, 
RTC_IT_TAMP2
))

549 if(((
h¹c
->
In¡ªû
->
TAFCR
 & 
RTC_TAFCR_TAMPIE
)è!ð(
ušt32_t
)
RESET
)

552 
	`HAL_RTCEx_Tam³r2Ev’tC®lback
(
h¹c
);

555 
	`__HAL_RTC_TAMPER_CLEAR_FLAG
(
h¹c
, 
RTC_FLAG_TAMP2F
);

559 
	`__HAL_RTC_TAMPER_TIMESTAMP_EXTI_CLEAR_FLAG
();

562 
h¹c
->
S‹
 = 
HAL_RTC_STATE_READY
;

563 
	}
}

571 
__w—k
 
	$HAL_RTCEx_TimeSmpEv’tC®lback
(
RTC_HªdËTy³Def
 *
h¹c
)

574 
	`UNUSED
(
h¹c
);

578 
	}
}

586 
__w—k
 
	$HAL_RTCEx_Tam³r1Ev’tC®lback
(
RTC_HªdËTy³Def
 *
h¹c
)

589 
	`UNUSED
(
h¹c
);

593 
	}
}

601 
__w—k
 
	$HAL_RTCEx_Tam³r2Ev’tC®lback
(
RTC_HªdËTy³Def
 *
h¹c
)

604 
	`UNUSED
(
h¹c
);

608 
	}
}

617 
HAL_StusTy³Def
 
	$HAL_RTCEx_PÞlFÜTimeSmpEv’t
(
RTC_HªdËTy³Def
 *
h¹c
, 
ušt32_t
 
Timeout
)

619 
ušt32_t
 
tick¡¬t
 = 0U;

622 
tick¡¬t
 = 
	`HAL_G‘Tick
();

624 
	`__HAL_RTC_TIMESTAMP_GET_FLAG
(
h¹c
, 
RTC_FLAG_TSF
è=ð
RESET
)

626 if(
	`__HAL_RTC_TIMESTAMP_GET_FLAG
(
h¹c
, 
RTC_FLAG_TSOVF
è!ð
RESET
)

629 
	`__HAL_RTC_TIMESTAMP_CLEAR_FLAG
(
h¹c
, 
RTC_FLAG_TSOVF
);

632 
h¹c
->
S‹
 = 
HAL_RTC_STATE_ERROR
;

634  
HAL_ERROR
;

637 if(
Timeout
 !ð
HAL_MAX_DELAY
)

639 if((
Timeout
 =ð0U)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

641 
h¹c
->
S‹
 = 
HAL_RTC_STATE_TIMEOUT
;

642  
HAL_TIMEOUT
;

648 
h¹c
->
S‹
 = 
HAL_RTC_STATE_READY
;

650  
HAL_OK
;

651 
	}
}

660 
HAL_StusTy³Def
 
	$HAL_RTCEx_PÞlFÜTam³r1Ev’t
(
RTC_HªdËTy³Def
 *
h¹c
, 
ušt32_t
 
Timeout
)

662 
ušt32_t
 
tick¡¬t
 = 0U;

665 
tick¡¬t
 = 
	`HAL_G‘Tick
();

668 
	`__HAL_RTC_TAMPER_GET_FLAG
(
h¹c
, 
RTC_FLAG_TAMP1F
)=ð
RESET
)

670 if(
Timeout
 !ð
HAL_MAX_DELAY
)

672 if((
Timeout
 =ð0U)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

674 
h¹c
->
S‹
 = 
HAL_RTC_STATE_TIMEOUT
;

675  
HAL_TIMEOUT
;

681 
	`__HAL_RTC_TAMPER_CLEAR_FLAG
(
h¹c
,
RTC_FLAG_TAMP1F
);

684 
h¹c
->
S‹
 = 
HAL_RTC_STATE_READY
;

686  
HAL_OK
;

687 
	}
}

696 
HAL_StusTy³Def
 
	$HAL_RTCEx_PÞlFÜTam³r2Ev’t
(
RTC_HªdËTy³Def
 *
h¹c
, 
ušt32_t
 
Timeout
)

698 
ušt32_t
 
tick¡¬t
 = 0U;

701 
tick¡¬t
 = 
	`HAL_G‘Tick
();

704 
	`__HAL_RTC_TAMPER_GET_FLAG
(
h¹c
, 
RTC_FLAG_TAMP2F
è=ð
RESET
)

706 if(
Timeout
 !ð
HAL_MAX_DELAY
)

708 if((
Timeout
 =ð0U)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

710 
h¹c
->
S‹
 = 
HAL_RTC_STATE_TIMEOUT
;

711  
HAL_TIMEOUT
;

717 
	`__HAL_RTC_TAMPER_CLEAR_FLAG
(
h¹c
,
RTC_FLAG_TAMP2F
);

720 
h¹c
->
S‹
 = 
HAL_RTC_STATE_READY
;

722  
HAL_OK
;

723 
	}
}

751 
HAL_StusTy³Def
 
	$HAL_RTCEx_S‘WakeUpTim”
(
RTC_HªdËTy³Def
 *
h¹c
, 
ušt32_t
 
WakeUpCouÁ”
, ušt32_ˆ
WakeUpClock
)

753 
ušt32_t
 
tick¡¬t
 = 0U;

756 
	`as£¹_·¿m
(
	`IS_RTC_WAKEUP_CLOCK
(
WakeUpClock
));

757 
	`as£¹_·¿m
(
	`IS_RTC_WAKEUP_COUNTER
(
WakeUpCouÁ”
));

760 
	`__HAL_LOCK
(
h¹c
);

762 
h¹c
->
S‹
 = 
HAL_RTC_STATE_BUSY
;

765 
	`__HAL_RTC_WRITEPROTECTION_DISABLE
(
h¹c
);

768 if((
h¹c
->
In¡ªû
->
CR
 & 
RTC_CR_WUTE
è!ð
RESET
)

770 
tick¡¬t
 = 
	`HAL_G‘Tick
();

773 
	`__HAL_RTC_WAKEUPTIMER_GET_FLAG
(
h¹c
, 
RTC_FLAG_WUTWF
è=ð
SET
)

775 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RTC_TIMEOUT_VALUE
)

778 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

780 
h¹c
->
S‹
 = 
HAL_RTC_STATE_TIMEOUT
;

783 
	`__HAL_UNLOCK
(
h¹c
);

785  
HAL_TIMEOUT
;

790 
	`__HAL_RTC_WAKEUPTIMER_DISABLE
(
h¹c
);

792 
tick¡¬t
 = 
	`HAL_G‘Tick
();

795 
	`__HAL_RTC_WAKEUPTIMER_GET_FLAG
(
h¹c
, 
RTC_FLAG_WUTWF
è=ð
RESET
)

797 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RTC_TIMEOUT_VALUE
)

800 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

802 
h¹c
->
S‹
 = 
HAL_RTC_STATE_TIMEOUT
;

805 
	`__HAL_UNLOCK
(
h¹c
);

807  
HAL_TIMEOUT
;

812 
h¹c
->
In¡ªû
->
CR
 &ð(
ušt32_t
)~
RTC_CR_WUCKSEL
;

815 
h¹c
->
In¡ªû
->
CR
 |ð(
ušt32_t
)
WakeUpClock
;

818 
h¹c
->
In¡ªû
->
WUTR
 = (
ušt32_t
)
WakeUpCouÁ”
;

821 
	`__HAL_RTC_WAKEUPTIMER_ENABLE
(
h¹c
);

824 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

826 
h¹c
->
S‹
 = 
HAL_RTC_STATE_READY
;

829 
	`__HAL_UNLOCK
(
h¹c
);

831  
HAL_OK
;

832 
	}
}

842 
HAL_StusTy³Def
 
	$HAL_RTCEx_S‘WakeUpTim”_IT
(
RTC_HªdËTy³Def
 *
h¹c
, 
ušt32_t
 
WakeUpCouÁ”
, ušt32_ˆ
WakeUpClock
)

844 
__IO
 
ušt32_t
 
couÁ
;

847 
	`as£¹_·¿m
(
	`IS_RTC_WAKEUP_CLOCK
(
WakeUpClock
));

848 
	`as£¹_·¿m
(
	`IS_RTC_WAKEUP_COUNTER
(
WakeUpCouÁ”
));

851 
	`__HAL_LOCK
(
h¹c
);

853 
h¹c
->
S‹
 = 
HAL_RTC_STATE_BUSY
;

856 
	`__HAL_RTC_WRITEPROTECTION_DISABLE
(
h¹c
);

859 if((
h¹c
->
In¡ªû
->
CR
 & 
RTC_CR_WUTE
è!ð
RESET
)

862 
couÁ
 = 
RTC_TIMEOUT_VALUE
 * (
Sy¡emCÜeClock
 / 32U / 1000U);

865 if(
couÁ
-- == 0U)

868 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

870 
h¹c
->
S‹
 = 
HAL_RTC_STATE_TIMEOUT
;

873 
	`__HAL_UNLOCK
(
h¹c
);

875  
HAL_TIMEOUT
;

878 
	`__HAL_RTC_WAKEUPTIMER_GET_FLAG
(
h¹c
, 
RTC_FLAG_WUTWF
è=ð
SET
);

881 
	`__HAL_RTC_WAKEUPTIMER_DISABLE
(
h¹c
);

884 
couÁ
 = 
RTC_TIMEOUT_VALUE
 * (
Sy¡emCÜeClock
 / 32U / 1000U);

887 if(
couÁ
-- == 0U)

890 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

892 
h¹c
->
S‹
 = 
HAL_RTC_STATE_TIMEOUT
;

895 
	`__HAL_UNLOCK
(
h¹c
);

897  
HAL_TIMEOUT
;

900 
	`__HAL_RTC_WAKEUPTIMER_GET_FLAG
(
h¹c
, 
RTC_FLAG_WUTWF
è=ð
RESET
);

903 
h¹c
->
In¡ªû
->
WUTR
 = (
ušt32_t
)
WakeUpCouÁ”
;

906 
h¹c
->
In¡ªû
->
CR
 &ð(
ušt32_t
)~
RTC_CR_WUCKSEL
;

909 
h¹c
->
In¡ªû
->
CR
 |ð(
ušt32_t
)
WakeUpClock
;

912 
	`__HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT
();

914 
EXTI
->
RTSR
 |ð
RTC_EXTI_LINE_WAKEUPTIMER_EVENT
;

917 
	`__HAL_RTC_WAKEUPTIMER_CLEAR_FLAG
(
h¹c
, 
RTC_FLAG_WUTF
);

920 
	`__HAL_RTC_WAKEUPTIMER_ENABLE_IT
(
h¹c
,
RTC_IT_WUT
);

923 
	`__HAL_RTC_WAKEUPTIMER_ENABLE
(
h¹c
);

926 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

928 
h¹c
->
S‹
 = 
HAL_RTC_STATE_READY
;

931 
	`__HAL_UNLOCK
(
h¹c
);

933  
HAL_OK
;

934 
	}
}

942 
ušt32_t
 
	$HAL_RTCEx_D—ùiv©eWakeUpTim”
(
RTC_HªdËTy³Def
 *
h¹c
)

944 
ušt32_t
 
tick¡¬t
 = 0U;

947 
	`__HAL_LOCK
(
h¹c
);

949 
h¹c
->
S‹
 = 
HAL_RTC_STATE_BUSY
;

952 
	`__HAL_RTC_WRITEPROTECTION_DISABLE
(
h¹c
);

955 
	`__HAL_RTC_WAKEUPTIMER_DISABLE
(
h¹c
);

958 
	`__HAL_RTC_WAKEUPTIMER_DISABLE_IT
(
h¹c
,
RTC_IT_WUT
);

961 
tick¡¬t
 = 
	`HAL_G‘Tick
();

964 
	`__HAL_RTC_WAKEUPTIMER_GET_FLAG
(
h¹c
, 
RTC_FLAG_WUTWF
è=ð
RESET
)

966 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RTC_TIMEOUT_VALUE
)

969 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

971 
h¹c
->
S‹
 = 
HAL_RTC_STATE_TIMEOUT
;

974 
	`__HAL_UNLOCK
(
h¹c
);

976  
HAL_TIMEOUT
;

981 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

983 
h¹c
->
S‹
 = 
HAL_RTC_STATE_READY
;

986 
	`__HAL_UNLOCK
(
h¹c
);

988  
HAL_OK
;

989 
	}
}

997 
ušt32_t
 
	$HAL_RTCEx_G‘WakeUpTim”
(
RTC_HªdËTy³Def
 *
h¹c
)

1000  ((
ušt32_t
)(
h¹c
->
In¡ªû
->
WUTR
 & 
RTC_WUTR_WUT
));

1001 
	}
}

1009 
	$HAL_RTCEx_WakeUpTim”IRQHªdËr
(
RTC_HªdËTy³Def
 *
h¹c
)

1011 if(
	`__HAL_RTC_WAKEUPTIMER_GET_IT
(
h¹c
, 
RTC_IT_WUT
))

1014 if((
ušt32_t
)(
h¹c
->
In¡ªû
->
CR
 & 
RTC_IT_WUT
è!ð(ušt32_t)
RESET
)

1017 
	`HAL_RTCEx_WakeUpTim”Ev’tC®lback
(
h¹c
);

1020 
	`__HAL_RTC_WAKEUPTIMER_CLEAR_FLAG
(
h¹c
, 
RTC_FLAG_WUTF
);

1025 
	`__HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG
();

1028 
h¹c
->
S‹
 = 
HAL_RTC_STATE_READY
;

1029 
	}
}

1037 
__w—k
 
	$HAL_RTCEx_WakeUpTim”Ev’tC®lback
(
RTC_HªdËTy³Def
 *
h¹c
)

1040 
	`UNUSED
(
h¹c
);

1044 
	}
}

1053 
HAL_StusTy³Def
 
	$HAL_RTCEx_PÞlFÜWakeUpTim”Ev’t
(
RTC_HªdËTy³Def
 *
h¹c
, 
ušt32_t
 
Timeout
)

1055 
ušt32_t
 
tick¡¬t
 = 0U;

1058 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1060 
	`__HAL_RTC_WAKEUPTIMER_GET_FLAG
(
h¹c
, 
RTC_FLAG_WUTF
è=ð
RESET
)

1062 if(
Timeout
 !ð
HAL_MAX_DELAY
)

1064 if((
Timeout
 =ð0U)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

1066 
h¹c
->
S‹
 = 
HAL_RTC_STATE_TIMEOUT
;

1068  
HAL_TIMEOUT
;

1074 
	`__HAL_RTC_WAKEUPTIMER_CLEAR_FLAG
(
h¹c
, 
RTC_FLAG_WUTF
);

1077 
h¹c
->
S‹
 = 
HAL_RTC_STATE_READY
;

1079  
HAL_OK
;

1080 
	}
}

1123 
	$HAL_RTCEx_BKUPWr™e
(
RTC_HªdËTy³Def
 *
h¹c
, 
ušt32_t
 
BackupRegi¡”
, ušt32_ˆ
D©a
)

1125 
ušt32_t
 
tmp
 = 0U;

1128 
	`as£¹_·¿m
(
	`IS_RTC_BKP
(
BackupRegi¡”
));

1130 
tmp
 = (
ušt32_t
)&(
h¹c
->
In¡ªû
->
BKP0R
);

1131 
tmp
 +ð(
BackupRegi¡”
 * 4U);

1134 *(
__IO
 
ušt32_t
 *)
tmp
 = (ušt32_t)
D©a
;

1135 
	}
}

1146 
ušt32_t
 
	$HAL_RTCEx_BKUPR—d
(
RTC_HªdËTy³Def
 *
h¹c
, 
ušt32_t
 
BackupRegi¡”
)

1148 
ušt32_t
 
tmp
 = 0U;

1151 
	`as£¹_·¿m
(
	`IS_RTC_BKP
(
BackupRegi¡”
));

1153 
tmp
 = (
ušt32_t
)&(
h¹c
->
In¡ªû
->
BKP0R
);

1154 
tmp
 +ð(
BackupRegi¡”
 * 4U);

1157  (*(
__IO
 
ušt32_t
 *)
tmp
);

1158 
	}
}

1177 
HAL_StusTy³Def
 
	$HAL_RTCEx_S‘Cßr£C®ib
(
RTC_HªdËTy³Def
* 
h¹c
, 
ušt32_t
 
C®ibSign
, ušt32_ˆ
V®ue
)

1180 
	`as£¹_·¿m
(
	`IS_RTC_CALIB_SIGN
(
C®ibSign
));

1181 
	`as£¹_·¿m
(
	`IS_RTC_CALIB_VALUE
(
V®ue
));

1184 
	`__HAL_LOCK
(
h¹c
);

1186 
h¹c
->
S‹
 = 
HAL_RTC_STATE_BUSY
;

1189 
	`__HAL_RTC_WRITEPROTECTION_DISABLE
(
h¹c
);

1192 if(
	`RTC_EÁ”In™Mode
(
h¹c
è!ð
HAL_OK
)

1195 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

1198 
h¹c
->
S‹
 = 
HAL_RTC_STATE_ERROR
;

1201 
	`__HAL_UNLOCK
(
h¹c
);

1203  
HAL_ERROR
;

1208 
	`__HAL_RTC_COARSE_CALIB_ENABLE
(
h¹c
);

1211 
h¹c
->
In¡ªû
->
CALIBR
 = (
ušt32_t
)(
C®ibSign
|
V®ue
);

1214 
h¹c
->
In¡ªû
->
ISR
 &ð(
ušt32_t
)~
RTC_ISR_INIT
;

1218 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

1221 
h¹c
->
S‹
 = 
HAL_RTC_STATE_READY
;

1224 
	`__HAL_UNLOCK
(
h¹c
);

1226  
HAL_OK
;

1227 
	}
}

1235 
HAL_StusTy³Def
 
	$HAL_RTCEx_D—ùiv©eCßr£C®ib
(
RTC_HªdËTy³Def
* 
h¹c
)

1238 
	`__HAL_LOCK
(
h¹c
);

1240 
h¹c
->
S‹
 = 
HAL_RTC_STATE_BUSY
;

1243 
	`__HAL_RTC_WRITEPROTECTION_DISABLE
(
h¹c
);

1246 if(
	`RTC_EÁ”In™Mode
(
h¹c
è!ð
HAL_OK
)

1249 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

1252 
h¹c
->
S‹
 = 
HAL_RTC_STATE_ERROR
;

1255 
	`__HAL_UNLOCK
(
h¹c
);

1257  
HAL_ERROR
;

1262 
	`__HAL_RTC_COARSE_CALIB_DISABLE
(
h¹c
);

1265 
h¹c
->
In¡ªû
->
ISR
 &ð(
ušt32_t
)~
RTC_ISR_INIT
;

1269 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

1272 
h¹c
->
S‹
 = 
HAL_RTC_STATE_READY
;

1275 
	`__HAL_UNLOCK
(
h¹c
);

1277  
HAL_OK
;

1278 
	}
}

1300 
HAL_StusTy³Def
 
	$HAL_RTCEx_S‘SmoÙhC®ib
(
RTC_HªdËTy³Def
* 
h¹c
, 
ušt32_t
 
SmoÙhC®ibP”iod
, ušt32_ˆ
SmoÙhC®ibPlusPul£s
, ušt32_ˆ
SmouthC®ibMšusPul£sV®ue
)

1302 
ušt32_t
 
tick¡¬t
 = 0U;

1305 
	`as£¹_·¿m
(
	`IS_RTC_SMOOTH_CALIB_PERIOD
(
SmoÙhC®ibP”iod
));

1306 
	`as£¹_·¿m
(
	`IS_RTC_SMOOTH_CALIB_PLUS
(
SmoÙhC®ibPlusPul£s
));

1307 
	`as£¹_·¿m
(
	`IS_RTC_SMOOTH_CALIB_MINUS
(
SmouthC®ibMšusPul£sV®ue
));

1310 
	`__HAL_LOCK
(
h¹c
);

1312 
h¹c
->
S‹
 = 
HAL_RTC_STATE_BUSY
;

1315 
	`__HAL_RTC_WRITEPROTECTION_DISABLE
(
h¹c
);

1318 if((
h¹c
->
In¡ªû
->
ISR
 & 
RTC_ISR_RECALPF
è!ð
RESET
)

1321 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1324 (
h¹c
->
In¡ªû
->
ISR
 & 
RTC_ISR_RECALPF
è!ð
RESET
)

1326 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RTC_TIMEOUT_VALUE
)

1329 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

1332 
h¹c
->
S‹
 = 
HAL_RTC_STATE_TIMEOUT
;

1335 
	`__HAL_UNLOCK
(
h¹c
);

1337  
HAL_TIMEOUT
;

1343 
h¹c
->
In¡ªû
->
CALR
 = (
ušt32_t
)((ušt32_t)
SmoÙhC®ibP”iod
 | (ušt32_t)
SmoÙhC®ibPlusPul£s
 | (ušt32_t)
SmouthC®ibMšusPul£sV®ue
);

1346 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

1349 
h¹c
->
S‹
 = 
HAL_RTC_STATE_READY
;

1352 
	`__HAL_UNLOCK
(
h¹c
);

1354  
HAL_OK
;

1355 
	}
}

1370 
HAL_StusTy³Def
 
	$HAL_RTCEx_S‘SynchroShiá
(
RTC_HªdËTy³Def
* 
h¹c
, 
ušt32_t
 
ShiáAdd1S
, ušt32_ˆ
ShiáSubFS
)

1372 
ušt32_t
 
tick¡¬t
 = 0U;

1375 
	`as£¹_·¿m
(
	`IS_RTC_SHIFT_ADD1S
(
ShiáAdd1S
));

1376 
	`as£¹_·¿m
(
	`IS_RTC_SHIFT_SUBFS
(
ShiáSubFS
));

1379 
	`__HAL_LOCK
(
h¹c
);

1381 
h¹c
->
S‹
 = 
HAL_RTC_STATE_BUSY
;

1384 
	`__HAL_RTC_WRITEPROTECTION_DISABLE
(
h¹c
);

1387 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1390 (
h¹c
->
In¡ªû
->
ISR
 & 
RTC_ISR_SHPF
è!ð
RESET
)

1392 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RTC_TIMEOUT_VALUE
)

1395 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

1397 
h¹c
->
S‹
 = 
HAL_RTC_STATE_TIMEOUT
;

1400 
	`__HAL_UNLOCK
(
h¹c
);

1402  
HAL_TIMEOUT
;

1407 if((
h¹c
->
In¡ªû
->
CR
 & 
RTC_CR_REFCKON
è=ð
RESET
)

1410 
h¹c
->
In¡ªû
->
SHIFTR
 = (
ušt32_t
)(ušt32_t)(
ShiáSubFS
è| (ušt32_t)(
ShiáAdd1S
);

1413 if((
h¹c
->
In¡ªû
->
CR
 & 
RTC_CR_BYPSHAD
è=ð
RESET
)

1415 if(
	`HAL_RTC_Wa™FÜSynchro
(
h¹c
è!ð
HAL_OK
)

1418 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

1420 
h¹c
->
S‹
 = 
HAL_RTC_STATE_ERROR
;

1423 
	`__HAL_UNLOCK
(
h¹c
);

1425  
HAL_ERROR
;

1432 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

1435 
h¹c
->
S‹
 = 
HAL_RTC_STATE_ERROR
;

1438 
	`__HAL_UNLOCK
(
h¹c
);

1440  
HAL_ERROR
;

1444 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

1447 
h¹c
->
S‹
 = 
HAL_RTC_STATE_READY
;

1450 
	`__HAL_UNLOCK
(
h¹c
);

1452  
HAL_OK
;

1453 
	}
}

1465 
HAL_StusTy³Def
 
	$HAL_RTCEx_S‘C®ib¿tiÚOutPut
(
RTC_HªdËTy³Def
* 
h¹c
, 
ušt32_t
 
C®ibOuut
)

1468 
	`as£¹_·¿m
(
	`IS_RTC_CALIB_OUTPUT
(
C®ibOuut
));

1471 
	`__HAL_LOCK
(
h¹c
);

1473 
h¹c
->
S‹
 = 
HAL_RTC_STATE_BUSY
;

1476 
	`__HAL_RTC_WRITEPROTECTION_DISABLE
(
h¹c
);

1479 
h¹c
->
In¡ªû
->
CR
 &ð(
ušt32_t
)~
RTC_CR_COSEL
;

1482 
h¹c
->
In¡ªû
->
CR
 |ð(
ušt32_t
)
C®ibOuut
;

1484 
	`__HAL_RTC_CALIBRATION_OUTPUT_ENABLE
(
h¹c
);

1487 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

1490 
h¹c
->
S‹
 = 
HAL_RTC_STATE_READY
;

1493 
	`__HAL_UNLOCK
(
h¹c
);

1495  
HAL_OK
;

1496 
	}
}

1504 
HAL_StusTy³Def
 
	$HAL_RTCEx_D—ùiv©eC®ib¿tiÚOutPut
(
RTC_HªdËTy³Def
* 
h¹c
)

1507 
	`__HAL_LOCK
(
h¹c
);

1509 
h¹c
->
S‹
 = 
HAL_RTC_STATE_BUSY
;

1512 
	`__HAL_RTC_WRITEPROTECTION_DISABLE
(
h¹c
);

1514 
	`__HAL_RTC_CALIBRATION_OUTPUT_DISABLE
(
h¹c
);

1517 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

1520 
h¹c
->
S‹
 = 
HAL_RTC_STATE_READY
;

1523 
	`__HAL_UNLOCK
(
h¹c
);

1525  
HAL_OK
;

1526 
	}
}

1534 
HAL_StusTy³Def
 
	$HAL_RTCEx_S‘RefClock
(
RTC_HªdËTy³Def
* 
h¹c
)

1537 
	`__HAL_LOCK
(
h¹c
);

1539 
h¹c
->
S‹
 = 
HAL_RTC_STATE_BUSY
;

1542 
	`__HAL_RTC_WRITEPROTECTION_DISABLE
(
h¹c
);

1545 if(
	`RTC_EÁ”In™Mode
(
h¹c
è!ð
HAL_OK
)

1548 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

1551 
h¹c
->
S‹
 = 
HAL_RTC_STATE_ERROR
;

1554 
	`__HAL_UNLOCK
(
h¹c
);

1556  
HAL_ERROR
;

1560 
	`__HAL_RTC_CLOCKREF_DETECTION_ENABLE
(
h¹c
);

1563 
h¹c
->
In¡ªû
->
ISR
 &ð(
ušt32_t
)~
RTC_ISR_INIT
;

1567 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

1570 
h¹c
->
S‹
 = 
HAL_RTC_STATE_READY
;

1573 
	`__HAL_UNLOCK
(
h¹c
);

1575  
HAL_OK
;

1576 
	}
}

1584 
HAL_StusTy³Def
 
	$HAL_RTCEx_D—ùiv©eRefClock
(
RTC_HªdËTy³Def
* 
h¹c
)

1587 
	`__HAL_LOCK
(
h¹c
);

1589 
h¹c
->
S‹
 = 
HAL_RTC_STATE_BUSY
;

1592 
	`__HAL_RTC_WRITEPROTECTION_DISABLE
(
h¹c
);

1595 if(
	`RTC_EÁ”In™Mode
(
h¹c
è!ð
HAL_OK
)

1598 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

1601 
h¹c
->
S‹
 = 
HAL_RTC_STATE_ERROR
;

1604 
	`__HAL_UNLOCK
(
h¹c
);

1606  
HAL_ERROR
;

1610 
	`__HAL_RTC_CLOCKREF_DETECTION_DISABLE
(
h¹c
);

1613 
h¹c
->
In¡ªû
->
ISR
 &ð(
ušt32_t
)~
RTC_ISR_INIT
;

1617 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

1620 
h¹c
->
S‹
 = 
HAL_RTC_STATE_READY
;

1623 
	`__HAL_UNLOCK
(
h¹c
);

1625  
HAL_OK
;

1626 
	}
}

1636 
HAL_StusTy³Def
 
	$HAL_RTCEx_EÇbËBy·ssShadow
(
RTC_HªdËTy³Def
* 
h¹c
)

1639 
	`__HAL_LOCK
(
h¹c
);

1641 
h¹c
->
S‹
 = 
HAL_RTC_STATE_BUSY
;

1644 
	`__HAL_RTC_WRITEPROTECTION_DISABLE
(
h¹c
);

1647 
h¹c
->
In¡ªû
->
CR
 |ð(
ušt8_t
)
RTC_CR_BYPSHAD
;

1650 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

1653 
h¹c
->
S‹
 = 
HAL_RTC_STATE_READY
;

1656 
	`__HAL_UNLOCK
(
h¹c
);

1658  
HAL_OK
;

1659 
	}
}

1669 
HAL_StusTy³Def
 
	$HAL_RTCEx_Di§bËBy·ssShadow
(
RTC_HªdËTy³Def
* 
h¹c
)

1672 
	`__HAL_LOCK
(
h¹c
);

1674 
h¹c
->
S‹
 = 
HAL_RTC_STATE_BUSY
;

1677 
	`__HAL_RTC_WRITEPROTECTION_DISABLE
(
h¹c
);

1680 
h¹c
->
In¡ªû
->
CR
 &ð(
ušt8_t
)~
RTC_CR_BYPSHAD
;

1683 
	`__HAL_RTC_WRITEPROTECTION_ENABLE
(
h¹c
);

1686 
h¹c
->
S‹
 = 
HAL_RTC_STATE_READY
;

1689 
	`__HAL_UNLOCK
(
h¹c
);

1691  
HAL_OK
;

1692 
	}
}

1719 
__w—k
 
	$HAL_RTCEx_AÏrmBEv’tC®lback
(
RTC_HªdËTy³Def
 *
h¹c
)

1722 
	`UNUSED
(
h¹c
);

1726 
	}
}

1735 
HAL_StusTy³Def
 
	$HAL_RTCEx_PÞlFÜAÏrmBEv’t
(
RTC_HªdËTy³Def
 *
h¹c
, 
ušt32_t
 
Timeout
)

1737 
ušt32_t
 
tick¡¬t
 = 0U;

1740 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1742 
	`__HAL_RTC_ALARM_GET_FLAG
(
h¹c
, 
RTC_FLAG_ALRBF
è=ð
RESET
)

1744 if(
Timeout
 !ð
HAL_MAX_DELAY
)

1746 if((
Timeout
 =ð0U)||((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > Timeout))

1748 
h¹c
->
S‹
 = 
HAL_RTC_STATE_TIMEOUT
;

1749  
HAL_TIMEOUT
;

1755 
	`__HAL_RTC_ALARM_CLEAR_FLAG
(
h¹c
, 
RTC_FLAG_ALRBF
);

1758 
h¹c
->
S‹
 = 
HAL_RTC_STATE_READY
;

1760  
HAL_OK
;

1761 
	}
}

	@Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_spi.c

154 
	~"¡m32f4xx_h®.h
"

163 #ifdeà
HAL_SPI_MODULE_ENABLED


170 
	#SPI_DEFAULT_TIMEOUT
 100U

	)

181 
SPI_DMAT¿nsm™C¶t
(
DMA_HªdËTy³Def
 *
hdma
);

182 
SPI_DMAReûiveC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

183 
SPI_DMAT¿nsm™ReûiveC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

184 
SPI_DMAH®fT¿nsm™C¶t
(
DMA_HªdËTy³Def
 *
hdma
);

185 
SPI_DMAH®fReûiveC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

186 
SPI_DMAH®fT¿nsm™ReûiveC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

187 
SPI_DMAE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
);

188 
SPI_DMAAbÜtOnE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
);

189 
SPI_DMATxAbÜtC®lback
(
DMA_HªdËTy³Def
 *
hdma
);

190 
SPI_DMARxAbÜtC®lback
(
DMA_HªdËTy³Def
 *
hdma
);

191 
HAL_StusTy³Def
 
SPI_Wa™FÏgS‹UÁžTimeout
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt32_t
 
FÏg
, ušt32_ˆ
S‹
, ušt32_ˆ
Timeout
, ušt32_ˆ
Tick¡¬t
);

192 
SPI_TxISR_8BIT
(
__SPI_HªdËTy³Def
 *
h¥i
);

193 
SPI_TxISR_16BIT
(
__SPI_HªdËTy³Def
 *
h¥i
);

194 
SPI_RxISR_8BIT
(
__SPI_HªdËTy³Def
 *
h¥i
);

195 
SPI_RxISR_16BIT
(
__SPI_HªdËTy³Def
 *
h¥i
);

196 
SPI_2lšesRxISR_8BIT
(
__SPI_HªdËTy³Def
 *
h¥i
);

197 
SPI_2lšesTxISR_8BIT
(
__SPI_HªdËTy³Def
 *
h¥i
);

198 
SPI_2lšesTxISR_16BIT
(
__SPI_HªdËTy³Def
 *
h¥i
);

199 
SPI_2lšesRxISR_16BIT
(
__SPI_HªdËTy³Def
 *
h¥i
);

200 #ià(
USE_SPI_CRC
 != 0U)

201 
SPI_RxISR_8BITCRC
(
__SPI_HªdËTy³Def
 *
h¥i
);

202 
SPI_RxISR_16BITCRC
(
__SPI_HªdËTy³Def
 *
h¥i
);

203 
SPI_2lšesRxISR_8BITCRC
(
__SPI_HªdËTy³Def
 *
h¥i
);

204 
SPI_2lšesRxISR_16BITCRC
(
__SPI_HªdËTy³Def
 *
h¥i
);

206 
SPI_AbÜtRx_ISR
(
SPI_HªdËTy³Def
 *
h¥i
);

207 
SPI_AbÜtTx_ISR
(
SPI_HªdËTy³Def
 *
h¥i
);

208 
SPI_Clo£RxTx_ISR
(
SPI_HªdËTy³Def
 *
h¥i
);

209 
SPI_Clo£Rx_ISR
(
SPI_HªdËTy³Def
 *
h¥i
);

210 
SPI_Clo£Tx_ISR
(
SPI_HªdËTy³Def
 *
h¥i
);

211 
HAL_StusTy³Def
 
SPI_CheckFÏg_BSY
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt32_t
 
Timeout
, ušt32_ˆ
Tick¡¬t
);

261 
HAL_StusTy³Def
 
	$HAL_SPI_In™
(
SPI_HªdËTy³Def
 *
h¥i
)

264 if(
h¥i
 =ð
NULL
)

266  
HAL_ERROR
;

270 
	`as£¹_·¿m
(
	`IS_SPI_ALL_INSTANCE
(
h¥i
->
In¡ªû
));

271 
	`as£¹_·¿m
(
	`IS_SPI_MODE
(
h¥i
->
In™
.
Mode
));

272 
	`as£¹_·¿m
(
	`IS_SPI_DIRECTION
(
h¥i
->
In™
.
DœeùiÚ
));

273 
	`as£¹_·¿m
(
	`IS_SPI_DATASIZE
(
h¥i
->
In™
.
D©aSize
));

274 
	`as£¹_·¿m
(
	`IS_SPI_NSS
(
h¥i
->
In™
.
NSS
));

275 
	`as£¹_·¿m
(
	`IS_SPI_BAUDRATE_PRESCALER
(
h¥i
->
In™
.
BaudR©eP»sÿËr
));

276 
	`as£¹_·¿m
(
	`IS_SPI_FIRST_BIT
(
h¥i
->
In™
.
Fœ¡B™
));

277 
	`as£¹_·¿m
(
	`IS_SPI_TIMODE
(
h¥i
->
In™
.
TIMode
));

278 if(
h¥i
->
In™
.
TIMode
 =ð
SPI_TIMODE_DISABLE
)

280 
	`as£¹_·¿m
(
	`IS_SPI_CPOL
(
h¥i
->
In™
.
CLKPÞ¬™y
));

281 
	`as£¹_·¿m
(
	`IS_SPI_CPHA
(
h¥i
->
In™
.
CLKPha£
));

283 #ià(
USE_SPI_CRC
 != 0U)

284 
	`as£¹_·¿m
(
	`IS_SPI_CRC_CALCULATION
(
h¥i
->
In™
.
CRCC®cuÏtiÚ
));

285 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

287 
	`as£¹_·¿m
(
	`IS_SPI_CRC_POLYNOMIAL
(
h¥i
->
In™
.
CRCPÞynomŸl
));

290 
h¥i
->
In™
.
CRCC®cuÏtiÚ
 = 
SPI_CRCCALCULATION_DISABLE
;

293 if(
h¥i
->
S‹
 =ð
HAL_SPI_STATE_RESET
)

296 
h¥i
->
Lock
 = 
HAL_UNLOCKED
;

299 
	`HAL_SPI_M¥In™
(
h¥i
);

302 
h¥i
->
S‹
 = 
HAL_SPI_STATE_BUSY
;

305 
	`__HAL_SPI_DISABLE
(
h¥i
);

310 
	`WRITE_REG
(
h¥i
->
In¡ªû
->
CR1
, (h¥i->
In™
.
Mode
 | h¥i->In™.
DœeùiÚ
 | h¥i->In™.
D©aSize
 |

311 
h¥i
->
In™
.
CLKPÞ¬™y
 | h¥i->In™.
CLKPha£
 | (h¥i->In™.
NSS
 & 
SPI_CR1_SSM
) |

312 
h¥i
->
In™
.
BaudR©eP»sÿËr
 | h¥i->In™.
Fœ¡B™
 | h¥i->In™.
CRCC®cuÏtiÚ
) );

315 
	`WRITE_REG
(
h¥i
->
In¡ªû
->
CR2
, (((h¥i->
In™
.
NSS
 >> 16Uè& 
SPI_CR2_SSOE
è| h¥i->In™.
TIMode
));

317 #ià(
USE_SPI_CRC
 != 0U)

320 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

322 
	`WRITE_REG
(
h¥i
->
In¡ªû
->
CRCPR
, h¥i->
In™
.
CRCPÞynomŸl
);

326 #ià
	`defšed
(
SPI_I2SCFGR_I2SMOD
)

328 
	`CLEAR_BIT
(
h¥i
->
In¡ªû
->
I2SCFGR
, 
SPI_I2SCFGR_I2SMOD
);

331 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_NONE
;

332 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

334  
HAL_OK
;

335 
	}
}

343 
HAL_StusTy³Def
 
	$HAL_SPI_DeIn™
(
SPI_HªdËTy³Def
 *
h¥i
)

346 if(
h¥i
 =ð
NULL
)

348  
HAL_ERROR
;

352 
	`as£¹_·¿m
(
	`IS_SPI_ALL_INSTANCE
(
h¥i
->
In¡ªû
));

354 
h¥i
->
S‹
 = 
HAL_SPI_STATE_BUSY
;

357 
	`__HAL_SPI_DISABLE
(
h¥i
);

360 
	`HAL_SPI_M¥DeIn™
(
h¥i
);

362 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_NONE
;

363 
h¥i
->
S‹
 = 
HAL_SPI_STATE_RESET
;

366 
	`__HAL_UNLOCK
(
h¥i
);

368  
HAL_OK
;

369 
	}
}

377 
__w—k
 
	$HAL_SPI_M¥In™
(
SPI_HªdËTy³Def
 *
h¥i
)

380 
	`UNUSED
(
h¥i
);

384 
	}
}

392 
__w—k
 
	$HAL_SPI_M¥DeIn™
(
SPI_HªdËTy³Def
 *
h¥i
)

395 
	`UNUSED
(
h¥i
);

399 
	}
}

447 
HAL_StusTy³Def
 
	$HAL_SPI_T¿nsm™
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
)

449 
ušt32_t
 
tick¡¬t
 = 0U;

450 
HAL_StusTy³Def
 
”rÜcode
 = 
HAL_OK
;

453 
	`as£¹_·¿m
(
	`IS_SPI_DIRECTION_2LINES_OR_1LINE
(
h¥i
->
In™
.
DœeùiÚ
));

456 
	`__HAL_LOCK
(
h¥i
);

459 
tick¡¬t
 = 
	`HAL_G‘Tick
();

461 if(
h¥i
->
S‹
 !ð
HAL_SPI_STATE_READY
)

463 
”rÜcode
 = 
HAL_BUSY
;

464 
”rÜ
;

467 if((
pD©a
 =ð
NULL
 ) || (
Size
 == 0))

469 
”rÜcode
 = 
HAL_ERROR
;

470 
”rÜ
;

474 
h¥i
->
S‹
 = 
HAL_SPI_STATE_BUSY_TX
;

475 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_NONE
;

476 
h¥i
->
pTxBuffPŒ
 = (
ušt8_t
 *)
pD©a
;

477 
h¥i
->
TxXãrSize
 = 
Size
;

478 
h¥i
->
TxXãrCouÁ
 = 
Size
;

481 
h¥i
->
pRxBuffPŒ
 = (
ušt8_t
 *)
NULL
;

482 
h¥i
->
RxXãrSize
 = 0U;

483 
h¥i
->
RxXãrCouÁ
 = 0U;

484 
h¥i
->
TxISR
 = 
NULL
;

485 
h¥i
->
RxISR
 = 
NULL
;

488 if(
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_1LINE
)

490 
	`SPI_1LINE_TX
(
h¥i
);

493 #ià(
USE_SPI_CRC
 != 0U)

495 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

497 
	`SPI_RESET_CRC
(
h¥i
);

502 if((
h¥i
->
In¡ªû
->
CR1
 & 
SPI_CR1_SPE
) != SPI_CR1_SPE)

505 
	`__HAL_SPI_ENABLE
(
h¥i
);

509 if(
h¥i
->
In™
.
D©aSize
 =ð
SPI_DATASIZE_16BIT
)

511 if((
h¥i
->
In™
.
Mode
 =ð
SPI_MODE_SLAVE
è|| (h¥i->
TxXãrCouÁ
 == 0x01))

513 
h¥i
->
In¡ªû
->
DR
 = *((
ušt16_t
 *)
pD©a
);

514 
pD©a
 +ð(
ušt16_t
);

515 
h¥i
->
TxXãrCouÁ
--;

518 
h¥i
->
TxXãrCouÁ
 > 0U)

521 if(
	`__HAL_SPI_GET_FLAG
(
h¥i
, 
SPI_FLAG_TXE
))

523 
h¥i
->
In¡ªû
->
DR
 = *((
ušt16_t
 *)
pD©a
);

524 
pD©a
 +ð(
ušt16_t
);

525 
h¥i
->
TxXãrCouÁ
--;

530 if((
Timeout
 =ð0Uè|| ((Timeouˆ!ð
HAL_MAX_DELAY
è&& ((
	`HAL_G‘Tick
()-
tick¡¬t
) >= Timeout)))

532 
”rÜcode
 = 
HAL_TIMEOUT
;

533 
”rÜ
;

541 if((
h¥i
->
In™
.
Mode
 =ð
SPI_MODE_SLAVE
)|| (h¥i->
TxXãrCouÁ
 == 0x01))

543 *((
__IO
 
ušt8_t
*)&
h¥i
->
In¡ªû
->
DR
èð(*
pD©a
);

544 
pD©a
 +ð(
ušt8_t
);

545 
h¥i
->
TxXãrCouÁ
--;

547 
h¥i
->
TxXãrCouÁ
 > 0U)

550 if(
	`__HAL_SPI_GET_FLAG
(
h¥i
, 
SPI_FLAG_TXE
))

552 *((
__IO
 
ušt8_t
*)&
h¥i
->
In¡ªû
->
DR
èð(*
pD©a
);

553 
pD©a
 +ð(
ušt8_t
);

554 
h¥i
->
TxXãrCouÁ
--;

559 if((
Timeout
 =ð0Uè|| ((Timeouˆ!ð
HAL_MAX_DELAY
è&& ((
	`HAL_G‘Tick
()-
tick¡¬t
) >= Timeout)))

561 
”rÜcode
 = 
HAL_TIMEOUT
;

562 
”rÜ
;

569 if(
	`SPI_Wa™FÏgS‹UÁžTimeout
(
h¥i
, 
SPI_FLAG_TXE
, 
SET
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

571 
”rÜcode
 = 
HAL_TIMEOUT
;

572 
”rÜ
;

576 if(
	`SPI_CheckFÏg_BSY
(
h¥i
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

578 
”rÜcode
 = 
HAL_ERROR
;

579 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_FLAG
;

580 
”rÜ
;

584 if(
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_2LINES
)

586 
	`__HAL_SPI_CLEAR_OVRFLAG
(
h¥i
);

588 #ià(
USE_SPI_CRC
 != 0U)

590 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

592 
	`SET_BIT
(
h¥i
->
In¡ªû
->
CR1
, 
SPI_CR1_CRCNEXT
);

596 if(
h¥i
->
E¼ÜCode
 !ð
HAL_SPI_ERROR_NONE
)

598 
”rÜcode
 = 
HAL_ERROR
;

601 
”rÜ
:

602 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

604 
	`__HAL_UNLOCK
(
h¥i
);

605  
”rÜcode
;

606 
	}
}

617 
HAL_StusTy³Def
 
	$HAL_SPI_Reûive
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
)

619 #ià(
USE_SPI_CRC
 != 0U)

620 
__IO
 
ušt16_t
 
tm´eg
 = 0U;

622 
ušt32_t
 
tick¡¬t
 = 0U;

623 
HAL_StusTy³Def
 
”rÜcode
 = 
HAL_OK
;

625 if((
h¥i
->
In™
.
Mode
 =ð
SPI_MODE_MASTER
è&& (h¥i->In™.
DœeùiÚ
 =ð
SPI_DIRECTION_2LINES
))

627 
h¥i
->
S‹
 = 
HAL_SPI_STATE_BUSY_RX
;

629  
	`HAL_SPI_T¿nsm™Reûive
(
h¥i
,
pD©a
,pD©a,
Size
,
Timeout
);

633 
	`__HAL_LOCK
(
h¥i
);

636 
tick¡¬t
 = 
	`HAL_G‘Tick
();

638 if(
h¥i
->
S‹
 !ð
HAL_SPI_STATE_READY
)

640 
”rÜcode
 = 
HAL_BUSY
;

641 
”rÜ
;

644 if((
pD©a
 =ð
NULL
 ) || (
Size
 == 0))

646 
”rÜcode
 = 
HAL_ERROR
;

647 
”rÜ
;

651 
h¥i
->
S‹
 = 
HAL_SPI_STATE_BUSY_RX
;

652 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_NONE
;

653 
h¥i
->
pRxBuffPŒ
 = (
ušt8_t
 *)
pD©a
;

654 
h¥i
->
RxXãrSize
 = 
Size
;

655 
h¥i
->
RxXãrCouÁ
 = 
Size
;

658 
h¥i
->
pTxBuffPŒ
 = (
ušt8_t
 *)
NULL
;

659 
h¥i
->
TxXãrSize
 = 0U;

660 
h¥i
->
TxXãrCouÁ
 = 0U;

661 
h¥i
->
RxISR
 = 
NULL
;

662 
h¥i
->
TxISR
 = 
NULL
;

664 #ià(
USE_SPI_CRC
 != 0U)

666 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

668 
	`SPI_RESET_CRC
(
h¥i
);

670 
h¥i
->
RxXãrCouÁ
--;

675 if(
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_1LINE
)

677 
	`SPI_1LINE_RX
(
h¥i
);

681 if((
h¥i
->
In¡ªû
->
CR1
 & 
SPI_CR1_SPE
) != SPI_CR1_SPE)

684 
	`__HAL_SPI_ENABLE
(
h¥i
);

688 if(
h¥i
->
In™
.
D©aSize
 =ð
SPI_DATASIZE_8BIT
)

691 
h¥i
->
RxXãrCouÁ
 > 0U)

694 if(
	`__HAL_SPI_GET_FLAG
(
h¥i
, 
SPI_FLAG_RXNE
))

697 (* (
ušt8_t
 *)
pD©a
)ð*(
__IO
 ušt8_ˆ*)&
h¥i
->
In¡ªû
->
DR
;

698 
pD©a
 +ð(
ušt8_t
);

699 
h¥i
->
RxXãrCouÁ
--;

704 if((
Timeout
 =ð0Uè|| ((Timeouˆ!ð
HAL_MAX_DELAY
è&& ((
	`HAL_G‘Tick
()-
tick¡¬t
) >= Timeout)))

706 
”rÜcode
 = 
HAL_TIMEOUT
;

707 
”rÜ
;

715 
h¥i
->
RxXãrCouÁ
 > 0U)

718 if(
	`__HAL_SPI_GET_FLAG
(
h¥i
, 
SPI_FLAG_RXNE
))

720 *((
ušt16_t
*)
pD©a
èð
h¥i
->
In¡ªû
->
DR
;

721 
pD©a
 +ð(
ušt16_t
);

722 
h¥i
->
RxXãrCouÁ
--;

727 if((
Timeout
 =ð0Uè|| ((Timeouˆ!ð
HAL_MAX_DELAY
è&& ((
	`HAL_G‘Tick
()-
tick¡¬t
) >= Timeout)))

729 
”rÜcode
 = 
HAL_TIMEOUT
;

730 
”rÜ
;

736 #ià(
USE_SPI_CRC
 != 0U)

738 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

741 
	`SET_BIT
(
h¥i
->
In¡ªû
->
CR1
, 
SPI_CR1_CRCNEXT
);

744 if(
	`SPI_Wa™FÏgS‹UÁžTimeout
(
h¥i
, 
SPI_FLAG_RXNE
, 
SET
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

747 
”rÜcode
 = 
HAL_TIMEOUT
;

748 
”rÜ
;

752 if(
h¥i
->
In™
.
D©aSize
 =ð
SPI_DATASIZE_16BIT
)

754 *((
ušt16_t
*)
pD©a
èð
h¥i
->
In¡ªû
->
DR
;

759 (*(
ušt8_t
 *)
pD©a
èð*(
__IO
 ušt8_ˆ*)&
h¥i
->
In¡ªû
->
DR
;

763 if(
	`SPI_Wa™FÏgS‹UÁžTimeout
(
h¥i
, 
SPI_FLAG_RXNE
, 
SET
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

765 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_CRC
);

766 
”rÜcode
 = 
HAL_TIMEOUT
;

767 
”rÜ
;

771 
tm´eg
 = 
h¥i
->
In¡ªû
->
DR
;

773 
	`UNUSED
(
tm´eg
);

778 if((
h¥i
->
In™
.
Mode
 =ð
SPI_MODE_MASTER
)&&((h¥i->In™.
DœeùiÚ
 =ð
SPI_DIRECTION_1LINE
)||(h¥i->In™.DœeùiÚ =ð
SPI_DIRECTION_2LINES_RXONLY
)))

781 
	`__HAL_SPI_DISABLE
(
h¥i
);

784 #ià(
USE_SPI_CRC
 != 0U)

786 if(
	`__HAL_SPI_GET_FLAG
(
h¥i
, 
SPI_FLAG_CRCERR
))

788 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_CRC
);

789 
	`__HAL_SPI_CLEAR_CRCERRFLAG
(
h¥i
);

793 if(
h¥i
->
E¼ÜCode
 !ð
HAL_SPI_ERROR_NONE
)

795 
”rÜcode
 = 
HAL_ERROR
;

798 
”rÜ
 :

799 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

800 
	`__HAL_UNLOCK
(
h¥i
);

801  
”rÜcode
;

802 
	}
}

814 
HAL_StusTy³Def
 
	$HAL_SPI_T¿nsm™Reûive
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pTxD©a
, ušt8_ˆ*
pRxD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
)

816 
ušt32_t
 
tmp
 = 0U, 
tmp1
 = 0U;

817 #ià(
USE_SPI_CRC
 != 0U)

818 
__IO
 
ušt16_t
 
tm´eg1
 = 0U;

820 
ušt32_t
 
tick¡¬t
 = 0U;

822 
ušt32_t
 
tx®lowed
 = 1U;

823 
HAL_StusTy³Def
 
”rÜcode
 = 
HAL_OK
;

826 
	`as£¹_·¿m
(
	`IS_SPI_DIRECTION_2LINES
(
h¥i
->
In™
.
DœeùiÚ
));

829 
	`__HAL_LOCK
(
h¥i
);

832 
tick¡¬t
 = 
	`HAL_G‘Tick
();

834 
tmp
 = 
h¥i
->
S‹
;

835 
tmp1
 = 
h¥i
->
In™
.
Mode
;

837 if(!((
tmp
 =ð
HAL_SPI_STATE_READY
) || \

838 ((
tmp1
 =ð
SPI_MODE_MASTER
è&& (
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_2LINES
è&& (
tmp
 =ð
HAL_SPI_STATE_BUSY_RX
))))

840 
”rÜcode
 = 
HAL_BUSY
;

841 
”rÜ
;

844 if((
pTxD©a
 =ð
NULL
è|| (
pRxD©a
 =ðNULLè|| (
Size
 == 0))

846 
”rÜcode
 = 
HAL_ERROR
;

847 
”rÜ
;

851 if(
h¥i
->
S‹
 =ð
HAL_SPI_STATE_READY
)

853 
h¥i
->
S‹
 = 
HAL_SPI_STATE_BUSY_TX_RX
;

857 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_NONE
;

858 
h¥i
->
pRxBuffPŒ
 = (
ušt8_t
 *)
pRxD©a
;

859 
h¥i
->
RxXãrCouÁ
 = 
Size
;

860 
h¥i
->
RxXãrSize
 = 
Size
;

861 
h¥i
->
pTxBuffPŒ
 = (
ušt8_t
 *)
pTxD©a
;

862 
h¥i
->
TxXãrCouÁ
 = 
Size
;

863 
h¥i
->
TxXãrSize
 = 
Size
;

866 
h¥i
->
RxISR
 = 
NULL
;

867 
h¥i
->
TxISR
 = 
NULL
;

869 #ià(
USE_SPI_CRC
 != 0U)

871 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

873 
	`SPI_RESET_CRC
(
h¥i
);

878 if((
h¥i
->
In¡ªû
->
CR1
 &
SPI_CR1_SPE
) != SPI_CR1_SPE)

881 
	`__HAL_SPI_ENABLE
(
h¥i
);

885 if(
h¥i
->
In™
.
D©aSize
 =ð
SPI_DATASIZE_16BIT
)

887 if((
h¥i
->
In™
.
Mode
 =ð
SPI_MODE_SLAVE
è|| (h¥i->
TxXãrCouÁ
 == 0x01U))

889 
h¥i
->
In¡ªû
->
DR
 = *((
ušt16_t
 *)
pTxD©a
);

890 
pTxD©a
 +ð(
ušt16_t
);

891 
h¥i
->
TxXãrCouÁ
--;

893 (
h¥i
->
TxXãrCouÁ
 > 0Uè|| (h¥i->
RxXãrCouÁ
 > 0U))

896 if(
tx®lowed
 && (
h¥i
->
TxXãrCouÁ
 > 0Uè&& (
	`__HAL_SPI_GET_FLAG
(h¥i, 
SPI_FLAG_TXE
)))

898 
h¥i
->
In¡ªû
->
DR
 = *((
ušt16_t
 *)
pTxD©a
);

899 
pTxD©a
 +ð(
ušt16_t
);

900 
h¥i
->
TxXãrCouÁ
--;

902 
tx®lowed
 = 0U;

904 #ià(
USE_SPI_CRC
 != 0U)

906 if((
h¥i
->
TxXãrCouÁ
 =ð0Uè&& (h¥i->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
))

908 
	`SET_BIT
(
h¥i
->
In¡ªû
->
CR1
, 
SPI_CR1_CRCNEXT
);

914 if((
h¥i
->
RxXãrCouÁ
 > 0Uè&& (
	`__HAL_SPI_GET_FLAG
(h¥i, 
SPI_FLAG_RXNE
)))

916 *((
ušt16_t
 *)
pRxD©a
èð
h¥i
->
In¡ªû
->
DR
;

917 
pRxD©a
 +ð(
ušt16_t
);

918 
h¥i
->
RxXãrCouÁ
--;

920 
tx®lowed
 = 1U;

922 if((
Timeout
 !ð
HAL_MAX_DELAY
è&& ((
	`HAL_G‘Tick
()-
tick¡¬t
) >= Timeout))

924 
”rÜcode
 = 
HAL_TIMEOUT
;

925 
”rÜ
;

932 if((
h¥i
->
In™
.
Mode
 =ð
SPI_MODE_SLAVE
è|| (h¥i->
TxXãrCouÁ
 == 0x01U))

934 *((
__IO
 
ušt8_t
*)&
h¥i
->
In¡ªû
->
DR
èð(*
pTxD©a
);

935 
pTxD©a
 +ð(
ušt8_t
);

936 
h¥i
->
TxXãrCouÁ
--;

938 (
h¥i
->
TxXãrCouÁ
 > 0Uè|| (h¥i->
RxXãrCouÁ
 > 0U))

941 if(
tx®lowed
 && (
h¥i
->
TxXãrCouÁ
 > 0Uè&& (
	`__HAL_SPI_GET_FLAG
(h¥i, 
SPI_FLAG_TXE
)))

943 *(
__IO
 
ušt8_t
 *)&
h¥i
->
In¡ªû
->
DR
 = (*
pTxD©a
++);

944 
h¥i
->
TxXãrCouÁ
--;

946 
tx®lowed
 = 0U;

948 #ià(
USE_SPI_CRC
 != 0U)

950 if((
h¥i
->
TxXãrCouÁ
 =ð0Uè&& (h¥i->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
))

952 
	`SET_BIT
(
h¥i
->
In¡ªû
->
CR1
, 
SPI_CR1_CRCNEXT
);

958 if((
h¥i
->
RxXãrCouÁ
 > 0Uè&& (
	`__HAL_SPI_GET_FLAG
(h¥i, 
SPI_FLAG_RXNE
)))

960 (*(
ušt8_t
 *)
pRxD©a
++èð
h¥i
->
In¡ªû
->
DR
;

961 
h¥i
->
RxXãrCouÁ
--;

963 
tx®lowed
 = 1U;

965 if((
Timeout
 !ð
HAL_MAX_DELAY
è&& ((
	`HAL_G‘Tick
()-
tick¡¬t
) >= Timeout))

967 
”rÜcode
 = 
HAL_TIMEOUT
;

968 
”rÜ
;

973 #ià(
USE_SPI_CRC
 != 0U)

975 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

978 if(
	`SPI_Wa™FÏgS‹UÁžTimeout
(
h¥i
, 
SPI_FLAG_RXNE
, 
SET
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

981 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_CRC
);

982 
”rÜcode
 = 
HAL_TIMEOUT
;

983 
”rÜ
;

986 
tm´eg1
 = 
h¥i
->
In¡ªû
->
DR
;

988 
	`UNUSED
(
tm´eg1
);

992 if(
	`__HAL_SPI_GET_FLAG
(
h¥i
, 
SPI_FLAG_CRCERR
))

994 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_CRC
);

996 
	`__HAL_SPI_CLEAR_CRCERRFLAG
(
h¥i
);

998 
”rÜcode
 = 
HAL_ERROR
;

1003 if(
	`SPI_Wa™FÏgS‹UÁžTimeout
(
h¥i
, 
SPI_FLAG_TXE
, 
SET
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

1005 
”rÜcode
 = 
HAL_TIMEOUT
;

1006 
”rÜ
;

1010 if(
	`SPI_CheckFÏg_BSY
(
h¥i
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

1012 
”rÜcode
 = 
HAL_ERROR
;

1013 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_FLAG
;

1014 
”rÜ
;

1018 if(
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_2LINES
)

1020 
	`__HAL_SPI_CLEAR_OVRFLAG
(
h¥i
);

1023 
”rÜ
 :

1024 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

1025 
	`__HAL_UNLOCK
(
h¥i
);

1026  
”rÜcode
;

1027 
	}
}

1037 
HAL_StusTy³Def
 
	$HAL_SPI_T¿nsm™_IT
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
)

1039 
HAL_StusTy³Def
 
”rÜcode
 = 
HAL_OK
;

1042 
	`as£¹_·¿m
(
	`IS_SPI_DIRECTION_2LINES_OR_1LINE
(
h¥i
->
In™
.
DœeùiÚ
));

1045 
	`__HAL_LOCK
(
h¥i
);

1047 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0))

1049 
”rÜcode
 = 
HAL_ERROR
;

1050 
”rÜ
;

1053 if(
h¥i
->
S‹
 !ð
HAL_SPI_STATE_READY
)

1055 
”rÜcode
 = 
HAL_BUSY
;

1056 
”rÜ
;

1060 
h¥i
->
S‹
 = 
HAL_SPI_STATE_BUSY_TX
;

1061 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_NONE
;

1062 
h¥i
->
pTxBuffPŒ
 = (
ušt8_t
 *)
pD©a
;

1063 
h¥i
->
TxXãrSize
 = 
Size
;

1064 
h¥i
->
TxXãrCouÁ
 = 
Size
;

1067 
h¥i
->
pRxBuffPŒ
 = (
ušt8_t
 *)
NULL
;

1068 
h¥i
->
RxXãrSize
 = 0U;

1069 
h¥i
->
RxXãrCouÁ
 = 0U;

1070 
h¥i
->
RxISR
 = 
NULL
;

1073 if(
h¥i
->
In™
.
D©aSize
 > 
SPI_DATASIZE_8BIT
 )

1075 
h¥i
->
TxISR
 = 
SPI_TxISR_16BIT
;

1079 
h¥i
->
TxISR
 = 
SPI_TxISR_8BIT
;

1083 if(
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_1LINE
)

1085 
	`SPI_1LINE_TX
(
h¥i
);

1088 #ià(
USE_SPI_CRC
 != 0U)

1090 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

1092 
	`SPI_RESET_CRC
(
h¥i
);

1096 ià(
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_2LINES
)

1099 
	`__HAL_SPI_ENABLE_IT
(
h¥i
, (
SPI_IT_TXE
));

1104 
	`__HAL_SPI_ENABLE_IT
(
h¥i
, (
SPI_IT_TXE
 | 
SPI_IT_ERR
));

1108 if((
h¥i
->
In¡ªû
->
CR1
 &
SPI_CR1_SPE
) != SPI_CR1_SPE)

1111 
	`__HAL_SPI_ENABLE
(
h¥i
);

1114 
”rÜ
 :

1115 
	`__HAL_UNLOCK
(
h¥i
);

1116  
”rÜcode
;

1117 
	}
}

1127 
HAL_StusTy³Def
 
	$HAL_SPI_Reûive_IT
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
)

1129 
HAL_StusTy³Def
 
”rÜcode
 = 
HAL_OK
;

1131 if((
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_2LINES
è&& (h¥i->In™.
Mode
 =ð
SPI_MODE_MASTER
))

1133 
h¥i
->
S‹
 = 
HAL_SPI_STATE_BUSY_RX
;

1135  
	`HAL_SPI_T¿nsm™Reûive_IT
(
h¥i
, 
pD©a
,…D©a, 
Size
);

1139 
	`__HAL_LOCK
(
h¥i
);

1141 if(
h¥i
->
S‹
 !ð
HAL_SPI_STATE_READY
)

1143 
”rÜcode
 = 
HAL_BUSY
;

1144 
”rÜ
;

1147 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0))

1149 
”rÜcode
 = 
HAL_ERROR
;

1150 
”rÜ
;

1154 
h¥i
->
S‹
 = 
HAL_SPI_STATE_BUSY_RX
;

1155 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_NONE
;

1156 
h¥i
->
pRxBuffPŒ
 = (
ušt8_t
 *)
pD©a
;

1157 
h¥i
->
RxXãrSize
 = 
Size
;

1158 
h¥i
->
RxXãrCouÁ
 = 
Size
;

1161 
h¥i
->
pTxBuffPŒ
 = (
ušt8_t
 *)
NULL
;

1162 
h¥i
->
TxXãrSize
 = 0U;

1163 
h¥i
->
TxXãrCouÁ
 = 0U;

1164 
h¥i
->
TxISR
 = 
NULL
;

1167 if(
h¥i
->
In™
.
D©aSize
 > 
SPI_DATASIZE_8BIT
 )

1169 
h¥i
->
RxISR
 = 
SPI_RxISR_16BIT
;

1173 
h¥i
->
RxISR
 = 
SPI_RxISR_8BIT
;

1177 if(
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_1LINE
)

1179 
	`SPI_1LINE_RX
(
h¥i
);

1182 #ià(
USE_SPI_CRC
 != 0U)

1184 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

1186 
	`SPI_RESET_CRC
(
h¥i
);

1191 
	`__HAL_SPI_ENABLE_IT
(
h¥i
, (
SPI_IT_RXNE
 | 
SPI_IT_ERR
));

1198 if((
h¥i
->
In¡ªû
->
CR1
 &
SPI_CR1_SPE
) != SPI_CR1_SPE)

1201 
	`__HAL_SPI_ENABLE
(
h¥i
);

1204 
”rÜ
 :

1206 
	`__HAL_UNLOCK
(
h¥i
);

1207  
”rÜcode
;

1208 
	}
}

1219 
HAL_StusTy³Def
 
	$HAL_SPI_T¿nsm™Reûive_IT
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pTxD©a
, ušt8_ˆ*
pRxD©a
, 
ušt16_t
 
Size
)

1221 
ušt32_t
 
tmp
 = 0U, 
tmp1
 = 0U;

1222 
HAL_StusTy³Def
 
”rÜcode
 = 
HAL_OK
;

1225 
	`as£¹_·¿m
(
	`IS_SPI_DIRECTION_2LINES
(
h¥i
->
In™
.
DœeùiÚ
));

1228 
	`__HAL_LOCK
(
h¥i
);

1230 
tmp
 = 
h¥i
->
S‹
;

1231 
tmp1
 = 
h¥i
->
In™
.
Mode
;

1233 if(!((
tmp
 =ð
HAL_SPI_STATE_READY
) || \

1234 ((
tmp1
 =ð
SPI_MODE_MASTER
è&& (
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_2LINES
è&& (
tmp
 =ð
HAL_SPI_STATE_BUSY_RX
))))

1236 
”rÜcode
 = 
HAL_BUSY
;

1237 
”rÜ
;

1240 if((
pTxD©a
 =ð
NULL
 ) || (
pRxD©a
 =ðNULL ) || (
Size
 == 0))

1242 
”rÜcode
 = 
HAL_ERROR
;

1243 
”rÜ
;

1247 if(
h¥i
->
S‹
 =ð
HAL_SPI_STATE_READY
)

1249 
h¥i
->
S‹
 = 
HAL_SPI_STATE_BUSY_TX_RX
;

1253 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_NONE
;

1254 
h¥i
->
pTxBuffPŒ
 = (
ušt8_t
 *)
pTxD©a
;

1255 
h¥i
->
TxXãrSize
 = 
Size
;

1256 
h¥i
->
TxXãrCouÁ
 = 
Size
;

1257 
h¥i
->
pRxBuffPŒ
 = (
ušt8_t
 *)
pRxD©a
;

1258 
h¥i
->
RxXãrSize
 = 
Size
;

1259 
h¥i
->
RxXãrCouÁ
 = 
Size
;

1262 if(
h¥i
->
In™
.
D©aSize
 > 
SPI_DATASIZE_8BIT
 )

1264 
h¥i
->
RxISR
 = 
SPI_2lšesRxISR_16BIT
;

1265 
h¥i
->
TxISR
 = 
SPI_2lšesTxISR_16BIT
;

1269 
h¥i
->
RxISR
 = 
SPI_2lšesRxISR_8BIT
;

1270 
h¥i
->
TxISR
 = 
SPI_2lšesTxISR_8BIT
;

1273 #ià(
USE_SPI_CRC
 != 0U)

1275 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

1277 
	`SPI_RESET_CRC
(
h¥i
);

1282 
	`__HAL_SPI_ENABLE_IT
(
h¥i
, (
SPI_IT_TXE
 | 
SPI_IT_RXNE
 | 
SPI_IT_ERR
));

1285 if((
h¥i
->
In¡ªû
->
CR1
 &
SPI_CR1_SPE
) != SPI_CR1_SPE)

1288 
	`__HAL_SPI_ENABLE
(
h¥i
);

1291 
”rÜ
 :

1293 
	`__HAL_UNLOCK
(
h¥i
);

1294  
”rÜcode
;

1295 
	}
}

1305 
HAL_StusTy³Def
 
	$HAL_SPI_T¿nsm™_DMA
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
)

1307 
HAL_StusTy³Def
 
”rÜcode
 = 
HAL_OK
;

1310 
	`as£¹_·¿m
(
	`IS_SPI_DIRECTION_2LINES_OR_1LINE
(
h¥i
->
In™
.
DœeùiÚ
));

1313 
	`__HAL_LOCK
(
h¥i
);

1315 if(
h¥i
->
S‹
 !ð
HAL_SPI_STATE_READY
)

1317 
”rÜcode
 = 
HAL_BUSY
;

1318 
”rÜ
;

1321 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0))

1323 
”rÜcode
 = 
HAL_ERROR
;

1324 
”rÜ
;

1328 
h¥i
->
S‹
 = 
HAL_SPI_STATE_BUSY_TX
;

1329 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_NONE
;

1330 
h¥i
->
pTxBuffPŒ
 = (
ušt8_t
 *)
pD©a
;

1331 
h¥i
->
TxXãrSize
 = 
Size
;

1332 
h¥i
->
TxXãrCouÁ
 = 
Size
;

1335 
h¥i
->
pRxBuffPŒ
 = (
ušt8_t
 *)
NULL
;

1336 
h¥i
->
TxISR
 = 
NULL
;

1337 
h¥i
->
RxISR
 = 
NULL
;

1338 
h¥i
->
RxXãrSize
 = 0U;

1339 
h¥i
->
RxXãrCouÁ
 = 0U;

1342 if(
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_1LINE
)

1344 
	`SPI_1LINE_TX
(
h¥i
);

1347 #ià(
USE_SPI_CRC
 != 0U)

1349 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

1351 
	`SPI_RESET_CRC
(
h¥i
);

1356 
h¥i
->
hdm©x
->
XãrH®fC¶tC®lback
 = 
SPI_DMAH®fT¿nsm™C¶t
;

1359 
h¥i
->
hdm©x
->
XãrC¶tC®lback
 = 
SPI_DMAT¿nsm™C¶t
;

1362 
h¥i
->
hdm©x
->
XãrE¼ÜC®lback
 = 
SPI_DMAE¼Ü
;

1365 
h¥i
->
hdm©x
->
XãrAbÜtC®lback
 = 
NULL
;

1368 
	`HAL_DMA_S¹_IT
(
h¥i
->
hdm©x
, (
ušt32_t
)h¥i->
pTxBuffPŒ
, (ušt32_t)&h¥i->
In¡ªû
->
DR
, h¥i->
TxXãrCouÁ
);

1371 if((
h¥i
->
In¡ªû
->
CR1
 &
SPI_CR1_SPE
) != SPI_CR1_SPE)

1374 
	`__HAL_SPI_ENABLE
(
h¥i
);

1378 
	`SET_BIT
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_ERRIE
);

1381 
	`SET_BIT
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_TXDMAEN
);

1383 
”rÜ
 :

1385 
	`__HAL_UNLOCK
(
h¥i
);

1386  
”rÜcode
;

1387 
	}
}

1398 
HAL_StusTy³Def
 
	$HAL_SPI_Reûive_DMA
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
)

1400 
HAL_StusTy³Def
 
”rÜcode
 = 
HAL_OK
;

1402 if((
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_2LINES
)&&(h¥i->In™.
Mode
 =ð
SPI_MODE_MASTER
))

1404 
h¥i
->
S‹
 = 
HAL_SPI_STATE_BUSY_RX
;

1406  
	`HAL_SPI_T¿nsm™Reûive_DMA
(
h¥i
, 
pD©a
,…D©a, 
Size
);

1410 
	`__HAL_LOCK
(
h¥i
);

1412 if(
h¥i
->
S‹
 !ð
HAL_SPI_STATE_READY
)

1414 
”rÜcode
 = 
HAL_BUSY
;

1415 
”rÜ
;

1418 if((
pD©a
 =ð
NULL
è|| (
Size
 == 0))

1420 
”rÜcode
 = 
HAL_ERROR
;

1421 
”rÜ
;

1425 
h¥i
->
S‹
 = 
HAL_SPI_STATE_BUSY_RX
;

1426 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_NONE
;

1427 
h¥i
->
pRxBuffPŒ
 = (
ušt8_t
 *)
pD©a
;

1428 
h¥i
->
RxXãrSize
 = 
Size
;

1429 
h¥i
->
RxXãrCouÁ
 = 
Size
;

1432 
h¥i
->
RxISR
 = 
NULL
;

1433 
h¥i
->
TxISR
 = 
NULL
;

1434 
h¥i
->
TxXãrSize
 = 0U;

1435 
h¥i
->
TxXãrCouÁ
 = 0U;

1438 if(
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_1LINE
)

1440 
	`SPI_1LINE_RX
(
h¥i
);

1443 #ià(
USE_SPI_CRC
 != 0U)

1445 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

1447 
	`SPI_RESET_CRC
(
h¥i
);

1452 
h¥i
->
hdm¬x
->
XãrH®fC¶tC®lback
 = 
SPI_DMAH®fReûiveC¶t
;

1455 
h¥i
->
hdm¬x
->
XãrC¶tC®lback
 = 
SPI_DMAReûiveC¶t
;

1458 
h¥i
->
hdm¬x
->
XãrE¼ÜC®lback
 = 
SPI_DMAE¼Ü
;

1461 
h¥i
->
hdm¬x
->
XãrAbÜtC®lback
 = 
NULL
;

1464 
	`HAL_DMA_S¹_IT
(
h¥i
->
hdm¬x
, (
ušt32_t
)&h¥i->
In¡ªû
->
DR
, (ušt32_t)h¥i->
pRxBuffPŒ
, h¥i->
RxXãrCouÁ
);

1467 if((
h¥i
->
In¡ªû
->
CR1
 &
SPI_CR1_SPE
) != SPI_CR1_SPE)

1470 
	`__HAL_SPI_ENABLE
(
h¥i
);

1474 
	`SET_BIT
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_ERRIE
);

1477 
	`SET_BIT
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_RXDMAEN
);

1479 
”rÜ
:

1481 
	`__HAL_UNLOCK
(
h¥i
);

1482  
”rÜcode
;

1483 
	}
}

1495 
HAL_StusTy³Def
 
	$HAL_SPI_T¿nsm™Reûive_DMA
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt8_t
 *
pTxD©a
, ušt8_ˆ*
pRxD©a
, 
ušt16_t
 
Size
)

1497 
ušt32_t
 
tmp
 = 0U, 
tmp1
 = 0U;

1498 
HAL_StusTy³Def
 
”rÜcode
 = 
HAL_OK
;

1501 
	`as£¹_·¿m
(
	`IS_SPI_DIRECTION_2LINES
(
h¥i
->
In™
.
DœeùiÚ
));

1504 
	`__HAL_LOCK
(
h¥i
);

1506 
tmp
 = 
h¥i
->
S‹
;

1507 
tmp1
 = 
h¥i
->
In™
.
Mode
;

1508 if(!((
tmp
 =ð
HAL_SPI_STATE_READY
) ||

1509 ((
tmp1
 =ð
SPI_MODE_MASTER
è&& (
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_2LINES
è&& (
tmp
 =ð
HAL_SPI_STATE_BUSY_RX
))))

1511 
”rÜcode
 = 
HAL_BUSY
;

1512 
”rÜ
;

1515 if((
pTxD©a
 =ð
NULL
 ) || (
pRxD©a
 =ðNULL ) || (
Size
 == 0))

1517 
”rÜcode
 = 
HAL_ERROR
;

1518 
”rÜ
;

1522 if(
h¥i
->
S‹
 =ð
HAL_SPI_STATE_READY
)

1524 
h¥i
->
S‹
 = 
HAL_SPI_STATE_BUSY_TX_RX
;

1528 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_NONE
;

1529 
h¥i
->
pTxBuffPŒ
 = (
ušt8_t
*)
pTxD©a
;

1530 
h¥i
->
TxXãrSize
 = 
Size
;

1531 
h¥i
->
TxXãrCouÁ
 = 
Size
;

1532 
h¥i
->
pRxBuffPŒ
 = (
ušt8_t
*)
pRxD©a
;

1533 
h¥i
->
RxXãrSize
 = 
Size
;

1534 
h¥i
->
RxXãrCouÁ
 = 
Size
;

1537 
h¥i
->
RxISR
 = 
NULL
;

1538 
h¥i
->
TxISR
 = 
NULL
;

1540 #ià(
USE_SPI_CRC
 != 0U)

1542 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

1544 
	`SPI_RESET_CRC
(
h¥i
);

1549 if(
h¥i
->
S‹
 =ð
HAL_SPI_STATE_BUSY_RX
)

1552 
h¥i
->
hdm¬x
->
XãrH®fC¶tC®lback
 = 
SPI_DMAH®fReûiveC¶t
;

1553 
h¥i
->
hdm¬x
->
XãrC¶tC®lback
 = 
SPI_DMAReûiveC¶t
;

1558 
h¥i
->
hdm¬x
->
XãrH®fC¶tC®lback
 = 
SPI_DMAH®fT¿nsm™ReûiveC¶t
;

1559 
h¥i
->
hdm¬x
->
XãrC¶tC®lback
 = 
SPI_DMAT¿nsm™ReûiveC¶t
;

1563 
h¥i
->
hdm¬x
->
XãrE¼ÜC®lback
 = 
SPI_DMAE¼Ü
;

1566 
h¥i
->
hdm¬x
->
XãrAbÜtC®lback
 = 
NULL
;

1569 
	`HAL_DMA_S¹_IT
(
h¥i
->
hdm¬x
, (
ušt32_t
)&h¥i->
In¡ªû
->
DR
, (ušt32_t)h¥i->
pRxBuffPŒ
, h¥i->
RxXãrCouÁ
);

1572 
	`SET_BIT
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_RXDMAEN
);

1576 
h¥i
->
hdm©x
->
XãrH®fC¶tC®lback
 = 
NULL
;

1577 
h¥i
->
hdm©x
->
XãrC¶tC®lback
 = 
NULL
;

1578 
h¥i
->
hdm©x
->
XãrE¼ÜC®lback
 = 
NULL
;

1579 
h¥i
->
hdm©x
->
XãrAbÜtC®lback
 = 
NULL
;

1582 
	`HAL_DMA_S¹_IT
(
h¥i
->
hdm©x
, (
ušt32_t
)h¥i->
pTxBuffPŒ
, (ušt32_t)&h¥i->
In¡ªû
->
DR
, h¥i->
TxXãrCouÁ
);

1585 if((
h¥i
->
In¡ªû
->
CR1
 &
SPI_CR1_SPE
) != SPI_CR1_SPE)

1588 
	`__HAL_SPI_ENABLE
(
h¥i
);

1591 
	`SET_BIT
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_ERRIE
);

1594 
	`SET_BIT
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_TXDMAEN
);

1596 
”rÜ
 :

1598 
	`__HAL_UNLOCK
(
h¥i
);

1599  
”rÜcode
;

1600 
	}
}

1617 
HAL_StusTy³Def
 
	$HAL_SPI_AbÜt
(
SPI_HªdËTy³Def
 *
h¥i
)

1619 
__IO
 
ušt32_t
 
couÁ
 = 
SPI_DEFAULT_TIMEOUT
 * (
Sy¡emCÜeClock
 / 24U / 1000U);

1622 if(
	`HAL_IS_BIT_SET
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_TXEIE
))

1624 
h¥i
->
TxISR
 = 
SPI_AbÜtTx_ISR
;

1627 if(
	`HAL_IS_BIT_SET
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_RXNEIE
))

1629 
h¥i
->
RxISR
 = 
SPI_AbÜtRx_ISR
;

1633 
	`CLEAR_BIT
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_ERRIE
);

1636 ià((
	`HAL_IS_BIT_SET
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_TXDMAEN
)è|| (HAL_IS_BIT_SET(h¥i->In¡ªû->CR2, 
SPI_CR2_RXDMAEN
)))

1639 if(
h¥i
->
hdm©x
 !ð
NULL
)

1643 
h¥i
->
hdm©x
->
XãrAbÜtC®lback
 = 
NULL
;

1646 
	`HAL_DMA_AbÜt
(
h¥i
->
hdm©x
);

1649 
	`CLEAR_BIT
(
h¥i
->
In¡ªû
->
CR2
, (
SPI_CR2_TXDMAEN
));

1654 if(
couÁ
-- == 0U)

1656 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_FLAG
);

1660 (
h¥i
->
In¡ªû
->
SR
 & 
SPI_FLAG_TXE
è=ð
RESET
);

1663 if(
h¥i
->
hdm¬x
 !ð
NULL
)

1667 
h¥i
->
hdm¬x
->
XãrAbÜtC®lback
 = 
NULL
;

1670 
	`HAL_DMA_AbÜt
(
h¥i
->
hdm¬x
);

1673 
	`__HAL_SPI_DISABLE
(
h¥i
);

1676 
	`CLEAR_BIT
(
h¥i
->
In¡ªû
->
CR2
, (
SPI_CR2_RXDMAEN
));

1681 
h¥i
->
RxXãrCouÁ
 = 0U;

1682 
h¥i
->
TxXãrCouÁ
 = 0U;

1685 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_NONE
;

1688 
	`__HAL_SPI_CLEAR_OVRFLAG
(
h¥i
);

1689 
	`__HAL_SPI_CLEAR_FREFLAG
(
h¥i
);

1692 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

1694  
HAL_OK
;

1695 
	}
}

1714 
HAL_StusTy³Def
 
	$HAL_SPI_AbÜt_IT
(
SPI_HªdËTy³Def
 *
h¥i
)

1716 
ušt32_t
 
abÜtýÉ
;

1719 if(
	`HAL_IS_BIT_SET
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_TXEIE
))

1721 
h¥i
->
TxISR
 = 
SPI_AbÜtTx_ISR
;

1724 if(
	`HAL_IS_BIT_SET
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_RXNEIE
))

1726 
h¥i
->
RxISR
 = 
SPI_AbÜtRx_ISR
;

1730 
	`CLEAR_BIT
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_ERRIE
);

1732 
abÜtýÉ
 = 1U;

1737 if(
h¥i
->
hdm©x
 !ð
NULL
)

1741 if(
	`HAL_IS_BIT_SET
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_TXDMAEN
))

1743 
h¥i
->
hdm©x
->
XãrAbÜtC®lback
 = 
SPI_DMATxAbÜtC®lback
;

1747 
h¥i
->
hdm©x
->
XãrAbÜtC®lback
 = 
NULL
;

1751 if(
h¥i
->
hdm¬x
 !ð
NULL
)

1755 if(
	`HAL_IS_BIT_SET
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_RXDMAEN
))

1757 
h¥i
->
hdm¬x
->
XãrAbÜtC®lback
 = 
SPI_DMARxAbÜtC®lback
;

1761 
h¥i
->
hdm¬x
->
XãrAbÜtC®lback
 = 
NULL
;

1766 if((
	`HAL_IS_BIT_SET
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_TXDMAEN
)è&& (HAL_IS_BIT_SET(h¥i->In¡ªû->CR2, 
SPI_CR2_RXDMAEN
)))

1769 if(
h¥i
->
hdm©x
 !ð
NULL
)

1772 if(
	`HAL_DMA_AbÜt_IT
(
h¥i
->
hdm©x
è!ð
HAL_OK
)

1774 
h¥i
->
hdm©x
->
XãrAbÜtC®lback
 = 
NULL
;

1778 
abÜtýÉ
 = 0U;

1782 if(
h¥i
->
hdm¬x
 !ð
NULL
)

1785 if(
	`HAL_DMA_AbÜt_IT
(
h¥i
->
hdm¬x
)!ð
HAL_OK
)

1787 
h¥i
->
hdm¬x
->
XãrAbÜtC®lback
 = 
NULL
;

1788 
abÜtýÉ
 = 1U;

1792 
abÜtýÉ
 = 0U;

1798 ià(
	`HAL_IS_BIT_SET
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_TXDMAEN
))

1801 if(
h¥i
->
hdm©x
 !ð
NULL
)

1804 if(
	`HAL_DMA_AbÜt_IT
(
h¥i
->
hdm©x
è!ð
HAL_OK
)

1806 
h¥i
->
hdm©x
->
XãrAbÜtC®lback
 = 
NULL
;

1810 
abÜtýÉ
 = 0U;

1815 ià(
	`HAL_IS_BIT_SET
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_RXDMAEN
))

1818 if(
h¥i
->
hdm¬x
 !ð
NULL
)

1821 if(
	`HAL_DMA_AbÜt_IT
(
h¥i
->
hdm¬x
)!ð
HAL_OK
)

1823 
h¥i
->
hdm¬x
->
XãrAbÜtC®lback
 = 
NULL
;

1827 
abÜtýÉ
 = 0U;

1832 if(
abÜtýÉ
 == 1U)

1835 
h¥i
->
RxXãrCouÁ
 = 0U;

1836 
h¥i
->
TxXãrCouÁ
 = 0U;

1839 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_NONE
;

1842 
	`__HAL_SPI_CLEAR_OVRFLAG
(
h¥i
);

1843 
	`__HAL_SPI_CLEAR_FREFLAG
(
h¥i
);

1846 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

1849 
	`HAL_SPI_AbÜtC¶tC®lback
(
h¥i
);

1851  
HAL_OK
;

1852 
	}
}

1860 
HAL_StusTy³Def
 
	$HAL_SPI_DMAPau£
(
SPI_HªdËTy³Def
 *
h¥i
)

1863 
	`__HAL_LOCK
(
h¥i
);

1866 
	`CLEAR_BIT
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_TXDMAEN
 | 
SPI_CR2_RXDMAEN
);

1869 
	`__HAL_UNLOCK
(
h¥i
);

1871  
HAL_OK
;

1872 
	}
}

1880 
HAL_StusTy³Def
 
	$HAL_SPI_DMAResume
(
SPI_HªdËTy³Def
 *
h¥i
)

1883 
	`__HAL_LOCK
(
h¥i
);

1886 
	`SET_BIT
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_TXDMAEN
 | 
SPI_CR2_RXDMAEN
);

1889 
	`__HAL_UNLOCK
(
h¥i
);

1891  
HAL_OK
;

1892 
	}
}

1900 
HAL_StusTy³Def
 
	$HAL_SPI_DMAStÝ
(
SPI_HªdËTy³Def
 *
h¥i
)

1909 if(
h¥i
->
hdm©x
 !ð
NULL
)

1911 
	`HAL_DMA_AbÜt
(
h¥i
->
hdm©x
);

1914 if(
h¥i
->
hdm¬x
 !ð
NULL
)

1916 
	`HAL_DMA_AbÜt
(
h¥i
->
hdm¬x
);

1920 
	`CLEAR_BIT
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_TXDMAEN
 | 
SPI_CR2_RXDMAEN
);

1921 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

1922  
HAL_OK
;

1923 
	}
}

1931 
	$HAL_SPI_IRQHªdËr
(
SPI_HªdËTy³Def
 *
h¥i
)

1933 
ušt32_t
 
™sourû
 = 
h¥i
->
In¡ªû
->
CR2
;

1934 
ušt32_t
 
™æag
 = 
h¥i
->
In¡ªû
->
SR
;

1937 if(((
™æag
 & 
SPI_FLAG_OVR
è=ð
RESET
) &&

1938 ((
™æag
 & 
SPI_FLAG_RXNE
è!ð
RESET
è&& ((
™sourû
 & 
SPI_IT_RXNE
) != RESET))

1940 
h¥i
->
	`RxISR
(hspi);

1945 if(((
™æag
 & 
SPI_FLAG_TXE
è!ð
RESET
è&& ((
™sourû
 & 
SPI_IT_TXE
) != RESET))

1947 
h¥i
->
	`TxISR
(hspi);

1952 if(((
™æag
 & (
SPI_FLAG_MODF
 | 
SPI_FLAG_OVR
 | 
SPI_FLAG_FRE
)è!ð
RESET
è&& ((
™sourû
 & 
SPI_IT_ERR
) != RESET))

1955 if((
™æag
 & 
SPI_FLAG_OVR
è!ð
RESET
)

1957 if(
h¥i
->
S‹
 !ð
HAL_SPI_STATE_BUSY_TX
)

1959 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_OVR
);

1960 
	`__HAL_SPI_CLEAR_OVRFLAG
(
h¥i
);

1964 
	`__HAL_SPI_CLEAR_OVRFLAG
(
h¥i
);

1970 if((
™æag
 & 
SPI_FLAG_MODF
è!ð
RESET
)

1972 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_MODF
);

1973 
	`__HAL_SPI_CLEAR_MODFFLAG
(
h¥i
);

1977 if((
™æag
 & 
SPI_FLAG_FRE
è!ð
RESET
)

1979 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_FRE
);

1980 
	`__HAL_SPI_CLEAR_FREFLAG
(
h¥i
);

1983 if(
h¥i
->
E¼ÜCode
 !ð
HAL_SPI_ERROR_NONE
)

1986 
	`__HAL_SPI_DISABLE_IT
(
h¥i
, 
SPI_IT_RXNE
 | 
SPI_IT_TXE
 | 
SPI_IT_ERR
);

1988 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

1990 ià((
	`HAL_IS_BIT_SET
(
™sourû
, 
SPI_CR2_TXDMAEN
))||(HAL_IS_BIT_SET(™sourû, 
SPI_CR2_RXDMAEN
)))

1992 
	`CLEAR_BIT
(
h¥i
->
In¡ªû
->
CR2
, (
SPI_CR2_TXDMAEN
 | 
SPI_CR2_RXDMAEN
));

1995 if(
h¥i
->
hdm¬x
 !ð
NULL
)

1999 
h¥i
->
hdm¬x
->
XãrAbÜtC®lback
 = 
SPI_DMAAbÜtOnE¼Ü
;

2000 
	`HAL_DMA_AbÜt_IT
(
h¥i
->
hdm¬x
);

2003 if(
h¥i
->
hdm©x
 !ð
NULL
)

2007 
h¥i
->
hdm©x
->
XãrAbÜtC®lback
 = 
SPI_DMAAbÜtOnE¼Ü
;

2008 
	`HAL_DMA_AbÜt_IT
(
h¥i
->
hdm©x
);

2014 
	`HAL_SPI_E¼ÜC®lback
(
h¥i
);

2019 
	}
}

2027 
__w—k
 
	$HAL_SPI_TxC¶tC®lback
(
SPI_HªdËTy³Def
 *
h¥i
)

2030 
	`UNUSED
(
h¥i
);

2034 
	}
}

2042 
__w—k
 
	$HAL_SPI_RxC¶tC®lback
(
SPI_HªdËTy³Def
 *
h¥i
)

2045 
	`UNUSED
(
h¥i
);

2049 
	}
}

2057 
__w—k
 
	$HAL_SPI_TxRxC¶tC®lback
(
SPI_HªdËTy³Def
 *
h¥i
)

2060 
	`UNUSED
(
h¥i
);

2064 
	}
}

2072 
__w—k
 
	$HAL_SPI_TxH®fC¶tC®lback
(
SPI_HªdËTy³Def
 *
h¥i
)

2075 
	`UNUSED
(
h¥i
);

2079 
	}
}

2087 
__w—k
 
	$HAL_SPI_RxH®fC¶tC®lback
(
SPI_HªdËTy³Def
 *
h¥i
)

2090 
	`UNUSED
(
h¥i
);

2094 
	}
}

2102 
__w—k
 
	$HAL_SPI_TxRxH®fC¶tC®lback
(
SPI_HªdËTy³Def
 *
h¥i
)

2105 
	`UNUSED
(
h¥i
);

2109 
	}
}

2117 
__w—k
 
	$HAL_SPI_E¼ÜC®lback
(
SPI_HªdËTy³Def
 *
h¥i
)

2120 
	`UNUSED
(
h¥i
);

2127 
	}
}

2134 
__w—k
 
	$HAL_SPI_AbÜtC¶tC®lback
(
SPI_HªdËTy³Def
 *
h¥i
)

2137 
	`UNUSED
(
h¥i
);

2142 
	}
}

2169 
HAL_SPI_S‹Ty³Def
 
	$HAL_SPI_G‘S‹
(
SPI_HªdËTy³Def
 *
h¥i
)

2172  
h¥i
->
S‹
;

2173 
	}
}

2181 
ušt32_t
 
	$HAL_SPI_G‘E¼Ü
(
SPI_HªdËTy³Def
 *
h¥i
)

2184  
h¥i
->
E¼ÜCode
;

2185 
	}
}

2206 
	$SPI_DMAT¿nsm™C¶t
(
DMA_HªdËTy³Def
 *
hdma
)

2208 
SPI_HªdËTy³Def
* 
h¥i
 = ( SPI_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

2209 
ušt32_t
 
tick¡¬t
 = 0U;

2212 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2215 if((
hdma
->
In¡ªû
->
CR
 & 
DMA_SxCR_CIRC
) == 0U)

2218 
	`CLEAR_BIT
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_TXDMAEN
);

2221 if(
	`SPI_CheckFÏg_BSY
(
h¥i
, 
SPI_DEFAULT_TIMEOUT
, 
tick¡¬t
è!ð
HAL_OK
)

2223 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_FLAG
);

2227 if(
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_2LINES
)

2229 
	`__HAL_SPI_CLEAR_OVRFLAG
(
h¥i
);

2232 
h¥i
->
TxXãrCouÁ
 = 0U;

2233 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

2235 if(
h¥i
->
E¼ÜCode
 !ð
HAL_SPI_ERROR_NONE
)

2237 
	`HAL_SPI_E¼ÜC®lback
(
h¥i
);

2241 
	`HAL_SPI_TxC¶tC®lback
(
h¥i
);

2242 
	}
}

2250 
	$SPI_DMAReûiveC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

2252 
SPI_HªdËTy³Def
* 
h¥i
 = ( SPI_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

2253 #ià(
USE_SPI_CRC
 != 0U)

2254 
ušt32_t
 
tick¡¬t
 = 0U;

2255 
__IO
 
ušt16_t
 
tm´eg
 = 0U;

2258 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2261 if((
hdma
->
In¡ªû
->
CR
 & 
DMA_SxCR_CIRC
) == 0U)

2263 #ià(
USE_SPI_CRC
 != 0U)

2265 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

2268 if(
	`SPI_Wa™FÏgS‹UÁžTimeout
(
h¥i
, 
SPI_FLAG_RXNE
, SPI_FLAG_RXNE, 
SPI_DEFAULT_TIMEOUT
, 
tick¡¬t
è!ð
HAL_OK
)

2271 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_CRC
);

2274 
tm´eg
 = 
h¥i
->
In¡ªû
->
DR
;

2276 
	`UNUSED
(
tm´eg
);

2281 
	`CLEAR_BIT
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_TXDMAEN
 | 
SPI_CR2_RXDMAEN
);

2284 if((
h¥i
->
In™
.
Mode
 =ð
SPI_MODE_MASTER
)&&((h¥i->In™.
DœeùiÚ
 =ð
SPI_DIRECTION_1LINE
)||(h¥i->In™.DœeùiÚ =ð
SPI_DIRECTION_2LINES_RXONLY
)))

2287 
	`__HAL_SPI_DISABLE
(
h¥i
);

2290 
h¥i
->
RxXãrCouÁ
 = 0U;

2291 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

2293 #ià(
USE_SPI_CRC
 != 0U)

2295 if(
	`__HAL_SPI_GET_FLAG
(
h¥i
, 
SPI_FLAG_CRCERR
))

2297 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_CRC
);

2298 
	`__HAL_SPI_CLEAR_CRCERRFLAG
(
h¥i
);

2302 if(
h¥i
->
E¼ÜCode
 !ð
HAL_SPI_ERROR_NONE
)

2304 
	`HAL_SPI_E¼ÜC®lback
(
h¥i
);

2308 
	`HAL_SPI_RxC¶tC®lback
(
h¥i
);

2309 
	}
}

2317 
	$SPI_DMAT¿nsm™ReûiveC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

2319 
SPI_HªdËTy³Def
* 
h¥i
 = ( SPI_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

2320 
ušt32_t
 
tick¡¬t
 = 0U;

2321 #ià(
USE_SPI_CRC
 != 0U)

2322 
__IO
 
št16_t
 
tm´eg
 = 0U;

2325 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2327 if((
hdma
->
In¡ªû
->
CR
 & 
DMA_SxCR_CIRC
) == 0U)

2329 #ià(
USE_SPI_CRC
 != 0U)

2331 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

2334 if(
	`SPI_Wa™FÏgS‹UÁžTimeout
(
h¥i
, 
SPI_FLAG_RXNE
, 
SET
, 
SPI_DEFAULT_TIMEOUT
, 
tick¡¬t
è!ð
HAL_OK
)

2336 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_CRC
);

2339 
tm´eg
 = 
h¥i
->
In¡ªû
->
DR
;

2341 
	`UNUSED
(
tm´eg
);

2345 if(
	`SPI_CheckFÏg_BSY
(
h¥i
, 
SPI_DEFAULT_TIMEOUT
, 
tick¡¬t
è!ð
HAL_OK
)

2347 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_FLAG
);

2351 
	`CLEAR_BIT
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_TXDMAEN
 | 
SPI_CR2_RXDMAEN
);

2353 
h¥i
->
TxXãrCouÁ
 = 0U;

2354 
h¥i
->
RxXãrCouÁ
 = 0U;

2355 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

2357 #ià(
USE_SPI_CRC
 != 0U)

2359 if(
	`__HAL_SPI_GET_FLAG
(
h¥i
, 
SPI_FLAG_CRCERR
))

2361 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_CRC
);

2362 
	`__HAL_SPI_CLEAR_CRCERRFLAG
(
h¥i
);

2366 if(
h¥i
->
E¼ÜCode
 !ð
HAL_SPI_ERROR_NONE
)

2368 
	`HAL_SPI_E¼ÜC®lback
(
h¥i
);

2372 
	`HAL_SPI_TxRxC¶tC®lback
(
h¥i
);

2373 
	}
}

2381 
	$SPI_DMAH®fT¿nsm™C¶t
(
DMA_HªdËTy³Def
 *
hdma
)

2383 
SPI_HªdËTy³Def
* 
h¥i
 = ( SPI_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

2385 
	`HAL_SPI_TxH®fC¶tC®lback
(
h¥i
);

2386 
	}
}

2394 
	$SPI_DMAH®fReûiveC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

2396 
SPI_HªdËTy³Def
* 
h¥i
 = ( SPI_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

2398 
	`HAL_SPI_RxH®fC¶tC®lback
(
h¥i
);

2399 
	}
}

2407 
	$SPI_DMAH®fT¿nsm™ReûiveC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

2409 
SPI_HªdËTy³Def
* 
h¥i
 = ( SPI_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

2411 
	`HAL_SPI_TxRxH®fC¶tC®lback
(
h¥i
);

2412 
	}
}

2420 
	$SPI_DMAE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
)

2422 
SPI_HªdËTy³Def
* 
h¥i
 = (SPI_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

2425 
	`CLEAR_BIT
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_TXDMAEN
 | 
SPI_CR2_RXDMAEN
);

2427 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_DMA
);

2428 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

2429 
	`HAL_SPI_E¼ÜC®lback
(
h¥i
);

2430 
	}
}

2438 
	$SPI_DMAAbÜtOnE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
)

2440 
SPI_HªdËTy³Def
* 
h¥i
 = ( SPI_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

2441 
h¥i
->
RxXãrCouÁ
 = 0U;

2442 
h¥i
->
TxXãrCouÁ
 = 0U;

2444 
	`HAL_SPI_E¼ÜC®lback
(
h¥i
);

2445 
	}
}

2455 
	$SPI_DMATxAbÜtC®lback
(
DMA_HªdËTy³Def
 *
hdma
)

2457 
__IO
 
ušt32_t
 
couÁ
 = 
SPI_DEFAULT_TIMEOUT
 * (
Sy¡emCÜeClock
 / 24U / 1000U);

2458 
SPI_HªdËTy³Def
* 
h¥i
 = ( SPI_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

2460 
h¥i
->
hdm©x
->
XãrAbÜtC®lback
 = 
NULL
;

2463 
	`CLEAR_BIT
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_TXDMAEN
 );

2468 if(
couÁ
-- == 0U)

2470 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_FLAG
);

2474 (
h¥i
->
In¡ªû
->
SR
 & 
SPI_FLAG_TXE
è=ð
RESET
);

2477 if(
h¥i
->
hdm¬x
 !ð
NULL
)

2479 if(
h¥i
->
hdm¬x
->
XãrAbÜtC®lback
 !ð
NULL
)

2486 
h¥i
->
RxXãrCouÁ
 = 0U;

2487 
h¥i
->
TxXãrCouÁ
 = 0U;

2490 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_NONE
;

2493 
	`__HAL_SPI_CLEAR_FREFLAG
(
h¥i
);

2496 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

2499 
	`HAL_SPI_AbÜtC¶tC®lback
(
h¥i
);

2500 
	}
}

2510 
	$SPI_DMARxAbÜtC®lback
(
DMA_HªdËTy³Def
 *
hdma
)

2512 
SPI_HªdËTy³Def
* 
h¥i
 = ( SPI_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

2515 
	`__HAL_SPI_DISABLE
(
h¥i
);

2517 
h¥i
->
hdm¬x
->
XãrAbÜtC®lback
 = 
NULL
;

2520 
	`CLEAR_BIT
(
h¥i
->
In¡ªû
->
CR2
, 
SPI_CR2_RXDMAEN
);

2523 if(
h¥i
->
hdm©x
 !ð
NULL
)

2525 if(
h¥i
->
hdm©x
->
XãrAbÜtC®lback
 !ð
NULL
)

2532 
h¥i
->
RxXãrCouÁ
 = 0U;

2533 
h¥i
->
TxXãrCouÁ
 = 0U;

2536 
h¥i
->
E¼ÜCode
 = 
HAL_SPI_ERROR_NONE
;

2539 
	`__HAL_SPI_CLEAR_OVRFLAG
(
h¥i
);

2540 
	`__HAL_SPI_CLEAR_FREFLAG
(
h¥i
);

2543 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

2546 
	`HAL_SPI_AbÜtC¶tC®lback
(
h¥i
);

2547 
	}
}

2555 
	$SPI_2lšesRxISR_8BIT
(
__SPI_HªdËTy³Def
 *
h¥i
)

2558 *
h¥i
->
pRxBuffPŒ
++ = *((
__IO
 
ušt8_t
 *)&h¥i->
In¡ªû
->
DR
);

2559 
h¥i
->
RxXãrCouÁ
--;

2562 if(
h¥i
->
RxXãrCouÁ
 == 0U)

2564 #ià(
USE_SPI_CRC
 != 0U)

2565 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

2567 
h¥i
->
RxISR
 = 
SPI_2lšesRxISR_8BITCRC
;

2573 
	`__HAL_SPI_DISABLE_IT
(
h¥i
, (
SPI_IT_RXNE
 | 
SPI_IT_ERR
));

2575 if(
h¥i
->
TxXãrCouÁ
 == 0U)

2577 
	`SPI_Clo£RxTx_ISR
(
h¥i
);

2580 
	}
}

2582 #ià(
USE_SPI_CRC
 != 0U)

2589 
	$SPI_2lšesRxISR_8BITCRC
(
__SPI_HªdËTy³Def
 *
h¥i
)

2591 
__IO
 
ušt8_t
 
tm´eg
 = 0U;

2594 
tm´eg
 = *((
__IO
 
ušt8_t
 *)&
h¥i
->
In¡ªû
->
DR
);

2598 
	`UNUSED
(
tm´eg
);

2601 
	`__HAL_SPI_DISABLE_IT
(
h¥i
, (
SPI_IT_RXNE
 | 
SPI_IT_ERR
));

2603 if(
h¥i
->
TxXãrCouÁ
 == 0U)

2605 
	`SPI_Clo£RxTx_ISR
(
h¥i
);

2607 
	}
}

2616 
	$SPI_2lšesTxISR_8BIT
(
__SPI_HªdËTy³Def
 *
h¥i
)

2618 *(
__IO
 
ušt8_t
 *)&
h¥i
->
In¡ªû
->
DR
 = (*h¥i->
pTxBuffPŒ
++);

2619 
h¥i
->
TxXãrCouÁ
--;

2622 if(
h¥i
->
TxXãrCouÁ
 == 0U)

2624 #ià(
USE_SPI_CRC
 != 0U)

2625 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

2627 
	`SET_BIT
(
h¥i
->
In¡ªû
->
CR1
, 
SPI_CR1_CRCNEXT
);

2628 
	`__HAL_SPI_DISABLE_IT
(
h¥i
, 
SPI_IT_TXE
);

2634 
	`__HAL_SPI_DISABLE_IT
(
h¥i
, 
SPI_IT_TXE
);

2636 if(
h¥i
->
RxXãrCouÁ
 == 0U)

2638 
	`SPI_Clo£RxTx_ISR
(
h¥i
);

2641 
	}
}

2649 
	$SPI_2lšesRxISR_16BIT
(
__SPI_HªdËTy³Def
 *
h¥i
)

2652 *((
ušt16_t
*)
h¥i
->
pRxBuffPŒ
èðh¥i->
In¡ªû
->
DR
;

2653 
h¥i
->
pRxBuffPŒ
 +ð(
ušt16_t
);

2654 
h¥i
->
RxXãrCouÁ
--;

2656 if(
h¥i
->
RxXãrCouÁ
 == 0U)

2658 #ià(
USE_SPI_CRC
 != 0U)

2659 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

2661 
h¥i
->
RxISR
 = 
SPI_2lšesRxISR_16BITCRC
;

2667 
	`__HAL_SPI_DISABLE_IT
(
h¥i
, 
SPI_IT_RXNE
);

2669 if(
h¥i
->
TxXãrCouÁ
 == 0U)

2671 
	`SPI_Clo£RxTx_ISR
(
h¥i
);

2674 
	}
}

2676 #ià(
USE_SPI_CRC
 != 0U)

2683 
	$SPI_2lšesRxISR_16BITCRC
(
__SPI_HªdËTy³Def
 *
h¥i
)

2686 
__IO
 
ušt16_t
 
tm´eg
 = 0U;

2689 
tm´eg
 = 
h¥i
->
In¡ªû
->
DR
;

2692 
	`UNUSED
(
tm´eg
);

2695 
	`__HAL_SPI_DISABLE_IT
(
h¥i
, 
SPI_IT_RXNE
);

2697 
	`SPI_Clo£RxTx_ISR
(
h¥i
);

2698 
	}
}

2707 
	$SPI_2lšesTxISR_16BIT
(
__SPI_HªdËTy³Def
 *
h¥i
)

2710 
h¥i
->
In¡ªû
->
DR
 = *((
ušt16_t
 *)h¥i->
pTxBuffPŒ
);

2711 
h¥i
->
pTxBuffPŒ
 +ð(
ušt16_t
);

2712 
h¥i
->
TxXãrCouÁ
--;

2715 if(
h¥i
->
TxXãrCouÁ
 == 0U)

2717 #ià(
USE_SPI_CRC
 != 0U)

2718 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

2720 
	`SET_BIT
(
h¥i
->
In¡ªû
->
CR1
, 
SPI_CR1_CRCNEXT
);

2721 
	`__HAL_SPI_DISABLE_IT
(
h¥i
, 
SPI_IT_TXE
);

2727 
	`__HAL_SPI_DISABLE_IT
(
h¥i
, 
SPI_IT_TXE
);

2729 if(
h¥i
->
RxXãrCouÁ
 == 0U)

2731 
	`SPI_Clo£RxTx_ISR
(
h¥i
);

2734 
	}
}

2736 #ià(
USE_SPI_CRC
 != 0U)

2743 
	$SPI_RxISR_8BITCRC
(
__SPI_HªdËTy³Def
 *
h¥i
)

2745 
__IO
 
ušt8_t
 
tm´eg
 = 0U;

2748 
tm´eg
 = *((
__IO
 
ušt8_t
*)&
h¥i
->
In¡ªû
->
DR
);

2751 
	`UNUSED
(
tm´eg
);

2753 
	`SPI_Clo£Rx_ISR
(
h¥i
);

2754 
	}
}

2763 
	$SPI_RxISR_8BIT
(
__SPI_HªdËTy³Def
 *
h¥i
)

2765 *
h¥i
->
pRxBuffPŒ
++ = (*(
__IO
 
ušt8_t
 *)&h¥i->
In¡ªû
->
DR
);

2766 
h¥i
->
RxXãrCouÁ
--;

2768 #ià(
USE_SPI_CRC
 != 0U)

2770 if((
h¥i
->
RxXãrCouÁ
 =ð1Uè&& (h¥i->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
))

2772 
	`SET_BIT
(
h¥i
->
In¡ªû
->
CR1
, 
SPI_CR1_CRCNEXT
);

2776 if(
h¥i
->
RxXãrCouÁ
 == 0U)

2778 #ià(
USE_SPI_CRC
 != 0U)

2779 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

2781 
h¥i
->
RxISR
 = 
SPI_RxISR_8BITCRC
;

2785 
	`SPI_Clo£Rx_ISR
(
h¥i
);

2787 
	}
}

2789 #ià(
USE_SPI_CRC
 != 0U)

2796 
	$SPI_RxISR_16BITCRC
(
__SPI_HªdËTy³Def
 *
h¥i
)

2798 
__IO
 
ušt16_t
 
tm´eg
 = 0U;

2801 
tm´eg
 = 
h¥i
->
In¡ªû
->
DR
;

2804 
	`UNUSED
(
tm´eg
);

2807 
	`__HAL_SPI_DISABLE_IT
(
h¥i
, (
SPI_IT_RXNE
 | 
SPI_IT_ERR
));

2809 
	`SPI_Clo£Rx_ISR
(
h¥i
);

2810 
	}
}

2819 
	$SPI_RxISR_16BIT
(
__SPI_HªdËTy³Def
 *
h¥i
)

2821 *((
ušt16_t
 *)
h¥i
->
pRxBuffPŒ
èðh¥i->
In¡ªû
->
DR
;

2822 
h¥i
->
pRxBuffPŒ
 +ð(
ušt16_t
);

2823 
h¥i
->
RxXãrCouÁ
--;

2825 #ià(
USE_SPI_CRC
 != 0U)

2827 if((
h¥i
->
RxXãrCouÁ
 =ð1Uè&& (h¥i->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
))

2829 
	`SET_BIT
(
h¥i
->
In¡ªû
->
CR1
, 
SPI_CR1_CRCNEXT
);

2833 if(
h¥i
->
RxXãrCouÁ
 == 0U)

2835 #ià(
USE_SPI_CRC
 != 0U)

2836 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

2838 
h¥i
->
RxISR
 = 
SPI_RxISR_16BITCRC
;

2842 
	`SPI_Clo£Rx_ISR
(
h¥i
);

2844 
	}
}

2852 
	$SPI_TxISR_8BIT
(
__SPI_HªdËTy³Def
 *
h¥i
)

2854 *(
__IO
 
ušt8_t
 *)&
h¥i
->
In¡ªû
->
DR
 = (*h¥i->
pTxBuffPŒ
++);

2855 
h¥i
->
TxXãrCouÁ
--;

2857 if(
h¥i
->
TxXãrCouÁ
 == 0U)

2859 #ià(
USE_SPI_CRC
 != 0U)

2860 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

2863 
	`SET_BIT
(
h¥i
->
In¡ªû
->
CR1
, 
SPI_CR1_CRCNEXT
);

2866 
	`SPI_Clo£Tx_ISR
(
h¥i
);

2868 
	}
}

2876 
	$SPI_TxISR_16BIT
(
__SPI_HªdËTy³Def
 *
h¥i
)

2879 
h¥i
->
In¡ªû
->
DR
 = *((
ušt16_t
 *)h¥i->
pTxBuffPŒ
);

2880 
h¥i
->
pTxBuffPŒ
 +ð(
ušt16_t
);

2881 
h¥i
->
TxXãrCouÁ
--;

2883 if(
h¥i
->
TxXãrCouÁ
 == 0U)

2885 #ià(
USE_SPI_CRC
 != 0U)

2886 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

2889 
	`SET_BIT
(
h¥i
->
In¡ªû
->
CR1
, 
SPI_CR1_CRCNEXT
);

2892 
	`SPI_Clo£Tx_ISR
(
h¥i
);

2894 
	}
}

2906 
HAL_StusTy³Def
 
	$SPI_Wa™FÏgS‹UÁžTimeout
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt32_t
 
FÏg
, ušt32_ˆ
S‹
, ušt32_ˆ
Timeout
, ušt32_ˆ
Tick¡¬t
)

2908 (((
h¥i
->
In¡ªû
->
SR
 & 
FÏg
è=ð(FÏg)è? 
SET
 : 
RESET
è!ð
S‹
)

2910 if(
Timeout
 !ð
HAL_MAX_DELAY
)

2912 if((
Timeout
 =ð0Uè|| ((
	`HAL_G‘Tick
()-
Tick¡¬t
) >= Timeout))

2919 
	`__HAL_SPI_DISABLE_IT
(
h¥i
, (
SPI_IT_TXE
 | 
SPI_IT_RXNE
 | 
SPI_IT_ERR
));

2921 if((
h¥i
->
In™
.
Mode
 =ð
SPI_MODE_MASTER
)&&((h¥i->In™.
DœeùiÚ
 =ð
SPI_DIRECTION_1LINE
)||(h¥i->In™.DœeùiÚ =ð
SPI_DIRECTION_2LINES_RXONLY
)))

2924 
	`__HAL_SPI_DISABLE
(
h¥i
);

2928 if(
h¥i
->
In™
.
CRCC®cuÏtiÚ
 =ð
SPI_CRCCALCULATION_ENABLE
)

2930 
	`SPI_RESET_CRC
(
h¥i
);

2933 
h¥i
->
S‹
ð
HAL_SPI_STATE_READY
;

2936 
	`__HAL_UNLOCK
(
h¥i
);

2938  
HAL_TIMEOUT
;

2943  
HAL_OK
;

2944 
	}
}

2953 
HAL_StusTy³Def
 
	$SPI_CheckFÏg_BSY
(
SPI_HªdËTy³Def
 *
h¥i
, 
ušt32_t
 
Timeout
, ušt32_ˆ
Tick¡¬t
)

2956 if(
	`SPI_Wa™FÏgS‹UÁžTimeout
(
h¥i
, 
SPI_FLAG_BSY
, 
RESET
, 
Timeout
, 
Tick¡¬t
è!ð
HAL_OK
)

2958 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_FLAG
);

2959  
HAL_TIMEOUT
;

2961  
HAL_OK
;

2962 
	}
}

2970 
	$SPI_Clo£RxTx_ISR
(
SPI_HªdËTy³Def
 *
h¥i
)

2972 
ušt32_t
 
tick¡¬t
 = 0U;

2973 
__IO
 
ušt32_t
 
couÁ
 = 
SPI_DEFAULT_TIMEOUT
 * (
Sy¡emCÜeClock
 / 24U / 1000U);

2975 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2978 
	`__HAL_SPI_DISABLE_IT
(
h¥i
, 
SPI_IT_ERR
);

2983 if(
couÁ
-- == 0U)

2985 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_FLAG
);

2989 (
h¥i
->
In¡ªû
->
SR
 & 
SPI_FLAG_TXE
è=ð
RESET
);

2992 if(
	`SPI_CheckFÏg_BSY
(
h¥i
, 
SPI_DEFAULT_TIMEOUT
, 
tick¡¬t
)!=
HAL_OK
)

2994 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_FLAG
);

2998 if(
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_2LINES
)

3000 
	`__HAL_SPI_CLEAR_OVRFLAG
(
h¥i
);

3003 #ià(
USE_SPI_CRC
 != 0U)

3005 if(
	`__HAL_SPI_GET_FLAG
(
h¥i
, 
SPI_FLAG_CRCERR
è!ð
RESET
)

3007 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

3008 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_CRC
);

3009 
	`__HAL_SPI_CLEAR_CRCERRFLAG
(
h¥i
);

3010 
	`HAL_SPI_E¼ÜC®lback
(
h¥i
);

3015 if(
h¥i
->
E¼ÜCode
 =ð
HAL_SPI_ERROR_NONE
)

3017 if(
h¥i
->
S‹
 =ð
HAL_SPI_STATE_BUSY_RX
)

3019 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

3020 
	`HAL_SPI_RxC¶tC®lback
(
h¥i
);

3024 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

3025 
	`HAL_SPI_TxRxC¶tC®lback
(
h¥i
);

3030 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

3031 
	`HAL_SPI_E¼ÜC®lback
(
h¥i
);

3033 #ià(
USE_SPI_CRC
 != 0U)

3036 
	}
}

3044 
	$SPI_Clo£Rx_ISR
(
SPI_HªdËTy³Def
 *
h¥i
)

3047 
	`__HAL_SPI_DISABLE_IT
(
h¥i
, (
SPI_IT_RXNE
 | 
SPI_IT_ERR
));

3050 if((
h¥i
->
In™
.
Mode
 =ð
SPI_MODE_MASTER
)&&((h¥i->In™.
DœeùiÚ
 =ð
SPI_DIRECTION_1LINE
)||(h¥i->In™.DœeùiÚ =ð
SPI_DIRECTION_2LINES_RXONLY
)))

3053 
	`__HAL_SPI_DISABLE
(
h¥i
);

3057 if(
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_2LINES
)

3059 
	`__HAL_SPI_CLEAR_OVRFLAG
(
h¥i
);

3061 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

3063 #ià(
USE_SPI_CRC
 != 0U)

3065 if(
	`__HAL_SPI_GET_FLAG
(
h¥i
, 
SPI_FLAG_CRCERR
è!ð
RESET
)

3067 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_CRC
);

3068 
	`__HAL_SPI_CLEAR_CRCERRFLAG
(
h¥i
);

3069 
	`HAL_SPI_E¼ÜC®lback
(
h¥i
);

3074 if(
h¥i
->
E¼ÜCode
 =ð
HAL_SPI_ERROR_NONE
)

3076 
	`HAL_SPI_RxC¶tC®lback
(
h¥i
);

3080 
	`HAL_SPI_E¼ÜC®lback
(
h¥i
);

3082 #ià(
USE_SPI_CRC
 != 0U)

3085 
	}
}

3093 
	$SPI_Clo£Tx_ISR
(
SPI_HªdËTy³Def
 *
h¥i
)

3095 
ušt32_t
 
tick¡¬t
 = 0U;

3096 
__IO
 
ušt32_t
 
couÁ
 = 
SPI_DEFAULT_TIMEOUT
 * (
Sy¡emCÜeClock
 / 24U / 1000U);

3099 
tick¡¬t
 = 
	`HAL_G‘Tick
();

3104 if(
couÁ
-- == 0U)

3106 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_FLAG
);

3110 (
h¥i
->
In¡ªû
->
SR
 & 
SPI_FLAG_TXE
è=ð
RESET
);

3113 
	`__HAL_SPI_DISABLE_IT
(
h¥i
, (
SPI_IT_TXE
 | 
SPI_IT_ERR
));

3116 if(
	`SPI_CheckFÏg_BSY
(
h¥i
, 
SPI_DEFAULT_TIMEOUT
, 
tick¡¬t
è!ð
HAL_OK
)

3118 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_FLAG
);

3122 if(
h¥i
->
In™
.
DœeùiÚ
 =ð
SPI_DIRECTION_2LINES
)

3124 
	`__HAL_SPI_CLEAR_OVRFLAG
(
h¥i
);

3127 
h¥i
->
S‹
 = 
HAL_SPI_STATE_READY
;

3128 if(
h¥i
->
E¼ÜCode
 !ð
HAL_SPI_ERROR_NONE
)

3130 
	`HAL_SPI_E¼ÜC®lback
(
h¥i
);

3134 
	`HAL_SPI_TxC¶tC®lback
(
h¥i
);

3136 
	}
}

3148 
	$SPI_AbÜtRx_ISR
(
SPI_HªdËTy³Def
 *
h¥i
)

3150 
__IO
 
ušt32_t
 
tm´eg
 = 0U;

3151 
__IO
 
ušt32_t
 
couÁ
 = 
SPI_DEFAULT_TIMEOUT
 * (
Sy¡emCÜeClock
 / 24U / 1000U);

3156 if(
couÁ
-- == 0U)

3158 
	`SET_BIT
(
h¥i
->
E¼ÜCode
, 
HAL_SPI_ERROR_FLAG
);

3162 (
h¥i
->
In¡ªû
->
SR
 & 
SPI_FLAG_TXE
è=ð
RESET
);

3165 
	`__HAL_SPI_DISABLE
(
h¥i
);

3168 
	`CLEAR_BIT
(
h¥i
->
In¡ªû
->
CR2
, (
SPI_CR2_TXEIE
 | 
SPI_CR2_RXNEIE
 | 
SPI_CR2_ERRIE
));

3171 
tm´eg
 = (*(
__IO
 
ušt32_t
 *)&
h¥i
->
In¡ªû
->
DR
);

3174 
	`UNUSED
(
tm´eg
);

3175 
	}
}

3183 
	$SPI_AbÜtTx_ISR
(
SPI_HªdËTy³Def
 *
h¥i
)

3186 
	`CLEAR_BIT
(
h¥i
->
In¡ªû
->
CR2
, (
SPI_CR2_TXEIE
 | 
SPI_CR2_RXNEIE
 | 
SPI_CR2_ERRIE
));

3189 
	`__HAL_SPI_DISABLE
(
h¥i
);

3190 
	}
}

	@Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_tim.c

127 
	~"¡m32f4xx_h®.h
"

138 #ifdeà
HAL_TIM_MODULE_ENABLED


148 
TIM_OC1_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
TIM_OC_In™Ty³Def
 *
OC_CÚfig
);

149 
TIM_OC3_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
TIM_OC_In™Ty³Def
 *
OC_CÚfig
);

150 
TIM_OC4_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
TIM_OC_In™Ty³Def
 *
OC_CÚfig
);

152 
TIM_TI1_CÚfigIÅutSge
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICFž‹r
);

153 
TIM_TI2_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICS–eùiÚ
,

154 
ušt32_t
 
TIM_ICFž‹r
);

155 
TIM_TI2_CÚfigIÅutSge
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICFž‹r
);

156 
TIM_TI3_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICS–eùiÚ
,

157 
ušt32_t
 
TIM_ICFž‹r
);

158 
TIM_TI4_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICS–eùiÚ
,

159 
ušt32_t
 
TIM_ICFž‹r
);

161 
TIM_ETR_S‘CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
TIM_ExtTRGP»sÿËr
,

162 
ušt32_t
 
TIM_ExtTRGPÞ¬™y
, ušt32_ˆ
ExtTRGFž‹r
);

164 
TIM_ITRx_S‘CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ITRx
);

165 
TIM_DMAP”iodEÏp£dC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

166 
TIM_DMATrigg”C¶t
(
DMA_HªdËTy³Def
 *
hdma
);

167 
TIM_SÏveTim”_S‘CÚfig
(
TIM_HªdËTy³Def
 *
htim
,

168 
TIM_SÏveCÚfigTy³Def
 * 
sSÏveCÚfig
);

206 
HAL_StusTy³Def
 
	$HAL_TIM_Ba£_In™
(
TIM_HªdËTy³Def
 *
htim
)

209 if(
htim
 =ð
NULL
)

211  
HAL_ERROR
;

215 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

216 
	`as£¹_·¿m
(
	`IS_TIM_COUNTER_MODE
(
htim
->
In™
.
CouÁ”Mode
));

217 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKDIVISION_DIV
(
htim
->
In™
.
ClockDivisiÚ
));

219 if(
htim
->
S‹
 =ð
HAL_TIM_STATE_RESET
)

222 
htim
->
Lock
 = 
HAL_UNLOCKED
;

224 
	`HAL_TIM_Ba£_M¥In™
(
htim
);

228 
htim
->
S‹
ð
HAL_TIM_STATE_BUSY
;

231 
	`TIM_Ba£_S‘CÚfig
(
htim
->
In¡ªû
, &htim->
In™
);

234 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

236  
HAL_OK
;

237 
	}
}

245 
HAL_StusTy³Def
 
	$HAL_TIM_Ba£_DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

248 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

250 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

253 
	`__HAL_TIM_DISABLE
(
htim
);

256 
	`HAL_TIM_Ba£_M¥DeIn™
(
htim
);

259 
htim
->
S‹
 = 
HAL_TIM_STATE_RESET
;

262 
	`__HAL_UNLOCK
(
htim
);

264  
HAL_OK
;

265 
	}
}

273 
__w—k
 
	$HAL_TIM_Ba£_M¥In™
(
TIM_HªdËTy³Def
 *
htim
)

276 
	`UNUSED
(
htim
);

280 
	}
}

288 
__w—k
 
	$HAL_TIM_Ba£_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

291 
	`UNUSED
(
htim
);

295 
	}
}

303 
HAL_StusTy³Def
 
	$HAL_TIM_Ba£_S¹
(
TIM_HªdËTy³Def
 *
htim
)

306 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

309 
htim
->
S‹
ð
HAL_TIM_STATE_BUSY
;

312 
	`__HAL_TIM_ENABLE
(
htim
);

315 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

318  
HAL_OK
;

319 
	}
}

327 
HAL_StusTy³Def
 
	$HAL_TIM_Ba£_StÝ
(
TIM_HªdËTy³Def
 *
htim
)

330 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

333 
htim
->
S‹
ð
HAL_TIM_STATE_BUSY
;

336 
	`__HAL_TIM_DISABLE
(
htim
);

339 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

342  
HAL_OK
;

343 
	}
}

351 
HAL_StusTy³Def
 
	$HAL_TIM_Ba£_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
)

354 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

357 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_UPDATE
);

360 
	`__HAL_TIM_ENABLE
(
htim
);

363  
HAL_OK
;

364 
	}
}

372 
HAL_StusTy³Def
 
	$HAL_TIM_Ba£_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
)

375 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

377 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_UPDATE
);

380 
	`__HAL_TIM_DISABLE
(
htim
);

383  
HAL_OK
;

384 
	}
}

394 
HAL_StusTy³Def
 
	$HAL_TIM_Ba£_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 *
pD©a
, 
ušt16_t
 
L’gth
)

397 
	`as£¹_·¿m
(
	`IS_TIM_DMA_INSTANCE
(
htim
->
In¡ªû
));

399 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_BUSY
))

401  
HAL_BUSY
;

403 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_READY
))

405 if((
pD©a
 =ð0Uè&& (
L’gth
 > 0))

407  
HAL_ERROR
;

411 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

415 
htim
->
hdma
[
TIM_DMA_ID_UPDATE
]->
XãrC¶tC®lback
 = 
TIM_DMAP”iodEÏp£dC¶t
;

418 
htim
->
hdma
[
TIM_DMA_ID_UPDATE
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

421 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_UPDATE
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
ARR
, 
L’gth
);

424 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_UPDATE
);

427 
	`__HAL_TIM_ENABLE
(
htim
);

430  
HAL_OK
;

431 
	}
}

439 
HAL_StusTy³Def
 
	$HAL_TIM_Ba£_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
)

442 
	`as£¹_·¿m
(
	`IS_TIM_DMA_INSTANCE
(
htim
->
In¡ªû
));

445 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_UPDATE
);

448 
	`__HAL_TIM_DISABLE
(
htim
);

451 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

454  
HAL_OK
;

455 
	}
}

488 
HAL_StusTy³Def
 
	$HAL_TIM_OC_In™
(
TIM_HªdËTy³Def
* 
htim
)

491 if(
htim
 =ð
NULL
)

493  
HAL_ERROR
;

497 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

498 
	`as£¹_·¿m
(
	`IS_TIM_COUNTER_MODE
(
htim
->
In™
.
CouÁ”Mode
));

499 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKDIVISION_DIV
(
htim
->
In™
.
ClockDivisiÚ
));

501 if(
htim
->
S‹
 =ð
HAL_TIM_STATE_RESET
)

504 
htim
->
Lock
 = 
HAL_UNLOCKED
;

506 
	`HAL_TIM_OC_M¥In™
(
htim
);

510 
htim
->
S‹
ð
HAL_TIM_STATE_BUSY
;

513 
	`TIM_Ba£_S‘CÚfig
(
htim
->
In¡ªû
, &htim->
In™
);

516 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

518  
HAL_OK
;

519 
	}
}

527 
HAL_StusTy³Def
 
	$HAL_TIM_OC_DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

530 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

532 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

535 
	`__HAL_TIM_DISABLE
(
htim
);

538 
	`HAL_TIM_OC_M¥DeIn™
(
htim
);

541 
htim
->
S‹
 = 
HAL_TIM_STATE_RESET
;

544 
	`__HAL_UNLOCK
(
htim
);

546  
HAL_OK
;

547 
	}
}

555 
__w—k
 
	$HAL_TIM_OC_M¥In™
(
TIM_HªdËTy³Def
 *
htim
)

558 
	`UNUSED
(
htim
);

562 
	}
}

570 
__w—k
 
	$HAL_TIM_OC_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

573 
	`UNUSED
(
htim
);

577 
	}
}

591 
HAL_StusTy³Def
 
	$HAL_TIM_OC_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

594 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

597 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_ENABLE
);

599 if(
	`IS_TIM_ADVANCED_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

602 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

606 
	`__HAL_TIM_ENABLE
(
htim
);

609  
HAL_OK
;

610 
	}
}

624 
HAL_StusTy³Def
 
	$HAL_TIM_OC_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

627 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

630 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_DISABLE
);

632 if(
	`IS_TIM_ADVANCED_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

635 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

639 
	`__HAL_TIM_DISABLE
(
htim
);

642  
HAL_OK
;

643 
	}
}

657 
HAL_StusTy³Def
 
	$HAL_TIM_OC_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

660 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

662 
ChªÃl
)

664 
TIM_CHANNEL_1
:

667 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC1
);

671 
TIM_CHANNEL_2
:

674 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC2
);

678 
TIM_CHANNEL_3
:

681 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC3
);

685 
TIM_CHANNEL_4
:

688 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC4
);

697 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_ENABLE
);

699 if(
	`IS_TIM_ADVANCED_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

702 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

706 
	`__HAL_TIM_ENABLE
(
htim
);

709  
HAL_OK
;

710 
	}
}

724 
HAL_StusTy³Def
 
	$HAL_TIM_OC_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

727 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

729 
ChªÃl
)

731 
TIM_CHANNEL_1
:

734 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC1
);

738 
TIM_CHANNEL_2
:

741 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC2
);

745 
TIM_CHANNEL_3
:

748 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC3
);

752 
TIM_CHANNEL_4
:

755 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC4
);

764 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_DISABLE
);

766 if(
	`IS_TIM_ADVANCED_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

769 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

773 
	`__HAL_TIM_DISABLE
(
htim
);

776  
HAL_OK
;

777 
	}
}

793 
HAL_StusTy³Def
 
	$HAL_TIM_OC_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ*
pD©a
, 
ušt16_t
 
L’gth
)

796 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

798 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_BUSY
))

800  
HAL_BUSY
;

802 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_READY
))

804 if(((
ušt32_t
)
pD©a
 =ð0Uè&& (
L’gth
 > 0))

806  
HAL_ERROR
;

810 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

813 
ChªÃl
)

815 
TIM_CHANNEL_1
:

818 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

821 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

824 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC1
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR1
, 
L’gth
);

827 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

831 
TIM_CHANNEL_2
:

834 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

837 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

840 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC2
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR2
, 
L’gth
);

843 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

847 
TIM_CHANNEL_3
:

850 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

853 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

856 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC3
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR3
,
L’gth
);

859 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC3
);

863 
TIM_CHANNEL_4
:

866 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

869 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

872 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC4
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR4
, 
L’gth
);

875 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC4
);

884 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_ENABLE
);

886 if(
	`IS_TIM_ADVANCED_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

889 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

893 
	`__HAL_TIM_ENABLE
(
htim
);

896  
HAL_OK
;

897 
	}
}

911 
HAL_StusTy³Def
 
	$HAL_TIM_OC_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

914 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

916 
ChªÃl
)

918 
TIM_CHANNEL_1
:

921 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

925 
TIM_CHANNEL_2
:

928 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

932 
TIM_CHANNEL_3
:

935 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC3
);

939 
TIM_CHANNEL_4
:

942 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC4
);

951 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_DISABLE
);

953 if(
	`IS_TIM_ADVANCED_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

956 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

960 
	`__HAL_TIM_DISABLE
(
htim
);

963 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

966  
HAL_OK
;

967 
	}
}

1000 
HAL_StusTy³Def
 
	$HAL_TIM_PWM_In™
(
TIM_HªdËTy³Def
 *
htim
)

1003 if(
htim
 =ð
NULL
)

1005  
HAL_ERROR
;

1009 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

1010 
	`as£¹_·¿m
(
	`IS_TIM_COUNTER_MODE
(
htim
->
In™
.
CouÁ”Mode
));

1011 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKDIVISION_DIV
(
htim
->
In™
.
ClockDivisiÚ
));

1013 if(
htim
->
S‹
 =ð
HAL_TIM_STATE_RESET
)

1016 
htim
->
Lock
 = 
HAL_UNLOCKED
;

1018 
	`HAL_TIM_PWM_M¥In™
(
htim
);

1022 
htim
->
S‹
ð
HAL_TIM_STATE_BUSY
;

1025 
	`TIM_Ba£_S‘CÚfig
(
htim
->
In¡ªû
, &htim->
In™
);

1028 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

1030  
HAL_OK
;

1031 
	}
}

1039 
HAL_StusTy³Def
 
	$HAL_TIM_PWM_DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

1042 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

1044 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

1047 
	`__HAL_TIM_DISABLE
(
htim
);

1050 
	`HAL_TIM_PWM_M¥DeIn™
(
htim
);

1053 
htim
->
S‹
 = 
HAL_TIM_STATE_RESET
;

1056 
	`__HAL_UNLOCK
(
htim
);

1058  
HAL_OK
;

1059 
	}
}

1067 
__w—k
 
	$HAL_TIM_PWM_M¥In™
(
TIM_HªdËTy³Def
 *
htim
)

1070 
	`UNUSED
(
htim
);

1074 
	}
}

1082 
__w—k
 
	$HAL_TIM_PWM_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

1085 
	`UNUSED
(
htim
);

1089 
	}
}

1103 
HAL_StusTy³Def
 
	$HAL_TIM_PWM_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1106 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1109 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_ENABLE
);

1111 if(
	`IS_TIM_ADVANCED_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

1114 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

1118 
	`__HAL_TIM_ENABLE
(
htim
);

1121  
HAL_OK
;

1122 
	}
}

1136 
HAL_StusTy³Def
 
	$HAL_TIM_PWM_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1139 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1142 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_DISABLE
);

1144 if(
	`IS_TIM_ADVANCED_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

1147 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

1151 
	`__HAL_TIM_DISABLE
(
htim
);

1154 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

1157  
HAL_OK
;

1158 
	}
}

1172 
HAL_StusTy³Def
 
	$HAL_TIM_PWM_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1175 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1177 
ChªÃl
)

1179 
TIM_CHANNEL_1
:

1182 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC1
);

1186 
TIM_CHANNEL_2
:

1189 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC2
);

1193 
TIM_CHANNEL_3
:

1196 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC3
);

1200 
TIM_CHANNEL_4
:

1203 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC4
);

1212 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_ENABLE
);

1214 if(
	`IS_TIM_ADVANCED_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

1217 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

1221 
	`__HAL_TIM_ENABLE
(
htim
);

1224  
HAL_OK
;

1225 
	}
}

1239 
HAL_StusTy³Def
 
	$HAL_TIM_PWM_StÝ_IT
 (
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1242 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1244 
ChªÃl
)

1246 
TIM_CHANNEL_1
:

1249 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC1
);

1253 
TIM_CHANNEL_2
:

1256 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC2
);

1260 
TIM_CHANNEL_3
:

1263 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC3
);

1267 
TIM_CHANNEL_4
:

1270 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC4
);

1279 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_DISABLE
);

1281 if(
	`IS_TIM_ADVANCED_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

1284 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

1288 
	`__HAL_TIM_DISABLE
(
htim
);

1291  
HAL_OK
;

1292 
	}
}

1308 
HAL_StusTy³Def
 
	$HAL_TIM_PWM_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ*
pD©a
, 
ušt16_t
 
L’gth
)

1311 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1313 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_BUSY
))

1315  
HAL_BUSY
;

1317 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_READY
))

1319 if(((
ušt32_t
)
pD©a
 =ð0Uè&& (
L’gth
 > 0))

1321  
HAL_ERROR
;

1325 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

1328 
ChªÃl
)

1330 
TIM_CHANNEL_1
:

1333 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

1336 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

1339 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC1
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR1
, 
L’gth
);

1342 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

1346 
TIM_CHANNEL_2
:

1349 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

1352 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

1355 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC2
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR2
, 
L’gth
);

1358 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

1362 
TIM_CHANNEL_3
:

1365 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

1368 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

1371 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC3
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR3
,
L’gth
);

1374 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC3
);

1378 
TIM_CHANNEL_4
:

1381 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

1384 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

1387 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC4
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR4
, 
L’gth
);

1390 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC4
);

1399 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_ENABLE
);

1401 if(
	`IS_TIM_ADVANCED_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

1404 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

1408 
	`__HAL_TIM_ENABLE
(
htim
);

1411  
HAL_OK
;

1412 
	}
}

1426 
HAL_StusTy³Def
 
	$HAL_TIM_PWM_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1429 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1431 
ChªÃl
)

1433 
TIM_CHANNEL_1
:

1436 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

1440 
TIM_CHANNEL_2
:

1443 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

1447 
TIM_CHANNEL_3
:

1450 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC3
);

1454 
TIM_CHANNEL_4
:

1457 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC4
);

1466 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_DISABLE
);

1468 if(
	`IS_TIM_ADVANCED_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

1471 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

1475 
	`__HAL_TIM_DISABLE
(
htim
);

1478 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

1481  
HAL_OK
;

1482 
	}
}

1515 
HAL_StusTy³Def
 
	$HAL_TIM_IC_In™
(
TIM_HªdËTy³Def
 *
htim
)

1518 if(
htim
 =ð
NULL
)

1520  
HAL_ERROR
;

1524 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

1525 
	`as£¹_·¿m
(
	`IS_TIM_COUNTER_MODE
(
htim
->
In™
.
CouÁ”Mode
));

1526 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKDIVISION_DIV
(
htim
->
In™
.
ClockDivisiÚ
));

1528 if(
htim
->
S‹
 =ð
HAL_TIM_STATE_RESET
)

1531 
htim
->
Lock
 = 
HAL_UNLOCKED
;

1533 
	`HAL_TIM_IC_M¥In™
(
htim
);

1537 
htim
->
S‹
ð
HAL_TIM_STATE_BUSY
;

1540 
	`TIM_Ba£_S‘CÚfig
(
htim
->
In¡ªû
, &htim->
In™
);

1543 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

1545  
HAL_OK
;

1546 
	}
}

1554 
HAL_StusTy³Def
 
	$HAL_TIM_IC_DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

1557 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

1559 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

1562 
	`__HAL_TIM_DISABLE
(
htim
);

1565 
	`HAL_TIM_IC_M¥DeIn™
(
htim
);

1568 
htim
->
S‹
 = 
HAL_TIM_STATE_RESET
;

1571 
	`__HAL_UNLOCK
(
htim
);

1573  
HAL_OK
;

1574 
	}
}

1582 
__w—k
 
	$HAL_TIM_IC_M¥In™
(
TIM_HªdËTy³Def
 *
htim
)

1585 
	`UNUSED
(
htim
);

1589 
	}
}

1597 
__w—k
 
	$HAL_TIM_IC_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

1600 
	`UNUSED
(
htim
);

1604 
	}
}

1618 
HAL_StusTy³Def
 
	$HAL_TIM_IC_S¹
 (
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1621 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1624 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_ENABLE
);

1627 
	`__HAL_TIM_ENABLE
(
htim
);

1630  
HAL_OK
;

1631 
	}
}

1645 
HAL_StusTy³Def
 
	$HAL_TIM_IC_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1648 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1651 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_DISABLE
);

1654 
	`__HAL_TIM_DISABLE
(
htim
);

1657  
HAL_OK
;

1658 
	}
}

1672 
HAL_StusTy³Def
 
	$HAL_TIM_IC_S¹_IT
 (
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1675 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1677 
ChªÃl
)

1679 
TIM_CHANNEL_1
:

1682 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC1
);

1686 
TIM_CHANNEL_2
:

1689 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC2
);

1693 
TIM_CHANNEL_3
:

1696 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC3
);

1700 
TIM_CHANNEL_4
:

1703 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC4
);

1711 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_ENABLE
);

1714 
	`__HAL_TIM_ENABLE
(
htim
);

1717  
HAL_OK
;

1718 
	}
}

1732 
HAL_StusTy³Def
 
	$HAL_TIM_IC_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1735 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1737 
ChªÃl
)

1739 
TIM_CHANNEL_1
:

1742 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC1
);

1746 
TIM_CHANNEL_2
:

1749 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC2
);

1753 
TIM_CHANNEL_3
:

1756 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC3
);

1760 
TIM_CHANNEL_4
:

1763 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC4
);

1772 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_DISABLE
);

1775 
	`__HAL_TIM_DISABLE
(
htim
);

1778  
HAL_OK
;

1779 
	}
}

1795 
HAL_StusTy³Def
 
	$HAL_TIM_IC_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ*
pD©a
, 
ušt16_t
 
L’gth
)

1798 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1799 
	`as£¹_·¿m
(
	`IS_TIM_DMA_CC_INSTANCE
(
htim
->
In¡ªû
));

1801 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_BUSY
))

1803  
HAL_BUSY
;

1805 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_READY
))

1807 if((
pD©a
 =ð0Uè&& (
L’gth
 > 0))

1809  
HAL_ERROR
;

1813 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

1817 
ChªÃl
)

1819 
TIM_CHANNEL_1
:

1822 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

1825 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

1828 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC1
], (
ušt32_t
)&htim->
In¡ªû
->
CCR1
, (ušt32_t)
pD©a
, 
L’gth
);

1831 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

1835 
TIM_CHANNEL_2
:

1838 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

1841 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

1844 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC2
], (
ušt32_t
)&htim->
In¡ªû
->
CCR2
, (ušt32_t)
pD©a
, 
L’gth
);

1847 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

1851 
TIM_CHANNEL_3
:

1854 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

1857 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

1860 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC3
], (
ušt32_t
)&htim->
In¡ªû
->
CCR3
, (ušt32_t)
pD©a
, 
L’gth
);

1863 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC3
);

1867 
TIM_CHANNEL_4
:

1870 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

1873 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

1876 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC4
], (
ušt32_t
)&htim->
In¡ªû
->
CCR4
, (ušt32_t)
pD©a
, 
L’gth
);

1879 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC4
);

1888 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_ENABLE
);

1891 
	`__HAL_TIM_ENABLE
(
htim
);

1894  
HAL_OK
;

1895 
	}
}

1909 
HAL_StusTy³Def
 
	$HAL_TIM_IC_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1912 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1913 
	`as£¹_·¿m
(
	`IS_TIM_DMA_CC_INSTANCE
(
htim
->
In¡ªû
));

1915 
ChªÃl
)

1917 
TIM_CHANNEL_1
:

1920 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

1924 
TIM_CHANNEL_2
:

1927 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

1931 
TIM_CHANNEL_3
:

1934 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC3
);

1938 
TIM_CHANNEL_4
:

1941 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC4
);

1950 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_DISABLE
);

1953 
	`__HAL_TIM_DISABLE
(
htim
);

1956 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

1959  
HAL_OK
;

1960 
	}
}

1997 
HAL_StusTy³Def
 
	$HAL_TIM_OÃPul£_In™
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OÃPul£Mode
)

2000 if(
htim
 =ð
NULL
)

2002  
HAL_ERROR
;

2006 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

2007 
	`as£¹_·¿m
(
	`IS_TIM_COUNTER_MODE
(
htim
->
In™
.
CouÁ”Mode
));

2008 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKDIVISION_DIV
(
htim
->
In™
.
ClockDivisiÚ
));

2009 
	`as£¹_·¿m
(
	`IS_TIM_OPM_MODE
(
OÃPul£Mode
));

2011 if(
htim
->
S‹
 =ð
HAL_TIM_STATE_RESET
)

2014 
htim
->
Lock
 = 
HAL_UNLOCKED
;

2016 
	`HAL_TIM_OÃPul£_M¥In™
(
htim
);

2020 
htim
->
S‹
ð
HAL_TIM_STATE_BUSY
;

2023 
	`TIM_Ba£_S‘CÚfig
(
htim
->
In¡ªû
, &htim->
In™
);

2026 
htim
->
In¡ªû
->
CR1
 &ð~
TIM_CR1_OPM
;

2029 
htim
->
In¡ªû
->
CR1
 |ð
OÃPul£Mode
;

2032 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

2034  
HAL_OK
;

2035 
	}
}

2043 
HAL_StusTy³Def
 
	$HAL_TIM_OÃPul£_DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

2046 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

2048 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

2051 
	`__HAL_TIM_DISABLE
(
htim
);

2054 
	`HAL_TIM_OÃPul£_M¥DeIn™
(
htim
);

2057 
htim
->
S‹
 = 
HAL_TIM_STATE_RESET
;

2060 
	`__HAL_UNLOCK
(
htim
);

2062  
HAL_OK
;

2063 
	}
}

2071 
__w—k
 
	$HAL_TIM_OÃPul£_M¥In™
(
TIM_HªdËTy³Def
 *
htim
)

2074 
	`UNUSED
(
htim
);

2078 
	}
}

2086 
__w—k
 
	$HAL_TIM_OÃPul£_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

2089 
	`UNUSED
(
htim
);

2093 
	}
}

2105 
HAL_StusTy³Def
 
	$HAL_TIM_OÃPul£_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
)

2108 
	`UNUSED
(
OuutChªÃl
);

2119 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_ENABLE
);

2120 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_ENABLE
);

2122 if(
	`IS_TIM_ADVANCED_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

2125 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

2129  
HAL_OK
;

2130 
	}
}

2142 
HAL_StusTy³Def
 
	$HAL_TIM_OÃPul£_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
)

2145 
	`UNUSED
(
OuutChªÃl
);

2153 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_DISABLE
);

2154 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_DISABLE
);

2156 if(
	`IS_TIM_ADVANCED_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

2159 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

2163 
	`__HAL_TIM_DISABLE
(
htim
);

2166  
HAL_OK
;

2167 
	}
}

2179 
HAL_StusTy³Def
 
	$HAL_TIM_OÃPul£_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
)

2191 
	`UNUSED
(
OuutChªÃl
);

2194 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC1
);

2197 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC2
);

2199 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_ENABLE
);

2200 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_ENABLE
);

2202 if(
	`IS_TIM_ADVANCED_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

2205 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

2209  
HAL_OK
;

2210 
	}
}

2222 
HAL_StusTy³Def
 
	$HAL_TIM_OÃPul£_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
)

2225 
	`UNUSED
(
OuutChªÃl
);

2228 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC1
);

2231 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC2
);

2238 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_DISABLE
);

2239 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_DISABLE
);

2241 if(
	`IS_TIM_ADVANCED_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

2244 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

2248 
	`__HAL_TIM_DISABLE
(
htim
);

2251  
HAL_OK
;

2252 
	}
}

2285 
HAL_StusTy³Def
 
	$HAL_TIM_Encod”_In™
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_Encod”_In™Ty³Def
* 
sCÚfig
)

2287 
ušt32_t
 
tmpsmü
 = 0U;

2288 
ušt32_t
 
tmpccmr1
 = 0U;

2289 
ušt32_t
 
tmpcûr
 = 0U;

2292 if(
htim
 =ð
NULL
)

2294  
HAL_ERROR
;

2298 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

2299 
	`as£¹_·¿m
(
	`IS_TIM_ENCODER_MODE
(
sCÚfig
->
Encod”Mode
));

2300 
	`as£¹_·¿m
(
	`IS_TIM_IC_SELECTION
(
sCÚfig
->
IC1S–eùiÚ
));

2301 
	`as£¹_·¿m
(
	`IS_TIM_IC_SELECTION
(
sCÚfig
->
IC2S–eùiÚ
));

2302 
	`as£¹_·¿m
(
	`IS_TIM_IC_POLARITY
(
sCÚfig
->
IC1PÞ¬™y
));

2303 
	`as£¹_·¿m
(
	`IS_TIM_IC_POLARITY
(
sCÚfig
->
IC2PÞ¬™y
));

2304 
	`as£¹_·¿m
(
	`IS_TIM_IC_PRESCALER
(
sCÚfig
->
IC1P»sÿËr
));

2305 
	`as£¹_·¿m
(
	`IS_TIM_IC_PRESCALER
(
sCÚfig
->
IC2P»sÿËr
));

2306 
	`as£¹_·¿m
(
	`IS_TIM_IC_FILTER
(
sCÚfig
->
IC1Fž‹r
));

2307 
	`as£¹_·¿m
(
	`IS_TIM_IC_FILTER
(
sCÚfig
->
IC2Fž‹r
));

2309 if(
htim
->
S‹
 =ð
HAL_TIM_STATE_RESET
)

2312 
htim
->
Lock
 = 
HAL_UNLOCKED
;

2314 
	`HAL_TIM_Encod”_M¥In™
(
htim
);

2318 
htim
->
S‹
ð
HAL_TIM_STATE_BUSY
;

2321 
htim
->
In¡ªû
->
SMCR
 &ð~
TIM_SMCR_SMS
;

2324 
	`TIM_Ba£_S‘CÚfig
(
htim
->
In¡ªû
, &htim->
In™
);

2327 
tmpsmü
 = 
htim
->
In¡ªû
->
SMCR
;

2330 
tmpccmr1
 = 
htim
->
In¡ªû
->
CCMR1
;

2333 
tmpcûr
 = 
htim
->
In¡ªû
->
CCER
;

2336 
tmpsmü
 |ð
sCÚfig
->
Encod”Mode
;

2339 
tmpccmr1
 &ð~(
TIM_CCMR1_CC1S
 | 
TIM_CCMR1_CC2S
);

2340 
tmpccmr1
 |ð(
sCÚfig
->
IC1S–eùiÚ
 | (sCÚfig->
IC2S–eùiÚ
 << 8U));

2343 
tmpccmr1
 &ð~(
TIM_CCMR1_IC1PSC
 | 
TIM_CCMR1_IC2PSC
);

2344 
tmpccmr1
 &ð~(
TIM_CCMR1_IC1F
 | 
TIM_CCMR1_IC2F
);

2345 
tmpccmr1
 |ð
sCÚfig
->
IC1P»sÿËr
 | (sCÚfig->
IC2P»sÿËr
 << 8U);

2346 
tmpccmr1
 |ð(
sCÚfig
->
IC1Fž‹r
 << 4Uè| (sCÚfig->
IC2Fž‹r
 << 12U);

2349 
tmpcûr
 &ð~(
TIM_CCER_CC1P
 | 
TIM_CCER_CC2P
);

2350 
tmpcûr
 &ð~(
TIM_CCER_CC1NP
 | 
TIM_CCER_CC2NP
);

2351 
tmpcûr
 |ð
sCÚfig
->
IC1PÞ¬™y
 | (sCÚfig->
IC2PÞ¬™y
 << 4U);

2354 
htim
->
In¡ªû
->
SMCR
 = 
tmpsmü
;

2357 
htim
->
In¡ªû
->
CCMR1
 = 
tmpccmr1
;

2360 
htim
->
In¡ªû
->
CCER
 = 
tmpcûr
;

2363 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

2365  
HAL_OK
;

2366 
	}
}

2374 
HAL_StusTy³Def
 
	$HAL_TIM_Encod”_DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

2377 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

2379 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

2382 
	`__HAL_TIM_DISABLE
(
htim
);

2385 
	`HAL_TIM_Encod”_M¥DeIn™
(
htim
);

2388 
htim
->
S‹
 = 
HAL_TIM_STATE_RESET
;

2391 
	`__HAL_UNLOCK
(
htim
);

2393  
HAL_OK
;

2394 
	}
}

2402 
__w—k
 
	$HAL_TIM_Encod”_M¥In™
(
TIM_HªdËTy³Def
 *
htim
)

2405 
	`UNUSED
(
htim
);

2409 
	}
}

2417 
__w—k
 
	$HAL_TIM_Encod”_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

2420 
	`UNUSED
(
htim
);

2424 
	}
}

2437 
HAL_StusTy³Def
 
	$HAL_TIM_Encod”_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

2440 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

2443 
ChªÃl
)

2445 
TIM_CHANNEL_1
:

2447 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_ENABLE
);

2450 
TIM_CHANNEL_2
:

2452 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_ENABLE
);

2457 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_ENABLE
);

2458 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_ENABLE
);

2463 
	`__HAL_TIM_ENABLE
(
htim
);

2466  
HAL_OK
;

2467 
	}
}

2480 
HAL_StusTy³Def
 
	$HAL_TIM_Encod”_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

2483 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

2487 
ChªÃl
)

2489 
TIM_CHANNEL_1
:

2491 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_DISABLE
);

2494 
TIM_CHANNEL_2
:

2496 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_DISABLE
);

2501 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_DISABLE
);

2502 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_DISABLE
);

2507 
	`__HAL_TIM_DISABLE
(
htim
);

2510  
HAL_OK
;

2511 
	}
}

2524 
HAL_StusTy³Def
 
	$HAL_TIM_Encod”_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

2527 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

2531 
ChªÃl
)

2533 
TIM_CHANNEL_1
:

2535 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_ENABLE
);

2536 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC1
);

2539 
TIM_CHANNEL_2
:

2541 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_ENABLE
);

2542 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC2
);

2547 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_ENABLE
);

2548 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_ENABLE
);

2549 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC1
);

2550 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC2
);

2556 
	`__HAL_TIM_ENABLE
(
htim
);

2559  
HAL_OK
;

2560 
	}
}

2573 
HAL_StusTy³Def
 
	$HAL_TIM_Encod”_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

2576 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

2580 if(
ChªÃl
 =ð
TIM_CHANNEL_1
)

2582 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_DISABLE
);

2585 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC1
);

2587 if(
ChªÃl
 =ð
TIM_CHANNEL_2
)

2589 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_DISABLE
);

2592 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC2
);

2596 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_DISABLE
);

2597 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_DISABLE
);

2600 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC1
);

2601 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC2
);

2605 
	`__HAL_TIM_DISABLE
(
htim
);

2608 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

2611  
HAL_OK
;

2612 
	}
}

2628 
HAL_StusTy³Def
 
	$HAL_TIM_Encod”_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ*
pD©a1
, ušt32_ˆ*
pD©a2
, 
ušt16_t
 
L’gth
)

2631 
	`as£¹_·¿m
(
	`IS_TIM_DMA_CC_INSTANCE
(
htim
->
In¡ªû
));

2633 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_BUSY
))

2635  
HAL_BUSY
;

2637 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_READY
))

2639 if((((
pD©a1
 =ð0Uè|| (
pD©a2
 =ð0Uè)è&& (
L’gth
 > 0))

2641  
HAL_ERROR
;

2645 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

2649 
ChªÃl
)

2651 
TIM_CHANNEL_1
:

2654 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

2657 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

2660 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC1
], (
ušt32_t
)&htim->
In¡ªû
->
CCR1
, (ušt32_ˆ)
pD©a1
, 
L’gth
);

2663 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

2666 
	`__HAL_TIM_ENABLE
(
htim
);

2669 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_ENABLE
);

2673 
TIM_CHANNEL_2
:

2676 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

2679 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
;

2681 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC2
], (
ušt32_t
)&htim->
In¡ªû
->
CCR2
, (ušt32_t)
pD©a2
, 
L’gth
);

2684 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

2687 
	`__HAL_TIM_ENABLE
(
htim
);

2690 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_ENABLE
);

2694 
TIM_CHANNEL_ALL
:

2697 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

2700 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

2703 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC1
], (
ušt32_t
)&htim->
In¡ªû
->
CCR1
, (ušt32_t)
pD©a1
, 
L’gth
);

2706 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

2709 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

2712 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC2
], (
ušt32_t
)&htim->
In¡ªû
->
CCR2
, (ušt32_t)
pD©a2
, 
L’gth
);

2715 
	`__HAL_TIM_ENABLE
(
htim
);

2718 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_ENABLE
);

2719 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_ENABLE
);

2722 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

2724 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

2732  
HAL_OK
;

2733 
	}
}

2746 
HAL_StusTy³Def
 
	$HAL_TIM_Encod”_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

2749 
	`as£¹_·¿m
(
	`IS_TIM_DMA_CC_INSTANCE
(
htim
->
In¡ªû
));

2753 if(
ChªÃl
 =ð
TIM_CHANNEL_1
)

2755 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_DISABLE
);

2758 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

2760 if(
ChªÃl
 =ð
TIM_CHANNEL_2
)

2762 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_DISABLE
);

2765 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

2769 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_DISABLE
);

2770 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_DISABLE
);

2773 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

2774 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

2778 
	`__HAL_TIM_DISABLE
(
htim
);

2781 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

2784  
HAL_OK
;

2785 
	}
}

2809 
	$HAL_TIM_IRQHªdËr
(
TIM_HªdËTy³Def
 *
htim
)

2812 if(
	`__HAL_TIM_GET_FLAG
(
htim
, 
TIM_FLAG_CC1
è!ð
RESET
)

2814 if(
	`__HAL_TIM_GET_IT_SOURCE
(
htim
, 
TIM_IT_CC1
è!=
RESET
)

2817 
	`__HAL_TIM_CLEAR_IT
(
htim
, 
TIM_IT_CC1
);

2818 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_1
;

2821 if((
htim
->
In¡ªû
->
CCMR1
 & 
TIM_CCMR1_CC1S
) != 0x00U)

2823 
	`HAL_TIM_IC_C­tu»C®lback
(
htim
);

2828 
	`HAL_TIM_OC_D–ayEÏp£dC®lback
(
htim
);

2829 
	`HAL_TIM_PWM_Pul£FšishedC®lback
(
htim
);

2831 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_CLEARED
;

2836 if(
	`__HAL_TIM_GET_FLAG
(
htim
, 
TIM_FLAG_CC2
è!ð
RESET
)

2838 if(
	`__HAL_TIM_GET_IT_SOURCE
(
htim
, 
TIM_IT_CC2
è!=
RESET
)

2840 
	`__HAL_TIM_CLEAR_IT
(
htim
, 
TIM_IT_CC2
);

2841 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_2
;

2843 if((
htim
->
In¡ªû
->
CCMR1
 & 
TIM_CCMR1_CC2S
) != 0x00U)

2845 
	`HAL_TIM_IC_C­tu»C®lback
(
htim
);

2850 
	`HAL_TIM_OC_D–ayEÏp£dC®lback
(
htim
);

2851 
	`HAL_TIM_PWM_Pul£FšishedC®lback
(
htim
);

2853 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_CLEARED
;

2857 if(
	`__HAL_TIM_GET_FLAG
(
htim
, 
TIM_FLAG_CC3
è!ð
RESET
)

2859 if(
	`__HAL_TIM_GET_IT_SOURCE
(
htim
, 
TIM_IT_CC3
è!=
RESET
)

2861 
	`__HAL_TIM_CLEAR_IT
(
htim
, 
TIM_IT_CC3
);

2862 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_3
;

2864 if((
htim
->
In¡ªû
->
CCMR2
 & 
TIM_CCMR2_CC3S
) != 0x00U)

2866 
	`HAL_TIM_IC_C­tu»C®lback
(
htim
);

2871 
	`HAL_TIM_OC_D–ayEÏp£dC®lback
(
htim
);

2872 
	`HAL_TIM_PWM_Pul£FšishedC®lback
(
htim
);

2874 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_CLEARED
;

2878 if(
	`__HAL_TIM_GET_FLAG
(
htim
, 
TIM_FLAG_CC4
è!ð
RESET
)

2880 if(
	`__HAL_TIM_GET_IT_SOURCE
(
htim
, 
TIM_IT_CC4
è!=
RESET
)

2882 
	`__HAL_TIM_CLEAR_IT
(
htim
, 
TIM_IT_CC4
);

2883 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_4
;

2885 if((
htim
->
In¡ªû
->
CCMR2
 & 
TIM_CCMR2_CC4S
) != 0x00U)

2887 
	`HAL_TIM_IC_C­tu»C®lback
(
htim
);

2892 
	`HAL_TIM_OC_D–ayEÏp£dC®lback
(
htim
);

2893 
	`HAL_TIM_PWM_Pul£FšishedC®lback
(
htim
);

2895 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_CLEARED
;

2899 if(
	`__HAL_TIM_GET_FLAG
(
htim
, 
TIM_FLAG_UPDATE
è!ð
RESET
)

2901 if(
	`__HAL_TIM_GET_IT_SOURCE
(
htim
, 
TIM_IT_UPDATE
è!=
RESET
)

2903 
	`__HAL_TIM_CLEAR_IT
(
htim
, 
TIM_IT_UPDATE
);

2904 
	`HAL_TIM_P”iodEÏp£dC®lback
(
htim
);

2908 if(
	`__HAL_TIM_GET_FLAG
(
htim
, 
TIM_FLAG_BREAK
è!ð
RESET
)

2910 if(
	`__HAL_TIM_GET_IT_SOURCE
(
htim
, 
TIM_IT_BREAK
è!=
RESET
)

2912 
	`__HAL_TIM_CLEAR_IT
(
htim
, 
TIM_IT_BREAK
);

2913 
	`HAL_TIMEx_B»akC®lback
(
htim
);

2917 if(
	`__HAL_TIM_GET_FLAG
(
htim
, 
TIM_FLAG_TRIGGER
è!ð
RESET
)

2919 if(
	`__HAL_TIM_GET_IT_SOURCE
(
htim
, 
TIM_IT_TRIGGER
è!=
RESET
)

2921 
	`__HAL_TIM_CLEAR_IT
(
htim
, 
TIM_IT_TRIGGER
);

2922 
	`HAL_TIM_Trigg”C®lback
(
htim
);

2926 if(
	`__HAL_TIM_GET_FLAG
(
htim
, 
TIM_FLAG_COM
è!ð
RESET
)

2928 if(
	`__HAL_TIM_GET_IT_SOURCE
(
htim
, 
TIM_IT_COM
è!=
RESET
)

2930 
	`__HAL_TIM_CLEAR_IT
(
htim
, 
TIM_FLAG_COM
);

2931 
	`HAL_TIMEx_CommutiÚC®lback
(
htim
);

2934 
	}
}

2972 
HAL_StusTy³Def
 
	$HAL_TIM_OC_CÚfigChªÃl
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_OC_In™Ty³Def
* 
sCÚfig
, 
ušt32_t
 
ChªÃl
)

2975 
	`as£¹_·¿m
(
	`IS_TIM_CHANNELS
(
ChªÃl
));

2976 
	`as£¹_·¿m
(
	`IS_TIM_OC_MODE
(
sCÚfig
->
OCMode
));

2977 
	`as£¹_·¿m
(
	`IS_TIM_OC_POLARITY
(
sCÚfig
->
OCPÞ¬™y
));

2980 
	`__HAL_LOCK
(
htim
);

2982 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

2984 
ChªÃl
)

2986 
TIM_CHANNEL_1
:

2988 
	`as£¹_·¿m
(
	`IS_TIM_CC1_INSTANCE
(
htim
->
In¡ªû
));

2990 
	`TIM_OC1_S‘CÚfig
(
htim
->
In¡ªû
, 
sCÚfig
);

2994 
TIM_CHANNEL_2
:

2996 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

2998 
	`TIM_OC2_S‘CÚfig
(
htim
->
In¡ªû
, 
sCÚfig
);

3002 
TIM_CHANNEL_3
:

3004 
	`as£¹_·¿m
(
	`IS_TIM_CC3_INSTANCE
(
htim
->
In¡ªû
));

3006 
	`TIM_OC3_S‘CÚfig
(
htim
->
In¡ªû
, 
sCÚfig
);

3010 
TIM_CHANNEL_4
:

3012 
	`as£¹_·¿m
(
	`IS_TIM_CC4_INSTANCE
(
htim
->
In¡ªû
));

3014 
	`TIM_OC4_S‘CÚfig
(
htim
->
In¡ªû
, 
sCÚfig
);

3021 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

3023 
	`__HAL_UNLOCK
(
htim
);

3025  
HAL_OK
;

3026 
	}
}

3042 
HAL_StusTy³Def
 
	$HAL_TIM_IC_CÚfigChªÃl
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_IC_In™Ty³Def
* 
sCÚfig
, 
ušt32_t
 
ChªÃl
)

3045 
	`as£¹_·¿m
(
	`IS_TIM_CC1_INSTANCE
(
htim
->
In¡ªû
));

3046 
	`as£¹_·¿m
(
	`IS_TIM_IC_POLARITY
(
sCÚfig
->
ICPÞ¬™y
));

3047 
	`as£¹_·¿m
(
	`IS_TIM_IC_SELECTION
(
sCÚfig
->
ICS–eùiÚ
));

3048 
	`as£¹_·¿m
(
	`IS_TIM_IC_PRESCALER
(
sCÚfig
->
ICP»sÿËr
));

3049 
	`as£¹_·¿m
(
	`IS_TIM_IC_FILTER
(
sCÚfig
->
ICFž‹r
));

3051 
	`__HAL_LOCK
(
htim
);

3053 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

3055 ià(
ChªÃl
 =ð
TIM_CHANNEL_1
)

3058 
	`TIM_TI1_S‘CÚfig
(
htim
->
In¡ªû
,

3059 
sCÚfig
->
ICPÞ¬™y
,

3060 
sCÚfig
->
ICS–eùiÚ
,

3061 
sCÚfig
->
ICFž‹r
);

3064 
htim
->
In¡ªû
->
CCMR1
 &ð~
TIM_CCMR1_IC1PSC
;

3067 
htim
->
In¡ªû
->
CCMR1
 |ð
sCÚfig
->
ICP»sÿËr
;

3069 ià(
ChªÃl
 =ð
TIM_CHANNEL_2
)

3072 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

3074 
	`TIM_TI2_S‘CÚfig
(
htim
->
In¡ªû
,

3075 
sCÚfig
->
ICPÞ¬™y
,

3076 
sCÚfig
->
ICS–eùiÚ
,

3077 
sCÚfig
->
ICFž‹r
);

3080 
htim
->
In¡ªû
->
CCMR1
 &ð~
TIM_CCMR1_IC2PSC
;

3083 
htim
->
In¡ªû
->
CCMR1
 |ð(
sCÚfig
->
ICP»sÿËr
 << 8U);

3085 ià(
ChªÃl
 =ð
TIM_CHANNEL_3
)

3088 
	`as£¹_·¿m
(
	`IS_TIM_CC3_INSTANCE
(
htim
->
In¡ªû
));

3090 
	`TIM_TI3_S‘CÚfig
(
htim
->
In¡ªû
,

3091 
sCÚfig
->
ICPÞ¬™y
,

3092 
sCÚfig
->
ICS–eùiÚ
,

3093 
sCÚfig
->
ICFž‹r
);

3096 
htim
->
In¡ªû
->
CCMR2
 &ð~
TIM_CCMR2_IC3PSC
;

3099 
htim
->
In¡ªû
->
CCMR2
 |ð
sCÚfig
->
ICP»sÿËr
;

3104 
	`as£¹_·¿m
(
	`IS_TIM_CC4_INSTANCE
(
htim
->
In¡ªû
));

3106 
	`TIM_TI4_S‘CÚfig
(
htim
->
In¡ªû
,

3107 
sCÚfig
->
ICPÞ¬™y
,

3108 
sCÚfig
->
ICS–eùiÚ
,

3109 
sCÚfig
->
ICFž‹r
);

3112 
htim
->
In¡ªû
->
CCMR2
 &ð~
TIM_CCMR2_IC4PSC
;

3115 
htim
->
In¡ªû
->
CCMR2
 |ð(
sCÚfig
->
ICP»sÿËr
 << 8U);

3118 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

3120 
	`__HAL_UNLOCK
(
htim
);

3122  
HAL_OK
;

3123 
	}
}

3139 
HAL_StusTy³Def
 
	$HAL_TIM_PWM_CÚfigChªÃl
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_OC_In™Ty³Def
* 
sCÚfig
, 
ušt32_t
 
ChªÃl
)

3141 
	`__HAL_LOCK
(
htim
);

3144 
	`as£¹_·¿m
(
	`IS_TIM_CHANNELS
(
ChªÃl
));

3145 
	`as£¹_·¿m
(
	`IS_TIM_PWM_MODE
(
sCÚfig
->
OCMode
));

3146 
	`as£¹_·¿m
(
	`IS_TIM_OC_POLARITY
(
sCÚfig
->
OCPÞ¬™y
));

3147 
	`as£¹_·¿m
(
	`IS_TIM_FAST_STATE
(
sCÚfig
->
OCFa¡Mode
));

3149 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

3151 
ChªÃl
)

3153 
TIM_CHANNEL_1
:

3155 
	`as£¹_·¿m
(
	`IS_TIM_CC1_INSTANCE
(
htim
->
In¡ªû
));

3157 
	`TIM_OC1_S‘CÚfig
(
htim
->
In¡ªû
, 
sCÚfig
);

3160 
htim
->
In¡ªû
->
CCMR1
 |ð
TIM_CCMR1_OC1PE
;

3163 
htim
->
In¡ªû
->
CCMR1
 &ð~
TIM_CCMR1_OC1FE
;

3164 
htim
->
In¡ªû
->
CCMR1
 |ð
sCÚfig
->
OCFa¡Mode
;

3168 
TIM_CHANNEL_2
:

3170 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

3172 
	`TIM_OC2_S‘CÚfig
(
htim
->
In¡ªû
, 
sCÚfig
);

3175 
htim
->
In¡ªû
->
CCMR1
 |ð
TIM_CCMR1_OC2PE
;

3178 
htim
->
In¡ªû
->
CCMR1
 &ð~
TIM_CCMR1_OC2FE
;

3179 
htim
->
In¡ªû
->
CCMR1
 |ð
sCÚfig
->
OCFa¡Mode
 << 8U;

3183 
TIM_CHANNEL_3
:

3185 
	`as£¹_·¿m
(
	`IS_TIM_CC3_INSTANCE
(
htim
->
In¡ªû
));

3187 
	`TIM_OC3_S‘CÚfig
(
htim
->
In¡ªû
, 
sCÚfig
);

3190 
htim
->
In¡ªû
->
CCMR2
 |ð
TIM_CCMR2_OC3PE
;

3193 
htim
->
In¡ªû
->
CCMR2
 &ð~
TIM_CCMR2_OC3FE
;

3194 
htim
->
In¡ªû
->
CCMR2
 |ð
sCÚfig
->
OCFa¡Mode
;

3198 
TIM_CHANNEL_4
:

3200 
	`as£¹_·¿m
(
	`IS_TIM_CC4_INSTANCE
(
htim
->
In¡ªû
));

3202 
	`TIM_OC4_S‘CÚfig
(
htim
->
In¡ªû
, 
sCÚfig
);

3205 
htim
->
In¡ªû
->
CCMR2
 |ð
TIM_CCMR2_OC4PE
;

3208 
htim
->
In¡ªû
->
CCMR2
 &ð~
TIM_CCMR2_OC4FE
;

3209 
htim
->
In¡ªû
->
CCMR2
 |ð
sCÚfig
->
OCFa¡Mode
 << 8U;

3217 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

3219 
	`__HAL_UNLOCK
(
htim
);

3221  
HAL_OK
;

3222 
	}
}

3240 
HAL_StusTy³Def
 
	$HAL_TIM_OÃPul£_CÚfigChªÃl
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_OÃPul£_In™Ty³Def
* 
sCÚfig
, 
ušt32_t
 
OuutChªÃl
, ušt32_ˆ
IÅutChªÃl
)

3242 
TIM_OC_In™Ty³Def
 
‹mp1
;

3245 
	`as£¹_·¿m
(
	`IS_TIM_OPM_CHANNELS
(
OuutChªÃl
));

3246 
	`as£¹_·¿m
(
	`IS_TIM_OPM_CHANNELS
(
IÅutChªÃl
));

3248 if(
OuutChªÃl
 !ð
IÅutChªÃl
)

3250 
	`__HAL_LOCK
(
htim
);

3252 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

3255 
‹mp1
.
OCMode
 = 
sCÚfig
->OCMode;

3256 
‹mp1
.
Pul£
 = 
sCÚfig
->Pulse;

3257 
‹mp1
.
OCPÞ¬™y
 = 
sCÚfig
->OCPolarity;

3258 
‹mp1
.
OCNPÞ¬™y
 = 
sCÚfig
->OCNPolarity;

3259 
‹mp1
.
OCIdËS‹
 = 
sCÚfig
->OCIdleState;

3260 
‹mp1
.
OCNIdËS‹
 = 
sCÚfig
->OCNIdleState;

3262 
OuutChªÃl
)

3264 
TIM_CHANNEL_1
:

3266 
	`as£¹_·¿m
(
	`IS_TIM_CC1_INSTANCE
(
htim
->
In¡ªû
));

3268 
	`TIM_OC1_S‘CÚfig
(
htim
->
In¡ªû
, &
‹mp1
);

3271 
TIM_CHANNEL_2
:

3273 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

3275 
	`TIM_OC2_S‘CÚfig
(
htim
->
In¡ªû
, &
‹mp1
);

3281 
IÅutChªÃl
)

3283 
TIM_CHANNEL_1
:

3285 
	`as£¹_·¿m
(
	`IS_TIM_CC1_INSTANCE
(
htim
->
In¡ªû
));

3287 
	`TIM_TI1_S‘CÚfig
(
htim
->
In¡ªû
, 
sCÚfig
->
ICPÞ¬™y
,

3288 
sCÚfig
->
ICS–eùiÚ
, sCÚfig->
ICFž‹r
);

3291 
htim
->
In¡ªû
->
CCMR1
 &ð~
TIM_CCMR1_IC1PSC
;

3294 
htim
->
In¡ªû
->
SMCR
 &ð~
TIM_SMCR_TS
;

3295 
htim
->
In¡ªû
->
SMCR
 |ð
TIM_TS_TI1FP1
;

3298 
htim
->
In¡ªû
->
SMCR
 &ð~
TIM_SMCR_SMS
;

3299 
htim
->
In¡ªû
->
SMCR
 |ð
TIM_SLAVEMODE_TRIGGER
;

3302 
TIM_CHANNEL_2
:

3304 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

3306 
	`TIM_TI2_S‘CÚfig
(
htim
->
In¡ªû
, 
sCÚfig
->
ICPÞ¬™y
,

3307 
sCÚfig
->
ICS–eùiÚ
, sCÚfig->
ICFž‹r
);

3310 
htim
->
In¡ªû
->
CCMR1
 &ð~
TIM_CCMR1_IC2PSC
;

3313 
htim
->
In¡ªû
->
SMCR
 &ð~
TIM_SMCR_TS
;

3314 
htim
->
In¡ªû
->
SMCR
 |ð
TIM_TS_TI2FP2
;

3317 
htim
->
In¡ªû
->
SMCR
 &ð~
TIM_SMCR_SMS
;

3318 
htim
->
In¡ªû
->
SMCR
 |ð
TIM_SLAVEMODE_TRIGGER
;

3326 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

3328 
	`__HAL_UNLOCK
(
htim
);

3330  
HAL_OK
;

3334  
HAL_ERROR
;

3336 
	}
}

3377 
HAL_StusTy³Def
 
	$HAL_TIM_DMABur¡_Wr™eS¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Bur¡Ba£Add»ss
, ušt32_ˆ
Bur¡Reque¡Src
,

3378 
ušt32_t
* 
Bur¡Bufãr
, ušt32_ˆ
Bur¡L’gth
)

3381 
	`as£¹_·¿m
(
	`IS_TIM_DMABURST_INSTANCE
(
htim
->
In¡ªû
));

3382 
	`as£¹_·¿m
(
	`IS_TIM_DMA_BASE
(
Bur¡Ba£Add»ss
));

3383 
	`as£¹_·¿m
(
	`IS_TIM_DMA_SOURCE
(
Bur¡Reque¡Src
));

3384 
	`as£¹_·¿m
(
	`IS_TIM_DMA_LENGTH
(
Bur¡L’gth
));

3386 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_BUSY
))

3388  
HAL_BUSY
;

3390 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_READY
))

3392 if((
Bur¡Bufãr
 =ð0Uè&& (
Bur¡L’gth
 > 0U))

3394  
HAL_ERROR
;

3398 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

3401 
Bur¡Reque¡Src
)

3403 
TIM_DMA_UPDATE
:

3406 
htim
->
hdma
[
TIM_DMA_ID_UPDATE
]->
XãrC¶tC®lback
 = 
TIM_DMAP”iodEÏp£dC¶t
;

3409 
htim
->
hdma
[
TIM_DMA_ID_UPDATE
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3412 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_UPDATE
], (
ušt32_t
)
Bur¡Bufãr
, (ušt32_t)&htim->
In¡ªû
->
DMAR
, ((
Bur¡L’gth
) >> 8U) + 1U);

3415 
TIM_DMA_CC1
:

3418 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

3421 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3424 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC1
], (
ušt32_t
)
Bur¡Bufãr
, (ušt32_t)&htim->
In¡ªû
->
DMAR
, ((
Bur¡L’gth
) >> 8U) + 1U);

3427 
TIM_DMA_CC2
:

3430 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

3433 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3436 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC2
], (
ušt32_t
)
Bur¡Bufãr
, (ušt32_t)&htim->
In¡ªû
->
DMAR
, ((
Bur¡L’gth
) >> 8U) + 1U);

3439 
TIM_DMA_CC3
:

3442 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

3445 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3448 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC3
], (
ušt32_t
)
Bur¡Bufãr
, (ušt32_t)&htim->
In¡ªû
->
DMAR
, ((
Bur¡L’gth
) >> 8U) + 1U);

3451 
TIM_DMA_CC4
:

3454 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

3457 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3460 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC4
], (
ušt32_t
)
Bur¡Bufãr
, (ušt32_t)&htim->
In¡ªû
->
DMAR
, ((
Bur¡L’gth
) >> 8U) + 1U);

3463 
TIM_DMA_COM
:

3466 
htim
->
hdma
[
TIM_DMA_ID_COMMUTATION
]->
XãrC¶tC®lback
 = 
TIMEx_DMACommutiÚC¶t
;

3469 
htim
->
hdma
[
TIM_DMA_ID_COMMUTATION
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3472 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_COMMUTATION
], (
ušt32_t
)
Bur¡Bufãr
, (ušt32_t)&htim->
In¡ªû
->
DMAR
, ((
Bur¡L’gth
) >> 8U) + 1U);

3475 
TIM_DMA_TRIGGER
:

3478 
htim
->
hdma
[
TIM_DMA_ID_TRIGGER
]->
XãrC¶tC®lback
 = 
TIM_DMATrigg”C¶t
;

3481 
htim
->
hdma
[
TIM_DMA_ID_TRIGGER
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3484 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_TRIGGER
], (
ušt32_t
)
Bur¡Bufãr
, (ušt32_t)&htim->
In¡ªû
->
DMAR
, ((
Bur¡L’gth
) >> 8U) + 1U);

3491 
htim
->
In¡ªû
->
DCR
 = 
Bur¡Ba£Add»ss
 | 
Bur¡L’gth
;

3494 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
Bur¡Reque¡Src
);

3496 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

3499  
HAL_OK
;

3500 
	}
}

3509 
HAL_StusTy³Def
 
	$HAL_TIM_DMABur¡_Wr™eStÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Bur¡Reque¡Src
)

3512 
	`as£¹_·¿m
(
	`IS_TIM_DMA_SOURCE
(
Bur¡Reque¡Src
));

3515 
Bur¡Reque¡Src
)

3517 
TIM_DMA_UPDATE
:

3519 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_UPDATE
]);

3522 
TIM_DMA_CC1
:

3524 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_CC1
]);

3527 
TIM_DMA_CC2
:

3529 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_CC2
]);

3532 
TIM_DMA_CC3
:

3534 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_CC3
]);

3537 
TIM_DMA_CC4
:

3539 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_CC4
]);

3542 
TIM_DMA_COM
:

3544 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_COMMUTATION
]);

3547 
TIM_DMA_TRIGGER
:

3549 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_TRIGGER
]);

3557 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
Bur¡Reque¡Src
);

3560  
HAL_OK
;

3561 
	}
}

3602 
HAL_StusTy³Def
 
	$HAL_TIM_DMABur¡_R—dS¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Bur¡Ba£Add»ss
, ušt32_ˆ
Bur¡Reque¡Src
,

3603 
ušt32_t
 *
Bur¡Bufãr
, ušt32_ˆ
Bur¡L’gth
)

3606 
	`as£¹_·¿m
(
	`IS_TIM_DMABURST_INSTANCE
(
htim
->
In¡ªû
));

3607 
	`as£¹_·¿m
(
	`IS_TIM_DMA_BASE
(
Bur¡Ba£Add»ss
));

3608 
	`as£¹_·¿m
(
	`IS_TIM_DMA_SOURCE
(
Bur¡Reque¡Src
));

3609 
	`as£¹_·¿m
(
	`IS_TIM_DMA_LENGTH
(
Bur¡L’gth
));

3611 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_BUSY
))

3613  
HAL_BUSY
;

3615 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_READY
))

3617 if((
Bur¡Bufãr
 =ð0Uè&& (
Bur¡L’gth
 > 0U))

3619  
HAL_ERROR
;

3623 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

3626 
Bur¡Reque¡Src
)

3628 
TIM_DMA_UPDATE
:

3631 
htim
->
hdma
[
TIM_DMA_ID_UPDATE
]->
XãrC¶tC®lback
 = 
TIM_DMAP”iodEÏp£dC¶t
;

3634 
htim
->
hdma
[
TIM_DMA_ID_UPDATE
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3637 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_UPDATE
], (
ušt32_t
)&htim->
In¡ªû
->
DMAR
, (ušt32_t)
Bur¡Bufãr
, ((
Bur¡L’gth
) >> 8U) + 1U);

3640 
TIM_DMA_CC1
:

3643 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

3646 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3649 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC1
], (
ušt32_t
)&htim->
In¡ªû
->
DMAR
, (ušt32_t)
Bur¡Bufãr
, ((
Bur¡L’gth
) >> 8U) + 1U);

3652 
TIM_DMA_CC2
:

3655 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

3658 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3661 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC2
], (
ušt32_t
)&htim->
In¡ªû
->
DMAR
, (ušt32_t)
Bur¡Bufãr
, ((
Bur¡L’gth
) >> 8U) + 1U);

3664 
TIM_DMA_CC3
:

3667 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

3670 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3673 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC3
], (
ušt32_t
)&htim->
In¡ªû
->
DMAR
, (ušt32_t)
Bur¡Bufãr
, ((
Bur¡L’gth
) >> 8U) + 1U);

3676 
TIM_DMA_CC4
:

3679 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

3682 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3685 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC4
], (
ušt32_t
)&htim->
In¡ªû
->
DMAR
, (ušt32_t)
Bur¡Bufãr
, ((
Bur¡L’gth
) >> 8U) + 1U);

3688 
TIM_DMA_COM
:

3691 
htim
->
hdma
[
TIM_DMA_ID_COMMUTATION
]->
XãrC¶tC®lback
 = 
TIMEx_DMACommutiÚC¶t
;

3694 
htim
->
hdma
[
TIM_DMA_ID_COMMUTATION
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3697 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_COMMUTATION
], (
ušt32_t
)&htim->
In¡ªû
->
DMAR
, (ušt32_t)
Bur¡Bufãr
, ((
Bur¡L’gth
) >> 8U) + 1U);

3700 
TIM_DMA_TRIGGER
:

3703 
htim
->
hdma
[
TIM_DMA_ID_TRIGGER
]->
XãrC¶tC®lback
 = 
TIM_DMATrigg”C¶t
;

3706 
htim
->
hdma
[
TIM_DMA_ID_TRIGGER
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3709 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_TRIGGER
], (
ušt32_t
)&htim->
In¡ªû
->
DMAR
, (ušt32_t)
Bur¡Bufãr
, ((
Bur¡L’gth
) >> 8U) + 1);

3717 
htim
->
In¡ªû
->
DCR
 = 
Bur¡Ba£Add»ss
 | 
Bur¡L’gth
;

3720 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
Bur¡Reque¡Src
);

3722 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

3725  
HAL_OK
;

3726 
	}
}

3735 
HAL_StusTy³Def
 
	$HAL_TIM_DMABur¡_R—dStÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Bur¡Reque¡Src
)

3738 
	`as£¹_·¿m
(
	`IS_TIM_DMA_SOURCE
(
Bur¡Reque¡Src
));

3741 
Bur¡Reque¡Src
)

3743 
TIM_DMA_UPDATE
:

3745 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_UPDATE
]);

3748 
TIM_DMA_CC1
:

3750 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_CC1
]);

3753 
TIM_DMA_CC2
:

3755 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_CC2
]);

3758 
TIM_DMA_CC3
:

3760 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_CC3
]);

3763 
TIM_DMA_CC4
:

3765 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_CC4
]);

3768 
TIM_DMA_COM
:

3770 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_COMMUTATION
]);

3773 
TIM_DMA_TRIGGER
:

3775 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_TRIGGER
]);

3783 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
Bur¡Reque¡Src
);

3786  
HAL_OK
;

3787 
	}
}

3808 
HAL_StusTy³Def
 
	$HAL_TIM_G’”©eEv’t
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Ev’tSourû
)

3811 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

3812 
	`as£¹_·¿m
(
	`IS_TIM_EVENT_SOURCE
(
Ev’tSourû
));

3815 
	`__HAL_LOCK
(
htim
);

3818 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

3821 
htim
->
In¡ªû
->
EGR
 = 
Ev’tSourû
;

3824 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

3826 
	`__HAL_UNLOCK
(
htim
);

3829  
HAL_OK
;

3830 
	}
}

3846 
HAL_StusTy³Def
 
	$HAL_TIM_CÚfigOC»fCË¬
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_CË¬IÅutCÚfigTy³Def
 * 
sCË¬IÅutCÚfig
, 
ušt32_t
 
ChªÃl
)

3849 
	`as£¹_·¿m
(
	`IS_TIM_CC1_INSTANCE
(
htim
->
In¡ªû
));

3850 
	`as£¹_·¿m
(
	`IS_TIM_CHANNELS
(
ChªÃl
));

3851 
	`as£¹_·¿m
(
	`IS_TIM_CLEARINPUT_SOURCE
(
sCË¬IÅutCÚfig
->
CË¬IÅutSourû
));

3852 
	`as£¹_·¿m
(
	`IS_TIM_CLEARINPUT_POLARITY
(
sCË¬IÅutCÚfig
->
CË¬IÅutPÞ¬™y
));

3853 
	`as£¹_·¿m
(
	`IS_TIM_CLEARINPUT_PRESCALER
(
sCË¬IÅutCÚfig
->
CË¬IÅutP»sÿËr
));

3854 
	`as£¹_·¿m
(
	`IS_TIM_CLEARINPUT_FILTER
(
sCË¬IÅutCÚfig
->
CË¬IÅutFž‹r
));

3857 
	`__HAL_LOCK
(
htim
);

3859 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

3861 if(
sCË¬IÅutCÚfig
->
CË¬IÅutSourû
 =ð
TIM_CLEARINPUTSOURCE_ETR
)

3863 
	`TIM_ETR_S‘CÚfig
(
htim
->
In¡ªû
,

3864 
sCË¬IÅutCÚfig
->
CË¬IÅutP»sÿËr
,

3865 
sCË¬IÅutCÚfig
->
CË¬IÅutPÞ¬™y
,

3866 
sCË¬IÅutCÚfig
->
CË¬IÅutFž‹r
);

3869 
ChªÃl
)

3871 
TIM_CHANNEL_1
:

3873 if(
sCË¬IÅutCÚfig
->
CË¬IÅutS‹
 !ð
RESET
)

3876 
htim
->
In¡ªû
->
CCMR1
 |ð
TIM_CCMR1_OC1CE
;

3881 
htim
->
In¡ªû
->
CCMR1
 &ð~
TIM_CCMR1_OC1CE
;

3885 
TIM_CHANNEL_2
:

3887 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

3888 if(
sCË¬IÅutCÚfig
->
CË¬IÅutS‹
 !ð
RESET
)

3891 
htim
->
In¡ªû
->
CCMR1
 |ð
TIM_CCMR1_OC2CE
;

3896 
htim
->
In¡ªû
->
CCMR1
 &ð~
TIM_CCMR1_OC2CE
;

3900 
TIM_CHANNEL_3
:

3902 
	`as£¹_·¿m
(
	`IS_TIM_CC3_INSTANCE
(
htim
->
In¡ªû
));

3903 if(
sCË¬IÅutCÚfig
->
CË¬IÅutS‹
 !ð
RESET
)

3906 
htim
->
In¡ªû
->
CCMR2
 |ð
TIM_CCMR2_OC3CE
;

3911 
htim
->
In¡ªû
->
CCMR2
 &ð~
TIM_CCMR2_OC3CE
;

3915 
TIM_CHANNEL_4
:

3917 
	`as£¹_·¿m
(
	`IS_TIM_CC4_INSTANCE
(
htim
->
In¡ªû
));

3918 if(
sCË¬IÅutCÚfig
->
CË¬IÅutS‹
 !ð
RESET
)

3921 
htim
->
In¡ªû
->
CCMR2
 |ð
TIM_CCMR2_OC4CE
;

3926 
htim
->
In¡ªû
->
CCMR2
 &ð~
TIM_CCMR2_OC4CE
;

3934 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

3936 
	`__HAL_UNLOCK
(
htim
);

3938  
HAL_OK
;

3939 
	}
}

3949 
HAL_StusTy³Def
 
	$HAL_TIM_CÚfigClockSourû
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_ClockCÚfigTy³Def
 * 
sClockSourûCÚfig
)

3951 
ušt32_t
 
tmpsmü
 = 0U;

3954 
	`__HAL_LOCK
(
htim
);

3956 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

3959 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKSOURCE
(
sClockSourûCÚfig
->
ClockSourû
));

3962 
tmpsmü
 = 
htim
->
In¡ªû
->
SMCR
;

3963 
tmpsmü
 &ð~(
TIM_SMCR_SMS
 | 
TIM_SMCR_TS
);

3964 
tmpsmü
 &ð~(
TIM_SMCR_ETF
 | 
TIM_SMCR_ETPS
 | 
TIM_SMCR_ECE
 | 
TIM_SMCR_ETP
);

3965 
htim
->
In¡ªû
->
SMCR
 = 
tmpsmü
;

3967 
sClockSourûCÚfig
->
ClockSourû
)

3969 
TIM_CLOCKSOURCE_INTERNAL
:

3971 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

3974 
htim
->
In¡ªû
->
SMCR
 &ð~
TIM_SMCR_SMS
;

3978 
TIM_CLOCKSOURCE_ETRMODE1
:

3980 
	`as£¹_·¿m
(
	`IS_TIM_ETR_INSTANCE
(
htim
->
In¡ªû
));

3982 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKPOLARITY
(
sClockSourûCÚfig
->
ClockPÞ¬™y
));

3983 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKPRESCALER
(
sClockSourûCÚfig
->
ClockP»sÿËr
));

3984 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKFILTER
(
sClockSourûCÚfig
->
ClockFž‹r
));

3987 
	`TIM_ETR_S‘CÚfig
(
htim
->
In¡ªû
,

3988 
sClockSourûCÚfig
->
ClockP»sÿËr
,

3989 
sClockSourûCÚfig
->
ClockPÞ¬™y
,

3990 
sClockSourûCÚfig
->
ClockFž‹r
);

3992 
tmpsmü
 = 
htim
->
In¡ªû
->
SMCR
;

3994 
tmpsmü
 &ð~(
TIM_SMCR_SMS
 | 
TIM_SMCR_TS
);

3996 
tmpsmü
 |ð(
TIM_SLAVEMODE_EXTERNAL1
 | 
TIM_CLOCKSOURCE_ETRMODE1
);

3998 
htim
->
In¡ªû
->
SMCR
 = 
tmpsmü
;

4002 
TIM_CLOCKSOURCE_ETRMODE2
:

4004 
	`as£¹_·¿m
(
	`IS_TIM_ETR_INSTANCE
(
htim
->
In¡ªû
));

4006 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKPOLARITY
(
sClockSourûCÚfig
->
ClockPÞ¬™y
));

4007 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKPRESCALER
(
sClockSourûCÚfig
->
ClockP»sÿËr
));

4008 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKFILTER
(
sClockSourûCÚfig
->
ClockFž‹r
));

4011 
	`TIM_ETR_S‘CÚfig
(
htim
->
In¡ªû
,

4012 
sClockSourûCÚfig
->
ClockP»sÿËr
,

4013 
sClockSourûCÚfig
->
ClockPÞ¬™y
,

4014 
sClockSourûCÚfig
->
ClockFž‹r
);

4016 
htim
->
In¡ªû
->
SMCR
 |ð
TIM_SMCR_ECE
;

4020 
TIM_CLOCKSOURCE_TI1
:

4022 
	`as£¹_·¿m
(
	`IS_TIM_CC1_INSTANCE
(
htim
->
In¡ªû
));

4025 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKPOLARITY
(
sClockSourûCÚfig
->
ClockPÞ¬™y
));

4026 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKFILTER
(
sClockSourûCÚfig
->
ClockFž‹r
));

4028 
	`TIM_TI1_CÚfigIÅutSge
(
htim
->
In¡ªû
,

4029 
sClockSourûCÚfig
->
ClockPÞ¬™y
,

4030 
sClockSourûCÚfig
->
ClockFž‹r
);

4031 
	`TIM_ITRx_S‘CÚfig
(
htim
->
In¡ªû
, 
TIM_CLOCKSOURCE_TI1
);

4034 
TIM_CLOCKSOURCE_TI2
:

4036 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

4039 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKPOLARITY
(
sClockSourûCÚfig
->
ClockPÞ¬™y
));

4040 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKFILTER
(
sClockSourûCÚfig
->
ClockFž‹r
));

4042 
	`TIM_TI2_CÚfigIÅutSge
(
htim
->
In¡ªû
,

4043 
sClockSourûCÚfig
->
ClockPÞ¬™y
,

4044 
sClockSourûCÚfig
->
ClockFž‹r
);

4045 
	`TIM_ITRx_S‘CÚfig
(
htim
->
In¡ªû
, 
TIM_CLOCKSOURCE_TI2
);

4048 
TIM_CLOCKSOURCE_TI1ED
:

4050 
	`as£¹_·¿m
(
	`IS_TIM_CC1_INSTANCE
(
htim
->
In¡ªû
));

4053 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKPOLARITY
(
sClockSourûCÚfig
->
ClockPÞ¬™y
));

4054 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKFILTER
(
sClockSourûCÚfig
->
ClockFž‹r
));

4056 
	`TIM_TI1_CÚfigIÅutSge
(
htim
->
In¡ªû
,

4057 
sClockSourûCÚfig
->
ClockPÞ¬™y
,

4058 
sClockSourûCÚfig
->
ClockFž‹r
);

4059 
	`TIM_ITRx_S‘CÚfig
(
htim
->
In¡ªû
, 
TIM_CLOCKSOURCE_TI1ED
);

4062 
TIM_CLOCKSOURCE_ITR0
:

4064 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

4065 
	`TIM_ITRx_S‘CÚfig
(
htim
->
In¡ªû
, 
TIM_CLOCKSOURCE_ITR0
);

4068 
TIM_CLOCKSOURCE_ITR1
:

4070 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

4071 
	`TIM_ITRx_S‘CÚfig
(
htim
->
In¡ªû
, 
TIM_CLOCKSOURCE_ITR1
);

4074 
TIM_CLOCKSOURCE_ITR2
:

4076 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

4077 
	`TIM_ITRx_S‘CÚfig
(
htim
->
In¡ªû
, 
TIM_CLOCKSOURCE_ITR2
);

4080 
TIM_CLOCKSOURCE_ITR3
:

4082 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

4083 
	`TIM_ITRx_S‘CÚfig
(
htim
->
In¡ªû
, 
TIM_CLOCKSOURCE_ITR3
);

4090 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

4092 
	`__HAL_UNLOCK
(
htim
);

4094  
HAL_OK
;

4095 
	}
}

4110 
HAL_StusTy³Def
 
	$HAL_TIM_CÚfigTI1IÅut
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
TI1_S–eùiÚ
)

4112 
ušt32_t
 
tmpü2
 = 0U;

4115 
	`as£¹_·¿m
(
	`IS_TIM_XOR_INSTANCE
(
htim
->
In¡ªû
));

4116 
	`as£¹_·¿m
(
	`IS_TIM_TI1SELECTION
(
TI1_S–eùiÚ
));

4119 
tmpü2
 = 
htim
->
In¡ªû
->
CR2
;

4122 
tmpü2
 &ð~
TIM_CR2_TI1S
;

4125 
tmpü2
 |ð
TI1_S–eùiÚ
;

4128 
htim
->
In¡ªû
->
CR2
 = 
tmpü2
;

4130  
HAL_OK
;

4131 
	}
}

4143 
HAL_StusTy³Def
 
	$HAL_TIM_SÏveCÚfigSynchrÚiz©iÚ
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_SÏveCÚfigTy³Def
 * 
sSÏveCÚfig
)

4146 
	`as£¹_·¿m
(
	`IS_TIM_SLAVE_INSTANCE
(
htim
->
In¡ªû
));

4147 
	`as£¹_·¿m
(
	`IS_TIM_SLAVE_MODE
(
sSÏveCÚfig
->
SÏveMode
));

4148 
	`as£¹_·¿m
(
	`IS_TIM_TRIGGER_SELECTION
(
sSÏveCÚfig
->
IÅutTrigg”
));

4150 
	`__HAL_LOCK
(
htim
);

4152 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

4154 
	`TIM_SÏveTim”_S‘CÚfig
(
htim
, 
sSÏveCÚfig
);

4157 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_TRIGGER
);

4160 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_TRIGGER
);

4162 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

4164 
	`__HAL_UNLOCK
(
htim
);

4166  
HAL_OK
;

4167 
	}
}

4178 
HAL_StusTy³Def
 
	$HAL_TIM_SÏveCÚfigSynchrÚiz©iÚ_IT
(
TIM_HªdËTy³Def
 *
htim
,

4179 
TIM_SÏveCÚfigTy³Def
 * 
sSÏveCÚfig
)

4182 
	`as£¹_·¿m
(
	`IS_TIM_SLAVE_INSTANCE
(
htim
->
In¡ªû
));

4183 
	`as£¹_·¿m
(
	`IS_TIM_SLAVE_MODE
(
sSÏveCÚfig
->
SÏveMode
));

4184 
	`as£¹_·¿m
(
	`IS_TIM_TRIGGER_SELECTION
(
sSÏveCÚfig
->
IÅutTrigg”
));

4186 
	`__HAL_LOCK
(
htim
);

4188 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

4190 
	`TIM_SÏveTim”_S‘CÚfig
(
htim
, 
sSÏveCÚfig
);

4193 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_TRIGGER
);

4196 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_TRIGGER
);

4198 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

4200 
	`__HAL_UNLOCK
(
htim
);

4202  
HAL_OK
;

4203 
	}
}

4217 
ušt32_t
 
	$HAL_TIM_R—dC­tu»dV®ue
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

4219 
ušt32_t
 
tm´eg
 = 0U;

4221 
	`__HAL_LOCK
(
htim
);

4223 
ChªÃl
)

4225 
TIM_CHANNEL_1
:

4228 
	`as£¹_·¿m
(
	`IS_TIM_CC1_INSTANCE
(
htim
->
In¡ªû
));

4231 
tm´eg
 = 
htim
->
In¡ªû
->
CCR1
;

4235 
TIM_CHANNEL_2
:

4238 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

4241 
tm´eg
 = 
htim
->
In¡ªû
->
CCR2
;

4246 
TIM_CHANNEL_3
:

4249 
	`as£¹_·¿m
(
	`IS_TIM_CC3_INSTANCE
(
htim
->
In¡ªû
));

4252 
tm´eg
 = 
htim
->
In¡ªû
->
CCR3
;

4257 
TIM_CHANNEL_4
:

4260 
	`as£¹_·¿m
(
	`IS_TIM_CC4_INSTANCE
(
htim
->
In¡ªû
));

4263 
tm´eg
 = 
htim
->
In¡ªû
->
CCR4
;

4272 
	`__HAL_UNLOCK
(
htim
);

4273  
tm´eg
;

4274 
	}
}

4304 
__w—k
 
	$HAL_TIM_P”iodEÏp£dC®lback
(
TIM_HªdËTy³Def
 *
htim
)

4307 
	`UNUSED
(
htim
);

4311 
	}
}

4319 
__w—k
 
	$HAL_TIM_OC_D–ayEÏp£dC®lback
(
TIM_HªdËTy³Def
 *
htim
)

4322 
	`UNUSED
(
htim
);

4326 
	}
}

4334 
__w—k
 
	$HAL_TIM_IC_C­tu»C®lback
(
TIM_HªdËTy³Def
 *
htim
)

4337 
	`UNUSED
(
htim
);

4341 
	}
}

4349 
__w—k
 
	$HAL_TIM_PWM_Pul£FšishedC®lback
(
TIM_HªdËTy³Def
 *
htim
)

4352 
	`UNUSED
(
htim
);

4356 
	}
}

4364 
__w—k
 
	$HAL_TIM_Trigg”C®lback
(
TIM_HªdËTy³Def
 *
htim
)

4367 
	`UNUSED
(
htim
);

4371 
	}
}

4379 
__w—k
 
	$HAL_TIM_E¼ÜC®lback
(
TIM_HªdËTy³Def
 *
htim
)

4382 
	`UNUSED
(
htim
);

4386 
	}
}

4412 
HAL_TIM_S‹Ty³Def
 
	$HAL_TIM_Ba£_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
)

4414  
htim
->
S‹
;

4415 
	}
}

4423 
HAL_TIM_S‹Ty³Def
 
	$HAL_TIM_OC_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
)

4425  
htim
->
S‹
;

4426 
	}
}

4434 
HAL_TIM_S‹Ty³Def
 
	$HAL_TIM_PWM_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
)

4436  
htim
->
S‹
;

4437 
	}
}

4445 
HAL_TIM_S‹Ty³Def
 
	$HAL_TIM_IC_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
)

4447  
htim
->
S‹
;

4448 
	}
}

4456 
HAL_TIM_S‹Ty³Def
 
	$HAL_TIM_OÃPul£_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
)

4458  
htim
->
S‹
;

4459 
	}
}

4467 
HAL_TIM_S‹Ty³Def
 
	$HAL_TIM_Encod”_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
)

4469  
htim
->
S‹
;

4470 
	}
}

4481 
	$TIM_Ba£_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
TIM_Ba£_In™Ty³Def
 *
SŒuùu»
)

4483 
ušt32_t
 
tmpü1
 = 0U;

4484 
tmpü1
 = 
TIMx
->
CR1
;

4487 if(
	`IS_TIM_CC3_INSTANCE
(
TIMx
è!ð
RESET
)

4490 
tmpü1
 &ð~(
TIM_CR1_DIR
 | 
TIM_CR1_CMS
);

4491 
tmpü1
 |ð
SŒuùu»
->
CouÁ”Mode
;

4494 if(
	`IS_TIM_CC1_INSTANCE
(
TIMx
è!ð
RESET
)

4497 
tmpü1
 &ð~
TIM_CR1_CKD
;

4498 
tmpü1
 |ð(
ušt32_t
)
SŒuùu»
->
ClockDivisiÚ
;

4501 
TIMx
->
CR1
 = 
tmpü1
;

4504 
TIMx
->
ARR
 = (
ušt32_t
)
SŒuùu»
->
P”iod
 ;

4507 
TIMx
->
PSC
 = (
ušt32_t
)
SŒuùu»
->
P»sÿËr
;

4509 if(
	`IS_TIM_ADVANCED_INSTANCE
(
TIMx
è!ð
RESET
)

4512 
TIMx
->
RCR
 = 
SŒuùu»
->
R•‘™iÚCouÁ”
;

4517 
TIMx
->
EGR
 = 
TIM_EGR_UG
;

4518 
	}
}

4540 
	$TIM_TI1_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICS–eùiÚ
,

4541 
ušt32_t
 
TIM_ICFž‹r
)

4543 
ušt32_t
 
tmpccmr1
 = 0U;

4544 
ušt32_t
 
tmpcûr
 = 0U;

4547 
TIMx
->
CCER
 &ð~
TIM_CCER_CC1E
;

4548 
tmpccmr1
 = 
TIMx
->
CCMR1
;

4549 
tmpcûr
 = 
TIMx
->
CCER
;

4552 if(
	`IS_TIM_CC2_INSTANCE
(
TIMx
è!ð
RESET
)

4554 
tmpccmr1
 &ð~
TIM_CCMR1_CC1S
;

4555 
tmpccmr1
 |ð
TIM_ICS–eùiÚ
;

4559 
tmpccmr1
 &ð~
TIM_CCMR1_CC1S
;

4560 
tmpccmr1
 |ð
TIM_CCMR1_CC1S_0
;

4564 
tmpccmr1
 &ð~
TIM_CCMR1_IC1F
;

4565 
tmpccmr1
 |ð((
TIM_ICFž‹r
 << 4Uè& 
TIM_CCMR1_IC1F
);

4568 
tmpcûr
 &ð~(
TIM_CCER_CC1P
 | 
TIM_CCER_CC1NP
);

4569 
tmpcûr
 |ð(
TIM_ICPÞ¬™y
 & (
TIM_CCER_CC1P
 | 
TIM_CCER_CC1NP
));

4572 
TIMx
->
CCMR1
 = 
tmpccmr1
;

4573 
TIMx
->
CCER
 = 
tmpcûr
;

4574 
	}
}

4582 
	$TIM_OC2_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
TIM_OC_In™Ty³Def
 *
OC_CÚfig
)

4584 
ušt32_t
 
tmpccmrx
 = 0U;

4585 
ušt32_t
 
tmpcûr
 = 0U;

4586 
ušt32_t
 
tmpü2
 = 0U;

4589 
TIMx
->
CCER
 &ð~
TIM_CCER_CC2E
;

4592 
tmpcûr
 = 
TIMx
->
CCER
;

4594 
tmpü2
 = 
TIMx
->
CR2
;

4597 
tmpccmrx
 = 
TIMx
->
CCMR1
;

4600 
tmpccmrx
 &ð~
TIM_CCMR1_OC2M
;

4601 
tmpccmrx
 &ð~
TIM_CCMR1_CC2S
;

4604 
tmpccmrx
 |ð(
OC_CÚfig
->
OCMode
 << 8U);

4607 
tmpcûr
 &ð~
TIM_CCER_CC2P
;

4609 
tmpcûr
 |ð(
OC_CÚfig
->
OCPÞ¬™y
 << 4U);

4611 if(
	`IS_TIM_ADVANCED_INSTANCE
(
TIMx
è!ð
RESET
)

4613 
	`as£¹_·¿m
(
	`IS_TIM_OCN_POLARITY
(
OC_CÚfig
->
OCNPÞ¬™y
));

4616 
tmpcûr
 &ð~
TIM_CCER_CC2NP
;

4618 
tmpcûr
 |ð(
OC_CÚfig
->
OCNPÞ¬™y
 << 4U);

4620 
tmpcûr
 &ð~
TIM_CCER_CC2NE
;

4623 
tmpü2
 &ð~
TIM_CR2_OIS2
;

4624 
tmpü2
 &ð~
TIM_CR2_OIS2N
;

4626 
tmpü2
 |ð(
OC_CÚfig
->
OCIdËS‹
 << 2U);

4628 
tmpü2
 |ð(
OC_CÚfig
->
OCNIdËS‹
 << 2U);

4631 
TIMx
->
CR2
 = 
tmpü2
;

4634 
TIMx
->
CCMR1
 = 
tmpccmrx
;

4637 
TIMx
->
CCR2
 = 
OC_CÚfig
->
Pul£
;

4640 
TIMx
->
CCER
 = 
tmpcûr
;

4641 
	}
}

4649 
	$TIM_DMAD–ayPul£C¶t
(
DMA_HªdËTy³Def
 *
hdma
)

4651 
TIM_HªdËTy³Def
* 
htim
 = ( TIM_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

4653 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

4655 if(
hdma
 =ð
htim
->hdma[
TIM_DMA_ID_CC1
])

4657 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_1
;

4659 if(
hdma
 =ð
htim
->hdma[
TIM_DMA_ID_CC2
])

4661 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_2
;

4663 if(
hdma
 =ð
htim
->hdma[
TIM_DMA_ID_CC3
])

4665 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_3
;

4667 if(
hdma
 =ð
htim
->hdma[
TIM_DMA_ID_CC4
])

4669 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_4
;

4672 
	`HAL_TIM_PWM_Pul£FšishedC®lback
(
htim
);

4674 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_CLEARED
;

4675 
	}
}

4683 
	$TIM_DMAE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
)

4685 
TIM_HªdËTy³Def
* 
htim
 = ( TIM_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

4687 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

4689 
	`HAL_TIM_E¼ÜC®lback
(
htim
);

4690 
	}
}

4698 
	$TIM_DMAC­tu»C¶t
(
DMA_HªdËTy³Def
 *
hdma
)

4700 
TIM_HªdËTy³Def
* 
htim
 = ( TIM_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

4702 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

4704 if(
hdma
 =ð
htim
->hdma[
TIM_DMA_ID_CC1
])

4706 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_1
;

4708 if(
hdma
 =ð
htim
->hdma[
TIM_DMA_ID_CC2
])

4710 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_2
;

4712 if(
hdma
 =ð
htim
->hdma[
TIM_DMA_ID_CC3
])

4714 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_3
;

4716 if(
hdma
 =ð
htim
->hdma[
TIM_DMA_ID_CC4
])

4718 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_4
;

4721 
	`HAL_TIM_IC_C­tu»C®lback
(
htim
);

4723 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_CLEARED
;

4724 
	}
}

4739 
	$TIM_CCxChªÃlCmd
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ
ChªÃlS‹
)

4741 
ušt32_t
 
tmp
 = 0U;

4744 
	`as£¹_·¿m
(
	`IS_TIM_CC1_INSTANCE
(
TIMx
));

4745 
	`as£¹_·¿m
(
	`IS_TIM_CHANNELS
(
ChªÃl
));

4747 
tmp
 = 
TIM_CCER_CC1E
 << 
ChªÃl
;

4750 
TIMx
->
CCER
 &ð~
tmp
;

4753 
TIMx
->
CCER
 |ð(
ušt32_t
)(
ChªÃlS‹
 << 
ChªÃl
);

4754 
	}
}

4762 
	$TIM_DMAP”iodEÏp£dC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

4764 
TIM_HªdËTy³Def
* 
htim
 = ( TIM_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

4766 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

4768 
	`HAL_TIM_P”iodEÏp£dC®lback
(
htim
);

4769 
	}
}

4777 
	$TIM_DMATrigg”C¶t
(
DMA_HªdËTy³Def
 *
hdma
)

4779 
TIM_HªdËTy³Def
* 
htim
 = ( TIM_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

4781 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

4783 
	`HAL_TIM_Trigg”C®lback
(
htim
);

4784 
	}
}

4792 
	$TIM_OC1_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
TIM_OC_In™Ty³Def
 *
OC_CÚfig
)

4794 
ušt32_t
 
tmpccmrx
 = 0U;

4795 
ušt32_t
 
tmpcûr
 = 0U;

4796 
ušt32_t
 
tmpü2
 = 0U;

4799 
TIMx
->
CCER
 &ð~
TIM_CCER_CC1E
;

4802 
tmpcûr
 = 
TIMx
->
CCER
;

4804 
tmpü2
 = 
TIMx
->
CR2
;

4807 
tmpccmrx
 = 
TIMx
->
CCMR1
;

4810 
tmpccmrx
 &ð~
TIM_CCMR1_OC1M
;

4811 
tmpccmrx
 &ð~
TIM_CCMR1_CC1S
;

4813 
tmpccmrx
 |ð
OC_CÚfig
->
OCMode
;

4816 
tmpcûr
 &ð~
TIM_CCER_CC1P
;

4818 
tmpcûr
 |ð
OC_CÚfig
->
OCPÞ¬™y
;

4821 if(
	`IS_TIM_ADVANCED_INSTANCE
(
TIMx
è!ð
RESET
)

4824 
tmpcûr
 &ð~
TIM_CCER_CC1NP
;

4826 
tmpcûr
 |ð
OC_CÚfig
->
OCNPÞ¬™y
;

4828 
tmpcûr
 &ð~
TIM_CCER_CC1NE
;

4831 
tmpü2
 &ð~
TIM_CR2_OIS1
;

4832 
tmpü2
 &ð~
TIM_CR2_OIS1N
;

4834 
tmpü2
 |ð
OC_CÚfig
->
OCIdËS‹
;

4836 
tmpü2
 |ð
OC_CÚfig
->
OCNIdËS‹
;

4839 
TIMx
->
CR2
 = 
tmpü2
;

4842 
TIMx
->
CCMR1
 = 
tmpccmrx
;

4845 
TIMx
->
CCR1
 = 
OC_CÚfig
->
Pul£
;

4848 
TIMx
->
CCER
 = 
tmpcûr
;

4849 
	}
}

4857 
	$TIM_OC3_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
TIM_OC_In™Ty³Def
 *
OC_CÚfig
)

4859 
ušt32_t
 
tmpccmrx
 = 0U;

4860 
ušt32_t
 
tmpcûr
 = 0U;

4861 
ušt32_t
 
tmpü2
 = 0U;

4864 
TIMx
->
CCER
 &ð~
TIM_CCER_CC3E
;

4867 
tmpcûr
 = 
TIMx
->
CCER
;

4869 
tmpü2
 = 
TIMx
->
CR2
;

4872 
tmpccmrx
 = 
TIMx
->
CCMR2
;

4875 
tmpccmrx
 &ð~
TIM_CCMR2_OC3M
;

4876 
tmpccmrx
 &ð~
TIM_CCMR2_CC3S
;

4878 
tmpccmrx
 |ð
OC_CÚfig
->
OCMode
;

4881 
tmpcûr
 &ð~
TIM_CCER_CC3P
;

4883 
tmpcûr
 |ð(
OC_CÚfig
->
OCPÞ¬™y
 << 8U);

4885 if(
	`IS_TIM_ADVANCED_INSTANCE
(
TIMx
è!ð
RESET
)

4887 
	`as£¹_·¿m
(
	`IS_TIM_OCN_POLARITY
(
OC_CÚfig
->
OCNPÞ¬™y
));

4888 
	`as£¹_·¿m
(
	`IS_TIM_OCNIDLE_STATE
(
OC_CÚfig
->
OCNIdËS‹
));

4889 
	`as£¹_·¿m
(
	`IS_TIM_OCIDLE_STATE
(
OC_CÚfig
->
OCIdËS‹
));

4892 
tmpcûr
 &ð~
TIM_CCER_CC3NP
;

4894 
tmpcûr
 |ð(
OC_CÚfig
->
OCNPÞ¬™y
 << 8U);

4896 
tmpcûr
 &ð~
TIM_CCER_CC3NE
;

4899 
tmpü2
 &ð~
TIM_CR2_OIS3
;

4900 
tmpü2
 &ð~
TIM_CR2_OIS3N
;

4902 
tmpü2
 |ð(
OC_CÚfig
->
OCIdËS‹
 << 4U);

4904 
tmpü2
 |ð(
OC_CÚfig
->
OCNIdËS‹
 << 4U);

4907 
TIMx
->
CR2
 = 
tmpü2
;

4910 
TIMx
->
CCMR2
 = 
tmpccmrx
;

4913 
TIMx
->
CCR3
 = 
OC_CÚfig
->
Pul£
;

4916 
TIMx
->
CCER
 = 
tmpcûr
;

4917 
	}
}

4925 
	$TIM_OC4_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
TIM_OC_In™Ty³Def
 *
OC_CÚfig
)

4927 
ušt32_t
 
tmpccmrx
 = 0U;

4928 
ušt32_t
 
tmpcûr
 = 0U;

4929 
ušt32_t
 
tmpü2
 = 0U;

4932 
TIMx
->
CCER
 &ð~
TIM_CCER_CC4E
;

4935 
tmpcûr
 = 
TIMx
->
CCER
;

4937 
tmpü2
 = 
TIMx
->
CR2
;

4940 
tmpccmrx
 = 
TIMx
->
CCMR2
;

4943 
tmpccmrx
 &ð~
TIM_CCMR2_OC4M
;

4944 
tmpccmrx
 &ð~
TIM_CCMR2_CC4S
;

4947 
tmpccmrx
 |ð(
OC_CÚfig
->
OCMode
 << 8U);

4950 
tmpcûr
 &ð~
TIM_CCER_CC4P
;

4952 
tmpcûr
 |ð(
OC_CÚfig
->
OCPÞ¬™y
 << 12U);

4955 if(
	`IS_TIM_ADVANCED_INSTANCE
(
TIMx
è!ð
RESET
)

4957 
	`as£¹_·¿m
(
	`IS_TIM_OCIDLE_STATE
(
OC_CÚfig
->
OCIdËS‹
));

4959 
tmpü2
 &ð~
TIM_CR2_OIS4
;

4961 
tmpü2
 |ð(
OC_CÚfig
->
OCIdËS‹
 << 6U);

4964 
TIMx
->
CR2
 = 
tmpü2
;

4967 
TIMx
->
CCMR2
 = 
tmpccmrx
;

4970 
TIMx
->
CCR4
 = 
OC_CÚfig
->
Pul£
;

4973 
TIMx
->
CCER
 = 
tmpcûr
;

4974 
	}
}

4983 
	$TIM_SÏveTim”_S‘CÚfig
(
TIM_HªdËTy³Def
 *
htim
,

4984 
TIM_SÏveCÚfigTy³Def
 * 
sSÏveCÚfig
)

4986 
ušt32_t
 
tmpsmü
 = 0U;

4987 
ušt32_t
 
tmpccmr1
 = 0U;

4988 
ušt32_t
 
tmpcûr
 = 0U;

4991 
tmpsmü
 = 
htim
->
In¡ªû
->
SMCR
;

4994 
tmpsmü
 &ð~
TIM_SMCR_TS
;

4996 
tmpsmü
 |ð
sSÏveCÚfig
->
IÅutTrigg”
;

4999 
tmpsmü
 &ð~
TIM_SMCR_SMS
;

5001 
tmpsmü
 |ð
sSÏveCÚfig
->
SÏveMode
;

5004 
htim
->
In¡ªû
->
SMCR
 = 
tmpsmü
;

5007 
sSÏveCÚfig
->
IÅutTrigg”
)

5009 
TIM_TS_ETRF
:

5012 
	`as£¹_·¿m
(
	`IS_TIM_ETR_INSTANCE
(
htim
->
In¡ªû
));

5013 
	`as£¹_·¿m
(
	`IS_TIM_TRIGGERPRESCALER
(
sSÏveCÚfig
->
Trigg”P»sÿËr
));

5014 
	`as£¹_·¿m
(
	`IS_TIM_TRIGGERPOLARITY
(
sSÏveCÚfig
->
Trigg”PÞ¬™y
));

5015 
	`as£¹_·¿m
(
	`IS_TIM_TRIGGERFILTER
(
sSÏveCÚfig
->
Trigg”Fž‹r
));

5017 
	`TIM_ETR_S‘CÚfig
(
htim
->
In¡ªû
,

5018 
sSÏveCÚfig
->
Trigg”P»sÿËr
,

5019 
sSÏveCÚfig
->
Trigg”PÞ¬™y
,

5020 
sSÏveCÚfig
->
Trigg”Fž‹r
);

5024 
TIM_TS_TI1F_ED
:

5027 
	`as£¹_·¿m
(
	`IS_TIM_CC1_INSTANCE
(
htim
->
In¡ªû
));

5028 
	`as£¹_·¿m
(
	`IS_TIM_TRIGGERFILTER
(
sSÏveCÚfig
->
Trigg”Fž‹r
));

5031 
tmpcûr
 = 
htim
->
In¡ªû
->
CCER
;

5032 
htim
->
In¡ªû
->
CCER
 &ð~
TIM_CCER_CC1E
;

5033 
tmpccmr1
 = 
htim
->
In¡ªû
->
CCMR1
;

5036 
tmpccmr1
 &ð~
TIM_CCMR1_IC1F
;

5037 
tmpccmr1
 |ð((
sSÏveCÚfig
->
Trigg”Fž‹r
) << 4U);

5040 
htim
->
In¡ªû
->
CCMR1
 = 
tmpccmr1
;

5041 
htim
->
In¡ªû
->
CCER
 = 
tmpcûr
;

5046 
TIM_TS_TI1FP1
:

5049 
	`as£¹_·¿m
(
	`IS_TIM_CC1_INSTANCE
(
htim
->
In¡ªû
));

5050 
	`as£¹_·¿m
(
	`IS_TIM_TRIGGERPOLARITY
(
sSÏveCÚfig
->
Trigg”PÞ¬™y
));

5051 
	`as£¹_·¿m
(
	`IS_TIM_TRIGGERFILTER
(
sSÏveCÚfig
->
Trigg”Fž‹r
));

5054 
	`TIM_TI1_CÚfigIÅutSge
(
htim
->
In¡ªû
,

5055 
sSÏveCÚfig
->
Trigg”PÞ¬™y
,

5056 
sSÏveCÚfig
->
Trigg”Fž‹r
);

5060 
TIM_TS_TI2FP2
:

5063 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

5064 
	`as£¹_·¿m
(
	`IS_TIM_TRIGGERPOLARITY
(
sSÏveCÚfig
->
Trigg”PÞ¬™y
));

5065 
	`as£¹_·¿m
(
	`IS_TIM_TRIGGERFILTER
(
sSÏveCÚfig
->
Trigg”Fž‹r
));

5068 
	`TIM_TI2_CÚfigIÅutSge
(
htim
->
In¡ªû
,

5069 
sSÏveCÚfig
->
Trigg”PÞ¬™y
,

5070 
sSÏveCÚfig
->
Trigg”Fž‹r
);

5074 
TIM_TS_ITR0
:

5077 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

5081 
TIM_TS_ITR1
:

5084 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

5088 
TIM_TS_ITR2
:

5091 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

5095 
TIM_TS_ITR3
:

5098 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

5105 
	}
}

5120 
	$TIM_TI1_CÚfigIÅutSge
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICFž‹r
)

5122 
ušt32_t
 
tmpccmr1
 = 0U;

5123 
ušt32_t
 
tmpcûr
 = 0U;

5126 
tmpcûr
 = 
TIMx
->
CCER
;

5127 
TIMx
->
CCER
 &ð~
TIM_CCER_CC1E
;

5128 
tmpccmr1
 = 
TIMx
->
CCMR1
;

5131 
tmpccmr1
 &ð~
TIM_CCMR1_IC1F
;

5132 
tmpccmr1
 |ð(
TIM_ICFž‹r
 << 4U);

5135 
tmpcûr
 &ð~(
TIM_CCER_CC1P
 | 
TIM_CCER_CC1NP
);

5136 
tmpcûr
 |ð
TIM_ICPÞ¬™y
;

5139 
TIMx
->
CCMR1
 = 
tmpccmr1
;

5140 
TIMx
->
CCER
 = 
tmpcûr
;

5141 
	}
}

5163 
	$TIM_TI2_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICS–eùiÚ
,

5164 
ušt32_t
 
TIM_ICFž‹r
)

5166 
ušt32_t
 
tmpccmr1
 = 0U;

5167 
ušt32_t
 
tmpcûr
 = 0U;

5170 
TIMx
->
CCER
 &ð~
TIM_CCER_CC2E
;

5171 
tmpccmr1
 = 
TIMx
->
CCMR1
;

5172 
tmpcûr
 = 
TIMx
->
CCER
;

5175 
tmpccmr1
 &ð~
TIM_CCMR1_CC2S
;

5176 
tmpccmr1
 |ð(
TIM_ICS–eùiÚ
 << 8U);

5179 
tmpccmr1
 &ð~
TIM_CCMR1_IC2F
;

5180 
tmpccmr1
 |ð((
TIM_ICFž‹r
 << 12Uè& 
TIM_CCMR1_IC2F
);

5183 
tmpcûr
 &ð~(
TIM_CCER_CC2P
 | 
TIM_CCER_CC2NP
);

5184 
tmpcûr
 |ð((
TIM_ICPÞ¬™y
 << 4Uè& (
TIM_CCER_CC2P
 | 
TIM_CCER_CC2NP
));

5187 
TIMx
->
CCMR1
 = 
tmpccmr1
 ;

5188 
TIMx
->
CCER
 = 
tmpcûr
;

5189 
	}
}

5203 
	$TIM_TI2_CÚfigIÅutSge
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICFž‹r
)

5205 
ušt32_t
 
tmpccmr1
 = 0U;

5206 
ušt32_t
 
tmpcûr
 = 0U;

5209 
TIMx
->
CCER
 &ð~
TIM_CCER_CC2E
;

5210 
tmpccmr1
 = 
TIMx
->
CCMR1
;

5211 
tmpcûr
 = 
TIMx
->
CCER
;

5214 
tmpccmr1
 &ð~
TIM_CCMR1_IC2F
;

5215 
tmpccmr1
 |ð(
TIM_ICFž‹r
 << 12U);

5218 
tmpcûr
 &ð~(
TIM_CCER_CC2P
 | 
TIM_CCER_CC2NP
);

5219 
tmpcûr
 |ð(
TIM_ICPÞ¬™y
 << 4U);

5222 
TIMx
->
CCMR1
 = 
tmpccmr1
 ;

5223 
TIMx
->
CCER
 = 
tmpcûr
;

5224 
	}
}

5246 
	$TIM_TI3_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICS–eùiÚ
,

5247 
ušt32_t
 
TIM_ICFž‹r
)

5249 
ušt32_t
 
tmpccmr2
 = 0U;

5250 
ušt32_t
 
tmpcûr
 = 0U;

5253 
TIMx
->
CCER
 &ð~
TIM_CCER_CC3E
;

5254 
tmpccmr2
 = 
TIMx
->
CCMR2
;

5255 
tmpcûr
 = 
TIMx
->
CCER
;

5258 
tmpccmr2
 &ð~
TIM_CCMR2_CC3S
;

5259 
tmpccmr2
 |ð
TIM_ICS–eùiÚ
;

5262 
tmpccmr2
 &ð~
TIM_CCMR2_IC3F
;

5263 
tmpccmr2
 |ð((
TIM_ICFž‹r
 << 4Uè& 
TIM_CCMR2_IC3F
);

5266 
tmpcûr
 &ð~(
TIM_CCER_CC3P
 | 
TIM_CCER_CC3NP
);

5267 
tmpcûr
 |ð((
TIM_ICPÞ¬™y
 << 8Uè& (
TIM_CCER_CC3P
 | 
TIM_CCER_CC3NP
));

5270 
TIMx
->
CCMR2
 = 
tmpccmr2
;

5271 
TIMx
->
CCER
 = 
tmpcûr
;

5272 
	}
}

5294 
	$TIM_TI4_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICS–eùiÚ
,

5295 
ušt32_t
 
TIM_ICFž‹r
)

5297 
ušt32_t
 
tmpccmr2
 = 0U;

5298 
ušt32_t
 
tmpcûr
 = 0U;

5301 
TIMx
->
CCER
 &ð~
TIM_CCER_CC4E
;

5302 
tmpccmr2
 = 
TIMx
->
CCMR2
;

5303 
tmpcûr
 = 
TIMx
->
CCER
;

5306 
tmpccmr2
 &ð~
TIM_CCMR2_CC4S
;

5307 
tmpccmr2
 |ð(
TIM_ICS–eùiÚ
 << 8U);

5310 
tmpccmr2
 &ð~
TIM_CCMR2_IC4F
;

5311 
tmpccmr2
 |ð((
TIM_ICFž‹r
 << 12Uè& 
TIM_CCMR2_IC4F
);

5314 
tmpcûr
 &ð~(
TIM_CCER_CC4P
 | 
TIM_CCER_CC4NP
);

5315 
tmpcûr
 |ð((
TIM_ICPÞ¬™y
 << 12Uè& (
TIM_CCER_CC4P
 | 
TIM_CCER_CC4NP
));

5318 
TIMx
->
CCMR2
 = 
tmpccmr2
;

5319 
TIMx
->
CCER
 = 
tmpcûr
 ;

5320 
	}
}

5337 
	$TIM_ITRx_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
ušt16_t
 
TIM_ITRx
)

5339 
ušt32_t
 
tmpsmü
 = 0U;

5342 
tmpsmü
 = 
TIMx
->
SMCR
;

5344 
tmpsmü
 &ð~
TIM_SMCR_TS
;

5346 
tmpsmü
 |ð
TIM_ITRx
 | 
TIM_SLAVEMODE_EXTERNAL1
;

5348 
TIMx
->
SMCR
 = 
tmpsmü
;

5349 
	}
}

5368 
	$TIM_ETR_S‘CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
TIM_ExtTRGP»sÿËr
,

5369 
ušt32_t
 
TIM_ExtTRGPÞ¬™y
, ušt32_ˆ
ExtTRGFž‹r
)

5371 
ušt32_t
 
tmpsmü
 = 0U;

5373 
tmpsmü
 = 
TIMx
->
SMCR
;

5376 
tmpsmü
 &ð~(
TIM_SMCR_ETF
 | 
TIM_SMCR_ETPS
 | 
TIM_SMCR_ECE
 | 
TIM_SMCR_ETP
);

5379 
tmpsmü
 |ð(
ušt32_t
)(
TIM_ExtTRGP»sÿËr
 | (
TIM_ExtTRGPÞ¬™y
 | (
ExtTRGFž‹r
 << 8)));

5382 
TIMx
->
SMCR
 = 
tmpsmü
;

5383 
	}
}

	@Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_tim_ex.c

98 
	~"¡m32f4xx_h®.h
"

109 #ifdeà
HAL_TIM_MODULE_ENABLED


119 
TIM_CCxNChªÃlCmd
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ
ChªÃlNS‹
);

157 
HAL_StusTy³Def
 
	$HAL_TIMEx_H®lS’sÜ_In™
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_H®lS’sÜ_In™Ty³Def
* 
sCÚfig
)

159 
TIM_OC_In™Ty³Def
 
OC_CÚfig
;

162 if(
htim
 =ð
NULL
)

164  
HAL_ERROR
;

167 
	`as£¹_·¿m
(
	`IS_TIM_XOR_INSTANCE
(
htim
->
In¡ªû
));

168 
	`as£¹_·¿m
(
	`IS_TIM_COUNTER_MODE
(
htim
->
In™
.
CouÁ”Mode
));

169 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKDIVISION_DIV
(
htim
->
In™
.
ClockDivisiÚ
));

170 
	`as£¹_·¿m
(
	`IS_TIM_IC_POLARITY
(
sCÚfig
->
IC1PÞ¬™y
));

171 
	`as£¹_·¿m
(
	`IS_TIM_IC_PRESCALER
(
sCÚfig
->
IC1P»sÿËr
));

172 
	`as£¹_·¿m
(
	`IS_TIM_IC_FILTER
(
sCÚfig
->
IC1Fž‹r
));

175 
htim
->
S‹
ð
HAL_TIM_STATE_BUSY
;

178 
	`HAL_TIMEx_H®lS’sÜ_M¥In™
(
htim
);

181 
	`TIM_Ba£_S‘CÚfig
(
htim
->
In¡ªû
, &htim->
In™
);

184 
	`TIM_TI1_S‘CÚfig
(
htim
->
In¡ªû
, 
sCÚfig
->
IC1PÞ¬™y
, 
TIM_ICSELECTION_TRC
, sCÚfig->
IC1Fž‹r
);

187 
htim
->
In¡ªû
->
CCMR1
 &ð~
TIM_CCMR1_IC1PSC
;

189 
htim
->
In¡ªû
->
CCMR1
 |ð
sCÚfig
->
IC1P»sÿËr
;

192 
htim
->
In¡ªû
->
CR2
 |ð
TIM_CR2_TI1S
;

195 
htim
->
In¡ªû
->
SMCR
 &ð~
TIM_SMCR_TS
;

196 
htim
->
In¡ªû
->
SMCR
 |ð
TIM_TS_TI1F_ED
;

199 
htim
->
In¡ªû
->
SMCR
 &ð~
TIM_SMCR_SMS
;

200 
htim
->
In¡ªû
->
SMCR
 |ð
TIM_SLAVEMODE_RESET
;

203 
OC_CÚfig
.
OCFa¡Mode
 = 
TIM_OCFAST_DISABLE
;

204 
OC_CÚfig
.
OCIdËS‹
 = 
TIM_OCIDLESTATE_RESET
;

205 
OC_CÚfig
.
OCMode
 = 
TIM_OCMODE_PWM2
;

206 
OC_CÚfig
.
OCNIdËS‹
 = 
TIM_OCNIDLESTATE_RESET
;

207 
OC_CÚfig
.
OCNPÞ¬™y
 = 
TIM_OCNPOLARITY_HIGH
;

208 
OC_CÚfig
.
OCPÞ¬™y
 = 
TIM_OCPOLARITY_HIGH
;

209 
OC_CÚfig
.
Pul£
 = 
sCÚfig
->
CommutiÚ_D–ay
;

211 
	`TIM_OC2_S‘CÚfig
(
htim
->
In¡ªû
, &
OC_CÚfig
);

215 
htim
->
In¡ªû
->
CR2
 &ð~
TIM_CR2_MMS
;

216 
htim
->
In¡ªû
->
CR2
 |ð
TIM_TRGO_OC2REF
;

219 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

221  
HAL_OK
;

222 
	}
}

230 
HAL_StusTy³Def
 
	$HAL_TIMEx_H®lS’sÜ_DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

233 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

235 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

238 
	`__HAL_TIM_DISABLE
(
htim
);

241 
	`HAL_TIMEx_H®lS’sÜ_M¥DeIn™
(
htim
);

244 
htim
->
S‹
 = 
HAL_TIM_STATE_RESET
;

247 
	`__HAL_UNLOCK
(
htim
);

249  
HAL_OK
;

250 
	}
}

258 
__w—k
 
	$HAL_TIMEx_H®lS’sÜ_M¥In™
(
TIM_HªdËTy³Def
 *
htim
)

261 
	`UNUSED
(
htim
);

265 
	}
}

273 
__w—k
 
	$HAL_TIMEx_H®lS’sÜ_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

276 
	`UNUSED
(
htim
);

280 
	}
}

288 
HAL_StusTy³Def
 
	$HAL_TIMEx_H®lS’sÜ_S¹
(
TIM_HªdËTy³Def
 *
htim
)

291 
	`as£¹_·¿m
(
	`IS_TIM_XOR_INSTANCE
(
htim
->
In¡ªû
));

295 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_ENABLE
);

298 
	`__HAL_TIM_ENABLE
(
htim
);

301  
HAL_OK
;

302 
	}
}

310 
HAL_StusTy³Def
 
	$HAL_TIMEx_H®lS’sÜ_StÝ
(
TIM_HªdËTy³Def
 *
htim
)

313 
	`as£¹_·¿m
(
	`IS_TIM_XOR_INSTANCE
(
htim
->
In¡ªû
));

317 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_DISABLE
);

320 
	`__HAL_TIM_DISABLE
(
htim
);

323  
HAL_OK
;

324 
	}
}

332 
HAL_StusTy³Def
 
	$HAL_TIMEx_H®lS’sÜ_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
)

335 
	`as£¹_·¿m
(
	`IS_TIM_XOR_INSTANCE
(
htim
->
In¡ªû
));

338 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC1
);

342 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_ENABLE
);

345 
	`__HAL_TIM_ENABLE
(
htim
);

348  
HAL_OK
;

349 
	}
}

357 
HAL_StusTy³Def
 
	$HAL_TIMEx_H®lS’sÜ_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
)

360 
	`as£¹_·¿m
(
	`IS_TIM_XOR_INSTANCE
(
htim
->
In¡ªû
));

364 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_DISABLE
);

367 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC1
);

370 
	`__HAL_TIM_DISABLE
(
htim
);

373  
HAL_OK
;

374 
	}
}

384 
HAL_StusTy³Def
 
	$HAL_TIMEx_H®lS’sÜ_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 *
pD©a
, 
ušt16_t
 
L’gth
)

387 
	`as£¹_·¿m
(
	`IS_TIM_XOR_INSTANCE
(
htim
->
In¡ªû
));

389 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_BUSY
))

391  
HAL_BUSY
;

393 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_READY
))

395 if(((
ušt32_t
)
pD©a
 =ð0Uè&& (
L’gth
 > 0))

397  
HAL_ERROR
;

401 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

406 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_ENABLE
);

409 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

411 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

414 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC1
], (
ušt32_t
)&htim->
In¡ªû
->
CCR1
, (ušt32_t)
pD©a
, 
L’gth
);

417 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

420 
	`__HAL_TIM_ENABLE
(
htim
);

423  
HAL_OK
;

424 
	}
}

432 
HAL_StusTy³Def
 
	$HAL_TIMEx_H®lS’sÜ_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
)

435 
	`as£¹_·¿m
(
	`IS_TIM_XOR_INSTANCE
(
htim
->
In¡ªû
));

439 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_DISABLE
);

443 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

446 
	`__HAL_TIM_DISABLE
(
htim
);

449  
HAL_OK
;

450 
	}
}

487 
HAL_StusTy³Def
 
	$HAL_TIMEx_OCN_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

490 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

493 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCxN_ENABLE
);

496 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

499 
	`__HAL_TIM_ENABLE
(
htim
);

502  
HAL_OK
;

503 
	}
}

517 
HAL_StusTy³Def
 
	$HAL_TIMEx_OCN_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

520 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

523 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCxN_DISABLE
);

526 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

529 
	`__HAL_TIM_DISABLE
(
htim
);

532  
HAL_OK
;

533 
	}
}

547 
HAL_StusTy³Def
 
	$HAL_TIMEx_OCN_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

550 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

552 
ChªÃl
)

554 
TIM_CHANNEL_1
:

557 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC1
);

561 
TIM_CHANNEL_2
:

564 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC2
);

568 
TIM_CHANNEL_3
:

571 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC3
);

575 
TIM_CHANNEL_4
:

578 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC4
);

587 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_BREAK
);

590 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCxN_ENABLE
);

593 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

596 
	`__HAL_TIM_ENABLE
(
htim
);

599  
HAL_OK
;

600 
	}
}

614 
HAL_StusTy³Def
 
	$HAL_TIMEx_OCN_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

617 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

619 
ChªÃl
)

621 
TIM_CHANNEL_1
:

624 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC1
);

628 
TIM_CHANNEL_2
:

631 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC2
);

635 
TIM_CHANNEL_3
:

638 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC3
);

642 
TIM_CHANNEL_4
:

645 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC4
);

654 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCxN_DISABLE
);

657 if((
	`READ_REG
(
htim
->
In¡ªû
->
CCER
è& (
TIM_CCER_CC1NE
 | 
TIM_CCER_CC2NE
 | 
TIM_CCER_CC3NE
)è=ð
RESET
)

659 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_BREAK
);

663 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

666 
	`__HAL_TIM_DISABLE
(
htim
);

669  
HAL_OK
;

670 
	}
}

686 
HAL_StusTy³Def
 
	$HAL_TIMEx_OCN_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ*
pD©a
, 
ušt16_t
 
L’gth
)

689 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

691 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_BUSY
))

693  
HAL_BUSY
;

695 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_READY
))

697 if(((
ušt32_t
)
pD©a
 =ð0Uè&& (
L’gth
 > 0))

699  
HAL_ERROR
;

703 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

706 
ChªÃl
)

708 
TIM_CHANNEL_1
:

711 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

714 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

717 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC1
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR1
, 
L’gth
);

720 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

724 
TIM_CHANNEL_2
:

727 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

730 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

733 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC2
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR2
, 
L’gth
);

736 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

740 
TIM_CHANNEL_3
:

743 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

746 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

749 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC3
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR3
,
L’gth
);

752 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC3
);

756 
TIM_CHANNEL_4
:

759 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

762 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

765 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC4
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR4
, 
L’gth
);

768 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC4
);

777 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCxN_ENABLE
);

780 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

783 
	`__HAL_TIM_ENABLE
(
htim
);

786  
HAL_OK
;

787 
	}
}

801 
HAL_StusTy³Def
 
	$HAL_TIMEx_OCN_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

804 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

806 
ChªÃl
)

808 
TIM_CHANNEL_1
:

811 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

815 
TIM_CHANNEL_2
:

818 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

822 
TIM_CHANNEL_3
:

825 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC3
);

829 
TIM_CHANNEL_4
:

832 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC4
);

841 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCxN_DISABLE
);

844 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

847 
	`__HAL_TIM_DISABLE
(
htim
);

850 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

853  
HAL_OK
;

854 
	}
}

900 
HAL_StusTy³Def
 
	$HAL_TIMEx_PWMN_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

903 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

906 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCxN_ENABLE
);

909 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

912 
	`__HAL_TIM_ENABLE
(
htim
);

915  
HAL_OK
;

916 
	}
}

929 
HAL_StusTy³Def
 
	$HAL_TIMEx_PWMN_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

932 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

935 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCxN_DISABLE
);

938 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

941 
	`__HAL_TIM_DISABLE
(
htim
);

944  
HAL_OK
;

945 
	}
}

959 
HAL_StusTy³Def
 
	$HAL_TIMEx_PWMN_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

962 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

964 
ChªÃl
)

966 
TIM_CHANNEL_1
:

969 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC1
);

973 
TIM_CHANNEL_2
:

976 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC2
);

980 
TIM_CHANNEL_3
:

983 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC3
);

987 
TIM_CHANNEL_4
:

990 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC4
);

999 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_BREAK
);

1002 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCxN_ENABLE
);

1005 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

1008 
	`__HAL_TIM_ENABLE
(
htim
);

1011  
HAL_OK
;

1012 
	}
}

1026 
HAL_StusTy³Def
 
	$HAL_TIMEx_PWMN_StÝ_IT
 (
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1029 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1031 
ChªÃl
)

1033 
TIM_CHANNEL_1
:

1036 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC1
);

1040 
TIM_CHANNEL_2
:

1043 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC2
);

1047 
TIM_CHANNEL_3
:

1050 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC3
);

1054 
TIM_CHANNEL_4
:

1057 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC4
);

1066 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCxN_DISABLE
);

1069 if((
	`READ_REG
(
htim
->
In¡ªû
->
CCER
è& (
TIM_CCER_CC1NE
 | 
TIM_CCER_CC2NE
 | 
TIM_CCER_CC3NE
)è=ð
RESET
)

1071 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_BREAK
);

1075 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

1078 
	`__HAL_TIM_DISABLE
(
htim
);

1081  
HAL_OK
;

1082 
	}
}

1098 
HAL_StusTy³Def
 
	$HAL_TIMEx_PWMN_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ*
pD©a
, 
ušt16_t
 
L’gth
)

1101 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1103 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_BUSY
))

1105  
HAL_BUSY
;

1107 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_READY
))

1109 if(((
ušt32_t
)
pD©a
 =ð0Uè&& (
L’gth
 > 0))

1111  
HAL_ERROR
;

1115 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

1118 
ChªÃl
)

1120 
TIM_CHANNEL_1
:

1123 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

1126 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

1129 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC1
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR1
, 
L’gth
);

1132 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

1136 
TIM_CHANNEL_2
:

1139 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

1142 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

1145 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC2
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR2
, 
L’gth
);

1148 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

1152 
TIM_CHANNEL_3
:

1155 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

1158 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

1161 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC3
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR3
,
L’gth
);

1164 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC3
);

1168 
TIM_CHANNEL_4
:

1171 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

1174 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

1177 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC4
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR4
, 
L’gth
);

1180 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC4
);

1189 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCxN_ENABLE
);

1192 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

1195 
	`__HAL_TIM_ENABLE
(
htim
);

1198  
HAL_OK
;

1199 
	}
}

1213 
HAL_StusTy³Def
 
	$HAL_TIMEx_PWMN_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1216 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1218 
ChªÃl
)

1220 
TIM_CHANNEL_1
:

1223 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

1227 
TIM_CHANNEL_2
:

1230 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

1234 
TIM_CHANNEL_3
:

1237 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC3
);

1241 
TIM_CHANNEL_4
:

1244 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC4
);

1253 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCxN_DISABLE
);

1256 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

1259 
	`__HAL_TIM_DISABLE
(
htim
);

1262 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

1265  
HAL_OK
;

1266 
	}
}

1301 
HAL_StusTy³Def
 
	$HAL_TIMEx_OÃPul£N_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
)

1304 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
OuutChªÃl
));

1307 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
OuutChªÃl
, 
TIM_CCxN_ENABLE
);

1310 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

1313  
HAL_OK
;

1314 
	}
}

1327 
HAL_StusTy³Def
 
	$HAL_TIMEx_OÃPul£N_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
)

1331 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
OuutChªÃl
));

1334 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
OuutChªÃl
, 
TIM_CCxN_DISABLE
);

1337 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

1340 
	`__HAL_TIM_DISABLE
(
htim
);

1343  
HAL_OK
;

1344 
	}
}

1357 
HAL_StusTy³Def
 
	$HAL_TIMEx_OÃPul£N_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
)

1360 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
OuutChªÃl
));

1363 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC1
);

1366 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC2
);

1369 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
OuutChªÃl
, 
TIM_CCxN_ENABLE
);

1372 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

1375  
HAL_OK
;

1376 
	}
}

1389 
HAL_StusTy³Def
 
	$HAL_TIMEx_OÃPul£N_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
)

1392 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
OuutChªÃl
));

1395 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC1
);

1398 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC2
);

1401 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
OuutChªÃl
, 
TIM_CCxN_DISABLE
);

1404 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

1407 
	`__HAL_TIM_DISABLE
(
htim
);

1410  
HAL_OK
;

1411 
	}
}

1458 
HAL_StusTy³Def
 
	$HAL_TIMEx_CÚfigCommutiÚEv’t
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
IÅutTrigg”
, ušt32_ˆ
CommutiÚSourû
)

1461 
	`as£¹_·¿m
(
	`IS_TIM_ADVANCED_INSTANCE
(
htim
->
In¡ªû
));

1462 
	`as£¹_·¿m
(
	`IS_TIM_INTERNAL_TRIGGEREVENT_SELECTION
(
IÅutTrigg”
));

1464 
	`__HAL_LOCK
(
htim
);

1466 ià((
IÅutTrigg”
 =ð
TIM_TS_ITR0
è|| (IÅutTrigg” =ð
TIM_TS_ITR1
) ||

1467 (
IÅutTrigg”
 =ð
TIM_TS_ITR2
è|| (IÅutTrigg” =ð
TIM_TS_ITR3
))

1470 
htim
->
In¡ªû
->
SMCR
 &ð~
TIM_SMCR_TS
;

1471 
htim
->
In¡ªû
->
SMCR
 |ð
IÅutTrigg”
;

1475 
htim
->
In¡ªû
->
CR2
 |ð
TIM_CR2_CCPC
;

1477 
htim
->
In¡ªû
->
CR2
 &ð~
TIM_CR2_CCUS
;

1478 
htim
->
In¡ªû
->
CR2
 |ð
CommutiÚSourû
;

1480 
	`__HAL_UNLOCK
(
htim
);

1482  
HAL_OK
;

1483 
	}
}

1508 
HAL_StusTy³Def
 
	$HAL_TIMEx_CÚfigCommutiÚEv’t_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
IÅutTrigg”
, ušt32_ˆ
CommutiÚSourû
)

1511 
	`as£¹_·¿m
(
	`IS_TIM_ADVANCED_INSTANCE
(
htim
->
In¡ªû
));

1512 
	`as£¹_·¿m
(
	`IS_TIM_INTERNAL_TRIGGEREVENT_SELECTION
(
IÅutTrigg”
));

1514 
	`__HAL_LOCK
(
htim
);

1516 ià((
IÅutTrigg”
 =ð
TIM_TS_ITR0
è|| (IÅutTrigg” =ð
TIM_TS_ITR1
) ||

1517 (
IÅutTrigg”
 =ð
TIM_TS_ITR2
è|| (IÅutTrigg” =ð
TIM_TS_ITR3
))

1520 
htim
->
In¡ªû
->
SMCR
 &ð~
TIM_SMCR_TS
;

1521 
htim
->
In¡ªû
->
SMCR
 |ð
IÅutTrigg”
;

1525 
htim
->
In¡ªû
->
CR2
 |ð
TIM_CR2_CCPC
;

1527 
htim
->
In¡ªû
->
CR2
 &ð~
TIM_CR2_CCUS
;

1528 
htim
->
In¡ªû
->
CR2
 |ð
CommutiÚSourû
;

1531 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_COM
);

1533 
	`__HAL_UNLOCK
(
htim
);

1535  
HAL_OK
;

1536 
	}
}

1562 
HAL_StusTy³Def
 
	$HAL_TIMEx_CÚfigCommutiÚEv’t_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
IÅutTrigg”
, ušt32_ˆ
CommutiÚSourû
)

1565 
	`as£¹_·¿m
(
	`IS_TIM_ADVANCED_INSTANCE
(
htim
->
In¡ªû
));

1566 
	`as£¹_·¿m
(
	`IS_TIM_INTERNAL_TRIGGEREVENT_SELECTION
(
IÅutTrigg”
));

1568 
	`__HAL_LOCK
(
htim
);

1570 ià((
IÅutTrigg”
 =ð
TIM_TS_ITR0
è|| (IÅutTrigg” =ð
TIM_TS_ITR1
) ||

1571 (
IÅutTrigg”
 =ð
TIM_TS_ITR2
è|| (IÅutTrigg” =ð
TIM_TS_ITR3
))

1574 
htim
->
In¡ªû
->
SMCR
 &ð~
TIM_SMCR_TS
;

1575 
htim
->
In¡ªû
->
SMCR
 |ð
IÅutTrigg”
;

1579 
htim
->
In¡ªû
->
CR2
 |ð
TIM_CR2_CCPC
;

1581 
htim
->
In¡ªû
->
CR2
 &ð~
TIM_CR2_CCUS
;

1582 
htim
->
In¡ªû
->
CR2
 |ð
CommutiÚSourû
;

1586 
htim
->
hdma
[
TIM_DMA_ID_COMMUTATION
]->
XãrC¶tC®lback
 = 
TIMEx_DMACommutiÚC¶t
;

1588 
htim
->
hdma
[
TIM_DMA_ID_COMMUTATION
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
;

1591 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_COM
);

1593 
	`__HAL_UNLOCK
(
htim
);

1595  
HAL_OK
;

1596 
	}
}

1607 
HAL_StusTy³Def
 
	$HAL_TIMEx_Ma¡”CÚfigSynchrÚiz©iÚ
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_Ma¡”CÚfigTy³Def
 * 
sMa¡”CÚfig
)

1610 
	`as£¹_·¿m
(
	`IS_TIM_MASTER_INSTANCE
(
htim
->
In¡ªû
));

1611 
	`as£¹_·¿m
(
	`IS_TIM_TRGO_SOURCE
(
sMa¡”CÚfig
->
Ma¡”OuutTrigg”
));

1612 
	`as£¹_·¿m
(
	`IS_TIM_MSM_STATE
(
sMa¡”CÚfig
->
Ma¡”SÏveMode
));

1614 
	`__HAL_LOCK
(
htim
);

1616 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

1619 
htim
->
In¡ªû
->
CR2
 &ð~
TIM_CR2_MMS
;

1621 
htim
->
In¡ªû
->
CR2
 |ð
sMa¡”CÚfig
->
Ma¡”OuutTrigg”
;

1624 
htim
->
In¡ªû
->
SMCR
 &ð~
TIM_SMCR_MSM
;

1626 
htim
->
In¡ªû
->
SMCR
 |ð
sMa¡”CÚfig
->
Ma¡”SÏveMode
;

1628 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

1630 
	`__HAL_UNLOCK
(
htim
);

1632  
HAL_OK
;

1633 
	}
}

1644 
HAL_StusTy³Def
 
	$HAL_TIMEx_CÚfigB»akD—dTime
(
TIM_HªdËTy³Def
 *
htim
,

1645 
TIM_B»akD—dTimeCÚfigTy³Def
 * 
sB»akD—dTimeCÚfig
)

1647 
ušt32_t
 
tmpbdŒ
 = 0U;

1650 
	`as£¹_·¿m
(
	`IS_TIM_BREAK_INSTANCE
(
htim
->
In¡ªû
));

1651 
	`as£¹_·¿m
(
	`IS_TIM_OSSR_STATE
(
sB»akD—dTimeCÚfig
->
OffS‹RunMode
));

1652 
	`as£¹_·¿m
(
	`IS_TIM_OSSI_STATE
(
sB»akD—dTimeCÚfig
->
OffS‹IDLEMode
));

1653 
	`as£¹_·¿m
(
	`IS_TIM_LOCK_LEVEL
(
sB»akD—dTimeCÚfig
->
LockLev–
));

1654 
	`as£¹_·¿m
(
	`IS_TIM_DEADTIME
(
sB»akD—dTimeCÚfig
->
D—dTime
));

1655 
	`as£¹_·¿m
(
	`IS_TIM_BREAK_STATE
(
sB»akD—dTimeCÚfig
->
B»akS‹
));

1656 
	`as£¹_·¿m
(
	`IS_TIM_BREAK_POLARITY
(
sB»akD—dTimeCÚfig
->
B»akPÞ¬™y
));

1657 
	`as£¹_·¿m
(
	`IS_TIM_AUTOMATIC_OUTPUT_STATE
(
sB»akD—dTimeCÚfig
->
Autom©icOuut
));

1660 
	`__HAL_LOCK
(
htim
);

1666 
	`MODIFY_REG
(
tmpbdŒ
, 
TIM_BDTR_DTG
, 
sB»akD—dTimeCÚfig
->
D—dTime
);

1667 
	`MODIFY_REG
(
tmpbdŒ
, 
TIM_BDTR_LOCK
, 
sB»akD—dTimeCÚfig
->
LockLev–
);

1668 
	`MODIFY_REG
(
tmpbdŒ
, 
TIM_BDTR_OSSI
, 
sB»akD—dTimeCÚfig
->
OffS‹IDLEMode
);

1669 
	`MODIFY_REG
(
tmpbdŒ
, 
TIM_BDTR_OSSR
, 
sB»akD—dTimeCÚfig
->
OffS‹RunMode
);

1670 
	`MODIFY_REG
(
tmpbdŒ
, 
TIM_BDTR_BKE
, 
sB»akD—dTimeCÚfig
->
B»akS‹
);

1671 
	`MODIFY_REG
(
tmpbdŒ
, 
TIM_BDTR_BKP
, 
sB»akD—dTimeCÚfig
->
B»akPÞ¬™y
);

1672 
	`MODIFY_REG
(
tmpbdŒ
, 
TIM_BDTR_AOE
, 
sB»akD—dTimeCÚfig
->
Autom©icOuut
);

1673 
	`MODIFY_REG
(
tmpbdŒ
, 
TIM_BDTR_MOE
, 
sB»akD—dTimeCÚfig
->
Autom©icOuut
);

1676 
htim
->
In¡ªû
->
BDTR
 = 
tmpbdŒ
;

1678 
	`__HAL_UNLOCK
(
htim
);

1680  
HAL_OK
;

1681 
	}
}

1708 
HAL_StusTy³Def
 
	$HAL_TIMEx_Rem­CÚfig
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Rem­
)

1710 
	`__HAL_LOCK
(
htim
);

1713 
	`as£¹_·¿m
(
	`IS_TIM_REMAP_INSTANCE
(
htim
->
In¡ªû
));

1714 
	`as£¹_·¿m
(
	`IS_TIM_REMAP
(
Rem­
));

1716 #ià
	`defšed
(
LPTIM_OR_TIM1_ITR2_RMP
)

1717 ià((
Rem­
 =ð
TIM_TIM9_TIM3_TRGO
)|| (Rem­ =ð
TIM_TIM9_LPTIM
)||(Rem­ ==
TIM_TIM5_TIM3_TRGO
)||\

1718 (
Rem­
 =ð
TIM_TIM5_LPTIM
)||(Rem­ =ð
TIM_TIM1_TIM3_TRGO
)|| (Rem­ =ð
TIM_TIM1_LPTIM
))

1720 
	`__HAL_RCC_LPTIM1_CLK_ENABLE
();

1722 
LPTIM1
->
OR
 = (
Rem­
& 0xEFFFFFFFU);

1727 
htim
->
In¡ªû
->
OR
 = 
Rem­
;

1731 
htim
->
In¡ªû
->
OR
 = 
Rem­
;

1733 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

1735 
	`__HAL_UNLOCK
(
htim
);

1737  
HAL_OK
;

1738 
	}
}

1766 
__w—k
 
	$HAL_TIMEx_CommutiÚC®lback
(
TIM_HªdËTy³Def
 *
htim
)

1769 
	`UNUSED
(
htim
);

1773 
	}
}

1781 
__w—k
 
	$HAL_TIMEx_B»akC®lback
(
TIM_HªdËTy³Def
 *
htim
)

1784 
	`UNUSED
(
htim
);

1788 
	}
}

1814 
HAL_TIM_S‹Ty³Def
 
	$HAL_TIMEx_H®lS’sÜ_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
)

1816  
htim
->
S‹
;

1817 
	}
}

1829 
	$TIMEx_DMACommutiÚC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

1831 
TIM_HªdËTy³Def
* 
htim
 = ( TIM_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

1833 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

1835 
	`HAL_TIMEx_CommutiÚC®lback
(
htim
);

1836 
	}
}

1853 
	$TIM_CCxNChªÃlCmd
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ
ChªÃlNS‹
)

1855 
ušt32_t
 
tmp
 = 0U;

1858 
	`as£¹_·¿m
(
	`IS_TIM_CC4_INSTANCE
(
TIMx
));

1859 
	`as£¹_·¿m
(
	`IS_TIM_COMPLEMENTARY_CHANNELS
(
ChªÃl
));

1861 
tmp
 = 
TIM_CCER_CC1NE
 << 
ChªÃl
;

1864 
TIMx
->
CCER
 &ð~
tmp
;

1867 
TIMx
->
CCER
 |ð(
ušt32_t
)(
ChªÃlNS‹
 << 
ChªÃl
);

1868 
	}
}

	@Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_uart.c

155 
	~"¡m32f4xx_h®.h
"

165 #ifdeà
HAL_UART_MODULE_ENABLED


181 
UART_EndTxT¿nsãr
(
UART_HªdËTy³Def
 *
hu¬t
);

182 
UART_EndRxT¿nsãr
(
UART_HªdËTy³Def
 *
hu¬t
);

183 
UART_DMAT¿nsm™C¶t
(
DMA_HªdËTy³Def
 *
hdma
);

184 
UART_DMAReûiveC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

185 
UART_DMATxH®fC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

186 
UART_DMARxH®fC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

187 
UART_DMAE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
);

188 
UART_DMAAbÜtOnE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
);

189 
UART_DMATxAbÜtC®lback
(
DMA_HªdËTy³Def
 *
hdma
);

190 
UART_DMARxAbÜtC®lback
(
DMA_HªdËTy³Def
 *
hdma
);

191 
UART_DMATxOÆyAbÜtC®lback
(
DMA_HªdËTy³Def
 *
hdma
);

192 
UART_DMARxOÆyAbÜtC®lback
(
DMA_HªdËTy³Def
 *
hdma
);

193 
HAL_StusTy³Def
 
UART_T¿nsm™_IT
(
UART_HªdËTy³Def
 *
hu¬t
);

194 
HAL_StusTy³Def
 
UART_EndT¿nsm™_IT
(
UART_HªdËTy³Def
 *
hu¬t
);

195 
HAL_StusTy³Def
 
UART_Reûive_IT
(
UART_HªdËTy³Def
 *
hu¬t
);

196 
HAL_StusTy³Def
 
UART_Wa™OnFÏgUÁžTimeout
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt32_t
 
FÏg
, 
FÏgStus
 
Stus
, ušt32_ˆ
Tick¡¬t
, ušt32_ˆ
Timeout
);

197 
UART_S‘CÚfig
 (
UART_HªdËTy³Def
 *
hu¬t
);

244 
HAL_StusTy³Def
 
	$HAL_UART_In™
(
UART_HªdËTy³Def
 *
hu¬t
)

247 if(
hu¬t
 =ð
NULL
)

249  
HAL_ERROR
;

253 if(
hu¬t
->
In™
.
HwFlowCŽ
 !ð
UART_HWCONTROL_NONE
)

256 
	`as£¹_·¿m
(
	`IS_UART_HWFLOW_INSTANCE
(
hu¬t
->
In¡ªû
));

257 
	`as£¹_·¿m
(
	`IS_UART_HARDWARE_FLOW_CONTROL
(
hu¬t
->
In™
.
HwFlowCŽ
));

261 
	`as£¹_·¿m
(
	`IS_UART_INSTANCE
(
hu¬t
->
In¡ªû
));

263 
	`as£¹_·¿m
(
	`IS_UART_WORD_LENGTH
(
hu¬t
->
In™
.
WÜdL’gth
));

264 
	`as£¹_·¿m
(
	`IS_UART_OVERSAMPLING
(
hu¬t
->
In™
.
Ov”Sam¶šg
));

266 if(
hu¬t
->
gS‹
 =ð
HAL_UART_STATE_RESET
)

269 
hu¬t
->
Lock
 = 
HAL_UNLOCKED
;

271 
	`HAL_UART_M¥In™
(
hu¬t
);

274 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_BUSY
;

277 
	`__HAL_UART_DISABLE
(
hu¬t
);

280 
	`UART_S‘CÚfig
(
hu¬t
);

285 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR2
, (
USART_CR2_LINEN
 | 
USART_CR2_CLKEN
));

286 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, (
USART_CR3_SCEN
 | 
USART_CR3_HDSEL
 | 
USART_CR3_IREN
));

289 
	`__HAL_UART_ENABLE
(
hu¬t
);

292 
hu¬t
->
E¼ÜCode
 = 
HAL_UART_ERROR_NONE
;

293 
hu¬t
->
gS‹
ð
HAL_UART_STATE_READY
;

294 
hu¬t
->
RxS‹
ð
HAL_UART_STATE_READY
;

296  
HAL_OK
;

297 
	}
}

306 
HAL_StusTy³Def
 
	$HAL_H®fDu¶ex_In™
(
UART_HªdËTy³Def
 *
hu¬t
)

309 if(
hu¬t
 =ð
NULL
)

311  
HAL_ERROR
;

315 
	`as£¹_·¿m
(
	`IS_UART_INSTANCE
(
hu¬t
->
In¡ªû
));

316 
	`as£¹_·¿m
(
	`IS_UART_WORD_LENGTH
(
hu¬t
->
In™
.
WÜdL’gth
));

317 
	`as£¹_·¿m
(
	`IS_UART_OVERSAMPLING
(
hu¬t
->
In™
.
Ov”Sam¶šg
));

319 if(
hu¬t
->
gS‹
 =ð
HAL_UART_STATE_RESET
)

322 
hu¬t
->
Lock
 = 
HAL_UNLOCKED
;

324 
	`HAL_UART_M¥In™
(
hu¬t
);

327 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_BUSY
;

330 
	`__HAL_UART_DISABLE
(
hu¬t
);

333 
	`UART_S‘CÚfig
(
hu¬t
);

338 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR2
, (
USART_CR2_LINEN
 | 
USART_CR2_CLKEN
));

339 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, (
USART_CR3_IREN
 | 
USART_CR3_SCEN
));

342 
	`SET_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_HDSEL
);

345 
	`__HAL_UART_ENABLE
(
hu¬t
);

348 
hu¬t
->
E¼ÜCode
 = 
HAL_UART_ERROR_NONE
;

349 
hu¬t
->
gS‹
ð
HAL_UART_STATE_READY
;

350 
hu¬t
->
RxS‹
ð
HAL_UART_STATE_READY
;

352  
HAL_OK
;

353 
	}
}

366 
HAL_StusTy³Def
 
	$HAL_LIN_In™
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt32_t
 
B»akD‘eùL’gth
)

369 if(
hu¬t
 =ð
NULL
)

371  
HAL_ERROR
;

375 
	`as£¹_·¿m
(
	`IS_UART_INSTANCE
(
hu¬t
->
In¡ªû
));

376 
	`as£¹_·¿m
(
	`IS_UART_LIN_BREAK_DETECT_LENGTH
(
B»akD‘eùL’gth
));

377 
	`as£¹_·¿m
(
	`IS_UART_LIN_WORD_LENGTH
(
hu¬t
->
In™
.
WÜdL’gth
));

378 
	`as£¹_·¿m
(
	`IS_UART_LIN_OVERSAMPLING
(
hu¬t
->
In™
.
Ov”Sam¶šg
));

380 if(
hu¬t
->
gS‹
 =ð
HAL_UART_STATE_RESET
)

383 
hu¬t
->
Lock
 = 
HAL_UNLOCKED
;

385 
	`HAL_UART_M¥In™
(
hu¬t
);

388 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_BUSY
;

391 
	`__HAL_UART_DISABLE
(
hu¬t
);

394 
	`UART_S‘CÚfig
(
hu¬t
);

399 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR2
, 
USART_CR2_CLKEN
);

400 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, (
USART_CR3_HDSEL
 | 
USART_CR3_IREN
 | 
USART_CR3_SCEN
));

403 
	`SET_BIT
(
hu¬t
->
In¡ªû
->
CR2
, 
USART_CR2_LINEN
);

406 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR2
, 
USART_CR2_LBDL
);

407 
	`SET_BIT
(
hu¬t
->
In¡ªû
->
CR2
, 
B»akD‘eùL’gth
);

410 
	`__HAL_UART_ENABLE
(
hu¬t
);

413 
hu¬t
->
E¼ÜCode
 = 
HAL_UART_ERROR_NONE
;

414 
hu¬t
->
gS‹
ð
HAL_UART_STATE_READY
;

415 
hu¬t
->
RxS‹
ð
HAL_UART_STATE_READY
;

417  
HAL_OK
;

418 
	}
}

432 
HAL_StusTy³Def
 
	$HAL_MuÉiProûssÜ_In™
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt8_t
 
Add»ss
, 
ušt32_t
 
WakeUpM‘hod
)

435 if(
hu¬t
 =ð
NULL
)

437  
HAL_ERROR
;

441 
	`as£¹_·¿m
(
	`IS_UART_INSTANCE
(
hu¬t
->
In¡ªû
));

442 
	`as£¹_·¿m
(
	`IS_UART_WAKEUPMETHOD
(
WakeUpM‘hod
));

443 
	`as£¹_·¿m
(
	`IS_UART_ADDRESS
(
Add»ss
));

444 
	`as£¹_·¿m
(
	`IS_UART_WORD_LENGTH
(
hu¬t
->
In™
.
WÜdL’gth
));

445 
	`as£¹_·¿m
(
	`IS_UART_OVERSAMPLING
(
hu¬t
->
In™
.
Ov”Sam¶šg
));

447 if(
hu¬t
->
gS‹
 =ð
HAL_UART_STATE_RESET
)

450 
hu¬t
->
Lock
 = 
HAL_UNLOCKED
;

452 
	`HAL_UART_M¥In™
(
hu¬t
);

455 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_BUSY
;

458 
	`__HAL_UART_DISABLE
(
hu¬t
);

461 
	`UART_S‘CÚfig
(
hu¬t
);

466 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR2
, (
USART_CR2_LINEN
 | 
USART_CR2_CLKEN
));

467 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, (
USART_CR3_SCEN
 | 
USART_CR3_HDSEL
 | 
USART_CR3_IREN
));

470 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR2
, 
USART_CR2_ADD
);

472 
	`SET_BIT
(
hu¬t
->
In¡ªû
->
CR2
, 
Add»ss
);

475 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR1
, 
USART_CR1_WAKE
);

476 
	`SET_BIT
(
hu¬t
->
In¡ªû
->
CR1
, 
WakeUpM‘hod
);

479 
	`__HAL_UART_ENABLE
(
hu¬t
);

482 
hu¬t
->
E¼ÜCode
 = 
HAL_UART_ERROR_NONE
;

483 
hu¬t
->
gS‹
ð
HAL_UART_STATE_READY
;

484 
hu¬t
->
RxS‹
ð
HAL_UART_STATE_READY
;

486  
HAL_OK
;

487 
	}
}

495 
HAL_StusTy³Def
 
	$HAL_UART_DeIn™
(
UART_HªdËTy³Def
 *
hu¬t
)

498 if(
hu¬t
 =ð
NULL
)

500  
HAL_ERROR
;

504 
	`as£¹_·¿m
(
	`IS_UART_INSTANCE
(
hu¬t
->
In¡ªû
));

506 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_BUSY
;

509 
	`HAL_UART_M¥DeIn™
(
hu¬t
);

511 
hu¬t
->
E¼ÜCode
 = 
HAL_UART_ERROR_NONE
;

512 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_RESET
;

513 
hu¬t
->
RxS‹
 = 
HAL_UART_STATE_RESET
;

516 
	`__HAL_UNLOCK
(
hu¬t
);

518  
HAL_OK
;

519 
	}
}

527 
__w—k
 
	$HAL_UART_M¥In™
(
UART_HªdËTy³Def
 *
hu¬t
)

530 
	`UNUSED
(
hu¬t
);

534 
	}
}

542 
__w—k
 
	$HAL_UART_M¥DeIn™
(
UART_HªdËTy³Def
 *
hu¬t
)

545 
	`UNUSED
(
hu¬t
);

549 
	}
}

616 
HAL_StusTy³Def
 
	$HAL_UART_T¿nsm™
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
)

618 
ušt16_t
* 
tmp
;

619 
ušt32_t
 
tick¡¬t
 = 0U;

622 if(
hu¬t
->
gS‹
 =ð
HAL_UART_STATE_READY
)

624 if((
pD©a
 =ð
NULL
 ) || (
Size
 == 0))

626  
HAL_ERROR
;

630 
	`__HAL_LOCK
(
hu¬t
);

632 
hu¬t
->
E¼ÜCode
 = 
HAL_UART_ERROR_NONE
;

633 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_BUSY_TX
;

636 
tick¡¬t
 = 
	`HAL_G‘Tick
();

638 
hu¬t
->
TxXãrSize
 = 
Size
;

639 
hu¬t
->
TxXãrCouÁ
 = 
Size
;

640 
hu¬t
->
TxXãrCouÁ
 > 0U)

642 
hu¬t
->
TxXãrCouÁ
--;

643 if(
hu¬t
->
In™
.
WÜdL’gth
 =ð
UART_WORDLENGTH_9B
)

645 if(
	`UART_Wa™OnFÏgUÁžTimeout
(
hu¬t
, 
UART_FLAG_TXE
, 
RESET
, 
tick¡¬t
, 
Timeout
è!ð
HAL_OK
)

647  
HAL_TIMEOUT
;

649 
tmp
 = (
ušt16_t
*è
pD©a
;

650 
hu¬t
->
In¡ªû
->
DR
 = (*
tmp
 & (
ušt16_t
)0x01FF);

651 if(
hu¬t
->
In™
.
P¬™y
 =ð
UART_PARITY_NONE
)

653 
pD©a
 +=2U;

657 
pD©a
 +=1U;

662 if(
	`UART_Wa™OnFÏgUÁžTimeout
(
hu¬t
, 
UART_FLAG_TXE
, 
RESET
, 
tick¡¬t
, 
Timeout
è!ð
HAL_OK
)

664  
HAL_TIMEOUT
;

666 
hu¬t
->
In¡ªû
->
DR
 = (*
pD©a
++ & (
ušt8_t
)0xFF);

670 if(
	`UART_Wa™OnFÏgUÁžTimeout
(
hu¬t
, 
UART_FLAG_TC
, 
RESET
, 
tick¡¬t
, 
Timeout
è!ð
HAL_OK
)

672  
HAL_TIMEOUT
;

676 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

679 
	`__HAL_UNLOCK
(
hu¬t
);

681  
HAL_OK
;

685  
HAL_BUSY
;

687 
	}
}

698 
HAL_StusTy³Def
 
	$HAL_UART_Reûive
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
)

700 
ušt16_t
* 
tmp
;

701 
ušt32_t
 
tick¡¬t
 = 0U;

704 if(
hu¬t
->
RxS‹
 =ð
HAL_UART_STATE_READY
)

706 if((
pD©a
 =ð
NULL
 ) || (
Size
 == 0))

708  
HAL_ERROR
;

712 
	`__HAL_LOCK
(
hu¬t
);

714 
hu¬t
->
E¼ÜCode
 = 
HAL_UART_ERROR_NONE
;

715 
hu¬t
->
RxS‹
 = 
HAL_UART_STATE_BUSY_RX
;

718 
tick¡¬t
 = 
	`HAL_G‘Tick
();

720 
hu¬t
->
RxXãrSize
 = 
Size
;

721 
hu¬t
->
RxXãrCouÁ
 = 
Size
;

724 
hu¬t
->
RxXãrCouÁ
 > 0U)

726 
hu¬t
->
RxXãrCouÁ
--;

727 if(
hu¬t
->
In™
.
WÜdL’gth
 =ð
UART_WORDLENGTH_9B
)

729 if(
	`UART_Wa™OnFÏgUÁžTimeout
(
hu¬t
, 
UART_FLAG_RXNE
, 
RESET
, 
tick¡¬t
, 
Timeout
è!ð
HAL_OK
)

731  
HAL_TIMEOUT
;

733 
tmp
 = (
ušt16_t
*è
pD©a
;

734 if(
hu¬t
->
In™
.
P¬™y
 =ð
UART_PARITY_NONE
)

736 *
tmp
 = (
ušt16_t
)(
hu¬t
->
In¡ªû
->
DR
 & (uint16_t)0x01FF);

737 
pD©a
 +=2U;

741 *
tmp
 = (
ušt16_t
)(
hu¬t
->
In¡ªû
->
DR
 & (uint16_t)0x00FF);

742 
pD©a
 +=1U;

748 if(
	`UART_Wa™OnFÏgUÁžTimeout
(
hu¬t
, 
UART_FLAG_RXNE
, 
RESET
, 
tick¡¬t
, 
Timeout
è!ð
HAL_OK
)

750  
HAL_TIMEOUT
;

752 if(
hu¬t
->
In™
.
P¬™y
 =ð
UART_PARITY_NONE
)

754 *
pD©a
++ = (
ušt8_t
)(
hu¬t
->
In¡ªû
->
DR
 & (uint8_t)0x00FF);

758 *
pD©a
++ = (
ušt8_t
)(
hu¬t
->
In¡ªû
->
DR
 & (uint8_t)0x007F);

765 
hu¬t
->
RxS‹
 = 
HAL_UART_STATE_READY
;

768 
	`__HAL_UNLOCK
(
hu¬t
);

770  
HAL_OK
;

774  
HAL_BUSY
;

776 
	}
}

786 
HAL_StusTy³Def
 
	$HAL_UART_T¿nsm™_IT
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
)

789 if(
hu¬t
->
gS‹
 =ð
HAL_UART_STATE_READY
)

791 if((
pD©a
 =ð
NULL
 ) || (
Size
 == 0))

793  
HAL_ERROR
;

797 
	`__HAL_LOCK
(
hu¬t
);

799 
hu¬t
->
pTxBuffPŒ
 = 
pD©a
;

800 
hu¬t
->
TxXãrSize
 = 
Size
;

801 
hu¬t
->
TxXãrCouÁ
 = 
Size
;

803 
hu¬t
->
E¼ÜCode
 = 
HAL_UART_ERROR_NONE
;

804 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_BUSY_TX
;

807 
	`__HAL_UNLOCK
(
hu¬t
);

810 
	`SET_BIT
(
hu¬t
->
In¡ªû
->
CR1
, 
USART_CR1_TXEIE
);

812  
HAL_OK
;

816  
HAL_BUSY
;

818 
	}
}

828 
HAL_StusTy³Def
 
	$HAL_UART_Reûive_IT
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
)

831 if(
hu¬t
->
RxS‹
 =ð
HAL_UART_STATE_READY
)

833 if((
pD©a
 =ð
NULL
 ) || (
Size
 == 0))

835  
HAL_ERROR
;

839 
	`__HAL_LOCK
(
hu¬t
);

841 
hu¬t
->
pRxBuffPŒ
 = 
pD©a
;

842 
hu¬t
->
RxXãrSize
 = 
Size
;

843 
hu¬t
->
RxXãrCouÁ
 = 
Size
;

845 
hu¬t
->
E¼ÜCode
 = 
HAL_UART_ERROR_NONE
;

846 
hu¬t
->
RxS‹
 = 
HAL_UART_STATE_BUSY_RX
;

849 
	`__HAL_UNLOCK
(
hu¬t
);

852 
	`SET_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_EIE
);

855 
	`SET_BIT
(
hu¬t
->
In¡ªû
->
CR1
, 
USART_CR1_PEIE
 | 
USART_CR1_RXNEIE
);

857  
HAL_OK
;

861  
HAL_BUSY
;

863 
	}
}

873 
HAL_StusTy³Def
 
	$HAL_UART_T¿nsm™_DMA
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
)

875 
ušt32_t
 *
tmp
;

878 if(
hu¬t
->
gS‹
 =ð
HAL_UART_STATE_READY
)

880 if((
pD©a
 =ð
NULL
 ) || (
Size
 == 0))

882  
HAL_ERROR
;

886 
	`__HAL_LOCK
(
hu¬t
);

888 
hu¬t
->
pTxBuffPŒ
 = 
pD©a
;

889 
hu¬t
->
TxXãrSize
 = 
Size
;

890 
hu¬t
->
TxXãrCouÁ
 = 
Size
;

892 
hu¬t
->
E¼ÜCode
 = 
HAL_UART_ERROR_NONE
;

893 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_BUSY_TX
;

896 
hu¬t
->
hdm©x
->
XãrC¶tC®lback
 = 
UART_DMAT¿nsm™C¶t
;

899 
hu¬t
->
hdm©x
->
XãrH®fC¶tC®lback
 = 
UART_DMATxH®fC¶t
;

902 
hu¬t
->
hdm©x
->
XãrE¼ÜC®lback
 = 
UART_DMAE¼Ü
;

905 
hu¬t
->
hdm©x
->
XãrAbÜtC®lback
 = 
NULL
;

908 
tmp
 = (
ušt32_t
*)&
pD©a
;

909 
	`HAL_DMA_S¹_IT
(
hu¬t
->
hdm©x
, *(
ušt32_t
*)
tmp
, (ušt32_t)&hu¬t->
In¡ªû
->
DR
, 
Size
);

912 
	`__HAL_UART_CLEAR_FLAG
(
hu¬t
, 
UART_FLAG_TC
);

915 
	`__HAL_UNLOCK
(
hu¬t
);

919 
	`SET_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAT
);

921  
HAL_OK
;

925  
HAL_BUSY
;

927 
	}
}

938 
HAL_StusTy³Def
 
	$HAL_UART_Reûive_DMA
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
)

940 
ušt32_t
 *
tmp
;

943 if(
hu¬t
->
RxS‹
 =ð
HAL_UART_STATE_READY
)

945 if((
pD©a
 =ð
NULL
 ) || (
Size
 == 0))

947  
HAL_ERROR
;

951 
	`__HAL_LOCK
(
hu¬t
);

953 
hu¬t
->
pRxBuffPŒ
 = 
pD©a
;

954 
hu¬t
->
RxXãrSize
 = 
Size
;

956 
hu¬t
->
E¼ÜCode
 = 
HAL_UART_ERROR_NONE
;

957 
hu¬t
->
RxS‹
 = 
HAL_UART_STATE_BUSY_RX
;

960 
hu¬t
->
hdm¬x
->
XãrC¶tC®lback
 = 
UART_DMAReûiveC¶t
;

963 
hu¬t
->
hdm¬x
->
XãrH®fC¶tC®lback
 = 
UART_DMARxH®fC¶t
;

966 
hu¬t
->
hdm¬x
->
XãrE¼ÜC®lback
 = 
UART_DMAE¼Ü
;

969 
hu¬t
->
hdm¬x
->
XãrAbÜtC®lback
 = 
NULL
;

972 
tmp
 = (
ušt32_t
*)&
pD©a
;

973 
	`HAL_DMA_S¹_IT
(
hu¬t
->
hdm¬x
, (
ušt32_t
)&hu¬t->
In¡ªû
->
DR
, *(ušt32_t*)
tmp
, 
Size
);

976 
	`__HAL_UART_CLEAR_OREFLAG
(
hu¬t
);

979 
	`__HAL_UNLOCK
(
hu¬t
);

982 
	`SET_BIT
(
hu¬t
->
In¡ªû
->
CR1
, 
USART_CR1_PEIE
);

985 
	`SET_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_EIE
);

989 
	`SET_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
);

991  
HAL_OK
;

995  
HAL_BUSY
;

997 
	}
}

1005 
HAL_StusTy³Def
 
	$HAL_UART_DMAPau£
(
UART_HªdËTy³Def
 *
hu¬t
)

1007 
ušt32_t
 
dm¬eque¡
 = 0x00U;

1010 
	`__HAL_LOCK
(
hu¬t
);

1011 
dm¬eque¡
 = 
	`HAL_IS_BIT_SET
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAT
);

1012 if((
hu¬t
->
gS‹
 =ð
HAL_UART_STATE_BUSY_TX
è&& 
dm¬eque¡
)

1015 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAT
);

1017 
dm¬eque¡
 = 
	`HAL_IS_BIT_SET
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
);

1018 if((
hu¬t
->
RxS‹
 =ð
HAL_UART_STATE_BUSY_RX
è&& 
dm¬eque¡
)

1021 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR1
, 
USART_CR1_PEIE
);

1022 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_EIE
);

1025 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
);

1029 
	`__HAL_UNLOCK
(
hu¬t
);

1031  
HAL_OK
;

1032 
	}
}

1040 
HAL_StusTy³Def
 
	$HAL_UART_DMAResume
(
UART_HªdËTy³Def
 *
hu¬t
)

1043 
	`__HAL_LOCK
(
hu¬t
);

1045 if(
hu¬t
->
gS‹
 =ð
HAL_UART_STATE_BUSY_TX
)

1048 
	`SET_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAT
);

1050 if(
hu¬t
->
RxS‹
 =ð
HAL_UART_STATE_BUSY_RX
)

1053 
	`__HAL_UART_CLEAR_OREFLAG
(
hu¬t
);

1056 
	`SET_BIT
(
hu¬t
->
In¡ªû
->
CR1
, 
USART_CR1_PEIE
);

1057 
	`SET_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_EIE
);

1060 
	`SET_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
);

1064 
	`__HAL_UNLOCK
(
hu¬t
);

1066  
HAL_OK
;

1067 
	}
}

1075 
HAL_StusTy³Def
 
	$HAL_UART_DMAStÝ
(
UART_HªdËTy³Def
 *
hu¬t
)

1077 
ušt32_t
 
dm¬eque¡
 = 0x00U;

1085 
dm¬eque¡
 = 
	`HAL_IS_BIT_SET
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAT
);

1086 if((
hu¬t
->
gS‹
 =ð
HAL_UART_STATE_BUSY_TX
è&& 
dm¬eque¡
)

1088 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAT
);

1091 if(
hu¬t
->
hdm©x
 !ð
NULL
)

1093 
	`HAL_DMA_AbÜt
(
hu¬t
->
hdm©x
);

1095 
	`UART_EndTxT¿nsãr
(
hu¬t
);

1099 
dm¬eque¡
 = 
	`HAL_IS_BIT_SET
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
);

1100 if((
hu¬t
->
RxS‹
 =ð
HAL_UART_STATE_BUSY_RX
è&& 
dm¬eque¡
)

1102 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
);

1105 if(
hu¬t
->
hdm¬x
 !ð
NULL
)

1107 
	`HAL_DMA_AbÜt
(
hu¬t
->
hdm¬x
);

1109 
	`UART_EndRxT¿nsãr
(
hu¬t
);

1112  
HAL_OK
;

1113 
	}
}

1127 
HAL_StusTy³Def
 
	$HAL_UART_AbÜt
(
UART_HªdËTy³Def
 *
hu¬t
)

1130 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR1
, (
USART_CR1_RXNEIE
 | 
USART_CR1_PEIE
 | 
USART_CR1_TXEIE
 | 
USART_CR1_TCIE
));

1131 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_EIE
);

1134 if(
	`HAL_IS_BIT_SET
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAT
))

1136 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAT
);

1139 if(
hu¬t
->
hdm©x
 !ð
NULL
)

1143 
hu¬t
->
hdm©x
->
XãrAbÜtC®lback
 = 
NULL
;

1145 
	`HAL_DMA_AbÜt
(
hu¬t
->
hdm©x
);

1150 if(
	`HAL_IS_BIT_SET
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
))

1152 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
);

1155 if(
hu¬t
->
hdm¬x
 !ð
NULL
)

1159 
hu¬t
->
hdm¬x
->
XãrAbÜtC®lback
 = 
NULL
;

1161 
	`HAL_DMA_AbÜt
(
hu¬t
->
hdm¬x
);

1166 
hu¬t
->
TxXãrCouÁ
 = 0x00U;

1167 
hu¬t
->
RxXãrCouÁ
 = 0x00U;

1170 
hu¬t
->
E¼ÜCode
 = 
HAL_UART_ERROR_NONE
;

1173 
hu¬t
->
RxS‹
 = 
HAL_UART_STATE_READY
;

1174 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

1176  
HAL_OK
;

1177 
	}
}

1191 
HAL_StusTy³Def
 
	$HAL_UART_AbÜtT¿nsm™
(
UART_HªdËTy³Def
 *
hu¬t
)

1194 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR1
, (
USART_CR1_TXEIE
 | 
USART_CR1_TCIE
));

1197 if(
	`HAL_IS_BIT_SET
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAT
))

1199 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAT
);

1202 if(
hu¬t
->
hdm©x
 !ð
NULL
)

1206 
hu¬t
->
hdm©x
->
XãrAbÜtC®lback
 = 
NULL
;

1208 
	`HAL_DMA_AbÜt
(
hu¬t
->
hdm©x
);

1213 
hu¬t
->
TxXãrCouÁ
 = 0x00U;

1216 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

1218  
HAL_OK
;

1219 
	}
}

1233 
HAL_StusTy³Def
 
	$HAL_UART_AbÜtReûive
(
UART_HªdËTy³Def
 *
hu¬t
)

1236 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR1
, (
USART_CR1_RXNEIE
 | 
USART_CR1_PEIE
));

1237 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_EIE
);

1240 if(
	`HAL_IS_BIT_SET
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
))

1242 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
);

1245 if(
hu¬t
->
hdm¬x
 !ð
NULL
)

1249 
hu¬t
->
hdm¬x
->
XãrAbÜtC®lback
 = 
NULL
;

1251 
	`HAL_DMA_AbÜt
(
hu¬t
->
hdm¬x
);

1256 
hu¬t
->
RxXãrCouÁ
 = 0x00U;

1259 
hu¬t
->
RxS‹
 = 
HAL_UART_STATE_READY
;

1261  
HAL_OK
;

1262 
	}
}

1278 
HAL_StusTy³Def
 
	$HAL_UART_AbÜt_IT
(
UART_HªdËTy³Def
 *
hu¬t
)

1280 
ušt32_t
 
AbÜtC¶t
 = 0x01U;

1283 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR1
, (
USART_CR1_RXNEIE
 | 
USART_CR1_PEIE
 | 
USART_CR1_TXEIE
 | 
USART_CR1_TCIE
));

1284 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_EIE
);

1289 if(
hu¬t
->
hdm©x
 !ð
NULL
)

1293 if(
	`HAL_IS_BIT_SET
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAT
))

1295 
hu¬t
->
hdm©x
->
XãrAbÜtC®lback
 = 
UART_DMATxAbÜtC®lback
;

1299 
hu¬t
->
hdm©x
->
XãrAbÜtC®lback
 = 
NULL
;

1303 if(
hu¬t
->
hdm¬x
 !ð
NULL
)

1307 if(
	`HAL_IS_BIT_SET
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
))

1309 
hu¬t
->
hdm¬x
->
XãrAbÜtC®lback
 = 
UART_DMARxAbÜtC®lback
;

1313 
hu¬t
->
hdm¬x
->
XãrAbÜtC®lback
 = 
NULL
;

1318 if(
	`HAL_IS_BIT_SET
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAT
))

1321 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAT
);

1324 if(
hu¬t
->
hdm©x
 !ð
NULL
)

1330 if(
	`HAL_DMA_AbÜt_IT
(
hu¬t
->
hdm©x
è!ð
HAL_OK
)

1332 
hu¬t
->
hdm©x
->
XãrAbÜtC®lback
 = 
NULL
;

1336 
AbÜtC¶t
 = 0x00U;

1342 if(
	`HAL_IS_BIT_SET
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
))

1344 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
);

1347 if(
hu¬t
->
hdm¬x
 !ð
NULL
)

1353 if(
	`HAL_DMA_AbÜt_IT
(
hu¬t
->
hdm¬x
è!ð
HAL_OK
)

1355 
hu¬t
->
hdm¬x
->
XãrAbÜtC®lback
 = 
NULL
;

1356 
AbÜtC¶t
 = 0x01U;

1360 
AbÜtC¶t
 = 0x00U;

1366 if(
AbÜtC¶t
 == 0x01U)

1369 
hu¬t
->
TxXãrCouÁ
 = 0x00U;

1370 
hu¬t
->
RxXãrCouÁ
 = 0x00U;

1373 
hu¬t
->
E¼ÜCode
 = 
HAL_UART_ERROR_NONE
;

1376 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

1377 
hu¬t
->
RxS‹
 = 
HAL_UART_STATE_READY
;

1380 
	`HAL_UART_AbÜtC¶tC®lback
(
hu¬t
);

1383  
HAL_OK
;

1384 
	}
}

1400 
HAL_StusTy³Def
 
	$HAL_UART_AbÜtT¿nsm™_IT
(
UART_HªdËTy³Def
 *
hu¬t
)

1403 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR1
, (
USART_CR1_TXEIE
 | 
USART_CR1_TCIE
));

1406 if(
	`HAL_IS_BIT_SET
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAT
))

1408 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAT
);

1411 if(
hu¬t
->
hdm©x
 !ð
NULL
)

1415 
hu¬t
->
hdm©x
->
XãrAbÜtC®lback
 = 
UART_DMATxOÆyAbÜtC®lback
;

1418 if(
	`HAL_DMA_AbÜt_IT
(
hu¬t
->
hdm©x
è!ð
HAL_OK
)

1421 
hu¬t
->
hdm©x
->
	`XãrAbÜtC®lback
(huart->hdmatx);

1427 
hu¬t
->
TxXãrCouÁ
 = 0x00U;

1430 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

1433 
	`HAL_UART_AbÜtT¿nsm™C¶tC®lback
(
hu¬t
);

1439 
hu¬t
->
TxXãrCouÁ
 = 0x00U;

1442 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

1445 
	`HAL_UART_AbÜtT¿nsm™C¶tC®lback
(
hu¬t
);

1448  
HAL_OK
;

1449 
	}
}

1465 
HAL_StusTy³Def
 
	$HAL_UART_AbÜtReûive_IT
(
UART_HªdËTy³Def
 *
hu¬t
)

1468 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR1
, (
USART_CR1_RXNEIE
 | 
USART_CR1_PEIE
));

1469 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_EIE
);

1472 if(
	`HAL_IS_BIT_SET
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
))

1474 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
);

1477 if(
hu¬t
->
hdm¬x
 !ð
NULL
)

1481 
hu¬t
->
hdm¬x
->
XãrAbÜtC®lback
 = 
UART_DMARxOÆyAbÜtC®lback
;

1484 if(
	`HAL_DMA_AbÜt_IT
(
hu¬t
->
hdm¬x
è!ð
HAL_OK
)

1487 
hu¬t
->
hdm¬x
->
	`XãrAbÜtC®lback
(huart->hdmarx);

1493 
hu¬t
->
RxXãrCouÁ
 = 0x00U;

1496 
hu¬t
->
RxS‹
 = 
HAL_UART_STATE_READY
;

1499 
	`HAL_UART_AbÜtReûiveC¶tC®lback
(
hu¬t
);

1505 
hu¬t
->
RxXãrCouÁ
 = 0x00U;

1508 
hu¬t
->
RxS‹
 = 
HAL_UART_STATE_READY
;

1511 
	`HAL_UART_AbÜtReûiveC¶tC®lback
(
hu¬t
);

1514  
HAL_OK
;

1515 
	}
}

1523 
	$HAL_UART_IRQHªdËr
(
UART_HªdËTy³Def
 *
hu¬t
)

1525 
ušt32_t
 
i¤æags
 = 
	`READ_REG
(
hu¬t
->
In¡ªû
->
SR
);

1526 
ušt32_t
 
ü1™s
 = 
	`READ_REG
(
hu¬t
->
In¡ªû
->
CR1
);

1527 
ušt32_t
 
ü3™s
 = 
	`READ_REG
(
hu¬t
->
In¡ªû
->
CR3
);

1528 
ušt32_t
 
”rÜæags
 = 0x00U;

1529 
ušt32_t
 
dm¬eque¡
 = 0x00U;

1532 
”rÜæags
 = (
i¤æags
 & (
ušt32_t
)(
USART_SR_PE
 | 
USART_SR_FE
 | 
USART_SR_ORE
 | 
USART_SR_NE
));

1533 if(
”rÜæags
 =ð
RESET
)

1536 if(((
i¤æags
 & 
USART_SR_RXNE
è!ð
RESET
è&& ((
ü1™s
 & 
USART_CR1_RXNEIE
) != RESET))

1538 
	`UART_Reûive_IT
(
hu¬t
);

1544 if((
”rÜæags
 !ð
RESET
è&& (((
ü3™s
 & 
USART_CR3_EIE
è!ðRESETè|| ((
ü1™s
 & (
USART_CR1_RXNEIE
 | 
USART_CR1_PEIE
)) != RESET)))

1547 if(((
i¤æags
 & 
USART_SR_PE
è!ð
RESET
è&& ((
ü1™s
 & 
USART_CR1_PEIE
) != RESET))

1549 
hu¬t
->
E¼ÜCode
 |ð
HAL_UART_ERROR_PE
;

1553 if(((
i¤æags
 & 
USART_SR_NE
è!ð
RESET
è&& ((
ü3™s
 & 
USART_CR3_EIE
) != RESET))

1555 
hu¬t
->
E¼ÜCode
 |ð
HAL_UART_ERROR_NE
;

1559 if(((
i¤æags
 & 
USART_SR_FE
è!ð
RESET
è&& ((
ü3™s
 & 
USART_CR3_EIE
) != RESET))

1561 
hu¬t
->
E¼ÜCode
 |ð
HAL_UART_ERROR_FE
;

1565 if(((
i¤æags
 & 
USART_SR_ORE
è!ð
RESET
è&& ((
ü3™s
 & 
USART_CR3_EIE
) != RESET))

1567 
hu¬t
->
E¼ÜCode
 |ð
HAL_UART_ERROR_ORE
;

1571 if(
hu¬t
->
E¼ÜCode
 !ð
HAL_UART_ERROR_NONE
)

1574 if(((
i¤æags
 & 
USART_SR_RXNE
è!ð
RESET
è&& ((
ü1™s
 & 
USART_CR1_RXNEIE
) != RESET))

1576 
	`UART_Reûive_IT
(
hu¬t
);

1581 
dm¬eque¡
 = 
	`HAL_IS_BIT_SET
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
);

1582 if(((
hu¬t
->
E¼ÜCode
 & 
HAL_UART_ERROR_ORE
è!ð
RESET
è|| 
dm¬eque¡
)

1587 
	`UART_EndRxT¿nsãr
(
hu¬t
);

1590 if(
	`HAL_IS_BIT_SET
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
))

1592 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
);

1595 if(
hu¬t
->
hdm¬x
 !ð
NULL
)

1599 
hu¬t
->
hdm¬x
->
XãrAbÜtC®lback
 = 
UART_DMAAbÜtOnE¼Ü
;

1600 if(
	`HAL_DMA_AbÜt_IT
(
hu¬t
->
hdm¬x
è!ð
HAL_OK
)

1603 
hu¬t
->
hdm¬x
->
	`XãrAbÜtC®lback
(huart->hdmarx);

1609 
	`HAL_UART_E¼ÜC®lback
(
hu¬t
);

1615 
	`HAL_UART_E¼ÜC®lback
(
hu¬t
);

1622 
	`HAL_UART_E¼ÜC®lback
(
hu¬t
);

1623 
hu¬t
->
E¼ÜCode
 = 
HAL_UART_ERROR_NONE
;

1630 if(((
i¤æags
 & 
USART_SR_TXE
è!ð
RESET
è&& ((
ü1™s
 & 
USART_CR1_TXEIE
) != RESET))

1632 
	`UART_T¿nsm™_IT
(
hu¬t
);

1637 if(((
i¤æags
 & 
USART_SR_TC
è!ð
RESET
è&& ((
ü1™s
 & 
USART_CR1_TCIE
) != RESET))

1639 
	`UART_EndT¿nsm™_IT
(
hu¬t
);

1642 
	}
}

1650 
__w—k
 
	$HAL_UART_TxC¶tC®lback
(
UART_HªdËTy³Def
 *
hu¬t
)

1653 
	`UNUSED
(
hu¬t
);

1657 
	}
}

1665 
__w—k
 
	$HAL_UART_TxH®fC¶tC®lback
(
UART_HªdËTy³Def
 *
hu¬t
)

1668 
	`UNUSED
(
hu¬t
);

1672 
	}
}

1680 
__w—k
 
	$HAL_UART_RxC¶tC®lback
(
UART_HªdËTy³Def
 *
hu¬t
)

1683 
	`UNUSED
(
hu¬t
);

1687 
	}
}

1695 
__w—k
 
	$HAL_UART_RxH®fC¶tC®lback
(
UART_HªdËTy³Def
 *
hu¬t
)

1698 
	`UNUSED
(
hu¬t
);

1702 
	}
}

1710 
__w—k
 
	$HAL_UART_E¼ÜC®lback
(
UART_HªdËTy³Def
 *
hu¬t
)

1713 
	`UNUSED
(
hu¬t
);

1717 
	}
}

1724 
__w—k
 
	$HAL_UART_AbÜtC¶tC®lback
 (
UART_HªdËTy³Def
 *
hu¬t
)

1727 
	`UNUSED
(
hu¬t
);

1732 
	}
}

1738 
__w—k
 
	$HAL_UART_AbÜtT¿nsm™C¶tC®lback
 (
UART_HªdËTy³Def
 *
hu¬t
)

1741 
	`UNUSED
(
hu¬t
);

1746 
	}
}

1753 
__w—k
 
	$HAL_UART_AbÜtReûiveC¶tC®lback
 (
UART_HªdËTy³Def
 *
hu¬t
)

1756 
	`UNUSED
(
hu¬t
);

1761 
	}
}

1790 
HAL_StusTy³Def
 
	$HAL_LIN_S’dB»ak
(
UART_HªdËTy³Def
 *
hu¬t
)

1793 
	`as£¹_·¿m
(
	`IS_UART_INSTANCE
(
hu¬t
->
In¡ªû
));

1796 
	`__HAL_LOCK
(
hu¬t
);

1798 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_BUSY
;

1801 
	`SET_BIT
(
hu¬t
->
In¡ªû
->
CR1
, 
USART_CR1_SBK
);

1803 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

1806 
	`__HAL_UNLOCK
(
hu¬t
);

1808  
HAL_OK
;

1809 
	}
}

1817 
HAL_StusTy³Def
 
	$HAL_MuÉiProûssÜ_EÁ”Mu‹Mode
(
UART_HªdËTy³Def
 *
hu¬t
)

1820 
	`as£¹_·¿m
(
	`IS_UART_INSTANCE
(
hu¬t
->
In¡ªû
));

1823 
	`__HAL_LOCK
(
hu¬t
);

1825 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_BUSY
;

1828 
	`SET_BIT
(
hu¬t
->
In¡ªû
->
CR1
, 
USART_CR1_RWU
);

1830 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

1833 
	`__HAL_UNLOCK
(
hu¬t
);

1835  
HAL_OK
;

1836 
	}
}

1844 
HAL_StusTy³Def
 
	$HAL_MuÉiProûssÜ_Ex™Mu‹Mode
(
UART_HªdËTy³Def
 *
hu¬t
)

1847 
	`as£¹_·¿m
(
	`IS_UART_INSTANCE
(
hu¬t
->
In¡ªû
));

1850 
	`__HAL_LOCK
(
hu¬t
);

1852 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_BUSY
;

1855 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR1
, 
USART_CR1_RWU
);

1857 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

1860 
	`__HAL_UNLOCK
(
hu¬t
);

1862  
HAL_OK
;

1863 
	}
}

1871 
HAL_StusTy³Def
 
	$HAL_H®fDu¶ex_EÇbËT¿nsm™‹r
(
UART_HªdËTy³Def
 *
hu¬t
)

1873 
ušt32_t
 
tm´eg
 = 0x00U;

1876 
	`__HAL_LOCK
(
hu¬t
);

1878 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_BUSY
;

1881 
tm´eg
 = 
hu¬t
->
In¡ªû
->
CR1
;

1884 
tm´eg
 &ð(
ušt32_t
)~((ušt32_t)(
USART_CR1_TE
 | 
USART_CR1_RE
));

1887 
tm´eg
 |ð(
ušt32_t
)
USART_CR1_TE
;

1890 
	`WRITE_REG
(
hu¬t
->
In¡ªû
->
CR1
, (
ušt32_t
)
tm´eg
);

1892 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

1895 
	`__HAL_UNLOCK
(
hu¬t
);

1897  
HAL_OK
;

1898 
	}
}

1906 
HAL_StusTy³Def
 
	$HAL_H®fDu¶ex_EÇbËReûiv”
(
UART_HªdËTy³Def
 *
hu¬t
)

1908 
ušt32_t
 
tm´eg
 = 0x00U;

1911 
	`__HAL_LOCK
(
hu¬t
);

1913 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_BUSY
;

1916 
tm´eg
 = 
hu¬t
->
In¡ªû
->
CR1
;

1919 
tm´eg
 &ð(
ušt32_t
)~((ušt32_t)(
USART_CR1_TE
 | 
USART_CR1_RE
));

1922 
tm´eg
 |ð(
ušt32_t
)
USART_CR1_RE
;

1925 
	`WRITE_REG
(
hu¬t
->
In¡ªû
->
CR1
, (
ušt32_t
)
tm´eg
);

1927 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

1930 
	`__HAL_UNLOCK
(
hu¬t
);

1932  
HAL_OK
;

1933 
	}
}

1963 
HAL_UART_S‹Ty³Def
 
	$HAL_UART_G‘S‹
(
UART_HªdËTy³Def
 *
hu¬t
)

1965 
ušt32_t
 
‹mp1
ð0x00U, 
‹mp2
 = 0x00U;

1966 
‹mp1
 = 
hu¬t
->
gS‹
;

1967 
‹mp2
 = 
hu¬t
->
RxS‹
;

1969  (
HAL_UART_S‹Ty³Def
)(
‹mp1
 | 
‹mp2
);

1970 
	}
}

1978 
ušt32_t
 
	$HAL_UART_G‘E¼Ü
(
UART_HªdËTy³Def
 *
hu¬t
)

1980  
hu¬t
->
E¼ÜCode
;

1981 
	}
}

1992 
	$UART_DMAT¿nsm™C¶t
(
DMA_HªdËTy³Def
 *
hdma
)

1994 
UART_HªdËTy³Def
* 
hu¬t
 = ( UART_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

1996 if((
hdma
->
In¡ªû
->
CR
 & 
DMA_SxCR_CIRC
) == 0U)

1998 
hu¬t
->
TxXãrCouÁ
 = 0U;

2002 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAT
);

2005 
	`SET_BIT
(
hu¬t
->
In¡ªû
->
CR1
, 
USART_CR1_TCIE
);

2011 
	`HAL_UART_TxC¶tC®lback
(
hu¬t
);

2013 
	}
}

2021 
	$UART_DMATxH®fC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

2023 
UART_HªdËTy³Def
* 
hu¬t
 = (UART_HªdËTy³Def*)((
DMA_HªdËTy³Def
*)
hdma
)->
P¬’t
;

2025 
	`HAL_UART_TxH®fC¶tC®lback
(
hu¬t
);

2026 
	}
}

2033 
	$UART_DMAReûiveC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

2035 
UART_HªdËTy³Def
* 
hu¬t
 = ( UART_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

2037 if((
hdma
->
In¡ªû
->
CR
 & 
DMA_SxCR_CIRC
) == 0U)

2039 
hu¬t
->
RxXãrCouÁ
 = 0U;

2042 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR1
, 
USART_CR1_PEIE
);

2043 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_EIE
);

2047 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
);

2050 
hu¬t
->
RxS‹
 = 
HAL_UART_STATE_READY
;

2052 
	`HAL_UART_RxC¶tC®lback
(
hu¬t
);

2053 
	}
}

2061 
	$UART_DMARxH®fC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

2063 
UART_HªdËTy³Def
* 
hu¬t
 = (UART_HªdËTy³Def*)((
DMA_HªdËTy³Def
*)
hdma
)->
P¬’t
;

2065 
	`HAL_UART_RxH®fC¶tC®lback
(
hu¬t
);

2066 
	}
}

2073 
	$UART_DMAE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
)

2075 
ušt32_t
 
dm¬eque¡
 = 0x00U;

2076 
UART_HªdËTy³Def
* 
hu¬t
 = ( UART_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

2079 
dm¬eque¡
 = 
	`HAL_IS_BIT_SET
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAT
);

2080 if((
hu¬t
->
gS‹
 =ð
HAL_UART_STATE_BUSY_TX
è&& 
dm¬eque¡
)

2082 
hu¬t
->
TxXãrCouÁ
 = 0U;

2083 
	`UART_EndTxT¿nsãr
(
hu¬t
);

2087 
dm¬eque¡
 = 
	`HAL_IS_BIT_SET
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_DMAR
);

2088 if((
hu¬t
->
RxS‹
 =ð
HAL_UART_STATE_BUSY_RX
è&& 
dm¬eque¡
)

2090 
hu¬t
->
RxXãrCouÁ
 = 0U;

2091 
	`UART_EndRxT¿nsãr
(
hu¬t
);

2094 
hu¬t
->
E¼ÜCode
 |ð
HAL_UART_ERROR_DMA
;

2095 
	`HAL_UART_E¼ÜC®lback
(
hu¬t
);

2096 
	}
}

2108 
HAL_StusTy³Def
 
	$UART_Wa™OnFÏgUÁžTimeout
(
UART_HªdËTy³Def
 *
hu¬t
, 
ušt32_t
 
FÏg
, 
FÏgStus
 
Stus
, ušt32_ˆ
Tick¡¬t
, ušt32_ˆ
Timeout
)

2111 (
	`__HAL_UART_GET_FLAG
(
hu¬t
, 
FÏg
è? 
SET
 : 
RESET
è=ð
Stus
)

2114 if(
Timeout
 !ð
HAL_MAX_DELAY
)

2116 if((
Timeout
 =ð0U)||((
	`HAL_G‘Tick
(è- 
Tick¡¬t
 ) > Timeout))

2119 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR1
, (
USART_CR1_RXNEIE
 | 
USART_CR1_PEIE
 | 
USART_CR1_TXEIE
));

2120 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_EIE
);

2122 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

2123 
hu¬t
->
RxS‹
 = 
HAL_UART_STATE_READY
;

2126 
	`__HAL_UNLOCK
(
hu¬t
);

2128  
HAL_TIMEOUT
;

2133  
HAL_OK
;

2134 
	}
}

2141 
	$UART_EndTxT¿nsãr
(
UART_HªdËTy³Def
 *
hu¬t
)

2144 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR1
, (
USART_CR1_TXEIE
 | 
USART_CR1_TCIE
));

2147 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

2148 
	}
}

2155 
	$UART_EndRxT¿nsãr
(
UART_HªdËTy³Def
 *
hu¬t
)

2158 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR1
, (
USART_CR1_RXNEIE
 | 
USART_CR1_PEIE
));

2159 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_EIE
);

2162 
hu¬t
->
RxS‹
 = 
HAL_UART_STATE_READY
;

2163 
	}
}

2171 
	$UART_DMAAbÜtOnE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
)

2173 
UART_HªdËTy³Def
* 
hu¬t
 = ( UART_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

2174 
hu¬t
->
RxXãrCouÁ
 = 0U;

2175 
hu¬t
->
TxXãrCouÁ
 = 0U;

2177 
	`HAL_UART_E¼ÜC®lback
(
hu¬t
);

2178 
	}
}

2188 
	$UART_DMATxAbÜtC®lback
(
DMA_HªdËTy³Def
 *
hdma
)

2190 
UART_HªdËTy³Def
* 
hu¬t
 = ( UART_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

2192 
hu¬t
->
hdm©x
->
XãrAbÜtC®lback
 = 
NULL
;

2195 if(
hu¬t
->
hdm¬x
 !ð
NULL
)

2197 if(
hu¬t
->
hdm¬x
->
XãrAbÜtC®lback
 !ð
NULL
)

2204 
hu¬t
->
TxXãrCouÁ
 = 0x00U;

2205 
hu¬t
->
RxXãrCouÁ
 = 0x00U;

2208 
hu¬t
->
E¼ÜCode
 = 
HAL_UART_ERROR_NONE
;

2211 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

2212 
hu¬t
->
RxS‹
 = 
HAL_UART_STATE_READY
;

2215 
	`HAL_UART_AbÜtC¶tC®lback
(
hu¬t
);

2216 
	}
}

2226 
	$UART_DMARxAbÜtC®lback
(
DMA_HªdËTy³Def
 *
hdma
)

2228 
UART_HªdËTy³Def
* 
hu¬t
 = ( UART_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

2230 
hu¬t
->
hdm¬x
->
XãrAbÜtC®lback
 = 
NULL
;

2233 if(
hu¬t
->
hdm©x
 !ð
NULL
)

2235 if(
hu¬t
->
hdm©x
->
XãrAbÜtC®lback
 !ð
NULL
)

2242 
hu¬t
->
TxXãrCouÁ
 = 0x00U;

2243 
hu¬t
->
RxXãrCouÁ
 = 0x00U;

2246 
hu¬t
->
E¼ÜCode
 = 
HAL_UART_ERROR_NONE
;

2249 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

2250 
hu¬t
->
RxS‹
 = 
HAL_UART_STATE_READY
;

2253 
	`HAL_UART_AbÜtC¶tC®lback
(
hu¬t
);

2254 
	}
}

2264 
	$UART_DMATxOÆyAbÜtC®lback
(
DMA_HªdËTy³Def
 *
hdma
)

2266 
UART_HªdËTy³Def
* 
hu¬t
 = ( UART_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

2268 
hu¬t
->
TxXãrCouÁ
 = 0x00U;

2271 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

2274 
	`HAL_UART_AbÜtT¿nsm™C¶tC®lback
(
hu¬t
);

2275 
	}
}

2285 
	$UART_DMARxOÆyAbÜtC®lback
(
DMA_HªdËTy³Def
 *
hdma
)

2287 
UART_HªdËTy³Def
* 
hu¬t
 = ( UART_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

2289 
hu¬t
->
RxXãrCouÁ
 = 0x00U;

2292 
hu¬t
->
RxS‹
 = 
HAL_UART_STATE_READY
;

2295 
	`HAL_UART_AbÜtReûiveC¶tC®lback
(
hu¬t
);

2296 
	}
}

2304 
HAL_StusTy³Def
 
	$UART_T¿nsm™_IT
(
UART_HªdËTy³Def
 *
hu¬t
)

2306 
ušt16_t
* 
tmp
;

2309 if(
hu¬t
->
gS‹
 =ð
HAL_UART_STATE_BUSY_TX
)

2311 if(
hu¬t
->
In™
.
WÜdL’gth
 =ð
UART_WORDLENGTH_9B
)

2313 
tmp
 = (
ušt16_t
*è
hu¬t
->
pTxBuffPŒ
;

2314 
hu¬t
->
In¡ªû
->
DR
 = (
ušt16_t
)(*
tmp
 & (uint16_t)0x01FF);

2315 if(
hu¬t
->
In™
.
P¬™y
 =ð
UART_PARITY_NONE
)

2317 
hu¬t
->
pTxBuffPŒ
 += 2U;

2321 
hu¬t
->
pTxBuffPŒ
 += 1U;

2326 
hu¬t
->
In¡ªû
->
DR
 = (
ušt8_t
)(*hu¬t->
pTxBuffPŒ
++ & (uint8_t)0x00FF);

2329 if(--
hu¬t
->
TxXãrCouÁ
 == 0U)

2332 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR1
, 
USART_CR1_TXEIE
);

2335 
	`SET_BIT
(
hu¬t
->
In¡ªû
->
CR1
, 
USART_CR1_TCIE
);

2337  
HAL_OK
;

2341  
HAL_BUSY
;

2343 
	}
}

2351 
HAL_StusTy³Def
 
	$UART_EndT¿nsm™_IT
(
UART_HªdËTy³Def
 *
hu¬t
)

2354 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR1
, 
USART_CR1_TCIE
);

2357 
hu¬t
->
gS‹
 = 
HAL_UART_STATE_READY
;

2359 
	`HAL_UART_TxC¶tC®lback
(
hu¬t
);

2361  
HAL_OK
;

2362 
	}
}

2370 
HAL_StusTy³Def
 
	$UART_Reûive_IT
(
UART_HªdËTy³Def
 *
hu¬t
)

2372 
ušt16_t
* 
tmp
;

2375 if(
hu¬t
->
RxS‹
 =ð
HAL_UART_STATE_BUSY_RX
)

2377 if(
hu¬t
->
In™
.
WÜdL’gth
 =ð
UART_WORDLENGTH_9B
)

2379 
tmp
 = (
ušt16_t
*è
hu¬t
->
pRxBuffPŒ
;

2380 if(
hu¬t
->
In™
.
P¬™y
 =ð
UART_PARITY_NONE
)

2382 *
tmp
 = (
ušt16_t
)(
hu¬t
->
In¡ªû
->
DR
 & (uint16_t)0x01FF);

2383 
hu¬t
->
pRxBuffPŒ
 += 2U;

2387 *
tmp
 = (
ušt16_t
)(
hu¬t
->
In¡ªû
->
DR
 & (uint16_t)0x00FF);

2388 
hu¬t
->
pRxBuffPŒ
 += 1U;

2393 if(
hu¬t
->
In™
.
P¬™y
 =ð
UART_PARITY_NONE
)

2395 *
hu¬t
->
pRxBuffPŒ
++ = (
ušt8_t
)(hu¬t->
In¡ªû
->
DR
 & (uint8_t)0x00FF);

2399 *
hu¬t
->
pRxBuffPŒ
++ = (
ušt8_t
)(hu¬t->
In¡ªû
->
DR
 & (uint8_t)0x007F);

2403 if(--
hu¬t
->
RxXãrCouÁ
 == 0U)

2406 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR1
, (
USART_CR1_RXNEIE
 | 
USART_CR1_PEIE
));

2409 
	`CLEAR_BIT
(
hu¬t
->
In¡ªû
->
CR3
, 
USART_CR3_EIE
);

2412 
hu¬t
->
RxS‹
 = 
HAL_UART_STATE_READY
;

2414 
	`HAL_UART_RxC¶tC®lback
(
hu¬t
);

2416  
HAL_OK
;

2418  
HAL_OK
;

2422  
HAL_BUSY
;

2424 
	}
}

2432 
	$UART_S‘CÚfig
(
UART_HªdËTy³Def
 *
hu¬t
)

2434 
ušt32_t
 
tm´eg
 = 0x00U;

2437 
	`as£¹_·¿m
(
	`IS_UART_BAUDRATE
(
hu¬t
->
In™
.
BaudR©e
));

2438 
	`as£¹_·¿m
(
	`IS_UART_STOPBITS
(
hu¬t
->
In™
.
StÝB™s
));

2439 
	`as£¹_·¿m
(
	`IS_UART_PARITY
(
hu¬t
->
In™
.
P¬™y
));

2440 
	`as£¹_·¿m
(
	`IS_UART_MODE
(
hu¬t
->
In™
.
Mode
));

2443 
tm´eg
 = 
hu¬t
->
In¡ªû
->
CR2
;

2446 
tm´eg
 &ð(
ušt32_t
)~((ušt32_t)
USART_CR2_STOP
);

2449 
tm´eg
 |ð(
ušt32_t
)
hu¬t
->
In™
.
StÝB™s
;

2452 
	`WRITE_REG
(
hu¬t
->
In¡ªû
->
CR2
, (
ušt32_t
)
tm´eg
);

2455 
tm´eg
 = 
hu¬t
->
In¡ªû
->
CR1
;

2458 
tm´eg
 &ð(
ušt32_t
)~((ušt32_t)(
USART_CR1_M
 | 
USART_CR1_PCE
 | 
USART_CR1_PS
 | 
USART_CR1_TE
 | \

2459 
USART_CR1_RE
 | 
USART_CR1_OVER8
));

2466 
tm´eg
 |ð(
ušt32_t
)
hu¬t
->
In™
.
WÜdL’gth
 | hu¬t->In™.
P¬™y
 | hu¬t->In™.
Mode
 | hu¬t->In™.
Ov”Sam¶šg
;

2469 
	`WRITE_REG
(
hu¬t
->
In¡ªû
->
CR1
, (
ušt32_t
)
tm´eg
);

2472 
tm´eg
 = 
hu¬t
->
In¡ªû
->
CR3
;

2475 
tm´eg
 &ð(
ušt32_t
)~((ušt32_t)(
USART_CR3_RTSE
 | 
USART_CR3_CTSE
));

2478 
tm´eg
 |ð
hu¬t
->
In™
.
HwFlowCŽ
;

2481 
	`WRITE_REG
(
hu¬t
->
In¡ªû
->
CR3
, (
ušt32_t
)
tm´eg
);

2484 if(
hu¬t
->
In™
.
Ov”Sam¶šg
 =ð
UART_OVERSAMPLING_8
)

2487 #ià
	`defšed
(
USART6
)

2488 if((
hu¬t
->
In¡ªû
 =ð
USART1
è|| (hu¬t->In¡ªû =ð
USART6
))

2490 
hu¬t
->
In¡ªû
->
BRR
 = 
	`UART_BRR_SAMPLING8
(
	`HAL_RCC_G‘PCLK2F»q
(), hu¬t->
In™
.
BaudR©e
);

2493 if(
hu¬t
->
In¡ªû
 =ð
USART1
)

2495 
hu¬t
->
In¡ªû
->
BRR
 = 
	`UART_BRR_SAMPLING8
(
	`HAL_RCC_G‘PCLK2F»q
(), hu¬t->
In™
.
BaudR©e
);

2500 
hu¬t
->
In¡ªû
->
BRR
 = 
	`UART_BRR_SAMPLING8
(
	`HAL_RCC_G‘PCLK1F»q
(), hu¬t->
In™
.
BaudR©e
);

2506 #ià
	`defšed
(
USART6
)

2507 if((
hu¬t
->
In¡ªû
 =ð
USART1
è|| (hu¬t->In¡ªû =ð
USART6
))

2509 
hu¬t
->
In¡ªû
->
BRR
 = 
	`UART_BRR_SAMPLING16
(
	`HAL_RCC_G‘PCLK2F»q
(), hu¬t->
In™
.
BaudR©e
);

2512 if(
hu¬t
->
In¡ªû
 =ð
USART1
)

2514 
hu¬t
->
In¡ªû
->
BRR
 = 
	`UART_BRR_SAMPLING16
(
	`HAL_RCC_G‘PCLK2F»q
(), hu¬t->
In™
.
BaudR©e
);

2519 
hu¬t
->
In¡ªû
->
BRR
 = 
	`UART_BRR_SAMPLING16
(
	`HAL_RCC_G‘PCLK1F»q
(), hu¬t->
In™
.
BaudR©e
);

2522 
	}
}

	@Inc/GFXC.h

1 #iâdeà
GFXC_H


2 
	#GFXC_H


	)

4 
	~<ILI9163.h
>

6 
	#L‘‹rS·û
 0

	)

7 
	#STL’
 32

	)

10 
	mStdFÚt
,

11 
	mFÚt1
,

12 } 
	tFÚts
;

15 
	mSemiU
,

16 
	mSemiD
,

17 } 
	tSemicœþeTy³s
;

20 
ušt8_t
 
	mSize
;

21 
FÚts
 
	mFÚt
;

22 
ušt8_t
 
	mXPos
;

23 
ušt8_t
 
	mYPos
;

24 
št8_t
 
	mPaddšg
;

25 
ušt8_t
 
	mP»cisiÚ
;

26 
CÞours8
 
	mTxtCÞ
;

27 
CÞours8
 
	mBkgCÞ
;

28 } 
	tTextP¬amSŒuù
;

31 
FunùiÚ®S‹
 
	mFžl
;

32 
CÞours8
 
	mLšeCÞ
;

33 
CÞours8
 
	mFžlCÞ
;

34 
ušt8_t
 
	mThickÃss
;

35 
ušt8_t
 
	mXSPos
;

36 
ušt8_t
 
	mYSPos
;

37 
ušt8_t
 
	mXEPos
;

38 
ušt8_t
 
	mYEPos
;

39 
ušt8_t
 
	mRadius
;

40 
ušt16_t
 
	mAngË
;

41 
SemicœþeTy³s
 
	mSemiUD
;

42 
FunùiÚ®S‹
 
	mDashed
;

43 } 
	tSh­eP¬amSŒuù
;

45 
ušt16_t
 
G’”©eCÞour
(
ušt8_t
, uint8_t, uint8_t);

47 
TextP¬amIn™
(
TextP¬amSŒuù
*);

48 
Sh­eP¬amIn™
(
Sh­eP¬amSŒuù
*);

50 
št8_t
 
PCh¬
(
ušt16_t
, 
TextP¬amSŒuù
*);

51 
št8_t
 
PSŒ
(cÚ¡ *, 
TextP¬amSŒuù
*);

52 
št8_t
 
PNum
(
št32_t
, 
TextP¬amSŒuù
*);

53 
št8_t
 
PNumF
(, 
TextP¬amSŒuù
*);

55 
št8_t
 
Cœþe
(
Sh­eP¬amSŒuù
);

56 
št8_t
 
EÎ£
(
Sh­eP¬amSŒuù
);

57 
št8_t
 
Semicœþe
(
Sh­eP¬amSŒuù
);

59 
št8_t
 
Reù
(
Sh­eP¬amSŒuù
);

60 
št8_t
 
LšeP
(
Sh­eP¬amSŒuù
);

61 
št8_t
 
LšeC
(
Sh­eP¬amSŒuù
);

63 
št8_t
 
Row
(
ušt8_t
, 
Sh­eP¬amSŒuù
);

64 
št8_t
 
CÞumn
(
ušt8_t
, 
Sh­eP¬amSŒuù
);

86 
ušt32_t
 
Abs
(
št32_t
);

87 
št16_t
 
FSš
(int16_t);

88 
št16_t
 
FCos
(int16_t);

	@Inc/ILI9163.h

1 #iâdeà
ILI9163_H


2 
	#ILI9163_H


	)

4 
	~<¡m32f0xx_gpio.h
>

5 
	~<¡m32f0xx_¥i.h
>

6 
	~<¡m32f0xx_rcc.h
>

7 
	~<¡ršg.h
>

9 
	eWModesS
{

10 
	mD©
,

11 
	mReg
,

12 } 
	tWModes
;

14 
	eSË•ModesS
{

15 
	mSË•
,

16 
	mAwake
,

17 } 
	tSË•Modes
;

80 
	eCÞours16B
{

81 
	mBÏck
 = 0x0000,

82 
	mBlue
 = 0x001F,

83 
	mRed
 = 0xF800,

84 
	mG»’
 = 0x07E0,

85 
	mWh™e
 = 0xFFFF,

86 } 
	tCÞours8
;

88 
	#BKGCÞ
 
Wh™e


	)

90 
	#CSPš
 
GPIO_Pš_0


	)

91 
	#ResPš
 
GPIO_Pš_1


	)

92 
	#AOPš
 
GPIO_Pš_2


	)

93 
	#D©Pš
 
GPIO_Pš_7


	)

94 
	#ClkPš
 
GPIO_Pš_5


	)

95 
	#VCCPš
 
GPIO_Pš_11


	)

96 
	#BLPš
 
GPIO_Pš_4


	)

98 
	#D©PS
 
GPIO_PšSourû7


	)

99 
	#ClkPS
 
GPIO_PšSourû5


	)

101 
	#XPix
 128

	)

102 
	#YPix
 128

	)

104 
D–ay
(
ušt32_t
);

106 
ILI9163In™
();

108 
ušt16_t
 
EToS
(
ušt8_t
);

110 
SB
(
ušt8_t
, 
WModes
);

111 
SW
(
ušt16_t
, 
WModes
);

113 
S‘Addr
(
ušt8_t
, uint8_t, uint8_t, uint8_t);

114 
S‘Sün
(
CÞours8
);

115 
CÌSün
();

116 
Wr™ePix
(
ušt16_t
, ušt16_t, 
CÞours8
);

117 
PCÞ
(
CÞours8
);

119 
SË•Mode
(
ušt8_t
);

120 
InvMode
(
ušt8_t
);

	@Inc/gpio.h

41 #iâdeà
__gpio_H


42 
	#__gpio_H


	)

43 #ifdeà
__ýlu¥lus


48 
	~"¡m32f4xx_h®.h
"

49 
	~"maš.h
"

59 
MX_GPIO_In™
();

65 #ifdeà
__ýlu¥lus


	@Inc/i2c.h

40 #iâdeà
__i2c_H


41 
	#__i2c_H


	)

42 #ifdeà
__ýlu¥lus


47 
	~"¡m32f4xx_h®.h
"

48 
	~"maš.h
"

54 
I2C_HªdËTy³Def
 
hi2c1
;

60 
_E¼Ü_HªdËr
(*, );

62 
MX_I2C1_In™
();

68 #ifdeà
__ýlu¥lus


	@Inc/main.h

41 #iâdeà
__MAIN_H__


42 
	#__MAIN_H__


	)

45 
	~"¡m32f4xx_h®.h
"

53 
	#key1_Pš
 
GPIO_PIN_3


	)

54 
	#key1_GPIO_PÜt
 
GPIOE


	)

55 
	#key0_Pš
 
GPIO_PIN_4


	)

56 
	#key0_GPIO_PÜt
 
GPIOE


	)

57 
	#¥i2_cs_´essu»_Pš
 
GPIO_PIN_1


	)

58 
	#¥i2_cs_´essu»_GPIO_PÜt
 
GPIOC


	)

59 
	#Ëd0_Pš
 
GPIO_PIN_6


	)

60 
	#Ëd0_GPIO_PÜt
 
GPIOA


	)

61 
	#Ëd1_Pš
 
GPIO_PIN_7


	)

62 
	#Ëd1_GPIO_PÜt
 
GPIOA


	)

63 
	#¥i3_cs_tá_Pš
 
GPIO_PIN_15


	)

64 
	#¥i3_cs_tá_GPIO_PÜt
 
GPIOA


	)

65 
	#Ëd_tá_Pš
 
GPIO_PIN_0


	)

66 
	#Ëd_tá_GPIO_PÜt
 
GPIOD


	)

67 
	#a0_tá_Pš
 
GPIO_PIN_1


	)

68 
	#a0_tá_GPIO_PÜt
 
GPIOD


	)

69 
	#»£t_tá_Pš
 
GPIO_PIN_2


	)

70 
	#»£t_tá_GPIO_PÜt
 
GPIOD


	)

83 #ifdeà
__ýlu¥lus


86 
_E¼Ü_HªdËr
(*, );

88 
	#E¼Ü_HªdËr
(è
	`_E¼Ü_HªdËr
(
__FILE__
, 
__LINE__
)

	)

89 #ifdeà
__ýlu¥lus


	@Inc/rtc.h

40 #iâdeà
__¹c_H


41 
	#__¹c_H


	)

42 #ifdeà
__ýlu¥lus


47 
	~"¡m32f4xx_h®.h
"

48 
	~"maš.h
"

54 
RTC_HªdËTy³Def
 
h¹c
;

60 
_E¼Ü_HªdËr
(*, );

62 
MX_RTC_In™
();

68 #ifdeà
__ýlu¥lus


	@Inc/spi.h

40 #iâdeà
__¥i_H


41 
	#__¥i_H


	)

42 #ifdeà
__ýlu¥lus


47 
	~"¡m32f4xx_h®.h
"

48 
	~"maš.h
"

54 
SPI_HªdËTy³Def
 
h¥i2
;

55 
SPI_HªdËTy³Def
 
h¥i3
;

61 
_E¼Ü_HªdËr
(*, );

63 
MX_SPI2_In™
();

64 
MX_SPI3_In™
();

70 #ifdeà
__ýlu¥lus


	@Inc/stm32f4xx_hal_conf.h

36 #iâdeà
__STM32F4xx_HAL_CONF_H


37 
	#__STM32F4xx_HAL_CONF_H


	)

39 #ifdeà
__ýlu¥lus


43 
	~"maš.h
"

51 
	#HAL_MODULE_ENABLED


	)

68 
	#HAL_I2C_MODULE_ENABLED


	)

73 
	#HAL_RTC_MODULE_ENABLED


	)

77 
	#HAL_SPI_MODULE_ENABLED


	)

78 
	#HAL_TIM_MODULE_ENABLED


	)

79 
	#HAL_UART_MODULE_ENABLED


	)

95 
	#HAL_GPIO_MODULE_ENABLED


	)

96 
	#HAL_DMA_MODULE_ENABLED


	)

97 
	#HAL_RCC_MODULE_ENABLED


	)

98 
	#HAL_FLASH_MODULE_ENABLED


	)

99 
	#HAL_PWR_MODULE_ENABLED


	)

100 
	#HAL_CORTEX_MODULE_ENABLED


	)

108 #ià!
defšed
 (
HSE_VALUE
)

109 
	#HSE_VALUE
 ((
ušt32_t
)8000000Uè

	)

112 #ià!
defšed
 (
HSE_STARTUP_TIMEOUT
)

113 
	#HSE_STARTUP_TIMEOUT
 ((
ušt32_t
)100Uè

	)

121 #ià!
defšed
 (
HSI_VALUE
)

122 
	#HSI_VALUE
 ((
ušt32_t
)16000000Uè

	)

128 #ià!
defšed
 (
LSI_VALUE
)

129 
	#LSI_VALUE
 ((
ušt32_t
)32000Uè

	)

131 
The
 
»®
 
v®ue
 
may
 
v¬y
 
d•’dšg
 
Ú
 
the
 
v¬ŸtiÚs


132 
š
 
vÞge
 
ªd
 
‹m³¿tu»
.*/

136 #ià!
defšed
 (
LSE_VALUE
)

137 
	#LSE_VALUE
 ((
ušt32_t
)32768Uè

	)

140 #ià!
defšed
 (
LSE_STARTUP_TIMEOUT
)

141 
	#LSE_STARTUP_TIMEOUT
 ((
ušt32_t
)5000Uè

	)

149 #ià!
defšed
 (
EXTERNAL_CLOCK_VALUE
)

150 
	#EXTERNAL_CLOCK_VALUE
 ((
ušt32_t
)12288000Uè

	)

160 
	#VDD_VALUE
 ((
ušt32_t
)3300Uè

	)

161 
	#TICK_INT_PRIORITY
 ((
ušt32_t
)0Uè

	)

162 
	#USE_RTOS
 0U

	)

163 
	#PREFETCH_ENABLE
 1U

	)

164 
	#INSTRUCTION_CACHE_ENABLE
 1U

	)

165 
	#DATA_CACHE_ENABLE
 1U

	)

179 
	#MAC_ADDR0
 2U

	)

180 
	#MAC_ADDR1
 0U

	)

181 
	#MAC_ADDR2
 0U

	)

182 
	#MAC_ADDR3
 0U

	)

183 
	#MAC_ADDR4
 0U

	)

184 
	#MAC_ADDR5
 0U

	)

187 
	#ETH_RX_BUF_SIZE
 
ETH_MAX_PACKET_SIZE


	)

188 
	#ETH_TX_BUF_SIZE
 
ETH_MAX_PACKET_SIZE


	)

189 
	#ETH_RXBUFNB
 ((
ušt32_t
)4Uè

	)

190 
	#ETH_TXBUFNB
 ((
ušt32_t
)4Uè

	)

195 
	#DP83848_PHY_ADDRESS
 0x01U

	)

197 
	#PHY_RESET_DELAY
 ((
ušt32_t
)0x000000FFU)

	)

199 
	#PHY_CONFIG_DELAY
 ((
ušt32_t
)0x00000FFFU)

	)

201 
	#PHY_READ_TO
 ((
ušt32_t
)0x0000FFFFU)

	)

202 
	#PHY_WRITE_TO
 ((
ušt32_t
)0x0000FFFFU)

	)

206 
	#PHY_BCR
 ((
ušt16_t
)0x0000Uè

	)

207 
	#PHY_BSR
 ((
ušt16_t
)0x0001Uè

	)

209 
	#PHY_RESET
 ((
ušt16_t
)0x8000Uè

	)

210 
	#PHY_LOOPBACK
 ((
ušt16_t
)0x4000Uè

	)

211 
	#PHY_FULLDUPLEX_100M
 ((
ušt16_t
)0x2100Uè

	)

212 
	#PHY_HALFDUPLEX_100M
 ((
ušt16_t
)0x2000Uè

	)

213 
	#PHY_FULLDUPLEX_10M
 ((
ušt16_t
)0x0100Uè

	)

214 
	#PHY_HALFDUPLEX_10M
 ((
ušt16_t
)0x0000Uè

	)

215 
	#PHY_AUTONEGOTIATION
 ((
ušt16_t
)0x1000Uè

	)

216 
	#PHY_RESTART_AUTONEGOTIATION
 ((
ušt16_t
)0x0200Uè

	)

217 
	#PHY_POWERDOWN
 ((
ušt16_t
)0x0800Uè

	)

218 
	#PHY_ISOLATE
 ((
ušt16_t
)0x0400Uè

	)

220 
	#PHY_AUTONEGO_COMPLETE
 ((
ušt16_t
)0x0020Uè

	)

221 
	#PHY_LINKED_STATUS
 ((
ušt16_t
)0x0004Uè

	)

222 
	#PHY_JABBER_DETECTION
 ((
ušt16_t
)0x0002Uè

	)

225 
	#PHY_SR
 ((
ušt16_t
)0x10Uè

	)

227 
	#PHY_SPEED_STATUS
 ((
ušt16_t
)0x0002Uè

	)

228 
	#PHY_DUPLEX_STATUS
 ((
ušt16_t
)0x0004Uè

	)

237 
	#USE_SPI_CRC
 0U

	)

244 #ifdeà
HAL_RCC_MODULE_ENABLED


245 
	~"¡m32f4xx_h®_rcc.h
"

248 #ifdeà
HAL_EXTI_MODULE_ENABLED


249 
	~"¡m32f4xx_h®_exti.h
"

252 #ifdeà
HAL_GPIO_MODULE_ENABLED


253 
	~"¡m32f4xx_h®_gpio.h
"

256 #ifdeà
HAL_DMA_MODULE_ENABLED


257 
	~"¡m32f4xx_h®_dma.h
"

260 #ifdeà
HAL_CORTEX_MODULE_ENABLED


261 
	~"¡m32f4xx_h®_cÜ‹x.h
"

264 #ifdeà
HAL_ADC_MODULE_ENABLED


265 
	~"¡m32f4xx_h®_adc.h
"

268 #ifdeà
HAL_CAN_MODULE_ENABLED


269 
	~"¡m32f4xx_h®_ÿn.h
"

272 #ifdeà
HAL_CRC_MODULE_ENABLED


273 
	~"¡m32f4xx_h®_üc.h
"

276 #ifdeà
HAL_CRYP_MODULE_ENABLED


277 
	~"¡m32f4xx_h®_üyp.h
"

280 #ifdeà
HAL_DMA2D_MODULE_ENABLED


281 
	~"¡m32f4xx_h®_dma2d.h
"

284 #ifdeà
HAL_DAC_MODULE_ENABLED


285 
	~"¡m32f4xx_h®_dac.h
"

288 #ifdeà
HAL_DCMI_MODULE_ENABLED


289 
	~"¡m32f4xx_h®_dcmi.h
"

292 #ifdeà
HAL_ETH_MODULE_ENABLED


293 
	~"¡m32f4xx_h®_‘h.h
"

296 #ifdeà
HAL_FLASH_MODULE_ENABLED


297 
	~"¡m32f4xx_h®_æash.h
"

300 #ifdeà
HAL_SRAM_MODULE_ENABLED


301 
	~"¡m32f4xx_h®_¤am.h
"

304 #ifdeà
HAL_NOR_MODULE_ENABLED


305 
	~"¡m32f4xx_h®_nÜ.h
"

308 #ifdeà
HAL_NAND_MODULE_ENABLED


309 
	~"¡m32f4xx_h®_Çnd.h
"

312 #ifdeà
HAL_PCCARD_MODULE_ENABLED


313 
	~"¡m32f4xx_h®_pcÿrd.h
"

316 #ifdeà
HAL_SDRAM_MODULE_ENABLED


317 
	~"¡m32f4xx_h®_sd¿m.h
"

320 #ifdeà
HAL_HASH_MODULE_ENABLED


321 
	~"¡m32f4xx_h®_hash.h
"

324 #ifdeà
HAL_I2C_MODULE_ENABLED


325 
	~"¡m32f4xx_h®_i2c.h
"

328 #ifdeà
HAL_I2S_MODULE_ENABLED


329 
	~"¡m32f4xx_h®_i2s.h
"

332 #ifdeà
HAL_IWDG_MODULE_ENABLED


333 
	~"¡m32f4xx_h®_iwdg.h
"

336 #ifdeà
HAL_LTDC_MODULE_ENABLED


337 
	~"¡m32f4xx_h®_Édc.h
"

340 #ifdeà
HAL_PWR_MODULE_ENABLED


341 
	~"¡m32f4xx_h®_pwr.h
"

344 #ifdeà
HAL_RNG_MODULE_ENABLED


345 
	~"¡m32f4xx_h®_ºg.h
"

348 #ifdeà
HAL_RTC_MODULE_ENABLED


349 
	~"¡m32f4xx_h®_¹c.h
"

352 #ifdeà
HAL_SAI_MODULE_ENABLED


353 
	~"¡m32f4xx_h®_§i.h
"

356 #ifdeà
HAL_SD_MODULE_ENABLED


357 
	~"¡m32f4xx_h®_sd.h
"

360 #ifdeà
HAL_MMC_MODULE_ENABLED


361 
	~"¡m32f4xx_h®_mmc.h
"

364 #ifdeà
HAL_SPI_MODULE_ENABLED


365 
	~"¡m32f4xx_h®_¥i.h
"

368 #ifdeà
HAL_TIM_MODULE_ENABLED


369 
	~"¡m32f4xx_h®_tim.h
"

372 #ifdeà
HAL_UART_MODULE_ENABLED


373 
	~"¡m32f4xx_h®_u¬t.h
"

376 #ifdeà
HAL_USART_MODULE_ENABLED


377 
	~"¡m32f4xx_h®_u§¹.h
"

380 #ifdeà
HAL_IRDA_MODULE_ENABLED


381 
	~"¡m32f4xx_h®_œda.h
"

384 #ifdeà
HAL_SMARTCARD_MODULE_ENABLED


385 
	~"¡m32f4xx_h®_sm¬tÿrd.h
"

388 #ifdeà
HAL_WWDG_MODULE_ENABLED


389 
	~"¡m32f4xx_h®_wwdg.h
"

392 #ifdeà
HAL_PCD_MODULE_ENABLED


393 
	~"¡m32f4xx_h®_pcd.h
"

396 #ifdeà
HAL_HCD_MODULE_ENABLED


397 
	~"¡m32f4xx_h®_hcd.h
"

400 #ifdeà
HAL_DSI_MODULE_ENABLED


401 
	~"¡m32f4xx_h®_dsi.h
"

404 #ifdeà
HAL_QSPI_MODULE_ENABLED


405 
	~"¡m32f4xx_h®_q¥i.h
"

408 #ifdeà
HAL_CEC_MODULE_ENABLED


409 
	~"¡m32f4xx_h®_ûc.h
"

412 #ifdeà
HAL_FMPI2C_MODULE_ENABLED


413 
	~"¡m32f4xx_h®_fmpi2c.h
"

416 #ifdeà
HAL_SPDIFRX_MODULE_ENABLED


417 
	~"¡m32f4xx_h®_¥diäx.h
"

420 #ifdeà
HAL_DFSDM_MODULE_ENABLED


421 
	~"¡m32f4xx_h®_dfsdm.h
"

424 #ifdeà
HAL_LPTIM_MODULE_ENABLED


425 
	~"¡m32f4xx_h®_Ítim.h
"

429 #ifdeà 
USE_FULL_ASSERT


438 
	#as£¹_·¿m
(
ex´
è(Óx´è? ()0U : 
	`as£¹_çžed
((
ušt8_t
 *)
__FILE__
, 
__LINE__
))

	)

440 
as£¹_çžed
(
ušt8_t
* 
fže
, 
ušt32_t
 
lše
);

442 
	#as£¹_·¿m
(
ex´
è(()0U)

	)

445 #ifdeà
__ýlu¥lus


	@Inc/stm32f4xx_it.h

35 #iâdeà
__STM32F4xx_IT_H


36 
	#__STM32F4xx_IT_H


	)

38 #ifdeà
__ýlu¥lus


43 
	~"¡m32f4xx_h®.h
"

44 
	~"maš.h
"

50 
NMI_HªdËr
();

51 
H¬dFauÉ_HªdËr
();

52 
MemMªage_HªdËr
();

53 
BusFauÉ_HªdËr
();

54 
U§geFauÉ_HªdËr
();

55 
SVC_HªdËr
();

56 
DebugMÚ_HªdËr
();

57 
P’dSV_HªdËr
();

58 
SysTick_HªdËr
();

60 #ifdeà
__ýlu¥lus


	@Inc/tim.h

40 #iâdeà
__tim_H


41 
	#__tim_H


	)

42 #ifdeà
__ýlu¥lus


47 
	~"¡m32f4xx_h®.h
"

48 
	~"maš.h
"

54 
TIM_HªdËTy³Def
 
htim1
;

55 
TIM_HªdËTy³Def
 
htim2
;

56 
TIM_HªdËTy³Def
 
htim3
;

57 
TIM_HªdËTy³Def
 
htim4
;

63 
_E¼Ü_HªdËr
(*, );

65 
MX_TIM1_In™
();

66 
MX_TIM2_In™
();

67 
MX_TIM3_In™
();

68 
MX_TIM4_In™
();

70 
HAL_TIM_M¥Po¡In™
(
TIM_HªdËTy³Def
 *
htim
);

77 #ifdeà
__ýlu¥lus


	@Inc/usart.h

40 #iâdeà
__u§¹_H


41 
	#__u§¹_H


	)

42 #ifdeà
__ýlu¥lus


47 
	~"¡m32f4xx_h®.h
"

48 
	~"maš.h
"

54 
UART_HªdËTy³Def
 
hu¬t1
;

55 
UART_HªdËTy³Def
 
hu¬t2
;

61 
_E¼Ü_HªdËr
(*, );

63 
MX_USART1_UART_In™
();

64 
MX_USART2_UART_In™
();

70 #ifdeà
__ýlu¥lus


	@STM32F0-ILI9163/GFXC.c

1 
	~<GFXC.h
>

3 cÚ¡ 
	gCh¬s
[] =

104 cÚ¡ 
št16_t
 
	gST
[] =

114 
ušt16_t
 
	$G’”©eCÞour
(
ušt8_t
 
RedA
, ušt8_ˆ
G»’A
, ušt8_ˆ
BlueA
){

115 
ušt16_t
 
TCÞ
 = 0;

116 
RedA
>>=3;

117 
G»’A
>>=2;

118 
BlueA
>>=3;

120 
TCÞ
 |ð
BlueA
;

121 
TCÞ
 |ð(
G»’A
<<5);

122 
TCÞ
 |ð(
RedA
<<11);

124  
TCÞ
;

125 
	}
}

127 
	$TextP¬amIn™
(
TextP¬amSŒuù
* 
T
){

128 
T
->
Size
 = 0;

129 
T
->
FÚt
 = 
StdFÚt
;

130 
T
->
XPos
 = 0;

131 
T
->
Paddšg
 = 0;

132 
T
->
P»cisiÚ
 = 0;

133 
T
->
YPos
 = 0;

134 
T
->
TxtCÞ
 = 
BÏck
;

135 
T
->
BkgCÞ
 = 
Wh™e
;

136 
	}
}

138 
	$Sh­eP¬amIn™
(
Sh­eP¬amSŒuù
* 
S
){

139 
S
->
Fžl
 = 
DISABLE
;

140 
S
->
LšeCÞ
 = 
BÏck
;

141 
S
->
FžlCÞ
 = 
Wh™e
;

142 
S
->
ThickÃss
 = 0;

143 
S
->
XSPos
 = 0;

144 
S
->
YSPos
 = 0;

145 
S
->
XEPos
 = 0;

146 
S
->
YEPos
 = 0;

147 
S
->
Radius
 = 0;

148 
S
->
SemiUD
 = 
SemiU
;

149 
S
->
Dashed
 = 
ENABLE
;

150 
	}
}

152 
št8_t
 
	$PCh¬
(
ušt16_t
 
Ch
, 
TextP¬amSŒuù
 *
T
){

153 
ušt8_t
 
X
 = 
T
->
XPos
, 
Y
 = T->
YPos
, 
Size
 = T->Size;

154 if(
X
>
XPix
-(
Size
+1)*5 || 
Y
>
YPix
-(Size+1)*8 || 
Ch
 < 0x20)  -1;

156 
ušt8_t
 
XCÁ
, 
YCÁ
;

158 
Ch
-=0x20;

159 
Ch
*=5;

161 
Size
){

163 
	`S‘Addr
(
X
, 
Y
, X+4+
L‘‹rS·û
, Y+7);

164 
YCÁ
 = 0; YCnt<8; YCnt++){

165 
XCÁ
 = 0; XCÁ<5+
L‘‹rS·û
; XCnt++){

168 if(
XCÁ
<5 && (
Ch¬s
[
Ch
+XCÁ] & (1<<
YCÁ
))è
	`SW
(
T
->
TxtCÞ
, 
D©
);

169 
	`SW
(
T
->
BkgCÞ
, 
D©
);

174 
	`S‘Addr
(
X
, 
Y
, X+9+
L‘‹rS·û
, Y+15);

175 
YCÁ
 = 0; YCnt<16; YCnt++){

176 
XCÁ
 = 0; XCÁ<10+
L‘‹rS·û
; XCnt++){

179 if(
XCÁ
<10 && (
Ch¬s
[
Ch
+(XCÁ>>1)] & (1<<(
YCÁ
>>1)))è
	`SW
(
T
->
TxtCÞ
, 
D©
);

180 
	`SW
(
T
->
BkgCÞ
, 
D©
);

185 
	`S‘Addr
(
X
, 
Y
, X+14+
L‘‹rS·û
, Y+23);

186 
YCÁ
 = 0; YCnt<24; YCnt++){

187 
XCÁ
 = 0; XCÁ<15+
L‘‹rS·û
; XCnt++){

190 if(
XCÁ
<15 && (
Ch¬s
[
Ch
+((86*XCÁ)>>8)] & (1<<((86*
YCÁ
)>>8)))è
	`SW
(
T
->
TxtCÞ
, 
D©
);

191 
	`SW
(
T
->
BkgCÞ
, 
D©
);

197 
T
->
XPos
 = 
X
+(1+
Size
)*5+
L‘‹rS·û
;

200 
	}
}

202 
št8_t
 
	$PSŒ
(cÚ¡ * 
SŒ
, 
TextP¬amSŒuù
 *
T
){

203 
ušt8_t
 
X
 = 
T
->
XPos
, 
Y
 = T->
YPos
, 
Size
 = T->Size;

204 
ušt8_t
 
SCÁ
, 
SŒL
;

206 
SŒL
 = 
	`¡¾’
(
SŒ
);

208 
Size
){

210 if(
X
>
XPix
 - 
SŒL
*(5+
L‘‹rS·û
è|| 
Y
>
YPix
-8)  -1;

212 
SCÁ
 = 0; SCÁ<
SŒL
; SCnt++){

213 
	`PCh¬
(
SŒ
[
SCÁ
], 
T
);

217 if(
X
>
XPix
 - 
SŒL
*(10+
L‘‹rS·û
è|| 
Y
>
YPix
-16)  -1;

219 
SCÁ
 = 0; SCÁ<
SŒL
; SCnt++){

220 
	`PCh¬
(
SŒ
[
SCÁ
], 
T
);

224 if(
X
>
XPix
 - 
SŒL
*(15+
L‘‹rS·û
è|| 
Y
>
YPix
-24)  -1;

226 
SCÁ
 = 0; SCÁ<
SŒL
; SCnt++){

227 
	`PCh¬
(
SŒ
[
SCÁ
], 
T
);

232 
	}
}

234 
št8_t
 
	$PNum
(
št32_t
 
Num
, 
TextP¬amSŒuù
 *
T
){

235 
NBuf
[10];

236 
ušt8_t
 
CÁ
, 
L’
 = 0, 
Sign
;

237 
ušt8_t
 
X
 = 
T
->
XPos
, 
Y
 = T->
YPos
, 
Size
 = T->Size;

238 
št8_t
 
Pad
 = 
T
->
Paddšg
;

240 
CÁ
 = 0; CÁ<10; CÁ++è
NBuf
[Cnt] = 0;

242 if(
T
->
XPos
<0)  -2;

244 if(
Num
<0){

245 
Num
 = -Num;

246 
Sign
 = 1;

248 if(
Num
>0){

249 
Sign
 = 0;

252 if(
Num
>9è
Pad
-=1;

253 if(
Num
>99è
Pad
-=2;

254 if(
Num
>999è
Pad
-=3;

255 if(
Num
>9999è
Pad
-=4;

256 if(
Num
>99999è
Pad
-=5;

257 if(
Num
>999999è
Pad
-=6;

258 if(
Num
>9999999è
Pad
-=7;

260 if(
Pad
<0) Pad = 0;

262 if(
Num
<10){

263 
NBuf
[0] = 
Num
 + '0';

264 
L’
 = 1;

266 if(
Num
<100){

267 
NBuf
[0] = 
Num
/10 + '0';

268 
NBuf
[1] = 
Num
 % 10 + '0';

269 
L’
 = 2;

271 if(
Num
<1000){

272 
NBuf
[0] = 
Num
/100 + '0';

273 
NBuf
[1] = 
Num
/10 % 10 + '0';

274 
NBuf
[2] = 
Num
 % 10 + '0';

275 
L’
 = 3;

277 if(
Num
<10000){

278 
NBuf
[0] = 
Num
/1000 + '0';

279 
NBuf
[1] = 
Num
/100 % 10 + '0';

280 
NBuf
[2] = 
Num
/10 % 10 + '0';

281 
NBuf
[3] = 
Num
 % 10 + '0';

282 
L’
 = 4;

284 if(
Num
<100000){

285 
NBuf
[0] = 
Num
/10000 + '0';

286 
NBuf
[1] = 
Num
/1000 % 10 + '0';

287 
NBuf
[2] = 
Num
/100 % 10 + '0';

288 
NBuf
[3] = 
Num
/10 % 10 + '0';

289 
NBuf
[4] = 
Num
 % 10 + '0';

290 
L’
 = 5;

292 if(
Num
<1000000){

293 
NBuf
[0] = 
Num
/100000 + '0';

294 
NBuf
[1] = 
Num
/10000 % 10 + '0';

295 
NBuf
[2] = 
Num
/1000 % 10 + '0';

296 
NBuf
[3] = 
Num
/100 % 10 + '0';

297 
NBuf
[4] = 
Num
/10 % 10 + '0';

298 
NBuf
[5] = 
Num
 % 10 + '0';

299 
L’
 = 6;

301 if(
Num
<10000000){

302 
NBuf
[0] = 
Num
/1000000 + '0';

303 
NBuf
[1] = 
Num
/100000 % 10 + '0';

304 
NBuf
[2] = 
Num
/10000 % 10 + '0';

305 
NBuf
[3] = 
Num
/1000 % 10 + '0';

306 
NBuf
[4] = 
Num
/100 % 10 + '0';

307 
NBuf
[5] = 
Num
/10 % 10 + '0';

308 
NBuf
[6] = 
Num
 % 10 + '0';

309 
L’
 = 7;

311 if(
Num
<100000000){

312 
NBuf
[0] = 
Num
/10000000 + '0';

313 
NBuf
[1] = 
Num
/1000000 % 10 + '0';

314 
NBuf
[2] = 
Num
/100000 % 10 + '0';

315 
NBuf
[3] = 
Num
/10000 % 10 + '0';

316 
NBuf
[4] = 
Num
/1000 % 10 + '0';

317 
NBuf
[5] = 
Num
/100 % 10 + '0';

318 
NBuf
[6] = 
Num
/10 % 10 + '0';

319 
NBuf
[7] = 
Num
 % 10 + '0';

320 
L’
 = 8;

322 if(
Num
<1000000000){

323 
NBuf
[0] = 
Num
/100000000 + '0';

324 
NBuf
[1] = 
Num
/10000000 % 10 + '0';

325 
NBuf
[2] = 
Num
/1000000 % 10 + '0';

326 
NBuf
[3] = 
Num
/100000 % 10 + '0';

327 
NBuf
[4] = 
Num
/10000 % 10 + '0';

328 
NBuf
[5] = 
Num
/1000 % 10 + '0';

329 
NBuf
[6] = 
Num
/100 % 10 + '0';

330 
NBuf
[7] = 
Num
/10 % 10 + '0';

331 
NBuf
[8] = 
Num
 % 10 + '0';

332 
L’
 = 9;

335 
Size
){

337 if(
X
>
XPix
 - 
L’
*(5+
L‘‹rS·û
è|| 
Y
>
YPix
-8)  -1;

340 if(
X
>
XPix
 - 
L’
*(10+
L‘‹rS·û
è|| 
Y
>
YPix
-16)  -1;

343 if(
X
>
XPix
 - 
L’
*(15+
L‘‹rS·û
è|| 
Y
>
YPix
-24)  -1;

347 if(
Sign
 == 1){

348 
	`PCh¬
('-', 
T
);

350 if(
Pad
>0){

351 
CÁ
 = 0; CÁ<
Pad
; Cnt++){

352 
	`PCh¬
('0', 
T
);

355 
CÁ
 = 0; CÁ<
L’
; Cnt++){

356 
	`PCh¬
(
NBuf
[
CÁ
], 
T
);

360 
	}
}

362 
št8_t
 
	$PNumF
(
Num
, 
TextP¬amSŒuù
 *
T
){

363 
št32_t
 
IP¬t
, 
F¿cI
;

364 
F¿c
;

365 
ušt8_t
 
Sign
;

367 if(
Num
<0){

368 
Sign
 = 1;

369 
Num
 = -Num;

371 
Sign
 = 0;

373 
IP¬t
 = 
Num
;

375 if(
Sign
è
	`PNum
(-
IP¬t
, 
T
);

376 
	`PNum
(
IP¬t
, 
T
);

378 if(
T
->
P»cisiÚ
>0){

379 
F¿c
 = 
Num
 - 
IP¬t
;

380 
T
->
P»cisiÚ
){

382 
F¿cI
 = (
št32_t
)(
F¿c
*10);

385 
F¿cI
 = (
št32_t
)(
F¿c
*100);

388 
F¿cI
 = (
št32_t
)(
F¿c
*1000);

391 
F¿cI
 = (
št32_t
)(
F¿c
*10000);

394 
F¿cI
 = (
št32_t
)(
F¿c
*100000);

398 
	`PCh¬
('.', 
T
);

399 
	`PNum
(
F¿cI
, 
T
);

402 
	}
}

404 
št8_t
 
	$Cœþe
(
Sh­eP¬amSŒuù
 
S
){

405 if((
S
.
XSPos
+S.
Radius
)>
XPix
 || (S.
YSPos
+S.Radius)>
YPix
)  1;

407 
št32_t
 
X
, 
Y
, 
D
, 
X2M1
;

408 
št8_t
 
TCÁ
;

409 
Y
 = 
S
.
Radius
;

410 
D
 = -
S
.
Radius
;

411 
X2M1
 = -1;

413 if(
S
.
Fžl
 =ð
ENABLE
){

414 
S
.
Radius
-=S.
ThickÃss
;

415 
Y
=-
S
.
Radius
; Y<=S.Radius; Y++){

416 
X
=-
S
.
Radius
; X<=S.Radius; X++){

417 if(
X
*X+
Y
*Y <ð
S
.
Radius
*S.Radius + ((S.Radius*205)>>8)){

418 
	`Wr™ePix
(
S
.
XSPos
+
X
, S.
YSPos
+
Y
, S.
FžlCÞ
);

424 if(
S
.
ThickÃss
>0){

425 
X
 = 0; X<
S
.
Radius
*0.7071f; X++){

426 
X2M1
+=2;

427 
D
+=
X2M1
;

428 if(
D
>=0){

429 
Y
--;

430 
D
-ð(
Y
<<1);

433 
S
.
ThickÃss
){

435 
	`Wr™ePix
(
S
.
XSPos
+
X
, S.
YSPos
+
Y
, S.
LšeCÞ
);

436 
	`Wr™ePix
(
S
.
XSPos
-
X
, S.
YSPos
+
Y
, S.
LšeCÞ
);

437 
	`Wr™ePix
(
S
.
XSPos
+
X
, S.
YSPos
-
Y
, S.
LšeCÞ
);

438 
	`Wr™ePix
(
S
.
XSPos
-
X
, S.
YSPos
-
Y
, S.
LšeCÞ
);

439 
	`Wr™ePix
(
S
.
XSPos
+
Y
, S.
YSPos
+
X
, S.
LšeCÞ
);

440 
	`Wr™ePix
(
S
.
XSPos
-
Y
, S.
YSPos
+
X
, S.
LšeCÞ
);

441 
	`Wr™ePix
(
S
.
XSPos
+
Y
, S.
YSPos
-
X
, S.
LšeCÞ
);

442 
	`Wr™ePix
(
S
.
XSPos
-
Y
, S.
YSPos
-
X
, S.
LšeCÞ
);

445 
S
.
Radius
+=1;

446 
TCÁ
 = -1; TCnt<1; TCnt++){

447 
	`Wr™ePix
(
S
.
XSPos
+
X
+
TCÁ
, S.
YSPos
+
Y
+TCÁ, S.
LšeCÞ
);

448 
	`Wr™ePix
(
S
.
XSPos
-
X
-
TCÁ
, S.
YSPos
+
Y
+TCÁ, S.
LšeCÞ
);

449 
	`Wr™ePix
(
S
.
XSPos
+
X
+
TCÁ
, S.
YSPos
-
Y
-TCÁ, S.
LšeCÞ
);

450 
	`Wr™ePix
(
S
.
XSPos
-
X
-
TCÁ
, S.
YSPos
-
Y
-TCÁ, S.
LšeCÞ
);

451 
	`Wr™ePix
(
S
.
XSPos
+
Y
+
TCÁ
, S.
YSPos
+
X
+TCÁ, S.
LšeCÞ
);

452 
	`Wr™ePix
(
S
.
XSPos
-
Y
-
TCÁ
, S.
YSPos
+
X
+TCÁ, S.
LšeCÞ
);

453 
	`Wr™ePix
(
S
.
XSPos
+
Y
+
TCÁ
, S.
YSPos
-
X
-TCÁ, S.
LšeCÞ
);

454 
	`Wr™ePix
(
S
.
XSPos
-
Y
-
TCÁ
, S.
YSPos
-
X
-TCÁ, S.
LšeCÞ
);

458 
TCÁ
 = -1; TCnt<=1; TCnt++){

459 
	`Wr™ePix
(
S
.
XSPos
+
X
+
TCÁ
, S.
YSPos
+
Y
+TCÁ, S.
LšeCÞ
);

460 
	`Wr™ePix
(
S
.
XSPos
-
X
-
TCÁ
, S.
YSPos
+
Y
+TCÁ, S.
LšeCÞ
);

461 
	`Wr™ePix
(
S
.
XSPos
+
X
+
TCÁ
, S.
YSPos
-
Y
-TCÁ, S.
LšeCÞ
);

462 
	`Wr™ePix
(
S
.
XSPos
-
X
-
TCÁ
, S.
YSPos
-
Y
-TCÁ, S.
LšeCÞ
);

463 
	`Wr™ePix
(
S
.
XSPos
+
Y
+
TCÁ
, S.
YSPos
+
X
+TCÁ, S.
LšeCÞ
);

464 
	`Wr™ePix
(
S
.
XSPos
-
Y
-
TCÁ
, S.
YSPos
+
X
+TCÁ, S.
LšeCÞ
);

465 
	`Wr™ePix
(
S
.
XSPos
+
Y
+
TCÁ
, S.
YSPos
-
X
-TCÁ, S.
LšeCÞ
);

466 
	`Wr™ePix
(
S
.
XSPos
-
Y
-
TCÁ
, S.
YSPos
-
X
-TCÁ, S.
LšeCÞ
);

474 
	}
}

477 
št8_t
 
	$LšeC
(
Sh­eP¬amSŒuù
 
S
){

478 
Sh­eP¬amSŒuù
 
FS
;

479 
št32_t
 
XE
 = 
S
.
XEPos
, 
XS
 = S.
XSPos
, 
YE
 = S.
YEPos
, 
YS
 = S.
YSPos
;

481 if(
	`Abs
(
XE
-
XS
)+
S
.
ThickÃss
>
XPix
-1 || Abs(
YE
-
YS
)+S.ThickÃss>
YPix
-1 || YE>YPix-1 || XE>XPix-1)  -1;

483 
št32_t
 
CÁ
, 
TCÁ
, 
Di¡ªû
;

484 
št32_t
 
XE¼
 = 0, 
YE¼
 = 0, 
dX
, 
dY
;

485 
št32_t
 
XInc
, 
YInc
, 
Tck
;

487 
dX
 = 
XE
-
XS
;

488 
dY
 = 
YE
-
YS
;

490 if(
dX
>0è
XInc
 = 1;

491 if(
dX
==0è
XInc
 = 0;

492 
XInc
 = -1;

494 if(
dY
>0è
YInc
 = 1;

495 if(
dY
==0è
YInc
 = 0;

496 
YInc
 = -1;

498 
dX
 = 
	`Abs
(dX);

499 
dY
 = 
	`Abs
(dY);

501 if(
dX
>
dY
è
Di¡ªû
 = dX;

502 
Di¡ªû
 = 
dY
;

504 if(
S
.
ThickÃss
>1){

505 
Tck
 = 
S
.
ThickÃss
>>1;

506 
FS
.
XSPos
 = 
S
.XSPos;

507 
FS
.
YSPos
 = 
S
.YSPos;

508 
FS
.
FžlCÞ
 = 
S
.
LšeCÞ
;

509 
FS
.
ThickÃss
 = 0;

510 
FS
.
Radius
 = 
Tck
+1;

511 
FS
.
Fžl
 = 
ENABLE
;

512 
	`Cœþe
(
FS
);

513 
FS
.
XSPos
 = 
S
.
XEPos
;

514 
FS
.
YSPos
 = 
S
.
YEPos
;

515 
	`Cœþe
(
FS
);

518 
CÁ
 = 0; CÁ<=
Di¡ªû
+1; Cnt++){

519 
TCÁ
 = 0; TCÁ<
S
.
ThickÃss
; TCnt++){

520 
	`Wr™ePix
(
XS
, 
YS
+
TCÁ
, 
S
.
LšeCÞ
);

521 
	`Wr™ePix
(
XS
-
TCÁ
, 
YS
, 
S
.
LšeCÞ
);

522 
	`Wr™ePix
(
XS
+
TCÁ
, 
YS
, 
S
.
LšeCÞ
);

523 
	`Wr™ePix
(
XS
, 
YS
-
TCÁ
, 
S
.
LšeCÞ
);

526 
XE¼
+=
dX
;

527 
YE¼
+=
dY
;

528 if(
XE¼
>
Di¡ªû
){

529 
XE¼
-=
Di¡ªû
;

530 
XS
+=
XInc
;

532 if(
YE¼
>
Di¡ªû
){

533 
YE¼
-=
Di¡ªû
;

534 
YS
+=
YInc
;

538 
	}
}

540 
št8_t
 
	$LšeP
(
Sh­eP¬amSŒuù
 
S
){

541 
ušt8_t
 
XE
, 
YE
;

543 
S
.
XEPos
 = S.
XSPos
+((S.
Radius
*
	`FCos
(S.
AngË
))>>12);

544 
S
.
YEPos
 = S.
YSPos
+((S.
Radius
*
	`FSš
(S.
AngË
))>>12);

545  
	`LšeC
(
S
);

546 
	}
}

894 
ušt32_t
 
	$Abs
(
št32_t
 
N
){

895 if(
N
>0)  N;

896  -
N
;

897 
	}
}

899 
št16_t
 
	$FSš
(
št16_t
 
AngË
){

900 
ušt16_t
 
Index
;

901 
št16_t
 
AngR‘
;

903 
AngË
 %= 360;

905 
Index
 = (
AngË
*
STL’
)/360;

907 
AngR‘
 = (
ST
[
Index
]*
AngË
 + ST[Index+1]*(360-Angle))/360;

909  
AngR‘
;

910 
	}
}

912 
št16_t
 
	$FCos
(
št16_t
 
AngË
){

913  
	`FSš
(
AngË
+450);

914 
	}
}

	@STM32F0-ILI9163/GFXC.h

1 #iâdeà
GFXC_H


2 
	#GFXC_H


	)

4 
	~<ILI9163.h
>

6 
	#L‘‹rS·û
 0

	)

7 
	#STL’
 32

	)

10 
	mStdFÚt
,

11 
	mFÚt1
,

12 } 
	tFÚts
;

15 
	mSemiU
,

16 
	mSemiD
,

17 } 
	tSemicœþeTy³s
;

20 
ušt8_t
 
	mSize
;

21 
FÚts
 
	mFÚt
;

22 
ušt8_t
 
	mXPos
;

23 
ušt8_t
 
	mYPos
;

24 
št8_t
 
	mPaddšg
;

25 
ušt8_t
 
	mP»cisiÚ
;

26 
CÞours8
 
	mTxtCÞ
;

27 
CÞours8
 
	mBkgCÞ
;

28 } 
	tTextP¬amSŒuù
;

31 
FunùiÚ®S‹
 
	mFžl
;

32 
CÞours8
 
	mLšeCÞ
;

33 
CÞours8
 
	mFžlCÞ
;

34 
ušt8_t
 
	mThickÃss
;

35 
ušt8_t
 
	mXSPos
;

36 
ušt8_t
 
	mYSPos
;

37 
ušt8_t
 
	mXEPos
;

38 
ušt8_t
 
	mYEPos
;

39 
ušt8_t
 
	mRadius
;

40 
ušt16_t
 
	mAngË
;

41 
SemicœþeTy³s
 
	mSemiUD
;

42 
FunùiÚ®S‹
 
	mDashed
;

43 } 
	tSh­eP¬amSŒuù
;

45 
ušt16_t
 
G’”©eCÞour
(
ušt8_t
, uint8_t, uint8_t);

47 
TextP¬amIn™
(
TextP¬amSŒuù
*);

48 
Sh­eP¬amIn™
(
Sh­eP¬amSŒuù
*);

50 
št8_t
 
PCh¬
(
ušt16_t
, 
TextP¬amSŒuù
*);

51 
št8_t
 
PSŒ
(cÚ¡ *, 
TextP¬amSŒuù
*);

52 
št8_t
 
PNum
(
št32_t
, 
TextP¬amSŒuù
*);

53 
št8_t
 
PNumF
(, 
TextP¬amSŒuù
*);

55 
št8_t
 
Cœþe
(
Sh­eP¬amSŒuù
);

56 
št8_t
 
EÎ£
(
Sh­eP¬amSŒuù
);

57 
št8_t
 
Semicœþe
(
Sh­eP¬amSŒuù
);

59 
št8_t
 
Reù
(
Sh­eP¬amSŒuù
);

60 
št8_t
 
LšeP
(
Sh­eP¬amSŒuù
);

61 
št8_t
 
LšeC
(
Sh­eP¬amSŒuù
);

63 
št8_t
 
Row
(
ušt8_t
, 
Sh­eP¬amSŒuù
);

64 
št8_t
 
CÞumn
(
ušt8_t
, 
Sh­eP¬amSŒuù
);

86 
ušt32_t
 
Abs
(
št32_t
);

87 
št16_t
 
FSš
(int16_t);

88 
št16_t
 
FCos
(int16_t);

	@STM32F0-ILI9163/ILI9163.c

1 
	~<ILI9163.h
>

3 vÞ©ž
ušt32_t
 
MSec
;

5 
	$D–ay
(
ušt32_t
 
MS
){

6 vÞ©ž
ušt32_t
 
MSS
 = 
MSec
;

7 (
MSec
 - 
MSS
)<
MS
è
asm
 volatile ("nop");

8 
	}
}

11 
ušt16_t
 
	$EToS
(
ušt8_t
 
CÞ
){

12 
ušt16_t
 
Temp
 = 0;

20 
Temp
 |ð(
CÞ
&3)<<3;

21 
Temp
 |ð((
CÞ
>>2)&3)<<9;

22 
Temp
 |ð((
CÞ
>>4)&3)<<14;

24  
Temp
;

25 
	}
}

27 
	$SB
(
ušt8_t
 
D©a
, ušt8_ˆ
DR
){

28 if(
DR
 =ð
D©
è
	`GPIO_S‘B™s
(
GPIOA
, 
AOPš
);

29 
	`GPIO_Re£tB™s
(
GPIOA
, 
AOPš
);

31 
	`SPI_S’dD©a8
(
SPI1
, 
D©a
);

32 
	`SPI_I2S_G‘FÏgStus
(
SPI1
, 
SPI_I2S_FLAG_BSY
è=ð
SET
);

33 
	}
}

35 
	$SW
(
ušt16_t
 
D©a
, 
ušt8_t
 
DR
){

36 if(
DR
 =ð
D©
è
	`GPIO_S‘B™s
(
GPIOA
, 
AOPš
);

37 
	`GPIO_Re£tB™s
(
GPIOA
, 
AOPš
);

39 
	`SPI_S’dD©a8
(
SPI1
, 
D©a
>>8);

40 
	`SPI_I2S_G‘FÏgStus
(
SPI1
, 
SPI_I2S_FLAG_BSY
è=ð
SET
);

41 
	`SPI_S’dD©a8
(
SPI1
, 
D©a
);

42 
	`SPI_I2S_G‘FÏgStus
(
SPI1
, 
SPI_I2S_FLAG_BSY
è=ð
SET
);

43 
	}
}

45 
	$S‘Addr
(
ušt8_t
 
X1
, ušt8_ˆ
Y1
, ušt8_ˆ
X2
, ušt8_ˆ
Y2
){

46 
	`SB
(0x2A, 
Reg
);

47 
	`SB
(0x00, 
D©
);

48 
	`SB
(
X1
, 
D©
);

49 
	`SB
(0x00, 
D©
);

50 
	`SB
(
X2
, 
D©
);

51 
	`SB
(0x2B, 
Reg
);

52 
	`SB
(0x00, 
D©
);

53 
	`SB
(32+
Y1
, 
D©
);

54 
	`SB
(0x00, 
D©
);

55 
	`SB
(32+
Y2
, 
D©
);

57 
	`SB
(0x2C, 
Reg
);

58 
	}
}

60 
	$S‘Sün
(
CÞours8
 
CÞour
){

61 
ušt16_t
 
XCÁ
, 
YCÁ
;

63 
	`S‘Addr
(0, 0, 
XPix
-1, 
YPix
-1);

65 
XCÁ
 = 0; XCÁ<
XPix
; XCnt++){

66 
YCÁ
 = 0; YCÁ<
YPix
; YCnt++){

67 
	`SW
(
CÞour
, 
D©
);

70 
	}
}

72 
	$CÌSün
(){

73 
	`S‘Sün
(
BKGCÞ
);

74 
	}
}

76 
	$Wr™ePix
(
ušt16_t
 
X
, ušt16_ˆ
Y
, 
CÞours8
 
CÞour
){

77 
	`S‘Addr
(
X
, 
Y
, X, Y);

79 
	`SW
(
CÞour
, 
D©
);

80 
	}
}

82 
	$PCÞ
(
CÞours8
 
CÞour
){

111 
	}
}

113 
	$SË•Mode
(
ušt8_t
 
Mode
){

114 if(
Mode
 =ð
SË•
è
	`SB
(0x10, 
Reg
);

115 
	`SB
(0x11, 
Reg
);

116 
	`D–ay
(120);

117 
	}
}

119 
	$InvMode
(
ušt8_t
 
Mode
){

120 if(
Mode
==0è
	`SB
(0x20, 
Reg
);

121 
	`SB
(0x21, 
Reg
);

122 
	}
}

124 
GPIO_In™Ty³Def
 
	gG
;

125 
SPI_In™Ty³Def
 
	gS
;

127 
	$ILI9163In™
(){

128 
	`RCC_AHBP”hClockCmd
(
RCC_AHBP”h_GPIOA
, 
ENABLE
);

129 
	`RCC_APB2P”hClockCmd
(
RCC_APB2P”h_SPI1
, 
ENABLE
);

131 
G
.
GPIO_Pš
 = 
CSPš
 | 
ResPš
 | 
AOPš
 | 
BLPš
 | 
VCCPš
;

132 
G
.
GPIO_Mode
 = 
GPIO_Mode_OUT
;

133 
G
.
GPIO_OTy³
 = 
GPIO_OTy³_PP
;

134 
G
.
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
;

135 
G
.
GPIO_S³ed
 = 
GPIO_S³ed_10MHz
;

136 
	`GPIO_In™
(
GPIOA
, &
G
);

138 
G
.
GPIO_Pš
 = 
D©Pš
 | 
ClkPš
;

139 
G
.
GPIO_Mode
 = 
GPIO_Mode_AF
;

140 
	`GPIO_In™
(
GPIOA
, &
G
);

142 
	`GPIO_PšAFCÚfig
(
GPIOA
, 
D©PS
, 
GPIO_AF_0
);

143 
	`GPIO_PšAFCÚfig
(
GPIOA
, 
ClkPS
, 
GPIO_AF_0
);

145 
S
.
SPI_BaudR©eP»sÿËr
 = 
SPI_BaudR©eP»sÿËr_2
;

146 
S
.
SPI_CPHA
 = 
SPI_CPHA_1Edge
;

147 
S
.
SPI_CPOL
 = 
SPI_CPOL_Low
;

148 
S
.
SPI_D©aSize
 = 
SPI_D©aSize_8b
;

149 
S
.
SPI_Fœ¡B™
 = 
SPI_Fœ¡B™_MSB
;

150 
S
.
SPI_Mode
 = 
SPI_Mode_Ma¡”
;

151 
S
.
SPI_NSS
 = 
SPI_NSS_Soá
;

152 
	`SPI_In™
(
SPI1
, &
S
);

153 
	`SPI_Cmd
(
SPI1
, 
ENABLE
);

155 
	`GPIO_Re£tB™s
(
GPIOA
, 
ResPš
);

156 
	`D–ay
(20);

157 
	`GPIO_S‘B™s
(
GPIOA
, 
ResPš
);

158 
	`D–ay
(20);

159 
	`GPIO_Re£tB™s
(
GPIOA
, 
CSPš
);

160 
	`GPIO_S‘B™s
(
GPIOA
, 
BLPš
);

241 
	`SB
(0x01, 
Reg
);

242 
	`SB
(0x11, 
Reg
);

243 
	`D–ay
(20);

245 
	`SB
(0x26, 
Reg
);

246 
	`SB
(0x04, 
D©
);

248 
	`SB
(0xC0, 
Reg
);

249 
	`SB
(0x1F, 
D©
);

251 
	`SB
(0xC1, 
Reg
);

252 
	`SB
(0x00, 
D©
);

254 
	`SB
(0xC2, 
Reg
);

255 
	`SB
(0x00, 
D©
);

256 
	`SB
(0x07, 
D©
);

258 
	`SB
(0xC3, 
Reg
);

259 
	`SB
(0x00, 
D©
);

260 
	`SB
(0x07, 
D©
);

262 
	`SB
(0xC5, 
Reg
);

263 
	`SB
(0x24, 
D©
);

264 
	`SB
(0xC8, 
D©
);

266 
	`SB
(0x38, 
Reg
);

269 
	`SB
(0x3A, 
Reg
);

270 
	`SB
(0x05, 
D©
);

272 
	`SB
(0x36, 
Reg
);

273 
	`SB
(0x08, 
D©
);

275 
	`SB
(0x29, 
Reg
);

277 
	`InvMode
(0);

278 
	`CÌSün
();

279 
	}
}

	@STM32F0-ILI9163/ILI9163.h

1 #iâdeà
ILI9163_H


2 
	#ILI9163_H


	)

4 
	~<¡m32f0xx_gpio.h
>

5 
	~<¡m32f0xx_¥i.h
>

6 
	~<¡m32f0xx_rcc.h
>

7 
	~<¡ršg.h
>

9 
	eWModesS
{

10 
	mD©
,

11 
	mReg
,

12 } 
	tWModes
;

14 
	eSË•ModesS
{

15 
	mSË•
,

16 
	mAwake
,

17 } 
	tSË•Modes
;

80 
	eCÞours16B
{

81 
	mBÏck
 = 0x0000,

82 
	mBlue
 = 0x001F,

83 
	mRed
 = 0xF800,

84 
	mG»’
 = 0x07E0,

85 
	mWh™e
 = 0xFFFF,

86 } 
	tCÞours8
;

88 
	#BKGCÞ
 
Wh™e


	)

90 
	#CSPš
 
GPIO_Pš_0


	)

91 
	#ResPš
 
GPIO_Pš_1


	)

92 
	#AOPš
 
GPIO_Pš_2


	)

93 
	#D©Pš
 
GPIO_Pš_7


	)

94 
	#ClkPš
 
GPIO_Pš_5


	)

95 
	#VCCPš
 
GPIO_Pš_11


	)

96 
	#BLPš
 
GPIO_Pš_4


	)

98 
	#D©PS
 
GPIO_PšSourû7


	)

99 
	#ClkPS
 
GPIO_PšSourû5


	)

101 
	#XPix
 128

	)

102 
	#YPix
 128

	)

104 
D–ay
(
ušt32_t
);

106 
ILI9163In™
();

108 
ušt16_t
 
EToS
(
ušt8_t
);

110 
SB
(
ušt8_t
, 
WModes
);

111 
SW
(
ušt16_t
, 
WModes
);

113 
S‘Addr
(
ušt8_t
, uint8_t, uint8_t, uint8_t);

114 
S‘Sün
(
CÞours8
);

115 
CÌSün
();

116 
Wr™ePix
(
ušt16_t
, ušt16_t, 
CÞours8
);

117 
PCÞ
(
CÞours8
);

119 
SË•Mode
(
ušt8_t
);

120 
InvMode
(
ušt8_t
);

	@STM32F0-ILI9163/cmsis_boot/stm32f0xx.h

53 #iâdeà
__STM32F0XX_H


54 
	#__STM32F0XX_H


	)

56 #ifdeà
__ýlu¥lus


68 #ià!
defšed
 (
STM32F0XX_LD
è&& !defšed (
STM32F0XX_MD
è&& !defšed (
STM32F030X8
è&& !defšed (
STM32F030X6
)

72 
	#STM32F030X8


	)

78 #ià
defšed
 (
STM32F0XX_MD
è|| defšed (
STM32F030X8
)

79 #iâdeà
STM32F0XX


81 
	#STM32F0XX
 
STM32F0XX_MD


	)

85 #ià!
defšed
 (
STM32F0XX_LD
è&& !defšed (
STM32F0XX_MD
è&& !defšed (
STM32F030X8
è&& !defšed (
STM32F030X6
)

89 #ià!
defšed
 
USE_STDPERIPH_DRIVER


105 #ià!
defšed
 (
HSE_VALUE
)

106 
	#HSE_VALUE
 ((
ušt32_t
)8000000è

	)

113 #ià!
defšed
 (
HSE_STARTUP_TIMEOUT
)

114 
	#HSE_STARTUP_TIMEOUT
 ((
ušt16_t
)0x5000è

	)

121 #ià!
defšed
 (
HSI_STARTUP_TIMEOUT
)

122 
	#HSI_STARTUP_TIMEOUT
 ((
ušt16_t
)0x5000è

	)

125 #ià!
defšed
 (
HSI_VALUE
)

126 
	#HSI_VALUE
 ((
ušt32_t
)8000000è

	)

131 #ià!
defšed
 (
HSI14_VALUE
)

132 
	#HSI14_VALUE
 ((
ušt32_t
)14000000è

	)

137 #ià!
defšed
 (
LSI_VALUE
)

138 
	#LSI_VALUE
 ((
ušt32_t
)40000è

	)

143 #ià!
defšed
 (
LSE_VALUE
)

144 
	#LSE_VALUE
 ((
ušt32_t
)32768è

	)

150 
	#__STM32F0XX_STDPERIPH_VERSION_MAIN
 (0x01è

	)

151 
	#__STM32F0XX_STDPERIPH_VERSION_SUB1
 (0x02è

	)

152 
	#__STM32F0XX_STDPERIPH_VERSION_SUB2
 (0x00è

	)

153 
	#__STM32F0XX_STDPERIPH_VERSION_RC
 (0x00è

	)

154 
	#__STM32F0XX_STDPERIPH_VERSION
 ((
__STM32F0XX_STDPERIPH_VERSION_MAIN
 << 24)\

155 |(
__STM32F0XX_STDPERIPH_VERSION_SUB1
 << 16)\

156 |(
__STM32F0XX_STDPERIPH_VERSION_SUB2
 << 8)\

157 |(
__STM32F0XX_STDPERIPH_VERSION_RC
))

	)

171 
	#__CM0_REV
 0

	)

172 
	#__MPU_PRESENT
 0

	)

173 
	#__NVIC_PRIO_BITS
 2

	)

174 
	#__V’dÜ_SysTickCÚfig
 0

	)

177 
	eIRQn


180 
NÚMaskabËIÁ_IRQn
 = -14,

181 
H¬dFauÉ_IRQn
 = -13,

182 
SVC_IRQn
 = -5,

183 
P’dSV_IRQn
 = -2,

184 
SysTick_IRQn
 = -1,

186 #ià
defšed
 (
STM32F0XX_MD
è|| defšed (
STM32F030X8
)

188 
WWDG_IRQn
 = 0,

189 
PVD_IRQn
 = 1,

190 
RTC_IRQn
 = 2,

191 
FLASH_IRQn
 = 3,

192 
RCC_IRQn
 = 4,

193 
EXTI0_1_IRQn
 = 5,

194 
EXTI2_3_IRQn
 = 6,

195 
EXTI4_15_IRQn
 = 7,

196 
TS_IRQn
 = 8,

197 
DMA1_ChªÃl1_IRQn
 = 9,

198 
DMA1_ChªÃl2_3_IRQn
 = 10,

199 
DMA1_ChªÃl4_5_IRQn
 = 11,

200 
ADC1_COMP_IRQn
 = 12,

201 
TIM1_BRK_UP_TRG_COM_IRQn
 = 13,

202 
TIM1_CC_IRQn
 = 14,

203 
TIM2_IRQn
 = 15,

204 
TIM3_IRQn
 = 16,

205 
TIM6_DAC_IRQn
 = 17,

206 
TIM14_IRQn
 = 19,

207 
TIM15_IRQn
 = 20,

208 
TIM16_IRQn
 = 21,

209 
TIM17_IRQn
 = 22,

210 
I2C1_IRQn
 = 23,

211 
I2C2_IRQn
 = 24,

212 
SPI1_IRQn
 = 25,

213 
SPI2_IRQn
 = 26,

214 
USART1_IRQn
 = 27,

215 
USART2_IRQn
 = 28,

216 
CEC_IRQn
 = 30

217 #–ià
defšed
 (
STM32F0XX_LD
è|| defšed (
STM32F030X6
)

219 
WWDG_IRQn
 = 0,

220 
PVD_IRQn
 = 1,

221 
RTC_IRQn
 = 2,

222 
FLASH_IRQn
 = 3,

223 
RCC_IRQn
 = 4,

224 
EXTI0_1_IRQn
 = 5,

225 
EXTI2_3_IRQn
 = 6,

226 
EXTI4_15_IRQn
 = 7,

227 
DMA1_ChªÃl1_IRQn
 = 9,

228 
DMA1_ChªÃl2_3_IRQn
 = 10,

229 
DMA1_ChªÃl4_5_IRQn
 = 11,

230 
ADC1_IRQn
 = 12,

231 
TIM1_BRK_UP_TRG_COM_IRQn
 = 13,

232 
TIM1_CC_IRQn
 = 14,

233 
TIM2_IRQn
 = 15,

234 
TIM3_IRQn
 = 16,

235 
TIM14_IRQn
 = 19,

236 
TIM16_IRQn
 = 21,

237 
TIM17_IRQn
 = 22,

238 
I2C1_IRQn
 = 23,

239 
SPI1_IRQn
 = 25,

240 
USART1_IRQn
 = 27,

242 } 
	tIRQn_Ty³
;

248 
	~"cÜe_cm0.h
"

249 
	~"sy¡em_¡m32f0xx.h
"

250 
	~<¡dšt.h
>

256 ’um {
RESET
 = 0, 
SET
 = !RESET} 
	tFÏgStus
, 
	tITStus
;

258 ’um {
DISABLE
 = 0, 
ENABLE
 = !DISABLE} 
	tFunùiÚ®S‹
;

259 
	#IS_FUNCTIONAL_STATE
(
STATE
è(((STATEè=ð
DISABLE
è|| ((STATEè=ð
ENABLE
))

	)

261 ’um {
ERROR
 = 0, 
SUCCESS
 = !ERROR} 
	tE¼ÜStus
;

273 
__IO
 
ušt32_t
 
ISR
;

274 
__IO
 
ušt32_t
 
IER
;

275 
__IO
 
ušt32_t
 
CR
;

276 
__IO
 
ušt32_t
 
CFGR1
;

277 
__IO
 
ušt32_t
 
CFGR2
;

278 
__IO
 
ušt32_t
 
SMPR
;

279 
ušt32_t
 
RESERVED1
;

280 
ušt32_t
 
RESERVED2
;

281 
__IO
 
ušt32_t
 
TR
;

282 
ušt32_t
 
RESERVED3
;

283 
__IO
 
ušt32_t
 
CHSELR
;

284 
ušt32_t
 
RESERVED4
[5];

285 
__IO
 
ušt32_t
 
DR
;

286 } 
	tADC_Ty³Def
;

290 
__IO
 
ušt32_t
 
CCR
;

291 } 
	tADC_CommÚ_Ty³Def
;

299 
__IO
 
ušt32_t
 
CR
;

300 
__IO
 
ušt32_t
 
CFGR
;

301 
__IO
 
ušt32_t
 
TXDR
;

302 
__IO
 
ušt32_t
 
RXDR
;

303 
__IO
 
ušt32_t
 
ISR
;

304 
__IO
 
ušt32_t
 
IER
;

305 }
	tCEC_Ty³Def
;

313 
__IO
 
ušt32_t
 
CSR
;

314 } 
	tCOMP_Ty³Def
;

323 
__IO
 
ušt32_t
 
DR
;

324 
__IO
 
ušt8_t
 
IDR
;

325 
ušt8_t
 
RESERVED0
;

326 
ušt16_t
 
RESERVED1
;

327 
__IO
 
ušt32_t
 
CR
;

328 
ušt32_t
 
RESERVED2
;

329 
__IO
 
ušt32_t
 
INIT
;

330 } 
	tCRC_Ty³Def
;

339 
__IO
 
ušt32_t
 
CR
;

340 
__IO
 
ušt32_t
 
SWTRIGR
;

341 
__IO
 
ušt32_t
 
DHR12R1
;

342 
__IO
 
ušt32_t
 
DHR12L1
;

343 
__IO
 
ušt32_t
 
DHR8R1
;

344 
ušt32_t
 
RESERVED
[6];

345 
__IO
 
ušt32_t
 
DOR1
;

346 
ušt32_t
 
RESERVED1
;

347 
__IO
 
ušt32_t
 
SR
;

348 } 
	tDAC_Ty³Def
;

356 
__IO
 
ušt32_t
 
IDCODE
;

357 
__IO
 
ušt32_t
 
CR
;

358 
__IO
 
ušt32_t
 
APB1FZ
;

359 
__IO
 
ušt32_t
 
APB2FZ
;

360 }
	tDBGMCU_Ty³Def
;

368 
__IO
 
ušt32_t
 
CCR
;

369 
__IO
 
ušt32_t
 
CNDTR
;

370 
__IO
 
ušt32_t
 
CPAR
;

371 
__IO
 
ušt32_t
 
CMAR
;

372 } 
	tDMA_ChªÃl_Ty³Def
;

376 
__IO
 
ušt32_t
 
ISR
;

377 
__IO
 
ušt32_t
 
IFCR
;

378 } 
	tDMA_Ty³Def
;

386 
__IO
 
ušt32_t
 
IMR
;

387 
__IO
 
ušt32_t
 
EMR
;

388 
__IO
 
ušt32_t
 
RTSR
;

389 
__IO
 
ušt32_t
 
FTSR
;

390 
__IO
 
ušt32_t
 
SWIER
;

391 
__IO
 
ušt32_t
 
PR
;

392 }
	tEXTI_Ty³Def
;

399 
__IO
 
ušt32_t
 
ACR
;

400 
__IO
 
ušt32_t
 
KEYR
;

401 
__IO
 
ušt32_t
 
OPTKEYR
;

402 
__IO
 
ušt32_t
 
SR
;

403 
__IO
 
ušt32_t
 
CR
;

404 
__IO
 
ušt32_t
 
AR
;

405 
__IO
 
ušt32_t
 
RESERVED
;

406 
__IO
 
ušt32_t
 
OBR
;

407 
__IO
 
ušt32_t
 
WRPR
;

408 } 
	tFLASH_Ty³Def
;

416 
__IO
 
ušt16_t
 
RDP
;

417 
__IO
 
ušt16_t
 
USER
;

418 
ušt16_t
 
RESERVED0
;

419 
ušt16_t
 
RESERVED1
;

420 
__IO
 
ušt16_t
 
WRP0
;

421 
__IO
 
ušt16_t
 
WRP1
;

422 } 
	tOB_Ty³Def
;

431 
__IO
 
ušt32_t
 
MODER
;

432 
__IO
 
ušt16_t
 
OTYPER
;

433 
ušt16_t
 
RESERVED0
;

434 
__IO
 
ušt32_t
 
OSPEEDR
;

435 
__IO
 
ušt32_t
 
PUPDR
;

436 
__IO
 
ušt16_t
 
IDR
;

437 
ušt16_t
 
RESERVED1
;

438 
__IO
 
ušt16_t
 
ODR
;

439 
ušt16_t
 
RESERVED2
;

440 
__IO
 
ušt32_t
 
BSRR
;

441 
__IO
 
ušt32_t
 
LCKR
;

442 
__IO
 
ušt32_t
 
AFR
[2];

443 
__IO
 
ušt16_t
 
BRR
;

444 
ušt16_t
 
RESERVED3
;

445 }
	tGPIO_Ty³Def
;

453 
__IO
 
ušt32_t
 
CFGR1
;

454 
ušt32_t
 
RESERVED
;

455 
__IO
 
ušt32_t
 
EXTICR
[4];

456 
__IO
 
ušt32_t
 
CFGR2
;

457 } 
	tSYSCFG_Ty³Def
;

465 
__IO
 
ušt32_t
 
CR1
;

466 
__IO
 
ušt32_t
 
CR2
;

467 
__IO
 
ušt32_t
 
OAR1
;

468 
__IO
 
ušt32_t
 
OAR2
;

469 
__IO
 
ušt32_t
 
TIMINGR
;

470 
__IO
 
ušt32_t
 
TIMEOUTR
;

471 
__IO
 
ušt32_t
 
ISR
;

472 
__IO
 
ušt32_t
 
ICR
;

473 
__IO
 
ušt32_t
 
PECR
;

474 
__IO
 
ušt32_t
 
RXDR
;

475 
__IO
 
ušt32_t
 
TXDR
;

476 }
	tI2C_Ty³Def
;

484 
__IO
 
ušt32_t
 
KR
;

485 
__IO
 
ušt32_t
 
PR
;

486 
__IO
 
ušt32_t
 
RLR
;

487 
__IO
 
ušt32_t
 
SR
;

488 
__IO
 
ušt32_t
 
WINR
;

489 } 
	tIWDG_Ty³Def
;

497 
__IO
 
ušt32_t
 
CR
;

498 
__IO
 
ušt32_t
 
CSR
;

499 } 
	tPWR_Ty³Def
;

507 
__IO
 
ušt32_t
 
CR
;

508 
__IO
 
ušt32_t
 
CFGR
;

509 
__IO
 
ušt32_t
 
CIR
;

510 
__IO
 
ušt32_t
 
APB2RSTR
;

511 
__IO
 
ušt32_t
 
APB1RSTR
;

512 
__IO
 
ušt32_t
 
AHBENR
;

513 
__IO
 
ušt32_t
 
APB2ENR
;

514 
__IO
 
ušt32_t
 
APB1ENR
;

515 
__IO
 
ušt32_t
 
BDCR
;

516 
__IO
 
ušt32_t
 
CSR
;

517 
__IO
 
ušt32_t
 
AHBRSTR
;

518 
__IO
 
ušt32_t
 
CFGR2
;

519 
__IO
 
ušt32_t
 
CFGR3
;

520 
__IO
 
ušt32_t
 
CR2
;

521 } 
	tRCC_Ty³Def
;

529 
__IO
 
ušt32_t
 
TR
;

530 
__IO
 
ušt32_t
 
DR
;

531 
__IO
 
ušt32_t
 
CR
;

532 
__IO
 
ušt32_t
 
ISR
;

533 
__IO
 
ušt32_t
 
PRER
;

534 
ušt32_t
 
RESERVED0
;

535 
ušt32_t
 
RESERVED1
;

536 
__IO
 
ušt32_t
 
ALRMAR
;

537 
ušt32_t
 
RESERVED2
;

538 
__IO
 
ušt32_t
 
WPR
;

539 
__IO
 
ušt32_t
 
SSR
;

540 
__IO
 
ušt32_t
 
SHIFTR
;

541 
__IO
 
ušt32_t
 
TSTR
;

542 
__IO
 
ušt32_t
 
TSDR
;

543 
__IO
 
ušt32_t
 
TSSSR
;

544 
__IO
 
ušt32_t
 
CAL
;

545 
__IO
 
ušt32_t
 
TAFCR
;

546 
__IO
 
ušt32_t
 
ALRMASSR
;

547 
ušt32_t
 
RESERVED3
;

548 
ušt32_t
 
RESERVED4
;

549 
__IO
 
ušt32_t
 
BKP0R
;

550 
__IO
 
ušt32_t
 
BKP1R
;

551 
__IO
 
ušt32_t
 
BKP2R
;

552 
__IO
 
ušt32_t
 
BKP3R
;

553 
__IO
 
ušt32_t
 
BKP4R
;

554 } 
	tRTC_Ty³Def
;

563 
__IO
 
ušt16_t
 
CR1
;

564 
ušt16_t
 
RESERVED0
;

565 
__IO
 
ušt16_t
 
CR2
;

566 
ušt16_t
 
RESERVED1
;

567 
__IO
 
ušt16_t
 
SR
;

568 
ušt16_t
 
RESERVED2
;

569 
__IO
 
ušt16_t
 
DR
;

570 
ušt16_t
 
RESERVED3
;

571 
__IO
 
ušt16_t
 
CRCPR
;

572 
ušt16_t
 
RESERVED4
;

573 
__IO
 
ušt16_t
 
RXCRCR
;

574 
ušt16_t
 
RESERVED5
;

575 
__IO
 
ušt16_t
 
TXCRCR
;

576 
ušt16_t
 
RESERVED6
;

577 
__IO
 
ušt16_t
 
I2SCFGR
;

578 
ušt16_t
 
RESERVED7
;

579 
__IO
 
ušt16_t
 
I2SPR
;

580 
ušt16_t
 
RESERVED8
;

581 } 
	tSPI_Ty³Def
;

589 
__IO
 
ušt16_t
 
CR1
;

590 
ušt16_t
 
RESERVED0
;

591 
__IO
 
ušt16_t
 
CR2
;

592 
ušt16_t
 
RESERVED1
;

593 
__IO
 
ušt16_t
 
SMCR
;

594 
ušt16_t
 
RESERVED2
;

595 
__IO
 
ušt16_t
 
DIER
;

596 
ušt16_t
 
RESERVED3
;

597 
__IO
 
ušt16_t
 
SR
;

598 
ušt16_t
 
RESERVED4
;

599 
__IO
 
ušt16_t
 
EGR
;

600 
ušt16_t
 
RESERVED5
;

601 
__IO
 
ušt16_t
 
CCMR1
;

602 
ušt16_t
 
RESERVED6
;

603 
__IO
 
ušt16_t
 
CCMR2
;

604 
ušt16_t
 
RESERVED7
;

605 
__IO
 
ušt16_t
 
CCER
;

606 
ušt16_t
 
RESERVED8
;

607 
__IO
 
ušt32_t
 
CNT
;

608 
__IO
 
ušt16_t
 
PSC
;

609 
ušt16_t
 
RESERVED10
;

610 
__IO
 
ušt32_t
 
ARR
;

611 
__IO
 
ušt16_t
 
RCR
;

612 
ušt16_t
 
RESERVED12
;

613 
__IO
 
ušt32_t
 
CCR1
;

614 
__IO
 
ušt32_t
 
CCR2
;

615 
__IO
 
ušt32_t
 
CCR3
;

616 
__IO
 
ušt32_t
 
CCR4
;

617 
__IO
 
ušt16_t
 
BDTR
;

618 
ušt16_t
 
RESERVED17
;

619 
__IO
 
ušt16_t
 
DCR
;

620 
ušt16_t
 
RESERVED18
;

621 
__IO
 
ušt16_t
 
DMAR
;

622 
ušt16_t
 
RESERVED19
;

623 
__IO
 
ušt16_t
 
OR
;

624 
ušt16_t
 
RESERVED20
;

625 } 
	tTIM_Ty³Def
;

632 
__IO
 
ušt32_t
 
CR
;

633 
__IO
 
ušt32_t
 
IER
;

634 
__IO
 
ušt32_t
 
ICR
;

635 
__IO
 
ušt32_t
 
ISR
;

636 
__IO
 
ušt32_t
 
IOHCR
;

637 
__IO
 
ušt32_t
 
RESERVED1
;

638 
__IO
 
ušt32_t
 
IOASCR
;

639 
__IO
 
ušt32_t
 
RESERVED2
;

640 
__IO
 
ušt32_t
 
IOSCR
;

641 
__IO
 
ušt32_t
 
RESERVED3
;

642 
__IO
 
ušt32_t
 
IOCCR
;

643 
__IO
 
ušt32_t
 
RESERVED4
;

644 
__IO
 
ušt32_t
 
IOGCSR
;

645 
__IO
 
ušt32_t
 
IOGXCR
[6];

646 } 
	tTSC_Ty³Def
;

654 
__IO
 
ušt32_t
 
CR1
;

655 
__IO
 
ušt32_t
 
CR2
;

656 
__IO
 
ušt32_t
 
CR3
;

657 
__IO
 
ušt16_t
 
BRR
;

658 
ušt16_t
 
RESERVED1
;

659 
__IO
 
ušt16_t
 
GTPR
;

660 
ušt16_t
 
RESERVED2
;

661 
__IO
 
ušt32_t
 
RTOR
;

662 
__IO
 
ušt16_t
 
RQR
;

663 
ušt16_t
 
RESERVED3
;

664 
__IO
 
ušt32_t
 
ISR
;

665 
__IO
 
ušt32_t
 
ICR
;

666 
__IO
 
ušt16_t
 
RDR
;

667 
ušt16_t
 
RESERVED4
;

668 
__IO
 
ušt16_t
 
TDR
;

669 
ušt16_t
 
RESERVED5
;

670 } 
	tUSART_Ty³Def
;

678 
__IO
 
ušt32_t
 
CR
;

679 
__IO
 
ušt32_t
 
CFR
;

680 
__IO
 
ušt32_t
 
SR
;

681 } 
	tWWDG_Ty³Def
;

692 
	#FLASH_BASE
 ((
ušt32_t
)0x08000000è

	)

693 
	#SRAM_BASE
 ((
ušt32_t
)0x20000000è

	)

694 
	#PERIPH_BASE
 ((
ušt32_t
)0x40000000è

	)

697 
	#APBPERIPH_BASE
 
PERIPH_BASE


	)

698 
	#AHBPERIPH_BASE
 (
PERIPH_BASE
 + 0x00020000)

	)

699 
	#AHB2PERIPH_BASE
 (
PERIPH_BASE
 + 0x08000000)

	)

701 
	#TIM2_BASE
 (
APBPERIPH_BASE
 + 0x00000000)

	)

702 
	#TIM3_BASE
 (
APBPERIPH_BASE
 + 0x00000400)

	)

703 
	#TIM6_BASE
 (
APBPERIPH_BASE
 + 0x00001000)

	)

704 
	#TIM14_BASE
 (
APBPERIPH_BASE
 + 0x00002000)

	)

705 
	#RTC_BASE
 (
APBPERIPH_BASE
 + 0x00002800)

	)

706 
	#WWDG_BASE
 (
APBPERIPH_BASE
 + 0x00002C00)

	)

707 
	#IWDG_BASE
 (
APBPERIPH_BASE
 + 0x00003000)

	)

708 
	#SPI2_BASE
 (
APBPERIPH_BASE
 + 0x00003800)

	)

709 
	#USART2_BASE
 (
APBPERIPH_BASE
 + 0x00004400)

	)

710 
	#I2C1_BASE
 (
APBPERIPH_BASE
 + 0x00005400)

	)

711 
	#I2C2_BASE
 (
APBPERIPH_BASE
 + 0x00005800)

	)

712 
	#PWR_BASE
 (
APBPERIPH_BASE
 + 0x00007000)

	)

713 
	#DAC_BASE
 (
APBPERIPH_BASE
 + 0x00007400)

	)

714 
	#CEC_BASE
 (
APBPERIPH_BASE
 + 0x00007800)

	)

716 
	#SYSCFG_BASE
 (
APBPERIPH_BASE
 + 0x00010000)

	)

717 
	#COMP_BASE
 (
APBPERIPH_BASE
 + 0x0001001C)

	)

718 
	#EXTI_BASE
 (
APBPERIPH_BASE
 + 0x00010400)

	)

719 
	#ADC1_BASE
 (
APBPERIPH_BASE
 + 0x00012400)

	)

720 
	#ADC_BASE
 (
APBPERIPH_BASE
 + 0x00012708)

	)

721 
	#TIM1_BASE
 (
APBPERIPH_BASE
 + 0x00012C00)

	)

722 
	#SPI1_BASE
 (
APBPERIPH_BASE
 + 0x00013000)

	)

723 
	#USART1_BASE
 (
APBPERIPH_BASE
 + 0x00013800)

	)

724 
	#TIM15_BASE
 (
APBPERIPH_BASE
 + 0x00014000)

	)

725 
	#TIM16_BASE
 (
APBPERIPH_BASE
 + 0x00014400)

	)

726 
	#TIM17_BASE
 (
APBPERIPH_BASE
 + 0x00014800)

	)

727 
	#DBGMCU_BASE
 (
APBPERIPH_BASE
 + 0x00015800)

	)

729 
	#DMA1_BASE
 (
AHBPERIPH_BASE
 + 0x00000000)

	)

730 
	#DMA1_ChªÃl1_BASE
 (
DMA1_BASE
 + 0x00000008)

	)

731 
	#DMA1_ChªÃl2_BASE
 (
DMA1_BASE
 + 0x0000001C)

	)

732 
	#DMA1_ChªÃl3_BASE
 (
DMA1_BASE
 + 0x00000030)

	)

733 
	#DMA1_ChªÃl4_BASE
 (
DMA1_BASE
 + 0x00000044)

	)

734 
	#DMA1_ChªÃl5_BASE
 (
DMA1_BASE
 + 0x00000058)

	)

735 
	#RCC_BASE
 (
AHBPERIPH_BASE
 + 0x00001000)

	)

736 
	#FLASH_R_BASE
 (
AHBPERIPH_BASE
 + 0x00002000è

	)

737 
	#OB_BASE
 ((
ušt32_t
)0x1FFFF800è

	)

738 
	#CRC_BASE
 (
AHBPERIPH_BASE
 + 0x00003000)

	)

739 
	#TSC_BASE
 (
AHBPERIPH_BASE
 + 0x00004000)

	)

741 
	#GPIOA_BASE
 (
AHB2PERIPH_BASE
 + 0x00000000)

	)

742 
	#GPIOB_BASE
 (
AHB2PERIPH_BASE
 + 0x00000400)

	)

743 
	#GPIOC_BASE
 (
AHB2PERIPH_BASE
 + 0x00000800)

	)

744 
	#GPIOD_BASE
 (
AHB2PERIPH_BASE
 + 0x00000C00)

	)

745 
	#GPIOF_BASE
 (
AHB2PERIPH_BASE
 + 0x00001400)

	)

755 
	#TIM2
 ((
TIM_Ty³Def
 *è
TIM2_BASE
)

	)

756 
	#TIM3
 ((
TIM_Ty³Def
 *è
TIM3_BASE
)

	)

757 
	#TIM6
 ((
TIM_Ty³Def
 *è
TIM6_BASE
)

	)

758 
	#TIM14
 ((
TIM_Ty³Def
 *è
TIM14_BASE
)

	)

759 
	#RTC
 ((
RTC_Ty³Def
 *è
RTC_BASE
)

	)

760 
	#WWDG
 ((
WWDG_Ty³Def
 *è
WWDG_BASE
)

	)

761 
	#IWDG
 ((
IWDG_Ty³Def
 *è
IWDG_BASE
)

	)

762 
	#SPI2
 ((
SPI_Ty³Def
 *è
SPI2_BASE
)

	)

763 
	#USART2
 ((
USART_Ty³Def
 *è
USART2_BASE
)

	)

764 
	#I2C1
 ((
I2C_Ty³Def
 *è
I2C1_BASE
)

	)

765 
	#I2C2
 ((
I2C_Ty³Def
 *è
I2C2_BASE
)

	)

766 
	#PWR
 ((
PWR_Ty³Def
 *è
PWR_BASE
)

	)

767 
	#DAC
 ((
DAC_Ty³Def
 *è
DAC_BASE
)

	)

768 
	#CEC
 ((
CEC_Ty³Def
 *è
CEC_BASE
)

	)

770 
	#SYSCFG
 ((
SYSCFG_Ty³Def
 *è
SYSCFG_BASE
)

	)

771 
	#COMP
 ((
COMP_Ty³Def
 *è
COMP_BASE
)

	)

772 
	#EXTI
 ((
EXTI_Ty³Def
 *è
EXTI_BASE
)

	)

773 
	#ADC1
 ((
ADC_Ty³Def
 *è
ADC1_BASE
)

	)

774 
	#ADC
 ((
ADC_CommÚ_Ty³Def
 *è
ADC_BASE
)

	)

775 
	#TIM1
 ((
TIM_Ty³Def
 *è
TIM1_BASE
)

	)

776 
	#SPI1
 ((
SPI_Ty³Def
 *è
SPI1_BASE
)

	)

777 
	#USART1
 ((
USART_Ty³Def
 *è
USART1_BASE
)

	)

778 
	#TIM15
 ((
TIM_Ty³Def
 *è
TIM15_BASE
)

	)

779 
	#TIM16
 ((
TIM_Ty³Def
 *è
TIM16_BASE
)

	)

780 
	#TIM17
 ((
TIM_Ty³Def
 *è
TIM17_BASE
)

	)

781 
	#DBGMCU
 ((
DBGMCU_Ty³Def
 *è
DBGMCU_BASE
)

	)

783 
	#DMA1
 ((
DMA_Ty³Def
 *è
DMA1_BASE
)

	)

784 
	#DMA1_ChªÃl1
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA1_ChªÃl1_BASE
)

	)

785 
	#DMA1_ChªÃl2
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA1_ChªÃl2_BASE
)

	)

786 
	#DMA1_ChªÃl3
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA1_ChªÃl3_BASE
)

	)

787 
	#DMA1_ChªÃl4
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA1_ChªÃl4_BASE
)

	)

788 
	#DMA1_ChªÃl5
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA1_ChªÃl5_BASE
)

	)

789 
	#FLASH
 ((
FLASH_Ty³Def
 *è
FLASH_R_BASE
)

	)

790 
	#OB
 ((
OB_Ty³Def
 *è
OB_BASE
)

	)

791 
	#RCC
 ((
RCC_Ty³Def
 *è
RCC_BASE
)

	)

792 
	#CRC
 ((
CRC_Ty³Def
 *è
CRC_BASE
)

	)

793 
	#TSC
 ((
TSC_Ty³Def
 *è
TSC_BASE
)

	)

795 
	#GPIOA
 ((
GPIO_Ty³Def
 *è
GPIOA_BASE
)

	)

796 
	#GPIOB
 ((
GPIO_Ty³Def
 *è
GPIOB_BASE
)

	)

797 
	#GPIOC
 ((
GPIO_Ty³Def
 *è
GPIOC_BASE
)

	)

798 
	#GPIOD
 ((
GPIO_Ty³Def
 *è
GPIOD_BASE
)

	)

799 
	#GPIOF
 ((
GPIO_Ty³Def
 *è
GPIOF_BASE
)

	)

822 
	#ADC_ISR_AWD
 ((
ušt32_t
)0x00000080è

	)

823 
	#ADC_ISR_OVR
 ((
ušt32_t
)0x00000010è

	)

824 
	#ADC_ISR_EOSEQ
 ((
ušt32_t
)0x00000008è

	)

825 
	#ADC_ISR_EOC
 ((
ušt32_t
)0x00000004è

	)

826 
	#ADC_ISR_EOSMP
 ((
ušt32_t
)0x00000002è

	)

827 
	#ADC_ISR_ADRDY
 ((
ušt32_t
)0x00000001è

	)

830 
	#ADC_ISR_EOS
 
ADC_ISR_EOSEQ


	)

833 
	#ADC_IER_AWDIE
 ((
ušt32_t
)0x00000080è

	)

834 
	#ADC_IER_OVRIE
 ((
ušt32_t
)0x00000010è

	)

835 
	#ADC_IER_EOSEQIE
 ((
ušt32_t
)0x00000008è

	)

836 
	#ADC_IER_EOCIE
 ((
ušt32_t
)0x00000004è

	)

837 
	#ADC_IER_EOSMPIE
 ((
ušt32_t
)0x00000002è

	)

838 
	#ADC_IER_ADRDYIE
 ((
ušt32_t
)0x00000001è

	)

841 
	#ADC_IER_EOSIE
 
ADC_IER_EOSEQIE


	)

844 
	#ADC_CR_ADCAL
 ((
ušt32_t
)0x80000000è

	)

845 
	#ADC_CR_ADSTP
 ((
ušt32_t
)0x00000010è

	)

846 
	#ADC_CR_ADSTART
 ((
ušt32_t
)0x00000004è

	)

847 
	#ADC_CR_ADDIS
 ((
ušt32_t
)0x00000002è

	)

848 
	#ADC_CR_ADEN
 ((
ušt32_t
)0x00000001è

	)

851 
	#ADC_CFGR1_AWDCH
 ((
ušt32_t
)0x7C000000è

	)

852 
	#ADC_CFGR1_AWDCH_0
 ((
ušt32_t
)0x04000000è

	)

853 
	#ADC_CFGR1_AWDCH_1
 ((
ušt32_t
)0x08000000è

	)

854 
	#ADC_CFGR1_AWDCH_2
 ((
ušt32_t
)0x10000000è

	)

855 
	#ADC_CFGR1_AWDCH_3
 ((
ušt32_t
)0x20000000è

	)

856 
	#ADC_CFGR1_AWDCH_4
 ((
ušt32_t
)0x40000000è

	)

857 
	#ADC_CFGR1_AWDEN
 ((
ušt32_t
)0x00800000è

	)

858 
	#ADC_CFGR1_AWDSGL
 ((
ušt32_t
)0x00400000è

	)

859 
	#ADC_CFGR1_DISCEN
 ((
ušt32_t
)0x00010000è

	)

860 
	#ADC_CFGR1_AUTOFF
 ((
ušt32_t
)0x00008000è

	)

861 
	#ADC_CFGR1_WAIT
 ((
ušt32_t
)0x00004000è

	)

862 
	#ADC_CFGR1_CONT
 ((
ušt32_t
)0x00002000è

	)

863 
	#ADC_CFGR1_OVRMOD
 ((
ušt32_t
)0x00001000è

	)

864 
	#ADC_CFGR1_EXTEN
 ((
ušt32_t
)0x00000C00è

	)

865 
	#ADC_CFGR1_EXTEN_0
 ((
ušt32_t
)0x00000400è

	)

866 
	#ADC_CFGR1_EXTEN_1
 ((
ušt32_t
)0x00000800è

	)

867 
	#ADC_CFGR1_EXTSEL
 ((
ušt32_t
)0x000001C0è

	)

868 
	#ADC_CFGR1_EXTSEL_0
 ((
ušt32_t
)0x00000040è

	)

869 
	#ADC_CFGR1_EXTSEL_1
 ((
ušt32_t
)0x00000080è

	)

870 
	#ADC_CFGR1_EXTSEL_2
 ((
ušt32_t
)0x00000100è

	)

871 
	#ADC_CFGR1_ALIGN
 ((
ušt32_t
)0x00000020è

	)

872 
	#ADC_CFGR1_RES
 ((
ušt32_t
)0x00000018è

	)

873 
	#ADC_CFGR1_RES_0
 ((
ušt32_t
)0x00000008è

	)

874 
	#ADC_CFGR1_RES_1
 ((
ušt32_t
)0x00000010è

	)

875 
	#ADC_CFGR1_SCANDIR
 ((
ušt32_t
)0x00000004è

	)

876 
	#ADC_CFGR1_DMACFG
 ((
ušt32_t
)0x00000002è

	)

877 
	#ADC_CFGR1_DMAEN
 ((
ušt32_t
)0x00000001è

	)

880 
	#ADC_CFGR1_AUTDLY
 
ADC_CFGR1_WAIT


	)

883 
	#ADC_CFGR2_JITOFFDIV4
 ((
ušt32_t
)0x80000000è

	)

884 
	#ADC_CFGR2_JITOFFDIV2
 ((
ušt32_t
)0x40000000è

	)

887 
	#ADC_SMPR1_SMPR
 ((
ušt32_t
)0x00000007è

	)

888 
	#ADC_SMPR1_SMPR_0
 ((
ušt32_t
)0x00000001è

	)

889 
	#ADC_SMPR1_SMPR_1
 ((
ušt32_t
)0x00000002è

	)

890 
	#ADC_SMPR1_SMPR_2
 ((
ušt32_t
)0x00000004è

	)

893 
	#ADC_HTR_HT
 ((
ušt32_t
)0x00000FFFè

	)

896 
	#ADC_LTR_LT
 ((
ušt32_t
)0x00000FFFè

	)

899 
	#ADC_CHSELR_CHSEL18
 ((
ušt32_t
)0x00040000è

	)

900 
	#ADC_CHSELR_CHSEL17
 ((
ušt32_t
)0x00020000è

	)

901 
	#ADC_CHSELR_CHSEL16
 ((
ušt32_t
)0x00010000è

	)

902 
	#ADC_CHSELR_CHSEL15
 ((
ušt32_t
)0x00008000è

	)

903 
	#ADC_CHSELR_CHSEL14
 ((
ušt32_t
)0x00004000è

	)

904 
	#ADC_CHSELR_CHSEL13
 ((
ušt32_t
)0x00002000è

	)

905 
	#ADC_CHSELR_CHSEL12
 ((
ušt32_t
)0x00001000è

	)

906 
	#ADC_CHSELR_CHSEL11
 ((
ušt32_t
)0x00000800è

	)

907 
	#ADC_CHSELR_CHSEL10
 ((
ušt32_t
)0x00000400è

	)

908 
	#ADC_CHSELR_CHSEL9
 ((
ušt32_t
)0x00000200è

	)

909 
	#ADC_CHSELR_CHSEL8
 ((
ušt32_t
)0x00000100è

	)

910 
	#ADC_CHSELR_CHSEL7
 ((
ušt32_t
)0x00000080è

	)

911 
	#ADC_CHSELR_CHSEL6
 ((
ušt32_t
)0x00000040è

	)

912 
	#ADC_CHSELR_CHSEL5
 ((
ušt32_t
)0x00000020è

	)

913 
	#ADC_CHSELR_CHSEL4
 ((
ušt32_t
)0x00000010è

	)

914 
	#ADC_CHSELR_CHSEL3
 ((
ušt32_t
)0x00000008è

	)

915 
	#ADC_CHSELR_CHSEL2
 ((
ušt32_t
)0x00000004è

	)

916 
	#ADC_CHSELR_CHSEL1
 ((
ušt32_t
)0x00000002è

	)

917 
	#ADC_CHSELR_CHSEL0
 ((
ušt32_t
)0x00000001è

	)

920 
	#ADC_DR_DATA
 ((
ušt32_t
)0x0000FFFFè

	)

923 
	#ADC_CCR_VBATEN
 ((
ušt32_t
)0x01000000è

	)

924 
	#ADC_CCR_TSEN
 ((
ušt32_t
)0x00800000è

	)

925 
	#ADC_CCR_VREFEN
 ((
ušt32_t
)0x00400000è

	)

934 
	#CEC_CR_CECEN
 ((
ušt32_t
)0x00000001è

	)

935 
	#CEC_CR_TXSOM
 ((
ušt32_t
)0x00000002è

	)

936 
	#CEC_CR_TXEOM
 ((
ušt32_t
)0x00000004è

	)

939 
	#CEC_CFGR_SFT
 ((
ušt32_t
)0x00000007è

	)

940 
	#CEC_CFGR_RXTOL
 ((
ušt32_t
)0x00000008è

	)

941 
	#CEC_CFGR_BRESTP
 ((
ušt32_t
)0x00000010è

	)

942 
	#CEC_CFGR_BREGEN
 ((
ušt32_t
)0x00000020è

	)

943 
	#CEC_CFGR_LREGEN
 ((
ušt32_t
)0x00000040è

	)

944 
	#CEC_CFGR_BRDNOGEN
 ((
ušt32_t
)0x00000080è

	)

945 
	#CEC_CFGR_SFTOPT
 ((
ušt32_t
)0x00000100è

	)

946 
	#CEC_CFGR_OAR
 ((
ušt32_t
)0x7FFF0000è

	)

947 
	#CEC_CFGR_LSTN
 ((
ušt32_t
)0x80000000è

	)

950 
	#CEC_TXDR_TXD
 ((
ušt32_t
)0x000000FFè

	)

953 
	#CEC_TXDR_RXD
 ((
ušt32_t
)0x000000FFè

	)

956 
	#CEC_ISR_RXBR
 ((
ušt32_t
)0x00000001è

	)

957 
	#CEC_ISR_RXEND
 ((
ušt32_t
)0x00000002è

	)

958 
	#CEC_ISR_RXOVR
 ((
ušt32_t
)0x00000004è

	)

959 
	#CEC_ISR_BRE
 ((
ušt32_t
)0x00000008è

	)

960 
	#CEC_ISR_SBPE
 ((
ušt32_t
)0x00000010è

	)

961 
	#CEC_ISR_LBPE
 ((
ušt32_t
)0x00000020è

	)

962 
	#CEC_ISR_RXACKE
 ((
ušt32_t
)0x00000040è

	)

963 
	#CEC_ISR_ARBLST
 ((
ušt32_t
)0x00000080è

	)

964 
	#CEC_ISR_TXBR
 ((
ušt32_t
)0x00000100è

	)

965 
	#CEC_ISR_TXEND
 ((
ušt32_t
)0x00000200è

	)

966 
	#CEC_ISR_TXUDR
 ((
ušt32_t
)0x00000400è

	)

967 
	#CEC_ISR_TXERR
 ((
ušt32_t
)0x00000800è

	)

968 
	#CEC_ISR_TXACKE
 ((
ušt32_t
)0x00001000è

	)

971 
	#CEC_IER_RXBRIE
 ((
ušt32_t
)0x00000001è

	)

972 
	#CEC_IER_RXENDIE
 ((
ušt32_t
)0x00000002è

	)

973 
	#CEC_IER_RXOVRIE
 ((
ušt32_t
)0x00000004è

	)

974 
	#CEC_IER_BREIEIE
 ((
ušt32_t
)0x00000008è

	)

975 
	#CEC_IER_SBPEIE
 ((
ušt32_t
)0x00000010è

	)

976 
	#CEC_IER_LBPEIE
 ((
ušt32_t
)0x00000020è

	)

977 
	#CEC_IER_RXACKEIE
 ((
ušt32_t
)0x00000040è

	)

978 
	#CEC_IER_ARBLSTIE
 ((
ušt32_t
)0x00000080è

	)

979 
	#CEC_IER_TXBRIE
 ((
ušt32_t
)0x00000100è

	)

980 
	#CEC_IER_TXENDIE
 ((
ušt32_t
)0x00000200è

	)

981 
	#CEC_IER_TXUDRIE
 ((
ušt32_t
)0x00000400è

	)

982 
	#CEC_IER_TXERRIE
 ((
ušt32_t
)0x00000800è

	)

983 
	#CEC_IER_TXACKEIE
 ((
ušt32_t
)0x00001000è

	)

992 
	#COMP_CSR_COMP1EN
 ((
ušt32_t
)0x00000001è

	)

993 
	#COMP_CSR_COMP1SW1
 ((
ušt32_t
)0x00000002è

	)

994 
	#COMP_CSR_COMP1MODE
 ((
ušt32_t
)0x0000000Cè

	)

995 
	#COMP_CSR_COMP1MODE_0
 ((
ušt32_t
)0x00000004è

	)

996 
	#COMP_CSR_COMP1MODE_1
 ((
ušt32_t
)0x00000008è

	)

997 
	#COMP_CSR_COMP1INSEL
 ((
ušt32_t
)0x00000070è

	)

998 
	#COMP_CSR_COMP1INSEL_0
 ((
ušt32_t
)0x00000010è

	)

999 
	#COMP_CSR_COMP1INSEL_1
 ((
ušt32_t
)0x00000020è

	)

1000 
	#COMP_CSR_COMP1INSEL_2
 ((
ušt32_t
)0x00000040è

	)

1001 
	#COMP_CSR_COMP1OUTSEL
 ((
ušt32_t
)0x00000700è

	)

1002 
	#COMP_CSR_COMP1OUTSEL_0
 ((
ušt32_t
)0x00000100è

	)

1003 
	#COMP_CSR_COMP1OUTSEL_1
 ((
ušt32_t
)0x00000200è

	)

1004 
	#COMP_CSR_COMP1OUTSEL_2
 ((
ušt32_t
)0x00000400è

	)

1005 
	#COMP_CSR_COMP1POL
 ((
ušt32_t
)0x00000800è

	)

1006 
	#COMP_CSR_COMP1HYST
 ((
ušt32_t
)0x00003000è

	)

1007 
	#COMP_CSR_COMP1HYST_0
 ((
ušt32_t
)0x00001000è

	)

1008 
	#COMP_CSR_COMP1HYST_1
 ((
ušt32_t
)0x00002000è

	)

1009 
	#COMP_CSR_COMP1OUT
 ((
ušt32_t
)0x00004000è

	)

1010 
	#COMP_CSR_COMP1LOCK
 ((
ušt32_t
)0x00008000è

	)

1012 
	#COMP_CSR_COMP2EN
 ((
ušt32_t
)0x00010000è

	)

1013 
	#COMP_CSR_COMP2MODE
 ((
ušt32_t
)0x000C0000è

	)

1014 
	#COMP_CSR_COMP2MODE_0
 ((
ušt32_t
)0x00040000è

	)

1015 
	#COMP_CSR_COMP2MODE_1
 ((
ušt32_t
)0x00080000è

	)

1016 
	#COMP_CSR_COMP2INSEL
 ((
ušt32_t
)0x00700000è

	)

1017 
	#COMP_CSR_COMP2INSEL_0
 ((
ušt32_t
)0x00100000è

	)

1018 
	#COMP_CSR_COMP2INSEL_1
 ((
ušt32_t
)0x00200000è

	)

1019 
	#COMP_CSR_COMP2INSEL_2
 ((
ušt32_t
)0x00400000è

	)

1020 
	#COMP_CSR_WNDWEN
 ((
ušt32_t
)0x00800000è

	)

1021 
	#COMP_CSR_COMP2OUTSEL
 ((
ušt32_t
)0x07000000è

	)

1022 
	#COMP_CSR_COMP2OUTSEL_0
 ((
ušt32_t
)0x01000000è

	)

1023 
	#COMP_CSR_COMP2OUTSEL_1
 ((
ušt32_t
)0x02000000è

	)

1024 
	#COMP_CSR_COMP2OUTSEL_2
 ((
ušt32_t
)0x04000000è

	)

1025 
	#COMP_CSR_COMP2POL
 ((
ušt32_t
)0x08000000è

	)

1026 
	#COMP_CSR_COMP2HYST
 ((
ušt32_t
)0x30000000è

	)

1027 
	#COMP_CSR_COMP2HYST_0
 ((
ušt32_t
)0x10000000è

	)

1028 
	#COMP_CSR_COMP2HYST_1
 ((
ušt32_t
)0x20000000è

	)

1029 
	#COMP_CSR_COMP2OUT
 ((
ušt32_t
)0x40000000è

	)

1030 
	#COMP_CSR_COMP2LOCK
 ((
ušt32_t
)0x80000000è

	)

1038 
	#CRC_DR_DR
 ((
ušt32_t
)0xFFFFFFFFè

	)

1041 
	#CRC_IDR_IDR
 ((
ušt8_t
)0xFFè

	)

1044 
	#CRC_CR_RESET
 ((
ušt32_t
)0x00000001è

	)

1045 
	#CRC_CR_REV_IN
 ((
ušt32_t
)0x00000060è

	)

1046 
	#CRC_CR_REV_IN_0
 ((
ušt32_t
)0x00000020è

	)

1047 
	#CRC_CR_REV_IN_1
 ((
ušt32_t
)0x00000040è

	)

1048 
	#CRC_CR_REV_OUT
 ((
ušt32_t
)0x00000080è

	)

1051 
	#CRC_INIT_INIT
 ((
ušt32_t
)0xFFFFFFFFè

	)

1059 
	#DAC_CR_EN1
 ((
ušt32_t
)0x00000001è

	)

1060 
	#DAC_CR_BOFF1
 ((
ušt32_t
)0x00000002è

	)

1061 
	#DAC_CR_TEN1
 ((
ušt32_t
)0x00000004è

	)

1063 
	#DAC_CR_TSEL1
 ((
ušt32_t
)0x00000038è

	)

1064 
	#DAC_CR_TSEL1_0
 ((
ušt32_t
)0x00000008è

	)

1065 
	#DAC_CR_TSEL1_1
 ((
ušt32_t
)0x00000010è

	)

1066 
	#DAC_CR_TSEL1_2
 ((
ušt32_t
)0x00000020è

	)

1068 
	#DAC_CR_DMAEN1
 ((
ušt32_t
)0x00001000è

	)

1069 
	#DAC_CR_DMAUDRIE1
 ((
ušt32_t
)0x00002000è

	)

1071 
	#DAC_SWTRIGR_SWTRIG1
 ((
ušt32_t
)0x00000001è

	)

1074 
	#DAC_DHR12R1_DACC1DHR
 ((
ušt32_t
)0x00000FFFè

	)

1077 
	#DAC_DHR12L1_DACC1DHR
 ((
ušt32_t
)0x0000FFF0è

	)

1080 
	#DAC_DHR8R1_DACC1DHR
 ((
ušt32_t
)0x000000FFè

	)

1083 
	#DAC_DOR1_DACC1DOR
 ((
ušt32_t
)0x00000FFFè

	)

1086 
	#DAC_SR_DMAUDR1
 ((
ušt32_t
)0x00002000è

	)

1096 
	#DBGMCU_IDCODE_DEV_ID
 ((
ušt32_t
)0x00000FFFè

	)

1098 
	#DBGMCU_IDCODE_REV_ID
 ((
ušt32_t
)0xFFFF0000è

	)

1099 
	#DBGMCU_IDCODE_REV_ID_0
 ((
ušt32_t
)0x00010000è

	)

1100 
	#DBGMCU_IDCODE_REV_ID_1
 ((
ušt32_t
)0x00020000è

	)

1101 
	#DBGMCU_IDCODE_REV_ID_2
 ((
ušt32_t
)0x00040000è

	)

1102 
	#DBGMCU_IDCODE_REV_ID_3
 ((
ušt32_t
)0x00080000è

	)

1103 
	#DBGMCU_IDCODE_REV_ID_4
 ((
ušt32_t
)0x00100000è

	)

1104 
	#DBGMCU_IDCODE_REV_ID_5
 ((
ušt32_t
)0x00200000è

	)

1105 
	#DBGMCU_IDCODE_REV_ID_6
 ((
ušt32_t
)0x00400000è

	)

1106 
	#DBGMCU_IDCODE_REV_ID_7
 ((
ušt32_t
)0x00800000è

	)

1107 
	#DBGMCU_IDCODE_REV_ID_8
 ((
ušt32_t
)0x01000000è

	)

1108 
	#DBGMCU_IDCODE_REV_ID_9
 ((
ušt32_t
)0x02000000è

	)

1109 
	#DBGMCU_IDCODE_REV_ID_10
 ((
ušt32_t
)0x04000000è

	)

1110 
	#DBGMCU_IDCODE_REV_ID_11
 ((
ušt32_t
)0x08000000è

	)

1111 
	#DBGMCU_IDCODE_REV_ID_12
 ((
ušt32_t
)0x10000000è

	)

1112 
	#DBGMCU_IDCODE_REV_ID_13
 ((
ušt32_t
)0x20000000è

	)

1113 
	#DBGMCU_IDCODE_REV_ID_14
 ((
ušt32_t
)0x40000000è

	)

1114 
	#DBGMCU_IDCODE_REV_ID_15
 ((
ušt32_t
)0x80000000è

	)

1117 
	#DBGMCU_CR_DBG_STOP
 ((
ušt32_t
)0x00000002è

	)

1118 
	#DBGMCU_CR_DBG_STANDBY
 ((
ušt32_t
)0x00000004è

	)

1121 
	#DBGMCU_APB1_FZ_DBG_TIM2_STOP
 ((
ušt32_t
)0x00000001è

	)

1122 
	#DBGMCU_APB1_FZ_DBG_TIM3_STOP
 ((
ušt32_t
)0x00000002è

	)

1123 
	#DBGMCU_APB1_FZ_DBG_TIM6_STOP
 ((
ušt32_t
)0x00000010è

	)

1124 
	#DBGMCU_APB1_FZ_DBG_TIM14_STOP
 ((
ušt32_t
)0x00000100è

	)

1125 
	#DBGMCU_APB1_FZ_DBG_RTC_STOP
 ((
ušt32_t
)0x00000400è

	)

1126 
	#DBGMCU_APB1_FZ_DBG_WWDG_STOP
 ((
ušt32_t
)0x00000800è

	)

1127 
	#DBGMCU_APB1_FZ_DBG_IWDG_STOP
 ((
ušt32_t
)0x00001000è

	)

1128 
	#DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT
 ((
ušt32_t
)0x00200000è

	)

1131 
	#DBGMCU_APB2_FZ_DBG_TIM1_STOP
 ((
ušt32_t
)0x00000800è

	)

1132 
	#DBGMCU_APB2_FZ_DBG_TIM15_STOP
 ((
ušt32_t
)0x00010000è

	)

1133 
	#DBGMCU_APB2_FZ_DBG_TIM16_STOP
 ((
ušt32_t
)0x00020000è

	)

1134 
	#DBGMCU_APB2_FZ_DBG_TIM17_STOP
 ((
ušt32_t
)0x00040000è

	)

1143 
	#DMA_ISR_GIF1
 ((
ušt32_t
)0x00000001è

	)

1144 
	#DMA_ISR_TCIF1
 ((
ušt32_t
)0x00000002è

	)

1145 
	#DMA_ISR_HTIF1
 ((
ušt32_t
)0x00000004è

	)

1146 
	#DMA_ISR_TEIF1
 ((
ušt32_t
)0x00000008è

	)

1147 
	#DMA_ISR_GIF2
 ((
ušt32_t
)0x00000010è

	)

1148 
	#DMA_ISR_TCIF2
 ((
ušt32_t
)0x00000020è

	)

1149 
	#DMA_ISR_HTIF2
 ((
ušt32_t
)0x00000040è

	)

1150 
	#DMA_ISR_TEIF2
 ((
ušt32_t
)0x00000080è

	)

1151 
	#DMA_ISR_GIF3
 ((
ušt32_t
)0x00000100è

	)

1152 
	#DMA_ISR_TCIF3
 ((
ušt32_t
)0x00000200è

	)

1153 
	#DMA_ISR_HTIF3
 ((
ušt32_t
)0x00000400è

	)

1154 
	#DMA_ISR_TEIF3
 ((
ušt32_t
)0x00000800è

	)

1155 
	#DMA_ISR_GIF4
 ((
ušt32_t
)0x00001000è

	)

1156 
	#DMA_ISR_TCIF4
 ((
ušt32_t
)0x00002000è

	)

1157 
	#DMA_ISR_HTIF4
 ((
ušt32_t
)0x00004000è

	)

1158 
	#DMA_ISR_TEIF4
 ((
ušt32_t
)0x00008000è

	)

1159 
	#DMA_ISR_GIF5
 ((
ušt32_t
)0x00010000è

	)

1160 
	#DMA_ISR_TCIF5
 ((
ušt32_t
)0x00020000è

	)

1161 
	#DMA_ISR_HTIF5
 ((
ušt32_t
)0x00040000è

	)

1162 
	#DMA_ISR_TEIF5
 ((
ušt32_t
)0x00080000è

	)

1165 
	#DMA_IFCR_CGIF1
 ((
ušt32_t
)0x00000001è

	)

1166 
	#DMA_IFCR_CTCIF1
 ((
ušt32_t
)0x00000002è

	)

1167 
	#DMA_IFCR_CHTIF1
 ((
ušt32_t
)0x00000004è

	)

1168 
	#DMA_IFCR_CTEIF1
 ((
ušt32_t
)0x00000008è

	)

1169 
	#DMA_IFCR_CGIF2
 ((
ušt32_t
)0x00000010è

	)

1170 
	#DMA_IFCR_CTCIF2
 ((
ušt32_t
)0x00000020è

	)

1171 
	#DMA_IFCR_CHTIF2
 ((
ušt32_t
)0x00000040è

	)

1172 
	#DMA_IFCR_CTEIF2
 ((
ušt32_t
)0x00000080è

	)

1173 
	#DMA_IFCR_CGIF3
 ((
ušt32_t
)0x00000100è

	)

1174 
	#DMA_IFCR_CTCIF3
 ((
ušt32_t
)0x00000200è

	)

1175 
	#DMA_IFCR_CHTIF3
 ((
ušt32_t
)0x00000400è

	)

1176 
	#DMA_IFCR_CTEIF3
 ((
ušt32_t
)0x00000800è

	)

1177 
	#DMA_IFCR_CGIF4
 ((
ušt32_t
)0x00001000è

	)

1178 
	#DMA_IFCR_CTCIF4
 ((
ušt32_t
)0x00002000è

	)

1179 
	#DMA_IFCR_CHTIF4
 ((
ušt32_t
)0x00004000è

	)

1180 
	#DMA_IFCR_CTEIF4
 ((
ušt32_t
)0x00008000è

	)

1181 
	#DMA_IFCR_CGIF5
 ((
ušt32_t
)0x00010000è

	)

1182 
	#DMA_IFCR_CTCIF5
 ((
ušt32_t
)0x00020000è

	)

1183 
	#DMA_IFCR_CHTIF5
 ((
ušt32_t
)0x00040000è

	)

1184 
	#DMA_IFCR_CTEIF5
 ((
ušt32_t
)0x00080000è

	)

1187 
	#DMA_CCR_EN
 ((
ušt32_t
)0x00000001è

	)

1188 
	#DMA_CCR_TCIE
 ((
ušt32_t
)0x00000002è

	)

1189 
	#DMA_CCR_HTIE
 ((
ušt32_t
)0x00000004è

	)

1190 
	#DMA_CCR_TEIE
 ((
ušt32_t
)0x00000008è

	)

1191 
	#DMA_CCR_DIR
 ((
ušt32_t
)0x00000010è

	)

1192 
	#DMA_CCR_CIRC
 ((
ušt32_t
)0x00000020è

	)

1193 
	#DMA_CCR_PINC
 ((
ušt32_t
)0x00000040è

	)

1194 
	#DMA_CCR_MINC
 ((
ušt32_t
)0x00000080è

	)

1196 
	#DMA_CCR_PSIZE
 ((
ušt32_t
)0x00000300è

	)

1197 
	#DMA_CCR_PSIZE_0
 ((
ušt32_t
)0x00000100è

	)

1198 
	#DMA_CCR_PSIZE_1
 ((
ušt32_t
)0x00000200è

	)

1200 
	#DMA_CCR_MSIZE
 ((
ušt32_t
)0x00000C00è

	)

1201 
	#DMA_CCR_MSIZE_0
 ((
ušt32_t
)0x00000400è

	)

1202 
	#DMA_CCR_MSIZE_1
 ((
ušt32_t
)0x00000800è

	)

1204 
	#DMA_CCR_PL
 ((
ušt32_t
)0x00003000è

	)

1205 
	#DMA_CCR_PL_0
 ((
ušt32_t
)0x00001000è

	)

1206 
	#DMA_CCR_PL_1
 ((
ušt32_t
)0x00002000è

	)

1208 
	#DMA_CCR_MEM2MEM
 ((
ušt32_t
)0x00004000è

	)

1211 
	#DMA_CNDTR_NDT
 ((
ušt32_t
)0x0000FFFFè

	)

1214 
	#DMA_CPAR_PA
 ((
ušt32_t
)0xFFFFFFFFè

	)

1217 
	#DMA_CMAR_MA
 ((
ušt32_t
)0xFFFFFFFFè

	)

1225 
	#EXTI_IMR_MR0
 ((
ušt32_t
)0x00000001è

	)

1226 
	#EXTI_IMR_MR1
 ((
ušt32_t
)0x00000002è

	)

1227 
	#EXTI_IMR_MR2
 ((
ušt32_t
)0x00000004è

	)

1228 
	#EXTI_IMR_MR3
 ((
ušt32_t
)0x00000008è

	)

1229 
	#EXTI_IMR_MR4
 ((
ušt32_t
)0x00000010è

	)

1230 
	#EXTI_IMR_MR5
 ((
ušt32_t
)0x00000020è

	)

1231 
	#EXTI_IMR_MR6
 ((
ušt32_t
)0x00000040è

	)

1232 
	#EXTI_IMR_MR7
 ((
ušt32_t
)0x00000080è

	)

1233 
	#EXTI_IMR_MR8
 ((
ušt32_t
)0x00000100è

	)

1234 
	#EXTI_IMR_MR9
 ((
ušt32_t
)0x00000200è

	)

1235 
	#EXTI_IMR_MR10
 ((
ušt32_t
)0x00000400è

	)

1236 
	#EXTI_IMR_MR11
 ((
ušt32_t
)0x00000800è

	)

1237 
	#EXTI_IMR_MR12
 ((
ušt32_t
)0x00001000è

	)

1238 
	#EXTI_IMR_MR13
 ((
ušt32_t
)0x00002000è

	)

1239 
	#EXTI_IMR_MR14
 ((
ušt32_t
)0x00004000è

	)

1240 
	#EXTI_IMR_MR15
 ((
ušt32_t
)0x00008000è

	)

1241 
	#EXTI_IMR_MR16
 ((
ušt32_t
)0x00010000è

	)

1242 
	#EXTI_IMR_MR17
 ((
ušt32_t
)0x00020000è

	)

1243 
	#EXTI_IMR_MR19
 ((
ušt32_t
)0x00080000è

	)

1244 
	#EXTI_IMR_MR21
 ((
ušt32_t
)0x00200000è

	)

1245 
	#EXTI_IMR_MR22
 ((
ušt32_t
)0x00400000è

	)

1246 
	#EXTI_IMR_MR23
 ((
ušt32_t
)0x00800000è

	)

1247 
	#EXTI_IMR_MR25
 ((
ušt32_t
)0x02000000è

	)

1248 
	#EXTI_IMR_MR27
 ((
ušt32_t
)0x08000000è

	)

1251 
	#EXTI_EMR_MR0
 ((
ušt32_t
)0x00000001è

	)

1252 
	#EXTI_EMR_MR1
 ((
ušt32_t
)0x00000002è

	)

1253 
	#EXTI_EMR_MR2
 ((
ušt32_t
)0x00000004è

	)

1254 
	#EXTI_EMR_MR3
 ((
ušt32_t
)0x00000008è

	)

1255 
	#EXTI_EMR_MR4
 ((
ušt32_t
)0x00000010è

	)

1256 
	#EXTI_EMR_MR5
 ((
ušt32_t
)0x00000020è

	)

1257 
	#EXTI_EMR_MR6
 ((
ušt32_t
)0x00000040è

	)

1258 
	#EXTI_EMR_MR7
 ((
ušt32_t
)0x00000080è

	)

1259 
	#EXTI_EMR_MR8
 ((
ušt32_t
)0x00000100è

	)

1260 
	#EXTI_EMR_MR9
 ((
ušt32_t
)0x00000200è

	)

1261 
	#EXTI_EMR_MR10
 ((
ušt32_t
)0x00000400è

	)

1262 
	#EXTI_EMR_MR11
 ((
ušt32_t
)0x00000800è

	)

1263 
	#EXTI_EMR_MR12
 ((
ušt32_t
)0x00001000è

	)

1264 
	#EXTI_EMR_MR13
 ((
ušt32_t
)0x00002000è

	)

1265 
	#EXTI_EMR_MR14
 ((
ušt32_t
)0x00004000è

	)

1266 
	#EXTI_EMR_MR15
 ((
ušt32_t
)0x00008000è

	)

1267 
	#EXTI_EMR_MR16
 ((
ušt32_t
)0x00010000è

	)

1268 
	#EXTI_EMR_MR17
 ((
ušt32_t
)0x00020000è

	)

1269 
	#EXTI_EMR_MR19
 ((
ušt32_t
)0x00080000è

	)

1270 
	#EXTI_EMR_MR21
 ((
ušt32_t
)0x00200000è

	)

1271 
	#EXTI_EMR_MR22
 ((
ušt32_t
)0x00400000è

	)

1272 
	#EXTI_EMR_MR23
 ((
ušt32_t
)0x00800000è

	)

1273 
	#EXTI_EMR_MR25
 ((
ušt32_t
)0x02000000è

	)

1274 
	#EXTI_EMR_MR27
 ((
ušt32_t
)0x08000000è

	)

1277 
	#EXTI_RTSR_TR0
 ((
ušt32_t
)0x00000001è

	)

1278 
	#EXTI_RTSR_TR1
 ((
ušt32_t
)0x00000002è

	)

1279 
	#EXTI_RTSR_TR2
 ((
ušt32_t
)0x00000004è

	)

1280 
	#EXTI_RTSR_TR3
 ((
ušt32_t
)0x00000008è

	)

1281 
	#EXTI_RTSR_TR4
 ((
ušt32_t
)0x00000010è

	)

1282 
	#EXTI_RTSR_TR5
 ((
ušt32_t
)0x00000020è

	)

1283 
	#EXTI_RTSR_TR6
 ((
ušt32_t
)0x00000040è

	)

1284 
	#EXTI_RTSR_TR7
 ((
ušt32_t
)0x00000080è

	)

1285 
	#EXTI_RTSR_TR8
 ((
ušt32_t
)0x00000100è

	)

1286 
	#EXTI_RTSR_TR9
 ((
ušt32_t
)0x00000200è

	)

1287 
	#EXTI_RTSR_TR10
 ((
ušt32_t
)0x00000400è

	)

1288 
	#EXTI_RTSR_TR11
 ((
ušt32_t
)0x00000800è

	)

1289 
	#EXTI_RTSR_TR12
 ((
ušt32_t
)0x00001000è

	)

1290 
	#EXTI_RTSR_TR13
 ((
ušt32_t
)0x00002000è

	)

1291 
	#EXTI_RTSR_TR14
 ((
ušt32_t
)0x00004000è

	)

1292 
	#EXTI_RTSR_TR15
 ((
ušt32_t
)0x00008000è

	)

1293 
	#EXTI_RTSR_TR16
 ((
ušt32_t
)0x00010000è

	)

1294 
	#EXTI_RTSR_TR17
 ((
ušt32_t
)0x00020000è

	)

1295 
	#EXTI_RTSR_TR19
 ((
ušt32_t
)0x00080000è

	)

1298 
	#EXTI_FTSR_TR0
 ((
ušt32_t
)0x00000001è

	)

1299 
	#EXTI_FTSR_TR1
 ((
ušt32_t
)0x00000002è

	)

1300 
	#EXTI_FTSR_TR2
 ((
ušt32_t
)0x00000004è

	)

1301 
	#EXTI_FTSR_TR3
 ((
ušt32_t
)0x00000008è

	)

1302 
	#EXTI_FTSR_TR4
 ((
ušt32_t
)0x00000010è

	)

1303 
	#EXTI_FTSR_TR5
 ((
ušt32_t
)0x00000020è

	)

1304 
	#EXTI_FTSR_TR6
 ((
ušt32_t
)0x00000040è

	)

1305 
	#EXTI_FTSR_TR7
 ((
ušt32_t
)0x00000080è

	)

1306 
	#EXTI_FTSR_TR8
 ((
ušt32_t
)0x00000100è

	)

1307 
	#EXTI_FTSR_TR9
 ((
ušt32_t
)0x00000200è

	)

1308 
	#EXTI_FTSR_TR10
 ((
ušt32_t
)0x00000400è

	)

1309 
	#EXTI_FTSR_TR11
 ((
ušt32_t
)0x00000800è

	)

1310 
	#EXTI_FTSR_TR12
 ((
ušt32_t
)0x00001000è

	)

1311 
	#EXTI_FTSR_TR13
 ((
ušt32_t
)0x00002000è

	)

1312 
	#EXTI_FTSR_TR14
 ((
ušt32_t
)0x00004000è

	)

1313 
	#EXTI_FTSR_TR15
 ((
ušt32_t
)0x00008000è

	)

1314 
	#EXTI_FTSR_TR16
 ((
ušt32_t
)0x00010000è

	)

1315 
	#EXTI_FTSR_TR17
 ((
ušt32_t
)0x00020000è

	)

1316 
	#EXTI_FTSR_TR19
 ((
ušt32_t
)0x00080000è

	)

1319 
	#EXTI_SWIER_SWIER0
 ((
ušt32_t
)0x00000001è

	)

1320 
	#EXTI_SWIER_SWIER1
 ((
ušt32_t
)0x00000002è

	)

1321 
	#EXTI_SWIER_SWIER2
 ((
ušt32_t
)0x00000004è

	)

1322 
	#EXTI_SWIER_SWIER3
 ((
ušt32_t
)0x00000008è

	)

1323 
	#EXTI_SWIER_SWIER4
 ((
ušt32_t
)0x00000010è

	)

1324 
	#EXTI_SWIER_SWIER5
 ((
ušt32_t
)0x00000020è

	)

1325 
	#EXTI_SWIER_SWIER6
 ((
ušt32_t
)0x00000040è

	)

1326 
	#EXTI_SWIER_SWIER7
 ((
ušt32_t
)0x00000080è

	)

1327 
	#EXTI_SWIER_SWIER8
 ((
ušt32_t
)0x00000100è

	)

1328 
	#EXTI_SWIER_SWIER9
 ((
ušt32_t
)0x00000200è

	)

1329 
	#EXTI_SWIER_SWIER10
 ((
ušt32_t
)0x00000400è

	)

1330 
	#EXTI_SWIER_SWIER11
 ((
ušt32_t
)0x00000800è

	)

1331 
	#EXTI_SWIER_SWIER12
 ((
ušt32_t
)0x00001000è

	)

1332 
	#EXTI_SWIER_SWIER13
 ((
ušt32_t
)0x00002000è

	)

1333 
	#EXTI_SWIER_SWIER14
 ((
ušt32_t
)0x00004000è

	)

1334 
	#EXTI_SWIER_SWIER15
 ((
ušt32_t
)0x00008000è

	)

1335 
	#EXTI_SWIER_SWIER16
 ((
ušt32_t
)0x00010000è

	)

1336 
	#EXTI_SWIER_SWIER17
 ((
ušt32_t
)0x00020000è

	)

1337 
	#EXTI_SWIER_SWIER19
 ((
ušt32_t
)0x00080000è

	)

1340 
	#EXTI_PR_PR0
 ((
ušt32_t
)0x00000001è

	)

1341 
	#EXTI_PR_PR1
 ((
ušt32_t
)0x00000002è

	)

1342 
	#EXTI_PR_PR2
 ((
ušt32_t
)0x00000004è

	)

1343 
	#EXTI_PR_PR3
 ((
ušt32_t
)0x00000008è

	)

1344 
	#EXTI_PR_PR4
 ((
ušt32_t
)0x00000010è

	)

1345 
	#EXTI_PR_PR5
 ((
ušt32_t
)0x00000020è

	)

1346 
	#EXTI_PR_PR6
 ((
ušt32_t
)0x00000040è

	)

1347 
	#EXTI_PR_PR7
 ((
ušt32_t
)0x00000080è

	)

1348 
	#EXTI_PR_PR8
 ((
ušt32_t
)0x00000100è

	)

1349 
	#EXTI_PR_PR9
 ((
ušt32_t
)0x00000200è

	)

1350 
	#EXTI_PR_PR10
 ((
ušt32_t
)0x00000400è

	)

1351 
	#EXTI_PR_PR11
 ((
ušt32_t
)0x00000800è

	)

1352 
	#EXTI_PR_PR12
 ((
ušt32_t
)0x00001000è

	)

1353 
	#EXTI_PR_PR13
 ((
ušt32_t
)0x00002000è

	)

1354 
	#EXTI_PR_PR14
 ((
ušt32_t
)0x00004000è

	)

1355 
	#EXTI_PR_PR15
 ((
ušt32_t
)0x00008000è

	)

1356 
	#EXTI_PR_PR16
 ((
ušt32_t
)0x00010000è

	)

1357 
	#EXTI_PR_PR17
 ((
ušt32_t
)0x00020000è

	)

1358 
	#EXTI_PR_PR19
 ((
ušt32_t
)0x00080000è

	)

1367 
	#FLASH_ACR_LATENCY
 ((
ušt32_t
)0x00000001è

	)

1369 
	#FLASH_ACR_PRFTBE
 ((
ušt32_t
)0x00000010è

	)

1370 
	#FLASH_ACR_PRFTBS
 ((
ušt32_t
)0x00000020è

	)

1373 
	#FLASH_KEYR_FKEYR
 ((
ušt32_t
)0xFFFFFFFFè

	)

1376 
	#FLASH_OPTKEYR_OPTKEYR
 ((
ušt32_t
)0xFFFFFFFFè

	)

1379 
	#FLASH_FKEY1
 ((
ušt32_t
)0x45670123è

	)

1380 
	#FLASH_FKEY2
 ((
ušt32_t
)0xCDEF89ABè

	)

1383 
	#FLASH_OPTKEY1
 ((
ušt32_t
)0x45670123è

	)

1384 
	#FLASH_OPTKEY2
 ((
ušt32_t
)0xCDEF89ABè

	)

1388 
	#FLASH_SR_BSY
 ((
ušt32_t
)0x00000001è

	)

1389 
	#FLASH_SR_PGERR
 ((
ušt32_t
)0x00000004è

	)

1390 
	#FLASH_SR_WRPERR
 ((
ušt32_t
)0x00000010è

	)

1391 
	#FLASH_SR_EOP
 ((
ušt32_t
)0x00000020è

	)

1394 
	#FLASH_CR_PG
 ((
ušt32_t
)0x00000001è

	)

1395 
	#FLASH_CR_PER
 ((
ušt32_t
)0x00000002è

	)

1396 
	#FLASH_CR_MER
 ((
ušt32_t
)0x00000004è

	)

1397 
	#FLASH_CR_OPTPG
 ((
ušt32_t
)0x00000010è

	)

1398 
	#FLASH_CR_OPTER
 ((
ušt32_t
)0x00000020è

	)

1399 
	#FLASH_CR_STRT
 ((
ušt32_t
)0x00000040è

	)

1400 
	#FLASH_CR_LOCK
 ((
ušt32_t
)0x00000080è

	)

1401 
	#FLASH_CR_OPTWRE
 ((
ušt32_t
)0x00000200è

	)

1402 
	#FLASH_CR_ERRIE
 ((
ušt32_t
)0x00000400è

	)

1403 
	#FLASH_CR_EOPIE
 ((
ušt32_t
)0x00001000è

	)

1404 
	#FLASH_CR_OBL_LAUNCH
 ((
ušt32_t
)0x00002000è

	)

1407 
	#FLASH_AR_FAR
 ((
ušt32_t
)0xFFFFFFFFè

	)

1410 
	#FLASH_OBR_OPTERR
 ((
ušt32_t
)0x00000001è

	)

1411 
	#FLASH_OBR_RDPRT1
 ((
ušt32_t
)0x00000002è

	)

1412 
	#FLASH_OBR_RDPRT2
 ((
ušt32_t
)0x00000004è

	)

1414 
	#FLASH_OBR_USER
 ((
ušt32_t
)0x00003700è

	)

1415 
	#FLASH_OBR_IWDG_SW
 ((
ušt32_t
)0x00000100è

	)

1416 
	#FLASH_OBR_nRST_STOP
 ((
ušt32_t
)0x00000200è

	)

1417 
	#FLASH_OBR_nRST_STDBY
 ((
ušt32_t
)0x00000400è

	)

1418 
	#FLASH_OBR_nBOOT1
 ((
ušt32_t
)0x00001000è

	)

1419 
	#FLASH_OBR_VDDA_MONITOR
 ((
ušt32_t
)0x00002000è

	)

1422 
	#FLASH_OBR_BOOT1
 
FLASH_OBR_nBOOT1


	)

1425 
	#FLASH_OBR_VDDA_ANALOG
 
FLASH_OBR_VDDA_MONITOR


	)

1428 
	#FLASH_WRPR_WRP
 ((
ušt32_t
)0x0000FFFFè

	)

1433 
	#OB_RDP_RDP
 ((
ušt32_t
)0x000000FFè

	)

1434 
	#OB_RDP_nRDP
 ((
ušt32_t
)0x0000FF00è

	)

1437 
	#OB_USER_USER
 ((
ušt32_t
)0x00FF0000è

	)

1438 
	#OB_USER_nUSER
 ((
ušt32_t
)0xFF000000è

	)

1441 
	#OB_WRP0_WRP0
 ((
ušt32_t
)0x000000FFè

	)

1442 
	#OB_WRP0_nWRP0
 ((
ušt32_t
)0x0000FF00è

	)

1445 
	#OB_WRP1_WRP1
 ((
ušt32_t
)0x00FF0000è

	)

1446 
	#OB_WRP1_nWRP1
 ((
ušt32_t
)0xFF000000è

	)

1454 
	#GPIO_MODER_MODER0
 ((
ušt32_t
)0x00000003)

	)

1455 
	#GPIO_MODER_MODER0_0
 ((
ušt32_t
)0x00000001)

	)

1456 
	#GPIO_MODER_MODER0_1
 ((
ušt32_t
)0x00000002)

	)

1457 
	#GPIO_MODER_MODER1
 ((
ušt32_t
)0x0000000C)

	)

1458 
	#GPIO_MODER_MODER1_0
 ((
ušt32_t
)0x00000004)

	)

1459 
	#GPIO_MODER_MODER1_1
 ((
ušt32_t
)0x00000008)

	)

1460 
	#GPIO_MODER_MODER2
 ((
ušt32_t
)0x00000030)

	)

1461 
	#GPIO_MODER_MODER2_0
 ((
ušt32_t
)0x00000010)

	)

1462 
	#GPIO_MODER_MODER2_1
 ((
ušt32_t
)0x00000020)

	)

1463 
	#GPIO_MODER_MODER3
 ((
ušt32_t
)0x000000C0)

	)

1464 
	#GPIO_MODER_MODER3_0
 ((
ušt32_t
)0x00000040)

	)

1465 
	#GPIO_MODER_MODER3_1
 ((
ušt32_t
)0x00000080)

	)

1466 
	#GPIO_MODER_MODER4
 ((
ušt32_t
)0x00000300)

	)

1467 
	#GPIO_MODER_MODER4_0
 ((
ušt32_t
)0x00000100)

	)

1468 
	#GPIO_MODER_MODER4_1
 ((
ušt32_t
)0x00000200)

	)

1469 
	#GPIO_MODER_MODER5
 ((
ušt32_t
)0x00000C00)

	)

1470 
	#GPIO_MODER_MODER5_0
 ((
ušt32_t
)0x00000400)

	)

1471 
	#GPIO_MODER_MODER5_1
 ((
ušt32_t
)0x00000800)

	)

1472 
	#GPIO_MODER_MODER6
 ((
ušt32_t
)0x00003000)

	)

1473 
	#GPIO_MODER_MODER6_0
 ((
ušt32_t
)0x00001000)

	)

1474 
	#GPIO_MODER_MODER6_1
 ((
ušt32_t
)0x00002000)

	)

1475 
	#GPIO_MODER_MODER7
 ((
ušt32_t
)0x0000C000)

	)

1476 
	#GPIO_MODER_MODER7_0
 ((
ušt32_t
)0x00004000)

	)

1477 
	#GPIO_MODER_MODER7_1
 ((
ušt32_t
)0x00008000)

	)

1478 
	#GPIO_MODER_MODER8
 ((
ušt32_t
)0x00030000)

	)

1479 
	#GPIO_MODER_MODER8_0
 ((
ušt32_t
)0x00010000)

	)

1480 
	#GPIO_MODER_MODER8_1
 ((
ušt32_t
)0x00020000)

	)

1481 
	#GPIO_MODER_MODER9
 ((
ušt32_t
)0x000C0000)

	)

1482 
	#GPIO_MODER_MODER9_0
 ((
ušt32_t
)0x00040000)

	)

1483 
	#GPIO_MODER_MODER9_1
 ((
ušt32_t
)0x00080000)

	)

1484 
	#GPIO_MODER_MODER10
 ((
ušt32_t
)0x00300000)

	)

1485 
	#GPIO_MODER_MODER10_0
 ((
ušt32_t
)0x00100000)

	)

1486 
	#GPIO_MODER_MODER10_1
 ((
ušt32_t
)0x00200000)

	)

1487 
	#GPIO_MODER_MODER11
 ((
ušt32_t
)0x00C00000)

	)

1488 
	#GPIO_MODER_MODER11_0
 ((
ušt32_t
)0x00400000)

	)

1489 
	#GPIO_MODER_MODER11_1
 ((
ušt32_t
)0x00800000)

	)

1490 
	#GPIO_MODER_MODER12
 ((
ušt32_t
)0x03000000)

	)

1491 
	#GPIO_MODER_MODER12_0
 ((
ušt32_t
)0x01000000)

	)

1492 
	#GPIO_MODER_MODER12_1
 ((
ušt32_t
)0x02000000)

	)

1493 
	#GPIO_MODER_MODER13
 ((
ušt32_t
)0x0C000000)

	)

1494 
	#GPIO_MODER_MODER13_0
 ((
ušt32_t
)0x04000000)

	)

1495 
	#GPIO_MODER_MODER13_1
 ((
ušt32_t
)0x08000000)

	)

1496 
	#GPIO_MODER_MODER14
 ((
ušt32_t
)0x30000000)

	)

1497 
	#GPIO_MODER_MODER14_0
 ((
ušt32_t
)0x10000000)

	)

1498 
	#GPIO_MODER_MODER14_1
 ((
ušt32_t
)0x20000000)

	)

1499 
	#GPIO_MODER_MODER15
 ((
ušt32_t
)0xC0000000)

	)

1500 
	#GPIO_MODER_MODER15_0
 ((
ušt32_t
)0x40000000)

	)

1501 
	#GPIO_MODER_MODER15_1
 ((
ušt32_t
)0x80000000)

	)

1504 
	#GPIO_OTYPER_OT_0
 ((
ušt32_t
)0x00000001)

	)

1505 
	#GPIO_OTYPER_OT_1
 ((
ušt32_t
)0x00000002)

	)

1506 
	#GPIO_OTYPER_OT_2
 ((
ušt32_t
)0x00000004)

	)

1507 
	#GPIO_OTYPER_OT_3
 ((
ušt32_t
)0x00000008)

	)

1508 
	#GPIO_OTYPER_OT_4
 ((
ušt32_t
)0x00000010)

	)

1509 
	#GPIO_OTYPER_OT_5
 ((
ušt32_t
)0x00000020)

	)

1510 
	#GPIO_OTYPER_OT_6
 ((
ušt32_t
)0x00000040)

	)

1511 
	#GPIO_OTYPER_OT_7
 ((
ušt32_t
)0x00000080)

	)

1512 
	#GPIO_OTYPER_OT_8
 ((
ušt32_t
)0x00000100)

	)

1513 
	#GPIO_OTYPER_OT_9
 ((
ušt32_t
)0x00000200)

	)

1514 
	#GPIO_OTYPER_OT_10
 ((
ušt32_t
)0x00000400)

	)

1515 
	#GPIO_OTYPER_OT_11
 ((
ušt32_t
)0x00000800)

	)

1516 
	#GPIO_OTYPER_OT_12
 ((
ušt32_t
)0x00001000)

	)

1517 
	#GPIO_OTYPER_OT_13
 ((
ušt32_t
)0x00002000)

	)

1518 
	#GPIO_OTYPER_OT_14
 ((
ušt32_t
)0x00004000)

	)

1519 
	#GPIO_OTYPER_OT_15
 ((
ušt32_t
)0x00008000)

	)

1522 
	#GPIO_OSPEEDER_OSPEEDR0
 ((
ušt32_t
)0x00000003)

	)

1523 
	#GPIO_OSPEEDER_OSPEEDR0_0
 ((
ušt32_t
)0x00000001)

	)

1524 
	#GPIO_OSPEEDER_OSPEEDR0_1
 ((
ušt32_t
)0x00000002)

	)

1525 
	#GPIO_OSPEEDER_OSPEEDR1
 ((
ušt32_t
)0x0000000C)

	)

1526 
	#GPIO_OSPEEDER_OSPEEDR1_0
 ((
ušt32_t
)0x00000004)

	)

1527 
	#GPIO_OSPEEDER_OSPEEDR1_1
 ((
ušt32_t
)0x00000008)

	)

1528 
	#GPIO_OSPEEDER_OSPEEDR2
 ((
ušt32_t
)0x00000030)

	)

1529 
	#GPIO_OSPEEDER_OSPEEDR2_0
 ((
ušt32_t
)0x00000010)

	)

1530 
	#GPIO_OSPEEDER_OSPEEDR2_1
 ((
ušt32_t
)0x00000020)

	)

1531 
	#GPIO_OSPEEDER_OSPEEDR3
 ((
ušt32_t
)0x000000C0)

	)

1532 
	#GPIO_OSPEEDER_OSPEEDR3_0
 ((
ušt32_t
)0x00000040)

	)

1533 
	#GPIO_OSPEEDER_OSPEEDR3_1
 ((
ušt32_t
)0x00000080)

	)

1534 
	#GPIO_OSPEEDER_OSPEEDR4
 ((
ušt32_t
)0x00000300)

	)

1535 
	#GPIO_OSPEEDER_OSPEEDR4_0
 ((
ušt32_t
)0x00000100)

	)

1536 
	#GPIO_OSPEEDER_OSPEEDR4_1
 ((
ušt32_t
)0x00000200)

	)

1537 
	#GPIO_OSPEEDER_OSPEEDR5
 ((
ušt32_t
)0x00000C00)

	)

1538 
	#GPIO_OSPEEDER_OSPEEDR5_0
 ((
ušt32_t
)0x00000400)

	)

1539 
	#GPIO_OSPEEDER_OSPEEDR5_1
 ((
ušt32_t
)0x00000800)

	)

1540 
	#GPIO_OSPEEDER_OSPEEDR6
 ((
ušt32_t
)0x00003000)

	)

1541 
	#GPIO_OSPEEDER_OSPEEDR6_0
 ((
ušt32_t
)0x00001000)

	)

1542 
	#GPIO_OSPEEDER_OSPEEDR6_1
 ((
ušt32_t
)0x00002000)

	)

1543 
	#GPIO_OSPEEDER_OSPEEDR7
 ((
ušt32_t
)0x0000C000)

	)

1544 
	#GPIO_OSPEEDER_OSPEEDR7_0
 ((
ušt32_t
)0x00004000)

	)

1545 
	#GPIO_OSPEEDER_OSPEEDR7_1
 ((
ušt32_t
)0x00008000)

	)

1546 
	#GPIO_OSPEEDER_OSPEEDR8
 ((
ušt32_t
)0x00030000)

	)

1547 
	#GPIO_OSPEEDER_OSPEEDR8_0
 ((
ušt32_t
)0x00010000)

	)

1548 
	#GPIO_OSPEEDER_OSPEEDR8_1
 ((
ušt32_t
)0x00020000)

	)

1549 
	#GPIO_OSPEEDER_OSPEEDR9
 ((
ušt32_t
)0x000C0000)

	)

1550 
	#GPIO_OSPEEDER_OSPEEDR9_0
 ((
ušt32_t
)0x00040000)

	)

1551 
	#GPIO_OSPEEDER_OSPEEDR9_1
 ((
ušt32_t
)0x00080000)

	)

1552 
	#GPIO_OSPEEDER_OSPEEDR10
 ((
ušt32_t
)0x00300000)

	)

1553 
	#GPIO_OSPEEDER_OSPEEDR10_0
 ((
ušt32_t
)0x00100000)

	)

1554 
	#GPIO_OSPEEDER_OSPEEDR10_1
 ((
ušt32_t
)0x00200000)

	)

1555 
	#GPIO_OSPEEDER_OSPEEDR11
 ((
ušt32_t
)0x00C00000)

	)

1556 
	#GPIO_OSPEEDER_OSPEEDR11_0
 ((
ušt32_t
)0x00400000)

	)

1557 
	#GPIO_OSPEEDER_OSPEEDR11_1
 ((
ušt32_t
)0x00800000)

	)

1558 
	#GPIO_OSPEEDER_OSPEEDR12
 ((
ušt32_t
)0x03000000)

	)

1559 
	#GPIO_OSPEEDER_OSPEEDR12_0
 ((
ušt32_t
)0x01000000)

	)

1560 
	#GPIO_OSPEEDER_OSPEEDR12_1
 ((
ušt32_t
)0x02000000)

	)

1561 
	#GPIO_OSPEEDER_OSPEEDR13
 ((
ušt32_t
)0x0C000000)

	)

1562 
	#GPIO_OSPEEDER_OSPEEDR13_0
 ((
ušt32_t
)0x04000000)

	)

1563 
	#GPIO_OSPEEDER_OSPEEDR13_1
 ((
ušt32_t
)0x08000000)

	)

1564 
	#GPIO_OSPEEDER_OSPEEDR14
 ((
ušt32_t
)0x30000000)

	)

1565 
	#GPIO_OSPEEDER_OSPEEDR14_0
 ((
ušt32_t
)0x10000000)

	)

1566 
	#GPIO_OSPEEDER_OSPEEDR14_1
 ((
ušt32_t
)0x20000000)

	)

1567 
	#GPIO_OSPEEDER_OSPEEDR15
 ((
ušt32_t
)0xC0000000)

	)

1568 
	#GPIO_OSPEEDER_OSPEEDR15_0
 ((
ušt32_t
)0x40000000)

	)

1569 
	#GPIO_OSPEEDER_OSPEEDR15_1
 ((
ušt32_t
)0x80000000)

	)

1572 
	#GPIO_PUPDR_PUPDR0
 ((
ušt32_t
)0x00000003)

	)

1573 
	#GPIO_PUPDR_PUPDR0_0
 ((
ušt32_t
)0x00000001)

	)

1574 
	#GPIO_PUPDR_PUPDR0_1
 ((
ušt32_t
)0x00000002)

	)

1575 
	#GPIO_PUPDR_PUPDR1
 ((
ušt32_t
)0x0000000C)

	)

1576 
	#GPIO_PUPDR_PUPDR1_0
 ((
ušt32_t
)0x00000004)

	)

1577 
	#GPIO_PUPDR_PUPDR1_1
 ((
ušt32_t
)0x00000008)

	)

1578 
	#GPIO_PUPDR_PUPDR2
 ((
ušt32_t
)0x00000030)

	)

1579 
	#GPIO_PUPDR_PUPDR2_0
 ((
ušt32_t
)0x00000010)

	)

1580 
	#GPIO_PUPDR_PUPDR2_1
 ((
ušt32_t
)0x00000020)

	)

1581 
	#GPIO_PUPDR_PUPDR3
 ((
ušt32_t
)0x000000C0)

	)

1582 
	#GPIO_PUPDR_PUPDR3_0
 ((
ušt32_t
)0x00000040)

	)

1583 
	#GPIO_PUPDR_PUPDR3_1
 ((
ušt32_t
)0x00000080)

	)

1584 
	#GPIO_PUPDR_PUPDR4
 ((
ušt32_t
)0x00000300)

	)

1585 
	#GPIO_PUPDR_PUPDR4_0
 ((
ušt32_t
)0x00000100)

	)

1586 
	#GPIO_PUPDR_PUPDR4_1
 ((
ušt32_t
)0x00000200)

	)

1587 
	#GPIO_PUPDR_PUPDR5
 ((
ušt32_t
)0x00000C00)

	)

1588 
	#GPIO_PUPDR_PUPDR5_0
 ((
ušt32_t
)0x00000400)

	)

1589 
	#GPIO_PUPDR_PUPDR5_1
 ((
ušt32_t
)0x00000800)

	)

1590 
	#GPIO_PUPDR_PUPDR6
 ((
ušt32_t
)0x00003000)

	)

1591 
	#GPIO_PUPDR_PUPDR6_0
 ((
ušt32_t
)0x00001000)

	)

1592 
	#GPIO_PUPDR_PUPDR6_1
 ((
ušt32_t
)0x00002000)

	)

1593 
	#GPIO_PUPDR_PUPDR7
 ((
ušt32_t
)0x0000C000)

	)

1594 
	#GPIO_PUPDR_PUPDR7_0
 ((
ušt32_t
)0x00004000)

	)

1595 
	#GPIO_PUPDR_PUPDR7_1
 ((
ušt32_t
)0x00008000)

	)

1596 
	#GPIO_PUPDR_PUPDR8
 ((
ušt32_t
)0x00030000)

	)

1597 
	#GPIO_PUPDR_PUPDR8_0
 ((
ušt32_t
)0x00010000)

	)

1598 
	#GPIO_PUPDR_PUPDR8_1
 ((
ušt32_t
)0x00020000)

	)

1599 
	#GPIO_PUPDR_PUPDR9
 ((
ušt32_t
)0x000C0000)

	)

1600 
	#GPIO_PUPDR_PUPDR9_0
 ((
ušt32_t
)0x00040000)

	)

1601 
	#GPIO_PUPDR_PUPDR9_1
 ((
ušt32_t
)0x00080000)

	)

1602 
	#GPIO_PUPDR_PUPDR10
 ((
ušt32_t
)0x00300000)

	)

1603 
	#GPIO_PUPDR_PUPDR10_0
 ((
ušt32_t
)0x00100000)

	)

1604 
	#GPIO_PUPDR_PUPDR10_1
 ((
ušt32_t
)0x00200000)

	)

1605 
	#GPIO_PUPDR_PUPDR11
 ((
ušt32_t
)0x00C00000)

	)

1606 
	#GPIO_PUPDR_PUPDR11_0
 ((
ušt32_t
)0x00400000)

	)

1607 
	#GPIO_PUPDR_PUPDR11_1
 ((
ušt32_t
)0x00800000)

	)

1608 
	#GPIO_PUPDR_PUPDR12
 ((
ušt32_t
)0x03000000)

	)

1609 
	#GPIO_PUPDR_PUPDR12_0
 ((
ušt32_t
)0x01000000)

	)

1610 
	#GPIO_PUPDR_PUPDR12_1
 ((
ušt32_t
)0x02000000)

	)

1611 
	#GPIO_PUPDR_PUPDR13
 ((
ušt32_t
)0x0C000000)

	)

1612 
	#GPIO_PUPDR_PUPDR13_0
 ((
ušt32_t
)0x04000000)

	)

1613 
	#GPIO_PUPDR_PUPDR13_1
 ((
ušt32_t
)0x08000000)

	)

1614 
	#GPIO_PUPDR_PUPDR14
 ((
ušt32_t
)0x30000000)

	)

1615 
	#GPIO_PUPDR_PUPDR14_0
 ((
ušt32_t
)0x10000000)

	)

1616 
	#GPIO_PUPDR_PUPDR14_1
 ((
ušt32_t
)0x20000000)

	)

1617 
	#GPIO_PUPDR_PUPDR15
 ((
ušt32_t
)0xC0000000)

	)

1618 
	#GPIO_PUPDR_PUPDR15_0
 ((
ušt32_t
)0x40000000)

	)

1619 
	#GPIO_PUPDR_PUPDR15_1
 ((
ušt32_t
)0x80000000)

	)

1622 
	#GPIO_IDR_0
 ((
ušt32_t
)0x00000001)

	)

1623 
	#GPIO_IDR_1
 ((
ušt32_t
)0x00000002)

	)

1624 
	#GPIO_IDR_2
 ((
ušt32_t
)0x00000004)

	)

1625 
	#GPIO_IDR_3
 ((
ušt32_t
)0x00000008)

	)

1626 
	#GPIO_IDR_4
 ((
ušt32_t
)0x00000010)

	)

1627 
	#GPIO_IDR_5
 ((
ušt32_t
)0x00000020)

	)

1628 
	#GPIO_IDR_6
 ((
ušt32_t
)0x00000040)

	)

1629 
	#GPIO_IDR_7
 ((
ušt32_t
)0x00000080)

	)

1630 
	#GPIO_IDR_8
 ((
ušt32_t
)0x00000100)

	)

1631 
	#GPIO_IDR_9
 ((
ušt32_t
)0x00000200)

	)

1632 
	#GPIO_IDR_10
 ((
ušt32_t
)0x00000400)

	)

1633 
	#GPIO_IDR_11
 ((
ušt32_t
)0x00000800)

	)

1634 
	#GPIO_IDR_12
 ((
ušt32_t
)0x00001000)

	)

1635 
	#GPIO_IDR_13
 ((
ušt32_t
)0x00002000)

	)

1636 
	#GPIO_IDR_14
 ((
ušt32_t
)0x00004000)

	)

1637 
	#GPIO_IDR_15
 ((
ušt32_t
)0x00008000)

	)

1640 
	#GPIO_ODR_0
 ((
ušt32_t
)0x00000001)

	)

1641 
	#GPIO_ODR_1
 ((
ušt32_t
)0x00000002)

	)

1642 
	#GPIO_ODR_2
 ((
ušt32_t
)0x00000004)

	)

1643 
	#GPIO_ODR_3
 ((
ušt32_t
)0x00000008)

	)

1644 
	#GPIO_ODR_4
 ((
ušt32_t
)0x00000010)

	)

1645 
	#GPIO_ODR_5
 ((
ušt32_t
)0x00000020)

	)

1646 
	#GPIO_ODR_6
 ((
ušt32_t
)0x00000040)

	)

1647 
	#GPIO_ODR_7
 ((
ušt32_t
)0x00000080)

	)

1648 
	#GPIO_ODR_8
 ((
ušt32_t
)0x00000100)

	)

1649 
	#GPIO_ODR_9
 ((
ušt32_t
)0x00000200)

	)

1650 
	#GPIO_ODR_10
 ((
ušt32_t
)0x00000400)

	)

1651 
	#GPIO_ODR_11
 ((
ušt32_t
)0x00000800)

	)

1652 
	#GPIO_ODR_12
 ((
ušt32_t
)0x00001000)

	)

1653 
	#GPIO_ODR_13
 ((
ušt32_t
)0x00002000)

	)

1654 
	#GPIO_ODR_14
 ((
ušt32_t
)0x00004000)

	)

1655 
	#GPIO_ODR_15
 ((
ušt32_t
)0x00008000)

	)

1658 
	#GPIO_BSRR_BS_0
 ((
ušt32_t
)0x00000001)

	)

1659 
	#GPIO_BSRR_BS_1
 ((
ušt32_t
)0x00000002)

	)

1660 
	#GPIO_BSRR_BS_2
 ((
ušt32_t
)0x00000004)

	)

1661 
	#GPIO_BSRR_BS_3
 ((
ušt32_t
)0x00000008)

	)

1662 
	#GPIO_BSRR_BS_4
 ((
ušt32_t
)0x00000010)

	)

1663 
	#GPIO_BSRR_BS_5
 ((
ušt32_t
)0x00000020)

	)

1664 
	#GPIO_BSRR_BS_6
 ((
ušt32_t
)0x00000040)

	)

1665 
	#GPIO_BSRR_BS_7
 ((
ušt32_t
)0x00000080)

	)

1666 
	#GPIO_BSRR_BS_8
 ((
ušt32_t
)0x00000100)

	)

1667 
	#GPIO_BSRR_BS_9
 ((
ušt32_t
)0x00000200)

	)

1668 
	#GPIO_BSRR_BS_10
 ((
ušt32_t
)0x00000400)

	)

1669 
	#GPIO_BSRR_BS_11
 ((
ušt32_t
)0x00000800)

	)

1670 
	#GPIO_BSRR_BS_12
 ((
ušt32_t
)0x00001000)

	)

1671 
	#GPIO_BSRR_BS_13
 ((
ušt32_t
)0x00002000)

	)

1672 
	#GPIO_BSRR_BS_14
 ((
ušt32_t
)0x00004000)

	)

1673 
	#GPIO_BSRR_BS_15
 ((
ušt32_t
)0x00008000)

	)

1674 
	#GPIO_BSRR_BR_0
 ((
ušt32_t
)0x00010000)

	)

1675 
	#GPIO_BSRR_BR_1
 ((
ušt32_t
)0x00020000)

	)

1676 
	#GPIO_BSRR_BR_2
 ((
ušt32_t
)0x00040000)

	)

1677 
	#GPIO_BSRR_BR_3
 ((
ušt32_t
)0x00080000)

	)

1678 
	#GPIO_BSRR_BR_4
 ((
ušt32_t
)0x00100000)

	)

1679 
	#GPIO_BSRR_BR_5
 ((
ušt32_t
)0x00200000)

	)

1680 
	#GPIO_BSRR_BR_6
 ((
ušt32_t
)0x00400000)

	)

1681 
	#GPIO_BSRR_BR_7
 ((
ušt32_t
)0x00800000)

	)

1682 
	#GPIO_BSRR_BR_8
 ((
ušt32_t
)0x01000000)

	)

1683 
	#GPIO_BSRR_BR_9
 ((
ušt32_t
)0x02000000)

	)

1684 
	#GPIO_BSRR_BR_10
 ((
ušt32_t
)0x04000000)

	)

1685 
	#GPIO_BSRR_BR_11
 ((
ušt32_t
)0x08000000)

	)

1686 
	#GPIO_BSRR_BR_12
 ((
ušt32_t
)0x10000000)

	)

1687 
	#GPIO_BSRR_BR_13
 ((
ušt32_t
)0x20000000)

	)

1688 
	#GPIO_BSRR_BR_14
 ((
ušt32_t
)0x40000000)

	)

1689 
	#GPIO_BSRR_BR_15
 ((
ušt32_t
)0x80000000)

	)

1692 
	#GPIO_LCKR_LCK0
 ((
ušt32_t
)0x00000001)

	)

1693 
	#GPIO_LCKR_LCK1
 ((
ušt32_t
)0x00000002)

	)

1694 
	#GPIO_LCKR_LCK2
 ((
ušt32_t
)0x00000004)

	)

1695 
	#GPIO_LCKR_LCK3
 ((
ušt32_t
)0x00000008)

	)

1696 
	#GPIO_LCKR_LCK4
 ((
ušt32_t
)0x00000010)

	)

1697 
	#GPIO_LCKR_LCK5
 ((
ušt32_t
)0x00000020)

	)

1698 
	#GPIO_LCKR_LCK6
 ((
ušt32_t
)0x00000040)

	)

1699 
	#GPIO_LCKR_LCK7
 ((
ušt32_t
)0x00000080)

	)

1700 
	#GPIO_LCKR_LCK8
 ((
ušt32_t
)0x00000100)

	)

1701 
	#GPIO_LCKR_LCK9
 ((
ušt32_t
)0x00000200)

	)

1702 
	#GPIO_LCKR_LCK10
 ((
ušt32_t
)0x00000400)

	)

1703 
	#GPIO_LCKR_LCK11
 ((
ušt32_t
)0x00000800)

	)

1704 
	#GPIO_LCKR_LCK12
 ((
ušt32_t
)0x00001000)

	)

1705 
	#GPIO_LCKR_LCK13
 ((
ušt32_t
)0x00002000)

	)

1706 
	#GPIO_LCKR_LCK14
 ((
ušt32_t
)0x00004000)

	)

1707 
	#GPIO_LCKR_LCK15
 ((
ušt32_t
)0x00008000)

	)

1708 
	#GPIO_LCKR_LCKK
 ((
ušt32_t
)0x00010000)

	)

1711 
	#GPIO_AFRL_AFRL0
 ((
ušt32_t
)0x0000000F)

	)

1712 
	#GPIO_AFRL_AFRL1
 ((
ušt32_t
)0x000000F0)

	)

1713 
	#GPIO_AFRL_AFRL2
 ((
ušt32_t
)0x00000F00)

	)

1714 
	#GPIO_AFRL_AFRL3
 ((
ušt32_t
)0x0000F000)

	)

1715 
	#GPIO_AFRL_AFRL4
 ((
ušt32_t
)0x000F0000)

	)

1716 
	#GPIO_AFRL_AFRL5
 ((
ušt32_t
)0x00F00000)

	)

1717 
	#GPIO_AFRL_AFRL6
 ((
ušt32_t
)0x0F000000)

	)

1718 
	#GPIO_AFRL_AFRL7
 ((
ušt32_t
)0xF0000000)

	)

1721 
	#GPIO_AFRH_AFRH0
 ((
ušt32_t
)0x0000000F)

	)

1722 
	#GPIO_AFRH_AFRH1
 ((
ušt32_t
)0x000000F0)

	)

1723 
	#GPIO_AFRH_AFRH2
 ((
ušt32_t
)0x00000F00)

	)

1724 
	#GPIO_AFRH_AFRH3
 ((
ušt32_t
)0x0000F000)

	)

1725 
	#GPIO_AFRH_AFRH4
 ((
ušt32_t
)0x000F0000)

	)

1726 
	#GPIO_AFRH_AFRH5
 ((
ušt32_t
)0x00F00000)

	)

1727 
	#GPIO_AFRH_AFRH6
 ((
ušt32_t
)0x0F000000)

	)

1728 
	#GPIO_AFRH_AFRH7
 ((
ušt32_t
)0xF0000000)

	)

1731 
	#GPIO_BRR_BR_0
 ((
ušt32_t
)0x00000001)

	)

1732 
	#GPIO_BRR_BR_1
 ((
ušt32_t
)0x00000002)

	)

1733 
	#GPIO_BRR_BR_2
 ((
ušt32_t
)0x00000004)

	)

1734 
	#GPIO_BRR_BR_3
 ((
ušt32_t
)0x00000008)

	)

1735 
	#GPIO_BRR_BR_4
 ((
ušt32_t
)0x00000010)

	)

1736 
	#GPIO_BRR_BR_5
 ((
ušt32_t
)0x00000020)

	)

1737 
	#GPIO_BRR_BR_6
 ((
ušt32_t
)0x00000040)

	)

1738 
	#GPIO_BRR_BR_7
 ((
ušt32_t
)0x00000080)

	)

1739 
	#GPIO_BRR_BR_8
 ((
ušt32_t
)0x00000100)

	)

1740 
	#GPIO_BRR_BR_9
 ((
ušt32_t
)0x00000200)

	)

1741 
	#GPIO_BRR_BR_10
 ((
ušt32_t
)0x00000400)

	)

1742 
	#GPIO_BRR_BR_11
 ((
ušt32_t
)0x00000800)

	)

1743 
	#GPIO_BRR_BR_12
 ((
ušt32_t
)0x00001000)

	)

1744 
	#GPIO_BRR_BR_13
 ((
ušt32_t
)0x00002000)

	)

1745 
	#GPIO_BRR_BR_14
 ((
ušt32_t
)0x00004000)

	)

1746 
	#GPIO_BRR_BR_15
 ((
ušt32_t
)0x00008000)

	)

1755 
	#I2C_CR1_PE
 ((
ušt32_t
)0x00000001è

	)

1756 
	#I2C_CR1_TXIE
 ((
ušt32_t
)0x00000002è

	)

1757 
	#I2C_CR1_RXIE
 ((
ušt32_t
)0x00000004è

	)

1758 
	#I2C_CR1_ADDRIE
 ((
ušt32_t
)0x00000008è

	)

1759 
	#I2C_CR1_NACKIE
 ((
ušt32_t
)0x00000010è

	)

1760 
	#I2C_CR1_STOPIE
 ((
ušt32_t
)0x00000020è

	)

1761 
	#I2C_CR1_TCIE
 ((
ušt32_t
)0x00000040è

	)

1762 
	#I2C_CR1_ERRIE
 ((
ušt32_t
)0x00000080è

	)

1763 
	#I2C_CR1_DFN
 ((
ušt32_t
)0x00000F00è

	)

1764 
	#I2C_CR1_ANFOFF
 ((
ušt32_t
)0x00001000è

	)

1765 
	#I2C_CR1_SWRST
 ((
ušt32_t
)0x00002000è

	)

1766 
	#I2C_CR1_TXDMAEN
 ((
ušt32_t
)0x00004000è

	)

1767 
	#I2C_CR1_RXDMAEN
 ((
ušt32_t
)0x00008000è

	)

1768 
	#I2C_CR1_SBC
 ((
ušt32_t
)0x00010000è

	)

1769 
	#I2C_CR1_NOSTRETCH
 ((
ušt32_t
)0x00020000è

	)

1770 
	#I2C_CR1_WUPEN
 ((
ušt32_t
)0x00040000è

	)

1771 
	#I2C_CR1_GCEN
 ((
ušt32_t
)0x00080000è

	)

1772 
	#I2C_CR1_SMBHEN
 ((
ušt32_t
)0x00100000è

	)

1773 
	#I2C_CR1_SMBDEN
 ((
ušt32_t
)0x00200000è

	)

1774 
	#I2C_CR1_ALERTEN
 ((
ušt32_t
)0x00400000è

	)

1775 
	#I2C_CR1_PECEN
 ((
ušt32_t
)0x00800000è

	)

1778 
	#I2C_CR2_SADD
 ((
ušt32_t
)0x000003FFè

	)

1779 
	#I2C_CR2_RD_WRN
 ((
ušt32_t
)0x00000400è

	)

1780 
	#I2C_CR2_ADD10
 ((
ušt32_t
)0x00000800è

	)

1781 
	#I2C_CR2_HEAD10R
 ((
ušt32_t
)0x00001000è

	)

1782 
	#I2C_CR2_START
 ((
ušt32_t
)0x00002000è

	)

1783 
	#I2C_CR2_STOP
 ((
ušt32_t
)0x00004000è

	)

1784 
	#I2C_CR2_NACK
 ((
ušt32_t
)0x00008000è

	)

1785 
	#I2C_CR2_NBYTES
 ((
ušt32_t
)0x00FF0000è

	)

1786 
	#I2C_CR2_RELOAD
 ((
ušt32_t
)0x01000000è

	)

1787 
	#I2C_CR2_AUTOEND
 ((
ušt32_t
)0x02000000è

	)

1788 
	#I2C_CR2_PECBYTE
 ((
ušt32_t
)0x04000000è

	)

1791 
	#I2C_OAR1_OA1
 ((
ušt32_t
)0x000003FFè

	)

1792 
	#I2C_OAR1_OA1MODE
 ((
ušt32_t
)0x00000400è

	)

1793 
	#I2C_OAR1_OA1EN
 ((
ušt32_t
)0x00008000è

	)

1796 
	#I2C_OAR2_OA2
 ((
ušt32_t
)0x000000FEè

	)

1797 
	#I2C_OAR2_OA2MSK
 ((
ušt32_t
)0x00000700è

	)

1798 
	#I2C_OAR2_OA2EN
 ((
ušt32_t
)0x00008000è

	)

1801 
	#I2C_TIMINGR_SCLL
 ((
ušt32_t
)0x000000FFè

	)

1802 
	#I2C_TIMINGR_SCLH
 ((
ušt32_t
)0x0000FF00è

	)

1803 
	#I2C_TIMINGR_SDADEL
 ((
ušt32_t
)0x000F0000è

	)

1804 
	#I2C_TIMINGR_SCLDEL
 ((
ušt32_t
)0x00F00000è

	)

1805 
	#I2C_TIMINGR_PRESC
 ((
ušt32_t
)0xF0000000è

	)

1808 
	#I2C_TIMEOUTR_TIMEOUTA
 ((
ušt32_t
)0x00000FFFè

	)

1809 
	#I2C_TIMEOUTR_TIDLE
 ((
ušt32_t
)0x00001000è

	)

1810 
	#I2C_TIMEOUTR_TIMOUTEN
 ((
ušt32_t
)0x00008000è

	)

1811 
	#I2C_TIMEOUTR_TIMEOUTB
 ((
ušt32_t
)0x0FFF0000è

	)

1812 
	#I2C_TIMEOUTR_TEXTEN
 ((
ušt32_t
)0x80000000è

	)

1815 
	#I2C_ISR_TXE
 ((
ušt32_t
)0x00000001è

	)

1816 
	#I2C_ISR_TXIS
 ((
ušt32_t
)0x00000002è

	)

1817 
	#I2C_ISR_RXNE
 ((
ušt32_t
)0x00000004è

	)

1818 
	#I2C_ISR_ADDR
 ((
ušt32_t
)0x00000008è

	)

1819 
	#I2C_ISR_NACKF
 ((
ušt32_t
)0x00000010è

	)

1820 
	#I2C_ISR_STOPF
 ((
ušt32_t
)0x00000020è

	)

1821 
	#I2C_ISR_TC
 ((
ušt32_t
)0x00000040è

	)

1822 
	#I2C_ISR_TCR
 ((
ušt32_t
)0x00000080è

	)

1823 
	#I2C_ISR_BERR
 ((
ušt32_t
)0x00000100è

	)

1824 
	#I2C_ISR_ARLO
 ((
ušt32_t
)0x00000200è

	)

1825 
	#I2C_ISR_OVR
 ((
ušt32_t
)0x00000400è

	)

1826 
	#I2C_ISR_PECERR
 ((
ušt32_t
)0x00000800è

	)

1827 
	#I2C_ISR_TIMEOUT
 ((
ušt32_t
)0x00001000è

	)

1828 
	#I2C_ISR_ALERT
 ((
ušt32_t
)0x00002000è

	)

1829 
	#I2C_ISR_BUSY
 ((
ušt32_t
)0x00008000è

	)

1830 
	#I2C_ISR_DIR
 ((
ušt32_t
)0x00010000è

	)

1831 
	#I2C_ISR_ADDCODE
 ((
ušt32_t
)0x00FE0000è

	)

1834 
	#I2C_ICR_ADDRCF
 ((
ušt32_t
)0x00000008è

	)

1835 
	#I2C_ICR_NACKCF
 ((
ušt32_t
)0x00000010è

	)

1836 
	#I2C_ICR_STOPCF
 ((
ušt32_t
)0x00000020è

	)

1837 
	#I2C_ICR_BERRCF
 ((
ušt32_t
)0x00000100è

	)

1838 
	#I2C_ICR_ARLOCF
 ((
ušt32_t
)0x00000200è

	)

1839 
	#I2C_ICR_OVRCF
 ((
ušt32_t
)0x00000400è

	)

1840 
	#I2C_ICR_PECCF
 ((
ušt32_t
)0x00000800è

	)

1841 
	#I2C_ICR_TIMOUTCF
 ((
ušt32_t
)0x00001000è

	)

1842 
	#I2C_ICR_ALERTCF
 ((
ušt32_t
)0x00002000è

	)

1845 
	#I2C_PECR_PEC
 ((
ušt32_t
)0x000000FFè

	)

1848 
	#I2C_RXDR_RXDATA
 ((
ušt32_t
)0x000000FFè

	)

1851 
	#I2C_TXDR_TXDATA
 ((
ušt32_t
)0x000000FFè

	)

1859 
	#IWDG_KR_KEY
 ((
ušt16_t
)0xFFFFè

	)

1862 
	#IWDG_PR_PR
 ((
ušt8_t
)0x07è

	)

1863 
	#IWDG_PR_PR_0
 ((
ušt8_t
)0x01è

	)

1864 
	#IWDG_PR_PR_1
 ((
ušt8_t
)0x02è

	)

1865 
	#IWDG_PR_PR_2
 ((
ušt8_t
)0x04è

	)

1868 
	#IWDG_RLR_RL
 ((
ušt16_t
)0x0FFFè

	)

1871 
	#IWDG_SR_PVU
 ((
ušt8_t
)0x01è

	)

1872 
	#IWDG_SR_RVU
 ((
ušt8_t
)0x02è

	)

1873 
	#IWDG_SR_WVU
 ((
ušt8_t
)0x04è

	)

1876 
	#IWDG_WINR_WIN
 ((
ušt16_t
)0x0FFFè

	)

1885 
	#PWR_CR_LPSDSR
 ((
ušt16_t
)0x0001è

	)

1886 
	#PWR_CR_PDDS
 ((
ušt16_t
)0x0002è

	)

1887 
	#PWR_CR_CWUF
 ((
ušt16_t
)0x0004è

	)

1888 
	#PWR_CR_CSBF
 ((
ušt16_t
)0x0008è

	)

1889 
	#PWR_CR_PVDE
 ((
ušt16_t
)0x0010è

	)

1891 
	#PWR_CR_PLS
 ((
ušt16_t
)0x00E0è

	)

1892 
	#PWR_CR_PLS_0
 ((
ušt16_t
)0x0020è

	)

1893 
	#PWR_CR_PLS_1
 ((
ušt16_t
)0x0040è

	)

1894 
	#PWR_CR_PLS_2
 ((
ušt16_t
)0x0080è

	)

1897 
	#PWR_CR_PLS_LEV0
 ((
ušt16_t
)0x0000è

	)

1898 
	#PWR_CR_PLS_LEV1
 ((
ušt16_t
)0x0020è

	)

1899 
	#PWR_CR_PLS_LEV2
 ((
ušt16_t
)0x0040è

	)

1900 
	#PWR_CR_PLS_LEV3
 ((
ušt16_t
)0x0060è

	)

1901 
	#PWR_CR_PLS_LEV4
 ((
ušt16_t
)0x0080è

	)

1902 
	#PWR_CR_PLS_LEV5
 ((
ušt16_t
)0x00A0è

	)

1903 
	#PWR_CR_PLS_LEV6
 ((
ušt16_t
)0x00C0è

	)

1904 
	#PWR_CR_PLS_LEV7
 ((
ušt16_t
)0x00E0è

	)

1906 
	#PWR_CR_DBP
 ((
ušt16_t
)0x0100è

	)

1909 
	#PWR_CSR_WUF
 ((
ušt16_t
)0x0001è

	)

1910 
	#PWR_CSR_SBF
 ((
ušt16_t
)0x0002è

	)

1911 
	#PWR_CSR_PVDO
 ((
ušt16_t
)0x0004è

	)

1912 
	#PWR_CSR_VREFINTRDYF
 ((
ušt16_t
)0x0008è

	)

1914 
	#PWR_CSR_EWUP1
 ((
ušt16_t
)0x0100è

	)

1915 
	#PWR_CSR_EWUP2
 ((
ušt16_t
)0x0200è

	)

1924 
	#RCC_CR_HSION
 ((
ušt32_t
)0x00000001è

	)

1925 
	#RCC_CR_HSIRDY
 ((
ušt32_t
)0x00000002è

	)

1926 
	#RCC_CR_HSITRIM
 ((
ušt32_t
)0x000000F8è

	)

1927 
	#RCC_CR_HSICAL
 ((
ušt32_t
)0x0000FF00è

	)

1928 
	#RCC_CR_HSEON
 ((
ušt32_t
)0x00010000è

	)

1929 
	#RCC_CR_HSERDY
 ((
ušt32_t
)0x00020000è

	)

1930 
	#RCC_CR_HSEBYP
 ((
ušt32_t
)0x00040000è

	)

1931 
	#RCC_CR_CSSON
 ((
ušt32_t
)0x00080000è

	)

1932 
	#RCC_CR_PLLON
 ((
ušt32_t
)0x01000000è

	)

1933 
	#RCC_CR_PLLRDY
 ((
ušt32_t
)0x02000000è

	)

1937 
	#RCC_CFGR_SW
 ((
ušt32_t
)0x00000003è

	)

1938 
	#RCC_CFGR_SW_0
 ((
ušt32_t
)0x00000001è

	)

1939 
	#RCC_CFGR_SW_1
 ((
ušt32_t
)0x00000002è

	)

1941 
	#RCC_CFGR_SW_HSI
 ((
ušt32_t
)0x00000000è

	)

1942 
	#RCC_CFGR_SW_HSE
 ((
ušt32_t
)0x00000001è

	)

1943 
	#RCC_CFGR_SW_PLL
 ((
ušt32_t
)0x00000002è

	)

1946 
	#RCC_CFGR_SWS
 ((
ušt32_t
)0x0000000Cè

	)

1947 
	#RCC_CFGR_SWS_0
 ((
ušt32_t
)0x00000004è

	)

1948 
	#RCC_CFGR_SWS_1
 ((
ušt32_t
)0x00000008è

	)

1950 
	#RCC_CFGR_SWS_HSI
 ((
ušt32_t
)0x00000000è

	)

1951 
	#RCC_CFGR_SWS_HSE
 ((
ušt32_t
)0x00000004è

	)

1952 
	#RCC_CFGR_SWS_PLL
 ((
ušt32_t
)0x00000008è

	)

1955 
	#RCC_CFGR_HPRE
 ((
ušt32_t
)0x000000F0è

	)

1956 
	#RCC_CFGR_HPRE_0
 ((
ušt32_t
)0x00000010è

	)

1957 
	#RCC_CFGR_HPRE_1
 ((
ušt32_t
)0x00000020è

	)

1958 
	#RCC_CFGR_HPRE_2
 ((
ušt32_t
)0x00000040è

	)

1959 
	#RCC_CFGR_HPRE_3
 ((
ušt32_t
)0x00000080è

	)

1961 
	#RCC_CFGR_HPRE_DIV1
 ((
ušt32_t
)0x00000000è

	)

1962 
	#RCC_CFGR_HPRE_DIV2
 ((
ušt32_t
)0x00000080è

	)

1963 
	#RCC_CFGR_HPRE_DIV4
 ((
ušt32_t
)0x00000090è

	)

1964 
	#RCC_CFGR_HPRE_DIV8
 ((
ušt32_t
)0x000000A0è

	)

1965 
	#RCC_CFGR_HPRE_DIV16
 ((
ušt32_t
)0x000000B0è

	)

1966 
	#RCC_CFGR_HPRE_DIV64
 ((
ušt32_t
)0x000000C0è

	)

1967 
	#RCC_CFGR_HPRE_DIV128
 ((
ušt32_t
)0x000000D0è

	)

1968 
	#RCC_CFGR_HPRE_DIV256
 ((
ušt32_t
)0x000000E0è

	)

1969 
	#RCC_CFGR_HPRE_DIV512
 ((
ušt32_t
)0x000000F0è

	)

1972 
	#RCC_CFGR_PPRE
 ((
ušt32_t
)0x00000700è

	)

1973 
	#RCC_CFGR_PPRE_0
 ((
ušt32_t
)0x00000100è

	)

1974 
	#RCC_CFGR_PPRE_1
 ((
ušt32_t
)0x00000200è

	)

1975 
	#RCC_CFGR_PPRE_2
 ((
ušt32_t
)0x00000400è

	)

1977 
	#RCC_CFGR_PPRE_DIV1
 ((
ušt32_t
)0x00000000è

	)

1978 
	#RCC_CFGR_PPRE_DIV2
 ((
ušt32_t
)0x00000400è

	)

1979 
	#RCC_CFGR_PPRE_DIV4
 ((
ušt32_t
)0x00000500è

	)

1980 
	#RCC_CFGR_PPRE_DIV8
 ((
ušt32_t
)0x00000600è

	)

1981 
	#RCC_CFGR_PPRE_DIV16
 ((
ušt32_t
)0x00000700è

	)

1984 
	#RCC_CFGR_ADCPRE
 ((
ušt32_t
)0x00004000è

	)

1986 
	#RCC_CFGR_ADCPRE_DIV2
 ((
ušt32_t
)0x00000000è

	)

1987 
	#RCC_CFGR_ADCPRE_DIV4
 ((
ušt32_t
)0x00004000è

	)

1989 
	#RCC_CFGR_PLLSRC
 ((
ušt32_t
)0x00010000è

	)

1991 
	#RCC_CFGR_PLLXTPRE
 ((
ušt32_t
)0x00020000è

	)

1994 
	#RCC_CFGR_PLLMULL
 ((
ušt32_t
)0x003C0000è

	)

1995 
	#RCC_CFGR_PLLMULL_0
 ((
ušt32_t
)0x00040000è

	)

1996 
	#RCC_CFGR_PLLMULL_1
 ((
ušt32_t
)0x00080000è

	)

1997 
	#RCC_CFGR_PLLMULL_2
 ((
ušt32_t
)0x00100000è

	)

1998 
	#RCC_CFGR_PLLMULL_3
 ((
ušt32_t
)0x00200000è

	)

2000 
	#RCC_CFGR_PLLSRC_HSI_Div2
 ((
ušt32_t
)0x00000000è

	)

2001 
	#RCC_CFGR_PLLSRC_PREDIV1
 ((
ušt32_t
)0x00010000è

	)

2003 
	#RCC_CFGR_PLLXTPRE_PREDIV1
 ((
ušt32_t
)0x00000000è

	)

2004 
	#RCC_CFGR_PLLXTPRE_PREDIV1_Div2
 ((
ušt32_t
)0x00020000è

	)

2006 
	#RCC_CFGR_PLLMULL2
 ((
ušt32_t
)0x00000000è

	)

2007 
	#RCC_CFGR_PLLMULL3
 ((
ušt32_t
)0x00040000è

	)

2008 
	#RCC_CFGR_PLLMULL4
 ((
ušt32_t
)0x00080000è

	)

2009 
	#RCC_CFGR_PLLMULL5
 ((
ušt32_t
)0x000C0000è

	)

2010 
	#RCC_CFGR_PLLMULL6
 ((
ušt32_t
)0x00100000è

	)

2011 
	#RCC_CFGR_PLLMULL7
 ((
ušt32_t
)0x00140000è

	)

2012 
	#RCC_CFGR_PLLMULL8
 ((
ušt32_t
)0x00180000è

	)

2013 
	#RCC_CFGR_PLLMULL9
 ((
ušt32_t
)0x001C0000è

	)

2014 
	#RCC_CFGR_PLLMULL10
 ((
ušt32_t
)0x00200000è

	)

2015 
	#RCC_CFGR_PLLMULL11
 ((
ušt32_t
)0x00240000è

	)

2016 
	#RCC_CFGR_PLLMULL12
 ((
ušt32_t
)0x00280000è

	)

2017 
	#RCC_CFGR_PLLMULL13
 ((
ušt32_t
)0x002C0000è

	)

2018 
	#RCC_CFGR_PLLMULL14
 ((
ušt32_t
)0x00300000è

	)

2019 
	#RCC_CFGR_PLLMULL15
 ((
ušt32_t
)0x00340000è

	)

2020 
	#RCC_CFGR_PLLMULL16
 ((
ušt32_t
)0x00380000è

	)

2023 
	#RCC_CFGR_MCO
 ((
ušt32_t
)0x07000000è

	)

2024 
	#RCC_CFGR_MCO_0
 ((
ušt32_t
)0x01000000è

	)

2025 
	#RCC_CFGR_MCO_1
 ((
ušt32_t
)0x02000000è

	)

2026 
	#RCC_CFGR_MCO_2
 ((
ušt32_t
)0x04000000è

	)

2028 
	#RCC_CFGR_MCO_NOCLOCK
 ((
ušt32_t
)0x00000000è

	)

2029 
	#RCC_CFGR_MCO_HSI14
 ((
ušt32_t
)0x01000000è

	)

2030 
	#RCC_CFGR_MCO_LSI
 ((
ušt32_t
)0x02000000è

	)

2031 
	#RCC_CFGR_MCO_LSE
 ((
ušt32_t
)0x03000000è

	)

2032 
	#RCC_CFGR_MCO_SYSCLK
 ((
ušt32_t
)0x04000000è

	)

2033 
	#RCC_CFGR_MCO_HSI
 ((
ušt32_t
)0x05000000è

	)

2034 
	#RCC_CFGR_MCO_HSE
 ((
ušt32_t
)0x06000000è

	)

2035 
	#RCC_CFGR_MCO_PLL
 ((
ušt32_t
)0x07000000è

	)

2037 
	#RCC_CFGR_MCO_PRE
 ((
ušt32_t
)0x70000000è

	)

2038 
	#RCC_CFGR_MCO_PRE_1
 ((
ušt32_t
)0x00000000è

	)

2039 
	#RCC_CFGR_MCO_PRE_2
 ((
ušt32_t
)0x10000000è

	)

2040 
	#RCC_CFGR_MCO_PRE_4
 ((
ušt32_t
)0x20000000è

	)

2041 
	#RCC_CFGR_MCO_PRE_8
 ((
ušt32_t
)0x30000000è

	)

2042 
	#RCC_CFGR_MCO_PRE_16
 ((
ušt32_t
)0x40000000è

	)

2043 
	#RCC_CFGR_MCO_PRE_32
 ((
ušt32_t
)0x50000000è

	)

2044 
	#RCC_CFGR_MCO_PRE_64
 ((
ušt32_t
)0x60000000è

	)

2045 
	#RCC_CFGR_MCO_PRE_128
 ((
ušt32_t
)0x70000000è

	)

2047 
	#RCC_CFGR_PLLNODIV
 ((
ušt32_t
)0x80000000è

	)

2050 
	#RCC_CIR_LSIRDYF
 ((
ušt32_t
)0x00000001è

	)

2051 
	#RCC_CIR_LSERDYF
 ((
ušt32_t
)0x00000002è

	)

2052 
	#RCC_CIR_HSIRDYF
 ((
ušt32_t
)0x00000004è

	)

2053 
	#RCC_CIR_HSERDYF
 ((
ušt32_t
)0x00000008è

	)

2054 
	#RCC_CIR_PLLRDYF
 ((
ušt32_t
)0x00000010è

	)

2055 
	#RCC_CIR_HSI14RDYF
 ((
ušt32_t
)0x00000020è

	)

2056 
	#RCC_CIR_CSSF
 ((
ušt32_t
)0x00000080è

	)

2057 
	#RCC_CIR_LSIRDYIE
 ((
ušt32_t
)0x00000100è

	)

2058 
	#RCC_CIR_LSERDYIE
 ((
ušt32_t
)0x00000200è

	)

2059 
	#RCC_CIR_HSIRDYIE
 ((
ušt32_t
)0x00000400è

	)

2060 
	#RCC_CIR_HSERDYIE
 ((
ušt32_t
)0x00000800è

	)

2061 
	#RCC_CIR_PLLRDYIE
 ((
ušt32_t
)0x00001000è

	)

2062 
	#RCC_CIR_HSI14RDYIE
 ((
ušt32_t
)0x00002000è

	)

2063 
	#RCC_CIR_LSIRDYC
 ((
ušt32_t
)0x00010000è

	)

2064 
	#RCC_CIR_LSERDYC
 ((
ušt32_t
)0x00020000è

	)

2065 
	#RCC_CIR_HSIRDYC
 ((
ušt32_t
)0x00040000è

	)

2066 
	#RCC_CIR_HSERDYC
 ((
ušt32_t
)0x00080000è

	)

2067 
	#RCC_CIR_PLLRDYC
 ((
ušt32_t
)0x00100000è

	)

2068 
	#RCC_CIR_HSI14RDYC
 ((
ušt32_t
)0x00200000è

	)

2069 
	#RCC_CIR_CSSC
 ((
ušt32_t
)0x00800000è

	)

2072 
	#RCC_APB2RSTR_SYSCFGRST
 ((
ušt32_t
)0x00000001è

	)

2073 
	#RCC_APB2RSTR_ADC1RST
 ((
ušt32_t
)0x00000200è

	)

2074 
	#RCC_APB2RSTR_TIM1RST
 ((
ušt32_t
)0x00000800è

	)

2075 
	#RCC_APB2RSTR_SPI1RST
 ((
ušt32_t
)0x00001000è

	)

2076 
	#RCC_APB2RSTR_USART1RST
 ((
ušt32_t
)0x00004000è

	)

2077 
	#RCC_APB2RSTR_TIM15RST
 ((
ušt32_t
)0x00010000è

	)

2078 
	#RCC_APB2RSTR_TIM16RST
 ((
ušt32_t
)0x00020000è

	)

2079 
	#RCC_APB2RSTR_TIM17RST
 ((
ušt32_t
)0x00040000è

	)

2080 
	#RCC_APB2RSTR_DBGMCURST
 ((
ušt32_t
)0x00400000è

	)

2083 
	#RCC_APB1RSTR_TIM2RST
 ((
ušt32_t
)0x00000001è

	)

2084 
	#RCC_APB1RSTR_TIM3RST
 ((
ušt32_t
)0x00000002è

	)

2085 
	#RCC_APB1RSTR_TIM6RST
 ((
ušt32_t
)0x00000010è

	)

2086 
	#RCC_APB1RSTR_TIM14RST
 ((
ušt32_t
)0x00000100è

	)

2087 
	#RCC_APB1RSTR_WWDGRST
 ((
ušt32_t
)0x00000800è

	)

2088 
	#RCC_APB1RSTR_SPI2RST
 ((
ušt32_t
)0x00004000è

	)

2089 
	#RCC_APB1RSTR_USART2RST
 ((
ušt32_t
)0x00020000è

	)

2090 
	#RCC_APB1RSTR_I2C1RST
 ((
ušt32_t
)0x00200000è

	)

2091 
	#RCC_APB1RSTR_I2C2RST
 ((
ušt32_t
)0x00400000è

	)

2092 
	#RCC_APB1RSTR_PWRRST
 ((
ušt32_t
)0x10000000è

	)

2093 
	#RCC_APB1RSTR_DACRST
 ((
ušt32_t
)0x20000000è

	)

2094 
	#RCC_APB1RSTR_CECRST
 ((
ušt32_t
)0x40000000è

	)

2097 
	#RCC_AHBENR_DMA1EN
 ((
ušt32_t
)0x00000001è

	)

2098 
	#RCC_AHBENR_SRAMEN
 ((
ušt32_t
)0x00000004è

	)

2099 
	#RCC_AHBENR_FLITFEN
 ((
ušt32_t
)0x00000010è

	)

2100 
	#RCC_AHBENR_CRCEN
 ((
ušt32_t
)0x00000040è

	)

2101 
	#RCC_AHBENR_GPIOAEN
 ((
ušt32_t
)0x00020000è

	)

2102 
	#RCC_AHBENR_GPIOBEN
 ((
ušt32_t
)0x00040000è

	)

2103 
	#RCC_AHBENR_GPIOCEN
 ((
ušt32_t
)0x00080000è

	)

2104 
	#RCC_AHBENR_GPIODEN
 ((
ušt32_t
)0x00100000è

	)

2105 
	#RCC_AHBENR_GPIOFEN
 ((
ušt32_t
)0x00400000è

	)

2106 
	#RCC_AHBENR_TSEN
 ((
ušt32_t
)0x01000000è

	)

2109 
	#RCC_APB2ENR_SYSCFGEN
 ((
ušt32_t
)0x00000001è

	)

2110 
	#RCC_APB2ENR_ADC1EN
 ((
ušt32_t
)0x00000200è

	)

2111 
	#RCC_APB2ENR_TIM1EN
 ((
ušt32_t
)0x00000800è

	)

2112 
	#RCC_APB2ENR_SPI1EN
 ((
ušt32_t
)0x00001000è

	)

2113 
	#RCC_APB2ENR_USART1EN
 ((
ušt32_t
)0x00004000è

	)

2114 
	#RCC_APB2ENR_TIM15EN
 ((
ušt32_t
)0x00010000è

	)

2115 
	#RCC_APB2ENR_TIM16EN
 ((
ušt32_t
)0x00020000è

	)

2116 
	#RCC_APB2ENR_TIM17EN
 ((
ušt32_t
)0x00040000è

	)

2117 
	#RCC_APB2ENR_DBGMCUEN
 ((
ušt32_t
)0x00400000è

	)

2120 
	#RCC_APB1ENR_TIM2EN
 ((
ušt32_t
)0x00000001è

	)

2121 
	#RCC_APB1ENR_TIM3EN
 ((
ušt32_t
)0x00000002è

	)

2122 
	#RCC_APB1ENR_TIM6EN
 ((
ušt32_t
)0x00000010è

	)

2123 
	#RCC_APB1ENR_TIM14EN
 ((
ušt32_t
)0x00000100è

	)

2124 
	#RCC_APB1ENR_WWDGEN
 ((
ušt32_t
)0x00000800è

	)

2125 
	#RCC_APB1ENR_SPI2EN
 ((
ušt32_t
)0x00004000è

	)

2126 
	#RCC_APB1ENR_USART2EN
 ((
ušt32_t
)0x00020000è

	)

2127 
	#RCC_APB1ENR_I2C1EN
 ((
ušt32_t
)0x00200000è

	)

2128 
	#RCC_APB1ENR_I2C2EN
 ((
ušt32_t
)0x00400000è

	)

2129 
	#RCC_APB1ENR_PWREN
 ((
ušt32_t
)0x10000000è

	)

2130 
	#RCC_APB1ENR_DACEN
 ((
ušt32_t
)0x20000000è

	)

2131 
	#RCC_APB1ENR_CECEN
 ((
ušt32_t
)0x40000000è

	)

2134 
	#RCC_BDCR_LSEON
 ((
ušt32_t
)0x00000001è

	)

2135 
	#RCC_BDCR_LSERDY
 ((
ušt32_t
)0x00000002è

	)

2136 
	#RCC_BDCR_LSEBYP
 ((
ušt32_t
)0x00000004è

	)

2138 
	#RCC_BDCR_LSEDRV
 ((
ušt32_t
)0x00000018è

	)

2139 
	#RCC_BDCR_LSEDRV_0
 ((
ušt32_t
)0x00000008è

	)

2140 
	#RCC_BDCR_LSEDRV_1
 ((
ušt32_t
)0x00000010è

	)

2142 
	#RCC_BDCR_RTCSEL
 ((
ušt32_t
)0x00000300è

	)

2143 
	#RCC_BDCR_RTCSEL_0
 ((
ušt32_t
)0x00000100è

	)

2144 
	#RCC_BDCR_RTCSEL_1
 ((
ušt32_t
)0x00000200è

	)

2147 
	#RCC_BDCR_RTCSEL_NOCLOCK
 ((
ušt32_t
)0x00000000è

	)

2148 
	#RCC_BDCR_RTCSEL_LSE
 ((
ušt32_t
)0x00000100è

	)

2149 
	#RCC_BDCR_RTCSEL_LSI
 ((
ušt32_t
)0x00000200è

	)

2150 
	#RCC_BDCR_RTCSEL_HSE
 ((
ušt32_t
)0x00000300è

	)

2152 
	#RCC_BDCR_RTCEN
 ((
ušt32_t
)0x00008000è

	)

2153 
	#RCC_BDCR_BDRST
 ((
ušt32_t
)0x00010000è

	)

2156 
	#RCC_CSR_LSION
 ((
ušt32_t
)0x00000001è

	)

2157 
	#RCC_CSR_LSIRDY
 ((
ušt32_t
)0x00000002è

	)

2158 
	#RCC_CSR_V18PWRRSTF
 ((
ušt32_t
)0x00800000è

	)

2159 
	#RCC_CSR_RMVF
 ((
ušt32_t
)0x01000000è

	)

2160 
	#RCC_CSR_OBL
 ((
ušt32_t
)0x02000000è

	)

2161 
	#RCC_CSR_PINRSTF
 ((
ušt32_t
)0x04000000è

	)

2162 
	#RCC_CSR_PORRSTF
 ((
ušt32_t
)0x08000000è

	)

2163 
	#RCC_CSR_SFTRSTF
 ((
ušt32_t
)0x10000000è

	)

2164 
	#RCC_CSR_IWDGRSTF
 ((
ušt32_t
)0x20000000è

	)

2165 
	#RCC_CSR_WWDGRSTF
 ((
ušt32_t
)0x40000000è

	)

2166 
	#RCC_CSR_LPWRRSTF
 ((
ušt32_t
)0x80000000è

	)

2169 
	#RCC_AHBRSTR_GPIOARST
 ((
ušt32_t
)0x00020000è

	)

2170 
	#RCC_AHBRSTR_GPIOBRST
 ((
ušt32_t
)0x00040000è

	)

2171 
	#RCC_AHBRSTR_GPIOCRST
 ((
ušt32_t
)0x00080000è

	)

2172 
	#RCC_AHBRSTR_GPIODRST
 ((
ušt32_t
)0x00010000è

	)

2173 
	#RCC_AHBRSTR_GPIOFRST
 ((
ušt32_t
)0x00040000è

	)

2174 
	#RCC_AHBRSTR_TSRST
 ((
ušt32_t
)0x00100000è

	)

2178 
	#RCC_CFGR2_PREDIV1
 ((
ušt32_t
)0x0000000Fè

	)

2179 
	#RCC_CFGR2_PREDIV1_0
 ((
ušt32_t
)0x00000001è

	)

2180 
	#RCC_CFGR2_PREDIV1_1
 ((
ušt32_t
)0x00000002è

	)

2181 
	#RCC_CFGR2_PREDIV1_2
 ((
ušt32_t
)0x00000004è

	)

2182 
	#RCC_CFGR2_PREDIV1_3
 ((
ušt32_t
)0x00000008è

	)

2184 
	#RCC_CFGR2_PREDIV1_DIV1
 ((
ušt32_t
)0x00000000è

	)

2185 
	#RCC_CFGR2_PREDIV1_DIV2
 ((
ušt32_t
)0x00000001è

	)

2186 
	#RCC_CFGR2_PREDIV1_DIV3
 ((
ušt32_t
)0x00000002è

	)

2187 
	#RCC_CFGR2_PREDIV1_DIV4
 ((
ušt32_t
)0x00000003è

	)

2188 
	#RCC_CFGR2_PREDIV1_DIV5
 ((
ušt32_t
)0x00000004è

	)

2189 
	#RCC_CFGR2_PREDIV1_DIV6
 ((
ušt32_t
)0x00000005è

	)

2190 
	#RCC_CFGR2_PREDIV1_DIV7
 ((
ušt32_t
)0x00000006è

	)

2191 
	#RCC_CFGR2_PREDIV1_DIV8
 ((
ušt32_t
)0x00000007è

	)

2192 
	#RCC_CFGR2_PREDIV1_DIV9
 ((
ušt32_t
)0x00000008è

	)

2193 
	#RCC_CFGR2_PREDIV1_DIV10
 ((
ušt32_t
)0x00000009è

	)

2194 
	#RCC_CFGR2_PREDIV1_DIV11
 ((
ušt32_t
)0x0000000Aè

	)

2195 
	#RCC_CFGR2_PREDIV1_DIV12
 ((
ušt32_t
)0x0000000Bè

	)

2196 
	#RCC_CFGR2_PREDIV1_DIV13
 ((
ušt32_t
)0x0000000Cè

	)

2197 
	#RCC_CFGR2_PREDIV1_DIV14
 ((
ušt32_t
)0x0000000Dè

	)

2198 
	#RCC_CFGR2_PREDIV1_DIV15
 ((
ušt32_t
)0x0000000Eè

	)

2199 
	#RCC_CFGR2_PREDIV1_DIV16
 ((
ušt32_t
)0x0000000Fè

	)

2203 
	#RCC_CFGR3_USART1SW
 ((
ušt32_t
)0x00000003è

	)

2204 
	#RCC_CFGR3_USART1SW_0
 ((
ušt32_t
)0x00000001è

	)

2205 
	#RCC_CFGR3_USART1SW_1
 ((
ušt32_t
)0x00000002è

	)

2207 
	#RCC_CFGR3_I2C1SW
 ((
ušt32_t
)0x00000010è

	)

2208 
	#RCC_CFGR3_CECSW
 ((
ušt32_t
)0x00000040è

	)

2209 
	#RCC_CFGR3_ADCSW
 ((
ušt32_t
)0x00000100è

	)

2212 
	#RCC_CR2_HSI14ON
 ((
ušt32_t
)0x00000001è

	)

2213 
	#RCC_CR2_HSI14RDY
 ((
ušt32_t
)0x00000002è

	)

2214 
	#RCC_CR2_HSI14DIS
 ((
ušt32_t
)0x00000004è

	)

2215 
	#RCC_CR2_HSI14TRIM
 ((
ušt32_t
)0x000000F8è

	)

2216 
	#RCC_CR2_HSI14CAL
 ((
ušt32_t
)0x0000FF00è

	)

2224 
	#RTC_TR_PM
 ((
ušt32_t
)0x00400000)

	)

2225 
	#RTC_TR_HT
 ((
ušt32_t
)0x00300000)

	)

2226 
	#RTC_TR_HT_0
 ((
ušt32_t
)0x00100000)

	)

2227 
	#RTC_TR_HT_1
 ((
ušt32_t
)0x00200000)

	)

2228 
	#RTC_TR_HU
 ((
ušt32_t
)0x000F0000)

	)

2229 
	#RTC_TR_HU_0
 ((
ušt32_t
)0x00010000)

	)

2230 
	#RTC_TR_HU_1
 ((
ušt32_t
)0x00020000)

	)

2231 
	#RTC_TR_HU_2
 ((
ušt32_t
)0x00040000)

	)

2232 
	#RTC_TR_HU_3
 ((
ušt32_t
)0x00080000)

	)

2233 
	#RTC_TR_MNT
 ((
ušt32_t
)0x00007000)

	)

2234 
	#RTC_TR_MNT_0
 ((
ušt32_t
)0x00001000)

	)

2235 
	#RTC_TR_MNT_1
 ((
ušt32_t
)0x00002000)

	)

2236 
	#RTC_TR_MNT_2
 ((
ušt32_t
)0x00004000)

	)

2237 
	#RTC_TR_MNU
 ((
ušt32_t
)0x00000F00)

	)

2238 
	#RTC_TR_MNU_0
 ((
ušt32_t
)0x00000100)

	)

2239 
	#RTC_TR_MNU_1
 ((
ušt32_t
)0x00000200)

	)

2240 
	#RTC_TR_MNU_2
 ((
ušt32_t
)0x00000400)

	)

2241 
	#RTC_TR_MNU_3
 ((
ušt32_t
)0x00000800)

	)

2242 
	#RTC_TR_ST
 ((
ušt32_t
)0x00000070)

	)

2243 
	#RTC_TR_ST_0
 ((
ušt32_t
)0x00000010)

	)

2244 
	#RTC_TR_ST_1
 ((
ušt32_t
)0x00000020)

	)

2245 
	#RTC_TR_ST_2
 ((
ušt32_t
)0x00000040)

	)

2246 
	#RTC_TR_SU
 ((
ušt32_t
)0x0000000F)

	)

2247 
	#RTC_TR_SU_0
 ((
ušt32_t
)0x00000001)

	)

2248 
	#RTC_TR_SU_1
 ((
ušt32_t
)0x00000002)

	)

2249 
	#RTC_TR_SU_2
 ((
ušt32_t
)0x00000004)

	)

2250 
	#RTC_TR_SU_3
 ((
ušt32_t
)0x00000008)

	)

2253 
	#RTC_DR_YT
 ((
ušt32_t
)0x00F00000)

	)

2254 
	#RTC_DR_YT_0
 ((
ušt32_t
)0x00100000)

	)

2255 
	#RTC_DR_YT_1
 ((
ušt32_t
)0x00200000)

	)

2256 
	#RTC_DR_YT_2
 ((
ušt32_t
)0x00400000)

	)

2257 
	#RTC_DR_YT_3
 ((
ušt32_t
)0x00800000)

	)

2258 
	#RTC_DR_YU
 ((
ušt32_t
)0x000F0000)

	)

2259 
	#RTC_DR_YU_0
 ((
ušt32_t
)0x00010000)

	)

2260 
	#RTC_DR_YU_1
 ((
ušt32_t
)0x00020000)

	)

2261 
	#RTC_DR_YU_2
 ((
ušt32_t
)0x00040000)

	)

2262 
	#RTC_DR_YU_3
 ((
ušt32_t
)0x00080000)

	)

2263 
	#RTC_DR_WDU
 ((
ušt32_t
)0x0000E000)

	)

2264 
	#RTC_DR_WDU_0
 ((
ušt32_t
)0x00002000)

	)

2265 
	#RTC_DR_WDU_1
 ((
ušt32_t
)0x00004000)

	)

2266 
	#RTC_DR_WDU_2
 ((
ušt32_t
)0x00008000)

	)

2267 
	#RTC_DR_MT
 ((
ušt32_t
)0x00001000)

	)

2268 
	#RTC_DR_MU
 ((
ušt32_t
)0x00000F00)

	)

2269 
	#RTC_DR_MU_0
 ((
ušt32_t
)0x00000100)

	)

2270 
	#RTC_DR_MU_1
 ((
ušt32_t
)0x00000200)

	)

2271 
	#RTC_DR_MU_2
 ((
ušt32_t
)0x00000400)

	)

2272 
	#RTC_DR_MU_3
 ((
ušt32_t
)0x00000800)

	)

2273 
	#RTC_DR_DT
 ((
ušt32_t
)0x00000030)

	)

2274 
	#RTC_DR_DT_0
 ((
ušt32_t
)0x00000010)

	)

2275 
	#RTC_DR_DT_1
 ((
ušt32_t
)0x00000020)

	)

2276 
	#RTC_DR_DU
 ((
ušt32_t
)0x0000000F)

	)

2277 
	#RTC_DR_DU_0
 ((
ušt32_t
)0x00000001)

	)

2278 
	#RTC_DR_DU_1
 ((
ušt32_t
)0x00000002)

	)

2279 
	#RTC_DR_DU_2
 ((
ušt32_t
)0x00000004)

	)

2280 
	#RTC_DR_DU_3
 ((
ušt32_t
)0x00000008)

	)

2283 
	#RTC_CR_COE
 ((
ušt32_t
)0x00800000)

	)

2284 
	#RTC_CR_OSEL
 ((
ušt32_t
)0x00600000)

	)

2285 
	#RTC_CR_OSEL_0
 ((
ušt32_t
)0x00200000)

	)

2286 
	#RTC_CR_OSEL_1
 ((
ušt32_t
)0x00400000)

	)

2287 
	#RTC_CR_POL
 ((
ušt32_t
)0x00100000)

	)

2288 
	#RTC_CR_CALSEL
 ((
ušt32_t
)0x00080000)

	)

2289 
	#RTC_CR_BCK
 ((
ušt32_t
)0x00040000)

	)

2290 
	#RTC_CR_SUB1H
 ((
ušt32_t
)0x00020000)

	)

2291 
	#RTC_CR_ADD1H
 ((
ušt32_t
)0x00010000)

	)

2292 
	#RTC_CR_TSIE
 ((
ušt32_t
)0x00008000)

	)

2293 
	#RTC_CR_ALRAIE
 ((
ušt32_t
)0x00001000)

	)

2294 
	#RTC_CR_TSE
 ((
ušt32_t
)0x00000800)

	)

2295 
	#RTC_CR_ALRAE
 ((
ušt32_t
)0x00000100)

	)

2296 
	#RTC_CR_DCE
 ((
ušt32_t
)0x00000080)

	)

2297 
	#RTC_CR_FMT
 ((
ušt32_t
)0x00000040)

	)

2298 
	#RTC_CR_BYPSHAD
 ((
ušt32_t
)0x00000020)

	)

2299 
	#RTC_CR_REFCKON
 ((
ušt32_t
)0x00000010)

	)

2300 
	#RTC_CR_TSEDGE
 ((
ušt32_t
)0x00000008)

	)

2303 
	#RTC_ISR_RECALPF
 ((
ušt32_t
)0x00010000)

	)

2304 
	#RTC_ISR_TAMP2F
 ((
ušt32_t
)0x00004000)

	)

2305 
	#RTC_ISR_TAMP1F
 ((
ušt32_t
)0x00002000)

	)

2306 
	#RTC_ISR_TSOVF
 ((
ušt32_t
)0x00001000)

	)

2307 
	#RTC_ISR_TSF
 ((
ušt32_t
)0x00000800)

	)

2308 
	#RTC_ISR_ALRAF
 ((
ušt32_t
)0x00000100)

	)

2309 
	#RTC_ISR_INIT
 ((
ušt32_t
)0x00000080)

	)

2310 
	#RTC_ISR_INITF
 ((
ušt32_t
)0x00000040)

	)

2311 
	#RTC_ISR_RSF
 ((
ušt32_t
)0x00000020)

	)

2312 
	#RTC_ISR_INITS
 ((
ušt32_t
)0x00000010)

	)

2313 
	#RTC_ISR_SHPF
 ((
ušt32_t
)0x00000008)

	)

2314 
	#RTC_ISR_ALRAWF
 ((
ušt32_t
)0x00000001)

	)

2317 
	#RTC_PRER_PREDIV_A
 ((
ušt32_t
)0x007F0000)

	)

2318 
	#RTC_PRER_PREDIV_S
 ((
ušt32_t
)0x00007FFF)

	)

2321 
	#RTC_ALRMAR_MSK4
 ((
ušt32_t
)0x80000000)

	)

2322 
	#RTC_ALRMAR_WDSEL
 ((
ušt32_t
)0x40000000)

	)

2323 
	#RTC_ALRMAR_DT
 ((
ušt32_t
)0x30000000)

	)

2324 
	#RTC_ALRMAR_DT_0
 ((
ušt32_t
)0x10000000)

	)

2325 
	#RTC_ALRMAR_DT_1
 ((
ušt32_t
)0x20000000)

	)

2326 
	#RTC_ALRMAR_DU
 ((
ušt32_t
)0x0F000000)

	)

2327 
	#RTC_ALRMAR_DU_0
 ((
ušt32_t
)0x01000000)

	)

2328 
	#RTC_ALRMAR_DU_1
 ((
ušt32_t
)0x02000000)

	)

2329 
	#RTC_ALRMAR_DU_2
 ((
ušt32_t
)0x04000000)

	)

2330 
	#RTC_ALRMAR_DU_3
 ((
ušt32_t
)0x08000000)

	)

2331 
	#RTC_ALRMAR_MSK3
 ((
ušt32_t
)0x00800000)

	)

2332 
	#RTC_ALRMAR_PM
 ((
ušt32_t
)0x00400000)

	)

2333 
	#RTC_ALRMAR_HT
 ((
ušt32_t
)0x00300000)

	)

2334 
	#RTC_ALRMAR_HT_0
 ((
ušt32_t
)0x00100000)

	)

2335 
	#RTC_ALRMAR_HT_1
 ((
ušt32_t
)0x00200000)

	)

2336 
	#RTC_ALRMAR_HU
 ((
ušt32_t
)0x000F0000)

	)

2337 
	#RTC_ALRMAR_HU_0
 ((
ušt32_t
)0x00010000)

	)

2338 
	#RTC_ALRMAR_HU_1
 ((
ušt32_t
)0x00020000)

	)

2339 
	#RTC_ALRMAR_HU_2
 ((
ušt32_t
)0x00040000)

	)

2340 
	#RTC_ALRMAR_HU_3
 ((
ušt32_t
)0x00080000)

	)

2341 
	#RTC_ALRMAR_MSK2
 ((
ušt32_t
)0x00008000)

	)

2342 
	#RTC_ALRMAR_MNT
 ((
ušt32_t
)0x00007000)

	)

2343 
	#RTC_ALRMAR_MNT_0
 ((
ušt32_t
)0x00001000)

	)

2344 
	#RTC_ALRMAR_MNT_1
 ((
ušt32_t
)0x00002000)

	)

2345 
	#RTC_ALRMAR_MNT_2
 ((
ušt32_t
)0x00004000)

	)

2346 
	#RTC_ALRMAR_MNU
 ((
ušt32_t
)0x00000F00)

	)

2347 
	#RTC_ALRMAR_MNU_0
 ((
ušt32_t
)0x00000100)

	)

2348 
	#RTC_ALRMAR_MNU_1
 ((
ušt32_t
)0x00000200)

	)

2349 
	#RTC_ALRMAR_MNU_2
 ((
ušt32_t
)0x00000400)

	)

2350 
	#RTC_ALRMAR_MNU_3
 ((
ušt32_t
)0x00000800)

	)

2351 
	#RTC_ALRMAR_MSK1
 ((
ušt32_t
)0x00000080)

	)

2352 
	#RTC_ALRMAR_ST
 ((
ušt32_t
)0x00000070)

	)

2353 
	#RTC_ALRMAR_ST_0
 ((
ušt32_t
)0x00000010)

	)

2354 
	#RTC_ALRMAR_ST_1
 ((
ušt32_t
)0x00000020)

	)

2355 
	#RTC_ALRMAR_ST_2
 ((
ušt32_t
)0x00000040)

	)

2356 
	#RTC_ALRMAR_SU
 ((
ušt32_t
)0x0000000F)

	)

2357 
	#RTC_ALRMAR_SU_0
 ((
ušt32_t
)0x00000001)

	)

2358 
	#RTC_ALRMAR_SU_1
 ((
ušt32_t
)0x00000002)

	)

2359 
	#RTC_ALRMAR_SU_2
 ((
ušt32_t
)0x00000004)

	)

2360 
	#RTC_ALRMAR_SU_3
 ((
ušt32_t
)0x00000008)

	)

2363 
	#RTC_WPR_KEY
 ((
ušt32_t
)0x000000FF)

	)

2366 
	#RTC_SSR_SS
 ((
ušt32_t
)0x0003FFFF)

	)

2369 
	#RTC_SHIFTR_SUBFS
 ((
ušt32_t
)0x00007FFF)

	)

2370 
	#RTC_SHIFTR_ADD1S
 ((
ušt32_t
)0x80000000)

	)

2373 
	#RTC_TSTR_PM
 ((
ušt32_t
)0x00400000)

	)

2374 
	#RTC_TSTR_HT
 ((
ušt32_t
)0x00300000)

	)

2375 
	#RTC_TSTR_HT_0
 ((
ušt32_t
)0x00100000)

	)

2376 
	#RTC_TSTR_HT_1
 ((
ušt32_t
)0x00200000)

	)

2377 
	#RTC_TSTR_HU
 ((
ušt32_t
)0x000F0000)

	)

2378 
	#RTC_TSTR_HU_0
 ((
ušt32_t
)0x00010000)

	)

2379 
	#RTC_TSTR_HU_1
 ((
ušt32_t
)0x00020000)

	)

2380 
	#RTC_TSTR_HU_2
 ((
ušt32_t
)0x00040000)

	)

2381 
	#RTC_TSTR_HU_3
 ((
ušt32_t
)0x00080000)

	)

2382 
	#RTC_TSTR_MNT
 ((
ušt32_t
)0x00007000)

	)

2383 
	#RTC_TSTR_MNT_0
 ((
ušt32_t
)0x00001000)

	)

2384 
	#RTC_TSTR_MNT_1
 ((
ušt32_t
)0x00002000)

	)

2385 
	#RTC_TSTR_MNT_2
 ((
ušt32_t
)0x00004000)

	)

2386 
	#RTC_TSTR_MNU
 ((
ušt32_t
)0x00000F00)

	)

2387 
	#RTC_TSTR_MNU_0
 ((
ušt32_t
)0x00000100)

	)

2388 
	#RTC_TSTR_MNU_1
 ((
ušt32_t
)0x00000200)

	)

2389 
	#RTC_TSTR_MNU_2
 ((
ušt32_t
)0x00000400)

	)

2390 
	#RTC_TSTR_MNU_3
 ((
ušt32_t
)0x00000800)

	)

2391 
	#RTC_TSTR_ST
 ((
ušt32_t
)0x00000070)

	)

2392 
	#RTC_TSTR_ST_0
 ((
ušt32_t
)0x00000010)

	)

2393 
	#RTC_TSTR_ST_1
 ((
ušt32_t
)0x00000020)

	)

2394 
	#RTC_TSTR_ST_2
 ((
ušt32_t
)0x00000040)

	)

2395 
	#RTC_TSTR_SU
 ((
ušt32_t
)0x0000000F)

	)

2396 
	#RTC_TSTR_SU_0
 ((
ušt32_t
)0x00000001)

	)

2397 
	#RTC_TSTR_SU_1
 ((
ušt32_t
)0x00000002)

	)

2398 
	#RTC_TSTR_SU_2
 ((
ušt32_t
)0x00000004)

	)

2399 
	#RTC_TSTR_SU_3
 ((
ušt32_t
)0x00000008)

	)

2402 
	#RTC_TSDR_WDU
 ((
ušt32_t
)0x0000E000)

	)

2403 
	#RTC_TSDR_WDU_0
 ((
ušt32_t
)0x00002000)

	)

2404 
	#RTC_TSDR_WDU_1
 ((
ušt32_t
)0x00004000)

	)

2405 
	#RTC_TSDR_WDU_2
 ((
ušt32_t
)0x00008000)

	)

2406 
	#RTC_TSDR_MT
 ((
ušt32_t
)0x00001000)

	)

2407 
	#RTC_TSDR_MU
 ((
ušt32_t
)0x00000F00)

	)

2408 
	#RTC_TSDR_MU_0
 ((
ušt32_t
)0x00000100)

	)

2409 
	#RTC_TSDR_MU_1
 ((
ušt32_t
)0x00000200)

	)

2410 
	#RTC_TSDR_MU_2
 ((
ušt32_t
)0x00000400)

	)

2411 
	#RTC_TSDR_MU_3
 ((
ušt32_t
)0x00000800)

	)

2412 
	#RTC_TSDR_DT
 ((
ušt32_t
)0x00000030)

	)

2413 
	#RTC_TSDR_DT_0
 ((
ušt32_t
)0x00000010)

	)

2414 
	#RTC_TSDR_DT_1
 ((
ušt32_t
)0x00000020)

	)

2415 
	#RTC_TSDR_DU
 ((
ušt32_t
)0x0000000F)

	)

2416 
	#RTC_TSDR_DU_0
 ((
ušt32_t
)0x00000001)

	)

2417 
	#RTC_TSDR_DU_1
 ((
ušt32_t
)0x00000002)

	)

2418 
	#RTC_TSDR_DU_2
 ((
ušt32_t
)0x00000004)

	)

2419 
	#RTC_TSDR_DU_3
 ((
ušt32_t
)0x00000008)

	)

2422 
	#RTC_TSSSR_SS
 ((
ušt32_t
)0x0003FFFF)

	)

2425 
	#RTC_CAL_CALP
 ((
ušt32_t
)0x00008000)

	)

2426 
	#RTC_CAL_CALW8
 ((
ušt32_t
)0x00004000)

	)

2427 
	#RTC_CAL_CALW16
 ((
ušt32_t
)0x00002000)

	)

2428 
	#RTC_CAL_CALM
 ((
ušt32_t
)0x000001FF)

	)

2429 
	#RTC_CAL_CALM_0
 ((
ušt32_t
)0x00000001)

	)

2430 
	#RTC_CAL_CALM_1
 ((
ušt32_t
)0x00000002)

	)

2431 
	#RTC_CAL_CALM_2
 ((
ušt32_t
)0x00000004)

	)

2432 
	#RTC_CAL_CALM_3
 ((
ušt32_t
)0x00000008)

	)

2433 
	#RTC_CAL_CALM_4
 ((
ušt32_t
)0x00000010)

	)

2434 
	#RTC_CAL_CALM_5
 ((
ušt32_t
)0x00000020)

	)

2435 
	#RTC_CAL_CALM_6
 ((
ušt32_t
)0x00000040)

	)

2436 
	#RTC_CAL_CALM_7
 ((
ušt32_t
)0x00000080)

	)

2437 
	#RTC_CAL_CALM_8
 ((
ušt32_t
)0x00000100)

	)

2440 
	#RTC_TAFCR_ALARMOUTTYPE
 ((
ušt32_t
)0x00040000)

	)

2441 
	#RTC_TAFCR_TAMPPUDIS
 ((
ušt32_t
)0x00008000)

	)

2442 
	#RTC_TAFCR_TAMPPRCH
 ((
ušt32_t
)0x00006000)

	)

2443 
	#RTC_TAFCR_TAMPPRCH_0
 ((
ušt32_t
)0x00002000)

	)

2444 
	#RTC_TAFCR_TAMPPRCH_1
 ((
ušt32_t
)0x00004000)

	)

2445 
	#RTC_TAFCR_TAMPFLT
 ((
ušt32_t
)0x00001800)

	)

2446 
	#RTC_TAFCR_TAMPFLT_0
 ((
ušt32_t
)0x00000800)

	)

2447 
	#RTC_TAFCR_TAMPFLT_1
 ((
ušt32_t
)0x00001000)

	)

2448 
	#RTC_TAFCR_TAMPFREQ
 ((
ušt32_t
)0x00000700)

	)

2449 
	#RTC_TAFCR_TAMPFREQ_0
 ((
ušt32_t
)0x00000100)

	)

2450 
	#RTC_TAFCR_TAMPFREQ_1
 ((
ušt32_t
)0x00000200)

	)

2451 
	#RTC_TAFCR_TAMPFREQ_2
 ((
ušt32_t
)0x00000400)

	)

2452 
	#RTC_TAFCR_TAMPTS
 ((
ušt32_t
)0x00000080)

	)

2453 
	#RTC_TAFCR_TAMP2EDGE
 ((
ušt32_t
)0x00000010)

	)

2454 
	#RTC_TAFCR_TAMP2E
 ((
ušt32_t
)0x00000008)

	)

2455 
	#RTC_TAFCR_TAMPIE
 ((
ušt32_t
)0x00000004)

	)

2456 
	#RTC_TAFCR_TAMP1TRG
 ((
ušt32_t
)0x00000002)

	)

2457 
	#RTC_TAFCR_TAMP1E
 ((
ušt32_t
)0x00000001)

	)

2460 
	#RTC_ALRMASSR_MASKSS
 ((
ušt32_t
)0x0F000000)

	)

2461 
	#RTC_ALRMASSR_MASKSS_0
 ((
ušt32_t
)0x01000000)

	)

2462 
	#RTC_ALRMASSR_MASKSS_1
 ((
ušt32_t
)0x02000000)

	)

2463 
	#RTC_ALRMASSR_MASKSS_2
 ((
ušt32_t
)0x04000000)

	)

2464 
	#RTC_ALRMASSR_MASKSS_3
 ((
ušt32_t
)0x08000000)

	)

2465 
	#RTC_ALRMASSR_SS
 ((
ušt32_t
)0x00007FFF)

	)

2468 
	#RTC_BKP0R
 ((
ušt32_t
)0xFFFFFFFF)

	)

2471 
	#RTC_BKP1R
 ((
ušt32_t
)0xFFFFFFFF)

	)

2474 
	#RTC_BKP2R
 ((
ušt32_t
)0xFFFFFFFF)

	)

2477 
	#RTC_BKP3R
 ((
ušt32_t
)0xFFFFFFFF)

	)

2480 
	#RTC_BKP4R
 ((
ušt32_t
)0xFFFFFFFF)

	)

2488 
	#SPI_CR1_CPHA
 ((
ušt16_t
)0x0001è

	)

2489 
	#SPI_CR1_CPOL
 ((
ušt16_t
)0x0002è

	)

2490 
	#SPI_CR1_MSTR
 ((
ušt16_t
)0x0004è

	)

2491 
	#SPI_CR1_BR
 ((
ušt16_t
)0x0038è

	)

2492 
	#SPI_CR1_BR_0
 ((
ušt16_t
)0x0008è

	)

2493 
	#SPI_CR1_BR_1
 ((
ušt16_t
)0x0010è

	)

2494 
	#SPI_CR1_BR_2
 ((
ušt16_t
)0x0020è

	)

2495 
	#SPI_CR1_SPE
 ((
ušt16_t
)0x0040è

	)

2496 
	#SPI_CR1_LSBFIRST
 ((
ušt16_t
)0x0080è

	)

2497 
	#SPI_CR1_SSI
 ((
ušt16_t
)0x0100è

	)

2498 
	#SPI_CR1_SSM
 ((
ušt16_t
)0x0200è

	)

2499 
	#SPI_CR1_RXONLY
 ((
ušt16_t
)0x0400è

	)

2500 
	#SPI_CR1_CRCL
 ((
ušt16_t
)0x0800è

	)

2501 
	#SPI_CR1_CRCNEXT
 ((
ušt16_t
)0x1000è

	)

2502 
	#SPI_CR1_CRCEN
 ((
ušt16_t
)0x2000è

	)

2503 
	#SPI_CR1_BIDIOE
 ((
ušt16_t
)0x4000è

	)

2504 
	#SPI_CR1_BIDIMODE
 ((
ušt16_t
)0x8000è

	)

2507 
	#SPI_CR2_RXDMAEN
 ((
ušt16_t
)0x0001è

	)

2508 
	#SPI_CR2_TXDMAEN
 ((
ušt16_t
)0x0002è

	)

2509 
	#SPI_CR2_SSOE
 ((
ušt16_t
)0x0004è

	)

2510 
	#SPI_CR2_NSSP
 ((
ušt16_t
)0x0008è

	)

2511 
	#SPI_CR2_FRF
 ((
ušt16_t
)0x0010è

	)

2512 
	#SPI_CR2_ERRIE
 ((
ušt16_t
)0x0020è

	)

2513 
	#SPI_CR2_RXNEIE
 ((
ušt16_t
)0x0040è

	)

2514 
	#SPI_CR2_TXEIE
 ((
ušt16_t
)0x0080è

	)

2515 
	#SPI_CR2_DS
 ((
ušt16_t
)0x0F00è

	)

2516 
	#SPI_CR2_DS_0
 ((
ušt16_t
)0x0100è

	)

2517 
	#SPI_CR2_DS_1
 ((
ušt16_t
)0x0200è

	)

2518 
	#SPI_CR2_DS_2
 ((
ušt16_t
)0x0400è

	)

2519 
	#SPI_CR2_DS_3
 ((
ušt16_t
)0x0800è

	)

2520 
	#SPI_CR2_FRXTH
 ((
ušt16_t
)0x1000è

	)

2521 
	#SPI_CR2_LDMARX
 ((
ušt16_t
)0x2000è

	)

2522 
	#SPI_CR2_LDMATX
 ((
ušt16_t
)0x4000è

	)

2525 
	#SPI_SR_RXNE
 ((
ušt16_t
)0x0001è

	)

2526 
	#SPI_SR_TXE
 ((
ušt16_t
)0x0002è

	)

2527 
	#SPI_SR_CHSIDE
 ((
ušt16_t
)0x0004è

	)

2528 
	#SPI_SR_UDR
 ((
ušt16_t
)0x0008è

	)

2529 
	#SPI_SR_CRCERR
 ((
ušt16_t
)0x0010è

	)

2530 
	#SPI_SR_MODF
 ((
ušt16_t
)0x0020è

	)

2531 
	#SPI_SR_OVR
 ((
ušt16_t
)0x0040è

	)

2532 
	#SPI_SR_BSY
 ((
ušt16_t
)0x0080è

	)

2533 
	#SPI_SR_FRE
 ((
ušt16_t
)0x0100è

	)

2534 
	#SPI_SR_FRLVL
 ((
ušt16_t
)0x0600è

	)

2535 
	#SPI_SR_FRLVL_0
 ((
ušt16_t
)0x0200è

	)

2536 
	#SPI_SR_FRLVL_1
 ((
ušt16_t
)0x0400è

	)

2537 
	#SPI_SR_FTLVL
 ((
ušt16_t
)0x1800è

	)

2538 
	#SPI_SR_FTLVL_0
 ((
ušt16_t
)0x0800è

	)

2539 
	#SPI_SR_FTLVL_1
 ((
ušt16_t
)0x1000è

	)

2542 
	#SPI_DR_DR
 ((
ušt16_t
)0xFFFFè

	)

2545 
	#SPI_CRCPR_CRCPOLY
 ((
ušt16_t
)0xFFFFè

	)

2548 
	#SPI_RXCRCR_RXCRC
 ((
ušt16_t
)0xFFFFè

	)

2551 
	#SPI_TXCRCR_TXCRC
 ((
ušt16_t
)0xFFFFè

	)

2554 
	#SPI_I2SCFGR_CHLEN
 ((
ušt16_t
)0x0001è

	)

2555 
	#SPI_I2SCFGR_DATLEN
 ((
ušt16_t
)0x0006è

	)

2556 
	#SPI_I2SCFGR_DATLEN_0
 ((
ušt16_t
)0x0002è

	)

2557 
	#SPI_I2SCFGR_DATLEN_1
 ((
ušt16_t
)0x0004è

	)

2558 
	#SPI_I2SCFGR_CKPOL
 ((
ušt16_t
)0x0008è

	)

2559 
	#SPI_I2SCFGR_I2SSTD
 ((
ušt16_t
)0x0030è

	)

2560 
	#SPI_I2SCFGR_I2SSTD_0
 ((
ušt16_t
)0x0010è

	)

2561 
	#SPI_I2SCFGR_I2SSTD_1
 ((
ušt16_t
)0x0020è

	)

2562 
	#SPI_I2SCFGR_PCMSYNC
 ((
ušt16_t
)0x0080è

	)

2563 
	#SPI_I2SCFGR_I2SCFG
 ((
ušt16_t
)0x0300è

	)

2564 
	#SPI_I2SCFGR_I2SCFG_0
 ((
ušt16_t
)0x0100è

	)

2565 
	#SPI_I2SCFGR_I2SCFG_1
 ((
ušt16_t
)0x0200è

	)

2566 
	#SPI_I2SCFGR_I2SE
 ((
ušt16_t
)0x0400è

	)

2567 
	#SPI_I2SCFGR_I2SMOD
 ((
ušt16_t
)0x0800è

	)

2570 
	#SPI_I2SPR_I2SDIV
 ((
ušt16_t
)0x00FFè

	)

2571 
	#SPI_I2SPR_ODD
 ((
ušt16_t
)0x0100è

	)

2572 
	#SPI_I2SPR_MCKOE
 ((
ušt16_t
)0x0200è

	)

2580 
	#SYSCFG_CFGR1_MEM_MODE
 ((
ušt32_t
)0x00000003è

	)

2581 
	#SYSCFG_CFGR1_MEM_MODE_0
 ((
ušt32_t
)0x00000001è

	)

2582 
	#SYSCFG_CFGR1_MEM_MODE_1
 ((
ušt32_t
)0x00000002è

	)

2583 
	#SYSCFG_CFGR1_ADC_DMA_RMP
 ((
ušt32_t
)0x00000100è

	)

2584 
	#SYSCFG_CFGR1_USART1TX_DMA_RMP
 ((
ušt32_t
)0x00000200è

	)

2585 
	#SYSCFG_CFGR1_USART1RX_DMA_RMP
 ((
ušt32_t
)0x00000400è

	)

2586 
	#SYSCFG_CFGR1_TIM16_DMA_RMP
 ((
ušt32_t
)0x00000800è

	)

2587 
	#SYSCFG_CFGR1_TIM17_DMA_RMP
 ((
ušt32_t
)0x00001000è

	)

2588 
	#SYSCFG_CFGR1_I2C_FMP_PB6
 ((
ušt32_t
)0x00010000è

	)

2589 
	#SYSCFG_CFGR1_I2C_FMP_PB7
 ((
ušt32_t
)0x00020000è

	)

2590 
	#SYSCFG_CFGR1_I2C_FMP_PB8
 ((
ušt32_t
)0x00040000è

	)

2591 
	#SYSCFG_CFGR1_I2C_FMP_PB9
 ((
ušt32_t
)0x00080000è

	)

2592 
	#SYSCFG_CFGR1_I2C_FMP_I2C1
 ((
ušt32_t
)0x00100000è

	)

2593 
	#SYSCFG_CFGR1_I2C_FMP_PA9
 ((
ušt32_t
)0x00400000è

	)

2594 
	#SYSCFG_CFGR1_I2C_FMP_PA10
 ((
ušt32_t
)0x00800000è

	)

2597 
	#SYSCFG_EXTICR1_EXTI0
 ((
ušt16_t
)0x000Fè

	)

2598 
	#SYSCFG_EXTICR1_EXTI1
 ((
ušt16_t
)0x00F0è

	)

2599 
	#SYSCFG_EXTICR1_EXTI2
 ((
ušt16_t
)0x0F00è

	)

2600 
	#SYSCFG_EXTICR1_EXTI3
 ((
ušt16_t
)0xF000è

	)

2605 
	#SYSCFG_EXTICR1_EXTI0_PA
 ((
ušt16_t
)0x0000è

	)

2606 
	#SYSCFG_EXTICR1_EXTI0_PB
 ((
ušt16_t
)0x0001è

	)

2607 
	#SYSCFG_EXTICR1_EXTI0_PC
 ((
ušt16_t
)0x0002è

	)

2608 
	#SYSCFG_EXTICR1_EXTI0_PF
 ((
ušt16_t
)0x0003è

	)

2613 
	#SYSCFG_EXTICR1_EXTI1_PA
 ((
ušt16_t
)0x0000è

	)

2614 
	#SYSCFG_EXTICR1_EXTI1_PB
 ((
ušt16_t
)0x0010è

	)

2615 
	#SYSCFG_EXTICR1_EXTI1_PC
 ((
ušt16_t
)0x0020è

	)

2616 
	#SYSCFG_EXTICR1_EXTI1_PF
 ((
ušt16_t
)0x0030è

	)

2621 
	#SYSCFG_EXTICR1_EXTI2_PA
 ((
ušt16_t
)0x0000è

	)

2622 
	#SYSCFG_EXTICR1_EXTI2_PB
 ((
ušt16_t
)0x0100è

	)

2623 
	#SYSCFG_EXTICR1_EXTI2_PC
 ((
ušt16_t
)0x0200è

	)

2624 
	#SYSCFG_EXTICR1_EXTI2_PD
 ((
ušt16_t
)0x0300è

	)

2629 
	#SYSCFG_EXTICR1_EXTI3_PA
 ((
ušt16_t
)0x0000è

	)

2630 
	#SYSCFG_EXTICR1_EXTI3_PB
 ((
ušt16_t
)0x1000è

	)

2631 
	#SYSCFG_EXTICR1_EXTI3_PC
 ((
ušt16_t
)0x2000è

	)

2634 
	#SYSCFG_EXTICR2_EXTI4
 ((
ušt16_t
)0x000Fè

	)

2635 
	#SYSCFG_EXTICR2_EXTI5
 ((
ušt16_t
)0x00F0è

	)

2636 
	#SYSCFG_EXTICR2_EXTI6
 ((
ušt16_t
)0x0F00è

	)

2637 
	#SYSCFG_EXTICR2_EXTI7
 ((
ušt16_t
)0xF000è

	)

2642 
	#SYSCFG_EXTICR2_EXTI4_PA
 ((
ušt16_t
)0x0000è

	)

2643 
	#SYSCFG_EXTICR2_EXTI4_PB
 ((
ušt16_t
)0x0001è

	)

2644 
	#SYSCFG_EXTICR2_EXTI4_PC
 ((
ušt16_t
)0x0002è

	)

2645 
	#SYSCFG_EXTICR2_EXTI4_PF
 ((
ušt16_t
)0x0003è

	)

2650 
	#SYSCFG_EXTICR2_EXTI5_PA
 ((
ušt16_t
)0x0000è

	)

2651 
	#SYSCFG_EXTICR2_EXTI5_PB
 ((
ušt16_t
)0x0010è

	)

2652 
	#SYSCFG_EXTICR2_EXTI5_PC
 ((
ušt16_t
)0x0020è

	)

2653 
	#SYSCFG_EXTICR2_EXTI5_PF
 ((
ušt16_t
)0x0030è

	)

2658 
	#SYSCFG_EXTICR2_EXTI6_PA
 ((
ušt16_t
)0x0000è

	)

2659 
	#SYSCFG_EXTICR2_EXTI6_PB
 ((
ušt16_t
)0x0100è

	)

2660 
	#SYSCFG_EXTICR2_EXTI6_PC
 ((
ušt16_t
)0x0200è

	)

2661 
	#SYSCFG_EXTICR2_EXTI6_PF
 ((
ušt16_t
)0x0300è

	)

2666 
	#SYSCFG_EXTICR2_EXTI7_PA
 ((
ušt16_t
)0x0000è

	)

2667 
	#SYSCFG_EXTICR2_EXTI7_PB
 ((
ušt16_t
)0x1000è

	)

2668 
	#SYSCFG_EXTICR2_EXTI7_PC
 ((
ušt16_t
)0x2000è

	)

2669 
	#SYSCFG_EXTICR2_EXTI7_PF
 ((
ušt16_t
)0x3000è

	)

2672 
	#SYSCFG_EXTICR3_EXTI8
 ((
ušt16_t
)0x000Fè

	)

2673 
	#SYSCFG_EXTICR3_EXTI9
 ((
ušt16_t
)0x00F0è

	)

2674 
	#SYSCFG_EXTICR3_EXTI10
 ((
ušt16_t
)0x0F00è

	)

2675 
	#SYSCFG_EXTICR3_EXTI11
 ((
ušt16_t
)0xF000è

	)

2680 
	#SYSCFG_EXTICR3_EXTI8_PA
 ((
ušt16_t
)0x0000è

	)

2681 
	#SYSCFG_EXTICR3_EXTI8_PB
 ((
ušt16_t
)0x0001è

	)

2682 
	#SYSCFG_EXTICR3_EXTI8_PC
 ((
ušt16_t
)0x0002è

	)

2687 
	#SYSCFG_EXTICR3_EXTI9_PA
 ((
ušt16_t
)0x0000è

	)

2688 
	#SYSCFG_EXTICR3_EXTI9_PB
 ((
ušt16_t
)0x0010è

	)

2689 
	#SYSCFG_EXTICR3_EXTI9_PC
 ((
ušt16_t
)0x0020è

	)

2694 
	#SYSCFG_EXTICR3_EXTI10_PA
 ((
ušt16_t
)0x0000è

	)

2695 
	#SYSCFG_EXTICR3_EXTI10_PB
 ((
ušt16_t
)0x0100è

	)

2696 
	#SYSCFG_EXTICR3_EXTI10_PC
 ((
ušt16_t
)0x0200è

	)

2701 
	#SYSCFG_EXTICR3_EXTI11_PA
 ((
ušt16_t
)0x0000è

	)

2702 
	#SYSCFG_EXTICR3_EXTI11_PB
 ((
ušt16_t
)0x1000è

	)

2703 
	#SYSCFG_EXTICR3_EXTI11_PC
 ((
ušt16_t
)0x2000è

	)

2706 
	#SYSCFG_EXTICR4_EXTI12
 ((
ušt16_t
)0x000Fè

	)

2707 
	#SYSCFG_EXTICR4_EXTI13
 ((
ušt16_t
)0x00F0è

	)

2708 
	#SYSCFG_EXTICR4_EXTI14
 ((
ušt16_t
)0x0F00è

	)

2709 
	#SYSCFG_EXTICR4_EXTI15
 ((
ušt16_t
)0xF000è

	)

2714 
	#SYSCFG_EXTICR4_EXTI12_PA
 ((
ušt16_t
)0x0000è

	)

2715 
	#SYSCFG_EXTICR4_EXTI12_PB
 ((
ušt16_t
)0x0001è

	)

2716 
	#SYSCFG_EXTICR4_EXTI12_PC
 ((
ušt16_t
)0x0002è

	)

2721 
	#SYSCFG_EXTICR4_EXTI13_PA
 ((
ušt16_t
)0x0000è

	)

2722 
	#SYSCFG_EXTICR4_EXTI13_PB
 ((
ušt16_t
)0x0010è

	)

2723 
	#SYSCFG_EXTICR4_EXTI13_PC
 ((
ušt16_t
)0x0020è

	)

2728 
	#SYSCFG_EXTICR4_EXTI14_PA
 ((
ušt16_t
)0x0000è

	)

2729 
	#SYSCFG_EXTICR4_EXTI14_PB
 ((
ušt16_t
)0x0100è

	)

2730 
	#SYSCFG_EXTICR4_EXTI14_PC
 ((
ušt16_t
)0x0200è

	)

2735 
	#SYSCFG_EXTICR4_EXTI15_PA
 ((
ušt16_t
)0x0000è

	)

2736 
	#SYSCFG_EXTICR4_EXTI15_PB
 ((
ušt16_t
)0x1000è

	)

2737 
	#SYSCFG_EXTICR4_EXTI15_PC
 ((
ušt16_t
)0x2000è

	)

2740 
	#SYSCFG_CFGR2_LOCKUP_LOCK
 ((
ušt32_t
)0x00000001è

	)

2741 
	#SYSCFG_CFGR2_SRAM_PARITY_LOCK
 ((
ušt32_t
)0x00000002è

	)

2742 
	#SYSCFG_CFGR2_PVD_LOCK
 ((
ušt32_t
)0x00000004è

	)

2743 
	#SYSCFG_CFGR2_SRAM_PE
 ((
ušt32_t
)0x00000100è

	)

2751 
	#TIM_CR1_CEN
 ((
ušt16_t
)0x0001è

	)

2752 
	#TIM_CR1_UDIS
 ((
ušt16_t
)0x0002è

	)

2753 
	#TIM_CR1_URS
 ((
ušt16_t
)0x0004è

	)

2754 
	#TIM_CR1_OPM
 ((
ušt16_t
)0x0008è

	)

2755 
	#TIM_CR1_DIR
 ((
ušt16_t
)0x0010è

	)

2757 
	#TIM_CR1_CMS
 ((
ušt16_t
)0x0060è

	)

2758 
	#TIM_CR1_CMS_0
 ((
ušt16_t
)0x0020è

	)

2759 
	#TIM_CR1_CMS_1
 ((
ušt16_t
)0x0040è

	)

2761 
	#TIM_CR1_ARPE
 ((
ušt16_t
)0x0080è

	)

2763 
	#TIM_CR1_CKD
 ((
ušt16_t
)0x0300è

	)

2764 
	#TIM_CR1_CKD_0
 ((
ušt16_t
)0x0100è

	)

2765 
	#TIM_CR1_CKD_1
 ((
ušt16_t
)0x0200è

	)

2768 
	#TIM_CR2_CCPC
 ((
ušt16_t
)0x0001è

	)

2769 
	#TIM_CR2_CCUS
 ((
ušt16_t
)0x0004è

	)

2770 
	#TIM_CR2_CCDS
 ((
ušt16_t
)0x0008è

	)

2772 
	#TIM_CR2_MMS
 ((
ušt16_t
)0x0070è

	)

2773 
	#TIM_CR2_MMS_0
 ((
ušt16_t
)0x0010è

	)

2774 
	#TIM_CR2_MMS_1
 ((
ušt16_t
)0x0020è

	)

2775 
	#TIM_CR2_MMS_2
 ((
ušt16_t
)0x0040è

	)

2777 
	#TIM_CR2_TI1S
 ((
ušt16_t
)0x0080è

	)

2778 
	#TIM_CR2_OIS1
 ((
ušt16_t
)0x0100è

	)

2779 
	#TIM_CR2_OIS1N
 ((
ušt16_t
)0x0200è

	)

2780 
	#TIM_CR2_OIS2
 ((
ušt16_t
)0x0400è

	)

2781 
	#TIM_CR2_OIS2N
 ((
ušt16_t
)0x0800è

	)

2782 
	#TIM_CR2_OIS3
 ((
ušt16_t
)0x1000è

	)

2783 
	#TIM_CR2_OIS3N
 ((
ušt16_t
)0x2000è

	)

2784 
	#TIM_CR2_OIS4
 ((
ušt16_t
)0x4000è

	)

2787 
	#TIM_SMCR_SMS
 ((
ušt16_t
)0x0007è

	)

2788 
	#TIM_SMCR_SMS_0
 ((
ušt16_t
)0x0001è

	)

2789 
	#TIM_SMCR_SMS_1
 ((
ušt16_t
)0x0002è

	)

2790 
	#TIM_SMCR_SMS_2
 ((
ušt16_t
)0x0004è

	)

2792 
	#TIM_SMCR_OCCS
 ((
ušt16_t
)0x0008è

	)

2794 
	#TIM_SMCR_TS
 ((
ušt16_t
)0x0070è

	)

2795 
	#TIM_SMCR_TS_0
 ((
ušt16_t
)0x0010è

	)

2796 
	#TIM_SMCR_TS_1
 ((
ušt16_t
)0x0020è

	)

2797 
	#TIM_SMCR_TS_2
 ((
ušt16_t
)0x0040è

	)

2799 
	#TIM_SMCR_MSM
 ((
ušt16_t
)0x0080è

	)

2801 
	#TIM_SMCR_ETF
 ((
ušt16_t
)0x0F00è

	)

2802 
	#TIM_SMCR_ETF_0
 ((
ušt16_t
)0x0100è

	)

2803 
	#TIM_SMCR_ETF_1
 ((
ušt16_t
)0x0200è

	)

2804 
	#TIM_SMCR_ETF_2
 ((
ušt16_t
)0x0400è

	)

2805 
	#TIM_SMCR_ETF_3
 ((
ušt16_t
)0x0800è

	)

2807 
	#TIM_SMCR_ETPS
 ((
ušt16_t
)0x3000è

	)

2808 
	#TIM_SMCR_ETPS_0
 ((
ušt16_t
)0x1000è

	)

2809 
	#TIM_SMCR_ETPS_1
 ((
ušt16_t
)0x2000è

	)

2811 
	#TIM_SMCR_ECE
 ((
ušt16_t
)0x4000è

	)

2812 
	#TIM_SMCR_ETP
 ((
ušt16_t
)0x8000è

	)

2815 
	#TIM_DIER_UIE
 ((
ušt16_t
)0x0001è

	)

2816 
	#TIM_DIER_CC1IE
 ((
ušt16_t
)0x0002è

	)

2817 
	#TIM_DIER_CC2IE
 ((
ušt16_t
)0x0004è

	)

2818 
	#TIM_DIER_CC3IE
 ((
ušt16_t
)0x0008è

	)

2819 
	#TIM_DIER_CC4IE
 ((
ušt16_t
)0x0010è

	)

2820 
	#TIM_DIER_COMIE
 ((
ušt16_t
)0x0020è

	)

2821 
	#TIM_DIER_TIE
 ((
ušt16_t
)0x0040è

	)

2822 
	#TIM_DIER_BIE
 ((
ušt16_t
)0x0080è

	)

2823 
	#TIM_DIER_UDE
 ((
ušt16_t
)0x0100è

	)

2824 
	#TIM_DIER_CC1DE
 ((
ušt16_t
)0x0200è

	)

2825 
	#TIM_DIER_CC2DE
 ((
ušt16_t
)0x0400è

	)

2826 
	#TIM_DIER_CC3DE
 ((
ušt16_t
)0x0800è

	)

2827 
	#TIM_DIER_CC4DE
 ((
ušt16_t
)0x1000è

	)

2828 
	#TIM_DIER_COMDE
 ((
ušt16_t
)0x2000è

	)

2829 
	#TIM_DIER_TDE
 ((
ušt16_t
)0x4000è

	)

2832 
	#TIM_SR_UIF
 ((
ušt16_t
)0x0001è

	)

2833 
	#TIM_SR_CC1IF
 ((
ušt16_t
)0x0002è

	)

2834 
	#TIM_SR_CC2IF
 ((
ušt16_t
)0x0004è

	)

2835 
	#TIM_SR_CC3IF
 ((
ušt16_t
)0x0008è

	)

2836 
	#TIM_SR_CC4IF
 ((
ušt16_t
)0x0010è

	)

2837 
	#TIM_SR_COMIF
 ((
ušt16_t
)0x0020è

	)

2838 
	#TIM_SR_TIF
 ((
ušt16_t
)0x0040è

	)

2839 
	#TIM_SR_BIF
 ((
ušt16_t
)0x0080è

	)

2840 
	#TIM_SR_CC1OF
 ((
ušt16_t
)0x0200è

	)

2841 
	#TIM_SR_CC2OF
 ((
ušt16_t
)0x0400è

	)

2842 
	#TIM_SR_CC3OF
 ((
ušt16_t
)0x0800è

	)

2843 
	#TIM_SR_CC4OF
 ((
ušt16_t
)0x1000è

	)

2846 
	#TIM_EGR_UG
 ((
ušt8_t
)0x01è

	)

2847 
	#TIM_EGR_CC1G
 ((
ušt8_t
)0x02è

	)

2848 
	#TIM_EGR_CC2G
 ((
ušt8_t
)0x04è

	)

2849 
	#TIM_EGR_CC3G
 ((
ušt8_t
)0x08è

	)

2850 
	#TIM_EGR_CC4G
 ((
ušt8_t
)0x10è

	)

2851 
	#TIM_EGR_COMG
 ((
ušt8_t
)0x20è

	)

2852 
	#TIM_EGR_TG
 ((
ušt8_t
)0x40è

	)

2853 
	#TIM_EGR_BG
 ((
ušt8_t
)0x80è

	)

2856 
	#TIM_CCMR1_CC1S
 ((
ušt16_t
)0x0003è

	)

2857 
	#TIM_CCMR1_CC1S_0
 ((
ušt16_t
)0x0001è

	)

2858 
	#TIM_CCMR1_CC1S_1
 ((
ušt16_t
)0x0002è

	)

2860 
	#TIM_CCMR1_OC1FE
 ((
ušt16_t
)0x0004è

	)

2861 
	#TIM_CCMR1_OC1PE
 ((
ušt16_t
)0x0008è

	)

2863 
	#TIM_CCMR1_OC1M
 ((
ušt16_t
)0x0070è

	)

2864 
	#TIM_CCMR1_OC1M_0
 ((
ušt16_t
)0x0010è

	)

2865 
	#TIM_CCMR1_OC1M_1
 ((
ušt16_t
)0x0020è

	)

2866 
	#TIM_CCMR1_OC1M_2
 ((
ušt16_t
)0x0040è

	)

2868 
	#TIM_CCMR1_OC1CE
 ((
ušt16_t
)0x0080è

	)

2870 
	#TIM_CCMR1_CC2S
 ((
ušt16_t
)0x0300è

	)

2871 
	#TIM_CCMR1_CC2S_0
 ((
ušt16_t
)0x0100è

	)

2872 
	#TIM_CCMR1_CC2S_1
 ((
ušt16_t
)0x0200è

	)

2874 
	#TIM_CCMR1_OC2FE
 ((
ušt16_t
)0x0400è

	)

2875 
	#TIM_CCMR1_OC2PE
 ((
ušt16_t
)0x0800è

	)

2877 
	#TIM_CCMR1_OC2M
 ((
ušt16_t
)0x7000è

	)

2878 
	#TIM_CCMR1_OC2M_0
 ((
ušt16_t
)0x1000è

	)

2879 
	#TIM_CCMR1_OC2M_1
 ((
ušt16_t
)0x2000è

	)

2880 
	#TIM_CCMR1_OC2M_2
 ((
ušt16_t
)0x4000è

	)

2882 
	#TIM_CCMR1_OC2CE
 ((
ušt16_t
)0x8000è

	)

2886 
	#TIM_CCMR1_IC1PSC
 ((
ušt16_t
)0x000Cè

	)

2887 
	#TIM_CCMR1_IC1PSC_0
 ((
ušt16_t
)0x0004è

	)

2888 
	#TIM_CCMR1_IC1PSC_1
 ((
ušt16_t
)0x0008è

	)

2890 
	#TIM_CCMR1_IC1F
 ((
ušt16_t
)0x00F0è

	)

2891 
	#TIM_CCMR1_IC1F_0
 ((
ušt16_t
)0x0010è

	)

2892 
	#TIM_CCMR1_IC1F_1
 ((
ušt16_t
)0x0020è

	)

2893 
	#TIM_CCMR1_IC1F_2
 ((
ušt16_t
)0x0040è

	)

2894 
	#TIM_CCMR1_IC1F_3
 ((
ušt16_t
)0x0080è

	)

2896 
	#TIM_CCMR1_IC2PSC
 ((
ušt16_t
)0x0C00è

	)

2897 
	#TIM_CCMR1_IC2PSC_0
 ((
ušt16_t
)0x0400è

	)

2898 
	#TIM_CCMR1_IC2PSC_1
 ((
ušt16_t
)0x0800è

	)

2900 
	#TIM_CCMR1_IC2F
 ((
ušt16_t
)0xF000è

	)

2901 
	#TIM_CCMR1_IC2F_0
 ((
ušt16_t
)0x1000è

	)

2902 
	#TIM_CCMR1_IC2F_1
 ((
ušt16_t
)0x2000è

	)

2903 
	#TIM_CCMR1_IC2F_2
 ((
ušt16_t
)0x4000è

	)

2904 
	#TIM_CCMR1_IC2F_3
 ((
ušt16_t
)0x8000è

	)

2907 
	#TIM_CCMR2_CC3S
 ((
ušt16_t
)0x0003è

	)

2908 
	#TIM_CCMR2_CC3S_0
 ((
ušt16_t
)0x0001è

	)

2909 
	#TIM_CCMR2_CC3S_1
 ((
ušt16_t
)0x0002è

	)

2911 
	#TIM_CCMR2_OC3FE
 ((
ušt16_t
)0x0004è

	)

2912 
	#TIM_CCMR2_OC3PE
 ((
ušt16_t
)0x0008è

	)

2914 
	#TIM_CCMR2_OC3M
 ((
ušt16_t
)0x0070è

	)

2915 
	#TIM_CCMR2_OC3M_0
 ((
ušt16_t
)0x0010è

	)

2916 
	#TIM_CCMR2_OC3M_1
 ((
ušt16_t
)0x0020è

	)

2917 
	#TIM_CCMR2_OC3M_2
 ((
ušt16_t
)0x0040è

	)

2919 
	#TIM_CCMR2_OC3CE
 ((
ušt16_t
)0x0080è

	)

2921 
	#TIM_CCMR2_CC4S
 ((
ušt16_t
)0x0300è

	)

2922 
	#TIM_CCMR2_CC4S_0
 ((
ušt16_t
)0x0100è

	)

2923 
	#TIM_CCMR2_CC4S_1
 ((
ušt16_t
)0x0200è

	)

2925 
	#TIM_CCMR2_OC4FE
 ((
ušt16_t
)0x0400è

	)

2926 
	#TIM_CCMR2_OC4PE
 ((
ušt16_t
)0x0800è

	)

2928 
	#TIM_CCMR2_OC4M
 ((
ušt16_t
)0x7000è

	)

2929 
	#TIM_CCMR2_OC4M_0
 ((
ušt16_t
)0x1000è

	)

2930 
	#TIM_CCMR2_OC4M_1
 ((
ušt16_t
)0x2000è

	)

2931 
	#TIM_CCMR2_OC4M_2
 ((
ušt16_t
)0x4000è

	)

2933 
	#TIM_CCMR2_OC4CE
 ((
ušt16_t
)0x8000è

	)

2937 
	#TIM_CCMR2_IC3PSC
 ((
ušt16_t
)0x000Cè

	)

2938 
	#TIM_CCMR2_IC3PSC_0
 ((
ušt16_t
)0x0004è

	)

2939 
	#TIM_CCMR2_IC3PSC_1
 ((
ušt16_t
)0x0008è

	)

2941 
	#TIM_CCMR2_IC3F
 ((
ušt16_t
)0x00F0è

	)

2942 
	#TIM_CCMR2_IC3F_0
 ((
ušt16_t
)0x0010è

	)

2943 
	#TIM_CCMR2_IC3F_1
 ((
ušt16_t
)0x0020è

	)

2944 
	#TIM_CCMR2_IC3F_2
 ((
ušt16_t
)0x0040è

	)

2945 
	#TIM_CCMR2_IC3F_3
 ((
ušt16_t
)0x0080è

	)

2947 
	#TIM_CCMR2_IC4PSC
 ((
ušt16_t
)0x0C00è

	)

2948 
	#TIM_CCMR2_IC4PSC_0
 ((
ušt16_t
)0x0400è

	)

2949 
	#TIM_CCMR2_IC4PSC_1
 ((
ušt16_t
)0x0800è

	)

2951 
	#TIM_CCMR2_IC4F
 ((
ušt16_t
)0xF000è

	)

2952 
	#TIM_CCMR2_IC4F_0
 ((
ušt16_t
)0x1000è

	)

2953 
	#TIM_CCMR2_IC4F_1
 ((
ušt16_t
)0x2000è

	)

2954 
	#TIM_CCMR2_IC4F_2
 ((
ušt16_t
)0x4000è

	)

2955 
	#TIM_CCMR2_IC4F_3
 ((
ušt16_t
)0x8000è

	)

2958 
	#TIM_CCER_CC1E
 ((
ušt16_t
)0x0001è

	)

2959 
	#TIM_CCER_CC1P
 ((
ušt16_t
)0x0002è

	)

2960 
	#TIM_CCER_CC1NE
 ((
ušt16_t
)0x0004è

	)

2961 
	#TIM_CCER_CC1NP
 ((
ušt16_t
)0x0008è

	)

2962 
	#TIM_CCER_CC2E
 ((
ušt16_t
)0x0010è

	)

2963 
	#TIM_CCER_CC2P
 ((
ušt16_t
)0x0020è

	)

2964 
	#TIM_CCER_CC2NE
 ((
ušt16_t
)0x0040è

	)

2965 
	#TIM_CCER_CC2NP
 ((
ušt16_t
)0x0080è

	)

2966 
	#TIM_CCER_CC3E
 ((
ušt16_t
)0x0100è

	)

2967 
	#TIM_CCER_CC3P
 ((
ušt16_t
)0x0200è

	)

2968 
	#TIM_CCER_CC3NE
 ((
ušt16_t
)0x0400è

	)

2969 
	#TIM_CCER_CC3NP
 ((
ušt16_t
)0x0800è

	)

2970 
	#TIM_CCER_CC4E
 ((
ušt16_t
)0x1000è

	)

2971 
	#TIM_CCER_CC4P
 ((
ušt16_t
)0x2000è

	)

2972 
	#TIM_CCER_CC4NP
 ((
ušt16_t
)0x8000è

	)

2975 
	#TIM_CNT_CNT
 ((
ušt16_t
)0xFFFFè

	)

2978 
	#TIM_PSC_PSC
 ((
ušt16_t
)0xFFFFè

	)

2981 
	#TIM_ARR_ARR
 ((
ušt16_t
)0xFFFFè

	)

2984 
	#TIM_RCR_REP
 ((
ušt8_t
)0xFFè

	)

2987 
	#TIM_CCR1_CCR1
 ((
ušt16_t
)0xFFFFè

	)

2990 
	#TIM_CCR2_CCR2
 ((
ušt16_t
)0xFFFFè

	)

2993 
	#TIM_CCR3_CCR3
 ((
ušt16_t
)0xFFFFè

	)

2996 
	#TIM_CCR4_CCR4
 ((
ušt16_t
)0xFFFFè

	)

2999 
	#TIM_BDTR_DTG
 ((
ušt16_t
)0x00FFè

	)

3000 
	#TIM_BDTR_DTG_0
 ((
ušt16_t
)0x0001è

	)

3001 
	#TIM_BDTR_DTG_1
 ((
ušt16_t
)0x0002è

	)

3002 
	#TIM_BDTR_DTG_2
 ((
ušt16_t
)0x0004è

	)

3003 
	#TIM_BDTR_DTG_3
 ((
ušt16_t
)0x0008è

	)

3004 
	#TIM_BDTR_DTG_4
 ((
ušt16_t
)0x0010è

	)

3005 
	#TIM_BDTR_DTG_5
 ((
ušt16_t
)0x0020è

	)

3006 
	#TIM_BDTR_DTG_6
 ((
ušt16_t
)0x0040è

	)

3007 
	#TIM_BDTR_DTG_7
 ((
ušt16_t
)0x0080è

	)

3009 
	#TIM_BDTR_LOCK
 ((
ušt16_t
)0x0300è

	)

3010 
	#TIM_BDTR_LOCK_0
 ((
ušt16_t
)0x0100è

	)

3011 
	#TIM_BDTR_LOCK_1
 ((
ušt16_t
)0x0200è

	)

3013 
	#TIM_BDTR_OSSI
 ((
ušt16_t
)0x0400è

	)

3014 
	#TIM_BDTR_OSSR
 ((
ušt16_t
)0x0800è

	)

3015 
	#TIM_BDTR_BKE
 ((
ušt16_t
)0x1000è

	)

3016 
	#TIM_BDTR_BKP
 ((
ušt16_t
)0x2000è

	)

3017 
	#TIM_BDTR_AOE
 ((
ušt16_t
)0x4000è

	)

3018 
	#TIM_BDTR_MOE
 ((
ušt16_t
)0x8000è

	)

3021 
	#TIM_DCR_DBA
 ((
ušt16_t
)0x001Fè

	)

3022 
	#TIM_DCR_DBA_0
 ((
ušt16_t
)0x0001è

	)

3023 
	#TIM_DCR_DBA_1
 ((
ušt16_t
)0x0002è

	)

3024 
	#TIM_DCR_DBA_2
 ((
ušt16_t
)0x0004è

	)

3025 
	#TIM_DCR_DBA_3
 ((
ušt16_t
)0x0008è

	)

3026 
	#TIM_DCR_DBA_4
 ((
ušt16_t
)0x0010è

	)

3028 
	#TIM_DCR_DBL
 ((
ušt16_t
)0x1F00è

	)

3029 
	#TIM_DCR_DBL_0
 ((
ušt16_t
)0x0100è

	)

3030 
	#TIM_DCR_DBL_1
 ((
ušt16_t
)0x0200è

	)

3031 
	#TIM_DCR_DBL_2
 ((
ušt16_t
)0x0400è

	)

3032 
	#TIM_DCR_DBL_3
 ((
ušt16_t
)0x0800è

	)

3033 
	#TIM_DCR_DBL_4
 ((
ušt16_t
)0x1000è

	)

3036 
	#TIM_DMAR_DMAB
 ((
ušt16_t
)0xFFFFè

	)

3039 
	#TIM14_OR_TI1_RMP
 ((
ušt16_t
)0x0003è

	)

3040 
	#TIM14_OR_TI1_RMP_0
 ((
ušt16_t
)0x0001è

	)

3041 
	#TIM14_OR_TI1_RMP_1
 ((
ušt16_t
)0x0002è

	)

3050 
	#USART_CR1_UE
 ((
ušt32_t
)0x00000001è

	)

3051 
	#USART_CR1_UESM
 ((
ušt32_t
)0x00000002è

	)

3052 
	#USART_CR1_RE
 ((
ušt32_t
)0x00000004è

	)

3053 
	#USART_CR1_TE
 ((
ušt32_t
)0x00000008è

	)

3054 
	#USART_CR1_IDLEIE
 ((
ušt32_t
)0x00000010è

	)

3055 
	#USART_CR1_RXNEIE
 ((
ušt32_t
)0x00000020è

	)

3056 
	#USART_CR1_TCIE
 ((
ušt32_t
)0x00000040è

	)

3057 
	#USART_CR1_TXEIE
 ((
ušt32_t
)0x00000080è

	)

3058 
	#USART_CR1_PEIE
 ((
ušt32_t
)0x00000100è

	)

3059 
	#USART_CR1_PS
 ((
ušt32_t
)0x00000200è

	)

3060 
	#USART_CR1_PCE
 ((
ušt32_t
)0x00000400è

	)

3061 
	#USART_CR1_WAKE
 ((
ušt32_t
)0x00000800è

	)

3062 
	#USART_CR1_M
 ((
ušt32_t
)0x00001000è

	)

3063 
	#USART_CR1_MME
 ((
ušt32_t
)0x00002000è

	)

3064 
	#USART_CR1_CMIE
 ((
ušt32_t
)0x00004000è

	)

3065 
	#USART_CR1_OVER8
 ((
ušt32_t
)0x00008000è

	)

3066 
	#USART_CR1_DEDT
 ((
ušt32_t
)0x001F0000è

	)

3067 
	#USART_CR1_DEDT_0
 ((
ušt32_t
)0x00010000è

	)

3068 
	#USART_CR1_DEDT_1
 ((
ušt32_t
)0x00020000è

	)

3069 
	#USART_CR1_DEDT_2
 ((
ušt32_t
)0x00040000è

	)

3070 
	#USART_CR1_DEDT_3
 ((
ušt32_t
)0x00080000è

	)

3071 
	#USART_CR1_DEDT_4
 ((
ušt32_t
)0x00100000è

	)

3072 
	#USART_CR1_DEAT
 ((
ušt32_t
)0x03E00000è

	)

3073 
	#USART_CR1_DEAT_0
 ((
ušt32_t
)0x00200000è

	)

3074 
	#USART_CR1_DEAT_1
 ((
ušt32_t
)0x00400000è

	)

3075 
	#USART_CR1_DEAT_2
 ((
ušt32_t
)0x00800000è

	)

3076 
	#USART_CR1_DEAT_3
 ((
ušt32_t
)0x01000000è

	)

3077 
	#USART_CR1_DEAT_4
 ((
ušt32_t
)0x02000000è

	)

3078 
	#USART_CR1_RTOIE
 ((
ušt32_t
)0x04000000è

	)

3079 
	#USART_CR1_EOBIE
 ((
ušt32_t
)0x08000000è

	)

3082 
	#USART_CR2_ADDM7
 ((
ušt32_t
)0x00000010è

	)

3083 
	#USART_CR2_LBDL
 ((
ušt32_t
)0x00000020è

	)

3084 
	#USART_CR2_LBDIE
 ((
ušt32_t
)0x00000040è

	)

3085 
	#USART_CR2_LBCL
 ((
ušt32_t
)0x00000100è

	)

3086 
	#USART_CR2_CPHA
 ((
ušt32_t
)0x00000200è

	)

3087 
	#USART_CR2_CPOL
 ((
ušt32_t
)0x00000400è

	)

3088 
	#USART_CR2_CLKEN
 ((
ušt32_t
)0x00000800è

	)

3089 
	#USART_CR2_STOP
 ((
ušt32_t
)0x00003000è

	)

3090 
	#USART_CR2_STOP_0
 ((
ušt32_t
)0x00001000è

	)

3091 
	#USART_CR2_STOP_1
 ((
ušt32_t
)0x00002000è

	)

3092 
	#USART_CR2_LINEN
 ((
ušt32_t
)0x00004000è

	)

3093 
	#USART_CR2_SWAP
 ((
ušt32_t
)0x00008000è

	)

3094 
	#USART_CR2_RXINV
 ((
ušt32_t
)0x00010000è

	)

3095 
	#USART_CR2_TXINV
 ((
ušt32_t
)0x00020000è

	)

3096 
	#USART_CR2_DATAINV
 ((
ušt32_t
)0x00040000è

	)

3097 
	#USART_CR2_MSBFIRST
 ((
ušt32_t
)0x00080000è

	)

3098 
	#USART_CR2_ABREN
 ((
ušt32_t
)0x00100000è

	)

3099 
	#USART_CR2_ABRMODE
 ((
ušt32_t
)0x00600000è

	)

3100 
	#USART_CR2_ABRMODE_0
 ((
ušt32_t
)0x00200000è

	)

3101 
	#USART_CR2_ABRMODE_1
 ((
ušt32_t
)0x00400000è

	)

3102 
	#USART_CR2_RTOEN
 ((
ušt32_t
)0x00800000è

	)

3103 
	#USART_CR2_ADD
 ((
ušt32_t
)0xFF000000è

	)

3106 
	#USART_CR3_EIE
 ((
ušt32_t
)0x00000001è

	)

3107 
	#USART_CR3_IREN
 ((
ušt32_t
)0x00000002è

	)

3108 
	#USART_CR3_IRLP
 ((
ušt32_t
)0x00000004è

	)

3109 
	#USART_CR3_HDSEL
 ((
ušt32_t
)0x00000008è

	)

3110 
	#USART_CR3_NACK
 ((
ušt32_t
)0x00000010è

	)

3111 
	#USART_CR3_SCEN
 ((
ušt32_t
)0x00000020è

	)

3112 
	#USART_CR3_DMAR
 ((
ušt32_t
)0x00000040è

	)

3113 
	#USART_CR3_DMAT
 ((
ušt32_t
)0x00000080è

	)

3114 
	#USART_CR3_RTSE
 ((
ušt32_t
)0x00000100è

	)

3115 
	#USART_CR3_CTSE
 ((
ušt32_t
)0x00000200è

	)

3116 
	#USART_CR3_CTSIE
 ((
ušt32_t
)0x00000400è

	)

3117 
	#USART_CR3_ONEBIT
 ((
ušt32_t
)0x00000800è

	)

3118 
	#USART_CR3_OVRDIS
 ((
ušt32_t
)0x00001000è

	)

3119 
	#USART_CR3_DDRE
 ((
ušt32_t
)0x00002000è

	)

3120 
	#USART_CR3_DEM
 ((
ušt32_t
)0x00004000è

	)

3121 
	#USART_CR3_DEP
 ((
ušt32_t
)0x00008000è

	)

3122 
	#USART_CR3_SCARCNT
 ((
ušt32_t
)0x000E0000è

	)

3123 
	#USART_CR3_SCARCNT_0
 ((
ušt32_t
)0x00020000è

	)

3124 
	#USART_CR3_SCARCNT_1
 ((
ušt32_t
)0x00040000è

	)

3125 
	#USART_CR3_SCARCNT_2
 ((
ušt32_t
)0x00080000è

	)

3126 
	#USART_CR3_WUS
 ((
ušt32_t
)0x00300000è

	)

3127 
	#USART_CR3_WUS_0
 ((
ušt32_t
)0x00100000è

	)

3128 
	#USART_CR3_WUS_1
 ((
ušt32_t
)0x00200000è

	)

3129 
	#USART_CR3_WUFIE
 ((
ušt32_t
)0x00400000è

	)

3132 
	#USART_BRR_DIV_FRACTION
 ((
ušt16_t
)0x000Fè

	)

3133 
	#USART_BRR_DIV_MANTISSA
 ((
ušt16_t
)0xFFF0è

	)

3136 
	#USART_GTPR_PSC
 ((
ušt16_t
)0x00FFè

	)

3137 
	#USART_GTPR_GT
 ((
ušt16_t
)0xFF00è

	)

3141 
	#USART_RTOR_RTO
 ((
ušt32_t
)0x00FFFFFFè

	)

3142 
	#USART_RTOR_BLEN
 ((
ušt32_t
)0xFF000000è

	)

3145 
	#USART_RQR_ABRRQ
 ((
ušt16_t
)0x0001è

	)

3146 
	#USART_RQR_SBKRQ
 ((
ušt16_t
)0x0002è

	)

3147 
	#USART_RQR_MMRQ
 ((
ušt16_t
)0x0004è

	)

3148 
	#USART_RQR_RXFRQ
 ((
ušt16_t
)0x0008è

	)

3149 
	#USART_RQR_TXFRQ
 ((
ušt16_t
)0x0010è

	)

3152 
	#USART_ISR_PE
 ((
ušt32_t
)0x00000001è

	)

3153 
	#USART_ISR_FE
 ((
ušt32_t
)0x00000002è

	)

3154 
	#USART_ISR_NE
 ((
ušt32_t
)0x00000004è

	)

3155 
	#USART_ISR_ORE
 ((
ušt32_t
)0x00000008è

	)

3156 
	#USART_ISR_IDLE
 ((
ušt32_t
)0x00000010è

	)

3157 
	#USART_ISR_RXNE
 ((
ušt32_t
)0x00000020è

	)

3158 
	#USART_ISR_TC
 ((
ušt32_t
)0x00000040è

	)

3159 
	#USART_ISR_TXE
 ((
ušt32_t
)0x00000080è

	)

3160 
	#USART_ISR_LBD
 ((
ušt32_t
)0x00000100è

	)

3161 
	#USART_ISR_CTSIF
 ((
ušt32_t
)0x00000200è

	)

3162 
	#USART_ISR_CTS
 ((
ušt32_t
)0x00000400è

	)

3163 
	#USART_ISR_RTOF
 ((
ušt32_t
)0x00000800è

	)

3164 
	#USART_ISR_EOBF
 ((
ušt32_t
)0x00001000è

	)

3165 
	#USART_ISR_ABRE
 ((
ušt32_t
)0x00004000è

	)

3166 
	#USART_ISR_ABRF
 ((
ušt32_t
)0x00008000è

	)

3167 
	#USART_ISR_BUSY
 ((
ušt32_t
)0x00010000è

	)

3168 
	#USART_ISR_CMF
 ((
ušt32_t
)0x00020000è

	)

3169 
	#USART_ISR_SBKF
 ((
ušt32_t
)0x00040000è

	)

3170 
	#USART_ISR_RWU
 ((
ušt32_t
)0x00080000è

	)

3171 
	#USART_ISR_WUF
 ((
ušt32_t
)0x00100000è

	)

3172 
	#USART_ISR_TEACK
 ((
ušt32_t
)0x00200000è

	)

3173 
	#USART_ISR_REACK
 ((
ušt32_t
)0x00400000è

	)

3176 
	#USART_ICR_PECF
 ((
ušt32_t
)0x00000001è

	)

3177 
	#USART_ICR_FECF
 ((
ušt32_t
)0x00000002è

	)

3178 
	#USART_ICR_NCF
 ((
ušt32_t
)0x00000004è

	)

3179 
	#USART_ICR_ORECF
 ((
ušt32_t
)0x00000008è

	)

3180 
	#USART_ICR_IDLECF
 ((
ušt32_t
)0x00000010è

	)

3181 
	#USART_ICR_TCCF
 ((
ušt32_t
)0x00000040è

	)

3182 
	#USART_ICR_LBDCF
 ((
ušt32_t
)0x00000100è

	)

3183 
	#USART_ICR_CTSCF
 ((
ušt32_t
)0x00000200è

	)

3184 
	#USART_ICR_RTOCF
 ((
ušt32_t
)0x00000800è

	)

3185 
	#USART_ICR_EOBCF
 ((
ušt32_t
)0x00001000è

	)

3186 
	#USART_ICR_CMCF
 ((
ušt32_t
)0x00020000è

	)

3187 
	#USART_ICR_WUCF
 ((
ušt32_t
)0x00100000è

	)

3190 
	#USART_RDR_RDR
 ((
ušt16_t
)0x01FFè

	)

3193 
	#USART_TDR_TDR
 ((
ušt16_t
)0x01FFè

	)

3202 
	#WWDG_CR_T
 ((
ušt8_t
)0x7Fè

	)

3203 
	#WWDG_CR_T0
 ((
ušt8_t
)0x01è

	)

3204 
	#WWDG_CR_T1
 ((
ušt8_t
)0x02è

	)

3205 
	#WWDG_CR_T2
 ((
ušt8_t
)0x04è

	)

3206 
	#WWDG_CR_T3
 ((
ušt8_t
)0x08è

	)

3207 
	#WWDG_CR_T4
 ((
ušt8_t
)0x10è

	)

3208 
	#WWDG_CR_T5
 ((
ušt8_t
)0x20è

	)

3209 
	#WWDG_CR_T6
 ((
ušt8_t
)0x40è

	)

3211 
	#WWDG_CR_WDGA
 ((
ušt8_t
)0x80è

	)

3214 
	#WWDG_CFR_W
 ((
ušt16_t
)0x007Fè

	)

3215 
	#WWDG_CFR_W0
 ((
ušt16_t
)0x0001è

	)

3216 
	#WWDG_CFR_W1
 ((
ušt16_t
)0x0002è

	)

3217 
	#WWDG_CFR_W2
 ((
ušt16_t
)0x0004è

	)

3218 
	#WWDG_CFR_W3
 ((
ušt16_t
)0x0008è

	)

3219 
	#WWDG_CFR_W4
 ((
ušt16_t
)0x0010è

	)

3220 
	#WWDG_CFR_W5
 ((
ušt16_t
)0x0020è

	)

3221 
	#WWDG_CFR_W6
 ((
ušt16_t
)0x0040è

	)

3223 
	#WWDG_CFR_WDGTB
 ((
ušt16_t
)0x0180è

	)

3224 
	#WWDG_CFR_WDGTB0
 ((
ušt16_t
)0x0080è

	)

3225 
	#WWDG_CFR_WDGTB1
 ((
ušt16_t
)0x0100è

	)

3227 
	#WWDG_CFR_EWI
 ((
ušt16_t
)0x0200è

	)

3230 
	#WWDG_SR_EWIF
 ((
ušt8_t
)0x01è

	)

3251 #ifdeà 
USE_FULL_ASSERT


3260 
	#as£¹_·¿m
(
ex´
è(Óx´è? ()0 : 
	`as£¹_çžed
((
ušt8_t
 *)
__FILE__
, 
__LINE__
))

	)

3262 
as£¹_çžed
(
ušt8_t
* 
fže
, 
ušt32_t
 
lše
);

3264 
	#as£¹_·¿m
(
ex´
è(()0)

	)

3270 #ifdeà
__ýlu¥lus


	@STM32F0-ILI9163/cmsis_boot/stm32f0xx_conf.h

29 #iâdeà
__STM32F0XX_CONF_H


30 
	#__STM32F0XX_CONF_H


	)

62 #ifdeà 
USE_FULL_ASSERT


71 
	#as£¹_·¿m
(
ex´
è(Óx´è? ()0 : 
	`as£¹_çžed
((
ušt8_t
 *)
__FILE__
, 
__LINE__
))

	)

73 
as£¹_çžed
(
ušt8_t
* 
fže
, 
ušt32_t
 
lše
);

75 
	#as£¹_·¿m
(
ex´
è(()0)

	)

	@STM32F0-ILI9163/cmsis_boot/system_stm32f0xx.h

39 #iâdeà
__SYSTEM_STM32F0XX_H


40 
	#__SYSTEM_STM32F0XX_H


	)

42 #ifdeà
__ýlu¥lus


59 
ušt32_t
 
Sy¡emCÜeClock
;

85 
Sy¡emIn™
();

86 
Sy¡emCÜeClockUpd©e
();

91 #ifdeà
__ýlu¥lus


	@STM32F0-ILI9163/cmsis_boot/system_stm32f0xx_temp.c

99 
	~"¡m32f0xx.h
"

101 
	#WEAK
 
	`__©Œibu‹__
 ((
w—k
))

	)

103 
WEAK
 
Sy¡emIn™
();

104 
WEAK
 
Sy¡emCÜeClockUpd©e
();

105 
WEAK
 
S‘SysClock
();

140 
ušt32_t
 
WEAK
 
	gSy¡emCÜeClock
 = 48000000;

141 
__I
 
ušt8_t
 
WEAK
 
	gAHBP»scTabË
[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};

151 
S‘SysClock1
();

168 
	$Sy¡emIn™1
 ()

171 
RCC
->
CR
 |ð(
ušt32_t
)0x00000001;

173 #ià
	`defšed
 (
STM32F0XX_MD
è|| defšed (
STM32F030X8
)

175 
RCC
->
CFGR
 &ð(
ušt32_t
)0xF8FFB80C;

178 
RCC
->
CFGR
 &ð(
ušt32_t
)0x08FFB80C;

182 
RCC
->
CR
 &ð(
ušt32_t
)0xFEF6FFFF;

185 
RCC
->
CR
 &ð(
ušt32_t
)0xFFFBFFFF;

188 
RCC
->
CFGR
 &ð(
ušt32_t
)0xFFC0FFFF;

191 
RCC
->
CFGR2
 &ð(
ušt32_t
)0xFFFFFFF0;

194 
RCC
->
CFGR3
 &ð(
ušt32_t
)0xFFFFFEAC;

197 
RCC
->
CR2
 &ð(
ušt32_t
)0xFFFFFFFE;

200 
RCC
->
CIR
 = 0x00000000;

203 
	`S‘SysClock
();

204 
	}
}

241 
	$Sy¡emCÜeClockUpd©e1
 ()

243 
ušt32_t
 
tmp
 = 0, 
¶lmuÎ
 = 0, 
¶lsourû
 = 0, 
´ediv1çùÜ
 = 0;

246 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_SWS
;

248 
tmp
)

251 
Sy¡emCÜeClock
 = 
HSI_VALUE
;

254 
Sy¡emCÜeClock
 = 
HSE_VALUE
;

258 
¶lmuÎ
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PLLMULL
;

259 
¶lsourû
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PLLSRC
;

260 
¶lmuÎ
 = (…llmull >> 18) + 2;

262 ià(
¶lsourû
 == 0x00)

265 
Sy¡emCÜeClock
 = (
HSI_VALUE
 >> 1è* 
¶lmuÎ
;

269 
´ediv1çùÜ
 = (
RCC
->
CFGR2
 & 
RCC_CFGR2_PREDIV1
) + 1;

271 
Sy¡emCÜeClock
 = (
HSE_VALUE
 / 
´ediv1çùÜ
è* 
¶lmuÎ
;

275 
Sy¡emCÜeClock
 = 
HSI_VALUE
;

280 
tmp
 = 
AHBP»scTabË
[((
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
) >> 4)];

282 
Sy¡emCÜeClock
 >>ð
tmp
;

283 
	}
}

293 
	$S‘SysClock1
()

295 
__IO
 
ušt32_t
 
S¹UpCouÁ”
 = 0, 
HSEStus
 = 0;

299 
RCC
->
CR
 |ð((
ušt32_t
)
RCC_CR_HSEON
);

304 
HSEStus
 = 
RCC
->
CR
 & 
RCC_CR_HSERDY
;

305 
S¹UpCouÁ”
++;

306 } (
HSEStus
 =ð0è&& (
S¹UpCouÁ”
 !ð
HSE_STARTUP_TIMEOUT
));

308 ià((
RCC
->
CR
 & 
RCC_CR_HSERDY
è!ð
RESET
)

310 
HSEStus
 = (
ušt32_t
)0x01;

314 
HSEStus
 = (
ušt32_t
)0x00;

317 ià(
HSEStus
 =ð(
ušt32_t
)0x01)

320 
FLASH
->
ACR
 = 
FLASH_ACR_PRFTBE
 | 
FLASH_ACR_LATENCY
;

323 
RCC
->
CFGR
 |ð(
ušt32_t
)
RCC_CFGR_HPRE_DIV1
;

326 
RCC
->
CFGR
 |ð(
ušt32_t
)
RCC_CFGR_PPRE_DIV1
;

329 
RCC
->
CFGR
 &ð(
ušt32_t
)((ušt32_t)~(
RCC_CFGR_PLLSRC
 | 
RCC_CFGR_PLLXTPRE
 | 
RCC_CFGR_PLLMULL
));

330 
RCC
->
CFGR
 |ð(
ušt32_t
)(
RCC_CFGR_PLLSRC_PREDIV1
 | 
RCC_CFGR_PLLXTPRE_PREDIV1
 | 
RCC_CFGR_PLLMULL6
);

333 
RCC
->
CR
 |ð
RCC_CR_PLLON
;

336 (
RCC
->
CR
 & 
RCC_CR_PLLRDY
) == 0)

341 
RCC
->
CFGR
 &ð(
ušt32_t
)((ušt32_t)~(
RCC_CFGR_SW
));

342 
RCC
->
CFGR
 |ð(
ušt32_t
)
RCC_CFGR_SW_PLL
;

345 (
RCC
->
CFGR
 & (
ušt32_t
)
RCC_CFGR_SWS
è!ð(ušt32_t)
RCC_CFGR_SWS_PLL
)

353 
	}
}

356 #´agm¨
w—k
 
S‘SysClock
 = 
S‘SysClock1


357 #´agm¨
w—k
 
Sy¡emCÜeClockUpd©e
 = 
Sy¡emCÜeClockUpd©e1


358 #´agm¨
w—k
 
Sy¡emIn™
 = 
Sy¡emIn™1


	@STM32F0-ILI9163/cmsis_core/core_cm0.h

23 #ià
defšed
 ( 
__ICCARM__
 )

24 #´agm¨
sy¡em_šþude


27 #ifdeà
__ýlu¥lus


31 #iâdeà
__CORE_CM0_H_GENERIC


32 
	#__CORE_CM0_H_GENERIC


	)

56 
	#__CM0_CMSIS_VERSION_MAIN
 (0x03è

	)

57 
	#__CM0_CMSIS_VERSION_SUB
 (0x01è

	)

58 
	#__CM0_CMSIS_VERSION
 ((
__CM0_CMSIS_VERSION_MAIN
 << 16) | \

59 
__CM0_CMSIS_VERSION_SUB
 )

	)

61 
	#__CORTEX_M
 (0x00è

	)

64 #ià 
defšed
 ( 
__CC_ARM
 )

65 
	#__ASM
 
__asm


	)

66 
	#__INLINE
 
__šlše


	)

67 
	#__STATIC_INLINE
 
__šlše


	)

69 #–ià
defšed
 ( 
__ICCARM__
 )

70 
	#__ASM
 
__asm


	)

71 
	#__INLINE
 
šlše


	)

72 
	#__STATIC_INLINE
 
šlše


	)

74 #–ià
defšed
 ( 
__GNUC__
 )

75 
	#__ASM
 
__asm


	)

76 
	#__INLINE
 
šlše


	)

77 
	#__STATIC_INLINE
 
šlše


	)

79 #–ià
defšed
 ( 
__TASKING__
 )

80 
	#__ASM
 
__asm


	)

81 
	#__INLINE
 
šlše


	)

82 
	#__STATIC_INLINE
 
šlše


	)

88 
	#__FPU_USED
 0

	)

90 #ià
defšed
 ( 
__CC_ARM
 )

91 #ià
defšed
 
__TARGET_FPU_VFP


95 #–ià
defšed
 ( 
__ICCARM__
 )

96 #ià
defšed
 
__ARMVFP__


100 #–ià
defšed
 ( 
__GNUC__
 )

101 #ià
defšed
 (
__VFP_FP__
è&& !defšed(
__SOFTFP__
)

105 #–ià
defšed
 ( 
__TASKING__
 )

106 #ià
defšed
 
__FPU_VFP__


111 
	~<¡dšt.h
>

112 
	~<cÜe_cmIn¡r.h
>

113 
	~<cÜe_cmFunc.h
>

117 #iâdeà
__CMSIS_GENERIC


119 #iâdeà
__CORE_CM0_H_DEPENDANT


120 
	#__CORE_CM0_H_DEPENDANT


	)

123 #ià
defšed
 
__CHECK_DEVICE_DEFINES


124 #iâdeà
__CM0_REV


125 
	#__CM0_REV
 0x0000

	)

129 #iâdeà
__NVIC_PRIO_BITS


130 
	#__NVIC_PRIO_BITS
 2

	)

134 #iâdeà
__V’dÜ_SysTickCÚfig


135 
	#__V’dÜ_SysTickCÚfig
 0

	)

148 #ifdeà
__ýlu¥lus


149 
	#__I
 vÞ©ž

	)

151 
	#__I
 vÞ©žcÚ¡

	)

153 
	#__O
 vÞ©ž

	)

154 
	#__IO
 vÞ©ž

	)

184 #ià(
__CORTEX_M
 != 0x04)

185 
ušt32_t
 
_»£rved0
:27;

187 
ušt32_t
 
_»£rved0
:16;

188 
ušt32_t
 
GE
:4;

189 
ušt32_t
 
_»£rved1
:7;

191 
ušt32_t
 
Q
:1;

192 
ušt32_t
 
V
:1;

193 
ušt32_t
 
C
:1;

194 
ušt32_t
 
Z
:1;

195 
ušt32_t
 
N
:1;

196 } 
b
;

197 
ušt32_t
 
w
;

198 } 
	tAPSR_Ty³
;

207 
ušt32_t
 
	mISR
:9;

208 
ušt32_t
 
	m_»£rved0
:23;

209 } 
	mb
;

210 
ušt32_t
 
	mw
;

211 } 
	tIPSR_Ty³
;

220 
ušt32_t
 
	mISR
:9;

221 #ià(
__CORTEX_M
 != 0x04)

222 
ušt32_t
 
	m_»£rved0
:15;

224 
ušt32_t
 
	m_»£rved0
:7;

225 
ušt32_t
 
	mGE
:4;

226 
ušt32_t
 
	m_»£rved1
:4;

228 
ušt32_t
 
	mT
:1;

229 
ušt32_t
 
	mIT
:2;

230 
ušt32_t
 
	mQ
:1;

231 
ušt32_t
 
	mV
:1;

232 
ušt32_t
 
	mC
:1;

233 
ušt32_t
 
	mZ
:1;

234 
ušt32_t
 
	mN
:1;

235 } 
	mb
;

236 
ušt32_t
 
	mw
;

237 } 
	txPSR_Ty³
;

246 
ušt32_t
 
	mnPRIV
:1;

247 
ušt32_t
 
	mSPSEL
:1;

248 
ušt32_t
 
	mFPCA
:1;

249 
ušt32_t
 
	m_»£rved0
:29;

250 } 
	mb
;

251 
ušt32_t
 
	mw
;

252 } 
	tCONTROL_Ty³
;

267 
__IO
 
ušt32_t
 
	mISER
[1];

268 
ušt32_t
 
	mRESERVED0
[31];

269 
__IO
 
ušt32_t
 
	mICER
[1];

270 
ušt32_t
 
	mRSERVED1
[31];

271 
__IO
 
ušt32_t
 
	mISPR
[1];

272 
ušt32_t
 
	mRESERVED2
[31];

273 
__IO
 
ušt32_t
 
	mICPR
[1];

274 
ušt32_t
 
	mRESERVED3
[31];

275 
ušt32_t
 
	mRESERVED4
[64];

276 
__IO
 
ušt32_t
 
	mIP
[8];

277 } 
	tNVIC_Ty³
;

292 
__I
 
ušt32_t
 
	mCPUID
;

293 
__IO
 
ušt32_t
 
	mICSR
;

294 
ušt32_t
 
	mRESERVED0
;

295 
__IO
 
ušt32_t
 
	mAIRCR
;

296 
__IO
 
ušt32_t
 
	mSCR
;

297 
__IO
 
ušt32_t
 
	mCCR
;

298 
ušt32_t
 
	mRESERVED1
;

299 
__IO
 
ušt32_t
 
	mSHP
[2];

300 
__IO
 
ušt32_t
 
	mSHCSR
;

301 } 
	tSCB_Ty³
;

304 
	#SCB_CPUID_IMPLEMENTER_Pos
 24

	)

305 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos
è

	)

307 
	#SCB_CPUID_VARIANT_Pos
 20

	)

308 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos
è

	)

310 
	#SCB_CPUID_ARCHITECTURE_Pos
 16

	)

311 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos
è

	)

313 
	#SCB_CPUID_PARTNO_Pos
 4

	)

314 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos
è

	)

316 
	#SCB_CPUID_REVISION_Pos
 0

	)

317 
	#SCB_CPUID_REVISION_Msk
 (0xFUL << 
SCB_CPUID_REVISION_Pos
è

	)

320 
	#SCB_ICSR_NMIPENDSET_Pos
 31

	)

321 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos
è

	)

323 
	#SCB_ICSR_PENDSVSET_Pos
 28

	)

324 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos
è

	)

326 
	#SCB_ICSR_PENDSVCLR_Pos
 27

	)

327 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos
è

	)

329 
	#SCB_ICSR_PENDSTSET_Pos
 26

	)

330 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos
è

	)

332 
	#SCB_ICSR_PENDSTCLR_Pos
 25

	)

333 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos
è

	)

335 
	#SCB_ICSR_ISRPREEMPT_Pos
 23

	)

336 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos
è

	)

338 
	#SCB_ICSR_ISRPENDING_Pos
 22

	)

339 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos
è

	)

341 
	#SCB_ICSR_VECTPENDING_Pos
 12

	)

342 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos
è

	)

344 
	#SCB_ICSR_VECTACTIVE_Pos
 0

	)

345 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL << 
SCB_ICSR_VECTACTIVE_Pos
è

	)

348 
	#SCB_AIRCR_VECTKEY_Pos
 16

	)

349 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos
è

	)

351 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16

	)

352 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos
è

	)

354 
	#SCB_AIRCR_ENDIANESS_Pos
 15

	)

355 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos
è

	)

357 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2

	)

358 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos
è

	)

360 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1

	)

361 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos
è

	)

364 
	#SCB_SCR_SEVONPEND_Pos
 4

	)

365 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos
è

	)

367 
	#SCB_SCR_SLEEPDEEP_Pos
 2

	)

368 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos
è

	)

370 
	#SCB_SCR_SLEEPONEXIT_Pos
 1

	)

371 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos
è

	)

374 
	#SCB_CCR_STKALIGN_Pos
 9

	)

375 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos
è

	)

377 
	#SCB_CCR_UNALIGN_TRP_Pos
 3

	)

378 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos
è

	)

381 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15

	)

382 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos
è

	)

397 
__IO
 
ušt32_t
 
	mCTRL
;

398 
__IO
 
ušt32_t
 
	mLOAD
;

399 
__IO
 
ušt32_t
 
	mVAL
;

400 
__I
 
ušt32_t
 
	mCALIB
;

401 } 
	tSysTick_Ty³
;

404 
	#SysTick_CTRL_COUNTFLAG_Pos
 16

	)

405 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos
è

	)

407 
	#SysTick_CTRL_CLKSOURCE_Pos
 2

	)

408 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos
è

	)

410 
	#SysTick_CTRL_TICKINT_Pos
 1

	)

411 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos
è

	)

413 
	#SysTick_CTRL_ENABLE_Pos
 0

	)

414 
	#SysTick_CTRL_ENABLE_Msk
 (1UL << 
SysTick_CTRL_ENABLE_Pos
è

	)

417 
	#SysTick_LOAD_RELOAD_Pos
 0

	)

418 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL << 
SysTick_LOAD_RELOAD_Pos
è

	)

421 
	#SysTick_VAL_CURRENT_Pos
 0

	)

422 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL << 
SysTick_VAL_CURRENT_Pos
è

	)

425 
	#SysTick_CALIB_NOREF_Pos
 31

	)

426 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos
è

	)

428 
	#SysTick_CALIB_SKEW_Pos
 30

	)

429 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos
è

	)

431 
	#SysTick_CALIB_TENMS_Pos
 0

	)

432 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL << 
SysTick_VAL_CURRENT_Pos
è

	)

454 
	#SCS_BASE
 (0xE000E000ULè

	)

455 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010ULè

	)

456 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100ULè

	)

457 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00ULè

	)

459 
	#SCB
 ((
SCB_Ty³
 *è
SCB_BASE
 )

	)

460 
	#SysTick
 ((
SysTick_Ty³
 *è
SysTick_BASE
 )

	)

461 
	#NVIC
 ((
NVIC_Ty³
 *è
NVIC_BASE
 )

	)

489 
	#_BIT_SHIFT
(
IRQn
èÐ(((
ušt32_t
)(IRQnèè& 0x03è* 8 )

	)

490 
	#_SHP_IDX
(
IRQn
èÐ((((
ušt32_t
)(IRQnè& 0x0F)-8è>> 2è)

	)

491 
	#_IP_IDX
(
IRQn
èÐ((
ušt32_t
)(IRQnè>> 2è)

	)

500 
__STATIC_INLINE
 
	$NVIC_EÇbËIRQ
(
IRQn_Ty³
 
IRQn
)

502 
NVIC
->
ISER
[0] = (1 << ((
ušt32_t
)(
IRQn
) & 0x1F));

503 
	}
}

512 
__STATIC_INLINE
 
	$NVIC_Di§bËIRQ
(
IRQn_Ty³
 
IRQn
)

514 
NVIC
->
ICER
[0] = (1 << ((
ušt32_t
)(
IRQn
) & 0x1F));

515 
	}
}

528 
__STATIC_INLINE
 
ušt32_t
 
	$NVIC_G‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

530 ((
ušt32_t
è((
NVIC
->
ISPR
[0] & (1 << ((ušt32_t)(
IRQn
) & 0x1F)))?1:0));

531 
	}
}

540 
__STATIC_INLINE
 
	$NVIC_S‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

542 
NVIC
->
ISPR
[0] = (1 << ((
ušt32_t
)(
IRQn
) & 0x1F));

543 
	}
}

552 
__STATIC_INLINE
 
	$NVIC_CË¬P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

554 
NVIC
->
ICPR
[0] = (1 << ((
ušt32_t
)(
IRQn
) & 0x1F));

555 
	}
}

567 
__STATIC_INLINE
 
	$NVIC_S‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
´iÜ™y
)

569 if(
IRQn
 < 0) {

570 
SCB
->
SHP
[
	`_SHP_IDX
(
IRQn
)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << 
	`_BIT_SHIFT
(IRQn))) |

571 (((
´iÜ™y
 << (8 - 
__NVIC_PRIO_BITS
)è& 0xFFè<< 
	`_BIT_SHIFT
(
IRQn
)); }

573 
NVIC
->
IP
[
	`_IP_IDX
(
IRQn
)] = (NVIC->IP[_IP_IDX(IRQn)] & ~(0xFF << 
	`_BIT_SHIFT
(IRQn))) |

574 (((
´iÜ™y
 << (8 - 
__NVIC_PRIO_BITS
)è& 0xFFè<< 
	`_BIT_SHIFT
(
IRQn
)); }

575 
	}
}

589 
__STATIC_INLINE
 
ušt32_t
 
	$NVIC_G‘PriÜ™y
(
IRQn_Ty³
 
IRQn
)

592 if(
IRQn
 < 0) {

593 ((
ušt32_t
)((
SCB
->
SHP
[
	`_SHP_IDX
(
IRQn
)] >> 
	`_BIT_SHIFT
(IRQnèè>> (8 - 
__NVIC_PRIO_BITS
))); }

595 ((
ušt32_t
)((
NVIC
->
IP
[ 
	`_IP_IDX
(
IRQn
)] >> 
	`_BIT_SHIFT
(IRQnèè>> (8 - 
__NVIC_PRIO_BITS
))); }

596 
	}
}

603 
__STATIC_INLINE
 
	$NVIC_Sy¡emRe£t
()

605 
	`__DSB
();

607 
SCB
->
AIRCR
 = ((0x5FA << 
SCB_AIRCR_VECTKEY_Pos
) |

608 
SCB_AIRCR_SYSRESETREQ_Msk
);

609 
	`__DSB
();

611 
	}
}

624 #ià(
__V’dÜ_SysTickCÚfig
 == 0)

641 
__STATIC_INLINE
 
ušt32_t
 
	$SysTick_CÚfig
(
ušt32_t
 
ticks
)

643 ià(
ticks
 > 
SysTick_LOAD_RELOAD_Msk
)  (1);

645 
SysTick
->
LOAD
 = (
ticks
 & 
SysTick_LOAD_RELOAD_Msk
) - 1;

646 
	`NVIC_S‘PriÜ™y
 (
SysTick_IRQn
, (1<<
__NVIC_PRIO_BITS
) - 1);

647 
SysTick
->
VAL
 = 0;

648 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

649 
SysTick_CTRL_TICKINT_Msk
 |

650 
SysTick_CTRL_ENABLE_Msk
;

652 
	}
}

665 #ifdeà
__ýlu¥lus


	@STM32F0-ILI9163/cmsis_core/core_cmFunc.h

24 #iâdeà
__CORE_CMFUNC_H


25 
	#__CORE_CMFUNC_H


	)

34 #ià 
defšed
 ( 
__CC_ARM
 )

37 #ià(
__ARMCC_VERSION
 < 400677)

50 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_CONTROL
()

52 
ušt32_t
 
__»gCÚŒÞ
 
	`__ASM
("control");

53 (
__»gCÚŒÞ
);

54 
	}
}

63 
__STATIC_INLINE
 
	$__£t_CONTROL
(
ušt32_t
 
cÚŒÞ
)

65 
ušt32_t
 
__»gCÚŒÞ
 
	`__ASM
("control");

66 
__»gCÚŒÞ
 = 
cÚŒÞ
;

67 
	}
}

76 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_IPSR
()

78 
ušt32_t
 
__»gIPSR
 
	`__ASM
("ipsr");

79 (
__»gIPSR
);

80 
	}
}

89 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_APSR
()

91 
ušt32_t
 
__»gAPSR
 
	`__ASM
("apsr");

92 (
__»gAPSR
);

93 
	}
}

102 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_xPSR
()

104 
ušt32_t
 
__»gXPSR
 
	`__ASM
("xpsr");

105 (
__»gXPSR
);

106 
	}
}

115 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_PSP
()

117 
ušt32_t
 
__»gProûssSckPoš‹r
 
	`__ASM
("psp");

118 (
__»gProûssSckPoš‹r
);

119 
	}
}

128 
__STATIC_INLINE
 
	$__£t_PSP
(
ušt32_t
 
tÝOfProcSck
)

130 
ušt32_t
 
__»gProûssSckPoš‹r
 
	`__ASM
("psp");

131 
__»gProûssSckPoš‹r
 = 
tÝOfProcSck
;

132 
	}
}

141 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_MSP
()

143 
ušt32_t
 
__»gMašSckPoš‹r
 
	`__ASM
("msp");

144 (
__»gMašSckPoš‹r
);

145 
	}
}

154 
__STATIC_INLINE
 
	$__£t_MSP
(
ušt32_t
 
tÝOfMašSck
)

156 
ušt32_t
 
__»gMašSckPoš‹r
 
	`__ASM
("msp");

157 
__»gMašSckPoš‹r
 = 
tÝOfMašSck
;

158 
	}
}

167 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_PRIMASK
()

169 
ušt32_t
 
__»gPriMask
 
	`__ASM
("primask");

170 (
__»gPriMask
);

171 
	}
}

180 
__STATIC_INLINE
 
	$__£t_PRIMASK
(
ušt32_t
 
´iMask
)

182 
ušt32_t
 
__»gPriMask
 
	`__ASM
("primask");

183 
__»gPriMask
 = (
´iMask
);

184 
	}
}

187 #ià (
__CORTEX_M
 >= 0x03)

194 
	#__’abË_çuÉ_œq
 
__’abË_fiq


	)

202 
	#__di§bË_çuÉ_œq
 
__di§bË_fiq


	)

211 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_BASEPRI
()

213 
ušt32_t
 
__»gBa£Pri
 
	`__ASM
("basepri");

214 (
__»gBa£Pri
);

215 
	}
}

224 
__STATIC_INLINE
 
	$__£t_BASEPRI
(
ušt32_t
 
ba£Pri
)

226 
ušt32_t
 
__»gBa£Pri
 
	`__ASM
("basepri");

227 
__»gBa£Pri
 = (
ba£Pri
 & 0xff);

228 
	}
}

237 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_FAULTMASK
()

239 
ušt32_t
 
__»gFauÉMask
 
	`__ASM
("faultmask");

240 (
__»gFauÉMask
);

241 
	}
}

250 
__STATIC_INLINE
 
	$__£t_FAULTMASK
(
ušt32_t
 
çuÉMask
)

252 
ušt32_t
 
__»gFauÉMask
 
	`__ASM
("faultmask");

253 
__»gFauÉMask
 = (
çuÉMask
 & (
ušt32_t
)1);

254 
	}
}

259 #ià (
__CORTEX_M
 == 0x04)

267 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_FPSCR
()

269 #ià(
__FPU_PRESENT
 =ð1è&& (
__FPU_USED
 == 1)

270 
ušt32_t
 
__»gåsü
 
	`__ASM
("fpscr");

271 (
__»gåsü
);

275 
	}
}

284 
__STATIC_INLINE
 
	$__£t_FPSCR
(
ušt32_t
 
åsü
)

286 #ià(
__FPU_PRESENT
 =ð1è&& (
__FPU_USED
 == 1)

287 
ušt32_t
 
__»gåsü
 
	`__ASM
("fpscr");

288 
__»gåsü
 = (
åsü
);

290 
	}
}

295 #–ià
defšed
 ( 
__ICCARM__
 )

298 
	~<cmsis_Ÿr.h
>

301 #–ià
defšed
 ( 
__TMS470__
 )

304 
	~<cmsis_ccs.h
>

307 #–ià
defšed
 ( 
__GNUC__
 )

315 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
	$__’abË_œq
()

317 
__ASM
 volatile ("cpsie i");

318 
	}
}

326 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
	$__di§bË_œq
()

328 
__ASM
 volatile ("cpsid i");

329 
	}
}

338 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_CONTROL
()

340 
ušt32_t
 
»suÉ
;

342 
__ASM
 vÞ©ž("MRS %0, cÚŒÞ" : "ô" (
»suÉ
) );

343 (
»suÉ
);

344 
	}
}

353 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
	$__£t_CONTROL
(
ušt32_t
 
cÚŒÞ
)

355 
__ASM
 vÞ©ž("MSR cÚŒÞ, %0" : : "r" (
cÚŒÞ
) );

356 
	}
}

365 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_IPSR
()

367 
ušt32_t
 
»suÉ
;

369 
__ASM
 vÞ©ž("MRS %0, ip¤" : "ô" (
»suÉ
) );

370 (
»suÉ
);

371 
	}
}

380 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_APSR
()

382 
ušt32_t
 
»suÉ
;

384 
__ASM
 vÞ©ž("MRS %0,‡p¤" : "ô" (
»suÉ
) );

385 (
»suÉ
);

386 
	}
}

395 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_xPSR
()

397 
ušt32_t
 
»suÉ
;

399 
__ASM
 vÞ©ž("MRS %0, xp¤" : "ô" (
»suÉ
) );

400 (
»suÉ
);

401 
	}
}

410 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_PSP
()

412 
ušt32_t
 
»suÉ
;

414 
__ASM
 vÞ©ž("MRS %0,…¥\n" : "ô" (
»suÉ
) );

415 (
»suÉ
);

416 
	}
}

425 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
	$__£t_PSP
(
ušt32_t
 
tÝOfProcSck
)

427 
__ASM
 vÞ©ž("MSR…¥, %0\n" : : "r" (
tÝOfProcSck
) );

428 
	}
}

437 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_MSP
()

439 
ušt32_t
 
»suÉ
;

441 
__ASM
 vÞ©ž("MRS %0, m¥\n" : "ô" (
»suÉ
) );

442 (
»suÉ
);

443 
	}
}

452 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
	$__£t_MSP
(
ušt32_t
 
tÝOfMašSck
)

454 
__ASM
 vÞ©ž("MSR m¥, %0\n" : : "r" (
tÝOfMašSck
) );

455 
	}
}

464 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_PRIMASK
()

466 
ušt32_t
 
»suÉ
;

468 
__ASM
 vÞ©ž("MRS %0,…rimask" : "ô" (
»suÉ
) );

469 (
»suÉ
);

470 
	}
}

479 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
	$__£t_PRIMASK
(
ušt32_t
 
´iMask
)

481 
__ASM
 vÞ©ž("MSR…rimask, %0" : : "r" (
´iMask
) );

482 
	}
}

485 #ià (
__CORTEX_M
 >= 0x03)

492 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
	$__’abË_çuÉ_œq
()

494 
__ASM
 volatile ("cpsie f");

495 
	}
}

503 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
	$__di§bË_çuÉ_œq
()

505 
__ASM
 volatile ("cpsid f");

506 
	}
}

515 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_BASEPRI
()

517 
ušt32_t
 
»suÉ
;

519 
__ASM
 vÞ©ž("MRS %0, ba£´i_max" : "ô" (
»suÉ
) );

520 (
»suÉ
);

521 
	}
}

530 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
	$__£t_BASEPRI
(
ušt32_t
 
v®ue
)

532 
__ASM
 vÞ©ž("MSR ba£´i, %0" : : "r" (
v®ue
) );

533 
	}
}

542 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_FAULTMASK
()

544 
ušt32_t
 
»suÉ
;

546 
__ASM
 vÞ©ž("MRS %0, fauÉmask" : "ô" (
»suÉ
) );

547 (
»suÉ
);

548 
	}
}

557 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
	$__£t_FAULTMASK
(
ušt32_t
 
çuÉMask
)

559 
__ASM
 vÞ©ž("MSR fauÉmask, %0" : : "r" (
çuÉMask
) );

560 
	}
}

565 #ià (
__CORTEX_M
 == 0x04)

573 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_FPSCR
()

575 #ià(
__FPU_PRESENT
 =ð1è&& (
__FPU_USED
 == 1)

576 
ušt32_t
 
»suÉ
;

578 
__ASM
 vÞ©ž("VMRS %0, fpsü" : "ô" (
»suÉ
) );

579 (
»suÉ
);

583 
	}
}

592 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
	$__£t_FPSCR
(
ušt32_t
 
åsü
)

594 #ià(
__FPU_PRESENT
 =ð1è&& (
__FPU_USED
 == 1)

595 
__ASM
 vÞ©ž("VMSR fpsü, %0" : : "r" (
åsü
) );

597 
	}
}

602 #–ià
defšed
 ( 
__TASKING__
 )

	@STM32F0-ILI9163/cmsis_core/core_cmInstr.h

24 #iâdeà
__CORE_CMINSTR_H


25 
	#__CORE_CMINSTR_H


	)

34 #ià 
defšed
 ( 
__CC_ARM
 )

37 #ià(
__ARMCC_VERSION
 < 400677)

46 
	#__NOP
 
__nÝ


	)

54 
	#__WFI
 
__wfi


	)

62 
	#__WFE
 
__wã


	)

69 
	#__SEV
 
__£v


	)

78 
	#__ISB
(è
	`__isb
(0xF)

	)

86 
	#__DSB
(è
	`__dsb
(0xF)

	)

94 
	#__DMB
(è
	`__dmb
(0xF)

	)

104 
	#__REV
 
__»v


	)

114 
__©Œibu‹__
((
£ùiÚ
(".»v16_‹xt"))è
__STATIC_INLINE
 
__ASM
 
ušt32_t
 
	$__REV16
(
ušt32_t
 
v®ue
)

116 
»v16
 
r0
,„0

117 
bx
 
Ì


118 
	}
}

128 
__©Œibu‹__
((
£ùiÚ
(".»vsh_‹xt"))è
__STATIC_INLINE
 
__ASM
 
št32_t
 
	$__REVSH
(
št32_t
 
v®ue
)

130 
»vsh
 
r0
,„0

131 
bx
 
Ì


132 
	}
}

143 
	#__ROR
 
__rÜ


	)

146 #ià (
__CORTEX_M
 >= 0x03)

155 
	#__RBIT
 
__rb™


	)

165 
	#__LDREXB
(
±r
è((
ušt8_t
 ) 
	`__ld»x
ÕŒ))

	)

175 
	#__LDREXH
(
±r
è((
ušt16_t
è
	`__ld»x
ÕŒ))

	)

185 
	#__LDREXW
(
±r
è((
ušt32_t
 ) 
	`__ld»x
ÕŒ))

	)

197 
	#__STREXB
(
v®ue
, 
±r
è
	`__¡»x
(v®ue,…Œ)

	)

209 
	#__STREXH
(
v®ue
, 
±r
è
	`__¡»x
(v®ue,…Œ)

	)

221 
	#__STREXW
(
v®ue
, 
±r
è
	`__¡»x
(v®ue,…Œ)

	)

229 
	#__CLREX
 
__þ»x


	)

240 
	#__SSAT
 
__s§t


	)

251 
	#__USAT
 
__u§t


	)

261 
	#__CLZ
 
__þz


	)

267 #–ià
defšed
 ( 
__ICCARM__
 )

270 
	~<cmsis_Ÿr.h
>

273 #–ià
defšed
 ( 
__TMS470__
 )

276 
	~<cmsis_ccs.h
>

279 #–ià
defšed
 ( 
__GNUC__
 )

286 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
	$__NOP
()

288 
__ASM
 volatile ("nop");

289 
	}
}

297 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
	$__WFI
()

299 
__ASM
 volatile ("wfi");

300 
	}
}

308 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
	$__WFE
()

310 
__ASM
 volatile ("wfe");

311 
	}
}

318 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
	$__SEV
()

320 
__ASM
 volatile ("sev");

321 
	}
}

330 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
	$__ISB
()

332 
__ASM
 volatile ("isb");

333 
	}
}

341 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
	$__DSB
()

343 
__ASM
 volatile ("dsb");

344 
	}
}

352 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
	$__DMB
()

354 
__ASM
 volatile ("dmb");

355 
	}
}

365 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__REV
(
ušt32_t
 
v®ue
)

367 
ušt32_t
 
»suÉ
;

369 
__ASM
 vÞ©ž("»v %0, %1" : "ô" (
»suÉ
è: "r" (
v®ue
) );

370 (
»suÉ
);

371 
	}
}

381 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__REV16
(
ušt32_t
 
v®ue
)

383 
ušt32_t
 
»suÉ
;

385 
__ASM
 vÞ©ž("»v16 %0, %1" : "ô" (
»suÉ
è: "r" (
v®ue
) );

386 (
»suÉ
);

387 
	}
}

397 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
št32_t
 
	$__REVSH
(
št32_t
 
v®ue
)

399 
ušt32_t
 
»suÉ
;

401 
__ASM
 vÞ©ž("»vsh %0, %1" : "ô" (
»suÉ
è: "r" (
v®ue
) );

402 (
»suÉ
);

403 
	}
}

414 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__ROR
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

417 
__ASM
 vÞ©ž("rÜ %0, %0, %1" : "+r" (
Ý1
è: "r" (
Ý2
) );

418 (
Ý1
);

419 
	}
}

422 #ià (
__CORTEX_M
 >= 0x03)

431 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__RBIT
(
ušt32_t
 
v®ue
)

433 
ušt32_t
 
»suÉ
;

435 
__ASM
 vÞ©ž("rb™ %0, %1" : "ô" (
»suÉ
è: "r" (
v®ue
) );

436 (
»suÉ
);

437 
	}
}

447 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt8_t
 
	$__LDREXB
(vÞ©ž
ušt8_t
 *
addr
)

449 
ušt8_t
 
»suÉ
;

451 
__ASM
 vÞ©ž("ld»xb %0, [%1]" : "ô" (
»suÉ
è: "r" (
addr
) );

452 (
»suÉ
);

453 
	}
}

463 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt16_t
 
	$__LDREXH
(vÞ©ž
ušt16_t
 *
addr
)

465 
ušt16_t
 
»suÉ
;

467 
__ASM
 vÞ©ž("ld»xh %0, [%1]" : "ô" (
»suÉ
è: "r" (
addr
) );

468 (
»suÉ
);

469 
	}
}

479 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__LDREXW
(vÞ©ž
ušt32_t
 *
addr
)

481 
ušt32_t
 
»suÉ
;

483 
__ASM
 vÞ©ž("ld»x %0, [%1]" : "ô" (
»suÉ
è: "r" (
addr
) );

484 (
»suÉ
);

485 
	}
}

497 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__STREXB
(
ušt8_t
 
v®ue
, vÞ©žušt8_ˆ*
addr
)

499 
ušt32_t
 
»suÉ
;

501 
__ASM
 vÞ©ž("¡»xb %0, %2, [%1]" : "=&r" (
»suÉ
è: "r" (
addr
), "r" (
v®ue
) );

502 (
»suÉ
);

503 
	}
}

515 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__STREXH
(
ušt16_t
 
v®ue
, vÞ©žušt16_ˆ*
addr
)

517 
ušt32_t
 
»suÉ
;

519 
__ASM
 vÞ©ž("¡»xh %0, %2, [%1]" : "=&r" (
»suÉ
è: "r" (
addr
), "r" (
v®ue
) );

520 (
»suÉ
);

521 
	}
}

533 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__STREXW
(
ušt32_t
 
v®ue
, vÞ©žušt32_ˆ*
addr
)

535 
ušt32_t
 
»suÉ
;

537 
__ASM
 vÞ©ž("¡»x %0, %2, [%1]" : "=&r" (
»suÉ
è: "r" (
addr
), "r" (
v®ue
) );

538 (
»suÉ
);

539 
	}
}

547 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
	$__CLREX
()

549 
__ASM
 volatile ("clrex");

550 
	}
}

561 
	#__SSAT
(
ARG1
,
ARG2
) \

563 
ušt32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

564 
	`__ASM
 ("s§ˆ%0, %1, %2" : "ô" (
__RES
è: "I" (
ARG2
), "r" (
__ARG1
) ); \

565 
__RES
; \

566 })

	)

577 
	#__USAT
(
ARG1
,
ARG2
) \

579 
ušt32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

580 
	`__ASM
 ("u§ˆ%0, %1, %2" : "ô" (
__RES
è: "I" (
ARG2
), "r" (
__ARG1
) ); \

581 
__RES
; \

582 })

	)

592 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt8_t
 
	$__CLZ
(
ušt32_t
 
v®ue
)

594 
ušt8_t
 
»suÉ
;

596 
__ASM
 vÞ©ž("þz %0, %1" : "ô" (
»suÉ
è: "r" (
v®ue
) );

597 (
»suÉ
);

598 
	}
}

605 #–ià
defšed
 ( 
__TASKING__
 )

	@STM32F0-ILI9163/main.c

1 
	~<GFXC.h
>

38 vÞ©ž
ušt32_t
 
	gMSec
 = 0;

40 
TextP¬amSŒuù
 
	gTS
;

42 
	$SysTick_HªdËr
(){

43 
MSec
++;

44 
	}
}

46 
	$maš
()

48 
	`SysTick_CÚfig
(
Sy¡emCÜeClock
/1000);

49 
	`ILI9163In™
();

51 
	`CÌSün
();

52 
TS
.
Size
 = 1;

53 
TS
.
FÚt
 = 
StdFÚt
;

54 
TS
.
XPos
 = 0;

55 
TS
.
YPos
 = 0;

56 
TS
.
TxtCÞ
 = 
Blue
;

57 
TS
.
BkgCÞ
 = 
BÏck
;

59 
	`PSŒ
("H–lo!", &
TS
);

64 
	}
}

	@STM32F0-ILI9163/stm32_lib/inc/stm32f0xx_gpio.h

30 #iâdeà
__STM32F0XX_GPIO_H


31 
	#__STM32F0XX_GPIO_H


	)

33 #ifdeà
__ýlu¥lus


38 
	~"¡m32f0xx.h
"

49 
	#IS_GPIO_ALL_PERIPH
(
PERIPH
è(((PERIPHè=ð
GPIOA
) || \

50 ((
PERIPH
è=ð
GPIOB
) || \

51 ((
PERIPH
è=ð
GPIOC
) || \

52 ((
PERIPH
è=ð
GPIOD
) || \

53 ((
PERIPH
è=ð
GPIOF
))

	)

55 
	#IS_GPIO_LIST_PERIPH
(
PERIPH
è(((PERIPHè=ð
GPIOA
) || \

56 ((
PERIPH
è=ð
GPIOB
))

	)

63 
GPIO_Mode_IN
 = 0x00,

64 
GPIO_Mode_OUT
 = 0x01,

65 
GPIO_Mode_AF
 = 0x02,

66 
GPIO_Mode_AN
 = 0x03

67 }
	tGPIOMode_Ty³Def
;

69 
	#IS_GPIO_MODE
(
MODE
è(((MODEè=ð
GPIO_Mode_IN
)|| ((MODEè=ð
GPIO_Mode_OUT
) || \

70 ((
MODE
è=ð
GPIO_Mode_AF
)|| ((MODEè=ð
GPIO_Mode_AN
))

	)

80 
GPIO_OTy³_PP
 = 0x00,

81 
GPIO_OTy³_OD
 = 0x01

82 }
	tGPIOOTy³_Ty³Def
;

84 
	#IS_GPIO_OTYPE
(
OTYPE
è(((OTYPEè=ð
GPIO_OTy³_PP
è|| ((OTYPEè=ð
GPIO_OTy³_OD
))

	)

95 
GPIO_S³ed_Lev–_1
 = 0x00,

96 
GPIO_S³ed_Lev–_2
 = 0x01,

97 
GPIO_S³ed_Lev–_3
 = 0x03

98 }
	tGPIOS³ed_Ty³Def
;

100 
	#IS_GPIO_SPEED
(
SPEED
è(((SPEEDè=ð
GPIO_S³ed_Lev–_1
è|| ((SPEEDè=ð
GPIO_S³ed_Lev–_2
) || \

101 ((
SPEED
è=ð
GPIO_S³ed_Lev–_3
))

	)

111 
GPIO_PuPd_NOPULL
 = 0x00,

112 
GPIO_PuPd_UP
 = 0x01,

113 
GPIO_PuPd_DOWN
 = 0x02

114 }
	tGPIOPuPd_Ty³Def
;

116 
	#IS_GPIO_PUPD
(
PUPD
è(((PUPDè=ð
GPIO_PuPd_NOPULL
è|| ((PUPDè=ð
GPIO_PuPd_UP
) || \

117 ((
PUPD
è=ð
GPIO_PuPd_DOWN
))

	)

127 
B™_RESET
 = 0,

128 
B™_SET


129 }
	tB™AùiÚ
;

131 
	#IS_GPIO_BIT_ACTION
(
ACTION
è(((ACTIONè=ð
B™_RESET
è|| ((ACTIONè=ð
B™_SET
))

	)

141 
ušt32_t
 
GPIO_Pš
;

144 
GPIOMode_Ty³Def
 
GPIO_Mode
;

147 
GPIOS³ed_Ty³Def
 
GPIO_S³ed
;

150 
GPIOOTy³_Ty³Def
 
GPIO_OTy³
;

153 
GPIOPuPd_Ty³Def
 
GPIO_PuPd
;

155 }
	tGPIO_In™Ty³Def
;

166 
	#GPIO_Pš_0
 ((
ušt16_t
)0x0001è

	)

167 
	#GPIO_Pš_1
 ((
ušt16_t
)0x0002è

	)

168 
	#GPIO_Pš_2
 ((
ušt16_t
)0x0004è

	)

169 
	#GPIO_Pš_3
 ((
ušt16_t
)0x0008è

	)

170 
	#GPIO_Pš_4
 ((
ušt16_t
)0x0010è

	)

171 
	#GPIO_Pš_5
 ((
ušt16_t
)0x0020è

	)

172 
	#GPIO_Pš_6
 ((
ušt16_t
)0x0040è

	)

173 
	#GPIO_Pš_7
 ((
ušt16_t
)0x0080è

	)

174 
	#GPIO_Pš_8
 ((
ušt16_t
)0x0100è

	)

175 
	#GPIO_Pš_9
 ((
ušt16_t
)0x0200è

	)

176 
	#GPIO_Pš_10
 ((
ušt16_t
)0x0400è

	)

177 
	#GPIO_Pš_11
 ((
ušt16_t
)0x0800è

	)

178 
	#GPIO_Pš_12
 ((
ušt16_t
)0x1000è

	)

179 
	#GPIO_Pš_13
 ((
ušt16_t
)0x2000è

	)

180 
	#GPIO_Pš_14
 ((
ušt16_t
)0x4000è

	)

181 
	#GPIO_Pš_15
 ((
ušt16_t
)0x8000è

	)

182 
	#GPIO_Pš_AÎ
 ((
ušt16_t
)0xFFFFè

	)

184 
	#IS_GPIO_PIN
(
PIN
è((PINè!ð(
ušt16_t
)0x00)

	)

186 
	#IS_GET_GPIO_PIN
(
PIN
è(((PINè=ð
GPIO_Pš_0
) || \

187 ((
PIN
è=ð
GPIO_Pš_1
) || \

188 ((
PIN
è=ð
GPIO_Pš_2
) || \

189 ((
PIN
è=ð
GPIO_Pš_3
) || \

190 ((
PIN
è=ð
GPIO_Pš_4
) || \

191 ((
PIN
è=ð
GPIO_Pš_5
) || \

192 ((
PIN
è=ð
GPIO_Pš_6
) || \

193 ((
PIN
è=ð
GPIO_Pš_7
) || \

194 ((
PIN
è=ð
GPIO_Pš_8
) || \

195 ((
PIN
è=ð
GPIO_Pš_9
) || \

196 ((
PIN
è=ð
GPIO_Pš_10
) || \

197 ((
PIN
è=ð
GPIO_Pš_11
) || \

198 ((
PIN
è=ð
GPIO_Pš_12
) || \

199 ((
PIN
è=ð
GPIO_Pš_13
) || \

200 ((
PIN
è=ð
GPIO_Pš_14
) || \

201 ((
PIN
è=ð
GPIO_Pš_15
))

	)

210 
	#GPIO_PšSourû0
 ((
ušt8_t
)0x00)

	)

211 
	#GPIO_PšSourû1
 ((
ušt8_t
)0x01)

	)

212 
	#GPIO_PšSourû2
 ((
ušt8_t
)0x02)

	)

213 
	#GPIO_PšSourû3
 ((
ušt8_t
)0x03)

	)

214 
	#GPIO_PšSourû4
 ((
ušt8_t
)0x04)

	)

215 
	#GPIO_PšSourû5
 ((
ušt8_t
)0x05)

	)

216 
	#GPIO_PšSourû6
 ((
ušt8_t
)0x06)

	)

217 
	#GPIO_PšSourû7
 ((
ušt8_t
)0x07)

	)

218 
	#GPIO_PšSourû8
 ((
ušt8_t
)0x08)

	)

219 
	#GPIO_PšSourû9
 ((
ušt8_t
)0x09)

	)

220 
	#GPIO_PšSourû10
 ((
ušt8_t
)0x0A)

	)

221 
	#GPIO_PšSourû11
 ((
ušt8_t
)0x0B)

	)

222 
	#GPIO_PšSourû12
 ((
ušt8_t
)0x0C)

	)

223 
	#GPIO_PšSourû13
 ((
ušt8_t
)0x0D)

	)

224 
	#GPIO_PšSourû14
 ((
ušt8_t
)0x0E)

	)

225 
	#GPIO_PšSourû15
 ((
ušt8_t
)0x0F)

	)

227 
	#IS_GPIO_PIN_SOURCE
(
PINSOURCE
è(((PINSOURCEè=ð
GPIO_PšSourû0
) || \

228 ((
PINSOURCE
è=ð
GPIO_PšSourû1
) || \

229 ((
PINSOURCE
è=ð
GPIO_PšSourû2
) || \

230 ((
PINSOURCE
è=ð
GPIO_PšSourû3
) || \

231 ((
PINSOURCE
è=ð
GPIO_PšSourû4
) || \

232 ((
PINSOURCE
è=ð
GPIO_PšSourû5
) || \

233 ((
PINSOURCE
è=ð
GPIO_PšSourû6
) || \

234 ((
PINSOURCE
è=ð
GPIO_PšSourû7
) || \

235 ((
PINSOURCE
è=ð
GPIO_PšSourû8
) || \

236 ((
PINSOURCE
è=ð
GPIO_PšSourû9
) || \

237 ((
PINSOURCE
è=ð
GPIO_PšSourû10
) || \

238 ((
PINSOURCE
è=ð
GPIO_PšSourû11
) || \

239 ((
PINSOURCE
è=ð
GPIO_PšSourû12
) || \

240 ((
PINSOURCE
è=ð
GPIO_PšSourû13
) || \

241 ((
PINSOURCE
è=ð
GPIO_PšSourû14
) || \

242 ((
PINSOURCE
è=ð
GPIO_PšSourû15
))

	)

254 
	#GPIO_AF_0
 ((
ušt8_t
)0x00è

	)

260 
	#GPIO_AF_1
 ((
ušt8_t
)0x01è

	)

265 
	#GPIO_AF_2
 ((
ušt8_t
)0x02è

	)

269 
	#GPIO_AF_3
 ((
ušt8_t
)0x03è

	)

274 
	#GPIO_AF_4
 ((
ušt8_t
)0x04è

	)

278 
	#GPIO_AF_5
 ((
ušt8_t
)0x05è

	)

283 
	#GPIO_AF_6
 ((
ušt8_t
)0x06è

	)

287 
	#GPIO_AF_7
 ((
ušt8_t
)0x07è

	)

289 
	#IS_GPIO_AF
(
AF
è(((AFè=ð
GPIO_AF_0
è|| ((AFè=ð
GPIO_AF_1
) || \

290 ((
AF
è=ð
GPIO_AF_2
è|| ((AFè=ð
GPIO_AF_3
) || \

291 ((
AF
è=ð
GPIO_AF_4
è|| ((AFè=ð
GPIO_AF_5
) || \

292 ((
AF
è=ð
GPIO_AF_6
è|| ((AFè=ð
GPIO_AF_7
))

	)

302 
	#GPIO_S³ed_2MHz
 
GPIO_S³ed_Lev–_1


	)

303 
	#GPIO_S³ed_10MHz
 
GPIO_S³ed_Lev–_2


	)

304 
	#GPIO_S³ed_50MHz
 
GPIO_S³ed_Lev–_3


	)

317 
GPIO_DeIn™
(
GPIO_Ty³Def
* 
GPIOx
);

320 
GPIO_In™
(
GPIO_Ty³Def
* 
GPIOx
, 
GPIO_In™Ty³Def
* 
GPIO_In™SŒuù
);

321 
GPIO_SŒuùIn™
(
GPIO_In™Ty³Def
* 
GPIO_In™SŒuù
);

322 
GPIO_PšLockCÚfig
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
);

325 
ušt8_t
 
GPIO_R—dIÅutD©aB™
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
);

326 
ušt16_t
 
GPIO_R—dIÅutD©a
(
GPIO_Ty³Def
* 
GPIOx
);

327 
ušt8_t
 
GPIO_R—dOuutD©aB™
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
);

328 
ušt16_t
 
GPIO_R—dOuutD©a
(
GPIO_Ty³Def
* 
GPIOx
);

329 
GPIO_S‘B™s
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
);

330 
GPIO_Re£tB™s
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
);

331 
GPIO_Wr™eB™
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
, 
B™AùiÚ
 
B™V®
);

332 
GPIO_Wr™e
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
PÜtV®
);

335 
GPIO_PšAFCÚfig
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_PšSourû
, 
ušt8_t
 
GPIO_AF
);

337 #ifdeà
__ýlu¥lus


	@STM32F0-ILI9163/stm32_lib/inc/stm32f0xx_rcc.h

30 #iâdeà
__STM32F0XX_RCC_H


31 
	#__STM32F0XX_RCC_H


	)

33 #ifdeà
__ýlu¥lus


38 
	~"¡m32f0xx.h
"

52 
ušt32_t
 
SYSCLK_F»qu’cy
;

53 
ušt32_t
 
HCLK_F»qu’cy
;

54 
ušt32_t
 
PCLK_F»qu’cy
;

55 
ušt32_t
 
ADCCLK_F»qu’cy
;

56 
ušt32_t
 
CECCLK_F»qu’cy
;

57 
ušt32_t
 
I2C1CLK_F»qu’cy
;

58 
ušt32_t
 
USART1CLK_F»qu’cy
;

59 }
	tRCC_ClocksTy³Def
;

71 
	#RCC_HSE_OFF
 ((
ušt8_t
)0x00)

	)

72 
	#RCC_HSE_ON
 ((
ušt8_t
)0x01)

	)

73 
	#RCC_HSE_By·ss
 ((
ušt8_t
)0x05)

	)

74 
	#IS_RCC_HSE
(
HSE
è(((HSEè=ð
RCC_HSE_OFF
è|| ((HSEè=ð
RCC_HSE_ON
) || \

75 ((
HSE
è=ð
RCC_HSE_By·ss
))

	)

85 
	#RCC_PLLSourû_HSI_Div2
 
RCC_CFGR_PLLSRC_HSI_Div2


	)

86 
	#RCC_PLLSourû_PREDIV1
 
RCC_CFGR_PLLSRC_PREDIV1


	)

88 
	#IS_RCC_PLL_SOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_PLLSourû_HSI_Div2
) || \

89 ((
SOURCE
è=ð
RCC_PLLSourû_PREDIV1
))

	)

98 
	#RCC_PLLMul_2
 
RCC_CFGR_PLLMULL2


	)

99 
	#RCC_PLLMul_3
 
RCC_CFGR_PLLMULL3


	)

100 
	#RCC_PLLMul_4
 
RCC_CFGR_PLLMULL4


	)

101 
	#RCC_PLLMul_5
 
RCC_CFGR_PLLMULL5


	)

102 
	#RCC_PLLMul_6
 
RCC_CFGR_PLLMULL6


	)

103 
	#RCC_PLLMul_7
 
RCC_CFGR_PLLMULL7


	)

104 
	#RCC_PLLMul_8
 
RCC_CFGR_PLLMULL8


	)

105 
	#RCC_PLLMul_9
 
RCC_CFGR_PLLMULL9


	)

106 
	#RCC_PLLMul_10
 
RCC_CFGR_PLLMULL10


	)

107 
	#RCC_PLLMul_11
 
RCC_CFGR_PLLMULL11


	)

108 
	#RCC_PLLMul_12
 
RCC_CFGR_PLLMULL12


	)

109 
	#RCC_PLLMul_13
 
RCC_CFGR_PLLMULL13


	)

110 
	#RCC_PLLMul_14
 
RCC_CFGR_PLLMULL14


	)

111 
	#RCC_PLLMul_15
 
RCC_CFGR_PLLMULL15


	)

112 
	#RCC_PLLMul_16
 
RCC_CFGR_PLLMULL16


	)

113 
	#IS_RCC_PLL_MUL
(
MUL
è(((MULè=ð
RCC_PLLMul_2
è|| ((MULè=ð
RCC_PLLMul_3
) || \

114 ((
MUL
è=ð
RCC_PLLMul_4
è|| ((MULè=ð
RCC_PLLMul_5
) || \

115 ((
MUL
è=ð
RCC_PLLMul_6
è|| ((MULè=ð
RCC_PLLMul_7
) || \

116 ((
MUL
è=ð
RCC_PLLMul_8
è|| ((MULè=ð
RCC_PLLMul_9
) || \

117 ((
MUL
è=ð
RCC_PLLMul_10
è|| ((MULè=ð
RCC_PLLMul_11
) || \

118 ((
MUL
è=ð
RCC_PLLMul_12
è|| ((MULè=ð
RCC_PLLMul_13
) || \

119 ((
MUL
è=ð
RCC_PLLMul_14
è|| ((MULè=ð
RCC_PLLMul_15
) || \

120 ((
MUL
è=ð
RCC_PLLMul_16
))

	)

128 
	#RCC_PREDIV1_Div1
 
RCC_CFGR2_PREDIV1_DIV1


	)

129 
	#RCC_PREDIV1_Div2
 
RCC_CFGR2_PREDIV1_DIV2


	)

130 
	#RCC_PREDIV1_Div3
 
RCC_CFGR2_PREDIV1_DIV3


	)

131 
	#RCC_PREDIV1_Div4
 
RCC_CFGR2_PREDIV1_DIV4


	)

132 
	#RCC_PREDIV1_Div5
 
RCC_CFGR2_PREDIV1_DIV5


	)

133 
	#RCC_PREDIV1_Div6
 
RCC_CFGR2_PREDIV1_DIV6


	)

134 
	#RCC_PREDIV1_Div7
 
RCC_CFGR2_PREDIV1_DIV7


	)

135 
	#RCC_PREDIV1_Div8
 
RCC_CFGR2_PREDIV1_DIV8


	)

136 
	#RCC_PREDIV1_Div9
 
RCC_CFGR2_PREDIV1_DIV9


	)

137 
	#RCC_PREDIV1_Div10
 
RCC_CFGR2_PREDIV1_DIV10


	)

138 
	#RCC_PREDIV1_Div11
 
RCC_CFGR2_PREDIV1_DIV11


	)

139 
	#RCC_PREDIV1_Div12
 
RCC_CFGR2_PREDIV1_DIV12


	)

140 
	#RCC_PREDIV1_Div13
 
RCC_CFGR2_PREDIV1_DIV13


	)

141 
	#RCC_PREDIV1_Div14
 
RCC_CFGR2_PREDIV1_DIV14


	)

142 
	#RCC_PREDIV1_Div15
 
RCC_CFGR2_PREDIV1_DIV15


	)

143 
	#RCC_PREDIV1_Div16
 
RCC_CFGR2_PREDIV1_DIV16


	)

145 
	#IS_RCC_PREDIV1
(
PREDIV1
è(((PREDIV1è=ð
RCC_PREDIV1_Div1
è|| ((PREDIV1è=ð
RCC_PREDIV1_Div2
) || \

146 ((
PREDIV1
è=ð
RCC_PREDIV1_Div3
è|| ((PREDIV1è=ð
RCC_PREDIV1_Div4
) || \

147 ((
PREDIV1
è=ð
RCC_PREDIV1_Div5
è|| ((PREDIV1è=ð
RCC_PREDIV1_Div6
) || \

148 ((
PREDIV1
è=ð
RCC_PREDIV1_Div7
è|| ((PREDIV1è=ð
RCC_PREDIV1_Div8
) || \

149 ((
PREDIV1
è=ð
RCC_PREDIV1_Div9
è|| ((PREDIV1è=ð
RCC_PREDIV1_Div10
) || \

150 ((
PREDIV1
è=ð
RCC_PREDIV1_Div11
è|| ((PREDIV1è=ð
RCC_PREDIV1_Div12
) || \

151 ((
PREDIV1
è=ð
RCC_PREDIV1_Div13
è|| ((PREDIV1è=ð
RCC_PREDIV1_Div14
) || \

152 ((
PREDIV1
è=ð
RCC_PREDIV1_Div15
è|| ((PREDIV1è=ð
RCC_PREDIV1_Div16
))

	)

161 
	#RCC_SYSCLKSourû_HSI
 
RCC_CFGR_SW_HSI


	)

162 
	#RCC_SYSCLKSourû_HSE
 
RCC_CFGR_SW_HSE


	)

163 
	#RCC_SYSCLKSourû_PLLCLK
 
RCC_CFGR_SW_PLL


	)

164 
	#IS_RCC_SYSCLK_SOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_SYSCLKSourû_HSI
) || \

165 ((
SOURCE
è=ð
RCC_SYSCLKSourû_HSE
) || \

166 ((
SOURCE
è=ð
RCC_SYSCLKSourû_PLLCLK
))

	)

175 
	#RCC_SYSCLK_Div1
 
RCC_CFGR_HPRE_DIV1


	)

176 
	#RCC_SYSCLK_Div2
 
RCC_CFGR_HPRE_DIV2


	)

177 
	#RCC_SYSCLK_Div4
 
RCC_CFGR_HPRE_DIV4


	)

178 
	#RCC_SYSCLK_Div8
 
RCC_CFGR_HPRE_DIV8


	)

179 
	#RCC_SYSCLK_Div16
 
RCC_CFGR_HPRE_DIV16


	)

180 
	#RCC_SYSCLK_Div64
 
RCC_CFGR_HPRE_DIV64


	)

181 
	#RCC_SYSCLK_Div128
 
RCC_CFGR_HPRE_DIV128


	)

182 
	#RCC_SYSCLK_Div256
 
RCC_CFGR_HPRE_DIV256


	)

183 
	#RCC_SYSCLK_Div512
 
RCC_CFGR_HPRE_DIV512


	)

184 
	#IS_RCC_HCLK
(
HCLK
è(((HCLKè=ð
RCC_SYSCLK_Div1
è|| ((HCLKè=ð
RCC_SYSCLK_Div2
) || \

185 ((
HCLK
è=ð
RCC_SYSCLK_Div4
è|| ((HCLKè=ð
RCC_SYSCLK_Div8
) || \

186 ((
HCLK
è=ð
RCC_SYSCLK_Div16
è|| ((HCLKè=ð
RCC_SYSCLK_Div64
) || \

187 ((
HCLK
è=ð
RCC_SYSCLK_Div128
è|| ((HCLKè=ð
RCC_SYSCLK_Div256
) || \

188 ((
HCLK
è=ð
RCC_SYSCLK_Div512
))

	)

197 
	#RCC_HCLK_Div1
 
RCC_CFGR_PPRE_DIV1


	)

198 
	#RCC_HCLK_Div2
 
RCC_CFGR_PPRE_DIV2


	)

199 
	#RCC_HCLK_Div4
 
RCC_CFGR_PPRE_DIV4


	)

200 
	#RCC_HCLK_Div8
 
RCC_CFGR_PPRE_DIV8


	)

201 
	#RCC_HCLK_Div16
 
RCC_CFGR_PPRE_DIV16


	)

202 
	#IS_RCC_PCLK
(
PCLK
è(((PCLKè=ð
RCC_HCLK_Div1
è|| ((PCLKè=ð
RCC_HCLK_Div2
) || \

203 ((
PCLK
è=ð
RCC_HCLK_Div4
è|| ((PCLKè=ð
RCC_HCLK_Div8
) || \

204 ((
PCLK
è=ð
RCC_HCLK_Div16
))

	)

213 
	#RCC_ADCCLK_HSI14
 ((
ušt32_t
)0x00000000)

	)

214 
	#RCC_ADCCLK_PCLK_Div2
 ((
ušt32_t
)0x01000000)

	)

215 
	#RCC_ADCCLK_PCLK_Div4
 ((
ušt32_t
)0x01004000)

	)

217 
	#IS_RCC_ADCCLK
(
ADCCLK
è(((ADCCLKè=ð
RCC_ADCCLK_HSI14
è|| ((ADCCLKè=ð
RCC_ADCCLK_PCLK_Div2
) || \

218 ((
ADCCLK
è=ð
RCC_ADCCLK_PCLK_Div4
))

	)

228 
	#RCC_CECCLK_HSI_Div244
 ((
ušt32_t
)0x00000000)

	)

229 
	#RCC_CECCLK_LSE
 
RCC_CFGR3_CECSW


	)

231 
	#IS_RCC_CECCLK
(
CECCLK
è(((CECCLKè=ð
RCC_CECCLK_HSI_Div244
è|| ((CECCLKè=ð
RCC_CECCLK_LSE
))

	)

241 
	#RCC_I2C1CLK_HSI
 ((
ušt32_t
)0x00000000)

	)

242 
	#RCC_I2C1CLK_SYSCLK
 
RCC_CFGR3_I2C1SW


	)

244 
	#IS_RCC_I2CCLK
(
I2CCLK
è(((I2CCLKè=ð
RCC_I2C1CLK_HSI
è|| ((I2CCLKè=ð
RCC_I2C1CLK_SYSCLK
))

	)

254 
	#RCC_USART1CLK_PCLK
 ((
ušt32_t
)0x00000000)

	)

255 
	#RCC_USART1CLK_SYSCLK
 
RCC_CFGR3_USART1SW_0


	)

256 
	#RCC_USART1CLK_LSE
 
RCC_CFGR3_USART1SW_1


	)

257 
	#RCC_USART1CLK_HSI
 
RCC_CFGR3_USART1SW


	)

259 
	#IS_RCC_USARTCLK
(
USARTCLK
è(((USARTCLKè=ð
RCC_USART1CLK_PCLK
è|| ((USARTCLKè=ð
RCC_USART1CLK_SYSCLK
) || \

260 ((
USARTCLK
è=ð
RCC_USART1CLK_LSE
è|| ((USARTCLKè=ð
RCC_USART1CLK_HSI
))

	)

270 
	#RCC_IT_LSIRDY
 ((
ušt8_t
)0x01)

	)

271 
	#RCC_IT_LSERDY
 ((
ušt8_t
)0x02)

	)

272 
	#RCC_IT_HSIRDY
 ((
ušt8_t
)0x04)

	)

273 
	#RCC_IT_HSERDY
 ((
ušt8_t
)0x08)

	)

274 
	#RCC_IT_PLLRDY
 ((
ušt8_t
)0x10)

	)

275 
	#RCC_IT_HSI14RDY
 ((
ušt8_t
)0x20)

	)

276 
	#RCC_IT_CSS
 ((
ušt8_t
)0x80)

	)

278 
	#IS_RCC_IT
(
IT
è((((ITè& (
ušt8_t
)0xC0è=ð0x00è&& ((ITè!ð0x00))

	)

280 
	#IS_RCC_GET_IT
(
IT
è(((ITè=ð
RCC_IT_LSIRDY
è|| ((ITè=ð
RCC_IT_LSERDY
) || \

281 ((
IT
è=ð
RCC_IT_HSIRDY
è|| ((ITè=ð
RCC_IT_HSERDY
) || \

282 ((
IT
è=ð
RCC_IT_PLLRDY
è|| ((ITè=ð
RCC_IT_HSI14RDY
) || \

283 ((
IT
è=ð
RCC_IT_CSS
))

	)

285 
	#IS_RCC_CLEAR_IT
(
IT
è((((ITè& (
ušt8_t
)0x40è=ð0x00è&& ((ITè!ð0x00))

	)

295 
	#RCC_LSE_OFF
 ((
ušt32_t
)0x00000000)

	)

296 
	#RCC_LSE_ON
 
RCC_BDCR_LSEON


	)

297 
	#RCC_LSE_By·ss
 ((
ušt32_t
)(
RCC_BDCR_LSEON
 | 
RCC_BDCR_LSEBYP
))

	)

298 
	#IS_RCC_LSE
(
LSE
è(((LSEè=ð
RCC_LSE_OFF
è|| ((LSEè=ð
RCC_LSE_ON
) || \

299 ((
LSE
è=ð
RCC_LSE_By·ss
))

	)

308 
	#RCC_RTCCLKSourû_LSE
 
RCC_BDCR_RTCSEL_LSE


	)

309 
	#RCC_RTCCLKSourû_LSI
 
RCC_BDCR_RTCSEL_LSI


	)

310 
	#RCC_RTCCLKSourû_HSE_Div32
 
RCC_BDCR_RTCSEL_HSE


	)

312 
	#IS_RCC_RTCCLK_SOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_RTCCLKSourû_LSE
) || \

313 ((
SOURCE
è=ð
RCC_RTCCLKSourû_LSI
) || \

314 ((
SOURCE
è=ð
RCC_RTCCLKSourû_HSE_Div32
))

	)

323 
	#RCC_LSEDrive_Low
 ((
ušt32_t
)0x00000000)

	)

324 
	#RCC_LSEDrive_MediumLow
 
RCC_BDCR_LSEDRV_0


	)

325 
	#RCC_LSEDrive_MediumHigh
 
RCC_BDCR_LSEDRV_1


	)

326 
	#RCC_LSEDrive_High
 
RCC_BDCR_LSEDRV


	)

327 
	#IS_RCC_LSE_DRIVE
(
DRIVE
è(((DRIVEè=ð
RCC_LSEDrive_Low
è|| ((DRIVEè=ð
RCC_LSEDrive_MediumLow
) || \

328 ((
DRIVE
è=ð
RCC_LSEDrive_MediumHigh
è|| ((DRIVEè=ð
RCC_LSEDrive_High
))

	)

337 
	#RCC_AHBP”h_GPIOA
 
RCC_AHBENR_GPIOAEN


	)

338 
	#RCC_AHBP”h_GPIOB
 
RCC_AHBENR_GPIOBEN


	)

339 
	#RCC_AHBP”h_GPIOC
 
RCC_AHBENR_GPIOCEN


	)

340 
	#RCC_AHBP”h_GPIOD
 
RCC_AHBENR_GPIODEN


	)

341 
	#RCC_AHBP”h_GPIOF
 
RCC_AHBENR_GPIOFEN


	)

342 
	#RCC_AHBP”h_TS
 
RCC_AHBENR_TSEN


	)

343 
	#RCC_AHBP”h_CRC
 
RCC_AHBENR_CRCEN


	)

344 
	#RCC_AHBP”h_FLITF
 
RCC_AHBENR_FLITFEN


	)

345 
	#RCC_AHBP”h_SRAM
 
RCC_AHBENR_SRAMEN


	)

346 
	#RCC_AHBP”h_DMA1
 
RCC_AHBENR_DMA1EN


	)

348 
	#IS_RCC_AHB_PERIPH
(
PERIPH
è((((PERIPHè& 0xFEA1FFAAè=ð0x00è&& ((PERIPHè!ð0x00))

	)

349 
	#IS_RCC_AHB_RST_PERIPH
(
PERIPH
è((((PERIPHè& 0xFEA1FFFFè=ð0x00è&& ((PERIPHè!ð0x00))

	)

359 
	#RCC_APB2P”h_SYSCFG
 
RCC_APB2ENR_SYSCFGEN


	)

360 
	#RCC_APB2P”h_ADC1
 
RCC_APB2ENR_ADC1EN


	)

361 
	#RCC_APB2P”h_TIM1
 
RCC_APB2ENR_TIM1EN


	)

362 
	#RCC_APB2P”h_SPI1
 
RCC_APB2ENR_SPI1EN


	)

363 
	#RCC_APB2P”h_USART1
 
RCC_APB2ENR_USART1EN


	)

364 
	#RCC_APB2P”h_TIM15
 
RCC_APB2ENR_TIM15EN


	)

365 
	#RCC_APB2P”h_TIM16
 
RCC_APB2ENR_TIM16EN


	)

366 
	#RCC_APB2P”h_TIM17
 
RCC_APB2ENR_TIM17EN


	)

367 
	#RCC_APB2P”h_DBGMCU
 
RCC_APB2ENR_DBGMCUEN


	)

369 
	#IS_RCC_APB2_PERIPH
(
PERIPH
è((((PERIPHè& 0xFFB8A5FEè=ð0x00è&& ((PERIPHè!ð0x00))

	)

379 
	#RCC_APB1P”h_TIM2
 
RCC_APB1ENR_TIM2EN


	)

380 
	#RCC_APB1P”h_TIM3
 
RCC_APB1ENR_TIM3EN


	)

381 
	#RCC_APB1P”h_TIM6
 
RCC_APB1ENR_TIM6EN


	)

382 
	#RCC_APB1P”h_TIM14
 
RCC_APB1ENR_TIM14EN


	)

383 
	#RCC_APB1P”h_WWDG
 
RCC_APB1ENR_WWDGEN


	)

384 
	#RCC_APB1P”h_SPI2
 
RCC_APB1ENR_SPI2EN


	)

385 
	#RCC_APB1P”h_USART2
 
RCC_APB1ENR_USART2EN


	)

386 
	#RCC_APB1P”h_I2C1
 
RCC_APB1ENR_I2C1EN


	)

387 
	#RCC_APB1P”h_I2C2
 
RCC_APB1ENR_I2C2EN


	)

388 
	#RCC_APB1P”h_PWR
 
RCC_APB1ENR_PWREN


	)

389 
	#RCC_APB1P”h_DAC
 
RCC_APB1ENR_DACEN


	)

390 
	#RCC_APB1P”h_CEC
 
RCC_APB1ENR_CECEN


	)

392 
	#IS_RCC_APB1_PERIPH
(
PERIPH
è((((PERIPHè& 0x8F9DB6ECè=ð0x00è&& ((PERIPHè!ð0x00))

	)

401 
	#RCC_MCOSourû_NoClock
 ((
ušt8_t
)0x00)

	)

402 
	#RCC_MCOSourû_HSI14
 ((
ušt8_t
)0x01)

	)

403 
	#RCC_MCOSourû_LSI
 ((
ušt8_t
)0x02)

	)

404 
	#RCC_MCOSourû_LSE
 ((
ušt8_t
)0x03)

	)

405 
	#RCC_MCOSourû_SYSCLK
 ((
ušt8_t
)0x04)

	)

406 
	#RCC_MCOSourû_HSI
 ((
ušt8_t
)0x05)

	)

407 
	#RCC_MCOSourû_HSE
 ((
ušt8_t
)0x06)

	)

408 
	#RCC_MCOSourû_PLLCLK_Div2
 ((
ušt8_t
)0x07)

	)

410 #ià
defšed
 (
STM32F0XX_MD
è|| defšed (
STM32F030X8
)

411 
	#IS_RCC_MCO_SOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_MCOSourû_NoClock
è|| ((SOURCEè=ð
RCC_MCOSourû_HSI14
) || \

412 ((
SOURCE
è=ð
RCC_MCOSourû_SYSCLK
è|| ((SOURCEè=ð
RCC_MCOSourû_HSI
) || \

413 ((
SOURCE
è=ð
RCC_MCOSourû_HSE
è|| ((SOURCEè=ð
RCC_MCOSourû_PLLCLK_Div2
)|| \

414 ((
SOURCE
è=ð
RCC_MCOSourû_LSI
è|| ((SOURCEè=ð
RCC_MCOSourû_LSE
))

	)

416 
	#RCC_MCOSourû_PLLCLK
 ((
ušt8_t
)0x87)

	)

418 
	#IS_RCC_MCO_SOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_MCOSourû_NoClock
è|| ((SOURCEè=ð
RCC_MCOSourû_HSI14
) || \

419 ((
SOURCE
è=ð
RCC_MCOSourû_SYSCLK
è|| ((SOURCEè=ð
RCC_MCOSourû_HSI
) || \

420 ((
SOURCE
è=ð
RCC_MCOSourû_HSE
è|| ((SOURCEè=ð
RCC_MCOSourû_PLLCLK_Div2
)|| \

421 ((
SOURCE
è=ð
RCC_MCOSourû_LSI
è|| ((SOURCEè=ð
RCC_MCOSourû_LSE
) || \

422 ((
SOURCE
è=ð
RCC_MCOSourû_PLLCLK
))

	)

431 #ià!
defšed
 (
STM32F0XX_MD
è&& !defšed (
STM32F030X8
)

432 
	#RCC_MCOP»sÿËr_1
 
RCC_CFGR_MCO_PRE_1


	)

433 
	#RCC_MCOP»sÿËr_2
 
RCC_CFGR_MCO_PRE_2


	)

434 
	#RCC_MCOP»sÿËr_4
 
RCC_CFGR_MCO_PRE_4


	)

435 
	#RCC_MCOP»sÿËr_8
 
RCC_CFGR_MCO_PRE_8


	)

436 
	#RCC_MCOP»sÿËr_16
 
RCC_CFGR_MCO_PRE_16


	)

437 
	#RCC_MCOP»sÿËr_32
 
RCC_CFGR_MCO_PRE_32


	)

438 
	#RCC_MCOP»sÿËr_64
 
RCC_CFGR_MCO_PRE_64


	)

439 
	#RCC_MCOP»sÿËr_128
 
RCC_CFGR_MCO_PRE_128


	)

441 
	#IS_RCC_MCO_PRESCALER
(
PRESCALER
è(((PRESCALERè=ð
RCC_MCOP»sÿËr_1
) || \

442 ((
PRESCALER
è=ð
RCC_MCOP»sÿËr_2
) || \

443 ((
PRESCALER
è=ð
RCC_MCOP»sÿËr_4
) || \

444 ((
PRESCALER
è=ð
RCC_MCOP»sÿËr_8
) || \

445 ((
PRESCALER
è=ð
RCC_MCOP»sÿËr_16
) || \

446 ((
PRESCALER
è=ð
RCC_MCOP»sÿËr_32
) || \

447 ((
PRESCALER
è=ð
RCC_MCOP»sÿËr_64
) || \

448 ((
PRESCALER
è=ð
RCC_MCOP»sÿËr_128
))

	)

458 
	#RCC_FLAG_HSIRDY
 ((
ušt8_t
)0x01)

	)

459 
	#RCC_FLAG_HSERDY
 ((
ušt8_t
)0x11)

	)

460 
	#RCC_FLAG_PLLRDY
 ((
ušt8_t
)0x19)

	)

461 
	#RCC_FLAG_LSERDY
 ((
ušt8_t
)0x21)

	)

462 
	#RCC_FLAG_LSIRDY
 ((
ušt8_t
)0x41)

	)

463 
	#RCC_FLAG_V18PWRRSTF
 ((
ušt8_t
)0x57)

	)

464 
	#RCC_FLAG_OBLRST
 ((
ušt8_t
)0x59)

	)

465 
	#RCC_FLAG_PINRST
 ((
ušt8_t
)0x5A)

	)

466 
	#RCC_FLAG_PORRST
 ((
ušt8_t
)0x5B)

	)

467 
	#RCC_FLAG_SFTRST
 ((
ušt8_t
)0x5C)

	)

468 
	#RCC_FLAG_IWDGRST
 ((
ušt8_t
)0x5D)

	)

469 
	#RCC_FLAG_WWDGRST
 ((
ušt8_t
)0x5E)

	)

470 
	#RCC_FLAG_LPWRRST
 ((
ušt8_t
)0x5F)

	)

471 
	#RCC_FLAG_HSI14RDY
 ((
ušt8_t
)0x61)

	)

473 
	#IS_RCC_FLAG
(
FLAG
è(((FLAGè=ð
RCC_FLAG_HSIRDY
è|| ((FLAGè=ð
RCC_FLAG_HSERDY
) || \

474 ((
FLAG
è=ð
RCC_FLAG_PLLRDY
è|| ((FLAGè=ð
RCC_FLAG_LSERDY
) || \

475 ((
FLAG
è=ð
RCC_FLAG_LSIRDY
è|| ((FLAGè=ð
RCC_FLAG_OBLRST
) || \

476 ((
FLAG
è=ð
RCC_FLAG_PINRST
è|| ((FLAGè=ð
RCC_FLAG_PORRST
) || \

477 ((
FLAG
è=ð
RCC_FLAG_SFTRST
è|| ((FLAGè=ð
RCC_FLAG_IWDGRST
)|| \

478 ((
FLAG
è=ð
RCC_FLAG_WWDGRST
è|| ((FLAGè=ð
RCC_FLAG_LPWRRST
)|| \

479 ((
FLAG
è=ð
RCC_FLAG_HSI14RDY
)|| ((FLAGè=ð
RCC_FLAG_V18PWRRSTF
))

	)

481 
	#IS_RCC_HSI_CALIBRATION_VALUE
(
VALUE
è((VALUEè<ð0x1F)

	)

482 
	#IS_RCC_HSI14_CALIBRATION_VALUE
(
VALUE
è((VALUEè<ð0x1F)

	)

496 
RCC_DeIn™
();

499 
RCC_HSECÚfig
(
ušt8_t
 
RCC_HSE
);

500 
E¼ÜStus
 
RCC_Wa™FÜHSES¹Up
();

501 
RCC_Adju¡HSIC®ib¿tiÚV®ue
(
ušt8_t
 
HSIC®ib¿tiÚV®ue
);

502 
RCC_HSICmd
(
FunùiÚ®S‹
 
NewS‹
);

503 
RCC_Adju¡HSI14C®ib¿tiÚV®ue
(
ušt8_t
 
HSI14C®ib¿tiÚV®ue
);

504 
RCC_HSI14Cmd
(
FunùiÚ®S‹
 
NewS‹
);

505 
RCC_HSI14ADCReque¡Cmd
(
FunùiÚ®S‹
 
NewS‹
);

506 
RCC_LSECÚfig
(
ušt32_t
 
RCC_LSE
);

507 
RCC_LSEDriveCÚfig
(
ušt32_t
 
RCC_LSEDrive
);

508 
RCC_LSICmd
(
FunùiÚ®S‹
 
NewS‹
);

509 
RCC_PLLCÚfig
(
ušt32_t
 
RCC_PLLSourû
, ušt32_ˆ
RCC_PLLMul
);

510 
RCC_PLLCmd
(
FunùiÚ®S‹
 
NewS‹
);

511 
RCC_PREDIV1CÚfig
(
ušt32_t
 
RCC_PREDIV1_Div
);

512 
RCC_ClockSecur™ySy¡emCmd
(
FunùiÚ®S‹
 
NewS‹
);

513 #ià
defšed
 (
STM32F0XX_MD
è|| defšed (
STM32F030X8
)

514 
RCC_MCOCÚfig
(
ušt8_t
 
RCC_MCOSourû
);

516 
RCC_MCOCÚfig
(
ušt8_t
 
RCC_MCOSourû
,
ušt32_t
 
RCC_MCOP»sÿËr
);

520 
RCC_SYSCLKCÚfig
(
ušt32_t
 
RCC_SYSCLKSourû
);

521 
ušt8_t
 
RCC_G‘SYSCLKSourû
();

522 
RCC_HCLKCÚfig
(
ušt32_t
 
RCC_SYSCLK
);

523 
RCC_PCLKCÚfig
(
ušt32_t
 
RCC_HCLK
);

524 
RCC_ADCCLKCÚfig
(
ušt32_t
 
RCC_ADCCLK
);

525 
RCC_CECCLKCÚfig
(
ušt32_t
 
RCC_CECCLK
);

526 
RCC_I2CCLKCÚfig
(
ušt32_t
 
RCC_I2CCLK
);

527 
RCC_USARTCLKCÚfig
(
ušt32_t
 
RCC_USARTCLK
);

528 
RCC_G‘ClocksF»q
(
RCC_ClocksTy³Def
* 
RCC_Clocks
);

531 
RCC_RTCCLKCÚfig
(
ušt32_t
 
RCC_RTCCLKSourû
);

532 
RCC_RTCCLKCmd
(
FunùiÚ®S‹
 
NewS‹
);

533 
RCC_BackupRe£tCmd
(
FunùiÚ®S‹
 
NewS‹
);

535 
RCC_AHBP”hClockCmd
(
ušt32_t
 
RCC_AHBP”h
, 
FunùiÚ®S‹
 
NewS‹
);

536 
RCC_APB2P”hClockCmd
(
ušt32_t
 
RCC_APB2P”h
, 
FunùiÚ®S‹
 
NewS‹
);

537 
RCC_APB1P”hClockCmd
(
ušt32_t
 
RCC_APB1P”h
, 
FunùiÚ®S‹
 
NewS‹
);

539 
RCC_AHBP”hRe£tCmd
(
ušt32_t
 
RCC_AHBP”h
, 
FunùiÚ®S‹
 
NewS‹
);

540 
RCC_APB2P”hRe£tCmd
(
ušt32_t
 
RCC_APB2P”h
, 
FunùiÚ®S‹
 
NewS‹
);

541 
RCC_APB1P”hRe£tCmd
(
ušt32_t
 
RCC_APB1P”h
, 
FunùiÚ®S‹
 
NewS‹
);

544 
RCC_ITCÚfig
(
ušt8_t
 
RCC_IT
, 
FunùiÚ®S‹
 
NewS‹
);

545 
FÏgStus
 
RCC_G‘FÏgStus
(
ušt8_t
 
RCC_FLAG
);

546 
RCC_CË¬FÏg
();

547 
ITStus
 
RCC_G‘ITStus
(
ušt8_t
 
RCC_IT
);

548 
RCC_CË¬ITP’dšgB™
(
ušt8_t
 
RCC_IT
);

550 #ifdeà
__ýlu¥lus


	@STM32F0-ILI9163/stm32_lib/inc/stm32f0xx_spi.h

30 #iâdeà
__STM32F0XX_SPI_H


31 
	#__STM32F0XX_SPI_H


	)

33 #ifdeà
__ýlu¥lus


38 
	~"¡m32f0xx.h
"

56 
ušt16_t
 
SPI_DœeùiÚ
;

59 
ušt16_t
 
SPI_Mode
;

62 
ušt16_t
 
SPI_D©aSize
;

65 
ušt16_t
 
SPI_CPOL
;

68 
ušt16_t
 
SPI_CPHA
;

71 
ušt16_t
 
SPI_NSS
;

75 
ušt16_t
 
SPI_BaudR©eP»sÿËr
;

81 
ušt16_t
 
SPI_Fœ¡B™
;

84 
ušt16_t
 
SPI_CRCPÞynomŸl
;

85 }
	tSPI_In™Ty³Def
;

94 
ušt16_t
 
I2S_Mode
;

97 
ušt16_t
 
I2S_Snd¬d
;

100 
ušt16_t
 
I2S_D©aFÜm©
;

103 
ušt16_t
 
I2S_MCLKOuut
;

106 
ušt32_t
 
I2S_AudioF»q
;

109 
ušt16_t
 
I2S_CPOL
;

111 }
	tI2S_In™Ty³Def
;

119 
	#IS_SPI_ALL_PERIPH
(
PERIPH
è(((PERIPHè=ð
SPI1
) || \

120 ((
PERIPH
è=ð
SPI2
))

	)

122 
	#IS_SPI_1_PERIPH
(
PERIPH
è(((PERIPHè=ð
SPI1
))

	)

128 
	#SPI_DœeùiÚ_2Lšes_FuÎDu¶ex
 ((
ušt16_t
)0x0000)

	)

129 
	#SPI_DœeùiÚ_2Lšes_RxOÆy
 ((
ušt16_t
)0x0400)

	)

130 
	#SPI_DœeùiÚ_1Lše_Rx
 ((
ušt16_t
)0x8000)

	)

131 
	#SPI_DœeùiÚ_1Lše_Tx
 ((
ušt16_t
)0xC000)

	)

132 
	#IS_SPI_DIRECTION_MODE
(
MODE
è(((MODEè=ð
SPI_DœeùiÚ_2Lšes_FuÎDu¶ex
) || \

133 ((
MODE
è=ð
SPI_DœeùiÚ_2Lšes_RxOÆy
) || \

134 ((
MODE
è=ð
SPI_DœeùiÚ_1Lše_Rx
) || \

135 ((
MODE
è=ð
SPI_DœeùiÚ_1Lše_Tx
))

	)

144 
	#SPI_Mode_Ma¡”
 ((
ušt16_t
)0x0104)

	)

145 
	#SPI_Mode_SÏve
 ((
ušt16_t
)0x0000)

	)

146 
	#IS_SPI_MODE
(
MODE
è(((MODEè=ð
SPI_Mode_Ma¡”
) || \

147 ((
MODE
è=ð
SPI_Mode_SÏve
))

	)

156 
	#SPI_D©aSize_4b
 ((
ušt16_t
)0x0300)

	)

157 
	#SPI_D©aSize_5b
 ((
ušt16_t
)0x0400)

	)

158 
	#SPI_D©aSize_6b
 ((
ušt16_t
)0x0500)

	)

159 
	#SPI_D©aSize_7b
 ((
ušt16_t
)0x0600)

	)

160 
	#SPI_D©aSize_8b
 ((
ušt16_t
)0x0700)

	)

161 
	#SPI_D©aSize_9b
 ((
ušt16_t
)0x0800)

	)

162 
	#SPI_D©aSize_10b
 ((
ušt16_t
)0x0900)

	)

163 
	#SPI_D©aSize_11b
 ((
ušt16_t
)0x0A00)

	)

164 
	#SPI_D©aSize_12b
 ((
ušt16_t
)0x0B00)

	)

165 
	#SPI_D©aSize_13b
 ((
ušt16_t
)0x0C00)

	)

166 
	#SPI_D©aSize_14b
 ((
ušt16_t
)0x0D00)

	)

167 
	#SPI_D©aSize_15b
 ((
ušt16_t
)0x0E00)

	)

168 
	#SPI_D©aSize_16b
 ((
ušt16_t
)0x0F00)

	)

169 
	#IS_SPI_DATA_SIZE
(
SIZE
è(((SIZEè=ð
SPI_D©aSize_4b
) || \

170 ((
SIZE
è=ð
SPI_D©aSize_5b
) || \

171 ((
SIZE
è=ð
SPI_D©aSize_6b
) || \

172 ((
SIZE
è=ð
SPI_D©aSize_7b
) || \

173 ((
SIZE
è=ð
SPI_D©aSize_8b
) || \

174 ((
SIZE
è=ð
SPI_D©aSize_9b
) || \

175 ((
SIZE
è=ð
SPI_D©aSize_10b
) || \

176 ((
SIZE
è=ð
SPI_D©aSize_11b
) || \

177 ((
SIZE
è=ð
SPI_D©aSize_12b
) || \

178 ((
SIZE
è=ð
SPI_D©aSize_13b
) || \

179 ((
SIZE
è=ð
SPI_D©aSize_14b
) || \

180 ((
SIZE
è=ð
SPI_D©aSize_15b
) || \

181 ((
SIZE
è=ð
SPI_D©aSize_16b
))

	)

190 
	#SPI_CRCL’gth_8b
 ((
ušt16_t
)0x0000)

	)

191 
	#SPI_CRCL’gth_16b
 
SPI_CR1_CRCL


	)

192 
	#IS_SPI_CRC_LENGTH
(
LENGTH
è(((LENGTHè=ð
SPI_CRCL’gth_8b
) || \

193 ((
LENGTH
è=ð
SPI_CRCL’gth_16b
))

	)

202 
	#SPI_CPOL_Low
 ((
ušt16_t
)0x0000)

	)

203 
	#SPI_CPOL_High
 
SPI_CR1_CPOL


	)

204 
	#IS_SPI_CPOL
(
CPOL
è(((CPOLè=ð
SPI_CPOL_Low
) || \

205 ((
CPOL
è=ð
SPI_CPOL_High
))

	)

214 
	#SPI_CPHA_1Edge
 ((
ušt16_t
)0x0000)

	)

215 
	#SPI_CPHA_2Edge
 
SPI_CR1_CPHA


	)

216 
	#IS_SPI_CPHA
(
CPHA
è(((CPHAè=ð
SPI_CPHA_1Edge
) || \

217 ((
CPHA
è=ð
SPI_CPHA_2Edge
))

	)

226 
	#SPI_NSS_Soá
 
SPI_CR1_SSM


	)

227 
	#SPI_NSS_H¬d
 ((
ušt16_t
)0x0000)

	)

228 
	#IS_SPI_NSS
(
NSS
è(((NSSè=ð
SPI_NSS_Soá
) || \

229 ((
NSS
è=ð
SPI_NSS_H¬d
))

	)

238 
	#SPI_BaudR©eP»sÿËr_2
 ((
ušt16_t
)0x0000)

	)

239 
	#SPI_BaudR©eP»sÿËr_4
 ((
ušt16_t
)0x0008)

	)

240 
	#SPI_BaudR©eP»sÿËr_8
 ((
ušt16_t
)0x0010)

	)

241 
	#SPI_BaudR©eP»sÿËr_16
 ((
ušt16_t
)0x0018)

	)

242 
	#SPI_BaudR©eP»sÿËr_32
 ((
ušt16_t
)0x0020)

	)

243 
	#SPI_BaudR©eP»sÿËr_64
 ((
ušt16_t
)0x0028)

	)

244 
	#SPI_BaudR©eP»sÿËr_128
 ((
ušt16_t
)0x0030)

	)

245 
	#SPI_BaudR©eP»sÿËr_256
 ((
ušt16_t
)0x0038)

	)

246 
	#IS_SPI_BAUDRATE_PRESCALER
(
PRESCALER
è(((PRESCALERè=ð
SPI_BaudR©eP»sÿËr_2
) || \

247 ((
PRESCALER
è=ð
SPI_BaudR©eP»sÿËr_4
) || \

248 ((
PRESCALER
è=ð
SPI_BaudR©eP»sÿËr_8
) || \

249 ((
PRESCALER
è=ð
SPI_BaudR©eP»sÿËr_16
) || \

250 ((
PRESCALER
è=ð
SPI_BaudR©eP»sÿËr_32
) || \

251 ((
PRESCALER
è=ð
SPI_BaudR©eP»sÿËr_64
) || \

252 ((
PRESCALER
è=ð
SPI_BaudR©eP»sÿËr_128
) || \

253 ((
PRESCALER
è=ð
SPI_BaudR©eP»sÿËr_256
))

	)

262 
	#SPI_Fœ¡B™_MSB
 ((
ušt16_t
)0x0000)

	)

263 
	#SPI_Fœ¡B™_LSB
 
SPI_CR1_LSBFIRST


	)

264 
	#IS_SPI_FIRST_BIT
(
BIT
è(((BITè=ð
SPI_Fœ¡B™_MSB
) || \

265 ((
BIT
è=ð
SPI_Fœ¡B™_LSB
))

	)

274 
	#I2S_Mode_SÏveTx
 ((
ušt16_t
)0x0000)

	)

275 
	#I2S_Mode_SÏveRx
 ((
ušt16_t
)0x0100)

	)

276 
	#I2S_Mode_Ma¡”Tx
 ((
ušt16_t
)0x0200)

	)

277 
	#I2S_Mode_Ma¡”Rx
 ((
ušt16_t
)0x0300)

	)

278 
	#IS_I2S_MODE
(
MODE
è(((MODEè=ð
I2S_Mode_SÏveTx
) || \

279 ((
MODE
è=ð
I2S_Mode_SÏveRx
) || \

280 ((
MODE
è=ð
I2S_Mode_Ma¡”Tx
)|| \

281 ((
MODE
è=ð
I2S_Mode_Ma¡”Rx
))

	)

290 
	#I2S_Snd¬d_Phžls
 ((
ušt16_t
)0x0000)

	)

291 
	#I2S_Snd¬d_MSB
 ((
ušt16_t
)0x0010)

	)

292 
	#I2S_Snd¬d_LSB
 ((
ušt16_t
)0x0020)

	)

293 
	#I2S_Snd¬d_PCMShÜt
 ((
ušt16_t
)0x0030)

	)

294 
	#I2S_Snd¬d_PCMLÚg
 ((
ušt16_t
)0x00B0)

	)

295 
	#IS_I2S_STANDARD
(
STANDARD
è(((STANDARDè=ð
I2S_Snd¬d_Phžls
) || \

296 ((
STANDARD
è=ð
I2S_Snd¬d_MSB
) || \

297 ((
STANDARD
è=ð
I2S_Snd¬d_LSB
) || \

298 ((
STANDARD
è=ð
I2S_Snd¬d_PCMShÜt
) || \

299 ((
STANDARD
è=ð
I2S_Snd¬d_PCMLÚg
))

	)

308 
	#I2S_D©aFÜm©_16b
 ((
ušt16_t
)0x0000)

	)

309 
	#I2S_D©aFÜm©_16bex‹nded
 ((
ušt16_t
)0x0001)

	)

310 
	#I2S_D©aFÜm©_24b
 ((
ušt16_t
)0x0003)

	)

311 
	#I2S_D©aFÜm©_32b
 ((
ušt16_t
)0x0005)

	)

312 
	#IS_I2S_DATA_FORMAT
(
FORMAT
è(((FORMATè=ð
I2S_D©aFÜm©_16b
) || \

313 ((
FORMAT
è=ð
I2S_D©aFÜm©_16bex‹nded
) || \

314 ((
FORMAT
è=ð
I2S_D©aFÜm©_24b
) || \

315 ((
FORMAT
è=ð
I2S_D©aFÜm©_32b
))

	)

324 
	#I2S_MCLKOuut_EÇbË
 
SPI_I2SPR_MCKOE


	)

325 
	#I2S_MCLKOuut_Di§bË
 ((
ušt16_t
)0x0000)

	)

326 
	#IS_I2S_MCLK_OUTPUT
(
OUTPUT
è(((OUTPUTè=ð
I2S_MCLKOuut_EÇbË
) || \

327 ((
OUTPUT
è=ð
I2S_MCLKOuut_Di§bË
))

	)

336 
	#I2S_AudioF»q_192k
 ((
ušt32_t
)192000)

	)

337 
	#I2S_AudioF»q_96k
 ((
ušt32_t
)96000)

	)

338 
	#I2S_AudioF»q_48k
 ((
ušt32_t
)48000)

	)

339 
	#I2S_AudioF»q_44k
 ((
ušt32_t
)44100)

	)

340 
	#I2S_AudioF»q_32k
 ((
ušt32_t
)32000)

	)

341 
	#I2S_AudioF»q_22k
 ((
ušt32_t
)22050)

	)

342 
	#I2S_AudioF»q_16k
 ((
ušt32_t
)16000)

	)

343 
	#I2S_AudioF»q_11k
 ((
ušt32_t
)11025)

	)

344 
	#I2S_AudioF»q_8k
 ((
ušt32_t
)8000)

	)

345 
	#I2S_AudioF»q_DeçuÉ
 ((
ušt32_t
)2)

	)

347 
	#IS_I2S_AUDIO_FREQ
(
FREQ
è((((FREQè>ð
I2S_AudioF»q_8k
) && \

348 ((
FREQ
è<ð
I2S_AudioF»q_192k
)) || \

349 ((
FREQ
è=ð
I2S_AudioF»q_DeçuÉ
))

	)

358 
	#I2S_CPOL_Low
 ((
ušt16_t
)0x0000)

	)

359 
	#I2S_CPOL_High
 
SPI_I2SCFGR_CKPOL


	)

360 
	#IS_I2S_CPOL
(
CPOL
è(((CPOLè=ð
I2S_CPOL_Low
) || \

361 ((
CPOL
è=ð
I2S_CPOL_High
))

	)

370 
	#SPI_RxFIFOTh»shÞd_HF
 ((
ušt16_t
)0x0000)

	)

371 
	#SPI_RxFIFOTh»shÞd_QF
 
SPI_CR2_FRXTH


	)

372 
	#IS_SPI_RX_FIFO_THRESHOLD
(
THRESHOLD
è(((THRESHOLDè=ð
SPI_RxFIFOTh»shÞd_HF
) || \

373 ((
THRESHOLD
è=ð
SPI_RxFIFOTh»shÞd_QF
))

	)

382 
	#SPI_I2S_DMAReq_Tx
 
SPI_CR2_TXDMAEN


	)

383 
	#SPI_I2S_DMAReq_Rx
 
SPI_CR2_RXDMAEN


	)

384 
	#IS_SPI_I2S_DMA_REQ
(
REQ
è((((REQè& (
ušt16_t
)0xFFFCè=ð0x00è&& ((REQè!ð0x00))

	)

393 
	#SPI_La¡DMAT¿nsãr_TxEv’RxEv’
 ((
ušt16_t
)0x0000)

	)

394 
	#SPI_La¡DMAT¿nsãr_TxOddRxEv’
 ((
ušt16_t
)0x4000)

	)

395 
	#SPI_La¡DMAT¿nsãr_TxEv’RxOdd
 ((
ušt16_t
)0x2000)

	)

396 
	#SPI_La¡DMAT¿nsãr_TxOddRxOdd
 ((
ušt16_t
)0x6000)

	)

397 
	#IS_SPI_LAST_DMA_TRANSFER
(
TRANSFER
è(((TRANSFERè=ð
SPI_La¡DMAT¿nsãr_TxEv’RxEv’
) || \

398 ((
TRANSFER
è=ð
SPI_La¡DMAT¿nsãr_TxOddRxEv’
) || \

399 ((
TRANSFER
è=ð
SPI_La¡DMAT¿nsãr_TxEv’RxOdd
) || \

400 ((
TRANSFER
è=ð
SPI_La¡DMAT¿nsãr_TxOddRxOdd
))

	)

408 
	#SPI_NSSIÁ”ÇlSoá_S‘
 
SPI_CR1_SSI


	)

409 
	#SPI_NSSIÁ”ÇlSoá_Re£t
 ((
ušt16_t
)0xFEFF)

	)

410 
	#IS_SPI_NSS_INTERNAL
(
INTERNAL
è(((INTERNALè=ð
SPI_NSSIÁ”ÇlSoá_S‘
) || \

411 ((
INTERNAL
è=ð
SPI_NSSIÁ”ÇlSoá_Re£t
))

	)

420 
	#SPI_CRC_Tx
 ((
ušt8_t
)0x00)

	)

421 
	#SPI_CRC_Rx
 ((
ušt8_t
)0x01)

	)

422 
	#IS_SPI_CRC
(
CRC
è(((CRCè=ð
SPI_CRC_Tx
è|| ((CRCè=ð
SPI_CRC_Rx
))

	)

431 
	#SPI_DœeùiÚ_Rx
 ((
ušt16_t
)0xBFFF)

	)

432 
	#SPI_DœeùiÚ_Tx
 ((
ušt16_t
)0x4000)

	)

433 
	#IS_SPI_DIRECTION
(
DIRECTION
è(((DIRECTIONè=ð
SPI_DœeùiÚ_Rx
) || \

434 ((
DIRECTION
è=ð
SPI_DœeùiÚ_Tx
))

	)

443 
	#SPI_I2S_IT_TXE
 ((
ušt8_t
)0x71)

	)

444 
	#SPI_I2S_IT_RXNE
 ((
ušt8_t
)0x60)

	)

445 
	#SPI_I2S_IT_ERR
 ((
ušt8_t
)0x50)

	)

447 
	#IS_SPI_I2S_CONFIG_IT
(
IT
è(((ITè=ð
SPI_I2S_IT_TXE
) || \

448 ((
IT
è=ð
SPI_I2S_IT_RXNE
) || \

449 ((
IT
è=ð
SPI_I2S_IT_ERR
))

	)

451 
	#I2S_IT_UDR
 ((
ušt8_t
)0x53)

	)

452 
	#SPI_IT_MODF
 ((
ušt8_t
)0x55)

	)

453 
	#SPI_I2S_IT_OVR
 ((
ušt8_t
)0x56)

	)

454 
	#SPI_I2S_IT_FRE
 ((
ušt8_t
)0x58)

	)

456 
	#IS_SPI_I2S_GET_IT
(
IT
è(((ITè=ð
SPI_I2S_IT_RXNE
è|| ((ITè=ð
SPI_I2S_IT_TXE
) || \

457 ((
IT
è=ð
SPI_I2S_IT_OVR
è|| ((ITè=ð
SPI_IT_MODF
) || \

458 ((
IT
è=ð
SPI_I2S_IT_FRE
)|| ((ITè=ð
I2S_IT_UDR
))

	)

468 
	#SPI_T¿nsmissiÚFIFOStus_Em±y
 ((
ušt16_t
)0x0000)

	)

469 
	#SPI_T¿nsmissiÚFIFOStus_1Qu¬‹rFuÎ
 ((
ušt16_t
)0x0800)

	)

470 
	#SPI_T¿nsmissiÚFIFOStus_H®fFuÎ
 ((
ušt16_t
)0x1000)

	)

471 
	#SPI_T¿nsmissiÚFIFOStus_FuÎ
 ((
ušt16_t
)0x1800)

	)

480 
	#SPI_Reû±iÚFIFOStus_Em±y
 ((
ušt16_t
)0x0000)

	)

481 
	#SPI_Reû±iÚFIFOStus_1Qu¬‹rFuÎ
 ((
ušt16_t
)0x0200)

	)

482 
	#SPI_Reû±iÚFIFOStus_H®fFuÎ
 ((
ušt16_t
)0x0400)

	)

483 
	#SPI_Reû±iÚFIFOStus_FuÎ
 ((
ušt16_t
)0x0600)

	)

494 
	#SPI_I2S_FLAG_RXNE
 
SPI_SR_RXNE


	)

495 
	#SPI_I2S_FLAG_TXE
 
SPI_SR_TXE


	)

496 
	#I2S_FLAG_CHSIDE
 
SPI_SR_CHSIDE


	)

497 
	#I2S_FLAG_UDR
 
SPI_SR_UDR


	)

498 
	#SPI_FLAG_CRCERR
 
SPI_SR_CRCERR


	)

499 
	#SPI_FLAG_MODF
 
SPI_SR_MODF


	)

500 
	#SPI_I2S_FLAG_OVR
 
SPI_SR_OVR


	)

501 
	#SPI_I2S_FLAG_BSY
 
SPI_SR_BSY


	)

502 
	#SPI_I2S_FLAG_FRE
 
SPI_SR_FRE


	)

506 
	#IS_SPI_CLEAR_FLAG
(
FLAG
è(((FLAGè=ð
SPI_FLAG_CRCERR
))

	)

507 
	#IS_SPI_I2S_GET_FLAG
(
FLAG
è(((FLAGè=ð
SPI_I2S_FLAG_BSY
è|| ((FLAGè=ð
SPI_I2S_FLAG_OVR
) || \

508 ((
FLAG
è=ð
SPI_FLAG_MODF
è|| ((FLAGè=ð
SPI_FLAG_CRCERR
) || \

509 ((
FLAG
è=ð
SPI_I2S_FLAG_TXE
è|| ((FLAGè=ð
SPI_I2S_FLAG_RXNE
)|| \

510 ((
FLAG
è=ð
SPI_I2S_FLAG_FRE
)|| ((FLAGè=ð
I2S_FLAG_CHSIDE
)|| \

511 ((
FLAG
è=ð
I2S_FLAG_UDR
))

	)

520 
	#IS_SPI_CRC_POLYNOMIAL
(
POLYNOMIAL
è((POLYNOMIALè>ð0x1)

	)

533 
SPI_I2S_DeIn™
(
SPI_Ty³Def
* 
SPIx
);

534 
SPI_In™
(
SPI_Ty³Def
* 
SPIx
, 
SPI_In™Ty³Def
* 
SPI_In™SŒuù
);

535 
I2S_In™
(
SPI_Ty³Def
* 
SPIx
, 
I2S_In™Ty³Def
* 
I2S_In™SŒuù
);

536 
SPI_SŒuùIn™
(
SPI_In™Ty³Def
* 
SPI_In™SŒuù
);

537 
I2S_SŒuùIn™
(
I2S_In™Ty³Def
* 
I2S_In™SŒuù
);

538 
SPI_TIModeCmd
(
SPI_Ty³Def
* 
SPIx
, 
FunùiÚ®S‹
 
NewS‹
);

539 
SPI_NSSPul£ModeCmd
(
SPI_Ty³Def
* 
SPIx
, 
FunùiÚ®S‹
 
NewS‹
);

540 
SPI_Cmd
(
SPI_Ty³Def
* 
SPIx
, 
FunùiÚ®S‹
 
NewS‹
);

541 
I2S_Cmd
(
SPI_Ty³Def
* 
SPIx
, 
FunùiÚ®S‹
 
NewS‹
);

542 
SPI_D©aSizeCÚfig
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_D©aSize
);

543 
SPI_RxFIFOTh»shÞdCÚfig
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_RxFIFOTh»shÞd
);

544 
SPI_BiDœeùiÚ®LšeCÚfig
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_DœeùiÚ
);

545 
SPI_NSSIÁ”ÇlSoáw¬eCÚfig
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_NSSIÁ”ÇlSoá
);

546 
SPI_SSOuutCmd
(
SPI_Ty³Def
* 
SPIx
, 
FunùiÚ®S‹
 
NewS‹
);

549 
SPI_S’dD©a8
(
SPI_Ty³Def
* 
SPIx
, 
ušt8_t
 
D©a
);

550 
SPI_I2S_S’dD©a16
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
D©a
);

551 
ušt8_t
 
SPI_ReûiveD©a8
(
SPI_Ty³Def
* 
SPIx
);

552 
ušt16_t
 
SPI_I2S_ReûiveD©a16
(
SPI_Ty³Def
* 
SPIx
);

555 
SPI_CRCL’gthCÚfig
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_CRCL’gth
);

556 
SPI_C®cuÏ‹CRC
(
SPI_Ty³Def
* 
SPIx
, 
FunùiÚ®S‹
 
NewS‹
);

557 
SPI_T¿nsm™CRC
(
SPI_Ty³Def
* 
SPIx
);

558 
ušt16_t
 
SPI_G‘CRC
(
SPI_Ty³Def
* 
SPIx
, 
ušt8_t
 
SPI_CRC
);

559 
ušt16_t
 
SPI_G‘CRCPÞynomŸl
(
SPI_Ty³Def
* 
SPIx
);

562 
SPI_I2S_DMACmd
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_I2S_DMAReq
, 
FunùiÚ®S‹
 
NewS‹
);

563 
SPI_La¡DMAT¿nsãrCmd
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_La¡DMAT¿nsãr
);

566 
SPI_I2S_ITCÚfig
(
SPI_Ty³Def
* 
SPIx
, 
ušt8_t
 
SPI_I2S_IT
, 
FunùiÚ®S‹
 
NewS‹
);

567 
ušt16_t
 
SPI_G‘T¿nsmissiÚFIFOStus
(
SPI_Ty³Def
* 
SPIx
);

568 
ušt16_t
 
SPI_G‘Reû±iÚFIFOStus
(
SPI_Ty³Def
* 
SPIx
);

569 
FÏgStus
 
SPI_I2S_G‘FÏgStus
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_I2S_FLAG
);

570 
SPI_I2S_CË¬FÏg
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_I2S_FLAG
);

571 
ITStus
 
SPI_I2S_G‘ITStus
(
SPI_Ty³Def
* 
SPIx
, 
ušt8_t
 
SPI_I2S_IT
);

573 #ifdeà
__ýlu¥lus


	@STM32F0-ILI9163/stm32_lib/src/stm32f0xx_gpio.c

76 
	~"¡m32f0xx_gpio.h
"

77 
	~"¡m32f0xx_rcc.h
"

117 
	$GPIO_DeIn™
(
GPIO_Ty³Def
* 
GPIOx
)

120 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

122 if(
GPIOx
 =ð
GPIOA
)

124 
	`RCC_AHBP”hRe£tCmd
(
RCC_AHBP”h_GPIOA
, 
ENABLE
);

125 
	`RCC_AHBP”hRe£tCmd
(
RCC_AHBP”h_GPIOA
, 
DISABLE
);

127 if(
GPIOx
 =ð
GPIOB
)

129 
	`RCC_AHBP”hRe£tCmd
(
RCC_AHBP”h_GPIOB
, 
ENABLE
);

130 
	`RCC_AHBP”hRe£tCmd
(
RCC_AHBP”h_GPIOB
, 
DISABLE
);

132 if(
GPIOx
 =ð
GPIOC
)

134 
	`RCC_AHBP”hRe£tCmd
(
RCC_AHBP”h_GPIOC
, 
ENABLE
);

135 
	`RCC_AHBP”hRe£tCmd
(
RCC_AHBP”h_GPIOC
, 
DISABLE
);

137 if(
GPIOx
 =ð
GPIOD
)

139 
	`RCC_AHBP”hRe£tCmd
(
RCC_AHBP”h_GPIOD
, 
ENABLE
);

140 
	`RCC_AHBP”hRe£tCmd
(
RCC_AHBP”h_GPIOD
, 
DISABLE
);

144 if(
GPIOx
 =ð
GPIOF
)

146 
	`RCC_AHBP”hRe£tCmd
(
RCC_AHBP”h_GPIOF
, 
ENABLE
);

147 
	`RCC_AHBP”hRe£tCmd
(
RCC_AHBP”h_GPIOF
, 
DISABLE
);

150 
	}
}

162 
	$GPIO_In™
(
GPIO_Ty³Def
* 
GPIOx
, 
GPIO_In™Ty³Def
* 
GPIO_In™SŒuù
)

164 
ušt32_t
 
pšpos
 = 0x00, 
pos
 = 0x00 , 
cu¼’š
 = 0x00;

167 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

168 
	`as£¹_·¿m
(
	`IS_GPIO_PIN
(
GPIO_In™SŒuù
->
GPIO_Pš
));

169 
	`as£¹_·¿m
(
	`IS_GPIO_MODE
(
GPIO_In™SŒuù
->
GPIO_Mode
));

170 
	`as£¹_·¿m
(
	`IS_GPIO_PUPD
(
GPIO_In™SŒuù
->
GPIO_PuPd
));

174 
pšpos
 = 0x00;…inpos < 0x10;…inpos++)

176 
pos
 = ((
ušt32_t
)0x01è<< 
pšpos
;

179 
cu¼’š
 = (
GPIO_In™SŒuù
->
GPIO_Pš
è& 
pos
;

181 ià(
cu¼’š
 =ð
pos
)

183 ià((
GPIO_In™SŒuù
->
GPIO_Mode
 =ð
GPIO_Mode_OUT
è|| (GPIO_In™SŒuù->GPIO_Mod=ð
GPIO_Mode_AF
))

186 
	`as£¹_·¿m
(
	`IS_GPIO_SPEED
(
GPIO_In™SŒuù
->
GPIO_S³ed
));

189 
GPIOx
->
OSPEEDR
 &ð~(
GPIO_OSPEEDER_OSPEEDR0
 << (
pšpos
 * 2));

190 
GPIOx
->
OSPEEDR
 |ð((
ušt32_t
)(
GPIO_In™SŒuù
->
GPIO_S³ed
è<< (
pšpos
 * 2));

193 
	`as£¹_·¿m
(
	`IS_GPIO_OTYPE
(
GPIO_In™SŒuù
->
GPIO_OTy³
));

196 
GPIOx
->
OTYPER
 &ð~((
GPIO_OTYPER_OT_0
è<< ((
ušt16_t
)
pšpos
));

197 
GPIOx
->
OTYPER
 |ð(
ušt16_t
)(((ušt16_t)
GPIO_In™SŒuù
->
GPIO_OTy³
è<< ((ušt16_t)
pšpos
));

200 
GPIOx
->
MODER
 &ð~(
GPIO_MODER_MODER0
 << (
pšpos
 * 2));

202 
GPIOx
->
MODER
 |ð(((
ušt32_t
)
GPIO_In™SŒuù
->
GPIO_Mode
è<< (
pšpos
 * 2));

205 
GPIOx
->
PUPDR
 &ð~(
GPIO_PUPDR_PUPDR0
 << ((
ušt16_t
)
pšpos
 * 2));

206 
GPIOx
->
PUPDR
 |ð(((
ušt32_t
)
GPIO_In™SŒuù
->
GPIO_PuPd
è<< (
pšpos
 * 2));

209 
	}
}

217 
	$GPIO_SŒuùIn™
(
GPIO_In™Ty³Def
* 
GPIO_In™SŒuù
)

220 
GPIO_In™SŒuù
->
GPIO_Pš
 = 
GPIO_Pš_AÎ
;

221 
GPIO_In™SŒuù
->
GPIO_Mode
 = 
GPIO_Mode_IN
;

222 
GPIO_In™SŒuù
->
GPIO_S³ed
 = 
GPIO_S³ed_Lev–_2
;

223 
GPIO_In™SŒuù
->
GPIO_OTy³
 = 
GPIO_OTy³_PP
;

224 
GPIO_In™SŒuù
->
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
;

225 
	}
}

238 
	$GPIO_PšLockCÚfig
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
)

240 
__IO
 
ušt32_t
 
tmp
 = 0x00010000;

243 
	`as£¹_·¿m
(
	`IS_GPIO_LIST_PERIPH
(
GPIOx
));

244 
	`as£¹_·¿m
(
	`IS_GPIO_PIN
(
GPIO_Pš
));

246 
tmp
 |ð
GPIO_Pš
;

248 
GPIOx
->
LCKR
 = 
tmp
;

250 
GPIOx
->
LCKR
 = 
GPIO_Pš
;

252 
GPIOx
->
LCKR
 = 
tmp
;

254 
tmp
 = 
GPIOx
->
LCKR
;

256 
tmp
 = 
GPIOx
->
LCKR
;

257 
	}
}

283 
ušt8_t
 
	$GPIO_R—dIÅutD©aB™
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
)

285 
ušt8_t
 
b™¡©us
 = 0x00;

288 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

289 
	`as£¹_·¿m
(
	`IS_GET_GPIO_PIN
(
GPIO_Pš
));

291 ià((
GPIOx
->
IDR
 & 
GPIO_Pš
è!ð(
ušt32_t
)
B™_RESET
)

293 
b™¡©us
 = (
ušt8_t
)
B™_SET
;

297 
b™¡©us
 = (
ušt8_t
)
B™_RESET
;

299  
b™¡©us
;

300 
	}
}

307 
ušt16_t
 
	$GPIO_R—dIÅutD©a
(
GPIO_Ty³Def
* 
GPIOx
)

310 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

312  ((
ušt16_t
)
GPIOx
->
IDR
);

313 
	}
}

323 
ušt8_t
 
	$GPIO_R—dOuutD©aB™
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
)

325 
ušt8_t
 
b™¡©us
 = 0x00;

328 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

329 
	`as£¹_·¿m
(
	`IS_GET_GPIO_PIN
(
GPIO_Pš
));

331 ià((
GPIOx
->
ODR
 & 
GPIO_Pš
è!ð(
ušt32_t
)
B™_RESET
)

333 
b™¡©us
 = (
ušt8_t
)
B™_SET
;

337 
b™¡©us
 = (
ušt8_t
)
B™_RESET
;

339  
b™¡©us
;

340 
	}
}

347 
ušt16_t
 
	$GPIO_R—dOuutD©a
(
GPIO_Ty³Def
* 
GPIOx
)

350 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

352  ((
ušt16_t
)
GPIOx
->
ODR
);

353 
	}
}

363 
	$GPIO_S‘B™s
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
)

366 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

367 
	`as£¹_·¿m
(
	`IS_GPIO_PIN
(
GPIO_Pš
));

369 
GPIOx
->
BSRR
 = 
GPIO_Pš
;

370 
	}
}

380 
	$GPIO_Re£tB™s
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
)

383 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

384 
	`as£¹_·¿m
(
	`IS_GPIO_PIN
(
GPIO_Pš
));

386 
GPIOx
->
BRR
 = 
GPIO_Pš
;

387 
	}
}

401 
	$GPIO_Wr™eB™
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
, 
B™AùiÚ
 
B™V®
)

404 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

405 
	`as£¹_·¿m
(
	`IS_GET_GPIO_PIN
(
GPIO_Pš
));

406 
	`as£¹_·¿m
(
	`IS_GPIO_BIT_ACTION
(
B™V®
));

408 ià(
B™V®
 !ð
B™_RESET
)

410 
GPIOx
->
BSRR
 = 
GPIO_Pš
;

414 
GPIOx
->
BRR
 = 
GPIO_Pš
 ;

416 
	}
}

424 
	$GPIO_Wr™e
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
PÜtV®
)

427 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

429 
GPIOx
->
ODR
 = 
PÜtV®
;

430 
	}
}

471 
	$GPIO_PšAFCÚfig
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_PšSourû
, 
ušt8_t
 
GPIO_AF
)

473 
ušt32_t
 
‹mp
 = 0x00;

474 
ušt32_t
 
‹mp_2
 = 0x00;

477 
	`as£¹_·¿m
(
	`IS_GPIO_LIST_PERIPH
(
GPIOx
));

478 
	`as£¹_·¿m
(
	`IS_GPIO_PIN_SOURCE
(
GPIO_PšSourû
));

479 
	`as£¹_·¿m
(
	`IS_GPIO_AF
(
GPIO_AF
));

481 
‹mp
 = ((
ušt32_t
)(
GPIO_AF
è<< ((ušt32_t)((ušt32_t)
GPIO_PšSourû
 & (uint32_t)0x07) * 4));

482 
GPIOx
->
AFR
[
GPIO_PšSourû
 >> 0x03] &ð~((
ušt32_t
)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4));

483 
‹mp_2
 = 
GPIOx
->
AFR
[
GPIO_PšSourû
 >> 0x03] | 
‹mp
;

484 
GPIOx
->
AFR
[
GPIO_PšSourû
 >> 0x03] = 
‹mp_2
;

485 
	}
}

	@STM32F0-ILI9163/stm32_lib/src/stm32f0xx_rcc.c

58 
	~"¡m32f0xx_rcc.h
"

74 
	#FLAG_MASK
 ((
ušt8_t
)0x1F)

	)

77 
	#CR_BYTE2_ADDRESS
 ((
ušt32_t
)0x40021002)

	)

80 
	#CFGR_BYTE3_ADDRESS
 ((
ušt32_t
)0x40021007)

	)

83 
	#CIR_BYTE1_ADDRESS
 ((
ušt32_t
)0x40021009)

	)

86 
	#CIR_BYTE2_ADDRESS
 ((
ušt32_t
)0x4002100A)

	)

90 
__I
 
ušt8_t
 
	gAPBAHBP»scTabË
[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};

146 
	$RCC_DeIn™
()

149 
RCC
->
CR
 |ð(
ušt32_t
)0x00000001;

151 #ià
	`defšed
 (
STM32F0XX_MD
è|| defšed (
STM32F030X8
)

153 
RCC
->
CFGR
 &ð(
ušt32_t
)0xF8FFB80C;

156 
RCC
->
CFGR
 &ð(
ušt32_t
)0x08FFB80C;

160 
RCC
->
CR
 &ð(
ušt32_t
)0xFEF6FFFF;

163 
RCC
->
CR
 &ð(
ušt32_t
)0xFFFBFFFF;

166 
RCC
->
CFGR
 &ð(
ušt32_t
)0xFFC0FFFF;

169 
RCC
->
CFGR2
 &ð(
ušt32_t
)0xFFFFFFF0;

172 
RCC
->
CFGR3
 &ð(
ušt32_t
)0xFFFFFEAC;

175 
RCC
->
CR2
 &ð(
ušt32_t
)0xFFFFFFFE;

178 
RCC
->
CIR
 = 0x00000000;

179 
	}
}

201 
	$RCC_HSECÚfig
(
ušt8_t
 
RCC_HSE
)

204 
	`as£¹_·¿m
(
	`IS_RCC_HSE
(
RCC_HSE
));

207 *(
__IO
 
ušt8_t
 *è
CR_BYTE2_ADDRESS
 = 
RCC_HSE_OFF
;

210 *(
__IO
 
ušt8_t
 *è
CR_BYTE2_ADDRESS
 = 
RCC_HSE
;

212 
	}
}

227 
E¼ÜStus
 
	$RCC_Wa™FÜHSES¹Up
()

229 
__IO
 
ušt32_t
 
S¹UpCouÁ”
 = 0;

230 
E¼ÜStus
 
¡©us
 = 
ERROR
;

231 
FÏgStus
 
HSEStus
 = 
RESET
;

236 
HSEStus
 = 
	`RCC_G‘FÏgStus
(
RCC_FLAG_HSERDY
);

237 
S¹UpCouÁ”
++;

238 } (
S¹UpCouÁ”
 !ð
HSE_STARTUP_TIMEOUT
è&& (
HSEStus
 =ð
RESET
));

240 ià(
	`RCC_G‘FÏgStus
(
RCC_FLAG_HSERDY
è!ð
RESET
)

242 
¡©us
 = 
SUCCESS
;

246 
¡©us
 = 
ERROR
;

248  (
¡©us
);

249 
	}
}

261 
	$RCC_Adju¡HSIC®ib¿tiÚV®ue
(
ušt8_t
 
HSIC®ib¿tiÚV®ue
)

263 
ušt32_t
 
tm´eg
 = 0;

266 
	`as£¹_·¿m
(
	`IS_RCC_HSI_CALIBRATION_VALUE
(
HSIC®ib¿tiÚV®ue
));

268 
tm´eg
 = 
RCC
->
CR
;

271 
tm´eg
 &ð~
RCC_CR_HSITRIM
;

274 
tm´eg
 |ð(
ušt32_t
)
HSIC®ib¿tiÚV®ue
 << 3;

277 
RCC
->
CR
 = 
tm´eg
;

278 
	}
}

295 
	$RCC_HSICmd
(
FunùiÚ®S‹
 
NewS‹
)

298 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

300 ià(
NewS‹
 !ð
DISABLE
)

302 
RCC
->
CR
 |ð
RCC_CR_HSION
;

306 
RCC
->
CR
 &ð~
RCC_CR_HSION
;

308 
	}
}

321 
	$RCC_Adju¡HSI14C®ib¿tiÚV®ue
(
ušt8_t
 
HSI14C®ib¿tiÚV®ue
)

323 
ušt32_t
 
tm´eg
 = 0;

326 
	`as£¹_·¿m
(
	`IS_RCC_HSI14_CALIBRATION_VALUE
(
HSI14C®ib¿tiÚV®ue
));

328 
tm´eg
 = 
RCC
->
CR2
;

331 
tm´eg
 &ð~
RCC_CR2_HSI14TRIM
;

334 
tm´eg
 |ð(
ušt32_t
)
HSI14C®ib¿tiÚV®ue
 << 3;

337 
RCC
->
CR2
 = 
tm´eg
;

338 
	}
}

352 
	$RCC_HSI14Cmd
(
FunùiÚ®S‹
 
NewS‹
)

355 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

357 ià(
NewS‹
 !ð
DISABLE
)

359 
RCC
->
CR2
 |ð
RCC_CR2_HSI14ON
;

363 
RCC
->
CR2
 &ð~
RCC_CR2_HSI14ON
;

365 
	}
}

373 
	$RCC_HSI14ADCReque¡Cmd
(
FunùiÚ®S‹
 
NewS‹
)

376 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

378 ià(
NewS‹
 !ð
DISABLE
)

380 
RCC
->
CR2
 &ð~
RCC_CR2_HSI14DIS
;

384 
RCC
->
CR2
 |ð
RCC_CR2_HSI14DIS
;

386 
	}
}

405 
	$RCC_LSECÚfig
(
ušt32_t
 
RCC_LSE
)

408 
	`as£¹_·¿m
(
	`IS_RCC_LSE
(
RCC_LSE
));

412 
RCC
->
BDCR
 &ð~(
RCC_BDCR_LSEON
);

415 
RCC
->
BDCR
 &ð~(
RCC_BDCR_LSEBYP
);

418 
RCC
->
BDCR
 |ð
RCC_LSE
;

419 
	}
}

431 
	$RCC_LSEDriveCÚfig
(
ušt32_t
 
RCC_LSEDrive
)

434 
	`as£¹_·¿m
(
	`IS_RCC_LSE_DRIVE
(
RCC_LSEDrive
));

437 
RCC
->
BDCR
 &ð~(
RCC_BDCR_LSEDRV
);

440 
RCC
->
BDCR
 |ð
RCC_LSEDrive
;

441 
	}
}

455 
	$RCC_LSICmd
(
FunùiÚ®S‹
 
NewS‹
)

458 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

460 ià(
NewS‹
 !ð
DISABLE
)

462 
RCC
->
CSR
 |ð
RCC_CSR_LSION
;

466 
RCC
->
CSR
 &ð~
RCC_CSR_LSION
;

468 
	}
}

486 
	$RCC_PLLCÚfig
(
ušt32_t
 
RCC_PLLSourû
, ušt32_ˆ
RCC_PLLMul
)

489 
	`as£¹_·¿m
(
	`IS_RCC_PLL_SOURCE
(
RCC_PLLSourû
));

490 
	`as£¹_·¿m
(
	`IS_RCC_PLL_MUL
(
RCC_PLLMul
));

493 
RCC
->
CFGR
 &ð~(
RCC_CFGR_PLLMULL
 | 
RCC_CFGR_PLLSRC
);

496 
RCC
->
CFGR
 |ð(
ušt32_t
)(
RCC_PLLSourû
 | 
RCC_PLLMul
);

497 
	}
}

510 
	$RCC_PLLCmd
(
FunùiÚ®S‹
 
NewS‹
)

513 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

515 ià(
NewS‹
 !ð
DISABLE
)

517 
RCC
->
CR
 |ð
RCC_CR_PLLON
;

521 
RCC
->
CR
 &ð~
RCC_CR_PLLON
;

523 
	}
}

532 
	$RCC_PREDIV1CÚfig
(
ušt32_t
 
RCC_PREDIV1_Div
)

534 
ušt32_t
 
tm´eg
 = 0;

537 
	`as£¹_·¿m
(
	`IS_RCC_PREDIV1
(
RCC_PREDIV1_Div
));

539 
tm´eg
 = 
RCC
->
CFGR2
;

541 
tm´eg
 &ð~(
RCC_CFGR2_PREDIV1
);

543 
tm´eg
 |ð
RCC_PREDIV1_Div
;

545 
RCC
->
CFGR2
 = 
tm´eg
;

546 
	}
}

559 
	$RCC_ClockSecur™ySy¡emCmd
(
FunùiÚ®S‹
 
NewS‹
)

562 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

564 ià(
NewS‹
 !ð
DISABLE
)

566 
RCC
->
CR
 |ð
RCC_CR_CSSON
;

570 
RCC
->
CR
 &ð~
RCC_CR_CSSON
;

572 
	}
}

573 #ià
defšed
 (
STM32F0XX_MD
è|| defšed (
STM32F030X8
)

589 
	$RCC_MCOCÚfig
(
ušt8_t
 
RCC_MCOSourû
)

592 
	`as£¹_·¿m
(
	`IS_RCC_MCO_SOURCE
(
RCC_MCOSourû
));

595 *(
__IO
 
ušt8_t
 *è
CFGR_BYTE3_ADDRESS
 = 
RCC_MCOSourû
;

596 
	}
}

625 
	$RCC_MCOCÚfig
(
ušt8_t
 
RCC_MCOSourû
, 
ušt32_t
 
RCC_MCOP»sÿËr
)

627 
ušt32_t
 
tm´eg
 = 0;

630 
	`as£¹_·¿m
(
	`IS_RCC_MCO_SOURCE
(
RCC_MCOSourû
));

631 
	`as£¹_·¿m
(
	`IS_RCC_MCO_PRESCALER
(
RCC_MCOP»sÿËr
));

634 
tm´eg
 = 
RCC
->
CFGR
;

636 
tm´eg
 &ð~(
RCC_CFGR_MCO_PRE
 | 
RCC_CFGR_MCO
 | 
RCC_CFGR_PLLNODIV
);

638 
tm´eg
 |ð(
RCC_MCOP»sÿËr
 | ((
ušt32_t
)
RCC_MCOSourû
<<24));

640 
RCC
->
CFGR
 = 
tm´eg
;

641 
	}
}

739 
	$RCC_SYSCLKCÚfig
(
ušt32_t
 
RCC_SYSCLKSourû
)

741 
ušt32_t
 
tm´eg
 = 0;

744 
	`as£¹_·¿m
(
	`IS_RCC_SYSCLK_SOURCE
(
RCC_SYSCLKSourû
));

746 
tm´eg
 = 
RCC
->
CFGR
;

749 
tm´eg
 &ð~
RCC_CFGR_SW
;

752 
tm´eg
 |ð
RCC_SYSCLKSourû
;

755 
RCC
->
CFGR
 = 
tm´eg
;

756 
	}
}

767 
ušt8_t
 
	$RCC_G‘SYSCLKSourû
()

769  ((
ušt8_t
)(
RCC
->
CFGR
 & 
RCC_CFGR_SWS
));

770 
	}
}

788 
	$RCC_HCLKCÚfig
(
ušt32_t
 
RCC_SYSCLK
)

790 
ušt32_t
 
tm´eg
 = 0;

793 
	`as£¹_·¿m
(
	`IS_RCC_HCLK
(
RCC_SYSCLK
));

795 
tm´eg
 = 
RCC
->
CFGR
;

798 
tm´eg
 &ð~
RCC_CFGR_HPRE
;

801 
tm´eg
 |ð
RCC_SYSCLK
;

804 
RCC
->
CFGR
 = 
tm´eg
;

805 
	}
}

819 
	$RCC_PCLKCÚfig
(
ušt32_t
 
RCC_HCLK
)

821 
ušt32_t
 
tm´eg
 = 0;

824 
	`as£¹_·¿m
(
	`IS_RCC_PCLK
(
RCC_HCLK
));

826 
tm´eg
 = 
RCC
->
CFGR
;

829 
tm´eg
 &ð~
RCC_CFGR_PPRE
;

832 
tm´eg
 |ð
RCC_HCLK
;

835 
RCC
->
CFGR
 = 
tm´eg
;

836 
	}
}

848 
	$RCC_ADCCLKCÚfig
(
ušt32_t
 
RCC_ADCCLK
)

851 
	`as£¹_·¿m
(
	`IS_RCC_ADCCLK
(
RCC_ADCCLK
));

854 
RCC
->
CFGR
 &ð~
RCC_CFGR_ADCPRE
;

856 
RCC
->
CFGR
 |ð
RCC_ADCCLK
 & 0xFFFF;

859 
RCC
->
CFGR3
 &ð~
RCC_CFGR3_ADCSW
;

861 
RCC
->
CFGR3
 |ð
RCC_ADCCLK
 >> 16;

862 
	}
}

873 
	$RCC_CECCLKCÚfig
(
ušt32_t
 
RCC_CECCLK
)

876 
	`as£¹_·¿m
(
	`IS_RCC_CECCLK
(
RCC_CECCLK
));

879 
RCC
->
CFGR3
 &ð~
RCC_CFGR3_CECSW
;

881 
RCC
->
CFGR3
 |ð
RCC_CECCLK
;

882 
	}
}

893 
	$RCC_I2CCLKCÚfig
(
ušt32_t
 
RCC_I2CCLK
)

896 
	`as£¹_·¿m
(
	`IS_RCC_I2CCLK
(
RCC_I2CCLK
));

899 
RCC
->
CFGR3
 &ð~
RCC_CFGR3_I2C1SW
;

901 
RCC
->
CFGR3
 |ð
RCC_I2CCLK
;

902 
	}
}

915 
	$RCC_USARTCLKCÚfig
(
ušt32_t
 
RCC_USARTCLK
)

918 
	`as£¹_·¿m
(
	`IS_RCC_USARTCLK
(
RCC_USARTCLK
));

921 
RCC
->
CFGR3
 &ð~
RCC_CFGR3_USART1SW
;

923 
RCC
->
CFGR3
 |ð
RCC_USARTCLK
;

924 
	}
}

962 
	$RCC_G‘ClocksF»q
(
RCC_ClocksTy³Def
* 
RCC_Clocks
)

964 
ušt32_t
 
tmp
 = 0, 
¶lmuÎ
 = 0, 
¶lsourû
 = 0, 
´ediv1çùÜ
 = 0, 
´esc
 = 0;

967 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_SWS
;

969 
tmp
)

972 
RCC_Clocks
->
SYSCLK_F»qu’cy
 = 
HSI_VALUE
;

975 
RCC_Clocks
->
SYSCLK_F»qu’cy
 = 
HSE_VALUE
;

979 
¶lmuÎ
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PLLMULL
;

980 
¶lsourû
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PLLSRC
;

981 
¶lmuÎ
 = (…llmull >> 18) + 2;

983 ià(
¶lsourû
 == 0x00)

986 
RCC_Clocks
->
SYSCLK_F»qu’cy
 = (
HSI_VALUE
 >> 1è* 
¶lmuÎ
;

990 
´ediv1çùÜ
 = (
RCC
->
CFGR2
 & 
RCC_CFGR2_PREDIV1
) + 1;

992 
RCC_Clocks
->
SYSCLK_F»qu’cy
 = (
HSE_VALUE
 / 
´ediv1çùÜ
è* 
¶lmuÎ
;

996 
RCC_Clocks
->
SYSCLK_F»qu’cy
 = 
HSI_VALUE
;

1001 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
;

1002 
tmp
 =mp >> 4;

1003 
´esc
 = 
APBAHBP»scTabË
[
tmp
];

1005 
RCC_Clocks
->
HCLK_F»qu’cy
 = RCC_Clocks->
SYSCLK_F»qu’cy
 >> 
´esc
;

1008 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PPRE
;

1009 
tmp
 =mp >> 8;

1010 
´esc
 = 
APBAHBP»scTabË
[
tmp
];

1012 
RCC_Clocks
->
PCLK_F»qu’cy
 = RCC_Clocks->
HCLK_F»qu’cy
 >> 
´esc
;

1015 if((
RCC
->
CFGR3
 & 
RCC_CFGR3_ADCSW
) != RCC_CFGR3_ADCSW)

1018 
RCC_Clocks
->
ADCCLK_F»qu’cy
 = 
HSI14_VALUE
;

1022 if((
RCC
->
CFGR
 & 
RCC_CFGR_ADCPRE
) != RCC_CFGR_ADCPRE)

1025 
RCC_Clocks
->
ADCCLK_F»qu’cy
 = RCC_Clocks->
PCLK_F»qu’cy
 >> 1;

1030 
RCC_Clocks
->
ADCCLK_F»qu’cy
 = RCC_Clocks->
PCLK_F»qu’cy
 >> 2;

1036 if((
RCC
->
CFGR3
 & 
RCC_CFGR3_CECSW
) != RCC_CFGR3_CECSW)

1039 
RCC_Clocks
->
CECCLK_F»qu’cy
 = 
HSI_VALUE
 / 244;

1044 
RCC_Clocks
->
CECCLK_F»qu’cy
 = 
LSE_VALUE
;

1048 if((
RCC
->
CFGR3
 & 
RCC_CFGR3_I2C1SW
) != RCC_CFGR3_I2C1SW)

1051 
RCC_Clocks
->
I2C1CLK_F»qu’cy
 = 
HSI_VALUE
;

1056 
RCC_Clocks
->
I2C1CLK_F»qu’cy
 = RCC_Clocks->
SYSCLK_F»qu’cy
;

1060 if((
RCC
->
CFGR3
 & 
RCC_CFGR3_USART1SW
) == 0x0)

1063 
RCC_Clocks
->
USART1CLK_F»qu’cy
 = RCC_Clocks->
PCLK_F»qu’cy
;

1065 if((
RCC
->
CFGR3
 & 
RCC_CFGR3_USART1SW
è=ð
RCC_CFGR3_USART1SW_0
)

1068 
RCC_Clocks
->
USART1CLK_F»qu’cy
 = RCC_Clocks->
SYSCLK_F»qu’cy
;

1070 if((
RCC
->
CFGR3
 & 
RCC_CFGR3_USART1SW
è=ð
RCC_CFGR3_USART1SW_1
)

1073 
RCC_Clocks
->
USART1CLK_F»qu’cy
 = 
LSE_VALUE
;

1075 if((
RCC
->
CFGR3
 & 
RCC_CFGR3_USART1SW
) == RCC_CFGR3_USART1SW)

1078 
RCC_Clocks
->
USART1CLK_F»qu’cy
 = 
HSI_VALUE
;

1080 
	}
}

1134 
	$RCC_RTCCLKCÚfig
(
ušt32_t
 
RCC_RTCCLKSourû
)

1137 
	`as£¹_·¿m
(
	`IS_RCC_RTCCLK_SOURCE
(
RCC_RTCCLKSourû
));

1140 
RCC
->
BDCR
 |ð
RCC_RTCCLKSourû
;

1141 
	}
}

1151 
	$RCC_RTCCLKCmd
(
FunùiÚ®S‹
 
NewS‹
)

1154 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1156 ià(
NewS‹
 !ð
DISABLE
)

1158 
RCC
->
BDCR
 |ð
RCC_BDCR_RTCEN
;

1162 
RCC
->
BDCR
 &ð~
RCC_BDCR_RTCEN
;

1164 
	}
}

1174 
	$RCC_BackupRe£tCmd
(
FunùiÚ®S‹
 
NewS‹
)

1177 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1179 ià(
NewS‹
 !ð
DISABLE
)

1181 
RCC
->
BDCR
 |ð
RCC_BDCR_BDRST
;

1185 
RCC
->
BDCR
 &ð~
RCC_BDCR_BDRST
;

1187 
	}
}

1210 
	$RCC_AHBP”hClockCmd
(
ušt32_t
 
RCC_AHBP”h
, 
FunùiÚ®S‹
 
NewS‹
)

1213 
	`as£¹_·¿m
(
	`IS_RCC_AHB_PERIPH
(
RCC_AHBP”h
));

1214 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1216 ià(
NewS‹
 !ð
DISABLE
)

1218 
RCC
->
AHBENR
 |ð
RCC_AHBP”h
;

1222 
RCC
->
AHBENR
 &ð~
RCC_AHBP”h
;

1224 
	}
}

1246 
	$RCC_APB2P”hClockCmd
(
ušt32_t
 
RCC_APB2P”h
, 
FunùiÚ®S‹
 
NewS‹
)

1249 
	`as£¹_·¿m
(
	`IS_RCC_APB2_PERIPH
(
RCC_APB2P”h
));

1250 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1252 ià(
NewS‹
 !ð
DISABLE
)

1254 
RCC
->
APB2ENR
 |ð
RCC_APB2P”h
;

1258 
RCC
->
APB2ENR
 &ð~
RCC_APB2P”h
;

1260 
	}
}

1285 
	$RCC_APB1P”hClockCmd
(
ušt32_t
 
RCC_APB1P”h
, 
FunùiÚ®S‹
 
NewS‹
)

1288 
	`as£¹_·¿m
(
	`IS_RCC_APB1_PERIPH
(
RCC_APB1P”h
));

1289 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1291 ià(
NewS‹
 !ð
DISABLE
)

1293 
RCC
->
APB1ENR
 |ð
RCC_APB1P”h
;

1297 
RCC
->
APB1ENR
 &ð~
RCC_APB1P”h
;

1299 
	}
}

1315 
	$RCC_AHBP”hRe£tCmd
(
ušt32_t
 
RCC_AHBP”h
, 
FunùiÚ®S‹
 
NewS‹
)

1318 
	`as£¹_·¿m
(
	`IS_RCC_AHB_RST_PERIPH
(
RCC_AHBP”h
));

1319 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1321 ià(
NewS‹
 !ð
DISABLE
)

1323 
RCC
->
AHBRSTR
 |ð
RCC_AHBP”h
;

1327 
RCC
->
AHBRSTR
 &ð~
RCC_AHBP”h
;

1329 
	}
}

1348 
	$RCC_APB2P”hRe£tCmd
(
ušt32_t
 
RCC_APB2P”h
, 
FunùiÚ®S‹
 
NewS‹
)

1351 
	`as£¹_·¿m
(
	`IS_RCC_APB2_PERIPH
(
RCC_APB2P”h
));

1352 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1354 ià(
NewS‹
 !ð
DISABLE
)

1356 
RCC
->
APB2RSTR
 |ð
RCC_APB2P”h
;

1360 
RCC
->
APB2RSTR
 &ð~
RCC_APB2P”h
;

1362 
	}
}

1384 
	$RCC_APB1P”hRe£tCmd
(
ušt32_t
 
RCC_APB1P”h
, 
FunùiÚ®S‹
 
NewS‹
)

1387 
	`as£¹_·¿m
(
	`IS_RCC_APB1_PERIPH
(
RCC_APB1P”h
));

1388 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1390 ià(
NewS‹
 !ð
DISABLE
)

1392 
RCC
->
APB1RSTR
 |ð
RCC_APB1P”h
;

1396 
RCC
->
APB1RSTR
 &ð~
RCC_APB1P”h
;

1398 
	}
}

1435 
	$RCC_ITCÚfig
(
ušt8_t
 
RCC_IT
, 
FunùiÚ®S‹
 
NewS‹
)

1438 
	`as£¹_·¿m
(
	`IS_RCC_IT
(
RCC_IT
));

1439 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1441 ià(
NewS‹
 !ð
DISABLE
)

1444 *(
__IO
 
ušt8_t
 *è
CIR_BYTE1_ADDRESS
 |ð
RCC_IT
;

1449 *(
__IO
 
ušt8_t
 *è
CIR_BYTE1_ADDRESS
 &ð(ušt8_t)~
RCC_IT
;

1451 
	}
}

1473 
FÏgStus
 
	$RCC_G‘FÏgStus
(
ušt8_t
 
RCC_FLAG
)

1475 
ušt32_t
 
tmp
 = 0;

1476 
ušt32_t
 
¡©u¤eg
 = 0;

1477 
FÏgStus
 
b™¡©us
 = 
RESET
;

1480 
	`as£¹_·¿m
(
	`IS_RCC_FLAG
(
RCC_FLAG
));

1483 
tmp
 = 
RCC_FLAG
 >> 5;

1485 ià(
tmp
 == 0)

1487 
¡©u¤eg
 = 
RCC
->
CR
;

1489 ià(
tmp
 == 1)

1491 
¡©u¤eg
 = 
RCC
->
BDCR
;

1493 ià(
tmp
 == 2)

1495 
¡©u¤eg
 = 
RCC
->
CSR
;

1499 
¡©u¤eg
 = 
RCC
->
CR2
;

1503 
tmp
 = 
RCC_FLAG
 & 
FLAG_MASK
;

1505 ià((
¡©u¤eg
 & ((
ušt32_t
)1 << 
tmp
)è!ð(ušt32_t)
RESET
)

1507 
b™¡©us
 = 
SET
;

1511 
b™¡©us
 = 
RESET
;

1514  
b™¡©us
;

1515 
	}
}

1525 
	$RCC_CË¬FÏg
()

1528 
RCC
->
CSR
 |ð
RCC_CSR_RMVF
;

1529 
	}
}

1544 
ITStus
 
	$RCC_G‘ITStus
(
ušt8_t
 
RCC_IT
)

1546 
ITStus
 
b™¡©us
 = 
RESET
;

1549 
	`as£¹_·¿m
(
	`IS_RCC_GET_IT
(
RCC_IT
));

1552 ià((
RCC
->
CIR
 & 
RCC_IT
è!ð(
ušt32_t
)
RESET
)

1554 
b™¡©us
 = 
SET
;

1558 
b™¡©us
 = 
RESET
;

1561  
b™¡©us
;

1562 
	}
}

1577 
	$RCC_CË¬ITP’dšgB™
(
ušt8_t
 
RCC_IT
)

1580 
	`as£¹_·¿m
(
	`IS_RCC_CLEAR_IT
(
RCC_IT
));

1584 *(
__IO
 
ušt8_t
 *è
CIR_BYTE2_ADDRESS
 = 
RCC_IT
;

1585 
	}
}

	@STM32F0-ILI9163/stm32_lib/src/stm32f0xx_spi.c

94 
	~"¡m32f0xx_¥i.h
"

95 
	~"¡m32f0xx_rcc.h
"

109 
	#CR1_CLEAR_MASK
 ((
ušt16_t
)0x3040)

	)

110 
	#CR1_CLEAR_MASK2
 ((
ušt16_t
)0xFFFB)

	)

111 
	#CR2_LDMA_MASK
 ((
ušt16_t
)0x9FFF)

	)

113 
	#I2SCFGR_CLEAR_Mask
 ((
ušt16_t
)0xF040)

	)

167 
	$SPI_I2S_DeIn™
(
SPI_Ty³Def
* 
SPIx
)

170 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

172 ià(
SPIx
 =ð
SPI1
)

175 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_SPI1
, 
ENABLE
);

177 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_SPI1
, 
DISABLE
);

181 ià(
SPIx
 =ð
SPI2
)

184 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_SPI2
, 
ENABLE
);

186 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_SPI2
, 
DISABLE
);

189 
	}
}

196 
	$SPI_SŒuùIn™
(
SPI_In™Ty³Def
* 
SPI_In™SŒuù
)

200 
SPI_In™SŒuù
->
SPI_DœeùiÚ
 = 
SPI_DœeùiÚ_2Lšes_FuÎDu¶ex
;

202 
SPI_In™SŒuù
->
SPI_Mode
 = 
SPI_Mode_SÏve
;

204 
SPI_In™SŒuù
->
SPI_D©aSize
 = 
SPI_D©aSize_8b
;

206 
SPI_In™SŒuù
->
SPI_CPOL
 = 
SPI_CPOL_Low
;

208 
SPI_In™SŒuù
->
SPI_CPHA
 = 
SPI_CPHA_1Edge
;

210 
SPI_In™SŒuù
->
SPI_NSS
 = 
SPI_NSS_H¬d
;

212 
SPI_In™SŒuù
->
SPI_BaudR©eP»sÿËr
 = 
SPI_BaudR©eP»sÿËr_2
;

214 
SPI_In™SŒuù
->
SPI_Fœ¡B™
 = 
SPI_Fœ¡B™_MSB
;

216 
SPI_In™SŒuù
->
SPI_CRCPÞynomŸl
 = 7;

217 
	}
}

227 
	$SPI_In™
(
SPI_Ty³Def
* 
SPIx
, 
SPI_In™Ty³Def
* 
SPI_In™SŒuù
)

229 
ušt16_t
 
tm´eg
 = 0;

232 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

235 
	`as£¹_·¿m
(
	`IS_SPI_DIRECTION_MODE
(
SPI_In™SŒuù
->
SPI_DœeùiÚ
));

236 
	`as£¹_·¿m
(
	`IS_SPI_MODE
(
SPI_In™SŒuù
->
SPI_Mode
));

237 
	`as£¹_·¿m
(
	`IS_SPI_DATA_SIZE
(
SPI_In™SŒuù
->
SPI_D©aSize
));

238 
	`as£¹_·¿m
(
	`IS_SPI_CPOL
(
SPI_In™SŒuù
->
SPI_CPOL
));

239 
	`as£¹_·¿m
(
	`IS_SPI_CPHA
(
SPI_In™SŒuù
->
SPI_CPHA
));

240 
	`as£¹_·¿m
(
	`IS_SPI_NSS
(
SPI_In™SŒuù
->
SPI_NSS
));

241 
	`as£¹_·¿m
(
	`IS_SPI_BAUDRATE_PRESCALER
(
SPI_In™SŒuù
->
SPI_BaudR©eP»sÿËr
));

242 
	`as£¹_·¿m
(
	`IS_SPI_FIRST_BIT
(
SPI_In™SŒuù
->
SPI_Fœ¡B™
));

243 
	`as£¹_·¿m
(
	`IS_SPI_CRC_POLYNOMIAL
(
SPI_In™SŒuù
->
SPI_CRCPÞynomŸl
));

247 
tm´eg
 = 
SPIx
->
CR1
;

249 
tm´eg
 &ð
CR1_CLEAR_MASK
;

258 
tm´eg
 |ð(
ušt16_t
)((
ušt32_t
)
SPI_In™SŒuù
->
SPI_DœeùiÚ
 | SPI_In™SŒuù->
SPI_Fœ¡B™
 |

259 
SPI_In™SŒuù
->
SPI_CPOL
 | SPI_In™SŒuù->
SPI_CPHA
 |

260 
SPI_In™SŒuù
->
SPI_NSS
 | SPI_In™SŒuù->
SPI_BaudR©eP»sÿËr
);

262 
SPIx
->
CR1
 = 
tm´eg
;

265 
tm´eg
 = 
SPIx
->
CR2
;

267 
tm´eg
 &=(
ušt16_t
)~
SPI_CR2_DS
;

269 
tm´eg
 |ð(
ušt16_t
)(
SPI_In™SŒuù
->
SPI_D©aSize
);

271 
SPIx
->
CR2
 = 
tm´eg
;

275 
SPIx
->
CRCPR
 = 
SPI_In™SŒuù
->
SPI_CRCPÞynomŸl
;

279 
tm´eg
 = 
SPIx
->
CR1
;

281 
tm´eg
 &ð
CR1_CLEAR_MASK2
;

284 
tm´eg
 |ð(
ušt16_t
)((
ušt32_t
)
SPI_In™SŒuù
->
SPI_Mode
);

286 
SPIx
->
CR1
 = 
tm´eg
;

289 
SPIx
->
I2SCFGR
 &ð(
ušt16_t
)~((ušt16_t)
SPI_I2SCFGR_I2SMOD
);

290 
	}
}

297 
	$I2S_SŒuùIn™
(
I2S_In™Ty³Def
* 
I2S_In™SŒuù
)

301 
I2S_In™SŒuù
->
I2S_Mode
 = 
I2S_Mode_SÏveTx
;

304 
I2S_In™SŒuù
->
I2S_Snd¬d
 = 
I2S_Snd¬d_Phžls
;

307 
I2S_In™SŒuù
->
I2S_D©aFÜm©
 = 
I2S_D©aFÜm©_16b
;

310 
I2S_In™SŒuù
->
I2S_MCLKOuut
 = 
I2S_MCLKOuut_Di§bË
;

313 
I2S_In™SŒuù
->
I2S_AudioF»q
 = 
I2S_AudioF»q_DeçuÉ
;

316 
I2S_In™SŒuù
->
I2S_CPOL
 = 
I2S_CPOL_Low
;

317 
	}
}

332 
	$I2S_In™
(
SPI_Ty³Def
* 
SPIx
, 
I2S_In™Ty³Def
* 
I2S_In™SŒuù
)

334 
ušt16_t
 
tm´eg
 = 0, 
i2sdiv
 = 2, 
i2sodd
 = 0, 
·ck‘Ëngth
 = 1;

335 
ušt32_t
 
tmp
 = 0;

336 
RCC_ClocksTy³Def
 
RCC_Clocks
;

337 
ušt32_t
 
sourûþock
 = 0;

340 
	`as£¹_·¿m
(
	`IS_SPI_1_PERIPH
(
SPIx
));

341 
	`as£¹_·¿m
(
	`IS_I2S_MODE
(
I2S_In™SŒuù
->
I2S_Mode
));

342 
	`as£¹_·¿m
(
	`IS_I2S_STANDARD
(
I2S_In™SŒuù
->
I2S_Snd¬d
));

343 
	`as£¹_·¿m
(
	`IS_I2S_DATA_FORMAT
(
I2S_In™SŒuù
->
I2S_D©aFÜm©
));

344 
	`as£¹_·¿m
(
	`IS_I2S_MCLK_OUTPUT
(
I2S_In™SŒuù
->
I2S_MCLKOuut
));

345 
	`as£¹_·¿m
(
	`IS_I2S_AUDIO_FREQ
(
I2S_In™SŒuù
->
I2S_AudioF»q
));

346 
	`as£¹_·¿m
(
	`IS_I2S_CPOL
(
I2S_In™SŒuù
->
I2S_CPOL
));

350 
SPIx
->
I2SCFGR
 &ð
I2SCFGR_CLEAR_Mask
;

351 
SPIx
->
I2SPR
 = 0x0002;

354 
tm´eg
 = 
SPIx
->
I2SCFGR
;

357 if(
I2S_In™SŒuù
->
I2S_AudioF»q
 =ð
I2S_AudioF»q_DeçuÉ
)

359 
i2sodd
 = (
ušt16_t
)0;

360 
i2sdiv
 = (
ušt16_t
)2;

366 if(
I2S_In™SŒuù
->
I2S_D©aFÜm©
 =ð
I2S_D©aFÜm©_16b
)

369 
·ck‘Ëngth
 = 1;

374 
·ck‘Ëngth
 = 2;

378 
	`RCC_G‘ClocksF»q
(&
RCC_Clocks
);

381 
sourûþock
 = 
RCC_Clocks
.
SYSCLK_F»qu’cy
;

384 if(
I2S_In™SŒuù
->
I2S_MCLKOuut
 =ð
I2S_MCLKOuut_EÇbË
)

387 
tmp
 = (
ušt16_t
)(((((
sourûþock
 / 256è* 10è/ 
I2S_In™SŒuù
->
I2S_AudioF»q
)) + 5);

392 
tmp
 = (
ušt16_t
)(((((
sourûþock
 / (32 * 
·ck‘Ëngth
)è*10 ) / 
I2S_In™SŒuù
->
I2S_AudioF»q
)) + 5);

396 
tmp
 =mp / 10;

399 
i2sodd
 = (
ušt16_t
)(
tmp
 & (uint16_t)0x0001);

402 
i2sdiv
 = (
ušt16_t
)((
tmp
 - 
i2sodd
) / 2);

405 
i2sodd
 = (
ušt16_t
) (i2sodd << 8);

409 ià((
i2sdiv
 < 2) || (i2sdiv > 0xFF))

412 
i2sdiv
 = 2;

413 
i2sodd
 = 0;

417 
SPIx
->
I2SPR
 = (
ušt16_t
)(
i2sdiv
 | (ušt16_t)(
i2sodd
 | (ušt16_t)
I2S_In™SŒuù
->
I2S_MCLKOuut
));

420 
tm´eg
 |ð(
ušt16_t
)(
SPI_I2SCFGR_I2SMOD
 | (ušt16_t)(
I2S_In™SŒuù
->
I2S_Mode
 | \

421 (
ušt16_t
)(
I2S_In™SŒuù
->
I2S_Snd¬d
 | (ušt16_t)(I2S_In™SŒuù->
I2S_D©aFÜm©
 | \

422 (
ušt16_t
)
I2S_In™SŒuù
->
I2S_CPOL
))));

425 
SPIx
->
I2SCFGR
 = 
tm´eg
;

426 
	}
}

435 
	$SPI_Cmd
(
SPI_Ty³Def
* 
SPIx
, 
FunùiÚ®S‹
 
NewS‹
)

438 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

439 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

441 ià(
NewS‹
 !ð
DISABLE
)

444 
SPIx
->
CR1
 |ð
SPI_CR1_SPE
;

449 
SPIx
->
CR1
 &ð(
ušt16_t
)~((ušt16_t)
SPI_CR1_SPE
);

451 
	}
}

467 
	$SPI_TIModeCmd
(
SPI_Ty³Def
* 
SPIx
, 
FunùiÚ®S‹
 
NewS‹
)

470 
	`as£¹_·¿m
(
	`IS_SPI_1_PERIPH
(
SPIx
));

471 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

473 ià(
NewS‹
 !ð
DISABLE
)

476 
SPIx
->
CR2
 |ð
SPI_CR2_FRF
;

481 
SPIx
->
CR2
 &ð(
ušt16_t
)~((ušt16_t)
SPI_CR2_FRF
);

483 
	}
}

492 
	$I2S_Cmd
(
SPI_Ty³Def
* 
SPIx
, 
FunùiÚ®S‹
 
NewS‹
)

495 
	`as£¹_·¿m
(
	`IS_SPI_1_PERIPH
(
SPIx
));

496 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

497 ià(
NewS‹
 !ð
DISABLE
)

500 
SPIx
->
I2SCFGR
 |ð
SPI_I2SCFGR_I2SE
;

505 
SPIx
->
I2SCFGR
 &ð(
ušt16_t
)~((ušt16_t)
SPI_I2SCFGR_I2SE
);

507 
	}
}

529 
	$SPI_D©aSizeCÚfig
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_D©aSize
)

531 
ušt16_t
 
tm´eg
 = 0;

534 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

535 
	`as£¹_·¿m
(
	`IS_SPI_DATA_SIZE
(
SPI_D©aSize
));

537 
tm´eg
 = 
SPIx
->
CR2
;

539 
tm´eg
 &ð(
ušt16_t
)~
SPI_CR2_DS
;

541 
tm´eg
 |ð
SPI_D©aSize
;

542 
SPIx
->
CR2
 = 
tm´eg
;

543 
	}
}

556 
	$SPI_RxFIFOTh»shÞdCÚfig
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_RxFIFOTh»shÞd
)

559 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

560 
	`as£¹_·¿m
(
	`IS_SPI_RX_FIFO_THRESHOLD
(
SPI_RxFIFOTh»shÞd
));

563 
SPIx
->
CR2
 &ð(
ušt16_t
)~((ušt16_t)
SPI_CR2_FRXTH
);

566 
SPIx
->
CR2
 |ð
SPI_RxFIFOTh»shÞd
;

567 
	}
}

578 
	$SPI_BiDœeùiÚ®LšeCÚfig
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_DœeùiÚ
)

581 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

582 
	`as£¹_·¿m
(
	`IS_SPI_DIRECTION
(
SPI_DœeùiÚ
));

583 ià(
SPI_DœeùiÚ
 =ð
SPI_DœeùiÚ_Tx
)

586 
SPIx
->
CR1
 |ð
SPI_DœeùiÚ_Tx
;

591 
SPIx
->
CR1
 &ð
SPI_DœeùiÚ_Rx
;

593 
	}
}

606 
	$SPI_NSSIÁ”ÇlSoáw¬eCÚfig
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_NSSIÁ”ÇlSoá
)

609 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

610 
	`as£¹_·¿m
(
	`IS_SPI_NSS_INTERNAL
(
SPI_NSSIÁ”ÇlSoá
));

612 ià(
SPI_NSSIÁ”ÇlSoá
 !ð
SPI_NSSIÁ”ÇlSoá_Re£t
)

615 
SPIx
->
CR1
 |ð
SPI_NSSIÁ”ÇlSoá_S‘
;

620 
SPIx
->
CR1
 &ð
SPI_NSSIÁ”ÇlSoá_Re£t
;

622 
	}
}

633 
	$SPI_SSOuutCmd
(
SPI_Ty³Def
* 
SPIx
, 
FunùiÚ®S‹
 
NewS‹
)

636 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

637 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

638 ià(
NewS‹
 !ð
DISABLE
)

641 
SPIx
->
CR2
 |ð
SPI_CR2_SSOE
;

646 
SPIx
->
CR2
 &ð(
ušt16_t
)~((ušt16_t)
SPI_CR2_SSOE
);

648 
	}
}

662 
	$SPI_NSSPul£ModeCmd
(
SPI_Ty³Def
* 
SPIx
, 
FunùiÚ®S‹
 
NewS‹
)

665 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

666 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

668 ià(
NewS‹
 !ð
DISABLE
)

671 
SPIx
->
CR2
 |ð
SPI_CR2_NSSP
;

676 
SPIx
->
CR2
 &ð(
ušt16_t
)~((ušt16_t)
SPI_CR2_NSSP
);

678 
	}
}

716 
	$SPI_S’dD©a8
(
SPI_Ty³Def
* 
SPIx
, 
ušt8_t
 
D©a
)

718 
ušt32_t
 
¥ixba£
 = 0x00;

721 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

723 
¥ixba£
 = (
ušt32_t
)
SPIx
;

724 
¥ixba£
 += 0x0C;

726 *(
__IO
 
ušt8_t
 *è
¥ixba£
 = 
D©a
;

727 
	}
}

736 
	$SPI_I2S_S’dD©a16
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
D©a
)

739 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

741 
SPIx
->
DR
 = (
ušt16_t
)
D©a
;

742 
	}
}

749 
ušt8_t
 
	$SPI_ReûiveD©a8
(
SPI_Ty³Def
* 
SPIx
)

751 
ušt32_t
 
¥ixba£
 = 0x00;

753 
¥ixba£
 = (
ušt32_t
)
SPIx
;

754 
¥ixba£
 += 0x0C;

756  *(
__IO
 
ušt8_t
 *è
¥ixba£
;

757 
	}
}

765 
ušt16_t
 
	$SPI_I2S_ReûiveD©a16
(
SPI_Ty³Def
* 
SPIx
)

767  
SPIx
->
DR
;

768 
	}
}

846 
	$SPI_CRCL’gthCÚfig
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_CRCL’gth
)

849 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

850 
	`as£¹_·¿m
(
	`IS_SPI_CRC_LENGTH
(
SPI_CRCL’gth
));

853 
SPIx
->
CR1
 &ð(
ušt16_t
)~((ušt16_t)
SPI_CR1_CRCL
);

856 
SPIx
->
CR1
 |ð
SPI_CRCL’gth
;

857 
	}
}

868 
	$SPI_C®cuÏ‹CRC
(
SPI_Ty³Def
* 
SPIx
, 
FunùiÚ®S‹
 
NewS‹
)

871 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

872 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

874 ià(
NewS‹
 !ð
DISABLE
)

877 
SPIx
->
CR1
 |ð
SPI_CR1_CRCEN
;

882 
SPIx
->
CR1
 &ð(
ušt16_t
)~((ušt16_t)
SPI_CR1_CRCEN
);

884 
	}
}

891 
	$SPI_T¿nsm™CRC
(
SPI_Ty³Def
* 
SPIx
)

894 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

897 
SPIx
->
CR1
 |ð
SPI_CR1_CRCNEXT
;

898 
	}
}

909 
ušt16_t
 
	$SPI_G‘CRC
(
SPI_Ty³Def
* 
SPIx
, 
ušt8_t
 
SPI_CRC
)

911 
ušt16_t
 
üüeg
 = 0;

913 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

914 
	`as£¹_·¿m
(
	`IS_SPI_CRC
(
SPI_CRC
));

916 ià(
SPI_CRC
 !ð
SPI_CRC_Rx
)

919 
üüeg
 = 
SPIx
->
TXCRCR
;

924 
üüeg
 = 
SPIx
->
RXCRCR
;

927  
üüeg
;

928 
	}
}

935 
ušt16_t
 
	$SPI_G‘CRCPÞynomŸl
(
SPI_Ty³Def
* 
SPIx
)

938 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

941  
SPIx
->
CRCPR
;

942 
	}
}

973 
	$SPI_I2S_DMACmd
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_I2S_DMAReq
, 
FunùiÚ®S‹
 
NewS‹
)

976 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

977 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

978 
	`as£¹_·¿m
(
	`IS_SPI_I2S_DMA_REQ
(
SPI_I2S_DMAReq
));

980 ià(
NewS‹
 !ð
DISABLE
)

983 
SPIx
->
CR2
 |ð
SPI_I2S_DMAReq
;

988 
SPIx
->
CR2
 &ð(
ušt16_t
)~
SPI_I2S_DMAReq
;

990 
	}
}

1010 
	$SPI_La¡DMAT¿nsãrCmd
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_La¡DMAT¿nsãr
)

1013 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

1014 
	`as£¹_·¿m
(
	`IS_SPI_LAST_DMA_TRANSFER
(
SPI_La¡DMAT¿nsãr
));

1017 
SPIx
->
CR2
 &ð
CR2_LDMA_MASK
;

1020 
SPIx
->
CR2
 |ð
SPI_La¡DMAT¿nsãr
;

1021 
	}
}

1115 
	$SPI_I2S_ITCÚfig
(
SPI_Ty³Def
* 
SPIx
, 
ušt8_t
 
SPI_I2S_IT
, 
FunùiÚ®S‹
 
NewS‹
)

1117 
ušt16_t
 
™pos
 = 0, 
™mask
 = 0 ;

1120 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

1121 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1122 
	`as£¹_·¿m
(
	`IS_SPI_I2S_CONFIG_IT
(
SPI_I2S_IT
));

1125 
™pos
 = 
SPI_I2S_IT
 >> 4;

1128 
™mask
 = (
ušt16_t
)1 << (ušt16_t)
™pos
;

1130 ià(
NewS‹
 !ð
DISABLE
)

1133 
SPIx
->
CR2
 |ð
™mask
;

1138 
SPIx
->
CR2
 &ð(
ušt16_t
)~
™mask
;

1140 
	}
}

1151 
ušt16_t
 
	$SPI_G‘T¿nsmissiÚFIFOStus
(
SPI_Ty³Def
* 
SPIx
)

1154  (
ušt16_t
)((
SPIx
->
SR
 & 
SPI_SR_FTLVL
));

1155 
	}
}

1166 
ušt16_t
 
	$SPI_G‘Reû±iÚFIFOStus
(
SPI_Ty³Def
* 
SPIx
)

1169  (
ušt16_t
)((
SPIx
->
SR
 & 
SPI_SR_FRLVL
));

1170 
	}
}

1189 
FÏgStus
 
	$SPI_I2S_G‘FÏgStus
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_I2S_FLAG
)

1191 
FÏgStus
 
b™¡©us
 = 
RESET
;

1193 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

1194 
	`as£¹_·¿m
(
	`IS_SPI_I2S_GET_FLAG
(
SPI_I2S_FLAG
));

1197 ià((
SPIx
->
SR
 & 
SPI_I2S_FLAG
è!ð(
ušt16_t
)
RESET
)

1200 
b™¡©us
 = 
SET
;

1205 
b™¡©us
 = 
RESET
;

1208  
b™¡©us
;

1209 
	}
}

1224 
	$SPI_I2S_CË¬FÏg
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_I2S_FLAG
)

1227 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

1228 
	`as£¹_·¿m
(
	`IS_SPI_CLEAR_FLAG
(
SPI_I2S_FLAG
));

1231 
SPIx
->
SR
 = (
ušt16_t
)~
SPI_I2S_FLAG
;

1232 
	}
}

1248 
ITStus
 
	$SPI_I2S_G‘ITStus
(
SPI_Ty³Def
* 
SPIx
, 
ušt8_t
 
SPI_I2S_IT
)

1250 
ITStus
 
b™¡©us
 = 
RESET
;

1251 
ušt16_t
 
™pos
 = 0, 
™mask
 = 0, 
’abË¡©us
 = 0;

1254 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

1255 
	`as£¹_·¿m
(
	`IS_SPI_I2S_GET_IT
(
SPI_I2S_IT
));

1258 
™pos
 = 0x01 << (
SPI_I2S_IT
 & 0x0F);

1261 
™mask
 = 
SPI_I2S_IT
 >> 4;

1264 
™mask
 = 0x01 << itmask;

1267 
’abË¡©us
 = (
SPIx
->
CR2
 & 
™mask
) ;

1270 ià(((
SPIx
->
SR
 & 
™pos
è!ð(
ušt16_t
)
RESET
è&& 
’abË¡©us
)

1273 
b™¡©us
 = 
SET
;

1278 
b™¡©us
 = 
RESET
;

1281  
b™¡©us
;

1282 
	}
}

	@Src/GFXC.c

1 
	~<GFXC.h
>

3 cÚ¡ 
	gCh¬s
[] =

104 cÚ¡ 
št16_t
 
	gST
[] =

114 
ušt16_t
 
	$G’”©eCÞour
(
ušt8_t
 
RedA
, ušt8_ˆ
G»’A
, ušt8_ˆ
BlueA
){

115 
ušt16_t
 
TCÞ
 = 0;

116 
RedA
>>=3;

117 
G»’A
>>=2;

118 
BlueA
>>=3;

120 
TCÞ
 |ð
BlueA
;

121 
TCÞ
 |ð(
G»’A
<<5);

122 
TCÞ
 |ð(
RedA
<<11);

124  
TCÞ
;

125 
	}
}

127 
	$TextP¬amIn™
(
TextP¬amSŒuù
* 
T
){

128 
T
->
Size
 = 0;

129 
T
->
FÚt
 = 
StdFÚt
;

130 
T
->
XPos
 = 0;

131 
T
->
Paddšg
 = 0;

132 
T
->
P»cisiÚ
 = 0;

133 
T
->
YPos
 = 0;

134 
T
->
TxtCÞ
 = 
BÏck
;

135 
T
->
BkgCÞ
 = 
Wh™e
;

136 
	}
}

138 
	$Sh­eP¬amIn™
(
Sh­eP¬amSŒuù
* 
S
){

139 
S
->
Fžl
 = 
DISABLE
;

140 
S
->
LšeCÞ
 = 
BÏck
;

141 
S
->
FžlCÞ
 = 
Wh™e
;

142 
S
->
ThickÃss
 = 0;

143 
S
->
XSPos
 = 0;

144 
S
->
YSPos
 = 0;

145 
S
->
XEPos
 = 0;

146 
S
->
YEPos
 = 0;

147 
S
->
Radius
 = 0;

148 
S
->
SemiUD
 = 
SemiU
;

149 
S
->
Dashed
 = 
ENABLE
;

150 
	}
}

152 
št8_t
 
	$PCh¬
(
ušt16_t
 
Ch
, 
TextP¬amSŒuù
 *
T
){

153 
ušt8_t
 
X
 = 
T
->
XPos
, 
Y
 = T->
YPos
, 
Size
 = T->Size;

154 if(
X
>
XPix
-(
Size
+1)*5 || 
Y
>
YPix
-(Size+1)*8 || 
Ch
 < 0x20)  -1;

156 
ušt8_t
 
XCÁ
, 
YCÁ
;

158 
Ch
-=0x20;

159 
Ch
*=5;

161 
Size
){

163 
	`S‘Addr
(
X
, 
Y
, X+4+
L‘‹rS·û
, Y+7);

164 
YCÁ
 = 0; YCnt<8; YCnt++){

165 
XCÁ
 = 0; XCÁ<5+
L‘‹rS·û
; XCnt++){

168 if(
XCÁ
<5 && (
Ch¬s
[
Ch
+XCÁ] & (1<<
YCÁ
))è
	`SW
(
T
->
TxtCÞ
, 
D©
);

169 
	`SW
(
T
->
BkgCÞ
, 
D©
);

174 
	`S‘Addr
(
X
, 
Y
, X+9+
L‘‹rS·û
, Y+15);

175 
YCÁ
 = 0; YCnt<16; YCnt++){

176 
XCÁ
 = 0; XCÁ<10+
L‘‹rS·û
; XCnt++){

179 if(
XCÁ
<10 && (
Ch¬s
[
Ch
+(XCÁ>>1)] & (1<<(
YCÁ
>>1)))è
	`SW
(
T
->
TxtCÞ
, 
D©
);

180 
	`SW
(
T
->
BkgCÞ
, 
D©
);

185 
	`S‘Addr
(
X
, 
Y
, X+14+
L‘‹rS·û
, Y+23);

186 
YCÁ
 = 0; YCnt<24; YCnt++){

187 
XCÁ
 = 0; XCÁ<15+
L‘‹rS·û
; XCnt++){

190 if(
XCÁ
<15 && (
Ch¬s
[
Ch
+((86*XCÁ)>>8)] & (1<<((86*
YCÁ
)>>8)))è
	`SW
(
T
->
TxtCÞ
, 
D©
);

191 
	`SW
(
T
->
BkgCÞ
, 
D©
);

197 
T
->
XPos
 = 
X
+(1+
Size
)*5+
L‘‹rS·û
;

200 
	}
}

202 
št8_t
 
	$PSŒ
(cÚ¡ * 
SŒ
, 
TextP¬amSŒuù
 *
T
){

203 
ušt8_t
 
X
 = 
T
->
XPos
, 
Y
 = T->
YPos
, 
Size
 = T->Size;

204 
ušt8_t
 
SCÁ
, 
SŒL
;

206 
SŒL
 = 
	`¡¾’
(
SŒ
);

208 
Size
){

210 if(
X
>
XPix
 - 
SŒL
*(5+
L‘‹rS·û
è|| 
Y
>
YPix
-8)  -1;

212 
SCÁ
 = 0; SCÁ<
SŒL
; SCnt++){

213 
	`PCh¬
(
SŒ
[
SCÁ
], 
T
);

217 if(
X
>
XPix
 - 
SŒL
*(10+
L‘‹rS·û
è|| 
Y
>
YPix
-16)  -1;

219 
SCÁ
 = 0; SCÁ<
SŒL
; SCnt++){

220 
	`PCh¬
(
SŒ
[
SCÁ
], 
T
);

224 if(
X
>
XPix
 - 
SŒL
*(15+
L‘‹rS·û
è|| 
Y
>
YPix
-24)  -1;

226 
SCÁ
 = 0; SCÁ<
SŒL
; SCnt++){

227 
	`PCh¬
(
SŒ
[
SCÁ
], 
T
);

232 
	}
}

234 
št8_t
 
	$PNum
(
št32_t
 
Num
, 
TextP¬amSŒuù
 *
T
){

235 
NBuf
[10];

236 
ušt8_t
 
CÁ
, 
L’
 = 0, 
Sign
;

237 
ušt8_t
 
X
 = 
T
->
XPos
, 
Y
 = T->
YPos
, 
Size
 = T->Size;

238 
št8_t
 
Pad
 = 
T
->
Paddšg
;

240 
CÁ
 = 0; CÁ<10; CÁ++è
NBuf
[Cnt] = 0;

242 if(
T
->
XPos
<0)  -2;

244 if(
Num
<0){

245 
Num
 = -Num;

246 
Sign
 = 1;

248 if(
Num
>0){

249 
Sign
 = 0;

252 if(
Num
>9è
Pad
-=1;

253 if(
Num
>99è
Pad
-=2;

254 if(
Num
>999è
Pad
-=3;

255 if(
Num
>9999è
Pad
-=4;

256 if(
Num
>99999è
Pad
-=5;

257 if(
Num
>999999è
Pad
-=6;

258 if(
Num
>9999999è
Pad
-=7;

260 if(
Pad
<0) Pad = 0;

262 if(
Num
<10){

263 
NBuf
[0] = 
Num
 + '0';

264 
L’
 = 1;

266 if(
Num
<100){

267 
NBuf
[0] = 
Num
/10 + '0';

268 
NBuf
[1] = 
Num
 % 10 + '0';

269 
L’
 = 2;

271 if(
Num
<1000){

272 
NBuf
[0] = 
Num
/100 + '0';

273 
NBuf
[1] = 
Num
/10 % 10 + '0';

274 
NBuf
[2] = 
Num
 % 10 + '0';

275 
L’
 = 3;

277 if(
Num
<10000){

278 
NBuf
[0] = 
Num
/1000 + '0';

279 
NBuf
[1] = 
Num
/100 % 10 + '0';

280 
NBuf
[2] = 
Num
/10 % 10 + '0';

281 
NBuf
[3] = 
Num
 % 10 + '0';

282 
L’
 = 4;

284 if(
Num
<100000){

285 
NBuf
[0] = 
Num
/10000 + '0';

286 
NBuf
[1] = 
Num
/1000 % 10 + '0';

287 
NBuf
[2] = 
Num
/100 % 10 + '0';

288 
NBuf
[3] = 
Num
/10 % 10 + '0';

289 
NBuf
[4] = 
Num
 % 10 + '0';

290 
L’
 = 5;

292 if(
Num
<1000000){

293 
NBuf
[0] = 
Num
/100000 + '0';

294 
NBuf
[1] = 
Num
/10000 % 10 + '0';

295 
NBuf
[2] = 
Num
/1000 % 10 + '0';

296 
NBuf
[3] = 
Num
/100 % 10 + '0';

297 
NBuf
[4] = 
Num
/10 % 10 + '0';

298 
NBuf
[5] = 
Num
 % 10 + '0';

299 
L’
 = 6;

301 if(
Num
<10000000){

302 
NBuf
[0] = 
Num
/1000000 + '0';

303 
NBuf
[1] = 
Num
/100000 % 10 + '0';

304 
NBuf
[2] = 
Num
/10000 % 10 + '0';

305 
NBuf
[3] = 
Num
/1000 % 10 + '0';

306 
NBuf
[4] = 
Num
/100 % 10 + '0';

307 
NBuf
[5] = 
Num
/10 % 10 + '0';

308 
NBuf
[6] = 
Num
 % 10 + '0';

309 
L’
 = 7;

311 if(
Num
<100000000){

312 
NBuf
[0] = 
Num
/10000000 + '0';

313 
NBuf
[1] = 
Num
/1000000 % 10 + '0';

314 
NBuf
[2] = 
Num
/100000 % 10 + '0';

315 
NBuf
[3] = 
Num
/10000 % 10 + '0';

316 
NBuf
[4] = 
Num
/1000 % 10 + '0';

317 
NBuf
[5] = 
Num
/100 % 10 + '0';

318 
NBuf
[6] = 
Num
/10 % 10 + '0';

319 
NBuf
[7] = 
Num
 % 10 + '0';

320 
L’
 = 8;

322 if(
Num
<1000000000){

323 
NBuf
[0] = 
Num
/100000000 + '0';

324 
NBuf
[1] = 
Num
/10000000 % 10 + '0';

325 
NBuf
[2] = 
Num
/1000000 % 10 + '0';

326 
NBuf
[3] = 
Num
/100000 % 10 + '0';

327 
NBuf
[4] = 
Num
/10000 % 10 + '0';

328 
NBuf
[5] = 
Num
/1000 % 10 + '0';

329 
NBuf
[6] = 
Num
/100 % 10 + '0';

330 
NBuf
[7] = 
Num
/10 % 10 + '0';

331 
NBuf
[8] = 
Num
 % 10 + '0';

332 
L’
 = 9;

335 
Size
){

337 if(
X
>
XPix
 - 
L’
*(5+
L‘‹rS·û
è|| 
Y
>
YPix
-8)  -1;

340 if(
X
>
XPix
 - 
L’
*(10+
L‘‹rS·û
è|| 
Y
>
YPix
-16)  -1;

343 if(
X
>
XPix
 - 
L’
*(15+
L‘‹rS·û
è|| 
Y
>
YPix
-24)  -1;

347 if(
Sign
 == 1){

348 
	`PCh¬
('-', 
T
);

350 if(
Pad
>0){

351 
CÁ
 = 0; CÁ<
Pad
; Cnt++){

352 
	`PCh¬
('0', 
T
);

355 
CÁ
 = 0; CÁ<
L’
; Cnt++){

356 
	`PCh¬
(
NBuf
[
CÁ
], 
T
);

360 
	}
}

362 
št8_t
 
	$PNumF
(
Num
, 
TextP¬amSŒuù
 *
T
){

363 
št32_t
 
IP¬t
, 
F¿cI
;

364 
F¿c
;

365 
ušt8_t
 
Sign
;

367 if(
Num
<0){

368 
Sign
 = 1;

369 
Num
 = -Num;

371 
Sign
 = 0;

373 
IP¬t
 = 
Num
;

375 if(
Sign
è
	`PNum
(-
IP¬t
, 
T
);

376 
	`PNum
(
IP¬t
, 
T
);

378 if(
T
->
P»cisiÚ
>0){

379 
F¿c
 = 
Num
 - 
IP¬t
;

380 
T
->
P»cisiÚ
){

382 
F¿cI
 = (
št32_t
)(
F¿c
*10);

385 
F¿cI
 = (
št32_t
)(
F¿c
*100);

388 
F¿cI
 = (
št32_t
)(
F¿c
*1000);

391 
F¿cI
 = (
št32_t
)(
F¿c
*10000);

394 
F¿cI
 = (
št32_t
)(
F¿c
*100000);

398 
	`PCh¬
('.', 
T
);

399 
	`PNum
(
F¿cI
, 
T
);

402 
	}
}

404 
št8_t
 
	$Cœþe
(
Sh­eP¬amSŒuù
 
S
){

405 if((
S
.
XSPos
+S.
Radius
)>
XPix
 || (S.
YSPos
+S.Radius)>
YPix
)  1;

407 
št32_t
 
X
, 
Y
, 
D
, 
X2M1
;

408 
št8_t
 
TCÁ
;

409 
Y
 = 
S
.
Radius
;

410 
D
 = -
S
.
Radius
;

411 
X2M1
 = -1;

413 if(
S
.
Fžl
 =ð
ENABLE
){

414 
S
.
Radius
-=S.
ThickÃss
;

415 
Y
=-
S
.
Radius
; Y<=S.Radius; Y++){

416 
X
=-
S
.
Radius
; X<=S.Radius; X++){

417 if(
X
*X+
Y
*Y <ð
S
.
Radius
*S.Radius + ((S.Radius*205)>>8)){

418 
	`Wr™ePix
(
S
.
XSPos
+
X
, S.
YSPos
+
Y
, S.
FžlCÞ
);

424 if(
S
.
ThickÃss
>0){

425 
X
 = 0; X<
S
.
Radius
*0.7071f; X++){

426 
X2M1
+=2;

427 
D
+=
X2M1
;

428 if(
D
>=0){

429 
Y
--;

430 
D
-ð(
Y
<<1);

433 
S
.
ThickÃss
){

435 
	`Wr™ePix
(
S
.
XSPos
+
X
, S.
YSPos
+
Y
, S.
LšeCÞ
);

436 
	`Wr™ePix
(
S
.
XSPos
-
X
, S.
YSPos
+
Y
, S.
LšeCÞ
);

437 
	`Wr™ePix
(
S
.
XSPos
+
X
, S.
YSPos
-
Y
, S.
LšeCÞ
);

438 
	`Wr™ePix
(
S
.
XSPos
-
X
, S.
YSPos
-
Y
, S.
LšeCÞ
);

439 
	`Wr™ePix
(
S
.
XSPos
+
Y
, S.
YSPos
+
X
, S.
LšeCÞ
);

440 
	`Wr™ePix
(
S
.
XSPos
-
Y
, S.
YSPos
+
X
, S.
LšeCÞ
);

441 
	`Wr™ePix
(
S
.
XSPos
+
Y
, S.
YSPos
-
X
, S.
LšeCÞ
);

442 
	`Wr™ePix
(
S
.
XSPos
-
Y
, S.
YSPos
-
X
, S.
LšeCÞ
);

445 
S
.
Radius
+=1;

446 
TCÁ
 = -1; TCnt<1; TCnt++){

447 
	`Wr™ePix
(
S
.
XSPos
+
X
+
TCÁ
, S.
YSPos
+
Y
+TCÁ, S.
LšeCÞ
);

448 
	`Wr™ePix
(
S
.
XSPos
-
X
-
TCÁ
, S.
YSPos
+
Y
+TCÁ, S.
LšeCÞ
);

449 
	`Wr™ePix
(
S
.
XSPos
+
X
+
TCÁ
, S.
YSPos
-
Y
-TCÁ, S.
LšeCÞ
);

450 
	`Wr™ePix
(
S
.
XSPos
-
X
-
TCÁ
, S.
YSPos
-
Y
-TCÁ, S.
LšeCÞ
);

451 
	`Wr™ePix
(
S
.
XSPos
+
Y
+
TCÁ
, S.
YSPos
+
X
+TCÁ, S.
LšeCÞ
);

452 
	`Wr™ePix
(
S
.
XSPos
-
Y
-
TCÁ
, S.
YSPos
+
X
+TCÁ, S.
LšeCÞ
);

453 
	`Wr™ePix
(
S
.
XSPos
+
Y
+
TCÁ
, S.
YSPos
-
X
-TCÁ, S.
LšeCÞ
);

454 
	`Wr™ePix
(
S
.
XSPos
-
Y
-
TCÁ
, S.
YSPos
-
X
-TCÁ, S.
LšeCÞ
);

458 
TCÁ
 = -1; TCnt<=1; TCnt++){

459 
	`Wr™ePix
(
S
.
XSPos
+
X
+
TCÁ
, S.
YSPos
+
Y
+TCÁ, S.
LšeCÞ
);

460 
	`Wr™ePix
(
S
.
XSPos
-
X
-
TCÁ
, S.
YSPos
+
Y
+TCÁ, S.
LšeCÞ
);

461 
	`Wr™ePix
(
S
.
XSPos
+
X
+
TCÁ
, S.
YSPos
-
Y
-TCÁ, S.
LšeCÞ
);

462 
	`Wr™ePix
(
S
.
XSPos
-
X
-
TCÁ
, S.
YSPos
-
Y
-TCÁ, S.
LšeCÞ
);

463 
	`Wr™ePix
(
S
.
XSPos
+
Y
+
TCÁ
, S.
YSPos
+
X
+TCÁ, S.
LšeCÞ
);

464 
	`Wr™ePix
(
S
.
XSPos
-
Y
-
TCÁ
, S.
YSPos
+
X
+TCÁ, S.
LšeCÞ
);

465 
	`Wr™ePix
(
S
.
XSPos
+
Y
+
TCÁ
, S.
YSPos
-
X
-TCÁ, S.
LšeCÞ
);

466 
	`Wr™ePix
(
S
.
XSPos
-
Y
-
TCÁ
, S.
YSPos
-
X
-TCÁ, S.
LšeCÞ
);

474 
	}
}

477 
št8_t
 
	$LšeC
(
Sh­eP¬amSŒuù
 
S
){

478 
Sh­eP¬amSŒuù
 
FS
;

479 
št32_t
 
XE
 = 
S
.
XEPos
, 
XS
 = S.
XSPos
, 
YE
 = S.
YEPos
, 
YS
 = S.
YSPos
;

481 if(
	`Abs
(
XE
-
XS
)+
S
.
ThickÃss
>
XPix
-1 || Abs(
YE
-
YS
)+S.ThickÃss>
YPix
-1 || YE>YPix-1 || XE>XPix-1)  -1;

483 
št32_t
 
CÁ
, 
TCÁ
, 
Di¡ªû
;

484 
št32_t
 
XE¼
 = 0, 
YE¼
 = 0, 
dX
, 
dY
;

485 
št32_t
 
XInc
, 
YInc
, 
Tck
;

487 
dX
 = 
XE
-
XS
;

488 
dY
 = 
YE
-
YS
;

490 if(
dX
>0è
XInc
 = 1;

491 if(
dX
==0è
XInc
 = 0;

492 
XInc
 = -1;

494 if(
dY
>0è
YInc
 = 1;

495 if(
dY
==0è
YInc
 = 0;

496 
YInc
 = -1;

498 
dX
 = 
	`Abs
(dX);

499 
dY
 = 
	`Abs
(dY);

501 if(
dX
>
dY
è
Di¡ªû
 = dX;

502 
Di¡ªû
 = 
dY
;

504 if(
S
.
ThickÃss
>1){

505 
Tck
 = 
S
.
ThickÃss
>>1;

506 
FS
.
XSPos
 = 
S
.XSPos;

507 
FS
.
YSPos
 = 
S
.YSPos;

508 
FS
.
FžlCÞ
 = 
S
.
LšeCÞ
;

509 
FS
.
ThickÃss
 = 0;

510 
FS
.
Radius
 = 
Tck
+1;

511 
FS
.
Fžl
 = 
ENABLE
;

512 
	`Cœþe
(
FS
);

513 
FS
.
XSPos
 = 
S
.
XEPos
;

514 
FS
.
YSPos
 = 
S
.
YEPos
;

515 
	`Cœþe
(
FS
);

518 
CÁ
 = 0; CÁ<=
Di¡ªû
+1; Cnt++){

519 
TCÁ
 = 0; TCÁ<
S
.
ThickÃss
; TCnt++){

520 
	`Wr™ePix
(
XS
, 
YS
+
TCÁ
, 
S
.
LšeCÞ
);

521 
	`Wr™ePix
(
XS
-
TCÁ
, 
YS
, 
S
.
LšeCÞ
);

522 
	`Wr™ePix
(
XS
+
TCÁ
, 
YS
, 
S
.
LšeCÞ
);

523 
	`Wr™ePix
(
XS
, 
YS
-
TCÁ
, 
S
.
LšeCÞ
);

526 
XE¼
+=
dX
;

527 
YE¼
+=
dY
;

528 if(
XE¼
>
Di¡ªû
){

529 
XE¼
-=
Di¡ªû
;

530 
XS
+=
XInc
;

532 if(
YE¼
>
Di¡ªû
){

533 
YE¼
-=
Di¡ªû
;

534 
YS
+=
YInc
;

538 
	}
}

540 
št8_t
 
	$LšeP
(
Sh­eP¬amSŒuù
 
S
){

541 
ušt8_t
 
XE
, 
YE
;

543 
S
.
XEPos
 = S.
XSPos
+((S.
Radius
*
	`FCos
(S.
AngË
))>>12);

544 
S
.
YEPos
 = S.
YSPos
+((S.
Radius
*
	`FSš
(S.
AngË
))>>12);

545  
	`LšeC
(
S
);

546 
	}
}

894 
ušt32_t
 
	$Abs
(
št32_t
 
N
){

895 if(
N
>0)  N;

896  -
N
;

897 
	}
}

899 
št16_t
 
	$FSš
(
št16_t
 
AngË
){

900 
ušt16_t
 
Index
;

901 
št16_t
 
AngR‘
;

903 
AngË
 %= 360;

905 
Index
 = (
AngË
*
STL’
)/360;

907 
AngR‘
 = (
ST
[
Index
]*
AngË
 + ST[Index+1]*(360-Angle))/360;

909  
AngR‘
;

910 
	}
}

912 
št16_t
 
	$FCos
(
št16_t
 
AngË
){

913  
	`FSš
(
AngË
+450);

914 
	}
}

	@Src/ILI9163.c

1 
	~<ILI9163.h
>

3 vÞ©ž
ušt32_t
 
MSec
;

5 
	$D–ay
(
ušt32_t
 
MS
){

6 vÞ©ž
ušt32_t
 
MSS
 = 
MSec
;

7 (
MSec
 - 
MSS
)<
MS
è
asm
 volatile ("nop");

8 
	}
}

11 
ušt16_t
 
	$EToS
(
ušt8_t
 
CÞ
){

12 
ušt16_t
 
Temp
 = 0;

20 
Temp
 |ð(
CÞ
&3)<<3;

21 
Temp
 |ð((
CÞ
>>2)&3)<<9;

22 
Temp
 |ð((
CÞ
>>4)&3)<<14;

24  
Temp
;

25 
	}
}

27 
	$SB
(
ušt8_t
 
D©a
, ušt8_ˆ
DR
){

28 if(
DR
 =ð
D©
è
	`GPIO_S‘B™s
(
GPIOA
, 
AOPš
);

29 
	`GPIO_Re£tB™s
(
GPIOA
, 
AOPš
);

31 
	`SPI_S’dD©a8
(
SPI1
, 
D©a
);

32 
	`SPI_I2S_G‘FÏgStus
(
SPI1
, 
SPI_I2S_FLAG_BSY
è=ð
SET
);

33 
	}
}

35 
	$SW
(
ušt16_t
 
D©a
, 
ušt8_t
 
DR
){

36 if(
DR
 =ð
D©
è
	`GPIO_S‘B™s
(
GPIOA
, 
AOPš
);

37 
	`GPIO_Re£tB™s
(
GPIOA
, 
AOPš
);

39 
	`SPI_S’dD©a8
(
SPI1
, 
D©a
>>8);

40 
	`SPI_I2S_G‘FÏgStus
(
SPI1
, 
SPI_I2S_FLAG_BSY
è=ð
SET
);

41 
	`SPI_S’dD©a8
(
SPI1
, 
D©a
);

42 
	`SPI_I2S_G‘FÏgStus
(
SPI1
, 
SPI_I2S_FLAG_BSY
è=ð
SET
);

43 
	}
}

45 
	$S‘Addr
(
ušt8_t
 
X1
, ušt8_ˆ
Y1
, ušt8_ˆ
X2
, ušt8_ˆ
Y2
){

46 
	`SB
(0x2A, 
Reg
);

47 
	`SB
(0x00, 
D©
);

48 
	`SB
(
X1
, 
D©
);

49 
	`SB
(0x00, 
D©
);

50 
	`SB
(
X2
, 
D©
);

51 
	`SB
(0x2B, 
Reg
);

52 
	`SB
(0x00, 
D©
);

53 
	`SB
(32+
Y1
, 
D©
);

54 
	`SB
(0x00, 
D©
);

55 
	`SB
(32+
Y2
, 
D©
);

57 
	`SB
(0x2C, 
Reg
);

58 
	}
}

60 
	$S‘Sün
(
CÞours8
 
CÞour
){

61 
ušt16_t
 
XCÁ
, 
YCÁ
;

63 
	`S‘Addr
(0, 0, 
XPix
-1, 
YPix
-1);

65 
XCÁ
 = 0; XCÁ<
XPix
; XCnt++){

66 
YCÁ
 = 0; YCÁ<
YPix
; YCnt++){

67 
	`SW
(
CÞour
, 
D©
);

70 
	}
}

72 
	$CÌSün
(){

73 
	`S‘Sün
(
BKGCÞ
);

74 
	}
}

76 
	$Wr™ePix
(
ušt16_t
 
X
, ušt16_ˆ
Y
, 
CÞours8
 
CÞour
){

77 
	`S‘Addr
(
X
, 
Y
, X, Y);

79 
	`SW
(
CÞour
, 
D©
);

80 
	}
}

82 
	$PCÞ
(
CÞours8
 
CÞour
){

111 
	}
}

113 
	$SË•Mode
(
ušt8_t
 
Mode
){

114 if(
Mode
 =ð
SË•
è
	`SB
(0x10, 
Reg
);

115 
	`SB
(0x11, 
Reg
);

116 
	`D–ay
(120);

117 
	}
}

119 
	$InvMode
(
ušt8_t
 
Mode
){

120 if(
Mode
==0è
	`SB
(0x20, 
Reg
);

121 
	`SB
(0x21, 
Reg
);

122 
	}
}

124 
GPIO_In™Ty³Def
 
	gG
;

125 
SPI_In™Ty³Def
 
	gS
;

127 
	$ILI9163In™
(){

128 
	`RCC_AHBP”hClockCmd
(
RCC_AHBP”h_GPIOA
, 
ENABLE
);

129 
	`RCC_APB2P”hClockCmd
(
RCC_APB2P”h_SPI1
, 
ENABLE
);

131 
G
.
GPIO_Pš
 = 
CSPš
 | 
ResPš
 | 
AOPš
 | 
BLPš
 | 
VCCPš
;

132 
G
.
GPIO_Mode
 = 
GPIO_Mode_OUT
;

133 
G
.
GPIO_OTy³
 = 
GPIO_OTy³_PP
;

134 
G
.
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
;

135 
G
.
GPIO_S³ed
 = 
GPIO_S³ed_10MHz
;

136 
	`GPIO_In™
(
GPIOA
, &
G
);

138 
G
.
GPIO_Pš
 = 
D©Pš
 | 
ClkPš
;

139 
G
.
GPIO_Mode
 = 
GPIO_Mode_AF
;

140 
	`GPIO_In™
(
GPIOA
, &
G
);

142 
	`GPIO_PšAFCÚfig
(
GPIOA
, 
D©PS
, 
GPIO_AF_0
);

143 
	`GPIO_PšAFCÚfig
(
GPIOA
, 
ClkPS
, 
GPIO_AF_0
);

145 
S
.
SPI_BaudR©eP»sÿËr
 = 
SPI_BaudR©eP»sÿËr_2
;

146 
S
.
SPI_CPHA
 = 
SPI_CPHA_1Edge
;

147 
S
.
SPI_CPOL
 = 
SPI_CPOL_Low
;

148 
S
.
SPI_D©aSize
 = 
SPI_D©aSize_8b
;

149 
S
.
SPI_Fœ¡B™
 = 
SPI_Fœ¡B™_MSB
;

150 
S
.
SPI_Mode
 = 
SPI_Mode_Ma¡”
;

151 
S
.
SPI_NSS
 = 
SPI_NSS_Soá
;

152 
	`SPI_In™
(
SPI1
, &
S
);

153 
	`SPI_Cmd
(
SPI1
, 
ENABLE
);

155 
	`GPIO_Re£tB™s
(
GPIOA
, 
ResPš
);

156 
	`D–ay
(20);

157 
	`GPIO_S‘B™s
(
GPIOA
, 
ResPš
);

158 
	`D–ay
(20);

159 
	`GPIO_Re£tB™s
(
GPIOA
, 
CSPš
);

160 
	`GPIO_S‘B™s
(
GPIOA
, 
BLPš
);

241 
	`SB
(0x01, 
Reg
);

242 
	`SB
(0x11, 
Reg
);

243 
	`D–ay
(20);

245 
	`SB
(0x26, 
Reg
);

246 
	`SB
(0x04, 
D©
);

248 
	`SB
(0xC0, 
Reg
);

249 
	`SB
(0x1F, 
D©
);

251 
	`SB
(0xC1, 
Reg
);

252 
	`SB
(0x00, 
D©
);

254 
	`SB
(0xC2, 
Reg
);

255 
	`SB
(0x00, 
D©
);

256 
	`SB
(0x07, 
D©
);

258 
	`SB
(0xC3, 
Reg
);

259 
	`SB
(0x00, 
D©
);

260 
	`SB
(0x07, 
D©
);

262 
	`SB
(0xC5, 
Reg
);

263 
	`SB
(0x24, 
D©
);

264 
	`SB
(0xC8, 
D©
);

266 
	`SB
(0x38, 
Reg
);

269 
	`SB
(0x3A, 
Reg
);

270 
	`SB
(0x05, 
D©
);

272 
	`SB
(0x36, 
Reg
);

273 
	`SB
(0x08, 
D©
);

275 
	`SB
(0x29, 
Reg
);

277 
	`InvMode
(0);

278 
	`CÌSün
();

279 
	}
}

	@Src/gpio.c

41 
	~"gpio.h
"

62 
	$MX_GPIO_In™
()

65 
GPIO_In™Ty³Def
 
GPIO_In™SŒuù
;

68 
	`__HAL_RCC_GPIOE_CLK_ENABLE
();

69 
	`__HAL_RCC_GPIOC_CLK_ENABLE
();

70 
	`__HAL_RCC_GPIOH_CLK_ENABLE
();

71 
	`__HAL_RCC_GPIOA_CLK_ENABLE
();

72 
	`__HAL_RCC_GPIOB_CLK_ENABLE
();

73 
	`__HAL_RCC_GPIOD_CLK_ENABLE
();

76 
	`HAL_GPIO_Wr™ePš
(
¥i2_cs_´essu»_GPIO_PÜt
, 
¥i2_cs_´essu»_Pš
, 
GPIO_PIN_RESET
);

79 
	`HAL_GPIO_Wr™ePš
(
GPIOA
, 
Ëd0_Pš
|
Ëd1_Pš
|
¥i3_cs_tá_Pš
, 
GPIO_PIN_RESET
);

82 
	`HAL_GPIO_Wr™ePš
(
GPIOD
, 
Ëd_tá_Pš
|
a0_tá_Pš
|
»£t_tá_Pš
, 
GPIO_PIN_RESET
);

85 
GPIO_In™SŒuù
.
Pš
 = 
key1_Pš
|
key0_Pš
;

86 
GPIO_In™SŒuù
.
Mode
 = 
GPIO_MODE_INPUT
;

87 
GPIO_In™SŒuù
.
PuÎ
 = 
GPIO_NOPULL
;

88 
	`HAL_GPIO_In™
(
GPIOE
, &
GPIO_In™SŒuù
);

91 
GPIO_In™SŒuù
.
Pš
 = 
¥i2_cs_´essu»_Pš
;

92 
GPIO_In™SŒuù
.
Mode
 = 
GPIO_MODE_OUTPUT_PP
;

93 
GPIO_In™SŒuù
.
PuÎ
 = 
GPIO_NOPULL
;

94 
GPIO_In™SŒuù
.
S³ed
 = 
GPIO_SPEED_FREQ_LOW
;

95 
	`HAL_GPIO_In™
(
¥i2_cs_´essu»_GPIO_PÜt
, &
GPIO_In™SŒuù
);

98 
GPIO_In™SŒuù
.
Pš
 = 
Ëd0_Pš
|
Ëd1_Pš
|
¥i3_cs_tá_Pš
;

99 
GPIO_In™SŒuù
.
Mode
 = 
GPIO_MODE_OUTPUT_PP
;

100 
GPIO_In™SŒuù
.
PuÎ
 = 
GPIO_NOPULL
;

101 
GPIO_In™SŒuù
.
S³ed
 = 
GPIO_SPEED_FREQ_LOW
;

102 
	`HAL_GPIO_In™
(
GPIOA
, &
GPIO_In™SŒuù
);

105 
GPIO_In™SŒuù
.
Pš
 = 
GPIO_PIN_11
|
GPIO_PIN_12
;

106 
GPIO_In™SŒuù
.
Mode
 = 
GPIO_MODE_AF_PP
;

107 
GPIO_In™SŒuù
.
PuÎ
 = 
GPIO_NOPULL
;

108 
GPIO_In™SŒuù
.
S³ed
 = 
GPIO_SPEED_FREQ_VERY_HIGH
;

109 
GPIO_In™SŒuù
.
AÉ”Ç‹
 = 
GPIO_AF10_OTG_FS
;

110 
	`HAL_GPIO_In™
(
GPIOA
, &
GPIO_In™SŒuù
);

113 
GPIO_In™SŒuù
.
Pš
 = 
Ëd_tá_Pš
|
a0_tá_Pš
|
»£t_tá_Pš
;

114 
GPIO_In™SŒuù
.
Mode
 = 
GPIO_MODE_OUTPUT_PP
;

115 
GPIO_In™SŒuù
.
PuÎ
 = 
GPIO_NOPULL
;

116 
GPIO_In™SŒuù
.
S³ed
 = 
GPIO_SPEED_FREQ_LOW
;

117 
	`HAL_GPIO_In™
(
GPIOD
, &
GPIO_In™SŒuù
);

119 
	}
}

	@Src/i2c.c

41 
	~"i2c.h
"

43 
	~"gpio.h
"

49 
I2C_HªdËTy³Def
 
	ghi2c1
;

52 
	$MX_I2C1_In™
()

55 
hi2c1
.
In¡ªû
 = 
I2C1
;

56 
hi2c1
.
In™
.
ClockS³ed
 = 400000;

57 
hi2c1
.
In™
.
DutyCyþe
 = 
I2C_DUTYCYCLE_2
;

58 
hi2c1
.
In™
.
OwnAdd»ss1
 = 0;

59 
hi2c1
.
In™
.
Add»ssšgMode
 = 
I2C_ADDRESSINGMODE_7BIT
;

60 
hi2c1
.
In™
.
Du®Add»ssMode
 = 
I2C_DUALADDRESS_DISABLE
;

61 
hi2c1
.
In™
.
OwnAdd»ss2
 = 0;

62 
hi2c1
.
In™
.
G’”®C®lMode
 = 
I2C_GENERALCALL_DISABLE
;

63 
hi2c1
.
In™
.
NoSŒ‘chMode
 = 
I2C_NOSTRETCH_DISABLE
;

64 ià(
	`HAL_I2C_In™
(&
hi2c1
è!ð
HAL_OK
)

66 
	`_E¼Ü_HªdËr
(
__FILE__
, 
__LINE__
);

69 
	}
}

71 
	$HAL_I2C_M¥In™
(
I2C_HªdËTy³Def
* 
i2cHªdË
)

74 
GPIO_In™Ty³Def
 
GPIO_In™SŒuù
;

75 if(
i2cHªdË
->
In¡ªû
==
I2C1
)

85 
GPIO_In™SŒuù
.
Pš
 = 
GPIO_PIN_6
|
GPIO_PIN_7
;

86 
GPIO_In™SŒuù
.
Mode
 = 
GPIO_MODE_AF_OD
;

87 
GPIO_In™SŒuù
.
PuÎ
 = 
GPIO_PULLUP
;

88 
GPIO_In™SŒuù
.
S³ed
 = 
GPIO_SPEED_FREQ_VERY_HIGH
;

89 
GPIO_In™SŒuù
.
AÉ”Ç‹
 = 
GPIO_AF4_I2C1
;

90 
	`HAL_GPIO_In™
(
GPIOB
, &
GPIO_In™SŒuù
);

93 
	`__HAL_RCC_I2C1_CLK_ENABLE
();

98 
	}
}

100 
	$HAL_I2C_M¥DeIn™
(
I2C_HªdËTy³Def
* 
i2cHªdË
)

103 if(
i2cHªdË
->
In¡ªû
==
I2C1
)

109 
	`__HAL_RCC_I2C1_CLK_DISABLE
();

115 
	`HAL_GPIO_DeIn™
(
GPIOB
, 
GPIO_PIN_6
|
GPIO_PIN_7
);

121 
	}
}

	@Src/main.c

40 
	~"maš.h
"

41 
	~"¡m32f4xx_h®.h
"

42 
	~"i2c.h
"

43 
	~"¹c.h
"

44 
	~"¥i.h
"

45 
	~"tim.h
"

46 
	~"u§¹.h
"

47 
	~"gpio.h
"

49 
	#DEG_2_8
 256.0

	)

50 
	#DEG_2_23
 8388608.0

	)

51 
	#DEG_2_18
 262144.0

	)

52 
	#DEG_2_5
 32.0

	)

53 
	#DEG_2_17
 131072.0

	)

54 
	#DEG_2_7
 128.0

	)

55 
	#DEG_2_21
 2097152.0

	)

56 
	#DEG_2_15
 32768.0

	)

57 
	#DEG_2_33
 8589934592.0

	)

59 
	#PRESSURE_OVERSAMPLING
 100

	)

67 
Sy¡emClock_CÚfig
();

71 
ušt8_t
 
	$wr™e_by‹
(
ušt8_t
 
d©a
)

74 
ušt8_t
 
d©a_out
;

75 
ušt8_t
 
»ad_d©a
;

78 (
SPI2
->
SR
 & 
SPI_SR_TXE
è=ð
RESET
 );

79 
d©a_out
 = 
d©a
;

80 
SPI2
->
DR
 = 
d©a_out
;

82 (
SPI2
->
SR
 & 
SPI_SR_RXNE
è=ð
RESET
 );

83 
»ad_d©a
 = 
SPI2
->
DR
;

85  
»ad_d©a
;

88 
	}
}

101 
	$maš
()

104 
i
,
j
,
k
;

106 
mes§ge
[256];

107 
time¡amp
[64];

109 
RTC_TimeTy³Def
 
sTime
;

110 
RTC_D©eTy³Def
 
sD©e
;

113 
	`HAL_In™
();

116 
	`Sy¡emClock_CÚfig
();

119 
	`MX_GPIO_In™
();

120 
	`MX_SPI2_In™
();

122 
SPI2
->
CR1
 |ð
SPI_CR1_SPE
;

123 
	`MX_I2C1_In™
();

124 
	`MX_USART1_UART_In™
();

125 
	`MX_SPI3_In™
();

127 
SPI2
->
CR1
 |ð
SPI_CR1_SPE
;

128 
	`MX_RTC_In™
();

129 
	`MX_TIM1_In™
();

130 
	`MX_TIM2_In™
();

131 
	`MX_TIM3_In™
();

132 
	`MX_TIM4_In™
();

133 
	`MX_USART2_UART_In™
();

135 
	`HAL_GPIO_Wr™ePš
(
GPIOA
, 
Ëd0_Pš
, 
GPIO_PIN_RESET
);

136 
	`HAL_GPIO_Wr™ePš
(
Ëd_tá_GPIO_PÜt
, 
Ëd_tá_Pš
, 
GPIO_PIN_SET
);

137 
	`HAL_GPIO_Wr™ePš
(
»£t_tá_GPIO_PÜt
, 
»£t_tá_Pš
, 
GPIO_PIN_SET
);

142 
ušt8_t
 
¥i2_out_d©a_bufãr
[128];

143 
ušt8_t
 
¥i2_š_d©a_bufãr
[128];

145 
ušt8_t
 
d©a_out
;

146 
ušt8_t
 
»ad_d©a
;

153 
¥i2_cs_´essu»_GPIO_PÜt
->
BSRR
 = (
ušt32_t
)(
¥i2_cs_´essu»_Pš
 << 16);

155 
	`wr™e_by‹
( 0x1e);

157 
¥i2_cs_´essu»_GPIO_PÜt
->
BSRR
 = (
ušt32_t
)
¥i2_cs_´essu»_Pš
 ;

158 
	`HAL_D–ay
(3);

161 
ušt16_t
 
£nsÜ_´om
[7];

163 
i
=1; i<7; i++)

167 
¥i2_cs_´essu»_GPIO_PÜt
->
BSRR
 = (
ušt32_t
)(
¥i2_cs_´essu»_Pš
 << 16);

169 
	`wr™e_by‹
Ð0xa0 + (((
ušt8_t
)
i
)<<1));

172 
£nsÜ_´om
[
i
] = 
	`wr™e_by‹
(0x55);

173 
£nsÜ_´om
[
i
] <<= 8;

175 
£nsÜ_´om
[
i
] +ð
	`wr™e_by‹
(0x55);

178 
¥i2_cs_´essu»_GPIO_PÜt
->
BSRR
 = (
ušt32_t
)
¥i2_cs_´essu»_Pš
 ;

182 
ušt32_t
 
´essu»
;

183 
ušt32_t
 
‹m³¿tu»
;

184 
dT
;

185 
aùu®_‹m³¿tu»
;

186 
OFF
;

187 
SENS
;

188 
P
;

190 
	`HAL_D–ay
(1000);

196 
ušt32_t
 
aux_p
 = 0;

198 
i
=0; i<
PRESSURE_OVERSAMPLING
; i++)

203 
¥i2_cs_´essu»_GPIO_PÜt
->
BSRR
 = (
ušt32_t
)(
¥i2_cs_´essu»_Pš
 << 16);

205 
	`wr™e_by‹
(0x44);

207 
¥i2_cs_´essu»_GPIO_PÜt
->
BSRR
 = (
ušt32_t
)
¥i2_cs_´essu»_Pš
 ;

209 
	`HAL_D–ay
(3);

213 
¥i2_cs_´essu»_GPIO_PÜt
->
BSRR
 = (
ušt32_t
)(
¥i2_cs_´essu»_Pš
 << 16);

215 
	`wr™e_by‹
(0x00);

218 
´essu»
 = 
	`wr™e_by‹
(0x55);

219 
´essu»
 <<= 8;

221 
´essu»
 +ð
	`wr™e_by‹
(0x55);

222 
´essu»
 <<= 8;

224 
´essu»
 +ð
	`wr™e_by‹
(0x55);

226 
¥i2_cs_´essu»_GPIO_PÜt
->
BSRR
 = (
ušt32_t
)
¥i2_cs_´essu»_Pš
 ;

228 
aux_p
 +ð
´essu»
;

232 
´essu»
 = 
aux_p
/
PRESSURE_OVERSAMPLING
;

238 
¥i2_cs_´essu»_GPIO_PÜt
->
BSRR
 = (
ušt32_t
)(
¥i2_cs_´essu»_Pš
 << 16);

240 
	`wr™e_by‹
(0x54);

242 
¥i2_cs_´essu»_GPIO_PÜt
->
BSRR
 = (
ušt32_t
)
¥i2_cs_´essu»_Pš
 ;

244 
	`HAL_D–ay
(3);

248 
¥i2_cs_´essu»_GPIO_PÜt
->
BSRR
 = (
ušt32_t
)(
¥i2_cs_´essu»_Pš
 << 16);

250 
	`wr™e_by‹
(0x00);

253 
‹m³¿tu»
 = 
	`wr™e_by‹
(0x55);

254 
‹m³¿tu»
 <<= 8;

256 
‹m³¿tu»
 +ð
	`wr™e_by‹
(0x55);

257 
‹m³¿tu»
 <<= 8;

259 
‹m³¿tu»
 +ð
	`wr™e_by‹
(0x55);

261 
¥i2_cs_´essu»_GPIO_PÜt
->
BSRR
 = (
ušt32_t
)
¥i2_cs_´essu»_Pš
 ;

265 
dT
 = ()
‹m³¿tu»
 - ()
£nsÜ_´om
[5]*
DEG_2_8
;

266 
aùu®_‹m³¿tu»
 = 2000 + (
dT
*(()
£nsÜ_´om
[6]))/
DEG_2_23
;

268 
OFF
 = (()
£nsÜ_´om
[2])*
DEG_2_18
 + ((()£nsÜ_´om[4])*
dT
)/
DEG_2_5
;

269 
SENS
 = (()
£nsÜ_´om
[1])*
DEG_2_17
 + ((()£nsÜ_´om[3])*
dT
)/
DEG_2_7
;

272 
T2
;

273 
SENS2
;

274 
OFF2
;

277 if(
aùu®_‹m³¿tu»
 >= 2000)

279 
T2
 = 0;

280 
SENS2
 = 0;

281 
OFF2
 = 0;

285 
T2
 = 3.0 * 
dT
 * dT / 
DEG_2_33
;

286 
aux_dt
 = (
aùu®_‹m³¿tu»
 - 2000);

287 
OFF2
 = 3.0 * 
aux_dt
 *‡ux_dt / 8.0;

288 
SENS2
 = 7.0 * 
aux_dt
 *‡ux_dt / 8.0;

290 if(
aùu®_‹m³¿tu»
 < -1500)

292 
aux_dt
 = 
aùu®_‹m³¿tu»
 + 1500;

293 
SENS2
 = SENS2 + 3.0 * 
aux_dt
 *‡ux_dt;

297 
aùu®_‹m³¿tu»
 =‡ùu®_‹m³¿tu» - 
T2
;

299 
OFF
 = OFF - 
OFF2
;

300 
SENS
 = SENS - 
SENS2
;

302 
P
 = ((()
´essu»
*
SENS
)/
DEG_2_21
 - 
OFF
)/
DEG_2_15
;

305 
	`HAL_RTC_G‘Time
(&
h¹c
, &
sTime
, 
RTC_FORMAT_BCD
);

306 
	`HAL_RTC_G‘D©e
(&
h¹c
, &
sD©e
, 
RTC_FORMAT_BCD
);

308 
	`¥rštf
(
time¡amp
, "%02x.%02x.%02x %02x:%02x:%02x ", 
sD©e
.
D©e
, sD©e.
MÚth
, sD©e.
Y—r
, 
sTime
.
Hours
, sTime.
Mšu‹s
, sTime.
SecÚds
);

309 
	`HAL_UART_T¿nsm™
(&
hu¬t1
, 
time¡amp
, 
	`¡¾’
((const *)timestamp), 500);

312 
	`¥rštf
(
mes§ge
, "´es %06dem°%04d\r\n", (
št32_t
)
P
, (št32_t)
aùu®_‹m³¿tu»
);

314 
	`HAL_UART_T¿nsm™
(&
hu¬t1
, 
mes§ge
, 
	`¡¾’
((const *)message), 500);

318 
	`HAL_GPIO_ToggËPš
(
GPIOA
, 
Ëd0_Pš
);

319 
	`HAL_D–ay
(1000);

342 
	}
}

355 
	$Sy¡emClock_CÚfig
()

358 
RCC_OscIn™Ty³Def
 
RCC_OscIn™SŒuù
;

359 
RCC_ClkIn™Ty³Def
 
RCC_ClkIn™SŒuù
;

360 
RCC_P”hCLKIn™Ty³Def
 
P”hClkIn™SŒuù
;

364 
	`__HAL_RCC_PWR_CLK_ENABLE
();

366 
	`__HAL_PWR_VOLTAGESCALING_CONFIG
(
PWR_REGULATOR_VOLTAGE_SCALE1
);

370 
RCC_OscIn™SŒuù
.
OscžÏtÜTy³
 = 
RCC_OSCILLATORTYPE_HSE
|
RCC_OSCILLATORTYPE_LSE
;

371 
RCC_OscIn™SŒuù
.
HSES‹
 = 
RCC_HSE_ON
;

372 
RCC_OscIn™SŒuù
.
LSES‹
 = 
RCC_LSE_ON
;

373 
RCC_OscIn™SŒuù
.
PLL
.
PLLS‹
 = 
RCC_PLL_ON
;

374 
RCC_OscIn™SŒuù
.
PLL
.
PLLSourû
 = 
RCC_PLLSOURCE_HSE
;

375 
RCC_OscIn™SŒuù
.
PLL
.
PLLM
 = 8;

376 
RCC_OscIn™SŒuù
.
PLL
.
PLLN
 = 336;

377 
RCC_OscIn™SŒuù
.
PLL
.
PLLP
 = 
RCC_PLLP_DIV2
;

378 
RCC_OscIn™SŒuù
.
PLL
.
PLLQ
 = 4;

379 ià(
	`HAL_RCC_OscCÚfig
(&
RCC_OscIn™SŒuù
è!ð
HAL_OK
)

381 
	`_E¼Ü_HªdËr
(
__FILE__
, 
__LINE__
);

386 
RCC_ClkIn™SŒuù
.
ClockTy³
 = 
RCC_CLOCKTYPE_HCLK
|
RCC_CLOCKTYPE_SYSCLK


387 |
RCC_CLOCKTYPE_PCLK1
|
RCC_CLOCKTYPE_PCLK2
;

388 
RCC_ClkIn™SŒuù
.
SYSCLKSourû
 = 
RCC_SYSCLKSOURCE_PLLCLK
;

389 
RCC_ClkIn™SŒuù
.
AHBCLKDivid”
 = 
RCC_SYSCLK_DIV1
;

390 
RCC_ClkIn™SŒuù
.
APB1CLKDivid”
 = 
RCC_HCLK_DIV4
;

391 
RCC_ClkIn™SŒuù
.
APB2CLKDivid”
 = 
RCC_HCLK_DIV2
;

393 ià(
	`HAL_RCC_ClockCÚfig
(&
RCC_ClkIn™SŒuù
, 
FLASH_LATENCY_5
è!ð
HAL_OK
)

395 
	`_E¼Ü_HªdËr
(
__FILE__
, 
__LINE__
);

398 
P”hClkIn™SŒuù
.
P”hClockS–eùiÚ
 = 
RCC_PERIPHCLK_RTC
;

399 
P”hClkIn™SŒuù
.
RTCClockS–eùiÚ
 = 
RCC_RTCCLKSOURCE_LSE
;

400 ià(
	`HAL_RCCEx_P”hCLKCÚfig
(&
P”hClkIn™SŒuù
è!ð
HAL_OK
)

402 
	`_E¼Ü_HªdËr
(
__FILE__
, 
__LINE__
);

407 
	`HAL_SYSTICK_CÚfig
(
	`HAL_RCC_G‘HCLKF»q
()/1000);

411 
	`HAL_SYSTICK_CLKSourûCÚfig
(
SYSTICK_CLKSOURCE_HCLK
);

414 
	`HAL_NVIC_S‘PriÜ™y
(
SysTick_IRQn
, 0, 0);

415 
	}
}

427 
	$_E¼Ü_HªdËr
(*
fže
, 
lše
)

435 
	}
}

437 #ifdeà 
USE_FULL_ASSERT


445 
	$as£¹_çžed
(
ušt8_t
* 
fže
, 
ušt32_t
 
lše
)

451 
	}
}

	@Src/rtc.c

41 
	~"¹c.h
"

47 
RTC_HªdËTy³Def
 
	gh¹c
;

50 
	$MX_RTC_In™
()

53 
RTC_TimeTy³Def
 
sTime
;

54 
RTC_D©eTy³Def
 
sD©e
;

58 
h¹c
.
In¡ªû
 = 
RTC
;

59 
h¹c
.
In™
.
HourFÜm©
 = 
RTC_HOURFORMAT_24
;

60 
h¹c
.
In™
.
AsynchP»div
 = 127;

61 
h¹c
.
In™
.
SynchP»div
 = 255;

62 
h¹c
.
In™
.
OutPut
 = 
RTC_OUTPUT_DISABLE
;

63 
h¹c
.
In™
.
OutPutPÞ¬™y
 = 
RTC_OUTPUT_POLARITY_HIGH
;

64 
h¹c
.
In™
.
OutPutTy³
 = 
RTC_OUTPUT_TYPE_OPENDRAIN
;

65 ià(
	`HAL_RTC_In™
(&
h¹c
è!ð
HAL_OK
)

67 
	`_E¼Ü_HªdËr
(
__FILE__
, 
__LINE__
);

93 
	}
}

95 
	$HAL_RTC_M¥In™
(
RTC_HªdËTy³Def
* 
¹cHªdË
)

98 if(
¹cHªdË
->
In¡ªû
==
RTC
)

104 
	`__HAL_RCC_RTC_ENABLE
();

109 
	}
}

111 
	$HAL_RTC_M¥DeIn™
(
RTC_HªdËTy³Def
* 
¹cHªdË
)

114 if(
¹cHªdË
->
In¡ªû
==
RTC
)

120 
	`__HAL_RCC_RTC_DISABLE
();

125 
	}
}

	@Src/spi.c

41 
	~"¥i.h
"

43 
	~"gpio.h
"

49 
SPI_HªdËTy³Def
 
	gh¥i2
;

50 
SPI_HªdËTy³Def
 
	gh¥i3
;

53 
	$MX_SPI2_In™
()

56 
h¥i2
.
In¡ªû
 = 
SPI2
;

57 
h¥i2
.
In™
.
Mode
 = 
SPI_MODE_MASTER
;

58 
h¥i2
.
In™
.
DœeùiÚ
 = 
SPI_DIRECTION_2LINES
;

59 
h¥i2
.
In™
.
D©aSize
 = 
SPI_DATASIZE_8BIT
;

60 
h¥i2
.
In™
.
CLKPÞ¬™y
 = 
SPI_POLARITY_LOW
;

61 
h¥i2
.
In™
.
CLKPha£
 = 
SPI_PHASE_1EDGE
;

62 
h¥i2
.
In™
.
NSS
 = 
SPI_NSS_SOFT
;

63 
h¥i2
.
In™
.
BaudR©eP»sÿËr
 = 
SPI_BAUDRATEPRESCALER_16
;

64 
h¥i2
.
In™
.
Fœ¡B™
 = 
SPI_FIRSTBIT_MSB
;

65 
h¥i2
.
In™
.
TIMode
 = 
SPI_TIMODE_DISABLE
;

66 
h¥i2
.
In™
.
CRCC®cuÏtiÚ
 = 
SPI_CRCCALCULATION_DISABLE
;

67 
h¥i2
.
In™
.
CRCPÞynomŸl
 = 10;

68 ià(
	`HAL_SPI_In™
(&
h¥i2
è!ð
HAL_OK
)

70 
	`_E¼Ü_HªdËr
(
__FILE__
, 
__LINE__
);

73 
	}
}

75 
	$MX_SPI3_In™
()

78 
h¥i3
.
In¡ªû
 = 
SPI3
;

79 
h¥i3
.
In™
.
Mode
 = 
SPI_MODE_MASTER
;

80 
h¥i3
.
In™
.
DœeùiÚ
 = 
SPI_DIRECTION_2LINES
;

81 
h¥i3
.
In™
.
D©aSize
 = 
SPI_DATASIZE_8BIT
;

82 
h¥i3
.
In™
.
CLKPÞ¬™y
 = 
SPI_POLARITY_LOW
;

83 
h¥i3
.
In™
.
CLKPha£
 = 
SPI_PHASE_1EDGE
;

84 
h¥i3
.
In™
.
NSS
 = 
SPI_NSS_SOFT
;

85 
h¥i3
.
In™
.
BaudR©eP»sÿËr
 = 
SPI_BAUDRATEPRESCALER_16
;

86 
h¥i3
.
In™
.
Fœ¡B™
 = 
SPI_FIRSTBIT_MSB
;

87 
h¥i3
.
In™
.
TIMode
 = 
SPI_TIMODE_DISABLE
;

88 
h¥i3
.
In™
.
CRCC®cuÏtiÚ
 = 
SPI_CRCCALCULATION_DISABLE
;

89 
h¥i3
.
In™
.
CRCPÞynomŸl
 = 10;

90 ià(
	`HAL_SPI_In™
(&
h¥i3
è!ð
HAL_OK
)

92 
	`_E¼Ü_HªdËr
(
__FILE__
, 
__LINE__
);

95 
	}
}

97 
	$HAL_SPI_M¥In™
(
SPI_HªdËTy³Def
* 
¥iHªdË
)

100 
GPIO_In™Ty³Def
 
GPIO_In™SŒuù
;

101 if(
¥iHªdË
->
In¡ªû
==
SPI2
)

107 
	`__HAL_RCC_SPI2_CLK_ENABLE
();

114 
GPIO_In™SŒuù
.
Pš
 = 
GPIO_PIN_2
|
GPIO_PIN_3
;

115 
GPIO_In™SŒuù
.
Mode
 = 
GPIO_MODE_AF_PP
;

116 
GPIO_In™SŒuù
.
PuÎ
 = 
GPIO_NOPULL
;

117 
GPIO_In™SŒuù
.
S³ed
 = 
GPIO_SPEED_FREQ_VERY_HIGH
;

118 
GPIO_In™SŒuù
.
AÉ”Ç‹
 = 
GPIO_AF5_SPI2
;

119 
	`HAL_GPIO_In™
(
GPIOC
, &
GPIO_In™SŒuù
);

121 
GPIO_In™SŒuù
.
Pš
 = 
GPIO_PIN_10
;

122 
GPIO_In™SŒuù
.
Mode
 = 
GPIO_MODE_AF_PP
;

123 
GPIO_In™SŒuù
.
PuÎ
 = 
GPIO_NOPULL
;

124 
GPIO_In™SŒuù
.
S³ed
 = 
GPIO_SPEED_FREQ_VERY_HIGH
;

125 
GPIO_In™SŒuù
.
AÉ”Ç‹
 = 
GPIO_AF5_SPI2
;

126 
	`HAL_GPIO_In™
(
GPIOB
, &
GPIO_In™SŒuù
);

132 if(
¥iHªdË
->
In¡ªû
==
SPI3
)

138 
	`__HAL_RCC_SPI3_CLK_ENABLE
();

145 
GPIO_In™SŒuù
.
Pš
 = 
GPIO_PIN_10
|
GPIO_PIN_11
|
GPIO_PIN_12
;

146 
GPIO_In™SŒuù
.
Mode
 = 
GPIO_MODE_AF_PP
;

147 
GPIO_In™SŒuù
.
PuÎ
 = 
GPIO_NOPULL
;

148 
GPIO_In™SŒuù
.
S³ed
 = 
GPIO_SPEED_FREQ_VERY_HIGH
;

149 
GPIO_In™SŒuù
.
AÉ”Ç‹
 = 
GPIO_AF6_SPI3
;

150 
	`HAL_GPIO_In™
(
GPIOC
, &
GPIO_In™SŒuù
);

156 
	}
}

158 
	$HAL_SPI_M¥DeIn™
(
SPI_HªdËTy³Def
* 
¥iHªdË
)

161 if(
¥iHªdË
->
In¡ªû
==
SPI2
)

167 
	`__HAL_RCC_SPI2_CLK_DISABLE
();

174 
	`HAL_GPIO_DeIn™
(
GPIOC
, 
GPIO_PIN_2
|
GPIO_PIN_3
);

176 
	`HAL_GPIO_DeIn™
(
GPIOB
, 
GPIO_PIN_10
);

182 if(
¥iHªdË
->
In¡ªû
==
SPI3
)

188 
	`__HAL_RCC_SPI3_CLK_DISABLE
();

195 
	`HAL_GPIO_DeIn™
(
GPIOC
, 
GPIO_PIN_10
|
GPIO_PIN_11
|
GPIO_PIN_12
);

201 
	}
}

	@Src/stm32f4xx_hal_msp.c

40 
	~"¡m32f4xx_h®.h
"

42 
_E¼Ü_HªdËr
(*, );

49 
	$HAL_M¥In™
()

55 
	`__HAL_RCC_SYSCFG_CLK_ENABLE
();

56 
	`__HAL_RCC_PWR_CLK_ENABLE
();

58 
	`HAL_NVIC_S‘PriÜ™yGroupšg
(
NVIC_PRIORITYGROUP_4
);

62 
	`HAL_NVIC_S‘PriÜ™y
(
MemÜyMªagem’t_IRQn
, 0, 0);

64 
	`HAL_NVIC_S‘PriÜ™y
(
BusFauÉ_IRQn
, 0, 0);

66 
	`HAL_NVIC_S‘PriÜ™y
(
U§geFauÉ_IRQn
, 0, 0);

68 
	`HAL_NVIC_S‘PriÜ™y
(
SVC®l_IRQn
, 0, 0);

70 
	`HAL_NVIC_S‘PriÜ™y
(
DebugMÚ™Ü_IRQn
, 0, 0);

72 
	`HAL_NVIC_S‘PriÜ™y
(
P’dSV_IRQn
, 0, 0);

74 
	`HAL_NVIC_S‘PriÜ™y
(
SysTick_IRQn
, 0, 0);

79 
	}
}

	@Src/stm32f4xx_it.c

34 
	~"¡m32f4xx_h®.h
"

35 
	~"¡m32f4xx.h
"

36 
	~"¡m32f4xx_™.h
"

51 
	$NMI_HªdËr
()

59 
	}
}

64 
	$H¬dFauÉ_HªdËr
()

77 
	}
}

82 
	$MemMªage_HªdËr
()

95 
	}
}

100 
	$BusFauÉ_HªdËr
()

113 
	}
}

118 
	$U§geFauÉ_HªdËr
()

131 
	}
}

136 
	$SVC_HªdËr
()

144 
	}
}

149 
	$DebugMÚ_HªdËr
()

157 
	}
}

162 
	$P’dSV_HªdËr
()

170 
	}
}

175 
	$SysTick_HªdËr
()

180 
	`HAL_IncTick
();

181 
	`HAL_SYSTICK_IRQHªdËr
();

185 
	}
}

	@Src/system_stm32f4xx.c

65 
	~"¡m32f4xx.h
"

67 #ià!
defšed
 (
HSE_VALUE
)

68 
	#HSE_VALUE
 ((
ušt32_t
)25000000è

	)

71 #ià!
defšed
 (
HSI_VALUE
)

72 
	#HSI_VALUE
 ((
ušt32_t
)16000000è

	)

93 #ià
defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
)\

94 || 
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
)\

95 || 
defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
è|| defšed(
STM32F412Zx
è|| 
	$defšed
(
STM32F412Vx
)

98 
STM32F412Zx
 || 
STM32F412Vx
 */

100 #ià
	`defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
)\

101 || 
	`defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| 
	$defšed
(
STM32F479xx
)

104 
STM32F479xx
 */

109 
	#VECT_TAB_OFFSET
 0x00

	)

136 
ušt32_t
 
Sy¡emCÜeClock
 = 16000000;

137 cÚ¡ 
ušt8_t
 
AHBP»scTabË
[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9
	}
};

138 cÚ¡ 
ušt8_t
 
	gAPBP»scTabË
[8] = {0, 0, 0, 0, 1, 2, 3, 4};

147 #ià
defšed
 (
DATA_IN_ExtSRAM
è|| defšed (
DATA_IN_ExtSDRAM
)

148 
Sy¡emIn™_ExtMemCŽ
();

166 
	$Sy¡emIn™
()

169 #ià(
__FPU_PRESENT
 =ð1è&& (
__FPU_USED
 == 1)

170 
SCB
->
CPACR
 |= ((3UL << 10*2)|(3UL << 11*2));

174 
RCC
->
CR
 |ð(
ušt32_t
)0x00000001;

177 
RCC
->
CFGR
 = 0x00000000;

180 
RCC
->
CR
 &ð(
ušt32_t
)0xFEF6FFFF;

183 
RCC
->
PLLCFGR
 = 0x24003010;

186 
RCC
->
CR
 &ð(
ušt32_t
)0xFFFBFFFF;

189 
RCC
->
CIR
 = 0x00000000;

191 #ià
	`defšed
 (
DATA_IN_ExtSRAM
è|| defšed (
DATA_IN_ExtSDRAM
)

192 
	`Sy¡emIn™_ExtMemCŽ
();

196 #ifdeà
VECT_TAB_SRAM


197 
SCB
->
VTOR
 = 
SRAM_BASE
 | 
VECT_TAB_OFFSET
;

199 
SCB
->
VTOR
 = 
FLASH_BASE
 | 
VECT_TAB_OFFSET
;

201 
	}
}

239 
	$Sy¡emCÜeClockUpd©e
()

241 
ušt32_t
 
tmp
 = 0, 
¶lvco
 = 0, 
¶Í
 = 2, 
¶lsourû
 = 0, 
¶lm
 = 2;

244 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_SWS
;

246 
tmp
)

249 
Sy¡emCÜeClock
 = 
HSI_VALUE
;

252 
Sy¡emCÜeClock
 = 
HSE_VALUE
;

259 
¶lsourû
 = (
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
) >> 22;

260 
¶lm
 = 
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
;

262 ià(
¶lsourû
 != 0)

265 
¶lvco
 = (
HSE_VALUE
 / 
¶lm
è* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

270 
¶lvco
 = (
HSI_VALUE
 / 
¶lm
è* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

273 
¶Í
 = (((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLP
) >>16) + 1 ) *2;

274 
Sy¡emCÜeClock
 = 
¶lvco
/
¶Í
;

277 
Sy¡emCÜeClock
 = 
HSI_VALUE
;

282 
tmp
 = 
AHBP»scTabË
[((
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
) >> 4)];

284 
Sy¡emCÜeClock
 >>ð
tmp
;

285 
	}
}

287 #ià
defšed
 (
DATA_IN_ExtSRAM
è&& defšed (
DATA_IN_ExtSDRAM
)

288 #ià
defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
)\

289 || 
defšed
(
STM32F469xx
è|| 
	$defšed
(
STM32F479xx
)

298 
	$Sy¡emIn™_ExtMemCŽ
()

300 
__IO
 
ušt32_t
 
tmp
 = 0x00;

302 
ušt32_t
 
tm´eg
 = 0, 
timeout
 = 0xFFFF;

303 
__IO
 
ušt32_t
 
šdex
;

306 
RCC
->
AHB1ENR
 |= 0x000001F8;

309 
tmp
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOCEN
);

312 
GPIOD
->
AFR
[0] = 0x00CCC0CC;

313 
GPIOD
->
AFR
[1] = 0xCCCCCCCC;

315 
GPIOD
->
MODER
 = 0xAAAA0A8A;

317 
GPIOD
->
OSPEEDR
 = 0xFFFF0FCF;

319 
GPIOD
->
OTYPER
 = 0x00000000;

321 
GPIOD
->
PUPDR
 = 0x00000000;

324 
GPIOE
->
AFR
[0] = 0xC00CC0CC;

325 
GPIOE
->
AFR
[1] = 0xCCCCCCCC;

327 
GPIOE
->
MODER
 = 0xAAAA828A;

329 
GPIOE
->
OSPEEDR
 = 0xFFFFC3CF;

331 
GPIOE
->
OTYPER
 = 0x00000000;

333 
GPIOE
->
PUPDR
 = 0x00000000;

336 
GPIOF
->
AFR
[0] = 0xCCCCCCCC;

337 
GPIOF
->
AFR
[1] = 0xCCCCCCCC;

339 
GPIOF
->
MODER
 = 0xAA800AAA;

341 
GPIOF
->
OSPEEDR
 = 0xAA800AAA;

343 
GPIOF
->
OTYPER
 = 0x00000000;

345 
GPIOF
->
PUPDR
 = 0x00000000;

348 
GPIOG
->
AFR
[0] = 0xCCCCCCCC;

349 
GPIOG
->
AFR
[1] = 0xCCCCCCCC;

351 
GPIOG
->
MODER
 = 0xAAAAAAAA;

353 
GPIOG
->
OSPEEDR
 = 0xAAAAAAAA;

355 
GPIOG
->
OTYPER
 = 0x00000000;

357 
GPIOG
->
PUPDR
 = 0x00000000;

360 
GPIOH
->
AFR
[0] = 0x00C0CC00;

361 
GPIOH
->
AFR
[1] = 0xCCCCCCCC;

363 
GPIOH
->
MODER
 = 0xAAAA08A0;

365 
GPIOH
->
OSPEEDR
 = 0xAAAA08A0;

367 
GPIOH
->
OTYPER
 = 0x00000000;

369 
GPIOH
->
PUPDR
 = 0x00000000;

372 
GPIOI
->
AFR
[0] = 0xCCCCCCCC;

373 
GPIOI
->
AFR
[1] = 0x00000CC0;

375 
GPIOI
->
MODER
 = 0x0028AAAA;

377 
GPIOI
->
OSPEEDR
 = 0x0028AAAA;

379 
GPIOI
->
OTYPER
 = 0x00000000;

381 
GPIOI
->
PUPDR
 = 0x00000000;

385 
RCC
->
AHB3ENR
 |= 0x00000001;

387 
tmp
 = 
	`READ_BIT
(
RCC
->
AHB3ENR
, 
RCC_AHB3ENR_FMCEN
);

389 
FMC_Bªk5_6
->
SDCR
[0] = 0x000019E4;

390 
FMC_Bªk5_6
->
SDTR
[0] = 0x01115351;

394 
FMC_Bªk5_6
->
SDCMR
 = 0x00000011;

395 
tm´eg
 = 
FMC_Bªk5_6
->
SDSR
 & 0x00000020;

396 (
tm´eg
 !ð0è&& (
timeout
-- > 0))

398 
tm´eg
 = 
FMC_Bªk5_6
->
SDSR
 & 0x00000020;

402 
šdex
 = 0; index<1000; index++);

405 
FMC_Bªk5_6
->
SDCMR
 = 0x00000012;

406 
timeout
 = 0xFFFF;

407 (
tm´eg
 !ð0è&& (
timeout
-- > 0))

409 
tm´eg
 = 
FMC_Bªk5_6
->
SDSR
 & 0x00000020;

413 
FMC_Bªk5_6
->
SDCMR
 = 0x00000073;

414 
timeout
 = 0xFFFF;

415 (
tm´eg
 !ð0è&& (
timeout
-- > 0))

417 
tm´eg
 = 
FMC_Bªk5_6
->
SDSR
 & 0x00000020;

421 
FMC_Bªk5_6
->
SDCMR
 = 0x00046014;

422 
timeout
 = 0xFFFF;

423 (
tm´eg
 !ð0è&& (
timeout
-- > 0))

425 
tm´eg
 = 
FMC_Bªk5_6
->
SDSR
 & 0x00000020;

429 
tm´eg
 = 
FMC_Bªk5_6
->
SDRTR
;

430 
FMC_Bªk5_6
->
SDRTR
 = (
tm´eg
 | (0x0000027C<<1));

433 
tm´eg
 = 
FMC_Bªk5_6
->
SDCR
[0];

434 
FMC_Bªk5_6
->
SDCR
[0] = (
tm´eg
 & 0xFFFFFDFF);

436 #ià
	`defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
)

438 
FMC_Bªk1
->
BTCR
[2] = 0x00001011;

439 
FMC_Bªk1
->
BTCR
[3] = 0x00000201;

440 
FMC_Bªk1E
->
BWTR
[2] = 0x0fffffff;

442 #ià
	`defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

444 
FMC_Bªk1
->
BTCR
[2] = 0x00001091;

445 
FMC_Bªk1
->
BTCR
[3] = 0x00110212;

446 
FMC_Bªk1E
->
BWTR
[2] = 0x0fffffff;

449 ()(
tmp
);

450 
	}
}

452 #–ià
defšed
 (
DATA_IN_ExtSRAM
è|| defšed (
DATA_IN_ExtSDRAM
)

461 
	$Sy¡emIn™_ExtMemCŽ
()

463 
__IO
 
ušt32_t
 
tmp
 = 0x00;

464 #ià
	`defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
)\

465 || 
	`defšed
(
STM32F446xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

466 #ià
	`defšed
 (
DATA_IN_ExtSDRAM
)

467 
ušt32_t
 
tm´eg
 = 0, 
timeout
 = 0xFFFF;

468 
__IO
 
ušt32_t
 
šdex
;

470 #ià
	`defšed
(
STM32F446xx
)

473 
RCC
->
AHB1ENR
 |= 0x0000007D;

477 
RCC
->
AHB1ENR
 |= 0x000001F8;

480 
tmp
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOCEN
);

482 #ià
	`defšed
(
STM32F446xx
)

484 
GPIOA
->
AFR
[0] |= 0xC0000000;

485 
GPIOA
->
AFR
[1] |= 0x00000000;

487 
GPIOA
->
MODER
 |= 0x00008000;

489 
GPIOA
->
OSPEEDR
 |= 0x00008000;

491 
GPIOA
->
OTYPER
 |= 0x00000000;

493 
GPIOA
->
PUPDR
 |= 0x00000000;

496 
GPIOC
->
AFR
[0] |= 0x00CC0000;

497 
GPIOC
->
AFR
[1] |= 0x00000000;

499 
GPIOC
->
MODER
 |= 0x00000A00;

501 
GPIOC
->
OSPEEDR
 |= 0x00000A00;

503 
GPIOC
->
OTYPER
 |= 0x00000000;

505 
GPIOC
->
PUPDR
 |= 0x00000000;

509 
GPIOD
->
AFR
[0] = 0x000000CC;

510 
GPIOD
->
AFR
[1] = 0xCC000CCC;

512 
GPIOD
->
MODER
 = 0xA02A000A;

514 
GPIOD
->
OSPEEDR
 = 0xA02A000A;

516 
GPIOD
->
OTYPER
 = 0x00000000;

518 
GPIOD
->
PUPDR
 = 0x00000000;

521 
GPIOE
->
AFR
[0] = 0xC00000CC;

522 
GPIOE
->
AFR
[1] = 0xCCCCCCCC;

524 
GPIOE
->
MODER
 = 0xAAAA800A;

526 
GPIOE
->
OSPEEDR
 = 0xAAAA800A;

528 
GPIOE
->
OTYPER
 = 0x00000000;

530 
GPIOE
->
PUPDR
 = 0x00000000;

533 
GPIOF
->
AFR
[0] = 0xCCCCCCCC;

534 
GPIOF
->
AFR
[1] = 0xCCCCCCCC;

536 
GPIOF
->
MODER
 = 0xAA800AAA;

538 
GPIOF
->
OSPEEDR
 = 0xAA800AAA;

540 
GPIOF
->
OTYPER
 = 0x00000000;

542 
GPIOF
->
PUPDR
 = 0x00000000;

545 
GPIOG
->
AFR
[0] = 0xCCCCCCCC;

546 
GPIOG
->
AFR
[1] = 0xCCCCCCCC;

548 
GPIOG
->
MODER
 = 0xAAAAAAAA;

550 
GPIOG
->
OSPEEDR
 = 0xAAAAAAAA;

552 
GPIOG
->
OTYPER
 = 0x00000000;

554 
GPIOG
->
PUPDR
 = 0x00000000;

556 #ià
	`defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
)\

557 || 
	`defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

559 
GPIOH
->
AFR
[0] = 0x00C0CC00;

560 
GPIOH
->
AFR
[1] = 0xCCCCCCCC;

562 
GPIOH
->
MODER
 = 0xAAAA08A0;

564 
GPIOH
->
OSPEEDR
 = 0xAAAA08A0;

566 
GPIOH
->
OTYPER
 = 0x00000000;

568 
GPIOH
->
PUPDR
 = 0x00000000;

571 
GPIOI
->
AFR
[0] = 0xCCCCCCCC;

572 
GPIOI
->
AFR
[1] = 0x00000CC0;

574 
GPIOI
->
MODER
 = 0x0028AAAA;

576 
GPIOI
->
OSPEEDR
 = 0x0028AAAA;

578 
GPIOI
->
OTYPER
 = 0x00000000;

580 
GPIOI
->
PUPDR
 = 0x00000000;

585 
RCC
->
AHB3ENR
 |= 0x00000001;

587 
tmp
 = 
	`READ_BIT
(
RCC
->
AHB3ENR
, 
RCC_AHB3ENR_FMCEN
);

590 #ià
	`defšed
(
STM32F446xx
)

591 
FMC_Bªk5_6
->
SDCR
[0] = 0x00001954;

593 
FMC_Bªk5_6
->
SDCR
[0] = 0x000019E4;

595 
FMC_Bªk5_6
->
SDTR
[0] = 0x01115351;

599 
FMC_Bªk5_6
->
SDCMR
 = 0x00000011;

600 
tm´eg
 = 
FMC_Bªk5_6
->
SDSR
 & 0x00000020;

601 (
tm´eg
 !ð0è&& (
timeout
-- > 0))

603 
tm´eg
 = 
FMC_Bªk5_6
->
SDSR
 & 0x00000020;

607 
šdex
 = 0; index<1000; index++);

610 
FMC_Bªk5_6
->
SDCMR
 = 0x00000012;

611 
timeout
 = 0xFFFF;

612 (
tm´eg
 !ð0è&& (
timeout
-- > 0))

614 
tm´eg
 = 
FMC_Bªk5_6
->
SDSR
 & 0x00000020;

618 #ià
	`defšed
(
STM32F446xx
)

619 
FMC_Bªk5_6
->
SDCMR
 = 0x000000F3;

621 
FMC_Bªk5_6
->
SDCMR
 = 0x00000073;

623 
timeout
 = 0xFFFF;

624 (
tm´eg
 !ð0è&& (
timeout
-- > 0))

626 
tm´eg
 = 
FMC_Bªk5_6
->
SDSR
 & 0x00000020;

630 #ià
	`defšed
(
STM32F446xx
)

631 
FMC_Bªk5_6
->
SDCMR
 = 0x00044014;

633 
FMC_Bªk5_6
->
SDCMR
 = 0x00046014;

635 
timeout
 = 0xFFFF;

636 (
tm´eg
 !ð0è&& (
timeout
-- > 0))

638 
tm´eg
 = 
FMC_Bªk5_6
->
SDSR
 & 0x00000020;

642 
tm´eg
 = 
FMC_Bªk5_6
->
SDRTR
;

643 #ià
	`defšed
(
STM32F446xx
)

644 
FMC_Bªk5_6
->
SDRTR
 = (
tm´eg
 | (0x0000050C<<1));

646 
FMC_Bªk5_6
->
SDRTR
 = (
tm´eg
 | (0x0000027C<<1));

650 
tm´eg
 = 
FMC_Bªk5_6
->
SDCR
[0];

651 
FMC_Bªk5_6
->
SDCR
[0] = (
tm´eg
 & 0xFFFFFDFF);

655 #ià
	`defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
è|| defšed(
STM32F417xx
)\

656 || 
	`defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
)\

657 || 
	`defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
è|| defšed(
STM32F412Zx
è|| defšed(
STM32F412Vx
)

659 #ià
	`defšed
(
DATA_IN_ExtSRAM
)

662 
RCC
->
AHB1ENR
 |= 0x00000078;

664 
tmp
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIODEN
);

667 
GPIOD
->
AFR
[0] = 0x00CCC0CC;

668 
GPIOD
->
AFR
[1] = 0xCCCCCCCC;

670 
GPIOD
->
MODER
 = 0xAAAA0A8A;

672 
GPIOD
->
OSPEEDR
 = 0xFFFF0FCF;

674 
GPIOD
->
OTYPER
 = 0x00000000;

676 
GPIOD
->
PUPDR
 = 0x00000000;

679 
GPIOE
->
AFR
[0] = 0xC00CC0CC;

680 
GPIOE
->
AFR
[1] = 0xCCCCCCCC;

682 
GPIOE
->
MODER
 = 0xAAAA828A;

684 
GPIOE
->
OSPEEDR
 = 0xFFFFC3CF;

686 
GPIOE
->
OTYPER
 = 0x00000000;

688 
GPIOE
->
PUPDR
 = 0x00000000;

691 
GPIOF
->
AFR
[0] = 0x00CCCCCC;

692 
GPIOF
->
AFR
[1] = 0xCCCC0000;

694 
GPIOF
->
MODER
 = 0xAA000AAA;

696 
GPIOF
->
OSPEEDR
 = 0xFF000FFF;

698 
GPIOF
->
OTYPER
 = 0x00000000;

700 
GPIOF
->
PUPDR
 = 0x00000000;

703 
GPIOG
->
AFR
[0] = 0x00CCCCCC;

704 
GPIOG
->
AFR
[1] = 0x000000C0;

706 
GPIOG
->
MODER
 = 0x00085AAA;

708 
GPIOG
->
OSPEEDR
 = 0x000CAFFF;

710 
GPIOG
->
OTYPER
 = 0x00000000;

712 
GPIOG
->
PUPDR
 = 0x00000000;

716 
RCC
->
AHB3ENR
 |= 0x00000001;

718 #ià
	`defšed
(
STM32F427xx
è|| defšed(
STM32F437xx
è|| defšed(
STM32F429xx
è|| defšed(
STM32F439xx
)

720 
tmp
 = 
	`READ_BIT
(
RCC
->
AHB3ENR
, 
RCC_AHB3ENR_FMCEN
);

722 
FMC_Bªk1
->
BTCR
[2] = 0x00001011;

723 
FMC_Bªk1
->
BTCR
[3] = 0x00000201;

724 
FMC_Bªk1E
->
BWTR
[2] = 0x0fffffff;

726 #ià
	`defšed
(
STM32F469xx
è|| defšed(
STM32F479xx
)

728 
tmp
 = 
	`READ_BIT
(
RCC
->
AHB3ENR
, 
RCC_AHB3ENR_FMCEN
);

730 
FMC_Bªk1
->
BTCR
[2] = 0x00001091;

731 
FMC_Bªk1
->
BTCR
[3] = 0x00110212;

732 
FMC_Bªk1E
->
BWTR
[2] = 0x0fffffff;

734 #ià
	`defšed
(
STM32F405xx
è|| defšed(
STM32F415xx
è|| defšed(
STM32F407xx
)|| defšed(
STM32F417xx
)\

735 || 
	`defšed
(
STM32F412Zx
è|| defšed(
STM32F412Vx
)

737 
tmp
 = 
	`READ_BIT
(
RCC
->
AHB3ENR
, 
RCC_AHB3ENR_FSMCEN
);

739 
FSMC_Bªk1
->
BTCR
[2] = 0x00001011;

740 
FSMC_Bªk1
->
BTCR
[3] = 0x00000201;

741 
FSMC_Bªk1E
->
BWTR
[2] = 0x0FFFFFFF;

746 
STM32F429xx
 || 
STM32F439xx
 || 
STM32F469xx
 || 
STM32F479xx
 || 
STM32F412Zx
 || 
STM32F412Vx
 */

747 ()(
tmp
);

748 
	}
}

	@Src/tim.c

41 
	~"tim.h
"

47 
TIM_HªdËTy³Def
 
	ghtim1
;

48 
TIM_HªdËTy³Def
 
	ghtim2
;

49 
TIM_HªdËTy³Def
 
	ghtim3
;

50 
TIM_HªdËTy³Def
 
	ghtim4
;

53 
	$MX_TIM1_In™
()

55 
TIM_Ma¡”CÚfigTy³Def
 
sMa¡”CÚfig
;

56 
TIM_OC_In™Ty³Def
 
sCÚfigOC
;

57 
TIM_B»akD—dTimeCÚfigTy³Def
 
sB»akD—dTimeCÚfig
;

59 
htim1
.
In¡ªû
 = 
TIM1
;

60 
htim1
.
In™
.
P»sÿËr
 = 0;

61 
htim1
.
In™
.
CouÁ”Mode
 = 
TIM_COUNTERMODE_UP
;

62 
htim1
.
In™
.
P”iod
 = 0;

63 
htim1
.
In™
.
ClockDivisiÚ
 = 
TIM_CLOCKDIVISION_DIV1
;

64 
htim1
.
In™
.
R•‘™iÚCouÁ”
 = 0;

65 ià(
	`HAL_TIM_PWM_In™
(&
htim1
è!ð
HAL_OK
)

67 
	`_E¼Ü_HªdËr
(
__FILE__
, 
__LINE__
);

70 
sMa¡”CÚfig
.
Ma¡”OuutTrigg”
 = 
TIM_TRGO_RESET
;

71 
sMa¡”CÚfig
.
Ma¡”SÏveMode
 = 
TIM_MASTERSLAVEMODE_DISABLE
;

72 ià(
	`HAL_TIMEx_Ma¡”CÚfigSynchrÚiz©iÚ
(&
htim1
, &
sMa¡”CÚfig
è!ð
HAL_OK
)

74 
	`_E¼Ü_HªdËr
(
__FILE__
, 
__LINE__
);

77 
sCÚfigOC
.
OCMode
 = 
TIM_OCMODE_PWM1
;

78 
sCÚfigOC
.
Pul£
 = 0;

79 
sCÚfigOC
.
OCPÞ¬™y
 = 
TIM_OCPOLARITY_HIGH
;

80 
sCÚfigOC
.
OCNPÞ¬™y
 = 
TIM_OCNPOLARITY_HIGH
;

81 
sCÚfigOC
.
OCFa¡Mode
 = 
TIM_OCFAST_DISABLE
;

82 
sCÚfigOC
.
OCIdËS‹
 = 
TIM_OCIDLESTATE_RESET
;

83 
sCÚfigOC
.
OCNIdËS‹
 = 
TIM_OCNIDLESTATE_RESET
;

84 ià(
	`HAL_TIM_PWM_CÚfigChªÃl
(&
htim1
, &
sCÚfigOC
, 
TIM_CHANNEL_1
è!ð
HAL_OK
)

86 
	`_E¼Ü_HªdËr
(
__FILE__
, 
__LINE__
);

89 ià(
	`HAL_TIM_PWM_CÚfigChªÃl
(&
htim1
, &
sCÚfigOC
, 
TIM_CHANNEL_2
è!ð
HAL_OK
)

91 
	`_E¼Ü_HªdËr
(
__FILE__
, 
__LINE__
);

94 ià(
	`HAL_TIM_PWM_CÚfigChªÃl
(&
htim1
, &
sCÚfigOC
, 
TIM_CHANNEL_3
è!ð
HAL_OK
)

96 
	`_E¼Ü_HªdËr
(
__FILE__
, 
__LINE__
);

99 
sB»akD—dTimeCÚfig
.
OffS‹RunMode
 = 
TIM_OSSR_DISABLE
;

100 
sB»akD—dTimeCÚfig
.
OffS‹IDLEMode
 = 
TIM_OSSI_DISABLE
;

101 
sB»akD—dTimeCÚfig
.
LockLev–
 = 
TIM_LOCKLEVEL_OFF
;

102 
sB»akD—dTimeCÚfig
.
D—dTime
 = 0;

103 
sB»akD—dTimeCÚfig
.
B»akS‹
 = 
TIM_BREAK_DISABLE
;

104 
sB»akD—dTimeCÚfig
.
B»akPÞ¬™y
 = 
TIM_BREAKPOLARITY_HIGH
;

105 
sB»akD—dTimeCÚfig
.
Autom©icOuut
 = 
TIM_AUTOMATICOUTPUT_DISABLE
;

106 ià(
	`HAL_TIMEx_CÚfigB»akD—dTime
(&
htim1
, &
sB»akD—dTimeCÚfig
è!ð
HAL_OK
)

108 
	`_E¼Ü_HªdËr
(
__FILE__
, 
__LINE__
);

111 
	`HAL_TIM_M¥Po¡In™
(&
htim1
);

113 
	}
}

115 
	$MX_TIM2_In™
()

117 
TIM_Ma¡”CÚfigTy³Def
 
sMa¡”CÚfig
;

118 
TIM_OC_In™Ty³Def
 
sCÚfigOC
;

120 
htim2
.
In¡ªû
 = 
TIM2
;

121 
htim2
.
In™
.
P»sÿËr
 = 0;

122 
htim2
.
In™
.
CouÁ”Mode
 = 
TIM_COUNTERMODE_UP
;

123 
htim2
.
In™
.
P”iod
 = 0;

124 
htim2
.
In™
.
ClockDivisiÚ
 = 
TIM_CLOCKDIVISION_DIV1
;

125 ià(
	`HAL_TIM_PWM_In™
(&
htim2
è!ð
HAL_OK
)

127 
	`_E¼Ü_HªdËr
(
__FILE__
, 
__LINE__
);

130 
sMa¡”CÚfig
.
Ma¡”OuutTrigg”
 = 
TIM_TRGO_RESET
;

131 
sMa¡”CÚfig
.
Ma¡”SÏveMode
 = 
TIM_MASTERSLAVEMODE_DISABLE
;

132 ià(
	`HAL_TIMEx_Ma¡”CÚfigSynchrÚiz©iÚ
(&
htim2
, &
sMa¡”CÚfig
è!ð
HAL_OK
)

134 
	`_E¼Ü_HªdËr
(
__FILE__
, 
__LINE__
);

137 
sCÚfigOC
.
OCMode
 = 
TIM_OCMODE_PWM1
;

138 
sCÚfigOC
.
Pul£
 = 0;

139 
sCÚfigOC
.
OCPÞ¬™y
 = 
TIM_OCPOLARITY_HIGH
;

140 
sCÚfigOC
.
OCFa¡Mode
 = 
TIM_OCFAST_DISABLE
;

141 ià(
	`HAL_TIM_PWM_CÚfigChªÃl
(&
htim2
, &
sCÚfigOC
, 
TIM_CHANNEL_1
è!ð
HAL_OK
)

143 
	`_E¼Ü_HªdËr
(
__FILE__
, 
__LINE__
);

146 ià(
	`HAL_TIM_PWM_CÚfigChªÃl
(&
htim2
, &
sCÚfigOC
, 
TIM_CHANNEL_2
è!ð
HAL_OK
)

148 
	`_E¼Ü_HªdËr
(
__FILE__
, 
__LINE__
);

151 
	`HAL_TIM_M¥Po¡In™
(&
htim2
);

153 
	}
}

155 
	$MX_TIM3_In™
()

157 
TIM_ClockCÚfigTy³Def
 
sClockSourûCÚfig
;

158 
TIM_Ma¡”CÚfigTy³Def
 
sMa¡”CÚfig
;

160 
htim3
.
In¡ªû
 = 
TIM3
;

161 
htim3
.
In™
.
P»sÿËr
 = 0;

162 
htim3
.
In™
.
CouÁ”Mode
 = 
TIM_COUNTERMODE_UP
;

163 
htim3
.
In™
.
P”iod
 = 0;

164 
htim3
.
In™
.
ClockDivisiÚ
 = 
TIM_CLOCKDIVISION_DIV1
;

165 ià(
	`HAL_TIM_Ba£_In™
(&
htim3
è!ð
HAL_OK
)

167 
	`_E¼Ü_HªdËr
(
__FILE__
, 
__LINE__
);

170 
sClockSourûCÚfig
.
ClockSourû
 = 
TIM_CLOCKSOURCE_INTERNAL
;

171 ià(
	`HAL_TIM_CÚfigClockSourû
(&
htim3
, &
sClockSourûCÚfig
è!ð
HAL_OK
)

173 
	`_E¼Ü_HªdËr
(
__FILE__
, 
__LINE__
);

176 
sMa¡”CÚfig
.
Ma¡”OuutTrigg”
 = 
TIM_TRGO_RESET
;

177 
sMa¡”CÚfig
.
Ma¡”SÏveMode
 = 
TIM_MASTERSLAVEMODE_DISABLE
;

178 ià(
	`HAL_TIMEx_Ma¡”CÚfigSynchrÚiz©iÚ
(&
htim3
, &
sMa¡”CÚfig
è!ð
HAL_OK
)

180 
	`_E¼Ü_HªdËr
(
__FILE__
, 
__LINE__
);

183 
	}
}

185 
	$MX_TIM4_In™
()

187 
TIM_ClockCÚfigTy³Def
 
sClockSourûCÚfig
;

188 
TIM_Ma¡”CÚfigTy³Def
 
sMa¡”CÚfig
;

190 
htim4
.
In¡ªû
 = 
TIM4
;

191 
htim4
.
In™
.
P»sÿËr
 = 0;

192 
htim4
.
In™
.
CouÁ”Mode
 = 
TIM_COUNTERMODE_UP
;

193 
htim4
.
In™
.
P”iod
 = 0;

194 
htim4
.
In™
.
ClockDivisiÚ
 = 
TIM_CLOCKDIVISION_DIV1
;

195 ià(
	`HAL_TIM_Ba£_In™
(&
htim4
è!ð
HAL_OK
)

197 
	`_E¼Ü_HªdËr
(
__FILE__
, 
__LINE__
);

200 
sClockSourûCÚfig
.
ClockSourû
 = 
TIM_CLOCKSOURCE_INTERNAL
;

201 ià(
	`HAL_TIM_CÚfigClockSourû
(&
htim4
, &
sClockSourûCÚfig
è!ð
HAL_OK
)

203 
	`_E¼Ü_HªdËr
(
__FILE__
, 
__LINE__
);

206 
sMa¡”CÚfig
.
Ma¡”OuutTrigg”
 = 
TIM_TRGO_RESET
;

207 
sMa¡”CÚfig
.
Ma¡”SÏveMode
 = 
TIM_MASTERSLAVEMODE_DISABLE
;

208 ià(
	`HAL_TIMEx_Ma¡”CÚfigSynchrÚiz©iÚ
(&
htim4
, &
sMa¡”CÚfig
è!ð
HAL_OK
)

210 
	`_E¼Ü_HªdËr
(
__FILE__
, 
__LINE__
);

213 
	}
}

215 
	$HAL_TIM_PWM_M¥In™
(
TIM_HªdËTy³Def
* 
tim_pwmHªdË
)

218 if(
tim_pwmHªdË
->
In¡ªû
==
TIM1
)

224 
	`__HAL_RCC_TIM1_CLK_ENABLE
();

229 if(
tim_pwmHªdË
->
In¡ªû
==
TIM2
)

235 
	`__HAL_RCC_TIM2_CLK_ENABLE
();

240 
	}
}

242 
	$HAL_TIM_Ba£_M¥In™
(
TIM_HªdËTy³Def
* 
tim_ba£HªdË
)

245 if(
tim_ba£HªdË
->
In¡ªû
==
TIM3
)

251 
	`__HAL_RCC_TIM3_CLK_ENABLE
();

256 if(
tim_ba£HªdË
->
In¡ªû
==
TIM4
)

262 
	`__HAL_RCC_TIM4_CLK_ENABLE
();

267 
	}
}

268 
	$HAL_TIM_M¥Po¡In™
(
TIM_HªdËTy³Def
* 
timHªdË
)

271 
GPIO_In™Ty³Def
 
GPIO_In™SŒuù
;

272 if(
timHªdË
->
In¡ªû
==
TIM1
)

282 
GPIO_In™SŒuù
.
Pš
 = 
GPIO_PIN_9
|
GPIO_PIN_11
|
GPIO_PIN_13
;

283 
GPIO_In™SŒuù
.
Mode
 = 
GPIO_MODE_AF_PP
;

284 
GPIO_In™SŒuù
.
PuÎ
 = 
GPIO_NOPULL
;

285 
GPIO_In™SŒuù
.
S³ed
 = 
GPIO_SPEED_FREQ_LOW
;

286 
GPIO_In™SŒuù
.
AÉ”Ç‹
 = 
GPIO_AF1_TIM1
;

287 
	`HAL_GPIO_In™
(
GPIOE
, &
GPIO_In™SŒuù
);

293 if(
timHªdË
->
In¡ªû
==
TIM2
)

303 
GPIO_In™SŒuù
.
Pš
 = 
GPIO_PIN_1
|
GPIO_PIN_5
;

304 
GPIO_In™SŒuù
.
Mode
 = 
GPIO_MODE_AF_PP
;

305 
GPIO_In™SŒuù
.
PuÎ
 = 
GPIO_NOPULL
;

306 
GPIO_In™SŒuù
.
S³ed
 = 
GPIO_SPEED_FREQ_LOW
;

307 
GPIO_In™SŒuù
.
AÉ”Ç‹
 = 
GPIO_AF1_TIM2
;

308 
	`HAL_GPIO_In™
(
GPIOA
, &
GPIO_In™SŒuù
);

315 
	}
}

317 
	$HAL_TIM_PWM_M¥DeIn™
(
TIM_HªdËTy³Def
* 
tim_pwmHªdË
)

320 if(
tim_pwmHªdË
->
In¡ªû
==
TIM1
)

326 
	`__HAL_RCC_TIM1_CLK_DISABLE
();

331 if(
tim_pwmHªdË
->
In¡ªû
==
TIM2
)

337 
	`__HAL_RCC_TIM2_CLK_DISABLE
();

342 
	}
}

344 
	$HAL_TIM_Ba£_M¥DeIn™
(
TIM_HªdËTy³Def
* 
tim_ba£HªdË
)

347 if(
tim_ba£HªdË
->
In¡ªû
==
TIM3
)

353 
	`__HAL_RCC_TIM3_CLK_DISABLE
();

358 if(
tim_ba£HªdË
->
In¡ªû
==
TIM4
)

364 
	`__HAL_RCC_TIM4_CLK_DISABLE
();

369 
	}
}

	@Src/usart.c

41 
	~"u§¹.h
"

43 
	~"gpio.h
"

49 
UART_HªdËTy³Def
 
	ghu¬t1
;

50 
UART_HªdËTy³Def
 
	ghu¬t2
;

54 
	$MX_USART1_UART_In™
()

57 
hu¬t1
.
In¡ªû
 = 
USART1
;

58 
hu¬t1
.
In™
.
BaudR©e
 = 115200;

59 
hu¬t1
.
In™
.
WÜdL’gth
 = 
UART_WORDLENGTH_8B
;

60 
hu¬t1
.
In™
.
StÝB™s
 = 
UART_STOPBITS_1
;

61 
hu¬t1
.
In™
.
P¬™y
 = 
UART_PARITY_NONE
;

62 
hu¬t1
.
In™
.
Mode
 = 
UART_MODE_TX_RX
;

63 
hu¬t1
.
In™
.
HwFlowCŽ
 = 
UART_HWCONTROL_NONE
;

64 
hu¬t1
.
In™
.
Ov”Sam¶šg
 = 
UART_OVERSAMPLING_16
;

65 ià(
	`HAL_UART_In™
(&
hu¬t1
è!ð
HAL_OK
)

67 
	`_E¼Ü_HªdËr
(
__FILE__
, 
__LINE__
);

70 
	}
}

73 
	$MX_USART2_UART_In™
()

76 
hu¬t2
.
In¡ªû
 = 
USART2
;

77 
hu¬t2
.
In™
.
BaudR©e
 = 115200;

78 
hu¬t2
.
In™
.
WÜdL’gth
 = 
UART_WORDLENGTH_8B
;

79 
hu¬t2
.
In™
.
StÝB™s
 = 
UART_STOPBITS_1
;

80 
hu¬t2
.
In™
.
P¬™y
 = 
UART_PARITY_NONE
;

81 
hu¬t2
.
In™
.
Mode
 = 
UART_MODE_TX_RX
;

82 
hu¬t2
.
In™
.
HwFlowCŽ
 = 
UART_HWCONTROL_NONE
;

83 
hu¬t2
.
In™
.
Ov”Sam¶šg
 = 
UART_OVERSAMPLING_16
;

84 ià(
	`HAL_UART_In™
(&
hu¬t2
è!ð
HAL_OK
)

86 
	`_E¼Ü_HªdËr
(
__FILE__
, 
__LINE__
);

89 
	}
}

91 
	$HAL_UART_M¥In™
(
UART_HªdËTy³Def
* 
u¬tHªdË
)

94 
GPIO_In™Ty³Def
 
GPIO_In™SŒuù
;

95 if(
u¬tHªdË
->
In¡ªû
==
USART1
)

101 
	`__HAL_RCC_USART1_CLK_ENABLE
();

107 
GPIO_In™SŒuù
.
Pš
 = 
GPIO_PIN_9
|
GPIO_PIN_10
;

108 
GPIO_In™SŒuù
.
Mode
 = 
GPIO_MODE_AF_PP
;

109 
GPIO_In™SŒuù
.
PuÎ
 = 
GPIO_PULLUP
;

110 
GPIO_In™SŒuù
.
S³ed
 = 
GPIO_SPEED_FREQ_VERY_HIGH
;

111 
GPIO_In™SŒuù
.
AÉ”Ç‹
 = 
GPIO_AF7_USART1
;

112 
	`HAL_GPIO_In™
(
GPIOA
, &
GPIO_In™SŒuù
);

118 if(
u¬tHªdË
->
In¡ªû
==
USART2
)

124 
	`__HAL_RCC_USART2_CLK_ENABLE
();

130 
GPIO_In™SŒuù
.
Pš
 = 
GPIO_PIN_2
|
GPIO_PIN_3
;

131 
GPIO_In™SŒuù
.
Mode
 = 
GPIO_MODE_AF_PP
;

132 
GPIO_In™SŒuù
.
PuÎ
 = 
GPIO_PULLUP
;

133 
GPIO_In™SŒuù
.
S³ed
 = 
GPIO_SPEED_FREQ_VERY_HIGH
;

134 
GPIO_In™SŒuù
.
AÉ”Ç‹
 = 
GPIO_AF7_USART2
;

135 
	`HAL_GPIO_In™
(
GPIOA
, &
GPIO_In™SŒuù
);

141 
	}
}

143 
	$HAL_UART_M¥DeIn™
(
UART_HªdËTy³Def
* 
u¬tHªdË
)

146 if(
u¬tHªdË
->
In¡ªû
==
USART1
)

152 
	`__HAL_RCC_USART1_CLK_DISABLE
();

158 
	`HAL_GPIO_DeIn™
(
GPIOA
, 
GPIO_PIN_9
|
GPIO_PIN_10
);

164 if(
u¬tHªdË
->
In¡ªû
==
USART2
)

170 
	`__HAL_RCC_USART2_CLK_DISABLE
();

176 
	`HAL_GPIO_DeIn™
(
GPIOA
, 
GPIO_PIN_2
|
GPIO_PIN_3
);

182 
	}
}

	@i2c_oled/Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f030x6.h

52 #iâdeà
__STM32F030x6_H


53 
	#__STM32F030x6_H


	)

55 #ifdeà
__ýlu¥lus


65 
	#__CM0_REV
 0

	)

66 
	#__MPU_PRESENT
 0

	)

67 
	#__NVIC_PRIO_BITS
 2

	)

68 
	#__V’dÜ_SysTickCÚfig
 0

	)

87 
NÚMaskabËIÁ_IRQn
 = -14,

88 
H¬dFauÉ_IRQn
 = -13,

89 
SVC_IRQn
 = -5,

90 
P’dSV_IRQn
 = -2,

91 
SysTick_IRQn
 = -1,

94 
WWDG_IRQn
 = 0,

95 
RTC_IRQn
 = 2,

96 
FLASH_IRQn
 = 3,

97 
RCC_IRQn
 = 4,

98 
EXTI0_1_IRQn
 = 5,

99 
EXTI2_3_IRQn
 = 6,

100 
EXTI4_15_IRQn
 = 7,

101 
DMA1_ChªÃl1_IRQn
 = 9,

102 
DMA1_ChªÃl2_3_IRQn
 = 10,

103 
DMA1_ChªÃl4_5_IRQn
 = 11,

104 
ADC1_IRQn
 = 12,

105 
TIM1_BRK_UP_TRG_COM_IRQn
 = 13,

106 
TIM1_CC_IRQn
 = 14,

107 
TIM3_IRQn
 = 16,

108 
TIM14_IRQn
 = 19,

109 
TIM16_IRQn
 = 21,

110 
TIM17_IRQn
 = 22,

111 
I2C1_IRQn
 = 23,

112 
SPI1_IRQn
 = 25,

113 
USART1_IRQn
 = 27

114 } 
	tIRQn_Ty³
;

120 
	~"cÜe_cm0.h
"

121 
	~"sy¡em_¡m32f0xx.h
"

122 
	~<¡dšt.h
>

134 
__IO
 
ušt32_t
 
ISR
;

135 
__IO
 
ušt32_t
 
IER
;

136 
__IO
 
ušt32_t
 
CR
;

137 
__IO
 
ušt32_t
 
CFGR1
;

138 
__IO
 
ušt32_t
 
CFGR2
;

139 
__IO
 
ušt32_t
 
SMPR
;

140 
ušt32_t
 
RESERVED1
;

141 
ušt32_t
 
RESERVED2
;

142 
__IO
 
ušt32_t
 
TR
;

143 
ušt32_t
 
RESERVED3
;

144 
__IO
 
ušt32_t
 
CHSELR
;

145 
ušt32_t
 
RESERVED4
[5];

146 
__IO
 
ušt32_t
 
DR
;

147 } 
	tADC_Ty³Def
;

151 
__IO
 
ušt32_t
 
CCR
;

152 } 
	tADC_CommÚ_Ty³Def
;

160 
__IO
 
ušt32_t
 
DR
;

161 
__IO
 
ušt8_t
 
IDR
;

162 
ušt8_t
 
RESERVED0
;

163 
ušt16_t
 
RESERVED1
;

164 
__IO
 
ušt32_t
 
CR
;

165 
ušt32_t
 
RESERVED2
;

166 
__IO
 
ušt32_t
 
INIT
;

167 
__IO
 
ušt32_t
 
RESERVED3
;

168 } 
	tCRC_Ty³Def
;

176 
__IO
 
ušt32_t
 
IDCODE
;

177 
__IO
 
ušt32_t
 
CR
;

178 
__IO
 
ušt32_t
 
APB1FZ
;

179 
__IO
 
ušt32_t
 
APB2FZ
;

180 }
	tDBGMCU_Ty³Def
;

188 
__IO
 
ušt32_t
 
CCR
;

189 
__IO
 
ušt32_t
 
CNDTR
;

190 
__IO
 
ušt32_t
 
CPAR
;

191 
__IO
 
ušt32_t
 
CMAR
;

192 } 
	tDMA_ChªÃl_Ty³Def
;

196 
__IO
 
ušt32_t
 
ISR
;

197 
__IO
 
ušt32_t
 
IFCR
;

198 } 
	tDMA_Ty³Def
;

206 
__IO
 
ušt32_t
 
IMR
;

207 
__IO
 
ušt32_t
 
EMR
;

208 
__IO
 
ušt32_t
 
RTSR
;

209 
__IO
 
ušt32_t
 
FTSR
;

210 
__IO
 
ušt32_t
 
SWIER
;

211 
__IO
 
ušt32_t
 
PR
;

212 } 
	tEXTI_Ty³Def
;

219 
__IO
 
ušt32_t
 
ACR
;

220 
__IO
 
ušt32_t
 
KEYR
;

221 
__IO
 
ušt32_t
 
OPTKEYR
;

222 
__IO
 
ušt32_t
 
SR
;

223 
__IO
 
ušt32_t
 
CR
;

224 
__IO
 
ušt32_t
 
AR
;

225 
__IO
 
ušt32_t
 
RESERVED
;

226 
__IO
 
ušt32_t
 
OBR
;

227 
__IO
 
ušt32_t
 
WRPR
;

228 } 
	tFLASH_Ty³Def
;

235 
__IO
 
ušt16_t
 
RDP
;

236 
__IO
 
ušt16_t
 
USER
;

237 
__IO
 
ušt16_t
 
DATA0
;

238 
__IO
 
ušt16_t
 
DATA1
;

239 
__IO
 
ušt16_t
 
WRP0
;

240 } 
	tOB_Ty³Def
;

248 
__IO
 
ušt32_t
 
MODER
;

249 
__IO
 
ušt32_t
 
OTYPER
;

250 
__IO
 
ušt32_t
 
OSPEEDR
;

251 
__IO
 
ušt32_t
 
PUPDR
;

252 
__IO
 
ušt32_t
 
IDR
;

253 
__IO
 
ušt32_t
 
ODR
;

254 
__IO
 
ušt32_t
 
BSRR
;

255 
__IO
 
ušt32_t
 
LCKR
;

256 
__IO
 
ušt32_t
 
AFR
[2];

257 
__IO
 
ušt32_t
 
BRR
;

258 } 
	tGPIO_Ty³Def
;

266 
__IO
 
ušt32_t
 
CFGR1
;

267 
ušt32_t
 
RESERVED
;

268 
__IO
 
ušt32_t
 
EXTICR
[4];

269 
__IO
 
ušt32_t
 
CFGR2
;

270 } 
	tSYSCFG_Ty³Def
;

278 
__IO
 
ušt32_t
 
CR1
;

279 
__IO
 
ušt32_t
 
CR2
;

280 
__IO
 
ušt32_t
 
OAR1
;

281 
__IO
 
ušt32_t
 
OAR2
;

282 
__IO
 
ušt32_t
 
TIMINGR
;

283 
__IO
 
ušt32_t
 
TIMEOUTR
;

284 
__IO
 
ušt32_t
 
ISR
;

285 
__IO
 
ušt32_t
 
ICR
;

286 
__IO
 
ušt32_t
 
PECR
;

287 
__IO
 
ušt32_t
 
RXDR
;

288 
__IO
 
ušt32_t
 
TXDR
;

289 } 
	tI2C_Ty³Def
;

297 
__IO
 
ušt32_t
 
KR
;

298 
__IO
 
ušt32_t
 
PR
;

299 
__IO
 
ušt32_t
 
RLR
;

300 
__IO
 
ušt32_t
 
SR
;

301 
__IO
 
ušt32_t
 
WINR
;

302 } 
	tIWDG_Ty³Def
;

310 
__IO
 
ušt32_t
 
CR
;

311 
__IO
 
ušt32_t
 
CSR
;

312 } 
	tPWR_Ty³Def
;

320 
__IO
 
ušt32_t
 
CR
;

321 
__IO
 
ušt32_t
 
CFGR
;

322 
__IO
 
ušt32_t
 
CIR
;

323 
__IO
 
ušt32_t
 
APB2RSTR
;

324 
__IO
 
ušt32_t
 
APB1RSTR
;

325 
__IO
 
ušt32_t
 
AHBENR
;

326 
__IO
 
ušt32_t
 
APB2ENR
;

327 
__IO
 
ušt32_t
 
APB1ENR
;

328 
__IO
 
ušt32_t
 
BDCR
;

329 
__IO
 
ušt32_t
 
CSR
;

330 
__IO
 
ušt32_t
 
AHBRSTR
;

331 
__IO
 
ušt32_t
 
CFGR2
;

332 
__IO
 
ušt32_t
 
CFGR3
;

333 
__IO
 
ušt32_t
 
CR2
;

334 } 
	tRCC_Ty³Def
;

341 
__IO
 
ušt32_t
 
TR
;

342 
__IO
 
ušt32_t
 
DR
;

343 
__IO
 
ušt32_t
 
CR
;

344 
__IO
 
ušt32_t
 
ISR
;

345 
__IO
 
ušt32_t
 
PRER
;

346 
ušt32_t
 
RESERVED1
;

347 
ušt32_t
 
RESERVED2
;

348 
__IO
 
ušt32_t
 
ALRMAR
;

349 
ušt32_t
 
RESERVED3
;

350 
__IO
 
ušt32_t
 
WPR
;

351 
__IO
 
ušt32_t
 
SSR
;

352 
__IO
 
ušt32_t
 
SHIFTR
;

353 
__IO
 
ušt32_t
 
TSTR
;

354 
__IO
 
ušt32_t
 
TSDR
;

355 
__IO
 
ušt32_t
 
TSSSR
;

356 
__IO
 
ušt32_t
 
CALR
;

357 
__IO
 
ušt32_t
 
TAFCR
;

358 
__IO
 
ušt32_t
 
ALRMASSR
;

359 } 
	tRTC_Ty³Def
;

367 
__IO
 
ušt32_t
 
CR1
;

368 
__IO
 
ušt32_t
 
CR2
;

369 
__IO
 
ušt32_t
 
SR
;

370 
__IO
 
ušt32_t
 
DR
;

371 
__IO
 
ušt32_t
 
CRCPR
;

372 
__IO
 
ušt32_t
 
RXCRCR
;

373 
__IO
 
ušt32_t
 
TXCRCR
;

374 
__IO
 
ušt32_t
 
I2SCFGR
;

375 } 
	tSPI_Ty³Def
;

382 
__IO
 
ušt32_t
 
CR1
;

383 
__IO
 
ušt32_t
 
CR2
;

384 
__IO
 
ušt32_t
 
SMCR
;

385 
__IO
 
ušt32_t
 
DIER
;

386 
__IO
 
ušt32_t
 
SR
;

387 
__IO
 
ušt32_t
 
EGR
;

388 
__IO
 
ušt32_t
 
CCMR1
;

389 
__IO
 
ušt32_t
 
CCMR2
;

390 
__IO
 
ušt32_t
 
CCER
;

391 
__IO
 
ušt32_t
 
CNT
;

392 
__IO
 
ušt32_t
 
PSC
;

393 
__IO
 
ušt32_t
 
ARR
;

394 
__IO
 
ušt32_t
 
RCR
;

395 
__IO
 
ušt32_t
 
CCR1
;

396 
__IO
 
ušt32_t
 
CCR2
;

397 
__IO
 
ušt32_t
 
CCR3
;

398 
__IO
 
ušt32_t
 
CCR4
;

399 
__IO
 
ušt32_t
 
BDTR
;

400 
__IO
 
ušt32_t
 
DCR
;

401 
__IO
 
ušt32_t
 
DMAR
;

402 
__IO
 
ušt32_t
 
OR
;

403 } 
	tTIM_Ty³Def
;

411 
__IO
 
ušt32_t
 
CR1
;

412 
__IO
 
ušt32_t
 
CR2
;

413 
__IO
 
ušt32_t
 
CR3
;

414 
__IO
 
ušt32_t
 
BRR
;

415 
__IO
 
ušt32_t
 
GTPR
;

416 
__IO
 
ušt32_t
 
RTOR
;

417 
__IO
 
ušt32_t
 
RQR
;

418 
__IO
 
ušt32_t
 
ISR
;

419 
__IO
 
ušt32_t
 
ICR
;

420 
__IO
 
ušt16_t
 
RDR
;

421 
ušt16_t
 
RESERVED1
;

422 
__IO
 
ušt16_t
 
TDR
;

423 
ušt16_t
 
RESERVED2
;

424 } 
	tUSART_Ty³Def
;

431 
__IO
 
ušt32_t
 
CR
;

432 
__IO
 
ušt32_t
 
CFR
;

433 
__IO
 
ušt32_t
 
SR
;

434 } 
	tWWDG_Ty³Def
;

444 
	#FLASH_BASE
 ((
ušt32_t
)0x08000000Uè

	)

445 
	#FLASH_BANK1_END
 ((
ušt32_t
)0x08007FFFUè

	)

446 
	#SRAM_BASE
 ((
ušt32_t
)0x20000000Uè

	)

447 
	#PERIPH_BASE
 ((
ušt32_t
)0x40000000Uè

	)

450 
	#APBPERIPH_BASE
 
PERIPH_BASE


	)

451 
	#AHBPERIPH_BASE
 (
PERIPH_BASE
 + 0x00020000)

	)

452 
	#AHB2PERIPH_BASE
 (
PERIPH_BASE
 + 0x08000000)

	)

455 
	#TIM3_BASE
 (
APBPERIPH_BASE
 + 0x00000400)

	)

456 
	#TIM14_BASE
 (
APBPERIPH_BASE
 + 0x00002000)

	)

457 
	#RTC_BASE
 (
APBPERIPH_BASE
 + 0x00002800)

	)

458 
	#WWDG_BASE
 (
APBPERIPH_BASE
 + 0x00002C00)

	)

459 
	#IWDG_BASE
 (
APBPERIPH_BASE
 + 0x00003000)

	)

460 
	#I2C1_BASE
 (
APBPERIPH_BASE
 + 0x00005400)

	)

461 
	#PWR_BASE
 (
APBPERIPH_BASE
 + 0x00007000)

	)

462 
	#SYSCFG_BASE
 (
APBPERIPH_BASE
 + 0x00010000)

	)

463 
	#EXTI_BASE
 (
APBPERIPH_BASE
 + 0x00010400)

	)

464 
	#ADC1_BASE
 (
APBPERIPH_BASE
 + 0x00012400)

	)

465 
	#ADC_BASE
 (
APBPERIPH_BASE
 + 0x00012708)

	)

466 
	#TIM1_BASE
 (
APBPERIPH_BASE
 + 0x00012C00)

	)

467 
	#SPI1_BASE
 (
APBPERIPH_BASE
 + 0x00013000)

	)

468 
	#USART1_BASE
 (
APBPERIPH_BASE
 + 0x00013800)

	)

469 
	#TIM16_BASE
 (
APBPERIPH_BASE
 + 0x00014400)

	)

470 
	#TIM17_BASE
 (
APBPERIPH_BASE
 + 0x00014800)

	)

471 
	#DBGMCU_BASE
 (
APBPERIPH_BASE
 + 0x00015800)

	)

474 
	#DMA1_BASE
 (
AHBPERIPH_BASE
 + 0x00000000)

	)

475 
	#DMA1_ChªÃl1_BASE
 (
DMA1_BASE
 + 0x00000008)

	)

476 
	#DMA1_ChªÃl2_BASE
 (
DMA1_BASE
 + 0x0000001C)

	)

477 
	#DMA1_ChªÃl3_BASE
 (
DMA1_BASE
 + 0x00000030)

	)

478 
	#DMA1_ChªÃl4_BASE
 (
DMA1_BASE
 + 0x00000044)

	)

479 
	#DMA1_ChªÃl5_BASE
 (
DMA1_BASE
 + 0x00000058)

	)

481 
	#RCC_BASE
 (
AHBPERIPH_BASE
 + 0x00001000)

	)

482 
	#FLASH_R_BASE
 (
AHBPERIPH_BASE
 + 0x00002000è

	)

483 
	#OB_BASE
 ((
ušt32_t
)0x1FFFF800Uè

	)

484 
	#FLASHSIZE_BASE
 ((
ušt32_t
)0x1FFFF7CCUè

	)

485 
	#UID_BASE
 ((
ušt32_t
)0x1FFFF7ACUè

	)

486 
	#CRC_BASE
 (
AHBPERIPH_BASE
 + 0x00003000)

	)

489 
	#GPIOA_BASE
 (
AHB2PERIPH_BASE
 + 0x00000000)

	)

490 
	#GPIOB_BASE
 (
AHB2PERIPH_BASE
 + 0x00000400)

	)

491 
	#GPIOC_BASE
 (
AHB2PERIPH_BASE
 + 0x00000800)

	)

492 
	#GPIOD_BASE
 (
AHB2PERIPH_BASE
 + 0x00000C00)

	)

493 
	#GPIOF_BASE
 (
AHB2PERIPH_BASE
 + 0x00001400)

	)

503 
	#TIM3
 ((
TIM_Ty³Def
 *è
TIM3_BASE
)

	)

504 
	#TIM14
 ((
TIM_Ty³Def
 *è
TIM14_BASE
)

	)

505 
	#RTC
 ((
RTC_Ty³Def
 *è
RTC_BASE
)

	)

506 
	#WWDG
 ((
WWDG_Ty³Def
 *è
WWDG_BASE
)

	)

507 
	#IWDG
 ((
IWDG_Ty³Def
 *è
IWDG_BASE
)

	)

508 
	#I2C1
 ((
I2C_Ty³Def
 *è
I2C1_BASE
)

	)

509 
	#PWR
 ((
PWR_Ty³Def
 *è
PWR_BASE
)

	)

510 
	#SYSCFG
 ((
SYSCFG_Ty³Def
 *è
SYSCFG_BASE
)

	)

511 
	#EXTI
 ((
EXTI_Ty³Def
 *è
EXTI_BASE
)

	)

512 
	#ADC1
 ((
ADC_Ty³Def
 *è
ADC1_BASE
)

	)

513 
	#ADC1_COMMON
 ((
ADC_CommÚ_Ty³Def
 *è
ADC_BASE
)

	)

514 
	#ADC
 ((
ADC_CommÚ_Ty³Def
 *è
ADC_BASE
è

	)

515 
	#TIM1
 ((
TIM_Ty³Def
 *è
TIM1_BASE
)

	)

516 
	#SPI1
 ((
SPI_Ty³Def
 *è
SPI1_BASE
)

	)

517 
	#USART1
 ((
USART_Ty³Def
 *è
USART1_BASE
)

	)

518 
	#TIM16
 ((
TIM_Ty³Def
 *è
TIM16_BASE
)

	)

519 
	#TIM17
 ((
TIM_Ty³Def
 *è
TIM17_BASE
)

	)

520 
	#DBGMCU
 ((
DBGMCU_Ty³Def
 *è
DBGMCU_BASE
)

	)

521 
	#DMA1
 ((
DMA_Ty³Def
 *è
DMA1_BASE
)

	)

522 
	#DMA1_ChªÃl1
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA1_ChªÃl1_BASE
)

	)

523 
	#DMA1_ChªÃl2
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA1_ChªÃl2_BASE
)

	)

524 
	#DMA1_ChªÃl3
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA1_ChªÃl3_BASE
)

	)

525 
	#DMA1_ChªÃl4
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA1_ChªÃl4_BASE
)

	)

526 
	#DMA1_ChªÃl5
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA1_ChªÃl5_BASE
)

	)

527 
	#FLASH
 ((
FLASH_Ty³Def
 *è
FLASH_R_BASE
)

	)

528 
	#OB
 ((
OB_Ty³Def
 *è
OB_BASE
)

	)

529 
	#RCC
 ((
RCC_Ty³Def
 *è
RCC_BASE
)

	)

530 
	#CRC
 ((
CRC_Ty³Def
 *è
CRC_BASE
)

	)

531 
	#GPIOA
 ((
GPIO_Ty³Def
 *è
GPIOA_BASE
)

	)

532 
	#GPIOB
 ((
GPIO_Ty³Def
 *è
GPIOB_BASE
)

	)

533 
	#GPIOC
 ((
GPIO_Ty³Def
 *è
GPIOC_BASE
)

	)

534 
	#GPIOD
 ((
GPIO_Ty³Def
 *è
GPIOD_BASE
)

	)

535 
	#GPIOF
 ((
GPIO_Ty³Def
 *è
GPIOF_BASE
)

	)

564 
	#ADC_ISR_ADRDY_Pos
 (0U)

	)

565 
	#ADC_ISR_ADRDY_Msk
 (0x1U << 
ADC_ISR_ADRDY_Pos
è

	)

566 
	#ADC_ISR_ADRDY
 
ADC_ISR_ADRDY_Msk


	)

567 
	#ADC_ISR_EOSMP_Pos
 (1U)

	)

568 
	#ADC_ISR_EOSMP_Msk
 (0x1U << 
ADC_ISR_EOSMP_Pos
è

	)

569 
	#ADC_ISR_EOSMP
 
ADC_ISR_EOSMP_Msk


	)

570 
	#ADC_ISR_EOC_Pos
 (2U)

	)

571 
	#ADC_ISR_EOC_Msk
 (0x1U << 
ADC_ISR_EOC_Pos
è

	)

572 
	#ADC_ISR_EOC
 
ADC_ISR_EOC_Msk


	)

573 
	#ADC_ISR_EOS_Pos
 (3U)

	)

574 
	#ADC_ISR_EOS_Msk
 (0x1U << 
ADC_ISR_EOS_Pos
è

	)

575 
	#ADC_ISR_EOS
 
ADC_ISR_EOS_Msk


	)

576 
	#ADC_ISR_OVR_Pos
 (4U)

	)

577 
	#ADC_ISR_OVR_Msk
 (0x1U << 
ADC_ISR_OVR_Pos
è

	)

578 
	#ADC_ISR_OVR
 
ADC_ISR_OVR_Msk


	)

579 
	#ADC_ISR_AWD1_Pos
 (7U)

	)

580 
	#ADC_ISR_AWD1_Msk
 (0x1U << 
ADC_ISR_AWD1_Pos
è

	)

581 
	#ADC_ISR_AWD1
 
ADC_ISR_AWD1_Msk


	)

584 
	#ADC_ISR_AWD
 (
ADC_ISR_AWD1
)

	)

585 
	#ADC_ISR_EOSEQ
 (
ADC_ISR_EOS
)

	)

588 
	#ADC_IER_ADRDYIE_Pos
 (0U)

	)

589 
	#ADC_IER_ADRDYIE_Msk
 (0x1U << 
ADC_IER_ADRDYIE_Pos
è

	)

590 
	#ADC_IER_ADRDYIE
 
ADC_IER_ADRDYIE_Msk


	)

591 
	#ADC_IER_EOSMPIE_Pos
 (1U)

	)

592 
	#ADC_IER_EOSMPIE_Msk
 (0x1U << 
ADC_IER_EOSMPIE_Pos
è

	)

593 
	#ADC_IER_EOSMPIE
 
ADC_IER_EOSMPIE_Msk


	)

594 
	#ADC_IER_EOCIE_Pos
 (2U)

	)

595 
	#ADC_IER_EOCIE_Msk
 (0x1U << 
ADC_IER_EOCIE_Pos
è

	)

596 
	#ADC_IER_EOCIE
 
ADC_IER_EOCIE_Msk


	)

597 
	#ADC_IER_EOSIE_Pos
 (3U)

	)

598 
	#ADC_IER_EOSIE_Msk
 (0x1U << 
ADC_IER_EOSIE_Pos
è

	)

599 
	#ADC_IER_EOSIE
 
ADC_IER_EOSIE_Msk


	)

600 
	#ADC_IER_OVRIE_Pos
 (4U)

	)

601 
	#ADC_IER_OVRIE_Msk
 (0x1U << 
ADC_IER_OVRIE_Pos
è

	)

602 
	#ADC_IER_OVRIE
 
ADC_IER_OVRIE_Msk


	)

603 
	#ADC_IER_AWD1IE_Pos
 (7U)

	)

604 
	#ADC_IER_AWD1IE_Msk
 (0x1U << 
ADC_IER_AWD1IE_Pos
è

	)

605 
	#ADC_IER_AWD1IE
 
ADC_IER_AWD1IE_Msk


	)

608 
	#ADC_IER_AWDIE
 (
ADC_IER_AWD1IE
)

	)

609 
	#ADC_IER_EOSEQIE
 (
ADC_IER_EOSIE
)

	)

612 
	#ADC_CR_ADEN_Pos
 (0U)

	)

613 
	#ADC_CR_ADEN_Msk
 (0x1U << 
ADC_CR_ADEN_Pos
è

	)

614 
	#ADC_CR_ADEN
 
ADC_CR_ADEN_Msk


	)

615 
	#ADC_CR_ADDIS_Pos
 (1U)

	)

616 
	#ADC_CR_ADDIS_Msk
 (0x1U << 
ADC_CR_ADDIS_Pos
è

	)

617 
	#ADC_CR_ADDIS
 
ADC_CR_ADDIS_Msk


	)

618 
	#ADC_CR_ADSTART_Pos
 (2U)

	)

619 
	#ADC_CR_ADSTART_Msk
 (0x1U << 
ADC_CR_ADSTART_Pos
è

	)

620 
	#ADC_CR_ADSTART
 
ADC_CR_ADSTART_Msk


	)

621 
	#ADC_CR_ADSTP_Pos
 (4U)

	)

622 
	#ADC_CR_ADSTP_Msk
 (0x1U << 
ADC_CR_ADSTP_Pos
è

	)

623 
	#ADC_CR_ADSTP
 
ADC_CR_ADSTP_Msk


	)

624 
	#ADC_CR_ADCAL_Pos
 (31U)

	)

625 
	#ADC_CR_ADCAL_Msk
 (0x1U << 
ADC_CR_ADCAL_Pos
è

	)

626 
	#ADC_CR_ADCAL
 
ADC_CR_ADCAL_Msk


	)

629 
	#ADC_CFGR1_DMAEN_Pos
 (0U)

	)

630 
	#ADC_CFGR1_DMAEN_Msk
 (0x1U << 
ADC_CFGR1_DMAEN_Pos
è

	)

631 
	#ADC_CFGR1_DMAEN
 
ADC_CFGR1_DMAEN_Msk


	)

632 
	#ADC_CFGR1_DMACFG_Pos
 (1U)

	)

633 
	#ADC_CFGR1_DMACFG_Msk
 (0x1U << 
ADC_CFGR1_DMACFG_Pos
è

	)

634 
	#ADC_CFGR1_DMACFG
 
ADC_CFGR1_DMACFG_Msk


	)

635 
	#ADC_CFGR1_SCANDIR_Pos
 (2U)

	)

636 
	#ADC_CFGR1_SCANDIR_Msk
 (0x1U << 
ADC_CFGR1_SCANDIR_Pos
è

	)

637 
	#ADC_CFGR1_SCANDIR
 
ADC_CFGR1_SCANDIR_Msk


	)

639 
	#ADC_CFGR1_RES_Pos
 (3U)

	)

640 
	#ADC_CFGR1_RES_Msk
 (0x3U << 
ADC_CFGR1_RES_Pos
è

	)

641 
	#ADC_CFGR1_RES
 
ADC_CFGR1_RES_Msk


	)

642 
	#ADC_CFGR1_RES_0
 (0x1U << 
ADC_CFGR1_RES_Pos
è

	)

643 
	#ADC_CFGR1_RES_1
 (0x2U << 
ADC_CFGR1_RES_Pos
è

	)

645 
	#ADC_CFGR1_ALIGN_Pos
 (5U)

	)

646 
	#ADC_CFGR1_ALIGN_Msk
 (0x1U << 
ADC_CFGR1_ALIGN_Pos
è

	)

647 
	#ADC_CFGR1_ALIGN
 
ADC_CFGR1_ALIGN_Msk


	)

649 
	#ADC_CFGR1_EXTSEL_Pos
 (6U)

	)

650 
	#ADC_CFGR1_EXTSEL_Msk
 (0x7U << 
ADC_CFGR1_EXTSEL_Pos
è

	)

651 
	#ADC_CFGR1_EXTSEL
 
ADC_CFGR1_EXTSEL_Msk


	)

652 
	#ADC_CFGR1_EXTSEL_0
 (0x1U << 
ADC_CFGR1_EXTSEL_Pos
è

	)

653 
	#ADC_CFGR1_EXTSEL_1
 (0x2U << 
ADC_CFGR1_EXTSEL_Pos
è

	)

654 
	#ADC_CFGR1_EXTSEL_2
 (0x4U << 
ADC_CFGR1_EXTSEL_Pos
è

	)

656 
	#ADC_CFGR1_EXTEN_Pos
 (10U)

	)

657 
	#ADC_CFGR1_EXTEN_Msk
 (0x3U << 
ADC_CFGR1_EXTEN_Pos
è

	)

658 
	#ADC_CFGR1_EXTEN
 
ADC_CFGR1_EXTEN_Msk


	)

659 
	#ADC_CFGR1_EXTEN_0
 (0x1U << 
ADC_CFGR1_EXTEN_Pos
è

	)

660 
	#ADC_CFGR1_EXTEN_1
 (0x2U << 
ADC_CFGR1_EXTEN_Pos
è

	)

662 
	#ADC_CFGR1_OVRMOD_Pos
 (12U)

	)

663 
	#ADC_CFGR1_OVRMOD_Msk
 (0x1U << 
ADC_CFGR1_OVRMOD_Pos
è

	)

664 
	#ADC_CFGR1_OVRMOD
 
ADC_CFGR1_OVRMOD_Msk


	)

665 
	#ADC_CFGR1_CONT_Pos
 (13U)

	)

666 
	#ADC_CFGR1_CONT_Msk
 (0x1U << 
ADC_CFGR1_CONT_Pos
è

	)

667 
	#ADC_CFGR1_CONT
 
ADC_CFGR1_CONT_Msk


	)

668 
	#ADC_CFGR1_WAIT_Pos
 (14U)

	)

669 
	#ADC_CFGR1_WAIT_Msk
 (0x1U << 
ADC_CFGR1_WAIT_Pos
è

	)

670 
	#ADC_CFGR1_WAIT
 
ADC_CFGR1_WAIT_Msk


	)

671 
	#ADC_CFGR1_AUTOFF_Pos
 (15U)

	)

672 
	#ADC_CFGR1_AUTOFF_Msk
 (0x1U << 
ADC_CFGR1_AUTOFF_Pos
è

	)

673 
	#ADC_CFGR1_AUTOFF
 
ADC_CFGR1_AUTOFF_Msk


	)

674 
	#ADC_CFGR1_DISCEN_Pos
 (16U)

	)

675 
	#ADC_CFGR1_DISCEN_Msk
 (0x1U << 
ADC_CFGR1_DISCEN_Pos
è

	)

676 
	#ADC_CFGR1_DISCEN
 
ADC_CFGR1_DISCEN_Msk


	)

678 
	#ADC_CFGR1_AWD1SGL_Pos
 (22U)

	)

679 
	#ADC_CFGR1_AWD1SGL_Msk
 (0x1U << 
ADC_CFGR1_AWD1SGL_Pos
è

	)

680 
	#ADC_CFGR1_AWD1SGL
 
ADC_CFGR1_AWD1SGL_Msk


	)

681 
	#ADC_CFGR1_AWD1EN_Pos
 (23U)

	)

682 
	#ADC_CFGR1_AWD1EN_Msk
 (0x1U << 
ADC_CFGR1_AWD1EN_Pos
è

	)

683 
	#ADC_CFGR1_AWD1EN
 
ADC_CFGR1_AWD1EN_Msk


	)

685 
	#ADC_CFGR1_AWD1CH_Pos
 (26U)

	)

686 
	#ADC_CFGR1_AWD1CH_Msk
 (0x1FU << 
ADC_CFGR1_AWD1CH_Pos
è

	)

687 
	#ADC_CFGR1_AWD1CH
 
ADC_CFGR1_AWD1CH_Msk


	)

688 
	#ADC_CFGR1_AWD1CH_0
 (0x01U << 
ADC_CFGR1_AWD1CH_Pos
è

	)

689 
	#ADC_CFGR1_AWD1CH_1
 (0x02U << 
ADC_CFGR1_AWD1CH_Pos
è

	)

690 
	#ADC_CFGR1_AWD1CH_2
 (0x04U << 
ADC_CFGR1_AWD1CH_Pos
è

	)

691 
	#ADC_CFGR1_AWD1CH_3
 (0x08U << 
ADC_CFGR1_AWD1CH_Pos
è

	)

692 
	#ADC_CFGR1_AWD1CH_4
 (0x10U << 
ADC_CFGR1_AWD1CH_Pos
è

	)

695 
	#ADC_CFGR1_AUTDLY
 (
ADC_CFGR1_WAIT
)

	)

696 
	#ADC_CFGR1_AWDSGL
 (
ADC_CFGR1_AWD1SGL
)

	)

697 
	#ADC_CFGR1_AWDEN
 (
ADC_CFGR1_AWD1EN
)

	)

698 
	#ADC_CFGR1_AWDCH
 (
ADC_CFGR1_AWD1CH
)

	)

699 
	#ADC_CFGR1_AWDCH_0
 (
ADC_CFGR1_AWD1CH_0
)

	)

700 
	#ADC_CFGR1_AWDCH_1
 (
ADC_CFGR1_AWD1CH_1
)

	)

701 
	#ADC_CFGR1_AWDCH_2
 (
ADC_CFGR1_AWD1CH_2
)

	)

702 
	#ADC_CFGR1_AWDCH_3
 (
ADC_CFGR1_AWD1CH_3
)

	)

703 
	#ADC_CFGR1_AWDCH_4
 (
ADC_CFGR1_AWD1CH_4
)

	)

706 
	#ADC_CFGR2_CKMODE_Pos
 (30U)

	)

707 
	#ADC_CFGR2_CKMODE_Msk
 (0x3U << 
ADC_CFGR2_CKMODE_Pos
è

	)

708 
	#ADC_CFGR2_CKMODE
 
ADC_CFGR2_CKMODE_Msk


	)

709 
	#ADC_CFGR2_CKMODE_1
 (0x2U << 
ADC_CFGR2_CKMODE_Pos
è

	)

710 
	#ADC_CFGR2_CKMODE_0
 (0x1U << 
ADC_CFGR2_CKMODE_Pos
è

	)

713 
	#ADC_CFGR2_JITOFFDIV4
 (
ADC_CFGR2_CKMODE_1
è

	)

714 
	#ADC_CFGR2_JITOFFDIV2
 (
ADC_CFGR2_CKMODE_0
è

	)

717 
	#ADC_SMPR_SMP_Pos
 (0U)

	)

718 
	#ADC_SMPR_SMP_Msk
 (0x7U << 
ADC_SMPR_SMP_Pos
è

	)

719 
	#ADC_SMPR_SMP
 
ADC_SMPR_SMP_Msk


	)

720 
	#ADC_SMPR_SMP_0
 (0x1U << 
ADC_SMPR_SMP_Pos
è

	)

721 
	#ADC_SMPR_SMP_1
 (0x2U << 
ADC_SMPR_SMP_Pos
è

	)

722 
	#ADC_SMPR_SMP_2
 (0x4U << 
ADC_SMPR_SMP_Pos
è

	)

725 
	#ADC_SMPR1_SMPR
 (
ADC_SMPR_SMP
è

	)

726 
	#ADC_SMPR1_SMPR_0
 (
ADC_SMPR_SMP_0
è

	)

727 
	#ADC_SMPR1_SMPR_1
 (
ADC_SMPR_SMP_1
è

	)

728 
	#ADC_SMPR1_SMPR_2
 (
ADC_SMPR_SMP_2
è

	)

731 
	#ADC_TR1_LT1_Pos
 (0U)

	)

732 
	#ADC_TR1_LT1_Msk
 (0xFFFU << 
ADC_TR1_LT1_Pos
è

	)

733 
	#ADC_TR1_LT1
 
ADC_TR1_LT1_Msk


	)

734 
	#ADC_TR1_LT1_0
 (0x001U << 
ADC_TR1_LT1_Pos
è

	)

735 
	#ADC_TR1_LT1_1
 (0x002U << 
ADC_TR1_LT1_Pos
è

	)

736 
	#ADC_TR1_LT1_2
 (0x004U << 
ADC_TR1_LT1_Pos
è

	)

737 
	#ADC_TR1_LT1_3
 (0x008U << 
ADC_TR1_LT1_Pos
è

	)

738 
	#ADC_TR1_LT1_4
 (0x010U << 
ADC_TR1_LT1_Pos
è

	)

739 
	#ADC_TR1_LT1_5
 (0x020U << 
ADC_TR1_LT1_Pos
è

	)

740 
	#ADC_TR1_LT1_6
 (0x040U << 
ADC_TR1_LT1_Pos
è

	)

741 
	#ADC_TR1_LT1_7
 (0x080U << 
ADC_TR1_LT1_Pos
è

	)

742 
	#ADC_TR1_LT1_8
 (0x100U << 
ADC_TR1_LT1_Pos
è

	)

743 
	#ADC_TR1_LT1_9
 (0x200U << 
ADC_TR1_LT1_Pos
è

	)

744 
	#ADC_TR1_LT1_10
 (0x400U << 
ADC_TR1_LT1_Pos
è

	)

745 
	#ADC_TR1_LT1_11
 (0x800U << 
ADC_TR1_LT1_Pos
è

	)

747 
	#ADC_TR1_HT1_Pos
 (16U)

	)

748 
	#ADC_TR1_HT1_Msk
 (0xFFFU << 
ADC_TR1_HT1_Pos
è

	)

749 
	#ADC_TR1_HT1
 
ADC_TR1_HT1_Msk


	)

750 
	#ADC_TR1_HT1_0
 (0x001U << 
ADC_TR1_HT1_Pos
è

	)

751 
	#ADC_TR1_HT1_1
 (0x002U << 
ADC_TR1_HT1_Pos
è

	)

752 
	#ADC_TR1_HT1_2
 (0x004U << 
ADC_TR1_HT1_Pos
è

	)

753 
	#ADC_TR1_HT1_3
 (0x008U << 
ADC_TR1_HT1_Pos
è

	)

754 
	#ADC_TR1_HT1_4
 (0x010U << 
ADC_TR1_HT1_Pos
è

	)

755 
	#ADC_TR1_HT1_5
 (0x020U << 
ADC_TR1_HT1_Pos
è

	)

756 
	#ADC_TR1_HT1_6
 (0x040U << 
ADC_TR1_HT1_Pos
è

	)

757 
	#ADC_TR1_HT1_7
 (0x080U << 
ADC_TR1_HT1_Pos
è

	)

758 
	#ADC_TR1_HT1_8
 (0x100U << 
ADC_TR1_HT1_Pos
è

	)

759 
	#ADC_TR1_HT1_9
 (0x200U << 
ADC_TR1_HT1_Pos
è

	)

760 
	#ADC_TR1_HT1_10
 (0x400U << 
ADC_TR1_HT1_Pos
è

	)

761 
	#ADC_TR1_HT1_11
 (0x800U << 
ADC_TR1_HT1_Pos
è

	)

764 
	#ADC_TR_HT
 (
ADC_TR1_HT1
)

	)

765 
	#ADC_TR_LT
 (
ADC_TR1_LT1
)

	)

766 
	#ADC_HTR_HT
 (
ADC_TR1_HT1
)

	)

767 
	#ADC_LTR_LT
 (
ADC_TR1_LT1
)

	)

770 
	#ADC_CHSELR_CHSEL_Pos
 (0U)

	)

771 
	#ADC_CHSELR_CHSEL_Msk
 (0x7FFFFU << 
ADC_CHSELR_CHSEL_Pos
è

	)

772 
	#ADC_CHSELR_CHSEL
 
ADC_CHSELR_CHSEL_Msk


	)

773 
	#ADC_CHSELR_CHSEL18_Pos
 (18U)

	)

774 
	#ADC_CHSELR_CHSEL18_Msk
 (0x1U << 
ADC_CHSELR_CHSEL18_Pos
è

	)

775 
	#ADC_CHSELR_CHSEL18
 
ADC_CHSELR_CHSEL18_Msk


	)

776 
	#ADC_CHSELR_CHSEL17_Pos
 (17U)

	)

777 
	#ADC_CHSELR_CHSEL17_Msk
 (0x1U << 
ADC_CHSELR_CHSEL17_Pos
è

	)

778 
	#ADC_CHSELR_CHSEL17
 
ADC_CHSELR_CHSEL17_Msk


	)

779 
	#ADC_CHSELR_CHSEL16_Pos
 (16U)

	)

780 
	#ADC_CHSELR_CHSEL16_Msk
 (0x1U << 
ADC_CHSELR_CHSEL16_Pos
è

	)

781 
	#ADC_CHSELR_CHSEL16
 
ADC_CHSELR_CHSEL16_Msk


	)

782 
	#ADC_CHSELR_CHSEL15_Pos
 (15U)

	)

783 
	#ADC_CHSELR_CHSEL15_Msk
 (0x1U << 
ADC_CHSELR_CHSEL15_Pos
è

	)

784 
	#ADC_CHSELR_CHSEL15
 
ADC_CHSELR_CHSEL15_Msk


	)

785 
	#ADC_CHSELR_CHSEL14_Pos
 (14U)

	)

786 
	#ADC_CHSELR_CHSEL14_Msk
 (0x1U << 
ADC_CHSELR_CHSEL14_Pos
è

	)

787 
	#ADC_CHSELR_CHSEL14
 
ADC_CHSELR_CHSEL14_Msk


	)

788 
	#ADC_CHSELR_CHSEL13_Pos
 (13U)

	)

789 
	#ADC_CHSELR_CHSEL13_Msk
 (0x1U << 
ADC_CHSELR_CHSEL13_Pos
è

	)

790 
	#ADC_CHSELR_CHSEL13
 
ADC_CHSELR_CHSEL13_Msk


	)

791 
	#ADC_CHSELR_CHSEL12_Pos
 (12U)

	)

792 
	#ADC_CHSELR_CHSEL12_Msk
 (0x1U << 
ADC_CHSELR_CHSEL12_Pos
è

	)

793 
	#ADC_CHSELR_CHSEL12
 
ADC_CHSELR_CHSEL12_Msk


	)

794 
	#ADC_CHSELR_CHSEL11_Pos
 (11U)

	)

795 
	#ADC_CHSELR_CHSEL11_Msk
 (0x1U << 
ADC_CHSELR_CHSEL11_Pos
è

	)

796 
	#ADC_CHSELR_CHSEL11
 
ADC_CHSELR_CHSEL11_Msk


	)

797 
	#ADC_CHSELR_CHSEL10_Pos
 (10U)

	)

798 
	#ADC_CHSELR_CHSEL10_Msk
 (0x1U << 
ADC_CHSELR_CHSEL10_Pos
è

	)

799 
	#ADC_CHSELR_CHSEL10
 
ADC_CHSELR_CHSEL10_Msk


	)

800 
	#ADC_CHSELR_CHSEL9_Pos
 (9U)

	)

801 
	#ADC_CHSELR_CHSEL9_Msk
 (0x1U << 
ADC_CHSELR_CHSEL9_Pos
è

	)

802 
	#ADC_CHSELR_CHSEL9
 
ADC_CHSELR_CHSEL9_Msk


	)

803 
	#ADC_CHSELR_CHSEL8_Pos
 (8U)

	)

804 
	#ADC_CHSELR_CHSEL8_Msk
 (0x1U << 
ADC_CHSELR_CHSEL8_Pos
è

	)

805 
	#ADC_CHSELR_CHSEL8
 
ADC_CHSELR_CHSEL8_Msk


	)

806 
	#ADC_CHSELR_CHSEL7_Pos
 (7U)

	)

807 
	#ADC_CHSELR_CHSEL7_Msk
 (0x1U << 
ADC_CHSELR_CHSEL7_Pos
è

	)

808 
	#ADC_CHSELR_CHSEL7
 
ADC_CHSELR_CHSEL7_Msk


	)

809 
	#ADC_CHSELR_CHSEL6_Pos
 (6U)

	)

810 
	#ADC_CHSELR_CHSEL6_Msk
 (0x1U << 
ADC_CHSELR_CHSEL6_Pos
è

	)

811 
	#ADC_CHSELR_CHSEL6
 
ADC_CHSELR_CHSEL6_Msk


	)

812 
	#ADC_CHSELR_CHSEL5_Pos
 (5U)

	)

813 
	#ADC_CHSELR_CHSEL5_Msk
 (0x1U << 
ADC_CHSELR_CHSEL5_Pos
è

	)

814 
	#ADC_CHSELR_CHSEL5
 
ADC_CHSELR_CHSEL5_Msk


	)

815 
	#ADC_CHSELR_CHSEL4_Pos
 (4U)

	)

816 
	#ADC_CHSELR_CHSEL4_Msk
 (0x1U << 
ADC_CHSELR_CHSEL4_Pos
è

	)

817 
	#ADC_CHSELR_CHSEL4
 
ADC_CHSELR_CHSEL4_Msk


	)

818 
	#ADC_CHSELR_CHSEL3_Pos
 (3U)

	)

819 
	#ADC_CHSELR_CHSEL3_Msk
 (0x1U << 
ADC_CHSELR_CHSEL3_Pos
è

	)

820 
	#ADC_CHSELR_CHSEL3
 
ADC_CHSELR_CHSEL3_Msk


	)

821 
	#ADC_CHSELR_CHSEL2_Pos
 (2U)

	)

822 
	#ADC_CHSELR_CHSEL2_Msk
 (0x1U << 
ADC_CHSELR_CHSEL2_Pos
è

	)

823 
	#ADC_CHSELR_CHSEL2
 
ADC_CHSELR_CHSEL2_Msk


	)

824 
	#ADC_CHSELR_CHSEL1_Pos
 (1U)

	)

825 
	#ADC_CHSELR_CHSEL1_Msk
 (0x1U << 
ADC_CHSELR_CHSEL1_Pos
è

	)

826 
	#ADC_CHSELR_CHSEL1
 
ADC_CHSELR_CHSEL1_Msk


	)

827 
	#ADC_CHSELR_CHSEL0_Pos
 (0U)

	)

828 
	#ADC_CHSELR_CHSEL0_Msk
 (0x1U << 
ADC_CHSELR_CHSEL0_Pos
è

	)

829 
	#ADC_CHSELR_CHSEL0
 
ADC_CHSELR_CHSEL0_Msk


	)

832 
	#ADC_DR_DATA_Pos
 (0U)

	)

833 
	#ADC_DR_DATA_Msk
 (0xFFFFU << 
ADC_DR_DATA_Pos
è

	)

834 
	#ADC_DR_DATA
 
ADC_DR_DATA_Msk


	)

835 
	#ADC_DR_DATA_0
 (0x0001U << 
ADC_DR_DATA_Pos
è

	)

836 
	#ADC_DR_DATA_1
 (0x0002U << 
ADC_DR_DATA_Pos
è

	)

837 
	#ADC_DR_DATA_2
 (0x0004U << 
ADC_DR_DATA_Pos
è

	)

838 
	#ADC_DR_DATA_3
 (0x0008U << 
ADC_DR_DATA_Pos
è

	)

839 
	#ADC_DR_DATA_4
 (0x0010U << 
ADC_DR_DATA_Pos
è

	)

840 
	#ADC_DR_DATA_5
 (0x0020U << 
ADC_DR_DATA_Pos
è

	)

841 
	#ADC_DR_DATA_6
 (0x0040U << 
ADC_DR_DATA_Pos
è

	)

842 
	#ADC_DR_DATA_7
 (0x0080U << 
ADC_DR_DATA_Pos
è

	)

843 
	#ADC_DR_DATA_8
 (0x0100U << 
ADC_DR_DATA_Pos
è

	)

844 
	#ADC_DR_DATA_9
 (0x0200U << 
ADC_DR_DATA_Pos
è

	)

845 
	#ADC_DR_DATA_10
 (0x0400U << 
ADC_DR_DATA_Pos
è

	)

846 
	#ADC_DR_DATA_11
 (0x0800U << 
ADC_DR_DATA_Pos
è

	)

847 
	#ADC_DR_DATA_12
 (0x1000U << 
ADC_DR_DATA_Pos
è

	)

848 
	#ADC_DR_DATA_13
 (0x2000U << 
ADC_DR_DATA_Pos
è

	)

849 
	#ADC_DR_DATA_14
 (0x4000U << 
ADC_DR_DATA_Pos
è

	)

850 
	#ADC_DR_DATA_15
 (0x8000U << 
ADC_DR_DATA_Pos
è

	)

854 
	#ADC_CCR_VREFEN_Pos
 (22U)

	)

855 
	#ADC_CCR_VREFEN_Msk
 (0x1U << 
ADC_CCR_VREFEN_Pos
è

	)

856 
	#ADC_CCR_VREFEN
 
ADC_CCR_VREFEN_Msk


	)

857 
	#ADC_CCR_TSEN_Pos
 (23U)

	)

858 
	#ADC_CCR_TSEN_Msk
 (0x1U << 
ADC_CCR_TSEN_Pos
è

	)

859 
	#ADC_CCR_TSEN
 
ADC_CCR_TSEN_Msk


	)

868 
	#CRC_DR_DR_Pos
 (0U)

	)

869 
	#CRC_DR_DR_Msk
 (0xFFFFFFFFU << 
CRC_DR_DR_Pos
è

	)

870 
	#CRC_DR_DR
 
CRC_DR_DR_Msk


	)

873 
	#CRC_IDR_IDR
 ((
ušt8_t
)0xFFUè

	)

876 
	#CRC_CR_RESET_Pos
 (0U)

	)

877 
	#CRC_CR_RESET_Msk
 (0x1U << 
CRC_CR_RESET_Pos
è

	)

878 
	#CRC_CR_RESET
 
CRC_CR_RESET_Msk


	)

879 
	#CRC_CR_REV_IN_Pos
 (5U)

	)

880 
	#CRC_CR_REV_IN_Msk
 (0x3U << 
CRC_CR_REV_IN_Pos
è

	)

881 
	#CRC_CR_REV_IN
 
CRC_CR_REV_IN_Msk


	)

882 
	#CRC_CR_REV_IN_0
 (0x1U << 
CRC_CR_REV_IN_Pos
è

	)

883 
	#CRC_CR_REV_IN_1
 (0x2U << 
CRC_CR_REV_IN_Pos
è

	)

884 
	#CRC_CR_REV_OUT_Pos
 (7U)

	)

885 
	#CRC_CR_REV_OUT_Msk
 (0x1U << 
CRC_CR_REV_OUT_Pos
è

	)

886 
	#CRC_CR_REV_OUT
 
CRC_CR_REV_OUT_Msk


	)

889 
	#CRC_INIT_INIT_Pos
 (0U)

	)

890 
	#CRC_INIT_INIT_Msk
 (0xFFFFFFFFU << 
CRC_INIT_INIT_Pos
è

	)

891 
	#CRC_INIT_INIT
 
CRC_INIT_INIT_Msk


	)

900 
	#DBGMCU_IDCODE_DEV_ID_Pos
 (0U)

	)

901 
	#DBGMCU_IDCODE_DEV_ID_Msk
 (0xFFFU << 
DBGMCU_IDCODE_DEV_ID_Pos
è

	)

902 
	#DBGMCU_IDCODE_DEV_ID
 
DBGMCU_IDCODE_DEV_ID_Msk


	)

904 
	#DBGMCU_IDCODE_REV_ID_Pos
 (16U)

	)

905 
	#DBGMCU_IDCODE_REV_ID_Msk
 (0xFFFFU << 
DBGMCU_IDCODE_REV_ID_Pos
è

	)

906 
	#DBGMCU_IDCODE_REV_ID
 
DBGMCU_IDCODE_REV_ID_Msk


	)

907 
	#DBGMCU_IDCODE_REV_ID_0
 (0x0001U << 
DBGMCU_IDCODE_REV_ID_Pos
è

	)

908 
	#DBGMCU_IDCODE_REV_ID_1
 (0x0002U << 
DBGMCU_IDCODE_REV_ID_Pos
è

	)

909 
	#DBGMCU_IDCODE_REV_ID_2
 (0x0004U << 
DBGMCU_IDCODE_REV_ID_Pos
è

	)

910 
	#DBGMCU_IDCODE_REV_ID_3
 (0x0008U << 
DBGMCU_IDCODE_REV_ID_Pos
è

	)

911 
	#DBGMCU_IDCODE_REV_ID_4
 (0x0010U << 
DBGMCU_IDCODE_REV_ID_Pos
è

	)

912 
	#DBGMCU_IDCODE_REV_ID_5
 (0x0020U << 
DBGMCU_IDCODE_REV_ID_Pos
è

	)

913 
	#DBGMCU_IDCODE_REV_ID_6
 (0x0040U << 
DBGMCU_IDCODE_REV_ID_Pos
è

	)

914 
	#DBGMCU_IDCODE_REV_ID_7
 (0x0080U << 
DBGMCU_IDCODE_REV_ID_Pos
è

	)

915 
	#DBGMCU_IDCODE_REV_ID_8
 (0x0100U << 
DBGMCU_IDCODE_REV_ID_Pos
è

	)

916 
	#DBGMCU_IDCODE_REV_ID_9
 (0x0200U << 
DBGMCU_IDCODE_REV_ID_Pos
è

	)

917 
	#DBGMCU_IDCODE_REV_ID_10
 (0x0400U << 
DBGMCU_IDCODE_REV_ID_Pos
è

	)

918 
	#DBGMCU_IDCODE_REV_ID_11
 (0x0800U << 
DBGMCU_IDCODE_REV_ID_Pos
è

	)

919 
	#DBGMCU_IDCODE_REV_ID_12
 (0x1000U << 
DBGMCU_IDCODE_REV_ID_Pos
è

	)

920 
	#DBGMCU_IDCODE_REV_ID_13
 (0x2000U << 
DBGMCU_IDCODE_REV_ID_Pos
è

	)

921 
	#DBGMCU_IDCODE_REV_ID_14
 (0x4000U << 
DBGMCU_IDCODE_REV_ID_Pos
è

	)

922 
	#DBGMCU_IDCODE_REV_ID_15
 (0x8000U << 
DBGMCU_IDCODE_REV_ID_Pos
è

	)

925 
	#DBGMCU_CR_DBG_STOP_Pos
 (1U)

	)

926 
	#DBGMCU_CR_DBG_STOP_Msk
 (0x1U << 
DBGMCU_CR_DBG_STOP_Pos
è

	)

927 
	#DBGMCU_CR_DBG_STOP
 
DBGMCU_CR_DBG_STOP_Msk


	)

928 
	#DBGMCU_CR_DBG_STANDBY_Pos
 (2U)

	)

929 
	#DBGMCU_CR_DBG_STANDBY_Msk
 (0x1U << 
DBGMCU_CR_DBG_STANDBY_Pos
è

	)

930 
	#DBGMCU_CR_DBG_STANDBY
 
DBGMCU_CR_DBG_STANDBY_Msk


	)

933 
	#DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos
 (1U)

	)

934 
	#DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk
 (0x1U << 
DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos
è

	)

935 
	#DBGMCU_APB1_FZ_DBG_TIM3_STOP
 
DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk


	)

936 
	#DBGMCU_APB1_FZ_DBG_TIM14_STOP_Pos
 (8U)

	)

937 
	#DBGMCU_APB1_FZ_DBG_TIM14_STOP_Msk
 (0x1U << 
DBGMCU_APB1_FZ_DBG_TIM14_STOP_Pos
è

	)

938 
	#DBGMCU_APB1_FZ_DBG_TIM14_STOP
 
DBGMCU_APB1_FZ_DBG_TIM14_STOP_Msk


	)

939 
	#DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos
 (10U)

	)

940 
	#DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk
 (0x1U << 
DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos
è

	)

941 
	#DBGMCU_APB1_FZ_DBG_RTC_STOP
 
DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk


	)

942 
	#DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos
 (11U)

	)

943 
	#DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk
 (0x1U << 
DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos
è

	)

944 
	#DBGMCU_APB1_FZ_DBG_WWDG_STOP
 
DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk


	)

945 
	#DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos
 (12U)

	)

946 
	#DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk
 (0x1U << 
DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos
è

	)

947 
	#DBGMCU_APB1_FZ_DBG_IWDG_STOP
 
DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk


	)

948 
	#DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos
 (21U)

	)

949 
	#DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk
 (0x1U << 
DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos
è

	)

950 
	#DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT
 
DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk


	)

953 
	#DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos
 (11U)

	)

954 
	#DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk
 (0x1U << 
DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos
è

	)

955 
	#DBGMCU_APB2_FZ_DBG_TIM1_STOP
 
DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk


	)

956 
	#DBGMCU_APB2_FZ_DBG_TIM16_STOP_Pos
 (17U)

	)

957 
	#DBGMCU_APB2_FZ_DBG_TIM16_STOP_Msk
 (0x1U << 
DBGMCU_APB2_FZ_DBG_TIM16_STOP_Pos
è

	)

958 
	#DBGMCU_APB2_FZ_DBG_TIM16_STOP
 
DBGMCU_APB2_FZ_DBG_TIM16_STOP_Msk


	)

959 
	#DBGMCU_APB2_FZ_DBG_TIM17_STOP_Pos
 (18U)

	)

960 
	#DBGMCU_APB2_FZ_DBG_TIM17_STOP_Msk
 (0x1U << 
DBGMCU_APB2_FZ_DBG_TIM17_STOP_Pos
è

	)

961 
	#DBGMCU_APB2_FZ_DBG_TIM17_STOP
 
DBGMCU_APB2_FZ_DBG_TIM17_STOP_Msk


	)

969 
	#DMA_ISR_GIF1_Pos
 (0U)

	)

970 
	#DMA_ISR_GIF1_Msk
 (0x1U << 
DMA_ISR_GIF1_Pos
è

	)

971 
	#DMA_ISR_GIF1
 
DMA_ISR_GIF1_Msk


	)

972 
	#DMA_ISR_TCIF1_Pos
 (1U)

	)

973 
	#DMA_ISR_TCIF1_Msk
 (0x1U << 
DMA_ISR_TCIF1_Pos
è

	)

974 
	#DMA_ISR_TCIF1
 
DMA_ISR_TCIF1_Msk


	)

975 
	#DMA_ISR_HTIF1_Pos
 (2U)

	)

976 
	#DMA_ISR_HTIF1_Msk
 (0x1U << 
DMA_ISR_HTIF1_Pos
è

	)

977 
	#DMA_ISR_HTIF1
 
DMA_ISR_HTIF1_Msk


	)

978 
	#DMA_ISR_TEIF1_Pos
 (3U)

	)

979 
	#DMA_ISR_TEIF1_Msk
 (0x1U << 
DMA_ISR_TEIF1_Pos
è

	)

980 
	#DMA_ISR_TEIF1
 
DMA_ISR_TEIF1_Msk


	)

981 
	#DMA_ISR_GIF2_Pos
 (4U)

	)

982 
	#DMA_ISR_GIF2_Msk
 (0x1U << 
DMA_ISR_GIF2_Pos
è

	)

983 
	#DMA_ISR_GIF2
 
DMA_ISR_GIF2_Msk


	)

984 
	#DMA_ISR_TCIF2_Pos
 (5U)

	)

985 
	#DMA_ISR_TCIF2_Msk
 (0x1U << 
DMA_ISR_TCIF2_Pos
è

	)

986 
	#DMA_ISR_TCIF2
 
DMA_ISR_TCIF2_Msk


	)

987 
	#DMA_ISR_HTIF2_Pos
 (6U)

	)

988 
	#DMA_ISR_HTIF2_Msk
 (0x1U << 
DMA_ISR_HTIF2_Pos
è

	)

989 
	#DMA_ISR_HTIF2
 
DMA_ISR_HTIF2_Msk


	)

990 
	#DMA_ISR_TEIF2_Pos
 (7U)

	)

991 
	#DMA_ISR_TEIF2_Msk
 (0x1U << 
DMA_ISR_TEIF2_Pos
è

	)

992 
	#DMA_ISR_TEIF2
 
DMA_ISR_TEIF2_Msk


	)

993 
	#DMA_ISR_GIF3_Pos
 (8U)

	)

994 
	#DMA_ISR_GIF3_Msk
 (0x1U << 
DMA_ISR_GIF3_Pos
è

	)

995 
	#DMA_ISR_GIF3
 
DMA_ISR_GIF3_Msk


	)

996 
	#DMA_ISR_TCIF3_Pos
 (9U)

	)

997 
	#DMA_ISR_TCIF3_Msk
 (0x1U << 
DMA_ISR_TCIF3_Pos
è

	)

998 
	#DMA_ISR_TCIF3
 
DMA_ISR_TCIF3_Msk


	)

999 
	#DMA_ISR_HTIF3_Pos
 (10U)

	)

1000 
	#DMA_ISR_HTIF3_Msk
 (0x1U << 
DMA_ISR_HTIF3_Pos
è

	)

1001 
	#DMA_ISR_HTIF3
 
DMA_ISR_HTIF3_Msk


	)

1002 
	#DMA_ISR_TEIF3_Pos
 (11U)

	)

1003 
	#DMA_ISR_TEIF3_Msk
 (0x1U << 
DMA_ISR_TEIF3_Pos
è

	)

1004 
	#DMA_ISR_TEIF3
 
DMA_ISR_TEIF3_Msk


	)

1005 
	#DMA_ISR_GIF4_Pos
 (12U)

	)

1006 
	#DMA_ISR_GIF4_Msk
 (0x1U << 
DMA_ISR_GIF4_Pos
è

	)

1007 
	#DMA_ISR_GIF4
 
DMA_ISR_GIF4_Msk


	)

1008 
	#DMA_ISR_TCIF4_Pos
 (13U)

	)

1009 
	#DMA_ISR_TCIF4_Msk
 (0x1U << 
DMA_ISR_TCIF4_Pos
è

	)

1010 
	#DMA_ISR_TCIF4
 
DMA_ISR_TCIF4_Msk


	)

1011 
	#DMA_ISR_HTIF4_Pos
 (14U)

	)

1012 
	#DMA_ISR_HTIF4_Msk
 (0x1U << 
DMA_ISR_HTIF4_Pos
è

	)

1013 
	#DMA_ISR_HTIF4
 
DMA_ISR_HTIF4_Msk


	)

1014 
	#DMA_ISR_TEIF4_Pos
 (15U)

	)

1015 
	#DMA_ISR_TEIF4_Msk
 (0x1U << 
DMA_ISR_TEIF4_Pos
è

	)

1016 
	#DMA_ISR_TEIF4
 
DMA_ISR_TEIF4_Msk


	)

1017 
	#DMA_ISR_GIF5_Pos
 (16U)

	)

1018 
	#DMA_ISR_GIF5_Msk
 (0x1U << 
DMA_ISR_GIF5_Pos
è

	)

1019 
	#DMA_ISR_GIF5
 
DMA_ISR_GIF5_Msk


	)

1020 
	#DMA_ISR_TCIF5_Pos
 (17U)

	)

1021 
	#DMA_ISR_TCIF5_Msk
 (0x1U << 
DMA_ISR_TCIF5_Pos
è

	)

1022 
	#DMA_ISR_TCIF5
 
DMA_ISR_TCIF5_Msk


	)

1023 
	#DMA_ISR_HTIF5_Pos
 (18U)

	)

1024 
	#DMA_ISR_HTIF5_Msk
 (0x1U << 
DMA_ISR_HTIF5_Pos
è

	)

1025 
	#DMA_ISR_HTIF5
 
DMA_ISR_HTIF5_Msk


	)

1026 
	#DMA_ISR_TEIF5_Pos
 (19U)

	)

1027 
	#DMA_ISR_TEIF5_Msk
 (0x1U << 
DMA_ISR_TEIF5_Pos
è

	)

1028 
	#DMA_ISR_TEIF5
 
DMA_ISR_TEIF5_Msk


	)

1031 
	#DMA_IFCR_CGIF1_Pos
 (0U)

	)

1032 
	#DMA_IFCR_CGIF1_Msk
 (0x1U << 
DMA_IFCR_CGIF1_Pos
è

	)

1033 
	#DMA_IFCR_CGIF1
 
DMA_IFCR_CGIF1_Msk


	)

1034 
	#DMA_IFCR_CTCIF1_Pos
 (1U)

	)

1035 
	#DMA_IFCR_CTCIF1_Msk
 (0x1U << 
DMA_IFCR_CTCIF1_Pos
è

	)

1036 
	#DMA_IFCR_CTCIF1
 
DMA_IFCR_CTCIF1_Msk


	)

1037 
	#DMA_IFCR_CHTIF1_Pos
 (2U)

	)

1038 
	#DMA_IFCR_CHTIF1_Msk
 (0x1U << 
DMA_IFCR_CHTIF1_Pos
è

	)

1039 
	#DMA_IFCR_CHTIF1
 
DMA_IFCR_CHTIF1_Msk


	)

1040 
	#DMA_IFCR_CTEIF1_Pos
 (3U)

	)

1041 
	#DMA_IFCR_CTEIF1_Msk
 (0x1U << 
DMA_IFCR_CTEIF1_Pos
è

	)

1042 
	#DMA_IFCR_CTEIF1
 
DMA_IFCR_CTEIF1_Msk


	)

1043 
	#DMA_IFCR_CGIF2_Pos
 (4U)

	)

1044 
	#DMA_IFCR_CGIF2_Msk
 (0x1U << 
DMA_IFCR_CGIF2_Pos
è

	)

1045 
	#DMA_IFCR_CGIF2
 
DMA_IFCR_CGIF2_Msk


	)

1046 
	#DMA_IFCR_CTCIF2_Pos
 (5U)

	)

1047 
	#DMA_IFCR_CTCIF2_Msk
 (0x1U << 
DMA_IFCR_CTCIF2_Pos
è

	)

1048 
	#DMA_IFCR_CTCIF2
 
DMA_IFCR_CTCIF2_Msk


	)

1049 
	#DMA_IFCR_CHTIF2_Pos
 (6U)

	)

1050 
	#DMA_IFCR_CHTIF2_Msk
 (0x1U << 
DMA_IFCR_CHTIF2_Pos
è

	)

1051 
	#DMA_IFCR_CHTIF2
 
DMA_IFCR_CHTIF2_Msk


	)

1052 
	#DMA_IFCR_CTEIF2_Pos
 (7U)

	)

1053 
	#DMA_IFCR_CTEIF2_Msk
 (0x1U << 
DMA_IFCR_CTEIF2_Pos
è

	)

1054 
	#DMA_IFCR_CTEIF2
 
DMA_IFCR_CTEIF2_Msk


	)

1055 
	#DMA_IFCR_CGIF3_Pos
 (8U)

	)

1056 
	#DMA_IFCR_CGIF3_Msk
 (0x1U << 
DMA_IFCR_CGIF3_Pos
è

	)

1057 
	#DMA_IFCR_CGIF3
 
DMA_IFCR_CGIF3_Msk


	)

1058 
	#DMA_IFCR_CTCIF3_Pos
 (9U)

	)

1059 
	#DMA_IFCR_CTCIF3_Msk
 (0x1U << 
DMA_IFCR_CTCIF3_Pos
è

	)

1060 
	#DMA_IFCR_CTCIF3
 
DMA_IFCR_CTCIF3_Msk


	)

1061 
	#DMA_IFCR_CHTIF3_Pos
 (10U)

	)

1062 
	#DMA_IFCR_CHTIF3_Msk
 (0x1U << 
DMA_IFCR_CHTIF3_Pos
è

	)

1063 
	#DMA_IFCR_CHTIF3
 
DMA_IFCR_CHTIF3_Msk


	)

1064 
	#DMA_IFCR_CTEIF3_Pos
 (11U)

	)

1065 
	#DMA_IFCR_CTEIF3_Msk
 (0x1U << 
DMA_IFCR_CTEIF3_Pos
è

	)

1066 
	#DMA_IFCR_CTEIF3
 
DMA_IFCR_CTEIF3_Msk


	)

1067 
	#DMA_IFCR_CGIF4_Pos
 (12U)

	)

1068 
	#DMA_IFCR_CGIF4_Msk
 (0x1U << 
DMA_IFCR_CGIF4_Pos
è

	)

1069 
	#DMA_IFCR_CGIF4
 
DMA_IFCR_CGIF4_Msk


	)

1070 
	#DMA_IFCR_CTCIF4_Pos
 (13U)

	)

1071 
	#DMA_IFCR_CTCIF4_Msk
 (0x1U << 
DMA_IFCR_CTCIF4_Pos
è

	)

1072 
	#DMA_IFCR_CTCIF4
 
DMA_IFCR_CTCIF4_Msk


	)

1073 
	#DMA_IFCR_CHTIF4_Pos
 (14U)

	)

1074 
	#DMA_IFCR_CHTIF4_Msk
 (0x1U << 
DMA_IFCR_CHTIF4_Pos
è

	)

1075 
	#DMA_IFCR_CHTIF4
 
DMA_IFCR_CHTIF4_Msk


	)

1076 
	#DMA_IFCR_CTEIF4_Pos
 (15U)

	)

1077 
	#DMA_IFCR_CTEIF4_Msk
 (0x1U << 
DMA_IFCR_CTEIF4_Pos
è

	)

1078 
	#DMA_IFCR_CTEIF4
 
DMA_IFCR_CTEIF4_Msk


	)

1079 
	#DMA_IFCR_CGIF5_Pos
 (16U)

	)

1080 
	#DMA_IFCR_CGIF5_Msk
 (0x1U << 
DMA_IFCR_CGIF5_Pos
è

	)

1081 
	#DMA_IFCR_CGIF5
 
DMA_IFCR_CGIF5_Msk


	)

1082 
	#DMA_IFCR_CTCIF5_Pos
 (17U)

	)

1083 
	#DMA_IFCR_CTCIF5_Msk
 (0x1U << 
DMA_IFCR_CTCIF5_Pos
è

	)

1084 
	#DMA_IFCR_CTCIF5
 
DMA_IFCR_CTCIF5_Msk


	)

1085 
	#DMA_IFCR_CHTIF5_Pos
 (18U)

	)

1086 
	#DMA_IFCR_CHTIF5_Msk
 (0x1U << 
DMA_IFCR_CHTIF5_Pos
è

	)

1087 
	#DMA_IFCR_CHTIF5
 
DMA_IFCR_CHTIF5_Msk


	)

1088 
	#DMA_IFCR_CTEIF5_Pos
 (19U)

	)

1089 
	#DMA_IFCR_CTEIF5_Msk
 (0x1U << 
DMA_IFCR_CTEIF5_Pos
è

	)

1090 
	#DMA_IFCR_CTEIF5
 
DMA_IFCR_CTEIF5_Msk


	)

1093 
	#DMA_CCR_EN_Pos
 (0U)

	)

1094 
	#DMA_CCR_EN_Msk
 (0x1U << 
DMA_CCR_EN_Pos
è

	)

1095 
	#DMA_CCR_EN
 
DMA_CCR_EN_Msk


	)

1096 
	#DMA_CCR_TCIE_Pos
 (1U)

	)

1097 
	#DMA_CCR_TCIE_Msk
 (0x1U << 
DMA_CCR_TCIE_Pos
è

	)

1098 
	#DMA_CCR_TCIE
 
DMA_CCR_TCIE_Msk


	)

1099 
	#DMA_CCR_HTIE_Pos
 (2U)

	)

1100 
	#DMA_CCR_HTIE_Msk
 (0x1U << 
DMA_CCR_HTIE_Pos
è

	)

1101 
	#DMA_CCR_HTIE
 
DMA_CCR_HTIE_Msk


	)

1102 
	#DMA_CCR_TEIE_Pos
 (3U)

	)

1103 
	#DMA_CCR_TEIE_Msk
 (0x1U << 
DMA_CCR_TEIE_Pos
è

	)

1104 
	#DMA_CCR_TEIE
 
DMA_CCR_TEIE_Msk


	)

1105 
	#DMA_CCR_DIR_Pos
 (4U)

	)

1106 
	#DMA_CCR_DIR_Msk
 (0x1U << 
DMA_CCR_DIR_Pos
è

	)

1107 
	#DMA_CCR_DIR
 
DMA_CCR_DIR_Msk


	)

1108 
	#DMA_CCR_CIRC_Pos
 (5U)

	)

1109 
	#DMA_CCR_CIRC_Msk
 (0x1U << 
DMA_CCR_CIRC_Pos
è

	)

1110 
	#DMA_CCR_CIRC
 
DMA_CCR_CIRC_Msk


	)

1111 
	#DMA_CCR_PINC_Pos
 (6U)

	)

1112 
	#DMA_CCR_PINC_Msk
 (0x1U << 
DMA_CCR_PINC_Pos
è

	)

1113 
	#DMA_CCR_PINC
 
DMA_CCR_PINC_Msk


	)

1114 
	#DMA_CCR_MINC_Pos
 (7U)

	)

1115 
	#DMA_CCR_MINC_Msk
 (0x1U << 
DMA_CCR_MINC_Pos
è

	)

1116 
	#DMA_CCR_MINC
 
DMA_CCR_MINC_Msk


	)

1118 
	#DMA_CCR_PSIZE_Pos
 (8U)

	)

1119 
	#DMA_CCR_PSIZE_Msk
 (0x3U << 
DMA_CCR_PSIZE_Pos
è

	)

1120 
	#DMA_CCR_PSIZE
 
DMA_CCR_PSIZE_Msk


	)

1121 
	#DMA_CCR_PSIZE_0
 (0x1U << 
DMA_CCR_PSIZE_Pos
è

	)

1122 
	#DMA_CCR_PSIZE_1
 (0x2U << 
DMA_CCR_PSIZE_Pos
è

	)

1124 
	#DMA_CCR_MSIZE_Pos
 (10U)

	)

1125 
	#DMA_CCR_MSIZE_Msk
 (0x3U << 
DMA_CCR_MSIZE_Pos
è

	)

1126 
	#DMA_CCR_MSIZE
 
DMA_CCR_MSIZE_Msk


	)

1127 
	#DMA_CCR_MSIZE_0
 (0x1U << 
DMA_CCR_MSIZE_Pos
è

	)

1128 
	#DMA_CCR_MSIZE_1
 (0x2U << 
DMA_CCR_MSIZE_Pos
è

	)

1130 
	#DMA_CCR_PL_Pos
 (12U)

	)

1131 
	#DMA_CCR_PL_Msk
 (0x3U << 
DMA_CCR_PL_Pos
è

	)

1132 
	#DMA_CCR_PL
 
DMA_CCR_PL_Msk


	)

1133 
	#DMA_CCR_PL_0
 (0x1U << 
DMA_CCR_PL_Pos
è

	)

1134 
	#DMA_CCR_PL_1
 (0x2U << 
DMA_CCR_PL_Pos
è

	)

1136 
	#DMA_CCR_MEM2MEM_Pos
 (14U)

	)

1137 
	#DMA_CCR_MEM2MEM_Msk
 (0x1U << 
DMA_CCR_MEM2MEM_Pos
è

	)

1138 
	#DMA_CCR_MEM2MEM
 
DMA_CCR_MEM2MEM_Msk


	)

1141 
	#DMA_CNDTR_NDT_Pos
 (0U)

	)

1142 
	#DMA_CNDTR_NDT_Msk
 (0xFFFFU << 
DMA_CNDTR_NDT_Pos
è

	)

1143 
	#DMA_CNDTR_NDT
 
DMA_CNDTR_NDT_Msk


	)

1146 
	#DMA_CPAR_PA_Pos
 (0U)

	)

1147 
	#DMA_CPAR_PA_Msk
 (0xFFFFFFFFU << 
DMA_CPAR_PA_Pos
è

	)

1148 
	#DMA_CPAR_PA
 
DMA_CPAR_PA_Msk


	)

1151 
	#DMA_CMAR_MA_Pos
 (0U)

	)

1152 
	#DMA_CMAR_MA_Msk
 (0xFFFFFFFFU << 
DMA_CMAR_MA_Pos
è

	)

1153 
	#DMA_CMAR_MA
 
DMA_CMAR_MA_Msk


	)

1161 
	#EXTI_IMR_MR0_Pos
 (0U)

	)

1162 
	#EXTI_IMR_MR0_Msk
 (0x1U << 
EXTI_IMR_MR0_Pos
è

	)

1163 
	#EXTI_IMR_MR0
 
EXTI_IMR_MR0_Msk


	)

1164 
	#EXTI_IMR_MR1_Pos
 (1U)

	)

1165 
	#EXTI_IMR_MR1_Msk
 (0x1U << 
EXTI_IMR_MR1_Pos
è

	)

1166 
	#EXTI_IMR_MR1
 
EXTI_IMR_MR1_Msk


	)

1167 
	#EXTI_IMR_MR2_Pos
 (2U)

	)

1168 
	#EXTI_IMR_MR2_Msk
 (0x1U << 
EXTI_IMR_MR2_Pos
è

	)

1169 
	#EXTI_IMR_MR2
 
EXTI_IMR_MR2_Msk


	)

1170 
	#EXTI_IMR_MR3_Pos
 (3U)

	)

1171 
	#EXTI_IMR_MR3_Msk
 (0x1U << 
EXTI_IMR_MR3_Pos
è

	)

1172 
	#EXTI_IMR_MR3
 
EXTI_IMR_MR3_Msk


	)

1173 
	#EXTI_IMR_MR4_Pos
 (4U)

	)

1174 
	#EXTI_IMR_MR4_Msk
 (0x1U << 
EXTI_IMR_MR4_Pos
è

	)

1175 
	#EXTI_IMR_MR4
 
EXTI_IMR_MR4_Msk


	)

1176 
	#EXTI_IMR_MR5_Pos
 (5U)

	)

1177 
	#EXTI_IMR_MR5_Msk
 (0x1U << 
EXTI_IMR_MR5_Pos
è

	)

1178 
	#EXTI_IMR_MR5
 
EXTI_IMR_MR5_Msk


	)

1179 
	#EXTI_IMR_MR6_Pos
 (6U)

	)

1180 
	#EXTI_IMR_MR6_Msk
 (0x1U << 
EXTI_IMR_MR6_Pos
è

	)

1181 
	#EXTI_IMR_MR6
 
EXTI_IMR_MR6_Msk


	)

1182 
	#EXTI_IMR_MR7_Pos
 (7U)

	)

1183 
	#EXTI_IMR_MR7_Msk
 (0x1U << 
EXTI_IMR_MR7_Pos
è

	)

1184 
	#EXTI_IMR_MR7
 
EXTI_IMR_MR7_Msk


	)

1185 
	#EXTI_IMR_MR8_Pos
 (8U)

	)

1186 
	#EXTI_IMR_MR8_Msk
 (0x1U << 
EXTI_IMR_MR8_Pos
è

	)

1187 
	#EXTI_IMR_MR8
 
EXTI_IMR_MR8_Msk


	)

1188 
	#EXTI_IMR_MR9_Pos
 (9U)

	)

1189 
	#EXTI_IMR_MR9_Msk
 (0x1U << 
EXTI_IMR_MR9_Pos
è

	)

1190 
	#EXTI_IMR_MR9
 
EXTI_IMR_MR9_Msk


	)

1191 
	#EXTI_IMR_MR10_Pos
 (10U)

	)

1192 
	#EXTI_IMR_MR10_Msk
 (0x1U << 
EXTI_IMR_MR10_Pos
è

	)

1193 
	#EXTI_IMR_MR10
 
EXTI_IMR_MR10_Msk


	)

1194 
	#EXTI_IMR_MR11_Pos
 (11U)

	)

1195 
	#EXTI_IMR_MR11_Msk
 (0x1U << 
EXTI_IMR_MR11_Pos
è

	)

1196 
	#EXTI_IMR_MR11
 
EXTI_IMR_MR11_Msk


	)

1197 
	#EXTI_IMR_MR12_Pos
 (12U)

	)

1198 
	#EXTI_IMR_MR12_Msk
 (0x1U << 
EXTI_IMR_MR12_Pos
è

	)

1199 
	#EXTI_IMR_MR12
 
EXTI_IMR_MR12_Msk


	)

1200 
	#EXTI_IMR_MR13_Pos
 (13U)

	)

1201 
	#EXTI_IMR_MR13_Msk
 (0x1U << 
EXTI_IMR_MR13_Pos
è

	)

1202 
	#EXTI_IMR_MR13
 
EXTI_IMR_MR13_Msk


	)

1203 
	#EXTI_IMR_MR14_Pos
 (14U)

	)

1204 
	#EXTI_IMR_MR14_Msk
 (0x1U << 
EXTI_IMR_MR14_Pos
è

	)

1205 
	#EXTI_IMR_MR14
 
EXTI_IMR_MR14_Msk


	)

1206 
	#EXTI_IMR_MR15_Pos
 (15U)

	)

1207 
	#EXTI_IMR_MR15_Msk
 (0x1U << 
EXTI_IMR_MR15_Pos
è

	)

1208 
	#EXTI_IMR_MR15
 
EXTI_IMR_MR15_Msk


	)

1209 
	#EXTI_IMR_MR17_Pos
 (17U)

	)

1210 
	#EXTI_IMR_MR17_Msk
 (0x1U << 
EXTI_IMR_MR17_Pos
è

	)

1211 
	#EXTI_IMR_MR17
 
EXTI_IMR_MR17_Msk


	)

1212 
	#EXTI_IMR_MR18_Pos
 (18U)

	)

1213 
	#EXTI_IMR_MR18_Msk
 (0x1U << 
EXTI_IMR_MR18_Pos
è

	)

1214 
	#EXTI_IMR_MR18
 
EXTI_IMR_MR18_Msk


	)

1215 
	#EXTI_IMR_MR19_Pos
 (19U)

	)

1216 
	#EXTI_IMR_MR19_Msk
 (0x1U << 
EXTI_IMR_MR19_Pos
è

	)

1217 
	#EXTI_IMR_MR19
 
EXTI_IMR_MR19_Msk


	)

1218 
	#EXTI_IMR_MR23_Pos
 (23U)

	)

1219 
	#EXTI_IMR_MR23_Msk
 (0x1U << 
EXTI_IMR_MR23_Pos
è

	)

1220 
	#EXTI_IMR_MR23
 
EXTI_IMR_MR23_Msk


	)

1223 
	#EXTI_IMR_IM0
 
EXTI_IMR_MR0


	)

1224 
	#EXTI_IMR_IM1
 
EXTI_IMR_MR1


	)

1225 
	#EXTI_IMR_IM2
 
EXTI_IMR_MR2


	)

1226 
	#EXTI_IMR_IM3
 
EXTI_IMR_MR3


	)

1227 
	#EXTI_IMR_IM4
 
EXTI_IMR_MR4


	)

1228 
	#EXTI_IMR_IM5
 
EXTI_IMR_MR5


	)

1229 
	#EXTI_IMR_IM6
 
EXTI_IMR_MR6


	)

1230 
	#EXTI_IMR_IM7
 
EXTI_IMR_MR7


	)

1231 
	#EXTI_IMR_IM8
 
EXTI_IMR_MR8


	)

1232 
	#EXTI_IMR_IM9
 
EXTI_IMR_MR9


	)

1233 
	#EXTI_IMR_IM10
 
EXTI_IMR_MR10


	)

1234 
	#EXTI_IMR_IM11
 
EXTI_IMR_MR11


	)

1235 
	#EXTI_IMR_IM12
 
EXTI_IMR_MR12


	)

1236 
	#EXTI_IMR_IM13
 
EXTI_IMR_MR13


	)

1237 
	#EXTI_IMR_IM14
 
EXTI_IMR_MR14


	)

1238 
	#EXTI_IMR_IM15
 
EXTI_IMR_MR15


	)

1239 
	#EXTI_IMR_IM17
 
EXTI_IMR_MR17


	)

1240 
	#EXTI_IMR_IM18
 
EXTI_IMR_MR18


	)

1241 
	#EXTI_IMR_IM19
 
EXTI_IMR_MR19


	)

1242 
	#EXTI_IMR_IM23
 
EXTI_IMR_MR23


	)

1244 
	#EXTI_IMR_IM_Pos
 (0U)

	)

1245 
	#EXTI_IMR_IM_Msk
 (0x8EFFFFU << 
EXTI_IMR_IM_Pos
è

	)

1246 
	#EXTI_IMR_IM
 
EXTI_IMR_IM_Msk


	)

1250 
	#EXTI_EMR_MR0_Pos
 (0U)

	)

1251 
	#EXTI_EMR_MR0_Msk
 (0x1U << 
EXTI_EMR_MR0_Pos
è

	)

1252 
	#EXTI_EMR_MR0
 
EXTI_EMR_MR0_Msk


	)

1253 
	#EXTI_EMR_MR1_Pos
 (1U)

	)

1254 
	#EXTI_EMR_MR1_Msk
 (0x1U << 
EXTI_EMR_MR1_Pos
è

	)

1255 
	#EXTI_EMR_MR1
 
EXTI_EMR_MR1_Msk


	)

1256 
	#EXTI_EMR_MR2_Pos
 (2U)

	)

1257 
	#EXTI_EMR_MR2_Msk
 (0x1U << 
EXTI_EMR_MR2_Pos
è

	)

1258 
	#EXTI_EMR_MR2
 
EXTI_EMR_MR2_Msk


	)

1259 
	#EXTI_EMR_MR3_Pos
 (3U)

	)

1260 
	#EXTI_EMR_MR3_Msk
 (0x1U << 
EXTI_EMR_MR3_Pos
è

	)

1261 
	#EXTI_EMR_MR3
 
EXTI_EMR_MR3_Msk


	)

1262 
	#EXTI_EMR_MR4_Pos
 (4U)

	)

1263 
	#EXTI_EMR_MR4_Msk
 (0x1U << 
EXTI_EMR_MR4_Pos
è

	)

1264 
	#EXTI_EMR_MR4
 
EXTI_EMR_MR4_Msk


	)

1265 
	#EXTI_EMR_MR5_Pos
 (5U)

	)

1266 
	#EXTI_EMR_MR5_Msk
 (0x1U << 
EXTI_EMR_MR5_Pos
è

	)

1267 
	#EXTI_EMR_MR5
 
EXTI_EMR_MR5_Msk


	)

1268 
	#EXTI_EMR_MR6_Pos
 (6U)

	)

1269 
	#EXTI_EMR_MR6_Msk
 (0x1U << 
EXTI_EMR_MR6_Pos
è

	)

1270 
	#EXTI_EMR_MR6
 
EXTI_EMR_MR6_Msk


	)

1271 
	#EXTI_EMR_MR7_Pos
 (7U)

	)

1272 
	#EXTI_EMR_MR7_Msk
 (0x1U << 
EXTI_EMR_MR7_Pos
è

	)

1273 
	#EXTI_EMR_MR7
 
EXTI_EMR_MR7_Msk


	)

1274 
	#EXTI_EMR_MR8_Pos
 (8U)

	)

1275 
	#EXTI_EMR_MR8_Msk
 (0x1U << 
EXTI_EMR_MR8_Pos
è

	)

1276 
	#EXTI_EMR_MR8
 
EXTI_EMR_MR8_Msk


	)

1277 
	#EXTI_EMR_MR9_Pos
 (9U)

	)

1278 
	#EXTI_EMR_MR9_Msk
 (0x1U << 
EXTI_EMR_MR9_Pos
è

	)

1279 
	#EXTI_EMR_MR9
 
EXTI_EMR_MR9_Msk


	)

1280 
	#EXTI_EMR_MR10_Pos
 (10U)

	)

1281 
	#EXTI_EMR_MR10_Msk
 (0x1U << 
EXTI_EMR_MR10_Pos
è

	)

1282 
	#EXTI_EMR_MR10
 
EXTI_EMR_MR10_Msk


	)

1283 
	#EXTI_EMR_MR11_Pos
 (11U)

	)

1284 
	#EXTI_EMR_MR11_Msk
 (0x1U << 
EXTI_EMR_MR11_Pos
è

	)

1285 
	#EXTI_EMR_MR11
 
EXTI_EMR_MR11_Msk


	)

1286 
	#EXTI_EMR_MR12_Pos
 (12U)

	)

1287 
	#EXTI_EMR_MR12_Msk
 (0x1U << 
EXTI_EMR_MR12_Pos
è

	)

1288 
	#EXTI_EMR_MR12
 
EXTI_EMR_MR12_Msk


	)

1289 
	#EXTI_EMR_MR13_Pos
 (13U)

	)

1290 
	#EXTI_EMR_MR13_Msk
 (0x1U << 
EXTI_EMR_MR13_Pos
è

	)

1291 
	#EXTI_EMR_MR13
 
EXTI_EMR_MR13_Msk


	)

1292 
	#EXTI_EMR_MR14_Pos
 (14U)

	)

1293 
	#EXTI_EMR_MR14_Msk
 (0x1U << 
EXTI_EMR_MR14_Pos
è

	)

1294 
	#EXTI_EMR_MR14
 
EXTI_EMR_MR14_Msk


	)

1295 
	#EXTI_EMR_MR15_Pos
 (15U)

	)

1296 
	#EXTI_EMR_MR15_Msk
 (0x1U << 
EXTI_EMR_MR15_Pos
è

	)

1297 
	#EXTI_EMR_MR15
 
EXTI_EMR_MR15_Msk


	)

1298 
	#EXTI_EMR_MR17_Pos
 (17U)

	)

1299 
	#EXTI_EMR_MR17_Msk
 (0x1U << 
EXTI_EMR_MR17_Pos
è

	)

1300 
	#EXTI_EMR_MR17
 
EXTI_EMR_MR17_Msk


	)

1301 
	#EXTI_EMR_MR18_Pos
 (18U)

	)

1302 
	#EXTI_EMR_MR18_Msk
 (0x1U << 
EXTI_EMR_MR18_Pos
è

	)

1303 
	#EXTI_EMR_MR18
 
EXTI_EMR_MR18_Msk


	)

1304 
	#EXTI_EMR_MR19_Pos
 (19U)

	)

1305 
	#EXTI_EMR_MR19_Msk
 (0x1U << 
EXTI_EMR_MR19_Pos
è

	)

1306 
	#EXTI_EMR_MR19
 
EXTI_EMR_MR19_Msk


	)

1307 
	#EXTI_EMR_MR23_Pos
 (23U)

	)

1308 
	#EXTI_EMR_MR23_Msk
 (0x1U << 
EXTI_EMR_MR23_Pos
è

	)

1309 
	#EXTI_EMR_MR23
 
EXTI_EMR_MR23_Msk


	)

1312 
	#EXTI_EMR_EM0
 
EXTI_EMR_MR0


	)

1313 
	#EXTI_EMR_EM1
 
EXTI_EMR_MR1


	)

1314 
	#EXTI_EMR_EM2
 
EXTI_EMR_MR2


	)

1315 
	#EXTI_EMR_EM3
 
EXTI_EMR_MR3


	)

1316 
	#EXTI_EMR_EM4
 
EXTI_EMR_MR4


	)

1317 
	#EXTI_EMR_EM5
 
EXTI_EMR_MR5


	)

1318 
	#EXTI_EMR_EM6
 
EXTI_EMR_MR6


	)

1319 
	#EXTI_EMR_EM7
 
EXTI_EMR_MR7


	)

1320 
	#EXTI_EMR_EM8
 
EXTI_EMR_MR8


	)

1321 
	#EXTI_EMR_EM9
 
EXTI_EMR_MR9


	)

1322 
	#EXTI_EMR_EM10
 
EXTI_EMR_MR10


	)

1323 
	#EXTI_EMR_EM11
 
EXTI_EMR_MR11


	)

1324 
	#EXTI_EMR_EM12
 
EXTI_EMR_MR12


	)

1325 
	#EXTI_EMR_EM13
 
EXTI_EMR_MR13


	)

1326 
	#EXTI_EMR_EM14
 
EXTI_EMR_MR14


	)

1327 
	#EXTI_EMR_EM15
 
EXTI_EMR_MR15


	)

1328 
	#EXTI_EMR_EM17
 
EXTI_EMR_MR17


	)

1329 
	#EXTI_EMR_EM18
 
EXTI_EMR_MR18


	)

1330 
	#EXTI_EMR_EM19
 
EXTI_EMR_MR19


	)

1331 
	#EXTI_EMR_EM23
 
EXTI_EMR_MR23


	)

1334 
	#EXTI_RTSR_TR0_Pos
 (0U)

	)

1335 
	#EXTI_RTSR_TR0_Msk
 (0x1U << 
EXTI_RTSR_TR0_Pos
è

	)

1336 
	#EXTI_RTSR_TR0
 
EXTI_RTSR_TR0_Msk


	)

1337 
	#EXTI_RTSR_TR1_Pos
 (1U)

	)

1338 
	#EXTI_RTSR_TR1_Msk
 (0x1U << 
EXTI_RTSR_TR1_Pos
è

	)

1339 
	#EXTI_RTSR_TR1
 
EXTI_RTSR_TR1_Msk


	)

1340 
	#EXTI_RTSR_TR2_Pos
 (2U)

	)

1341 
	#EXTI_RTSR_TR2_Msk
 (0x1U << 
EXTI_RTSR_TR2_Pos
è

	)

1342 
	#EXTI_RTSR_TR2
 
EXTI_RTSR_TR2_Msk


	)

1343 
	#EXTI_RTSR_TR3_Pos
 (3U)

	)

1344 
	#EXTI_RTSR_TR3_Msk
 (0x1U << 
EXTI_RTSR_TR3_Pos
è

	)

1345 
	#EXTI_RTSR_TR3
 
EXTI_RTSR_TR3_Msk


	)

1346 
	#EXTI_RTSR_TR4_Pos
 (4U)

	)

1347 
	#EXTI_RTSR_TR4_Msk
 (0x1U << 
EXTI_RTSR_TR4_Pos
è

	)

1348 
	#EXTI_RTSR_TR4
 
EXTI_RTSR_TR4_Msk


	)

1349 
	#EXTI_RTSR_TR5_Pos
 (5U)

	)

1350 
	#EXTI_RTSR_TR5_Msk
 (0x1U << 
EXTI_RTSR_TR5_Pos
è

	)

1351 
	#EXTI_RTSR_TR5
 
EXTI_RTSR_TR5_Msk


	)

1352 
	#EXTI_RTSR_TR6_Pos
 (6U)

	)

1353 
	#EXTI_RTSR_TR6_Msk
 (0x1U << 
EXTI_RTSR_TR6_Pos
è

	)

1354 
	#EXTI_RTSR_TR6
 
EXTI_RTSR_TR6_Msk


	)

1355 
	#EXTI_RTSR_TR7_Pos
 (7U)

	)

1356 
	#EXTI_RTSR_TR7_Msk
 (0x1U << 
EXTI_RTSR_TR7_Pos
è

	)

1357 
	#EXTI_RTSR_TR7
 
EXTI_RTSR_TR7_Msk


	)

1358 
	#EXTI_RTSR_TR8_Pos
 (8U)

	)

1359 
	#EXTI_RTSR_TR8_Msk
 (0x1U << 
EXTI_RTSR_TR8_Pos
è

	)

1360 
	#EXTI_RTSR_TR8
 
EXTI_RTSR_TR8_Msk


	)

1361 
	#EXTI_RTSR_TR9_Pos
 (9U)

	)

1362 
	#EXTI_RTSR_TR9_Msk
 (0x1U << 
EXTI_RTSR_TR9_Pos
è

	)

1363 
	#EXTI_RTSR_TR9
 
EXTI_RTSR_TR9_Msk


	)

1364 
	#EXTI_RTSR_TR10_Pos
 (10U)

	)

1365 
	#EXTI_RTSR_TR10_Msk
 (0x1U << 
EXTI_RTSR_TR10_Pos
è

	)

1366 
	#EXTI_RTSR_TR10
 
EXTI_RTSR_TR10_Msk


	)

1367 
	#EXTI_RTSR_TR11_Pos
 (11U)

	)

1368 
	#EXTI_RTSR_TR11_Msk
 (0x1U << 
EXTI_RTSR_TR11_Pos
è

	)

1369 
	#EXTI_RTSR_TR11
 
EXTI_RTSR_TR11_Msk


	)

1370 
	#EXTI_RTSR_TR12_Pos
 (12U)

	)

1371 
	#EXTI_RTSR_TR12_Msk
 (0x1U << 
EXTI_RTSR_TR12_Pos
è

	)

1372 
	#EXTI_RTSR_TR12
 
EXTI_RTSR_TR12_Msk


	)

1373 
	#EXTI_RTSR_TR13_Pos
 (13U)

	)

1374 
	#EXTI_RTSR_TR13_Msk
 (0x1U << 
EXTI_RTSR_TR13_Pos
è

	)

1375 
	#EXTI_RTSR_TR13
 
EXTI_RTSR_TR13_Msk


	)

1376 
	#EXTI_RTSR_TR14_Pos
 (14U)

	)

1377 
	#EXTI_RTSR_TR14_Msk
 (0x1U << 
EXTI_RTSR_TR14_Pos
è

	)

1378 
	#EXTI_RTSR_TR14
 
EXTI_RTSR_TR14_Msk


	)

1379 
	#EXTI_RTSR_TR15_Pos
 (15U)

	)

1380 
	#EXTI_RTSR_TR15_Msk
 (0x1U << 
EXTI_RTSR_TR15_Pos
è

	)

1381 
	#EXTI_RTSR_TR15
 
EXTI_RTSR_TR15_Msk


	)

1382 
	#EXTI_RTSR_TR16_Pos
 (16U)

	)

1383 
	#EXTI_RTSR_TR16_Msk
 (0x1U << 
EXTI_RTSR_TR16_Pos
è

	)

1384 
	#EXTI_RTSR_TR16
 
EXTI_RTSR_TR16_Msk


	)

1385 
	#EXTI_RTSR_TR17_Pos
 (17U)

	)

1386 
	#EXTI_RTSR_TR17_Msk
 (0x1U << 
EXTI_RTSR_TR17_Pos
è

	)

1387 
	#EXTI_RTSR_TR17
 
EXTI_RTSR_TR17_Msk


	)

1388 
	#EXTI_RTSR_TR19_Pos
 (19U)

	)

1389 
	#EXTI_RTSR_TR19_Msk
 (0x1U << 
EXTI_RTSR_TR19_Pos
è

	)

1390 
	#EXTI_RTSR_TR19
 
EXTI_RTSR_TR19_Msk


	)

1393 
	#EXTI_RTSR_RT0
 
EXTI_RTSR_TR0


	)

1394 
	#EXTI_RTSR_RT1
 
EXTI_RTSR_TR1


	)

1395 
	#EXTI_RTSR_RT2
 
EXTI_RTSR_TR2


	)

1396 
	#EXTI_RTSR_RT3
 
EXTI_RTSR_TR3


	)

1397 
	#EXTI_RTSR_RT4
 
EXTI_RTSR_TR4


	)

1398 
	#EXTI_RTSR_RT5
 
EXTI_RTSR_TR5


	)

1399 
	#EXTI_RTSR_RT6
 
EXTI_RTSR_TR6


	)

1400 
	#EXTI_RTSR_RT7
 
EXTI_RTSR_TR7


	)

1401 
	#EXTI_RTSR_RT8
 
EXTI_RTSR_TR8


	)

1402 
	#EXTI_RTSR_RT9
 
EXTI_RTSR_TR9


	)

1403 
	#EXTI_RTSR_RT10
 
EXTI_RTSR_TR10


	)

1404 
	#EXTI_RTSR_RT11
 
EXTI_RTSR_TR11


	)

1405 
	#EXTI_RTSR_RT12
 
EXTI_RTSR_TR12


	)

1406 
	#EXTI_RTSR_RT13
 
EXTI_RTSR_TR13


	)

1407 
	#EXTI_RTSR_RT14
 
EXTI_RTSR_TR14


	)

1408 
	#EXTI_RTSR_RT15
 
EXTI_RTSR_TR15


	)

1409 
	#EXTI_RTSR_RT16
 
EXTI_RTSR_TR16


	)

1410 
	#EXTI_RTSR_RT17
 
EXTI_RTSR_TR17


	)

1411 
	#EXTI_RTSR_RT19
 
EXTI_RTSR_TR19


	)

1414 
	#EXTI_FTSR_TR0_Pos
 (0U)

	)

1415 
	#EXTI_FTSR_TR0_Msk
 (0x1U << 
EXTI_FTSR_TR0_Pos
è

	)

1416 
	#EXTI_FTSR_TR0
 
EXTI_FTSR_TR0_Msk


	)

1417 
	#EXTI_FTSR_TR1_Pos
 (1U)

	)

1418 
	#EXTI_FTSR_TR1_Msk
 (0x1U << 
EXTI_FTSR_TR1_Pos
è

	)

1419 
	#EXTI_FTSR_TR1
 
EXTI_FTSR_TR1_Msk


	)

1420 
	#EXTI_FTSR_TR2_Pos
 (2U)

	)

1421 
	#EXTI_FTSR_TR2_Msk
 (0x1U << 
EXTI_FTSR_TR2_Pos
è

	)

1422 
	#EXTI_FTSR_TR2
 
EXTI_FTSR_TR2_Msk


	)

1423 
	#EXTI_FTSR_TR3_Pos
 (3U)

	)

1424 
	#EXTI_FTSR_TR3_Msk
 (0x1U << 
EXTI_FTSR_TR3_Pos
è

	)

1425 
	#EXTI_FTSR_TR3
 
EXTI_FTSR_TR3_Msk


	)

1426 
	#EXTI_FTSR_TR4_Pos
 (4U)

	)

1427 
	#EXTI_FTSR_TR4_Msk
 (0x1U << 
EXTI_FTSR_TR4_Pos
è

	)

1428 
	#EXTI_FTSR_TR4
 
EXTI_FTSR_TR4_Msk


	)

1429 
	#EXTI_FTSR_TR5_Pos
 (5U)

	)

1430 
	#EXTI_FTSR_TR5_Msk
 (0x1U << 
EXTI_FTSR_TR5_Pos
è

	)

1431 
	#EXTI_FTSR_TR5
 
EXTI_FTSR_TR5_Msk


	)

1432 
	#EXTI_FTSR_TR6_Pos
 (6U)

	)

1433 
	#EXTI_FTSR_TR6_Msk
 (0x1U << 
EXTI_FTSR_TR6_Pos
è

	)

1434 
	#EXTI_FTSR_TR6
 
EXTI_FTSR_TR6_Msk


	)

1435 
	#EXTI_FTSR_TR7_Pos
 (7U)

	)

1436 
	#EXTI_FTSR_TR7_Msk
 (0x1U << 
EXTI_FTSR_TR7_Pos
è

	)

1437 
	#EXTI_FTSR_TR7
 
EXTI_FTSR_TR7_Msk


	)

1438 
	#EXTI_FTSR_TR8_Pos
 (8U)

	)

1439 
	#EXTI_FTSR_TR8_Msk
 (0x1U << 
EXTI_FTSR_TR8_Pos
è

	)

1440 
	#EXTI_FTSR_TR8
 
EXTI_FTSR_TR8_Msk


	)

1441 
	#EXTI_FTSR_TR9_Pos
 (9U)

	)

1442 
	#EXTI_FTSR_TR9_Msk
 (0x1U << 
EXTI_FTSR_TR9_Pos
è

	)

1443 
	#EXTI_FTSR_TR9
 
EXTI_FTSR_TR9_Msk


	)

1444 
	#EXTI_FTSR_TR10_Pos
 (10U)

	)

1445 
	#EXTI_FTSR_TR10_Msk
 (0x1U << 
EXTI_FTSR_TR10_Pos
è

	)

1446 
	#EXTI_FTSR_TR10
 
EXTI_FTSR_TR10_Msk


	)

1447 
	#EXTI_FTSR_TR11_Pos
 (11U)

	)

1448 
	#EXTI_FTSR_TR11_Msk
 (0x1U << 
EXTI_FTSR_TR11_Pos
è

	)

1449 
	#EXTI_FTSR_TR11
 
EXTI_FTSR_TR11_Msk


	)

1450 
	#EXTI_FTSR_TR12_Pos
 (12U)

	)

1451 
	#EXTI_FTSR_TR12_Msk
 (0x1U << 
EXTI_FTSR_TR12_Pos
è

	)

1452 
	#EXTI_FTSR_TR12
 
EXTI_FTSR_TR12_Msk


	)

1453 
	#EXTI_FTSR_TR13_Pos
 (13U)

	)

1454 
	#EXTI_FTSR_TR13_Msk
 (0x1U << 
EXTI_FTSR_TR13_Pos
è

	)

1455 
	#EXTI_FTSR_TR13
 
EXTI_FTSR_TR13_Msk


	)

1456 
	#EXTI_FTSR_TR14_Pos
 (14U)

	)

1457 
	#EXTI_FTSR_TR14_Msk
 (0x1U << 
EXTI_FTSR_TR14_Pos
è

	)

1458 
	#EXTI_FTSR_TR14
 
EXTI_FTSR_TR14_Msk


	)

1459 
	#EXTI_FTSR_TR15_Pos
 (15U)

	)

1460 
	#EXTI_FTSR_TR15_Msk
 (0x1U << 
EXTI_FTSR_TR15_Pos
è

	)

1461 
	#EXTI_FTSR_TR15
 
EXTI_FTSR_TR15_Msk


	)

1462 
	#EXTI_FTSR_TR16_Pos
 (16U)

	)

1463 
	#EXTI_FTSR_TR16_Msk
 (0x1U << 
EXTI_FTSR_TR16_Pos
è

	)

1464 
	#EXTI_FTSR_TR16
 
EXTI_FTSR_TR16_Msk


	)

1465 
	#EXTI_FTSR_TR17_Pos
 (17U)

	)

1466 
	#EXTI_FTSR_TR17_Msk
 (0x1U << 
EXTI_FTSR_TR17_Pos
è

	)

1467 
	#EXTI_FTSR_TR17
 
EXTI_FTSR_TR17_Msk


	)

1468 
	#EXTI_FTSR_TR19_Pos
 (19U)

	)

1469 
	#EXTI_FTSR_TR19_Msk
 (0x1U << 
EXTI_FTSR_TR19_Pos
è

	)

1470 
	#EXTI_FTSR_TR19
 
EXTI_FTSR_TR19_Msk


	)

1473 
	#EXTI_FTSR_FT0
 
EXTI_FTSR_TR0


	)

1474 
	#EXTI_FTSR_FT1
 
EXTI_FTSR_TR1


	)

1475 
	#EXTI_FTSR_FT2
 
EXTI_FTSR_TR2


	)

1476 
	#EXTI_FTSR_FT3
 
EXTI_FTSR_TR3


	)

1477 
	#EXTI_FTSR_FT4
 
EXTI_FTSR_TR4


	)

1478 
	#EXTI_FTSR_FT5
 
EXTI_FTSR_TR5


	)

1479 
	#EXTI_FTSR_FT6
 
EXTI_FTSR_TR6


	)

1480 
	#EXTI_FTSR_FT7
 
EXTI_FTSR_TR7


	)

1481 
	#EXTI_FTSR_FT8
 
EXTI_FTSR_TR8


	)

1482 
	#EXTI_FTSR_FT9
 
EXTI_FTSR_TR9


	)

1483 
	#EXTI_FTSR_FT10
 
EXTI_FTSR_TR10


	)

1484 
	#EXTI_FTSR_FT11
 
EXTI_FTSR_TR11


	)

1485 
	#EXTI_FTSR_FT12
 
EXTI_FTSR_TR12


	)

1486 
	#EXTI_FTSR_FT13
 
EXTI_FTSR_TR13


	)

1487 
	#EXTI_FTSR_FT14
 
EXTI_FTSR_TR14


	)

1488 
	#EXTI_FTSR_FT15
 
EXTI_FTSR_TR15


	)

1489 
	#EXTI_FTSR_FT16
 
EXTI_FTSR_TR16


	)

1490 
	#EXTI_FTSR_FT17
 
EXTI_FTSR_TR17


	)

1491 
	#EXTI_FTSR_FT19
 
EXTI_FTSR_TR19


	)

1494 
	#EXTI_SWIER_SWIER0_Pos
 (0U)

	)

1495 
	#EXTI_SWIER_SWIER0_Msk
 (0x1U << 
EXTI_SWIER_SWIER0_Pos
è

	)

1496 
	#EXTI_SWIER_SWIER0
 
EXTI_SWIER_SWIER0_Msk


	)

1497 
	#EXTI_SWIER_SWIER1_Pos
 (1U)

	)

1498 
	#EXTI_SWIER_SWIER1_Msk
 (0x1U << 
EXTI_SWIER_SWIER1_Pos
è

	)

1499 
	#EXTI_SWIER_SWIER1
 
EXTI_SWIER_SWIER1_Msk


	)

1500 
	#EXTI_SWIER_SWIER2_Pos
 (2U)

	)

1501 
	#EXTI_SWIER_SWIER2_Msk
 (0x1U << 
EXTI_SWIER_SWIER2_Pos
è

	)

1502 
	#EXTI_SWIER_SWIER2
 
EXTI_SWIER_SWIER2_Msk


	)

1503 
	#EXTI_SWIER_SWIER3_Pos
 (3U)

	)

1504 
	#EXTI_SWIER_SWIER3_Msk
 (0x1U << 
EXTI_SWIER_SWIER3_Pos
è

	)

1505 
	#EXTI_SWIER_SWIER3
 
EXTI_SWIER_SWIER3_Msk


	)

1506 
	#EXTI_SWIER_SWIER4_Pos
 (4U)

	)

1507 
	#EXTI_SWIER_SWIER4_Msk
 (0x1U << 
EXTI_SWIER_SWIER4_Pos
è

	)

1508 
	#EXTI_SWIER_SWIER4
 
EXTI_SWIER_SWIER4_Msk


	)

1509 
	#EXTI_SWIER_SWIER5_Pos
 (5U)

	)

1510 
	#EXTI_SWIER_SWIER5_Msk
 (0x1U << 
EXTI_SWIER_SWIER5_Pos
è

	)

1511 
	#EXTI_SWIER_SWIER5
 
EXTI_SWIER_SWIER5_Msk


	)

1512 
	#EXTI_SWIER_SWIER6_Pos
 (6U)

	)

1513 
	#EXTI_SWIER_SWIER6_Msk
 (0x1U << 
EXTI_SWIER_SWIER6_Pos
è

	)

1514 
	#EXTI_SWIER_SWIER6
 
EXTI_SWIER_SWIER6_Msk


	)

1515 
	#EXTI_SWIER_SWIER7_Pos
 (7U)

	)

1516 
	#EXTI_SWIER_SWIER7_Msk
 (0x1U << 
EXTI_SWIER_SWIER7_Pos
è

	)

1517 
	#EXTI_SWIER_SWIER7
 
EXTI_SWIER_SWIER7_Msk


	)

1518 
	#EXTI_SWIER_SWIER8_Pos
 (8U)

	)

1519 
	#EXTI_SWIER_SWIER8_Msk
 (0x1U << 
EXTI_SWIER_SWIER8_Pos
è

	)

1520 
	#EXTI_SWIER_SWIER8
 
EXTI_SWIER_SWIER8_Msk


	)

1521 
	#EXTI_SWIER_SWIER9_Pos
 (9U)

	)

1522 
	#EXTI_SWIER_SWIER9_Msk
 (0x1U << 
EXTI_SWIER_SWIER9_Pos
è

	)

1523 
	#EXTI_SWIER_SWIER9
 
EXTI_SWIER_SWIER9_Msk


	)

1524 
	#EXTI_SWIER_SWIER10_Pos
 (10U)

	)

1525 
	#EXTI_SWIER_SWIER10_Msk
 (0x1U << 
EXTI_SWIER_SWIER10_Pos
è

	)

1526 
	#EXTI_SWIER_SWIER10
 
EXTI_SWIER_SWIER10_Msk


	)

1527 
	#EXTI_SWIER_SWIER11_Pos
 (11U)

	)

1528 
	#EXTI_SWIER_SWIER11_Msk
 (0x1U << 
EXTI_SWIER_SWIER11_Pos
è

	)

1529 
	#EXTI_SWIER_SWIER11
 
EXTI_SWIER_SWIER11_Msk


	)

1530 
	#EXTI_SWIER_SWIER12_Pos
 (12U)

	)

1531 
	#EXTI_SWIER_SWIER12_Msk
 (0x1U << 
EXTI_SWIER_SWIER12_Pos
è

	)

1532 
	#EXTI_SWIER_SWIER12
 
EXTI_SWIER_SWIER12_Msk


	)

1533 
	#EXTI_SWIER_SWIER13_Pos
 (13U)

	)

1534 
	#EXTI_SWIER_SWIER13_Msk
 (0x1U << 
EXTI_SWIER_SWIER13_Pos
è

	)

1535 
	#EXTI_SWIER_SWIER13
 
EXTI_SWIER_SWIER13_Msk


	)

1536 
	#EXTI_SWIER_SWIER14_Pos
 (14U)

	)

1537 
	#EXTI_SWIER_SWIER14_Msk
 (0x1U << 
EXTI_SWIER_SWIER14_Pos
è

	)

1538 
	#EXTI_SWIER_SWIER14
 
EXTI_SWIER_SWIER14_Msk


	)

1539 
	#EXTI_SWIER_SWIER15_Pos
 (15U)

	)

1540 
	#EXTI_SWIER_SWIER15_Msk
 (0x1U << 
EXTI_SWIER_SWIER15_Pos
è

	)

1541 
	#EXTI_SWIER_SWIER15
 
EXTI_SWIER_SWIER15_Msk


	)

1542 
	#EXTI_SWIER_SWIER16_Pos
 (16U)

	)

1543 
	#EXTI_SWIER_SWIER16_Msk
 (0x1U << 
EXTI_SWIER_SWIER16_Pos
è

	)

1544 
	#EXTI_SWIER_SWIER16
 
EXTI_SWIER_SWIER16_Msk


	)

1545 
	#EXTI_SWIER_SWIER17_Pos
 (17U)

	)

1546 
	#EXTI_SWIER_SWIER17_Msk
 (0x1U << 
EXTI_SWIER_SWIER17_Pos
è

	)

1547 
	#EXTI_SWIER_SWIER17
 
EXTI_SWIER_SWIER17_Msk


	)

1548 
	#EXTI_SWIER_SWIER19_Pos
 (19U)

	)

1549 
	#EXTI_SWIER_SWIER19_Msk
 (0x1U << 
EXTI_SWIER_SWIER19_Pos
è

	)

1550 
	#EXTI_SWIER_SWIER19
 
EXTI_SWIER_SWIER19_Msk


	)

1553 
	#EXTI_SWIER_SWI0
 
EXTI_SWIER_SWIER0


	)

1554 
	#EXTI_SWIER_SWI1
 
EXTI_SWIER_SWIER1


	)

1555 
	#EXTI_SWIER_SWI2
 
EXTI_SWIER_SWIER2


	)

1556 
	#EXTI_SWIER_SWI3
 
EXTI_SWIER_SWIER3


	)

1557 
	#EXTI_SWIER_SWI4
 
EXTI_SWIER_SWIER4


	)

1558 
	#EXTI_SWIER_SWI5
 
EXTI_SWIER_SWIER5


	)

1559 
	#EXTI_SWIER_SWI6
 
EXTI_SWIER_SWIER6


	)

1560 
	#EXTI_SWIER_SWI7
 
EXTI_SWIER_SWIER7


	)

1561 
	#EXTI_SWIER_SWI8
 
EXTI_SWIER_SWIER8


	)

1562 
	#EXTI_SWIER_SWI9
 
EXTI_SWIER_SWIER9


	)

1563 
	#EXTI_SWIER_SWI10
 
EXTI_SWIER_SWIER10


	)

1564 
	#EXTI_SWIER_SWI11
 
EXTI_SWIER_SWIER11


	)

1565 
	#EXTI_SWIER_SWI12
 
EXTI_SWIER_SWIER12


	)

1566 
	#EXTI_SWIER_SWI13
 
EXTI_SWIER_SWIER13


	)

1567 
	#EXTI_SWIER_SWI14
 
EXTI_SWIER_SWIER14


	)

1568 
	#EXTI_SWIER_SWI15
 
EXTI_SWIER_SWIER15


	)

1569 
	#EXTI_SWIER_SWI16
 
EXTI_SWIER_SWIER16


	)

1570 
	#EXTI_SWIER_SWI17
 
EXTI_SWIER_SWIER17


	)

1571 
	#EXTI_SWIER_SWI19
 
EXTI_SWIER_SWIER19


	)

1574 
	#EXTI_PR_PR0_Pos
 (0U)

	)

1575 
	#EXTI_PR_PR0_Msk
 (0x1U << 
EXTI_PR_PR0_Pos
è

	)

1576 
	#EXTI_PR_PR0
 
EXTI_PR_PR0_Msk


	)

1577 
	#EXTI_PR_PR1_Pos
 (1U)

	)

1578 
	#EXTI_PR_PR1_Msk
 (0x1U << 
EXTI_PR_PR1_Pos
è

	)

1579 
	#EXTI_PR_PR1
 
EXTI_PR_PR1_Msk


	)

1580 
	#EXTI_PR_PR2_Pos
 (2U)

	)

1581 
	#EXTI_PR_PR2_Msk
 (0x1U << 
EXTI_PR_PR2_Pos
è

	)

1582 
	#EXTI_PR_PR2
 
EXTI_PR_PR2_Msk


	)

1583 
	#EXTI_PR_PR3_Pos
 (3U)

	)

1584 
	#EXTI_PR_PR3_Msk
 (0x1U << 
EXTI_PR_PR3_Pos
è

	)

1585 
	#EXTI_PR_PR3
 
EXTI_PR_PR3_Msk


	)

1586 
	#EXTI_PR_PR4_Pos
 (4U)

	)

1587 
	#EXTI_PR_PR4_Msk
 (0x1U << 
EXTI_PR_PR4_Pos
è

	)

1588 
	#EXTI_PR_PR4
 
EXTI_PR_PR4_Msk


	)

1589 
	#EXTI_PR_PR5_Pos
 (5U)

	)

1590 
	#EXTI_PR_PR5_Msk
 (0x1U << 
EXTI_PR_PR5_Pos
è

	)

1591 
	#EXTI_PR_PR5
 
EXTI_PR_PR5_Msk


	)

1592 
	#EXTI_PR_PR6_Pos
 (6U)

	)

1593 
	#EXTI_PR_PR6_Msk
 (0x1U << 
EXTI_PR_PR6_Pos
è

	)

1594 
	#EXTI_PR_PR6
 
EXTI_PR_PR6_Msk


	)

1595 
	#EXTI_PR_PR7_Pos
 (7U)

	)

1596 
	#EXTI_PR_PR7_Msk
 (0x1U << 
EXTI_PR_PR7_Pos
è

	)

1597 
	#EXTI_PR_PR7
 
EXTI_PR_PR7_Msk


	)

1598 
	#EXTI_PR_PR8_Pos
 (8U)

	)

1599 
	#EXTI_PR_PR8_Msk
 (0x1U << 
EXTI_PR_PR8_Pos
è

	)

1600 
	#EXTI_PR_PR8
 
EXTI_PR_PR8_Msk


	)

1601 
	#EXTI_PR_PR9_Pos
 (9U)

	)

1602 
	#EXTI_PR_PR9_Msk
 (0x1U << 
EXTI_PR_PR9_Pos
è

	)

1603 
	#EXTI_PR_PR9
 
EXTI_PR_PR9_Msk


	)

1604 
	#EXTI_PR_PR10_Pos
 (10U)

	)

1605 
	#EXTI_PR_PR10_Msk
 (0x1U << 
EXTI_PR_PR10_Pos
è

	)

1606 
	#EXTI_PR_PR10
 
EXTI_PR_PR10_Msk


	)

1607 
	#EXTI_PR_PR11_Pos
 (11U)

	)

1608 
	#EXTI_PR_PR11_Msk
 (0x1U << 
EXTI_PR_PR11_Pos
è

	)

1609 
	#EXTI_PR_PR11
 
EXTI_PR_PR11_Msk


	)

1610 
	#EXTI_PR_PR12_Pos
 (12U)

	)

1611 
	#EXTI_PR_PR12_Msk
 (0x1U << 
EXTI_PR_PR12_Pos
è

	)

1612 
	#EXTI_PR_PR12
 
EXTI_PR_PR12_Msk


	)

1613 
	#EXTI_PR_PR13_Pos
 (13U)

	)

1614 
	#EXTI_PR_PR13_Msk
 (0x1U << 
EXTI_PR_PR13_Pos
è

	)

1615 
	#EXTI_PR_PR13
 
EXTI_PR_PR13_Msk


	)

1616 
	#EXTI_PR_PR14_Pos
 (14U)

	)

1617 
	#EXTI_PR_PR14_Msk
 (0x1U << 
EXTI_PR_PR14_Pos
è

	)

1618 
	#EXTI_PR_PR14
 
EXTI_PR_PR14_Msk


	)

1619 
	#EXTI_PR_PR15_Pos
 (15U)

	)

1620 
	#EXTI_PR_PR15_Msk
 (0x1U << 
EXTI_PR_PR15_Pos
è

	)

1621 
	#EXTI_PR_PR15
 
EXTI_PR_PR15_Msk


	)

1622 
	#EXTI_PR_PR16_Pos
 (16U)

	)

1623 
	#EXTI_PR_PR16_Msk
 (0x1U << 
EXTI_PR_PR16_Pos
è

	)

1624 
	#EXTI_PR_PR16
 
EXTI_PR_PR16_Msk


	)

1625 
	#EXTI_PR_PR17_Pos
 (17U)

	)

1626 
	#EXTI_PR_PR17_Msk
 (0x1U << 
EXTI_PR_PR17_Pos
è

	)

1627 
	#EXTI_PR_PR17
 
EXTI_PR_PR17_Msk


	)

1628 
	#EXTI_PR_PR19_Pos
 (19U)

	)

1629 
	#EXTI_PR_PR19_Msk
 (0x1U << 
EXTI_PR_PR19_Pos
è

	)

1630 
	#EXTI_PR_PR19
 
EXTI_PR_PR19_Msk


	)

1633 
	#EXTI_PR_PIF0
 
EXTI_PR_PR0


	)

1634 
	#EXTI_PR_PIF1
 
EXTI_PR_PR1


	)

1635 
	#EXTI_PR_PIF2
 
EXTI_PR_PR2


	)

1636 
	#EXTI_PR_PIF3
 
EXTI_PR_PR3


	)

1637 
	#EXTI_PR_PIF4
 
EXTI_PR_PR4


	)

1638 
	#EXTI_PR_PIF5
 
EXTI_PR_PR5


	)

1639 
	#EXTI_PR_PIF6
 
EXTI_PR_PR6


	)

1640 
	#EXTI_PR_PIF7
 
EXTI_PR_PR7


	)

1641 
	#EXTI_PR_PIF8
 
EXTI_PR_PR8


	)

1642 
	#EXTI_PR_PIF9
 
EXTI_PR_PR9


	)

1643 
	#EXTI_PR_PIF10
 
EXTI_PR_PR10


	)

1644 
	#EXTI_PR_PIF11
 
EXTI_PR_PR11


	)

1645 
	#EXTI_PR_PIF12
 
EXTI_PR_PR12


	)

1646 
	#EXTI_PR_PIF13
 
EXTI_PR_PR13


	)

1647 
	#EXTI_PR_PIF14
 
EXTI_PR_PR14


	)

1648 
	#EXTI_PR_PIF15
 
EXTI_PR_PR15


	)

1649 
	#EXTI_PR_PIF16
 
EXTI_PR_PR16


	)

1650 
	#EXTI_PR_PIF17
 
EXTI_PR_PR17


	)

1651 
	#EXTI_PR_PIF19
 
EXTI_PR_PR19


	)

1660 
	#FLASH_ACR_LATENCY_Pos
 (0U)

	)

1661 
	#FLASH_ACR_LATENCY_Msk
 (0x1U << 
FLASH_ACR_LATENCY_Pos
è

	)

1662 
	#FLASH_ACR_LATENCY
 
FLASH_ACR_LATENCY_Msk


	)

1664 
	#FLASH_ACR_PRFTBE_Pos
 (4U)

	)

1665 
	#FLASH_ACR_PRFTBE_Msk
 (0x1U << 
FLASH_ACR_PRFTBE_Pos
è

	)

1666 
	#FLASH_ACR_PRFTBE
 
FLASH_ACR_PRFTBE_Msk


	)

1667 
	#FLASH_ACR_PRFTBS_Pos
 (5U)

	)

1668 
	#FLASH_ACR_PRFTBS_Msk
 (0x1U << 
FLASH_ACR_PRFTBS_Pos
è

	)

1669 
	#FLASH_ACR_PRFTBS
 
FLASH_ACR_PRFTBS_Msk


	)

1672 
	#FLASH_KEYR_FKEYR_Pos
 (0U)

	)

1673 
	#FLASH_KEYR_FKEYR_Msk
 (0xFFFFFFFFU << 
FLASH_KEYR_FKEYR_Pos
è

	)

1674 
	#FLASH_KEYR_FKEYR
 
FLASH_KEYR_FKEYR_Msk


	)

1677 
	#FLASH_OPTKEYR_OPTKEYR_Pos
 (0U)

	)

1678 
	#FLASH_OPTKEYR_OPTKEYR_Msk
 (0xFFFFFFFFU << 
FLASH_OPTKEYR_OPTKEYR_Pos
è

	)

1679 
	#FLASH_OPTKEYR_OPTKEYR
 
FLASH_OPTKEYR_OPTKEYR_Msk


	)

1682 
	#FLASH_KEY1_Pos
 (0U)

	)

1683 
	#FLASH_KEY1_Msk
 (0x45670123U << 
FLASH_KEY1_Pos
è

	)

1684 
	#FLASH_KEY1
 
FLASH_KEY1_Msk


	)

1685 
	#FLASH_KEY2_Pos
 (0U)

	)

1686 
	#FLASH_KEY2_Msk
 (0xCDEF89ABU << 
FLASH_KEY2_Pos
è

	)

1687 
	#FLASH_KEY2
 
FLASH_KEY2_Msk


	)

1690 
	#FLASH_OPTKEY1_Pos
 (0U)

	)

1691 
	#FLASH_OPTKEY1_Msk
 (0x45670123U << 
FLASH_OPTKEY1_Pos
è

	)

1692 
	#FLASH_OPTKEY1
 
FLASH_OPTKEY1_Msk


	)

1693 
	#FLASH_OPTKEY2_Pos
 (0U)

	)

1694 
	#FLASH_OPTKEY2_Msk
 (0xCDEF89ABU << 
FLASH_OPTKEY2_Pos
è

	)

1695 
	#FLASH_OPTKEY2
 
FLASH_OPTKEY2_Msk


	)

1699 
	#FLASH_SR_BSY_Pos
 (0U)

	)

1700 
	#FLASH_SR_BSY_Msk
 (0x1U << 
FLASH_SR_BSY_Pos
è

	)

1701 
	#FLASH_SR_BSY
 
FLASH_SR_BSY_Msk


	)

1702 
	#FLASH_SR_PGERR_Pos
 (2U)

	)

1703 
	#FLASH_SR_PGERR_Msk
 (0x1U << 
FLASH_SR_PGERR_Pos
è

	)

1704 
	#FLASH_SR_PGERR
 
FLASH_SR_PGERR_Msk


	)

1705 
	#FLASH_SR_WRPRTERR_Pos
 (4U)

	)

1706 
	#FLASH_SR_WRPRTERR_Msk
 (0x1U << 
FLASH_SR_WRPRTERR_Pos
è

	)

1707 
	#FLASH_SR_WRPRTERR
 
FLASH_SR_WRPRTERR_Msk


	)

1708 
	#FLASH_SR_EOP_Pos
 (5U)

	)

1709 
	#FLASH_SR_EOP_Msk
 (0x1U << 
FLASH_SR_EOP_Pos
è

	)

1710 
	#FLASH_SR_EOP
 
FLASH_SR_EOP_Msk


	)

1711 
	#FLASH_SR_WRPERR
 
FLASH_SR_WRPRTERR


	)

1714 
	#FLASH_CR_PG_Pos
 (0U)

	)

1715 
	#FLASH_CR_PG_Msk
 (0x1U << 
FLASH_CR_PG_Pos
è

	)

1716 
	#FLASH_CR_PG
 
FLASH_CR_PG_Msk


	)

1717 
	#FLASH_CR_PER_Pos
 (1U)

	)

1718 
	#FLASH_CR_PER_Msk
 (0x1U << 
FLASH_CR_PER_Pos
è

	)

1719 
	#FLASH_CR_PER
 
FLASH_CR_PER_Msk


	)

1720 
	#FLASH_CR_MER_Pos
 (2U)

	)

1721 
	#FLASH_CR_MER_Msk
 (0x1U << 
FLASH_CR_MER_Pos
è

	)

1722 
	#FLASH_CR_MER
 
FLASH_CR_MER_Msk


	)

1723 
	#FLASH_CR_OPTPG_Pos
 (4U)

	)

1724 
	#FLASH_CR_OPTPG_Msk
 (0x1U << 
FLASH_CR_OPTPG_Pos
è

	)

1725 
	#FLASH_CR_OPTPG
 
FLASH_CR_OPTPG_Msk


	)

1726 
	#FLASH_CR_OPTER_Pos
 (5U)

	)

1727 
	#FLASH_CR_OPTER_Msk
 (0x1U << 
FLASH_CR_OPTER_Pos
è

	)

1728 
	#FLASH_CR_OPTER
 
FLASH_CR_OPTER_Msk


	)

1729 
	#FLASH_CR_STRT_Pos
 (6U)

	)

1730 
	#FLASH_CR_STRT_Msk
 (0x1U << 
FLASH_CR_STRT_Pos
è

	)

1731 
	#FLASH_CR_STRT
 
FLASH_CR_STRT_Msk


	)

1732 
	#FLASH_CR_LOCK_Pos
 (7U)

	)

1733 
	#FLASH_CR_LOCK_Msk
 (0x1U << 
FLASH_CR_LOCK_Pos
è

	)

1734 
	#FLASH_CR_LOCK
 
FLASH_CR_LOCK_Msk


	)

1735 
	#FLASH_CR_OPTWRE_Pos
 (9U)

	)

1736 
	#FLASH_CR_OPTWRE_Msk
 (0x1U << 
FLASH_CR_OPTWRE_Pos
è

	)

1737 
	#FLASH_CR_OPTWRE
 
FLASH_CR_OPTWRE_Msk


	)

1738 
	#FLASH_CR_ERRIE_Pos
 (10U)

	)

1739 
	#FLASH_CR_ERRIE_Msk
 (0x1U << 
FLASH_CR_ERRIE_Pos
è

	)

1740 
	#FLASH_CR_ERRIE
 
FLASH_CR_ERRIE_Msk


	)

1741 
	#FLASH_CR_EOPIE_Pos
 (12U)

	)

1742 
	#FLASH_CR_EOPIE_Msk
 (0x1U << 
FLASH_CR_EOPIE_Pos
è

	)

1743 
	#FLASH_CR_EOPIE
 
FLASH_CR_EOPIE_Msk


	)

1744 
	#FLASH_CR_OBL_LAUNCH_Pos
 (13U)

	)

1745 
	#FLASH_CR_OBL_LAUNCH_Msk
 (0x1U << 
FLASH_CR_OBL_LAUNCH_Pos
è

	)

1746 
	#FLASH_CR_OBL_LAUNCH
 
FLASH_CR_OBL_LAUNCH_Msk


	)

1749 
	#FLASH_AR_FAR_Pos
 (0U)

	)

1750 
	#FLASH_AR_FAR_Msk
 (0xFFFFFFFFU << 
FLASH_AR_FAR_Pos
è

	)

1751 
	#FLASH_AR_FAR
 
FLASH_AR_FAR_Msk


	)

1754 
	#FLASH_OBR_OPTERR_Pos
 (0U)

	)

1755 
	#FLASH_OBR_OPTERR_Msk
 (0x1U << 
FLASH_OBR_OPTERR_Pos
è

	)

1756 
	#FLASH_OBR_OPTERR
 
FLASH_OBR_OPTERR_Msk


	)

1757 
	#FLASH_OBR_RDPRT1_Pos
 (1U)

	)

1758 
	#FLASH_OBR_RDPRT1_Msk
 (0x1U << 
FLASH_OBR_RDPRT1_Pos
è

	)

1759 
	#FLASH_OBR_RDPRT1
 
FLASH_OBR_RDPRT1_Msk


	)

1760 
	#FLASH_OBR_RDPRT2_Pos
 (2U)

	)

1761 
	#FLASH_OBR_RDPRT2_Msk
 (0x1U << 
FLASH_OBR_RDPRT2_Pos
è

	)

1762 
	#FLASH_OBR_RDPRT2
 
FLASH_OBR_RDPRT2_Msk


	)

1764 
	#FLASH_OBR_USER_Pos
 (8U)

	)

1765 
	#FLASH_OBR_USER_Msk
 (0x77U << 
FLASH_OBR_USER_Pos
è

	)

1766 
	#FLASH_OBR_USER
 
FLASH_OBR_USER_Msk


	)

1767 
	#FLASH_OBR_IWDG_SW_Pos
 (8U)

	)

1768 
	#FLASH_OBR_IWDG_SW_Msk
 (0x1U << 
FLASH_OBR_IWDG_SW_Pos
è

	)

1769 
	#FLASH_OBR_IWDG_SW
 
FLASH_OBR_IWDG_SW_Msk


	)

1770 
	#FLASH_OBR_nRST_STOP_Pos
 (9U)

	)

1771 
	#FLASH_OBR_nRST_STOP_Msk
 (0x1U << 
FLASH_OBR_nRST_STOP_Pos
è

	)

1772 
	#FLASH_OBR_nRST_STOP
 
FLASH_OBR_nRST_STOP_Msk


	)

1773 
	#FLASH_OBR_nRST_STDBY_Pos
 (10U)

	)

1774 
	#FLASH_OBR_nRST_STDBY_Msk
 (0x1U << 
FLASH_OBR_nRST_STDBY_Pos
è

	)

1775 
	#FLASH_OBR_nRST_STDBY
 
FLASH_OBR_nRST_STDBY_Msk


	)

1776 
	#FLASH_OBR_nBOOT1_Pos
 (12U)

	)

1777 
	#FLASH_OBR_nBOOT1_Msk
 (0x1U << 
FLASH_OBR_nBOOT1_Pos
è

	)

1778 
	#FLASH_OBR_nBOOT1
 
FLASH_OBR_nBOOT1_Msk


	)

1779 
	#FLASH_OBR_VDDA_MONITOR_Pos
 (13U)

	)

1780 
	#FLASH_OBR_VDDA_MONITOR_Msk
 (0x1U << 
FLASH_OBR_VDDA_MONITOR_Pos
è

	)

1781 
	#FLASH_OBR_VDDA_MONITOR
 
FLASH_OBR_VDDA_MONITOR_Msk


	)

1782 
	#FLASH_OBR_RAM_PARITY_CHECK_Pos
 (14U)

	)

1783 
	#FLASH_OBR_RAM_PARITY_CHECK_Msk
 (0x1U << 
FLASH_OBR_RAM_PARITY_CHECK_Pos
è

	)

1784 
	#FLASH_OBR_RAM_PARITY_CHECK
 
FLASH_OBR_RAM_PARITY_CHECK_Msk


	)

1785 
	#FLASH_OBR_DATA0_Pos
 (16U)

	)

1786 
	#FLASH_OBR_DATA0_Msk
 (0xFFU << 
FLASH_OBR_DATA0_Pos
è

	)

1787 
	#FLASH_OBR_DATA0
 
FLASH_OBR_DATA0_Msk


	)

1788 
	#FLASH_OBR_DATA1_Pos
 (24U)

	)

1789 
	#FLASH_OBR_DATA1_Msk
 (0xFFU << 
FLASH_OBR_DATA1_Pos
è

	)

1790 
	#FLASH_OBR_DATA1
 
FLASH_OBR_DATA1_Msk


	)

1793 
	#FLASH_OBR_BOOT1
 
FLASH_OBR_nBOOT1


	)

1796 
	#FLASH_OBR_VDDA_ANALOG
 
FLASH_OBR_VDDA_MONITOR


	)

1799 
	#FLASH_WRPR_WRP_Pos
 (0U)

	)

1800 
	#FLASH_WRPR_WRP_Msk
 (0xFFFFU << 
FLASH_WRPR_WRP_Pos
è

	)

1801 
	#FLASH_WRPR_WRP
 
FLASH_WRPR_WRP_Msk


	)

1806 
	#OB_RDP_RDP_Pos
 (0U)

	)

1807 
	#OB_RDP_RDP_Msk
 (0xFFU << 
OB_RDP_RDP_Pos
è

	)

1808 
	#OB_RDP_RDP
 
OB_RDP_RDP_Msk


	)

1809 
	#OB_RDP_nRDP_Pos
 (8U)

	)

1810 
	#OB_RDP_nRDP_Msk
 (0xFFU << 
OB_RDP_nRDP_Pos
è

	)

1811 
	#OB_RDP_nRDP
 
OB_RDP_nRDP_Msk


	)

1814 
	#OB_USER_USER_Pos
 (16U)

	)

1815 
	#OB_USER_USER_Msk
 (0xFFU << 
OB_USER_USER_Pos
è

	)

1816 
	#OB_USER_USER
 
OB_USER_USER_Msk


	)

1817 
	#OB_USER_nUSER_Pos
 (24U)

	)

1818 
	#OB_USER_nUSER_Msk
 (0xFFU << 
OB_USER_nUSER_Pos
è

	)

1819 
	#OB_USER_nUSER
 
OB_USER_nUSER_Msk


	)

1822 
	#OB_WRP0_WRP0_Pos
 (0U)

	)

1823 
	#OB_WRP0_WRP0_Msk
 (0xFFU << 
OB_WRP0_WRP0_Pos
è

	)

1824 
	#OB_WRP0_WRP0
 
OB_WRP0_WRP0_Msk


	)

1825 
	#OB_WRP0_nWRP0_Pos
 (8U)

	)

1826 
	#OB_WRP0_nWRP0_Msk
 (0xFFU << 
OB_WRP0_nWRP0_Pos
è

	)

1827 
	#OB_WRP0_nWRP0
 
OB_WRP0_nWRP0_Msk


	)

1835 
	#GPIO_MODER_MODER0_Pos
 (0U)

	)

1836 
	#GPIO_MODER_MODER0_Msk
 (0x3U << 
GPIO_MODER_MODER0_Pos
è

	)

1837 
	#GPIO_MODER_MODER0
 
GPIO_MODER_MODER0_Msk


	)

1838 
	#GPIO_MODER_MODER0_0
 (0x1U << 
GPIO_MODER_MODER0_Pos
è

	)

1839 
	#GPIO_MODER_MODER0_1
 (0x2U << 
GPIO_MODER_MODER0_Pos
è

	)

1840 
	#GPIO_MODER_MODER1_Pos
 (2U)

	)

1841 
	#GPIO_MODER_MODER1_Msk
 (0x3U << 
GPIO_MODER_MODER1_Pos
è

	)

1842 
	#GPIO_MODER_MODER1
 
GPIO_MODER_MODER1_Msk


	)

1843 
	#GPIO_MODER_MODER1_0
 (0x1U << 
GPIO_MODER_MODER1_Pos
è

	)

1844 
	#GPIO_MODER_MODER1_1
 (0x2U << 
GPIO_MODER_MODER1_Pos
è

	)

1845 
	#GPIO_MODER_MODER2_Pos
 (4U)

	)

1846 
	#GPIO_MODER_MODER2_Msk
 (0x3U << 
GPIO_MODER_MODER2_Pos
è

	)

1847 
	#GPIO_MODER_MODER2
 
GPIO_MODER_MODER2_Msk


	)

1848 
	#GPIO_MODER_MODER2_0
 (0x1U << 
GPIO_MODER_MODER2_Pos
è

	)

1849 
	#GPIO_MODER_MODER2_1
 (0x2U << 
GPIO_MODER_MODER2_Pos
è

	)

1850 
	#GPIO_MODER_MODER3_Pos
 (6U)

	)

1851 
	#GPIO_MODER_MODER3_Msk
 (0x3U << 
GPIO_MODER_MODER3_Pos
è

	)

1852 
	#GPIO_MODER_MODER3
 
GPIO_MODER_MODER3_Msk


	)

1853 
	#GPIO_MODER_MODER3_0
 (0x1U << 
GPIO_MODER_MODER3_Pos
è

	)

1854 
	#GPIO_MODER_MODER3_1
 (0x2U << 
GPIO_MODER_MODER3_Pos
è

	)

1855 
	#GPIO_MODER_MODER4_Pos
 (8U)

	)

1856 
	#GPIO_MODER_MODER4_Msk
 (0x3U << 
GPIO_MODER_MODER4_Pos
è

	)

1857 
	#GPIO_MODER_MODER4
 
GPIO_MODER_MODER4_Msk


	)

1858 
	#GPIO_MODER_MODER4_0
 (0x1U << 
GPIO_MODER_MODER4_Pos
è

	)

1859 
	#GPIO_MODER_MODER4_1
 (0x2U << 
GPIO_MODER_MODER4_Pos
è

	)

1860 
	#GPIO_MODER_MODER5_Pos
 (10U)

	)

1861 
	#GPIO_MODER_MODER5_Msk
 (0x3U << 
GPIO_MODER_MODER5_Pos
è

	)

1862 
	#GPIO_MODER_MODER5
 
GPIO_MODER_MODER5_Msk


	)

1863 
	#GPIO_MODER_MODER5_0
 (0x1U << 
GPIO_MODER_MODER5_Pos
è

	)

1864 
	#GPIO_MODER_MODER5_1
 (0x2U << 
GPIO_MODER_MODER5_Pos
è

	)

1865 
	#GPIO_MODER_MODER6_Pos
 (12U)

	)

1866 
	#GPIO_MODER_MODER6_Msk
 (0x3U << 
GPIO_MODER_MODER6_Pos
è

	)

1867 
	#GPIO_MODER_MODER6
 
GPIO_MODER_MODER6_Msk


	)

1868 
	#GPIO_MODER_MODER6_0
 (0x1U << 
GPIO_MODER_MODER6_Pos
è

	)

1869 
	#GPIO_MODER_MODER6_1
 (0x2U << 
GPIO_MODER_MODER6_Pos
è

	)

1870 
	#GPIO_MODER_MODER7_Pos
 (14U)

	)

1871 
	#GPIO_MODER_MODER7_Msk
 (0x3U << 
GPIO_MODER_MODER7_Pos
è

	)

1872 
	#GPIO_MODER_MODER7
 
GPIO_MODER_MODER7_Msk


	)

1873 
	#GPIO_MODER_MODER7_0
 (0x1U << 
GPIO_MODER_MODER7_Pos
è

	)

1874 
	#GPIO_MODER_MODER7_1
 (0x2U << 
GPIO_MODER_MODER7_Pos
è

	)

1875 
	#GPIO_MODER_MODER8_Pos
 (16U)

	)

1876 
	#GPIO_MODER_MODER8_Msk
 (0x3U << 
GPIO_MODER_MODER8_Pos
è

	)

1877 
	#GPIO_MODER_MODER8
 
GPIO_MODER_MODER8_Msk


	)

1878 
	#GPIO_MODER_MODER8_0
 (0x1U << 
GPIO_MODER_MODER8_Pos
è

	)

1879 
	#GPIO_MODER_MODER8_1
 (0x2U << 
GPIO_MODER_MODER8_Pos
è

	)

1880 
	#GPIO_MODER_MODER9_Pos
 (18U)

	)

1881 
	#GPIO_MODER_MODER9_Msk
 (0x3U << 
GPIO_MODER_MODER9_Pos
è

	)

1882 
	#GPIO_MODER_MODER9
 
GPIO_MODER_MODER9_Msk


	)

1883 
	#GPIO_MODER_MODER9_0
 (0x1U << 
GPIO_MODER_MODER9_Pos
è

	)

1884 
	#GPIO_MODER_MODER9_1
 (0x2U << 
GPIO_MODER_MODER9_Pos
è

	)

1885 
	#GPIO_MODER_MODER10_Pos
 (20U)

	)

1886 
	#GPIO_MODER_MODER10_Msk
 (0x3U << 
GPIO_MODER_MODER10_Pos
è

	)

1887 
	#GPIO_MODER_MODER10
 
GPIO_MODER_MODER10_Msk


	)

1888 
	#GPIO_MODER_MODER10_0
 (0x1U << 
GPIO_MODER_MODER10_Pos
è

	)

1889 
	#GPIO_MODER_MODER10_1
 (0x2U << 
GPIO_MODER_MODER10_Pos
è

	)

1890 
	#GPIO_MODER_MODER11_Pos
 (22U)

	)

1891 
	#GPIO_MODER_MODER11_Msk
 (0x3U << 
GPIO_MODER_MODER11_Pos
è

	)

1892 
	#GPIO_MODER_MODER11
 
GPIO_MODER_MODER11_Msk


	)

1893 
	#GPIO_MODER_MODER11_0
 (0x1U << 
GPIO_MODER_MODER11_Pos
è

	)

1894 
	#GPIO_MODER_MODER11_1
 (0x2U << 
GPIO_MODER_MODER11_Pos
è

	)

1895 
	#GPIO_MODER_MODER12_Pos
 (24U)

	)

1896 
	#GPIO_MODER_MODER12_Msk
 (0x3U << 
GPIO_MODER_MODER12_Pos
è

	)

1897 
	#GPIO_MODER_MODER12
 
GPIO_MODER_MODER12_Msk


	)

1898 
	#GPIO_MODER_MODER12_0
 (0x1U << 
GPIO_MODER_MODER12_Pos
è

	)

1899 
	#GPIO_MODER_MODER12_1
 (0x2U << 
GPIO_MODER_MODER12_Pos
è

	)

1900 
	#GPIO_MODER_MODER13_Pos
 (26U)

	)

1901 
	#GPIO_MODER_MODER13_Msk
 (0x3U << 
GPIO_MODER_MODER13_Pos
è

	)

1902 
	#GPIO_MODER_MODER13
 
GPIO_MODER_MODER13_Msk


	)

1903 
	#GPIO_MODER_MODER13_0
 (0x1U << 
GPIO_MODER_MODER13_Pos
è

	)

1904 
	#GPIO_MODER_MODER13_1
 (0x2U << 
GPIO_MODER_MODER13_Pos
è

	)

1905 
	#GPIO_MODER_MODER14_Pos
 (28U)

	)

1906 
	#GPIO_MODER_MODER14_Msk
 (0x3U << 
GPIO_MODER_MODER14_Pos
è

	)

1907 
	#GPIO_MODER_MODER14
 
GPIO_MODER_MODER14_Msk


	)

1908 
	#GPIO_MODER_MODER14_0
 (0x1U << 
GPIO_MODER_MODER14_Pos
è

	)

1909 
	#GPIO_MODER_MODER14_1
 (0x2U << 
GPIO_MODER_MODER14_Pos
è

	)

1910 
	#GPIO_MODER_MODER15_Pos
 (30U)

	)

1911 
	#GPIO_MODER_MODER15_Msk
 (0x3U << 
GPIO_MODER_MODER15_Pos
è

	)

1912 
	#GPIO_MODER_MODER15
 
GPIO_MODER_MODER15_Msk


	)

1913 
	#GPIO_MODER_MODER15_0
 (0x1U << 
GPIO_MODER_MODER15_Pos
è

	)

1914 
	#GPIO_MODER_MODER15_1
 (0x2U << 
GPIO_MODER_MODER15_Pos
è

	)

1917 
	#GPIO_OTYPER_OT_0
 (0x00000001U)

	)

1918 
	#GPIO_OTYPER_OT_1
 (0x00000002U)

	)

1919 
	#GPIO_OTYPER_OT_2
 (0x00000004U)

	)

1920 
	#GPIO_OTYPER_OT_3
 (0x00000008U)

	)

1921 
	#GPIO_OTYPER_OT_4
 (0x00000010U)

	)

1922 
	#GPIO_OTYPER_OT_5
 (0x00000020U)

	)

1923 
	#GPIO_OTYPER_OT_6
 (0x00000040U)

	)

1924 
	#GPIO_OTYPER_OT_7
 (0x00000080U)

	)

1925 
	#GPIO_OTYPER_OT_8
 (0x00000100U)

	)

1926 
	#GPIO_OTYPER_OT_9
 (0x00000200U)

	)

1927 
	#GPIO_OTYPER_OT_10
 (0x00000400U)

	)

1928 
	#GPIO_OTYPER_OT_11
 (0x00000800U)

	)

1929 
	#GPIO_OTYPER_OT_12
 (0x00001000U)

	)

1930 
	#GPIO_OTYPER_OT_13
 (0x00002000U)

	)

1931 
	#GPIO_OTYPER_OT_14
 (0x00004000U)

	)

1932 
	#GPIO_OTYPER_OT_15
 (0x00008000U)

	)

1935 
	#GPIO_OSPEEDR_OSPEEDR0_Pos
 (0U)

	)

1936 
	#GPIO_OSPEEDR_OSPEEDR0_Msk
 (0x3U << 
GPIO_OSPEEDR_OSPEEDR0_Pos
è

	)

1937 
	#GPIO_OSPEEDR_OSPEEDR0
 
GPIO_OSPEEDR_OSPEEDR0_Msk


	)

1938 
	#GPIO_OSPEEDR_OSPEEDR0_0
 (0x1U << 
GPIO_OSPEEDR_OSPEEDR0_Pos
è

	)

1939 
	#GPIO_OSPEEDR_OSPEEDR0_1
 (0x2U << 
GPIO_OSPEEDR_OSPEEDR0_Pos
è

	)

1940 
	#GPIO_OSPEEDR_OSPEEDR1_Pos
 (2U)

	)

1941 
	#GPIO_OSPEEDR_OSPEEDR1_Msk
 (0x3U << 
GPIO_OSPEEDR_OSPEEDR1_Pos
è

	)

1942 
	#GPIO_OSPEEDR_OSPEEDR1
 
GPIO_OSPEEDR_OSPEEDR1_Msk


	)

1943 
	#GPIO_OSPEEDR_OSPEEDR1_0
 (0x1U << 
GPIO_OSPEEDR_OSPEEDR1_Pos
è

	)

1944 
	#GPIO_OSPEEDR_OSPEEDR1_1
 (0x2U << 
GPIO_OSPEEDR_OSPEEDR1_Pos
è

	)

1945 
	#GPIO_OSPEEDR_OSPEEDR2_Pos
 (4U)

	)

1946 
	#GPIO_OSPEEDR_OSPEEDR2_Msk
 (0x3U << 
GPIO_OSPEEDR_OSPEEDR2_Pos
è

	)

1947 
	#GPIO_OSPEEDR_OSPEEDR2
 
GPIO_OSPEEDR_OSPEEDR2_Msk


	)

1948 
	#GPIO_OSPEEDR_OSPEEDR2_0
 (0x1U << 
GPIO_OSPEEDR_OSPEEDR2_Pos
è

	)

1949 
	#GPIO_OSPEEDR_OSPEEDR2_1
 (0x2U << 
GPIO_OSPEEDR_OSPEEDR2_Pos
è

	)

1950 
	#GPIO_OSPEEDR_OSPEEDR3_Pos
 (6U)

	)

1951 
	#GPIO_OSPEEDR_OSPEEDR3_Msk
 (0x3U << 
GPIO_OSPEEDR_OSPEEDR3_Pos
è

	)

1952 
	#GPIO_OSPEEDR_OSPEEDR3
 
GPIO_OSPEEDR_OSPEEDR3_Msk


	)

1953 
	#GPIO_OSPEEDR_OSPEEDR3_0
 (0x1U << 
GPIO_OSPEEDR_OSPEEDR3_Pos
è

	)

1954 
	#GPIO_OSPEEDR_OSPEEDR3_1
 (0x2U << 
GPIO_OSPEEDR_OSPEEDR3_Pos
è

	)

1955 
	#GPIO_OSPEEDR_OSPEEDR4_Pos
 (8U)

	)

1956 
	#GPIO_OSPEEDR_OSPEEDR4_Msk
 (0x3U << 
GPIO_OSPEEDR_OSPEEDR4_Pos
è

	)

1957 
	#GPIO_OSPEEDR_OSPEEDR4
 
GPIO_OSPEEDR_OSPEEDR4_Msk


	)

1958 
	#GPIO_OSPEEDR_OSPEEDR4_0
 (0x1U << 
GPIO_OSPEEDR_OSPEEDR4_Pos
è

	)

1959 
	#GPIO_OSPEEDR_OSPEEDR4_1
 (0x2U << 
GPIO_OSPEEDR_OSPEEDR4_Pos
è

	)

1960 
	#GPIO_OSPEEDR_OSPEEDR5_Pos
 (10U)

	)

1961 
	#GPIO_OSPEEDR_OSPEEDR5_Msk
 (0x3U << 
GPIO_OSPEEDR_OSPEEDR5_Pos
è

	)

1962 
	#GPIO_OSPEEDR_OSPEEDR5
 
GPIO_OSPEEDR_OSPEEDR5_Msk


	)

1963 
	#GPIO_OSPEEDR_OSPEEDR5_0
 (0x1U << 
GPIO_OSPEEDR_OSPEEDR5_Pos
è

	)

1964 
	#GPIO_OSPEEDR_OSPEEDR5_1
 (0x2U << 
GPIO_OSPEEDR_OSPEEDR5_Pos
è

	)

1965 
	#GPIO_OSPEEDR_OSPEEDR6_Pos
 (12U)

	)

1966 
	#GPIO_OSPEEDR_OSPEEDR6_Msk
 (0x3U << 
GPIO_OSPEEDR_OSPEEDR6_Pos
è

	)

1967 
	#GPIO_OSPEEDR_OSPEEDR6
 
GPIO_OSPEEDR_OSPEEDR6_Msk


	)

1968 
	#GPIO_OSPEEDR_OSPEEDR6_0
 (0x1U << 
GPIO_OSPEEDR_OSPEEDR6_Pos
è

	)

1969 
	#GPIO_OSPEEDR_OSPEEDR6_1
 (0x2U << 
GPIO_OSPEEDR_OSPEEDR6_Pos
è

	)

1970 
	#GPIO_OSPEEDR_OSPEEDR7_Pos
 (14U)

	)

1971 
	#GPIO_OSPEEDR_OSPEEDR7_Msk
 (0x3U << 
GPIO_OSPEEDR_OSPEEDR7_Pos
è

	)

1972 
	#GPIO_OSPEEDR_OSPEEDR7
 
GPIO_OSPEEDR_OSPEEDR7_Msk


	)

1973 
	#GPIO_OSPEEDR_OSPEEDR7_0
 (0x1U << 
GPIO_OSPEEDR_OSPEEDR7_Pos
è

	)

1974 
	#GPIO_OSPEEDR_OSPEEDR7_1
 (0x2U << 
GPIO_OSPEEDR_OSPEEDR7_Pos
è

	)

1975 
	#GPIO_OSPEEDR_OSPEEDR8_Pos
 (16U)

	)

1976 
	#GPIO_OSPEEDR_OSPEEDR8_Msk
 (0x3U << 
GPIO_OSPEEDR_OSPEEDR8_Pos
è

	)

1977 
	#GPIO_OSPEEDR_OSPEEDR8
 
GPIO_OSPEEDR_OSPEEDR8_Msk


	)

1978 
	#GPIO_OSPEEDR_OSPEEDR8_0
 (0x1U << 
GPIO_OSPEEDR_OSPEEDR8_Pos
è

	)

1979 
	#GPIO_OSPEEDR_OSPEEDR8_1
 (0x2U << 
GPIO_OSPEEDR_OSPEEDR8_Pos
è

	)

1980 
	#GPIO_OSPEEDR_OSPEEDR9_Pos
 (18U)

	)

1981 
	#GPIO_OSPEEDR_OSPEEDR9_Msk
 (0x3U << 
GPIO_OSPEEDR_OSPEEDR9_Pos
è

	)

1982 
	#GPIO_OSPEEDR_OSPEEDR9
 
GPIO_OSPEEDR_OSPEEDR9_Msk


	)

1983 
	#GPIO_OSPEEDR_OSPEEDR9_0
 (0x1U << 
GPIO_OSPEEDR_OSPEEDR9_Pos
è

	)

1984 
	#GPIO_OSPEEDR_OSPEEDR9_1
 (0x2U << 
GPIO_OSPEEDR_OSPEEDR9_Pos
è

	)

1985 
	#GPIO_OSPEEDR_OSPEEDR10_Pos
 (20U)

	)

1986 
	#GPIO_OSPEEDR_OSPEEDR10_Msk
 (0x3U << 
GPIO_OSPEEDR_OSPEEDR10_Pos
è

	)

1987 
	#GPIO_OSPEEDR_OSPEEDR10
 
GPIO_OSPEEDR_OSPEEDR10_Msk


	)

1988 
	#GPIO_OSPEEDR_OSPEEDR10_0
 (0x1U << 
GPIO_OSPEEDR_OSPEEDR10_Pos
è

	)

1989 
	#GPIO_OSPEEDR_OSPEEDR10_1
 (0x2U << 
GPIO_OSPEEDR_OSPEEDR10_Pos
è

	)

1990 
	#GPIO_OSPEEDR_OSPEEDR11_Pos
 (22U)

	)

1991 
	#GPIO_OSPEEDR_OSPEEDR11_Msk
 (0x3U << 
GPIO_OSPEEDR_OSPEEDR11_Pos
è

	)

1992 
	#GPIO_OSPEEDR_OSPEEDR11
 
GPIO_OSPEEDR_OSPEEDR11_Msk


	)

1993 
	#GPIO_OSPEEDR_OSPEEDR11_0
 (0x1U << 
GPIO_OSPEEDR_OSPEEDR11_Pos
è

	)

1994 
	#GPIO_OSPEEDR_OSPEEDR11_1
 (0x2U << 
GPIO_OSPEEDR_OSPEEDR11_Pos
è

	)

1995 
	#GPIO_OSPEEDR_OSPEEDR12_Pos
 (24U)

	)

1996 
	#GPIO_OSPEEDR_OSPEEDR12_Msk
 (0x3U << 
GPIO_OSPEEDR_OSPEEDR12_Pos
è

	)

1997 
	#GPIO_OSPEEDR_OSPEEDR12
 
GPIO_OSPEEDR_OSPEEDR12_Msk


	)

1998 
	#GPIO_OSPEEDR_OSPEEDR12_0
 (0x1U << 
GPIO_OSPEEDR_OSPEEDR12_Pos
è

	)

1999 
	#GPIO_OSPEEDR_OSPEEDR12_1
 (0x2U << 
GPIO_OSPEEDR_OSPEEDR12_Pos
è

	)

2000 
	#GPIO_OSPEEDR_OSPEEDR13_Pos
 (26U)

	)

2001 
	#GPIO_OSPEEDR_OSPEEDR13_Msk
 (0x3U << 
GPIO_OSPEEDR_OSPEEDR13_Pos
è

	)

2002 
	#GPIO_OSPEEDR_OSPEEDR13
 
GPIO_OSPEEDR_OSPEEDR13_Msk


	)

2003 
	#GPIO_OSPEEDR_OSPEEDR13_0
 (0x1U << 
GPIO_OSPEEDR_OSPEEDR13_Pos
è

	)

2004 
	#GPIO_OSPEEDR_OSPEEDR13_1
 (0x2U << 
GPIO_OSPEEDR_OSPEEDR13_Pos
è

	)

2005 
	#GPIO_OSPEEDR_OSPEEDR14_Pos
 (28U)

	)

2006 
	#GPIO_OSPEEDR_OSPEEDR14_Msk
 (0x3U << 
GPIO_OSPEEDR_OSPEEDR14_Pos
è

	)

2007 
	#GPIO_OSPEEDR_OSPEEDR14
 
GPIO_OSPEEDR_OSPEEDR14_Msk


	)

2008 
	#GPIO_OSPEEDR_OSPEEDR14_0
 (0x1U << 
GPIO_OSPEEDR_OSPEEDR14_Pos
è

	)

2009 
	#GPIO_OSPEEDR_OSPEEDR14_1
 (0x2U << 
GPIO_OSPEEDR_OSPEEDR14_Pos
è

	)

2010 
	#GPIO_OSPEEDR_OSPEEDR15_Pos
 (30U)

	)

2011 
	#GPIO_OSPEEDR_OSPEEDR15_Msk
 (0x3U << 
GPIO_OSPEEDR_OSPEEDR15_Pos
è

	)

2012 
	#GPIO_OSPEEDR_OSPEEDR15
 
GPIO_OSPEEDR_OSPEEDR15_Msk


	)

2013 
	#GPIO_OSPEEDR_OSPEEDR15_0
 (0x1U << 
GPIO_OSPEEDR_OSPEEDR15_Pos
è

	)

2014 
	#GPIO_OSPEEDR_OSPEEDR15_1
 (0x2U << 
GPIO_OSPEEDR_OSPEEDR15_Pos
è

	)

2017 
	#GPIO_OSPEEDER_OSPEEDR0
 
GPIO_OSPEEDR_OSPEEDR0


	)

2018 
	#GPIO_OSPEEDER_OSPEEDR0_0
 
GPIO_OSPEEDR_OSPEEDR0_0


	)

2019 
	#GPIO_OSPEEDER_OSPEEDR0_1
 
GPIO_OSPEEDR_OSPEEDR0_1


	)

2020 
	#GPIO_OSPEEDER_OSPEEDR1
 
GPIO_OSPEEDR_OSPEEDR1


	)

2021 
	#GPIO_OSPEEDER_OSPEEDR1_0
 
GPIO_OSPEEDR_OSPEEDR1_0


	)

2022 
	#GPIO_OSPEEDER_OSPEEDR1_1
 
GPIO_OSPEEDR_OSPEEDR1_1


	)

2023 
	#GPIO_OSPEEDER_OSPEEDR2
 
GPIO_OSPEEDR_OSPEEDR2


	)

2024 
	#GPIO_OSPEEDER_OSPEEDR2_0
 
GPIO_OSPEEDR_OSPEEDR2_0


	)

2025 
	#GPIO_OSPEEDER_OSPEEDR2_1
 
GPIO_OSPEEDR_OSPEEDR2_1


	)

2026 
	#GPIO_OSPEEDER_OSPEEDR3
 
GPIO_OSPEEDR_OSPEEDR3


	)

2027 
	#GPIO_OSPEEDER_OSPEEDR3_0
 
GPIO_OSPEEDR_OSPEEDR3_0


	)

2028 
	#GPIO_OSPEEDER_OSPEEDR3_1
 
GPIO_OSPEEDR_OSPEEDR3_1


	)

2029 
	#GPIO_OSPEEDER_OSPEEDR4
 
GPIO_OSPEEDR_OSPEEDR4


	)

2030 
	#GPIO_OSPEEDER_OSPEEDR4_0
 
GPIO_OSPEEDR_OSPEEDR4_0


	)

2031 
	#GPIO_OSPEEDER_OSPEEDR4_1
 
GPIO_OSPEEDR_OSPEEDR4_1


	)

2032 
	#GPIO_OSPEEDER_OSPEEDR5
 
GPIO_OSPEEDR_OSPEEDR5


	)

2033 
	#GPIO_OSPEEDER_OSPEEDR5_0
 
GPIO_OSPEEDR_OSPEEDR5_0


	)

2034 
	#GPIO_OSPEEDER_OSPEEDR5_1
 
GPIO_OSPEEDR_OSPEEDR5_1


	)

2035 
	#GPIO_OSPEEDER_OSPEEDR6
 
GPIO_OSPEEDR_OSPEEDR6


	)

2036 
	#GPIO_OSPEEDER_OSPEEDR6_0
 
GPIO_OSPEEDR_OSPEEDR6_0


	)

2037 
	#GPIO_OSPEEDER_OSPEEDR6_1
 
GPIO_OSPEEDR_OSPEEDR6_1


	)

2038 
	#GPIO_OSPEEDER_OSPEEDR7
 
GPIO_OSPEEDR_OSPEEDR7


	)

2039 
	#GPIO_OSPEEDER_OSPEEDR7_0
 
GPIO_OSPEEDR_OSPEEDR7_0


	)

2040 
	#GPIO_OSPEEDER_OSPEEDR7_1
 
GPIO_OSPEEDR_OSPEEDR7_1


	)

2041 
	#GPIO_OSPEEDER_OSPEEDR8
 
GPIO_OSPEEDR_OSPEEDR8


	)

2042 
	#GPIO_OSPEEDER_OSPEEDR8_0
 
GPIO_OSPEEDR_OSPEEDR8_0


	)

2043 
	#GPIO_OSPEEDER_OSPEEDR8_1
 
GPIO_OSPEEDR_OSPEEDR8_1


	)

2044 
	#GPIO_OSPEEDER_OSPEEDR9
 
GPIO_OSPEEDR_OSPEEDR9


	)

2045 
	#GPIO_OSPEEDER_OSPEEDR9_0
 
GPIO_OSPEEDR_OSPEEDR9_0


	)

2046 
	#GPIO_OSPEEDER_OSPEEDR9_1
 
GPIO_OSPEEDR_OSPEEDR9_1


	)

2047 
	#GPIO_OSPEEDER_OSPEEDR10
 
GPIO_OSPEEDR_OSPEEDR10


	)

2048 
	#GPIO_OSPEEDER_OSPEEDR10_0
 
GPIO_OSPEEDR_OSPEEDR10_0


	)

2049 
	#GPIO_OSPEEDER_OSPEEDR10_1
 
GPIO_OSPEEDR_OSPEEDR10_1


	)

2050 
	#GPIO_OSPEEDER_OSPEEDR11
 
GPIO_OSPEEDR_OSPEEDR11


	)

2051 
	#GPIO_OSPEEDER_OSPEEDR11_0
 
GPIO_OSPEEDR_OSPEEDR11_0


	)

2052 
	#GPIO_OSPEEDER_OSPEEDR11_1
 
GPIO_OSPEEDR_OSPEEDR11_1


	)

2053 
	#GPIO_OSPEEDER_OSPEEDR12
 
GPIO_OSPEEDR_OSPEEDR12


	)

2054 
	#GPIO_OSPEEDER_OSPEEDR12_0
 
GPIO_OSPEEDR_OSPEEDR12_0


	)

2055 
	#GPIO_OSPEEDER_OSPEEDR12_1
 
GPIO_OSPEEDR_OSPEEDR12_1


	)

2056 
	#GPIO_OSPEEDER_OSPEEDR13
 
GPIO_OSPEEDR_OSPEEDR13


	)

2057 
	#GPIO_OSPEEDER_OSPEEDR13_0
 
GPIO_OSPEEDR_OSPEEDR13_0


	)

2058 
	#GPIO_OSPEEDER_OSPEEDR13_1
 
GPIO_OSPEEDR_OSPEEDR13_1


	)

2059 
	#GPIO_OSPEEDER_OSPEEDR14
 
GPIO_OSPEEDR_OSPEEDR14


	)

2060 
	#GPIO_OSPEEDER_OSPEEDR14_0
 
GPIO_OSPEEDR_OSPEEDR14_0


	)

2061 
	#GPIO_OSPEEDER_OSPEEDR14_1
 
GPIO_OSPEEDR_OSPEEDR14_1


	)

2062 
	#GPIO_OSPEEDER_OSPEEDR15
 
GPIO_OSPEEDR_OSPEEDR15


	)

2063 
	#GPIO_OSPEEDER_OSPEEDR15_0
 
GPIO_OSPEEDR_OSPEEDR15_0


	)

2064 
	#GPIO_OSPEEDER_OSPEEDR15_1
 
GPIO_OSPEEDR_OSPEEDR15_1


	)

2067 
	#GPIO_PUPDR_PUPDR0_Pos
 (0U)

	)

2068 
	#GPIO_PUPDR_PUPDR0_Msk
 (0x3U << 
GPIO_PUPDR_PUPDR0_Pos
è

	)

2069 
	#GPIO_PUPDR_PUPDR0
 
GPIO_PUPDR_PUPDR0_Msk


	)

2070 
	#GPIO_PUPDR_PUPDR0_0
 (0x1U << 
GPIO_PUPDR_PUPDR0_Pos
è

	)

2071 
	#GPIO_PUPDR_PUPDR0_1
 (0x2U << 
GPIO_PUPDR_PUPDR0_Pos
è

	)

2072 
	#GPIO_PUPDR_PUPDR1_Pos
 (2U)

	)

2073 
	#GPIO_PUPDR_PUPDR1_Msk
 (0x3U << 
GPIO_PUPDR_PUPDR1_Pos
è

	)

2074 
	#GPIO_PUPDR_PUPDR1
 
GPIO_PUPDR_PUPDR1_Msk


	)

2075 
	#GPIO_PUPDR_PUPDR1_0
 (0x1U << 
GPIO_PUPDR_PUPDR1_Pos
è

	)

2076 
	#GPIO_PUPDR_PUPDR1_1
 (0x2U << 
GPIO_PUPDR_PUPDR1_Pos
è

	)

2077 
	#GPIO_PUPDR_PUPDR2_Pos
 (4U)

	)

2078 
	#GPIO_PUPDR_PUPDR2_Msk
 (0x3U << 
GPIO_PUPDR_PUPDR2_Pos
è

	)

2079 
	#GPIO_PUPDR_PUPDR2
 
GPIO_PUPDR_PUPDR2_Msk


	)

2080 
	#GPIO_PUPDR_PUPDR2_0
 (0x1U << 
GPIO_PUPDR_PUPDR2_Pos
è

	)

2081 
	#GPIO_PUPDR_PUPDR2_1
 (0x2U << 
GPIO_PUPDR_PUPDR2_Pos
è

	)

2082 
	#GPIO_PUPDR_PUPDR3_Pos
 (6U)

	)

2083 
	#GPIO_PUPDR_PUPDR3_Msk
 (0x3U << 
GPIO_PUPDR_PUPDR3_Pos
è

	)

2084 
	#GPIO_PUPDR_PUPDR3
 
GPIO_PUPDR_PUPDR3_Msk


	)

2085 
	#GPIO_PUPDR_PUPDR3_0
 (0x1U << 
GPIO_PUPDR_PUPDR3_Pos
è

	)

2086 
	#GPIO_PUPDR_PUPDR3_1
 (0x2U << 
GPIO_PUPDR_PUPDR3_Pos
è

	)

2087 
	#GPIO_PUPDR_PUPDR4_Pos
 (8U)

	)

2088 
	#GPIO_PUPDR_PUPDR4_Msk
 (0x3U << 
GPIO_PUPDR_PUPDR4_Pos
è

	)

2089 
	#GPIO_PUPDR_PUPDR4
 
GPIO_PUPDR_PUPDR4_Msk


	)

2090 
	#GPIO_PUPDR_PUPDR4_0
 (0x1U << 
GPIO_PUPDR_PUPDR4_Pos
è

	)

2091 
	#GPIO_PUPDR_PUPDR4_1
 (0x2U << 
GPIO_PUPDR_PUPDR4_Pos
è

	)

2092 
	#GPIO_PUPDR_PUPDR5_Pos
 (10U)

	)

2093 
	#GPIO_PUPDR_PUPDR5_Msk
 (0x3U << 
GPIO_PUPDR_PUPDR5_Pos
è

	)

2094 
	#GPIO_PUPDR_PUPDR5
 
GPIO_PUPDR_PUPDR5_Msk


	)

2095 
	#GPIO_PUPDR_PUPDR5_0
 (0x1U << 
GPIO_PUPDR_PUPDR5_Pos
è

	)

2096 
	#GPIO_PUPDR_PUPDR5_1
 (0x2U << 
GPIO_PUPDR_PUPDR5_Pos
è

	)

2097 
	#GPIO_PUPDR_PUPDR6_Pos
 (12U)

	)

2098 
	#GPIO_PUPDR_PUPDR6_Msk
 (0x3U << 
GPIO_PUPDR_PUPDR6_Pos
è

	)

2099 
	#GPIO_PUPDR_PUPDR6
 
GPIO_PUPDR_PUPDR6_Msk


	)

2100 
	#GPIO_PUPDR_PUPDR6_0
 (0x1U << 
GPIO_PUPDR_PUPDR6_Pos
è

	)

2101 
	#GPIO_PUPDR_PUPDR6_1
 (0x2U << 
GPIO_PUPDR_PUPDR6_Pos
è

	)

2102 
	#GPIO_PUPDR_PUPDR7_Pos
 (14U)

	)

2103 
	#GPIO_PUPDR_PUPDR7_Msk
 (0x3U << 
GPIO_PUPDR_PUPDR7_Pos
è

	)

2104 
	#GPIO_PUPDR_PUPDR7
 
GPIO_PUPDR_PUPDR7_Msk


	)

2105 
	#GPIO_PUPDR_PUPDR7_0
 (0x1U << 
GPIO_PUPDR_PUPDR7_Pos
è

	)

2106 
	#GPIO_PUPDR_PUPDR7_1
 (0x2U << 
GPIO_PUPDR_PUPDR7_Pos
è

	)

2107 
	#GPIO_PUPDR_PUPDR8_Pos
 (16U)

	)

2108 
	#GPIO_PUPDR_PUPDR8_Msk
 (0x3U << 
GPIO_PUPDR_PUPDR8_Pos
è

	)

2109 
	#GPIO_PUPDR_PUPDR8
 
GPIO_PUPDR_PUPDR8_Msk


	)

2110 
	#GPIO_PUPDR_PUPDR8_0
 (0x1U << 
GPIO_PUPDR_PUPDR8_Pos
è

	)

2111 
	#GPIO_PUPDR_PUPDR8_1
 (0x2U << 
GPIO_PUPDR_PUPDR8_Pos
è

	)

2112 
	#GPIO_PUPDR_PUPDR9_Pos
 (18U)

	)

2113 
	#GPIO_PUPDR_PUPDR9_Msk
 (0x3U << 
GPIO_PUPDR_PUPDR9_Pos
è

	)

2114 
	#GPIO_PUPDR_PUPDR9
 
GPIO_PUPDR_PUPDR9_Msk


	)

2115 
	#GPIO_PUPDR_PUPDR9_0
 (0x1U << 
GPIO_PUPDR_PUPDR9_Pos
è

	)

2116 
	#GPIO_PUPDR_PUPDR9_1
 (0x2U << 
GPIO_PUPDR_PUPDR9_Pos
è

	)

2117 
	#GPIO_PUPDR_PUPDR10_Pos
 (20U)

	)

2118 
	#GPIO_PUPDR_PUPDR10_Msk
 (0x3U << 
GPIO_PUPDR_PUPDR10_Pos
è

	)

2119 
	#GPIO_PUPDR_PUPDR10
 
GPIO_PUPDR_PUPDR10_Msk


	)

2120 
	#GPIO_PUPDR_PUPDR10_0
 (0x1U << 
GPIO_PUPDR_PUPDR10_Pos
è

	)

2121 
	#GPIO_PUPDR_PUPDR10_1
 (0x2U << 
GPIO_PUPDR_PUPDR10_Pos
è

	)

2122 
	#GPIO_PUPDR_PUPDR11_Pos
 (22U)

	)

2123 
	#GPIO_PUPDR_PUPDR11_Msk
 (0x3U << 
GPIO_PUPDR_PUPDR11_Pos
è

	)

2124 
	#GPIO_PUPDR_PUPDR11
 
GPIO_PUPDR_PUPDR11_Msk


	)

2125 
	#GPIO_PUPDR_PUPDR11_0
 (0x1U << 
GPIO_PUPDR_PUPDR11_Pos
è

	)

2126 
	#GPIO_PUPDR_PUPDR11_1
 (0x2U << 
GPIO_PUPDR_PUPDR11_Pos
è

	)

2127 
	#GPIO_PUPDR_PUPDR12_Pos
 (24U)

	)

2128 
	#GPIO_PUPDR_PUPDR12_Msk
 (0x3U << 
GPIO_PUPDR_PUPDR12_Pos
è

	)

2129 
	#GPIO_PUPDR_PUPDR12
 
GPIO_PUPDR_PUPDR12_Msk


	)

2130 
	#GPIO_PUPDR_PUPDR12_0
 (0x1U << 
GPIO_PUPDR_PUPDR12_Pos
è

	)

2131 
	#GPIO_PUPDR_PUPDR12_1
 (0x2U << 
GPIO_PUPDR_PUPDR12_Pos
è

	)

2132 
	#GPIO_PUPDR_PUPDR13_Pos
 (26U)

	)

2133 
	#GPIO_PUPDR_PUPDR13_Msk
 (0x3U << 
GPIO_PUPDR_PUPDR13_Pos
è

	)

2134 
	#GPIO_PUPDR_PUPDR13
 
GPIO_PUPDR_PUPDR13_Msk


	)

2135 
	#GPIO_PUPDR_PUPDR13_0
 (0x1U << 
GPIO_PUPDR_PUPDR13_Pos
è

	)

2136 
	#GPIO_PUPDR_PUPDR13_1
 (0x2U << 
GPIO_PUPDR_PUPDR13_Pos
è

	)

2137 
	#GPIO_PUPDR_PUPDR14_Pos
 (28U)

	)

2138 
	#GPIO_PUPDR_PUPDR14_Msk
 (0x3U << 
GPIO_PUPDR_PUPDR14_Pos
è

	)

2139 
	#GPIO_PUPDR_PUPDR14
 
GPIO_PUPDR_PUPDR14_Msk


	)

2140 
	#GPIO_PUPDR_PUPDR14_0
 (0x1U << 
GPIO_PUPDR_PUPDR14_Pos
è

	)

2141 
	#GPIO_PUPDR_PUPDR14_1
 (0x2U << 
GPIO_PUPDR_PUPDR14_Pos
è

	)

2142 
	#GPIO_PUPDR_PUPDR15_Pos
 (30U)

	)

2143 
	#GPIO_PUPDR_PUPDR15_Msk
 (0x3U << 
GPIO_PUPDR_PUPDR15_Pos
è

	)

2144 
	#GPIO_PUPDR_PUPDR15
 
GPIO_PUPDR_PUPDR15_Msk


	)

2145 
	#GPIO_PUPDR_PUPDR15_0
 (0x1U << 
GPIO_PUPDR_PUPDR15_Pos
è

	)

2146 
	#GPIO_PUPDR_PUPDR15_1
 (0x2U << 
GPIO_PUPDR_PUPDR15_Pos
è

	)

2149 
	#GPIO_IDR_0
 (0x00000001U)

	)

2150 
	#GPIO_IDR_1
 (0x00000002U)

	)

2151 
	#GPIO_IDR_2
 (0x00000004U)

	)

2152 
	#GPIO_IDR_3
 (0x00000008U)

	)

2153 
	#GPIO_IDR_4
 (0x00000010U)

	)

2154 
	#GPIO_IDR_5
 (0x00000020U)

	)

2155 
	#GPIO_IDR_6
 (0x00000040U)

	)

2156 
	#GPIO_IDR_7
 (0x00000080U)

	)

2157 
	#GPIO_IDR_8
 (0x00000100U)

	)

2158 
	#GPIO_IDR_9
 (0x00000200U)

	)

2159 
	#GPIO_IDR_10
 (0x00000400U)

	)

2160 
	#GPIO_IDR_11
 (0x00000800U)

	)

2161 
	#GPIO_IDR_12
 (0x00001000U)

	)

2162 
	#GPIO_IDR_13
 (0x00002000U)

	)

2163 
	#GPIO_IDR_14
 (0x00004000U)

	)

2164 
	#GPIO_IDR_15
 (0x00008000U)

	)

2167 
	#GPIO_ODR_0
 (0x00000001U)

	)

2168 
	#GPIO_ODR_1
 (0x00000002U)

	)

2169 
	#GPIO_ODR_2
 (0x00000004U)

	)

2170 
	#GPIO_ODR_3
 (0x00000008U)

	)

2171 
	#GPIO_ODR_4
 (0x00000010U)

	)

2172 
	#GPIO_ODR_5
 (0x00000020U)

	)

2173 
	#GPIO_ODR_6
 (0x00000040U)

	)

2174 
	#GPIO_ODR_7
 (0x00000080U)

	)

2175 
	#GPIO_ODR_8
 (0x00000100U)

	)

2176 
	#GPIO_ODR_9
 (0x00000200U)

	)

2177 
	#GPIO_ODR_10
 (0x00000400U)

	)

2178 
	#GPIO_ODR_11
 (0x00000800U)

	)

2179 
	#GPIO_ODR_12
 (0x00001000U)

	)

2180 
	#GPIO_ODR_13
 (0x00002000U)

	)

2181 
	#GPIO_ODR_14
 (0x00004000U)

	)

2182 
	#GPIO_ODR_15
 (0x00008000U)

	)

2185 
	#GPIO_BSRR_BS_0
 (0x00000001U)

	)

2186 
	#GPIO_BSRR_BS_1
 (0x00000002U)

	)

2187 
	#GPIO_BSRR_BS_2
 (0x00000004U)

	)

2188 
	#GPIO_BSRR_BS_3
 (0x00000008U)

	)

2189 
	#GPIO_BSRR_BS_4
 (0x00000010U)

	)

2190 
	#GPIO_BSRR_BS_5
 (0x00000020U)

	)

2191 
	#GPIO_BSRR_BS_6
 (0x00000040U)

	)

2192 
	#GPIO_BSRR_BS_7
 (0x00000080U)

	)

2193 
	#GPIO_BSRR_BS_8
 (0x00000100U)

	)

2194 
	#GPIO_BSRR_BS_9
 (0x00000200U)

	)

2195 
	#GPIO_BSRR_BS_10
 (0x00000400U)

	)

2196 
	#GPIO_BSRR_BS_11
 (0x00000800U)

	)

2197 
	#GPIO_BSRR_BS_12
 (0x00001000U)

	)

2198 
	#GPIO_BSRR_BS_13
 (0x00002000U)

	)

2199 
	#GPIO_BSRR_BS_14
 (0x00004000U)

	)

2200 
	#GPIO_BSRR_BS_15
 (0x00008000U)

	)

2201 
	#GPIO_BSRR_BR_0
 (0x00010000U)

	)

2202 
	#GPIO_BSRR_BR_1
 (0x00020000U)

	)

2203 
	#GPIO_BSRR_BR_2
 (0x00040000U)

	)

2204 
	#GPIO_BSRR_BR_3
 (0x00080000U)

	)

2205 
	#GPIO_BSRR_BR_4
 (0x00100000U)

	)

2206 
	#GPIO_BSRR_BR_5
 (0x00200000U)

	)

2207 
	#GPIO_BSRR_BR_6
 (0x00400000U)

	)

2208 
	#GPIO_BSRR_BR_7
 (0x00800000U)

	)

2209 
	#GPIO_BSRR_BR_8
 (0x01000000U)

	)

2210 
	#GPIO_BSRR_BR_9
 (0x02000000U)

	)

2211 
	#GPIO_BSRR_BR_10
 (0x04000000U)

	)

2212 
	#GPIO_BSRR_BR_11
 (0x08000000U)

	)

2213 
	#GPIO_BSRR_BR_12
 (0x10000000U)

	)

2214 
	#GPIO_BSRR_BR_13
 (0x20000000U)

	)

2215 
	#GPIO_BSRR_BR_14
 (0x40000000U)

	)

2216 
	#GPIO_BSRR_BR_15
 (0x80000000U)

	)

2219 
	#GPIO_LCKR_LCK0_Pos
 (0U)

	)

2220 
	#GPIO_LCKR_LCK0_Msk
 (0x1U << 
GPIO_LCKR_LCK0_Pos
è

	)

2221 
	#GPIO_LCKR_LCK0
 
GPIO_LCKR_LCK0_Msk


	)

2222 
	#GPIO_LCKR_LCK1_Pos
 (1U)

	)

2223 
	#GPIO_LCKR_LCK1_Msk
 (0x1U << 
GPIO_LCKR_LCK1_Pos
è

	)

2224 
	#GPIO_LCKR_LCK1
 
GPIO_LCKR_LCK1_Msk


	)

2225 
	#GPIO_LCKR_LCK2_Pos
 (2U)

	)

2226 
	#GPIO_LCKR_LCK2_Msk
 (0x1U << 
GPIO_LCKR_LCK2_Pos
è

	)

2227 
	#GPIO_LCKR_LCK2
 
GPIO_LCKR_LCK2_Msk


	)

2228 
	#GPIO_LCKR_LCK3_Pos
 (3U)

	)

2229 
	#GPIO_LCKR_LCK3_Msk
 (0x1U << 
GPIO_LCKR_LCK3_Pos
è

	)

2230 
	#GPIO_LCKR_LCK3
 
GPIO_LCKR_LCK3_Msk


	)

2231 
	#GPIO_LCKR_LCK4_Pos
 (4U)

	)

2232 
	#GPIO_LCKR_LCK4_Msk
 (0x1U << 
GPIO_LCKR_LCK4_Pos
è

	)

2233 
	#GPIO_LCKR_LCK4
 
GPIO_LCKR_LCK4_Msk


	)

2234 
	#GPIO_LCKR_LCK5_Pos
 (5U)

	)

2235 
	#GPIO_LCKR_LCK5_Msk
 (0x1U << 
GPIO_LCKR_LCK5_Pos
è

	)

2236 
	#GPIO_LCKR_LCK5
 
GPIO_LCKR_LCK5_Msk


	)

2237 
	#GPIO_LCKR_LCK6_Pos
 (6U)

	)

2238 
	#GPIO_LCKR_LCK6_Msk
 (0x1U << 
GPIO_LCKR_LCK6_Pos
è

	)

2239 
	#GPIO_LCKR_LCK6
 
GPIO_LCKR_LCK6_Msk


	)

2240 
	#GPIO_LCKR_LCK7_Pos
 (7U)

	)

2241 
	#GPIO_LCKR_LCK7_Msk
 (0x1U << 
GPIO_LCKR_LCK7_Pos
è

	)

2242 
	#GPIO_LCKR_LCK7
 
GPIO_LCKR_LCK7_Msk


	)

2243 
	#GPIO_LCKR_LCK8_Pos
 (8U)

	)

2244 
	#GPIO_LCKR_LCK8_Msk
 (0x1U << 
GPIO_LCKR_LCK8_Pos
è

	)

2245 
	#GPIO_LCKR_LCK8
 
GPIO_LCKR_LCK8_Msk


	)

2246 
	#GPIO_LCKR_LCK9_Pos
 (9U)

	)

2247 
	#GPIO_LCKR_LCK9_Msk
 (0x1U << 
GPIO_LCKR_LCK9_Pos
è

	)

2248 
	#GPIO_LCKR_LCK9
 
GPIO_LCKR_LCK9_Msk


	)

2249 
	#GPIO_LCKR_LCK10_Pos
 (10U)

	)

2250 
	#GPIO_LCKR_LCK10_Msk
 (0x1U << 
GPIO_LCKR_LCK10_Pos
è

	)

2251 
	#GPIO_LCKR_LCK10
 
GPIO_LCKR_LCK10_Msk


	)

2252 
	#GPIO_LCKR_LCK11_Pos
 (11U)

	)

2253 
	#GPIO_LCKR_LCK11_Msk
 (0x1U << 
GPIO_LCKR_LCK11_Pos
è

	)

2254 
	#GPIO_LCKR_LCK11
 
GPIO_LCKR_LCK11_Msk


	)

2255 
	#GPIO_LCKR_LCK12_Pos
 (12U)

	)

2256 
	#GPIO_LCKR_LCK12_Msk
 (0x1U << 
GPIO_LCKR_LCK12_Pos
è

	)

2257 
	#GPIO_LCKR_LCK12
 
GPIO_LCKR_LCK12_Msk


	)

2258 
	#GPIO_LCKR_LCK13_Pos
 (13U)

	)

2259 
	#GPIO_LCKR_LCK13_Msk
 (0x1U << 
GPIO_LCKR_LCK13_Pos
è

	)

2260 
	#GPIO_LCKR_LCK13
 
GPIO_LCKR_LCK13_Msk


	)

2261 
	#GPIO_LCKR_LCK14_Pos
 (14U)

	)

2262 
	#GPIO_LCKR_LCK14_Msk
 (0x1U << 
GPIO_LCKR_LCK14_Pos
è

	)

2263 
	#GPIO_LCKR_LCK14
 
GPIO_LCKR_LCK14_Msk


	)

2264 
	#GPIO_LCKR_LCK15_Pos
 (15U)

	)

2265 
	#GPIO_LCKR_LCK15_Msk
 (0x1U << 
GPIO_LCKR_LCK15_Pos
è

	)

2266 
	#GPIO_LCKR_LCK15
 
GPIO_LCKR_LCK15_Msk


	)

2267 
	#GPIO_LCKR_LCKK_Pos
 (16U)

	)

2268 
	#GPIO_LCKR_LCKK_Msk
 (0x1U << 
GPIO_LCKR_LCKK_Pos
è

	)

2269 
	#GPIO_LCKR_LCKK
 
GPIO_LCKR_LCKK_Msk


	)

2272 
	#GPIO_AFRL_AFSEL0_Pos
 (0U)

	)

2273 
	#GPIO_AFRL_AFSEL0_Msk
 (0xFU << 
GPIO_AFRL_AFSEL0_Pos
è

	)

2274 
	#GPIO_AFRL_AFSEL0
 
GPIO_AFRL_AFSEL0_Msk


	)

2275 
	#GPIO_AFRL_AFSEL1_Pos
 (4U)

	)

2276 
	#GPIO_AFRL_AFSEL1_Msk
 (0xFU << 
GPIO_AFRL_AFSEL1_Pos
è

	)

2277 
	#GPIO_AFRL_AFSEL1
 
GPIO_AFRL_AFSEL1_Msk


	)

2278 
	#GPIO_AFRL_AFSEL2_Pos
 (8U)

	)

2279 
	#GPIO_AFRL_AFSEL2_Msk
 (0xFU << 
GPIO_AFRL_AFSEL2_Pos
è

	)

2280 
	#GPIO_AFRL_AFSEL2
 
GPIO_AFRL_AFSEL2_Msk


	)

2281 
	#GPIO_AFRL_AFSEL3_Pos
 (12U)

	)

2282 
	#GPIO_AFRL_AFSEL3_Msk
 (0xFU << 
GPIO_AFRL_AFSEL3_Pos
è

	)

2283 
	#GPIO_AFRL_AFSEL3
 
GPIO_AFRL_AFSEL3_Msk


	)

2284 
	#GPIO_AFRL_AFSEL4_Pos
 (16U)

	)

2285 
	#GPIO_AFRL_AFSEL4_Msk
 (0xFU << 
GPIO_AFRL_AFSEL4_Pos
è

	)

2286 
	#GPIO_AFRL_AFSEL4
 
GPIO_AFRL_AFSEL4_Msk


	)

2287 
	#GPIO_AFRL_AFSEL5_Pos
 (20U)

	)

2288 
	#GPIO_AFRL_AFSEL5_Msk
 (0xFU << 
GPIO_AFRL_AFSEL5_Pos
è

	)

2289 
	#GPIO_AFRL_AFSEL5
 
GPIO_AFRL_AFSEL5_Msk


	)

2290 
	#GPIO_AFRL_AFSEL6_Pos
 (24U)

	)

2291 
	#GPIO_AFRL_AFSEL6_Msk
 (0xFU << 
GPIO_AFRL_AFSEL6_Pos
è

	)

2292 
	#GPIO_AFRL_AFSEL6
 
GPIO_AFRL_AFSEL6_Msk


	)

2293 
	#GPIO_AFRL_AFSEL7_Pos
 (28U)

	)

2294 
	#GPIO_AFRL_AFSEL7_Msk
 (0xFU << 
GPIO_AFRL_AFSEL7_Pos
è

	)

2295 
	#GPIO_AFRL_AFSEL7
 
GPIO_AFRL_AFSEL7_Msk


	)

2298 
	#GPIO_AFRL_AFRL0_Pos
 
GPIO_AFRL_AFSEL0_Pos


	)

2299 
	#GPIO_AFRL_AFRL0_Msk
 
GPIO_AFRL_AFSEL0_Msk


	)

2300 
	#GPIO_AFRL_AFRL0
 
GPIO_AFRL_AFSEL0


	)

2301 
	#GPIO_AFRL_AFRL1_Pos
 
GPIO_AFRL_AFSEL1_Pos


	)

2302 
	#GPIO_AFRL_AFRL1_Msk
 
GPIO_AFRL_AFSEL1_Msk


	)

2303 
	#GPIO_AFRL_AFRL1
 
GPIO_AFRL_AFSEL1


	)

2304 
	#GPIO_AFRL_AFRL2_Pos
 
GPIO_AFRL_AFSEL2_Pos


	)

2305 
	#GPIO_AFRL_AFRL2_Msk
 
GPIO_AFRL_AFSEL2_Msk


	)

2306 
	#GPIO_AFRL_AFRL2
 
GPIO_AFRL_AFSEL2


	)

2307 
	#GPIO_AFRL_AFRL3_Pos
 
GPIO_AFRL_AFSEL3_Pos


	)

2308 
	#GPIO_AFRL_AFRL3_Msk
 
GPIO_AFRL_AFSEL3_Msk


	)

2309 
	#GPIO_AFRL_AFRL3
 
GPIO_AFRL_AFSEL3


	)

2310 
	#GPIO_AFRL_AFRL4_Pos
 
GPIO_AFRL_AFSEL4_Pos


	)

2311 
	#GPIO_AFRL_AFRL4_Msk
 
GPIO_AFRL_AFSEL4_Msk


	)

2312 
	#GPIO_AFRL_AFRL4
 
GPIO_AFRL_AFSEL4


	)

2313 
	#GPIO_AFRL_AFRL5_Pos
 
GPIO_AFRL_AFSEL5_Pos


	)

2314 
	#GPIO_AFRL_AFRL5_Msk
 
GPIO_AFRL_AFSEL5_Msk


	)

2315 
	#GPIO_AFRL_AFRL5
 
GPIO_AFRL_AFSEL5


	)

2316 
	#GPIO_AFRL_AFRL6_Pos
 
GPIO_AFRL_AFSEL6_Pos


	)

2317 
	#GPIO_AFRL_AFRL6_Msk
 
GPIO_AFRL_AFSEL6_Msk


	)

2318 
	#GPIO_AFRL_AFRL6
 
GPIO_AFRL_AFSEL6


	)

2319 
	#GPIO_AFRL_AFRL7_Pos
 
GPIO_AFRL_AFSEL7_Pos


	)

2320 
	#GPIO_AFRL_AFRL7_Msk
 
GPIO_AFRL_AFSEL7_Msk


	)

2321 
	#GPIO_AFRL_AFRL7
 
GPIO_AFRL_AFSEL7


	)

2324 
	#GPIO_AFRH_AFSEL8_Pos
 (0U)

	)

2325 
	#GPIO_AFRH_AFSEL8_Msk
 (0xFU << 
GPIO_AFRH_AFSEL8_Pos
è

	)

2326 
	#GPIO_AFRH_AFSEL8
 
GPIO_AFRH_AFSEL8_Msk


	)

2327 
	#GPIO_AFRH_AFSEL9_Pos
 (4U)

	)

2328 
	#GPIO_AFRH_AFSEL9_Msk
 (0xFU << 
GPIO_AFRH_AFSEL9_Pos
è

	)

2329 
	#GPIO_AFRH_AFSEL9
 
GPIO_AFRH_AFSEL9_Msk


	)

2330 
	#GPIO_AFRH_AFSEL10_Pos
 (8U)

	)

2331 
	#GPIO_AFRH_AFSEL10_Msk
 (0xFU << 
GPIO_AFRH_AFSEL10_Pos
è

	)

2332 
	#GPIO_AFRH_AFSEL10
 
GPIO_AFRH_AFSEL10_Msk


	)

2333 
	#GPIO_AFRH_AFSEL11_Pos
 (12U)

	)

2334 
	#GPIO_AFRH_AFSEL11_Msk
 (0xFU << 
GPIO_AFRH_AFSEL11_Pos
è

	)

2335 
	#GPIO_AFRH_AFSEL11
 
GPIO_AFRH_AFSEL11_Msk


	)

2336 
	#GPIO_AFRH_AFSEL12_Pos
 (16U)

	)

2337 
	#GPIO_AFRH_AFSEL12_Msk
 (0xFU << 
GPIO_AFRH_AFSEL12_Pos
è

	)

2338 
	#GPIO_AFRH_AFSEL12
 
GPIO_AFRH_AFSEL12_Msk


	)

2339 
	#GPIO_AFRH_AFSEL13_Pos
 (20U)

	)

2340 
	#GPIO_AFRH_AFSEL13_Msk
 (0xFU << 
GPIO_AFRH_AFSEL13_Pos
è

	)

2341 
	#GPIO_AFRH_AFSEL13
 
GPIO_AFRH_AFSEL13_Msk


	)

2342 
	#GPIO_AFRH_AFSEL14_Pos
 (24U)

	)

2343 
	#GPIO_AFRH_AFSEL14_Msk
 (0xFU << 
GPIO_AFRH_AFSEL14_Pos
è

	)

2344 
	#GPIO_AFRH_AFSEL14
 
GPIO_AFRH_AFSEL14_Msk


	)

2345 
	#GPIO_AFRH_AFSEL15_Pos
 (28U)

	)

2346 
	#GPIO_AFRH_AFSEL15_Msk
 (0xFU << 
GPIO_AFRH_AFSEL15_Pos
è

	)

2347 
	#GPIO_AFRH_AFSEL15
 
GPIO_AFRH_AFSEL15_Msk


	)

2350 
	#GPIO_AFRH_AFRH0_Pos
 
GPIO_AFRH_AFSEL8_Pos


	)

2351 
	#GPIO_AFRH_AFRH0_Msk
 
GPIO_AFRH_AFSEL8_Msk


	)

2352 
	#GPIO_AFRH_AFRH0
 
GPIO_AFRH_AFSEL8


	)

2353 
	#GPIO_AFRH_AFRH1_Pos
 
GPIO_AFRH_AFSEL9_Pos


	)

2354 
	#GPIO_AFRH_AFRH1_Msk
 
GPIO_AFRH_AFSEL9_Msk


	)

2355 
	#GPIO_AFRH_AFRH1
 
GPIO_AFRH_AFSEL9


	)

2356 
	#GPIO_AFRH_AFRH2_Pos
 
GPIO_AFRH_AFSEL10_Pos


	)

2357 
	#GPIO_AFRH_AFRH2_Msk
 
GPIO_AFRH_AFSEL10_Msk


	)

2358 
	#GPIO_AFRH_AFRH2
 
GPIO_AFRH_AFSEL10


	)

2359 
	#GPIO_AFRH_AFRH3_Pos
 
GPIO_AFRH_AFSEL11_Pos


	)

2360 
	#GPIO_AFRH_AFRH3_Msk
 
GPIO_AFRH_AFSEL11_Msk


	)

2361 
	#GPIO_AFRH_AFRH3
 
GPIO_AFRH_AFSEL11


	)

2362 
	#GPIO_AFRH_AFRH4_Pos
 
GPIO_AFRH_AFSEL12_Pos


	)

2363 
	#GPIO_AFRH_AFRH4_Msk
 
GPIO_AFRH_AFSEL12_Msk


	)

2364 
	#GPIO_AFRH_AFRH4
 
GPIO_AFRH_AFSEL12


	)

2365 
	#GPIO_AFRH_AFRH5_Pos
 
GPIO_AFRH_AFSEL13_Pos


	)

2366 
	#GPIO_AFRH_AFRH5_Msk
 
GPIO_AFRH_AFSEL13_Msk


	)

2367 
	#GPIO_AFRH_AFRH5
 
GPIO_AFRH_AFSEL13


	)

2368 
	#GPIO_AFRH_AFRH6_Pos
 
GPIO_AFRH_AFSEL14_Pos


	)

2369 
	#GPIO_AFRH_AFRH6_Msk
 
GPIO_AFRH_AFSEL14_Msk


	)

2370 
	#GPIO_AFRH_AFRH6
 
GPIO_AFRH_AFSEL14


	)

2371 
	#GPIO_AFRH_AFRH7_Pos
 
GPIO_AFRH_AFSEL15_Pos


	)

2372 
	#GPIO_AFRH_AFRH7_Msk
 
GPIO_AFRH_AFSEL15_Msk


	)

2373 
	#GPIO_AFRH_AFRH7
 
GPIO_AFRH_AFSEL15


	)

2376 
	#GPIO_BRR_BR_0
 (0x00000001U)

	)

2377 
	#GPIO_BRR_BR_1
 (0x00000002U)

	)

2378 
	#GPIO_BRR_BR_2
 (0x00000004U)

	)

2379 
	#GPIO_BRR_BR_3
 (0x00000008U)

	)

2380 
	#GPIO_BRR_BR_4
 (0x00000010U)

	)

2381 
	#GPIO_BRR_BR_5
 (0x00000020U)

	)

2382 
	#GPIO_BRR_BR_6
 (0x00000040U)

	)

2383 
	#GPIO_BRR_BR_7
 (0x00000080U)

	)

2384 
	#GPIO_BRR_BR_8
 (0x00000100U)

	)

2385 
	#GPIO_BRR_BR_9
 (0x00000200U)

	)

2386 
	#GPIO_BRR_BR_10
 (0x00000400U)

	)

2387 
	#GPIO_BRR_BR_11
 (0x00000800U)

	)

2388 
	#GPIO_BRR_BR_12
 (0x00001000U)

	)

2389 
	#GPIO_BRR_BR_13
 (0x00002000U)

	)

2390 
	#GPIO_BRR_BR_14
 (0x00004000U)

	)

2391 
	#GPIO_BRR_BR_15
 (0x00008000U)

	)

2400 
	#I2C_CR1_PE_Pos
 (0U)

	)

2401 
	#I2C_CR1_PE_Msk
 (0x1U << 
I2C_CR1_PE_Pos
è

	)

2402 
	#I2C_CR1_PE
 
I2C_CR1_PE_Msk


	)

2403 
	#I2C_CR1_TXIE_Pos
 (1U)

	)

2404 
	#I2C_CR1_TXIE_Msk
 (0x1U << 
I2C_CR1_TXIE_Pos
è

	)

2405 
	#I2C_CR1_TXIE
 
I2C_CR1_TXIE_Msk


	)

2406 
	#I2C_CR1_RXIE_Pos
 (2U)

	)

2407 
	#I2C_CR1_RXIE_Msk
 (0x1U << 
I2C_CR1_RXIE_Pos
è

	)

2408 
	#I2C_CR1_RXIE
 
I2C_CR1_RXIE_Msk


	)

2409 
	#I2C_CR1_ADDRIE_Pos
 (3U)

	)

2410 
	#I2C_CR1_ADDRIE_Msk
 (0x1U << 
I2C_CR1_ADDRIE_Pos
è

	)

2411 
	#I2C_CR1_ADDRIE
 
I2C_CR1_ADDRIE_Msk


	)

2412 
	#I2C_CR1_NACKIE_Pos
 (4U)

	)

2413 
	#I2C_CR1_NACKIE_Msk
 (0x1U << 
I2C_CR1_NACKIE_Pos
è

	)

2414 
	#I2C_CR1_NACKIE
 
I2C_CR1_NACKIE_Msk


	)

2415 
	#I2C_CR1_STOPIE_Pos
 (5U)

	)

2416 
	#I2C_CR1_STOPIE_Msk
 (0x1U << 
I2C_CR1_STOPIE_Pos
è

	)

2417 
	#I2C_CR1_STOPIE
 
I2C_CR1_STOPIE_Msk


	)

2418 
	#I2C_CR1_TCIE_Pos
 (6U)

	)

2419 
	#I2C_CR1_TCIE_Msk
 (0x1U << 
I2C_CR1_TCIE_Pos
è

	)

2420 
	#I2C_CR1_TCIE
 
I2C_CR1_TCIE_Msk


	)

2421 
	#I2C_CR1_ERRIE_Pos
 (7U)

	)

2422 
	#I2C_CR1_ERRIE_Msk
 (0x1U << 
I2C_CR1_ERRIE_Pos
è

	)

2423 
	#I2C_CR1_ERRIE
 
I2C_CR1_ERRIE_Msk


	)

2424 
	#I2C_CR1_DNF_Pos
 (8U)

	)

2425 
	#I2C_CR1_DNF_Msk
 (0xFU << 
I2C_CR1_DNF_Pos
è

	)

2426 
	#I2C_CR1_DNF
 
I2C_CR1_DNF_Msk


	)

2427 
	#I2C_CR1_ANFOFF_Pos
 (12U)

	)

2428 
	#I2C_CR1_ANFOFF_Msk
 (0x1U << 
I2C_CR1_ANFOFF_Pos
è

	)

2429 
	#I2C_CR1_ANFOFF
 
I2C_CR1_ANFOFF_Msk


	)

2430 
	#I2C_CR1_SWRST_Pos
 (13U)

	)

2431 
	#I2C_CR1_SWRST_Msk
 (0x1U << 
I2C_CR1_SWRST_Pos
è

	)

2432 
	#I2C_CR1_SWRST
 
I2C_CR1_SWRST_Msk


	)

2433 
	#I2C_CR1_TXDMAEN_Pos
 (14U)

	)

2434 
	#I2C_CR1_TXDMAEN_Msk
 (0x1U << 
I2C_CR1_TXDMAEN_Pos
è

	)

2435 
	#I2C_CR1_TXDMAEN
 
I2C_CR1_TXDMAEN_Msk


	)

2436 
	#I2C_CR1_RXDMAEN_Pos
 (15U)

	)

2437 
	#I2C_CR1_RXDMAEN_Msk
 (0x1U << 
I2C_CR1_RXDMAEN_Pos
è

	)

2438 
	#I2C_CR1_RXDMAEN
 
I2C_CR1_RXDMAEN_Msk


	)

2439 
	#I2C_CR1_SBC_Pos
 (16U)

	)

2440 
	#I2C_CR1_SBC_Msk
 (0x1U << 
I2C_CR1_SBC_Pos
è

	)

2441 
	#I2C_CR1_SBC
 
I2C_CR1_SBC_Msk


	)

2442 
	#I2C_CR1_NOSTRETCH_Pos
 (17U)

	)

2443 
	#I2C_CR1_NOSTRETCH_Msk
 (0x1U << 
I2C_CR1_NOSTRETCH_Pos
è

	)

2444 
	#I2C_CR1_NOSTRETCH
 
I2C_CR1_NOSTRETCH_Msk


	)

2445 
	#I2C_CR1_GCEN_Pos
 (19U)

	)

2446 
	#I2C_CR1_GCEN_Msk
 (0x1U << 
I2C_CR1_GCEN_Pos
è

	)

2447 
	#I2C_CR1_GCEN
 
I2C_CR1_GCEN_Msk


	)

2448 
	#I2C_CR1_SMBHEN_Pos
 (20U)

	)

2449 
	#I2C_CR1_SMBHEN_Msk
 (0x1U << 
I2C_CR1_SMBHEN_Pos
è

	)

2450 
	#I2C_CR1_SMBHEN
 
I2C_CR1_SMBHEN_Msk


	)

2451 
	#I2C_CR1_SMBDEN_Pos
 (21U)

	)

2452 
	#I2C_CR1_SMBDEN_Msk
 (0x1U << 
I2C_CR1_SMBDEN_Pos
è

	)

2453 
	#I2C_CR1_SMBDEN
 
I2C_CR1_SMBDEN_Msk


	)

2454 
	#I2C_CR1_ALERTEN_Pos
 (22U)

	)

2455 
	#I2C_CR1_ALERTEN_Msk
 (0x1U << 
I2C_CR1_ALERTEN_Pos
è

	)

2456 
	#I2C_CR1_ALERTEN
 
I2C_CR1_ALERTEN_Msk


	)

2457 
	#I2C_CR1_PECEN_Pos
 (23U)

	)

2458 
	#I2C_CR1_PECEN_Msk
 (0x1U << 
I2C_CR1_PECEN_Pos
è

	)

2459 
	#I2C_CR1_PECEN
 
I2C_CR1_PECEN_Msk


	)

2462 
	#I2C_CR2_SADD_Pos
 (0U)

	)

2463 
	#I2C_CR2_SADD_Msk
 (0x3FFU << 
I2C_CR2_SADD_Pos
è

	)

2464 
	#I2C_CR2_SADD
 
I2C_CR2_SADD_Msk


	)

2465 
	#I2C_CR2_RD_WRN_Pos
 (10U)

	)

2466 
	#I2C_CR2_RD_WRN_Msk
 (0x1U << 
I2C_CR2_RD_WRN_Pos
è

	)

2467 
	#I2C_CR2_RD_WRN
 
I2C_CR2_RD_WRN_Msk


	)

2468 
	#I2C_CR2_ADD10_Pos
 (11U)

	)

2469 
	#I2C_CR2_ADD10_Msk
 (0x1U << 
I2C_CR2_ADD10_Pos
è

	)

2470 
	#I2C_CR2_ADD10
 
I2C_CR2_ADD10_Msk


	)

2471 
	#I2C_CR2_HEAD10R_Pos
 (12U)

	)

2472 
	#I2C_CR2_HEAD10R_Msk
 (0x1U << 
I2C_CR2_HEAD10R_Pos
è

	)

2473 
	#I2C_CR2_HEAD10R
 
I2C_CR2_HEAD10R_Msk


	)

2474 
	#I2C_CR2_START_Pos
 (13U)

	)

2475 
	#I2C_CR2_START_Msk
 (0x1U << 
I2C_CR2_START_Pos
è

	)

2476 
	#I2C_CR2_START
 
I2C_CR2_START_Msk


	)

2477 
	#I2C_CR2_STOP_Pos
 (14U)

	)

2478 
	#I2C_CR2_STOP_Msk
 (0x1U << 
I2C_CR2_STOP_Pos
è

	)

2479 
	#I2C_CR2_STOP
 
I2C_CR2_STOP_Msk


	)

2480 
	#I2C_CR2_NACK_Pos
 (15U)

	)

2481 
	#I2C_CR2_NACK_Msk
 (0x1U << 
I2C_CR2_NACK_Pos
è

	)

2482 
	#I2C_CR2_NACK
 
I2C_CR2_NACK_Msk


	)

2483 
	#I2C_CR2_NBYTES_Pos
 (16U)

	)

2484 
	#I2C_CR2_NBYTES_Msk
 (0xFFU << 
I2C_CR2_NBYTES_Pos
è

	)

2485 
	#I2C_CR2_NBYTES
 
I2C_CR2_NBYTES_Msk


	)

2486 
	#I2C_CR2_RELOAD_Pos
 (24U)

	)

2487 
	#I2C_CR2_RELOAD_Msk
 (0x1U << 
I2C_CR2_RELOAD_Pos
è

	)

2488 
	#I2C_CR2_RELOAD
 
I2C_CR2_RELOAD_Msk


	)

2489 
	#I2C_CR2_AUTOEND_Pos
 (25U)

	)

2490 
	#I2C_CR2_AUTOEND_Msk
 (0x1U << 
I2C_CR2_AUTOEND_Pos
è

	)

2491 
	#I2C_CR2_AUTOEND
 
I2C_CR2_AUTOEND_Msk


	)

2492 
	#I2C_CR2_PECBYTE_Pos
 (26U)

	)

2493 
	#I2C_CR2_PECBYTE_Msk
 (0x1U << 
I2C_CR2_PECBYTE_Pos
è

	)

2494 
	#I2C_CR2_PECBYTE
 
I2C_CR2_PECBYTE_Msk


	)

2497 
	#I2C_OAR1_OA1_Pos
 (0U)

	)

2498 
	#I2C_OAR1_OA1_Msk
 (0x3FFU << 
I2C_OAR1_OA1_Pos
è

	)

2499 
	#I2C_OAR1_OA1
 
I2C_OAR1_OA1_Msk


	)

2500 
	#I2C_OAR1_OA1MODE_Pos
 (10U)

	)

2501 
	#I2C_OAR1_OA1MODE_Msk
 (0x1U << 
I2C_OAR1_OA1MODE_Pos
è

	)

2502 
	#I2C_OAR1_OA1MODE
 
I2C_OAR1_OA1MODE_Msk


	)

2503 
	#I2C_OAR1_OA1EN_Pos
 (15U)

	)

2504 
	#I2C_OAR1_OA1EN_Msk
 (0x1U << 
I2C_OAR1_OA1EN_Pos
è

	)

2505 
	#I2C_OAR1_OA1EN
 
I2C_OAR1_OA1EN_Msk


	)

2508 
	#I2C_OAR2_OA2_Pos
 (1U)

	)

2509 
	#I2C_OAR2_OA2_Msk
 (0x7FU << 
I2C_OAR2_OA2_Pos
è

	)

2510 
	#I2C_OAR2_OA2
 
I2C_OAR2_OA2_Msk


	)

2511 
	#I2C_OAR2_OA2MSK_Pos
 (8U)

	)

2512 
	#I2C_OAR2_OA2MSK_Msk
 (0x7U << 
I2C_OAR2_OA2MSK_Pos
è

	)

2513 
	#I2C_OAR2_OA2MSK
 
I2C_OAR2_OA2MSK_Msk


	)

2514 
	#I2C_OAR2_OA2NOMASK
 (0x00000000Uè

	)

2515 
	#I2C_OAR2_OA2MASK01_Pos
 (8U)

	)

2516 
	#I2C_OAR2_OA2MASK01_Msk
 (0x1U << 
I2C_OAR2_OA2MASK01_Pos
è

	)

2517 
	#I2C_OAR2_OA2MASK01
 
I2C_OAR2_OA2MASK01_Msk


	)

2518 
	#I2C_OAR2_OA2MASK02_Pos
 (9U)

	)

2519 
	#I2C_OAR2_OA2MASK02_Msk
 (0x1U << 
I2C_OAR2_OA2MASK02_Pos
è

	)

2520 
	#I2C_OAR2_OA2MASK02
 
I2C_OAR2_OA2MASK02_Msk


	)

2521 
	#I2C_OAR2_OA2MASK03_Pos
 (8U)

	)

2522 
	#I2C_OAR2_OA2MASK03_Msk
 (0x3U << 
I2C_OAR2_OA2MASK03_Pos
è

	)

2523 
	#I2C_OAR2_OA2MASK03
 
I2C_OAR2_OA2MASK03_Msk


	)

2524 
	#I2C_OAR2_OA2MASK04_Pos
 (10U)

	)

2525 
	#I2C_OAR2_OA2MASK04_Msk
 (0x1U << 
I2C_OAR2_OA2MASK04_Pos
è

	)

2526 
	#I2C_OAR2_OA2MASK04
 
I2C_OAR2_OA2MASK04_Msk


	)

2527 
	#I2C_OAR2_OA2MASK05_Pos
 (8U)

	)

2528 
	#I2C_OAR2_OA2MASK05_Msk
 (0x5U << 
I2C_OAR2_OA2MASK05_Pos
è

	)

2529 
	#I2C_OAR2_OA2MASK05
 
I2C_OAR2_OA2MASK05_Msk


	)

2530 
	#I2C_OAR2_OA2MASK06_Pos
 (9U)

	)

2531 
	#I2C_OAR2_OA2MASK06_Msk
 (0x3U << 
I2C_OAR2_OA2MASK06_Pos
è

	)

2532 
	#I2C_OAR2_OA2MASK06
 
I2C_OAR2_OA2MASK06_Msk


	)

2533 
	#I2C_OAR2_OA2MASK07_Pos
 (8U)

	)

2534 
	#I2C_OAR2_OA2MASK07_Msk
 (0x7U << 
I2C_OAR2_OA2MASK07_Pos
è

	)

2535 
	#I2C_OAR2_OA2MASK07
 
I2C_OAR2_OA2MASK07_Msk


	)

2536 
	#I2C_OAR2_OA2EN_Pos
 (15U)

	)

2537 
	#I2C_OAR2_OA2EN_Msk
 (0x1U << 
I2C_OAR2_OA2EN_Pos
è

	)

2538 
	#I2C_OAR2_OA2EN
 
I2C_OAR2_OA2EN_Msk


	)

2541 
	#I2C_TIMINGR_SCLL_Pos
 (0U)

	)

2542 
	#I2C_TIMINGR_SCLL_Msk
 (0xFFU << 
I2C_TIMINGR_SCLL_Pos
è

	)

2543 
	#I2C_TIMINGR_SCLL
 
I2C_TIMINGR_SCLL_Msk


	)

2544 
	#I2C_TIMINGR_SCLH_Pos
 (8U)

	)

2545 
	#I2C_TIMINGR_SCLH_Msk
 (0xFFU << 
I2C_TIMINGR_SCLH_Pos
è

	)

2546 
	#I2C_TIMINGR_SCLH
 
I2C_TIMINGR_SCLH_Msk


	)

2547 
	#I2C_TIMINGR_SDADEL_Pos
 (16U)

	)

2548 
	#I2C_TIMINGR_SDADEL_Msk
 (0xFU << 
I2C_TIMINGR_SDADEL_Pos
è

	)

2549 
	#I2C_TIMINGR_SDADEL
 
I2C_TIMINGR_SDADEL_Msk


	)

2550 
	#I2C_TIMINGR_SCLDEL_Pos
 (20U)

	)

2551 
	#I2C_TIMINGR_SCLDEL_Msk
 (0xFU << 
I2C_TIMINGR_SCLDEL_Pos
è

	)

2552 
	#I2C_TIMINGR_SCLDEL
 
I2C_TIMINGR_SCLDEL_Msk


	)

2553 
	#I2C_TIMINGR_PRESC_Pos
 (28U)

	)

2554 
	#I2C_TIMINGR_PRESC_Msk
 (0xFU << 
I2C_TIMINGR_PRESC_Pos
è

	)

2555 
	#I2C_TIMINGR_PRESC
 
I2C_TIMINGR_PRESC_Msk


	)

2558 
	#I2C_TIMEOUTR_TIMEOUTA_Pos
 (0U)

	)

2559 
	#I2C_TIMEOUTR_TIMEOUTA_Msk
 (0xFFFU << 
I2C_TIMEOUTR_TIMEOUTA_Pos
è

	)

2560 
	#I2C_TIMEOUTR_TIMEOUTA
 
I2C_TIMEOUTR_TIMEOUTA_Msk


	)

2561 
	#I2C_TIMEOUTR_TIDLE_Pos
 (12U)

	)

2562 
	#I2C_TIMEOUTR_TIDLE_Msk
 (0x1U << 
I2C_TIMEOUTR_TIDLE_Pos
è

	)

2563 
	#I2C_TIMEOUTR_TIDLE
 
I2C_TIMEOUTR_TIDLE_Msk


	)

2564 
	#I2C_TIMEOUTR_TIMOUTEN_Pos
 (15U)

	)

2565 
	#I2C_TIMEOUTR_TIMOUTEN_Msk
 (0x1U << 
I2C_TIMEOUTR_TIMOUTEN_Pos
è

	)

2566 
	#I2C_TIMEOUTR_TIMOUTEN
 
I2C_TIMEOUTR_TIMOUTEN_Msk


	)

2567 
	#I2C_TIMEOUTR_TIMEOUTB_Pos
 (16U)

	)

2568 
	#I2C_TIMEOUTR_TIMEOUTB_Msk
 (0xFFFU << 
I2C_TIMEOUTR_TIMEOUTB_Pos
è

	)

2569 
	#I2C_TIMEOUTR_TIMEOUTB
 
I2C_TIMEOUTR_TIMEOUTB_Msk


	)

2570 
	#I2C_TIMEOUTR_TEXTEN_Pos
 (31U)

	)

2571 
	#I2C_TIMEOUTR_TEXTEN_Msk
 (0x1U << 
I2C_TIMEOUTR_TEXTEN_Pos
è

	)

2572 
	#I2C_TIMEOUTR_TEXTEN
 
I2C_TIMEOUTR_TEXTEN_Msk


	)

2575 
	#I2C_ISR_TXE_Pos
 (0U)

	)

2576 
	#I2C_ISR_TXE_Msk
 (0x1U << 
I2C_ISR_TXE_Pos
è

	)

2577 
	#I2C_ISR_TXE
 
I2C_ISR_TXE_Msk


	)

2578 
	#I2C_ISR_TXIS_Pos
 (1U)

	)

2579 
	#I2C_ISR_TXIS_Msk
 (0x1U << 
I2C_ISR_TXIS_Pos
è

	)

2580 
	#I2C_ISR_TXIS
 
I2C_ISR_TXIS_Msk


	)

2581 
	#I2C_ISR_RXNE_Pos
 (2U)

	)

2582 
	#I2C_ISR_RXNE_Msk
 (0x1U << 
I2C_ISR_RXNE_Pos
è

	)

2583 
	#I2C_ISR_RXNE
 
I2C_ISR_RXNE_Msk


	)

2584 
	#I2C_ISR_ADDR_Pos
 (3U)

	)

2585 
	#I2C_ISR_ADDR_Msk
 (0x1U << 
I2C_ISR_ADDR_Pos
è

	)

2586 
	#I2C_ISR_ADDR
 
I2C_ISR_ADDR_Msk


	)

2587 
	#I2C_ISR_NACKF_Pos
 (4U)

	)

2588 
	#I2C_ISR_NACKF_Msk
 (0x1U << 
I2C_ISR_NACKF_Pos
è

	)

2589 
	#I2C_ISR_NACKF
 
I2C_ISR_NACKF_Msk


	)

2590 
	#I2C_ISR_STOPF_Pos
 (5U)

	)

2591 
	#I2C_ISR_STOPF_Msk
 (0x1U << 
I2C_ISR_STOPF_Pos
è

	)

2592 
	#I2C_ISR_STOPF
 
I2C_ISR_STOPF_Msk


	)

2593 
	#I2C_ISR_TC_Pos
 (6U)

	)

2594 
	#I2C_ISR_TC_Msk
 (0x1U << 
I2C_ISR_TC_Pos
è

	)

2595 
	#I2C_ISR_TC
 
I2C_ISR_TC_Msk


	)

2596 
	#I2C_ISR_TCR_Pos
 (7U)

	)

2597 
	#I2C_ISR_TCR_Msk
 (0x1U << 
I2C_ISR_TCR_Pos
è

	)

2598 
	#I2C_ISR_TCR
 
I2C_ISR_TCR_Msk


	)

2599 
	#I2C_ISR_BERR_Pos
 (8U)

	)

2600 
	#I2C_ISR_BERR_Msk
 (0x1U << 
I2C_ISR_BERR_Pos
è

	)

2601 
	#I2C_ISR_BERR
 
I2C_ISR_BERR_Msk


	)

2602 
	#I2C_ISR_ARLO_Pos
 (9U)

	)

2603 
	#I2C_ISR_ARLO_Msk
 (0x1U << 
I2C_ISR_ARLO_Pos
è

	)

2604 
	#I2C_ISR_ARLO
 
I2C_ISR_ARLO_Msk


	)

2605 
	#I2C_ISR_OVR_Pos
 (10U)

	)

2606 
	#I2C_ISR_OVR_Msk
 (0x1U << 
I2C_ISR_OVR_Pos
è

	)

2607 
	#I2C_ISR_OVR
 
I2C_ISR_OVR_Msk


	)

2608 
	#I2C_ISR_PECERR_Pos
 (11U)

	)

2609 
	#I2C_ISR_PECERR_Msk
 (0x1U << 
I2C_ISR_PECERR_Pos
è

	)

2610 
	#I2C_ISR_PECERR
 
I2C_ISR_PECERR_Msk


	)

2611 
	#I2C_ISR_TIMEOUT_Pos
 (12U)

	)

2612 
	#I2C_ISR_TIMEOUT_Msk
 (0x1U << 
I2C_ISR_TIMEOUT_Pos
è

	)

2613 
	#I2C_ISR_TIMEOUT
 
I2C_ISR_TIMEOUT_Msk


	)

2614 
	#I2C_ISR_ALERT_Pos
 (13U)

	)

2615 
	#I2C_ISR_ALERT_Msk
 (0x1U << 
I2C_ISR_ALERT_Pos
è

	)

2616 
	#I2C_ISR_ALERT
 
I2C_ISR_ALERT_Msk


	)

2617 
	#I2C_ISR_BUSY_Pos
 (15U)

	)

2618 
	#I2C_ISR_BUSY_Msk
 (0x1U << 
I2C_ISR_BUSY_Pos
è

	)

2619 
	#I2C_ISR_BUSY
 
I2C_ISR_BUSY_Msk


	)

2620 
	#I2C_ISR_DIR_Pos
 (16U)

	)

2621 
	#I2C_ISR_DIR_Msk
 (0x1U << 
I2C_ISR_DIR_Pos
è

	)

2622 
	#I2C_ISR_DIR
 
I2C_ISR_DIR_Msk


	)

2623 
	#I2C_ISR_ADDCODE_Pos
 (17U)

	)

2624 
	#I2C_ISR_ADDCODE_Msk
 (0x7FU << 
I2C_ISR_ADDCODE_Pos
è

	)

2625 
	#I2C_ISR_ADDCODE
 
I2C_ISR_ADDCODE_Msk


	)

2628 
	#I2C_ICR_ADDRCF_Pos
 (3U)

	)

2629 
	#I2C_ICR_ADDRCF_Msk
 (0x1U << 
I2C_ICR_ADDRCF_Pos
è

	)

2630 
	#I2C_ICR_ADDRCF
 
I2C_ICR_ADDRCF_Msk


	)

2631 
	#I2C_ICR_NACKCF_Pos
 (4U)

	)

2632 
	#I2C_ICR_NACKCF_Msk
 (0x1U << 
I2C_ICR_NACKCF_Pos
è

	)

2633 
	#I2C_ICR_NACKCF
 
I2C_ICR_NACKCF_Msk


	)

2634 
	#I2C_ICR_STOPCF_Pos
 (5U)

	)

2635 
	#I2C_ICR_STOPCF_Msk
 (0x1U << 
I2C_ICR_STOPCF_Pos
è

	)

2636 
	#I2C_ICR_STOPCF
 
I2C_ICR_STOPCF_Msk


	)

2637 
	#I2C_ICR_BERRCF_Pos
 (8U)

	)

2638 
	#I2C_ICR_BERRCF_Msk
 (0x1U << 
I2C_ICR_BERRCF_Pos
è

	)

2639 
	#I2C_ICR_BERRCF
 
I2C_ICR_BERRCF_Msk


	)

2640 
	#I2C_ICR_ARLOCF_Pos
 (9U)

	)

2641 
	#I2C_ICR_ARLOCF_Msk
 (0x1U << 
I2C_ICR_ARLOCF_Pos
è

	)

2642 
	#I2C_ICR_ARLOCF
 
I2C_ICR_ARLOCF_Msk


	)

2643 
	#I2C_ICR_OVRCF_Pos
 (10U)

	)

2644 
	#I2C_ICR_OVRCF_Msk
 (0x1U << 
I2C_ICR_OVRCF_Pos
è

	)

2645 
	#I2C_ICR_OVRCF
 
I2C_ICR_OVRCF_Msk


	)

2646 
	#I2C_ICR_PECCF_Pos
 (11U)

	)

2647 
	#I2C_ICR_PECCF_Msk
 (0x1U << 
I2C_ICR_PECCF_Pos
è

	)

2648 
	#I2C_ICR_PECCF
 
I2C_ICR_PECCF_Msk


	)

2649 
	#I2C_ICR_TIMOUTCF_Pos
 (12U)

	)

2650 
	#I2C_ICR_TIMOUTCF_Msk
 (0x1U << 
I2C_ICR_TIMOUTCF_Pos
è

	)

2651 
	#I2C_ICR_TIMOUTCF
 
I2C_ICR_TIMOUTCF_Msk


	)

2652 
	#I2C_ICR_ALERTCF_Pos
 (13U)

	)

2653 
	#I2C_ICR_ALERTCF_Msk
 (0x1U << 
I2C_ICR_ALERTCF_Pos
è

	)

2654 
	#I2C_ICR_ALERTCF
 
I2C_ICR_ALERTCF_Msk


	)

2657 
	#I2C_PECR_PEC_Pos
 (0U)

	)

2658 
	#I2C_PECR_PEC_Msk
 (0xFFU << 
I2C_PECR_PEC_Pos
è

	)

2659 
	#I2C_PECR_PEC
 
I2C_PECR_PEC_Msk


	)

2662 
	#I2C_RXDR_RXDATA_Pos
 (0U)

	)

2663 
	#I2C_RXDR_RXDATA_Msk
 (0xFFU << 
I2C_RXDR_RXDATA_Pos
è

	)

2664 
	#I2C_RXDR_RXDATA
 
I2C_RXDR_RXDATA_Msk


	)

2667 
	#I2C_TXDR_TXDATA_Pos
 (0U)

	)

2668 
	#I2C_TXDR_TXDATA_Msk
 (0xFFU << 
I2C_TXDR_TXDATA_Pos
è

	)

2669 
	#I2C_TXDR_TXDATA
 
I2C_TXDR_TXDATA_Msk


	)

2677 
	#IWDG_KR_KEY_Pos
 (0U)

	)

2678 
	#IWDG_KR_KEY_Msk
 (0xFFFFU << 
IWDG_KR_KEY_Pos
è

	)

2679 
	#IWDG_KR_KEY
 
IWDG_KR_KEY_Msk


	)

2682 
	#IWDG_PR_PR_Pos
 (0U)

	)

2683 
	#IWDG_PR_PR_Msk
 (0x7U << 
IWDG_PR_PR_Pos
è

	)

2684 
	#IWDG_PR_PR
 
IWDG_PR_PR_Msk


	)

2685 
	#IWDG_PR_PR_0
 (0x1U << 
IWDG_PR_PR_Pos
è

	)

2686 
	#IWDG_PR_PR_1
 (0x2U << 
IWDG_PR_PR_Pos
è

	)

2687 
	#IWDG_PR_PR_2
 (0x4U << 
IWDG_PR_PR_Pos
è

	)

2690 
	#IWDG_RLR_RL_Pos
 (0U)

	)

2691 
	#IWDG_RLR_RL_Msk
 (0xFFFU << 
IWDG_RLR_RL_Pos
è

	)

2692 
	#IWDG_RLR_RL
 
IWDG_RLR_RL_Msk


	)

2695 
	#IWDG_SR_PVU_Pos
 (0U)

	)

2696 
	#IWDG_SR_PVU_Msk
 (0x1U << 
IWDG_SR_PVU_Pos
è

	)

2697 
	#IWDG_SR_PVU
 
IWDG_SR_PVU_Msk


	)

2698 
	#IWDG_SR_RVU_Pos
 (1U)

	)

2699 
	#IWDG_SR_RVU_Msk
 (0x1U << 
IWDG_SR_RVU_Pos
è

	)

2700 
	#IWDG_SR_RVU
 
IWDG_SR_RVU_Msk


	)

2701 
	#IWDG_SR_WVU_Pos
 (2U)

	)

2702 
	#IWDG_SR_WVU_Msk
 (0x1U << 
IWDG_SR_WVU_Pos
è

	)

2703 
	#IWDG_SR_WVU
 
IWDG_SR_WVU_Msk


	)

2706 
	#IWDG_WINR_WIN_Pos
 (0U)

	)

2707 
	#IWDG_WINR_WIN_Msk
 (0xFFFU << 
IWDG_WINR_WIN_Pos
è

	)

2708 
	#IWDG_WINR_WIN
 
IWDG_WINR_WIN_Msk


	)

2720 
	#PWR_CR_LPDS_Pos
 (0U)

	)

2721 
	#PWR_CR_LPDS_Msk
 (0x1U << 
PWR_CR_LPDS_Pos
è

	)

2722 
	#PWR_CR_LPDS
 
PWR_CR_LPDS_Msk


	)

2723 
	#PWR_CR_PDDS_Pos
 (1U)

	)

2724 
	#PWR_CR_PDDS_Msk
 (0x1U << 
PWR_CR_PDDS_Pos
è

	)

2725 
	#PWR_CR_PDDS
 
PWR_CR_PDDS_Msk


	)

2726 
	#PWR_CR_CWUF_Pos
 (2U)

	)

2727 
	#PWR_CR_CWUF_Msk
 (0x1U << 
PWR_CR_CWUF_Pos
è

	)

2728 
	#PWR_CR_CWUF
 
PWR_CR_CWUF_Msk


	)

2729 
	#PWR_CR_CSBF_Pos
 (3U)

	)

2730 
	#PWR_CR_CSBF_Msk
 (0x1U << 
PWR_CR_CSBF_Pos
è

	)

2731 
	#PWR_CR_CSBF
 
PWR_CR_CSBF_Msk


	)

2732 
	#PWR_CR_DBP_Pos
 (8U)

	)

2733 
	#PWR_CR_DBP_Msk
 (0x1U << 
PWR_CR_DBP_Pos
è

	)

2734 
	#PWR_CR_DBP
 
PWR_CR_DBP_Msk


	)

2737 
	#PWR_CSR_WUF_Pos
 (0U)

	)

2738 
	#PWR_CSR_WUF_Msk
 (0x1U << 
PWR_CSR_WUF_Pos
è

	)

2739 
	#PWR_CSR_WUF
 
PWR_CSR_WUF_Msk


	)

2740 
	#PWR_CSR_SBF_Pos
 (1U)

	)

2741 
	#PWR_CSR_SBF_Msk
 (0x1U << 
PWR_CSR_SBF_Pos
è

	)

2742 
	#PWR_CSR_SBF
 
PWR_CSR_SBF_Msk


	)

2744 
	#PWR_CSR_EWUP1_Pos
 (8U)

	)

2745 
	#PWR_CSR_EWUP1_Msk
 (0x1U << 
PWR_CSR_EWUP1_Pos
è

	)

2746 
	#PWR_CSR_EWUP1
 
PWR_CSR_EWUP1_Msk


	)

2747 
	#PWR_CSR_EWUP2_Pos
 (9U)

	)

2748 
	#PWR_CSR_EWUP2_Msk
 (0x1U << 
PWR_CSR_EWUP2_Pos
è

	)

2749 
	#PWR_CSR_EWUP2
 
PWR_CSR_EWUP2_Msk


	)

2761 
	#RCC_CR_HSION_Pos
 (0U)

	)

2762 
	#RCC_CR_HSION_Msk
 (0x1U << 
RCC_CR_HSION_Pos
è

	)

2763 
	#RCC_CR_HSION
 
RCC_CR_HSION_Msk


	)

2764 
	#RCC_CR_HSIRDY_Pos
 (1U)

	)

2765 
	#RCC_CR_HSIRDY_Msk
 (0x1U << 
RCC_CR_HSIRDY_Pos
è

	)

2766 
	#RCC_CR_HSIRDY
 
RCC_CR_HSIRDY_Msk


	)

2768 
	#RCC_CR_HSITRIM_Pos
 (3U)

	)

2769 
	#RCC_CR_HSITRIM_Msk
 (0x1FU << 
RCC_CR_HSITRIM_Pos
è

	)

2770 
	#RCC_CR_HSITRIM
 
RCC_CR_HSITRIM_Msk


	)

2771 
	#RCC_CR_HSITRIM_0
 (0x01U << 
RCC_CR_HSITRIM_Pos
è

	)

2772 
	#RCC_CR_HSITRIM_1
 (0x02U << 
RCC_CR_HSITRIM_Pos
è

	)

2773 
	#RCC_CR_HSITRIM_2
 (0x04U << 
RCC_CR_HSITRIM_Pos
è

	)

2774 
	#RCC_CR_HSITRIM_3
 (0x08U << 
RCC_CR_HSITRIM_Pos
è

	)

2775 
	#RCC_CR_HSITRIM_4
 (0x10U << 
RCC_CR_HSITRIM_Pos
è

	)

2777 
	#RCC_CR_HSICAL_Pos
 (8U)

	)

2778 
	#RCC_CR_HSICAL_Msk
 (0xFFU << 
RCC_CR_HSICAL_Pos
è

	)

2779 
	#RCC_CR_HSICAL
 
RCC_CR_HSICAL_Msk


	)

2780 
	#RCC_CR_HSICAL_0
 (0x01U << 
RCC_CR_HSICAL_Pos
è

	)

2781 
	#RCC_CR_HSICAL_1
 (0x02U << 
RCC_CR_HSICAL_Pos
è

	)

2782 
	#RCC_CR_HSICAL_2
 (0x04U << 
RCC_CR_HSICAL_Pos
è

	)

2783 
	#RCC_CR_HSICAL_3
 (0x08U << 
RCC_CR_HSICAL_Pos
è

	)

2784 
	#RCC_CR_HSICAL_4
 (0x10U << 
RCC_CR_HSICAL_Pos
è

	)

2785 
	#RCC_CR_HSICAL_5
 (0x20U << 
RCC_CR_HSICAL_Pos
è

	)

2786 
	#RCC_CR_HSICAL_6
 (0x40U << 
RCC_CR_HSICAL_Pos
è

	)

2787 
	#RCC_CR_HSICAL_7
 (0x80U << 
RCC_CR_HSICAL_Pos
è

	)

2789 
	#RCC_CR_HSEON_Pos
 (16U)

	)

2790 
	#RCC_CR_HSEON_Msk
 (0x1U << 
RCC_CR_HSEON_Pos
è

	)

2791 
	#RCC_CR_HSEON
 
RCC_CR_HSEON_Msk


	)

2792 
	#RCC_CR_HSERDY_Pos
 (17U)

	)

2793 
	#RCC_CR_HSERDY_Msk
 (0x1U << 
RCC_CR_HSERDY_Pos
è

	)

2794 
	#RCC_CR_HSERDY
 
RCC_CR_HSERDY_Msk


	)

2795 
	#RCC_CR_HSEBYP_Pos
 (18U)

	)

2796 
	#RCC_CR_HSEBYP_Msk
 (0x1U << 
RCC_CR_HSEBYP_Pos
è

	)

2797 
	#RCC_CR_HSEBYP
 
RCC_CR_HSEBYP_Msk


	)

2798 
	#RCC_CR_CSSON_Pos
 (19U)

	)

2799 
	#RCC_CR_CSSON_Msk
 (0x1U << 
RCC_CR_CSSON_Pos
è

	)

2800 
	#RCC_CR_CSSON
 
RCC_CR_CSSON_Msk


	)

2801 
	#RCC_CR_PLLON_Pos
 (24U)

	)

2802 
	#RCC_CR_PLLON_Msk
 (0x1U << 
RCC_CR_PLLON_Pos
è

	)

2803 
	#RCC_CR_PLLON
 
RCC_CR_PLLON_Msk


	)

2804 
	#RCC_CR_PLLRDY_Pos
 (25U)

	)

2805 
	#RCC_CR_PLLRDY_Msk
 (0x1U << 
RCC_CR_PLLRDY_Pos
è

	)

2806 
	#RCC_CR_PLLRDY
 
RCC_CR_PLLRDY_Msk


	)

2810 
	#RCC_CFGR_SW_Pos
 (0U)

	)

2811 
	#RCC_CFGR_SW_Msk
 (0x3U << 
RCC_CFGR_SW_Pos
è

	)

2812 
	#RCC_CFGR_SW
 
RCC_CFGR_SW_Msk


	)

2813 
	#RCC_CFGR_SW_0
 (0x1U << 
RCC_CFGR_SW_Pos
è

	)

2814 
	#RCC_CFGR_SW_1
 (0x2U << 
RCC_CFGR_SW_Pos
è

	)

2816 
	#RCC_CFGR_SW_HSI
 (0x00000000Uè

	)

2817 
	#RCC_CFGR_SW_HSE
 (0x00000001Uè

	)

2818 
	#RCC_CFGR_SW_PLL
 (0x00000002Uè

	)

2821 
	#RCC_CFGR_SWS_Pos
 (2U)

	)

2822 
	#RCC_CFGR_SWS_Msk
 (0x3U << 
RCC_CFGR_SWS_Pos
è

	)

2823 
	#RCC_CFGR_SWS
 
RCC_CFGR_SWS_Msk


	)

2824 
	#RCC_CFGR_SWS_0
 (0x1U << 
RCC_CFGR_SWS_Pos
è

	)

2825 
	#RCC_CFGR_SWS_1
 (0x2U << 
RCC_CFGR_SWS_Pos
è

	)

2827 
	#RCC_CFGR_SWS_HSI
 (0x00000000Uè

	)

2828 
	#RCC_CFGR_SWS_HSE
 (0x00000004Uè

	)

2829 
	#RCC_CFGR_SWS_PLL
 (0x00000008Uè

	)

2832 
	#RCC_CFGR_HPRE_Pos
 (4U)

	)

2833 
	#RCC_CFGR_HPRE_Msk
 (0xFU << 
RCC_CFGR_HPRE_Pos
è

	)

2834 
	#RCC_CFGR_HPRE
 
RCC_CFGR_HPRE_Msk


	)

2835 
	#RCC_CFGR_HPRE_0
 (0x1U << 
RCC_CFGR_HPRE_Pos
è

	)

2836 
	#RCC_CFGR_HPRE_1
 (0x2U << 
RCC_CFGR_HPRE_Pos
è

	)

2837 
	#RCC_CFGR_HPRE_2
 (0x4U << 
RCC_CFGR_HPRE_Pos
è

	)

2838 
	#RCC_CFGR_HPRE_3
 (0x8U << 
RCC_CFGR_HPRE_Pos
è

	)

2840 
	#RCC_CFGR_HPRE_DIV1
 (0x00000000Uè

	)

2841 
	#RCC_CFGR_HPRE_DIV2
 (0x00000080Uè

	)

2842 
	#RCC_CFGR_HPRE_DIV4
 (0x00000090Uè

	)

2843 
	#RCC_CFGR_HPRE_DIV8
 (0x000000A0Uè

	)

2844 
	#RCC_CFGR_HPRE_DIV16
 (0x000000B0Uè

	)

2845 
	#RCC_CFGR_HPRE_DIV64
 (0x000000C0Uè

	)

2846 
	#RCC_CFGR_HPRE_DIV128
 (0x000000D0Uè

	)

2847 
	#RCC_CFGR_HPRE_DIV256
 (0x000000E0Uè

	)

2848 
	#RCC_CFGR_HPRE_DIV512
 (0x000000F0Uè

	)

2851 
	#RCC_CFGR_PPRE_Pos
 (8U)

	)

2852 
	#RCC_CFGR_PPRE_Msk
 (0x7U << 
RCC_CFGR_PPRE_Pos
è

	)

2853 
	#RCC_CFGR_PPRE
 
RCC_CFGR_PPRE_Msk


	)

2854 
	#RCC_CFGR_PPRE_0
 (0x1U << 
RCC_CFGR_PPRE_Pos
è

	)

2855 
	#RCC_CFGR_PPRE_1
 (0x2U << 
RCC_CFGR_PPRE_Pos
è

	)

2856 
	#RCC_CFGR_PPRE_2
 (0x4U << 
RCC_CFGR_PPRE_Pos
è

	)

2858 
	#RCC_CFGR_PPRE_DIV1
 (0x00000000Uè

	)

2859 
	#RCC_CFGR_PPRE_DIV2_Pos
 (10U)

	)

2860 
	#RCC_CFGR_PPRE_DIV2_Msk
 (0x1U << 
RCC_CFGR_PPRE_DIV2_Pos
è

	)

2861 
	#RCC_CFGR_PPRE_DIV2
 
RCC_CFGR_PPRE_DIV2_Msk


	)

2862 
	#RCC_CFGR_PPRE_DIV4_Pos
 (8U)

	)

2863 
	#RCC_CFGR_PPRE_DIV4_Msk
 (0x5U << 
RCC_CFGR_PPRE_DIV4_Pos
è

	)

2864 
	#RCC_CFGR_PPRE_DIV4
 
RCC_CFGR_PPRE_DIV4_Msk


	)

2865 
	#RCC_CFGR_PPRE_DIV8_Pos
 (9U)

	)

2866 
	#RCC_CFGR_PPRE_DIV8_Msk
 (0x3U << 
RCC_CFGR_PPRE_DIV8_Pos
è

	)

2867 
	#RCC_CFGR_PPRE_DIV8
 
RCC_CFGR_PPRE_DIV8_Msk


	)

2868 
	#RCC_CFGR_PPRE_DIV16_Pos
 (8U)

	)

2869 
	#RCC_CFGR_PPRE_DIV16_Msk
 (0x7U << 
RCC_CFGR_PPRE_DIV16_Pos
è

	)

2870 
	#RCC_CFGR_PPRE_DIV16
 
RCC_CFGR_PPRE_DIV16_Msk


	)

2873 
	#RCC_CFGR_ADCPRE_Pos
 (14U)

	)

2874 
	#RCC_CFGR_ADCPRE_Msk
 (0x1U << 
RCC_CFGR_ADCPRE_Pos
è

	)

2875 
	#RCC_CFGR_ADCPRE
 
RCC_CFGR_ADCPRE_Msk


	)

2877 
	#RCC_CFGR_ADCPRE_DIV2
 (0x00000000Uè

	)

2878 
	#RCC_CFGR_ADCPRE_DIV4
 (0x00004000Uè

	)

2880 
	#RCC_CFGR_PLLSRC_Pos
 (16U)

	)

2881 
	#RCC_CFGR_PLLSRC_Msk
 (0x1U << 
RCC_CFGR_PLLSRC_Pos
è

	)

2882 
	#RCC_CFGR_PLLSRC
 
RCC_CFGR_PLLSRC_Msk


	)

2883 
	#RCC_CFGR_PLLSRC_HSI_DIV2
 (0x00000000Uè

	)

2884 
	#RCC_CFGR_PLLSRC_HSE_PREDIV
 (0x00010000Uè

	)

2886 
	#RCC_CFGR_PLLXTPRE_Pos
 (17U)

	)

2887 
	#RCC_CFGR_PLLXTPRE_Msk
 (0x1U << 
RCC_CFGR_PLLXTPRE_Pos
è

	)

2888 
	#RCC_CFGR_PLLXTPRE
 
RCC_CFGR_PLLXTPRE_Msk


	)

2889 
	#RCC_CFGR_PLLXTPRE_HSE_PREDIV_DIV1
 (0x00000000Uè

	)

2890 
	#RCC_CFGR_PLLXTPRE_HSE_PREDIV_DIV2
 (0x00020000Uè

	)

2893 
	#RCC_CFGR_PLLMUL_Pos
 (18U)

	)

2894 
	#RCC_CFGR_PLLMUL_Msk
 (0xFU << 
RCC_CFGR_PLLMUL_Pos
è

	)

2895 
	#RCC_CFGR_PLLMUL
 
RCC_CFGR_PLLMUL_Msk


	)

2896 
	#RCC_CFGR_PLLMUL_0
 (0x1U << 
RCC_CFGR_PLLMUL_Pos
è

	)

2897 
	#RCC_CFGR_PLLMUL_1
 (0x2U << 
RCC_CFGR_PLLMUL_Pos
è

	)

2898 
	#RCC_CFGR_PLLMUL_2
 (0x4U << 
RCC_CFGR_PLLMUL_Pos
è

	)

2899 
	#RCC_CFGR_PLLMUL_3
 (0x8U << 
RCC_CFGR_PLLMUL_Pos
è

	)

2901 
	#RCC_CFGR_PLLMUL2
 (0x00000000Uè

	)

2902 
	#RCC_CFGR_PLLMUL3
 (0x00040000Uè

	)

2903 
	#RCC_CFGR_PLLMUL4
 (0x00080000Uè

	)

2904 
	#RCC_CFGR_PLLMUL5
 (0x000C0000Uè

	)

2905 
	#RCC_CFGR_PLLMUL6
 (0x00100000Uè

	)

2906 
	#RCC_CFGR_PLLMUL7
 (0x00140000Uè

	)

2907 
	#RCC_CFGR_PLLMUL8
 (0x00180000Uè

	)

2908 
	#RCC_CFGR_PLLMUL9
 (0x001C0000Uè

	)

2909 
	#RCC_CFGR_PLLMUL10
 (0x00200000Uè

	)

2910 
	#RCC_CFGR_PLLMUL11
 (0x00240000Uè

	)

2911 
	#RCC_CFGR_PLLMUL12
 (0x00280000Uè

	)

2912 
	#RCC_CFGR_PLLMUL13
 (0x002C0000Uè

	)

2913 
	#RCC_CFGR_PLLMUL14
 (0x00300000Uè

	)

2914 
	#RCC_CFGR_PLLMUL15
 (0x00340000Uè

	)

2915 
	#RCC_CFGR_PLLMUL16
 (0x00380000Uè

	)

2918 
	#RCC_CFGR_MCO_Pos
 (24U)

	)

2919 
	#RCC_CFGR_MCO_Msk
 (0xFU << 
RCC_CFGR_MCO_Pos
è

	)

2920 
	#RCC_CFGR_MCO
 
RCC_CFGR_MCO_Msk


	)

2921 
	#RCC_CFGR_MCO_0
 (0x1U << 
RCC_CFGR_MCO_Pos
è

	)

2922 
	#RCC_CFGR_MCO_1
 (0x2U << 
RCC_CFGR_MCO_Pos
è

	)

2923 
	#RCC_CFGR_MCO_2
 (0x4U << 
RCC_CFGR_MCO_Pos
è

	)

2925 
	#RCC_CFGR_MCO_NOCLOCK
 (0x00000000Uè

	)

2926 
	#RCC_CFGR_MCO_HSI14
 (0x01000000Uè

	)

2927 
	#RCC_CFGR_MCO_LSI
 (0x02000000Uè

	)

2928 
	#RCC_CFGR_MCO_LSE
 (0x03000000Uè

	)

2929 
	#RCC_CFGR_MCO_SYSCLK
 (0x04000000Uè

	)

2930 
	#RCC_CFGR_MCO_HSI
 (0x05000000Uè

	)

2931 
	#RCC_CFGR_MCO_HSE
 (0x06000000Uè

	)

2932 
	#RCC_CFGR_MCO_PLL
 (0x07000000Uè

	)

2934 
	#RCC_CFGR_MCOPRE_Pos
 (28U)

	)

2935 
	#RCC_CFGR_MCOPRE_Msk
 (0x7U << 
RCC_CFGR_MCOPRE_Pos
è

	)

2936 
	#RCC_CFGR_MCOPRE
 
RCC_CFGR_MCOPRE_Msk


	)

2937 
	#RCC_CFGR_MCOPRE_DIV1
 (0x00000000Uè

	)

2938 
	#RCC_CFGR_MCOPRE_DIV2
 (0x10000000Uè

	)

2939 
	#RCC_CFGR_MCOPRE_DIV4
 (0x20000000Uè

	)

2940 
	#RCC_CFGR_MCOPRE_DIV8
 (0x30000000Uè

	)

2941 
	#RCC_CFGR_MCOPRE_DIV16
 (0x40000000Uè

	)

2942 
	#RCC_CFGR_MCOPRE_DIV32
 (0x50000000Uè

	)

2943 
	#RCC_CFGR_MCOPRE_DIV64
 (0x60000000Uè

	)

2944 
	#RCC_CFGR_MCOPRE_DIV128
 (0x70000000Uè

	)

2946 
	#RCC_CFGR_PLLNODIV_Pos
 (31U)

	)

2947 
	#RCC_CFGR_PLLNODIV_Msk
 (0x1U << 
RCC_CFGR_PLLNODIV_Pos
è

	)

2948 
	#RCC_CFGR_PLLNODIV
 
RCC_CFGR_PLLNODIV_Msk


	)

2951 
	#RCC_CFGR_MCOSEL
 
RCC_CFGR_MCO


	)

2952 
	#RCC_CFGR_MCOSEL_0
 
RCC_CFGR_MCO_0


	)

2953 
	#RCC_CFGR_MCOSEL_1
 
RCC_CFGR_MCO_1


	)

2954 
	#RCC_CFGR_MCOSEL_2
 
RCC_CFGR_MCO_2


	)

2955 
	#RCC_CFGR_MCOSEL_NOCLOCK
 
RCC_CFGR_MCO_NOCLOCK


	)

2956 
	#RCC_CFGR_MCOSEL_HSI14
 
RCC_CFGR_MCO_HSI14


	)

2957 
	#RCC_CFGR_MCOSEL_LSI
 
RCC_CFGR_MCO_LSI


	)

2958 
	#RCC_CFGR_MCOSEL_LSE
 
RCC_CFGR_MCO_LSE


	)

2959 
	#RCC_CFGR_MCOSEL_SYSCLK
 
RCC_CFGR_MCO_SYSCLK


	)

2960 
	#RCC_CFGR_MCOSEL_HSI
 
RCC_CFGR_MCO_HSI


	)

2961 
	#RCC_CFGR_MCOSEL_HSE
 
RCC_CFGR_MCO_HSE


	)

2962 
	#RCC_CFGR_MCOSEL_PLL_DIV2
 
RCC_CFGR_MCO_PLL


	)

2965 
	#RCC_CIR_LSIRDYF_Pos
 (0U)

	)

2966 
	#RCC_CIR_LSIRDYF_Msk
 (0x1U << 
RCC_CIR_LSIRDYF_Pos
è

	)

2967 
	#RCC_CIR_LSIRDYF
 
RCC_CIR_LSIRDYF_Msk


	)

2968 
	#RCC_CIR_LSERDYF_Pos
 (1U)

	)

2969 
	#RCC_CIR_LSERDYF_Msk
 (0x1U << 
RCC_CIR_LSERDYF_Pos
è

	)

2970 
	#RCC_CIR_LSERDYF
 
RCC_CIR_LSERDYF_Msk


	)

2971 
	#RCC_CIR_HSIRDYF_Pos
 (2U)

	)

2972 
	#RCC_CIR_HSIRDYF_Msk
 (0x1U << 
RCC_CIR_HSIRDYF_Pos
è

	)

2973 
	#RCC_CIR_HSIRDYF
 
RCC_CIR_HSIRDYF_Msk


	)

2974 
	#RCC_CIR_HSERDYF_Pos
 (3U)

	)

2975 
	#RCC_CIR_HSERDYF_Msk
 (0x1U << 
RCC_CIR_HSERDYF_Pos
è

	)

2976 
	#RCC_CIR_HSERDYF
 
RCC_CIR_HSERDYF_Msk


	)

2977 
	#RCC_CIR_PLLRDYF_Pos
 (4U)

	)

2978 
	#RCC_CIR_PLLRDYF_Msk
 (0x1U << 
RCC_CIR_PLLRDYF_Pos
è

	)

2979 
	#RCC_CIR_PLLRDYF
 
RCC_CIR_PLLRDYF_Msk


	)

2980 
	#RCC_CIR_HSI14RDYF_Pos
 (5U)

	)

2981 
	#RCC_CIR_HSI14RDYF_Msk
 (0x1U << 
RCC_CIR_HSI14RDYF_Pos
è

	)

2982 
	#RCC_CIR_HSI14RDYF
 
RCC_CIR_HSI14RDYF_Msk


	)

2983 
	#RCC_CIR_CSSF_Pos
 (7U)

	)

2984 
	#RCC_CIR_CSSF_Msk
 (0x1U << 
RCC_CIR_CSSF_Pos
è

	)

2985 
	#RCC_CIR_CSSF
 
RCC_CIR_CSSF_Msk


	)

2986 
	#RCC_CIR_LSIRDYIE_Pos
 (8U)

	)

2987 
	#RCC_CIR_LSIRDYIE_Msk
 (0x1U << 
RCC_CIR_LSIRDYIE_Pos
è

	)

2988 
	#RCC_CIR_LSIRDYIE
 
RCC_CIR_LSIRDYIE_Msk


	)

2989 
	#RCC_CIR_LSERDYIE_Pos
 (9U)

	)

2990 
	#RCC_CIR_LSERDYIE_Msk
 (0x1U << 
RCC_CIR_LSERDYIE_Pos
è

	)

2991 
	#RCC_CIR_LSERDYIE
 
RCC_CIR_LSERDYIE_Msk


	)

2992 
	#RCC_CIR_HSIRDYIE_Pos
 (10U)

	)

2993 
	#RCC_CIR_HSIRDYIE_Msk
 (0x1U << 
RCC_CIR_HSIRDYIE_Pos
è

	)

2994 
	#RCC_CIR_HSIRDYIE
 
RCC_CIR_HSIRDYIE_Msk


	)

2995 
	#RCC_CIR_HSERDYIE_Pos
 (11U)

	)

2996 
	#RCC_CIR_HSERDYIE_Msk
 (0x1U << 
RCC_CIR_HSERDYIE_Pos
è

	)

2997 
	#RCC_CIR_HSERDYIE
 
RCC_CIR_HSERDYIE_Msk


	)

2998 
	#RCC_CIR_PLLRDYIE_Pos
 (12U)

	)

2999 
	#RCC_CIR_PLLRDYIE_Msk
 (0x1U << 
RCC_CIR_PLLRDYIE_Pos
è

	)

3000 
	#RCC_CIR_PLLRDYIE
 
RCC_CIR_PLLRDYIE_Msk


	)

3001 
	#RCC_CIR_HSI14RDYIE_Pos
 (13U)

	)

3002 
	#RCC_CIR_HSI14RDYIE_Msk
 (0x1U << 
RCC_CIR_HSI14RDYIE_Pos
è

	)

3003 
	#RCC_CIR_HSI14RDYIE
 
RCC_CIR_HSI14RDYIE_Msk


	)

3004 
	#RCC_CIR_LSIRDYC_Pos
 (16U)

	)

3005 
	#RCC_CIR_LSIRDYC_Msk
 (0x1U << 
RCC_CIR_LSIRDYC_Pos
è

	)

3006 
	#RCC_CIR_LSIRDYC
 
RCC_CIR_LSIRDYC_Msk


	)

3007 
	#RCC_CIR_LSERDYC_Pos
 (17U)

	)

3008 
	#RCC_CIR_LSERDYC_Msk
 (0x1U << 
RCC_CIR_LSERDYC_Pos
è

	)

3009 
	#RCC_CIR_LSERDYC
 
RCC_CIR_LSERDYC_Msk


	)

3010 
	#RCC_CIR_HSIRDYC_Pos
 (18U)

	)

3011 
	#RCC_CIR_HSIRDYC_Msk
 (0x1U << 
RCC_CIR_HSIRDYC_Pos
è

	)

3012 
	#RCC_CIR_HSIRDYC
 
RCC_CIR_HSIRDYC_Msk


	)

3013 
	#RCC_CIR_HSERDYC_Pos
 (19U)

	)

3014 
	#RCC_CIR_HSERDYC_Msk
 (0x1U << 
RCC_CIR_HSERDYC_Pos
è

	)

3015 
	#RCC_CIR_HSERDYC
 
RCC_CIR_HSERDYC_Msk


	)

3016 
	#RCC_CIR_PLLRDYC_Pos
 (20U)

	)

3017 
	#RCC_CIR_PLLRDYC_Msk
 (0x1U << 
RCC_CIR_PLLRDYC_Pos
è

	)

3018 
	#RCC_CIR_PLLRDYC
 
RCC_CIR_PLLRDYC_Msk


	)

3019 
	#RCC_CIR_HSI14RDYC_Pos
 (21U)

	)

3020 
	#RCC_CIR_HSI14RDYC_Msk
 (0x1U << 
RCC_CIR_HSI14RDYC_Pos
è

	)

3021 
	#RCC_CIR_HSI14RDYC
 
RCC_CIR_HSI14RDYC_Msk


	)

3022 
	#RCC_CIR_CSSC_Pos
 (23U)

	)

3023 
	#RCC_CIR_CSSC_Msk
 (0x1U << 
RCC_CIR_CSSC_Pos
è

	)

3024 
	#RCC_CIR_CSSC
 
RCC_CIR_CSSC_Msk


	)

3027 
	#RCC_APB2RSTR_SYSCFGRST_Pos
 (0U)

	)

3028 
	#RCC_APB2RSTR_SYSCFGRST_Msk
 (0x1U << 
RCC_APB2RSTR_SYSCFGRST_Pos
è

	)

3029 
	#RCC_APB2RSTR_SYSCFGRST
 
RCC_APB2RSTR_SYSCFGRST_Msk


	)

3030 
	#RCC_APB2RSTR_ADCRST_Pos
 (9U)

	)

3031 
	#RCC_APB2RSTR_ADCRST_Msk
 (0x1U << 
RCC_APB2RSTR_ADCRST_Pos
è

	)

3032 
	#RCC_APB2RSTR_ADCRST
 
RCC_APB2RSTR_ADCRST_Msk


	)

3033 
	#RCC_APB2RSTR_TIM1RST_Pos
 (11U)

	)

3034 
	#RCC_APB2RSTR_TIM1RST_Msk
 (0x1U << 
RCC_APB2RSTR_TIM1RST_Pos
è

	)

3035 
	#RCC_APB2RSTR_TIM1RST
 
RCC_APB2RSTR_TIM1RST_Msk


	)

3036 
	#RCC_APB2RSTR_SPI1RST_Pos
 (12U)

	)

3037 
	#RCC_APB2RSTR_SPI1RST_Msk
 (0x1U << 
RCC_APB2RSTR_SPI1RST_Pos
è

	)

3038 
	#RCC_APB2RSTR_SPI1RST
 
RCC_APB2RSTR_SPI1RST_Msk


	)

3039 
	#RCC_APB2RSTR_USART1RST_Pos
 (14U)

	)

3040 
	#RCC_APB2RSTR_USART1RST_Msk
 (0x1U << 
RCC_APB2RSTR_USART1RST_Pos
è

	)

3041 
	#RCC_APB2RSTR_USART1RST
 
RCC_APB2RSTR_USART1RST_Msk


	)

3042 
	#RCC_APB2RSTR_TIM16RST_Pos
 (17U)

	)

3043 
	#RCC_APB2RSTR_TIM16RST_Msk
 (0x1U << 
RCC_APB2RSTR_TIM16RST_Pos
è

	)

3044 
	#RCC_APB2RSTR_TIM16RST
 
RCC_APB2RSTR_TIM16RST_Msk


	)

3045 
	#RCC_APB2RSTR_TIM17RST_Pos
 (18U)

	)

3046 
	#RCC_APB2RSTR_TIM17RST_Msk
 (0x1U << 
RCC_APB2RSTR_TIM17RST_Pos
è

	)

3047 
	#RCC_APB2RSTR_TIM17RST
 
RCC_APB2RSTR_TIM17RST_Msk


	)

3048 
	#RCC_APB2RSTR_DBGMCURST_Pos
 (22U)

	)

3049 
	#RCC_APB2RSTR_DBGMCURST_Msk
 (0x1U << 
RCC_APB2RSTR_DBGMCURST_Pos
è

	)

3050 
	#RCC_APB2RSTR_DBGMCURST
 
RCC_APB2RSTR_DBGMCURST_Msk


	)

3053 
	#RCC_APB2RSTR_ADC1RST
 
RCC_APB2RSTR_ADCRST


	)

3056 
	#RCC_APB1RSTR_TIM3RST_Pos
 (1U)

	)

3057 
	#RCC_APB1RSTR_TIM3RST_Msk
 (0x1U << 
RCC_APB1RSTR_TIM3RST_Pos
è

	)

3058 
	#RCC_APB1RSTR_TIM3RST
 
RCC_APB1RSTR_TIM3RST_Msk


	)

3059 
	#RCC_APB1RSTR_TIM14RST_Pos
 (8U)

	)

3060 
	#RCC_APB1RSTR_TIM14RST_Msk
 (0x1U << 
RCC_APB1RSTR_TIM14RST_Pos
è

	)

3061 
	#RCC_APB1RSTR_TIM14RST
 
RCC_APB1RSTR_TIM14RST_Msk


	)

3062 
	#RCC_APB1RSTR_WWDGRST_Pos
 (11U)

	)

3063 
	#RCC_APB1RSTR_WWDGRST_Msk
 (0x1U << 
RCC_APB1RSTR_WWDGRST_Pos
è

	)

3064 
	#RCC_APB1RSTR_WWDGRST
 
RCC_APB1RSTR_WWDGRST_Msk


	)

3065 
	#RCC_APB1RSTR_I2C1RST_Pos
 (21U)

	)

3066 
	#RCC_APB1RSTR_I2C1RST_Msk
 (0x1U << 
RCC_APB1RSTR_I2C1RST_Pos
è

	)

3067 
	#RCC_APB1RSTR_I2C1RST
 
RCC_APB1RSTR_I2C1RST_Msk


	)

3068 
	#RCC_APB1RSTR_PWRRST_Pos
 (28U)

	)

3069 
	#RCC_APB1RSTR_PWRRST_Msk
 (0x1U << 
RCC_APB1RSTR_PWRRST_Pos
è

	)

3070 
	#RCC_APB1RSTR_PWRRST
 
RCC_APB1RSTR_PWRRST_Msk


	)

3073 
	#RCC_AHBENR_DMAEN_Pos
 (0U)

	)

3074 
	#RCC_AHBENR_DMAEN_Msk
 (0x1U << 
RCC_AHBENR_DMAEN_Pos
è

	)

3075 
	#RCC_AHBENR_DMAEN
 
RCC_AHBENR_DMAEN_Msk


	)

3076 
	#RCC_AHBENR_SRAMEN_Pos
 (2U)

	)

3077 
	#RCC_AHBENR_SRAMEN_Msk
 (0x1U << 
RCC_AHBENR_SRAMEN_Pos
è

	)

3078 
	#RCC_AHBENR_SRAMEN
 
RCC_AHBENR_SRAMEN_Msk


	)

3079 
	#RCC_AHBENR_FLITFEN_Pos
 (4U)

	)

3080 
	#RCC_AHBENR_FLITFEN_Msk
 (0x1U << 
RCC_AHBENR_FLITFEN_Pos
è

	)

3081 
	#RCC_AHBENR_FLITFEN
 
RCC_AHBENR_FLITFEN_Msk


	)

3082 
	#RCC_AHBENR_CRCEN_Pos
 (6U)

	)

3083 
	#RCC_AHBENR_CRCEN_Msk
 (0x1U << 
RCC_AHBENR_CRCEN_Pos
è

	)

3084 
	#RCC_AHBENR_CRCEN
 
RCC_AHBENR_CRCEN_Msk


	)

3085 
	#RCC_AHBENR_GPIOAEN_Pos
 (17U)

	)

3086 
	#RCC_AHBENR_GPIOAEN_Msk
 (0x1U << 
RCC_AHBENR_GPIOAEN_Pos
è

	)

3087 
	#RCC_AHBENR_GPIOAEN
 
RCC_AHBENR_GPIOAEN_Msk


	)

3088 
	#RCC_AHBENR_GPIOBEN_Pos
 (18U)

	)

3089 
	#RCC_AHBENR_GPIOBEN_Msk
 (0x1U << 
RCC_AHBENR_GPIOBEN_Pos
è

	)

3090 
	#RCC_AHBENR_GPIOBEN
 
RCC_AHBENR_GPIOBEN_Msk


	)

3091 
	#RCC_AHBENR_GPIOCEN_Pos
 (19U)

	)

3092 
	#RCC_AHBENR_GPIOCEN_Msk
 (0x1U << 
RCC_AHBENR_GPIOCEN_Pos
è

	)

3093 
	#RCC_AHBENR_GPIOCEN
 
RCC_AHBENR_GPIOCEN_Msk


	)

3094 
	#RCC_AHBENR_GPIODEN_Pos
 (20U)

	)

3095 
	#RCC_AHBENR_GPIODEN_Msk
 (0x1U << 
RCC_AHBENR_GPIODEN_Pos
è

	)

3096 
	#RCC_AHBENR_GPIODEN
 
RCC_AHBENR_GPIODEN_Msk


	)

3097 
	#RCC_AHBENR_GPIOFEN_Pos
 (22U)

	)

3098 
	#RCC_AHBENR_GPIOFEN_Msk
 (0x1U << 
RCC_AHBENR_GPIOFEN_Pos
è

	)

3099 
	#RCC_AHBENR_GPIOFEN
 
RCC_AHBENR_GPIOFEN_Msk


	)

3102 
	#RCC_AHBENR_DMA1EN
 
RCC_AHBENR_DMAEN


	)

3103 
	#RCC_AHBENR_TSEN
 
RCC_AHBENR_TSCEN


	)

3106 
	#RCC_APB2ENR_SYSCFGCOMPEN_Pos
 (0U)

	)

3107 
	#RCC_APB2ENR_SYSCFGCOMPEN_Msk
 (0x1U << 
RCC_APB2ENR_SYSCFGCOMPEN_Pos
è

	)

3108 
	#RCC_APB2ENR_SYSCFGCOMPEN
 
RCC_APB2ENR_SYSCFGCOMPEN_Msk


	)

3109 
	#RCC_APB2ENR_ADCEN_Pos
 (9U)

	)

3110 
	#RCC_APB2ENR_ADCEN_Msk
 (0x1U << 
RCC_APB2ENR_ADCEN_Pos
è

	)

3111 
	#RCC_APB2ENR_ADCEN
 
RCC_APB2ENR_ADCEN_Msk


	)

3112 
	#RCC_APB2ENR_TIM1EN_Pos
 (11U)

	)

3113 
	#RCC_APB2ENR_TIM1EN_Msk
 (0x1U << 
RCC_APB2ENR_TIM1EN_Pos
è

	)

3114 
	#RCC_APB2ENR_TIM1EN
 
RCC_APB2ENR_TIM1EN_Msk


	)

3115 
	#RCC_APB2ENR_SPI1EN_Pos
 (12U)

	)

3116 
	#RCC_APB2ENR_SPI1EN_Msk
 (0x1U << 
RCC_APB2ENR_SPI1EN_Pos
è

	)

3117 
	#RCC_APB2ENR_SPI1EN
 
RCC_APB2ENR_SPI1EN_Msk


	)

3118 
	#RCC_APB2ENR_USART1EN_Pos
 (14U)

	)

3119 
	#RCC_APB2ENR_USART1EN_Msk
 (0x1U << 
RCC_APB2ENR_USART1EN_Pos
è

	)

3120 
	#RCC_APB2ENR_USART1EN
 
RCC_APB2ENR_USART1EN_Msk


	)

3121 
	#RCC_APB2ENR_TIM16EN_Pos
 (17U)

	)

3122 
	#RCC_APB2ENR_TIM16EN_Msk
 (0x1U << 
RCC_APB2ENR_TIM16EN_Pos
è

	)

3123 
	#RCC_APB2ENR_TIM16EN
 
RCC_APB2ENR_TIM16EN_Msk


	)

3124 
	#RCC_APB2ENR_TIM17EN_Pos
 (18U)

	)

3125 
	#RCC_APB2ENR_TIM17EN_Msk
 (0x1U << 
RCC_APB2ENR_TIM17EN_Pos
è

	)

3126 
	#RCC_APB2ENR_TIM17EN
 
RCC_APB2ENR_TIM17EN_Msk


	)

3127 
	#RCC_APB2ENR_DBGMCUEN_Pos
 (22U)

	)

3128 
	#RCC_APB2ENR_DBGMCUEN_Msk
 (0x1U << 
RCC_APB2ENR_DBGMCUEN_Pos
è

	)

3129 
	#RCC_APB2ENR_DBGMCUEN
 
RCC_APB2ENR_DBGMCUEN_Msk


	)

3132 
	#RCC_APB2ENR_SYSCFGEN
 
RCC_APB2ENR_SYSCFGCOMPEN


	)

3133 
	#RCC_APB2ENR_ADC1EN
 
RCC_APB2ENR_ADCEN


	)

3136 
	#RCC_APB1ENR_TIM3EN_Pos
 (1U)

	)

3137 
	#RCC_APB1ENR_TIM3EN_Msk
 (0x1U << 
RCC_APB1ENR_TIM3EN_Pos
è

	)

3138 
	#RCC_APB1ENR_TIM3EN
 
RCC_APB1ENR_TIM3EN_Msk


	)

3139 
	#RCC_APB1ENR_TIM14EN_Pos
 (8U)

	)

3140 
	#RCC_APB1ENR_TIM14EN_Msk
 (0x1U << 
RCC_APB1ENR_TIM14EN_Pos
è

	)

3141 
	#RCC_APB1ENR_TIM14EN
 
RCC_APB1ENR_TIM14EN_Msk


	)

3142 
	#RCC_APB1ENR_WWDGEN_Pos
 (11U)

	)

3143 
	#RCC_APB1ENR_WWDGEN_Msk
 (0x1U << 
RCC_APB1ENR_WWDGEN_Pos
è

	)

3144 
	#RCC_APB1ENR_WWDGEN
 
RCC_APB1ENR_WWDGEN_Msk


	)

3145 
	#RCC_APB1ENR_I2C1EN_Pos
 (21U)

	)

3146 
	#RCC_APB1ENR_I2C1EN_Msk
 (0x1U << 
RCC_APB1ENR_I2C1EN_Pos
è

	)

3147 
	#RCC_APB1ENR_I2C1EN
 
RCC_APB1ENR_I2C1EN_Msk


	)

3148 
	#RCC_APB1ENR_PWREN_Pos
 (28U)

	)

3149 
	#RCC_APB1ENR_PWREN_Msk
 (0x1U << 
RCC_APB1ENR_PWREN_Pos
è

	)

3150 
	#RCC_APB1ENR_PWREN
 
RCC_APB1ENR_PWREN_Msk


	)

3153 
	#RCC_BDCR_LSEON_Pos
 (0U)

	)

3154 
	#RCC_BDCR_LSEON_Msk
 (0x1U << 
RCC_BDCR_LSEON_Pos
è

	)

3155 
	#RCC_BDCR_LSEON
 
RCC_BDCR_LSEON_Msk


	)

3156 
	#RCC_BDCR_LSERDY_Pos
 (1U)

	)

3157 
	#RCC_BDCR_LSERDY_Msk
 (0x1U << 
RCC_BDCR_LSERDY_Pos
è

	)

3158 
	#RCC_BDCR_LSERDY
 
RCC_BDCR_LSERDY_Msk


	)

3159 
	#RCC_BDCR_LSEBYP_Pos
 (2U)

	)

3160 
	#RCC_BDCR_LSEBYP_Msk
 (0x1U << 
RCC_BDCR_LSEBYP_Pos
è

	)

3161 
	#RCC_BDCR_LSEBYP
 
RCC_BDCR_LSEBYP_Msk


	)

3163 
	#RCC_BDCR_LSEDRV_Pos
 (3U)

	)

3164 
	#RCC_BDCR_LSEDRV_Msk
 (0x3U << 
RCC_BDCR_LSEDRV_Pos
è

	)

3165 
	#RCC_BDCR_LSEDRV
 
RCC_BDCR_LSEDRV_Msk


	)

3166 
	#RCC_BDCR_LSEDRV_0
 (0x1U << 
RCC_BDCR_LSEDRV_Pos
è

	)

3167 
	#RCC_BDCR_LSEDRV_1
 (0x2U << 
RCC_BDCR_LSEDRV_Pos
è

	)

3169 
	#RCC_BDCR_RTCSEL_Pos
 (8U)

	)

3170 
	#RCC_BDCR_RTCSEL_Msk
 (0x3U << 
RCC_BDCR_RTCSEL_Pos
è

	)

3171 
	#RCC_BDCR_RTCSEL
 
RCC_BDCR_RTCSEL_Msk


	)

3172 
	#RCC_BDCR_RTCSEL_0
 (0x1U << 
RCC_BDCR_RTCSEL_Pos
è

	)

3173 
	#RCC_BDCR_RTCSEL_1
 (0x2U << 
RCC_BDCR_RTCSEL_Pos
è

	)

3176 
	#RCC_BDCR_RTCSEL_NOCLOCK
 (0x00000000Uè

	)

3177 
	#RCC_BDCR_RTCSEL_LSE
 (0x00000100Uè

	)

3178 
	#RCC_BDCR_RTCSEL_LSI
 (0x00000200Uè

	)

3179 
	#RCC_BDCR_RTCSEL_HSE
 (0x00000300Uè

	)

3181 
	#RCC_BDCR_RTCEN_Pos
 (15U)

	)

3182 
	#RCC_BDCR_RTCEN_Msk
 (0x1U << 
RCC_BDCR_RTCEN_Pos
è

	)

3183 
	#RCC_BDCR_RTCEN
 
RCC_BDCR_RTCEN_Msk


	)

3184 
	#RCC_BDCR_BDRST_Pos
 (16U)

	)

3185 
	#RCC_BDCR_BDRST_Msk
 (0x1U << 
RCC_BDCR_BDRST_Pos
è

	)

3186 
	#RCC_BDCR_BDRST
 
RCC_BDCR_BDRST_Msk


	)

3189 
	#RCC_CSR_LSION_Pos
 (0U)

	)

3190 
	#RCC_CSR_LSION_Msk
 (0x1U << 
RCC_CSR_LSION_Pos
è

	)

3191 
	#RCC_CSR_LSION
 
RCC_CSR_LSION_Msk


	)

3192 
	#RCC_CSR_LSIRDY_Pos
 (1U)

	)

3193 
	#RCC_CSR_LSIRDY_Msk
 (0x1U << 
RCC_CSR_LSIRDY_Pos
è

	)

3194 
	#RCC_CSR_LSIRDY
 
RCC_CSR_LSIRDY_Msk


	)

3195 
	#RCC_CSR_V18PWRRSTF_Pos
 (23U)

	)

3196 
	#RCC_CSR_V18PWRRSTF_Msk
 (0x1U << 
RCC_CSR_V18PWRRSTF_Pos
è

	)

3197 
	#RCC_CSR_V18PWRRSTF
 
RCC_CSR_V18PWRRSTF_Msk


	)

3198 
	#RCC_CSR_RMVF_Pos
 (24U)

	)

3199 
	#RCC_CSR_RMVF_Msk
 (0x1U << 
RCC_CSR_RMVF_Pos
è

	)

3200 
	#RCC_CSR_RMVF
 
RCC_CSR_RMVF_Msk


	)

3201 
	#RCC_CSR_OBLRSTF_Pos
 (25U)

	)

3202 
	#RCC_CSR_OBLRSTF_Msk
 (0x1U << 
RCC_CSR_OBLRSTF_Pos
è

	)

3203 
	#RCC_CSR_OBLRSTF
 
RCC_CSR_OBLRSTF_Msk


	)

3204 
	#RCC_CSR_PINRSTF_Pos
 (26U)

	)

3205 
	#RCC_CSR_PINRSTF_Msk
 (0x1U << 
RCC_CSR_PINRSTF_Pos
è

	)

3206 
	#RCC_CSR_PINRSTF
 
RCC_CSR_PINRSTF_Msk


	)

3207 
	#RCC_CSR_PORRSTF_Pos
 (27U)

	)

3208 
	#RCC_CSR_PORRSTF_Msk
 (0x1U << 
RCC_CSR_PORRSTF_Pos
è

	)

3209 
	#RCC_CSR_PORRSTF
 
RCC_CSR_PORRSTF_Msk


	)

3210 
	#RCC_CSR_SFTRSTF_Pos
 (28U)

	)

3211 
	#RCC_CSR_SFTRSTF_Msk
 (0x1U << 
RCC_CSR_SFTRSTF_Pos
è

	)

3212 
	#RCC_CSR_SFTRSTF
 
RCC_CSR_SFTRSTF_Msk


	)

3213 
	#RCC_CSR_IWDGRSTF_Pos
 (29U)

	)

3214 
	#RCC_CSR_IWDGRSTF_Msk
 (0x1U << 
RCC_CSR_IWDGRSTF_Pos
è

	)

3215 
	#RCC_CSR_IWDGRSTF
 
RCC_CSR_IWDGRSTF_Msk


	)

3216 
	#RCC_CSR_WWDGRSTF_Pos
 (30U)

	)

3217 
	#RCC_CSR_WWDGRSTF_Msk
 (0x1U << 
RCC_CSR_WWDGRSTF_Pos
è

	)

3218 
	#RCC_CSR_WWDGRSTF
 
RCC_CSR_WWDGRSTF_Msk


	)

3219 
	#RCC_CSR_LPWRRSTF_Pos
 (31U)

	)

3220 
	#RCC_CSR_LPWRRSTF_Msk
 (0x1U << 
RCC_CSR_LPWRRSTF_Pos
è

	)

3221 
	#RCC_CSR_LPWRRSTF
 
RCC_CSR_LPWRRSTF_Msk


	)

3224 
	#RCC_CSR_OBL
 
RCC_CSR_OBLRSTF


	)

3227 
	#RCC_AHBRSTR_GPIOARST_Pos
 (17U)

	)

3228 
	#RCC_AHBRSTR_GPIOARST_Msk
 (0x1U << 
RCC_AHBRSTR_GPIOARST_Pos
è

	)

3229 
	#RCC_AHBRSTR_GPIOARST
 
RCC_AHBRSTR_GPIOARST_Msk


	)

3230 
	#RCC_AHBRSTR_GPIOBRST_Pos
 (18U)

	)

3231 
	#RCC_AHBRSTR_GPIOBRST_Msk
 (0x1U << 
RCC_AHBRSTR_GPIOBRST_Pos
è

	)

3232 
	#RCC_AHBRSTR_GPIOBRST
 
RCC_AHBRSTR_GPIOBRST_Msk


	)

3233 
	#RCC_AHBRSTR_GPIOCRST_Pos
 (19U)

	)

3234 
	#RCC_AHBRSTR_GPIOCRST_Msk
 (0x1U << 
RCC_AHBRSTR_GPIOCRST_Pos
è

	)

3235 
	#RCC_AHBRSTR_GPIOCRST
 
RCC_AHBRSTR_GPIOCRST_Msk


	)

3236 
	#RCC_AHBRSTR_GPIODRST_Pos
 (20U)

	)

3237 
	#RCC_AHBRSTR_GPIODRST_Msk
 (0x1U << 
RCC_AHBRSTR_GPIODRST_Pos
è

	)

3238 
	#RCC_AHBRSTR_GPIODRST
 
RCC_AHBRSTR_GPIODRST_Msk


	)

3239 
	#RCC_AHBRSTR_GPIOFRST_Pos
 (22U)

	)

3240 
	#RCC_AHBRSTR_GPIOFRST_Msk
 (0x1U << 
RCC_AHBRSTR_GPIOFRST_Pos
è

	)

3241 
	#RCC_AHBRSTR_GPIOFRST
 
RCC_AHBRSTR_GPIOFRST_Msk


	)

3245 
	#RCC_CFGR2_PREDIV_Pos
 (0U)

	)

3246 
	#RCC_CFGR2_PREDIV_Msk
 (0xFU << 
RCC_CFGR2_PREDIV_Pos
è

	)

3247 
	#RCC_CFGR2_PREDIV
 
RCC_CFGR2_PREDIV_Msk


	)

3248 
	#RCC_CFGR2_PREDIV_0
 (0x1U << 
RCC_CFGR2_PREDIV_Pos
è

	)

3249 
	#RCC_CFGR2_PREDIV_1
 (0x2U << 
RCC_CFGR2_PREDIV_Pos
è

	)

3250 
	#RCC_CFGR2_PREDIV_2
 (0x4U << 
RCC_CFGR2_PREDIV_Pos
è

	)

3251 
	#RCC_CFGR2_PREDIV_3
 (0x8U << 
RCC_CFGR2_PREDIV_Pos
è

	)

3253 
	#RCC_CFGR2_PREDIV_DIV1
 (0x00000000Uè

	)

3254 
	#RCC_CFGR2_PREDIV_DIV2
 (0x00000001Uè

	)

3255 
	#RCC_CFGR2_PREDIV_DIV3
 (0x00000002Uè

	)

3256 
	#RCC_CFGR2_PREDIV_DIV4
 (0x00000003Uè

	)

3257 
	#RCC_CFGR2_PREDIV_DIV5
 (0x00000004Uè

	)

3258 
	#RCC_CFGR2_PREDIV_DIV6
 (0x00000005Uè

	)

3259 
	#RCC_CFGR2_PREDIV_DIV7
 (0x00000006Uè

	)

3260 
	#RCC_CFGR2_PREDIV_DIV8
 (0x00000007Uè

	)

3261 
	#RCC_CFGR2_PREDIV_DIV9
 (0x00000008Uè

	)

3262 
	#RCC_CFGR2_PREDIV_DIV10
 (0x00000009Uè

	)

3263 
	#RCC_CFGR2_PREDIV_DIV11
 (0x0000000AUè

	)

3264 
	#RCC_CFGR2_PREDIV_DIV12
 (0x0000000BUè

	)

3265 
	#RCC_CFGR2_PREDIV_DIV13
 (0x0000000CUè

	)

3266 
	#RCC_CFGR2_PREDIV_DIV14
 (0x0000000DUè

	)

3267 
	#RCC_CFGR2_PREDIV_DIV15
 (0x0000000EUè

	)

3268 
	#RCC_CFGR2_PREDIV_DIV16
 (0x0000000FUè

	)

3272 
	#RCC_CFGR3_USART1SW_Pos
 (0U)

	)

3273 
	#RCC_CFGR3_USART1SW_Msk
 (0x3U << 
RCC_CFGR3_USART1SW_Pos
è

	)

3274 
	#RCC_CFGR3_USART1SW
 
RCC_CFGR3_USART1SW_Msk


	)

3275 
	#RCC_CFGR3_USART1SW_0
 (0x1U << 
RCC_CFGR3_USART1SW_Pos
è

	)

3276 
	#RCC_CFGR3_USART1SW_1
 (0x2U << 
RCC_CFGR3_USART1SW_Pos
è

	)

3278 
	#RCC_CFGR3_USART1SW_PCLK
 (0x00000000Uè

	)

3279 
	#RCC_CFGR3_USART1SW_SYSCLK
 (0x00000001Uè

	)

3280 
	#RCC_CFGR3_USART1SW_LSE
 (0x00000002Uè

	)

3281 
	#RCC_CFGR3_USART1SW_HSI
 (0x00000003Uè

	)

3284 
	#RCC_CFGR3_I2C1SW_Pos
 (4U)

	)

3285 
	#RCC_CFGR3_I2C1SW_Msk
 (0x1U << 
RCC_CFGR3_I2C1SW_Pos
è

	)

3286 
	#RCC_CFGR3_I2C1SW
 
RCC_CFGR3_I2C1SW_Msk


	)

3288 
	#RCC_CFGR3_I2C1SW_HSI
 (0x00000000Uè

	)

3289 
	#RCC_CFGR3_I2C1SW_SYSCLK_Pos
 (4U)

	)

3290 
	#RCC_CFGR3_I2C1SW_SYSCLK_Msk
 (0x1U << 
RCC_CFGR3_I2C1SW_SYSCLK_Pos
è

	)

3291 
	#RCC_CFGR3_I2C1SW_SYSCLK
 
RCC_CFGR3_I2C1SW_SYSCLK_Msk


	)

3294 
	#RCC_CR2_HSI14ON_Pos
 (0U)

	)

3295 
	#RCC_CR2_HSI14ON_Msk
 (0x1U << 
RCC_CR2_HSI14ON_Pos
è

	)

3296 
	#RCC_CR2_HSI14ON
 
RCC_CR2_HSI14ON_Msk


	)

3297 
	#RCC_CR2_HSI14RDY_Pos
 (1U)

	)

3298 
	#RCC_CR2_HSI14RDY_Msk
 (0x1U << 
RCC_CR2_HSI14RDY_Pos
è

	)

3299 
	#RCC_CR2_HSI14RDY
 
RCC_CR2_HSI14RDY_Msk


	)

3300 
	#RCC_CR2_HSI14DIS_Pos
 (2U)

	)

3301 
	#RCC_CR2_HSI14DIS_Msk
 (0x1U << 
RCC_CR2_HSI14DIS_Pos
è

	)

3302 
	#RCC_CR2_HSI14DIS
 
RCC_CR2_HSI14DIS_Msk


	)

3303 
	#RCC_CR2_HSI14TRIM_Pos
 (3U)

	)

3304 
	#RCC_CR2_HSI14TRIM_Msk
 (0x1FU << 
RCC_CR2_HSI14TRIM_Pos
è

	)

3305 
	#RCC_CR2_HSI14TRIM
 
RCC_CR2_HSI14TRIM_Msk


	)

3306 
	#RCC_CR2_HSI14CAL_Pos
 (8U)

	)

3307 
	#RCC_CR2_HSI14CAL_Msk
 (0xFFU << 
RCC_CR2_HSI14CAL_Pos
è

	)

3308 
	#RCC_CR2_HSI14CAL
 
RCC_CR2_HSI14CAL_Msk


	)

3318 
	#RTC_TAMPER1_SUPPORT


	)

3319 
	#RTC_TAMPER2_SUPPORT


	)

3322 
	#RTC_TR_PM_Pos
 (22U)

	)

3323 
	#RTC_TR_PM_Msk
 (0x1U << 
RTC_TR_PM_Pos
è

	)

3324 
	#RTC_TR_PM
 
RTC_TR_PM_Msk


	)

3325 
	#RTC_TR_HT_Pos
 (20U)

	)

3326 
	#RTC_TR_HT_Msk
 (0x3U << 
RTC_TR_HT_Pos
è

	)

3327 
	#RTC_TR_HT
 
RTC_TR_HT_Msk


	)

3328 
	#RTC_TR_HT_0
 (0x1U << 
RTC_TR_HT_Pos
è

	)

3329 
	#RTC_TR_HT_1
 (0x2U << 
RTC_TR_HT_Pos
è

	)

3330 
	#RTC_TR_HU_Pos
 (16U)

	)

3331 
	#RTC_TR_HU_Msk
 (0xFU << 
RTC_TR_HU_Pos
è

	)

3332 
	#RTC_TR_HU
 
RTC_TR_HU_Msk


	)

3333 
	#RTC_TR_HU_0
 (0x1U << 
RTC_TR_HU_Pos
è

	)

3334 
	#RTC_TR_HU_1
 (0x2U << 
RTC_TR_HU_Pos
è

	)

3335 
	#RTC_TR_HU_2
 (0x4U << 
RTC_TR_HU_Pos
è

	)

3336 
	#RTC_TR_HU_3
 (0x8U << 
RTC_TR_HU_Pos
è

	)

3337 
	#RTC_TR_MNT_Pos
 (12U)

	)

3338 
	#RTC_TR_MNT_Msk
 (0x7U << 
RTC_TR_MNT_Pos
è

	)

3339 
	#RTC_TR_MNT
 
RTC_TR_MNT_Msk


	)

3340 
	#RTC_TR_MNT_0
 (0x1U << 
RTC_TR_MNT_Pos
è

	)

3341 
	#RTC_TR_MNT_1
 (0x2U << 
RTC_TR_MNT_Pos
è

	)

3342 
	#RTC_TR_MNT_2
 (0x4U << 
RTC_TR_MNT_Pos
è

	)

3343 
	#RTC_TR_MNU_Pos
 (8U)

	)

3344 
	#RTC_TR_MNU_Msk
 (0xFU << 
RTC_TR_MNU_Pos
è

	)

3345 
	#RTC_TR_MNU
 
RTC_TR_MNU_Msk


	)

3346 
	#RTC_TR_MNU_0
 (0x1U << 
RTC_TR_MNU_Pos
è

	)

3347 
	#RTC_TR_MNU_1
 (0x2U << 
RTC_TR_MNU_Pos
è

	)

3348 
	#RTC_TR_MNU_2
 (0x4U << 
RTC_TR_MNU_Pos
è

	)

3349 
	#RTC_TR_MNU_3
 (0x8U << 
RTC_TR_MNU_Pos
è

	)

3350 
	#RTC_TR_ST_Pos
 (4U)

	)

3351 
	#RTC_TR_ST_Msk
 (0x7U << 
RTC_TR_ST_Pos
è

	)

3352 
	#RTC_TR_ST
 
RTC_TR_ST_Msk


	)

3353 
	#RTC_TR_ST_0
 (0x1U << 
RTC_TR_ST_Pos
è

	)

3354 
	#RTC_TR_ST_1
 (0x2U << 
RTC_TR_ST_Pos
è

	)

3355 
	#RTC_TR_ST_2
 (0x4U << 
RTC_TR_ST_Pos
è

	)

3356 
	#RTC_TR_SU_Pos
 (0U)

	)

3357 
	#RTC_TR_SU_Msk
 (0xFU << 
RTC_TR_SU_Pos
è

	)

3358 
	#RTC_TR_SU
 
RTC_TR_SU_Msk


	)

3359 
	#RTC_TR_SU_0
 (0x1U << 
RTC_TR_SU_Pos
è

	)

3360 
	#RTC_TR_SU_1
 (0x2U << 
RTC_TR_SU_Pos
è

	)

3361 
	#RTC_TR_SU_2
 (0x4U << 
RTC_TR_SU_Pos
è

	)

3362 
	#RTC_TR_SU_3
 (0x8U << 
RTC_TR_SU_Pos
è

	)

3365 
	#RTC_DR_YT_Pos
 (20U)

	)

3366 
	#RTC_DR_YT_Msk
 (0xFU << 
RTC_DR_YT_Pos
è

	)

3367 
	#RTC_DR_YT
 
RTC_DR_YT_Msk


	)

3368 
	#RTC_DR_YT_0
 (0x1U << 
RTC_DR_YT_Pos
è

	)

3369 
	#RTC_DR_YT_1
 (0x2U << 
RTC_DR_YT_Pos
è

	)

3370 
	#RTC_DR_YT_2
 (0x4U << 
RTC_DR_YT_Pos
è

	)

3371 
	#RTC_DR_YT_3
 (0x8U << 
RTC_DR_YT_Pos
è

	)

3372 
	#RTC_DR_YU_Pos
 (16U)

	)

3373 
	#RTC_DR_YU_Msk
 (0xFU << 
RTC_DR_YU_Pos
è

	)

3374 
	#RTC_DR_YU
 
RTC_DR_YU_Msk


	)

3375 
	#RTC_DR_YU_0
 (0x1U << 
RTC_DR_YU_Pos
è

	)

3376 
	#RTC_DR_YU_1
 (0x2U << 
RTC_DR_YU_Pos
è

	)

3377 
	#RTC_DR_YU_2
 (0x4U << 
RTC_DR_YU_Pos
è

	)

3378 
	#RTC_DR_YU_3
 (0x8U << 
RTC_DR_YU_Pos
è

	)

3379 
	#RTC_DR_WDU_Pos
 (13U)

	)

3380 
	#RTC_DR_WDU_Msk
 (0x7U << 
RTC_DR_WDU_Pos
è

	)

3381 
	#RTC_DR_WDU
 
RTC_DR_WDU_Msk


	)

3382 
	#RTC_DR_WDU_0
 (0x1U << 
RTC_DR_WDU_Pos
è

	)

3383 
	#RTC_DR_WDU_1
 (0x2U << 
RTC_DR_WDU_Pos
è

	)

3384 
	#RTC_DR_WDU_2
 (0x4U << 
RTC_DR_WDU_Pos
è

	)

3385 
	#RTC_DR_MT_Pos
 (12U)

	)

3386 
	#RTC_DR_MT_Msk
 (0x1U << 
RTC_DR_MT_Pos
è

	)

3387 
	#RTC_DR_MT
 
RTC_DR_MT_Msk


	)

3388 
	#RTC_DR_MU_Pos
 (8U)

	)

3389 
	#RTC_DR_MU_Msk
 (0xFU << 
RTC_DR_MU_Pos
è

	)

3390 
	#RTC_DR_MU
 
RTC_DR_MU_Msk


	)

3391 
	#RTC_DR_MU_0
 (0x1U << 
RTC_DR_MU_Pos
è

	)

3392 
	#RTC_DR_MU_1
 (0x2U << 
RTC_DR_MU_Pos
è

	)

3393 
	#RTC_DR_MU_2
 (0x4U << 
RTC_DR_MU_Pos
è

	)

3394 
	#RTC_DR_MU_3
 (0x8U << 
RTC_DR_MU_Pos
è

	)

3395 
	#RTC_DR_DT_Pos
 (4U)

	)

3396 
	#RTC_DR_DT_Msk
 (0x3U << 
RTC_DR_DT_Pos
è

	)

3397 
	#RTC_DR_DT
 
RTC_DR_DT_Msk


	)

3398 
	#RTC_DR_DT_0
 (0x1U << 
RTC_DR_DT_Pos
è

	)

3399 
	#RTC_DR_DT_1
 (0x2U << 
RTC_DR_DT_Pos
è

	)

3400 
	#RTC_DR_DU_Pos
 (0U)

	)

3401 
	#RTC_DR_DU_Msk
 (0xFU << 
RTC_DR_DU_Pos
è

	)

3402 
	#RTC_DR_DU
 
RTC_DR_DU_Msk


	)

3403 
	#RTC_DR_DU_0
 (0x1U << 
RTC_DR_DU_Pos
è

	)

3404 
	#RTC_DR_DU_1
 (0x2U << 
RTC_DR_DU_Pos
è

	)

3405 
	#RTC_DR_DU_2
 (0x4U << 
RTC_DR_DU_Pos
è

	)

3406 
	#RTC_DR_DU_3
 (0x8U << 
RTC_DR_DU_Pos
è

	)

3409 
	#RTC_CR_COE_Pos
 (23U)

	)

3410 
	#RTC_CR_COE_Msk
 (0x1U << 
RTC_CR_COE_Pos
è

	)

3411 
	#RTC_CR_COE
 
RTC_CR_COE_Msk


	)

3412 
	#RTC_CR_OSEL_Pos
 (21U)

	)

3413 
	#RTC_CR_OSEL_Msk
 (0x3U << 
RTC_CR_OSEL_Pos
è

	)

3414 
	#RTC_CR_OSEL
 
RTC_CR_OSEL_Msk


	)

3415 
	#RTC_CR_OSEL_0
 (0x1U << 
RTC_CR_OSEL_Pos
è

	)

3416 
	#RTC_CR_OSEL_1
 (0x2U << 
RTC_CR_OSEL_Pos
è

	)

3417 
	#RTC_CR_POL_Pos
 (20U)

	)

3418 
	#RTC_CR_POL_Msk
 (0x1U << 
RTC_CR_POL_Pos
è

	)

3419 
	#RTC_CR_POL
 
RTC_CR_POL_Msk


	)

3420 
	#RTC_CR_COSEL_Pos
 (19U)

	)

3421 
	#RTC_CR_COSEL_Msk
 (0x1U << 
RTC_CR_COSEL_Pos
è

	)

3422 
	#RTC_CR_COSEL
 
RTC_CR_COSEL_Msk


	)

3423 
	#RTC_CR_BKP_Pos
 (18U)

	)

3424 
	#RTC_CR_BKP_Msk
 (0x1U << 
RTC_CR_BKP_Pos
è

	)

3425 
	#RTC_CR_BKP
 
RTC_CR_BKP_Msk


	)

3426 
	#RTC_CR_SUB1H_Pos
 (17U)

	)

3427 
	#RTC_CR_SUB1H_Msk
 (0x1U << 
RTC_CR_SUB1H_Pos
è

	)

3428 
	#RTC_CR_SUB1H
 
RTC_CR_SUB1H_Msk


	)

3429 
	#RTC_CR_ADD1H_Pos
 (16U)

	)

3430 
	#RTC_CR_ADD1H_Msk
 (0x1U << 
RTC_CR_ADD1H_Pos
è

	)

3431 
	#RTC_CR_ADD1H
 
RTC_CR_ADD1H_Msk


	)

3432 
	#RTC_CR_TSIE_Pos
 (15U)

	)

3433 
	#RTC_CR_TSIE_Msk
 (0x1U << 
RTC_CR_TSIE_Pos
è

	)

3434 
	#RTC_CR_TSIE
 
RTC_CR_TSIE_Msk


	)

3435 
	#RTC_CR_ALRAIE_Pos
 (12U)

	)

3436 
	#RTC_CR_ALRAIE_Msk
 (0x1U << 
RTC_CR_ALRAIE_Pos
è

	)

3437 
	#RTC_CR_ALRAIE
 
RTC_CR_ALRAIE_Msk


	)

3438 
	#RTC_CR_TSE_Pos
 (11U)

	)

3439 
	#RTC_CR_TSE_Msk
 (0x1U << 
RTC_CR_TSE_Pos
è

	)

3440 
	#RTC_CR_TSE
 
RTC_CR_TSE_Msk


	)

3441 
	#RTC_CR_ALRAE_Pos
 (8U)

	)

3442 
	#RTC_CR_ALRAE_Msk
 (0x1U << 
RTC_CR_ALRAE_Pos
è

	)

3443 
	#RTC_CR_ALRAE
 
RTC_CR_ALRAE_Msk


	)

3444 
	#RTC_CR_FMT_Pos
 (6U)

	)

3445 
	#RTC_CR_FMT_Msk
 (0x1U << 
RTC_CR_FMT_Pos
è

	)

3446 
	#RTC_CR_FMT
 
RTC_CR_FMT_Msk


	)

3447 
	#RTC_CR_BYPSHAD_Pos
 (5U)

	)

3448 
	#RTC_CR_BYPSHAD_Msk
 (0x1U << 
RTC_CR_BYPSHAD_Pos
è

	)

3449 
	#RTC_CR_BYPSHAD
 
RTC_CR_BYPSHAD_Msk


	)

3450 
	#RTC_CR_REFCKON_Pos
 (4U)

	)

3451 
	#RTC_CR_REFCKON_Msk
 (0x1U << 
RTC_CR_REFCKON_Pos
è

	)

3452 
	#RTC_CR_REFCKON
 
RTC_CR_REFCKON_Msk


	)

3453 
	#RTC_CR_TSEDGE_Pos
 (3U)

	)

3454 
	#RTC_CR_TSEDGE_Msk
 (0x1U << 
RTC_CR_TSEDGE_Pos
è

	)

3455 
	#RTC_CR_TSEDGE
 
RTC_CR_TSEDGE_Msk


	)

3458 
	#RTC_CR_BCK_Pos
 
RTC_CR_BKP_Pos


	)

3459 
	#RTC_CR_BCK_Msk
 
RTC_CR_BKP_Msk


	)

3460 
	#RTC_CR_BCK
 
RTC_CR_BKP


	)

3463 
	#RTC_ISR_RECALPF_Pos
 (16U)

	)

3464 
	#RTC_ISR_RECALPF_Msk
 (0x1U << 
RTC_ISR_RECALPF_Pos
è

	)

3465 
	#RTC_ISR_RECALPF
 
RTC_ISR_RECALPF_Msk


	)

3466 
	#RTC_ISR_TAMP2F_Pos
 (14U)

	)

3467 
	#RTC_ISR_TAMP2F_Msk
 (0x1U << 
RTC_ISR_TAMP2F_Pos
è

	)

3468 
	#RTC_ISR_TAMP2F
 
RTC_ISR_TAMP2F_Msk


	)

3469 
	#RTC_ISR_TAMP1F_Pos
 (13U)

	)

3470 
	#RTC_ISR_TAMP1F_Msk
 (0x1U << 
RTC_ISR_TAMP1F_Pos
è

	)

3471 
	#RTC_ISR_TAMP1F
 
RTC_ISR_TAMP1F_Msk


	)

3472 
	#RTC_ISR_TSOVF_Pos
 (12U)

	)

3473 
	#RTC_ISR_TSOVF_Msk
 (0x1U << 
RTC_ISR_TSOVF_Pos
è

	)

3474 
	#RTC_ISR_TSOVF
 
RTC_ISR_TSOVF_Msk


	)

3475 
	#RTC_ISR_TSF_Pos
 (11U)

	)

3476 
	#RTC_ISR_TSF_Msk
 (0x1U << 
RTC_ISR_TSF_Pos
è

	)

3477 
	#RTC_ISR_TSF
 
RTC_ISR_TSF_Msk


	)

3478 
	#RTC_ISR_ALRAF_Pos
 (8U)

	)

3479 
	#RTC_ISR_ALRAF_Msk
 (0x1U << 
RTC_ISR_ALRAF_Pos
è

	)

3480 
	#RTC_ISR_ALRAF
 
RTC_ISR_ALRAF_Msk


	)

3481 
	#RTC_ISR_INIT_Pos
 (7U)

	)

3482 
	#RTC_ISR_INIT_Msk
 (0x1U << 
RTC_ISR_INIT_Pos
è

	)

3483 
	#RTC_ISR_INIT
 
RTC_ISR_INIT_Msk


	)

3484 
	#RTC_ISR_INITF_Pos
 (6U)

	)

3485 
	#RTC_ISR_INITF_Msk
 (0x1U << 
RTC_ISR_INITF_Pos
è

	)

3486 
	#RTC_ISR_INITF
 
RTC_ISR_INITF_Msk


	)

3487 
	#RTC_ISR_RSF_Pos
 (5U)

	)

3488 
	#RTC_ISR_RSF_Msk
 (0x1U << 
RTC_ISR_RSF_Pos
è

	)

3489 
	#RTC_ISR_RSF
 
RTC_ISR_RSF_Msk


	)

3490 
	#RTC_ISR_INITS_Pos
 (4U)

	)

3491 
	#RTC_ISR_INITS_Msk
 (0x1U << 
RTC_ISR_INITS_Pos
è

	)

3492 
	#RTC_ISR_INITS
 
RTC_ISR_INITS_Msk


	)

3493 
	#RTC_ISR_SHPF_Pos
 (3U)

	)

3494 
	#RTC_ISR_SHPF_Msk
 (0x1U << 
RTC_ISR_SHPF_Pos
è

	)

3495 
	#RTC_ISR_SHPF
 
RTC_ISR_SHPF_Msk


	)

3496 
	#RTC_ISR_ALRAWF_Pos
 (0U)

	)

3497 
	#RTC_ISR_ALRAWF_Msk
 (0x1U << 
RTC_ISR_ALRAWF_Pos
è

	)

3498 
	#RTC_ISR_ALRAWF
 
RTC_ISR_ALRAWF_Msk


	)

3501 
	#RTC_PRER_PREDIV_A_Pos
 (16U)

	)

3502 
	#RTC_PRER_PREDIV_A_Msk
 (0x7FU << 
RTC_PRER_PREDIV_A_Pos
è

	)

3503 
	#RTC_PRER_PREDIV_A
 
RTC_PRER_PREDIV_A_Msk


	)

3504 
	#RTC_PRER_PREDIV_S_Pos
 (0U)

	)

3505 
	#RTC_PRER_PREDIV_S_Msk
 (0x7FFFU << 
RTC_PRER_PREDIV_S_Pos
è

	)

3506 
	#RTC_PRER_PREDIV_S
 
RTC_PRER_PREDIV_S_Msk


	)

3509 
	#RTC_ALRMAR_MSK4_Pos
 (31U)

	)

3510 
	#RTC_ALRMAR_MSK4_Msk
 (0x1U << 
RTC_ALRMAR_MSK4_Pos
è

	)

3511 
	#RTC_ALRMAR_MSK4
 
RTC_ALRMAR_MSK4_Msk


	)

3512 
	#RTC_ALRMAR_WDSEL_Pos
 (30U)

	)

3513 
	#RTC_ALRMAR_WDSEL_Msk
 (0x1U << 
RTC_ALRMAR_WDSEL_Pos
è

	)

3514 
	#RTC_ALRMAR_WDSEL
 
RTC_ALRMAR_WDSEL_Msk


	)

3515 
	#RTC_ALRMAR_DT_Pos
 (28U)

	)

3516 
	#RTC_ALRMAR_DT_Msk
 (0x3U << 
RTC_ALRMAR_DT_Pos
è

	)

3517 
	#RTC_ALRMAR_DT
 
RTC_ALRMAR_DT_Msk


	)

3518 
	#RTC_ALRMAR_DT_0
 (0x1U << 
RTC_ALRMAR_DT_Pos
è

	)

3519 
	#RTC_ALRMAR_DT_1
 (0x2U << 
RTC_ALRMAR_DT_Pos
è

	)

3520 
	#RTC_ALRMAR_DU_Pos
 (24U)

	)

3521 
	#RTC_ALRMAR_DU_Msk
 (0xFU << 
RTC_ALRMAR_DU_Pos
è

	)

3522 
	#RTC_ALRMAR_DU
 
RTC_ALRMAR_DU_Msk


	)

3523 
	#RTC_ALRMAR_DU_0
 (0x1U << 
RTC_ALRMAR_DU_Pos
è

	)

3524 
	#RTC_ALRMAR_DU_1
 (0x2U << 
RTC_ALRMAR_DU_Pos
è

	)

3525 
	#RTC_ALRMAR_DU_2
 (0x4U << 
RTC_ALRMAR_DU_Pos
è

	)

3526 
	#RTC_ALRMAR_DU_3
 (0x8U << 
RTC_ALRMAR_DU_Pos
è

	)

3527 
	#RTC_ALRMAR_MSK3_Pos
 (23U)

	)

3528 
	#RTC_ALRMAR_MSK3_Msk
 (0x1U << 
RTC_ALRMAR_MSK3_Pos
è

	)

3529 
	#RTC_ALRMAR_MSK3
 
RTC_ALRMAR_MSK3_Msk


	)

3530 
	#RTC_ALRMAR_PM_Pos
 (22U)

	)

3531 
	#RTC_ALRMAR_PM_Msk
 (0x1U << 
RTC_ALRMAR_PM_Pos
è

	)

3532 
	#RTC_ALRMAR_PM
 
RTC_ALRMAR_PM_Msk


	)

3533 
	#RTC_ALRMAR_HT_Pos
 (20U)

	)

3534 
	#RTC_ALRMAR_HT_Msk
 (0x3U << 
RTC_ALRMAR_HT_Pos
è

	)

3535 
	#RTC_ALRMAR_HT
 
RTC_ALRMAR_HT_Msk


	)

3536 
	#RTC_ALRMAR_HT_0
 (0x1U << 
RTC_ALRMAR_HT_Pos
è

	)

3537 
	#RTC_ALRMAR_HT_1
 (0x2U << 
RTC_ALRMAR_HT_Pos
è

	)

3538 
	#RTC_ALRMAR_HU_Pos
 (16U)

	)

3539 
	#RTC_ALRMAR_HU_Msk
 (0xFU << 
RTC_ALRMAR_HU_Pos
è

	)

3540 
	#RTC_ALRMAR_HU
 
RTC_ALRMAR_HU_Msk


	)

3541 
	#RTC_ALRMAR_HU_0
 (0x1U << 
RTC_ALRMAR_HU_Pos
è

	)

3542 
	#RTC_ALRMAR_HU_1
 (0x2U << 
RTC_ALRMAR_HU_Pos
è

	)

3543 
	#RTC_ALRMAR_HU_2
 (0x4U << 
RTC_ALRMAR_HU_Pos
è

	)

3544 
	#RTC_ALRMAR_HU_3
 (0x8U << 
RTC_ALRMAR_HU_Pos
è

	)

3545 
	#RTC_ALRMAR_MSK2_Pos
 (15U)

	)

3546 
	#RTC_ALRMAR_MSK2_Msk
 (0x1U << 
RTC_ALRMAR_MSK2_Pos
è

	)

3547 
	#RTC_ALRMAR_MSK2
 
RTC_ALRMAR_MSK2_Msk


	)

3548 
	#RTC_ALRMAR_MNT_Pos
 (12U)

	)

3549 
	#RTC_ALRMAR_MNT_Msk
 (0x7U << 
RTC_ALRMAR_MNT_Pos
è

	)

3550 
	#RTC_ALRMAR_MNT
 
RTC_ALRMAR_MNT_Msk


	)

3551 
	#RTC_ALRMAR_MNT_0
 (0x1U << 
RTC_ALRMAR_MNT_Pos
è

	)

3552 
	#RTC_ALRMAR_MNT_1
 (0x2U << 
RTC_ALRMAR_MNT_Pos
è

	)

3553 
	#RTC_ALRMAR_MNT_2
 (0x4U << 
RTC_ALRMAR_MNT_Pos
è

	)

3554 
	#RTC_ALRMAR_MNU_Pos
 (8U)

	)

3555 
	#RTC_ALRMAR_MNU_Msk
 (0xFU << 
RTC_ALRMAR_MNU_Pos
è

	)

3556 
	#RTC_ALRMAR_MNU
 
RTC_ALRMAR_MNU_Msk


	)

3557 
	#RTC_ALRMAR_MNU_0
 (0x1U << 
RTC_ALRMAR_MNU_Pos
è

	)

3558 
	#RTC_ALRMAR_MNU_1
 (0x2U << 
RTC_ALRMAR_MNU_Pos
è

	)

3559 
	#RTC_ALRMAR_MNU_2
 (0x4U << 
RTC_ALRMAR_MNU_Pos
è

	)

3560 
	#RTC_ALRMAR_MNU_3
 (0x8U << 
RTC_ALRMAR_MNU_Pos
è

	)

3561 
	#RTC_ALRMAR_MSK1_Pos
 (7U)

	)

3562 
	#RTC_ALRMAR_MSK1_Msk
 (0x1U << 
RTC_ALRMAR_MSK1_Pos
è

	)

3563 
	#RTC_ALRMAR_MSK1
 
RTC_ALRMAR_MSK1_Msk


	)

3564 
	#RTC_ALRMAR_ST_Pos
 (4U)

	)

3565 
	#RTC_ALRMAR_ST_Msk
 (0x7U << 
RTC_ALRMAR_ST_Pos
è

	)

3566 
	#RTC_ALRMAR_ST
 
RTC_ALRMAR_ST_Msk


	)

3567 
	#RTC_ALRMAR_ST_0
 (0x1U << 
RTC_ALRMAR_ST_Pos
è

	)

3568 
	#RTC_ALRMAR_ST_1
 (0x2U << 
RTC_ALRMAR_ST_Pos
è

	)

3569 
	#RTC_ALRMAR_ST_2
 (0x4U << 
RTC_ALRMAR_ST_Pos
è

	)

3570 
	#RTC_ALRMAR_SU_Pos
 (0U)

	)

3571 
	#RTC_ALRMAR_SU_Msk
 (0xFU << 
RTC_ALRMAR_SU_Pos
è

	)

3572 
	#RTC_ALRMAR_SU
 
RTC_ALRMAR_SU_Msk


	)

3573 
	#RTC_ALRMAR_SU_0
 (0x1U << 
RTC_ALRMAR_SU_Pos
è

	)

3574 
	#RTC_ALRMAR_SU_1
 (0x2U << 
RTC_ALRMAR_SU_Pos
è

	)

3575 
	#RTC_ALRMAR_SU_2
 (0x4U << 
RTC_ALRMAR_SU_Pos
è

	)

3576 
	#RTC_ALRMAR_SU_3
 (0x8U << 
RTC_ALRMAR_SU_Pos
è

	)

3579 
	#RTC_WPR_KEY_Pos
 (0U)

	)

3580 
	#RTC_WPR_KEY_Msk
 (0xFFU << 
RTC_WPR_KEY_Pos
è

	)

3581 
	#RTC_WPR_KEY
 
RTC_WPR_KEY_Msk


	)

3584 
	#RTC_SSR_SS_Pos
 (0U)

	)

3585 
	#RTC_SSR_SS_Msk
 (0xFFFFU << 
RTC_SSR_SS_Pos
è

	)

3586 
	#RTC_SSR_SS
 
RTC_SSR_SS_Msk


	)

3589 
	#RTC_SHIFTR_SUBFS_Pos
 (0U)

	)

3590 
	#RTC_SHIFTR_SUBFS_Msk
 (0x7FFFU << 
RTC_SHIFTR_SUBFS_Pos
è

	)

3591 
	#RTC_SHIFTR_SUBFS
 
RTC_SHIFTR_SUBFS_Msk


	)

3592 
	#RTC_SHIFTR_ADD1S_Pos
 (31U)

	)

3593 
	#RTC_SHIFTR_ADD1S_Msk
 (0x1U << 
RTC_SHIFTR_ADD1S_Pos
è

	)

3594 
	#RTC_SHIFTR_ADD1S
 
RTC_SHIFTR_ADD1S_Msk


	)

3597 
	#RTC_TSTR_PM_Pos
 (22U)

	)

3598 
	#RTC_TSTR_PM_Msk
 (0x1U << 
RTC_TSTR_PM_Pos
è

	)

3599 
	#RTC_TSTR_PM
 
RTC_TSTR_PM_Msk


	)

3600 
	#RTC_TSTR_HT_Pos
 (20U)

	)

3601 
	#RTC_TSTR_HT_Msk
 (0x3U << 
RTC_TSTR_HT_Pos
è

	)

3602 
	#RTC_TSTR_HT
 
RTC_TSTR_HT_Msk


	)

3603 
	#RTC_TSTR_HT_0
 (0x1U << 
RTC_TSTR_HT_Pos
è

	)

3604 
	#RTC_TSTR_HT_1
 (0x2U << 
RTC_TSTR_HT_Pos
è

	)

3605 
	#RTC_TSTR_HU_Pos
 (16U)

	)

3606 
	#RTC_TSTR_HU_Msk
 (0xFU << 
RTC_TSTR_HU_Pos
è

	)

3607 
	#RTC_TSTR_HU
 
RTC_TSTR_HU_Msk


	)

3608 
	#RTC_TSTR_HU_0
 (0x1U << 
RTC_TSTR_HU_Pos
è

	)

3609 
	#RTC_TSTR_HU_1
 (0x2U << 
RTC_TSTR_HU_Pos
è

	)

3610 
	#RTC_TSTR_HU_2
 (0x4U << 
RTC_TSTR_HU_Pos
è

	)

3611 
	#RTC_TSTR_HU_3
 (0x8U << 
RTC_TSTR_HU_Pos
è

	)

3612 
	#RTC_TSTR_MNT_Pos
 (12U)

	)

3613 
	#RTC_TSTR_MNT_Msk
 (0x7U << 
RTC_TSTR_MNT_Pos
è

	)

3614 
	#RTC_TSTR_MNT
 
RTC_TSTR_MNT_Msk


	)

3615 
	#RTC_TSTR_MNT_0
 (0x1U << 
RTC_TSTR_MNT_Pos
è

	)

3616 
	#RTC_TSTR_MNT_1
 (0x2U << 
RTC_TSTR_MNT_Pos
è

	)

3617 
	#RTC_TSTR_MNT_2
 (0x4U << 
RTC_TSTR_MNT_Pos
è

	)

3618 
	#RTC_TSTR_MNU_Pos
 (8U)

	)

3619 
	#RTC_TSTR_MNU_Msk
 (0xFU << 
RTC_TSTR_MNU_Pos
è

	)

3620 
	#RTC_TSTR_MNU
 
RTC_TSTR_MNU_Msk


	)

3621 
	#RTC_TSTR_MNU_0
 (0x1U << 
RTC_TSTR_MNU_Pos
è

	)

3622 
	#RTC_TSTR_MNU_1
 (0x2U << 
RTC_TSTR_MNU_Pos
è

	)

3623 
	#RTC_TSTR_MNU_2
 (0x4U << 
RTC_TSTR_MNU_Pos
è

	)

3624 
	#RTC_TSTR_MNU_3
 (0x8U << 
RTC_TSTR_MNU_Pos
è

	)

3625 
	#RTC_TSTR_ST_Pos
 (4U)

	)

3626 
	#RTC_TSTR_ST_Msk
 (0x7U << 
RTC_TSTR_ST_Pos
è

	)

3627 
	#RTC_TSTR_ST
 
RTC_TSTR_ST_Msk


	)

3628 
	#RTC_TSTR_ST_0
 (0x1U << 
RTC_TSTR_ST_Pos
è

	)

3629 
	#RTC_TSTR_ST_1
 (0x2U << 
RTC_TSTR_ST_Pos
è

	)

3630 
	#RTC_TSTR_ST_2
 (0x4U << 
RTC_TSTR_ST_Pos
è

	)

3631 
	#RTC_TSTR_SU_Pos
 (0U)

	)

3632 
	#RTC_TSTR_SU_Msk
 (0xFU << 
RTC_TSTR_SU_Pos
è

	)

3633 
	#RTC_TSTR_SU
 
RTC_TSTR_SU_Msk


	)

3634 
	#RTC_TSTR_SU_0
 (0x1U << 
RTC_TSTR_SU_Pos
è

	)

3635 
	#RTC_TSTR_SU_1
 (0x2U << 
RTC_TSTR_SU_Pos
è

	)

3636 
	#RTC_TSTR_SU_2
 (0x4U << 
RTC_TSTR_SU_Pos
è

	)

3637 
	#RTC_TSTR_SU_3
 (0x8U << 
RTC_TSTR_SU_Pos
è

	)

3640 
	#RTC_TSDR_WDU_Pos
 (13U)

	)

3641 
	#RTC_TSDR_WDU_Msk
 (0x7U << 
RTC_TSDR_WDU_Pos
è

	)

3642 
	#RTC_TSDR_WDU
 
RTC_TSDR_WDU_Msk


	)

3643 
	#RTC_TSDR_WDU_0
 (0x1U << 
RTC_TSDR_WDU_Pos
è

	)

3644 
	#RTC_TSDR_WDU_1
 (0x2U << 
RTC_TSDR_WDU_Pos
è

	)

3645 
	#RTC_TSDR_WDU_2
 (0x4U << 
RTC_TSDR_WDU_Pos
è

	)

3646 
	#RTC_TSDR_MT_Pos
 (12U)

	)

3647 
	#RTC_TSDR_MT_Msk
 (0x1U << 
RTC_TSDR_MT_Pos
è

	)

3648 
	#RTC_TSDR_MT
 
RTC_TSDR_MT_Msk


	)

3649 
	#RTC_TSDR_MU_Pos
 (8U)

	)

3650 
	#RTC_TSDR_MU_Msk
 (0xFU << 
RTC_TSDR_MU_Pos
è

	)

3651 
	#RTC_TSDR_MU
 
RTC_TSDR_MU_Msk


	)

3652 
	#RTC_TSDR_MU_0
 (0x1U << 
RTC_TSDR_MU_Pos
è

	)

3653 
	#RTC_TSDR_MU_1
 (0x2U << 
RTC_TSDR_MU_Pos
è

	)

3654 
	#RTC_TSDR_MU_2
 (0x4U << 
RTC_TSDR_MU_Pos
è

	)

3655 
	#RTC_TSDR_MU_3
 (0x8U << 
RTC_TSDR_MU_Pos
è

	)

3656 
	#RTC_TSDR_DT_Pos
 (4U)

	)

3657 
	#RTC_TSDR_DT_Msk
 (0x3U << 
RTC_TSDR_DT_Pos
è

	)

3658 
	#RTC_TSDR_DT
 
RTC_TSDR_DT_Msk


	)

3659 
	#RTC_TSDR_DT_0
 (0x1U << 
RTC_TSDR_DT_Pos
è

	)

3660 
	#RTC_TSDR_DT_1
 (0x2U << 
RTC_TSDR_DT_Pos
è

	)

3661 
	#RTC_TSDR_DU_Pos
 (0U)

	)

3662 
	#RTC_TSDR_DU_Msk
 (0xFU << 
RTC_TSDR_DU_Pos
è

	)

3663 
	#RTC_TSDR_DU
 
RTC_TSDR_DU_Msk


	)

3664 
	#RTC_TSDR_DU_0
 (0x1U << 
RTC_TSDR_DU_Pos
è

	)

3665 
	#RTC_TSDR_DU_1
 (0x2U << 
RTC_TSDR_DU_Pos
è

	)

3666 
	#RTC_TSDR_DU_2
 (0x4U << 
RTC_TSDR_DU_Pos
è

	)

3667 
	#RTC_TSDR_DU_3
 (0x8U << 
RTC_TSDR_DU_Pos
è

	)

3670 
	#RTC_TSSSR_SS_Pos
 (0U)

	)

3671 
	#RTC_TSSSR_SS_Msk
 (0xFFFFU << 
RTC_TSSSR_SS_Pos
è

	)

3672 
	#RTC_TSSSR_SS
 
RTC_TSSSR_SS_Msk


	)

3675 
	#RTC_CALR_CALP_Pos
 (15U)

	)

3676 
	#RTC_CALR_CALP_Msk
 (0x1U << 
RTC_CALR_CALP_Pos
è

	)

3677 
	#RTC_CALR_CALP
 
RTC_CALR_CALP_Msk


	)

3678 
	#RTC_CALR_CALW8_Pos
 (14U)

	)

3679 
	#RTC_CALR_CALW8_Msk
 (0x1U << 
RTC_CALR_CALW8_Pos
è

	)

3680 
	#RTC_CALR_CALW8
 
RTC_CALR_CALW8_Msk


	)

3681 
	#RTC_CALR_CALW16_Pos
 (13U)

	)

3682 
	#RTC_CALR_CALW16_Msk
 (0x1U << 
RTC_CALR_CALW16_Pos
è

	)

3683 
	#RTC_CALR_CALW16
 
RTC_CALR_CALW16_Msk


	)

3684 
	#RTC_CALR_CALM_Pos
 (0U)

	)

3685 
	#RTC_CALR_CALM_Msk
 (0x1FFU << 
RTC_CALR_CALM_Pos
è

	)

3686 
	#RTC_CALR_CALM
 
RTC_CALR_CALM_Msk


	)

3687 
	#RTC_CALR_CALM_0
 (0x001U << 
RTC_CALR_CALM_Pos
è

	)

3688 
	#RTC_CALR_CALM_1
 (0x002U << 
RTC_CALR_CALM_Pos
è

	)

3689 
	#RTC_CALR_CALM_2
 (0x004U << 
RTC_CALR_CALM_Pos
è

	)

3690 
	#RTC_CALR_CALM_3
 (0x008U << 
RTC_CALR_CALM_Pos
è

	)

3691 
	#RTC_CALR_CALM_4
 (0x010U << 
RTC_CALR_CALM_Pos
è

	)

3692 
	#RTC_CALR_CALM_5
 (0x020U << 
RTC_CALR_CALM_Pos
è

	)

3693 
	#RTC_CALR_CALM_6
 (0x040U << 
RTC_CALR_CALM_Pos
è

	)

3694 
	#RTC_CALR_CALM_7
 (0x080U << 
RTC_CALR_CALM_Pos
è

	)

3695 
	#RTC_CALR_CALM_8
 (0x100U << 
RTC_CALR_CALM_Pos
è

	)

3698 
	#RTC_TAFCR_PC15MODE_Pos
 (23U)

	)

3699 
	#RTC_TAFCR_PC15MODE_Msk
 (0x1U << 
RTC_TAFCR_PC15MODE_Pos
è

	)

3700 
	#RTC_TAFCR_PC15MODE
 
RTC_TAFCR_PC15MODE_Msk


	)

3701 
	#RTC_TAFCR_PC15VALUE_Pos
 (22U)

	)

3702 
	#RTC_TAFCR_PC15VALUE_Msk
 (0x1U << 
RTC_TAFCR_PC15VALUE_Pos
è

	)

3703 
	#RTC_TAFCR_PC15VALUE
 
RTC_TAFCR_PC15VALUE_Msk


	)

3704 
	#RTC_TAFCR_PC14MODE_Pos
 (21U)

	)

3705 
	#RTC_TAFCR_PC14MODE_Msk
 (0x1U << 
RTC_TAFCR_PC14MODE_Pos
è

	)

3706 
	#RTC_TAFCR_PC14MODE
 
RTC_TAFCR_PC14MODE_Msk


	)

3707 
	#RTC_TAFCR_PC14VALUE_Pos
 (20U)

	)

3708 
	#RTC_TAFCR_PC14VALUE_Msk
 (0x1U << 
RTC_TAFCR_PC14VALUE_Pos
è

	)

3709 
	#RTC_TAFCR_PC14VALUE
 
RTC_TAFCR_PC14VALUE_Msk


	)

3710 
	#RTC_TAFCR_PC13MODE_Pos
 (19U)

	)

3711 
	#RTC_TAFCR_PC13MODE_Msk
 (0x1U << 
RTC_TAFCR_PC13MODE_Pos
è

	)

3712 
	#RTC_TAFCR_PC13MODE
 
RTC_TAFCR_PC13MODE_Msk


	)

3713 
	#RTC_TAFCR_PC13VALUE_Pos
 (18U)

	)

3714 
	#RTC_TAFCR_PC13VALUE_Msk
 (0x1U << 
RTC_TAFCR_PC13VALUE_Pos
è

	)

3715 
	#RTC_TAFCR_PC13VALUE
 
RTC_TAFCR_PC13VALUE_Msk


	)

3716 
	#RTC_TAFCR_TAMPPUDIS_Pos
 (15U)

	)

3717 
	#RTC_TAFCR_TAMPPUDIS_Msk
 (0x1U << 
RTC_TAFCR_TAMPPUDIS_Pos
è

	)

3718 
	#RTC_TAFCR_TAMPPUDIS
 
RTC_TAFCR_TAMPPUDIS_Msk


	)

3719 
	#RTC_TAFCR_TAMPPRCH_Pos
 (13U)

	)

3720 
	#RTC_TAFCR_TAMPPRCH_Msk
 (0x3U << 
RTC_TAFCR_TAMPPRCH_Pos
è

	)

3721 
	#RTC_TAFCR_TAMPPRCH
 
RTC_TAFCR_TAMPPRCH_Msk


	)

3722 
	#RTC_TAFCR_TAMPPRCH_0
 (0x1U << 
RTC_TAFCR_TAMPPRCH_Pos
è

	)

3723 
	#RTC_TAFCR_TAMPPRCH_1
 (0x2U << 
RTC_TAFCR_TAMPPRCH_Pos
è

	)

3724 
	#RTC_TAFCR_TAMPFLT_Pos
 (11U)

	)

3725 
	#RTC_TAFCR_TAMPFLT_Msk
 (0x3U << 
RTC_TAFCR_TAMPFLT_Pos
è

	)

3726 
	#RTC_TAFCR_TAMPFLT
 
RTC_TAFCR_TAMPFLT_Msk


	)

3727 
	#RTC_TAFCR_TAMPFLT_0
 (0x1U << 
RTC_TAFCR_TAMPFLT_Pos
è

	)

3728 
	#RTC_TAFCR_TAMPFLT_1
 (0x2U << 
RTC_TAFCR_TAMPFLT_Pos
è

	)

3729 
	#RTC_TAFCR_TAMPFREQ_Pos
 (8U)

	)

3730 
	#RTC_TAFCR_TAMPFREQ_Msk
 (0x7U << 
RTC_TAFCR_TAMPFREQ_Pos
è

	)

3731 
	#RTC_TAFCR_TAMPFREQ
 
RTC_TAFCR_TAMPFREQ_Msk


	)

3732 
	#RTC_TAFCR_TAMPFREQ_0
 (0x1U << 
RTC_TAFCR_TAMPFREQ_Pos
è

	)

3733 
	#RTC_TAFCR_TAMPFREQ_1
 (0x2U << 
RTC_TAFCR_TAMPFREQ_Pos
è

	)

3734 
	#RTC_TAFCR_TAMPFREQ_2
 (0x4U << 
RTC_TAFCR_TAMPFREQ_Pos
è

	)

3735 
	#RTC_TAFCR_TAMPTS_Pos
 (7U)

	)

3736 
	#RTC_TAFCR_TAMPTS_Msk
 (0x1U << 
RTC_TAFCR_TAMPTS_Pos
è

	)

3737 
	#RTC_TAFCR_TAMPTS
 
RTC_TAFCR_TAMPTS_Msk


	)

3738 
	#RTC_TAFCR_TAMP2TRG_Pos
 (4U)

	)

3739 
	#RTC_TAFCR_TAMP2TRG_Msk
 (0x1U << 
RTC_TAFCR_TAMP2TRG_Pos
è

	)

3740 
	#RTC_TAFCR_TAMP2TRG
 
RTC_TAFCR_TAMP2TRG_Msk


	)

3741 
	#RTC_TAFCR_TAMP2E_Pos
 (3U)

	)

3742 
	#RTC_TAFCR_TAMP2E_Msk
 (0x1U << 
RTC_TAFCR_TAMP2E_Pos
è

	)

3743 
	#RTC_TAFCR_TAMP2E
 
RTC_TAFCR_TAMP2E_Msk


	)

3744 
	#RTC_TAFCR_TAMPIE_Pos
 (2U)

	)

3745 
	#RTC_TAFCR_TAMPIE_Msk
 (0x1U << 
RTC_TAFCR_TAMPIE_Pos
è

	)

3746 
	#RTC_TAFCR_TAMPIE
 
RTC_TAFCR_TAMPIE_Msk


	)

3747 
	#RTC_TAFCR_TAMP1TRG_Pos
 (1U)

	)

3748 
	#RTC_TAFCR_TAMP1TRG_Msk
 (0x1U << 
RTC_TAFCR_TAMP1TRG_Pos
è

	)

3749 
	#RTC_TAFCR_TAMP1TRG
 
RTC_TAFCR_TAMP1TRG_Msk


	)

3750 
	#RTC_TAFCR_TAMP1E_Pos
 (0U)

	)

3751 
	#RTC_TAFCR_TAMP1E_Msk
 (0x1U << 
RTC_TAFCR_TAMP1E_Pos
è

	)

3752 
	#RTC_TAFCR_TAMP1E
 
RTC_TAFCR_TAMP1E_Msk


	)

3755 
	#RTC_TAFCR_ALARMOUTTYPE
 
RTC_TAFCR_PC13VALUE


	)

3758 
	#RTC_ALRMASSR_MASKSS_Pos
 (24U)

	)

3759 
	#RTC_ALRMASSR_MASKSS_Msk
 (0xFU << 
RTC_ALRMASSR_MASKSS_Pos
è

	)

3760 
	#RTC_ALRMASSR_MASKSS
 
RTC_ALRMASSR_MASKSS_Msk


	)

3761 
	#RTC_ALRMASSR_MASKSS_0
 (0x1U << 
RTC_ALRMASSR_MASKSS_Pos
è

	)

3762 
	#RTC_ALRMASSR_MASKSS_1
 (0x2U << 
RTC_ALRMASSR_MASKSS_Pos
è

	)

3763 
	#RTC_ALRMASSR_MASKSS_2
 (0x4U << 
RTC_ALRMASSR_MASKSS_Pos
è

	)

3764 
	#RTC_ALRMASSR_MASKSS_3
 (0x8U << 
RTC_ALRMASSR_MASKSS_Pos
è

	)

3765 
	#RTC_ALRMASSR_SS_Pos
 (0U)

	)

3766 
	#RTC_ALRMASSR_SS_Msk
 (0x7FFFU << 
RTC_ALRMASSR_SS_Pos
è

	)

3767 
	#RTC_ALRMASSR_SS
 
RTC_ALRMASSR_SS_Msk


	)

3781 
	#SPI_CR1_CPHA_Pos
 (0U)

	)

3782 
	#SPI_CR1_CPHA_Msk
 (0x1U << 
SPI_CR1_CPHA_Pos
è

	)

3783 
	#SPI_CR1_CPHA
 
SPI_CR1_CPHA_Msk


	)

3784 
	#SPI_CR1_CPOL_Pos
 (1U)

	)

3785 
	#SPI_CR1_CPOL_Msk
 (0x1U << 
SPI_CR1_CPOL_Pos
è

	)

3786 
	#SPI_CR1_CPOL
 
SPI_CR1_CPOL_Msk


	)

3787 
	#SPI_CR1_MSTR_Pos
 (2U)

	)

3788 
	#SPI_CR1_MSTR_Msk
 (0x1U << 
SPI_CR1_MSTR_Pos
è

	)

3789 
	#SPI_CR1_MSTR
 
SPI_CR1_MSTR_Msk


	)

3790 
	#SPI_CR1_BR_Pos
 (3U)

	)

3791 
	#SPI_CR1_BR_Msk
 (0x7U << 
SPI_CR1_BR_Pos
è

	)

3792 
	#SPI_CR1_BR
 
SPI_CR1_BR_Msk


	)

3793 
	#SPI_CR1_BR_0
 (0x1U << 
SPI_CR1_BR_Pos
è

	)

3794 
	#SPI_CR1_BR_1
 (0x2U << 
SPI_CR1_BR_Pos
è

	)

3795 
	#SPI_CR1_BR_2
 (0x4U << 
SPI_CR1_BR_Pos
è

	)

3796 
	#SPI_CR1_SPE_Pos
 (6U)

	)

3797 
	#SPI_CR1_SPE_Msk
 (0x1U << 
SPI_CR1_SPE_Pos
è

	)

3798 
	#SPI_CR1_SPE
 
SPI_CR1_SPE_Msk


	)

3799 
	#SPI_CR1_LSBFIRST_Pos
 (7U)

	)

3800 
	#SPI_CR1_LSBFIRST_Msk
 (0x1U << 
SPI_CR1_LSBFIRST_Pos
è

	)

3801 
	#SPI_CR1_LSBFIRST
 
SPI_CR1_LSBFIRST_Msk


	)

3802 
	#SPI_CR1_SSI_Pos
 (8U)

	)

3803 
	#SPI_CR1_SSI_Msk
 (0x1U << 
SPI_CR1_SSI_Pos
è

	)

3804 
	#SPI_CR1_SSI
 
SPI_CR1_SSI_Msk


	)

3805 
	#SPI_CR1_SSM_Pos
 (9U)

	)

3806 
	#SPI_CR1_SSM_Msk
 (0x1U << 
SPI_CR1_SSM_Pos
è

	)

3807 
	#SPI_CR1_SSM
 
SPI_CR1_SSM_Msk


	)

3808 
	#SPI_CR1_RXONLY_Pos
 (10U)

	)

3809 
	#SPI_CR1_RXONLY_Msk
 (0x1U << 
SPI_CR1_RXONLY_Pos
è

	)

3810 
	#SPI_CR1_RXONLY
 
SPI_CR1_RXONLY_Msk


	)

3811 
	#SPI_CR1_CRCL_Pos
 (11U)

	)

3812 
	#SPI_CR1_CRCL_Msk
 (0x1U << 
SPI_CR1_CRCL_Pos
è

	)

3813 
	#SPI_CR1_CRCL
 
SPI_CR1_CRCL_Msk


	)

3814 
	#SPI_CR1_CRCNEXT_Pos
 (12U)

	)

3815 
	#SPI_CR1_CRCNEXT_Msk
 (0x1U << 
SPI_CR1_CRCNEXT_Pos
è

	)

3816 
	#SPI_CR1_CRCNEXT
 
SPI_CR1_CRCNEXT_Msk


	)

3817 
	#SPI_CR1_CRCEN_Pos
 (13U)

	)

3818 
	#SPI_CR1_CRCEN_Msk
 (0x1U << 
SPI_CR1_CRCEN_Pos
è

	)

3819 
	#SPI_CR1_CRCEN
 
SPI_CR1_CRCEN_Msk


	)

3820 
	#SPI_CR1_BIDIOE_Pos
 (14U)

	)

3821 
	#SPI_CR1_BIDIOE_Msk
 (0x1U << 
SPI_CR1_BIDIOE_Pos
è

	)

3822 
	#SPI_CR1_BIDIOE
 
SPI_CR1_BIDIOE_Msk


	)

3823 
	#SPI_CR1_BIDIMODE_Pos
 (15U)

	)

3824 
	#SPI_CR1_BIDIMODE_Msk
 (0x1U << 
SPI_CR1_BIDIMODE_Pos
è

	)

3825 
	#SPI_CR1_BIDIMODE
 
SPI_CR1_BIDIMODE_Msk


	)

3828 
	#SPI_CR2_RXDMAEN_Pos
 (0U)

	)

3829 
	#SPI_CR2_RXDMAEN_Msk
 (0x1U << 
SPI_CR2_RXDMAEN_Pos
è

	)

3830 
	#SPI_CR2_RXDMAEN
 
SPI_CR2_RXDMAEN_Msk


	)

3831 
	#SPI_CR2_TXDMAEN_Pos
 (1U)

	)

3832 
	#SPI_CR2_TXDMAEN_Msk
 (0x1U << 
SPI_CR2_TXDMAEN_Pos
è

	)

3833 
	#SPI_CR2_TXDMAEN
 
SPI_CR2_TXDMAEN_Msk


	)

3834 
	#SPI_CR2_SSOE_Pos
 (2U)

	)

3835 
	#SPI_CR2_SSOE_Msk
 (0x1U << 
SPI_CR2_SSOE_Pos
è

	)

3836 
	#SPI_CR2_SSOE
 
SPI_CR2_SSOE_Msk


	)

3837 
	#SPI_CR2_NSSP_Pos
 (3U)

	)

3838 
	#SPI_CR2_NSSP_Msk
 (0x1U << 
SPI_CR2_NSSP_Pos
è

	)

3839 
	#SPI_CR2_NSSP
 
SPI_CR2_NSSP_Msk


	)

3840 
	#SPI_CR2_FRF_Pos
 (4U)

	)

3841 
	#SPI_CR2_FRF_Msk
 (0x1U << 
SPI_CR2_FRF_Pos
è

	)

3842 
	#SPI_CR2_FRF
 
SPI_CR2_FRF_Msk


	)

3843 
	#SPI_CR2_ERRIE_Pos
 (5U)

	)

3844 
	#SPI_CR2_ERRIE_Msk
 (0x1U << 
SPI_CR2_ERRIE_Pos
è

	)

3845 
	#SPI_CR2_ERRIE
 
SPI_CR2_ERRIE_Msk


	)

3846 
	#SPI_CR2_RXNEIE_Pos
 (6U)

	)

3847 
	#SPI_CR2_RXNEIE_Msk
 (0x1U << 
SPI_CR2_RXNEIE_Pos
è

	)

3848 
	#SPI_CR2_RXNEIE
 
SPI_CR2_RXNEIE_Msk


	)

3849 
	#SPI_CR2_TXEIE_Pos
 (7U)

	)

3850 
	#SPI_CR2_TXEIE_Msk
 (0x1U << 
SPI_CR2_TXEIE_Pos
è

	)

3851 
	#SPI_CR2_TXEIE
 
SPI_CR2_TXEIE_Msk


	)

3852 
	#SPI_CR2_DS_Pos
 (8U)

	)

3853 
	#SPI_CR2_DS_Msk
 (0xFU << 
SPI_CR2_DS_Pos
è

	)

3854 
	#SPI_CR2_DS
 
SPI_CR2_DS_Msk


	)

3855 
	#SPI_CR2_DS_0
 (0x1U << 
SPI_CR2_DS_Pos
è

	)

3856 
	#SPI_CR2_DS_1
 (0x2U << 
SPI_CR2_DS_Pos
è

	)

3857 
	#SPI_CR2_DS_2
 (0x4U << 
SPI_CR2_DS_Pos
è

	)

3858 
	#SPI_CR2_DS_3
 (0x8U << 
SPI_CR2_DS_Pos
è

	)

3859 
	#SPI_CR2_FRXTH_Pos
 (12U)

	)

3860 
	#SPI_CR2_FRXTH_Msk
 (0x1U << 
SPI_CR2_FRXTH_Pos
è

	)

3861 
	#SPI_CR2_FRXTH
 
SPI_CR2_FRXTH_Msk


	)

3862 
	#SPI_CR2_LDMARX_Pos
 (13U)

	)

3863 
	#SPI_CR2_LDMARX_Msk
 (0x1U << 
SPI_CR2_LDMARX_Pos
è

	)

3864 
	#SPI_CR2_LDMARX
 
SPI_CR2_LDMARX_Msk


	)

3865 
	#SPI_CR2_LDMATX_Pos
 (14U)

	)

3866 
	#SPI_CR2_LDMATX_Msk
 (0x1U << 
SPI_CR2_LDMATX_Pos
è

	)

3867 
	#SPI_CR2_LDMATX
 
SPI_CR2_LDMATX_Msk


	)

3870 
	#SPI_SR_RXNE_Pos
 (0U)

	)

3871 
	#SPI_SR_RXNE_Msk
 (0x1U << 
SPI_SR_RXNE_Pos
è

	)

3872 
	#SPI_SR_RXNE
 
SPI_SR_RXNE_Msk


	)

3873 
	#SPI_SR_TXE_Pos
 (1U)

	)

3874 
	#SPI_SR_TXE_Msk
 (0x1U << 
SPI_SR_TXE_Pos
è

	)

3875 
	#SPI_SR_TXE
 
SPI_SR_TXE_Msk


	)

3876 
	#SPI_SR_CRCERR_Pos
 (4U)

	)

3877 
	#SPI_SR_CRCERR_Msk
 (0x1U << 
SPI_SR_CRCERR_Pos
è

	)

3878 
	#SPI_SR_CRCERR
 
SPI_SR_CRCERR_Msk


	)

3879 
	#SPI_SR_MODF_Pos
 (5U)

	)

3880 
	#SPI_SR_MODF_Msk
 (0x1U << 
SPI_SR_MODF_Pos
è

	)

3881 
	#SPI_SR_MODF
 
SPI_SR_MODF_Msk


	)

3882 
	#SPI_SR_OVR_Pos
 (6U)

	)

3883 
	#SPI_SR_OVR_Msk
 (0x1U << 
SPI_SR_OVR_Pos
è

	)

3884 
	#SPI_SR_OVR
 
SPI_SR_OVR_Msk


	)

3885 
	#SPI_SR_BSY_Pos
 (7U)

	)

3886 
	#SPI_SR_BSY_Msk
 (0x1U << 
SPI_SR_BSY_Pos
è

	)

3887 
	#SPI_SR_BSY
 
SPI_SR_BSY_Msk


	)

3888 
	#SPI_SR_FRE_Pos
 (8U)

	)

3889 
	#SPI_SR_FRE_Msk
 (0x1U << 
SPI_SR_FRE_Pos
è

	)

3890 
	#SPI_SR_FRE
 
SPI_SR_FRE_Msk


	)

3891 
	#SPI_SR_FRLVL_Pos
 (9U)

	)

3892 
	#SPI_SR_FRLVL_Msk
 (0x3U << 
SPI_SR_FRLVL_Pos
è

	)

3893 
	#SPI_SR_FRLVL
 
SPI_SR_FRLVL_Msk


	)

3894 
	#SPI_SR_FRLVL_0
 (0x1U << 
SPI_SR_FRLVL_Pos
è

	)

3895 
	#SPI_SR_FRLVL_1
 (0x2U << 
SPI_SR_FRLVL_Pos
è

	)

3896 
	#SPI_SR_FTLVL_Pos
 (11U)

	)

3897 
	#SPI_SR_FTLVL_Msk
 (0x3U << 
SPI_SR_FTLVL_Pos
è

	)

3898 
	#SPI_SR_FTLVL
 
SPI_SR_FTLVL_Msk


	)

3899 
	#SPI_SR_FTLVL_0
 (0x1U << 
SPI_SR_FTLVL_Pos
è

	)

3900 
	#SPI_SR_FTLVL_1
 (0x2U << 
SPI_SR_FTLVL_Pos
è

	)

3903 
	#SPI_DR_DR_Pos
 (0U)

	)

3904 
	#SPI_DR_DR_Msk
 (0xFFFFFFFFU << 
SPI_DR_DR_Pos
è

	)

3905 
	#SPI_DR_DR
 
SPI_DR_DR_Msk


	)

3908 
	#SPI_CRCPR_CRCPOLY_Pos
 (0U)

	)

3909 
	#SPI_CRCPR_CRCPOLY_Msk
 (0xFFFFFFFFU << 
SPI_CRCPR_CRCPOLY_Pos
è

	)

3910 
	#SPI_CRCPR_CRCPOLY
 
SPI_CRCPR_CRCPOLY_Msk


	)

3913 
	#SPI_RXCRCR_RXCRC_Pos
 (0U)

	)

3914 
	#SPI_RXCRCR_RXCRC_Msk
 (0xFFFFFFFFU << 
SPI_RXCRCR_RXCRC_Pos
è

	)

3915 
	#SPI_RXCRCR_RXCRC
 
SPI_RXCRCR_RXCRC_Msk


	)

3918 
	#SPI_TXCRCR_TXCRC_Pos
 (0U)

	)

3919 
	#SPI_TXCRCR_TXCRC_Msk
 (0xFFFFFFFFU << 
SPI_TXCRCR_TXCRC_Pos
è

	)

3920 
	#SPI_TXCRCR_TXCRC
 
SPI_TXCRCR_TXCRC_Msk


	)

3923 
	#SPI_I2SCFGR_I2SMOD_Pos
 (11U)

	)

3924 
	#SPI_I2SCFGR_I2SMOD_Msk
 (0x1U << 
SPI_I2SCFGR_I2SMOD_Pos
è

	)

3925 
	#SPI_I2SCFGR_I2SMOD
 
SPI_I2SCFGR_I2SMOD_Msk


	)

3933 
	#SYSCFG_CFGR1_MEM_MODE_Pos
 (0U)

	)

3934 
	#SYSCFG_CFGR1_MEM_MODE_Msk
 (0x3U << 
SYSCFG_CFGR1_MEM_MODE_Pos
è

	)

3935 
	#SYSCFG_CFGR1_MEM_MODE
 
SYSCFG_CFGR1_MEM_MODE_Msk


	)

3936 
	#SYSCFG_CFGR1_MEM_MODE_0
 (0x1U << 
SYSCFG_CFGR1_MEM_MODE_Pos
è

	)

3937 
	#SYSCFG_CFGR1_MEM_MODE_1
 (0x2U << 
SYSCFG_CFGR1_MEM_MODE_Pos
è

	)

3939 
	#SYSCFG_CFGR1_DMA_RMP_Pos
 (8U)

	)

3940 
	#SYSCFG_CFGR1_DMA_RMP_Msk
 (0x1FU << 
SYSCFG_CFGR1_DMA_RMP_Pos
è

	)

3941 
	#SYSCFG_CFGR1_DMA_RMP
 
SYSCFG_CFGR1_DMA_RMP_Msk


	)

3942 
	#SYSCFG_CFGR1_ADC_DMA_RMP_Pos
 (8U)

	)

3943 
	#SYSCFG_CFGR1_ADC_DMA_RMP_Msk
 (0x1U << 
SYSCFG_CFGR1_ADC_DMA_RMP_Pos
è

	)

3944 
	#SYSCFG_CFGR1_ADC_DMA_RMP
 
SYSCFG_CFGR1_ADC_DMA_RMP_Msk


	)

3945 
	#SYSCFG_CFGR1_USART1TX_DMA_RMP_Pos
 (9U)

	)

3946 
	#SYSCFG_CFGR1_USART1TX_DMA_RMP_Msk
 (0x1U << 
SYSCFG_CFGR1_USART1TX_DMA_RMP_Pos
è

	)

3947 
	#SYSCFG_CFGR1_USART1TX_DMA_RMP
 
SYSCFG_CFGR1_USART1TX_DMA_RMP_Msk


	)

3948 
	#SYSCFG_CFGR1_USART1RX_DMA_RMP_Pos
 (10U)

	)

3949 
	#SYSCFG_CFGR1_USART1RX_DMA_RMP_Msk
 (0x1U << 
SYSCFG_CFGR1_USART1RX_DMA_RMP_Pos
è

	)

3950 
	#SYSCFG_CFGR1_USART1RX_DMA_RMP
 
SYSCFG_CFGR1_USART1RX_DMA_RMP_Msk


	)

3951 
	#SYSCFG_CFGR1_TIM16_DMA_RMP_Pos
 (11U)

	)

3952 
	#SYSCFG_CFGR1_TIM16_DMA_RMP_Msk
 (0x1U << 
SYSCFG_CFGR1_TIM16_DMA_RMP_Pos
è

	)

3953 
	#SYSCFG_CFGR1_TIM16_DMA_RMP
 
SYSCFG_CFGR1_TIM16_DMA_RMP_Msk


	)

3954 
	#SYSCFG_CFGR1_TIM17_DMA_RMP_Pos
 (12U)

	)

3955 
	#SYSCFG_CFGR1_TIM17_DMA_RMP_Msk
 (0x1U << 
SYSCFG_CFGR1_TIM17_DMA_RMP_Pos
è

	)

3956 
	#SYSCFG_CFGR1_TIM17_DMA_RMP
 
SYSCFG_CFGR1_TIM17_DMA_RMP_Msk


	)

3958 
	#SYSCFG_CFGR1_I2C_FMP_PB6_Pos
 (16U)

	)

3959 
	#SYSCFG_CFGR1_I2C_FMP_PB6_Msk
 (0x1U << 
SYSCFG_CFGR1_I2C_FMP_PB6_Pos
è

	)

3960 
	#SYSCFG_CFGR1_I2C_FMP_PB6
 
SYSCFG_CFGR1_I2C_FMP_PB6_Msk


	)

3961 
	#SYSCFG_CFGR1_I2C_FMP_PB7_Pos
 (17U)

	)

3962 
	#SYSCFG_CFGR1_I2C_FMP_PB7_Msk
 (0x1U << 
SYSCFG_CFGR1_I2C_FMP_PB7_Pos
è

	)

3963 
	#SYSCFG_CFGR1_I2C_FMP_PB7
 
SYSCFG_CFGR1_I2C_FMP_PB7_Msk


	)

3964 
	#SYSCFG_CFGR1_I2C_FMP_PB8_Pos
 (18U)

	)

3965 
	#SYSCFG_CFGR1_I2C_FMP_PB8_Msk
 (0x1U << 
SYSCFG_CFGR1_I2C_FMP_PB8_Pos
è

	)

3966 
	#SYSCFG_CFGR1_I2C_FMP_PB8
 
SYSCFG_CFGR1_I2C_FMP_PB8_Msk


	)

3967 
	#SYSCFG_CFGR1_I2C_FMP_PB9_Pos
 (19U)

	)

3968 
	#SYSCFG_CFGR1_I2C_FMP_PB9_Msk
 (0x1U << 
SYSCFG_CFGR1_I2C_FMP_PB9_Pos
è

	)

3969 
	#SYSCFG_CFGR1_I2C_FMP_PB9
 
SYSCFG_CFGR1_I2C_FMP_PB9_Msk


	)

3970 
	#SYSCFG_CFGR1_I2C_FMP_I2C1_Pos
 (20U)

	)

3971 
	#SYSCFG_CFGR1_I2C_FMP_I2C1_Msk
 (0x1U << 
SYSCFG_CFGR1_I2C_FMP_I2C1_Pos
è

	)

3972 
	#SYSCFG_CFGR1_I2C_FMP_I2C1
 
SYSCFG_CFGR1_I2C_FMP_I2C1_Msk


	)

3973 
	#SYSCFG_CFGR1_I2C_FMP_PA9_Pos
 (22U)

	)

3974 
	#SYSCFG_CFGR1_I2C_FMP_PA9_Msk
 (0x1U << 
SYSCFG_CFGR1_I2C_FMP_PA9_Pos
è

	)

3975 
	#SYSCFG_CFGR1_I2C_FMP_PA9
 
SYSCFG_CFGR1_I2C_FMP_PA9_Msk


	)

3976 
	#SYSCFG_CFGR1_I2C_FMP_PA10_Pos
 (23U)

	)

3977 
	#SYSCFG_CFGR1_I2C_FMP_PA10_Msk
 (0x1U << 
SYSCFG_CFGR1_I2C_FMP_PA10_Pos
è

	)

3978 
	#SYSCFG_CFGR1_I2C_FMP_PA10
 
SYSCFG_CFGR1_I2C_FMP_PA10_Msk


	)

3981 
	#SYSCFG_EXTICR1_EXTI0_Pos
 (0U)

	)

3982 
	#SYSCFG_EXTICR1_EXTI0_Msk
 (0xFU << 
SYSCFG_EXTICR1_EXTI0_Pos
è

	)

3983 
	#SYSCFG_EXTICR1_EXTI0
 
SYSCFG_EXTICR1_EXTI0_Msk


	)

3984 
	#SYSCFG_EXTICR1_EXTI1_Pos
 (4U)

	)

3985 
	#SYSCFG_EXTICR1_EXTI1_Msk
 (0xFU << 
SYSCFG_EXTICR1_EXTI1_Pos
è

	)

3986 
	#SYSCFG_EXTICR1_EXTI1
 
SYSCFG_EXTICR1_EXTI1_Msk


	)

3987 
	#SYSCFG_EXTICR1_EXTI2_Pos
 (8U)

	)

3988 
	#SYSCFG_EXTICR1_EXTI2_Msk
 (0xFU << 
SYSCFG_EXTICR1_EXTI2_Pos
è

	)

3989 
	#SYSCFG_EXTICR1_EXTI2
 
SYSCFG_EXTICR1_EXTI2_Msk


	)

3990 
	#SYSCFG_EXTICR1_EXTI3_Pos
 (12U)

	)

3991 
	#SYSCFG_EXTICR1_EXTI3_Msk
 (0xFU << 
SYSCFG_EXTICR1_EXTI3_Pos
è

	)

3992 
	#SYSCFG_EXTICR1_EXTI3
 
SYSCFG_EXTICR1_EXTI3_Msk


	)

3997 
	#SYSCFG_EXTICR1_EXTI0_PA
 (0x00000000Uè

	)

3998 
	#SYSCFG_EXTICR1_EXTI0_PB
 (0x00000001Uè

	)

3999 
	#SYSCFG_EXTICR1_EXTI0_PC
 (0x00000002Uè

	)

4000 
	#SYSCFG_EXTICR1_EXTI0_PD
 (0x00000003Uè

	)

4001 
	#SYSCFG_EXTICR1_EXTI0_PF
 (0x00000005Uè

	)

4006 
	#SYSCFG_EXTICR1_EXTI1_PA
 (0x00000000Uè

	)

4007 
	#SYSCFG_EXTICR1_EXTI1_PB
 (0x00000010Uè

	)

4008 
	#SYSCFG_EXTICR1_EXTI1_PC
 (0x00000020Uè

	)

4009 
	#SYSCFG_EXTICR1_EXTI1_PD
 (0x00000030Uè

	)

4010 
	#SYSCFG_EXTICR1_EXTI1_PF
 (0x00000050Uè

	)

4015 
	#SYSCFG_EXTICR1_EXTI2_PA
 (0x00000000Uè

	)

4016 
	#SYSCFG_EXTICR1_EXTI2_PB
 (0x00000100Uè

	)

4017 
	#SYSCFG_EXTICR1_EXTI2_PC
 (0x00000200Uè

	)

4018 
	#SYSCFG_EXTICR1_EXTI2_PD
 (0x00000300Uè

	)

4019 
	#SYSCFG_EXTICR1_EXTI2_PF
 (0x00000500Uè

	)

4024 
	#SYSCFG_EXTICR1_EXTI3_PA
 (0x00000000Uè

	)

4025 
	#SYSCFG_EXTICR1_EXTI3_PB
 (0x00001000Uè

	)

4026 
	#SYSCFG_EXTICR1_EXTI3_PC
 (0x00002000Uè

	)

4027 
	#SYSCFG_EXTICR1_EXTI3_PD
 (0x00003000Uè

	)

4028 
	#SYSCFG_EXTICR1_EXTI3_PF
 (0x00005000Uè

	)

4031 
	#SYSCFG_EXTICR2_EXTI4_Pos
 (0U)

	)

4032 
	#SYSCFG_EXTICR2_EXTI4_Msk
 (0xFU << 
SYSCFG_EXTICR2_EXTI4_Pos
è

	)

4033 
	#SYSCFG_EXTICR2_EXTI4
 
SYSCFG_EXTICR2_EXTI4_Msk


	)

4034 
	#SYSCFG_EXTICR2_EXTI5_Pos
 (4U)

	)

4035 
	#SYSCFG_EXTICR2_EXTI5_Msk
 (0xFU << 
SYSCFG_EXTICR2_EXTI5_Pos
è

	)

4036 
	#SYSCFG_EXTICR2_EXTI5
 
SYSCFG_EXTICR2_EXTI5_Msk


	)

4037 
	#SYSCFG_EXTICR2_EXTI6_Pos
 (8U)

	)

4038 
	#SYSCFG_EXTICR2_EXTI6_Msk
 (0xFU << 
SYSCFG_EXTICR2_EXTI6_Pos
è

	)

4039 
	#SYSCFG_EXTICR2_EXTI6
 
SYSCFG_EXTICR2_EXTI6_Msk


	)

4040 
	#SYSCFG_EXTICR2_EXTI7_Pos
 (12U)

	)

4041 
	#SYSCFG_EXTICR2_EXTI7_Msk
 (0xFU << 
SYSCFG_EXTICR2_EXTI7_Pos
è

	)

4042 
	#SYSCFG_EXTICR2_EXTI7
 
SYSCFG_EXTICR2_EXTI7_Msk


	)

4047 
	#SYSCFG_EXTICR2_EXTI4_PA
 (0x00000000Uè

	)

4048 
	#SYSCFG_EXTICR2_EXTI4_PB
 (0x00000001Uè

	)

4049 
	#SYSCFG_EXTICR2_EXTI4_PC
 (0x00000002Uè

	)

4050 
	#SYSCFG_EXTICR2_EXTI4_PD
 (0x00000003Uè

	)

4051 
	#SYSCFG_EXTICR2_EXTI4_PF
 (0x00000005Uè

	)

4056 
	#SYSCFG_EXTICR2_EXTI5_PA
 (0x00000000Uè

	)

4057 
	#SYSCFG_EXTICR2_EXTI5_PB
 (0x00000010Uè

	)

4058 
	#SYSCFG_EXTICR2_EXTI5_PC
 (0x00000020Uè

	)

4059 
	#SYSCFG_EXTICR2_EXTI5_PD
 (0x00000030Uè

	)

4060 
	#SYSCFG_EXTICR2_EXTI5_PF
 (0x00000050Uè

	)

4065 
	#SYSCFG_EXTICR2_EXTI6_PA
 (0x00000000Uè

	)

4066 
	#SYSCFG_EXTICR2_EXTI6_PB
 (0x00000100Uè

	)

4067 
	#SYSCFG_EXTICR2_EXTI6_PC
 (0x00000200Uè

	)

4068 
	#SYSCFG_EXTICR2_EXTI6_PD
 (0x00000300Uè

	)

4069 
	#SYSCFG_EXTICR2_EXTI6_PF
 (0x00000500Uè

	)

4074 
	#SYSCFG_EXTICR2_EXTI7_PA
 (0x00000000Uè

	)

4075 
	#SYSCFG_EXTICR2_EXTI7_PB
 (0x00001000Uè

	)

4076 
	#SYSCFG_EXTICR2_EXTI7_PC
 (0x00002000Uè

	)

4077 
	#SYSCFG_EXTICR2_EXTI7_PD
 (0x00003000Uè

	)

4078 
	#SYSCFG_EXTICR2_EXTI7_PF
 (0x00005000Uè

	)

4081 
	#SYSCFG_EXTICR3_EXTI8_Pos
 (0U)

	)

4082 
	#SYSCFG_EXTICR3_EXTI8_Msk
 (0xFU << 
SYSCFG_EXTICR3_EXTI8_Pos
è

	)

4083 
	#SYSCFG_EXTICR3_EXTI8
 
SYSCFG_EXTICR3_EXTI8_Msk


	)

4084 
	#SYSCFG_EXTICR3_EXTI9_Pos
 (4U)

	)

4085 
	#SYSCFG_EXTICR3_EXTI9_Msk
 (0xFU << 
SYSCFG_EXTICR3_EXTI9_Pos
è

	)

4086 
	#SYSCFG_EXTICR3_EXTI9
 
SYSCFG_EXTICR3_EXTI9_Msk


	)

4087 
	#SYSCFG_EXTICR3_EXTI10_Pos
 (8U)

	)

4088 
	#SYSCFG_EXTICR3_EXTI10_Msk
 (0xFU << 
SYSCFG_EXTICR3_EXTI10_Pos
è

	)

4089 
	#SYSCFG_EXTICR3_EXTI10
 
SYSCFG_EXTICR3_EXTI10_Msk


	)

4090 
	#SYSCFG_EXTICR3_EXTI11_Pos
 (12U)

	)

4091 
	#SYSCFG_EXTICR3_EXTI11_Msk
 (0xFU << 
SYSCFG_EXTICR3_EXTI11_Pos
è

	)

4092 
	#SYSCFG_EXTICR3_EXTI11
 
SYSCFG_EXTICR3_EXTI11_Msk


	)

4097 
	#SYSCFG_EXTICR3_EXTI8_PA
 (0x00000000Uè

	)

4098 
	#SYSCFG_EXTICR3_EXTI8_PB
 (0x00000001Uè

	)

4099 
	#SYSCFG_EXTICR3_EXTI8_PC
 (0x00000002Uè

	)

4100 
	#SYSCFG_EXTICR3_EXTI8_PD
 (0x00000003Uè

	)

4101 
	#SYSCFG_EXTICR3_EXTI8_PF
 (0x00000005Uè

	)

4107 
	#SYSCFG_EXTICR3_EXTI9_PA
 (0x00000000Uè

	)

4108 
	#SYSCFG_EXTICR3_EXTI9_PB
 (0x00000010Uè

	)

4109 
	#SYSCFG_EXTICR3_EXTI9_PC
 (0x00000020Uè

	)

4110 
	#SYSCFG_EXTICR3_EXTI9_PD
 (0x00000030Uè

	)

4111 
	#SYSCFG_EXTICR3_EXTI9_PF
 (0x00000050Uè

	)

4116 
	#SYSCFG_EXTICR3_EXTI10_PA
 (0x00000000Uè

	)

4117 
	#SYSCFG_EXTICR3_EXTI10_PB
 (0x00000100Uè

	)

4118 
	#SYSCFG_EXTICR3_EXTI10_PC
 (0x00000200Uè

	)

4119 
	#SYSCFG_EXTICR3_EXTI10_PD
 (0x00000300Uè

	)

4120 
	#SYSCFG_EXTICR3_EXTI10_PF
 (0x00000500Uè

	)

4125 
	#SYSCFG_EXTICR3_EXTI11_PA
 (0x00000000Uè

	)

4126 
	#SYSCFG_EXTICR3_EXTI11_PB
 (0x00001000Uè

	)

4127 
	#SYSCFG_EXTICR3_EXTI11_PC
 (0x00002000Uè

	)

4128 
	#SYSCFG_EXTICR3_EXTI11_PD
 (0x00003000Uè

	)

4129 
	#SYSCFG_EXTICR3_EXTI11_PF
 (0x00005000Uè

	)

4132 
	#SYSCFG_EXTICR4_EXTI12_Pos
 (0U)

	)

4133 
	#SYSCFG_EXTICR4_EXTI12_Msk
 (0xFU << 
SYSCFG_EXTICR4_EXTI12_Pos
è

	)

4134 
	#SYSCFG_EXTICR4_EXTI12
 
SYSCFG_EXTICR4_EXTI12_Msk


	)

4135 
	#SYSCFG_EXTICR4_EXTI13_Pos
 (4U)

	)

4136 
	#SYSCFG_EXTICR4_EXTI13_Msk
 (0xFU << 
SYSCFG_EXTICR4_EXTI13_Pos
è

	)

4137 
	#SYSCFG_EXTICR4_EXTI13
 
SYSCFG_EXTICR4_EXTI13_Msk


	)

4138 
	#SYSCFG_EXTICR4_EXTI14_Pos
 (8U)

	)

4139 
	#SYSCFG_EXTICR4_EXTI14_Msk
 (0xFU << 
SYSCFG_EXTICR4_EXTI14_Pos
è

	)

4140 
	#SYSCFG_EXTICR4_EXTI14
 
SYSCFG_EXTICR4_EXTI14_Msk


	)

4141 
	#SYSCFG_EXTICR4_EXTI15_Pos
 (12U)

	)

4142 
	#SYSCFG_EXTICR4_EXTI15_Msk
 (0xFU << 
SYSCFG_EXTICR4_EXTI15_Pos
è

	)

4143 
	#SYSCFG_EXTICR4_EXTI15
 
SYSCFG_EXTICR4_EXTI15_Msk


	)

4148 
	#SYSCFG_EXTICR4_EXTI12_PA
 (0x00000000Uè

	)

4149 
	#SYSCFG_EXTICR4_EXTI12_PB
 (0x00000001Uè

	)

4150 
	#SYSCFG_EXTICR4_EXTI12_PC
 (0x00000002Uè

	)

4151 
	#SYSCFG_EXTICR4_EXTI12_PD
 (0x00000003Uè

	)

4152 
	#SYSCFG_EXTICR4_EXTI12_PF
 (0x00000005Uè

	)

4157 
	#SYSCFG_EXTICR4_EXTI13_PA
 (0x00000000Uè

	)

4158 
	#SYSCFG_EXTICR4_EXTI13_PB
 (0x00000010Uè

	)

4159 
	#SYSCFG_EXTICR4_EXTI13_PC
 (0x00000020Uè

	)

4160 
	#SYSCFG_EXTICR4_EXTI13_PD
 (0x00000030Uè

	)

4161 
	#SYSCFG_EXTICR4_EXTI13_PF
 (0x00000050Uè

	)

4166 
	#SYSCFG_EXTICR4_EXTI14_PA
 (0x00000000Uè

	)

4167 
	#SYSCFG_EXTICR4_EXTI14_PB
 (0x00000100Uè

	)

4168 
	#SYSCFG_EXTICR4_EXTI14_PC
 (0x00000200Uè

	)

4169 
	#SYSCFG_EXTICR4_EXTI14_PD
 (0x00000300Uè

	)

4170 
	#SYSCFG_EXTICR4_EXTI14_PF
 (0x00000500Uè

	)

4175 
	#SYSCFG_EXTICR4_EXTI15_PA
 (0x00000000Uè

	)

4176 
	#SYSCFG_EXTICR4_EXTI15_PB
 (0x00001000Uè

	)

4177 
	#SYSCFG_EXTICR4_EXTI15_PC
 (0x00002000Uè

	)

4178 
	#SYSCFG_EXTICR4_EXTI15_PD
 (0x00003000Uè

	)

4179 
	#SYSCFG_EXTICR4_EXTI15_PF
 (0x00005000Uè

	)

4182 
	#SYSCFG_CFGR2_LOCKUP_LOCK_Pos
 (0U)

	)

4183 
	#SYSCFG_CFGR2_LOCKUP_LOCK_Msk
 (0x1U << 
SYSCFG_CFGR2_LOCKUP_LOCK_Pos
è

	)

4184 
	#SYSCFG_CFGR2_LOCKUP_LOCK
 
SYSCFG_CFGR2_LOCKUP_LOCK_Msk


	)

4185 
	#SYSCFG_CFGR2_SRAM_PARITY_LOCK_Pos
 (1U)

	)

4186 
	#SYSCFG_CFGR2_SRAM_PARITY_LOCK_Msk
 (0x1U << 
SYSCFG_CFGR2_SRAM_PARITY_LOCK_Pos
è

	)

4187 
	#SYSCFG_CFGR2_SRAM_PARITY_LOCK
 
SYSCFG_CFGR2_SRAM_PARITY_LOCK_Msk


	)

4188 
	#SYSCFG_CFGR2_SRAM_PEF_Pos
 (8U)

	)

4189 
	#SYSCFG_CFGR2_SRAM_PEF_Msk
 (0x1U << 
SYSCFG_CFGR2_SRAM_PEF_Pos
è

	)

4190 
	#SYSCFG_CFGR2_SRAM_PEF
 
SYSCFG_CFGR2_SRAM_PEF_Msk


	)

4191 
	#SYSCFG_CFGR2_SRAM_PE
 
SYSCFG_CFGR2_SRAM_PEF


	)

4199 
	#TIM_CR1_CEN_Pos
 (0U)

	)

4200 
	#TIM_CR1_CEN_Msk
 (0x1U << 
TIM_CR1_CEN_Pos
è

	)

4201 
	#TIM_CR1_CEN
 
TIM_CR1_CEN_Msk


	)

4202 
	#TIM_CR1_UDIS_Pos
 (1U)

	)

4203 
	#TIM_CR1_UDIS_Msk
 (0x1U << 
TIM_CR1_UDIS_Pos
è

	)

4204 
	#TIM_CR1_UDIS
 
TIM_CR1_UDIS_Msk


	)

4205 
	#TIM_CR1_URS_Pos
 (2U)

	)

4206 
	#TIM_CR1_URS_Msk
 (0x1U << 
TIM_CR1_URS_Pos
è

	)

4207 
	#TIM_CR1_URS
 
TIM_CR1_URS_Msk


	)

4208 
	#TIM_CR1_OPM_Pos
 (3U)

	)

4209 
	#TIM_CR1_OPM_Msk
 (0x1U << 
TIM_CR1_OPM_Pos
è

	)

4210 
	#TIM_CR1_OPM
 
TIM_CR1_OPM_Msk


	)

4211 
	#TIM_CR1_DIR_Pos
 (4U)

	)

4212 
	#TIM_CR1_DIR_Msk
 (0x1U << 
TIM_CR1_DIR_Pos
è

	)

4213 
	#TIM_CR1_DIR
 
TIM_CR1_DIR_Msk


	)

4215 
	#TIM_CR1_CMS_Pos
 (5U)

	)

4216 
	#TIM_CR1_CMS_Msk
 (0x3U << 
TIM_CR1_CMS_Pos
è

	)

4217 
	#TIM_CR1_CMS
 
TIM_CR1_CMS_Msk


	)

4218 
	#TIM_CR1_CMS_0
 (0x1U << 
TIM_CR1_CMS_Pos
è

	)

4219 
	#TIM_CR1_CMS_1
 (0x2U << 
TIM_CR1_CMS_Pos
è

	)

4221 
	#TIM_CR1_ARPE_Pos
 (7U)

	)

4222 
	#TIM_CR1_ARPE_Msk
 (0x1U << 
TIM_CR1_ARPE_Pos
è

	)

4223 
	#TIM_CR1_ARPE
 
TIM_CR1_ARPE_Msk


	)

4225 
	#TIM_CR1_CKD_Pos
 (8U)

	)

4226 
	#TIM_CR1_CKD_Msk
 (0x3U << 
TIM_CR1_CKD_Pos
è

	)

4227 
	#TIM_CR1_CKD
 
TIM_CR1_CKD_Msk


	)

4228 
	#TIM_CR1_CKD_0
 (0x1U << 
TIM_CR1_CKD_Pos
è

	)

4229 
	#TIM_CR1_CKD_1
 (0x2U << 
TIM_CR1_CKD_Pos
è

	)

4232 
	#TIM_CR2_CCPC_Pos
 (0U)

	)

4233 
	#TIM_CR2_CCPC_Msk
 (0x1U << 
TIM_CR2_CCPC_Pos
è

	)

4234 
	#TIM_CR2_CCPC
 
TIM_CR2_CCPC_Msk


	)

4235 
	#TIM_CR2_CCUS_Pos
 (2U)

	)

4236 
	#TIM_CR2_CCUS_Msk
 (0x1U << 
TIM_CR2_CCUS_Pos
è

	)

4237 
	#TIM_CR2_CCUS
 
TIM_CR2_CCUS_Msk


	)

4238 
	#TIM_CR2_CCDS_Pos
 (3U)

	)

4239 
	#TIM_CR2_CCDS_Msk
 (0x1U << 
TIM_CR2_CCDS_Pos
è

	)

4240 
	#TIM_CR2_CCDS
 
TIM_CR2_CCDS_Msk


	)

4242 
	#TIM_CR2_MMS_Pos
 (4U)

	)

4243 
	#TIM_CR2_MMS_Msk
 (0x7U << 
TIM_CR2_MMS_Pos
è

	)

4244 
	#TIM_CR2_MMS
 
TIM_CR2_MMS_Msk


	)

4245 
	#TIM_CR2_MMS_0
 (0x1U << 
TIM_CR2_MMS_Pos
è

	)

4246 
	#TIM_CR2_MMS_1
 (0x2U << 
TIM_CR2_MMS_Pos
è

	)

4247 
	#TIM_CR2_MMS_2
 (0x4U << 
TIM_CR2_MMS_Pos
è

	)

4249 
	#TIM_CR2_TI1S_Pos
 (7U)

	)

4250 
	#TIM_CR2_TI1S_Msk
 (0x1U << 
TIM_CR2_TI1S_Pos
è

	)

4251 
	#TIM_CR2_TI1S
 
TIM_CR2_TI1S_Msk


	)

4252 
	#TIM_CR2_OIS1_Pos
 (8U)

	)

4253 
	#TIM_CR2_OIS1_Msk
 (0x1U << 
TIM_CR2_OIS1_Pos
è

	)

4254 
	#TIM_CR2_OIS1
 
TIM_CR2_OIS1_Msk


	)

4255 
	#TIM_CR2_OIS1N_Pos
 (9U)

	)

4256 
	#TIM_CR2_OIS1N_Msk
 (0x1U << 
TIM_CR2_OIS1N_Pos
è

	)

4257 
	#TIM_CR2_OIS1N
 
TIM_CR2_OIS1N_Msk


	)

4258 
	#TIM_CR2_OIS2_Pos
 (10U)

	)

4259 
	#TIM_CR2_OIS2_Msk
 (0x1U << 
TIM_CR2_OIS2_Pos
è

	)

4260 
	#TIM_CR2_OIS2
 
TIM_CR2_OIS2_Msk


	)

4261 
	#TIM_CR2_OIS2N_Pos
 (11U)

	)

4262 
	#TIM_CR2_OIS2N_Msk
 (0x1U << 
TIM_CR2_OIS2N_Pos
è

	)

4263 
	#TIM_CR2_OIS2N
 
TIM_CR2_OIS2N_Msk


	)

4264 
	#TIM_CR2_OIS3_Pos
 (12U)

	)

4265 
	#TIM_CR2_OIS3_Msk
 (0x1U << 
TIM_CR2_OIS3_Pos
è

	)

4266 
	#TIM_CR2_OIS3
 
TIM_CR2_OIS3_Msk


	)

4267 
	#TIM_CR2_OIS3N_Pos
 (13U)

	)

4268 
	#TIM_CR2_OIS3N_Msk
 (0x1U << 
TIM_CR2_OIS3N_Pos
è

	)

4269 
	#TIM_CR2_OIS3N
 
TIM_CR2_OIS3N_Msk


	)

4270 
	#TIM_CR2_OIS4_Pos
 (14U)

	)

4271 
	#TIM_CR2_OIS4_Msk
 (0x1U << 
TIM_CR2_OIS4_Pos
è

	)

4272 
	#TIM_CR2_OIS4
 
TIM_CR2_OIS4_Msk


	)

4275 
	#TIM_SMCR_SMS_Pos
 (0U)

	)

4276 
	#TIM_SMCR_SMS_Msk
 (0x7U << 
TIM_SMCR_SMS_Pos
è

	)

4277 
	#TIM_SMCR_SMS
 
TIM_SMCR_SMS_Msk


	)

4278 
	#TIM_SMCR_SMS_0
 (0x1U << 
TIM_SMCR_SMS_Pos
è

	)

4279 
	#TIM_SMCR_SMS_1
 (0x2U << 
TIM_SMCR_SMS_Pos
è

	)

4280 
	#TIM_SMCR_SMS_2
 (0x4U << 
TIM_SMCR_SMS_Pos
è

	)

4282 
	#TIM_SMCR_OCCS_Pos
 (3U)

	)

4283 
	#TIM_SMCR_OCCS_Msk
 (0x1U << 
TIM_SMCR_OCCS_Pos
è

	)

4284 
	#TIM_SMCR_OCCS
 
TIM_SMCR_OCCS_Msk


	)

4286 
	#TIM_SMCR_TS_Pos
 (4U)

	)

4287 
	#TIM_SMCR_TS_Msk
 (0x7U << 
TIM_SMCR_TS_Pos
è

	)

4288 
	#TIM_SMCR_TS
 
TIM_SMCR_TS_Msk


	)

4289 
	#TIM_SMCR_TS_0
 (0x1U << 
TIM_SMCR_TS_Pos
è

	)

4290 
	#TIM_SMCR_TS_1
 (0x2U << 
TIM_SMCR_TS_Pos
è

	)

4291 
	#TIM_SMCR_TS_2
 (0x4U << 
TIM_SMCR_TS_Pos
è

	)

4293 
	#TIM_SMCR_MSM_Pos
 (7U)

	)

4294 
	#TIM_SMCR_MSM_Msk
 (0x1U << 
TIM_SMCR_MSM_Pos
è

	)

4295 
	#TIM_SMCR_MSM
 
TIM_SMCR_MSM_Msk


	)

4297 
	#TIM_SMCR_ETF_Pos
 (8U)

	)

4298 
	#TIM_SMCR_ETF_Msk
 (0xFU << 
TIM_SMCR_ETF_Pos
è

	)

4299 
	#TIM_SMCR_ETF
 
TIM_SMCR_ETF_Msk


	)

4300 
	#TIM_SMCR_ETF_0
 (0x1U << 
TIM_SMCR_ETF_Pos
è

	)

4301 
	#TIM_SMCR_ETF_1
 (0x2U << 
TIM_SMCR_ETF_Pos
è

	)

4302 
	#TIM_SMCR_ETF_2
 (0x4U << 
TIM_SMCR_ETF_Pos
è

	)

4303 
	#TIM_SMCR_ETF_3
 (0x8U << 
TIM_SMCR_ETF_Pos
è

	)

4305 
	#TIM_SMCR_ETPS_Pos
 (12U)

	)

4306 
	#TIM_SMCR_ETPS_Msk
 (0x3U << 
TIM_SMCR_ETPS_Pos
è

	)

4307 
	#TIM_SMCR_ETPS
 
TIM_SMCR_ETPS_Msk


	)

4308 
	#TIM_SMCR_ETPS_0
 (0x1U << 
TIM_SMCR_ETPS_Pos
è

	)

4309 
	#TIM_SMCR_ETPS_1
 (0x2U << 
TIM_SMCR_ETPS_Pos
è

	)

4311 
	#TIM_SMCR_ECE_Pos
 (14U)

	)

4312 
	#TIM_SMCR_ECE_Msk
 (0x1U << 
TIM_SMCR_ECE_Pos
è

	)

4313 
	#TIM_SMCR_ECE
 
TIM_SMCR_ECE_Msk


	)

4314 
	#TIM_SMCR_ETP_Pos
 (15U)

	)

4315 
	#TIM_SMCR_ETP_Msk
 (0x1U << 
TIM_SMCR_ETP_Pos
è

	)

4316 
	#TIM_SMCR_ETP
 
TIM_SMCR_ETP_Msk


	)

4319 
	#TIM_DIER_UIE_Pos
 (0U)

	)

4320 
	#TIM_DIER_UIE_Msk
 (0x1U << 
TIM_DIER_UIE_Pos
è

	)

4321 
	#TIM_DIER_UIE
 
TIM_DIER_UIE_Msk


	)

4322 
	#TIM_DIER_CC1IE_Pos
 (1U)

	)

4323 
	#TIM_DIER_CC1IE_Msk
 (0x1U << 
TIM_DIER_CC1IE_Pos
è

	)

4324 
	#TIM_DIER_CC1IE
 
TIM_DIER_CC1IE_Msk


	)

4325 
	#TIM_DIER_CC2IE_Pos
 (2U)

	)

4326 
	#TIM_DIER_CC2IE_Msk
 (0x1U << 
TIM_DIER_CC2IE_Pos
è

	)

4327 
	#TIM_DIER_CC2IE
 
TIM_DIER_CC2IE_Msk


	)

4328 
	#TIM_DIER_CC3IE_Pos
 (3U)

	)

4329 
	#TIM_DIER_CC3IE_Msk
 (0x1U << 
TIM_DIER_CC3IE_Pos
è

	)

4330 
	#TIM_DIER_CC3IE
 
TIM_DIER_CC3IE_Msk


	)

4331 
	#TIM_DIER_CC4IE_Pos
 (4U)

	)

4332 
	#TIM_DIER_CC4IE_Msk
 (0x1U << 
TIM_DIER_CC4IE_Pos
è

	)

4333 
	#TIM_DIER_CC4IE
 
TIM_DIER_CC4IE_Msk


	)

4334 
	#TIM_DIER_COMIE_Pos
 (5U)

	)

4335 
	#TIM_DIER_COMIE_Msk
 (0x1U << 
TIM_DIER_COMIE_Pos
è

	)

4336 
	#TIM_DIER_COMIE
 
TIM_DIER_COMIE_Msk


	)

4337 
	#TIM_DIER_TIE_Pos
 (6U)

	)

4338 
	#TIM_DIER_TIE_Msk
 (0x1U << 
TIM_DIER_TIE_Pos
è

	)

4339 
	#TIM_DIER_TIE
 
TIM_DIER_TIE_Msk


	)

4340 
	#TIM_DIER_BIE_Pos
 (7U)

	)

4341 
	#TIM_DIER_BIE_Msk
 (0x1U << 
TIM_DIER_BIE_Pos
è

	)

4342 
	#TIM_DIER_BIE
 
TIM_DIER_BIE_Msk


	)

4343 
	#TIM_DIER_UDE_Pos
 (8U)

	)

4344 
	#TIM_DIER_UDE_Msk
 (0x1U << 
TIM_DIER_UDE_Pos
è

	)

4345 
	#TIM_DIER_UDE
 
TIM_DIER_UDE_Msk


	)

4346 
	#TIM_DIER_CC1DE_Pos
 (9U)

	)

4347 
	#TIM_DIER_CC1DE_Msk
 (0x1U << 
TIM_DIER_CC1DE_Pos
è

	)

4348 
	#TIM_DIER_CC1DE
 
TIM_DIER_CC1DE_Msk


	)

4349 
	#TIM_DIER_CC2DE_Pos
 (10U)

	)

4350 
	#TIM_DIER_CC2DE_Msk
 (0x1U << 
TIM_DIER_CC2DE_Pos
è

	)

4351 
	#TIM_DIER_CC2DE
 
TIM_DIER_CC2DE_Msk


	)

4352 
	#TIM_DIER_CC3DE_Pos
 (11U)

	)

4353 
	#TIM_DIER_CC3DE_Msk
 (0x1U << 
TIM_DIER_CC3DE_Pos
è

	)

4354 
	#TIM_DIER_CC3DE
 
TIM_DIER_CC3DE_Msk


	)

4355 
	#TIM_DIER_CC4DE_Pos
 (12U)

	)

4356 
	#TIM_DIER_CC4DE_Msk
 (0x1U << 
TIM_DIER_CC4DE_Pos
è

	)

4357 
	#TIM_DIER_CC4DE
 
TIM_DIER_CC4DE_Msk


	)

4358 
	#TIM_DIER_COMDE_Pos
 (13U)

	)

4359 
	#TIM_DIER_COMDE_Msk
 (0x1U << 
TIM_DIER_COMDE_Pos
è

	)

4360 
	#TIM_DIER_COMDE
 
TIM_DIER_COMDE_Msk


	)

4361 
	#TIM_DIER_TDE_Pos
 (14U)

	)

4362 
	#TIM_DIER_TDE_Msk
 (0x1U << 
TIM_DIER_TDE_Pos
è

	)

4363 
	#TIM_DIER_TDE
 
TIM_DIER_TDE_Msk


	)

4366 
	#TIM_SR_UIF_Pos
 (0U)

	)

4367 
	#TIM_SR_UIF_Msk
 (0x1U << 
TIM_SR_UIF_Pos
è

	)

4368 
	#TIM_SR_UIF
 
TIM_SR_UIF_Msk


	)

4369 
	#TIM_SR_CC1IF_Pos
 (1U)

	)

4370 
	#TIM_SR_CC1IF_Msk
 (0x1U << 
TIM_SR_CC1IF_Pos
è

	)

4371 
	#TIM_SR_CC1IF
 
TIM_SR_CC1IF_Msk


	)

4372 
	#TIM_SR_CC2IF_Pos
 (2U)

	)

4373 
	#TIM_SR_CC2IF_Msk
 (0x1U << 
TIM_SR_CC2IF_Pos
è

	)

4374 
	#TIM_SR_CC2IF
 
TIM_SR_CC2IF_Msk


	)

4375 
	#TIM_SR_CC3IF_Pos
 (3U)

	)

4376 
	#TIM_SR_CC3IF_Msk
 (0x1U << 
TIM_SR_CC3IF_Pos
è

	)

4377 
	#TIM_SR_CC3IF
 
TIM_SR_CC3IF_Msk


	)

4378 
	#TIM_SR_CC4IF_Pos
 (4U)

	)

4379 
	#TIM_SR_CC4IF_Msk
 (0x1U << 
TIM_SR_CC4IF_Pos
è

	)

4380 
	#TIM_SR_CC4IF
 
TIM_SR_CC4IF_Msk


	)

4381 
	#TIM_SR_COMIF_Pos
 (5U)

	)

4382 
	#TIM_SR_COMIF_Msk
 (0x1U << 
TIM_SR_COMIF_Pos
è

	)

4383 
	#TIM_SR_COMIF
 
TIM_SR_COMIF_Msk


	)

4384 
	#TIM_SR_TIF_Pos
 (6U)

	)

4385 
	#TIM_SR_TIF_Msk
 (0x1U << 
TIM_SR_TIF_Pos
è

	)

4386 
	#TIM_SR_TIF
 
TIM_SR_TIF_Msk


	)

4387 
	#TIM_SR_BIF_Pos
 (7U)

	)

4388 
	#TIM_SR_BIF_Msk
 (0x1U << 
TIM_SR_BIF_Pos
è

	)

4389 
	#TIM_SR_BIF
 
TIM_SR_BIF_Msk


	)

4390 
	#TIM_SR_CC1OF_Pos
 (9U)

	)

4391 
	#TIM_SR_CC1OF_Msk
 (0x1U << 
TIM_SR_CC1OF_Pos
è

	)

4392 
	#TIM_SR_CC1OF
 
TIM_SR_CC1OF_Msk


	)

4393 
	#TIM_SR_CC2OF_Pos
 (10U)

	)

4394 
	#TIM_SR_CC2OF_Msk
 (0x1U << 
TIM_SR_CC2OF_Pos
è

	)

4395 
	#TIM_SR_CC2OF
 
TIM_SR_CC2OF_Msk


	)

4396 
	#TIM_SR_CC3OF_Pos
 (11U)

	)

4397 
	#TIM_SR_CC3OF_Msk
 (0x1U << 
TIM_SR_CC3OF_Pos
è

	)

4398 
	#TIM_SR_CC3OF
 
TIM_SR_CC3OF_Msk


	)

4399 
	#TIM_SR_CC4OF_Pos
 (12U)

	)

4400 
	#TIM_SR_CC4OF_Msk
 (0x1U << 
TIM_SR_CC4OF_Pos
è

	)

4401 
	#TIM_SR_CC4OF
 
TIM_SR_CC4OF_Msk


	)

4404 
	#TIM_EGR_UG_Pos
 (0U)

	)

4405 
	#TIM_EGR_UG_Msk
 (0x1U << 
TIM_EGR_UG_Pos
è

	)

4406 
	#TIM_EGR_UG
 
TIM_EGR_UG_Msk


	)

4407 
	#TIM_EGR_CC1G_Pos
 (1U)

	)

4408 
	#TIM_EGR_CC1G_Msk
 (0x1U << 
TIM_EGR_CC1G_Pos
è

	)

4409 
	#TIM_EGR_CC1G
 
TIM_EGR_CC1G_Msk


	)

4410 
	#TIM_EGR_CC2G_Pos
 (2U)

	)

4411 
	#TIM_EGR_CC2G_Msk
 (0x1U << 
TIM_EGR_CC2G_Pos
è

	)

4412 
	#TIM_EGR_CC2G
 
TIM_EGR_CC2G_Msk


	)

4413 
	#TIM_EGR_CC3G_Pos
 (3U)

	)

4414 
	#TIM_EGR_CC3G_Msk
 (0x1U << 
TIM_EGR_CC3G_Pos
è

	)

4415 
	#TIM_EGR_CC3G
 
TIM_EGR_CC3G_Msk


	)

4416 
	#TIM_EGR_CC4G_Pos
 (4U)

	)

4417 
	#TIM_EGR_CC4G_Msk
 (0x1U << 
TIM_EGR_CC4G_Pos
è

	)

4418 
	#TIM_EGR_CC4G
 
TIM_EGR_CC4G_Msk


	)

4419 
	#TIM_EGR_COMG_Pos
 (5U)

	)

4420 
	#TIM_EGR_COMG_Msk
 (0x1U << 
TIM_EGR_COMG_Pos
è

	)

4421 
	#TIM_EGR_COMG
 
TIM_EGR_COMG_Msk


	)

4422 
	#TIM_EGR_TG_Pos
 (6U)

	)

4423 
	#TIM_EGR_TG_Msk
 (0x1U << 
TIM_EGR_TG_Pos
è

	)

4424 
	#TIM_EGR_TG
 
TIM_EGR_TG_Msk


	)

4425 
	#TIM_EGR_BG_Pos
 (7U)

	)

4426 
	#TIM_EGR_BG_Msk
 (0x1U << 
TIM_EGR_BG_Pos
è

	)

4427 
	#TIM_EGR_BG
 
TIM_EGR_BG_Msk


	)

4430 
	#TIM_CCMR1_CC1S_Pos
 (0U)

	)

4431 
	#TIM_CCMR1_CC1S_Msk
 (0x3U << 
TIM_CCMR1_CC1S_Pos
è

	)

4432 
	#TIM_CCMR1_CC1S
 
TIM_CCMR1_CC1S_Msk


	)

4433 
	#TIM_CCMR1_CC1S_0
 (0x1U << 
TIM_CCMR1_CC1S_Pos
è

	)

4434 
	#TIM_CCMR1_CC1S_1
 (0x2U << 
TIM_CCMR1_CC1S_Pos
è

	)

4436 
	#TIM_CCMR1_OC1FE_Pos
 (2U)

	)

4437 
	#TIM_CCMR1_OC1FE_Msk
 (0x1U << 
TIM_CCMR1_OC1FE_Pos
è

	)

4438 
	#TIM_CCMR1_OC1FE
 
TIM_CCMR1_OC1FE_Msk


	)

4439 
	#TIM_CCMR1_OC1PE_Pos
 (3U)

	)

4440 
	#TIM_CCMR1_OC1PE_Msk
 (0x1U << 
TIM_CCMR1_OC1PE_Pos
è

	)

4441 
	#TIM_CCMR1_OC1PE
 
TIM_CCMR1_OC1PE_Msk


	)

4443 
	#TIM_CCMR1_OC1M_Pos
 (4U)

	)

4444 
	#TIM_CCMR1_OC1M_Msk
 (0x7U << 
TIM_CCMR1_OC1M_Pos
è

	)

4445 
	#TIM_CCMR1_OC1M
 
TIM_CCMR1_OC1M_Msk


	)

4446 
	#TIM_CCMR1_OC1M_0
 (0x1U << 
TIM_CCMR1_OC1M_Pos
è

	)

4447 
	#TIM_CCMR1_OC1M_1
 (0x2U << 
TIM_CCMR1_OC1M_Pos
è

	)

4448 
	#TIM_CCMR1_OC1M_2
 (0x4U << 
TIM_CCMR1_OC1M_Pos
è

	)

4450 
	#TIM_CCMR1_OC1CE_Pos
 (7U)

	)

4451 
	#TIM_CCMR1_OC1CE_Msk
 (0x1U << 
TIM_CCMR1_OC1CE_Pos
è

	)

4452 
	#TIM_CCMR1_OC1CE
 
TIM_CCMR1_OC1CE_Msk


	)

4454 
	#TIM_CCMR1_CC2S_Pos
 (8U)

	)

4455 
	#TIM_CCMR1_CC2S_Msk
 (0x3U << 
TIM_CCMR1_CC2S_Pos
è

	)

4456 
	#TIM_CCMR1_CC2S
 
TIM_CCMR1_CC2S_Msk


	)

4457 
	#TIM_CCMR1_CC2S_0
 (0x1U << 
TIM_CCMR1_CC2S_Pos
è

	)

4458 
	#TIM_CCMR1_CC2S_1
 (0x2U << 
TIM_CCMR1_CC2S_Pos
è

	)

4460 
	#TIM_CCMR1_OC2FE_Pos
 (10U)

	)

4461 
	#TIM_CCMR1_OC2FE_Msk
 (0x1U << 
TIM_CCMR1_OC2FE_Pos
è

	)

4462 
	#TIM_CCMR1_OC2FE
 
TIM_CCMR1_OC2FE_Msk


	)

4463 
	#TIM_CCMR1_OC2PE_Pos
 (11U)

	)

4464 
	#TIM_CCMR1_OC2PE_Msk
 (0x1U << 
TIM_CCMR1_OC2PE_Pos
è

	)

4465 
	#TIM_CCMR1_OC2PE
 
TIM_CCMR1_OC2PE_Msk


	)

4467 
	#TIM_CCMR1_OC2M_Pos
 (12U)

	)

4468 
	#TIM_CCMR1_OC2M_Msk
 (0x7U << 
TIM_CCMR1_OC2M_Pos
è

	)

4469 
	#TIM_CCMR1_OC2M
 
TIM_CCMR1_OC2M_Msk


	)

4470 
	#TIM_CCMR1_OC2M_0
 (0x1U << 
TIM_CCMR1_OC2M_Pos
è

	)

4471 
	#TIM_CCMR1_OC2M_1
 (0x2U << 
TIM_CCMR1_OC2M_Pos
è

	)

4472 
	#TIM_CCMR1_OC2M_2
 (0x4U << 
TIM_CCMR1_OC2M_Pos
è

	)

4474 
	#TIM_CCMR1_OC2CE_Pos
 (15U)

	)

4475 
	#TIM_CCMR1_OC2CE_Msk
 (0x1U << 
TIM_CCMR1_OC2CE_Pos
è

	)

4476 
	#TIM_CCMR1_OC2CE
 
TIM_CCMR1_OC2CE_Msk


	)

4480 
	#TIM_CCMR1_IC1PSC_Pos
 (2U)

	)

4481 
	#TIM_CCMR1_IC1PSC_Msk
 (0x3U << 
TIM_CCMR1_IC1PSC_Pos
è

	)

4482 
	#TIM_CCMR1_IC1PSC
 
TIM_CCMR1_IC1PSC_Msk


	)

4483 
	#TIM_CCMR1_IC1PSC_0
 (0x1U << 
TIM_CCMR1_IC1PSC_Pos
è

	)

4484 
	#TIM_CCMR1_IC1PSC_1
 (0x2U << 
TIM_CCMR1_IC1PSC_Pos
è

	)

4486 
	#TIM_CCMR1_IC1F_Pos
 (4U)

	)

4487 
	#TIM_CCMR1_IC1F_Msk
 (0xFU << 
TIM_CCMR1_IC1F_Pos
è

	)

4488 
	#TIM_CCMR1_IC1F
 
TIM_CCMR1_IC1F_Msk


	)

4489 
	#TIM_CCMR1_IC1F_0
 (0x1U << 
TIM_CCMR1_IC1F_Pos
è

	)

4490 
	#TIM_CCMR1_IC1F_1
 (0x2U << 
TIM_CCMR1_IC1F_Pos
è

	)

4491 
	#TIM_CCMR1_IC1F_2
 (0x4U << 
TIM_CCMR1_IC1F_Pos
è

	)

4492 
	#TIM_CCMR1_IC1F_3
 (0x8U << 
TIM_CCMR1_IC1F_Pos
è

	)

4494 
	#TIM_CCMR1_IC2PSC_Pos
 (10U)

	)

4495 
	#TIM_CCMR1_IC2PSC_Msk
 (0x3U << 
TIM_CCMR1_IC2PSC_Pos
è

	)

4496 
	#TIM_CCMR1_IC2PSC
 
TIM_CCMR1_IC2PSC_Msk


	)

4497 
	#TIM_CCMR1_IC2PSC_0
 (0x1U << 
TIM_CCMR1_IC2PSC_Pos
è

	)

4498 
	#TIM_CCMR1_IC2PSC_1
 (0x2U << 
TIM_CCMR1_IC2PSC_Pos
è

	)

4500 
	#TIM_CCMR1_IC2F_Pos
 (12U)

	)

4501 
	#TIM_CCMR1_IC2F_Msk
 (0xFU << 
TIM_CCMR1_IC2F_Pos
è

	)

4502 
	#TIM_CCMR1_IC2F
 
TIM_CCMR1_IC2F_Msk


	)

4503 
	#TIM_CCMR1_IC2F_0
 (0x1U << 
TIM_CCMR1_IC2F_Pos
è

	)

4504 
	#TIM_CCMR1_IC2F_1
 (0x2U << 
TIM_CCMR1_IC2F_Pos
è

	)

4505 
	#TIM_CCMR1_IC2F_2
 (0x4U << 
TIM_CCMR1_IC2F_Pos
è

	)

4506 
	#TIM_CCMR1_IC2F_3
 (0x8U << 
TIM_CCMR1_IC2F_Pos
è

	)

4509 
	#TIM_CCMR2_CC3S_Pos
 (0U)

	)

4510 
	#TIM_CCMR2_CC3S_Msk
 (0x3U << 
TIM_CCMR2_CC3S_Pos
è

	)

4511 
	#TIM_CCMR2_CC3S
 
TIM_CCMR2_CC3S_Msk


	)

4512 
	#TIM_CCMR2_CC3S_0
 (0x1U << 
TIM_CCMR2_CC3S_Pos
è

	)

4513 
	#TIM_CCMR2_CC3S_1
 (0x2U << 
TIM_CCMR2_CC3S_Pos
è

	)

4515 
	#TIM_CCMR2_OC3FE_Pos
 (2U)

	)

4516 
	#TIM_CCMR2_OC3FE_Msk
 (0x1U << 
TIM_CCMR2_OC3FE_Pos
è

	)

4517 
	#TIM_CCMR2_OC3FE
 
TIM_CCMR2_OC3FE_Msk


	)

4518 
	#TIM_CCMR2_OC3PE_Pos
 (3U)

	)

4519 
	#TIM_CCMR2_OC3PE_Msk
 (0x1U << 
TIM_CCMR2_OC3PE_Pos
è

	)

4520 
	#TIM_CCMR2_OC3PE
 
TIM_CCMR2_OC3PE_Msk


	)

4522 
	#TIM_CCMR2_OC3M_Pos
 (4U)

	)

4523 
	#TIM_CCMR2_OC3M_Msk
 (0x7U << 
TIM_CCMR2_OC3M_Pos
è

	)

4524 
	#TIM_CCMR2_OC3M
 
TIM_CCMR2_OC3M_Msk


	)

4525 
	#TIM_CCMR2_OC3M_0
 (0x1U << 
TIM_CCMR2_OC3M_Pos
è

	)

4526 
	#TIM_CCMR2_OC3M_1
 (0x2U << 
TIM_CCMR2_OC3M_Pos
è

	)

4527 
	#TIM_CCMR2_OC3M_2
 (0x4U << 
TIM_CCMR2_OC3M_Pos
è

	)

4529 
	#TIM_CCMR2_OC3CE_Pos
 (7U)

	)

4530 
	#TIM_CCMR2_OC3CE_Msk
 (0x1U << 
TIM_CCMR2_OC3CE_Pos
è

	)

4531 
	#TIM_CCMR2_OC3CE
 
TIM_CCMR2_OC3CE_Msk


	)

4533 
	#TIM_CCMR2_CC4S_Pos
 (8U)

	)

4534 
	#TIM_CCMR2_CC4S_Msk
 (0x3U << 
TIM_CCMR2_CC4S_Pos
è

	)

4535 
	#TIM_CCMR2_CC4S
 
TIM_CCMR2_CC4S_Msk


	)

4536 
	#TIM_CCMR2_CC4S_0
 (0x1U << 
TIM_CCMR2_CC4S_Pos
è

	)

4537 
	#TIM_CCMR2_CC4S_1
 (0x2U << 
TIM_CCMR2_CC4S_Pos
è

	)

4539 
	#TIM_CCMR2_OC4FE_Pos
 (10U)

	)

4540 
	#TIM_CCMR2_OC4FE_Msk
 (0x1U << 
TIM_CCMR2_OC4FE_Pos
è

	)

4541 
	#TIM_CCMR2_OC4FE
 
TIM_CCMR2_OC4FE_Msk


	)

4542 
	#TIM_CCMR2_OC4PE_Pos
 (11U)

	)

4543 
	#TIM_CCMR2_OC4PE_Msk
 (0x1U << 
TIM_CCMR2_OC4PE_Pos
è

	)

4544 
	#TIM_CCMR2_OC4PE
 
TIM_CCMR2_OC4PE_Msk


	)

4546 
	#TIM_CCMR2_OC4M_Pos
 (12U)

	)

4547 
	#TIM_CCMR2_OC4M_Msk
 (0x7U << 
TIM_CCMR2_OC4M_Pos
è

	)

4548 
	#TIM_CCMR2_OC4M
 
TIM_CCMR2_OC4M_Msk


	)

4549 
	#TIM_CCMR2_OC4M_0
 (0x1U << 
TIM_CCMR2_OC4M_Pos
è

	)

4550 
	#TIM_CCMR2_OC4M_1
 (0x2U << 
TIM_CCMR2_OC4M_Pos
è

	)

4551 
	#TIM_CCMR2_OC4M_2
 (0x4U << 
TIM_CCMR2_OC4M_Pos
è

	)

4553 
	#TIM_CCMR2_OC4CE_Pos
 (15U)

	)

4554 
	#TIM_CCMR2_OC4CE_Msk
 (0x1U << 
TIM_CCMR2_OC4CE_Pos
è

	)

4555 
	#TIM_CCMR2_OC4CE
 
TIM_CCMR2_OC4CE_Msk


	)

4559 
	#TIM_CCMR2_IC3PSC_Pos
 (2U)

	)

4560 
	#TIM_CCMR2_IC3PSC_Msk
 (0x3U << 
TIM_CCMR2_IC3PSC_Pos
è

	)

4561 
	#TIM_CCMR2_IC3PSC
 
TIM_CCMR2_IC3PSC_Msk


	)

4562 
	#TIM_CCMR2_IC3PSC_0
 (0x1U << 
TIM_CCMR2_IC3PSC_Pos
è

	)

4563 
	#TIM_CCMR2_IC3PSC_1
 (0x2U << 
TIM_CCMR2_IC3PSC_Pos
è

	)

4565 
	#TIM_CCMR2_IC3F_Pos
 (4U)

	)

4566 
	#TIM_CCMR2_IC3F_Msk
 (0xFU << 
TIM_CCMR2_IC3F_Pos
è

	)

4567 
	#TIM_CCMR2_IC3F
 
TIM_CCMR2_IC3F_Msk


	)

4568 
	#TIM_CCMR2_IC3F_0
 (0x1U << 
TIM_CCMR2_IC3F_Pos
è

	)

4569 
	#TIM_CCMR2_IC3F_1
 (0x2U << 
TIM_CCMR2_IC3F_Pos
è

	)

4570 
	#TIM_CCMR2_IC3F_2
 (0x4U << 
TIM_CCMR2_IC3F_Pos
è

	)

4571 
	#TIM_CCMR2_IC3F_3
 (0x8U << 
TIM_CCMR2_IC3F_Pos
è

	)

4573 
	#TIM_CCMR2_IC4PSC_Pos
 (10U)

	)

4574 
	#TIM_CCMR2_IC4PSC_Msk
 (0x3U << 
TIM_CCMR2_IC4PSC_Pos
è

	)

4575 
	#TIM_CCMR2_IC4PSC
 
TIM_CCMR2_IC4PSC_Msk


	)

4576 
	#TIM_CCMR2_IC4PSC_0
 (0x1U << 
TIM_CCMR2_IC4PSC_Pos
è

	)

4577 
	#TIM_CCMR2_IC4PSC_1
 (0x2U << 
TIM_CCMR2_IC4PSC_Pos
è

	)

4579 
	#TIM_CCMR2_IC4F_Pos
 (12U)

	)

4580 
	#TIM_CCMR2_IC4F_Msk
 (0xFU << 
TIM_CCMR2_IC4F_Pos
è

	)

4581 
	#TIM_CCMR2_IC4F
 
TIM_CCMR2_IC4F_Msk


	)

4582 
	#TIM_CCMR2_IC4F_0
 (0x1U << 
TIM_CCMR2_IC4F_Pos
è

	)

4583 
	#TIM_CCMR2_IC4F_1
 (0x2U << 
TIM_CCMR2_IC4F_Pos
è

	)

4584 
	#TIM_CCMR2_IC4F_2
 (0x4U << 
TIM_CCMR2_IC4F_Pos
è

	)

4585 
	#TIM_CCMR2_IC4F_3
 (0x8U << 
TIM_CCMR2_IC4F_Pos
è

	)

4588 
	#TIM_CCER_CC1E_Pos
 (0U)

	)

4589 
	#TIM_CCER_CC1E_Msk
 (0x1U << 
TIM_CCER_CC1E_Pos
è

	)

4590 
	#TIM_CCER_CC1E
 
TIM_CCER_CC1E_Msk


	)

4591 
	#TIM_CCER_CC1P_Pos
 (1U)

	)

4592 
	#TIM_CCER_CC1P_Msk
 (0x1U << 
TIM_CCER_CC1P_Pos
è

	)

4593 
	#TIM_CCER_CC1P
 
TIM_CCER_CC1P_Msk


	)

4594 
	#TIM_CCER_CC1NE_Pos
 (2U)

	)

4595 
	#TIM_CCER_CC1NE_Msk
 (0x1U << 
TIM_CCER_CC1NE_Pos
è

	)

4596 
	#TIM_CCER_CC1NE
 
TIM_CCER_CC1NE_Msk


	)

4597 
	#TIM_CCER_CC1NP_Pos
 (3U)

	)

4598 
	#TIM_CCER_CC1NP_Msk
 (0x1U << 
TIM_CCER_CC1NP_Pos
è

	)

4599 
	#TIM_CCER_CC1NP
 
TIM_CCER_CC1NP_Msk


	)

4600 
	#TIM_CCER_CC2E_Pos
 (4U)

	)

4601 
	#TIM_CCER_CC2E_Msk
 (0x1U << 
TIM_CCER_CC2E_Pos
è

	)

4602 
	#TIM_CCER_CC2E
 
TIM_CCER_CC2E_Msk


	)

4603 
	#TIM_CCER_CC2P_Pos
 (5U)

	)

4604 
	#TIM_CCER_CC2P_Msk
 (0x1U << 
TIM_CCER_CC2P_Pos
è

	)

4605 
	#TIM_CCER_CC2P
 
TIM_CCER_CC2P_Msk


	)

4606 
	#TIM_CCER_CC2NE_Pos
 (6U)

	)

4607 
	#TIM_CCER_CC2NE_Msk
 (0x1U << 
TIM_CCER_CC2NE_Pos
è

	)

4608 
	#TIM_CCER_CC2NE
 
TIM_CCER_CC2NE_Msk


	)

4609 
	#TIM_CCER_CC2NP_Pos
 (7U)

	)

4610 
	#TIM_CCER_CC2NP_Msk
 (0x1U << 
TIM_CCER_CC2NP_Pos
è

	)

4611 
	#TIM_CCER_CC2NP
 
TIM_CCER_CC2NP_Msk


	)

4612 
	#TIM_CCER_CC3E_Pos
 (8U)

	)

4613 
	#TIM_CCER_CC3E_Msk
 (0x1U << 
TIM_CCER_CC3E_Pos
è

	)

4614 
	#TIM_CCER_CC3E
 
TIM_CCER_CC3E_Msk


	)

4615 
	#TIM_CCER_CC3P_Pos
 (9U)

	)

4616 
	#TIM_CCER_CC3P_Msk
 (0x1U << 
TIM_CCER_CC3P_Pos
è

	)

4617 
	#TIM_CCER_CC3P
 
TIM_CCER_CC3P_Msk


	)

4618 
	#TIM_CCER_CC3NE_Pos
 (10U)

	)

4619 
	#TIM_CCER_CC3NE_Msk
 (0x1U << 
TIM_CCER_CC3NE_Pos
è

	)

4620 
	#TIM_CCER_CC3NE
 
TIM_CCER_CC3NE_Msk


	)

4621 
	#TIM_CCER_CC3NP_Pos
 (11U)

	)

4622 
	#TIM_CCER_CC3NP_Msk
 (0x1U << 
TIM_CCER_CC3NP_Pos
è

	)

4623 
	#TIM_CCER_CC3NP
 
TIM_CCER_CC3NP_Msk


	)

4624 
	#TIM_CCER_CC4E_Pos
 (12U)

	)

4625 
	#TIM_CCER_CC4E_Msk
 (0x1U << 
TIM_CCER_CC4E_Pos
è

	)

4626 
	#TIM_CCER_CC4E
 
TIM_CCER_CC4E_Msk


	)

4627 
	#TIM_CCER_CC4P_Pos
 (13U)

	)

4628 
	#TIM_CCER_CC4P_Msk
 (0x1U << 
TIM_CCER_CC4P_Pos
è

	)

4629 
	#TIM_CCER_CC4P
 
TIM_CCER_CC4P_Msk


	)

4630 
	#TIM_CCER_CC4NP_Pos
 (15U)

	)

4631 
	#TIM_CCER_CC4NP_Msk
 (0x1U << 
TIM_CCER_CC4NP_Pos
è

	)

4632 
	#TIM_CCER_CC4NP
 
TIM_CCER_CC4NP_Msk


	)

4635 
	#TIM_CNT_CNT_Pos
 (0U)

	)

4636 
	#TIM_CNT_CNT_Msk
 (0xFFFFFFFFU << 
TIM_CNT_CNT_Pos
è

	)

4637 
	#TIM_CNT_CNT
 
TIM_CNT_CNT_Msk


	)

4640 
	#TIM_PSC_PSC_Pos
 (0U)

	)

4641 
	#TIM_PSC_PSC_Msk
 (0xFFFFU << 
TIM_PSC_PSC_Pos
è

	)

4642 
	#TIM_PSC_PSC
 
TIM_PSC_PSC_Msk


	)

4645 
	#TIM_ARR_ARR_Pos
 (0U)

	)

4646 
	#TIM_ARR_ARR_Msk
 (0xFFFFFFFFU << 
TIM_ARR_ARR_Pos
è

	)

4647 
	#TIM_ARR_ARR
 
TIM_ARR_ARR_Msk


	)

4650 
	#TIM_RCR_REP_Pos
 (0U)

	)

4651 
	#TIM_RCR_REP_Msk
 (0xFFU << 
TIM_RCR_REP_Pos
è

	)

4652 
	#TIM_RCR_REP
 
TIM_RCR_REP_Msk


	)

4655 
	#TIM_CCR1_CCR1_Pos
 (0U)

	)

4656 
	#TIM_CCR1_CCR1_Msk
 (0xFFFFU << 
TIM_CCR1_CCR1_Pos
è

	)

4657 
	#TIM_CCR1_CCR1
 
TIM_CCR1_CCR1_Msk


	)

4660 
	#TIM_CCR2_CCR2_Pos
 (0U)

	)

4661 
	#TIM_CCR2_CCR2_Msk
 (0xFFFFU << 
TIM_CCR2_CCR2_Pos
è

	)

4662 
	#TIM_CCR2_CCR2
 
TIM_CCR2_CCR2_Msk


	)

4665 
	#TIM_CCR3_CCR3_Pos
 (0U)

	)

4666 
	#TIM_CCR3_CCR3_Msk
 (0xFFFFU << 
TIM_CCR3_CCR3_Pos
è

	)

4667 
	#TIM_CCR3_CCR3
 
TIM_CCR3_CCR3_Msk


	)

4670 
	#TIM_CCR4_CCR4_Pos
 (0U)

	)

4671 
	#TIM_CCR4_CCR4_Msk
 (0xFFFFU << 
TIM_CCR4_CCR4_Pos
è

	)

4672 
	#TIM_CCR4_CCR4
 
TIM_CCR4_CCR4_Msk


	)

4675 
	#TIM_BDTR_DTG_Pos
 (0U)

	)

4676 
	#TIM_BDTR_DTG_Msk
 (0xFFU << 
TIM_BDTR_DTG_Pos
è

	)

4677 
	#TIM_BDTR_DTG
 
TIM_BDTR_DTG_Msk


	)

4678 
	#TIM_BDTR_DTG_0
 (0x01U << 
TIM_BDTR_DTG_Pos
è

	)

4679 
	#TIM_BDTR_DTG_1
 (0x02U << 
TIM_BDTR_DTG_Pos
è

	)

4680 
	#TIM_BDTR_DTG_2
 (0x04U << 
TIM_BDTR_DTG_Pos
è

	)

4681 
	#TIM_BDTR_DTG_3
 (0x08U << 
TIM_BDTR_DTG_Pos
è

	)

4682 
	#TIM_BDTR_DTG_4
 (0x10U << 
TIM_BDTR_DTG_Pos
è

	)

4683 
	#TIM_BDTR_DTG_5
 (0x20U << 
TIM_BDTR_DTG_Pos
è

	)

4684 
	#TIM_BDTR_DTG_6
 (0x40U << 
TIM_BDTR_DTG_Pos
è

	)

4685 
	#TIM_BDTR_DTG_7
 (0x80U << 
TIM_BDTR_DTG_Pos
è

	)

4687 
	#TIM_BDTR_LOCK_Pos
 (8U)

	)

4688 
	#TIM_BDTR_LOCK_Msk
 (0x3U << 
TIM_BDTR_LOCK_Pos
è

	)

4689 
	#TIM_BDTR_LOCK
 
TIM_BDTR_LOCK_Msk


	)

4690 
	#TIM_BDTR_LOCK_0
 (0x1U << 
TIM_BDTR_LOCK_Pos
è

	)

4691 
	#TIM_BDTR_LOCK_1
 (0x2U << 
TIM_BDTR_LOCK_Pos
è

	)

4693 
	#TIM_BDTR_OSSI_Pos
 (10U)

	)

4694 
	#TIM_BDTR_OSSI_Msk
 (0x1U << 
TIM_BDTR_OSSI_Pos
è

	)

4695 
	#TIM_BDTR_OSSI
 
TIM_BDTR_OSSI_Msk


	)

4696 
	#TIM_BDTR_OSSR_Pos
 (11U)

	)

4697 
	#TIM_BDTR_OSSR_Msk
 (0x1U << 
TIM_BDTR_OSSR_Pos
è

	)

4698 
	#TIM_BDTR_OSSR
 
TIM_BDTR_OSSR_Msk


	)

4699 
	#TIM_BDTR_BKE_Pos
 (12U)

	)

4700 
	#TIM_BDTR_BKE_Msk
 (0x1U << 
TIM_BDTR_BKE_Pos
è

	)

4701 
	#TIM_BDTR_BKE
 
TIM_BDTR_BKE_Msk


	)

4702 
	#TIM_BDTR_BKP_Pos
 (13U)

	)

4703 
	#TIM_BDTR_BKP_Msk
 (0x1U << 
TIM_BDTR_BKP_Pos
è

	)

4704 
	#TIM_BDTR_BKP
 
TIM_BDTR_BKP_Msk


	)

4705 
	#TIM_BDTR_AOE_Pos
 (14U)

	)

4706 
	#TIM_BDTR_AOE_Msk
 (0x1U << 
TIM_BDTR_AOE_Pos
è

	)

4707 
	#TIM_BDTR_AOE
 
TIM_BDTR_AOE_Msk


	)

4708 
	#TIM_BDTR_MOE_Pos
 (15U)

	)

4709 
	#TIM_BDTR_MOE_Msk
 (0x1U << 
TIM_BDTR_MOE_Pos
è

	)

4710 
	#TIM_BDTR_MOE
 
TIM_BDTR_MOE_Msk


	)

4713 
	#TIM_DCR_DBA_Pos
 (0U)

	)

4714 
	#TIM_DCR_DBA_Msk
 (0x1FU << 
TIM_DCR_DBA_Pos
è

	)

4715 
	#TIM_DCR_DBA
 
TIM_DCR_DBA_Msk


	)

4716 
	#TIM_DCR_DBA_0
 (0x01U << 
TIM_DCR_DBA_Pos
è

	)

4717 
	#TIM_DCR_DBA_1
 (0x02U << 
TIM_DCR_DBA_Pos
è

	)

4718 
	#TIM_DCR_DBA_2
 (0x04U << 
TIM_DCR_DBA_Pos
è

	)

4719 
	#TIM_DCR_DBA_3
 (0x08U << 
TIM_DCR_DBA_Pos
è

	)

4720 
	#TIM_DCR_DBA_4
 (0x10U << 
TIM_DCR_DBA_Pos
è

	)

4722 
	#TIM_DCR_DBL_Pos
 (8U)

	)

4723 
	#TIM_DCR_DBL_Msk
 (0x1FU << 
TIM_DCR_DBL_Pos
è

	)

4724 
	#TIM_DCR_DBL
 
TIM_DCR_DBL_Msk


	)

4725 
	#TIM_DCR_DBL_0
 (0x01U << 
TIM_DCR_DBL_Pos
è

	)

4726 
	#TIM_DCR_DBL_1
 (0x02U << 
TIM_DCR_DBL_Pos
è

	)

4727 
	#TIM_DCR_DBL_2
 (0x04U << 
TIM_DCR_DBL_Pos
è

	)

4728 
	#TIM_DCR_DBL_3
 (0x08U << 
TIM_DCR_DBL_Pos
è

	)

4729 
	#TIM_DCR_DBL_4
 (0x10U << 
TIM_DCR_DBL_Pos
è

	)

4732 
	#TIM_DMAR_DMAB_Pos
 (0U)

	)

4733 
	#TIM_DMAR_DMAB_Msk
 (0xFFFFU << 
TIM_DMAR_DMAB_Pos
è

	)

4734 
	#TIM_DMAR_DMAB
 
TIM_DMAR_DMAB_Msk


	)

4737 
	#TIM14_OR_TI1_RMP_Pos
 (0U)

	)

4738 
	#TIM14_OR_TI1_RMP_Msk
 (0x3U << 
TIM14_OR_TI1_RMP_Pos
è

	)

4739 
	#TIM14_OR_TI1_RMP
 
TIM14_OR_TI1_RMP_Msk


	)

4740 
	#TIM14_OR_TI1_RMP_0
 (0x1U << 
TIM14_OR_TI1_RMP_Pos
è

	)

4741 
	#TIM14_OR_TI1_RMP_1
 (0x2U << 
TIM14_OR_TI1_RMP_Pos
è

	)

4749 
	#USART_CR1_UE_Pos
 (0U)

	)

4750 
	#USART_CR1_UE_Msk
 (0x1U << 
USART_CR1_UE_Pos
è

	)

4751 
	#USART_CR1_UE
 
USART_CR1_UE_Msk


	)

4752 
	#USART_CR1_RE_Pos
 (2U)

	)

4753 
	#USART_CR1_RE_Msk
 (0x1U << 
USART_CR1_RE_Pos
è

	)

4754 
	#USART_CR1_RE
 
USART_CR1_RE_Msk


	)

4755 
	#USART_CR1_TE_Pos
 (3U)

	)

4756 
	#USART_CR1_TE_Msk
 (0x1U << 
USART_CR1_TE_Pos
è

	)

4757 
	#USART_CR1_TE
 
USART_CR1_TE_Msk


	)

4758 
	#USART_CR1_IDLEIE_Pos
 (4U)

	)

4759 
	#USART_CR1_IDLEIE_Msk
 (0x1U << 
USART_CR1_IDLEIE_Pos
è

	)

4760 
	#USART_CR1_IDLEIE
 
USART_CR1_IDLEIE_Msk


	)

4761 
	#USART_CR1_RXNEIE_Pos
 (5U)

	)

4762 
	#USART_CR1_RXNEIE_Msk
 (0x1U << 
USART_CR1_RXNEIE_Pos
è

	)

4763 
	#USART_CR1_RXNEIE
 
USART_CR1_RXNEIE_Msk


	)

4764 
	#USART_CR1_TCIE_Pos
 (6U)

	)

4765 
	#USART_CR1_TCIE_Msk
 (0x1U << 
USART_CR1_TCIE_Pos
è

	)

4766 
	#USART_CR1_TCIE
 
USART_CR1_TCIE_Msk


	)

4767 
	#USART_CR1_TXEIE_Pos
 (7U)

	)

4768 
	#USART_CR1_TXEIE_Msk
 (0x1U << 
USART_CR1_TXEIE_Pos
è

	)

4769 
	#USART_CR1_TXEIE
 
USART_CR1_TXEIE_Msk


	)

4770 
	#USART_CR1_PEIE_Pos
 (8U)

	)

4771 
	#USART_CR1_PEIE_Msk
 (0x1U << 
USART_CR1_PEIE_Pos
è

	)

4772 
	#USART_CR1_PEIE
 
USART_CR1_PEIE_Msk


	)

4773 
	#USART_CR1_PS_Pos
 (9U)

	)

4774 
	#USART_CR1_PS_Msk
 (0x1U << 
USART_CR1_PS_Pos
è

	)

4775 
	#USART_CR1_PS
 
USART_CR1_PS_Msk


	)

4776 
	#USART_CR1_PCE_Pos
 (10U)

	)

4777 
	#USART_CR1_PCE_Msk
 (0x1U << 
USART_CR1_PCE_Pos
è

	)

4778 
	#USART_CR1_PCE
 
USART_CR1_PCE_Msk


	)

4779 
	#USART_CR1_WAKE_Pos
 (11U)

	)

4780 
	#USART_CR1_WAKE_Msk
 (0x1U << 
USART_CR1_WAKE_Pos
è

	)

4781 
	#USART_CR1_WAKE
 
USART_CR1_WAKE_Msk


	)

4782 
	#USART_CR1_M_Pos
 (12U)

	)

4783 
	#USART_CR1_M_Msk
 (0x1U << 
USART_CR1_M_Pos
è

	)

4784 
	#USART_CR1_M
 
USART_CR1_M_Msk


	)

4785 
	#USART_CR1_MME_Pos
 (13U)

	)

4786 
	#USART_CR1_MME_Msk
 (0x1U << 
USART_CR1_MME_Pos
è

	)

4787 
	#USART_CR1_MME
 
USART_CR1_MME_Msk


	)

4788 
	#USART_CR1_CMIE_Pos
 (14U)

	)

4789 
	#USART_CR1_CMIE_Msk
 (0x1U << 
USART_CR1_CMIE_Pos
è

	)

4790 
	#USART_CR1_CMIE
 
USART_CR1_CMIE_Msk


	)

4791 
	#USART_CR1_OVER8_Pos
 (15U)

	)

4792 
	#USART_CR1_OVER8_Msk
 (0x1U << 
USART_CR1_OVER8_Pos
è

	)

4793 
	#USART_CR1_OVER8
 
USART_CR1_OVER8_Msk


	)

4794 
	#USART_CR1_DEDT_Pos
 (16U)

	)

4795 
	#USART_CR1_DEDT_Msk
 (0x1FU << 
USART_CR1_DEDT_Pos
è

	)

4796 
	#USART_CR1_DEDT
 
USART_CR1_DEDT_Msk


	)

4797 
	#USART_CR1_DEDT_0
 (0x01U << 
USART_CR1_DEDT_Pos
è

	)

4798 
	#USART_CR1_DEDT_1
 (0x02U << 
USART_CR1_DEDT_Pos
è

	)

4799 
	#USART_CR1_DEDT_2
 (0x04U << 
USART_CR1_DEDT_Pos
è

	)

4800 
	#USART_CR1_DEDT_3
 (0x08U << 
USART_CR1_DEDT_Pos
è

	)

4801 
	#USART_CR1_DEDT_4
 (0x10U << 
USART_CR1_DEDT_Pos
è

	)

4802 
	#USART_CR1_DEAT_Pos
 (21U)

	)

4803 
	#USART_CR1_DEAT_Msk
 (0x1FU << 
USART_CR1_DEAT_Pos
è

	)

4804 
	#USART_CR1_DEAT
 
USART_CR1_DEAT_Msk


	)

4805 
	#USART_CR1_DEAT_0
 (0x01U << 
USART_CR1_DEAT_Pos
è

	)

4806 
	#USART_CR1_DEAT_1
 (0x02U << 
USART_CR1_DEAT_Pos
è

	)

4807 
	#USART_CR1_DEAT_2
 (0x04U << 
USART_CR1_DEAT_Pos
è

	)

4808 
	#USART_CR1_DEAT_3
 (0x08U << 
USART_CR1_DEAT_Pos
è

	)

4809 
	#USART_CR1_DEAT_4
 (0x10U << 
USART_CR1_DEAT_Pos
è

	)

4810 
	#USART_CR1_RTOIE_Pos
 (26U)

	)

4811 
	#USART_CR1_RTOIE_Msk
 (0x1U << 
USART_CR1_RTOIE_Pos
è

	)

4812 
	#USART_CR1_RTOIE
 
USART_CR1_RTOIE_Msk


	)

4813 
	#USART_CR1_EOBIE_Pos
 (27U)

	)

4814 
	#USART_CR1_EOBIE_Msk
 (0x1U << 
USART_CR1_EOBIE_Pos
è

	)

4815 
	#USART_CR1_EOBIE
 
USART_CR1_EOBIE_Msk


	)

4818 
	#USART_CR2_ADDM7_Pos
 (4U)

	)

4819 
	#USART_CR2_ADDM7_Msk
 (0x1U << 
USART_CR2_ADDM7_Pos
è

	)

4820 
	#USART_CR2_ADDM7
 
USART_CR2_ADDM7_Msk


	)

4821 
	#USART_CR2_LBCL_Pos
 (8U)

	)

4822 
	#USART_CR2_LBCL_Msk
 (0x1U << 
USART_CR2_LBCL_Pos
è

	)

4823 
	#USART_CR2_LBCL
 
USART_CR2_LBCL_Msk


	)

4824 
	#USART_CR2_CPHA_Pos
 (9U)

	)

4825 
	#USART_CR2_CPHA_Msk
 (0x1U << 
USART_CR2_CPHA_Pos
è

	)

4826 
	#USART_CR2_CPHA
 
USART_CR2_CPHA_Msk


	)

4827 
	#USART_CR2_CPOL_Pos
 (10U)

	)

4828 
	#USART_CR2_CPOL_Msk
 (0x1U << 
USART_CR2_CPOL_Pos
è

	)

4829 
	#USART_CR2_CPOL
 
USART_CR2_CPOL_Msk


	)

4830 
	#USART_CR2_CLKEN_Pos
 (11U)

	)

4831 
	#USART_CR2_CLKEN_Msk
 (0x1U << 
USART_CR2_CLKEN_Pos
è

	)

4832 
	#USART_CR2_CLKEN
 
USART_CR2_CLKEN_Msk


	)

4833 
	#USART_CR2_STOP_Pos
 (12U)

	)

4834 
	#USART_CR2_STOP_Msk
 (0x3U << 
USART_CR2_STOP_Pos
è

	)

4835 
	#USART_CR2_STOP
 
USART_CR2_STOP_Msk


	)

4836 
	#USART_CR2_STOP_0
 (0x1U << 
USART_CR2_STOP_Pos
è

	)

4837 
	#USART_CR2_STOP_1
 (0x2U << 
USART_CR2_STOP_Pos
è

	)

4838 
	#USART_CR2_SWAP_Pos
 (15U)

	)

4839 
	#USART_CR2_SWAP_Msk
 (0x1U << 
USART_CR2_SWAP_Pos
è

	)

4840 
	#USART_CR2_SWAP
 
USART_CR2_SWAP_Msk


	)

4841 
	#USART_CR2_RXINV_Pos
 (16U)

	)

4842 
	#USART_CR2_RXINV_Msk
 (0x1U << 
USART_CR2_RXINV_Pos
è

	)

4843 
	#USART_CR2_RXINV
 
USART_CR2_RXINV_Msk


	)

4844 
	#USART_CR2_TXINV_Pos
 (17U)

	)

4845 
	#USART_CR2_TXINV_Msk
 (0x1U << 
USART_CR2_TXINV_Pos
è

	)

4846 
	#USART_CR2_TXINV
 
USART_CR2_TXINV_Msk


	)

4847 
	#USART_CR2_DATAINV_Pos
 (18U)

	)

4848 
	#USART_CR2_DATAINV_Msk
 (0x1U << 
USART_CR2_DATAINV_Pos
è

	)

4849 
	#USART_CR2_DATAINV
 
USART_CR2_DATAINV_Msk


	)

4850 
	#USART_CR2_MSBFIRST_Pos
 (19U)

	)

4851 
	#USART_CR2_MSBFIRST_Msk
 (0x1U << 
USART_CR2_MSBFIRST_Pos
è

	)

4852 
	#USART_CR2_MSBFIRST
 
USART_CR2_MSBFIRST_Msk


	)

4853 
	#USART_CR2_ABREN_Pos
 (20U)

	)

4854 
	#USART_CR2_ABREN_Msk
 (0x1U << 
USART_CR2_ABREN_Pos
è

	)

4855 
	#USART_CR2_ABREN
 
USART_CR2_ABREN_Msk


	)

4856 
	#USART_CR2_ABRMODE_Pos
 (21U)

	)

4857 
	#USART_CR2_ABRMODE_Msk
 (0x3U << 
USART_CR2_ABRMODE_Pos
è

	)

4858 
	#USART_CR2_ABRMODE
 
USART_CR2_ABRMODE_Msk


	)

4859 
	#USART_CR2_ABRMODE_0
 (0x1U << 
USART_CR2_ABRMODE_Pos
è

	)

4860 
	#USART_CR2_ABRMODE_1
 (0x2U << 
USART_CR2_ABRMODE_Pos
è

	)

4861 
	#USART_CR2_RTOEN_Pos
 (23U)

	)

4862 
	#USART_CR2_RTOEN_Msk
 (0x1U << 
USART_CR2_RTOEN_Pos
è

	)

4863 
	#USART_CR2_RTOEN
 
USART_CR2_RTOEN_Msk


	)

4864 
	#USART_CR2_ADD_Pos
 (24U)

	)

4865 
	#USART_CR2_ADD_Msk
 (0xFFU << 
USART_CR2_ADD_Pos
è

	)

4866 
	#USART_CR2_ADD
 
USART_CR2_ADD_Msk


	)

4869 
	#USART_CR3_EIE_Pos
 (0U)

	)

4870 
	#USART_CR3_EIE_Msk
 (0x1U << 
USART_CR3_EIE_Pos
è

	)

4871 
	#USART_CR3_EIE
 
USART_CR3_EIE_Msk


	)

4872 
	#USART_CR3_HDSEL_Pos
 (3U)

	)

4873 
	#USART_CR3_HDSEL_Msk
 (0x1U << 
USART_CR3_HDSEL_Pos
è

	)

4874 
	#USART_CR3_HDSEL
 
USART_CR3_HDSEL_Msk


	)

4875 
	#USART_CR3_DMAR_Pos
 (6U)

	)

4876 
	#USART_CR3_DMAR_Msk
 (0x1U << 
USART_CR3_DMAR_Pos
è

	)

4877 
	#USART_CR3_DMAR
 
USART_CR3_DMAR_Msk


	)

4878 
	#USART_CR3_DMAT_Pos
 (7U)

	)

4879 
	#USART_CR3_DMAT_Msk
 (0x1U << 
USART_CR3_DMAT_Pos
è

	)

4880 
	#USART_CR3_DMAT
 
USART_CR3_DMAT_Msk


	)

4881 
	#USART_CR3_RTSE_Pos
 (8U)

	)

4882 
	#USART_CR3_RTSE_Msk
 (0x1U << 
USART_CR3_RTSE_Pos
è

	)

4883 
	#USART_CR3_RTSE
 
USART_CR3_RTSE_Msk


	)

4884 
	#USART_CR3_CTSE_Pos
 (9U)

	)

4885 
	#USART_CR3_CTSE_Msk
 (0x1U << 
USART_CR3_CTSE_Pos
è

	)

4886 
	#USART_CR3_CTSE
 
USART_CR3_CTSE_Msk


	)

4887 
	#USART_CR3_CTSIE_Pos
 (10U)

	)

4888 
	#USART_CR3_CTSIE_Msk
 (0x1U << 
USART_CR3_CTSIE_Pos
è

	)

4889 
	#USART_CR3_CTSIE
 
USART_CR3_CTSIE_Msk


	)

4890 
	#USART_CR3_ONEBIT_Pos
 (11U)

	)

4891 
	#USART_CR3_ONEBIT_Msk
 (0x1U << 
USART_CR3_ONEBIT_Pos
è

	)

4892 
	#USART_CR3_ONEBIT
 
USART_CR3_ONEBIT_Msk


	)

4893 
	#USART_CR3_OVRDIS_Pos
 (12U)

	)

4894 
	#USART_CR3_OVRDIS_Msk
 (0x1U << 
USART_CR3_OVRDIS_Pos
è

	)

4895 
	#USART_CR3_OVRDIS
 
USART_CR3_OVRDIS_Msk


	)

4896 
	#USART_CR3_DDRE_Pos
 (13U)

	)

4897 
	#USART_CR3_DDRE_Msk
 (0x1U << 
USART_CR3_DDRE_Pos
è

	)

4898 
	#USART_CR3_DDRE
 
USART_CR3_DDRE_Msk


	)

4899 
	#USART_CR3_DEM_Pos
 (14U)

	)

4900 
	#USART_CR3_DEM_Msk
 (0x1U << 
USART_CR3_DEM_Pos
è

	)

4901 
	#USART_CR3_DEM
 
USART_CR3_DEM_Msk


	)

4902 
	#USART_CR3_DEP_Pos
 (15U)

	)

4903 
	#USART_CR3_DEP_Msk
 (0x1U << 
USART_CR3_DEP_Pos
è

	)

4904 
	#USART_CR3_DEP
 
USART_CR3_DEP_Msk


	)

4907 
	#USART_BRR_DIV_FRACTION_Pos
 (0U)

	)

4908 
	#USART_BRR_DIV_FRACTION_Msk
 (0xFU << 
USART_BRR_DIV_FRACTION_Pos
è

	)

4909 
	#USART_BRR_DIV_FRACTION
 
USART_BRR_DIV_FRACTION_Msk


	)

4910 
	#USART_BRR_DIV_MANTISSA_Pos
 (4U)

	)

4911 
	#USART_BRR_DIV_MANTISSA_Msk
 (0xFFFU << 
USART_BRR_DIV_MANTISSA_Pos
è

	)

4912 
	#USART_BRR_DIV_MANTISSA
 
USART_BRR_DIV_MANTISSA_Msk


	)

4915 
	#USART_GTPR_PSC_Pos
 (0U)

	)

4916 
	#USART_GTPR_PSC_Msk
 (0xFFU << 
USART_GTPR_PSC_Pos
è

	)

4917 
	#USART_GTPR_PSC
 
USART_GTPR_PSC_Msk


	)

4918 
	#USART_GTPR_GT_Pos
 (8U)

	)

4919 
	#USART_GTPR_GT_Msk
 (0xFFU << 
USART_GTPR_GT_Pos
è

	)

4920 
	#USART_GTPR_GT
 
USART_GTPR_GT_Msk


	)

4924 
	#USART_RTOR_RTO_Pos
 (0U)

	)

4925 
	#USART_RTOR_RTO_Msk
 (0xFFFFFFU << 
USART_RTOR_RTO_Pos
è

	)

4926 
	#USART_RTOR_RTO
 
USART_RTOR_RTO_Msk


	)

4927 
	#USART_RTOR_BLEN_Pos
 (24U)

	)

4928 
	#USART_RTOR_BLEN_Msk
 (0xFFU << 
USART_RTOR_BLEN_Pos
è

	)

4929 
	#USART_RTOR_BLEN
 
USART_RTOR_BLEN_Msk


	)

4932 
	#USART_RQR_ABRRQ_Pos
 (0U)

	)

4933 
	#USART_RQR_ABRRQ_Msk
 (0x1U << 
USART_RQR_ABRRQ_Pos
è

	)

4934 
	#USART_RQR_ABRRQ
 
USART_RQR_ABRRQ_Msk


	)

4935 
	#USART_RQR_SBKRQ_Pos
 (1U)

	)

4936 
	#USART_RQR_SBKRQ_Msk
 (0x1U << 
USART_RQR_SBKRQ_Pos
è

	)

4937 
	#USART_RQR_SBKRQ
 
USART_RQR_SBKRQ_Msk


	)

4938 
	#USART_RQR_MMRQ_Pos
 (2U)

	)

4939 
	#USART_RQR_MMRQ_Msk
 (0x1U << 
USART_RQR_MMRQ_Pos
è

	)

4940 
	#USART_RQR_MMRQ
 
USART_RQR_MMRQ_Msk


	)

4941 
	#USART_RQR_RXFRQ_Pos
 (3U)

	)

4942 
	#USART_RQR_RXFRQ_Msk
 (0x1U << 
USART_RQR_RXFRQ_Pos
è

	)

4943 
	#USART_RQR_RXFRQ
 
USART_RQR_RXFRQ_Msk


	)

4946 
	#USART_ISR_PE_Pos
 (0U)

	)

4947 
	#USART_ISR_PE_Msk
 (0x1U << 
USART_ISR_PE_Pos
è

	)

4948 
	#USART_ISR_PE
 
USART_ISR_PE_Msk


	)

4949 
	#USART_ISR_FE_Pos
 (1U)

	)

4950 
	#USART_ISR_FE_Msk
 (0x1U << 
USART_ISR_FE_Pos
è

	)

4951 
	#USART_ISR_FE
 
USART_ISR_FE_Msk


	)

4952 
	#USART_ISR_NE_Pos
 (2U)

	)

4953 
	#USART_ISR_NE_Msk
 (0x1U << 
USART_ISR_NE_Pos
è

	)

4954 
	#USART_ISR_NE
 
USART_ISR_NE_Msk


	)

4955 
	#USART_ISR_ORE_Pos
 (3U)

	)

4956 
	#USART_ISR_ORE_Msk
 (0x1U << 
USART_ISR_ORE_Pos
è

	)

4957 
	#USART_ISR_ORE
 
USART_ISR_ORE_Msk


	)

4958 
	#USART_ISR_IDLE_Pos
 (4U)

	)

4959 
	#USART_ISR_IDLE_Msk
 (0x1U << 
USART_ISR_IDLE_Pos
è

	)

4960 
	#USART_ISR_IDLE
 
USART_ISR_IDLE_Msk


	)

4961 
	#USART_ISR_RXNE_Pos
 (5U)

	)

4962 
	#USART_ISR_RXNE_Msk
 (0x1U << 
USART_ISR_RXNE_Pos
è

	)

4963 
	#USART_ISR_RXNE
 
USART_ISR_RXNE_Msk


	)

4964 
	#USART_ISR_TC_Pos
 (6U)

	)

4965 
	#USART_ISR_TC_Msk
 (0x1U << 
USART_ISR_TC_Pos
è

	)

4966 
	#USART_ISR_TC
 
USART_ISR_TC_Msk


	)

4967 
	#USART_ISR_TXE_Pos
 (7U)

	)

4968 
	#USART_ISR_TXE_Msk
 (0x1U << 
USART_ISR_TXE_Pos
è

	)

4969 
	#USART_ISR_TXE
 
USART_ISR_TXE_Msk


	)

4970 
	#USART_ISR_CTSIF_Pos
 (9U)

	)

4971 
	#USART_ISR_CTSIF_Msk
 (0x1U << 
USART_ISR_CTSIF_Pos
è

	)

4972 
	#USART_ISR_CTSIF
 
USART_ISR_CTSIF_Msk


	)

4973 
	#USART_ISR_CTS_Pos
 (10U)

	)

4974 
	#USART_ISR_CTS_Msk
 (0x1U << 
USART_ISR_CTS_Pos
è

	)

4975 
	#USART_ISR_CTS
 
USART_ISR_CTS_Msk


	)

4976 
	#USART_ISR_RTOF_Pos
 (11U)

	)

4977 
	#USART_ISR_RTOF_Msk
 (0x1U << 
USART_ISR_RTOF_Pos
è

	)

4978 
	#USART_ISR_RTOF
 
USART_ISR_RTOF_Msk


	)

4979 
	#USART_ISR_ABRE_Pos
 (14U)

	)

4980 
	#USART_ISR_ABRE_Msk
 (0x1U << 
USART_ISR_ABRE_Pos
è

	)

4981 
	#USART_ISR_ABRE
 
USART_ISR_ABRE_Msk


	)

4982 
	#USART_ISR_ABRF_Pos
 (15U)

	)

4983 
	#USART_ISR_ABRF_Msk
 (0x1U << 
USART_ISR_ABRF_Pos
è

	)

4984 
	#USART_ISR_ABRF
 
USART_ISR_ABRF_Msk


	)

4985 
	#USART_ISR_BUSY_Pos
 (16U)

	)

4986 
	#USART_ISR_BUSY_Msk
 (0x1U << 
USART_ISR_BUSY_Pos
è

	)

4987 
	#USART_ISR_BUSY
 
USART_ISR_BUSY_Msk


	)

4988 
	#USART_ISR_CMF_Pos
 (17U)

	)

4989 
	#USART_ISR_CMF_Msk
 (0x1U << 
USART_ISR_CMF_Pos
è

	)

4990 
	#USART_ISR_CMF
 
USART_ISR_CMF_Msk


	)

4991 
	#USART_ISR_SBKF_Pos
 (18U)

	)

4992 
	#USART_ISR_SBKF_Msk
 (0x1U << 
USART_ISR_SBKF_Pos
è

	)

4993 
	#USART_ISR_SBKF
 
USART_ISR_SBKF_Msk


	)

4994 
	#USART_ISR_RWU_Pos
 (19U)

	)

4995 
	#USART_ISR_RWU_Msk
 (0x1U << 
USART_ISR_RWU_Pos
è

	)

4996 
	#USART_ISR_RWU
 
USART_ISR_RWU_Msk


	)

4997 
	#USART_ISR_TEACK_Pos
 (21U)

	)

4998 
	#USART_ISR_TEACK_Msk
 (0x1U << 
USART_ISR_TEACK_Pos
è

	)

4999 
	#USART_ISR_TEACK
 
USART_ISR_TEACK_Msk


	)

5000 
	#USART_ISR_REACK_Pos
 (22U)

	)

5001 
	#USART_ISR_REACK_Msk
 (0x1U << 
USART_ISR_REACK_Pos
è

	)

5002 
	#USART_ISR_REACK
 
USART_ISR_REACK_Msk


	)

5005 
	#USART_ICR_PECF_Pos
 (0U)

	)

5006 
	#USART_ICR_PECF_Msk
 (0x1U << 
USART_ICR_PECF_Pos
è

	)

5007 
	#USART_ICR_PECF
 
USART_ICR_PECF_Msk


	)

5008 
	#USART_ICR_FECF_Pos
 (1U)

	)

5009 
	#USART_ICR_FECF_Msk
 (0x1U << 
USART_ICR_FECF_Pos
è

	)

5010 
	#USART_ICR_FECF
 
USART_ICR_FECF_Msk


	)

5011 
	#USART_ICR_NCF_Pos
 (2U)

	)

5012 
	#USART_ICR_NCF_Msk
 (0x1U << 
USART_ICR_NCF_Pos
è

	)

5013 
	#USART_ICR_NCF
 
USART_ICR_NCF_Msk


	)

5014 
	#USART_ICR_ORECF_Pos
 (3U)

	)

5015 
	#USART_ICR_ORECF_Msk
 (0x1U << 
USART_ICR_ORECF_Pos
è

	)

5016 
	#USART_ICR_ORECF
 
USART_ICR_ORECF_Msk


	)

5017 
	#USART_ICR_IDLECF_Pos
 (4U)

	)

5018 
	#USART_ICR_IDLECF_Msk
 (0x1U << 
USART_ICR_IDLECF_Pos
è

	)

5019 
	#USART_ICR_IDLECF
 
USART_ICR_IDLECF_Msk


	)

5020 
	#USART_ICR_TCCF_Pos
 (6U)

	)

5021 
	#USART_ICR_TCCF_Msk
 (0x1U << 
USART_ICR_TCCF_Pos
è

	)

5022 
	#USART_ICR_TCCF
 
USART_ICR_TCCF_Msk


	)

5023 
	#USART_ICR_CTSCF_Pos
 (9U)

	)

5024 
	#USART_ICR_CTSCF_Msk
 (0x1U << 
USART_ICR_CTSCF_Pos
è

	)

5025 
	#USART_ICR_CTSCF
 
USART_ICR_CTSCF_Msk


	)

5026 
	#USART_ICR_RTOCF_Pos
 (11U)

	)

5027 
	#USART_ICR_RTOCF_Msk
 (0x1U << 
USART_ICR_RTOCF_Pos
è

	)

5028 
	#USART_ICR_RTOCF
 
USART_ICR_RTOCF_Msk


	)

5029 
	#USART_ICR_CMCF_Pos
 (17U)

	)

5030 
	#USART_ICR_CMCF_Msk
 (0x1U << 
USART_ICR_CMCF_Pos
è

	)

5031 
	#USART_ICR_CMCF
 
USART_ICR_CMCF_Msk


	)

5034 
	#USART_RDR_RDR
 ((
ušt16_t
)0x01FFUè

	)

5037 
	#USART_TDR_TDR
 ((
ušt16_t
)0x01FFUè

	)

5046 
	#WWDG_CR_T_Pos
 (0U)

	)

5047 
	#WWDG_CR_T_Msk
 (0x7FU << 
WWDG_CR_T_Pos
è

	)

5048 
	#WWDG_CR_T
 
WWDG_CR_T_Msk


	)

5049 
	#WWDG_CR_T_0
 (0x01U << 
WWDG_CR_T_Pos
è

	)

5050 
	#WWDG_CR_T_1
 (0x02U << 
WWDG_CR_T_Pos
è

	)

5051 
	#WWDG_CR_T_2
 (0x04U << 
WWDG_CR_T_Pos
è

	)

5052 
	#WWDG_CR_T_3
 (0x08U << 
WWDG_CR_T_Pos
è

	)

5053 
	#WWDG_CR_T_4
 (0x10U << 
WWDG_CR_T_Pos
è

	)

5054 
	#WWDG_CR_T_5
 (0x20U << 
WWDG_CR_T_Pos
è

	)

5055 
	#WWDG_CR_T_6
 (0x40U << 
WWDG_CR_T_Pos
è

	)

5058 
	#WWDG_CR_T0
 
WWDG_CR_T_0


	)

5059 
	#WWDG_CR_T1
 
WWDG_CR_T_1


	)

5060 
	#WWDG_CR_T2
 
WWDG_CR_T_2


	)

5061 
	#WWDG_CR_T3
 
WWDG_CR_T_3


	)

5062 
	#WWDG_CR_T4
 
WWDG_CR_T_4


	)

5063 
	#WWDG_CR_T5
 
WWDG_CR_T_5


	)

5064 
	#WWDG_CR_T6
 
WWDG_CR_T_6


	)

5066 
	#WWDG_CR_WDGA_Pos
 (7U)

	)

5067 
	#WWDG_CR_WDGA_Msk
 (0x1U << 
WWDG_CR_WDGA_Pos
è

	)

5068 
	#WWDG_CR_WDGA
 
WWDG_CR_WDGA_Msk


	)

5071 
	#WWDG_CFR_W_Pos
 (0U)

	)

5072 
	#WWDG_CFR_W_Msk
 (0x7FU << 
WWDG_CFR_W_Pos
è

	)

5073 
	#WWDG_CFR_W
 
WWDG_CFR_W_Msk


	)

5074 
	#WWDG_CFR_W_0
 (0x01U << 
WWDG_CFR_W_Pos
è

	)

5075 
	#WWDG_CFR_W_1
 (0x02U << 
WWDG_CFR_W_Pos
è

	)

5076 
	#WWDG_CFR_W_2
 (0x04U << 
WWDG_CFR_W_Pos
è

	)

5077 
	#WWDG_CFR_W_3
 (0x08U << 
WWDG_CFR_W_Pos
è

	)

5078 
	#WWDG_CFR_W_4
 (0x10U << 
WWDG_CFR_W_Pos
è

	)

5079 
	#WWDG_CFR_W_5
 (0x20U << 
WWDG_CFR_W_Pos
è

	)

5080 
	#WWDG_CFR_W_6
 (0x40U << 
WWDG_CFR_W_Pos
è

	)

5083 
	#WWDG_CFR_W0
 
WWDG_CFR_W_0


	)

5084 
	#WWDG_CFR_W1
 
WWDG_CFR_W_1


	)

5085 
	#WWDG_CFR_W2
 
WWDG_CFR_W_2


	)

5086 
	#WWDG_CFR_W3
 
WWDG_CFR_W_3


	)

5087 
	#WWDG_CFR_W4
 
WWDG_CFR_W_4


	)

5088 
	#WWDG_CFR_W5
 
WWDG_CFR_W_5


	)

5089 
	#WWDG_CFR_W6
 
WWDG_CFR_W_6


	)

5091 
	#WWDG_CFR_WDGTB_Pos
 (7U)

	)

5092 
	#WWDG_CFR_WDGTB_Msk
 (0x3U << 
WWDG_CFR_WDGTB_Pos
è

	)

5093 
	#WWDG_CFR_WDGTB
 
WWDG_CFR_WDGTB_Msk


	)

5094 
	#WWDG_CFR_WDGTB_0
 (0x1U << 
WWDG_CFR_WDGTB_Pos
è

	)

5095 
	#WWDG_CFR_WDGTB_1
 (0x2U << 
WWDG_CFR_WDGTB_Pos
è

	)

5098 
	#WWDG_CFR_WDGTB0
 
WWDG_CFR_WDGTB_0


	)

5099 
	#WWDG_CFR_WDGTB1
 
WWDG_CFR_WDGTB_1


	)

5101 
	#WWDG_CFR_EWI_Pos
 (9U)

	)

5102 
	#WWDG_CFR_EWI_Msk
 (0x1U << 
WWDG_CFR_EWI_Pos
è

	)

5103 
	#WWDG_CFR_EWI
 
WWDG_CFR_EWI_Msk


	)

5106 
	#WWDG_SR_EWIF_Pos
 (0U)

	)

5107 
	#WWDG_SR_EWIF_Msk
 (0x1U << 
WWDG_SR_EWIF_Pos
è

	)

5108 
	#WWDG_SR_EWIF
 
WWDG_SR_EWIF_Msk


	)

5124 
	#IS_ADC_ALL_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
ADC1
)

	)

5126 
	#IS_ADC_COMMON_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
ADC
)

	)

5129 
	#IS_CRC_ALL_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
CRC
)

	)

5132 
	#IS_DMA_ALL_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
DMA1_ChªÃl1
è|| \

	)

5133 ((
INSTANCE
è=ð
DMA1_ChªÃl2
) || \

5134 ((
INSTANCE
è=ð
DMA1_ChªÃl3
) || \

5135 ((
INSTANCE
è=ð
DMA1_ChªÃl4
) || \

5136 ((
INSTANCE
è=ð
DMA1_ChªÃl5
))

5139 
	#IS_GPIO_ALL_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
GPIOA
è|| \

	)

5140 ((
INSTANCE
è=ð
GPIOB
) || \

5141 ((
INSTANCE
è=ð
GPIOC
) || \

5142 ((
INSTANCE
è=ð
GPIOD
) || \

5143 ((
INSTANCE
è=ð
GPIOF
))

5146 
	#IS_GPIO_AF_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
GPIOA
è|| \

	)

5147 ((
INSTANCE
è=ð
GPIOB
))

5150 
	#IS_GPIO_LOCK_INSTANCE
(
INSTANCE
è(((INSTANCEè=ð
GPIOA
è|| \

	)

5151 ((
INSTANCE
è=ð
GPIOB
))

5154 
	#IS_I2C_ALL_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
I2C1
)

	)

5158 
	#IS_IWDG_ALL_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
IWDG
)

	)

5161 
	#IS_RTC_ALL_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
RTC
)

	)

5164 
	#IS_SMBUS_ALL_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
I2C1
)

	)

5167 
	#IS_SPI_ALL_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
SPI1
)

	)

5170 
	#IS_TIM_INSTANCE
(
INSTANCE
)\

	)

5171 (((
INSTANCE
è=ð
TIM1
) || \

5172 ((
INSTANCE
è=ð
TIM3
) || \

5173 ((
INSTANCE
è=ð
TIM14
) || \

5174 ((
INSTANCE
è=ð
TIM16
) || \

5175 ((
INSTANCE
è=ð
TIM17
))

5177 
	#IS_TIM_CC1_INSTANCE
(
INSTANCE
)\

	)

5178 (((
INSTANCE
è=ð
TIM1
) || \

5179 ((
INSTANCE
è=ð
TIM3
) || \

5180 ((
INSTANCE
è=ð
TIM14
) || \

5181 ((
INSTANCE
è=ð
TIM16
) || \

5182 ((
INSTANCE
è=ð
TIM17
))

5184 
	#IS_TIM_CC2_INSTANCE
(
INSTANCE
)\

	)

5185 (((
INSTANCE
è=ð
TIM1
) || \

5186 ((
INSTANCE
è=ð
TIM3
))

5188 
	#IS_TIM_CC3_INSTANCE
(
INSTANCE
)\

	)

5189 (((
INSTANCE
è=ð
TIM1
) || \

5190 ((
INSTANCE
è=ð
TIM3
))

5192 
	#IS_TIM_CC4_INSTANCE
(
INSTANCE
)\

	)

5193 (((
INSTANCE
è=ð
TIM1
) || \

5194 ((
INSTANCE
è=ð
TIM3
))

5196 
	#IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE
(
INSTANCE
)\

	)

5197 (((
INSTANCE
è=ð
TIM1
) || \

5198 ((
INSTANCE
è=ð
TIM3
))

5200 
	#IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE
(
INSTANCE
)\

	)

5201 (((
INSTANCE
è=ð
TIM1
) || \

5202 ((
INSTANCE
è=ð
TIM3
))

5204 
	#IS_TIM_CLOCKSOURCE_TIX_INSTANCE
(
INSTANCE
)\

	)

5205 (((
INSTANCE
è=ð
TIM1
) || \

5206 ((
INSTANCE
è=ð
TIM3
))

5208 
	#IS_TIM_CLOCKSOURCE_ITRX_INSTANCE
(
INSTANCE
)\

	)

5209 (((
INSTANCE
è=ð
TIM1
) || \

5210 ((
INSTANCE
è=ð
TIM3
))

5212 
	#IS_TIM_OCXREF_CLEAR_INSTANCE
(
INSTANCE
)\

	)

5213 (((
INSTANCE
è=ð
TIM1
) || \

5214 ((
INSTANCE
è=ð
TIM3
))

5216 
	#IS_TIM_ENCODER_INTERFACE_INSTANCE
(
INSTANCE
)\

	)

5217 (((
INSTANCE
è=ð
TIM1
) || \

5218 ((
INSTANCE
è=ð
TIM3
))

5220 
	#IS_TIM_HALL_INTERFACE_INSTANCE
(
INSTANCE
)\

	)

5221 (((
INSTANCE
è=ð
TIM1
))

5223 
	#IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE
(
INSTANCE
)\

	)

5224 (((
INSTANCE
è=ð
TIM1
))

5226 
	#IS_TIM_XOR_INSTANCE
(
INSTANCE
)\

	)

5227 (((
INSTANCE
è=ð
TIM1
) || \

5228 ((
INSTANCE
è=ð
TIM3
))

5230 
	#IS_TIM_MASTER_INSTANCE
(
INSTANCE
)\

	)

5231 (((
INSTANCE
è=ð
TIM1
) || \

5232 ((
INSTANCE
è=ð
TIM3
))

5234 
	#IS_TIM_SLAVE_INSTANCE
(
INSTANCE
)\

	)

5235 (((
INSTANCE
è=ð
TIM1
) || \

5236 ((
INSTANCE
è=ð
TIM3
))

5238 
	#IS_TIM_32B_COUNTER_INSTANCE
(
INSTANCE
è(0)

	)

5240 
	#IS_TIM_DMABURST_INSTANCE
(
INSTANCE
)\

	)

5241 (((
INSTANCE
è=ð
TIM1
) || \

5242 ((
INSTANCE
è=ð
TIM3
) || \

5243 ((
INSTANCE
è=ð
TIM16
) || \

5244 ((
INSTANCE
è=ð
TIM17
))

5246 
	#IS_TIM_BREAK_INSTANCE
(
INSTANCE
)\

	)

5247 (((
INSTANCE
è=ð
TIM1
) || \

5248 ((
INSTANCE
è=ð
TIM16
) || \

5249 ((
INSTANCE
è=ð
TIM17
))

5251 
	#IS_TIM_CCX_INSTANCE
(
INSTANCE
, 
CHANNEL
è\

	)

5252 ((((
INSTANCE
è=ð
TIM1
) && \

5253 (((
CHANNEL
è=ð
TIM_CHANNEL_1
) || \

5254 ((
CHANNEL
è=ð
TIM_CHANNEL_2
) || \

5255 ((
CHANNEL
è=ð
TIM_CHANNEL_3
) || \

5256 ((
CHANNEL
è=ð
TIM_CHANNEL_4
))) \

5258 (((
INSTANCE
è=ð
TIM3
) && \

5259 (((
CHANNEL
è=ð
TIM_CHANNEL_1
) || \

5260 ((
CHANNEL
è=ð
TIM_CHANNEL_2
) || \

5261 ((
CHANNEL
è=ð
TIM_CHANNEL_3
) || \

5262 ((
CHANNEL
è=ð
TIM_CHANNEL_4
))) \

5264 (((
INSTANCE
è=ð
TIM14
) && \

5265 (((
CHANNEL
è=ð
TIM_CHANNEL_1
))) \

5267 (((
INSTANCE
è=ð
TIM16
) && \

5268 (((
CHANNEL
è=ð
TIM_CHANNEL_1
))) \

5270 (((
INSTANCE
è=ð
TIM17
) && \

5271 (((
CHANNEL
è=ð
TIM_CHANNEL_1
))))

5273 
	#IS_TIM_CCXN_INSTANCE
(
INSTANCE
, 
CHANNEL
è\

	)

5274 ((((
INSTANCE
è=ð
TIM1
) && \

5275 (((
CHANNEL
è=ð
TIM_CHANNEL_1
) || \

5276 ((
CHANNEL
è=ð
TIM_CHANNEL_2
) || \

5277 ((
CHANNEL
è=ð
TIM_CHANNEL_3
))) \

5279 (((
INSTANCE
è=ð
TIM16
) && \

5280 ((
CHANNEL
è=ð
TIM_CHANNEL_1
)) \

5282 (((
INSTANCE
è=ð
TIM17
) && \

5283 ((
CHANNEL
è=ð
TIM_CHANNEL_1
)))

5285 
	#IS_TIM_COUNTER_MODE_SELECT_INSTANCE
(
INSTANCE
)\

	)

5286 (((
INSTANCE
è=ð
TIM1
) || \

5287 ((
INSTANCE
è=ð
TIM3
))

5289 
	#IS_TIM_REPETITION_COUNTER_INSTANCE
(
INSTANCE
)\

	)

5290 (((
INSTANCE
è=ð
TIM1
) || \

5291 ((
INSTANCE
è=ð
TIM16
) || \

5292 ((
INSTANCE
è=ð
TIM17
))

5294 
	#IS_TIM_CLOCK_DIVISION_INSTANCE
(
INSTANCE
)\

	)

5295 (((
INSTANCE
è=ð
TIM1
) || \

5296 ((
INSTANCE
è=ð
TIM3
) || \

5297 ((
INSTANCE
è=ð
TIM14
) || \

5298 ((
INSTANCE
è=ð
TIM16
) || \

5299 ((
INSTANCE
è=ð
TIM17
))

5301 
	#IS_TIM_DMA_INSTANCE
(
INSTANCE
)\

	)

5302 (((
INSTANCE
è=ð
TIM1
) || \

5303 ((
INSTANCE
è=ð
TIM3
) || \

5304 ((
INSTANCE
è=ð
TIM16
) || \

5305 ((
INSTANCE
è=ð
TIM17
))

5307 
	#IS_TIM_DMA_CC_INSTANCE
(
INSTANCE
)\

	)

5308 (((
INSTANCE
è=ð
TIM1
) || \

5309 ((
INSTANCE
è=ð
TIM3
) || \

5310 ((
INSTANCE
è=ð
TIM16
) || \

5311 ((
INSTANCE
è=ð
TIM17
))

5313 
	#IS_TIM_COMMUTATION_EVENT_INSTANCE
(
INSTANCE
)\

	)

5314 (((
INSTANCE
è=ð
TIM1
) || \

5315 ((
INSTANCE
è=ð
TIM16
) || \

5316 ((
INSTANCE
è=ð
TIM17
))

5318 
	#IS_TIM_REMAP_INSTANCE
(
INSTANCE
)\

	)

5319 ((
INSTANCE
è=ð
TIM14
)

5321 
	#IS_TIM_ADVANCED_INSTANCE
(
INSTANCE
)\

	)

5322 ((
INSTANCE
è=ð
TIM1
)

5325 
	#IS_USART_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
USART1
)

	)

5328 
	#IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
USART1
)

	)

5331 
	#IS_UART_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
USART1
)

	)

5334 
	#IS_UART_HALFDUPLEX_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
USART1
)

	)

5337 
	#IS_UART_HWFLOW_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
USART1
)

	)

5340 
	#IS_UART_DRIVER_ENABLE_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
USART1
)

	)

5343 
	#IS_WWDG_ALL_INSTANCE
(
INSTANCE
è((INSTANCEè=ð
WWDG
)

	)

5359 
	#ADC1_COMP_IRQn
 
ADC1_IRQn


	)

5360 
	#DMA1_Ch1_IRQn
 
DMA1_ChªÃl1_IRQn


	)

5361 
	#DMA1_Ch2_3_DMA2_Ch1_2_IRQn
 
DMA1_ChªÃl2_3_IRQn


	)

5362 
	#DMA1_ChªÃl4_5_6_7_IRQn
 
DMA1_ChªÃl4_5_IRQn


	)

5363 
	#DMA1_Ch4_7_DMA2_Ch3_5_IRQn
 
DMA1_ChªÃl4_5_IRQn


	)

5364 
	#RCC_CRS_IRQn
 
RCC_IRQn


	)

5368 
	#ADC1_COMP_IRQHªdËr
 
ADC1_IRQHªdËr


	)

5369 
	#DMA1_Ch1_IRQHªdËr
 
DMA1_ChªÃl1_IRQHªdËr


	)

5370 
	#DMA1_Ch2_3_DMA2_Ch1_2_IRQHªdËr
 
DMA1_ChªÃl2_3_IRQHªdËr


	)

5371 
	#DMA1_ChªÃl4_5_6_7_IRQHªdËr
 
DMA1_ChªÃl4_5_IRQHªdËr


	)

5372 
	#DMA1_Ch4_7_DMA2_Ch3_5_IRQHªdËr
 
DMA1_ChªÃl4_5_IRQHªdËr


	)

5373 
	#RCC_CRS_IRQHªdËr
 
RCC_IRQHªdËr


	)

5376 #ifdeà
__ýlu¥lus


	@i2c_oled/Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h

54 #iâdeà
__STM32F0xx_H


55 
	#__STM32F0xx_H


	)

57 #ifdeà
__ýlu¥lus


68 #ià!
defšed
 (
STM32F0
)

69 
	#STM32F0


	)

76 #ià!
defšed
 (
STM32F030x6
è&& !defšed (
STM32F030x8
) && \

77 !
defšed
 (
STM32F031x6
è&& !defšed (
STM32F038xx
) && \

78 !
defšed
 (
STM32F042x6
è&& !defšed (
STM32F048xx
è&& !defšed (
STM32F070x6
) && \

79 !
defšed
 (
STM32F051x8
è&& !defšed (
STM32F058xx
) && \

80 !
defšed
 (
STM32F071xB
è&& !defšed (
STM32F072xB
è&& !defšed (
STM32F078xx
è&& !defšed (
STM32F070xB
) && \

81 !
defšed
 (
STM32F091xC
è&& !defšed (
STM32F098xx
è&& !
	$defšed
 (
STM32F030xC
)

103 #ià!
	`defšed
 (
USE_HAL_DRIVER
)

115 
	#__STM32F0_DEVICE_VERSION_MAIN
 (0x02è

	)

116 
	#__STM32F0_DEVICE_VERSION_SUB1
 (0x03è

	)

117 
	#__STM32F0_DEVICE_VERSION_SUB2
 (0x03è

	)

118 
	#__STM32F0_DEVICE_VERSION_RC
 (0x00è

	)

119 
	#__STM32F0_DEVICE_VERSION
 ((
__STM32F0_DEVICE_VERSION_MAIN
 << 24)\

	)

120 |(
__STM32F0_DEVICE_VERSION_SUB1
 << 16)\

121 |(
__STM32F0_DEVICE_VERSION_SUB2
 << 8 )\

122 |(
__STM32F0_DEVICE_VERSION_RC
))

132 #ià
	`defšed
(
STM32F030x6
)

133 
	~"¡m32f030x6.h
"

134 #–ià
	`defšed
(
STM32F030x8
)

135 
	~"¡m32f030x8.h
"

136 #–ià
	`defšed
(
STM32F031x6
)

137 
	~"¡m32f031x6.h
"

138 #–ià
	`defšed
(
STM32F038xx
)

139 
	~"¡m32f038xx.h
"

140 #–ià
	`defšed
(
STM32F042x6
)

141 
	~"¡m32f042x6.h
"

142 #–ià
	`defšed
(
STM32F048xx
)

143 
	~"¡m32f048xx.h
"

144 #–ià
	`defšed
(
STM32F051x8
)

145 
	~"¡m32f051x8.h
"

146 #–ià
	`defšed
(
STM32F058xx
)

147 
	~"¡m32f058xx.h
"

148 #–ià
	`defšed
(
STM32F070x6
)

149 
	~"¡m32f070x6.h
"

150 #–ià
	`defšed
(
STM32F070xB
)

151 
	~"¡m32f070xb.h
"

152 #–ià
	`defšed
(
STM32F071xB
)

153 
	~"¡m32f071xb.h
"

154 #–ià
	`defšed
(
STM32F072xB
)

155 
	~"¡m32f072xb.h
"

156 #–ià
	`defšed
(
STM32F078xx
)

157 
	~"¡m32f078xx.h
"

158 #–ià
	`defšed
(
STM32F091xC
)

159 
	~"¡m32f091xc.h
"

160 #–ià
	`defšed
(
STM32F098xx
)

161 
	~"¡m32f098xx.h
"

162 #–ià
	`defšed
(
STM32F030xC
)

163 
	~"¡m32f030xc.h
"

177 
RESET
 = 0,

178 
SET
 = !
RESET


179 } 
	tFÏgStus
, 
	tITStus
;

183 
DISABLE
 = 0,

184 
ENABLE
 = !
DISABLE


185 } 
	tFunùiÚ®S‹
;

186 
	#IS_FUNCTIONAL_STATE
(
STATE
è(((STATEè=ð
DISABLE
è|| ((STATEè=ð
ENABLE
))

	)

190 
ERROR
 = 0,

191 
SUCCESS
 = !
ERROR


192 } 
	tE¼ÜStus
;

202 
	#SET_BIT
(
REG
, 
BIT
è((REGè|ð(BIT))

	)

204 
	#CLEAR_BIT
(
REG
, 
BIT
è((REGè&ð~(BIT))

	)

206 
	#READ_BIT
(
REG
, 
BIT
è((REGè& (BIT))

	)

208 
	#CLEAR_REG
(
REG
è((REGèð(0x0))

	)

210 
	#WRITE_REG
(
REG
, 
VAL
è((REGèð(VAL))

	)

212 
	#READ_REG
(
REG
è((REG))

	)

214 
	#MODIFY_REG
(
REG
, 
CLEARMASK
, 
SETMASK
è
	`WRITE_REG
((REG), (((
	`READ_REG
(REG)è& (~(CLEARMASK))è| (SETMASK)))

	)

221 #ià
	`defšed
 (
USE_HAL_DRIVER
)

222 
	~"¡m32f0xx_h®.h
"

226 #ifdeà
__ýlu¥lus


227 
	}
}

	@i2c_oled/Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h

47 #iâdeà
__SYSTEM_STM32F0XX_H


48 
	#__SYSTEM_STM32F0XX_H


	)

50 #ifdeà
__ýlu¥lus


74 
ušt32_t
 
Sy¡emCÜeClock
;

75 cÚ¡ 
ušt8_t
 
AHBP»scTabË
[16];

76 cÚ¡ 
ušt8_t
 
APBP»scTabË
[8];

102 
Sy¡emIn™
();

103 
Sy¡emCÜeClockUpd©e
();

108 #ifdeà
__ýlu¥lus


	@i2c_oled/Drivers/CMSIS/Include/arm_common_tables.h

41 #iâdeà
_ARM_COMMON_TABLES_H


42 
	#_ARM_COMMON_TABLES_H


	)

44 
	~"¬m_m©h.h
"

46 cÚ¡ 
ušt16_t
 
¬mB™RevTabË
[1024];

47 cÚ¡ 
q15_t
 
¬mRecTabËQ15
[64];

48 cÚ¡ 
q31_t
 
¬mRecTabËQ31
[64];

51 cÚ¡ 
æßt32_t
 
twiddËCÛf_16
[32];

52 cÚ¡ 
æßt32_t
 
twiddËCÛf_32
[64];

53 cÚ¡ 
æßt32_t
 
twiddËCÛf_64
[128];

54 cÚ¡ 
æßt32_t
 
twiddËCÛf_128
[256];

55 cÚ¡ 
æßt32_t
 
twiddËCÛf_256
[512];

56 cÚ¡ 
æßt32_t
 
twiddËCÛf_512
[1024];

57 cÚ¡ 
æßt32_t
 
twiddËCÛf_1024
[2048];

58 cÚ¡ 
æßt32_t
 
twiddËCÛf_2048
[4096];

59 cÚ¡ 
æßt32_t
 
twiddËCÛf_4096
[8192];

60 
	#twiddËCÛf
 
twiddËCÛf_4096


	)

61 cÚ¡ 
q31_t
 
twiddËCÛf_16_q31
[24];

62 cÚ¡ 
q31_t
 
twiddËCÛf_32_q31
[48];

63 cÚ¡ 
q31_t
 
twiddËCÛf_64_q31
[96];

64 cÚ¡ 
q31_t
 
twiddËCÛf_128_q31
[192];

65 cÚ¡ 
q31_t
 
twiddËCÛf_256_q31
[384];

66 cÚ¡ 
q31_t
 
twiddËCÛf_512_q31
[768];

67 cÚ¡ 
q31_t
 
twiddËCÛf_1024_q31
[1536];

68 cÚ¡ 
q31_t
 
twiddËCÛf_2048_q31
[3072];

69 cÚ¡ 
q31_t
 
twiddËCÛf_4096_q31
[6144];

70 cÚ¡ 
q15_t
 
twiddËCÛf_16_q15
[24];

71 cÚ¡ 
q15_t
 
twiddËCÛf_32_q15
[48];

72 cÚ¡ 
q15_t
 
twiddËCÛf_64_q15
[96];

73 cÚ¡ 
q15_t
 
twiddËCÛf_128_q15
[192];

74 cÚ¡ 
q15_t
 
twiddËCÛf_256_q15
[384];

75 cÚ¡ 
q15_t
 
twiddËCÛf_512_q15
[768];

76 cÚ¡ 
q15_t
 
twiddËCÛf_1024_q15
[1536];

77 cÚ¡ 
q15_t
 
twiddËCÛf_2048_q15
[3072];

78 cÚ¡ 
q15_t
 
twiddËCÛf_4096_q15
[6144];

79 cÚ¡ 
æßt32_t
 
twiddËCÛf_rfá_32
[32];

80 cÚ¡ 
æßt32_t
 
twiddËCÛf_rfá_64
[64];

81 cÚ¡ 
æßt32_t
 
twiddËCÛf_rfá_128
[128];

82 cÚ¡ 
æßt32_t
 
twiddËCÛf_rfá_256
[256];

83 cÚ¡ 
æßt32_t
 
twiddËCÛf_rfá_512
[512];

84 cÚ¡ 
æßt32_t
 
twiddËCÛf_rfá_1024
[1024];

85 cÚ¡ 
æßt32_t
 
twiddËCÛf_rfá_2048
[2048];

86 cÚ¡ 
æßt32_t
 
twiddËCÛf_rfá_4096
[4096];

90 
	#ARMBITREVINDEXTABLE__16_TABLE_LENGTH
 ((
ušt16_t
)20 )

	)

91 
	#ARMBITREVINDEXTABLE__32_TABLE_LENGTH
 ((
ušt16_t
)48 )

	)

92 
	#ARMBITREVINDEXTABLE__64_TABLE_LENGTH
 ((
ušt16_t
)56 )

	)

93 
	#ARMBITREVINDEXTABLE_128_TABLE_LENGTH
 ((
ušt16_t
)208 )

	)

94 
	#ARMBITREVINDEXTABLE_256_TABLE_LENGTH
 ((
ušt16_t
)440 )

	)

95 
	#ARMBITREVINDEXTABLE_512_TABLE_LENGTH
 ((
ušt16_t
)448 )

	)

96 
	#ARMBITREVINDEXTABLE1024_TABLE_LENGTH
 ((
ušt16_t
)1800)

	)

97 
	#ARMBITREVINDEXTABLE2048_TABLE_LENGTH
 ((
ušt16_t
)3808)

	)

98 
	#ARMBITREVINDEXTABLE4096_TABLE_LENGTH
 ((
ušt16_t
)4032)

	)

100 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË16
[
ARMBITREVINDEXTABLE__16_TABLE_LENGTH
];

101 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË32
[
ARMBITREVINDEXTABLE__32_TABLE_LENGTH
];

102 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË64
[
ARMBITREVINDEXTABLE__64_TABLE_LENGTH
];

103 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË128
[
ARMBITREVINDEXTABLE_128_TABLE_LENGTH
];

104 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË256
[
ARMBITREVINDEXTABLE_256_TABLE_LENGTH
];

105 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË512
[
ARMBITREVINDEXTABLE_512_TABLE_LENGTH
];

106 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË1024
[
ARMBITREVINDEXTABLE1024_TABLE_LENGTH
];

107 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË2048
[
ARMBITREVINDEXTABLE2048_TABLE_LENGTH
];

108 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË4096
[
ARMBITREVINDEXTABLE4096_TABLE_LENGTH
];

111 
	#ARMBITREVINDEXTABLE_FIXED___16_TABLE_LENGTH
 ((
ušt16_t
)12 )

	)

112 
	#ARMBITREVINDEXTABLE_FIXED___32_TABLE_LENGTH
 ((
ušt16_t
)24 )

	)

113 
	#ARMBITREVINDEXTABLE_FIXED___64_TABLE_LENGTH
 ((
ušt16_t
)56 )

	)

114 
	#ARMBITREVINDEXTABLE_FIXED__128_TABLE_LENGTH
 ((
ušt16_t
)112 )

	)

115 
	#ARMBITREVINDEXTABLE_FIXED__256_TABLE_LENGTH
 ((
ušt16_t
)240 )

	)

116 
	#ARMBITREVINDEXTABLE_FIXED__512_TABLE_LENGTH
 ((
ušt16_t
)480 )

	)

117 
	#ARMBITREVINDEXTABLE_FIXED_1024_TABLE_LENGTH
 ((
ušt16_t
)992 )

	)

118 
	#ARMBITREVINDEXTABLE_FIXED_2048_TABLE_LENGTH
 ((
ušt16_t
)1984)

	)

119 
	#ARMBITREVINDEXTABLE_FIXED_4096_TABLE_LENGTH
 ((
ušt16_t
)4032)

	)

121 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË_fixed_16
[
ARMBITREVINDEXTABLE_FIXED___16_TABLE_LENGTH
];

122 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË_fixed_32
[
ARMBITREVINDEXTABLE_FIXED___32_TABLE_LENGTH
];

123 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË_fixed_64
[
ARMBITREVINDEXTABLE_FIXED___64_TABLE_LENGTH
];

124 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË_fixed_128
[
ARMBITREVINDEXTABLE_FIXED__128_TABLE_LENGTH
];

125 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË_fixed_256
[
ARMBITREVINDEXTABLE_FIXED__256_TABLE_LENGTH
];

126 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË_fixed_512
[
ARMBITREVINDEXTABLE_FIXED__512_TABLE_LENGTH
];

127 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË_fixed_1024
[
ARMBITREVINDEXTABLE_FIXED_1024_TABLE_LENGTH
];

128 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË_fixed_2048
[
ARMBITREVINDEXTABLE_FIXED_2048_TABLE_LENGTH
];

129 cÚ¡ 
ušt16_t
 
¬mB™RevIndexTabË_fixed_4096
[
ARMBITREVINDEXTABLE_FIXED_4096_TABLE_LENGTH
];

132 cÚ¡ 
æßt32_t
 
sšTabË_f32
[
FAST_MATH_TABLE_SIZE
 + 1];

133 cÚ¡ 
q31_t
 
sšTabË_q31
[
FAST_MATH_TABLE_SIZE
 + 1];

134 cÚ¡ 
q15_t
 
sšTabË_q15
[
FAST_MATH_TABLE_SIZE
 + 1];

	@i2c_oled/Drivers/CMSIS/Include/arm_const_structs.h

43 #iâdeà
_ARM_CONST_STRUCTS_H


44 
	#_ARM_CONST_STRUCTS_H


	)

46 
	~"¬m_m©h.h
"

47 
	~"¬m_commÚ_bËs.h
"

49 cÚ¡ 
¬m_cfá_š¡ªû_f32
 
¬m_cfá_sR_f32_Ën16
;

50 cÚ¡ 
¬m_cfá_š¡ªû_f32
 
¬m_cfá_sR_f32_Ën32
;

51 cÚ¡ 
¬m_cfá_š¡ªû_f32
 
¬m_cfá_sR_f32_Ën64
;

52 cÚ¡ 
¬m_cfá_š¡ªû_f32
 
¬m_cfá_sR_f32_Ën128
;

53 cÚ¡ 
¬m_cfá_š¡ªû_f32
 
¬m_cfá_sR_f32_Ën256
;

54 cÚ¡ 
¬m_cfá_š¡ªû_f32
 
¬m_cfá_sR_f32_Ën512
;

55 cÚ¡ 
¬m_cfá_š¡ªû_f32
 
¬m_cfá_sR_f32_Ën1024
;

56 cÚ¡ 
¬m_cfá_š¡ªû_f32
 
¬m_cfá_sR_f32_Ën2048
;

57 cÚ¡ 
¬m_cfá_š¡ªû_f32
 
¬m_cfá_sR_f32_Ën4096
;

59 cÚ¡ 
¬m_cfá_š¡ªû_q31
 
¬m_cfá_sR_q31_Ën16
;

60 cÚ¡ 
¬m_cfá_š¡ªû_q31
 
¬m_cfá_sR_q31_Ën32
;

61 cÚ¡ 
¬m_cfá_š¡ªû_q31
 
¬m_cfá_sR_q31_Ën64
;

62 cÚ¡ 
¬m_cfá_š¡ªû_q31
 
¬m_cfá_sR_q31_Ën128
;

63 cÚ¡ 
¬m_cfá_š¡ªû_q31
 
¬m_cfá_sR_q31_Ën256
;

64 cÚ¡ 
¬m_cfá_š¡ªû_q31
 
¬m_cfá_sR_q31_Ën512
;

65 cÚ¡ 
¬m_cfá_š¡ªû_q31
 
¬m_cfá_sR_q31_Ën1024
;

66 cÚ¡ 
¬m_cfá_š¡ªû_q31
 
¬m_cfá_sR_q31_Ën2048
;

67 cÚ¡ 
¬m_cfá_š¡ªû_q31
 
¬m_cfá_sR_q31_Ën4096
;

69 cÚ¡ 
¬m_cfá_š¡ªû_q15
 
¬m_cfá_sR_q15_Ën16
;

70 cÚ¡ 
¬m_cfá_š¡ªû_q15
 
¬m_cfá_sR_q15_Ën32
;

71 cÚ¡ 
¬m_cfá_š¡ªû_q15
 
¬m_cfá_sR_q15_Ën64
;

72 cÚ¡ 
¬m_cfá_š¡ªû_q15
 
¬m_cfá_sR_q15_Ën128
;

73 cÚ¡ 
¬m_cfá_š¡ªû_q15
 
¬m_cfá_sR_q15_Ën256
;

74 cÚ¡ 
¬m_cfá_š¡ªû_q15
 
¬m_cfá_sR_q15_Ën512
;

75 cÚ¡ 
¬m_cfá_š¡ªû_q15
 
¬m_cfá_sR_q15_Ën1024
;

76 cÚ¡ 
¬m_cfá_š¡ªû_q15
 
¬m_cfá_sR_q15_Ën2048
;

77 cÚ¡ 
¬m_cfá_š¡ªû_q15
 
¬m_cfá_sR_q15_Ën4096
;

	@i2c_oled/Drivers/CMSIS/Include/arm_math.h

288 #iâdeà
_ARM_MATH_H


289 
	#_ARM_MATH_H


	)

292 #ià
defšed
 ( 
__GNUC__
 )

293 #´agm¨
GCC
 
dŸgno¡ic
 
push


294 #´agm¨
GCC
 
dŸgno¡ic
 
ignÜed
 "-Wsign-conversion"

295 #´agm¨
GCC
 
dŸgno¡ic
 
ignÜed
 "-Wconversion"

296 #´agm¨
GCC
 
dŸgno¡ic
 
ignÜed
 "-Wunused-parameter"

299 
	#__CMSIS_GENERIC


	)

301 #ià
defšed
(
ARM_MATH_CM7
)

302 
	~"cÜe_cm7.h
"

303 #–ià
defšed
 (
ARM_MATH_CM4
)

304 
	~"cÜe_cm4.h
"

305 #–ià
defšed
 (
ARM_MATH_CM3
)

306 
	~"cÜe_cm3.h
"

307 #–ià
defšed
 (
ARM_MATH_CM0
)

308 
	~"cÜe_cm0.h
"

309 
	#ARM_MATH_CM0_FAMILY


	)

310 #–ià
defšed
 (
ARM_MATH_CM0PLUS
)

311 
	~"cÜe_cm0¶us.h
"

312 
	#ARM_MATH_CM0_FAMILY


	)

317 #undeà
__CMSIS_GENERIC


318 
	~"¡ršg.h
"

319 
	~"m©h.h
"

320 #ifdeà 
__ýlu¥lus


330 
	#DELTA_Q31
 (0x100)

	)

331 
	#DELTA_Q15
 0x5

	)

332 
	#INDEX_MASK
 0x0000003F

	)

333 #iâdeà
PI


334 
	#PI
 3.14159265358979f

	)

341 
	#FAST_MATH_TABLE_SIZE
 512

	)

342 
	#FAST_MATH_Q31_SHIFT
 (32 - 10)

	)

343 
	#FAST_MATH_Q15_SHIFT
 (16 - 10)

	)

344 
	#CONTROLLER_Q31_SHIFT
 (32 - 9)

	)

345 
	#TABLE_SIZE
 256

	)

346 
	#TABLE_SPACING_Q31
 0x400000

	)

347 
	#TABLE_SPACING_Q15
 0x80

	)

354 
	#INPUT_SPACING
 0xB60B61

	)

359 #iâdeà
UNALIGNED_SUPPORT_DISABLE


360 
	#ALIGN4


	)

362 #ià
defšed
 (
__GNUC__
)

363 
	#ALIGN4
 
	`__©Œibu‹__
((
	`®igÃd
(4)))

	)

365 
	#ALIGN4
 
	`__®ign
(4)

	)

375 
ARM_MATH_SUCCESS
 = 0,

376 
ARM_MATH_ARGUMENT_ERROR
 = -1,

377 
ARM_MATH_LENGTH_ERROR
 = -2,

378 
ARM_MATH_SIZE_MISMATCH
 = -3,

379 
ARM_MATH_NANINF
 = -4,

380 
ARM_MATH_SINGULAR
 = -5,

381 
ARM_MATH_TEST_FAILURE
 = -6

382 } 
	t¬m_¡©us
;

387 
št8_t
 
	tq7_t
;

392 
št16_t
 
	tq15_t
;

397 
št32_t
 
	tq31_t
;

402 
št64_t
 
	tq63_t
;

407 
	tæßt32_t
;

412 
	tæßt64_t
;

417 #ià
defšed
 
__CC_ARM


418 
	#__SIMD32_TYPE
 
št32_t
 
__·cked


	)

419 
	#CMSIS_UNUSED
 
	`__©Œibu‹__
((
unu£d
))

	)

421 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

422 
	#__SIMD32_TYPE
 
št32_t


	)

423 
	#CMSIS_UNUSED
 
	`__©Œibu‹__
((
unu£d
))

	)

425 #–ià
defšed
 
__GNUC__


426 
	#__SIMD32_TYPE
 
št32_t


	)

427 
	#CMSIS_UNUSED
 
	`__©Œibu‹__
((
unu£d
))

	)

429 #–ià
defšed
 
__ICCARM__


430 
	#__SIMD32_TYPE
 
št32_t
 
__·cked


	)

431 
	#CMSIS_UNUSED


	)

433 #–ià
defšed
 
__CSMC__


434 
	#__SIMD32_TYPE
 
št32_t


	)

435 
	#CMSIS_UNUSED


	)

437 #–ià
defšed
 
__TASKING__


438 
	#__SIMD32_TYPE
 
__uÇligÃd
 
št32_t


	)

439 
	#CMSIS_UNUSED


	)

442 #”rÜ 
Unknown
 
compž”


445 
	#__SIMD32
(
addr
è(*(
__SIMD32_TYPE
 **è& (addr))

	)

446 
	#__SIMD32_CONST
(
addr
è((
__SIMD32_TYPE
 *)×ddr))

	)

447 
	#_SIMD32_OFFSET
(
addr
è(*(
__SIMD32_TYPE
 *è×ddr))

	)

448 
	#__SIMD64
(
addr
è(*(
št64_t
 **è& (addr))

	)

450 #ià
defšed
 (
ARM_MATH_CM3
è|| defšed (
ARM_MATH_CM0_FAMILY
)

454 
	#__PKHBT
(
ARG1
, 
ARG2
, 
ARG3
èÐ(((
št32_t
)(ARG1è<< 0è& (št32_t)0x0000FFFFè| \

	)

455 (((
št32_t
)(
ARG2
è<< 
ARG3
) & (int32_t)0xFFFF0000) )

456 
	#__PKHTB
(
ARG1
, 
ARG2
, 
ARG3
èÐ(((
št32_t
)(ARG1è<< 0è& (št32_t)0xFFFF0000è| \

	)

457 (((
št32_t
)(
ARG2
è>> 
ARG3
) & (int32_t)0x0000FFFF) )

465 #iâdeà
ARM_MATH_BIG_ENDIAN


467 
	#__PACKq7
(
v0
,
v1
,
v2
,
v3
èÐ(((
št32_t
)(v0è<< 0è& (št32_t)0x000000FFè| \

	)

468 (((
št32_t
)(
v1
) << 8) & (int32_t)0x0000FF00) | \

469 (((
št32_t
)(
v2
) << 16) & (int32_t)0x00FF0000) | \

470 (((
št32_t
)(
v3
) << 24) & (int32_t)0xFF000000) )

473 
	#__PACKq7
(
v0
,
v1
,
v2
,
v3
èÐ(((
št32_t
)(v3è<< 0è& (št32_t)0x000000FFè| \

	)

474 (((
št32_t
)(
v2
) << 8) & (int32_t)0x0000FF00) | \

475 (((
št32_t
)(
v1
) << 16) & (int32_t)0x00FF0000) | \

476 (((
št32_t
)(
v0
) << 24) & (int32_t)0xFF000000) )

484 
__INLINE
 
q31_t
 
þ_q63_to_q31
(

485 
q63_t
 
x
)

487  ((
q31_t
è(
x
 >> 32) != ((q31_t) x >> 31)) ?

488 ((0x7FFFFFFF ^ ((
q31_t
è(
x
 >> 63)))) : (q31_t) x;

494 
__INLINE
 
q15_t
 
þ_q63_to_q15
(

495 
q63_t
 
x
)

497  ((
q31_t
è(
x
 >> 32) != ((q31_t) x >> 31)) ?

498 ((0x7FFF ^ ((
q15_t
è(
x
 >> 63)))) : (q15_t) (x >> 15);

504 
__INLINE
 
q7_t
 
þ_q31_to_q7
(

505 
q31_t
 
x
)

507  ((
q31_t
è(
x
 >> 24) != ((q31_t) x >> 23)) ?

508 ((0x7F ^ ((
q7_t
è(
x
 >> 31)))) : (q7_t) x;

514 
__INLINE
 
q15_t
 
þ_q31_to_q15
(

515 
q31_t
 
x
)

517  ((
q31_t
è(
x
 >> 16) != ((q31_t) x >> 15)) ?

518 ((0x7FFF ^ ((
q15_t
è(
x
 >> 31)))) : (q15_t) x;

525 
__INLINE
 
q63_t
 
muÉ32x64
(

526 
q63_t
 
x
,

527 
q31_t
 
y
)

529  ((((
q63_t
è(
x
 & 0x00000000FFFFFFFFè* 
y
) >> 32) +

530 (((
q63_t
è(
x
 >> 32è* 
y
)));

539 #ià
defšed
 (
ARM_MATH_CM0_FAMILY
è&& ((defšed (
__ICCARM__
)) )

540 
__INLINE
 
ušt32_t
 
__CLZ
(

541 
q31_t
 
d©a
);

543 
__INLINE
 
ušt32_t
 
__CLZ
(

544 
q31_t
 
d©a
)

546 
ušt32_t
 
couÁ
 = 0;

547 
ušt32_t
 
mask
 = 0x80000000;

549 (
d©a
 & 
mask
) == 0)

551 
couÁ
 += 1u;

552 
mask
 = mask >> 1u;

555  (
couÁ
);

563 
__INLINE
 
ušt32_t
 
¬m_»c_q31
(

564 
q31_t
 
š
,

565 
q31_t
 * 
d¡
,

566 
q31_t
 * 
pRecTabË
)

568 
q31_t
 
out
;

569 
ušt32_t
 
‹mpV®
;

570 
ušt32_t
 
šdex
, 
i
;

571 
ušt32_t
 
signB™s
;

573 if(
š
 > 0)

575 
signB™s
 = ((
ušt32_t
è(
__CLZ
Ð
š
) - 1));

579 
signB™s
 = ((
ušt32_t
è(
__CLZ
(-
š
) - 1));

583 
š
 = (š << 
signB™s
);

586 
šdex
 = (
ušt32_t
)(
š
 >> 24);

587 
šdex
 = (šdex & 
INDEX_MASK
);

590 
out
 = 
pRecTabË
[
šdex
];

594 
i
 = 0u; i < 2u; i++)

596 
‹mpV®
 = (
ušt32_t
è(((
q63_t
è
š
 * 
out
) >> 31);

597 
‹mpV®
 = 0x7FFFFFFFu -empVal;

600 
out
 = 
þ_q63_to_q31
(((
q63_t
èouˆ* 
‹mpV®
) >> 30);

604 *
d¡
 = 
out
;

607  (
signB™s
 + 1u);

614 
__INLINE
 
ušt32_t
 
¬m_»c_q15
(

615 
q15_t
 
š
,

616 
q15_t
 * 
d¡
,

617 
q15_t
 * 
pRecTabË
)

619 
q15_t
 
out
 = 0;

620 
ušt32_t
 
‹mpV®
 = 0;

621 
ušt32_t
 
šdex
 = 0, 
i
 = 0;

622 
ušt32_t
 
signB™s
 = 0;

624 if(
š
 > 0)

626 
signB™s
 = ((
ušt32_t
)(
__CLZ
Ð
š
) - 17));

630 
signB™s
 = ((
ušt32_t
)(
__CLZ
(-
š
) - 17));

634 
š
 = (š << 
signB™s
);

637 
šdex
 = (
ušt32_t
)(
š
 >> 8);

638 
šdex
 = (šdex & 
INDEX_MASK
);

641 
out
 = 
pRecTabË
[
šdex
];

645 
i
 = 0u; i < 2u; i++)

647 
‹mpV®
 = (
ušt32_t
è(((
q31_t
è
š
 * 
out
) >> 15);

648 
‹mpV®
 = 0x7FFFu -empVal;

650 
out
 = (
q15_t
è(((
q31_t
èouˆ* 
‹mpV®
) >> 14);

655 *
d¡
 = 
out
;

658  (
signB™s
 + 1);

665 #ià
defšed
(
ARM_MATH_CM0_FAMILY
)

666 
__INLINE
 
q31_t
 
__SSAT
(

667 
q31_t
 
x
,

668 
ušt32_t
 
y
)

670 
št32_t
 
posMax
, 
ÃgMš
;

671 
ušt32_t
 
i
;

673 
posMax
 = 1;

674 
i
 = 0; i < (
y
 - 1); i++)

676 
posMax
 =…osMax * 2;

679 if(
x
 > 0)

681 
posMax
 = (posMax - 1);

683 if(
x
 > 
posMax
)

685 
x
 = 
posMax
;

690 
ÃgMš
 = -
posMax
;

692 if(
x
 < 
ÃgMš
)

694 
x
 = 
ÃgMš
;

697  (
x
);

705 #ià
defšed
 (
ARM_MATH_CM3
è|| defšed (
ARM_MATH_CM0_FAMILY
)

710 
__INLINE
 
ušt32_t
 
__QADD8
(

711 
ušt32_t
 
x
,

712 
ušt32_t
 
y
)

714 
q31_t
 
r
, 
s
, 
t
, 
u
;

716 
r
 = 
__SSAT
(((((
q31_t
)
x
 << 24è>> 24è+ (((q31_t)
y
 << 24è>> 24)), 8è& (
št32_t
)0x000000FF;

717 
s
 = 
__SSAT
(((((
q31_t
)
x
 << 16è>> 24è+ (((q31_t)
y
 << 16è>> 24)), 8è& (
št32_t
)0x000000FF;

718 
t
 = 
__SSAT
(((((
q31_t
)
x
 << 8è>> 24è+ (((q31_t)
y
 << 8è>> 24)), 8è& (
št32_t
)0x000000FF;

719 
u
 = 
__SSAT
(((((
q31_t
)
x
 ) >> 24è+ (((q31_t)
y
 ) >> 24)), 8è& (
št32_t
)0x000000FF;

721  ((
ušt32_t
)((
u
 << 24è| (
t
 << 16è| (
s
 << 8è| (
r
 )));

728 
__INLINE
 
ušt32_t
 
__QSUB8
(

729 
ušt32_t
 
x
,

730 
ušt32_t
 
y
)

732 
q31_t
 
r
, 
s
, 
t
, 
u
;

734 
r
 = 
__SSAT
(((((
q31_t
)
x
 << 24è>> 24è- (((q31_t)
y
 << 24è>> 24)), 8è& (
št32_t
)0x000000FF;

735 
s
 = 
__SSAT
(((((
q31_t
)
x
 << 16è>> 24è- (((q31_t)
y
 << 16è>> 24)), 8è& (
št32_t
)0x000000FF;

736 
t
 = 
__SSAT
(((((
q31_t
)
x
 << 8è>> 24è- (((q31_t)
y
 << 8è>> 24)), 8è& (
št32_t
)0x000000FF;

737 
u
 = 
__SSAT
(((((
q31_t
)
x
 ) >> 24è- (((q31_t)
y
 ) >> 24)), 8è& (
št32_t
)0x000000FF;

739  ((
ušt32_t
)((
u
 << 24è| (
t
 << 16è| (
s
 << 8è| (
r
 )));

746 
__INLINE
 
ušt32_t
 
__QADD16
(

747 
ušt32_t
 
x
,

748 
ušt32_t
 
y
)

751 
q31_t
 
r
 = 0, 
s
 = 0;

753 
r
 = 
__SSAT
(((((
q31_t
)
x
 << 16è>> 16è+ (((q31_t)
y
 << 16è>> 16)), 16è& (
št32_t
)0x0000FFFF;

754 
s
 = 
__SSAT
(((((
q31_t
)
x
 ) >> 16è+ (((q31_t)
y
 ) >> 16)), 16è& (
št32_t
)0x0000FFFF;

756  ((
ušt32_t
)((
s
 << 16è| (
r
 )));

763 
__INLINE
 
ušt32_t
 
__SHADD16
(

764 
ušt32_t
 
x
,

765 
ušt32_t
 
y
)

767 
q31_t
 
r
, 
s
;

769 
r
 = (((((
q31_t
)
x
 << 16è>> 16è+ (((q31_t)
y
 << 16è>> 16)è>> 1è& (
št32_t
)0x0000FFFF;

770 
s
 = (((((
q31_t
)
x
 ) >> 16è+ (((q31_t)
y
 ) >> 16)è>> 1è& (
št32_t
)0x0000FFFF;

772  ((
ušt32_t
)((
s
 << 16è| (
r
 )));

779 
__INLINE
 
ušt32_t
 
__QSUB16
(

780 
ušt32_t
 
x
,

781 
ušt32_t
 
y
)

783 
q31_t
 
r
, 
s
;

785 
r
 = 
__SSAT
(((((
q31_t
)
x
 << 16è>> 16è- (((q31_t)
y
 << 16è>> 16)), 16è& (
št32_t
)0x0000FFFF;

786 
s
 = 
__SSAT
(((((
q31_t
)
x
 ) >> 16è- (((q31_t)
y
 ) >> 16)), 16è& (
št32_t
)0x0000FFFF;

788  ((
ušt32_t
)((
s
 << 16è| (
r
 )));

795 
__INLINE
 
ušt32_t
 
__SHSUB16
(

796 
ušt32_t
 
x
,

797 
ušt32_t
 
y
)

799 
q31_t
 
r
, 
s
;

801 
r
 = (((((
q31_t
)
x
 << 16è>> 16è- (((q31_t)
y
 << 16è>> 16)è>> 1è& (
št32_t
)0x0000FFFF;

802 
s
 = (((((
q31_t
)
x
 ) >> 16è- (((q31_t)
y
 ) >> 16)è>> 1è& (
št32_t
)0x0000FFFF;

804  ((
ušt32_t
)((
s
 << 16è| (
r
 )));

811 
__INLINE
 
ušt32_t
 
__QASX
(

812 
ušt32_t
 
x
,

813 
ušt32_t
 
y
)

815 
q31_t
 
r
, 
s
;

817 
r
 = 
__SSAT
(((((
q31_t
)
x
 << 16è>> 16è- (((q31_t)
y
 ) >> 16)), 16è& (
št32_t
)0x0000FFFF;

818 
s
 = 
__SSAT
(((((
q31_t
)
x
 ) >> 16è+ (((q31_t)
y
 << 16è>> 16)), 16è& (
št32_t
)0x0000FFFF;

820  ((
ušt32_t
)((
s
 << 16è| (
r
 )));

827 
__INLINE
 
ušt32_t
 
__SHASX
(

828 
ušt32_t
 
x
,

829 
ušt32_t
 
y
)

831 
q31_t
 
r
, 
s
;

833 
r
 = (((((
q31_t
)
x
 << 16è>> 16è- (((q31_t)
y
 ) >> 16)è>> 1è& (
št32_t
)0x0000FFFF;

834 
s
 = (((((
q31_t
)
x
 ) >> 16è+ (((q31_t)
y
 << 16è>> 16)è>> 1è& (
št32_t
)0x0000FFFF;

836  ((
ušt32_t
)((
s
 << 16è| (
r
 )));

843 
__INLINE
 
ušt32_t
 
__QSAX
(

844 
ušt32_t
 
x
,

845 
ušt32_t
 
y
)

847 
q31_t
 
r
, 
s
;

849 
r
 = 
__SSAT
(((((
q31_t
)
x
 << 16è>> 16è+ (((q31_t)
y
 ) >> 16)), 16è& (
št32_t
)0x0000FFFF;

850 
s
 = 
__SSAT
(((((
q31_t
)
x
 ) >> 16è- (((q31_t)
y
 << 16è>> 16)), 16è& (
št32_t
)0x0000FFFF;

852  ((
ušt32_t
)((
s
 << 16è| (
r
 )));

859 
__INLINE
 
ušt32_t
 
__SHSAX
(

860 
ušt32_t
 
x
,

861 
ušt32_t
 
y
)

863 
q31_t
 
r
, 
s
;

865 
r
 = (((((
q31_t
)
x
 << 16è>> 16è+ (((q31_t)
y
 ) >> 16)è>> 1è& (
št32_t
)0x0000FFFF;

866 
s
 = (((((
q31_t
)
x
 ) >> 16è- (((q31_t)
y
 << 16è>> 16)è>> 1è& (
št32_t
)0x0000FFFF;

868  ((
ušt32_t
)((
s
 << 16è| (
r
 )));

875 
__INLINE
 
ušt32_t
 
__SMUSDX
(

876 
ušt32_t
 
x
,

877 
ušt32_t
 
y
)

879  ((
ušt32_t
)(((((
q31_t
)
x
 << 16è>> 16è* (((q31_t)
y
 ) >> 16)) -

880 ((((
q31_t
)
x
 ) >> 16è* (((q31_t)
y
 << 16) >> 16)) ));

886 
__INLINE
 
ušt32_t
 
__SMUADX
(

887 
ušt32_t
 
x
,

888 
ušt32_t
 
y
)

890  ((
ušt32_t
)(((((
q31_t
)
x
 << 16è>> 16è* (((q31_t)
y
 ) >> 16)) +

891 ((((
q31_t
)
x
 ) >> 16è* (((q31_t)
y
 << 16) >> 16)) ));

898 
__INLINE
 
št32_t
 
__QADD
(

899 
št32_t
 
x
,

900 
št32_t
 
y
)

902  ((
št32_t
)(
þ_q63_to_q31
((
q63_t
)
x
 + (
q31_t
)
y
)));

909 
__INLINE
 
št32_t
 
__QSUB
(

910 
št32_t
 
x
,

911 
št32_t
 
y
)

913  ((
št32_t
)(
þ_q63_to_q31
((
q63_t
)
x
 - (
q31_t
)
y
)));

920 
__INLINE
 
ušt32_t
 
__SMLAD
(

921 
ušt32_t
 
x
,

922 
ušt32_t
 
y
,

923 
ušt32_t
 
sum
)

925  ((
ušt32_t
)(((((
q31_t
)
x
 << 16è>> 16è* (((q31_t)
y
 << 16) >> 16)) +

926 ((((
q31_t
)
x
 ) >> 16è* (((q31_t)
y
 ) >> 16)) +

927 Ð((
q31_t
)
sum
 ) ) ));

934 
__INLINE
 
ušt32_t
 
__SMLADX
(

935 
ušt32_t
 
x
,

936 
ušt32_t
 
y
,

937 
ušt32_t
 
sum
)

939  ((
ušt32_t
)(((((
q31_t
)
x
 << 16è>> 16è* (((q31_t)
y
 ) >> 16)) +

940 ((((
q31_t
)
x
 ) >> 16è* (((q31_t)
y
 << 16) >> 16)) +

941 Ð((
q31_t
)
sum
 ) ) ));

948 
__INLINE
 
ušt32_t
 
__SMLSDX
(

949 
ušt32_t
 
x
,

950 
ušt32_t
 
y
,

951 
ušt32_t
 
sum
)

953  ((
ušt32_t
)(((((
q31_t
)
x
 << 16è>> 16è* (((q31_t)
y
 ) >> 16)) -

954 ((((
q31_t
)
x
 ) >> 16è* (((q31_t)
y
 << 16) >> 16)) +

955 Ð((
q31_t
)
sum
 ) ) ));

962 
__INLINE
 
ušt64_t
 
__SMLALD
(

963 
ušt32_t
 
x
,

964 
ušt32_t
 
y
,

965 
ušt64_t
 
sum
)

968  ((
ušt64_t
)(((((
q31_t
)
x
 << 16è>> 16è* (((q31_t)
y
 << 16) >> 16)) +

969 ((((
q31_t
)
x
 ) >> 16è* (((q31_t)
y
 ) >> 16)) +

970 Ð((
q63_t
)
sum
 ) ) ));

977 
__INLINE
 
ušt64_t
 
__SMLALDX
(

978 
ušt32_t
 
x
,

979 
ušt32_t
 
y
,

980 
ušt64_t
 
sum
)

983  ((
ušt64_t
)(((((
q31_t
)
x
 << 16è>> 16è* (((q31_t)
y
 ) >> 16)) +

984 ((((
q31_t
)
x
 ) >> 16è* (((q31_t)
y
 << 16) >> 16)) +

985 Ð((
q63_t
)
sum
 ) ) ));

992 
__INLINE
 
ušt32_t
 
__SMUAD
(

993 
ušt32_t
 
x
,

994 
ušt32_t
 
y
)

996  ((
ušt32_t
)(((((
q31_t
)
x
 << 16è>> 16è* (((q31_t)
y
 << 16) >> 16)) +

997 ((((
q31_t
)
x
 ) >> 16è* (((q31_t)
y
 ) >> 16)) ));

1004 
__INLINE
 
ušt32_t
 
__SMUSD
(

1005 
ušt32_t
 
x
,

1006 
ušt32_t
 
y
)

1008  ((
ušt32_t
)(((((
q31_t
)
x
 << 16è>> 16è* (((q31_t)
y
 << 16) >> 16)) -

1009 ((((
q31_t
)
x
 ) >> 16è* (((q31_t)
y
 ) >> 16)) ));

1016 
__INLINE
 
ušt32_t
 
__SXTB16
(

1017 
ušt32_t
 
x
)

1019  ((
ušt32_t
)(((((
q31_t
)
x
 << 24) >> 24) & (q31_t)0x0000FFFF) |

1020 ((((
q31_t
)
x
 << 8) >> 8) & (q31_t)0xFFFF0000) ));

1031 
ušt16_t
 
numT­s
;

1032 
q7_t
 *
pS‹
;

1033 
q7_t
 *
pCÛffs
;

1034 } 
	t¬m_fœ_š¡ªû_q7
;

1041 
ušt16_t
 
numT­s
;

1042 
q15_t
 *
pS‹
;

1043 
q15_t
 *
pCÛffs
;

1044 } 
	t¬m_fœ_š¡ªû_q15
;

1051 
ušt16_t
 
numT­s
;

1052 
q31_t
 *
pS‹
;

1053 
q31_t
 *
pCÛffs
;

1054 } 
	t¬m_fœ_š¡ªû_q31
;

1061 
ušt16_t
 
numT­s
;

1062 
æßt32_t
 *
pS‹
;

1063 
æßt32_t
 *
pCÛffs
;

1064 } 
	t¬m_fœ_š¡ªû_f32
;

1074 
¬m_fœ_q7
(

1075 cÚ¡ 
¬m_fœ_š¡ªû_q7
 * 
S
,

1076 
q7_t
 * 
pSrc
,

1077 
q7_t
 * 
pD¡
,

1078 
ušt32_t
 
blockSize
);

1089 
¬m_fœ_š™_q7
(

1090 
¬m_fœ_š¡ªû_q7
 * 
S
,

1091 
ušt16_t
 
numT­s
,

1092 
q7_t
 * 
pCÛffs
,

1093 
q7_t
 * 
pS‹
,

1094 
ušt32_t
 
blockSize
);

1104 
¬m_fœ_q15
(

1105 cÚ¡ 
¬m_fœ_š¡ªû_q15
 * 
S
,

1106 
q15_t
 * 
pSrc
,

1107 
q15_t
 * 
pD¡
,

1108 
ušt32_t
 
blockSize
);

1118 
¬m_fœ_ç¡_q15
(

1119 cÚ¡ 
¬m_fœ_š¡ªû_q15
 * 
S
,

1120 
q15_t
 * 
pSrc
,

1121 
q15_t
 * 
pD¡
,

1122 
ušt32_t
 
blockSize
);

1135 
¬m_¡©us
 
¬m_fœ_š™_q15
(

1136 
¬m_fœ_š¡ªû_q15
 * 
S
,

1137 
ušt16_t
 
numT­s
,

1138 
q15_t
 * 
pCÛffs
,

1139 
q15_t
 * 
pS‹
,

1140 
ušt32_t
 
blockSize
);

1150 
¬m_fœ_q31
(

1151 cÚ¡ 
¬m_fœ_š¡ªû_q31
 * 
S
,

1152 
q31_t
 * 
pSrc
,

1153 
q31_t
 * 
pD¡
,

1154 
ušt32_t
 
blockSize
);

1164 
¬m_fœ_ç¡_q31
(

1165 cÚ¡ 
¬m_fœ_š¡ªû_q31
 * 
S
,

1166 
q31_t
 * 
pSrc
,

1167 
q31_t
 * 
pD¡
,

1168 
ušt32_t
 
blockSize
);

1179 
¬m_fœ_š™_q31
(

1180 
¬m_fœ_š¡ªû_q31
 * 
S
,

1181 
ušt16_t
 
numT­s
,

1182 
q31_t
 * 
pCÛffs
,

1183 
q31_t
 * 
pS‹
,

1184 
ušt32_t
 
blockSize
);

1194 
¬m_fœ_f32
(

1195 cÚ¡ 
¬m_fœ_š¡ªû_f32
 * 
S
,

1196 
æßt32_t
 * 
pSrc
,

1197 
æßt32_t
 * 
pD¡
,

1198 
ušt32_t
 
blockSize
);

1209 
¬m_fœ_š™_f32
(

1210 
¬m_fœ_š¡ªû_f32
 * 
S
,

1211 
ušt16_t
 
numT­s
,

1212 
æßt32_t
 * 
pCÛffs
,

1213 
æßt32_t
 * 
pS‹
,

1214 
ušt32_t
 
blockSize
);

1222 
št8_t
 
numSges
;

1223 
q15_t
 *
pS‹
;

1224 
q15_t
 *
pCÛffs
;

1225 
št8_t
 
po¡Shiá
;

1226 } 
	t¬m_biquad_ÿsd_df1_š¡_q15
;

1233 
ušt32_t
 
numSges
;

1234 
q31_t
 *
pS‹
;

1235 
q31_t
 *
pCÛffs
;

1236 
ušt8_t
 
po¡Shiá
;

1237 } 
	t¬m_biquad_ÿsd_df1_š¡_q31
;

1244 
ušt32_t
 
numSges
;

1245 
æßt32_t
 *
pS‹
;

1246 
æßt32_t
 *
pCÛffs
;

1247 } 
	t¬m_biquad_ÿsd_df1_š¡_f32
;

1257 
¬m_biquad_ÿsÿde_df1_q15
(

1258 cÚ¡ 
¬m_biquad_ÿsd_df1_š¡_q15
 * 
S
,

1259 
q15_t
 * 
pSrc
,

1260 
q15_t
 * 
pD¡
,

1261 
ušt32_t
 
blockSize
);

1272 
¬m_biquad_ÿsÿde_df1_š™_q15
(

1273 
¬m_biquad_ÿsd_df1_š¡_q15
 * 
S
,

1274 
ušt8_t
 
numSges
,

1275 
q15_t
 * 
pCÛffs
,

1276 
q15_t
 * 
pS‹
,

1277 
št8_t
 
po¡Shiá
);

1287 
¬m_biquad_ÿsÿde_df1_ç¡_q15
(

1288 cÚ¡ 
¬m_biquad_ÿsd_df1_š¡_q15
 * 
S
,

1289 
q15_t
 * 
pSrc
,

1290 
q15_t
 * 
pD¡
,

1291 
ušt32_t
 
blockSize
);

1301 
¬m_biquad_ÿsÿde_df1_q31
(

1302 cÚ¡ 
¬m_biquad_ÿsd_df1_š¡_q31
 * 
S
,

1303 
q31_t
 * 
pSrc
,

1304 
q31_t
 * 
pD¡
,

1305 
ušt32_t
 
blockSize
);

1315 
¬m_biquad_ÿsÿde_df1_ç¡_q31
(

1316 cÚ¡ 
¬m_biquad_ÿsd_df1_š¡_q31
 * 
S
,

1317 
q31_t
 * 
pSrc
,

1318 
q31_t
 * 
pD¡
,

1319 
ušt32_t
 
blockSize
);

1330 
¬m_biquad_ÿsÿde_df1_š™_q31
(

1331 
¬m_biquad_ÿsd_df1_š¡_q31
 * 
S
,

1332 
ušt8_t
 
numSges
,

1333 
q31_t
 * 
pCÛffs
,

1334 
q31_t
 * 
pS‹
,

1335 
št8_t
 
po¡Shiá
);

1345 
¬m_biquad_ÿsÿde_df1_f32
(

1346 cÚ¡ 
¬m_biquad_ÿsd_df1_š¡_f32
 * 
S
,

1347 
æßt32_t
 * 
pSrc
,

1348 
æßt32_t
 * 
pD¡
,

1349 
ušt32_t
 
blockSize
);

1359 
¬m_biquad_ÿsÿde_df1_š™_f32
(

1360 
¬m_biquad_ÿsd_df1_š¡_f32
 * 
S
,

1361 
ušt8_t
 
numSges
,

1362 
æßt32_t
 * 
pCÛffs
,

1363 
æßt32_t
 * 
pS‹
);

1371 
ušt16_t
 
numRows
;

1372 
ušt16_t
 
numCÞs
;

1373 
æßt32_t
 *
pD©a
;

1374 } 
	t¬m_m©rix_š¡ªû_f32
;

1382 
ušt16_t
 
numRows
;

1383 
ušt16_t
 
numCÞs
;

1384 
æßt64_t
 *
pD©a
;

1385 } 
	t¬m_m©rix_š¡ªû_f64
;

1392 
ušt16_t
 
numRows
;

1393 
ušt16_t
 
numCÞs
;

1394 
q15_t
 *
pD©a
;

1395 } 
	t¬m_m©rix_š¡ªû_q15
;

1402 
ušt16_t
 
numRows
;

1403 
ušt16_t
 
numCÞs
;

1404 
q31_t
 *
pD©a
;

1405 } 
	t¬m_m©rix_š¡ªû_q31
;

1416 
¬m_¡©us
 
¬m_m©_add_f32
(

1417 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrcA
,

1418 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrcB
,

1419 
¬m_m©rix_š¡ªû_f32
 * 
pD¡
);

1430 
¬m_¡©us
 
¬m_m©_add_q15
(

1431 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcA
,

1432 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcB
,

1433 
¬m_m©rix_š¡ªû_q15
 * 
pD¡
);

1444 
¬m_¡©us
 
¬m_m©_add_q31
(

1445 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcA
,

1446 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcB
,

1447 
¬m_m©rix_š¡ªû_q31
 * 
pD¡
);

1458 
¬m_¡©us
 
¬m_m©_cm¶x_muÉ_f32
(

1459 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrcA
,

1460 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrcB
,

1461 
¬m_m©rix_š¡ªû_f32
 * 
pD¡
);

1472 
¬m_¡©us
 
¬m_m©_cm¶x_muÉ_q15
(

1473 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcA
,

1474 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcB
,

1475 
¬m_m©rix_š¡ªû_q15
 * 
pD¡
,

1476 
q15_t
 * 
pSü©ch
);

1487 
¬m_¡©us
 
¬m_m©_cm¶x_muÉ_q31
(

1488 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcA
,

1489 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcB
,

1490 
¬m_m©rix_š¡ªû_q31
 * 
pD¡
);

1500 
¬m_¡©us
 
¬m_m©_Œªs_f32
(

1501 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrc
,

1502 
¬m_m©rix_š¡ªû_f32
 * 
pD¡
);

1512 
¬m_¡©us
 
¬m_m©_Œªs_q15
(

1513 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrc
,

1514 
¬m_m©rix_š¡ªû_q15
 * 
pD¡
);

1524 
¬m_¡©us
 
¬m_m©_Œªs_q31
(

1525 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrc
,

1526 
¬m_m©rix_š¡ªû_q31
 * 
pD¡
);

1537 
¬m_¡©us
 
¬m_m©_muÉ_f32
(

1538 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrcA
,

1539 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrcB
,

1540 
¬m_m©rix_š¡ªû_f32
 * 
pD¡
);

1552 
¬m_¡©us
 
¬m_m©_muÉ_q15
(

1553 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcA
,

1554 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcB
,

1555 
¬m_m©rix_š¡ªû_q15
 * 
pD¡
,

1556 
q15_t
 * 
pS‹
);

1568 
¬m_¡©us
 
¬m_m©_muÉ_ç¡_q15
(

1569 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcA
,

1570 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcB
,

1571 
¬m_m©rix_š¡ªû_q15
 * 
pD¡
,

1572 
q15_t
 * 
pS‹
);

1583 
¬m_¡©us
 
¬m_m©_muÉ_q31
(

1584 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcA
,

1585 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcB
,

1586 
¬m_m©rix_š¡ªû_q31
 * 
pD¡
);

1597 
¬m_¡©us
 
¬m_m©_muÉ_ç¡_q31
(

1598 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcA
,

1599 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcB
,

1600 
¬m_m©rix_š¡ªû_q31
 * 
pD¡
);

1611 
¬m_¡©us
 
¬m_m©_sub_f32
(

1612 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrcA
,

1613 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrcB
,

1614 
¬m_m©rix_š¡ªû_f32
 * 
pD¡
);

1625 
¬m_¡©us
 
¬m_m©_sub_q15
(

1626 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcA
,

1627 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrcB
,

1628 
¬m_m©rix_š¡ªû_q15
 * 
pD¡
);

1639 
¬m_¡©us
 
¬m_m©_sub_q31
(

1640 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcA
,

1641 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrcB
,

1642 
¬m_m©rix_š¡ªû_q31
 * 
pD¡
);

1653 
¬m_¡©us
 
¬m_m©_sÿË_f32
(

1654 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
pSrc
,

1655 
æßt32_t
 
sÿË
,

1656 
¬m_m©rix_š¡ªû_f32
 * 
pD¡
);

1668 
¬m_¡©us
 
¬m_m©_sÿË_q15
(

1669 cÚ¡ 
¬m_m©rix_š¡ªû_q15
 * 
pSrc
,

1670 
q15_t
 
sÿËF¿ù
,

1671 
št32_t
 
shiá
,

1672 
¬m_m©rix_š¡ªû_q15
 * 
pD¡
);

1684 
¬m_¡©us
 
¬m_m©_sÿË_q31
(

1685 cÚ¡ 
¬m_m©rix_š¡ªû_q31
 * 
pSrc
,

1686 
q31_t
 
sÿËF¿ù
,

1687 
št32_t
 
shiá
,

1688 
¬m_m©rix_š¡ªû_q31
 * 
pD¡
);

1698 
¬m_m©_š™_q31
(

1699 
¬m_m©rix_š¡ªû_q31
 * 
S
,

1700 
ušt16_t
 
nRows
,

1701 
ušt16_t
 
nCÞumns
,

1702 
q31_t
 * 
pD©a
);

1712 
¬m_m©_š™_q15
(

1713 
¬m_m©rix_š¡ªû_q15
 * 
S
,

1714 
ušt16_t
 
nRows
,

1715 
ušt16_t
 
nCÞumns
,

1716 
q15_t
 * 
pD©a
);

1726 
¬m_m©_š™_f32
(

1727 
¬m_m©rix_š¡ªû_f32
 * 
S
,

1728 
ušt16_t
 
nRows
,

1729 
ušt16_t
 
nCÞumns
,

1730 
æßt32_t
 * 
pD©a
);

1739 
q15_t
 
A0
;

1740 #ifdeà
ARM_MATH_CM0_FAMILY


1741 
q15_t
 
A1
;

1742 
q15_t
 
A2
;

1744 
q31_t
 
A1
;

1746 
q15_t
 
¡©e
[3];

1747 
q15_t
 
Kp
;

1748 
q15_t
 
Ki
;

1749 
q15_t
 
Kd
;

1750 } 
	t¬m_pid_š¡ªû_q15
;

1757 
q31_t
 
A0
;

1758 
q31_t
 
A1
;

1759 
q31_t
 
A2
;

1760 
q31_t
 
¡©e
[3];

1761 
q31_t
 
Kp
;

1762 
q31_t
 
Ki
;

1763 
q31_t
 
Kd
;

1764 } 
	t¬m_pid_š¡ªû_q31
;

1771 
æßt32_t
 
A0
;

1772 
æßt32_t
 
A1
;

1773 
æßt32_t
 
A2
;

1774 
æßt32_t
 
¡©e
[3];

1775 
æßt32_t
 
Kp
;

1776 
æßt32_t
 
Ki
;

1777 
æßt32_t
 
Kd
;

1778 } 
	t¬m_pid_š¡ªû_f32
;

1787 
¬m_pid_š™_f32
(

1788 
¬m_pid_š¡ªû_f32
 * 
S
,

1789 
št32_t
 
»£tS‹FÏg
);

1796 
¬m_pid_»£t_f32
(

1797 
¬m_pid_š¡ªû_f32
 * 
S
);

1805 
¬m_pid_š™_q31
(

1806 
¬m_pid_š¡ªû_q31
 * 
S
,

1807 
št32_t
 
»£tS‹FÏg
);

1815 
¬m_pid_»£t_q31
(

1816 
¬m_pid_š¡ªû_q31
 * 
S
);

1824 
¬m_pid_š™_q15
(

1825 
¬m_pid_š¡ªû_q15
 * 
S
,

1826 
št32_t
 
»£tS‹FÏg
);

1833 
¬m_pid_»£t_q15
(

1834 
¬m_pid_š¡ªû_q15
 * 
S
);

1842 
ušt32_t
 
nV®ues
;

1843 
æßt32_t
 
x1
;

1844 
æßt32_t
 
xS·cšg
;

1845 
æßt32_t
 *
pYD©a
;

1846 } 
	t¬m_lš—r_š‹½_š¡ªû_f32
;

1853 
ušt16_t
 
numRows
;

1854 
ušt16_t
 
numCÞs
;

1855 
æßt32_t
 *
pD©a
;

1856 } 
	t¬m_bžš—r_š‹½_š¡ªû_f32
;

1863 
ušt16_t
 
numRows
;

1864 
ušt16_t
 
numCÞs
;

1865 
q31_t
 *
pD©a
;

1866 } 
	t¬m_bžš—r_š‹½_š¡ªû_q31
;

1873 
ušt16_t
 
numRows
;

1874 
ušt16_t
 
numCÞs
;

1875 
q15_t
 *
pD©a
;

1876 } 
	t¬m_bžš—r_š‹½_š¡ªû_q15
;

1883 
ušt16_t
 
numRows
;

1884 
ušt16_t
 
numCÞs
;

1885 
q7_t
 *
pD©a
;

1886 } 
	t¬m_bžš—r_š‹½_š¡ªû_q7
;

1896 
¬m_muÉ_q7
(

1897 
q7_t
 * 
pSrcA
,

1898 
q7_t
 * 
pSrcB
,

1899 
q7_t
 * 
pD¡
,

1900 
ušt32_t
 
blockSize
);

1910 
¬m_muÉ_q15
(

1911 
q15_t
 * 
pSrcA
,

1912 
q15_t
 * 
pSrcB
,

1913 
q15_t
 * 
pD¡
,

1914 
ušt32_t
 
blockSize
);

1924 
¬m_muÉ_q31
(

1925 
q31_t
 * 
pSrcA
,

1926 
q31_t
 * 
pSrcB
,

1927 
q31_t
 * 
pD¡
,

1928 
ušt32_t
 
blockSize
);

1938 
¬m_muÉ_f32
(

1939 
æßt32_t
 * 
pSrcA
,

1940 
æßt32_t
 * 
pSrcB
,

1941 
æßt32_t
 * 
pD¡
,

1942 
ušt32_t
 
blockSize
);

1950 
ušt16_t
 
fáL’
;

1951 
ušt8_t
 
ifáFÏg
;

1952 
ušt8_t
 
b™Rev”£FÏg
;

1953 
q15_t
 *
pTwiddË
;

1954 
ušt16_t
 *
pB™RevTabË
;

1955 
ušt16_t
 
twidCÛfModif›r
;

1956 
ušt16_t
 
b™RevFaùÜ
;

1957 } 
	t¬m_cfá_¿dix2_š¡ªû_q15
;

1960 
¬m_¡©us
 
¬m_cfá_¿dix2_š™_q15
(

1961 
¬m_cfá_¿dix2_š¡ªû_q15
 * 
S
,

1962 
ušt16_t
 
fáL’
,

1963 
ušt8_t
 
ifáFÏg
,

1964 
ušt8_t
 
b™Rev”£FÏg
);

1967 
¬m_cfá_¿dix2_q15
(

1968 cÚ¡ 
¬m_cfá_¿dix2_š¡ªû_q15
 * 
S
,

1969 
q15_t
 * 
pSrc
);

1977 
ušt16_t
 
fáL’
;

1978 
ušt8_t
 
ifáFÏg
;

1979 
ušt8_t
 
b™Rev”£FÏg
;

1980 
q15_t
 *
pTwiddË
;

1981 
ušt16_t
 *
pB™RevTabË
;

1982 
ušt16_t
 
twidCÛfModif›r
;

1983 
ušt16_t
 
b™RevFaùÜ
;

1984 } 
	t¬m_cfá_¿dix4_š¡ªû_q15
;

1987 
¬m_¡©us
 
¬m_cfá_¿dix4_š™_q15
(

1988 
¬m_cfá_¿dix4_š¡ªû_q15
 * 
S
,

1989 
ušt16_t
 
fáL’
,

1990 
ušt8_t
 
ifáFÏg
,

1991 
ušt8_t
 
b™Rev”£FÏg
);

1994 
¬m_cfá_¿dix4_q15
(

1995 cÚ¡ 
¬m_cfá_¿dix4_š¡ªû_q15
 * 
S
,

1996 
q15_t
 * 
pSrc
);

2003 
ušt16_t
 
fáL’
;

2004 
ušt8_t
 
ifáFÏg
;

2005 
ušt8_t
 
b™Rev”£FÏg
;

2006 
q31_t
 *
pTwiddË
;

2007 
ušt16_t
 *
pB™RevTabË
;

2008 
ušt16_t
 
twidCÛfModif›r
;

2009 
ušt16_t
 
b™RevFaùÜ
;

2010 } 
	t¬m_cfá_¿dix2_š¡ªû_q31
;

2013 
¬m_¡©us
 
¬m_cfá_¿dix2_š™_q31
(

2014 
¬m_cfá_¿dix2_š¡ªû_q31
 * 
S
,

2015 
ušt16_t
 
fáL’
,

2016 
ušt8_t
 
ifáFÏg
,

2017 
ušt8_t
 
b™Rev”£FÏg
);

2020 
¬m_cfá_¿dix2_q31
(

2021 cÚ¡ 
¬m_cfá_¿dix2_š¡ªû_q31
 * 
S
,

2022 
q31_t
 * 
pSrc
);

2029 
ušt16_t
 
fáL’
;

2030 
ušt8_t
 
ifáFÏg
;

2031 
ušt8_t
 
b™Rev”£FÏg
;

2032 
q31_t
 *
pTwiddË
;

2033 
ušt16_t
 *
pB™RevTabË
;

2034 
ušt16_t
 
twidCÛfModif›r
;

2035 
ušt16_t
 
b™RevFaùÜ
;

2036 } 
	t¬m_cfá_¿dix4_š¡ªû_q31
;

2039 
¬m_cfá_¿dix4_q31
(

2040 cÚ¡ 
¬m_cfá_¿dix4_š¡ªû_q31
 * 
S
,

2041 
q31_t
 * 
pSrc
);

2044 
¬m_¡©us
 
¬m_cfá_¿dix4_š™_q31
(

2045 
¬m_cfá_¿dix4_š¡ªû_q31
 * 
S
,

2046 
ušt16_t
 
fáL’
,

2047 
ušt8_t
 
ifáFÏg
,

2048 
ušt8_t
 
b™Rev”£FÏg
);

2055 
ušt16_t
 
fáL’
;

2056 
ušt8_t
 
ifáFÏg
;

2057 
ušt8_t
 
b™Rev”£FÏg
;

2058 
æßt32_t
 *
pTwiddË
;

2059 
ušt16_t
 *
pB™RevTabË
;

2060 
ušt16_t
 
twidCÛfModif›r
;

2061 
ušt16_t
 
b™RevFaùÜ
;

2062 
æßt32_t
 
ÚebyfáL’
;

2063 } 
	t¬m_cfá_¿dix2_š¡ªû_f32
;

2066 
¬m_¡©us
 
¬m_cfá_¿dix2_š™_f32
(

2067 
¬m_cfá_¿dix2_š¡ªû_f32
 * 
S
,

2068 
ušt16_t
 
fáL’
,

2069 
ušt8_t
 
ifáFÏg
,

2070 
ušt8_t
 
b™Rev”£FÏg
);

2073 
¬m_cfá_¿dix2_f32
(

2074 cÚ¡ 
¬m_cfá_¿dix2_š¡ªû_f32
 * 
S
,

2075 
æßt32_t
 * 
pSrc
);

2082 
ušt16_t
 
fáL’
;

2083 
ušt8_t
 
ifáFÏg
;

2084 
ušt8_t
 
b™Rev”£FÏg
;

2085 
æßt32_t
 *
pTwiddË
;

2086 
ušt16_t
 *
pB™RevTabË
;

2087 
ušt16_t
 
twidCÛfModif›r
;

2088 
ušt16_t
 
b™RevFaùÜ
;

2089 
æßt32_t
 
ÚebyfáL’
;

2090 } 
	t¬m_cfá_¿dix4_š¡ªû_f32
;

2093 
¬m_¡©us
 
¬m_cfá_¿dix4_š™_f32
(

2094 
¬m_cfá_¿dix4_š¡ªû_f32
 * 
S
,

2095 
ušt16_t
 
fáL’
,

2096 
ušt8_t
 
ifáFÏg
,

2097 
ušt8_t
 
b™Rev”£FÏg
);

2100 
¬m_cfá_¿dix4_f32
(

2101 cÚ¡ 
¬m_cfá_¿dix4_š¡ªû_f32
 * 
S
,

2102 
æßt32_t
 * 
pSrc
);

2109 
ušt16_t
 
fáL’
;

2110 cÚ¡ 
q15_t
 *
pTwiddË
;

2111 cÚ¡ 
ušt16_t
 *
pB™RevTabË
;

2112 
ušt16_t
 
b™RevL’gth
;

2113 } 
	t¬m_cfá_š¡ªû_q15
;

2115 
¬m_cfá_q15
(

2116 cÚ¡ 
¬m_cfá_š¡ªû_q15
 * 
S
,

2117 
q15_t
 * 
p1
,

2118 
ušt8_t
 
ifáFÏg
,

2119 
ušt8_t
 
b™Rev”£FÏg
);

2126 
ušt16_t
 
fáL’
;

2127 cÚ¡ 
q31_t
 *
pTwiddË
;

2128 cÚ¡ 
ušt16_t
 *
pB™RevTabË
;

2129 
ušt16_t
 
b™RevL’gth
;

2130 } 
	t¬m_cfá_š¡ªû_q31
;

2132 
¬m_cfá_q31
(

2133 cÚ¡ 
¬m_cfá_š¡ªû_q31
 * 
S
,

2134 
q31_t
 * 
p1
,

2135 
ušt8_t
 
ifáFÏg
,

2136 
ušt8_t
 
b™Rev”£FÏg
);

2143 
ušt16_t
 
fáL’
;

2144 cÚ¡ 
æßt32_t
 *
pTwiddË
;

2145 cÚ¡ 
ušt16_t
 *
pB™RevTabË
;

2146 
ušt16_t
 
b™RevL’gth
;

2147 } 
	t¬m_cfá_š¡ªû_f32
;

2149 
¬m_cfá_f32
(

2150 cÚ¡ 
¬m_cfá_š¡ªû_f32
 * 
S
,

2151 
æßt32_t
 * 
p1
,

2152 
ušt8_t
 
ifáFÏg
,

2153 
ušt8_t
 
b™Rev”£FÏg
);

2160 
ušt32_t
 
fáL’R—l
;

2161 
ušt8_t
 
ifáFÏgR
;

2162 
ušt8_t
 
b™Rev”£FÏgR
;

2163 
ušt32_t
 
twidCÛfRModif›r
;

2164 
q15_t
 *
pTwiddËAR—l
;

2165 
q15_t
 *
pTwiddËBR—l
;

2166 cÚ¡ 
¬m_cfá_š¡ªû_q15
 *
pCfá
;

2167 } 
	t¬m_rfá_š¡ªû_q15
;

2169 
¬m_¡©us
 
¬m_rfá_š™_q15
(

2170 
¬m_rfá_š¡ªû_q15
 * 
S
,

2171 
ušt32_t
 
fáL’R—l
,

2172 
ušt32_t
 
ifáFÏgR
,

2173 
ušt32_t
 
b™Rev”£FÏg
);

2175 
¬m_rfá_q15
(

2176 cÚ¡ 
¬m_rfá_š¡ªû_q15
 * 
S
,

2177 
q15_t
 * 
pSrc
,

2178 
q15_t
 * 
pD¡
);

2185 
ušt32_t
 
fáL’R—l
;

2186 
ušt8_t
 
ifáFÏgR
;

2187 
ušt8_t
 
b™Rev”£FÏgR
;

2188 
ušt32_t
 
twidCÛfRModif›r
;

2189 
q31_t
 *
pTwiddËAR—l
;

2190 
q31_t
 *
pTwiddËBR—l
;

2191 cÚ¡ 
¬m_cfá_š¡ªû_q31
 *
pCfá
;

2192 } 
	t¬m_rfá_š¡ªû_q31
;

2194 
¬m_¡©us
 
¬m_rfá_š™_q31
(

2195 
¬m_rfá_š¡ªû_q31
 * 
S
,

2196 
ušt32_t
 
fáL’R—l
,

2197 
ušt32_t
 
ifáFÏgR
,

2198 
ušt32_t
 
b™Rev”£FÏg
);

2200 
¬m_rfá_q31
(

2201 cÚ¡ 
¬m_rfá_š¡ªû_q31
 * 
S
,

2202 
q31_t
 * 
pSrc
,

2203 
q31_t
 * 
pD¡
);

2210 
ušt32_t
 
fáL’R—l
;

2211 
ušt16_t
 
fáL’By2
;

2212 
ušt8_t
 
ifáFÏgR
;

2213 
ušt8_t
 
b™Rev”£FÏgR
;

2214 
ušt32_t
 
twidCÛfRModif›r
;

2215 
æßt32_t
 *
pTwiddËAR—l
;

2216 
æßt32_t
 *
pTwiddËBR—l
;

2217 
¬m_cfá_¿dix4_š¡ªû_f32
 *
pCfá
;

2218 } 
	t¬m_rfá_š¡ªû_f32
;

2220 
¬m_¡©us
 
¬m_rfá_š™_f32
(

2221 
¬m_rfá_š¡ªû_f32
 * 
S
,

2222 
¬m_cfá_¿dix4_š¡ªû_f32
 * 
S_CFFT
,

2223 
ušt32_t
 
fáL’R—l
,

2224 
ušt32_t
 
ifáFÏgR
,

2225 
ušt32_t
 
b™Rev”£FÏg
);

2227 
¬m_rfá_f32
(

2228 cÚ¡ 
¬m_rfá_š¡ªû_f32
 * 
S
,

2229 
æßt32_t
 * 
pSrc
,

2230 
æßt32_t
 * 
pD¡
);

2237 
¬m_cfá_š¡ªû_f32
 
Sšt
;

2238 
ušt16_t
 
fáL’RFFT
;

2239 
æßt32_t
 * 
pTwiddËRFFT
;

2240 } 
	t¬m_rfá_ç¡_š¡ªû_f32
 ;

2242 
¬m_¡©us
 
¬m_rfá_ç¡_š™_f32
 (

2243 
¬m_rfá_ç¡_š¡ªû_f32
 * 
S
,

2244 
ušt16_t
 
fáL’
);

2246 
¬m_rfá_ç¡_f32
(

2247 
¬m_rfá_ç¡_š¡ªû_f32
 * 
S
,

2248 
æßt32_t
 * 
p
, flßt32_ˆ* 
pOut
,

2249 
ušt8_t
 
ifáFÏg
);

2256 
ušt16_t
 
N
;

2257 
ušt16_t
 
Nby2
;

2258 
æßt32_t
 
nÜm®ize
;

2259 
æßt32_t
 *
pTwiddË
;

2260 
æßt32_t
 *
pCosFaùÜ
;

2261 
¬m_rfá_š¡ªû_f32
 *
pRfá
;

2262 
¬m_cfá_¿dix4_š¡ªû_f32
 *
pCfá
;

2263 } 
	t¬m_dù4_š¡ªû_f32
;

2276 
¬m_¡©us
 
¬m_dù4_š™_f32
(

2277 
¬m_dù4_š¡ªû_f32
 * 
S
,

2278 
¬m_rfá_š¡ªû_f32
 * 
S_RFFT
,

2279 
¬m_cfá_¿dix4_š¡ªû_f32
 * 
S_CFFT
,

2280 
ušt16_t
 
N
,

2281 
ušt16_t
 
Nby2
,

2282 
æßt32_t
 
nÜm®ize
);

2291 
¬m_dù4_f32
(

2292 cÚ¡ 
¬m_dù4_š¡ªû_f32
 * 
S
,

2293 
æßt32_t
 * 
pS‹
,

2294 
æßt32_t
 * 
pIÆšeBufãr
);

2302 
ušt16_t
 
N
;

2303 
ušt16_t
 
Nby2
;

2304 
q31_t
 
nÜm®ize
;

2305 
q31_t
 *
pTwiddË
;

2306 
q31_t
 *
pCosFaùÜ
;

2307 
¬m_rfá_š¡ªû_q31
 *
pRfá
;

2308 
¬m_cfá_¿dix4_š¡ªû_q31
 *
pCfá
;

2309 } 
	t¬m_dù4_š¡ªû_q31
;

2322 
¬m_¡©us
 
¬m_dù4_š™_q31
(

2323 
¬m_dù4_š¡ªû_q31
 * 
S
,

2324 
¬m_rfá_š¡ªû_q31
 * 
S_RFFT
,

2325 
¬m_cfá_¿dix4_š¡ªû_q31
 * 
S_CFFT
,

2326 
ušt16_t
 
N
,

2327 
ušt16_t
 
Nby2
,

2328 
q31_t
 
nÜm®ize
);

2337 
¬m_dù4_q31
(

2338 cÚ¡ 
¬m_dù4_š¡ªû_q31
 * 
S
,

2339 
q31_t
 * 
pS‹
,

2340 
q31_t
 * 
pIÆšeBufãr
);

2348 
ušt16_t
 
N
;

2349 
ušt16_t
 
Nby2
;

2350 
q15_t
 
nÜm®ize
;

2351 
q15_t
 *
pTwiddË
;

2352 
q15_t
 *
pCosFaùÜ
;

2353 
¬m_rfá_š¡ªû_q15
 *
pRfá
;

2354 
¬m_cfá_¿dix4_š¡ªû_q15
 *
pCfá
;

2355 } 
	t¬m_dù4_š¡ªû_q15
;

2368 
¬m_¡©us
 
¬m_dù4_š™_q15
(

2369 
¬m_dù4_š¡ªû_q15
 * 
S
,

2370 
¬m_rfá_š¡ªû_q15
 * 
S_RFFT
,

2371 
¬m_cfá_¿dix4_š¡ªû_q15
 * 
S_CFFT
,

2372 
ušt16_t
 
N
,

2373 
ušt16_t
 
Nby2
,

2374 
q15_t
 
nÜm®ize
);

2383 
¬m_dù4_q15
(

2384 cÚ¡ 
¬m_dù4_š¡ªû_q15
 * 
S
,

2385 
q15_t
 * 
pS‹
,

2386 
q15_t
 * 
pIÆšeBufãr
);

2396 
¬m_add_f32
(

2397 
æßt32_t
 * 
pSrcA
,

2398 
æßt32_t
 * 
pSrcB
,

2399 
æßt32_t
 * 
pD¡
,

2400 
ušt32_t
 
blockSize
);

2410 
¬m_add_q7
(

2411 
q7_t
 * 
pSrcA
,

2412 
q7_t
 * 
pSrcB
,

2413 
q7_t
 * 
pD¡
,

2414 
ušt32_t
 
blockSize
);

2424 
¬m_add_q15
(

2425 
q15_t
 * 
pSrcA
,

2426 
q15_t
 * 
pSrcB
,

2427 
q15_t
 * 
pD¡
,

2428 
ušt32_t
 
blockSize
);

2438 
¬m_add_q31
(

2439 
q31_t
 * 
pSrcA
,

2440 
q31_t
 * 
pSrcB
,

2441 
q31_t
 * 
pD¡
,

2442 
ušt32_t
 
blockSize
);

2452 
¬m_sub_f32
(

2453 
æßt32_t
 * 
pSrcA
,

2454 
æßt32_t
 * 
pSrcB
,

2455 
æßt32_t
 * 
pD¡
,

2456 
ušt32_t
 
blockSize
);

2466 
¬m_sub_q7
(

2467 
q7_t
 * 
pSrcA
,

2468 
q7_t
 * 
pSrcB
,

2469 
q7_t
 * 
pD¡
,

2470 
ušt32_t
 
blockSize
);

2480 
¬m_sub_q15
(

2481 
q15_t
 * 
pSrcA
,

2482 
q15_t
 * 
pSrcB
,

2483 
q15_t
 * 
pD¡
,

2484 
ušt32_t
 
blockSize
);

2494 
¬m_sub_q31
(

2495 
q31_t
 * 
pSrcA
,

2496 
q31_t
 * 
pSrcB
,

2497 
q31_t
 * 
pD¡
,

2498 
ušt32_t
 
blockSize
);

2508 
¬m_sÿË_f32
(

2509 
æßt32_t
 * 
pSrc
,

2510 
æßt32_t
 
sÿË
,

2511 
æßt32_t
 * 
pD¡
,

2512 
ušt32_t
 
blockSize
);

2523 
¬m_sÿË_q7
(

2524 
q7_t
 * 
pSrc
,

2525 
q7_t
 
sÿËF¿ù
,

2526 
št8_t
 
shiá
,

2527 
q7_t
 * 
pD¡
,

2528 
ušt32_t
 
blockSize
);

2539 
¬m_sÿË_q15
(

2540 
q15_t
 * 
pSrc
,

2541 
q15_t
 
sÿËF¿ù
,

2542 
št8_t
 
shiá
,

2543 
q15_t
 * 
pD¡
,

2544 
ušt32_t
 
blockSize
);

2555 
¬m_sÿË_q31
(

2556 
q31_t
 * 
pSrc
,

2557 
q31_t
 
sÿËF¿ù
,

2558 
št8_t
 
shiá
,

2559 
q31_t
 * 
pD¡
,

2560 
ušt32_t
 
blockSize
);

2569 
¬m_abs_q7
(

2570 
q7_t
 * 
pSrc
,

2571 
q7_t
 * 
pD¡
,

2572 
ušt32_t
 
blockSize
);

2581 
¬m_abs_f32
(

2582 
æßt32_t
 * 
pSrc
,

2583 
æßt32_t
 * 
pD¡
,

2584 
ušt32_t
 
blockSize
);

2593 
¬m_abs_q15
(

2594 
q15_t
 * 
pSrc
,

2595 
q15_t
 * 
pD¡
,

2596 
ušt32_t
 
blockSize
);

2605 
¬m_abs_q31
(

2606 
q31_t
 * 
pSrc
,

2607 
q31_t
 * 
pD¡
,

2608 
ušt32_t
 
blockSize
);

2618 
¬m_dÙ_´od_f32
(

2619 
æßt32_t
 * 
pSrcA
,

2620 
æßt32_t
 * 
pSrcB
,

2621 
ušt32_t
 
blockSize
,

2622 
æßt32_t
 * 
»suÉ
);

2632 
¬m_dÙ_´od_q7
(

2633 
q7_t
 * 
pSrcA
,

2634 
q7_t
 * 
pSrcB
,

2635 
ušt32_t
 
blockSize
,

2636 
q31_t
 * 
»suÉ
);

2646 
¬m_dÙ_´od_q15
(

2647 
q15_t
 * 
pSrcA
,

2648 
q15_t
 * 
pSrcB
,

2649 
ušt32_t
 
blockSize
,

2650 
q63_t
 * 
»suÉ
);

2660 
¬m_dÙ_´od_q31
(

2661 
q31_t
 * 
pSrcA
,

2662 
q31_t
 * 
pSrcB
,

2663 
ušt32_t
 
blockSize
,

2664 
q63_t
 * 
»suÉ
);

2674 
¬m_shiá_q7
(

2675 
q7_t
 * 
pSrc
,

2676 
št8_t
 
shiáB™s
,

2677 
q7_t
 * 
pD¡
,

2678 
ušt32_t
 
blockSize
);

2688 
¬m_shiá_q15
(

2689 
q15_t
 * 
pSrc
,

2690 
št8_t
 
shiáB™s
,

2691 
q15_t
 * 
pD¡
,

2692 
ušt32_t
 
blockSize
);

2702 
¬m_shiá_q31
(

2703 
q31_t
 * 
pSrc
,

2704 
št8_t
 
shiáB™s
,

2705 
q31_t
 * 
pD¡
,

2706 
ušt32_t
 
blockSize
);

2716 
¬m_off£t_f32
(

2717 
æßt32_t
 * 
pSrc
,

2718 
æßt32_t
 
off£t
,

2719 
æßt32_t
 * 
pD¡
,

2720 
ušt32_t
 
blockSize
);

2730 
¬m_off£t_q7
(

2731 
q7_t
 * 
pSrc
,

2732 
q7_t
 
off£t
,

2733 
q7_t
 * 
pD¡
,

2734 
ušt32_t
 
blockSize
);

2744 
¬m_off£t_q15
(

2745 
q15_t
 * 
pSrc
,

2746 
q15_t
 
off£t
,

2747 
q15_t
 * 
pD¡
,

2748 
ušt32_t
 
blockSize
);

2758 
¬m_off£t_q31
(

2759 
q31_t
 * 
pSrc
,

2760 
q31_t
 
off£t
,

2761 
q31_t
 * 
pD¡
,

2762 
ušt32_t
 
blockSize
);

2771 
¬m_Ãg©e_f32
(

2772 
æßt32_t
 * 
pSrc
,

2773 
æßt32_t
 * 
pD¡
,

2774 
ušt32_t
 
blockSize
);

2783 
¬m_Ãg©e_q7
(

2784 
q7_t
 * 
pSrc
,

2785 
q7_t
 * 
pD¡
,

2786 
ušt32_t
 
blockSize
);

2795 
¬m_Ãg©e_q15
(

2796 
q15_t
 * 
pSrc
,

2797 
q15_t
 * 
pD¡
,

2798 
ušt32_t
 
blockSize
);

2807 
¬m_Ãg©e_q31
(

2808 
q31_t
 * 
pSrc
,

2809 
q31_t
 * 
pD¡
,

2810 
ušt32_t
 
blockSize
);

2819 
¬m_cÝy_f32
(

2820 
æßt32_t
 * 
pSrc
,

2821 
æßt32_t
 * 
pD¡
,

2822 
ušt32_t
 
blockSize
);

2831 
¬m_cÝy_q7
(

2832 
q7_t
 * 
pSrc
,

2833 
q7_t
 * 
pD¡
,

2834 
ušt32_t
 
blockSize
);

2843 
¬m_cÝy_q15
(

2844 
q15_t
 * 
pSrc
,

2845 
q15_t
 * 
pD¡
,

2846 
ušt32_t
 
blockSize
);

2855 
¬m_cÝy_q31
(

2856 
q31_t
 * 
pSrc
,

2857 
q31_t
 * 
pD¡
,

2858 
ušt32_t
 
blockSize
);

2867 
¬m_fžl_f32
(

2868 
æßt32_t
 
v®ue
,

2869 
æßt32_t
 * 
pD¡
,

2870 
ušt32_t
 
blockSize
);

2879 
¬m_fžl_q7
(

2880 
q7_t
 
v®ue
,

2881 
q7_t
 * 
pD¡
,

2882 
ušt32_t
 
blockSize
);

2891 
¬m_fžl_q15
(

2892 
q15_t
 
v®ue
,

2893 
q15_t
 * 
pD¡
,

2894 
ušt32_t
 
blockSize
);

2903 
¬m_fžl_q31
(

2904 
q31_t
 
v®ue
,

2905 
q31_t
 * 
pD¡
,

2906 
ušt32_t
 
blockSize
);

2917 
¬m_cÚv_f32
(

2918 
æßt32_t
 * 
pSrcA
,

2919 
ušt32_t
 
¤cAL’
,

2920 
æßt32_t
 * 
pSrcB
,

2921 
ušt32_t
 
¤cBL’
,

2922 
æßt32_t
 * 
pD¡
);

2935 
¬m_cÚv_Ýt_q15
(

2936 
q15_t
 * 
pSrcA
,

2937 
ušt32_t
 
¤cAL’
,

2938 
q15_t
 * 
pSrcB
,

2939 
ušt32_t
 
¤cBL’
,

2940 
q15_t
 * 
pD¡
,

2941 
q15_t
 * 
pSü©ch1
,

2942 
q15_t
 * 
pSü©ch2
);

2953 
¬m_cÚv_q15
(

2954 
q15_t
 * 
pSrcA
,

2955 
ušt32_t
 
¤cAL’
,

2956 
q15_t
 * 
pSrcB
,

2957 
ušt32_t
 
¤cBL’
,

2958 
q15_t
 * 
pD¡
);

2969 
¬m_cÚv_ç¡_q15
(

2970 
q15_t
 * 
pSrcA
,

2971 
ušt32_t
 
¤cAL’
,

2972 
q15_t
 * 
pSrcB
,

2973 
ušt32_t
 
¤cBL’
,

2974 
q15_t
 * 
pD¡
);

2987 
¬m_cÚv_ç¡_Ýt_q15
(

2988 
q15_t
 * 
pSrcA
,

2989 
ušt32_t
 
¤cAL’
,

2990 
q15_t
 * 
pSrcB
,

2991 
ušt32_t
 
¤cBL’
,

2992 
q15_t
 * 
pD¡
,

2993 
q15_t
 * 
pSü©ch1
,

2994 
q15_t
 * 
pSü©ch2
);

3005 
¬m_cÚv_q31
(

3006 
q31_t
 * 
pSrcA
,

3007 
ušt32_t
 
¤cAL’
,

3008 
q31_t
 * 
pSrcB
,

3009 
ušt32_t
 
¤cBL’
,

3010 
q31_t
 * 
pD¡
);

3021 
¬m_cÚv_ç¡_q31
(

3022 
q31_t
 * 
pSrcA
,

3023 
ušt32_t
 
¤cAL’
,

3024 
q31_t
 * 
pSrcB
,

3025 
ušt32_t
 
¤cBL’
,

3026 
q31_t
 * 
pD¡
);

3039 
¬m_cÚv_Ýt_q7
(

3040 
q7_t
 * 
pSrcA
,

3041 
ušt32_t
 
¤cAL’
,

3042 
q7_t
 * 
pSrcB
,

3043 
ušt32_t
 
¤cBL’
,

3044 
q7_t
 * 
pD¡
,

3045 
q15_t
 * 
pSü©ch1
,

3046 
q15_t
 * 
pSü©ch2
);

3057 
¬m_cÚv_q7
(

3058 
q7_t
 * 
pSrcA
,

3059 
ušt32_t
 
¤cAL’
,

3060 
q7_t
 * 
pSrcB
,

3061 
ušt32_t
 
¤cBL’
,

3062 
q7_t
 * 
pD¡
);

3076 
¬m_¡©us
 
¬m_cÚv_·¹Ÿl_f32
(

3077 
æßt32_t
 * 
pSrcA
,

3078 
ušt32_t
 
¤cAL’
,

3079 
æßt32_t
 * 
pSrcB
,

3080 
ušt32_t
 
¤cBL’
,

3081 
æßt32_t
 * 
pD¡
,

3082 
ušt32_t
 
fœ¡Index
,

3083 
ušt32_t
 
numPošts
);

3099 
¬m_¡©us
 
¬m_cÚv_·¹Ÿl_Ýt_q15
(

3100 
q15_t
 * 
pSrcA
,

3101 
ušt32_t
 
¤cAL’
,

3102 
q15_t
 * 
pSrcB
,

3103 
ušt32_t
 
¤cBL’
,

3104 
q15_t
 * 
pD¡
,

3105 
ušt32_t
 
fœ¡Index
,

3106 
ušt32_t
 
numPošts
,

3107 
q15_t
 * 
pSü©ch1
,

3108 
q15_t
 * 
pSü©ch2
);

3122 
¬m_¡©us
 
¬m_cÚv_·¹Ÿl_q15
(

3123 
q15_t
 * 
pSrcA
,

3124 
ušt32_t
 
¤cAL’
,

3125 
q15_t
 * 
pSrcB
,

3126 
ušt32_t
 
¤cBL’
,

3127 
q15_t
 * 
pD¡
,

3128 
ušt32_t
 
fœ¡Index
,

3129 
ušt32_t
 
numPošts
);

3143 
¬m_¡©us
 
¬m_cÚv_·¹Ÿl_ç¡_q15
(

3144 
q15_t
 * 
pSrcA
,

3145 
ušt32_t
 
¤cAL’
,

3146 
q15_t
 * 
pSrcB
,

3147 
ušt32_t
 
¤cBL’
,

3148 
q15_t
 * 
pD¡
,

3149 
ušt32_t
 
fœ¡Index
,

3150 
ušt32_t
 
numPošts
);

3166 
¬m_¡©us
 
¬m_cÚv_·¹Ÿl_ç¡_Ýt_q15
(

3167 
q15_t
 * 
pSrcA
,

3168 
ušt32_t
 
¤cAL’
,

3169 
q15_t
 * 
pSrcB
,

3170 
ušt32_t
 
¤cBL’
,

3171 
q15_t
 * 
pD¡
,

3172 
ušt32_t
 
fœ¡Index
,

3173 
ušt32_t
 
numPošts
,

3174 
q15_t
 * 
pSü©ch1
,

3175 
q15_t
 * 
pSü©ch2
);

3189 
¬m_¡©us
 
¬m_cÚv_·¹Ÿl_q31
(

3190 
q31_t
 * 
pSrcA
,

3191 
ušt32_t
 
¤cAL’
,

3192 
q31_t
 * 
pSrcB
,

3193 
ušt32_t
 
¤cBL’
,

3194 
q31_t
 * 
pD¡
,

3195 
ušt32_t
 
fœ¡Index
,

3196 
ušt32_t
 
numPošts
);

3210 
¬m_¡©us
 
¬m_cÚv_·¹Ÿl_ç¡_q31
(

3211 
q31_t
 * 
pSrcA
,

3212 
ušt32_t
 
¤cAL’
,

3213 
q31_t
 * 
pSrcB
,

3214 
ušt32_t
 
¤cBL’
,

3215 
q31_t
 * 
pD¡
,

3216 
ušt32_t
 
fœ¡Index
,

3217 
ušt32_t
 
numPošts
);

3233 
¬m_¡©us
 
¬m_cÚv_·¹Ÿl_Ýt_q7
(

3234 
q7_t
 * 
pSrcA
,

3235 
ušt32_t
 
¤cAL’
,

3236 
q7_t
 * 
pSrcB
,

3237 
ušt32_t
 
¤cBL’
,

3238 
q7_t
 * 
pD¡
,

3239 
ušt32_t
 
fœ¡Index
,

3240 
ušt32_t
 
numPošts
,

3241 
q15_t
 * 
pSü©ch1
,

3242 
q15_t
 * 
pSü©ch2
);

3256 
¬m_¡©us
 
¬m_cÚv_·¹Ÿl_q7
(

3257 
q7_t
 * 
pSrcA
,

3258 
ušt32_t
 
¤cAL’
,

3259 
q7_t
 * 
pSrcB
,

3260 
ušt32_t
 
¤cBL’
,

3261 
q7_t
 * 
pD¡
,

3262 
ušt32_t
 
fœ¡Index
,

3263 
ušt32_t
 
numPošts
);

3271 
ušt8_t
 
M
;

3272 
ušt16_t
 
numT­s
;

3273 
q15_t
 *
pCÛffs
;

3274 
q15_t
 *
pS‹
;

3275 } 
	t¬m_fœ_decim©e_š¡ªû_q15
;

3282 
ušt8_t
 
M
;

3283 
ušt16_t
 
numT­s
;

3284 
q31_t
 *
pCÛffs
;

3285 
q31_t
 *
pS‹
;

3286 } 
	t¬m_fœ_decim©e_š¡ªû_q31
;

3293 
ušt8_t
 
M
;

3294 
ušt16_t
 
numT­s
;

3295 
æßt32_t
 *
pCÛffs
;

3296 
æßt32_t
 *
pS‹
;

3297 } 
	t¬m_fœ_decim©e_š¡ªû_f32
;

3307 
¬m_fœ_decim©e_f32
(

3308 cÚ¡ 
¬m_fœ_decim©e_š¡ªû_f32
 * 
S
,

3309 
æßt32_t
 * 
pSrc
,

3310 
æßt32_t
 * 
pD¡
,

3311 
ušt32_t
 
blockSize
);

3325 
¬m_¡©us
 
¬m_fœ_decim©e_š™_f32
(

3326 
¬m_fœ_decim©e_š¡ªû_f32
 * 
S
,

3327 
ušt16_t
 
numT­s
,

3328 
ušt8_t
 
M
,

3329 
æßt32_t
 * 
pCÛffs
,

3330 
æßt32_t
 * 
pS‹
,

3331 
ušt32_t
 
blockSize
);

3341 
¬m_fœ_decim©e_q15
(

3342 cÚ¡ 
¬m_fœ_decim©e_š¡ªû_q15
 * 
S
,

3343 
q15_t
 * 
pSrc
,

3344 
q15_t
 * 
pD¡
,

3345 
ušt32_t
 
blockSize
);

3355 
¬m_fœ_decim©e_ç¡_q15
(

3356 cÚ¡ 
¬m_fœ_decim©e_š¡ªû_q15
 * 
S
,

3357 
q15_t
 * 
pSrc
,

3358 
q15_t
 * 
pD¡
,

3359 
ušt32_t
 
blockSize
);

3373 
¬m_¡©us
 
¬m_fœ_decim©e_š™_q15
(

3374 
¬m_fœ_decim©e_š¡ªû_q15
 * 
S
,

3375 
ušt16_t
 
numT­s
,

3376 
ušt8_t
 
M
,

3377 
q15_t
 * 
pCÛffs
,

3378 
q15_t
 * 
pS‹
,

3379 
ušt32_t
 
blockSize
);

3389 
¬m_fœ_decim©e_q31
(

3390 cÚ¡ 
¬m_fœ_decim©e_š¡ªû_q31
 * 
S
,

3391 
q31_t
 * 
pSrc
,

3392 
q31_t
 * 
pD¡
,

3393 
ušt32_t
 
blockSize
);

3402 
¬m_fœ_decim©e_ç¡_q31
(

3403 
¬m_fœ_decim©e_š¡ªû_q31
 * 
S
,

3404 
q31_t
 * 
pSrc
,

3405 
q31_t
 * 
pD¡
,

3406 
ušt32_t
 
blockSize
);

3420 
¬m_¡©us
 
¬m_fœ_decim©e_š™_q31
(

3421 
¬m_fœ_decim©e_š¡ªû_q31
 * 
S
,

3422 
ušt16_t
 
numT­s
,

3423 
ušt8_t
 
M
,

3424 
q31_t
 * 
pCÛffs
,

3425 
q31_t
 * 
pS‹
,

3426 
ušt32_t
 
blockSize
);

3434 
ušt8_t
 
L
;

3435 
ušt16_t
 
pha£L’gth
;

3436 
q15_t
 *
pCÛffs
;

3437 
q15_t
 *
pS‹
;

3438 } 
	t¬m_fœ_š‹½Þ©e_š¡ªû_q15
;

3445 
ušt8_t
 
L
;

3446 
ušt16_t
 
pha£L’gth
;

3447 
q31_t
 *
pCÛffs
;

3448 
q31_t
 *
pS‹
;

3449 } 
	t¬m_fœ_š‹½Þ©e_š¡ªû_q31
;

3456 
ušt8_t
 
L
;

3457 
ušt16_t
 
pha£L’gth
;

3458 
æßt32_t
 *
pCÛffs
;

3459 
æßt32_t
 *
pS‹
;

3460 } 
	t¬m_fœ_š‹½Þ©e_š¡ªû_f32
;

3470 
¬m_fœ_š‹½Þ©e_q15
(

3471 cÚ¡ 
¬m_fœ_š‹½Þ©e_š¡ªû_q15
 * 
S
,

3472 
q15_t
 * 
pSrc
,

3473 
q15_t
 * 
pD¡
,

3474 
ušt32_t
 
blockSize
);

3488 
¬m_¡©us
 
¬m_fœ_š‹½Þ©e_š™_q15
(

3489 
¬m_fœ_š‹½Þ©e_š¡ªû_q15
 * 
S
,

3490 
ušt8_t
 
L
,

3491 
ušt16_t
 
numT­s
,

3492 
q15_t
 * 
pCÛffs
,

3493 
q15_t
 * 
pS‹
,

3494 
ušt32_t
 
blockSize
);

3504 
¬m_fœ_š‹½Þ©e_q31
(

3505 cÚ¡ 
¬m_fœ_š‹½Þ©e_š¡ªû_q31
 * 
S
,

3506 
q31_t
 * 
pSrc
,

3507 
q31_t
 * 
pD¡
,

3508 
ušt32_t
 
blockSize
);

3522 
¬m_¡©us
 
¬m_fœ_š‹½Þ©e_š™_q31
(

3523 
¬m_fœ_š‹½Þ©e_š¡ªû_q31
 * 
S
,

3524 
ušt8_t
 
L
,

3525 
ušt16_t
 
numT­s
,

3526 
q31_t
 * 
pCÛffs
,

3527 
q31_t
 * 
pS‹
,

3528 
ušt32_t
 
blockSize
);

3538 
¬m_fœ_š‹½Þ©e_f32
(

3539 cÚ¡ 
¬m_fœ_š‹½Þ©e_š¡ªû_f32
 * 
S
,

3540 
æßt32_t
 * 
pSrc
,

3541 
æßt32_t
 * 
pD¡
,

3542 
ušt32_t
 
blockSize
);

3556 
¬m_¡©us
 
¬m_fœ_š‹½Þ©e_š™_f32
(

3557 
¬m_fœ_š‹½Þ©e_š¡ªû_f32
 * 
S
,

3558 
ušt8_t
 
L
,

3559 
ušt16_t
 
numT­s
,

3560 
æßt32_t
 * 
pCÛffs
,

3561 
æßt32_t
 * 
pS‹
,

3562 
ušt32_t
 
blockSize
);

3570 
ušt8_t
 
numSges
;

3571 
q63_t
 *
pS‹
;

3572 
q31_t
 *
pCÛffs
;

3573 
ušt8_t
 
po¡Shiá
;

3574 } 
	t¬m_biquad_ÿs_df1_32x64_šs_q31
;

3583 
¬m_biquad_ÿs_df1_32x64_q31
(

3584 cÚ¡ 
¬m_biquad_ÿs_df1_32x64_šs_q31
 * 
S
,

3585 
q31_t
 * 
pSrc
,

3586 
q31_t
 * 
pD¡
,

3587 
ušt32_t
 
blockSize
);

3597 
¬m_biquad_ÿs_df1_32x64_š™_q31
(

3598 
¬m_biquad_ÿs_df1_32x64_šs_q31
 * 
S
,

3599 
ušt8_t
 
numSges
,

3600 
q31_t
 * 
pCÛffs
,

3601 
q63_t
 * 
pS‹
,

3602 
ušt8_t
 
po¡Shiá
);

3610 
ušt8_t
 
numSges
;

3611 
æßt32_t
 *
pS‹
;

3612 
æßt32_t
 *
pCÛffs
;

3613 } 
	t¬m_biquad_ÿsÿde_df2T_š¡ªû_f32
;

3620 
ušt8_t
 
numSges
;

3621 
æßt32_t
 *
pS‹
;

3622 
æßt32_t
 *
pCÛffs
;

3623 } 
	t¬m_biquad_ÿsÿde_¡”eo_df2T_š¡ªû_f32
;

3630 
ušt8_t
 
numSges
;

3631 
æßt64_t
 *
pS‹
;

3632 
æßt64_t
 *
pCÛffs
;

3633 } 
	t¬m_biquad_ÿsÿde_df2T_š¡ªû_f64
;

3643 
¬m_biquad_ÿsÿde_df2T_f32
(

3644 cÚ¡ 
¬m_biquad_ÿsÿde_df2T_š¡ªû_f32
 * 
S
,

3645 
æßt32_t
 * 
pSrc
,

3646 
æßt32_t
 * 
pD¡
,

3647 
ušt32_t
 
blockSize
);

3657 
¬m_biquad_ÿsÿde_¡”eo_df2T_f32
(

3658 cÚ¡ 
¬m_biquad_ÿsÿde_¡”eo_df2T_š¡ªû_f32
 * 
S
,

3659 
æßt32_t
 * 
pSrc
,

3660 
æßt32_t
 * 
pD¡
,

3661 
ušt32_t
 
blockSize
);

3671 
¬m_biquad_ÿsÿde_df2T_f64
(

3672 cÚ¡ 
¬m_biquad_ÿsÿde_df2T_š¡ªû_f64
 * 
S
,

3673 
æßt64_t
 * 
pSrc
,

3674 
æßt64_t
 * 
pD¡
,

3675 
ušt32_t
 
blockSize
);

3685 
¬m_biquad_ÿsÿde_df2T_š™_f32
(

3686 
¬m_biquad_ÿsÿde_df2T_š¡ªû_f32
 * 
S
,

3687 
ušt8_t
 
numSges
,

3688 
æßt32_t
 * 
pCÛffs
,

3689 
æßt32_t
 * 
pS‹
);

3699 
¬m_biquad_ÿsÿde_¡”eo_df2T_š™_f32
(

3700 
¬m_biquad_ÿsÿde_¡”eo_df2T_š¡ªû_f32
 * 
S
,

3701 
ušt8_t
 
numSges
,

3702 
æßt32_t
 * 
pCÛffs
,

3703 
æßt32_t
 * 
pS‹
);

3713 
¬m_biquad_ÿsÿde_df2T_š™_f64
(

3714 
¬m_biquad_ÿsÿde_df2T_š¡ªû_f64
 * 
S
,

3715 
ušt8_t
 
numSges
,

3716 
æßt64_t
 * 
pCÛffs
,

3717 
æßt64_t
 * 
pS‹
);

3725 
ušt16_t
 
numSges
;

3726 
q15_t
 *
pS‹
;

3727 
q15_t
 *
pCÛffs
;

3728 } 
	t¬m_fœ_Ï‰iû_š¡ªû_q15
;

3735 
ušt16_t
 
numSges
;

3736 
q31_t
 *
pS‹
;

3737 
q31_t
 *
pCÛffs
;

3738 } 
	t¬m_fœ_Ï‰iû_š¡ªû_q31
;

3745 
ušt16_t
 
numSges
;

3746 
æßt32_t
 *
pS‹
;

3747 
æßt32_t
 *
pCÛffs
;

3748 } 
	t¬m_fœ_Ï‰iû_š¡ªû_f32
;

3758 
¬m_fœ_Ï‰iû_š™_q15
(

3759 
¬m_fœ_Ï‰iû_š¡ªû_q15
 * 
S
,

3760 
ušt16_t
 
numSges
,

3761 
q15_t
 * 
pCÛffs
,

3762 
q15_t
 * 
pS‹
);

3772 
¬m_fœ_Ï‰iû_q15
(

3773 cÚ¡ 
¬m_fœ_Ï‰iû_š¡ªû_q15
 * 
S
,

3774 
q15_t
 * 
pSrc
,

3775 
q15_t
 * 
pD¡
,

3776 
ušt32_t
 
blockSize
);

3786 
¬m_fœ_Ï‰iû_š™_q31
(

3787 
¬m_fœ_Ï‰iû_š¡ªû_q31
 * 
S
,

3788 
ušt16_t
 
numSges
,

3789 
q31_t
 * 
pCÛffs
,

3790 
q31_t
 * 
pS‹
);

3800 
¬m_fœ_Ï‰iû_q31
(

3801 cÚ¡ 
¬m_fœ_Ï‰iû_š¡ªû_q31
 * 
S
,

3802 
q31_t
 * 
pSrc
,

3803 
q31_t
 * 
pD¡
,

3804 
ušt32_t
 
blockSize
);

3814 
¬m_fœ_Ï‰iû_š™_f32
(

3815 
¬m_fœ_Ï‰iû_š¡ªû_f32
 * 
S
,

3816 
ušt16_t
 
numSges
,

3817 
æßt32_t
 * 
pCÛffs
,

3818 
æßt32_t
 * 
pS‹
);

3828 
¬m_fœ_Ï‰iû_f32
(

3829 cÚ¡ 
¬m_fœ_Ï‰iû_š¡ªû_f32
 * 
S
,

3830 
æßt32_t
 * 
pSrc
,

3831 
æßt32_t
 * 
pD¡
,

3832 
ušt32_t
 
blockSize
);

3840 
ušt16_t
 
numSges
;

3841 
q15_t
 *
pS‹
;

3842 
q15_t
 *
pkCÛffs
;

3843 
q15_t
 *
pvCÛffs
;

3844 } 
	t¬m_iœ_Ï‰iû_š¡ªû_q15
;

3851 
ušt16_t
 
numSges
;

3852 
q31_t
 *
pS‹
;

3853 
q31_t
 *
pkCÛffs
;

3854 
q31_t
 *
pvCÛffs
;

3855 } 
	t¬m_iœ_Ï‰iû_š¡ªû_q31
;

3862 
ušt16_t
 
numSges
;

3863 
æßt32_t
 *
pS‹
;

3864 
æßt32_t
 *
pkCÛffs
;

3865 
æßt32_t
 *
pvCÛffs
;

3866 } 
	t¬m_iœ_Ï‰iû_š¡ªû_f32
;

3876 
¬m_iœ_Ï‰iû_f32
(

3877 cÚ¡ 
¬m_iœ_Ï‰iû_š¡ªû_f32
 * 
S
,

3878 
æßt32_t
 * 
pSrc
,

3879 
æßt32_t
 * 
pD¡
,

3880 
ušt32_t
 
blockSize
);

3892 
¬m_iœ_Ï‰iû_š™_f32
(

3893 
¬m_iœ_Ï‰iû_š¡ªû_f32
 * 
S
,

3894 
ušt16_t
 
numSges
,

3895 
æßt32_t
 * 
pkCÛffs
,

3896 
æßt32_t
 * 
pvCÛffs
,

3897 
æßt32_t
 * 
pS‹
,

3898 
ušt32_t
 
blockSize
);

3908 
¬m_iœ_Ï‰iû_q31
(

3909 cÚ¡ 
¬m_iœ_Ï‰iû_š¡ªû_q31
 * 
S
,

3910 
q31_t
 * 
pSrc
,

3911 
q31_t
 * 
pD¡
,

3912 
ušt32_t
 
blockSize
);

3924 
¬m_iœ_Ï‰iû_š™_q31
(

3925 
¬m_iœ_Ï‰iû_š¡ªû_q31
 * 
S
,

3926 
ušt16_t
 
numSges
,

3927 
q31_t
 * 
pkCÛffs
,

3928 
q31_t
 * 
pvCÛffs
,

3929 
q31_t
 * 
pS‹
,

3930 
ušt32_t
 
blockSize
);

3940 
¬m_iœ_Ï‰iû_q15
(

3941 cÚ¡ 
¬m_iœ_Ï‰iû_š¡ªû_q15
 * 
S
,

3942 
q15_t
 * 
pSrc
,

3943 
q15_t
 * 
pD¡
,

3944 
ušt32_t
 
blockSize
);

3956 
¬m_iœ_Ï‰iû_š™_q15
(

3957 
¬m_iœ_Ï‰iû_š¡ªû_q15
 * 
S
,

3958 
ušt16_t
 
numSges
,

3959 
q15_t
 * 
pkCÛffs
,

3960 
q15_t
 * 
pvCÛffs
,

3961 
q15_t
 * 
pS‹
,

3962 
ušt32_t
 
blockSize
);

3970 
ušt16_t
 
numT­s
;

3971 
æßt32_t
 *
pS‹
;

3972 
æßt32_t
 *
pCÛffs
;

3973 
æßt32_t
 
mu
;

3974 } 
	t¬m_lms_š¡ªû_f32
;

3986 
¬m_lms_f32
(

3987 cÚ¡ 
¬m_lms_š¡ªû_f32
 * 
S
,

3988 
æßt32_t
 * 
pSrc
,

3989 
æßt32_t
 * 
pRef
,

3990 
æßt32_t
 * 
pOut
,

3991 
æßt32_t
 * 
pE¼
,

3992 
ušt32_t
 
blockSize
);

4004 
¬m_lms_š™_f32
(

4005 
¬m_lms_š¡ªû_f32
 * 
S
,

4006 
ušt16_t
 
numT­s
,

4007 
æßt32_t
 * 
pCÛffs
,

4008 
æßt32_t
 * 
pS‹
,

4009 
æßt32_t
 
mu
,

4010 
ušt32_t
 
blockSize
);

4018 
ušt16_t
 
numT­s
;

4019 
q15_t
 *
pS‹
;

4020 
q15_t
 *
pCÛffs
;

4021 
q15_t
 
mu
;

4022 
ušt32_t
 
po¡Shiá
;

4023 } 
	t¬m_lms_š¡ªû_q15
;

4036 
¬m_lms_š™_q15
(

4037 
¬m_lms_š¡ªû_q15
 * 
S
,

4038 
ušt16_t
 
numT­s
,

4039 
q15_t
 * 
pCÛffs
,

4040 
q15_t
 * 
pS‹
,

4041 
q15_t
 
mu
,

4042 
ušt32_t
 
blockSize
,

4043 
ušt32_t
 
po¡Shiá
);

4055 
¬m_lms_q15
(

4056 cÚ¡ 
¬m_lms_š¡ªû_q15
 * 
S
,

4057 
q15_t
 * 
pSrc
,

4058 
q15_t
 * 
pRef
,

4059 
q15_t
 * 
pOut
,

4060 
q15_t
 * 
pE¼
,

4061 
ušt32_t
 
blockSize
);

4069 
ušt16_t
 
numT­s
;

4070 
q31_t
 *
pS‹
;

4071 
q31_t
 *
pCÛffs
;

4072 
q31_t
 
mu
;

4073 
ušt32_t
 
po¡Shiá
;

4074 } 
	t¬m_lms_š¡ªû_q31
;

4086 
¬m_lms_q31
(

4087 cÚ¡ 
¬m_lms_š¡ªû_q31
 * 
S
,

4088 
q31_t
 * 
pSrc
,

4089 
q31_t
 * 
pRef
,

4090 
q31_t
 * 
pOut
,

4091 
q31_t
 * 
pE¼
,

4092 
ušt32_t
 
blockSize
);

4105 
¬m_lms_š™_q31
(

4106 
¬m_lms_š¡ªû_q31
 * 
S
,

4107 
ušt16_t
 
numT­s
,

4108 
q31_t
 * 
pCÛffs
,

4109 
q31_t
 * 
pS‹
,

4110 
q31_t
 
mu
,

4111 
ušt32_t
 
blockSize
,

4112 
ušt32_t
 
po¡Shiá
);

4120 
ušt16_t
 
numT­s
;

4121 
æßt32_t
 *
pS‹
;

4122 
æßt32_t
 *
pCÛffs
;

4123 
æßt32_t
 
mu
;

4124 
æßt32_t
 
’”gy
;

4125 
æßt32_t
 
x0
;

4126 } 
	t¬m_lms_nÜm_š¡ªû_f32
;

4138 
¬m_lms_nÜm_f32
(

4139 
¬m_lms_nÜm_š¡ªû_f32
 * 
S
,

4140 
æßt32_t
 * 
pSrc
,

4141 
æßt32_t
 * 
pRef
,

4142 
æßt32_t
 * 
pOut
,

4143 
æßt32_t
 * 
pE¼
,

4144 
ušt32_t
 
blockSize
);

4156 
¬m_lms_nÜm_š™_f32
(

4157 
¬m_lms_nÜm_š¡ªû_f32
 * 
S
,

4158 
ušt16_t
 
numT­s
,

4159 
æßt32_t
 * 
pCÛffs
,

4160 
æßt32_t
 * 
pS‹
,

4161 
æßt32_t
 
mu
,

4162 
ušt32_t
 
blockSize
);

4170 
ušt16_t
 
numT­s
;

4171 
q31_t
 *
pS‹
;

4172 
q31_t
 *
pCÛffs
;

4173 
q31_t
 
mu
;

4174 
ušt8_t
 
po¡Shiá
;

4175 
q31_t
 *
»cTabË
;

4176 
q31_t
 
’”gy
;

4177 
q31_t
 
x0
;

4178 } 
	t¬m_lms_nÜm_š¡ªû_q31
;

4190 
¬m_lms_nÜm_q31
(

4191 
¬m_lms_nÜm_š¡ªû_q31
 * 
S
,

4192 
q31_t
 * 
pSrc
,

4193 
q31_t
 * 
pRef
,

4194 
q31_t
 * 
pOut
,

4195 
q31_t
 * 
pE¼
,

4196 
ušt32_t
 
blockSize
);

4209 
¬m_lms_nÜm_š™_q31
(

4210 
¬m_lms_nÜm_š¡ªû_q31
 * 
S
,

4211 
ušt16_t
 
numT­s
,

4212 
q31_t
 * 
pCÛffs
,

4213 
q31_t
 * 
pS‹
,

4214 
q31_t
 
mu
,

4215 
ušt32_t
 
blockSize
,

4216 
ušt8_t
 
po¡Shiá
);

4224 
ušt16_t
 
numT­s
;

4225 
q15_t
 *
pS‹
;

4226 
q15_t
 *
pCÛffs
;

4227 
q15_t
 
mu
;

4228 
ušt8_t
 
po¡Shiá
;

4229 
q15_t
 *
»cTabË
;

4230 
q15_t
 
’”gy
;

4231 
q15_t
 
x0
;

4232 } 
	t¬m_lms_nÜm_š¡ªû_q15
;

4244 
¬m_lms_nÜm_q15
(

4245 
¬m_lms_nÜm_š¡ªû_q15
 * 
S
,

4246 
q15_t
 * 
pSrc
,

4247 
q15_t
 * 
pRef
,

4248 
q15_t
 * 
pOut
,

4249 
q15_t
 * 
pE¼
,

4250 
ušt32_t
 
blockSize
);

4263 
¬m_lms_nÜm_š™_q15
(

4264 
¬m_lms_nÜm_š¡ªû_q15
 * 
S
,

4265 
ušt16_t
 
numT­s
,

4266 
q15_t
 * 
pCÛffs
,

4267 
q15_t
 * 
pS‹
,

4268 
q15_t
 
mu
,

4269 
ušt32_t
 
blockSize
,

4270 
ušt8_t
 
po¡Shiá
);

4281 
¬m_cÜ»Ï‹_f32
(

4282 
æßt32_t
 * 
pSrcA
,

4283 
ušt32_t
 
¤cAL’
,

4284 
æßt32_t
 * 
pSrcB
,

4285 
ušt32_t
 
¤cBL’
,

4286 
æßt32_t
 * 
pD¡
);

4298 
¬m_cÜ»Ï‹_Ýt_q15
(

4299 
q15_t
 * 
pSrcA
,

4300 
ušt32_t
 
¤cAL’
,

4301 
q15_t
 * 
pSrcB
,

4302 
ušt32_t
 
¤cBL’
,

4303 
q15_t
 * 
pD¡
,

4304 
q15_t
 * 
pSü©ch
);

4316 
¬m_cÜ»Ï‹_q15
(

4317 
q15_t
 * 
pSrcA
,

4318 
ušt32_t
 
¤cAL’
,

4319 
q15_t
 * 
pSrcB
,

4320 
ušt32_t
 
¤cBL’
,

4321 
q15_t
 * 
pD¡
);

4333 
¬m_cÜ»Ï‹_ç¡_q15
(

4334 
q15_t
 * 
pSrcA
,

4335 
ušt32_t
 
¤cAL’
,

4336 
q15_t
 * 
pSrcB
,

4337 
ušt32_t
 
¤cBL’
,

4338 
q15_t
 * 
pD¡
);

4350 
¬m_cÜ»Ï‹_ç¡_Ýt_q15
(

4351 
q15_t
 * 
pSrcA
,

4352 
ušt32_t
 
¤cAL’
,

4353 
q15_t
 * 
pSrcB
,

4354 
ušt32_t
 
¤cBL’
,

4355 
q15_t
 * 
pD¡
,

4356 
q15_t
 * 
pSü©ch
);

4367 
¬m_cÜ»Ï‹_q31
(

4368 
q31_t
 * 
pSrcA
,

4369 
ušt32_t
 
¤cAL’
,

4370 
q31_t
 * 
pSrcB
,

4371 
ušt32_t
 
¤cBL’
,

4372 
q31_t
 * 
pD¡
);

4383 
¬m_cÜ»Ï‹_ç¡_q31
(

4384 
q31_t
 * 
pSrcA
,

4385 
ušt32_t
 
¤cAL’
,

4386 
q31_t
 * 
pSrcB
,

4387 
ušt32_t
 
¤cBL’
,

4388 
q31_t
 * 
pD¡
);

4401 
¬m_cÜ»Ï‹_Ýt_q7
(

4402 
q7_t
 * 
pSrcA
,

4403 
ušt32_t
 
¤cAL’
,

4404 
q7_t
 * 
pSrcB
,

4405 
ušt32_t
 
¤cBL’
,

4406 
q7_t
 * 
pD¡
,

4407 
q15_t
 * 
pSü©ch1
,

4408 
q15_t
 * 
pSü©ch2
);

4419 
¬m_cÜ»Ï‹_q7
(

4420 
q7_t
 * 
pSrcA
,

4421 
ušt32_t
 
¤cAL’
,

4422 
q7_t
 * 
pSrcB
,

4423 
ušt32_t
 
¤cBL’
,

4424 
q7_t
 * 
pD¡
);

4432 
ušt16_t
 
numT­s
;

4433 
ušt16_t
 
¡©eIndex
;

4434 
æßt32_t
 *
pS‹
;

4435 
æßt32_t
 *
pCÛffs
;

4436 
ušt16_t
 
maxD–ay
;

4437 
št32_t
 *
pT­D–ay
;

4438 } 
	t¬m_fœ_¥¬£_š¡ªû_f32
;

4445 
ušt16_t
 
numT­s
;

4446 
ušt16_t
 
¡©eIndex
;

4447 
q31_t
 *
pS‹
;

4448 
q31_t
 *
pCÛffs
;

4449 
ušt16_t
 
maxD–ay
;

4450 
št32_t
 *
pT­D–ay
;

4451 } 
	t¬m_fœ_¥¬£_š¡ªû_q31
;

4458 
ušt16_t
 
numT­s
;

4459 
ušt16_t
 
¡©eIndex
;

4460 
q15_t
 *
pS‹
;

4461 
q15_t
 *
pCÛffs
;

4462 
ušt16_t
 
maxD–ay
;

4463 
št32_t
 *
pT­D–ay
;

4464 } 
	t¬m_fœ_¥¬£_š¡ªû_q15
;

4471 
ušt16_t
 
numT­s
;

4472 
ušt16_t
 
¡©eIndex
;

4473 
q7_t
 *
pS‹
;

4474 
q7_t
 *
pCÛffs
;

4475 
ušt16_t
 
maxD–ay
;

4476 
št32_t
 *
pT­D–ay
;

4477 } 
	t¬m_fœ_¥¬£_š¡ªû_q7
;

4488 
¬m_fœ_¥¬£_f32
(

4489 
¬m_fœ_¥¬£_š¡ªû_f32
 * 
S
,

4490 
æßt32_t
 * 
pSrc
,

4491 
æßt32_t
 * 
pD¡
,

4492 
æßt32_t
 * 
pSü©chIn
,

4493 
ušt32_t
 
blockSize
);

4506 
¬m_fœ_¥¬£_š™_f32
(

4507 
¬m_fœ_¥¬£_š¡ªû_f32
 * 
S
,

4508 
ušt16_t
 
numT­s
,

4509 
æßt32_t
 * 
pCÛffs
,

4510 
æßt32_t
 * 
pS‹
,

4511 
št32_t
 * 
pT­D–ay
,

4512 
ušt16_t
 
maxD–ay
,

4513 
ušt32_t
 
blockSize
);

4524 
¬m_fœ_¥¬£_q31
(

4525 
¬m_fœ_¥¬£_š¡ªû_q31
 * 
S
,

4526 
q31_t
 * 
pSrc
,

4527 
q31_t
 * 
pD¡
,

4528 
q31_t
 * 
pSü©chIn
,

4529 
ušt32_t
 
blockSize
);

4542 
¬m_fœ_¥¬£_š™_q31
(

4543 
¬m_fœ_¥¬£_š¡ªû_q31
 * 
S
,

4544 
ušt16_t
 
numT­s
,

4545 
q31_t
 * 
pCÛffs
,

4546 
q31_t
 * 
pS‹
,

4547 
št32_t
 * 
pT­D–ay
,

4548 
ušt16_t
 
maxD–ay
,

4549 
ušt32_t
 
blockSize
);

4561 
¬m_fœ_¥¬£_q15
(

4562 
¬m_fœ_¥¬£_š¡ªû_q15
 * 
S
,

4563 
q15_t
 * 
pSrc
,

4564 
q15_t
 * 
pD¡
,

4565 
q15_t
 * 
pSü©chIn
,

4566 
q31_t
 * 
pSü©chOut
,

4567 
ušt32_t
 
blockSize
);

4580 
¬m_fœ_¥¬£_š™_q15
(

4581 
¬m_fœ_¥¬£_š¡ªû_q15
 * 
S
,

4582 
ušt16_t
 
numT­s
,

4583 
q15_t
 * 
pCÛffs
,

4584 
q15_t
 * 
pS‹
,

4585 
št32_t
 * 
pT­D–ay
,

4586 
ušt16_t
 
maxD–ay
,

4587 
ušt32_t
 
blockSize
);

4599 
¬m_fœ_¥¬£_q7
(

4600 
¬m_fœ_¥¬£_š¡ªû_q7
 * 
S
,

4601 
q7_t
 * 
pSrc
,

4602 
q7_t
 * 
pD¡
,

4603 
q7_t
 * 
pSü©chIn
,

4604 
q31_t
 * 
pSü©chOut
,

4605 
ušt32_t
 
blockSize
);

4618 
¬m_fœ_¥¬£_š™_q7
(

4619 
¬m_fœ_¥¬£_š¡ªû_q7
 * 
S
,

4620 
ušt16_t
 
numT­s
,

4621 
q7_t
 * 
pCÛffs
,

4622 
q7_t
 * 
pS‹
,

4623 
št32_t
 * 
pT­D–ay
,

4624 
ušt16_t
 
maxD–ay
,

4625 
ušt32_t
 
blockSize
);

4634 
¬m_sš_cos_f32
(

4635 
æßt32_t
 
th‘a
,

4636 
æßt32_t
 * 
pSšV®
,

4637 
æßt32_t
 * 
pCosV®
);

4646 
¬m_sš_cos_q31
(

4647 
q31_t
 
th‘a
,

4648 
q31_t
 * 
pSšV®
,

4649 
q31_t
 * 
pCosV®
);

4658 
¬m_cm¶x_cÚj_f32
(

4659 
æßt32_t
 * 
pSrc
,

4660 
æßt32_t
 * 
pD¡
,

4661 
ušt32_t
 
numSam¶es
);

4669 
¬m_cm¶x_cÚj_q31
(

4670 
q31_t
 * 
pSrc
,

4671 
q31_t
 * 
pD¡
,

4672 
ušt32_t
 
numSam¶es
);

4681 
¬m_cm¶x_cÚj_q15
(

4682 
q15_t
 * 
pSrc
,

4683 
q15_t
 * 
pD¡
,

4684 
ušt32_t
 
numSam¶es
);

4693 
¬m_cm¶x_mag_squ¬ed_f32
(

4694 
æßt32_t
 * 
pSrc
,

4695 
æßt32_t
 * 
pD¡
,

4696 
ušt32_t
 
numSam¶es
);

4705 
¬m_cm¶x_mag_squ¬ed_q31
(

4706 
q31_t
 * 
pSrc
,

4707 
q31_t
 * 
pD¡
,

4708 
ušt32_t
 
numSam¶es
);

4717 
¬m_cm¶x_mag_squ¬ed_q15
(

4718 
q15_t
 * 
pSrc
,

4719 
q15_t
 * 
pD¡
,

4720 
ušt32_t
 
numSam¶es
);

4795 
__INLINE
 
æßt32_t
 
¬m_pid_f32
(

4796 
¬m_pid_š¡ªû_f32
 * 
S
,

4797 
æßt32_t
 
š
)

4799 
æßt32_t
 
out
;

4802 
out
 = (
S
->
A0
 * 
š
) +

4803 (
S
->
A1
 * S->
¡©e
[0]è+ (S->
A2
 * S->state[1]) + (S->state[2]);

4806 
S
->
¡©e
[1] = S->state[0];

4807 
S
->
¡©e
[0] = 
š
;

4808 
S
->
¡©e
[2] = 
out
;

4811  (
out
);

4829 
__INLINE
 
q31_t
 
¬m_pid_q31
(

4830 
¬m_pid_š¡ªû_q31
 * 
S
,

4831 
q31_t
 
š
)

4833 
q63_t
 
acc
;

4834 
q31_t
 
out
;

4837 
acc
 = (
q63_t
è
S
->
A0
 * 
š
;

4840 
acc
 +ð(
q63_t
è
S
->
A1
 * S->
¡©e
[0];

4843 
acc
 +ð(
q63_t
è
S
->
A2
 * S->
¡©e
[1];

4846 
out
 = (
q31_t
è(
acc
 >> 31u);

4849 
out
 +ð
S
->
¡©e
[2];

4852 
S
->
¡©e
[1] = S->state[0];

4853 
S
->
¡©e
[0] = 
š
;

4854 
S
->
¡©e
[2] = 
out
;

4857  (
out
);

4876 
__INLINE
 
q15_t
 
¬m_pid_q15
(

4877 
¬m_pid_š¡ªû_q15
 * 
S
,

4878 
q15_t
 
š
)

4880 
q63_t
 
acc
;

4881 
q15_t
 
out
;

4883 #iâdeà
ARM_MATH_CM0_FAMILY


4884 
__SIMD32_TYPE
 *
v¡©e
;

4889 
acc
 = (
q31_t
è
__SMUAD
((
ušt32_t
)
S
->
A0
, (ušt32_t)
š
);

4892 
v¡©e
 = 
__SIMD32_CONST
(
S
->
¡©e
);

4893 
acc
 = (
q63_t
)
__SMLALD
((
ušt32_t
)
S
->
A1
, (ušt32_t)*
v¡©e
, (
ušt64_t
)acc);

4896 
acc
 = ((
q31_t
è
S
->
A0
è* 
š
;

4899 
acc
 +ð(
q31_t
è
S
->
A1
 * S->
¡©e
[0];

4900 
acc
 +ð(
q31_t
è
S
->
A2
 * S->
¡©e
[1];

4904 
acc
 +ð(
q31_t
è
S
->
¡©e
[2] << 15;

4907 
out
 = (
q15_t
è(
__SSAT
((
acc
 >> 15), 16));

4910 
S
->
¡©e
[1] = S->state[0];

4911 
S
->
¡©e
[0] = 
š
;

4912 
S
->
¡©e
[2] = 
out
;

4915  (
out
);

4930 
¬m_¡©us
 
¬m_m©_šv”£_f32
(

4931 cÚ¡ 
¬m_m©rix_š¡ªû_f32
 * 
¤c
,

4932 
¬m_m©rix_š¡ªû_f32
 * 
d¡
);

4942 
¬m_¡©us
 
¬m_m©_šv”£_f64
(

4943 cÚ¡ 
¬m_m©rix_š¡ªû_f64
 * 
¤c
,

4944 
¬m_m©rix_š¡ªû_f64
 * 
d¡
);

4987 
__INLINE
 
¬m_þ¬ke_f32
(

4988 
æßt32_t
 
Ia
,

4989 
æßt32_t
 
Ib
,

4990 
æßt32_t
 * 
pI®pha
,

4991 
æßt32_t
 * 
pIb‘a
)

4994 *
pI®pha
 = 
Ia
;

4997 *
pIb‘a
 = ((
æßt32_t
è0.57735026919 * 
Ia
 + (æßt32_tè1.15470053838 * 
Ib
);

5014 
__INLINE
 
¬m_þ¬ke_q31
(

5015 
q31_t
 
Ia
,

5016 
q31_t
 
Ib
,

5017 
q31_t
 * 
pI®pha
,

5018 
q31_t
 * 
pIb‘a
)

5020 
q31_t
 
´oduù1
, 
´oduù2
;

5023 *
pI®pha
 = 
Ia
;

5026 
´oduù1
 = (
q31_t
è(((
q63_t
è
Ia
 * 0x24F34E8B) >> 30);

5029 
´oduù2
 = (
q31_t
è(((
q63_t
è
Ib
 * 0x49E69D16) >> 30);

5032 *
pIb‘a
 = 
__QADD
(
´oduù1
, 
´oduù2
);

5045 
¬m_q7_to_q31
(

5046 
q7_t
 * 
pSrc
,

5047 
q31_t
 * 
pD¡
,

5048 
ušt32_t
 
blockSize
);

5084 
__INLINE
 
¬m_šv_þ¬ke_f32
(

5085 
æßt32_t
 
I®pha
,

5086 
æßt32_t
 
Ib‘a
,

5087 
æßt32_t
 * 
pIa
,

5088 
æßt32_t
 * 
pIb
)

5091 *
pIa
 = 
I®pha
;

5094 *
pIb
 = -0.5à* 
I®pha
 + 0.8660254039à* 
Ib‘a
;

5111 
__INLINE
 
¬m_šv_þ¬ke_q31
(

5112 
q31_t
 
I®pha
,

5113 
q31_t
 
Ib‘a
,

5114 
q31_t
 * 
pIa
,

5115 
q31_t
 * 
pIb
)

5117 
q31_t
 
´oduù1
, 
´oduù2
;

5120 *
pIa
 = 
I®pha
;

5123 
´oduù1
 = (
q31_t
è(((
q63_t
è(
I®pha
) * (0x40000000)) >> 31);

5126 
´oduù2
 = (
q31_t
è(((
q63_t
è(
Ib‘a
) * (0x6ED9EBA1)) >> 31);

5129 *
pIb
 = 
__QSUB
(
´oduù2
, 
´oduù1
);

5142 
¬m_q7_to_q15
(

5143 
q7_t
 * 
pSrc
,

5144 
q15_t
 * 
pD¡
,

5145 
ušt32_t
 
blockSize
);

5194 
__INLINE
 
¬m_·rk_f32
(

5195 
æßt32_t
 
I®pha
,

5196 
æßt32_t
 
Ib‘a
,

5197 
æßt32_t
 * 
pId
,

5198 
æßt32_t
 * 
pIq
,

5199 
æßt32_t
 
sšV®
,

5200 
æßt32_t
 
cosV®
)

5203 *
pId
 = 
I®pha
 * 
cosV®
 + 
Ib‘a
 * 
sšV®
;

5206 *
pIq
 = -
I®pha
 * 
sšV®
 + 
Ib‘a
 * 
cosV®
;

5225 
__INLINE
 
¬m_·rk_q31
(

5226 
q31_t
 
I®pha
,

5227 
q31_t
 
Ib‘a
,

5228 
q31_t
 * 
pId
,

5229 
q31_t
 * 
pIq
,

5230 
q31_t
 
sšV®
,

5231 
q31_t
 
cosV®
)

5233 
q31_t
 
´oduù1
, 
´oduù2
;

5234 
q31_t
 
´oduù3
, 
´oduù4
;

5237 
´oduù1
 = (
q31_t
è(((
q63_t
è(
I®pha
è* (
cosV®
)) >> 31);

5240 
´oduù2
 = (
q31_t
è(((
q63_t
è(
Ib‘a
è* (
sšV®
)) >> 31);

5244 
´oduù3
 = (
q31_t
è(((
q63_t
è(
I®pha
è* (
sšV®
)) >> 31);

5247 
´oduù4
 = (
q31_t
è(((
q63_t
è(
Ib‘a
è* (
cosV®
)) >> 31);

5250 *
pId
 = 
__QADD
(
´oduù1
, 
´oduù2
);

5253 *
pIq
 = 
__QSUB
(
´oduù4
, 
´oduù3
);

5266 
¬m_q7_to_æßt
(

5267 
q7_t
 * 
pSrc
,

5268 
æßt32_t
 * 
pD¡
,

5269 
ušt32_t
 
blockSize
);

5307 
__INLINE
 
¬m_šv_·rk_f32
(

5308 
æßt32_t
 
Id
,

5309 
æßt32_t
 
Iq
,

5310 
æßt32_t
 * 
pI®pha
,

5311 
æßt32_t
 * 
pIb‘a
,

5312 
æßt32_t
 
sšV®
,

5313 
æßt32_t
 
cosV®
)

5316 *
pI®pha
 = 
Id
 * 
cosV®
 - 
Iq
 * 
sšV®
;

5319 *
pIb‘a
 = 
Id
 * 
sšV®
 + 
Iq
 * 
cosV®
;

5338 
__INLINE
 
¬m_šv_·rk_q31
(

5339 
q31_t
 
Id
,

5340 
q31_t
 
Iq
,

5341 
q31_t
 * 
pI®pha
,

5342 
q31_t
 * 
pIb‘a
,

5343 
q31_t
 
sšV®
,

5344 
q31_t
 
cosV®
)

5346 
q31_t
 
´oduù1
, 
´oduù2
;

5347 
q31_t
 
´oduù3
, 
´oduù4
;

5350 
´oduù1
 = (
q31_t
è(((
q63_t
è(
Id
è* (
cosV®
)) >> 31);

5353 
´oduù2
 = (
q31_t
è(((
q63_t
è(
Iq
è* (
sšV®
)) >> 31);

5357 
´oduù3
 = (
q31_t
è(((
q63_t
è(
Id
è* (
sšV®
)) >> 31);

5360 
´oduù4
 = (
q31_t
è(((
q63_t
è(
Iq
è* (
cosV®
)) >> 31);

5363 *
pI®pha
 = 
__QSUB
(
´oduù1
, 
´oduù2
);

5366 *
pIb‘a
 = 
__QADD
(
´oduù4
, 
´oduù3
);

5380 
¬m_q31_to_æßt
(

5381 
q31_t
 * 
pSrc
,

5382 
æßt32_t
 * 
pD¡
,

5383 
ušt32_t
 
blockSize
);

5433 
__INLINE
 
æßt32_t
 
¬m_lš—r_š‹½_f32
(

5434 
¬m_lš—r_š‹½_š¡ªû_f32
 * 
S
,

5435 
æßt32_t
 
x
)

5437 
æßt32_t
 
y
;

5438 
æßt32_t
 
x0
, 
x1
;

5439 
æßt32_t
 
y0
, 
y1
;

5440 
æßt32_t
 
xS·cšg
 = 
S
->xSpacing;

5441 
št32_t
 
i
;

5442 
æßt32_t
 *
pYD©a
 = 
S
->pYData;

5445 
i
 = (
št32_t
è((
x
 - 
S
->
x1
è/ 
xS·cšg
);

5447 if(
i
 < 0)

5450 
y
 = 
pYD©a
[0];

5452 if((
ušt32_t
)
i
 >ð
S
->
nV®ues
)

5455 
y
 = 
pYD©a
[
S
->
nV®ues
 - 1];

5460 
x0
 = 
S
->
x1
 + 
i
 * 
xS·cšg
;

5461 
x1
 = 
S
->x1 + (
i
 + 1è* 
xS·cšg
;

5464 
y0
 = 
pYD©a
[
i
];

5465 
y1
 = 
pYD©a
[
i
 + 1];

5468 
y
 = 
y0
 + (
x
 - 
x0
è* ((
y1
 - y0è/ (
x1
 - x0));

5473  (
y
);

5490 
__INLINE
 
q31_t
 
¬m_lš—r_š‹½_q31
(

5491 
q31_t
 * 
pYD©a
,

5492 
q31_t
 
x
,

5493 
ušt32_t
 
nV®ues
)

5495 
q31_t
 
y
;

5496 
q31_t
 
y0
, 
y1
;

5497 
q31_t
 
äaù
;

5498 
št32_t
 
šdex
;

5503 
šdex
 = ((
x
 & (
q31_t
)0xFFF00000) >> 20);

5505 if(
šdex
 >ð(
št32_t
)(
nV®ues
 - 1))

5507  (
pYD©a
[
nV®ues
 - 1]);

5509 if(
šdex
 < 0)

5511  (
pYD©a
[0]);

5517 
äaù
 = (
x
 & 0x000FFFFF) << 11;

5520 
y0
 = 
pYD©a
[
šdex
];

5521 
y1
 = 
pYD©a
[
šdex
 + 1];

5524 
y
 = ((
q31_t
è((
q63_t
è
y0
 * (0x7FFFFFFF - 
äaù
) >> 32));

5527 
y
 +ð((
q31_t
è(((
q63_t
è
y1
 * 
äaù
) >> 32));

5530  (
y
 << 1u);

5548 
__INLINE
 
q15_t
 
¬m_lš—r_š‹½_q15
(

5549 
q15_t
 * 
pYD©a
,

5550 
q31_t
 
x
,

5551 
ušt32_t
 
nV®ues
)

5553 
q63_t
 
y
;

5554 
q15_t
 
y0
, 
y1
;

5555 
q31_t
 
äaù
;

5556 
št32_t
 
šdex
;

5561 
šdex
 = ((
x
 & (
št32_t
)0xFFF00000) >> 20);

5563 if(
šdex
 >ð(
št32_t
)(
nV®ues
 - 1))

5565  (
pYD©a
[
nV®ues
 - 1]);

5567 if(
šdex
 < 0)

5569  (
pYD©a
[0]);

5575 
äaù
 = (
x
 & 0x000FFFFF);

5578 
y0
 = 
pYD©a
[
šdex
];

5579 
y1
 = 
pYD©a
[
šdex
 + 1];

5582 
y
 = ((
q63_t
è
y0
 * (0xFFFFF - 
äaù
));

5585 
y
 +ð((
q63_t
è
y1
 * (
äaù
));

5588  (
q15_t
è(
y
 >> 20);

5605 
__INLINE
 
q7_t
 
¬m_lš—r_š‹½_q7
(

5606 
q7_t
 * 
pYD©a
,

5607 
q31_t
 
x
,

5608 
ušt32_t
 
nV®ues
)

5610 
q31_t
 
y
;

5611 
q7_t
 
y0
, 
y1
;

5612 
q31_t
 
äaù
;

5613 
ušt32_t
 
šdex
;

5618 ià(
x
 < 0)

5620  (
pYD©a
[0]);

5622 
šdex
 = (
x
 >> 20) & 0xfff;

5624 if(
šdex
 >ð(
nV®ues
 - 1))

5626  (
pYD©a
[
nV®ues
 - 1]);

5632 
äaù
 = (
x
 & 0x000FFFFF);

5635 
y0
 = 
pYD©a
[
šdex
];

5636 
y1
 = 
pYD©a
[
šdex
 + 1];

5639 
y
 = ((
y0
 * (0xFFFFF - 
äaù
)));

5642 
y
 +ð(
y1
 * 
äaù
);

5645  (
q7_t
è(
y
 >> 20);

5658 
æßt32_t
 
¬m_sš_f32
(

5659 
æßt32_t
 
x
);

5667 
q31_t
 
¬m_sš_q31
(

5668 
q31_t
 
x
);

5676 
q15_t
 
¬m_sš_q15
(

5677 
q15_t
 
x
);

5685 
æßt32_t
 
¬m_cos_f32
(

5686 
æßt32_t
 
x
);

5694 
q31_t
 
¬m_cos_q31
(

5695 
q31_t
 
x
);

5703 
q15_t
 
¬m_cos_q15
(

5704 
q15_t
 
x
);

5745 
__INLINE
 
¬m_¡©us
 
¬m_sq¹_f32
(

5746 
æßt32_t
 
š
,

5747 
æßt32_t
 * 
pOut
)

5749 if(
š
 >= 0.0f)

5752 #ià (
__FPU_USED
 =ð1è&& 
defšed
 ( 
__CC_ARM
 )

5753 *
pOut
 = 
__sq¹f
(
š
);

5754 #–ià(
__FPU_USED
 =ð1è&& (
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050))

5755 *
pOut
 = 
__bužtš_sq¹f
(
š
);

5756 #–ià(
__FPU_USED
 =ð1è&& 
defšed
(
__GNUC__
)

5757 *
pOut
 = 
__bužtš_sq¹f
(
š
);

5758 #–ià(
__FPU_USED
 =ð1è&& 
defšed
 ( 
__ICCARM__
 ) && (
__VER__
 >= 6040000)

5759 
__ASM
("VSQRT.F32 %0,%1" : "ñ"(*
pOut
è: "t"(
š
));

5761 *
pOut
 = 
sq¹f
(
š
);

5764  (
ARM_MATH_SUCCESS
);

5768 *
pOut
 = 0.0f;

5769  (
ARM_MATH_ARGUMENT_ERROR
);

5781 
¬m_¡©us
 
¬m_sq¹_q31
(

5782 
q31_t
 
š
,

5783 
q31_t
 * 
pOut
);

5793 
¬m_¡©us
 
¬m_sq¹_q15
(

5794 
q15_t
 
š
,

5795 
q15_t
 * 
pOut
);

5805 
__INLINE
 
¬m_cœcuÏrWr™e_f32
(

5806 
št32_t
 * 
cœcBufãr
,

5807 
št32_t
 
L
,

5808 
ušt16_t
 * 
wr™eOff£t
,

5809 
št32_t
 
bufãrInc
,

5810 cÚ¡ 
št32_t
 * 
¤c
,

5811 
št32_t
 
¤cInc
,

5812 
ušt32_t
 
blockSize
)

5814 
ušt32_t
 
i
 = 0u;

5815 
št32_t
 
wOff£t
;

5819 
wOff£t
 = *
wr™eOff£t
;

5822 
i
 = 
blockSize
;

5824 
i
 > 0u)

5827 
cœcBufãr
[
wOff£t
] = *
¤c
;

5830 
¤c
 +ð
¤cInc
;

5833 
wOff£t
 +ð
bufãrInc
;

5834 if(
wOff£t
 >ð
L
)

5835 
wOff£t
 -ð
L
;

5838 
i
--;

5842 *
wr™eOff£t
 = (
ušt16_t
)
wOff£t
;

5850 
__INLINE
 
¬m_cœcuÏrR—d_f32
(

5851 
št32_t
 * 
cœcBufãr
,

5852 
št32_t
 
L
,

5853 
št32_t
 * 
»adOff£t
,

5854 
št32_t
 
bufãrInc
,

5855 
št32_t
 * 
d¡
,

5856 
št32_t
 * 
d¡_ba£
,

5857 
št32_t
 
d¡_Ëngth
,

5858 
št32_t
 
d¡Inc
,

5859 
ušt32_t
 
blockSize
)

5861 
ušt32_t
 
i
 = 0u;

5862 
št32_t
 
rOff£t
, 
d¡_’d
;

5866 
rOff£t
 = *
»adOff£t
;

5867 
d¡_’d
 = (
št32_t
è(
d¡_ba£
 + 
d¡_Ëngth
);

5870 
i
 = 
blockSize
;

5872 
i
 > 0u)

5875 *
d¡
 = 
cœcBufãr
[
rOff£t
];

5878 
d¡
 +ð
d¡Inc
;

5880 if(
d¡
 =ð(
št32_t
 *è
d¡_’d
)

5882 
d¡
 = 
d¡_ba£
;

5886 
rOff£t
 +ð
bufãrInc
;

5888 if(
rOff£t
 >ð
L
)

5890 
rOff£t
 -ð
L
;

5894 
i
--;

5898 *
»adOff£t
 = 
rOff£t
;

5905 
__INLINE
 
¬m_cœcuÏrWr™e_q15
(

5906 
q15_t
 * 
cœcBufãr
,

5907 
št32_t
 
L
,

5908 
ušt16_t
 * 
wr™eOff£t
,

5909 
št32_t
 
bufãrInc
,

5910 cÚ¡ 
q15_t
 * 
¤c
,

5911 
št32_t
 
¤cInc
,

5912 
ušt32_t
 
blockSize
)

5914 
ušt32_t
 
i
 = 0u;

5915 
št32_t
 
wOff£t
;

5919 
wOff£t
 = *
wr™eOff£t
;

5922 
i
 = 
blockSize
;

5924 
i
 > 0u)

5927 
cœcBufãr
[
wOff£t
] = *
¤c
;

5930 
¤c
 +ð
¤cInc
;

5933 
wOff£t
 +ð
bufãrInc
;

5934 if(
wOff£t
 >ð
L
)

5935 
wOff£t
 -ð
L
;

5938 
i
--;

5942 *
wr™eOff£t
 = (
ušt16_t
)
wOff£t
;

5949 
__INLINE
 
¬m_cœcuÏrR—d_q15
(

5950 
q15_t
 * 
cœcBufãr
,

5951 
št32_t
 
L
,

5952 
št32_t
 * 
»adOff£t
,

5953 
št32_t
 
bufãrInc
,

5954 
q15_t
 * 
d¡
,

5955 
q15_t
 * 
d¡_ba£
,

5956 
št32_t
 
d¡_Ëngth
,

5957 
št32_t
 
d¡Inc
,

5958 
ušt32_t
 
blockSize
)

5960 
ušt32_t
 
i
 = 0;

5961 
št32_t
 
rOff£t
, 
d¡_’d
;

5965 
rOff£t
 = *
»adOff£t
;

5967 
d¡_’d
 = (
št32_t
è(
d¡_ba£
 + 
d¡_Ëngth
);

5970 
i
 = 
blockSize
;

5972 
i
 > 0u)

5975 *
d¡
 = 
cœcBufãr
[
rOff£t
];

5978 
d¡
 +ð
d¡Inc
;

5980 if(
d¡
 =ð(
q15_t
 *è
d¡_’d
)

5982 
d¡
 = 
d¡_ba£
;

5986 
rOff£t
 +ð
bufãrInc
;

5988 if(
rOff£t
 >ð
L
)

5990 
rOff£t
 -ð
L
;

5994 
i
--;

5998 *
»adOff£t
 = 
rOff£t
;

6005 
__INLINE
 
¬m_cœcuÏrWr™e_q7
(

6006 
q7_t
 * 
cœcBufãr
,

6007 
št32_t
 
L
,

6008 
ušt16_t
 * 
wr™eOff£t
,

6009 
št32_t
 
bufãrInc
,

6010 cÚ¡ 
q7_t
 * 
¤c
,

6011 
št32_t
 
¤cInc
,

6012 
ušt32_t
 
blockSize
)

6014 
ušt32_t
 
i
 = 0u;

6015 
št32_t
 
wOff£t
;

6019 
wOff£t
 = *
wr™eOff£t
;

6022 
i
 = 
blockSize
;

6024 
i
 > 0u)

6027 
cœcBufãr
[
wOff£t
] = *
¤c
;

6030 
¤c
 +ð
¤cInc
;

6033 
wOff£t
 +ð
bufãrInc
;

6034 if(
wOff£t
 >ð
L
)

6035 
wOff£t
 -ð
L
;

6038 
i
--;

6042 *
wr™eOff£t
 = (
ušt16_t
)
wOff£t
;

6049 
__INLINE
 
¬m_cœcuÏrR—d_q7
(

6050 
q7_t
 * 
cœcBufãr
,

6051 
št32_t
 
L
,

6052 
št32_t
 * 
»adOff£t
,

6053 
št32_t
 
bufãrInc
,

6054 
q7_t
 * 
d¡
,

6055 
q7_t
 * 
d¡_ba£
,

6056 
št32_t
 
d¡_Ëngth
,

6057 
št32_t
 
d¡Inc
,

6058 
ušt32_t
 
blockSize
)

6060 
ušt32_t
 
i
 = 0;

6061 
št32_t
 
rOff£t
, 
d¡_’d
;

6065 
rOff£t
 = *
»adOff£t
;

6067 
d¡_’d
 = (
št32_t
è(
d¡_ba£
 + 
d¡_Ëngth
);

6070 
i
 = 
blockSize
;

6072 
i
 > 0u)

6075 *
d¡
 = 
cœcBufãr
[
rOff£t
];

6078 
d¡
 +ð
d¡Inc
;

6080 if(
d¡
 =ð(
q7_t
 *è
d¡_’d
)

6082 
d¡
 = 
d¡_ba£
;

6086 
rOff£t
 +ð
bufãrInc
;

6088 if(
rOff£t
 >ð
L
)

6090 
rOff£t
 -ð
L
;

6094 
i
--;

6098 *
»adOff£t
 = 
rOff£t
;

6108 
¬m_pow”_q31
(

6109 
q31_t
 * 
pSrc
,

6110 
ušt32_t
 
blockSize
,

6111 
q63_t
 * 
pResuÉ
);

6120 
¬m_pow”_f32
(

6121 
æßt32_t
 * 
pSrc
,

6122 
ušt32_t
 
blockSize
,

6123 
æßt32_t
 * 
pResuÉ
);

6132 
¬m_pow”_q15
(

6133 
q15_t
 * 
pSrc
,

6134 
ušt32_t
 
blockSize
,

6135 
q63_t
 * 
pResuÉ
);

6144 
¬m_pow”_q7
(

6145 
q7_t
 * 
pSrc
,

6146 
ušt32_t
 
blockSize
,

6147 
q31_t
 * 
pResuÉ
);

6156 
¬m_m—n_q7
(

6157 
q7_t
 * 
pSrc
,

6158 
ušt32_t
 
blockSize
,

6159 
q7_t
 * 
pResuÉ
);

6168 
¬m_m—n_q15
(

6169 
q15_t
 * 
pSrc
,

6170 
ušt32_t
 
blockSize
,

6171 
q15_t
 * 
pResuÉ
);

6180 
¬m_m—n_q31
(

6181 
q31_t
 * 
pSrc
,

6182 
ušt32_t
 
blockSize
,

6183 
q31_t
 * 
pResuÉ
);

6192 
¬m_m—n_f32
(

6193 
æßt32_t
 * 
pSrc
,

6194 
ušt32_t
 
blockSize
,

6195 
æßt32_t
 * 
pResuÉ
);

6204 
¬m_v¬_f32
(

6205 
æßt32_t
 * 
pSrc
,

6206 
ušt32_t
 
blockSize
,

6207 
æßt32_t
 * 
pResuÉ
);

6216 
¬m_v¬_q31
(

6217 
q31_t
 * 
pSrc
,

6218 
ušt32_t
 
blockSize
,

6219 
q31_t
 * 
pResuÉ
);

6228 
¬m_v¬_q15
(

6229 
q15_t
 * 
pSrc
,

6230 
ušt32_t
 
blockSize
,

6231 
q15_t
 * 
pResuÉ
);

6240 
¬m_rms_f32
(

6241 
æßt32_t
 * 
pSrc
,

6242 
ušt32_t
 
blockSize
,

6243 
æßt32_t
 * 
pResuÉ
);

6252 
¬m_rms_q31
(

6253 
q31_t
 * 
pSrc
,

6254 
ušt32_t
 
blockSize
,

6255 
q31_t
 * 
pResuÉ
);

6264 
¬m_rms_q15
(

6265 
q15_t
 * 
pSrc
,

6266 
ušt32_t
 
blockSize
,

6267 
q15_t
 * 
pResuÉ
);

6276 
¬m_¡d_f32
(

6277 
æßt32_t
 * 
pSrc
,

6278 
ušt32_t
 
blockSize
,

6279 
æßt32_t
 * 
pResuÉ
);

6288 
¬m_¡d_q31
(

6289 
q31_t
 * 
pSrc
,

6290 
ušt32_t
 
blockSize
,

6291 
q31_t
 * 
pResuÉ
);

6300 
¬m_¡d_q15
(

6301 
q15_t
 * 
pSrc
,

6302 
ušt32_t
 
blockSize
,

6303 
q15_t
 * 
pResuÉ
);

6312 
¬m_cm¶x_mag_f32
(

6313 
æßt32_t
 * 
pSrc
,

6314 
æßt32_t
 * 
pD¡
,

6315 
ušt32_t
 
numSam¶es
);

6324 
¬m_cm¶x_mag_q31
(

6325 
q31_t
 * 
pSrc
,

6326 
q31_t
 * 
pD¡
,

6327 
ušt32_t
 
numSam¶es
);

6336 
¬m_cm¶x_mag_q15
(

6337 
q15_t
 * 
pSrc
,

6338 
q15_t
 * 
pD¡
,

6339 
ušt32_t
 
numSam¶es
);

6350 
¬m_cm¶x_dÙ_´od_q15
(

6351 
q15_t
 * 
pSrcA
,

6352 
q15_t
 * 
pSrcB
,

6353 
ušt32_t
 
numSam¶es
,

6354 
q31_t
 * 
»®ResuÉ
,

6355 
q31_t
 * 
imagResuÉ
);

6366 
¬m_cm¶x_dÙ_´od_q31
(

6367 
q31_t
 * 
pSrcA
,

6368 
q31_t
 * 
pSrcB
,

6369 
ušt32_t
 
numSam¶es
,

6370 
q63_t
 * 
»®ResuÉ
,

6371 
q63_t
 * 
imagResuÉ
);

6382 
¬m_cm¶x_dÙ_´od_f32
(

6383 
æßt32_t
 * 
pSrcA
,

6384 
æßt32_t
 * 
pSrcB
,

6385 
ušt32_t
 
numSam¶es
,

6386 
æßt32_t
 * 
»®ResuÉ
,

6387 
æßt32_t
 * 
imagResuÉ
);

6397 
¬m_cm¶x_muÉ_»®_q15
(

6398 
q15_t
 * 
pSrcCm¶x
,

6399 
q15_t
 * 
pSrcR—l
,

6400 
q15_t
 * 
pCm¶xD¡
,

6401 
ušt32_t
 
numSam¶es
);

6411 
¬m_cm¶x_muÉ_»®_q31
(

6412 
q31_t
 * 
pSrcCm¶x
,

6413 
q31_t
 * 
pSrcR—l
,

6414 
q31_t
 * 
pCm¶xD¡
,

6415 
ušt32_t
 
numSam¶es
);

6425 
¬m_cm¶x_muÉ_»®_f32
(

6426 
æßt32_t
 * 
pSrcCm¶x
,

6427 
æßt32_t
 * 
pSrcR—l
,

6428 
æßt32_t
 * 
pCm¶xD¡
,

6429 
ušt32_t
 
numSam¶es
);

6439 
¬m_mš_q7
(

6440 
q7_t
 * 
pSrc
,

6441 
ušt32_t
 
blockSize
,

6442 
q7_t
 * 
»suÉ
,

6443 
ušt32_t
 * 
šdex
);

6453 
¬m_mš_q15
(

6454 
q15_t
 * 
pSrc
,

6455 
ušt32_t
 
blockSize
,

6456 
q15_t
 * 
pResuÉ
,

6457 
ušt32_t
 * 
pIndex
);

6467 
¬m_mš_q31
(

6468 
q31_t
 * 
pSrc
,

6469 
ušt32_t
 
blockSize
,

6470 
q31_t
 * 
pResuÉ
,

6471 
ušt32_t
 * 
pIndex
);

6481 
¬m_mš_f32
(

6482 
æßt32_t
 * 
pSrc
,

6483 
ušt32_t
 
blockSize
,

6484 
æßt32_t
 * 
pResuÉ
,

6485 
ušt32_t
 * 
pIndex
);

6495 
¬m_max_q7
(

6496 
q7_t
 * 
pSrc
,

6497 
ušt32_t
 
blockSize
,

6498 
q7_t
 * 
pResuÉ
,

6499 
ušt32_t
 * 
pIndex
);

6509 
¬m_max_q15
(

6510 
q15_t
 * 
pSrc
,

6511 
ušt32_t
 
blockSize
,

6512 
q15_t
 * 
pResuÉ
,

6513 
ušt32_t
 * 
pIndex
);

6523 
¬m_max_q31
(

6524 
q31_t
 * 
pSrc
,

6525 
ušt32_t
 
blockSize
,

6526 
q31_t
 * 
pResuÉ
,

6527 
ušt32_t
 * 
pIndex
);

6537 
¬m_max_f32
(

6538 
æßt32_t
 * 
pSrc
,

6539 
ušt32_t
 
blockSize
,

6540 
æßt32_t
 * 
pResuÉ
,

6541 
ušt32_t
 * 
pIndex
);

6551 
¬m_cm¶x_muÉ_cm¶x_q15
(

6552 
q15_t
 * 
pSrcA
,

6553 
q15_t
 * 
pSrcB
,

6554 
q15_t
 * 
pD¡
,

6555 
ušt32_t
 
numSam¶es
);

6565 
¬m_cm¶x_muÉ_cm¶x_q31
(

6566 
q31_t
 * 
pSrcA
,

6567 
q31_t
 * 
pSrcB
,

6568 
q31_t
 * 
pD¡
,

6569 
ušt32_t
 
numSam¶es
);

6579 
¬m_cm¶x_muÉ_cm¶x_f32
(

6580 
æßt32_t
 * 
pSrcA
,

6581 
æßt32_t
 * 
pSrcB
,

6582 
æßt32_t
 * 
pD¡
,

6583 
ušt32_t
 
numSam¶es
);

6592 
¬m_æßt_to_q31
(

6593 
æßt32_t
 * 
pSrc
,

6594 
q31_t
 * 
pD¡
,

6595 
ušt32_t
 
blockSize
);

6604 
¬m_æßt_to_q15
(

6605 
æßt32_t
 * 
pSrc
,

6606 
q15_t
 * 
pD¡
,

6607 
ušt32_t
 
blockSize
);

6616 
¬m_æßt_to_q7
(

6617 
æßt32_t
 * 
pSrc
,

6618 
q7_t
 * 
pD¡
,

6619 
ušt32_t
 
blockSize
);

6628 
¬m_q31_to_q15
(

6629 
q31_t
 * 
pSrc
,

6630 
q15_t
 * 
pD¡
,

6631 
ušt32_t
 
blockSize
);

6640 
¬m_q31_to_q7
(

6641 
q31_t
 * 
pSrc
,

6642 
q7_t
 * 
pD¡
,

6643 
ušt32_t
 
blockSize
);

6652 
¬m_q15_to_æßt
(

6653 
q15_t
 * 
pSrc
,

6654 
æßt32_t
 * 
pD¡
,

6655 
ušt32_t
 
blockSize
);

6664 
¬m_q15_to_q31
(

6665 
q15_t
 * 
pSrc
,

6666 
q31_t
 * 
pD¡
,

6667 
ušt32_t
 
blockSize
);

6676 
¬m_q15_to_q7
(

6677 
q15_t
 * 
pSrc
,

6678 
q7_t
 * 
pD¡
,

6679 
ušt32_t
 
blockSize
);

6752 
__INLINE
 
æßt32_t
 
¬m_bžš—r_š‹½_f32
(

6753 cÚ¡ 
¬m_bžš—r_š‹½_š¡ªû_f32
 * 
S
,

6754 
æßt32_t
 
X
,

6755 
æßt32_t
 
Y
)

6757 
æßt32_t
 
out
;

6758 
æßt32_t
 
f00
, 
f01
, 
f10
, 
f11
;

6759 
æßt32_t
 *
pD©a
 = 
S
->pData;

6760 
št32_t
 
xIndex
, 
yIndex
, 
šdex
;

6761 
æßt32_t
 
xdiff
, 
ydiff
;

6762 
æßt32_t
 
b1
, 
b2
, 
b3
, 
b4
;

6764 
xIndex
 = (
št32_t
è
X
;

6765 
yIndex
 = (
št32_t
è
Y
;

6769 if(
xIndex
 < 0 || xIndex > (
S
->
numRows
 - 1è|| 
yIndex
 < 0 || yIndex > (S->
numCÞs
 - 1))

6775 
šdex
 = (
xIndex
 - 1è+ (
yIndex
 - 1è* 
S
->
numCÞs
;

6779 
f00
 = 
pD©a
[
šdex
];

6780 
f01
 = 
pD©a
[
šdex
 + 1];

6783 
šdex
 = (
xIndex
 - 1è+ (
yIndex
è* 
S
->
numCÞs
;

6787 
f10
 = 
pD©a
[
šdex
];

6788 
f11
 = 
pD©a
[
šdex
 + 1];

6791 
b1
 = 
f00
;

6792 
b2
 = 
f01
 - 
f00
;

6793 
b3
 = 
f10
 - 
f00
;

6794 
b4
 = 
f00
 - 
f01
 - 
f10
 + 
f11
;

6797 
xdiff
 = 
X
 - 
xIndex
;

6800 
ydiff
 = 
Y
 - 
yIndex
;

6803 
out
 = 
b1
 + 
b2
 * 
xdiff
 + 
b3
 * 
ydiff
 + 
b4
 * xdiff * ydiff;

6806  (
out
);

6818 
__INLINE
 
q31_t
 
¬m_bžš—r_š‹½_q31
(

6819 
¬m_bžš—r_š‹½_š¡ªû_q31
 * 
S
,

6820 
q31_t
 
X
,

6821 
q31_t
 
Y
)

6823 
q31_t
 
out
;

6824 
q31_t
 
acc
 = 0;

6825 
q31_t
 
xäaù
, 
yäaù
;

6826 
q31_t
 
x1
, 
x2
, 
y1
, 
y2
;

6827 
št32_t
 
rI
, 
cI
;

6828 
q31_t
 *
pYD©a
 = 
S
->
pD©a
;

6829 
ušt32_t
 
nCÞs
 = 
S
->
numCÞs
;

6834 
rI
 = ((
X
 & (
q31_t
)0xFFF00000) >> 20);

6839 
cI
 = ((
Y
 & (
q31_t
)0xFFF00000) >> 20);

6843 if(
rI
 < 0 ||„I > (
S
->
numRows
 - 1è|| 
cI
 < 0 || cI > (S->
numCÞs
 - 1))

6850 
xäaù
 = (
X
 & 0x000FFFFF) << 11u;

6853 
x1
 = 
pYD©a
[(
rI
è+ (
št32_t
)
nCÞs
 * (
cI
) ];

6854 
x2
 = 
pYD©a
[(
rI
è+ (
št32_t
)
nCÞs
 * (
cI
) + 1];

6858 
yäaù
 = (
Y
 & 0x000FFFFF) << 11u;

6861 
y1
 = 
pYD©a
[(
rI
è+ (
št32_t
)
nCÞs
 * (
cI
 + 1) ];

6862 
y2
 = 
pYD©a
[(
rI
è+ (
št32_t
)
nCÞs
 * (
cI
 + 1) + 1];

6865 
out
 = ((
q31_t
è(((
q63_t
è
x1
 * (0x7FFFFFFF - 
xäaù
)) >> 32));

6866 
acc
 = ((
q31_t
è(((
q63_t
è
out
 * (0x7FFFFFFF - 
yäaù
)) >> 32));

6869 
out
 = ((
q31_t
è((
q63_t
è
x2
 * (0x7FFFFFFF - 
yäaù
) >> 32));

6870 
acc
 +ð((
q31_t
è((
q63_t
è
out
 * (
xäaù
) >> 32));

6873 
out
 = ((
q31_t
è((
q63_t
è
y1
 * (0x7FFFFFFF - 
xäaù
) >> 32));

6874 
acc
 +ð((
q31_t
è((
q63_t
è
out
 * (
yäaù
) >> 32));

6877 
out
 = ((
q31_t
è((
q63_t
è
y2
 * (
xäaù
) >> 32));

6878 
acc
 +ð((
q31_t
è((
q63_t
è
out
 * (
yäaù
) >> 32));

6881  ((
q31_t
)(
acc
 << 2));

6892 
__INLINE
 
q15_t
 
¬m_bžš—r_š‹½_q15
(

6893 
¬m_bžš—r_š‹½_š¡ªû_q15
 * 
S
,

6894 
q31_t
 
X
,

6895 
q31_t
 
Y
)

6897 
q63_t
 
acc
 = 0;

6898 
q31_t
 
out
;

6899 
q15_t
 
x1
, 
x2
, 
y1
, 
y2
;

6900 
q31_t
 
xäaù
, 
yäaù
;

6901 
št32_t
 
rI
, 
cI
;

6902 
q15_t
 *
pYD©a
 = 
S
->
pD©a
;

6903 
ušt32_t
 
nCÞs
 = 
S
->
numCÞs
;

6908 
rI
 = ((
X
 & (
q31_t
)0xFFF00000) >> 20);

6913 
cI
 = ((
Y
 & (
q31_t
)0xFFF00000) >> 20);

6917 if(
rI
 < 0 ||„I > (
S
->
numRows
 - 1è|| 
cI
 < 0 || cI > (S->
numCÞs
 - 1))

6924 
xäaù
 = (
X
 & 0x000FFFFF);

6927 
x1
 = 
pYD©a
[((
ušt32_t
)
rI
è+ 
nCÞs
 * ((ušt32_t)
cI
) ];

6928 
x2
 = 
pYD©a
[((
ušt32_t
)
rI
è+ 
nCÞs
 * ((ušt32_t)
cI
) + 1];

6932 
yäaù
 = (
Y
 & 0x000FFFFF);

6935 
y1
 = 
pYD©a
[((
ušt32_t
)
rI
è+ 
nCÞs
 * ((ušt32_t)
cI
 + 1) ];

6936 
y2
 = 
pYD©a
[((
ušt32_t
)
rI
è+ 
nCÞs
 * ((ušt32_t)
cI
 + 1) + 1];

6942 
out
 = (
q31_t
è(((
q63_t
è
x1
 * (0xFFFFF - 
xäaù
)) >> 4u);

6943 
acc
 = ((
q63_t
è
out
 * (0xFFFFF - 
yäaù
));

6946 
out
 = (
q31_t
è(((
q63_t
è
x2
 * (0xFFFFF - 
yäaù
)) >> 4u);

6947 
acc
 +ð((
q63_t
è
out
 * (
xäaù
));

6950 
out
 = (
q31_t
è(((
q63_t
è
y1
 * (0xFFFFF - 
xäaù
)) >> 4u);

6951 
acc
 +ð((
q63_t
è
out
 * (
yäaù
));

6954 
out
 = (
q31_t
è(((
q63_t
è
y2
 * (
xäaù
)) >> 4u);

6955 
acc
 +ð((
q63_t
è
out
 * (
yäaù
));

6959  ((
q15_t
)(
acc
 >> 36));

6970 
__INLINE
 
q7_t
 
¬m_bžš—r_š‹½_q7
(

6971 
¬m_bžš—r_š‹½_š¡ªû_q7
 * 
S
,

6972 
q31_t
 
X
,

6973 
q31_t
 
Y
)

6975 
q63_t
 
acc
 = 0;

6976 
q31_t
 
out
;

6977 
q31_t
 
xäaù
, 
yäaù
;

6978 
q7_t
 
x1
, 
x2
, 
y1
, 
y2
;

6979 
št32_t
 
rI
, 
cI
;

6980 
q7_t
 *
pYD©a
 = 
S
->
pD©a
;

6981 
ušt32_t
 
nCÞs
 = 
S
->
numCÞs
;

6986 
rI
 = ((
X
 & (
q31_t
)0xFFF00000) >> 20);

6991 
cI
 = ((
Y
 & (
q31_t
)0xFFF00000) >> 20);

6995 if(
rI
 < 0 ||„I > (
S
->
numRows
 - 1è|| 
cI
 < 0 || cI > (S->
numCÞs
 - 1))

7002 
xäaù
 = (
X
 & (
q31_t
)0x000FFFFF);

7005 
x1
 = 
pYD©a
[((
ušt32_t
)
rI
è+ 
nCÞs
 * ((ušt32_t)
cI
) ];

7006 
x2
 = 
pYD©a
[((
ušt32_t
)
rI
è+ 
nCÞs
 * ((ušt32_t)
cI
) + 1];

7010 
yäaù
 = (
Y
 & (
q31_t
)0x000FFFFF);

7013 
y1
 = 
pYD©a
[((
ušt32_t
)
rI
è+ 
nCÞs
 * ((ušt32_t)
cI
 + 1) ];

7014 
y2
 = 
pYD©a
[((
ušt32_t
)
rI
è+ 
nCÞs
 * ((ušt32_t)
cI
 + 1) + 1];

7017 
out
 = ((
x1
 * (0xFFFFF - 
xäaù
)));

7018 
acc
 = (((
q63_t
è
out
 * (0xFFFFF - 
yäaù
)));

7021 
out
 = ((
x2
 * (0xFFFFF - 
yäaù
)));

7022 
acc
 +ð(((
q63_t
è
out
 * (
xäaù
)));

7025 
out
 = ((
y1
 * (0xFFFFF - 
xäaù
)));

7026 
acc
 +ð(((
q63_t
è
out
 * (
yäaù
)));

7029 
out
 = ((
y2
 * (
yäaù
)));

7030 
acc
 +ð(((
q63_t
è
out
 * (
xäaù
)));

7033  ((
q7_t
)(
acc
 >> 40));

7042 
	#muÉAcc_32x32_k“p32_R
(
a
, 
x
, 
y
è\

	)

7043 
a
 = (
q31_t
è(((((
q63_t
èaè<< 32è+ ((q63_tè
x
 * 
y
) + 0x80000000LL ) >> 32)

7046 
	#muÉSub_32x32_k“p32_R
(
a
, 
x
, 
y
è\

	)

7047 
a
 = (
q31_t
è(((((
q63_t
èaè<< 32è- ((q63_tè
x
 * 
y
) + 0x80000000LL ) >> 32)

7050 
	#muÉ_32x32_k“p32_R
(
a
, 
x
, 
y
è\

	)

7051 
a
 = (
q31_t
è(((
q63_t
è
x
 * 
y
 + 0x80000000LL ) >> 32)

7054 
	#muÉAcc_32x32_k“p32
(
a
, 
x
, 
y
è\

	)

7055 
a
 +ð(
q31_t
è(((
q63_t
è
x
 * 
y
) >> 32)

7058 
	#muÉSub_32x32_k“p32
(
a
, 
x
, 
y
è\

	)

7059 
a
 -ð(
q31_t
è(((
q63_t
è
x
 * 
y
) >> 32)

7062 
	#muÉ_32x32_k“p32
(
a
, 
x
, 
y
è\

	)

7063 
a
 = (
q31_t
è(((
q63_t
è
x
 * 
y
 ) >> 32)

7066 #ià
defšed
 ( 
__CC_ARM
 )

7068 #ià
defšed
Ð
ARM_MATH_CM4
 ) || defšedÐ
ARM_MATH_CM7
)

7069 
	#LOW_OPTIMIZATION_ENTER
 \

	)

7070 
_P¿gma
 ("push") \

7071 
_P¿gma
 ("O1")

7073 
	#LOW_OPTIMIZATION_ENTER


	)

7077 #ià
defšed
Ð
ARM_MATH_CM4
 ) || defšedÐ
ARM_MATH_CM7
)

7078 
	#LOW_OPTIMIZATION_EXIT
 \

	)

7079 
_P¿gma
 ("pop")

7081 
	#LOW_OPTIMIZATION_EXIT


	)

7085 
	#IAR_ONLY_LOW_OPTIMIZATION_ENTER


	)

7088 
	#IAR_ONLY_LOW_OPTIMIZATION_EXIT


	)

7090 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

7091 
	#LOW_OPTIMIZATION_ENTER


	)

7092 
	#LOW_OPTIMIZATION_EXIT


	)

7093 
	#IAR_ONLY_LOW_OPTIMIZATION_ENTER


	)

7094 
	#IAR_ONLY_LOW_OPTIMIZATION_EXIT


	)

7096 #–ià
defšed
(
__GNUC__
)

7097 
	#LOW_OPTIMIZATION_ENTER
 
	`__©Œibu‹__
(Ð
	`Ýtimize
("-O1"è))

	)

7098 
	#LOW_OPTIMIZATION_EXIT


	)

7099 
	#IAR_ONLY_LOW_OPTIMIZATION_ENTER


	)

7100 
	#IAR_ONLY_LOW_OPTIMIZATION_EXIT


	)

7102 #–ià
defšed
(
__ICCARM__
)

7104 #ià
defšed
Ð
ARM_MATH_CM4
 ) || defšedÐ
ARM_MATH_CM7
)

7105 
	#LOW_OPTIMIZATION_ENTER
 \

	)

7106 
_P¿gma
 ("optimize=low")

7108 
	#LOW_OPTIMIZATION_ENTER


	)

7112 
	#LOW_OPTIMIZATION_EXIT


	)

7115 #ià
defšed
Ð
ARM_MATH_CM4
 ) || defšedÐ
ARM_MATH_CM7
)

7116 
	#IAR_ONLY_LOW_OPTIMIZATION_ENTER
 \

	)

7117 
_P¿gma
 ("optimize=low")

7119 
	#IAR_ONLY_LOW_OPTIMIZATION_ENTER


	)

7123 
	#IAR_ONLY_LOW_OPTIMIZATION_EXIT


	)

7125 #–ià
defšed
(
__CSMC__
)

7126 
	#LOW_OPTIMIZATION_ENTER


	)

7127 
	#LOW_OPTIMIZATION_EXIT


	)

7128 
	#IAR_ONLY_LOW_OPTIMIZATION_ENTER


	)

7129 
	#IAR_ONLY_LOW_OPTIMIZATION_EXIT


	)

7131 #–ià
defšed
(
__TASKING__
)

7132 
	#LOW_OPTIMIZATION_ENTER


	)

7133 
	#LOW_OPTIMIZATION_EXIT


	)

7134 
	#IAR_ONLY_LOW_OPTIMIZATION_ENTER


	)

7135 
	#IAR_ONLY_LOW_OPTIMIZATION_EXIT


	)

7140 #ifdeà 
__ýlu¥lus


7145 #ià
defšed
 ( 
__GNUC__
 )

7146 #´agm¨
GCC
 
dŸgno¡ic
 
pÝ


	@i2c_oled/Drivers/CMSIS/Include/cmsis_armcc.h

35 #iâdeà
__CMSIS_ARMCC_H


36 
	#__CMSIS_ARMCC_H


	)

39 #ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION < 400677)

57 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_CONTROL
()

59 
ušt32_t
 
__»gCÚŒÞ
 
	`__ASM
("control");

60 (
__»gCÚŒÞ
);

61 
	}
}

69 
__STATIC_INLINE
 
	$__£t_CONTROL
(
ušt32_t
 
cÚŒÞ
)

71 
ušt32_t
 
__»gCÚŒÞ
 
	`__ASM
("control");

72 
__»gCÚŒÞ
 = 
cÚŒÞ
;

73 
	}
}

81 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_IPSR
()

83 
ušt32_t
 
__»gIPSR
 
	`__ASM
("ipsr");

84 (
__»gIPSR
);

85 
	}
}

93 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_APSR
()

95 
ušt32_t
 
__»gAPSR
 
	`__ASM
("apsr");

96 (
__»gAPSR
);

97 
	}
}

105 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_xPSR
()

107 
ušt32_t
 
__»gXPSR
 
	`__ASM
("xpsr");

108 (
__»gXPSR
);

109 
	}
}

117 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_PSP
()

119 
ušt32_t
 
__»gProûssSckPoš‹r
 
	`__ASM
("psp");

120 (
__»gProûssSckPoš‹r
);

121 
	}
}

129 
__STATIC_INLINE
 
	$__£t_PSP
(
ušt32_t
 
tÝOfProcSck
)

131 
ušt32_t
 
__»gProûssSckPoš‹r
 
	`__ASM
("psp");

132 
__»gProûssSckPoš‹r
 = 
tÝOfProcSck
;

133 
	}
}

141 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_MSP
()

143 
ušt32_t
 
__»gMašSckPoš‹r
 
	`__ASM
("msp");

144 (
__»gMašSckPoš‹r
);

145 
	}
}

153 
__STATIC_INLINE
 
	$__£t_MSP
(
ušt32_t
 
tÝOfMašSck
)

155 
ušt32_t
 
__»gMašSckPoš‹r
 
	`__ASM
("msp");

156 
__»gMašSckPoš‹r
 = 
tÝOfMašSck
;

157 
	}
}

165 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_PRIMASK
()

167 
ušt32_t
 
__»gPriMask
 
	`__ASM
("primask");

168 (
__»gPriMask
);

169 
	}
}

177 
__STATIC_INLINE
 
	$__£t_PRIMASK
(
ušt32_t
 
´iMask
)

179 
ušt32_t
 
__»gPriMask
 
	`__ASM
("primask");

180 
__»gPriMask
 = (
´iMask
);

181 
	}
}

184 #ià (
__CORTEX_M
 >ð0x03Uè|| (
__CORTEX_SC
 >= 300U)

191 
	#__’abË_çuÉ_œq
 
__’abË_fiq


	)

199 
	#__di§bË_çuÉ_œq
 
__di§bË_fiq


	)

207 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_BASEPRI
()

209 
ušt32_t
 
__»gBa£Pri
 
	`__ASM
("basepri");

210 (
__»gBa£Pri
);

211 
	}
}

219 
__STATIC_INLINE
 
	$__£t_BASEPRI
(
ušt32_t
 
ba£Pri
)

221 
ušt32_t
 
__»gBa£Pri
 
	`__ASM
("basepri");

222 
__»gBa£Pri
 = (
ba£Pri
 & 0xFFU);

223 
	}
}

232 
__STATIC_INLINE
 
	$__£t_BASEPRI_MAX
(
ušt32_t
 
ba£Pri
)

234 
ušt32_t
 
__»gBa£PriMax
 
	`__ASM
("basepri_max");

235 
__»gBa£PriMax
 = (
ba£Pri
 & 0xFFU);

236 
	}
}

244 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_FAULTMASK
()

246 
ušt32_t
 
__»gFauÉMask
 
	`__ASM
("faultmask");

247 (
__»gFauÉMask
);

248 
	}
}

256 
__STATIC_INLINE
 
	$__£t_FAULTMASK
(
ušt32_t
 
çuÉMask
)

258 
ušt32_t
 
__»gFauÉMask
 
	`__ASM
("faultmask");

259 
__»gFauÉMask
 = (
çuÉMask
 & (
ušt32_t
)1);

260 
	}
}

265 #ià (
__CORTEX_M
 == 0x04U) || (__CORTEX_M == 0x07U)

272 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_FPSCR
()

274 #ià(
__FPU_PRESENT
 =ð1Uè&& (
__FPU_USED
 == 1U)

275 
ušt32_t
 
__»gåsü
 
	`__ASM
("fpscr");

276 (
__»gåsü
);

280 
	}
}

288 
__STATIC_INLINE
 
	$__£t_FPSCR
(
ušt32_t
 
åsü
)

290 #ià(
__FPU_PRESENT
 =ð1Uè&& (
__FPU_USED
 == 1U)

291 
ušt32_t
 
__»gåsü
 
	`__ASM
("fpscr");

292 
__»gåsü
 = (
åsü
);

294 
	}
}

313 
	#__NOP
 
__nÝ


	)

320 
	#__WFI
 
__wfi


	)

328 
	#__WFE
 
__wã


	)

335 
	#__SEV
 
__£v


	)

344 
	#__ISB
(èdØ{\

	)

345 
__scheduË_b¬r›r
();\

346 
__isb
(0xF);\

347 
__scheduË_b¬r›r
();\

355 
	#__DSB
(èdØ{\

	)

356 
	`__scheduË_b¬r›r
();\

357 
	`__dsb
(0xF);\

358 
	`__scheduË_b¬r›r
();\

359 
	}
} 0U)

366 
	#__DMB
(èdØ{\

	)

367 
	`__scheduË_b¬r›r
();\

368 
	`__dmb
(0xF);\

369 
	`__scheduË_b¬r›r
();\

370 
	}
} 0U)

378 
	#__REV
 
__»v


	)

387 #iâdeà
__NO_EMBEDDED_ASM


388 
	`__©Œibu‹__
((
	`£ùiÚ
(".»v16_‹xt"))è
__STATIC_INLINE
 
__ASM
 
ušt32_t
 
	$__REV16
(
ušt32_t
 
v®ue
)

390 
»v16
 
r0
,„0

391 
bx
 
Ì


392 
	}
}

401 #iâdeà
__NO_EMBEDDED_ASM


402 
__©Œibu‹__
((
£ùiÚ
(".»vsh_‹xt"))è
__STATIC_INLINE
 
__ASM
 
št32_t
 
	$__REVSH
(
št32_t
 
v®ue
)

404 
»vsh
 
r0
,„0

405 
bx
 
Ì


406 
	}
}

417 
	#__ROR
 
__rÜ


	)

427 
	#__BKPT
(
v®ue
è
	`__b»akpošt
(v®ue)

	)

436 #ià (
__CORTEX_M
 >ð0x03Uè|| (
__CORTEX_SC
 >= 300U)

437 
	#__RBIT
 
__rb™


	)

439 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__RBIT
(
ušt32_t
 
v®ue
)

441 
ušt32_t
 
»suÉ
;

442 
št32_t
 
s
 = 4 * 8 - 1;

444 
»suÉ
 = 
v®ue
;

445 
v®ue
 >>= 1U; value; value >>= 1U)

447 
»suÉ
 <<= 1U;

448 
»suÉ
 |ð
v®ue
 & 1U;

449 
s
--;

451 
»suÉ
 <<ð
s
;

452 (
»suÉ
);

453 
	}
}

463 
	#__CLZ
 
__þz


	)

466 #ià (
__CORTEX_M
 >ð0x03Uè|| (
__CORTEX_SC
 >= 300U)

474 #ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION < 5060020)

475 
	#__LDREXB
(
±r
è((
ušt8_t
 ) 
	`__ld»x
ÕŒ))

	)

477 
	#__LDREXB
(
±r
è
	`_P¿gma
("push"è_P¿gma("dŸg_suµ»s 3731"è((
ušt8_t
 ) 
	`__ld»x
ÕŒ)è_P¿gma("pÝ")

	)

487 #ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION < 5060020)

488 
	#__LDREXH
(
±r
è((
ušt16_t
è
	`__ld»x
ÕŒ))

	)

490 
	#__LDREXH
(
±r
è
	`_P¿gma
("push"è_P¿gma("dŸg_suµ»s 3731"è((
ušt16_t
è
	`__ld»x
ÕŒ)è_P¿gma("pÝ")

	)

500 #ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION < 5060020)

501 
	#__LDREXW
(
±r
è((
ušt32_t
 ) 
	`__ld»x
ÕŒ))

	)

503 
	#__LDREXW
(
±r
è
	`_P¿gma
("push"è_P¿gma("dŸg_suµ»s 3731"è((
ušt32_t
 ) 
	`__ld»x
ÕŒ)è_P¿gma("pÝ")

	)

515 #ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION < 5060020)

516 
	#__STREXB
(
v®ue
, 
±r
è
	`__¡»x
(v®ue,…Œ)

	)

518 
	#__STREXB
(
v®ue
, 
±r
è
	`_P¿gma
("push"è_P¿gma("dŸg_suµ»s 3731"è
	`__¡»x
(v®ue,…Œè_P¿gma("pÝ")

	)

530 #ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION < 5060020)

531 
	#__STREXH
(
v®ue
, 
±r
è
	`__¡»x
(v®ue,…Œ)

	)

533 
	#__STREXH
(
v®ue
, 
±r
è
	`_P¿gma
("push"è_P¿gma("dŸg_suµ»s 3731"è
	`__¡»x
(v®ue,…Œè_P¿gma("pÝ")

	)

545 #ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION < 5060020)

546 
	#__STREXW
(
v®ue
, 
±r
è
	`__¡»x
(v®ue,…Œ)

	)

548 
	#__STREXW
(
v®ue
, 
±r
è
	`_P¿gma
("push"è_P¿gma("dŸg_suµ»s 3731"è
	`__¡»x
(v®ue,…Œè_P¿gma("pÝ")

	)

556 
	#__CLREX
 
__þ»x


	)

566 
	#__SSAT
 
__s§t


	)

576 
	#__USAT
 
__u§t


	)

586 #iâdeà
__NO_EMBEDDED_ASM


587 
__©Œibu‹__
((
£ùiÚ
(".¼x_‹xt"))è
__STATIC_INLINE
 
__ASM
 
ušt32_t
 
	$__RRX
(
ušt32_t
 
v®ue
)

589 
¼x
 
r0
,„0

590 
bx
 
Ì


591 
	}
}

601 
	#__LDRBT
(
±r
è((
ušt8_t
 ) 
	`__ld¹
ÕŒ))

	)

610 
	#__LDRHT
(
±r
è((
ušt16_t
è
	`__ld¹
ÕŒ))

	)

619 
	#__LDRT
(
±r
è((
ušt32_t
 ) 
	`__ld¹
ÕŒ))

	)

628 
	#__STRBT
(
v®ue
, 
±r
è
	`__¡¹
(v®ue,…Œ)

	)

637 
	#__STRHT
(
v®ue
, 
±r
è
	`__¡¹
(v®ue,…Œ)

	)

646 
	#__STRT
(
v®ue
, 
±r
è
	`__¡¹
(v®ue,…Œ)

	)

659 #ià(
__CORTEX_M
 >= 0x04U)

661 
	#__SADD8
 
__§dd8


	)

662 
	#__QADD8
 
__qadd8


	)

663 
	#__SHADD8
 
__shadd8


	)

664 
	#__UADD8
 
__uadd8


	)

665 
	#__UQADD8
 
__uqadd8


	)

666 
	#__UHADD8
 
__uhadd8


	)

667 
	#__SSUB8
 
__ssub8


	)

668 
	#__QSUB8
 
__qsub8


	)

669 
	#__SHSUB8
 
__shsub8


	)

670 
	#__USUB8
 
__usub8


	)

671 
	#__UQSUB8
 
__uqsub8


	)

672 
	#__UHSUB8
 
__uhsub8


	)

673 
	#__SADD16
 
__§dd16


	)

674 
	#__QADD16
 
__qadd16


	)

675 
	#__SHADD16
 
__shadd16


	)

676 
	#__UADD16
 
__uadd16


	)

677 
	#__UQADD16
 
__uqadd16


	)

678 
	#__UHADD16
 
__uhadd16


	)

679 
	#__SSUB16
 
__ssub16


	)

680 
	#__QSUB16
 
__qsub16


	)

681 
	#__SHSUB16
 
__shsub16


	)

682 
	#__USUB16
 
__usub16


	)

683 
	#__UQSUB16
 
__uqsub16


	)

684 
	#__UHSUB16
 
__uhsub16


	)

685 
	#__SASX
 
__§sx


	)

686 
	#__QASX
 
__qasx


	)

687 
	#__SHASX
 
__shasx


	)

688 
	#__UASX
 
__uasx


	)

689 
	#__UQASX
 
__uqasx


	)

690 
	#__UHASX
 
__uhasx


	)

691 
	#__SSAX
 
__s§x


	)

692 
	#__QSAX
 
__q§x


	)

693 
	#__SHSAX
 
__sh§x


	)

694 
	#__USAX
 
__u§x


	)

695 
	#__UQSAX
 
__uq§x


	)

696 
	#__UHSAX
 
__uh§x


	)

697 
	#__USAD8
 
__u§d8


	)

698 
	#__USADA8
 
__u§da8


	)

699 
	#__SSAT16
 
__s§t16


	)

700 
	#__USAT16
 
__u§t16


	)

701 
	#__UXTB16
 
__uxtb16


	)

702 
	#__UXTAB16
 
__uxb16


	)

703 
	#__SXTB16
 
__sxtb16


	)

704 
	#__SXTAB16
 
__sxb16


	)

705 
	#__SMUAD
 
__smuad


	)

706 
	#__SMUADX
 
__smuadx


	)

707 
	#__SMLAD
 
__smÏd


	)

708 
	#__SMLADX
 
__smÏdx


	)

709 
	#__SMLALD
 
__smÏld


	)

710 
	#__SMLALDX
 
__smÏldx


	)

711 
	#__SMUSD
 
__smusd


	)

712 
	#__SMUSDX
 
__smusdx


	)

713 
	#__SMLSD
 
__smlsd


	)

714 
	#__SMLSDX
 
__smlsdx


	)

715 
	#__SMLSLD
 
__sml¦d


	)

716 
	#__SMLSLDX
 
__sml¦dx


	)

717 
	#__SEL
 
__£l


	)

718 
	#__QADD
 
__qadd


	)

719 
	#__QSUB
 
__qsub


	)

721 
	#__PKHBT
(
ARG1
,
ARG2
,
ARG3
èÐ((((
ušt32_t
)(ARG1)èè& 0x0000FFFFULè| \

	)

722 ((((
	gušt32_t
)(
	gARG2
)è<< (
	gARG3
)) & 0xFFFF0000UL) )

724 
	#__PKHTB
(
ARG1
,
ARG2
,
ARG3
èÐ((((
ušt32_t
)(ARG1)èè& 0xFFFF0000ULè| \

	)

725 ((((
	gušt32_t
)(
	gARG2
)è>> (
	gARG3
)) & 0x0000FFFFUL) )

727 
	#__SMMLA
(
ARG1
,
ARG2
,
ARG3
èÐ(
št32_t
)((((
št64_t
)(ARG1è* (ARG2)è+ \

	)

728 ((
	gšt64_t
)(
	gARG3
) << 32U) ) >> 32U))

	@i2c_oled/Drivers/CMSIS/Include/cmsis_armcc_V6.h

35 #iâdeà
__CMSIS_ARMCC_V6_H


36 
	#__CMSIS_ARMCC_V6_H


	)

50 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__’abË_œq
()

52 
__ASM
 volatile ("cpsie i" : : : "memory");

53 
	}
}

61 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__di§bË_œq
()

63 
__ASM
 volatile ("cpsid i" : : : "memory");

64 
	}
}

72 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_CONTROL
()

74 
ušt32_t
 
»suÉ
;

76 
__ASM
 vÞ©ž("MRS %0, cÚŒÞ" : "ô" (
»suÉ
) );

77 (
»suÉ
);

78 
	}
}

81 #ià (
__ARM_FEATURE_CMSE
 == 3U)

87 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__TZ_g‘_CONTROL_NS
()

89 
ušt32_t
 
»suÉ
;

91 
__ASM
 vÞ©ž("MRS %0, cÚŒÞ_ns" : "ô" (
»suÉ
) );

92 (
»suÉ
);

93 
	}
}

102 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__£t_CONTROL
(
ušt32_t
 
cÚŒÞ
)

104 
__ASM
 vÞ©ž("MSR cÚŒÞ, %0" : : "r" (
cÚŒÞ
) : "memory");

105 
	}
}

108 #ià (
__ARM_FEATURE_CMSE
 == 3U)

114 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__TZ_£t_CONTROL_NS
(
ušt32_t
 
cÚŒÞ
)

116 
__ASM
 vÞ©ž("MSR cÚŒÞ_ns, %0" : : "r" (
cÚŒÞ
) : "memory");

117 
	}
}

126 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_IPSR
()

128 
ušt32_t
 
»suÉ
;

130 
__ASM
 vÞ©ž("MRS %0, ip¤" : "ô" (
»suÉ
) );

131 (
»suÉ
);

132 
	}
}

135 #ià (
__ARM_FEATURE_CMSE
 == 3U)

141 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__TZ_g‘_IPSR_NS
()

143 
ušt32_t
 
»suÉ
;

145 
__ASM
 vÞ©ž("MRS %0, ip¤_ns" : "ô" (
»suÉ
) );

146 (
»suÉ
);

147 
	}
}

156 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_APSR
()

158 
ušt32_t
 
»suÉ
;

160 
__ASM
 vÞ©ž("MRS %0,‡p¤" : "ô" (
»suÉ
) );

161 (
»suÉ
);

162 
	}
}

165 #ià (
__ARM_FEATURE_CMSE
 == 3U)

171 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__TZ_g‘_APSR_NS
()

173 
ušt32_t
 
»suÉ
;

175 
__ASM
 vÞ©ž("MRS %0,‡p¤_ns" : "ô" (
»suÉ
) );

176 (
»suÉ
);

177 
	}
}

186 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_xPSR
()

188 
ušt32_t
 
»suÉ
;

190 
__ASM
 vÞ©ž("MRS %0, xp¤" : "ô" (
»suÉ
) );

191 (
»suÉ
);

192 
	}
}

195 #ià (
__ARM_FEATURE_CMSE
 == 3U)

201 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__TZ_g‘_xPSR_NS
()

203 
ušt32_t
 
»suÉ
;

205 
__ASM
 vÞ©ž("MRS %0, xp¤_ns" : "ô" (
»suÉ
) );

206 (
»suÉ
);

207 
	}
}

216 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_PSP
()

218 
ušt32_t
 
»suÉ
;

220 
__ASM
 vÞ©ž("MRS %0,…¥" : "ô" (
»suÉ
) );

221 (
»suÉ
);

222 
	}
}

225 #ià (
__ARM_FEATURE_CMSE
 == 3U)

231 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__TZ_g‘_PSP_NS
()

233 
ušt32_t
 
»suÉ
;

235 
__ASM
 vÞ©ž("MRS %0,…¥_ns" : "ô" (
»suÉ
) );

236 (
»suÉ
);

237 
	}
}

246 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__£t_PSP
(
ušt32_t
 
tÝOfProcSck
)

248 
__ASM
 vÞ©ž("MSR…¥, %0" : : "r" (
tÝOfProcSck
) : "sp");

249 
	}
}

252 #ià (
__ARM_FEATURE_CMSE
 == 3U)

258 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__TZ_£t_PSP_NS
(
ušt32_t
 
tÝOfProcSck
)

260 
__ASM
 vÞ©ž("MSR…¥_ns, %0" : : "r" (
tÝOfProcSck
) : "sp");

261 
	}
}

270 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_MSP
()

272 
ušt32_t
 
»suÉ
;

274 
__ASM
 vÞ©ž("MRS %0, m¥" : "ô" (
»suÉ
) );

275 (
»suÉ
);

276 
	}
}

279 #ià (
__ARM_FEATURE_CMSE
 == 3U)

285 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__TZ_g‘_MSP_NS
()

287 
ušt32_t
 
»suÉ
;

289 
__ASM
 vÞ©ž("MRS %0, m¥_ns" : "ô" (
»suÉ
) );

290 (
»suÉ
);

291 
	}
}

300 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__£t_MSP
(
ušt32_t
 
tÝOfMašSck
)

302 
__ASM
 vÞ©ž("MSR m¥, %0" : : "r" (
tÝOfMašSck
) : "sp");

303 
	}
}

306 #ià (
__ARM_FEATURE_CMSE
 == 3U)

312 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__TZ_£t_MSP_NS
(
ušt32_t
 
tÝOfMašSck
)

314 
__ASM
 vÞ©ž("MSR m¥_ns, %0" : : "r" (
tÝOfMašSck
) : "sp");

315 
	}
}

324 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_PRIMASK
()

326 
ušt32_t
 
»suÉ
;

328 
__ASM
 vÞ©ž("MRS %0,…rimask" : "ô" (
»suÉ
) );

329 (
»suÉ
);

330 
	}
}

333 #ià (
__ARM_FEATURE_CMSE
 == 3U)

339 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__TZ_g‘_PRIMASK_NS
()

341 
ušt32_t
 
»suÉ
;

343 
__ASM
 vÞ©ž("MRS %0,…rimask_ns" : "ô" (
»suÉ
) );

344 (
»suÉ
);

345 
	}
}

354 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__£t_PRIMASK
(
ušt32_t
 
´iMask
)

356 
__ASM
 vÞ©ž("MSR…rimask, %0" : : "r" (
´iMask
) : "memory");

357 
	}
}

360 #ià (
__ARM_FEATURE_CMSE
 == 3U)

366 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__TZ_£t_PRIMASK_NS
(
ušt32_t
 
´iMask
)

368 
__ASM
 vÞ©ž("MSR…rimask_ns, %0" : : "r" (
´iMask
) : "memory");

369 
	}
}

373 #ià((
__ARM_ARCH_7M__
 =ð1Uè|| (
__ARM_ARCH_7EM__
 =ð1Uè|| (
__ARM_ARCH_8M__
 == 1U))

380 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__’abË_çuÉ_œq
()

382 
__ASM
 volatile ("cpsie f" : : : "memory");

383 
	}
}

391 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__di§bË_çuÉ_œq
()

393 
__ASM
 volatile ("cpsid f" : : : "memory");

394 
	}
}

402 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_BASEPRI
()

404 
ušt32_t
 
»suÉ
;

406 
__ASM
 vÞ©ž("MRS %0, ba£´i" : "ô" (
»suÉ
) );

407 (
»suÉ
);

408 
	}
}

411 #ià (
__ARM_FEATURE_CMSE
 == 3U)

417 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__TZ_g‘_BASEPRI_NS
()

419 
ušt32_t
 
»suÉ
;

421 
__ASM
 vÞ©ž("MRS %0, ba£´i_ns" : "ô" (
»suÉ
) );

422 (
»suÉ
);

423 
	}
}

432 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__£t_BASEPRI
(
ušt32_t
 
v®ue
)

434 
__ASM
 vÞ©ž("MSR ba£´i, %0" : : "r" (
v®ue
) : "memory");

435 
	}
}

438 #ià (
__ARM_FEATURE_CMSE
 == 3U)

444 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__TZ_£t_BASEPRI_NS
(
ušt32_t
 
v®ue
)

446 
__ASM
 vÞ©ž("MSR ba£´i_ns, %0" : : "r" (
v®ue
) : "memory");

447 
	}
}

457 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__£t_BASEPRI_MAX
(
ušt32_t
 
v®ue
)

459 
__ASM
 vÞ©ž("MSR ba£´i_max, %0" : : "r" (
v®ue
) : "memory");

460 
	}
}

463 #ià (
__ARM_FEATURE_CMSE
 == 3U)

470 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__TZ_£t_BASEPRI_MAX_NS
(
ušt32_t
 
v®ue
)

472 
__ASM
 vÞ©ž("MSR ba£´i_max_ns, %0" : : "r" (
v®ue
) : "memory");

473 
	}
}

482 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_FAULTMASK
()

484 
ušt32_t
 
»suÉ
;

486 
__ASM
 vÞ©ž("MRS %0, fauÉmask" : "ô" (
»suÉ
) );

487 (
»suÉ
);

488 
	}
}

491 #ià (
__ARM_FEATURE_CMSE
 == 3U)

497 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__TZ_g‘_FAULTMASK_NS
()

499 
ušt32_t
 
»suÉ
;

501 
__ASM
 vÞ©ž("MRS %0, fauÉmask_ns" : "ô" (
»suÉ
) );

502 (
»suÉ
);

503 
	}
}

512 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__£t_FAULTMASK
(
ušt32_t
 
çuÉMask
)

514 
__ASM
 vÞ©ž("MSR fauÉmask, %0" : : "r" (
çuÉMask
) : "memory");

515 
	}
}

518 #ià (
__ARM_FEATURE_CMSE
 == 3U)

524 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__TZ_£t_FAULTMASK_NS
(
ušt32_t
 
çuÉMask
)

526 
__ASM
 vÞ©ž("MSR fauÉmask_ns, %0" : : "r" (
çuÉMask
) : "memory");

527 
	}
}

534 #ià(
__ARM_ARCH_8M__
 == 1U)

541 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_PSPLIM
()

543 
ušt32_t
 
»suÉ
;

545 
__ASM
 vÞ©ž("MRS %0,…¥lim" : "ô" (
»suÉ
) );

546 (
»suÉ
);

547 
	}
}

550 #ià (
__ARM_FEATURE_CMSE
 =ð3Uè&& (
__ARM_ARCH_PROFILE
 == 'M')

556 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__TZ_g‘_PSPLIM_NS
()

558 
ušt32_t
 
»suÉ
;

560 
__ASM
 vÞ©ž("MRS %0,…¥lim_ns" : "ô" (
»suÉ
) );

561 (
»suÉ
);

562 
	}
}

571 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__£t_PSPLIM
(
ušt32_t
 
ProcSckPŒLim™
)

573 
__ASM
 vÞ©ž("MSR…¥lim, %0" : : "r" (
ProcSckPŒLim™
));

574 
	}
}

577 #ià (
__ARM_FEATURE_CMSE
 =ð3Uè&& (
__ARM_ARCH_PROFILE
 == 'M')

583 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__TZ_£t_PSPLIM_NS
(
ušt32_t
 
ProcSckPŒLim™
)

585 
__ASM
 vÞ©ž("MSR…¥lim_ns, %0\n" : : "r" (
ProcSckPŒLim™
));

586 
	}
}

595 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_MSPLIM
()

597 
ušt32_t
 
»suÉ
;

599 
__ASM
 vÞ©ž("MRS %0, m¥lim" : "ô" (
»suÉ
) );

601 (
»suÉ
);

602 
	}
}

605 #ià (
__ARM_FEATURE_CMSE
 =ð3Uè&& (
__ARM_ARCH_PROFILE
 == 'M')

611 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__TZ_g‘_MSPLIM_NS
()

613 
ušt32_t
 
»suÉ
;

615 
__ASM
 vÞ©ž("MRS %0, m¥lim_ns" : "ô" (
»suÉ
) );

616 (
»suÉ
);

617 
	}
}

626 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__£t_MSPLIM
(
ušt32_t
 
MašSckPŒLim™
)

628 
__ASM
 vÞ©ž("MSR m¥lim, %0" : : "r" (
MašSckPŒLim™
));

629 
	}
}

632 #ià (
__ARM_FEATURE_CMSE
 =ð3Uè&& (
__ARM_ARCH_PROFILE
 == 'M')

638 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__TZ_£t_MSPLIM_NS
(
ušt32_t
 
MašSckPŒLim™
)

640 
__ASM
 vÞ©ž("MSR m¥lim_ns, %0" : : "r" (
MašSckPŒLim™
));

641 
	}
}

647 #ià((
__ARM_ARCH_7EM__
 =ð1Uè|| (
__ARM_ARCH_8M__
 == 1U))

654 
	#__g‘_FPSCR
 
__bužtš_¬m_g‘_åsü


	)

656 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_FPSCR
()

658 #ià(
__FPU_PRESENT
 =ð1Uè&& (
__FPU_USED
 == 1U)

659 
ušt32_t
 
»suÉ
;

661 
__ASM
 volatile ("");

662 
__ASM
 vÞ©ž("VMRS %0, fpsü" : "ô" (
»suÉ
) );

663 
__ASM
 volatile ("");

664 (
»suÉ
);

668 
	}
}

671 #ià (
__ARM_FEATURE_CMSE
 == 3U)

677 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__TZ_g‘_FPSCR_NS
()

679 #ià(
__FPU_PRESENT
 =ð1Uè&& (
__FPU_USED
 == 1U)

680 
ušt32_t
 
»suÉ
;

682 
__ASM
 volatile ("");

683 
__ASM
 vÞ©ž("VMRS %0, fpsü_ns" : "ô" (
»suÉ
) );

684 
__ASM
 volatile ("");

685 (
»suÉ
);

689 
	}
}

698 
	#__£t_FPSCR
 
__bužtš_¬m_£t_åsü


	)

700 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__£t_FPSCR
(
ušt32_t
 
åsü
)

702 #ià(
__FPU_PRESENT
 =ð1Uè&& (
__FPU_USED
 == 1U)

703 
__ASM
 volatile ("");

704 
__ASM
 vÞ©ž("VMSR fpsü, %0" : : "r" (
åsü
) : "vfpcc");

705 
__ASM
 volatile ("");

707 
	}
}

710 #ià (
__ARM_FEATURE_CMSE
 == 3U)

716 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__TZ_£t_FPSCR_NS
(
ušt32_t
 
åsü
)

718 #ià(
__FPU_PRESENT
 =ð1Uè&& (
__FPU_USED
 == 1U)

719 
__ASM
 volatile ("");

720 
__ASM
 vÞ©ž("VMSR fpsü_ns, %0" : : "r" (
åsü
) : "vfpcc");

721 
__ASM
 volatile ("");

723 
	}
}

742 #ià
defšed
 (
__thumb__
è&& !defšed (
__thumb2__
)

743 
	#__CMSIS_GCC_OUT_REG
(
r
è"ö" (r)

	)

744 
	#__CMSIS_GCC_USE_REG
(
r
è"l" (r)

	)

746 
	#__CMSIS_GCC_OUT_REG
(
r
è"ô" (r)

	)

747 
	#__CMSIS_GCC_USE_REG
(
r
è"r" (r)

	)

754 
	#__NOP
 
__bužtš_¬m_nÝ


	)

760 
	#__WFI
 
__bužtš_¬m_wfi


	)

768 
	#__WFE
 
__bužtš_¬m_wã


	)

775 
	#__SEV
 
__bužtš_¬m_£v


	)

784 
	#__ISB
(è
	`__bužtš_¬m_isb
(0xF);

	)

791 
	#__DSB
(è
	`__bužtš_¬m_dsb
(0xF);

	)

799 
	#__DMB
(è
	`__bužtš_¬m_dmb
(0xF);

	)

808 
	#__REV
 
__bužtš_bsw­32


	)

817 
	#__REV16
 
__bužtš_bsw­16


	)

819 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__REV16
(
ušt32_t
 
v®ue
)

821 
ušt32_t
 
»suÉ
;

823 
__ASM
 vÞ©ž("»v16 %0, %1" : 
	`__CMSIS_GCC_OUT_REG
 (
»suÉ
è: 
	`__CMSIS_GCC_USE_REG
 (
v®ue
) );

824 (
»suÉ
);

825 
	}
}

836 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
št32_t
 
	$__REVSH
(
št32_t
 
v®ue
)

838 
št32_t
 
»suÉ
;

840 
__ASM
 vÞ©ž("»vsh %0, %1" : 
	`__CMSIS_GCC_OUT_REG
 (
»suÉ
è: 
	`__CMSIS_GCC_USE_REG
 (
v®ue
) );

841 (
»suÉ
);

842 
	}
}

852 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__ROR
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

854  (
Ý1
 >> 
Ý2
) | (op1 << (32U - op2));

855 
	}
}

865 
	#__BKPT
(
v®ue
è
__ASM
 vÞ©ž("bk± "#v®ue)

	)

875 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__RBIT
(
ušt32_t
 
v®ue
)

877 
ušt32_t
 
»suÉ
;

879 #ià((
__ARM_ARCH_7M__
 =ð1Uè|| (
__ARM_ARCH_7EM__
 =ð1Uè|| (
__ARM_ARCH_8M__
 == 1U))

880 
__ASM
 vÞ©ž("rb™ %0, %1" : "ô" (
»suÉ
è: "r" (
v®ue
) );

882 
št32_t
 
s
 = 4 * 8 - 1;

884 
»suÉ
 = 
v®ue
;

885 
v®ue
 >>= 1U; value; value >>= 1U)

887 
»suÉ
 <<= 1U;

888 
»suÉ
 |ð
v®ue
 & 1U;

889 
s
--;

891 
»suÉ
 <<ð
s
;

893 (
»suÉ
);

894 
	}
}

903 
	#__CLZ
 
__bužtš_þz


	)

906 #ià((
__ARM_ARCH_7M__
 =ð1Uè|| (
__ARM_ARCH_7EM__
 =ð1Uè|| (
__ARM_ARCH_8M__
 == 1U))

914 
	#__LDREXB
 (
ušt8_t
)
__bužtš_¬m_ld»x


	)

923 
	#__LDREXH
 (
ušt16_t
)
__bužtš_¬m_ld»x


	)

932 
	#__LDREXW
 (
ušt32_t
)
__bužtš_¬m_ld»x


	)

943 
	#__STREXB
 (
ušt32_t
)
__bužtš_¬m_¡»x


	)

954 
	#__STREXH
 (
ušt32_t
)
__bužtš_¬m_¡»x


	)

965 
	#__STREXW
 (
ušt32_t
)
__bužtš_¬m_¡»x


	)

972 
	#__CLREX
 
__bužtš_¬m_þ»x


	)

983 
	#__SSAT
(
ARG1
,
ARG2
è\

	)

985 
št32_t
 
	g__RES
, 
	g__ARG1
 = (
ARG1
); \

986 
__ASM
 ("s§ˆ%0, %1, %2" : "ô" (
__RES
è: "I" (
ARG2
), "r" (
__ARG1
) ); \

987 
	g__RES
; \

998 
	#__USAT
 
__bužtš_¬m_u§t


	)

1000 
	#__USAT
(
ARG1
,
ARG2
è\

	)

1002 
ušt32_t
 
	g__RES
, 
	g__ARG1
 = (
ARG1
); \

1003 
__ASM
 ("u§ˆ%0, %1, %2" : "ô" (
__RES
è: "I" (
ARG2
), "r" (
__ARG1
) ); \

1004 
	g__RES
; \

1016 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__RRX
(
ušt32_t
 
v®ue
)

1018 
ušt32_t
 
»suÉ
;

1020 
__ASM
 vÞ©ž("¼x %0, %1" : 
	`__CMSIS_GCC_OUT_REG
 (
»suÉ
è: 
	`__CMSIS_GCC_USE_REG
 (
v®ue
) );

1021 (
»suÉ
);

1022 
	}
}

1031 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt8_t
 
	$__LDRBT
(vÞ©ž
ušt8_t
 *
±r
)

1033 
ušt32_t
 
»suÉ
;

1035 
__ASM
 vÞ©ž("ldrbˆ%0, %1" : "ô" (
»suÉ
è: "Q" (*
±r
) );

1036  ((
ušt8_t
è
»suÉ
);

1037 
	}
}

1046 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt16_t
 
	$__LDRHT
(vÞ©ž
ušt16_t
 *
±r
)

1048 
ušt32_t
 
»suÉ
;

1050 
__ASM
 vÞ©ž("ldrhˆ%0, %1" : "ô" (
»suÉ
è: "Q" (*
±r
) );

1051  ((
ušt16_t
è
»suÉ
);

1052 
	}
}

1061 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__LDRT
(vÞ©ž
ušt32_t
 *
±r
)

1063 
ušt32_t
 
»suÉ
;

1065 
__ASM
 vÞ©ž("ld¹ %0, %1" : "ô" (
»suÉ
è: "Q" (*
±r
) );

1066 (
»suÉ
);

1067 
	}
}

1076 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__STRBT
(
ušt8_t
 
v®ue
, vÞ©žušt8_ˆ*
±r
)

1078 
__ASM
 vÞ©ž("¡rbˆ%1, %0" : "=Q" (*
±r
è: "r" ((
ušt32_t
)
v®ue
) );

1079 
	}
}

1088 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__STRHT
(
ušt16_t
 
v®ue
, vÞ©žušt16_ˆ*
±r
)

1090 
__ASM
 vÞ©ž("¡rhˆ%1, %0" : "=Q" (*
±r
è: "r" ((
ušt32_t
)
v®ue
) );

1091 
	}
}

1100 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__STRT
(
ušt32_t
 
v®ue
, vÞ©žušt32_ˆ*
±r
)

1102 
__ASM
 vÞ©ž("¡¹ %1, %0" : "=Q" (*
±r
è: "r" (
v®ue
) );

1103 
	}
}

1108 #ià(
__ARM_ARCH_8M__
 == 1U)

1116 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt8_t
 
	$__LDAB
(vÞ©ž
ušt8_t
 *
±r
)

1118 
ušt32_t
 
»suÉ
;

1120 
__ASM
 vÞ©ž("ldab %0, %1" : "ô" (
»suÉ
è: "Q" (*
±r
) );

1121  ((
ušt8_t
è
»suÉ
);

1122 
	}
}

1131 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt16_t
 
	$__LDAH
(vÞ©ž
ušt16_t
 *
±r
)

1133 
ušt32_t
 
»suÉ
;

1135 
__ASM
 vÞ©ž("ldah %0, %1" : "ô" (
»suÉ
è: "Q" (*
±r
) );

1136  ((
ušt16_t
è
»suÉ
);

1137 
	}
}

1146 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__LDA
(vÞ©ž
ušt32_t
 *
±r
)

1148 
ušt32_t
 
»suÉ
;

1150 
__ASM
 vÞ©ž("ld¨%0, %1" : "ô" (
»suÉ
è: "Q" (*
±r
) );

1151 (
»suÉ
);

1152 
	}
}

1161 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__STLB
(
ušt8_t
 
v®ue
, vÞ©žušt8_ˆ*
±r
)

1163 
__ASM
 vÞ©ž("¡lb %1, %0" : "=Q" (*
±r
è: "r" ((
ušt32_t
)
v®ue
) );

1164 
	}
}

1173 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__STLH
(
ušt16_t
 
v®ue
, vÞ©žušt16_ˆ*
±r
)

1175 
__ASM
 vÞ©ž("¡lh %1, %0" : "=Q" (*
±r
è: "r" ((
ušt32_t
)
v®ue
) );

1176 
	}
}

1185 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__STL
(
ušt32_t
 
v®ue
, vÞ©žušt32_ˆ*
±r
)

1187 
__ASM
 vÞ©ž("¡È%1, %0" : "=Q" (*
±r
è: "r" ((
ušt32_t
)
v®ue
) );

1188 
	}
}

1197 
	#__LDAEXB
 (
ušt8_t
)
__bužtš_¬m_ld«x


	)

1206 
	#__LDAEXH
 (
ušt16_t
)
__bužtš_¬m_ld«x


	)

1215 
	#__LDAEX
 (
ušt32_t
)
__bužtš_¬m_ld«x


	)

1226 
	#__STLEXB
 (
ušt32_t
)
__bužtš_¬m_¡Ëx


	)

1237 
	#__STLEXH
 (
ušt32_t
)
__bužtš_¬m_¡Ëx


	)

1248 
	#__STLEX
 (
ušt32_t
)
__bužtš_¬m_¡Ëx


	)

1261 #ià(
__ARM_FEATURE_DSP
 == 1U)

1263 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1265 
ušt32_t
 
»suÉ
;

1267 
__ASM
 vÞ©ž("§dd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1268 (
»suÉ
);

1269 
	}
}

1271 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__QADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1273 
ušt32_t
 
»suÉ
;

1275 
__ASM
 vÞ©ž("qadd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1276 (
»suÉ
);

1277 
	}
}

1279 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SHADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1281 
ušt32_t
 
»suÉ
;

1283 
__ASM
 vÞ©ž("shadd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1284 (
»suÉ
);

1285 
	}
}

1287 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__UADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1289 
ušt32_t
 
»suÉ
;

1291 
__ASM
 vÞ©ž("uadd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1292 (
»suÉ
);

1293 
	}
}

1295 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__UQADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1297 
ušt32_t
 
»suÉ
;

1299 
__ASM
 vÞ©ž("uqadd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1300 (
»suÉ
);

1301 
	}
}

1303 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__UHADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1305 
ušt32_t
 
»suÉ
;

1307 
__ASM
 vÞ©ž("uhadd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1308 (
»suÉ
);

1309 
	}
}

1312 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SSUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1314 
ušt32_t
 
»suÉ
;

1316 
__ASM
 vÞ©ž("ssub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1317 (
»suÉ
);

1318 
	}
}

1320 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__QSUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1322 
ušt32_t
 
»suÉ
;

1324 
__ASM
 vÞ©ž("qsub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1325 (
»suÉ
);

1326 
	}
}

1328 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SHSUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1330 
ušt32_t
 
»suÉ
;

1332 
__ASM
 vÞ©ž("shsub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1333 (
»suÉ
);

1334 
	}
}

1336 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__USUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1338 
ušt32_t
 
»suÉ
;

1340 
__ASM
 vÞ©ž("usub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1341 (
»suÉ
);

1342 
	}
}

1344 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__UQSUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1346 
ušt32_t
 
»suÉ
;

1348 
__ASM
 vÞ©ž("uqsub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1349 (
»suÉ
);

1350 
	}
}

1352 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__UHSUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1354 
ušt32_t
 
»suÉ
;

1356 
__ASM
 vÞ©ž("uhsub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1357 (
»suÉ
);

1358 
	}
}

1361 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1363 
ušt32_t
 
»suÉ
;

1365 
__ASM
 vÞ©ž("§dd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1366 (
»suÉ
);

1367 
	}
}

1369 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__QADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1371 
ušt32_t
 
»suÉ
;

1373 
__ASM
 vÞ©ž("qadd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1374 (
»suÉ
);

1375 
	}
}

1377 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SHADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1379 
ušt32_t
 
»suÉ
;

1381 
__ASM
 vÞ©ž("shadd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1382 (
»suÉ
);

1383 
	}
}

1385 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__UADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1387 
ušt32_t
 
»suÉ
;

1389 
__ASM
 vÞ©ž("uadd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1390 (
»suÉ
);

1391 
	}
}

1393 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__UQADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1395 
ušt32_t
 
»suÉ
;

1397 
__ASM
 vÞ©ž("uqadd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1398 (
»suÉ
);

1399 
	}
}

1401 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__UHADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1403 
ušt32_t
 
»suÉ
;

1405 
__ASM
 vÞ©ž("uhadd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1406 (
»suÉ
);

1407 
	}
}

1409 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SSUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1411 
ušt32_t
 
»suÉ
;

1413 
__ASM
 vÞ©ž("ssub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1414 (
»suÉ
);

1415 
	}
}

1417 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__QSUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1419 
ušt32_t
 
»suÉ
;

1421 
__ASM
 vÞ©ž("qsub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1422 (
»suÉ
);

1423 
	}
}

1425 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SHSUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1427 
ušt32_t
 
»suÉ
;

1429 
__ASM
 vÞ©ž("shsub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1430 (
»suÉ
);

1431 
	}
}

1433 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__USUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1435 
ušt32_t
 
»suÉ
;

1437 
__ASM
 vÞ©ž("usub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1438 (
»suÉ
);

1439 
	}
}

1441 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__UQSUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1443 
ušt32_t
 
»suÉ
;

1445 
__ASM
 vÞ©ž("uqsub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1446 (
»suÉ
);

1447 
	}
}

1449 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__UHSUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1451 
ušt32_t
 
»suÉ
;

1453 
__ASM
 vÞ©ž("uhsub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1454 (
»suÉ
);

1455 
	}
}

1457 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1459 
ušt32_t
 
»suÉ
;

1461 
__ASM
 vÞ©ž("§sx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1462 (
»suÉ
);

1463 
	}
}

1465 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__QASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1467 
ušt32_t
 
»suÉ
;

1469 
__ASM
 vÞ©ž("qasx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1470 (
»suÉ
);

1471 
	}
}

1473 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SHASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1475 
ušt32_t
 
»suÉ
;

1477 
__ASM
 vÞ©ž("shasx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1478 (
»suÉ
);

1479 
	}
}

1481 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__UASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1483 
ušt32_t
 
»suÉ
;

1485 
__ASM
 vÞ©ž("uasx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1486 (
»suÉ
);

1487 
	}
}

1489 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__UQASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1491 
ušt32_t
 
»suÉ
;

1493 
__ASM
 vÞ©ž("uqasx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1494 (
»suÉ
);

1495 
	}
}

1497 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__UHASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1499 
ušt32_t
 
»suÉ
;

1501 
__ASM
 vÞ©ž("uhasx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1502 (
»suÉ
);

1503 
	}
}

1505 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SSAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1507 
ušt32_t
 
»suÉ
;

1509 
__ASM
 vÞ©ž("s§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1510 (
»suÉ
);

1511 
	}
}

1513 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__QSAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1515 
ušt32_t
 
»suÉ
;

1517 
__ASM
 vÞ©ž("q§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1518 (
»suÉ
);

1519 
	}
}

1521 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SHSAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1523 
ušt32_t
 
»suÉ
;

1525 
__ASM
 vÞ©ž("sh§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1526 (
»suÉ
);

1527 
	}
}

1529 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__USAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1531 
ušt32_t
 
»suÉ
;

1533 
__ASM
 vÞ©ž("u§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1534 (
»suÉ
);

1535 
	}
}

1537 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__UQSAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1539 
ušt32_t
 
»suÉ
;

1541 
__ASM
 vÞ©ž("uq§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1542 (
»suÉ
);

1543 
	}
}

1545 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__UHSAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1547 
ušt32_t
 
»suÉ
;

1549 
__ASM
 vÞ©ž("uh§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1550 (
»suÉ
);

1551 
	}
}

1553 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__USAD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1555 
ušt32_t
 
»suÉ
;

1557 
__ASM
 vÞ©ž("u§d8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1558 (
»suÉ
);

1559 
	}
}

1561 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__USADA8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, ušt32_ˆ
Ý3
)

1563 
ušt32_t
 
»suÉ
;

1565 
__ASM
 vÞ©ž("u§da8 %0, %1, %2, %3" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

1566 (
»suÉ
);

1567 
	}
}

1569 
	#__SSAT16
(
ARG1
,
ARG2
è\

	)

1571 
ušt32_t
 
	g__RES
, 
	g__ARG1
 = (
ARG1
); \

1572 
__ASM
 ("s§t16 %0, %1, %2" : "ô" (
__RES
è: "I" (
ARG2
), "r" (
__ARG1
) ); \

1573 
	g__RES
; \

1576 
	#__USAT16
(
ARG1
,
ARG2
è\

	)

1578 
ušt32_t
 
	g__RES
, 
	g__ARG1
 = (
ARG1
); \

1579 
__ASM
 ("u§t16 %0, %1, %2" : "ô" (
__RES
è: "I" (
ARG2
), "r" (
__ARG1
) ); \

1580 
	g__RES
; \

1583 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__UXTB16
(
ušt32_t
 
Ý1
)

1585 
ušt32_t
 
»suÉ
;

1587 
__ASM
 vÞ©ž("uxtb16 %0, %1" : "ô" (
»suÉ
è: "r" (
Ý1
));

1588 (
»suÉ
);

1589 
	}
}

1591 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__UXTAB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1593 
ušt32_t
 
»suÉ
;

1595 
__ASM
 vÞ©ž("uxb16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1596 (
»suÉ
);

1597 
	}
}

1599 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SXTB16
(
ušt32_t
 
Ý1
)

1601 
ušt32_t
 
»suÉ
;

1603 
__ASM
 vÞ©ž("sxtb16 %0, %1" : "ô" (
»suÉ
è: "r" (
Ý1
));

1604 (
»suÉ
);

1605 
	}
}

1607 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SXTAB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1609 
ušt32_t
 
»suÉ
;

1611 
__ASM
 vÞ©ž("sxb16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1612 (
»suÉ
);

1613 
	}
}

1615 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SMUAD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1617 
ušt32_t
 
»suÉ
;

1619 
__ASM
 vÞ©ž("smuad %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1620 (
»suÉ
);

1621 
	}
}

1623 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SMUADX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1625 
ušt32_t
 
»suÉ
;

1627 
__ASM
 vÞ©ž("smuadx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1628 (
»suÉ
);

1629 
	}
}

1631 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SMLAD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, ušt32_ˆ
Ý3
)

1633 
ušt32_t
 
»suÉ
;

1635 
__ASM
 vÞ©ž("smÏd %0, %1, %2, %3" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

1636 (
»suÉ
);

1637 
	}
}

1639 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SMLADX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, ušt32_ˆ
Ý3
)

1641 
ušt32_t
 
»suÉ
;

1643 
__ASM
 vÞ©ž("smÏdx %0, %1, %2, %3" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

1644 (
»suÉ
);

1645 
	}
}

1647 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt64_t
 
	$__SMLALD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, 
ušt64_t
 
acc
)

1649 
	uÎ»g_u
{

1650 
ušt32_t
 
w32
[2];

1651 
ušt64_t
 
w64
;

1652 } 
Îr
;

1653 
Îr
.
w64
 = 
acc
;

1655 #iâdeà
__ARMEB__


1656 
__ASM
 vÞ©ž("smÏld %0, %1, %2, %3" : "ô" (
Îr
.
w32
[0]), "ô" (Îr.w32[1]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[0]), "1" (llr.w32[1]) );

1658 
__ASM
 vÞ©ž("smÏld %0, %1, %2, %3" : "ô" (
Îr
.
w32
[1]), "ô" (Îr.w32[0]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[1]), "1" (llr.w32[0]) );

1661 (
Îr
.
w64
);

1662 
	}
}

1664 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt64_t
 
	$__SMLALDX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, 
ušt64_t
 
acc
)

1666 
	uÎ»g_u
{

1667 
ušt32_t
 
w32
[2];

1668 
ušt64_t
 
w64
;

1669 } 
Îr
;

1670 
Îr
.
w64
 = 
acc
;

1672 #iâdeà
__ARMEB__


1673 
__ASM
 vÞ©ž("smÏldx %0, %1, %2, %3" : "ô" (
Îr
.
w32
[0]), "ô" (Îr.w32[1]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[0]), "1" (llr.w32[1]) );

1675 
__ASM
 vÞ©ž("smÏldx %0, %1, %2, %3" : "ô" (
Îr
.
w32
[1]), "ô" (Îr.w32[0]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[1]), "1" (llr.w32[0]) );

1678 (
Îr
.
w64
);

1679 
	}
}

1681 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SMUSD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1683 
ušt32_t
 
»suÉ
;

1685 
__ASM
 vÞ©ž("smusd %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1686 (
»suÉ
);

1687 
	}
}

1689 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SMUSDX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1691 
ušt32_t
 
»suÉ
;

1693 
__ASM
 vÞ©ž("smusdx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1694 (
»suÉ
);

1695 
	}
}

1697 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SMLSD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, ušt32_ˆ
Ý3
)

1699 
ušt32_t
 
»suÉ
;

1701 
__ASM
 vÞ©ž("smlsd %0, %1, %2, %3" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

1702 (
»suÉ
);

1703 
	}
}

1705 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SMLSDX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, ušt32_ˆ
Ý3
)

1707 
ušt32_t
 
»suÉ
;

1709 
__ASM
 vÞ©ž("smlsdx %0, %1, %2, %3" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

1710 (
»suÉ
);

1711 
	}
}

1713 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt64_t
 
	$__SMLSLD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, 
ušt64_t
 
acc
)

1715 
	uÎ»g_u
{

1716 
ušt32_t
 
w32
[2];

1717 
ušt64_t
 
w64
;

1718 } 
Îr
;

1719 
Îr
.
w64
 = 
acc
;

1721 #iâdeà
__ARMEB__


1722 
__ASM
 vÞ©ž("sml¦d %0, %1, %2, %3" : "ô" (
Îr
.
w32
[0]), "ô" (Îr.w32[1]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[0]), "1" (llr.w32[1]) );

1724 
__ASM
 vÞ©ž("sml¦d %0, %1, %2, %3" : "ô" (
Îr
.
w32
[1]), "ô" (Îr.w32[0]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[1]), "1" (llr.w32[0]) );

1727 (
Îr
.
w64
);

1728 
	}
}

1730 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt64_t
 
	$__SMLSLDX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, 
ušt64_t
 
acc
)

1732 
	uÎ»g_u
{

1733 
ušt32_t
 
w32
[2];

1734 
ušt64_t
 
w64
;

1735 } 
Îr
;

1736 
Îr
.
w64
 = 
acc
;

1738 #iâdeà
__ARMEB__


1739 
__ASM
 vÞ©ž("sml¦dx %0, %1, %2, %3" : "ô" (
Îr
.
w32
[0]), "ô" (Îr.w32[1]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[0]), "1" (llr.w32[1]) );

1741 
__ASM
 vÞ©ž("sml¦dx %0, %1, %2, %3" : "ô" (
Îr
.
w32
[1]), "ô" (Îr.w32[0]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[1]), "1" (llr.w32[0]) );

1744 (
Îr
.
w64
);

1745 
	}
}

1747 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SEL
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1749 
ušt32_t
 
»suÉ
;

1751 
__ASM
 vÞ©ž("£È%0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1752 (
»suÉ
);

1753 
	}
}

1755 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
št32_t
 
	$__QADD
Ð
št32_t
 
Ý1
, iÁ32_ˆ
Ý2
)

1757 
št32_t
 
»suÉ
;

1759 
__ASM
 vÞ©ž("qadd %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1760 (
»suÉ
);

1761 
	}
}

1763 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
št32_t
 
	$__QSUB
Ð
št32_t
 
Ý1
, iÁ32_ˆ
Ý2
)

1765 
št32_t
 
»suÉ
;

1767 
__ASM
 vÞ©ž("qsub %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1768 (
»suÉ
);

1769 
	}
}

1771 
	#__PKHBT
(
ARG1
,
ARG2
,
ARG3
è\

	)

1773 
ušt32_t
 
	g__RES
, 
	g__ARG1
 = (
ARG1
), 
	g__ARG2
 = (
ARG2
); \

1774 
__ASM
 ("pkhbˆ%0, %1, %2,†¦ %3" : "ô" (
__RES
è: "r" (
__ARG1
), "r" (
__ARG2
), "I" (
ARG3
) ); \

1775 
	g__RES
; \

1778 
	#__PKHTB
(
ARG1
,
ARG2
,
ARG3
è\

	)

1780 
ušt32_t
 
	g__RES
, 
	g__ARG1
 = (
ARG1
), 
	g__ARG2
 = (
ARG2
); \

1781 ià(
	gARG3
 == 0) \

1782 
__ASM
 ("pkhtb %0, %1, %2" : "ô" (
__RES
è: "r" (
__ARG1
), "r" (
__ARG2
) ); \

1784 
__ASM
 ("pkhtb %0, %1, %2,‡¤ %3" : "ô" (
__RES
è: "r" (
__ARG1
), "r" (
__ARG2
), "I" (
ARG3
) ); \

1785 
	g__RES
; \

1788 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__SMMLA
 (
št32_t
 
Ý1
, iÁ32_ˆ
Ý2
, iÁ32_ˆ
Ý3
)

1790 
št32_t
 
»suÉ
;

1792 
__ASM
 vÞ©ž("smmÏ %0, %1, %2, %3" : "ô" (
»suÉ
): "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

1793 (
»suÉ
);

1794 
	}
}

	@i2c_oled/Drivers/CMSIS/Include/cmsis_gcc.h

35 #iâdeà
__CMSIS_GCC_H


36 
	#__CMSIS_GCC_H


	)

39 #ià
defšed
 ( 
__GNUC__
 )

40 #´agm¨
GCC
 
dŸgno¡ic
 
push


41 #´agm¨
GCC
 
dŸgno¡ic
 
ignÜed
 "-Wsign-conversion"

42 #´agm¨
GCC
 
dŸgno¡ic
 
ignÜed
 "-Wconversion"

43 #´agm¨
GCC
 
dŸgno¡ic
 
ignÜed
 "-Wunused-parameter"

58 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
	$__’abË_œq
()

60 
__ASM
 volatile ("cpsie i" : : : "memory");

61 
	}
}

69 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
	$__di§bË_œq
()

71 
__ASM
 volatile ("cpsid i" : : : "memory");

72 
	}
}

80 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_CONTROL
()

82 
ušt32_t
 
»suÉ
;

84 
__ASM
 vÞ©ž("MRS %0, cÚŒÞ" : "ô" (
»suÉ
) );

85 (
»suÉ
);

86 
	}
}

94 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
	$__£t_CONTROL
(
ušt32_t
 
cÚŒÞ
)

96 
__ASM
 vÞ©ž("MSR cÚŒÞ, %0" : : "r" (
cÚŒÞ
) : "memory");

97 
	}
}

105 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_IPSR
()

107 
ušt32_t
 
»suÉ
;

109 
__ASM
 vÞ©ž("MRS %0, ip¤" : "ô" (
»suÉ
) );

110 (
»suÉ
);

111 
	}
}

119 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_APSR
()

121 
ušt32_t
 
»suÉ
;

123 
__ASM
 vÞ©ž("MRS %0,‡p¤" : "ô" (
»suÉ
) );

124 (
»suÉ
);

125 
	}
}

134 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_xPSR
()

136 
ušt32_t
 
»suÉ
;

138 
__ASM
 vÞ©ž("MRS %0, xp¤" : "ô" (
»suÉ
) );

139 (
»suÉ
);

140 
	}
}

148 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_PSP
()

150 
ušt32_t
 
»suÉ
;

152 
__ASM
 vÞ©ž("MRS %0,…¥\n" : "ô" (
»suÉ
) );

153 (
»suÉ
);

154 
	}
}

162 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
	$__£t_PSP
(
ušt32_t
 
tÝOfProcSck
)

164 
__ASM
 vÞ©ž("MSR…¥, %0\n" : : "r" (
tÝOfProcSck
) : "sp");

165 
	}
}

173 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_MSP
()

175 
ušt32_t
 
»suÉ
;

177 
__ASM
 vÞ©ž("MRS %0, m¥\n" : "ô" (
»suÉ
) );

178 (
»suÉ
);

179 
	}
}

188 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
	$__£t_MSP
(
ušt32_t
 
tÝOfMašSck
)

190 
__ASM
 vÞ©ž("MSR m¥, %0\n" : : "r" (
tÝOfMašSck
) : "sp");

191 
	}
}

199 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_PRIMASK
()

201 
ušt32_t
 
»suÉ
;

203 
__ASM
 vÞ©ž("MRS %0,…rimask" : "ô" (
»suÉ
) );

204 (
»suÉ
);

205 
	}
}

213 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
	$__£t_PRIMASK
(
ušt32_t
 
´iMask
)

215 
__ASM
 vÞ©ž("MSR…rimask, %0" : : "r" (
´iMask
) : "memory");

216 
	}
}

219 #ià (
__CORTEX_M
 >= 0x03U)

226 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
	$__’abË_çuÉ_œq
()

228 
__ASM
 volatile ("cpsie f" : : : "memory");

229 
	}
}

237 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
	$__di§bË_çuÉ_œq
()

239 
__ASM
 volatile ("cpsid f" : : : "memory");

240 
	}
}

248 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_BASEPRI
()

250 
ušt32_t
 
»suÉ
;

252 
__ASM
 vÞ©ž("MRS %0, ba£´i" : "ô" (
»suÉ
) );

253 (
»suÉ
);

254 
	}
}

262 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
	$__£t_BASEPRI
(
ušt32_t
 
v®ue
)

264 
__ASM
 vÞ©ž("MSR ba£´i, %0" : : "r" (
v®ue
) : "memory");

265 
	}
}

274 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
	$__£t_BASEPRI_MAX
(
ušt32_t
 
v®ue
)

276 
__ASM
 vÞ©ž("MSR ba£´i_max, %0" : : "r" (
v®ue
) : "memory");

277 
	}
}

285 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_FAULTMASK
()

287 
ušt32_t
 
»suÉ
;

289 
__ASM
 vÞ©ž("MRS %0, fauÉmask" : "ô" (
»suÉ
) );

290 (
»suÉ
);

291 
	}
}

299 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
	$__£t_FAULTMASK
(
ušt32_t
 
çuÉMask
)

301 
__ASM
 vÞ©ž("MSR fauÉmask, %0" : : "r" (
çuÉMask
) : "memory");

302 
	}
}

307 #ià (
__CORTEX_M
 == 0x04U) || (__CORTEX_M == 0x07U)

314 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__g‘_FPSCR
()

316 #ià(
__FPU_PRESENT
 =ð1Uè&& (
__FPU_USED
 == 1U)

317 
ušt32_t
 
»suÉ
;

320 
__ASM
 volatile ("");

321 
__ASM
 vÞ©ž("VMRS %0, fpsü" : "ô" (
»suÉ
) );

322 
__ASM
 volatile ("");

323 (
»suÉ
);

327 
	}
}

335 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
	$__£t_FPSCR
(
ušt32_t
 
åsü
)

337 #ià(
__FPU_PRESENT
 =ð1Uè&& (
__FPU_USED
 == 1U)

339 
__ASM
 volatile ("");

340 
__ASM
 vÞ©ž("VMSR fpsü, %0" : : "r" (
åsü
) : "vfpcc");

341 
__ASM
 volatile ("");

343 
	}
}

361 #ià
defšed
 (
__thumb__
è&& !defšed (
__thumb2__
)

362 
	#__CMSIS_GCC_OUT_REG
(
r
è"ö" (r)

	)

363 
	#__CMSIS_GCC_USE_REG
(
r
è"l" (r)

	)

365 
	#__CMSIS_GCC_OUT_REG
(
r
è"ô" (r)

	)

366 
	#__CMSIS_GCC_USE_REG
(
r
è"r" (r)

	)

373 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__NOP
()

375 
__ASM
 volatile ("nop");

376 
	}
}

383 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__WFI
()

385 
__ASM
 volatile ("wfi");

386 
	}
}

394 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__WFE
()

396 
__ASM
 volatile ("wfe");

397 
	}
}

404 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__SEV
()

406 
__ASM
 volatile ("sev");

407 
	}
}

416 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__ISB
()

418 
__ASM
 volatile ("isb 0xF":::"memory");

419 
	}
}

427 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__DSB
()

429 
__ASM
 volatile ("dsb 0xF":::"memory");

430 
	}
}

438 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__DMB
()

440 
__ASM
 volatile ("dmb 0xF":::"memory");

441 
	}
}

450 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__REV
(
ušt32_t
 
v®ue
)

452 #ià(
__GNUC__
 > 4è|| (__GNUC__ =ð4 && 
__GNUC_MINOR__
 >= 5)

453  
	`__bužtš_bsw­32
(
v®ue
);

455 
ušt32_t
 
»suÉ
;

457 
__ASM
 vÞ©ž("»v %0, %1" : 
	`__CMSIS_GCC_OUT_REG
 (
»suÉ
è: 
	`__CMSIS_GCC_USE_REG
 (
v®ue
) );

458 (
»suÉ
);

460 
	}
}

469 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__REV16
(
ušt32_t
 
v®ue
)

471 
ušt32_t
 
»suÉ
;

473 
__ASM
 vÞ©ž("»v16 %0, %1" : 
	`__CMSIS_GCC_OUT_REG
 (
»suÉ
è: 
	`__CMSIS_GCC_USE_REG
 (
v®ue
) );

474 (
»suÉ
);

475 
	}
}

484 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
št32_t
 
	$__REVSH
(
št32_t
 
v®ue
)

486 #ià(
__GNUC__
 > 4è|| (__GNUC__ =ð4 && 
__GNUC_MINOR__
 >= 8)

487  ()
	`__bužtš_bsw­16
(
v®ue
);

489 
št32_t
 
»suÉ
;

491 
__ASM
 vÞ©ž("»vsh %0, %1" : 
	`__CMSIS_GCC_OUT_REG
 (
»suÉ
è: 
	`__CMSIS_GCC_USE_REG
 (
v®ue
) );

492 (
»suÉ
);

494 
	}
}

504 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__ROR
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

506  (
Ý1
 >> 
Ý2
) | (op1 << (32U - op2));

507 
	}
}

517 
	#__BKPT
(
v®ue
è
__ASM
 vÞ©ž("bk± "#v®ue)

	)

526 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__RBIT
(
ušt32_t
 
v®ue
)

528 
ušt32_t
 
»suÉ
;

530 #ià (
__CORTEX_M
 >ð0x03Uè|| (
__CORTEX_SC
 >= 300U)

531 
__ASM
 vÞ©ž("rb™ %0, %1" : "ô" (
»suÉ
è: "r" (
v®ue
) );

533 
št32_t
 
s
 = 4 * 8 - 1;

535 
»suÉ
 = 
v®ue
;

536 
v®ue
 >>= 1U; value; value >>= 1U)

538 
»suÉ
 <<= 1U;

539 
»suÉ
 |ð
v®ue
 & 1U;

540 
s
--;

542 
»suÉ
 <<ð
s
;

544 (
»suÉ
);

545 
	}
}

554 
	#__CLZ
 
__bužtš_þz


	)

557 #ià (
__CORTEX_M
 >ð0x03Uè|| (
__CORTEX_SC
 >= 300U)

565 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt8_t
 
	$__LDREXB
(vÞ©ž
ušt8_t
 *
addr
)

567 
ušt32_t
 
»suÉ
;

569 #ià(
__GNUC__
 > 4è|| (__GNUC__ =ð4 && 
__GNUC_MINOR__
 >= 8)

570 
__ASM
 vÞ©ž("ld»xb %0, %1" : "ô" (
»suÉ
è: "Q" (*
addr
) );

575 
__ASM
 vÞ©ž("ld»xb %0, [%1]" : "ô" (
»suÉ
è: "r" (
addr
) : "memory" );

577  ((
ušt8_t
è
»suÉ
);

578 
	}
}

587 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt16_t
 
	$__LDREXH
(vÞ©ž
ušt16_t
 *
addr
)

589 
ušt32_t
 
»suÉ
;

591 #ià(
__GNUC__
 > 4è|| (__GNUC__ =ð4 && 
__GNUC_MINOR__
 >= 8)

592 
__ASM
 vÞ©ž("ld»xh %0, %1" : "ô" (
»suÉ
è: "Q" (*
addr
) );

597 
__ASM
 vÞ©ž("ld»xh %0, [%1]" : "ô" (
»suÉ
è: "r" (
addr
) : "memory" );

599  ((
ušt16_t
è
»suÉ
);

600 
	}
}

609 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__LDREXW
(vÞ©ž
ušt32_t
 *
addr
)

611 
ušt32_t
 
»suÉ
;

613 
__ASM
 vÞ©ž("ld»x %0, %1" : "ô" (
»suÉ
è: "Q" (*
addr
) );

614 (
»suÉ
);

615 
	}
}

626 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__STREXB
(
ušt8_t
 
v®ue
, vÞ©žušt8_ˆ*
addr
)

628 
ušt32_t
 
»suÉ
;

630 
__ASM
 vÞ©ž("¡»xb %0, %2, %1" : "=&r" (
»suÉ
), "=Q" (*
addr
è: "r" ((
ušt32_t
)
v®ue
) );

631 (
»suÉ
);

632 
	}
}

643 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__STREXH
(
ušt16_t
 
v®ue
, vÞ©žušt16_ˆ*
addr
)

645 
ušt32_t
 
»suÉ
;

647 
__ASM
 vÞ©ž("¡»xh %0, %2, %1" : "=&r" (
»suÉ
), "=Q" (*
addr
è: "r" ((
ušt32_t
)
v®ue
) );

648 (
»suÉ
);

649 
	}
}

660 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__STREXW
(
ušt32_t
 
v®ue
, vÞ©žušt32_ˆ*
addr
)

662 
ušt32_t
 
»suÉ
;

664 
__ASM
 vÞ©ž("¡»x %0, %2, %1" : "=&r" (
»suÉ
), "=Q" (*
addr
è: "r" (
v®ue
) );

665 (
»suÉ
);

666 
	}
}

673 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__CLREX
()

675 
__ASM
 volatile ("clrex" ::: "memory");

676 
	}
}

686 
	#__SSAT
(
ARG1
,
ARG2
è\

	)

688 
ušt32_t
 
	g__RES
, 
	g__ARG1
 = (
ARG1
); \

689 
__ASM
 ("s§ˆ%0, %1, %2" : "ô" (
__RES
è: "I" (
ARG2
), "r" (
__ARG1
) ); \

690 
	g__RES
; \

701 
	#__USAT
(
ARG1
,
ARG2
è\

	)

703 
ušt32_t
 
	g__RES
, 
	g__ARG1
 = (
ARG1
); \

704 
__ASM
 ("u§ˆ%0, %1, %2" : "ô" (
__RES
è: "I" (
ARG2
), "r" (
__ARG1
) ); \

705 
	g__RES
; \

716 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__RRX
(
ušt32_t
 
v®ue
)

718 
ušt32_t
 
»suÉ
;

720 
__ASM
 vÞ©ž("¼x %0, %1" : 
	`__CMSIS_GCC_OUT_REG
 (
»suÉ
è: 
	`__CMSIS_GCC_USE_REG
 (
v®ue
) );

721 (
»suÉ
);

722 
	}
}

731 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt8_t
 
	$__LDRBT
(vÞ©ž
ušt8_t
 *
addr
)

733 
ušt32_t
 
»suÉ
;

735 #ià(
__GNUC__
 > 4è|| (__GNUC__ =ð4 && 
__GNUC_MINOR__
 >= 8)

736 
__ASM
 vÞ©ž("ldrbˆ%0, %1" : "ô" (
»suÉ
è: "Q" (*
addr
) );

741 
__ASM
 vÞ©ž("ldrbˆ%0, [%1]" : "ô" (
»suÉ
è: "r" (
addr
) : "memory" );

743  ((
ušt8_t
è
»suÉ
);

744 
	}
}

753 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt16_t
 
	$__LDRHT
(vÞ©ž
ušt16_t
 *
addr
)

755 
ušt32_t
 
»suÉ
;

757 #ià(
__GNUC__
 > 4è|| (__GNUC__ =ð4 && 
__GNUC_MINOR__
 >= 8)

758 
__ASM
 vÞ©ž("ldrhˆ%0, %1" : "ô" (
»suÉ
è: "Q" (*
addr
) );

763 
__ASM
 vÞ©ž("ldrhˆ%0, [%1]" : "ô" (
»suÉ
è: "r" (
addr
) : "memory" );

765  ((
ušt16_t
è
»suÉ
);

766 
	}
}

775 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
ušt32_t
 
	$__LDRT
(vÞ©ž
ušt32_t
 *
addr
)

777 
ušt32_t
 
»suÉ
;

779 
__ASM
 vÞ©ž("ld¹ %0, %1" : "ô" (
»suÉ
è: "Q" (*
addr
) );

780 (
»suÉ
);

781 
	}
}

790 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__STRBT
(
ušt8_t
 
v®ue
, vÞ©žušt8_ˆ*
addr
)

792 
__ASM
 vÞ©ž("¡rbˆ%1, %0" : "=Q" (*
addr
è: "r" ((
ušt32_t
)
v®ue
) );

793 
	}
}

802 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__STRHT
(
ušt16_t
 
v®ue
, vÞ©žušt16_ˆ*
addr
)

804 
__ASM
 vÞ©ž("¡rhˆ%1, %0" : "=Q" (*
addr
è: "r" ((
ušt32_t
)
v®ue
) );

805 
	}
}

814 
__©Œibu‹__
((
®ways_šlše
)è
__STATIC_INLINE
 
	$__STRT
(
ušt32_t
 
v®ue
, vÞ©žušt32_ˆ*
addr
)

816 
__ASM
 vÞ©ž("¡¹ %1, %0" : "=Q" (*
addr
è: "r" (
v®ue
) );

817 
	}
}

830 #ià(
__CORTEX_M
 >= 0x04U)

832 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

834 
ušt32_t
 
»suÉ
;

836 
__ASM
 vÞ©ž("§dd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

837 (
»suÉ
);

838 
	}
}

840 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__QADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

842 
ušt32_t
 
»suÉ
;

844 
__ASM
 vÞ©ž("qadd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

845 (
»suÉ
);

846 
	}
}

848 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SHADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

850 
ušt32_t
 
»suÉ
;

852 
__ASM
 vÞ©ž("shadd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

853 (
»suÉ
);

854 
	}
}

856 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__UADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

858 
ušt32_t
 
»suÉ
;

860 
__ASM
 vÞ©ž("uadd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

861 (
»suÉ
);

862 
	}
}

864 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__UQADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

866 
ušt32_t
 
»suÉ
;

868 
__ASM
 vÞ©ž("uqadd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

869 (
»suÉ
);

870 
	}
}

872 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__UHADD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

874 
ušt32_t
 
»suÉ
;

876 
__ASM
 vÞ©ž("uhadd8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

877 (
»suÉ
);

878 
	}
}

881 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SSUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

883 
ušt32_t
 
»suÉ
;

885 
__ASM
 vÞ©ž("ssub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

886 (
»suÉ
);

887 
	}
}

889 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__QSUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

891 
ušt32_t
 
»suÉ
;

893 
__ASM
 vÞ©ž("qsub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

894 (
»suÉ
);

895 
	}
}

897 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SHSUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

899 
ušt32_t
 
»suÉ
;

901 
__ASM
 vÞ©ž("shsub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

902 (
»suÉ
);

903 
	}
}

905 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__USUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

907 
ušt32_t
 
»suÉ
;

909 
__ASM
 vÞ©ž("usub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

910 (
»suÉ
);

911 
	}
}

913 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__UQSUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

915 
ušt32_t
 
»suÉ
;

917 
__ASM
 vÞ©ž("uqsub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

918 (
»suÉ
);

919 
	}
}

921 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__UHSUB8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

923 
ušt32_t
 
»suÉ
;

925 
__ASM
 vÞ©ž("uhsub8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

926 (
»suÉ
);

927 
	}
}

930 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

932 
ušt32_t
 
»suÉ
;

934 
__ASM
 vÞ©ž("§dd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

935 (
»suÉ
);

936 
	}
}

938 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__QADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

940 
ušt32_t
 
»suÉ
;

942 
__ASM
 vÞ©ž("qadd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

943 (
»suÉ
);

944 
	}
}

946 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SHADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

948 
ušt32_t
 
»suÉ
;

950 
__ASM
 vÞ©ž("shadd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

951 (
»suÉ
);

952 
	}
}

954 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__UADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

956 
ušt32_t
 
»suÉ
;

958 
__ASM
 vÞ©ž("uadd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

959 (
»suÉ
);

960 
	}
}

962 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__UQADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

964 
ušt32_t
 
»suÉ
;

966 
__ASM
 vÞ©ž("uqadd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

967 (
»suÉ
);

968 
	}
}

970 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__UHADD16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

972 
ušt32_t
 
»suÉ
;

974 
__ASM
 vÞ©ž("uhadd16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

975 (
»suÉ
);

976 
	}
}

978 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SSUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

980 
ušt32_t
 
»suÉ
;

982 
__ASM
 vÞ©ž("ssub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

983 (
»suÉ
);

984 
	}
}

986 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__QSUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

988 
ušt32_t
 
»suÉ
;

990 
__ASM
 vÞ©ž("qsub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

991 (
»suÉ
);

992 
	}
}

994 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SHSUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

996 
ušt32_t
 
»suÉ
;

998 
__ASM
 vÞ©ž("shsub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

999 (
»suÉ
);

1000 
	}
}

1002 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__USUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1004 
ušt32_t
 
»suÉ
;

1006 
__ASM
 vÞ©ž("usub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1007 (
»suÉ
);

1008 
	}
}

1010 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__UQSUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1012 
ušt32_t
 
»suÉ
;

1014 
__ASM
 vÞ©ž("uqsub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1015 (
»suÉ
);

1016 
	}
}

1018 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__UHSUB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1020 
ušt32_t
 
»suÉ
;

1022 
__ASM
 vÞ©ž("uhsub16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1023 (
»suÉ
);

1024 
	}
}

1026 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1028 
ušt32_t
 
»suÉ
;

1030 
__ASM
 vÞ©ž("§sx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1031 (
»suÉ
);

1032 
	}
}

1034 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__QASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1036 
ušt32_t
 
»suÉ
;

1038 
__ASM
 vÞ©ž("qasx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1039 (
»suÉ
);

1040 
	}
}

1042 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SHASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1044 
ušt32_t
 
»suÉ
;

1046 
__ASM
 vÞ©ž("shasx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1047 (
»suÉ
);

1048 
	}
}

1050 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__UASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1052 
ušt32_t
 
»suÉ
;

1054 
__ASM
 vÞ©ž("uasx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1055 (
»suÉ
);

1056 
	}
}

1058 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__UQASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1060 
ušt32_t
 
»suÉ
;

1062 
__ASM
 vÞ©ž("uqasx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1063 (
»suÉ
);

1064 
	}
}

1066 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__UHASX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1068 
ušt32_t
 
»suÉ
;

1070 
__ASM
 vÞ©ž("uhasx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1071 (
»suÉ
);

1072 
	}
}

1074 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SSAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1076 
ušt32_t
 
»suÉ
;

1078 
__ASM
 vÞ©ž("s§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1079 (
»suÉ
);

1080 
	}
}

1082 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__QSAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1084 
ušt32_t
 
»suÉ
;

1086 
__ASM
 vÞ©ž("q§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1087 (
»suÉ
);

1088 
	}
}

1090 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SHSAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1092 
ušt32_t
 
»suÉ
;

1094 
__ASM
 vÞ©ž("sh§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1095 (
»suÉ
);

1096 
	}
}

1098 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__USAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1100 
ušt32_t
 
»suÉ
;

1102 
__ASM
 vÞ©ž("u§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1103 (
»suÉ
);

1104 
	}
}

1106 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__UQSAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1108 
ušt32_t
 
»suÉ
;

1110 
__ASM
 vÞ©ž("uq§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1111 (
»suÉ
);

1112 
	}
}

1114 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__UHSAX
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1116 
ušt32_t
 
»suÉ
;

1118 
__ASM
 vÞ©ž("uh§x %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1119 (
»suÉ
);

1120 
	}
}

1122 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__USAD8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1124 
ušt32_t
 
»suÉ
;

1126 
__ASM
 vÞ©ž("u§d8 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1127 (
»suÉ
);

1128 
	}
}

1130 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__USADA8
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, ušt32_ˆ
Ý3
)

1132 
ušt32_t
 
»suÉ
;

1134 
__ASM
 vÞ©ž("u§da8 %0, %1, %2, %3" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

1135 (
»suÉ
);

1136 
	}
}

1138 
	#__SSAT16
(
ARG1
,
ARG2
è\

	)

1140 
št32_t
 
	g__RES
, 
	g__ARG1
 = (
ARG1
); \

1141 
__ASM
 ("s§t16 %0, %1, %2" : "ô" (
__RES
è: "I" (
ARG2
), "r" (
__ARG1
) ); \

1142 
	g__RES
; \

1145 
	#__USAT16
(
ARG1
,
ARG2
è\

	)

1147 
ušt32_t
 
	g__RES
, 
	g__ARG1
 = (
ARG1
); \

1148 
__ASM
 ("u§t16 %0, %1, %2" : "ô" (
__RES
è: "I" (
ARG2
), "r" (
__ARG1
) ); \

1149 
	g__RES
; \

1152 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__UXTB16
(
ušt32_t
 
Ý1
)

1154 
ušt32_t
 
»suÉ
;

1156 
__ASM
 vÞ©ž("uxtb16 %0, %1" : "ô" (
»suÉ
è: "r" (
Ý1
));

1157 (
»suÉ
);

1158 
	}
}

1160 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__UXTAB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1162 
ušt32_t
 
»suÉ
;

1164 
__ASM
 vÞ©ž("uxb16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1165 (
»suÉ
);

1166 
	}
}

1168 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SXTB16
(
ušt32_t
 
Ý1
)

1170 
ušt32_t
 
»suÉ
;

1172 
__ASM
 vÞ©ž("sxtb16 %0, %1" : "ô" (
»suÉ
è: "r" (
Ý1
));

1173 (
»suÉ
);

1174 
	}
}

1176 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SXTAB16
(
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1178 
ušt32_t
 
»suÉ
;

1180 
__ASM
 vÞ©ž("sxb16 %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1181 (
»suÉ
);

1182 
	}
}

1184 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SMUAD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1186 
ušt32_t
 
»suÉ
;

1188 
__ASM
 vÞ©ž("smuad %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1189 (
»suÉ
);

1190 
	}
}

1192 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SMUADX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1194 
ušt32_t
 
»suÉ
;

1196 
__ASM
 vÞ©ž("smuadx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1197 (
»suÉ
);

1198 
	}
}

1200 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SMLAD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, ušt32_ˆ
Ý3
)

1202 
ušt32_t
 
»suÉ
;

1204 
__ASM
 vÞ©ž("smÏd %0, %1, %2, %3" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

1205 (
»suÉ
);

1206 
	}
}

1208 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SMLADX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, ušt32_ˆ
Ý3
)

1210 
ušt32_t
 
»suÉ
;

1212 
__ASM
 vÞ©ž("smÏdx %0, %1, %2, %3" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

1213 (
»suÉ
);

1214 
	}
}

1216 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt64_t
 
	$__SMLALD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, 
ušt64_t
 
acc
)

1218 
	uÎ»g_u
{

1219 
ušt32_t
 
w32
[2];

1220 
ušt64_t
 
w64
;

1221 } 
Îr
;

1222 
Îr
.
w64
 = 
acc
;

1224 #iâdeà
__ARMEB__


1225 
__ASM
 vÞ©ž("smÏld %0, %1, %2, %3" : "ô" (
Îr
.
w32
[0]), "ô" (Îr.w32[1]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[0]), "1" (llr.w32[1]) );

1227 
__ASM
 vÞ©ž("smÏld %0, %1, %2, %3" : "ô" (
Îr
.
w32
[1]), "ô" (Îr.w32[0]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[1]), "1" (llr.w32[0]) );

1230 (
Îr
.
w64
);

1231 
	}
}

1233 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt64_t
 
	$__SMLALDX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, 
ušt64_t
 
acc
)

1235 
	uÎ»g_u
{

1236 
ušt32_t
 
w32
[2];

1237 
ušt64_t
 
w64
;

1238 } 
Îr
;

1239 
Îr
.
w64
 = 
acc
;

1241 #iâdeà
__ARMEB__


1242 
__ASM
 vÞ©ž("smÏldx %0, %1, %2, %3" : "ô" (
Îr
.
w32
[0]), "ô" (Îr.w32[1]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[0]), "1" (llr.w32[1]) );

1244 
__ASM
 vÞ©ž("smÏldx %0, %1, %2, %3" : "ô" (
Îr
.
w32
[1]), "ô" (Îr.w32[0]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[1]), "1" (llr.w32[0]) );

1247 (
Îr
.
w64
);

1248 
	}
}

1250 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SMUSD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1252 
ušt32_t
 
»suÉ
;

1254 
__ASM
 vÞ©ž("smusd %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1255 (
»suÉ
);

1256 
	}
}

1258 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SMUSDX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1260 
ušt32_t
 
»suÉ
;

1262 
__ASM
 vÞ©ž("smusdx %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1263 (
»suÉ
);

1264 
	}
}

1266 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SMLSD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, ušt32_ˆ
Ý3
)

1268 
ušt32_t
 
»suÉ
;

1270 
__ASM
 vÞ©ž("smlsd %0, %1, %2, %3" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

1271 (
»suÉ
);

1272 
	}
}

1274 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SMLSDX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, ušt32_ˆ
Ý3
)

1276 
ušt32_t
 
»suÉ
;

1278 
__ASM
 vÞ©ž("smlsdx %0, %1, %2, %3" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

1279 (
»suÉ
);

1280 
	}
}

1282 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt64_t
 
	$__SMLSLD
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, 
ušt64_t
 
acc
)

1284 
	uÎ»g_u
{

1285 
ušt32_t
 
w32
[2];

1286 
ušt64_t
 
w64
;

1287 } 
Îr
;

1288 
Îr
.
w64
 = 
acc
;

1290 #iâdeà
__ARMEB__


1291 
__ASM
 vÞ©ž("sml¦d %0, %1, %2, %3" : "ô" (
Îr
.
w32
[0]), "ô" (Îr.w32[1]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[0]), "1" (llr.w32[1]) );

1293 
__ASM
 vÞ©ž("sml¦d %0, %1, %2, %3" : "ô" (
Îr
.
w32
[1]), "ô" (Îr.w32[0]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[1]), "1" (llr.w32[0]) );

1296 (
Îr
.
w64
);

1297 
	}
}

1299 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt64_t
 
	$__SMLSLDX
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
, 
ušt64_t
 
acc
)

1301 
	uÎ»g_u
{

1302 
ušt32_t
 
w32
[2];

1303 
ušt64_t
 
w64
;

1304 } 
Îr
;

1305 
Îr
.
w64
 = 
acc
;

1307 #iâdeà
__ARMEB__


1308 
__ASM
 vÞ©ž("sml¦dx %0, %1, %2, %3" : "ô" (
Îr
.
w32
[0]), "ô" (Îr.w32[1]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[0]), "1" (llr.w32[1]) );

1310 
__ASM
 vÞ©ž("sml¦dx %0, %1, %2, %3" : "ô" (
Îr
.
w32
[1]), "ô" (Îr.w32[0]): "r" (
Ý1
), "r" (
Ý2
) , "0" (llr.w32[1]), "1" (llr.w32[0]) );

1313 (
Îr
.
w64
);

1314 
	}
}

1316 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SEL
 (
ušt32_t
 
Ý1
, ušt32_ˆ
Ý2
)

1318 
ušt32_t
 
»suÉ
;

1320 
__ASM
 vÞ©ž("£È%0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1321 (
»suÉ
);

1322 
	}
}

1324 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
št32_t
 
	$__QADD
Ð
št32_t
 
Ý1
, iÁ32_ˆ
Ý2
)

1326 
št32_t
 
»suÉ
;

1328 
__ASM
 vÞ©ž("qadd %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1329 (
»suÉ
);

1330 
	}
}

1332 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
št32_t
 
	$__QSUB
Ð
št32_t
 
Ý1
, iÁ32_ˆ
Ý2
)

1334 
št32_t
 
»suÉ
;

1336 
__ASM
 vÞ©ž("qsub %0, %1, %2" : "ô" (
»suÉ
è: "r" (
Ý1
), "r" (
Ý2
) );

1337 (
»suÉ
);

1338 
	}
}

1340 
	#__PKHBT
(
ARG1
,
ARG2
,
ARG3
è\

	)

1342 
ušt32_t
 
	g__RES
, 
	g__ARG1
 = (
ARG1
), 
	g__ARG2
 = (
ARG2
); \

1343 
__ASM
 ("pkhbˆ%0, %1, %2,†¦ %3" : "ô" (
__RES
è: "r" (
__ARG1
), "r" (
__ARG2
), "I" (
ARG3
) ); \

1344 
	g__RES
; \

1347 
	#__PKHTB
(
ARG1
,
ARG2
,
ARG3
è\

	)

1349 
ušt32_t
 
	g__RES
, 
	g__ARG1
 = (
ARG1
), 
	g__ARG2
 = (
ARG2
); \

1350 ià(
	gARG3
 == 0) \

1351 
__ASM
 ("pkhtb %0, %1, %2" : "ô" (
__RES
è: "r" (
__ARG1
), "r" (
__ARG2
) ); \

1353 
__ASM
 ("pkhtb %0, %1, %2,‡¤ %3" : "ô" (
__RES
è: "r" (
__ARG1
), "r" (
__ARG2
), "I" (
ARG3
) ); \

1354 
	g__RES
; \

1357 
__©Œibu‹__
ÐÐ
®ways_šlše
 ) ) 
__STATIC_INLINE
 
ušt32_t
 
	$__SMMLA
 (
št32_t
 
Ý1
, iÁ32_ˆ
Ý2
, iÁ32_ˆ
Ý3
)

1359 
št32_t
 
»suÉ
;

1361 
__ASM
 vÞ©ž("smmÏ %0, %1, %2, %3" : "ô" (
»suÉ
): "r" (
Ý1
), "r" (
Ý2
), "r" (
Ý3
) );

1362 (
»suÉ
);

1363 
	}
}

1369 #ià
defšed
 ( 
__GNUC__
 )

1370 #´agm¨
GCC
 
dŸgno¡ic
 
pÝ


	@i2c_oled/Drivers/CMSIS/Include/core_cm0.h

35 #ià 
defšed
 ( 
__ICCARM__
 )

36 #´agm¨
sy¡em_šþude


37 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

38 #´agm¨
þªg
 
sy¡em_h—d”


41 #iâdeà
__CORE_CM0_H_GENERIC


42 
	#__CORE_CM0_H_GENERIC


	)

44 
	~<¡dšt.h
>

46 #ifdeà
__ýlu¥lus


74 
	#__CM0_CMSIS_VERSION_MAIN
 (0x04Uè

	)

75 
	#__CM0_CMSIS_VERSION_SUB
 (0x1EUè

	)

76 
	#__CM0_CMSIS_VERSION
 ((
__CM0_CMSIS_VERSION_MAIN
 << 16Uè| \

	)

77 
__CM0_CMSIS_VERSION_SUB
 )

79 
	#__CORTEX_M
 (0x00Uè

	)

82 #ià 
defšed
 ( 
__CC_ARM
 )

83 
	#__ASM
 
__asm


	)

84 
	#__INLINE
 
__šlše


	)

85 
	#__STATIC_INLINE
 
__šlše


	)

87 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

88 
	#__ASM
 
__asm


	)

89 
	#__INLINE
 
__šlše


	)

90 
	#__STATIC_INLINE
 
__šlše


	)

92 #–ià
defšed
 ( 
__GNUC__
 )

93 
	#__ASM
 
__asm


	)

94 
	#__INLINE
 
šlše


	)

95 
	#__STATIC_INLINE
 
šlše


	)

97 #–ià
defšed
 ( 
__ICCARM__
 )

98 
	#__ASM
 
__asm


	)

99 
	#__INLINE
 
šlše


	)

100 
	#__STATIC_INLINE
 
šlše


	)

102 #–ià
defšed
 ( 
__TMS470__
 )

103 
	#__ASM
 
__asm


	)

104 
	#__STATIC_INLINE
 
šlše


	)

106 #–ià
defšed
 ( 
__TASKING__
 )

107 
	#__ASM
 
__asm


	)

108 
	#__INLINE
 
šlše


	)

109 
	#__STATIC_INLINE
 
šlše


	)

111 #–ià
defšed
 ( 
__CSMC__
 )

112 
	#__·cked


	)

113 
	#__ASM
 
_asm


	)

114 
	#__INLINE
 
šlše


	)

115 
	#__STATIC_INLINE
 
šlše


	)

118 #”rÜ 
Unknown
 
compž”


124 
	#__FPU_USED
 0U

	)

126 #ià
defšed
 ( 
__CC_ARM
 )

127 #ià
defšed
 
__TARGET_FPU_VFP


131 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

132 #ià
defšed
 
__ARM_PCS_VFP


136 #–ià
defšed
 ( 
__GNUC__
 )

137 #ià
defšed
 (
__VFP_FP__
è&& !defšed(
__SOFTFP__
)

141 #–ià
defšed
 ( 
__ICCARM__
 )

142 #ià
defšed
 
__ARMVFP__


146 #–ià
defšed
 ( 
__TMS470__
 )

147 #ià
defšed
 
__TI_VFP_SUPPORT__


151 #–ià
defšed
 ( 
__TASKING__
 )

152 #ià
defšed
 
__FPU_VFP__


156 #–ià
defšed
 ( 
__CSMC__
 )

157 #iàÐ
__CSMC__
 & 0x400U)

163 
	~"cÜe_cmIn¡r.h
"

164 
	~"cÜe_cmFunc.h
"

166 #ifdeà
__ýlu¥lus


172 #iâdeà
__CMSIS_GENERIC


174 #iâdeà
__CORE_CM0_H_DEPENDANT


175 
	#__CORE_CM0_H_DEPENDANT


	)

177 #ifdeà
__ýlu¥lus


182 #ià
defšed
 
__CHECK_DEVICE_DEFINES


183 #iâdeà
__CM0_REV


184 
	#__CM0_REV
 0x0000U

	)

188 #iâdeà
__NVIC_PRIO_BITS


189 
	#__NVIC_PRIO_BITS
 2U

	)

193 #iâdeà
__V’dÜ_SysTickCÚfig


194 
	#__V’dÜ_SysTickCÚfig
 0U

	)

207 #ifdeà
__ýlu¥lus


208 
	#__I
 vÞ©ž

	)

210 
	#__I
 vÞ©žcÚ¡

	)

212 
	#__O
 vÞ©ž

	)

213 
	#__IO
 vÞ©ž

	)

216 
	#__IM
 vÞ©žcÚ¡

	)

217 
	#__OM
 vÞ©ž

	)

218 
	#__IOM
 vÞ©ž

	)

251 
ušt32_t
 
_»£rved0
:28;

252 
ušt32_t
 
V
:1;

253 
ušt32_t
 
C
:1;

254 
ušt32_t
 
Z
:1;

255 
ušt32_t
 
N
:1;

256 } 
b
;

257 
ušt32_t
 
w
;

258 } 
	tAPSR_Ty³
;

261 
	#APSR_N_Pos
 31U

	)

262 
	#APSR_N_Msk
 (1UL << 
APSR_N_Pos
è

	)

264 
	#APSR_Z_Pos
 30U

	)

265 
	#APSR_Z_Msk
 (1UL << 
APSR_Z_Pos
è

	)

267 
	#APSR_C_Pos
 29U

	)

268 
	#APSR_C_Msk
 (1UL << 
APSR_C_Pos
è

	)

270 
	#APSR_V_Pos
 28U

	)

271 
	#APSR_V_Msk
 (1UL << 
APSR_V_Pos
è

	)

281 
ušt32_t
 
ISR
:9;

282 
ušt32_t
 
_»£rved0
:23;

283 } 
b
;

284 
ušt32_t
 
w
;

285 } 
	tIPSR_Ty³
;

288 
	#IPSR_ISR_Pos
 0U

	)

289 
	#IPSR_ISR_Msk
 (0x1FFUL )

	)

299 
ušt32_t
 
ISR
:9;

300 
ušt32_t
 
_»£rved0
:15;

301 
ušt32_t
 
T
:1;

302 
ušt32_t
 
_»£rved1
:3;

303 
ušt32_t
 
V
:1;

304 
ušt32_t
 
C
:1;

305 
ušt32_t
 
Z
:1;

306 
ušt32_t
 
N
:1;

307 } 
b
;

308 
ušt32_t
 
w
;

309 } 
	txPSR_Ty³
;

312 
	#xPSR_N_Pos
 31U

	)

313 
	#xPSR_N_Msk
 (1UL << 
xPSR_N_Pos
è

	)

315 
	#xPSR_Z_Pos
 30U

	)

316 
	#xPSR_Z_Msk
 (1UL << 
xPSR_Z_Pos
è

	)

318 
	#xPSR_C_Pos
 29U

	)

319 
	#xPSR_C_Msk
 (1UL << 
xPSR_C_Pos
è

	)

321 
	#xPSR_V_Pos
 28U

	)

322 
	#xPSR_V_Msk
 (1UL << 
xPSR_V_Pos
è

	)

324 
	#xPSR_T_Pos
 24U

	)

325 
	#xPSR_T_Msk
 (1UL << 
xPSR_T_Pos
è

	)

327 
	#xPSR_ISR_Pos
 0U

	)

328 
	#xPSR_ISR_Msk
 (0x1FFUL )

	)

338 
ušt32_t
 
_»£rved0
:1;

339 
ušt32_t
 
SPSEL
:1;

340 
ušt32_t
 
_»£rved1
:30;

341 } 
b
;

342 
ušt32_t
 
w
;

343 } 
	tCONTROL_Ty³
;

346 
	#CONTROL_SPSEL_Pos
 1U

	)

347 
	#CONTROL_SPSEL_Msk
 (1UL << 
CONTROL_SPSEL_Pos
è

	)

364 
__IOM
 
ušt32_t
 
ISER
[1U];

365 
ušt32_t
 
RESERVED0
[31U];

366 
__IOM
 
ušt32_t
 
ICER
[1U];

367 
ušt32_t
 
RSERVED1
[31U];

368 
__IOM
 
ušt32_t
 
ISPR
[1U];

369 
ušt32_t
 
RESERVED2
[31U];

370 
__IOM
 
ušt32_t
 
ICPR
[1U];

371 
ušt32_t
 
RESERVED3
[31U];

372 
ušt32_t
 
RESERVED4
[64U];

373 
__IOM
 
ušt32_t
 
IP
[8U];

374 } 
	tNVIC_Ty³
;

391 
__IM
 
ušt32_t
 
CPUID
;

392 
__IOM
 
ušt32_t
 
ICSR
;

393 
ušt32_t
 
RESERVED0
;

394 
__IOM
 
ušt32_t
 
AIRCR
;

395 
__IOM
 
ušt32_t
 
SCR
;

396 
__IOM
 
ušt32_t
 
CCR
;

397 
ušt32_t
 
RESERVED1
;

398 
__IOM
 
ušt32_t
 
SHP
[2U];

399 
__IOM
 
ušt32_t
 
SHCSR
;

400 } 
	tSCB_Ty³
;

403 
	#SCB_CPUID_IMPLEMENTER_Pos
 24U

	)

404 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos
è

	)

406 
	#SCB_CPUID_VARIANT_Pos
 20U

	)

407 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos
è

	)

409 
	#SCB_CPUID_ARCHITECTURE_Pos
 16U

	)

410 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos
è

	)

412 
	#SCB_CPUID_PARTNO_Pos
 4U

	)

413 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos
è

	)

415 
	#SCB_CPUID_REVISION_Pos
 0U

	)

416 
	#SCB_CPUID_REVISION_Msk
 (0xFUL )

	)

419 
	#SCB_ICSR_NMIPENDSET_Pos
 31U

	)

420 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos
è

	)

422 
	#SCB_ICSR_PENDSVSET_Pos
 28U

	)

423 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos
è

	)

425 
	#SCB_ICSR_PENDSVCLR_Pos
 27U

	)

426 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos
è

	)

428 
	#SCB_ICSR_PENDSTSET_Pos
 26U

	)

429 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos
è

	)

431 
	#SCB_ICSR_PENDSTCLR_Pos
 25U

	)

432 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos
è

	)

434 
	#SCB_ICSR_ISRPREEMPT_Pos
 23U

	)

435 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos
è

	)

437 
	#SCB_ICSR_ISRPENDING_Pos
 22U

	)

438 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos
è

	)

440 
	#SCB_ICSR_VECTPENDING_Pos
 12U

	)

441 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos
è

	)

443 
	#SCB_ICSR_VECTACTIVE_Pos
 0U

	)

444 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL )

	)

447 
	#SCB_AIRCR_VECTKEY_Pos
 16U

	)

448 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos
è

	)

450 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16U

	)

451 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos
è

	)

453 
	#SCB_AIRCR_ENDIANESS_Pos
 15U

	)

454 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos
è

	)

456 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2U

	)

457 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos
è

	)

459 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1U

	)

460 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos
è

	)

463 
	#SCB_SCR_SEVONPEND_Pos
 4U

	)

464 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos
è

	)

466 
	#SCB_SCR_SLEEPDEEP_Pos
 2U

	)

467 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos
è

	)

469 
	#SCB_SCR_SLEEPONEXIT_Pos
 1U

	)

470 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos
è

	)

473 
	#SCB_CCR_STKALIGN_Pos
 9U

	)

474 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos
è

	)

476 
	#SCB_CCR_UNALIGN_TRP_Pos
 3U

	)

477 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos
è

	)

480 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15U

	)

481 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos
è

	)

498 
__IOM
 
ušt32_t
 
CTRL
;

499 
__IOM
 
ušt32_t
 
LOAD
;

500 
__IOM
 
ušt32_t
 
VAL
;

501 
__IM
 
ušt32_t
 
CALIB
;

502 } 
	tSysTick_Ty³
;

505 
	#SysTick_CTRL_COUNTFLAG_Pos
 16U

	)

506 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos
è

	)

508 
	#SysTick_CTRL_CLKSOURCE_Pos
 2U

	)

509 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos
è

	)

511 
	#SysTick_CTRL_TICKINT_Pos
 1U

	)

512 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos
è

	)

514 
	#SysTick_CTRL_ENABLE_Pos
 0U

	)

515 
	#SysTick_CTRL_ENABLE_Msk
 (1UL )

	)

518 
	#SysTick_LOAD_RELOAD_Pos
 0U

	)

519 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL )

	)

522 
	#SysTick_VAL_CURRENT_Pos
 0U

	)

523 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL )

	)

526 
	#SysTick_CALIB_NOREF_Pos
 31U

	)

527 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos
è

	)

529 
	#SysTick_CALIB_SKEW_Pos
 30U

	)

530 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos
è

	)

532 
	#SysTick_CALIB_TENMS_Pos
 0U

	)

533 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL )

	)

561 
	#_VAL2FLD
(
f›ld
, 
v®ue
è((v®u<< f›ld ## 
_Pos
è& f›ld ## 
_Msk
)

	)

569 
	#_FLD2VAL
(
f›ld
, 
v®ue
è((v®u& f›ld ## 
_Msk
è>> f›ld ## 
_Pos
)

	)

582 
	#SCS_BASE
 (0xE000E000ULè

	)

583 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010ULè

	)

584 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100ULè

	)

585 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00ULè

	)

587 
	#SCB
 ((
SCB_Ty³
 *è
SCB_BASE
 )

	)

588 
	#SysTick
 ((
SysTick_Ty³
 *è
SysTick_BASE
 )

	)

589 
	#NVIC
 ((
NVIC_Ty³
 *è
NVIC_BASE
 )

	)

619 
	#_BIT_SHIFT
(
IRQn
èÐ((((
ušt32_t
)(
št32_t
)(IRQn)èè& 0x03ULè* 8UL)

	)

620 
	#_SHP_IDX
(
IRQn
èÐ(((((
ušt32_t
)(
št32_t
)(IRQn)è& 0x0FUL)-8ULè>> 2ULè)

	)

621 
	#_IP_IDX
(
IRQn
èÐ(((
ušt32_t
)(
št32_t
)(IRQn)è>> 2ULè)

	)

629 
__STATIC_INLINE
 
NVIC_EÇbËIRQ
(
IRQn_Ty³
 
IRQn
)

631 
NVIC
->
ISER
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL));

640 
__STATIC_INLINE
 
NVIC_Di§bËIRQ
(
IRQn_Ty³
 
IRQn
)

642 
NVIC
->
ICER
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL));

653 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

655 ((
ušt32_t
)(((
NVIC
->
ISPR
[0U] & (1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

664 
__STATIC_INLINE
 
NVIC_S‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

666 
NVIC
->
ISPR
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL));

675 
__STATIC_INLINE
 
NVIC_CË¬P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

677 
NVIC
->
ICPR
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL));

688 
__STATIC_INLINE
 
NVIC_S‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
´iÜ™y
)

690 ià((
št32_t
)(
IRQn
) < 0)

692 
SCB
->
SHP
[
_SHP_IDX
(
IRQn
)] = ((
ušt32_t
)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << 
_BIT_SHIFT
(IRQn))) |

693 (((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)è& (
ušt32_t
)0xFFULè<< 
_BIT_SHIFT
(
IRQn
)));

697 
NVIC
->
IP
[
_IP_IDX
(
IRQn
)] = ((
ušt32_t
)(NVIC->IP[_IP_IDX(IRQn)] & ~(0xFFUL << 
_BIT_SHIFT
(IRQn))) |

698 (((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)è& (
ušt32_t
)0xFFULè<< 
_BIT_SHIFT
(
IRQn
)));

712 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘PriÜ™y
(
IRQn_Ty³
 
IRQn
)

715 ià((
št32_t
)(
IRQn
) < 0)

717 ((
ušt32_t
)(((
SCB
->
SHP
[
_SHP_IDX
(
IRQn
)] >> 
_BIT_SHIFT
(IRQnèè& (ušt32_t)0xFFULè>> (8U - 
__NVIC_PRIO_BITS
)));

721 ((
ušt32_t
)(((
NVIC
->
IP
[ 
_IP_IDX
(
IRQn
)] >> 
_BIT_SHIFT
(IRQnèè& (ušt32_t)0xFFULè>> (8U - 
__NVIC_PRIO_BITS
)));

730 
__STATIC_INLINE
 
NVIC_Sy¡emRe£t
()

732 
__DSB
();

734 
SCB
->
AIRCR
 = ((0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

735 
SCB_AIRCR_SYSRESETREQ_Msk
);

736 
__DSB
();

740 
__NOP
();

756 #ià(
__V’dÜ_SysTickCÚfig
 == 0U)

769 
__STATIC_INLINE
 
ušt32_t
 
SysTick_CÚfig
(ušt32_ˆ
ticks
)

771 ià((
ticks
 - 1ULè> 
SysTick_LOAD_RELOAD_Msk
)

776 
SysTick
->
LOAD
 = (
ušt32_t
)(
ticks
 - 1UL);

777 
NVIC_S‘PriÜ™y
 (
SysTick_IRQn
, (1UL << 
__NVIC_PRIO_BITS
) - 1UL);

778 
SysTick
->
VAL
 = 0UL;

779 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

780 
SysTick_CTRL_TICKINT_Msk
 |

781 
SysTick_CTRL_ENABLE_Msk
;

792 #ifdeà
__ýlu¥lus


	@i2c_oled/Drivers/CMSIS/Include/core_cm0plus.h

35 #ià 
defšed
 ( 
__ICCARM__
 )

36 #´agm¨
sy¡em_šþude


37 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

38 #´agm¨
þªg
 
sy¡em_h—d”


41 #iâdeà
__CORE_CM0PLUS_H_GENERIC


42 
	#__CORE_CM0PLUS_H_GENERIC


	)

44 
	~<¡dšt.h
>

46 #ifdeà
__ýlu¥lus


74 
	#__CM0PLUS_CMSIS_VERSION_MAIN
 (0x04Uè

	)

75 
	#__CM0PLUS_CMSIS_VERSION_SUB
 (0x1EUè

	)

76 
	#__CM0PLUS_CMSIS_VERSION
 ((
__CM0PLUS_CMSIS_VERSION_MAIN
 << 16Uè| \

	)

77 
__CM0PLUS_CMSIS_VERSION_SUB
 )

79 
	#__CORTEX_M
 (0x00Uè

	)

82 #ià 
defšed
 ( 
__CC_ARM
 )

83 
	#__ASM
 
__asm


	)

84 
	#__INLINE
 
__šlše


	)

85 
	#__STATIC_INLINE
 
__šlše


	)

87 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

88 
	#__ASM
 
__asm


	)

89 
	#__INLINE
 
__šlše


	)

90 
	#__STATIC_INLINE
 
__šlše


	)

92 #–ià
defšed
 ( 
__GNUC__
 )

93 
	#__ASM
 
__asm


	)

94 
	#__INLINE
 
šlše


	)

95 
	#__STATIC_INLINE
 
šlše


	)

97 #–ià
defšed
 ( 
__ICCARM__
 )

98 
	#__ASM
 
__asm


	)

99 
	#__INLINE
 
šlše


	)

100 
	#__STATIC_INLINE
 
šlše


	)

102 #–ià
defšed
 ( 
__TMS470__
 )

103 
	#__ASM
 
__asm


	)

104 
	#__STATIC_INLINE
 
šlše


	)

106 #–ià
defšed
 ( 
__TASKING__
 )

107 
	#__ASM
 
__asm


	)

108 
	#__INLINE
 
šlše


	)

109 
	#__STATIC_INLINE
 
šlše


	)

111 #–ià
defšed
 ( 
__CSMC__
 )

112 
	#__·cked


	)

113 
	#__ASM
 
_asm


	)

114 
	#__INLINE
 
šlše


	)

115 
	#__STATIC_INLINE
 
šlše


	)

118 #”rÜ 
Unknown
 
compž”


124 
	#__FPU_USED
 0U

	)

126 #ià
defšed
 ( 
__CC_ARM
 )

127 #ià
defšed
 
__TARGET_FPU_VFP


131 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

132 #ià
defšed
 
__ARM_PCS_VFP


136 #–ià
defšed
 ( 
__GNUC__
 )

137 #ià
defšed
 (
__VFP_FP__
è&& !defšed(
__SOFTFP__
)

141 #–ià
defšed
 ( 
__ICCARM__
 )

142 #ià
defšed
 
__ARMVFP__


146 #–ià
defšed
 ( 
__TMS470__
 )

147 #ià
defšed
 
__TI_VFP_SUPPORT__


151 #–ià
defšed
 ( 
__TASKING__
 )

152 #ià
defšed
 
__FPU_VFP__


156 #–ià
defšed
 ( 
__CSMC__
 )

157 #iàÐ
__CSMC__
 & 0x400U)

163 
	~"cÜe_cmIn¡r.h
"

164 
	~"cÜe_cmFunc.h
"

166 #ifdeà
__ýlu¥lus


172 #iâdeà
__CMSIS_GENERIC


174 #iâdeà
__CORE_CM0PLUS_H_DEPENDANT


175 
	#__CORE_CM0PLUS_H_DEPENDANT


	)

177 #ifdeà
__ýlu¥lus


182 #ià
defšed
 
__CHECK_DEVICE_DEFINES


183 #iâdeà
__CM0PLUS_REV


184 
	#__CM0PLUS_REV
 0x0000U

	)

188 #iâdeà
__MPU_PRESENT


189 
	#__MPU_PRESENT
 0U

	)

193 #iâdeà
__VTOR_PRESENT


194 
	#__VTOR_PRESENT
 0U

	)

198 #iâdeà
__NVIC_PRIO_BITS


199 
	#__NVIC_PRIO_BITS
 2U

	)

203 #iâdeà
__V’dÜ_SysTickCÚfig


204 
	#__V’dÜ_SysTickCÚfig
 0U

	)

217 #ifdeà
__ýlu¥lus


218 
	#__I
 vÞ©ž

	)

220 
	#__I
 vÞ©žcÚ¡

	)

222 
	#__O
 vÞ©ž

	)

223 
	#__IO
 vÞ©ž

	)

226 
	#__IM
 vÞ©žcÚ¡

	)

227 
	#__OM
 vÞ©ž

	)

228 
	#__IOM
 vÞ©ž

	)

262 
ušt32_t
 
_»£rved0
:28;

263 
ušt32_t
 
V
:1;

264 
ušt32_t
 
C
:1;

265 
ušt32_t
 
Z
:1;

266 
ušt32_t
 
N
:1;

267 } 
b
;

268 
ušt32_t
 
w
;

269 } 
	tAPSR_Ty³
;

272 
	#APSR_N_Pos
 31U

	)

273 
	#APSR_N_Msk
 (1UL << 
APSR_N_Pos
è

	)

275 
	#APSR_Z_Pos
 30U

	)

276 
	#APSR_Z_Msk
 (1UL << 
APSR_Z_Pos
è

	)

278 
	#APSR_C_Pos
 29U

	)

279 
	#APSR_C_Msk
 (1UL << 
APSR_C_Pos
è

	)

281 
	#APSR_V_Pos
 28U

	)

282 
	#APSR_V_Msk
 (1UL << 
APSR_V_Pos
è

	)

292 
ušt32_t
 
ISR
:9;

293 
ušt32_t
 
_»£rved0
:23;

294 } 
b
;

295 
ušt32_t
 
w
;

296 } 
	tIPSR_Ty³
;

299 
	#IPSR_ISR_Pos
 0U

	)

300 
	#IPSR_ISR_Msk
 (0x1FFUL )

	)

310 
ušt32_t
 
ISR
:9;

311 
ušt32_t
 
_»£rved0
:15;

312 
ušt32_t
 
T
:1;

313 
ušt32_t
 
_»£rved1
:3;

314 
ušt32_t
 
V
:1;

315 
ušt32_t
 
C
:1;

316 
ušt32_t
 
Z
:1;

317 
ušt32_t
 
N
:1;

318 } 
b
;

319 
ušt32_t
 
w
;

320 } 
	txPSR_Ty³
;

323 
	#xPSR_N_Pos
 31U

	)

324 
	#xPSR_N_Msk
 (1UL << 
xPSR_N_Pos
è

	)

326 
	#xPSR_Z_Pos
 30U

	)

327 
	#xPSR_Z_Msk
 (1UL << 
xPSR_Z_Pos
è

	)

329 
	#xPSR_C_Pos
 29U

	)

330 
	#xPSR_C_Msk
 (1UL << 
xPSR_C_Pos
è

	)

332 
	#xPSR_V_Pos
 28U

	)

333 
	#xPSR_V_Msk
 (1UL << 
xPSR_V_Pos
è

	)

335 
	#xPSR_T_Pos
 24U

	)

336 
	#xPSR_T_Msk
 (1UL << 
xPSR_T_Pos
è

	)

338 
	#xPSR_ISR_Pos
 0U

	)

339 
	#xPSR_ISR_Msk
 (0x1FFUL )

	)

349 
ušt32_t
 
nPRIV
:1;

350 
ušt32_t
 
SPSEL
:1;

351 
ušt32_t
 
_»£rved1
:30;

352 } 
b
;

353 
ušt32_t
 
w
;

354 } 
	tCONTROL_Ty³
;

357 
	#CONTROL_SPSEL_Pos
 1U

	)

358 
	#CONTROL_SPSEL_Msk
 (1UL << 
CONTROL_SPSEL_Pos
è

	)

360 
	#CONTROL_nPRIV_Pos
 0U

	)

361 
	#CONTROL_nPRIV_Msk
 (1UL )

	)

378 
__IOM
 
ušt32_t
 
ISER
[1U];

379 
ušt32_t
 
RESERVED0
[31U];

380 
__IOM
 
ušt32_t
 
ICER
[1U];

381 
ušt32_t
 
RSERVED1
[31U];

382 
__IOM
 
ušt32_t
 
ISPR
[1U];

383 
ušt32_t
 
RESERVED2
[31U];

384 
__IOM
 
ušt32_t
 
ICPR
[1U];

385 
ušt32_t
 
RESERVED3
[31U];

386 
ušt32_t
 
RESERVED4
[64U];

387 
__IOM
 
ušt32_t
 
IP
[8U];

388 } 
	tNVIC_Ty³
;

405 
__IM
 
ušt32_t
 
CPUID
;

406 
__IOM
 
ušt32_t
 
ICSR
;

407 #ià(
__VTOR_PRESENT
 == 1U)

408 
__IOM
 
ušt32_t
 
VTOR
;

410 
ušt32_t
 
RESERVED0
;

412 
__IOM
 
ušt32_t
 
AIRCR
;

413 
__IOM
 
ušt32_t
 
SCR
;

414 
__IOM
 
ušt32_t
 
CCR
;

415 
ušt32_t
 
RESERVED1
;

416 
__IOM
 
ušt32_t
 
SHP
[2U];

417 
__IOM
 
ušt32_t
 
SHCSR
;

418 } 
	tSCB_Ty³
;

421 
	#SCB_CPUID_IMPLEMENTER_Pos
 24U

	)

422 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos
è

	)

424 
	#SCB_CPUID_VARIANT_Pos
 20U

	)

425 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos
è

	)

427 
	#SCB_CPUID_ARCHITECTURE_Pos
 16U

	)

428 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos
è

	)

430 
	#SCB_CPUID_PARTNO_Pos
 4U

	)

431 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos
è

	)

433 
	#SCB_CPUID_REVISION_Pos
 0U

	)

434 
	#SCB_CPUID_REVISION_Msk
 (0xFUL )

	)

437 
	#SCB_ICSR_NMIPENDSET_Pos
 31U

	)

438 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos
è

	)

440 
	#SCB_ICSR_PENDSVSET_Pos
 28U

	)

441 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos
è

	)

443 
	#SCB_ICSR_PENDSVCLR_Pos
 27U

	)

444 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos
è

	)

446 
	#SCB_ICSR_PENDSTSET_Pos
 26U

	)

447 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos
è

	)

449 
	#SCB_ICSR_PENDSTCLR_Pos
 25U

	)

450 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos
è

	)

452 
	#SCB_ICSR_ISRPREEMPT_Pos
 23U

	)

453 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos
è

	)

455 
	#SCB_ICSR_ISRPENDING_Pos
 22U

	)

456 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos
è

	)

458 
	#SCB_ICSR_VECTPENDING_Pos
 12U

	)

459 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos
è

	)

461 
	#SCB_ICSR_VECTACTIVE_Pos
 0U

	)

462 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL )

	)

464 #ià(
__VTOR_PRESENT
 == 1U)

466 
	#SCB_VTOR_TBLOFF_Pos
 8U

	)

467 
	#SCB_VTOR_TBLOFF_Msk
 (0xFFFFFFUL << 
SCB_VTOR_TBLOFF_Pos
è

	)

471 
	#SCB_AIRCR_VECTKEY_Pos
 16U

	)

472 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos
è

	)

474 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16U

	)

475 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos
è

	)

477 
	#SCB_AIRCR_ENDIANESS_Pos
 15U

	)

478 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos
è

	)

480 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2U

	)

481 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos
è

	)

483 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1U

	)

484 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos
è

	)

487 
	#SCB_SCR_SEVONPEND_Pos
 4U

	)

488 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos
è

	)

490 
	#SCB_SCR_SLEEPDEEP_Pos
 2U

	)

491 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos
è

	)

493 
	#SCB_SCR_SLEEPONEXIT_Pos
 1U

	)

494 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos
è

	)

497 
	#SCB_CCR_STKALIGN_Pos
 9U

	)

498 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos
è

	)

500 
	#SCB_CCR_UNALIGN_TRP_Pos
 3U

	)

501 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos
è

	)

504 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15U

	)

505 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos
è

	)

522 
__IOM
 
ušt32_t
 
CTRL
;

523 
__IOM
 
ušt32_t
 
LOAD
;

524 
__IOM
 
ušt32_t
 
VAL
;

525 
__IM
 
ušt32_t
 
CALIB
;

526 } 
	tSysTick_Ty³
;

529 
	#SysTick_CTRL_COUNTFLAG_Pos
 16U

	)

530 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos
è

	)

532 
	#SysTick_CTRL_CLKSOURCE_Pos
 2U

	)

533 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos
è

	)

535 
	#SysTick_CTRL_TICKINT_Pos
 1U

	)

536 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos
è

	)

538 
	#SysTick_CTRL_ENABLE_Pos
 0U

	)

539 
	#SysTick_CTRL_ENABLE_Msk
 (1UL )

	)

542 
	#SysTick_LOAD_RELOAD_Pos
 0U

	)

543 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL )

	)

546 
	#SysTick_VAL_CURRENT_Pos
 0U

	)

547 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL )

	)

550 
	#SysTick_CALIB_NOREF_Pos
 31U

	)

551 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos
è

	)

553 
	#SysTick_CALIB_SKEW_Pos
 30U

	)

554 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos
è

	)

556 
	#SysTick_CALIB_TENMS_Pos
 0U

	)

557 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL )

	)

561 #ià(
__MPU_PRESENT
 == 1U)

574 
__IM
 
ušt32_t
 
TYPE
;

575 
__IOM
 
ušt32_t
 
CTRL
;

576 
__IOM
 
ušt32_t
 
RNR
;

577 
__IOM
 
ušt32_t
 
RBAR
;

578 
__IOM
 
ušt32_t
 
RASR
;

579 } 
	tMPU_Ty³
;

582 
	#MPU_TYPE_IREGION_Pos
 16U

	)

583 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos
è

	)

585 
	#MPU_TYPE_DREGION_Pos
 8U

	)

586 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos
è

	)

588 
	#MPU_TYPE_SEPARATE_Pos
 0U

	)

589 
	#MPU_TYPE_SEPARATE_Msk
 (1UL )

	)

592 
	#MPU_CTRL_PRIVDEFENA_Pos
 2U

	)

593 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos
è

	)

595 
	#MPU_CTRL_HFNMIENA_Pos
 1U

	)

596 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos
è

	)

598 
	#MPU_CTRL_ENABLE_Pos
 0U

	)

599 
	#MPU_CTRL_ENABLE_Msk
 (1UL )

	)

602 
	#MPU_RNR_REGION_Pos
 0U

	)

603 
	#MPU_RNR_REGION_Msk
 (0xFFUL )

	)

606 
	#MPU_RBAR_ADDR_Pos
 8U

	)

607 
	#MPU_RBAR_ADDR_Msk
 (0xFFFFFFUL << 
MPU_RBAR_ADDR_Pos
è

	)

609 
	#MPU_RBAR_VALID_Pos
 4U

	)

610 
	#MPU_RBAR_VALID_Msk
 (1UL << 
MPU_RBAR_VALID_Pos
è

	)

612 
	#MPU_RBAR_REGION_Pos
 0U

	)

613 
	#MPU_RBAR_REGION_Msk
 (0xFUL )

	)

616 
	#MPU_RASR_ATTRS_Pos
 16U

	)

617 
	#MPU_RASR_ATTRS_Msk
 (0xFFFFUL << 
MPU_RASR_ATTRS_Pos
è

	)

619 
	#MPU_RASR_XN_Pos
 28U

	)

620 
	#MPU_RASR_XN_Msk
 (1UL << 
MPU_RASR_XN_Pos
è

	)

622 
	#MPU_RASR_AP_Pos
 24U

	)

623 
	#MPU_RASR_AP_Msk
 (0x7UL << 
MPU_RASR_AP_Pos
è

	)

625 
	#MPU_RASR_TEX_Pos
 19U

	)

626 
	#MPU_RASR_TEX_Msk
 (0x7UL << 
MPU_RASR_TEX_Pos
è

	)

628 
	#MPU_RASR_S_Pos
 18U

	)

629 
	#MPU_RASR_S_Msk
 (1UL << 
MPU_RASR_S_Pos
è

	)

631 
	#MPU_RASR_C_Pos
 17U

	)

632 
	#MPU_RASR_C_Msk
 (1UL << 
MPU_RASR_C_Pos
è

	)

634 
	#MPU_RASR_B_Pos
 16U

	)

635 
	#MPU_RASR_B_Msk
 (1UL << 
MPU_RASR_B_Pos
è

	)

637 
	#MPU_RASR_SRD_Pos
 8U

	)

638 
	#MPU_RASR_SRD_Msk
 (0xFFUL << 
MPU_RASR_SRD_Pos
è

	)

640 
	#MPU_RASR_SIZE_Pos
 1U

	)

641 
	#MPU_RASR_SIZE_Msk
 (0x1FUL << 
MPU_RASR_SIZE_Pos
è

	)

643 
	#MPU_RASR_ENABLE_Pos
 0U

	)

644 
	#MPU_RASR_ENABLE_Msk
 (1UL )

	)

673 
	#_VAL2FLD
(
f›ld
, 
v®ue
è((v®u<< f›ld ## 
_Pos
è& f›ld ## 
_Msk
)

	)

681 
	#_FLD2VAL
(
f›ld
, 
v®ue
è((v®u& f›ld ## 
_Msk
è>> f›ld ## 
_Pos
)

	)

694 
	#SCS_BASE
 (0xE000E000ULè

	)

695 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010ULè

	)

696 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100ULè

	)

697 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00ULè

	)

699 
	#SCB
 ((
SCB_Ty³
 *è
SCB_BASE
 )

	)

700 
	#SysTick
 ((
SysTick_Ty³
 *è
SysTick_BASE
 )

	)

701 
	#NVIC
 ((
NVIC_Ty³
 *è
NVIC_BASE
 )

	)

703 #ià(
__MPU_PRESENT
 == 1U)

704 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90ULè

	)

705 
	#MPU
 ((
MPU_Ty³
 *è
MPU_BASE
 )

	)

735 
	#_BIT_SHIFT
(
IRQn
èÐ((((
ušt32_t
)(
št32_t
)(IRQn)èè& 0x03ULè* 8UL)

	)

736 
	#_SHP_IDX
(
IRQn
èÐ(((((
ušt32_t
)(
št32_t
)(IRQn)è& 0x0FUL)-8ULè>> 2ULè)

	)

737 
	#_IP_IDX
(
IRQn
èÐ(((
ušt32_t
)(
št32_t
)(IRQn)è>> 2ULè)

	)

745 
__STATIC_INLINE
 
NVIC_EÇbËIRQ
(
IRQn_Ty³
 
IRQn
)

747 
NVIC
->
ISER
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL));

756 
__STATIC_INLINE
 
NVIC_Di§bËIRQ
(
IRQn_Ty³
 
IRQn
)

758 
NVIC
->
ICER
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL));

769 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

771 ((
ušt32_t
)(((
NVIC
->
ISPR
[0U] & (1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

780 
__STATIC_INLINE
 
NVIC_S‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

782 
NVIC
->
ISPR
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL));

791 
__STATIC_INLINE
 
NVIC_CË¬P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

793 
NVIC
->
ICPR
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL));

804 
__STATIC_INLINE
 
NVIC_S‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
´iÜ™y
)

806 ià((
št32_t
)(
IRQn
) < 0)

808 
SCB
->
SHP
[
_SHP_IDX
(
IRQn
)] = ((
ušt32_t
)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << 
_BIT_SHIFT
(IRQn))) |

809 (((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)è& (
ušt32_t
)0xFFULè<< 
_BIT_SHIFT
(
IRQn
)));

813 
NVIC
->
IP
[
_IP_IDX
(
IRQn
)] = ((
ušt32_t
)(NVIC->IP[_IP_IDX(IRQn)] & ~(0xFFUL << 
_BIT_SHIFT
(IRQn))) |

814 (((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)è& (
ušt32_t
)0xFFULè<< 
_BIT_SHIFT
(
IRQn
)));

828 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘PriÜ™y
(
IRQn_Ty³
 
IRQn
)

831 ià((
št32_t
)(
IRQn
) < 0)

833 ((
ušt32_t
)(((
SCB
->
SHP
[
_SHP_IDX
(
IRQn
)] >> 
_BIT_SHIFT
(IRQnèè& (ušt32_t)0xFFULè>> (8U - 
__NVIC_PRIO_BITS
)));

837 ((
ušt32_t
)(((
NVIC
->
IP
[ 
_IP_IDX
(
IRQn
)] >> 
_BIT_SHIFT
(IRQnèè& (ušt32_t)0xFFULè>> (8U - 
__NVIC_PRIO_BITS
)));

846 
__STATIC_INLINE
 
NVIC_Sy¡emRe£t
()

848 
__DSB
();

850 
SCB
->
AIRCR
 = ((0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

851 
SCB_AIRCR_SYSRESETREQ_Msk
);

852 
__DSB
();

856 
__NOP
();

872 #ià(
__V’dÜ_SysTickCÚfig
 == 0U)

885 
__STATIC_INLINE
 
ušt32_t
 
SysTick_CÚfig
(ušt32_ˆ
ticks
)

887 ià((
ticks
 - 1ULè> 
SysTick_LOAD_RELOAD_Msk
)

892 
SysTick
->
LOAD
 = (
ušt32_t
)(
ticks
 - 1UL);

893 
NVIC_S‘PriÜ™y
 (
SysTick_IRQn
, (1UL << 
__NVIC_PRIO_BITS
) - 1UL);

894 
SysTick
->
VAL
 = 0UL;

895 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

896 
SysTick_CTRL_TICKINT_Msk
 |

897 
SysTick_CTRL_ENABLE_Msk
;

908 #ifdeà
__ýlu¥lus


	@i2c_oled/Drivers/CMSIS/Include/core_cm3.h

35 #ià 
defšed
 ( 
__ICCARM__
 )

36 #´agm¨
sy¡em_šþude


37 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

38 #´agm¨
þªg
 
sy¡em_h—d”


41 #iâdeà
__CORE_CM3_H_GENERIC


42 
	#__CORE_CM3_H_GENERIC


	)

44 
	~<¡dšt.h
>

46 #ifdeà
__ýlu¥lus


74 
	#__CM3_CMSIS_VERSION_MAIN
 (0x04Uè

	)

75 
	#__CM3_CMSIS_VERSION_SUB
 (0x1EUè

	)

76 
	#__CM3_CMSIS_VERSION
 ((
__CM3_CMSIS_VERSION_MAIN
 << 16Uè| \

	)

77 
__CM3_CMSIS_VERSION_SUB
 )

79 
	#__CORTEX_M
 (0x03Uè

	)

82 #ià 
defšed
 ( 
__CC_ARM
 )

83 
	#__ASM
 
__asm


	)

84 
	#__INLINE
 
__šlše


	)

85 
	#__STATIC_INLINE
 
__šlše


	)

87 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

88 
	#__ASM
 
__asm


	)

89 
	#__INLINE
 
__šlše


	)

90 
	#__STATIC_INLINE
 
__šlše


	)

92 #–ià
defšed
 ( 
__GNUC__
 )

93 
	#__ASM
 
__asm


	)

94 
	#__INLINE
 
šlše


	)

95 
	#__STATIC_INLINE
 
šlše


	)

97 #–ià
defšed
 ( 
__ICCARM__
 )

98 
	#__ASM
 
__asm


	)

99 
	#__INLINE
 
šlše


	)

100 
	#__STATIC_INLINE
 
šlše


	)

102 #–ià
defšed
 ( 
__TMS470__
 )

103 
	#__ASM
 
__asm


	)

104 
	#__STATIC_INLINE
 
šlše


	)

106 #–ià
defšed
 ( 
__TASKING__
 )

107 
	#__ASM
 
__asm


	)

108 
	#__INLINE
 
šlše


	)

109 
	#__STATIC_INLINE
 
šlše


	)

111 #–ià
defšed
 ( 
__CSMC__
 )

112 
	#__·cked


	)

113 
	#__ASM
 
_asm


	)

114 
	#__INLINE
 
šlše


	)

115 
	#__STATIC_INLINE
 
šlše


	)

118 #”rÜ 
Unknown
 
compž”


124 
	#__FPU_USED
 0U

	)

126 #ià
defšed
 ( 
__CC_ARM
 )

127 #ià
defšed
 
__TARGET_FPU_VFP


131 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

132 #ià
defšed
 
__ARM_PCS_VFP


136 #–ià
defšed
 ( 
__GNUC__
 )

137 #ià
defšed
 (
__VFP_FP__
è&& !defšed(
__SOFTFP__
)

141 #–ià
defšed
 ( 
__ICCARM__
 )

142 #ià
defšed
 
__ARMVFP__


146 #–ià
defšed
 ( 
__TMS470__
 )

147 #ià
defšed
 
__TI_VFP_SUPPORT__


151 #–ià
defšed
 ( 
__TASKING__
 )

152 #ià
defšed
 
__FPU_VFP__


156 #–ià
defšed
 ( 
__CSMC__
 )

157 #iàÐ
__CSMC__
 & 0x400U)

163 
	~"cÜe_cmIn¡r.h
"

164 
	~"cÜe_cmFunc.h
"

166 #ifdeà
__ýlu¥lus


172 #iâdeà
__CMSIS_GENERIC


174 #iâdeà
__CORE_CM3_H_DEPENDANT


175 
	#__CORE_CM3_H_DEPENDANT


	)

177 #ifdeà
__ýlu¥lus


182 #ià
defšed
 
__CHECK_DEVICE_DEFINES


183 #iâdeà
__CM3_REV


184 
	#__CM3_REV
 0x0200U

	)

188 #iâdeà
__MPU_PRESENT


189 
	#__MPU_PRESENT
 0U

	)

193 #iâdeà
__NVIC_PRIO_BITS


194 
	#__NVIC_PRIO_BITS
 4U

	)

198 #iâdeà
__V’dÜ_SysTickCÚfig


199 
	#__V’dÜ_SysTickCÚfig
 0U

	)

212 #ifdeà
__ýlu¥lus


213 
	#__I
 vÞ©ž

	)

215 
	#__I
 vÞ©žcÚ¡

	)

217 
	#__O
 vÞ©ž

	)

218 
	#__IO
 vÞ©ž

	)

221 
	#__IM
 vÞ©žcÚ¡

	)

222 
	#__OM
 vÞ©ž

	)

223 
	#__IOM
 vÞ©ž

	)

258 
ušt32_t
 
_»£rved0
:27;

259 
ušt32_t
 
Q
:1;

260 
ušt32_t
 
V
:1;

261 
ušt32_t
 
C
:1;

262 
ušt32_t
 
Z
:1;

263 
ušt32_t
 
N
:1;

264 } 
b
;

265 
ušt32_t
 
w
;

266 } 
	tAPSR_Ty³
;

269 
	#APSR_N_Pos
 31U

	)

270 
	#APSR_N_Msk
 (1UL << 
APSR_N_Pos
è

	)

272 
	#APSR_Z_Pos
 30U

	)

273 
	#APSR_Z_Msk
 (1UL << 
APSR_Z_Pos
è

	)

275 
	#APSR_C_Pos
 29U

	)

276 
	#APSR_C_Msk
 (1UL << 
APSR_C_Pos
è

	)

278 
	#APSR_V_Pos
 28U

	)

279 
	#APSR_V_Msk
 (1UL << 
APSR_V_Pos
è

	)

281 
	#APSR_Q_Pos
 27U

	)

282 
	#APSR_Q_Msk
 (1UL << 
APSR_Q_Pos
è

	)

292 
ušt32_t
 
ISR
:9;

293 
ušt32_t
 
_»£rved0
:23;

294 } 
b
;

295 
ušt32_t
 
w
;

296 } 
	tIPSR_Ty³
;

299 
	#IPSR_ISR_Pos
 0U

	)

300 
	#IPSR_ISR_Msk
 (0x1FFUL )

	)

310 
ušt32_t
 
ISR
:9;

311 
ušt32_t
 
_»£rved0
:15;

312 
ušt32_t
 
T
:1;

313 
ušt32_t
 
IT
:2;

314 
ušt32_t
 
Q
:1;

315 
ušt32_t
 
V
:1;

316 
ušt32_t
 
C
:1;

317 
ušt32_t
 
Z
:1;

318 
ušt32_t
 
N
:1;

319 } 
b
;

320 
ušt32_t
 
w
;

321 } 
	txPSR_Ty³
;

324 
	#xPSR_N_Pos
 31U

	)

325 
	#xPSR_N_Msk
 (1UL << 
xPSR_N_Pos
è

	)

327 
	#xPSR_Z_Pos
 30U

	)

328 
	#xPSR_Z_Msk
 (1UL << 
xPSR_Z_Pos
è

	)

330 
	#xPSR_C_Pos
 29U

	)

331 
	#xPSR_C_Msk
 (1UL << 
xPSR_C_Pos
è

	)

333 
	#xPSR_V_Pos
 28U

	)

334 
	#xPSR_V_Msk
 (1UL << 
xPSR_V_Pos
è

	)

336 
	#xPSR_Q_Pos
 27U

	)

337 
	#xPSR_Q_Msk
 (1UL << 
xPSR_Q_Pos
è

	)

339 
	#xPSR_IT_Pos
 25U

	)

340 
	#xPSR_IT_Msk
 (3UL << 
xPSR_IT_Pos
è

	)

342 
	#xPSR_T_Pos
 24U

	)

343 
	#xPSR_T_Msk
 (1UL << 
xPSR_T_Pos
è

	)

345 
	#xPSR_ISR_Pos
 0U

	)

346 
	#xPSR_ISR_Msk
 (0x1FFUL )

	)

356 
ušt32_t
 
nPRIV
:1;

357 
ušt32_t
 
SPSEL
:1;

358 
ušt32_t
 
_»£rved1
:30;

359 } 
b
;

360 
ušt32_t
 
w
;

361 } 
	tCONTROL_Ty³
;

364 
	#CONTROL_SPSEL_Pos
 1U

	)

365 
	#CONTROL_SPSEL_Msk
 (1UL << 
CONTROL_SPSEL_Pos
è

	)

367 
	#CONTROL_nPRIV_Pos
 0U

	)

368 
	#CONTROL_nPRIV_Msk
 (1UL )

	)

385 
__IOM
 
ušt32_t
 
ISER
[8U];

386 
ušt32_t
 
RESERVED0
[24U];

387 
__IOM
 
ušt32_t
 
ICER
[8U];

388 
ušt32_t
 
RSERVED1
[24U];

389 
__IOM
 
ušt32_t
 
ISPR
[8U];

390 
ušt32_t
 
RESERVED2
[24U];

391 
__IOM
 
ušt32_t
 
ICPR
[8U];

392 
ušt32_t
 
RESERVED3
[24U];

393 
__IOM
 
ušt32_t
 
IABR
[8U];

394 
ušt32_t
 
RESERVED4
[56U];

395 
__IOM
 
ušt8_t
 
IP
[240U];

396 
ušt32_t
 
RESERVED5
[644U];

397 
__OM
 
ušt32_t
 
STIR
;

398 } 
	tNVIC_Ty³
;

401 
	#NVIC_STIR_INTID_Pos
 0U

	)

402 
	#NVIC_STIR_INTID_Msk
 (0x1FFUL )

	)

419 
__IM
 
ušt32_t
 
CPUID
;

420 
__IOM
 
ušt32_t
 
ICSR
;

421 
__IOM
 
ušt32_t
 
VTOR
;

422 
__IOM
 
ušt32_t
 
AIRCR
;

423 
__IOM
 
ušt32_t
 
SCR
;

424 
__IOM
 
ušt32_t
 
CCR
;

425 
__IOM
 
ušt8_t
 
SHP
[12U];

426 
__IOM
 
ušt32_t
 
SHCSR
;

427 
__IOM
 
ušt32_t
 
CFSR
;

428 
__IOM
 
ušt32_t
 
HFSR
;

429 
__IOM
 
ušt32_t
 
DFSR
;

430 
__IOM
 
ušt32_t
 
MMFAR
;

431 
__IOM
 
ušt32_t
 
BFAR
;

432 
__IOM
 
ušt32_t
 
AFSR
;

433 
__IM
 
ušt32_t
 
PFR
[2U];

434 
__IM
 
ušt32_t
 
DFR
;

435 
__IM
 
ušt32_t
 
ADR
;

436 
__IM
 
ušt32_t
 
MMFR
[4U];

437 
__IM
 
ušt32_t
 
ISAR
[5U];

438 
ušt32_t
 
RESERVED0
[5U];

439 
__IOM
 
ušt32_t
 
CPACR
;

440 } 
	tSCB_Ty³
;

443 
	#SCB_CPUID_IMPLEMENTER_Pos
 24U

	)

444 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos
è

	)

446 
	#SCB_CPUID_VARIANT_Pos
 20U

	)

447 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos
è

	)

449 
	#SCB_CPUID_ARCHITECTURE_Pos
 16U

	)

450 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos
è

	)

452 
	#SCB_CPUID_PARTNO_Pos
 4U

	)

453 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos
è

	)

455 
	#SCB_CPUID_REVISION_Pos
 0U

	)

456 
	#SCB_CPUID_REVISION_Msk
 (0xFUL )

	)

459 
	#SCB_ICSR_NMIPENDSET_Pos
 31U

	)

460 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos
è

	)

462 
	#SCB_ICSR_PENDSVSET_Pos
 28U

	)

463 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos
è

	)

465 
	#SCB_ICSR_PENDSVCLR_Pos
 27U

	)

466 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos
è

	)

468 
	#SCB_ICSR_PENDSTSET_Pos
 26U

	)

469 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos
è

	)

471 
	#SCB_ICSR_PENDSTCLR_Pos
 25U

	)

472 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos
è

	)

474 
	#SCB_ICSR_ISRPREEMPT_Pos
 23U

	)

475 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos
è

	)

477 
	#SCB_ICSR_ISRPENDING_Pos
 22U

	)

478 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos
è

	)

480 
	#SCB_ICSR_VECTPENDING_Pos
 12U

	)

481 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos
è

	)

483 
	#SCB_ICSR_RETTOBASE_Pos
 11U

	)

484 
	#SCB_ICSR_RETTOBASE_Msk
 (1UL << 
SCB_ICSR_RETTOBASE_Pos
è

	)

486 
	#SCB_ICSR_VECTACTIVE_Pos
 0U

	)

487 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL )

	)

490 #ià(
__CM3_REV
 < 0x0201U)

491 
	#SCB_VTOR_TBLBASE_Pos
 29U

	)

492 
	#SCB_VTOR_TBLBASE_Msk
 (1UL << 
SCB_VTOR_TBLBASE_Pos
è

	)

494 
	#SCB_VTOR_TBLOFF_Pos
 7U

	)

495 
	#SCB_VTOR_TBLOFF_Msk
 (0x3FFFFFUL << 
SCB_VTOR_TBLOFF_Pos
è

	)

497 
	#SCB_VTOR_TBLOFF_Pos
 7U

	)

498 
	#SCB_VTOR_TBLOFF_Msk
 (0x1FFFFFFUL << 
SCB_VTOR_TBLOFF_Pos
è

	)

502 
	#SCB_AIRCR_VECTKEY_Pos
 16U

	)

503 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos
è

	)

505 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16U

	)

506 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos
è

	)

508 
	#SCB_AIRCR_ENDIANESS_Pos
 15U

	)

509 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos
è

	)

511 
	#SCB_AIRCR_PRIGROUP_Pos
 8U

	)

512 
	#SCB_AIRCR_PRIGROUP_Msk
 (7UL << 
SCB_AIRCR_PRIGROUP_Pos
è

	)

514 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2U

	)

515 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos
è

	)

517 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1U

	)

518 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos
è

	)

520 
	#SCB_AIRCR_VECTRESET_Pos
 0U

	)

521 
	#SCB_AIRCR_VECTRESET_Msk
 (1UL )

	)

524 
	#SCB_SCR_SEVONPEND_Pos
 4U

	)

525 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos
è

	)

527 
	#SCB_SCR_SLEEPDEEP_Pos
 2U

	)

528 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos
è

	)

530 
	#SCB_SCR_SLEEPONEXIT_Pos
 1U

	)

531 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos
è

	)

534 
	#SCB_CCR_STKALIGN_Pos
 9U

	)

535 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos
è

	)

537 
	#SCB_CCR_BFHFNMIGN_Pos
 8U

	)

538 
	#SCB_CCR_BFHFNMIGN_Msk
 (1UL << 
SCB_CCR_BFHFNMIGN_Pos
è

	)

540 
	#SCB_CCR_DIV_0_TRP_Pos
 4U

	)

541 
	#SCB_CCR_DIV_0_TRP_Msk
 (1UL << 
SCB_CCR_DIV_0_TRP_Pos
è

	)

543 
	#SCB_CCR_UNALIGN_TRP_Pos
 3U

	)

544 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos
è

	)

546 
	#SCB_CCR_USERSETMPEND_Pos
 1U

	)

547 
	#SCB_CCR_USERSETMPEND_Msk
 (1UL << 
SCB_CCR_USERSETMPEND_Pos
è

	)

549 
	#SCB_CCR_NONBASETHRDENA_Pos
 0U

	)

550 
	#SCB_CCR_NONBASETHRDENA_Msk
 (1UL )

	)

553 
	#SCB_SHCSR_USGFAULTENA_Pos
 18U

	)

554 
	#SCB_SHCSR_USGFAULTENA_Msk
 (1UL << 
SCB_SHCSR_USGFAULTENA_Pos
è

	)

556 
	#SCB_SHCSR_BUSFAULTENA_Pos
 17U

	)

557 
	#SCB_SHCSR_BUSFAULTENA_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTENA_Pos
è

	)

559 
	#SCB_SHCSR_MEMFAULTENA_Pos
 16U

	)

560 
	#SCB_SHCSR_MEMFAULTENA_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTENA_Pos
è

	)

562 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15U

	)

563 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos
è

	)

565 
	#SCB_SHCSR_BUSFAULTPENDED_Pos
 14U

	)

566 
	#SCB_SHCSR_BUSFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTPENDED_Pos
è

	)

568 
	#SCB_SHCSR_MEMFAULTPENDED_Pos
 13U

	)

569 
	#SCB_SHCSR_MEMFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTPENDED_Pos
è

	)

571 
	#SCB_SHCSR_USGFAULTPENDED_Pos
 12U

	)

572 
	#SCB_SHCSR_USGFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_USGFAULTPENDED_Pos
è

	)

574 
	#SCB_SHCSR_SYSTICKACT_Pos
 11U

	)

575 
	#SCB_SHCSR_SYSTICKACT_Msk
 (1UL << 
SCB_SHCSR_SYSTICKACT_Pos
è

	)

577 
	#SCB_SHCSR_PENDSVACT_Pos
 10U

	)

578 
	#SCB_SHCSR_PENDSVACT_Msk
 (1UL << 
SCB_SHCSR_PENDSVACT_Pos
è

	)

580 
	#SCB_SHCSR_MONITORACT_Pos
 8U

	)

581 
	#SCB_SHCSR_MONITORACT_Msk
 (1UL << 
SCB_SHCSR_MONITORACT_Pos
è

	)

583 
	#SCB_SHCSR_SVCALLACT_Pos
 7U

	)

584 
	#SCB_SHCSR_SVCALLACT_Msk
 (1UL << 
SCB_SHCSR_SVCALLACT_Pos
è

	)

586 
	#SCB_SHCSR_USGFAULTACT_Pos
 3U

	)

587 
	#SCB_SHCSR_USGFAULTACT_Msk
 (1UL << 
SCB_SHCSR_USGFAULTACT_Pos
è

	)

589 
	#SCB_SHCSR_BUSFAULTACT_Pos
 1U

	)

590 
	#SCB_SHCSR_BUSFAULTACT_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTACT_Pos
è

	)

592 
	#SCB_SHCSR_MEMFAULTACT_Pos
 0U

	)

593 
	#SCB_SHCSR_MEMFAULTACT_Msk
 (1UL )

	)

596 
	#SCB_CFSR_USGFAULTSR_Pos
 16U

	)

597 
	#SCB_CFSR_USGFAULTSR_Msk
 (0xFFFFUL << 
SCB_CFSR_USGFAULTSR_Pos
è

	)

599 
	#SCB_CFSR_BUSFAULTSR_Pos
 8U

	)

600 
	#SCB_CFSR_BUSFAULTSR_Msk
 (0xFFUL << 
SCB_CFSR_BUSFAULTSR_Pos
è

	)

602 
	#SCB_CFSR_MEMFAULTSR_Pos
 0U

	)

603 
	#SCB_CFSR_MEMFAULTSR_Msk
 (0xFFUL )

	)

606 
	#SCB_HFSR_DEBUGEVT_Pos
 31U

	)

607 
	#SCB_HFSR_DEBUGEVT_Msk
 (1UL << 
SCB_HFSR_DEBUGEVT_Pos
è

	)

609 
	#SCB_HFSR_FORCED_Pos
 30U

	)

610 
	#SCB_HFSR_FORCED_Msk
 (1UL << 
SCB_HFSR_FORCED_Pos
è

	)

612 
	#SCB_HFSR_VECTTBL_Pos
 1U

	)

613 
	#SCB_HFSR_VECTTBL_Msk
 (1UL << 
SCB_HFSR_VECTTBL_Pos
è

	)

616 
	#SCB_DFSR_EXTERNAL_Pos
 4U

	)

617 
	#SCB_DFSR_EXTERNAL_Msk
 (1UL << 
SCB_DFSR_EXTERNAL_Pos
è

	)

619 
	#SCB_DFSR_VCATCH_Pos
 3U

	)

620 
	#SCB_DFSR_VCATCH_Msk
 (1UL << 
SCB_DFSR_VCATCH_Pos
è

	)

622 
	#SCB_DFSR_DWTTRAP_Pos
 2U

	)

623 
	#SCB_DFSR_DWTTRAP_Msk
 (1UL << 
SCB_DFSR_DWTTRAP_Pos
è

	)

625 
	#SCB_DFSR_BKPT_Pos
 1U

	)

626 
	#SCB_DFSR_BKPT_Msk
 (1UL << 
SCB_DFSR_BKPT_Pos
è

	)

628 
	#SCB_DFSR_HALTED_Pos
 0U

	)

629 
	#SCB_DFSR_HALTED_Msk
 (1UL )

	)

646 
ušt32_t
 
RESERVED0
[1U];

647 
__IM
 
ušt32_t
 
ICTR
;

648 #ià((
defšed
 
__CM3_REV
) && (__CM3_REV >= 0x200U))

649 
__IOM
 
ušt32_t
 
ACTLR
;

651 
ušt32_t
 
RESERVED1
[1U];

653 } 
	tSCnSCB_Ty³
;

656 
	#SCnSCB_ICTR_INTLINESNUM_Pos
 0U

	)

657 
	#SCnSCB_ICTR_INTLINESNUM_Msk
 (0xFUL )

	)

661 
	#SCnSCB_ACTLR_DISFOLD_Pos
 2U

	)

662 
	#SCnSCB_ACTLR_DISFOLD_Msk
 (1UL << 
SCnSCB_ACTLR_DISFOLD_Pos
è

	)

664 
	#SCnSCB_ACTLR_DISDEFWBUF_Pos
 1U

	)

665 
	#SCnSCB_ACTLR_DISDEFWBUF_Msk
 (1UL << 
SCnSCB_ACTLR_DISDEFWBUF_Pos
è

	)

667 
	#SCnSCB_ACTLR_DISMCYCINT_Pos
 0U

	)

668 
	#SCnSCB_ACTLR_DISMCYCINT_Msk
 (1UL )

	)

685 
__IOM
 
ušt32_t
 
CTRL
;

686 
__IOM
 
ušt32_t
 
LOAD
;

687 
__IOM
 
ušt32_t
 
VAL
;

688 
__IM
 
ušt32_t
 
CALIB
;

689 } 
	tSysTick_Ty³
;

692 
	#SysTick_CTRL_COUNTFLAG_Pos
 16U

	)

693 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos
è

	)

695 
	#SysTick_CTRL_CLKSOURCE_Pos
 2U

	)

696 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos
è

	)

698 
	#SysTick_CTRL_TICKINT_Pos
 1U

	)

699 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos
è

	)

701 
	#SysTick_CTRL_ENABLE_Pos
 0U

	)

702 
	#SysTick_CTRL_ENABLE_Msk
 (1UL )

	)

705 
	#SysTick_LOAD_RELOAD_Pos
 0U

	)

706 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL )

	)

709 
	#SysTick_VAL_CURRENT_Pos
 0U

	)

710 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL )

	)

713 
	#SysTick_CALIB_NOREF_Pos
 31U

	)

714 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos
è

	)

716 
	#SysTick_CALIB_SKEW_Pos
 30U

	)

717 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos
è

	)

719 
	#SysTick_CALIB_TENMS_Pos
 0U

	)

720 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL )

	)

737 
__OM
 union

739 
__OM
 
ušt8_t
 
u8
;

740 
__OM
 
ušt16_t
 
u16
;

741 
__OM
 
ušt32_t
 
u32
;

742 } 
PORT
 [32U];

743 
ušt32_t
 
RESERVED0
[864U];

744 
__IOM
 
ušt32_t
 
TER
;

745 
ušt32_t
 
RESERVED1
[15U];

746 
__IOM
 
ušt32_t
 
TPR
;

747 
ušt32_t
 
RESERVED2
[15U];

748 
__IOM
 
ušt32_t
 
TCR
;

749 
ušt32_t
 
RESERVED3
[29U];

750 
__OM
 
ušt32_t
 
IWR
;

751 
__IM
 
ušt32_t
 
IRR
;

752 
__IOM
 
ušt32_t
 
IMCR
;

753 
ušt32_t
 
RESERVED4
[43U];

754 
__OM
 
ušt32_t
 
LAR
;

755 
__IM
 
ušt32_t
 
LSR
;

756 
ušt32_t
 
RESERVED5
[6U];

757 
__IM
 
ušt32_t
 
PID4
;

758 
__IM
 
ušt32_t
 
PID5
;

759 
__IM
 
ušt32_t
 
PID6
;

760 
__IM
 
ušt32_t
 
PID7
;

761 
__IM
 
ušt32_t
 
PID0
;

762 
__IM
 
ušt32_t
 
PID1
;

763 
__IM
 
ušt32_t
 
PID2
;

764 
__IM
 
ušt32_t
 
PID3
;

765 
__IM
 
ušt32_t
 
CID0
;

766 
__IM
 
ušt32_t
 
CID1
;

767 
__IM
 
ušt32_t
 
CID2
;

768 
__IM
 
ušt32_t
 
CID3
;

769 } 
	tITM_Ty³
;

772 
	#ITM_TPR_PRIVMASK_Pos
 0U

	)

773 
	#ITM_TPR_PRIVMASK_Msk
 (0xFUL )

	)

776 
	#ITM_TCR_BUSY_Pos
 23U

	)

777 
	#ITM_TCR_BUSY_Msk
 (1UL << 
ITM_TCR_BUSY_Pos
è

	)

779 
	#ITM_TCR_T¿ûBusID_Pos
 16U

	)

780 
	#ITM_TCR_T¿ûBusID_Msk
 (0x7FUL << 
ITM_TCR_T¿ûBusID_Pos
è

	)

782 
	#ITM_TCR_GTSFREQ_Pos
 10U

	)

783 
	#ITM_TCR_GTSFREQ_Msk
 (3UL << 
ITM_TCR_GTSFREQ_Pos
è

	)

785 
	#ITM_TCR_TSP»sÿË_Pos
 8U

	)

786 
	#ITM_TCR_TSP»sÿË_Msk
 (3UL << 
ITM_TCR_TSP»sÿË_Pos
è

	)

788 
	#ITM_TCR_SWOENA_Pos
 4U

	)

789 
	#ITM_TCR_SWOENA_Msk
 (1UL << 
ITM_TCR_SWOENA_Pos
è

	)

791 
	#ITM_TCR_DWTENA_Pos
 3U

	)

792 
	#ITM_TCR_DWTENA_Msk
 (1UL << 
ITM_TCR_DWTENA_Pos
è

	)

794 
	#ITM_TCR_SYNCENA_Pos
 2U

	)

795 
	#ITM_TCR_SYNCENA_Msk
 (1UL << 
ITM_TCR_SYNCENA_Pos
è

	)

797 
	#ITM_TCR_TSENA_Pos
 1U

	)

798 
	#ITM_TCR_TSENA_Msk
 (1UL << 
ITM_TCR_TSENA_Pos
è

	)

800 
	#ITM_TCR_ITMENA_Pos
 0U

	)

801 
	#ITM_TCR_ITMENA_Msk
 (1UL )

	)

804 
	#ITM_IWR_ATVALIDM_Pos
 0U

	)

805 
	#ITM_IWR_ATVALIDM_Msk
 (1UL )

	)

808 
	#ITM_IRR_ATREADYM_Pos
 0U

	)

809 
	#ITM_IRR_ATREADYM_Msk
 (1UL )

	)

812 
	#ITM_IMCR_INTEGRATION_Pos
 0U

	)

813 
	#ITM_IMCR_INTEGRATION_Msk
 (1UL )

	)

816 
	#ITM_LSR_By‹Acc_Pos
 2U

	)

817 
	#ITM_LSR_By‹Acc_Msk
 (1UL << 
ITM_LSR_By‹Acc_Pos
è

	)

819 
	#ITM_LSR_Acûss_Pos
 1U

	)

820 
	#ITM_LSR_Acûss_Msk
 (1UL << 
ITM_LSR_Acûss_Pos
è

	)

822 
	#ITM_LSR_P»£Á_Pos
 0U

	)

823 
	#ITM_LSR_P»£Á_Msk
 (1UL )

	)

840 
__IOM
 
ušt32_t
 
CTRL
;

841 
__IOM
 
ušt32_t
 
CYCCNT
;

842 
__IOM
 
ušt32_t
 
CPICNT
;

843 
__IOM
 
ušt32_t
 
EXCCNT
;

844 
__IOM
 
ušt32_t
 
SLEEPCNT
;

845 
__IOM
 
ušt32_t
 
LSUCNT
;

846 
__IOM
 
ušt32_t
 
FOLDCNT
;

847 
__IM
 
ušt32_t
 
PCSR
;

848 
__IOM
 
ušt32_t
 
COMP0
;

849 
__IOM
 
ušt32_t
 
MASK0
;

850 
__IOM
 
ušt32_t
 
FUNCTION0
;

851 
ušt32_t
 
RESERVED0
[1U];

852 
__IOM
 
ušt32_t
 
COMP1
;

853 
__IOM
 
ušt32_t
 
MASK1
;

854 
__IOM
 
ušt32_t
 
FUNCTION1
;

855 
ušt32_t
 
RESERVED1
[1U];

856 
__IOM
 
ušt32_t
 
COMP2
;

857 
__IOM
 
ušt32_t
 
MASK2
;

858 
__IOM
 
ušt32_t
 
FUNCTION2
;

859 
ušt32_t
 
RESERVED2
[1U];

860 
__IOM
 
ušt32_t
 
COMP3
;

861 
__IOM
 
ušt32_t
 
MASK3
;

862 
__IOM
 
ušt32_t
 
FUNCTION3
;

863 } 
	tDWT_Ty³
;

866 
	#DWT_CTRL_NUMCOMP_Pos
 28U

	)

867 
	#DWT_CTRL_NUMCOMP_Msk
 (0xFUL << 
DWT_CTRL_NUMCOMP_Pos
è

	)

869 
	#DWT_CTRL_NOTRCPKT_Pos
 27U

	)

870 
	#DWT_CTRL_NOTRCPKT_Msk
 (0x1UL << 
DWT_CTRL_NOTRCPKT_Pos
è

	)

872 
	#DWT_CTRL_NOEXTTRIG_Pos
 26U

	)

873 
	#DWT_CTRL_NOEXTTRIG_Msk
 (0x1UL << 
DWT_CTRL_NOEXTTRIG_Pos
è

	)

875 
	#DWT_CTRL_NOCYCCNT_Pos
 25U

	)

876 
	#DWT_CTRL_NOCYCCNT_Msk
 (0x1UL << 
DWT_CTRL_NOCYCCNT_Pos
è

	)

878 
	#DWT_CTRL_NOPRFCNT_Pos
 24U

	)

879 
	#DWT_CTRL_NOPRFCNT_Msk
 (0x1UL << 
DWT_CTRL_NOPRFCNT_Pos
è

	)

881 
	#DWT_CTRL_CYCEVTENA_Pos
 22U

	)

882 
	#DWT_CTRL_CYCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CYCEVTENA_Pos
è

	)

884 
	#DWT_CTRL_FOLDEVTENA_Pos
 21U

	)

885 
	#DWT_CTRL_FOLDEVTENA_Msk
 (0x1UL << 
DWT_CTRL_FOLDEVTENA_Pos
è

	)

887 
	#DWT_CTRL_LSUEVTENA_Pos
 20U

	)

888 
	#DWT_CTRL_LSUEVTENA_Msk
 (0x1UL << 
DWT_CTRL_LSUEVTENA_Pos
è

	)

890 
	#DWT_CTRL_SLEEPEVTENA_Pos
 19U

	)

891 
	#DWT_CTRL_SLEEPEVTENA_Msk
 (0x1UL << 
DWT_CTRL_SLEEPEVTENA_Pos
è

	)

893 
	#DWT_CTRL_EXCEVTENA_Pos
 18U

	)

894 
	#DWT_CTRL_EXCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_EXCEVTENA_Pos
è

	)

896 
	#DWT_CTRL_CPIEVTENA_Pos
 17U

	)

897 
	#DWT_CTRL_CPIEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CPIEVTENA_Pos
è

	)

899 
	#DWT_CTRL_EXCTRCENA_Pos
 16U

	)

900 
	#DWT_CTRL_EXCTRCENA_Msk
 (0x1UL << 
DWT_CTRL_EXCTRCENA_Pos
è

	)

902 
	#DWT_CTRL_PCSAMPLENA_Pos
 12U

	)

903 
	#DWT_CTRL_PCSAMPLENA_Msk
 (0x1UL << 
DWT_CTRL_PCSAMPLENA_Pos
è

	)

905 
	#DWT_CTRL_SYNCTAP_Pos
 10U

	)

906 
	#DWT_CTRL_SYNCTAP_Msk
 (0x3UL << 
DWT_CTRL_SYNCTAP_Pos
è

	)

908 
	#DWT_CTRL_CYCTAP_Pos
 9U

	)

909 
	#DWT_CTRL_CYCTAP_Msk
 (0x1UL << 
DWT_CTRL_CYCTAP_Pos
è

	)

911 
	#DWT_CTRL_POSTINIT_Pos
 5U

	)

912 
	#DWT_CTRL_POSTINIT_Msk
 (0xFUL << 
DWT_CTRL_POSTINIT_Pos
è

	)

914 
	#DWT_CTRL_POSTPRESET_Pos
 1U

	)

915 
	#DWT_CTRL_POSTPRESET_Msk
 (0xFUL << 
DWT_CTRL_POSTPRESET_Pos
è

	)

917 
	#DWT_CTRL_CYCCNTENA_Pos
 0U

	)

918 
	#DWT_CTRL_CYCCNTENA_Msk
 (0x1UL )

	)

921 
	#DWT_CPICNT_CPICNT_Pos
 0U

	)

922 
	#DWT_CPICNT_CPICNT_Msk
 (0xFFUL )

	)

925 
	#DWT_EXCCNT_EXCCNT_Pos
 0U

	)

926 
	#DWT_EXCCNT_EXCCNT_Msk
 (0xFFUL )

	)

929 
	#DWT_SLEEPCNT_SLEEPCNT_Pos
 0U

	)

930 
	#DWT_SLEEPCNT_SLEEPCNT_Msk
 (0xFFUL )

	)

933 
	#DWT_LSUCNT_LSUCNT_Pos
 0U

	)

934 
	#DWT_LSUCNT_LSUCNT_Msk
 (0xFFUL )

	)

937 
	#DWT_FOLDCNT_FOLDCNT_Pos
 0U

	)

938 
	#DWT_FOLDCNT_FOLDCNT_Msk
 (0xFFUL )

	)

941 
	#DWT_MASK_MASK_Pos
 0U

	)

942 
	#DWT_MASK_MASK_Msk
 (0x1FUL )

	)

945 
	#DWT_FUNCTION_MATCHED_Pos
 24U

	)

946 
	#DWT_FUNCTION_MATCHED_Msk
 (0x1UL << 
DWT_FUNCTION_MATCHED_Pos
è

	)

948 
	#DWT_FUNCTION_DATAVADDR1_Pos
 16U

	)

949 
	#DWT_FUNCTION_DATAVADDR1_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR1_Pos
è

	)

951 
	#DWT_FUNCTION_DATAVADDR0_Pos
 12U

	)

952 
	#DWT_FUNCTION_DATAVADDR0_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR0_Pos
è

	)

954 
	#DWT_FUNCTION_DATAVSIZE_Pos
 10U

	)

955 
	#DWT_FUNCTION_DATAVSIZE_Msk
 (0x3UL << 
DWT_FUNCTION_DATAVSIZE_Pos
è

	)

957 
	#DWT_FUNCTION_LNK1ENA_Pos
 9U

	)

958 
	#DWT_FUNCTION_LNK1ENA_Msk
 (0x1UL << 
DWT_FUNCTION_LNK1ENA_Pos
è

	)

960 
	#DWT_FUNCTION_DATAVMATCH_Pos
 8U

	)

961 
	#DWT_FUNCTION_DATAVMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_DATAVMATCH_Pos
è

	)

963 
	#DWT_FUNCTION_CYCMATCH_Pos
 7U

	)

964 
	#DWT_FUNCTION_CYCMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_CYCMATCH_Pos
è

	)

966 
	#DWT_FUNCTION_EMITRANGE_Pos
 5U

	)

967 
	#DWT_FUNCTION_EMITRANGE_Msk
 (0x1UL << 
DWT_FUNCTION_EMITRANGE_Pos
è

	)

969 
	#DWT_FUNCTION_FUNCTION_Pos
 0U

	)

970 
	#DWT_FUNCTION_FUNCTION_Msk
 (0xFUL )

	)

987 
__IOM
 
ušt32_t
 
SSPSR
;

988 
__IOM
 
ušt32_t
 
CSPSR
;

989 
ušt32_t
 
RESERVED0
[2U];

990 
__IOM
 
ušt32_t
 
ACPR
;

991 
ušt32_t
 
RESERVED1
[55U];

992 
__IOM
 
ušt32_t
 
SPPR
;

993 
ušt32_t
 
RESERVED2
[131U];

994 
__IM
 
ušt32_t
 
FFSR
;

995 
__IOM
 
ušt32_t
 
FFCR
;

996 
__IM
 
ušt32_t
 
FSCR
;

997 
ušt32_t
 
RESERVED3
[759U];

998 
__IM
 
ušt32_t
 
TRIGGER
;

999 
__IM
 
ušt32_t
 
FIFO0
;

1000 
__IM
 
ušt32_t
 
ITATBCTR2
;

1001 
ušt32_t
 
RESERVED4
[1U];

1002 
__IM
 
ušt32_t
 
ITATBCTR0
;

1003 
__IM
 
ušt32_t
 
FIFO1
;

1004 
__IOM
 
ušt32_t
 
ITCTRL
;

1005 
ušt32_t
 
RESERVED5
[39U];

1006 
__IOM
 
ušt32_t
 
CLAIMSET
;

1007 
__IOM
 
ušt32_t
 
CLAIMCLR
;

1008 
ušt32_t
 
RESERVED7
[8U];

1009 
__IM
 
ušt32_t
 
DEVID
;

1010 
__IM
 
ušt32_t
 
DEVTYPE
;

1011 } 
	tTPI_Ty³
;

1014 
	#TPI_ACPR_PRESCALER_Pos
 0U

	)

1015 
	#TPI_ACPR_PRESCALER_Msk
 (0x1FFFUL )

	)

1018 
	#TPI_SPPR_TXMODE_Pos
 0U

	)

1019 
	#TPI_SPPR_TXMODE_Msk
 (0x3UL )

	)

1022 
	#TPI_FFSR_FtNÚStÝ_Pos
 3U

	)

1023 
	#TPI_FFSR_FtNÚStÝ_Msk
 (0x1UL << 
TPI_FFSR_FtNÚStÝ_Pos
è

	)

1025 
	#TPI_FFSR_TCP»£Á_Pos
 2U

	)

1026 
	#TPI_FFSR_TCP»£Á_Msk
 (0x1UL << 
TPI_FFSR_TCP»£Á_Pos
è

	)

1028 
	#TPI_FFSR_FtStÝ³d_Pos
 1U

	)

1029 
	#TPI_FFSR_FtStÝ³d_Msk
 (0x1UL << 
TPI_FFSR_FtStÝ³d_Pos
è

	)

1031 
	#TPI_FFSR_FlInProg_Pos
 0U

	)

1032 
	#TPI_FFSR_FlInProg_Msk
 (0x1UL )

	)

1035 
	#TPI_FFCR_TrigIn_Pos
 8U

	)

1036 
	#TPI_FFCR_TrigIn_Msk
 (0x1UL << 
TPI_FFCR_TrigIn_Pos
è

	)

1038 
	#TPI_FFCR_EnFCÚt_Pos
 1U

	)

1039 
	#TPI_FFCR_EnFCÚt_Msk
 (0x1UL << 
TPI_FFCR_EnFCÚt_Pos
è

	)

1042 
	#TPI_TRIGGER_TRIGGER_Pos
 0U

	)

1043 
	#TPI_TRIGGER_TRIGGER_Msk
 (0x1UL )

	)

1046 
	#TPI_FIFO0_ITM_ATVALID_Pos
 29U

	)

1047 
	#TPI_FIFO0_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ITM_ATVALID_Pos
è

	)

1049 
	#TPI_FIFO0_ITM_by‹couÁ_Pos
 27U

	)

1050 
	#TPI_FIFO0_ITM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO0_ITM_by‹couÁ_Pos
è

	)

1052 
	#TPI_FIFO0_ETM_ATVALID_Pos
 26U

	)

1053 
	#TPI_FIFO0_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ETM_ATVALID_Pos
è

	)

1055 
	#TPI_FIFO0_ETM_by‹couÁ_Pos
 24U

	)

1056 
	#TPI_FIFO0_ETM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO0_ETM_by‹couÁ_Pos
è

	)

1058 
	#TPI_FIFO0_ETM2_Pos
 16U

	)

1059 
	#TPI_FIFO0_ETM2_Msk
 (0xFFUL << 
TPI_FIFO0_ETM2_Pos
è

	)

1061 
	#TPI_FIFO0_ETM1_Pos
 8U

	)

1062 
	#TPI_FIFO0_ETM1_Msk
 (0xFFUL << 
TPI_FIFO0_ETM1_Pos
è

	)

1064 
	#TPI_FIFO0_ETM0_Pos
 0U

	)

1065 
	#TPI_FIFO0_ETM0_Msk
 (0xFFUL )

	)

1068 
	#TPI_ITATBCTR2_ATREADY_Pos
 0U

	)

1069 
	#TPI_ITATBCTR2_ATREADY_Msk
 (0x1UL )

	)

1072 
	#TPI_FIFO1_ITM_ATVALID_Pos
 29U

	)

1073 
	#TPI_FIFO1_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ITM_ATVALID_Pos
è

	)

1075 
	#TPI_FIFO1_ITM_by‹couÁ_Pos
 27U

	)

1076 
	#TPI_FIFO1_ITM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO1_ITM_by‹couÁ_Pos
è

	)

1078 
	#TPI_FIFO1_ETM_ATVALID_Pos
 26U

	)

1079 
	#TPI_FIFO1_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ETM_ATVALID_Pos
è

	)

1081 
	#TPI_FIFO1_ETM_by‹couÁ_Pos
 24U

	)

1082 
	#TPI_FIFO1_ETM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO1_ETM_by‹couÁ_Pos
è

	)

1084 
	#TPI_FIFO1_ITM2_Pos
 16U

	)

1085 
	#TPI_FIFO1_ITM2_Msk
 (0xFFUL << 
TPI_FIFO1_ITM2_Pos
è

	)

1087 
	#TPI_FIFO1_ITM1_Pos
 8U

	)

1088 
	#TPI_FIFO1_ITM1_Msk
 (0xFFUL << 
TPI_FIFO1_ITM1_Pos
è

	)

1090 
	#TPI_FIFO1_ITM0_Pos
 0U

	)

1091 
	#TPI_FIFO1_ITM0_Msk
 (0xFFUL )

	)

1094 
	#TPI_ITATBCTR0_ATREADY_Pos
 0U

	)

1095 
	#TPI_ITATBCTR0_ATREADY_Msk
 (0x1UL )

	)

1098 
	#TPI_ITCTRL_Mode_Pos
 0U

	)

1099 
	#TPI_ITCTRL_Mode_Msk
 (0x1UL )

	)

1102 
	#TPI_DEVID_NRZVALID_Pos
 11U

	)

1103 
	#TPI_DEVID_NRZVALID_Msk
 (0x1UL << 
TPI_DEVID_NRZVALID_Pos
è

	)

1105 
	#TPI_DEVID_MANCVALID_Pos
 10U

	)

1106 
	#TPI_DEVID_MANCVALID_Msk
 (0x1UL << 
TPI_DEVID_MANCVALID_Pos
è

	)

1108 
	#TPI_DEVID_PTINVALID_Pos
 9U

	)

1109 
	#TPI_DEVID_PTINVALID_Msk
 (0x1UL << 
TPI_DEVID_PTINVALID_Pos
è

	)

1111 
	#TPI_DEVID_MšBufSz_Pos
 6U

	)

1112 
	#TPI_DEVID_MšBufSz_Msk
 (0x7UL << 
TPI_DEVID_MšBufSz_Pos
è

	)

1114 
	#TPI_DEVID_AsynClkIn_Pos
 5U

	)

1115 
	#TPI_DEVID_AsynClkIn_Msk
 (0x1UL << 
TPI_DEVID_AsynClkIn_Pos
è

	)

1117 
	#TPI_DEVID_NrT¿ûIÅut_Pos
 0U

	)

1118 
	#TPI_DEVID_NrT¿ûIÅut_Msk
 (0x1FUL )

	)

1121 
	#TPI_DEVTYPE_MajÜTy³_Pos
 4U

	)

1122 
	#TPI_DEVTYPE_MajÜTy³_Msk
 (0xFUL << 
TPI_DEVTYPE_MajÜTy³_Pos
è

	)

1124 
	#TPI_DEVTYPE_SubTy³_Pos
 0U

	)

1125 
	#TPI_DEVTYPE_SubTy³_Msk
 (0xFUL )

	)

1130 #ià(
__MPU_PRESENT
 == 1U)

1143 
__IM
 
ušt32_t
 
TYPE
;

1144 
__IOM
 
ušt32_t
 
CTRL
;

1145 
__IOM
 
ušt32_t
 
RNR
;

1146 
__IOM
 
ušt32_t
 
RBAR
;

1147 
__IOM
 
ušt32_t
 
RASR
;

1148 
__IOM
 
ušt32_t
 
RBAR_A1
;

1149 
__IOM
 
ušt32_t
 
RASR_A1
;

1150 
__IOM
 
ušt32_t
 
RBAR_A2
;

1151 
__IOM
 
ušt32_t
 
RASR_A2
;

1152 
__IOM
 
ušt32_t
 
RBAR_A3
;

1153 
__IOM
 
ušt32_t
 
RASR_A3
;

1154 } 
	tMPU_Ty³
;

1157 
	#MPU_TYPE_IREGION_Pos
 16U

	)

1158 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos
è

	)

1160 
	#MPU_TYPE_DREGION_Pos
 8U

	)

1161 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos
è

	)

1163 
	#MPU_TYPE_SEPARATE_Pos
 0U

	)

1164 
	#MPU_TYPE_SEPARATE_Msk
 (1UL )

	)

1167 
	#MPU_CTRL_PRIVDEFENA_Pos
 2U

	)

1168 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos
è

	)

1170 
	#MPU_CTRL_HFNMIENA_Pos
 1U

	)

1171 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos
è

	)

1173 
	#MPU_CTRL_ENABLE_Pos
 0U

	)

1174 
	#MPU_CTRL_ENABLE_Msk
 (1UL )

	)

1177 
	#MPU_RNR_REGION_Pos
 0U

	)

1178 
	#MPU_RNR_REGION_Msk
 (0xFFUL )

	)

1181 
	#MPU_RBAR_ADDR_Pos
 5U

	)

1182 
	#MPU_RBAR_ADDR_Msk
 (0x7FFFFFFUL << 
MPU_RBAR_ADDR_Pos
è

	)

1184 
	#MPU_RBAR_VALID_Pos
 4U

	)

1185 
	#MPU_RBAR_VALID_Msk
 (1UL << 
MPU_RBAR_VALID_Pos
è

	)

1187 
	#MPU_RBAR_REGION_Pos
 0U

	)

1188 
	#MPU_RBAR_REGION_Msk
 (0xFUL )

	)

1191 
	#MPU_RASR_ATTRS_Pos
 16U

	)

1192 
	#MPU_RASR_ATTRS_Msk
 (0xFFFFUL << 
MPU_RASR_ATTRS_Pos
è

	)

1194 
	#MPU_RASR_XN_Pos
 28U

	)

1195 
	#MPU_RASR_XN_Msk
 (1UL << 
MPU_RASR_XN_Pos
è

	)

1197 
	#MPU_RASR_AP_Pos
 24U

	)

1198 
	#MPU_RASR_AP_Msk
 (0x7UL << 
MPU_RASR_AP_Pos
è

	)

1200 
	#MPU_RASR_TEX_Pos
 19U

	)

1201 
	#MPU_RASR_TEX_Msk
 (0x7UL << 
MPU_RASR_TEX_Pos
è

	)

1203 
	#MPU_RASR_S_Pos
 18U

	)

1204 
	#MPU_RASR_S_Msk
 (1UL << 
MPU_RASR_S_Pos
è

	)

1206 
	#MPU_RASR_C_Pos
 17U

	)

1207 
	#MPU_RASR_C_Msk
 (1UL << 
MPU_RASR_C_Pos
è

	)

1209 
	#MPU_RASR_B_Pos
 16U

	)

1210 
	#MPU_RASR_B_Msk
 (1UL << 
MPU_RASR_B_Pos
è

	)

1212 
	#MPU_RASR_SRD_Pos
 8U

	)

1213 
	#MPU_RASR_SRD_Msk
 (0xFFUL << 
MPU_RASR_SRD_Pos
è

	)

1215 
	#MPU_RASR_SIZE_Pos
 1U

	)

1216 
	#MPU_RASR_SIZE_Msk
 (0x1FUL << 
MPU_RASR_SIZE_Pos
è

	)

1218 
	#MPU_RASR_ENABLE_Pos
 0U

	)

1219 
	#MPU_RASR_ENABLE_Msk
 (1UL )

	)

1237 
__IOM
 
ušt32_t
 
DHCSR
;

1238 
__OM
 
ušt32_t
 
DCRSR
;

1239 
__IOM
 
ušt32_t
 
DCRDR
;

1240 
__IOM
 
ušt32_t
 
DEMCR
;

1241 } 
	tCÜeDebug_Ty³
;

1244 
	#CÜeDebug_DHCSR_DBGKEY_Pos
 16U

	)

1245 
	#CÜeDebug_DHCSR_DBGKEY_Msk
 (0xFFFFUL << 
CÜeDebug_DHCSR_DBGKEY_Pos
è

	)

1247 
	#CÜeDebug_DHCSR_S_RESET_ST_Pos
 25U

	)

1248 
	#CÜeDebug_DHCSR_S_RESET_ST_Msk
 (1UL << 
CÜeDebug_DHCSR_S_RESET_ST_Pos
è

	)

1250 
	#CÜeDebug_DHCSR_S_RETIRE_ST_Pos
 24U

	)

1251 
	#CÜeDebug_DHCSR_S_RETIRE_ST_Msk
 (1UL << 
CÜeDebug_DHCSR_S_RETIRE_ST_Pos
è

	)

1253 
	#CÜeDebug_DHCSR_S_LOCKUP_Pos
 19U

	)

1254 
	#CÜeDebug_DHCSR_S_LOCKUP_Msk
 (1UL << 
CÜeDebug_DHCSR_S_LOCKUP_Pos
è

	)

1256 
	#CÜeDebug_DHCSR_S_SLEEP_Pos
 18U

	)

1257 
	#CÜeDebug_DHCSR_S_SLEEP_Msk
 (1UL << 
CÜeDebug_DHCSR_S_SLEEP_Pos
è

	)

1259 
	#CÜeDebug_DHCSR_S_HALT_Pos
 17U

	)

1260 
	#CÜeDebug_DHCSR_S_HALT_Msk
 (1UL << 
CÜeDebug_DHCSR_S_HALT_Pos
è

	)

1262 
	#CÜeDebug_DHCSR_S_REGRDY_Pos
 16U

	)

1263 
	#CÜeDebug_DHCSR_S_REGRDY_Msk
 (1UL << 
CÜeDebug_DHCSR_S_REGRDY_Pos
è

	)

1265 
	#CÜeDebug_DHCSR_C_SNAPSTALL_Pos
 5U

	)

1266 
	#CÜeDebug_DHCSR_C_SNAPSTALL_Msk
 (1UL << 
CÜeDebug_DHCSR_C_SNAPSTALL_Pos
è

	)

1268 
	#CÜeDebug_DHCSR_C_MASKINTS_Pos
 3U

	)

1269 
	#CÜeDebug_DHCSR_C_MASKINTS_Msk
 (1UL << 
CÜeDebug_DHCSR_C_MASKINTS_Pos
è

	)

1271 
	#CÜeDebug_DHCSR_C_STEP_Pos
 2U

	)

1272 
	#CÜeDebug_DHCSR_C_STEP_Msk
 (1UL << 
CÜeDebug_DHCSR_C_STEP_Pos
è

	)

1274 
	#CÜeDebug_DHCSR_C_HALT_Pos
 1U

	)

1275 
	#CÜeDebug_DHCSR_C_HALT_Msk
 (1UL << 
CÜeDebug_DHCSR_C_HALT_Pos
è

	)

1277 
	#CÜeDebug_DHCSR_C_DEBUGEN_Pos
 0U

	)

1278 
	#CÜeDebug_DHCSR_C_DEBUGEN_Msk
 (1UL )

	)

1281 
	#CÜeDebug_DCRSR_REGWnR_Pos
 16U

	)

1282 
	#CÜeDebug_DCRSR_REGWnR_Msk
 (1UL << 
CÜeDebug_DCRSR_REGWnR_Pos
è

	)

1284 
	#CÜeDebug_DCRSR_REGSEL_Pos
 0U

	)

1285 
	#CÜeDebug_DCRSR_REGSEL_Msk
 (0x1FUL )

	)

1288 
	#CÜeDebug_DEMCR_TRCENA_Pos
 24U

	)

1289 
	#CÜeDebug_DEMCR_TRCENA_Msk
 (1UL << 
CÜeDebug_DEMCR_TRCENA_Pos
è

	)

1291 
	#CÜeDebug_DEMCR_MON_REQ_Pos
 19U

	)

1292 
	#CÜeDebug_DEMCR_MON_REQ_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_REQ_Pos
è

	)

1294 
	#CÜeDebug_DEMCR_MON_STEP_Pos
 18U

	)

1295 
	#CÜeDebug_DEMCR_MON_STEP_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_STEP_Pos
è

	)

1297 
	#CÜeDebug_DEMCR_MON_PEND_Pos
 17U

	)

1298 
	#CÜeDebug_DEMCR_MON_PEND_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_PEND_Pos
è

	)

1300 
	#CÜeDebug_DEMCR_MON_EN_Pos
 16U

	)

1301 
	#CÜeDebug_DEMCR_MON_EN_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_EN_Pos
è

	)

1303 
	#CÜeDebug_DEMCR_VC_HARDERR_Pos
 10U

	)

1304 
	#CÜeDebug_DEMCR_VC_HARDERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_HARDERR_Pos
è

	)

1306 
	#CÜeDebug_DEMCR_VC_INTERR_Pos
 9U

	)

1307 
	#CÜeDebug_DEMCR_VC_INTERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_INTERR_Pos
è

	)

1309 
	#CÜeDebug_DEMCR_VC_BUSERR_Pos
 8U

	)

1310 
	#CÜeDebug_DEMCR_VC_BUSERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_BUSERR_Pos
è

	)

1312 
	#CÜeDebug_DEMCR_VC_STATERR_Pos
 7U

	)

1313 
	#CÜeDebug_DEMCR_VC_STATERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_STATERR_Pos
è

	)

1315 
	#CÜeDebug_DEMCR_VC_CHKERR_Pos
 6U

	)

1316 
	#CÜeDebug_DEMCR_VC_CHKERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_CHKERR_Pos
è

	)

1318 
	#CÜeDebug_DEMCR_VC_NOCPERR_Pos
 5U

	)

1319 
	#CÜeDebug_DEMCR_VC_NOCPERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_NOCPERR_Pos
è

	)

1321 
	#CÜeDebug_DEMCR_VC_MMERR_Pos
 4U

	)

1322 
	#CÜeDebug_DEMCR_VC_MMERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_MMERR_Pos
è

	)

1324 
	#CÜeDebug_DEMCR_VC_CORERESET_Pos
 0U

	)

1325 
	#CÜeDebug_DEMCR_VC_CORERESET_Msk
 (1UL )

	)

1343 
	#_VAL2FLD
(
f›ld
, 
v®ue
è((v®u<< f›ld ## 
_Pos
è& f›ld ## 
_Msk
)

	)

1351 
	#_FLD2VAL
(
f›ld
, 
v®ue
è((v®u& f›ld ## 
_Msk
è>> f›ld ## 
_Pos
)

	)

1364 
	#SCS_BASE
 (0xE000E000ULè

	)

1365 
	#ITM_BASE
 (0xE0000000ULè

	)

1366 
	#DWT_BASE
 (0xE0001000ULè

	)

1367 
	#TPI_BASE
 (0xE0040000ULè

	)

1368 
	#CÜeDebug_BASE
 (0xE000EDF0ULè

	)

1369 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010ULè

	)

1370 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100ULè

	)

1371 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00ULè

	)

1373 
	#SCnSCB
 ((
SCnSCB_Ty³
 *è
SCS_BASE
 )

	)

1374 
	#SCB
 ((
SCB_Ty³
 *è
SCB_BASE
 )

	)

1375 
	#SysTick
 ((
SysTick_Ty³
 *è
SysTick_BASE
 )

	)

1376 
	#NVIC
 ((
NVIC_Ty³
 *è
NVIC_BASE
 )

	)

1377 
	#ITM
 ((
ITM_Ty³
 *è
ITM_BASE
 )

	)

1378 
	#DWT
 ((
DWT_Ty³
 *è
DWT_BASE
 )

	)

1379 
	#TPI
 ((
TPI_Ty³
 *è
TPI_BASE
 )

	)

1380 
	#CÜeDebug
 ((
CÜeDebug_Ty³
 *è
CÜeDebug_BASE
è

	)

1382 #ià(
__MPU_PRESENT
 == 1U)

1383 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90ULè

	)

1384 
	#MPU
 ((
MPU_Ty³
 *è
MPU_BASE
 )

	)

1422 
__STATIC_INLINE
 
NVIC_S‘PriÜ™yGroupšg
(
ušt32_t
 
PriÜ™yGroup
)

1424 
ušt32_t
 
»g_v®ue
;

1425 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1427 
»g_v®ue
 = 
SCB
->
AIRCR
;

1428 
»g_v®ue
 &ð~((
ušt32_t
)(
SCB_AIRCR_VECTKEY_Msk
 | 
SCB_AIRCR_PRIGROUP_Msk
));

1429 
»g_v®ue
 = (reg_value |

1430 ((
ušt32_t
)0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

1431 (
PriÜ™yGroupTmp
 << 8U) );

1432 
SCB
->
AIRCR
 = 
»g_v®ue
;

1441 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘PriÜ™yGroupšg
()

1443  ((
ušt32_t
)((
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
è>> 
SCB_AIRCR_PRIGROUP_Pos
));

1452 
__STATIC_INLINE
 
NVIC_EÇbËIRQ
(
IRQn_Ty³
 
IRQn
)

1454 
NVIC
->
ISER
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1463 
__STATIC_INLINE
 
NVIC_Di§bËIRQ
(
IRQn_Ty³
 
IRQn
)

1465 
NVIC
->
ICER
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1476 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1478 ((
ušt32_t
)(((
NVIC
->
ISPR
[(((ušt32_t)(
št32_t
)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1487 
__STATIC_INLINE
 
NVIC_S‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1489 
NVIC
->
ISPR
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1498 
__STATIC_INLINE
 
NVIC_CË¬P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1500 
NVIC
->
ICPR
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1511 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘Aùive
(
IRQn_Ty³
 
IRQn
)

1513 ((
ušt32_t
)(((
NVIC
->
IABR
[(((ušt32_t)(
št32_t
)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1524 
__STATIC_INLINE
 
NVIC_S‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
´iÜ™y
)

1526 ià((
št32_t
)(
IRQn
) < 0)

1528 
SCB
->
SHP
[(((
ušt32_t
)(
št32_t
)
IRQn
è& 0xFUL)-4UL] = (
ušt8_t
)((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)) & (uint32_t)0xFFUL);

1532 
NVIC
->
IP
[((
ušt32_t
)(
št32_t
)
IRQn
)] = (
ušt8_t
)((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)) & (uint32_t)0xFFUL);

1546 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘PriÜ™y
(
IRQn_Ty³
 
IRQn
)

1549 ià((
št32_t
)(
IRQn
) < 0)

1551 (((
ušt32_t
)
SCB
->
SHP
[(((ušt32_t)(
št32_t
)
IRQn
è& 0xFUL)-4UL] >> (8U - 
__NVIC_PRIO_BITS
)));

1555 (((
ušt32_t
)
NVIC
->
IP
[((ušt32_t)(
št32_t
)
IRQn
)] >> (8U - 
__NVIC_PRIO_BITS
)));

1571 
__STATIC_INLINE
 
ušt32_t
 
NVIC_EncodePriÜ™y
 (ušt32_ˆ
PriÜ™yGroup
, ušt32_ˆ
P»em±PriÜ™y
, ušt32_ˆ
SubPriÜ™y
)

1573 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1574 
ušt32_t
 
P»em±PriÜ™yB™s
;

1575 
ušt32_t
 
SubPriÜ™yB™s
;

1577 
P»em±PriÜ™yB™s
 = ((7UL - 
PriÜ™yGroupTmp
è> (
ušt32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

1578 
SubPriÜ™yB™s
 = ((
PriÜ™yGroupTmp
 + (
ušt32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

1581 ((
P»em±PriÜ™y
 & (
ušt32_t
)((1UL << (
P»em±PriÜ™yB™s
)è- 1UL)è<< 
SubPriÜ™yB™s
) |

1582 ((
SubPriÜ™y
 & (
ušt32_t
)((1UL << (
SubPriÜ™yB™s
 )) - 1UL)))

1598 
__STATIC_INLINE
 
NVIC_DecodePriÜ™y
 (
ušt32_t
 
PriÜ™y
, ušt32_ˆ
PriÜ™yGroup
, ušt32_t* cÚ¡ 
pP»em±PriÜ™y
, ušt32_t* cÚ¡ 
pSubPriÜ™y
)

1600 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1601 
ušt32_t
 
P»em±PriÜ™yB™s
;

1602 
ušt32_t
 
SubPriÜ™yB™s
;

1604 
P»em±PriÜ™yB™s
 = ((7UL - 
PriÜ™yGroupTmp
è> (
ušt32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

1605 
SubPriÜ™yB™s
 = ((
PriÜ™yGroupTmp
 + (
ušt32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

1607 *
pP»em±PriÜ™y
 = (
PriÜ™y
 >> 
SubPriÜ™yB™s
è& (
ušt32_t
)((1UL << (
P»em±PriÜ™yB™s
)) - 1UL);

1608 *
pSubPriÜ™y
 = (
PriÜ™y
 ) & (
ušt32_t
)((1UL << (
SubPriÜ™yB™s
 )) - 1UL);

1616 
__STATIC_INLINE
 
NVIC_Sy¡emRe£t
()

1618 
__DSB
();

1620 
SCB
->
AIRCR
 = (
ušt32_t
)((0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

1621 (
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
) |

1622 
SCB_AIRCR_SYSRESETREQ_Msk
 );

1623 
__DSB
();

1627 
__NOP
();

1643 #ià(
__V’dÜ_SysTickCÚfig
 == 0U)

1656 
__STATIC_INLINE
 
ušt32_t
 
SysTick_CÚfig
(ušt32_ˆ
ticks
)

1658 ià((
ticks
 - 1ULè> 
SysTick_LOAD_RELOAD_Msk
)

1663 
SysTick
->
LOAD
 = (
ušt32_t
)(
ticks
 - 1UL);

1664 
NVIC_S‘PriÜ™y
 (
SysTick_IRQn
, (1UL << 
__NVIC_PRIO_BITS
) - 1UL);

1665 
SysTick
->
VAL
 = 0UL;

1666 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

1667 
SysTick_CTRL_TICKINT_Msk
 |

1668 
SysTick_CTRL_ENABLE_Msk
;

1686 vÞ©ž
št32_t
 
ITM_RxBufãr
;

1687 
	#ITM_RXBUFFER_EMPTY
 0x5AA55AA5U

	)

1698 
__STATIC_INLINE
 
ušt32_t
 
ITM_S’dCh¬
 (ušt32_ˆ
ch
)

1700 ià(((
	gITM
->
	gTCR
 & 
	gITM_TCR_ITMENA_Msk
) != 0UL) &&

1701 ((
ITM
->
TER
 & 1UL ) != 0UL) )

1703 
ITM
->
PORT
[0U].
u32
 == 0UL)

1705 
__NOP
();

1707 
	gITM
->
	gPORT
[0U].
	gu8
 = (
ušt8_t
)
ch
;

1709  (
	gch
);

1719 
__STATIC_INLINE
 
št32_t
 
ITM_ReûiveCh¬
 ()

1721 
št32_t
 
	gch
 = -1;

1723 ià(
	gITM_RxBufãr
 !ð
ITM_RXBUFFER_EMPTY
)

1725 
ch
 = 
ITM_RxBufãr
;

1726 
	gITM_RxBufãr
 = 
ITM_RXBUFFER_EMPTY
;

1729  (
	gch
);

1739 
__STATIC_INLINE
 
št32_t
 
ITM_CheckCh¬
 ()

1742 ià(
	gITM_RxBufãr
 =ð
ITM_RXBUFFER_EMPTY
)

1757 #ifdeà
__ýlu¥lus


	@i2c_oled/Drivers/CMSIS/Include/core_cm4.h

35 #ià 
defšed
 ( 
__ICCARM__
 )

36 #´agm¨
sy¡em_šþude


37 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

38 #´agm¨
þªg
 
sy¡em_h—d”


41 #iâdeà
__CORE_CM4_H_GENERIC


42 
	#__CORE_CM4_H_GENERIC


	)

44 
	~<¡dšt.h
>

46 #ifdeà
__ýlu¥lus


74 
	#__CM4_CMSIS_VERSION_MAIN
 (0x04Uè

	)

75 
	#__CM4_CMSIS_VERSION_SUB
 (0x1EUè

	)

76 
	#__CM4_CMSIS_VERSION
 ((
__CM4_CMSIS_VERSION_MAIN
 << 16Uè| \

	)

77 
__CM4_CMSIS_VERSION_SUB
 )

79 
	#__CORTEX_M
 (0x04Uè

	)

82 #ià 
defšed
 ( 
__CC_ARM
 )

83 
	#__ASM
 
__asm


	)

84 
	#__INLINE
 
__šlše


	)

85 
	#__STATIC_INLINE
 
__šlše


	)

87 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

88 
	#__ASM
 
__asm


	)

89 
	#__INLINE
 
__šlše


	)

90 
	#__STATIC_INLINE
 
__šlše


	)

92 #–ià
defšed
 ( 
__GNUC__
 )

93 
	#__ASM
 
__asm


	)

94 
	#__INLINE
 
šlše


	)

95 
	#__STATIC_INLINE
 
šlše


	)

97 #–ià
defšed
 ( 
__ICCARM__
 )

98 
	#__ASM
 
__asm


	)

99 
	#__INLINE
 
šlše


	)

100 
	#__STATIC_INLINE
 
šlše


	)

102 #–ià
defšed
 ( 
__TMS470__
 )

103 
	#__ASM
 
__asm


	)

104 
	#__STATIC_INLINE
 
šlše


	)

106 #–ià
defšed
 ( 
__TASKING__
 )

107 
	#__ASM
 
__asm


	)

108 
	#__INLINE
 
šlše


	)

109 
	#__STATIC_INLINE
 
šlše


	)

111 #–ià
defšed
 ( 
__CSMC__
 )

112 
	#__·cked


	)

113 
	#__ASM
 
_asm


	)

114 
	#__INLINE
 
šlše


	)

115 
	#__STATIC_INLINE
 
šlše


	)

118 #”rÜ 
Unknown
 
compž”


124 #ià
defšed
 ( 
__CC_ARM
 )

125 #ià
defšed
 
__TARGET_FPU_VFP


126 #ià(
__FPU_PRESENT
 == 1U)

127 
	#__FPU_USED
 1U

	)

130 
	#__FPU_USED
 0U

	)

133 
	#__FPU_USED
 0U

	)

136 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

137 #ià
defšed
 
__ARM_PCS_VFP


138 #ià(
__FPU_PRESENT
 == 1)

139 
	#__FPU_USED
 1U

	)

142 
	#__FPU_USED
 0U

	)

145 
	#__FPU_USED
 0U

	)

148 #–ià
defšed
 ( 
__GNUC__
 )

149 #ià
defšed
 (
__VFP_FP__
è&& !defšed(
__SOFTFP__
)

150 #ià(
__FPU_PRESENT
 == 1U)

151 
	#__FPU_USED
 1U

	)

154 
	#__FPU_USED
 0U

	)

157 
	#__FPU_USED
 0U

	)

160 #–ià
defšed
 ( 
__ICCARM__
 )

161 #ià
defšed
 
__ARMVFP__


162 #ià(
__FPU_PRESENT
 == 1U)

163 
	#__FPU_USED
 1U

	)

166 
	#__FPU_USED
 0U

	)

169 
	#__FPU_USED
 0U

	)

172 #–ià
defšed
 ( 
__TMS470__
 )

173 #ià
defšed
 
__TI_VFP_SUPPORT__


174 #ià(
__FPU_PRESENT
 == 1U)

175 
	#__FPU_USED
 1U

	)

178 
	#__FPU_USED
 0U

	)

181 
	#__FPU_USED
 0U

	)

184 #–ià
defšed
 ( 
__TASKING__
 )

185 #ià
defšed
 
__FPU_VFP__


186 #ià(
__FPU_PRESENT
 == 1U)

187 
	#__FPU_USED
 1U

	)

190 
	#__FPU_USED
 0U

	)

193 
	#__FPU_USED
 0U

	)

196 #–ià
defšed
 ( 
__CSMC__
 )

197 #iàÐ
__CSMC__
 & 0x400U)

198 #ià(
__FPU_PRESENT
 == 1U)

199 
	#__FPU_USED
 1U

	)

202 
	#__FPU_USED
 0U

	)

205 
	#__FPU_USED
 0U

	)

210 
	~"cÜe_cmIn¡r.h
"

211 
	~"cÜe_cmFunc.h
"

212 
	~"cÜe_cmSimd.h
"

214 #ifdeà
__ýlu¥lus


220 #iâdeà
__CMSIS_GENERIC


222 #iâdeà
__CORE_CM4_H_DEPENDANT


223 
	#__CORE_CM4_H_DEPENDANT


	)

225 #ifdeà
__ýlu¥lus


230 #ià
defšed
 
__CHECK_DEVICE_DEFINES


231 #iâdeà
__CM4_REV


232 
	#__CM4_REV
 0x0000U

	)

236 #iâdeà
__FPU_PRESENT


237 
	#__FPU_PRESENT
 0U

	)

241 #iâdeà
__MPU_PRESENT


242 
	#__MPU_PRESENT
 0U

	)

246 #iâdeà
__NVIC_PRIO_BITS


247 
	#__NVIC_PRIO_BITS
 4U

	)

251 #iâdeà
__V’dÜ_SysTickCÚfig


252 
	#__V’dÜ_SysTickCÚfig
 0U

	)

265 #ifdeà
__ýlu¥lus


266 
	#__I
 vÞ©ž

	)

268 
	#__I
 vÞ©žcÚ¡

	)

270 
	#__O
 vÞ©ž

	)

271 
	#__IO
 vÞ©ž

	)

274 
	#__IM
 vÞ©žcÚ¡

	)

275 
	#__OM
 vÞ©ž

	)

276 
	#__IOM
 vÞ©ž

	)

312 
ušt32_t
 
_»£rved0
:16;

313 
ušt32_t
 
GE
:4;

314 
ušt32_t
 
_»£rved1
:7;

315 
ušt32_t
 
Q
:1;

316 
ušt32_t
 
V
:1;

317 
ušt32_t
 
C
:1;

318 
ušt32_t
 
Z
:1;

319 
ušt32_t
 
N
:1;

320 } 
b
;

321 
ušt32_t
 
w
;

322 } 
	tAPSR_Ty³
;

325 
	#APSR_N_Pos
 31U

	)

326 
	#APSR_N_Msk
 (1UL << 
APSR_N_Pos
è

	)

328 
	#APSR_Z_Pos
 30U

	)

329 
	#APSR_Z_Msk
 (1UL << 
APSR_Z_Pos
è

	)

331 
	#APSR_C_Pos
 29U

	)

332 
	#APSR_C_Msk
 (1UL << 
APSR_C_Pos
è

	)

334 
	#APSR_V_Pos
 28U

	)

335 
	#APSR_V_Msk
 (1UL << 
APSR_V_Pos
è

	)

337 
	#APSR_Q_Pos
 27U

	)

338 
	#APSR_Q_Msk
 (1UL << 
APSR_Q_Pos
è

	)

340 
	#APSR_GE_Pos
 16U

	)

341 
	#APSR_GE_Msk
 (0xFUL << 
APSR_GE_Pos
è

	)

351 
ušt32_t
 
ISR
:9;

352 
ušt32_t
 
_»£rved0
:23;

353 } 
b
;

354 
ušt32_t
 
w
;

355 } 
	tIPSR_Ty³
;

358 
	#IPSR_ISR_Pos
 0U

	)

359 
	#IPSR_ISR_Msk
 (0x1FFUL )

	)

369 
ušt32_t
 
ISR
:9;

370 
ušt32_t
 
_»£rved0
:7;

371 
ušt32_t
 
GE
:4;

372 
ušt32_t
 
_»£rved1
:4;

373 
ušt32_t
 
T
:1;

374 
ušt32_t
 
IT
:2;

375 
ušt32_t
 
Q
:1;

376 
ušt32_t
 
V
:1;

377 
ušt32_t
 
C
:1;

378 
ušt32_t
 
Z
:1;

379 
ušt32_t
 
N
:1;

380 } 
b
;

381 
ušt32_t
 
w
;

382 } 
	txPSR_Ty³
;

385 
	#xPSR_N_Pos
 31U

	)

386 
	#xPSR_N_Msk
 (1UL << 
xPSR_N_Pos
è

	)

388 
	#xPSR_Z_Pos
 30U

	)

389 
	#xPSR_Z_Msk
 (1UL << 
xPSR_Z_Pos
è

	)

391 
	#xPSR_C_Pos
 29U

	)

392 
	#xPSR_C_Msk
 (1UL << 
xPSR_C_Pos
è

	)

394 
	#xPSR_V_Pos
 28U

	)

395 
	#xPSR_V_Msk
 (1UL << 
xPSR_V_Pos
è

	)

397 
	#xPSR_Q_Pos
 27U

	)

398 
	#xPSR_Q_Msk
 (1UL << 
xPSR_Q_Pos
è

	)

400 
	#xPSR_IT_Pos
 25U

	)

401 
	#xPSR_IT_Msk
 (3UL << 
xPSR_IT_Pos
è

	)

403 
	#xPSR_T_Pos
 24U

	)

404 
	#xPSR_T_Msk
 (1UL << 
xPSR_T_Pos
è

	)

406 
	#xPSR_GE_Pos
 16U

	)

407 
	#xPSR_GE_Msk
 (0xFUL << 
xPSR_GE_Pos
è

	)

409 
	#xPSR_ISR_Pos
 0U

	)

410 
	#xPSR_ISR_Msk
 (0x1FFUL )

	)

420 
ušt32_t
 
nPRIV
:1;

421 
ušt32_t
 
SPSEL
:1;

422 
ušt32_t
 
FPCA
:1;

423 
ušt32_t
 
_»£rved0
:29;

424 } 
b
;

425 
ušt32_t
 
w
;

426 } 
	tCONTROL_Ty³
;

429 
	#CONTROL_FPCA_Pos
 2U

	)

430 
	#CONTROL_FPCA_Msk
 (1UL << 
CONTROL_FPCA_Pos
è

	)

432 
	#CONTROL_SPSEL_Pos
 1U

	)

433 
	#CONTROL_SPSEL_Msk
 (1UL << 
CONTROL_SPSEL_Pos
è

	)

435 
	#CONTROL_nPRIV_Pos
 0U

	)

436 
	#CONTROL_nPRIV_Msk
 (1UL )

	)

453 
__IOM
 
ušt32_t
 
ISER
[8U];

454 
ušt32_t
 
RESERVED0
[24U];

455 
__IOM
 
ušt32_t
 
ICER
[8U];

456 
ušt32_t
 
RSERVED1
[24U];

457 
__IOM
 
ušt32_t
 
ISPR
[8U];

458 
ušt32_t
 
RESERVED2
[24U];

459 
__IOM
 
ušt32_t
 
ICPR
[8U];

460 
ušt32_t
 
RESERVED3
[24U];

461 
__IOM
 
ušt32_t
 
IABR
[8U];

462 
ušt32_t
 
RESERVED4
[56U];

463 
__IOM
 
ušt8_t
 
IP
[240U];

464 
ušt32_t
 
RESERVED5
[644U];

465 
__OM
 
ušt32_t
 
STIR
;

466 } 
	tNVIC_Ty³
;

469 
	#NVIC_STIR_INTID_Pos
 0U

	)

470 
	#NVIC_STIR_INTID_Msk
 (0x1FFUL )

	)

487 
__IM
 
ušt32_t
 
CPUID
;

488 
__IOM
 
ušt32_t
 
ICSR
;

489 
__IOM
 
ušt32_t
 
VTOR
;

490 
__IOM
 
ušt32_t
 
AIRCR
;

491 
__IOM
 
ušt32_t
 
SCR
;

492 
__IOM
 
ušt32_t
 
CCR
;

493 
__IOM
 
ušt8_t
 
SHP
[12U];

494 
__IOM
 
ušt32_t
 
SHCSR
;

495 
__IOM
 
ušt32_t
 
CFSR
;

496 
__IOM
 
ušt32_t
 
HFSR
;

497 
__IOM
 
ušt32_t
 
DFSR
;

498 
__IOM
 
ušt32_t
 
MMFAR
;

499 
__IOM
 
ušt32_t
 
BFAR
;

500 
__IOM
 
ušt32_t
 
AFSR
;

501 
__IM
 
ušt32_t
 
PFR
[2U];

502 
__IM
 
ušt32_t
 
DFR
;

503 
__IM
 
ušt32_t
 
ADR
;

504 
__IM
 
ušt32_t
 
MMFR
[4U];

505 
__IM
 
ušt32_t
 
ISAR
[5U];

506 
ušt32_t
 
RESERVED0
[5U];

507 
__IOM
 
ušt32_t
 
CPACR
;

508 } 
	tSCB_Ty³
;

511 
	#SCB_CPUID_IMPLEMENTER_Pos
 24U

	)

512 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos
è

	)

514 
	#SCB_CPUID_VARIANT_Pos
 20U

	)

515 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos
è

	)

517 
	#SCB_CPUID_ARCHITECTURE_Pos
 16U

	)

518 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos
è

	)

520 
	#SCB_CPUID_PARTNO_Pos
 4U

	)

521 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos
è

	)

523 
	#SCB_CPUID_REVISION_Pos
 0U

	)

524 
	#SCB_CPUID_REVISION_Msk
 (0xFUL )

	)

527 
	#SCB_ICSR_NMIPENDSET_Pos
 31U

	)

528 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos
è

	)

530 
	#SCB_ICSR_PENDSVSET_Pos
 28U

	)

531 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos
è

	)

533 
	#SCB_ICSR_PENDSVCLR_Pos
 27U

	)

534 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos
è

	)

536 
	#SCB_ICSR_PENDSTSET_Pos
 26U

	)

537 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos
è

	)

539 
	#SCB_ICSR_PENDSTCLR_Pos
 25U

	)

540 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos
è

	)

542 
	#SCB_ICSR_ISRPREEMPT_Pos
 23U

	)

543 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos
è

	)

545 
	#SCB_ICSR_ISRPENDING_Pos
 22U

	)

546 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos
è

	)

548 
	#SCB_ICSR_VECTPENDING_Pos
 12U

	)

549 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos
è

	)

551 
	#SCB_ICSR_RETTOBASE_Pos
 11U

	)

552 
	#SCB_ICSR_RETTOBASE_Msk
 (1UL << 
SCB_ICSR_RETTOBASE_Pos
è

	)

554 
	#SCB_ICSR_VECTACTIVE_Pos
 0U

	)

555 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL )

	)

558 
	#SCB_VTOR_TBLOFF_Pos
 7U

	)

559 
	#SCB_VTOR_TBLOFF_Msk
 (0x1FFFFFFUL << 
SCB_VTOR_TBLOFF_Pos
è

	)

562 
	#SCB_AIRCR_VECTKEY_Pos
 16U

	)

563 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos
è

	)

565 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16U

	)

566 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos
è

	)

568 
	#SCB_AIRCR_ENDIANESS_Pos
 15U

	)

569 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos
è

	)

571 
	#SCB_AIRCR_PRIGROUP_Pos
 8U

	)

572 
	#SCB_AIRCR_PRIGROUP_Msk
 (7UL << 
SCB_AIRCR_PRIGROUP_Pos
è

	)

574 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2U

	)

575 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos
è

	)

577 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1U

	)

578 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos
è

	)

580 
	#SCB_AIRCR_VECTRESET_Pos
 0U

	)

581 
	#SCB_AIRCR_VECTRESET_Msk
 (1UL )

	)

584 
	#SCB_SCR_SEVONPEND_Pos
 4U

	)

585 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos
è

	)

587 
	#SCB_SCR_SLEEPDEEP_Pos
 2U

	)

588 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos
è

	)

590 
	#SCB_SCR_SLEEPONEXIT_Pos
 1U

	)

591 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos
è

	)

594 
	#SCB_CCR_STKALIGN_Pos
 9U

	)

595 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos
è

	)

597 
	#SCB_CCR_BFHFNMIGN_Pos
 8U

	)

598 
	#SCB_CCR_BFHFNMIGN_Msk
 (1UL << 
SCB_CCR_BFHFNMIGN_Pos
è

	)

600 
	#SCB_CCR_DIV_0_TRP_Pos
 4U

	)

601 
	#SCB_CCR_DIV_0_TRP_Msk
 (1UL << 
SCB_CCR_DIV_0_TRP_Pos
è

	)

603 
	#SCB_CCR_UNALIGN_TRP_Pos
 3U

	)

604 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos
è

	)

606 
	#SCB_CCR_USERSETMPEND_Pos
 1U

	)

607 
	#SCB_CCR_USERSETMPEND_Msk
 (1UL << 
SCB_CCR_USERSETMPEND_Pos
è

	)

609 
	#SCB_CCR_NONBASETHRDENA_Pos
 0U

	)

610 
	#SCB_CCR_NONBASETHRDENA_Msk
 (1UL )

	)

613 
	#SCB_SHCSR_USGFAULTENA_Pos
 18U

	)

614 
	#SCB_SHCSR_USGFAULTENA_Msk
 (1UL << 
SCB_SHCSR_USGFAULTENA_Pos
è

	)

616 
	#SCB_SHCSR_BUSFAULTENA_Pos
 17U

	)

617 
	#SCB_SHCSR_BUSFAULTENA_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTENA_Pos
è

	)

619 
	#SCB_SHCSR_MEMFAULTENA_Pos
 16U

	)

620 
	#SCB_SHCSR_MEMFAULTENA_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTENA_Pos
è

	)

622 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15U

	)

623 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos
è

	)

625 
	#SCB_SHCSR_BUSFAULTPENDED_Pos
 14U

	)

626 
	#SCB_SHCSR_BUSFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTPENDED_Pos
è

	)

628 
	#SCB_SHCSR_MEMFAULTPENDED_Pos
 13U

	)

629 
	#SCB_SHCSR_MEMFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTPENDED_Pos
è

	)

631 
	#SCB_SHCSR_USGFAULTPENDED_Pos
 12U

	)

632 
	#SCB_SHCSR_USGFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_USGFAULTPENDED_Pos
è

	)

634 
	#SCB_SHCSR_SYSTICKACT_Pos
 11U

	)

635 
	#SCB_SHCSR_SYSTICKACT_Msk
 (1UL << 
SCB_SHCSR_SYSTICKACT_Pos
è

	)

637 
	#SCB_SHCSR_PENDSVACT_Pos
 10U

	)

638 
	#SCB_SHCSR_PENDSVACT_Msk
 (1UL << 
SCB_SHCSR_PENDSVACT_Pos
è

	)

640 
	#SCB_SHCSR_MONITORACT_Pos
 8U

	)

641 
	#SCB_SHCSR_MONITORACT_Msk
 (1UL << 
SCB_SHCSR_MONITORACT_Pos
è

	)

643 
	#SCB_SHCSR_SVCALLACT_Pos
 7U

	)

644 
	#SCB_SHCSR_SVCALLACT_Msk
 (1UL << 
SCB_SHCSR_SVCALLACT_Pos
è

	)

646 
	#SCB_SHCSR_USGFAULTACT_Pos
 3U

	)

647 
	#SCB_SHCSR_USGFAULTACT_Msk
 (1UL << 
SCB_SHCSR_USGFAULTACT_Pos
è

	)

649 
	#SCB_SHCSR_BUSFAULTACT_Pos
 1U

	)

650 
	#SCB_SHCSR_BUSFAULTACT_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTACT_Pos
è

	)

652 
	#SCB_SHCSR_MEMFAULTACT_Pos
 0U

	)

653 
	#SCB_SHCSR_MEMFAULTACT_Msk
 (1UL )

	)

656 
	#SCB_CFSR_USGFAULTSR_Pos
 16U

	)

657 
	#SCB_CFSR_USGFAULTSR_Msk
 (0xFFFFUL << 
SCB_CFSR_USGFAULTSR_Pos
è

	)

659 
	#SCB_CFSR_BUSFAULTSR_Pos
 8U

	)

660 
	#SCB_CFSR_BUSFAULTSR_Msk
 (0xFFUL << 
SCB_CFSR_BUSFAULTSR_Pos
è

	)

662 
	#SCB_CFSR_MEMFAULTSR_Pos
 0U

	)

663 
	#SCB_CFSR_MEMFAULTSR_Msk
 (0xFFUL )

	)

666 
	#SCB_HFSR_DEBUGEVT_Pos
 31U

	)

667 
	#SCB_HFSR_DEBUGEVT_Msk
 (1UL << 
SCB_HFSR_DEBUGEVT_Pos
è

	)

669 
	#SCB_HFSR_FORCED_Pos
 30U

	)

670 
	#SCB_HFSR_FORCED_Msk
 (1UL << 
SCB_HFSR_FORCED_Pos
è

	)

672 
	#SCB_HFSR_VECTTBL_Pos
 1U

	)

673 
	#SCB_HFSR_VECTTBL_Msk
 (1UL << 
SCB_HFSR_VECTTBL_Pos
è

	)

676 
	#SCB_DFSR_EXTERNAL_Pos
 4U

	)

677 
	#SCB_DFSR_EXTERNAL_Msk
 (1UL << 
SCB_DFSR_EXTERNAL_Pos
è

	)

679 
	#SCB_DFSR_VCATCH_Pos
 3U

	)

680 
	#SCB_DFSR_VCATCH_Msk
 (1UL << 
SCB_DFSR_VCATCH_Pos
è

	)

682 
	#SCB_DFSR_DWTTRAP_Pos
 2U

	)

683 
	#SCB_DFSR_DWTTRAP_Msk
 (1UL << 
SCB_DFSR_DWTTRAP_Pos
è

	)

685 
	#SCB_DFSR_BKPT_Pos
 1U

	)

686 
	#SCB_DFSR_BKPT_Msk
 (1UL << 
SCB_DFSR_BKPT_Pos
è

	)

688 
	#SCB_DFSR_HALTED_Pos
 0U

	)

689 
	#SCB_DFSR_HALTED_Msk
 (1UL )

	)

706 
ušt32_t
 
RESERVED0
[1U];

707 
__IM
 
ušt32_t
 
ICTR
;

708 
__IOM
 
ušt32_t
 
ACTLR
;

709 } 
	tSCnSCB_Ty³
;

712 
	#SCnSCB_ICTR_INTLINESNUM_Pos
 0U

	)

713 
	#SCnSCB_ICTR_INTLINESNUM_Msk
 (0xFUL )

	)

716 
	#SCnSCB_ACTLR_DISOOFP_Pos
 9U

	)

717 
	#SCnSCB_ACTLR_DISOOFP_Msk
 (1UL << 
SCnSCB_ACTLR_DISOOFP_Pos
è

	)

719 
	#SCnSCB_ACTLR_DISFPCA_Pos
 8U

	)

720 
	#SCnSCB_ACTLR_DISFPCA_Msk
 (1UL << 
SCnSCB_ACTLR_DISFPCA_Pos
è

	)

722 
	#SCnSCB_ACTLR_DISFOLD_Pos
 2U

	)

723 
	#SCnSCB_ACTLR_DISFOLD_Msk
 (1UL << 
SCnSCB_ACTLR_DISFOLD_Pos
è

	)

725 
	#SCnSCB_ACTLR_DISDEFWBUF_Pos
 1U

	)

726 
	#SCnSCB_ACTLR_DISDEFWBUF_Msk
 (1UL << 
SCnSCB_ACTLR_DISDEFWBUF_Pos
è

	)

728 
	#SCnSCB_ACTLR_DISMCYCINT_Pos
 0U

	)

729 
	#SCnSCB_ACTLR_DISMCYCINT_Msk
 (1UL )

	)

746 
__IOM
 
ušt32_t
 
CTRL
;

747 
__IOM
 
ušt32_t
 
LOAD
;

748 
__IOM
 
ušt32_t
 
VAL
;

749 
__IM
 
ušt32_t
 
CALIB
;

750 } 
	tSysTick_Ty³
;

753 
	#SysTick_CTRL_COUNTFLAG_Pos
 16U

	)

754 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos
è

	)

756 
	#SysTick_CTRL_CLKSOURCE_Pos
 2U

	)

757 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos
è

	)

759 
	#SysTick_CTRL_TICKINT_Pos
 1U

	)

760 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos
è

	)

762 
	#SysTick_CTRL_ENABLE_Pos
 0U

	)

763 
	#SysTick_CTRL_ENABLE_Msk
 (1UL )

	)

766 
	#SysTick_LOAD_RELOAD_Pos
 0U

	)

767 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL )

	)

770 
	#SysTick_VAL_CURRENT_Pos
 0U

	)

771 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL )

	)

774 
	#SysTick_CALIB_NOREF_Pos
 31U

	)

775 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos
è

	)

777 
	#SysTick_CALIB_SKEW_Pos
 30U

	)

778 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos
è

	)

780 
	#SysTick_CALIB_TENMS_Pos
 0U

	)

781 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL )

	)

798 
__OM
 union

800 
__OM
 
ušt8_t
 
u8
;

801 
__OM
 
ušt16_t
 
u16
;

802 
__OM
 
ušt32_t
 
u32
;

803 } 
PORT
 [32U];

804 
ušt32_t
 
RESERVED0
[864U];

805 
__IOM
 
ušt32_t
 
TER
;

806 
ušt32_t
 
RESERVED1
[15U];

807 
__IOM
 
ušt32_t
 
TPR
;

808 
ušt32_t
 
RESERVED2
[15U];

809 
__IOM
 
ušt32_t
 
TCR
;

810 
ušt32_t
 
RESERVED3
[29U];

811 
__OM
 
ušt32_t
 
IWR
;

812 
__IM
 
ušt32_t
 
IRR
;

813 
__IOM
 
ušt32_t
 
IMCR
;

814 
ušt32_t
 
RESERVED4
[43U];

815 
__OM
 
ušt32_t
 
LAR
;

816 
__IM
 
ušt32_t
 
LSR
;

817 
ušt32_t
 
RESERVED5
[6U];

818 
__IM
 
ušt32_t
 
PID4
;

819 
__IM
 
ušt32_t
 
PID5
;

820 
__IM
 
ušt32_t
 
PID6
;

821 
__IM
 
ušt32_t
 
PID7
;

822 
__IM
 
ušt32_t
 
PID0
;

823 
__IM
 
ušt32_t
 
PID1
;

824 
__IM
 
ušt32_t
 
PID2
;

825 
__IM
 
ušt32_t
 
PID3
;

826 
__IM
 
ušt32_t
 
CID0
;

827 
__IM
 
ušt32_t
 
CID1
;

828 
__IM
 
ušt32_t
 
CID2
;

829 
__IM
 
ušt32_t
 
CID3
;

830 } 
	tITM_Ty³
;

833 
	#ITM_TPR_PRIVMASK_Pos
 0U

	)

834 
	#ITM_TPR_PRIVMASK_Msk
 (0xFUL )

	)

837 
	#ITM_TCR_BUSY_Pos
 23U

	)

838 
	#ITM_TCR_BUSY_Msk
 (1UL << 
ITM_TCR_BUSY_Pos
è

	)

840 
	#ITM_TCR_T¿ûBusID_Pos
 16U

	)

841 
	#ITM_TCR_T¿ûBusID_Msk
 (0x7FUL << 
ITM_TCR_T¿ûBusID_Pos
è

	)

843 
	#ITM_TCR_GTSFREQ_Pos
 10U

	)

844 
	#ITM_TCR_GTSFREQ_Msk
 (3UL << 
ITM_TCR_GTSFREQ_Pos
è

	)

846 
	#ITM_TCR_TSP»sÿË_Pos
 8U

	)

847 
	#ITM_TCR_TSP»sÿË_Msk
 (3UL << 
ITM_TCR_TSP»sÿË_Pos
è

	)

849 
	#ITM_TCR_SWOENA_Pos
 4U

	)

850 
	#ITM_TCR_SWOENA_Msk
 (1UL << 
ITM_TCR_SWOENA_Pos
è

	)

852 
	#ITM_TCR_DWTENA_Pos
 3U

	)

853 
	#ITM_TCR_DWTENA_Msk
 (1UL << 
ITM_TCR_DWTENA_Pos
è

	)

855 
	#ITM_TCR_SYNCENA_Pos
 2U

	)

856 
	#ITM_TCR_SYNCENA_Msk
 (1UL << 
ITM_TCR_SYNCENA_Pos
è

	)

858 
	#ITM_TCR_TSENA_Pos
 1U

	)

859 
	#ITM_TCR_TSENA_Msk
 (1UL << 
ITM_TCR_TSENA_Pos
è

	)

861 
	#ITM_TCR_ITMENA_Pos
 0U

	)

862 
	#ITM_TCR_ITMENA_Msk
 (1UL )

	)

865 
	#ITM_IWR_ATVALIDM_Pos
 0U

	)

866 
	#ITM_IWR_ATVALIDM_Msk
 (1UL )

	)

869 
	#ITM_IRR_ATREADYM_Pos
 0U

	)

870 
	#ITM_IRR_ATREADYM_Msk
 (1UL )

	)

873 
	#ITM_IMCR_INTEGRATION_Pos
 0U

	)

874 
	#ITM_IMCR_INTEGRATION_Msk
 (1UL )

	)

877 
	#ITM_LSR_By‹Acc_Pos
 2U

	)

878 
	#ITM_LSR_By‹Acc_Msk
 (1UL << 
ITM_LSR_By‹Acc_Pos
è

	)

880 
	#ITM_LSR_Acûss_Pos
 1U

	)

881 
	#ITM_LSR_Acûss_Msk
 (1UL << 
ITM_LSR_Acûss_Pos
è

	)

883 
	#ITM_LSR_P»£Á_Pos
 0U

	)

884 
	#ITM_LSR_P»£Á_Msk
 (1UL )

	)

901 
__IOM
 
ušt32_t
 
CTRL
;

902 
__IOM
 
ušt32_t
 
CYCCNT
;

903 
__IOM
 
ušt32_t
 
CPICNT
;

904 
__IOM
 
ušt32_t
 
EXCCNT
;

905 
__IOM
 
ušt32_t
 
SLEEPCNT
;

906 
__IOM
 
ušt32_t
 
LSUCNT
;

907 
__IOM
 
ušt32_t
 
FOLDCNT
;

908 
__IM
 
ušt32_t
 
PCSR
;

909 
__IOM
 
ušt32_t
 
COMP0
;

910 
__IOM
 
ušt32_t
 
MASK0
;

911 
__IOM
 
ušt32_t
 
FUNCTION0
;

912 
ušt32_t
 
RESERVED0
[1U];

913 
__IOM
 
ušt32_t
 
COMP1
;

914 
__IOM
 
ušt32_t
 
MASK1
;

915 
__IOM
 
ušt32_t
 
FUNCTION1
;

916 
ušt32_t
 
RESERVED1
[1U];

917 
__IOM
 
ušt32_t
 
COMP2
;

918 
__IOM
 
ušt32_t
 
MASK2
;

919 
__IOM
 
ušt32_t
 
FUNCTION2
;

920 
ušt32_t
 
RESERVED2
[1U];

921 
__IOM
 
ušt32_t
 
COMP3
;

922 
__IOM
 
ušt32_t
 
MASK3
;

923 
__IOM
 
ušt32_t
 
FUNCTION3
;

924 } 
	tDWT_Ty³
;

927 
	#DWT_CTRL_NUMCOMP_Pos
 28U

	)

928 
	#DWT_CTRL_NUMCOMP_Msk
 (0xFUL << 
DWT_CTRL_NUMCOMP_Pos
è

	)

930 
	#DWT_CTRL_NOTRCPKT_Pos
 27U

	)

931 
	#DWT_CTRL_NOTRCPKT_Msk
 (0x1UL << 
DWT_CTRL_NOTRCPKT_Pos
è

	)

933 
	#DWT_CTRL_NOEXTTRIG_Pos
 26U

	)

934 
	#DWT_CTRL_NOEXTTRIG_Msk
 (0x1UL << 
DWT_CTRL_NOEXTTRIG_Pos
è

	)

936 
	#DWT_CTRL_NOCYCCNT_Pos
 25U

	)

937 
	#DWT_CTRL_NOCYCCNT_Msk
 (0x1UL << 
DWT_CTRL_NOCYCCNT_Pos
è

	)

939 
	#DWT_CTRL_NOPRFCNT_Pos
 24U

	)

940 
	#DWT_CTRL_NOPRFCNT_Msk
 (0x1UL << 
DWT_CTRL_NOPRFCNT_Pos
è

	)

942 
	#DWT_CTRL_CYCEVTENA_Pos
 22U

	)

943 
	#DWT_CTRL_CYCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CYCEVTENA_Pos
è

	)

945 
	#DWT_CTRL_FOLDEVTENA_Pos
 21U

	)

946 
	#DWT_CTRL_FOLDEVTENA_Msk
 (0x1UL << 
DWT_CTRL_FOLDEVTENA_Pos
è

	)

948 
	#DWT_CTRL_LSUEVTENA_Pos
 20U

	)

949 
	#DWT_CTRL_LSUEVTENA_Msk
 (0x1UL << 
DWT_CTRL_LSUEVTENA_Pos
è

	)

951 
	#DWT_CTRL_SLEEPEVTENA_Pos
 19U

	)

952 
	#DWT_CTRL_SLEEPEVTENA_Msk
 (0x1UL << 
DWT_CTRL_SLEEPEVTENA_Pos
è

	)

954 
	#DWT_CTRL_EXCEVTENA_Pos
 18U

	)

955 
	#DWT_CTRL_EXCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_EXCEVTENA_Pos
è

	)

957 
	#DWT_CTRL_CPIEVTENA_Pos
 17U

	)

958 
	#DWT_CTRL_CPIEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CPIEVTENA_Pos
è

	)

960 
	#DWT_CTRL_EXCTRCENA_Pos
 16U

	)

961 
	#DWT_CTRL_EXCTRCENA_Msk
 (0x1UL << 
DWT_CTRL_EXCTRCENA_Pos
è

	)

963 
	#DWT_CTRL_PCSAMPLENA_Pos
 12U

	)

964 
	#DWT_CTRL_PCSAMPLENA_Msk
 (0x1UL << 
DWT_CTRL_PCSAMPLENA_Pos
è

	)

966 
	#DWT_CTRL_SYNCTAP_Pos
 10U

	)

967 
	#DWT_CTRL_SYNCTAP_Msk
 (0x3UL << 
DWT_CTRL_SYNCTAP_Pos
è

	)

969 
	#DWT_CTRL_CYCTAP_Pos
 9U

	)

970 
	#DWT_CTRL_CYCTAP_Msk
 (0x1UL << 
DWT_CTRL_CYCTAP_Pos
è

	)

972 
	#DWT_CTRL_POSTINIT_Pos
 5U

	)

973 
	#DWT_CTRL_POSTINIT_Msk
 (0xFUL << 
DWT_CTRL_POSTINIT_Pos
è

	)

975 
	#DWT_CTRL_POSTPRESET_Pos
 1U

	)

976 
	#DWT_CTRL_POSTPRESET_Msk
 (0xFUL << 
DWT_CTRL_POSTPRESET_Pos
è

	)

978 
	#DWT_CTRL_CYCCNTENA_Pos
 0U

	)

979 
	#DWT_CTRL_CYCCNTENA_Msk
 (0x1UL )

	)

982 
	#DWT_CPICNT_CPICNT_Pos
 0U

	)

983 
	#DWT_CPICNT_CPICNT_Msk
 (0xFFUL )

	)

986 
	#DWT_EXCCNT_EXCCNT_Pos
 0U

	)

987 
	#DWT_EXCCNT_EXCCNT_Msk
 (0xFFUL )

	)

990 
	#DWT_SLEEPCNT_SLEEPCNT_Pos
 0U

	)

991 
	#DWT_SLEEPCNT_SLEEPCNT_Msk
 (0xFFUL )

	)

994 
	#DWT_LSUCNT_LSUCNT_Pos
 0U

	)

995 
	#DWT_LSUCNT_LSUCNT_Msk
 (0xFFUL )

	)

998 
	#DWT_FOLDCNT_FOLDCNT_Pos
 0U

	)

999 
	#DWT_FOLDCNT_FOLDCNT_Msk
 (0xFFUL )

	)

1002 
	#DWT_MASK_MASK_Pos
 0U

	)

1003 
	#DWT_MASK_MASK_Msk
 (0x1FUL )

	)

1006 
	#DWT_FUNCTION_MATCHED_Pos
 24U

	)

1007 
	#DWT_FUNCTION_MATCHED_Msk
 (0x1UL << 
DWT_FUNCTION_MATCHED_Pos
è

	)

1009 
	#DWT_FUNCTION_DATAVADDR1_Pos
 16U

	)

1010 
	#DWT_FUNCTION_DATAVADDR1_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR1_Pos
è

	)

1012 
	#DWT_FUNCTION_DATAVADDR0_Pos
 12U

	)

1013 
	#DWT_FUNCTION_DATAVADDR0_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR0_Pos
è

	)

1015 
	#DWT_FUNCTION_DATAVSIZE_Pos
 10U

	)

1016 
	#DWT_FUNCTION_DATAVSIZE_Msk
 (0x3UL << 
DWT_FUNCTION_DATAVSIZE_Pos
è

	)

1018 
	#DWT_FUNCTION_LNK1ENA_Pos
 9U

	)

1019 
	#DWT_FUNCTION_LNK1ENA_Msk
 (0x1UL << 
DWT_FUNCTION_LNK1ENA_Pos
è

	)

1021 
	#DWT_FUNCTION_DATAVMATCH_Pos
 8U

	)

1022 
	#DWT_FUNCTION_DATAVMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_DATAVMATCH_Pos
è

	)

1024 
	#DWT_FUNCTION_CYCMATCH_Pos
 7U

	)

1025 
	#DWT_FUNCTION_CYCMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_CYCMATCH_Pos
è

	)

1027 
	#DWT_FUNCTION_EMITRANGE_Pos
 5U

	)

1028 
	#DWT_FUNCTION_EMITRANGE_Msk
 (0x1UL << 
DWT_FUNCTION_EMITRANGE_Pos
è

	)

1030 
	#DWT_FUNCTION_FUNCTION_Pos
 0U

	)

1031 
	#DWT_FUNCTION_FUNCTION_Msk
 (0xFUL )

	)

1048 
__IOM
 
ušt32_t
 
SSPSR
;

1049 
__IOM
 
ušt32_t
 
CSPSR
;

1050 
ušt32_t
 
RESERVED0
[2U];

1051 
__IOM
 
ušt32_t
 
ACPR
;

1052 
ušt32_t
 
RESERVED1
[55U];

1053 
__IOM
 
ušt32_t
 
SPPR
;

1054 
ušt32_t
 
RESERVED2
[131U];

1055 
__IM
 
ušt32_t
 
FFSR
;

1056 
__IOM
 
ušt32_t
 
FFCR
;

1057 
__IM
 
ušt32_t
 
FSCR
;

1058 
ušt32_t
 
RESERVED3
[759U];

1059 
__IM
 
ušt32_t
 
TRIGGER
;

1060 
__IM
 
ušt32_t
 
FIFO0
;

1061 
__IM
 
ušt32_t
 
ITATBCTR2
;

1062 
ušt32_t
 
RESERVED4
[1U];

1063 
__IM
 
ušt32_t
 
ITATBCTR0
;

1064 
__IM
 
ušt32_t
 
FIFO1
;

1065 
__IOM
 
ušt32_t
 
ITCTRL
;

1066 
ušt32_t
 
RESERVED5
[39U];

1067 
__IOM
 
ušt32_t
 
CLAIMSET
;

1068 
__IOM
 
ušt32_t
 
CLAIMCLR
;

1069 
ušt32_t
 
RESERVED7
[8U];

1070 
__IM
 
ušt32_t
 
DEVID
;

1071 
__IM
 
ušt32_t
 
DEVTYPE
;

1072 } 
	tTPI_Ty³
;

1075 
	#TPI_ACPR_PRESCALER_Pos
 0U

	)

1076 
	#TPI_ACPR_PRESCALER_Msk
 (0x1FFFUL )

	)

1079 
	#TPI_SPPR_TXMODE_Pos
 0U

	)

1080 
	#TPI_SPPR_TXMODE_Msk
 (0x3UL )

	)

1083 
	#TPI_FFSR_FtNÚStÝ_Pos
 3U

	)

1084 
	#TPI_FFSR_FtNÚStÝ_Msk
 (0x1UL << 
TPI_FFSR_FtNÚStÝ_Pos
è

	)

1086 
	#TPI_FFSR_TCP»£Á_Pos
 2U

	)

1087 
	#TPI_FFSR_TCP»£Á_Msk
 (0x1UL << 
TPI_FFSR_TCP»£Á_Pos
è

	)

1089 
	#TPI_FFSR_FtStÝ³d_Pos
 1U

	)

1090 
	#TPI_FFSR_FtStÝ³d_Msk
 (0x1UL << 
TPI_FFSR_FtStÝ³d_Pos
è

	)

1092 
	#TPI_FFSR_FlInProg_Pos
 0U

	)

1093 
	#TPI_FFSR_FlInProg_Msk
 (0x1UL )

	)

1096 
	#TPI_FFCR_TrigIn_Pos
 8U

	)

1097 
	#TPI_FFCR_TrigIn_Msk
 (0x1UL << 
TPI_FFCR_TrigIn_Pos
è

	)

1099 
	#TPI_FFCR_EnFCÚt_Pos
 1U

	)

1100 
	#TPI_FFCR_EnFCÚt_Msk
 (0x1UL << 
TPI_FFCR_EnFCÚt_Pos
è

	)

1103 
	#TPI_TRIGGER_TRIGGER_Pos
 0U

	)

1104 
	#TPI_TRIGGER_TRIGGER_Msk
 (0x1UL )

	)

1107 
	#TPI_FIFO0_ITM_ATVALID_Pos
 29U

	)

1108 
	#TPI_FIFO0_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ITM_ATVALID_Pos
è

	)

1110 
	#TPI_FIFO0_ITM_by‹couÁ_Pos
 27U

	)

1111 
	#TPI_FIFO0_ITM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO0_ITM_by‹couÁ_Pos
è

	)

1113 
	#TPI_FIFO0_ETM_ATVALID_Pos
 26U

	)

1114 
	#TPI_FIFO0_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ETM_ATVALID_Pos
è

	)

1116 
	#TPI_FIFO0_ETM_by‹couÁ_Pos
 24U

	)

1117 
	#TPI_FIFO0_ETM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO0_ETM_by‹couÁ_Pos
è

	)

1119 
	#TPI_FIFO0_ETM2_Pos
 16U

	)

1120 
	#TPI_FIFO0_ETM2_Msk
 (0xFFUL << 
TPI_FIFO0_ETM2_Pos
è

	)

1122 
	#TPI_FIFO0_ETM1_Pos
 8U

	)

1123 
	#TPI_FIFO0_ETM1_Msk
 (0xFFUL << 
TPI_FIFO0_ETM1_Pos
è

	)

1125 
	#TPI_FIFO0_ETM0_Pos
 0U

	)

1126 
	#TPI_FIFO0_ETM0_Msk
 (0xFFUL )

	)

1129 
	#TPI_ITATBCTR2_ATREADY_Pos
 0U

	)

1130 
	#TPI_ITATBCTR2_ATREADY_Msk
 (0x1UL )

	)

1133 
	#TPI_FIFO1_ITM_ATVALID_Pos
 29U

	)

1134 
	#TPI_FIFO1_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ITM_ATVALID_Pos
è

	)

1136 
	#TPI_FIFO1_ITM_by‹couÁ_Pos
 27U

	)

1137 
	#TPI_FIFO1_ITM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO1_ITM_by‹couÁ_Pos
è

	)

1139 
	#TPI_FIFO1_ETM_ATVALID_Pos
 26U

	)

1140 
	#TPI_FIFO1_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ETM_ATVALID_Pos
è

	)

1142 
	#TPI_FIFO1_ETM_by‹couÁ_Pos
 24U

	)

1143 
	#TPI_FIFO1_ETM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO1_ETM_by‹couÁ_Pos
è

	)

1145 
	#TPI_FIFO1_ITM2_Pos
 16U

	)

1146 
	#TPI_FIFO1_ITM2_Msk
 (0xFFUL << 
TPI_FIFO1_ITM2_Pos
è

	)

1148 
	#TPI_FIFO1_ITM1_Pos
 8U

	)

1149 
	#TPI_FIFO1_ITM1_Msk
 (0xFFUL << 
TPI_FIFO1_ITM1_Pos
è

	)

1151 
	#TPI_FIFO1_ITM0_Pos
 0U

	)

1152 
	#TPI_FIFO1_ITM0_Msk
 (0xFFUL )

	)

1155 
	#TPI_ITATBCTR0_ATREADY_Pos
 0U

	)

1156 
	#TPI_ITATBCTR0_ATREADY_Msk
 (0x1UL )

	)

1159 
	#TPI_ITCTRL_Mode_Pos
 0U

	)

1160 
	#TPI_ITCTRL_Mode_Msk
 (0x1UL )

	)

1163 
	#TPI_DEVID_NRZVALID_Pos
 11U

	)

1164 
	#TPI_DEVID_NRZVALID_Msk
 (0x1UL << 
TPI_DEVID_NRZVALID_Pos
è

	)

1166 
	#TPI_DEVID_MANCVALID_Pos
 10U

	)

1167 
	#TPI_DEVID_MANCVALID_Msk
 (0x1UL << 
TPI_DEVID_MANCVALID_Pos
è

	)

1169 
	#TPI_DEVID_PTINVALID_Pos
 9U

	)

1170 
	#TPI_DEVID_PTINVALID_Msk
 (0x1UL << 
TPI_DEVID_PTINVALID_Pos
è

	)

1172 
	#TPI_DEVID_MšBufSz_Pos
 6U

	)

1173 
	#TPI_DEVID_MšBufSz_Msk
 (0x7UL << 
TPI_DEVID_MšBufSz_Pos
è

	)

1175 
	#TPI_DEVID_AsynClkIn_Pos
 5U

	)

1176 
	#TPI_DEVID_AsynClkIn_Msk
 (0x1UL << 
TPI_DEVID_AsynClkIn_Pos
è

	)

1178 
	#TPI_DEVID_NrT¿ûIÅut_Pos
 0U

	)

1179 
	#TPI_DEVID_NrT¿ûIÅut_Msk
 (0x1FUL )

	)

1182 
	#TPI_DEVTYPE_MajÜTy³_Pos
 4U

	)

1183 
	#TPI_DEVTYPE_MajÜTy³_Msk
 (0xFUL << 
TPI_DEVTYPE_MajÜTy³_Pos
è

	)

1185 
	#TPI_DEVTYPE_SubTy³_Pos
 0U

	)

1186 
	#TPI_DEVTYPE_SubTy³_Msk
 (0xFUL )

	)

1191 #ià(
__MPU_PRESENT
 == 1U)

1204 
__IM
 
ušt32_t
 
TYPE
;

1205 
__IOM
 
ušt32_t
 
CTRL
;

1206 
__IOM
 
ušt32_t
 
RNR
;

1207 
__IOM
 
ušt32_t
 
RBAR
;

1208 
__IOM
 
ušt32_t
 
RASR
;

1209 
__IOM
 
ušt32_t
 
RBAR_A1
;

1210 
__IOM
 
ušt32_t
 
RASR_A1
;

1211 
__IOM
 
ušt32_t
 
RBAR_A2
;

1212 
__IOM
 
ušt32_t
 
RASR_A2
;

1213 
__IOM
 
ušt32_t
 
RBAR_A3
;

1214 
__IOM
 
ušt32_t
 
RASR_A3
;

1215 } 
	tMPU_Ty³
;

1218 
	#MPU_TYPE_IREGION_Pos
 16U

	)

1219 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos
è

	)

1221 
	#MPU_TYPE_DREGION_Pos
 8U

	)

1222 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos
è

	)

1224 
	#MPU_TYPE_SEPARATE_Pos
 0U

	)

1225 
	#MPU_TYPE_SEPARATE_Msk
 (1UL )

	)

1228 
	#MPU_CTRL_PRIVDEFENA_Pos
 2U

	)

1229 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos
è

	)

1231 
	#MPU_CTRL_HFNMIENA_Pos
 1U

	)

1232 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos
è

	)

1234 
	#MPU_CTRL_ENABLE_Pos
 0U

	)

1235 
	#MPU_CTRL_ENABLE_Msk
 (1UL )

	)

1238 
	#MPU_RNR_REGION_Pos
 0U

	)

1239 
	#MPU_RNR_REGION_Msk
 (0xFFUL )

	)

1242 
	#MPU_RBAR_ADDR_Pos
 5U

	)

1243 
	#MPU_RBAR_ADDR_Msk
 (0x7FFFFFFUL << 
MPU_RBAR_ADDR_Pos
è

	)

1245 
	#MPU_RBAR_VALID_Pos
 4U

	)

1246 
	#MPU_RBAR_VALID_Msk
 (1UL << 
MPU_RBAR_VALID_Pos
è

	)

1248 
	#MPU_RBAR_REGION_Pos
 0U

	)

1249 
	#MPU_RBAR_REGION_Msk
 (0xFUL )

	)

1252 
	#MPU_RASR_ATTRS_Pos
 16U

	)

1253 
	#MPU_RASR_ATTRS_Msk
 (0xFFFFUL << 
MPU_RASR_ATTRS_Pos
è

	)

1255 
	#MPU_RASR_XN_Pos
 28U

	)

1256 
	#MPU_RASR_XN_Msk
 (1UL << 
MPU_RASR_XN_Pos
è

	)

1258 
	#MPU_RASR_AP_Pos
 24U

	)

1259 
	#MPU_RASR_AP_Msk
 (0x7UL << 
MPU_RASR_AP_Pos
è

	)

1261 
	#MPU_RASR_TEX_Pos
 19U

	)

1262 
	#MPU_RASR_TEX_Msk
 (0x7UL << 
MPU_RASR_TEX_Pos
è

	)

1264 
	#MPU_RASR_S_Pos
 18U

	)

1265 
	#MPU_RASR_S_Msk
 (1UL << 
MPU_RASR_S_Pos
è

	)

1267 
	#MPU_RASR_C_Pos
 17U

	)

1268 
	#MPU_RASR_C_Msk
 (1UL << 
MPU_RASR_C_Pos
è

	)

1270 
	#MPU_RASR_B_Pos
 16U

	)

1271 
	#MPU_RASR_B_Msk
 (1UL << 
MPU_RASR_B_Pos
è

	)

1273 
	#MPU_RASR_SRD_Pos
 8U

	)

1274 
	#MPU_RASR_SRD_Msk
 (0xFFUL << 
MPU_RASR_SRD_Pos
è

	)

1276 
	#MPU_RASR_SIZE_Pos
 1U

	)

1277 
	#MPU_RASR_SIZE_Msk
 (0x1FUL << 
MPU_RASR_SIZE_Pos
è

	)

1279 
	#MPU_RASR_ENABLE_Pos
 0U

	)

1280 
	#MPU_RASR_ENABLE_Msk
 (1UL )

	)

1286 #ià(
__FPU_PRESENT
 == 1U)

1299 
ušt32_t
 
RESERVED0
[1U];

1300 
__IOM
 
ušt32_t
 
FPCCR
;

1301 
__IOM
 
ušt32_t
 
FPCAR
;

1302 
__IOM
 
ušt32_t
 
FPDSCR
;

1303 
__IM
 
ušt32_t
 
MVFR0
;

1304 
__IM
 
ušt32_t
 
MVFR1
;

1305 } 
	tFPU_Ty³
;

1308 
	#FPU_FPCCR_ASPEN_Pos
 31U

	)

1309 
	#FPU_FPCCR_ASPEN_Msk
 (1UL << 
FPU_FPCCR_ASPEN_Pos
è

	)

1311 
	#FPU_FPCCR_LSPEN_Pos
 30U

	)

1312 
	#FPU_FPCCR_LSPEN_Msk
 (1UL << 
FPU_FPCCR_LSPEN_Pos
è

	)

1314 
	#FPU_FPCCR_MONRDY_Pos
 8U

	)

1315 
	#FPU_FPCCR_MONRDY_Msk
 (1UL << 
FPU_FPCCR_MONRDY_Pos
è

	)

1317 
	#FPU_FPCCR_BFRDY_Pos
 6U

	)

1318 
	#FPU_FPCCR_BFRDY_Msk
 (1UL << 
FPU_FPCCR_BFRDY_Pos
è

	)

1320 
	#FPU_FPCCR_MMRDY_Pos
 5U

	)

1321 
	#FPU_FPCCR_MMRDY_Msk
 (1UL << 
FPU_FPCCR_MMRDY_Pos
è

	)

1323 
	#FPU_FPCCR_HFRDY_Pos
 4U

	)

1324 
	#FPU_FPCCR_HFRDY_Msk
 (1UL << 
FPU_FPCCR_HFRDY_Pos
è

	)

1326 
	#FPU_FPCCR_THREAD_Pos
 3U

	)

1327 
	#FPU_FPCCR_THREAD_Msk
 (1UL << 
FPU_FPCCR_THREAD_Pos
è

	)

1329 
	#FPU_FPCCR_USER_Pos
 1U

	)

1330 
	#FPU_FPCCR_USER_Msk
 (1UL << 
FPU_FPCCR_USER_Pos
è

	)

1332 
	#FPU_FPCCR_LSPACT_Pos
 0U

	)

1333 
	#FPU_FPCCR_LSPACT_Msk
 (1UL )

	)

1336 
	#FPU_FPCAR_ADDRESS_Pos
 3U

	)

1337 
	#FPU_FPCAR_ADDRESS_Msk
 (0x1FFFFFFFUL << 
FPU_FPCAR_ADDRESS_Pos
è

	)

1340 
	#FPU_FPDSCR_AHP_Pos
 26U

	)

1341 
	#FPU_FPDSCR_AHP_Msk
 (1UL << 
FPU_FPDSCR_AHP_Pos
è

	)

1343 
	#FPU_FPDSCR_DN_Pos
 25U

	)

1344 
	#FPU_FPDSCR_DN_Msk
 (1UL << 
FPU_FPDSCR_DN_Pos
è

	)

1346 
	#FPU_FPDSCR_FZ_Pos
 24U

	)

1347 
	#FPU_FPDSCR_FZ_Msk
 (1UL << 
FPU_FPDSCR_FZ_Pos
è

	)

1349 
	#FPU_FPDSCR_RMode_Pos
 22U

	)

1350 
	#FPU_FPDSCR_RMode_Msk
 (3UL << 
FPU_FPDSCR_RMode_Pos
è

	)

1353 
	#FPU_MVFR0_FP_roundšg_modes_Pos
 28U

	)

1354 
	#FPU_MVFR0_FP_roundšg_modes_Msk
 (0xFUL << 
FPU_MVFR0_FP_roundšg_modes_Pos
è

	)

1356 
	#FPU_MVFR0_ShÜt_veùÜs_Pos
 24U

	)

1357 
	#FPU_MVFR0_ShÜt_veùÜs_Msk
 (0xFUL << 
FPU_MVFR0_ShÜt_veùÜs_Pos
è

	)

1359 
	#FPU_MVFR0_Squ¬e_roÙ_Pos
 20U

	)

1360 
	#FPU_MVFR0_Squ¬e_roÙ_Msk
 (0xFUL << 
FPU_MVFR0_Squ¬e_roÙ_Pos
è

	)

1362 
	#FPU_MVFR0_Divide_Pos
 16U

	)

1363 
	#FPU_MVFR0_Divide_Msk
 (0xFUL << 
FPU_MVFR0_Divide_Pos
è

	)

1365 
	#FPU_MVFR0_FP_exûp_Œ­pšg_Pos
 12U

	)

1366 
	#FPU_MVFR0_FP_exûp_Œ­pšg_Msk
 (0xFUL << 
FPU_MVFR0_FP_exûp_Œ­pšg_Pos
è

	)

1368 
	#FPU_MVFR0_DoubË_´ecisiÚ_Pos
 8U

	)

1369 
	#FPU_MVFR0_DoubË_´ecisiÚ_Msk
 (0xFUL << 
FPU_MVFR0_DoubË_´ecisiÚ_Pos
è

	)

1371 
	#FPU_MVFR0_SšgË_´ecisiÚ_Pos
 4U

	)

1372 
	#FPU_MVFR0_SšgË_´ecisiÚ_Msk
 (0xFUL << 
FPU_MVFR0_SšgË_´ecisiÚ_Pos
è

	)

1374 
	#FPU_MVFR0_A_SIMD_»gi¡”s_Pos
 0U

	)

1375 
	#FPU_MVFR0_A_SIMD_»gi¡”s_Msk
 (0xFUL )

	)

1378 
	#FPU_MVFR1_FP_fu£d_MAC_Pos
 28U

	)

1379 
	#FPU_MVFR1_FP_fu£d_MAC_Msk
 (0xFUL << 
FPU_MVFR1_FP_fu£d_MAC_Pos
è

	)

1381 
	#FPU_MVFR1_FP_HPFP_Pos
 24U

	)

1382 
	#FPU_MVFR1_FP_HPFP_Msk
 (0xFUL << 
FPU_MVFR1_FP_HPFP_Pos
è

	)

1384 
	#FPU_MVFR1_D_NaN_mode_Pos
 4U

	)

1385 
	#FPU_MVFR1_D_NaN_mode_Msk
 (0xFUL << 
FPU_MVFR1_D_NaN_mode_Pos
è

	)

1387 
	#FPU_MVFR1_FtZ_mode_Pos
 0U

	)

1388 
	#FPU_MVFR1_FtZ_mode_Msk
 (0xFUL )

	)

1406 
__IOM
 
ušt32_t
 
DHCSR
;

1407 
__OM
 
ušt32_t
 
DCRSR
;

1408 
__IOM
 
ušt32_t
 
DCRDR
;

1409 
__IOM
 
ušt32_t
 
DEMCR
;

1410 } 
	tCÜeDebug_Ty³
;

1413 
	#CÜeDebug_DHCSR_DBGKEY_Pos
 16U

	)

1414 
	#CÜeDebug_DHCSR_DBGKEY_Msk
 (0xFFFFUL << 
CÜeDebug_DHCSR_DBGKEY_Pos
è

	)

1416 
	#CÜeDebug_DHCSR_S_RESET_ST_Pos
 25U

	)

1417 
	#CÜeDebug_DHCSR_S_RESET_ST_Msk
 (1UL << 
CÜeDebug_DHCSR_S_RESET_ST_Pos
è

	)

1419 
	#CÜeDebug_DHCSR_S_RETIRE_ST_Pos
 24U

	)

1420 
	#CÜeDebug_DHCSR_S_RETIRE_ST_Msk
 (1UL << 
CÜeDebug_DHCSR_S_RETIRE_ST_Pos
è

	)

1422 
	#CÜeDebug_DHCSR_S_LOCKUP_Pos
 19U

	)

1423 
	#CÜeDebug_DHCSR_S_LOCKUP_Msk
 (1UL << 
CÜeDebug_DHCSR_S_LOCKUP_Pos
è

	)

1425 
	#CÜeDebug_DHCSR_S_SLEEP_Pos
 18U

	)

1426 
	#CÜeDebug_DHCSR_S_SLEEP_Msk
 (1UL << 
CÜeDebug_DHCSR_S_SLEEP_Pos
è

	)

1428 
	#CÜeDebug_DHCSR_S_HALT_Pos
 17U

	)

1429 
	#CÜeDebug_DHCSR_S_HALT_Msk
 (1UL << 
CÜeDebug_DHCSR_S_HALT_Pos
è

	)

1431 
	#CÜeDebug_DHCSR_S_REGRDY_Pos
 16U

	)

1432 
	#CÜeDebug_DHCSR_S_REGRDY_Msk
 (1UL << 
CÜeDebug_DHCSR_S_REGRDY_Pos
è

	)

1434 
	#CÜeDebug_DHCSR_C_SNAPSTALL_Pos
 5U

	)

1435 
	#CÜeDebug_DHCSR_C_SNAPSTALL_Msk
 (1UL << 
CÜeDebug_DHCSR_C_SNAPSTALL_Pos
è

	)

1437 
	#CÜeDebug_DHCSR_C_MASKINTS_Pos
 3U

	)

1438 
	#CÜeDebug_DHCSR_C_MASKINTS_Msk
 (1UL << 
CÜeDebug_DHCSR_C_MASKINTS_Pos
è

	)

1440 
	#CÜeDebug_DHCSR_C_STEP_Pos
 2U

	)

1441 
	#CÜeDebug_DHCSR_C_STEP_Msk
 (1UL << 
CÜeDebug_DHCSR_C_STEP_Pos
è

	)

1443 
	#CÜeDebug_DHCSR_C_HALT_Pos
 1U

	)

1444 
	#CÜeDebug_DHCSR_C_HALT_Msk
 (1UL << 
CÜeDebug_DHCSR_C_HALT_Pos
è

	)

1446 
	#CÜeDebug_DHCSR_C_DEBUGEN_Pos
 0U

	)

1447 
	#CÜeDebug_DHCSR_C_DEBUGEN_Msk
 (1UL )

	)

1450 
	#CÜeDebug_DCRSR_REGWnR_Pos
 16U

	)

1451 
	#CÜeDebug_DCRSR_REGWnR_Msk
 (1UL << 
CÜeDebug_DCRSR_REGWnR_Pos
è

	)

1453 
	#CÜeDebug_DCRSR_REGSEL_Pos
 0U

	)

1454 
	#CÜeDebug_DCRSR_REGSEL_Msk
 (0x1FUL )

	)

1457 
	#CÜeDebug_DEMCR_TRCENA_Pos
 24U

	)

1458 
	#CÜeDebug_DEMCR_TRCENA_Msk
 (1UL << 
CÜeDebug_DEMCR_TRCENA_Pos
è

	)

1460 
	#CÜeDebug_DEMCR_MON_REQ_Pos
 19U

	)

1461 
	#CÜeDebug_DEMCR_MON_REQ_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_REQ_Pos
è

	)

1463 
	#CÜeDebug_DEMCR_MON_STEP_Pos
 18U

	)

1464 
	#CÜeDebug_DEMCR_MON_STEP_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_STEP_Pos
è

	)

1466 
	#CÜeDebug_DEMCR_MON_PEND_Pos
 17U

	)

1467 
	#CÜeDebug_DEMCR_MON_PEND_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_PEND_Pos
è

	)

1469 
	#CÜeDebug_DEMCR_MON_EN_Pos
 16U

	)

1470 
	#CÜeDebug_DEMCR_MON_EN_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_EN_Pos
è

	)

1472 
	#CÜeDebug_DEMCR_VC_HARDERR_Pos
 10U

	)

1473 
	#CÜeDebug_DEMCR_VC_HARDERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_HARDERR_Pos
è

	)

1475 
	#CÜeDebug_DEMCR_VC_INTERR_Pos
 9U

	)

1476 
	#CÜeDebug_DEMCR_VC_INTERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_INTERR_Pos
è

	)

1478 
	#CÜeDebug_DEMCR_VC_BUSERR_Pos
 8U

	)

1479 
	#CÜeDebug_DEMCR_VC_BUSERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_BUSERR_Pos
è

	)

1481 
	#CÜeDebug_DEMCR_VC_STATERR_Pos
 7U

	)

1482 
	#CÜeDebug_DEMCR_VC_STATERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_STATERR_Pos
è

	)

1484 
	#CÜeDebug_DEMCR_VC_CHKERR_Pos
 6U

	)

1485 
	#CÜeDebug_DEMCR_VC_CHKERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_CHKERR_Pos
è

	)

1487 
	#CÜeDebug_DEMCR_VC_NOCPERR_Pos
 5U

	)

1488 
	#CÜeDebug_DEMCR_VC_NOCPERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_NOCPERR_Pos
è

	)

1490 
	#CÜeDebug_DEMCR_VC_MMERR_Pos
 4U

	)

1491 
	#CÜeDebug_DEMCR_VC_MMERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_MMERR_Pos
è

	)

1493 
	#CÜeDebug_DEMCR_VC_CORERESET_Pos
 0U

	)

1494 
	#CÜeDebug_DEMCR_VC_CORERESET_Msk
 (1UL )

	)

1512 
	#_VAL2FLD
(
f›ld
, 
v®ue
è((v®u<< f›ld ## 
_Pos
è& f›ld ## 
_Msk
)

	)

1520 
	#_FLD2VAL
(
f›ld
, 
v®ue
è((v®u& f›ld ## 
_Msk
è>> f›ld ## 
_Pos
)

	)

1533 
	#SCS_BASE
 (0xE000E000ULè

	)

1534 
	#ITM_BASE
 (0xE0000000ULè

	)

1535 
	#DWT_BASE
 (0xE0001000ULè

	)

1536 
	#TPI_BASE
 (0xE0040000ULè

	)

1537 
	#CÜeDebug_BASE
 (0xE000EDF0ULè

	)

1538 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010ULè

	)

1539 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100ULè

	)

1540 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00ULè

	)

1542 
	#SCnSCB
 ((
SCnSCB_Ty³
 *è
SCS_BASE
 )

	)

1543 
	#SCB
 ((
SCB_Ty³
 *è
SCB_BASE
 )

	)

1544 
	#SysTick
 ((
SysTick_Ty³
 *è
SysTick_BASE
 )

	)

1545 
	#NVIC
 ((
NVIC_Ty³
 *è
NVIC_BASE
 )

	)

1546 
	#ITM
 ((
ITM_Ty³
 *è
ITM_BASE
 )

	)

1547 
	#DWT
 ((
DWT_Ty³
 *è
DWT_BASE
 )

	)

1548 
	#TPI
 ((
TPI_Ty³
 *è
TPI_BASE
 )

	)

1549 
	#CÜeDebug
 ((
CÜeDebug_Ty³
 *è
CÜeDebug_BASE
è

	)

1551 #ià(
__MPU_PRESENT
 == 1U)

1552 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90ULè

	)

1553 
	#MPU
 ((
MPU_Ty³
 *è
MPU_BASE
 )

	)

1556 #ià(
__FPU_PRESENT
 == 1U)

1557 
	#FPU_BASE
 (
SCS_BASE
 + 0x0F30ULè

	)

1558 
	#FPU
 ((
FPU_Ty³
 *è
FPU_BASE
 )

	)

1596 
__STATIC_INLINE
 
NVIC_S‘PriÜ™yGroupšg
(
ušt32_t
 
PriÜ™yGroup
)

1598 
ušt32_t
 
»g_v®ue
;

1599 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1601 
»g_v®ue
 = 
SCB
->
AIRCR
;

1602 
»g_v®ue
 &ð~((
ušt32_t
)(
SCB_AIRCR_VECTKEY_Msk
 | 
SCB_AIRCR_PRIGROUP_Msk
));

1603 
»g_v®ue
 = (reg_value |

1604 ((
ušt32_t
)0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

1605 (
PriÜ™yGroupTmp
 << 8U) );

1606 
SCB
->
AIRCR
 = 
»g_v®ue
;

1615 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘PriÜ™yGroupšg
()

1617  ((
ušt32_t
)((
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
è>> 
SCB_AIRCR_PRIGROUP_Pos
));

1626 
__STATIC_INLINE
 
NVIC_EÇbËIRQ
(
IRQn_Ty³
 
IRQn
)

1628 
NVIC
->
ISER
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1637 
__STATIC_INLINE
 
NVIC_Di§bËIRQ
(
IRQn_Ty³
 
IRQn
)

1639 
NVIC
->
ICER
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1650 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1652 ((
ušt32_t
)(((
NVIC
->
ISPR
[(((ušt32_t)(
št32_t
)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1661 
__STATIC_INLINE
 
NVIC_S‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1663 
NVIC
->
ISPR
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1672 
__STATIC_INLINE
 
NVIC_CË¬P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1674 
NVIC
->
ICPR
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1685 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘Aùive
(
IRQn_Ty³
 
IRQn
)

1687 ((
ušt32_t
)(((
NVIC
->
IABR
[(((ušt32_t)(
št32_t
)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1698 
__STATIC_INLINE
 
NVIC_S‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
´iÜ™y
)

1700 ià((
št32_t
)(
IRQn
) < 0)

1702 
SCB
->
SHP
[(((
ušt32_t
)(
št32_t
)
IRQn
è& 0xFUL)-4UL] = (
ušt8_t
)((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)) & (uint32_t)0xFFUL);

1706 
NVIC
->
IP
[((
ušt32_t
)(
št32_t
)
IRQn
)] = (
ušt8_t
)((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)) & (uint32_t)0xFFUL);

1720 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘PriÜ™y
(
IRQn_Ty³
 
IRQn
)

1723 ià((
št32_t
)(
IRQn
) < 0)

1725 (((
ušt32_t
)
SCB
->
SHP
[(((ušt32_t)(
št32_t
)
IRQn
è& 0xFUL)-4UL] >> (8U - 
__NVIC_PRIO_BITS
)));

1729 (((
ušt32_t
)
NVIC
->
IP
[((ušt32_t)(
št32_t
)
IRQn
)] >> (8U - 
__NVIC_PRIO_BITS
)));

1745 
__STATIC_INLINE
 
ušt32_t
 
NVIC_EncodePriÜ™y
 (ušt32_ˆ
PriÜ™yGroup
, ušt32_ˆ
P»em±PriÜ™y
, ušt32_ˆ
SubPriÜ™y
)

1747 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1748 
ušt32_t
 
P»em±PriÜ™yB™s
;

1749 
ušt32_t
 
SubPriÜ™yB™s
;

1751 
P»em±PriÜ™yB™s
 = ((7UL - 
PriÜ™yGroupTmp
è> (
ušt32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

1752 
SubPriÜ™yB™s
 = ((
PriÜ™yGroupTmp
 + (
ušt32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

1755 ((
P»em±PriÜ™y
 & (
ušt32_t
)((1UL << (
P»em±PriÜ™yB™s
)è- 1UL)è<< 
SubPriÜ™yB™s
) |

1756 ((
SubPriÜ™y
 & (
ušt32_t
)((1UL << (
SubPriÜ™yB™s
 )) - 1UL)))

1772 
__STATIC_INLINE
 
NVIC_DecodePriÜ™y
 (
ušt32_t
 
PriÜ™y
, ušt32_ˆ
PriÜ™yGroup
, ušt32_t* cÚ¡ 
pP»em±PriÜ™y
, ušt32_t* cÚ¡ 
pSubPriÜ™y
)

1774 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1775 
ušt32_t
 
P»em±PriÜ™yB™s
;

1776 
ušt32_t
 
SubPriÜ™yB™s
;

1778 
P»em±PriÜ™yB™s
 = ((7UL - 
PriÜ™yGroupTmp
è> (
ušt32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

1779 
SubPriÜ™yB™s
 = ((
PriÜ™yGroupTmp
 + (
ušt32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

1781 *
pP»em±PriÜ™y
 = (
PriÜ™y
 >> 
SubPriÜ™yB™s
è& (
ušt32_t
)((1UL << (
P»em±PriÜ™yB™s
)) - 1UL);

1782 *
pSubPriÜ™y
 = (
PriÜ™y
 ) & (
ušt32_t
)((1UL << (
SubPriÜ™yB™s
 )) - 1UL);

1790 
__STATIC_INLINE
 
NVIC_Sy¡emRe£t
()

1792 
__DSB
();

1794 
SCB
->
AIRCR
 = (
ušt32_t
)((0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

1795 (
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
) |

1796 
SCB_AIRCR_SYSRESETREQ_Msk
 );

1797 
__DSB
();

1801 
__NOP
();

1817 #ià(
__V’dÜ_SysTickCÚfig
 == 0U)

1830 
__STATIC_INLINE
 
ušt32_t
 
SysTick_CÚfig
(ušt32_ˆ
ticks
)

1832 ià((
ticks
 - 1ULè> 
SysTick_LOAD_RELOAD_Msk
)

1837 
SysTick
->
LOAD
 = (
ušt32_t
)(
ticks
 - 1UL);

1838 
NVIC_S‘PriÜ™y
 (
SysTick_IRQn
, (1UL << 
__NVIC_PRIO_BITS
) - 1UL);

1839 
SysTick
->
VAL
 = 0UL;

1840 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

1841 
SysTick_CTRL_TICKINT_Msk
 |

1842 
SysTick_CTRL_ENABLE_Msk
;

1860 vÞ©ž
št32_t
 
ITM_RxBufãr
;

1861 
	#ITM_RXBUFFER_EMPTY
 0x5AA55AA5U

	)

1872 
__STATIC_INLINE
 
ušt32_t
 
ITM_S’dCh¬
 (ušt32_ˆ
ch
)

1874 ià(((
	gITM
->
	gTCR
 & 
	gITM_TCR_ITMENA_Msk
) != 0UL) &&

1875 ((
ITM
->
TER
 & 1UL ) != 0UL) )

1877 
ITM
->
PORT
[0U].
u32
 == 0UL)

1879 
__NOP
();

1881 
	gITM
->
	gPORT
[0U].
	gu8
 = (
ušt8_t
)
ch
;

1883  (
	gch
);

1893 
__STATIC_INLINE
 
št32_t
 
ITM_ReûiveCh¬
 ()

1895 
št32_t
 
	gch
 = -1;

1897 ià(
	gITM_RxBufãr
 !ð
ITM_RXBUFFER_EMPTY
)

1899 
ch
 = 
ITM_RxBufãr
;

1900 
	gITM_RxBufãr
 = 
ITM_RXBUFFER_EMPTY
;

1903  (
	gch
);

1913 
__STATIC_INLINE
 
št32_t
 
ITM_CheckCh¬
 ()

1916 ià(
	gITM_RxBufãr
 =ð
ITM_RXBUFFER_EMPTY
)

1931 #ifdeà
__ýlu¥lus


	@i2c_oled/Drivers/CMSIS/Include/core_cm7.h

35 #ià 
defšed
 ( 
__ICCARM__
 )

36 #´agm¨
sy¡em_šþude


37 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

38 #´agm¨
þªg
 
sy¡em_h—d”


41 #iâdeà
__CORE_CM7_H_GENERIC


42 
	#__CORE_CM7_H_GENERIC


	)

44 
	~<¡dšt.h
>

46 #ifdeà
__ýlu¥lus


74 
	#__CM7_CMSIS_VERSION_MAIN
 (0x04Uè

	)

75 
	#__CM7_CMSIS_VERSION_SUB
 (0x1EUè

	)

76 
	#__CM7_CMSIS_VERSION
 ((
__CM7_CMSIS_VERSION_MAIN
 << 16Uè| \

	)

77 
__CM7_CMSIS_VERSION_SUB
 )

79 
	#__CORTEX_M
 (0x07Uè

	)

82 #ià 
defšed
 ( 
__CC_ARM
 )

83 
	#__ASM
 
__asm


	)

84 
	#__INLINE
 
__šlše


	)

85 
	#__STATIC_INLINE
 
__šlše


	)

87 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

88 
	#__ASM
 
__asm


	)

89 
	#__INLINE
 
__šlše


	)

90 
	#__STATIC_INLINE
 
__šlše


	)

92 #–ià
defšed
 ( 
__GNUC__
 )

93 
	#__ASM
 
__asm


	)

94 
	#__INLINE
 
šlše


	)

95 
	#__STATIC_INLINE
 
šlše


	)

97 #–ià
defšed
 ( 
__ICCARM__
 )

98 
	#__ASM
 
__asm


	)

99 
	#__INLINE
 
šlše


	)

100 
	#__STATIC_INLINE
 
šlše


	)

102 #–ià
defšed
 ( 
__TMS470__
 )

103 
	#__ASM
 
__asm


	)

104 
	#__STATIC_INLINE
 
šlše


	)

106 #–ià
defšed
 ( 
__TASKING__
 )

107 
	#__ASM
 
__asm


	)

108 
	#__INLINE
 
šlše


	)

109 
	#__STATIC_INLINE
 
šlše


	)

111 #–ià
defšed
 ( 
__CSMC__
 )

112 
	#__·cked


	)

113 
	#__ASM
 
_asm


	)

114 
	#__INLINE
 
šlše


	)

115 
	#__STATIC_INLINE
 
šlše


	)

118 #”rÜ 
Unknown
 
compž”


124 #ià
defšed
 ( 
__CC_ARM
 )

125 #ià
defšed
 
__TARGET_FPU_VFP


126 #ià(
__FPU_PRESENT
 == 1U)

127 
	#__FPU_USED
 1U

	)

130 
	#__FPU_USED
 0U

	)

133 
	#__FPU_USED
 0U

	)

136 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

137 #ià
defšed
 
__ARM_PCS_VFP


138 #ià(
__FPU_PRESENT
 == 1)

139 
	#__FPU_USED
 1U

	)

142 
	#__FPU_USED
 0U

	)

145 
	#__FPU_USED
 0U

	)

148 #–ià
defšed
 ( 
__GNUC__
 )

149 #ià
defšed
 (
__VFP_FP__
è&& !defšed(
__SOFTFP__
)

150 #ià(
__FPU_PRESENT
 == 1U)

151 
	#__FPU_USED
 1U

	)

154 
	#__FPU_USED
 0U

	)

157 
	#__FPU_USED
 0U

	)

160 #–ià
defšed
 ( 
__ICCARM__
 )

161 #ià
defšed
 
__ARMVFP__


162 #ià(
__FPU_PRESENT
 == 1U)

163 
	#__FPU_USED
 1U

	)

166 
	#__FPU_USED
 0U

	)

169 
	#__FPU_USED
 0U

	)

172 #–ià
defšed
 ( 
__TMS470__
 )

173 #ià
defšed
 
__TI_VFP_SUPPORT__


174 #ià(
__FPU_PRESENT
 == 1U)

175 
	#__FPU_USED
 1U

	)

178 
	#__FPU_USED
 0U

	)

181 
	#__FPU_USED
 0U

	)

184 #–ià
defšed
 ( 
__TASKING__
 )

185 #ià
defšed
 
__FPU_VFP__


186 #ià(
__FPU_PRESENT
 == 1U)

187 
	#__FPU_USED
 1U

	)

190 
	#__FPU_USED
 0U

	)

193 
	#__FPU_USED
 0U

	)

196 #–ià
defšed
 ( 
__CSMC__
 )

197 #iàÐ
__CSMC__
 & 0x400U)

198 #ià(
__FPU_PRESENT
 == 1U)

199 
	#__FPU_USED
 1U

	)

202 
	#__FPU_USED
 0U

	)

205 
	#__FPU_USED
 0U

	)

210 
	~"cÜe_cmIn¡r.h
"

211 
	~"cÜe_cmFunc.h
"

212 
	~"cÜe_cmSimd.h
"

214 #ifdeà
__ýlu¥lus


220 #iâdeà
__CMSIS_GENERIC


222 #iâdeà
__CORE_CM7_H_DEPENDANT


223 
	#__CORE_CM7_H_DEPENDANT


	)

225 #ifdeà
__ýlu¥lus


230 #ià
defšed
 
__CHECK_DEVICE_DEFINES


231 #iâdeà
__CM7_REV


232 
	#__CM7_REV
 0x0000U

	)

236 #iâdeà
__FPU_PRESENT


237 
	#__FPU_PRESENT
 0U

	)

241 #iâdeà
__MPU_PRESENT


242 
	#__MPU_PRESENT
 0U

	)

246 #iâdeà
__ICACHE_PRESENT


247 
	#__ICACHE_PRESENT
 0U

	)

251 #iâdeà
__DCACHE_PRESENT


252 
	#__DCACHE_PRESENT
 0U

	)

256 #iâdeà
__DTCM_PRESENT


257 
	#__DTCM_PRESENT
 0U

	)

261 #iâdeà
__NVIC_PRIO_BITS


262 
	#__NVIC_PRIO_BITS
 3U

	)

266 #iâdeà
__V’dÜ_SysTickCÚfig


267 
	#__V’dÜ_SysTickCÚfig
 0U

	)

280 #ifdeà
__ýlu¥lus


281 
	#__I
 vÞ©ž

	)

283 
	#__I
 vÞ©žcÚ¡

	)

285 
	#__O
 vÞ©ž

	)

286 
	#__IO
 vÞ©ž

	)

289 
	#__IM
 vÞ©žcÚ¡

	)

290 
	#__OM
 vÞ©ž

	)

291 
	#__IOM
 vÞ©ž

	)

327 
ušt32_t
 
_»£rved0
:16;

328 
ušt32_t
 
GE
:4;

329 
ušt32_t
 
_»£rved1
:7;

330 
ušt32_t
 
Q
:1;

331 
ušt32_t
 
V
:1;

332 
ušt32_t
 
C
:1;

333 
ušt32_t
 
Z
:1;

334 
ušt32_t
 
N
:1;

335 } 
b
;

336 
ušt32_t
 
w
;

337 } 
	tAPSR_Ty³
;

340 
	#APSR_N_Pos
 31U

	)

341 
	#APSR_N_Msk
 (1UL << 
APSR_N_Pos
è

	)

343 
	#APSR_Z_Pos
 30U

	)

344 
	#APSR_Z_Msk
 (1UL << 
APSR_Z_Pos
è

	)

346 
	#APSR_C_Pos
 29U

	)

347 
	#APSR_C_Msk
 (1UL << 
APSR_C_Pos
è

	)

349 
	#APSR_V_Pos
 28U

	)

350 
	#APSR_V_Msk
 (1UL << 
APSR_V_Pos
è

	)

352 
	#APSR_Q_Pos
 27U

	)

353 
	#APSR_Q_Msk
 (1UL << 
APSR_Q_Pos
è

	)

355 
	#APSR_GE_Pos
 16U

	)

356 
	#APSR_GE_Msk
 (0xFUL << 
APSR_GE_Pos
è

	)

366 
ušt32_t
 
ISR
:9;

367 
ušt32_t
 
_»£rved0
:23;

368 } 
b
;

369 
ušt32_t
 
w
;

370 } 
	tIPSR_Ty³
;

373 
	#IPSR_ISR_Pos
 0U

	)

374 
	#IPSR_ISR_Msk
 (0x1FFUL )

	)

384 
ušt32_t
 
ISR
:9;

385 
ušt32_t
 
_»£rved0
:7;

386 
ušt32_t
 
GE
:4;

387 
ušt32_t
 
_»£rved1
:4;

388 
ušt32_t
 
T
:1;

389 
ušt32_t
 
IT
:2;

390 
ušt32_t
 
Q
:1;

391 
ušt32_t
 
V
:1;

392 
ušt32_t
 
C
:1;

393 
ušt32_t
 
Z
:1;

394 
ušt32_t
 
N
:1;

395 } 
b
;

396 
ušt32_t
 
w
;

397 } 
	txPSR_Ty³
;

400 
	#xPSR_N_Pos
 31U

	)

401 
	#xPSR_N_Msk
 (1UL << 
xPSR_N_Pos
è

	)

403 
	#xPSR_Z_Pos
 30U

	)

404 
	#xPSR_Z_Msk
 (1UL << 
xPSR_Z_Pos
è

	)

406 
	#xPSR_C_Pos
 29U

	)

407 
	#xPSR_C_Msk
 (1UL << 
xPSR_C_Pos
è

	)

409 
	#xPSR_V_Pos
 28U

	)

410 
	#xPSR_V_Msk
 (1UL << 
xPSR_V_Pos
è

	)

412 
	#xPSR_Q_Pos
 27U

	)

413 
	#xPSR_Q_Msk
 (1UL << 
xPSR_Q_Pos
è

	)

415 
	#xPSR_IT_Pos
 25U

	)

416 
	#xPSR_IT_Msk
 (3UL << 
xPSR_IT_Pos
è

	)

418 
	#xPSR_T_Pos
 24U

	)

419 
	#xPSR_T_Msk
 (1UL << 
xPSR_T_Pos
è

	)

421 
	#xPSR_GE_Pos
 16U

	)

422 
	#xPSR_GE_Msk
 (0xFUL << 
xPSR_GE_Pos
è

	)

424 
	#xPSR_ISR_Pos
 0U

	)

425 
	#xPSR_ISR_Msk
 (0x1FFUL )

	)

435 
ušt32_t
 
nPRIV
:1;

436 
ušt32_t
 
SPSEL
:1;

437 
ušt32_t
 
FPCA
:1;

438 
ušt32_t
 
_»£rved0
:29;

439 } 
b
;

440 
ušt32_t
 
w
;

441 } 
	tCONTROL_Ty³
;

444 
	#CONTROL_FPCA_Pos
 2U

	)

445 
	#CONTROL_FPCA_Msk
 (1UL << 
CONTROL_FPCA_Pos
è

	)

447 
	#CONTROL_SPSEL_Pos
 1U

	)

448 
	#CONTROL_SPSEL_Msk
 (1UL << 
CONTROL_SPSEL_Pos
è

	)

450 
	#CONTROL_nPRIV_Pos
 0U

	)

451 
	#CONTROL_nPRIV_Msk
 (1UL )

	)

468 
__IOM
 
ušt32_t
 
ISER
[8U];

469 
ušt32_t
 
RESERVED0
[24U];

470 
__IOM
 
ušt32_t
 
ICER
[8U];

471 
ušt32_t
 
RSERVED1
[24U];

472 
__IOM
 
ušt32_t
 
ISPR
[8U];

473 
ušt32_t
 
RESERVED2
[24U];

474 
__IOM
 
ušt32_t
 
ICPR
[8U];

475 
ušt32_t
 
RESERVED3
[24U];

476 
__IOM
 
ušt32_t
 
IABR
[8U];

477 
ušt32_t
 
RESERVED4
[56U];

478 
__IOM
 
ušt8_t
 
IP
[240U];

479 
ušt32_t
 
RESERVED5
[644U];

480 
__OM
 
ušt32_t
 
STIR
;

481 } 
	tNVIC_Ty³
;

484 
	#NVIC_STIR_INTID_Pos
 0U

	)

485 
	#NVIC_STIR_INTID_Msk
 (0x1FFUL )

	)

502 
__IM
 
ušt32_t
 
CPUID
;

503 
__IOM
 
ušt32_t
 
ICSR
;

504 
__IOM
 
ušt32_t
 
VTOR
;

505 
__IOM
 
ušt32_t
 
AIRCR
;

506 
__IOM
 
ušt32_t
 
SCR
;

507 
__IOM
 
ušt32_t
 
CCR
;

508 
__IOM
 
ušt8_t
 
SHPR
[12U];

509 
__IOM
 
ušt32_t
 
SHCSR
;

510 
__IOM
 
ušt32_t
 
CFSR
;

511 
__IOM
 
ušt32_t
 
HFSR
;

512 
__IOM
 
ušt32_t
 
DFSR
;

513 
__IOM
 
ušt32_t
 
MMFAR
;

514 
__IOM
 
ušt32_t
 
BFAR
;

515 
__IOM
 
ušt32_t
 
AFSR
;

516 
__IM
 
ušt32_t
 
ID_PFR
[2U];

517 
__IM
 
ušt32_t
 
ID_DFR
;

518 
__IM
 
ušt32_t
 
ID_AFR
;

519 
__IM
 
ušt32_t
 
ID_MFR
[4U];

520 
__IM
 
ušt32_t
 
ID_ISAR
[5U];

521 
ušt32_t
 
RESERVED0
[1U];

522 
__IM
 
ušt32_t
 
CLIDR
;

523 
__IM
 
ušt32_t
 
CTR
;

524 
__IM
 
ušt32_t
 
CCSIDR
;

525 
__IOM
 
ušt32_t
 
CSSELR
;

526 
__IOM
 
ušt32_t
 
CPACR
;

527 
ušt32_t
 
RESERVED3
[93U];

528 
__OM
 
ušt32_t
 
STIR
;

529 
ušt32_t
 
RESERVED4
[15U];

530 
__IM
 
ušt32_t
 
MVFR0
;

531 
__IM
 
ušt32_t
 
MVFR1
;

532 
__IM
 
ušt32_t
 
MVFR2
;

533 
ušt32_t
 
RESERVED5
[1U];

534 
__OM
 
ušt32_t
 
ICIALLU
;

535 
ušt32_t
 
RESERVED6
[1U];

536 
__OM
 
ušt32_t
 
ICIMVAU
;

537 
__OM
 
ušt32_t
 
DCIMVAC
;

538 
__OM
 
ušt32_t
 
DCISW
;

539 
__OM
 
ušt32_t
 
DCCMVAU
;

540 
__OM
 
ušt32_t
 
DCCMVAC
;

541 
__OM
 
ušt32_t
 
DCCSW
;

542 
__OM
 
ušt32_t
 
DCCIMVAC
;

543 
__OM
 
ušt32_t
 
DCCISW
;

544 
ušt32_t
 
RESERVED7
[6U];

545 
__IOM
 
ušt32_t
 
ITCMCR
;

546 
__IOM
 
ušt32_t
 
DTCMCR
;

547 
__IOM
 
ušt32_t
 
AHBPCR
;

548 
__IOM
 
ušt32_t
 
CACR
;

549 
__IOM
 
ušt32_t
 
AHBSCR
;

550 
ušt32_t
 
RESERVED8
[1U];

551 
__IOM
 
ušt32_t
 
ABFSR
;

552 } 
	tSCB_Ty³
;

555 
	#SCB_CPUID_IMPLEMENTER_Pos
 24U

	)

556 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos
è

	)

558 
	#SCB_CPUID_VARIANT_Pos
 20U

	)

559 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos
è

	)

561 
	#SCB_CPUID_ARCHITECTURE_Pos
 16U

	)

562 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos
è

	)

564 
	#SCB_CPUID_PARTNO_Pos
 4U

	)

565 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos
è

	)

567 
	#SCB_CPUID_REVISION_Pos
 0U

	)

568 
	#SCB_CPUID_REVISION_Msk
 (0xFUL )

	)

571 
	#SCB_ICSR_NMIPENDSET_Pos
 31U

	)

572 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos
è

	)

574 
	#SCB_ICSR_PENDSVSET_Pos
 28U

	)

575 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos
è

	)

577 
	#SCB_ICSR_PENDSVCLR_Pos
 27U

	)

578 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos
è

	)

580 
	#SCB_ICSR_PENDSTSET_Pos
 26U

	)

581 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos
è

	)

583 
	#SCB_ICSR_PENDSTCLR_Pos
 25U

	)

584 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos
è

	)

586 
	#SCB_ICSR_ISRPREEMPT_Pos
 23U

	)

587 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos
è

	)

589 
	#SCB_ICSR_ISRPENDING_Pos
 22U

	)

590 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos
è

	)

592 
	#SCB_ICSR_VECTPENDING_Pos
 12U

	)

593 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos
è

	)

595 
	#SCB_ICSR_RETTOBASE_Pos
 11U

	)

596 
	#SCB_ICSR_RETTOBASE_Msk
 (1UL << 
SCB_ICSR_RETTOBASE_Pos
è

	)

598 
	#SCB_ICSR_VECTACTIVE_Pos
 0U

	)

599 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL )

	)

602 
	#SCB_VTOR_TBLOFF_Pos
 7U

	)

603 
	#SCB_VTOR_TBLOFF_Msk
 (0x1FFFFFFUL << 
SCB_VTOR_TBLOFF_Pos
è

	)

606 
	#SCB_AIRCR_VECTKEY_Pos
 16U

	)

607 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos
è

	)

609 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16U

	)

610 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos
è

	)

612 
	#SCB_AIRCR_ENDIANESS_Pos
 15U

	)

613 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos
è

	)

615 
	#SCB_AIRCR_PRIGROUP_Pos
 8U

	)

616 
	#SCB_AIRCR_PRIGROUP_Msk
 (7UL << 
SCB_AIRCR_PRIGROUP_Pos
è

	)

618 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2U

	)

619 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos
è

	)

621 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1U

	)

622 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos
è

	)

624 
	#SCB_AIRCR_VECTRESET_Pos
 0U

	)

625 
	#SCB_AIRCR_VECTRESET_Msk
 (1UL )

	)

628 
	#SCB_SCR_SEVONPEND_Pos
 4U

	)

629 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos
è

	)

631 
	#SCB_SCR_SLEEPDEEP_Pos
 2U

	)

632 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos
è

	)

634 
	#SCB_SCR_SLEEPONEXIT_Pos
 1U

	)

635 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos
è

	)

638 
	#SCB_CCR_BP_Pos
 18U

	)

639 
	#SCB_CCR_BP_Msk
 (1UL << 
SCB_CCR_BP_Pos
è

	)

641 
	#SCB_CCR_IC_Pos
 17U

	)

642 
	#SCB_CCR_IC_Msk
 (1UL << 
SCB_CCR_IC_Pos
è

	)

644 
	#SCB_CCR_DC_Pos
 16U

	)

645 
	#SCB_CCR_DC_Msk
 (1UL << 
SCB_CCR_DC_Pos
è

	)

647 
	#SCB_CCR_STKALIGN_Pos
 9U

	)

648 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos
è

	)

650 
	#SCB_CCR_BFHFNMIGN_Pos
 8U

	)

651 
	#SCB_CCR_BFHFNMIGN_Msk
 (1UL << 
SCB_CCR_BFHFNMIGN_Pos
è

	)

653 
	#SCB_CCR_DIV_0_TRP_Pos
 4U

	)

654 
	#SCB_CCR_DIV_0_TRP_Msk
 (1UL << 
SCB_CCR_DIV_0_TRP_Pos
è

	)

656 
	#SCB_CCR_UNALIGN_TRP_Pos
 3U

	)

657 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos
è

	)

659 
	#SCB_CCR_USERSETMPEND_Pos
 1U

	)

660 
	#SCB_CCR_USERSETMPEND_Msk
 (1UL << 
SCB_CCR_USERSETMPEND_Pos
è

	)

662 
	#SCB_CCR_NONBASETHRDENA_Pos
 0U

	)

663 
	#SCB_CCR_NONBASETHRDENA_Msk
 (1UL )

	)

666 
	#SCB_SHCSR_USGFAULTENA_Pos
 18U

	)

667 
	#SCB_SHCSR_USGFAULTENA_Msk
 (1UL << 
SCB_SHCSR_USGFAULTENA_Pos
è

	)

669 
	#SCB_SHCSR_BUSFAULTENA_Pos
 17U

	)

670 
	#SCB_SHCSR_BUSFAULTENA_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTENA_Pos
è

	)

672 
	#SCB_SHCSR_MEMFAULTENA_Pos
 16U

	)

673 
	#SCB_SHCSR_MEMFAULTENA_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTENA_Pos
è

	)

675 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15U

	)

676 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos
è

	)

678 
	#SCB_SHCSR_BUSFAULTPENDED_Pos
 14U

	)

679 
	#SCB_SHCSR_BUSFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTPENDED_Pos
è

	)

681 
	#SCB_SHCSR_MEMFAULTPENDED_Pos
 13U

	)

682 
	#SCB_SHCSR_MEMFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTPENDED_Pos
è

	)

684 
	#SCB_SHCSR_USGFAULTPENDED_Pos
 12U

	)

685 
	#SCB_SHCSR_USGFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_USGFAULTPENDED_Pos
è

	)

687 
	#SCB_SHCSR_SYSTICKACT_Pos
 11U

	)

688 
	#SCB_SHCSR_SYSTICKACT_Msk
 (1UL << 
SCB_SHCSR_SYSTICKACT_Pos
è

	)

690 
	#SCB_SHCSR_PENDSVACT_Pos
 10U

	)

691 
	#SCB_SHCSR_PENDSVACT_Msk
 (1UL << 
SCB_SHCSR_PENDSVACT_Pos
è

	)

693 
	#SCB_SHCSR_MONITORACT_Pos
 8U

	)

694 
	#SCB_SHCSR_MONITORACT_Msk
 (1UL << 
SCB_SHCSR_MONITORACT_Pos
è

	)

696 
	#SCB_SHCSR_SVCALLACT_Pos
 7U

	)

697 
	#SCB_SHCSR_SVCALLACT_Msk
 (1UL << 
SCB_SHCSR_SVCALLACT_Pos
è

	)

699 
	#SCB_SHCSR_USGFAULTACT_Pos
 3U

	)

700 
	#SCB_SHCSR_USGFAULTACT_Msk
 (1UL << 
SCB_SHCSR_USGFAULTACT_Pos
è

	)

702 
	#SCB_SHCSR_BUSFAULTACT_Pos
 1U

	)

703 
	#SCB_SHCSR_BUSFAULTACT_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTACT_Pos
è

	)

705 
	#SCB_SHCSR_MEMFAULTACT_Pos
 0U

	)

706 
	#SCB_SHCSR_MEMFAULTACT_Msk
 (1UL )

	)

709 
	#SCB_CFSR_USGFAULTSR_Pos
 16U

	)

710 
	#SCB_CFSR_USGFAULTSR_Msk
 (0xFFFFUL << 
SCB_CFSR_USGFAULTSR_Pos
è

	)

712 
	#SCB_CFSR_BUSFAULTSR_Pos
 8U

	)

713 
	#SCB_CFSR_BUSFAULTSR_Msk
 (0xFFUL << 
SCB_CFSR_BUSFAULTSR_Pos
è

	)

715 
	#SCB_CFSR_MEMFAULTSR_Pos
 0U

	)

716 
	#SCB_CFSR_MEMFAULTSR_Msk
 (0xFFUL )

	)

719 
	#SCB_HFSR_DEBUGEVT_Pos
 31U

	)

720 
	#SCB_HFSR_DEBUGEVT_Msk
 (1UL << 
SCB_HFSR_DEBUGEVT_Pos
è

	)

722 
	#SCB_HFSR_FORCED_Pos
 30U

	)

723 
	#SCB_HFSR_FORCED_Msk
 (1UL << 
SCB_HFSR_FORCED_Pos
è

	)

725 
	#SCB_HFSR_VECTTBL_Pos
 1U

	)

726 
	#SCB_HFSR_VECTTBL_Msk
 (1UL << 
SCB_HFSR_VECTTBL_Pos
è

	)

729 
	#SCB_DFSR_EXTERNAL_Pos
 4U

	)

730 
	#SCB_DFSR_EXTERNAL_Msk
 (1UL << 
SCB_DFSR_EXTERNAL_Pos
è

	)

732 
	#SCB_DFSR_VCATCH_Pos
 3U

	)

733 
	#SCB_DFSR_VCATCH_Msk
 (1UL << 
SCB_DFSR_VCATCH_Pos
è

	)

735 
	#SCB_DFSR_DWTTRAP_Pos
 2U

	)

736 
	#SCB_DFSR_DWTTRAP_Msk
 (1UL << 
SCB_DFSR_DWTTRAP_Pos
è

	)

738 
	#SCB_DFSR_BKPT_Pos
 1U

	)

739 
	#SCB_DFSR_BKPT_Msk
 (1UL << 
SCB_DFSR_BKPT_Pos
è

	)

741 
	#SCB_DFSR_HALTED_Pos
 0U

	)

742 
	#SCB_DFSR_HALTED_Msk
 (1UL )

	)

745 
	#SCB_CLIDR_LOUU_Pos
 27U

	)

746 
	#SCB_CLIDR_LOUU_Msk
 (7UL << 
SCB_CLIDR_LOUU_Pos
è

	)

748 
	#SCB_CLIDR_LOC_Pos
 24U

	)

749 
	#SCB_CLIDR_LOC_Msk
 (7UL << 
SCB_CLIDR_LOC_Pos
è

	)

752 
	#SCB_CTR_FORMAT_Pos
 29U

	)

753 
	#SCB_CTR_FORMAT_Msk
 (7UL << 
SCB_CTR_FORMAT_Pos
è

	)

755 
	#SCB_CTR_CWG_Pos
 24U

	)

756 
	#SCB_CTR_CWG_Msk
 (0xFUL << 
SCB_CTR_CWG_Pos
è

	)

758 
	#SCB_CTR_ERG_Pos
 20U

	)

759 
	#SCB_CTR_ERG_Msk
 (0xFUL << 
SCB_CTR_ERG_Pos
è

	)

761 
	#SCB_CTR_DMINLINE_Pos
 16U

	)

762 
	#SCB_CTR_DMINLINE_Msk
 (0xFUL << 
SCB_CTR_DMINLINE_Pos
è

	)

764 
	#SCB_CTR_IMINLINE_Pos
 0U

	)

765 
	#SCB_CTR_IMINLINE_Msk
 (0xFUL )

	)

768 
	#SCB_CCSIDR_WT_Pos
 31U

	)

769 
	#SCB_CCSIDR_WT_Msk
 (1UL << 
SCB_CCSIDR_WT_Pos
è

	)

771 
	#SCB_CCSIDR_WB_Pos
 30U

	)

772 
	#SCB_CCSIDR_WB_Msk
 (1UL << 
SCB_CCSIDR_WB_Pos
è

	)

774 
	#SCB_CCSIDR_RA_Pos
 29U

	)

775 
	#SCB_CCSIDR_RA_Msk
 (1UL << 
SCB_CCSIDR_RA_Pos
è

	)

777 
	#SCB_CCSIDR_WA_Pos
 28U

	)

778 
	#SCB_CCSIDR_WA_Msk
 (1UL << 
SCB_CCSIDR_WA_Pos
è

	)

780 
	#SCB_CCSIDR_NUMSETS_Pos
 13U

	)

781 
	#SCB_CCSIDR_NUMSETS_Msk
 (0x7FFFUL << 
SCB_CCSIDR_NUMSETS_Pos
è

	)

783 
	#SCB_CCSIDR_ASSOCIATIVITY_Pos
 3U

	)

784 
	#SCB_CCSIDR_ASSOCIATIVITY_Msk
 (0x3FFUL << 
SCB_CCSIDR_ASSOCIATIVITY_Pos
è

	)

786 
	#SCB_CCSIDR_LINESIZE_Pos
 0U

	)

787 
	#SCB_CCSIDR_LINESIZE_Msk
 (7UL )

	)

790 
	#SCB_CSSELR_LEVEL_Pos
 1U

	)

791 
	#SCB_CSSELR_LEVEL_Msk
 (7UL << 
SCB_CSSELR_LEVEL_Pos
è

	)

793 
	#SCB_CSSELR_IND_Pos
 0U

	)

794 
	#SCB_CSSELR_IND_Msk
 (1UL )

	)

797 
	#SCB_STIR_INTID_Pos
 0U

	)

798 
	#SCB_STIR_INTID_Msk
 (0x1FFUL )

	)

801 
	#SCB_DCISW_WAY_Pos
 30U

	)

802 
	#SCB_DCISW_WAY_Msk
 (3UL << 
SCB_DCISW_WAY_Pos
è

	)

804 
	#SCB_DCISW_SET_Pos
 5U

	)

805 
	#SCB_DCISW_SET_Msk
 (0x1FFUL << 
SCB_DCISW_SET_Pos
è

	)

808 
	#SCB_DCCSW_WAY_Pos
 30U

	)

809 
	#SCB_DCCSW_WAY_Msk
 (3UL << 
SCB_DCCSW_WAY_Pos
è

	)

811 
	#SCB_DCCSW_SET_Pos
 5U

	)

812 
	#SCB_DCCSW_SET_Msk
 (0x1FFUL << 
SCB_DCCSW_SET_Pos
è

	)

815 
	#SCB_DCCISW_WAY_Pos
 30U

	)

816 
	#SCB_DCCISW_WAY_Msk
 (3UL << 
SCB_DCCISW_WAY_Pos
è

	)

818 
	#SCB_DCCISW_SET_Pos
 5U

	)

819 
	#SCB_DCCISW_SET_Msk
 (0x1FFUL << 
SCB_DCCISW_SET_Pos
è

	)

822 
	#SCB_ITCMCR_SZ_Pos
 3U

	)

823 
	#SCB_ITCMCR_SZ_Msk
 (0xFUL << 
SCB_ITCMCR_SZ_Pos
è

	)

825 
	#SCB_ITCMCR_RETEN_Pos
 2U

	)

826 
	#SCB_ITCMCR_RETEN_Msk
 (1UL << 
SCB_ITCMCR_RETEN_Pos
è

	)

828 
	#SCB_ITCMCR_RMW_Pos
 1U

	)

829 
	#SCB_ITCMCR_RMW_Msk
 (1UL << 
SCB_ITCMCR_RMW_Pos
è

	)

831 
	#SCB_ITCMCR_EN_Pos
 0U

	)

832 
	#SCB_ITCMCR_EN_Msk
 (1UL )

	)

835 
	#SCB_DTCMCR_SZ_Pos
 3U

	)

836 
	#SCB_DTCMCR_SZ_Msk
 (0xFUL << 
SCB_DTCMCR_SZ_Pos
è

	)

838 
	#SCB_DTCMCR_RETEN_Pos
 2U

	)

839 
	#SCB_DTCMCR_RETEN_Msk
 (1UL << 
SCB_DTCMCR_RETEN_Pos
è

	)

841 
	#SCB_DTCMCR_RMW_Pos
 1U

	)

842 
	#SCB_DTCMCR_RMW_Msk
 (1UL << 
SCB_DTCMCR_RMW_Pos
è

	)

844 
	#SCB_DTCMCR_EN_Pos
 0U

	)

845 
	#SCB_DTCMCR_EN_Msk
 (1UL )

	)

848 
	#SCB_AHBPCR_SZ_Pos
 1U

	)

849 
	#SCB_AHBPCR_SZ_Msk
 (7UL << 
SCB_AHBPCR_SZ_Pos
è

	)

851 
	#SCB_AHBPCR_EN_Pos
 0U

	)

852 
	#SCB_AHBPCR_EN_Msk
 (1UL )

	)

855 
	#SCB_CACR_FORCEWT_Pos
 2U

	)

856 
	#SCB_CACR_FORCEWT_Msk
 (1UL << 
SCB_CACR_FORCEWT_Pos
è

	)

858 
	#SCB_CACR_ECCEN_Pos
 1U

	)

859 
	#SCB_CACR_ECCEN_Msk
 (1UL << 
SCB_CACR_ECCEN_Pos
è

	)

861 
	#SCB_CACR_SIWT_Pos
 0U

	)

862 
	#SCB_CACR_SIWT_Msk
 (1UL )

	)

865 
	#SCB_AHBSCR_INITCOUNT_Pos
 11U

	)

866 
	#SCB_AHBSCR_INITCOUNT_Msk
 (0x1FUL << 
SCB_AHBPCR_INITCOUNT_Pos
è

	)

868 
	#SCB_AHBSCR_TPRI_Pos
 2U

	)

869 
	#SCB_AHBSCR_TPRI_Msk
 (0x1FFUL << 
SCB_AHBPCR_TPRI_Pos
è

	)

871 
	#SCB_AHBSCR_CTL_Pos
 0U

	)

872 
	#SCB_AHBSCR_CTL_Msk
 (3UL )

	)

875 
	#SCB_ABFSR_AXIMTYPE_Pos
 8U

	)

876 
	#SCB_ABFSR_AXIMTYPE_Msk
 (3UL << 
SCB_ABFSR_AXIMTYPE_Pos
è

	)

878 
	#SCB_ABFSR_EPPB_Pos
 4U

	)

879 
	#SCB_ABFSR_EPPB_Msk
 (1UL << 
SCB_ABFSR_EPPB_Pos
è

	)

881 
	#SCB_ABFSR_AXIM_Pos
 3U

	)

882 
	#SCB_ABFSR_AXIM_Msk
 (1UL << 
SCB_ABFSR_AXIM_Pos
è

	)

884 
	#SCB_ABFSR_AHBP_Pos
 2U

	)

885 
	#SCB_ABFSR_AHBP_Msk
 (1UL << 
SCB_ABFSR_AHBP_Pos
è

	)

887 
	#SCB_ABFSR_DTCM_Pos
 1U

	)

888 
	#SCB_ABFSR_DTCM_Msk
 (1UL << 
SCB_ABFSR_DTCM_Pos
è

	)

890 
	#SCB_ABFSR_ITCM_Pos
 0U

	)

891 
	#SCB_ABFSR_ITCM_Msk
 (1UL )

	)

908 
ušt32_t
 
RESERVED0
[1U];

909 
__IM
 
ušt32_t
 
ICTR
;

910 
__IOM
 
ušt32_t
 
ACTLR
;

911 } 
	tSCnSCB_Ty³
;

914 
	#SCnSCB_ICTR_INTLINESNUM_Pos
 0U

	)

915 
	#SCnSCB_ICTR_INTLINESNUM_Msk
 (0xFUL )

	)

918 
	#SCnSCB_ACTLR_DISITMATBFLUSH_Pos
 12U

	)

919 
	#SCnSCB_ACTLR_DISITMATBFLUSH_Msk
 (1UL << 
SCnSCB_ACTLR_DISITMATBFLUSH_Pos
è

	)

921 
	#SCnSCB_ACTLR_DISRAMODE_Pos
 11U

	)

922 
	#SCnSCB_ACTLR_DISRAMODE_Msk
 (1UL << 
SCnSCB_ACTLR_DISRAMODE_Pos
è

	)

924 
	#SCnSCB_ACTLR_FPEXCODIS_Pos
 10U

	)

925 
	#SCnSCB_ACTLR_FPEXCODIS_Msk
 (1UL << 
SCnSCB_ACTLR_FPEXCODIS_Pos
è

	)

927 
	#SCnSCB_ACTLR_DISFOLD_Pos
 2U

	)

928 
	#SCnSCB_ACTLR_DISFOLD_Msk
 (1UL << 
SCnSCB_ACTLR_DISFOLD_Pos
è

	)

930 
	#SCnSCB_ACTLR_DISMCYCINT_Pos
 0U

	)

931 
	#SCnSCB_ACTLR_DISMCYCINT_Msk
 (1UL )

	)

948 
__IOM
 
ušt32_t
 
CTRL
;

949 
__IOM
 
ušt32_t
 
LOAD
;

950 
__IOM
 
ušt32_t
 
VAL
;

951 
__IM
 
ušt32_t
 
CALIB
;

952 } 
	tSysTick_Ty³
;

955 
	#SysTick_CTRL_COUNTFLAG_Pos
 16U

	)

956 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos
è

	)

958 
	#SysTick_CTRL_CLKSOURCE_Pos
 2U

	)

959 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos
è

	)

961 
	#SysTick_CTRL_TICKINT_Pos
 1U

	)

962 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos
è

	)

964 
	#SysTick_CTRL_ENABLE_Pos
 0U

	)

965 
	#SysTick_CTRL_ENABLE_Msk
 (1UL )

	)

968 
	#SysTick_LOAD_RELOAD_Pos
 0U

	)

969 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL )

	)

972 
	#SysTick_VAL_CURRENT_Pos
 0U

	)

973 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL )

	)

976 
	#SysTick_CALIB_NOREF_Pos
 31U

	)

977 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos
è

	)

979 
	#SysTick_CALIB_SKEW_Pos
 30U

	)

980 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos
è

	)

982 
	#SysTick_CALIB_TENMS_Pos
 0U

	)

983 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL )

	)

1000 
__OM
 union

1002 
__OM
 
ušt8_t
 
u8
;

1003 
__OM
 
ušt16_t
 
u16
;

1004 
__OM
 
ušt32_t
 
u32
;

1005 } 
PORT
 [32U];

1006 
ušt32_t
 
RESERVED0
[864U];

1007 
__IOM
 
ušt32_t
 
TER
;

1008 
ušt32_t
 
RESERVED1
[15U];

1009 
__IOM
 
ušt32_t
 
TPR
;

1010 
ušt32_t
 
RESERVED2
[15U];

1011 
__IOM
 
ušt32_t
 
TCR
;

1012 
ušt32_t
 
RESERVED3
[29U];

1013 
__OM
 
ušt32_t
 
IWR
;

1014 
__IM
 
ušt32_t
 
IRR
;

1015 
__IOM
 
ušt32_t
 
IMCR
;

1016 
ušt32_t
 
RESERVED4
[43U];

1017 
__OM
 
ušt32_t
 
LAR
;

1018 
__IM
 
ušt32_t
 
LSR
;

1019 
ušt32_t
 
RESERVED5
[6U];

1020 
__IM
 
ušt32_t
 
PID4
;

1021 
__IM
 
ušt32_t
 
PID5
;

1022 
__IM
 
ušt32_t
 
PID6
;

1023 
__IM
 
ušt32_t
 
PID7
;

1024 
__IM
 
ušt32_t
 
PID0
;

1025 
__IM
 
ušt32_t
 
PID1
;

1026 
__IM
 
ušt32_t
 
PID2
;

1027 
__IM
 
ušt32_t
 
PID3
;

1028 
__IM
 
ušt32_t
 
CID0
;

1029 
__IM
 
ušt32_t
 
CID1
;

1030 
__IM
 
ušt32_t
 
CID2
;

1031 
__IM
 
ušt32_t
 
CID3
;

1032 } 
	tITM_Ty³
;

1035 
	#ITM_TPR_PRIVMASK_Pos
 0U

	)

1036 
	#ITM_TPR_PRIVMASK_Msk
 (0xFUL )

	)

1039 
	#ITM_TCR_BUSY_Pos
 23U

	)

1040 
	#ITM_TCR_BUSY_Msk
 (1UL << 
ITM_TCR_BUSY_Pos
è

	)

1042 
	#ITM_TCR_T¿ûBusID_Pos
 16U

	)

1043 
	#ITM_TCR_T¿ûBusID_Msk
 (0x7FUL << 
ITM_TCR_T¿ûBusID_Pos
è

	)

1045 
	#ITM_TCR_GTSFREQ_Pos
 10U

	)

1046 
	#ITM_TCR_GTSFREQ_Msk
 (3UL << 
ITM_TCR_GTSFREQ_Pos
è

	)

1048 
	#ITM_TCR_TSP»sÿË_Pos
 8U

	)

1049 
	#ITM_TCR_TSP»sÿË_Msk
 (3UL << 
ITM_TCR_TSP»sÿË_Pos
è

	)

1051 
	#ITM_TCR_SWOENA_Pos
 4U

	)

1052 
	#ITM_TCR_SWOENA_Msk
 (1UL << 
ITM_TCR_SWOENA_Pos
è

	)

1054 
	#ITM_TCR_DWTENA_Pos
 3U

	)

1055 
	#ITM_TCR_DWTENA_Msk
 (1UL << 
ITM_TCR_DWTENA_Pos
è

	)

1057 
	#ITM_TCR_SYNCENA_Pos
 2U

	)

1058 
	#ITM_TCR_SYNCENA_Msk
 (1UL << 
ITM_TCR_SYNCENA_Pos
è

	)

1060 
	#ITM_TCR_TSENA_Pos
 1U

	)

1061 
	#ITM_TCR_TSENA_Msk
 (1UL << 
ITM_TCR_TSENA_Pos
è

	)

1063 
	#ITM_TCR_ITMENA_Pos
 0U

	)

1064 
	#ITM_TCR_ITMENA_Msk
 (1UL )

	)

1067 
	#ITM_IWR_ATVALIDM_Pos
 0U

	)

1068 
	#ITM_IWR_ATVALIDM_Msk
 (1UL )

	)

1071 
	#ITM_IRR_ATREADYM_Pos
 0U

	)

1072 
	#ITM_IRR_ATREADYM_Msk
 (1UL )

	)

1075 
	#ITM_IMCR_INTEGRATION_Pos
 0U

	)

1076 
	#ITM_IMCR_INTEGRATION_Msk
 (1UL )

	)

1079 
	#ITM_LSR_By‹Acc_Pos
 2U

	)

1080 
	#ITM_LSR_By‹Acc_Msk
 (1UL << 
ITM_LSR_By‹Acc_Pos
è

	)

1082 
	#ITM_LSR_Acûss_Pos
 1U

	)

1083 
	#ITM_LSR_Acûss_Msk
 (1UL << 
ITM_LSR_Acûss_Pos
è

	)

1085 
	#ITM_LSR_P»£Á_Pos
 0U

	)

1086 
	#ITM_LSR_P»£Á_Msk
 (1UL )

	)

1103 
__IOM
 
ušt32_t
 
CTRL
;

1104 
__IOM
 
ušt32_t
 
CYCCNT
;

1105 
__IOM
 
ušt32_t
 
CPICNT
;

1106 
__IOM
 
ušt32_t
 
EXCCNT
;

1107 
__IOM
 
ušt32_t
 
SLEEPCNT
;

1108 
__IOM
 
ušt32_t
 
LSUCNT
;

1109 
__IOM
 
ušt32_t
 
FOLDCNT
;

1110 
__IM
 
ušt32_t
 
PCSR
;

1111 
__IOM
 
ušt32_t
 
COMP0
;

1112 
__IOM
 
ušt32_t
 
MASK0
;

1113 
__IOM
 
ušt32_t
 
FUNCTION0
;

1114 
ušt32_t
 
RESERVED0
[1U];

1115 
__IOM
 
ušt32_t
 
COMP1
;

1116 
__IOM
 
ušt32_t
 
MASK1
;

1117 
__IOM
 
ušt32_t
 
FUNCTION1
;

1118 
ušt32_t
 
RESERVED1
[1U];

1119 
__IOM
 
ušt32_t
 
COMP2
;

1120 
__IOM
 
ušt32_t
 
MASK2
;

1121 
__IOM
 
ušt32_t
 
FUNCTION2
;

1122 
ušt32_t
 
RESERVED2
[1U];

1123 
__IOM
 
ušt32_t
 
COMP3
;

1124 
__IOM
 
ušt32_t
 
MASK3
;

1125 
__IOM
 
ušt32_t
 
FUNCTION3
;

1126 
ušt32_t
 
RESERVED3
[981U];

1127 
__OM
 
ušt32_t
 
LAR
;

1128 
__IM
 
ušt32_t
 
LSR
;

1129 } 
	tDWT_Ty³
;

1132 
	#DWT_CTRL_NUMCOMP_Pos
 28U

	)

1133 
	#DWT_CTRL_NUMCOMP_Msk
 (0xFUL << 
DWT_CTRL_NUMCOMP_Pos
è

	)

1135 
	#DWT_CTRL_NOTRCPKT_Pos
 27U

	)

1136 
	#DWT_CTRL_NOTRCPKT_Msk
 (0x1UL << 
DWT_CTRL_NOTRCPKT_Pos
è

	)

1138 
	#DWT_CTRL_NOEXTTRIG_Pos
 26U

	)

1139 
	#DWT_CTRL_NOEXTTRIG_Msk
 (0x1UL << 
DWT_CTRL_NOEXTTRIG_Pos
è

	)

1141 
	#DWT_CTRL_NOCYCCNT_Pos
 25U

	)

1142 
	#DWT_CTRL_NOCYCCNT_Msk
 (0x1UL << 
DWT_CTRL_NOCYCCNT_Pos
è

	)

1144 
	#DWT_CTRL_NOPRFCNT_Pos
 24U

	)

1145 
	#DWT_CTRL_NOPRFCNT_Msk
 (0x1UL << 
DWT_CTRL_NOPRFCNT_Pos
è

	)

1147 
	#DWT_CTRL_CYCEVTENA_Pos
 22U

	)

1148 
	#DWT_CTRL_CYCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CYCEVTENA_Pos
è

	)

1150 
	#DWT_CTRL_FOLDEVTENA_Pos
 21U

	)

1151 
	#DWT_CTRL_FOLDEVTENA_Msk
 (0x1UL << 
DWT_CTRL_FOLDEVTENA_Pos
è

	)

1153 
	#DWT_CTRL_LSUEVTENA_Pos
 20U

	)

1154 
	#DWT_CTRL_LSUEVTENA_Msk
 (0x1UL << 
DWT_CTRL_LSUEVTENA_Pos
è

	)

1156 
	#DWT_CTRL_SLEEPEVTENA_Pos
 19U

	)

1157 
	#DWT_CTRL_SLEEPEVTENA_Msk
 (0x1UL << 
DWT_CTRL_SLEEPEVTENA_Pos
è

	)

1159 
	#DWT_CTRL_EXCEVTENA_Pos
 18U

	)

1160 
	#DWT_CTRL_EXCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_EXCEVTENA_Pos
è

	)

1162 
	#DWT_CTRL_CPIEVTENA_Pos
 17U

	)

1163 
	#DWT_CTRL_CPIEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CPIEVTENA_Pos
è

	)

1165 
	#DWT_CTRL_EXCTRCENA_Pos
 16U

	)

1166 
	#DWT_CTRL_EXCTRCENA_Msk
 (0x1UL << 
DWT_CTRL_EXCTRCENA_Pos
è

	)

1168 
	#DWT_CTRL_PCSAMPLENA_Pos
 12U

	)

1169 
	#DWT_CTRL_PCSAMPLENA_Msk
 (0x1UL << 
DWT_CTRL_PCSAMPLENA_Pos
è

	)

1171 
	#DWT_CTRL_SYNCTAP_Pos
 10U

	)

1172 
	#DWT_CTRL_SYNCTAP_Msk
 (0x3UL << 
DWT_CTRL_SYNCTAP_Pos
è

	)

1174 
	#DWT_CTRL_CYCTAP_Pos
 9U

	)

1175 
	#DWT_CTRL_CYCTAP_Msk
 (0x1UL << 
DWT_CTRL_CYCTAP_Pos
è

	)

1177 
	#DWT_CTRL_POSTINIT_Pos
 5U

	)

1178 
	#DWT_CTRL_POSTINIT_Msk
 (0xFUL << 
DWT_CTRL_POSTINIT_Pos
è

	)

1180 
	#DWT_CTRL_POSTPRESET_Pos
 1U

	)

1181 
	#DWT_CTRL_POSTPRESET_Msk
 (0xFUL << 
DWT_CTRL_POSTPRESET_Pos
è

	)

1183 
	#DWT_CTRL_CYCCNTENA_Pos
 0U

	)

1184 
	#DWT_CTRL_CYCCNTENA_Msk
 (0x1UL )

	)

1187 
	#DWT_CPICNT_CPICNT_Pos
 0U

	)

1188 
	#DWT_CPICNT_CPICNT_Msk
 (0xFFUL )

	)

1191 
	#DWT_EXCCNT_EXCCNT_Pos
 0U

	)

1192 
	#DWT_EXCCNT_EXCCNT_Msk
 (0xFFUL )

	)

1195 
	#DWT_SLEEPCNT_SLEEPCNT_Pos
 0U

	)

1196 
	#DWT_SLEEPCNT_SLEEPCNT_Msk
 (0xFFUL )

	)

1199 
	#DWT_LSUCNT_LSUCNT_Pos
 0U

	)

1200 
	#DWT_LSUCNT_LSUCNT_Msk
 (0xFFUL )

	)

1203 
	#DWT_FOLDCNT_FOLDCNT_Pos
 0U

	)

1204 
	#DWT_FOLDCNT_FOLDCNT_Msk
 (0xFFUL )

	)

1207 
	#DWT_MASK_MASK_Pos
 0U

	)

1208 
	#DWT_MASK_MASK_Msk
 (0x1FUL )

	)

1211 
	#DWT_FUNCTION_MATCHED_Pos
 24U

	)

1212 
	#DWT_FUNCTION_MATCHED_Msk
 (0x1UL << 
DWT_FUNCTION_MATCHED_Pos
è

	)

1214 
	#DWT_FUNCTION_DATAVADDR1_Pos
 16U

	)

1215 
	#DWT_FUNCTION_DATAVADDR1_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR1_Pos
è

	)

1217 
	#DWT_FUNCTION_DATAVADDR0_Pos
 12U

	)

1218 
	#DWT_FUNCTION_DATAVADDR0_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR0_Pos
è

	)

1220 
	#DWT_FUNCTION_DATAVSIZE_Pos
 10U

	)

1221 
	#DWT_FUNCTION_DATAVSIZE_Msk
 (0x3UL << 
DWT_FUNCTION_DATAVSIZE_Pos
è

	)

1223 
	#DWT_FUNCTION_LNK1ENA_Pos
 9U

	)

1224 
	#DWT_FUNCTION_LNK1ENA_Msk
 (0x1UL << 
DWT_FUNCTION_LNK1ENA_Pos
è

	)

1226 
	#DWT_FUNCTION_DATAVMATCH_Pos
 8U

	)

1227 
	#DWT_FUNCTION_DATAVMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_DATAVMATCH_Pos
è

	)

1229 
	#DWT_FUNCTION_CYCMATCH_Pos
 7U

	)

1230 
	#DWT_FUNCTION_CYCMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_CYCMATCH_Pos
è

	)

1232 
	#DWT_FUNCTION_EMITRANGE_Pos
 5U

	)

1233 
	#DWT_FUNCTION_EMITRANGE_Msk
 (0x1UL << 
DWT_FUNCTION_EMITRANGE_Pos
è

	)

1235 
	#DWT_FUNCTION_FUNCTION_Pos
 0U

	)

1236 
	#DWT_FUNCTION_FUNCTION_Msk
 (0xFUL )

	)

1253 
__IOM
 
ušt32_t
 
SSPSR
;

1254 
__IOM
 
ušt32_t
 
CSPSR
;

1255 
ušt32_t
 
RESERVED0
[2U];

1256 
__IOM
 
ušt32_t
 
ACPR
;

1257 
ušt32_t
 
RESERVED1
[55U];

1258 
__IOM
 
ušt32_t
 
SPPR
;

1259 
ušt32_t
 
RESERVED2
[131U];

1260 
__IM
 
ušt32_t
 
FFSR
;

1261 
__IOM
 
ušt32_t
 
FFCR
;

1262 
__IM
 
ušt32_t
 
FSCR
;

1263 
ušt32_t
 
RESERVED3
[759U];

1264 
__IM
 
ušt32_t
 
TRIGGER
;

1265 
__IM
 
ušt32_t
 
FIFO0
;

1266 
__IM
 
ušt32_t
 
ITATBCTR2
;

1267 
ušt32_t
 
RESERVED4
[1U];

1268 
__IM
 
ušt32_t
 
ITATBCTR0
;

1269 
__IM
 
ušt32_t
 
FIFO1
;

1270 
__IOM
 
ušt32_t
 
ITCTRL
;

1271 
ušt32_t
 
RESERVED5
[39U];

1272 
__IOM
 
ušt32_t
 
CLAIMSET
;

1273 
__IOM
 
ušt32_t
 
CLAIMCLR
;

1274 
ušt32_t
 
RESERVED7
[8U];

1275 
__IM
 
ušt32_t
 
DEVID
;

1276 
__IM
 
ušt32_t
 
DEVTYPE
;

1277 } 
	tTPI_Ty³
;

1280 
	#TPI_ACPR_PRESCALER_Pos
 0U

	)

1281 
	#TPI_ACPR_PRESCALER_Msk
 (0x1FFFUL )

	)

1284 
	#TPI_SPPR_TXMODE_Pos
 0U

	)

1285 
	#TPI_SPPR_TXMODE_Msk
 (0x3UL )

	)

1288 
	#TPI_FFSR_FtNÚStÝ_Pos
 3U

	)

1289 
	#TPI_FFSR_FtNÚStÝ_Msk
 (0x1UL << 
TPI_FFSR_FtNÚStÝ_Pos
è

	)

1291 
	#TPI_FFSR_TCP»£Á_Pos
 2U

	)

1292 
	#TPI_FFSR_TCP»£Á_Msk
 (0x1UL << 
TPI_FFSR_TCP»£Á_Pos
è

	)

1294 
	#TPI_FFSR_FtStÝ³d_Pos
 1U

	)

1295 
	#TPI_FFSR_FtStÝ³d_Msk
 (0x1UL << 
TPI_FFSR_FtStÝ³d_Pos
è

	)

1297 
	#TPI_FFSR_FlInProg_Pos
 0U

	)

1298 
	#TPI_FFSR_FlInProg_Msk
 (0x1UL )

	)

1301 
	#TPI_FFCR_TrigIn_Pos
 8U

	)

1302 
	#TPI_FFCR_TrigIn_Msk
 (0x1UL << 
TPI_FFCR_TrigIn_Pos
è

	)

1304 
	#TPI_FFCR_EnFCÚt_Pos
 1U

	)

1305 
	#TPI_FFCR_EnFCÚt_Msk
 (0x1UL << 
TPI_FFCR_EnFCÚt_Pos
è

	)

1308 
	#TPI_TRIGGER_TRIGGER_Pos
 0U

	)

1309 
	#TPI_TRIGGER_TRIGGER_Msk
 (0x1UL )

	)

1312 
	#TPI_FIFO0_ITM_ATVALID_Pos
 29U

	)

1313 
	#TPI_FIFO0_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ITM_ATVALID_Pos
è

	)

1315 
	#TPI_FIFO0_ITM_by‹couÁ_Pos
 27U

	)

1316 
	#TPI_FIFO0_ITM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO0_ITM_by‹couÁ_Pos
è

	)

1318 
	#TPI_FIFO0_ETM_ATVALID_Pos
 26U

	)

1319 
	#TPI_FIFO0_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ETM_ATVALID_Pos
è

	)

1321 
	#TPI_FIFO0_ETM_by‹couÁ_Pos
 24U

	)

1322 
	#TPI_FIFO0_ETM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO0_ETM_by‹couÁ_Pos
è

	)

1324 
	#TPI_FIFO0_ETM2_Pos
 16U

	)

1325 
	#TPI_FIFO0_ETM2_Msk
 (0xFFUL << 
TPI_FIFO0_ETM2_Pos
è

	)

1327 
	#TPI_FIFO0_ETM1_Pos
 8U

	)

1328 
	#TPI_FIFO0_ETM1_Msk
 (0xFFUL << 
TPI_FIFO0_ETM1_Pos
è

	)

1330 
	#TPI_FIFO0_ETM0_Pos
 0U

	)

1331 
	#TPI_FIFO0_ETM0_Msk
 (0xFFUL )

	)

1334 
	#TPI_ITATBCTR2_ATREADY_Pos
 0U

	)

1335 
	#TPI_ITATBCTR2_ATREADY_Msk
 (0x1UL )

	)

1338 
	#TPI_FIFO1_ITM_ATVALID_Pos
 29U

	)

1339 
	#TPI_FIFO1_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ITM_ATVALID_Pos
è

	)

1341 
	#TPI_FIFO1_ITM_by‹couÁ_Pos
 27U

	)

1342 
	#TPI_FIFO1_ITM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO1_ITM_by‹couÁ_Pos
è

	)

1344 
	#TPI_FIFO1_ETM_ATVALID_Pos
 26U

	)

1345 
	#TPI_FIFO1_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ETM_ATVALID_Pos
è

	)

1347 
	#TPI_FIFO1_ETM_by‹couÁ_Pos
 24U

	)

1348 
	#TPI_FIFO1_ETM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO1_ETM_by‹couÁ_Pos
è

	)

1350 
	#TPI_FIFO1_ITM2_Pos
 16U

	)

1351 
	#TPI_FIFO1_ITM2_Msk
 (0xFFUL << 
TPI_FIFO1_ITM2_Pos
è

	)

1353 
	#TPI_FIFO1_ITM1_Pos
 8U

	)

1354 
	#TPI_FIFO1_ITM1_Msk
 (0xFFUL << 
TPI_FIFO1_ITM1_Pos
è

	)

1356 
	#TPI_FIFO1_ITM0_Pos
 0U

	)

1357 
	#TPI_FIFO1_ITM0_Msk
 (0xFFUL )

	)

1360 
	#TPI_ITATBCTR0_ATREADY_Pos
 0U

	)

1361 
	#TPI_ITATBCTR0_ATREADY_Msk
 (0x1UL )

	)

1364 
	#TPI_ITCTRL_Mode_Pos
 0U

	)

1365 
	#TPI_ITCTRL_Mode_Msk
 (0x1UL )

	)

1368 
	#TPI_DEVID_NRZVALID_Pos
 11U

	)

1369 
	#TPI_DEVID_NRZVALID_Msk
 (0x1UL << 
TPI_DEVID_NRZVALID_Pos
è

	)

1371 
	#TPI_DEVID_MANCVALID_Pos
 10U

	)

1372 
	#TPI_DEVID_MANCVALID_Msk
 (0x1UL << 
TPI_DEVID_MANCVALID_Pos
è

	)

1374 
	#TPI_DEVID_PTINVALID_Pos
 9U

	)

1375 
	#TPI_DEVID_PTINVALID_Msk
 (0x1UL << 
TPI_DEVID_PTINVALID_Pos
è

	)

1377 
	#TPI_DEVID_MšBufSz_Pos
 6U

	)

1378 
	#TPI_DEVID_MšBufSz_Msk
 (0x7UL << 
TPI_DEVID_MšBufSz_Pos
è

	)

1380 
	#TPI_DEVID_AsynClkIn_Pos
 5U

	)

1381 
	#TPI_DEVID_AsynClkIn_Msk
 (0x1UL << 
TPI_DEVID_AsynClkIn_Pos
è

	)

1383 
	#TPI_DEVID_NrT¿ûIÅut_Pos
 0U

	)

1384 
	#TPI_DEVID_NrT¿ûIÅut_Msk
 (0x1FUL )

	)

1387 
	#TPI_DEVTYPE_MajÜTy³_Pos
 4U

	)

1388 
	#TPI_DEVTYPE_MajÜTy³_Msk
 (0xFUL << 
TPI_DEVTYPE_MajÜTy³_Pos
è

	)

1390 
	#TPI_DEVTYPE_SubTy³_Pos
 0U

	)

1391 
	#TPI_DEVTYPE_SubTy³_Msk
 (0xFUL )

	)

1396 #ià(
__MPU_PRESENT
 == 1U)

1409 
__IM
 
ušt32_t
 
TYPE
;

1410 
__IOM
 
ušt32_t
 
CTRL
;

1411 
__IOM
 
ušt32_t
 
RNR
;

1412 
__IOM
 
ušt32_t
 
RBAR
;

1413 
__IOM
 
ušt32_t
 
RASR
;

1414 
__IOM
 
ušt32_t
 
RBAR_A1
;

1415 
__IOM
 
ušt32_t
 
RASR_A1
;

1416 
__IOM
 
ušt32_t
 
RBAR_A2
;

1417 
__IOM
 
ušt32_t
 
RASR_A2
;

1418 
__IOM
 
ušt32_t
 
RBAR_A3
;

1419 
__IOM
 
ušt32_t
 
RASR_A3
;

1420 } 
	tMPU_Ty³
;

1423 
	#MPU_TYPE_IREGION_Pos
 16U

	)

1424 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos
è

	)

1426 
	#MPU_TYPE_DREGION_Pos
 8U

	)

1427 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos
è

	)

1429 
	#MPU_TYPE_SEPARATE_Pos
 0U

	)

1430 
	#MPU_TYPE_SEPARATE_Msk
 (1UL )

	)

1433 
	#MPU_CTRL_PRIVDEFENA_Pos
 2U

	)

1434 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos
è

	)

1436 
	#MPU_CTRL_HFNMIENA_Pos
 1U

	)

1437 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos
è

	)

1439 
	#MPU_CTRL_ENABLE_Pos
 0U

	)

1440 
	#MPU_CTRL_ENABLE_Msk
 (1UL )

	)

1443 
	#MPU_RNR_REGION_Pos
 0U

	)

1444 
	#MPU_RNR_REGION_Msk
 (0xFFUL )

	)

1447 
	#MPU_RBAR_ADDR_Pos
 5U

	)

1448 
	#MPU_RBAR_ADDR_Msk
 (0x7FFFFFFUL << 
MPU_RBAR_ADDR_Pos
è

	)

1450 
	#MPU_RBAR_VALID_Pos
 4U

	)

1451 
	#MPU_RBAR_VALID_Msk
 (1UL << 
MPU_RBAR_VALID_Pos
è

	)

1453 
	#MPU_RBAR_REGION_Pos
 0U

	)

1454 
	#MPU_RBAR_REGION_Msk
 (0xFUL )

	)

1457 
	#MPU_RASR_ATTRS_Pos
 16U

	)

1458 
	#MPU_RASR_ATTRS_Msk
 (0xFFFFUL << 
MPU_RASR_ATTRS_Pos
è

	)

1460 
	#MPU_RASR_XN_Pos
 28U

	)

1461 
	#MPU_RASR_XN_Msk
 (1UL << 
MPU_RASR_XN_Pos
è

	)

1463 
	#MPU_RASR_AP_Pos
 24U

	)

1464 
	#MPU_RASR_AP_Msk
 (0x7UL << 
MPU_RASR_AP_Pos
è

	)

1466 
	#MPU_RASR_TEX_Pos
 19U

	)

1467 
	#MPU_RASR_TEX_Msk
 (0x7UL << 
MPU_RASR_TEX_Pos
è

	)

1469 
	#MPU_RASR_S_Pos
 18U

	)

1470 
	#MPU_RASR_S_Msk
 (1UL << 
MPU_RASR_S_Pos
è

	)

1472 
	#MPU_RASR_C_Pos
 17U

	)

1473 
	#MPU_RASR_C_Msk
 (1UL << 
MPU_RASR_C_Pos
è

	)

1475 
	#MPU_RASR_B_Pos
 16U

	)

1476 
	#MPU_RASR_B_Msk
 (1UL << 
MPU_RASR_B_Pos
è

	)

1478 
	#MPU_RASR_SRD_Pos
 8U

	)

1479 
	#MPU_RASR_SRD_Msk
 (0xFFUL << 
MPU_RASR_SRD_Pos
è

	)

1481 
	#MPU_RASR_SIZE_Pos
 1U

	)

1482 
	#MPU_RASR_SIZE_Msk
 (0x1FUL << 
MPU_RASR_SIZE_Pos
è

	)

1484 
	#MPU_RASR_ENABLE_Pos
 0U

	)

1485 
	#MPU_RASR_ENABLE_Msk
 (1UL )

	)

1491 #ià(
__FPU_PRESENT
 == 1U)

1504 
ušt32_t
 
RESERVED0
[1U];

1505 
__IOM
 
ušt32_t
 
FPCCR
;

1506 
__IOM
 
ušt32_t
 
FPCAR
;

1507 
__IOM
 
ušt32_t
 
FPDSCR
;

1508 
__IM
 
ušt32_t
 
MVFR0
;

1509 
__IM
 
ušt32_t
 
MVFR1
;

1510 
__IM
 
ušt32_t
 
MVFR2
;

1511 } 
	tFPU_Ty³
;

1514 
	#FPU_FPCCR_ASPEN_Pos
 31U

	)

1515 
	#FPU_FPCCR_ASPEN_Msk
 (1UL << 
FPU_FPCCR_ASPEN_Pos
è

	)

1517 
	#FPU_FPCCR_LSPEN_Pos
 30U

	)

1518 
	#FPU_FPCCR_LSPEN_Msk
 (1UL << 
FPU_FPCCR_LSPEN_Pos
è

	)

1520 
	#FPU_FPCCR_MONRDY_Pos
 8U

	)

1521 
	#FPU_FPCCR_MONRDY_Msk
 (1UL << 
FPU_FPCCR_MONRDY_Pos
è

	)

1523 
	#FPU_FPCCR_BFRDY_Pos
 6U

	)

1524 
	#FPU_FPCCR_BFRDY_Msk
 (1UL << 
FPU_FPCCR_BFRDY_Pos
è

	)

1526 
	#FPU_FPCCR_MMRDY_Pos
 5U

	)

1527 
	#FPU_FPCCR_MMRDY_Msk
 (1UL << 
FPU_FPCCR_MMRDY_Pos
è

	)

1529 
	#FPU_FPCCR_HFRDY_Pos
 4U

	)

1530 
	#FPU_FPCCR_HFRDY_Msk
 (1UL << 
FPU_FPCCR_HFRDY_Pos
è

	)

1532 
	#FPU_FPCCR_THREAD_Pos
 3U

	)

1533 
	#FPU_FPCCR_THREAD_Msk
 (1UL << 
FPU_FPCCR_THREAD_Pos
è

	)

1535 
	#FPU_FPCCR_USER_Pos
 1U

	)

1536 
	#FPU_FPCCR_USER_Msk
 (1UL << 
FPU_FPCCR_USER_Pos
è

	)

1538 
	#FPU_FPCCR_LSPACT_Pos
 0U

	)

1539 
	#FPU_FPCCR_LSPACT_Msk
 (1UL )

	)

1542 
	#FPU_FPCAR_ADDRESS_Pos
 3U

	)

1543 
	#FPU_FPCAR_ADDRESS_Msk
 (0x1FFFFFFFUL << 
FPU_FPCAR_ADDRESS_Pos
è

	)

1546 
	#FPU_FPDSCR_AHP_Pos
 26U

	)

1547 
	#FPU_FPDSCR_AHP_Msk
 (1UL << 
FPU_FPDSCR_AHP_Pos
è

	)

1549 
	#FPU_FPDSCR_DN_Pos
 25U

	)

1550 
	#FPU_FPDSCR_DN_Msk
 (1UL << 
FPU_FPDSCR_DN_Pos
è

	)

1552 
	#FPU_FPDSCR_FZ_Pos
 24U

	)

1553 
	#FPU_FPDSCR_FZ_Msk
 (1UL << 
FPU_FPDSCR_FZ_Pos
è

	)

1555 
	#FPU_FPDSCR_RMode_Pos
 22U

	)

1556 
	#FPU_FPDSCR_RMode_Msk
 (3UL << 
FPU_FPDSCR_RMode_Pos
è

	)

1559 
	#FPU_MVFR0_FP_roundšg_modes_Pos
 28U

	)

1560 
	#FPU_MVFR0_FP_roundšg_modes_Msk
 (0xFUL << 
FPU_MVFR0_FP_roundšg_modes_Pos
è

	)

1562 
	#FPU_MVFR0_ShÜt_veùÜs_Pos
 24U

	)

1563 
	#FPU_MVFR0_ShÜt_veùÜs_Msk
 (0xFUL << 
FPU_MVFR0_ShÜt_veùÜs_Pos
è

	)

1565 
	#FPU_MVFR0_Squ¬e_roÙ_Pos
 20U

	)

1566 
	#FPU_MVFR0_Squ¬e_roÙ_Msk
 (0xFUL << 
FPU_MVFR0_Squ¬e_roÙ_Pos
è

	)

1568 
	#FPU_MVFR0_Divide_Pos
 16U

	)

1569 
	#FPU_MVFR0_Divide_Msk
 (0xFUL << 
FPU_MVFR0_Divide_Pos
è

	)

1571 
	#FPU_MVFR0_FP_exûp_Œ­pšg_Pos
 12U

	)

1572 
	#FPU_MVFR0_FP_exûp_Œ­pšg_Msk
 (0xFUL << 
FPU_MVFR0_FP_exûp_Œ­pšg_Pos
è

	)

1574 
	#FPU_MVFR0_DoubË_´ecisiÚ_Pos
 8U

	)

1575 
	#FPU_MVFR0_DoubË_´ecisiÚ_Msk
 (0xFUL << 
FPU_MVFR0_DoubË_´ecisiÚ_Pos
è

	)

1577 
	#FPU_MVFR0_SšgË_´ecisiÚ_Pos
 4U

	)

1578 
	#FPU_MVFR0_SšgË_´ecisiÚ_Msk
 (0xFUL << 
FPU_MVFR0_SšgË_´ecisiÚ_Pos
è

	)

1580 
	#FPU_MVFR0_A_SIMD_»gi¡”s_Pos
 0U

	)

1581 
	#FPU_MVFR0_A_SIMD_»gi¡”s_Msk
 (0xFUL )

	)

1584 
	#FPU_MVFR1_FP_fu£d_MAC_Pos
 28U

	)

1585 
	#FPU_MVFR1_FP_fu£d_MAC_Msk
 (0xFUL << 
FPU_MVFR1_FP_fu£d_MAC_Pos
è

	)

1587 
	#FPU_MVFR1_FP_HPFP_Pos
 24U

	)

1588 
	#FPU_MVFR1_FP_HPFP_Msk
 (0xFUL << 
FPU_MVFR1_FP_HPFP_Pos
è

	)

1590 
	#FPU_MVFR1_D_NaN_mode_Pos
 4U

	)

1591 
	#FPU_MVFR1_D_NaN_mode_Msk
 (0xFUL << 
FPU_MVFR1_D_NaN_mode_Pos
è

	)

1593 
	#FPU_MVFR1_FtZ_mode_Pos
 0U

	)

1594 
	#FPU_MVFR1_FtZ_mode_Msk
 (0xFUL )

	)

1614 
__IOM
 
ušt32_t
 
DHCSR
;

1615 
__OM
 
ušt32_t
 
DCRSR
;

1616 
__IOM
 
ušt32_t
 
DCRDR
;

1617 
__IOM
 
ušt32_t
 
DEMCR
;

1618 } 
	tCÜeDebug_Ty³
;

1621 
	#CÜeDebug_DHCSR_DBGKEY_Pos
 16U

	)

1622 
	#CÜeDebug_DHCSR_DBGKEY_Msk
 (0xFFFFUL << 
CÜeDebug_DHCSR_DBGKEY_Pos
è

	)

1624 
	#CÜeDebug_DHCSR_S_RESET_ST_Pos
 25U

	)

1625 
	#CÜeDebug_DHCSR_S_RESET_ST_Msk
 (1UL << 
CÜeDebug_DHCSR_S_RESET_ST_Pos
è

	)

1627 
	#CÜeDebug_DHCSR_S_RETIRE_ST_Pos
 24U

	)

1628 
	#CÜeDebug_DHCSR_S_RETIRE_ST_Msk
 (1UL << 
CÜeDebug_DHCSR_S_RETIRE_ST_Pos
è

	)

1630 
	#CÜeDebug_DHCSR_S_LOCKUP_Pos
 19U

	)

1631 
	#CÜeDebug_DHCSR_S_LOCKUP_Msk
 (1UL << 
CÜeDebug_DHCSR_S_LOCKUP_Pos
è

	)

1633 
	#CÜeDebug_DHCSR_S_SLEEP_Pos
 18U

	)

1634 
	#CÜeDebug_DHCSR_S_SLEEP_Msk
 (1UL << 
CÜeDebug_DHCSR_S_SLEEP_Pos
è

	)

1636 
	#CÜeDebug_DHCSR_S_HALT_Pos
 17U

	)

1637 
	#CÜeDebug_DHCSR_S_HALT_Msk
 (1UL << 
CÜeDebug_DHCSR_S_HALT_Pos
è

	)

1639 
	#CÜeDebug_DHCSR_S_REGRDY_Pos
 16U

	)

1640 
	#CÜeDebug_DHCSR_S_REGRDY_Msk
 (1UL << 
CÜeDebug_DHCSR_S_REGRDY_Pos
è

	)

1642 
	#CÜeDebug_DHCSR_C_SNAPSTALL_Pos
 5U

	)

1643 
	#CÜeDebug_DHCSR_C_SNAPSTALL_Msk
 (1UL << 
CÜeDebug_DHCSR_C_SNAPSTALL_Pos
è

	)

1645 
	#CÜeDebug_DHCSR_C_MASKINTS_Pos
 3U

	)

1646 
	#CÜeDebug_DHCSR_C_MASKINTS_Msk
 (1UL << 
CÜeDebug_DHCSR_C_MASKINTS_Pos
è

	)

1648 
	#CÜeDebug_DHCSR_C_STEP_Pos
 2U

	)

1649 
	#CÜeDebug_DHCSR_C_STEP_Msk
 (1UL << 
CÜeDebug_DHCSR_C_STEP_Pos
è

	)

1651 
	#CÜeDebug_DHCSR_C_HALT_Pos
 1U

	)

1652 
	#CÜeDebug_DHCSR_C_HALT_Msk
 (1UL << 
CÜeDebug_DHCSR_C_HALT_Pos
è

	)

1654 
	#CÜeDebug_DHCSR_C_DEBUGEN_Pos
 0U

	)

1655 
	#CÜeDebug_DHCSR_C_DEBUGEN_Msk
 (1UL )

	)

1658 
	#CÜeDebug_DCRSR_REGWnR_Pos
 16U

	)

1659 
	#CÜeDebug_DCRSR_REGWnR_Msk
 (1UL << 
CÜeDebug_DCRSR_REGWnR_Pos
è

	)

1661 
	#CÜeDebug_DCRSR_REGSEL_Pos
 0U

	)

1662 
	#CÜeDebug_DCRSR_REGSEL_Msk
 (0x1FUL )

	)

1665 
	#CÜeDebug_DEMCR_TRCENA_Pos
 24U

	)

1666 
	#CÜeDebug_DEMCR_TRCENA_Msk
 (1UL << 
CÜeDebug_DEMCR_TRCENA_Pos
è

	)

1668 
	#CÜeDebug_DEMCR_MON_REQ_Pos
 19U

	)

1669 
	#CÜeDebug_DEMCR_MON_REQ_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_REQ_Pos
è

	)

1671 
	#CÜeDebug_DEMCR_MON_STEP_Pos
 18U

	)

1672 
	#CÜeDebug_DEMCR_MON_STEP_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_STEP_Pos
è

	)

1674 
	#CÜeDebug_DEMCR_MON_PEND_Pos
 17U

	)

1675 
	#CÜeDebug_DEMCR_MON_PEND_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_PEND_Pos
è

	)

1677 
	#CÜeDebug_DEMCR_MON_EN_Pos
 16U

	)

1678 
	#CÜeDebug_DEMCR_MON_EN_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_EN_Pos
è

	)

1680 
	#CÜeDebug_DEMCR_VC_HARDERR_Pos
 10U

	)

1681 
	#CÜeDebug_DEMCR_VC_HARDERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_HARDERR_Pos
è

	)

1683 
	#CÜeDebug_DEMCR_VC_INTERR_Pos
 9U

	)

1684 
	#CÜeDebug_DEMCR_VC_INTERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_INTERR_Pos
è

	)

1686 
	#CÜeDebug_DEMCR_VC_BUSERR_Pos
 8U

	)

1687 
	#CÜeDebug_DEMCR_VC_BUSERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_BUSERR_Pos
è

	)

1689 
	#CÜeDebug_DEMCR_VC_STATERR_Pos
 7U

	)

1690 
	#CÜeDebug_DEMCR_VC_STATERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_STATERR_Pos
è

	)

1692 
	#CÜeDebug_DEMCR_VC_CHKERR_Pos
 6U

	)

1693 
	#CÜeDebug_DEMCR_VC_CHKERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_CHKERR_Pos
è

	)

1695 
	#CÜeDebug_DEMCR_VC_NOCPERR_Pos
 5U

	)

1696 
	#CÜeDebug_DEMCR_VC_NOCPERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_NOCPERR_Pos
è

	)

1698 
	#CÜeDebug_DEMCR_VC_MMERR_Pos
 4U

	)

1699 
	#CÜeDebug_DEMCR_VC_MMERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_MMERR_Pos
è

	)

1701 
	#CÜeDebug_DEMCR_VC_CORERESET_Pos
 0U

	)

1702 
	#CÜeDebug_DEMCR_VC_CORERESET_Msk
 (1UL )

	)

1720 
	#_VAL2FLD
(
f›ld
, 
v®ue
è((v®u<< f›ld ## 
_Pos
è& f›ld ## 
_Msk
)

	)

1728 
	#_FLD2VAL
(
f›ld
, 
v®ue
è((v®u& f›ld ## 
_Msk
è>> f›ld ## 
_Pos
)

	)

1741 
	#SCS_BASE
 (0xE000E000ULè

	)

1742 
	#ITM_BASE
 (0xE0000000ULè

	)

1743 
	#DWT_BASE
 (0xE0001000ULè

	)

1744 
	#TPI_BASE
 (0xE0040000ULè

	)

1745 
	#CÜeDebug_BASE
 (0xE000EDF0ULè

	)

1746 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010ULè

	)

1747 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100ULè

	)

1748 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00ULè

	)

1750 
	#SCnSCB
 ((
SCnSCB_Ty³
 *è
SCS_BASE
 )

	)

1751 
	#SCB
 ((
SCB_Ty³
 *è
SCB_BASE
 )

	)

1752 
	#SysTick
 ((
SysTick_Ty³
 *è
SysTick_BASE
 )

	)

1753 
	#NVIC
 ((
NVIC_Ty³
 *è
NVIC_BASE
 )

	)

1754 
	#ITM
 ((
ITM_Ty³
 *è
ITM_BASE
 )

	)

1755 
	#DWT
 ((
DWT_Ty³
 *è
DWT_BASE
 )

	)

1756 
	#TPI
 ((
TPI_Ty³
 *è
TPI_BASE
 )

	)

1757 
	#CÜeDebug
 ((
CÜeDebug_Ty³
 *è
CÜeDebug_BASE
è

	)

1759 #ià(
__MPU_PRESENT
 == 1U)

1760 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90ULè

	)

1761 
	#MPU
 ((
MPU_Ty³
 *è
MPU_BASE
 )

	)

1764 #ià(
__FPU_PRESENT
 == 1U)

1765 
	#FPU_BASE
 (
SCS_BASE
 + 0x0F30ULè

	)

1766 
	#FPU
 ((
FPU_Ty³
 *è
FPU_BASE
 )

	)

1804 
__STATIC_INLINE
 
NVIC_S‘PriÜ™yGroupšg
(
ušt32_t
 
PriÜ™yGroup
)

1806 
ušt32_t
 
»g_v®ue
;

1807 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1809 
»g_v®ue
 = 
SCB
->
AIRCR
;

1810 
»g_v®ue
 &ð~((
ušt32_t
)(
SCB_AIRCR_VECTKEY_Msk
 | 
SCB_AIRCR_PRIGROUP_Msk
));

1811 
»g_v®ue
 = (reg_value |

1812 ((
ušt32_t
)0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

1813 (
PriÜ™yGroupTmp
 << 8U) );

1814 
SCB
->
AIRCR
 = 
»g_v®ue
;

1823 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘PriÜ™yGroupšg
()

1825  ((
ušt32_t
)((
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
è>> 
SCB_AIRCR_PRIGROUP_Pos
));

1834 
__STATIC_INLINE
 
NVIC_EÇbËIRQ
(
IRQn_Ty³
 
IRQn
)

1836 
NVIC
->
ISER
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1845 
__STATIC_INLINE
 
NVIC_Di§bËIRQ
(
IRQn_Ty³
 
IRQn
)

1847 
NVIC
->
ICER
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1858 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1860 ((
ušt32_t
)(((
NVIC
->
ISPR
[(((ušt32_t)(
št32_t
)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1869 
__STATIC_INLINE
 
NVIC_S‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1871 
NVIC
->
ISPR
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1880 
__STATIC_INLINE
 
NVIC_CË¬P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1882 
NVIC
->
ICPR
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1893 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘Aùive
(
IRQn_Ty³
 
IRQn
)

1895 ((
ušt32_t
)(((
NVIC
->
IABR
[(((ušt32_t)(
št32_t
)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1906 
__STATIC_INLINE
 
NVIC_S‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
´iÜ™y
)

1908 ià((
št32_t
)(
IRQn
) < 0)

1910 
SCB
->
SHPR
[(((
ušt32_t
)(
št32_t
)
IRQn
è& 0xFUL)-4UL] = (
ušt8_t
)((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)) & (uint32_t)0xFFUL);

1914 
NVIC
->
IP
[((
ušt32_t
)(
št32_t
)
IRQn
)] = (
ušt8_t
)((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)) & (uint32_t)0xFFUL);

1928 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘PriÜ™y
(
IRQn_Ty³
 
IRQn
)

1931 ià((
št32_t
)(
IRQn
) < 0)

1933 (((
ušt32_t
)
SCB
->
SHPR
[(((ušt32_t)(
št32_t
)
IRQn
è& 0xFUL)-4UL] >> (8U - 
__NVIC_PRIO_BITS
)));

1937 (((
ušt32_t
)
NVIC
->
IP
[((ušt32_t)(
št32_t
)
IRQn
)] >> (8U - 
__NVIC_PRIO_BITS
)));

1953 
__STATIC_INLINE
 
ušt32_t
 
NVIC_EncodePriÜ™y
 (ušt32_ˆ
PriÜ™yGroup
, ušt32_ˆ
P»em±PriÜ™y
, ušt32_ˆ
SubPriÜ™y
)

1955 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1956 
ušt32_t
 
P»em±PriÜ™yB™s
;

1957 
ušt32_t
 
SubPriÜ™yB™s
;

1959 
P»em±PriÜ™yB™s
 = ((7UL - 
PriÜ™yGroupTmp
è> (
ušt32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

1960 
SubPriÜ™yB™s
 = ((
PriÜ™yGroupTmp
 + (
ušt32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

1963 ((
P»em±PriÜ™y
 & (
ušt32_t
)((1UL << (
P»em±PriÜ™yB™s
)è- 1UL)è<< 
SubPriÜ™yB™s
) |

1964 ((
SubPriÜ™y
 & (
ušt32_t
)((1UL << (
SubPriÜ™yB™s
 )) - 1UL)))

1980 
__STATIC_INLINE
 
NVIC_DecodePriÜ™y
 (
ušt32_t
 
PriÜ™y
, ušt32_ˆ
PriÜ™yGroup
, ušt32_t* cÚ¡ 
pP»em±PriÜ™y
, ušt32_t* cÚ¡ 
pSubPriÜ™y
)

1982 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1983 
ušt32_t
 
P»em±PriÜ™yB™s
;

1984 
ušt32_t
 
SubPriÜ™yB™s
;

1986 
P»em±PriÜ™yB™s
 = ((7UL - 
PriÜ™yGroupTmp
è> (
ušt32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

1987 
SubPriÜ™yB™s
 = ((
PriÜ™yGroupTmp
 + (
ušt32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

1989 *
pP»em±PriÜ™y
 = (
PriÜ™y
 >> 
SubPriÜ™yB™s
è& (
ušt32_t
)((1UL << (
P»em±PriÜ™yB™s
)) - 1UL);

1990 *
pSubPriÜ™y
 = (
PriÜ™y
 ) & (
ušt32_t
)((1UL << (
SubPriÜ™yB™s
 )) - 1UL);

1998 
__STATIC_INLINE
 
NVIC_Sy¡emRe£t
()

2000 
__DSB
();

2002 
SCB
->
AIRCR
 = (
ušt32_t
)((0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

2003 (
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
) |

2004 
SCB_AIRCR_SYSRESETREQ_Msk
 );

2005 
__DSB
();

2009 
__NOP
();

2032 
__STATIC_INLINE
 
ušt32_t
 
SCB_G‘FPUTy³
()

2034 
ušt32_t
 
mvä0
;

2036 
mvä0
 = 
SCB
->
MVFR0
;

2037 ià((
mvä0
 & 0x00000FF0UL) == 0x220UL)

2041 ià((
mvä0
 & 0x00000FF0UL) == 0x020UL)

2065 
	#CCSIDR_WAYS
(
x
è(((xè& 
SCB_CCSIDR_ASSOCIATIVITY_Msk
è>> 
SCB_CCSIDR_ASSOCIATIVITY_Pos
)

	)

2066 
	#CCSIDR_SETS
(
x
è(((xè& 
SCB_CCSIDR_NUMSETS_Msk
 ) >> 
SCB_CCSIDR_NUMSETS_Pos
 )

	)

2073 
__STATIC_INLINE
 
SCB_EÇbËICache
 ()

2075 #ià(
__ICACHE_PRESENT
 == 1U)

2076 
__DSB
();

2077 
__ISB
();

2078 
SCB
->
ICIALLU
 = 0UL;

2079 
SCB
->
CCR
 |ð(
ušt32_t
)
SCB_CCR_IC_Msk
;

2080 
__DSB
();

2081 
__ISB
();

2090 
__STATIC_INLINE
 
SCB_Di§bËICache
 ()

2092 #ià(
__ICACHE_PRESENT
 == 1U)

2093 
__DSB
();

2094 
__ISB
();

2095 
SCB
->
CCR
 &ð~(
ušt32_t
)
SCB_CCR_IC_Msk
;

2096 
SCB
->
ICIALLU
 = 0UL;

2097 
__DSB
();

2098 
__ISB
();

2107 
__STATIC_INLINE
 
SCB_Inv®id©eICache
 ()

2109 #ià(
__ICACHE_PRESENT
 == 1U)

2110 
__DSB
();

2111 
__ISB
();

2112 
SCB
->
ICIALLU
 = 0UL;

2113 
__DSB
();

2114 
__ISB
();

2123 
__STATIC_INLINE
 
SCB_EÇbËDCache
 ()

2125 #ià(
__DCACHE_PRESENT
 == 1U)

2126 
ušt32_t
 
ccsidr
;

2127 
ušt32_t
 
£ts
;

2128 
ušt32_t
 
ways
;

2130 
SCB
->
CSSELR
 = (0U << 1U) | 0U;

2131 
__DSB
();

2133 
ccsidr
 = 
SCB
->
CCSIDR
;

2136 
£ts
 = (
ušt32_t
)(
CCSIDR_SETS
(
ccsidr
));

2138 
ways
 = (
ušt32_t
)(
CCSIDR_WAYS
(
ccsidr
));

2140 
SCB
->
DCISW
 = (((
£ts
 << 
SCB_DCISW_SET_Pos
è& 
SCB_DCISW_SET_Msk
) |

2141 ((
ways
 << 
SCB_DCISW_WAY_Pos
è& 
SCB_DCISW_WAY_Msk
) );

2142 #ià
defšed
 ( 
__CC_ARM
 )

2143 
__scheduË_b¬r›r
();

2145 } 
ways
--);

2146 } 
£ts
--);

2147 
__DSB
();

2149 
SCB
->
CCR
 |ð(
ušt32_t
)
SCB_CCR_DC_Msk
;

2151 
__DSB
();

2152 
__ISB
();

2161 
__STATIC_INLINE
 
SCB_Di§bËDCache
 ()

2163 #ià(
__DCACHE_PRESENT
 == 1U)

2164 
ušt32_t
 
ccsidr
;

2165 
ušt32_t
 
£ts
;

2166 
ušt32_t
 
ways
;

2168 
SCB
->
CSSELR
 = (0U << 1U) | 0U;

2169 
__DSB
();

2171 
ccsidr
 = 
SCB
->
CCSIDR
;

2173 
SCB
->
CCR
 &ð~(
ušt32_t
)
SCB_CCR_DC_Msk
;

2176 
£ts
 = (
ušt32_t
)(
CCSIDR_SETS
(
ccsidr
));

2178 
ways
 = (
ušt32_t
)(
CCSIDR_WAYS
(
ccsidr
));

2180 
SCB
->
DCCISW
 = (((
£ts
 << 
SCB_DCCISW_SET_Pos
è& 
SCB_DCCISW_SET_Msk
) |

2181 ((
ways
 << 
SCB_DCCISW_WAY_Pos
è& 
SCB_DCCISW_WAY_Msk
) );

2182 #ià
defšed
 ( 
__CC_ARM
 )

2183 
__scheduË_b¬r›r
();

2185 } 
ways
--);

2186 } 
£ts
--);

2188 
__DSB
();

2189 
__ISB
();

2198 
__STATIC_INLINE
 
SCB_Inv®id©eDCache
 ()

2200 #ià(
__DCACHE_PRESENT
 == 1U)

2201 
ušt32_t
 
ccsidr
;

2202 
ušt32_t
 
£ts
;

2203 
ušt32_t
 
ways
;

2205 
SCB
->
CSSELR
 = (0U << 1U) | 0U;

2206 
__DSB
();

2208 
ccsidr
 = 
SCB
->
CCSIDR
;

2211 
£ts
 = (
ušt32_t
)(
CCSIDR_SETS
(
ccsidr
));

2213 
ways
 = (
ušt32_t
)(
CCSIDR_WAYS
(
ccsidr
));

2215 
SCB
->
DCISW
 = (((
£ts
 << 
SCB_DCISW_SET_Pos
è& 
SCB_DCISW_SET_Msk
) |

2216 ((
ways
 << 
SCB_DCISW_WAY_Pos
è& 
SCB_DCISW_WAY_Msk
) );

2217 #ià
defšed
 ( 
__CC_ARM
 )

2218 
__scheduË_b¬r›r
();

2220 } 
ways
--);

2221 } 
£ts
--);

2223 
__DSB
();

2224 
__ISB
();

2233 
__STATIC_INLINE
 
SCB_CËªDCache
 ()

2235 #ià(
__DCACHE_PRESENT
 == 1U)

2236 
ušt32_t
 
ccsidr
;

2237 
ušt32_t
 
£ts
;

2238 
ušt32_t
 
ways
;

2240 
SCB
->
CSSELR
 = (0U << 1U) | 0U;

2241 
__DSB
();

2243 
ccsidr
 = 
SCB
->
CCSIDR
;

2246 
£ts
 = (
ušt32_t
)(
CCSIDR_SETS
(
ccsidr
));

2248 
ways
 = (
ušt32_t
)(
CCSIDR_WAYS
(
ccsidr
));

2250 
SCB
->
DCCSW
 = (((
£ts
 << 
SCB_DCCSW_SET_Pos
è& 
SCB_DCCSW_SET_Msk
) |

2251 ((
ways
 << 
SCB_DCCSW_WAY_Pos
è& 
SCB_DCCSW_WAY_Msk
) );

2252 #ià
defšed
 ( 
__CC_ARM
 )

2253 
__scheduË_b¬r›r
();

2255 } 
ways
--);

2256 } 
£ts
--);

2258 
__DSB
();

2259 
__ISB
();

2268 
__STATIC_INLINE
 
SCB_CËªInv®id©eDCache
 ()

2270 #ià(
__DCACHE_PRESENT
 == 1U)

2271 
ušt32_t
 
ccsidr
;

2272 
ušt32_t
 
£ts
;

2273 
ušt32_t
 
ways
;

2275 
SCB
->
CSSELR
 = (0U << 1U) | 0U;

2276 
__DSB
();

2278 
ccsidr
 = 
SCB
->
CCSIDR
;

2281 
£ts
 = (
ušt32_t
)(
CCSIDR_SETS
(
ccsidr
));

2283 
ways
 = (
ušt32_t
)(
CCSIDR_WAYS
(
ccsidr
));

2285 
SCB
->
DCCISW
 = (((
£ts
 << 
SCB_DCCISW_SET_Pos
è& 
SCB_DCCISW_SET_Msk
) |

2286 ((
ways
 << 
SCB_DCCISW_WAY_Pos
è& 
SCB_DCCISW_WAY_Msk
) );

2287 #ià
defšed
 ( 
__CC_ARM
 )

2288 
__scheduË_b¬r›r
();

2290 } 
ways
--);

2291 } 
£ts
--);

2293 
__DSB
();

2294 
__ISB
();

2305 
__STATIC_INLINE
 
SCB_Inv®id©eDCache_by_Addr
 (
ušt32_t
 *
addr
, 
št32_t
 
dsize
)

2307 #ià(
__DCACHE_PRESENT
 == 1U)

2308 
št32_t
 
Ý_size
 = 
dsize
;

2309 
ušt32_t
 
Ý_addr
 = (ušt32_t)
addr
;

2310 
št32_t
 
lšesize
 = 32U;

2312 
__DSB
();

2314 
Ý_size
 > 0) {

2315 
SCB
->
DCIMVAC
 = 
Ý_addr
;

2316 
Ý_addr
 +ð
lšesize
;

2317 
Ý_size
 -ð
lšesize
;

2320 
__DSB
();

2321 
__ISB
();

2332 
__STATIC_INLINE
 
SCB_CËªDCache_by_Addr
 (
ušt32_t
 *
addr
, 
št32_t
 
dsize
)

2334 #ià(
__DCACHE_PRESENT
 == 1)

2335 
št32_t
 
Ý_size
 = 
dsize
;

2336 
ušt32_t
 
Ý_addr
 = (ušt32_tè
addr
;

2337 
št32_t
 
lšesize
 = 32U;

2339 
__DSB
();

2341 
Ý_size
 > 0) {

2342 
SCB
->
DCCMVAC
 = 
Ý_addr
;

2343 
Ý_addr
 +ð
lšesize
;

2344 
Ý_size
 -ð
lšesize
;

2347 
__DSB
();

2348 
__ISB
();

2359 
__STATIC_INLINE
 
SCB_CËªInv®id©eDCache_by_Addr
 (
ušt32_t
 *
addr
, 
št32_t
 
dsize
)

2361 #ià(
__DCACHE_PRESENT
 == 1U)

2362 
št32_t
 
Ý_size
 = 
dsize
;

2363 
ušt32_t
 
Ý_addr
 = (ušt32_tè
addr
;

2364 
št32_t
 
lšesize
 = 32U;

2366 
__DSB
();

2368 
Ý_size
 > 0) {

2369 
SCB
->
DCCIMVAC
 = 
Ý_addr
;

2370 
Ý_addr
 +ð
lšesize
;

2371 
Ý_size
 -ð
lšesize
;

2374 
__DSB
();

2375 
__ISB
();

2392 #ià(
__V’dÜ_SysTickCÚfig
 == 0U)

2405 
__STATIC_INLINE
 
ušt32_t
 
SysTick_CÚfig
(ušt32_ˆ
ticks
)

2407 ià((
ticks
 - 1ULè> 
SysTick_LOAD_RELOAD_Msk
)

2412 
SysTick
->
LOAD
 = (
ušt32_t
)(
ticks
 - 1UL);

2413 
NVIC_S‘PriÜ™y
 (
SysTick_IRQn
, (1UL << 
__NVIC_PRIO_BITS
) - 1UL);

2414 
SysTick
->
VAL
 = 0UL;

2415 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

2416 
SysTick_CTRL_TICKINT_Msk
 |

2417 
SysTick_CTRL_ENABLE_Msk
;

2435 vÞ©ž
št32_t
 
ITM_RxBufãr
;

2436 
	#ITM_RXBUFFER_EMPTY
 0x5AA55AA5U

	)

2447 
__STATIC_INLINE
 
ušt32_t
 
ITM_S’dCh¬
 (ušt32_ˆ
ch
)

2449 ià(((
	gITM
->
	gTCR
 & 
	gITM_TCR_ITMENA_Msk
) != 0UL) &&

2450 ((
ITM
->
TER
 & 1UL ) != 0UL) )

2452 
ITM
->
PORT
[0U].
u32
 == 0UL)

2454 
__NOP
();

2456 
	gITM
->
	gPORT
[0U].
	gu8
 = (
ušt8_t
)
ch
;

2458  (
	gch
);

2468 
__STATIC_INLINE
 
št32_t
 
ITM_ReûiveCh¬
 ()

2470 
št32_t
 
	gch
 = -1;

2472 ià(
	gITM_RxBufãr
 !ð
ITM_RXBUFFER_EMPTY
)

2474 
ch
 = 
ITM_RxBufãr
;

2475 
	gITM_RxBufãr
 = 
ITM_RXBUFFER_EMPTY
;

2478  (
	gch
);

2488 
__STATIC_INLINE
 
št32_t
 
ITM_CheckCh¬
 ()

2491 ià(
	gITM_RxBufãr
 =ð
ITM_RXBUFFER_EMPTY
)

2506 #ifdeà
__ýlu¥lus


	@i2c_oled/Drivers/CMSIS/Include/core_cmFunc.h

35 #ià 
defšed
 ( 
__ICCARM__
 )

36 #´agm¨
sy¡em_šþude


37 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

38 #´agm¨
þªg
 
sy¡em_h—d”


41 #iâdeà
__CORE_CMFUNC_H


42 
	#__CORE_CMFUNC_H


	)

52 #ià 
defšed
 ( 
__CC_ARM
 )

53 
	~"cmsis_¬mcc.h
"

56 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

57 
	~"cmsis_¬mcc_V6.h
"

60 #–ià
defšed
 ( 
__GNUC__
 )

61 
	~"cmsis_gcc.h
"

64 #–ià
defšed
 ( 
__ICCARM__
 )

65 
	~<cmsis_Ÿr.h
>

68 #–ià
defšed
 ( 
__TMS470__
 )

69 
	~<cmsis_ccs.h
>

72 #–ià
defšed
 ( 
__TASKING__
 )

80 #–ià
defšed
 ( 
__CSMC__
 )

81 
	~<cmsis_csm.h
>

	@i2c_oled/Drivers/CMSIS/Include/core_cmInstr.h

35 #ià 
defšed
 ( 
__ICCARM__
 )

36 #´agm¨
sy¡em_šþude


37 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

38 #´agm¨
þªg
 
sy¡em_h—d”


41 #iâdeà
__CORE_CMINSTR_H


42 
	#__CORE_CMINSTR_H


	)

52 #ià 
defšed
 ( 
__CC_ARM
 )

53 
	~"cmsis_¬mcc.h
"

56 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

57 
	~"cmsis_¬mcc_V6.h
"

60 #–ià
defšed
 ( 
__GNUC__
 )

61 
	~"cmsis_gcc.h
"

64 #–ià
defšed
 ( 
__ICCARM__
 )

65 
	~<cmsis_Ÿr.h
>

68 #–ià
defšed
 ( 
__TMS470__
 )

69 
	~<cmsis_ccs.h
>

72 #–ià
defšed
 ( 
__TASKING__
 )

80 #–ià
defšed
 ( 
__CSMC__
 )

81 
	~<cmsis_csm.h
>

	@i2c_oled/Drivers/CMSIS/Include/core_cmSimd.h

35 #ià 
defšed
 ( 
__ICCARM__
 )

36 #´agm¨
sy¡em_šþude


37 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

38 #´agm¨
þªg
 
sy¡em_h—d”


41 #iâdeà
__CORE_CMSIMD_H


42 
	#__CORE_CMSIMD_H


	)

44 #ifdeà
__ýlu¥lus


56 #ià 
defšed
 ( 
__CC_ARM
 )

57 
	~"cmsis_¬mcc.h
"

60 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

61 
	~"cmsis_¬mcc_V6.h
"

64 #–ià
defšed
 ( 
__GNUC__
 )

65 
	~"cmsis_gcc.h
"

68 #–ià
defšed
 ( 
__ICCARM__
 )

69 
	~<cmsis_Ÿr.h
>

72 #–ià
defšed
 ( 
__TMS470__
 )

73 
	~<cmsis_ccs.h
>

76 #–ià
defšed
 ( 
__TASKING__
 )

84 #–ià
defšed
 ( 
__CSMC__
 )

85 
	~<cmsis_csm.h
>

92 #ifdeà
__ýlu¥lus


	@i2c_oled/Drivers/CMSIS/Include/core_sc000.h

35 #ià 
defšed
 ( 
__ICCARM__
 )

36 #´agm¨
sy¡em_šþude


37 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

38 #´agm¨
þªg
 
sy¡em_h—d”


41 #iâdeà
__CORE_SC000_H_GENERIC


42 
	#__CORE_SC000_H_GENERIC


	)

44 
	~<¡dšt.h
>

46 #ifdeà
__ýlu¥lus


74 
	#__SC000_CMSIS_VERSION_MAIN
 (0x04Uè

	)

75 
	#__SC000_CMSIS_VERSION_SUB
 (0x1EUè

	)

76 
	#__SC000_CMSIS_VERSION
 ((
__SC000_CMSIS_VERSION_MAIN
 << 16Uè| \

	)

77 
__SC000_CMSIS_VERSION_SUB
 )

79 
	#__CORTEX_SC
 (000Uè

	)

82 #ià 
defšed
 ( 
__CC_ARM
 )

83 
	#__ASM
 
__asm


	)

84 
	#__INLINE
 
__šlše


	)

85 
	#__STATIC_INLINE
 
__šlše


	)

87 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

88 
	#__ASM
 
__asm


	)

89 
	#__INLINE
 
__šlše


	)

90 
	#__STATIC_INLINE
 
__šlše


	)

92 #–ià
defšed
 ( 
__GNUC__
 )

93 
	#__ASM
 
__asm


	)

94 
	#__INLINE
 
šlše


	)

95 
	#__STATIC_INLINE
 
šlše


	)

97 #–ià
defšed
 ( 
__ICCARM__
 )

98 
	#__ASM
 
__asm


	)

99 
	#__INLINE
 
šlše


	)

100 
	#__STATIC_INLINE
 
šlše


	)

102 #–ià
defšed
 ( 
__TMS470__
 )

103 
	#__ASM
 
__asm


	)

104 
	#__STATIC_INLINE
 
šlše


	)

106 #–ià
defšed
 ( 
__TASKING__
 )

107 
	#__ASM
 
__asm


	)

108 
	#__INLINE
 
šlše


	)

109 
	#__STATIC_INLINE
 
šlše


	)

111 #–ià
defšed
 ( 
__CSMC__
 )

112 
	#__·cked


	)

113 
	#__ASM
 
_asm


	)

114 
	#__INLINE
 
šlše


	)

115 
	#__STATIC_INLINE
 
šlše


	)

118 #”rÜ 
Unknown
 
compž”


124 
	#__FPU_USED
 0U

	)

126 #ià
defšed
 ( 
__CC_ARM
 )

127 #ià
defšed
 
__TARGET_FPU_VFP


131 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

132 #ià
defšed
 
__ARM_PCS_VFP


136 #–ià
defšed
 ( 
__GNUC__
 )

137 #ià
defšed
 (
__VFP_FP__
è&& !defšed(
__SOFTFP__
)

141 #–ià
defšed
 ( 
__ICCARM__
 )

142 #ià
defšed
 
__ARMVFP__


146 #–ià
defšed
 ( 
__TMS470__
 )

147 #ià
defšed
 
__TI_VFP_SUPPORT__


151 #–ià
defšed
 ( 
__TASKING__
 )

152 #ià
defšed
 
__FPU_VFP__


156 #–ià
defšed
 ( 
__CSMC__
 )

157 #iàÐ
__CSMC__
 & 0x400U)

163 
	~"cÜe_cmIn¡r.h
"

164 
	~"cÜe_cmFunc.h
"

166 #ifdeà
__ýlu¥lus


172 #iâdeà
__CMSIS_GENERIC


174 #iâdeà
__CORE_SC000_H_DEPENDANT


175 
	#__CORE_SC000_H_DEPENDANT


	)

177 #ifdeà
__ýlu¥lus


182 #ià
defšed
 
__CHECK_DEVICE_DEFINES


183 #iâdeà
__SC000_REV


184 
	#__SC000_REV
 0x0000U

	)

188 #iâdeà
__MPU_PRESENT


189 
	#__MPU_PRESENT
 0U

	)

193 #iâdeà
__NVIC_PRIO_BITS


194 
	#__NVIC_PRIO_BITS
 2U

	)

198 #iâdeà
__V’dÜ_SysTickCÚfig


199 
	#__V’dÜ_SysTickCÚfig
 0U

	)

212 #ifdeà
__ýlu¥lus


213 
	#__I
 vÞ©ž

	)

215 
	#__I
 vÞ©žcÚ¡

	)

217 
	#__O
 vÞ©ž

	)

218 
	#__IO
 vÞ©ž

	)

221 
	#__IM
 vÞ©žcÚ¡

	)

222 
	#__OM
 vÞ©ž

	)

223 
	#__IOM
 vÞ©ž

	)

257 
ušt32_t
 
_»£rved0
:28;

258 
ušt32_t
 
V
:1;

259 
ušt32_t
 
C
:1;

260 
ušt32_t
 
Z
:1;

261 
ušt32_t
 
N
:1;

262 } 
b
;

263 
ušt32_t
 
w
;

264 } 
	tAPSR_Ty³
;

267 
	#APSR_N_Pos
 31U

	)

268 
	#APSR_N_Msk
 (1UL << 
APSR_N_Pos
è

	)

270 
	#APSR_Z_Pos
 30U

	)

271 
	#APSR_Z_Msk
 (1UL << 
APSR_Z_Pos
è

	)

273 
	#APSR_C_Pos
 29U

	)

274 
	#APSR_C_Msk
 (1UL << 
APSR_C_Pos
è

	)

276 
	#APSR_V_Pos
 28U

	)

277 
	#APSR_V_Msk
 (1UL << 
APSR_V_Pos
è

	)

287 
ušt32_t
 
ISR
:9;

288 
ušt32_t
 
_»£rved0
:23;

289 } 
b
;

290 
ušt32_t
 
w
;

291 } 
	tIPSR_Ty³
;

294 
	#IPSR_ISR_Pos
 0U

	)

295 
	#IPSR_ISR_Msk
 (0x1FFUL )

	)

305 
ušt32_t
 
ISR
:9;

306 
ušt32_t
 
_»£rved0
:15;

307 
ušt32_t
 
T
:1;

308 
ušt32_t
 
_»£rved1
:3;

309 
ušt32_t
 
V
:1;

310 
ušt32_t
 
C
:1;

311 
ušt32_t
 
Z
:1;

312 
ušt32_t
 
N
:1;

313 } 
b
;

314 
ušt32_t
 
w
;

315 } 
	txPSR_Ty³
;

318 
	#xPSR_N_Pos
 31U

	)

319 
	#xPSR_N_Msk
 (1UL << 
xPSR_N_Pos
è

	)

321 
	#xPSR_Z_Pos
 30U

	)

322 
	#xPSR_Z_Msk
 (1UL << 
xPSR_Z_Pos
è

	)

324 
	#xPSR_C_Pos
 29U

	)

325 
	#xPSR_C_Msk
 (1UL << 
xPSR_C_Pos
è

	)

327 
	#xPSR_V_Pos
 28U

	)

328 
	#xPSR_V_Msk
 (1UL << 
xPSR_V_Pos
è

	)

330 
	#xPSR_T_Pos
 24U

	)

331 
	#xPSR_T_Msk
 (1UL << 
xPSR_T_Pos
è

	)

333 
	#xPSR_ISR_Pos
 0U

	)

334 
	#xPSR_ISR_Msk
 (0x1FFUL )

	)

344 
ušt32_t
 
_»£rved0
:1;

345 
ušt32_t
 
SPSEL
:1;

346 
ušt32_t
 
_»£rved1
:30;

347 } 
b
;

348 
ušt32_t
 
w
;

349 } 
	tCONTROL_Ty³
;

352 
	#CONTROL_SPSEL_Pos
 1U

	)

353 
	#CONTROL_SPSEL_Msk
 (1UL << 
CONTROL_SPSEL_Pos
è

	)

370 
__IOM
 
ušt32_t
 
ISER
[1U];

371 
ušt32_t
 
RESERVED0
[31U];

372 
__IOM
 
ušt32_t
 
ICER
[1U];

373 
ušt32_t
 
RSERVED1
[31U];

374 
__IOM
 
ušt32_t
 
ISPR
[1U];

375 
ušt32_t
 
RESERVED2
[31U];

376 
__IOM
 
ušt32_t
 
ICPR
[1U];

377 
ušt32_t
 
RESERVED3
[31U];

378 
ušt32_t
 
RESERVED4
[64U];

379 
__IOM
 
ušt32_t
 
IP
[8U];

380 } 
	tNVIC_Ty³
;

397 
__IM
 
ušt32_t
 
CPUID
;

398 
__IOM
 
ušt32_t
 
ICSR
;

399 
__IOM
 
ušt32_t
 
VTOR
;

400 
__IOM
 
ušt32_t
 
AIRCR
;

401 
__IOM
 
ušt32_t
 
SCR
;

402 
__IOM
 
ušt32_t
 
CCR
;

403 
ušt32_t
 
RESERVED0
[1U];

404 
__IOM
 
ušt32_t
 
SHP
[2U];

405 
__IOM
 
ušt32_t
 
SHCSR
;

406 
ušt32_t
 
RESERVED1
[154U];

407 
__IOM
 
ušt32_t
 
SFCR
;

408 } 
	tSCB_Ty³
;

411 
	#SCB_CPUID_IMPLEMENTER_Pos
 24U

	)

412 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos
è

	)

414 
	#SCB_CPUID_VARIANT_Pos
 20U

	)

415 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos
è

	)

417 
	#SCB_CPUID_ARCHITECTURE_Pos
 16U

	)

418 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos
è

	)

420 
	#SCB_CPUID_PARTNO_Pos
 4U

	)

421 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos
è

	)

423 
	#SCB_CPUID_REVISION_Pos
 0U

	)

424 
	#SCB_CPUID_REVISION_Msk
 (0xFUL )

	)

427 
	#SCB_ICSR_NMIPENDSET_Pos
 31U

	)

428 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos
è

	)

430 
	#SCB_ICSR_PENDSVSET_Pos
 28U

	)

431 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos
è

	)

433 
	#SCB_ICSR_PENDSVCLR_Pos
 27U

	)

434 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos
è

	)

436 
	#SCB_ICSR_PENDSTSET_Pos
 26U

	)

437 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos
è

	)

439 
	#SCB_ICSR_PENDSTCLR_Pos
 25U

	)

440 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos
è

	)

442 
	#SCB_ICSR_ISRPREEMPT_Pos
 23U

	)

443 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos
è

	)

445 
	#SCB_ICSR_ISRPENDING_Pos
 22U

	)

446 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos
è

	)

448 
	#SCB_ICSR_VECTPENDING_Pos
 12U

	)

449 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos
è

	)

451 
	#SCB_ICSR_VECTACTIVE_Pos
 0U

	)

452 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL )

	)

455 
	#SCB_VTOR_TBLOFF_Pos
 7U

	)

456 
	#SCB_VTOR_TBLOFF_Msk
 (0x1FFFFFFUL << 
SCB_VTOR_TBLOFF_Pos
è

	)

459 
	#SCB_AIRCR_VECTKEY_Pos
 16U

	)

460 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos
è

	)

462 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16U

	)

463 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos
è

	)

465 
	#SCB_AIRCR_ENDIANESS_Pos
 15U

	)

466 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos
è

	)

468 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2U

	)

469 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos
è

	)

471 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1U

	)

472 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos
è

	)

475 
	#SCB_SCR_SEVONPEND_Pos
 4U

	)

476 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos
è

	)

478 
	#SCB_SCR_SLEEPDEEP_Pos
 2U

	)

479 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos
è

	)

481 
	#SCB_SCR_SLEEPONEXIT_Pos
 1U

	)

482 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos
è

	)

485 
	#SCB_CCR_STKALIGN_Pos
 9U

	)

486 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos
è

	)

488 
	#SCB_CCR_UNALIGN_TRP_Pos
 3U

	)

489 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos
è

	)

492 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15U

	)

493 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos
è

	)

510 
ušt32_t
 
RESERVED0
[2U];

511 
__IOM
 
ušt32_t
 
ACTLR
;

512 } 
	tSCnSCB_Ty³
;

515 
	#SCnSCB_ACTLR_DISMCYCINT_Pos
 0U

	)

516 
	#SCnSCB_ACTLR_DISMCYCINT_Msk
 (1UL )

	)

533 
__IOM
 
ušt32_t
 
CTRL
;

534 
__IOM
 
ušt32_t
 
LOAD
;

535 
__IOM
 
ušt32_t
 
VAL
;

536 
__IM
 
ušt32_t
 
CALIB
;

537 } 
	tSysTick_Ty³
;

540 
	#SysTick_CTRL_COUNTFLAG_Pos
 16U

	)

541 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos
è

	)

543 
	#SysTick_CTRL_CLKSOURCE_Pos
 2U

	)

544 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos
è

	)

546 
	#SysTick_CTRL_TICKINT_Pos
 1U

	)

547 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos
è

	)

549 
	#SysTick_CTRL_ENABLE_Pos
 0U

	)

550 
	#SysTick_CTRL_ENABLE_Msk
 (1UL )

	)

553 
	#SysTick_LOAD_RELOAD_Pos
 0U

	)

554 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL )

	)

557 
	#SysTick_VAL_CURRENT_Pos
 0U

	)

558 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL )

	)

561 
	#SysTick_CALIB_NOREF_Pos
 31U

	)

562 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos
è

	)

564 
	#SysTick_CALIB_SKEW_Pos
 30U

	)

565 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos
è

	)

567 
	#SysTick_CALIB_TENMS_Pos
 0U

	)

568 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL )

	)

572 #ià(
__MPU_PRESENT
 == 1U)

585 
__IM
 
ušt32_t
 
TYPE
;

586 
__IOM
 
ušt32_t
 
CTRL
;

587 
__IOM
 
ušt32_t
 
RNR
;

588 
__IOM
 
ušt32_t
 
RBAR
;

589 
__IOM
 
ušt32_t
 
RASR
;

590 } 
	tMPU_Ty³
;

593 
	#MPU_TYPE_IREGION_Pos
 16U

	)

594 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos
è

	)

596 
	#MPU_TYPE_DREGION_Pos
 8U

	)

597 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos
è

	)

599 
	#MPU_TYPE_SEPARATE_Pos
 0U

	)

600 
	#MPU_TYPE_SEPARATE_Msk
 (1UL )

	)

603 
	#MPU_CTRL_PRIVDEFENA_Pos
 2U

	)

604 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos
è

	)

606 
	#MPU_CTRL_HFNMIENA_Pos
 1U

	)

607 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos
è

	)

609 
	#MPU_CTRL_ENABLE_Pos
 0U

	)

610 
	#MPU_CTRL_ENABLE_Msk
 (1UL )

	)

613 
	#MPU_RNR_REGION_Pos
 0U

	)

614 
	#MPU_RNR_REGION_Msk
 (0xFFUL )

	)

617 
	#MPU_RBAR_ADDR_Pos
 8U

	)

618 
	#MPU_RBAR_ADDR_Msk
 (0xFFFFFFUL << 
MPU_RBAR_ADDR_Pos
è

	)

620 
	#MPU_RBAR_VALID_Pos
 4U

	)

621 
	#MPU_RBAR_VALID_Msk
 (1UL << 
MPU_RBAR_VALID_Pos
è

	)

623 
	#MPU_RBAR_REGION_Pos
 0U

	)

624 
	#MPU_RBAR_REGION_Msk
 (0xFUL )

	)

627 
	#MPU_RASR_ATTRS_Pos
 16U

	)

628 
	#MPU_RASR_ATTRS_Msk
 (0xFFFFUL << 
MPU_RASR_ATTRS_Pos
è

	)

630 
	#MPU_RASR_XN_Pos
 28U

	)

631 
	#MPU_RASR_XN_Msk
 (1UL << 
MPU_RASR_XN_Pos
è

	)

633 
	#MPU_RASR_AP_Pos
 24U

	)

634 
	#MPU_RASR_AP_Msk
 (0x7UL << 
MPU_RASR_AP_Pos
è

	)

636 
	#MPU_RASR_TEX_Pos
 19U

	)

637 
	#MPU_RASR_TEX_Msk
 (0x7UL << 
MPU_RASR_TEX_Pos
è

	)

639 
	#MPU_RASR_S_Pos
 18U

	)

640 
	#MPU_RASR_S_Msk
 (1UL << 
MPU_RASR_S_Pos
è

	)

642 
	#MPU_RASR_C_Pos
 17U

	)

643 
	#MPU_RASR_C_Msk
 (1UL << 
MPU_RASR_C_Pos
è

	)

645 
	#MPU_RASR_B_Pos
 16U

	)

646 
	#MPU_RASR_B_Msk
 (1UL << 
MPU_RASR_B_Pos
è

	)

648 
	#MPU_RASR_SRD_Pos
 8U

	)

649 
	#MPU_RASR_SRD_Msk
 (0xFFUL << 
MPU_RASR_SRD_Pos
è

	)

651 
	#MPU_RASR_SIZE_Pos
 1U

	)

652 
	#MPU_RASR_SIZE_Msk
 (0x1FUL << 
MPU_RASR_SIZE_Pos
è

	)

654 
	#MPU_RASR_ENABLE_Pos
 0U

	)

655 
	#MPU_RASR_ENABLE_Msk
 (1UL )

	)

684 
	#_VAL2FLD
(
f›ld
, 
v®ue
è((v®u<< f›ld ## 
_Pos
è& f›ld ## 
_Msk
)

	)

692 
	#_FLD2VAL
(
f›ld
, 
v®ue
è((v®u& f›ld ## 
_Msk
è>> f›ld ## 
_Pos
)

	)

705 
	#SCS_BASE
 (0xE000E000ULè

	)

706 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010ULè

	)

707 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100ULè

	)

708 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00ULè

	)

710 
	#SCnSCB
 ((
SCnSCB_Ty³
 *è
SCS_BASE
 )

	)

711 
	#SCB
 ((
SCB_Ty³
 *è
SCB_BASE
 )

	)

712 
	#SysTick
 ((
SysTick_Ty³
 *è
SysTick_BASE
 )

	)

713 
	#NVIC
 ((
NVIC_Ty³
 *è
NVIC_BASE
 )

	)

715 #ià(
__MPU_PRESENT
 == 1U)

716 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90ULè

	)

717 
	#MPU
 ((
MPU_Ty³
 *è
MPU_BASE
 )

	)

747 
	#_BIT_SHIFT
(
IRQn
èÐ((((
ušt32_t
)(
št32_t
)(IRQn)èè& 0x03ULè* 8UL)

	)

748 
	#_SHP_IDX
(
IRQn
èÐ(((((
ušt32_t
)(
št32_t
)(IRQn)è& 0x0FUL)-8ULè>> 2ULè)

	)

749 
	#_IP_IDX
(
IRQn
èÐ(((
ušt32_t
)(
št32_t
)(IRQn)è>> 2ULè)

	)

757 
__STATIC_INLINE
 
NVIC_EÇbËIRQ
(
IRQn_Ty³
 
IRQn
)

759 
NVIC
->
ISER
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL));

768 
__STATIC_INLINE
 
NVIC_Di§bËIRQ
(
IRQn_Ty³
 
IRQn
)

770 
NVIC
->
ICER
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL));

781 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

783 ((
ušt32_t
)(((
NVIC
->
ISPR
[0U] & (1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

792 
__STATIC_INLINE
 
NVIC_S‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

794 
NVIC
->
ISPR
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL));

803 
__STATIC_INLINE
 
NVIC_CË¬P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

805 
NVIC
->
ICPR
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL));

816 
__STATIC_INLINE
 
NVIC_S‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
´iÜ™y
)

818 ià((
št32_t
)(
IRQn
) < 0)

820 
SCB
->
SHP
[
_SHP_IDX
(
IRQn
)] = ((
ušt32_t
)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << 
_BIT_SHIFT
(IRQn))) |

821 (((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)è& (
ušt32_t
)0xFFULè<< 
_BIT_SHIFT
(
IRQn
)));

825 
NVIC
->
IP
[
_IP_IDX
(
IRQn
)] = ((
ušt32_t
)(NVIC->IP[_IP_IDX(IRQn)] & ~(0xFFUL << 
_BIT_SHIFT
(IRQn))) |

826 (((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)è& (
ušt32_t
)0xFFULè<< 
_BIT_SHIFT
(
IRQn
)));

840 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘PriÜ™y
(
IRQn_Ty³
 
IRQn
)

843 ià((
št32_t
)(
IRQn
) < 0)

845 ((
ušt32_t
)(((
SCB
->
SHP
[
_SHP_IDX
(
IRQn
)] >> 
_BIT_SHIFT
(IRQnèè& (ušt32_t)0xFFULè>> (8U - 
__NVIC_PRIO_BITS
)));

849 ((
ušt32_t
)(((
NVIC
->
IP
[ 
_IP_IDX
(
IRQn
)] >> 
_BIT_SHIFT
(IRQnèè& (ušt32_t)0xFFULè>> (8U - 
__NVIC_PRIO_BITS
)));

858 
__STATIC_INLINE
 
NVIC_Sy¡emRe£t
()

860 
__DSB
();

862 
SCB
->
AIRCR
 = ((0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

863 
SCB_AIRCR_SYSRESETREQ_Msk
);

864 
__DSB
();

868 
__NOP
();

884 #ià(
__V’dÜ_SysTickCÚfig
 == 0U)

897 
__STATIC_INLINE
 
ušt32_t
 
SysTick_CÚfig
(ušt32_ˆ
ticks
)

899 ià((
ticks
 - 1ULè> 
SysTick_LOAD_RELOAD_Msk
)

904 
SysTick
->
LOAD
 = (
ušt32_t
)(
ticks
 - 1UL);

905 
NVIC_S‘PriÜ™y
 (
SysTick_IRQn
, (1UL << 
__NVIC_PRIO_BITS
) - 1UL);

906 
SysTick
->
VAL
 = 0UL;

907 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

908 
SysTick_CTRL_TICKINT_Msk
 |

909 
SysTick_CTRL_ENABLE_Msk
;

920 #ifdeà
__ýlu¥lus


	@i2c_oled/Drivers/CMSIS/Include/core_sc300.h

35 #ià 
defšed
 ( 
__ICCARM__
 )

36 #´agm¨
sy¡em_šþude


37 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

38 #´agm¨
þªg
 
sy¡em_h—d”


41 #iâdeà
__CORE_SC300_H_GENERIC


42 
	#__CORE_SC300_H_GENERIC


	)

44 
	~<¡dšt.h
>

46 #ifdeà
__ýlu¥lus


74 
	#__SC300_CMSIS_VERSION_MAIN
 (0x04Uè

	)

75 
	#__SC300_CMSIS_VERSION_SUB
 (0x1EUè

	)

76 
	#__SC300_CMSIS_VERSION
 ((
__SC300_CMSIS_VERSION_MAIN
 << 16Uè| \

	)

77 
__SC300_CMSIS_VERSION_SUB
 )

79 
	#__CORTEX_SC
 (300Uè

	)

82 #ià 
defšed
 ( 
__CC_ARM
 )

83 
	#__ASM
 
__asm


	)

84 
	#__INLINE
 
__šlše


	)

85 
	#__STATIC_INLINE
 
__šlše


	)

87 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

88 
	#__ASM
 
__asm


	)

89 
	#__INLINE
 
__šlše


	)

90 
	#__STATIC_INLINE
 
__šlše


	)

92 #–ià
defšed
 ( 
__GNUC__
 )

93 
	#__ASM
 
__asm


	)

94 
	#__INLINE
 
šlše


	)

95 
	#__STATIC_INLINE
 
šlše


	)

97 #–ià
defšed
 ( 
__ICCARM__
 )

98 
	#__ASM
 
__asm


	)

99 
	#__INLINE
 
šlše


	)

100 
	#__STATIC_INLINE
 
šlše


	)

102 #–ià
defšed
 ( 
__TMS470__
 )

103 
	#__ASM
 
__asm


	)

104 
	#__STATIC_INLINE
 
šlše


	)

106 #–ià
defšed
 ( 
__TASKING__
 )

107 
	#__ASM
 
__asm


	)

108 
	#__INLINE
 
šlše


	)

109 
	#__STATIC_INLINE
 
šlše


	)

111 #–ià
defšed
 ( 
__CSMC__
 )

112 
	#__·cked


	)

113 
	#__ASM
 
_asm


	)

114 
	#__INLINE
 
šlše


	)

115 
	#__STATIC_INLINE
 
šlše


	)

118 #”rÜ 
Unknown
 
compž”


124 
	#__FPU_USED
 0U

	)

126 #ià
defšed
 ( 
__CC_ARM
 )

127 #ià
defšed
 
__TARGET_FPU_VFP


131 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

132 #ià
defšed
 
__ARM_PCS_VFP


136 #–ià
defšed
 ( 
__GNUC__
 )

137 #ià
defšed
 (
__VFP_FP__
è&& !defšed(
__SOFTFP__
)

141 #–ià
defšed
 ( 
__ICCARM__
 )

142 #ià
defšed
 
__ARMVFP__


146 #–ià
defšed
 ( 
__TMS470__
 )

147 #ià
defšed
 
__TI_VFP_SUPPORT__


151 #–ià
defšed
 ( 
__TASKING__
 )

152 #ià
defšed
 
__FPU_VFP__


156 #–ià
defšed
 ( 
__CSMC__
 )

157 #iàÐ
__CSMC__
 & 0x400U)

163 
	~"cÜe_cmIn¡r.h
"

164 
	~"cÜe_cmFunc.h
"

166 #ifdeà
__ýlu¥lus


172 #iâdeà
__CMSIS_GENERIC


174 #iâdeà
__CORE_SC300_H_DEPENDANT


175 
	#__CORE_SC300_H_DEPENDANT


	)

177 #ifdeà
__ýlu¥lus


182 #ià
defšed
 
__CHECK_DEVICE_DEFINES


183 #iâdeà
__SC300_REV


184 
	#__SC300_REV
 0x0000U

	)

188 #iâdeà
__MPU_PRESENT


189 
	#__MPU_PRESENT
 0U

	)

193 #iâdeà
__NVIC_PRIO_BITS


194 
	#__NVIC_PRIO_BITS
 4U

	)

198 #iâdeà
__V’dÜ_SysTickCÚfig


199 
	#__V’dÜ_SysTickCÚfig
 0U

	)

212 #ifdeà
__ýlu¥lus


213 
	#__I
 vÞ©ž

	)

215 
	#__I
 vÞ©žcÚ¡

	)

217 
	#__O
 vÞ©ž

	)

218 
	#__IO
 vÞ©ž

	)

221 
	#__IM
 vÞ©žcÚ¡

	)

222 
	#__OM
 vÞ©ž

	)

223 
	#__IOM
 vÞ©ž

	)

258 
ušt32_t
 
_»£rved0
:27;

259 
ušt32_t
 
Q
:1;

260 
ušt32_t
 
V
:1;

261 
ušt32_t
 
C
:1;

262 
ušt32_t
 
Z
:1;

263 
ušt32_t
 
N
:1;

264 } 
b
;

265 
ušt32_t
 
w
;

266 } 
	tAPSR_Ty³
;

269 
	#APSR_N_Pos
 31U

	)

270 
	#APSR_N_Msk
 (1UL << 
APSR_N_Pos
è

	)

272 
	#APSR_Z_Pos
 30U

	)

273 
	#APSR_Z_Msk
 (1UL << 
APSR_Z_Pos
è

	)

275 
	#APSR_C_Pos
 29U

	)

276 
	#APSR_C_Msk
 (1UL << 
APSR_C_Pos
è

	)

278 
	#APSR_V_Pos
 28U

	)

279 
	#APSR_V_Msk
 (1UL << 
APSR_V_Pos
è

	)

281 
	#APSR_Q_Pos
 27U

	)

282 
	#APSR_Q_Msk
 (1UL << 
APSR_Q_Pos
è

	)

292 
ušt32_t
 
ISR
:9;

293 
ušt32_t
 
_»£rved0
:23;

294 } 
b
;

295 
ušt32_t
 
w
;

296 } 
	tIPSR_Ty³
;

299 
	#IPSR_ISR_Pos
 0U

	)

300 
	#IPSR_ISR_Msk
 (0x1FFUL )

	)

310 
ušt32_t
 
ISR
:9;

311 
ušt32_t
 
_»£rved0
:15;

312 
ušt32_t
 
T
:1;

313 
ušt32_t
 
IT
:2;

314 
ušt32_t
 
Q
:1;

315 
ušt32_t
 
V
:1;

316 
ušt32_t
 
C
:1;

317 
ušt32_t
 
Z
:1;

318 
ušt32_t
 
N
:1;

319 } 
b
;

320 
ušt32_t
 
w
;

321 } 
	txPSR_Ty³
;

324 
	#xPSR_N_Pos
 31U

	)

325 
	#xPSR_N_Msk
 (1UL << 
xPSR_N_Pos
è

	)

327 
	#xPSR_Z_Pos
 30U

	)

328 
	#xPSR_Z_Msk
 (1UL << 
xPSR_Z_Pos
è

	)

330 
	#xPSR_C_Pos
 29U

	)

331 
	#xPSR_C_Msk
 (1UL << 
xPSR_C_Pos
è

	)

333 
	#xPSR_V_Pos
 28U

	)

334 
	#xPSR_V_Msk
 (1UL << 
xPSR_V_Pos
è

	)

336 
	#xPSR_Q_Pos
 27U

	)

337 
	#xPSR_Q_Msk
 (1UL << 
xPSR_Q_Pos
è

	)

339 
	#xPSR_IT_Pos
 25U

	)

340 
	#xPSR_IT_Msk
 (3UL << 
xPSR_IT_Pos
è

	)

342 
	#xPSR_T_Pos
 24U

	)

343 
	#xPSR_T_Msk
 (1UL << 
xPSR_T_Pos
è

	)

345 
	#xPSR_ISR_Pos
 0U

	)

346 
	#xPSR_ISR_Msk
 (0x1FFUL )

	)

356 
ušt32_t
 
nPRIV
:1;

357 
ušt32_t
 
SPSEL
:1;

358 
ušt32_t
 
_»£rved1
:30;

359 } 
b
;

360 
ušt32_t
 
w
;

361 } 
	tCONTROL_Ty³
;

364 
	#CONTROL_SPSEL_Pos
 1U

	)

365 
	#CONTROL_SPSEL_Msk
 (1UL << 
CONTROL_SPSEL_Pos
è

	)

367 
	#CONTROL_nPRIV_Pos
 0U

	)

368 
	#CONTROL_nPRIV_Msk
 (1UL )

	)

385 
__IOM
 
ušt32_t
 
ISER
[8U];

386 
ušt32_t
 
RESERVED0
[24U];

387 
__IOM
 
ušt32_t
 
ICER
[8U];

388 
ušt32_t
 
RSERVED1
[24U];

389 
__IOM
 
ušt32_t
 
ISPR
[8U];

390 
ušt32_t
 
RESERVED2
[24U];

391 
__IOM
 
ušt32_t
 
ICPR
[8U];

392 
ušt32_t
 
RESERVED3
[24U];

393 
__IOM
 
ušt32_t
 
IABR
[8U];

394 
ušt32_t
 
RESERVED4
[56U];

395 
__IOM
 
ušt8_t
 
IP
[240U];

396 
ušt32_t
 
RESERVED5
[644U];

397 
__OM
 
ušt32_t
 
STIR
;

398 } 
	tNVIC_Ty³
;

401 
	#NVIC_STIR_INTID_Pos
 0U

	)

402 
	#NVIC_STIR_INTID_Msk
 (0x1FFUL )

	)

419 
__IM
 
ušt32_t
 
CPUID
;

420 
__IOM
 
ušt32_t
 
ICSR
;

421 
__IOM
 
ušt32_t
 
VTOR
;

422 
__IOM
 
ušt32_t
 
AIRCR
;

423 
__IOM
 
ušt32_t
 
SCR
;

424 
__IOM
 
ušt32_t
 
CCR
;

425 
__IOM
 
ušt8_t
 
SHP
[12U];

426 
__IOM
 
ušt32_t
 
SHCSR
;

427 
__IOM
 
ušt32_t
 
CFSR
;

428 
__IOM
 
ušt32_t
 
HFSR
;

429 
__IOM
 
ušt32_t
 
DFSR
;

430 
__IOM
 
ušt32_t
 
MMFAR
;

431 
__IOM
 
ušt32_t
 
BFAR
;

432 
__IOM
 
ušt32_t
 
AFSR
;

433 
__IM
 
ušt32_t
 
PFR
[2U];

434 
__IM
 
ušt32_t
 
DFR
;

435 
__IM
 
ušt32_t
 
ADR
;

436 
__IM
 
ušt32_t
 
MMFR
[4U];

437 
__IM
 
ušt32_t
 
ISAR
[5U];

438 
ušt32_t
 
RESERVED0
[5U];

439 
__IOM
 
ušt32_t
 
CPACR
;

440 
ušt32_t
 
RESERVED1
[129U];

441 
__IOM
 
ušt32_t
 
SFCR
;

442 } 
	tSCB_Ty³
;

445 
	#SCB_CPUID_IMPLEMENTER_Pos
 24U

	)

446 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos
è

	)

448 
	#SCB_CPUID_VARIANT_Pos
 20U

	)

449 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos
è

	)

451 
	#SCB_CPUID_ARCHITECTURE_Pos
 16U

	)

452 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos
è

	)

454 
	#SCB_CPUID_PARTNO_Pos
 4U

	)

455 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos
è

	)

457 
	#SCB_CPUID_REVISION_Pos
 0U

	)

458 
	#SCB_CPUID_REVISION_Msk
 (0xFUL )

	)

461 
	#SCB_ICSR_NMIPENDSET_Pos
 31U

	)

462 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos
è

	)

464 
	#SCB_ICSR_PENDSVSET_Pos
 28U

	)

465 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos
è

	)

467 
	#SCB_ICSR_PENDSVCLR_Pos
 27U

	)

468 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos
è

	)

470 
	#SCB_ICSR_PENDSTSET_Pos
 26U

	)

471 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos
è

	)

473 
	#SCB_ICSR_PENDSTCLR_Pos
 25U

	)

474 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos
è

	)

476 
	#SCB_ICSR_ISRPREEMPT_Pos
 23U

	)

477 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos
è

	)

479 
	#SCB_ICSR_ISRPENDING_Pos
 22U

	)

480 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos
è

	)

482 
	#SCB_ICSR_VECTPENDING_Pos
 12U

	)

483 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos
è

	)

485 
	#SCB_ICSR_RETTOBASE_Pos
 11U

	)

486 
	#SCB_ICSR_RETTOBASE_Msk
 (1UL << 
SCB_ICSR_RETTOBASE_Pos
è

	)

488 
	#SCB_ICSR_VECTACTIVE_Pos
 0U

	)

489 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL )

	)

492 
	#SCB_VTOR_TBLBASE_Pos
 29U

	)

493 
	#SCB_VTOR_TBLBASE_Msk
 (1UL << 
SCB_VTOR_TBLBASE_Pos
è

	)

495 
	#SCB_VTOR_TBLOFF_Pos
 7U

	)

496 
	#SCB_VTOR_TBLOFF_Msk
 (0x3FFFFFUL << 
SCB_VTOR_TBLOFF_Pos
è

	)

499 
	#SCB_AIRCR_VECTKEY_Pos
 16U

	)

500 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos
è

	)

502 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16U

	)

503 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos
è

	)

505 
	#SCB_AIRCR_ENDIANESS_Pos
 15U

	)

506 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos
è

	)

508 
	#SCB_AIRCR_PRIGROUP_Pos
 8U

	)

509 
	#SCB_AIRCR_PRIGROUP_Msk
 (7UL << 
SCB_AIRCR_PRIGROUP_Pos
è

	)

511 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2U

	)

512 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos
è

	)

514 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1U

	)

515 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos
è

	)

517 
	#SCB_AIRCR_VECTRESET_Pos
 0U

	)

518 
	#SCB_AIRCR_VECTRESET_Msk
 (1UL )

	)

521 
	#SCB_SCR_SEVONPEND_Pos
 4U

	)

522 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos
è

	)

524 
	#SCB_SCR_SLEEPDEEP_Pos
 2U

	)

525 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos
è

	)

527 
	#SCB_SCR_SLEEPONEXIT_Pos
 1U

	)

528 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos
è

	)

531 
	#SCB_CCR_STKALIGN_Pos
 9U

	)

532 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos
è

	)

534 
	#SCB_CCR_BFHFNMIGN_Pos
 8U

	)

535 
	#SCB_CCR_BFHFNMIGN_Msk
 (1UL << 
SCB_CCR_BFHFNMIGN_Pos
è

	)

537 
	#SCB_CCR_DIV_0_TRP_Pos
 4U

	)

538 
	#SCB_CCR_DIV_0_TRP_Msk
 (1UL << 
SCB_CCR_DIV_0_TRP_Pos
è

	)

540 
	#SCB_CCR_UNALIGN_TRP_Pos
 3U

	)

541 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos
è

	)

543 
	#SCB_CCR_USERSETMPEND_Pos
 1U

	)

544 
	#SCB_CCR_USERSETMPEND_Msk
 (1UL << 
SCB_CCR_USERSETMPEND_Pos
è

	)

546 
	#SCB_CCR_NONBASETHRDENA_Pos
 0U

	)

547 
	#SCB_CCR_NONBASETHRDENA_Msk
 (1UL )

	)

550 
	#SCB_SHCSR_USGFAULTENA_Pos
 18U

	)

551 
	#SCB_SHCSR_USGFAULTENA_Msk
 (1UL << 
SCB_SHCSR_USGFAULTENA_Pos
è

	)

553 
	#SCB_SHCSR_BUSFAULTENA_Pos
 17U

	)

554 
	#SCB_SHCSR_BUSFAULTENA_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTENA_Pos
è

	)

556 
	#SCB_SHCSR_MEMFAULTENA_Pos
 16U

	)

557 
	#SCB_SHCSR_MEMFAULTENA_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTENA_Pos
è

	)

559 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15U

	)

560 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos
è

	)

562 
	#SCB_SHCSR_BUSFAULTPENDED_Pos
 14U

	)

563 
	#SCB_SHCSR_BUSFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTPENDED_Pos
è

	)

565 
	#SCB_SHCSR_MEMFAULTPENDED_Pos
 13U

	)

566 
	#SCB_SHCSR_MEMFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTPENDED_Pos
è

	)

568 
	#SCB_SHCSR_USGFAULTPENDED_Pos
 12U

	)

569 
	#SCB_SHCSR_USGFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_USGFAULTPENDED_Pos
è

	)

571 
	#SCB_SHCSR_SYSTICKACT_Pos
 11U

	)

572 
	#SCB_SHCSR_SYSTICKACT_Msk
 (1UL << 
SCB_SHCSR_SYSTICKACT_Pos
è

	)

574 
	#SCB_SHCSR_PENDSVACT_Pos
 10U

	)

575 
	#SCB_SHCSR_PENDSVACT_Msk
 (1UL << 
SCB_SHCSR_PENDSVACT_Pos
è

	)

577 
	#SCB_SHCSR_MONITORACT_Pos
 8U

	)

578 
	#SCB_SHCSR_MONITORACT_Msk
 (1UL << 
SCB_SHCSR_MONITORACT_Pos
è

	)

580 
	#SCB_SHCSR_SVCALLACT_Pos
 7U

	)

581 
	#SCB_SHCSR_SVCALLACT_Msk
 (1UL << 
SCB_SHCSR_SVCALLACT_Pos
è

	)

583 
	#SCB_SHCSR_USGFAULTACT_Pos
 3U

	)

584 
	#SCB_SHCSR_USGFAULTACT_Msk
 (1UL << 
SCB_SHCSR_USGFAULTACT_Pos
è

	)

586 
	#SCB_SHCSR_BUSFAULTACT_Pos
 1U

	)

587 
	#SCB_SHCSR_BUSFAULTACT_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTACT_Pos
è

	)

589 
	#SCB_SHCSR_MEMFAULTACT_Pos
 0U

	)

590 
	#SCB_SHCSR_MEMFAULTACT_Msk
 (1UL )

	)

593 
	#SCB_CFSR_USGFAULTSR_Pos
 16U

	)

594 
	#SCB_CFSR_USGFAULTSR_Msk
 (0xFFFFUL << 
SCB_CFSR_USGFAULTSR_Pos
è

	)

596 
	#SCB_CFSR_BUSFAULTSR_Pos
 8U

	)

597 
	#SCB_CFSR_BUSFAULTSR_Msk
 (0xFFUL << 
SCB_CFSR_BUSFAULTSR_Pos
è

	)

599 
	#SCB_CFSR_MEMFAULTSR_Pos
 0U

	)

600 
	#SCB_CFSR_MEMFAULTSR_Msk
 (0xFFUL )

	)

603 
	#SCB_HFSR_DEBUGEVT_Pos
 31U

	)

604 
	#SCB_HFSR_DEBUGEVT_Msk
 (1UL << 
SCB_HFSR_DEBUGEVT_Pos
è

	)

606 
	#SCB_HFSR_FORCED_Pos
 30U

	)

607 
	#SCB_HFSR_FORCED_Msk
 (1UL << 
SCB_HFSR_FORCED_Pos
è

	)

609 
	#SCB_HFSR_VECTTBL_Pos
 1U

	)

610 
	#SCB_HFSR_VECTTBL_Msk
 (1UL << 
SCB_HFSR_VECTTBL_Pos
è

	)

613 
	#SCB_DFSR_EXTERNAL_Pos
 4U

	)

614 
	#SCB_DFSR_EXTERNAL_Msk
 (1UL << 
SCB_DFSR_EXTERNAL_Pos
è

	)

616 
	#SCB_DFSR_VCATCH_Pos
 3U

	)

617 
	#SCB_DFSR_VCATCH_Msk
 (1UL << 
SCB_DFSR_VCATCH_Pos
è

	)

619 
	#SCB_DFSR_DWTTRAP_Pos
 2U

	)

620 
	#SCB_DFSR_DWTTRAP_Msk
 (1UL << 
SCB_DFSR_DWTTRAP_Pos
è

	)

622 
	#SCB_DFSR_BKPT_Pos
 1U

	)

623 
	#SCB_DFSR_BKPT_Msk
 (1UL << 
SCB_DFSR_BKPT_Pos
è

	)

625 
	#SCB_DFSR_HALTED_Pos
 0U

	)

626 
	#SCB_DFSR_HALTED_Msk
 (1UL )

	)

643 
ušt32_t
 
RESERVED0
[1U];

644 
__IM
 
ušt32_t
 
ICTR
;

645 
ušt32_t
 
RESERVED1
[1U];

646 } 
	tSCnSCB_Ty³
;

649 
	#SCnSCB_ICTR_INTLINESNUM_Pos
 0U

	)

650 
	#SCnSCB_ICTR_INTLINESNUM_Msk
 (0xFUL )

	)

667 
__IOM
 
ušt32_t
 
CTRL
;

668 
__IOM
 
ušt32_t
 
LOAD
;

669 
__IOM
 
ušt32_t
 
VAL
;

670 
__IM
 
ušt32_t
 
CALIB
;

671 } 
	tSysTick_Ty³
;

674 
	#SysTick_CTRL_COUNTFLAG_Pos
 16U

	)

675 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos
è

	)

677 
	#SysTick_CTRL_CLKSOURCE_Pos
 2U

	)

678 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos
è

	)

680 
	#SysTick_CTRL_TICKINT_Pos
 1U

	)

681 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos
è

	)

683 
	#SysTick_CTRL_ENABLE_Pos
 0U

	)

684 
	#SysTick_CTRL_ENABLE_Msk
 (1UL )

	)

687 
	#SysTick_LOAD_RELOAD_Pos
 0U

	)

688 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL )

	)

691 
	#SysTick_VAL_CURRENT_Pos
 0U

	)

692 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL )

	)

695 
	#SysTick_CALIB_NOREF_Pos
 31U

	)

696 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos
è

	)

698 
	#SysTick_CALIB_SKEW_Pos
 30U

	)

699 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos
è

	)

701 
	#SysTick_CALIB_TENMS_Pos
 0U

	)

702 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL )

	)

719 
__OM
 union

721 
__OM
 
ušt8_t
 
u8
;

722 
__OM
 
ušt16_t
 
u16
;

723 
__OM
 
ušt32_t
 
u32
;

724 } 
PORT
 [32U];

725 
ušt32_t
 
RESERVED0
[864U];

726 
__IOM
 
ušt32_t
 
TER
;

727 
ušt32_t
 
RESERVED1
[15U];

728 
__IOM
 
ušt32_t
 
TPR
;

729 
ušt32_t
 
RESERVED2
[15U];

730 
__IOM
 
ušt32_t
 
TCR
;

731 
ušt32_t
 
RESERVED3
[29U];

732 
__OM
 
ušt32_t
 
IWR
;

733 
__IM
 
ušt32_t
 
IRR
;

734 
__IOM
 
ušt32_t
 
IMCR
;

735 
ušt32_t
 
RESERVED4
[43U];

736 
__OM
 
ušt32_t
 
LAR
;

737 
__IM
 
ušt32_t
 
LSR
;

738 
ušt32_t
 
RESERVED5
[6U];

739 
__IM
 
ušt32_t
 
PID4
;

740 
__IM
 
ušt32_t
 
PID5
;

741 
__IM
 
ušt32_t
 
PID6
;

742 
__IM
 
ušt32_t
 
PID7
;

743 
__IM
 
ušt32_t
 
PID0
;

744 
__IM
 
ušt32_t
 
PID1
;

745 
__IM
 
ušt32_t
 
PID2
;

746 
__IM
 
ušt32_t
 
PID3
;

747 
__IM
 
ušt32_t
 
CID0
;

748 
__IM
 
ušt32_t
 
CID1
;

749 
__IM
 
ušt32_t
 
CID2
;

750 
__IM
 
ušt32_t
 
CID3
;

751 } 
	tITM_Ty³
;

754 
	#ITM_TPR_PRIVMASK_Pos
 0U

	)

755 
	#ITM_TPR_PRIVMASK_Msk
 (0xFUL )

	)

758 
	#ITM_TCR_BUSY_Pos
 23U

	)

759 
	#ITM_TCR_BUSY_Msk
 (1UL << 
ITM_TCR_BUSY_Pos
è

	)

761 
	#ITM_TCR_T¿ûBusID_Pos
 16U

	)

762 
	#ITM_TCR_T¿ûBusID_Msk
 (0x7FUL << 
ITM_TCR_T¿ûBusID_Pos
è

	)

764 
	#ITM_TCR_GTSFREQ_Pos
 10U

	)

765 
	#ITM_TCR_GTSFREQ_Msk
 (3UL << 
ITM_TCR_GTSFREQ_Pos
è

	)

767 
	#ITM_TCR_TSP»sÿË_Pos
 8U

	)

768 
	#ITM_TCR_TSP»sÿË_Msk
 (3UL << 
ITM_TCR_TSP»sÿË_Pos
è

	)

770 
	#ITM_TCR_SWOENA_Pos
 4U

	)

771 
	#ITM_TCR_SWOENA_Msk
 (1UL << 
ITM_TCR_SWOENA_Pos
è

	)

773 
	#ITM_TCR_DWTENA_Pos
 3U

	)

774 
	#ITM_TCR_DWTENA_Msk
 (1UL << 
ITM_TCR_DWTENA_Pos
è

	)

776 
	#ITM_TCR_SYNCENA_Pos
 2U

	)

777 
	#ITM_TCR_SYNCENA_Msk
 (1UL << 
ITM_TCR_SYNCENA_Pos
è

	)

779 
	#ITM_TCR_TSENA_Pos
 1U

	)

780 
	#ITM_TCR_TSENA_Msk
 (1UL << 
ITM_TCR_TSENA_Pos
è

	)

782 
	#ITM_TCR_ITMENA_Pos
 0U

	)

783 
	#ITM_TCR_ITMENA_Msk
 (1UL )

	)

786 
	#ITM_IWR_ATVALIDM_Pos
 0U

	)

787 
	#ITM_IWR_ATVALIDM_Msk
 (1UL )

	)

790 
	#ITM_IRR_ATREADYM_Pos
 0U

	)

791 
	#ITM_IRR_ATREADYM_Msk
 (1UL )

	)

794 
	#ITM_IMCR_INTEGRATION_Pos
 0U

	)

795 
	#ITM_IMCR_INTEGRATION_Msk
 (1UL )

	)

798 
	#ITM_LSR_By‹Acc_Pos
 2U

	)

799 
	#ITM_LSR_By‹Acc_Msk
 (1UL << 
ITM_LSR_By‹Acc_Pos
è

	)

801 
	#ITM_LSR_Acûss_Pos
 1U

	)

802 
	#ITM_LSR_Acûss_Msk
 (1UL << 
ITM_LSR_Acûss_Pos
è

	)

804 
	#ITM_LSR_P»£Á_Pos
 0U

	)

805 
	#ITM_LSR_P»£Á_Msk
 (1UL )

	)

822 
__IOM
 
ušt32_t
 
CTRL
;

823 
__IOM
 
ušt32_t
 
CYCCNT
;

824 
__IOM
 
ušt32_t
 
CPICNT
;

825 
__IOM
 
ušt32_t
 
EXCCNT
;

826 
__IOM
 
ušt32_t
 
SLEEPCNT
;

827 
__IOM
 
ušt32_t
 
LSUCNT
;

828 
__IOM
 
ušt32_t
 
FOLDCNT
;

829 
__IM
 
ušt32_t
 
PCSR
;

830 
__IOM
 
ušt32_t
 
COMP0
;

831 
__IOM
 
ušt32_t
 
MASK0
;

832 
__IOM
 
ušt32_t
 
FUNCTION0
;

833 
ušt32_t
 
RESERVED0
[1U];

834 
__IOM
 
ušt32_t
 
COMP1
;

835 
__IOM
 
ušt32_t
 
MASK1
;

836 
__IOM
 
ušt32_t
 
FUNCTION1
;

837 
ušt32_t
 
RESERVED1
[1U];

838 
__IOM
 
ušt32_t
 
COMP2
;

839 
__IOM
 
ušt32_t
 
MASK2
;

840 
__IOM
 
ušt32_t
 
FUNCTION2
;

841 
ušt32_t
 
RESERVED2
[1U];

842 
__IOM
 
ušt32_t
 
COMP3
;

843 
__IOM
 
ušt32_t
 
MASK3
;

844 
__IOM
 
ušt32_t
 
FUNCTION3
;

845 } 
	tDWT_Ty³
;

848 
	#DWT_CTRL_NUMCOMP_Pos
 28U

	)

849 
	#DWT_CTRL_NUMCOMP_Msk
 (0xFUL << 
DWT_CTRL_NUMCOMP_Pos
è

	)

851 
	#DWT_CTRL_NOTRCPKT_Pos
 27U

	)

852 
	#DWT_CTRL_NOTRCPKT_Msk
 (0x1UL << 
DWT_CTRL_NOTRCPKT_Pos
è

	)

854 
	#DWT_CTRL_NOEXTTRIG_Pos
 26U

	)

855 
	#DWT_CTRL_NOEXTTRIG_Msk
 (0x1UL << 
DWT_CTRL_NOEXTTRIG_Pos
è

	)

857 
	#DWT_CTRL_NOCYCCNT_Pos
 25U

	)

858 
	#DWT_CTRL_NOCYCCNT_Msk
 (0x1UL << 
DWT_CTRL_NOCYCCNT_Pos
è

	)

860 
	#DWT_CTRL_NOPRFCNT_Pos
 24U

	)

861 
	#DWT_CTRL_NOPRFCNT_Msk
 (0x1UL << 
DWT_CTRL_NOPRFCNT_Pos
è

	)

863 
	#DWT_CTRL_CYCEVTENA_Pos
 22U

	)

864 
	#DWT_CTRL_CYCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CYCEVTENA_Pos
è

	)

866 
	#DWT_CTRL_FOLDEVTENA_Pos
 21U

	)

867 
	#DWT_CTRL_FOLDEVTENA_Msk
 (0x1UL << 
DWT_CTRL_FOLDEVTENA_Pos
è

	)

869 
	#DWT_CTRL_LSUEVTENA_Pos
 20U

	)

870 
	#DWT_CTRL_LSUEVTENA_Msk
 (0x1UL << 
DWT_CTRL_LSUEVTENA_Pos
è

	)

872 
	#DWT_CTRL_SLEEPEVTENA_Pos
 19U

	)

873 
	#DWT_CTRL_SLEEPEVTENA_Msk
 (0x1UL << 
DWT_CTRL_SLEEPEVTENA_Pos
è

	)

875 
	#DWT_CTRL_EXCEVTENA_Pos
 18U

	)

876 
	#DWT_CTRL_EXCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_EXCEVTENA_Pos
è

	)

878 
	#DWT_CTRL_CPIEVTENA_Pos
 17U

	)

879 
	#DWT_CTRL_CPIEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CPIEVTENA_Pos
è

	)

881 
	#DWT_CTRL_EXCTRCENA_Pos
 16U

	)

882 
	#DWT_CTRL_EXCTRCENA_Msk
 (0x1UL << 
DWT_CTRL_EXCTRCENA_Pos
è

	)

884 
	#DWT_CTRL_PCSAMPLENA_Pos
 12U

	)

885 
	#DWT_CTRL_PCSAMPLENA_Msk
 (0x1UL << 
DWT_CTRL_PCSAMPLENA_Pos
è

	)

887 
	#DWT_CTRL_SYNCTAP_Pos
 10U

	)

888 
	#DWT_CTRL_SYNCTAP_Msk
 (0x3UL << 
DWT_CTRL_SYNCTAP_Pos
è

	)

890 
	#DWT_CTRL_CYCTAP_Pos
 9U

	)

891 
	#DWT_CTRL_CYCTAP_Msk
 (0x1UL << 
DWT_CTRL_CYCTAP_Pos
è

	)

893 
	#DWT_CTRL_POSTINIT_Pos
 5U

	)

894 
	#DWT_CTRL_POSTINIT_Msk
 (0xFUL << 
DWT_CTRL_POSTINIT_Pos
è

	)

896 
	#DWT_CTRL_POSTPRESET_Pos
 1U

	)

897 
	#DWT_CTRL_POSTPRESET_Msk
 (0xFUL << 
DWT_CTRL_POSTPRESET_Pos
è

	)

899 
	#DWT_CTRL_CYCCNTENA_Pos
 0U

	)

900 
	#DWT_CTRL_CYCCNTENA_Msk
 (0x1UL )

	)

903 
	#DWT_CPICNT_CPICNT_Pos
 0U

	)

904 
	#DWT_CPICNT_CPICNT_Msk
 (0xFFUL )

	)

907 
	#DWT_EXCCNT_EXCCNT_Pos
 0U

	)

908 
	#DWT_EXCCNT_EXCCNT_Msk
 (0xFFUL )

	)

911 
	#DWT_SLEEPCNT_SLEEPCNT_Pos
 0U

	)

912 
	#DWT_SLEEPCNT_SLEEPCNT_Msk
 (0xFFUL )

	)

915 
	#DWT_LSUCNT_LSUCNT_Pos
 0U

	)

916 
	#DWT_LSUCNT_LSUCNT_Msk
 (0xFFUL )

	)

919 
	#DWT_FOLDCNT_FOLDCNT_Pos
 0U

	)

920 
	#DWT_FOLDCNT_FOLDCNT_Msk
 (0xFFUL )

	)

923 
	#DWT_MASK_MASK_Pos
 0U

	)

924 
	#DWT_MASK_MASK_Msk
 (0x1FUL )

	)

927 
	#DWT_FUNCTION_MATCHED_Pos
 24U

	)

928 
	#DWT_FUNCTION_MATCHED_Msk
 (0x1UL << 
DWT_FUNCTION_MATCHED_Pos
è

	)

930 
	#DWT_FUNCTION_DATAVADDR1_Pos
 16U

	)

931 
	#DWT_FUNCTION_DATAVADDR1_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR1_Pos
è

	)

933 
	#DWT_FUNCTION_DATAVADDR0_Pos
 12U

	)

934 
	#DWT_FUNCTION_DATAVADDR0_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR0_Pos
è

	)

936 
	#DWT_FUNCTION_DATAVSIZE_Pos
 10U

	)

937 
	#DWT_FUNCTION_DATAVSIZE_Msk
 (0x3UL << 
DWT_FUNCTION_DATAVSIZE_Pos
è

	)

939 
	#DWT_FUNCTION_LNK1ENA_Pos
 9U

	)

940 
	#DWT_FUNCTION_LNK1ENA_Msk
 (0x1UL << 
DWT_FUNCTION_LNK1ENA_Pos
è

	)

942 
	#DWT_FUNCTION_DATAVMATCH_Pos
 8U

	)

943 
	#DWT_FUNCTION_DATAVMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_DATAVMATCH_Pos
è

	)

945 
	#DWT_FUNCTION_CYCMATCH_Pos
 7U

	)

946 
	#DWT_FUNCTION_CYCMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_CYCMATCH_Pos
è

	)

948 
	#DWT_FUNCTION_EMITRANGE_Pos
 5U

	)

949 
	#DWT_FUNCTION_EMITRANGE_Msk
 (0x1UL << 
DWT_FUNCTION_EMITRANGE_Pos
è

	)

951 
	#DWT_FUNCTION_FUNCTION_Pos
 0U

	)

952 
	#DWT_FUNCTION_FUNCTION_Msk
 (0xFUL )

	)

969 
__IOM
 
ušt32_t
 
SSPSR
;

970 
__IOM
 
ušt32_t
 
CSPSR
;

971 
ušt32_t
 
RESERVED0
[2U];

972 
__IOM
 
ušt32_t
 
ACPR
;

973 
ušt32_t
 
RESERVED1
[55U];

974 
__IOM
 
ušt32_t
 
SPPR
;

975 
ušt32_t
 
RESERVED2
[131U];

976 
__IM
 
ušt32_t
 
FFSR
;

977 
__IOM
 
ušt32_t
 
FFCR
;

978 
__IM
 
ušt32_t
 
FSCR
;

979 
ušt32_t
 
RESERVED3
[759U];

980 
__IM
 
ušt32_t
 
TRIGGER
;

981 
__IM
 
ušt32_t
 
FIFO0
;

982 
__IM
 
ušt32_t
 
ITATBCTR2
;

983 
ušt32_t
 
RESERVED4
[1U];

984 
__IM
 
ušt32_t
 
ITATBCTR0
;

985 
__IM
 
ušt32_t
 
FIFO1
;

986 
__IOM
 
ušt32_t
 
ITCTRL
;

987 
ušt32_t
 
RESERVED5
[39U];

988 
__IOM
 
ušt32_t
 
CLAIMSET
;

989 
__IOM
 
ušt32_t
 
CLAIMCLR
;

990 
ušt32_t
 
RESERVED7
[8U];

991 
__IM
 
ušt32_t
 
DEVID
;

992 
__IM
 
ušt32_t
 
DEVTYPE
;

993 } 
	tTPI_Ty³
;

996 
	#TPI_ACPR_PRESCALER_Pos
 0U

	)

997 
	#TPI_ACPR_PRESCALER_Msk
 (0x1FFFUL )

	)

1000 
	#TPI_SPPR_TXMODE_Pos
 0U

	)

1001 
	#TPI_SPPR_TXMODE_Msk
 (0x3UL )

	)

1004 
	#TPI_FFSR_FtNÚStÝ_Pos
 3U

	)

1005 
	#TPI_FFSR_FtNÚStÝ_Msk
 (0x1UL << 
TPI_FFSR_FtNÚStÝ_Pos
è

	)

1007 
	#TPI_FFSR_TCP»£Á_Pos
 2U

	)

1008 
	#TPI_FFSR_TCP»£Á_Msk
 (0x1UL << 
TPI_FFSR_TCP»£Á_Pos
è

	)

1010 
	#TPI_FFSR_FtStÝ³d_Pos
 1U

	)

1011 
	#TPI_FFSR_FtStÝ³d_Msk
 (0x1UL << 
TPI_FFSR_FtStÝ³d_Pos
è

	)

1013 
	#TPI_FFSR_FlInProg_Pos
 0U

	)

1014 
	#TPI_FFSR_FlInProg_Msk
 (0x1UL )

	)

1017 
	#TPI_FFCR_TrigIn_Pos
 8U

	)

1018 
	#TPI_FFCR_TrigIn_Msk
 (0x1UL << 
TPI_FFCR_TrigIn_Pos
è

	)

1020 
	#TPI_FFCR_EnFCÚt_Pos
 1U

	)

1021 
	#TPI_FFCR_EnFCÚt_Msk
 (0x1UL << 
TPI_FFCR_EnFCÚt_Pos
è

	)

1024 
	#TPI_TRIGGER_TRIGGER_Pos
 0U

	)

1025 
	#TPI_TRIGGER_TRIGGER_Msk
 (0x1UL )

	)

1028 
	#TPI_FIFO0_ITM_ATVALID_Pos
 29U

	)

1029 
	#TPI_FIFO0_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ITM_ATVALID_Pos
è

	)

1031 
	#TPI_FIFO0_ITM_by‹couÁ_Pos
 27U

	)

1032 
	#TPI_FIFO0_ITM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO0_ITM_by‹couÁ_Pos
è

	)

1034 
	#TPI_FIFO0_ETM_ATVALID_Pos
 26U

	)

1035 
	#TPI_FIFO0_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ETM_ATVALID_Pos
è

	)

1037 
	#TPI_FIFO0_ETM_by‹couÁ_Pos
 24U

	)

1038 
	#TPI_FIFO0_ETM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO0_ETM_by‹couÁ_Pos
è

	)

1040 
	#TPI_FIFO0_ETM2_Pos
 16U

	)

1041 
	#TPI_FIFO0_ETM2_Msk
 (0xFFUL << 
TPI_FIFO0_ETM2_Pos
è

	)

1043 
	#TPI_FIFO0_ETM1_Pos
 8U

	)

1044 
	#TPI_FIFO0_ETM1_Msk
 (0xFFUL << 
TPI_FIFO0_ETM1_Pos
è

	)

1046 
	#TPI_FIFO0_ETM0_Pos
 0U

	)

1047 
	#TPI_FIFO0_ETM0_Msk
 (0xFFUL )

	)

1050 
	#TPI_ITATBCTR2_ATREADY_Pos
 0U

	)

1051 
	#TPI_ITATBCTR2_ATREADY_Msk
 (0x1UL )

	)

1054 
	#TPI_FIFO1_ITM_ATVALID_Pos
 29U

	)

1055 
	#TPI_FIFO1_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ITM_ATVALID_Pos
è

	)

1057 
	#TPI_FIFO1_ITM_by‹couÁ_Pos
 27U

	)

1058 
	#TPI_FIFO1_ITM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO1_ITM_by‹couÁ_Pos
è

	)

1060 
	#TPI_FIFO1_ETM_ATVALID_Pos
 26U

	)

1061 
	#TPI_FIFO1_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ETM_ATVALID_Pos
è

	)

1063 
	#TPI_FIFO1_ETM_by‹couÁ_Pos
 24U

	)

1064 
	#TPI_FIFO1_ETM_by‹couÁ_Msk
 (0x3UL << 
TPI_FIFO1_ETM_by‹couÁ_Pos
è

	)

1066 
	#TPI_FIFO1_ITM2_Pos
 16U

	)

1067 
	#TPI_FIFO1_ITM2_Msk
 (0xFFUL << 
TPI_FIFO1_ITM2_Pos
è

	)

1069 
	#TPI_FIFO1_ITM1_Pos
 8U

	)

1070 
	#TPI_FIFO1_ITM1_Msk
 (0xFFUL << 
TPI_FIFO1_ITM1_Pos
è

	)

1072 
	#TPI_FIFO1_ITM0_Pos
 0U

	)

1073 
	#TPI_FIFO1_ITM0_Msk
 (0xFFUL )

	)

1076 
	#TPI_ITATBCTR0_ATREADY_Pos
 0U

	)

1077 
	#TPI_ITATBCTR0_ATREADY_Msk
 (0x1UL )

	)

1080 
	#TPI_ITCTRL_Mode_Pos
 0U

	)

1081 
	#TPI_ITCTRL_Mode_Msk
 (0x1UL )

	)

1084 
	#TPI_DEVID_NRZVALID_Pos
 11U

	)

1085 
	#TPI_DEVID_NRZVALID_Msk
 (0x1UL << 
TPI_DEVID_NRZVALID_Pos
è

	)

1087 
	#TPI_DEVID_MANCVALID_Pos
 10U

	)

1088 
	#TPI_DEVID_MANCVALID_Msk
 (0x1UL << 
TPI_DEVID_MANCVALID_Pos
è

	)

1090 
	#TPI_DEVID_PTINVALID_Pos
 9U

	)

1091 
	#TPI_DEVID_PTINVALID_Msk
 (0x1UL << 
TPI_DEVID_PTINVALID_Pos
è

	)

1093 
	#TPI_DEVID_MšBufSz_Pos
 6U

	)

1094 
	#TPI_DEVID_MšBufSz_Msk
 (0x7UL << 
TPI_DEVID_MšBufSz_Pos
è

	)

1096 
	#TPI_DEVID_AsynClkIn_Pos
 5U

	)

1097 
	#TPI_DEVID_AsynClkIn_Msk
 (0x1UL << 
TPI_DEVID_AsynClkIn_Pos
è

	)

1099 
	#TPI_DEVID_NrT¿ûIÅut_Pos
 0U

	)

1100 
	#TPI_DEVID_NrT¿ûIÅut_Msk
 (0x1FUL )

	)

1103 
	#TPI_DEVTYPE_MajÜTy³_Pos
 4U

	)

1104 
	#TPI_DEVTYPE_MajÜTy³_Msk
 (0xFUL << 
TPI_DEVTYPE_MajÜTy³_Pos
è

	)

1106 
	#TPI_DEVTYPE_SubTy³_Pos
 0U

	)

1107 
	#TPI_DEVTYPE_SubTy³_Msk
 (0xFUL )

	)

1112 #ià(
__MPU_PRESENT
 == 1U)

1125 
__IM
 
ušt32_t
 
TYPE
;

1126 
__IOM
 
ušt32_t
 
CTRL
;

1127 
__IOM
 
ušt32_t
 
RNR
;

1128 
__IOM
 
ušt32_t
 
RBAR
;

1129 
__IOM
 
ušt32_t
 
RASR
;

1130 
__IOM
 
ušt32_t
 
RBAR_A1
;

1131 
__IOM
 
ušt32_t
 
RASR_A1
;

1132 
__IOM
 
ušt32_t
 
RBAR_A2
;

1133 
__IOM
 
ušt32_t
 
RASR_A2
;

1134 
__IOM
 
ušt32_t
 
RBAR_A3
;

1135 
__IOM
 
ušt32_t
 
RASR_A3
;

1136 } 
	tMPU_Ty³
;

1139 
	#MPU_TYPE_IREGION_Pos
 16U

	)

1140 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos
è

	)

1142 
	#MPU_TYPE_DREGION_Pos
 8U

	)

1143 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos
è

	)

1145 
	#MPU_TYPE_SEPARATE_Pos
 0U

	)

1146 
	#MPU_TYPE_SEPARATE_Msk
 (1UL )

	)

1149 
	#MPU_CTRL_PRIVDEFENA_Pos
 2U

	)

1150 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos
è

	)

1152 
	#MPU_CTRL_HFNMIENA_Pos
 1U

	)

1153 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos
è

	)

1155 
	#MPU_CTRL_ENABLE_Pos
 0U

	)

1156 
	#MPU_CTRL_ENABLE_Msk
 (1UL )

	)

1159 
	#MPU_RNR_REGION_Pos
 0U

	)

1160 
	#MPU_RNR_REGION_Msk
 (0xFFUL )

	)

1163 
	#MPU_RBAR_ADDR_Pos
 5U

	)

1164 
	#MPU_RBAR_ADDR_Msk
 (0x7FFFFFFUL << 
MPU_RBAR_ADDR_Pos
è

	)

1166 
	#MPU_RBAR_VALID_Pos
 4U

	)

1167 
	#MPU_RBAR_VALID_Msk
 (1UL << 
MPU_RBAR_VALID_Pos
è

	)

1169 
	#MPU_RBAR_REGION_Pos
 0U

	)

1170 
	#MPU_RBAR_REGION_Msk
 (0xFUL )

	)

1173 
	#MPU_RASR_ATTRS_Pos
 16U

	)

1174 
	#MPU_RASR_ATTRS_Msk
 (0xFFFFUL << 
MPU_RASR_ATTRS_Pos
è

	)

1176 
	#MPU_RASR_XN_Pos
 28U

	)

1177 
	#MPU_RASR_XN_Msk
 (1UL << 
MPU_RASR_XN_Pos
è

	)

1179 
	#MPU_RASR_AP_Pos
 24U

	)

1180 
	#MPU_RASR_AP_Msk
 (0x7UL << 
MPU_RASR_AP_Pos
è

	)

1182 
	#MPU_RASR_TEX_Pos
 19U

	)

1183 
	#MPU_RASR_TEX_Msk
 (0x7UL << 
MPU_RASR_TEX_Pos
è

	)

1185 
	#MPU_RASR_S_Pos
 18U

	)

1186 
	#MPU_RASR_S_Msk
 (1UL << 
MPU_RASR_S_Pos
è

	)

1188 
	#MPU_RASR_C_Pos
 17U

	)

1189 
	#MPU_RASR_C_Msk
 (1UL << 
MPU_RASR_C_Pos
è

	)

1191 
	#MPU_RASR_B_Pos
 16U

	)

1192 
	#MPU_RASR_B_Msk
 (1UL << 
MPU_RASR_B_Pos
è

	)

1194 
	#MPU_RASR_SRD_Pos
 8U

	)

1195 
	#MPU_RASR_SRD_Msk
 (0xFFUL << 
MPU_RASR_SRD_Pos
è

	)

1197 
	#MPU_RASR_SIZE_Pos
 1U

	)

1198 
	#MPU_RASR_SIZE_Msk
 (0x1FUL << 
MPU_RASR_SIZE_Pos
è

	)

1200 
	#MPU_RASR_ENABLE_Pos
 0U

	)

1201 
	#MPU_RASR_ENABLE_Msk
 (1UL )

	)

1219 
__IOM
 
ušt32_t
 
DHCSR
;

1220 
__OM
 
ušt32_t
 
DCRSR
;

1221 
__IOM
 
ušt32_t
 
DCRDR
;

1222 
__IOM
 
ušt32_t
 
DEMCR
;

1223 } 
	tCÜeDebug_Ty³
;

1226 
	#CÜeDebug_DHCSR_DBGKEY_Pos
 16U

	)

1227 
	#CÜeDebug_DHCSR_DBGKEY_Msk
 (0xFFFFUL << 
CÜeDebug_DHCSR_DBGKEY_Pos
è

	)

1229 
	#CÜeDebug_DHCSR_S_RESET_ST_Pos
 25U

	)

1230 
	#CÜeDebug_DHCSR_S_RESET_ST_Msk
 (1UL << 
CÜeDebug_DHCSR_S_RESET_ST_Pos
è

	)

1232 
	#CÜeDebug_DHCSR_S_RETIRE_ST_Pos
 24U

	)

1233 
	#CÜeDebug_DHCSR_S_RETIRE_ST_Msk
 (1UL << 
CÜeDebug_DHCSR_S_RETIRE_ST_Pos
è

	)

1235 
	#CÜeDebug_DHCSR_S_LOCKUP_Pos
 19U

	)

1236 
	#CÜeDebug_DHCSR_S_LOCKUP_Msk
 (1UL << 
CÜeDebug_DHCSR_S_LOCKUP_Pos
è

	)

1238 
	#CÜeDebug_DHCSR_S_SLEEP_Pos
 18U

	)

1239 
	#CÜeDebug_DHCSR_S_SLEEP_Msk
 (1UL << 
CÜeDebug_DHCSR_S_SLEEP_Pos
è

	)

1241 
	#CÜeDebug_DHCSR_S_HALT_Pos
 17U

	)

1242 
	#CÜeDebug_DHCSR_S_HALT_Msk
 (1UL << 
CÜeDebug_DHCSR_S_HALT_Pos
è

	)

1244 
	#CÜeDebug_DHCSR_S_REGRDY_Pos
 16U

	)

1245 
	#CÜeDebug_DHCSR_S_REGRDY_Msk
 (1UL << 
CÜeDebug_DHCSR_S_REGRDY_Pos
è

	)

1247 
	#CÜeDebug_DHCSR_C_SNAPSTALL_Pos
 5U

	)

1248 
	#CÜeDebug_DHCSR_C_SNAPSTALL_Msk
 (1UL << 
CÜeDebug_DHCSR_C_SNAPSTALL_Pos
è

	)

1250 
	#CÜeDebug_DHCSR_C_MASKINTS_Pos
 3U

	)

1251 
	#CÜeDebug_DHCSR_C_MASKINTS_Msk
 (1UL << 
CÜeDebug_DHCSR_C_MASKINTS_Pos
è

	)

1253 
	#CÜeDebug_DHCSR_C_STEP_Pos
 2U

	)

1254 
	#CÜeDebug_DHCSR_C_STEP_Msk
 (1UL << 
CÜeDebug_DHCSR_C_STEP_Pos
è

	)

1256 
	#CÜeDebug_DHCSR_C_HALT_Pos
 1U

	)

1257 
	#CÜeDebug_DHCSR_C_HALT_Msk
 (1UL << 
CÜeDebug_DHCSR_C_HALT_Pos
è

	)

1259 
	#CÜeDebug_DHCSR_C_DEBUGEN_Pos
 0U

	)

1260 
	#CÜeDebug_DHCSR_C_DEBUGEN_Msk
 (1UL )

	)

1263 
	#CÜeDebug_DCRSR_REGWnR_Pos
 16U

	)

1264 
	#CÜeDebug_DCRSR_REGWnR_Msk
 (1UL << 
CÜeDebug_DCRSR_REGWnR_Pos
è

	)

1266 
	#CÜeDebug_DCRSR_REGSEL_Pos
 0U

	)

1267 
	#CÜeDebug_DCRSR_REGSEL_Msk
 (0x1FUL )

	)

1270 
	#CÜeDebug_DEMCR_TRCENA_Pos
 24U

	)

1271 
	#CÜeDebug_DEMCR_TRCENA_Msk
 (1UL << 
CÜeDebug_DEMCR_TRCENA_Pos
è

	)

1273 
	#CÜeDebug_DEMCR_MON_REQ_Pos
 19U

	)

1274 
	#CÜeDebug_DEMCR_MON_REQ_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_REQ_Pos
è

	)

1276 
	#CÜeDebug_DEMCR_MON_STEP_Pos
 18U

	)

1277 
	#CÜeDebug_DEMCR_MON_STEP_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_STEP_Pos
è

	)

1279 
	#CÜeDebug_DEMCR_MON_PEND_Pos
 17U

	)

1280 
	#CÜeDebug_DEMCR_MON_PEND_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_PEND_Pos
è

	)

1282 
	#CÜeDebug_DEMCR_MON_EN_Pos
 16U

	)

1283 
	#CÜeDebug_DEMCR_MON_EN_Msk
 (1UL << 
CÜeDebug_DEMCR_MON_EN_Pos
è

	)

1285 
	#CÜeDebug_DEMCR_VC_HARDERR_Pos
 10U

	)

1286 
	#CÜeDebug_DEMCR_VC_HARDERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_HARDERR_Pos
è

	)

1288 
	#CÜeDebug_DEMCR_VC_INTERR_Pos
 9U

	)

1289 
	#CÜeDebug_DEMCR_VC_INTERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_INTERR_Pos
è

	)

1291 
	#CÜeDebug_DEMCR_VC_BUSERR_Pos
 8U

	)

1292 
	#CÜeDebug_DEMCR_VC_BUSERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_BUSERR_Pos
è

	)

1294 
	#CÜeDebug_DEMCR_VC_STATERR_Pos
 7U

	)

1295 
	#CÜeDebug_DEMCR_VC_STATERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_STATERR_Pos
è

	)

1297 
	#CÜeDebug_DEMCR_VC_CHKERR_Pos
 6U

	)

1298 
	#CÜeDebug_DEMCR_VC_CHKERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_CHKERR_Pos
è

	)

1300 
	#CÜeDebug_DEMCR_VC_NOCPERR_Pos
 5U

	)

1301 
	#CÜeDebug_DEMCR_VC_NOCPERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_NOCPERR_Pos
è

	)

1303 
	#CÜeDebug_DEMCR_VC_MMERR_Pos
 4U

	)

1304 
	#CÜeDebug_DEMCR_VC_MMERR_Msk
 (1UL << 
CÜeDebug_DEMCR_VC_MMERR_Pos
è

	)

1306 
	#CÜeDebug_DEMCR_VC_CORERESET_Pos
 0U

	)

1307 
	#CÜeDebug_DEMCR_VC_CORERESET_Msk
 (1UL )

	)

1325 
	#_VAL2FLD
(
f›ld
, 
v®ue
è((v®u<< f›ld ## 
_Pos
è& f›ld ## 
_Msk
)

	)

1333 
	#_FLD2VAL
(
f›ld
, 
v®ue
è((v®u& f›ld ## 
_Msk
è>> f›ld ## 
_Pos
)

	)

1346 
	#SCS_BASE
 (0xE000E000ULè

	)

1347 
	#ITM_BASE
 (0xE0000000ULè

	)

1348 
	#DWT_BASE
 (0xE0001000ULè

	)

1349 
	#TPI_BASE
 (0xE0040000ULè

	)

1350 
	#CÜeDebug_BASE
 (0xE000EDF0ULè

	)

1351 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010ULè

	)

1352 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100ULè

	)

1353 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00ULè

	)

1355 
	#SCnSCB
 ((
SCnSCB_Ty³
 *è
SCS_BASE
 )

	)

1356 
	#SCB
 ((
SCB_Ty³
 *è
SCB_BASE
 )

	)

1357 
	#SysTick
 ((
SysTick_Ty³
 *è
SysTick_BASE
 )

	)

1358 
	#NVIC
 ((
NVIC_Ty³
 *è
NVIC_BASE
 )

	)

1359 
	#ITM
 ((
ITM_Ty³
 *è
ITM_BASE
 )

	)

1360 
	#DWT
 ((
DWT_Ty³
 *è
DWT_BASE
 )

	)

1361 
	#TPI
 ((
TPI_Ty³
 *è
TPI_BASE
 )

	)

1362 
	#CÜeDebug
 ((
CÜeDebug_Ty³
 *è
CÜeDebug_BASE
è

	)

1364 #ià(
__MPU_PRESENT
 == 1U)

1365 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90ULè

	)

1366 
	#MPU
 ((
MPU_Ty³
 *è
MPU_BASE
 )

	)

1404 
__STATIC_INLINE
 
NVIC_S‘PriÜ™yGroupšg
(
ušt32_t
 
PriÜ™yGroup
)

1406 
ušt32_t
 
»g_v®ue
;

1407 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1409 
»g_v®ue
 = 
SCB
->
AIRCR
;

1410 
»g_v®ue
 &ð~((
ušt32_t
)(
SCB_AIRCR_VECTKEY_Msk
 | 
SCB_AIRCR_PRIGROUP_Msk
));

1411 
»g_v®ue
 = (reg_value |

1412 ((
ušt32_t
)0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

1413 (
PriÜ™yGroupTmp
 << 8U) );

1414 
SCB
->
AIRCR
 = 
»g_v®ue
;

1423 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘PriÜ™yGroupšg
()

1425  ((
ušt32_t
)((
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
è>> 
SCB_AIRCR_PRIGROUP_Pos
));

1434 
__STATIC_INLINE
 
NVIC_EÇbËIRQ
(
IRQn_Ty³
 
IRQn
)

1436 
NVIC
->
ISER
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1445 
__STATIC_INLINE
 
NVIC_Di§bËIRQ
(
IRQn_Ty³
 
IRQn
)

1447 
NVIC
->
ICER
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1458 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1460 ((
ušt32_t
)(((
NVIC
->
ISPR
[(((ušt32_t)(
št32_t
)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1469 
__STATIC_INLINE
 
NVIC_S‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1471 
NVIC
->
ISPR
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1480 
__STATIC_INLINE
 
NVIC_CË¬P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1482 
NVIC
->
ICPR
[(((
ušt32_t
)(
št32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1493 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘Aùive
(
IRQn_Ty³
 
IRQn
)

1495 ((
ušt32_t
)(((
NVIC
->
IABR
[(((ušt32_t)(
št32_t
)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1506 
__STATIC_INLINE
 
NVIC_S‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
´iÜ™y
)

1508 ià((
št32_t
)(
IRQn
) < 0)

1510 
SCB
->
SHP
[(((
ušt32_t
)(
št32_t
)
IRQn
è& 0xFUL)-4UL] = (
ušt8_t
)((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)) & (uint32_t)0xFFUL);

1514 
NVIC
->
IP
[((
ušt32_t
)(
št32_t
)
IRQn
)] = (
ušt8_t
)((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)) & (uint32_t)0xFFUL);

1528 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘PriÜ™y
(
IRQn_Ty³
 
IRQn
)

1531 ià((
št32_t
)(
IRQn
) < 0)

1533 (((
ušt32_t
)
SCB
->
SHP
[(((ušt32_t)(
št32_t
)
IRQn
è& 0xFUL)-4UL] >> (8U - 
__NVIC_PRIO_BITS
)));

1537 (((
ušt32_t
)
NVIC
->
IP
[((ušt32_t)(
št32_t
)
IRQn
)] >> (8U - 
__NVIC_PRIO_BITS
)));

1553 
__STATIC_INLINE
 
ušt32_t
 
NVIC_EncodePriÜ™y
 (ušt32_ˆ
PriÜ™yGroup
, ušt32_ˆ
P»em±PriÜ™y
, ušt32_ˆ
SubPriÜ™y
)

1555 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1556 
ušt32_t
 
P»em±PriÜ™yB™s
;

1557 
ušt32_t
 
SubPriÜ™yB™s
;

1559 
P»em±PriÜ™yB™s
 = ((7UL - 
PriÜ™yGroupTmp
è> (
ušt32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

1560 
SubPriÜ™yB™s
 = ((
PriÜ™yGroupTmp
 + (
ušt32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

1563 ((
P»em±PriÜ™y
 & (
ušt32_t
)((1UL << (
P»em±PriÜ™yB™s
)è- 1UL)è<< 
SubPriÜ™yB™s
) |

1564 ((
SubPriÜ™y
 & (
ušt32_t
)((1UL << (
SubPriÜ™yB™s
 )) - 1UL)))

1580 
__STATIC_INLINE
 
NVIC_DecodePriÜ™y
 (
ušt32_t
 
PriÜ™y
, ušt32_ˆ
PriÜ™yGroup
, ušt32_t* cÚ¡ 
pP»em±PriÜ™y
, ušt32_t* cÚ¡ 
pSubPriÜ™y
)

1582 
ušt32_t
 
PriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & (uint32_t)0x07UL);

1583 
ušt32_t
 
P»em±PriÜ™yB™s
;

1584 
ušt32_t
 
SubPriÜ™yB™s
;

1586 
P»em±PriÜ™yB™s
 = ((7UL - 
PriÜ™yGroupTmp
è> (
ušt32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

1587 
SubPriÜ™yB™s
 = ((
PriÜ™yGroupTmp
 + (
ušt32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

1589 *
pP»em±PriÜ™y
 = (
PriÜ™y
 >> 
SubPriÜ™yB™s
è& (
ušt32_t
)((1UL << (
P»em±PriÜ™yB™s
)) - 1UL);

1590 *
pSubPriÜ™y
 = (
PriÜ™y
 ) & (
ušt32_t
)((1UL << (
SubPriÜ™yB™s
 )) - 1UL);

1598 
__STATIC_INLINE
 
NVIC_Sy¡emRe£t
()

1600 
__DSB
();

1602 
SCB
->
AIRCR
 = (
ušt32_t
)((0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

1603 (
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
) |

1604 
SCB_AIRCR_SYSRESETREQ_Msk
 );

1605 
__DSB
();

1609 
__NOP
();

1625 #ià(
__V’dÜ_SysTickCÚfig
 == 0U)

1638 
__STATIC_INLINE
 
ušt32_t
 
SysTick_CÚfig
(ušt32_ˆ
ticks
)

1640 ià((
ticks
 - 1ULè> 
SysTick_LOAD_RELOAD_Msk
)

1645 
SysTick
->
LOAD
 = (
ušt32_t
)(
ticks
 - 1UL);

1646 
NVIC_S‘PriÜ™y
 (
SysTick_IRQn
, (1UL << 
__NVIC_PRIO_BITS
) - 1UL);

1647 
SysTick
->
VAL
 = 0UL;

1648 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

1649 
SysTick_CTRL_TICKINT_Msk
 |

1650 
SysTick_CTRL_ENABLE_Msk
;

1668 vÞ©ž
št32_t
 
ITM_RxBufãr
;

1669 
	#ITM_RXBUFFER_EMPTY
 0x5AA55AA5U

	)

1680 
__STATIC_INLINE
 
ušt32_t
 
ITM_S’dCh¬
 (ušt32_ˆ
ch
)

1682 ià(((
	gITM
->
	gTCR
 & 
	gITM_TCR_ITMENA_Msk
) != 0UL) &&

1683 ((
ITM
->
TER
 & 1UL ) != 0UL) )

1685 
ITM
->
PORT
[0U].
u32
 == 0UL)

1687 
__NOP
();

1689 
	gITM
->
	gPORT
[0U].
	gu8
 = (
ušt8_t
)
ch
;

1691  (
	gch
);

1701 
__STATIC_INLINE
 
št32_t
 
ITM_ReûiveCh¬
 ()

1703 
št32_t
 
	gch
 = -1;

1705 ià(
	gITM_RxBufãr
 !ð
ITM_RXBUFFER_EMPTY
)

1707 
ch
 = 
ITM_RxBufãr
;

1708 
	gITM_RxBufãr
 = 
ITM_RXBUFFER_EMPTY
;

1711  (
	gch
);

1721 
__STATIC_INLINE
 
št32_t
 
ITM_CheckCh¬
 ()

1724 ià(
	gITM_RxBufãr
 =ð
ITM_RXBUFFER_EMPTY
)

1739 #ifdeà
__ýlu¥lus


	@i2c_oled/Drivers/STM32F0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h

40 #iâdeà
__STM32_HAL_LEGACY


41 
	#__STM32_HAL_LEGACY


	)

43 #ifdeà
__ýlu¥lus


54 
	#AES_FLAG_RDERR
 
CRYP_FLAG_RDERR


	)

55 
	#AES_FLAG_WRERR
 
CRYP_FLAG_WRERR


	)

56 
	#AES_CLEARFLAG_CCF
 
CRYP_CLEARFLAG_CCF


	)

57 
	#AES_CLEARFLAG_RDERR
 
CRYP_CLEARFLAG_RDERR


	)

58 
	#AES_CLEARFLAG_WRERR
 
CRYP_CLEARFLAG_WRERR


	)

67 
	#ADC_RESOLUTION12b
 
ADC_RESOLUTION_12B


	)

68 
	#ADC_RESOLUTION10b
 
ADC_RESOLUTION_10B


	)

69 
	#ADC_RESOLUTION8b
 
ADC_RESOLUTION_8B


	)

70 
	#ADC_RESOLUTION6b
 
ADC_RESOLUTION_6B


	)

71 
	#OVR_DATA_OVERWRITTEN
 
ADC_OVR_DATA_OVERWRITTEN


	)

72 
	#OVR_DATA_PRESERVED
 
ADC_OVR_DATA_PRESERVED


	)

73 
	#EOC_SINGLE_CONV
 
ADC_EOC_SINGLE_CONV


	)

74 
	#EOC_SEQ_CONV
 
ADC_EOC_SEQ_CONV


	)

75 
	#EOC_SINGLE_SEQ_CONV
 
ADC_EOC_SINGLE_SEQ_CONV


	)

76 
	#REGULAR_GROUP
 
ADC_REGULAR_GROUP


	)

77 
	#INJECTED_GROUP
 
ADC_INJECTED_GROUP


	)

78 
	#REGULAR_INJECTED_GROUP
 
ADC_REGULAR_INJECTED_GROUP


	)

79 
	#AWD_EVENT
 
ADC_AWD_EVENT


	)

80 
	#AWD1_EVENT
 
ADC_AWD1_EVENT


	)

81 
	#AWD2_EVENT
 
ADC_AWD2_EVENT


	)

82 
	#AWD3_EVENT
 
ADC_AWD3_EVENT


	)

83 
	#OVR_EVENT
 
ADC_OVR_EVENT


	)

84 
	#JQOVF_EVENT
 
ADC_JQOVF_EVENT


	)

85 
	#ALL_CHANNELS
 
ADC_ALL_CHANNELS


	)

86 
	#REGULAR_CHANNELS
 
ADC_REGULAR_CHANNELS


	)

87 
	#INJECTED_CHANNELS
 
ADC_INJECTED_CHANNELS


	)

88 
	#SYSCFG_FLAG_SENSOR_ADC
 
ADC_FLAG_SENSOR


	)

89 
	#SYSCFG_FLAG_VREF_ADC
 
ADC_FLAG_VREFINT


	)

90 
	#ADC_CLOCKPRESCALER_PCLK_DIV1
 
ADC_CLOCK_SYNC_PCLK_DIV1


	)

91 
	#ADC_CLOCKPRESCALER_PCLK_DIV2
 
ADC_CLOCK_SYNC_PCLK_DIV2


	)

92 
	#ADC_CLOCKPRESCALER_PCLK_DIV4
 
ADC_CLOCK_SYNC_PCLK_DIV4


	)

93 
	#ADC_CLOCKPRESCALER_PCLK_DIV6
 
ADC_CLOCK_SYNC_PCLK_DIV6


	)

94 
	#ADC_CLOCKPRESCALER_PCLK_DIV8
 
ADC_CLOCK_SYNC_PCLK_DIV8


	)

95 
	#ADC_EXTERNALTRIG0_T6_TRGO
 
ADC_EXTERNALTRIGCONV_T6_TRGO


	)

96 
	#ADC_EXTERNALTRIG1_T21_CC2
 
ADC_EXTERNALTRIGCONV_T21_CC2


	)

97 
	#ADC_EXTERNALTRIG2_T2_TRGO
 
ADC_EXTERNALTRIGCONV_T2_TRGO


	)

98 
	#ADC_EXTERNALTRIG3_T2_CC4
 
ADC_EXTERNALTRIGCONV_T2_CC4


	)

99 
	#ADC_EXTERNALTRIG4_T22_TRGO
 
ADC_EXTERNALTRIGCONV_T22_TRGO


	)

100 
	#ADC_EXTERNALTRIG7_EXT_IT11
 
ADC_EXTERNALTRIGCONV_EXT_IT11


	)

101 
	#ADC_CLOCK_ASYNC
 
ADC_CLOCK_ASYNC_DIV1


	)

102 
	#ADC_EXTERNALTRIG_EDGE_NONE
 
ADC_EXTERNALTRIGCONVEDGE_NONE


	)

103 
	#ADC_EXTERNALTRIG_EDGE_RISING
 
ADC_EXTERNALTRIGCONVEDGE_RISING


	)

104 
	#ADC_EXTERNALTRIG_EDGE_FALLING
 
ADC_EXTERNALTRIGCONVEDGE_FALLING


	)

105 
	#ADC_EXTERNALTRIG_EDGE_RISINGFALLING
 
ADC_EXTERNALTRIGCONVEDGE_RISINGFALLING


	)

106 
	#ADC_SAMPLETIME_2CYCLE_5
 
ADC_SAMPLETIME_2CYCLES_5


	)

108 
	#HAL_ADC_STATE_BUSY_REG
 
HAL_ADC_STATE_REG_BUSY


	)

109 
	#HAL_ADC_STATE_BUSY_INJ
 
HAL_ADC_STATE_INJ_BUSY


	)

110 
	#HAL_ADC_STATE_EOC_REG
 
HAL_ADC_STATE_REG_EOC


	)

111 
	#HAL_ADC_STATE_EOC_INJ
 
HAL_ADC_STATE_INJ_EOC


	)

112 
	#HAL_ADC_STATE_ERROR
 
HAL_ADC_STATE_ERROR_INTERNAL


	)

113 
	#HAL_ADC_STATE_BUSY
 
HAL_ADC_STATE_BUSY_INTERNAL


	)

114 
	#HAL_ADC_STATE_AWD
 
HAL_ADC_STATE_AWD1


	)

123 
	#__HAL_CEC_GET_IT
 
__HAL_CEC_GET_FLAG


	)

132 
	#COMP_WINDOWMODE_DISABLED
 
COMP_WINDOWMODE_DISABLE


	)

133 
	#COMP_WINDOWMODE_ENABLED
 
COMP_WINDOWMODE_ENABLE


	)

134 
	#COMP_EXTI_LINE_COMP1_EVENT
 
COMP_EXTI_LINE_COMP1


	)

135 
	#COMP_EXTI_LINE_COMP2_EVENT
 
COMP_EXTI_LINE_COMP2


	)

136 
	#COMP_EXTI_LINE_COMP3_EVENT
 
COMP_EXTI_LINE_COMP3


	)

137 
	#COMP_EXTI_LINE_COMP4_EVENT
 
COMP_EXTI_LINE_COMP4


	)

138 
	#COMP_EXTI_LINE_COMP5_EVENT
 
COMP_EXTI_LINE_COMP5


	)

139 
	#COMP_EXTI_LINE_COMP6_EVENT
 
COMP_EXTI_LINE_COMP6


	)

140 
	#COMP_EXTI_LINE_COMP7_EVENT
 
COMP_EXTI_LINE_COMP7


	)

141 #ià
defšed
(
STM32L0
)

142 
	#COMP_LPTIMCONNECTION_ENABLED
 ((
ušt32_t
)0x00000003Uè

	)

144 
	#COMP_OUTPUT_COMP6TIM2OCREFCLR
 
COMP_OUTPUT_COMP6_TIM2OCREFCLR


	)

145 #ià
defšed
(
STM32F373xC
è|| defšed(
STM32F378xx
)

146 
	#COMP_OUTPUT_TIM3IC1
 
COMP_OUTPUT_COMP1_TIM3IC1


	)

147 
	#COMP_OUTPUT_TIM3OCREFCLR
 
COMP_OUTPUT_COMP1_TIM3OCREFCLR


	)

150 #ià
defšed
(
STM32L0
è|| defšed(
STM32L4
)

151 
	#COMP_WINDOWMODE_ENABLE
 
COMP_WINDOWMODE_COMP1_INPUT_PLUS_COMMON


	)

153 
	#COMP_NONINVERTINGINPUT_IO1
 
COMP_INPUT_PLUS_IO1


	)

154 
	#COMP_NONINVERTINGINPUT_IO2
 
COMP_INPUT_PLUS_IO2


	)

155 
	#COMP_NONINVERTINGINPUT_IO3
 
COMP_INPUT_PLUS_IO3


	)

156 
	#COMP_NONINVERTINGINPUT_IO4
 
COMP_INPUT_PLUS_IO4


	)

157 
	#COMP_NONINVERTINGINPUT_IO5
 
COMP_INPUT_PLUS_IO5


	)

158 
	#COMP_NONINVERTINGINPUT_IO6
 
COMP_INPUT_PLUS_IO6


	)

160 
	#COMP_INVERTINGINPUT_1_4VREFINT
 
COMP_INPUT_MINUS_1_4VREFINT


	)

161 
	#COMP_INVERTINGINPUT_1_2VREFINT
 
COMP_INPUT_MINUS_1_2VREFINT


	)

162 
	#COMP_INVERTINGINPUT_3_4VREFINT
 
COMP_INPUT_MINUS_3_4VREFINT


	)

163 
	#COMP_INVERTINGINPUT_VREFINT
 
COMP_INPUT_MINUS_VREFINT


	)

164 
	#COMP_INVERTINGINPUT_DAC1_CH1
 
COMP_INPUT_MINUS_DAC1_CH1


	)

165 
	#COMP_INVERTINGINPUT_DAC1_CH2
 
COMP_INPUT_MINUS_DAC1_CH2


	)

166 
	#COMP_INVERTINGINPUT_DAC1
 
COMP_INPUT_MINUS_DAC1_CH1


	)

167 
	#COMP_INVERTINGINPUT_DAC2
 
COMP_INPUT_MINUS_DAC1_CH2


	)

168 
	#COMP_INVERTINGINPUT_IO1
 
COMP_INPUT_MINUS_IO1


	)

169 #ià
defšed
(
STM32L0
)

173 
	#COMP_INVERTINGINPUT_IO2
 
COMP_INPUT_MINUS_DAC1_CH2


	)

174 
	#COMP_INVERTINGINPUT_IO3
 
COMP_INPUT_MINUS_IO2


	)

176 
	#COMP_INVERTINGINPUT_IO2
 
COMP_INPUT_MINUS_IO2


	)

177 
	#COMP_INVERTINGINPUT_IO3
 
COMP_INPUT_MINUS_IO3


	)

179 
	#COMP_INVERTINGINPUT_IO4
 
COMP_INPUT_MINUS_IO4


	)

180 
	#COMP_INVERTINGINPUT_IO5
 
COMP_INPUT_MINUS_IO5


	)

182 
	#COMP_OUTPUTLEVEL_LOW
 
COMP_OUTPUT_LEVEL_LOW


	)

183 
	#COMP_OUTPUTLEVEL_HIGH
 
COMP_OUTPUT_LEVEL_HIGH


	)

187 #ià
defšed
(
COMP_CSR_LOCK
)

188 
	#COMP_FLAG_LOCK
 
COMP_CSR_LOCK


	)

189 #–ià
defšed
(
COMP_CSR_COMP1LOCK
)

190 
	#COMP_FLAG_LOCK
 
COMP_CSR_COMP1LOCK


	)

191 #–ià
defšed
(
COMP_CSR_COMPxLOCK
)

192 
	#COMP_FLAG_LOCK
 
COMP_CSR_COMPxLOCK


	)

195 #ià
defšed
(
STM32L4
)

196 
	#COMP_BLANKINGSRCE_TIM1OC5
 
COMP_BLANKINGSRC_TIM1_OC5_COMP1


	)

197 
	#COMP_BLANKINGSRCE_TIM2OC3
 
COMP_BLANKINGSRC_TIM2_OC3_COMP1


	)

198 
	#COMP_BLANKINGSRCE_TIM3OC3
 
COMP_BLANKINGSRC_TIM3_OC3_COMP1


	)

199 
	#COMP_BLANKINGSRCE_TIM3OC4
 
COMP_BLANKINGSRC_TIM3_OC4_COMP2


	)

200 
	#COMP_BLANKINGSRCE_TIM8OC5
 
COMP_BLANKINGSRC_TIM8_OC5_COMP2


	)

201 
	#COMP_BLANKINGSRCE_TIM15OC1
 
COMP_BLANKINGSRC_TIM15_OC1_COMP2


	)

202 
	#COMP_BLANKINGSRCE_NONE
 
COMP_BLANKINGSRC_NONE


	)

205 #ià
defšed
(
STM32L0
)

206 
	#COMP_MODE_HIGHSPEED
 
COMP_POWERMODE_MEDIUMSPEED


	)

207 
	#COMP_MODE_LOWSPEED
 
COMP_POWERMODE_ULTRALOWPOWER


	)

209 
	#COMP_MODE_HIGHSPEED
 
COMP_POWERMODE_HIGHSPEED


	)

210 
	#COMP_MODE_MEDIUMSPEED
 
COMP_POWERMODE_MEDIUMSPEED


	)

211 
	#COMP_MODE_LOWPOWER
 
COMP_POWERMODE_LOWPOWER


	)

212 
	#COMP_MODE_ULTRALOWPOWER
 
COMP_POWERMODE_ULTRALOWPOWER


	)

223 
	#__HAL_CORTEX_SYSTICKCLK_CONFIG
 
HAL_SYSTICK_CLKSourûCÚfig


	)

232 
	#CRC_OUTPUTDATA_INVERSION_DISABLED
 
CRC_OUTPUTDATA_INVERSION_DISABLE


	)

233 
	#CRC_OUTPUTDATA_INVERSION_ENABLED
 
CRC_OUTPUTDATA_INVERSION_ENABLE


	)

243 
	#DAC1_CHANNEL_1
 
DAC_CHANNEL_1


	)

244 
	#DAC1_CHANNEL_2
 
DAC_CHANNEL_2


	)

245 
	#DAC2_CHANNEL_1
 
DAC_CHANNEL_1


	)

246 
	#DAC_WAVE_NONE
 ((
ušt32_t
)0x00000000U)

	)

247 
	#DAC_WAVE_NOISE
 ((
ušt32_t
)
DAC_CR_WAVE1_0
)

	)

248 
	#DAC_WAVE_TRIANGLE
 ((
ušt32_t
)
DAC_CR_WAVE1_1
)

	)

249 
	#DAC_WAVEGENERATION_NONE
 
DAC_WAVE_NONE


	)

250 
	#DAC_WAVEGENERATION_NOISE
 
DAC_WAVE_NOISE


	)

251 
	#DAC_WAVEGENERATION_TRIANGLE
 
DAC_WAVE_TRIANGLE


	)

260 
	#HAL_REMAPDMA_ADC_DMA_CH2
 
DMA_REMAP_ADC_DMA_CH2


	)

261 
	#HAL_REMAPDMA_USART1_TX_DMA_CH4
 
DMA_REMAP_USART1_TX_DMA_CH4


	)

262 
	#HAL_REMAPDMA_USART1_RX_DMA_CH5
 
DMA_REMAP_USART1_RX_DMA_CH5


	)

263 
	#HAL_REMAPDMA_TIM16_DMA_CH4
 
DMA_REMAP_TIM16_DMA_CH4


	)

264 
	#HAL_REMAPDMA_TIM17_DMA_CH2
 
DMA_REMAP_TIM17_DMA_CH2


	)

265 
	#HAL_REMAPDMA_USART3_DMA_CH32
 
DMA_REMAP_USART3_DMA_CH32


	)

266 
	#HAL_REMAPDMA_TIM16_DMA_CH6
 
DMA_REMAP_TIM16_DMA_CH6


	)

267 
	#HAL_REMAPDMA_TIM17_DMA_CH7
 
DMA_REMAP_TIM17_DMA_CH7


	)

268 
	#HAL_REMAPDMA_SPI2_DMA_CH67
 
DMA_REMAP_SPI2_DMA_CH67


	)

269 
	#HAL_REMAPDMA_USART2_DMA_CH67
 
DMA_REMAP_USART2_DMA_CH67


	)

270 
	#HAL_REMAPDMA_I2C1_DMA_CH76
 
DMA_REMAP_I2C1_DMA_CH76


	)

271 
	#HAL_REMAPDMA_TIM1_DMA_CH6
 
DMA_REMAP_TIM1_DMA_CH6


	)

272 
	#HAL_REMAPDMA_TIM2_DMA_CH7
 
DMA_REMAP_TIM2_DMA_CH7


	)

273 
	#HAL_REMAPDMA_TIM3_DMA_CH6
 
DMA_REMAP_TIM3_DMA_CH6


	)

275 
	#IS_HAL_REMAPDMA
 
IS_DMA_REMAP


	)

276 
	#__HAL_REMAPDMA_CHANNEL_ENABLE
 
__HAL_DMA_REMAP_CHANNEL_ENABLE


	)

277 
	#__HAL_REMAPDMA_CHANNEL_DISABLE
 
__HAL_DMA_REMAP_CHANNEL_DISABLE


	)

289 
	#TYPEPROGRAM_BYTE
 
FLASH_TYPEPROGRAM_BYTE


	)

290 
	#TYPEPROGRAM_HALFWORD
 
FLASH_TYPEPROGRAM_HALFWORD


	)

291 
	#TYPEPROGRAM_WORD
 
FLASH_TYPEPROGRAM_WORD


	)

292 
	#TYPEPROGRAM_DOUBLEWORD
 
FLASH_TYPEPROGRAM_DOUBLEWORD


	)

293 
	#TYPEERASE_SECTORS
 
FLASH_TYPEERASE_SECTORS


	)

294 
	#TYPEERASE_PAGES
 
FLASH_TYPEERASE_PAGES


	)

295 
	#TYPEERASE_PAGEERASE
 
FLASH_TYPEERASE_PAGES


	)

296 
	#TYPEERASE_MASSERASE
 
FLASH_TYPEERASE_MASSERASE


	)

297 
	#WRPSTATE_DISABLE
 
OB_WRPSTATE_DISABLE


	)

298 
	#WRPSTATE_ENABLE
 
OB_WRPSTATE_ENABLE


	)

299 
	#HAL_FLASH_TIMEOUT_VALUE
 
FLASH_TIMEOUT_VALUE


	)

300 
	#OBEX_PCROP
 
OPTIONBYTE_PCROP


	)

301 
	#OBEX_BOOTCONFIG
 
OPTIONBYTE_BOOTCONFIG


	)

302 
	#PCROPSTATE_DISABLE
 
OB_PCROP_STATE_DISABLE


	)

303 
	#PCROPSTATE_ENABLE
 
OB_PCROP_STATE_ENABLE


	)

304 
	#TYPEERASEDATA_BYTE
 
FLASH_TYPEERASEDATA_BYTE


	)

305 
	#TYPEERASEDATA_HALFWORD
 
FLASH_TYPEERASEDATA_HALFWORD


	)

306 
	#TYPEERASEDATA_WORD
 
FLASH_TYPEERASEDATA_WORD


	)

307 
	#TYPEPROGRAMDATA_BYTE
 
FLASH_TYPEPROGRAMDATA_BYTE


	)

308 
	#TYPEPROGRAMDATA_HALFWORD
 
FLASH_TYPEPROGRAMDATA_HALFWORD


	)

309 
	#TYPEPROGRAMDATA_WORD
 
FLASH_TYPEPROGRAMDATA_WORD


	)

310 
	#TYPEPROGRAMDATA_FASTBYTE
 
FLASH_TYPEPROGRAMDATA_FASTBYTE


	)

311 
	#TYPEPROGRAMDATA_FASTHALFWORD
 
FLASH_TYPEPROGRAMDATA_FASTHALFWORD


	)

312 
	#TYPEPROGRAMDATA_FASTWORD
 
FLASH_TYPEPROGRAMDATA_FASTWORD


	)

313 
	#PAGESIZE
 
FLASH_PAGE_SIZE


	)

314 
	#TYPEPROGRAM_FASTBYTE
 
FLASH_TYPEPROGRAM_BYTE


	)

315 
	#TYPEPROGRAM_FASTHALFWORD
 
FLASH_TYPEPROGRAM_HALFWORD


	)

316 
	#TYPEPROGRAM_FASTWORD
 
FLASH_TYPEPROGRAM_WORD


	)

317 
	#VOLTAGE_RANGE_1
 
FLASH_VOLTAGE_RANGE_1


	)

318 
	#VOLTAGE_RANGE_2
 
FLASH_VOLTAGE_RANGE_2


	)

319 
	#VOLTAGE_RANGE_3
 
FLASH_VOLTAGE_RANGE_3


	)

320 
	#VOLTAGE_RANGE_4
 
FLASH_VOLTAGE_RANGE_4


	)

321 
	#TYPEPROGRAM_FAST
 
FLASH_TYPEPROGRAM_FAST


	)

322 
	#TYPEPROGRAM_FAST_AND_LAST
 
FLASH_TYPEPROGRAM_FAST_AND_LAST


	)

323 
	#WRPAREA_BANK1_AREAA
 
OB_WRPAREA_BANK1_AREAA


	)

324 
	#WRPAREA_BANK1_AREAB
 
OB_WRPAREA_BANK1_AREAB


	)

325 
	#WRPAREA_BANK2_AREAA
 
OB_WRPAREA_BANK2_AREAA


	)

326 
	#WRPAREA_BANK2_AREAB
 
OB_WRPAREA_BANK2_AREAB


	)

327 
	#IWDG_STDBY_FREEZE
 
OB_IWDG_STDBY_FREEZE


	)

328 
	#IWDG_STDBY_ACTIVE
 
OB_IWDG_STDBY_RUN


	)

329 
	#IWDG_STOP_FREEZE
 
OB_IWDG_STOP_FREEZE


	)

330 
	#IWDG_STOP_ACTIVE
 
OB_IWDG_STOP_RUN


	)

331 
	#FLASH_ERROR_NONE
 
HAL_FLASH_ERROR_NONE


	)

332 
	#FLASH_ERROR_RD
 
HAL_FLASH_ERROR_RD


	)

333 
	#FLASH_ERROR_PG
 
HAL_FLASH_ERROR_PROG


	)

334 
	#FLASH_ERROR_PGP
 
HAL_FLASH_ERROR_PGS


	)

335 
	#FLASH_ERROR_WRP
 
HAL_FLASH_ERROR_WRP


	)

336 
	#FLASH_ERROR_OPTV
 
HAL_FLASH_ERROR_OPTV


	)

337 
	#FLASH_ERROR_OPTVUSR
 
HAL_FLASH_ERROR_OPTVUSR


	)

338 
	#FLASH_ERROR_PROG
 
HAL_FLASH_ERROR_PROG


	)

339 
	#FLASH_ERROR_OP
 
HAL_FLASH_ERROR_OPERATION


	)

340 
	#FLASH_ERROR_PGA
 
HAL_FLASH_ERROR_PGA


	)

341 
	#FLASH_ERROR_SIZE
 
HAL_FLASH_ERROR_SIZE


	)

342 
	#FLASH_ERROR_SIZ
 
HAL_FLASH_ERROR_SIZE


	)

343 
	#FLASH_ERROR_PGS
 
HAL_FLASH_ERROR_PGS


	)

344 
	#FLASH_ERROR_MIS
 
HAL_FLASH_ERROR_MIS


	)

345 
	#FLASH_ERROR_FAST
 
HAL_FLASH_ERROR_FAST


	)

346 
	#FLASH_ERROR_FWWERR
 
HAL_FLASH_ERROR_FWWERR


	)

347 
	#FLASH_ERROR_NOTZERO
 
HAL_FLASH_ERROR_NOTZERO


	)

348 
	#FLASH_ERROR_OPERATION
 
HAL_FLASH_ERROR_OPERATION


	)

349 
	#FLASH_ERROR_ERS
 
HAL_FLASH_ERROR_ERS


	)

350 
	#OB_WDG_SW
 
OB_IWDG_SW


	)

351 
	#OB_WDG_HW
 
OB_IWDG_HW


	)

352 
	#OB_SDADC12_VDD_MONITOR_SET
 
OB_SDACD_VDD_MONITOR_SET


	)

353 
	#OB_SDADC12_VDD_MONITOR_RESET
 
OB_SDACD_VDD_MONITOR_RESET


	)

354 
	#OB_RAM_PARITY_CHECK_SET
 
OB_SRAM_PARITY_SET


	)

355 
	#OB_RAM_PARITY_CHECK_RESET
 
OB_SRAM_PARITY_RESET


	)

356 
	#IS_OB_SDADC12_VDD_MONITOR
 
IS_OB_SDACD_VDD_MONITOR


	)

357 
	#OB_RDP_LEVEL0
 
OB_RDP_LEVEL_0


	)

358 
	#OB_RDP_LEVEL1
 
OB_RDP_LEVEL_1


	)

359 
	#OB_RDP_LEVEL2
 
OB_RDP_LEVEL_2


	)

369 
	#HAL_SYSCFG_FASTMODEPLUS_I2C_PA9
 
I2C_FASTMODEPLUS_PA9


	)

370 
	#HAL_SYSCFG_FASTMODEPLUS_I2C_PA10
 
I2C_FASTMODEPLUS_PA10


	)

371 
	#HAL_SYSCFG_FASTMODEPLUS_I2C_PB6
 
I2C_FASTMODEPLUS_PB6


	)

372 
	#HAL_SYSCFG_FASTMODEPLUS_I2C_PB7
 
I2C_FASTMODEPLUS_PB7


	)

373 
	#HAL_SYSCFG_FASTMODEPLUS_I2C_PB8
 
I2C_FASTMODEPLUS_PB8


	)

374 
	#HAL_SYSCFG_FASTMODEPLUS_I2C_PB9
 
I2C_FASTMODEPLUS_PB9


	)

375 
	#HAL_SYSCFG_FASTMODEPLUS_I2C1
 
I2C_FASTMODEPLUS_I2C1


	)

376 
	#HAL_SYSCFG_FASTMODEPLUS_I2C2
 
I2C_FASTMODEPLUS_I2C2


	)

377 
	#HAL_SYSCFG_FASTMODEPLUS_I2C3
 
I2C_FASTMODEPLUS_I2C3


	)

386 #ià
defšed
(
STM32L4
è|| defšed(
STM32F7
)

387 
	#FMC_NAND_PCC_WAIT_FEATURE_DISABLE
 
FMC_NAND_WAIT_FEATURE_DISABLE


	)

388 
	#FMC_NAND_PCC_WAIT_FEATURE_ENABLE
 
FMC_NAND_WAIT_FEATURE_ENABLE


	)

389 
	#FMC_NAND_PCC_MEM_BUS_WIDTH_8
 
FMC_NAND_MEM_BUS_WIDTH_8


	)

390 
	#FMC_NAND_PCC_MEM_BUS_WIDTH_16
 
FMC_NAND_MEM_BUS_WIDTH_16


	)

392 
	#FMC_NAND_WAIT_FEATURE_DISABLE
 
FMC_NAND_PCC_WAIT_FEATURE_DISABLE


	)

393 
	#FMC_NAND_WAIT_FEATURE_ENABLE
 
FMC_NAND_PCC_WAIT_FEATURE_ENABLE


	)

394 
	#FMC_NAND_MEM_BUS_WIDTH_8
 
FMC_NAND_PCC_MEM_BUS_WIDTH_8


	)

395 
	#FMC_NAND_MEM_BUS_WIDTH_16
 
FMC_NAND_PCC_MEM_BUS_WIDTH_16


	)

405 
	#FSMC_NORSRAM_TYPEDEF
 
FSMC_NORSRAM_Ty³Def


	)

406 
	#FSMC_NORSRAM_EXTENDED_TYPEDEF
 
FSMC_NORSRAM_EXTENDED_Ty³Def


	)

414 
	#GET_GPIO_SOURCE
 
GPIO_GET_INDEX


	)

415 
	#GET_GPIO_INDEX
 
GPIO_GET_INDEX


	)

417 #ià
defšed
(
STM32F4
)

418 
	#GPIO_AF12_SDMMC
 
GPIO_AF12_SDIO


	)

419 
	#GPIO_AF12_SDMMC1
 
GPIO_AF12_SDIO


	)

422 #ià
defšed
(
STM32F7
)

423 
	#GPIO_AF12_SDIO
 
GPIO_AF12_SDMMC1


	)

424 
	#GPIO_AF12_SDMMC
 
GPIO_AF12_SDMMC1


	)

427 #ià
defšed
(
STM32L4
)

428 
	#GPIO_AF12_SDIO
 
GPIO_AF12_SDMMC1


	)

429 
	#GPIO_AF12_SDMMC
 
GPIO_AF12_SDMMC1


	)

432 
	#GPIO_AF0_LPTIM
 
GPIO_AF0_LPTIM1


	)

433 
	#GPIO_AF1_LPTIM
 
GPIO_AF1_LPTIM1


	)

434 
	#GPIO_AF2_LPTIM
 
GPIO_AF2_LPTIM1


	)

436 #ià
defšed
(
STM32L0
è|| defšed(
STM32L4
è|| defšed(
STM32F4
è|| defšed(
STM32F2
è|| defšed(
STM32F7
)

437 
	#GPIO_SPEED_LOW
 
GPIO_SPEED_FREQ_LOW


	)

438 
	#GPIO_SPEED_MEDIUM
 
GPIO_SPEED_FREQ_MEDIUM


	)

439 
	#GPIO_SPEED_FAST
 
GPIO_SPEED_FREQ_HIGH


	)

440 
	#GPIO_SPEED_HIGH
 
GPIO_SPEED_FREQ_VERY_HIGH


	)

443 #ià
defšed
(
STM32L1
)

444 
	#GPIO_SPEED_VERY_LOW
 
GPIO_SPEED_FREQ_LOW


	)

445 
	#GPIO_SPEED_LOW
 
GPIO_SPEED_FREQ_MEDIUM


	)

446 
	#GPIO_SPEED_MEDIUM
 
GPIO_SPEED_FREQ_HIGH


	)

447 
	#GPIO_SPEED_HIGH
 
GPIO_SPEED_FREQ_VERY_HIGH


	)

450 #ià
defšed
(
STM32F0
è|| defšed(
STM32F3
è|| defšed(
STM32F1
)

451 
	#GPIO_SPEED_LOW
 
GPIO_SPEED_FREQ_LOW


	)

452 
	#GPIO_SPEED_MEDIUM
 
GPIO_SPEED_FREQ_MEDIUM


	)

453 
	#GPIO_SPEED_HIGH
 
GPIO_SPEED_FREQ_HIGH


	)

456 
	#GPIO_AF6_DFSDM
 
GPIO_AF6_DFSDM1


	)

465 #ià
defšed
(
STM32H7
)

466 
	#__HAL_RCC_JPEG_CLK_ENABLE
 
__HAL_RCC_JPGDECEN_CLK_ENABLE


	)

467 
	#__HAL_RCC_JPEG_CLK_DISABLE
 
__HAL_RCC_JPGDECEN_CLK_DISABLE


	)

468 
	#__HAL_RCC_JPEG_FORCE_RESET
 
__HAL_RCC_JPGDECRST_FORCE_RESET


	)

469 
	#__HAL_RCC_JPEG_RELEASE_RESET
 
__HAL_RCC_JPGDECRST_RELEASE_RESET


	)

470 
	#__HAL_RCC_JPEG_CLK_SLEEP_ENABLE
 
__HAL_RCC_JPGDEC_CLK_SLEEP_ENABLE


	)

471 
	#__HAL_RCC_JPEG_CLK_SLEEP_DISABLE
 
__HAL_RCC_JPGDEC_CLK_SLEEP_DISABLE


	)

473 
	#DMA_REQUEST_DAC1
 
DMA_REQUEST_DAC1_CH1


	)

474 
	#DMA_REQUEST_DAC2
 
DMA_REQUEST_DAC1_CH2


	)

476 
	#BDMA_REQUEST_LP_UART1_RX
 
BDMA_REQUEST_LPUART1_RX


	)

477 
	#BDMA_REQUEST_LP_UART1_TX
 
BDMA_REQUEST_LPUART1_TX


	)

479 
	#HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH0_EVT
 
HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH0_EVT


	)

480 
	#HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH1_EVT
 
HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH1_EVT


	)

481 
	#HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH2_EVT
 
HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH2_EVT


	)

482 
	#HAL_DMAMUX1_REQUEST_GEN_LPTIM1_OUT
 
HAL_DMAMUX1_REQ_GEN_LPTIM1_OUT


	)

483 
	#HAL_DMAMUX1_REQUEST_GEN_LPTIM2_OUT
 
HAL_DMAMUX1_REQ_GEN_LPTIM2_OUT


	)

484 
	#HAL_DMAMUX1_REQUEST_GEN_LPTIM3_OUT
 
HAL_DMAMUX1_REQ_GEN_LPTIM3_OUT


	)

485 
	#HAL_DMAMUX1_REQUEST_GEN_EXTI0
 
HAL_DMAMUX1_REQ_GEN_EXTI0


	)

486 
	#HAL_DMAMUX1_REQUEST_GEN_TIM12_TRGO
 
HAL_DMAMUX1_REQ_GEN_TIM12_TRGO


	)

488 
	#HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH0_EVT
 
HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH0_EVT


	)

489 
	#HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH1_EVT
 
HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH1_EVT


	)

490 
	#HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH2_EVT
 
HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH2_EVT


	)

491 
	#HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH3_EVT
 
HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH3_EVT


	)

492 
	#HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH4_EVT
 
HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH4_EVT


	)

493 
	#HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH5_EVT
 
HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH5_EVT


	)

494 
	#HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH6_EVT
 
HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH6_EVT


	)

495 
	#HAL_DMAMUX2_REQUEST_GEN_LPUART1_RX_WKUP
 
HAL_DMAMUX2_REQ_GEN_LPUART1_RX_WKUP


	)

496 
	#HAL_DMAMUX2_REQUEST_GEN_LPUART1_TX_WKUP
 
HAL_DMAMUX2_REQ_GEN_LPUART1_TX_WKUP


	)

497 
	#HAL_DMAMUX2_REQUEST_GEN_LPTIM2_WKUP
 
HAL_DMAMUX2_REQ_GEN_LPTIM2_WKUP


	)

498 
	#HAL_DMAMUX2_REQUEST_GEN_LPTIM2_OUT
 
HAL_DMAMUX2_REQ_GEN_LPTIM2_OUT


	)

499 
	#HAL_DMAMUX2_REQUEST_GEN_LPTIM3_WKUP
 
HAL_DMAMUX2_REQ_GEN_LPTIM3_WKUP


	)

500 
	#HAL_DMAMUX2_REQUEST_GEN_LPTIM3_OUT
 
HAL_DMAMUX2_REQ_GEN_LPTIM3_OUT


	)

501 
	#HAL_DMAMUX2_REQUEST_GEN_LPTIM4_WKUP
 
HAL_DMAMUX2_REQ_GEN_LPTIM4_WKUP


	)

502 
	#HAL_DMAMUX2_REQUEST_GEN_LPTIM5_WKUP
 
HAL_DMAMUX2_REQ_GEN_LPTIM5_WKUP


	)

503 
	#HAL_DMAMUX2_REQUEST_GEN_I2C4_WKUP
 
HAL_DMAMUX2_REQ_GEN_I2C4_WKUP


	)

504 
	#HAL_DMAMUX2_REQUEST_GEN_SPI6_WKUP
 
HAL_DMAMUX2_REQ_GEN_SPI6_WKUP


	)

505 
	#HAL_DMAMUX2_REQUEST_GEN_COMP1_OUT
 
HAL_DMAMUX2_REQ_GEN_COMP1_OUT


	)

506 
	#HAL_DMAMUX2_REQUEST_GEN_COMP2_OUT
 
HAL_DMAMUX2_REQ_GEN_COMP2_OUT


	)

507 
	#HAL_DMAMUX2_REQUEST_GEN_RTC_WKUP
 
HAL_DMAMUX2_REQ_GEN_RTC_WKUP


	)

508 
	#HAL_DMAMUX2_REQUEST_GEN_EXTI0
 
HAL_DMAMUX2_REQ_GEN_EXTI0


	)

509 
	#HAL_DMAMUX2_REQUEST_GEN_EXTI2
 
HAL_DMAMUX2_REQ_GEN_EXTI2


	)

510 
	#HAL_DMAMUX2_REQUEST_GEN_I2C4_IT_EVT
 
HAL_DMAMUX2_REQ_GEN_I2C4_IT_EVT


	)

511 
	#HAL_DMAMUX2_REQUEST_GEN_SPI6_IT
 
HAL_DMAMUX2_REQ_GEN_SPI6_IT


	)

512 
	#HAL_DMAMUX2_REQUEST_GEN_LPUART1_TX_IT
 
HAL_DMAMUX2_REQ_GEN_LPUART1_TX_IT


	)

513 
	#HAL_DMAMUX2_REQUEST_GEN_LPUART1_RX_IT
 
HAL_DMAMUX2_REQ_GEN_LPUART1_RX_IT


	)

514 
	#HAL_DMAMUX2_REQUEST_GEN_ADC3_IT
 
HAL_DMAMUX2_REQ_GEN_ADC3_IT


	)

515 
	#HAL_DMAMUX2_REQUEST_GEN_ADC3_AWD1_OUT
 
HAL_DMAMUX2_REQ_GEN_ADC3_AWD1_OUT


	)

516 
	#HAL_DMAMUX2_REQUEST_GEN_BDMA_CH0_IT
 
HAL_DMAMUX2_REQ_GEN_BDMA_CH0_IT


	)

517 
	#HAL_DMAMUX2_REQUEST_GEN_BDMA_CH1_IT
 
HAL_DMAMUX2_REQ_GEN_BDMA_CH1_IT


	)

519 
	#HAL_DMAMUX_REQUEST_GEN_NO_EVENT
 
HAL_DMAMUX_REQ_GEN_NO_EVENT


	)

520 
	#HAL_DMAMUX_REQUEST_GEN_RISING
 
HAL_DMAMUX_REQ_GEN_RISING


	)

521 
	#HAL_DMAMUX_REQUEST_GEN_FALLING
 
HAL_DMAMUX_REQ_GEN_FALLING


	)

522 
	#HAL_DMAMUX_REQUEST_GEN_RISING_FALLING
 
HAL_DMAMUX_REQ_GEN_RISING_FALLING


	)

536 
	#HRTIM_TIMDELAYEDPROTECTION_DISABLED
 
HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DISABLED


	)

537 
	#HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT1_EEV68
 
HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT1_EEV6


	)

538 
	#HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT2_EEV68
 
HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT2_EEV6


	)

539 
	#HRTIM_TIMDELAYEDPROTECTION_DELAYEDBOTH_EEV68
 
HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDBOTH_EEV6


	)

540 
	#HRTIM_TIMDELAYEDPROTECTION_BALANCED_EEV68
 
HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV6


	)

541 
	#HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT1_DEEV79
 
HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT1_DEEV7


	)

542 
	#HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT2_DEEV79
 
HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT2_DEEV7


	)

543 
	#HRTIM_TIMDELAYEDPROTECTION_DELAYEDBOTH_EEV79
 
HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDBOTH_EEV7


	)

544 
	#HRTIM_TIMDELAYEDPROTECTION_BALANCED_EEV79
 
HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV7


	)

546 
	#__HAL_HRTIM_S‘CouÁ”
 
__HAL_HRTIM_SETCOUNTER


	)

547 
	#__HAL_HRTIM_G‘CouÁ”
 
__HAL_HRTIM_GETCOUNTER


	)

548 
	#__HAL_HRTIM_S‘P”iod
 
__HAL_HRTIM_SETPERIOD


	)

549 
	#__HAL_HRTIM_G‘P”iod
 
__HAL_HRTIM_GETPERIOD


	)

550 
	#__HAL_HRTIM_S‘ClockP»sÿËr
 
__HAL_HRTIM_SETCLOCKPRESCALER


	)

551 
	#__HAL_HRTIM_G‘ClockP»sÿËr
 
__HAL_HRTIM_GETCLOCKPRESCALER


	)

552 
	#__HAL_HRTIM_S‘Com·»
 
__HAL_HRTIM_SETCOMPARE


	)

553 
	#__HAL_HRTIM_G‘Com·»
 
__HAL_HRTIM_GETCOMPARE


	)

561 
	#I2C_DUALADDRESS_DISABLED
 
I2C_DUALADDRESS_DISABLE


	)

562 
	#I2C_DUALADDRESS_ENABLED
 
I2C_DUALADDRESS_ENABLE


	)

563 
	#I2C_GENERALCALL_DISABLED
 
I2C_GENERALCALL_DISABLE


	)

564 
	#I2C_GENERALCALL_ENABLED
 
I2C_GENERALCALL_ENABLE


	)

565 
	#I2C_NOSTRETCH_DISABLED
 
I2C_NOSTRETCH_DISABLE


	)

566 
	#I2C_NOSTRETCH_ENABLED
 
I2C_NOSTRETCH_ENABLE


	)

567 
	#I2C_ANALOGFILTER_ENABLED
 
I2C_ANALOGFILTER_ENABLE


	)

568 
	#I2C_ANALOGFILTER_DISABLED
 
I2C_ANALOGFILTER_DISABLE


	)

569 #ià
defšed
(
STM32F0
è|| defšed(
STM32F1
è|| defšed(
STM32F3
è|| defšed(
STM32G0
è|| defšed(
STM32L4
è|| defšed(
STM32L1
è|| defšed(
STM32F7
)

570 
	#HAL_I2C_STATE_MEM_BUSY_TX
 
HAL_I2C_STATE_BUSY_TX


	)

571 
	#HAL_I2C_STATE_MEM_BUSY_RX
 
HAL_I2C_STATE_BUSY_RX


	)

572 
	#HAL_I2C_STATE_MASTER_BUSY_TX
 
HAL_I2C_STATE_BUSY_TX


	)

573 
	#HAL_I2C_STATE_MASTER_BUSY_RX
 
HAL_I2C_STATE_BUSY_RX


	)

574 
	#HAL_I2C_STATE_SLAVE_BUSY_TX
 
HAL_I2C_STATE_BUSY_TX


	)

575 
	#HAL_I2C_STATE_SLAVE_BUSY_RX
 
HAL_I2C_STATE_BUSY_RX


	)

584 
	#IRDA_ONE_BIT_SAMPLE_DISABLED
 
IRDA_ONE_BIT_SAMPLE_DISABLE


	)

585 
	#IRDA_ONE_BIT_SAMPLE_ENABLED
 
IRDA_ONE_BIT_SAMPLE_ENABLE


	)

594 
	#KR_KEY_RELOAD
 
IWDG_KEY_RELOAD


	)

595 
	#KR_KEY_ENABLE
 
IWDG_KEY_ENABLE


	)

596 
	#KR_KEY_EWA
 
IWDG_KEY_WRITE_ACCESS_ENABLE


	)

597 
	#KR_KEY_DWA
 
IWDG_KEY_WRITE_ACCESS_DISABLE


	)

606 
	#LPTIM_CLOCKSAMPLETIME_DIRECTTRANSISTION
 
LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION


	)

607 
	#LPTIM_CLOCKSAMPLETIME_2TRANSISTIONS
 
LPTIM_CLOCKSAMPLETIME_2TRANSITIONS


	)

608 
	#LPTIM_CLOCKSAMPLETIME_4TRANSISTIONS
 
LPTIM_CLOCKSAMPLETIME_4TRANSITIONS


	)

609 
	#LPTIM_CLOCKSAMPLETIME_8TRANSISTIONS
 
LPTIM_CLOCKSAMPLETIME_8TRANSITIONS


	)

611 
	#LPTIM_CLOCKPOLARITY_RISINGEDGE
 
LPTIM_CLOCKPOLARITY_RISING


	)

612 
	#LPTIM_CLOCKPOLARITY_FALLINGEDGE
 
LPTIM_CLOCKPOLARITY_FALLING


	)

613 
	#LPTIM_CLOCKPOLARITY_BOTHEDGES
 
LPTIM_CLOCKPOLARITY_RISING_FALLING


	)

615 
	#LPTIM_TRIGSAMPLETIME_DIRECTTRANSISTION
 
LPTIM_TRIGSAMPLETIME_DIRECTTRANSITION


	)

616 
	#LPTIM_TRIGSAMPLETIME_2TRANSISTIONS
 
LPTIM_TRIGSAMPLETIME_2TRANSITIONS


	)

617 
	#LPTIM_TRIGSAMPLETIME_4TRANSISTIONS
 
LPTIM_TRIGSAMPLETIME_4TRANSITIONS


	)

618 
	#LPTIM_TRIGSAMPLETIME_8TRANSISTIONS
 
LPTIM_TRIGSAMPLETIME_8TRANSITIONS


	)

622 
	#LPTIM_TRIGSAMPLETIME_2TRANSITION
 
LPTIM_TRIGSAMPLETIME_2TRANSITIONS


	)

623 
	#LPTIM_TRIGSAMPLETIME_4TRANSITION
 
LPTIM_TRIGSAMPLETIME_4TRANSITIONS


	)

624 
	#LPTIM_TRIGSAMPLETIME_8TRANSITION
 
LPTIM_TRIGSAMPLETIME_8TRANSITIONS


	)

633 
	#HAL_NAND_R—d_Page
 
HAL_NAND_R—d_Page_8b


	)

634 
	#HAL_NAND_Wr™e_Page
 
HAL_NAND_Wr™e_Page_8b


	)

635 
	#HAL_NAND_R—d_S·»A»a
 
HAL_NAND_R—d_S·»A»a_8b


	)

636 
	#HAL_NAND_Wr™e_S·»A»a
 
HAL_NAND_Wr™e_S·»A»a_8b


	)

638 
	#NAND_Add»ssTy³def
 
NAND_Add»ssTy³Def


	)

640 
	#__ARRAY_ADDRESS
 
ARRAY_ADDRESS


	)

641 
	#__ADDR_1¡_CYCLE
 
ADDR_1ST_CYCLE


	)

642 
	#__ADDR_2nd_CYCLE
 
ADDR_2ND_CYCLE


	)

643 
	#__ADDR_3rd_CYCLE
 
ADDR_3RD_CYCLE


	)

644 
	#__ADDR_4th_CYCLE
 
ADDR_4TH_CYCLE


	)

652 
	#NOR_StusTy³def
 
HAL_NOR_StusTy³Def


	)

653 
	#NOR_SUCCESS
 
HAL_NOR_STATUS_SUCCESS


	)

654 
	#NOR_ONGOING
 
HAL_NOR_STATUS_ONGOING


	)

655 
	#NOR_ERROR
 
HAL_NOR_STATUS_ERROR


	)

656 
	#NOR_TIMEOUT
 
HAL_NOR_STATUS_TIMEOUT


	)

658 
	#__NOR_WRITE
 
NOR_WRITE


	)

659 
	#__NOR_ADDR_SHIFT
 
NOR_ADDR_SHIFT


	)

668 
	#OPAMP_NONINVERTINGINPUT_VP0
 
OPAMP_NONINVERTINGINPUT_IO0


	)

669 
	#OPAMP_NONINVERTINGINPUT_VP1
 
OPAMP_NONINVERTINGINPUT_IO1


	)

670 
	#OPAMP_NONINVERTINGINPUT_VP2
 
OPAMP_NONINVERTINGINPUT_IO2


	)

671 
	#OPAMP_NONINVERTINGINPUT_VP3
 
OPAMP_NONINVERTINGINPUT_IO3


	)

673 
	#OPAMP_SEC_NONINVERTINGINPUT_VP0
 
OPAMP_SEC_NONINVERTINGINPUT_IO0


	)

674 
	#OPAMP_SEC_NONINVERTINGINPUT_VP1
 
OPAMP_SEC_NONINVERTINGINPUT_IO1


	)

675 
	#OPAMP_SEC_NONINVERTINGINPUT_VP2
 
OPAMP_SEC_NONINVERTINGINPUT_IO2


	)

676 
	#OPAMP_SEC_NONINVERTINGINPUT_VP3
 
OPAMP_SEC_NONINVERTINGINPUT_IO3


	)

678 
	#OPAMP_INVERTINGINPUT_VM0
 
OPAMP_INVERTINGINPUT_IO0


	)

679 
	#OPAMP_INVERTINGINPUT_VM1
 
OPAMP_INVERTINGINPUT_IO1


	)

681 
	#IOPAMP_INVERTINGINPUT_VM0
 
OPAMP_INVERTINGINPUT_IO0


	)

682 
	#IOPAMP_INVERTINGINPUT_VM1
 
OPAMP_INVERTINGINPUT_IO1


	)

684 
	#OPAMP_SEC_INVERTINGINPUT_VM0
 
OPAMP_SEC_INVERTINGINPUT_IO0


	)

685 
	#OPAMP_SEC_INVERTINGINPUT_VM1
 
OPAMP_SEC_INVERTINGINPUT_IO1


	)

687 
	#OPAMP_INVERTINGINPUT_VINM
 
OPAMP_SEC_INVERTINGINPUT_IO1


	)

689 
	#OPAMP_PGACONNECT_NO
 
OPAMP_PGA_CONNECT_INVERTINGINPUT_NO


	)

690 
	#OPAMP_PGACONNECT_VM0
 
OPAMP_PGA_CONNECT_INVERTINGINPUT_IO0


	)

691 
	#OPAMP_PGACONNECT_VM1
 
OPAMP_PGA_CONNECT_INVERTINGINPUT_IO1


	)

700 
	#I2S_STANDARD_PHILLIPS
 
I2S_STANDARD_PHILIPS


	)

701 #ià
defšed
(
STM32F7
)

702 
	#I2S_CLOCK_SYSCLK
 
I2S_CLOCK_PLL


	)

713 
	#CF_DATA
 
ATA_DATA


	)

714 
	#CF_SECTOR_COUNT
 
ATA_SECTOR_COUNT


	)

715 
	#CF_SECTOR_NUMBER
 
ATA_SECTOR_NUMBER


	)

716 
	#CF_CYLINDER_LOW
 
ATA_CYLINDER_LOW


	)

717 
	#CF_CYLINDER_HIGH
 
ATA_CYLINDER_HIGH


	)

718 
	#CF_CARD_HEAD
 
ATA_CARD_HEAD


	)

719 
	#CF_STATUS_CMD
 
ATA_STATUS_CMD


	)

720 
	#CF_STATUS_CMD_ALTERNATE
 
ATA_STATUS_CMD_ALTERNATE


	)

721 
	#CF_COMMON_DATA_AREA
 
ATA_COMMON_DATA_AREA


	)

724 
	#CF_READ_SECTOR_CMD
 
ATA_READ_SECTOR_CMD


	)

725 
	#CF_WRITE_SECTOR_CMD
 
ATA_WRITE_SECTOR_CMD


	)

726 
	#CF_ERASE_SECTOR_CMD
 
ATA_ERASE_SECTOR_CMD


	)

727 
	#CF_IDENTIFY_CMD
 
ATA_IDENTIFY_CMD


	)

729 
	#PCCARD_StusTy³def
 
HAL_PCCARD_StusTy³Def


	)

730 
	#PCCARD_SUCCESS
 
HAL_PCCARD_STATUS_SUCCESS


	)

731 
	#PCCARD_ONGOING
 
HAL_PCCARD_STATUS_ONGOING


	)

732 
	#PCCARD_ERROR
 
HAL_PCCARD_STATUS_ERROR


	)

733 
	#PCCARD_TIMEOUT
 
HAL_PCCARD_STATUS_TIMEOUT


	)

742 
	#FORMAT_BIN
 
RTC_FORMAT_BIN


	)

743 
	#FORMAT_BCD
 
RTC_FORMAT_BCD


	)

745 
	#RTC_ALARMSUBSECONDMASK_NÚe
 
RTC_ALARMSUBSECONDMASK_NONE


	)

746 
	#RTC_TAMPERERASEBACKUP_DISABLED
 
RTC_TAMPER_ERASE_BACKUP_DISABLE


	)

747 
	#RTC_TAMPERMASK_FLAG_DISABLED
 
RTC_TAMPERMASK_FLAG_DISABLE


	)

748 
	#RTC_TAMPERMASK_FLAG_ENABLED
 
RTC_TAMPERMASK_FLAG_ENABLE


	)

750 
	#RTC_MASKTAMPERFLAG_DISABLED
 
RTC_TAMPERMASK_FLAG_DISABLE


	)

751 
	#RTC_MASKTAMPERFLAG_ENABLED
 
RTC_TAMPERMASK_FLAG_ENABLE


	)

752 
	#RTC_TAMPERERASEBACKUP_ENABLED
 
RTC_TAMPER_ERASE_BACKUP_ENABLE


	)

753 
	#RTC_TAMPER1_2_INTERRUPT
 
RTC_ALL_TAMPER_INTERRUPT


	)

754 
	#RTC_TAMPER1_2_3_INTERRUPT
 
RTC_ALL_TAMPER_INTERRUPT


	)

756 
	#RTC_TIMESTAMPPIN_PC13
 
RTC_TIMESTAMPPIN_DEFAULT


	)

757 
	#RTC_TIMESTAMPPIN_PA0
 
RTC_TIMESTAMPPIN_POS1


	)

758 
	#RTC_TIMESTAMPPIN_PI8
 
RTC_TIMESTAMPPIN_POS1


	)

759 
	#RTC_TIMESTAMPPIN_PC1
 
RTC_TIMESTAMPPIN_POS2


	)

761 
	#RTC_OUTPUT_REMAP_PC13
 
RTC_OUTPUT_REMAP_NONE


	)

762 
	#RTC_OUTPUT_REMAP_PB14
 
RTC_OUTPUT_REMAP_POS1


	)

763 
	#RTC_OUTPUT_REMAP_PB2
 
RTC_OUTPUT_REMAP_POS1


	)

765 
	#RTC_TAMPERPIN_PC13
 
RTC_TAMPERPIN_DEFAULT


	)

766 
	#RTC_TAMPERPIN_PA0
 
RTC_TAMPERPIN_POS1


	)

767 
	#RTC_TAMPERPIN_PI8
 
RTC_TAMPERPIN_POS1


	)

777 
	#SMARTCARD_NACK_ENABLED
 
SMARTCARD_NACK_ENABLE


	)

778 
	#SMARTCARD_NACK_DISABLED
 
SMARTCARD_NACK_DISABLE


	)

780 
	#SMARTCARD_ONEBIT_SAMPLING_DISABLED
 
SMARTCARD_ONE_BIT_SAMPLE_DISABLE


	)

781 
	#SMARTCARD_ONEBIT_SAMPLING_ENABLED
 
SMARTCARD_ONE_BIT_SAMPLE_ENABLE


	)

782 
	#SMARTCARD_ONEBIT_SAMPLING_DISABLE
 
SMARTCARD_ONE_BIT_SAMPLE_DISABLE


	)

783 
	#SMARTCARD_ONEBIT_SAMPLING_ENABLE
 
SMARTCARD_ONE_BIT_SAMPLE_ENABLE


	)

785 
	#SMARTCARD_TIMEOUT_DISABLED
 
SMARTCARD_TIMEOUT_DISABLE


	)

786 
	#SMARTCARD_TIMEOUT_ENABLED
 
SMARTCARD_TIMEOUT_ENABLE


	)

788 
	#SMARTCARD_LASTBIT_DISABLED
 
SMARTCARD_LASTBIT_DISABLE


	)

789 
	#SMARTCARD_LASTBIT_ENABLED
 
SMARTCARD_LASTBIT_ENABLE


	)

798 
	#SMBUS_DUALADDRESS_DISABLED
 
SMBUS_DUALADDRESS_DISABLE


	)

799 
	#SMBUS_DUALADDRESS_ENABLED
 
SMBUS_DUALADDRESS_ENABLE


	)

800 
	#SMBUS_GENERALCALL_DISABLED
 
SMBUS_GENERALCALL_DISABLE


	)

801 
	#SMBUS_GENERALCALL_ENABLED
 
SMBUS_GENERALCALL_ENABLE


	)

802 
	#SMBUS_NOSTRETCH_DISABLED
 
SMBUS_NOSTRETCH_DISABLE


	)

803 
	#SMBUS_NOSTRETCH_ENABLED
 
SMBUS_NOSTRETCH_ENABLE


	)

804 
	#SMBUS_ANALOGFILTER_ENABLED
 
SMBUS_ANALOGFILTER_ENABLE


	)

805 
	#SMBUS_ANALOGFILTER_DISABLED
 
SMBUS_ANALOGFILTER_DISABLE


	)

806 
	#SMBUS_PEC_DISABLED
 
SMBUS_PEC_DISABLE


	)

807 
	#SMBUS_PEC_ENABLED
 
SMBUS_PEC_ENABLE


	)

808 
	#HAL_SMBUS_STATE_SLAVE_LISTEN
 
HAL_SMBUS_STATE_LISTEN


	)

816 
	#SPI_TIMODE_DISABLED
 
SPI_TIMODE_DISABLE


	)

817 
	#SPI_TIMODE_ENABLED
 
SPI_TIMODE_ENABLE


	)

819 
	#SPI_CRCCALCULATION_DISABLED
 
SPI_CRCCALCULATION_DISABLE


	)

820 
	#SPI_CRCCALCULATION_ENABLED
 
SPI_CRCCALCULATION_ENABLE


	)

822 
	#SPI_NSS_PULSE_DISABLED
 
SPI_NSS_PULSE_DISABLE


	)

823 
	#SPI_NSS_PULSE_ENABLED
 
SPI_NSS_PULSE_ENABLE


	)

832 
	#CCER_CCxE_MASK
 
TIM_CCER_CCxE_MASK


	)

833 
	#CCER_CCxNE_MASK
 
TIM_CCER_CCxNE_MASK


	)

835 
	#TIM_DMABa£_CR1
 
TIM_DMABASE_CR1


	)

836 
	#TIM_DMABa£_CR2
 
TIM_DMABASE_CR2


	)

837 
	#TIM_DMABa£_SMCR
 
TIM_DMABASE_SMCR


	)

838 
	#TIM_DMABa£_DIER
 
TIM_DMABASE_DIER


	)

839 
	#TIM_DMABa£_SR
 
TIM_DMABASE_SR


	)

840 
	#TIM_DMABa£_EGR
 
TIM_DMABASE_EGR


	)

841 
	#TIM_DMABa£_CCMR1
 
TIM_DMABASE_CCMR1


	)

842 
	#TIM_DMABa£_CCMR2
 
TIM_DMABASE_CCMR2


	)

843 
	#TIM_DMABa£_CCER
 
TIM_DMABASE_CCER


	)

844 
	#TIM_DMABa£_CNT
 
TIM_DMABASE_CNT


	)

845 
	#TIM_DMABa£_PSC
 
TIM_DMABASE_PSC


	)

846 
	#TIM_DMABa£_ARR
 
TIM_DMABASE_ARR


	)

847 
	#TIM_DMABa£_RCR
 
TIM_DMABASE_RCR


	)

848 
	#TIM_DMABa£_CCR1
 
TIM_DMABASE_CCR1


	)

849 
	#TIM_DMABa£_CCR2
 
TIM_DMABASE_CCR2


	)

850 
	#TIM_DMABa£_CCR3
 
TIM_DMABASE_CCR3


	)

851 
	#TIM_DMABa£_CCR4
 
TIM_DMABASE_CCR4


	)

852 
	#TIM_DMABa£_BDTR
 
TIM_DMABASE_BDTR


	)

853 
	#TIM_DMABa£_DCR
 
TIM_DMABASE_DCR


	)

854 
	#TIM_DMABa£_DMAR
 
TIM_DMABASE_DMAR


	)

855 
	#TIM_DMABa£_OR1
 
TIM_DMABASE_OR1


	)

856 
	#TIM_DMABa£_CCMR3
 
TIM_DMABASE_CCMR3


	)

857 
	#TIM_DMABa£_CCR5
 
TIM_DMABASE_CCR5


	)

858 
	#TIM_DMABa£_CCR6
 
TIM_DMABASE_CCR6


	)

859 
	#TIM_DMABa£_OR2
 
TIM_DMABASE_OR2


	)

860 
	#TIM_DMABa£_OR3
 
TIM_DMABASE_OR3


	)

861 
	#TIM_DMABa£_OR
 
TIM_DMABASE_OR


	)

863 
	#TIM_Ev’tSourû_Upd©e
 
TIM_EVENTSOURCE_UPDATE


	)

864 
	#TIM_Ev’tSourû_CC1
 
TIM_EVENTSOURCE_CC1


	)

865 
	#TIM_Ev’tSourû_CC2
 
TIM_EVENTSOURCE_CC2


	)

866 
	#TIM_Ev’tSourû_CC3
 
TIM_EVENTSOURCE_CC3


	)

867 
	#TIM_Ev’tSourû_CC4
 
TIM_EVENTSOURCE_CC4


	)

868 
	#TIM_Ev’tSourû_COM
 
TIM_EVENTSOURCE_COM


	)

869 
	#TIM_Ev’tSourû_Trigg”
 
TIM_EVENTSOURCE_TRIGGER


	)

870 
	#TIM_Ev’tSourû_B»ak
 
TIM_EVENTSOURCE_BREAK


	)

871 
	#TIM_Ev’tSourû_B»ak2
 
TIM_EVENTSOURCE_BREAK2


	)

873 
	#TIM_DMABur¡L’gth_1T¿nsãr
 
TIM_DMABURSTLENGTH_1TRANSFER


	)

874 
	#TIM_DMABur¡L’gth_2T¿nsãrs
 
TIM_DMABURSTLENGTH_2TRANSFERS


	)

875 
	#TIM_DMABur¡L’gth_3T¿nsãrs
 
TIM_DMABURSTLENGTH_3TRANSFERS


	)

876 
	#TIM_DMABur¡L’gth_4T¿nsãrs
 
TIM_DMABURSTLENGTH_4TRANSFERS


	)

877 
	#TIM_DMABur¡L’gth_5T¿nsãrs
 
TIM_DMABURSTLENGTH_5TRANSFERS


	)

878 
	#TIM_DMABur¡L’gth_6T¿nsãrs
 
TIM_DMABURSTLENGTH_6TRANSFERS


	)

879 
	#TIM_DMABur¡L’gth_7T¿nsãrs
 
TIM_DMABURSTLENGTH_7TRANSFERS


	)

880 
	#TIM_DMABur¡L’gth_8T¿nsãrs
 
TIM_DMABURSTLENGTH_8TRANSFERS


	)

881 
	#TIM_DMABur¡L’gth_9T¿nsãrs
 
TIM_DMABURSTLENGTH_9TRANSFERS


	)

882 
	#TIM_DMABur¡L’gth_10T¿nsãrs
 
TIM_DMABURSTLENGTH_10TRANSFERS


	)

883 
	#TIM_DMABur¡L’gth_11T¿nsãrs
 
TIM_DMABURSTLENGTH_11TRANSFERS


	)

884 
	#TIM_DMABur¡L’gth_12T¿nsãrs
 
TIM_DMABURSTLENGTH_12TRANSFERS


	)

885 
	#TIM_DMABur¡L’gth_13T¿nsãrs
 
TIM_DMABURSTLENGTH_13TRANSFERS


	)

886 
	#TIM_DMABur¡L’gth_14T¿nsãrs
 
TIM_DMABURSTLENGTH_14TRANSFERS


	)

887 
	#TIM_DMABur¡L’gth_15T¿nsãrs
 
TIM_DMABURSTLENGTH_15TRANSFERS


	)

888 
	#TIM_DMABur¡L’gth_16T¿nsãrs
 
TIM_DMABURSTLENGTH_16TRANSFERS


	)

889 
	#TIM_DMABur¡L’gth_17T¿nsãrs
 
TIM_DMABURSTLENGTH_17TRANSFERS


	)

890 
	#TIM_DMABur¡L’gth_18T¿nsãrs
 
TIM_DMABURSTLENGTH_18TRANSFERS


	)

899 
	#TSC_SYNC_POL_FALL
 
TSC_SYNC_POLARITY_FALLING


	)

900 
	#TSC_SYNC_POL_RISE_HIGH
 
TSC_SYNC_POLARITY_RISING


	)

908 
	#UART_ONEBIT_SAMPLING_DISABLED
 
UART_ONE_BIT_SAMPLE_DISABLE


	)

909 
	#UART_ONEBIT_SAMPLING_ENABLED
 
UART_ONE_BIT_SAMPLE_ENABLE


	)

910 
	#UART_ONE_BIT_SAMPLE_DISABLED
 
UART_ONE_BIT_SAMPLE_DISABLE


	)

911 
	#UART_ONE_BIT_SAMPLE_ENABLED
 
UART_ONE_BIT_SAMPLE_ENABLE


	)

913 
	#__HAL_UART_ONEBIT_ENABLE
 
__HAL_UART_ONE_BIT_SAMPLE_ENABLE


	)

914 
	#__HAL_UART_ONEBIT_DISABLE
 
__HAL_UART_ONE_BIT_SAMPLE_DISABLE


	)

916 
	#__DIV_SAMPLING16
 
UART_DIV_SAMPLING16


	)

917 
	#__DIVMANT_SAMPLING16
 
UART_DIVMANT_SAMPLING16


	)

918 
	#__DIVFRAQ_SAMPLING16
 
UART_DIVFRAQ_SAMPLING16


	)

919 
	#__UART_BRR_SAMPLING16
 
UART_BRR_SAMPLING16


	)

921 
	#__DIV_SAMPLING8
 
UART_DIV_SAMPLING8


	)

922 
	#__DIVMANT_SAMPLING8
 
UART_DIVMANT_SAMPLING8


	)

923 
	#__DIVFRAQ_SAMPLING8
 
UART_DIVFRAQ_SAMPLING8


	)

924 
	#__UART_BRR_SAMPLING8
 
UART_BRR_SAMPLING8


	)

926 
	#__DIV_LPUART
 
UART_DIV_LPUART


	)

928 
	#UART_WAKEUPMETHODE_IDLELINE
 
UART_WAKEUPMETHOD_IDLELINE


	)

929 
	#UART_WAKEUPMETHODE_ADDRESSMARK
 
UART_WAKEUPMETHOD_ADDRESSMARK


	)

940 
	#USART_CLOCK_DISABLED
 
USART_CLOCK_DISABLE


	)

941 
	#USART_CLOCK_ENABLED
 
USART_CLOCK_ENABLE


	)

943 
	#USARTNACK_ENABLED
 
USART_NACK_ENABLE


	)

944 
	#USARTNACK_DISABLED
 
USART_NACK_DISABLE


	)

952 
	#CFR_BASE
 
WWDG_CFR_BASE


	)

961 
	#CAN_Fž‹rFIFO0
 
CAN_FILTER_FIFO0


	)

962 
	#CAN_Fž‹rFIFO1
 
CAN_FILTER_FIFO1


	)

963 
	#CAN_IT_RQCP0
 
CAN_IT_TME


	)

964 
	#CAN_IT_RQCP1
 
CAN_IT_TME


	)

965 
	#CAN_IT_RQCP2
 
CAN_IT_TME


	)

966 
	#INAK_TIMEOUT
 
CAN_TIMEOUT_VALUE


	)

967 
	#SLAK_TIMEOUT
 
CAN_TIMEOUT_VALUE


	)

968 
	#CAN_TXSTATUS_FAILED
 ((
ušt8_t
)0x00U)

	)

969 
	#CAN_TXSTATUS_OK
 ((
ušt8_t
)0x01U)

	)

970 
	#CAN_TXSTATUS_PENDING
 ((
ušt8_t
)0x02U)

	)

980 
	#VLAN_TAG
 
ETH_VLAN_TAG


	)

981 
	#MIN_ETH_PAYLOAD
 
ETH_MIN_ETH_PAYLOAD


	)

982 
	#MAX_ETH_PAYLOAD
 
ETH_MAX_ETH_PAYLOAD


	)

983 
	#JUMBO_FRAME_PAYLOAD
 
ETH_JUMBO_FRAME_PAYLOAD


	)

984 
	#MACMIIAR_CR_MASK
 
ETH_MACMIIAR_CR_MASK


	)

985 
	#MACCR_CLEAR_MASK
 
ETH_MACCR_CLEAR_MASK


	)

986 
	#MACFCR_CLEAR_MASK
 
ETH_MACFCR_CLEAR_MASK


	)

987 
	#DMAOMR_CLEAR_MASK
 
ETH_DMAOMR_CLEAR_MASK


	)

989 
	#ETH_MMCCR
 ((
ušt32_t
)0x00000100U)

	)

990 
	#ETH_MMCRIR
 ((
ušt32_t
)0x00000104U)

	)

991 
	#ETH_MMCTIR
 ((
ušt32_t
)0x00000108U)

	)

992 
	#ETH_MMCRIMR
 ((
ušt32_t
)0x0000010CU)

	)

993 
	#ETH_MMCTIMR
 ((
ušt32_t
)0x00000110U)

	)

994 
	#ETH_MMCTGFSCCR
 ((
ušt32_t
)0x0000014CU)

	)

995 
	#ETH_MMCTGFMSCCR
 ((
ušt32_t
)0x00000150U)

	)

996 
	#ETH_MMCTGFCR
 ((
ušt32_t
)0x00000168U)

	)

997 
	#ETH_MMCRFCECR
 ((
ušt32_t
)0x00000194U)

	)

998 
	#ETH_MMCRFAECR
 ((
ušt32_t
)0x00000198U)

	)

999 
	#ETH_MMCRGUFCR
 ((
ušt32_t
)0x000001C4U)

	)

1001 
	#ETH_MAC_TXFIFO_FULL
 ((
ušt32_t
)0x02000000è

	)

1002 
	#ETH_MAC_TXFIFONOT_EMPTY
 ((
ušt32_t
)0x01000000è

	)

1003 
	#ETH_MAC_TXFIFO_WRITE_ACTIVE
 ((
ušt32_t
)0x00400000è

	)

1004 
	#ETH_MAC_TXFIFO_IDLE
 ((
ušt32_t
)0x00000000è

	)

1005 
	#ETH_MAC_TXFIFO_READ
 ((
ušt32_t
)0x00100000è

	)

1006 
	#ETH_MAC_TXFIFO_WAITING
 ((
ušt32_t
)0x00200000è

	)

1007 
	#ETH_MAC_TXFIFO_WRITING
 ((
ušt32_t
)0x00300000è

	)

1008 
	#ETH_MAC_TRANSMISSION_PAUSE
 ((
ušt32_t
)0x00080000è

	)

1009 
	#ETH_MAC_TRANSMITFRAMECONTROLLER_IDLE
 ((
ušt32_t
)0x00000000è

	)

1010 
	#ETH_MAC_TRANSMITFRAMECONTROLLER_WAITING
 ((
ušt32_t
)0x00020000è

	)

1011 
	#ETH_MAC_TRANSMITFRAMECONTROLLER_GENRATING_PCF
 ((
ušt32_t
)0x00040000è

	)

1012 
	#ETH_MAC_TRANSMITFRAMECONTROLLER_TRANSFERRING
 ((
ušt32_t
)0x00060000è

	)

1013 
	#ETH_MAC_MII_TRANSMIT_ACTIVE
 ((
ušt32_t
)0x00010000è

	)

1014 
	#ETH_MAC_RXFIFO_EMPTY
 ((
ušt32_t
)0x00000000è

	)

1015 
	#ETH_MAC_RXFIFO_BELOW_THRESHOLD
 ((
ušt32_t
)0x00000100è

	)

1016 
	#ETH_MAC_RXFIFO_ABOVE_THRESHOLD
 ((
ušt32_t
)0x00000200è

	)

1017 
	#ETH_MAC_RXFIFO_FULL
 ((
ušt32_t
)0x00000300è

	)

1018 #ià
defšed
(
STM32F1
)

1020 
	#ETH_MAC_READCONTROLLER_IDLE
 ((
ušt32_t
)0x00000000è

	)

1021 
	#ETH_MAC_READCONTROLLER_READING_DATA
 ((
ušt32_t
)0x00000020è

	)

1022 
	#ETH_MAC_READCONTROLLER_READING_STATUS
 ((
ušt32_t
)0x00000040è

	)

1024 
	#ETH_MAC_READCONTROLLER_FLUSHING
 ((
ušt32_t
)0x00000060è

	)

1025 
	#ETH_MAC_RXFIFO_WRITE_ACTIVE
 ((
ušt32_t
)0x00000010è

	)

1026 
	#ETH_MAC_SMALL_FIFO_NOTACTIVE
 ((
ušt32_t
)0x00000000è

	)

1027 
	#ETH_MAC_SMALL_FIFO_READ_ACTIVE
 ((
ušt32_t
)0x00000002è

	)

1028 
	#ETH_MAC_SMALL_FIFO_WRITE_ACTIVE
 ((
ušt32_t
)0x00000004è

	)

1029 
	#ETH_MAC_SMALL_FIFO_RW_ACTIVE
 ((
ušt32_t
)0x00000006è

	)

1030 
	#ETH_MAC_MII_RECEIVE_PROTOCOL_ACTIVE
 ((
ušt32_t
)0x00000001è

	)

1039 
	#HAL_DCMI_ERROR_OVF
 
HAL_DCMI_ERROR_OVR


	)

1040 
	#DCMI_IT_OVF
 
DCMI_IT_OVR


	)

1041 
	#DCMI_FLAG_OVFRI
 
DCMI_FLAG_OVRRI


	)

1042 
	#DCMI_FLAG_OVFMI
 
DCMI_FLAG_OVRMI


	)

1044 
	#HAL_DCMI_CÚfigCROP
 
HAL_DCMI_CÚfigCrÝ


	)

1045 
	#HAL_DCMI_EÇbËCROP
 
HAL_DCMI_EÇbËCrÝ


	)

1046 
	#HAL_DCMI_Di§bËCROP
 
HAL_DCMI_Di§bËCrÝ


	)

1052 #ià
defšed
(
STM32L4xx
è|| defšed(
STM32F7
è|| defšed(
STM32F427xx
è|| defšed(
STM32F437xx
) ||\

1053 
defšed
(
STM32F429xx
è|| defšed(
STM32F439xx
è|| defšed(
STM32F469xx
è|| defšed(
STM32F479xx
)

1057 
	#DMA2D_ARGB8888
 
DMA2D_OUTPUT_ARGB8888


	)

1058 
	#DMA2D_RGB888
 
DMA2D_OUTPUT_RGB888


	)

1059 
	#DMA2D_RGB565
 
DMA2D_OUTPUT_RGB565


	)

1060 
	#DMA2D_ARGB1555
 
DMA2D_OUTPUT_ARGB1555


	)

1061 
	#DMA2D_ARGB4444
 
DMA2D_OUTPUT_ARGB4444


	)

1063 
	#CM_ARGB8888
 
DMA2D_INPUT_ARGB8888


	)

1064 
	#CM_RGB888
 
DMA2D_INPUT_RGB888


	)

1065 
	#CM_RGB565
 
DMA2D_INPUT_RGB565


	)

1066 
	#CM_ARGB1555
 
DMA2D_INPUT_ARGB1555


	)

1067 
	#CM_ARGB4444
 
DMA2D_INPUT_ARGB4444


	)

1068 
	#CM_L8
 
DMA2D_INPUT_L8


	)

1069 
	#CM_AL44
 
DMA2D_INPUT_AL44


	)

1070 
	#CM_AL88
 
DMA2D_INPUT_AL88


	)

1071 
	#CM_L4
 
DMA2D_INPUT_L4


	)

1072 
	#CM_A8
 
DMA2D_INPUT_A8


	)

1073 
	#CM_A4
 
DMA2D_INPUT_A4


	)

1092 
	#HAL_CRYP_ComputiÚC¶tC®lback
 
HAL_CRYPEx_ComputiÚC¶tC®lback


	)

1100 
	#HAL_HASH_STATETy³Def
 
HAL_HASH_S‹Ty³Def


	)

1101 
	#HAL_HASHPha£Ty³Def
 
HAL_HASH_Pha£Ty³Def


	)

1102 
	#HAL_HMAC_MD5_Fšish
 
HAL_HASH_MD5_Fšish


	)

1103 
	#HAL_HMAC_SHA1_Fšish
 
HAL_HASH_SHA1_Fšish


	)

1104 
	#HAL_HMAC_SHA224_Fšish
 
HAL_HASH_SHA224_Fšish


	)

1105 
	#HAL_HMAC_SHA256_Fšish
 
HAL_HASH_SHA256_Fšish


	)

1109 
	#HASH_AlgoS–eùiÚ_SHA1
 
HASH_ALGOSELECTION_SHA1


	)

1110 
	#HASH_AlgoS–eùiÚ_SHA224
 
HASH_ALGOSELECTION_SHA224


	)

1111 
	#HASH_AlgoS–eùiÚ_SHA256
 
HASH_ALGOSELECTION_SHA256


	)

1112 
	#HASH_AlgoS–eùiÚ_MD5
 
HASH_ALGOSELECTION_MD5


	)

1114 
	#HASH_AlgoMode_HASH
 
HASH_ALGOMODE_HASH


	)

1115 
	#HASH_AlgoMode_HMAC
 
HASH_ALGOMODE_HMAC


	)

1117 
	#HASH_HMACKeyTy³_ShÜtKey
 
HASH_HMAC_KEYTYPE_SHORTKEY


	)

1118 
	#HASH_HMACKeyTy³_LÚgKey
 
HASH_HMAC_KEYTYPE_LONGKEY


	)

1126 
	#HAL_EÇbËDBGSË•Mode
 
HAL_DBGMCU_EÇbËDBGSË•Mode


	)

1127 
	#HAL_Di§bËDBGSË•Mode
 
HAL_DBGMCU_Di§bËDBGSË•Mode


	)

1128 
	#HAL_EÇbËDBGStÝMode
 
HAL_DBGMCU_EÇbËDBGStÝMode


	)

1129 
	#HAL_Di§bËDBGStÝMode
 
HAL_DBGMCU_Di§bËDBGStÝMode


	)

1130 
	#HAL_EÇbËDBGSndbyMode
 
HAL_DBGMCU_EÇbËDBGSndbyMode


	)

1131 
	#HAL_Di§bËDBGSndbyMode
 
HAL_DBGMCU_Di§bËDBGSndbyMode


	)

1132 
	#HAL_DBG_LowPow”CÚfig
(
P”h
, 
cmd
è(((cmd)==
ENABLE
)? 
	`HAL_DBGMCU_DBG_EÇbËLowPow”CÚfig
(P”hè: 
	`HAL_DBGMCU_DBG_Di§bËLowPow”CÚfig
(P”h))

	)

1133 
	#HAL_VREFINT_OuutS–eù
 
HAL_SYSCFG_VREFINT_OuutS–eù


	)

1134 
	#HAL_Lock_Cmd
(
cmd
è(((cmd)==
ENABLE
è? 
	`HAL_SYSCFG_EÇbË_Lock_VREFINT
(è: 
	`HAL_SYSCFG_Di§bË_Lock_VREFINT
())

	)

1135 #ià
defšed
(
STM32L0
)

1137 
	#HAL_VREFINT_Cmd
(
cmd
è(((cmd)==
ENABLE
)? 
	`HAL_SYSCFG_EÇbËVREFINT
(è: 
	`HAL_SYSCFG_Di§bËVREFINT
())

	)

1139 
	#HAL_ADC_EÇbËBufãr_Cmd
(
cmd
è(((cmd)==
ENABLE
è? 
	`HAL_ADCEx_EÇbËVREFINT
(è: 
	`HAL_ADCEx_Di§bËVREFINT
())

	)

1140 
	#HAL_ADC_EÇbËBufãrS’sÜ_Cmd
(
cmd
è(((cmd)==
ENABLE
è? 
	`HAL_ADCEx_EÇbËVREFINTTempS’sÜ
(è: 
	`HAL_ADCEx_Di§bËVREFINTTempS’sÜ
())

	)

1148 
	#FLASH_H®fPageProg¿m
 
HAL_FLASHEx_H®fPageProg¿m


	)

1149 
	#FLASH_EÇbËRunPow”Down
 
HAL_FLASHEx_EÇbËRunPow”Down


	)

1150 
	#FLASH_Di§bËRunPow”Down
 
HAL_FLASHEx_Di§bËRunPow”Down


	)

1151 
	#HAL_DATA_EEPROMEx_UÆock
 
HAL_FLASHEx_DATAEEPROM_UÆock


	)

1152 
	#HAL_DATA_EEPROMEx_Lock
 
HAL_FLASHEx_DATAEEPROM_Lock


	)

1153 
	#HAL_DATA_EEPROMEx_E¿£
 
HAL_FLASHEx_DATAEEPROM_E¿£


	)

1154 
	#HAL_DATA_EEPROMEx_Prog¿m
 
HAL_FLASHEx_DATAEEPROM_Prog¿m


	)

1163 
	#HAL_I2CEx_AÇlogFž‹r_CÚfig
 
HAL_I2CEx_CÚfigAÇlogFž‹r


	)

1164 
	#HAL_I2CEx_Dig™®Fž‹r_CÚfig
 
HAL_I2CEx_CÚfigDig™®Fž‹r


	)

1165 
	#HAL_FMPI2CEx_AÇlogFž‹r_CÚfig
 
HAL_FMPI2CEx_CÚfigAÇlogFž‹r


	)

1166 
	#HAL_FMPI2CEx_Dig™®Fž‹r_CÚfig
 
HAL_FMPI2CEx_CÚfigDig™®Fž‹r


	)

1168 
	#HAL_I2CFa¡ModePlusCÚfig
(
SYSCFG_I2CFa¡ModePlus
, 
cmd
è(((cmd)==
ENABLE
)? 
	`HAL_I2CEx_EÇbËFa¡ModePlus
(SYSCFG_I2CFa¡ModePlus): 
	`HAL_I2CEx_Di§bËFa¡ModePlus
(SYSCFG_I2CFa¡ModePlus))

	)

1176 
	#HAL_PWR_PVDCÚfig
 
HAL_PWR_CÚfigPVD


	)

1177 
	#HAL_PWR_Di§bËBkUpReg
 
HAL_PWREx_Di§bËBkUpReg


	)

1178 
	#HAL_PWR_Di§bËFÏshPow”Down
 
HAL_PWREx_Di§bËFÏshPow”Down


	)

1179 
	#HAL_PWR_Di§bËVddio2MÚ™Ü
 
HAL_PWREx_Di§bËVddio2MÚ™Ü


	)

1180 
	#HAL_PWR_EÇbËBkUpReg
 
HAL_PWREx_EÇbËBkUpReg


	)

1181 
	#HAL_PWR_EÇbËFÏshPow”Down
 
HAL_PWREx_EÇbËFÏshPow”Down


	)

1182 
	#HAL_PWR_EÇbËVddio2MÚ™Ü
 
HAL_PWREx_EÇbËVddio2MÚ™Ü


	)

1183 
	#HAL_PWR_PVD_PVM_IRQHªdËr
 
HAL_PWREx_PVD_PVM_IRQHªdËr


	)

1184 
	#HAL_PWR_PVDLev–CÚfig
 
HAL_PWR_CÚfigPVD


	)

1185 
	#HAL_PWR_Vddio2MÚ™Ü_IRQHªdËr
 
HAL_PWREx_Vddio2MÚ™Ü_IRQHªdËr


	)

1186 
	#HAL_PWR_Vddio2MÚ™ÜC®lback
 
HAL_PWREx_Vddio2MÚ™ÜC®lback


	)

1187 
	#HAL_PWREx_Aùiv©eOv”Drive
 
HAL_PWREx_EÇbËOv”Drive


	)

1188 
	#HAL_PWREx_D—ùiv©eOv”Drive
 
HAL_PWREx_Di§bËOv”Drive


	)

1189 
	#HAL_PWREx_Di§bËSDADCAÇlog
 
HAL_PWREx_Di§bËSDADC


	)

1190 
	#HAL_PWREx_EÇbËSDADCAÇlog
 
HAL_PWREx_EÇbËSDADC


	)

1191 
	#HAL_PWREx_PVMCÚfig
 
HAL_PWREx_CÚfigPVM


	)

1193 
	#PWR_MODE_NORMAL
 
PWR_PVD_MODE_NORMAL


	)

1194 
	#PWR_MODE_IT_RISING
 
PWR_PVD_MODE_IT_RISING


	)

1195 
	#PWR_MODE_IT_FALLING
 
PWR_PVD_MODE_IT_FALLING


	)

1196 
	#PWR_MODE_IT_RISING_FALLING
 
PWR_PVD_MODE_IT_RISING_FALLING


	)

1197 
	#PWR_MODE_EVENT_RISING
 
PWR_PVD_MODE_EVENT_RISING


	)

1198 
	#PWR_MODE_EVENT_FALLING
 
PWR_PVD_MODE_EVENT_FALLING


	)

1199 
	#PWR_MODE_EVENT_RISING_FALLING
 
PWR_PVD_MODE_EVENT_RISING_FALLING


	)

1201 
	#CR_OFFSET_BB
 
PWR_CR_OFFSET_BB


	)

1202 
	#CSR_OFFSET_BB
 
PWR_CSR_OFFSET_BB


	)

1204 
	#DBP_B™Numb”
 
DBP_BIT_NUMBER


	)

1205 
	#PVDE_B™Numb”
 
PVDE_BIT_NUMBER


	)

1206 
	#PMODE_B™Numb”
 
PMODE_BIT_NUMBER


	)

1207 
	#EWUP_B™Numb”
 
EWUP_BIT_NUMBER


	)

1208 
	#FPDS_B™Numb”
 
FPDS_BIT_NUMBER


	)

1209 
	#ODEN_B™Numb”
 
ODEN_BIT_NUMBER


	)

1210 
	#ODSWEN_B™Numb”
 
ODSWEN_BIT_NUMBER


	)

1211 
	#MRLVDS_B™Numb”
 
MRLVDS_BIT_NUMBER


	)

1212 
	#LPLVDS_B™Numb”
 
LPLVDS_BIT_NUMBER


	)

1213 
	#BRE_B™Numb”
 
BRE_BIT_NUMBER


	)

1215 
	#PWR_MODE_EVT
 
PWR_PVD_MODE_NORMAL


	)

1224 
	#HAL_SMBUS_SÏve_Li¡’_IT
 
HAL_SMBUS_EÇbËLi¡’_IT


	)

1225 
	#HAL_SMBUS_SÏveAddrC®lback
 
HAL_SMBUS_AddrC®lback


	)

1226 
	#HAL_SMBUS_SÏveLi¡’C¶tC®lback
 
HAL_SMBUS_Li¡’C¶tC®lback


	)

1234 
	#HAL_SPI_FlushRxFifo
 
HAL_SPIEx_FlushRxFifo


	)

1242 
	#HAL_TIM_DMAD–ayPul£C¶t
 
TIM_DMAD–ayPul£C¶t


	)

1243 
	#HAL_TIM_DMAE¼Ü
 
TIM_DMAE¼Ü


	)

1244 
	#HAL_TIM_DMAC­tu»C¶t
 
TIM_DMAC­tu»C¶t


	)

1245 
	#HAL_TIMEx_DMACommutiÚC¶t
 
TIMEx_DMACommutiÚC¶t


	)

1253 
	#HAL_UART_WakeupC®lback
 
HAL_UARTEx_WakeupC®lback


	)

1261 
	#HAL_LTDC_LšeEv’C®lback
 
HAL_LTDC_LšeEv’tC®lback


	)

1280 
	#AES_IT_CC
 
CRYP_IT_CC


	)

1281 
	#AES_IT_ERR
 
CRYP_IT_ERR


	)

1282 
	#AES_FLAG_CCF
 
CRYP_FLAG_CCF


	)

1290 
	#__HAL_GET_BOOT_MODE
 
__HAL_SYSCFG_GET_BOOT_MODE


	)

1291 
	#__HAL_REMAPMEMORY_FLASH
 
__HAL_SYSCFG_REMAPMEMORY_FLASH


	)

1292 
	#__HAL_REMAPMEMORY_SYSTEMFLASH
 
__HAL_SYSCFG_REMAPMEMORY_SYSTEMFLASH


	)

1293 
	#__HAL_REMAPMEMORY_SRAM
 
__HAL_SYSCFG_REMAPMEMORY_SRAM


	)

1294 
	#__HAL_REMAPMEMORY_FMC
 
__HAL_SYSCFG_REMAPMEMORY_FMC


	)

1295 
	#__HAL_REMAPMEMORY_FMC_SDRAM
 
__HAL_SYSCFG_REMAPMEMORY_FMC_SDRAM


	)

1296 
	#__HAL_REMAPMEMORY_FSMC
 
__HAL_SYSCFG_REMAPMEMORY_FSMC


	)

1297 
	#__HAL_REMAPMEMORY_QUADSPI
 
__HAL_SYSCFG_REMAPMEMORY_QUADSPI


	)

1298 
	#__HAL_FMC_BANK
 
__HAL_SYSCFG_FMC_BANK


	)

1299 
	#__HAL_GET_FLAG
 
__HAL_SYSCFG_GET_FLAG


	)

1300 
	#__HAL_CLEAR_FLAG
 
__HAL_SYSCFG_CLEAR_FLAG


	)

1301 
	#__HAL_VREFINT_OUT_ENABLE
 
__HAL_SYSCFG_VREFINT_OUT_ENABLE


	)

1302 
	#__HAL_VREFINT_OUT_DISABLE
 
__HAL_SYSCFG_VREFINT_OUT_DISABLE


	)

1304 
	#SYSCFG_FLAG_VREF_READY
 
SYSCFG_FLAG_VREFINT_READY


	)

1305 
	#SYSCFG_FLAG_RC48
 
RCC_FLAG_HSI48


	)

1306 
	#IS_SYSCFG_FASTMODEPLUS_CONFIG
 
IS_I2C_FASTMODEPLUS


	)

1307 
	#UFB_MODE_B™Numb”
 
UFB_MODE_BIT_NUMBER


	)

1308 
	#CMP_PD_B™Numb”
 
CMP_PD_BIT_NUMBER


	)

1318 
	#__ADC_ENABLE
 
__HAL_ADC_ENABLE


	)

1319 
	#__ADC_DISABLE
 
__HAL_ADC_DISABLE


	)

1320 
	#__HAL_ADC_ENABLING_CONDITIONS
 
ADC_ENABLING_CONDITIONS


	)

1321 
	#__HAL_ADC_DISABLING_CONDITIONS
 
ADC_DISABLING_CONDITIONS


	)

1322 
	#__HAL_ADC_IS_ENABLED
 
ADC_IS_ENABLE


	)

1323 
	#__ADC_IS_ENABLED
 
ADC_IS_ENABLE


	)

1324 
	#__HAL_ADC_IS_SOFTWARE_START_REGULAR
 
ADC_IS_SOFTWARE_START_REGULAR


	)

1325 
	#__HAL_ADC_IS_SOFTWARE_START_INJECTED
 
ADC_IS_SOFTWARE_START_INJECTED


	)

1326 
	#__HAL_ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED
 
ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED


	)

1327 
	#__HAL_ADC_IS_CONVERSION_ONGOING_REGULAR
 
ADC_IS_CONVERSION_ONGOING_REGULAR


	)

1328 
	#__HAL_ADC_IS_CONVERSION_ONGOING_INJECTED
 
ADC_IS_CONVERSION_ONGOING_INJECTED


	)

1329 
	#__HAL_ADC_IS_CONVERSION_ONGOING
 
ADC_IS_CONVERSION_ONGOING


	)

1330 
	#__HAL_ADC_CLEAR_ERRORCODE
 
ADC_CLEAR_ERRORCODE


	)

1332 
	#__HAL_ADC_GET_RESOLUTION
 
ADC_GET_RESOLUTION


	)

1333 
	#__HAL_ADC_JSQR_RK
 
ADC_JSQR_RK


	)

1334 
	#__HAL_ADC_CFGR_AWD1CH
 
ADC_CFGR_AWD1CH_SHIFT


	)

1335 
	#__HAL_ADC_CFGR_AWD23CR
 
ADC_CFGR_AWD23CR


	)

1336 
	#__HAL_ADC_CFGR_INJECT_AUTO_CONVERSION
 
ADC_CFGR_INJECT_AUTO_CONVERSION


	)

1337 
	#__HAL_ADC_CFGR_INJECT_CONTEXT_QUEUE
 
ADC_CFGR_INJECT_CONTEXT_QUEUE


	)

1338 
	#__HAL_ADC_CFGR_INJECT_DISCCONTINUOUS
 
ADC_CFGR_INJECT_DISCCONTINUOUS


	)

1339 
	#__HAL_ADC_CFGR_REG_DISCCONTINUOUS
 
ADC_CFGR_REG_DISCCONTINUOUS


	)

1340 
	#__HAL_ADC_CFGR_DISCONTINUOUS_NUM
 
ADC_CFGR_DISCONTINUOUS_NUM


	)

1341 
	#__HAL_ADC_CFGR_AUTOWAIT
 
ADC_CFGR_AUTOWAIT


	)

1342 
	#__HAL_ADC_CFGR_CONTINUOUS
 
ADC_CFGR_CONTINUOUS


	)

1343 
	#__HAL_ADC_CFGR_OVERRUN
 
ADC_CFGR_OVERRUN


	)

1344 
	#__HAL_ADC_CFGR_DMACONTREQ
 
ADC_CFGR_DMACONTREQ


	)

1345 
	#__HAL_ADC_CFGR_EXTSEL
 
ADC_CFGR_EXTSEL_SET


	)

1346 
	#__HAL_ADC_JSQR_JEXTSEL
 
ADC_JSQR_JEXTSEL_SET


	)

1347 
	#__HAL_ADC_OFR_CHANNEL
 
ADC_OFR_CHANNEL


	)

1348 
	#__HAL_ADC_DIFSEL_CHANNEL
 
ADC_DIFSEL_CHANNEL


	)

1349 
	#__HAL_ADC_CALFACT_DIFF_SET
 
ADC_CALFACT_DIFF_SET


	)

1350 
	#__HAL_ADC_CALFACT_DIFF_GET
 
ADC_CALFACT_DIFF_GET


	)

1351 
	#__HAL_ADC_TRX_HIGHTHRESHOLD
 
ADC_TRX_HIGHTHRESHOLD


	)

1353 
	#__HAL_ADC_OFFSET_SHIFT_RESOLUTION
 
ADC_OFFSET_SHIFT_RESOLUTION


	)

1354 
	#__HAL_ADC_AWD1THRESHOLD_SHIFT_RESOLUTION
 
ADC_AWD1THRESHOLD_SHIFT_RESOLUTION


	)

1355 
	#__HAL_ADC_AWD23THRESHOLD_SHIFT_RESOLUTION
 
ADC_AWD23THRESHOLD_SHIFT_RESOLUTION


	)

1356 
	#__HAL_ADC_COMMON_REGISTER
 
ADC_COMMON_REGISTER


	)

1357 
	#__HAL_ADC_COMMON_CCR_MULTI
 
ADC_COMMON_CCR_MULTI


	)

1358 
	#__HAL_ADC_MULTIMODE_IS_ENABLED
 
ADC_MULTIMODE_IS_ENABLE


	)

1359 
	#__ADC_MULTIMODE_IS_ENABLED
 
ADC_MULTIMODE_IS_ENABLE


	)

1360 
	#__HAL_ADC_NONMULTIMODE_OR_MULTIMODEMASTER
 
ADC_NONMULTIMODE_OR_MULTIMODEMASTER


	)

1361 
	#__HAL_ADC_COMMON_ADC_OTHER
 
ADC_COMMON_ADC_OTHER


	)

1362 
	#__HAL_ADC_MULTI_SLAVE
 
ADC_MULTI_SLAVE


	)

1364 
	#__HAL_ADC_SQR1_L
 
ADC_SQR1_L_SHIFT


	)

1365 
	#__HAL_ADC_JSQR_JL
 
ADC_JSQR_JL_SHIFT


	)

1366 
	#__HAL_ADC_JSQR_RK_JL
 
ADC_JSQR_RK_JL


	)

1367 
	#__HAL_ADC_CR1_DISCONTINUOUS_NUM
 
ADC_CR1_DISCONTINUOUS_NUM


	)

1368 
	#__HAL_ADC_CR1_SCAN
 
ADC_CR1_SCAN_SET


	)

1369 
	#__HAL_ADC_CONVCYCLES_MAX_RANGE
 
ADC_CONVCYCLES_MAX_RANGE


	)

1370 
	#__HAL_ADC_CLOCK_PRESCALER_RANGE
 
ADC_CLOCK_PRESCALER_RANGE


	)

1371 
	#__HAL_ADC_GET_CLOCK_PRESCALER
 
ADC_GET_CLOCK_PRESCALER


	)

1373 
	#__HAL_ADC_SQR1
 
ADC_SQR1


	)

1374 
	#__HAL_ADC_SMPR1
 
ADC_SMPR1


	)

1375 
	#__HAL_ADC_SMPR2
 
ADC_SMPR2


	)

1376 
	#__HAL_ADC_SQR3_RK
 
ADC_SQR3_RK


	)

1377 
	#__HAL_ADC_SQR2_RK
 
ADC_SQR2_RK


	)

1378 
	#__HAL_ADC_SQR1_RK
 
ADC_SQR1_RK


	)

1379 
	#__HAL_ADC_CR2_CONTINUOUS
 
ADC_CR2_CONTINUOUS


	)

1380 
	#__HAL_ADC_CR1_DISCONTINUOUS
 
ADC_CR1_DISCONTINUOUS


	)

1381 
	#__HAL_ADC_CR1_SCANCONV
 
ADC_CR1_SCANCONV


	)

1382 
	#__HAL_ADC_CR2_EOCS–eùiÚ
 
ADC_CR2_EOCS–eùiÚ


	)

1383 
	#__HAL_ADC_CR2_DMACÚtReq
 
ADC_CR2_DMACÚtReq


	)

1384 
	#__HAL_ADC_JSQR
 
ADC_JSQR


	)

1386 
	#__HAL_ADC_CHSELR_CHANNEL
 
ADC_CHSELR_CHANNEL


	)

1387 
	#__HAL_ADC_CFGR1_REG_DISCCONTINUOUS
 
ADC_CFGR1_REG_DISCCONTINUOUS


	)

1388 
	#__HAL_ADC_CFGR1_AUTOOFF
 
ADC_CFGR1_AUTOOFF


	)

1389 
	#__HAL_ADC_CFGR1_AUTOWAIT
 
ADC_CFGR1_AUTOWAIT


	)

1390 
	#__HAL_ADC_CFGR1_CONTINUOUS
 
ADC_CFGR1_CONTINUOUS


	)

1391 
	#__HAL_ADC_CFGR1_OVERRUN
 
ADC_CFGR1_OVERRUN


	)

1392 
	#__HAL_ADC_CFGR1_SCANDIR
 
ADC_CFGR1_SCANDIR


	)

1393 
	#__HAL_ADC_CFGR1_DMACONTREQ
 
ADC_CFGR1_DMACONTREQ


	)

1402 
	#__HAL_DHR12R1_ALIGNEMENT
 
DAC_DHR12R1_ALIGNMENT


	)

1403 
	#__HAL_DHR12R2_ALIGNEMENT
 
DAC_DHR12R2_ALIGNMENT


	)

1404 
	#__HAL_DHR12RD_ALIGNEMENT
 
DAC_DHR12RD_ALIGNMENT


	)

1405 
	#IS_DAC_GENERATE_WAVE
 
IS_DAC_WAVE


	)

1414 
	#__HAL_FREEZE_TIM1_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM1


	)

1415 
	#__HAL_UNFREEZE_TIM1_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM1


	)

1416 
	#__HAL_FREEZE_TIM2_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM2


	)

1417 
	#__HAL_UNFREEZE_TIM2_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM2


	)

1418 
	#__HAL_FREEZE_TIM3_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM3


	)

1419 
	#__HAL_UNFREEZE_TIM3_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM3


	)

1420 
	#__HAL_FREEZE_TIM4_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM4


	)

1421 
	#__HAL_UNFREEZE_TIM4_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM4


	)

1422 
	#__HAL_FREEZE_TIM5_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM5


	)

1423 
	#__HAL_UNFREEZE_TIM5_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM5


	)

1424 
	#__HAL_FREEZE_TIM6_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM6


	)

1425 
	#__HAL_UNFREEZE_TIM6_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM6


	)

1426 
	#__HAL_FREEZE_TIM7_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM7


	)

1427 
	#__HAL_UNFREEZE_TIM7_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM7


	)

1428 
	#__HAL_FREEZE_TIM8_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM8


	)

1429 
	#__HAL_UNFREEZE_TIM8_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM8


	)

1431 
	#__HAL_FREEZE_TIM9_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM9


	)

1432 
	#__HAL_UNFREEZE_TIM9_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM9


	)

1433 
	#__HAL_FREEZE_TIM10_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM10


	)

1434 
	#__HAL_UNFREEZE_TIM10_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM10


	)

1435 
	#__HAL_FREEZE_TIM11_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM11


	)

1436 
	#__HAL_UNFREEZE_TIM11_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM11


	)

1437 
	#__HAL_FREEZE_TIM12_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM12


	)

1438 
	#__HAL_UNFREEZE_TIM12_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM12


	)

1439 
	#__HAL_FREEZE_TIM13_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM13


	)

1440 
	#__HAL_UNFREEZE_TIM13_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM13


	)

1441 
	#__HAL_FREEZE_TIM14_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM14


	)

1442 
	#__HAL_UNFREEZE_TIM14_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM14


	)

1443 
	#__HAL_FREEZE_CAN2_DBGMCU
 
__HAL_DBGMCU_FREEZE_CAN2


	)

1444 
	#__HAL_UNFREEZE_CAN2_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_CAN2


	)

1447 
	#__HAL_FREEZE_TIM15_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM15


	)

1448 
	#__HAL_UNFREEZE_TIM15_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM15


	)

1449 
	#__HAL_FREEZE_TIM16_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM16


	)

1450 
	#__HAL_UNFREEZE_TIM16_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM16


	)

1451 
	#__HAL_FREEZE_TIM17_DBGMCU
 
__HAL_DBGMCU_FREEZE_TIM17


	)

1452 
	#__HAL_UNFREEZE_TIM17_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_TIM17


	)

1453 
	#__HAL_FREEZE_RTC_DBGMCU
 
__HAL_DBGMCU_FREEZE_RTC


	)

1454 
	#__HAL_UNFREEZE_RTC_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_RTC


	)

1455 
	#__HAL_FREEZE_WWDG_DBGMCU
 
__HAL_DBGMCU_FREEZE_WWDG


	)

1456 
	#__HAL_UNFREEZE_WWDG_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_WWDG


	)

1457 
	#__HAL_FREEZE_IWDG_DBGMCU
 
__HAL_DBGMCU_FREEZE_IWDG


	)

1458 
	#__HAL_UNFREEZE_IWDG_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_IWDG


	)

1459 
	#__HAL_FREEZE_I2C1_TIMEOUT_DBGMCU
 
__HAL_DBGMCU_FREEZE_I2C1_TIMEOUT


	)

1460 
	#__HAL_UNFREEZE_I2C1_TIMEOUT_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_I2C1_TIMEOUT


	)

1461 
	#__HAL_FREEZE_I2C2_TIMEOUT_DBGMCU
 
__HAL_DBGMCU_FREEZE_I2C2_TIMEOUT


	)

1462 
	#__HAL_UNFREEZE_I2C2_TIMEOUT_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_I2C2_TIMEOUT


	)

1463 
	#__HAL_FREEZE_I2C3_TIMEOUT_DBGMCU
 
__HAL_DBGMCU_FREEZE_I2C3_TIMEOUT


	)

1464 
	#__HAL_UNFREEZE_I2C3_TIMEOUT_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_I2C3_TIMEOUT


	)

1465 
	#__HAL_FREEZE_CAN1_DBGMCU
 
__HAL_DBGMCU_FREEZE_CAN1


	)

1466 
	#__HAL_UNFREEZE_CAN1_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_CAN1


	)

1467 
	#__HAL_FREEZE_LPTIM1_DBGMCU
 
__HAL_DBGMCU_FREEZE_LPTIM1


	)

1468 
	#__HAL_UNFREEZE_LPTIM1_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_LPTIM1


	)

1469 
	#__HAL_FREEZE_LPTIM2_DBGMCU
 
__HAL_DBGMCU_FREEZE_LPTIM2


	)

1470 
	#__HAL_UNFREEZE_LPTIM2_DBGMCU
 
__HAL_DBGMCU_UNFREEZE_LPTIM2


	)

1479 #ià
defšed
(
STM32F3
)

1480 
	#COMP_START
 
__HAL_COMP_ENABLE


	)

1481 
	#COMP_STOP
 
__HAL_COMP_DISABLE


	)

1482 
	#COMP_LOCK
 
__HAL_COMP_LOCK


	)

1484 #ià
defšed
(
STM32F301x8
è|| defšed(
STM32F302x8
è|| defšed(
STM32F318xx
è|| defšed(
STM32F303x8
è|| defšed(
STM32F334x8
è|| defšed(
STM32F328xx
)

1485 
	#__HAL_COMP_EXTI_RISING_IT_ENABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE
(è: \

	)

1486 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_ENABLE_RISING_EDGE
() : \

1487 
__HAL_COMP_COMP6_EXTI_ENABLE_RISING_EDGE
())

1488 
	#__HAL_COMP_EXTI_RISING_IT_DISABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE
(è: \

	)

1489 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_DISABLE_RISING_EDGE
() : \

1490 
__HAL_COMP_COMP6_EXTI_DISABLE_RISING_EDGE
())

1491 
	#__HAL_COMP_EXTI_FALLING_IT_ENABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE
(è: \

	)

1492 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_ENABLE_FALLING_EDGE
() : \

1493 
__HAL_COMP_COMP6_EXTI_ENABLE_FALLING_EDGE
())

1494 
	#__HAL_COMP_EXTI_FALLING_IT_DISABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE
(è: \

	)

1495 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_DISABLE_FALLING_EDGE
() : \

1496 
__HAL_COMP_COMP6_EXTI_DISABLE_FALLING_EDGE
())

1497 
	#__HAL_COMP_EXTI_ENABLE_IT
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_ENABLE_IT
(è: \

	)

1498 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_ENABLE_IT
() : \

1499 
__HAL_COMP_COMP6_EXTI_ENABLE_IT
())

1500 
	#__HAL_COMP_EXTI_DISABLE_IT
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_DISABLE_IT
(è: \

	)

1501 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_DISABLE_IT
() : \

1502 
__HAL_COMP_COMP6_EXTI_DISABLE_IT
())

1503 
	#__HAL_COMP_EXTI_GET_FLAG
(
__FLAG__
è(((__FLAG__è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_GET_FLAG
(è: \

	)

1504 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_GET_FLAG
() : \

1505 
__HAL_COMP_COMP6_EXTI_GET_FLAG
())

1506 
	#__HAL_COMP_EXTI_CLEAR_FLAG
(
__FLAG__
è(((__FLAG__è=ð
COMP_EXTI_LINE_COMP2
è? 
	`__HAL_COMP_COMP2_EXTI_CLEAR_FLAG
(è: \

	)

1507 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_CLEAR_FLAG
() : \

1508 
__HAL_COMP_COMP6_EXTI_CLEAR_FLAG
())

1510 #ià
defšed
(
STM32F302xE
è|| defšed(
STM32F302xC
)

1511 
	#__HAL_COMP_EXTI_RISING_IT_ENABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE
(è: \

	)

1512 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP2
è? 
__HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE
() : \

1513 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_ENABLE_RISING_EDGE
() : \

1514 
__HAL_COMP_COMP6_EXTI_ENABLE_RISING_EDGE
())

1515 
	#__HAL_COMP_EXTI_RISING_IT_DISABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE
(è: \

	)

1516 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP2
è? 
__HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE
() : \

1517 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_DISABLE_RISING_EDGE
() : \

1518 
__HAL_COMP_COMP6_EXTI_DISABLE_RISING_EDGE
())

1519 
	#__HAL_COMP_EXTI_FALLING_IT_ENABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE
(è: \

	)

1520 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP2
è? 
__HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE
() : \

1521 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_ENABLE_FALLING_EDGE
() : \

1522 
__HAL_COMP_COMP6_EXTI_ENABLE_FALLING_EDGE
())

1523 
	#__HAL_COMP_EXTI_FALLING_IT_DISABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE
(è: \

	)

1524 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP2
è? 
__HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE
() : \

1525 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_DISABLE_FALLING_EDGE
() : \

1526 
__HAL_COMP_COMP6_EXTI_DISABLE_FALLING_EDGE
())

1527 
	#__HAL_COMP_EXTI_ENABLE_IT
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_ENABLE_IT
(è: \

	)

1528 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP2
è? 
__HAL_COMP_COMP2_EXTI_ENABLE_IT
() : \

1529 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_ENABLE_IT
() : \

1530 
__HAL_COMP_COMP6_EXTI_ENABLE_IT
())

1531 
	#__HAL_COMP_EXTI_DISABLE_IT
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_DISABLE_IT
(è: \

	)

1532 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP2
è? 
__HAL_COMP_COMP2_EXTI_DISABLE_IT
() : \

1533 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_DISABLE_IT
() : \

1534 
__HAL_COMP_COMP6_EXTI_DISABLE_IT
())

1535 
	#__HAL_COMP_EXTI_GET_FLAG
(
__FLAG__
è(((__FLAG__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_GET_FLAG
(è: \

	)

1536 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP2
è? 
__HAL_COMP_COMP2_EXTI_GET_FLAG
() : \

1537 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_GET_FLAG
() : \

1538 
__HAL_COMP_COMP6_EXTI_GET_FLAG
())

1539 
	#__HAL_COMP_EXTI_CLEAR_FLAG
(
__FLAG__
è(((__FLAG__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_CLEAR_FLAG
(è: \

	)

1540 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP2
è? 
__HAL_COMP_COMP2_EXTI_CLEAR_FLAG
() : \

1541 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_CLEAR_FLAG
() : \

1542 
__HAL_COMP_COMP6_EXTI_CLEAR_FLAG
())

1544 #ià
defšed
(
STM32F303xE
è|| defšed(
STM32F398xx
è|| defšed(
STM32F303xC
è|| defšed(
STM32F358xx
)

1545 
	#__HAL_COMP_EXTI_RISING_IT_ENABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE
(è: \

	)

1546 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP2
è? 
__HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE
() : \

1547 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP3
è? 
__HAL_COMP_COMP3_EXTI_ENABLE_RISING_EDGE
() : \

1548 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_ENABLE_RISING_EDGE
() : \

1549 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP5
è? 
__HAL_COMP_COMP5_EXTI_ENABLE_RISING_EDGE
() : \

1550 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP6
è? 
__HAL_COMP_COMP6_EXTI_ENABLE_RISING_EDGE
() : \

1551 
__HAL_COMP_COMP7_EXTI_ENABLE_RISING_EDGE
())

1552 
	#__HAL_COMP_EXTI_RISING_IT_DISABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE
(è: \

	)

1553 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP2
è? 
__HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE
() : \

1554 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP3
è? 
__HAL_COMP_COMP3_EXTI_DISABLE_RISING_EDGE
() : \

1555 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_DISABLE_RISING_EDGE
() : \

1556 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP5
è? 
__HAL_COMP_COMP5_EXTI_DISABLE_RISING_EDGE
() : \

1557 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP6
è? 
__HAL_COMP_COMP6_EXTI_DISABLE_RISING_EDGE
() : \

1558 
__HAL_COMP_COMP7_EXTI_DISABLE_RISING_EDGE
())

1559 
	#__HAL_COMP_EXTI_FALLING_IT_ENABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE
(è: \

	)

1560 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP2
è? 
__HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE
() : \

1561 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP3
è? 
__HAL_COMP_COMP3_EXTI_ENABLE_FALLING_EDGE
() : \

1562 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_ENABLE_FALLING_EDGE
() : \

1563 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP5
è? 
__HAL_COMP_COMP5_EXTI_ENABLE_FALLING_EDGE
() : \

1564 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP6
è? 
__HAL_COMP_COMP6_EXTI_ENABLE_FALLING_EDGE
() : \

1565 
__HAL_COMP_COMP7_EXTI_ENABLE_FALLING_EDGE
())

1566 
	#__HAL_COMP_EXTI_FALLING_IT_DISABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE
(è: \

	)

1567 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP2
è? 
__HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE
() : \

1568 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP3
è? 
__HAL_COMP_COMP3_EXTI_DISABLE_FALLING_EDGE
() : \

1569 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_DISABLE_FALLING_EDGE
() : \

1570 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP5
è? 
__HAL_COMP_COMP5_EXTI_DISABLE_FALLING_EDGE
() : \

1571 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP6
è? 
__HAL_COMP_COMP6_EXTI_DISABLE_FALLING_EDGE
() : \

1572 
__HAL_COMP_COMP7_EXTI_DISABLE_FALLING_EDGE
())

1573 
	#__HAL_COMP_EXTI_ENABLE_IT
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_ENABLE_IT
(è: \

	)

1574 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP2
è? 
__HAL_COMP_COMP2_EXTI_ENABLE_IT
() : \

1575 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP3
è? 
__HAL_COMP_COMP3_EXTI_ENABLE_IT
() : \

1576 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_ENABLE_IT
() : \

1577 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP5
è? 
__HAL_COMP_COMP5_EXTI_ENABLE_IT
() : \

1578 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP6
è? 
__HAL_COMP_COMP6_EXTI_ENABLE_IT
() : \

1579 
__HAL_COMP_COMP7_EXTI_ENABLE_IT
())

1580 
	#__HAL_COMP_EXTI_DISABLE_IT
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_DISABLE_IT
(è: \

	)

1581 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP2
è? 
__HAL_COMP_COMP2_EXTI_DISABLE_IT
() : \

1582 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP3
è? 
__HAL_COMP_COMP3_EXTI_DISABLE_IT
() : \

1583 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_DISABLE_IT
() : \

1584 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP5
è? 
__HAL_COMP_COMP5_EXTI_DISABLE_IT
() : \

1585 ((
__EXTILINE__
è=ð
COMP_EXTI_LINE_COMP6
è? 
__HAL_COMP_COMP6_EXTI_DISABLE_IT
() : \

1586 
__HAL_COMP_COMP7_EXTI_DISABLE_IT
())

1587 
	#__HAL_COMP_EXTI_GET_FLAG
(
__FLAG__
è(((__FLAG__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_GET_FLAG
(è: \

	)

1588 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP2
è? 
__HAL_COMP_COMP2_EXTI_GET_FLAG
() : \

1589 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP3
è? 
__HAL_COMP_COMP3_EXTI_GET_FLAG
() : \

1590 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_GET_FLAG
() : \

1591 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP5
è? 
__HAL_COMP_COMP5_EXTI_GET_FLAG
() : \

1592 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP6
è? 
__HAL_COMP_COMP6_EXTI_GET_FLAG
() : \

1593 
__HAL_COMP_COMP7_EXTI_GET_FLAG
())

1594 
	#__HAL_COMP_EXTI_CLEAR_FLAG
(
__FLAG__
è(((__FLAG__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_CLEAR_FLAG
(è: \

	)

1595 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP2
è? 
__HAL_COMP_COMP2_EXTI_CLEAR_FLAG
() : \

1596 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP3
è? 
__HAL_COMP_COMP3_EXTI_CLEAR_FLAG
() : \

1597 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP4
è? 
__HAL_COMP_COMP4_EXTI_CLEAR_FLAG
() : \

1598 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP5
è? 
__HAL_COMP_COMP5_EXTI_CLEAR_FLAG
() : \

1599 ((
__FLAG__
è=ð
COMP_EXTI_LINE_COMP6
è? 
__HAL_COMP_COMP6_EXTI_CLEAR_FLAG
() : \

1600 
__HAL_COMP_COMP7_EXTI_CLEAR_FLAG
())

1602 #ià
defšed
(
STM32F373xC
è||defšed(
STM32F378xx
)

1603 
	#__HAL_COMP_EXTI_RISING_IT_ENABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE
(è: \

	)

1604 
__HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE
())

1605 
	#__HAL_COMP_EXTI_RISING_IT_DISABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE
(è: \

	)

1606 
__HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE
())

1607 
	#__HAL_COMP_EXTI_FALLING_IT_ENABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE
(è: \

	)

1608 
__HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE
())

1609 
	#__HAL_COMP_EXTI_FALLING_IT_DISABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE
(è: \

	)

1610 
__HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE
())

1611 
	#__HAL_COMP_EXTI_ENABLE_IT
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_ENABLE_IT
(è: \

	)

1612 
__HAL_COMP_COMP2_EXTI_ENABLE_IT
())

1613 
	#__HAL_COMP_EXTI_DISABLE_IT
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_DISABLE_IT
(è: \

	)

1614 
__HAL_COMP_COMP2_EXTI_DISABLE_IT
())

1615 
	#__HAL_COMP_EXTI_GET_FLAG
(
__FLAG__
è(((__FLAG__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_GET_FLAG
(è: \

	)

1616 
__HAL_COMP_COMP2_EXTI_GET_FLAG
())

1617 
	#__HAL_COMP_EXTI_CLEAR_FLAG
(
__FLAG__
è(((__FLAG__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_CLEAR_FLAG
(è: \

	)

1618 
__HAL_COMP_COMP2_EXTI_CLEAR_FLAG
())

1621 
	#__HAL_COMP_EXTI_RISING_IT_ENABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE
(è: \

	)

1622 
__HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE
())

1623 
	#__HAL_COMP_EXTI_RISING_IT_DISABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE
(è: \

	)

1624 
__HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE
())

1625 
	#__HAL_COMP_EXTI_FALLING_IT_ENABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE
(è: \

	)

1626 
__HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE
())

1627 
	#__HAL_COMP_EXTI_FALLING_IT_DISABLE
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE
(è: \

	)

1628 
__HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE
())

1629 
	#__HAL_COMP_EXTI_ENABLE_IT
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_ENABLE_IT
(è: \

	)

1630 
__HAL_COMP_COMP2_EXTI_ENABLE_IT
())

1631 
	#__HAL_COMP_EXTI_DISABLE_IT
(
__EXTILINE__
è(((__EXTILINE__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_DISABLE_IT
(è: \

	)

1632 
__HAL_COMP_COMP2_EXTI_DISABLE_IT
())

1633 
	#__HAL_COMP_EXTI_GET_FLAG
(
__FLAG__
è(((__FLAG__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_GET_FLAG
(è: \

	)

1634 
__HAL_COMP_COMP2_EXTI_GET_FLAG
())

1635 
	#__HAL_COMP_EXTI_CLEAR_FLAG
(
__FLAG__
è(((__FLAG__è=ð
COMP_EXTI_LINE_COMP1
è? 
	`__HAL_COMP_COMP1_EXTI_CLEAR_FLAG
(è: \

	)

1636 
__HAL_COMP_COMP2_EXTI_CLEAR_FLAG
())

1639 
	#__HAL_COMP_GET_EXTI_LINE
 
COMP_GET_EXTI_LINE


	)

1641 #ià
defšed
(
STM32L0
è|| defšed(
STM32L4
)

1646 
	#__HAL_COMP_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è(
	`__HAL_COMP_IS_LOCKED
(__HANDLE__))

	)

1652 #ià
defšed
(
STM32L0
è|| defšed(
STM32L4
)

1656 
	#HAL_COMP_S¹_IT
 
HAL_COMP_S¹


	)

1657 
	#HAL_COMP_StÝ_IT
 
HAL_COMP_StÝ


	)

1667 
	#IS_DAC_WAVE
(
WAVE
è(((WAVEè=ð
DAC_WAVE_NONE
è|| \

	)

1668 ((
WAVE
è=ð
DAC_WAVE_NOISE
)|| \

1669 ((
WAVE
è=ð
DAC_WAVE_TRIANGLE
))

1679 
	#IS_WRPAREA
 
IS_OB_WRPAREA


	)

1680 
	#IS_TYPEPROGRAM
 
IS_FLASH_TYPEPROGRAM


	)

1681 
	#IS_TYPEPROGRAMFLASH
 
IS_FLASH_TYPEPROGRAM


	)

1682 
	#IS_TYPEERASE
 
IS_FLASH_TYPEERASE


	)

1683 
	#IS_NBSECTORS
 
IS_FLASH_NBSECTORS


	)

1684 
	#IS_OB_WDG_SOURCE
 
IS_OB_IWDG_SOURCE


	)

1694 
	#__HAL_I2C_RESET_CR2
 
I2C_RESET_CR2


	)

1695 
	#__HAL_I2C_GENERATE_START
 
I2C_GENERATE_START


	)

1696 
	#__HAL_I2C_FREQ_RANGE
 
I2C_FREQ_RANGE


	)

1697 
	#__HAL_I2C_RISE_TIME
 
I2C_RISE_TIME


	)

1698 
	#__HAL_I2C_SPEED_STANDARD
 
I2C_SPEED_STANDARD


	)

1699 
	#__HAL_I2C_SPEED_FAST
 
I2C_SPEED_FAST


	)

1700 
	#__HAL_I2C_SPEED
 
I2C_SPEED


	)

1701 
	#__HAL_I2C_7BIT_ADD_WRITE
 
I2C_7BIT_ADD_WRITE


	)

1702 
	#__HAL_I2C_7BIT_ADD_READ
 
I2C_7BIT_ADD_READ


	)

1703 
	#__HAL_I2C_10BIT_ADDRESS
 
I2C_10BIT_ADDRESS


	)

1704 
	#__HAL_I2C_10BIT_HEADER_WRITE
 
I2C_10BIT_HEADER_WRITE


	)

1705 
	#__HAL_I2C_10BIT_HEADER_READ
 
I2C_10BIT_HEADER_READ


	)

1706 
	#__HAL_I2C_MEM_ADD_MSB
 
I2C_MEM_ADD_MSB


	)

1707 
	#__HAL_I2C_MEM_ADD_LSB
 
I2C_MEM_ADD_LSB


	)

1708 
	#__HAL_I2C_FREQRANGE
 
I2C_FREQRANGE


	)

1717 
	#IS_I2S_INSTANCE
 
IS_I2S_ALL_INSTANCE


	)

1718 
	#IS_I2S_INSTANCE_EXT
 
IS_I2S_ALL_INSTANCE_EXT


	)

1728 
	#__IRDA_DISABLE
 
__HAL_IRDA_DISABLE


	)

1729 
	#__IRDA_ENABLE
 
__HAL_IRDA_ENABLE


	)

1731 
	#__HAL_IRDA_GETCLOCKSOURCE
 
IRDA_GETCLOCKSOURCE


	)

1732 
	#__HAL_IRDA_MASK_COMPUTATION
 
IRDA_MASK_COMPUTATION


	)

1733 
	#__IRDA_GETCLOCKSOURCE
 
IRDA_GETCLOCKSOURCE


	)

1734 
	#__IRDA_MASK_COMPUTATION
 
IRDA_MASK_COMPUTATION


	)

1736 
	#IS_IRDA_ONEBIT_SAMPLE
 
IS_IRDA_ONE_BIT_SAMPLE


	)

1747 
	#__HAL_IWDG_ENABLE_WRITE_ACCESS
 
IWDG_ENABLE_WRITE_ACCESS


	)

1748 
	#__HAL_IWDG_DISABLE_WRITE_ACCESS
 
IWDG_DISABLE_WRITE_ACCESS


	)

1758 
	#__HAL_LPTIM_ENABLE_INTERRUPT
 
__HAL_LPTIM_ENABLE_IT


	)

1759 
	#__HAL_LPTIM_DISABLE_INTERRUPT
 
__HAL_LPTIM_DISABLE_IT


	)

1760 
	#__HAL_LPTIM_GET_ITSTATUS
 
__HAL_LPTIM_GET_IT_SOURCE


	)

1770 
	#__OPAMP_CSR_OPAXPD
 
OPAMP_CSR_OPAXPD


	)

1771 
	#__OPAMP_CSR_S3SELX
 
OPAMP_CSR_S3SELX


	)

1772 
	#__OPAMP_CSR_S4SELX
 
OPAMP_CSR_S4SELX


	)

1773 
	#__OPAMP_CSR_S5SELX
 
OPAMP_CSR_S5SELX


	)

1774 
	#__OPAMP_CSR_S6SELX
 
OPAMP_CSR_S6SELX


	)

1775 
	#__OPAMP_CSR_OPAXCAL_L
 
OPAMP_CSR_OPAXCAL_L


	)

1776 
	#__OPAMP_CSR_OPAXCAL_H
 
OPAMP_CSR_OPAXCAL_H


	)

1777 
	#__OPAMP_CSR_OPAXLPM
 
OPAMP_CSR_OPAXLPM


	)

1778 
	#__OPAMP_CSR_ALL_SWITCHES
 
OPAMP_CSR_ALL_SWITCHES


	)

1779 
	#__OPAMP_CSR_ANAWSELX
 
OPAMP_CSR_ANAWSELX


	)

1780 
	#__OPAMP_CSR_OPAXCALOUT
 
OPAMP_CSR_OPAXCALOUT


	)

1781 
	#__OPAMP_OFFSET_TRIM_BITSPOSITION
 
OPAMP_OFFSET_TRIM_BITSPOSITION


	)

1782 
	#__OPAMP_OFFSET_TRIM_SET
 
OPAMP_OFFSET_TRIM_SET


	)

1792 
	#__HAL_PVD_EVENT_DISABLE
 
__HAL_PWR_PVD_EXTI_DISABLE_EVENT


	)

1793 
	#__HAL_PVD_EVENT_ENABLE
 
__HAL_PWR_PVD_EXTI_ENABLE_EVENT


	)

1794 
	#__HAL_PVD_EXTI_FALLINGTRIGGER_DISABLE
 
__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE


	)

1795 
	#__HAL_PVD_EXTI_FALLINGTRIGGER_ENABLE
 
__HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE


	)

1796 
	#__HAL_PVD_EXTI_RISINGTRIGGER_DISABLE
 
__HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE


	)

1797 
	#__HAL_PVD_EXTI_RISINGTRIGGER_ENABLE
 
__HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE


	)

1798 
	#__HAL_PVM_EVENT_DISABLE
 
__HAL_PWR_PVM_EVENT_DISABLE


	)

1799 
	#__HAL_PVM_EVENT_ENABLE
 
__HAL_PWR_PVM_EVENT_ENABLE


	)

1800 
	#__HAL_PVM_EXTI_FALLINGTRIGGER_DISABLE
 
__HAL_PWR_PVM_EXTI_FALLINGTRIGGER_DISABLE


	)

1801 
	#__HAL_PVM_EXTI_FALLINGTRIGGER_ENABLE
 
__HAL_PWR_PVM_EXTI_FALLINGTRIGGER_ENABLE


	)

1802 
	#__HAL_PVM_EXTI_RISINGTRIGGER_DISABLE
 
__HAL_PWR_PVM_EXTI_RISINGTRIGGER_DISABLE


	)

1803 
	#__HAL_PVM_EXTI_RISINGTRIGGER_ENABLE
 
__HAL_PWR_PVM_EXTI_RISINGTRIGGER_ENABLE


	)

1804 
	#__HAL_PWR_INTERNALWAKEUP_DISABLE
 
HAL_PWREx_Di§bËIÁ”ÇlWakeUpLše


	)

1805 
	#__HAL_PWR_INTERNALWAKEUP_ENABLE
 
HAL_PWREx_EÇbËIÁ”ÇlWakeUpLše


	)

1806 
	#__HAL_PWR_PULL_UP_DOWN_CONFIG_DISABLE
 
HAL_PWREx_Di§bËPuÎUpPuÎDownCÚfig


	)

1807 
	#__HAL_PWR_PULL_UP_DOWN_CONFIG_ENABLE
 
HAL_PWREx_EÇbËPuÎUpPuÎDownCÚfig


	)

1808 
	#__HAL_PWR_PVD_EXTI_CLEAR_EGDE_TRIGGER
(èdØ{ 
	`__HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE
();
	`__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE
(); } 0)

	)

1809 
	#__HAL_PWR_PVD_EXTI_EVENT_DISABLE
 
__HAL_PWR_PVD_EXTI_DISABLE_EVENT


	)

1810 
	#__HAL_PWR_PVD_EXTI_EVENT_ENABLE
 
__HAL_PWR_PVD_EXTI_ENABLE_EVENT


	)

1811 
	#__HAL_PWR_PVD_EXTI_FALLINGTRIGGER_DISABLE
 
__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE


	)

1812 
	#__HAL_PWR_PVD_EXTI_FALLINGTRIGGER_ENABLE
 
__HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE


	)

1813 
	#__HAL_PWR_PVD_EXTI_RISINGTRIGGER_DISABLE
 
__HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE


	)

1814 
	#__HAL_PWR_PVD_EXTI_RISINGTRIGGER_ENABLE
 
__HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE


	)

1815 
	#__HAL_PWR_PVD_EXTI_SET_FALLING_EGDE_TRIGGER
 
__HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE


	)

1816 
	#__HAL_PWR_PVD_EXTI_SET_RISING_EDGE_TRIGGER
 
__HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE


	)

1817 
	#__HAL_PWR_PVM_DISABLE
(èdØ{ 
	`HAL_PWREx_Di§bËPVM1
();
	`HAL_PWREx_Di§bËPVM2
();
	`HAL_PWREx_Di§bËPVM3
();
	`HAL_PWREx_Di§bËPVM4
(); } 0)

	)

1818 
	#__HAL_PWR_PVM_ENABLE
(èdØ{ 
	`HAL_PWREx_EÇbËPVM1
();
	`HAL_PWREx_EÇbËPVM2
();
	`HAL_PWREx_EÇbËPVM3
();
	`HAL_PWREx_EÇbËPVM4
(); } 0)

	)

1819 
	#__HAL_PWR_SRAM2CONTENT_PRESERVE_DISABLE
 
HAL_PWREx_Di§bËSRAM2CÚ‹ÁR‘’tiÚ


	)

1820 
	#__HAL_PWR_SRAM2CONTENT_PRESERVE_ENABLE
 
HAL_PWREx_EÇbËSRAM2CÚ‹ÁR‘’tiÚ


	)

1821 
	#__HAL_PWR_VDDIO2_DISABLE
 
HAL_PWREx_Di§bËVddIO2


	)

1822 
	#__HAL_PWR_VDDIO2_ENABLE
 
HAL_PWREx_EÇbËVddIO2


	)

1823 
	#__HAL_PWR_VDDIO2_EXTI_CLEAR_EGDE_TRIGGER
 
__HAL_PWR_VDDIO2_EXTI_DISABLE_FALLING_EDGE


	)

1824 
	#__HAL_PWR_VDDIO2_EXTI_SET_FALLING_EGDE_TRIGGER
 
__HAL_PWR_VDDIO2_EXTI_ENABLE_FALLING_EDGE


	)

1825 
	#__HAL_PWR_VDDUSB_DISABLE
 
HAL_PWREx_Di§bËVddUSB


	)

1826 
	#__HAL_PWR_VDDUSB_ENABLE
 
HAL_PWREx_EÇbËVddUSB


	)

1828 #ià
defšed
 (
STM32F4
)

1829 
	#__HAL_PVD_EXTI_ENABLE_IT
(
PWR_EXTI_LINE_PVD
è
	`__HAL_PWR_PVD_EXTI_ENABLE_IT
()

	)

1830 
	#__HAL_PVD_EXTI_DISABLE_IT
(
PWR_EXTI_LINE_PVD
è
	`__HAL_PWR_PVD_EXTI_DISABLE_IT
()

	)

1831 
	#__HAL_PVD_EXTI_GET_FLAG
(
PWR_EXTI_LINE_PVD
è
	`__HAL_PWR_PVD_EXTI_GET_FLAG
()

	)

1832 
	#__HAL_PVD_EXTI_CLEAR_FLAG
(
PWR_EXTI_LINE_PVD
è
	`__HAL_PWR_PVD_EXTI_CLEAR_FLAG
()

	)

1833 
	#__HAL_PVD_EXTI_GENERATE_SWIT
(
PWR_EXTI_LINE_PVD
è
	`__HAL_PWR_PVD_EXTI_GENERATE_SWIT
()

	)

1835 
	#__HAL_PVD_EXTI_CLEAR_FLAG
 
__HAL_PWR_PVD_EXTI_CLEAR_FLAG


	)

1836 
	#__HAL_PVD_EXTI_DISABLE_IT
 
__HAL_PWR_PVD_EXTI_DISABLE_IT


	)

1837 
	#__HAL_PVD_EXTI_ENABLE_IT
 
__HAL_PWR_PVD_EXTI_ENABLE_IT


	)

1838 
	#__HAL_PVD_EXTI_GENERATE_SWIT
 
__HAL_PWR_PVD_EXTI_GENERATE_SWIT


	)

1839 
	#__HAL_PVD_EXTI_GET_FLAG
 
__HAL_PWR_PVD_EXTI_GET_FLAG


	)

1850 
	#RCC_StÝWakeUpClock_MSI
 
RCC_STOP_WAKEUPCLOCK_MSI


	)

1851 
	#RCC_StÝWakeUpClock_HSI
 
RCC_STOP_WAKEUPCLOCK_HSI


	)

1853 
	#HAL_RCC_CCSC®lback
 
HAL_RCC_CSSC®lback


	)

1854 
	#HAL_RC48_EÇbËBufãr_Cmd
(
cmd
è(((cmd)==
ENABLE
è? 
	`HAL_RCCEx_EÇbËHSI48_VREFINT
(è: 
	`HAL_RCCEx_Di§bËHSI48_VREFINT
())

	)

1856 
	#__ADC_CLK_DISABLE
 
__HAL_RCC_ADC_CLK_DISABLE


	)

1857 
	#__ADC_CLK_ENABLE
 
__HAL_RCC_ADC_CLK_ENABLE


	)

1858 
	#__ADC_CLK_SLEEP_DISABLE
 
__HAL_RCC_ADC_CLK_SLEEP_DISABLE


	)

1859 
	#__ADC_CLK_SLEEP_ENABLE
 
__HAL_RCC_ADC_CLK_SLEEP_ENABLE


	)

1860 
	#__ADC_FORCE_RESET
 
__HAL_RCC_ADC_FORCE_RESET


	)

1861 
	#__ADC_RELEASE_RESET
 
__HAL_RCC_ADC_RELEASE_RESET


	)

1862 
	#__ADC1_CLK_DISABLE
 
__HAL_RCC_ADC1_CLK_DISABLE


	)

1863 
	#__ADC1_CLK_ENABLE
 
__HAL_RCC_ADC1_CLK_ENABLE


	)

1864 
	#__ADC1_FORCE_RESET
 
__HAL_RCC_ADC1_FORCE_RESET


	)

1865 
	#__ADC1_RELEASE_RESET
 
__HAL_RCC_ADC1_RELEASE_RESET


	)

1866 
	#__ADC1_CLK_SLEEP_ENABLE
 
__HAL_RCC_ADC1_CLK_SLEEP_ENABLE


	)

1867 
	#__ADC1_CLK_SLEEP_DISABLE
 
__HAL_RCC_ADC1_CLK_SLEEP_DISABLE


	)

1868 
	#__ADC2_CLK_DISABLE
 
__HAL_RCC_ADC2_CLK_DISABLE


	)

1869 
	#__ADC2_CLK_ENABLE
 
__HAL_RCC_ADC2_CLK_ENABLE


	)

1870 
	#__ADC2_FORCE_RESET
 
__HAL_RCC_ADC2_FORCE_RESET


	)

1871 
	#__ADC2_RELEASE_RESET
 
__HAL_RCC_ADC2_RELEASE_RESET


	)

1872 
	#__ADC3_CLK_DISABLE
 
__HAL_RCC_ADC3_CLK_DISABLE


	)

1873 
	#__ADC3_CLK_ENABLE
 
__HAL_RCC_ADC3_CLK_ENABLE


	)

1874 
	#__ADC3_FORCE_RESET
 
__HAL_RCC_ADC3_FORCE_RESET


	)

1875 
	#__ADC3_RELEASE_RESET
 
__HAL_RCC_ADC3_RELEASE_RESET


	)

1876 
	#__AES_CLK_DISABLE
 
__HAL_RCC_AES_CLK_DISABLE


	)

1877 
	#__AES_CLK_ENABLE
 
__HAL_RCC_AES_CLK_ENABLE


	)

1878 
	#__AES_CLK_SLEEP_DISABLE
 
__HAL_RCC_AES_CLK_SLEEP_DISABLE


	)

1879 
	#__AES_CLK_SLEEP_ENABLE
 
__HAL_RCC_AES_CLK_SLEEP_ENABLE


	)

1880 
	#__AES_FORCE_RESET
 
__HAL_RCC_AES_FORCE_RESET


	)

1881 
	#__AES_RELEASE_RESET
 
__HAL_RCC_AES_RELEASE_RESET


	)

1882 
	#__CRYP_CLK_SLEEP_ENABLE
 
__HAL_RCC_CRYP_CLK_SLEEP_ENABLE


	)

1883 
	#__CRYP_CLK_SLEEP_DISABLE
 
__HAL_RCC_CRYP_CLK_SLEEP_DISABLE


	)

1884 
	#__CRYP_CLK_ENABLE
 
__HAL_RCC_CRYP_CLK_ENABLE


	)

1885 
	#__CRYP_CLK_DISABLE
 
__HAL_RCC_CRYP_CLK_DISABLE


	)

1886 
	#__CRYP_FORCE_RESET
 
__HAL_RCC_CRYP_FORCE_RESET


	)

1887 
	#__CRYP_RELEASE_RESET
 
__HAL_RCC_CRYP_RELEASE_RESET


	)

1888 
	#__AFIO_CLK_DISABLE
 
__HAL_RCC_AFIO_CLK_DISABLE


	)

1889 
	#__AFIO_CLK_ENABLE
 
__HAL_RCC_AFIO_CLK_ENABLE


	)

1890 
	#__AFIO_FORCE_RESET
 
__HAL_RCC_AFIO_FORCE_RESET


	)

1891 
	#__AFIO_RELEASE_RESET
 
__HAL_RCC_AFIO_RELEASE_RESET


	)

1892 
	#__AHB_FORCE_RESET
 
__HAL_RCC_AHB_FORCE_RESET


	)

1893 
	#__AHB_RELEASE_RESET
 
__HAL_RCC_AHB_RELEASE_RESET


	)

1894 
	#__AHB1_FORCE_RESET
 
__HAL_RCC_AHB1_FORCE_RESET


	)

1895 
	#__AHB1_RELEASE_RESET
 
__HAL_RCC_AHB1_RELEASE_RESET


	)

1896 
	#__AHB2_FORCE_RESET
 
__HAL_RCC_AHB2_FORCE_RESET


	)

1897 
	#__AHB2_RELEASE_RESET
 
__HAL_RCC_AHB2_RELEASE_RESET


	)

1898 
	#__AHB3_FORCE_RESET
 
__HAL_RCC_AHB3_FORCE_RESET


	)

1899 
	#__AHB3_RELEASE_RESET
 
__HAL_RCC_AHB3_RELEASE_RESET


	)

1900 
	#__APB1_FORCE_RESET
 
__HAL_RCC_APB1_FORCE_RESET


	)

1901 
	#__APB1_RELEASE_RESET
 
__HAL_RCC_APB1_RELEASE_RESET


	)

1902 
	#__APB2_FORCE_RESET
 
__HAL_RCC_APB2_FORCE_RESET


	)

1903 
	#__APB2_RELEASE_RESET
 
__HAL_RCC_APB2_RELEASE_RESET


	)

1904 
	#__BKP_CLK_DISABLE
 
__HAL_RCC_BKP_CLK_DISABLE


	)

1905 
	#__BKP_CLK_ENABLE
 
__HAL_RCC_BKP_CLK_ENABLE


	)

1906 
	#__BKP_FORCE_RESET
 
__HAL_RCC_BKP_FORCE_RESET


	)

1907 
	#__BKP_RELEASE_RESET
 
__HAL_RCC_BKP_RELEASE_RESET


	)

1908 
	#__CAN1_CLK_DISABLE
 
__HAL_RCC_CAN1_CLK_DISABLE


	)

1909 
	#__CAN1_CLK_ENABLE
 
__HAL_RCC_CAN1_CLK_ENABLE


	)

1910 
	#__CAN1_CLK_SLEEP_DISABLE
 
__HAL_RCC_CAN1_CLK_SLEEP_DISABLE


	)

1911 
	#__CAN1_CLK_SLEEP_ENABLE
 
__HAL_RCC_CAN1_CLK_SLEEP_ENABLE


	)

1912 
	#__CAN1_FORCE_RESET
 
__HAL_RCC_CAN1_FORCE_RESET


	)

1913 
	#__CAN1_RELEASE_RESET
 
__HAL_RCC_CAN1_RELEASE_RESET


	)

1914 
	#__CAN_CLK_DISABLE
 
__HAL_RCC_CAN1_CLK_DISABLE


	)

1915 
	#__CAN_CLK_ENABLE
 
__HAL_RCC_CAN1_CLK_ENABLE


	)

1916 
	#__CAN_FORCE_RESET
 
__HAL_RCC_CAN1_FORCE_RESET


	)

1917 
	#__CAN_RELEASE_RESET
 
__HAL_RCC_CAN1_RELEASE_RESET


	)

1918 
	#__CAN2_CLK_DISABLE
 
__HAL_RCC_CAN2_CLK_DISABLE


	)

1919 
	#__CAN2_CLK_ENABLE
 
__HAL_RCC_CAN2_CLK_ENABLE


	)

1920 
	#__CAN2_FORCE_RESET
 
__HAL_RCC_CAN2_FORCE_RESET


	)

1921 
	#__CAN2_RELEASE_RESET
 
__HAL_RCC_CAN2_RELEASE_RESET


	)

1922 
	#__CEC_CLK_DISABLE
 
__HAL_RCC_CEC_CLK_DISABLE


	)

1923 
	#__CEC_CLK_ENABLE
 
__HAL_RCC_CEC_CLK_ENABLE


	)

1924 
	#__COMP_CLK_DISABLE
 
__HAL_RCC_COMP_CLK_DISABLE


	)

1925 
	#__COMP_CLK_ENABLE
 
__HAL_RCC_COMP_CLK_ENABLE


	)

1926 
	#__COMP_FORCE_RESET
 
__HAL_RCC_COMP_FORCE_RESET


	)

1927 
	#__COMP_RELEASE_RESET
 
__HAL_RCC_COMP_RELEASE_RESET


	)

1928 
	#__COMP_CLK_SLEEP_ENABLE
 
__HAL_RCC_COMP_CLK_SLEEP_ENABLE


	)

1929 
	#__COMP_CLK_SLEEP_DISABLE
 
__HAL_RCC_COMP_CLK_SLEEP_DISABLE


	)

1930 
	#__CEC_FORCE_RESET
 
__HAL_RCC_CEC_FORCE_RESET


	)

1931 
	#__CEC_RELEASE_RESET
 
__HAL_RCC_CEC_RELEASE_RESET


	)

1932 
	#__CRC_CLK_DISABLE
 
__HAL_RCC_CRC_CLK_DISABLE


	)

1933 
	#__CRC_CLK_ENABLE
 
__HAL_RCC_CRC_CLK_ENABLE


	)

1934 
	#__CRC_CLK_SLEEP_DISABLE
 
__HAL_RCC_CRC_CLK_SLEEP_DISABLE


	)

1935 
	#__CRC_CLK_SLEEP_ENABLE
 
__HAL_RCC_CRC_CLK_SLEEP_ENABLE


	)

1936 
	#__CRC_FORCE_RESET
 
__HAL_RCC_CRC_FORCE_RESET


	)

1937 
	#__CRC_RELEASE_RESET
 
__HAL_RCC_CRC_RELEASE_RESET


	)

1938 
	#__DAC_CLK_DISABLE
 
__HAL_RCC_DAC_CLK_DISABLE


	)

1939 
	#__DAC_CLK_ENABLE
 
__HAL_RCC_DAC_CLK_ENABLE


	)

1940 
	#__DAC_FORCE_RESET
 
__HAL_RCC_DAC_FORCE_RESET


	)

1941 
	#__DAC_RELEASE_RESET
 
__HAL_RCC_DAC_RELEASE_RESET


	)

1942 
	#__DAC1_CLK_DISABLE
 
__HAL_RCC_DAC1_CLK_DISABLE


	)

1943 
	#__DAC1_CLK_ENABLE
 
__HAL_RCC_DAC1_CLK_ENABLE


	)

1944 
	#__DAC1_CLK_SLEEP_DISABLE
 
__HAL_RCC_DAC1_CLK_SLEEP_DISABLE


	)

1945 
	#__DAC1_CLK_SLEEP_ENABLE
 
__HAL_RCC_DAC1_CLK_SLEEP_ENABLE


	)

1946 
	#__DAC1_FORCE_RESET
 
__HAL_RCC_DAC1_FORCE_RESET


	)

1947 
	#__DAC1_RELEASE_RESET
 
__HAL_RCC_DAC1_RELEASE_RESET


	)

1948 
	#__DBGMCU_CLK_ENABLE
 
__HAL_RCC_DBGMCU_CLK_ENABLE


	)

1949 
	#__DBGMCU_CLK_DISABLE
 
__HAL_RCC_DBGMCU_CLK_DISABLE


	)

1950 
	#__DBGMCU_FORCE_RESET
 
__HAL_RCC_DBGMCU_FORCE_RESET


	)

1951 
	#__DBGMCU_RELEASE_RESET
 
__HAL_RCC_DBGMCU_RELEASE_RESET


	)

1952 
	#__DFSDM_CLK_DISABLE
 
__HAL_RCC_DFSDM_CLK_DISABLE


	)

1953 
	#__DFSDM_CLK_ENABLE
 
__HAL_RCC_DFSDM_CLK_ENABLE


	)

1954 
	#__DFSDM_CLK_SLEEP_DISABLE
 
__HAL_RCC_DFSDM_CLK_SLEEP_DISABLE


	)

1955 
	#__DFSDM_CLK_SLEEP_ENABLE
 
__HAL_RCC_DFSDM_CLK_SLEEP_ENABLE


	)

1956 
	#__DFSDM_FORCE_RESET
 
__HAL_RCC_DFSDM_FORCE_RESET


	)

1957 
	#__DFSDM_RELEASE_RESET
 
__HAL_RCC_DFSDM_RELEASE_RESET


	)

1958 
	#__DMA1_CLK_DISABLE
 
__HAL_RCC_DMA1_CLK_DISABLE


	)

1959 
	#__DMA1_CLK_ENABLE
 
__HAL_RCC_DMA1_CLK_ENABLE


	)

1960 
	#__DMA1_CLK_SLEEP_DISABLE
 
__HAL_RCC_DMA1_CLK_SLEEP_DISABLE


	)

1961 
	#__DMA1_CLK_SLEEP_ENABLE
 
__HAL_RCC_DMA1_CLK_SLEEP_ENABLE


	)

1962 
	#__DMA1_FORCE_RESET
 
__HAL_RCC_DMA1_FORCE_RESET


	)

1963 
	#__DMA1_RELEASE_RESET
 
__HAL_RCC_DMA1_RELEASE_RESET


	)

1964 
	#__DMA2_CLK_DISABLE
 
__HAL_RCC_DMA2_CLK_DISABLE


	)

1965 
	#__DMA2_CLK_ENABLE
 
__HAL_RCC_DMA2_CLK_ENABLE


	)

1966 
	#__DMA2_CLK_SLEEP_DISABLE
 
__HAL_RCC_DMA2_CLK_SLEEP_DISABLE


	)

1967 
	#__DMA2_CLK_SLEEP_ENABLE
 
__HAL_RCC_DMA2_CLK_SLEEP_ENABLE


	)

1968 
	#__DMA2_FORCE_RESET
 
__HAL_RCC_DMA2_FORCE_RESET


	)

1969 
	#__DMA2_RELEASE_RESET
 
__HAL_RCC_DMA2_RELEASE_RESET


	)

1970 
	#__ETHMAC_CLK_DISABLE
 
__HAL_RCC_ETHMAC_CLK_DISABLE


	)

1971 
	#__ETHMAC_CLK_ENABLE
 
__HAL_RCC_ETHMAC_CLK_ENABLE


	)

1972 
	#__ETHMAC_FORCE_RESET
 
__HAL_RCC_ETHMAC_FORCE_RESET


	)

1973 
	#__ETHMAC_RELEASE_RESET
 
__HAL_RCC_ETHMAC_RELEASE_RESET


	)

1974 
	#__ETHMACRX_CLK_DISABLE
 
__HAL_RCC_ETHMACRX_CLK_DISABLE


	)

1975 
	#__ETHMACRX_CLK_ENABLE
 
__HAL_RCC_ETHMACRX_CLK_ENABLE


	)

1976 
	#__ETHMACTX_CLK_DISABLE
 
__HAL_RCC_ETHMACTX_CLK_DISABLE


	)

1977 
	#__ETHMACTX_CLK_ENABLE
 
__HAL_RCC_ETHMACTX_CLK_ENABLE


	)

1978 
	#__FIREWALL_CLK_DISABLE
 
__HAL_RCC_FIREWALL_CLK_DISABLE


	)

1979 
	#__FIREWALL_CLK_ENABLE
 
__HAL_RCC_FIREWALL_CLK_ENABLE


	)

1980 
	#__FLASH_CLK_DISABLE
 
__HAL_RCC_FLASH_CLK_DISABLE


	)

1981 
	#__FLASH_CLK_ENABLE
 
__HAL_RCC_FLASH_CLK_ENABLE


	)

1982 
	#__FLASH_CLK_SLEEP_DISABLE
 
__HAL_RCC_FLASH_CLK_SLEEP_DISABLE


	)

1983 
	#__FLASH_CLK_SLEEP_ENABLE
 
__HAL_RCC_FLASH_CLK_SLEEP_ENABLE


	)

1984 
	#__FLASH_FORCE_RESET
 
__HAL_RCC_FLASH_FORCE_RESET


	)

1985 
	#__FLASH_RELEASE_RESET
 
__HAL_RCC_FLASH_RELEASE_RESET


	)

1986 
	#__FLITF_CLK_DISABLE
 
__HAL_RCC_FLITF_CLK_DISABLE


	)

1987 
	#__FLITF_CLK_ENABLE
 
__HAL_RCC_FLITF_CLK_ENABLE


	)

1988 
	#__FLITF_FORCE_RESET
 
__HAL_RCC_FLITF_FORCE_RESET


	)

1989 
	#__FLITF_RELEASE_RESET
 
__HAL_RCC_FLITF_RELEASE_RESET


	)

1990 
	#__FLITF_CLK_SLEEP_ENABLE
 
__HAL_RCC_FLITF_CLK_SLEEP_ENABLE


	)

1991 
	#__FLITF_CLK_SLEEP_DISABLE
 
__HAL_RCC_FLITF_CLK_SLEEP_DISABLE


	)

1992 
	#__FMC_CLK_DISABLE
 
__HAL_RCC_FMC_CLK_DISABLE


	)

1993 
	#__FMC_CLK_ENABLE
 
__HAL_RCC_FMC_CLK_ENABLE


	)

1994 
	#__FMC_CLK_SLEEP_DISABLE
 
__HAL_RCC_FMC_CLK_SLEEP_DISABLE


	)

1995 
	#__FMC_CLK_SLEEP_ENABLE
 
__HAL_RCC_FMC_CLK_SLEEP_ENABLE


	)

1996 
	#__FMC_FORCE_RESET
 
__HAL_RCC_FMC_FORCE_RESET


	)

1997 
	#__FMC_RELEASE_RESET
 
__HAL_RCC_FMC_RELEASE_RESET


	)

1998 
	#__FSMC_CLK_DISABLE
 
__HAL_RCC_FSMC_CLK_DISABLE


	)

1999 
	#__FSMC_CLK_ENABLE
 
__HAL_RCC_FSMC_CLK_ENABLE


	)

2000 
	#__GPIOA_CLK_DISABLE
 
__HAL_RCC_GPIOA_CLK_DISABLE


	)

2001 
	#__GPIOA_CLK_ENABLE
 
__HAL_RCC_GPIOA_CLK_ENABLE


	)

2002 
	#__GPIOA_CLK_SLEEP_DISABLE
 
__HAL_RCC_GPIOA_CLK_SLEEP_DISABLE


	)

2003 
	#__GPIOA_CLK_SLEEP_ENABLE
 
__HAL_RCC_GPIOA_CLK_SLEEP_ENABLE


	)

2004 
	#__GPIOA_FORCE_RESET
 
__HAL_RCC_GPIOA_FORCE_RESET


	)

2005 
	#__GPIOA_RELEASE_RESET
 
__HAL_RCC_GPIOA_RELEASE_RESET


	)

2006 
	#__GPIOB_CLK_DISABLE
 
__HAL_RCC_GPIOB_CLK_DISABLE


	)

2007 
	#__GPIOB_CLK_ENABLE
 
__HAL_RCC_GPIOB_CLK_ENABLE


	)

2008 
	#__GPIOB_CLK_SLEEP_DISABLE
 
__HAL_RCC_GPIOB_CLK_SLEEP_DISABLE


	)

2009 
	#__GPIOB_CLK_SLEEP_ENABLE
 
__HAL_RCC_GPIOB_CLK_SLEEP_ENABLE


	)

2010 
	#__GPIOB_FORCE_RESET
 
__HAL_RCC_GPIOB_FORCE_RESET


	)

2011 
	#__GPIOB_RELEASE_RESET
 
__HAL_RCC_GPIOB_RELEASE_RESET


	)

2012 
	#__GPIOC_CLK_DISABLE
 
__HAL_RCC_GPIOC_CLK_DISABLE


	)

2013 
	#__GPIOC_CLK_ENABLE
 
__HAL_RCC_GPIOC_CLK_ENABLE


	)

2014 
	#__GPIOC_CLK_SLEEP_DISABLE
 
__HAL_RCC_GPIOC_CLK_SLEEP_DISABLE


	)

2015 
	#__GPIOC_CLK_SLEEP_ENABLE
 
__HAL_RCC_GPIOC_CLK_SLEEP_ENABLE


	)

2016 
	#__GPIOC_FORCE_RESET
 
__HAL_RCC_GPIOC_FORCE_RESET


	)

2017 
	#__GPIOC_RELEASE_RESET
 
__HAL_RCC_GPIOC_RELEASE_RESET


	)

2018 
	#__GPIOD_CLK_DISABLE
 
__HAL_RCC_GPIOD_CLK_DISABLE


	)

2019 
	#__GPIOD_CLK_ENABLE
 
__HAL_RCC_GPIOD_CLK_ENABLE


	)

2020 
	#__GPIOD_CLK_SLEEP_DISABLE
 
__HAL_RCC_GPIOD_CLK_SLEEP_DISABLE


	)

2021 
	#__GPIOD_CLK_SLEEP_ENABLE
 
__HAL_RCC_GPIOD_CLK_SLEEP_ENABLE


	)

2022 
	#__GPIOD_FORCE_RESET
 
__HAL_RCC_GPIOD_FORCE_RESET


	)

2023 
	#__GPIOD_RELEASE_RESET
 
__HAL_RCC_GPIOD_RELEASE_RESET


	)

2024 
	#__GPIOE_CLK_DISABLE
 
__HAL_RCC_GPIOE_CLK_DISABLE


	)

2025 
	#__GPIOE_CLK_ENABLE
 
__HAL_RCC_GPIOE_CLK_ENABLE


	)

2026 
	#__GPIOE_CLK_SLEEP_DISABLE
 
__HAL_RCC_GPIOE_CLK_SLEEP_DISABLE


	)

2027 
	#__GPIOE_CLK_SLEEP_ENABLE
 
__HAL_RCC_GPIOE_CLK_SLEEP_ENABLE


	)

2028 
	#__GPIOE_FORCE_RESET
 
__HAL_RCC_GPIOE_FORCE_RESET


	)

2029 
	#__GPIOE_RELEASE_RESET
 
__HAL_RCC_GPIOE_RELEASE_RESET


	)

2030 
	#__GPIOF_CLK_DISABLE
 
__HAL_RCC_GPIOF_CLK_DISABLE


	)

2031 
	#__GPIOF_CLK_ENABLE
 
__HAL_RCC_GPIOF_CLK_ENABLE


	)

2032 
	#__GPIOF_CLK_SLEEP_DISABLE
 
__HAL_RCC_GPIOF_CLK_SLEEP_DISABLE


	)

2033 
	#__GPIOF_CLK_SLEEP_ENABLE
 
__HAL_RCC_GPIOF_CLK_SLEEP_ENABLE


	)

2034 
	#__GPIOF_FORCE_RESET
 
__HAL_RCC_GPIOF_FORCE_RESET


	)

2035 
	#__GPIOF_RELEASE_RESET
 
__HAL_RCC_GPIOF_RELEASE_RESET


	)

2036 
	#__GPIOG_CLK_DISABLE
 
__HAL_RCC_GPIOG_CLK_DISABLE


	)

2037 
	#__GPIOG_CLK_ENABLE
 
__HAL_RCC_GPIOG_CLK_ENABLE


	)

2038 
	#__GPIOG_CLK_SLEEP_DISABLE
 
__HAL_RCC_GPIOG_CLK_SLEEP_DISABLE


	)

2039 
	#__GPIOG_CLK_SLEEP_ENABLE
 
__HAL_RCC_GPIOG_CLK_SLEEP_ENABLE


	)

2040 
	#__GPIOG_FORCE_RESET
 
__HAL_RCC_GPIOG_FORCE_RESET


	)

2041 
	#__GPIOG_RELEASE_RESET
 
__HAL_RCC_GPIOG_RELEASE_RESET


	)

2042 
	#__GPIOH_CLK_DISABLE
 
__HAL_RCC_GPIOH_CLK_DISABLE


	)

2043 
	#__GPIOH_CLK_ENABLE
 
__HAL_RCC_GPIOH_CLK_ENABLE


	)

2044 
	#__GPIOH_CLK_SLEEP_DISABLE
 
__HAL_RCC_GPIOH_CLK_SLEEP_DISABLE


	)

2045 
	#__GPIOH_CLK_SLEEP_ENABLE
 
__HAL_RCC_GPIOH_CLK_SLEEP_ENABLE


	)

2046 
	#__GPIOH_FORCE_RESET
 
__HAL_RCC_GPIOH_FORCE_RESET


	)

2047 
	#__GPIOH_RELEASE_RESET
 
__HAL_RCC_GPIOH_RELEASE_RESET


	)

2048 
	#__I2C1_CLK_DISABLE
 
__HAL_RCC_I2C1_CLK_DISABLE


	)

2049 
	#__I2C1_CLK_ENABLE
 
__HAL_RCC_I2C1_CLK_ENABLE


	)

2050 
	#__I2C1_CLK_SLEEP_DISABLE
 
__HAL_RCC_I2C1_CLK_SLEEP_DISABLE


	)

2051 
	#__I2C1_CLK_SLEEP_ENABLE
 
__HAL_RCC_I2C1_CLK_SLEEP_ENABLE


	)

2052 
	#__I2C1_FORCE_RESET
 
__HAL_RCC_I2C1_FORCE_RESET


	)

2053 
	#__I2C1_RELEASE_RESET
 
__HAL_RCC_I2C1_RELEASE_RESET


	)

2054 
	#__I2C2_CLK_DISABLE
 
__HAL_RCC_I2C2_CLK_DISABLE


	)

2055 
	#__I2C2_CLK_ENABLE
 
__HAL_RCC_I2C2_CLK_ENABLE


	)

2056 
	#__I2C2_CLK_SLEEP_DISABLE
 
__HAL_RCC_I2C2_CLK_SLEEP_DISABLE


	)

2057 
	#__I2C2_CLK_SLEEP_ENABLE
 
__HAL_RCC_I2C2_CLK_SLEEP_ENABLE


	)

2058 
	#__I2C2_FORCE_RESET
 
__HAL_RCC_I2C2_FORCE_RESET


	)

2059 
	#__I2C2_RELEASE_RESET
 
__HAL_RCC_I2C2_RELEASE_RESET


	)

2060 
	#__I2C3_CLK_DISABLE
 
__HAL_RCC_I2C3_CLK_DISABLE


	)

2061 
	#__I2C3_CLK_ENABLE
 
__HAL_RCC_I2C3_CLK_ENABLE


	)

2062 
	#__I2C3_CLK_SLEEP_DISABLE
 
__HAL_RCC_I2C3_CLK_SLEEP_DISABLE


	)

2063 
	#__I2C3_CLK_SLEEP_ENABLE
 
__HAL_RCC_I2C3_CLK_SLEEP_ENABLE


	)

2064 
	#__I2C3_FORCE_RESET
 
__HAL_RCC_I2C3_FORCE_RESET


	)

2065 
	#__I2C3_RELEASE_RESET
 
__HAL_RCC_I2C3_RELEASE_RESET


	)

2066 
	#__LCD_CLK_DISABLE
 
__HAL_RCC_LCD_CLK_DISABLE


	)

2067 
	#__LCD_CLK_ENABLE
 
__HAL_RCC_LCD_CLK_ENABLE


	)

2068 
	#__LCD_CLK_SLEEP_DISABLE
 
__HAL_RCC_LCD_CLK_SLEEP_DISABLE


	)

2069 
	#__LCD_CLK_SLEEP_ENABLE
 
__HAL_RCC_LCD_CLK_SLEEP_ENABLE


	)

2070 
	#__LCD_FORCE_RESET
 
__HAL_RCC_LCD_FORCE_RESET


	)

2071 
	#__LCD_RELEASE_RESET
 
__HAL_RCC_LCD_RELEASE_RESET


	)

2072 
	#__LPTIM1_CLK_DISABLE
 
__HAL_RCC_LPTIM1_CLK_DISABLE


	)

2073 
	#__LPTIM1_CLK_ENABLE
 
__HAL_RCC_LPTIM1_CLK_ENABLE


	)

2074 
	#__LPTIM1_CLK_SLEEP_DISABLE
 
__HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE


	)

2075 
	#__LPTIM1_CLK_SLEEP_ENABLE
 
__HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE


	)

2076 
	#__LPTIM1_FORCE_RESET
 
__HAL_RCC_LPTIM1_FORCE_RESET


	)

2077 
	#__LPTIM1_RELEASE_RESET
 
__HAL_RCC_LPTIM1_RELEASE_RESET


	)

2078 
	#__LPTIM2_CLK_DISABLE
 
__HAL_RCC_LPTIM2_CLK_DISABLE


	)

2079 
	#__LPTIM2_CLK_ENABLE
 
__HAL_RCC_LPTIM2_CLK_ENABLE


	)

2080 
	#__LPTIM2_CLK_SLEEP_DISABLE
 
__HAL_RCC_LPTIM2_CLK_SLEEP_DISABLE


	)

2081 
	#__LPTIM2_CLK_SLEEP_ENABLE
 
__HAL_RCC_LPTIM2_CLK_SLEEP_ENABLE


	)

2082 
	#__LPTIM2_FORCE_RESET
 
__HAL_RCC_LPTIM2_FORCE_RESET


	)

2083 
	#__LPTIM2_RELEASE_RESET
 
__HAL_RCC_LPTIM2_RELEASE_RESET


	)

2084 
	#__LPUART1_CLK_DISABLE
 
__HAL_RCC_LPUART1_CLK_DISABLE


	)

2085 
	#__LPUART1_CLK_ENABLE
 
__HAL_RCC_LPUART1_CLK_ENABLE


	)

2086 
	#__LPUART1_CLK_SLEEP_DISABLE
 
__HAL_RCC_LPUART1_CLK_SLEEP_DISABLE


	)

2087 
	#__LPUART1_CLK_SLEEP_ENABLE
 
__HAL_RCC_LPUART1_CLK_SLEEP_ENABLE


	)

2088 
	#__LPUART1_FORCE_RESET
 
__HAL_RCC_LPUART1_FORCE_RESET


	)

2089 
	#__LPUART1_RELEASE_RESET
 
__HAL_RCC_LPUART1_RELEASE_RESET


	)

2090 
	#__OPAMP_CLK_DISABLE
 
__HAL_RCC_OPAMP_CLK_DISABLE


	)

2091 
	#__OPAMP_CLK_ENABLE
 
__HAL_RCC_OPAMP_CLK_ENABLE


	)

2092 
	#__OPAMP_CLK_SLEEP_DISABLE
 
__HAL_RCC_OPAMP_CLK_SLEEP_DISABLE


	)

2093 
	#__OPAMP_CLK_SLEEP_ENABLE
 
__HAL_RCC_OPAMP_CLK_SLEEP_ENABLE


	)

2094 
	#__OPAMP_FORCE_RESET
 
__HAL_RCC_OPAMP_FORCE_RESET


	)

2095 
	#__OPAMP_RELEASE_RESET
 
__HAL_RCC_OPAMP_RELEASE_RESET


	)

2096 
	#__OTGFS_CLK_DISABLE
 
__HAL_RCC_OTGFS_CLK_DISABLE


	)

2097 
	#__OTGFS_CLK_ENABLE
 
__HAL_RCC_OTGFS_CLK_ENABLE


	)

2098 
	#__OTGFS_CLK_SLEEP_DISABLE
 
__HAL_RCC_OTGFS_CLK_SLEEP_DISABLE


	)

2099 
	#__OTGFS_CLK_SLEEP_ENABLE
 
__HAL_RCC_OTGFS_CLK_SLEEP_ENABLE


	)

2100 
	#__OTGFS_FORCE_RESET
 
__HAL_RCC_OTGFS_FORCE_RESET


	)

2101 
	#__OTGFS_RELEASE_RESET
 
__HAL_RCC_OTGFS_RELEASE_RESET


	)

2102 
	#__PWR_CLK_DISABLE
 
__HAL_RCC_PWR_CLK_DISABLE


	)

2103 
	#__PWR_CLK_ENABLE
 
__HAL_RCC_PWR_CLK_ENABLE


	)

2104 
	#__PWR_CLK_SLEEP_DISABLE
 
__HAL_RCC_PWR_CLK_SLEEP_DISABLE


	)

2105 
	#__PWR_CLK_SLEEP_ENABLE
 
__HAL_RCC_PWR_CLK_SLEEP_ENABLE


	)

2106 
	#__PWR_FORCE_RESET
 
__HAL_RCC_PWR_FORCE_RESET


	)

2107 
	#__PWR_RELEASE_RESET
 
__HAL_RCC_PWR_RELEASE_RESET


	)

2108 
	#__QSPI_CLK_DISABLE
 
__HAL_RCC_QSPI_CLK_DISABLE


	)

2109 
	#__QSPI_CLK_ENABLE
 
__HAL_RCC_QSPI_CLK_ENABLE


	)

2110 
	#__QSPI_CLK_SLEEP_DISABLE
 
__HAL_RCC_QSPI_CLK_SLEEP_DISABLE


	)

2111 
	#__QSPI_CLK_SLEEP_ENABLE
 
__HAL_RCC_QSPI_CLK_SLEEP_ENABLE


	)

2112 
	#__QSPI_FORCE_RESET
 
__HAL_RCC_QSPI_FORCE_RESET


	)

2113 
	#__QSPI_RELEASE_RESET
 
__HAL_RCC_QSPI_RELEASE_RESET


	)

2114 
	#__RNG_CLK_DISABLE
 
__HAL_RCC_RNG_CLK_DISABLE


	)

2115 
	#__RNG_CLK_ENABLE
 
__HAL_RCC_RNG_CLK_ENABLE


	)

2116 
	#__RNG_CLK_SLEEP_DISABLE
 
__HAL_RCC_RNG_CLK_SLEEP_DISABLE


	)

2117 
	#__RNG_CLK_SLEEP_ENABLE
 
__HAL_RCC_RNG_CLK_SLEEP_ENABLE


	)

2118 
	#__RNG_FORCE_RESET
 
__HAL_RCC_RNG_FORCE_RESET


	)

2119 
	#__RNG_RELEASE_RESET
 
__HAL_RCC_RNG_RELEASE_RESET


	)

2120 
	#__SAI1_CLK_DISABLE
 
__HAL_RCC_SAI1_CLK_DISABLE


	)

2121 
	#__SAI1_CLK_ENABLE
 
__HAL_RCC_SAI1_CLK_ENABLE


	)

2122 
	#__SAI1_CLK_SLEEP_DISABLE
 
__HAL_RCC_SAI1_CLK_SLEEP_DISABLE


	)

2123 
	#__SAI1_CLK_SLEEP_ENABLE
 
__HAL_RCC_SAI1_CLK_SLEEP_ENABLE


	)

2124 
	#__SAI1_FORCE_RESET
 
__HAL_RCC_SAI1_FORCE_RESET


	)

2125 
	#__SAI1_RELEASE_RESET
 
__HAL_RCC_SAI1_RELEASE_RESET


	)

2126 
	#__SAI2_CLK_DISABLE
 
__HAL_RCC_SAI2_CLK_DISABLE


	)

2127 
	#__SAI2_CLK_ENABLE
 
__HAL_RCC_SAI2_CLK_ENABLE


	)

2128 
	#__SAI2_CLK_SLEEP_DISABLE
 
__HAL_RCC_SAI2_CLK_SLEEP_DISABLE


	)

2129 
	#__SAI2_CLK_SLEEP_ENABLE
 
__HAL_RCC_SAI2_CLK_SLEEP_ENABLE


	)

2130 
	#__SAI2_FORCE_RESET
 
__HAL_RCC_SAI2_FORCE_RESET


	)

2131 
	#__SAI2_RELEASE_RESET
 
__HAL_RCC_SAI2_RELEASE_RESET


	)

2132 
	#__SDIO_CLK_DISABLE
 
__HAL_RCC_SDIO_CLK_DISABLE


	)

2133 
	#__SDIO_CLK_ENABLE
 
__HAL_RCC_SDIO_CLK_ENABLE


	)

2134 
	#__SDMMC_CLK_DISABLE
 
__HAL_RCC_SDMMC_CLK_DISABLE


	)

2135 
	#__SDMMC_CLK_ENABLE
 
__HAL_RCC_SDMMC_CLK_ENABLE


	)

2136 
	#__SDMMC_CLK_SLEEP_DISABLE
 
__HAL_RCC_SDMMC_CLK_SLEEP_DISABLE


	)

2137 
	#__SDMMC_CLK_SLEEP_ENABLE
 
__HAL_RCC_SDMMC_CLK_SLEEP_ENABLE


	)

2138 
	#__SDMMC_FORCE_RESET
 
__HAL_RCC_SDMMC_FORCE_RESET


	)

2139 
	#__SDMMC_RELEASE_RESET
 
__HAL_RCC_SDMMC_RELEASE_RESET


	)

2140 
	#__SPI1_CLK_DISABLE
 
__HAL_RCC_SPI1_CLK_DISABLE


	)

2141 
	#__SPI1_CLK_ENABLE
 
__HAL_RCC_SPI1_CLK_ENABLE


	)

2142 
	#__SPI1_CLK_SLEEP_DISABLE
 
__HAL_RCC_SPI1_CLK_SLEEP_DISABLE


	)

2143 
	#__SPI1_CLK_SLEEP_ENABLE
 
__HAL_RCC_SPI1_CLK_SLEEP_ENABLE


	)

2144 
	#__SPI1_FORCE_RESET
 
__HAL_RCC_SPI1_FORCE_RESET


	)

2145 
	#__SPI1_RELEASE_RESET
 
__HAL_RCC_SPI1_RELEASE_RESET


	)

2146 
	#__SPI2_CLK_DISABLE
 
__HAL_RCC_SPI2_CLK_DISABLE


	)

2147 
	#__SPI2_CLK_ENABLE
 
__HAL_RCC_SPI2_CLK_ENABLE


	)

2148 
	#__SPI2_CLK_SLEEP_DISABLE
 
__HAL_RCC_SPI2_CLK_SLEEP_DISABLE


	)

2149 
	#__SPI2_CLK_SLEEP_ENABLE
 
__HAL_RCC_SPI2_CLK_SLEEP_ENABLE


	)

2150 
	#__SPI2_FORCE_RESET
 
__HAL_RCC_SPI2_FORCE_RESET


	)

2151 
	#__SPI2_RELEASE_RESET
 
__HAL_RCC_SPI2_RELEASE_RESET


	)

2152 
	#__SPI3_CLK_DISABLE
 
__HAL_RCC_SPI3_CLK_DISABLE


	)

2153 
	#__SPI3_CLK_ENABLE
 
__HAL_RCC_SPI3_CLK_ENABLE


	)

2154 
	#__SPI3_CLK_SLEEP_DISABLE
 
__HAL_RCC_SPI3_CLK_SLEEP_DISABLE


	)

2155 
	#__SPI3_CLK_SLEEP_ENABLE
 
__HAL_RCC_SPI3_CLK_SLEEP_ENABLE


	)

2156 
	#__SPI3_FORCE_RESET
 
__HAL_RCC_SPI3_FORCE_RESET


	)

2157 
	#__SPI3_RELEASE_RESET
 
__HAL_RCC_SPI3_RELEASE_RESET


	)

2158 
	#__SRAM_CLK_DISABLE
 
__HAL_RCC_SRAM_CLK_DISABLE


	)

2159 
	#__SRAM_CLK_ENABLE
 
__HAL_RCC_SRAM_CLK_ENABLE


	)

2160 
	#__SRAM1_CLK_SLEEP_DISABLE
 
__HAL_RCC_SRAM1_CLK_SLEEP_DISABLE


	)

2161 
	#__SRAM1_CLK_SLEEP_ENABLE
 
__HAL_RCC_SRAM1_CLK_SLEEP_ENABLE


	)

2162 
	#__SRAM2_CLK_SLEEP_DISABLE
 
__HAL_RCC_SRAM2_CLK_SLEEP_DISABLE


	)

2163 
	#__SRAM2_CLK_SLEEP_ENABLE
 
__HAL_RCC_SRAM2_CLK_SLEEP_ENABLE


	)

2164 
	#__SWPMI1_CLK_DISABLE
 
__HAL_RCC_SWPMI1_CLK_DISABLE


	)

2165 
	#__SWPMI1_CLK_ENABLE
 
__HAL_RCC_SWPMI1_CLK_ENABLE


	)

2166 
	#__SWPMI1_CLK_SLEEP_DISABLE
 
__HAL_RCC_SWPMI1_CLK_SLEEP_DISABLE


	)

2167 
	#__SWPMI1_CLK_SLEEP_ENABLE
 
__HAL_RCC_SWPMI1_CLK_SLEEP_ENABLE


	)

2168 
	#__SWPMI1_FORCE_RESET
 
__HAL_RCC_SWPMI1_FORCE_RESET


	)

2169 
	#__SWPMI1_RELEASE_RESET
 
__HAL_RCC_SWPMI1_RELEASE_RESET


	)

2170 
	#__SYSCFG_CLK_DISABLE
 
__HAL_RCC_SYSCFG_CLK_DISABLE


	)

2171 
	#__SYSCFG_CLK_ENABLE
 
__HAL_RCC_SYSCFG_CLK_ENABLE


	)

2172 
	#__SYSCFG_CLK_SLEEP_DISABLE
 
__HAL_RCC_SYSCFG_CLK_SLEEP_DISABLE


	)

2173 
	#__SYSCFG_CLK_SLEEP_ENABLE
 
__HAL_RCC_SYSCFG_CLK_SLEEP_ENABLE


	)

2174 
	#__SYSCFG_FORCE_RESET
 
__HAL_RCC_SYSCFG_FORCE_RESET


	)

2175 
	#__SYSCFG_RELEASE_RESET
 
__HAL_RCC_SYSCFG_RELEASE_RESET


	)

2176 
	#__TIM1_CLK_DISABLE
 
__HAL_RCC_TIM1_CLK_DISABLE


	)

2177 
	#__TIM1_CLK_ENABLE
 
__HAL_RCC_TIM1_CLK_ENABLE


	)

2178 
	#__TIM1_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM1_CLK_SLEEP_DISABLE


	)

2179 
	#__TIM1_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM1_CLK_SLEEP_ENABLE


	)

2180 
	#__TIM1_FORCE_RESET
 
__HAL_RCC_TIM1_FORCE_RESET


	)

2181 
	#__TIM1_RELEASE_RESET
 
__HAL_RCC_TIM1_RELEASE_RESET


	)

2182 
	#__TIM10_CLK_DISABLE
 
__HAL_RCC_TIM10_CLK_DISABLE


	)

2183 
	#__TIM10_CLK_ENABLE
 
__HAL_RCC_TIM10_CLK_ENABLE


	)

2184 
	#__TIM10_FORCE_RESET
 
__HAL_RCC_TIM10_FORCE_RESET


	)

2185 
	#__TIM10_RELEASE_RESET
 
__HAL_RCC_TIM10_RELEASE_RESET


	)

2186 
	#__TIM11_CLK_DISABLE
 
__HAL_RCC_TIM11_CLK_DISABLE


	)

2187 
	#__TIM11_CLK_ENABLE
 
__HAL_RCC_TIM11_CLK_ENABLE


	)

2188 
	#__TIM11_FORCE_RESET
 
__HAL_RCC_TIM11_FORCE_RESET


	)

2189 
	#__TIM11_RELEASE_RESET
 
__HAL_RCC_TIM11_RELEASE_RESET


	)

2190 
	#__TIM12_CLK_DISABLE
 
__HAL_RCC_TIM12_CLK_DISABLE


	)

2191 
	#__TIM12_CLK_ENABLE
 
__HAL_RCC_TIM12_CLK_ENABLE


	)

2192 
	#__TIM12_FORCE_RESET
 
__HAL_RCC_TIM12_FORCE_RESET


	)

2193 
	#__TIM12_RELEASE_RESET
 
__HAL_RCC_TIM12_RELEASE_RESET


	)

2194 
	#__TIM13_CLK_DISABLE
 
__HAL_RCC_TIM13_CLK_DISABLE


	)

2195 
	#__TIM13_CLK_ENABLE
 
__HAL_RCC_TIM13_CLK_ENABLE


	)

2196 
	#__TIM13_FORCE_RESET
 
__HAL_RCC_TIM13_FORCE_RESET


	)

2197 
	#__TIM13_RELEASE_RESET
 
__HAL_RCC_TIM13_RELEASE_RESET


	)

2198 
	#__TIM14_CLK_DISABLE
 
__HAL_RCC_TIM14_CLK_DISABLE


	)

2199 
	#__TIM14_CLK_ENABLE
 
__HAL_RCC_TIM14_CLK_ENABLE


	)

2200 
	#__TIM14_FORCE_RESET
 
__HAL_RCC_TIM14_FORCE_RESET


	)

2201 
	#__TIM14_RELEASE_RESET
 
__HAL_RCC_TIM14_RELEASE_RESET


	)

2202 
	#__TIM15_CLK_DISABLE
 
__HAL_RCC_TIM15_CLK_DISABLE


	)

2203 
	#__TIM15_CLK_ENABLE
 
__HAL_RCC_TIM15_CLK_ENABLE


	)

2204 
	#__TIM15_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM15_CLK_SLEEP_DISABLE


	)

2205 
	#__TIM15_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM15_CLK_SLEEP_ENABLE


	)

2206 
	#__TIM15_FORCE_RESET
 
__HAL_RCC_TIM15_FORCE_RESET


	)

2207 
	#__TIM15_RELEASE_RESET
 
__HAL_RCC_TIM15_RELEASE_RESET


	)

2208 
	#__TIM16_CLK_DISABLE
 
__HAL_RCC_TIM16_CLK_DISABLE


	)

2209 
	#__TIM16_CLK_ENABLE
 
__HAL_RCC_TIM16_CLK_ENABLE


	)

2210 
	#__TIM16_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM16_CLK_SLEEP_DISABLE


	)

2211 
	#__TIM16_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM16_CLK_SLEEP_ENABLE


	)

2212 
	#__TIM16_FORCE_RESET
 
__HAL_RCC_TIM16_FORCE_RESET


	)

2213 
	#__TIM16_RELEASE_RESET
 
__HAL_RCC_TIM16_RELEASE_RESET


	)

2214 
	#__TIM17_CLK_DISABLE
 
__HAL_RCC_TIM17_CLK_DISABLE


	)

2215 
	#__TIM17_CLK_ENABLE
 
__HAL_RCC_TIM17_CLK_ENABLE


	)

2216 
	#__TIM17_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM17_CLK_SLEEP_DISABLE


	)

2217 
	#__TIM17_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM17_CLK_SLEEP_ENABLE


	)

2218 
	#__TIM17_FORCE_RESET
 
__HAL_RCC_TIM17_FORCE_RESET


	)

2219 
	#__TIM17_RELEASE_RESET
 
__HAL_RCC_TIM17_RELEASE_RESET


	)

2220 
	#__TIM2_CLK_DISABLE
 
__HAL_RCC_TIM2_CLK_DISABLE


	)

2221 
	#__TIM2_CLK_ENABLE
 
__HAL_RCC_TIM2_CLK_ENABLE


	)

2222 
	#__TIM2_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM2_CLK_SLEEP_DISABLE


	)

2223 
	#__TIM2_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM2_CLK_SLEEP_ENABLE


	)

2224 
	#__TIM2_FORCE_RESET
 
__HAL_RCC_TIM2_FORCE_RESET


	)

2225 
	#__TIM2_RELEASE_RESET
 
__HAL_RCC_TIM2_RELEASE_RESET


	)

2226 
	#__TIM3_CLK_DISABLE
 
__HAL_RCC_TIM3_CLK_DISABLE


	)

2227 
	#__TIM3_CLK_ENABLE
 
__HAL_RCC_TIM3_CLK_ENABLE


	)

2228 
	#__TIM3_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM3_CLK_SLEEP_DISABLE


	)

2229 
	#__TIM3_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM3_CLK_SLEEP_ENABLE


	)

2230 
	#__TIM3_FORCE_RESET
 
__HAL_RCC_TIM3_FORCE_RESET


	)

2231 
	#__TIM3_RELEASE_RESET
 
__HAL_RCC_TIM3_RELEASE_RESET


	)

2232 
	#__TIM4_CLK_DISABLE
 
__HAL_RCC_TIM4_CLK_DISABLE


	)

2233 
	#__TIM4_CLK_ENABLE
 
__HAL_RCC_TIM4_CLK_ENABLE


	)

2234 
	#__TIM4_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM4_CLK_SLEEP_DISABLE


	)

2235 
	#__TIM4_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM4_CLK_SLEEP_ENABLE


	)

2236 
	#__TIM4_FORCE_RESET
 
__HAL_RCC_TIM4_FORCE_RESET


	)

2237 
	#__TIM4_RELEASE_RESET
 
__HAL_RCC_TIM4_RELEASE_RESET


	)

2238 
	#__TIM5_CLK_DISABLE
 
__HAL_RCC_TIM5_CLK_DISABLE


	)

2239 
	#__TIM5_CLK_ENABLE
 
__HAL_RCC_TIM5_CLK_ENABLE


	)

2240 
	#__TIM5_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM5_CLK_SLEEP_DISABLE


	)

2241 
	#__TIM5_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM5_CLK_SLEEP_ENABLE


	)

2242 
	#__TIM5_FORCE_RESET
 
__HAL_RCC_TIM5_FORCE_RESET


	)

2243 
	#__TIM5_RELEASE_RESET
 
__HAL_RCC_TIM5_RELEASE_RESET


	)

2244 
	#__TIM6_CLK_DISABLE
 
__HAL_RCC_TIM6_CLK_DISABLE


	)

2245 
	#__TIM6_CLK_ENABLE
 
__HAL_RCC_TIM6_CLK_ENABLE


	)

2246 
	#__TIM6_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM6_CLK_SLEEP_DISABLE


	)

2247 
	#__TIM6_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM6_CLK_SLEEP_ENABLE


	)

2248 
	#__TIM6_FORCE_RESET
 
__HAL_RCC_TIM6_FORCE_RESET


	)

2249 
	#__TIM6_RELEASE_RESET
 
__HAL_RCC_TIM6_RELEASE_RESET


	)

2250 
	#__TIM7_CLK_DISABLE
 
__HAL_RCC_TIM7_CLK_DISABLE


	)

2251 
	#__TIM7_CLK_ENABLE
 
__HAL_RCC_TIM7_CLK_ENABLE


	)

2252 
	#__TIM7_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM7_CLK_SLEEP_DISABLE


	)

2253 
	#__TIM7_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM7_CLK_SLEEP_ENABLE


	)

2254 
	#__TIM7_FORCE_RESET
 
__HAL_RCC_TIM7_FORCE_RESET


	)

2255 
	#__TIM7_RELEASE_RESET
 
__HAL_RCC_TIM7_RELEASE_RESET


	)

2256 
	#__TIM8_CLK_DISABLE
 
__HAL_RCC_TIM8_CLK_DISABLE


	)

2257 
	#__TIM8_CLK_ENABLE
 
__HAL_RCC_TIM8_CLK_ENABLE


	)

2258 
	#__TIM8_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM8_CLK_SLEEP_DISABLE


	)

2259 
	#__TIM8_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM8_CLK_SLEEP_ENABLE


	)

2260 
	#__TIM8_FORCE_RESET
 
__HAL_RCC_TIM8_FORCE_RESET


	)

2261 
	#__TIM8_RELEASE_RESET
 
__HAL_RCC_TIM8_RELEASE_RESET


	)

2262 
	#__TIM9_CLK_DISABLE
 
__HAL_RCC_TIM9_CLK_DISABLE


	)

2263 
	#__TIM9_CLK_ENABLE
 
__HAL_RCC_TIM9_CLK_ENABLE


	)

2264 
	#__TIM9_FORCE_RESET
 
__HAL_RCC_TIM9_FORCE_RESET


	)

2265 
	#__TIM9_RELEASE_RESET
 
__HAL_RCC_TIM9_RELEASE_RESET


	)

2266 
	#__TSC_CLK_DISABLE
 
__HAL_RCC_TSC_CLK_DISABLE


	)

2267 
	#__TSC_CLK_ENABLE
 
__HAL_RCC_TSC_CLK_ENABLE


	)

2268 
	#__TSC_CLK_SLEEP_DISABLE
 
__HAL_RCC_TSC_CLK_SLEEP_DISABLE


	)

2269 
	#__TSC_CLK_SLEEP_ENABLE
 
__HAL_RCC_TSC_CLK_SLEEP_ENABLE


	)

2270 
	#__TSC_FORCE_RESET
 
__HAL_RCC_TSC_FORCE_RESET


	)

2271 
	#__TSC_RELEASE_RESET
 
__HAL_RCC_TSC_RELEASE_RESET


	)

2272 
	#__UART4_CLK_DISABLE
 
__HAL_RCC_UART4_CLK_DISABLE


	)

2273 
	#__UART4_CLK_ENABLE
 
__HAL_RCC_UART4_CLK_ENABLE


	)

2274 
	#__UART4_CLK_SLEEP_DISABLE
 
__HAL_RCC_UART4_CLK_SLEEP_DISABLE


	)

2275 
	#__UART4_CLK_SLEEP_ENABLE
 
__HAL_RCC_UART4_CLK_SLEEP_ENABLE


	)

2276 
	#__UART4_FORCE_RESET
 
__HAL_RCC_UART4_FORCE_RESET


	)

2277 
	#__UART4_RELEASE_RESET
 
__HAL_RCC_UART4_RELEASE_RESET


	)

2278 
	#__UART5_CLK_DISABLE
 
__HAL_RCC_UART5_CLK_DISABLE


	)

2279 
	#__UART5_CLK_ENABLE
 
__HAL_RCC_UART5_CLK_ENABLE


	)

2280 
	#__UART5_CLK_SLEEP_DISABLE
 
__HAL_RCC_UART5_CLK_SLEEP_DISABLE


	)

2281 
	#__UART5_CLK_SLEEP_ENABLE
 
__HAL_RCC_UART5_CLK_SLEEP_ENABLE


	)

2282 
	#__UART5_FORCE_RESET
 
__HAL_RCC_UART5_FORCE_RESET


	)

2283 
	#__UART5_RELEASE_RESET
 
__HAL_RCC_UART5_RELEASE_RESET


	)

2284 
	#__USART1_CLK_DISABLE
 
__HAL_RCC_USART1_CLK_DISABLE


	)

2285 
	#__USART1_CLK_ENABLE
 
__HAL_RCC_USART1_CLK_ENABLE


	)

2286 
	#__USART1_CLK_SLEEP_DISABLE
 
__HAL_RCC_USART1_CLK_SLEEP_DISABLE


	)

2287 
	#__USART1_CLK_SLEEP_ENABLE
 
__HAL_RCC_USART1_CLK_SLEEP_ENABLE


	)

2288 
	#__USART1_FORCE_RESET
 
__HAL_RCC_USART1_FORCE_RESET


	)

2289 
	#__USART1_RELEASE_RESET
 
__HAL_RCC_USART1_RELEASE_RESET


	)

2290 
	#__USART2_CLK_DISABLE
 
__HAL_RCC_USART2_CLK_DISABLE


	)

2291 
	#__USART2_CLK_ENABLE
 
__HAL_RCC_USART2_CLK_ENABLE


	)

2292 
	#__USART2_CLK_SLEEP_DISABLE
 
__HAL_RCC_USART2_CLK_SLEEP_DISABLE


	)

2293 
	#__USART2_CLK_SLEEP_ENABLE
 
__HAL_RCC_USART2_CLK_SLEEP_ENABLE


	)

2294 
	#__USART2_FORCE_RESET
 
__HAL_RCC_USART2_FORCE_RESET


	)

2295 
	#__USART2_RELEASE_RESET
 
__HAL_RCC_USART2_RELEASE_RESET


	)

2296 
	#__USART3_CLK_DISABLE
 
__HAL_RCC_USART3_CLK_DISABLE


	)

2297 
	#__USART3_CLK_ENABLE
 
__HAL_RCC_USART3_CLK_ENABLE


	)

2298 
	#__USART3_CLK_SLEEP_DISABLE
 
__HAL_RCC_USART3_CLK_SLEEP_DISABLE


	)

2299 
	#__USART3_CLK_SLEEP_ENABLE
 
__HAL_RCC_USART3_CLK_SLEEP_ENABLE


	)

2300 
	#__USART3_FORCE_RESET
 
__HAL_RCC_USART3_FORCE_RESET


	)

2301 
	#__USART3_RELEASE_RESET
 
__HAL_RCC_USART3_RELEASE_RESET


	)

2302 
	#__USART4_CLK_DISABLE
 
__HAL_RCC_UART4_CLK_DISABLE


	)

2303 
	#__USART4_CLK_ENABLE
 
__HAL_RCC_UART4_CLK_ENABLE


	)

2304 
	#__USART4_CLK_SLEEP_ENABLE
 
__HAL_RCC_UART4_CLK_SLEEP_ENABLE


	)

2305 
	#__USART4_CLK_SLEEP_DISABLE
 
__HAL_RCC_UART4_CLK_SLEEP_DISABLE


	)

2306 
	#__USART4_FORCE_RESET
 
__HAL_RCC_UART4_FORCE_RESET


	)

2307 
	#__USART4_RELEASE_RESET
 
__HAL_RCC_UART4_RELEASE_RESET


	)

2308 
	#__USART5_CLK_DISABLE
 
__HAL_RCC_UART5_CLK_DISABLE


	)

2309 
	#__USART5_CLK_ENABLE
 
__HAL_RCC_UART5_CLK_ENABLE


	)

2310 
	#__USART5_CLK_SLEEP_ENABLE
 
__HAL_RCC_UART5_CLK_SLEEP_ENABLE


	)

2311 
	#__USART5_CLK_SLEEP_DISABLE
 
__HAL_RCC_UART5_CLK_SLEEP_DISABLE


	)

2312 
	#__USART5_FORCE_RESET
 
__HAL_RCC_UART5_FORCE_RESET


	)

2313 
	#__USART5_RELEASE_RESET
 
__HAL_RCC_UART5_RELEASE_RESET


	)

2314 
	#__USART7_CLK_DISABLE
 
__HAL_RCC_UART7_CLK_DISABLE


	)

2315 
	#__USART7_CLK_ENABLE
 
__HAL_RCC_UART7_CLK_ENABLE


	)

2316 
	#__USART7_FORCE_RESET
 
__HAL_RCC_UART7_FORCE_RESET


	)

2317 
	#__USART7_RELEASE_RESET
 
__HAL_RCC_UART7_RELEASE_RESET


	)

2318 
	#__USART8_CLK_DISABLE
 
__HAL_RCC_UART8_CLK_DISABLE


	)

2319 
	#__USART8_CLK_ENABLE
 
__HAL_RCC_UART8_CLK_ENABLE


	)

2320 
	#__USART8_FORCE_RESET
 
__HAL_RCC_UART8_FORCE_RESET


	)

2321 
	#__USART8_RELEASE_RESET
 
__HAL_RCC_UART8_RELEASE_RESET


	)

2322 
	#__USB_CLK_DISABLE
 
__HAL_RCC_USB_CLK_DISABLE


	)

2323 
	#__USB_CLK_ENABLE
 
__HAL_RCC_USB_CLK_ENABLE


	)

2324 
	#__USB_FORCE_RESET
 
__HAL_RCC_USB_FORCE_RESET


	)

2325 
	#__USB_CLK_SLEEP_ENABLE
 
__HAL_RCC_USB_CLK_SLEEP_ENABLE


	)

2326 
	#__USB_CLK_SLEEP_DISABLE
 
__HAL_RCC_USB_CLK_SLEEP_DISABLE


	)

2327 
	#__USB_OTG_FS_CLK_DISABLE
 
__HAL_RCC_USB_OTG_FS_CLK_DISABLE


	)

2328 
	#__USB_OTG_FS_CLK_ENABLE
 
__HAL_RCC_USB_OTG_FS_CLK_ENABLE


	)

2329 
	#__USB_RELEASE_RESET
 
__HAL_RCC_USB_RELEASE_RESET


	)

2330 
	#__WWDG_CLK_DISABLE
 
__HAL_RCC_WWDG_CLK_DISABLE


	)

2331 
	#__WWDG_CLK_ENABLE
 
__HAL_RCC_WWDG_CLK_ENABLE


	)

2332 
	#__WWDG_CLK_SLEEP_DISABLE
 
__HAL_RCC_WWDG_CLK_SLEEP_DISABLE


	)

2333 
	#__WWDG_CLK_SLEEP_ENABLE
 
__HAL_RCC_WWDG_CLK_SLEEP_ENABLE


	)

2334 
	#__WWDG_FORCE_RESET
 
__HAL_RCC_WWDG_FORCE_RESET


	)

2335 
	#__WWDG_RELEASE_RESET
 
__HAL_RCC_WWDG_RELEASE_RESET


	)

2336 
	#__TIM21_CLK_ENABLE
 
__HAL_RCC_TIM21_CLK_ENABLE


	)

2337 
	#__TIM21_CLK_DISABLE
 
__HAL_RCC_TIM21_CLK_DISABLE


	)

2338 
	#__TIM21_FORCE_RESET
 
__HAL_RCC_TIM21_FORCE_RESET


	)

2339 
	#__TIM21_RELEASE_RESET
 
__HAL_RCC_TIM21_RELEASE_RESET


	)

2340 
	#__TIM21_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM21_CLK_SLEEP_ENABLE


	)

2341 
	#__TIM21_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM21_CLK_SLEEP_DISABLE


	)

2342 
	#__TIM22_CLK_ENABLE
 
__HAL_RCC_TIM22_CLK_ENABLE


	)

2343 
	#__TIM22_CLK_DISABLE
 
__HAL_RCC_TIM22_CLK_DISABLE


	)

2344 
	#__TIM22_FORCE_RESET
 
__HAL_RCC_TIM22_FORCE_RESET


	)

2345 
	#__TIM22_RELEASE_RESET
 
__HAL_RCC_TIM22_RELEASE_RESET


	)

2346 
	#__TIM22_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM22_CLK_SLEEP_ENABLE


	)

2347 
	#__TIM22_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM22_CLK_SLEEP_DISABLE


	)

2348 
	#__CRS_CLK_DISABLE
 
__HAL_RCC_CRS_CLK_DISABLE


	)

2349 
	#__CRS_CLK_ENABLE
 
__HAL_RCC_CRS_CLK_ENABLE


	)

2350 
	#__CRS_CLK_SLEEP_DISABLE
 
__HAL_RCC_CRS_CLK_SLEEP_DISABLE


	)

2351 
	#__CRS_CLK_SLEEP_ENABLE
 
__HAL_RCC_CRS_CLK_SLEEP_ENABLE


	)

2352 
	#__CRS_FORCE_RESET
 
__HAL_RCC_CRS_FORCE_RESET


	)

2353 
	#__CRS_RELEASE_RESET
 
__HAL_RCC_CRS_RELEASE_RESET


	)

2354 
	#__RCC_BACKUPRESET_FORCE
 
__HAL_RCC_BACKUPRESET_FORCE


	)

2355 
	#__RCC_BACKUPRESET_RELEASE
 
__HAL_RCC_BACKUPRESET_RELEASE


	)

2357 
	#__USB_OTG_FS_FORCE_RESET
 
__HAL_RCC_USB_OTG_FS_FORCE_RESET


	)

2358 
	#__USB_OTG_FS_RELEASE_RESET
 
__HAL_RCC_USB_OTG_FS_RELEASE_RESET


	)

2359 
	#__USB_OTG_FS_CLK_SLEEP_ENABLE
 
__HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE


	)

2360 
	#__USB_OTG_FS_CLK_SLEEP_DISABLE
 
__HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE


	)

2361 
	#__USB_OTG_HS_CLK_DISABLE
 
__HAL_RCC_USB_OTG_HS_CLK_DISABLE


	)

2362 
	#__USB_OTG_HS_CLK_ENABLE
 
__HAL_RCC_USB_OTG_HS_CLK_ENABLE


	)

2363 
	#__USB_OTG_HS_ULPI_CLK_ENABLE
 
__HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE


	)

2364 
	#__USB_OTG_HS_ULPI_CLK_DISABLE
 
__HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE


	)

2365 
	#__TIM9_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM9_CLK_SLEEP_ENABLE


	)

2366 
	#__TIM9_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM9_CLK_SLEEP_DISABLE


	)

2367 
	#__TIM10_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM10_CLK_SLEEP_ENABLE


	)

2368 
	#__TIM10_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM10_CLK_SLEEP_DISABLE


	)

2369 
	#__TIM11_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM11_CLK_SLEEP_ENABLE


	)

2370 
	#__TIM11_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM11_CLK_SLEEP_DISABLE


	)

2371 
	#__ETHMACPTP_CLK_SLEEP_ENABLE
 
__HAL_RCC_ETHMACPTP_CLK_SLEEP_ENABLE


	)

2372 
	#__ETHMACPTP_CLK_SLEEP_DISABLE
 
__HAL_RCC_ETHMACPTP_CLK_SLEEP_DISABLE


	)

2373 
	#__ETHMACPTP_CLK_ENABLE
 
__HAL_RCC_ETHMACPTP_CLK_ENABLE


	)

2374 
	#__ETHMACPTP_CLK_DISABLE
 
__HAL_RCC_ETHMACPTP_CLK_DISABLE


	)

2375 
	#__HASH_CLK_ENABLE
 
__HAL_RCC_HASH_CLK_ENABLE


	)

2376 
	#__HASH_FORCE_RESET
 
__HAL_RCC_HASH_FORCE_RESET


	)

2377 
	#__HASH_RELEASE_RESET
 
__HAL_RCC_HASH_RELEASE_RESET


	)

2378 
	#__HASH_CLK_SLEEP_ENABLE
 
__HAL_RCC_HASH_CLK_SLEEP_ENABLE


	)

2379 
	#__HASH_CLK_SLEEP_DISABLE
 
__HAL_RCC_HASH_CLK_SLEEP_DISABLE


	)

2380 
	#__HASH_CLK_DISABLE
 
__HAL_RCC_HASH_CLK_DISABLE


	)

2381 
	#__SPI5_CLK_ENABLE
 
__HAL_RCC_SPI5_CLK_ENABLE


	)

2382 
	#__SPI5_CLK_DISABLE
 
__HAL_RCC_SPI5_CLK_DISABLE


	)

2383 
	#__SPI5_FORCE_RESET
 
__HAL_RCC_SPI5_FORCE_RESET


	)

2384 
	#__SPI5_RELEASE_RESET
 
__HAL_RCC_SPI5_RELEASE_RESET


	)

2385 
	#__SPI5_CLK_SLEEP_ENABLE
 
__HAL_RCC_SPI5_CLK_SLEEP_ENABLE


	)

2386 
	#__SPI5_CLK_SLEEP_DISABLE
 
__HAL_RCC_SPI5_CLK_SLEEP_DISABLE


	)

2387 
	#__SPI6_CLK_ENABLE
 
__HAL_RCC_SPI6_CLK_ENABLE


	)

2388 
	#__SPI6_CLK_DISABLE
 
__HAL_RCC_SPI6_CLK_DISABLE


	)

2389 
	#__SPI6_FORCE_RESET
 
__HAL_RCC_SPI6_FORCE_RESET


	)

2390 
	#__SPI6_RELEASE_RESET
 
__HAL_RCC_SPI6_RELEASE_RESET


	)

2391 
	#__SPI6_CLK_SLEEP_ENABLE
 
__HAL_RCC_SPI6_CLK_SLEEP_ENABLE


	)

2392 
	#__SPI6_CLK_SLEEP_DISABLE
 
__HAL_RCC_SPI6_CLK_SLEEP_DISABLE


	)

2393 
	#__LTDC_CLK_ENABLE
 
__HAL_RCC_LTDC_CLK_ENABLE


	)

2394 
	#__LTDC_CLK_DISABLE
 
__HAL_RCC_LTDC_CLK_DISABLE


	)

2395 
	#__LTDC_FORCE_RESET
 
__HAL_RCC_LTDC_FORCE_RESET


	)

2396 
	#__LTDC_RELEASE_RESET
 
__HAL_RCC_LTDC_RELEASE_RESET


	)

2397 
	#__LTDC_CLK_SLEEP_ENABLE
 
__HAL_RCC_LTDC_CLK_SLEEP_ENABLE


	)

2398 
	#__ETHMAC_CLK_SLEEP_ENABLE
 
__HAL_RCC_ETHMAC_CLK_SLEEP_ENABLE


	)

2399 
	#__ETHMAC_CLK_SLEEP_DISABLE
 
__HAL_RCC_ETHMAC_CLK_SLEEP_DISABLE


	)

2400 
	#__ETHMACTX_CLK_SLEEP_ENABLE
 
__HAL_RCC_ETHMACTX_CLK_SLEEP_ENABLE


	)

2401 
	#__ETHMACTX_CLK_SLEEP_DISABLE
 
__HAL_RCC_ETHMACTX_CLK_SLEEP_DISABLE


	)

2402 
	#__ETHMACRX_CLK_SLEEP_ENABLE
 
__HAL_RCC_ETHMACRX_CLK_SLEEP_ENABLE


	)

2403 
	#__ETHMACRX_CLK_SLEEP_DISABLE
 
__HAL_RCC_ETHMACRX_CLK_SLEEP_DISABLE


	)

2404 
	#__TIM12_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM12_CLK_SLEEP_ENABLE


	)

2405 
	#__TIM12_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM12_CLK_SLEEP_DISABLE


	)

2406 
	#__TIM13_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM13_CLK_SLEEP_ENABLE


	)

2407 
	#__TIM13_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM13_CLK_SLEEP_DISABLE


	)

2408 
	#__TIM14_CLK_SLEEP_ENABLE
 
__HAL_RCC_TIM14_CLK_SLEEP_ENABLE


	)

2409 
	#__TIM14_CLK_SLEEP_DISABLE
 
__HAL_RCC_TIM14_CLK_SLEEP_DISABLE


	)

2410 
	#__BKPSRAM_CLK_ENABLE
 
__HAL_RCC_BKPSRAM_CLK_ENABLE


	)

2411 
	#__BKPSRAM_CLK_DISABLE
 
__HAL_RCC_BKPSRAM_CLK_DISABLE


	)

2412 
	#__BKPSRAM_CLK_SLEEP_ENABLE
 
__HAL_RCC_BKPSRAM_CLK_SLEEP_ENABLE


	)

2413 
	#__BKPSRAM_CLK_SLEEP_DISABLE
 
__HAL_RCC_BKPSRAM_CLK_SLEEP_DISABLE


	)

2414 
	#__CCMDATARAMEN_CLK_ENABLE
 
__HAL_RCC_CCMDATARAMEN_CLK_ENABLE


	)

2415 
	#__CCMDATARAMEN_CLK_DISABLE
 
__HAL_RCC_CCMDATARAMEN_CLK_DISABLE


	)

2416 
	#__USART6_CLK_ENABLE
 
__HAL_RCC_USART6_CLK_ENABLE


	)

2417 
	#__USART6_CLK_DISABLE
 
__HAL_RCC_USART6_CLK_DISABLE


	)

2418 
	#__USART6_FORCE_RESET
 
__HAL_RCC_USART6_FORCE_RESET


	)

2419 
	#__USART6_RELEASE_RESET
 
__HAL_RCC_USART6_RELEASE_RESET


	)

2420 
	#__USART6_CLK_SLEEP_ENABLE
 
__HAL_RCC_USART6_CLK_SLEEP_ENABLE


	)

2421 
	#__USART6_CLK_SLEEP_DISABLE
 
__HAL_RCC_USART6_CLK_SLEEP_DISABLE


	)

2422 
	#__SPI4_CLK_ENABLE
 
__HAL_RCC_SPI4_CLK_ENABLE


	)

2423 
	#__SPI4_CLK_DISABLE
 
__HAL_RCC_SPI4_CLK_DISABLE


	)

2424 
	#__SPI4_FORCE_RESET
 
__HAL_RCC_SPI4_FORCE_RESET


	)

2425 
	#__SPI4_RELEASE_RESET
 
__HAL_RCC_SPI4_RELEASE_RESET


	)

2426 
	#__SPI4_CLK_SLEEP_ENABLE
 
__HAL_RCC_SPI4_CLK_SLEEP_ENABLE


	)

2427 
	#__SPI4_CLK_SLEEP_DISABLE
 
__HAL_RCC_SPI4_CLK_SLEEP_DISABLE


	)

2428 
	#__GPIOI_CLK_ENABLE
 
__HAL_RCC_GPIOI_CLK_ENABLE


	)

2429 
	#__GPIOI_CLK_DISABLE
 
__HAL_RCC_GPIOI_CLK_DISABLE


	)

2430 
	#__GPIOI_FORCE_RESET
 
__HAL_RCC_GPIOI_FORCE_RESET


	)

2431 
	#__GPIOI_RELEASE_RESET
 
__HAL_RCC_GPIOI_RELEASE_RESET


	)

2432 
	#__GPIOI_CLK_SLEEP_ENABLE
 
__HAL_RCC_GPIOI_CLK_SLEEP_ENABLE


	)

2433 
	#__GPIOI_CLK_SLEEP_DISABLE
 
__HAL_RCC_GPIOI_CLK_SLEEP_DISABLE


	)

2434 
	#__GPIOJ_CLK_ENABLE
 
__HAL_RCC_GPIOJ_CLK_ENABLE


	)

2435 
	#__GPIOJ_CLK_DISABLE
 
__HAL_RCC_GPIOJ_CLK_DISABLE


	)

2436 
	#__GPIOJ_FORCE_RESET
 
__HAL_RCC_GPIOJ_FORCE_RESET


	)

2437 
	#__GPIOJ_RELEASE_RESET
 
__HAL_RCC_GPIOJ_RELEASE_RESET


	)

2438 
	#__GPIOJ_CLK_SLEEP_ENABLE
 
__HAL_RCC_GPIOJ_CLK_SLEEP_ENABLE


	)

2439 
	#__GPIOJ_CLK_SLEEP_DISABLE
 
__HAL_RCC_GPIOJ_CLK_SLEEP_DISABLE


	)

2440 
	#__GPIOK_CLK_ENABLE
 
__HAL_RCC_GPIOK_CLK_ENABLE


	)

2441 
	#__GPIOK_CLK_DISABLE
 
__HAL_RCC_GPIOK_CLK_DISABLE


	)

2442 
	#__GPIOK_RELEASE_RESET
 
__HAL_RCC_GPIOK_RELEASE_RESET


	)

2443 
	#__GPIOK_CLK_SLEEP_ENABLE
 
__HAL_RCC_GPIOK_CLK_SLEEP_ENABLE


	)

2444 
	#__GPIOK_CLK_SLEEP_DISABLE
 
__HAL_RCC_GPIOK_CLK_SLEEP_DISABLE


	)

2445 
	#__ETH_CLK_ENABLE
 
__HAL_RCC_ETH_CLK_ENABLE


	)

2446 
	#__ETH_CLK_DISABLE
 
__HAL_RCC_ETH_CLK_DISABLE


	)

2447 
	#__DCMI_CLK_ENABLE
 
__HAL_RCC_DCMI_CLK_ENABLE


	)

2448 
	#__DCMI_CLK_DISABLE
 
__HAL_RCC_DCMI_CLK_DISABLE


	)

2449 
	#__DCMI_FORCE_RESET
 
__HAL_RCC_DCMI_FORCE_RESET


	)

2450 
	#__DCMI_RELEASE_RESET
 
__HAL_RCC_DCMI_RELEASE_RESET


	)

2451 
	#__DCMI_CLK_SLEEP_ENABLE
 
__HAL_RCC_DCMI_CLK_SLEEP_ENABLE


	)

2452 
	#__DCMI_CLK_SLEEP_DISABLE
 
__HAL_RCC_DCMI_CLK_SLEEP_DISABLE


	)

2453 
	#__UART7_CLK_ENABLE
 
__HAL_RCC_UART7_CLK_ENABLE


	)

2454 
	#__UART7_CLK_DISABLE
 
__HAL_RCC_UART7_CLK_DISABLE


	)

2455 
	#__UART7_RELEASE_RESET
 
__HAL_RCC_UART7_RELEASE_RESET


	)

2456 
	#__UART7_FORCE_RESET
 
__HAL_RCC_UART7_FORCE_RESET


	)

2457 
	#__UART7_CLK_SLEEP_ENABLE
 
__HAL_RCC_UART7_CLK_SLEEP_ENABLE


	)

2458 
	#__UART7_CLK_SLEEP_DISABLE
 
__HAL_RCC_UART7_CLK_SLEEP_DISABLE


	)

2459 
	#__UART8_CLK_ENABLE
 
__HAL_RCC_UART8_CLK_ENABLE


	)

2460 
	#__UART8_CLK_DISABLE
 
__HAL_RCC_UART8_CLK_DISABLE


	)

2461 
	#__UART8_FORCE_RESET
 
__HAL_RCC_UART8_FORCE_RESET


	)

2462 
	#__UART8_RELEASE_RESET
 
__HAL_RCC_UART8_RELEASE_RESET


	)

2463 
	#__UART8_CLK_SLEEP_ENABLE
 
__HAL_RCC_UART8_CLK_SLEEP_ENABLE


	)

2464 
	#__UART8_CLK_SLEEP_DISABLE
 
__HAL_RCC_UART8_CLK_SLEEP_DISABLE


	)

2465 
	#__OTGHS_CLK_SLEEP_ENABLE
 
__HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE


	)

2466 
	#__OTGHS_CLK_SLEEP_DISABLE
 
__HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE


	)

2467 
	#__OTGHS_FORCE_RESET
 
__HAL_RCC_USB_OTG_HS_FORCE_RESET


	)

2468 
	#__OTGHS_RELEASE_RESET
 
__HAL_RCC_USB_OTG_HS_RELEASE_RESET


	)

2469 
	#__OTGHSULPI_CLK_SLEEP_ENABLE
 
__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE


	)

2470 
	#__OTGHSULPI_CLK_SLEEP_DISABLE
 
__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE


	)

2471 
	#__HAL_RCC_OTGHS_CLK_SLEEP_ENABLE
 
__HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE


	)

2472 
	#__HAL_RCC_OTGHS_CLK_SLEEP_DISABLE
 
__HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE


	)

2473 
	#__HAL_RCC_OTGHS_IS_CLK_SLEEP_ENABLED
 
__HAL_RCC_USB_OTG_HS_IS_CLK_SLEEP_ENABLED


	)

2474 
	#__HAL_RCC_OTGHS_IS_CLK_SLEEP_DISABLED
 
__HAL_RCC_USB_OTG_HS_IS_CLK_SLEEP_DISABLED


	)

2475 
	#__HAL_RCC_OTGHS_FORCE_RESET
 
__HAL_RCC_USB_OTG_HS_FORCE_RESET


	)

2476 
	#__HAL_RCC_OTGHS_RELEASE_RESET
 
__HAL_RCC_USB_OTG_HS_RELEASE_RESET


	)

2477 
	#__HAL_RCC_OTGHSULPI_CLK_SLEEP_ENABLE
 
__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE


	)

2478 
	#__HAL_RCC_OTGHSULPI_CLK_SLEEP_DISABLE
 
__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE


	)

2479 
	#__HAL_RCC_OTGHSULPI_IS_CLK_SLEEP_ENABLED
 
__HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_SLEEP_ENABLED


	)

2480 
	#__HAL_RCC_OTGHSULPI_IS_CLK_SLEEP_DISABLED
 
__HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_SLEEP_DISABLED


	)

2481 
	#__SRAM3_CLK_SLEEP_ENABLE
 
__HAL_RCC_SRAM3_CLK_SLEEP_ENABLE


	)

2482 
	#__CAN2_CLK_SLEEP_ENABLE
 
__HAL_RCC_CAN2_CLK_SLEEP_ENABLE


	)

2483 
	#__CAN2_CLK_SLEEP_DISABLE
 
__HAL_RCC_CAN2_CLK_SLEEP_DISABLE


	)

2484 
	#__DAC_CLK_SLEEP_ENABLE
 
__HAL_RCC_DAC_CLK_SLEEP_ENABLE


	)

2485 
	#__DAC_CLK_SLEEP_DISABLE
 
__HAL_RCC_DAC_CLK_SLEEP_DISABLE


	)

2486 
	#__ADC2_CLK_SLEEP_ENABLE
 
__HAL_RCC_ADC2_CLK_SLEEP_ENABLE


	)

2487 
	#__ADC2_CLK_SLEEP_DISABLE
 
__HAL_RCC_ADC2_CLK_SLEEP_DISABLE


	)

2488 
	#__ADC3_CLK_SLEEP_ENABLE
 
__HAL_RCC_ADC3_CLK_SLEEP_ENABLE


	)

2489 
	#__ADC3_CLK_SLEEP_DISABLE
 
__HAL_RCC_ADC3_CLK_SLEEP_DISABLE


	)

2490 
	#__FSMC_FORCE_RESET
 
__HAL_RCC_FSMC_FORCE_RESET


	)

2491 
	#__FSMC_RELEASE_RESET
 
__HAL_RCC_FSMC_RELEASE_RESET


	)

2492 
	#__FSMC_CLK_SLEEP_ENABLE
 
__HAL_RCC_FSMC_CLK_SLEEP_ENABLE


	)

2493 
	#__FSMC_CLK_SLEEP_DISABLE
 
__HAL_RCC_FSMC_CLK_SLEEP_DISABLE


	)

2494 
	#__SDIO_FORCE_RESET
 
__HAL_RCC_SDIO_FORCE_RESET


	)

2495 
	#__SDIO_RELEASE_RESET
 
__HAL_RCC_SDIO_RELEASE_RESET


	)

2496 
	#__SDIO_CLK_SLEEP_DISABLE
 
__HAL_RCC_SDIO_CLK_SLEEP_DISABLE


	)

2497 
	#__SDIO_CLK_SLEEP_ENABLE
 
__HAL_RCC_SDIO_CLK_SLEEP_ENABLE


	)

2498 
	#__DMA2D_CLK_ENABLE
 
__HAL_RCC_DMA2D_CLK_ENABLE


	)

2499 
	#__DMA2D_CLK_DISABLE
 
__HAL_RCC_DMA2D_CLK_DISABLE


	)

2500 
	#__DMA2D_FORCE_RESET
 
__HAL_RCC_DMA2D_FORCE_RESET


	)

2501 
	#__DMA2D_RELEASE_RESET
 
__HAL_RCC_DMA2D_RELEASE_RESET


	)

2502 
	#__DMA2D_CLK_SLEEP_ENABLE
 
__HAL_RCC_DMA2D_CLK_SLEEP_ENABLE


	)

2503 
	#__DMA2D_CLK_SLEEP_DISABLE
 
__HAL_RCC_DMA2D_CLK_SLEEP_DISABLE


	)

2506 
	#__HAL_RCC_OTGFS_FORCE_RESET
 
__HAL_RCC_USB_OTG_FS_FORCE_RESET


	)

2507 
	#__HAL_RCC_OTGFS_RELEASE_RESET
 
__HAL_RCC_USB_OTG_FS_RELEASE_RESET


	)

2509 
	#__ADC12_CLK_ENABLE
 
__HAL_RCC_ADC12_CLK_ENABLE


	)

2510 
	#__ADC12_CLK_DISABLE
 
__HAL_RCC_ADC12_CLK_DISABLE


	)

2511 
	#__ADC34_CLK_ENABLE
 
__HAL_RCC_ADC34_CLK_ENABLE


	)

2512 
	#__ADC34_CLK_DISABLE
 
__HAL_RCC_ADC34_CLK_DISABLE


	)

2513 
	#__DAC2_CLK_ENABLE
 
__HAL_RCC_DAC2_CLK_ENABLE


	)

2514 
	#__DAC2_CLK_DISABLE
 
__HAL_RCC_DAC2_CLK_DISABLE


	)

2515 
	#__TIM18_CLK_ENABLE
 
__HAL_RCC_TIM18_CLK_ENABLE


	)

2516 
	#__TIM18_CLK_DISABLE
 
__HAL_RCC_TIM18_CLK_DISABLE


	)

2517 
	#__TIM19_CLK_ENABLE
 
__HAL_RCC_TIM19_CLK_ENABLE


	)

2518 
	#__TIM19_CLK_DISABLE
 
__HAL_RCC_TIM19_CLK_DISABLE


	)

2519 
	#__TIM20_CLK_ENABLE
 
__HAL_RCC_TIM20_CLK_ENABLE


	)

2520 
	#__TIM20_CLK_DISABLE
 
__HAL_RCC_TIM20_CLK_DISABLE


	)

2521 
	#__HRTIM1_CLK_ENABLE
 
__HAL_RCC_HRTIM1_CLK_ENABLE


	)

2522 
	#__HRTIM1_CLK_DISABLE
 
__HAL_RCC_HRTIM1_CLK_DISABLE


	)

2523 
	#__SDADC1_CLK_ENABLE
 
__HAL_RCC_SDADC1_CLK_ENABLE


	)

2524 
	#__SDADC2_CLK_ENABLE
 
__HAL_RCC_SDADC2_CLK_ENABLE


	)

2525 
	#__SDADC3_CLK_ENABLE
 
__HAL_RCC_SDADC3_CLK_ENABLE


	)

2526 
	#__SDADC1_CLK_DISABLE
 
__HAL_RCC_SDADC1_CLK_DISABLE


	)

2527 
	#__SDADC2_CLK_DISABLE
 
__HAL_RCC_SDADC2_CLK_DISABLE


	)

2528 
	#__SDADC3_CLK_DISABLE
 
__HAL_RCC_SDADC3_CLK_DISABLE


	)

2530 
	#__ADC12_FORCE_RESET
 
__HAL_RCC_ADC12_FORCE_RESET


	)

2531 
	#__ADC12_RELEASE_RESET
 
__HAL_RCC_ADC12_RELEASE_RESET


	)

2532 
	#__ADC34_FORCE_RESET
 
__HAL_RCC_ADC34_FORCE_RESET


	)

2533 
	#__ADC34_RELEASE_RESET
 
__HAL_RCC_ADC34_RELEASE_RESET


	)

2534 
	#__DAC2_FORCE_RESET
 
__HAL_RCC_DAC2_FORCE_RESET


	)

2535 
	#__DAC2_RELEASE_RESET
 
__HAL_RCC_DAC2_RELEASE_RESET


	)

2536 
	#__TIM18_FORCE_RESET
 
__HAL_RCC_TIM18_FORCE_RESET


	)

2537 
	#__TIM18_RELEASE_RESET
 
__HAL_RCC_TIM18_RELEASE_RESET


	)

2538 
	#__TIM19_FORCE_RESET
 
__HAL_RCC_TIM19_FORCE_RESET


	)

2539 
	#__TIM19_RELEASE_RESET
 
__HAL_RCC_TIM19_RELEASE_RESET


	)

2540 
	#__TIM20_FORCE_RESET
 
__HAL_RCC_TIM20_FORCE_RESET


	)

2541 
	#__TIM20_RELEASE_RESET
 
__HAL_RCC_TIM20_RELEASE_RESET


	)

2542 
	#__HRTIM1_FORCE_RESET
 
__HAL_RCC_HRTIM1_FORCE_RESET


	)

2543 
	#__HRTIM1_RELEASE_RESET
 
__HAL_RCC_HRTIM1_RELEASE_RESET


	)

2544 
	#__SDADC1_FORCE_RESET
 
__HAL_RCC_SDADC1_FORCE_RESET


	)

2545 
	#__SDADC2_FORCE_RESET
 
__HAL_RCC_SDADC2_FORCE_RESET


	)

2546 
	#__SDADC3_FORCE_RESET
 
__HAL_RCC_SDADC3_FORCE_RESET


	)

2547 
	#__SDADC1_RELEASE_RESET
 
__HAL_RCC_SDADC1_RELEASE_RESET


	)

2548 
	#__SDADC2_RELEASE_RESET
 
__HAL_RCC_SDADC2_RELEASE_RESET


	)

2549 
	#__SDADC3_RELEASE_RESET
 
__HAL_RCC_SDADC3_RELEASE_RESET


	)

2551 
	#__ADC1_IS_CLK_ENABLED
 
__HAL_RCC_ADC1_IS_CLK_ENABLED


	)

2552 
	#__ADC1_IS_CLK_DISABLED
 
__HAL_RCC_ADC1_IS_CLK_DISABLED


	)

2553 
	#__ADC12_IS_CLK_ENABLED
 
__HAL_RCC_ADC12_IS_CLK_ENABLED


	)

2554 
	#__ADC12_IS_CLK_DISABLED
 
__HAL_RCC_ADC12_IS_CLK_DISABLED


	)

2555 
	#__ADC34_IS_CLK_ENABLED
 
__HAL_RCC_ADC34_IS_CLK_ENABLED


	)

2556 
	#__ADC34_IS_CLK_DISABLED
 
__HAL_RCC_ADC34_IS_CLK_DISABLED


	)

2557 
	#__CEC_IS_CLK_ENABLED
 
__HAL_RCC_CEC_IS_CLK_ENABLED


	)

2558 
	#__CEC_IS_CLK_DISABLED
 
__HAL_RCC_CEC_IS_CLK_DISABLED


	)

2559 
	#__CRC_IS_CLK_ENABLED
 
__HAL_RCC_CRC_IS_CLK_ENABLED


	)

2560 
	#__CRC_IS_CLK_DISABLED
 
__HAL_RCC_CRC_IS_CLK_DISABLED


	)

2561 
	#__DAC1_IS_CLK_ENABLED
 
__HAL_RCC_DAC1_IS_CLK_ENABLED


	)

2562 
	#__DAC1_IS_CLK_DISABLED
 
__HAL_RCC_DAC1_IS_CLK_DISABLED


	)

2563 
	#__DAC2_IS_CLK_ENABLED
 
__HAL_RCC_DAC2_IS_CLK_ENABLED


	)

2564 
	#__DAC2_IS_CLK_DISABLED
 
__HAL_RCC_DAC2_IS_CLK_DISABLED


	)

2565 
	#__DMA1_IS_CLK_ENABLED
 
__HAL_RCC_DMA1_IS_CLK_ENABLED


	)

2566 
	#__DMA1_IS_CLK_DISABLED
 
__HAL_RCC_DMA1_IS_CLK_DISABLED


	)

2567 
	#__DMA2_IS_CLK_ENABLED
 
__HAL_RCC_DMA2_IS_CLK_ENABLED


	)

2568 
	#__DMA2_IS_CLK_DISABLED
 
__HAL_RCC_DMA2_IS_CLK_DISABLED


	)

2569 
	#__FLITF_IS_CLK_ENABLED
 
__HAL_RCC_FLITF_IS_CLK_ENABLED


	)

2570 
	#__FLITF_IS_CLK_DISABLED
 
__HAL_RCC_FLITF_IS_CLK_DISABLED


	)

2571 
	#__FMC_IS_CLK_ENABLED
 
__HAL_RCC_FMC_IS_CLK_ENABLED


	)

2572 
	#__FMC_IS_CLK_DISABLED
 
__HAL_RCC_FMC_IS_CLK_DISABLED


	)

2573 
	#__GPIOA_IS_CLK_ENABLED
 
__HAL_RCC_GPIOA_IS_CLK_ENABLED


	)

2574 
	#__GPIOA_IS_CLK_DISABLED
 
__HAL_RCC_GPIOA_IS_CLK_DISABLED


	)

2575 
	#__GPIOB_IS_CLK_ENABLED
 
__HAL_RCC_GPIOB_IS_CLK_ENABLED


	)

2576 
	#__GPIOB_IS_CLK_DISABLED
 
__HAL_RCC_GPIOB_IS_CLK_DISABLED


	)

2577 
	#__GPIOC_IS_CLK_ENABLED
 
__HAL_RCC_GPIOC_IS_CLK_ENABLED


	)

2578 
	#__GPIOC_IS_CLK_DISABLED
 
__HAL_RCC_GPIOC_IS_CLK_DISABLED


	)

2579 
	#__GPIOD_IS_CLK_ENABLED
 
__HAL_RCC_GPIOD_IS_CLK_ENABLED


	)

2580 
	#__GPIOD_IS_CLK_DISABLED
 
__HAL_RCC_GPIOD_IS_CLK_DISABLED


	)

2581 
	#__GPIOE_IS_CLK_ENABLED
 
__HAL_RCC_GPIOE_IS_CLK_ENABLED


	)

2582 
	#__GPIOE_IS_CLK_DISABLED
 
__HAL_RCC_GPIOE_IS_CLK_DISABLED


	)

2583 
	#__GPIOF_IS_CLK_ENABLED
 
__HAL_RCC_GPIOF_IS_CLK_ENABLED


	)

2584 
	#__GPIOF_IS_CLK_DISABLED
 
__HAL_RCC_GPIOF_IS_CLK_DISABLED


	)

2585 
	#__GPIOG_IS_CLK_ENABLED
 
__HAL_RCC_GPIOG_IS_CLK_ENABLED


	)

2586 
	#__GPIOG_IS_CLK_DISABLED
 
__HAL_RCC_GPIOG_IS_CLK_DISABLED


	)

2587 
	#__GPIOH_IS_CLK_ENABLED
 
__HAL_RCC_GPIOH_IS_CLK_ENABLED


	)

2588 
	#__GPIOH_IS_CLK_DISABLED
 
__HAL_RCC_GPIOH_IS_CLK_DISABLED


	)

2589 
	#__HRTIM1_IS_CLK_ENABLED
 
__HAL_RCC_HRTIM1_IS_CLK_ENABLED


	)

2590 
	#__HRTIM1_IS_CLK_DISABLED
 
__HAL_RCC_HRTIM1_IS_CLK_DISABLED


	)

2591 
	#__I2C1_IS_CLK_ENABLED
 
__HAL_RCC_I2C1_IS_CLK_ENABLED


	)

2592 
	#__I2C1_IS_CLK_DISABLED
 
__HAL_RCC_I2C1_IS_CLK_DISABLED


	)

2593 
	#__I2C2_IS_CLK_ENABLED
 
__HAL_RCC_I2C2_IS_CLK_ENABLED


	)

2594 
	#__I2C2_IS_CLK_DISABLED
 
__HAL_RCC_I2C2_IS_CLK_DISABLED


	)

2595 
	#__I2C3_IS_CLK_ENABLED
 
__HAL_RCC_I2C3_IS_CLK_ENABLED


	)

2596 
	#__I2C3_IS_CLK_DISABLED
 
__HAL_RCC_I2C3_IS_CLK_DISABLED


	)

2597 
	#__PWR_IS_CLK_ENABLED
 
__HAL_RCC_PWR_IS_CLK_ENABLED


	)

2598 
	#__PWR_IS_CLK_DISABLED
 
__HAL_RCC_PWR_IS_CLK_DISABLED


	)

2599 
	#__SYSCFG_IS_CLK_ENABLED
 
__HAL_RCC_SYSCFG_IS_CLK_ENABLED


	)

2600 
	#__SYSCFG_IS_CLK_DISABLED
 
__HAL_RCC_SYSCFG_IS_CLK_DISABLED


	)

2601 
	#__SPI1_IS_CLK_ENABLED
 
__HAL_RCC_SPI1_IS_CLK_ENABLED


	)

2602 
	#__SPI1_IS_CLK_DISABLED
 
__HAL_RCC_SPI1_IS_CLK_DISABLED


	)

2603 
	#__SPI2_IS_CLK_ENABLED
 
__HAL_RCC_SPI2_IS_CLK_ENABLED


	)

2604 
	#__SPI2_IS_CLK_DISABLED
 
__HAL_RCC_SPI2_IS_CLK_DISABLED


	)

2605 
	#__SPI3_IS_CLK_ENABLED
 
__HAL_RCC_SPI3_IS_CLK_ENABLED


	)

2606 
	#__SPI3_IS_CLK_DISABLED
 
__HAL_RCC_SPI3_IS_CLK_DISABLED


	)

2607 
	#__SPI4_IS_CLK_ENABLED
 
__HAL_RCC_SPI4_IS_CLK_ENABLED


	)

2608 
	#__SPI4_IS_CLK_DISABLED
 
__HAL_RCC_SPI4_IS_CLK_DISABLED


	)

2609 
	#__SDADC1_IS_CLK_ENABLED
 
__HAL_RCC_SDADC1_IS_CLK_ENABLED


	)

2610 
	#__SDADC1_IS_CLK_DISABLED
 
__HAL_RCC_SDADC1_IS_CLK_DISABLED


	)

2611 
	#__SDADC2_IS_CLK_ENABLED
 
__HAL_RCC_SDADC2_IS_CLK_ENABLED


	)

2612 
	#__SDADC2_IS_CLK_DISABLED
 
__HAL_RCC_SDADC2_IS_CLK_DISABLED


	)

2613 
	#__SDADC3_IS_CLK_ENABLED
 
__HAL_RCC_SDADC3_IS_CLK_ENABLED


	)

2614 
	#__SDADC3_IS_CLK_DISABLED
 
__HAL_RCC_SDADC3_IS_CLK_DISABLED


	)

2615 
	#__SRAM_IS_CLK_ENABLED
 
__HAL_RCC_SRAM_IS_CLK_ENABLED


	)

2616 
	#__SRAM_IS_CLK_DISABLED
 
__HAL_RCC_SRAM_IS_CLK_DISABLED


	)

2617 
	#__TIM1_IS_CLK_ENABLED
 
__HAL_RCC_TIM1_IS_CLK_ENABLED


	)

2618 
	#__TIM1_IS_CLK_DISABLED
 
__HAL_RCC_TIM1_IS_CLK_DISABLED


	)

2619 
	#__TIM2_IS_CLK_ENABLED
 
__HAL_RCC_TIM2_IS_CLK_ENABLED


	)

2620 
	#__TIM2_IS_CLK_DISABLED
 
__HAL_RCC_TIM2_IS_CLK_DISABLED


	)

2621 
	#__TIM3_IS_CLK_ENABLED
 
__HAL_RCC_TIM3_IS_CLK_ENABLED


	)

2622 
	#__TIM3_IS_CLK_DISABLED
 
__HAL_RCC_TIM3_IS_CLK_DISABLED


	)

2623 
	#__TIM4_IS_CLK_ENABLED
 
__HAL_RCC_TIM4_IS_CLK_ENABLED


	)

2624 
	#__TIM4_IS_CLK_DISABLED
 
__HAL_RCC_TIM4_IS_CLK_DISABLED


	)

2625 
	#__TIM5_IS_CLK_ENABLED
 
__HAL_RCC_TIM5_IS_CLK_ENABLED


	)

2626 
	#__TIM5_IS_CLK_DISABLED
 
__HAL_RCC_TIM5_IS_CLK_DISABLED


	)

2627 
	#__TIM6_IS_CLK_ENABLED
 
__HAL_RCC_TIM6_IS_CLK_ENABLED


	)

2628 
	#__TIM6_IS_CLK_DISABLED
 
__HAL_RCC_TIM6_IS_CLK_DISABLED


	)

2629 
	#__TIM7_IS_CLK_ENABLED
 
__HAL_RCC_TIM7_IS_CLK_ENABLED


	)

2630 
	#__TIM7_IS_CLK_DISABLED
 
__HAL_RCC_TIM7_IS_CLK_DISABLED


	)

2631 
	#__TIM8_IS_CLK_ENABLED
 
__HAL_RCC_TIM8_IS_CLK_ENABLED


	)

2632 
	#__TIM8_IS_CLK_DISABLED
 
__HAL_RCC_TIM8_IS_CLK_DISABLED


	)

2633 
	#__TIM12_IS_CLK_ENABLED
 
__HAL_RCC_TIM12_IS_CLK_ENABLED


	)

2634 
	#__TIM12_IS_CLK_DISABLED
 
__HAL_RCC_TIM12_IS_CLK_DISABLED


	)

2635 
	#__TIM13_IS_CLK_ENABLED
 
__HAL_RCC_TIM13_IS_CLK_ENABLED


	)

2636 
	#__TIM13_IS_CLK_DISABLED
 
__HAL_RCC_TIM13_IS_CLK_DISABLED


	)

2637 
	#__TIM14_IS_CLK_ENABLED
 
__HAL_RCC_TIM14_IS_CLK_ENABLED


	)

2638 
	#__TIM14_IS_CLK_DISABLED
 
__HAL_RCC_TIM14_IS_CLK_DISABLED


	)

2639 
	#__TIM15_IS_CLK_ENABLED
 
__HAL_RCC_TIM15_IS_CLK_ENABLED


	)

2640 
	#__TIM15_IS_CLK_DISABLED
 
__HAL_RCC_TIM15_IS_CLK_DISABLED


	)

2641 
	#__TIM16_IS_CLK_ENABLED
 
__HAL_RCC_TIM16_IS_CLK_ENABLED


	)

2642 
	#__TIM16_IS_CLK_DISABLED
 
__HAL_RCC_TIM16_IS_CLK_DISABLED


	)

2643 
	#__TIM17_IS_CLK_ENABLED
 
__HAL_RCC_TIM17_IS_CLK_ENABLED


	)

2644 
	#__TIM17_IS_CLK_DISABLED
 
__HAL_RCC_TIM17_IS_CLK_DISABLED


	)

2645 
	#__TIM18_IS_CLK_ENABLED
 
__HAL_RCC_TIM18_IS_CLK_ENABLED


	)

2646 
	#__TIM18_IS_CLK_DISABLED
 
__HAL_RCC_TIM18_IS_CLK_DISABLED


	)

2647 
	#__TIM19_IS_CLK_ENABLED
 
__HAL_RCC_TIM19_IS_CLK_ENABLED


	)

2648 
	#__TIM19_IS_CLK_DISABLED
 
__HAL_RCC_TIM19_IS_CLK_DISABLED


	)

2649 
	#__TIM20_IS_CLK_ENABLED
 
__HAL_RCC_TIM20_IS_CLK_ENABLED


	)

2650 
	#__TIM20_IS_CLK_DISABLED
 
__HAL_RCC_TIM20_IS_CLK_DISABLED


	)

2651 
	#__TSC_IS_CLK_ENABLED
 
__HAL_RCC_TSC_IS_CLK_ENABLED


	)

2652 
	#__TSC_IS_CLK_DISABLED
 
__HAL_RCC_TSC_IS_CLK_DISABLED


	)

2653 
	#__UART4_IS_CLK_ENABLED
 
__HAL_RCC_UART4_IS_CLK_ENABLED


	)

2654 
	#__UART4_IS_CLK_DISABLED
 
__HAL_RCC_UART4_IS_CLK_DISABLED


	)

2655 
	#__UART5_IS_CLK_ENABLED
 
__HAL_RCC_UART5_IS_CLK_ENABLED


	)

2656 
	#__UART5_IS_CLK_DISABLED
 
__HAL_RCC_UART5_IS_CLK_DISABLED


	)

2657 
	#__USART1_IS_CLK_ENABLED
 
__HAL_RCC_USART1_IS_CLK_ENABLED


	)

2658 
	#__USART1_IS_CLK_DISABLED
 
__HAL_RCC_USART1_IS_CLK_DISABLED


	)

2659 
	#__USART2_IS_CLK_ENABLED
 
__HAL_RCC_USART2_IS_CLK_ENABLED


	)

2660 
	#__USART2_IS_CLK_DISABLED
 
__HAL_RCC_USART2_IS_CLK_DISABLED


	)

2661 
	#__USART3_IS_CLK_ENABLED
 
__HAL_RCC_USART3_IS_CLK_ENABLED


	)

2662 
	#__USART3_IS_CLK_DISABLED
 
__HAL_RCC_USART3_IS_CLK_DISABLED


	)

2663 
	#__USB_IS_CLK_ENABLED
 
__HAL_RCC_USB_IS_CLK_ENABLED


	)

2664 
	#__USB_IS_CLK_DISABLED
 
__HAL_RCC_USB_IS_CLK_DISABLED


	)

2665 
	#__WWDG_IS_CLK_ENABLED
 
__HAL_RCC_WWDG_IS_CLK_ENABLED


	)

2666 
	#__WWDG_IS_CLK_DISABLED
 
__HAL_RCC_WWDG_IS_CLK_DISABLED


	)

2668 #ià
defšed
(
STM32F4
)

2669 
	#__HAL_RCC_SDMMC1_FORCE_RESET
 
__HAL_RCC_SDIO_FORCE_RESET


	)

2670 
	#__HAL_RCC_SDMMC1_RELEASE_RESET
 
__HAL_RCC_SDIO_RELEASE_RESET


	)

2671 
	#__HAL_RCC_SDMMC1_CLK_SLEEP_ENABLE
 
__HAL_RCC_SDIO_CLK_SLEEP_ENABLE


	)

2672 
	#__HAL_RCC_SDMMC1_CLK_SLEEP_DISABLE
 
__HAL_RCC_SDIO_CLK_SLEEP_DISABLE


	)

2673 
	#__HAL_RCC_SDMMC1_CLK_ENABLE
 
__HAL_RCC_SDIO_CLK_ENABLE


	)

2674 
	#__HAL_RCC_SDMMC1_CLK_DISABLE
 
__HAL_RCC_SDIO_CLK_DISABLE


	)

2675 
	#__HAL_RCC_SDMMC1_IS_CLK_ENABLED
 
__HAL_RCC_SDIO_IS_CLK_ENABLED


	)

2676 
	#__HAL_RCC_SDMMC1_IS_CLK_DISABLED
 
__HAL_RCC_SDIO_IS_CLK_DISABLED


	)

2677 
	#Sdmmc1ClockS–eùiÚ
 
SdioClockS–eùiÚ


	)

2678 
	#RCC_PERIPHCLK_SDMMC1
 
RCC_PERIPHCLK_SDIO


	)

2679 
	#RCC_SDMMC1CLKSOURCE_CLK48
 
RCC_SDIOCLKSOURCE_CK48


	)

2680 
	#RCC_SDMMC1CLKSOURCE_SYSCLK
 
RCC_SDIOCLKSOURCE_SYSCLK


	)

2681 
	#__HAL_RCC_SDMMC1_CONFIG
 
__HAL_RCC_SDIO_CONFIG


	)

2682 
	#__HAL_RCC_GET_SDMMC1_SOURCE
 
__HAL_RCC_GET_SDIO_SOURCE


	)

2685 #ià
defšed
(
STM32F7
è|| defšed(
STM32L4
)

2686 
	#__HAL_RCC_SDIO_FORCE_RESET
 
__HAL_RCC_SDMMC1_FORCE_RESET


	)

2687 
	#__HAL_RCC_SDIO_RELEASE_RESET
 
__HAL_RCC_SDMMC1_RELEASE_RESET


	)

2688 
	#__HAL_RCC_SDIO_CLK_SLEEP_ENABLE
 
__HAL_RCC_SDMMC1_CLK_SLEEP_ENABLE


	)

2689 
	#__HAL_RCC_SDIO_CLK_SLEEP_DISABLE
 
__HAL_RCC_SDMMC1_CLK_SLEEP_DISABLE


	)

2690 
	#__HAL_RCC_SDIO_CLK_ENABLE
 
__HAL_RCC_SDMMC1_CLK_ENABLE


	)

2691 
	#__HAL_RCC_SDIO_CLK_DISABLE
 
__HAL_RCC_SDMMC1_CLK_DISABLE


	)

2692 
	#__HAL_RCC_SDIO_IS_CLK_ENABLED
 
__HAL_RCC_SDMMC1_IS_CLK_ENABLED


	)

2693 
	#__HAL_RCC_SDIO_IS_CLK_DISABLED
 
__HAL_RCC_SDMMC1_IS_CLK_DISABLED


	)

2694 
	#SdioClockS–eùiÚ
 
Sdmmc1ClockS–eùiÚ


	)

2695 
	#RCC_PERIPHCLK_SDIO
 
RCC_PERIPHCLK_SDMMC1


	)

2696 
	#__HAL_RCC_SDIO_CONFIG
 
__HAL_RCC_SDMMC1_CONFIG


	)

2697 
	#__HAL_RCC_GET_SDIO_SOURCE
 
__HAL_RCC_GET_SDMMC1_SOURCE


	)

2700 #ià
defšed
(
STM32F7
)

2701 
	#RCC_SDIOCLKSOURCE_CLK48
 
RCC_SDMMC1CLKSOURCE_CLK48


	)

2702 
	#RCC_SDIOCLKSOURCE_SYSCLK
 
RCC_SDMMC1CLKSOURCE_SYSCLK


	)

2705 
	#__HAL_RCC_I2SCLK
 
__HAL_RCC_I2S_CONFIG


	)

2706 
	#__HAL_RCC_I2SCLK_CONFIG
 
__HAL_RCC_I2S_CONFIG


	)

2708 
	#__RCC_PLLSRC
 
RCC_GET_PLL_OSCSOURCE


	)

2710 
	#IS_RCC_MSIRANGE
 
IS_RCC_MSI_CLOCK_RANGE


	)

2711 
	#IS_RCC_RTCCLK_SOURCE
 
IS_RCC_RTCCLKSOURCE


	)

2712 
	#IS_RCC_SYSCLK_DIV
 
IS_RCC_HCLK


	)

2713 
	#IS_RCC_HCLK_DIV
 
IS_RCC_PCLK


	)

2714 
	#IS_RCC_PERIPHCLK
 
IS_RCC_PERIPHCLOCK


	)

2716 
	#RCC_IT_HSI14
 
RCC_IT_HSI14RDY


	)

2718 
	#RCC_IT_CSSLSE
 
RCC_IT_LSECSS


	)

2719 
	#RCC_IT_CSSHSE
 
RCC_IT_CSS


	)

2721 
	#RCC_PLLMUL_3
 
RCC_PLL_MUL3


	)

2722 
	#RCC_PLLMUL_4
 
RCC_PLL_MUL4


	)

2723 
	#RCC_PLLMUL_6
 
RCC_PLL_MUL6


	)

2724 
	#RCC_PLLMUL_8
 
RCC_PLL_MUL8


	)

2725 
	#RCC_PLLMUL_12
 
RCC_PLL_MUL12


	)

2726 
	#RCC_PLLMUL_16
 
RCC_PLL_MUL16


	)

2727 
	#RCC_PLLMUL_24
 
RCC_PLL_MUL24


	)

2728 
	#RCC_PLLMUL_32
 
RCC_PLL_MUL32


	)

2729 
	#RCC_PLLMUL_48
 
RCC_PLL_MUL48


	)

2731 
	#RCC_PLLDIV_2
 
RCC_PLL_DIV2


	)

2732 
	#RCC_PLLDIV_3
 
RCC_PLL_DIV3


	)

2733 
	#RCC_PLLDIV_4
 
RCC_PLL_DIV4


	)

2735 
	#IS_RCC_MCOSOURCE
 
IS_RCC_MCO1SOURCE


	)

2736 
	#__HAL_RCC_MCO_CONFIG
 
__HAL_RCC_MCO1_CONFIG


	)

2737 
	#RCC_MCO_NODIV
 
RCC_MCODIV_1


	)

2738 
	#RCC_MCO_DIV1
 
RCC_MCODIV_1


	)

2739 
	#RCC_MCO_DIV2
 
RCC_MCODIV_2


	)

2740 
	#RCC_MCO_DIV4
 
RCC_MCODIV_4


	)

2741 
	#RCC_MCO_DIV8
 
RCC_MCODIV_8


	)

2742 
	#RCC_MCO_DIV16
 
RCC_MCODIV_16


	)

2743 
	#RCC_MCO_DIV32
 
RCC_MCODIV_32


	)

2744 
	#RCC_MCO_DIV64
 
RCC_MCODIV_64


	)

2745 
	#RCC_MCO_DIV128
 
RCC_MCODIV_128


	)

2746 
	#RCC_MCOSOURCE_NONE
 
RCC_MCO1SOURCE_NOCLOCK


	)

2747 
	#RCC_MCOSOURCE_LSI
 
RCC_MCO1SOURCE_LSI


	)

2748 
	#RCC_MCOSOURCE_LSE
 
RCC_MCO1SOURCE_LSE


	)

2749 
	#RCC_MCOSOURCE_SYSCLK
 
RCC_MCO1SOURCE_SYSCLK


	)

2750 
	#RCC_MCOSOURCE_HSI
 
RCC_MCO1SOURCE_HSI


	)

2751 
	#RCC_MCOSOURCE_HSI14
 
RCC_MCO1SOURCE_HSI14


	)

2752 
	#RCC_MCOSOURCE_HSI48
 
RCC_MCO1SOURCE_HSI48


	)

2753 
	#RCC_MCOSOURCE_HSE
 
RCC_MCO1SOURCE_HSE


	)

2754 
	#RCC_MCOSOURCE_PLLCLK_DIV1
 
RCC_MCO1SOURCE_PLLCLK


	)

2755 
	#RCC_MCOSOURCE_PLLCLK_NODIV
 
RCC_MCO1SOURCE_PLLCLK


	)

2756 
	#RCC_MCOSOURCE_PLLCLK_DIV2
 
RCC_MCO1SOURCE_PLLCLK_DIV2


	)

2758 #ià
defšed
(
STM32WB
)

2760 
	#RCC_RTCCLKSOURCE_NONE
 
RCC_RTCCLKSOURCE_NO_CLK


	)

2763 
	#RCC_USBCLK_PLLSAI1
 
RCC_USBCLKSOURCE_PLLSAI1


	)

2764 
	#RCC_USBCLK_PLL
 
RCC_USBCLKSOURCE_PLL


	)

2765 
	#RCC_USBCLK_MSI
 
RCC_USBCLKSOURCE_MSI


	)

2766 
	#RCC_USBCLKSOURCE_PLLCLK
 
RCC_USBCLKSOURCE_PLL


	)

2767 
	#RCC_USBPLLCLK_DIV1
 
RCC_USBCLKSOURCE_PLL


	)

2768 
	#RCC_USBPLLCLK_DIV1_5
 
RCC_USBCLKSOURCE_PLL_DIV1_5


	)

2769 
	#RCC_USBPLLCLK_DIV2
 
RCC_USBCLKSOURCE_PLL_DIV2


	)

2770 
	#RCC_USBPLLCLK_DIV3
 
RCC_USBCLKSOURCE_PLL_DIV3


	)

2772 
	#HSION_B™Numb”
 
RCC_HSION_BIT_NUMBER


	)

2773 
	#HSION_BITNUMBER
 
RCC_HSION_BIT_NUMBER


	)

2774 
	#HSEON_B™Numb”
 
RCC_HSEON_BIT_NUMBER


	)

2775 
	#HSEON_BITNUMBER
 
RCC_HSEON_BIT_NUMBER


	)

2776 
	#MSION_BITNUMBER
 
RCC_MSION_BIT_NUMBER


	)

2777 
	#CSSON_B™Numb”
 
RCC_CSSON_BIT_NUMBER


	)

2778 
	#CSSON_BITNUMBER
 
RCC_CSSON_BIT_NUMBER


	)

2779 
	#PLLON_B™Numb”
 
RCC_PLLON_BIT_NUMBER


	)

2780 
	#PLLON_BITNUMBER
 
RCC_PLLON_BIT_NUMBER


	)

2781 
	#PLLI2SON_B™Numb”
 
RCC_PLLI2SON_BIT_NUMBER


	)

2782 
	#I2SSRC_B™Numb”
 
RCC_I2SSRC_BIT_NUMBER


	)

2783 
	#RTCEN_B™Numb”
 
RCC_RTCEN_BIT_NUMBER


	)

2784 
	#RTCEN_BITNUMBER
 
RCC_RTCEN_BIT_NUMBER


	)

2785 
	#BDRST_B™Numb”
 
RCC_BDRST_BIT_NUMBER


	)

2786 
	#BDRST_BITNUMBER
 
RCC_BDRST_BIT_NUMBER


	)

2787 
	#RTCRST_BITNUMBER
 
RCC_RTCRST_BIT_NUMBER


	)

2788 
	#LSION_B™Numb”
 
RCC_LSION_BIT_NUMBER


	)

2789 
	#LSION_BITNUMBER
 
RCC_LSION_BIT_NUMBER


	)

2790 
	#LSEON_B™Numb”
 
RCC_LSEON_BIT_NUMBER


	)

2791 
	#LSEON_BITNUMBER
 
RCC_LSEON_BIT_NUMBER


	)

2792 
	#LSEBYP_BITNUMBER
 
RCC_LSEBYP_BIT_NUMBER


	)

2793 
	#PLLSAION_B™Numb”
 
RCC_PLLSAION_BIT_NUMBER


	)

2794 
	#TIMPRE_B™Numb”
 
RCC_TIMPRE_BIT_NUMBER


	)

2795 
	#RMVF_B™Numb”
 
RCC_RMVF_BIT_NUMBER


	)

2796 
	#RMVF_BITNUMBER
 
RCC_RMVF_BIT_NUMBER


	)

2797 
	#RCC_CR2_HSI14TRIM_B™Numb”
 
RCC_HSI14TRIM_BIT_NUMBER


	)

2798 
	#CR_BYTE2_ADDRESS
 
RCC_CR_BYTE2_ADDRESS


	)

2799 
	#CIR_BYTE1_ADDRESS
 
RCC_CIR_BYTE1_ADDRESS


	)

2800 
	#CIR_BYTE2_ADDRESS
 
RCC_CIR_BYTE2_ADDRESS


	)

2801 
	#BDCR_BYTE0_ADDRESS
 
RCC_BDCR_BYTE0_ADDRESS


	)

2802 
	#DBP_TIMEOUT_VALUE
 
RCC_DBP_TIMEOUT_VALUE


	)

2803 
	#LSE_TIMEOUT_VALUE
 
RCC_LSE_TIMEOUT_VALUE


	)

2805 
	#CR_HSION_BB
 
RCC_CR_HSION_BB


	)

2806 
	#CR_CSSON_BB
 
RCC_CR_CSSON_BB


	)

2807 
	#CR_PLLON_BB
 
RCC_CR_PLLON_BB


	)

2808 
	#CR_PLLI2SON_BB
 
RCC_CR_PLLI2SON_BB


	)

2809 
	#CR_MSION_BB
 
RCC_CR_MSION_BB


	)

2810 
	#CSR_LSION_BB
 
RCC_CSR_LSION_BB


	)

2811 
	#CSR_LSEON_BB
 
RCC_CSR_LSEON_BB


	)

2812 
	#CSR_LSEBYP_BB
 
RCC_CSR_LSEBYP_BB


	)

2813 
	#CSR_RTCEN_BB
 
RCC_CSR_RTCEN_BB


	)

2814 
	#CSR_RTCRST_BB
 
RCC_CSR_RTCRST_BB


	)

2815 
	#CFGR_I2SSRC_BB
 
RCC_CFGR_I2SSRC_BB


	)

2816 
	#BDCR_RTCEN_BB
 
RCC_BDCR_RTCEN_BB


	)

2817 
	#BDCR_BDRST_BB
 
RCC_BDCR_BDRST_BB


	)

2818 
	#CR_HSEON_BB
 
RCC_CR_HSEON_BB


	)

2819 
	#CSR_RMVF_BB
 
RCC_CSR_RMVF_BB


	)

2820 
	#CR_PLLSAION_BB
 
RCC_CR_PLLSAION_BB


	)

2821 
	#DCKCFGR_TIMPRE_BB
 
RCC_DCKCFGR_TIMPRE_BB


	)

2823 
	#__HAL_RCC_CRS_ENABLE_FREQ_ERROR_COUNTER
 
__HAL_RCC_CRS_FREQ_ERROR_COUNTER_ENABLE


	)

2824 
	#__HAL_RCC_CRS_DISABLE_FREQ_ERROR_COUNTER
 
__HAL_RCC_CRS_FREQ_ERROR_COUNTER_DISABLE


	)

2825 
	#__HAL_RCC_CRS_ENABLE_AUTOMATIC_CALIB
 
__HAL_RCC_CRS_AUTOMATIC_CALIB_ENABLE


	)

2826 
	#__HAL_RCC_CRS_DISABLE_AUTOMATIC_CALIB
 
__HAL_RCC_CRS_AUTOMATIC_CALIB_DISABLE


	)

2827 
	#__HAL_RCC_CRS_CALCULATE_RELOADVALUE
 
__HAL_RCC_CRS_RELOADVALUE_CALCULATE


	)

2829 
	#__HAL_RCC_GET_IT_SOURCE
 
__HAL_RCC_GET_IT


	)

2831 
	#RCC_CRS_SYNCWARM
 
RCC_CRS_SYNCWARN


	)

2832 
	#RCC_CRS_TRIMOV
 
RCC_CRS_TRIMOVF


	)

2834 
	#RCC_PERIPHCLK_CK48
 
RCC_PERIPHCLK_CLK48


	)

2835 
	#RCC_CK48CLKSOURCE_PLLQ
 
RCC_CLK48CLKSOURCE_PLLQ


	)

2836 
	#RCC_CK48CLKSOURCE_PLLSAIP
 
RCC_CLK48CLKSOURCE_PLLSAIP


	)

2837 
	#RCC_CK48CLKSOURCE_PLLI2SQ
 
RCC_CLK48CLKSOURCE_PLLI2SQ


	)

2838 
	#IS_RCC_CK48CLKSOURCE
 
IS_RCC_CLK48CLKSOURCE


	)

2839 
	#RCC_SDIOCLKSOURCE_CK48
 
RCC_SDIOCLKSOURCE_CLK48


	)

2841 
	#__HAL_RCC_DFSDM_CLK_ENABLE
 
__HAL_RCC_DFSDM1_CLK_ENABLE


	)

2842 
	#__HAL_RCC_DFSDM_CLK_DISABLE
 
__HAL_RCC_DFSDM1_CLK_DISABLE


	)

2843 
	#__HAL_RCC_DFSDM_IS_CLK_ENABLED
 
__HAL_RCC_DFSDM1_IS_CLK_ENABLED


	)

2844 
	#__HAL_RCC_DFSDM_IS_CLK_DISABLED
 
__HAL_RCC_DFSDM1_IS_CLK_DISABLED


	)

2845 
	#__HAL_RCC_DFSDM_FORCE_RESET
 
__HAL_RCC_DFSDM1_FORCE_RESET


	)

2846 
	#__HAL_RCC_DFSDM_RELEASE_RESET
 
__HAL_RCC_DFSDM1_RELEASE_RESET


	)

2847 
	#__HAL_RCC_DFSDM_CLK_SLEEP_ENABLE
 
__HAL_RCC_DFSDM1_CLK_SLEEP_ENABLE


	)

2848 
	#__HAL_RCC_DFSDM_CLK_SLEEP_DISABLE
 
__HAL_RCC_DFSDM1_CLK_SLEEP_DISABLE


	)

2849 
	#__HAL_RCC_DFSDM_IS_CLK_SLEEP_ENABLED
 
__HAL_RCC_DFSDM1_IS_CLK_SLEEP_ENABLED


	)

2850 
	#__HAL_RCC_DFSDM_IS_CLK_SLEEP_DISABLED
 
__HAL_RCC_DFSDM1_IS_CLK_SLEEP_DISABLED


	)

2851 
	#DfsdmClockS–eùiÚ
 
Dfsdm1ClockS–eùiÚ


	)

2852 
	#RCC_PERIPHCLK_DFSDM
 
RCC_PERIPHCLK_DFSDM1


	)

2853 
	#RCC_DFSDMCLKSOURCE_PCLK
 
RCC_DFSDM1CLKSOURCE_PCLK


	)

2854 
	#RCC_DFSDMCLKSOURCE_SYSCLK
 
RCC_DFSDM1CLKSOURCE_SYSCLK


	)

2855 
	#__HAL_RCC_DFSDM_CONFIG
 
__HAL_RCC_DFSDM1_CONFIG


	)

2856 
	#__HAL_RCC_GET_DFSDM_SOURCE
 
__HAL_RCC_GET_DFSDM1_SOURCE


	)

2864 
	#HAL_RNG_R—dyC®lback
(
__HANDLE__
è
	`HAL_RNG_R—dyD©aC®lback
((__HANDLE__), 
ušt32_t
 
¿ndom32b™
)

	)

2874 
	#__HAL_RTC_CLEAR_FLAG
 
__HAL_RTC_EXTI_CLEAR_FLAG


	)

2875 
	#__HAL_RTC_DISABLE_IT
 
__HAL_RTC_EXTI_DISABLE_IT


	)

2876 
	#__HAL_RTC_ENABLE_IT
 
__HAL_RTC_EXTI_ENABLE_IT


	)

2878 #ià
defšed
 (
STM32F1
)

2879 
	#__HAL_RTC_EXTI_CLEAR_FLAG
(
RTC_EXTI_LINE_ALARM_EVENT
è
	`__HAL_RTC_ALARM_EXTI_CLEAR_FLAG
()

	)

2881 
	#__HAL_RTC_EXTI_ENABLE_IT
(
RTC_EXTI_LINE_ALARM_EVENT
è
	`__HAL_RTC_ALARM_EXTI_ENABLE_IT
()

	)

2883 
	#__HAL_RTC_EXTI_DISABLE_IT
(
RTC_EXTI_LINE_ALARM_EVENT
è
	`__HAL_RTC_ALARM_EXTI_DISABLE_IT
()

	)

2885 
	#__HAL_RTC_EXTI_GET_FLAG
(
RTC_EXTI_LINE_ALARM_EVENT
è
	`__HAL_RTC_ALARM_EXTI_GET_FLAG
()

	)

2887 
	#__HAL_RTC_EXTI_GENERATE_SWIT
(
RTC_EXTI_LINE_ALARM_EVENT
è
	`__HAL_RTC_ALARM_EXTI_GENERATE_SWIT
()

	)

2889 
	#__HAL_RTC_EXTI_CLEAR_FLAG
(
__EXTI_LINE__
è(((__EXTI_LINE__è=ð
RTC_EXTI_LINE_ALARM_EVENT
è? 
	`__HAL_RTC_ALARM_EXTI_CLEAR_FLAG
(è: \

	)

2890 (((
__EXTI_LINE__
è=ð
RTC_EXTI_LINE_WAKEUPTIMER_EVENT
è? 
__HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG
() : \

2891 
__HAL_RTC_TAMPER_TIMESTAMP_EXTI_CLEAR_FLAG
()))

2892 
	#__HAL_RTC_EXTI_ENABLE_IT
(
__EXTI_LINE__
è(((__EXTI_LINE__è=ð
RTC_EXTI_LINE_ALARM_EVENT
è? 
	`__HAL_RTC_ALARM_EXTI_ENABLE_IT
(è: \

	)

2893 (((
__EXTI_LINE__
è=ð
RTC_EXTI_LINE_WAKEUPTIMER_EVENT
è? 
__HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT
() : \

2894 
__HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_IT
()))

2895 
	#__HAL_RTC_EXTI_DISABLE_IT
(
__EXTI_LINE__
è(((__EXTI_LINE__è=ð
RTC_EXTI_LINE_ALARM_EVENT
è? 
	`__HAL_RTC_ALARM_EXTI_DISABLE_IT
(è: \

	)

2896 (((
__EXTI_LINE__
è=ð
RTC_EXTI_LINE_WAKEUPTIMER_EVENT
è? 
__HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_IT
() : \

2897 
__HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_IT
()))

2898 
	#__HAL_RTC_EXTI_GET_FLAG
(
__EXTI_LINE__
è(((__EXTI_LINE__è=ð
RTC_EXTI_LINE_ALARM_EVENT
è? 
	`__HAL_RTC_ALARM_EXTI_GET_FLAG
(è: \

	)

2899 (((
__EXTI_LINE__
è=ð
RTC_EXTI_LINE_WAKEUPTIMER_EVENT
è? 
__HAL_RTC_WAKEUPTIMER_EXTI_GET_FLAG
() : \

2900 
__HAL_RTC_TAMPER_TIMESTAMP_EXTI_GET_FLAG
()))

2901 
	#__HAL_RTC_EXTI_GENERATE_SWIT
(
__EXTI_LINE__
è(((__EXTI_LINE__è=ð
RTC_EXTI_LINE_ALARM_EVENT
è? 
	`__HAL_RTC_ALARM_EXTI_GENERATE_SWIT
(è: \

	)

2902 (((
__EXTI_LINE__
è=ð
RTC_EXTI_LINE_WAKEUPTIMER_EVENT
è? 
__HAL_RTC_WAKEUPTIMER_EXTI_GENERATE_SWIT
() : \

2903 
__HAL_RTC_TAMPER_TIMESTAMP_EXTI_GENERATE_SWIT
()))

2906 
	#IS_ALARM
 
IS_RTC_ALARM


	)

2907 
	#IS_ALARM_MASK
 
IS_RTC_ALARM_MASK


	)

2908 
	#IS_TAMPER
 
IS_RTC_TAMPER


	)

2909 
	#IS_TAMPER_ERASE_MODE
 
IS_RTC_TAMPER_ERASE_MODE


	)

2910 
	#IS_TAMPER_FILTER
 
IS_RTC_TAMPER_FILTER


	)

2911 
	#IS_TAMPER_INTERRUPT
 
IS_RTC_TAMPER_INTERRUPT


	)

2912 
	#IS_TAMPER_MASKFLAG_STATE
 
IS_RTC_TAMPER_MASKFLAG_STATE


	)

2913 
	#IS_TAMPER_PRECHARGE_DURATION
 
IS_RTC_TAMPER_PRECHARGE_DURATION


	)

2914 
	#IS_TAMPER_PULLUP_STATE
 
IS_RTC_TAMPER_PULLUP_STATE


	)

2915 
	#IS_TAMPER_SAMPLING_FREQ
 
IS_RTC_TAMPER_SAMPLING_FREQ


	)

2916 
	#IS_TAMPER_TIMESTAMPONTAMPER_DETECTION
 
IS_RTC_TAMPER_TIMESTAMPONTAMPER_DETECTION


	)

2917 
	#IS_TAMPER_TRIGGER
 
IS_RTC_TAMPER_TRIGGER


	)

2918 
	#IS_WAKEUP_CLOCK
 
IS_RTC_WAKEUP_CLOCK


	)

2919 
	#IS_WAKEUP_COUNTER
 
IS_RTC_WAKEUP_COUNTER


	)

2921 
	#__RTC_WRITEPROTECTION_ENABLE
 
__HAL_RTC_WRITEPROTECTION_ENABLE


	)

2922 
	#__RTC_WRITEPROTECTION_DISABLE
 
__HAL_RTC_WRITEPROTECTION_DISABLE


	)

2932 
	#SD_OCR_CID_CSD_OVERWRIETE
 
SD_OCR_CID_CSD_OVERWRITE


	)

2933 
	#SD_CMD_SD_APP_STAUS
 
SD_CMD_SD_APP_STATUS


	)

2935 #ià
defšed
(
STM32F4
)

2936 
	#SD_SDMMC_DISABLED
 
SD_SDIO_DISABLED


	)

2937 
	#SD_SDMMC_FUNCTION_BUSY
 
SD_SDIO_FUNCTION_BUSY


	)

2938 
	#SD_SDMMC_FUNCTION_FAILED
 
SD_SDIO_FUNCTION_FAILED


	)

2939 
	#SD_SDMMC_UNKNOWN_FUNCTION
 
SD_SDIO_UNKNOWN_FUNCTION


	)

2940 
	#SD_CMD_SDMMC_SEN_OP_COND
 
SD_CMD_SDIO_SEN_OP_COND


	)

2941 
	#SD_CMD_SDMMC_RW_DIRECT
 
SD_CMD_SDIO_RW_DIRECT


	)

2942 
	#SD_CMD_SDMMC_RW_EXTENDED
 
SD_CMD_SDIO_RW_EXTENDED


	)

2943 
	#__HAL_SD_SDMMC_ENABLE
 
__HAL_SD_SDIO_ENABLE


	)

2944 
	#__HAL_SD_SDMMC_DISABLE
 
__HAL_SD_SDIO_DISABLE


	)

2945 
	#__HAL_SD_SDMMC_DMA_ENABLE
 
__HAL_SD_SDIO_DMA_ENABLE


	)

2946 
	#__HAL_SD_SDMMC_DMA_DISABLE
 
__HAL_SD_SDIO_DMA_DISABL


	)

2947 
	#__HAL_SD_SDMMC_ENABLE_IT
 
__HAL_SD_SDIO_ENABLE_IT


	)

2948 
	#__HAL_SD_SDMMC_DISABLE_IT
 
__HAL_SD_SDIO_DISABLE_IT


	)

2949 
	#__HAL_SD_SDMMC_GET_FLAG
 
__HAL_SD_SDIO_GET_FLAG


	)

2950 
	#__HAL_SD_SDMMC_CLEAR_FLAG
 
__HAL_SD_SDIO_CLEAR_FLAG


	)

2951 
	#__HAL_SD_SDMMC_GET_IT
 
__HAL_SD_SDIO_GET_IT


	)

2952 
	#__HAL_SD_SDMMC_CLEAR_IT
 
__HAL_SD_SDIO_CLEAR_IT


	)

2953 
	#SDMMC_STATIC_FLAGS
 
SDIO_STATIC_FLAGS


	)

2954 
	#SDMMC_CMD0TIMEOUT
 
SDIO_CMD0TIMEOUT


	)

2955 
	#SD_SDMMC_SEND_IF_COND
 
SD_SDIO_SEND_IF_COND


	)

2957 
	#SDMMC1_IRQn
 
SDIO_IRQn


	)

2958 
	#SDMMC1_IRQHªdËr
 
SDIO_IRQHªdËr


	)

2961 #ià
defšed
(
STM32F7
è|| defšed(
STM32L4
)

2962 
	#SD_SDIO_DISABLED
 
SD_SDMMC_DISABLED


	)

2963 
	#SD_SDIO_FUNCTION_BUSY
 
SD_SDMMC_FUNCTION_BUSY


	)

2964 
	#SD_SDIO_FUNCTION_FAILED
 
SD_SDMMC_FUNCTION_FAILED


	)

2965 
	#SD_SDIO_UNKNOWN_FUNCTION
 
SD_SDMMC_UNKNOWN_FUNCTION


	)

2966 
	#SD_CMD_SDIO_SEN_OP_COND
 
SD_CMD_SDMMC_SEN_OP_COND


	)

2967 
	#SD_CMD_SDIO_RW_DIRECT
 
SD_CMD_SDMMC_RW_DIRECT


	)

2968 
	#SD_CMD_SDIO_RW_EXTENDED
 
SD_CMD_SDMMC_RW_EXTENDED


	)

2969 
	#__HAL_SD_SDIO_ENABLE
 
__HAL_SD_SDMMC_ENABLE


	)

2970 
	#__HAL_SD_SDIO_DISABLE
 
__HAL_SD_SDMMC_DISABLE


	)

2971 
	#__HAL_SD_SDIO_DMA_ENABLE
 
__HAL_SD_SDMMC_DMA_ENABLE


	)

2972 
	#__HAL_SD_SDIO_DMA_DISABL
 
__HAL_SD_SDMMC_DMA_DISABLE


	)

2973 
	#__HAL_SD_SDIO_ENABLE_IT
 
__HAL_SD_SDMMC_ENABLE_IT


	)

2974 
	#__HAL_SD_SDIO_DISABLE_IT
 
__HAL_SD_SDMMC_DISABLE_IT


	)

2975 
	#__HAL_SD_SDIO_GET_FLAG
 
__HAL_SD_SDMMC_GET_FLAG


	)

2976 
	#__HAL_SD_SDIO_CLEAR_FLAG
 
__HAL_SD_SDMMC_CLEAR_FLAG


	)

2977 
	#__HAL_SD_SDIO_GET_IT
 
__HAL_SD_SDMMC_GET_IT


	)

2978 
	#__HAL_SD_SDIO_CLEAR_IT
 
__HAL_SD_SDMMC_CLEAR_IT


	)

2979 
	#SDIO_STATIC_FLAGS
 
SDMMC_STATIC_FLAGS


	)

2980 
	#SDIO_CMD0TIMEOUT
 
SDMMC_CMD0TIMEOUT


	)

2981 
	#SD_SDIO_SEND_IF_COND
 
SD_SDMMC_SEND_IF_COND


	)

2983 
	#SDIO_IRQn
 
SDMMC1_IRQn


	)

2984 
	#SDIO_IRQHªdËr
 
SDMMC1_IRQHªdËr


	)

2994 
	#__SMARTCARD_ENABLE_IT
 
__HAL_SMARTCARD_ENABLE_IT


	)

2995 
	#__SMARTCARD_DISABLE_IT
 
__HAL_SMARTCARD_DISABLE_IT


	)

2996 
	#__SMARTCARD_ENABLE
 
__HAL_SMARTCARD_ENABLE


	)

2997 
	#__SMARTCARD_DISABLE
 
__HAL_SMARTCARD_DISABLE


	)

2998 
	#__SMARTCARD_DMA_REQUEST_ENABLE
 
__HAL_SMARTCARD_DMA_REQUEST_ENABLE


	)

2999 
	#__SMARTCARD_DMA_REQUEST_DISABLE
 
__HAL_SMARTCARD_DMA_REQUEST_DISABLE


	)

3001 
	#__HAL_SMARTCARD_GETCLOCKSOURCE
 
SMARTCARD_GETCLOCKSOURCE


	)

3002 
	#__SMARTCARD_GETCLOCKSOURCE
 
SMARTCARD_GETCLOCKSOURCE


	)

3004 
	#IS_SMARTCARD_ONEBIT_SAMPLING
 
IS_SMARTCARD_ONE_BIT_SAMPLE


	)

3013 
	#__HAL_SMBUS_RESET_CR1
 
SMBUS_RESET_CR1


	)

3014 
	#__HAL_SMBUS_RESET_CR2
 
SMBUS_RESET_CR2


	)

3015 
	#__HAL_SMBUS_GENERATE_START
 
SMBUS_GENERATE_START


	)

3016 
	#__HAL_SMBUS_GET_ADDR_MATCH
 
SMBUS_GET_ADDR_MATCH


	)

3017 
	#__HAL_SMBUS_GET_DIR
 
SMBUS_GET_DIR


	)

3018 
	#__HAL_SMBUS_GET_STOP_MODE
 
SMBUS_GET_STOP_MODE


	)

3019 
	#__HAL_SMBUS_GET_PEC_MODE
 
SMBUS_GET_PEC_MODE


	)

3020 
	#__HAL_SMBUS_GET_ALERT_ENABLED
 
SMBUS_GET_ALERT_ENABLED


	)

3029 
	#__HAL_SPI_1LINE_TX
 
SPI_1LINE_TX


	)

3030 
	#__HAL_SPI_1LINE_RX
 
SPI_1LINE_RX


	)

3031 
	#__HAL_SPI_RESET_CRC
 
SPI_RESET_CRC


	)

3041 
	#__HAL_UART_GETCLOCKSOURCE
 
UART_GETCLOCKSOURCE


	)

3042 
	#__HAL_UART_MASK_COMPUTATION
 
UART_MASK_COMPUTATION


	)

3043 
	#__UART_GETCLOCKSOURCE
 
UART_GETCLOCKSOURCE


	)

3044 
	#__UART_MASK_COMPUTATION
 
UART_MASK_COMPUTATION


	)

3046 
	#IS_UART_WAKEUPMETHODE
 
IS_UART_WAKEUPMETHOD


	)

3048 
	#IS_UART_ONEBIT_SAMPLE
 
IS_UART_ONE_BIT_SAMPLE


	)

3049 
	#IS_UART_ONEBIT_SAMPLING
 
IS_UART_ONE_BIT_SAMPLE


	)

3060 
	#__USART_ENABLE_IT
 
__HAL_USART_ENABLE_IT


	)

3061 
	#__USART_DISABLE_IT
 
__HAL_USART_DISABLE_IT


	)

3062 
	#__USART_ENABLE
 
__HAL_USART_ENABLE


	)

3063 
	#__USART_DISABLE
 
__HAL_USART_DISABLE


	)

3065 
	#__HAL_USART_GETCLOCKSOURCE
 
USART_GETCLOCKSOURCE


	)

3066 
	#__USART_GETCLOCKSOURCE
 
USART_GETCLOCKSOURCE


	)

3075 
	#USB_EXTI_LINE_WAKEUP
 
USB_WAKEUP_EXTI_LINE


	)

3077 
	#USB_FS_EXTI_TRIGGER_RISING_EDGE
 
USB_OTG_FS_WAKEUP_EXTI_RISING_EDGE


	)

3078 
	#USB_FS_EXTI_TRIGGER_FALLING_EDGE
 
USB_OTG_FS_WAKEUP_EXTI_FALLING_EDGE


	)

3079 
	#USB_FS_EXTI_TRIGGER_BOTH_EDGE
 
USB_OTG_FS_WAKEUP_EXTI_RISING_FALLING_EDGE


	)

3080 
	#USB_FS_EXTI_LINE_WAKEUP
 
USB_OTG_FS_WAKEUP_EXTI_LINE


	)

3082 
	#USB_HS_EXTI_TRIGGER_RISING_EDGE
 
USB_OTG_HS_WAKEUP_EXTI_RISING_EDGE


	)

3083 
	#USB_HS_EXTI_TRIGGER_FALLING_EDGE
 
USB_OTG_HS_WAKEUP_EXTI_FALLING_EDGE


	)

3084 
	#USB_HS_EXTI_TRIGGER_BOTH_EDGE
 
USB_OTG_HS_WAKEUP_EXTI_RISING_FALLING_EDGE


	)

3085 
	#USB_HS_EXTI_LINE_WAKEUP
 
USB_OTG_HS_WAKEUP_EXTI_LINE


	)

3087 
	#__HAL_USB_EXTI_ENABLE_IT
 
__HAL_USB_WAKEUP_EXTI_ENABLE_IT


	)

3088 
	#__HAL_USB_EXTI_DISABLE_IT
 
__HAL_USB_WAKEUP_EXTI_DISABLE_IT


	)

3089 
	#__HAL_USB_EXTI_GET_FLAG
 
__HAL_USB_WAKEUP_EXTI_GET_FLAG


	)

3090 
	#__HAL_USB_EXTI_CLEAR_FLAG
 
__HAL_USB_WAKEUP_EXTI_CLEAR_FLAG


	)

3091 
	#__HAL_USB_EXTI_SET_RISING_EDGE_TRIGGER
 
__HAL_USB_WAKEUP_EXTI_ENABLE_RISING_EDGE


	)

3092 
	#__HAL_USB_EXTI_SET_FALLING_EDGE_TRIGGER
 
__HAL_USB_WAKEUP_EXTI_ENABLE_FALLING_EDGE


	)

3093 
	#__HAL_USB_EXTI_SET_FALLINGRISING_TRIGGER
 
__HAL_USB_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE


	)

3095 
	#__HAL_USB_FS_EXTI_ENABLE_IT
 
__HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_IT


	)

3096 
	#__HAL_USB_FS_EXTI_DISABLE_IT
 
__HAL_USB_OTG_FS_WAKEUP_EXTI_DISABLE_IT


	)

3097 
	#__HAL_USB_FS_EXTI_GET_FLAG
 
__HAL_USB_OTG_FS_WAKEUP_EXTI_GET_FLAG


	)

3098 
	#__HAL_USB_FS_EXTI_CLEAR_FLAG
 
__HAL_USB_OTG_FS_WAKEUP_EXTI_CLEAR_FLAG


	)

3099 
	#__HAL_USB_FS_EXTI_SET_RISING_EGDE_TRIGGER
 
__HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_RISING_EDGE


	)

3100 
	#__HAL_USB_FS_EXTI_SET_FALLING_EGDE_TRIGGER
 
__HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_FALLING_EDGE


	)

3101 
	#__HAL_USB_FS_EXTI_SET_FALLINGRISING_TRIGGER
 
__HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE


	)

3102 
	#__HAL_USB_FS_EXTI_GENERATE_SWIT
 
__HAL_USB_OTG_FS_WAKEUP_EXTI_GENERATE_SWIT


	)

3104 
	#__HAL_USB_HS_EXTI_ENABLE_IT
 
__HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_IT


	)

3105 
	#__HAL_USB_HS_EXTI_DISABLE_IT
 
__HAL_USB_OTG_HS_WAKEUP_EXTI_DISABLE_IT


	)

3106 
	#__HAL_USB_HS_EXTI_GET_FLAG
 
__HAL_USB_OTG_HS_WAKEUP_EXTI_GET_FLAG


	)

3107 
	#__HAL_USB_HS_EXTI_CLEAR_FLAG
 
__HAL_USB_OTG_HS_WAKEUP_EXTI_CLEAR_FLAG


	)

3108 
	#__HAL_USB_HS_EXTI_SET_RISING_EGDE_TRIGGER
 
__HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_RISING_EDGE


	)

3109 
	#__HAL_USB_HS_EXTI_SET_FALLING_EGDE_TRIGGER
 
__HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_FALLING_EDGE


	)

3110 
	#__HAL_USB_HS_EXTI_SET_FALLINGRISING_TRIGGER
 
__HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE


	)

3111 
	#__HAL_USB_HS_EXTI_GENERATE_SWIT
 
__HAL_USB_OTG_HS_WAKEUP_EXTI_GENERATE_SWIT


	)

3113 
	#HAL_PCD_AùiveRemÙeWakeup
 
HAL_PCD_Aùiv©eRemÙeWakeup


	)

3114 
	#HAL_PCD_DeAùiveRemÙeWakeup
 
HAL_PCD_DeAùiv©eRemÙeWakeup


	)

3116 
	#HAL_PCD_S‘TxFiFo
 
HAL_PCDEx_S‘TxFiFo


	)

3117 
	#HAL_PCD_S‘RxFiFo
 
HAL_PCDEx_S‘RxFiFo


	)

3125 
	#__HAL_TIM_S‘ICP»sÿËrV®ue
 
TIM_SET_ICPRESCALERVALUE


	)

3126 
	#__HAL_TIM_Re£tICP»sÿËrV®ue
 
TIM_RESET_ICPRESCALERVALUE


	)

3128 
	#TIM_GET_ITSTATUS
 
__HAL_TIM_GET_IT_SOURCE


	)

3129 
	#TIM_GET_CLEAR_IT
 
__HAL_TIM_CLEAR_IT


	)

3131 
	#__HAL_TIM_GET_ITSTATUS
 
__HAL_TIM_GET_IT_SOURCE


	)

3133 
	#__HAL_TIM_DIRECTION_STATUS
 
__HAL_TIM_IS_TIM_COUNTING_DOWN


	)

3134 
	#__HAL_TIM_PRESCALER
 
__HAL_TIM_SET_PRESCALER


	)

3135 
	#__HAL_TIM_S‘CouÁ”
 
__HAL_TIM_SET_COUNTER


	)

3136 
	#__HAL_TIM_G‘CouÁ”
 
__HAL_TIM_GET_COUNTER


	)

3137 
	#__HAL_TIM_S‘AutÜ–ßd
 
__HAL_TIM_SET_AUTORELOAD


	)

3138 
	#__HAL_TIM_G‘AutÜ–ßd
 
__HAL_TIM_GET_AUTORELOAD


	)

3139 
	#__HAL_TIM_S‘ClockDivisiÚ
 
__HAL_TIM_SET_CLOCKDIVISION


	)

3140 
	#__HAL_TIM_G‘ClockDivisiÚ
 
__HAL_TIM_GET_CLOCKDIVISION


	)

3141 
	#__HAL_TIM_S‘ICP»sÿËr
 
__HAL_TIM_SET_ICPRESCALER


	)

3142 
	#__HAL_TIM_G‘ICP»sÿËr
 
__HAL_TIM_GET_ICPRESCALER


	)

3143 
	#__HAL_TIM_S‘Com·»
 
__HAL_TIM_SET_COMPARE


	)

3144 
	#__HAL_TIM_G‘Com·»
 
__HAL_TIM_GET_COMPARE


	)

3146 
	#TIM_BREAKINPUTSOURCE_DFSDM
 
TIM_BREAKINPUTSOURCE_DFSDM1


	)

3155 
	#__HAL_ETH_EXTI_ENABLE_IT
 
__HAL_ETH_WAKEUP_EXTI_ENABLE_IT


	)

3156 
	#__HAL_ETH_EXTI_DISABLE_IT
 
__HAL_ETH_WAKEUP_EXTI_DISABLE_IT


	)

3157 
	#__HAL_ETH_EXTI_GET_FLAG
 
__HAL_ETH_WAKEUP_EXTI_GET_FLAG


	)

3158 
	#__HAL_ETH_EXTI_CLEAR_FLAG
 
__HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG


	)

3159 
	#__HAL_ETH_EXTI_SET_RISING_EGDE_TRIGGER
 
__HAL_ETH_WAKEUP_EXTI_ENABLE_RISING_EDGE_TRIGGER


	)

3160 
	#__HAL_ETH_EXTI_SET_FALLING_EGDE_TRIGGER
 
__HAL_ETH_WAKEUP_EXTI_ENABLE_FALLING_EDGE_TRIGGER


	)

3161 
	#__HAL_ETH_EXTI_SET_FALLINGRISING_TRIGGER
 
__HAL_ETH_WAKEUP_EXTI_ENABLE_FALLINGRISING_TRIGGER


	)

3163 
	#ETH_PROMISCIOUSMODE_ENABLE
 
ETH_PROMISCUOUS_MODE_ENABLE


	)

3164 
	#ETH_PROMISCIOUSMODE_DISABLE
 
ETH_PROMISCUOUS_MODE_DISABLE


	)

3165 
	#IS_ETH_PROMISCIOUS_MODE
 
IS_ETH_PROMISCUOUS_MODE


	)

3173 
	#__HAL_LTDC_LAYER
 
LTDC_LAYER


	)

3181 
	#SAI_OUTPUTDRIVE_DISABLED
 
SAI_OUTPUTDRIVE_DISABLE


	)

3182 
	#SAI_OUTPUTDRIVE_ENABLED
 
SAI_OUTPUTDRIVE_ENABLE


	)

3183 
	#SAI_MASTERDIVIDER_ENABLED
 
SAI_MASTERDIVIDER_ENABLE


	)

3184 
	#SAI_MASTERDIVIDER_DISABLED
 
SAI_MASTERDIVIDER_DISABLE


	)

3185 
	#SAI_STREOMODE
 
SAI_STEREOMODE


	)

3186 
	#SAI_FIFOStus_Em±y
 
SAI_FIFOSTATUS_EMPTY


	)

3187 
	#SAI_FIFOStus_Less1Qu¬‹rFuÎ
 
SAI_FIFOSTATUS_LESS1QUARTERFULL


	)

3188 
	#SAI_FIFOStus_1Qu¬‹rFuÎ
 
SAI_FIFOSTATUS_1QUARTERFULL


	)

3189 
	#SAI_FIFOStus_H®fFuÎ
 
SAI_FIFOSTATUS_HALFFULL


	)

3190 
	#SAI_FIFOStus_3Qu¬‹rsFuÎ
 
SAI_FIFOSTATUS_3QUARTERFULL


	)

3191 
	#SAI_FIFOStus_FuÎ
 
SAI_FIFOSTATUS_FULL


	)

3192 
	#IS_SAI_BLOCK_MONO_STREO_MODE
 
IS_SAI_BLOCK_MONO_STEREO_MODE


	)

3193 
	#SAI_SYNCHRONOUS_EXT
 
SAI_SYNCHRONOUS_EXT_SAI1


	)

3194 
	#SAI_SYNCEXT_IN_ENABLE
 
SAI_SYNCEXT_OUTBLOCKA_ENABLE


	)

3208 #ifdeà
__ýlu¥lus


	@i2c_oled/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal.h

38 #iâdeà
__STM32F0xx_HAL_H


39 
	#__STM32F0xx_HAL_H


	)

41 #ifdeà
__ýlu¥lus


46 
	~"¡m32f0xx_h®_cÚf.h
"

60 #ià
defšed
(
STM32F091xC
è|| defšed(
STM32F098xx
è|| defšed(
STM32F042x6
è|| defšed(
STM32F048xx
) || \

61 
defšed
(
STM32F030x6
è|| defšed(
STM32F031x6
è|| defšed(
STM32F038xx
è|| defšed(
STM32F070x6
) || \

62 
defšed
(
STM32F070xB
è|| defšed(
STM32F030x6
)

63 
	#IS_SYSCFG_FASTMODEPLUS
(
__PIN__
è((((__PIN__è& 
SYSCFG_FASTMODEPLUS_PA9
è=ðSYSCFG_FASTMODEPLUS_PA9è|| \

	)

64 (((
__PIN__
è& 
SYSCFG_FASTMODEPLUS_PA10
) == SYSCFG_FASTMODEPLUS_PA10) || \

65 (((
__PIN__
è& 
SYSCFG_FASTMODEPLUS_PB6
) == SYSCFG_FASTMODEPLUS_PB6) || \

66 (((
__PIN__
è& 
SYSCFG_FASTMODEPLUS_PB7
) == SYSCFG_FASTMODEPLUS_PB7) || \

67 (((
__PIN__
è& 
SYSCFG_FASTMODEPLUS_PB8
) == SYSCFG_FASTMODEPLUS_PB8) || \

68 (((
__PIN__
è& 
SYSCFG_FASTMODEPLUS_PB9
) == SYSCFG_FASTMODEPLUS_PB9))

70 
	#IS_SYSCFG_FASTMODEPLUS
(
__PIN__
è((((__PIN__è& 
SYSCFG_FASTMODEPLUS_PB6
è=ðSYSCFG_FASTMODEPLUS_PB6è|| \

	)

71 (((
__PIN__
è& 
SYSCFG_FASTMODEPLUS_PB7
) == SYSCFG_FASTMODEPLUS_PB7) || \

72 (((
__PIN__
è& 
SYSCFG_FASTMODEPLUS_PB8
) == SYSCFG_FASTMODEPLUS_PB8) || \

73 (((
__PIN__
è& 
SYSCFG_FASTMODEPLUS_PB9
) == SYSCFG_FASTMODEPLUS_PB9))

75 #ià
defšed
(
SYSCFG_CFGR1_PA11_PA12_RMP
)

76 
	#IS_HAL_REMAP_PIN
(
RMP
è((RMPè=ð
HAL_REMAP_PA11_PA12
)

	)

78 #ià
defšed
(
STM32F091xC
è|| defšed(
STM32F098xx
)

79 
	#IS_HAL_SYSCFG_IRDA_ENV_SEL
(
SEL
è(((SELè=ð
HAL_SYSCFG_IRDA_ENV_SEL_TIM16
è|| \

	)

80 ((
SEL
è=ð
HAL_SYSCFG_IRDA_ENV_SEL_USART1
) || \

81 ((
SEL
è=ð
HAL_SYSCFG_IRDA_ENV_SEL_USART4
))

93 #ià
defšed
(
SYSCFG_CFGR1_PA11_PA12_RMP
)

97 
	#HAL_REMAP_PA11_PA12
 (
SYSCFG_CFGR1_PA11_PA12_RMP
è

	)

106 #ià
defšed
(
STM32F091xC
è|| defšed(
STM32F098xx
)

111 
	#HAL_SYSCFG_IRDA_ENV_SEL_TIM16
 (
SYSCFG_CFGR1_IRDA_ENV_SEL_0
 & 
SYSCFG_CFGR1_IRDA_ENV_SEL_1
è

	)

112 
	#HAL_SYSCFG_IRDA_ENV_SEL_USART1
 (
SYSCFG_CFGR1_IRDA_ENV_SEL_0
è

	)

113 
	#HAL_SYSCFG_IRDA_ENV_SEL_USART4
 (
SYSCFG_CFGR1_IRDA_ENV_SEL_1
è

	)

127 #ià
defšed
(
STM32F091xC
è|| defšed(
STM32F098xx
è|| defšed(
STM32F042x6
è|| defšed(
STM32F048xx
) || \

128 
defšed
(
STM32F030x6
è|| defšed(
STM32F031x6
è|| defšed(
STM32F038xx
è|| defšed(
STM32F070x6
) || \

129 
defšed
(
STM32F070xB
è|| defšed(
STM32F030x6
)

130 
	#SYSCFG_FASTMODEPLUS_PA9
 
SYSCFG_CFGR1_I2C_FMP_PA9


	)

131 
	#SYSCFG_FASTMODEPLUS_PA10
 
SYSCFG_CFGR1_I2C_FMP_PA10


	)

133 
	#SYSCFG_FASTMODEPLUS_PB6
 
SYSCFG_CFGR1_I2C_FMP_PB6


	)

134 
	#SYSCFG_FASTMODEPLUS_PB7
 
SYSCFG_CFGR1_I2C_FMP_PB7


	)

135 
	#SYSCFG_FASTMODEPLUS_PB8
 
SYSCFG_CFGR1_I2C_FMP_PB8


	)

136 
	#SYSCFG_FASTMODEPLUS_PB9
 
SYSCFG_CFGR1_I2C_FMP_PB9


	)

143 #ià
defšed
(
STM32F091xC
è|| defšed (
STM32F098xx
)

149 
	#HAL_SYSCFG_ITLINE0
 ( 0x00000000Uè

	)

150 
	#HAL_SYSCFG_ITLINE1
 ( 0x00000001Uè

	)

151 
	#HAL_SYSCFG_ITLINE2
 ( 0x00000002Uè

	)

152 
	#HAL_SYSCFG_ITLINE3
 ( 0x00000003Uè

	)

153 
	#HAL_SYSCFG_ITLINE4
 ( 0x00000004Uè

	)

154 
	#HAL_SYSCFG_ITLINE5
 ( 0x00000005Uè

	)

155 
	#HAL_SYSCFG_ITLINE6
 ( 0x00000006Uè

	)

156 
	#HAL_SYSCFG_ITLINE7
 ( 0x00000007Uè

	)

157 
	#HAL_SYSCFG_ITLINE8
 ( 0x00000008Uè

	)

158 
	#HAL_SYSCFG_ITLINE9
 ( 0x00000009Uè

	)

159 
	#HAL_SYSCFG_ITLINE10
 ( 0x0000000AUè

	)

160 
	#HAL_SYSCFG_ITLINE11
 ( 0x0000000BUè

	)

161 
	#HAL_SYSCFG_ITLINE12
 ( 0x0000000CUè

	)

162 
	#HAL_SYSCFG_ITLINE13
 ( 0x0000000DUè

	)

163 
	#HAL_SYSCFG_ITLINE14
 ( 0x0000000EUè

	)

164 
	#HAL_SYSCFG_ITLINE15
 ( 0x0000000FUè

	)

165 
	#HAL_SYSCFG_ITLINE16
 ( 0x00000010Uè

	)

166 
	#HAL_SYSCFG_ITLINE17
 ( 0x00000011Uè

	)

167 
	#HAL_SYSCFG_ITLINE18
 ( 0x00000012Uè

	)

168 
	#HAL_SYSCFG_ITLINE19
 ( 0x00000013Uè

	)

169 
	#HAL_SYSCFG_ITLINE20
 ( 0x00000014Uè

	)

170 
	#HAL_SYSCFG_ITLINE21
 ( 0x00000015Uè

	)

171 
	#HAL_SYSCFG_ITLINE22
 ( 0x00000016Uè

	)

172 
	#HAL_SYSCFG_ITLINE23
 ( 0x00000017Uè

	)

173 
	#HAL_SYSCFG_ITLINE24
 ( 0x00000018Uè

	)

174 
	#HAL_SYSCFG_ITLINE25
 ( 0x00000019Uè

	)

175 
	#HAL_SYSCFG_ITLINE26
 ( 0x0000001AUè

	)

176 
	#HAL_SYSCFG_ITLINE27
 ( 0x0000001BUè

	)

177 
	#HAL_SYSCFG_ITLINE28
 ( 0x0000001CUè

	)

178 
	#HAL_SYSCFG_ITLINE29
 ( 0x0000001DUè

	)

179 
	#HAL_SYSCFG_ITLINE30
 ( 0x0000001EUè

	)

180 
	#HAL_SYSCFG_ITLINE31
 ( 0x0000001FUè

	)

182 
	#HAL_ITLINE_EWDG
 ((
ušt32_t
è((
HAL_SYSCFG_ITLINE0
 << 0x18Uè| 
SYSCFG_ITLINE0_SR_EWDG
)è

	)

183 #ià
defšed
(
STM32F091xC
)

184 
	#HAL_ITLINE_PVDOUT
 ((
ušt32_t
è((
HAL_SYSCFG_ITLINE1
 << 0x18Uè| 
SYSCFG_ITLINE1_SR_PVDOUT
)è

	)

186 
	#HAL_ITLINE_VDDIO2
 ((
ušt32_t
è((
HAL_SYSCFG_ITLINE1
 << 0x18Uè| 
SYSCFG_ITLINE1_SR_VDDIO2
)è

	)

187 
	#HAL_ITLINE_RTC_WAKEUP
 ((
ušt32_t
è((
HAL_SYSCFG_ITLINE2
 << 0x18Uè| 
SYSCFG_ITLINE2_SR_RTC_WAKEUP
)è

	)

188 
	#HAL_ITLINE_RTC_TSTAMP
 ((
ušt32_t
è((
HAL_SYSCFG_ITLINE2
 << 0x18Uè| 
SYSCFG_ITLINE2_SR_RTC_TSTAMP
)è

	)

189 
	#HAL_ITLINE_RTC_ALRA
 ((
ušt32_t
è((
HAL_SYSCFG_ITLINE2
 << 0x18Uè| 
SYSCFG_ITLINE2_SR_RTC_ALRA
)è

	)

190 
	#HAL_ITLINE_FLASH_ITF
 ((
ušt32_t
è((
HAL_SYSCFG_ITLINE3
 << 0x18Uè| 
SYSCFG_ITLINE3_SR_FLASH_ITF
)è

	)

191 
	#HAL_ITLINE_CRS
 ((
ušt32_t
è((
HAL_SYSCFG_ITLINE4
 << 0x18Uè| 
SYSCFG_ITLINE4_SR_CRS
)è

	)

192 
	#HAL_ITLINE_CLK_CTRL
 ((
ušt32_t
è((
HAL_SYSCFG_ITLINE4
 << 0x18Uè| 
SYSCFG_ITLINE4_SR_CLK_CTRL
)è

	)

193 
	#HAL_ITLINE_EXTI0
 ((
ušt32_t
è((
HAL_SYSCFG_ITLINE5
 << 0x18Uè| 
SYSCFG_ITLINE5_SR_EXTI0
)è

	)

194 
	#HAL_ITLINE_EXTI1
 ((
ušt32_t
è((
HAL_SYSCFG_ITLINE5
 << 0x18Uè| 
SYSCFG_ITLINE5_SR_EXTI1
)è

	)

195 
	#HAL_ITLINE_EXTI2
 ((
ušt32_t
è((
HAL_SYSCFG_ITLINE6
 << 0x18Uè| 
SYSCFG_ITLINE6_SR_EXTI2
)è

	)

196 
	#HAL_ITLINE_EXTI3
 ((
ušt32_t
è((
HAL_SYSCFG_ITLINE6
 << 0x18Uè| 
SYSCFG_ITLINE6_SR_EXTI3
)è

	)

197 
	#HAL_ITLINE_EXTI4
 ((
ušt32_t
è((
HAL_SYSCFG_ITLINE7
 << 0x18Uè| 
SYSCFG_ITLINE7_SR_EXTI4
)è

	)

198 
	#HAL_ITLINE_EXTI5
 ((
ušt32_t
è((
HAL_SYSCFG_ITLINE7
 << 0x18Uè| 
SYSCFG_ITLINE7_SR_EXTI5
)è

	)

199 
	#HAL_ITLINE_EXTI6
 ((
ušt32_t
è((
HAL_SYSCFG_ITLINE7
 << 0x18Uè| 
SYSCFG_ITLINE7_SR_EXTI6
)è

	)

200 
	#HAL_ITLINE_EXTI7
 ((
ušt32_t
è((
HAL_SYSCFG_ITLINE7
 << 0x18Uè| 
SYSCFG_ITLINE7_SR_EXTI7
)è

	)

201 
	#HAL_ITLINE_EXTI8
 ((
ušt32_t
è((
HAL_SYSCFG_ITLINE7
 << 0x18Uè| 
SYSCFG_ITLINE7_SR_EXTI8
)è

	)

202 
	#HAL_ITLINE_EXTI9
 ((
ušt32_t
è((
HAL_SYSCFG_ITLINE7
 << 0x18Uè| 
SYSCFG_ITLINE7_SR_EXTI9
)è

	)

203 
	#HAL_ITLINE_EXTI10
 ((
ušt32_t
è((
HAL_SYSCFG_ITLINE7
 << 0x18Uè| 
SYSCFG_ITLINE7_SR_EXTI10
)è

	)

204 
	#HAL_ITLINE_EXTI11
 ((
ušt32_t
è((
HAL_SYSCFG_ITLINE7
 << 0x18Uè| 
SYSCFG_ITLINE7_SR_EXTI11
)è

	)

205 
	#HAL_ITLINE_EXTI12
 ((
ušt32_t
è((
HAL_SYSCFG_ITLINE7
 << 0x18Uè| 
SYSCFG_ITLINE7_SR_EXTI12
)è

	)

206 
	#HAL_ITLINE_EXTI13
 ((
ušt32_t
è((
HAL_SYSCFG_ITLINE7
 << 0x18Uè| 
SYSCFG_ITLINE7_SR_EXTI13
)è

	)

207 
	#HAL_ITLINE_EXTI14
 ((
ušt32_t
è((
HAL_SYSCFG_ITLINE7
 << 0x18Uè| 
SYSCFG_ITLINE7_SR_EXTI14
)è

	)

208 
	#HAL_ITLINE_EXTI15
 ((
ušt32_t
è((
HAL_SYSCFG_ITLINE7
 << 0x18Uè| 
SYSCFG_ITLINE7_SR_EXTI15
)è

	)

209 
	#HAL_ITLINE_TSC_EOA
 ((
ušt32_t
è((
HAL_SYSCFG_ITLINE8
 << 0x18Uè| 
SYSCFG_ITLINE8_SR_TSC_EOA
)è

	)

210 
	#HAL_ITLINE_TSC_MCE
 ((
ušt32_t
è((
HAL_SYSCFG_ITLINE8
 << 0x18Uè| 
SYSCFG_ITLINE8_SR_TSC_MCE
)è

	)

211 
	#HAL_ITLINE_DMA1_CH1
 ((
ušt32_t
è((
HAL_SYSCFG_ITLINE9
 << 0x18Uè| 
SYSCFG_ITLINE9_SR_DMA1_CH1
)è

	)

212 
	#HAL_ITLINE_DMA1_CH2
 ((
ušt32_t
è((
HAL_SYSCFG_ITLINE10
 << 0x18Uè| 
SYSCFG_ITLINE10_SR_DMA1_CH2
)è

	)

213 
	#HAL_ITLINE_DMA1_CH3
 ((
ušt32_t
è((
HAL_SYSCFG_ITLINE10
 << 0x18Uè| 
SYSCFG_ITLINE10_SR_DMA1_CH3
)è

	)

214 
	#HAL_ITLINE_DMA2_CH1
 ((
ušt32_t
è((
HAL_SYSCFG_ITLINE10
 << 0x18Uè| 
SYSCFG_ITLINE10_SR_DMA2_CH1
)è

	)

215 
	#HAL_ITLINE_DMA2_CH2
 ((
ušt32_t
è((
HAL_SYSCFG_ITLINE10
 << 0x18Uè| 
SYSCFG_ITLINE10_SR_DMA2_CH2
)è

	)

216 
	#HAL_ITLINE_DMA1_CH4
 ((
ušt32_t
è((
HAL_SYSCFG_ITLINE11
 << 0x18Uè| 
SYSCFG_ITLINE11_SR_DMA1_CH4
)è

	)

217 
	#HAL_ITLINE_DMA1_CH5
 ((
ušt32_t
è((
HAL_SYSCFG_ITLINE11
 << 0x18Uè| 
SYSCFG_ITLINE11_SR_DMA1_CH5
)è

	)

218 
	#HAL_ITLINE_DMA1_CH6
 ((
ušt32_t
è((
HAL_SYSCFG_ITLINE11
 << 0x18Uè| 
SYSCFG_ITLINE11_SR_DMA1_CH6
)è

	)

219 
	#HAL_ITLINE_DMA1_CH7
 ((
ušt32_t
è((
HAL_SYSCFG_ITLINE11
 << 0x18Uè| 
SYSCFG_ITLINE11_SR_DMA1_CH7
)è

	)

220 
	#HAL_ITLINE_DMA2_CH3
 ((
ušt32_t
è((
HAL_SYSCFG_ITLINE11
 << 0x18Uè| 
SYSCFG_ITLINE11_SR_DMA2_CH3
)è

	)

221 
	#HAL_ITLINE_DMA2_CH4
 ((
ušt32_t
è((
HAL_SYSCFG_ITLINE11
 << 0x18Uè| 
SYSCFG_ITLINE11_SR_DMA2_CH4
)è

	)

222 
	#HAL_ITLINE_DMA2_CH5
 ((
ušt32_t
è((
HAL_SYSCFG_ITLINE11
 << 0x18Uè| 
SYSCFG_ITLINE11_SR_DMA2_CH5
)è

	)

223 
	#HAL_ITLINE_ADC
 ((
ušt32_t
è((
HAL_SYSCFG_ITLINE12
 << 0x18Uè| 
SYSCFG_ITLINE12_SR_ADC
)è

	)

224 
	#HAL_ITLINE_COMP1
 ((
ušt32_t
è((
HAL_SYSCFG_ITLINE12
 << 0x18Uè| 
SYSCFG_ITLINE12_SR_COMP1
)è

	)

225 
	#HAL_ITLINE_COMP2
 ((
ušt32_t
è((
HAL_SYSCFG_ITLINE12
 << 0x18Uè| 
SYSCFG_ITLINE12_SR_COMP2
)è

	)

226 
	#HAL_ITLINE_TIM1_BRK
 ((
ušt32_t
è((
HAL_SYSCFG_ITLINE13
 << 0x18Uè| 
SYSCFG_ITLINE13_SR_TIM1_BRK
)è

	)

227 
	#HAL_ITLINE_TIM1_UPD
 ((
ušt32_t
è((
HAL_SYSCFG_ITLINE13
 << 0x18Uè| 
SYSCFG_ITLINE13_SR_TIM1_UPD
)è

	)

228 
	#HAL_ITLINE_TIM1_TRG
 ((
ušt32_t
è((
HAL_SYSCFG_ITLINE13
 << 0x18Uè| 
SYSCFG_ITLINE13_SR_TIM1_TRG
)è

	)

229 
	#HAL_ITLINE_TIM1_CCU
 ((
ušt32_t
è((
HAL_SYSCFG_ITLINE13
 << 0x18Uè| 
SYSCFG_ITLINE13_SR_TIM1_CCU
)è

	)

230 
	#HAL_ITLINE_TIM1_CC
 ((
ušt32_t
è((
HAL_SYSCFG_ITLINE14
 << 0x18Uè| 
SYSCFG_ITLINE14_SR_TIM1_CC
)è

	)

231 
	#HAL_ITLINE_TIM2
 ((
ušt32_t
è((
HAL_SYSCFG_ITLINE15
 << 0x18Uè| 
SYSCFG_ITLINE15_SR_TIM2_GLB
)è

	)

232 
	#HAL_ITLINE_TIM3
 ((
ušt32_t
è((
HAL_SYSCFG_ITLINE16
 << 0x18Uè| 
SYSCFG_ITLINE16_SR_TIM3_GLB
)è

	)

233 
	#HAL_ITLINE_DAC
 ((
ušt32_t
è((
HAL_SYSCFG_ITLINE17
 << 0x18Uè| 
SYSCFG_ITLINE17_SR_DAC
)è

	)

234 
	#HAL_ITLINE_TIM6
 ((
ušt32_t
è((
HAL_SYSCFG_ITLINE17
 << 0x18Uè| 
SYSCFG_ITLINE17_SR_TIM6_GLB
)è

	)

235 
	#HAL_ITLINE_TIM7
 ((
ušt32_t
è((
HAL_SYSCFG_ITLINE18
 << 0x18Uè| 
SYSCFG_ITLINE18_SR_TIM7_GLB
)è

	)

236 
	#HAL_ITLINE_TIM14
 ((
ušt32_t
è((
HAL_SYSCFG_ITLINE19
 << 0x18Uè| 
SYSCFG_ITLINE19_SR_TIM14_GLB
)è

	)

237 
	#HAL_ITLINE_TIM15
 ((
ušt32_t
è((
HAL_SYSCFG_ITLINE20
 << 0x18Uè| 
SYSCFG_ITLINE20_SR_TIM15_GLB
)è

	)

238 
	#HAL_ITLINE_TIM16
 ((
ušt32_t
è((
HAL_SYSCFG_ITLINE21
 << 0x18Uè| 
SYSCFG_ITLINE21_SR_TIM16_GLB
)è

	)

239 
	#HAL_ITLINE_TIM17
 ((
ušt32_t
è((
HAL_SYSCFG_ITLINE22
 << 0x18Uè| 
SYSCFG_ITLINE22_SR_TIM17_GLB
)è

	)

240 
	#HAL_ITLINE_I2C1
 ((
ušt32_t
è((
HAL_SYSCFG_ITLINE23
 << 0x18Uè| 
SYSCFG_ITLINE23_SR_I2C1_GLB
)è

	)

241 
	#HAL_ITLINE_I2C2
 ((
ušt32_t
è((
HAL_SYSCFG_ITLINE24
 << 0x18Uè| 
SYSCFG_ITLINE24_SR_I2C2_GLB
)è

	)

242 
	#HAL_ITLINE_SPI1
 ((
ušt32_t
è((
HAL_SYSCFG_ITLINE25
 << 0x18Uè| 
SYSCFG_ITLINE25_SR_SPI1
)è

	)

243 
	#HAL_ITLINE_SPI2
 ((
ušt32_t
è((
HAL_SYSCFG_ITLINE26
 << 0x18Uè| 
SYSCFG_ITLINE26_SR_SPI2
)è

	)

244 
	#HAL_ITLINE_USART1
 ((
ušt32_t
è((
HAL_SYSCFG_ITLINE27
 << 0x18Uè| 
SYSCFG_ITLINE27_SR_USART1_GLB
)è

	)

245 
	#HAL_ITLINE_USART2
 ((
ušt32_t
è((
HAL_SYSCFG_ITLINE28
 << 0x18Uè| 
SYSCFG_ITLINE28_SR_USART2_GLB
)è

	)

246 
	#HAL_ITLINE_USART3
 ((
ušt32_t
è((
HAL_SYSCFG_ITLINE29
 << 0x18Uè| 
SYSCFG_ITLINE29_SR_USART3_GLB
)è

	)

247 
	#HAL_ITLINE_USART4
 ((
ušt32_t
è((
HAL_SYSCFG_ITLINE29
 << 0x18Uè| 
SYSCFG_ITLINE29_SR_USART4_GLB
)è

	)

248 
	#HAL_ITLINE_USART5
 ((
ušt32_t
è((
HAL_SYSCFG_ITLINE29
 << 0x18Uè| 
SYSCFG_ITLINE29_SR_USART5_GLB
)è

	)

249 
	#HAL_ITLINE_USART6
 ((
ušt32_t
è((
HAL_SYSCFG_ITLINE29
 << 0x18Uè| 
SYSCFG_ITLINE29_SR_USART6_GLB
)è

	)

250 
	#HAL_ITLINE_USART7
 ((
ušt32_t
è((
HAL_SYSCFG_ITLINE29
 << 0x18Uè| 
SYSCFG_ITLINE29_SR_USART7_GLB
)è

	)

251 
	#HAL_ITLINE_USART8
 ((
ušt32_t
è((
HAL_SYSCFG_ITLINE29
 << 0x18Uè| 
SYSCFG_ITLINE29_SR_USART8_GLB
)è

	)

252 
	#HAL_ITLINE_CAN
 ((
ušt32_t
è((
HAL_SYSCFG_ITLINE30
 << 0x18Uè| 
SYSCFG_ITLINE30_SR_CAN
)è

	)

253 
	#HAL_ITLINE_CEC
 ((
ušt32_t
è((
HAL_SYSCFG_ITLINE30
 << 0x18Uè| 
SYSCFG_ITLINE30_SR_CEC
)è

	)

273 #ià
defšed
(
DBGMCU_APB1_FZ_DBG_CAN_STOP
)

274 
	#__HAL_FREEZE_CAN_DBGMCU
(è(
DBGMCU
->
APB1FZ
 |ð(
DBGMCU_APB1_FZ_DBG_CAN_STOP
))

	)

275 
	#__HAL_UNFREEZE_CAN_DBGMCU
(è(
DBGMCU
->
APB1FZ
 &ð~(
DBGMCU_APB1_FZ_DBG_CAN_STOP
))

	)

278 #ià
defšed
(
DBGMCU_APB1_FZ_DBG_RTC_STOP
)

279 
	#__HAL_DBGMCU_FREEZE_RTC
(è(
DBGMCU
->
APB1FZ
 |ð(
DBGMCU_APB1_FZ_DBG_RTC_STOP
))

	)

280 
	#__HAL_DBGMCU_UNFREEZE_RTC
(è(
DBGMCU
->
APB1FZ
 &ð~(
DBGMCU_APB1_FZ_DBG_RTC_STOP
))

	)

283 #ià
defšed
(
DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT
)

284 
	#__HAL_DBGMCU_FREEZE_I2C1_TIMEOUT
(è(
DBGMCU
->
APB1FZ
 |ð(
DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT
))

	)

285 
	#__HAL_DBGMCU_UNFREEZE_I2C1_TIMEOUT
(è(
DBGMCU
->
APB1FZ
 &ð~(
DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT
))

	)

288 #ià
defšed
(
DBGMCU_APB1_FZ_DBG_IWDG_STOP
)

289 
	#__HAL_DBGMCU_FREEZE_IWDG
(è(
DBGMCU
->
APB1FZ
 |ð(
DBGMCU_APB1_FZ_DBG_IWDG_STOP
))

	)

290 
	#__HAL_DBGMCU_UNFREEZE_IWDG
(è(
DBGMCU
->
APB1FZ
 &ð~(
DBGMCU_APB1_FZ_DBG_IWDG_STOP
))

	)

293 #ià
defšed
(
DBGMCU_APB1_FZ_DBG_WWDG_STOP
)

294 
	#__HAL_DBGMCU_FREEZE_WWDG
(è(
DBGMCU
->
APB1FZ
 |ð(
DBGMCU_APB1_FZ_DBG_WWDG_STOP
))

	)

295 
	#__HAL_DBGMCU_UNFREEZE_WWDG
(è(
DBGMCU
->
APB1FZ
 &ð~(
DBGMCU_APB1_FZ_DBG_WWDG_STOP
))

	)

298 #ià
defšed
(
DBGMCU_APB1_FZ_DBG_TIM2_STOP
)

299 
	#__HAL_DBGMCU_FREEZE_TIM2
(è(
DBGMCU
->
APB1FZ
 |ð(
DBGMCU_APB1_FZ_DBG_TIM2_STOP
))

	)

300 
	#__HAL_DBGMCU_UNFREEZE_TIM2
(è(
DBGMCU
->
APB1FZ
 &ð~(
DBGMCU_APB1_FZ_DBG_TIM2_STOP
))

	)

303 #ià
defšed
(
DBGMCU_APB1_FZ_DBG_TIM3_STOP
)

304 
	#__HAL_DBGMCU_FREEZE_TIM3
(è(
DBGMCU
->
APB1FZ
 |ð(
DBGMCU_APB1_FZ_DBG_TIM3_STOP
))

	)

305 
	#__HAL_DBGMCU_UNFREEZE_TIM3
(è(
DBGMCU
->
APB1FZ
 &ð~(
DBGMCU_APB1_FZ_DBG_TIM3_STOP
))

	)

308 #ià
defšed
(
DBGMCU_APB1_FZ_DBG_TIM6_STOP
)

309 
	#__HAL_DBGMCU_FREEZE_TIM6
(è(
DBGMCU
->
APB1FZ
 |ð(
DBGMCU_APB1_FZ_DBG_TIM6_STOP
))

	)

310 
	#__HAL_DBGMCU_UNFREEZE_TIM6
(è(
DBGMCU
->
APB1FZ
 &ð~(
DBGMCU_APB1_FZ_DBG_TIM6_STOP
))

	)

313 #ià
defšed
(
DBGMCU_APB1_FZ_DBG_TIM7_STOP
)

314 
	#__HAL_DBGMCU_FREEZE_TIM7
(è(
DBGMCU
->
APB1FZ
 |ð(
DBGMCU_APB1_FZ_DBG_TIM7_STOP
))

	)

315 
	#__HAL_DBGMCU_UNFREEZE_TIM7
(è(
DBGMCU
->
APB1FZ
 &ð~(
DBGMCU_APB1_FZ_DBG_TIM7_STOP
))

	)

318 #ià
defšed
(
DBGMCU_APB1_FZ_DBG_TIM14_STOP
)

319 
	#__HAL_DBGMCU_FREEZE_TIM14
(è(
DBGMCU
->
APB1FZ
 |ð(
DBGMCU_APB1_FZ_DBG_TIM14_STOP
))

	)

320 
	#__HAL_DBGMCU_UNFREEZE_TIM14
(è(
DBGMCU
->
APB1FZ
 &ð~(
DBGMCU_APB1_FZ_DBG_TIM14_STOP
))

	)

323 #ià
defšed
(
DBGMCU_APB2_FZ_DBG_TIM1_STOP
)

324 
	#__HAL_DBGMCU_FREEZE_TIM1
(è(
DBGMCU
->
APB2FZ
 |ð(
DBGMCU_APB2_FZ_DBG_TIM1_STOP
))

	)

325 
	#__HAL_DBGMCU_UNFREEZE_TIM1
(è(
DBGMCU
->
APB2FZ
 &ð~(
DBGMCU_APB2_FZ_DBG_TIM1_STOP
))

	)

328 #ià
defšed
(
DBGMCU_APB2_FZ_DBG_TIM15_STOP
)

329 
	#__HAL_DBGMCU_FREEZE_TIM15
(è(
DBGMCU
->
APB2FZ
 |ð(
DBGMCU_APB2_FZ_DBG_TIM15_STOP
))

	)

330 
	#__HAL_DBGMCU_UNFREEZE_TIM15
(è(
DBGMCU
->
APB2FZ
 &ð~(
DBGMCU_APB2_FZ_DBG_TIM15_STOP
))

	)

333 #ià
defšed
(
DBGMCU_APB2_FZ_DBG_TIM16_STOP
)

334 
	#__HAL_DBGMCU_FREEZE_TIM16
(è(
DBGMCU
->
APB2FZ
 |ð(
DBGMCU_APB2_FZ_DBG_TIM16_STOP
))

	)

335 
	#__HAL_DBGMCU_UNFREEZE_TIM16
(è(
DBGMCU
->
APB2FZ
 &ð~(
DBGMCU_APB2_FZ_DBG_TIM16_STOP
))

	)

338 #ià
defšed
(
DBGMCU_APB2_FZ_DBG_TIM17_STOP
)

339 
	#__HAL_DBGMCU_FREEZE_TIM17
(è(
DBGMCU
->
APB2FZ
 |ð(
DBGMCU_APB2_FZ_DBG_TIM17_STOP
))

	)

340 
	#__HAL_DBGMCU_UNFREEZE_TIM17
(è(
DBGMCU
->
APB2FZ
 &ð~(
DBGMCU_APB2_FZ_DBG_TIM17_STOP
))

	)

350 #ià
defšed
(
SYSCFG_CFGR1_MEM_MODE
)

353 
	#__HAL_SYSCFG_REMAPMEMORY_FLASH
(è(
SYSCFG
->
CFGR1
 &ð~(
SYSCFG_CFGR1_MEM_MODE
))

	)

356 #ià
defšed
(
SYSCFG_CFGR1_MEM_MODE_0
)

359 
	#__HAL_SYSCFG_REMAPMEMORY_SYSTEMFLASH
(èdØ{
SYSCFG
->
CFGR1
 &ð~(
SYSCFG_CFGR1_MEM_MODE
); \

	)

360 
SYSCFG
->
CFGR1
 |ð
SYSCFG_CFGR1_MEM_MODE_0
; \

364 #ià
defšed
(
SYSCFG_CFGR1_MEM_MODE_0
è&& defšed(
SYSCFG_CFGR1_MEM_MODE_1
)

367 
	#__HAL_SYSCFG_REMAPMEMORY_SRAM
(èdØ{
SYSCFG
->
CFGR1
 &ð~(
SYSCFG_CFGR1_MEM_MODE
); \

	)

368 
SYSCFG
->
CFGR1
 |ð(
SYSCFG_CFGR1_MEM_MODE_0
 | 
SYSCFG_CFGR1_MEM_MODE_1
); \

376 #ià
defšed
(
SYSCFG_CFGR1_PA11_PA12_RMP
)

382 
	#__HAL_REMAP_PIN_ENABLE
(
__PIN_REMAP__
èdØ{
	`as£¹_·¿m
(
	`IS_HAL_REMAP_PIN
((__PIN_REMAP__))); \

	)

383 
SYSCFG
->
CFGR1
 |ð(
__PIN_REMAP__
); \

385 
	#__HAL_REMAP_PIN_DISABLE
(
__PIN_REMAP__
èdØ{
	`as£¹_·¿m
(
	`IS_HAL_REMAP_PIN
((__PIN_REMAP__))); \

	)

386 
SYSCFG
->
CFGR1
 &ð~(
__PIN_REMAP__
); \

397 
	#__HAL_SYSCFG_FASTMODEPLUS_ENABLE
(
__FASTMODEPLUS__
èdØ{
	`as£¹_·¿m
(
	`IS_SYSCFG_FASTMODEPLUS
((__FASTMODEPLUS__)));\

	)

398 
SET_BIT
(
SYSCFG
->
CFGR1
, (
__FASTMODEPLUS__
));\

401 
	#__HAL_SYSCFG_FASTMODEPLUS_DISABLE
(
__FASTMODEPLUS__
èdØ{
	`as£¹_·¿m
(
	`IS_SYSCFG_FASTMODEPLUS
((__FASTMODEPLUS__)));\

	)

402 
CLEAR_BIT
(
SYSCFG
->
CFGR1
, (
__FASTMODEPLUS__
));\

404 #ià
defšed
(
SYSCFG_CFGR2_LOCKUP_LOCK
)

412 
	#__HAL_SYSCFG_BREAK_LOCKUP_LOCK
(èdØ{
SYSCFG
->
CFGR2
 &ð~(
SYSCFG_CFGR2_LOCKUP_LOCK
); \

	)

413 
SYSCFG
->
CFGR2
 |ð
SYSCFG_CFGR2_LOCKUP_LOCK
; \

420 #ià
defšed
(
SYSCFG_CFGR2_PVD_LOCK
)

428 
	#__HAL_SYSCFG_BREAK_PVD_LOCK
(èdØ{
SYSCFG
->
CFGR2
 &ð~(
SYSCFG_CFGR2_PVD_LOCK
); \

	)

429 
SYSCFG
->
CFGR2
 |ð
SYSCFG_CFGR2_PVD_LOCK
; \

436 #ià
defšed
(
SYSCFG_CFGR2_SRAM_PARITY_LOCK
)

444 
	#__HAL_SYSCFG_BREAK_SRAMPARITY_LOCK
(èdØ{
SYSCFG
->
CFGR2
 &ð~(
SYSCFG_CFGR2_SRAM_PARITY_LOCK
); \

	)

445 
SYSCFG
->
CFGR2
 |ð
SYSCFG_CFGR2_SRAM_PARITY_LOCK
; \

452 #ià
defšed
(
SYSCFG_CFGR2_SRAM_PEF
)

459 
	#__HAL_SYSCFG_RAM_PARITYCHECK_DISABLE
(è(
SYSCFG
->
CFGR2
 |ð
SYSCFG_CFGR2_SRAM_PEF
)

	)

466 #ià
defšed
(
STM32F091xC
è|| defšed (
STM32F098xx
)

473 
	#__HAL_GET_PENDING_IT
(
__SOURCE__
è(
SYSCFG
->
IT_LINE_SR
[((__SOURCE__è>> 0x18U)] & ((__SOURCE__è& 0x00FFFFFF))

	)

479 #ià
defšed
(
STM32F091xC
è|| defšed (
STM32F098xx
)

486 
	#__HAL_SYSCFG_IRDA_ENV_SELECTION
(
__SOURCE__
èdØ{
	`as£¹_·¿m
(
	`IS_HAL_SYSCFG_IRDA_ENV_SEL
((__SOURCE__))); \

	)

487 
SYSCFG
->
CFGR1
 &ð~(
SYSCFG_CFGR1_IRDA_ENV_SEL
); \

488 
SYSCFG
->
CFGR1
 |ð(
__SOURCE__
); \

491 
	#__HAL_SYSCFG_GET_IRDA_ENV_SELECTION
(è((
SYSCFG
->
CFGR1
è& 0x000000C0)

	)

511 
HAL_StusTy³Def
 
HAL_In™
();

512 
HAL_StusTy³Def
 
HAL_DeIn™
();

513 
HAL_M¥In™
();

514 
HAL_M¥DeIn™
();

515 
HAL_StusTy³Def
 
HAL_In™Tick
 (
ušt32_t
 
TickPriÜ™y
);

525 
HAL_IncTick
();

526 
HAL_D–ay
(
__IO
 
ušt32_t
 
D–ay
);

527 
ušt32_t
 
HAL_G‘Tick
();

528 
HAL_Su¥’dTick
();

529 
HAL_ResumeTick
();

530 
ušt32_t
 
HAL_G‘H®V”siÚ
();

531 
ušt32_t
 
HAL_G‘REVID
();

532 
ušt32_t
 
HAL_G‘DEVID
();

533 
ušt32_t
 
HAL_G‘UIDw0
();

534 
ušt32_t
 
HAL_G‘UIDw1
();

535 
ušt32_t
 
HAL_G‘UIDw2
();

536 
HAL_DBGMCU_EÇbËDBGStÝMode
();

537 
HAL_DBGMCU_Di§bËDBGStÝMode
();

538 
HAL_DBGMCU_EÇbËDBGSndbyMode
();

539 
HAL_DBGMCU_Di§bËDBGSndbyMode
();

556 #ifdeà
__ýlu¥lus


	@i2c_oled/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_cortex.h

37 #iâdeà
__STM32F0xx_HAL_CORTEX_H


38 
	#__STM32F0xx_HAL_CORTEX_H


	)

40 #ifdeà
__ýlu¥lus


45 
	~"¡m32f0xx_h®_def.h
"

64 
	#SYSTICK_CLKSOURCE_HCLK_DIV8
 (0x00000000U)

	)

65 
	#SYSTICK_CLKSOURCE_HCLK
 (0x00000004U)

	)

86 
HAL_NVIC_S‘PriÜ™y
(
IRQn_Ty³
 
IRQn
,
ušt32_t
 
P»em±PriÜ™y
, ušt32_ˆ
SubPriÜ™y
);

87 
HAL_NVIC_EÇbËIRQ
(
IRQn_Ty³
 
IRQn
);

88 
HAL_NVIC_Di§bËIRQ
(
IRQn_Ty³
 
IRQn
);

89 
HAL_NVIC_Sy¡emRe£t
();

90 
ušt32_t
 
HAL_SYSTICK_CÚfig
(ušt32_ˆ
TicksNumb
);

101 
ušt32_t
 
HAL_NVIC_G‘PriÜ™y
(
IRQn_Ty³
 
IRQn
);

102 
ušt32_t
 
HAL_NVIC_G‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
);

103 
HAL_NVIC_S‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
);

104 
HAL_NVIC_CË¬P’dšgIRQ
(
IRQn_Ty³
 
IRQn
);

105 
HAL_SYSTICK_CLKSourûCÚfig
(
ušt32_t
 
CLKSourû
);

106 
HAL_SYSTICK_IRQHªdËr
();

107 
HAL_SYSTICK_C®lback
();

123 
	#IS_NVIC_PREEMPTION_PRIORITY
(
PRIORITY
è((PRIORITYè< 0x4)

	)

125 
	#IS_NVIC_DEVICE_IRQ
(
IRQ
è((IRQè>ð0x00)

	)

127 
	#IS_SYSTICK_CLK_SOURCE
(
SOURCE
è(((SOURCEè=ð
SYSTICK_CLKSOURCE_HCLK
è|| \

	)

128 ((
SOURCE
è=ð
SYSTICK_CLKSOURCE_HCLK_DIV8
))

141 #ifdeà
__ýlu¥lus


	@i2c_oled/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_def.h

38 #iâdeà
__STM32F0xx_HAL_DEF


39 
	#__STM32F0xx_HAL_DEF


	)

41 #ifdeà
__ýlu¥lus


46 
	~"¡m32f0xx.h
"

47 #ià
defšed
(
USE_HAL_LEGACY
)

48 
	~"Legacy/¡m32_h®_Ëgacy.h
"

50 
	~<¡dio.h
>

59 
HAL_OK
 = 0x00U,

60 
HAL_ERROR
 = 0x01U,

61 
HAL_BUSY
 = 0x02U,

62 
HAL_TIMEOUT
 = 0x03U

63 } 
	tHAL_StusTy³Def
;

70 
HAL_UNLOCKED
 = 0x00U,

71 
HAL_LOCKED
 = 0x01U

72 } 
	tHAL_LockTy³Def
;

76 
	#HAL_MAX_DELAY
 0xFFFFFFFFU

	)

78 
	#HAL_IS_BIT_SET
(
REG
, 
BIT
è(((REGè& (BIT)è!ð
RESET
)

	)

79 
	#HAL_IS_BIT_CLR
(
REG
, 
BIT
è(((REGè& (BIT)è=ð
RESET
)

	)

81 
	#__HAL_LINKDMA
(
__HANDLE__
, 
__PPP_DMA_FIELD_
, 
__DMA_HANDLE_
è\

	)

83 (
__HANDLE__
)->
__PPP_DMA_FIELD_
 = &(
__DMA_HANDLE_
); \

84 (
__DMA_HANDLE_
).
P¬’t
 = (
__HANDLE__
); \

87 
	#UNUSED
(
x
è(()(x))

	)

104 
	#__HAL_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 0)

	)

106 #ià(
USE_RTOS
 == 1)

109 
	#__HAL_LOCK
(
__HANDLE__
è\

	)

111 if((
__HANDLE__
)->
Lock
 =ð
HAL_LOCKED
) \

113  
HAL_BUSY
; \

117 (
__HANDLE__
)->
Lock
 = 
HAL_LOCKED
; \

121 
	#__HAL_UNLOCK
(
__HANDLE__
è\

	)

123 (
__HANDLE__
)->
Lock
 = 
HAL_UNLOCKED
; \

127 #ià 
defšed
 ( 
__GNUC__
 )

128 #iâdeà
__w—k


129 
	#__w—k
 
	`__©Œibu‹__
((
w—k
))

	)

131 #iâdeà
__·cked


132 
	#__·cked
 
	`__©Œibu‹__
((
__·cked__
))

	)

138 #ià
defšed
 (
__GNUC__
)

139 #iâdeà
__ALIGN_END


140 
	#__ALIGN_END
 
	`__©Œibu‹__
 ((
	`®igÃd
 (4)))

	)

142 #iâdeà
__ALIGN_BEGIN


143 
	#__ALIGN_BEGIN


	)

146 #iâdeà
__ALIGN_END


147 
	#__ALIGN_END


	)

149 #iâdeà
__ALIGN_BEGIN


150 #ià
defšed
 (
__CC_ARM
)

151 
	#__ALIGN_BEGIN
 
	`__®ign
(4)

	)

152 #–ià
defšed
 (
__ICCARM__
)

153 
	#__ALIGN_BEGIN


	)

161 #ià
defšed
 ( 
__CC_ARM
 ) || defšed ( 
__GNUC__
 )

165 
	#__NOINLINE
 
	`__©Œibu‹__
 ( (
nošlše
è)

	)

167 #–ià
defšed
 ( 
__ICCARM__
 )

171 
	#__NOINLINE
 
	`_P¿gma
("Ýtimizðno_šlše")

	)

175 #ifdeà
__ýlu¥lus


	@i2c_oled/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_dma.h

37 #iâdeà
__STM32F0xx_HAL_DMA_H


38 
	#__STM32F0xx_HAL_DMA_H


	)

40 #ifdeà
__ýlu¥lus


45 
	~"¡m32f0xx_h®_def.h
"

66 
ušt32_t
 
DœeùiÚ
;

70 
ušt32_t
 
P”hInc
;

73 
ušt32_t
 
MemInc
;

76 
ušt32_t
 
P”hD©aAlignm’t
;

79 
ušt32_t
 
MemD©aAlignm’t
;

82 
ušt32_t
 
Mode
;

87 
ušt32_t
 
PriÜ™y
;

89 } 
	tDMA_In™Ty³Def
;

96 
HAL_DMA_STATE_RESET
 = 0x00U,

97 
HAL_DMA_STATE_READY
 = 0x01U,

98 
HAL_DMA_STATE_BUSY
 = 0x02U,

99 
HAL_DMA_STATE_TIMEOUT
 = 0x03U

100 }
	tHAL_DMA_S‹Ty³Def
;

107 
HAL_DMA_FULL_TRANSFER
 = 0x00U,

108 
HAL_DMA_HALF_TRANSFER
 = 0x01U

109 }
	tHAL_DMA_Lev–Com¶‘eTy³Def
;

116 
HAL_DMA_XFER_CPLT_CB_ID
 = 0x00U,

117 
HAL_DMA_XFER_HALFCPLT_CB_ID
 = 0x01U,

118 
HAL_DMA_XFER_ERROR_CB_ID
 = 0x02U,

119 
HAL_DMA_XFER_ABORT_CB_ID
 = 0x03U,

120 
HAL_DMA_XFER_ALL_CB_ID
 = 0x04U

122 }
	tHAL_DMA_C®lbackIDTy³Def
;

127 
	s__DMA_HªdËTy³Def


129 
DMA_ChªÃl_Ty³Def
 *
In¡ªû
;

131 
DMA_In™Ty³Def
 
In™
;

133 
HAL_LockTy³Def
 
Lock
;

135 
__IO
 
HAL_DMA_S‹Ty³Def
 
S‹
;

137 *
P¬’t
;

139 (* 
XãrC¶tC®lback
)Ð
__DMA_HªdËTy³Def
 * 
hdma
);

141 (* 
XãrH®fC¶tC®lback
)Ð
__DMA_HªdËTy³Def
 * 
hdma
);

143 (* 
XãrE¼ÜC®lback
)Ð
__DMA_HªdËTy³Def
 * 
hdma
);

145 (* 
XãrAbÜtC®lback
)Ð
__DMA_HªdËTy³Def
 * 
hdma
);

147 
__IO
 
ušt32_t
 
E¼ÜCode
;

149 
DMA_Ty³Def
 *
DmaBa£Add»ss
;

151 
ušt32_t
 
ChªÃlIndex
;

152 } 
	tDMA_HªdËTy³Def
;

167 
	#HAL_DMA_ERROR_NONE
 (0x00000000Uè

	)

168 
	#HAL_DMA_ERROR_TE
 (0x00000001Uè

	)

169 
	#HAL_DMA_ERROR_NO_XFER
 (0x00000004Uè

	)

170 
	#HAL_DMA_ERROR_TIMEOUT
 (0x00000020Uè

	)

171 
	#HAL_DMA_ERROR_NOT_SUPPORTED
 (0x00000100Uè

	)

179 
	#DMA_PERIPH_TO_MEMORY
 (0x00000000Uè

	)

180 
	#DMA_MEMORY_TO_PERIPH
 ((
ušt32_t
)
DMA_CCR_DIR
è

	)

181 
	#DMA_MEMORY_TO_MEMORY
 ((
ušt32_t
)(
DMA_CCR_MEM2MEM
)è

	)

190 
	#DMA_PINC_ENABLE
 ((
ušt32_t
)
DMA_CCR_PINC
è

	)

191 
	#DMA_PINC_DISABLE
 (0x00000000Uè

	)

199 
	#DMA_MINC_ENABLE
 ((
ušt32_t
)
DMA_CCR_MINC
è

	)

200 
	#DMA_MINC_DISABLE
 (0x00000000Uè

	)

208 
	#DMA_PDATAALIGN_BYTE
 (0x00000000Uè

	)

209 
	#DMA_PDATAALIGN_HALFWORD
 ((
ušt32_t
)
DMA_CCR_PSIZE_0
è

	)

210 
	#DMA_PDATAALIGN_WORD
 ((
ušt32_t
)
DMA_CCR_PSIZE_1
è

	)

218 
	#DMA_MDATAALIGN_BYTE
 (0x00000000Uè

	)

219 
	#DMA_MDATAALIGN_HALFWORD
 ((
ušt32_t
)
DMA_CCR_MSIZE_0
è

	)

220 
	#DMA_MDATAALIGN_WORD
 ((
ušt32_t
)
DMA_CCR_MSIZE_1
è

	)

228 
	#DMA_NORMAL
 (0x00000000Uè

	)

229 
	#DMA_CIRCULAR
 ((
ušt32_t
)
DMA_CCR_CIRC
è

	)

237 
	#DMA_PRIORITY_LOW
 (0x00000000Uè

	)

238 
	#DMA_PRIORITY_MEDIUM
 ((
ušt32_t
)
DMA_CCR_PL_0
è

	)

239 
	#DMA_PRIORITY_HIGH
 ((
ušt32_t
)
DMA_CCR_PL_1
è

	)

240 
	#DMA_PRIORITY_VERY_HIGH
 ((
ušt32_t
)
DMA_CCR_PL
è

	)

249 
	#DMA_IT_TC
 ((
ušt32_t
)
DMA_CCR_TCIE
)

	)

250 
	#DMA_IT_HT
 ((
ušt32_t
)
DMA_CCR_HTIE
)

	)

251 
	#DMA_IT_TE
 ((
ušt32_t
)
DMA_CCR_TEIE
)

	)

260 
	#DMA_FLAG_GL1
 (0x00000001Uè

	)

261 
	#DMA_FLAG_TC1
 (0x00000002Uè

	)

262 
	#DMA_FLAG_HT1
 (0x00000004Uè

	)

263 
	#DMA_FLAG_TE1
 (0x00000008Uè

	)

264 
	#DMA_FLAG_GL2
 (0x00000010Uè

	)

265 
	#DMA_FLAG_TC2
 (0x00000020Uè

	)

266 
	#DMA_FLAG_HT2
 (0x00000040Uè

	)

267 
	#DMA_FLAG_TE2
 (0x00000080Uè

	)

268 
	#DMA_FLAG_GL3
 (0x00000100Uè

	)

269 
	#DMA_FLAG_TC3
 (0x00000200Uè

	)

270 
	#DMA_FLAG_HT3
 (0x00000400Uè

	)

271 
	#DMA_FLAG_TE3
 (0x00000800Uè

	)

272 
	#DMA_FLAG_GL4
 (0x00001000Uè

	)

273 
	#DMA_FLAG_TC4
 (0x00002000Uè

	)

274 
	#DMA_FLAG_HT4
 (0x00004000Uè

	)

275 
	#DMA_FLAG_TE4
 (0x00008000Uè

	)

276 
	#DMA_FLAG_GL5
 (0x00010000Uè

	)

277 
	#DMA_FLAG_TC5
 (0x00020000Uè

	)

278 
	#DMA_FLAG_HT5
 (0x00040000Uè

	)

279 
	#DMA_FLAG_TE5
 (0x00080000Uè

	)

280 
	#DMA_FLAG_GL6
 (0x00100000Uè

	)

281 
	#DMA_FLAG_TC6
 (0x00200000Uè

	)

282 
	#DMA_FLAG_HT6
 (0x00400000Uè

	)

283 
	#DMA_FLAG_TE6
 (0x00800000Uè

	)

284 
	#DMA_FLAG_GL7
 (0x01000000Uè

	)

285 
	#DMA_FLAG_TC7
 (0x02000000Uè

	)

286 
	#DMA_FLAG_HT7
 (0x04000000Uè

	)

287 
	#DMA_FLAG_TE7
 (0x08000000Uè

	)

293 #ià
defšed
(
SYSCFG_CFGR1_DMA_RMP
)

299 
	#DMA_REMAP_ADC_DMA_CH2
 ((
ušt32_t
)
SYSCFG_CFGR1_ADC_DMA_RMP
è

	)

302 
	#DMA_REMAP_USART1_TX_DMA_CH4
 ((
ušt32_t
)
SYSCFG_CFGR1_USART1TX_DMA_RMP
è

	)

305 
	#DMA_REMAP_USART1_RX_DMA_CH5
 ((
ušt32_t
)
SYSCFG_CFGR1_USART1RX_DMA_RMP
è

	)

308 
	#DMA_REMAP_TIM16_DMA_CH4
 ((
ušt32_t
)
SYSCFG_CFGR1_TIM16_DMA_RMP
è

	)

311 
	#DMA_REMAP_TIM17_DMA_CH2
 ((
ušt32_t
)
SYSCFG_CFGR1_TIM17_DMA_RMP
è

	)

314 #ià
defšed
 (
STM32F070xB
)

315 
	#DMA_REMAP_USART3_DMA_CH32
 ((
ušt32_t
)
SYSCFG_CFGR1_USART3_DMA_RMP
è

	)

321 #ià
defšed
 (
STM32F071xB
è|| defšed (
STM32F072xB
è|| defšed (
STM32F078xx
)

322 
	#DMA_REMAP_TIM16_DMA_CH6
 ((
ušt32_t
)
SYSCFG_CFGR1_TIM16_DMA_RMP2
è

	)

325 
	#DMA_REMAP_TIM17_DMA_CH7
 ((
ušt32_t
)
SYSCFG_CFGR1_TIM17_DMA_RMP2
è

	)

328 
	#DMA_REMAP_SPI2_DMA_CH67
 ((
ušt32_t
)
SYSCFG_CFGR1_SPI2_DMA_RMP
è

	)

331 
	#DMA_REMAP_USART2_DMA_CH67
 ((
ušt32_t
)
SYSCFG_CFGR1_USART2_DMA_RMP
è

	)

334 
	#DMA_REMAP_USART3_DMA_CH32
 ((
ušt32_t
)
SYSCFG_CFGR1_USART3_DMA_RMP
è

	)

337 
	#DMA_REMAP_I2C1_DMA_CH76
 ((
ušt32_t
)
SYSCFG_CFGR1_I2C1_DMA_RMP
è

	)

340 
	#DMA_REMAP_TIM1_DMA_CH6
 ((
ušt32_t
)
SYSCFG_CFGR1_TIM1_DMA_RMP
è

	)

343 
	#DMA_REMAP_TIM2_DMA_CH7
 ((
ušt32_t
)
SYSCFG_CFGR1_TIM2_DMA_RMP
è

	)

346 
	#DMA_REMAP_TIM3_DMA_CH6
 ((
ušt32_t
)
SYSCFG_CFGR1_TIM3_DMA_RMP
è

	)

369 
	#__HAL_DMA_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 
HAL_DMA_STATE_RESET
)

	)

376 
	#__HAL_DMA_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CCR
 |ð
DMA_CCR_EN
)

	)

383 
	#__HAL_DMA_DISABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CCR
 &ð~
DMA_CCR_EN
)

	)

398 
	#__HAL_DMA_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
CCR
 |ð(__INTERRUPT__))

	)

410 
	#__HAL_DMA_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
CCR
 &ð~(__INTERRUPT__))

	)

422 
	#__HAL_DMA_GET_IT_SOURCE
(
__HANDLE__
, 
__INTERRUPT__
è(((__HANDLE__)->
In¡ªû
->
CCR
 & (__INTERRUPT__)))

	)

430 
	#__HAL_DMA_GET_COUNTER
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CNDTR
)

	)

432 #ià
defšed
(
SYSCFG_CFGR1_DMA_RMP
)

436 
	#__HAL_DMA_REMAP_CHANNEL_ENABLE
(
__DMA_REMAP__
èdØ{
	`as£¹_·¿m
(
	`IS_DMA_REMAP
((__DMA_REMAP__))); \

	)

437 
SYSCFG
->
CFGR1
 |ð(
__DMA_REMAP__
); \

439 
	#__HAL_DMA_REMAP_CHANNEL_DISABLE
(
__DMA_REMAP__
èdØ{
	`as£¹_·¿m
(
	`IS_DMA_REMAP
((__DMA_REMAP__))); \

	)

440 
SYSCFG
->
CFGR1
 &ð~(
__DMA_REMAP__
); \

449 
	~"¡m32f0xx_h®_dma_ex.h
"

460 
HAL_StusTy³Def
 
HAL_DMA_In™
(
DMA_HªdËTy³Def
 *
hdma
);

461 
HAL_StusTy³Def
 
HAL_DMA_DeIn™
 (
DMA_HªdËTy³Def
 *
hdma
);

470 
HAL_StusTy³Def
 
HAL_DMA_S¹
 (
DMA_HªdËTy³Def
 *
hdma
, 
ušt32_t
 
SrcAdd»ss
, ušt32_ˆ
D¡Add»ss
, ušt32_ˆ
D©aL’gth
);

471 
HAL_StusTy³Def
 
HAL_DMA_S¹_IT
(
DMA_HªdËTy³Def
 *
hdma
, 
ušt32_t
 
SrcAdd»ss
, ušt32_ˆ
D¡Add»ss
, ušt32_ˆ
D©aL’gth
);

472 
HAL_StusTy³Def
 
HAL_DMA_AbÜt
(
DMA_HªdËTy³Def
 *
hdma
);

473 
HAL_StusTy³Def
 
HAL_DMA_AbÜt_IT
(
DMA_HªdËTy³Def
 *
hdma
);

474 
HAL_StusTy³Def
 
HAL_DMA_PÞlFÜT¿nsãr
(
DMA_HªdËTy³Def
 *
hdma
, 
ušt32_t
 
Com¶‘eLev–
, ušt32_ˆ
Timeout
);

475 
HAL_DMA_IRQHªdËr
(
DMA_HªdËTy³Def
 *
hdma
);

476 
HAL_StusTy³Def
 
HAL_DMA_Regi¡”C®lback
(
DMA_HªdËTy³Def
 *
hdma
, 
HAL_DMA_C®lbackIDTy³Def
 
C®lbackID
, (* 
pC®lback
)ÐDMA_HªdËTy³Deà* 
_hdma
));

477 
HAL_StusTy³Def
 
HAL_DMA_UnRegi¡”C®lback
(
DMA_HªdËTy³Def
 *
hdma
, 
HAL_DMA_C®lbackIDTy³Def
 
C®lbackID
);

487 
HAL_DMA_S‹Ty³Def
 
HAL_DMA_G‘S‹
(
DMA_HªdËTy³Def
 *
hdma
);

488 
ušt32_t
 
HAL_DMA_G‘E¼Ü
(
DMA_HªdËTy³Def
 *
hdma
);

500 
	#IS_DMA_DIRECTION
(
DIRECTION
è(((DIRECTIONè=ð
DMA_PERIPH_TO_MEMORY
 ) || \

	)

501 ((
DIRECTION
è=ð
DMA_MEMORY_TO_PERIPH
) || \

502 ((
DIRECTION
è=ð
DMA_MEMORY_TO_MEMORY
))

503 
	#IS_DMA_PERIPHERAL_INC_STATE
(
STATE
è(((STATEè=ð
DMA_PINC_ENABLE
è|| \

	)

504 ((
STATE
è=ð
DMA_PINC_DISABLE
))

506 
	#IS_DMA_MEMORY_INC_STATE
(
STATE
è(((STATEè=ð
DMA_MINC_ENABLE
è|| \

	)

507 ((
STATE
è=ð
DMA_MINC_DISABLE
))

509 
	#IS_DMA_PERIPHERAL_DATA_SIZE
(
SIZE
è(((SIZEè=ð
DMA_PDATAALIGN_BYTE
è|| \

	)

510 ((
SIZE
è=ð
DMA_PDATAALIGN_HALFWORD
) || \

511 ((
SIZE
è=ð
DMA_PDATAALIGN_WORD
))

513 
	#IS_DMA_MEMORY_DATA_SIZE
(
SIZE
è(((SIZEè=ð
DMA_MDATAALIGN_BYTE
è|| \

	)

514 ((
SIZE
è=ð
DMA_MDATAALIGN_HALFWORD
) || \

515 ((
SIZE
è=ð
DMA_MDATAALIGN_WORD
 ))

517 
	#IS_DMA_MODE
(
MODE
è(((MODEè=ð
DMA_NORMAL
 ) || \

	)

518 ((
MODE
è=ð
DMA_CIRCULAR
))

519 
	#IS_DMA_PRIORITY
(
PRIORITY
è(((PRIORITYè=ð
DMA_PRIORITY_LOW
 ) || \

	)

520 ((
PRIORITY
è=ð
DMA_PRIORITY_MEDIUM
) || \

521 ((
PRIORITY
è=ð
DMA_PRIORITY_HIGH
) || \

522 ((
PRIORITY
è=ð
DMA_PRIORITY_VERY_HIGH
))

523 
	#IS_DMA_BUFFER_SIZE
(
SIZE
è(((SIZEè>ð0x1Uè&& ((SIZEè< 0x10000U))

	)

525 #ià
defšed
(
SYSCFG_CFGR1_DMA_RMP
)

527 #ià
defšed
 (
STM32F071xB
è|| defšed (
STM32F072xB
è|| defšed (
STM32F078xx
)

528 
	#IS_DMA_REMAP
(
RMP
è(((RMPè=ð
DMA_REMAP_ADC_DMA_CH2
è|| \

	)

529 ((
RMP
è=ð
DMA_REMAP_USART1_TX_DMA_CH4
) || \

530 ((
RMP
è=ð
DMA_REMAP_USART1_RX_DMA_CH5
) || \

531 ((
RMP
è=ð
DMA_REMAP_TIM16_DMA_CH4
) || \

532 ((
RMP
è=ð
DMA_REMAP_TIM17_DMA_CH2
) || \

533 ((
RMP
è=ð
DMA_REMAP_TIM16_DMA_CH6
) || \

534 ((
RMP
è=ð
DMA_REMAP_TIM17_DMA_CH7
) || \

535 ((
RMP
è=ð
DMA_REMAP_SPI2_DMA_CH67
) || \

536 ((
RMP
è=ð
DMA_REMAP_USART2_DMA_CH67
) || \

537 ((
RMP
è=ð
DMA_REMAP_USART3_DMA_CH32
) || \

538 ((
RMP
è=ð
DMA_REMAP_I2C1_DMA_CH76
) || \

539 ((
RMP
è=ð
DMA_REMAP_TIM1_DMA_CH6
) || \

540 ((
RMP
è=ð
DMA_REMAP_TIM2_DMA_CH7
) || \

541 ((
RMP
è=ð
DMA_REMAP_TIM3_DMA_CH6
))

542 #–ià
defšed
 (
STM32F070xB
)

543 
	#IS_DMA_REMAP
(
RMP
è(((RMPè=ð
DMA_REMAP_USART3_DMA_CH32
è|| \

	)

544 ((
RMP
è=ð
DMA_REMAP_ADC_DMA_CH2
) || \

545 ((
RMP
è=ð
DMA_REMAP_USART1_TX_DMA_CH4
) || \

546 ((
RMP
è=ð
DMA_REMAP_USART1_RX_DMA_CH5
) || \

547 ((
RMP
è=ð
DMA_REMAP_TIM16_DMA_CH4
) || \

548 ((
RMP
è=ð
DMA_REMAP_TIM17_DMA_CH2
))

550 
	#IS_DMA_REMAP
(
RMP
è(((RMPè=ð
DMA_REMAP_ADC_DMA_CH2
è|| \

	)

551 ((
RMP
è=ð
DMA_REMAP_USART1_TX_DMA_CH4
) || \

552 ((
RMP
è=ð
DMA_REMAP_USART1_RX_DMA_CH5
) || \

553 ((
RMP
è=ð
DMA_REMAP_TIM16_DMA_CH4
) || \

554 ((
RMP
è=ð
DMA_REMAP_TIM17_DMA_CH2
))

572 #ifdeà
__ýlu¥lus


	@i2c_oled/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_dma_ex.h

37 #iâdeà
__STM32F0xx_HAL_DMA_EX_H


38 
	#__STM32F0xx_HAL_DMA_EX_H


	)

40 #ifdeà
__ýlu¥lus


45 
	~"¡m32f0xx_h®_def.h
"

58 #ià
defšed
(
STM32F091xC
è|| defšed(
STM32F098xx
è|| defšed(
STM32F030xC
)

62 
	#DMA1_CHANNEL1_RMP
 0x00000000

	)

63 
	#DMA1_CHANNEL2_RMP
 0x10000000

	)

64 
	#DMA1_CHANNEL3_RMP
 0x20000000

	)

65 
	#DMA1_CHANNEL4_RMP
 0x30000000

	)

66 
	#DMA1_CHANNEL5_RMP
 0x40000000

	)

67 #ià!
defšed
(
STM32F030xC
)

68 
	#DMA1_CHANNEL6_RMP
 0x50000000

	)

69 
	#DMA1_CHANNEL7_RMP
 0x60000000

	)

70 
	#DMA2_CHANNEL1_RMP
 0x00000000

	)

71 
	#DMA2_CHANNEL2_RMP
 0x10000000

	)

72 
	#DMA2_CHANNEL3_RMP
 0x20000000

	)

73 
	#DMA2_CHANNEL4_RMP
 0x30000000

	)

74 
	#DMA2_CHANNEL5_RMP
 0x40000000

	)

79 
	#HAL_DMA1_CH1_DEFAULT
 (
ušt32_t
è(
DMA1_CHANNEL1_RMP
 | 
DMA1_CSELR_DEFAULT
è

	)

80 
	#HAL_DMA1_CH1_ADC
 (
ušt32_t
è(
DMA1_CHANNEL1_RMP
 | 
DMA1_CSELR_CH1_ADC
è

	)

81 
	#HAL_DMA1_CH1_TIM17_CH1
 (
ušt32_t
è(
DMA1_CHANNEL1_RMP
 | 
DMA1_CSELR_CH1_TIM17_CH1
è

	)

82 
	#HAL_DMA1_CH1_TIM17_UP
 (
ušt32_t
è(
DMA1_CHANNEL1_RMP
 | 
DMA1_CSELR_CH1_TIM17_UP
è

	)

83 
	#HAL_DMA1_CH1_USART1_RX
 (
ušt32_t
è(
DMA1_CHANNEL1_RMP
 | 
DMA1_CSELR_CH1_USART1_RX
è

	)

84 
	#HAL_DMA1_CH1_USART2_RX
 (
ušt32_t
è(
DMA1_CHANNEL1_RMP
 | 
DMA1_CSELR_CH1_USART2_RX
è

	)

85 
	#HAL_DMA1_CH1_USART3_RX
 (
ušt32_t
è(
DMA1_CHANNEL1_RMP
 | 
DMA1_CSELR_CH1_USART3_RX
è

	)

86 
	#HAL_DMA1_CH1_USART4_RX
 (
ušt32_t
è(
DMA1_CHANNEL1_RMP
 | 
DMA1_CSELR_CH1_USART4_RX
è

	)

87 
	#HAL_DMA1_CH1_USART5_RX
 (
ušt32_t
è(
DMA1_CHANNEL1_RMP
 | 
DMA1_CSELR_CH1_USART5_RX
è

	)

88 
	#HAL_DMA1_CH1_USART6_RX
 (
ušt32_t
è(
DMA1_CHANNEL1_RMP
 | 
DMA1_CSELR_CH1_USART6_RX
è

	)

89 #ià!
defšed
(
STM32F030xC
)

90 
	#HAL_DMA1_CH1_USART7_RX
 (
ušt32_t
è(
DMA1_CHANNEL1_RMP
 | 
DMA1_CSELR_CH1_USART7_RX
è

	)

91 
	#HAL_DMA1_CH1_USART8_RX
 (
ušt32_t
è(
DMA1_CHANNEL1_RMP
 | 
DMA1_CSELR_CH1_USART8_RX
è

	)

95 
	#HAL_DMA1_CH2_DEFAULT
 (
ušt32_t
è(
DMA1_CHANNEL2_RMP
 | 
DMA1_CSELR_DEFAULT
è

	)

96 
	#HAL_DMA1_CH2_ADC
 (
ušt32_t
è(
DMA1_CHANNEL2_RMP
 | 
DMA1_CSELR_CH2_ADC
è

	)

97 
	#HAL_DMA1_CH2_I2C1_TX
 (
ušt32_t
è(
DMA1_CHANNEL2_RMP
 | 
DMA1_CSELR_CH2_I2C1_TX
è

	)

98 
	#HAL_DMA1_CH2_SPI1_RX
 (
ušt32_t
è(
DMA1_CHANNEL2_RMP
 | 
DMA1_CSELR_CH2_SPI1_RX
è

	)

99 
	#HAL_DMA1_CH2_TIM1_CH1
 (
ušt32_t
è(
DMA1_CHANNEL2_RMP
 | 
DMA1_CSELR_CH2_TIM1_CH1
è

	)

100 
	#HAL_DMA1_CH2_TIM17_CH1
 (
ušt32_t
è(
DMA1_CHANNEL2_RMP
 | 
DMA1_CSELR_CH2_TIM17_CH1
è

	)

101 
	#HAL_DMA1_CH2_TIM17_UP
 (
ušt32_t
è(
DMA1_CHANNEL2_RMP
 | 
DMA1_CSELR_CH2_TIM17_UP
è

	)

102 
	#HAL_DMA1_CH2_USART1_TX
 (
ušt32_t
è(
DMA1_CHANNEL2_RMP
 | 
DMA1_CSELR_CH2_USART1_TX
è

	)

103 
	#HAL_DMA1_CH2_USART2_TX
 (
ušt32_t
è(
DMA1_CHANNEL2_RMP
 | 
DMA1_CSELR_CH2_USART2_TX
è

	)

104 
	#HAL_DMA1_CH2_USART3_TX
 (
ušt32_t
è(
DMA1_CHANNEL2_RMP
 | 
DMA1_CSELR_CH2_USART3_TX
è

	)

105 
	#HAL_DMA1_CH2_USART4_TX
 (
ušt32_t
è(
DMA1_CHANNEL2_RMP
 | 
DMA1_CSELR_CH2_USART4_TX
è

	)

106 
	#HAL_DMA1_CH2_USART5_TX
 (
ušt32_t
è(
DMA1_CHANNEL2_RMP
 | 
DMA1_CSELR_CH2_USART5_TX
è

	)

107 
	#HAL_DMA1_CH2_USART6_TX
 (
ušt32_t
è(
DMA1_CHANNEL2_RMP
 | 
DMA1_CSELR_CH2_USART6_TX
è

	)

108 #ià!
defšed
(
STM32F030xC
)

109 
	#HAL_DMA1_CH2_USART7_TX
 (
ušt32_t
è(
DMA1_CHANNEL2_RMP
 | 
DMA1_CSELR_CH2_USART7_TX
è

	)

110 
	#HAL_DMA1_CH2_USART8_TX
 (
ušt32_t
è(
DMA1_CHANNEL2_RMP
 | 
DMA1_CSELR_CH2_USART8_TX
è

	)

114 
	#HAL_DMA1_CH3_DEFAULT
 (
ušt32_t
è(
DMA1_CHANNEL3_RMP
 | 
DMA1_CSELR_DEFAULT
è

	)

115 
	#HAL_DMA1_CH3_TIM6_UP
 (
ušt32_t
è(
DMA1_CHANNEL3_RMP
 | 
DMA1_CSELR_CH3_TIM6_UP
è

	)

116 #ià!
defšed
(
STM32F030xC
)

117 
	#HAL_DMA1_CH3_DAC_CH1
 (
ušt32_t
è(
DMA1_CHANNEL3_RMP
 | 
DMA1_CSELR_CH3_DAC_CH1
è

	)

119 
	#HAL_DMA1_CH3_I2C1_RX
 (
ušt32_t
è(
DMA1_CHANNEL3_RMP
 | 
DMA1_CSELR_CH3_I2C1_RX
è

	)

120 
	#HAL_DMA1_CH3_SPI1_TX
 (
ušt32_t
è(
DMA1_CHANNEL3_RMP
 | 
DMA1_CSELR_CH3_SPI1_TX
è

	)

121 
	#HAL_DMA1_CH3_TIM1_CH2
 (
ušt32_t
è(
DMA1_CHANNEL3_RMP
 | 
DMA1_CSELR_CH3_TIM1_CH2
è

	)

122 #ià!
defšed
(
STM32F030xC
)

123 
	#HAL_DMA1_CH3_TIM2_CH2
 (
ušt32_t
è(
DMA1_CHANNEL3_RMP
 | 
DMA1_CSELR_CH3_TIM2_CH2
è

	)

125 
	#HAL_DMA1_CH3_TIM16_CH1
 (
ušt32_t
è(
DMA1_CHANNEL3_RMP
 | 
DMA1_CSELR_CH3_TIM16_CH1
è

	)

126 
	#HAL_DMA1_CH3_TIM16_UP
 (
ušt32_t
è(
DMA1_CHANNEL3_RMP
 | 
DMA1_CSELR_CH3_TIM16_UP
è

	)

127 
	#HAL_DMA1_CH3_USART1_RX
 (
ušt32_t
è(
DMA1_CHANNEL3_RMP
 | 
DMA1_CSELR_CH3_USART1_RX
è

	)

128 
	#HAL_DMA1_CH3_USART2_RX
 (
ušt32_t
è(
DMA1_CHANNEL3_RMP
 | 
DMA1_CSELR_CH3_USART2_RX
è

	)

129 
	#HAL_DMA1_CH3_USART3_RX
 (
ušt32_t
è(
DMA1_CHANNEL3_RMP
 | 
DMA1_CSELR_CH3_USART3_RX
è

	)

130 
	#HAL_DMA1_CH3_USART4_RX
 (
ušt32_t
è(
DMA1_CHANNEL3_RMP
 | 
DMA1_CSELR_CH3_USART4_RX
è

	)

131 
	#HAL_DMA1_CH3_USART5_RX
 (
ušt32_t
è(
DMA1_CHANNEL3_RMP
 | 
DMA1_CSELR_CH3_USART5_RX
è

	)

132 
	#HAL_DMA1_CH3_USART6_RX
 (
ušt32_t
è(
DMA1_CHANNEL3_RMP
 | 
DMA1_CSELR_CH3_USART6_RX
è

	)

133 #ià!
defšed
(
STM32F030xC
)

134 
	#HAL_DMA1_CH3_USART7_RX
 (
ušt32_t
è(
DMA1_CHANNEL3_RMP
 | 
DMA1_CSELR_CH3_USART7_RX
è

	)

135 
	#HAL_DMA1_CH3_USART8_RX
 (
ušt32_t
è(
DMA1_CHANNEL3_RMP
 | 
DMA1_CSELR_CH3_USART8_RX
è

	)

139 
	#HAL_DMA1_CH4_DEFAULT
 (
ušt32_t
è(
DMA1_CHANNEL4_RMP
 | 
DMA1_CSELR_DEFAULT
è

	)

140 
	#HAL_DMA1_CH4_TIM7_UP
 (
ušt32_t
è(
DMA1_CHANNEL4_RMP
 | 
DMA1_CSELR_CH4_TIM7_UP
è

	)

141 #ià!
defšed
(
STM32F030xC
)

142 
	#HAL_DMA1_CH4_DAC_CH2
 (
ušt32_t
è(
DMA1_CHANNEL4_RMP
 | 
DMA1_CSELR_CH4_DAC_CH2
è

	)

144 
	#HAL_DMA1_CH4_I2C2_TX
 (
ušt32_t
è(
DMA1_CHANNEL4_RMP
 | 
DMA1_CSELR_CH4_I2C2_TX
è

	)

145 
	#HAL_DMA1_CH4_SPI2_RX
 (
ušt32_t
è(
DMA1_CHANNEL4_RMP
 | 
DMA1_CSELR_CH4_SPI2_RX
è

	)

146 #ià!
defšed
(
STM32F030xC
)

147 
	#HAL_DMA1_CH4_TIM2_CH4
 (
ušt32_t
è(
DMA1_CHANNEL4_RMP
 | 
DMA1_CSELR_CH4_TIM2_CH4
è

	)

149 
	#HAL_DMA1_CH4_TIM3_CH1
 (
ušt32_t
è(
DMA1_CHANNEL4_RMP
 | 
DMA1_CSELR_CH4_TIM3_CH1
è

	)

150 
	#HAL_DMA1_CH4_TIM3_TRIG
 (
ušt32_t
è(
DMA1_CHANNEL4_RMP
 | 
DMA1_CSELR_CH4_TIM3_TRIG
è

	)

151 
	#HAL_DMA1_CH4_TIM16_CH1
 (
ušt32_t
è(
DMA1_CHANNEL4_RMP
 | 
DMA1_CSELR_CH4_TIM16_CH1
è

	)

152 
	#HAL_DMA1_CH4_TIM16_UP
 (
ušt32_t
è(
DMA1_CHANNEL4_RMP
 | 
DMA1_CSELR_CH4_TIM16_UP
è

	)

153 
	#HAL_DMA1_CH4_USART1_TX
 (
ušt32_t
è(
DMA1_CHANNEL4_RMP
 | 
DMA1_CSELR_CH4_USART1_TX
è

	)

154 
	#HAL_DMA1_CH4_USART2_TX
 (
ušt32_t
è(
DMA1_CHANNEL4_RMP
 | 
DMA1_CSELR_CH4_USART2_TX
è

	)

155 
	#HAL_DMA1_CH4_USART3_TX
 (
ušt32_t
è(
DMA1_CHANNEL4_RMP
 | 
DMA1_CSELR_CH4_USART3_TX
è

	)

156 
	#HAL_DMA1_CH4_USART4_TX
 (
ušt32_t
è(
DMA1_CHANNEL4_RMP
 | 
DMA1_CSELR_CH4_USART4_TX
è

	)

157 
	#HAL_DMA1_CH4_USART5_TX
 (
ušt32_t
è(
DMA1_CHANNEL4_RMP
 | 
DMA1_CSELR_CH4_USART5_TX
è

	)

158 
	#HAL_DMA1_CH4_USART6_TX
 (
ušt32_t
è(
DMA1_CHANNEL4_RMP
 | 
DMA1_CSELR_CH4_USART6_TX
è

	)

159 #ià!
defšed
(
STM32F030xC
)

160 
	#HAL_DMA1_CH4_USART7_TX
 (
ušt32_t
è(
DMA1_CHANNEL4_RMP
 | 
DMA1_CSELR_CH4_USART7_TX
è

	)

161 
	#HAL_DMA1_CH4_USART8_TX
 (
ušt32_t
è(
DMA1_CHANNEL4_RMP
 | 
DMA1_CSELR_CH4_USART8_TX
è

	)

165 
	#HAL_DMA1_CH5_DEFAULT
 (
ušt32_t
è(
DMA1_CHANNEL5_RMP
 | 
DMA1_CSELR_DEFAULT
è

	)

166 
	#HAL_DMA1_CH5_I2C2_RX
 (
ušt32_t
è(
DMA1_CHANNEL5_RMP
 | 
DMA1_CSELR_CH5_I2C2_RX
è

	)

167 
	#HAL_DMA1_CH5_SPI2_TX
 (
ušt32_t
è(
DMA1_CHANNEL5_RMP
 | 
DMA1_CSELR_CH5_SPI2_TX
è

	)

168 
	#HAL_DMA1_CH5_TIM1_CH3
 (
ušt32_t
è(
DMA1_CHANNEL5_RMP
 | 
DMA1_CSELR_CH5_TIM1_CH3
è

	)

169 
	#HAL_DMA1_CH5_USART1_RX
 (
ušt32_t
è(
DMA1_CHANNEL5_RMP
 | 
DMA1_CSELR_CH5_USART1_RX
è

	)

170 
	#HAL_DMA1_CH5_USART2_RX
 (
ušt32_t
è(
DMA1_CHANNEL5_RMP
 | 
DMA1_CSELR_CH5_USART2_RX
è

	)

171 
	#HAL_DMA1_CH5_USART3_RX
 (
ušt32_t
è(
DMA1_CHANNEL5_RMP
 | 
DMA1_CSELR_CH5_USART3_RX
è

	)

172 
	#HAL_DMA1_CH5_USART4_RX
 (
ušt32_t
è(
DMA1_CHANNEL5_RMP
 | 
DMA1_CSELR_CH5_USART4_RX
è

	)

173 
	#HAL_DMA1_CH5_USART5_RX
 (
ušt32_t
è(
DMA1_CHANNEL5_RMP
 | 
DMA1_CSELR_CH5_USART5_RX
è

	)

174 
	#HAL_DMA1_CH5_USART6_RX
 (
ušt32_t
è(
DMA1_CHANNEL5_RMP
 | 
DMA1_CSELR_CH5_USART6_RX
è

	)

175 #ià!
defšed
(
STM32F030xC
)

176 
	#HAL_DMA1_CH5_USART7_RX
 (
ušt32_t
è(
DMA1_CHANNEL5_RMP
 | 
DMA1_CSELR_CH5_USART7_RX
è

	)

177 
	#HAL_DMA1_CH5_USART8_RX
 (
ušt32_t
è(
DMA1_CHANNEL5_RMP
 | 
DMA1_CSELR_CH5_USART8_RX
è

	)

180 #ià!
defšed
(
STM32F030xC
)

182 
	#HAL_DMA1_CH6_DEFAULT
 (
ušt32_t
è(
DMA1_CHANNEL6_RMP
 | 
DMA1_CSELR_DEFAULT
è

	)

183 
	#HAL_DMA1_CH6_I2C1_TX
 (
ušt32_t
è(
DMA1_CHANNEL6_RMP
 | 
DMA1_CSELR_CH6_I2C1_TX
è

	)

184 
	#HAL_DMA1_CH6_SPI2_RX
 (
ušt32_t
è(
DMA1_CHANNEL6_RMP
 | 
DMA1_CSELR_CH6_SPI2_RX
è

	)

185 
	#HAL_DMA1_CH6_TIM1_CH1
 (
ušt32_t
è(
DMA1_CHANNEL6_RMP
 | 
DMA1_CSELR_CH6_TIM1_CH1
è

	)

186 
	#HAL_DMA1_CH6_TIM1_CH2
 (
ušt32_t
è(
DMA1_CHANNEL6_RMP
 | 
DMA1_CSELR_CH6_TIM1_CH2
è

	)

187 
	#HAL_DMA1_CH6_TIM1_CH3
 (
ušt32_t
è(
DMA1_CHANNEL6_RMP
 | 
DMA1_CSELR_CH6_TIM1_CH3
è

	)

188 
	#HAL_DMA1_CH6_TIM3_CH1
 (
ušt32_t
è(
DMA1_CHANNEL6_RMP
 | 
DMA1_CSELR_CH6_TIM3_CH1
è

	)

189 
	#HAL_DMA1_CH6_TIM3_TRIG
 (
ušt32_t
è(
DMA1_CHANNEL6_RMP
 | 
DMA1_CSELR_CH6_TIM3_TRIG
è

	)

190 
	#HAL_DMA1_CH6_TIM16_CH1
 (
ušt32_t
è(
DMA1_CHANNEL6_RMP
 | 
DMA1_CSELR_CH6_TIM16_CH1
è

	)

191 
	#HAL_DMA1_CH6_TIM16_UP
 (
ušt32_t
è(
DMA1_CHANNEL6_RMP
 | 
DMA1_CSELR_CH6_TIM16_UP
è

	)

192 
	#HAL_DMA1_CH6_USART1_RX
 (
ušt32_t
è(
DMA1_CHANNEL6_RMP
 | 
DMA1_CSELR_CH6_USART1_RX
è

	)

193 
	#HAL_DMA1_CH6_USART2_RX
 (
ušt32_t
è(
DMA1_CHANNEL6_RMP
 | 
DMA1_CSELR_CH6_USART2_RX
è

	)

194 
	#HAL_DMA1_CH6_USART3_RX
 (
ušt32_t
è(
DMA1_CHANNEL6_RMP
 | 
DMA1_CSELR_CH6_USART3_RX
è

	)

195 
	#HAL_DMA1_CH6_USART4_RX
 (
ušt32_t
è(
DMA1_CHANNEL6_RMP
 | 
DMA1_CSELR_CH6_USART4_RX
è

	)

196 
	#HAL_DMA1_CH6_USART5_RX
 (
ušt32_t
è(
DMA1_CHANNEL6_RMP
 | 
DMA1_CSELR_CH6_USART5_RX
è

	)

197 
	#HAL_DMA1_CH6_USART6_RX
 (
ušt32_t
è(
DMA1_CHANNEL6_RMP
 | 
DMA1_CSELR_CH6_USART6_RX
è

	)

198 
	#HAL_DMA1_CH6_USART7_RX
 (
ušt32_t
è(
DMA1_CHANNEL6_RMP
 | 
DMA1_CSELR_CH6_USART7_RX
è

	)

199 
	#HAL_DMA1_CH6_USART8_RX
 (
ušt32_t
è(
DMA1_CHANNEL6_RMP
 | 
DMA1_CSELR_CH6_USART8_RX
è

	)

201 
	#HAL_DMA1_CH7_DEFAULT
 (
ušt32_t
è(
DMA1_CHANNEL7_RMP
 | 
DMA1_CSELR_DEFAULT
è

	)

202 
	#HAL_DMA1_CH7_I2C1_RX
 (
ušt32_t
è(
DMA1_CHANNEL7_RMP
 | 
DMA1_CSELR_CH7_I2C1_RX
è

	)

203 
	#HAL_DMA1_CH7_SPI2_TX
 (
ušt32_t
è(
DMA1_CHANNEL7_RMP
 | 
DMA1_CSELR_CH7_SPI2_TX
è

	)

204 
	#HAL_DMA1_CH7_TIM2_CH2
 (
ušt32_t
è(
DMA1_CHANNEL7_RMP
 | 
DMA1_CSELR_CH7_TIM2_CH2
è

	)

205 
	#HAL_DMA1_CH7_TIM2_CH4
 (
ušt32_t
è(
DMA1_CHANNEL7_RMP
 | 
DMA1_CSELR_CH7_TIM2_CH4
è

	)

206 
	#HAL_DMA1_CH7_TIM17_CH1
 (
ušt32_t
è(
DMA1_CHANNEL7_RMP
 | 
DMA1_CSELR_CH7_TIM17_CH1
è

	)

207 
	#HAL_DMA1_CH7_TIM17_UP
 (
ušt32_t
è(
DMA1_CHANNEL7_RMP
 | 
DMA1_CSELR_CH7_TIM17_UP
è

	)

208 
	#HAL_DMA1_CH7_USART1_TX
 (
ušt32_t
è(
DMA1_CHANNEL7_RMP
 | 
DMA1_CSELR_CH7_USART1_TX
è

	)

209 
	#HAL_DMA1_CH7_USART2_TX
 (
ušt32_t
è(
DMA1_CHANNEL7_RMP
 | 
DMA1_CSELR_CH7_USART2_TX
è

	)

210 
	#HAL_DMA1_CH7_USART3_TX
 (
ušt32_t
è(
DMA1_CHANNEL7_RMP
 | 
DMA1_CSELR_CH7_USART3_TX
è

	)

211 
	#HAL_DMA1_CH7_USART4_TX
 (
ušt32_t
è(
DMA1_CHANNEL7_RMP
 | 
DMA1_CSELR_CH7_USART4_TX
è

	)

212 
	#HAL_DMA1_CH7_USART5_TX
 (
ušt32_t
è(
DMA1_CHANNEL7_RMP
 | 
DMA1_CSELR_CH7_USART5_TX
è

	)

213 
	#HAL_DMA1_CH7_USART6_TX
 (
ušt32_t
è(
DMA1_CHANNEL7_RMP
 | 
DMA1_CSELR_CH7_USART6_TX
è

	)

214 
	#HAL_DMA1_CH7_USART7_TX
 (
ušt32_t
è(
DMA1_CHANNEL7_RMP
 | 
DMA1_CSELR_CH7_USART7_TX
è

	)

215 
	#HAL_DMA1_CH7_USART8_TX
 (
ušt32_t
è(
DMA1_CHANNEL7_RMP
 | 
DMA1_CSELR_CH7_USART8_TX
è

	)

219 
	#HAL_DMA2_CH1_DEFAULT
 (
ušt32_t
è(
DMA2_CHANNEL1_RMP
 | 
DMA2_CSELR_DEFAULT
è

	)

220 
	#HAL_DMA2_CH1_I2C2_TX
 (
ušt32_t
è(
DMA2_CHANNEL1_RMP
 | 
DMA2_CSELR_CH1_I2C2_TX
è

	)

221 
	#HAL_DMA2_CH1_USART1_TX
 (
ušt32_t
è(
DMA2_CHANNEL1_RMP
 | 
DMA2_CSELR_CH1_USART1_TX
è

	)

222 
	#HAL_DMA2_CH1_USART2_TX
 (
ušt32_t
è(
DMA2_CHANNEL1_RMP
 | 
DMA2_CSELR_CH1_USART2_TX
è

	)

223 
	#HAL_DMA2_CH1_USART3_TX
 (
ušt32_t
è(
DMA2_CHANNEL1_RMP
 | 
DMA2_CSELR_CH1_USART3_TX
è

	)

224 
	#HAL_DMA2_CH1_USART4_TX
 (
ušt32_t
è(
DMA2_CHANNEL1_RMP
 | 
DMA2_CSELR_CH1_USART4_TX
è

	)

225 
	#HAL_DMA2_CH1_USART5_TX
 (
ušt32_t
è(
DMA2_CHANNEL1_RMP
 | 
DMA2_CSELR_CH1_USART5_TX
è

	)

226 
	#HAL_DMA2_CH1_USART6_TX
 (
ušt32_t
è(
DMA2_CHANNEL1_RMP
 | 
DMA2_CSELR_CH1_USART6_TX
è

	)

227 
	#HAL_DMA2_CH1_USART7_TX
 (
ušt32_t
è(
DMA2_CHANNEL1_RMP
 | 
DMA2_CSELR_CH1_USART7_TX
è

	)

228 
	#HAL_DMA2_CH1_USART8_TX
 (
ušt32_t
è(
DMA2_CHANNEL1_RMP
 | 
DMA2_CSELR_CH1_USART8_TX
è

	)

230 
	#HAL_DMA2_CH2_DEFAULT
 (
ušt32_t
è(
DMA2_CHANNEL2_RMP
 | 
DMA2_CSELR_DEFAULT
è

	)

231 
	#HAL_DMA2_CH2_I2C2_RX
 (
ušt32_t
è(
DMA2_CHANNEL2_RMP
 | 
DMA2_CSELR_CH2_I2C2_RX
è

	)

232 
	#HAL_DMA2_CH2_USART1_RX
 (
ušt32_t
è(
DMA2_CHANNEL2_RMP
 | 
DMA2_CSELR_CH2_USART1_RX
è

	)

233 
	#HAL_DMA2_CH2_USART2_RX
 (
ušt32_t
è(
DMA2_CHANNEL2_RMP
 | 
DMA2_CSELR_CH2_USART2_RX
è

	)

234 
	#HAL_DMA2_CH2_USART3_RX
 (
ušt32_t
è(
DMA2_CHANNEL2_RMP
 | 
DMA2_CSELR_CH2_USART3_RX
è

	)

235 
	#HAL_DMA2_CH2_USART4_RX
 (
ušt32_t
è(
DMA2_CHANNEL2_RMP
 | 
DMA2_CSELR_CH2_USART4_RX
è

	)

236 
	#HAL_DMA2_CH2_USART5_RX
 (
ušt32_t
è(
DMA2_CHANNEL2_RMP
 | 
DMA2_CSELR_CH2_USART5_RX
è

	)

237 
	#HAL_DMA2_CH2_USART6_RX
 (
ušt32_t
è(
DMA2_CHANNEL2_RMP
 | 
DMA2_CSELR_CH2_USART6_RX
è

	)

238 
	#HAL_DMA2_CH2_USART7_RX
 (
ušt32_t
è(
DMA2_CHANNEL2_RMP
 | 
DMA2_CSELR_CH2_USART7_RX
è

	)

239 
	#HAL_DMA2_CH2_USART8_RX
 (
ušt32_t
è(
DMA2_CHANNEL2_RMP
 | 
DMA2_CSELR_CH2_USART8_RX
è

	)

241 
	#HAL_DMA2_CH3_DEFAULT
 (
ušt32_t
è(
DMA2_CHANNEL3_RMP
 | 
DMA2_CSELR_DEFAULT
è

	)

242 
	#HAL_DMA2_CH3_TIM6_UP
 (
ušt32_t
è(
DMA2_CHANNEL3_RMP
 | 
DMA2_CSELR_CH3_TIM6_UP
è

	)

243 
	#HAL_DMA2_CH3_DAC_CH1
 (
ušt32_t
è(
DMA2_CHANNEL3_RMP
 | 
DMA2_CSELR_CH3_DAC_CH1
è

	)

244 
	#HAL_DMA2_CH3_SPI1_RX
 (
ušt32_t
è(
DMA2_CHANNEL3_RMP
 | 
DMA2_CSELR_CH3_SPI1_RX
è

	)

245 
	#HAL_DMA2_CH3_USART1_RX
 (
ušt32_t
è(
DMA2_CHANNEL3_RMP
 | 
DMA2_CSELR_CH3_USART1_RX
è

	)

246 
	#HAL_DMA2_CH3_USART2_RX
 (
ušt32_t
è(
DMA2_CHANNEL3_RMP
 | 
DMA2_CSELR_CH3_USART2_RX
è

	)

247 
	#HAL_DMA2_CH3_USART3_RX
 (
ušt32_t
è(
DMA2_CHANNEL3_RMP
 | 
DMA2_CSELR_CH3_USART3_RX
è

	)

248 
	#HAL_DMA2_CH3_USART4_RX
 (
ušt32_t
è(
DMA2_CHANNEL3_RMP
 | 
DMA2_CSELR_CH3_USART4_RX
è

	)

249 
	#HAL_DMA2_CH3_USART5_RX
 (
ušt32_t
è(
DMA2_CHANNEL3_RMP
 | 
DMA2_CSELR_CH3_USART5_RX
è

	)

250 
	#HAL_DMA2_CH3_USART6_RX
 (
ušt32_t
è(
DMA2_CHANNEL3_RMP
 | 
DMA2_CSELR_CH3_USART6_RX
è

	)

251 
	#HAL_DMA2_CH3_USART7_RX
 (
ušt32_t
è(
DMA2_CHANNEL3_RMP
 | 
DMA2_CSELR_CH3_USART7_RX
è

	)

252 
	#HAL_DMA2_CH3_USART8_RX
 (
ušt32_t
è(
DMA2_CHANNEL3_RMP
 | 
DMA2_CSELR_CH3_USART8_RX
è

	)

254 
	#HAL_DMA2_CH4_DEFAULT
 (
ušt32_t
è(
DMA2_CHANNEL4_RMP
 | 
DMA2_CSELR_DEFAULT
è

	)

255 
	#HAL_DMA2_CH4_TIM7_UP
 (
ušt32_t
è(
DMA2_CHANNEL4_RMP
 | 
DMA2_CSELR_CH4_TIM7_UP
è

	)

256 
	#HAL_DMA2_CH4_DAC_CH2
 (
ušt32_t
è(
DMA2_CHANNEL4_RMP
 | 
DMA2_CSELR_CH4_DAC_CH2
è

	)

257 
	#HAL_DMA2_CH4_SPI1_TX
 (
ušt32_t
è(
DMA2_CHANNEL4_RMP
 | 
DMA2_CSELR_CH4_SPI1_TX
è

	)

258 
	#HAL_DMA2_CH4_USART1_TX
 (
ušt32_t
è(
DMA2_CHANNEL4_RMP
 | 
DMA2_CSELR_CH4_USART1_TX
è

	)

259 
	#HAL_DMA2_CH4_USART2_TX
 (
ušt32_t
è(
DMA2_CHANNEL4_RMP
 | 
DMA2_CSELR_CH4_USART2_TX
è

	)

260 
	#HAL_DMA2_CH4_USART3_TX
 (
ušt32_t
è(
DMA2_CHANNEL4_RMP
 | 
DMA2_CSELR_CH4_USART3_TX
è

	)

261 
	#HAL_DMA2_CH4_USART4_TX
 (
ušt32_t
è(
DMA2_CHANNEL4_RMP
 | 
DMA2_CSELR_CH4_USART4_TX
è

	)

262 
	#HAL_DMA2_CH4_USART5_TX
 (
ušt32_t
è(
DMA2_CHANNEL4_RMP
 | 
DMA2_CSELR_CH4_USART5_TX
è

	)

263 
	#HAL_DMA2_CH4_USART6_TX
 (
ušt32_t
è(
DMA2_CHANNEL4_RMP
 | 
DMA2_CSELR_CH4_USART6_TX
è

	)

264 
	#HAL_DMA2_CH4_USART7_TX
 (
ušt32_t
è(
DMA2_CHANNEL4_RMP
 | 
DMA2_CSELR_CH4_USART7_TX
è

	)

265 
	#HAL_DMA2_CH4_USART8_TX
 (
ušt32_t
è(
DMA2_CHANNEL4_RMP
 | 
DMA2_CSELR_CH4_USART8_TX
è

	)

267 
	#HAL_DMA2_CH5_DEFAULT
 (
ušt32_t
è(
DMA2_CHANNEL5_RMP
 | 
DMA2_CSELR_DEFAULT
è

	)

268 
	#HAL_DMA2_CH5_ADC
 (
ušt32_t
è(
DMA2_CHANNEL5_RMP
 | 
DMA2_CSELR_CH5_ADC
è

	)

269 
	#HAL_DMA2_CH5_USART1_TX
 (
ušt32_t
è(
DMA2_CHANNEL5_RMP
 | 
DMA2_CSELR_CH5_USART1_TX
è

	)

270 
	#HAL_DMA2_CH5_USART2_TX
 (
ušt32_t
è(
DMA2_CHANNEL5_RMP
 | 
DMA2_CSELR_CH5_USART2_TX
è

	)

271 
	#HAL_DMA2_CH5_USART3_TX
 (
ušt32_t
è(
DMA2_CHANNEL5_RMP
 | 
DMA2_CSELR_CH5_USART3_TX
è

	)

272 
	#HAL_DMA2_CH5_USART4_TX
 (
ušt32_t
è(
DMA2_CHANNEL5_RMP
 | 
DMA2_CSELR_CH5_USART4_TX
è

	)

273 
	#HAL_DMA2_CH5_USART5_TX
 (
ušt32_t
è(
DMA2_CHANNEL5_RMP
 | 
DMA2_CSELR_CH5_USART5_TX
è

	)

274 
	#HAL_DMA2_CH5_USART6_TX
 (
ušt32_t
è(
DMA2_CHANNEL5_RMP
 | 
DMA2_CSELR_CH5_USART6_TX
è

	)

275 
	#HAL_DMA2_CH5_USART7_TX
 (
ušt32_t
è(
DMA2_CHANNEL5_RMP
 | 
DMA2_CSELR_CH5_USART7_TX
è

	)

276 
	#HAL_DMA2_CH5_USART8_TX
 (
ušt32_t
è(
DMA2_CHANNEL5_RMP
 | 
DMA2_CSELR_CH5_USART8_TX
è

	)

279 #ià
defšed
(
STM32F091xC
è|| defšed(
STM32F098xx
)

280 
	#IS_HAL_DMA1_REMAP
(
REQUEST
è(((REQUESTè=ð
HAL_DMA1_CH1_DEFAULT
è||\

	)

281 ((
REQUEST
è=ð
HAL_DMA1_CH1_ADC
) ||\

282 ((
REQUEST
è=ð
HAL_DMA1_CH1_TIM17_CH1
) ||\

283 ((
REQUEST
è=ð
HAL_DMA1_CH1_TIM17_UP
) ||\

284 ((
REQUEST
è=ð
HAL_DMA1_CH1_USART1_RX
) ||\

285 ((
REQUEST
è=ð
HAL_DMA1_CH1_USART2_RX
) ||\

286 ((
REQUEST
è=ð
HAL_DMA1_CH1_USART3_RX
) ||\

287 ((
REQUEST
è=ð
HAL_DMA1_CH1_USART4_RX
) ||\

288 ((
REQUEST
è=ð
HAL_DMA1_CH1_USART5_RX
) ||\

289 ((
REQUEST
è=ð
HAL_DMA1_CH1_USART6_RX
) ||\

290 ((
REQUEST
è=ð
HAL_DMA1_CH1_USART7_RX
) ||\

291 ((
REQUEST
è=ð
HAL_DMA1_CH1_USART8_RX
) ||\

292 ((
REQUEST
è=ð
HAL_DMA1_CH2_DEFAULT
) ||\

293 ((
REQUEST
è=ð
HAL_DMA1_CH2_ADC
) ||\

294 ((
REQUEST
è=ð
HAL_DMA1_CH2_I2C1_TX
) ||\

295 ((
REQUEST
è=ð
HAL_DMA1_CH2_SPI1_RX
) ||\

296 ((
REQUEST
è=ð
HAL_DMA1_CH2_TIM1_CH1
) ||\

297 ((
REQUEST
è=ð
HAL_DMA1_CH2_I2C1_TX
) ||\

298 ((
REQUEST
è=ð
HAL_DMA1_CH2_TIM17_CH1
) ||\

299 ((
REQUEST
è=ð
HAL_DMA1_CH2_TIM17_UP
) ||\

300 ((
REQUEST
è=ð
HAL_DMA1_CH2_USART1_TX
) ||\

301 ((
REQUEST
è=ð
HAL_DMA1_CH2_USART2_TX
) ||\

302 ((
REQUEST
è=ð
HAL_DMA1_CH2_USART3_TX
) ||\

303 ((
REQUEST
è=ð
HAL_DMA1_CH2_USART4_TX
) ||\

304 ((
REQUEST
è=ð
HAL_DMA1_CH2_USART5_TX
) ||\

305 ((
REQUEST
è=ð
HAL_DMA1_CH2_USART6_TX
) ||\

306 ((
REQUEST
è=ð
HAL_DMA1_CH2_USART7_TX
) ||\

307 ((
REQUEST
è=ð
HAL_DMA1_CH2_USART8_TX
) ||\

308 ((
REQUEST
è=ð
HAL_DMA1_CH3_DEFAULT
) ||\

309 ((
REQUEST
è=ð
HAL_DMA1_CH3_TIM6_UP
) ||\

310 ((
REQUEST
è=ð
HAL_DMA1_CH3_DAC_CH1
) ||\

311 ((
REQUEST
è=ð
HAL_DMA1_CH3_I2C1_RX
) ||\

312 ((
REQUEST
è=ð
HAL_DMA1_CH3_SPI1_TX
) ||\

313 ((
REQUEST
è=ð
HAL_DMA1_CH3_TIM1_CH2
) ||\

314 ((
REQUEST
è=ð
HAL_DMA1_CH3_TIM2_CH2
) ||\

315 ((
REQUEST
è=ð
HAL_DMA1_CH3_TIM16_CH1
) ||\

316 ((
REQUEST
è=ð
HAL_DMA1_CH3_TIM16_UP
) ||\

317 ((
REQUEST
è=ð
HAL_DMA1_CH3_USART1_RX
) ||\

318 ((
REQUEST
è=ð
HAL_DMA1_CH3_USART2_RX
) ||\

319 ((
REQUEST
è=ð
HAL_DMA1_CH3_USART3_RX
) ||\

320 ((
REQUEST
è=ð
HAL_DMA1_CH3_USART4_RX
) ||\

321 ((
REQUEST
è=ð
HAL_DMA1_CH3_USART5_RX
) ||\

322 ((
REQUEST
è=ð
HAL_DMA1_CH3_USART6_RX
) ||\

323 ((
REQUEST
è=ð
HAL_DMA1_CH3_USART7_RX
) ||\

324 ((
REQUEST
è=ð
HAL_DMA1_CH3_USART8_RX
) ||\

325 ((
REQUEST
è=ð
HAL_DMA1_CH4_DEFAULT
) ||\

326 ((
REQUEST
è=ð
HAL_DMA1_CH4_TIM7_UP
) ||\

327 ((
REQUEST
è=ð
HAL_DMA1_CH4_DAC_CH2
) ||\

328 ((
REQUEST
è=ð
HAL_DMA1_CH4_I2C2_TX
) ||\

329 ((
REQUEST
è=ð
HAL_DMA1_CH4_SPI2_RX
) ||\

330 ((
REQUEST
è=ð
HAL_DMA1_CH4_TIM2_CH4
) ||\

331 ((
REQUEST
è=ð
HAL_DMA1_CH4_TIM3_CH1
) ||\

332 ((
REQUEST
è=ð
HAL_DMA1_CH4_TIM3_TRIG
) ||\

333 ((
REQUEST
è=ð
HAL_DMA1_CH4_TIM16_CH1
) ||\

334 ((
REQUEST
è=ð
HAL_DMA1_CH4_TIM16_UP
) ||\

335 ((
REQUEST
è=ð
HAL_DMA1_CH4_USART1_TX
) ||\

336 ((
REQUEST
è=ð
HAL_DMA1_CH4_USART2_TX
) ||\

337 ((
REQUEST
è=ð
HAL_DMA1_CH4_USART3_TX
) ||\

338 ((
REQUEST
è=ð
HAL_DMA1_CH4_USART4_TX
) ||\

339 ((
REQUEST
è=ð
HAL_DMA1_CH4_USART5_TX
) ||\

340 ((
REQUEST
è=ð
HAL_DMA1_CH4_USART6_TX
) ||\

341 ((
REQUEST
è=ð
HAL_DMA1_CH4_USART7_TX
) ||\

342 ((
REQUEST
è=ð
HAL_DMA1_CH4_USART8_TX
) ||\

343 ((
REQUEST
è=ð
HAL_DMA1_CH5_DEFAULT
) ||\

344 ((
REQUEST
è=ð
HAL_DMA1_CH5_I2C2_RX
) ||\

345 ((
REQUEST
è=ð
HAL_DMA1_CH5_SPI2_TX
) ||\

346 ((
REQUEST
è=ð
HAL_DMA1_CH5_TIM1_CH3
) ||\

347 ((
REQUEST
è=ð
HAL_DMA1_CH5_USART1_RX
) ||\

348 ((
REQUEST
è=ð
HAL_DMA1_CH5_USART2_RX
) ||\

349 ((
REQUEST
è=ð
HAL_DMA1_CH5_USART3_RX
) ||\

350 ((
REQUEST
è=ð
HAL_DMA1_CH5_USART4_RX
) ||\

351 ((
REQUEST
è=ð
HAL_DMA1_CH5_USART5_RX
) ||\

352 ((
REQUEST
è=ð
HAL_DMA1_CH5_USART6_RX
) ||\

353 ((
REQUEST
è=ð
HAL_DMA1_CH5_USART7_RX
) ||\

354 ((
REQUEST
è=ð
HAL_DMA1_CH5_USART8_RX
) ||\

355 ((
REQUEST
è=ð
HAL_DMA1_CH6_DEFAULT
) ||\

356 ((
REQUEST
è=ð
HAL_DMA1_CH6_I2C1_TX
) ||\

357 ((
REQUEST
è=ð
HAL_DMA1_CH6_SPI2_RX
) ||\

358 ((
REQUEST
è=ð
HAL_DMA1_CH6_TIM1_CH1
) ||\

359 ((
REQUEST
è=ð
HAL_DMA1_CH6_TIM1_CH2
) ||\

360 ((
REQUEST
è=ð
HAL_DMA1_CH6_TIM1_CH3
) ||\

361 ((
REQUEST
è=ð
HAL_DMA1_CH6_TIM3_CH1
) ||\

362 ((
REQUEST
è=ð
HAL_DMA1_CH6_TIM3_TRIG
) ||\

363 ((
REQUEST
è=ð
HAL_DMA1_CH6_TIM16_CH1
) ||\

364 ((
REQUEST
è=ð
HAL_DMA1_CH6_TIM16_UP
) ||\

365 ((
REQUEST
è=ð
HAL_DMA1_CH6_USART1_RX
) ||\

366 ((
REQUEST
è=ð
HAL_DMA1_CH6_USART2_RX
) ||\

367 ((
REQUEST
è=ð
HAL_DMA1_CH6_USART3_RX
) ||\

368 ((
REQUEST
è=ð
HAL_DMA1_CH6_USART4_RX
) ||\

369 ((
REQUEST
è=ð
HAL_DMA1_CH6_USART5_RX
) ||\

370 ((
REQUEST
è=ð
HAL_DMA1_CH6_USART6_RX
) ||\

371 ((
REQUEST
è=ð
HAL_DMA1_CH6_USART7_RX
) ||\

372 ((
REQUEST
è=ð
HAL_DMA1_CH6_USART8_RX
) ||\

373 ((
REQUEST
è=ð
HAL_DMA1_CH7_DEFAULT
) ||\

374 ((
REQUEST
è=ð
HAL_DMA1_CH7_I2C1_RX
) ||\

375 ((
REQUEST
è=ð
HAL_DMA1_CH7_SPI2_TX
) ||\

376 ((
REQUEST
è=ð
HAL_DMA1_CH7_TIM2_CH2
) ||\

377 ((
REQUEST
è=ð
HAL_DMA1_CH7_TIM2_CH4
) ||\

378 ((
REQUEST
è=ð
HAL_DMA1_CH7_TIM17_CH1
) ||\

379 ((
REQUEST
è=ð
HAL_DMA1_CH7_TIM17_UP
) ||\

380 ((
REQUEST
è=ð
HAL_DMA1_CH7_USART1_TX
) ||\

381 ((
REQUEST
è=ð
HAL_DMA1_CH7_USART2_TX
) ||\

382 ((
REQUEST
è=ð
HAL_DMA1_CH7_USART3_TX
) ||\

383 ((
REQUEST
è=ð
HAL_DMA1_CH7_USART4_TX
) ||\

384 ((
REQUEST
è=ð
HAL_DMA1_CH7_USART5_TX
) ||\

385 ((
REQUEST
è=ð
HAL_DMA1_CH7_USART6_TX
) ||\

386 ((
REQUEST
è=ð
HAL_DMA1_CH7_USART7_TX
) ||\

387 ((
REQUEST
è=ð
HAL_DMA1_CH7_USART8_TX
))

389 
	#IS_HAL_DMA2_REMAP
(
REQUEST
è(((REQUESTè=ð
HAL_DMA2_CH1_DEFAULT
è||\

	)

390 ((
REQUEST
è=ð
HAL_DMA2_CH1_I2C2_TX
) ||\

391 ((
REQUEST
è=ð
HAL_DMA2_CH1_USART1_TX
) ||\

392 ((
REQUEST
è=ð
HAL_DMA2_CH1_USART2_TX
) ||\

393 ((
REQUEST
è=ð
HAL_DMA2_CH1_USART3_TX
) ||\

394 ((
REQUEST
è=ð
HAL_DMA2_CH1_USART4_TX
) ||\

395 ((
REQUEST
è=ð
HAL_DMA2_CH1_USART5_TX
) ||\

396 ((
REQUEST
è=ð
HAL_DMA2_CH1_USART6_TX
) ||\

397 ((
REQUEST
è=ð
HAL_DMA2_CH1_USART7_TX
) ||\

398 ((
REQUEST
è=ð
HAL_DMA2_CH1_USART8_TX
) ||\

399 ((
REQUEST
è=ð
HAL_DMA2_CH2_DEFAULT
) ||\

400 ((
REQUEST
è=ð
HAL_DMA2_CH2_I2C2_RX
) ||\

401 ((
REQUEST
è=ð
HAL_DMA2_CH2_USART1_RX
) ||\

402 ((
REQUEST
è=ð
HAL_DMA2_CH2_USART2_RX
) ||\

403 ((
REQUEST
è=ð
HAL_DMA2_CH2_USART3_RX
) ||\

404 ((
REQUEST
è=ð
HAL_DMA2_CH2_USART4_RX
) ||\

405 ((
REQUEST
è=ð
HAL_DMA2_CH2_USART5_RX
) ||\

406 ((
REQUEST
è=ð
HAL_DMA2_CH2_USART6_RX
) ||\

407 ((
REQUEST
è=ð
HAL_DMA2_CH2_USART7_RX
) ||\

408 ((
REQUEST
è=ð
HAL_DMA2_CH2_USART8_RX
) ||\

409 ((
REQUEST
è=ð
HAL_DMA2_CH3_DEFAULT
) ||\

410 ((
REQUEST
è=ð
HAL_DMA2_CH3_TIM6_UP
) ||\

411 ((
REQUEST
è=ð
HAL_DMA2_CH3_DAC_CH1
) ||\

412 ((
REQUEST
è=ð
HAL_DMA2_CH3_SPI1_RX
) ||\

413 ((
REQUEST
è=ð
HAL_DMA2_CH3_USART1_RX
) ||\

414 ((
REQUEST
è=ð
HAL_DMA2_CH3_USART2_RX
) ||\

415 ((
REQUEST
è=ð
HAL_DMA2_CH3_USART3_RX
) ||\

416 ((
REQUEST
è=ð
HAL_DMA2_CH3_USART4_RX
) ||\

417 ((
REQUEST
è=ð
HAL_DMA2_CH3_USART5_RX
) ||\

418 ((
REQUEST
è=ð
HAL_DMA2_CH3_USART6_RX
) ||\

419 ((
REQUEST
è=ð
HAL_DMA2_CH3_USART7_RX
) ||\

420 ((
REQUEST
è=ð
HAL_DMA2_CH3_USART8_RX
) ||\

421 ((
REQUEST
è=ð
HAL_DMA2_CH4_DEFAULT
) ||\

422 ((
REQUEST
è=ð
HAL_DMA2_CH4_TIM7_UP
) ||\

423 ((
REQUEST
è=ð
HAL_DMA2_CH4_DAC_CH2
) ||\

424 ((
REQUEST
è=ð
HAL_DMA2_CH4_SPI1_TX
) ||\

425 ((
REQUEST
è=ð
HAL_DMA2_CH4_USART1_TX
) ||\

426 ((
REQUEST
è=ð
HAL_DMA2_CH4_USART2_TX
) ||\

427 ((
REQUEST
è=ð
HAL_DMA2_CH4_USART3_TX
) ||\

428 ((
REQUEST
è=ð
HAL_DMA2_CH4_USART4_TX
) ||\

429 ((
REQUEST
è=ð
HAL_DMA2_CH4_USART5_TX
) ||\

430 ((
REQUEST
è=ð
HAL_DMA2_CH4_USART6_TX
) ||\

431 ((
REQUEST
è=ð
HAL_DMA2_CH4_USART7_TX
) ||\

432 ((
REQUEST
è=ð
HAL_DMA2_CH4_USART8_TX
) ||\

433 ((
REQUEST
è=ð
HAL_DMA2_CH5_DEFAULT
) ||\

434 ((
REQUEST
è=ð
HAL_DMA2_CH5_ADC
) ||\

435 ((
REQUEST
è=ð
HAL_DMA2_CH5_USART1_TX
) ||\

436 ((
REQUEST
è=ð
HAL_DMA2_CH5_USART2_TX
) ||\

437 ((
REQUEST
è=ð
HAL_DMA2_CH5_USART3_TX
) ||\

438 ((
REQUEST
è=ð
HAL_DMA2_CH5_USART4_TX
) ||\

439 ((
REQUEST
è=ð
HAL_DMA2_CH5_USART5_TX
) ||\

440 ((
REQUEST
è=ð
HAL_DMA2_CH5_USART6_TX
) ||\

441 ((
REQUEST
è=ð
HAL_DMA2_CH5_USART7_TX
) ||\

442 ((
REQUEST
è=ð
HAL_DMA2_CH5_USART8_TX
 ))

445 #ià
defšed
(
STM32F030xC
)

446 
	#IS_HAL_DMA1_REMAP
(
REQUEST
è(((REQUESTè=ð
HAL_DMA1_CH1_DEFAULT
è||\

	)

447 ((
REQUEST
è=ð
HAL_DMA1_CH1_ADC
) ||\

448 ((
REQUEST
è=ð
HAL_DMA1_CH1_TIM17_CH1
) ||\

449 ((
REQUEST
è=ð
HAL_DMA1_CH1_TIM17_UP
) ||\

450 ((
REQUEST
è=ð
HAL_DMA1_CH1_USART1_RX
) ||\

451 ((
REQUEST
è=ð
HAL_DMA1_CH1_USART2_RX
) ||\

452 ((
REQUEST
è=ð
HAL_DMA1_CH1_USART3_RX
) ||\

453 ((
REQUEST
è=ð
HAL_DMA1_CH1_USART4_RX
) ||\

454 ((
REQUEST
è=ð
HAL_DMA1_CH1_USART5_RX
) ||\

455 ((
REQUEST
è=ð
HAL_DMA1_CH1_USART6_RX
) ||\

456 ((
REQUEST
è=ð
HAL_DMA1_CH2_DEFAULT
) ||\

457 ((
REQUEST
è=ð
HAL_DMA1_CH2_ADC
) ||\

458 ((
REQUEST
è=ð
HAL_DMA1_CH2_I2C1_TX
) ||\

459 ((
REQUEST
è=ð
HAL_DMA1_CH2_SPI1_RX
) ||\

460 ((
REQUEST
è=ð
HAL_DMA1_CH2_TIM1_CH1
) ||\

461 ((
REQUEST
è=ð
HAL_DMA1_CH2_I2C1_TX
) ||\

462 ((
REQUEST
è=ð
HAL_DMA1_CH2_TIM17_CH1
) ||\

463 ((
REQUEST
è=ð
HAL_DMA1_CH2_TIM17_UP
) ||\

464 ((
REQUEST
è=ð
HAL_DMA1_CH2_USART1_TX
) ||\

465 ((
REQUEST
è=ð
HAL_DMA1_CH2_USART2_TX
) ||\

466 ((
REQUEST
è=ð
HAL_DMA1_CH2_USART3_TX
) ||\

467 ((
REQUEST
è=ð
HAL_DMA1_CH2_USART4_TX
) ||\

468 ((
REQUEST
è=ð
HAL_DMA1_CH2_USART5_TX
) ||\

469 ((
REQUEST
è=ð
HAL_DMA1_CH2_USART6_TX
) ||\

470 ((
REQUEST
è=ð
HAL_DMA1_CH3_DEFAULT
) ||\

471 ((
REQUEST
è=ð
HAL_DMA1_CH3_TIM6_UP
) ||\

472 ((
REQUEST
è=ð
HAL_DMA1_CH3_I2C1_RX
) ||\

473 ((
REQUEST
è=ð
HAL_DMA1_CH3_SPI1_TX
) ||\

474 ((
REQUEST
è=ð
HAL_DMA1_CH3_TIM1_CH2
) ||\

475 ((
REQUEST
è=ð
HAL_DMA1_CH3_TIM16_CH1
) ||\

476 ((
REQUEST
è=ð
HAL_DMA1_CH3_TIM16_UP
) ||\

477 ((
REQUEST
è=ð
HAL_DMA1_CH3_USART1_RX
) ||\

478 ((
REQUEST
è=ð
HAL_DMA1_CH3_USART2_RX
) ||\

479 ((
REQUEST
è=ð
HAL_DMA1_CH3_USART3_RX
) ||\

480 ((
REQUEST
è=ð
HAL_DMA1_CH3_USART4_RX
) ||\

481 ((
REQUEST
è=ð
HAL_DMA1_CH3_USART5_RX
) ||\

482 ((
REQUEST
è=ð
HAL_DMA1_CH3_USART6_RX
) ||\

483 ((
REQUEST
è=ð
HAL_DMA1_CH4_DEFAULT
) ||\

484 ((
REQUEST
è=ð
HAL_DMA1_CH4_TIM7_UP
) ||\

485 ((
REQUEST
è=ð
HAL_DMA1_CH4_I2C2_TX
) ||\

486 ((
REQUEST
è=ð
HAL_DMA1_CH4_SPI2_RX
) ||\

487 ((
REQUEST
è=ð
HAL_DMA1_CH4_TIM3_CH1
) ||\

488 ((
REQUEST
è=ð
HAL_DMA1_CH4_TIM3_TRIG
) ||\

489 ((
REQUEST
è=ð
HAL_DMA1_CH4_TIM16_CH1
) ||\

490 ((
REQUEST
è=ð
HAL_DMA1_CH4_TIM16_UP
) ||\

491 ((
REQUEST
è=ð
HAL_DMA1_CH4_USART1_TX
) ||\

492 ((
REQUEST
è=ð
HAL_DMA1_CH4_USART2_TX
) ||\

493 ((
REQUEST
è=ð
HAL_DMA1_CH4_USART3_TX
) ||\

494 ((
REQUEST
è=ð
HAL_DMA1_CH4_USART4_TX
) ||\

495 ((
REQUEST
è=ð
HAL_DMA1_CH4_USART5_TX
) ||\

496 ((
REQUEST
è=ð
HAL_DMA1_CH4_USART6_TX
) ||\

497 ((
REQUEST
è=ð
HAL_DMA1_CH5_DEFAULT
) ||\

498 ((
REQUEST
è=ð
HAL_DMA1_CH5_I2C2_RX
) ||\

499 ((
REQUEST
è=ð
HAL_DMA1_CH5_SPI2_TX
) ||\

500 ((
REQUEST
è=ð
HAL_DMA1_CH5_TIM1_CH3
) ||\

501 ((
REQUEST
è=ð
HAL_DMA1_CH5_USART1_RX
) ||\

502 ((
REQUEST
è=ð
HAL_DMA1_CH5_USART2_RX
) ||\

503 ((
REQUEST
è=ð
HAL_DMA1_CH5_USART3_RX
) ||\

504 ((
REQUEST
è=ð
HAL_DMA1_CH5_USART4_RX
) ||\

505 ((
REQUEST
è=ð
HAL_DMA1_CH5_USART5_RX
) ||\

506 ((
REQUEST
è=ð
HAL_DMA1_CH5_USART6_RX
))

521 #ià
defšed
(
STM32F071xB
è|| defšed(
STM32F072xB
è|| defšed(
STM32F078xx
)

527 
	#__HAL_DMA_GET_TC_FLAG_INDEX
(
__HANDLE__
è\

	)

528 (((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl1
))? 
DMA_FLAG_TC1
 :\

529 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl2
))? 
DMA_FLAG_TC2
 :\

530 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl3
))? 
DMA_FLAG_TC3
 :\

531 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl4
))? 
DMA_FLAG_TC4
 :\

532 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl5
))? 
DMA_FLAG_TC5
 :\

533 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl6
))? 
DMA_FLAG_TC6
 :\

534 
DMA_FLAG_TC7
)

541 
	#__HAL_DMA_GET_HT_FLAG_INDEX
(
__HANDLE__
)\

	)

542 (((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl1
))? 
DMA_FLAG_HT1
 :\

543 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl2
))? 
DMA_FLAG_HT2
 :\

544 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl3
))? 
DMA_FLAG_HT3
 :\

545 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl4
))? 
DMA_FLAG_HT4
 :\

546 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl5
))? 
DMA_FLAG_HT5
 :\

547 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl6
))? 
DMA_FLAG_HT6
 :\

548 
DMA_FLAG_HT7
)

555 
	#__HAL_DMA_GET_TE_FLAG_INDEX
(
__HANDLE__
)\

	)

556 (((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl1
))? 
DMA_FLAG_TE1
 :\

557 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl2
))? 
DMA_FLAG_TE2
 :\

558 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl3
))? 
DMA_FLAG_TE3
 :\

559 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl4
))? 
DMA_FLAG_TE4
 :\

560 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl5
))? 
DMA_FLAG_TE5
 :\

561 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl6
))? 
DMA_FLAG_TE6
 :\

562 
DMA_FLAG_TE7
)

569 
	#__HAL_DMA_GET_GI_FLAG_INDEX
(
__HANDLE__
)\

	)

570 (((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl1
))? 
DMA_FLAG_GL1
 :\

571 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl2
))? 
DMA_FLAG_GL2
 :\

572 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl3
))? 
DMA_FLAG_GL3
 :\

573 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl4
))? 
DMA_FLAG_GL4
 :\

574 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl5
))? 
DMA_FLAG_GL5
 :\

575 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl6
))? 
DMA_FLAG_GL6
 :\

576 
DMA_FLAG_GL7
)

590 
	#__HAL_DMA_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è(
DMA1
->
ISR
 & (__FLAG__))

	)

603 
	#__HAL_DMA_CLEAR_FLAG
(
__HANDLE__
, 
__FLAG__
è(
DMA1
->
IFCR
 = (__FLAG__))

	)

605 #–ià
defšed
(
STM32F091xC
è|| defšed(
STM32F098xx
)

611 
	#__HAL_DMA_GET_TC_FLAG_INDEX
(
__HANDLE__
è\

	)

612 (((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl1
))? 
DMA_FLAG_TC1
 :\

613 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl2
))? 
DMA_FLAG_TC2
 :\

614 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl3
))? 
DMA_FLAG_TC3
 :\

615 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl4
))? 
DMA_FLAG_TC4
 :\

616 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl5
))? 
DMA_FLAG_TC5
 :\

617 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl6
))? 
DMA_FLAG_TC6
 :\

618 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl7
))? 
DMA_FLAG_TC7
 :\

619 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_ChªÃl1
))? 
DMA_FLAG_TC1
 :\

620 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_ChªÃl2
))? 
DMA_FLAG_TC2
 :\

621 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_ChªÃl3
))? 
DMA_FLAG_TC3
 :\

622 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_ChªÃl4
))? 
DMA_FLAG_TC4
 :\

623 
DMA_FLAG_TC5
)

630 
	#__HAL_DMA_GET_HT_FLAG_INDEX
(
__HANDLE__
)\

	)

631 (((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl1
))? 
DMA_FLAG_HT1
 :\

632 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl2
))? 
DMA_FLAG_HT2
 :\

633 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl3
))? 
DMA_FLAG_HT3
 :\

634 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl4
))? 
DMA_FLAG_HT4
 :\

635 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl5
))? 
DMA_FLAG_HT5
 :\

636 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl6
))? 
DMA_FLAG_HT6
 :\

637 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl7
))? 
DMA_FLAG_HT7
 :\

638 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_ChªÃl1
))? 
DMA_FLAG_HT1
 :\

639 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_ChªÃl2
))? 
DMA_FLAG_HT2
 :\

640 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_ChªÃl3
))? 
DMA_FLAG_HT3
 :\

641 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_ChªÃl4
))? 
DMA_FLAG_HT4
 :\

642 
DMA_FLAG_HT5
)

649 
	#__HAL_DMA_GET_TE_FLAG_INDEX
(
__HANDLE__
)\

	)

650 (((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl1
))? 
DMA_FLAG_TE1
 :\

651 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl2
))? 
DMA_FLAG_TE2
 :\

652 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl3
))? 
DMA_FLAG_TE3
 :\

653 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl4
))? 
DMA_FLAG_TE4
 :\

654 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl5
))? 
DMA_FLAG_TE5
 :\

655 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl6
))? 
DMA_FLAG_TE6
 :\

656 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl7
))? 
DMA_FLAG_TE7
 :\

657 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_ChªÃl1
))? 
DMA_FLAG_TE1
 :\

658 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_ChªÃl2
))? 
DMA_FLAG_TE2
 :\

659 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_ChªÃl3
))? 
DMA_FLAG_TE3
 :\

660 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_ChªÃl4
))? 
DMA_FLAG_TE4
 :\

661 
DMA_FLAG_TE5
)

668 
	#__HAL_DMA_GET_GI_FLAG_INDEX
(
__HANDLE__
)\

	)

669 (((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl1
))? 
DMA_FLAG_GL1
 :\

670 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl2
))? 
DMA_FLAG_GL2
 :\

671 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl3
))? 
DMA_FLAG_GL3
 :\

672 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl4
))? 
DMA_FLAG_GL4
 :\

673 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl5
))? 
DMA_FLAG_GL5
 :\

674 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl6
))? 
DMA_FLAG_GL6
 :\

675 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl7
))? 
DMA_FLAG_GL7
 :\

676 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_ChªÃl1
))? 
DMA_FLAG_GL1
 :\

677 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_ChªÃl2
))? 
DMA_FLAG_GL2
 :\

678 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_ChªÃl3
))? 
DMA_FLAG_GL3
 :\

679 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA2_ChªÃl4
))? 
DMA_FLAG_GL4
 :\

680 
DMA_FLAG_GL5
)

694 
	#__HAL_DMA_GET_FLAG
(
__HANDLE__
, 
__FLAG__
)\

	)

695 (((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è> (ušt32_t)
DMA1_ChªÃl7
)? (
DMA2
->
ISR
 & (
__FLAG__
)) :\

696 (
DMA1
->
ISR
 & (
__FLAG__
)))

709 
	#__HAL_DMA_CLEAR_FLAG
(
__HANDLE__
, 
__FLAG__
è\

	)

710 (((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è> (ušt32_t)
DMA1_ChªÃl7
)? (
DMA2
->
IFCR
 = (
__FLAG__
)) :\

711 (
DMA1
->
IFCR
 = (
__FLAG__
)))

719 
	#__HAL_DMA_GET_TC_FLAG_INDEX
(
__HANDLE__
è\

	)

720 (((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl1
))? 
DMA_FLAG_TC1
 :\

721 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl2
))? 
DMA_FLAG_TC2
 :\

722 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl3
))? 
DMA_FLAG_TC3
 :\

723 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl4
))? 
DMA_FLAG_TC4
 :\

724 
DMA_FLAG_TC5
)

731 
	#__HAL_DMA_GET_HT_FLAG_INDEX
(
__HANDLE__
)\

	)

732 (((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl1
))? 
DMA_FLAG_HT1
 :\

733 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl2
))? 
DMA_FLAG_HT2
 :\

734 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl3
))? 
DMA_FLAG_HT3
 :\

735 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl4
))? 
DMA_FLAG_HT4
 :\

736 
DMA_FLAG_HT5
)

743 
	#__HAL_DMA_GET_TE_FLAG_INDEX
(
__HANDLE__
)\

	)

744 (((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl1
))? 
DMA_FLAG_TE1
 :\

745 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl2
))? 
DMA_FLAG_TE2
 :\

746 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl3
))? 
DMA_FLAG_TE3
 :\

747 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl4
))? 
DMA_FLAG_TE4
 :\

748 
DMA_FLAG_TE5
)

755 
	#__HAL_DMA_GET_GI_FLAG_INDEX
(
__HANDLE__
)\

	)

756 (((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl1
))? 
DMA_FLAG_GL1
 :\

757 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl2
))? 
DMA_FLAG_GL2
 :\

758 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl3
))? 
DMA_FLAG_GL3
 :\

759 ((
ušt32_t
)((
__HANDLE__
)->
In¡ªû
è=ð((ušt32_t)
DMA1_ChªÃl4
))? 
DMA_FLAG_GL4
 :\

760 
DMA_FLAG_GL5
)

774 
	#__HAL_DMA_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è(
DMA1
->
ISR
 & (__FLAG__))

	)

787 
	#__HAL_DMA_CLEAR_FLAG
(
__HANDLE__
, 
__FLAG__
è(
DMA1
->
IFCR
 = (__FLAG__))

	)

792 #ià
defšed
(
STM32F091xC
è|| defšed(
STM32F098xx
è|| defšed(
STM32F030xC
)

793 
	#__HAL_DMA1_REMAP
(
__REQUEST__
è\

	)

794 dØ{ 
as£¹_·¿m
(
IS_HAL_DMA1_REMAP
(
__REQUEST__
)); \

795 
DMA1
->
CSELR
 &ð~(0x0FU << (
ušt32_t
)(((
__REQUEST__
) >> 28U) * 4U)); \

796 
DMA1
->
CSELR
 |ð(
ušt32_t
)((
__REQUEST__
) & 0x0FFFFFFFU); \

799 #ià
defšed
(
STM32F091xC
è|| defšed(
STM32F098xx
)

800 
	#__HAL_DMA2_REMAP
(
__REQUEST__
è\

	)

801 dØ{ 
as£¹_·¿m
(
IS_HAL_DMA2_REMAP
(
__REQUEST__
)); \

802 
DMA2
->
CSELR
 &ð~(0x0FU << (
ušt32_t
)(((
__REQUEST__
) >> 28U) * 4U)); \

803 
DMA2
->
CSELR
 |ð(
ušt32_t
)((
__REQUEST__
) & 0x0FFFFFFFU); \

821 #ifdeà
__ýlu¥lus


	@i2c_oled/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_flash.h

37 #iâdeà
__STM32F0xx_HAL_FLASH_H


38 
	#__STM32F0xx_HAL_FLASH_H


	)

40 #ifdeà
__ýlu¥lus


45 
	~"¡m32f0xx_h®_def.h
"

58 
	#FLASH_TIMEOUT_VALUE
 (50000Uè

	)

67 
	#IS_FLASH_TYPEPROGRAM
(
VALUE
è(((VALUEè=ð
FLASH_TYPEPROGRAM_HALFWORD
è|| \

	)

68 ((
VALUE
è=ð
FLASH_TYPEPROGRAM_WORD
) || \

69 ((
VALUE
è=ð
FLASH_TYPEPROGRAM_DOUBLEWORD
))

71 
	#IS_FLASH_LATENCY
(
__LATENCY__
è(((__LATENCY__è=ð
FLASH_LATENCY_0
è|| \

	)

72 ((
__LATENCY__
è=ð
FLASH_LATENCY_1
))

88 
FLASH_PROC_NONE
 = 0U,

89 
FLASH_PROC_PAGEERASE
 = 1U,

90 
FLASH_PROC_MASSERASE
 = 2U,

91 
FLASH_PROC_PROGRAMHALFWORD
 = 3U,

92 
FLASH_PROC_PROGRAMWORD
 = 4U,

93 
FLASH_PROC_PROGRAMDOUBLEWORD
 = 5U

94 } 
	tFLASH_Proûdu»Ty³Def
;

101 
__IO
 
FLASH_Proûdu»Ty³Def
 
Proûdu»OnGošg
;

103 
__IO
 
ušt32_t
 
D©aRemaššg
;

105 
__IO
 
ušt32_t
 
Add»ss
;

107 
__IO
 
ušt64_t
 
D©a
;

109 
HAL_LockTy³Def
 
Lock
;

111 
__IO
 
ušt32_t
 
E¼ÜCode
;

113 } 
	tFLASH_ProûssTy³Def
;

128 
	#HAL_FLASH_ERROR_NONE
 0x00U

	)

129 
	#HAL_FLASH_ERROR_PROG
 0x01U

	)

130 
	#HAL_FLASH_ERROR_WRP
 0x02U

	)

139 
	#FLASH_TYPEPROGRAM_HALFWORD
 (0x01Uè

	)

140 
	#FLASH_TYPEPROGRAM_WORD
 (0x02Uè

	)

141 
	#FLASH_TYPEPROGRAM_DOUBLEWORD
 (0x03Uè

	)

150 
	#FLASH_LATENCY_0
 (0x00000000Uè

	)

151 
	#FLASH_LATENCY_1
 
FLASH_ACR_LATENCY


	)

161 
	#FLASH_FLAG_BSY
 
FLASH_SR_BSY


	)

162 
	#FLASH_FLAG_PGERR
 
FLASH_SR_PGERR


	)

163 
	#FLASH_FLAG_WRPERR
 
FLASH_SR_WRPERR


	)

164 
	#FLASH_FLAG_EOP
 
FLASH_SR_EOP


	)

172 
	#FLASH_IT_EOP
 
FLASH_CR_EOPIE


	)

173 
	#FLASH_IT_ERR
 
FLASH_CR_ERRIE


	)

201 
	#__HAL_FLASH_SET_LATENCY
(
__LATENCY__
è(
FLASH
->
ACR
 = (FLASH->ACR&(~
FLASH_ACR_LATENCY
)è| (__LATENCY__))

	)

209 
	#__HAL_FLASH_GET_LATENCY
(è(
	`READ_BIT
((
FLASH
->
ACR
), 
FLASH_ACR_LATENCY
))

	)

223 
	#__HAL_FLASH_PREFETCH_BUFFER_ENABLE
(è(
FLASH
->
ACR
 |ð
FLASH_ACR_PRFTBE
)

	)

229 
	#__HAL_FLASH_PREFETCH_BUFFER_DISABLE
(è(
FLASH
->
ACR
 &ð(~
FLASH_ACR_PRFTBE
))

	)

248 
	#__HAL_FLASH_ENABLE_IT
(
__INTERRUPT__
è
	`SET_BIT
((
FLASH
->
CR
), (__INTERRUPT__))

	)

258 
	#__HAL_FLASH_DISABLE_IT
(
__INTERRUPT__
è
	`CLEAR_BIT
((
FLASH
->
CR
), (
ušt32_t
)(__INTERRUPT__))

	)

270 
	#__HAL_FLASH_GET_FLAG
(
__FLAG__
è(((
FLASH
->
SR
è& (__FLAG__)è=ð(__FLAG__))

	)

281 
	#__HAL_FLASH_CLEAR_FLAG
(
__FLAG__
è((
FLASH
->
SR
èð(__FLAG__))

	)

292 
	~"¡m32f0xx_h®_æash_ex.h
"

303 
HAL_StusTy³Def
 
HAL_FLASH_Prog¿m
(
ušt32_t
 
Ty³Prog¿m
, ušt32_ˆ
Add»ss
, 
ušt64_t
 
D©a
);

304 
HAL_StusTy³Def
 
HAL_FLASH_Prog¿m_IT
(
ušt32_t
 
Ty³Prog¿m
, ušt32_ˆ
Add»ss
, 
ušt64_t
 
D©a
);

307 
HAL_FLASH_IRQHªdËr
();

309 
HAL_FLASH_EndOfO³¿tiÚC®lback
(
ušt32_t
 
R‘uºV®ue
);

310 
HAL_FLASH_O³¿tiÚE¼ÜC®lback
(
ušt32_t
 
R‘uºV®ue
);

320 
HAL_StusTy³Def
 
HAL_FLASH_UÆock
();

321 
HAL_StusTy³Def
 
HAL_FLASH_Lock
();

322 
HAL_StusTy³Def
 
HAL_FLASH_OB_UÆock
();

323 
HAL_StusTy³Def
 
HAL_FLASH_OB_Lock
();

324 
HAL_StusTy³Def
 
HAL_FLASH_OB_Launch
();

334 
ušt32_t
 
HAL_FLASH_G‘E¼Ü
();

348 
HAL_StusTy³Def
 
FLASH_Wa™FÜLa¡O³¿tiÚ
(
ušt32_t
 
Timeout
);

362 #ifdeà
__ýlu¥lus


	@i2c_oled/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_flash_ex.h

37 #iâdeà
__STM32F0xx_HAL_FLASH_EX_H


38 
	#__STM32F0xx_HAL_FLASH_EX_H


	)

40 #ifdeà
__ýlu¥lus


45 
	~"¡m32f0xx_h®_def.h
"

58 
	#IS_FLASH_TYPEERASE
(
VALUE
è(((VALUEè=ð
FLASH_TYPEERASE_PAGES
è|| \

	)

59 ((
VALUE
è=ð
FLASH_TYPEERASE_MASSERASE
))

61 
	#IS_OPTIONBYTE
(
VALUE
è((VALUEè<ð(
OPTIONBYTE_WRP
 | 
OPTIONBYTE_RDP
 | 
OPTIONBYTE_USER
 | 
OPTIONBYTE_DATA
))

	)

63 
	#IS_WRPSTATE
(
VALUE
è(((VALUEè=ð
OB_WRPSTATE_DISABLE
è|| \

	)

64 ((
VALUE
è=ð
OB_WRPSTATE_ENABLE
))

66 
	#IS_OB_DATA_ADDRESS
(
ADDRESS
è(((ADDRESSè=ð
OB_DATA_ADDRESS_DATA0
è|| ((ADDRESSè=ð
OB_DATA_ADDRESS_DATA1
))

	)

68 
	#IS_OB_RDP_LEVEL
(
LEVEL
è(((LEVELè=ð
OB_RDP_LEVEL_0
è||\

	)

69 ((
LEVEL
è=ð
OB_RDP_LEVEL_1
))

72 
	#IS_OB_IWDG_SOURCE
(
SOURCE
è(((SOURCEè=ð
OB_IWDG_SW
è|| ((SOURCEè=ð
OB_IWDG_HW
))

	)

74 
	#IS_OB_STOP_SOURCE
(
SOURCE
è(((SOURCEè=ð
OB_STOP_NO_RST
è|| ((SOURCEè=ð
OB_STOP_RST
))

	)

76 
	#IS_OB_STDBY_SOURCE
(
SOURCE
è(((SOURCEè=ð
OB_STDBY_NO_RST
è|| ((SOURCEè=ð
OB_STDBY_RST
))

	)

78 
	#IS_OB_BOOT1
(
BOOT1
è(((BOOT1è=ð
OB_BOOT1_RESET
è|| ((BOOT1è=ð
OB_BOOT1_SET
))

	)

80 
	#IS_OB_VDDA_ANALOG
(
ANALOG
è(((ANALOGè=ð
OB_VDDA_ANALOG_ON
è|| ((ANALOGè=ð
OB_VDDA_ANALOG_OFF
))

	)

82 
	#IS_OB_SRAM_PARITY
(
PARITY
è(((PARITYè=ð
OB_SRAM_PARITY_SET
è|| ((PARITYè=ð
OB_SRAM_PARITY_RESET
))

	)

84 #ià
defšed
(
FLASH_OBR_BOOT_SEL
)

85 
	#IS_OB_BOOT_SEL
(
BOOT_SEL
è(((BOOT_SELè=ð
OB_BOOT_SEL_RESET
è|| ((BOOT_SELè=ð
OB_BOOT_SEL_SET
))

	)

86 
	#IS_OB_BOOT0
(
BOOT0
è(((BOOT0è=ð
OB_BOOT0_RESET
è|| ((BOOT0è=ð
OB_BOOT0_SET
))

	)

90 
	#IS_OB_WRP
(
PAGE
è(((PAGEè!ð0x0000000U))

	)

92 
	#IS_FLASH_NB_PAGES
(
ADDRESS
,
NBPAGES
è((ADDRESS)+((NBPAGES)*
FLASH_PAGE_SIZE
)-1 <ð
FLASH_BANK1_END
)

	)

94 
	#IS_FLASH_PROGRAM_ADDRESS
(
ADDRESS
è(((ADDRESSè>ð
FLASH_BASE
è&& ((ADDRESSè<ð
FLASH_BANK1_END
))

	)

109 
ušt32_t
 
Ty³E¿£
;

112 
ušt32_t
 
PageAdd»ss
;

115 
ušt32_t
 
NbPages
;

118 } 
	tFLASH_E¿£In™Ty³Def
;

125 
ušt32_t
 
O±iÚTy³
;

128 
ušt32_t
 
WRPS‹
;

131 
ušt32_t
 
WRPPage
;

134 
ušt8_t
 
RDPLev–
;

137 
ušt8_t
 
USERCÚfig
;

143 
ušt32_t
 
DATAAdd»ss
;

146 
ušt8_t
 
DATAD©a
;

148 } 
	tFLASH_OBProg¿mIn™Ty³Def
;

161 #ià
defšed
(
STM32F030x6
è|| defšed(
STM32F030x8
è|| defšed(
STM32F031x6
è|| defšed(
STM32F038xx
) \

162 || 
defšed
(
STM32F051x8
è|| defšed(
STM32F042x6
è|| defšed(
STM32F048xx
è|| defšed(
STM32F058xx
è|| defšed(
STM32F070x6
)

163 
	#FLASH_PAGE_SIZE
 0x400U

	)

166 #ià
defšed
(
STM32F071xB
è|| defšed(
STM32F072xB
è|| defšed(
STM32F078xx
è|| defšed(
STM32F070xB
) \

167 || 
defšed
(
STM32F091xC
è|| defšed(
STM32F098xx
è|| defšed(
STM32F030xC
)

168 
	#FLASH_PAGE_SIZE
 0x800U

	)

177 
	#FLASH_TYPEERASE_PAGES
 (0x00Uè

	)

178 
	#FLASH_TYPEERASE_MASSERASE
 (0x01Uè

	)

191 
	#OPTIONBYTE_WRP
 (0x01Uè

	)

192 
	#OPTIONBYTE_RDP
 (0x02Uè

	)

193 
	#OPTIONBYTE_USER
 (0x04Uè

	)

194 
	#OPTIONBYTE_DATA
 (0x08Uè

	)

203 
	#OB_WRPSTATE_DISABLE
 (0x00Uè

	)

204 
	#OB_WRPSTATE_ENABLE
 (0x01Uè

	)

213 #ià
defšed
(
STM32F030x6
è|| defšed(
STM32F030x8
è|| defšed(
STM32F031x6
è|| defšed(
STM32F038xx
) \

214 || 
defšed
(
STM32F051x8
è|| defšed(
STM32F042x6
è|| defšed(
STM32F048xx
è|| defšed(
STM32F058xx
è|| defšed(
STM32F070x6
)

215 
	#OB_WRP_PAGES0TO3
 (0x00000001Uè

	)

216 
	#OB_WRP_PAGES4TO7
 (0x00000002Uè

	)

217 
	#OB_WRP_PAGES8TO11
 (0x00000004Uè

	)

218 
	#OB_WRP_PAGES12TO15
 (0x00000008Uè

	)

219 
	#OB_WRP_PAGES16TO19
 (0x00000010Uè

	)

220 
	#OB_WRP_PAGES20TO23
 (0x00000020Uè

	)

221 
	#OB_WRP_PAGES24TO27
 (0x00000040Uè

	)

222 
	#OB_WRP_PAGES28TO31
 (0x00000080Uè

	)

223 #ià
defšed
(
STM32F030x8
è|| defšed(
STM32F051x8
è|| defšed(
STM32F058xx
)

224 
	#OB_WRP_PAGES32TO35
 (0x00000100Uè

	)

225 
	#OB_WRP_PAGES36TO39
 (0x00000200Uè

	)

226 
	#OB_WRP_PAGES40TO43
 (0x00000400Uè

	)

227 
	#OB_WRP_PAGES44TO47
 (0x00000800Uè

	)

228 
	#OB_WRP_PAGES48TO51
 (0x00001000Uè

	)

229 
	#OB_WRP_PAGES52TO57
 (0x00002000Uè

	)

230 
	#OB_WRP_PAGES56TO59
 (0x00004000Uè

	)

231 
	#OB_WRP_PAGES60TO63
 (0x00008000Uè

	)

234 #ià
defšed
(
STM32F030x6
è|| defšed(
STM32F030x8
è|| defšed(
STM32F031x6
è|| defšed(
STM32F038xx
) \

235 || 
defšed
(
STM32F051x8
è|| defšed(
STM32F042x6
è|| defšed(
STM32F048xx
è|| defšed(
STM32F058xx
è|| defšed(
STM32F070x6
)

236 
	#OB_WRP_PAGES0TO31MASK
 (0x000000FFU)

	)

239 #ià
defšed
(
STM32F030x8
è|| defšed(
STM32F051x8
è|| defšed(
STM32F058xx
)

240 
	#OB_WRP_PAGES32TO63MASK
 (0x0000FF00U)

	)

243 #ià
defšed
(
STM32F030x6
è|| defšed(
STM32F031x6
è|| defšed(
STM32F042x6
è|| defšed(
STM32F048xx
è|| defšed(
STM32F038xx
)|| defšed(
STM32F070x6
)

244 
	#OB_WRP_ALLPAGES
 (0x000000FFUè

	)

247 #ià
defšed
(
STM32F030x8
è|| defšed(
STM32F051x8
è|| defšed(
STM32F058xx
)

248 
	#OB_WRP_ALLPAGES
 (0x0000FFFFUè

	)

252 #ià
defšed
(
STM32F071xB
è|| defšed(
STM32F072xB
è|| defšed(
STM32F078xx
è|| defšed(
STM32F070xB
) \

253 || 
defšed
(
STM32F091xC
è|| defšed(
STM32F098xx
è|| defšed(
STM32F030xC
)

254 
	#OB_WRP_PAGES0TO1
 (0x00000001Uè

	)

255 
	#OB_WRP_PAGES2TO3
 (0x00000002Uè

	)

256 
	#OB_WRP_PAGES4TO5
 (0x00000004Uè

	)

257 
	#OB_WRP_PAGES6TO7
 (0x00000008Uè

	)

258 
	#OB_WRP_PAGES8TO9
 (0x00000010Uè

	)

259 
	#OB_WRP_PAGES10TO11
 (0x00000020Uè

	)

260 
	#OB_WRP_PAGES12TO13
 (0x00000040Uè

	)

261 
	#OB_WRP_PAGES14TO15
 (0x00000080Uè

	)

262 
	#OB_WRP_PAGES16TO17
 (0x00000100Uè

	)

263 
	#OB_WRP_PAGES18TO19
 (0x00000200Uè

	)

264 
	#OB_WRP_PAGES20TO21
 (0x00000400Uè

	)

265 
	#OB_WRP_PAGES22TO23
 (0x00000800Uè

	)

266 
	#OB_WRP_PAGES24TO25
 (0x00001000Uè

	)

267 
	#OB_WRP_PAGES26TO27
 (0x00002000Uè

	)

268 
	#OB_WRP_PAGES28TO29
 (0x00004000Uè

	)

269 
	#OB_WRP_PAGES30TO31
 (0x00008000Uè

	)

270 
	#OB_WRP_PAGES32TO33
 (0x00010000Uè

	)

271 
	#OB_WRP_PAGES34TO35
 (0x00020000Uè

	)

272 
	#OB_WRP_PAGES36TO37
 (0x00040000Uè

	)

273 
	#OB_WRP_PAGES38TO39
 (0x00080000Uè

	)

274 
	#OB_WRP_PAGES40TO41
 (0x00100000Uè

	)

275 
	#OB_WRP_PAGES42TO43
 (0x00200000Uè

	)

276 
	#OB_WRP_PAGES44TO45
 (0x00400000Uè

	)

277 
	#OB_WRP_PAGES46TO47
 (0x00800000Uè

	)

278 
	#OB_WRP_PAGES48TO49
 (0x01000000Uè

	)

279 
	#OB_WRP_PAGES50TO51
 (0x02000000Uè

	)

280 
	#OB_WRP_PAGES52TO53
 (0x04000000Uè

	)

281 
	#OB_WRP_PAGES54TO55
 (0x08000000Uè

	)

282 
	#OB_WRP_PAGES56TO57
 (0x10000000Uè

	)

283 
	#OB_WRP_PAGES58TO59
 (0x20000000Uè

	)

284 
	#OB_WRP_PAGES60TO61
 (0x40000000Uè

	)

285 #ià
defšed
(
STM32F071xB
è|| defšed(
STM32F072xB
è|| defšed(
STM32F078xx
è|| defšed(
STM32F070xB
)

286 
	#OB_WRP_PAGES62TO63
 (0x80000000Uè

	)

288 #ià
defšed
(
STM32F091xC
è|| defšed(
STM32F098xx
è|| defšed(
STM32F030xC
)

289 
	#OB_WRP_PAGES62TO127
 (0x80000000Uè

	)

292 #ià
defšed
(
STM32F071xB
è|| defšed(
STM32F072xB
è|| defšed(
STM32F078xx
è|| defšed(
STM32F070xB
) \

293 || 
defšed
(
STM32F091xC
è|| defšed(
STM32F098xx
)|| defšed(
STM32F030xC
)

294 
	#OB_WRP_PAGES0TO15MASK
 (0x000000FFU)

	)

295 
	#OB_WRP_PAGES16TO31MASK
 (0x0000FF00U)

	)

296 
	#OB_WRP_PAGES32TO47MASK
 (0x00FF0000U)

	)

299 #ià
defšed
(
STM32F071xB
è|| defšed(
STM32F072xB
è|| defšed(
STM32F078xx
è|| defšed(
STM32F070xB
)

300 
	#OB_WRP_PAGES48TO63MASK
 (0xFF000000U)

	)

302 #ià
defšed
(
STM32F091xC
è|| defšed(
STM32F098xx
è|| defšed(
STM32F030xC
)

303 
	#OB_WRP_PAGES48TO127MASK
 (0xFF000000U)

	)

306 
	#OB_WRP_ALLPAGES
 (0xFFFFFFFFUè

	)

316 
	#OB_RDP_LEVEL_0
 ((
ušt8_t
)0xAAU)

	)

317 
	#OB_RDP_LEVEL_1
 ((
ušt8_t
)0xBBU)

	)

318 
	#OB_RDP_LEVEL_2
 ((
ušt8_t
)0xCCUè

	)

327 
	#OB_IWDG_SW
 ((
ušt8_t
)0x01Uè

	)

328 
	#OB_IWDG_HW
 ((
ušt8_t
)0x00Uè

	)

336 
	#OB_STOP_NO_RST
 ((
ušt8_t
)0x02Uè

	)

337 
	#OB_STOP_RST
 ((
ušt8_t
)0x00Uè

	)

345 
	#OB_STDBY_NO_RST
 ((
ušt8_t
)0x04Uè

	)

346 
	#OB_STDBY_RST
 ((
ušt8_t
)0x00Uè

	)

354 
	#OB_BOOT1_RESET
 ((
ušt8_t
)0x00Uè

	)

355 
	#OB_BOOT1_SET
 ((
ušt8_t
)0x10Uè

	)

363 
	#OB_VDDA_ANALOG_ON
 ((
ušt8_t
)0x20Uè

	)

364 
	#OB_VDDA_ANALOG_OFF
 ((
ušt8_t
)0x00Uè

	)

372 
	#OB_SRAM_PARITY_SET
 ((
ušt8_t
)0x00Uè

	)

373 
	#OB_SRAM_PARITY_RESET
 ((
ušt8_t
)0x40Uè

	)

378 #ià
defšed
(
FLASH_OBR_BOOT_SEL
)

382 
	#OB_BOOT_SEL_RESET
 ((
ušt8_t
)0x00Uè

	)

383 
	#OB_BOOT_SEL_SET
 ((
ušt8_t
)0x80Uè

	)

391 
	#OB_BOOT0_RESET
 ((
ušt8_t
)0x00Uè

	)

392 
	#OB_BOOT0_SET
 ((
ušt8_t
)0x08Uè

	)

402 
	#OB_DATA_ADDRESS_DATA0
 (0x1FFFF804U)

	)

403 
	#OB_DATA_ADDRESS_DATA1
 (0x1FFFF806U)

	)

425 
HAL_StusTy³Def
 
HAL_FLASHEx_E¿£
(
FLASH_E¿£In™Ty³Def
 *
pE¿£In™
, 
ušt32_t
 *
PageE¼Ü
);

426 
HAL_StusTy³Def
 
HAL_FLASHEx_E¿£_IT
(
FLASH_E¿£In™Ty³Def
 *
pE¿£In™
);

436 
HAL_StusTy³Def
 
HAL_FLASHEx_OBE¿£
();

437 
HAL_StusTy³Def
 
HAL_FLASHEx_OBProg¿m
(
FLASH_OBProg¿mIn™Ty³Def
 *
pOBIn™
);

438 
HAL_FLASHEx_OBG‘CÚfig
(
FLASH_OBProg¿mIn™Ty³Def
 *
pOBIn™
);

439 
ušt32_t
 
HAL_FLASHEx_OBG‘U£rD©a
(ušt32_ˆ
DATAAd»ss
);

457 #ifdeà
__ýlu¥lus


	@i2c_oled/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_gpio.h

37 #iâdeà
__STM32F0xx_HAL_GPIO_H


38 
	#__STM32F0xx_HAL_GPIO_H


	)

40 #ifdeà
__ýlu¥lus


45 
	~"¡m32f0xx_h®_def.h
"

65 
ušt32_t
 
Pš
;

68 
ušt32_t
 
Mode
;

71 
ušt32_t
 
PuÎ
;

74 
ušt32_t
 
S³ed
;

77 
ušt32_t
 
AÉ”Ç‹
;

79 }
	tGPIO_In™Ty³Def
;

86 
GPIO_PIN_RESET
 = 0U,

87 
GPIO_PIN_SET


88 }
	tGPIO_PšS‹
;

100 
	#GPIO_PIN_0
 ((
ušt16_t
)0x0001Uè

	)

101 
	#GPIO_PIN_1
 ((
ušt16_t
)0x0002Uè

	)

102 
	#GPIO_PIN_2
 ((
ušt16_t
)0x0004Uè

	)

103 
	#GPIO_PIN_3
 ((
ušt16_t
)0x0008Uè

	)

104 
	#GPIO_PIN_4
 ((
ušt16_t
)0x0010Uè

	)

105 
	#GPIO_PIN_5
 ((
ušt16_t
)0x0020Uè

	)

106 
	#GPIO_PIN_6
 ((
ušt16_t
)0x0040Uè

	)

107 
	#GPIO_PIN_7
 ((
ušt16_t
)0x0080Uè

	)

108 
	#GPIO_PIN_8
 ((
ušt16_t
)0x0100Uè

	)

109 
	#GPIO_PIN_9
 ((
ušt16_t
)0x0200Uè

	)

110 
	#GPIO_PIN_10
 ((
ušt16_t
)0x0400Uè

	)

111 
	#GPIO_PIN_11
 ((
ušt16_t
)0x0800Uè

	)

112 
	#GPIO_PIN_12
 ((
ušt16_t
)0x1000Uè

	)

113 
	#GPIO_PIN_13
 ((
ušt16_t
)0x2000Uè

	)

114 
	#GPIO_PIN_14
 ((
ušt16_t
)0x4000Uè

	)

115 
	#GPIO_PIN_15
 ((
ušt16_t
)0x8000Uè

	)

116 
	#GPIO_PIN_AÎ
 ((
ušt16_t
)0xFFFFUè

	)

118 
	#GPIO_PIN_MASK
 (0x0000FFFFUè

	)

133 
	#GPIO_MODE_INPUT
 (0x00000000Uè

	)

134 
	#GPIO_MODE_OUTPUT_PP
 (0x00000001Uè

	)

135 
	#GPIO_MODE_OUTPUT_OD
 (0x00000011Uè

	)

136 
	#GPIO_MODE_AF_PP
 (0x00000002Uè

	)

137 
	#GPIO_MODE_AF_OD
 (0x00000012Uè

	)

138 
	#GPIO_MODE_ANALOG
 (0x00000003Uè

	)

139 
	#GPIO_MODE_IT_RISING
 (0x10110000Uè

	)

140 
	#GPIO_MODE_IT_FALLING
 (0x10210000Uè

	)

141 
	#GPIO_MODE_IT_RISING_FALLING
 (0x10310000Uè

	)

142 
	#GPIO_MODE_EVT_RISING
 (0x10120000Uè

	)

143 
	#GPIO_MODE_EVT_FALLING
 (0x10220000Uè

	)

144 
	#GPIO_MODE_EVT_RISING_FALLING
 (0x10320000Uè

	)

153 
	#GPIO_SPEED_FREQ_LOW
 (0x00000000Uè

	)

154 
	#GPIO_SPEED_FREQ_MEDIUM
 (0x00000001Uè

	)

155 
	#GPIO_SPEED_FREQ_HIGH
 (0x00000003Uè

	)

164 
	#GPIO_NOPULL
 (0x00000000Uè

	)

165 
	#GPIO_PULLUP
 (0x00000001Uè

	)

166 
	#GPIO_PULLDOWN
 (0x00000002Uè

	)

186 
	#__HAL_GPIO_EXTI_GET_FLAG
(
__EXTI_LINE__
è(
EXTI
->
PR
 & (__EXTI_LINE__))

	)

194 
	#__HAL_GPIO_EXTI_CLEAR_FLAG
(
__EXTI_LINE__
è(
EXTI
->
PR
 = (__EXTI_LINE__))

	)

202 
	#__HAL_GPIO_EXTI_GET_IT
(
__EXTI_LINE__
è(
EXTI
->
PR
 & (__EXTI_LINE__))

	)

210 
	#__HAL_GPIO_EXTI_CLEAR_IT
(
__EXTI_LINE__
è(
EXTI
->
PR
 = (__EXTI_LINE__))

	)

218 
	#__HAL_GPIO_EXTI_GENERATE_SWIT
(
__EXTI_LINE__
è(
EXTI
->
SWIER
 |ð(__EXTI_LINE__))

	)

228 
	#IS_GPIO_PIN_ACTION
(
ACTION
è(((ACTIONè=ð
GPIO_PIN_RESET
è|| ((ACTIONè=ð
GPIO_PIN_SET
))

	)

230 
	#IS_GPIO_PIN
(
__PIN__
è((((__PIN__è& 
GPIO_PIN_MASK
è!ð0x00Uè&&\

	)

231 (((
__PIN__
è& ~
GPIO_PIN_MASK
) == 0x00U))

233 
	#IS_GPIO_MODE
(
__MODE__
è(((__MODE__è=ð
GPIO_MODE_INPUT
è||\

	)

234 ((
__MODE__
è=ð
GPIO_MODE_OUTPUT_PP
) ||\

235 ((
__MODE__
è=ð
GPIO_MODE_OUTPUT_OD
) ||\

236 ((
__MODE__
è=ð
GPIO_MODE_AF_PP
) ||\

237 ((
__MODE__
è=ð
GPIO_MODE_AF_OD
) ||\

238 ((
__MODE__
è=ð
GPIO_MODE_IT_RISING
) ||\

239 ((
__MODE__
è=ð
GPIO_MODE_IT_FALLING
) ||\

240 ((
__MODE__
è=ð
GPIO_MODE_IT_RISING_FALLING
) ||\

241 ((
__MODE__
è=ð
GPIO_MODE_EVT_RISING
) ||\

242 ((
__MODE__
è=ð
GPIO_MODE_EVT_FALLING
) ||\

243 ((
__MODE__
è=ð
GPIO_MODE_EVT_RISING_FALLING
) ||\

244 ((
__MODE__
è=ð
GPIO_MODE_ANALOG
))

246 
	#IS_GPIO_SPEED
(
__SPEED__
è(((__SPEED__è=ð
GPIO_SPEED_FREQ_LOW
è||\

	)

247 ((
__SPEED__
è=ð
GPIO_SPEED_FREQ_MEDIUM
) ||\

248 ((
__SPEED__
è=ð
GPIO_SPEED_FREQ_HIGH
))

250 
	#IS_GPIO_PULL
(
__PULL__
è(((__PULL__è=ð
GPIO_NOPULL
è||\

	)

251 ((
__PULL__
è=ð
GPIO_PULLUP
) || \

252 ((
__PULL__
è=ð
GPIO_PULLDOWN
))

258 
	~"¡m32f0xx_h®_gpio_ex.h
"

271 
HAL_GPIO_In™
(
GPIO_Ty³Def
 *
GPIOx
, 
GPIO_In™Ty³Def
 *
GPIO_In™
);

272 
HAL_GPIO_DeIn™
(
GPIO_Ty³Def
 *
GPIOx
, 
ušt32_t
 
GPIO_Pš
);

283 
GPIO_PšS‹
 
HAL_GPIO_R—dPš
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
);

284 
HAL_GPIO_Wr™ePš
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
, 
GPIO_PšS‹
 
PšS‹
);

285 
HAL_GPIO_ToggËPš
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
);

286 
HAL_StusTy³Def
 
HAL_GPIO_LockPš
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
);

287 
HAL_GPIO_EXTI_IRQHªdËr
(
ušt16_t
 
GPIO_Pš
);

288 
HAL_GPIO_EXTI_C®lback
(
ušt16_t
 
GPIO_Pš
);

306 #ifdeà
__ýlu¥lus


	@i2c_oled/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_gpio_ex.h

37 #iâdeà
__STM32F0xx_HAL_GPIO_EX_H


38 
	#__STM32F0xx_HAL_GPIO_EX_H


	)

40 #ifdeà
__ýlu¥lus


45 
	~"¡m32f0xx_h®_def.h
"

65 #ià
defšed
 (
STM32F030x6
)

68 
	#GPIO_AF0_EVENTOUT
 ((
ušt8_t
)0x00Uè

	)

69 
	#GPIO_AF0_MCO
 ((
ušt8_t
)0x00Uè

	)

70 
	#GPIO_AF0_SPI1
 ((
ušt8_t
)0x00Uè

	)

71 
	#GPIO_AF0_TIM17
 ((
ušt8_t
)0x00Uè

	)

72 
	#GPIO_AF0_SWDIO
 ((
ušt8_t
)0x00Uè

	)

73 
	#GPIO_AF0_SWCLK
 ((
ušt8_t
)0x00Uè

	)

74 
	#GPIO_AF0_TIM14
 ((
ušt8_t
)0x00Uè

	)

75 
	#GPIO_AF0_USART1
 ((
ušt8_t
)0x00Uè

	)

76 
	#GPIO_AF0_IR
 ((
ušt8_t
)0x00Uè

	)

77 
	#GPIO_AF0_TIM3
 ((
ušt8_t
)0x00Uè

	)

80 
	#GPIO_AF1_TIM3
 ((
ušt8_t
)0x01Uè

	)

81 
	#GPIO_AF1_USART1
 ((
ušt8_t
)0x01Uè

	)

82 
	#GPIO_AF1_EVENTOUT
 ((
ušt8_t
)0x01Uè

	)

83 
	#GPIO_AF1_I2C1
 ((
ušt8_t
)0x01Uè

	)

84 
	#GPIO_AF1_IR
 ((
ušt8_t
)0x01Uè

	)

87 
	#GPIO_AF2_TIM1
 ((
ušt8_t
)0x02Uè

	)

88 
	#GPIO_AF2_TIM16
 ((
ušt8_t
)0x02Uè

	)

89 
	#GPIO_AF2_TIM17
 ((
ušt8_t
)0x02Uè

	)

90 
	#GPIO_AF2_EVENTOUT
 ((
ušt8_t
)0x02Uè

	)

93 
	#GPIO_AF3_EVENTOUT
 ((
ušt8_t
)0x03Uè

	)

94 
	#GPIO_AF3_I2C1
 ((
ušt8_t
)0x03Uè

	)

97 
	#GPIO_AF4_TIM14
 ((
ušt8_t
)0x04Uè

	)

98 
	#GPIO_AF4_I2C1
 ((
ušt8_t
)0x04Uè

	)

101 
	#GPIO_AF5_TIM16
 ((
ušt8_t
)0x05Uè

	)

102 
	#GPIO_AF5_TIM17
 ((
ušt8_t
)0x05Uè

	)

105 
	#GPIO_AF6_EVENTOUT
 ((
ušt8_t
)0x06Uè

	)

107 
	#IS_GPIO_AF
(
AF
è((AFè<ð(
ušt8_t
)0x06U)

	)

112 #ià
defšed
 (
STM32F030x8
)

114 
	#GPIO_AF0_EVENTOUT
 ((
ušt8_t
)0x00Uè

	)

115 
	#GPIO_AF0_MCO
 ((
ušt8_t
)0x00Uè

	)

116 
	#GPIO_AF0_SPI1
 ((
ušt8_t
)0x00Uè

	)

117 
	#GPIO_AF0_SPI2
 ((
ušt8_t
)0x00Uè

	)

118 
	#GPIO_AF0_TIM15
 ((
ušt8_t
)0x00Uè

	)

119 
	#GPIO_AF0_TIM17
 ((
ušt8_t
)0x00Uè

	)

120 
	#GPIO_AF0_SWDIO
 ((
ušt8_t
)0x00Uè

	)

121 
	#GPIO_AF0_SWCLK
 ((
ušt8_t
)0x00Uè

	)

122 
	#GPIO_AF0_TIM14
 ((
ušt8_t
)0x00Uè

	)

123 
	#GPIO_AF0_USART1
 ((
ušt8_t
)0x00Uè

	)

124 
	#GPIO_AF0_IR
 ((
ušt8_t
)0x00Uè

	)

125 
	#GPIO_AF0_TIM3
 ((
ušt8_t
)0x00Uè

	)

128 
	#GPIO_AF1_TIM3
 ((
ušt8_t
)0x01Uè

	)

129 
	#GPIO_AF1_TIM15
 ((
ušt8_t
)0x01Uè

	)

130 
	#GPIO_AF1_USART1
 ((
ušt8_t
)0x01Uè

	)

131 
	#GPIO_AF1_USART2
 ((
ušt8_t
)0x01Uè

	)

132 
	#GPIO_AF1_EVENTOUT
 ((
ušt8_t
)0x01Uè

	)

133 
	#GPIO_AF1_I2C1
 ((
ušt8_t
)0x01Uè

	)

134 
	#GPIO_AF1_I2C2
 ((
ušt8_t
)0x01Uè

	)

135 
	#GPIO_AF1_IR
 ((
ušt8_t
)0x01Uè

	)

138 
	#GPIO_AF2_TIM1
 ((
ušt8_t
)0x02Uè

	)

139 
	#GPIO_AF2_TIM16
 ((
ušt8_t
)0x02Uè

	)

140 
	#GPIO_AF2_TIM17
 ((
ušt8_t
)0x02Uè

	)

141 
	#GPIO_AF2_EVENTOUT
 ((
ušt8_t
)0x02Uè

	)

144 
	#GPIO_AF3_EVENTOUT
 ((
ušt8_t
)0x03Uè

	)

145 
	#GPIO_AF3_I2C1
 ((
ušt8_t
)0x03Uè

	)

146 
	#GPIO_AF3_TIM15
 ((
ušt8_t
)0x03Uè

	)

149 
	#GPIO_AF4_TIM14
 ((
ušt8_t
)0x04Uè

	)

152 
	#GPIO_AF5_TIM16
 ((
ušt8_t
)0x05Uè

	)

153 
	#GPIO_AF5_TIM17
 ((
ušt8_t
)0x05Uè

	)

156 
	#GPIO_AF6_EVENTOUT
 ((
ušt8_t
)0x06Uè

	)

158 
	#IS_GPIO_AF
(
AF
è((AFè<ð(
ušt8_t
)0x06U)

	)

162 #ià
defšed
 (
STM32F031x6
è|| defšed (
STM32F038xx
)

165 
	#GPIO_AF0_EVENTOUT
 ((
ušt8_t
)0x00Uè

	)

166 
	#GPIO_AF0_MCO
 ((
ušt8_t
)0x00Uè

	)

167 
	#GPIO_AF0_SPI1
 ((
ušt8_t
)0x00Uè

	)

168 
	#GPIO_AF0_TIM17
 ((
ušt8_t
)0x00Uè

	)

169 
	#GPIO_AF0_SWDAT
 ((
ušt8_t
)0x00Uè

	)

170 
	#GPIO_AF0_SWCLK
 ((
ušt8_t
)0x00Uè

	)

171 
	#GPIO_AF0_TIM14
 ((
ušt8_t
)0x00Uè

	)

172 
	#GPIO_AF0_USART1
 ((
ušt8_t
)0x00Uè

	)

173 
	#GPIO_AF0_IR
 ((
ušt8_t
)0x00Uè

	)

176 
	#GPIO_AF1_TIM3
 ((
ušt8_t
)0x01Uè

	)

177 
	#GPIO_AF1_USART1
 ((
ušt8_t
)0x01Uè

	)

178 
	#GPIO_AF1_IR
 ((
ušt8_t
)0x01Uè

	)

179 
	#GPIO_AF1_EVENTOUT
 ((
ušt8_t
)0x01Uè

	)

180 
	#GPIO_AF1_I2C1
 ((
ušt8_t
)0x01Uè

	)

183 
	#GPIO_AF2_TIM1
 ((
ušt8_t
)0x02Uè

	)

184 
	#GPIO_AF2_TIM2
 ((
ušt8_t
)0x02Uè

	)

185 
	#GPIO_AF2_TIM16
 ((
ušt8_t
)0x02Uè

	)

186 
	#GPIO_AF2_TIM17
 ((
ušt8_t
)0x02Uè

	)

187 
	#GPIO_AF2_EVENTOUT
 ((
ušt8_t
)0x02Uè

	)

190 
	#GPIO_AF3_EVENTOUT
 ((
ušt8_t
)0x03Uè

	)

191 
	#GPIO_AF3_I2C1
 ((
ušt8_t
)0x03Uè

	)

194 
	#GPIO_AF4_TIM14
 ((
ušt8_t
)0x04Uè

	)

195 
	#GPIO_AF4_I2C1
 ((
ušt8_t
)0x04Uè

	)

198 
	#GPIO_AF5_TIM16
 ((
ušt8_t
)0x05Uè

	)

199 
	#GPIO_AF5_TIM17
 ((
ušt8_t
)0x05Uè

	)

202 
	#GPIO_AF6_EVENTOUT
 ((
ušt8_t
)0x06Uè

	)

204 
	#IS_GPIO_AF
(
AF
è((AFè<ð(
ušt8_t
)0x06U)

	)

208 #ià
defšed
 (
STM32F051x8
è|| defšed (
STM32F058xx
)

211 
	#GPIO_AF0_EVENTOUT
 ((
ušt8_t
)0x00Uè

	)

212 
	#GPIO_AF0_MCO
 ((
ušt8_t
)0x00Uè

	)

213 
	#GPIO_AF0_SPI1
 ((
ušt8_t
)0x00Uè

	)

214 
	#GPIO_AF0_SPI2
 ((
ušt8_t
)0x00Uè

	)

215 
	#GPIO_AF0_TIM15
 ((
ušt8_t
)0x00Uè

	)

216 
	#GPIO_AF0_TIM17
 ((
ušt8_t
)0x00Uè

	)

217 
	#GPIO_AF0_SWDIO
 ((
ušt8_t
)0x00Uè

	)

218 
	#GPIO_AF0_SWCLK
 ((
ušt8_t
)0x00Uè

	)

219 
	#GPIO_AF0_TIM14
 ((
ušt8_t
)0x00Uè

	)

220 
	#GPIO_AF0_USART1
 ((
ušt8_t
)0x00Uè

	)

221 
	#GPIO_AF0_IR
 ((
ušt8_t
)0x00Uè

	)

222 
	#GPIO_AF0_CEC
 ((
ušt8_t
)0x00Uè

	)

225 
	#GPIO_AF1_TIM3
 ((
ušt8_t
)0x01Uè

	)

226 
	#GPIO_AF1_TIM15
 ((
ušt8_t
)0x01Uè

	)

227 
	#GPIO_AF1_USART1
 ((
ušt8_t
)0x01Uè

	)

228 
	#GPIO_AF1_USART2
 ((
ušt8_t
)0x01Uè

	)

229 
	#GPIO_AF1_EVENTOUT
 ((
ušt8_t
)0x01Uè

	)

230 
	#GPIO_AF1_I2C1
 ((
ušt8_t
)0x01Uè

	)

231 
	#GPIO_AF1_I2C2
 ((
ušt8_t
)0x01Uè

	)

232 
	#GPIO_AF1_IR
 ((
ušt8_t
)0x01Uè

	)

233 
	#GPIO_AF1_CEC
 ((
ušt8_t
)0x01Uè

	)

236 
	#GPIO_AF2_TIM1
 ((
ušt8_t
)0x02Uè

	)

237 
	#GPIO_AF2_TIM2
 ((
ušt8_t
)0x02Uè

	)

238 
	#GPIO_AF2_TIM16
 ((
ušt8_t
)0x02Uè

	)

239 
	#GPIO_AF2_TIM17
 ((
ušt8_t
)0x02Uè

	)

240 
	#GPIO_AF2_EVENTOUT
 ((
ušt8_t
)0x02Uè

	)

243 
	#GPIO_AF3_EVENTOUT
 ((
ušt8_t
)0x03Uè

	)

244 
	#GPIO_AF3_I2C1
 ((
ušt8_t
)0x03Uè

	)

245 
	#GPIO_AF3_TIM15
 ((
ušt8_t
)0x03Uè

	)

246 
	#GPIO_AF3_TSC
 ((
ušt8_t
)0x03Uè

	)

249 
	#GPIO_AF4_TIM14
 ((
ušt8_t
)0x04Uè

	)

252 
	#GPIO_AF5_TIM16
 ((
ušt8_t
)0x05Uè

	)

253 
	#GPIO_AF5_TIM17
 ((
ušt8_t
)0x05Uè

	)

256 
	#GPIO_AF6_EVENTOUT
 ((
ušt8_t
)0x06Uè

	)

259 
	#GPIO_AF7_COMP1
 ((
ušt8_t
)0x07Uè

	)

260 
	#GPIO_AF7_COMP2
 ((
ušt8_t
)0x07Uè

	)

262 
	#IS_GPIO_AF
(
AF
è((AFè<ð(
ušt8_t
)0x07U)

	)

266 #ià
defšed
 (
STM32F071xB
)

269 
	#GPIO_AF0_EVENTOUT
 ((
ušt8_t
)0x00Uè

	)

270 
	#GPIO_AF0_SWDIO
 ((
ušt8_t
)0x00Uè

	)

271 
	#GPIO_AF0_SWCLK
 ((
ušt8_t
)0x00Uè

	)

272 
	#GPIO_AF0_MCO
 ((
ušt8_t
)0x00Uè

	)

273 
	#GPIO_AF0_CEC
 ((
ušt8_t
)0x00Uè

	)

274 
	#GPIO_AF0_CRS
 ((
ušt8_t
)0x00Uè

	)

275 
	#GPIO_AF0_IR
 ((
ušt8_t
)0x00Uè

	)

276 
	#GPIO_AF0_SPI1
 ((
ušt8_t
)0x00Uè

	)

277 
	#GPIO_AF0_SPI2
 ((
ušt8_t
)0x00Uè

	)

278 
	#GPIO_AF0_TIM1
 ((
ušt8_t
)0x00Uè

	)

279 
	#GPIO_AF0_TIM3
 ((
ušt8_t
)0x00Uè

	)

280 
	#GPIO_AF0_TIM14
 ((
ušt8_t
)0x00Uè

	)

281 
	#GPIO_AF0_TIM15
 ((
ušt8_t
)0x00Uè

	)

282 
	#GPIO_AF0_TIM16
 ((
ušt8_t
)0x00Uè

	)

283 
	#GPIO_AF0_TIM17
 ((
ušt8_t
)0x00Uè

	)

284 
	#GPIO_AF0_TSC
 ((
ušt8_t
)0x00Uè

	)

285 
	#GPIO_AF0_USART1
 ((
ušt8_t
)0x00Uè

	)

286 
	#GPIO_AF0_USART2
 ((
ušt8_t
)0x00Uè

	)

287 
	#GPIO_AF0_USART3
 ((
ušt8_t
)0x00Uè

	)

288 
	#GPIO_AF0_USART4
 ((
ušt8_t
)0x00Uè

	)

291 
	#GPIO_AF1_TIM3
 ((
ušt8_t
)0x01Uè

	)

292 
	#GPIO_AF1_TIM15
 ((
ušt8_t
)0x01Uè

	)

293 
	#GPIO_AF1_USART1
 ((
ušt8_t
)0x01Uè

	)

294 
	#GPIO_AF1_USART2
 ((
ušt8_t
)0x01Uè

	)

295 
	#GPIO_AF1_USART3
 ((
ušt8_t
)0x01Uè

	)

296 
	#GPIO_AF1_IR
 ((
ušt8_t
)0x01Uè

	)

297 
	#GPIO_AF1_CEC
 ((
ušt8_t
)0x01Uè

	)

298 
	#GPIO_AF1_EVENTOUT
 ((
ušt8_t
)0x01Uè

	)

299 
	#GPIO_AF1_I2C1
 ((
ušt8_t
)0x01Uè

	)

300 
	#GPIO_AF1_I2C2
 ((
ušt8_t
)0x01Uè

	)

301 
	#GPIO_AF1_TSC
 ((
ušt8_t
)0x01Uè

	)

302 
	#GPIO_AF1_SPI1
 ((
ušt8_t
)0x01Uè

	)

303 
	#GPIO_AF1_SPI2
 ((
ušt8_t
)0x01Uè

	)

306 
	#GPIO_AF2_TIM1
 ((
ušt8_t
)0x02Uè

	)

307 
	#GPIO_AF2_TIM2
 ((
ušt8_t
)0x02Uè

	)

308 
	#GPIO_AF2_TIM16
 ((
ušt8_t
)0x02Uè

	)

309 
	#GPIO_AF2_TIM17
 ((
ušt8_t
)0x02Uè

	)

310 
	#GPIO_AF2_EVENTOUT
 ((
ušt8_t
)0x02Uè

	)

313 
	#GPIO_AF3_EVENTOUT
 ((
ušt8_t
)0x03Uè

	)

314 
	#GPIO_AF3_TSC
 ((
ušt8_t
)0x03Uè

	)

315 
	#GPIO_AF3_TIM15
 ((
ušt8_t
)0x03Uè

	)

316 
	#GPIO_AF3_I2C1
 ((
ušt8_t
)0x03Uè

	)

319 
	#GPIO_AF4_TIM14
 ((
ušt8_t
)0x04Uè

	)

320 
	#GPIO_AF4_USART4
 ((
ušt8_t
)0x04Uè

	)

321 
	#GPIO_AF4_USART3
 ((
ušt8_t
)0x04Uè

	)

322 
	#GPIO_AF4_CRS
 ((
ušt8_t
)0x04Uè

	)

325 
	#GPIO_AF5_TIM15
 ((
ušt8_t
)0x05Uè

	)

326 
	#GPIO_AF5_TIM16
 ((
ušt8_t
)0x05Uè

	)

327 
	#GPIO_AF5_TIM17
 ((
ušt8_t
)0x05Uè

	)

328 
	#GPIO_AF5_SPI2
 ((
ušt8_t
)0x05Uè

	)

329 
	#GPIO_AF5_I2C2
 ((
ušt8_t
)0x05Uè

	)

332 
	#GPIO_AF6_EVENTOUT
 ((
ušt8_t
)0x06Uè

	)

335 
	#GPIO_AF7_COMP1
 ((
ušt8_t
)0x07Uè

	)

336 
	#GPIO_AF7_COMP2
 ((
ušt8_t
)0x07Uè

	)

338 
	#IS_GPIO_AF
(
AF
è((AFè<ð(
ušt8_t
)0x07U)

	)

343 #ià
defšed
(
STM32F091xC
è|| defšed(
STM32F098xx
)

346 
	#GPIO_AF0_EVENTOUT
 ((
ušt8_t
)0x00Uè

	)

347 
	#GPIO_AF0_SWDIO
 ((
ušt8_t
)0x00Uè

	)

348 
	#GPIO_AF0_SWCLK
 ((
ušt8_t
)0x00Uè

	)

349 
	#GPIO_AF0_MCO
 ((
ušt8_t
)0x00Uè

	)

350 
	#GPIO_AF0_CEC
 ((
ušt8_t
)0x00Uè

	)

351 
	#GPIO_AF0_CRS
 ((
ušt8_t
)0x00Uè

	)

352 
	#GPIO_AF0_IR
 ((
ušt8_t
)0x00Uè

	)

353 
	#GPIO_AF0_SPI1
 ((
ušt8_t
)0x00Uè

	)

354 
	#GPIO_AF0_SPI2
 ((
ušt8_t
)0x00Uè

	)

355 
	#GPIO_AF0_TIM1
 ((
ušt8_t
)0x00Uè

	)

356 
	#GPIO_AF0_TIM3
 ((
ušt8_t
)0x00Uè

	)

357 
	#GPIO_AF0_TIM14
 ((
ušt8_t
)0x00Uè

	)

358 
	#GPIO_AF0_TIM15
 ((
ušt8_t
)0x00Uè

	)

359 
	#GPIO_AF0_TIM16
 ((
ušt8_t
)0x00Uè

	)

360 
	#GPIO_AF0_TIM17
 ((
ušt8_t
)0x00Uè

	)

361 
	#GPIO_AF0_TSC
 ((
ušt8_t
)0x00Uè

	)

362 
	#GPIO_AF0_USART1
 ((
ušt8_t
)0x00Uè

	)

363 
	#GPIO_AF0_USART2
 ((
ušt8_t
)0x00Uè

	)

364 
	#GPIO_AF0_USART3
 ((
ušt8_t
)0x00Uè

	)

365 
	#GPIO_AF0_USART4
 ((
ušt8_t
)0x00Uè

	)

366 
	#GPIO_AF0_USART8
 ((
ušt8_t
)0x00Uè

	)

367 
	#GPIO_AF0_CAN
 ((
ušt8_t
)0x00Uè

	)

370 
	#GPIO_AF1_TIM3
 ((
ušt8_t
)0x01Uè

	)

371 
	#GPIO_AF1_TIM15
 ((
ušt8_t
)0x01Uè

	)

372 
	#GPIO_AF1_USART1
 ((
ušt8_t
)0x01Uè

	)

373 
	#GPIO_AF1_USART2
 ((
ušt8_t
)0x01Uè

	)

374 
	#GPIO_AF1_USART3
 ((
ušt8_t
)0x01Uè

	)

375 
	#GPIO_AF1_USART4
 ((
ušt8_t
)0x01Uè

	)

376 
	#GPIO_AF1_USART5
 ((
ušt8_t
)0x01Uè

	)

377 
	#GPIO_AF1_USART6
 ((
ušt8_t
)0x01Uè

	)

378 
	#GPIO_AF1_USART7
 ((
ušt8_t
)0x01Uè

	)

379 
	#GPIO_AF1_USART8
 ((
ušt8_t
)0x01Uè

	)

380 
	#GPIO_AF1_IR
 ((
ušt8_t
)0x01Uè

	)

381 
	#GPIO_AF1_CEC
 ((
ušt8_t
)0x01Uè

	)

382 
	#GPIO_AF1_EVENTOUT
 ((
ušt8_t
)0x01Uè

	)

383 
	#GPIO_AF1_I2C1
 ((
ušt8_t
)0x01Uè

	)

384 
	#GPIO_AF1_I2C2
 ((
ušt8_t
)0x01Uè

	)

385 
	#GPIO_AF1_TSC
 ((
ušt8_t
)0x01Uè

	)

386 
	#GPIO_AF1_SPI1
 ((
ušt8_t
)0x01Uè

	)

387 
	#GPIO_AF1_SPI2
 ((
ušt8_t
)0x01Uè

	)

390 
	#GPIO_AF2_TIM1
 ((
ušt8_t
)0x02Uè

	)

391 
	#GPIO_AF2_TIM2
 ((
ušt8_t
)0x02Uè

	)

392 
	#GPIO_AF2_TIM16
 ((
ušt8_t
)0x02Uè

	)

393 
	#GPIO_AF2_TIM17
 ((
ušt8_t
)0x02Uè

	)

394 
	#GPIO_AF2_EVENTOUT
 ((
ušt8_t
)0x02Uè

	)

395 
	#GPIO_AF2_USART5
 ((
ušt8_t
)0x02Uè

	)

396 
	#GPIO_AF2_USART6
 ((
ušt8_t
)0x02Uè

	)

397 
	#GPIO_AF2_USART7
 ((
ušt8_t
)0x02Uè

	)

398 
	#GPIO_AF2_USART8
 ((
ušt8_t
)0x02Uè

	)

401 
	#GPIO_AF3_EVENTOUT
 ((
ušt8_t
)0x03Uè

	)

402 
	#GPIO_AF3_TSC
 ((
ušt8_t
)0x03Uè

	)

403 
	#GPIO_AF3_TIM15
 ((
ušt8_t
)0x03Uè

	)

404 
	#GPIO_AF3_I2C1
 ((
ušt8_t
)0x03Uè

	)

407 
	#GPIO_AF4_TIM14
 ((
ušt8_t
)0x04Uè

	)

408 
	#GPIO_AF4_USART4
 ((
ušt8_t
)0x04Uè

	)

409 
	#GPIO_AF4_USART3
 ((
ušt8_t
)0x04Uè

	)

410 
	#GPIO_AF4_CRS
 ((
ušt8_t
)0x04Uè

	)

411 
	#GPIO_AF4_CAN
 ((
ušt8_t
)0x04Uè

	)

412 
	#GPIO_AF4_I2C1
 ((
ušt8_t
)0x04Uè

	)

413 
	#GPIO_AF4_USART5
 ((
ušt8_t
)0x04Uè

	)

416 
	#GPIO_AF5_TIM15
 ((
ušt8_t
)0x05Uè

	)

417 
	#GPIO_AF5_TIM16
 ((
ušt8_t
)0x05Uè

	)

418 
	#GPIO_AF5_TIM17
 ((
ušt8_t
)0x05Uè

	)

419 
	#GPIO_AF5_SPI2
 ((
ušt8_t
)0x05Uè

	)

420 
	#GPIO_AF5_I2C2
 ((
ušt8_t
)0x05Uè

	)

421 
	#GPIO_AF5_MCO
 ((
ušt8_t
)0x05Uè

	)

422 
	#GPIO_AF5_USART6
 ((
ušt8_t
)0x05Uè

	)

425 
	#GPIO_AF6_EVENTOUT
 ((
ušt8_t
)0x06Uè

	)

428 
	#GPIO_AF7_COMP1
 ((
ušt8_t
)0x07Uè

	)

429 
	#GPIO_AF7_COMP2
 ((
ušt8_t
)0x07Uè

	)

431 
	#IS_GPIO_AF
(
AF
è((AFè<ð(
ušt8_t
)0x07U)

	)

435 #ià
defšed
(
STM32F030xC
)

438 
	#GPIO_AF0_EVENTOUT
 ((
ušt8_t
)0x00Uè

	)

439 
	#GPIO_AF0_SWDIO
 ((
ušt8_t
)0x00Uè

	)

440 
	#GPIO_AF0_SWCLK
 ((
ušt8_t
)0x00Uè

	)

441 
	#GPIO_AF0_MCO
 ((
ušt8_t
)0x00Uè

	)

442 
	#GPIO_AF0_IR
 ((
ušt8_t
)0x00Uè

	)

443 
	#GPIO_AF0_SPI1
 ((
ušt8_t
)0x00Uè

	)

444 
	#GPIO_AF0_SPI2
 ((
ušt8_t
)0x00Uè

	)

445 
	#GPIO_AF0_TIM3
 ((
ušt8_t
)0x00Uè

	)

446 
	#GPIO_AF0_TIM14
 ((
ušt8_t
)0x00Uè

	)

447 
	#GPIO_AF0_TIM15
 ((
ušt8_t
)0x00Uè

	)

448 
	#GPIO_AF0_TIM17
 ((
ušt8_t
)0x00Uè

	)

449 
	#GPIO_AF0_USART1
 ((
ušt8_t
)0x00Uè

	)

450 
	#GPIO_AF0_USART4
 ((
ušt8_t
)0x00Uè

	)

453 
	#GPIO_AF1_TIM3
 ((
ušt8_t
)0x01Uè

	)

454 
	#GPIO_AF1_TIM15
 ((
ušt8_t
)0x01Uè

	)

455 
	#GPIO_AF1_USART1
 ((
ušt8_t
)0x01Uè

	)

456 
	#GPIO_AF1_USART2
 ((
ušt8_t
)0x01Uè

	)

457 
	#GPIO_AF1_USART3
 ((
ušt8_t
)0x01Uè

	)

458 
	#GPIO_AF1_IR
 ((
ušt8_t
)0x01Uè

	)

459 
	#GPIO_AF1_EVENTOUT
 ((
ušt8_t
)0x01Uè

	)

460 
	#GPIO_AF1_I2C1
 ((
ušt8_t
)0x01Uè

	)

461 
	#GPIO_AF1_I2C2
 ((
ušt8_t
)0x01Uè

	)

462 
	#GPIO_AF1_SPI2
 ((
ušt8_t
)0x01Uè

	)

465 
	#GPIO_AF2_TIM1
 ((
ušt8_t
)0x02Uè

	)

466 
	#GPIO_AF2_TIM16
 ((
ušt8_t
)0x02Uè

	)

467 
	#GPIO_AF2_TIM17
 ((
ušt8_t
)0x02Uè

	)

468 
	#GPIO_AF2_EVENTOUT
 ((
ušt8_t
)0x02Uè

	)

469 
	#GPIO_AF2_USART5
 ((
ušt8_t
)0x02Uè

	)

470 
	#GPIO_AF2_USART6
 ((
ušt8_t
)0x02Uè

	)

473 
	#GPIO_AF3_EVENTOUT
 ((
ušt8_t
)0x03Uè

	)

474 
	#GPIO_AF3_TIM15
 ((
ušt8_t
)0x03Uè

	)

475 
	#GPIO_AF3_I2C1
 ((
ušt8_t
)0x03Uè

	)

478 
	#GPIO_AF4_TIM14
 ((
ušt8_t
)0x04Uè

	)

479 
	#GPIO_AF4_USART4
 ((
ušt8_t
)0x04Uè

	)

480 
	#GPIO_AF4_USART3
 ((
ušt8_t
)0x04Uè

	)

481 
	#GPIO_AF4_I2C1
 ((
ušt8_t
)0x04Uè

	)

482 
	#GPIO_AF4_USART5
 ((
ušt8_t
)0x04Uè

	)

485 
	#GPIO_AF5_TIM15
 ((
ušt8_t
)0x05Uè

	)

486 
	#GPIO_AF5_TIM16
 ((
ušt8_t
)0x05Uè

	)

487 
	#GPIO_AF5_TIM17
 ((
ušt8_t
)0x05Uè

	)

488 
	#GPIO_AF5_SPI2
 ((
ušt8_t
)0x05Uè

	)

489 
	#GPIO_AF5_I2C2
 ((
ušt8_t
)0x05Uè

	)

490 
	#GPIO_AF5_MCO
 ((
ušt8_t
)0x05Uè

	)

491 
	#GPIO_AF5_USART6
 ((
ušt8_t
)0x05Uè

	)

494 
	#GPIO_AF6_EVENTOUT
 ((
ušt8_t
)0x06Uè

	)

496 
	#IS_GPIO_AF
(
AF
è((AFè<ð(
ušt8_t
)0x06U)

	)

500 #ià
defšed
 (
STM32F072xB
è|| defšed (
STM32F078xx
)

503 
	#GPIO_AF0_EVENTOUT
 ((
ušt8_t
)0x00Uè

	)

504 
	#GPIO_AF0_SWDIO
 ((
ušt8_t
)0x00Uè

	)

505 
	#GPIO_AF0_SWCLK
 ((
ušt8_t
)0x00Uè

	)

506 
	#GPIO_AF0_MCO
 ((
ušt8_t
)0x00Uè

	)

507 
	#GPIO_AF0_CEC
 ((
ušt8_t
)0x00Uè

	)

508 
	#GPIO_AF0_CRS
 ((
ušt8_t
)0x00Uè

	)

509 
	#GPIO_AF0_IR
 ((
ušt8_t
)0x00Uè

	)

510 
	#GPIO_AF0_SPI1
 ((
ušt8_t
)0x00Uè

	)

511 
	#GPIO_AF0_SPI2
 ((
ušt8_t
)0x00Uè

	)

512 
	#GPIO_AF0_TIM1
 ((
ušt8_t
)0x00Uè

	)

513 
	#GPIO_AF0_TIM3
 ((
ušt8_t
)0x00Uè

	)

514 
	#GPIO_AF0_TIM14
 ((
ušt8_t
)0x00Uè

	)

515 
	#GPIO_AF0_TIM15
 ((
ušt8_t
)0x00Uè

	)

516 
	#GPIO_AF0_TIM16
 ((
ušt8_t
)0x00Uè

	)

517 
	#GPIO_AF0_TIM17
 ((
ušt8_t
)0x00Uè

	)

518 
	#GPIO_AF0_TSC
 ((
ušt8_t
)0x00Uè

	)

519 
	#GPIO_AF0_USART1
 ((
ušt8_t
)0x00Uè

	)

520 
	#GPIO_AF0_USART2
 ((
ušt8_t
)0x00Uè

	)

521 
	#GPIO_AF0_USART3
 ((
ušt8_t
)0x00Uè

	)

522 
	#GPIO_AF0_USART4
 ((
ušt8_t
)0x00Uè

	)

523 
	#GPIO_AF0_CAN
 ((
ušt8_t
)0x00Uè

	)

526 
	#GPIO_AF1_TIM3
 ((
ušt8_t
)0x01Uè

	)

527 
	#GPIO_AF1_TIM15
 ((
ušt8_t
)0x01Uè

	)

528 
	#GPIO_AF1_USART1
 ((
ušt8_t
)0x01Uè

	)

529 
	#GPIO_AF1_USART2
 ((
ušt8_t
)0x01Uè

	)

530 
	#GPIO_AF1_USART3
 ((
ušt8_t
)0x01Uè

	)

531 
	#GPIO_AF1_IR
 ((
ušt8_t
)0x01Uè

	)

532 
	#GPIO_AF1_CEC
 ((
ušt8_t
)0x01Uè

	)

533 
	#GPIO_AF1_EVENTOUT
 ((
ušt8_t
)0x01Uè

	)

534 
	#GPIO_AF1_I2C1
 ((
ušt8_t
)0x01Uè

	)

535 
	#GPIO_AF1_I2C2
 ((
ušt8_t
)0x01Uè

	)

536 
	#GPIO_AF1_TSC
 ((
ušt8_t
)0x01Uè

	)

537 
	#GPIO_AF1_SPI1
 ((
ušt8_t
)0x01Uè

	)

538 
	#GPIO_AF1_SPI2
 ((
ušt8_t
)0x01Uè

	)

541 
	#GPIO_AF2_TIM1
 ((
ušt8_t
)0x02Uè

	)

542 
	#GPIO_AF2_TIM2
 ((
ušt8_t
)0x02Uè

	)

543 
	#GPIO_AF2_TIM16
 ((
ušt8_t
)0x02Uè

	)

544 
	#GPIO_AF2_TIM17
 ((
ušt8_t
)0x02Uè

	)

545 
	#GPIO_AF2_EVENTOUT
 ((
ušt8_t
)0x02Uè

	)

546 
	#GPIO_AF2_USB
 ((
ušt8_t
)0x02Uè

	)

549 
	#GPIO_AF3_EVENTOUT
 ((
ušt8_t
)0x03Uè

	)

550 
	#GPIO_AF3_TSC
 ((
ušt8_t
)0x03Uè

	)

551 
	#GPIO_AF3_TIM15
 ((
ušt8_t
)0x03Uè

	)

552 
	#GPIO_AF3_I2C1
 ((
ušt8_t
)0x03Uè

	)

555 
	#GPIO_AF4_TIM14
 ((
ušt8_t
)0x04Uè

	)

556 
	#GPIO_AF4_USART4
 ((
ušt8_t
)0x04Uè

	)

557 
	#GPIO_AF4_USART3
 ((
ušt8_t
)0x04Uè

	)

558 
	#GPIO_AF4_CRS
 ((
ušt8_t
)0x04Uè

	)

559 
	#GPIO_AF4_CAN
 ((
ušt8_t
)0x04Uè

	)

562 
	#GPIO_AF5_TIM15
 ((
ušt8_t
)0x05Uè

	)

563 
	#GPIO_AF5_TIM16
 ((
ušt8_t
)0x05Uè

	)

564 
	#GPIO_AF5_TIM17
 ((
ušt8_t
)0x05Uè

	)

565 
	#GPIO_AF5_SPI2
 ((
ušt8_t
)0x05Uè

	)

566 
	#GPIO_AF5_I2C2
 ((
ušt8_t
)0x05Uè

	)

569 
	#GPIO_AF6_EVENTOUT
 ((
ušt8_t
)0x06Uè

	)

572 
	#GPIO_AF7_COMP1
 ((
ušt8_t
)0x07Uè

	)

573 
	#GPIO_AF7_COMP2
 ((
ušt8_t
)0x07Uè

	)

575 
	#IS_GPIO_AF
(
AF
è((AFè<ð(
ušt8_t
)0x07U)

	)

579 #ià
defšed
 (
STM32F070xB
)

582 
	#GPIO_AF0_EVENTOUT
 ((
ušt8_t
)0x00Uè

	)

583 
	#GPIO_AF0_SWDIO
 ((
ušt8_t
)0x00Uè

	)

584 
	#GPIO_AF0_SWCLK
 ((
ušt8_t
)0x00Uè

	)

585 
	#GPIO_AF0_MCO
 ((
ušt8_t
)0x00Uè

	)

586 
	#GPIO_AF0_IR
 ((
ušt8_t
)0x00Uè

	)

587 
	#GPIO_AF0_SPI1
 ((
ušt8_t
)0x00Uè

	)

588 
	#GPIO_AF0_SPI2
 ((
ušt8_t
)0x00Uè

	)

589 
	#GPIO_AF0_TIM3
 ((
ušt8_t
)0x00Uè

	)

590 
	#GPIO_AF0_TIM14
 ((
ušt8_t
)0x00Uè

	)

591 
	#GPIO_AF0_TIM15
 ((
ušt8_t
)0x00Uè

	)

592 
	#GPIO_AF0_TIM17
 ((
ušt8_t
)0x00Uè

	)

593 
	#GPIO_AF0_USART1
 ((
ušt8_t
)0x00Uè

	)

594 
	#GPIO_AF0_USART4
 ((
ušt8_t
)0x00Uè

	)

597 
	#GPIO_AF1_TIM3
 ((
ušt8_t
)0x01Uè

	)

598 
	#GPIO_AF1_TIM15
 ((
ušt8_t
)0x01Uè

	)

599 
	#GPIO_AF1_USART1
 ((
ušt8_t
)0x01Uè

	)

600 
	#GPIO_AF1_USART2
 ((
ušt8_t
)0x01Uè

	)

601 
	#GPIO_AF1_USART3
 ((
ušt8_t
)0x01Uè

	)

602 
	#GPIO_AF1_IR
 ((
ušt8_t
)0x01Uè

	)

603 
	#GPIO_AF1_EVENTOUT
 ((
ušt8_t
)0x01Uè

	)

604 
	#GPIO_AF1_I2C1
 ((
ušt8_t
)0x01Uè

	)

605 
	#GPIO_AF1_I2C2
 ((
ušt8_t
)0x01Uè

	)

606 
	#GPIO_AF1_SPI2
 ((
ušt8_t
)0x01Uè

	)

609 
	#GPIO_AF2_TIM1
 ((
ušt8_t
)0x02Uè

	)

610 
	#GPIO_AF2_TIM16
 ((
ušt8_t
)0x02Uè

	)

611 
	#GPIO_AF2_TIM17
 ((
ušt8_t
)0x02Uè

	)

612 
	#GPIO_AF2_EVENTOUT
 ((
ušt8_t
)0x02Uè

	)

613 
	#GPIO_AF2_USB
 ((
ušt8_t
)0x02Uè

	)

616 
	#GPIO_AF3_EVENTOUT
 ((
ušt8_t
)0x03Uè

	)

617 
	#GPIO_AF3_I2C1
 ((
ušt8_t
)0x03Uè

	)

618 
	#GPIO_AF3_TIM15
 ((
ušt8_t
)0x03Uè

	)

621 
	#GPIO_AF4_TIM14
 ((
ušt8_t
)0x04Uè

	)

622 
	#GPIO_AF4_USART4
 ((
ušt8_t
)0x04Uè

	)

623 
	#GPIO_AF4_USART3
 ((
ušt8_t
)0x04Uè

	)

626 
	#GPIO_AF5_TIM15
 ((
ušt8_t
)0x05Uè

	)

627 
	#GPIO_AF5_TIM16
 ((
ušt8_t
)0x05Uè

	)

628 
	#GPIO_AF5_TIM17
 ((
ušt8_t
)0x05Uè

	)

629 
	#GPIO_AF5_SPI2
 ((
ušt8_t
)0x05Uè

	)

630 
	#GPIO_AF5_I2C2
 ((
ušt8_t
)0x05Uè

	)

633 
	#GPIO_AF6_EVENTOUT
 ((
ušt8_t
)0x06Uè

	)

635 
	#IS_GPIO_AF
(
AF
è((AFè<ð(
ušt8_t
)0x06U)

	)

639 #ià
defšed
 (
STM32F042x6
è|| defšed (
STM32F048xx
)

642 
	#GPIO_AF0_EVENTOUT
 ((
ušt8_t
)0x00Uè

	)

643 
	#GPIO_AF0_CEC
 ((
ušt8_t
)0x00Uè

	)

644 
	#GPIO_AF0_CRS
 ((
ušt8_t
)0x00Uè

	)

645 
	#GPIO_AF0_IR
 ((
ušt8_t
)0x00Uè

	)

646 
	#GPIO_AF0_MCO
 ((
ušt8_t
)0x00Uè

	)

647 
	#GPIO_AF0_SPI1
 ((
ušt8_t
)0x00Uè

	)

648 
	#GPIO_AF0_SPI2
 ((
ušt8_t
)0x00Uè

	)

649 
	#GPIO_AF0_SWDIO
 ((
ušt8_t
)0x00Uè

	)

650 
	#GPIO_AF0_SWCLK
 ((
ušt8_t
)0x00Uè

	)

651 
	#GPIO_AF0_TIM14
 ((
ušt8_t
)0x00Uè

	)

652 
	#GPIO_AF0_TIM17
 ((
ušt8_t
)0x00Uè

	)

653 
	#GPIO_AF0_USART1
 ((
ušt8_t
)0x00Uè

	)

656 
	#GPIO_AF1_CEC
 ((
ušt8_t
)0x01Uè

	)

657 
	#GPIO_AF1_EVENTOUT
 ((
ušt8_t
)0x01Uè

	)

658 
	#GPIO_AF1_I2C1
 ((
ušt8_t
)0x01Uè

	)

659 
	#GPIO_AF1_IR
 ((
ušt8_t
)0x01Uè

	)

660 
	#GPIO_AF1_USART1
 ((
ušt8_t
)0x01Uè

	)

661 
	#GPIO_AF1_USART2
 ((
ušt8_t
)0x01Uè

	)

662 
	#GPIO_AF1_TIM3
 ((
ušt8_t
)0x01Uè

	)

665 
	#GPIO_AF2_EVENTOUT
 ((
ušt8_t
)0x02Uè

	)

666 
	#GPIO_AF2_TIM1
 ((
ušt8_t
)0x02Uè

	)

667 
	#GPIO_AF2_TIM2
 ((
ušt8_t
)0x02Uè

	)

668 
	#GPIO_AF2_TIM16
 ((
ušt8_t
)0x02Uè

	)

669 
	#GPIO_AF2_TIM17
 ((
ušt8_t
)0x02Uè

	)

670 
	#GPIO_AF2_USB
 ((
ušt8_t
)0x02Uè

	)

673 
	#GPIO_AF3_EVENTOUT
 ((
ušt8_t
)0x03Uè

	)

674 
	#GPIO_AF3_I2C1
 ((
ušt8_t
)0x03Uè

	)

675 
	#GPIO_AF3_TSC
 ((
ušt8_t
)0x03Uè

	)

678 
	#GPIO_AF4_TIM14
 ((
ušt8_t
)0x04Uè

	)

679 
	#GPIO_AF4_CAN
 ((
ušt8_t
)0x04Uè

	)

680 
	#GPIO_AF4_CRS
 ((
ušt8_t
)0x04Uè

	)

681 
	#GPIO_AF4_I2C1
 ((
ušt8_t
)0x04Uè

	)

684 
	#GPIO_AF5_MCO
 ((
ušt8_t
)0x05Uè

	)

685 
	#GPIO_AF5_I2C1
 ((
ušt8_t
)0x05Uè

	)

686 
	#GPIO_AF5_I2C2
 ((
ušt8_t
)0x05Uè

	)

687 
	#GPIO_AF5_SPI2
 ((
ušt8_t
)0x05Uè

	)

688 
	#GPIO_AF5_TIM16
 ((
ušt8_t
)0x05Uè

	)

689 
	#GPIO_AF5_TIM17
 ((
ušt8_t
)0x05Uè

	)

690 
	#GPIO_AF5_USB
 ((
ušt8_t
)0x05Uè

	)

693 
	#GPIO_AF6_EVENTOUT
 ((
ušt8_t
)0x06Uè

	)

695 
	#IS_GPIO_AF
(
AF
è((AFè<ð(
ušt8_t
)0x06U)

	)

699 #ià
defšed
 (
STM32F070x6
)

702 
	#GPIO_AF0_EVENTOUT
 ((
ušt8_t
)0x00Uè

	)

703 
	#GPIO_AF0_IR
 ((
ušt8_t
)0x00Uè

	)

704 
	#GPIO_AF0_MCO
 ((
ušt8_t
)0x00Uè

	)

705 
	#GPIO_AF0_SPI1
 ((
ušt8_t
)0x00Uè

	)

706 
	#GPIO_AF0_SWDIO
 ((
ušt8_t
)0x00Uè

	)

707 
	#GPIO_AF0_SWCLK
 ((
ušt8_t
)0x00Uè

	)

708 
	#GPIO_AF0_TIM14
 ((
ušt8_t
)0x00Uè

	)

709 
	#GPIO_AF0_TIM17
 ((
ušt8_t
)0x00Uè

	)

710 
	#GPIO_AF0_USART1
 ((
ušt8_t
)0x00Uè

	)

713 
	#GPIO_AF1_EVENTOUT
 ((
ušt8_t
)0x01Uè

	)

714 
	#GPIO_AF1_I2C1
 ((
ušt8_t
)0x01Uè

	)

715 
	#GPIO_AF1_IR
 ((
ušt8_t
)0x01Uè

	)

716 
	#GPIO_AF1_USART1
 ((
ušt8_t
)0x01Uè

	)

717 
	#GPIO_AF1_USART2
 ((
ušt8_t
)0x01Uè

	)

718 
	#GPIO_AF1_TIM3
 ((
ušt8_t
)0x01Uè

	)

721 
	#GPIO_AF2_EVENTOUT
 ((
ušt8_t
)0x02Uè

	)

722 
	#GPIO_AF2_TIM1
 ((
ušt8_t
)0x02Uè

	)

723 
	#GPIO_AF2_TIM16
 ((
ušt8_t
)0x02Uè

	)

724 
	#GPIO_AF2_TIM17
 ((
ušt8_t
)0x02Uè

	)

725 
	#GPIO_AF2_USB
 ((
ušt8_t
)0x02Uè

	)

728 
	#GPIO_AF3_EVENTOUT
 ((
ušt8_t
)0x03Uè

	)

729 
	#GPIO_AF3_I2C1
 ((
ušt8_t
)0x03Uè

	)

732 
	#GPIO_AF4_TIM14
 ((
ušt8_t
)0x04Uè

	)

733 
	#GPIO_AF4_I2C1
 ((
ušt8_t
)0x04Uè

	)

736 
	#GPIO_AF5_MCO
 ((
ušt8_t
)0x05Uè

	)

737 
	#GPIO_AF5_I2C1
 ((
ušt8_t
)0x05Uè

	)

738 
	#GPIO_AF5_TIM16
 ((
ušt8_t
)0x05Uè

	)

739 
	#GPIO_AF5_TIM17
 ((
ušt8_t
)0x05Uè

	)

740 
	#GPIO_AF5_USB
 ((
ušt8_t
)0x05Uè

	)

743 
	#GPIO_AF6_EVENTOUT
 ((
ušt8_t
)0x06Uè

	)

745 
	#IS_GPIO_AF
(
AF
è((AFè<ð(
ušt8_t
)0x06U)

	)

764 #ià
defšed
(
GPIOD
è&& defšed(
GPIOE
)

765 
	#GPIO_GET_INDEX
(
__GPIOx__
è(((__GPIOx__è=ð(
GPIOA
))? 0U :\

	)

766 ((
__GPIOx__
è=ð(
GPIOB
))? 1U :\

767 ((
__GPIOx__
è=ð(
GPIOC
))? 2U :\

768 ((
__GPIOx__
è=ð(
GPIOD
))? 3U :\

769 ((
__GPIOx__
è=ð(
GPIOE
))? 4U : 5U)

772 #ià
defšed
(
GPIOD
è&& !defšed(
GPIOE
)

773 
	#GPIO_GET_INDEX
(
__GPIOx__
è(((__GPIOx__è=ð(
GPIOA
))? 0U :\

	)

774 ((
__GPIOx__
è=ð(
GPIOB
))? 1U :\

775 ((
__GPIOx__
è=ð(
GPIOC
))? 2U :\

776 ((
__GPIOx__
è=ð(
GPIOD
))? 3U : 5U)

779 #ià!
defšed
(
GPIOD
è&& defšed(
GPIOE
)

780 
	#GPIO_GET_INDEX
(
__GPIOx__
è(((__GPIOx__è=ð(
GPIOA
))? 0U :\

	)

781 ((
__GPIOx__
è=ð(
GPIOB
))? 1U :\

782 ((
__GPIOx__
è=ð(
GPIOC
))? 2U :\

783 ((
__GPIOx__
è=ð(
GPIOE
))? 4U : 5U)

786 #ià!
defšed
(
GPIOD
è&& !defšed(
GPIOE
)

787 
	#GPIO_GET_INDEX
(
__GPIOx__
è(((__GPIOx__è=ð(
GPIOA
))? 0U :\

	)

788 ((
__GPIOx__
è=ð(
GPIOB
))? 1U :\

789 ((
__GPIOx__
è=ð(
GPIOC
))? 2U : 5U)

809 #ifdeà
__ýlu¥lus


	@i2c_oled/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_i2c.h

37 #iâdeà
__STM32F0xx_HAL_I2C_H


38 
	#__STM32F0xx_HAL_I2C_H


	)

40 #ifdeà
__ýlu¥lus


45 
	~"¡m32f0xx_h®_def.h
"

66 
ušt32_t
 
Timšg
;

70 
ušt32_t
 
OwnAdd»ss1
;

73 
ušt32_t
 
Add»ssšgMode
;

76 
ušt32_t
 
Du®Add»ssMode
;

79 
ušt32_t
 
OwnAdd»ss2
;

82 
ušt32_t
 
OwnAdd»ss2Masks
;

85 
ušt32_t
 
G’”®C®lMode
;

88 
ušt32_t
 
NoSŒ‘chMode
;

91 } 
	tI2C_In™Ty³Def
;

126 
HAL_I2C_STATE_RESET
 = 0x00U,

127 
HAL_I2C_STATE_READY
 = 0x20U,

128 
HAL_I2C_STATE_BUSY
 = 0x24U,

129 
HAL_I2C_STATE_BUSY_TX
 = 0x21U,

130 
HAL_I2C_STATE_BUSY_RX
 = 0x22U,

131 
HAL_I2C_STATE_LISTEN
 = 0x28U,

132 
HAL_I2C_STATE_BUSY_TX_LISTEN
 = 0x29U,

134 
HAL_I2C_STATE_BUSY_RX_LISTEN
 = 0x2AU,

136 
HAL_I2C_STATE_ABORT
 = 0x60U,

137 
HAL_I2C_STATE_TIMEOUT
 = 0xA0U,

138 
HAL_I2C_STATE_ERROR
 = 0xE0U

140 } 
	tHAL_I2C_S‹Ty³Def
;

166 
HAL_I2C_MODE_NONE
 = 0x00U,

167 
HAL_I2C_MODE_MASTER
 = 0x10U,

168 
HAL_I2C_MODE_SLAVE
 = 0x20U,

169 
HAL_I2C_MODE_MEM
 = 0x40U

171 } 
	tHAL_I2C_ModeTy³Def
;

181 
	#HAL_I2C_ERROR_NONE
 (0x00000000Uè

	)

182 
	#HAL_I2C_ERROR_BERR
 (0x00000001Uè

	)

183 
	#HAL_I2C_ERROR_ARLO
 (0x00000002Uè

	)

184 
	#HAL_I2C_ERROR_AF
 (0x00000004Uè

	)

185 
	#HAL_I2C_ERROR_OVR
 (0x00000008Uè

	)

186 
	#HAL_I2C_ERROR_DMA
 (0x00000010Uè

	)

187 
	#HAL_I2C_ERROR_TIMEOUT
 (0x00000020Uè

	)

188 
	#HAL_I2C_ERROR_SIZE
 (0x00000040Uè

	)

197 
	s__I2C_HªdËTy³Def


199 
I2C_Ty³Def
 *
In¡ªû
;

201 
I2C_In™Ty³Def
 
In™
;

203 
ušt8_t
 *
pBuffPŒ
;

205 
ušt16_t
 
XãrSize
;

207 
__IO
 
ušt16_t
 
XãrCouÁ
;

209 
__IO
 
ušt32_t
 
XãrO±iÚs
;

212 
__IO
 
ušt32_t
 
P»viousS‹
;

214 
HAL_StusTy³Def
(*
XãrISR
)(
__I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
ITFÏgs
, ušt32_ˆ
ITSourûs
);

216 
DMA_HªdËTy³Def
 *
hdm©x
;

218 
DMA_HªdËTy³Def
 *
hdm¬x
;

220 
HAL_LockTy³Def
 
Lock
;

222 
__IO
 
HAL_I2C_S‹Ty³Def
 
S‹
;

224 
__IO
 
HAL_I2C_ModeTy³Def
 
Mode
;

226 
__IO
 
ušt32_t
 
E¼ÜCode
;

228 
__IO
 
ušt32_t
 
AddrEv’tCouÁ
;

229 } 
	tI2C_HªdËTy³Def
;

246 
	#I2C_FIRST_FRAME
 ((
ušt32_t
)
I2C_SOFTEND_MODE
)

	)

247 
	#I2C_FIRST_AND_NEXT_FRAME
 ((
ušt32_t
)(
I2C_RELOAD_MODE
 | 
I2C_SOFTEND_MODE
))

	)

248 
	#I2C_NEXT_FRAME
 ((
ušt32_t
)(
I2C_RELOAD_MODE
 | 
I2C_SOFTEND_MODE
))

	)

249 
	#I2C_FIRST_AND_LAST_FRAME
 ((
ušt32_t
)
I2C_AUTOEND_MODE
)

	)

250 
	#I2C_LAST_FRAME
 ((
ušt32_t
)
I2C_AUTOEND_MODE
)

	)

258 
	#I2C_ADDRESSINGMODE_7BIT
 (0x00000001U)

	)

259 
	#I2C_ADDRESSINGMODE_10BIT
 (0x00000002U)

	)

267 
	#I2C_DUALADDRESS_DISABLE
 (0x00000000U)

	)

268 
	#I2C_DUALADDRESS_ENABLE
 
I2C_OAR2_OA2EN


	)

276 
	#I2C_OA2_NOMASK
 ((
ušt8_t
)0x00U)

	)

277 
	#I2C_OA2_MASK01
 ((
ušt8_t
)0x01U)

	)

278 
	#I2C_OA2_MASK02
 ((
ušt8_t
)0x02U)

	)

279 
	#I2C_OA2_MASK03
 ((
ušt8_t
)0x03U)

	)

280 
	#I2C_OA2_MASK04
 ((
ušt8_t
)0x04U)

	)

281 
	#I2C_OA2_MASK05
 ((
ušt8_t
)0x05U)

	)

282 
	#I2C_OA2_MASK06
 ((
ušt8_t
)0x06U)

	)

283 
	#I2C_OA2_MASK07
 ((
ušt8_t
)0x07U)

	)

291 
	#I2C_GENERALCALL_DISABLE
 (0x00000000U)

	)

292 
	#I2C_GENERALCALL_ENABLE
 
I2C_CR1_GCEN


	)

300 
	#I2C_NOSTRETCH_DISABLE
 (0x00000000U)

	)

301 
	#I2C_NOSTRETCH_ENABLE
 
I2C_CR1_NOSTRETCH


	)

309 
	#I2C_MEMADD_SIZE_8BIT
 (0x00000001U)

	)

310 
	#I2C_MEMADD_SIZE_16BIT
 (0x00000002U)

	)

318 
	#I2C_DIRECTION_TRANSMIT
 (0x00000000U)

	)

319 
	#I2C_DIRECTION_RECEIVE
 (0x00000001U)

	)

327 
	#I2C_RELOAD_MODE
 
I2C_CR2_RELOAD


	)

328 
	#I2C_AUTOEND_MODE
 
I2C_CR2_AUTOEND


	)

329 
	#I2C_SOFTEND_MODE
 (0x00000000U)

	)

337 
	#I2C_NO_STARTSTOP
 (0x00000000U)

	)

338 
	#I2C_GENERATE_STOP
 
I2C_CR2_STOP


	)

339 
	#I2C_GENERATE_START_READ
 (
ušt32_t
)(
I2C_CR2_START
 | 
I2C_CR2_RD_WRN
)

	)

340 
	#I2C_GENERATE_START_WRITE
 
I2C_CR2_START


	)

351 
	#I2C_IT_ERRI
 
I2C_CR1_ERRIE


	)

352 
	#I2C_IT_TCI
 
I2C_CR1_TCIE


	)

353 
	#I2C_IT_STOPI
 
I2C_CR1_STOPIE


	)

354 
	#I2C_IT_NACKI
 
I2C_CR1_NACKIE


	)

355 
	#I2C_IT_ADDRI
 
I2C_CR1_ADDRIE


	)

356 
	#I2C_IT_RXI
 
I2C_CR1_RXIE


	)

357 
	#I2C_IT_TXI
 
I2C_CR1_TXIE


	)

365 
	#I2C_FLAG_TXE
 
I2C_ISR_TXE


	)

366 
	#I2C_FLAG_TXIS
 
I2C_ISR_TXIS


	)

367 
	#I2C_FLAG_RXNE
 
I2C_ISR_RXNE


	)

368 
	#I2C_FLAG_ADDR
 
I2C_ISR_ADDR


	)

369 
	#I2C_FLAG_AF
 
I2C_ISR_NACKF


	)

370 
	#I2C_FLAG_STOPF
 
I2C_ISR_STOPF


	)

371 
	#I2C_FLAG_TC
 
I2C_ISR_TC


	)

372 
	#I2C_FLAG_TCR
 
I2C_ISR_TCR


	)

373 
	#I2C_FLAG_BERR
 
I2C_ISR_BERR


	)

374 
	#I2C_FLAG_ARLO
 
I2C_ISR_ARLO


	)

375 
	#I2C_FLAG_OVR
 
I2C_ISR_OVR


	)

376 
	#I2C_FLAG_PECERR
 
I2C_ISR_PECERR


	)

377 
	#I2C_FLAG_TIMEOUT
 
I2C_ISR_TIMEOUT


	)

378 
	#I2C_FLAG_ALERT
 
I2C_ISR_ALERT


	)

379 
	#I2C_FLAG_BUSY
 
I2C_ISR_BUSY


	)

380 
	#I2C_FLAG_DIR
 
I2C_ISR_DIR


	)

399 
	#__HAL_I2C_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 
HAL_I2C_STATE_RESET
)

	)

415 
	#__HAL_I2C_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
CR1
 |ð(__INTERRUPT__))

	)

431 
	#__HAL_I2C_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
CR1
 &ð(~(__INTERRUPT__)))

	)

447 
	#__HAL_I2C_GET_IT_SOURCE
(
__HANDLE__
, 
__INTERRUPT__
è((((__HANDLE__)->
In¡ªû
->
CR1
 & (__INTERRUPT__)è=ð(__INTERRUPT__)è? 
SET
 : 
RESET
)

	)

472 
	#__HAL_I2C_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è(((((__HANDLE__)->
In¡ªû
->
ISR
è& (__FLAG__)è=ð(__FLAG__)è? 
SET
 : 
RESET
)

	)

491 
	#__HAL_I2C_CLEAR_FLAG
(
__HANDLE__
, 
__FLAG__
è(((__FLAG__è=ð
I2C_FLAG_TXE
è? ((__HANDLE__)->
In¡ªû
->
ISR
 |ð(__FLAG__)è\

	)

492 : ((
__HANDLE__
)->
In¡ªû
->
ICR
 = (
__FLAG__
)))

498 
	#__HAL_I2C_ENABLE
(
__HANDLE__
è(
	`SET_BIT
((__HANDLE__)->
In¡ªû
->
CR1
, 
I2C_CR1_PE
))

	)

504 
	#__HAL_I2C_DISABLE
(
__HANDLE__
è(
	`CLEAR_BIT
((__HANDLE__)->
In¡ªû
->
CR1
, 
I2C_CR1_PE
))

	)

510 
	#__HAL_I2C_GENERATE_NACK
(
__HANDLE__
è(
	`SET_BIT
((__HANDLE__)->
In¡ªû
->
CR2
, 
I2C_CR2_NACK
))

	)

516 
	~"¡m32f0xx_h®_i2c_ex.h
"

527 
HAL_StusTy³Def
 
HAL_I2C_In™
(
I2C_HªdËTy³Def
 *
hi2c
);

528 
HAL_StusTy³Def
 
HAL_I2C_DeIn™
(
I2C_HªdËTy³Def
 *
hi2c
);

529 
HAL_I2C_M¥In™
(
I2C_HªdËTy³Def
 *
hi2c
);

530 
HAL_I2C_M¥DeIn™
(
I2C_HªdËTy³Def
 *
hi2c
);

540 
HAL_StusTy³Def
 
HAL_I2C_Ma¡”_T¿nsm™
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
, 
ušt32_t
 
Timeout
);

541 
HAL_StusTy³Def
 
HAL_I2C_Ma¡”_Reûive
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
, 
ušt32_t
 
Timeout
);

542 
HAL_StusTy³Def
 
HAL_I2C_SÏve_T¿nsm™
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
);

543 
HAL_StusTy³Def
 
HAL_I2C_SÏve_Reûive
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
);

544 
HAL_StusTy³Def
 
HAL_I2C_Mem_Wr™e
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
, 
ušt32_t
 
Timeout
);

545 
HAL_StusTy³Def
 
HAL_I2C_Mem_R—d
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
, 
ušt32_t
 
Timeout
);

546 
HAL_StusTy³Def
 
HAL_I2C_IsDeviûR—dy
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt32_t
 
TrŸls
, ušt32_ˆ
Timeout
);

549 
HAL_StusTy³Def
 
HAL_I2C_Ma¡”_T¿nsm™_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
);

550 
HAL_StusTy³Def
 
HAL_I2C_Ma¡”_Reûive_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
);

551 
HAL_StusTy³Def
 
HAL_I2C_SÏve_T¿nsm™_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

552 
HAL_StusTy³Def
 
HAL_I2C_SÏve_Reûive_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

553 
HAL_StusTy³Def
 
HAL_I2C_Mem_Wr™e_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
);

554 
HAL_StusTy³Def
 
HAL_I2C_Mem_R—d_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
);

556 
HAL_StusTy³Def
 
HAL_I2C_Ma¡”_Sequ’tŸl_T¿nsm™_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
, 
ušt32_t
 
XãrO±iÚs
);

557 
HAL_StusTy³Def
 
HAL_I2C_Ma¡”_Sequ’tŸl_Reûive_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
, 
ušt32_t
 
XãrO±iÚs
);

558 
HAL_StusTy³Def
 
HAL_I2C_SÏve_Sequ’tŸl_T¿nsm™_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
XãrO±iÚs
);

559 
HAL_StusTy³Def
 
HAL_I2C_SÏve_Sequ’tŸl_Reûive_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
XãrO±iÚs
);

560 
HAL_StusTy³Def
 
HAL_I2C_EÇbËLi¡’_IT
(
I2C_HªdËTy³Def
 *
hi2c
);

561 
HAL_StusTy³Def
 
HAL_I2C_Di§bËLi¡’_IT
(
I2C_HªdËTy³Def
 *
hi2c
);

562 
HAL_StusTy³Def
 
HAL_I2C_Ma¡”_AbÜt_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
);

565 
HAL_StusTy³Def
 
HAL_I2C_Ma¡”_T¿nsm™_DMA
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
);

566 
HAL_StusTy³Def
 
HAL_I2C_Ma¡”_Reûive_DMA
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
);

567 
HAL_StusTy³Def
 
HAL_I2C_SÏve_T¿nsm™_DMA
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

568 
HAL_StusTy³Def
 
HAL_I2C_SÏve_Reûive_DMA
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
);

569 
HAL_StusTy³Def
 
HAL_I2C_Mem_Wr™e_DMA
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
);

570 
HAL_StusTy³Def
 
HAL_I2C_Mem_R—d_DMA
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
);

579 
HAL_I2C_EV_IRQHªdËr
(
I2C_HªdËTy³Def
 *
hi2c
);

580 
HAL_I2C_ER_IRQHªdËr
(
I2C_HªdËTy³Def
 *
hi2c
);

581 
HAL_I2C_Ma¡”TxC¶tC®lback
(
I2C_HªdËTy³Def
 *
hi2c
);

582 
HAL_I2C_Ma¡”RxC¶tC®lback
(
I2C_HªdËTy³Def
 *
hi2c
);

583 
HAL_I2C_SÏveTxC¶tC®lback
(
I2C_HªdËTy³Def
 *
hi2c
);

584 
HAL_I2C_SÏveRxC¶tC®lback
(
I2C_HªdËTy³Def
 *
hi2c
);

585 
HAL_I2C_AddrC®lback
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 
T¿nsãrDœeùiÚ
, 
ušt16_t
 
AddrM©chCode
);

586 
HAL_I2C_Li¡’C¶tC®lback
(
I2C_HªdËTy³Def
 *
hi2c
);

587 
HAL_I2C_MemTxC¶tC®lback
(
I2C_HªdËTy³Def
 *
hi2c
);

588 
HAL_I2C_MemRxC¶tC®lback
(
I2C_HªdËTy³Def
 *
hi2c
);

589 
HAL_I2C_E¼ÜC®lback
(
I2C_HªdËTy³Def
 *
hi2c
);

590 
HAL_I2C_AbÜtC¶tC®lback
(
I2C_HªdËTy³Def
 *
hi2c
);

599 
HAL_I2C_S‹Ty³Def
 
HAL_I2C_G‘S‹
(
I2C_HªdËTy³Def
 *
hi2c
);

600 
HAL_I2C_ModeTy³Def
 
HAL_I2C_G‘Mode
(
I2C_HªdËTy³Def
 *
hi2c
);

601 
ušt32_t
 
HAL_I2C_G‘E¼Ü
(
I2C_HªdËTy³Def
 *
hi2c
);

625 
	#IS_I2C_ADDRESSING_MODE
(
MODE
è(((MODEè=ð
I2C_ADDRESSINGMODE_7BIT
è|| \

	)

626 ((
MODE
è=ð
I2C_ADDRESSINGMODE_10BIT
))

628 
	#IS_I2C_DUAL_ADDRESS
(
ADDRESS
è(((ADDRESSè=ð
I2C_DUALADDRESS_DISABLE
è|| \

	)

629 ((
ADDRESS
è=ð
I2C_DUALADDRESS_ENABLE
))

631 
	#IS_I2C_OWN_ADDRESS2_MASK
(
MASK
è(((MASKè=ð
I2C_OA2_NOMASK
è|| \

	)

632 ((
MASK
è=ð
I2C_OA2_MASK01
) || \

633 ((
MASK
è=ð
I2C_OA2_MASK02
) || \

634 ((
MASK
è=ð
I2C_OA2_MASK03
) || \

635 ((
MASK
è=ð
I2C_OA2_MASK04
) || \

636 ((
MASK
è=ð
I2C_OA2_MASK05
) || \

637 ((
MASK
è=ð
I2C_OA2_MASK06
) || \

638 ((
MASK
è=ð
I2C_OA2_MASK07
))

640 
	#IS_I2C_GENERAL_CALL
(
CALL
è(((CALLè=ð
I2C_GENERALCALL_DISABLE
è|| \

	)

641 ((
CALL
è=ð
I2C_GENERALCALL_ENABLE
))

643 
	#IS_I2C_NO_STRETCH
(
STRETCH
è(((STRETCHè=ð
I2C_NOSTRETCH_DISABLE
è|| \

	)

644 ((
STRETCH
è=ð
I2C_NOSTRETCH_ENABLE
))

646 
	#IS_I2C_MEMADD_SIZE
(
SIZE
è(((SIZEè=ð
I2C_MEMADD_SIZE_8BIT
è|| \

	)

647 ((
SIZE
è=ð
I2C_MEMADD_SIZE_16BIT
))

649 
	#IS_TRANSFER_MODE
(
MODE
è(((MODEè=ð
I2C_RELOAD_MODE
è|| \

	)

650 ((
MODE
è=ð
I2C_AUTOEND_MODE
) || \

651 ((
MODE
è=ð
I2C_SOFTEND_MODE
))

653 
	#IS_TRANSFER_REQUEST
(
REQUEST
è(((REQUESTè=ð
I2C_GENERATE_STOP
è|| \

	)

654 ((
REQUEST
è=ð
I2C_GENERATE_START_READ
) || \

655 ((
REQUEST
è=ð
I2C_GENERATE_START_WRITE
) || \

656 ((
REQUEST
è=ð
I2C_NO_STARTSTOP
))

658 
	#IS_I2C_TRANSFER_OPTIONS_REQUEST
(
REQUEST
è(((REQUESTè=ð
I2C_FIRST_FRAME
è|| \

	)

659 ((
REQUEST
è=ð
I2C_FIRST_AND_NEXT_FRAME
) || \

660 ((
REQUEST
è=ð
I2C_NEXT_FRAME
) || \

661 ((
REQUEST
è=ð
I2C_FIRST_AND_LAST_FRAME
) || \

662 ((
REQUEST
è=ð
I2C_LAST_FRAME
))

664 
	#I2C_RESET_CR2
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR2
 &ð(
ušt32_t
)~((ušt32_t)(
I2C_CR2_SADD
 | 
I2C_CR2_HEAD10R
 | 
I2C_CR2_NBYTES
 | 
I2C_CR2_RELOAD
 | 
I2C_CR2_RD_WRN
)))

	)

666 
	#I2C_GET_ADDR_MATCH
(
__HANDLE__
è(((__HANDLE__)->
In¡ªû
->
ISR
 & 
I2C_ISR_ADDCODE
è>> 16U)

	)

667 
	#I2C_GET_DIR
(
__HANDLE__
è(((__HANDLE__)->
In¡ªû
->
ISR
 & 
I2C_ISR_DIR
è>> 16U)

	)

668 
	#I2C_GET_STOP_MODE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR2
 & 
I2C_CR2_AUTOEND
)

	)

669 
	#I2C_GET_OWN_ADDRESS1
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
OAR1
 & 
I2C_OAR1_OA1
)

	)

670 
	#I2C_GET_OWN_ADDRESS2
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
OAR2
 & 
I2C_OAR2_OA2
)

	)

672 
	#IS_I2C_OWN_ADDRESS1
(
ADDRESS1
è((ADDRESS1è<ð0x000003FFU)

	)

673 
	#IS_I2C_OWN_ADDRESS2
(
ADDRESS2
è((ADDRESS2è<ð(
ušt16_t
)0x00FFU)

	)

675 
	#I2C_MEM_ADD_MSB
(
__ADDRESS__
è((
ušt8_t
)((
ušt16_t
)(((ušt16_t)((__ADDRESS__è& (ušt16_t)(0xFF00U))è>> 8U)))

	)

676 
	#I2C_MEM_ADD_LSB
(
__ADDRESS__
è((
ušt8_t
)((
ušt16_t
)((__ADDRESS__è& (ušt16_t)(0x00FFU))))

	)

678 
	#I2C_GENERATE_START
(
__ADDMODE__
,
__ADDRESS__
è(((__ADDMODE__è=ð
I2C_ADDRESSINGMODE_7BIT
è? (
ušt32_t
)((((ušt32_t)(__ADDRESS__è& (
I2C_CR2_SADD
)è| (
I2C_CR2_START
è| (
I2C_CR2_AUTOEND
)è& (~
I2C_CR2_RD_WRN
)è: \

	)

679 (
ušt32_t
)((((ušt32_t)(
__ADDRESS__
è& (
I2C_CR2_SADD
)è| (
I2C_CR2_ADD10
è| (
I2C_CR2_START
)è& (~
I2C_CR2_RD_WRN
)))

701 #ifdeà
__ýlu¥lus


	@i2c_oled/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_i2c_ex.h

37 #iâdeà
__STM32F0xx_HAL_I2C_EX_H


38 
	#__STM32F0xx_HAL_I2C_EX_H


	)

40 #ifdeà
__ýlu¥lus


45 
	~"¡m32f0xx_h®_def.h
"

65 
	#I2C_ANALOGFILTER_ENABLE
 0x00000000U

	)

66 
	#I2C_ANALOGFILTER_DISABLE
 
I2C_CR1_ANFOFF


	)

74 
	#I2C_FMP_NOT_SUPPORTED
 0xAAAA0000U

	)

75 #ià
defšed
(
SYSCFG_CFGR1_I2C_FMP_PA9
)

76 
	#I2C_FASTMODEPLUS_PA9
 
SYSCFG_CFGR1_I2C_FMP_PA9


	)

77 
	#I2C_FASTMODEPLUS_PA10
 
SYSCFG_CFGR1_I2C_FMP_PA10


	)

79 
	#I2C_FASTMODEPLUS_PA9
 (
ušt32_t
)(0x00000001U | 
I2C_FMP_NOT_SUPPORTED
è

	)

80 
	#I2C_FASTMODEPLUS_PA10
 (
ušt32_t
)(0x00000002U | 
I2C_FMP_NOT_SUPPORTED
è

	)

82 
	#I2C_FASTMODEPLUS_PB6
 
SYSCFG_CFGR1_I2C_FMP_PB6


	)

83 
	#I2C_FASTMODEPLUS_PB7
 
SYSCFG_CFGR1_I2C_FMP_PB7


	)

84 
	#I2C_FASTMODEPLUS_PB8
 
SYSCFG_CFGR1_I2C_FMP_PB8


	)

85 
	#I2C_FASTMODEPLUS_PB9
 
SYSCFG_CFGR1_I2C_FMP_PB9


	)

86 #ià
defšed
(
SYSCFG_CFGR1_I2C_FMP_I2C1
)

87 
	#I2C_FASTMODEPLUS_I2C1
 
SYSCFG_CFGR1_I2C_FMP_I2C1


	)

89 
	#I2C_FASTMODEPLUS_I2C1
 (
ušt32_t
)(0x00000100U | 
I2C_FMP_NOT_SUPPORTED
è

	)

91 #ià
defšed
(
SYSCFG_CFGR1_I2C_FMP_I2C2
)

92 
	#I2C_FASTMODEPLUS_I2C2
 
SYSCFG_CFGR1_I2C_FMP_I2C2


	)

94 
	#I2C_FASTMODEPLUS_I2C2
 (
ušt32_t
)(0x00000200U | 
I2C_FMP_NOT_SUPPORTED
è

	)

117 
HAL_StusTy³Def
 
HAL_I2CEx_CÚfigAÇlogFž‹r
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
AÇlogFž‹r
);

118 
HAL_StusTy³Def
 
HAL_I2CEx_CÚfigDig™®Fž‹r
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
Dig™®Fž‹r
);

119 #ià
defšed
(
I2C_CR1_WUPEN
)

120 
HAL_StusTy³Def
 
HAL_I2CEx_EÇbËWakeUp
(
I2C_HªdËTy³Def
 *
hi2c
);

121 
HAL_StusTy³Def
 
HAL_I2CEx_Di§bËWakeUp
(
I2C_HªdËTy³Def
 *
hi2c
);

123 
HAL_I2CEx_EÇbËFa¡ModePlus
(
ušt32_t
 
CÚfigFa¡ModePlus
);

124 
HAL_I2CEx_Di§bËFa¡ModePlus
(
ušt32_t
 
CÚfigFa¡ModePlus
);

139 
	#IS_I2C_ANALOG_FILTER
(
FILTER
è(((FILTERè=ð
I2C_ANALOGFILTER_ENABLE
è|| \

	)

140 ((
FILTER
è=ð
I2C_ANALOGFILTER_DISABLE
))

142 
	#IS_I2C_DIGITAL_FILTER
(
FILTER
è((FILTERè<ð0x0000000FU)

	)

144 
	#IS_I2C_FASTMODEPLUS
(
__CONFIG__
è((((__CONFIG__è& 
I2C_FMP_NOT_SUPPORTED
è!ðI2C_FMP_NOT_SUPPORTEDè&& \

	)

145 ((((
__CONFIG__
è& (
I2C_FASTMODEPLUS_PA9
)) == I2C_FASTMODEPLUS_PA9) || \

146 (((
__CONFIG__
è& (
I2C_FASTMODEPLUS_PA10
)) == I2C_FASTMODEPLUS_PA10) || \

147 (((
__CONFIG__
è& (
I2C_FASTMODEPLUS_PB6
)) == I2C_FASTMODEPLUS_PB6) || \

148 (((
__CONFIG__
è& (
I2C_FASTMODEPLUS_PB7
)) == I2C_FASTMODEPLUS_PB7) || \

149 (((
__CONFIG__
è& (
I2C_FASTMODEPLUS_PB8
)) == I2C_FASTMODEPLUS_PB8) || \

150 (((
__CONFIG__
è& (
I2C_FASTMODEPLUS_PB9
)) == I2C_FASTMODEPLUS_PB9) || \

151 (((
__CONFIG__
è& (
I2C_FASTMODEPLUS_I2C1
)) == I2C_FASTMODEPLUS_I2C1) || \

152 (((
__CONFIG__
è& (
I2C_FASTMODEPLUS_I2C2
)) == I2C_FASTMODEPLUS_I2C2)))

182 #ifdeà
__ýlu¥lus


	@i2c_oled/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_pwr.h

37 #iâdeà
__STM32F0xx_HAL_PWR_H


38 
	#__STM32F0xx_HAL_PWR_H


	)

40 #ifdeà
__ýlu¥lus


45 
	~"¡m32f0xx_h®_def.h
"

65 
	#PWR_MAINREGULATOR_ON
 (0x00000000U)

	)

66 
	#PWR_LOWPOWERREGULATOR_ON
 
PWR_CR_LPDS


	)

68 
	#IS_PWR_REGULATOR
(
REGULATOR
è(((REGULATORè=ð
PWR_MAINREGULATOR_ON
è|| \

	)

69 ((
REGULATOR
è=ð
PWR_LOWPOWERREGULATOR_ON
))

77 
	#PWR_SLEEPENTRY_WFI
 ((
ušt8_t
)0x01U)

	)

78 
	#PWR_SLEEPENTRY_WFE
 ((
ušt8_t
)0x02U)

	)

79 
	#IS_PWR_SLEEP_ENTRY
(
ENTRY
è(((ENTRYè=ð
PWR_SLEEPENTRY_WFI
è|| ((ENTRYè=ð
PWR_SLEEPENTRY_WFE
))

	)

87 
	#PWR_STOPENTRY_WFI
 ((
ušt8_t
)0x01U)

	)

88 
	#PWR_STOPENTRY_WFE
 ((
ušt8_t
)0x02U)

	)

89 
	#IS_PWR_STOP_ENTRY
(
ENTRY
è(((ENTRYè=ð
PWR_STOPENTRY_WFI
è|| ((ENTRYè=ð
PWR_STOPENTRY_WFE
))

	)

124 
	#__HAL_PWR_GET_FLAG
(
__FLAG__
è((
PWR
->
CSR
 & (__FLAG__)è=ð(__FLAG__))

	)

132 
	#__HAL_PWR_CLEAR_FLAG
(
__FLAG__
è(
PWR
->
CR
 |ð(__FLAG__è<< 2U)

	)

140 
	~"¡m32f0xx_h®_pwr_ex.h
"

153 
HAL_PWR_DeIn™
();

164 
HAL_PWR_EÇbËBkUpAcûss
();

165 
HAL_PWR_Di§bËBkUpAcûss
();

168 
HAL_PWR_EÇbËWakeUpPš
(
ušt32_t
 
WakeUpPšx
);

169 
HAL_PWR_Di§bËWakeUpPš
(
ušt32_t
 
WakeUpPšx
);

172 
HAL_PWR_EÁ”STOPMode
(
ušt32_t
 
ReguÏtÜ
, 
ušt8_t
 
STOPEÁry
);

173 
HAL_PWR_EÁ”SLEEPMode
(
ušt32_t
 
ReguÏtÜ
, 
ušt8_t
 
SLEEPEÁry
);

174 
HAL_PWR_EÁ”STANDBYMode
();

176 
HAL_PWR_EÇbËSË•OnEx™
();

177 
HAL_PWR_Di§bËSË•OnEx™
();

178 
HAL_PWR_EÇbËSEVOnP’d
();

179 
HAL_PWR_Di§bËSEVOnP’d
();

197 #ifdeà
__ýlu¥lus


	@i2c_oled/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_pwr_ex.h

37 #iâdeà
__STM32F0xx_HAL_PWR_EX_H


38 
	#__STM32F0xx_HAL_PWR_EX_H


	)

40 #ifdeà
__ýlu¥lus


45 
	~"¡m32f0xx_h®_def.h
"

61 #ià
defšed
 (
STM32F031x6
è|| defšed (
STM32F042x6
è|| defšed (
STM32F051x8
) || \

62 
defšed
 (
STM32F071xB
è|| defšed (
STM32F072xB
) || \

63 
defšed
 (
STM32F091xC
)

70 
ušt32_t
 
PVDLev–
;

73 
ušt32_t
 
Mode
;

75 }
	tPWR_PVDTy³Def
;

93 #ià
defšed
 (
STM32F071xB
è|| defšed (
STM32F072xB
è|| defšed (
STM32F078xx
) || \

94 
defšed
 (
STM32F091xC
è|| defšed (
STM32F098xx
)

95 
	#PWR_WAKEUP_PIN1
 ((
ušt32_t
)
PWR_CSR_EWUP1
)

	)

96 
	#PWR_WAKEUP_PIN2
 ((
ušt32_t
)
PWR_CSR_EWUP2
)

	)

97 
	#PWR_WAKEUP_PIN3
 ((
ušt32_t
)
PWR_CSR_EWUP3
)

	)

98 
	#PWR_WAKEUP_PIN4
 ((
ušt32_t
)
PWR_CSR_EWUP4
)

	)

99 
	#PWR_WAKEUP_PIN5
 ((
ušt32_t
)
PWR_CSR_EWUP5
)

	)

100 
	#PWR_WAKEUP_PIN6
 ((
ušt32_t
)
PWR_CSR_EWUP6
)

	)

101 
	#PWR_WAKEUP_PIN7
 ((
ušt32_t
)
PWR_CSR_EWUP7
)

	)

102 
	#PWR_WAKEUP_PIN8
 ((
ušt32_t
)
PWR_CSR_EWUP8
)

	)

104 
	#IS_PWR_WAKEUP_PIN
(
PIN
è(((PINè=ð
PWR_WAKEUP_PIN1
è|| \

	)

105 ((
PIN
è=ð
PWR_WAKEUP_PIN2
) || \

106 ((
PIN
è=ð
PWR_WAKEUP_PIN3
) || \

107 ((
PIN
è=ð
PWR_WAKEUP_PIN4
) || \

108 ((
PIN
è=ð
PWR_WAKEUP_PIN5
) || \

109 ((
PIN
è=ð
PWR_WAKEUP_PIN6
) || \

110 ((
PIN
è=ð
PWR_WAKEUP_PIN7
) || \

111 ((
PIN
è=ð
PWR_WAKEUP_PIN8
))

113 #–ià
defšed
(
STM32F030xC
è|| defšed (
STM32F070xB
)

114 
	#PWR_WAKEUP_PIN1
 ((
ušt32_t
)
PWR_CSR_EWUP1
)

	)

115 
	#PWR_WAKEUP_PIN2
 ((
ušt32_t
)
PWR_CSR_EWUP2
)

	)

116 
	#PWR_WAKEUP_PIN4
 ((
ušt32_t
)
PWR_CSR_EWUP4
)

	)

117 
	#PWR_WAKEUP_PIN5
 ((
ušt32_t
)
PWR_CSR_EWUP5
)

	)

118 
	#PWR_WAKEUP_PIN6
 ((
ušt32_t
)
PWR_CSR_EWUP6
)

	)

119 
	#PWR_WAKEUP_PIN7
 ((
ušt32_t
)
PWR_CSR_EWUP7
)

	)

121 
	#IS_PWR_WAKEUP_PIN
(
PIN
è(((PINè=ð
PWR_WAKEUP_PIN1
è|| \

	)

122 ((
PIN
è=ð
PWR_WAKEUP_PIN2
) || \

123 ((
PIN
è=ð
PWR_WAKEUP_PIN4
) || \

124 ((
PIN
è=ð
PWR_WAKEUP_PIN5
) || \

125 ((
PIN
è=ð
PWR_WAKEUP_PIN6
) || \

126 ((
PIN
è=ð
PWR_WAKEUP_PIN7
))

128 #–ià
defšed
(
STM32F042x6
è|| defšed (
STM32F048xx
)

129 
	#PWR_WAKEUP_PIN1
 ((
ušt32_t
)
PWR_CSR_EWUP1
)

	)

130 
	#PWR_WAKEUP_PIN2
 ((
ušt32_t
)
PWR_CSR_EWUP2
)

	)

131 
	#PWR_WAKEUP_PIN4
 ((
ušt32_t
)
PWR_CSR_EWUP4
)

	)

132 
	#PWR_WAKEUP_PIN6
 ((
ušt32_t
)
PWR_CSR_EWUP6
)

	)

133 
	#PWR_WAKEUP_PIN7
 ((
ušt32_t
)
PWR_CSR_EWUP7
)

	)

135 
	#IS_PWR_WAKEUP_PIN
(
PIN
è(((PINè=ð
PWR_WAKEUP_PIN1
è|| \

	)

136 ((
PIN
è=ð
PWR_WAKEUP_PIN2
) || \

137 ((
PIN
è=ð
PWR_WAKEUP_PIN4
) || \

138 ((
PIN
è=ð
PWR_WAKEUP_PIN6
) || \

139 ((
PIN
è=ð
PWR_WAKEUP_PIN7
))

142 
	#PWR_WAKEUP_PIN1
 ((
ušt32_t
)
PWR_CSR_EWUP1
)

	)

143 
	#PWR_WAKEUP_PIN2
 ((
ušt32_t
)
PWR_CSR_EWUP2
)

	)

146 
	#IS_PWR_WAKEUP_PIN
(
PIN
è(((PINè=ð
PWR_WAKEUP_PIN1
è|| \

	)

147 ((
PIN
è=ð
PWR_WAKEUP_PIN2
))

158 #ià
defšed
 (
STM32F031x6
è|| defšed (
STM32F042x6
è|| defšed (
STM32F051x8
) || \

159 
defšed
 (
STM32F071xB
è|| defšed (
STM32F072xB
) || \

160 
defšed
 (
STM32F091xC
)

162 
	#PWR_EXTI_LINE_PVD
 ((
ušt32_t
)
EXTI_IMR_MR16
è

	)

168 #ià
defšed
 (
STM32F042x6
è|| defšed (
STM32F048xx
) || \

169 
defšed
 (
STM32F071xB
è|| defšed (
STM32F072xB
è|| defšed (
STM32F078xx
) || \

170 
defšed
 (
STM32F091xC
è|| defšed (
STM32F098xx
)

172 
	#PWR_EXTI_LINE_VDDIO2
 ((
ušt32_t
)
EXTI_IMR_MR31
è

	)

175 
defšed
 (
STM32F071xB
è|| defšed (
STM32F072xB
è|| defšed (
STM32F078xx
) || \

176 
defšed
 (
STM32F091xC
è|| defšed (
STM32F098xx
) ||*/

181 #ià
defšed
 (
STM32F031x6
è|| defšed (
STM32F042x6
è|| defšed (
STM32F051x8
) || \

182 
defšed
 (
STM32F071xB
è|| defšed (
STM32F072xB
) || \

183 
defšed
 (
STM32F091xC
)

187 
	#PWR_PVDLEVEL_0
 
PWR_CR_PLS_LEV0


	)

188 
	#PWR_PVDLEVEL_1
 
PWR_CR_PLS_LEV1


	)

189 
	#PWR_PVDLEVEL_2
 
PWR_CR_PLS_LEV2


	)

190 
	#PWR_PVDLEVEL_3
 
PWR_CR_PLS_LEV3


	)

191 
	#PWR_PVDLEVEL_4
 
PWR_CR_PLS_LEV4


	)

192 
	#PWR_PVDLEVEL_5
 
PWR_CR_PLS_LEV5


	)

193 
	#PWR_PVDLEVEL_6
 
PWR_CR_PLS_LEV6


	)

194 
	#PWR_PVDLEVEL_7
 
PWR_CR_PLS_LEV7


	)

195 
	#IS_PWR_PVD_LEVEL
(
LEVEL
è(((LEVELè=ð
PWR_PVDLEVEL_0
è|| ((LEVELè=ð
PWR_PVDLEVEL_1
)|| \

	)

196 ((
LEVEL
è=ð
PWR_PVDLEVEL_2
è|| ((LEVELè=ð
PWR_PVDLEVEL_3
)|| \

197 ((
LEVEL
è=ð
PWR_PVDLEVEL_4
è|| ((LEVELè=ð
PWR_PVDLEVEL_5
)|| \

198 ((
LEVEL
è=ð
PWR_PVDLEVEL_6
è|| ((LEVELè=ð
PWR_PVDLEVEL_7
))

206 
	#PWR_PVD_MODE_NORMAL
 (0x00000000Uè

	)

207 
	#PWR_PVD_MODE_IT_RISING
 (0x00010001Uè

	)

208 
	#PWR_PVD_MODE_IT_FALLING
 (0x00010002Uè

	)

209 
	#PWR_PVD_MODE_IT_RISING_FALLING
 (0x00010003Uè

	)

210 
	#PWR_PVD_MODE_EVENT_RISING
 (0x00020001Uè

	)

211 
	#PWR_PVD_MODE_EVENT_FALLING
 (0x00020002Uè

	)

212 
	#PWR_PVD_MODE_EVENT_RISING_FALLING
 (0x00020003Uè

	)

214 
	#IS_PWR_PVD_MODE
(
MODE
è(((MODEè=ð
PWR_PVD_MODE_IT_RISING
)|| ((MODEè=ð
PWR_PVD_MODE_IT_FALLING
è|| \

	)

215 ((
MODE
è=ð
PWR_PVD_MODE_IT_RISING_FALLING
è|| ((MODEè=ð
PWR_PVD_MODE_EVENT_RISING
) || \

216 ((
MODE
è=ð
PWR_PVD_MODE_EVENT_FALLING
è|| ((MODEè=ð
PWR_PVD_MODE_EVENT_RISING_FALLING
) || \

217 ((
MODE
è=ð
PWR_PVD_MODE_NORMAL
))

228 #ià
defšed
 (
STM32F031x6
è|| defšed (
STM32F042x6
è|| defšed (
STM32F051x8
) || \

229 
defšed
 (
STM32F071xB
è|| defšed (
STM32F072xB
) || \

230 
defšed
 (
STM32F091xC
)

232 
	#PWR_FLAG_WU
 
PWR_CSR_WUF


	)

233 
	#PWR_FLAG_SB
 
PWR_CSR_SBF


	)

234 
	#PWR_FLAG_PVDO
 
PWR_CSR_PVDO


	)

235 
	#PWR_FLAG_VREFINTRDY
 
PWR_CSR_VREFINTRDYF


	)

236 #–ià
defšed
 (
STM32F070x6
è|| defšed (
STM32F070xB
è|| defšed (
STM32F030xC
)

237 
	#PWR_FLAG_WU
 
PWR_CSR_WUF


	)

238 
	#PWR_FLAG_SB
 
PWR_CSR_SBF


	)

239 
	#PWR_FLAG_VREFINTRDY
 
PWR_CSR_VREFINTRDYF


	)

241 
	#PWR_FLAG_WU
 
PWR_CSR_WUF


	)

242 
	#PWR_FLAG_SB
 
PWR_CSR_SBF


	)

259 #ià
defšed
 (
STM32F031x6
è|| defšed (
STM32F042x6
è|| defšed (
STM32F051x8
) || \

260 
defšed
 (
STM32F071xB
è|| defšed (
STM32F072xB
) || \

261 
defšed
 (
STM32F091xC
)

266 
	#__HAL_PWR_PVD_EXTI_ENABLE_IT
(è(
EXTI
->
IMR
 |ð(
PWR_EXTI_LINE_PVD
))

	)

272 
	#__HAL_PWR_PVD_EXTI_DISABLE_IT
(è(
EXTI
->
IMR
 &ð~(
PWR_EXTI_LINE_PVD
))

	)

278 
	#__HAL_PWR_PVD_EXTI_ENABLE_EVENT
(è(
EXTI
->
EMR
 |ð(
PWR_EXTI_LINE_PVD
))

	)

284 
	#__HAL_PWR_PVD_EXTI_DISABLE_EVENT
(è(
EXTI
->
EMR
 &ð~(
PWR_EXTI_LINE_PVD
))

	)

290 
	#__HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE
(è
	`CLEAR_BIT
(
EXTI
->
RTSR
, 
PWR_EXTI_LINE_PVD
)

	)

296 
	#__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE
(è
	`CLEAR_BIT
(
EXTI
->
FTSR
, 
PWR_EXTI_LINE_PVD
)

	)

302 
	#__HAL_PWR_PVD_EXTI_DISABLE_RISING_FALLING_EDGE
(è
	`__HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE
();
	`__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE
();

	)

309 
	#__HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE
(è
EXTI
->
FTSR
 |ð(
PWR_EXTI_LINE_PVD
)

	)

315 
	#__HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE
(è
EXTI
->
RTSR
 |ð(
PWR_EXTI_LINE_PVD
)

	)

321 
	#__HAL_PWR_PVD_EXTI_ENABLE_RISING_FALLING_EDGE
(è
	`__HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE
();
	`__HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE
();

	)

327 
	#__HAL_PWR_PVD_EXTI_GET_FLAG
(è(
EXTI
->
PR
 & (
PWR_EXTI_LINE_PVD
))

	)

333 
	#__HAL_PWR_PVD_EXTI_CLEAR_FLAG
(è(
EXTI
->
PR
 = (
PWR_EXTI_LINE_PVD
))

	)

339 
	#__HAL_PWR_PVD_EXTI_GENERATE_SWIT
(è(
EXTI
->
SWIER
 |ð(
PWR_EXTI_LINE_PVD
))

	)

346 #ià
defšed
 (
STM32F042x6
è|| defšed (
STM32F048xx
) || \

347 
defšed
 (
STM32F071xB
è|| defšed (
STM32F072xB
è|| defšed (
STM32F078xx
) || \

348 
defšed
 (
STM32F091xC
è|| defšed (
STM32F098xx
)

353 
	#__HAL_PWR_VDDIO2_EXTI_ENABLE_IT
(è(
EXTI
->
IMR
 |ð(
PWR_EXTI_LINE_VDDIO2
))

	)

359 
	#__HAL_PWR_VDDIO2_EXTI_DISABLE_IT
(è(
EXTI
->
IMR
 &ð~(
PWR_EXTI_LINE_VDDIO2
))

	)

365 
	#__HAL_PWR_VDDIO2_EXTI_DISABLE_FALLING_EDGE
(è\

	)

367 
EXTI
->
FTSR
 &ð~(
PWR_EXTI_LINE_VDDIO2
); \

368 
EXTI
->
RTSR
 &ð~(
PWR_EXTI_LINE_VDDIO2
); \

375 
	#__HAL_PWR_VDDIO2_EXTI_ENABLE_FALLING_EDGE
(è
EXTI
->
FTSR
 |ð(
PWR_EXTI_LINE_VDDIO2
)

	)

381 
	#__HAL_PWR_VDDIO2_EXTI_GET_FLAG
(è(
EXTI
->
PR
 & (
PWR_EXTI_LINE_VDDIO2
))

	)

387 
	#__HAL_PWR_VDDIO2_EXTI_CLEAR_FLAG
(è(
EXTI
->
PR
 = (
PWR_EXTI_LINE_VDDIO2
))

	)

393 
	#__HAL_PWR_VDDIO2_EXTI_GENERATE_SWIT
(è(
EXTI
->
SWIER
 |ð(
PWR_EXTI_LINE_VDDIO2
))

	)

397 
defšed
 (
STM32F071xB
è|| defšed (
STM32F072xB
è|| defšed (
STM32F078xx
) || \

398 
defšed
 (
STM32F091xC
è|| defšed (
STM32F098xx
) */

414 #ià
defšed
 (
STM32F031x6
è|| defšed (
STM32F042x6
è|| defšed (
STM32F051x8
) || \

415 
defšed
 (
STM32F071xB
è|| defšed (
STM32F072xB
) || \

416 
defšed
 (
STM32F091xC
)

417 
HAL_PWR_PVD_IRQHªdËr
();

418 
HAL_PWR_PVDC®lback
();

423 #ià
defšed
 (
STM32F042x6
è|| defšed (
STM32F048xx
) || \

424 
defšed
 (
STM32F071xB
è|| defšed (
STM32F072xB
è|| defšed (
STM32F078xx
) || \

425 
defšed
 (
STM32F091xC
è|| defšed (
STM32F098xx
)

426 
HAL_PWREx_Vddio2MÚ™Ü_IRQHªdËr
();

427 
HAL_PWREx_Vddio2MÚ™ÜC®lback
();

429 
defšed
 (
STM32F071xB
è|| defšed (
STM32F072xB
è|| defšed (
STM32F078xx
) || \

430 
defšed
 (
STM32F091xC
è|| defšed (
STM32F098xx
) */

433 #ià
defšed
 (
STM32F031x6
è|| defšed (
STM32F042x6
è|| defšed (
STM32F051x8
) || \

434 
defšed
 (
STM32F071xB
è|| defšed (
STM32F072xB
) || \

435 
defšed
 (
STM32F091xC
)

436 
HAL_PWR_CÚfigPVD
(
PWR_PVDTy³Def
 *
sCÚfigPVD
);

437 
HAL_PWR_EÇbËPVD
();

438 
HAL_PWR_Di§bËPVD
();

443 #ià
defšed
 (
STM32F042x6
è|| defšed (
STM32F048xx
) || \

444 
defšed
 (
STM32F071xB
è|| defšed (
STM32F072xB
è|| defšed (
STM32F078xx
) || \

445 
defšed
 (
STM32F091xC
è|| defšed (
STM32F098xx
)

446 
HAL_PWREx_EÇbËVddio2MÚ™Ü
();

447 
HAL_PWREx_Di§bËVddio2MÚ™Ü
();

449 
defšed
 (
STM32F071xB
è|| defšed (
STM32F072xB
è|| defšed (
STM32F078xx
) || \

450 
defšed
 (
STM32F091xC
è|| defšed (
STM32F098xx
) */

468 #ifdeà
__ýlu¥lus


	@i2c_oled/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_rcc.h

37 #iâdeà
__STM32F0xx_HAL_RCC_H


38 
	#__STM32F0xx_HAL_RCC_H


	)

40 #ifdeà
__ýlu¥lus


45 
	~"¡m32f0xx_h®_def.h
"

64 
	#RCC_DBP_TIMEOUT_VALUE
 (100Uè

	)

66 
	#RCC_LSE_TIMEOUT_VALUE
 
LSE_STARTUP_TIMEOUT


	)

67 
	#CLOCKSWITCH_TIMEOUT_VALUE
 (5000Uè

	)

68 
	#HSE_TIMEOUT_VALUE
 
HSE_STARTUP_TIMEOUT


	)

69 
	#HSI_TIMEOUT_VALUE
 (2Uè

	)

70 
	#LSI_TIMEOUT_VALUE
 (2Uè

	)

71 
	#PLL_TIMEOUT_VALUE
 (2Uè

	)

72 
	#HSI14_TIMEOUT_VALUE
 (2Uè

	)

73 #ià
defšed
(
RCC_HSI48_SUPPORT
)

74 
	#HSI48_TIMEOUT_VALUE
 (2Uè

	)

83 
	#RCC_OFFSET
 (
RCC_BASE
 - 
PERIPH_BASE
)

	)

84 
	#RCC_CR_OFFSET
 0x00

	)

85 
	#RCC_CFGR_OFFSET
 0x04

	)

86 
	#RCC_CIR_OFFSET
 0x08

	)

87 
	#RCC_BDCR_OFFSET
 0x20

	)

88 
	#RCC_CSR_OFFSET
 0x24

	)

96 
	#RCC_CR_BYTE2_ADDRESS
 ((
ušt32_t
)(
RCC_BASE
 + 
RCC_CR_OFFSET
 + 0x02U))

	)

99 
	#RCC_CIR_BYTE1_ADDRESS
 ((
ušt32_t
)(
RCC_BASE
 + 
RCC_CIR_OFFSET
 + 0x01U))

	)

102 
	#RCC_CIR_BYTE2_ADDRESS
 ((
ušt32_t
)(
RCC_BASE
 + 
RCC_CIR_OFFSET
 + 0x02U))

	)

105 
	#CR_REG_INDEX
 ((
ušt8_t
)1U)

	)

106 
	#CR2_REG_INDEX
 ((
ušt8_t
)2U)

	)

107 
	#BDCR_REG_INDEX
 ((
ušt8_t
)3U)

	)

108 
	#CSR_REG_INDEX
 ((
ušt8_t
)4U)

	)

111 
	#RCC_CFGR_PLLMUL_BITNUMBER
 18U

	)

112 
	#RCC_CFGR_HPRE_BITNUMBER
 4U

	)

113 
	#RCC_CFGR_PPRE_BITNUMBER
 8U

	)

115 
	#RCC_CFGR2_PREDIV_BITNUMBER
 0

	)

117 
	#RCC_CR_HSIRDY_B™Numb”
 1

	)

118 
	#RCC_CR_HSERDY_B™Numb”
 17

	)

119 
	#RCC_CR_PLLRDY_B™Numb”
 25

	)

121 
	#RCC_CR2_HSI14RDY_B™Numb”
 1

	)

122 
	#RCC_CR2_HSI48RDY_B™Numb”
 16

	)

124 
	#RCC_BDCR_LSERDY_B™Numb”
 1

	)

126 
	#RCC_CSR_LSIRDY_B™Numb”
 1

	)

127 
	#RCC_CSR_V18PWRRSTF_B™Numb”
 23

	)

128 
	#RCC_CSR_RMVF_B™Numb”
 24

	)

129 
	#RCC_CSR_OBLRSTF_B™Numb”
 25

	)

130 
	#RCC_CSR_PINRSTF_B™Numb”
 26

	)

131 
	#RCC_CSR_PORRSTF_B™Numb”
 27

	)

132 
	#RCC_CSR_SFTRSTF_B™Numb”
 28

	)

133 
	#RCC_CSR_IWDGRSTF_B™Numb”
 29

	)

134 
	#RCC_CSR_WWDGRSTF_B™Numb”
 30

	)

135 
	#RCC_CSR_LPWRRSTF_B™Numb”
 31

	)

137 
	#RCC_CR_HSITRIM_B™Numb”
 3

	)

138 
	#RCC_HSI14TRIM_BIT_NUMBER
 3

	)

139 
	#RCC_FLAG_MASK
 ((
ušt8_t
)0x1FU)

	)

148 
	#IS_RCC_HSE
(
__HSE__
è(((__HSE__è=ð
RCC_HSE_OFF
è|| ((__HSE__è=ð
RCC_HSE_ON
è|| \

	)

149 ((
__HSE__
è=ð
RCC_HSE_BYPASS
))

150 
	#IS_RCC_LSE
(
__LSE__
è(((__LSE__è=ð
RCC_LSE_OFF
è|| ((__LSE__è=ð
RCC_LSE_ON
è|| \

	)

151 ((
__LSE__
è=ð
RCC_LSE_BYPASS
))

152 
	#IS_RCC_HSI
(
__HSI__
è(((__HSI__è=ð
RCC_HSI_OFF
è|| ((__HSI__è=ð
RCC_HSI_ON
))

	)

153 
	#IS_RCC_HSI14
(
__HSI14__
è(((__HSI14__è=ð
RCC_HSI14_OFF
è|| ((__HSI14__è=ð
RCC_HSI14_ON
è|| ((__HSI14__è=ð
RCC_HSI14_ADC_CONTROL
))

	)

154 
	#IS_RCC_CALIBRATION_VALUE
(
__VALUE__
è((__VALUE__è<ð0x1FU)

	)

155 
	#IS_RCC_LSI
(
__LSI__
è(((__LSI__è=ð
RCC_LSI_OFF
è|| ((__LSI__è=ð
RCC_LSI_ON
))

	)

156 
	#IS_RCC_PLL
(
__PLL__
è(((__PLL__è=ð
RCC_PLL_NONE
è|| ((__PLL__è=ð
RCC_PLL_OFF
è|| \

	)

157 ((
__PLL__
è=ð
RCC_PLL_ON
))

158 
	#IS_RCC_PREDIV
(
__PREDIV__
è(((__PREDIV__è=ð
RCC_PREDIV_DIV1
è|| ((__PREDIV__è=ð
RCC_PREDIV_DIV2
è|| \

	)

159 ((
__PREDIV__
è=ð
RCC_PREDIV_DIV3
è|| ((__PREDIV__è=ð
RCC_PREDIV_DIV4
) || \

160 ((
__PREDIV__
è=ð
RCC_PREDIV_DIV5
è|| ((__PREDIV__è=ð
RCC_PREDIV_DIV6
) || \

161 ((
__PREDIV__
è=ð
RCC_PREDIV_DIV7
è|| ((__PREDIV__è=ð
RCC_PREDIV_DIV8
) || \

162 ((
__PREDIV__
è=ð
RCC_PREDIV_DIV9
è|| ((__PREDIV__è=ð
RCC_PREDIV_DIV10
) || \

163 ((
__PREDIV__
è=ð
RCC_PREDIV_DIV11
è|| ((__PREDIV__è=ð
RCC_PREDIV_DIV12
) || \

164 ((
__PREDIV__
è=ð
RCC_PREDIV_DIV13
è|| ((__PREDIV__è=ð
RCC_PREDIV_DIV14
) || \

165 ((
__PREDIV__
è=ð
RCC_PREDIV_DIV15
è|| ((__PREDIV__è=ð
RCC_PREDIV_DIV16
))

167 
	#IS_RCC_PLL_MUL
(
__MUL__
è(((__MUL__è=ð
RCC_PLL_MUL2
è|| ((__MUL__è=ð
RCC_PLL_MUL3
è|| \

	)

168 ((
__MUL__
è=ð
RCC_PLL_MUL4
è|| ((__MUL__è=ð
RCC_PLL_MUL5
) || \

169 ((
__MUL__
è=ð
RCC_PLL_MUL6
è|| ((__MUL__è=ð
RCC_PLL_MUL7
) || \

170 ((
__MUL__
è=ð
RCC_PLL_MUL8
è|| ((__MUL__è=ð
RCC_PLL_MUL9
) || \

171 ((
__MUL__
è=ð
RCC_PLL_MUL10
è|| ((__MUL__è=ð
RCC_PLL_MUL11
) || \

172 ((
__MUL__
è=ð
RCC_PLL_MUL12
è|| ((__MUL__è=ð
RCC_PLL_MUL13
) || \

173 ((
__MUL__
è=ð
RCC_PLL_MUL14
è|| ((__MUL__è=ð
RCC_PLL_MUL15
) || \

174 ((
__MUL__
è=ð
RCC_PLL_MUL16
))

175 
	#IS_RCC_CLOCKTYPE
(
__CLK__
è((((__CLK__è& 
RCC_CLOCKTYPE_SYSCLK
è=ðRCC_CLOCKTYPE_SYSCLKè|| \

	)

176 (((
__CLK__
è& 
RCC_CLOCKTYPE_HCLK
) == RCC_CLOCKTYPE_HCLK) || \

177 (((
__CLK__
è& 
RCC_CLOCKTYPE_PCLK1
) == RCC_CLOCKTYPE_PCLK1))

178 
	#IS_RCC_HCLK
(
__HCLK__
è(((__HCLK__è=ð
RCC_SYSCLK_DIV1
è|| ((__HCLK__è=ð
RCC_SYSCLK_DIV2
è|| \

	)

179 ((
__HCLK__
è=ð
RCC_SYSCLK_DIV4
è|| ((__HCLK__è=ð
RCC_SYSCLK_DIV8
) || \

180 ((
__HCLK__
è=ð
RCC_SYSCLK_DIV16
è|| ((__HCLK__è=ð
RCC_SYSCLK_DIV64
) || \

181 ((
__HCLK__
è=ð
RCC_SYSCLK_DIV128
è|| ((__HCLK__è=ð
RCC_SYSCLK_DIV256
) || \

182 ((
__HCLK__
è=ð
RCC_SYSCLK_DIV512
))

183 
	#IS_RCC_PCLK
(
__PCLK__
è(((__PCLK__è=ð
RCC_HCLK_DIV1
è|| ((__PCLK__è=ð
RCC_HCLK_DIV2
è|| \

	)

184 ((
__PCLK__
è=ð
RCC_HCLK_DIV4
è|| ((__PCLK__è=ð
RCC_HCLK_DIV8
) || \

185 ((
__PCLK__
è=ð
RCC_HCLK_DIV16
))

186 
	#IS_RCC_MCO
(
__MCO__
è((__MCO__è=ð
RCC_MCO
)

	)

187 
	#IS_RCC_RTCCLKSOURCE
(
__SOURCE__
è(((__SOURCE__è=ð
RCC_RTCCLKSOURCE_NO_CLK
è|| \

	)

188 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_LSE
) || \

189 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_LSI
) || \

190 ((
__SOURCE__
è=ð
RCC_RTCCLKSOURCE_HSE_DIV32
))

191 
	#IS_RCC_USART1CLKSOURCE
(
__SOURCE__
è(((__SOURCE__è=ð
RCC_USART1CLKSOURCE_PCLK1
è|| \

	)

192 ((
__SOURCE__
è=ð
RCC_USART1CLKSOURCE_SYSCLK
) || \

193 ((
__SOURCE__
è=ð
RCC_USART1CLKSOURCE_LSE
) || \

194 ((
__SOURCE__
è=ð
RCC_USART1CLKSOURCE_HSI
))

195 
	#IS_RCC_I2C1CLKSOURCE
(
__SOURCE__
è(((__SOURCE__è=ð
RCC_I2C1CLKSOURCE_HSI
è|| \

	)

196 ((
__SOURCE__
è=ð
RCC_I2C1CLKSOURCE_SYSCLK
))

213 
ušt32_t
 
PLLS‹
;

216 
ušt32_t
 
PLLSourû
;

219 
ušt32_t
 
PLLMUL
;

222 
ušt32_t
 
PREDIV
;

225 } 
	tRCC_PLLIn™Ty³Def
;

232 
ušt32_t
 
OscžÏtÜTy³
;

235 
ušt32_t
 
HSES‹
;

238 
ušt32_t
 
LSES‹
;

241 
ušt32_t
 
HSIS‹
;

244 
ušt32_t
 
HSIC®ib¿tiÚV®ue
;

247 
ušt32_t
 
HSI14S‹
;

250 
ušt32_t
 
HSI14C®ib¿tiÚV®ue
;

253 
ušt32_t
 
LSIS‹
;

256 #ià
defšed
(
RCC_HSI48_SUPPORT
)

257 
ušt32_t
 
HSI48S‹
;

261 
RCC_PLLIn™Ty³Def
 
PLL
;

263 } 
	tRCC_OscIn™Ty³Def
;

270 
ušt32_t
 
ClockTy³
;

273 
ušt32_t
 
SYSCLKSourû
;

276 
ušt32_t
 
AHBCLKDivid”
;

279 
ušt32_t
 
APB1CLKDivid”
;

282 } 
	tRCC_ClkIn™Ty³Def
;

297 
	#RCC_PLLSOURCE_HSE
 
RCC_CFGR_PLLSRC_HSE_PREDIV


	)

306 
	#RCC_OSCILLATORTYPE_NONE
 (0x00000000U)

	)

307 
	#RCC_OSCILLATORTYPE_HSE
 (0x00000001U)

	)

308 
	#RCC_OSCILLATORTYPE_HSI
 (0x00000002U)

	)

309 
	#RCC_OSCILLATORTYPE_LSE
 (0x00000004U)

	)

310 
	#RCC_OSCILLATORTYPE_LSI
 (0x00000008U)

	)

311 
	#RCC_OSCILLATORTYPE_HSI14
 (0x00000010U)

	)

312 #ià
defšed
(
RCC_HSI48_SUPPORT
)

313 
	#RCC_OSCILLATORTYPE_HSI48
 (0x00000020U)

	)

322 
	#RCC_HSE_OFF
 (0x00000000Uè

	)

323 
	#RCC_HSE_ON
 (0x00000001Uè

	)

324 
	#RCC_HSE_BYPASS
 (0x00000005Uè

	)

332 
	#RCC_LSE_OFF
 (0x00000000Uè

	)

333 
	#RCC_LSE_ON
 (0x00000001Uè

	)

334 
	#RCC_LSE_BYPASS
 (0x00000005Uè

	)

343 
	#RCC_HSI_OFF
 (0x00000000Uè

	)

344 
	#RCC_HSI_ON
 
RCC_CR_HSION


	)

346 
	#RCC_HSICALIBRATION_DEFAULT
 (0x10Uè

	)

355 
	#RCC_HSI14_OFF
 (0x00000000U)

	)

356 
	#RCC_HSI14_ON
 
RCC_CR2_HSI14ON


	)

357 
	#RCC_HSI14_ADC_CONTROL
 (~
RCC_CR2_HSI14DIS
)

	)

359 
	#RCC_HSI14CALIBRATION_DEFAULT
 (0x10Uè

	)

367 
	#RCC_LSI_OFF
 (0x00000000Uè

	)

368 
	#RCC_LSI_ON
 
RCC_CSR_LSION


	)

374 #ià
defšed
(
RCC_HSI48_SUPPORT
)

378 
	#RCC_HSI48_OFF
 ((
ušt8_t
)0x00U)

	)

379 
	#RCC_HSI48_ON
 ((
ušt8_t
)0x01U)

	)

389 
	#RCC_PLL_NONE
 (0x00000000Uè

	)

390 
	#RCC_PLL_OFF
 (0x00000001Uè

	)

391 
	#RCC_PLL_ON
 (0x00000002Uè

	)

400 
	#RCC_CLOCKTYPE_SYSCLK
 (0x00000001Uè

	)

401 
	#RCC_CLOCKTYPE_HCLK
 (0x00000002Uè

	)

402 
	#RCC_CLOCKTYPE_PCLK1
 (0x00000004Uè

	)

411 
	#RCC_SYSCLKSOURCE_HSI
 
RCC_CFGR_SW_HSI


	)

412 
	#RCC_SYSCLKSOURCE_HSE
 
RCC_CFGR_SW_HSE


	)

413 
	#RCC_SYSCLKSOURCE_PLLCLK
 
RCC_CFGR_SW_PLL


	)

422 
	#RCC_SYSCLKSOURCE_STATUS_HSI
 
RCC_CFGR_SWS_HSI


	)

423 
	#RCC_SYSCLKSOURCE_STATUS_HSE
 
RCC_CFGR_SWS_HSE


	)

424 
	#RCC_SYSCLKSOURCE_STATUS_PLLCLK
 
RCC_CFGR_SWS_PLL


	)

433 
	#RCC_SYSCLK_DIV1
 
RCC_CFGR_HPRE_DIV1


	)

434 
	#RCC_SYSCLK_DIV2
 
RCC_CFGR_HPRE_DIV2


	)

435 
	#RCC_SYSCLK_DIV4
 
RCC_CFGR_HPRE_DIV4


	)

436 
	#RCC_SYSCLK_DIV8
 
RCC_CFGR_HPRE_DIV8


	)

437 
	#RCC_SYSCLK_DIV16
 
RCC_CFGR_HPRE_DIV16


	)

438 
	#RCC_SYSCLK_DIV64
 
RCC_CFGR_HPRE_DIV64


	)

439 
	#RCC_SYSCLK_DIV128
 
RCC_CFGR_HPRE_DIV128


	)

440 
	#RCC_SYSCLK_DIV256
 
RCC_CFGR_HPRE_DIV256


	)

441 
	#RCC_SYSCLK_DIV512
 
RCC_CFGR_HPRE_DIV512


	)

450 
	#RCC_HCLK_DIV1
 
RCC_CFGR_PPRE_DIV1


	)

451 
	#RCC_HCLK_DIV2
 
RCC_CFGR_PPRE_DIV2


	)

452 
	#RCC_HCLK_DIV4
 
RCC_CFGR_PPRE_DIV4


	)

453 
	#RCC_HCLK_DIV8
 
RCC_CFGR_PPRE_DIV8


	)

454 
	#RCC_HCLK_DIV16
 
RCC_CFGR_PPRE_DIV16


	)

463 
	#RCC_RTCCLKSOURCE_NO_CLK
 (0x00000000Uè

	)

464 
	#RCC_RTCCLKSOURCE_LSE
 
RCC_BDCR_RTCSEL_LSE


	)

465 
	#RCC_RTCCLKSOURCE_LSI
 
RCC_BDCR_RTCSEL_LSI


	)

466 
	#RCC_RTCCLKSOURCE_HSE_DIV32
 
RCC_BDCR_RTCSEL_HSE


	)

474 
	#RCC_PLL_MUL2
 
RCC_CFGR_PLLMUL2


	)

475 
	#RCC_PLL_MUL3
 
RCC_CFGR_PLLMUL3


	)

476 
	#RCC_PLL_MUL4
 
RCC_CFGR_PLLMUL4


	)

477 
	#RCC_PLL_MUL5
 
RCC_CFGR_PLLMUL5


	)

478 
	#RCC_PLL_MUL6
 
RCC_CFGR_PLLMUL6


	)

479 
	#RCC_PLL_MUL7
 
RCC_CFGR_PLLMUL7


	)

480 
	#RCC_PLL_MUL8
 
RCC_CFGR_PLLMUL8


	)

481 
	#RCC_PLL_MUL9
 
RCC_CFGR_PLLMUL9


	)

482 
	#RCC_PLL_MUL10
 
RCC_CFGR_PLLMUL10


	)

483 
	#RCC_PLL_MUL11
 
RCC_CFGR_PLLMUL11


	)

484 
	#RCC_PLL_MUL12
 
RCC_CFGR_PLLMUL12


	)

485 
	#RCC_PLL_MUL13
 
RCC_CFGR_PLLMUL13


	)

486 
	#RCC_PLL_MUL14
 
RCC_CFGR_PLLMUL14


	)

487 
	#RCC_PLL_MUL15
 
RCC_CFGR_PLLMUL15


	)

488 
	#RCC_PLL_MUL16
 
RCC_CFGR_PLLMUL16


	)

498 
	#RCC_PREDIV_DIV1
 
RCC_CFGR2_PREDIV_DIV1


	)

499 
	#RCC_PREDIV_DIV2
 
RCC_CFGR2_PREDIV_DIV2


	)

500 
	#RCC_PREDIV_DIV3
 
RCC_CFGR2_PREDIV_DIV3


	)

501 
	#RCC_PREDIV_DIV4
 
RCC_CFGR2_PREDIV_DIV4


	)

502 
	#RCC_PREDIV_DIV5
 
RCC_CFGR2_PREDIV_DIV5


	)

503 
	#RCC_PREDIV_DIV6
 
RCC_CFGR2_PREDIV_DIV6


	)

504 
	#RCC_PREDIV_DIV7
 
RCC_CFGR2_PREDIV_DIV7


	)

505 
	#RCC_PREDIV_DIV8
 
RCC_CFGR2_PREDIV_DIV8


	)

506 
	#RCC_PREDIV_DIV9
 
RCC_CFGR2_PREDIV_DIV9


	)

507 
	#RCC_PREDIV_DIV10
 
RCC_CFGR2_PREDIV_DIV10


	)

508 
	#RCC_PREDIV_DIV11
 
RCC_CFGR2_PREDIV_DIV11


	)

509 
	#RCC_PREDIV_DIV12
 
RCC_CFGR2_PREDIV_DIV12


	)

510 
	#RCC_PREDIV_DIV13
 
RCC_CFGR2_PREDIV_DIV13


	)

511 
	#RCC_PREDIV_DIV14
 
RCC_CFGR2_PREDIV_DIV14


	)

512 
	#RCC_PREDIV_DIV15
 
RCC_CFGR2_PREDIV_DIV15


	)

513 
	#RCC_PREDIV_DIV16
 
RCC_CFGR2_PREDIV_DIV16


	)

523 
	#RCC_USART1CLKSOURCE_PCLK1
 
RCC_CFGR3_USART1SW_PCLK


	)

524 
	#RCC_USART1CLKSOURCE_SYSCLK
 
RCC_CFGR3_USART1SW_SYSCLK


	)

525 
	#RCC_USART1CLKSOURCE_LSE
 
RCC_CFGR3_USART1SW_LSE


	)

526 
	#RCC_USART1CLKSOURCE_HSI
 
RCC_CFGR3_USART1SW_HSI


	)

535 
	#RCC_I2C1CLKSOURCE_HSI
 
RCC_CFGR3_I2C1SW_HSI


	)

536 
	#RCC_I2C1CLKSOURCE_SYSCLK
 
RCC_CFGR3_I2C1SW_SYSCLK


	)

544 
	#RCC_MCO1
 (0x00000000U)

	)

545 
	#RCC_MCO
 
RCC_MCO1


	)

554 
	#RCC_MCO1SOURCE_NOCLOCK
 
RCC_CFGR_MCO_NOCLOCK


	)

555 
	#RCC_MCO1SOURCE_LSI
 
RCC_CFGR_MCO_LSI


	)

556 
	#RCC_MCO1SOURCE_LSE
 
RCC_CFGR_MCO_LSE


	)

557 
	#RCC_MCO1SOURCE_SYSCLK
 
RCC_CFGR_MCO_SYSCLK


	)

558 
	#RCC_MCO1SOURCE_HSI
 
RCC_CFGR_MCO_HSI


	)

559 
	#RCC_MCO1SOURCE_HSE
 
RCC_CFGR_MCO_HSE


	)

560 
	#RCC_MCO1SOURCE_PLLCLK_DIV2
 
RCC_CFGR_MCO_PLL


	)

561 
	#RCC_MCO1SOURCE_HSI14
 
RCC_CFGR_MCO_HSI14


	)

570 
	#RCC_IT_LSIRDY
 ((
ušt8_t
)
RCC_CIR_LSIRDYF
è

	)

571 
	#RCC_IT_LSERDY
 ((
ušt8_t
)
RCC_CIR_LSERDYF
è

	)

572 
	#RCC_IT_HSIRDY
 ((
ušt8_t
)
RCC_CIR_HSIRDYF
è

	)

573 
	#RCC_IT_HSERDY
 ((
ušt8_t
)
RCC_CIR_HSERDYF
è

	)

574 
	#RCC_IT_PLLRDY
 ((
ušt8_t
)
RCC_CIR_PLLRDYF
è

	)

575 
	#RCC_IT_HSI14RDY
 ((
ušt8_t
)
RCC_CIR_HSI14RDYF
è

	)

576 #ià
defšed
(
RCC_CIR_HSI48RDYF
)

577 
	#RCC_IT_HSI48RDY
 ((
ušt8_t
)
RCC_CIR_HSI48RDYF
è

	)

579 
	#RCC_IT_CSS
 ((
ušt8_t
)
RCC_CIR_CSSF
è

	)

595 
	#RCC_FLAG_HSIRDY
 ((
ušt8_t
)((
CR_REG_INDEX
 << 5Uè| 
RCC_CR_HSIRDY_B™Numb”
))

	)

596 
	#RCC_FLAG_HSERDY
 ((
ušt8_t
)((
CR_REG_INDEX
 << 5Uè| 
RCC_CR_HSERDY_B™Numb”
))

	)

597 
	#RCC_FLAG_PLLRDY
 ((
ušt8_t
)((
CR_REG_INDEX
 << 5Uè| 
RCC_CR_PLLRDY_B™Numb”
))

	)

599 
	#RCC_FLAG_HSI14RDY
 ((
ušt8_t
)((
CR2_REG_INDEX
 << 5Uè| 
RCC_CR2_HSI14RDY_B™Numb”
))

	)

602 
	#RCC_FLAG_LSIRDY
 ((
ušt8_t
)((
CSR_REG_INDEX
 << 5Uè| 
RCC_CSR_LSIRDY_B™Numb”
))

	)

603 #ià 
defšed
(
RCC_CSR_V18PWRRSTF
)

604 
	#RCC_FLAG_V18PWRRST
 ((
ušt8_t
)((
CSR_REG_INDEX
 << 5Uè| 
RCC_CSR_V18PWRRSTF_B™Numb”
))

	)

606 
	#RCC_FLAG_OBLRST
 ((
ušt8_t
)((
CSR_REG_INDEX
 << 5Uè| 
RCC_CSR_OBLRSTF_B™Numb”
))

	)

607 
	#RCC_FLAG_PINRST
 ((
ušt8_t
)((
CSR_REG_INDEX
 << 5Uè| 
RCC_CSR_PINRSTF_B™Numb”
)è

	)

608 
	#RCC_FLAG_PORRST
 ((
ušt8_t
)((
CSR_REG_INDEX
 << 5Uè| 
RCC_CSR_PORRSTF_B™Numb”
)è

	)

609 
	#RCC_FLAG_SFTRST
 ((
ušt8_t
)((
CSR_REG_INDEX
 << 5Uè| 
RCC_CSR_SFTRSTF_B™Numb”
)è

	)

610 
	#RCC_FLAG_IWDGRST
 ((
ušt8_t
)((
CSR_REG_INDEX
 << 5Uè| 
RCC_CSR_IWDGRSTF_B™Numb”
)è

	)

611 
	#RCC_FLAG_WWDGRST
 ((
ušt8_t
)((
CSR_REG_INDEX
 << 5Uè| 
RCC_CSR_WWDGRSTF_B™Numb”
)è

	)

612 
	#RCC_FLAG_LPWRRST
 ((
ušt8_t
)((
CSR_REG_INDEX
 << 5Uè| 
RCC_CSR_LPWRRSTF_B™Numb”
)è

	)

615 
	#RCC_FLAG_LSERDY
 ((
ušt8_t
)((
BDCR_REG_INDEX
 << 5Uè| 
RCC_BDCR_LSERDY_B™Numb”
)è

	)

638 
	#__HAL_RCC_GPIOA_CLK_ENABLE
(èdØ{ \

	)

639 
__IO
 
ušt32_t
 
tm´eg
; \

640 
SET_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_GPIOAEN
);\

642 
tm´eg
 = 
READ_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_GPIOAEN
);\

643 
UNUSED
(
tm´eg
); \

645 
	#__HAL_RCC_GPIOB_CLK_ENABLE
(èdØ{ \

	)

646 
__IO
 
ušt32_t
 
tm´eg
; \

647 
SET_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_GPIOBEN
);\

649 
tm´eg
 = 
READ_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_GPIOBEN
);\

650 
UNUSED
(
tm´eg
); \

652 
	#__HAL_RCC_GPIOC_CLK_ENABLE
(èdØ{ \

	)

653 
__IO
 
ušt32_t
 
tm´eg
; \

654 
SET_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_GPIOCEN
);\

656 
tm´eg
 = 
READ_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_GPIOCEN
);\

657 
UNUSED
(
tm´eg
); \

659 
	#__HAL_RCC_GPIOF_CLK_ENABLE
(èdØ{ \

	)

660 
__IO
 
ušt32_t
 
tm´eg
; \

661 
SET_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_GPIOFEN
);\

663 
tm´eg
 = 
READ_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_GPIOFEN
);\

664 
UNUSED
(
tm´eg
); \

666 
	#__HAL_RCC_CRC_CLK_ENABLE
(èdØ{ \

	)

667 
__IO
 
ušt32_t
 
tm´eg
; \

668 
SET_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_CRCEN
);\

670 
tm´eg
 = 
READ_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_CRCEN
);\

671 
UNUSED
(
tm´eg
); \

673 
	#__HAL_RCC_DMA1_CLK_ENABLE
(èdØ{ \

	)

674 
__IO
 
ušt32_t
 
tm´eg
; \

675 
SET_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_DMA1EN
);\

677 
tm´eg
 = 
READ_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_DMA1EN
);\

678 
UNUSED
(
tm´eg
); \

680 
	#__HAL_RCC_SRAM_CLK_ENABLE
(èdØ{ \

	)

681 
__IO
 
ušt32_t
 
tm´eg
; \

682 
SET_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_SRAMEN
);\

684 
tm´eg
 = 
READ_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_SRAMEN
);\

685 
UNUSED
(
tm´eg
); \

687 
	#__HAL_RCC_FLITF_CLK_ENABLE
(èdØ{ \

	)

688 
__IO
 
ušt32_t
 
tm´eg
; \

689 
SET_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_FLITFEN
);\

691 
tm´eg
 = 
READ_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_FLITFEN
);\

692 
UNUSED
(
tm´eg
); \

695 
	#__HAL_RCC_GPIOA_CLK_DISABLE
(è(
RCC
->
AHBENR
 &ð~(
RCC_AHBENR_GPIOAEN
))

	)

696 
	#__HAL_RCC_GPIOB_CLK_DISABLE
(è(
RCC
->
AHBENR
 &ð~(
RCC_AHBENR_GPIOBEN
))

	)

697 
	#__HAL_RCC_GPIOC_CLK_DISABLE
(è(
RCC
->
AHBENR
 &ð~(
RCC_AHBENR_GPIOCEN
))

	)

698 
	#__HAL_RCC_GPIOF_CLK_DISABLE
(è(
RCC
->
AHBENR
 &ð~(
RCC_AHBENR_GPIOFEN
))

	)

699 
	#__HAL_RCC_CRC_CLK_DISABLE
(è(
RCC
->
AHBENR
 &ð~(
RCC_AHBENR_CRCEN
))

	)

700 
	#__HAL_RCC_DMA1_CLK_DISABLE
(è(
RCC
->
AHBENR
 &ð~(
RCC_AHBENR_DMA1EN
))

	)

701 
	#__HAL_RCC_SRAM_CLK_DISABLE
(è(
RCC
->
AHBENR
 &ð~(
RCC_AHBENR_SRAMEN
))

	)

702 
	#__HAL_RCC_FLITF_CLK_DISABLE
(è(
RCC
->
AHBENR
 &ð~(
RCC_AHBENR_FLITFEN
))

	)

714 
	#__HAL_RCC_GPIOA_IS_CLK_ENABLED
(è((
RCC
->
AHBENR
 & (
RCC_AHBENR_GPIOAEN
)è!ð
RESET
)

	)

715 
	#__HAL_RCC_GPIOB_IS_CLK_ENABLED
(è((
RCC
->
AHBENR
 & (
RCC_AHBENR_GPIOBEN
)è!ð
RESET
)

	)

716 
	#__HAL_RCC_GPIOC_IS_CLK_ENABLED
(è((
RCC
->
AHBENR
 & (
RCC_AHBENR_GPIOCEN
)è!ð
RESET
)

	)

717 
	#__HAL_RCC_GPIOF_IS_CLK_ENABLED
(è((
RCC
->
AHBENR
 & (
RCC_AHBENR_GPIOFEN
)è!ð
RESET
)

	)

718 
	#__HAL_RCC_CRC_IS_CLK_ENABLED
(è((
RCC
->
AHBENR
 & (
RCC_AHBENR_CRCEN
)è!ð
RESET
)

	)

719 
	#__HAL_RCC_DMA1_IS_CLK_ENABLED
(è((
RCC
->
AHBENR
 & (
RCC_AHBENR_DMA1EN
)è!ð
RESET
)

	)

720 
	#__HAL_RCC_SRAM_IS_CLK_ENABLED
(è((
RCC
->
AHBENR
 & (
RCC_AHBENR_SRAMEN
)è!ð
RESET
)

	)

721 
	#__HAL_RCC_FLITF_IS_CLK_ENABLED
(è((
RCC
->
AHBENR
 & (
RCC_AHBENR_FLITFEN
)è!ð
RESET
)

	)

722 
	#__HAL_RCC_GPIOA_IS_CLK_DISABLED
(è((
RCC
->
AHBENR
 & (
RCC_AHBENR_GPIOAEN
)è=ð
RESET
)

	)

723 
	#__HAL_RCC_GPIOB_IS_CLK_DISABLED
(è((
RCC
->
AHBENR
 & (
RCC_AHBENR_GPIOBEN
)è=ð
RESET
)

	)

724 
	#__HAL_RCC_GPIOC_IS_CLK_DISABLED
(è((
RCC
->
AHBENR
 & (
RCC_AHBENR_GPIOCEN
)è=ð
RESET
)

	)

725 
	#__HAL_RCC_GPIOF_IS_CLK_DISABLED
(è((
RCC
->
AHBENR
 & (
RCC_AHBENR_GPIOFEN
)è=ð
RESET
)

	)

726 
	#__HAL_RCC_CRC_IS_CLK_DISABLED
(è((
RCC
->
AHBENR
 & (
RCC_AHBENR_CRCEN
)è=ð
RESET
)

	)

727 
	#__HAL_RCC_DMA1_IS_CLK_DISABLED
(è((
RCC
->
AHBENR
 & (
RCC_AHBENR_DMA1EN
)è=ð
RESET
)

	)

728 
	#__HAL_RCC_SRAM_IS_CLK_DISABLED
(è((
RCC
->
AHBENR
 & (
RCC_AHBENR_SRAMEN
)è=ð
RESET
)

	)

729 
	#__HAL_RCC_FLITF_IS_CLK_DISABLED
(è((
RCC
->
AHBENR
 & (
RCC_AHBENR_FLITFEN
)è=ð
RESET
)

	)

741 
	#__HAL_RCC_TIM3_CLK_ENABLE
(èdØ{ \

	)

742 
__IO
 
ušt32_t
 
tm´eg
; \

743 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM3EN
);\

745 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM3EN
);\

746 
UNUSED
(
tm´eg
); \

748 
	#__HAL_RCC_TIM14_CLK_ENABLE
(èdØ{ \

	)

749 
__IO
 
ušt32_t
 
tm´eg
; \

750 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM14EN
);\

752 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM14EN
);\

753 
UNUSED
(
tm´eg
); \

755 
	#__HAL_RCC_WWDG_CLK_ENABLE
(èdØ{ \

	)

756 
__IO
 
ušt32_t
 
tm´eg
; \

757 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_WWDGEN
);\

759 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_WWDGEN
);\

760 
UNUSED
(
tm´eg
); \

762 
	#__HAL_RCC_I2C1_CLK_ENABLE
(èdØ{ \

	)

763 
__IO
 
ušt32_t
 
tm´eg
; \

764 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_I2C1EN
);\

766 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_I2C1EN
);\

767 
UNUSED
(
tm´eg
); \

769 
	#__HAL_RCC_PWR_CLK_ENABLE
(èdØ{ \

	)

770 
__IO
 
ušt32_t
 
tm´eg
; \

771 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_PWREN
);\

773 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_PWREN
);\

774 
UNUSED
(
tm´eg
); \

777 
	#__HAL_RCC_TIM3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM3EN
))

	)

778 
	#__HAL_RCC_TIM14_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM14EN
))

	)

779 
	#__HAL_RCC_WWDG_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_WWDGEN
))

	)

780 
	#__HAL_RCC_I2C1_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_I2C1EN
))

	)

781 
	#__HAL_RCC_PWR_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_PWREN
))

	)

793 
	#__HAL_RCC_TIM3_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM3EN
)è!ð
RESET
)

	)

794 
	#__HAL_RCC_TIM14_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM14EN
)è!ð
RESET
)

	)

795 
	#__HAL_RCC_WWDG_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_WWDGEN
)è!ð
RESET
)

	)

796 
	#__HAL_RCC_I2C1_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_I2C1EN
)è!ð
RESET
)

	)

797 
	#__HAL_RCC_PWR_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_PWREN
)è!ð
RESET
)

	)

798 
	#__HAL_RCC_TIM3_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM3EN
)è=ð
RESET
)

	)

799 
	#__HAL_RCC_TIM14_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM14EN
)è=ð
RESET
)

	)

800 
	#__HAL_RCC_WWDG_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_WWDGEN
)è=ð
RESET
)

	)

801 
	#__HAL_RCC_I2C1_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_I2C1EN
)è=ð
RESET
)

	)

802 
	#__HAL_RCC_PWR_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_PWREN
)è=ð
RESET
)

	)

815 
	#__HAL_RCC_SYSCFG_CLK_ENABLE
(èdØ{ \

	)

816 
__IO
 
ušt32_t
 
tm´eg
; \

817 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SYSCFGEN
);\

819 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SYSCFGEN
);\

820 
UNUSED
(
tm´eg
); \

822 
	#__HAL_RCC_ADC1_CLK_ENABLE
(èdØ{ \

	)

823 
__IO
 
ušt32_t
 
tm´eg
; \

824 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_ADC1EN
);\

826 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_ADC1EN
);\

827 
UNUSED
(
tm´eg
); \

829 
	#__HAL_RCC_TIM1_CLK_ENABLE
(èdØ{ \

	)

830 
__IO
 
ušt32_t
 
tm´eg
; \

831 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM1EN
);\

833 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM1EN
);\

834 
UNUSED
(
tm´eg
); \

836 
	#__HAL_RCC_SPI1_CLK_ENABLE
(èdØ{ \

	)

837 
__IO
 
ušt32_t
 
tm´eg
; \

838 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI1EN
);\

840 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_SPI1EN
);\

841 
UNUSED
(
tm´eg
); \

843 
	#__HAL_RCC_TIM16_CLK_ENABLE
(èdØ{ \

	)

844 
__IO
 
ušt32_t
 
tm´eg
; \

845 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM16EN
);\

847 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM16EN
);\

848 
UNUSED
(
tm´eg
); \

850 
	#__HAL_RCC_TIM17_CLK_ENABLE
(èdØ{ \

	)

851 
__IO
 
ušt32_t
 
tm´eg
; \

852 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM17EN
);\

854 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM17EN
);\

855 
UNUSED
(
tm´eg
); \

857 
	#__HAL_RCC_USART1_CLK_ENABLE
(èdØ{ \

	)

858 
__IO
 
ušt32_t
 
tm´eg
; \

859 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_USART1EN
);\

861 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_USART1EN
);\

862 
UNUSED
(
tm´eg
); \

864 
	#__HAL_RCC_DBGMCU_CLK_ENABLE
(èdØ{ \

	)

865 
__IO
 
ušt32_t
 
tm´eg
; \

866 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_DBGMCUEN
);\

868 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_DBGMCUEN
);\

869 
UNUSED
(
tm´eg
); \

872 
	#__HAL_RCC_SYSCFG_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_SYSCFGEN
))

	)

873 
	#__HAL_RCC_ADC1_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_ADC1EN
))

	)

874 
	#__HAL_RCC_TIM1_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_TIM1EN
))

	)

875 
	#__HAL_RCC_SPI1_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_SPI1EN
))

	)

876 
	#__HAL_RCC_TIM16_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_TIM16EN
))

	)

877 
	#__HAL_RCC_TIM17_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_TIM17EN
))

	)

878 
	#__HAL_RCC_USART1_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_USART1EN
))

	)

879 
	#__HAL_RCC_DBGMCU_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_DBGMCUEN
))

	)

891 
	#__HAL_RCC_SYSCFG_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SYSCFGEN
)è!ð
RESET
)

	)

892 
	#__HAL_RCC_ADC1_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_ADC1EN
)è!ð
RESET
)

	)

893 
	#__HAL_RCC_TIM1_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM1EN
)è!ð
RESET
)

	)

894 
	#__HAL_RCC_SPI1_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SPI1EN
)è!ð
RESET
)

	)

895 
	#__HAL_RCC_TIM16_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM16EN
)è!ð
RESET
)

	)

896 
	#__HAL_RCC_TIM17_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM17EN
)è!ð
RESET
)

	)

897 
	#__HAL_RCC_USART1_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_USART1EN
)è!ð
RESET
)

	)

898 
	#__HAL_RCC_DBGMCU_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_DBGMCUEN
)è!ð
RESET
)

	)

899 
	#__HAL_RCC_SYSCFG_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SYSCFGEN
)è=ð
RESET
)

	)

900 
	#__HAL_RCC_ADC1_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_ADC1EN
)è=ð
RESET
)

	)

901 
	#__HAL_RCC_TIM1_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM1EN
)è=ð
RESET
)

	)

902 
	#__HAL_RCC_SPI1_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_SPI1EN
)è=ð
RESET
)

	)

903 
	#__HAL_RCC_TIM16_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM16EN
)è=ð
RESET
)

	)

904 
	#__HAL_RCC_TIM17_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM17EN
)è=ð
RESET
)

	)

905 
	#__HAL_RCC_USART1_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_USART1EN
)è=ð
RESET
)

	)

906 
	#__HAL_RCC_DBGMCU_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_DBGMCUEN
)è=ð
RESET
)

	)

915 
	#__HAL_RCC_AHB_FORCE_RESET
(è(
RCC
->
AHBRSTR
 = 0xFFFFFFFFU)

	)

916 
	#__HAL_RCC_GPIOA_FORCE_RESET
(è(
RCC
->
AHBRSTR
 |ð(
RCC_AHBRSTR_GPIOARST
))

	)

917 
	#__HAL_RCC_GPIOB_FORCE_RESET
(è(
RCC
->
AHBRSTR
 |ð(
RCC_AHBRSTR_GPIOBRST
))

	)

918 
	#__HAL_RCC_GPIOC_FORCE_RESET
(è(
RCC
->
AHBRSTR
 |ð(
RCC_AHBRSTR_GPIOCRST
))

	)

919 
	#__HAL_RCC_GPIOF_FORCE_RESET
(è(
RCC
->
AHBRSTR
 |ð(
RCC_AHBRSTR_GPIOFRST
))

	)

921 
	#__HAL_RCC_AHB_RELEASE_RESET
(è(
RCC
->
AHBRSTR
 = 0x00000000U)

	)

922 
	#__HAL_RCC_GPIOA_RELEASE_RESET
(è(
RCC
->
AHBRSTR
 &ð~(
RCC_AHBRSTR_GPIOARST
))

	)

923 
	#__HAL_RCC_GPIOB_RELEASE_RESET
(è(
RCC
->
AHBRSTR
 &ð~(
RCC_AHBRSTR_GPIOBRST
))

	)

924 
	#__HAL_RCC_GPIOC_RELEASE_RESET
(è(
RCC
->
AHBRSTR
 &ð~(
RCC_AHBRSTR_GPIOCRST
))

	)

925 
	#__HAL_RCC_GPIOF_RELEASE_RESET
(è(
RCC
->
AHBRSTR
 &ð~(
RCC_AHBRSTR_GPIOFRST
))

	)

934 
	#__HAL_RCC_APB1_FORCE_RESET
(è(
RCC
->
APB1RSTR
 = 0xFFFFFFFFU)

	)

935 
	#__HAL_RCC_TIM3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM3RST
))

	)

936 
	#__HAL_RCC_TIM14_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM14RST
))

	)

937 
	#__HAL_RCC_WWDG_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_WWDGRST
))

	)

938 
	#__HAL_RCC_I2C1_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_I2C1RST
))

	)

939 
	#__HAL_RCC_PWR_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_PWRRST
))

	)

941 
	#__HAL_RCC_APB1_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 = 0x00000000U)

	)

942 
	#__HAL_RCC_TIM3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM3RST
))

	)

943 
	#__HAL_RCC_TIM14_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM14RST
))

	)

944 
	#__HAL_RCC_WWDG_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_WWDGRST
))

	)

945 
	#__HAL_RCC_I2C1_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_I2C1RST
))

	)

946 
	#__HAL_RCC_PWR_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_PWRRST
))

	)

955 
	#__HAL_RCC_APB2_FORCE_RESET
(è(
RCC
->
APB2RSTR
 = 0xFFFFFFFFU)

	)

956 
	#__HAL_RCC_SYSCFG_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_SYSCFGRST
))

	)

957 
	#__HAL_RCC_ADC1_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_ADC1RST
))

	)

958 
	#__HAL_RCC_TIM1_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_TIM1RST
))

	)

959 
	#__HAL_RCC_SPI1_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_SPI1RST
))

	)

960 
	#__HAL_RCC_USART1_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_USART1RST
))

	)

961 
	#__HAL_RCC_TIM16_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_TIM16RST
))

	)

962 
	#__HAL_RCC_TIM17_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_TIM17RST
))

	)

963 
	#__HAL_RCC_DBGMCU_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_DBGMCURST
))

	)

965 
	#__HAL_RCC_APB2_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 = 0x00000000U)

	)

966 
	#__HAL_RCC_SYSCFG_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_SYSCFGRST
))

	)

967 
	#__HAL_RCC_ADC1_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_ADC1RST
))

	)

968 
	#__HAL_RCC_TIM1_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_TIM1RST
))

	)

969 
	#__HAL_RCC_SPI1_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_SPI1RST
))

	)

970 
	#__HAL_RCC_USART1_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_USART1RST
))

	)

971 
	#__HAL_RCC_TIM16_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_TIM16RST
))

	)

972 
	#__HAL_RCC_TIM17_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_TIM17RST
))

	)

973 
	#__HAL_RCC_DBGMCU_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_DBGMCURST
))

	)

991 
	#__HAL_RCC_HSI_ENABLE
(è
	`SET_BIT
(
RCC
->
CR
, 
RCC_CR_HSION
)

	)

992 
	#__HAL_RCC_HSI_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
CR
, 
RCC_CR_HSION
)

	)

1001 
	#__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST
(
_HSICALIBRATIONVALUE_
è\

	)

1002 
MODIFY_REG
(
RCC
->
CR
, 
RCC_CR_HSITRIM
, (
ušt32_t
)(
_HSICALIBRATIONVALUE_
è<< 
RCC_CR_HSITRIM_B™Numb”
)

1017 
	#__HAL_RCC_LSI_ENABLE
(è
	`SET_BIT
(
RCC
->
CSR
, 
RCC_CSR_LSION
)

	)

1024 
	#__HAL_RCC_LSI_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
CSR
, 
RCC_CSR_LSION
)

	)

1056 
	#__HAL_RCC_HSE_CONFIG
(
__STATE__
è\

	)

1058 ià((
__STATE__
è=ð
RCC_HSE_ON
) \

1060 
SET_BIT
(
RCC
->
CR
, 
RCC_CR_HSEON
); \

1062 ià((
__STATE__
è=ð
RCC_HSE_OFF
) \

1064 
CLEAR_BIT
(
RCC
->
CR
, 
RCC_CR_HSEON
); \

1065 
CLEAR_BIT
(
RCC
->
CR
, 
RCC_CR_HSEBYP
); \

1067 ià((
__STATE__
è=ð
RCC_HSE_BYPASS
) \

1069 
SET_BIT
(
RCC
->
CR
, 
RCC_CR_HSEBYP
); \

1070 
SET_BIT
(
RCC
->
CR
, 
RCC_CR_HSEON
); \

1074 
CLEAR_BIT
(
RCC
->
CR
, 
RCC_CR_HSEON
); \

1075 
CLEAR_BIT
(
RCC
->
CR
, 
RCC_CR_HSEBYP
); \

1087 
	#__HAL_RCC_HSE_PREDIV_CONFIG
(
__HSE_PREDIV_VALUE__
è\

	)

1088 
MODIFY_REG
(
RCC
->
CFGR2
, 
RCC_CFGR2_PREDIV
, (
ušt32_t
)(
__HSE_PREDIV_VALUE__
))

1115 
	#__HAL_RCC_LSE_CONFIG
(
__STATE__
è\

	)

1117 ià((
__STATE__
è=ð
RCC_LSE_ON
) \

1119 
SET_BIT
(
RCC
->
BDCR
, 
RCC_BDCR_LSEON
); \

1121 ià((
__STATE__
è=ð
RCC_LSE_OFF
) \

1123 
CLEAR_BIT
(
RCC
->
BDCR
, 
RCC_BDCR_LSEON
); \

1124 
CLEAR_BIT
(
RCC
->
BDCR
, 
RCC_BDCR_LSEBYP
); \

1126 ià((
__STATE__
è=ð
RCC_LSE_BYPASS
) \

1128 
SET_BIT
(
RCC
->
BDCR
, 
RCC_BDCR_LSEBYP
); \

1129 
SET_BIT
(
RCC
->
BDCR
, 
RCC_BDCR_LSEON
); \

1133 
CLEAR_BIT
(
RCC
->
BDCR
, 
RCC_BDCR_LSEON
); \

1134 
CLEAR_BIT
(
RCC
->
BDCR
, 
RCC_BDCR_LSEBYP
); \

1152 
	#__HAL_RCC_HSI14_ENABLE
(è
	`SET_BIT
(
RCC
->
CR2
, 
RCC_CR2_HSI14ON
)

	)

1161 
	#__HAL_RCC_HSI14_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
CR2
, 
RCC_CR2_HSI14ON
)

	)

1165 
	#__HAL_RCC_HSI14ADC_ENABLE
(è
	`CLEAR_BIT
(
RCC
->
CR2
, 
RCC_CR2_HSI14DIS
)

	)

1169 
	#__HAL_RCC_HSI14ADC_DISABLE
(è
	`SET_BIT
(
RCC
->
CR2
, 
RCC_CR2_HSI14DIS
)

	)

1178 
	#__HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST
(
__HSI14CALIBRATIONVALUE__
è\

	)

1179 
MODIFY_REG
(
RCC
->
CR2
, 
RCC_CR2_HSI14TRIM
, (
ušt32_t
)(
__HSI14CALIBRATIONVALUE__
è<< 
RCC_HSI14TRIM_BIT_NUMBER
)

1196 
	#__HAL_RCC_USART1_CONFIG
(
__USART1CLKSOURCE__
è\

	)

1197 
MODIFY_REG
(
RCC
->
CFGR3
, 
RCC_CFGR3_USART1SW
, (
ušt32_t
)(
__USART1CLKSOURCE__
))

1206 
	#__HAL_RCC_GET_USART1_SOURCE
(è((
ušt32_t
)(
	`READ_BIT
(
RCC
->
CFGR3
, 
RCC_CFGR3_USART1SW
)))

	)

1222 
	#__HAL_RCC_I2C1_CONFIG
(
__I2C1CLKSOURCE__
è\

	)

1223 
MODIFY_REG
(
RCC
->
CFGR3
, 
RCC_CFGR3_I2C1SW
, (
ušt32_t
)(
__I2C1CLKSOURCE__
))

1230 
	#__HAL_RCC_GET_I2C1_SOURCE
(è((
ušt32_t
)(
	`READ_BIT
(
RCC
->
CFGR3
, 
RCC_CFGR3_I2C1SW
)))

	)

1245 
	#__HAL_RCC_PLL_ENABLE
(è
	`SET_BIT
(
RCC
->
CR
, 
RCC_CR_PLLON
)

	)

1250 
	#__HAL_RCC_PLL_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
CR
, 
RCC_CR_PLLON
)

	)

1266 
	#__HAL_RCC_PLL_CONFIG
(
__RCC_PLLSOURCE__
 , 
__PREDIV__
, 
__PLLMUL__
è\

	)

1268 
MODIFY_REG
(
RCC
->
CFGR2
, 
RCC_CFGR2_PREDIV
, (
__PREDIV__
)); \

1269 
MODIFY_REG
(
RCC
->
CFGR
, 
RCC_CFGR_PLLMUL
 | 
RCC_CFGR_PLLSRC
, (
ušt32_t
)((
__PLLMUL__
)|(
__RCC_PLLSOURCE__
))); \

1278 
	#__HAL_RCC_GET_PLL_OSCSOURCE
(è((
ušt32_t
)(
	`READ_BIT
(
RCC
->
CFGR
, 
RCC_CFGR_PLLSRC
)))

	)

1296 
	#__HAL_RCC_SYSCLK_CONFIG
(
__SYSCLKSOURCE__
è\

	)

1297 
MODIFY_REG
(
RCC
->
CFGR
, 
RCC_CFGR_SW
, (
__SYSCLKSOURCE__
))

1306 
	#__HAL_RCC_GET_SYSCLK_SOURCE
(è((
ušt32_t
)(
	`READ_BIT
(
RCC
->
CFGR
,
RCC_CFGR_SWS
)))

	)

1316 #ià
defšed
(
RCC_CFGR_MCOPRE
)

1390 #ià 
defšed
(
RCC_CFGR_MCOPRE
)

1391 
	#__HAL_RCC_MCO1_CONFIG
(
__MCOCLKSOURCE__
, 
__MCODIV__
è\

	)

1392 
MODIFY_REG
(
RCC
->
CFGR
, (
RCC_CFGR_MCO
 | 
RCC_CFGR_MCOPRE
), ((
__MCOCLKSOURCE__
è| (
__MCODIV__
)))

1395 
	#__HAL_RCC_MCO1_CONFIG
(
__MCOCLKSOURCE__
, 
__MCODIV__
è\

	)

1396 
MODIFY_REG
(
RCC
->
CFGR
, 
RCC_CFGR_MCO
, (
__MCOCLKSOURCE__
))

1430 
	#__HAL_RCC_RTC_CONFIG
(
__RTC_CLKSOURCE__
è
	`MODIFY_REG
(
RCC
->
BDCR
, 
RCC_BDCR_RTCSEL
, (__RTC_CLKSOURCE__))

	)

1439 
	#__HAL_RCC_GET_RTC_SOURCE
(è(
	`READ_BIT
(
RCC
->
BDCR
, 
RCC_BDCR_RTCSEL
))

	)

1444 
	#__HAL_RCC_RTC_ENABLE
(è
	`SET_BIT
(
RCC
->
BDCR
, 
RCC_BDCR_RTCEN
)

	)

1449 
	#__HAL_RCC_RTC_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
BDCR
, 
RCC_BDCR_RTCEN
)

	)

1455 
	#__HAL_RCC_BACKUPRESET_FORCE
(è
	`SET_BIT
(
RCC
->
BDCR
, 
RCC_BDCR_BDRST
)

	)

1459 
	#__HAL_RCC_BACKUPRESET_RELEASE
(è
	`CLEAR_BIT
(
RCC
->
BDCR
, 
RCC_BDCR_BDRST
)

	)

1495 
	#__HAL_RCC_ENABLE_IT
(
__INTERRUPT__
è(*(
__IO
 
ušt8_t
 *è
RCC_CIR_BYTE1_ADDRESS
 |ð(__INTERRUPT__))

	)

1522 
	#__HAL_RCC_DISABLE_IT
(
__INTERRUPT__
è(*(
__IO
 
ušt8_t
 *è
RCC_CIR_BYTE1_ADDRESS
 &ð(ušt8_t)(~(__INTERRUPT__)))

	)

1550 
	#__HAL_RCC_CLEAR_IT
(
__INTERRUPT__
è(*(
__IO
 
ušt8_t
 *è
RCC_CIR_BYTE2_ADDRESS
 = (__INTERRUPT__))

	)

1579 
	#__HAL_RCC_GET_IT
(
__INTERRUPT__
è((
RCC
->
CIR
 & (__INTERRUPT__)è=ð(__INTERRUPT__))

	)

1585 
	#__HAL_RCC_CLEAR_RESET_FLAGS
(è(
RCC
->
CSR
 |ð
RCC_CSR_RMVF
)

	)

1627 
	#__HAL_RCC_GET_FLAG
(
__FLAG__
è(((((__FLAG__è>> 5Uè=ð
CR_REG_INDEX
)? 
RCC
->
CR
 : \

	)

1628 (((
__FLAG__
è>> 5Uè=ð
CR2_REG_INDEX
)? 
RCC
->
CR2
 : \

1629 (((
__FLAG__
è>> 5Uè=ð
BDCR_REG_INDEX
è? 
RCC
->
BDCR
 : \

1630 
RCC
->
CSR
è& (1U << ((
__FLAG__
è& 
RCC_FLAG_MASK
)))

1641 
	~"¡m32f0xx_h®_rcc_ex.h
"

1653 
HAL_RCC_DeIn™
();

1654 
HAL_StusTy³Def
 
HAL_RCC_OscCÚfig
(
RCC_OscIn™Ty³Def
 *
RCC_OscIn™SŒuù
);

1655 
HAL_StusTy³Def
 
HAL_RCC_ClockCÚfig
(
RCC_ClkIn™Ty³Def
 *
RCC_ClkIn™SŒuù
, 
ušt32_t
 
FL©’cy
);

1666 
HAL_RCC_MCOCÚfig
(
ušt32_t
 
RCC_MCOx
, ušt32_ˆ
RCC_MCOSourû
, ušt32_ˆ
RCC_MCODiv
);

1667 
HAL_RCC_EÇbËCSS
();

1669 
HAL_RCC_NMI_IRQHªdËr
();

1671 
HAL_RCC_CSSC®lback
();

1672 
HAL_RCC_Di§bËCSS
();

1673 
ušt32_t
 
HAL_RCC_G‘SysClockF»q
();

1674 
ušt32_t
 
HAL_RCC_G‘HCLKF»q
();

1675 
ušt32_t
 
HAL_RCC_G‘PCLK1F»q
();

1676 
HAL_RCC_G‘OscCÚfig
(
RCC_OscIn™Ty³Def
 *
RCC_OscIn™SŒuù
);

1677 
HAL_RCC_G‘ClockCÚfig
(
RCC_ClkIn™Ty³Def
 *
RCC_ClkIn™SŒuù
, 
ušt32_t
 *
pFL©’cy
);

1695 #ifdeà
__ýlu¥lus


	@i2c_oled/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_rcc_ex.h

37 #iâdeà
__STM32F0xx_HAL_RCC_EX_H


38 
	#__STM32F0xx_HAL_RCC_EX_H


	)

40 #ifdeà
__ýlu¥lus


45 
	~"¡m32f0xx_h®_def.h
"

58 #ià
defšed
(
RCC_HSI48_SUPPORT
)

59 
	#IS_RCC_OSCILLATORTYPE
(
OSCILLATOR
è(((OSCILLATORè=ð
RCC_OSCILLATORTYPE_NONE
è|| \

	)

60 (((
OSCILLATOR
è& 
RCC_OSCILLATORTYPE_HSE
) == RCC_OSCILLATORTYPE_HSE) || \

61 (((
OSCILLATOR
è& 
RCC_OSCILLATORTYPE_HSI
) == RCC_OSCILLATORTYPE_HSI) || \

62 (((
OSCILLATOR
è& 
RCC_OSCILLATORTYPE_LSI
) == RCC_OSCILLATORTYPE_LSI) || \

63 (((
OSCILLATOR
è& 
RCC_OSCILLATORTYPE_LSE
) == RCC_OSCILLATORTYPE_LSE) || \

64 (((
OSCILLATOR
è& 
RCC_OSCILLATORTYPE_HSI14
) == RCC_OSCILLATORTYPE_HSI14) || \

65 (((
OSCILLATOR
è& 
RCC_OSCILLATORTYPE_HSI48
) == RCC_OSCILLATORTYPE_HSI48))

67 
	#IS_RCC_SYSCLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_SYSCLKSOURCE_HSI
è|| \

	)

68 ((
SOURCE
è=ð
RCC_SYSCLKSOURCE_HSE
) || \

69 ((
SOURCE
è=ð
RCC_SYSCLKSOURCE_PLLCLK
) || \

70 ((
SOURCE
è=ð
RCC_SYSCLKSOURCE_HSI48
))

72 
	#IS_RCC_SYSCLKSOURCE_STATUS
(
SOURCE
è(((SOURCEè=ð
RCC_SYSCLKSOURCE_STATUS_HSI
è|| \

	)

73 ((
SOURCE
è=ð
RCC_SYSCLKSOURCE_STATUS_HSE
) || \

74 ((
SOURCE
è=ð
RCC_SYSCLKSOURCE_STATUS_PLLCLK
) || \

75 ((
SOURCE
è=ð
RCC_SYSCLKSOURCE_STATUS_HSI48
))

77 
	#IS_RCC_PLLSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_PLLSOURCE_HSI
è|| \

	)

78 ((
SOURCE
è=ð
RCC_PLLSOURCE_HSI48
) || \

79 ((
SOURCE
è=ð
RCC_PLLSOURCE_HSE
))

81 
	#IS_RCC_HSI48
(
HSI48
è(((HSI48è=ð
RCC_HSI48_OFF
è|| ((HSI48è=ð
RCC_HSI48_ON
))

	)

85 
	#IS_RCC_OSCILLATORTYPE
(
OSCILLATOR
è(((OSCILLATORè=ð
RCC_OSCILLATORTYPE_NONE
è|| \

	)

86 (((
OSCILLATOR
è& 
RCC_OSCILLATORTYPE_HSE
) == RCC_OSCILLATORTYPE_HSE) || \

87 (((
OSCILLATOR
è& 
RCC_OSCILLATORTYPE_HSI
) == RCC_OSCILLATORTYPE_HSI) || \

88 (((
OSCILLATOR
è& 
RCC_OSCILLATORTYPE_LSI
) == RCC_OSCILLATORTYPE_LSI) || \

89 (((
OSCILLATOR
è& 
RCC_OSCILLATORTYPE_LSE
) == RCC_OSCILLATORTYPE_LSE) || \

90 (((
OSCILLATOR
è& 
RCC_OSCILLATORTYPE_HSI14
) == RCC_OSCILLATORTYPE_HSI14))

91 
	#IS_RCC_SYSCLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_SYSCLKSOURCE_HSI
è|| \

	)

92 ((
SOURCE
è=ð
RCC_SYSCLKSOURCE_HSE
) || \

93 ((
SOURCE
è=ð
RCC_SYSCLKSOURCE_PLLCLK
))

95 
	#IS_RCC_SYSCLKSOURCE_STATUS
(
SOURCE
è(((SOURCEè=ð
RCC_SYSCLKSOURCE_STATUS_HSI
è|| \

	)

96 ((
SOURCE
è=ð
RCC_SYSCLKSOURCE_STATUS_HSE
) || \

97 ((
SOURCE
è=ð
RCC_SYSCLKSOURCE_STATUS_PLLCLK
))

98 
	#IS_RCC_PLLSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_PLLSOURCE_HSI
è|| \

	)

99 ((
SOURCE
è=ð
RCC_PLLSOURCE_HSE
))

103 #ià
defšed
(
RCC_CFGR_PLLNODIV
è&& !defšed(
RCC_CFGR_MCO_HSI48
)

105 
	#IS_RCC_MCO1SOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_MCO1SOURCE_NOCLOCK
è|| \

	)

106 ((
SOURCE
è=ð
RCC_MCO1SOURCE_LSI
) || \

107 ((
SOURCE
è=ð
RCC_MCO1SOURCE_LSE
) || \

108 ((
SOURCE
è=ð
RCC_MCO1SOURCE_SYSCLK
) || \

109 ((
SOURCE
è=ð
RCC_MCO1SOURCE_HSI
) || \

110 ((
SOURCE
è=ð
RCC_MCO1SOURCE_HSE
) || \

111 ((
SOURCE
è=ð
RCC_MCO1SOURCE_PLLCLK
) || \

112 ((
SOURCE
è=ð
RCC_MCO1SOURCE_PLLCLK_DIV2
) || \

113 ((
SOURCE
è=ð
RCC_MCO1SOURCE_HSI14
))

115 #–ià
defšed
(
RCC_CFGR_PLLNODIV
è&& defšed(
RCC_CFGR_MCO_HSI48
)

117 
	#IS_RCC_MCO1SOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_MCO1SOURCE_NOCLOCK
è|| \

	)

118 ((
SOURCE
è=ð
RCC_MCO1SOURCE_LSI
) || \

119 ((
SOURCE
è=ð
RCC_MCO1SOURCE_LSE
) || \

120 ((
SOURCE
è=ð
RCC_MCO1SOURCE_SYSCLK
) || \

121 ((
SOURCE
è=ð
RCC_MCO1SOURCE_HSI
) || \

122 ((
SOURCE
è=ð
RCC_MCO1SOURCE_HSE
) || \

123 ((
SOURCE
è=ð
RCC_MCO1SOURCE_PLLCLK
) || \

124 ((
SOURCE
è=ð
RCC_MCO1SOURCE_PLLCLK_DIV2
) || \

125 ((
SOURCE
è=ð
RCC_MCO1SOURCE_HSI14
) || \

126 ((
SOURCE
è=ð
RCC_MCO1SOURCE_HSI48
))

128 #–ià!
defšed
(
RCC_CFGR_PLLNODIV
è&& !defšed(
RCC_CFGR_MCO_HSI48
)

130 
	#IS_RCC_MCO1SOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_MCO1SOURCE_NOCLOCK
è|| \

	)

131 ((
SOURCE
è=ð
RCC_MCO1SOURCE_LSI
) || \

132 ((
SOURCE
è=ð
RCC_MCO1SOURCE_LSE
) || \

133 ((
SOURCE
è=ð
RCC_MCO1SOURCE_SYSCLK
) || \

134 ((
SOURCE
è=ð
RCC_MCO1SOURCE_HSI
) || \

135 ((
SOURCE
è=ð
RCC_MCO1SOURCE_HSE
) || \

136 ((
SOURCE
è=ð
RCC_MCO1SOURCE_PLLCLK_DIV2
) || \

137 ((
SOURCE
è=ð
RCC_MCO1SOURCE_HSI14
))

148 #ià
defšed
(
RCC_HSI48_SUPPORT
)

153 
	#RCC_PLLSOURCE_HSI
 
RCC_CFGR_PLLSRC_HSI_PREDIV


	)

154 
	#RCC_PLLSOURCE_HSI48
 
RCC_CFGR_PLLSRC_HSI48_PREDIV


	)

163 
	#RCC_IT_HSI48
 
RCC_CIR_HSI48RDYF


	)

171 
	#RCC_FLAG_HSI48RDY
 ((
ušt8_t
)((
CR2_REG_INDEX
 << 5Uè| 
RCC_CR2_HSI48RDY_B™Numb”
))

	)

179 
	#RCC_SYSCLKSOURCE_HSI48
 
RCC_CFGR_SW_HSI48


	)

187 
	#RCC_SYSCLKSOURCE_STATUS_HSI48
 
RCC_CFGR_SWS_HSI48


	)

197 #ià
defšed
(
STM32F070xB
è|| defšed(
STM32F070x6
è|| defšed(
STM32F030xC
)

198 
	#RCC_PLLSOURCE_HSI
 
RCC_CFGR_PLLSRC_HSI_PREDIV


	)

200 
	#RCC_PLLSOURCE_HSI
 
RCC_CFGR_PLLSRC_HSI_DIV2


	)

213 #ià
defšed
(
RCC_CFGR_PLLNODIV
)

215 
	#RCC_MCO1SOURCE_PLLCLK
 (
RCC_CFGR_MCO_PLL
 | 
RCC_CFGR_PLLNODIV
)

	)

219 #ià
defšed
(
RCC_CFGR_MCO_HSI48
)

221 
	#RCC_MCO1SOURCE_HSI48
 
RCC_CFGR_MCO_HSI48


	)

241 #ià
defšed
(
CRS
)

247 
	#RCC_CRS_IT_ERROR_MASK
 ((
ušt32_t
)(
RCC_CRS_IT_TRIMOVF
 | 
RCC_CRS_IT_SYNCERR
 | 
RCC_CRS_IT_SYNCMISS
))

	)

250 
	#RCC_CRS_FLAG_ERROR_MASK
 ((
ušt32_t
)(
RCC_CRS_FLAG_TRIMOVF
 | 
RCC_CRS_FLAG_SYNCERR
 | 
RCC_CRS_FLAG_SYNCMISS
))

	)

261 #ià
defšed
(
STM32F030x6
è|| defšed(
STM32F030x8
è|| defšed(
STM32F031x6
è|| defšed(
STM32F038xx
)\

262 || 
defšed
(
STM32F030xC
)

264 
	#IS_RCC_PERIPHCLOCK
(
SELECTION
è((SELECTIONè<ð(
RCC_PERIPHCLK_USART1
 | 
RCC_PERIPHCLK_I2C1
 | \

	)

265 
RCC_PERIPHCLK_RTC
))

267 
STM32F030xC
 */

269 #ià
defšed
(
STM32F070x6
è|| defšed(
STM32F070xB
)

271 
	#IS_RCC_PERIPHCLOCK
(
SELECTION
è((SELECTIONè<ð(
RCC_PERIPHCLK_USART1
 | 
RCC_PERIPHCLK_I2C1
 | \

	)

272 
RCC_PERIPHCLK_RTC
 | 
RCC_PERIPHCLK_USB
))

275 #ià
defšed
(
STM32F042x6
è|| defšed(
STM32F048xx
)

277 
	#IS_RCC_PERIPHCLOCK
(
SELECTION
è((SELECTIONè<ð(
RCC_PERIPHCLK_USART1
 | 
RCC_PERIPHCLK_I2C1
 | \

	)

278 
RCC_PERIPHCLK_CEC
 | 
RCC_PERIPHCLK_RTC
 | \

279 
RCC_PERIPHCLK_USB
))

282 #ià
defšed
(
STM32F051x8
è|| defšed(
STM32F058xx
)

284 
	#IS_RCC_PERIPHCLOCK
(
SELECTION
è((SELECTIONè<ð(
RCC_PERIPHCLK_USART1
 | 
RCC_PERIPHCLK_I2C1
 | \

	)

285 
RCC_PERIPHCLK_CEC
 | 
RCC_PERIPHCLK_RTC
))

288 #ià
defšed
(
STM32F071xB
)

290 
	#IS_RCC_PERIPHCLOCK
(
SELECTION
è((SELECTIONè<ð(
RCC_PERIPHCLK_USART1
 | 
RCC_PERIPHCLK_USART2
 | \

	)

291 
RCC_PERIPHCLK_I2C1
 | 
RCC_PERIPHCLK_CEC
 | \

292 
RCC_PERIPHCLK_RTC
))

295 #ià
defšed
(
STM32F072xB
è|| defšed(
STM32F078xx
)

297 
	#IS_RCC_PERIPHCLOCK
(
SELECTION
è((SELECTIONè<ð(
RCC_PERIPHCLK_USART1
 | 
RCC_PERIPHCLK_USART2
 | \

	)

298 
RCC_PERIPHCLK_I2C1
 | 
RCC_PERIPHCLK_CEC
 | \

299 
RCC_PERIPHCLK_RTC
 | 
RCC_PERIPHCLK_USB
))

302 #ià
defšed
(
STM32F091xC
è|| defšed(
STM32F098xx
)

304 
	#IS_RCC_PERIPHCLOCK
(
SELECTION
è((SELECTIONè<ð(
RCC_PERIPHCLK_USART1
 | 
RCC_PERIPHCLK_USART2
 | \

	)

305 
RCC_PERIPHCLK_I2C1
 | 
RCC_PERIPHCLK_CEC
 | \

306 
RCC_PERIPHCLK_RTC
 | 
RCC_PERIPHCLK_USART3
 ))

309 #ià
defšed
(
STM32F042x6
è|| defšed(
STM32F048xx
è|| defšed(
STM32F072xB
è|| defšed(
STM32F078xx
)

311 
	#IS_RCC_USBCLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_USBCLKSOURCE_HSI48
è|| \

	)

312 ((
SOURCE
è=ð
RCC_USBCLKSOURCE_PLL
))

316 #ià
defšed
(
STM32F070x6
è|| defšed(
STM32F070xB
)

318 
	#IS_RCC_USBCLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_USBCLKSOURCE_NONE
è|| \

	)

319 ((
SOURCE
è=ð
RCC_USBCLKSOURCE_PLL
))

323 #ià
defšed
(
STM32F071xB
è|| defšed(
STM32F072xB
è|| defšed(
STM32F078xx
)\

324 || 
defšed
(
STM32F091xC
è|| defšed(
STM32F098xx
)

326 
	#IS_RCC_USART2CLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_USART2CLKSOURCE_PCLK1
è|| \

	)

327 ((
SOURCE
è=ð
RCC_USART2CLKSOURCE_SYSCLK
) || \

328 ((
SOURCE
è=ð
RCC_USART2CLKSOURCE_LSE
) || \

329 ((
SOURCE
è=ð
RCC_USART2CLKSOURCE_HSI
))

334 #ià
defšed
(
STM32F091xC
è|| defšed(
STM32F098xx
)

336 
	#IS_RCC_USART3CLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_USART3CLKSOURCE_PCLK1
è|| \

	)

337 ((
SOURCE
è=ð
RCC_USART3CLKSOURCE_SYSCLK
) || \

338 ((
SOURCE
è=ð
RCC_USART3CLKSOURCE_LSE
) || \

339 ((
SOURCE
è=ð
RCC_USART3CLKSOURCE_HSI
))

343 #ià
defšed
(
STM32F042x6
è|| defšed(
STM32F048xx
)\

344 || 
defšed
(
STM32F051x8
è|| defšed(
STM32F058xx
)\

345 || 
defšed
(
STM32F071xB
è|| defšed(
STM32F072xB
è|| defšed(
STM32F078xx
)\

346 || 
defšed
(
STM32F091xC
è|| defšed(
STM32F098xx
)

348 
	#IS_RCC_CECCLKSOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_CECCLKSOURCE_HSI
è|| \

	)

349 ((
SOURCE
è=ð
RCC_CECCLKSOURCE_LSE
))

355 #ià
defšed
(
RCC_CFGR_MCOPRE
)

357 
	#IS_RCC_MCODIV
(
DIV
è(((DIVè=ð
RCC_MCODIV_1
è|| ((DIVè=ð
RCC_MCODIV_2
è|| \

	)

358 ((
DIV
è=ð
RCC_MCODIV_4
è|| ((DIVè=ð
RCC_MCODIV_8
) || \

359 ((
DIV
è=ð
RCC_MCODIV_16
è|| ((DIVè=ð
RCC_MCODIV_32
) || \

360 ((
DIV
è=ð
RCC_MCODIV_64
è|| ((DIVè=ð
RCC_MCODIV_128
))

363 
	#IS_RCC_MCODIV
(
DIV
è(((DIVè=ð
RCC_MCODIV_1
))

	)

367 
	#IS_RCC_LSE_DRIVE
(
__DRIVE__
è(((__DRIVE__è=ð
RCC_LSEDRIVE_LOW
è|| \

	)

368 ((
__DRIVE__
è=ð
RCC_LSEDRIVE_MEDIUMLOW
) || \

369 ((
__DRIVE__
è=ð
RCC_LSEDRIVE_MEDIUMHIGH
) || \

370 ((
__DRIVE__
è=ð
RCC_LSEDRIVE_HIGH
))

372 #ià
defšed
(
CRS
)

374 
	#IS_RCC_CRS_SYNC_SOURCE
(
_SOURCE_
è(((_SOURCE_è=ð
RCC_CRS_SYNC_SOURCE_GPIO
è|| \

	)

375 ((
_SOURCE_
è=ð
RCC_CRS_SYNC_SOURCE_LSE
) || \

376 ((
_SOURCE_
è=ð
RCC_CRS_SYNC_SOURCE_USB
))

377 
	#IS_RCC_CRS_SYNC_DIV
(
_DIV_
è(((_DIV_è=ð
RCC_CRS_SYNC_DIV1
è|| ((_DIV_è=ð
RCC_CRS_SYNC_DIV2
è|| \

	)

378 ((
_DIV_
è=ð
RCC_CRS_SYNC_DIV4
è|| ((_DIV_è=ð
RCC_CRS_SYNC_DIV8
) || \

379 ((
_DIV_
è=ð
RCC_CRS_SYNC_DIV16
è|| ((_DIV_è=ð
RCC_CRS_SYNC_DIV32
) || \

380 ((
_DIV_
è=ð
RCC_CRS_SYNC_DIV64
è|| ((_DIV_è=ð
RCC_CRS_SYNC_DIV128
))

381 
	#IS_RCC_CRS_SYNC_POLARITY
(
_POLARITY_
è(((_POLARITY_è=ð
RCC_CRS_SYNC_POLARITY_RISING
è|| \

	)

382 ((
_POLARITY_
è=ð
RCC_CRS_SYNC_POLARITY_FALLING
))

383 
	#IS_RCC_CRS_RELOADVALUE
(
_VALUE_
è(((_VALUE_è<ð0xFFFFU))

	)

384 
	#IS_RCC_CRS_ERRORLIMIT
(
_VALUE_
è(((_VALUE_è<ð0xFFU))

	)

385 
	#IS_RCC_CRS_HSI48CALIBRATION
(
_VALUE_
è(((_VALUE_è<ð0x3FU))

	)

386 
	#IS_RCC_CRS_FREQERRORDIR
(
_DIR_
è(((_DIR_è=ð
RCC_CRS_FREQERRORDIR_UP
è|| \

	)

387 ((
_DIR_
è=ð
RCC_CRS_FREQERRORDIR_DOWN
))

402 #ià
defšed
(
STM32F030x6
è|| defšed(
STM32F030x8
è|| defšed(
STM32F031x6
è|| defšed(
STM32F038xx
)\

403 || 
defšed
(
STM32F030xC
)

406 
ušt32_t
 
P”hClockS–eùiÚ
;

409 
ušt32_t
 
RTCClockS–eùiÚ
;

412 
ušt32_t
 
U§¹1ClockS–eùiÚ
;

415 
ušt32_t
 
I2c1ClockS–eùiÚ
;

418 }
	tRCC_P”hCLKIn™Ty³Def
;

420 
STM32F030xC
 */

422 #ià
defšed
(
STM32F070x6
è|| defšed(
STM32F070xB
)

425 
ušt32_t
 
P”hClockS–eùiÚ
;

428 
ušt32_t
 
RTCClockS–eùiÚ
;

431 
ušt32_t
 
U§¹1ClockS–eùiÚ
;

434 
ušt32_t
 
I2c1ClockS–eùiÚ
;

437 
ušt32_t
 
UsbClockS–eùiÚ
;

440 }
	tRCC_P”hCLKIn™Ty³Def
;

443 #ià
defšed
(
STM32F042x6
è|| defšed(
STM32F048xx
)

446 
ušt32_t
 
P”hClockS–eùiÚ
;

449 
ušt32_t
 
RTCClockS–eùiÚ
;

452 
ušt32_t
 
U§¹1ClockS–eùiÚ
;

455 
ušt32_t
 
I2c1ClockS–eùiÚ
;

458 
ušt32_t
 
CecClockS–eùiÚ
;

461 
ušt32_t
 
UsbClockS–eùiÚ
;

464 }
	tRCC_P”hCLKIn™Ty³Def
;

467 #ià
defšed
(
STM32F051x8
è|| defšed(
STM32F058xx
)

470 
ušt32_t
 
P”hClockS–eùiÚ
;

473 
ušt32_t
 
RTCClockS–eùiÚ
;

476 
ušt32_t
 
U§¹1ClockS–eùiÚ
;

479 
ušt32_t
 
I2c1ClockS–eùiÚ
;

482 
ušt32_t
 
CecClockS–eùiÚ
;

485 }
	tRCC_P”hCLKIn™Ty³Def
;

488 #ià
defšed
(
STM32F071xB
)

491 
ušt32_t
 
P”hClockS–eùiÚ
;

494 
ušt32_t
 
RTCClockS–eùiÚ
;

497 
ušt32_t
 
U§¹1ClockS–eùiÚ
;

500 
ušt32_t
 
U§¹2ClockS–eùiÚ
;

503 
ušt32_t
 
I2c1ClockS–eùiÚ
;

506 
ušt32_t
 
CecClockS–eùiÚ
;

509 }
	tRCC_P”hCLKIn™Ty³Def
;

512 #ià
defšed
(
STM32F072xB
è|| defšed(
STM32F078xx
)

515 
ušt32_t
 
P”hClockS–eùiÚ
;

518 
ušt32_t
 
RTCClockS–eùiÚ
;

521 
ušt32_t
 
U§¹1ClockS–eùiÚ
;

524 
ušt32_t
 
U§¹2ClockS–eùiÚ
;

527 
ušt32_t
 
I2c1ClockS–eùiÚ
;

530 
ušt32_t
 
CecClockS–eùiÚ
;

533 
ušt32_t
 
UsbClockS–eùiÚ
;

536 }
	tRCC_P”hCLKIn™Ty³Def
;

540 #ià
defšed
(
STM32F091xC
è|| defšed(
STM32F098xx
)

543 
ušt32_t
 
P”hClockS–eùiÚ
;

546 
ušt32_t
 
RTCClockS–eùiÚ
;

549 
ušt32_t
 
U§¹1ClockS–eùiÚ
;

552 
ušt32_t
 
U§¹2ClockS–eùiÚ
;

555 
ušt32_t
 
U§¹3ClockS–eùiÚ
;

558 
ušt32_t
 
I2c1ClockS–eùiÚ
;

561 
ušt32_t
 
CecClockS–eùiÚ
;

564 }
	tRCC_P”hCLKIn™Ty³Def
;

567 #ià
defšed
(
CRS
)

574 
ušt32_t
 
P»sÿËr
;

577 
ušt32_t
 
Sourû
;

580 
ušt32_t
 
PÞ¬™y
;

583 
ušt32_t
 
R–ßdV®ue
;

587 
ušt32_t
 
E¼ÜLim™V®ue
;

590 
ušt32_t
 
HSI48C®ib¿tiÚV®ue
;

593 }
	tRCC_CRSIn™Ty³Def
;

600 
ušt32_t
 
R–ßdV®ue
;

603 
ušt32_t
 
HSI48C®ib¿tiÚV®ue
;

606 
ušt32_t
 
F»qE¼ÜC­tu»
;

610 
ušt32_t
 
F»qE¼ÜDœeùiÚ
;

615 }
	tRCC_CRSSynchroInfoTy³Def
;

632 #ià
defšed
(
STM32F030x6
è|| defšed(
STM32F030x8
è|| defšed(
STM32F031x6
è|| defšed(
STM32F038xx
)\

633 || 
defšed
(
STM32F030xC
)

634 
	#RCC_PERIPHCLK_USART1
 (0x00000001U)

	)

635 
	#RCC_PERIPHCLK_I2C1
 (0x00000020U)

	)

636 
	#RCC_PERIPHCLK_RTC
 (0x00010000U)

	)

639 
STM32F030xC
 */

641 #ià
defšed
(
STM32F070x6
è|| defšed(
STM32F070xB
)

642 
	#RCC_PERIPHCLK_USART1
 (0x00000001U)

	)

643 
	#RCC_PERIPHCLK_I2C1
 (0x00000020U)

	)

644 
	#RCC_PERIPHCLK_RTC
 (0x00010000U)

	)

645 
	#RCC_PERIPHCLK_USB
 (0x00020000U)

	)

649 #ià
defšed
(
STM32F042x6
è|| defšed(
STM32F048xx
)

650 
	#RCC_PERIPHCLK_USART1
 (0x00000001U)

	)

651 
	#RCC_PERIPHCLK_I2C1
 (0x00000020U)

	)

652 
	#RCC_PERIPHCLK_CEC
 (0x00000400U)

	)

653 
	#RCC_PERIPHCLK_RTC
 (0x00010000U)

	)

654 
	#RCC_PERIPHCLK_USB
 (0x00020000U)

	)

658 #ià
defšed
(
STM32F051x8
è|| defšed(
STM32F058xx
)

659 
	#RCC_PERIPHCLK_USART1
 (0x00000001U)

	)

660 
	#RCC_PERIPHCLK_I2C1
 (0x00000020U)

	)

661 
	#RCC_PERIPHCLK_CEC
 (0x00000400U)

	)

662 
	#RCC_PERIPHCLK_RTC
 (0x00010000U)

	)

666 #ià
defšed
(
STM32F071xB
)

667 
	#RCC_PERIPHCLK_USART1
 (0x00000001U)

	)

668 
	#RCC_PERIPHCLK_USART2
 (0x00000002U)

	)

669 
	#RCC_PERIPHCLK_I2C1
 (0x00000020U)

	)

670 
	#RCC_PERIPHCLK_CEC
 (0x00000400U)

	)

671 
	#RCC_PERIPHCLK_RTC
 (0x00010000U)

	)

675 #ià
defšed
(
STM32F072xB
è|| defšed(
STM32F078xx
)

676 
	#RCC_PERIPHCLK_USART1
 (0x00000001U)

	)

677 
	#RCC_PERIPHCLK_USART2
 (0x00000002U)

	)

678 
	#RCC_PERIPHCLK_I2C1
 (0x00000020U)

	)

679 
	#RCC_PERIPHCLK_CEC
 (0x00000400U)

	)

680 
	#RCC_PERIPHCLK_RTC
 (0x00010000U)

	)

681 
	#RCC_PERIPHCLK_USB
 (0x00020000U)

	)

685 #ià
defšed
(
STM32F091xC
è|| defšed(
STM32F098xx
)

686 
	#RCC_PERIPHCLK_USART1
 (0x00000001U)

	)

687 
	#RCC_PERIPHCLK_USART2
 (0x00000002U)

	)

688 
	#RCC_PERIPHCLK_I2C1
 (0x00000020U)

	)

689 
	#RCC_PERIPHCLK_CEC
 (0x00000400U)

	)

690 
	#RCC_PERIPHCLK_RTC
 (0x00010000U)

	)

691 
	#RCC_PERIPHCLK_USART3
 (0x00040000U)

	)

699 #ià
defšed
(
STM32F042x6
è|| defšed(
STM32F048xx
è|| defšed(
STM32F072xB
è|| defšed(
STM32F078xx
)

704 
	#RCC_USBCLKSOURCE_HSI48
 
RCC_CFGR3_USBSW_HSI48


	)

705 
	#RCC_USBCLKSOURCE_PLL
 
RCC_CFGR3_USBSW_PLLCLK


	)

713 #ià
defšed
(
STM32F070x6
è|| defšed(
STM32F070xB
)

718 
	#RCC_USBCLKSOURCE_NONE
 (0x00000000Uè

	)

719 
	#RCC_USBCLKSOURCE_PLL
 
RCC_CFGR3_USBSW_PLLCLK


	)

727 #ià
defšed
(
STM32F071xB
è|| defšed(
STM32F072xB
è|| defšed(
STM32F078xx
)\

728 || 
defšed
(
STM32F091xC
è|| defšed(
STM32F098xx
)

733 
	#RCC_USART2CLKSOURCE_PCLK1
 
RCC_CFGR3_USART2SW_PCLK


	)

734 
	#RCC_USART2CLKSOURCE_SYSCLK
 
RCC_CFGR3_USART2SW_SYSCLK


	)

735 
	#RCC_USART2CLKSOURCE_LSE
 
RCC_CFGR3_USART2SW_LSE


	)

736 
	#RCC_USART2CLKSOURCE_HSI
 
RCC_CFGR3_USART2SW_HSI


	)

745 #ià
defšed
(
STM32F091xC
è|| defšed(
STM32F098xx
)

750 
	#RCC_USART3CLKSOURCE_PCLK1
 
RCC_CFGR3_USART3SW_PCLK


	)

751 
	#RCC_USART3CLKSOURCE_SYSCLK
 
RCC_CFGR3_USART3SW_SYSCLK


	)

752 
	#RCC_USART3CLKSOURCE_LSE
 
RCC_CFGR3_USART3SW_LSE


	)

753 
	#RCC_USART3CLKSOURCE_HSI
 
RCC_CFGR3_USART3SW_HSI


	)

762 #ià
defšed
(
STM32F042x6
è|| defšed(
STM32F048xx
)\

763 || 
defšed
(
STM32F051x8
è|| defšed(
STM32F058xx
)\

764 || 
defšed
(
STM32F071xB
è|| defšed(
STM32F072xB
è|| defšed(
STM32F078xx
)\

765 || 
defšed
(
STM32F091xC
è|| defšed(
STM32F098xx
)

770 
	#RCC_CECCLKSOURCE_HSI
 
RCC_CFGR3_CECSW_HSI_DIV244


	)

771 
	#RCC_CECCLKSOURCE_LSE
 
RCC_CFGR3_CECSW_LSE


	)

786 #ià
defšed
(
RCC_CFGR_MCOPRE
)

788 
	#RCC_MCODIV_1
 (0x00000000U)

	)

789 
	#RCC_MCODIV_2
 (0x10000000U)

	)

790 
	#RCC_MCODIV_4
 (0x20000000U)

	)

791 
	#RCC_MCODIV_8
 (0x30000000U)

	)

792 
	#RCC_MCODIV_16
 (0x40000000U)

	)

793 
	#RCC_MCODIV_32
 (0x50000000U)

	)

794 
	#RCC_MCODIV_64
 (0x60000000U)

	)

795 
	#RCC_MCODIV_128
 (0x70000000U)

	)

799 
	#RCC_MCODIV_1
 (0x00000000U)

	)

811 
	#RCC_LSEDRIVE_LOW
 (0x00000000Uè

	)

812 
	#RCC_LSEDRIVE_MEDIUMLOW
 
RCC_BDCR_LSEDRV_1


	)

813 
	#RCC_LSEDRIVE_MEDIUMHIGH
 
RCC_BDCR_LSEDRV_0


	)

814 
	#RCC_LSEDRIVE_HIGH
 
RCC_BDCR_LSEDRV


	)

820 #ià
defšed
(
CRS
)

825 
	#RCC_CRS_NONE
 (0x00000000U)

	)

826 
	#RCC_CRS_TIMEOUT
 (0x00000001U)

	)

827 
	#RCC_CRS_SYNCOK
 (0x00000002U)

	)

828 
	#RCC_CRS_SYNCWARN
 (0x00000004U)

	)

829 
	#RCC_CRS_SYNCERR
 (0x00000008U)

	)

830 
	#RCC_CRS_SYNCMISS
 (0x00000010U)

	)

831 
	#RCC_CRS_TRIMOVF
 (0x00000020U)

	)

840 
	#RCC_CRS_SYNC_SOURCE_GPIO
 (0x00000000Uè

	)

841 
	#RCC_CRS_SYNC_SOURCE_LSE
 
CRS_CFGR_SYNCSRC_0


	)

842 
	#RCC_CRS_SYNC_SOURCE_USB
 
CRS_CFGR_SYNCSRC_1


	)

850 
	#RCC_CRS_SYNC_DIV1
 (0x00000000Uè

	)

851 
	#RCC_CRS_SYNC_DIV2
 
CRS_CFGR_SYNCDIV_0


	)

852 
	#RCC_CRS_SYNC_DIV4
 
CRS_CFGR_SYNCDIV_1


	)

853 
	#RCC_CRS_SYNC_DIV8
 (
CRS_CFGR_SYNCDIV_1
 | 
CRS_CFGR_SYNCDIV_0
è

	)

854 
	#RCC_CRS_SYNC_DIV16
 
CRS_CFGR_SYNCDIV_2


	)

855 
	#RCC_CRS_SYNC_DIV32
 (
CRS_CFGR_SYNCDIV_2
 | 
CRS_CFGR_SYNCDIV_0
è

	)

856 
	#RCC_CRS_SYNC_DIV64
 (
CRS_CFGR_SYNCDIV_2
 | 
CRS_CFGR_SYNCDIV_1
è

	)

857 
	#RCC_CRS_SYNC_DIV128
 
CRS_CFGR_SYNCDIV


	)

865 
	#RCC_CRS_SYNC_POLARITY_RISING
 (0x00000000Uè

	)

866 
	#RCC_CRS_SYNC_POLARITY_FALLING
 
CRS_CFGR_SYNCPOL


	)

874 
	#RCC_CRS_RELOADVALUE_DEFAULT
 (0x0000BB7FUè

	)

883 
	#RCC_CRS_ERRORLIMIT_DEFAULT
 (0x00000022Uè

	)

891 
	#RCC_CRS_HSI48CALIBRATION_DEFAULT
 (0x00000020Uè

	)

901 
	#RCC_CRS_FREQERRORDIR_UP
 (0x00000000Uè

	)

902 
	#RCC_CRS_FREQERRORDIR_DOWN
 ((
ušt32_t
)
CRS_ISR_FEDIR
è

	)

910 
	#RCC_CRS_IT_SYNCOK
 
CRS_CR_SYNCOKIE


	)

911 
	#RCC_CRS_IT_SYNCWARN
 
CRS_CR_SYNCWARNIE


	)

912 
	#RCC_CRS_IT_ERR
 
CRS_CR_ERRIE


	)

913 
	#RCC_CRS_IT_ESYNC
 
CRS_CR_ESYNCIE


	)

914 
	#RCC_CRS_IT_SYNCERR
 
CRS_CR_ERRIE


	)

915 
	#RCC_CRS_IT_SYNCMISS
 
CRS_CR_ERRIE


	)

916 
	#RCC_CRS_IT_TRIMOVF
 
CRS_CR_ERRIE


	)

925 
	#RCC_CRS_FLAG_SYNCOK
 
CRS_ISR_SYNCOKF


	)

926 
	#RCC_CRS_FLAG_SYNCWARN
 
CRS_ISR_SYNCWARNF


	)

927 
	#RCC_CRS_FLAG_ERR
 
CRS_ISR_ERRF


	)

928 
	#RCC_CRS_FLAG_ESYNC
 
CRS_ISR_ESYNCF


	)

929 
	#RCC_CRS_FLAG_SYNCERR
 
CRS_ISR_SYNCERR


	)

930 
	#RCC_CRS_FLAG_SYNCMISS
 
CRS_ISR_SYNCMISS


	)

931 
	#RCC_CRS_FLAG_TRIMOVF
 
CRS_ISR_TRIMOVF


	)

955 #ià
defšed
(
GPIOD
)

957 
	#__HAL_RCC_GPIOD_CLK_ENABLE
(èdØ{ \

	)

958 
__IO
 
ušt32_t
 
tm´eg
; \

959 
SET_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_GPIODEN
);\

961 
tm´eg
 = 
READ_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_GPIODEN
);\

962 
UNUSED
(
tm´eg
); \

965 
	#__HAL_RCC_GPIOD_CLK_DISABLE
(è(
RCC
->
AHBENR
 &ð~(
RCC_AHBENR_GPIODEN
))

	)

969 #ià
defšed
(
GPIOE
)

971 
	#__HAL_RCC_GPIOE_CLK_ENABLE
(èdØ{ \

	)

972 
__IO
 
ušt32_t
 
tm´eg
; \

973 
SET_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_GPIOEEN
);\

975 
tm´eg
 = 
READ_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_GPIOEEN
);\

976 
UNUSED
(
tm´eg
); \

979 
	#__HAL_RCC_GPIOE_CLK_DISABLE
(è(
RCC
->
AHBENR
 &ð~(
RCC_AHBENR_GPIOEEN
))

	)

983 #ià
defšed
(
STM32F042x6
è|| defšed(
STM32F048xx
)\

984 || 
defšed
(
STM32F051x8
è|| defšed(
STM32F058xx
)\

985 || 
defšed
(
STM32F071xB
è|| defšed(
STM32F072xB
è|| defšed(
STM32F078xx
)\

986 || 
defšed
(
STM32F091xC
è|| defšed(
STM32F098xx
)

988 
	#__HAL_RCC_TSC_CLK_ENABLE
(èdØ{ \

	)

989 
__IO
 
ušt32_t
 
tm´eg
; \

990 
SET_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_TSCEN
);\

992 
tm´eg
 = 
READ_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_TSCEN
);\

993 
UNUSED
(
tm´eg
); \

996 
	#__HAL_RCC_TSC_CLK_DISABLE
(è(
RCC
->
AHBENR
 &ð~(
RCC_AHBENR_TSCEN
))

	)

1003 #ià
defšed
(
STM32F091xC
è|| defšed(
STM32F098xx
)

1005 
	#__HAL_RCC_DMA2_CLK_ENABLE
(èdØ{ \

	)

1006 
__IO
 
ušt32_t
 
tm´eg
; \

1007 
SET_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_DMA2EN
);\

1009 
tm´eg
 = 
READ_BIT
(
RCC
->
AHBENR
, 
RCC_AHBENR_DMA2EN
);\

1010 
UNUSED
(
tm´eg
); \

1013 
	#__HAL_RCC_DMA2_CLK_DISABLE
(è(
RCC
->
AHBENR
 &ð~(
RCC_AHBENR_DMA2EN
))

	)

1022 #ià
defšed
(
STM32F030x8
)\

1023 || 
defšed
(
STM32F042x6
è|| defšed(
STM32F048xx
è|| defšed(
STM32F070x6
)\

1024 || 
defšed
(
STM32F051x8
è|| defšed(
STM32F058xx
)\

1025 || 
defšed
(
STM32F071xB
è|| defšed(
STM32F072xB
è|| defšed(
STM32F078xx
è|| defšed(
STM32F070xB
)\

1026 || 
defšed
(
STM32F091xC
è|| defšed(
STM32F098xx
è|| defšed(
STM32F030xC
)

1028 
	#__HAL_RCC_USART2_CLK_ENABLE
(èdØ{ \

	)

1029 
__IO
 
ušt32_t
 
tm´eg
; \

1030 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_USART2EN
);\

1032 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_USART2EN
);\

1033 
UNUSED
(
tm´eg
); \

1036 
	#__HAL_RCC_USART2_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_USART2EN
))

	)

1043 #ià
defšed
(
STM32F030x8
)\

1044 || 
defšed
(
STM32F042x6
è|| defšed(
STM32F048xx
)\

1045 || 
defšed
(
STM32F051x8
è|| defšed(
STM32F058xx
)\

1046 || 
defšed
(
STM32F071xB
è|| defšed(
STM32F072xB
è|| defšed(
STM32F078xx
è|| defšed(
STM32F070xB
)\

1047 || 
defšed
(
STM32F091xC
è|| defšed(
STM32F098xx
è|| defšed(
STM32F030xC
)

1049 
	#__HAL_RCC_SPI2_CLK_ENABLE
(èdØ{ \

	)

1050 
__IO
 
ušt32_t
 
tm´eg
; \

1051 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_SPI2EN
);\

1053 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_SPI2EN
);\

1054 
UNUSED
(
tm´eg
); \

1057 
	#__HAL_RCC_SPI2_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_SPI2EN
))

	)

1064 #ià
defšed
(
STM32F031x6
è|| defšed(
STM32F038xx
)\

1065 || 
defšed
(
STM32F042x6
è|| defšed(
STM32F048xx
)\

1066 || 
defšed
(
STM32F051x8
è|| defšed(
STM32F058xx
)\

1067 || 
defšed
(
STM32F071xB
è|| defšed(
STM32F072xB
è|| defšed(
STM32F078xx
)\

1068 || 
defšed
(
STM32F091xC
è|| defšed(
STM32F098xx
)

1070 
	#__HAL_RCC_TIM2_CLK_ENABLE
(èdØ{ \

	)

1071 
__IO
 
ušt32_t
 
tm´eg
; \

1072 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM2EN
);\

1074 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM2EN
);\

1075 
UNUSED
(
tm´eg
); \

1078 
	#__HAL_RCC_TIM2_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM2EN
))

	)

1086 #ià
defšed
(
STM32F030x8
) \

1087 || 
defšed
(
STM32F051x8
è|| defšed(
STM32F058xx
)\

1088 || 
defšed
(
STM32F071xB
è|| defšed(
STM32F072xB
è|| defšed(
STM32F078xx
è|| defšed(
STM32F070xB
)\

1089 || 
defšed
(
STM32F091xC
è|| defšed(
STM32F098xx
è|| defšed(
STM32F030xC
)

1091 
	#__HAL_RCC_TIM6_CLK_ENABLE
(èdØ{ \

	)

1092 
__IO
 
ušt32_t
 
tm´eg
; \

1093 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM6EN
);\

1095 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM6EN
);\

1096 
UNUSED
(
tm´eg
); \

1098 
	#__HAL_RCC_I2C2_CLK_ENABLE
(èdØ{ \

	)

1099 
__IO
 
ušt32_t
 
tm´eg
; \

1100 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_I2C2EN
);\

1102 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_I2C2EN
);\

1103 
UNUSED
(
tm´eg
); \

1106 
	#__HAL_RCC_TIM6_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM6EN
))

	)

1107 
	#__HAL_RCC_I2C2_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_I2C2EN
))

	)

1114 #ià
defšed
(
STM32F051x8
è|| defšed(
STM32F058xx
)\

1115 || 
defšed
(
STM32F071xB
è|| defšed(
STM32F072xB
è|| defšed(
STM32F078xx
)\

1116 || 
defšed
(
STM32F091xC
è|| defšed(
STM32F098xx
)

1118 
	#__HAL_RCC_DAC1_CLK_ENABLE
(èdØ{ \

	)

1119 
__IO
 
ušt32_t
 
tm´eg
; \

1120 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_DACEN
);\

1122 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_DACEN
);\

1123 
UNUSED
(
tm´eg
); \

1126 
	#__HAL_RCC_DAC1_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_DACEN
))

	)

1132 #ià
defšed
(
STM32F042x6
è|| defšed(
STM32F048xx
)\

1133 || 
defšed
(
STM32F051x8
è|| defšed(
STM32F058xx
)\

1134 || 
defšed
(
STM32F071xB
è|| defšed(
STM32F072xB
è|| defšed(
STM32F078xx
)\

1135 || 
defšed
(
STM32F091xC
è|| defšed(
STM32F098xx
)

1137 
	#__HAL_RCC_CEC_CLK_ENABLE
(èdØ{ \

	)

1138 
__IO
 
ušt32_t
 
tm´eg
; \

1139 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CECEN
);\

1141 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CECEN
);\

1142 
UNUSED
(
tm´eg
); \

1145 
	#__HAL_RCC_CEC_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_CECEN
))

	)

1152 #ià
defšed
(
STM32F071xB
è|| defšed(
STM32F072xB
è|| defšed(
STM32F078xx
è|| defšed(
STM32F070xB
)\

1153 || 
defšed
(
STM32F091xC
è|| defšed(
STM32F098xx
è|| defšed(
STM32F030xC
)

1155 
	#__HAL_RCC_TIM7_CLK_ENABLE
(èdØ{ \

	)

1156 
__IO
 
ušt32_t
 
tm´eg
; \

1157 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM7EN
);\

1159 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_TIM7EN
);\

1160 
UNUSED
(
tm´eg
); \

1162 
	#__HAL_RCC_USART3_CLK_ENABLE
(èdØ{ \

	)

1163 
__IO
 
ušt32_t
 
tm´eg
; \

1164 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_USART3EN
);\

1166 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_USART3EN
);\

1167 
UNUSED
(
tm´eg
); \

1169 
	#__HAL_RCC_USART4_CLK_ENABLE
(èdØ{ \

	)

1170 
__IO
 
ušt32_t
 
tm´eg
; \

1171 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_USART4EN
);\

1173 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_USART4EN
);\

1174 
UNUSED
(
tm´eg
); \

1177 
	#__HAL_RCC_TIM7_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_TIM7EN
))

	)

1178 
	#__HAL_RCC_USART3_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_USART3EN
))

	)

1179 
	#__HAL_RCC_USART4_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_USART4EN
))

	)

1184 #ià
defšed
(
STM32F042x6
è|| defšed(
STM32F048xx
è|| defšed(
STM32F070x6
)\

1185 || 
defšed
(
STM32F072xB
è|| defšed(
STM32F078xx
è|| defšed(
STM32F070xB
)

1187 
	#__HAL_RCC_USB_CLK_ENABLE
(èdØ{ \

	)

1188 
__IO
 
ušt32_t
 
tm´eg
; \

1189 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_USBEN
);\

1191 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_USBEN
);\

1192 
UNUSED
(
tm´eg
); \

1195 
	#__HAL_RCC_USB_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_USBEN
))

	)

1200 #ià
defšed
(
STM32F042x6
è|| defšed(
STM32F048xx
è|| defšed(
STM32F072xB
)\

1201 || 
defšed
(
STM32F091xC
è|| defšed(
STM32F098xx
)

1203 
	#__HAL_RCC_CAN1_CLK_ENABLE
(èdØ{ \

	)

1204 
__IO
 
ušt32_t
 
tm´eg
; \

1205 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CANEN
);\

1207 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CANEN
);\

1208 
UNUSED
(
tm´eg
); \

1210 
	#__HAL_RCC_CAN1_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_CANEN
))

	)

1215 #ià
defšed
(
CRS
)

1217 
	#__HAL_RCC_CRS_CLK_ENABLE
(èdØ{ \

	)

1218 
__IO
 
ušt32_t
 
tm´eg
; \

1219 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CRSEN
);\

1221 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_CRSEN
);\

1222 
UNUSED
(
tm´eg
); \

1225 
	#__HAL_RCC_CRS_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_CRSEN
))

	)

1229 #ià
defšed
(
STM32F091xC
è|| defšed(
STM32F098xx
è|| defšed(
STM32F030xC
)

1231 
	#__HAL_RCC_USART5_CLK_ENABLE
(èdØ{ \

	)

1232 
__IO
 
ušt32_t
 
tm´eg
; \

1233 
SET_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_USART5EN
);\

1235 
tm´eg
 = 
READ_BIT
(
RCC
->
APB1ENR
, 
RCC_APB1ENR_USART5EN
);\

1236 
UNUSED
(
tm´eg
); \

1239 
	#__HAL_RCC_USART5_CLK_DISABLE
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_USART5EN
))

	)

1248 #ià
defšed
(
STM32F030x8
è|| defšed(
STM32F042x6
è|| defšed(
STM32F048xx
è|| defšed(
STM32F070x6
)\

1249 || 
defšed
(
STM32F051x8
è|| defšed(
STM32F058xx
)\

1250 || 
defšed
(
STM32F071xB
è|| defšed(
STM32F072xB
è|| defšed(
STM32F078xx
è|| defšed(
STM32F070xB
)\

1251 || 
defšed
(
STM32F091xC
è|| defšed(
STM32F098xx
è|| defšed(
STM32F030xC
)

1253 
	#__HAL_RCC_TIM15_CLK_ENABLE
(èdØ{ \

	)

1254 
__IO
 
ušt32_t
 
tm´eg
; \

1255 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM15EN
);\

1257 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_TIM15EN
);\

1258 
UNUSED
(
tm´eg
); \

1261 
	#__HAL_RCC_TIM15_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_TIM15EN
))

	)

1268 #ià
defšed
(
STM32F091xC
è|| defšed(
STM32F098xx
è|| defšed(
STM32F030xC
)

1270 
	#__HAL_RCC_USART6_CLK_ENABLE
(èdØ{ \

	)

1271 
__IO
 
ušt32_t
 
tm´eg
; \

1272 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_USART6EN
);\

1274 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_USART6EN
);\

1275 
UNUSED
(
tm´eg
); \

1278 
	#__HAL_RCC_USART6_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_USART6EN
))

	)

1282 #ià
defšed
(
STM32F091xC
è|| defšed(
STM32F098xx
)

1284 
	#__HAL_RCC_USART7_CLK_ENABLE
(èdØ{ \

	)

1285 
__IO
 
ušt32_t
 
tm´eg
; \

1286 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_USART7EN
);\

1288 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_USART7EN
);\

1289 
UNUSED
(
tm´eg
); \

1291 
	#__HAL_RCC_USART8_CLK_ENABLE
(èdØ{ \

	)

1292 
__IO
 
ušt32_t
 
tm´eg
; \

1293 
SET_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_USART8EN
);\

1295 
tm´eg
 = 
READ_BIT
(
RCC
->
APB2ENR
, 
RCC_APB2ENR_USART8EN
);\

1296 
UNUSED
(
tm´eg
); \

1299 
	#__HAL_RCC_USART7_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_USART7EN
))

	)

1300 
	#__HAL_RCC_USART8_CLK_DISABLE
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_USART8EN
))

	)

1316 #ià
defšed
(
GPIOD
)

1318 
	#__HAL_RCC_GPIOD_FORCE_RESET
(è(
RCC
->
AHBRSTR
 |ð(
RCC_AHBRSTR_GPIODRST
))

	)

1320 
	#__HAL_RCC_GPIOD_RELEASE_RESET
(è(
RCC
->
AHBRSTR
 &ð~(
RCC_AHBRSTR_GPIODRST
))

	)

1324 #ià
defšed
(
GPIOE
)

1326 
	#__HAL_RCC_GPIOE_FORCE_RESET
(è(
RCC
->
AHBRSTR
 |ð(
RCC_AHBRSTR_GPIOERST
))

	)

1328 
	#__HAL_RCC_GPIOE_RELEASE_RESET
(è(
RCC
->
AHBRSTR
 &ð~(
RCC_AHBRSTR_GPIOERST
))

	)

1332 #ià
defšed
(
STM32F042x6
è|| defšed(
STM32F048xx
)\

1333 || 
defšed
(
STM32F051x8
è|| defšed(
STM32F058xx
)\

1334 || 
defšed
(
STM32F071xB
è|| defšed(
STM32F072xB
è|| defšed(
STM32F078xx
)\

1335 || 
defšed
(
STM32F091xC
è|| defšed(
STM32F098xx
)

1337 
	#__HAL_RCC_TSC_FORCE_RESET
(è(
RCC
->
AHBRSTR
 |ð(
RCC_AHBRSTR_TSCRST
))

	)

1339 
	#__HAL_RCC_TSC_RELEASE_RESET
(è(
RCC
->
AHBRSTR
 &ð~(
RCC_AHBRSTR_TSCRST
))

	)

1348 #ià
defšed
(
STM32F030x8
) \

1349 || 
defšed
(
STM32F042x6
è|| defšed(
STM32F048xx
è|| defšed(
STM32F070x6
)\

1350 || 
defšed
(
STM32F051x8
è|| defšed(
STM32F058xx
)\

1351 || 
defšed
(
STM32F071xB
è|| defšed(
STM32F072xB
è|| defšed(
STM32F078xx
è|| defšed(
STM32F070xB
)\

1352 || 
defšed
(
STM32F091xC
è|| defšed(
STM32F098xx
è|| defšed(
STM32F030xC
)

1354 
	#__HAL_RCC_USART2_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_USART2RST
))

	)

1355 
	#__HAL_RCC_SPI2_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_SPI2RST
))

	)

1357 
	#__HAL_RCC_USART2_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_USART2RST
))

	)

1358 
	#__HAL_RCC_SPI2_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_SPI2RST
))

	)

1365 #ià
defšed
(
STM32F031x6
è|| defšed(
STM32F038xx
)\

1366 || 
defšed
(
STM32F042x6
è|| defšed(
STM32F048xx
)\

1367 || 
defšed
(
STM32F051x8
è|| defšed(
STM32F058xx
)\

1368 || 
defšed
(
STM32F071xB
è|| defšed(
STM32F072xB
è|| defšed(
STM32F078xx
)\

1369 || 
defšed
(
STM32F091xC
è|| defšed(
STM32F098xx
)

1371 
	#__HAL_RCC_TIM2_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM2RST
))

	)

1373 
	#__HAL_RCC_TIM2_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM2RST
))

	)

1381 #ià
defšed
(
STM32F030x8
) \

1382 || 
defšed
(
STM32F051x8
è|| defšed(
STM32F058xx
)\

1383 || 
defšed
(
STM32F071xB
è|| defšed(
STM32F072xB
è|| defšed(
STM32F078xx
è|| defšed(
STM32F070xB
)\

1384 || 
defšed
(
STM32F091xC
è|| defšed(
STM32F098xx
è|| defšed(
STM32F030xC
)

1386 
	#__HAL_RCC_TIM6_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM6RST
))

	)

1387 
	#__HAL_RCC_I2C2_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_I2C2RST
))

	)

1389 
	#__HAL_RCC_TIM6_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM6RST
))

	)

1390 
	#__HAL_RCC_I2C2_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_I2C2RST
))

	)

1397 #ià
defšed
(
STM32F051x8
è|| defšed(
STM32F058xx
)\

1398 || 
defšed
(
STM32F071xB
è|| defšed(
STM32F072xB
è|| defšed(
STM32F078xx
)\

1399 || 
defšed
(
STM32F091xC
è|| defšed(
STM32F098xx
)

1401 
	#__HAL_RCC_DAC1_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_DACRST
))

	)

1403 
	#__HAL_RCC_DAC1_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_DACRST
))

	)

1409 #ià
defšed
(
STM32F042x6
è|| defšed(
STM32F048xx
)\

1410 || 
defšed
(
STM32F051x8
è|| defšed(
STM32F058xx
)\

1411 || 
defšed
(
STM32F071xB
è|| defšed(
STM32F072xB
è|| defšed(
STM32F078xx
)\

1412 || 
defšed
(
STM32F091xC
è|| defšed(
STM32F098xx
)

1414 
	#__HAL_RCC_CEC_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_CECRST
))

	)

1416 
	#__HAL_RCC_CEC_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_CECRST
))

	)

1423 #ià
defšed
(
STM32F071xB
è|| defšed(
STM32F072xB
è|| defšed(
STM32F078xx
è|| defšed(
STM32F070xB
)\

1424 || 
defšed
(
STM32F091xC
è|| defšed(
STM32F098xx
è|| defšed(
STM32F030xC
)

1426 
	#__HAL_RCC_TIM7_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_TIM7RST
))

	)

1427 
	#__HAL_RCC_USART3_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_USART3RST
))

	)

1428 
	#__HAL_RCC_USART4_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_USART4RST
))

	)

1430 
	#__HAL_RCC_TIM7_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_TIM7RST
))

	)

1431 
	#__HAL_RCC_USART3_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_USART3RST
))

	)

1432 
	#__HAL_RCC_USART4_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_USART4RST
))

	)

1437 #ià
defšed
(
STM32F042x6
è|| defšed(
STM32F048xx
è|| defšed(
STM32F070x6
)\

1438 || 
defšed
(
STM32F072xB
è|| defšed(
STM32F078xx
è|| defšed(
STM32F070xB
)

1440 
	#__HAL_RCC_USB_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_USBRST
))

	)

1442 
	#__HAL_RCC_USB_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_USBRST
))

	)

1447 #ià
defšed
(
STM32F042x6
è|| defšed(
STM32F048xx
è|| defšed(
STM32F072xB
)\

1448 || 
defšed
(
STM32F091xC
è|| defšed(
STM32F098xx
)

1450 
	#__HAL_RCC_CAN1_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_CANRST
))

	)

1452 
	#__HAL_RCC_CAN1_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_CANRST
))

	)

1457 #ià
defšed
(
CRS
)

1459 
	#__HAL_RCC_CRS_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_CRSRST
))

	)

1461 
	#__HAL_RCC_CRS_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_CRSRST
))

	)

1465 #ià
defšed
(
STM32F091xC
è|| defšed(
STM32F098xx
è|| defšed(
STM32F030xC
)

1467 
	#__HAL_RCC_USART5_FORCE_RESET
(è(
RCC
->
APB1RSTR
 |ð(
RCC_APB1RSTR_USART5RST
))

	)

1469 
	#__HAL_RCC_USART5_RELEASE_RESET
(è(
RCC
->
APB1RSTR
 &ð~(
RCC_APB1RSTR_USART5RST
))

	)

1476 #ià
defšed
(
STM32F030x8
è|| defšed(
STM32F042x6
è|| defšed(
STM32F048xx
è|| defšed(
STM32F070x6
)\

1477 || 
defšed
(
STM32F051x8
è|| defšed(
STM32F058xx
)\

1478 || 
defšed
(
STM32F071xB
è|| defšed(
STM32F072xB
è|| defšed(
STM32F078xx
è|| defšed(
STM32F070xB
)\

1479 || 
defšed
(
STM32F091xC
è|| defšed(
STM32F098xx
è|| defšed(
STM32F030xC
)

1481 
	#__HAL_RCC_TIM15_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_TIM15RST
))

	)

1483 
	#__HAL_RCC_TIM15_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_TIM15RST
))

	)

1490 #ià
defšed
(
STM32F091xC
è|| defšed(
STM32F098xx
è|| defšed(
STM32F030xC
)

1492 
	#__HAL_RCC_USART6_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_USART6RST
))

	)

1494 
	#__HAL_RCC_USART6_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_USART6RST
))

	)

1498 #ià
defšed
(
STM32F091xC
è|| defšed(
STM32F098xx
)

1500 
	#__HAL_RCC_USART7_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_USART7RST
))

	)

1501 
	#__HAL_RCC_USART8_FORCE_RESET
(è(
RCC
->
APB2RSTR
 |ð(
RCC_APB2RSTR_USART8RST
))

	)

1503 
	#__HAL_RCC_USART7_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_USART7RST
))

	)

1504 
	#__HAL_RCC_USART8_RELEASE_RESET
(è(
RCC
->
APB2RSTR
 &ð~(
RCC_APB2RSTR_USART8RST
))

	)

1521 #ià
defšed
(
GPIOD
)

1523 
	#__HAL_RCC_GPIOD_IS_CLK_ENABLED
(è((
RCC
->
AHBENR
 & (
RCC_AHBENR_GPIODEN
)è!ð
RESET
)

	)

1524 
	#__HAL_RCC_GPIOD_IS_CLK_DISABLED
(è((
RCC
->
AHBENR
 & (
RCC_AHBENR_GPIODEN
)è=ð
RESET
)

	)

1528 #ià
defšed
(
GPIOE
)

1530 
	#__HAL_RCC_GPIOE_IS_CLK_ENABLED
(è((
RCC
->
AHBENR
 & (
RCC_AHBENR_GPIOEEN
)è!ð
RESET
)

	)

1531 
	#__HAL_RCC_GPIOE_IS_CLK_DISABLED
(è((
RCC
->
AHBENR
 & (
RCC_AHBENR_GPIOEEN
)è=ð
RESET
)

	)

1535 #ià
defšed
(
STM32F042x6
è|| defšed(
STM32F048xx
)\

1536 || 
defšed
(
STM32F051x8
è|| defšed(
STM32F058xx
)\

1537 || 
defšed
(
STM32F071xB
è|| defšed(
STM32F072xB
è|| defšed(
STM32F078xx
)\

1538 || 
defšed
(
STM32F091xC
è|| defšed(
STM32F098xx
)

1540 
	#__HAL_RCC_TSC_IS_CLK_ENABLED
(è((
RCC
->
AHBENR
 & (
RCC_AHBENR_TSCEN
)è!ð
RESET
)

	)

1541 
	#__HAL_RCC_TSC_IS_CLK_DISABLED
(è((
RCC
->
AHBENR
 & (
RCC_AHBENR_TSCEN
)è=ð
RESET
)

	)

1548 #ià
defšed
(
STM32F091xC
è|| defšed(
STM32F098xx
)

1550 
	#__HAL_RCC_DMA2_IS_CLK_ENABLED
(è((
RCC
->
AHBENR
 & (
RCC_AHBENR_DMA2EN
)è!ð
RESET
)

	)

1551 
	#__HAL_RCC_DMA2_IS_CLK_DISABLED
(è((
RCC
->
AHBENR
 & (
RCC_AHBENR_DMA2EN
)è=ð
RESET
)

	)

1557 #ià
defšed
(
STM32F030x8
)\

1558 || 
defšed
(
STM32F042x6
è|| defšed(
STM32F048xx
è|| defšed(
STM32F070x6
)\

1559 || 
defšed
(
STM32F051x8
è|| defšed(
STM32F058xx
)\

1560 || 
defšed
(
STM32F071xB
è|| defšed(
STM32F072xB
è|| defšed(
STM32F078xx
è|| defšed(
STM32F070xB
)\

1561 || 
defšed
(
STM32F091xC
è|| defšed(
STM32F098xx
è|| defšed(
STM32F030xC
)

1563 
	#__HAL_RCC_USART2_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_USART2EN
)è!ð
RESET
)

	)

1564 
	#__HAL_RCC_USART2_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_USART2EN
)è=ð
RESET
)

	)

1571 #ià
defšed
(
STM32F030x8
)\

1572 || 
defšed
(
STM32F042x6
è|| defšed(
STM32F048xx
)\

1573 || 
defšed
(
STM32F051x8
è|| defšed(
STM32F058xx
)\

1574 || 
defšed
(
STM32F071xB
è|| defšed(
STM32F072xB
è|| defšed(
STM32F078xx
è|| defšed(
STM32F070xB
)\

1575 || 
defšed
(
STM32F091xC
è|| defšed(
STM32F098xx
è|| defšed(
STM32F030xC
)

1577 
	#__HAL_RCC_SPI2_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_SPI2EN
)è!ð
RESET
)

	)

1578 
	#__HAL_RCC_SPI2_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_SPI2EN
)è=ð
RESET
)

	)

1585 #ià
defšed
(
STM32F031x6
è|| defšed(
STM32F038xx
)\

1586 || 
defšed
(
STM32F042x6
è|| defšed(
STM32F048xx
)\

1587 || 
defšed
(
STM32F051x8
è|| defšed(
STM32F058xx
)\

1588 || 
defšed
(
STM32F071xB
è|| defšed(
STM32F072xB
è|| defšed(
STM32F078xx
)\

1589 || 
defšed
(
STM32F091xC
è|| defšed(
STM32F098xx
)

1591 
	#__HAL_RCC_TIM2_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM2EN
)è!ð
RESET
)

	)

1592 
	#__HAL_RCC_TIM2_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM2EN
)è=ð
RESET
)

	)

1600 #ià
defšed
(
STM32F030x8
) \

1601 || 
defšed
(
STM32F051x8
è|| defšed(
STM32F058xx
)\

1602 || 
defšed
(
STM32F071xB
è|| defšed(
STM32F072xB
è|| defšed(
STM32F078xx
è|| defšed(
STM32F070xB
)\

1603 || 
defšed
(
STM32F091xC
è|| defšed(
STM32F098xx
è|| defšed(
STM32F030xC
)

1605 
	#__HAL_RCC_TIM6_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM6EN
)è!ð
RESET
)

	)

1606 
	#__HAL_RCC_I2C2_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_I2C2EN
)è!ð
RESET
)

	)

1607 
	#__HAL_RCC_TIM6_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM6EN
)è=ð
RESET
)

	)

1608 
	#__HAL_RCC_I2C2_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_I2C2EN
)è=ð
RESET
)

	)

1615 #ià
defšed
(
STM32F051x8
è|| defšed(
STM32F058xx
)\

1616 || 
defšed
(
STM32F071xB
è|| defšed(
STM32F072xB
è|| defšed(
STM32F078xx
)\

1617 || 
defšed
(
STM32F091xC
è|| defšed(
STM32F098xx
)

1619 
	#__HAL_RCC_DAC1_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_DAC1EN
)è!ð
RESET
)

	)

1620 
	#__HAL_RCC_DAC1_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_DAC1EN
)è=ð
RESET
)

	)

1626 #ià
defšed
(
STM32F042x6
è|| defšed(
STM32F048xx
)\

1627 || 
defšed
(
STM32F051x8
è|| defšed(
STM32F058xx
)\

1628 || 
defšed
(
STM32F071xB
è|| defšed(
STM32F072xB
è|| defšed(
STM32F078xx
)\

1629 || 
defšed
(
STM32F091xC
è|| defšed(
STM32F098xx
)

1631 
	#__HAL_RCC_CEC_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_CECEN
)è!ð
RESET
)

	)

1632 
	#__HAL_RCC_CEC_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_CECEN
)è=ð
RESET
)

	)

1639 #ià
defšed
(
STM32F071xB
è|| defšed(
STM32F072xB
è|| defšed(
STM32F078xx
è|| defšed(
STM32F070xB
)\

1640 || 
defšed
(
STM32F091xC
è|| defšed(
STM32F098xx
è|| defšed(
STM32F030xC
)

1642 
	#__HAL_RCC_TIM7_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM7EN
)è!ð
RESET
)

	)

1643 
	#__HAL_RCC_USART3_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_USART3EN
)è!ð
RESET
)

	)

1644 
	#__HAL_RCC_USART4_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_USART4EN
)è!ð
RESET
)

	)

1645 
	#__HAL_RCC_TIM7_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_TIM7EN
)è=ð
RESET
)

	)

1646 
	#__HAL_RCC_USART3_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_USART3EN
)è=ð
RESET
)

	)

1647 
	#__HAL_RCC_USART4_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_USART4EN
)è=ð
RESET
)

	)

1652 #ià
defšed
(
STM32F042x6
è|| defšed(
STM32F048xx
è|| defšed(
STM32F070x6
)\

1653 || 
defšed
(
STM32F072xB
è|| defšed(
STM32F078xx
è|| defšed(
STM32F070xB
)

1655 
	#__HAL_RCC_USB_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_USBEN
)è!ð
RESET
)

	)

1656 
	#__HAL_RCC_USB_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_USBEN
)è=ð
RESET
)

	)

1661 #ià
defšed
(
STM32F042x6
è|| defšed(
STM32F048xx
è|| defšed(
STM32F072xB
)\

1662 || 
defšed
(
STM32F091xC
è|| defšed(
STM32F098xx
)

1664 
	#__HAL_RCC_CAN1_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_CAN1EN
)è!ð
RESET
)

	)

1665 
	#__HAL_RCC_CAN1_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_CAN1EN
)è=ð
RESET
)

	)

1670 #ià
defšed
(
CRS
)

1672 
	#__HAL_RCC_CRS_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_CRSEN
)è!ð
RESET
)

	)

1673 
	#__HAL_RCC_CRS_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_CRSEN
)è=ð
RESET
)

	)

1677 #ià
defšed
(
STM32F091xC
è|| defšed(
STM32F098xx
è|| defšed(
STM32F030xC
)

1679 
	#__HAL_RCC_USART5_IS_CLK_ENABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_USART5EN
)è!ð
RESET
)

	)

1680 
	#__HAL_RCC_USART5_IS_CLK_DISABLED
(è((
RCC
->
APB1ENR
 & (
RCC_APB1ENR_USART5EN
)è=ð
RESET
)

	)

1686 #ià
defšed
(
STM32F030x8
è|| defšed(
STM32F042x6
è|| defšed(
STM32F048xx
è|| defšed(
STM32F070x6
)\

1687 || 
defšed
(
STM32F051x8
è|| defšed(
STM32F058xx
)\

1688 || 
defšed
(
STM32F071xB
è|| defšed(
STM32F072xB
è|| defšed(
STM32F078xx
è|| defšed(
STM32F070xB
)\

1689 || 
defšed
(
STM32F091xC
è|| defšed(
STM32F098xx
è|| defšed(
STM32F030xC
)

1691 
	#__HAL_RCC_TIM15_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM15EN
)è!ð
RESET
)

	)

1692 
	#__HAL_RCC_TIM15_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_TIM15EN
)è=ð
RESET
)

	)

1699 #ià
defšed
(
STM32F091xC
è|| defšed(
STM32F098xx
è|| defšed(
STM32F030xC
)

1701 
	#__HAL_RCC_USART6_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_USART6EN
)è!ð
RESET
)

	)

1702 
	#__HAL_RCC_USART6_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_USART6EN
)è=ð
RESET
)

	)

1706 #ià
defšed
(
STM32F091xC
è|| defšed(
STM32F098xx
)

1708 
	#__HAL_RCC_USART7_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_USART7EN
)è!ð
RESET
)

	)

1709 
	#__HAL_RCC_USART8_IS_CLK_ENABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_USART8EN
)è!ð
RESET
)

	)

1710 
	#__HAL_RCC_USART7_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_USART7EN
)è=ð
RESET
)

	)

1711 
	#__HAL_RCC_USART8_IS_CLK_DISABLED
(è((
RCC
->
APB2ENR
 & (
RCC_APB2ENR_USART8EN
)è=ð
RESET
)

	)

1731 #ià
defšed
(
RCC_HSI48_SUPPORT
)

1733 
	#__HAL_RCC_HSI48_ENABLE
(è
	`SET_BIT
(
RCC
->
CR2
, 
RCC_CR2_HSI48ON
)

	)

1734 
	#__HAL_RCC_HSI48_DISABLE
(è
	`CLEAR_BIT
(
RCC
->
CR2
, 
RCC_CR2_HSI48ON
)

	)

1741 
	#__HAL_RCC_GET_HSI48_STATE
(è\

	)

1742 (((
ušt32_t
)(
READ_BIT
(
RCC
->
CR2
, 
RCC_CR2_HSI48ON
)è!ð
RESET
è? 
RCC_HSI48_ON
 : 
RCC_HSI48_OFF
)

1753 #ià
defšed
(
STM32F042x6
è|| defšed(
STM32F048xx
)\

1754 || 
defšed
(
STM32F072xB
è|| defšed(
STM32F078xx
)\

1755 || 
defšed
(
STM32F070x6
è|| defšed(
STM32F070xB
)

1767 
	#__HAL_RCC_USB_CONFIG
(
__USBCLKSOURCE__
è\

	)

1768 
MODIFY_REG
(
RCC
->
CFGR3
, 
RCC_CFGR3_USBSW
, (
ušt32_t
)(
__USBCLKSOURCE__
))

1779 
	#__HAL_RCC_GET_USB_SOURCE
(è((
ušt32_t
)(
	`READ_BIT
(
RCC
->
CFGR3
, 
RCC_CFGR3_USBSW
)))

	)

1785 #ià
defšed
(
STM32F042x6
è|| defšed(
STM32F048xx
)\

1786 || 
defšed
(
STM32F051x8
è|| defšed(
STM32F058xx
)\

1787 || 
defšed
(
STM32F071xB
è|| defšed(
STM32F072xB
è|| defšed(
STM32F078xx
)\

1788 || 
defšed
(
STM32F091xC
è|| defšed(
STM32F098xx
)

1796 
	#__HAL_RCC_CEC_CONFIG
(
__CECCLKSOURCE__
è\

	)

1797 
MODIFY_REG
(
RCC
->
CFGR3
, 
RCC_CFGR3_CECSW
, (
ušt32_t
)(
__CECCLKSOURCE__
))

1804 
	#__HAL_RCC_GET_CEC_SOURCE
(è((
ušt32_t
)(
	`READ_BIT
(
RCC
->
CFGR3
, 
RCC_CFGR3_CECSW
)))

	)

1811 #ià
defšed
(
STM32F071xB
è|| defšed(
STM32F072xB
è|| defšed(
STM32F078xx
)\

1812 || 
defšed
(
STM32F091xC
è|| defšed(
STM32F098xx
)

1821 
	#__HAL_RCC_USART2_CONFIG
(
__USART2CLKSOURCE__
è\

	)

1822 
MODIFY_REG
(
RCC
->
CFGR3
, 
RCC_CFGR3_USART2SW
, (
ušt32_t
)(
__USART2CLKSOURCE__
))

1831 
	#__HAL_RCC_GET_USART2_SOURCE
(è((
ušt32_t
)(
	`READ_BIT
(
RCC
->
CFGR3
, 
RCC_CFGR3_USART2SW
)))

	)

1834 #ià
defšed
(
STM32F091xC
è|| defšed(
STM32F098xx
)

1843 
	#__HAL_RCC_USART3_CONFIG
(
__USART3CLKSOURCE__
è\

	)

1844 
MODIFY_REG
(
RCC
->
CFGR3
, 
RCC_CFGR3_USART3SW
, (
ušt32_t
)(
__USART3CLKSOURCE__
))

1853 
	#__HAL_RCC_GET_USART3_SOURCE
(è((
ušt32_t
)(
	`READ_BIT
(
RCC
->
CFGR3
, 
RCC_CFGR3_USART3SW
)))

	)

1874 
	#__HAL_RCC_LSEDRIVE_CONFIG
(
__RCC_LSEDRIVE__
è(
	`MODIFY_REG
(
RCC
->
BDCR
,\

	)

1875 
RCC_BDCR_LSEDRV
, (
ušt32_t
)(
__RCC_LSEDRIVE__
) ))

1881 #ià
defšed
(
CRS
)

1898 
	#__HAL_RCC_CRS_ENABLE_IT
(
__INTERRUPT__
è
	`SET_BIT
(
CRS
->
CR
, (__INTERRUPT__))

	)

1910 
	#__HAL_RCC_CRS_DISABLE_IT
(
__INTERRUPT__
è
	`CLEAR_BIT
(
CRS
->
CR
, (__INTERRUPT__))

	)

1921 
	#__HAL_RCC_CRS_GET_IT_SOURCE
(
__INTERRUPT__
è((
	`READ_BIT
(
CRS
->
CR
, (__INTERRUPT__)è!ð
RESET
è? 
SET
 : RESET)

	)

1934 
	#__HAL_RCC_CRS_CLEAR_IT
(
__INTERRUPT__
èdØ{ \

	)

1935 if(((
__INTERRUPT__
è& 
RCC_CRS_IT_ERROR_MASK
è!ð
RESET
) \

1937 
WRITE_REG
(
CRS
->
ICR
, 
CRS_ICR_ERRC
 | ((
__INTERRUPT__
è& ~
RCC_CRS_IT_ERROR_MASK
)); \

1941 
WRITE_REG
(
CRS
->
ICR
, (
__INTERRUPT__
)); \

1958 
	#__HAL_RCC_CRS_GET_FLAG
(
__FLAG__
è(
	`READ_BIT
(
CRS
->
ISR
, (__FLAG__)è=ð(__FLAG__))

	)

1974 
	#__HAL_RCC_CRS_CLEAR_FLAG
(
__FLAG__
èdØ{ \

	)

1975 if(((
__FLAG__
è& 
RCC_CRS_FLAG_ERROR_MASK
è!ð
RESET
) \

1977 
WRITE_REG
(
CRS
->
ICR
, 
CRS_ICR_ERRC
 | ((
__FLAG__
è& ~
RCC_CRS_FLAG_ERROR_MASK
)); \

1981 
WRITE_REG
(
CRS
->
ICR
, (
__FLAG__
)); \

1997 
	#__HAL_RCC_CRS_FREQ_ERROR_COUNTER_ENABLE
(è
	`SET_BIT
(
CRS
->
CR
, 
CRS_CR_CEN
)

	)

2003 
	#__HAL_RCC_CRS_FREQ_ERROR_COUNTER_DISABLE
(è
	`CLEAR_BIT
(
CRS
->
CR
, 
CRS_CR_CEN
)

	)

2010 
	#__HAL_RCC_CRS_AUTOMATIC_CALIB_ENABLE
(è
	`SET_BIT
(
CRS
->
CR
, 
CRS_CR_AUTOTRIMEN
)

	)

2016 
	#__HAL_RCC_CRS_AUTOMATIC_CALIB_DISABLE
(è
	`CLEAR_BIT
(
CRS
->
CR
, 
CRS_CR_AUTOTRIMEN
)

	)

2028 
	#__HAL_RCC_CRS_RELOADVALUE_CALCULATE
(
__FTARGET__
, 
__FSYNC__
è(((__FTARGET__è/ (__FSYNC__)è- 1U)

	)

2049 
HAL_StusTy³Def
 
HAL_RCCEx_P”hCLKCÚfig
(
RCC_P”hCLKIn™Ty³Def
 *
P”hClkIn™
);

2050 
HAL_RCCEx_G‘P”hCLKCÚfig
(
RCC_P”hCLKIn™Ty³Def
 *
P”hClkIn™
);

2051 
ušt32_t
 
HAL_RCCEx_G‘P”hCLKF»q
(ušt32_ˆ
P”hClk
);

2057 #ià
defšed
(
CRS
)

2063 
HAL_RCCEx_CRSCÚfig
(
RCC_CRSIn™Ty³Def
 *
pIn™
);

2064 
HAL_RCCEx_CRSSoáw¬eSynchrÚiz©iÚG’”©e
();

2065 
HAL_RCCEx_CRSG‘SynchrÚiz©iÚInfo
(
RCC_CRSSynchroInfoTy³Def
 *
pSynchroInfo
);

2066 
ušt32_t
 
HAL_RCCEx_CRSWa™SynchrÚiz©iÚ
(ušt32_ˆ
Timeout
);

2067 
HAL_RCCEx_CRS_IRQHªdËr
();

2068 
HAL_RCCEx_CRS_SyncOkC®lback
();

2069 
HAL_RCCEx_CRS_SyncW¬nC®lback
();

2070 
HAL_RCCEx_CRS_Ex³ùedSyncC®lback
();

2071 
HAL_RCCEx_CRS_E¼ÜC®lback
(
ušt32_t
 
E¼Ü
);

2095 #ifdeà
__ýlu¥lus


	@i2c_oled/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_tim.h

37 #iâdeà
__STM32F0xx_HAL_TIM_H


38 
	#__STM32F0xx_HAL_TIM_H


	)

40 #ifdeà
__ýlu¥lus


45 
	~"¡m32f0xx_h®_def.h
"

64 
ušt32_t
 
P»sÿËr
;

67 
ušt32_t
 
CouÁ”Mode
;

70 
ušt32_t
 
P”iod
;

74 
ušt32_t
 
ClockDivisiÚ
;

77 
ušt32_t
 
R•‘™iÚCouÁ”
;

86 
ušt32_t
 
AutoR–ßdP»lßd
;

88 } 
	tTIM_Ba£_In™Ty³Def
;

95 
ušt32_t
 
OCMode
;

98 
ušt32_t
 
Pul£
;

101 
ušt32_t
 
OCPÞ¬™y
;

104 
ušt32_t
 
OCNPÞ¬™y
;

108 
ušt32_t
 
OCFa¡Mode
;

113 
ušt32_t
 
OCIdËS‹
;

117 
ušt32_t
 
OCNIdËS‹
;

120 } 
	tTIM_OC_In™Ty³Def
;

127 
ušt32_t
 
OCMode
;

130 
ušt32_t
 
Pul£
;

133 
ušt32_t
 
OCPÞ¬™y
;

136 
ušt32_t
 
OCNPÞ¬™y
;

140 
ušt32_t
 
OCIdËS‹
;

144 
ušt32_t
 
OCNIdËS‹
;

148 
ušt32_t
 
ICPÞ¬™y
;

151 
ušt32_t
 
ICS–eùiÚ
;

154 
ušt32_t
 
ICFž‹r
;

156 } 
	tTIM_OÃPul£_In™Ty³Def
;

164 
ušt32_t
 
ICPÞ¬™y
;

167 
ušt32_t
 
ICS–eùiÚ
;

170 
ušt32_t
 
ICP»sÿËr
;

173 
ušt32_t
 
ICFž‹r
;

175 } 
	tTIM_IC_In™Ty³Def
;

182 
ušt32_t
 
Encod”Mode
;

185 
ušt32_t
 
IC1PÞ¬™y
;

188 
ušt32_t
 
IC1S–eùiÚ
;

191 
ušt32_t
 
IC1P»sÿËr
;

194 
ušt32_t
 
IC1Fž‹r
;

197 
ušt32_t
 
IC2PÞ¬™y
;

200 
ušt32_t
 
IC2S–eùiÚ
;

203 
ušt32_t
 
IC2P»sÿËr
;

206 
ušt32_t
 
IC2Fž‹r
;

208 } 
	tTIM_Encod”_In™Ty³Def
;

216 
ušt32_t
 
ClockSourû
;

218 
ušt32_t
 
ClockPÞ¬™y
;

220 
ušt32_t
 
ClockP»sÿËr
;

222 
ušt32_t
 
ClockFž‹r
;

224 }
	tTIM_ClockCÚfigTy³Def
;

231 
ušt32_t
 
CË¬IÅutS‹
;

233 
ušt32_t
 
CË¬IÅutSourû
;

235 
ušt32_t
 
CË¬IÅutPÞ¬™y
;

237 
ušt32_t
 
CË¬IÅutP»sÿËr
;

239 
ušt32_t
 
CË¬IÅutFž‹r
;

241 }
	tTIM_CË¬IÅutCÚfigTy³Def
;

247 
ušt32_t
 
SÏveMode
;

249 
ušt32_t
 
IÅutTrigg”
;

251 
ušt32_t
 
Trigg”PÞ¬™y
;

253 
ušt32_t
 
Trigg”P»sÿËr
;

255 
ušt32_t
 
Trigg”Fž‹r
;

258 }
	tTIM_SÏveCÚfigTy³Def
;

265 
HAL_TIM_STATE_RESET
 = 0x00U,

266 
HAL_TIM_STATE_READY
 = 0x01U,

267 
HAL_TIM_STATE_BUSY
 = 0x02U,

268 
HAL_TIM_STATE_TIMEOUT
 = 0x03U,

269 
HAL_TIM_STATE_ERROR
 = 0x04U

270 }
	tHAL_TIM_S‹Ty³Def
;

277 
HAL_TIM_ACTIVE_CHANNEL_1
 = 0x01U,

278 
HAL_TIM_ACTIVE_CHANNEL_2
 = 0x02U,

279 
HAL_TIM_ACTIVE_CHANNEL_3
 = 0x04U,

280 
HAL_TIM_ACTIVE_CHANNEL_4
 = 0x08U,

281 
HAL_TIM_ACTIVE_CHANNEL_CLEARED
 = 0x00U

282 }
	tHAL_TIM_AùiveChªÃl
;

289 
TIM_Ty³Def
 *
In¡ªû
;

290 
TIM_Ba£_In™Ty³Def
 
In™
;

291 
HAL_TIM_AùiveChªÃl
 
ChªÃl
;

292 
DMA_HªdËTy³Def
 *
hdma
[7];

294 
HAL_LockTy³Def
 
Lock
;

295 
__IO
 
HAL_TIM_S‹Ty³Def
 
S‹
;

296 }
	tTIM_HªdËTy³Def
;

310 
	#TIM_INPUTCHANNELPOLARITY_RISING
 (0x00000000Uè

	)

311 
	#TIM_INPUTCHANNELPOLARITY_FALLING
 (
TIM_CCER_CC1P
è

	)

312 
	#TIM_INPUTCHANNELPOLARITY_BOTHEDGE
 (
TIM_CCER_CC1P
 | 
TIM_CCER_CC1NP
è

	)

320 
	#TIM_ETRPOLARITY_INVERTED
 (
TIM_SMCR_ETP
è

	)

321 
	#TIM_ETRPOLARITY_NONINVERTED
 (0x0000Uè

	)

329 
	#TIM_ETRPRESCALER_DIV1
 (0x0000Uè

	)

330 
	#TIM_ETRPRESCALER_DIV2
 (
TIM_SMCR_ETPS_0
è

	)

331 
	#TIM_ETRPRESCALER_DIV4
 (
TIM_SMCR_ETPS_1
è

	)

332 
	#TIM_ETRPRESCALER_DIV8
 (
TIM_SMCR_ETPS
è

	)

340 
	#TIM_COUNTERMODE_UP
 (0x0000U)

	)

341 
	#TIM_COUNTERMODE_DOWN
 
TIM_CR1_DIR


	)

342 
	#TIM_COUNTERMODE_CENTERALIGNED1
 
TIM_CR1_CMS_0


	)

343 
	#TIM_COUNTERMODE_CENTERALIGNED2
 
TIM_CR1_CMS_1


	)

344 
	#TIM_COUNTERMODE_CENTERALIGNED3
 
TIM_CR1_CMS


	)

352 
	#TIM_CLOCKDIVISION_DIV1
 (0x0000U)

	)

353 
	#TIM_CLOCKDIVISION_DIV2
 (
TIM_CR1_CKD_0
)

	)

354 
	#TIM_CLOCKDIVISION_DIV4
 (
TIM_CR1_CKD_1
)

	)

362 
	#TIM_AUTORELOAD_PRELOAD_DISABLE
 (0x0000Uè

	)

363 
	#TIM_AUTORELOAD_PRELOAD_ENABLE
 (
TIM_CR1_ARPE
è

	)

371 
	#TIM_OCMODE_TIMING
 (0x0000U)

	)

372 
	#TIM_OCMODE_ACTIVE
 (
TIM_CCMR1_OC1M_0
)

	)

373 
	#TIM_OCMODE_INACTIVE
 (
TIM_CCMR1_OC1M_1
)

	)

374 
	#TIM_OCMODE_TOGGLE
 (
TIM_CCMR1_OC1M_0
 | 
TIM_CCMR1_OC1M_1
)

	)

375 
	#TIM_OCMODE_PWM1
 (
TIM_CCMR1_OC1M_1
 | 
TIM_CCMR1_OC1M_2
)

	)

376 
	#TIM_OCMODE_PWM2
 (
TIM_CCMR1_OC1M
)

	)

377 
	#TIM_OCMODE_FORCED_ACTIVE
 (
TIM_CCMR1_OC1M_0
 | 
TIM_CCMR1_OC1M_2
)

	)

378 
	#TIM_OCMODE_FORCED_INACTIVE
 (
TIM_CCMR1_OC1M_2
)

	)

386 
	#TIM_OCFAST_DISABLE
 (0x0000U)

	)

387 
	#TIM_OCFAST_ENABLE
 (
TIM_CCMR1_OC1FE
)

	)

395 
	#TIM_OCPOLARITY_HIGH
 (0x0000U)

	)

396 
	#TIM_OCPOLARITY_LOW
 (
TIM_CCER_CC1P
)

	)

404 
	#TIM_OCNPOLARITY_HIGH
 (0x0000U)

	)

405 
	#TIM_OCNPOLARITY_LOW
 (
TIM_CCER_CC1NP
)

	)

413 
	#TIM_OCIDLESTATE_SET
 (
TIM_CR2_OIS1
)

	)

414 
	#TIM_OCIDLESTATE_RESET
 (0x0000U)

	)

422 
	#TIM_OCNIDLESTATE_SET
 (
TIM_CR2_OIS1N
)

	)

423 
	#TIM_OCNIDLESTATE_RESET
 (0x0000U)

	)

431 
	#TIM_CHANNEL_1
 (0x0000U)

	)

432 
	#TIM_CHANNEL_2
 (0x0004U)

	)

433 
	#TIM_CHANNEL_3
 (0x0008U)

	)

434 
	#TIM_CHANNEL_4
 (0x000CU)

	)

435 
	#TIM_CHANNEL_ALL
 (0x0018U)

	)

443 
	#TIM_ICPOLARITY_RISING
 
TIM_INPUTCHANNELPOLARITY_RISING


	)

444 
	#TIM_ICPOLARITY_FALLING
 
TIM_INPUTCHANNELPOLARITY_FALLING


	)

445 
	#TIM_ICPOLARITY_BOTHEDGE
 
TIM_INPUTCHANNELPOLARITY_BOTHEDGE


	)

453 
	#TIM_ICSELECTION_DIRECTTI
 (
TIM_CCMR1_CC1S_0
è

	)

455 
	#TIM_ICSELECTION_INDIRECTTI
 (
TIM_CCMR1_CC1S_1
è

	)

457 
	#TIM_ICSELECTION_TRC
 (
TIM_CCMR1_CC1S
è

	)

465 
	#TIM_ICPSC_DIV1
 (0x0000Uè

	)

466 
	#TIM_ICPSC_DIV2
 (
TIM_CCMR1_IC1PSC_0
è

	)

467 
	#TIM_ICPSC_DIV4
 (
TIM_CCMR1_IC1PSC_1
è

	)

468 
	#TIM_ICPSC_DIV8
 (
TIM_CCMR1_IC1PSC
è

	)

476 
	#TIM_OPMODE_SINGLE
 (
TIM_CR1_OPM
)

	)

477 
	#TIM_OPMODE_REPETITIVE
 (0x0000U)

	)

485 
	#TIM_ENCODERMODE_TI1
 (
TIM_SMCR_SMS_0
)

	)

486 
	#TIM_ENCODERMODE_TI2
 (
TIM_SMCR_SMS_1
)

	)

487 
	#TIM_ENCODERMODE_TI12
 (
TIM_SMCR_SMS_1
 | 
TIM_SMCR_SMS_0
)

	)

495 
	#TIM_IT_UPDATE
 (
TIM_DIER_UIE
)

	)

496 
	#TIM_IT_CC1
 (
TIM_DIER_CC1IE
)

	)

497 
	#TIM_IT_CC2
 (
TIM_DIER_CC2IE
)

	)

498 
	#TIM_IT_CC3
 (
TIM_DIER_CC3IE
)

	)

499 
	#TIM_IT_CC4
 (
TIM_DIER_CC4IE
)

	)

500 
	#TIM_IT_COM
 (
TIM_DIER_COMIE
)

	)

501 
	#TIM_IT_TRIGGER
 (
TIM_DIER_TIE
)

	)

502 
	#TIM_IT_BREAK
 (
TIM_DIER_BIE
)

	)

510 
	#TIM_COMMUTATION_TRGI
 (
TIM_CR2_CCUS
)

	)

511 
	#TIM_COMMUTATION_SOFTWARE
 (0x0000U)

	)

520 
	#TIM_DMA_UPDATE
 (
TIM_DIER_UDE
)

	)

521 
	#TIM_DMA_CC1
 (
TIM_DIER_CC1DE
)

	)

522 
	#TIM_DMA_CC2
 (
TIM_DIER_CC2DE
)

	)

523 
	#TIM_DMA_CC3
 (
TIM_DIER_CC3DE
)

	)

524 
	#TIM_DMA_CC4
 (
TIM_DIER_CC4DE
)

	)

525 
	#TIM_DMA_COM
 (
TIM_DIER_COMDE
)

	)

526 
	#TIM_DMA_TRIGGER
 (
TIM_DIER_TDE
)

	)

534 
	#TIM_EVENTSOURCE_UPDATE
 
TIM_EGR_UG


	)

535 
	#TIM_EVENTSOURCE_CC1
 
TIM_EGR_CC1G


	)

536 
	#TIM_EVENTSOURCE_CC2
 
TIM_EGR_CC2G


	)

537 
	#TIM_EVENTSOURCE_CC3
 
TIM_EGR_CC3G


	)

538 
	#TIM_EVENTSOURCE_CC4
 
TIM_EGR_CC4G


	)

539 
	#TIM_EVENTSOURCE_COM
 
TIM_EGR_COMG


	)

540 
	#TIM_EVENTSOURCE_TRIGGER
 
TIM_EGR_TG


	)

541 
	#TIM_EVENTSOURCE_BREAK
 
TIM_EGR_BG


	)

549 
	#TIM_FLAG_UPDATE
 (
TIM_SR_UIF
)

	)

550 
	#TIM_FLAG_CC1
 (
TIM_SR_CC1IF
)

	)

551 
	#TIM_FLAG_CC2
 (
TIM_SR_CC2IF
)

	)

552 
	#TIM_FLAG_CC3
 (
TIM_SR_CC3IF
)

	)

553 
	#TIM_FLAG_CC4
 (
TIM_SR_CC4IF
)

	)

554 
	#TIM_FLAG_COM
 (
TIM_SR_COMIF
)

	)

555 
	#TIM_FLAG_TRIGGER
 (
TIM_SR_TIF
)

	)

556 
	#TIM_FLAG_BREAK
 (
TIM_SR_BIF
)

	)

557 
	#TIM_FLAG_CC1OF
 (
TIM_SR_CC1OF
)

	)

558 
	#TIM_FLAG_CC2OF
 (
TIM_SR_CC2OF
)

	)

559 
	#TIM_FLAG_CC3OF
 (
TIM_SR_CC3OF
)

	)

560 
	#TIM_FLAG_CC4OF
 (
TIM_SR_CC4OF
)

	)

568 
	#TIM_CLOCKSOURCE_ETRMODE2
 (
TIM_SMCR_ETPS_1
)

	)

569 
	#TIM_CLOCKSOURCE_INTERNAL
 (
TIM_SMCR_ETPS_0
)

	)

570 
	#TIM_CLOCKSOURCE_ITR0
 (0x0000U)

	)

571 
	#TIM_CLOCKSOURCE_ITR1
 (
TIM_SMCR_TS_0
)

	)

572 
	#TIM_CLOCKSOURCE_ITR2
 (
TIM_SMCR_TS_1
)

	)

573 
	#TIM_CLOCKSOURCE_ITR3
 (
TIM_SMCR_TS_0
 | 
TIM_SMCR_TS_1
)

	)

574 
	#TIM_CLOCKSOURCE_TI1ED
 (
TIM_SMCR_TS_2
)

	)

575 
	#TIM_CLOCKSOURCE_TI1
 (
TIM_SMCR_TS_0
 | 
TIM_SMCR_TS_2
)

	)

576 
	#TIM_CLOCKSOURCE_TI2
 (
TIM_SMCR_TS_1
 | 
TIM_SMCR_TS_2
)

	)

577 
	#TIM_CLOCKSOURCE_ETRMODE1
 (
TIM_SMCR_TS
)

	)

585 
	#TIM_CLOCKPOLARITY_INVERTED
 
TIM_ETRPOLARITY_INVERTED


	)

586 
	#TIM_CLOCKPOLARITY_NONINVERTED
 
TIM_ETRPOLARITY_NONINVERTED


	)

587 
	#TIM_CLOCKPOLARITY_RISING
 
TIM_INPUTCHANNELPOLARITY_RISING


	)

588 
	#TIM_CLOCKPOLARITY_FALLING
 
TIM_INPUTCHANNELPOLARITY_FALLING


	)

589 
	#TIM_CLOCKPOLARITY_BOTHEDGE
 
TIM_INPUTCHANNELPOLARITY_BOTHEDGE


	)

597 
	#TIM_CLOCKPRESCALER_DIV1
 
TIM_ETRPRESCALER_DIV1


	)

598 
	#TIM_CLOCKPRESCALER_DIV2
 
TIM_ETRPRESCALER_DIV2


	)

599 
	#TIM_CLOCKPRESCALER_DIV4
 
TIM_ETRPRESCALER_DIV4


	)

600 
	#TIM_CLOCKPRESCALER_DIV8
 
TIM_ETRPRESCALER_DIV8


	)

608 
	#TIM_CLEARINPUTPOLARITY_INVERTED
 
TIM_ETRPOLARITY_INVERTED


	)

609 
	#TIM_CLEARINPUTPOLARITY_NONINVERTED
 
TIM_ETRPOLARITY_NONINVERTED


	)

617 
	#TIM_CLEARINPUTPRESCALER_DIV1
 
TIM_ETRPRESCALER_DIV1


	)

618 
	#TIM_CLEARINPUTPRESCALER_DIV2
 
TIM_ETRPRESCALER_DIV2


	)

619 
	#TIM_CLEARINPUTPRESCALER_DIV4
 
TIM_ETRPRESCALER_DIV4


	)

620 
	#TIM_CLEARINPUTPRESCALER_DIV8
 
TIM_ETRPRESCALER_DIV8


	)

628 
	#TIM_OSSR_ENABLE
 (
TIM_BDTR_OSSR
)

	)

629 
	#TIM_OSSR_DISABLE
 (0x0000U)

	)

637 
	#TIM_OSSI_ENABLE
 (
TIM_BDTR_OSSI
)

	)

638 
	#TIM_OSSI_DISABLE
 (0x0000U)

	)

646 
	#TIM_LOCKLEVEL_OFF
 (0x0000U)

	)

647 
	#TIM_LOCKLEVEL_1
 (
TIM_BDTR_LOCK_0
)

	)

648 
	#TIM_LOCKLEVEL_2
 (
TIM_BDTR_LOCK_1
)

	)

649 
	#TIM_LOCKLEVEL_3
 (
TIM_BDTR_LOCK
)

	)

657 
	#TIM_BREAK_ENABLE
 (
TIM_BDTR_BKE
)

	)

658 
	#TIM_BREAK_DISABLE
 (0x0000U)

	)

666 
	#TIM_BREAKPOLARITY_LOW
 (0x0000U)

	)

667 
	#TIM_BREAKPOLARITY_HIGH
 (
TIM_BDTR_BKP
)

	)

674 
	#TIM_AUTOMATICOUTPUT_ENABLE
 (
TIM_BDTR_AOE
)

	)

675 
	#TIM_AUTOMATICOUTPUT_DISABLE
 (0x0000U)

	)

683 
	#TIM_TRGO_RESET
 (0x0000U)

	)

684 
	#TIM_TRGO_ENABLE
 (
TIM_CR2_MMS_0
)

	)

685 
	#TIM_TRGO_UPDATE
 (
TIM_CR2_MMS_1
)

	)

686 
	#TIM_TRGO_OC1
 ((
TIM_CR2_MMS_1
 | 
TIM_CR2_MMS_0
))

	)

687 
	#TIM_TRGO_OC1REF
 (
TIM_CR2_MMS_2
)

	)

688 
	#TIM_TRGO_OC2REF
 ((
TIM_CR2_MMS_2
 | 
TIM_CR2_MMS_0
))

	)

689 
	#TIM_TRGO_OC3REF
 ((
TIM_CR2_MMS_2
 | 
TIM_CR2_MMS_1
))

	)

690 
	#TIM_TRGO_OC4REF
 ((
TIM_CR2_MMS_2
 | 
TIM_CR2_MMS_1
 | 
TIM_CR2_MMS_0
))

	)

698 
	#TIM_SLAVEMODE_DISABLE
 (0x0000U)

	)

699 
	#TIM_SLAVEMODE_RESET
 (0x0004U)

	)

700 
	#TIM_SLAVEMODE_GATED
 (0x0005U)

	)

701 
	#TIM_SLAVEMODE_TRIGGER
 (0x0006U)

	)

702 
	#TIM_SLAVEMODE_EXTERNAL1
 (0x0007U)

	)

710 
	#TIM_MASTERSLAVEMODE_ENABLE
 (0x0080U)

	)

711 
	#TIM_MASTERSLAVEMODE_DISABLE
 (0x0000U)

	)

719 
	#TIM_TS_ITR0
 (0x0000U)

	)

720 
	#TIM_TS_ITR1
 (0x0010U)

	)

721 
	#TIM_TS_ITR2
 (0x0020U)

	)

722 
	#TIM_TS_ITR3
 (0x0030U)

	)

723 
	#TIM_TS_TI1F_ED
 (0x0040U)

	)

724 
	#TIM_TS_TI1FP1
 (0x0050U)

	)

725 
	#TIM_TS_TI2FP2
 (0x0060U)

	)

726 
	#TIM_TS_ETRF
 (0x0070U)

	)

727 
	#TIM_TS_NONE
 (0xFFFFU)

	)

735 
	#TIM_TRIGGERPOLARITY_INVERTED
 
TIM_ETRPOLARITY_INVERTED


	)

736 
	#TIM_TRIGGERPOLARITY_NONINVERTED
 
TIM_ETRPOLARITY_NONINVERTED


	)

737 
	#TIM_TRIGGERPOLARITY_RISING
 
TIM_INPUTCHANNELPOLARITY_RISING


	)

738 
	#TIM_TRIGGERPOLARITY_FALLING
 
TIM_INPUTCHANNELPOLARITY_FALLING


	)

739 
	#TIM_TRIGGERPOLARITY_BOTHEDGE
 
TIM_INPUTCHANNELPOLARITY_BOTHEDGE


	)

747 
	#TIM_TRIGGERPRESCALER_DIV1
 
TIM_ETRPRESCALER_DIV1


	)

748 
	#TIM_TRIGGERPRESCALER_DIV2
 
TIM_ETRPRESCALER_DIV2


	)

749 
	#TIM_TRIGGERPRESCALER_DIV4
 
TIM_ETRPRESCALER_DIV4


	)

750 
	#TIM_TRIGGERPRESCALER_DIV8
 
TIM_ETRPRESCALER_DIV8


	)

758 
	#TIM_TI1SELECTION_CH1
 (0x0000U)

	)

759 
	#TIM_TI1SELECTION_XORCOMBINATION
 (
TIM_CR2_TI1S
)

	)

767 
	#TIM_DMABASE_CR1
 (0x00000000)

	)

768 
	#TIM_DMABASE_CR2
 (0x00000001)

	)

769 
	#TIM_DMABASE_SMCR
 (0x00000002)

	)

770 
	#TIM_DMABASE_DIER
 (0x00000003)

	)

771 
	#TIM_DMABASE_SR
 (0x00000004)

	)

772 
	#TIM_DMABASE_EGR
 (0x00000005)

	)

773 
	#TIM_DMABASE_CCMR1
 (0x00000006)

	)

774 
	#TIM_DMABASE_CCMR2
 (0x00000007)

	)

775 
	#TIM_DMABASE_CCER
 (0x00000008)

	)

776 
	#TIM_DMABASE_CNT
 (0x00000009)

	)

777 
	#TIM_DMABASE_PSC
 (0x0000000A)

	)

778 
	#TIM_DMABASE_ARR
 (0x0000000B)

	)

779 
	#TIM_DMABASE_RCR
 (0x0000000C)

	)

780 
	#TIM_DMABASE_CCR1
 (0x0000000D)

	)

781 
	#TIM_DMABASE_CCR2
 (0x0000000E)

	)

782 
	#TIM_DMABASE_CCR3
 (0x0000000F)

	)

783 
	#TIM_DMABASE_CCR4
 (0x00000010)

	)

784 
	#TIM_DMABASE_BDTR
 (0x00000011)

	)

785 
	#TIM_DMABASE_DCR
 (0x00000012)

	)

786 
	#TIM_DMABASE_OR
 (0x00000013)

	)

794 
	#TIM_DMABURSTLENGTH_1TRANSFER
 (0x00000000)

	)

795 
	#TIM_DMABURSTLENGTH_2TRANSFERS
 (0x00000100)

	)

796 
	#TIM_DMABURSTLENGTH_3TRANSFERS
 (0x00000200)

	)

797 
	#TIM_DMABURSTLENGTH_4TRANSFERS
 (0x00000300)

	)

798 
	#TIM_DMABURSTLENGTH_5TRANSFERS
 (0x00000400)

	)

799 
	#TIM_DMABURSTLENGTH_6TRANSFERS
 (0x00000500)

	)

800 
	#TIM_DMABURSTLENGTH_7TRANSFERS
 (0x00000600)

	)

801 
	#TIM_DMABURSTLENGTH_8TRANSFERS
 (0x00000700)

	)

802 
	#TIM_DMABURSTLENGTH_9TRANSFERS
 (0x00000800)

	)

803 
	#TIM_DMABURSTLENGTH_10TRANSFERS
 (0x00000900)

	)

804 
	#TIM_DMABURSTLENGTH_11TRANSFERS
 (0x00000A00)

	)

805 
	#TIM_DMABURSTLENGTH_12TRANSFERS
 (0x00000B00)

	)

806 
	#TIM_DMABURSTLENGTH_13TRANSFERS
 (0x00000C00)

	)

807 
	#TIM_DMABURSTLENGTH_14TRANSFERS
 (0x00000D00)

	)

808 
	#TIM_DMABURSTLENGTH_15TRANSFERS
 (0x00000E00)

	)

809 
	#TIM_DMABURSTLENGTH_16TRANSFERS
 (0x00000F00)

	)

810 
	#TIM_DMABURSTLENGTH_17TRANSFERS
 (0x00001000)

	)

811 
	#TIM_DMABURSTLENGTH_18TRANSFERS
 (0x00001100)

	)

819 
	#TIM_DMA_ID_UPDATE
 ((
ušt16_t
è0x0Uè

	)

820 
	#TIM_DMA_ID_CC1
 ((
ušt16_t
è0x1Uè

	)

821 
	#TIM_DMA_ID_CC2
 ((
ušt16_t
è0x2Uè

	)

822 
	#TIM_DMA_ID_CC3
 ((
ušt16_t
è0x3Uè

	)

823 
	#TIM_DMA_ID_CC4
 ((
ušt16_t
è0x4Uè

	)

824 
	#TIM_DMA_ID_COMMUTATION
 ((
ušt16_t
è0x5Uè

	)

825 
	#TIM_DMA_ID_TRIGGER
 ((
ušt16_t
è0x6Uè

	)

833 
	#TIM_CCx_ENABLE
 (0x0001U)

	)

834 
	#TIM_CCx_DISABLE
 (0x0000U)

	)

835 
	#TIM_CCxN_ENABLE
 (0x0004U)

	)

836 
	#TIM_CCxN_DISABLE
 (0x0000U)

	)

852 
	#TIM_CCER_CCxE_MASK
 ((
ušt32_t
)(
TIM_CCER_CC1E
 | 
TIM_CCER_CC2E
 | 
TIM_CCER_CC3E
 | 
TIM_CCER_CC4E
))

	)

853 
	#TIM_CCER_CCxNE_MASK
 ((
ušt32_t
)(
TIM_CCER_CC1NE
 | 
TIM_CCER_CC2NE
 | 
TIM_CCER_CC3NE
))

	)

864 
	#IS_TIM_COUNTER_MODE
(
MODE
è(((MODEè=ð
TIM_COUNTERMODE_UP
è|| \

	)

865 ((
MODE
è=ð
TIM_COUNTERMODE_DOWN
) || \

866 ((
MODE
è=ð
TIM_COUNTERMODE_CENTERALIGNED1
) || \

867 ((
MODE
è=ð
TIM_COUNTERMODE_CENTERALIGNED2
) || \

868 ((
MODE
è=ð
TIM_COUNTERMODE_CENTERALIGNED3
))

870 
	#IS_TIM_CLOCKDIVISION_DIV
(
DIV
è(((DIVè=ð
TIM_CLOCKDIVISION_DIV1
è|| \

	)

871 ((
DIV
è=ð
TIM_CLOCKDIVISION_DIV2
) || \

872 ((
DIV
è=ð
TIM_CLOCKDIVISION_DIV4
))

874 
	#IS_TIM_AUTORELOAD_PRELOAD
(
PRELOAD
è(((PRELOADè=ð
TIM_AUTORELOAD_PRELOAD_DISABLE
è|| \

	)

875 ((
PRELOAD
è=ð
TIM_AUTORELOAD_PRELOAD_ENABLE
))

877 
	#IS_TIM_PWM_MODE
(
MODE
è(((MODEè=ð
TIM_OCMODE_PWM1
è|| \

	)

878 ((
MODE
è=ð
TIM_OCMODE_PWM2
))

880 
	#IS_TIM_OC_MODE
(
MODE
è(((MODEè=ð
TIM_OCMODE_TIMING
è|| \

	)

881 ((
MODE
è=ð
TIM_OCMODE_ACTIVE
) || \

882 ((
MODE
è=ð
TIM_OCMODE_INACTIVE
) || \

883 ((
MODE
è=ð
TIM_OCMODE_TOGGLE
) || \

884 ((
MODE
è=ð
TIM_OCMODE_FORCED_ACTIVE
) || \

885 ((
MODE
è=ð
TIM_OCMODE_FORCED_INACTIVE
))

887 
	#IS_TIM_FAST_STATE
(
STATE
è(((STATEè=ð
TIM_OCFAST_DISABLE
è|| \

	)

888 ((
STATE
è=ð
TIM_OCFAST_ENABLE
))

890 
	#IS_TIM_OC_POLARITY
(
POLARITY
è(((POLARITYè=ð
TIM_OCPOLARITY_HIGH
è|| \

	)

891 ((
POLARITY
è=ð
TIM_OCPOLARITY_LOW
))

893 
	#IS_TIM_OCN_POLARITY
(
POLARITY
è(((POLARITYè=ð
TIM_OCNPOLARITY_HIGH
è|| \

	)

894 ((
POLARITY
è=ð
TIM_OCNPOLARITY_LOW
))

896 
	#IS_TIM_OCIDLE_STATE
(
STATE
è(((STATEè=ð
TIM_OCIDLESTATE_SET
è|| \

	)

897 ((
STATE
è=ð
TIM_OCIDLESTATE_RESET
))

899 
	#IS_TIM_OCNIDLE_STATE
(
STATE
è(((STATEè=ð
TIM_OCNIDLESTATE_SET
è|| \

	)

900 ((
STATE
è=ð
TIM_OCNIDLESTATE_RESET
))

902 
	#IS_TIM_CHANNELS
(
CHANNEL
è(((CHANNELè=ð
TIM_CHANNEL_1
è|| \

	)

903 ((
CHANNEL
è=ð
TIM_CHANNEL_2
) || \

904 ((
CHANNEL
è=ð
TIM_CHANNEL_3
) || \

905 ((
CHANNEL
è=ð
TIM_CHANNEL_4
) || \

906 ((
CHANNEL
è=ð
TIM_CHANNEL_ALL
))

908 
	#IS_TIM_OPM_CHANNELS
(
CHANNEL
è(((CHANNELè=ð
TIM_CHANNEL_1
è|| \

	)

909 ((
CHANNEL
è=ð
TIM_CHANNEL_2
))

911 
	#IS_TIM_COMPLEMENTARY_CHANNELS
(
CHANNEL
è(((CHANNELè=ð
TIM_CHANNEL_1
è|| \

	)

912 ((
CHANNEL
è=ð
TIM_CHANNEL_2
) || \

913 ((
CHANNEL
è=ð
TIM_CHANNEL_3
))

915 
	#IS_TIM_IC_POLARITY
(
POLARITY
è(((POLARITYè=ð
TIM_ICPOLARITY_RISING
è|| \

	)

916 ((
POLARITY
è=ð
TIM_ICPOLARITY_FALLING
) || \

917 ((
POLARITY
è=ð
TIM_ICPOLARITY_BOTHEDGE
))

919 
	#IS_TIM_IC_SELECTION
(
SELECTION
è(((SELECTIONè=ð
TIM_ICSELECTION_DIRECTTI
è|| \

	)

920 ((
SELECTION
è=ð
TIM_ICSELECTION_INDIRECTTI
) || \

921 ((
SELECTION
è=ð
TIM_ICSELECTION_TRC
))

923 
	#IS_TIM_IC_PRESCALER
(
PRESCALER
è(((PRESCALERè=ð
TIM_ICPSC_DIV1
è|| \

	)

924 ((
PRESCALER
è=ð
TIM_ICPSC_DIV2
) || \

925 ((
PRESCALER
è=ð
TIM_ICPSC_DIV4
) || \

926 ((
PRESCALER
è=ð
TIM_ICPSC_DIV8
))

928 
	#IS_TIM_OPM_MODE
(
MODE
è(((MODEè=ð
TIM_OPMODE_SINGLE
è|| \

	)

929 ((
MODE
è=ð
TIM_OPMODE_REPETITIVE
))

931 
	#IS_TIM_ENCODER_MODE
(
MODE
è(((MODEè=ð
TIM_ENCODERMODE_TI1
è|| \

	)

932 ((
MODE
è=ð
TIM_ENCODERMODE_TI2
) || \

933 ((
MODE
è=ð
TIM_ENCODERMODE_TI12
))

935 
	#IS_TIM_DMA_SOURCE
(
SOURCE
è((((SOURCEè& 0xFFFF80FFUè=ð0x00000000Uè&& ((SOURCEè!ð0x00000000U))

	)

937 
	#IS_TIM_EVENT_SOURCE
(
SOURCE
è((((SOURCEè& 0xFFFFFF00Uè=ð0x00000000Uè&& ((SOURCEè!ð0x00000000U))

	)

939 
	#IS_TIM_FLAG
(
FLAG
è(((FLAGè=ð
TIM_FLAG_UPDATE
è|| \

	)

940 ((
FLAG
è=ð
TIM_FLAG_CC1
) || \

941 ((
FLAG
è=ð
TIM_FLAG_CC2
) || \

942 ((
FLAG
è=ð
TIM_FLAG_CC3
) || \

943 ((
FLAG
è=ð
TIM_FLAG_CC4
) || \

944 ((
FLAG
è=ð
TIM_FLAG_COM
) || \

945 ((
FLAG
è=ð
TIM_FLAG_TRIGGER
) || \

946 ((
FLAG
è=ð
TIM_FLAG_BREAK
) || \

947 ((
FLAG
è=ð
TIM_FLAG_CC1OF
) || \

948 ((
FLAG
è=ð
TIM_FLAG_CC2OF
) || \

949 ((
FLAG
è=ð
TIM_FLAG_CC3OF
) || \

950 ((
FLAG
è=ð
TIM_FLAG_CC4OF
))

952 
	#IS_TIM_CLOCKSOURCE
(
CLOCK
è(((CLOCKè=ð
TIM_CLOCKSOURCE_INTERNAL
è|| \

	)

953 ((
CLOCK
è=ð
TIM_CLOCKSOURCE_ETRMODE2
) || \

954 ((
CLOCK
è=ð
TIM_CLOCKSOURCE_ITR0
) || \

955 ((
CLOCK
è=ð
TIM_CLOCKSOURCE_ITR1
) || \

956 ((
CLOCK
è=ð
TIM_CLOCKSOURCE_ITR2
) || \

957 ((
CLOCK
è=ð
TIM_CLOCKSOURCE_ITR3
) || \

958 ((
CLOCK
è=ð
TIM_CLOCKSOURCE_TI1ED
) || \

959 ((
CLOCK
è=ð
TIM_CLOCKSOURCE_TI1
) || \

960 ((
CLOCK
è=ð
TIM_CLOCKSOURCE_TI2
) || \

961 ((
CLOCK
è=ð
TIM_CLOCKSOURCE_ETRMODE1
))

963 
	#IS_TIM_CLOCKPOLARITY
(
POLARITY
è(((POLARITYè=ð
TIM_CLOCKPOLARITY_INVERTED
è|| \

	)

964 ((
POLARITY
è=ð
TIM_CLOCKPOLARITY_NONINVERTED
) || \

965 ((
POLARITY
è=ð
TIM_CLOCKPOLARITY_RISING
) || \

966 ((
POLARITY
è=ð
TIM_CLOCKPOLARITY_FALLING
) || \

967 ((
POLARITY
è=ð
TIM_CLOCKPOLARITY_BOTHEDGE
))

969 
	#IS_TIM_CLOCKPRESCALER
(
PRESCALER
è(((PRESCALERè=ð
TIM_CLOCKPRESCALER_DIV1
è|| \

	)

970 ((
PRESCALER
è=ð
TIM_CLOCKPRESCALER_DIV2
) || \

971 ((
PRESCALER
è=ð
TIM_CLOCKPRESCALER_DIV4
) || \

972 ((
PRESCALER
è=ð
TIM_CLOCKPRESCALER_DIV8
))

974 
	#IS_TIM_CLOCKFILTER
(
ICFILTER
è((ICFILTERè<ð0xFU)

	)

976 
	#IS_TIM_CLEARINPUT_POLARITY
(
POLARITY
è(((POLARITYè=ð
TIM_CLEARINPUTPOLARITY_INVERTED
è|| \

	)

977 ((
POLARITY
è=ð
TIM_CLEARINPUTPOLARITY_NONINVERTED
))

979 
	#IS_TIM_CLEARINPUT_PRESCALER
(
PRESCALER
è(((PRESCALERè=ð
TIM_CLEARINPUTPRESCALER_DIV1
è|| \

	)

980 ((
PRESCALER
è=ð
TIM_CLEARINPUTPRESCALER_DIV2
) || \

981 ((
PRESCALER
è=ð
TIM_CLEARINPUTPRESCALER_DIV4
) || \

982 ((
PRESCALER
è=ð
TIM_CLEARINPUTPRESCALER_DIV8
))

984 
	#IS_TIM_CLEARINPUT_FILTER
(
ICFILTER
è((ICFILTERè<ð0xFU)

	)

986 
	#IS_TIM_OSSR_STATE
(
STATE
è(((STATEè=ð
TIM_OSSR_ENABLE
è|| \

	)

987 ((
STATE
è=ð
TIM_OSSR_DISABLE
))

989 
	#IS_TIM_OSSI_STATE
(
STATE
è(((STATEè=ð
TIM_OSSI_ENABLE
è|| \

	)

990 ((
STATE
è=ð
TIM_OSSI_DISABLE
))

992 
	#IS_TIM_LOCK_LEVEL
(
LEVEL
è(((LEVELè=ð
TIM_LOCKLEVEL_OFF
è|| \

	)

993 ((
LEVEL
è=ð
TIM_LOCKLEVEL_1
) || \

994 ((
LEVEL
è=ð
TIM_LOCKLEVEL_2
) || \

995 ((
LEVEL
è=ð
TIM_LOCKLEVEL_3
))

997 
	#IS_TIM_BREAK_STATE
(
STATE
è(((STATEè=ð
TIM_BREAK_ENABLE
è|| \

	)

998 ((
STATE
è=ð
TIM_BREAK_DISABLE
))

1000 
	#IS_TIM_BREAK_POLARITY
(
POLARITY
è(((POLARITYè=ð
TIM_BREAKPOLARITY_LOW
è|| \

	)

1001 ((
POLARITY
è=ð
TIM_BREAKPOLARITY_HIGH
))

1003 
	#IS_TIM_AUTOMATIC_OUTPUT_STATE
(
STATE
è(((STATEè=ð
TIM_AUTOMATICOUTPUT_ENABLE
è|| \

	)

1004 ((
STATE
è=ð
TIM_AUTOMATICOUTPUT_DISABLE
))

1006 
	#IS_TIM_TRGO_SOURCE
(
SOURCE
è(((SOURCEè=ð
TIM_TRGO_RESET
è|| \

	)

1007 ((
SOURCE
è=ð
TIM_TRGO_ENABLE
) || \

1008 ((
SOURCE
è=ð
TIM_TRGO_UPDATE
) || \

1009 ((
SOURCE
è=ð
TIM_TRGO_OC1
) || \

1010 ((
SOURCE
è=ð
TIM_TRGO_OC1REF
) || \

1011 ((
SOURCE
è=ð
TIM_TRGO_OC2REF
) || \

1012 ((
SOURCE
è=ð
TIM_TRGO_OC3REF
) || \

1013 ((
SOURCE
è=ð
TIM_TRGO_OC4REF
))

1015 
	#IS_TIM_SLAVE_MODE
(
MODE
è(((MODEè=ð
TIM_SLAVEMODE_DISABLE
è|| \

	)

1016 ((
MODE
è=ð
TIM_SLAVEMODE_GATED
) || \

1017 ((
MODE
è=ð
TIM_SLAVEMODE_RESET
) || \

1018 ((
MODE
è=ð
TIM_SLAVEMODE_TRIGGER
) || \

1019 ((
MODE
è=ð
TIM_SLAVEMODE_EXTERNAL1
))

1021 
	#IS_TIM_MSM_STATE
(
STATE
è(((STATEè=ð
TIM_MASTERSLAVEMODE_ENABLE
è|| \

	)

1022 ((
STATE
è=ð
TIM_MASTERSLAVEMODE_DISABLE
))

1024 
	#IS_TIM_TRIGGER_SELECTION
(
SELECTION
è(((SELECTIONè=ð
TIM_TS_ITR0
è|| \

	)

1025 ((
SELECTION
è=ð
TIM_TS_ITR1
) || \

1026 ((
SELECTION
è=ð
TIM_TS_ITR2
) || \

1027 ((
SELECTION
è=ð
TIM_TS_ITR3
) || \

1028 ((
SELECTION
è=ð
TIM_TS_TI1F_ED
) || \

1029 ((
SELECTION
è=ð
TIM_TS_TI1FP1
) || \

1030 ((
SELECTION
è=ð
TIM_TS_TI2FP2
) || \

1031 ((
SELECTION
è=ð
TIM_TS_ETRF
))

1033 
	#IS_TIM_INTERNAL_TRIGGEREVENT_SELECTION
(
SELECTION
è(((SELECTIONè=ð
TIM_TS_ITR0
è|| \

	)

1034 ((
SELECTION
è=ð
TIM_TS_ITR1
) || \

1035 ((
SELECTION
è=ð
TIM_TS_ITR2
) || \

1036 ((
SELECTION
è=ð
TIM_TS_ITR3
) || \

1037 ((
SELECTION
è=ð
TIM_TS_NONE
))

1039 
	#IS_TIM_TRIGGERPOLARITY
(
POLARITY
è(((POLARITYè=ð
TIM_TRIGGERPOLARITY_INVERTED
 ) || \

	)

1040 ((
POLARITY
è=ð
TIM_TRIGGERPOLARITY_NONINVERTED
) || \

1041 ((
POLARITY
è=ð
TIM_TRIGGERPOLARITY_RISING
 ) || \

1042 ((
POLARITY
è=ð
TIM_TRIGGERPOLARITY_FALLING
 ) || \

1043 ((
POLARITY
è=ð
TIM_TRIGGERPOLARITY_BOTHEDGE
 ))

1045 
	#IS_TIM_TRIGGERPRESCALER
(
PRESCALER
è(((PRESCALERè=ð
TIM_TRIGGERPRESCALER_DIV1
è|| \

	)

1046 ((
PRESCALER
è=ð
TIM_TRIGGERPRESCALER_DIV2
) || \

1047 ((
PRESCALER
è=ð
TIM_TRIGGERPRESCALER_DIV4
) || \

1048 ((
PRESCALER
è=ð
TIM_TRIGGERPRESCALER_DIV8
))

1050 
	#IS_TIM_TRIGGERFILTER
(
ICFILTER
è((ICFILTERè<ð0xFU)

	)

1052 
	#IS_TIM_TI1SELECTION
(
TI1SELECTION
è(((TI1SELECTIONè=ð
TIM_TI1SELECTION_CH1
è|| \

	)

1053 ((
TI1SELECTION
è=ð
TIM_TI1SELECTION_XORCOMBINATION
))

1055 
	#IS_TIM_DMA_BASE
(
BASE
è(((BASEè=ð
TIM_DMABASE_CR1
è|| \

	)

1056 ((
BASE
è=ð
TIM_DMABASE_CR2
) || \

1057 ((
BASE
è=ð
TIM_DMABASE_SMCR
) || \

1058 ((
BASE
è=ð
TIM_DMABASE_DIER
) || \

1059 ((
BASE
è=ð
TIM_DMABASE_SR
) || \

1060 ((
BASE
è=ð
TIM_DMABASE_EGR
) || \

1061 ((
BASE
è=ð
TIM_DMABASE_CCMR1
) || \

1062 ((
BASE
è=ð
TIM_DMABASE_CCMR2
) || \

1063 ((
BASE
è=ð
TIM_DMABASE_CCER
) || \

1064 ((
BASE
è=ð
TIM_DMABASE_CNT
) || \

1065 ((
BASE
è=ð
TIM_DMABASE_PSC
) || \

1066 ((
BASE
è=ð
TIM_DMABASE_ARR
) || \

1067 ((
BASE
è=ð
TIM_DMABASE_RCR
) || \

1068 ((
BASE
è=ð
TIM_DMABASE_CCR1
) || \

1069 ((
BASE
è=ð
TIM_DMABASE_CCR2
) || \

1070 ((
BASE
è=ð
TIM_DMABASE_CCR3
) || \

1071 ((
BASE
è=ð
TIM_DMABASE_CCR4
) || \

1072 ((
BASE
è=ð
TIM_DMABASE_BDTR
) || \

1073 ((
BASE
è=ð
TIM_DMABASE_DCR
) || \

1074 ((
BASE
è=ð
TIM_DMABASE_OR
))

1076 
	#IS_TIM_DMA_LENGTH
(
LENGTH
è(((LENGTHè=ð
TIM_DMABURSTLENGTH_1TRANSFER
è|| \

	)

1077 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_2TRANSFERS
) || \

1078 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_3TRANSFERS
) || \

1079 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_4TRANSFERS
) || \

1080 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_5TRANSFERS
) || \

1081 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_6TRANSFERS
) || \

1082 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_7TRANSFERS
) || \

1083 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_8TRANSFERS
) || \

1084 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_9TRANSFERS
) || \

1085 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_10TRANSFERS
) || \

1086 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_11TRANSFERS
) || \

1087 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_12TRANSFERS
) || \

1088 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_13TRANSFERS
) || \

1089 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_14TRANSFERS
) || \

1090 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_15TRANSFERS
) || \

1091 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_16TRANSFERS
) || \

1092 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_17TRANSFERS
) || \

1093 ((
LENGTH
è=ð
TIM_DMABURSTLENGTH_18TRANSFERS
))

1095 
	#IS_TIM_DMA_DATA_LENGTH
(
LENGTH
è(((LENGTHè>ð0x1Uè&& ((LENGTHè< 0x10000U))

	)

1097 
	#IS_TIM_IC_FILTER
(
ICFILTER
è((ICFILTERè<ð0xFU)

	)

1105 
	#TIM_SET_ICPRESCALERVALUE
(
__HANDLE__
, 
__CHANNEL__
, 
__ICPSC__
è\

	)

1106 (((
__CHANNEL__
è=ð
TIM_CHANNEL_1
è? ((
__HANDLE__
)->
In¡ªû
->
CCMR1
 |ð(
__ICPSC__
)) :\

1107 ((
__CHANNEL__
è=ð
TIM_CHANNEL_2
è? ((
__HANDLE__
)->
In¡ªû
->
CCMR1
 |ð((
__ICPSC__
) << 8U)) :\

1108 ((
__CHANNEL__
è=ð
TIM_CHANNEL_3
è? ((
__HANDLE__
)->
In¡ªû
->
CCMR2
 |ð(
__ICPSC__
)) :\

1109 ((
__HANDLE__
)->
In¡ªû
->
CCMR2
 |ð((
__ICPSC__
) << 8U)))

1116 
	#TIM_RESET_ICPRESCALERVALUE
(
__HANDLE__
, 
__CHANNEL__
è\

	)

1117 (((
__CHANNEL__
è=ð
TIM_CHANNEL_1
è? ((
__HANDLE__
)->
In¡ªû
->
CCMR1
 &ð~
TIM_CCMR1_IC1PSC
) :\

1118 ((
__CHANNEL__
è=ð
TIM_CHANNEL_2
è? ((
__HANDLE__
)->
In¡ªû
->
CCMR1
 &ð~
TIM_CCMR1_IC2PSC
) :\

1119 ((
__CHANNEL__
è=ð
TIM_CHANNEL_3
è? ((
__HANDLE__
)->
In¡ªû
->
CCMR2
 &ð~
TIM_CCMR2_IC3PSC
) :\

1120 ((
__HANDLE__
)->
In¡ªû
->
CCMR2
 &ð~
TIM_CCMR2_IC4PSC
))

1129 
	#TIM_SET_CAPTUREPOLARITY
(
__HANDLE__
, 
__CHANNEL__
, 
__POLARITY__
è\

	)

1130 (((
__CHANNEL__
è=ð
TIM_CHANNEL_1
è? ((
__HANDLE__
)->
In¡ªû
->
CCER
 |ð(
__POLARITY__
)) :\

1131 ((
__CHANNEL__
è=ð
TIM_CHANNEL_2
è? ((
__HANDLE__
)->
In¡ªû
->
CCER
 |ð((
__POLARITY__
) << 4U)) :\

1132 ((
__CHANNEL__
è=ð
TIM_CHANNEL_3
è? ((
__HANDLE__
)->
In¡ªû
->
CCER
 |ð((
__POLARITY__
) << 8U)) :\

1133 ((
__HANDLE__
)->
In¡ªû
->
CCER
 |ð((
__POLARITY__
) << 12U)))

1140 
	#TIM_RESET_CAPTUREPOLARITY
(
__HANDLE__
, 
__CHANNEL__
è\

	)

1141 (((
__CHANNEL__
è=ð
TIM_CHANNEL_1
è? ((
__HANDLE__
)->
In¡ªû
->
CCER
 &ð(
ušt16_t
)~(
TIM_CCER_CC1P
 | 
TIM_CCER_CC1NP
)) :\

1142 ((
__CHANNEL__
è=ð
TIM_CHANNEL_2
è? ((
__HANDLE__
)->
In¡ªû
->
CCER
 &ð(
ušt16_t
)~(
TIM_CCER_CC2P
 | 
TIM_CCER_CC2NP
)) :\

1143 ((
__CHANNEL__
è=ð
TIM_CHANNEL_3
è? ((
__HANDLE__
)->
In¡ªû
->
CCER
 &ð(
ušt16_t
)~(
TIM_CCER_CC3P
 | 
TIM_CCER_CC3NP
)) :\

1144 ((
__HANDLE__
)->
In¡ªû
->
CCER
 &ð(
ušt16_t
)~(
TIM_CCER_CC4P
 | 
TIM_CCER_CC4NP
)))

1154 
TIM_Ba£_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
TIM_Ba£_In™Ty³Def
 *
SŒuùu»
);

1155 
TIM_TI1_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICS–eùiÚ
, ušt32_ˆ
TIM_ICFž‹r
);

1156 
TIM_OC2_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
TIM_OC_In™Ty³Def
 *
OC_CÚfig
);

1157 
TIM_DMAD–ayPul£C¶t
(
DMA_HªdËTy³Def
 *
hdma
);

1158 
TIM_DMAE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
);

1159 
TIM_DMAC­tu»C¶t
(
DMA_HªdËTy³Def
 *
hdma
);

1160 
TIM_CCxChªÃlCmd
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ
ChªÃlS‹
);

1174 
	#__HAL_TIM_RESET_HANDLE_STATE
(
__HANDLE__
è((__HANDLE__)->
S‹
 = 
HAL_TIM_STATE_RESET
)

	)

1181 
	#__HAL_TIM_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
CR1
|=(
TIM_CR1_CEN
))

	)

1188 
	#__HAL_TIM_MOE_ENABLE
(
__HANDLE__
è((__HANDLE__)->
In¡ªû
->
BDTR
|=(
TIM_BDTR_MOE
))

	)

1195 
	#__HAL_TIM_DISABLE
(
__HANDLE__
è\

	)

1197 ià(((
__HANDLE__
)->
In¡ªû
->
CCER
 & 
TIM_CCER_CCxE_MASK
) == 0) \

1199 if(((
__HANDLE__
)->
In¡ªû
->
CCER
 & 
TIM_CCER_CCxNE_MASK
) == 0) \

1201 (
__HANDLE__
)->
In¡ªû
->
CR1
 &ð~(
TIM_CR1_CEN
); \

1213 
	#__HAL_TIM_MOE_DISABLE
(
__HANDLE__
è\

	)

1215 ià(((
__HANDLE__
)->
In¡ªû
->
CCER
 & 
TIM_CCER_CCxE_MASK
) == 0) \

1217 if(((
__HANDLE__
)->
In¡ªû
->
CCER
 & 
TIM_CCER_CCxNE_MASK
) == 0) \

1219 (
__HANDLE__
)->
In¡ªû
->
BDTR
 &ð~(
TIM_BDTR_MOE
); \

1231 
	#__HAL_TIM_MOE_DISABLE_UNCONDITIONALLY
(
__HANDLE__
è(__HANDLE__)->
In¡ªû
->
BDTR
 &ð~(
TIM_BDTR_MOE
)

	)

1248 
	#__HAL_TIM_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
DIER
 |ð(__INTERRUPT__))

	)

1265 
	#__HAL_TIM_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
DIER
 &ð~(__INTERRUPT__))

	)

1281 
	#__HAL_TIM_ENABLE_DMA
(
__HANDLE__
, 
__DMA__
è((__HANDLE__)->
In¡ªû
->
DIER
 |ð(__DMA__))

	)

1297 
	#__HAL_TIM_DISABLE_DMA
(
__HANDLE__
, 
__DMA__
è((__HANDLE__)->
In¡ªû
->
DIER
 &ð~(__DMA__))

	)

1318 
	#__HAL_TIM_GET_FLAG
(
__HANDLE__
, 
__FLAG__
è(((__HANDLE__)->
In¡ªû
->
SR
 &(__FLAG__)è=ð(__FLAG__))

	)

1339 
	#__HAL_TIM_CLEAR_FLAG
(
__HANDLE__
, 
__FLAG__
è((__HANDLE__)->
In¡ªû
->
SR
 = ~(__FLAG__))

	)

1347 
	#__HAL_TIM_GET_IT_SOURCE
(
__HANDLE__
, 
__INTERRUPT__
è((((__HANDLE__)->
In¡ªû
->
DIER
 & (__INTERRUPT__)è=ð(__INTERRUPT__)è? 
SET
 : 
RESET
)

	)

1355 
	#__HAL_TIM_CLEAR_IT
(
__HANDLE__
, 
__INTERRUPT__
è((__HANDLE__)->
In¡ªû
->
SR
 = ~(__INTERRUPT__))

	)

1364 
	#__HAL_TIM_IS_TIM_COUNTING_DOWN
(
__HANDLE__
è(((__HANDLE__)->
In¡ªû
->
CR1
 & (
TIM_CR1_DIR
)è=ð(TIM_CR1_DIR))

	)

1372 
	#__HAL_TIM_SET_PRESCALER
(
__HANDLE__
, 
__PRESC__
è((__HANDLE__)->
In¡ªû
->
PSC
 = (__PRESC__))

	)

1387 
	#__HAL_TIM_SET_COMPARE
(
__HANDLE__
, 
__CHANNEL__
, 
__COMPARE__
è\

	)

1388 (*(
__IO
 
ušt32_t
 *)(&((
__HANDLE__
)->
In¡ªû
->
CCR1
è+ ((
__CHANNEL__
è>> 2U)èð(
__COMPARE__
))

1401 
	#__HAL_TIM_GET_COMPARE
(
__HANDLE__
, 
__CHANNEL__
è\

	)

1402 (*(
__IO
 
ušt32_t
 *)(&((
__HANDLE__
)->
In¡ªû
->
CCR1
è+ ((
__CHANNEL__
) >> 2U)))

1410 
	#__HAL_TIM_SET_COUNTER
(
__HANDLE__
, 
__COUNTER__
è((__HANDLE__)->
In¡ªû
->
CNT
 = (__COUNTER__))

	)

1417 
	#__HAL_TIM_GET_COUNTER
(
__HANDLE__
è\

	)

1418 ((
__HANDLE__
)->
In¡ªû
->
CNT
)

1427 
	#__HAL_TIM_SET_AUTORELOAD
(
__HANDLE__
, 
__AUTORELOAD__
è\

	)

1429 (
__HANDLE__
)->
In¡ªû
->
ARR
 = (
__AUTORELOAD__
); \

1430 (
__HANDLE__
)->
In™
.
P”iod
 = (
__AUTORELOAD__
); \

1438 
	#__HAL_TIM_GET_AUTORELOAD
(
__HANDLE__
è\

	)

1439 ((
__HANDLE__
)->
In¡ªû
->
ARR
)

1452 
	#__HAL_TIM_SET_CLOCKDIVISION
(
__HANDLE__
, 
__CKD__
è\

	)

1454 (
__HANDLE__
)->
In¡ªû
->
CR1
 &ð~
TIM_CR1_CKD
; \

1455 (
__HANDLE__
)->
In¡ªû
->
CR1
 |ð(
__CKD__
); \

1456 (
__HANDLE__
)->
In™
.
ClockDivisiÚ
 = (
__CKD__
); \

1467 
	#__HAL_TIM_GET_CLOCKDIVISION
(
__HANDLE__
è\

	)

1468 ((
__HANDLE__
)->
In¡ªû
->
CR1
 & 
TIM_CR1_CKD
)

1481 
	#__HAL_TIM_ENABLE_OCxPRELOAD
(
__HANDLE__
, 
__CHANNEL__
è\

	)

1482 (((
__CHANNEL__
è=ð
TIM_CHANNEL_1
è? ((
__HANDLE__
)->
In¡ªû
->
CCMR1
 |ð
TIM_CCMR1_OC1PE
) :\

1483 ((
__CHANNEL__
è=ð
TIM_CHANNEL_2
è? ((
__HANDLE__
)->
In¡ªû
->
CCMR1
 |ð
TIM_CCMR1_OC2PE
) :\

1484 ((
__CHANNEL__
è=ð
TIM_CHANNEL_3
è? ((
__HANDLE__
)->
In¡ªû
->
CCMR2
 |ð
TIM_CCMR2_OC3PE
) :\

1485 ((
__HANDLE__
)->
In¡ªû
->
CCMR2
 |ð
TIM_CCMR2_OC4PE
))

1498 
	#__HAL_TIM_DISABLE_OCxPRELOAD
(
__HANDLE__
, 
__CHANNEL__
è\

	)

1499 (((
__CHANNEL__
è=ð
TIM_CHANNEL_1
è? ((
__HANDLE__
)->
In¡ªû
->
CCMR1
 &ð(
ušt16_t
)~
TIM_CCMR1_OC1PE
) :\

1500 ((
__CHANNEL__
è=ð
TIM_CHANNEL_2
è? ((
__HANDLE__
)->
In¡ªû
->
CCMR1
 &ð(
ušt16_t
)~
TIM_CCMR1_OC2PE
) :\

1501 ((
__CHANNEL__
è=ð
TIM_CHANNEL_3
è? ((
__HANDLE__
)->
In¡ªû
->
CCMR2
 &ð(
ušt16_t
)~
TIM_CCMR2_OC3PE
) :\

1502 ((
__HANDLE__
)->
In¡ªû
->
CCMR2
 &ð(
ušt16_t
)~
TIM_CCMR2_OC4PE
))

1523 
	#__HAL_TIM_SET_ICPRESCALER
(
__HANDLE__
, 
__CHANNEL__
, 
__ICPSC__
è\

	)

1525 
TIM_RESET_ICPRESCALERVALUE
((
__HANDLE__
), (
__CHANNEL__
)); \

1526 
TIM_SET_ICPRESCALERVALUE
((
__HANDLE__
), (
__CHANNEL__
), (
__ICPSC__
)); \

1544 
	#__HAL_TIM_GET_ICPRESCALER
(
__HANDLE__
, 
__CHANNEL__
è\

	)

1545 (((
__CHANNEL__
è=ð
TIM_CHANNEL_1
è? ((
__HANDLE__
)->
In¡ªû
->
CCMR1
 & 
TIM_CCMR1_IC1PSC
) :\

1546 ((
__CHANNEL__
è=ð
TIM_CHANNEL_2
è? (((
__HANDLE__
)->
In¡ªû
->
CCMR1
 & 
TIM_CCMR1_IC2PSC
) >> 8U) :\

1547 ((
__CHANNEL__
è=ð
TIM_CHANNEL_3
è? ((
__HANDLE__
)->
In¡ªû
->
CCMR2
 & 
TIM_CCMR2_IC3PSC
) :\

1548 (((
__HANDLE__
)->
In¡ªû
->
CCMR2
 & 
TIM_CCMR2_IC4PSC
)) >> 8U)

1558 
	#__HAL_TIM_URS_ENABLE
(
__HANDLE__
è\

	)

1559 ((
__HANDLE__
)->
In¡ªû
->
CR1
|ð(
TIM_CR1_URS
))

1572 
	#__HAL_TIM_URS_DISABLE
(
__HANDLE__
è\

	)

1573 ((
__HANDLE__
)->
In¡ªû
->
CR1
&=~(
TIM_CR1_URS
))

1591 
	#__HAL_TIM_SET_CAPTUREPOLARITY
(
__HANDLE__
, 
__CHANNEL__
, 
__POLARITY__
è\

	)

1593 
TIM_RESET_CAPTUREPOLARITY
((
__HANDLE__
), (
__CHANNEL__
)); \

1594 
TIM_SET_CAPTUREPOLARITY
((
__HANDLE__
), (
__CHANNEL__
), (
__POLARITY__
)); \

1602 
	~"¡m32f0xx_h®_tim_ex.h
"

1613 
HAL_StusTy³Def
 
HAL_TIM_Ba£_In™
(
TIM_HªdËTy³Def
 *
htim
);

1614 
HAL_StusTy³Def
 
HAL_TIM_Ba£_DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1615 
HAL_TIM_Ba£_M¥In™
(
TIM_HªdËTy³Def
 *
htim
);

1616 
HAL_TIM_Ba£_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1618 
HAL_StusTy³Def
 
HAL_TIM_Ba£_S¹
(
TIM_HªdËTy³Def
 *
htim
);

1619 
HAL_StusTy³Def
 
HAL_TIM_Ba£_StÝ
(
TIM_HªdËTy³Def
 *
htim
);

1621 
HAL_StusTy³Def
 
HAL_TIM_Ba£_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
);

1622 
HAL_StusTy³Def
 
HAL_TIM_Ba£_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
);

1624 
HAL_StusTy³Def
 
HAL_TIM_Ba£_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 *
pD©a
, 
ušt16_t
 
L’gth
);

1625 
HAL_StusTy³Def
 
HAL_TIM_Ba£_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
);

1634 
HAL_StusTy³Def
 
HAL_TIM_OC_In™
(
TIM_HªdËTy³Def
 *
htim
);

1635 
HAL_StusTy³Def
 
HAL_TIM_OC_DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1636 
HAL_TIM_OC_M¥In™
(
TIM_HªdËTy³Def
 *
htim
);

1637 
HAL_TIM_OC_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1639 
HAL_StusTy³Def
 
HAL_TIM_OC_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1640 
HAL_StusTy³Def
 
HAL_TIM_OC_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1642 
HAL_StusTy³Def
 
HAL_TIM_OC_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1643 
HAL_StusTy³Def
 
HAL_TIM_OC_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1645 
HAL_StusTy³Def
 
HAL_TIM_OC_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ*
pD©a
, 
ušt16_t
 
L’gth
);

1646 
HAL_StusTy³Def
 
HAL_TIM_OC_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1656 
HAL_StusTy³Def
 
HAL_TIM_PWM_In™
(
TIM_HªdËTy³Def
 *
htim
);

1657 
HAL_StusTy³Def
 
HAL_TIM_PWM_DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1658 
HAL_TIM_PWM_M¥In™
(
TIM_HªdËTy³Def
 *
htim
);

1659 
HAL_TIM_PWM_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1661 
HAL_StusTy³Def
 
HAL_TIM_PWM_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1662 
HAL_StusTy³Def
 
HAL_TIM_PWM_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1664 
HAL_StusTy³Def
 
HAL_TIM_PWM_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1665 
HAL_StusTy³Def
 
HAL_TIM_PWM_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1667 
HAL_StusTy³Def
 
HAL_TIM_PWM_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ*
pD©a
, 
ušt16_t
 
L’gth
);

1668 
HAL_StusTy³Def
 
HAL_TIM_PWM_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1677 
HAL_StusTy³Def
 
HAL_TIM_IC_In™
(
TIM_HªdËTy³Def
 *
htim
);

1678 
HAL_StusTy³Def
 
HAL_TIM_IC_DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1679 
HAL_TIM_IC_M¥In™
(
TIM_HªdËTy³Def
 *
htim
);

1680 
HAL_TIM_IC_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1682 
HAL_StusTy³Def
 
HAL_TIM_IC_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1683 
HAL_StusTy³Def
 
HAL_TIM_IC_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1685 
HAL_StusTy³Def
 
HAL_TIM_IC_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1686 
HAL_StusTy³Def
 
HAL_TIM_IC_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1688 
HAL_StusTy³Def
 
HAL_TIM_IC_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ*
pD©a
, 
ušt16_t
 
L’gth
);

1689 
HAL_StusTy³Def
 
HAL_TIM_IC_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1698 
HAL_StusTy³Def
 
HAL_TIM_OÃPul£_In™
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OÃPul£Mode
);

1699 
HAL_StusTy³Def
 
HAL_TIM_OÃPul£_DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1700 
HAL_TIM_OÃPul£_M¥In™
(
TIM_HªdËTy³Def
 *
htim
);

1701 
HAL_TIM_OÃPul£_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1703 
HAL_StusTy³Def
 
HAL_TIM_OÃPul£_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
);

1704 
HAL_StusTy³Def
 
HAL_TIM_OÃPul£_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
);

1706 
HAL_StusTy³Def
 
HAL_TIM_OÃPul£_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
);

1707 
HAL_StusTy³Def
 
HAL_TIM_OÃPul£_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
);

1716 
HAL_StusTy³Def
 
HAL_TIM_Encod”_In™
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_Encod”_In™Ty³Def
* 
sCÚfig
);

1717 
HAL_StusTy³Def
 
HAL_TIM_Encod”_DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1718 
HAL_TIM_Encod”_M¥In™
(
TIM_HªdËTy³Def
 *
htim
);

1719 
HAL_TIM_Encod”_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

1721 
HAL_StusTy³Def
 
HAL_TIM_Encod”_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1722 
HAL_StusTy³Def
 
HAL_TIM_Encod”_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1724 
HAL_StusTy³Def
 
HAL_TIM_Encod”_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1725 
HAL_StusTy³Def
 
HAL_TIM_Encod”_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1727 
HAL_StusTy³Def
 
HAL_TIM_Encod”_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ*
pD©a1
, ušt32_ˆ*
pD©a2
, 
ušt16_t
 
L’gth
);

1728 
HAL_StusTy³Def
 
HAL_TIM_Encod”_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

1738 
HAL_TIM_IRQHªdËr
(
TIM_HªdËTy³Def
 *
htim
);

1747 
HAL_StusTy³Def
 
HAL_TIM_OC_CÚfigChªÃl
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_OC_In™Ty³Def
* 
sCÚfig
, 
ušt32_t
 
ChªÃl
);

1748 
HAL_StusTy³Def
 
HAL_TIM_PWM_CÚfigChªÃl
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_OC_In™Ty³Def
* 
sCÚfig
, 
ušt32_t
 
ChªÃl
);

1749 
HAL_StusTy³Def
 
HAL_TIM_IC_CÚfigChªÃl
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_IC_In™Ty³Def
* 
sCÚfig
, 
ušt32_t
 
ChªÃl
);

1750 
HAL_StusTy³Def
 
HAL_TIM_OÃPul£_CÚfigChªÃl
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_OÃPul£_In™Ty³Def
* 
sCÚfig
, 
ušt32_t
 
OuutChªÃl
, ušt32_ˆ
IÅutChªÃl
);

1751 
HAL_StusTy³Def
 
HAL_TIM_CÚfigOC»fCË¬
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_CË¬IÅutCÚfigTy³Def
 * 
sCË¬IÅutCÚfig
, 
ušt32_t
 
ChªÃl
);

1752 
HAL_StusTy³Def
 
HAL_TIM_CÚfigClockSourû
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_ClockCÚfigTy³Def
 * 
sClockSourûCÚfig
);

1753 
HAL_StusTy³Def
 
HAL_TIM_CÚfigTI1IÅut
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
TI1_S–eùiÚ
);

1754 
HAL_StusTy³Def
 
HAL_TIM_SÏveCÚfigSynchrÚiz©iÚ
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_SÏveCÚfigTy³Def
 * 
sSÏveCÚfig
);

1755 
HAL_StusTy³Def
 
HAL_TIM_SÏveCÚfigSynchrÚiz©iÚ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_SÏveCÚfigTy³Def
 * 
sSÏveCÚfig
);

1756 
HAL_StusTy³Def
 
HAL_TIM_DMABur¡_Wr™eS¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Bur¡Ba£Add»ss
, ušt32_ˆ
Bur¡Reque¡Src
, \

1757 
ušt32_t
 *
Bur¡Bufãr
, ušt32_ˆ
Bur¡L’gth
);

1758 
HAL_StusTy³Def
 
HAL_TIM_DMABur¡_MuÉiWr™eS¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Bur¡Ba£Add»ss
, ušt32_ˆ
Bur¡Reque¡Src
, \

1759 
ušt32_t
 *
Bur¡Bufãr
, ušt32_ˆ
Bur¡L’gth
, ušt32_ˆ
D©aL’gth
);

1760 
HAL_StusTy³Def
 
HAL_TIM_DMABur¡_Wr™eStÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Bur¡Reque¡Src
);

1761 
HAL_StusTy³Def
 
HAL_TIM_DMABur¡_R—dS¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Bur¡Ba£Add»ss
, ušt32_ˆ
Bur¡Reque¡Src
, \

1762 
ušt32_t
 *
Bur¡Bufãr
, ušt32_ˆ
Bur¡L’gth
);

1763 
HAL_StusTy³Def
 
HAL_TIM_DMABur¡_MuÉiR—dS¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Bur¡Ba£Add»ss
, ušt32_ˆ
Bur¡Reque¡Src
, \

1764 
ušt32_t
 *
Bur¡Bufãr
, ušt32_ˆ
Bur¡L’gth
, ušt32_ˆ
D©aL’gth
);

1765 
HAL_StusTy³Def
 
HAL_TIM_DMABur¡_R—dStÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Bur¡Reque¡Src
);

1766 
HAL_StusTy³Def
 
HAL_TIM_G’”©eEv’t
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Ev’tSourû
);

1767 
ušt32_t
 
HAL_TIM_R—dC­tu»dV®ue
(
TIM_HªdËTy³Def
 *
htim
, ušt32_ˆ
ChªÃl
);

1777 
HAL_TIM_P”iodEÏp£dC®lback
(
TIM_HªdËTy³Def
 *
htim
);

1778 
HAL_TIM_OC_D–ayEÏp£dC®lback
(
TIM_HªdËTy³Def
 *
htim
);

1779 
HAL_TIM_IC_C­tu»C®lback
(
TIM_HªdËTy³Def
 *
htim
);

1780 
HAL_TIM_PWM_Pul£FšishedC®lback
(
TIM_HªdËTy³Def
 *
htim
);

1781 
HAL_TIM_Trigg”C®lback
(
TIM_HªdËTy³Def
 *
htim
);

1782 
HAL_TIM_E¼ÜC®lback
(
TIM_HªdËTy³Def
 *
htim
);

1791 
HAL_TIM_S‹Ty³Def
 
HAL_TIM_Ba£_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
);

1792 
HAL_TIM_S‹Ty³Def
 
HAL_TIM_OC_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
);

1793 
HAL_TIM_S‹Ty³Def
 
HAL_TIM_PWM_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
);

1794 
HAL_TIM_S‹Ty³Def
 
HAL_TIM_IC_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
);

1795 
HAL_TIM_S‹Ty³Def
 
HAL_TIM_OÃPul£_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
);

1796 
HAL_TIM_S‹Ty³Def
 
HAL_TIM_Encod”_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
);

1810 
TIM_ETR_S‘CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
TIM_ExtTRGP»sÿËr
,

1811 
ušt32_t
 
TIM_ExtTRGPÞ¬™y
, ušt32_ˆ
ExtTRGFž‹r
);

1824 #ifdeà
__ýlu¥lus


	@i2c_oled/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_tim_ex.h

37 #iâdeà
__STM32F0xx_HAL_TIM_EX_H


38 
	#__STM32F0xx_HAL_TIM_EX_H


	)

40 #ifdeà
__ýlu¥lus


45 
	~"¡m32f0xx_h®_def.h
"

68 
ušt32_t
 
IC1PÞ¬™y
;

71 
ušt32_t
 
IC1P»sÿËr
;

74 
ušt32_t
 
IC1Fž‹r
;

76 
ušt32_t
 
CommutiÚ_D–ay
;

78 } 
	tTIM_H®lS’sÜ_In™Ty³Def
;

84 
ušt32_t
 
Ma¡”OuutTrigg”
;

86 
ušt32_t
 
Ma¡”SÏveMode
;

88 }
	tTIM_Ma¡”CÚfigTy³Def
;

95 
ušt32_t
 
OffS‹RunMode
;

97 
ušt32_t
 
OffS‹IDLEMode
;

99 
ušt32_t
 
LockLev–
;

101 
ušt32_t
 
D—dTime
;

103 
ušt32_t
 
B»akS‹
;

105 
ušt32_t
 
B»akPÞ¬™y
;

107 
ušt32_t
 
Autom©icOuut
;

109 } 
	tTIM_B»akD—dTimeCÚfigTy³Def
;

124 
	#TIM_TIM14_GPIO
 (0x00000000è

	)

125 
	#TIM_TIM14_RTC
 (0x00000001è

	)

126 
	#TIM_TIM14_HSE
 (0x00000002è

	)

127 
	#TIM_TIM14_MCO
 (0x00000003è

	)

135 
	#TIM_CLEARINPUTSOURCE_NONE
 (0x00000000U)

	)

136 
	#TIM_CLEARINPUTSOURCE_ETR
 (0x00000001U)

	)

137 #ià
defšed
(
STM32F051x8
è|| defšed(
STM32F058xx
) || \

138 
defšed
(
STM32F071xB
è|| defšed(
STM32F072xB
è|| defšed(
STM32F078xx
) || \

139 
defšed
(
STM32F091xC
è|| defšed (
STM32F098xx
)

140 
	#TIM_CLEARINPUTSOURCE_OCREFCLR
 (0x00000002U)

	)

157 
	#IS_TIM_REMAP
(
TIM_REMAP
è(((TIM_REMAPè=ð
TIM_TIM14_GPIO
è||\

	)

158 ((
TIM_REMAP
è=ð
TIM_TIM14_RTC
) ||\

159 ((
TIM_REMAP
è=ð
TIM_TIM14_HSE
) ||\

160 ((
TIM_REMAP
è=ð
TIM_TIM14_MCO
))

162 
	#IS_TIM_DEADTIME
(
DEADTIME
è((DEADTIMEè<ð0xFFUè

	)

164 #ià
defšed
(
STM32F051x8
è|| defšed(
STM32F058xx
) || \

165 
defšed
(
STM32F071xB
è|| defšed(
STM32F072xB
è|| defšed(
STM32F078xx
) || \

166 
defšed
(
STM32F091xC
è|| defšed (
STM32F098xx
)

167 
	#IS_TIM_CLEARINPUT_SOURCE
(
SOURCE
è(((SOURCEè=ð
TIM_CLEARINPUTSOURCE_NONE
è|| \

	)

168 ((
SOURCE
è=ð
TIM_CLEARINPUTSOURCE_ETR
) || \

169 ((
SOURCE
è=ð
TIM_CLEARINPUTSOURCE_OCREFCLR
))

171 
	#IS_TIM_CLEARINPUT_SOURCE
(
SOURCE
è(((SOURCEè=ð
TIM_CLEARINPUTSOURCE_NONE
è|| \

	)

172 ((
SOURCE
è=ð
TIM_CLEARINPUTSOURCE_ETR
))

191 
HAL_StusTy³Def
 
HAL_TIMEx_H®lS’sÜ_In™
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_H®lS’sÜ_In™Ty³Def
* 
sCÚfig
);

192 
HAL_StusTy³Def
 
HAL_TIMEx_H®lS’sÜ_DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

194 
HAL_TIMEx_H®lS’sÜ_M¥In™
(
TIM_HªdËTy³Def
 *
htim
);

195 
HAL_TIMEx_H®lS’sÜ_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
);

198 
HAL_StusTy³Def
 
HAL_TIMEx_H®lS’sÜ_S¹
(
TIM_HªdËTy³Def
 *
htim
);

199 
HAL_StusTy³Def
 
HAL_TIMEx_H®lS’sÜ_StÝ
(
TIM_HªdËTy³Def
 *
htim
);

201 
HAL_StusTy³Def
 
HAL_TIMEx_H®lS’sÜ_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
);

202 
HAL_StusTy³Def
 
HAL_TIMEx_H®lS’sÜ_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
);

204 
HAL_StusTy³Def
 
HAL_TIMEx_H®lS’sÜ_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 *
pD©a
, 
ušt16_t
 
L’gth
);

205 
HAL_StusTy³Def
 
HAL_TIMEx_H®lS’sÜ_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
);

215 
HAL_StusTy³Def
 
HAL_TIMEx_OCN_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

216 
HAL_StusTy³Def
 
HAL_TIMEx_OCN_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

219 
HAL_StusTy³Def
 
HAL_TIMEx_OCN_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

220 
HAL_StusTy³Def
 
HAL_TIMEx_OCN_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

223 
HAL_StusTy³Def
 
HAL_TIMEx_OCN_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ*
pD©a
, 
ušt16_t
 
L’gth
);

224 
HAL_StusTy³Def
 
HAL_TIMEx_OCN_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

234 
HAL_StusTy³Def
 
HAL_TIMEx_PWMN_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

235 
HAL_StusTy³Def
 
HAL_TIMEx_PWMN_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

238 
HAL_StusTy³Def
 
HAL_TIMEx_PWMN_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

239 
HAL_StusTy³Def
 
HAL_TIMEx_PWMN_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

241 
HAL_StusTy³Def
 
HAL_TIMEx_PWMN_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ*
pD©a
, 
ušt16_t
 
L’gth
);

242 
HAL_StusTy³Def
 
HAL_TIMEx_PWMN_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
);

252 
HAL_StusTy³Def
 
HAL_TIMEx_OÃPul£N_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
);

253 
HAL_StusTy³Def
 
HAL_TIMEx_OÃPul£N_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
);

256 
HAL_StusTy³Def
 
HAL_TIMEx_OÃPul£N_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
);

257 
HAL_StusTy³Def
 
HAL_TIMEx_OÃPul£N_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
);

266 
HAL_StusTy³Def
 
HAL_TIMEx_CÚfigCommutiÚEv’t
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
IÅutTrigg”
, ušt32_ˆ
CommutiÚSourû
);

267 
HAL_StusTy³Def
 
HAL_TIMEx_CÚfigCommutiÚEv’t_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
IÅutTrigg”
, ušt32_ˆ
CommutiÚSourû
);

268 
HAL_StusTy³Def
 
HAL_TIMEx_CÚfigCommutiÚEv’t_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
IÅutTrigg”
, ušt32_ˆ
CommutiÚSourû
);

269 
HAL_StusTy³Def
 
HAL_TIMEx_Ma¡”CÚfigSynchrÚiz©iÚ
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_Ma¡”CÚfigTy³Def
 * 
sMa¡”CÚfig
);

270 
HAL_StusTy³Def
 
HAL_TIMEx_CÚfigB»akD—dTime
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_B»akD—dTimeCÚfigTy³Def
 *
sB»akD—dTimeCÚfig
);

271 
HAL_StusTy³Def
 
HAL_TIMEx_Rem­CÚfig
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Rem­
);

280 
HAL_TIMEx_CommutiÚC®lback
(
TIM_HªdËTy³Def
 *
htim
);

281 
HAL_TIMEx_B»akC®lback
(
TIM_HªdËTy³Def
 *
htim
);

290 
HAL_TIM_S‹Ty³Def
 
HAL_TIMEx_H®lS’sÜ_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
);

304 
TIMEx_DMACommutiÚC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

318 #ifdeà
__ýlu¥lus


	@i2c_oled/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_hal.c

52 
	~"¡m32f0xx_h®.h
"

63 #ifdeà
HAL_MODULE_ENABLED


73 
	#__STM32F0xx_HAL_VERSION_MAIN
 (0x01è

	)

74 
	#__STM32F0xx_HAL_VERSION_SUB1
 (0x07è

	)

75 
	#__STM32F0xx_HAL_VERSION_SUB2
 (0x00è

	)

76 
	#__STM32F0xx_HAL_VERSION_RC
 (0x00è

	)

77 
	#__STM32F0xx_HAL_VERSION
 ((
__STM32F0xx_HAL_VERSION_MAIN
 << 24U)\

	)

78 |(
	g__STM32F0xx_HAL_VERSION_SUB1
 << 16U)\

79 |(
	g__STM32F0xx_HAL_VERSION_SUB2
 << 8U )\

80 |(
	g__STM32F0xx_HAL_VERSION_RC
))

82 
	#IDCODE_DEVID_MASK
 (0x00000FFFU)

	)

99 
__IO
 
ušt32_t
 
	guwTick
;

155 
HAL_StusTy³Def
 
	$HAL_In™
()

158 #ià(
PREFETCH_ENABLE
 != 0)

159 
	`__HAL_FLASH_PREFETCH_BUFFER_ENABLE
();

164 
	`HAL_In™Tick
(
TICK_INT_PRIORITY
);

167 
	`HAL_M¥In™
();

170  
HAL_OK
;

171 
	}
}

179 
HAL_StusTy³Def
 
	$HAL_DeIn™
()

182 
	`__HAL_RCC_APB1_FORCE_RESET
();

183 
	`__HAL_RCC_APB1_RELEASE_RESET
();

185 
	`__HAL_RCC_APB2_FORCE_RESET
();

186 
	`__HAL_RCC_APB2_RELEASE_RESET
();

188 
	`__HAL_RCC_AHB_FORCE_RESET
();

189 
	`__HAL_RCC_AHB_RELEASE_RESET
();

192 
	`HAL_M¥DeIn™
();

195  
HAL_OK
;

196 
	}
}

202 
__w—k
 
	$HAL_M¥In™
()

207 
	}
}

213 
__w—k
 
	$HAL_M¥DeIn™
()

218 
	}
}

236 
__w—k
 
HAL_StusTy³Def
 
	$HAL_In™Tick
(
ušt32_t
 
TickPriÜ™y
)

239 
	`HAL_SYSTICK_CÚfig
(
	`HAL_RCC_G‘HCLKF»q
()/1000U);

242 
	`HAL_NVIC_S‘PriÜ™y
(
SysTick_IRQn
, 
TickPriÜ™y
 ,0U);

245  
HAL_OK
;

246 
	}
}

284 
__w—k
 
	$HAL_IncTick
()

286 
uwTick
++;

287 
	}
}

295 
__w—k
 
ušt32_t
 
	$HAL_G‘Tick
()

297  
uwTick
;

298 
	}
}

311 
__w—k
 
	$HAL_D–ay
(
__IO
 
ušt32_t
 
D–ay
)

313 
ušt32_t
 
tick¡¬t
 = 
	`HAL_G‘Tick
();

314 
ušt32_t
 
wa™
 = 
D–ay
;

317 ià(
wa™
 < 
HAL_MAX_DELAY
)

319 
wa™
++;

322 (
	`HAL_G‘Tick
(è- 
tick¡¬t
è< 
wa™
)

325 
	}
}

337 
__w—k
 
	$HAL_Su¥’dTick
()

341 
	`CLEAR_BIT
(
SysTick
->
CTRL
,
SysTick_CTRL_TICKINT_Msk
);

342 
	}
}

354 
__w—k
 
	$HAL_ResumeTick
()

357 
	`SET_BIT
(
SysTick
->
CTRL
,
SysTick_CTRL_TICKINT_Msk
);

358 
	}
}

364 
ušt32_t
 
	$HAL_G‘H®V”siÚ
()

366  
__STM32F0xx_HAL_VERSION
;

367 
	}
}

373 
ušt32_t
 
	$HAL_G‘REVID
()

375 ((
DBGMCU
->
IDCODE
) >> 16U);

376 
	}
}

382 
ušt32_t
 
	$HAL_G‘DEVID
()

384 ((
DBGMCU
->
IDCODE
è& 
IDCODE_DEVID_MASK
);

385 
	}
}

391 
ušt32_t
 
	$HAL_G‘UIDw0
()

393 (
	`READ_REG
(*((
ušt32_t
 *)
UID_BASE
)));

394 
	}
}

400 
ušt32_t
 
	$HAL_G‘UIDw1
()

402 (
	`READ_REG
(*((
ušt32_t
 *)(
UID_BASE
 + 4U))));

403 
	}
}

409 
ušt32_t
 
	$HAL_G‘UIDw2
()

411 (
	`READ_REG
(*((
ušt32_t
 *)(
UID_BASE
 + 8U))));

412 
	}
}

418 
	$HAL_DBGMCU_EÇbËDBGStÝMode
()

420 
	`SET_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_STOP
);

421 
	}
}

427 
	$HAL_DBGMCU_Di§bËDBGStÝMode
()

429 
	`CLEAR_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_STOP
);

430 
	}
}

436 
	$HAL_DBGMCU_EÇbËDBGSndbyMode
()

438 
	`SET_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_STANDBY
);

439 
	}
}

445 
	$HAL_DBGMCU_Di§bËDBGSndbyMode
()

447 
	`CLEAR_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_STANDBY
);

448 
	}
}

	@i2c_oled/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_hal_cortex.c

99 
	~"¡m32f0xx_h®.h
"

110 #ifdeà
HAL_CORTEX_MODULE_ENABLED


152 
	$HAL_NVIC_S‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
P»em±PriÜ™y
, ušt32_ˆ
SubPriÜ™y
)

155 
	`as£¹_·¿m
(
	`IS_NVIC_PREEMPTION_PRIORITY
(
P»em±PriÜ™y
));

156 
	`NVIC_S‘PriÜ™y
(
IRQn
,
P»em±PriÜ™y
);

157 
	}
}

168 
	$HAL_NVIC_EÇbËIRQ
(
IRQn_Ty³
 
IRQn
)

171 
	`as£¹_·¿m
(
	`IS_NVIC_DEVICE_IRQ
(
IRQn
));

174 
	`NVIC_EÇbËIRQ
(
IRQn
);

175 
	}
}

184 
	$HAL_NVIC_Di§bËIRQ
(
IRQn_Ty³
 
IRQn
)

187 
	`as£¹_·¿m
(
	`IS_NVIC_DEVICE_IRQ
(
IRQn
));

190 
	`NVIC_Di§bËIRQ
(
IRQn
);

191 
	}
}

197 
	$HAL_NVIC_Sy¡emRe£t
()

200 
	`NVIC_Sy¡emRe£t
();

201 
	}
}

210 
ušt32_t
 
	$HAL_SYSTICK_CÚfig
(
ušt32_t
 
TicksNumb
)

212  
	`SysTick_CÚfig
(
TicksNumb
);

213 
	}
}

242 
ušt32_t
 
	$HAL_NVIC_G‘PriÜ™y
(
IRQn_Ty³
 
IRQn
)

245  
	`NVIC_G‘PriÜ™y
(
IRQn
);

246 
	}
}

255 
	$HAL_NVIC_S‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

258 
	`as£¹_·¿m
(
	`IS_NVIC_DEVICE_IRQ
(
IRQn
));

261 
	`NVIC_S‘P’dšgIRQ
(
IRQn
);

262 
	}
}

273 
ušt32_t
 
	$HAL_NVIC_G‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

276 
	`as£¹_·¿m
(
	`IS_NVIC_DEVICE_IRQ
(
IRQn
));

279  
	`NVIC_G‘P’dšgIRQ
(
IRQn
);

280 
	}
}

289 
	$HAL_NVIC_CË¬P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

292 
	`as£¹_·¿m
(
	`IS_NVIC_DEVICE_IRQ
(
IRQn
));

295 
	`NVIC_CË¬P’dšgIRQ
(
IRQn
);

296 
	}
}

306 
	$HAL_SYSTICK_CLKSourûCÚfig
(
ušt32_t
 
CLKSourû
)

309 
	`as£¹_·¿m
(
	`IS_SYSTICK_CLK_SOURCE
(
CLKSourû
));

310 ià(
CLKSourû
 =ð
SYSTICK_CLKSOURCE_HCLK
)

312 
SysTick
->
CTRL
 |ð
SYSTICK_CLKSOURCE_HCLK
;

316 
SysTick
->
CTRL
 &ð~
SYSTICK_CLKSOURCE_HCLK
;

318 
	}
}

324 
	$HAL_SYSTICK_IRQHªdËr
()

326 
	`HAL_SYSTICK_C®lback
();

327 
	}
}

333 
__w—k
 
	$HAL_SYSTICK_C®lback
()

338 
	}
}

	@i2c_oled/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_hal_dma.c

94 
	~"¡m32f0xx_h®.h
"

106 #ifdeà
HAL_DMA_MODULE_ENABLED


116 
DMA_S‘CÚfig
(
DMA_HªdËTy³Def
 *
hdma
, 
ušt32_t
 
SrcAdd»ss
, ušt32_ˆ
D¡Add»ss
, ušt32_ˆ
D©aL’gth
);

117 
DMA_C®cBa£AndB™shiá
(
DMA_HªdËTy³Def
 *
hdma
);

154 
HAL_StusTy³Def
 
	$HAL_DMA_In™
(
DMA_HªdËTy³Def
 *
hdma
)

156 
ušt32_t
 
tmp
 = 0U;

159 if(
NULL
 =ð
hdma
)

161  
HAL_ERROR
;

165 
	`as£¹_·¿m
(
	`IS_DMA_ALL_INSTANCE
(
hdma
->
In¡ªû
));

166 
	`as£¹_·¿m
(
	`IS_DMA_DIRECTION
(
hdma
->
In™
.
DœeùiÚ
));

167 
	`as£¹_·¿m
(
	`IS_DMA_PERIPHERAL_INC_STATE
(
hdma
->
In™
.
P”hInc
));

168 
	`as£¹_·¿m
(
	`IS_DMA_MEMORY_INC_STATE
(
hdma
->
In™
.
MemInc
));

169 
	`as£¹_·¿m
(
	`IS_DMA_PERIPHERAL_DATA_SIZE
(
hdma
->
In™
.
P”hD©aAlignm’t
));

170 
	`as£¹_·¿m
(
	`IS_DMA_MEMORY_DATA_SIZE
(
hdma
->
In™
.
MemD©aAlignm’t
));

171 
	`as£¹_·¿m
(
	`IS_DMA_MODE
(
hdma
->
In™
.
Mode
));

172 
	`as£¹_·¿m
(
	`IS_DMA_PRIORITY
(
hdma
->
In™
.
PriÜ™y
));

175 
hdma
->
S‹
 = 
HAL_DMA_STATE_BUSY
;

178 
tmp
 = 
hdma
->
In¡ªû
->
CCR
;

181 
tmp
 &ð((
ušt32_t
)~(
DMA_CCR_PL
 | 
DMA_CCR_MSIZE
 | 
DMA_CCR_PSIZE
 | \

182 
DMA_CCR_MINC
 | 
DMA_CCR_PINC
 | 
DMA_CCR_CIRC
 | \

183 
DMA_CCR_DIR
));

186 
tmp
 |ð
hdma
->
In™
.
DœeùiÚ
 |

187 
hdma
->
In™
.
P”hInc
 | hdma->In™.
MemInc
 |

188 
hdma
->
In™
.
P”hD©aAlignm’t
 | hdma->In™.
MemD©aAlignm’t
 |

189 
hdma
->
In™
.
Mode
 | hdma->In™.
PriÜ™y
;

192 
hdma
->
In¡ªû
->
CCR
 = 
tmp
;

196 
	`DMA_C®cBa£AndB™shiá
(
hdma
);

199 
hdma
->
XãrC¶tC®lback
 = 
NULL
;

200 
hdma
->
XãrH®fC¶tC®lback
 = 
NULL
;

201 
hdma
->
XãrE¼ÜC®lback
 = 
NULL
;

202 
hdma
->
XãrAbÜtC®lback
 = 
NULL
;

205 
hdma
->
E¼ÜCode
 = 
HAL_DMA_ERROR_NONE
;

208 
hdma
->
S‹
 = 
HAL_DMA_STATE_READY
;

211 
hdma
->
Lock
 = 
HAL_UNLOCKED
;

213  
HAL_OK
;

214 
	}
}

222 
HAL_StusTy³Def
 
	$HAL_DMA_DeIn™
(
DMA_HªdËTy³Def
 *
hdma
)

225 if(
NULL
 =ð
hdma
)

227  
HAL_ERROR
;

231 
	`as£¹_·¿m
(
	`IS_DMA_ALL_INSTANCE
(
hdma
->
In¡ªû
));

234 
hdma
->
In¡ªû
->
CCR
 &ð~
DMA_CCR_EN
;

237 
hdma
->
In¡ªû
->
CCR
 = 0U;

240 
hdma
->
In¡ªû
->
CNDTR
 = 0U;

243 
hdma
->
In¡ªû
->
CPAR
 = 0U;

246 
hdma
->
In¡ªû
->
CMAR
 = 0U;

249 
	`DMA_C®cBa£AndB™shiá
(
hdma
);

252 
hdma
->
DmaBa£Add»ss
->
IFCR
 = 
DMA_FLAG_GL1
 << hdma->
ChªÃlIndex
;

255 
hdma
->
E¼ÜCode
 = 
HAL_DMA_ERROR_NONE
;

258 
hdma
->
S‹
 = 
HAL_DMA_STATE_RESET
;

261 
	`__HAL_UNLOCK
(
hdma
);

263  
HAL_OK
;

264 
	}
}

298 
HAL_StusTy³Def
 
	$HAL_DMA_S¹
(
DMA_HªdËTy³Def
 *
hdma
, 
ušt32_t
 
SrcAdd»ss
, ušt32_ˆ
D¡Add»ss
, ušt32_ˆ
D©aL’gth
)

300 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

303 
	`as£¹_·¿m
(
	`IS_DMA_BUFFER_SIZE
(
D©aL’gth
));

306 
	`__HAL_LOCK
(
hdma
);

308 if(
HAL_DMA_STATE_READY
 =ð
hdma
->
S‹
)

311 
hdma
->
S‹
 = 
HAL_DMA_STATE_BUSY
;

313 
hdma
->
E¼ÜCode
 = 
HAL_DMA_ERROR_NONE
;

316 
hdma
->
In¡ªû
->
CCR
 &ð~
DMA_CCR_EN
;

319 
	`DMA_S‘CÚfig
(
hdma
, 
SrcAdd»ss
, 
D¡Add»ss
, 
D©aL’gth
);

322 
hdma
->
In¡ªû
->
CCR
 |ð
DMA_CCR_EN
;

327 
	`__HAL_UNLOCK
(
hdma
);

330 
¡©us
 = 
HAL_BUSY
;

333  
¡©us
;

334 
	}
}

345 
HAL_StusTy³Def
 
	$HAL_DMA_S¹_IT
(
DMA_HªdËTy³Def
 *
hdma
, 
ušt32_t
 
SrcAdd»ss
, ušt32_ˆ
D¡Add»ss
, ušt32_ˆ
D©aL’gth
)

347 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

350 
	`as£¹_·¿m
(
	`IS_DMA_BUFFER_SIZE
(
D©aL’gth
));

353 
	`__HAL_LOCK
(
hdma
);

355 if(
HAL_DMA_STATE_READY
 =ð
hdma
->
S‹
)

358 
hdma
->
S‹
 = 
HAL_DMA_STATE_BUSY
;

360 
hdma
->
E¼ÜCode
 = 
HAL_DMA_ERROR_NONE
;

363 
hdma
->
In¡ªû
->
CCR
 &ð~
DMA_CCR_EN
;

366 
	`DMA_S‘CÚfig
(
hdma
, 
SrcAdd»ss
, 
D¡Add»ss
, 
D©aL’gth
);

370 if(
NULL
 !ð
hdma
->
XãrH®fC¶tC®lback
 )

372 
hdma
->
In¡ªû
->
CCR
 |ð(
DMA_IT_TC
 | 
DMA_IT_HT
 | 
DMA_IT_TE
);

376 
hdma
->
In¡ªû
->
CCR
 |ð(
DMA_IT_TC
 | 
DMA_IT_TE
);

377 
hdma
->
In¡ªû
->
CCR
 &ð~
DMA_IT_HT
;

381 
hdma
->
In¡ªû
->
CCR
 |ð
DMA_CCR_EN
;

386 
	`__HAL_UNLOCK
(
hdma
);

389 
¡©us
 = 
HAL_BUSY
;

392  
¡©us
;

393 
	}
}

401 
HAL_StusTy³Def
 
	$HAL_DMA_AbÜt
(
DMA_HªdËTy³Def
 *
hdma
)

404 
hdma
->
In¡ªû
->
CCR
 &ð~(
DMA_IT_TC
 | 
DMA_IT_HT
 | 
DMA_IT_TE
);

407 
hdma
->
In¡ªû
->
CCR
 &ð~
DMA_CCR_EN
;

410 
hdma
->
DmaBa£Add»ss
->
IFCR
 = (
DMA_FLAG_GL1
 << hdma->
ChªÃlIndex
);

413 
hdma
->
S‹
 = 
HAL_DMA_STATE_READY
;

416 
	`__HAL_UNLOCK
(
hdma
);

418  
HAL_OK
;

419 
	}
}

427 
HAL_StusTy³Def
 
	$HAL_DMA_AbÜt_IT
(
DMA_HªdËTy³Def
 *
hdma
)

429 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

431 if(
HAL_DMA_STATE_BUSY
 !ð
hdma
->
S‹
)

434 
hdma
->
E¼ÜCode
 = 
HAL_DMA_ERROR_NO_XFER
;

436 
¡©us
 = 
HAL_ERROR
;

442 
hdma
->
In¡ªû
->
CCR
 &ð~(
DMA_IT_TC
 | 
DMA_IT_HT
 | 
DMA_IT_TE
);

445 
hdma
->
In¡ªû
->
CCR
 &ð~
DMA_CCR_EN
;

448 
hdma
->
DmaBa£Add»ss
->
IFCR
 = 
DMA_FLAG_GL1
 << hdma->
ChªÃlIndex
;

451 
hdma
->
S‹
 = 
HAL_DMA_STATE_READY
;

454 
	`__HAL_UNLOCK
(
hdma
);

457 if(
hdma
->
XãrAbÜtC®lback
 !ð
NULL
)

459 
hdma
->
	`XãrAbÜtC®lback
(hdma);

462  
¡©us
;

463 
	}
}

473 
HAL_StusTy³Def
 
	$HAL_DMA_PÞlFÜT¿nsãr
(
DMA_HªdËTy³Def
 *
hdma
, 
ušt32_t
 
Com¶‘eLev–
, ušt32_ˆ
Timeout
)

475 
ušt32_t
 
‹mp
;

476 
ušt32_t
 
tick¡¬t
 = 0U;

478 if(
HAL_DMA_STATE_BUSY
 !ð
hdma
->
S‹
)

481 
hdma
->
E¼ÜCode
 = 
HAL_DMA_ERROR_NO_XFER
;

482 
	`__HAL_UNLOCK
(
hdma
);

483  
HAL_ERROR
;

487 ià(
RESET
 !ð(
hdma
->
In¡ªû
->
CCR
 & 
DMA_CCR_CIRC
))

489 
hdma
->
E¼ÜCode
 = 
HAL_DMA_ERROR_NOT_SUPPORTED
;

490  
HAL_ERROR
;

494 if(
HAL_DMA_FULL_TRANSFER
 =ð
Com¶‘eLev–
)

497 
‹mp
 = 
DMA_FLAG_TC1
 << 
hdma
->
ChªÃlIndex
;

502 
‹mp
 = 
DMA_FLAG_HT1
 << 
hdma
->
ChªÃlIndex
;

506 
tick¡¬t
 = 
	`HAL_G‘Tick
();

508 
RESET
 =ð(
hdma
->
DmaBa£Add»ss
->
ISR
 & 
‹mp
))

510 if(
RESET
 !ð(
hdma
->
DmaBa£Add»ss
->
ISR
 & (
DMA_FLAG_TE1
 << hdma->
ChªÃlIndex
)))

515 
hdma
->
DmaBa£Add»ss
->
IFCR
 = 
DMA_FLAG_GL1
 << hdma->
ChªÃlIndex
;

518 
hdma
->
E¼ÜCode
 = 
HAL_DMA_ERROR_TE
;

521 
hdma
->
S‹
ð
HAL_DMA_STATE_READY
;

524 
	`__HAL_UNLOCK
(
hdma
);

526  
HAL_ERROR
;

529 if(
Timeout
 !ð
HAL_MAX_DELAY
)

531 if((
Timeout
 =ð0Uè|| ((
	`HAL_G‘Tick
(è- 
tick¡¬t
) > Timeout))

534 
hdma
->
E¼ÜCode
 = 
HAL_DMA_ERROR_TIMEOUT
;

537 
hdma
->
S‹
 = 
HAL_DMA_STATE_READY
;

540 
	`__HAL_UNLOCK
(
hdma
);

542  
HAL_ERROR
;

547 if(
HAL_DMA_FULL_TRANSFER
 =ð
Com¶‘eLev–
)

550 
hdma
->
DmaBa£Add»ss
->
IFCR
 = 
DMA_FLAG_TC1
 << hdma->
ChªÃlIndex
;

554 
hdma
->
S‹
 = 
HAL_DMA_STATE_READY
;

559 
hdma
->
DmaBa£Add»ss
->
IFCR
 = 
DMA_FLAG_HT1
 << hdma->
ChªÃlIndex
;

563 
	`__HAL_UNLOCK
(
hdma
);

565  
HAL_OK
;

566 
	}
}

574 
	$HAL_DMA_IRQHªdËr
(
DMA_HªdËTy³Def
 *
hdma
)

576 
ušt32_t
 
æag_™
 = 
hdma
->
DmaBa£Add»ss
->
ISR
;

577 
ušt32_t
 
sourû_™
 = 
hdma
->
In¡ªû
->
CCR
;

580 ià((
RESET
 !ð(
æag_™
 & (
DMA_FLAG_HT1
 << 
hdma
->
ChªÃlIndex
))è&& (RESET !ð(
sourû_™
 & 
DMA_IT_HT
)))

583 if((
hdma
->
In¡ªû
->
CCR
 & 
DMA_CCR_CIRC
) == 0U)

586 
hdma
->
In¡ªû
->
CCR
 &ð~
DMA_IT_HT
;

590 
hdma
->
DmaBa£Add»ss
->
IFCR
 = 
DMA_FLAG_HT1
 << hdma->
ChªÃlIndex
;

595 if(
hdma
->
XãrH®fC¶tC®lback
 !ð
NULL
)

598 
hdma
->
	`XãrH®fC¶tC®lback
(hdma);

603 ià((
RESET
 !ð(
æag_™
 & (
DMA_FLAG_TC1
 << 
hdma
->
ChªÃlIndex
))è&& (RESET !ð(
sourû_™
 & 
DMA_IT_TC
)))

605 if((
hdma
->
In¡ªû
->
CCR
 & 
DMA_CCR_CIRC
) == 0U)

609 
hdma
->
In¡ªû
->
CCR
 &ð~(
DMA_IT_TC
 | 
DMA_IT_TE
);

612 
hdma
->
S‹
 = 
HAL_DMA_STATE_READY
;

616 
hdma
->
DmaBa£Add»ss
->
IFCR
 = 
DMA_FLAG_TC1
 << hdma->
ChªÃlIndex
;

619 
	`__HAL_UNLOCK
(
hdma
);

621 if(
hdma
->
XãrC¶tC®lback
 !ð
NULL
)

624 
hdma
->
	`XãrC¶tC®lback
(hdma);

629 ià(Ð
RESET
 !ð(
æag_™
 & (
DMA_FLAG_TE1
 << 
hdma
->
ChªÃlIndex
))è&& (RESET !ð(
sourû_™
 & 
DMA_IT_TE
)))

634 
hdma
->
In¡ªû
->
CCR
 &ð~(
DMA_IT_TC
 | 
DMA_IT_HT
 | 
DMA_IT_TE
);

637 
hdma
->
DmaBa£Add»ss
->
IFCR
 = 
DMA_FLAG_GL1
 << hdma->
ChªÃlIndex
;

640 
hdma
->
E¼ÜCode
 = 
HAL_DMA_ERROR_TE
;

643 
hdma
->
S‹
 = 
HAL_DMA_STATE_READY
;

646 
	`__HAL_UNLOCK
(
hdma
);

648 if(
hdma
->
XãrE¼ÜC®lback
 !ð
NULL
)

651 
hdma
->
	`XãrE¼ÜC®lback
(hdma);

654 
	}
}

666 
HAL_StusTy³Def
 
	$HAL_DMA_Regi¡”C®lback
(
DMA_HªdËTy³Def
 *
hdma
, 
HAL_DMA_C®lbackIDTy³Def
 
C®lbackID
, (* 
pC®lback
)ÐDMA_HªdËTy³Deà* 
_hdma
))

668 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

671 
	`__HAL_LOCK
(
hdma
);

673 if(
HAL_DMA_STATE_READY
 =ð
hdma
->
S‹
)

675 
C®lbackID
)

677 
HAL_DMA_XFER_CPLT_CB_ID
:

678 
hdma
->
XãrC¶tC®lback
 = 
pC®lback
;

681 
HAL_DMA_XFER_HALFCPLT_CB_ID
:

682 
hdma
->
XãrH®fC¶tC®lback
 = 
pC®lback
;

685 
HAL_DMA_XFER_ERROR_CB_ID
:

686 
hdma
->
XãrE¼ÜC®lback
 = 
pC®lback
;

689 
HAL_DMA_XFER_ABORT_CB_ID
:

690 
hdma
->
XãrAbÜtC®lback
 = 
pC®lback
;

694 
¡©us
 = 
HAL_ERROR
;

700 
¡©us
 = 
HAL_ERROR
;

704 
	`__HAL_UNLOCK
(
hdma
);

706  
¡©us
;

707 
	}
}

717 
HAL_StusTy³Def
 
	$HAL_DMA_UnRegi¡”C®lback
(
DMA_HªdËTy³Def
 *
hdma
, 
HAL_DMA_C®lbackIDTy³Def
 
C®lbackID
)

719 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

722 
	`__HAL_LOCK
(
hdma
);

724 if(
HAL_DMA_STATE_READY
 =ð
hdma
->
S‹
)

726 
C®lbackID
)

728 
HAL_DMA_XFER_CPLT_CB_ID
:

729 
hdma
->
XãrC¶tC®lback
 = 
NULL
;

732 
HAL_DMA_XFER_HALFCPLT_CB_ID
:

733 
hdma
->
XãrH®fC¶tC®lback
 = 
NULL
;

736 
HAL_DMA_XFER_ERROR_CB_ID
:

737 
hdma
->
XãrE¼ÜC®lback
 = 
NULL
;

740 
HAL_DMA_XFER_ABORT_CB_ID
:

741 
hdma
->
XãrAbÜtC®lback
 = 
NULL
;

744 
HAL_DMA_XFER_ALL_CB_ID
:

745 
hdma
->
XãrC¶tC®lback
 = 
NULL
;

746 
hdma
->
XãrH®fC¶tC®lback
 = 
NULL
;

747 
hdma
->
XãrE¼ÜC®lback
 = 
NULL
;

748 
hdma
->
XãrAbÜtC®lback
 = 
NULL
;

752 
¡©us
 = 
HAL_ERROR
;

758 
¡©us
 = 
HAL_ERROR
;

762 
	`__HAL_UNLOCK
(
hdma
);

764  
¡©us
;

765 
	}
}

793 
HAL_DMA_S‹Ty³Def
 
	$HAL_DMA_G‘S‹
(
DMA_HªdËTy³Def
 *
hdma
)

795  
hdma
->
S‹
;

796 
	}
}

804 
ušt32_t
 
	$HAL_DMA_G‘E¼Ü
(
DMA_HªdËTy³Def
 *
hdma
)

806  
hdma
->
E¼ÜCode
;

807 
	}
}

830 
	$DMA_S‘CÚfig
(
DMA_HªdËTy³Def
 *
hdma
, 
ušt32_t
 
SrcAdd»ss
, ušt32_ˆ
D¡Add»ss
, ušt32_ˆ
D©aL’gth
)

833 
hdma
->
DmaBa£Add»ss
->
IFCR
 = (
DMA_FLAG_GL1
 << hdma->
ChªÃlIndex
);

836 
hdma
->
In¡ªû
->
CNDTR
 = 
D©aL’gth
;

839 if((
hdma
->
In™
.
DœeùiÚ
è=ð
DMA_MEMORY_TO_PERIPH
)

842 
hdma
->
In¡ªû
->
CPAR
 = 
D¡Add»ss
;

845 
hdma
->
In¡ªû
->
CMAR
 = 
SrcAdd»ss
;

851 
hdma
->
In¡ªû
->
CPAR
 = 
SrcAdd»ss
;

854 
hdma
->
In¡ªû
->
CMAR
 = 
D¡Add»ss
;

856 
	}
}

864 
	$DMA_C®cBa£AndB™shiá
(
DMA_HªdËTy³Def
 *
hdma
)

866 #ià
	`defšed
 (
DMA2
)

868 ià((
ušt32_t
)(
hdma
->
In¡ªû
è< (ušt32_t)(
DMA2_ChªÃl1
))

871 
hdma
->
ChªÃlIndex
 = (((
ušt32_t
)hdma->
In¡ªû
 - (ušt32_t)
DMA1_ChªÃl1
è/ ((ušt32_t)
DMA1_ChªÃl2
 - (uint32_t)DMA1_Channel1)) << 2U;

872 
hdma
->
DmaBa£Add»ss
 = 
DMA1
;

877 
hdma
->
ChªÃlIndex
 = (((
ušt32_t
)hdma->
In¡ªû
 - (ušt32_t)
DMA2_ChªÃl1
è/ ((ušt32_t)
DMA2_ChªÃl2
 - (uint32_t)DMA2_Channel1)) << 2U;

878 
hdma
->
DmaBa£Add»ss
 = 
DMA2
;

883 
hdma
->
ChªÃlIndex
 = (((
ušt32_t
)hdma->
In¡ªû
 - (ušt32_t)
DMA1_ChªÃl1
è/ ((ušt32_t)
DMA1_ChªÃl2
 - (uint32_t)DMA1_Channel1)) << 2U;

884 
hdma
->
DmaBa£Add»ss
 = 
DMA1
;

886 
	}
}

	@i2c_oled/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_hal_flash.c

100 
	~"¡m32f0xx_h®.h
"

106 #ifdeà
HAL_FLASH_MODULE_ENABLED


136 
FLASH_ProûssTy³Def
 
	gpFÏsh
;

145 
FLASH_Prog¿m_H®fWÜd
(
ušt32_t
 
Add»ss
, 
ušt16_t
 
D©a
);

146 
FLASH_S‘E¼ÜCode
();

147 
FLASH_PageE¿£
(
ušt32_t
 
PageAdd»ss
);

183 
HAL_StusTy³Def
 
	$HAL_FLASH_Prog¿m
(
ušt32_t
 
Ty³Prog¿m
, ušt32_ˆ
Add»ss
, 
ušt64_t
 
D©a
)

185 
HAL_StusTy³Def
 
¡©us
 = 
HAL_ERROR
;

186 
ušt8_t
 
šdex
 = 0U;

187 
ušt8_t
 
nb™”©iÚs
 = 0U;

190 
	`__HAL_LOCK
(&
pFÏsh
);

193 
	`as£¹_·¿m
(
	`IS_FLASH_TYPEPROGRAM
(
Ty³Prog¿m
));

194 
	`as£¹_·¿m
(
	`IS_FLASH_PROGRAM_ADDRESS
(
Add»ss
));

197 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
FLASH_TIMEOUT_VALUE
);

199 if(
¡©us
 =ð
HAL_OK
)

201 if(
Ty³Prog¿m
 =ð
FLASH_TYPEPROGRAM_HALFWORD
)

204 
nb™”©iÚs
 = 1U;

206 if(
Ty³Prog¿m
 =ð
FLASH_TYPEPROGRAM_WORD
)

209 
nb™”©iÚs
 = 2U;

214 
nb™”©iÚs
 = 4U;

217 
šdex
 = 0U; index < 
nb™”©iÚs
; index++)

219 
	`FLASH_Prog¿m_H®fWÜd
((
Add»ss
 + (2U*
šdex
)), (
ušt16_t
)(
D©a
 >> (16U*index)));

222 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
FLASH_TIMEOUT_VALUE
);

225 
	`CLEAR_BIT
(
FLASH
->
CR
, 
FLASH_CR_PG
);

227 ià(
¡©us
 !ð
HAL_OK
)

235 
	`__HAL_UNLOCK
(&
pFÏsh
);

237  
¡©us
;

238 
	}
}

255 
HAL_StusTy³Def
 
	$HAL_FLASH_Prog¿m_IT
(
ušt32_t
 
Ty³Prog¿m
, ušt32_ˆ
Add»ss
, 
ušt64_t
 
D©a
)

257 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

260 
	`__HAL_LOCK
(&
pFÏsh
);

263 
	`as£¹_·¿m
(
	`IS_FLASH_TYPEPROGRAM
(
Ty³Prog¿m
));

264 
	`as£¹_·¿m
(
	`IS_FLASH_PROGRAM_ADDRESS
(
Add»ss
));

267 
	`__HAL_FLASH_ENABLE_IT
(
FLASH_IT_EOP
 | 
FLASH_IT_ERR
);

269 
pFÏsh
.
Add»ss
 = Address;

270 
pFÏsh
.
D©a
 = Data;

272 if(
Ty³Prog¿m
 =ð
FLASH_TYPEPROGRAM_HALFWORD
)

274 
pFÏsh
.
Proûdu»OnGošg
 = 
FLASH_PROC_PROGRAMHALFWORD
;

276 
pFÏsh
.
D©aRemaššg
 = 1U;

278 if(
Ty³Prog¿m
 =ð
FLASH_TYPEPROGRAM_WORD
)

280 
pFÏsh
.
Proûdu»OnGošg
 = 
FLASH_PROC_PROGRAMWORD
;

282 
pFÏsh
.
D©aRemaššg
 = 2U;

286 
pFÏsh
.
Proûdu»OnGošg
 = 
FLASH_PROC_PROGRAMDOUBLEWORD
;

288 
pFÏsh
.
D©aRemaššg
 = 4U;

292 
	`FLASH_Prog¿m_H®fWÜd
(
Add»ss
, (
ušt16_t
)
D©a
);

294  
¡©us
;

295 
	}
}

301 
	$HAL_FLASH_IRQHªdËr
()

303 
ušt32_t
 
add»s¡mp
 = 0U;

306 if(
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_WRPERR
è||__HAL_FLASH_GET_FLAG(
FLASH_FLAG_PGERR
))

309 
add»s¡mp
 = 
pFÏsh
.
Add»ss
;

311 
pFÏsh
.
Add»ss
 = 0xFFFFFFFFU;

314 
	`FLASH_S‘E¼ÜCode
();

317 
	`HAL_FLASH_O³¿tiÚE¼ÜC®lback
(
add»s¡mp
);

320 
pFÏsh
.
Proûdu»OnGošg
 = 
FLASH_PROC_NONE
;

324 if(
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_EOP
))

327 
	`__HAL_FLASH_CLEAR_FLAG
(
FLASH_FLAG_EOP
);

330 if(
pFÏsh
.
Proûdu»OnGošg
 !ð
FLASH_PROC_NONE
)

332 if(
pFÏsh
.
Proûdu»OnGošg
 =ð
FLASH_PROC_PAGEERASE
)

335 
pFÏsh
.
D©aRemaššg
--;

338 if(
pFÏsh
.
D©aRemaššg
 != 0U)

340 
add»s¡mp
 = 
pFÏsh
.
Add»ss
;

342 
	`HAL_FLASH_EndOfO³¿tiÚC®lback
(
add»s¡mp
);

345 
add»s¡mp
 = 
pFÏsh
.
Add»ss
 + 
FLASH_PAGE_SIZE
;

346 
pFÏsh
.
Add»ss
 = 
add»s¡mp
;

349 
	`CLEAR_BIT
(
FLASH
->
CR
, 
FLASH_CR_PER
);

351 
	`FLASH_PageE¿£
(
add»s¡mp
);

357 
pFÏsh
.
Add»ss
 = 
add»s¡mp
 = 0xFFFFFFFFU;

358 
pFÏsh
.
Proûdu»OnGošg
 = 
FLASH_PROC_NONE
;

360 
	`HAL_FLASH_EndOfO³¿tiÚC®lback
(
add»s¡mp
);

363 if(
pFÏsh
.
Proûdu»OnGošg
 =ð
FLASH_PROC_MASSERASE
)

366 
	`CLEAR_BIT
(
FLASH
->
CR
, 
FLASH_CR_MER
);

370 
	`HAL_FLASH_EndOfO³¿tiÚC®lback
(0);

373 
pFÏsh
.
Proûdu»OnGošg
 = 
FLASH_PROC_NONE
;

378 
pFÏsh
.
D©aRemaššg
--;

381 if(
pFÏsh
.
D©aRemaššg
 != 0U)

384 
pFÏsh
.
Add»ss
 += 2;

385 
add»s¡mp
 = 
pFÏsh
.
Add»ss
;

388 
pFÏsh
.
D©a
 = (pFlash.Data >> 16U);

391 
	`CLEAR_BIT
(
FLASH
->
CR
, 
FLASH_CR_PG
);

394 
	`FLASH_Prog¿m_H®fWÜd
(
add»s¡mp
, (
ušt16_t
)
pFÏsh
.
D©a
);

400 ià(
pFÏsh
.
Proûdu»OnGošg
 =ð
FLASH_PROC_PROGRAMHALFWORD
)

402 
	`HAL_FLASH_EndOfO³¿tiÚC®lback
(
pFÏsh
.
Add»ss
);

404 ià(
pFÏsh
.
Proûdu»OnGošg
 =ð
FLASH_PROC_PROGRAMWORD
)

406 
	`HAL_FLASH_EndOfO³¿tiÚC®lback
(
pFÏsh
.
Add»ss
 - 2U);

410 
	`HAL_FLASH_EndOfO³¿tiÚC®lback
(
pFÏsh
.
Add»ss
 - 6U);

414 
pFÏsh
.
Add»ss
 = 0xFFFFFFFFU;

415 
pFÏsh
.
Proûdu»OnGošg
 = 
FLASH_PROC_NONE
;

422 if(
pFÏsh
.
Proûdu»OnGošg
 =ð
FLASH_PROC_NONE
)

425 
	`CLEAR_BIT
(
FLASH
->
CR
, (
FLASH_CR_PG
 | 
FLASH_CR_PER
 | 
FLASH_CR_MER
));

428 
	`__HAL_FLASH_DISABLE_IT
(
FLASH_IT_EOP
 | 
FLASH_IT_ERR
);

431 
	`__HAL_UNLOCK
(&
pFÏsh
);

433 
	}
}

444 
__w—k
 
	$HAL_FLASH_EndOfO³¿tiÚC®lback
(
ušt32_t
 
R‘uºV®ue
)

447 
	`UNUSED
(
R‘uºV®ue
);

452 
	}
}

462 
__w—k
 
	$HAL_FLASH_O³¿tiÚE¼ÜC®lback
(
ušt32_t
 
R‘uºV®ue
)

465 
	`UNUSED
(
R‘uºV®ue
);

470 
	}
}

495 
HAL_StusTy³Def
 
	$HAL_FLASH_UÆock
()

497 ià(
	`HAL_IS_BIT_SET
(
FLASH
->
CR
, 
FLASH_CR_LOCK
))

500 
	`WRITE_REG
(
FLASH
->
KEYR
, 
FLASH_KEY1
);

501 
	`WRITE_REG
(
FLASH
->
KEYR
, 
FLASH_KEY2
);

505  
HAL_ERROR
;

508  
HAL_OK
;

509 
	}
}

515 
HAL_StusTy³Def
 
	$HAL_FLASH_Lock
()

518 
	`SET_BIT
(
FLASH
->
CR
, 
FLASH_CR_LOCK
);

520  
HAL_OK
;

521 
	}
}

527 
HAL_StusTy³Def
 
	$HAL_FLASH_OB_UÆock
()

529 ià(
	`HAL_IS_BIT_CLR
(
FLASH
->
CR
, 
FLASH_CR_OPTWRE
))

532 
	`WRITE_REG
(
FLASH
->
OPTKEYR
, 
FLASH_OPTKEY1
);

533 
	`WRITE_REG
(
FLASH
->
OPTKEYR
, 
FLASH_OPTKEY2
);

537  
HAL_ERROR
;

540  
HAL_OK
;

541 
	}
}

547 
HAL_StusTy³Def
 
	$HAL_FLASH_OB_Lock
()

550 
	`CLEAR_BIT
(
FLASH
->
CR
, 
FLASH_CR_OPTWRE
);

552  
HAL_OK
;

553 
	}
}

560 
HAL_StusTy³Def
 
	$HAL_FLASH_OB_Launch
()

563 
	`SET_BIT
(
FLASH
->
CR
, 
FLASH_CR_OBL_LAUNCH
);

566 (
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
FLASH_TIMEOUT_VALUE
));

567 
	}
}

592 
ušt32_t
 
	$HAL_FLASH_G‘E¼Ü
()

594  
pFÏsh
.
E¼ÜCode
;

595 
	}
}

615 
	$FLASH_Prog¿m_H®fWÜd
(
ušt32_t
 
Add»ss
, 
ušt16_t
 
D©a
)

618 
pFÏsh
.
E¼ÜCode
 = 
HAL_FLASH_ERROR_NONE
;

621 
	`SET_BIT
(
FLASH
->
CR
, 
FLASH_CR_PG
);

624 *(
__IO
 
ušt16_t
*)
Add»ss
 = 
D©a
;

625 
	}
}

632 
HAL_StusTy³Def
 
	$FLASH_Wa™FÜLa¡O³¿tiÚ
(
ušt32_t
 
Timeout
)

638 
ušt32_t
 
tick¡¬t
 = 
	`HAL_G‘Tick
();

640 
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_BSY
))

642 ià(
Timeout
 !ð
HAL_MAX_DELAY
)

644 if((
Timeout
 =ð0Uè|| ((
	`HAL_G‘Tick
()-
tick¡¬t
) > Timeout))

646  
HAL_TIMEOUT
;

652 ià(
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_EOP
))

655 
	`__HAL_FLASH_CLEAR_FLAG
(
FLASH_FLAG_EOP
);

658 if(
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_WRPERR
) ||

659 
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_PGERR
))

662 
	`FLASH_S‘E¼ÜCode
();

663  
HAL_ERROR
;

667  
HAL_OK
;

668 
	}
}

675 
	$FLASH_S‘E¼ÜCode
()

677 
ušt32_t
 
æags
 = 0U;

679 if(
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_WRPERR
))

681 
pFÏsh
.
E¼ÜCode
 |ð
HAL_FLASH_ERROR_WRP
;

682 
æags
 |ð
FLASH_FLAG_WRPERR
;

684 if(
	`__HAL_FLASH_GET_FLAG
(
FLASH_FLAG_PGERR
))

686 
pFÏsh
.
E¼ÜCode
 |ð
HAL_FLASH_ERROR_PROG
;

687 
æags
 |ð
FLASH_FLAG_PGERR
;

690 
	`__HAL_FLASH_CLEAR_FLAG
(
æags
);

691 
	}
}

	@i2c_oled/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_hal_flash_ex.c

59 
	~"¡m32f0xx_h®.h
"

64 #ifdeà
HAL_FLASH_MODULE_ENABLED


73 
FLASH_ProûssTy³Def
 
pFÏsh
;

92 
	#FLASH_POSITION_IWDGSW_BIT
 8U

	)

93 
	#FLASH_POSITION_OB_USERDATA0_BIT
 16U

	)

94 
	#FLASH_POSITION_OB_USERDATA1_BIT
 24U

	)

113 
FLASH_MassE¿£
();

114 
FLASH_PageE¿£
(
ušt32_t
 
PageAdd»ss
);

117 
HAL_StusTy³Def
 
FLASH_OB_EÇbËWRP
(
ušt32_t
 
Wr™ePrÙeùPage
);

118 
HAL_StusTy³Def
 
FLASH_OB_Di§bËWRP
(
ušt32_t
 
Wr™ePrÙeùPage
);

119 
HAL_StusTy³Def
 
FLASH_OB_RDP_Lev–CÚfig
(
ušt8_t
 
R—dPrÙeùLev–
);

120 
HAL_StusTy³Def
 
FLASH_OB_U£rCÚfig
(
ušt8_t
 
U£rCÚfig
);

121 
HAL_StusTy³Def
 
FLASH_OB_Prog¿mD©a
(
ušt32_t
 
Add»ss
, 
ušt8_t
 
D©a
);

122 
ušt32_t
 
FLASH_OB_G‘WRP
();

123 
ušt32_t
 
FLASH_OB_G‘RDP
();

124 
ušt8_t
 
FLASH_OB_G‘U£r
();

175 
HAL_StusTy³Def
 
	$HAL_FLASHEx_E¿£
(
FLASH_E¿£In™Ty³Def
 *
pE¿£In™
, 
ušt32_t
 *
PageE¼Ü
)

177 
HAL_StusTy³Def
 
¡©us
 = 
HAL_ERROR
;

178 
ušt32_t
 
add»ss
 = 0U;

181 
	`__HAL_LOCK
(&
pFÏsh
);

184 
	`as£¹_·¿m
(
	`IS_FLASH_TYPEERASE
(
pE¿£In™
->
Ty³E¿£
));

186 ià(
pE¿£In™
->
Ty³E¿£
 =ð
FLASH_TYPEERASE_MASSERASE
)

190 ià(
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
è=ð
HAL_OK
)

193 
	`FLASH_MassE¿£
();

196 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

199 
	`CLEAR_BIT
(
FLASH
->
CR
, 
FLASH_CR_MER
);

206 
	`as£¹_·¿m
(
	`IS_FLASH_PROGRAM_ADDRESS
(
pE¿£In™
->
PageAdd»ss
));

207 
	`as£¹_·¿m
(
	`IS_FLASH_NB_PAGES
(
pE¿£In™
->
PageAdd»ss
,…E¿£In™->
NbPages
));

211 ià(
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
è=ð
HAL_OK
)

214 *
PageE¼Ü
 = 0xFFFFFFFFU;

217 
add»ss
 = 
pE¿£In™
->
PageAdd»ss
;

218 
add»ss
 < ((
pE¿£In™
->
NbPages
 * 
FLASH_PAGE_SIZE
è+…E¿£In™->
PageAdd»ss
);

219 
add»ss
 +ð
FLASH_PAGE_SIZE
)

221 
	`FLASH_PageE¿£
(
add»ss
);

224 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

227 
	`CLEAR_BIT
(
FLASH
->
CR
, 
FLASH_CR_PER
);

229 ià(
¡©us
 !ð
HAL_OK
)

232 *
PageE¼Ü
 = 
add»ss
;

240 
	`__HAL_UNLOCK
(&
pFÏsh
);

242  
¡©us
;

243 
	}
}

256 
HAL_StusTy³Def
 
	$HAL_FLASHEx_E¿£_IT
(
FLASH_E¿£In™Ty³Def
 *
pE¿£In™
)

258 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

261 
	`__HAL_LOCK
(&
pFÏsh
);

264 ià(
pFÏsh
.
Proûdu»OnGošg
 !ð
FLASH_PROC_NONE
)

266  
HAL_ERROR
;

270 
	`as£¹_·¿m
(
	`IS_FLASH_TYPEERASE
(
pE¿£In™
->
Ty³E¿£
));

273 
	`__HAL_FLASH_ENABLE_IT
(
FLASH_IT_EOP
 | 
FLASH_IT_ERR
);

275 ià(
pE¿£In™
->
Ty³E¿£
 =ð
FLASH_TYPEERASE_MASSERASE
)

278 
pFÏsh
.
Proûdu»OnGošg
 = 
FLASH_PROC_MASSERASE
;

279 
	`FLASH_MassE¿£
();

286 
	`as£¹_·¿m
(
	`IS_FLASH_PROGRAM_ADDRESS
(
pE¿£In™
->
PageAdd»ss
));

287 
	`as£¹_·¿m
(
	`IS_FLASH_NB_PAGES
(
pE¿£In™
->
PageAdd»ss
,…E¿£In™->
NbPages
));

289 
pFÏsh
.
Proûdu»OnGošg
 = 
FLASH_PROC_PAGEERASE
;

290 
pFÏsh
.
D©aRemaššg
 = 
pE¿£In™
->
NbPages
;

291 
pFÏsh
.
Add»ss
 = 
pE¿£In™
->
PageAdd»ss
;

294 
	`FLASH_PageE¿£
(
pE¿£In™
->
PageAdd»ss
);

297  
¡©us
;

298 
	}
}

329 
HAL_StusTy³Def
 
	$HAL_FLASHEx_OBE¿£
()

331 
ušt8_t
 
rd±mp
 = 
OB_RDP_LEVEL_0
;

332 
HAL_StusTy³Def
 
¡©us
 = 
HAL_ERROR
;

335 
rd±mp
 = 
	`FLASH_OB_G‘RDP
();

338 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

340 if(
¡©us
 =ð
HAL_OK
)

343 
pFÏsh
.
E¼ÜCode
 = 
HAL_FLASH_ERROR_NONE
;

346 
	`SET_BIT
(
FLASH
->
CR
, 
FLASH_CR_OPTER
);

347 
	`SET_BIT
(
FLASH
->
CR
, 
FLASH_CR_STRT
);

350 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

353 
	`CLEAR_BIT
(
FLASH
->
CR
, 
FLASH_CR_OPTER
);

355 if(
¡©us
 =ð
HAL_OK
)

358 
¡©us
 = 
	`FLASH_OB_RDP_Lev–CÚfig
(
rd±mp
);

363  
¡©us
;

364 
	}
}

378 
HAL_StusTy³Def
 
	$HAL_FLASHEx_OBProg¿m
(
FLASH_OBProg¿mIn™Ty³Def
 *
pOBIn™
)

380 
HAL_StusTy³Def
 
¡©us
 = 
HAL_ERROR
;

383 
	`__HAL_LOCK
(&
pFÏsh
);

386 
	`as£¹_·¿m
(
	`IS_OPTIONBYTE
(
pOBIn™
->
O±iÚTy³
));

389 if((
pOBIn™
->
O±iÚTy³
 & 
OPTIONBYTE_WRP
) == OPTIONBYTE_WRP)

391 
	`as£¹_·¿m
(
	`IS_WRPSTATE
(
pOBIn™
->
WRPS‹
));

392 ià(
pOBIn™
->
WRPS‹
 =ð
OB_WRPSTATE_ENABLE
)

395 
¡©us
 = 
	`FLASH_OB_EÇbËWRP
(
pOBIn™
->
WRPPage
);

400 
¡©us
 = 
	`FLASH_OB_Di§bËWRP
(
pOBIn™
->
WRPPage
);

402 ià(
¡©us
 !ð
HAL_OK
)

405 
	`__HAL_UNLOCK
(&
pFÏsh
);

406  
¡©us
;

411 if((
pOBIn™
->
O±iÚTy³
 & 
OPTIONBYTE_RDP
) == OPTIONBYTE_RDP)

413 
¡©us
 = 
	`FLASH_OB_RDP_Lev–CÚfig
(
pOBIn™
->
RDPLev–
);

414 ià(
¡©us
 !ð
HAL_OK
)

417 
	`__HAL_UNLOCK
(&
pFÏsh
);

418  
¡©us
;

423 if((
pOBIn™
->
O±iÚTy³
 & 
OPTIONBYTE_USER
) == OPTIONBYTE_USER)

425 
¡©us
 = 
	`FLASH_OB_U£rCÚfig
(
pOBIn™
->
USERCÚfig
);

426 ià(
¡©us
 !ð
HAL_OK
)

429 
	`__HAL_UNLOCK
(&
pFÏsh
);

430  
¡©us
;

435 if((
pOBIn™
->
O±iÚTy³
 & 
OPTIONBYTE_DATA
) == OPTIONBYTE_DATA)

437 
¡©us
 = 
	`FLASH_OB_Prog¿mD©a
(
pOBIn™
->
DATAAdd»ss
,…OBIn™->
DATAD©a
);

438 ià(
¡©us
 !ð
HAL_OK
)

441 
	`__HAL_UNLOCK
(&
pFÏsh
);

442  
¡©us
;

447 
	`__HAL_UNLOCK
(&
pFÏsh
);

449  
¡©us
;

450 
	}
}

459 
	$HAL_FLASHEx_OBG‘CÚfig
(
FLASH_OBProg¿mIn™Ty³Def
 *
pOBIn™
)

461 
pOBIn™
->
O±iÚTy³
 = 
OPTIONBYTE_WRP
 | 
OPTIONBYTE_RDP
 | 
OPTIONBYTE_USER
;

464 
pOBIn™
->
WRPPage
 = 
	`FLASH_OB_G‘WRP
();

467 
pOBIn™
->
RDPLev–
 = 
	`FLASH_OB_G‘RDP
();

470 
pOBIn™
->
USERCÚfig
 = 
	`FLASH_OB_G‘U£r
();

471 
	}
}

481 
ušt32_t
 
	$HAL_FLASHEx_OBG‘U£rD©a
(
ušt32_t
 
DATAAd»ss
)

483 
ušt32_t
 
v®ue
 = 0U;

485 ià(
DATAAd»ss
 =ð
OB_DATA_ADDRESS_DATA0
)

488 
v®ue
 = 
	`READ_BIT
(
FLASH
->
OBR
, 
FLASH_OBR_DATA0
è>> 
FLASH_POSITION_OB_USERDATA0_BIT
;

493 
v®ue
 = 
	`READ_BIT
(
FLASH
->
OBR
, 
FLASH_OBR_DATA1
è>> 
FLASH_POSITION_OB_USERDATA1_BIT
;

496  
v®ue
;

497 
	}
}

516 
	$FLASH_MassE¿£
()

519 
pFÏsh
.
E¼ÜCode
 = 
HAL_FLASH_ERROR_NONE
;

522 
	`SET_BIT
(
FLASH
->
CR
, 
FLASH_CR_MER
);

523 
	`SET_BIT
(
FLASH
->
CR
, 
FLASH_CR_STRT
);

524 
	}
}

537 
HAL_StusTy³Def
 
	$FLASH_OB_EÇbËWRP
(
ušt32_t
 
Wr™ePrÙeùPage
)

539 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

540 
ušt16_t
 
WRP0_D©a
 = 0xFFFFU;

541 #ià
	`defšed
(
OB_WRP1_WRP1
)

542 
ušt16_t
 
WRP1_D©a
 = 0xFFFFU;

544 #ià
	`defšed
(
OB_WRP2_WRP2
)

545 
ušt16_t
 
WRP2_D©a
 = 0xFFFFU;

547 #ià
	`defšed
(
OB_WRP3_WRP3
)

548 
ušt16_t
 
WRP3_D©a
 = 0xFFFFU;

552 
	`as£¹_·¿m
(
	`IS_OB_WRP
(
Wr™ePrÙeùPage
));

555 
Wr™ePrÙeùPage
 = (
ušt32_t
)(~((~
	`FLASH_OB_G‘WRP
()) | WriteProtectPage));

557 #ià
	`defšed
(
OB_WRP_PAGES0TO15MASK
)

558 
WRP0_D©a
 = (
ušt16_t
)(
Wr™ePrÙeùPage
 & 
OB_WRP_PAGES0TO15MASK
);

559 #–ià
	`defšed
(
OB_WRP_PAGES0TO31MASK
)

560 
WRP0_D©a
 = (
ušt16_t
)(
Wr™ePrÙeùPage
 & 
OB_WRP_PAGES0TO31MASK
);

563 #ià
	`defšed
(
OB_WRP_PAGES16TO31MASK
)

564 
WRP1_D©a
 = (
ušt16_t
)((
Wr™ePrÙeùPage
 & 
OB_WRP_PAGES16TO31MASK
) >> 8U);

565 #–ià
	`defšed
(
OB_WRP_PAGES32TO63MASK
)

566 
WRP1_D©a
 = (
ušt16_t
)((
Wr™ePrÙeùPage
 & 
OB_WRP_PAGES32TO63MASK
) >> 8U);

569 #ià
	`defšed
(
OB_WRP_PAGES32TO47MASK
)

570 
WRP2_D©a
 = (
ušt16_t
)((
Wr™ePrÙeùPage
 & 
OB_WRP_PAGES32TO47MASK
) >> 16U);

573 #ià
	`defšed
(
OB_WRP_PAGES48TO63MASK
)

574 
WRP3_D©a
 = (
ušt16_t
)((
Wr™ePrÙeùPage
 & 
OB_WRP_PAGES48TO63MASK
) >> 24U);

575 #–ià
	`defšed
(
OB_WRP_PAGES48TO127MASK
)

576 
WRP3_D©a
 = (
ušt16_t
)((
Wr™ePrÙeùPage
 & 
OB_WRP_PAGES48TO127MASK
) >> 24U);

580 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

582 if(
¡©us
 =ð
HAL_OK
)

585 
pFÏsh
.
E¼ÜCode
 = 
HAL_FLASH_ERROR_NONE
;

588 
¡©us
 = 
	`HAL_FLASHEx_OBE¿£
();

589 ià(
¡©us
 =ð
HAL_OK
)

592 
	`SET_BIT
(
FLASH
->
CR
, 
FLASH_CR_OPTPG
);

594 #ià
	`defšed
(
OB_WRP0_WRP0
)

595 if(
WRP0_D©a
 != 0xFFU)

597 
OB
->
WRP0
 &ð
WRP0_D©a
;

600 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

604 #ià
	`defšed
(
OB_WRP1_WRP1
)

605 if((
¡©us
 =ð
HAL_OK
è&& (
WRP1_D©a
 != 0xFFU))

607 
OB
->
WRP1
 &ð
WRP1_D©a
;

610 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

614 #ià
	`defšed
(
OB_WRP2_WRP2
)

615 if((
¡©us
 =ð
HAL_OK
è&& (
WRP2_D©a
 != 0xFFU))

617 
OB
->
WRP2
 &ð
WRP2_D©a
;

620 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

624 #ià
	`defšed
(
OB_WRP3_WRP3
)

625 if((
¡©us
 =ð
HAL_OK
è&& (
WRP3_D©a
 != 0xFFU))

627 
OB
->
WRP3
 &ð
WRP3_D©a
;

630 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

635 
	`CLEAR_BIT
(
FLASH
->
CR
, 
FLASH_CR_OPTPG
);

639  
¡©us
;

640 
	}
}

653 
HAL_StusTy³Def
 
	$FLASH_OB_Di§bËWRP
(
ušt32_t
 
Wr™ePrÙeùPage
)

655 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

656 
ušt16_t
 
WRP0_D©a
 = 0xFFFFU;

657 #ià
	`defšed
(
OB_WRP1_WRP1
)

658 
ušt16_t
 
WRP1_D©a
 = 0xFFFFU;

660 #ià
	`defšed
(
OB_WRP2_WRP2
)

661 
ušt16_t
 
WRP2_D©a
 = 0xFFFFU;

663 #ià
	`defšed
(
OB_WRP3_WRP3
)

664 
ušt16_t
 
WRP3_D©a
 = 0xFFFFU;

668 
	`as£¹_·¿m
(
	`IS_OB_WRP
(
Wr™ePrÙeùPage
));

671 
Wr™ePrÙeùPage
 = (
	`FLASH_OB_G‘WRP
() | WriteProtectPage);

673 #ià
	`defšed
(
OB_WRP_PAGES0TO15MASK
)

674 
WRP0_D©a
 = (
ušt16_t
)(
Wr™ePrÙeùPage
 & 
OB_WRP_PAGES0TO15MASK
);

675 #–ià
	`defšed
(
OB_WRP_PAGES0TO31MASK
)

676 
WRP0_D©a
 = (
ušt16_t
)(
Wr™ePrÙeùPage
 & 
OB_WRP_PAGES0TO31MASK
);

679 #ià
	`defšed
(
OB_WRP_PAGES16TO31MASK
)

680 
WRP1_D©a
 = (
ušt16_t
)((
Wr™ePrÙeùPage
 & 
OB_WRP_PAGES16TO31MASK
) >> 8U);

681 #–ià
	`defšed
(
OB_WRP_PAGES32TO63MASK
)

682 
WRP1_D©a
 = (
ušt16_t
)((
Wr™ePrÙeùPage
 & 
OB_WRP_PAGES32TO63MASK
) >> 8U);

685 #ià
	`defšed
(
OB_WRP_PAGES32TO47MASK
)

686 
WRP2_D©a
 = (
ušt16_t
)((
Wr™ePrÙeùPage
 & 
OB_WRP_PAGES32TO47MASK
) >> 16U);

689 #ià
	`defšed
(
OB_WRP_PAGES48TO63MASK
)

690 
WRP3_D©a
 = (
ušt16_t
)((
Wr™ePrÙeùPage
 & 
OB_WRP_PAGES48TO63MASK
) >> 24U);

691 #–ià
	`defšed
(
OB_WRP_PAGES48TO127MASK
)

692 
WRP3_D©a
 = (
ušt16_t
)((
Wr™ePrÙeùPage
 & 
OB_WRP_PAGES48TO127MASK
) >> 24U);

697 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

699 if(
¡©us
 =ð
HAL_OK
)

702 
pFÏsh
.
E¼ÜCode
 = 
HAL_FLASH_ERROR_NONE
;

705 
¡©us
 = 
	`HAL_FLASHEx_OBE¿£
();

706 ià(
¡©us
 =ð
HAL_OK
)

708 
	`SET_BIT
(
FLASH
->
CR
, 
FLASH_CR_OPTPG
);

710 #ià
	`defšed
(
OB_WRP0_WRP0
)

711 if(
WRP0_D©a
 != 0xFFU)

713 
OB
->
WRP0
 |ð
WRP0_D©a
;

716 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

720 #ià
	`defšed
(
OB_WRP1_WRP1
)

721 if((
¡©us
 =ð
HAL_OK
è&& (
WRP1_D©a
 != 0xFFU))

723 
OB
->
WRP1
 |ð
WRP1_D©a
;

726 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

730 #ià
	`defšed
(
OB_WRP2_WRP2
)

731 if((
¡©us
 =ð
HAL_OK
è&& (
WRP2_D©a
 != 0xFFU))

733 
OB
->
WRP2
 |ð
WRP2_D©a
;

736 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

740 #ià
	`defšed
(
OB_WRP3_WRP3
)

741 if((
¡©us
 =ð
HAL_OK
è&& (
WRP3_D©a
 != 0xFFU))

743 
OB
->
WRP3
 |ð
WRP3_D©a
;

746 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

751 
	`CLEAR_BIT
(
FLASH
->
CR
, 
FLASH_CR_OPTPG
);

754  
¡©us
;

755 
	}
}

767 
HAL_StusTy³Def
 
	$FLASH_OB_RDP_Lev–CÚfig
(
ušt8_t
 
R—dPrÙeùLev–
)

769 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

772 
	`as£¹_·¿m
(
	`IS_OB_RDP_LEVEL
(
R—dPrÙeùLev–
));

775 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

777 if(
¡©us
 =ð
HAL_OK
)

780 
pFÏsh
.
E¼ÜCode
 = 
HAL_FLASH_ERROR_NONE
;

783 
	`SET_BIT
(
FLASH
->
CR
, 
FLASH_CR_OPTER
);

784 
	`SET_BIT
(
FLASH
->
CR
, 
FLASH_CR_STRT
);

787 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

790 
	`CLEAR_BIT
(
FLASH
->
CR
, 
FLASH_CR_OPTER
);

792 if(
¡©us
 =ð
HAL_OK
)

795 
	`SET_BIT
(
FLASH
->
CR
, 
FLASH_CR_OPTPG
);

797 
	`WRITE_REG
(
OB
->
RDP
, 
R—dPrÙeùLev–
);

800 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

803 
	`CLEAR_BIT
(
FLASH
->
CR
, 
FLASH_CR_OPTPG
);

807  
¡©us
;

808 
	}
}

818 
HAL_StusTy³Def
 
	$FLASH_OB_U£rCÚfig
(
ušt8_t
 
U£rCÚfig
)

820 
HAL_StusTy³Def
 
¡©us
 = 
HAL_OK
;

823 
	`as£¹_·¿m
(
	`IS_OB_IWDG_SOURCE
((
U£rCÚfig
&
OB_IWDG_SW
)));

824 
	`as£¹_·¿m
(
	`IS_OB_STOP_SOURCE
((
U£rCÚfig
&
OB_STOP_NO_RST
)));

825 
	`as£¹_·¿m
(
	`IS_OB_STDBY_SOURCE
((
U£rCÚfig
&
OB_STDBY_NO_RST
)));

826 
	`as£¹_·¿m
(
	`IS_OB_BOOT1
((
U£rCÚfig
&
OB_BOOT1_SET
)));

827 
	`as£¹_·¿m
(
	`IS_OB_VDDA_ANALOG
((
U£rCÚfig
&
OB_VDDA_ANALOG_ON
)));

828 
	`as£¹_·¿m
(
	`IS_OB_SRAM_PARITY
((
U£rCÚfig
&
OB_SRAM_PARITY_RESET
)));

829 #ià
	`defšed
(
FLASH_OBR_BOOT_SEL
)

830 
	`as£¹_·¿m
(
	`IS_OB_BOOT_SEL
((
U£rCÚfig
&
OB_BOOT_SEL_SET
)));

831 
	`as£¹_·¿m
(
	`IS_OB_BOOT0
((
U£rCÚfig
&
OB_BOOT0_SET
)));

835 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

837 if(
¡©us
 =ð
HAL_OK
)

840 
pFÏsh
.
E¼ÜCode
 = 
HAL_FLASH_ERROR_NONE
;

843 
	`SET_BIT
(
FLASH
->
CR
, 
FLASH_CR_OPTPG
);

845 #ià
	`defšed
(
FLASH_OBR_BOOT_SEL
)

846 
OB
->
USER
 = 
U£rCÚfig
;

848 
OB
->
USER
 = (
U£rCÚfig
 | 0x88U);

852 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

855 
	`CLEAR_BIT
(
FLASH
->
CR
, 
FLASH_CR_OPTPG
);

858  
¡©us
;

859 
	}
}

873 
HAL_StusTy³Def
 
	$FLASH_OB_Prog¿mD©a
(
ušt32_t
 
Add»ss
, 
ušt8_t
 
D©a
)

875 
HAL_StusTy³Def
 
¡©us
 = 
HAL_ERROR
;

878 
	`as£¹_·¿m
(
	`IS_OB_DATA_ADDRESS
(
Add»ss
));

881 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

883 if(
¡©us
 =ð
HAL_OK
)

886 
pFÏsh
.
E¼ÜCode
 = 
HAL_FLASH_ERROR_NONE
;

889 
	`SET_BIT
(
FLASH
->
CR
, 
FLASH_CR_OPTPG
);

890 *(
__IO
 
ušt16_t
*)
Add»ss
 = 
D©a
;

893 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
((
ušt32_t
)
FLASH_TIMEOUT_VALUE
);

896 
	`CLEAR_BIT
(
FLASH
->
CR
, 
FLASH_CR_OPTPG
);

899  
¡©us
;

900 
	}
}

906 
ušt32_t
 
	$FLASH_OB_G‘WRP
()

909  (
ušt32_t
)(
	`READ_REG
(
FLASH
->
WRPR
));

910 
	}
}

920 
ušt32_t
 
	$FLASH_OB_G‘RDP
()

922 
ušt32_t
 
tmp_»g
 = 0U;

925 
tmp_»g
 = 
	`READ_BIT
(
FLASH
->
OBR
, (
FLASH_OBR_RDPRT1
 | 
FLASH_OBR_RDPRT2
));

927 ià(
tmp_»g
 =ð
FLASH_OBR_RDPRT1
)

929  
OB_RDP_LEVEL_1
;

931 ià(
tmp_»g
 =ð
FLASH_OBR_RDPRT2
)

933  
OB_RDP_LEVEL_2
;

937  
OB_RDP_LEVEL_0
;

939 
	}
}

947 
ušt8_t
 
	$FLASH_OB_G‘U£r
()

950  (
ušt8_t
)((
	`READ_REG
(
FLASH
->
OBR
è& 
FLASH_OBR_USER
è>> 
FLASH_POSITION_IWDGSW_BIT
);

951 
	}
}

976 
	$FLASH_PageE¿£
(
ušt32_t
 
PageAdd»ss
)

979 
pFÏsh
.
E¼ÜCode
 = 
HAL_FLASH_ERROR_NONE
;

982 
	`SET_BIT
(
FLASH
->
CR
, 
FLASH_CR_PER
);

983 
	`WRITE_REG
(
FLASH
->
AR
, 
PageAdd»ss
);

984 
	`SET_BIT
(
FLASH
->
CR
, 
FLASH_CR_STRT
);

985 
	}
}

	@i2c_oled/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_hal_gpio.c

127 
	~"¡m32f0xx_h®.h
"

138 #ifdeà
HAL_GPIO_MODULE_ENABLED


145 
	#GPIO_MODE
 (0x00000003U)

	)

146 
	#EXTI_MODE
 (0x10000000U)

	)

147 
	#GPIO_MODE_IT
 (0x00010000U)

	)

148 
	#GPIO_MODE_EVT
 (0x00020000U)

	)

149 
	#RISING_EDGE
 (0x00100000U)

	)

150 
	#FALLING_EDGE
 (0x00200000U)

	)

151 
	#GPIO_OUTPUT_TYPE
 (0x00000010U)

	)

153 
	#GPIO_NUMBER
 (16U)

	)

186 
	$HAL_GPIO_In™
(
GPIO_Ty³Def
 *
GPIOx
, 
GPIO_In™Ty³Def
 *
GPIO_In™
)

188 
ušt32_t
 
pos™iÚ
 = 0x00U;

189 
ušt32_t
 
iocu¼’t
 = 0x00U;

190 
ušt32_t
 
‹mp
 = 0x00U;

193 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_INSTANCE
(
GPIOx
));

194 
	`as£¹_·¿m
(
	`IS_GPIO_PIN
(
GPIO_In™
->
Pš
));

195 
	`as£¹_·¿m
(
	`IS_GPIO_MODE
(
GPIO_In™
->
Mode
));

196 
	`as£¹_·¿m
(
	`IS_GPIO_PULL
(
GPIO_In™
->
PuÎ
));

199 ((
GPIO_In™
->
Pš
è>> 
pos™iÚ
è!ð
RESET
)

202 
iocu¼’t
 = (
GPIO_In™
->
Pš
è& (1U << 
pos™iÚ
);

204 if(
iocu¼’t
)

208 if((
GPIO_In™
->
Mode
 =ð
GPIO_MODE_AF_PP
è|| (GPIO_In™->Mod=ð
GPIO_MODE_AF_OD
))

211 
	`as£¹_·¿m
(
	`IS_GPIO_AF_INSTANCE
(
GPIOx
));

212 
	`as£¹_·¿m
(
	`IS_GPIO_AF
(
GPIO_In™
->
AÉ”Ç‹
));

215 
‹mp
 = 
GPIOx
->
AFR
[
pos™iÚ
 >> 3];

216 
	`CLEAR_BIT
(
‹mp
, 0xFU << ((
ušt32_t
)(
pos™iÚ
 & 0x07U) * 4U)) ;

217 
	`SET_BIT
(
‹mp
, (
ušt32_t
)(
GPIO_In™
->
AÉ”Ç‹
è<< (((ušt32_t)
pos™iÚ
 & 0x07U) * 4U));

218 
GPIOx
->
AFR
[
pos™iÚ
 >> 3U] = 
‹mp
;

222 
‹mp
 = 
GPIOx
->
MODER
;

223 
	`CLEAR_BIT
(
‹mp
, 
GPIO_MODER_MODER0
 << (
pos™iÚ
 * 2U));

224 
	`SET_BIT
(
‹mp
, (
GPIO_In™
->
Mode
 & 
GPIO_MODE
è<< (
pos™iÚ
 * 2U));

225 
GPIOx
->
MODER
 = 
‹mp
;

228 ià((
GPIO_In™
->
Mode
 =ð
GPIO_MODE_OUTPUT_PP
è|| (GPIO_In™->Mod=ð
GPIO_MODE_AF_PP
) ||

229 (
GPIO_In™
->
Mode
 =ð
GPIO_MODE_OUTPUT_OD
è|| (GPIO_In™->Mod=ð
GPIO_MODE_AF_OD
))

232 
	`as£¹_·¿m
(
	`IS_GPIO_SPEED
(
GPIO_In™
->
S³ed
));

234 
‹mp
 = 
GPIOx
->
OSPEEDR
;

235 
	`CLEAR_BIT
(
‹mp
, 
GPIO_OSPEEDER_OSPEEDR0
 << (
pos™iÚ
 * 2U));

236 
	`SET_BIT
(
‹mp
, 
GPIO_In™
->
S³ed
 << (
pos™iÚ
 * 2U));

237 
GPIOx
->
OSPEEDR
 = 
‹mp
;

240 
‹mp
 = 
GPIOx
->
OTYPER
;

241 
	`CLEAR_BIT
(
‹mp
, 
GPIO_OTYPER_OT_0
 << 
pos™iÚ
) ;

242 
	`SET_BIT
(
‹mp
, ((
GPIO_In™
->
Mode
 & 
GPIO_OUTPUT_TYPE
è>> 4Uè<< 
pos™iÚ
);

243 
GPIOx
->
OTYPER
 = 
‹mp
;

247 
‹mp
 = 
GPIOx
->
PUPDR
;

248 
	`CLEAR_BIT
(
‹mp
, 
GPIO_PUPDR_PUPDR0
 << (
pos™iÚ
 * 2U));

249 
	`SET_BIT
(
‹mp
, (
GPIO_In™
->
PuÎ
è<< (
pos™iÚ
 * 2U));

250 
GPIOx
->
PUPDR
 = 
‹mp
;

254 if((
GPIO_In™
->
Mode
 & 
EXTI_MODE
) == EXTI_MODE)

257 
	`__HAL_RCC_SYSCFG_CLK_ENABLE
();

259 
‹mp
 = 
SYSCFG
->
EXTICR
[
pos™iÚ
 >> 2];

260 
	`CLEAR_BIT
(
‹mp
, (0x0FUè<< (4U * (
pos™iÚ
 & 0x03U)));

261 
	`SET_BIT
(
‹mp
, (
	`GPIO_GET_INDEX
(
GPIOx
)è<< (4U * (
pos™iÚ
 & 0x03U)));

262 
SYSCFG
->
EXTICR
[
pos™iÚ
 >> 2] = 
‹mp
;

265 
‹mp
 = 
EXTI
->
IMR
;

266 
	`CLEAR_BIT
(
‹mp
, (
ušt32_t
)
iocu¼’t
);

267 if((
GPIO_In™
->
Mode
 & 
GPIO_MODE_IT
) == GPIO_MODE_IT)

269 
	`SET_BIT
(
‹mp
, 
iocu¼’t
);

271 
EXTI
->
IMR
 = 
‹mp
;

273 
‹mp
 = 
EXTI
->
EMR
;

274 
	`CLEAR_BIT
(
‹mp
, (
ušt32_t
)
iocu¼’t
);

275 if((
GPIO_In™
->
Mode
 & 
GPIO_MODE_EVT
) == GPIO_MODE_EVT)

277 
	`SET_BIT
(
‹mp
, 
iocu¼’t
);

279 
EXTI
->
EMR
 = 
‹mp
;

282 
‹mp
 = 
EXTI
->
RTSR
;

283 
	`CLEAR_BIT
(
‹mp
, (
ušt32_t
)
iocu¼’t
);

284 if((
GPIO_In™
->
Mode
 & 
RISING_EDGE
) == RISING_EDGE)

286 
	`SET_BIT
(
‹mp
, 
iocu¼’t
);

288 
EXTI
->
RTSR
 = 
‹mp
;

290 
‹mp
 = 
EXTI
->
FTSR
;

291 
	`CLEAR_BIT
(
‹mp
, (
ušt32_t
)
iocu¼’t
);

292 if((
GPIO_In™
->
Mode
 & 
FALLING_EDGE
) == FALLING_EDGE)

294 
	`SET_BIT
(
‹mp
, 
iocu¼’t
);

296 
EXTI
->
FTSR
 = 
‹mp
;

300 
pos™iÚ
++;

302 
	}
}

311 
	$HAL_GPIO_DeIn™
(
GPIO_Ty³Def
 *
GPIOx
, 
ušt32_t
 
GPIO_Pš
)

313 
ušt32_t
 
pos™iÚ
 = 0x00U;

314 
ušt32_t
 
iocu¼’t
 = 0x00U;

315 
ušt32_t
 
tmp
 = 0x00U;

318 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_INSTANCE
(
GPIOx
));

319 
	`as£¹_·¿m
(
	`IS_GPIO_PIN
(
GPIO_Pš
));

322 (
GPIO_Pš
 >> 
pos™iÚ
è!ð
RESET
)

325 
iocu¼’t
 = 
GPIO_Pš
 & (1U << 
pos™iÚ
);

327 ià(
iocu¼’t
)

331 
	`CLEAR_BIT
(
GPIOx
->
MODER
, 
GPIO_MODER_MODER0
 << (
pos™iÚ
 * 2U));

334 
	`CLEAR_BIT
(
GPIOx
->
AFR
[
pos™iÚ
 >> 3U], 0xFU << ((
ušt32_t
)(position & 0x07U) * 4U)) ;

337 
	`CLEAR_BIT
(
GPIOx
->
OSPEEDR
, 
GPIO_OSPEEDER_OSPEEDR0
 << (
pos™iÚ
 * 2U));

340 
	`CLEAR_BIT
(
GPIOx
->
OTYPER
, 
GPIO_OTYPER_OT_0
 << 
pos™iÚ
) ;

343 
	`CLEAR_BIT
(
GPIOx
->
PUPDR
, 
GPIO_PUPDR_PUPDR0
 << (
pos™iÚ
 * 2U));

348 
tmp
 = 
SYSCFG
->
EXTICR
[
pos™iÚ
 >> 2U];

349 
tmp
 &ð((0x0FUè<< (4U * (
pos™iÚ
 & 0x03U)));

350 if(
tmp
 =ð(
	`GPIO_GET_INDEX
(
GPIOx
è<< (4U * (
pos™iÚ
 & 0x03U))))

352 
tmp
 = (0x0FUè<< (4U * (
pos™iÚ
 & 0x03U));

353 
	`CLEAR_BIT
(
SYSCFG
->
EXTICR
[
pos™iÚ
 >> 2U], 
tmp
);

356 
	`CLEAR_BIT
(
EXTI
->
IMR
, (
ušt32_t
)
iocu¼’t
);

357 
	`CLEAR_BIT
(
EXTI
->
EMR
, (
ušt32_t
)
iocu¼’t
);

360 
	`CLEAR_BIT
(
EXTI
->
RTSR
, (
ušt32_t
)
iocu¼’t
);

361 
	`CLEAR_BIT
(
EXTI
->
FTSR
, (
ušt32_t
)
iocu¼’t
);

365 
pos™iÚ
++;

367 
	}
}

392 
GPIO_PšS‹
 
	$HAL_GPIO_R—dPš
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
)

394 
GPIO_PšS‹
 
b™¡©us
;

397 
	`as£¹_·¿m
(
	`IS_GPIO_PIN
(
GPIO_Pš
));

399 ià((
GPIOx
->
IDR
 & 
GPIO_Pš
è!ð(
ušt32_t
)
GPIO_PIN_RESET
)

401 
b™¡©us
 = 
GPIO_PIN_SET
;

405 
b™¡©us
 = 
GPIO_PIN_RESET
;

407  
b™¡©us
;

408 
	}
}

425 
	$HAL_GPIO_Wr™ePš
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
, 
GPIO_PšS‹
 
PšS‹
)

428 
	`as£¹_·¿m
(
	`IS_GPIO_PIN
(
GPIO_Pš
));

429 
	`as£¹_·¿m
(
	`IS_GPIO_PIN_ACTION
(
PšS‹
));

431 ià(
PšS‹
 !ð
GPIO_PIN_RESET
)

433 
GPIOx
->
BSRR
 = (
ušt32_t
)
GPIO_Pš
;

437 
GPIOx
->
BRR
 = (
ušt32_t
)
GPIO_Pš
;

439 
	}
}

447 
	$HAL_GPIO_ToggËPš
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
)

450 
	`as£¹_·¿m
(
	`IS_GPIO_PIN
(
GPIO_Pš
));

452 
GPIOx
->
ODR
 ^ð
GPIO_Pš
;

453 
	}
}

466 
HAL_StusTy³Def
 
	$HAL_GPIO_LockPš
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
)

468 
__IO
 
ušt32_t
 
tmp
 = 
GPIO_LCKR_LCKK
;

471 
	`as£¹_·¿m
(
	`IS_GPIO_LOCK_INSTANCE
(
GPIOx
));

472 
	`as£¹_·¿m
(
	`IS_GPIO_PIN
(
GPIO_Pš
));

475 
	`SET_BIT
(
tmp
, 
GPIO_Pš
);

477 
GPIOx
->
LCKR
 = 
tmp
;

479 
GPIOx
->
LCKR
 = 
GPIO_Pš
;

481 
GPIOx
->
LCKR
 = 
tmp
;

483 
tmp
 = 
GPIOx
->
LCKR
;

485 if((
GPIOx
->
LCKR
 & 
GPIO_LCKR_LCKK
è!ð
RESET
)

487  
HAL_OK
;

491  
HAL_ERROR
;

493 
	}
}

500 
	$HAL_GPIO_EXTI_IRQHªdËr
(
ušt16_t
 
GPIO_Pš
)

503 if(
	`__HAL_GPIO_EXTI_GET_IT
(
GPIO_Pš
è!ð
RESET
)

505 
	`__HAL_GPIO_EXTI_CLEAR_IT
(
GPIO_Pš
);

506 
	`HAL_GPIO_EXTI_C®lback
(
GPIO_Pš
);

508 
	}
}

515 
__w—k
 
	$HAL_GPIO_EXTI_C®lback
(
ušt16_t
 
GPIO_Pš
)

518 
	`UNUSED
(
GPIO_Pš
);

523 
	}
}

	@i2c_oled/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_hal_i2c.c

242 
	~"¡m32f0xx_h®.h
"

253 #ifdeà
HAL_I2C_MODULE_ENABLED


261 
	#TIMING_CLEAR_MASK
 (0xF0FFFFFFUè

	)

262 
	#I2C_TIMEOUT_ADDR
 (10000Uè

	)

263 
	#I2C_TIMEOUT_BUSY
 (25Uè

	)

264 
	#I2C_TIMEOUT_DIR
 (25Uè

	)

265 
	#I2C_TIMEOUT_RXNE
 (25Uè

	)

266 
	#I2C_TIMEOUT_STOPF
 (25Uè

	)

267 
	#I2C_TIMEOUT_TC
 (25Uè

	)

268 
	#I2C_TIMEOUT_TCR
 (25Uè

	)

269 
	#I2C_TIMEOUT_TXIS
 (25Uè

	)

270 
	#I2C_TIMEOUT_FLAG
 (25Uè

	)

272 
	#MAX_NBYTE_SIZE
 255U

	)

273 
	#SÏveAddr_SHIFT
 7U

	)

274 
	#SÏveAddr_MSK
 0x06U

	)

277 
	#I2C_STATE_MSK
 ((
ušt32_t
)((
HAL_I2C_STATE_BUSY_TX
 | 
HAL_I2C_STATE_BUSY_RX
è& (~((ušt32_t)
HAL_I2C_STATE_READY
)))è

	)

278 
	#I2C_STATE_NONE
 ((
ušt32_t
)(
HAL_I2C_MODE_NONE
)è

	)

279 
	#I2C_STATE_MASTER_BUSY_TX
 ((
ušt32_t
)((
HAL_I2C_STATE_BUSY_TX
 & 
I2C_STATE_MSK
è| 
HAL_I2C_MODE_MASTER
)è

	)

280 
	#I2C_STATE_MASTER_BUSY_RX
 ((
ušt32_t
)((
HAL_I2C_STATE_BUSY_RX
 & 
I2C_STATE_MSK
è| 
HAL_I2C_MODE_MASTER
)è

	)

281 
	#I2C_STATE_SLAVE_BUSY_TX
 ((
ušt32_t
)((
HAL_I2C_STATE_BUSY_TX
 & 
I2C_STATE_MSK
è| 
HAL_I2C_MODE_SLAVE
)è

	)

282 
	#I2C_STATE_SLAVE_BUSY_RX
 ((
ušt32_t
)((
HAL_I2C_STATE_BUSY_RX
 & 
I2C_STATE_MSK
è| 
HAL_I2C_MODE_SLAVE
)è

	)

283 
	#I2C_STATE_MEM_BUSY_TX
 ((
ušt32_t
)((
HAL_I2C_STATE_BUSY_TX
 & 
I2C_STATE_MSK
è| 
HAL_I2C_MODE_MEM
)è

	)

284 
	#I2C_STATE_MEM_BUSY_RX
 ((
ušt32_t
)((
HAL_I2C_STATE_BUSY_RX
 & 
I2C_STATE_MSK
è| 
HAL_I2C_MODE_MEM
)è

	)

288 
	#I2C_XFER_TX_IT
 (0x00000001U)

	)

289 
	#I2C_XFER_RX_IT
 (0x00000002U)

	)

290 
	#I2C_XFER_LISTEN_IT
 (0x00000004U)

	)

292 
	#I2C_XFER_ERROR_IT
 (0x00000011U)

	)

293 
	#I2C_XFER_CPLT_IT
 (0x00000012U)

	)

294 
	#I2C_XFER_RELOAD_IT
 (0x00000012U)

	)

297 
	#I2C_NO_OPTION_FRAME
 (0xFFFF0000U)

	)

303 
	#I2C_GET_DMA_REMAIN_DATA
(
__HANDLE__
è((((__HANDLE__)->
S‹
è=ð
HAL_I2C_STATE_BUSY_TX
è? \

	)

304 ((
	gušt32_t
)((
	g__HANDLE__
)->
	ghdm©x
->
	gIn¡ªû
->
	gCNDTR
)) : \

305 ((
ušt32_t
)((
__HANDLE__
)->
hdm¬x
->
In¡ªû
->
CNDTR
)))

314 
I2C_DMAMa¡”T¿nsm™C¶t
(
DMA_HªdËTy³Def
 *
hdma
);

315 
I2C_DMAMa¡”ReûiveC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

316 
I2C_DMASÏveT¿nsm™C¶t
(
DMA_HªdËTy³Def
 *
hdma
);

317 
I2C_DMASÏveReûiveC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

318 
I2C_DMAE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
);

319 
I2C_DMAAbÜt
(
DMA_HªdËTy³Def
 *
hdma
);

322 
I2C_ITAddrC¶t
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
ITFÏgs
);

323 
I2C_ITMa¡”Sequ’tŸlC¶t
(
I2C_HªdËTy³Def
 *
hi2c
);

324 
I2C_ITSÏveSequ’tŸlC¶t
(
I2C_HªdËTy³Def
 *
hi2c
);

325 
I2C_ITMa¡”C¶t
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
ITFÏgs
);

326 
I2C_ITSÏveC¶t
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
ITFÏgs
);

327 
I2C_ITLi¡’C¶t
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
ITFÏgs
);

328 
I2C_ITE¼Ü
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
E¼ÜCode
);

331 
HAL_StusTy³Def
 
I2C_Reque¡MemÜyWr™e
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt32_t
 
Timeout
, ušt32_ˆ
Tick¡¬t
);

332 
HAL_StusTy³Def
 
I2C_Reque¡MemÜyR—d
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt32_t
 
Timeout
, ušt32_ˆ
Tick¡¬t
);

335 
HAL_StusTy³Def
 
I2C_Ma¡”_ISR_IT
(
__I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
ITFÏgs
, ušt32_ˆ
ITSourûs
);

336 
HAL_StusTy³Def
 
I2C_SÏve_ISR_IT
(
__I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
ITFÏgs
, ušt32_ˆ
ITSourûs
);

337 
HAL_StusTy³Def
 
I2C_Ma¡”_ISR_DMA
(
__I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
ITFÏgs
, ušt32_ˆ
ITSourûs
);

338 
HAL_StusTy³Def
 
I2C_SÏve_ISR_DMA
(
__I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
ITFÏgs
, ušt32_ˆ
ITSourûs
);

341 
HAL_StusTy³Def
 
I2C_Wa™OnFÏgUÁžTimeout
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
FÏg
, 
FÏgStus
 
Stus
, ušt32_ˆ
Timeout
, ušt32_ˆ
Tick¡¬t
);

342 
HAL_StusTy³Def
 
I2C_Wa™OnTXISFÏgUÁžTimeout
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
Timeout
, ušt32_ˆ
Tick¡¬t
);

343 
HAL_StusTy³Def
 
I2C_Wa™OnRXNEFÏgUÁžTimeout
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
Timeout
, ušt32_ˆ
Tick¡¬t
);

344 
HAL_StusTy³Def
 
I2C_Wa™OnSTOPFÏgUÁžTimeout
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
Timeout
, ušt32_ˆ
Tick¡¬t
);

345 
HAL_StusTy³Def
 
I2C_IsAcknowËdgeFažed
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
Timeout
, ušt32_ˆ
Tick¡¬t
);

348 
HAL_StusTy³Def
 
I2C_EÇbË_IRQ
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
IÁ”ru±Reque¡
);

349 
HAL_StusTy³Def
 
I2C_Di§bË_IRQ
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
IÁ”ru±Reque¡
);

352 
I2C_Flush_TXDR
(
I2C_HªdËTy³Def
 *
hi2c
);

355 
I2C_T¿nsãrCÚfig
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 
Size
, 
ušt32_t
 
Mode
, ušt32_ˆ
Reque¡
);

404 
HAL_StusTy³Def
 
	$HAL_I2C_In™
(
I2C_HªdËTy³Def
 *
hi2c
)

407 ià(
hi2c
 =ð
NULL
)

409  
HAL_ERROR
;

413 
	`as£¹_·¿m
(
	`IS_I2C_ALL_INSTANCE
(
hi2c
->
In¡ªû
));

414 
	`as£¹_·¿m
(
	`IS_I2C_OWN_ADDRESS1
(
hi2c
->
In™
.
OwnAdd»ss1
));

415 
	`as£¹_·¿m
(
	`IS_I2C_ADDRESSING_MODE
(
hi2c
->
In™
.
Add»ssšgMode
));

416 
	`as£¹_·¿m
(
	`IS_I2C_DUAL_ADDRESS
(
hi2c
->
In™
.
Du®Add»ssMode
));

417 
	`as£¹_·¿m
(
	`IS_I2C_OWN_ADDRESS2
(
hi2c
->
In™
.
OwnAdd»ss2
));

418 
	`as£¹_·¿m
(
	`IS_I2C_OWN_ADDRESS2_MASK
(
hi2c
->
In™
.
OwnAdd»ss2Masks
));

419 
	`as£¹_·¿m
(
	`IS_I2C_GENERAL_CALL
(
hi2c
->
In™
.
G’”®C®lMode
));

420 
	`as£¹_·¿m
(
	`IS_I2C_NO_STRETCH
(
hi2c
->
In™
.
NoSŒ‘chMode
));

422 ià(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_RESET
)

425 
hi2c
->
Lock
 = 
HAL_UNLOCKED
;

428 
	`HAL_I2C_M¥In™
(
hi2c
);

431 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY
;

434 
	`__HAL_I2C_DISABLE
(
hi2c
);

438 
hi2c
->
In¡ªû
->
TIMINGR
 = hi2c->
In™
.
Timšg
 & 
TIMING_CLEAR_MASK
;

442 
hi2c
->
In¡ªû
->
OAR1
 &ð~
I2C_OAR1_OA1EN
;

445 ià(
hi2c
->
In™
.
Add»ssšgMode
 =ð
I2C_ADDRESSINGMODE_7BIT
)

447 
hi2c
->
In¡ªû
->
OAR1
 = (
I2C_OAR1_OA1EN
 | hi2c->
In™
.
OwnAdd»ss1
);

451 
hi2c
->
In¡ªû
->
OAR1
 = (
I2C_OAR1_OA1EN
 | 
I2C_OAR1_OA1MODE
 | hi2c->
In™
.
OwnAdd»ss1
);

456 ià(
hi2c
->
In™
.
Add»ssšgMode
 =ð
I2C_ADDRESSINGMODE_10BIT
)

458 
hi2c
->
In¡ªû
->
CR2
 = (
I2C_CR2_ADD10
);

461 
hi2c
->
In¡ªû
->
CR2
 |ð(
I2C_CR2_AUTOEND
 | 
I2C_CR2_NACK
);

465 
hi2c
->
In¡ªû
->
OAR2
 &ð~
I2C_DUALADDRESS_ENABLE
;

468 
hi2c
->
In¡ªû
->
OAR2
 = (hi2c->
In™
.
Du®Add»ssMode
 | hi2c->In™.
OwnAdd»ss2
 | (hi2c->In™.
OwnAdd»ss2Masks
 << 8));

472 
hi2c
->
In¡ªû
->
CR1
 = (hi2c->
In™
.
G’”®C®lMode
 | hi2c->In™.
NoSŒ‘chMode
);

475 
	`__HAL_I2C_ENABLE
(
hi2c
);

477 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

478 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

479 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

480 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

482  
HAL_OK
;

483 
	}
}

491 
HAL_StusTy³Def
 
	$HAL_I2C_DeIn™
(
I2C_HªdËTy³Def
 *
hi2c
)

494 ià(
hi2c
 =ð
NULL
)

496  
HAL_ERROR
;

500 
	`as£¹_·¿m
(
	`IS_I2C_ALL_INSTANCE
(
hi2c
->
In¡ªû
));

502 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY
;

505 
	`__HAL_I2C_DISABLE
(
hi2c
);

508 
	`HAL_I2C_M¥DeIn™
(
hi2c
);

510 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

511 
hi2c
->
S‹
 = 
HAL_I2C_STATE_RESET
;

512 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

513 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

516 
	`__HAL_UNLOCK
(
hi2c
);

518  
HAL_OK
;

519 
	}
}

527 
__w—k
 
	$HAL_I2C_M¥In™
(
I2C_HªdËTy³Def
 *
hi2c
)

530 
	`UNUSED
(
hi2c
);

535 
	}
}

543 
__w—k
 
	$HAL_I2C_M¥DeIn™
(
I2C_HªdËTy³Def
 *
hi2c
)

546 
	`UNUSED
(
hi2c
);

551 
	}
}

627 
HAL_StusTy³Def
 
	$HAL_I2C_Ma¡”_T¿nsm™
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
, 
ušt32_t
 
Timeout
)

629 
ušt32_t
 
tick¡¬t
 = 0U;

631 ià(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

634 
	`__HAL_LOCK
(
hi2c
);

637 
tick¡¬t
 = 
	`HAL_G‘Tick
();

639 ià(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_BUSY
, 
SET
, 
I2C_TIMEOUT_BUSY
, 
tick¡¬t
è!ð
HAL_OK
)

641  
HAL_TIMEOUT
;

644 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_TX
;

645 
hi2c
->
Mode
 = 
HAL_I2C_MODE_MASTER
;

646 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

649 
hi2c
->
pBuffPŒ
 = 
pD©a
;

650 
hi2c
->
XãrCouÁ
 = 
Size
;

651 
hi2c
->
XãrISR
 = 
NULL
;

655 ià(
hi2c
->
XãrCouÁ
 > 
MAX_NBYTE_SIZE
)

657 
hi2c
->
XãrSize
 = 
MAX_NBYTE_SIZE
;

658 
	`I2C_T¿nsãrCÚfig
(
hi2c
, 
DevAdd»ss
, hi2c->
XãrSize
, 
I2C_RELOAD_MODE
, 
I2C_GENERATE_START_WRITE
);

662 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

663 
	`I2C_T¿nsãrCÚfig
(
hi2c
, 
DevAdd»ss
, hi2c->
XãrSize
, 
I2C_AUTOEND_MODE
, 
I2C_GENERATE_START_WRITE
);

666 
hi2c
->
XãrCouÁ
 > 0U)

669 ià(
	`I2C_Wa™OnTXISFÏgUÁžTimeout
(
hi2c
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

671 ià(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

673  
HAL_ERROR
;

677  
HAL_TIMEOUT
;

681 
hi2c
->
In¡ªû
->
TXDR
 = (*hi2c->
pBuffPŒ
++);

682 
hi2c
->
XãrCouÁ
--;

683 
hi2c
->
XãrSize
--;

685 ià((
hi2c
->
XãrSize
 =ð0Uè&& (hi2c->
XãrCouÁ
 != 0U))

688 ià(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_TCR
, 
RESET
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

690  
HAL_TIMEOUT
;

693 ià(
hi2c
->
XãrCouÁ
 > 
MAX_NBYTE_SIZE
)

695 
hi2c
->
XãrSize
 = 
MAX_NBYTE_SIZE
;

696 
	`I2C_T¿nsãrCÚfig
(
hi2c
, 
DevAdd»ss
, hi2c->
XãrSize
, 
I2C_RELOAD_MODE
, 
I2C_NO_STARTSTOP
);

700 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

701 
	`I2C_T¿nsãrCÚfig
(
hi2c
, 
DevAdd»ss
, hi2c->
XãrSize
, 
I2C_AUTOEND_MODE
, 
I2C_NO_STARTSTOP
);

708 ià(
	`I2C_Wa™OnSTOPFÏgUÁžTimeout
(
hi2c
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

710 ià(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

712  
HAL_ERROR
;

716  
HAL_TIMEOUT
;

721 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_STOPF
);

724 
	`I2C_RESET_CR2
(
hi2c
);

726 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

727 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

730 
	`__HAL_UNLOCK
(
hi2c
);

732  
HAL_OK
;

736  
HAL_BUSY
;

738 
	}
}

751 
HAL_StusTy³Def
 
	$HAL_I2C_Ma¡”_Reûive
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
, 
ušt32_t
 
Timeout
)

753 
ušt32_t
 
tick¡¬t
 = 0U;

755 ià(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

758 
	`__HAL_LOCK
(
hi2c
);

761 
tick¡¬t
 = 
	`HAL_G‘Tick
();

763 ià(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_BUSY
, 
SET
, 
I2C_TIMEOUT_BUSY
, 
tick¡¬t
è!ð
HAL_OK
)

765  
HAL_TIMEOUT
;

768 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_RX
;

769 
hi2c
->
Mode
 = 
HAL_I2C_MODE_MASTER
;

770 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

773 
hi2c
->
pBuffPŒ
 = 
pD©a
;

774 
hi2c
->
XãrCouÁ
 = 
Size
;

775 
hi2c
->
XãrISR
 = 
NULL
;

779 ià(
hi2c
->
XãrCouÁ
 > 
MAX_NBYTE_SIZE
)

781 
hi2c
->
XãrSize
 = 
MAX_NBYTE_SIZE
;

782 
	`I2C_T¿nsãrCÚfig
(
hi2c
, 
DevAdd»ss
, hi2c->
XãrSize
, 
I2C_RELOAD_MODE
, 
I2C_GENERATE_START_READ
);

786 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

787 
	`I2C_T¿nsãrCÚfig
(
hi2c
, 
DevAdd»ss
, hi2c->
XãrSize
, 
I2C_AUTOEND_MODE
, 
I2C_GENERATE_START_READ
);

790 
hi2c
->
XãrCouÁ
 > 0U)

793 ià(
	`I2C_Wa™OnRXNEFÏgUÁžTimeout
(
hi2c
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

795 ià(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

797  
HAL_ERROR
;

801  
HAL_TIMEOUT
;

806 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
RXDR
;

807 
hi2c
->
XãrSize
--;

808 
hi2c
->
XãrCouÁ
--;

810 ià((
hi2c
->
XãrSize
 =ð0Uè&& (hi2c->
XãrCouÁ
 != 0U))

813 ià(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_TCR
, 
RESET
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

815  
HAL_TIMEOUT
;

818 ià(
hi2c
->
XãrCouÁ
 > 
MAX_NBYTE_SIZE
)

820 
hi2c
->
XãrSize
 = 
MAX_NBYTE_SIZE
;

821 
	`I2C_T¿nsãrCÚfig
(
hi2c
, 
DevAdd»ss
, hi2c->
XãrSize
, 
I2C_RELOAD_MODE
, 
I2C_NO_STARTSTOP
);

825 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

826 
	`I2C_T¿nsãrCÚfig
(
hi2c
, 
DevAdd»ss
, hi2c->
XãrSize
, 
I2C_AUTOEND_MODE
, 
I2C_NO_STARTSTOP
);

833 ià(
	`I2C_Wa™OnSTOPFÏgUÁžTimeout
(
hi2c
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

835 ià(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

837  
HAL_ERROR
;

841  
HAL_TIMEOUT
;

846 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_STOPF
);

849 
	`I2C_RESET_CR2
(
hi2c
);

851 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

852 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

855 
	`__HAL_UNLOCK
(
hi2c
);

857  
HAL_OK
;

861  
HAL_BUSY
;

863 
	}
}

874 
HAL_StusTy³Def
 
	$HAL_I2C_SÏve_T¿nsm™
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
)

876 
ušt32_t
 
tick¡¬t
 = 0U;

878 ià(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

880 ià((
pD©a
 =ð
NULL
è|| (
Size
 == 0U))

882  
HAL_ERROR
;

885 
	`__HAL_LOCK
(
hi2c
);

888 
tick¡¬t
 = 
	`HAL_G‘Tick
();

890 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_TX
;

891 
hi2c
->
Mode
 = 
HAL_I2C_MODE_SLAVE
;

892 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

895 
hi2c
->
pBuffPŒ
 = 
pD©a
;

896 
hi2c
->
XãrCouÁ
 = 
Size
;

897 
hi2c
->
XãrISR
 = 
NULL
;

900 
hi2c
->
In¡ªû
->
CR2
 &ð~
I2C_CR2_NACK
;

903 ià(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_ADDR
, 
RESET
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

906 
hi2c
->
In¡ªû
->
CR2
 |ð
I2C_CR2_NACK
;

907  
HAL_TIMEOUT
;

911 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_ADDR
);

914 ià(
hi2c
->
In™
.
Add»ssšgMode
 =ð
I2C_ADDRESSINGMODE_10BIT
)

917 ià(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_ADDR
, 
RESET
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

920 
hi2c
->
In¡ªû
->
CR2
 |ð
I2C_CR2_NACK
;

921  
HAL_TIMEOUT
;

925 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_ADDR
);

929 ià(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_DIR
, 
RESET
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

932 
hi2c
->
In¡ªû
->
CR2
 |ð
I2C_CR2_NACK
;

933  
HAL_TIMEOUT
;

936 
hi2c
->
XãrCouÁ
 > 0U)

939 ià(
	`I2C_Wa™OnTXISFÏgUÁžTimeout
(
hi2c
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

942 
hi2c
->
In¡ªû
->
CR2
 |ð
I2C_CR2_NACK
;

944 ià(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

946  
HAL_ERROR
;

950  
HAL_TIMEOUT
;

955 
hi2c
->
In¡ªû
->
TXDR
 = (*hi2c->
pBuffPŒ
++);

956 
hi2c
->
XãrCouÁ
--;

960 ià(
	`I2C_Wa™OnSTOPFÏgUÁžTimeout
(
hi2c
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

963 
hi2c
->
In¡ªû
->
CR2
 |ð
I2C_CR2_NACK
;

965 ià(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

969 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

973  
HAL_TIMEOUT
;

978 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_STOPF
);

981 ià(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_BUSY
, 
SET
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

984 
hi2c
->
In¡ªû
->
CR2
 |ð
I2C_CR2_NACK
;

985  
HAL_TIMEOUT
;

989 
hi2c
->
In¡ªû
->
CR2
 |ð
I2C_CR2_NACK
;

991 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

992 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

995 
	`__HAL_UNLOCK
(
hi2c
);

997  
HAL_OK
;

1001  
HAL_BUSY
;

1003 
	}
}

1014 
HAL_StusTy³Def
 
	$HAL_I2C_SÏve_Reûive
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
Timeout
)

1016 
ušt32_t
 
tick¡¬t
 = 0U;

1018 ià(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

1020 ià((
pD©a
 =ð
NULL
è|| (
Size
 == 0U))

1022  
HAL_ERROR
;

1025 
	`__HAL_LOCK
(
hi2c
);

1028 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1030 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_RX
;

1031 
hi2c
->
Mode
 = 
HAL_I2C_MODE_SLAVE
;

1032 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

1035 
hi2c
->
pBuffPŒ
 = 
pD©a
;

1036 
hi2c
->
XãrCouÁ
 = 
Size
;

1037 
hi2c
->
XãrISR
 = 
NULL
;

1040 
hi2c
->
In¡ªû
->
CR2
 &ð~
I2C_CR2_NACK
;

1043 ià(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_ADDR
, 
RESET
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

1046 
hi2c
->
In¡ªû
->
CR2
 |ð
I2C_CR2_NACK
;

1047  
HAL_TIMEOUT
;

1051 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_ADDR
);

1054 ià(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_DIR
, 
SET
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

1057 
hi2c
->
In¡ªû
->
CR2
 |ð
I2C_CR2_NACK
;

1058  
HAL_TIMEOUT
;

1061 
hi2c
->
XãrCouÁ
 > 0U)

1064 ià(
	`I2C_Wa™OnRXNEFÏgUÁžTimeout
(
hi2c
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

1067 
hi2c
->
In¡ªû
->
CR2
 |ð
I2C_CR2_NACK
;

1070 ià(
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_RXNE
è=ð
SET
)

1073 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
RXDR
;

1074 
hi2c
->
XãrCouÁ
--;

1077 ià(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_TIMEOUT
)

1079  
HAL_TIMEOUT
;

1083  
HAL_ERROR
;

1088 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
RXDR
;

1089 
hi2c
->
XãrCouÁ
--;

1093 ià(
	`I2C_Wa™OnSTOPFÏgUÁžTimeout
(
hi2c
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

1096 
hi2c
->
In¡ªû
->
CR2
 |ð
I2C_CR2_NACK
;

1098 ià(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

1100  
HAL_ERROR
;

1104  
HAL_TIMEOUT
;

1109 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_STOPF
);

1112 ià(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_BUSY
, 
SET
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

1115 
hi2c
->
In¡ªû
->
CR2
 |ð
I2C_CR2_NACK
;

1116  
HAL_TIMEOUT
;

1120 
hi2c
->
In¡ªû
->
CR2
 |ð
I2C_CR2_NACK
;

1122 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

1123 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

1126 
	`__HAL_UNLOCK
(
hi2c
);

1128  
HAL_OK
;

1132  
HAL_BUSY
;

1134 
	}
}

1146 
HAL_StusTy³Def
 
	$HAL_I2C_Ma¡”_T¿nsm™_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
)

1148 
ušt32_t
 
xãrmode
 = 0U;

1150 ià(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

1152 ià(
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BUSY
è=ð
SET
)

1154  
HAL_BUSY
;

1158 
	`__HAL_LOCK
(
hi2c
);

1160 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_TX
;

1161 
hi2c
->
Mode
 = 
HAL_I2C_MODE_MASTER
;

1162 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

1165 
hi2c
->
pBuffPŒ
 = 
pD©a
;

1166 
hi2c
->
XãrCouÁ
 = 
Size
;

1167 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

1168 
hi2c
->
XãrISR
 = 
I2C_Ma¡”_ISR_IT
;

1170 ià(
hi2c
->
XãrCouÁ
 > 
MAX_NBYTE_SIZE
)

1172 
hi2c
->
XãrSize
 = 
MAX_NBYTE_SIZE
;

1173 
xãrmode
 = 
I2C_RELOAD_MODE
;

1177 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

1178 
xãrmode
 = 
I2C_AUTOEND_MODE
;

1183 
	`I2C_T¿nsãrCÚfig
(
hi2c
, 
DevAdd»ss
, hi2c->
XãrSize
, 
xãrmode
, 
I2C_GENERATE_START_WRITE
);

1186 
	`__HAL_UNLOCK
(
hi2c
);

1195 
	`I2C_EÇbË_IRQ
(
hi2c
, 
I2C_XFER_TX_IT
);

1197  
HAL_OK
;

1201  
HAL_BUSY
;

1203 
	}
}

1215 
HAL_StusTy³Def
 
	$HAL_I2C_Ma¡”_Reûive_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
)

1217 
ušt32_t
 
xãrmode
 = 0U;

1219 ià(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

1221 ià(
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BUSY
è=ð
SET
)

1223  
HAL_BUSY
;

1227 
	`__HAL_LOCK
(
hi2c
);

1229 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_RX
;

1230 
hi2c
->
Mode
 = 
HAL_I2C_MODE_MASTER
;

1231 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

1234 
hi2c
->
pBuffPŒ
 = 
pD©a
;

1235 
hi2c
->
XãrCouÁ
 = 
Size
;

1236 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

1237 
hi2c
->
XãrISR
 = 
I2C_Ma¡”_ISR_IT
;

1239 ià(
hi2c
->
XãrCouÁ
 > 
MAX_NBYTE_SIZE
)

1241 
hi2c
->
XãrSize
 = 
MAX_NBYTE_SIZE
;

1242 
xãrmode
 = 
I2C_RELOAD_MODE
;

1246 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

1247 
xãrmode
 = 
I2C_AUTOEND_MODE
;

1252 
	`I2C_T¿nsãrCÚfig
(
hi2c
, 
DevAdd»ss
, hi2c->
XãrSize
, 
xãrmode
, 
I2C_GENERATE_START_READ
);

1255 
	`__HAL_UNLOCK
(
hi2c
);

1264 
	`I2C_EÇbË_IRQ
(
hi2c
, 
I2C_XFER_RX_IT
);

1266  
HAL_OK
;

1270  
HAL_BUSY
;

1272 
	}
}

1282 
HAL_StusTy³Def
 
	$HAL_I2C_SÏve_T¿nsm™_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
)

1284 ià(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

1287 
	`__HAL_LOCK
(
hi2c
);

1289 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_TX
;

1290 
hi2c
->
Mode
 = 
HAL_I2C_MODE_SLAVE
;

1291 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

1294 
hi2c
->
In¡ªû
->
CR2
 &ð~
I2C_CR2_NACK
;

1297 
hi2c
->
pBuffPŒ
 = 
pD©a
;

1298 
hi2c
->
XãrCouÁ
 = 
Size
;

1299 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

1300 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

1301 
hi2c
->
XãrISR
 = 
I2C_SÏve_ISR_IT
;

1304 
	`__HAL_UNLOCK
(
hi2c
);

1313 
	`I2C_EÇbË_IRQ
(
hi2c
, 
I2C_XFER_TX_IT
 | 
I2C_XFER_LISTEN_IT
);

1315  
HAL_OK
;

1319  
HAL_BUSY
;

1321 
	}
}

1331 
HAL_StusTy³Def
 
	$HAL_I2C_SÏve_Reûive_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
)

1333 ià(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

1336 
	`__HAL_LOCK
(
hi2c
);

1338 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_RX
;

1339 
hi2c
->
Mode
 = 
HAL_I2C_MODE_SLAVE
;

1340 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

1343 
hi2c
->
In¡ªû
->
CR2
 &ð~
I2C_CR2_NACK
;

1346 
hi2c
->
pBuffPŒ
 = 
pD©a
;

1347 
hi2c
->
XãrCouÁ
 = 
Size
;

1348 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

1349 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

1350 
hi2c
->
XãrISR
 = 
I2C_SÏve_ISR_IT
;

1353 
	`__HAL_UNLOCK
(
hi2c
);

1362 
	`I2C_EÇbË_IRQ
(
hi2c
, 
I2C_XFER_RX_IT
 | 
I2C_XFER_LISTEN_IT
);

1364  
HAL_OK
;

1368  
HAL_BUSY
;

1370 
	}
}

1382 
HAL_StusTy³Def
 
	$HAL_I2C_Ma¡”_T¿nsm™_DMA
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
)

1384 
ušt32_t
 
xãrmode
 = 0U;

1386 ià(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

1388 ià(
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BUSY
è=ð
SET
)

1390  
HAL_BUSY
;

1394 
	`__HAL_LOCK
(
hi2c
);

1396 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_TX
;

1397 
hi2c
->
Mode
 = 
HAL_I2C_MODE_MASTER
;

1398 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

1401 
hi2c
->
pBuffPŒ
 = 
pD©a
;

1402 
hi2c
->
XãrCouÁ
 = 
Size
;

1403 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

1404 
hi2c
->
XãrISR
 = 
I2C_Ma¡”_ISR_DMA
;

1406 ià(
hi2c
->
XãrCouÁ
 > 
MAX_NBYTE_SIZE
)

1408 
hi2c
->
XãrSize
 = 
MAX_NBYTE_SIZE
;

1409 
xãrmode
 = 
I2C_RELOAD_MODE
;

1413 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

1414 
xãrmode
 = 
I2C_AUTOEND_MODE
;

1417 ià(
hi2c
->
XãrSize
 > 0U)

1420 
hi2c
->
hdm©x
->
XãrC¶tC®lback
 = 
I2C_DMAMa¡”T¿nsm™C¶t
;

1423 
hi2c
->
hdm©x
->
XãrE¼ÜC®lback
 = 
I2C_DMAE¼Ü
;

1426 
hi2c
->
hdm©x
->
XãrH®fC¶tC®lback
 = 
NULL
;

1427 
hi2c
->
hdm©x
->
XãrAbÜtC®lback
 = 
NULL
;

1430 
	`HAL_DMA_S¹_IT
(
hi2c
->
hdm©x
, (
ušt32_t
)
pD©a
, (ušt32_t)&hi2c->
In¡ªû
->
TXDR
, hi2c->
XãrSize
);

1434 
	`I2C_T¿nsãrCÚfig
(
hi2c
, 
DevAdd»ss
, hi2c->
XãrSize
, 
xãrmode
, 
I2C_GENERATE_START_WRITE
);

1437 
hi2c
->
XãrCouÁ
 -ðhi2c->
XãrSize
;

1440 
	`__HAL_UNLOCK
(
hi2c
);

1446 
	`I2C_EÇbË_IRQ
(
hi2c
, 
I2C_XFER_ERROR_IT
);

1449 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_TXDMAEN
;

1454 
hi2c
->
XãrISR
 = 
I2C_Ma¡”_ISR_IT
;

1458 
	`I2C_T¿nsãrCÚfig
(
hi2c
, 
DevAdd»ss
, hi2c->
XãrSize
, 
I2C_AUTOEND_MODE
, 
I2C_GENERATE_START_WRITE
);

1461 
	`__HAL_UNLOCK
(
hi2c
);

1469 
	`I2C_EÇbË_IRQ
(
hi2c
, 
I2C_XFER_TX_IT
);

1472  
HAL_OK
;

1476  
HAL_BUSY
;

1478 
	}
}

1490 
HAL_StusTy³Def
 
	$HAL_I2C_Ma¡”_Reûive_DMA
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
)

1492 
ušt32_t
 
xãrmode
 = 0U;

1494 ià(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

1496 ià(
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BUSY
è=ð
SET
)

1498  
HAL_BUSY
;

1502 
	`__HAL_LOCK
(
hi2c
);

1504 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_RX
;

1505 
hi2c
->
Mode
 = 
HAL_I2C_MODE_MASTER
;

1506 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

1509 
hi2c
->
pBuffPŒ
 = 
pD©a
;

1510 
hi2c
->
XãrCouÁ
 = 
Size
;

1511 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

1512 
hi2c
->
XãrISR
 = 
I2C_Ma¡”_ISR_DMA
;

1514 ià(
hi2c
->
XãrCouÁ
 > 
MAX_NBYTE_SIZE
)

1516 
hi2c
->
XãrSize
 = 
MAX_NBYTE_SIZE
;

1517 
xãrmode
 = 
I2C_RELOAD_MODE
;

1521 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

1522 
xãrmode
 = 
I2C_AUTOEND_MODE
;

1525 ià(
hi2c
->
XãrSize
 > 0U)

1528 
hi2c
->
hdm¬x
->
XãrC¶tC®lback
 = 
I2C_DMAMa¡”ReûiveC¶t
;

1531 
hi2c
->
hdm¬x
->
XãrE¼ÜC®lback
 = 
I2C_DMAE¼Ü
;

1534 
hi2c
->
hdm¬x
->
XãrH®fC¶tC®lback
 = 
NULL
;

1535 
hi2c
->
hdm¬x
->
XãrAbÜtC®lback
 = 
NULL
;

1538 
	`HAL_DMA_S¹_IT
(
hi2c
->
hdm¬x
, (
ušt32_t
)&hi2c->
In¡ªû
->
RXDR
, (ušt32_t)
pD©a
, hi2c->
XãrSize
);

1542 
	`I2C_T¿nsãrCÚfig
(
hi2c
, 
DevAdd»ss
, hi2c->
XãrSize
, 
xãrmode
, 
I2C_GENERATE_START_READ
);

1545 
hi2c
->
XãrCouÁ
 -ðhi2c->
XãrSize
;

1548 
	`__HAL_UNLOCK
(
hi2c
);

1554 
	`I2C_EÇbË_IRQ
(
hi2c
, 
I2C_XFER_ERROR_IT
);

1557 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_RXDMAEN
;

1562 
hi2c
->
XãrISR
 = 
I2C_Ma¡”_ISR_IT
;

1566 
	`I2C_T¿nsãrCÚfig
(
hi2c
, 
DevAdd»ss
, hi2c->
XãrSize
, 
I2C_AUTOEND_MODE
, 
I2C_GENERATE_START_READ
);

1569 
	`__HAL_UNLOCK
(
hi2c
);

1577 
	`I2C_EÇbË_IRQ
(
hi2c
, 
I2C_XFER_TX_IT
);

1579  
HAL_OK
;

1583  
HAL_BUSY
;

1585 
	}
}

1595 
HAL_StusTy³Def
 
	$HAL_I2C_SÏve_T¿nsm™_DMA
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
)

1597 ià(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

1599 ià((
pD©a
 =ð
NULL
è|| (
Size
 == 0U))

1601  
HAL_ERROR
;

1604 
	`__HAL_LOCK
(
hi2c
);

1606 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_TX
;

1607 
hi2c
->
Mode
 = 
HAL_I2C_MODE_SLAVE
;

1608 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

1611 
hi2c
->
pBuffPŒ
 = 
pD©a
;

1612 
hi2c
->
XãrCouÁ
 = 
Size
;

1613 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

1614 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

1615 
hi2c
->
XãrISR
 = 
I2C_SÏve_ISR_DMA
;

1618 
hi2c
->
hdm©x
->
XãrC¶tC®lback
 = 
I2C_DMASÏveT¿nsm™C¶t
;

1621 
hi2c
->
hdm©x
->
XãrE¼ÜC®lback
 = 
I2C_DMAE¼Ü
;

1624 
hi2c
->
hdm©x
->
XãrH®fC¶tC®lback
 = 
NULL
;

1625 
hi2c
->
hdm©x
->
XãrAbÜtC®lback
 = 
NULL
;

1628 
	`HAL_DMA_S¹_IT
(
hi2c
->
hdm©x
, (
ušt32_t
)
pD©a
, (ušt32_t)&hi2c->
In¡ªû
->
TXDR
, hi2c->
XãrSize
);

1631 
hi2c
->
In¡ªû
->
CR2
 &ð~
I2C_CR2_NACK
;

1634 
	`__HAL_UNLOCK
(
hi2c
);

1640 
	`I2C_EÇbË_IRQ
(
hi2c
, 
I2C_XFER_LISTEN_IT
);

1643 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_TXDMAEN
;

1645  
HAL_OK
;

1649  
HAL_BUSY
;

1651 
	}
}

1661 
HAL_StusTy³Def
 
	$HAL_I2C_SÏve_Reûive_DMA
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
)

1663 ià(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

1665 ià((
pD©a
 =ð
NULL
è|| (
Size
 == 0U))

1667  
HAL_ERROR
;

1670 
	`__HAL_LOCK
(
hi2c
);

1672 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_RX
;

1673 
hi2c
->
Mode
 = 
HAL_I2C_MODE_SLAVE
;

1674 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

1677 
hi2c
->
pBuffPŒ
 = 
pD©a
;

1678 
hi2c
->
XãrCouÁ
 = 
Size
;

1679 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

1680 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

1681 
hi2c
->
XãrISR
 = 
I2C_SÏve_ISR_DMA
;

1684 
hi2c
->
hdm¬x
->
XãrC¶tC®lback
 = 
I2C_DMASÏveReûiveC¶t
;

1687 
hi2c
->
hdm¬x
->
XãrE¼ÜC®lback
 = 
I2C_DMAE¼Ü
;

1690 
hi2c
->
hdm¬x
->
XãrH®fC¶tC®lback
 = 
NULL
;

1691 
hi2c
->
hdm¬x
->
XãrAbÜtC®lback
 = 
NULL
;

1694 
	`HAL_DMA_S¹_IT
(
hi2c
->
hdm¬x
, (
ušt32_t
)&hi2c->
In¡ªû
->
RXDR
, (ušt32_t)
pD©a
, hi2c->
XãrSize
);

1697 
hi2c
->
In¡ªû
->
CR2
 &ð~
I2C_CR2_NACK
;

1700 
	`__HAL_UNLOCK
(
hi2c
);

1706 
	`I2C_EÇbË_IRQ
(
hi2c
, 
I2C_XFER_LISTEN_IT
);

1709 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_RXDMAEN
;

1711  
HAL_OK
;

1715  
HAL_BUSY
;

1717 
	}
}

1731 
HAL_StusTy³Def
 
	$HAL_I2C_Mem_Wr™e
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
, 
ušt32_t
 
Timeout
)

1733 
ušt32_t
 
tick¡¬t
 = 0U;

1736 
	`as£¹_·¿m
(
	`IS_I2C_MEMADD_SIZE
(
MemAddSize
));

1738 ià(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

1740 ià((
pD©a
 =ð
NULL
è|| (
Size
 == 0U))

1742  
HAL_ERROR
;

1746 
	`__HAL_LOCK
(
hi2c
);

1749 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1751 ià(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_BUSY
, 
SET
, 
I2C_TIMEOUT_BUSY
, 
tick¡¬t
è!ð
HAL_OK
)

1753  
HAL_TIMEOUT
;

1756 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_TX
;

1757 
hi2c
->
Mode
 = 
HAL_I2C_MODE_MEM
;

1758 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

1761 
hi2c
->
pBuffPŒ
 = 
pD©a
;

1762 
hi2c
->
XãrCouÁ
 = 
Size
;

1763 
hi2c
->
XãrISR
 = 
NULL
;

1766 ià(
	`I2C_Reque¡MemÜyWr™e
(
hi2c
, 
DevAdd»ss
, 
MemAdd»ss
, 
MemAddSize
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

1768 ià(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

1771 
	`__HAL_UNLOCK
(
hi2c
);

1772  
HAL_ERROR
;

1777 
	`__HAL_UNLOCK
(
hi2c
);

1778  
HAL_TIMEOUT
;

1783 ià(
hi2c
->
XãrCouÁ
 > 
MAX_NBYTE_SIZE
)

1785 
hi2c
->
XãrSize
 = 
MAX_NBYTE_SIZE
;

1786 
	`I2C_T¿nsãrCÚfig
(
hi2c
, 
DevAdd»ss
, hi2c->
XãrSize
, 
I2C_RELOAD_MODE
, 
I2C_NO_STARTSTOP
);

1790 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

1791 
	`I2C_T¿nsãrCÚfig
(
hi2c
, 
DevAdd»ss
, hi2c->
XãrSize
, 
I2C_AUTOEND_MODE
, 
I2C_NO_STARTSTOP
);

1797 ià(
	`I2C_Wa™OnTXISFÏgUÁžTimeout
(
hi2c
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

1799 ià(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

1801  
HAL_ERROR
;

1805  
HAL_TIMEOUT
;

1810 
hi2c
->
In¡ªû
->
TXDR
 = (*hi2c->
pBuffPŒ
++);

1811 
hi2c
->
XãrCouÁ
--;

1812 
hi2c
->
XãrSize
--;

1814 ià((
hi2c
->
XãrSize
 =ð0Uè&& (hi2c->
XãrCouÁ
 != 0U))

1817 ià(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_TCR
, 
RESET
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

1819  
HAL_TIMEOUT
;

1822 ià(
hi2c
->
XãrCouÁ
 > 
MAX_NBYTE_SIZE
)

1824 
hi2c
->
XãrSize
 = 
MAX_NBYTE_SIZE
;

1825 
	`I2C_T¿nsãrCÚfig
(
hi2c
, 
DevAdd»ss
, hi2c->
XãrSize
, 
I2C_RELOAD_MODE
, 
I2C_NO_STARTSTOP
);

1829 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

1830 
	`I2C_T¿nsãrCÚfig
(
hi2c
, 
DevAdd»ss
, hi2c->
XãrSize
, 
I2C_AUTOEND_MODE
, 
I2C_NO_STARTSTOP
);

1835 
hi2c
->
XãrCouÁ
 > 0U);

1839 ià(
	`I2C_Wa™OnSTOPFÏgUÁžTimeout
(
hi2c
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

1841 ià(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

1843  
HAL_ERROR
;

1847  
HAL_TIMEOUT
;

1852 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_STOPF
);

1855 
	`I2C_RESET_CR2
(
hi2c
);

1857 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

1858 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

1861 
	`__HAL_UNLOCK
(
hi2c
);

1863  
HAL_OK
;

1867  
HAL_BUSY
;

1869 
	}
}

1884 
HAL_StusTy³Def
 
	$HAL_I2C_Mem_R—d
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
, 
ušt32_t
 
Timeout
)

1886 
ušt32_t
 
tick¡¬t
 = 0U;

1889 
	`as£¹_·¿m
(
	`IS_I2C_MEMADD_SIZE
(
MemAddSize
));

1891 ià(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

1893 ià((
pD©a
 =ð
NULL
è|| (
Size
 == 0U))

1895  
HAL_ERROR
;

1899 
	`__HAL_LOCK
(
hi2c
);

1902 
tick¡¬t
 = 
	`HAL_G‘Tick
();

1904 ià(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_BUSY
, 
SET
, 
I2C_TIMEOUT_BUSY
, 
tick¡¬t
è!ð
HAL_OK
)

1906  
HAL_TIMEOUT
;

1909 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_RX
;

1910 
hi2c
->
Mode
 = 
HAL_I2C_MODE_MEM
;

1911 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

1914 
hi2c
->
pBuffPŒ
 = 
pD©a
;

1915 
hi2c
->
XãrCouÁ
 = 
Size
;

1916 
hi2c
->
XãrISR
 = 
NULL
;

1919 ià(
	`I2C_Reque¡MemÜyR—d
(
hi2c
, 
DevAdd»ss
, 
MemAdd»ss
, 
MemAddSize
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

1921 ià(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

1924 
	`__HAL_UNLOCK
(
hi2c
);

1925  
HAL_ERROR
;

1930 
	`__HAL_UNLOCK
(
hi2c
);

1931  
HAL_TIMEOUT
;

1937 ià(
hi2c
->
XãrCouÁ
 > 
MAX_NBYTE_SIZE
)

1939 
hi2c
->
XãrSize
 = 
MAX_NBYTE_SIZE
;

1940 
	`I2C_T¿nsãrCÚfig
(
hi2c
, 
DevAdd»ss
, hi2c->
XãrSize
, 
I2C_RELOAD_MODE
, 
I2C_GENERATE_START_READ
);

1944 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

1945 
	`I2C_T¿nsãrCÚfig
(
hi2c
, 
DevAdd»ss
, hi2c->
XãrSize
, 
I2C_AUTOEND_MODE
, 
I2C_GENERATE_START_READ
);

1951 ià(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_RXNE
, 
RESET
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

1953  
HAL_TIMEOUT
;

1957 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
RXDR
;

1958 
hi2c
->
XãrSize
--;

1959 
hi2c
->
XãrCouÁ
--;

1961 ià((
hi2c
->
XãrSize
 =ð0Uè&& (hi2c->
XãrCouÁ
 != 0U))

1964 ià(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_TCR
, 
RESET
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

1966  
HAL_TIMEOUT
;

1969 ià(
hi2c
->
XãrCouÁ
 > 
MAX_NBYTE_SIZE
)

1971 
hi2c
->
XãrSize
 = 
MAX_NBYTE_SIZE
;

1972 
	`I2C_T¿nsãrCÚfig
(
hi2c
, 
DevAdd»ss
, hi2c->
XãrSize
, 
I2C_RELOAD_MODE
, 
I2C_NO_STARTSTOP
);

1976 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

1977 
	`I2C_T¿nsãrCÚfig
(
hi2c
, 
DevAdd»ss
, hi2c->
XãrSize
, 
I2C_AUTOEND_MODE
, 
I2C_NO_STARTSTOP
);

1981 
hi2c
->
XãrCouÁ
 > 0U);

1985 ià(
	`I2C_Wa™OnSTOPFÏgUÁžTimeout
(
hi2c
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

1987 ià(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

1989  
HAL_ERROR
;

1993  
HAL_TIMEOUT
;

1998 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_STOPF
);

2001 
	`I2C_RESET_CR2
(
hi2c
);

2003 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

2004 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

2007 
	`__HAL_UNLOCK
(
hi2c
);

2009  
HAL_OK
;

2013  
HAL_BUSY
;

2015 
	}
}

2028 
HAL_StusTy³Def
 
	$HAL_I2C_Mem_Wr™e_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
)

2030 
ušt32_t
 
tick¡¬t
 = 0U;

2031 
ušt32_t
 
xãrmode
 = 0U;

2034 
	`as£¹_·¿m
(
	`IS_I2C_MEMADD_SIZE
(
MemAddSize
));

2036 ià(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

2038 ià((
pD©a
 =ð
NULL
è|| (
Size
 == 0U))

2040  
HAL_ERROR
;

2043 ià(
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BUSY
è=ð
SET
)

2045  
HAL_BUSY
;

2049 
	`__HAL_LOCK
(
hi2c
);

2052 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2054 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_TX
;

2055 
hi2c
->
Mode
 = 
HAL_I2C_MODE_MEM
;

2056 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

2059 
hi2c
->
pBuffPŒ
 = 
pD©a
;

2060 
hi2c
->
XãrCouÁ
 = 
Size
;

2061 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

2062 
hi2c
->
XãrISR
 = 
I2C_Ma¡”_ISR_IT
;

2064 ià(
hi2c
->
XãrCouÁ
 > 
MAX_NBYTE_SIZE
)

2066 
hi2c
->
XãrSize
 = 
MAX_NBYTE_SIZE
;

2067 
xãrmode
 = 
I2C_RELOAD_MODE
;

2071 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

2072 
xãrmode
 = 
I2C_AUTOEND_MODE
;

2076 ià(
	`I2C_Reque¡MemÜyWr™e
(
hi2c
, 
DevAdd»ss
, 
MemAdd»ss
, 
MemAddSize
, 
I2C_TIMEOUT_FLAG
, 
tick¡¬t
è!ð
HAL_OK
)

2078 ià(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

2081 
	`__HAL_UNLOCK
(
hi2c
);

2082  
HAL_ERROR
;

2087 
	`__HAL_UNLOCK
(
hi2c
);

2088  
HAL_TIMEOUT
;

2093 
	`I2C_T¿nsãrCÚfig
(
hi2c
, 
DevAdd»ss
, hi2c->
XãrSize
, 
xãrmode
, 
I2C_NO_STARTSTOP
);

2096 
	`__HAL_UNLOCK
(
hi2c
);

2105 
	`I2C_EÇbË_IRQ
(
hi2c
, 
I2C_XFER_TX_IT
);

2107  
HAL_OK
;

2111  
HAL_BUSY
;

2113 
	}
}

2127 
HAL_StusTy³Def
 
	$HAL_I2C_Mem_R—d_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
)

2129 
ušt32_t
 
tick¡¬t
 = 0U;

2130 
ušt32_t
 
xãrmode
 = 0U;

2133 
	`as£¹_·¿m
(
	`IS_I2C_MEMADD_SIZE
(
MemAddSize
));

2135 ià(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

2137 ià((
pD©a
 =ð
NULL
è|| (
Size
 == 0U))

2139  
HAL_ERROR
;

2142 ià(
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BUSY
è=ð
SET
)

2144  
HAL_BUSY
;

2148 
	`__HAL_LOCK
(
hi2c
);

2151 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2153 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_RX
;

2154 
hi2c
->
Mode
 = 
HAL_I2C_MODE_MEM
;

2155 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

2158 
hi2c
->
pBuffPŒ
 = 
pD©a
;

2159 
hi2c
->
XãrCouÁ
 = 
Size
;

2160 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

2161 
hi2c
->
XãrISR
 = 
I2C_Ma¡”_ISR_IT
;

2163 ià(
hi2c
->
XãrCouÁ
 > 
MAX_NBYTE_SIZE
)

2165 
hi2c
->
XãrSize
 = 
MAX_NBYTE_SIZE
;

2166 
xãrmode
 = 
I2C_RELOAD_MODE
;

2170 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

2171 
xãrmode
 = 
I2C_AUTOEND_MODE
;

2175 ià(
	`I2C_Reque¡MemÜyR—d
(
hi2c
, 
DevAdd»ss
, 
MemAdd»ss
, 
MemAddSize
, 
I2C_TIMEOUT_FLAG
, 
tick¡¬t
è!ð
HAL_OK
)

2177 ià(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

2180 
	`__HAL_UNLOCK
(
hi2c
);

2181  
HAL_ERROR
;

2186 
	`__HAL_UNLOCK
(
hi2c
);

2187  
HAL_TIMEOUT
;

2192 
	`I2C_T¿nsãrCÚfig
(
hi2c
, 
DevAdd»ss
, hi2c->
XãrSize
, 
xãrmode
, 
I2C_GENERATE_START_READ
);

2195 
	`__HAL_UNLOCK
(
hi2c
);

2204 
	`I2C_EÇbË_IRQ
(
hi2c
, 
I2C_XFER_RX_IT
);

2206  
HAL_OK
;

2210  
HAL_BUSY
;

2212 
	}
}

2225 
HAL_StusTy³Def
 
	$HAL_I2C_Mem_Wr™e_DMA
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
)

2227 
ušt32_t
 
tick¡¬t
 = 0U;

2228 
ušt32_t
 
xãrmode
 = 0U;

2231 
	`as£¹_·¿m
(
	`IS_I2C_MEMADD_SIZE
(
MemAddSize
));

2233 ià(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

2235 ià((
pD©a
 =ð
NULL
è|| (
Size
 == 0U))

2237  
HAL_ERROR
;

2240 ià(
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BUSY
è=ð
SET
)

2242  
HAL_BUSY
;

2246 
	`__HAL_LOCK
(
hi2c
);

2249 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2251 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_TX
;

2252 
hi2c
->
Mode
 = 
HAL_I2C_MODE_MEM
;

2253 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

2256 
hi2c
->
pBuffPŒ
 = 
pD©a
;

2257 
hi2c
->
XãrCouÁ
 = 
Size
;

2258 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

2259 
hi2c
->
XãrISR
 = 
I2C_Ma¡”_ISR_DMA
;

2261 ià(
hi2c
->
XãrCouÁ
 > 
MAX_NBYTE_SIZE
)

2263 
hi2c
->
XãrSize
 = 
MAX_NBYTE_SIZE
;

2264 
xãrmode
 = 
I2C_RELOAD_MODE
;

2268 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

2269 
xãrmode
 = 
I2C_AUTOEND_MODE
;

2273 ià(
	`I2C_Reque¡MemÜyWr™e
(
hi2c
, 
DevAdd»ss
, 
MemAdd»ss
, 
MemAddSize
, 
I2C_TIMEOUT_FLAG
, 
tick¡¬t
è!ð
HAL_OK
)

2275 ià(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

2278 
	`__HAL_UNLOCK
(
hi2c
);

2279  
HAL_ERROR
;

2284 
	`__HAL_UNLOCK
(
hi2c
);

2285  
HAL_TIMEOUT
;

2290 
hi2c
->
hdm©x
->
XãrC¶tC®lback
 = 
I2C_DMAMa¡”T¿nsm™C¶t
;

2293 
hi2c
->
hdm©x
->
XãrE¼ÜC®lback
 = 
I2C_DMAE¼Ü
;

2296 
hi2c
->
hdm©x
->
XãrH®fC¶tC®lback
 = 
NULL
;

2297 
hi2c
->
hdm©x
->
XãrAbÜtC®lback
 = 
NULL
;

2300 
	`HAL_DMA_S¹_IT
(
hi2c
->
hdm©x
, (
ušt32_t
)
pD©a
, (ušt32_t)&hi2c->
In¡ªû
->
TXDR
, hi2c->
XãrSize
);

2304 
	`I2C_T¿nsãrCÚfig
(
hi2c
, 
DevAdd»ss
, hi2c->
XãrSize
, 
xãrmode
, 
I2C_NO_STARTSTOP
);

2307 
hi2c
->
XãrCouÁ
 -ðhi2c->
XãrSize
;

2310 
	`__HAL_UNLOCK
(
hi2c
);

2316 
	`I2C_EÇbË_IRQ
(
hi2c
, 
I2C_XFER_ERROR_IT
);

2319 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_TXDMAEN
;

2321  
HAL_OK
;

2325  
HAL_BUSY
;

2327 
	}
}

2341 
HAL_StusTy³Def
 
	$HAL_I2C_Mem_R—d_DMA
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
)

2343 
ušt32_t
 
tick¡¬t
 = 0U;

2344 
ušt32_t
 
xãrmode
 = 0U;

2347 
	`as£¹_·¿m
(
	`IS_I2C_MEMADD_SIZE
(
MemAddSize
));

2349 ià(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

2351 ià((
pD©a
 =ð
NULL
è|| (
Size
 == 0U))

2353  
HAL_ERROR
;

2356 ià(
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BUSY
è=ð
SET
)

2358  
HAL_BUSY
;

2362 
	`__HAL_LOCK
(
hi2c
);

2365 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2367 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_RX
;

2368 
hi2c
->
Mode
 = 
HAL_I2C_MODE_MEM
;

2369 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

2372 
hi2c
->
pBuffPŒ
 = 
pD©a
;

2373 
hi2c
->
XãrCouÁ
 = 
Size
;

2374 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

2375 
hi2c
->
XãrISR
 = 
I2C_Ma¡”_ISR_DMA
;

2377 ià(
hi2c
->
XãrCouÁ
 > 
MAX_NBYTE_SIZE
)

2379 
hi2c
->
XãrSize
 = 
MAX_NBYTE_SIZE
;

2380 
xãrmode
 = 
I2C_RELOAD_MODE
;

2384 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

2385 
xãrmode
 = 
I2C_AUTOEND_MODE
;

2389 ià(
	`I2C_Reque¡MemÜyR—d
(
hi2c
, 
DevAdd»ss
, 
MemAdd»ss
, 
MemAddSize
, 
I2C_TIMEOUT_FLAG
, 
tick¡¬t
è!ð
HAL_OK
)

2391 ià(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

2394 
	`__HAL_UNLOCK
(
hi2c
);

2395  
HAL_ERROR
;

2400 
	`__HAL_UNLOCK
(
hi2c
);

2401  
HAL_TIMEOUT
;

2406 
hi2c
->
hdm¬x
->
XãrC¶tC®lback
 = 
I2C_DMAMa¡”ReûiveC¶t
;

2409 
hi2c
->
hdm¬x
->
XãrE¼ÜC®lback
 = 
I2C_DMAE¼Ü
;

2412 
hi2c
->
hdm¬x
->
XãrH®fC¶tC®lback
 = 
NULL
;

2413 
hi2c
->
hdm¬x
->
XãrAbÜtC®lback
 = 
NULL
;

2416 
	`HAL_DMA_S¹_IT
(
hi2c
->
hdm¬x
, (
ušt32_t
)&hi2c->
In¡ªû
->
RXDR
, (ušt32_t)
pD©a
, hi2c->
XãrSize
);

2419 
	`I2C_T¿nsãrCÚfig
(
hi2c
, 
DevAdd»ss
, hi2c->
XãrSize
, 
xãrmode
, 
I2C_GENERATE_START_READ
);

2422 
hi2c
->
XãrCouÁ
 -ðhi2c->
XãrSize
;

2425 
	`__HAL_UNLOCK
(
hi2c
);

2428 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_RXDMAEN
;

2434 
	`I2C_EÇbË_IRQ
(
hi2c
, 
I2C_XFER_ERROR_IT
);

2436  
HAL_OK
;

2440  
HAL_BUSY
;

2442 
	}
}

2455 
HAL_StusTy³Def
 
	$HAL_I2C_IsDeviûR—dy
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt32_t
 
TrŸls
, ušt32_ˆ
Timeout
)

2457 
ušt32_t
 
tick¡¬t
 = 0U;

2459 
__IO
 
ušt32_t
 
I2C_TrŸls
 = 0U;

2461 ià(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

2463 ià(
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_BUSY
è=ð
SET
)

2465  
HAL_BUSY
;

2469 
	`__HAL_LOCK
(
hi2c
);

2471 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY
;

2472 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

2477 
hi2c
->
In¡ªû
->
CR2
 = 
	`I2C_GENERATE_START
(hi2c->
In™
.
Add»ssšgMode
, 
DevAdd»ss
);

2481 
tick¡¬t
 = 
	`HAL_G‘Tick
();

2482 (
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_STOPF
è=ð
RESET
è&& (__HAL_I2C_GET_FLAG(hi2c, 
I2C_FLAG_AF
è=ðRESETè&& (hi2c->
S‹
 !ð
HAL_I2C_STATE_TIMEOUT
))

2484 ià(
Timeout
 !ð
HAL_MAX_DELAY
)

2486 ià((
Timeout
 =ð0Uè|| ((
	`HAL_G‘Tick
(è- 
tick¡¬t
) > Timeout))

2489 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

2491 
	`__HAL_UNLOCK
(
hi2c
);

2492  
HAL_TIMEOUT
;

2498 ià(
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_AF
è=ð
RESET
)

2501 ià(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_STOPF
, 
RESET
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

2503  
HAL_TIMEOUT
;

2507 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_STOPF
);

2510 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

2513 
	`__HAL_UNLOCK
(
hi2c
);

2515  
HAL_OK
;

2520 ià(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_STOPF
, 
RESET
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

2522  
HAL_TIMEOUT
;

2526 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_AF
);

2529 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_STOPF
);

2533 ià(
I2C_TrŸls
++ =ð
TrŸls
)

2536 
hi2c
->
In¡ªû
->
CR2
 |ð
I2C_CR2_STOP
;

2539 ià(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_STOPF
, 
RESET
, 
Timeout
, 
tick¡¬t
è!ð
HAL_OK
)

2541  
HAL_TIMEOUT
;

2545 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_STOPF
);

2548 
I2C_TrŸls
 < 
TrŸls
);

2550 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

2553 
	`__HAL_UNLOCK
(
hi2c
);

2555  
HAL_TIMEOUT
;

2559  
HAL_BUSY
;

2561 
	}
}

2575 
HAL_StusTy³Def
 
	$HAL_I2C_Ma¡”_Sequ’tŸl_T¿nsm™_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
, 
ušt32_t
 
XãrO±iÚs
)

2577 
ušt32_t
 
xãrmode
 = 0U;

2578 
ušt32_t
 
xã¼eque¡
 = 
I2C_GENERATE_START_WRITE
;

2581 
	`as£¹_·¿m
(
	`IS_I2C_TRANSFER_OPTIONS_REQUEST
(
XãrO±iÚs
));

2583 ià(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

2586 
	`__HAL_LOCK
(
hi2c
);

2588 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_TX
;

2589 
hi2c
->
Mode
 = 
HAL_I2C_MODE_MASTER
;

2590 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

2593 
hi2c
->
pBuffPŒ
 = 
pD©a
;

2594 
hi2c
->
XãrCouÁ
 = 
Size
;

2595 
hi2c
->
XãrO±iÚs
 = XferOptions;

2596 
hi2c
->
XãrISR
 = 
I2C_Ma¡”_ISR_IT
;

2599 ià(
hi2c
->
XãrCouÁ
 > 
MAX_NBYTE_SIZE
)

2601 
hi2c
->
XãrSize
 = 
MAX_NBYTE_SIZE
;

2602 
xãrmode
 = 
I2C_RELOAD_MODE
;

2606 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

2607 
xãrmode
 = 
hi2c
->
XãrO±iÚs
;

2612 ià(
hi2c
->
P»viousS‹
 =ð
I2C_STATE_MASTER_BUSY_TX
)

2614 
xã¼eque¡
 = 
I2C_NO_STARTSTOP
;

2618 
	`I2C_T¿nsãrCÚfig
(
hi2c
, 
DevAdd»ss
, hi2c->
XãrSize
, 
xãrmode
, 
xã¼eque¡
);

2621 
	`__HAL_UNLOCK
(
hi2c
);

2626 
	`I2C_EÇbË_IRQ
(
hi2c
, 
I2C_XFER_TX_IT
);

2628  
HAL_OK
;

2632  
HAL_BUSY
;

2634 
	}
}

2648 
HAL_StusTy³Def
 
	$HAL_I2C_Ma¡”_Sequ’tŸl_Reûive_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 *
pD©a
, ušt16_ˆ
Size
, 
ušt32_t
 
XãrO±iÚs
)

2650 
ušt32_t
 
xãrmode
 = 0U;

2651 
ušt32_t
 
xã¼eque¡
 = 
I2C_GENERATE_START_READ
;

2654 
	`as£¹_·¿m
(
	`IS_I2C_TRANSFER_OPTIONS_REQUEST
(
XãrO±iÚs
));

2656 ià(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

2659 
	`__HAL_LOCK
(
hi2c
);

2661 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_RX
;

2662 
hi2c
->
Mode
 = 
HAL_I2C_MODE_MASTER
;

2663 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

2666 
hi2c
->
pBuffPŒ
 = 
pD©a
;

2667 
hi2c
->
XãrCouÁ
 = 
Size
;

2668 
hi2c
->
XãrO±iÚs
 = XferOptions;

2669 
hi2c
->
XãrISR
 = 
I2C_Ma¡”_ISR_IT
;

2672 ià(
hi2c
->
XãrCouÁ
 > 
MAX_NBYTE_SIZE
)

2674 
hi2c
->
XãrSize
 = 
MAX_NBYTE_SIZE
;

2675 
xãrmode
 = 
I2C_RELOAD_MODE
;

2679 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

2680 
xãrmode
 = 
hi2c
->
XãrO±iÚs
;

2685 ià(
hi2c
->
P»viousS‹
 =ð
I2C_STATE_MASTER_BUSY_RX
)

2687 
xã¼eque¡
 = 
I2C_NO_STARTSTOP
;

2691 
	`I2C_T¿nsãrCÚfig
(
hi2c
, 
DevAdd»ss
, hi2c->
XãrSize
, 
xãrmode
, 
xã¼eque¡
);

2694 
	`__HAL_UNLOCK
(
hi2c
);

2699 
	`I2C_EÇbË_IRQ
(
hi2c
, 
I2C_XFER_RX_IT
);

2701  
HAL_OK
;

2705  
HAL_BUSY
;

2707 
	}
}

2719 
HAL_StusTy³Def
 
	$HAL_I2C_SÏve_Sequ’tŸl_T¿nsm™_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
XãrO±iÚs
)

2722 
	`as£¹_·¿m
(
	`IS_I2C_TRANSFER_OPTIONS_REQUEST
(
XãrO±iÚs
));

2724 ià((
hi2c
->
S‹
 & 
HAL_I2C_STATE_LISTEN
) == HAL_I2C_STATE_LISTEN)

2726 ià((
pD©a
 =ð
NULL
è|| (
Size
 == 0U))

2728  
HAL_ERROR
;

2732 
	`I2C_Di§bË_IRQ
(
hi2c
, 
I2C_XFER_LISTEN_IT
 | 
I2C_XFER_TX_IT
);

2735 
	`__HAL_LOCK
(
hi2c
);

2739 ià(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_BUSY_RX_LISTEN
)

2742 
	`I2C_Di§bË_IRQ
(
hi2c
, 
I2C_XFER_RX_IT
);

2745 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_TX_LISTEN
;

2746 
hi2c
->
Mode
 = 
HAL_I2C_MODE_SLAVE
;

2747 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

2750 
hi2c
->
In¡ªû
->
CR2
 &ð~
I2C_CR2_NACK
;

2753 
hi2c
->
pBuffPŒ
 = 
pD©a
;

2754 
hi2c
->
XãrCouÁ
 = 
Size
;

2755 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

2756 
hi2c
->
XãrO±iÚs
 = XferOptions;

2757 
hi2c
->
XãrISR
 = 
I2C_SÏve_ISR_IT
;

2759 ià(
	`I2C_GET_DIR
(
hi2c
è=ð
I2C_DIRECTION_RECEIVE
)

2763 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_ADDR
);

2767 
	`__HAL_UNLOCK
(
hi2c
);

2773 
	`I2C_EÇbË_IRQ
(
hi2c
, 
I2C_XFER_TX_IT
 | 
I2C_XFER_LISTEN_IT
);

2775  
HAL_OK
;

2779  
HAL_ERROR
;

2781 
	}
}

2793 
HAL_StusTy³Def
 
	$HAL_I2C_SÏve_Sequ’tŸl_Reûive_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 *
pD©a
, 
ušt16_t
 
Size
, 
ušt32_t
 
XãrO±iÚs
)

2796 
	`as£¹_·¿m
(
	`IS_I2C_TRANSFER_OPTIONS_REQUEST
(
XãrO±iÚs
));

2798 ià((
hi2c
->
S‹
 & 
HAL_I2C_STATE_LISTEN
) == HAL_I2C_STATE_LISTEN)

2800 ià((
pD©a
 =ð
NULL
è|| (
Size
 == 0U))

2802  
HAL_ERROR
;

2806 
	`I2C_Di§bË_IRQ
(
hi2c
, 
I2C_XFER_LISTEN_IT
 | 
I2C_XFER_RX_IT
);

2809 
	`__HAL_LOCK
(
hi2c
);

2813 ià(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_BUSY_TX_LISTEN
)

2816 
	`I2C_Di§bË_IRQ
(
hi2c
, 
I2C_XFER_TX_IT
);

2819 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY_RX_LISTEN
;

2820 
hi2c
->
Mode
 = 
HAL_I2C_MODE_SLAVE
;

2821 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

2824 
hi2c
->
In¡ªû
->
CR2
 &ð~
I2C_CR2_NACK
;

2827 
hi2c
->
pBuffPŒ
 = 
pD©a
;

2828 
hi2c
->
XãrCouÁ
 = 
Size
;

2829 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

2830 
hi2c
->
XãrO±iÚs
 = XferOptions;

2831 
hi2c
->
XãrISR
 = 
I2C_SÏve_ISR_IT
;

2833 ià(
	`I2C_GET_DIR
(
hi2c
è=ð
I2C_DIRECTION_TRANSMIT
)

2837 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_ADDR
);

2841 
	`__HAL_UNLOCK
(
hi2c
);

2847 
	`I2C_EÇbË_IRQ
(
hi2c
, 
I2C_XFER_RX_IT
 | 
I2C_XFER_LISTEN_IT
);

2849  
HAL_OK
;

2853  
HAL_ERROR
;

2855 
	}
}

2863 
HAL_StusTy³Def
 
	$HAL_I2C_EÇbËLi¡’_IT
(
I2C_HªdËTy³Def
 *
hi2c
)

2865 ià(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

2867 
hi2c
->
S‹
 = 
HAL_I2C_STATE_LISTEN
;

2868 
hi2c
->
XãrISR
 = 
I2C_SÏve_ISR_IT
;

2871 
	`I2C_EÇbË_IRQ
(
hi2c
, 
I2C_XFER_LISTEN_IT
);

2873  
HAL_OK
;

2877  
HAL_BUSY
;

2879 
	}
}

2887 
HAL_StusTy³Def
 
	$HAL_I2C_Di§bËLi¡’_IT
(
I2C_HªdËTy³Def
 *
hi2c
)

2890 
ušt32_t
 
tmp
;

2893 ià(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_LISTEN
)

2895 
tmp
 = (
ušt32_t
)(
hi2c
->
S‹
è& 
I2C_STATE_MSK
;

2896 
hi2c
->
P»viousS‹
 = 
tmp
 | (
ušt32_t
)(hi2c->
Mode
);

2897 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

2898 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

2899 
hi2c
->
XãrISR
 = 
NULL
;

2902 
	`I2C_Di§bË_IRQ
(
hi2c
, 
I2C_XFER_LISTEN_IT
);

2904  
HAL_OK
;

2908  
HAL_BUSY
;

2910 
	}
}

2920 
HAL_StusTy³Def
 
	$HAL_I2C_Ma¡”_AbÜt_IT
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
)

2922 ià(
hi2c
->
Mode
 =ð
HAL_I2C_MODE_MASTER
)

2925 
	`__HAL_LOCK
(
hi2c
);

2928 
	`I2C_Di§bË_IRQ
(
hi2c
, 
I2C_XFER_RX_IT
);

2929 
	`I2C_Di§bË_IRQ
(
hi2c
, 
I2C_XFER_TX_IT
);

2932 
hi2c
->
S‹
 = 
HAL_I2C_STATE_ABORT
;

2936 
	`I2C_T¿nsãrCÚfig
(
hi2c
, 
DevAdd»ss
, 1, 
I2C_AUTOEND_MODE
, 
I2C_GENERATE_STOP
);

2939 
	`__HAL_UNLOCK
(
hi2c
);

2944 
	`I2C_EÇbË_IRQ
(
hi2c
, 
I2C_XFER_CPLT_IT
);

2946  
HAL_OK
;

2952  
HAL_ERROR
;

2954 
	}
}

2970 
	$HAL_I2C_EV_IRQHªdËr
(
I2C_HªdËTy³Def
 *
hi2c
)

2973 
ušt32_t
 
™æags
 = 
	`READ_REG
(
hi2c
->
In¡ªû
->
ISR
);

2974 
ušt32_t
 
™sourûs
 = 
	`READ_REG
(
hi2c
->
In¡ªû
->
CR1
);

2977 ià(
hi2c
->
XãrISR
 !ð
NULL
)

2979 
hi2c
->
	`XãrISR
(hi2c, 
™æags
, 
™sourûs
);

2981 
	}
}

2989 
	$HAL_I2C_ER_IRQHªdËr
(
I2C_HªdËTy³Def
 *
hi2c
)

2991 
ušt32_t
 
™æags
 = 
	`READ_REG
(
hi2c
->
In¡ªû
->
ISR
);

2992 
ušt32_t
 
™sourûs
 = 
	`READ_REG
(
hi2c
->
In¡ªû
->
CR1
);

2995 ià(((
™æags
 & 
I2C_FLAG_BERR
è!ð
RESET
è&& ((
™sourûs
 & 
I2C_IT_ERRI
) != RESET))

2997 
hi2c
->
E¼ÜCode
 |ð
HAL_I2C_ERROR_BERR
;

3000 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_BERR
);

3004 ià(((
™æags
 & 
I2C_FLAG_OVR
è!ð
RESET
è&& ((
™sourûs
 & 
I2C_IT_ERRI
) != RESET))

3006 
hi2c
->
E¼ÜCode
 |ð
HAL_I2C_ERROR_OVR
;

3009 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_OVR
);

3013 ià(((
™æags
 & 
I2C_FLAG_ARLO
è!ð
RESET
è&& ((
™sourûs
 & 
I2C_IT_ERRI
) != RESET))

3015 
hi2c
->
E¼ÜCode
 |ð
HAL_I2C_ERROR_ARLO
;

3018 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_ARLO
);

3022 ià((
hi2c
->
E¼ÜCode
 & (
HAL_I2C_ERROR_BERR
 | 
HAL_I2C_ERROR_OVR
 | 
HAL_I2C_ERROR_ARLO
)è!ð
HAL_I2C_ERROR_NONE
)

3024 
	`I2C_ITE¼Ü
(
hi2c
, hi2c->
E¼ÜCode
);

3026 
	}
}

3034 
__w—k
 
	$HAL_I2C_Ma¡”TxC¶tC®lback
(
I2C_HªdËTy³Def
 *
hi2c
)

3037 
	`UNUSED
(
hi2c
);

3042 
	}
}

3050 
__w—k
 
	$HAL_I2C_Ma¡”RxC¶tC®lback
(
I2C_HªdËTy³Def
 *
hi2c
)

3053 
	`UNUSED
(
hi2c
);

3058 
	}
}

3065 
__w—k
 
	$HAL_I2C_SÏveTxC¶tC®lback
(
I2C_HªdËTy³Def
 *
hi2c
)

3068 
	`UNUSED
(
hi2c
);

3073 
	}
}

3081 
__w—k
 
	$HAL_I2C_SÏveRxC¶tC®lback
(
I2C_HªdËTy³Def
 *
hi2c
)

3084 
	`UNUSED
(
hi2c
);

3089 
	}
}

3099 
__w—k
 
	$HAL_I2C_AddrC®lback
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt8_t
 
T¿nsãrDœeùiÚ
, 
ušt16_t
 
AddrM©chCode
)

3102 
	`UNUSED
(
hi2c
);

3103 
	`UNUSED
(
T¿nsãrDœeùiÚ
);

3104 
	`UNUSED
(
AddrM©chCode
);

3109 
	}
}

3117 
__w—k
 
	$HAL_I2C_Li¡’C¶tC®lback
(
I2C_HªdËTy³Def
 *
hi2c
)

3120 
	`UNUSED
(
hi2c
);

3125 
	}
}

3133 
__w—k
 
	$HAL_I2C_MemTxC¶tC®lback
(
I2C_HªdËTy³Def
 *
hi2c
)

3136 
	`UNUSED
(
hi2c
);

3141 
	}
}

3149 
__w—k
 
	$HAL_I2C_MemRxC¶tC®lback
(
I2C_HªdËTy³Def
 *
hi2c
)

3152 
	`UNUSED
(
hi2c
);

3157 
	}
}

3165 
__w—k
 
	$HAL_I2C_E¼ÜC®lback
(
I2C_HªdËTy³Def
 *
hi2c
)

3168 
	`UNUSED
(
hi2c
);

3173 
	}
}

3181 
__w—k
 
	$HAL_I2C_AbÜtC¶tC®lback
(
I2C_HªdËTy³Def
 *
hi2c
)

3184 
	`UNUSED
(
hi2c
);

3189 
	}
}

3216 
HAL_I2C_S‹Ty³Def
 
	$HAL_I2C_G‘S‹
(
I2C_HªdËTy³Def
 *
hi2c
)

3219  
hi2c
->
S‹
;

3220 
	}
}

3228 
HAL_I2C_ModeTy³Def
 
	$HAL_I2C_G‘Mode
(
I2C_HªdËTy³Def
 *
hi2c
)

3230  
hi2c
->
Mode
;

3231 
	}
}

3239 
ušt32_t
 
	$HAL_I2C_G‘E¼Ü
(
I2C_HªdËTy³Def
 *
hi2c
)

3241  
hi2c
->
E¼ÜCode
;

3242 
	}
}

3264 
HAL_StusTy³Def
 
	$I2C_Ma¡”_ISR_IT
(
__I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
ITFÏgs
, ušt32_ˆ
ITSourûs
)

3266 
ušt16_t
 
devadd»ss
 = 0U;

3269 
	`__HAL_LOCK
(
hi2c
);

3271 ià(((
ITFÏgs
 & 
I2C_FLAG_AF
è!ð
RESET
è&& ((
ITSourûs
 & 
I2C_IT_NACKI
) != RESET))

3274 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_AF
);

3279 
hi2c
->
E¼ÜCode
 |ð
HAL_I2C_ERROR_AF
;

3282 
	`I2C_Flush_TXDR
(
hi2c
);

3284 ià(((
ITFÏgs
 & 
I2C_FLAG_RXNE
è!ð
RESET
è&& ((
ITSourûs
 & 
I2C_IT_RXI
) != RESET))

3287 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
RXDR
;

3288 
hi2c
->
XãrSize
--;

3289 
hi2c
->
XãrCouÁ
--;

3291 ià(((
ITFÏgs
 & 
I2C_FLAG_TXIS
è!ð
RESET
è&& ((
ITSourûs
 & 
I2C_IT_TXI
) != RESET))

3294 
hi2c
->
In¡ªû
->
TXDR
 = (*hi2c->
pBuffPŒ
++);

3295 
hi2c
->
XãrSize
--;

3296 
hi2c
->
XãrCouÁ
--;

3298 ià(((
ITFÏgs
 & 
I2C_FLAG_TCR
è!ð
RESET
è&& ((
ITSourûs
 & 
I2C_IT_TCI
) != RESET))

3300 ià((
hi2c
->
XãrSize
 =ð0Uè&& (hi2c->
XãrCouÁ
 != 0U))

3302 
devadd»ss
 = (
hi2c
->
In¡ªû
->
CR2
 & 
I2C_CR2_SADD
);

3304 ià(
hi2c
->
XãrCouÁ
 > 
MAX_NBYTE_SIZE
)

3306 
hi2c
->
XãrSize
 = 
MAX_NBYTE_SIZE
;

3307 
	`I2C_T¿nsãrCÚfig
(
hi2c
, 
devadd»ss
, hi2c->
XãrSize
, 
I2C_RELOAD_MODE
, 
I2C_NO_STARTSTOP
);

3311 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

3312 ià(
hi2c
->
XãrO±iÚs
 !ð
I2C_NO_OPTION_FRAME
)

3314 
	`I2C_T¿nsãrCÚfig
(
hi2c
, 
devadd»ss
, hi2c->
XãrSize
, hi2c->
XãrO±iÚs
, 
I2C_NO_STARTSTOP
);

3318 
	`I2C_T¿nsãrCÚfig
(
hi2c
, 
devadd»ss
, hi2c->
XãrSize
, 
I2C_AUTOEND_MODE
, 
I2C_NO_STARTSTOP
);

3325 ià(
	`I2C_GET_STOP_MODE
(
hi2c
è!ð
I2C_AUTOEND_MODE
)

3328 
	`I2C_ITMa¡”Sequ’tŸlC¶t
(
hi2c
);

3334 
	`I2C_ITE¼Ü
(
hi2c
, 
HAL_I2C_ERROR_SIZE
);

3338 ià(((
ITFÏgs
 & 
I2C_FLAG_TC
è!ð
RESET
è&& ((
ITSourûs
 & 
I2C_IT_TCI
) != RESET))

3340 ià(
hi2c
->
XãrCouÁ
 == 0U)

3342 ià(
	`I2C_GET_STOP_MODE
(
hi2c
è!ð
I2C_AUTOEND_MODE
)

3345 ià(
hi2c
->
XãrO±iÚs
 =ð
I2C_NO_OPTION_FRAME
)

3348 
hi2c
->
In¡ªû
->
CR2
 |ð
I2C_CR2_STOP
;

3353 
	`I2C_ITMa¡”Sequ’tŸlC¶t
(
hi2c
);

3361 
	`I2C_ITE¼Ü
(
hi2c
, 
HAL_I2C_ERROR_SIZE
);

3365 ià(((
ITFÏgs
 & 
I2C_FLAG_STOPF
è!ð
RESET
è&& ((
ITSourûs
 & 
I2C_IT_STOPI
) != RESET))

3368 
	`I2C_ITMa¡”C¶t
(
hi2c
, 
ITFÏgs
);

3372 
	`__HAL_UNLOCK
(
hi2c
);

3374  
HAL_OK
;

3375 
	}
}

3385 
HAL_StusTy³Def
 
	$I2C_SÏve_ISR_IT
(
__I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
ITFÏgs
, ušt32_ˆ
ITSourûs
)

3388 
	`__HAL_LOCK
(
hi2c
);

3390 ià(((
ITFÏgs
 & 
I2C_FLAG_AF
è!ð
RESET
è&& ((
ITSourûs
 & 
I2C_IT_NACKI
) != RESET))

3396 ià(
hi2c
->
XãrCouÁ
 == 0U)

3398 ià(((
hi2c
->
XãrO±iÚs
 =ð
I2C_FIRST_AND_LAST_FRAME
è|| (hi2c->XãrO±iÚ =ð
I2C_LAST_FRAME
)) && \

3399 (
hi2c
->
S‹
 =ð
HAL_I2C_STATE_LISTEN
))

3402 
	`I2C_ITLi¡’C¶t
(
hi2c
, 
ITFÏgs
);

3404 ià((
hi2c
->
XãrO±iÚs
 !ð
I2C_NO_OPTION_FRAME
è&& (hi2c->
S‹
 =ð
HAL_I2C_STATE_BUSY_TX_LISTEN
))

3407 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_AF
);

3410 
	`I2C_Flush_TXDR
(
hi2c
);

3414 
	`I2C_ITSÏveSequ’tŸlC¶t
(
hi2c
);

3419 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_AF
);

3426 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_AF
);

3429 
hi2c
->
E¼ÜCode
 |ð
HAL_I2C_ERROR_AF
;

3432 ià(((
ITFÏgs
 & 
I2C_FLAG_RXNE
è!ð
RESET
è&& ((
ITSourûs
 & 
I2C_IT_RXI
) != RESET))

3434 ià(
hi2c
->
XãrCouÁ
 > 0U)

3437 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
RXDR
;

3438 
hi2c
->
XãrSize
--;

3439 
hi2c
->
XãrCouÁ
--;

3442 ià((
hi2c
->
XãrCouÁ
 == 0U) && \

3443 (
hi2c
->
XãrO±iÚs
 !ð
I2C_NO_OPTION_FRAME
))

3446 
	`I2C_ITSÏveSequ’tŸlC¶t
(
hi2c
);

3449 ià(((
ITFÏgs
 & 
I2C_FLAG_ADDR
è!ð
RESET
è&& ((
ITSourûs
 & 
I2C_IT_ADDRI
) != RESET))

3451 
	`I2C_ITAddrC¶t
(
hi2c
, 
ITFÏgs
);

3453 ià(((
ITFÏgs
 & 
I2C_FLAG_TXIS
è!ð
RESET
è&& ((
ITSourûs
 & 
I2C_IT_TXI
) != RESET))

3459 ià(
hi2c
->
XãrCouÁ
 > 0U)

3462 
hi2c
->
In¡ªû
->
TXDR
 = (*hi2c->
pBuffPŒ
++);

3463 
hi2c
->
XãrCouÁ
--;

3464 
hi2c
->
XãrSize
--;

3468 ià((
hi2c
->
XãrO±iÚs
 =ð
I2C_NEXT_FRAME
è|| (hi2c->XãrO±iÚ =ð
I2C_FIRST_FRAME
))

3472 
	`I2C_ITSÏveSequ’tŸlC¶t
(
hi2c
);

3478 ià(((
ITFÏgs
 & 
I2C_FLAG_STOPF
è!ð
RESET
è&& ((
ITSourûs
 & 
I2C_IT_STOPI
) != RESET))

3481 
	`I2C_ITSÏveC¶t
(
hi2c
, 
ITFÏgs
);

3485 
	`__HAL_UNLOCK
(
hi2c
);

3487  
HAL_OK
;

3488 
	}
}

3498 
HAL_StusTy³Def
 
	$I2C_Ma¡”_ISR_DMA
(
__I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
ITFÏgs
, ušt32_ˆ
ITSourûs
)

3500 
ušt16_t
 
devadd»ss
 = 0U;

3501 
ušt32_t
 
xãrmode
 = 0U;

3504 
	`__HAL_LOCK
(
hi2c
);

3506 ià(((
ITFÏgs
 & 
I2C_FLAG_AF
è!ð
RESET
è&& ((
ITSourûs
 & 
I2C_IT_NACKI
) != RESET))

3509 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_AF
);

3512 
hi2c
->
E¼ÜCode
 |ð
HAL_I2C_ERROR_AF
;

3517 
	`I2C_EÇbË_IRQ
(
hi2c
, 
I2C_XFER_CPLT_IT
);

3520 
	`I2C_Flush_TXDR
(
hi2c
);

3522 ià(((
ITFÏgs
 & 
I2C_FLAG_TCR
è!ð
RESET
è&& ((
ITSourûs
 & 
I2C_IT_TCI
) != RESET))

3525 
	`__HAL_I2C_DISABLE_IT
(
hi2c
, 
I2C_IT_TCI
);

3527 ià(
hi2c
->
XãrCouÁ
 != 0U)

3530 
devadd»ss
 = (
hi2c
->
In¡ªû
->
CR2
 & 
I2C_CR2_SADD
);

3533 ià(
hi2c
->
XãrCouÁ
 > 
MAX_NBYTE_SIZE
)

3535 
hi2c
->
XãrSize
 = 
MAX_NBYTE_SIZE
;

3536 
xãrmode
 = 
I2C_RELOAD_MODE
;

3540 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

3541 
xãrmode
 = 
I2C_AUTOEND_MODE
;

3545 
	`I2C_T¿nsãrCÚfig
(
hi2c
, 
devadd»ss
, hi2c->
XãrSize
, 
xãrmode
, 
I2C_NO_STARTSTOP
);

3548 
hi2c
->
XãrCouÁ
 -ðhi2c->
XãrSize
;

3551 ià(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_BUSY_RX
)

3553 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_RXDMAEN
;

3557 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_TXDMAEN
;

3564 
	`I2C_ITE¼Ü
(
hi2c
, 
HAL_I2C_ERROR_SIZE
);

3567 ià(((
ITFÏgs
 & 
I2C_FLAG_STOPF
è!ð
RESET
è&& ((
ITSourûs
 & 
I2C_IT_STOPI
) != RESET))

3570 
	`I2C_ITMa¡”C¶t
(
hi2c
, 
ITFÏgs
);

3574 
	`__HAL_UNLOCK
(
hi2c
);

3576  
HAL_OK
;

3577 
	}
}

3587 
HAL_StusTy³Def
 
	$I2C_SÏve_ISR_DMA
(
__I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
ITFÏgs
, ušt32_ˆ
ITSourûs
)

3590 
	`__HAL_LOCK
(
hi2c
);

3592 ià(((
ITFÏgs
 & 
I2C_FLAG_AF
è!ð
RESET
è&& ((
ITSourûs
 & 
I2C_IT_NACKI
) != RESET))

3598 ià(
	`I2C_GET_DMA_REMAIN_DATA
(
hi2c
) == 0U)

3601 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_AF
);

3607 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_AF
);

3610 
hi2c
->
E¼ÜCode
 |ð
HAL_I2C_ERROR_AF
;

3613 ià(((
ITFÏgs
 & 
I2C_FLAG_ADDR
è!ð
RESET
è&& ((
ITSourûs
 & 
I2C_IT_ADDRI
) != RESET))

3616 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_ADDR
);

3618 ià(((
ITFÏgs
 & 
I2C_FLAG_STOPF
è!ð
RESET
è&& ((
ITSourûs
 & 
I2C_IT_STOPI
) != RESET))

3621 
	`I2C_ITSÏveC¶t
(
hi2c
, 
ITFÏgs
);

3625 
	`__HAL_UNLOCK
(
hi2c
);

3627  
HAL_OK
;

3628 
	}
}

3642 
HAL_StusTy³Def
 
	$I2C_Reque¡MemÜyWr™e
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt32_t
 
Timeout
, ušt32_ˆ
Tick¡¬t
)

3644 
	`I2C_T¿nsãrCÚfig
(
hi2c
, 
DevAdd»ss
, 
MemAddSize
, 
I2C_RELOAD_MODE
, 
I2C_GENERATE_START_WRITE
);

3647 ià(
	`I2C_Wa™OnTXISFÏgUÁžTimeout
(
hi2c
, 
Timeout
, 
Tick¡¬t
è!ð
HAL_OK
)

3649 ià(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

3651  
HAL_ERROR
;

3655  
HAL_TIMEOUT
;

3660 ià(
MemAddSize
 =ð
I2C_MEMADD_SIZE_8BIT
)

3663 
hi2c
->
In¡ªû
->
TXDR
 = 
	`I2C_MEM_ADD_LSB
(
MemAdd»ss
);

3669 
hi2c
->
In¡ªû
->
TXDR
 = 
	`I2C_MEM_ADD_MSB
(
MemAdd»ss
);

3672 ià(
	`I2C_Wa™OnTXISFÏgUÁžTimeout
(
hi2c
, 
Timeout
, 
Tick¡¬t
è!ð
HAL_OK
)

3674 ià(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

3676  
HAL_ERROR
;

3680  
HAL_TIMEOUT
;

3685 
hi2c
->
In¡ªû
->
TXDR
 = 
	`I2C_MEM_ADD_LSB
(
MemAdd»ss
);

3689 ià(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_TCR
, 
RESET
, 
Timeout
, 
Tick¡¬t
è!ð
HAL_OK
)

3691  
HAL_TIMEOUT
;

3694  
HAL_OK
;

3695 
	}
}

3709 
HAL_StusTy³Def
 
	$I2C_Reque¡MemÜyR—d
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, ušt16_ˆ
MemAdd»ss
, ušt16_ˆ
MemAddSize
, 
ušt32_t
 
Timeout
, ušt32_ˆ
Tick¡¬t
)

3711 
	`I2C_T¿nsãrCÚfig
(
hi2c
, 
DevAdd»ss
, 
MemAddSize
, 
I2C_SOFTEND_MODE
, 
I2C_GENERATE_START_WRITE
);

3714 ià(
	`I2C_Wa™OnTXISFÏgUÁžTimeout
(
hi2c
, 
Timeout
, 
Tick¡¬t
è!ð
HAL_OK
)

3716 ià(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

3718  
HAL_ERROR
;

3722  
HAL_TIMEOUT
;

3727 ià(
MemAddSize
 =ð
I2C_MEMADD_SIZE_8BIT
)

3730 
hi2c
->
In¡ªû
->
TXDR
 = 
	`I2C_MEM_ADD_LSB
(
MemAdd»ss
);

3736 
hi2c
->
In¡ªû
->
TXDR
 = 
	`I2C_MEM_ADD_MSB
(
MemAdd»ss
);

3739 ià(
	`I2C_Wa™OnTXISFÏgUÁžTimeout
(
hi2c
, 
Timeout
, 
Tick¡¬t
è!ð
HAL_OK
)

3741 ià(
hi2c
->
E¼ÜCode
 =ð
HAL_I2C_ERROR_AF
)

3743  
HAL_ERROR
;

3747  
HAL_TIMEOUT
;

3752 
hi2c
->
In¡ªû
->
TXDR
 = 
	`I2C_MEM_ADD_LSB
(
MemAdd»ss
);

3756 ià(
	`I2C_Wa™OnFÏgUÁžTimeout
(
hi2c
, 
I2C_FLAG_TC
, 
RESET
, 
Timeout
, 
Tick¡¬t
è!ð
HAL_OK
)

3758  
HAL_TIMEOUT
;

3761  
HAL_OK
;

3762 
	}
}

3770 
	$I2C_ITAddrC¶t
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
ITFÏgs
)

3772 
ušt8_t
 
ŒªsãrdœeùiÚ
 = 0U;

3773 
ušt16_t
 
¦av—ddrcode
 = 0U;

3774 
ušt16_t
 
owÇdd1code
 = 0U;

3775 
ušt16_t
 
owÇdd2code
 = 0U;

3778 
	`UNUSED
(
ITFÏgs
);

3781 ià((
hi2c
->
S‹
 & 
HAL_I2C_STATE_LISTEN
) == HAL_I2C_STATE_LISTEN)

3783 
ŒªsãrdœeùiÚ
 = 
	`I2C_GET_DIR
(
hi2c
);

3784 
¦av—ddrcode
 = 
	`I2C_GET_ADDR_MATCH
(
hi2c
);

3785 
owÇdd1code
 = 
	`I2C_GET_OWN_ADDRESS1
(
hi2c
);

3786 
owÇdd2code
 = 
	`I2C_GET_OWN_ADDRESS2
(
hi2c
);

3789 ià(
hi2c
->
In™
.
Add»ssšgMode
 =ð
I2C_ADDRESSINGMODE_10BIT
)

3791 ià((
¦av—ddrcode
 & 
SÏveAddr_MSK
è=ð((
owÇdd1code
 >> 
SÏveAddr_SHIFT
) & SlaveAddr_MSK))

3793 
¦av—ddrcode
 = 
owÇdd1code
;

3794 
hi2c
->
AddrEv’tCouÁ
++;

3795 ià(
hi2c
->
AddrEv’tCouÁ
 == 2U)

3798 
hi2c
->
AddrEv’tCouÁ
 = 0U;

3801 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_ADDR
);

3804 
	`__HAL_UNLOCK
(
hi2c
);

3807 
	`HAL_I2C_AddrC®lback
(
hi2c
, 
ŒªsãrdœeùiÚ
, 
¦av—ddrcode
);

3812 
¦av—ddrcode
 = 
owÇdd2code
;

3815 
	`I2C_Di§bË_IRQ
(
hi2c
, 
I2C_XFER_LISTEN_IT
);

3818 
	`__HAL_UNLOCK
(
hi2c
);

3821 
	`HAL_I2C_AddrC®lback
(
hi2c
, 
ŒªsãrdœeùiÚ
, 
¦av—ddrcode
);

3828 
	`I2C_Di§bË_IRQ
(
hi2c
, 
I2C_XFER_LISTEN_IT
);

3831 
	`__HAL_UNLOCK
(
hi2c
);

3834 
	`HAL_I2C_AddrC®lback
(
hi2c
, 
ŒªsãrdœeùiÚ
, 
¦av—ddrcode
);

3841 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_ADDR
);

3844 
	`__HAL_UNLOCK
(
hi2c
);

3846 
	}
}

3853 
	$I2C_ITMa¡”Sequ’tŸlC¶t
(
I2C_HªdËTy³Def
 *
hi2c
)

3856 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

3860 ià(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_BUSY_TX
)

3862 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

3863 
hi2c
->
P»viousS‹
 = 
I2C_STATE_MASTER_BUSY_TX
;

3864 
hi2c
->
XãrISR
 = 
NULL
;

3867 
	`I2C_Di§bË_IRQ
(
hi2c
, 
I2C_XFER_TX_IT
);

3870 
	`__HAL_UNLOCK
(
hi2c
);

3873 
	`HAL_I2C_Ma¡”TxC¶tC®lback
(
hi2c
);

3878 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

3879 
hi2c
->
P»viousS‹
 = 
I2C_STATE_MASTER_BUSY_RX
;

3880 
hi2c
->
XãrISR
 = 
NULL
;

3883 
	`I2C_Di§bË_IRQ
(
hi2c
, 
I2C_XFER_RX_IT
);

3886 
	`__HAL_UNLOCK
(
hi2c
);

3889 
	`HAL_I2C_Ma¡”RxC¶tC®lback
(
hi2c
);

3891 
	}
}

3898 
	$I2C_ITSÏveSequ’tŸlC¶t
(
I2C_HªdËTy³Def
 *
hi2c
)

3901 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

3903 ià(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_BUSY_TX_LISTEN
)

3906 
hi2c
->
S‹
 = 
HAL_I2C_STATE_LISTEN
;

3907 
hi2c
->
P»viousS‹
 = 
I2C_STATE_SLAVE_BUSY_TX
;

3910 
	`I2C_Di§bË_IRQ
(
hi2c
, 
I2C_XFER_TX_IT
);

3913 
	`__HAL_UNLOCK
(
hi2c
);

3916 
	`HAL_I2C_SÏveTxC¶tC®lback
(
hi2c
);

3919 ià(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_BUSY_RX_LISTEN
)

3922 
hi2c
->
S‹
 = 
HAL_I2C_STATE_LISTEN
;

3923 
hi2c
->
P»viousS‹
 = 
I2C_STATE_SLAVE_BUSY_RX
;

3926 
	`I2C_Di§bË_IRQ
(
hi2c
, 
I2C_XFER_RX_IT
);

3929 
	`__HAL_UNLOCK
(
hi2c
);

3932 
	`HAL_I2C_SÏveRxC¶tC®lback
(
hi2c
);

3934 
	}
}

3942 
	$I2C_ITMa¡”C¶t
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
ITFÏgs
)

3945 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_STOPF
);

3948 
	`I2C_RESET_CR2
(
hi2c
);

3951 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

3952 
hi2c
->
XãrISR
 = 
NULL
;

3953 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

3955 ià((
ITFÏgs
 & 
I2C_FLAG_AF
è!ð
RESET
)

3958 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_AF
);

3961 
hi2c
->
E¼ÜCode
 |ð
HAL_I2C_ERROR_AF
;

3965 
	`I2C_Flush_TXDR
(
hi2c
);

3968 
	`I2C_Di§bË_IRQ
(
hi2c
, 
I2C_XFER_TX_IT
 | 
I2C_XFER_RX_IT
);

3971 ià((
hi2c
->
E¼ÜCode
 !ð
HAL_I2C_ERROR_NONE
è|| (hi2c->
S‹
 =ð
HAL_I2C_STATE_ABORT
))

3974 
	`I2C_ITE¼Ü
(
hi2c
, hi2c->
E¼ÜCode
);

3977 ià(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_BUSY_TX
)

3979 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

3981 ià(
hi2c
->
Mode
 =ð
HAL_I2C_MODE_MEM
)

3983 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

3986 
	`__HAL_UNLOCK
(
hi2c
);

3989 
	`HAL_I2C_MemTxC¶tC®lback
(
hi2c
);

3993 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

3996 
	`__HAL_UNLOCK
(
hi2c
);

3999 
	`HAL_I2C_Ma¡”TxC¶tC®lback
(
hi2c
);

4003 ià(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_BUSY_RX
)

4005 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

4007 ià(
hi2c
->
Mode
 =ð
HAL_I2C_MODE_MEM
)

4009 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

4012 
	`__HAL_UNLOCK
(
hi2c
);

4014 
	`HAL_I2C_MemRxC¶tC®lback
(
hi2c
);

4018 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

4021 
	`__HAL_UNLOCK
(
hi2c
);

4023 
	`HAL_I2C_Ma¡”RxC¶tC®lback
(
hi2c
);

4026 
	}
}

4034 
	$I2C_ITSÏveC¶t
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
ITFÏgs
)

4037 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_STOPF
);

4040 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_ADDR
);

4043 
	`I2C_Di§bË_IRQ
(
hi2c
, 
I2C_XFER_LISTEN_IT
 | 
I2C_XFER_TX_IT
 | 
I2C_XFER_RX_IT
);

4046 
hi2c
->
In¡ªû
->
CR2
 |ð
I2C_CR2_NACK
;

4049 
	`I2C_RESET_CR2
(
hi2c
);

4052 
	`I2C_Flush_TXDR
(
hi2c
);

4055 ià(((
hi2c
->
In¡ªû
->
CR1
 & 
I2C_CR1_TXDMAEN
) == I2C_CR1_TXDMAEN) ||

4056 ((
hi2c
->
In¡ªû
->
CR1
 & 
I2C_CR1_RXDMAEN
) == I2C_CR1_RXDMAEN))

4058 
hi2c
->
XãrCouÁ
 = 
	`I2C_GET_DMA_REMAIN_DATA
(hi2c);

4062 ià(
hi2c
->
XãrCouÁ
 != 0U)

4065 
hi2c
->
E¼ÜCode
 |ð
HAL_I2C_ERROR_AF
;

4069 ià(((
ITFÏgs
 & 
I2C_FLAG_RXNE
è!ð
RESET
))

4072 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
RXDR
;

4074 ià((
hi2c
->
XãrSize
 > 0U))

4076 
hi2c
->
XãrSize
--;

4077 
hi2c
->
XãrCouÁ
--;

4080 
hi2c
->
E¼ÜCode
 |ð
HAL_I2C_ERROR_AF
;

4084 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

4085 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

4086 
hi2c
->
XãrISR
 = 
NULL
;

4088 ià(
hi2c
->
E¼ÜCode
 !ð
HAL_I2C_ERROR_NONE
)

4091 
	`I2C_ITE¼Ü
(
hi2c
, hi2c->
E¼ÜCode
);

4094 ià(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_LISTEN
)

4097 
	`I2C_ITLi¡’C¶t
(
hi2c
, 
ITFÏgs
);

4100 ià(
hi2c
->
XãrO±iÚs
 !ð
I2C_NO_OPTION_FRAME
)

4102 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

4103 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

4106 
	`__HAL_UNLOCK
(
hi2c
);

4109 
	`HAL_I2C_Li¡’C¶tC®lback
(
hi2c
);

4112 ià(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_BUSY_RX
)

4114 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

4117 
	`__HAL_UNLOCK
(
hi2c
);

4120 
	`HAL_I2C_SÏveRxC¶tC®lback
(
hi2c
);

4124 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

4127 
	`__HAL_UNLOCK
(
hi2c
);

4130 
	`HAL_I2C_SÏveTxC¶tC®lback
(
hi2c
);

4132 
	}
}

4140 
	$I2C_ITLi¡’C¶t
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
ITFÏgs
)

4143 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

4144 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

4145 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

4146 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

4147 
hi2c
->
XãrISR
 = 
NULL
;

4150 ià(((
ITFÏgs
 & 
I2C_FLAG_RXNE
è!ð
RESET
))

4153 (*
hi2c
->
pBuffPŒ
++èðhi2c->
In¡ªû
->
RXDR
;

4155 ià((
hi2c
->
XãrSize
 > 0U))

4157 
hi2c
->
XãrSize
--;

4158 
hi2c
->
XãrCouÁ
--;

4161 
hi2c
->
E¼ÜCode
 |ð
HAL_I2C_ERROR_AF
;

4166 
	`I2C_Di§bË_IRQ
(
hi2c
, 
I2C_XFER_LISTEN_IT
 | 
I2C_XFER_RX_IT
 | 
I2C_XFER_TX_IT
);

4169 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_AF
);

4172 
	`__HAL_UNLOCK
(
hi2c
);

4175 
	`HAL_I2C_Li¡’C¶tC®lback
(
hi2c
);

4176 
	}
}

4184 
	$I2C_ITE¼Ü
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
E¼ÜCode
)

4187 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

4188 
hi2c
->
XãrO±iÚs
 = 
I2C_NO_OPTION_FRAME
;

4189 
hi2c
->
XãrCouÁ
 = 0U;

4192 
hi2c
->
E¼ÜCode
 |= ErrorCode;

4195 ià((
hi2c
->
S‹
 =ð
HAL_I2C_STATE_LISTEN
) ||

4196 (
hi2c
->
S‹
 =ð
HAL_I2C_STATE_BUSY_TX_LISTEN
) ||

4197 (
hi2c
->
S‹
 =ð
HAL_I2C_STATE_BUSY_RX_LISTEN
))

4200 
	`I2C_Di§bË_IRQ
(
hi2c
, 
I2C_XFER_RX_IT
 | 
I2C_XFER_TX_IT
);

4203 
hi2c
->
S‹
 = 
HAL_I2C_STATE_LISTEN
;

4204 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

4205 
hi2c
->
XãrISR
 = 
I2C_SÏve_ISR_IT
;

4210 
	`I2C_Di§bË_IRQ
(
hi2c
, 
I2C_XFER_LISTEN_IT
 | 
I2C_XFER_RX_IT
 | 
I2C_XFER_TX_IT
);

4214 ià(
hi2c
->
S‹
 !ð
HAL_I2C_STATE_ABORT
)

4217 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

4219 
hi2c
->
P»viousS‹
 = 
I2C_STATE_NONE
;

4220 
hi2c
->
XãrISR
 = 
NULL
;

4224 ià((
hi2c
->
In¡ªû
->
CR1
 & 
I2C_CR1_TXDMAEN
) == I2C_CR1_TXDMAEN)

4226 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_TXDMAEN
;

4230 
hi2c
->
hdm©x
->
XãrAbÜtC®lback
 = 
I2C_DMAAbÜt
;

4233 
	`__HAL_UNLOCK
(
hi2c
);

4236 ià(
	`HAL_DMA_AbÜt_IT
(
hi2c
->
hdm©x
è!ð
HAL_OK
)

4239 
hi2c
->
hdm©x
->
	`XãrAbÜtC®lback
(hi2c->hdmatx);

4243 ià((
hi2c
->
In¡ªû
->
CR1
 & 
I2C_CR1_RXDMAEN
) == I2C_CR1_RXDMAEN)

4245 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_RXDMAEN
;

4249 
hi2c
->
hdm¬x
->
XãrAbÜtC®lback
 = 
I2C_DMAAbÜt
;

4252 
	`__HAL_UNLOCK
(
hi2c
);

4255 ià(
	`HAL_DMA_AbÜt_IT
(
hi2c
->
hdm¬x
è!ð
HAL_OK
)

4258 
hi2c
->
hdm¬x
->
	`XãrAbÜtC®lback
(hi2c->hdmarx);

4261 ià(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_ABORT
)

4263 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

4266 
	`__HAL_UNLOCK
(
hi2c
);

4269 
	`HAL_I2C_AbÜtC¶tC®lback
(
hi2c
);

4274 
	`__HAL_UNLOCK
(
hi2c
);

4277 
	`HAL_I2C_E¼ÜC®lback
(
hi2c
);

4279 
	}
}

4286 
	$I2C_Flush_TXDR
(
I2C_HªdËTy³Def
 *
hi2c
)

4290 ià(
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_TXIS
è!ð
RESET
)

4292 
hi2c
->
In¡ªû
->
TXDR
 = 0x00U;

4296 ià(
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_TXE
è=ð
RESET
)

4298 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_TXE
);

4300 
	}
}

4307 
	$I2C_DMAMa¡”T¿nsm™C¶t
(
DMA_HªdËTy³Def
 *
hdma
)

4309 
I2C_HªdËTy³Def
 *
hi2c
 = (I2C_HªdËTy³Deà*)((
DMA_HªdËTy³Def
 *)
hdma
)->
P¬’t
;

4312 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_TXDMAEN
;

4315 ià(
hi2c
->
XãrCouÁ
 == 0U)

4318 
	`I2C_EÇbË_IRQ
(
hi2c
, 
I2C_XFER_CPLT_IT
);

4324 
hi2c
->
pBuffPŒ
 +ðhi2c->
XãrSize
;

4327 ià(
hi2c
->
XãrCouÁ
 > 
MAX_NBYTE_SIZE
)

4329 
hi2c
->
XãrSize
 = 
MAX_NBYTE_SIZE
;

4333 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

4337 
	`HAL_DMA_S¹_IT
(
hi2c
->
hdm©x
, (
ušt32_t
)hi2c->
pBuffPŒ
, (ušt32_t)&hi2c->
In¡ªû
->
TXDR
, hi2c->
XãrSize
);

4340 
	`I2C_EÇbË_IRQ
(
hi2c
, 
I2C_XFER_RELOAD_IT
);

4342 
	}
}

4349 
	$I2C_DMASÏveT¿nsm™C¶t
(
DMA_HªdËTy³Def
 *
hdma
)

4352 
	`UNUSED
(
hdma
);

4357 
	}
}

4364 
	$I2C_DMAMa¡”ReûiveC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

4366 
I2C_HªdËTy³Def
 *
hi2c
 = (I2C_HªdËTy³Deà*)((
DMA_HªdËTy³Def
 *)
hdma
)->
P¬’t
;

4369 
hi2c
->
In¡ªû
->
CR1
 &ð~
I2C_CR1_RXDMAEN
;

4372 ià(
hi2c
->
XãrCouÁ
 == 0U)

4375 
	`I2C_EÇbË_IRQ
(
hi2c
, 
I2C_XFER_CPLT_IT
);

4381 
hi2c
->
pBuffPŒ
 +ðhi2c->
XãrSize
;

4384 ià(
hi2c
->
XãrCouÁ
 > 
MAX_NBYTE_SIZE
)

4386 
hi2c
->
XãrSize
 = 
MAX_NBYTE_SIZE
;

4390 
hi2c
->
XãrSize
 = hi2c->
XãrCouÁ
;

4394 
	`HAL_DMA_S¹_IT
(
hi2c
->
hdm¬x
, (
ušt32_t
)&hi2c->
In¡ªû
->
RXDR
, (ušt32_t)hi2c->
pBuffPŒ
, hi2c->
XãrSize
);

4397 
	`I2C_EÇbË_IRQ
(
hi2c
, 
I2C_XFER_RELOAD_IT
);

4399 
	}
}

4406 
	$I2C_DMASÏveReûiveC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

4409 
	`UNUSED
(
hdma
);

4414 
	}
}

4421 
	$I2C_DMAE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
)

4423 
I2C_HªdËTy³Def
 *
hi2c
 = (I2C_HªdËTy³Deà*)((
DMA_HªdËTy³Def
 *)
hdma
)->
P¬’t
;

4426 
hi2c
->
In¡ªû
->
CR2
 |ð
I2C_CR2_NACK
;

4429 
	`I2C_ITE¼Ü
(
hi2c
, 
HAL_I2C_ERROR_DMA
);

4430 
	}
}

4438 
	$I2C_DMAAbÜt
(
DMA_HªdËTy³Def
 *
hdma
)

4440 
I2C_HªdËTy³Def
 *
hi2c
 = (I2C_HªdËTy³Deà*)((
DMA_HªdËTy³Def
 *)
hdma
)->
P¬’t
;

4443 
hi2c
->
In¡ªû
->
CR2
 |ð
I2C_CR2_NACK
;

4446 
hi2c
->
hdm©x
->
XãrAbÜtC®lback
 = 
NULL
;

4447 
hi2c
->
hdm¬x
->
XãrAbÜtC®lback
 = 
NULL
;

4450 ià(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_ABORT
)

4452 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

4455 
	`HAL_I2C_AbÜtC¶tC®lback
(
hi2c
);

4460 
	`HAL_I2C_E¼ÜC®lback
(
hi2c
);

4462 
	}
}

4474 
HAL_StusTy³Def
 
	$I2C_Wa™OnFÏgUÁžTimeout
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
FÏg
, 
FÏgStus
 
Stus
, ušt32_ˆ
Timeout
, ušt32_ˆ
Tick¡¬t
)

4476 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
FÏg
è=ð
Stus
)

4479 ià(
Timeout
 !ð
HAL_MAX_DELAY
)

4481 ià((
Timeout
 =ð0Uè|| ((
	`HAL_G‘Tick
(è- 
Tick¡¬t
) > Timeout))

4483 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

4484 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

4487 
	`__HAL_UNLOCK
(
hi2c
);

4488  
HAL_TIMEOUT
;

4492  
HAL_OK
;

4493 
	}
}

4503 
HAL_StusTy³Def
 
	$I2C_Wa™OnTXISFÏgUÁžTimeout
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
Timeout
, ušt32_ˆ
Tick¡¬t
)

4505 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_TXIS
è=ð
RESET
)

4508 ià(
	`I2C_IsAcknowËdgeFažed
(
hi2c
, 
Timeout
, 
Tick¡¬t
è!ð
HAL_OK
)

4510  
HAL_ERROR
;

4514 ià(
Timeout
 !ð
HAL_MAX_DELAY
)

4516 ià((
Timeout
 =ð0Uè|| ((
	`HAL_G‘Tick
(è- 
Tick¡¬t
) > Timeout))

4518 
hi2c
->
E¼ÜCode
 |ð
HAL_I2C_ERROR_TIMEOUT
;

4519 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

4520 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

4523 
	`__HAL_UNLOCK
(
hi2c
);

4525  
HAL_TIMEOUT
;

4529  
HAL_OK
;

4530 
	}
}

4540 
HAL_StusTy³Def
 
	$I2C_Wa™OnSTOPFÏgUÁžTimeout
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
Timeout
, ušt32_ˆ
Tick¡¬t
)

4542 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_STOPF
è=ð
RESET
)

4545 ià(
	`I2C_IsAcknowËdgeFažed
(
hi2c
, 
Timeout
, 
Tick¡¬t
è!ð
HAL_OK
)

4547  
HAL_ERROR
;

4551 ià((
Timeout
 =ð0Uè|| ((
	`HAL_G‘Tick
(è- 
Tick¡¬t
) > Timeout))

4553 
hi2c
->
E¼ÜCode
 |ð
HAL_I2C_ERROR_TIMEOUT
;

4554 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

4555 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

4558 
	`__HAL_UNLOCK
(
hi2c
);

4560  
HAL_TIMEOUT
;

4563  
HAL_OK
;

4564 
	}
}

4574 
HAL_StusTy³Def
 
	$I2C_Wa™OnRXNEFÏgUÁžTimeout
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
Timeout
, ušt32_ˆ
Tick¡¬t
)

4576 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_RXNE
è=ð
RESET
)

4579 ià(
	`I2C_IsAcknowËdgeFažed
(
hi2c
, 
Timeout
, 
Tick¡¬t
è!ð
HAL_OK
)

4581  
HAL_ERROR
;

4585 ià(
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_STOPF
è=ð
SET
)

4588 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_STOPF
);

4591 
	`I2C_RESET_CR2
(
hi2c
);

4593 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_NONE
;

4594 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

4595 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

4598 
	`__HAL_UNLOCK
(
hi2c
);

4600  
HAL_ERROR
;

4604 ià((
Timeout
 =ð0Uè|| ((
	`HAL_G‘Tick
(è- 
Tick¡¬t
) > Timeout))

4606 
hi2c
->
E¼ÜCode
 |ð
HAL_I2C_ERROR_TIMEOUT
;

4607 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

4610 
	`__HAL_UNLOCK
(
hi2c
);

4612  
HAL_TIMEOUT
;

4615  
HAL_OK
;

4616 
	}
}

4626 
HAL_StusTy³Def
 
	$I2C_IsAcknowËdgeFažed
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
Timeout
, ušt32_ˆ
Tick¡¬t
)

4628 ià(
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_AF
è=ð
SET
)

4632 
	`__HAL_I2C_GET_FLAG
(
hi2c
, 
I2C_FLAG_STOPF
è=ð
RESET
)

4635 ià(
Timeout
 !ð
HAL_MAX_DELAY
)

4637 ià((
Timeout
 =ð0Uè|| ((
	`HAL_G‘Tick
(è- 
Tick¡¬t
) > Timeout))

4639 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

4640 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

4643 
	`__HAL_UNLOCK
(
hi2c
);

4644  
HAL_TIMEOUT
;

4650 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_AF
);

4653 
	`__HAL_I2C_CLEAR_FLAG
(
hi2c
, 
I2C_FLAG_STOPF
);

4656 
	`I2C_Flush_TXDR
(
hi2c
);

4659 
	`I2C_RESET_CR2
(
hi2c
);

4661 
hi2c
->
E¼ÜCode
 = 
HAL_I2C_ERROR_AF
;

4662 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

4663 
hi2c
->
Mode
 = 
HAL_I2C_MODE_NONE
;

4666 
	`__HAL_UNLOCK
(
hi2c
);

4668  
HAL_ERROR
;

4670  
HAL_OK
;

4671 
	}
}

4692 
	$I2C_T¿nsãrCÚfig
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
DevAdd»ss
, 
ušt8_t
 
Size
, 
ušt32_t
 
Mode
, ušt32_ˆ
Reque¡
)

4694 
ušt32_t
 
tm´eg
 = 0U;

4697 
	`as£¹_·¿m
(
	`IS_I2C_ALL_INSTANCE
(
hi2c
->
In¡ªû
));

4698 
	`as£¹_·¿m
(
	`IS_TRANSFER_MODE
(
Mode
));

4699 
	`as£¹_·¿m
(
	`IS_TRANSFER_REQUEST
(
Reque¡
));

4702 
tm´eg
 = 
hi2c
->
In¡ªû
->
CR2
;

4705 
tm´eg
 &ð(
ušt32_t
)~((ušt32_t)(
I2C_CR2_SADD
 | 
I2C_CR2_NBYTES
 | 
I2C_CR2_RELOAD
 | 
I2C_CR2_AUTOEND
 | 
I2C_CR2_RD_WRN
 | 
I2C_CR2_START
 | 
I2C_CR2_STOP
));

4708 
tm´eg
 |ð(
ušt32_t
)(((ušt32_t)
DevAdd»ss
 & 
I2C_CR2_SADD
è| (((ušt32_t)
Size
 << 16è& 
I2C_CR2_NBYTES
) | \

4709 (
ušt32_t
)
Mode
 | (ušt32_t)
Reque¡
);

4712 
hi2c
->
In¡ªû
->
CR2
 = 
tm´eg
;

4713 
	}
}

4722 
HAL_StusTy³Def
 
	$I2C_EÇbË_IRQ
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
IÁ”ru±Reque¡
)

4724 
ušt32_t
 
tmpi¤
 = 0U;

4726 ià((
hi2c
->
XãrISR
 =ð
I2C_Ma¡”_ISR_DMA
) || \

4727 (
hi2c
->
XãrISR
 =ð
I2C_SÏve_ISR_DMA
))

4729 ià((
IÁ”ru±Reque¡
 & 
I2C_XFER_LISTEN_IT
) == I2C_XFER_LISTEN_IT)

4732 
tmpi¤
 |ð
I2C_IT_ADDRI
 | 
I2C_IT_STOPI
 | 
I2C_IT_NACKI
 | 
I2C_IT_ERRI
;

4735 ià((
IÁ”ru±Reque¡
 & 
I2C_XFER_ERROR_IT
) == I2C_XFER_ERROR_IT)

4738 
tmpi¤
 |ð
I2C_IT_ERRI
 | 
I2C_IT_NACKI
;

4741 ià((
IÁ”ru±Reque¡
 & 
I2C_XFER_CPLT_IT
) == I2C_XFER_CPLT_IT)

4744 
tmpi¤
 |ð
I2C_IT_STOPI
;

4747 ià((
IÁ”ru±Reque¡
 & 
I2C_XFER_RELOAD_IT
) == I2C_XFER_RELOAD_IT)

4750 
tmpi¤
 |ð
I2C_IT_TCI
;

4755 ià((
IÁ”ru±Reque¡
 & 
I2C_XFER_LISTEN_IT
) == I2C_XFER_LISTEN_IT)

4758 
tmpi¤
 |ð
I2C_IT_ADDRI
 | 
I2C_IT_STOPI
 | 
I2C_IT_NACKI
 | 
I2C_IT_ERRI
;

4761 ià((
IÁ”ru±Reque¡
 & 
I2C_XFER_TX_IT
) == I2C_XFER_TX_IT)

4764 
tmpi¤
 |ð
I2C_IT_ERRI
 | 
I2C_IT_TCI
 | 
I2C_IT_STOPI
 | 
I2C_IT_NACKI
 | 
I2C_IT_TXI
;

4767 ià((
IÁ”ru±Reque¡
 & 
I2C_XFER_RX_IT
) == I2C_XFER_RX_IT)

4770 
tmpi¤
 |ð
I2C_IT_ERRI
 | 
I2C_IT_TCI
 | 
I2C_IT_STOPI
 | 
I2C_IT_NACKI
 | 
I2C_IT_RXI
;

4773 ià((
IÁ”ru±Reque¡
 & 
I2C_XFER_CPLT_IT
) == I2C_XFER_CPLT_IT)

4776 
tmpi¤
 |ð
I2C_IT_STOPI
;

4783 
	`__HAL_I2C_ENABLE_IT
(
hi2c
, 
tmpi¤
);

4785  
HAL_OK
;

4786 
	}
}

4795 
HAL_StusTy³Def
 
	$I2C_Di§bË_IRQ
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt16_t
 
IÁ”ru±Reque¡
)

4797 
ušt32_t
 
tmpi¤
 = 0U;

4799 ià((
IÁ”ru±Reque¡
 & 
I2C_XFER_TX_IT
) == I2C_XFER_TX_IT)

4802 
tmpi¤
 |ð
I2C_IT_TCI
 | 
I2C_IT_TXI
;

4804 ià((
hi2c
->
S‹
 & 
HAL_I2C_STATE_LISTEN
) != HAL_I2C_STATE_LISTEN)

4807 
tmpi¤
 |ð
I2C_IT_STOPI
 | 
I2C_IT_NACKI
 | 
I2C_IT_ERRI
;

4811 ià((
IÁ”ru±Reque¡
 & 
I2C_XFER_RX_IT
) == I2C_XFER_RX_IT)

4814 
tmpi¤
 |ð
I2C_IT_TCI
 | 
I2C_IT_RXI
;

4816 ià((
hi2c
->
S‹
 & 
HAL_I2C_STATE_LISTEN
) != HAL_I2C_STATE_LISTEN)

4819 
tmpi¤
 |ð
I2C_IT_STOPI
 | 
I2C_IT_NACKI
 | 
I2C_IT_ERRI
;

4823 ià((
IÁ”ru±Reque¡
 & 
I2C_XFER_LISTEN_IT
) == I2C_XFER_LISTEN_IT)

4826 
tmpi¤
 |ð
I2C_IT_ADDRI
 | 
I2C_IT_STOPI
 | 
I2C_IT_NACKI
 | 
I2C_IT_ERRI
;

4829 ià((
IÁ”ru±Reque¡
 & 
I2C_XFER_ERROR_IT
) == I2C_XFER_ERROR_IT)

4832 
tmpi¤
 |ð
I2C_IT_ERRI
 | 
I2C_IT_NACKI
;

4835 ià((
IÁ”ru±Reque¡
 & 
I2C_XFER_CPLT_IT
) == I2C_XFER_CPLT_IT)

4838 
tmpi¤
 |ð
I2C_IT_STOPI
;

4841 ià((
IÁ”ru±Reque¡
 & 
I2C_XFER_RELOAD_IT
) == I2C_XFER_RELOAD_IT)

4844 
tmpi¤
 |ð
I2C_IT_TCI
;

4850 
	`__HAL_I2C_DISABLE_IT
(
hi2c
, 
tmpi¤
);

4852  
HAL_OK
;

4853 
	}
}

	@i2c_oled/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_hal_i2c_ex.c

65 
	~"¡m32f0xx_h®.h
"

76 #ifdeà
HAL_I2C_MODULE_ENABLED


111 
HAL_StusTy³Def
 
	$HAL_I2CEx_CÚfigAÇlogFž‹r
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
AÇlogFž‹r
)

114 
	`as£¹_·¿m
(
	`IS_I2C_ALL_INSTANCE
(
hi2c
->
In¡ªû
));

115 
	`as£¹_·¿m
(
	`IS_I2C_ANALOG_FILTER
(
AÇlogFž‹r
));

117 ià(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

120 
	`__HAL_LOCK
(
hi2c
);

122 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY
;

125 
	`__HAL_I2C_DISABLE
(
hi2c
);

128 
hi2c
->
In¡ªû
->
CR1
 &ð~(
I2C_CR1_ANFOFF
);

131 
hi2c
->
In¡ªû
->
CR1
 |ð
AÇlogFž‹r
;

133 
	`__HAL_I2C_ENABLE
(
hi2c
);

135 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

138 
	`__HAL_UNLOCK
(
hi2c
);

140  
HAL_OK
;

144  
HAL_BUSY
;

146 
	}
}

155 
HAL_StusTy³Def
 
	$HAL_I2CEx_CÚfigDig™®Fž‹r
(
I2C_HªdËTy³Def
 *
hi2c
, 
ušt32_t
 
Dig™®Fž‹r
)

157 
ušt32_t
 
tm´eg
 = 0U;

160 
	`as£¹_·¿m
(
	`IS_I2C_ALL_INSTANCE
(
hi2c
->
In¡ªû
));

161 
	`as£¹_·¿m
(
	`IS_I2C_DIGITAL_FILTER
(
Dig™®Fž‹r
));

163 ià(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

166 
	`__HAL_LOCK
(
hi2c
);

168 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY
;

171 
	`__HAL_I2C_DISABLE
(
hi2c
);

174 
tm´eg
 = 
hi2c
->
In¡ªû
->
CR1
;

177 
tm´eg
 &ð~(
I2C_CR1_DNF
);

180 
tm´eg
 |ð
Dig™®Fž‹r
 << 8U;

183 
hi2c
->
In¡ªû
->
CR1
 = 
tm´eg
;

185 
	`__HAL_I2C_ENABLE
(
hi2c
);

187 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

190 
	`__HAL_UNLOCK
(
hi2c
);

192  
HAL_OK
;

196  
HAL_BUSY
;

198 
	}
}

199 #ià
defšed
(
I2C_CR1_WUPEN
)

207 
HAL_StusTy³Def
 
	$HAL_I2CEx_EÇbËWakeUp
(
I2C_HªdËTy³Def
 *
hi2c
)

210 
	`as£¹_·¿m
(
	`IS_I2C_WAKEUP_FROMSTOP_INSTANCE
(
hi2c
->
In¡ªû
));

212 ià(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

215 
	`__HAL_LOCK
(
hi2c
);

217 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY
;

220 
	`__HAL_I2C_DISABLE
(
hi2c
);

223 
hi2c
->
In¡ªû
->
CR1
 |ð
I2C_CR1_WUPEN
;

225 
	`__HAL_I2C_ENABLE
(
hi2c
);

227 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

230 
	`__HAL_UNLOCK
(
hi2c
);

232  
HAL_OK
;

236  
HAL_BUSY
;

238 
	}
}

246 
HAL_StusTy³Def
 
	$HAL_I2CEx_Di§bËWakeUp
(
I2C_HªdËTy³Def
 *
hi2c
)

249 
	`as£¹_·¿m
(
	`IS_I2C_WAKEUP_FROMSTOP_INSTANCE
(
hi2c
->
In¡ªû
));

251 ià(
hi2c
->
S‹
 =ð
HAL_I2C_STATE_READY
)

254 
	`__HAL_LOCK
(
hi2c
);

256 
hi2c
->
S‹
 = 
HAL_I2C_STATE_BUSY
;

259 
	`__HAL_I2C_DISABLE
(
hi2c
);

262 
hi2c
->
In¡ªû
->
CR1
 &ð~(
I2C_CR1_WUPEN
);

264 
	`__HAL_I2C_ENABLE
(
hi2c
);

266 
hi2c
->
S‹
 = 
HAL_I2C_STATE_READY
;

269 
	`__HAL_UNLOCK
(
hi2c
);

271  
HAL_OK
;

275  
HAL_BUSY
;

277 
	}
}

293 
	$HAL_I2CEx_EÇbËFa¡ModePlus
(
ušt32_t
 
CÚfigFa¡ModePlus
)

296 
	`as£¹_·¿m
(
	`IS_I2C_FASTMODEPLUS
(
CÚfigFa¡ModePlus
));

299 
	`__HAL_RCC_SYSCFG_CLK_ENABLE
();

302 
	`SET_BIT
(
SYSCFG
->
CFGR1
, (
ušt32_t
)
CÚfigFa¡ModePlus
);

303 
	}
}

318 
	$HAL_I2CEx_Di§bËFa¡ModePlus
(
ušt32_t
 
CÚfigFa¡ModePlus
)

321 
	`as£¹_·¿m
(
	`IS_I2C_FASTMODEPLUS
(
CÚfigFa¡ModePlus
));

324 
	`__HAL_RCC_SYSCFG_CLK_ENABLE
();

327 
	`CLEAR_BIT
(
SYSCFG
->
CFGR1
, (
ušt32_t
)
CÚfigFa¡ModePlus
);

328 
	}
}

	@i2c_oled/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_hal_pwr.c

43 
	~"¡m32f0xx_h®.h
"

54 #ifdeà
HAL_PWR_MODULE_ENABLED


91 
	$HAL_PWR_DeIn™
()

93 
	`__HAL_RCC_PWR_FORCE_RESET
();

94 
	`__HAL_RCC_PWR_RELEASE_RESET
();

95 
	}
}

104 
	$HAL_PWR_EÇbËBkUpAcûss
()

106 
PWR
->
CR
 |ð(
ušt32_t
)
PWR_CR_DBP
;

107 
	}
}

116 
	$HAL_PWR_Di§bËBkUpAcûss
()

118 
PWR
->
CR
 &ð~((
ušt32_t
)
PWR_CR_DBP
);

119 
	}
}

247 
	$HAL_PWR_EÇbËWakeUpPš
(
ušt32_t
 
WakeUpPšx
)

250 
	`as£¹_·¿m
(
	`IS_PWR_WAKEUP_PIN
(
WakeUpPšx
));

252 
	`SET_BIT
(
PWR
->
CSR
, 
WakeUpPšx
);

253 
	}
}

262 
	$HAL_PWR_Di§bËWakeUpPš
(
ušt32_t
 
WakeUpPšx
)

265 
	`as£¹_·¿m
(
	`IS_PWR_WAKEUP_PIN
(
WakeUpPšx
));

267 
	`CLEAR_BIT
(
PWR
->
CSR
, 
WakeUpPšx
);

268 
	}
}

285 
	$HAL_PWR_EÁ”SLEEPMode
(
ušt32_t
 
ReguÏtÜ
, 
ušt8_t
 
SLEEPEÁry
)

288 
	`as£¹_·¿m
(
	`IS_PWR_REGULATOR
(
ReguÏtÜ
));

289 
	`as£¹_·¿m
(
	`IS_PWR_SLEEP_ENTRY
(
SLEEPEÁry
));

292 
SCB
->
SCR
 &ð(
ušt32_t
)~((ušt32_t)
SCB_SCR_SLEEPDEEP_Msk
);

295 if(
SLEEPEÁry
 =ð
PWR_SLEEPENTRY_WFI
)

298 
	`__WFI
();

303 
	`__SEV
();

304 
	`__WFE
();

305 
	`__WFE
();

307 
	}
}

328 
	$HAL_PWR_EÁ”STOPMode
(
ušt32_t
 
ReguÏtÜ
, 
ušt8_t
 
STOPEÁry
)

330 
ušt32_t
 
tm´eg
 = 0;

333 
	`as£¹_·¿m
(
	`IS_PWR_REGULATOR
(
ReguÏtÜ
));

334 
	`as£¹_·¿m
(
	`IS_PWR_STOP_ENTRY
(
STOPEÁry
));

337 
tm´eg
 = 
PWR
->
CR
;

340 
tm´eg
 &ð(
ušt32_t
)~(
PWR_CR_PDDS
 | 
PWR_CR_LPDS
);

343 
tm´eg
 |ð
ReguÏtÜ
;

346 
PWR
->
CR
 = 
tm´eg
;

349 
SCB
->
SCR
 |ð
SCB_SCR_SLEEPDEEP_Msk
;

352 if(
STOPEÁry
 =ð
PWR_STOPENTRY_WFI
)

355 
	`__WFI
();

360 
	`__SEV
();

361 
	`__WFE
();

362 
	`__WFE
();

366 
SCB
->
SCR
 &ð(
ušt32_t
)~((ušt32_t)
SCB_SCR_SLEEPDEEP_Msk
);

367 
	}
}

383 
	$HAL_PWR_EÁ”STANDBYMode
()

386 
PWR
->
CR
 |ð(
ušt32_t
)
PWR_CR_PDDS
;

389 
SCB
->
SCR
 |ð
SCB_SCR_SLEEPDEEP_Msk
;

392 #ià
	`defšed
 ( 
__CC_ARM
)

393 
	`__fÜû_¡Ües
();

396 
	`__WFI
();

397 
	}
}

407 
	$HAL_PWR_EÇbËSË•OnEx™
()

410 
	`SET_BIT
(
SCB
->
SCR
, ((
ušt32_t
)
SCB_SCR_SLEEPONEXIT_Msk
));

411 
	}
}

420 
	$HAL_PWR_Di§bËSË•OnEx™
()

423 
	`CLEAR_BIT
(
SCB
->
SCR
, ((
ušt32_t
)
SCB_SCR_SLEEPONEXIT_Msk
));

424 
	}
}

434 
	$HAL_PWR_EÇbËSEVOnP’d
()

437 
	`SET_BIT
(
SCB
->
SCR
, ((
ušt32_t
)
SCB_SCR_SEVONPEND_Msk
));

438 
	}
}

447 
	$HAL_PWR_Di§bËSEVOnP’d
()

450 
	`CLEAR_BIT
(
SCB
->
SCR
, ((
ušt32_t
)
SCB_SCR_SEVONPEND_Msk
));

451 
	}
}

	@i2c_oled/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_hal_pwr_ex.c

42 
	~"¡m32f0xx_h®.h
"

53 #ifdeà
HAL_PWR_MODULE_ENABLED


60 
	#PVD_MODE_IT
 (0x00010000U)

	)

61 
	#PVD_MODE_EVT
 (0x00020000U)

	)

62 
	#PVD_RISING_EDGE
 (0x00000001U)

	)

63 
	#PVD_FALLING_EDGE
 (0x00000002U)

	)

112 #ià
defšed
 (
STM32F031x6
è|| defšed (
STM32F051x8
) || \

113 
defšed
 (
STM32F071xB
è|| defšed (
STM32F091xC
) || \

114 
defšed
 (
STM32F042x6
è|| 
	$defšed
 (
STM32F072xB
)

124 
	$HAL_PWR_CÚfigPVD
(
PWR_PVDTy³Def
 *
sCÚfigPVD
)

127 
	`as£¹_·¿m
(
	`IS_PWR_PVD_LEVEL
(
sCÚfigPVD
->
PVDLev–
));

128 
	`as£¹_·¿m
(
	`IS_PWR_PVD_MODE
(
sCÚfigPVD
->
Mode
));

131 
	`MODIFY_REG
(
PWR
->
CR
, 
PWR_CR_PLS
, 
sCÚfigPVD
->
PVDLev–
);

134 
	`__HAL_PWR_PVD_EXTI_DISABLE_EVENT
();

135 
	`__HAL_PWR_PVD_EXTI_DISABLE_IT
();

136 
	`__HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE
();
	`__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE
();

139 if((
sCÚfigPVD
->
Mode
 & 
PVD_MODE_IT
) == PVD_MODE_IT)

141 
	`__HAL_PWR_PVD_EXTI_ENABLE_IT
();

145 if((
sCÚfigPVD
->
Mode
 & 
PVD_MODE_EVT
) == PVD_MODE_EVT)

147 
	`__HAL_PWR_PVD_EXTI_ENABLE_EVENT
();

151 if((
sCÚfigPVD
->
Mode
 & 
PVD_RISING_EDGE
) == PVD_RISING_EDGE)

153 
	`__HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE
();

156 if((
sCÚfigPVD
->
Mode
 & 
PVD_FALLING_EDGE
) == PVD_FALLING_EDGE)

158 
	`__HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE
();

160 
	}
}

166 
	$HAL_PWR_EÇbËPVD
()

168 
PWR
->
CR
 |ð(
ušt32_t
)
PWR_CR_PVDE
;

169 
	}
}

175 
	$HAL_PWR_Di§bËPVD
()

177 
PWR
->
CR
 &ð~((
ušt32_t
)
PWR_CR_PVDE
);

178 
	}
}

185 
	$HAL_PWR_PVD_IRQHªdËr
()

188 if(
	`__HAL_PWR_PVD_EXTI_GET_FLAG
(è!ð
RESET
)

191 
	`HAL_PWR_PVDC®lback
();

194 
	`__HAL_PWR_PVD_EXTI_CLEAR_FLAG
();

196 
	}
}

202 
__w—k
 
	$HAL_PWR_PVDC®lback
()

207 
	}
}

213 #ià
defšed
 (
STM32F042x6
è|| defšed (
STM32F048xx
) || \

214 
defšed
 (
STM32F071xB
è|| defšed (
STM32F072xB
è|| defšed (
STM32F078xx
) || \

215 
defšed
 (
STM32F091xC
è|| 
	$defšed
 (
STM32F098xx
)

223 
	$HAL_PWREx_EÇbËVddio2MÚ™Ü
()

225 
	`__HAL_PWR_VDDIO2_EXTI_ENABLE_IT
();

226 
	`__HAL_PWR_VDDIO2_EXTI_ENABLE_FALLING_EDGE
();

227 
	}
}

233 
	$HAL_PWREx_Di§bËVddio2MÚ™Ü
()

235 
	`__HAL_PWR_VDDIO2_EXTI_DISABLE_IT
();

236 
	`__HAL_PWR_VDDIO2_EXTI_DISABLE_FALLING_EDGE
();

238 
	}
}

245 
	$HAL_PWREx_Vddio2MÚ™Ü_IRQHªdËr
()

248 if(
	`__HAL_PWR_VDDIO2_EXTI_GET_FLAG
(è!ð
RESET
)

251 
	`HAL_PWREx_Vddio2MÚ™ÜC®lback
();

254 
	`__HAL_PWR_VDDIO2_EXTI_CLEAR_FLAG
();

256 
	}
}

262 
__w—k
 
	$HAL_PWREx_Vddio2MÚ™ÜC®lback
()

267 
	}
}

270 
defšed
 (
STM32F071xB
è|| defšed (
STM32F072xB
è|| defšed (
STM32F078xx
) || \

271 
defšed
 (
STM32F091xC
è|| defšed (
STM32F098xx
) */

	@i2c_oled/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_hal_rcc.c

79 
	~"¡m32f0xx_h®.h
"

90 #ifdeà
HAL_RCC_MODULE_ENABLED


105 
	#MCO1_CLK_ENABLE
(è
	`__HAL_RCC_GPIOA_CLK_ENABLE
()

	)

106 
	#MCO1_GPIO_PORT
 
GPIOA


	)

107 
	#MCO1_PIN
 
GPIO_PIN_8


	)

225 
	$HAL_RCC_DeIn™
()

228 
	`SET_BIT
(
RCC
->
CR
, 
RCC_CR_HSION
 | 
RCC_CR_HSITRIM_4
);

231 
	`CLEAR_BIT
(
RCC
->
CFGR
, 
RCC_CFGR_SW
 | 
RCC_CFGR_HPRE
 | 
RCC_CFGR_PPRE
 | 
RCC_CFGR_MCO
);

234 
	`CLEAR_BIT
(
RCC
->
CR
, 
RCC_CR_PLLON
 | 
RCC_CR_CSSON
 | 
RCC_CR_HSEON
);

237 
	`CLEAR_BIT
(
RCC
->
CR
, 
RCC_CR_HSEBYP
);

240 
	`CLEAR_REG
(
RCC
->
CFGR
);

243 
	`CLEAR_REG
(
RCC
->
CFGR2
);

246 
	`CLEAR_REG
(
RCC
->
CFGR3
);

249 
	`CLEAR_REG
(
RCC
->
CIR
);

252 
Sy¡emCÜeClock
 = 
HSI_VALUE
;

253 
	}
}

269 
HAL_StusTy³Def
 
	$HAL_RCC_OscCÚfig
(
RCC_OscIn™Ty³Def
 *
RCC_OscIn™SŒuù
)

271 
ušt32_t
 
tick¡¬t
 = 0U;

274 
	`as£¹_·¿m
(
RCC_OscIn™SŒuù
 !ð
NULL
);

275 
	`as£¹_·¿m
(
	`IS_RCC_OSCILLATORTYPE
(
RCC_OscIn™SŒuù
->
OscžÏtÜTy³
));

278 if(((
RCC_OscIn™SŒuù
->
OscžÏtÜTy³
è& 
RCC_OSCILLATORTYPE_HSE
) == RCC_OSCILLATORTYPE_HSE)

281 
	`as£¹_·¿m
(
	`IS_RCC_HSE
(
RCC_OscIn™SŒuù
->
HSES‹
));

284 if((
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è=ð
RCC_SYSCLKSOURCE_STATUS_HSE
)

285 || ((
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è=ð
RCC_SYSCLKSOURCE_STATUS_PLLCLK
è&& (
	`__HAL_RCC_GET_PLL_OSCSOURCE
(è=ð
RCC_PLLSOURCE_HSE
)))

287 if((
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSERDY
è!ð
RESET
è&& (
RCC_OscIn™SŒuù
->
HSES‹
 =ð
RCC_HSE_OFF
))

289  
HAL_ERROR
;

295 
	`__HAL_RCC_HSE_CONFIG
(
RCC_OscIn™SŒuù
->
HSES‹
);

299 if(
RCC_OscIn™SŒuù
->
HSES‹
 !ð
RCC_HSE_OFF
)

302 
tick¡¬t
 = 
	`HAL_G‘Tick
();

305 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSERDY
è=ð
RESET
)

307 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
HSE_TIMEOUT_VALUE
)

309  
HAL_TIMEOUT
;

316 
tick¡¬t
 = 
	`HAL_G‘Tick
();

319 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSERDY
è!ð
RESET
)

321 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
HSE_TIMEOUT_VALUE
)

323  
HAL_TIMEOUT
;

330 if(((
RCC_OscIn™SŒuù
->
OscžÏtÜTy³
è& 
RCC_OSCILLATORTYPE_HSI
) == RCC_OSCILLATORTYPE_HSI)

333 
	`as£¹_·¿m
(
	`IS_RCC_HSI
(
RCC_OscIn™SŒuù
->
HSIS‹
));

334 
	`as£¹_·¿m
(
	`IS_RCC_CALIBRATION_VALUE
(
RCC_OscIn™SŒuù
->
HSIC®ib¿tiÚV®ue
));

337 if((
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è=ð
RCC_SYSCLKSOURCE_STATUS_HSI
)

338 || ((
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è=ð
RCC_SYSCLKSOURCE_STATUS_PLLCLK
è&& (
	`__HAL_RCC_GET_PLL_OSCSOURCE
(è=ð
RCC_PLLSOURCE_HSI
)))

341 if((
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSIRDY
è!ð
RESET
è&& (
RCC_OscIn™SŒuù
->
HSIS‹
 !ð
RCC_HSI_ON
))

343  
HAL_ERROR
;

349 
	`__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST
(
RCC_OscIn™SŒuù
->
HSIC®ib¿tiÚV®ue
);

355 if(
RCC_OscIn™SŒuù
->
HSIS‹
 !ð
RCC_HSI_OFF
)

358 
	`__HAL_RCC_HSI_ENABLE
();

361 
tick¡¬t
 = 
	`HAL_G‘Tick
();

364 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSIRDY
è=ð
RESET
)

366 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
HSI_TIMEOUT_VALUE
)

368  
HAL_TIMEOUT
;

373 
	`__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST
(
RCC_OscIn™SŒuù
->
HSIC®ib¿tiÚV®ue
);

378 
	`__HAL_RCC_HSI_DISABLE
();

381 
tick¡¬t
 = 
	`HAL_G‘Tick
();

384 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSIRDY
è!ð
RESET
)

386 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
HSI_TIMEOUT_VALUE
)

388  
HAL_TIMEOUT
;

395 if(((
RCC_OscIn™SŒuù
->
OscžÏtÜTy³
è& 
RCC_OSCILLATORTYPE_LSI
) == RCC_OSCILLATORTYPE_LSI)

398 
	`as£¹_·¿m
(
	`IS_RCC_LSI
(
RCC_OscIn™SŒuù
->
LSIS‹
));

401 if(
RCC_OscIn™SŒuù
->
LSIS‹
 !ð
RCC_LSI_OFF
)

404 
	`__HAL_RCC_LSI_ENABLE
();

407 
tick¡¬t
 = 
	`HAL_G‘Tick
();

410 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_LSIRDY
è=ð
RESET
)

412 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
LSI_TIMEOUT_VALUE
)

414  
HAL_TIMEOUT
;

421 
	`__HAL_RCC_LSI_DISABLE
();

424 
tick¡¬t
 = 
	`HAL_G‘Tick
();

427 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_LSIRDY
è!ð
RESET
)

429 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
LSI_TIMEOUT_VALUE
)

431  
HAL_TIMEOUT
;

437 if(((
RCC_OscIn™SŒuù
->
OscžÏtÜTy³
è& 
RCC_OSCILLATORTYPE_LSE
) == RCC_OSCILLATORTYPE_LSE)

439 
FÏgStus
 
pwrþkchªged
 = 
RESET
;

442 
	`as£¹_·¿m
(
	`IS_RCC_LSE
(
RCC_OscIn™SŒuù
->
LSES‹
));

446 if(
	`__HAL_RCC_PWR_IS_CLK_DISABLED
())

448 
	`__HAL_RCC_PWR_CLK_ENABLE
();

449 
pwrþkchªged
 = 
SET
;

452 if(
	`HAL_IS_BIT_CLR
(
PWR
->
CR
, 
PWR_CR_DBP
))

455 
	`SET_BIT
(
PWR
->
CR
, 
PWR_CR_DBP
);

458 
tick¡¬t
 = 
	`HAL_G‘Tick
();

460 
	`HAL_IS_BIT_CLR
(
PWR
->
CR
, 
PWR_CR_DBP
))

462 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
è> 
RCC_DBP_TIMEOUT_VALUE
)

464  
HAL_TIMEOUT
;

470 
	`__HAL_RCC_LSE_CONFIG
(
RCC_OscIn™SŒuù
->
LSES‹
);

472 if(
RCC_OscIn™SŒuù
->
LSES‹
 !ð
RCC_LSE_OFF
)

475 
tick¡¬t
 = 
	`HAL_G‘Tick
();

478 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_LSERDY
è=ð
RESET
)

480 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RCC_LSE_TIMEOUT_VALUE
)

482  
HAL_TIMEOUT
;

489 
tick¡¬t
 = 
	`HAL_G‘Tick
();

492 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_LSERDY
è!ð
RESET
)

494 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
RCC_LSE_TIMEOUT_VALUE
)

496  
HAL_TIMEOUT
;

502 if(
pwrþkchªged
 =ð
SET
)

504 
	`__HAL_RCC_PWR_CLK_DISABLE
();

509 if(((
RCC_OscIn™SŒuù
->
OscžÏtÜTy³
è& 
RCC_OSCILLATORTYPE_HSI14
) == RCC_OSCILLATORTYPE_HSI14)

512 
	`as£¹_·¿m
(
	`IS_RCC_HSI14
(
RCC_OscIn™SŒuù
->
HSI14S‹
));

513 
	`as£¹_·¿m
(
	`IS_RCC_CALIBRATION_VALUE
(
RCC_OscIn™SŒuù
->
HSI14C®ib¿tiÚV®ue
));

516 if(
RCC_OscIn™SŒuù
->
HSI14S‹
 =ð
RCC_HSI14_ON
)

519 
	`__HAL_RCC_HSI14ADC_DISABLE
();

522 
	`__HAL_RCC_HSI14_ENABLE
();

525 
tick¡¬t
 = 
	`HAL_G‘Tick
();

528 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSI14RDY
è=ð
RESET
)

530 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
è> 
HSI14_TIMEOUT_VALUE
)

532  
HAL_TIMEOUT
;

537 
	`__HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST
(
RCC_OscIn™SŒuù
->
HSI14C®ib¿tiÚV®ue
);

539 if(
RCC_OscIn™SŒuù
->
HSI14S‹
 =ð
RCC_HSI14_ADC_CONTROL
)

542 
	`__HAL_RCC_HSI14ADC_ENABLE
();

545 
	`__HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST
(
RCC_OscIn™SŒuù
->
HSI14C®ib¿tiÚV®ue
);

550 
	`__HAL_RCC_HSI14ADC_DISABLE
();

553 
	`__HAL_RCC_HSI14_DISABLE
();

556 
tick¡¬t
 = 
	`HAL_G‘Tick
();

559 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSI14RDY
è!ð
RESET
)

561 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
è> 
HSI14_TIMEOUT_VALUE
)

563  
HAL_TIMEOUT
;

569 #ià
	`defšed
(
RCC_HSI48_SUPPORT
)

571 if(((
RCC_OscIn™SŒuù
->
OscžÏtÜTy³
è& 
RCC_OSCILLATORTYPE_HSI48
) == RCC_OSCILLATORTYPE_HSI48)

574 
	`as£¹_·¿m
(
	`IS_RCC_HSI48
(
RCC_OscIn™SŒuù
->
HSI48S‹
));

577 if((
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è=ð
RCC_SYSCLKSOURCE_STATUS_HSI48
) ||

578 ((
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è=ð
RCC_SYSCLKSOURCE_STATUS_PLLCLK
è&& (
	`__HAL_RCC_GET_PLL_OSCSOURCE
(è=ð
RCC_PLLSOURCE_HSI48
)))

580 if((
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSI48RDY
è!ð
RESET
è&& (
RCC_OscIn™SŒuù
->
HSI48S‹
 !ð
RCC_HSI48_ON
))

582  
HAL_ERROR
;

588 if(
RCC_OscIn™SŒuù
->
HSI48S‹
 !ð
RCC_HSI48_OFF
)

591 
	`__HAL_RCC_HSI48_ENABLE
();

594 
tick¡¬t
 = 
	`HAL_G‘Tick
();

597 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSI48RDY
è=ð
RESET
)

599 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
è> 
HSI48_TIMEOUT_VALUE
)

601  
HAL_TIMEOUT
;

608 
	`__HAL_RCC_HSI48_DISABLE
();

611 
tick¡¬t
 = 
	`HAL_G‘Tick
();

614 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSI48RDY
è!ð
RESET
)

616 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
è> 
HSI48_TIMEOUT_VALUE
)

618  
HAL_TIMEOUT
;

628 
	`as£¹_·¿m
(
	`IS_RCC_PLL
(
RCC_OscIn™SŒuù
->
PLL
.
PLLS‹
));

629 ià((
RCC_OscIn™SŒuù
->
PLL
.
PLLS‹
è!ð
RCC_PLL_NONE
)

632 if(
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è!ð
RCC_SYSCLKSOURCE_STATUS_PLLCLK
)

634 if((
RCC_OscIn™SŒuù
->
PLL
.
PLLS‹
è=ð
RCC_PLL_ON
)

637 
	`as£¹_·¿m
(
	`IS_RCC_PLLSOURCE
(
RCC_OscIn™SŒuù
->
PLL
.
PLLSourû
));

638 
	`as£¹_·¿m
(
	`IS_RCC_PLL_MUL
(
RCC_OscIn™SŒuù
->
PLL
.
PLLMUL
));

639 
	`as£¹_·¿m
(
	`IS_RCC_PREDIV
(
RCC_OscIn™SŒuù
->
PLL
.
PREDIV
));

642 
	`__HAL_RCC_PLL_DISABLE
();

645 
tick¡¬t
 = 
	`HAL_G‘Tick
();

648 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLRDY
è!ð
RESET
)

650 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLL_TIMEOUT_VALUE
)

652  
HAL_TIMEOUT
;

657 
	`__HAL_RCC_PLL_CONFIG
(
RCC_OscIn™SŒuù
->
PLL
.
PLLSourû
,

658 
RCC_OscIn™SŒuù
->
PLL
.
PREDIV
,

659 
RCC_OscIn™SŒuù
->
PLL
.
PLLMUL
);

661 
	`__HAL_RCC_PLL_ENABLE
();

664 
tick¡¬t
 = 
	`HAL_G‘Tick
();

667 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLRDY
è=ð
RESET
)

669 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLL_TIMEOUT_VALUE
)

671  
HAL_TIMEOUT
;

678 
	`__HAL_RCC_PLL_DISABLE
();

681 
tick¡¬t
 = 
	`HAL_G‘Tick
();

684 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLRDY
è!ð
RESET
)

686 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
PLL_TIMEOUT_VALUE
)

688  
HAL_TIMEOUT
;

695  
HAL_ERROR
;

699  
HAL_OK
;

700 
	}
}

725 
HAL_StusTy³Def
 
	$HAL_RCC_ClockCÚfig
(
RCC_ClkIn™Ty³Def
 *
RCC_ClkIn™SŒuù
, 
ušt32_t
 
FL©’cy
)

727 
ušt32_t
 
tick¡¬t
 = 0U;

730 
	`as£¹_·¿m
(
RCC_ClkIn™SŒuù
 !ð
NULL
);

731 
	`as£¹_·¿m
(
	`IS_RCC_CLOCKTYPE
(
RCC_ClkIn™SŒuù
->
ClockTy³
));

732 
	`as£¹_·¿m
(
	`IS_FLASH_LATENCY
(
FL©’cy
));

739 if(
FL©’cy
 > (
FLASH
->
ACR
 & 
FLASH_ACR_LATENCY
))

742 
	`__HAL_FLASH_SET_LATENCY
(
FL©’cy
);

746 if((
FLASH
->
ACR
 & 
FLASH_ACR_LATENCY
è!ð
FL©’cy
)

748  
HAL_ERROR
;

753 if(((
RCC_ClkIn™SŒuù
->
ClockTy³
è& 
RCC_CLOCKTYPE_HCLK
) == RCC_CLOCKTYPE_HCLK)

755 
	`as£¹_·¿m
(
	`IS_RCC_HCLK
(
RCC_ClkIn™SŒuù
->
AHBCLKDivid”
));

756 
	`MODIFY_REG
(
RCC
->
CFGR
, 
RCC_CFGR_HPRE
, 
RCC_ClkIn™SŒuù
->
AHBCLKDivid”
);

760 if(((
RCC_ClkIn™SŒuù
->
ClockTy³
è& 
RCC_CLOCKTYPE_SYSCLK
) == RCC_CLOCKTYPE_SYSCLK)

762 
	`as£¹_·¿m
(
	`IS_RCC_SYSCLKSOURCE
(
RCC_ClkIn™SŒuù
->
SYSCLKSourû
));

765 if(
RCC_ClkIn™SŒuù
->
SYSCLKSourû
 =ð
RCC_SYSCLKSOURCE_HSE
)

768 if(
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSERDY
è=ð
RESET
)

770  
HAL_ERROR
;

774 if(
RCC_ClkIn™SŒuù
->
SYSCLKSourû
 =ð
RCC_SYSCLKSOURCE_PLLCLK
)

777 if(
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLRDY
è=ð
RESET
)

779  
HAL_ERROR
;

782 #ià
	`defšed
(
RCC_CFGR_SWS_HSI48
)

784 if(
RCC_ClkIn™SŒuù
->
SYSCLKSourû
 =ð
RCC_SYSCLKSOURCE_HSI48
)

787 if(
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSI48RDY
è=ð
RESET
)

789  
HAL_ERROR
;

797 if(
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSIRDY
è=ð
RESET
)

799  
HAL_ERROR
;

802 
	`__HAL_RCC_SYSCLK_CONFIG
(
RCC_ClkIn™SŒuù
->
SYSCLKSourû
);

805 
tick¡¬t
 = 
	`HAL_G‘Tick
();

807 if(
RCC_ClkIn™SŒuù
->
SYSCLKSourû
 =ð
RCC_SYSCLKSOURCE_HSE
)

809 
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è!ð
RCC_SYSCLKSOURCE_STATUS_HSE
)

811 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
CLOCKSWITCH_TIMEOUT_VALUE
)

813  
HAL_TIMEOUT
;

817 if(
RCC_ClkIn™SŒuù
->
SYSCLKSourû
 =ð
RCC_SYSCLKSOURCE_PLLCLK
)

819 
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è!ð
RCC_SYSCLKSOURCE_STATUS_PLLCLK
)

821 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
CLOCKSWITCH_TIMEOUT_VALUE
)

823  
HAL_TIMEOUT
;

827 #ià
	`defšed
(
RCC_CFGR_SWS_HSI48
)

828 if(
RCC_ClkIn™SŒuù
->
SYSCLKSourû
 =ð
RCC_SYSCLKSOURCE_HSI48
)

830 
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è!ð
RCC_SYSCLKSOURCE_STATUS_HSI48
)

832 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
è> 
CLOCKSWITCH_TIMEOUT_VALUE
)

834  
HAL_TIMEOUT
;

841 
	`__HAL_RCC_GET_SYSCLK_SOURCE
(è!ð
RCC_SYSCLKSOURCE_STATUS_HSI
)

843 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
 ) > 
CLOCKSWITCH_TIMEOUT_VALUE
)

845  
HAL_TIMEOUT
;

851 if(
FL©’cy
 < (
FLASH
->
ACR
 & 
FLASH_ACR_LATENCY
))

854 
	`__HAL_FLASH_SET_LATENCY
(
FL©’cy
);

858 if((
FLASH
->
ACR
 & 
FLASH_ACR_LATENCY
è!ð
FL©’cy
)

860  
HAL_ERROR
;

865 if(((
RCC_ClkIn™SŒuù
->
ClockTy³
è& 
RCC_CLOCKTYPE_PCLK1
) == RCC_CLOCKTYPE_PCLK1)

867 
	`as£¹_·¿m
(
	`IS_RCC_PCLK
(
RCC_ClkIn™SŒuù
->
APB1CLKDivid”
));

868 
	`MODIFY_REG
(
RCC
->
CFGR
, 
RCC_CFGR_PPRE
, 
RCC_ClkIn™SŒuù
->
APB1CLKDivid”
);

872 
Sy¡emCÜeClock
 = 
	`HAL_RCC_G‘SysClockF»q
(è>> 
AHBP»scTabË
[(
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
)>> 
RCC_CFGR_HPRE_BITNUMBER
];

875 
	`HAL_In™Tick
 (
TICK_INT_PRIORITY
);

877  
HAL_OK
;

878 
	}
}

899 #ià
defšed
(
RCC_CFGR_MCOPRE
)

985 
	$HAL_RCC_MCOCÚfig
(
ušt32_t
 
RCC_MCOx
, ušt32_ˆ
RCC_MCOSourû
, ušt32_ˆ
RCC_MCODiv
)

987 
GPIO_In™Ty³Def
 
gpio
;

990 
	`as£¹_·¿m
(
	`IS_RCC_MCO
(
RCC_MCOx
));

991 
	`as£¹_·¿m
(
	`IS_RCC_MCODIV
(
RCC_MCODiv
));

992 
	`as£¹_·¿m
(
	`IS_RCC_MCO1SOURCE
(
RCC_MCOSourû
));

995 
gpio
.
Mode
 = 
GPIO_MODE_AF_PP
;

996 
gpio
.
S³ed
 = 
GPIO_SPEED_FREQ_HIGH
;

997 
gpio
.
PuÎ
 = 
GPIO_NOPULL
;

998 
gpio
.
Pš
 = 
MCO1_PIN
;

999 
gpio
.
AÉ”Ç‹
 = 
GPIO_AF0_MCO
;

1002 
	`MCO1_CLK_ENABLE
();

1004 
	`HAL_GPIO_In™
(
MCO1_GPIO_PORT
, &
gpio
);

1007 
	`__HAL_RCC_MCO1_CONFIG
(
RCC_MCOSourû
, 
RCC_MCODiv
);

1008 
	}
}

1019 
	$HAL_RCC_EÇbËCSS
()

1021 
	`SET_BIT
(
RCC
->
CR
, 
RCC_CR_CSSON
) ;

1022 
	}
}

1028 
	$HAL_RCC_Di§bËCSS
()

1030 
	`CLEAR_BIT
(
RCC
->
CR
, 
RCC_CR_CSSON
) ;

1031 
	}
}

1064 
ušt32_t
 
	$HAL_RCC_G‘SysClockF»q
()

1066 cÚ¡ 
ušt8_t
 
aPLLMULFaùÜTabË
[16] = { 2U, 3U, 4U, 5U, 6U, 7U, 8U, 9U,

1068 cÚ¡ 
ušt8_t
 
aP»divFaùÜTabË
[16] = { 1U, 2U, 3U, 4U, 5U, 6U, 7U, 8U,

1071 
ušt32_t
 
tm´eg
 = 0U, 
´ediv
 = 0U, 
¶lþk
 = 0U, 
¶lmul
 = 0U;

1072 
ušt32_t
 
sysþockäeq
 = 0U;

1074 
tm´eg
 = 
RCC
->
CFGR
;

1077 
tm´eg
 & 
RCC_CFGR_SWS
)

1079 
RCC_SYSCLKSOURCE_STATUS_HSE
:

1081 
sysþockäeq
 = 
HSE_VALUE
;

1084 
RCC_SYSCLKSOURCE_STATUS_PLLCLK
:

1086 
¶lmul
 = 
aPLLMULFaùÜTabË
[(
ušt32_t
)(
tm´eg
 & 
RCC_CFGR_PLLMUL
è>> 
RCC_CFGR_PLLMUL_BITNUMBER
];

1087 
´ediv
 = 
aP»divFaùÜTabË
[(
ušt32_t
)(
RCC
->
CFGR2
 & 
RCC_CFGR2_PREDIV
è>> 
RCC_CFGR2_PREDIV_BITNUMBER
];

1088 ià((
tm´eg
 & 
RCC_CFGR_PLLSRC
è=ð
RCC_PLLSOURCE_HSE
)

1091 
¶lþk
 = (
HSE_VALUE
 / 
´ediv
è* 
¶lmul
;

1093 #ià
	`defšed
(
RCC_CFGR_PLLSRC_HSI48_PREDIV
)

1094 ià((
tm´eg
 & 
RCC_CFGR_PLLSRC
è=ð
RCC_PLLSOURCE_HSI48
)

1097 
¶lþk
 = (
HSI48_VALUE
 / 
´ediv
è* 
¶lmul
;

1102 #ià (
	`defšed
(
STM32F042x6
è|| defšed(
STM32F048xx
è|| defšed(
STM32F070x6
è|| defšed(
STM32F071xB
è|| defšed(
STM32F072xB
è|| defšed(
STM32F078xx
è|| defšed(
STM32F070xB
è|| defšed(
STM32F091xC
è|| defšed(
STM32F098xx
è|| defšed(
STM32F030xC
))

1104 
¶lþk
 = (
HSI_VALUE
 / 
´ediv
è* 
¶lmul
;

1107 
¶lþk
 = (
ušt32_t
)((
HSI_VALUE
 >> 1Uè* 
¶lmul
);

1110 
sysþockäeq
 = 
¶lþk
;

1113 #ià
	`defšed
(
RCC_CFGR_SWS_HSI48
)

1114 
RCC_SYSCLKSOURCE_STATUS_HSI48
:

1116 
sysþockäeq
 = 
HSI48_VALUE
;

1120 
RCC_SYSCLKSOURCE_STATUS_HSI
:

1123 
sysþockäeq
 = 
HSI_VALUE
;

1127  
sysþockäeq
;

1128 
	}
}

1139 
ušt32_t
 
	$HAL_RCC_G‘HCLKF»q
()

1141  
Sy¡emCÜeClock
;

1142 
	}
}

1150 
ušt32_t
 
	$HAL_RCC_G‘PCLK1F»q
()

1153  (
	`HAL_RCC_G‘HCLKF»q
(è>> 
APBP»scTabË
[(
RCC
->
CFGR
 & 
RCC_CFGR_PPRE
è>> 
RCC_CFGR_PPRE_BITNUMBER
]);

1154 
	}
}

1163 
	$HAL_RCC_G‘OscCÚfig
(
RCC_OscIn™Ty³Def
 *
RCC_OscIn™SŒuù
)

1166 
	`as£¹_·¿m
(
RCC_OscIn™SŒuù
 !ð
NULL
);

1169 
RCC_OscIn™SŒuù
->
OscžÏtÜTy³
 = 
RCC_OSCILLATORTYPE_HSE
 | 
RCC_OSCILLATORTYPE_HSI
 \

1170 | 
RCC_OSCILLATORTYPE_LSE
 | 
RCC_OSCILLATORTYPE_LSI
 | 
RCC_OSCILLATORTYPE_HSI14
;

1171 #ià
	`defšed
(
RCC_HSI48_SUPPORT
)

1172 
RCC_OscIn™SŒuù
->
OscžÏtÜTy³
 |ð
RCC_OSCILLATORTYPE_HSI48
;

1177 if((
RCC
->
CR
 &
RCC_CR_HSEBYP
) == RCC_CR_HSEBYP)

1179 
RCC_OscIn™SŒuù
->
HSES‹
 = 
RCC_HSE_BYPASS
;

1181 if((
RCC
->
CR
 &
RCC_CR_HSEON
) == RCC_CR_HSEON)

1183 
RCC_OscIn™SŒuù
->
HSES‹
 = 
RCC_HSE_ON
;

1187 
RCC_OscIn™SŒuù
->
HSES‹
 = 
RCC_HSE_OFF
;

1191 if((
RCC
->
CR
 &
RCC_CR_HSION
) == RCC_CR_HSION)

1193 
RCC_OscIn™SŒuù
->
HSIS‹
 = 
RCC_HSI_ON
;

1197 
RCC_OscIn™SŒuù
->
HSIS‹
 = 
RCC_HSI_OFF
;

1200 
RCC_OscIn™SŒuù
->
HSIC®ib¿tiÚV®ue
 = (
ušt32_t
)((
RCC
->
CR
 &
RCC_CR_HSITRIM
è>> 
RCC_CR_HSITRIM_B™Numb”
);

1203 if((
RCC
->
BDCR
 &
RCC_BDCR_LSEBYP
) == RCC_BDCR_LSEBYP)

1205 
RCC_OscIn™SŒuù
->
LSES‹
 = 
RCC_LSE_BYPASS
;

1207 if((
RCC
->
BDCR
 &
RCC_BDCR_LSEON
) == RCC_BDCR_LSEON)

1209 
RCC_OscIn™SŒuù
->
LSES‹
 = 
RCC_LSE_ON
;

1213 
RCC_OscIn™SŒuù
->
LSES‹
 = 
RCC_LSE_OFF
;

1217 if((
RCC
->
CSR
 &
RCC_CSR_LSION
) == RCC_CSR_LSION)

1219 
RCC_OscIn™SŒuù
->
LSIS‹
 = 
RCC_LSI_ON
;

1223 
RCC_OscIn™SŒuù
->
LSIS‹
 = 
RCC_LSI_OFF
;

1227 if((
RCC
->
CR2
 & 
RCC_CR2_HSI14ON
) == RCC_CR2_HSI14ON)

1229 
RCC_OscIn™SŒuù
->
HSI14S‹
 = 
RCC_HSI_ON
;

1233 
RCC_OscIn™SŒuù
->
HSI14S‹
 = 
RCC_HSI_OFF
;

1236 
RCC_OscIn™SŒuù
->
HSI14C®ib¿tiÚV®ue
 = (
ušt32_t
)((
RCC
->
CR2
 & 
RCC_CR2_HSI14TRIM
è>> 
RCC_HSI14TRIM_BIT_NUMBER
);

1238 #ià
	`defšed
(
RCC_HSI48_SUPPORT
)

1240 
RCC_OscIn™SŒuù
->
HSI48S‹
 = 
	`__HAL_RCC_GET_HSI48_STATE
();

1244 if((
RCC
->
CR
 &
RCC_CR_PLLON
) == RCC_CR_PLLON)

1246 
RCC_OscIn™SŒuù
->
PLL
.
PLLS‹
 = 
RCC_PLL_ON
;

1250 
RCC_OscIn™SŒuù
->
PLL
.
PLLS‹
 = 
RCC_PLL_OFF
;

1252 
RCC_OscIn™SŒuù
->
PLL
.
PLLSourû
 = (
ušt32_t
)(
RCC
->
CFGR
 & 
RCC_CFGR_PLLSRC
);

1253 
RCC_OscIn™SŒuù
->
PLL
.
PLLMUL
 = (
ušt32_t
)(
RCC
->
CFGR
 & 
RCC_CFGR_PLLMUL
);

1254 
RCC_OscIn™SŒuù
->
PLL
.
PREDIV
 = (
ušt32_t
)(
RCC
->
CFGR2
 & 
RCC_CFGR2_PREDIV
);

1255 
	}
}

1265 
	$HAL_RCC_G‘ClockCÚfig
(
RCC_ClkIn™Ty³Def
 *
RCC_ClkIn™SŒuù
, 
ušt32_t
 *
pFL©’cy
)

1268 
	`as£¹_·¿m
(
RCC_ClkIn™SŒuù
 !ð
NULL
);

1269 
	`as£¹_·¿m
(
pFL©’cy
 !ð
NULL
);

1272 
RCC_ClkIn™SŒuù
->
ClockTy³
 = 
RCC_CLOCKTYPE_SYSCLK
 | 
RCC_CLOCKTYPE_HCLK
 | 
RCC_CLOCKTYPE_PCLK1
;

1275 
RCC_ClkIn™SŒuù
->
SYSCLKSourû
 = (
ušt32_t
)(
RCC
->
CFGR
 & 
RCC_CFGR_SW
);

1278 
RCC_ClkIn™SŒuù
->
AHBCLKDivid”
 = (
ušt32_t
)(
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
);

1281 
RCC_ClkIn™SŒuù
->
APB1CLKDivid”
 = (
ušt32_t
)(
RCC
->
CFGR
 & 
RCC_CFGR_PPRE
);

1283 *
pFL©’cy
 = (
ušt32_t
)(
FLASH
->
ACR
 & 
FLASH_ACR_LATENCY
);

1284 
	}
}

1291 
	$HAL_RCC_NMI_IRQHªdËr
()

1294 if(
	`__HAL_RCC_GET_IT
(
RCC_IT_CSS
))

1297 
	`HAL_RCC_CSSC®lback
();

1300 
	`__HAL_RCC_CLEAR_IT
(
RCC_IT_CSS
);

1302 
	}
}

1308 
__w—k
 
	$HAL_RCC_CSSC®lback
()

1313 
	}
}

	@i2c_oled/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_hal_rcc_ex.c

42 
	~"¡m32f0xx_h®.h
"

48 #ifdeà
HAL_RCC_MODULE_ENABLED


57 #ià
defšed
(
CRS
)

62 
	#CRS_CFGR_FELIM_BITNUMBER
 16

	)

63 
	#CRS_CR_TRIM_BITNUMBER
 8

	)

64 
	#CRS_ISR_FECAP_BITNUMBER
 16

	)

120 
HAL_StusTy³Def
 
	$HAL_RCCEx_P”hCLKCÚfig
(
RCC_P”hCLKIn™Ty³Def
 *
P”hClkIn™
)

122 
ušt32_t
 
tick¡¬t
 = 0U;

123 
ušt32_t
 
‹mp_»g
 = 0U;

126 
	`as£¹_·¿m
(
	`IS_RCC_PERIPHCLOCK
(
P”hClkIn™
->
P”hClockS–eùiÚ
));

129 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_RTC
) == (RCC_PERIPHCLK_RTC))

132 
	`as£¹_·¿m
(
	`IS_RCC_RTCCLKSOURCE
(
P”hClkIn™
->
RTCClockS–eùiÚ
));

134 
FÏgStus
 
pwrþkchªged
 = 
RESET
;

139 if(
	`__HAL_RCC_PWR_IS_CLK_DISABLED
())

141 
	`__HAL_RCC_PWR_CLK_ENABLE
();

142 
pwrþkchªged
 = 
SET
;

145 if(
	`HAL_IS_BIT_CLR
(
PWR
->
CR
, 
PWR_CR_DBP
))

148 
	`SET_BIT
(
PWR
->
CR
, 
PWR_CR_DBP
);

151 
tick¡¬t
 = 
	`HAL_G‘Tick
();

153 
	`HAL_IS_BIT_CLR
(
PWR
->
CR
, 
PWR_CR_DBP
))

155 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
è> 
RCC_DBP_TIMEOUT_VALUE
)

157  
HAL_TIMEOUT
;

163 
‹mp_»g
 = (
RCC
->
BDCR
 & 
RCC_BDCR_RTCSEL
);

164 if((
‹mp_»g
 !ð0x00000000Uè&& (‹mp_»g !ð(
P”hClkIn™
->
RTCClockS–eùiÚ
 & 
RCC_BDCR_RTCSEL
)))

167 
‹mp_»g
 = (
RCC
->
BDCR
 & ~(
RCC_BDCR_RTCSEL
));

169 
	`__HAL_RCC_BACKUPRESET_FORCE
();

170 
	`__HAL_RCC_BACKUPRESET_RELEASE
();

172 
RCC
->
BDCR
 = 
‹mp_»g
;

175 ià(
	`HAL_IS_BIT_SET
(
‹mp_»g
, 
RCC_BDCR_LSEON
))

178 
tick¡¬t
 = 
	`HAL_G‘Tick
();

181 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_LSERDY
è=ð
RESET
)

183 if((
	`HAL_G‘Tick
(è- 
tick¡¬t
è> 
RCC_LSE_TIMEOUT_VALUE
)

185  
HAL_TIMEOUT
;

190 
	`__HAL_RCC_RTC_CONFIG
(
P”hClkIn™
->
RTCClockS–eùiÚ
);

193 if(
pwrþkchªged
 =ð
SET
)

195 
	`__HAL_RCC_PWR_CLK_DISABLE
();

200 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_USART1
) == RCC_PERIPHCLK_USART1)

203 
	`as£¹_·¿m
(
	`IS_RCC_USART1CLKSOURCE
(
P”hClkIn™
->
U§¹1ClockS–eùiÚ
));

206 
	`__HAL_RCC_USART1_CONFIG
(
P”hClkIn™
->
U§¹1ClockS–eùiÚ
);

209 #ià
	`defšed
(
STM32F071xB
è|| defšed(
STM32F072xB
è|| defšed(
STM32F078xx
)\

210 || 
	`defšed
(
STM32F091xC
è|| defšed(
STM32F098xx
)

212 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_USART2
) == RCC_PERIPHCLK_USART2)

215 
	`as£¹_·¿m
(
	`IS_RCC_USART2CLKSOURCE
(
P”hClkIn™
->
U§¹2ClockS–eùiÚ
));

218 
	`__HAL_RCC_USART2_CONFIG
(
P”hClkIn™
->
U§¹2ClockS–eùiÚ
);

223 #ià
	`defšed
(
STM32F091xC
è|| defšed(
STM32F098xx
)

225 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_USART3
) == RCC_PERIPHCLK_USART3)

228 
	`as£¹_·¿m
(
	`IS_RCC_USART3CLKSOURCE
(
P”hClkIn™
->
U§¹3ClockS–eùiÚ
));

231 
	`__HAL_RCC_USART3_CONFIG
(
P”hClkIn™
->
U§¹3ClockS–eùiÚ
);

236 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_I2C1
) == RCC_PERIPHCLK_I2C1)

239 
	`as£¹_·¿m
(
	`IS_RCC_I2C1CLKSOURCE
(
P”hClkIn™
->
I2c1ClockS–eùiÚ
));

242 
	`__HAL_RCC_I2C1_CONFIG
(
P”hClkIn™
->
I2c1ClockS–eùiÚ
);

245 #ià
	`defšed
(
STM32F042x6
è|| defšed(
STM32F048xx
è|| defšed(
STM32F072xB
è|| defšed(
STM32F078xx
è|| defšed(
STM32F070xB
è|| defšed(
STM32F070x6
)

247 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_USB
) == RCC_PERIPHCLK_USB)

250 
	`as£¹_·¿m
(
	`IS_RCC_USBCLKSOURCE
(
P”hClkIn™
->
UsbClockS–eùiÚ
));

253 
	`__HAL_RCC_USB_CONFIG
(
P”hClkIn™
->
UsbClockS–eùiÚ
);

257 #ià
	`defšed
(
STM32F042x6
è|| defšed(
STM32F048xx
)\

258 || 
	`defšed
(
STM32F051x8
è|| defšed(
STM32F058xx
)\

259 || 
	`defšed
(
STM32F071xB
è|| defšed(
STM32F072xB
è|| defšed(
STM32F078xx
)\

260 || 
	`defšed
(
STM32F091xC
è|| defšed(
STM32F098xx
)

262 if(((
P”hClkIn™
->
P”hClockS–eùiÚ
è& 
RCC_PERIPHCLK_CEC
) == RCC_PERIPHCLK_CEC)

265 
	`as£¹_·¿m
(
	`IS_RCC_CECCLKSOURCE
(
P”hClkIn™
->
CecClockS–eùiÚ
));

268 
	`__HAL_RCC_CEC_CONFIG
(
P”hClkIn™
->
CecClockS–eùiÚ
);

275  
HAL_OK
;

276 
	}
}

286 
	$HAL_RCCEx_G‘P”hCLKCÚfig
(
RCC_P”hCLKIn™Ty³Def
 *
P”hClkIn™
)

290 
P”hClkIn™
->
P”hClockS–eùiÚ
 = 
RCC_PERIPHCLK_USART1
 | 
RCC_PERIPHCLK_I2C1
 | 
RCC_PERIPHCLK_RTC
;

292 
P”hClkIn™
->
RTCClockS–eùiÚ
 = 
	`__HAL_RCC_GET_RTC_SOURCE
();

294 
P”hClkIn™
->
U§¹1ClockS–eùiÚ
 = 
	`__HAL_RCC_GET_USART1_SOURCE
();

296 
P”hClkIn™
->
I2c1ClockS–eùiÚ
 = 
	`__HAL_RCC_GET_I2C1_SOURCE
();

298 #ià
	`defšed
(
STM32F071xB
è|| defšed(
STM32F072xB
è|| defšed(
STM32F078xx
)\

299 || 
	`defšed
(
STM32F091xC
è|| defšed(
STM32F098xx
)

300 
P”hClkIn™
->
P”hClockS–eùiÚ
 |ð
RCC_PERIPHCLK_USART2
;

302 
P”hClkIn™
->
U§¹2ClockS–eùiÚ
 = 
	`__HAL_RCC_GET_USART2_SOURCE
();

306 #ià
	`defšed
(
STM32F091xC
è|| defšed(
STM32F098xx
)

307 
P”hClkIn™
->
P”hClockS–eùiÚ
 |ð
RCC_PERIPHCLK_USART3
;

309 
P”hClkIn™
->
U§¹3ClockS–eùiÚ
 = 
	`__HAL_RCC_GET_USART3_SOURCE
();

312 #ià
	`defšed
(
STM32F042x6
è|| defšed(
STM32F048xx
è|| defšed(
STM32F072xB
è|| defšed(
STM32F078xx
è|| defšed(
STM32F070xB
è|| defšed(
STM32F070x6
)

313 
P”hClkIn™
->
P”hClockS–eùiÚ
 |ð
RCC_PERIPHCLK_USB
;

315 
P”hClkIn™
->
UsbClockS–eùiÚ
 = 
	`__HAL_RCC_GET_USB_SOURCE
();

318 #ià
	`defšed
(
STM32F042x6
è|| defšed(
STM32F048xx
)\

319 || 
	`defšed
(
STM32F051x8
è|| defšed(
STM32F058xx
)\

320 || 
	`defšed
(
STM32F071xB
è|| defšed(
STM32F072xB
è|| defšed(
STM32F078xx
)\

321 || 
	`defšed
(
STM32F091xC
è|| defšed(
STM32F098xx
)

322 
P”hClkIn™
->
P”hClockS–eùiÚ
 |ð
RCC_PERIPHCLK_CEC
;

324 
P”hClkIn™
->
CecClockS–eùiÚ
 = 
	`__HAL_RCC_GET_CEC_SOURCE
();

330 
	}
}

386 
ušt32_t
 
	$HAL_RCCEx_G‘P”hCLKF»q
(
ušt32_t
 
P”hClk
)

389 
ušt32_t
 
äequ’cy
 = 0U;

391 
ušt32_t
 
¤cþk
 = 0U;

392 #ià
	`defšed
(
USB
)

393 
ušt32_t
 
¶lmuÎ
 = 0U, 
¶lsourû
 = 0U, 
´edivçùÜ
 = 0U;

397 
	`as£¹_·¿m
(
	`IS_RCC_PERIPHCLOCK
(
P”hClk
));

399 
P”hClk
)

401 
RCC_PERIPHCLK_RTC
:

404 
¤cþk
 = 
	`__HAL_RCC_GET_RTC_SOURCE
();

407 ià((
¤cþk
 =ð
RCC_RTCCLKSOURCE_LSE
è&& (
	`HAL_IS_BIT_SET
(
RCC
->
BDCR
, 
RCC_BDCR_LSERDY
)))

409 
äequ’cy
 = 
LSE_VALUE
;

412 ià((
¤cþk
 =ð
RCC_RTCCLKSOURCE_LSI
è&& (
	`HAL_IS_BIT_SET
(
RCC
->
CSR
, 
RCC_CSR_LSIRDY
)))

414 
äequ’cy
 = 
LSI_VALUE
;

417 ià((
¤cþk
 =ð
RCC_RTCCLKSOURCE_HSE_DIV32
è&& (
	`HAL_IS_BIT_SET
(
RCC
->
CR
, 
RCC_CR_HSERDY
)))

419 
äequ’cy
 = 
HSE_VALUE
 / 32U;

423 
RCC_PERIPHCLK_USART1
:

426 
¤cþk
 = 
	`__HAL_RCC_GET_USART1_SOURCE
();

429 ià(
¤cþk
 =ð
RCC_USART1CLKSOURCE_PCLK1
)

431 
äequ’cy
 = 
	`HAL_RCC_G‘PCLK1F»q
();

434 ià((
¤cþk
 =ð
RCC_USART1CLKSOURCE_HSI
è&& (
	`HAL_IS_BIT_SET
(
RCC
->
CR
, 
RCC_CR_HSIRDY
)))

436 
äequ’cy
 = 
HSI_VALUE
;

439 ià(
¤cþk
 =ð
RCC_USART1CLKSOURCE_SYSCLK
)

441 
äequ’cy
 = 
	`HAL_RCC_G‘SysClockF»q
();

444 ià((
¤cþk
 =ð
RCC_USART1CLKSOURCE_LSE
è&& (
	`HAL_IS_BIT_SET
(
RCC
->
BDCR
, 
RCC_BDCR_LSERDY
)))

446 
äequ’cy
 = 
LSE_VALUE
;

450 #ià
	`defšed
(
RCC_CFGR3_USART2SW
)

451 
RCC_PERIPHCLK_USART2
:

454 
¤cþk
 = 
	`__HAL_RCC_GET_USART2_SOURCE
();

457 ià(
¤cþk
 =ð
RCC_USART2CLKSOURCE_PCLK1
)

459 
äequ’cy
 = 
	`HAL_RCC_G‘PCLK1F»q
();

462 ià((
¤cþk
 =ð
RCC_USART2CLKSOURCE_HSI
è&& (
	`HAL_IS_BIT_SET
(
RCC
->
CR
, 
RCC_CR_HSIRDY
)))

464 
äequ’cy
 = 
HSI_VALUE
;

467 ià(
¤cþk
 =ð
RCC_USART2CLKSOURCE_SYSCLK
)

469 
äequ’cy
 = 
	`HAL_RCC_G‘SysClockF»q
();

472 ià((
¤cþk
 =ð
RCC_USART2CLKSOURCE_LSE
è&& (
	`HAL_IS_BIT_SET
(
RCC
->
BDCR
, 
RCC_BDCR_LSERDY
)))

474 
äequ’cy
 = 
LSE_VALUE
;

479 #ià
	`defšed
(
RCC_CFGR3_USART3SW
)

480 
RCC_PERIPHCLK_USART3
:

483 
¤cþk
 = 
	`__HAL_RCC_GET_USART3_SOURCE
();

486 ià(
¤cþk
 =ð
RCC_USART3CLKSOURCE_PCLK1
)

488 
äequ’cy
 = 
	`HAL_RCC_G‘PCLK1F»q
();

491 ià((
¤cþk
 =ð
RCC_USART3CLKSOURCE_HSI
è&& (
	`HAL_IS_BIT_SET
(
RCC
->
CR
, 
RCC_CR_HSIRDY
)))

493 
äequ’cy
 = 
HSI_VALUE
;

496 ià(
¤cþk
 =ð
RCC_USART3CLKSOURCE_SYSCLK
)

498 
äequ’cy
 = 
	`HAL_RCC_G‘SysClockF»q
();

501 ià((
¤cþk
 =ð
RCC_USART3CLKSOURCE_LSE
è&& (
	`HAL_IS_BIT_SET
(
RCC
->
BDCR
, 
RCC_BDCR_LSERDY
)))

503 
äequ’cy
 = 
LSE_VALUE
;

508 
RCC_PERIPHCLK_I2C1
:

511 
¤cþk
 = 
	`__HAL_RCC_GET_I2C1_SOURCE
();

514 ià((
¤cþk
 =ð
RCC_I2C1CLKSOURCE_HSI
è&& (
	`HAL_IS_BIT_SET
(
RCC
->
CR
, 
RCC_CR_HSIRDY
)))

516 
äequ’cy
 = 
HSI_VALUE
;

519 ià(
¤cþk
 =ð
RCC_I2C1CLKSOURCE_SYSCLK
)

521 
äequ’cy
 = 
	`HAL_RCC_G‘SysClockF»q
();

525 #ià
	`defšed
(
USB
)

526 
RCC_PERIPHCLK_USB
:

529 
¤cþk
 = 
	`__HAL_RCC_GET_USB_SOURCE
();

532 ià((
¤cþk
 =ð
RCC_USBCLKSOURCE_PLL
è&& (
	`HAL_IS_BIT_SET
(
RCC
->
CR
, 
RCC_CR_PLLRDY
)))

535 
¶lmuÎ
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PLLMUL
;

536 
¶lsourû
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PLLSRC
;

537 
¶lmuÎ
 = (¶lmuÎ >> 
RCC_CFGR_PLLMUL_BITNUMBER
) + 2U;

538 
´edivçùÜ
 = (
RCC
->
CFGR2
 & 
RCC_CFGR2_PREDIV
) + 1U;

540 ià(
¶lsourû
 =ð
RCC_CFGR_PLLSRC_HSE_PREDIV
)

543 
äequ’cy
 = (
HSE_VALUE
/
´edivçùÜ
è* 
¶lmuÎ
;

545 #ià
	`defšed
(
RCC_CR2_HSI48ON
)

546 ià(
¶lsourû
 =ð
RCC_CFGR_PLLSRC_HSI48_PREDIV
)

549 
äequ’cy
 = (
HSI48_VALUE
 / 
´edivçùÜ
è* 
¶lmuÎ
;

554 #ià
	`defšed
(
STM32F042x6
è|| defšed(
STM32F048xx
è|| defšed(
STM32F078xx
è|| defšed(
STM32F072xB
è|| defšed(
STM32F070xB
)

556 
äequ’cy
 = (
HSI_VALUE
 / 
´edivçùÜ
è* 
¶lmuÎ
;

559 
äequ’cy
 = (
HSI_VALUE
 >> 1Uè* 
¶lmuÎ
;

563 #ià
	`defšed
(
RCC_CR2_HSI48ON
)

565 ià((
¤cþk
 =ð
RCC_USBCLKSOURCE_HSI48
è&& (
	`HAL_IS_BIT_SET
(
RCC
->
CR2
, 
RCC_CR2_HSI48RDY
)))

567 
äequ’cy
 = 
HSI48_VALUE
;

573 #ià
	`defšed
(
CEC
)

574 
RCC_PERIPHCLK_CEC
:

577 
¤cþk
 = 
	`__HAL_RCC_GET_CEC_SOURCE
();

580 ià((
¤cþk
 =ð
RCC_CECCLKSOURCE_HSI
è&& (
	`HAL_IS_BIT_SET
(
RCC
->
CR
, 
RCC_CR_HSIRDY
)))

582 
äequ’cy
 = 
HSI_VALUE
;

585 ià((
¤cþk
 =ð
RCC_CECCLKSOURCE_LSE
è&& (
	`HAL_IS_BIT_SET
(
RCC
->
BDCR
, 
RCC_BDCR_LSERDY
)))

587 
äequ’cy
 = 
LSE_VALUE
;

597 (
äequ’cy
);

598 
	}
}

604 #ià
defšed
(
CRS
)

675 
	$HAL_RCCEx_CRSCÚfig
(
RCC_CRSIn™Ty³Def
 *
pIn™
)

677 
ušt32_t
 
v®ue
 = 0U;

680 
	`as£¹_·¿m
(
	`IS_RCC_CRS_SYNC_DIV
(
pIn™
->
P»sÿËr
));

681 
	`as£¹_·¿m
(
	`IS_RCC_CRS_SYNC_SOURCE
(
pIn™
->
Sourû
));

682 
	`as£¹_·¿m
(
	`IS_RCC_CRS_SYNC_POLARITY
(
pIn™
->
PÞ¬™y
));

683 
	`as£¹_·¿m
(
	`IS_RCC_CRS_RELOADVALUE
(
pIn™
->
R–ßdV®ue
));

684 
	`as£¹_·¿m
(
	`IS_RCC_CRS_ERRORLIMIT
(
pIn™
->
E¼ÜLim™V®ue
));

685 
	`as£¹_·¿m
(
	`IS_RCC_CRS_HSI48CALIBRATION
(
pIn™
->
HSI48C®ib¿tiÚV®ue
));

690 
	`__HAL_RCC_CRS_FORCE_RESET
();

691 
	`__HAL_RCC_CRS_RELEASE_RESET
();

696 
v®ue
 = (
pIn™
->
P»sÿËr
 |…In™->
Sourû
 |…In™->
PÞ¬™y
);

698 
v®ue
 |ð
pIn™
->
R–ßdV®ue
;

700 
v®ue
 |ð(
pIn™
->
E¼ÜLim™V®ue
 << 
CRS_CFGR_FELIM_BITNUMBER
);

701 
	`WRITE_REG
(
CRS
->
CFGR
, 
v®ue
);

705 
	`MODIFY_REG
(
CRS
->
CR
, 
CRS_CR_TRIM
, (
pIn™
->
HSI48C®ib¿tiÚV®ue
 << 
CRS_CR_TRIM_BITNUMBER
));

710 
	`SET_BIT
(
CRS
->
CR
, 
CRS_CR_AUTOTRIMEN
 | 
CRS_CR_CEN
);

711 
	}
}

717 
	$HAL_RCCEx_CRSSoáw¬eSynchrÚiz©iÚG’”©e
()

719 
	`SET_BIT
(
CRS
->
CR
, 
CRS_CR_SWSYNC
);

720 
	}
}

727 
	$HAL_RCCEx_CRSG‘SynchrÚiz©iÚInfo
(
RCC_CRSSynchroInfoTy³Def
 *
pSynchroInfo
)

730 
	`as£¹_·¿m
(
pSynchroInfo
 !ð
NULL
);

733 
pSynchroInfo
->
R–ßdV®ue
 = (
ušt32_t
)(
	`READ_BIT
(
CRS
->
CFGR
, 
CRS_CFGR_RELOAD
));

736 
pSynchroInfo
->
HSI48C®ib¿tiÚV®ue
 = (
ušt32_t
)(
	`READ_BIT
(
CRS
->
CR
, 
CRS_CR_TRIM
è>> 
CRS_CR_TRIM_BITNUMBER
);

739 
pSynchroInfo
->
F»qE¼ÜC­tu»
 = (
ušt32_t
)(
	`READ_BIT
(
CRS
->
ISR
, 
CRS_ISR_FECAP
è>> 
CRS_ISR_FECAP_BITNUMBER
);

742 
pSynchroInfo
->
F»qE¼ÜDœeùiÚ
 = (
ušt32_t
)(
	`READ_BIT
(
CRS
->
ISR
, 
CRS_ISR_FEDIR
));

743 
	}
}

760 
ušt32_t
 
	$HAL_RCCEx_CRSWa™SynchrÚiz©iÚ
(
ušt32_t
 
Timeout
)

762 
ušt32_t
 
üs¡©us
 = 
RCC_CRS_NONE
;

763 
ušt32_t
 
tick¡¬t
 = 0U;

766 
tick¡¬t
 = 
	`HAL_G‘Tick
();

771 if(
Timeout
 !ð
HAL_MAX_DELAY
)

773 if((
Timeout
 =ð0Uè|| ((
	`HAL_G‘Tick
(è- 
tick¡¬t
) > Timeout))

775 
üs¡©us
 = 
RCC_CRS_TIMEOUT
;

779 if(
	`__HAL_RCC_CRS_GET_FLAG
(
RCC_CRS_FLAG_SYNCOK
))

782 
üs¡©us
 |ð
RCC_CRS_SYNCOK
;

785 
	`__HAL_RCC_CRS_CLEAR_FLAG
(
RCC_CRS_FLAG_SYNCOK
);

789 if(
	`__HAL_RCC_CRS_GET_FLAG
(
RCC_CRS_FLAG_SYNCWARN
))

792 
üs¡©us
 |ð
RCC_CRS_SYNCWARN
;

795 
	`__HAL_RCC_CRS_CLEAR_FLAG
(
RCC_CRS_FLAG_SYNCWARN
);

799 if(
	`__HAL_RCC_CRS_GET_FLAG
(
RCC_CRS_FLAG_TRIMOVF
))

802 
üs¡©us
 |ð
RCC_CRS_TRIMOVF
;

805 
	`__HAL_RCC_CRS_CLEAR_FLAG
(
RCC_CRS_FLAG_TRIMOVF
);

809 if(
	`__HAL_RCC_CRS_GET_FLAG
(
RCC_CRS_FLAG_SYNCERR
))

812 
üs¡©us
 |ð
RCC_CRS_SYNCERR
;

815 
	`__HAL_RCC_CRS_CLEAR_FLAG
(
RCC_CRS_FLAG_SYNCERR
);

819 if(
	`__HAL_RCC_CRS_GET_FLAG
(
RCC_CRS_FLAG_SYNCMISS
))

822 
üs¡©us
 |ð
RCC_CRS_SYNCMISS
;

825 
	`__HAL_RCC_CRS_CLEAR_FLAG
(
RCC_CRS_FLAG_SYNCMISS
);

829 if(
	`__HAL_RCC_CRS_GET_FLAG
(
RCC_CRS_FLAG_ESYNC
))

832 
	`__HAL_RCC_CRS_CLEAR_FLAG
(
RCC_CRS_FLAG_ESYNC
);

834 } 
RCC_CRS_NONE
 =ð
üs¡©us
);

836  
üs¡©us
;

837 
	}
}

843 
	$HAL_RCCEx_CRS_IRQHªdËr
()

845 
ušt32_t
 
ü£¼Ü
 = 
RCC_CRS_NONE
;

847 
ušt32_t
 
™æags
 = 
	`READ_REG
(
CRS
->
ISR
);

848 
ušt32_t
 
™sourûs
 = 
	`READ_REG
(
CRS
->
CR
);

851 if(((
™æags
 & 
RCC_CRS_FLAG_SYNCOK
è!ð
RESET
è&& ((
™sourûs
 & 
RCC_CRS_IT_SYNCOK
) != RESET))

854 
	`WRITE_REG
(
CRS
->
ICR
, 
CRS_ICR_SYNCOKC
);

857 
	`HAL_RCCEx_CRS_SyncOkC®lback
();

860 if(((
™æags
 & 
RCC_CRS_FLAG_SYNCWARN
è!ð
RESET
è&& ((
™sourûs
 & 
RCC_CRS_IT_SYNCWARN
) != RESET))

863 
	`WRITE_REG
(
CRS
->
ICR
, 
CRS_ICR_SYNCWARNC
);

866 
	`HAL_RCCEx_CRS_SyncW¬nC®lback
();

869 if(((
™æags
 & 
RCC_CRS_FLAG_ESYNC
è!ð
RESET
è&& ((
™sourûs
 & 
RCC_CRS_IT_ESYNC
) != RESET))

872 
	`WRITE_REG
(
CRS
->
ICR
, 
CRS_ICR_ESYNCC
);

875 
	`HAL_RCCEx_CRS_Ex³ùedSyncC®lback
();

880 if(((
™æags
 & 
RCC_CRS_FLAG_ERR
è!ð
RESET
è&& ((
™sourûs
 & 
RCC_CRS_IT_ERR
) != RESET))

882 if((
™æags
 & 
RCC_CRS_FLAG_SYNCERR
è!ð
RESET
)

884 
ü£¼Ü
 |ð
RCC_CRS_SYNCERR
;

886 if((
™æags
 & 
RCC_CRS_FLAG_SYNCMISS
è!ð
RESET
)

888 
ü£¼Ü
 |ð
RCC_CRS_SYNCMISS
;

890 if((
™æags
 & 
RCC_CRS_FLAG_TRIMOVF
è!ð
RESET
)

892 
ü£¼Ü
 |ð
RCC_CRS_TRIMOVF
;

896 
	`WRITE_REG
(
CRS
->
ICR
, 
CRS_ICR_ERRC
);

899 
	`HAL_RCCEx_CRS_E¼ÜC®lback
(
ü£¼Ü
);

902 
	}
}

908 
__w—k
 
	$HAL_RCCEx_CRS_SyncOkC®lback
()

913 
	}
}

919 
__w—k
 
	$HAL_RCCEx_CRS_SyncW¬nC®lback
()

924 
	}
}

930 
__w—k
 
	$HAL_RCCEx_CRS_Ex³ùedSyncC®lback
()

935 
	}
}

946 
__w—k
 
	$HAL_RCCEx_CRS_E¼ÜC®lback
(
ušt32_t
 
E¼Ü
)

949 
	`UNUSED
(
E¼Ü
);

954 
	}
}

	@i2c_oled/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_hal_tim.c

127 
	~"¡m32f0xx_h®.h
"

138 #ifdeà
HAL_TIM_MODULE_ENABLED


149 
TIM_OC1_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
TIM_OC_In™Ty³Def
 *
OC_CÚfig
);

150 
TIM_OC3_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
TIM_OC_In™Ty³Def
 *
OC_CÚfig
);

151 
TIM_OC4_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
TIM_OC_In™Ty³Def
 *
OC_CÚfig
);

152 
TIM_TI1_CÚfigIÅutSge
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICFž‹r
);

153 
TIM_TI2_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICS–eùiÚ
,

154 
ušt32_t
 
TIM_ICFž‹r
);

155 
TIM_TI2_CÚfigIÅutSge
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICFž‹r
);

156 
TIM_TI3_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICS–eùiÚ
,

157 
ušt32_t
 
TIM_ICFž‹r
);

158 
TIM_TI4_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICS–eùiÚ
,

159 
ušt32_t
 
TIM_ICFž‹r
);

160 
TIM_ITRx_S‘CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
IÅutTrigg”Sourû
);

161 
TIM_DMAP”iodEÏp£dC¶t
(
DMA_HªdËTy³Def
 *
hdma
);

162 
TIM_DMATrigg”C¶t
(
DMA_HªdËTy³Def
 *
hdma
);

163 
TIM_SÏveTim”_S‘CÚfig
(
TIM_HªdËTy³Def
 *
htim
,

164 
TIM_SÏveCÚfigTy³Def
 * 
sSÏveCÚfig
);

203 
HAL_StusTy³Def
 
	$HAL_TIM_Ba£_In™
(
TIM_HªdËTy³Def
 *
htim
)

206 if(
htim
 =ð
NULL
)

208  
HAL_ERROR
;

212 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

213 
	`as£¹_·¿m
(
	`IS_TIM_COUNTER_MODE
(
htim
->
In™
.
CouÁ”Mode
));

214 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKDIVISION_DIV
(
htim
->
In™
.
ClockDivisiÚ
));

215 
	`as£¹_·¿m
(
	`IS_TIM_AUTORELOAD_PRELOAD
(
htim
->
In™
.
AutoR–ßdP»lßd
));

217 if(
htim
->
S‹
 =ð
HAL_TIM_STATE_RESET
)

220 
htim
->
Lock
 = 
HAL_UNLOCKED
;

223 
	`HAL_TIM_Ba£_M¥In™
(
htim
);

227 
htim
->
S‹
ð
HAL_TIM_STATE_BUSY
;

230 
	`TIM_Ba£_S‘CÚfig
(
htim
->
In¡ªû
, &htim->
In™
);

233 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

235  
HAL_OK
;

236 
	}
}

243 
HAL_StusTy³Def
 
	$HAL_TIM_Ba£_DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

246 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

248 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

251 
	`__HAL_TIM_DISABLE
(
htim
);

254 
	`HAL_TIM_Ba£_M¥DeIn™
(
htim
);

257 
htim
->
S‹
 = 
HAL_TIM_STATE_RESET
;

260 
	`__HAL_UNLOCK
(
htim
);

262  
HAL_OK
;

263 
	}
}

270 
__w—k
 
	$HAL_TIM_Ba£_M¥In™
(
TIM_HªdËTy³Def
 *
htim
)

273 
	`UNUSED
(
htim
);

278 
	}
}

285 
__w—k
 
	$HAL_TIM_Ba£_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

288 
	`UNUSED
(
htim
);

293 
	}
}

301 
HAL_StusTy³Def
 
	$HAL_TIM_Ba£_S¹
(
TIM_HªdËTy³Def
 *
htim
)

304 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

307 
htim
->
S‹
ð
HAL_TIM_STATE_BUSY
;

310 
	`__HAL_TIM_ENABLE
(
htim
);

313 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

316  
HAL_OK
;

317 
	}
}

324 
HAL_StusTy³Def
 
	$HAL_TIM_Ba£_StÝ
(
TIM_HªdËTy³Def
 *
htim
)

327 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

330 
htim
->
S‹
ð
HAL_TIM_STATE_BUSY
;

333 
	`__HAL_TIM_DISABLE
(
htim
);

336 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

339  
HAL_OK
;

340 
	}
}

347 
HAL_StusTy³Def
 
	$HAL_TIM_Ba£_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
)

350 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

353 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_UPDATE
);

356 
	`__HAL_TIM_ENABLE
(
htim
);

359  
HAL_OK
;

360 
	}
}

367 
HAL_StusTy³Def
 
	$HAL_TIM_Ba£_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
)

370 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

372 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_UPDATE
);

375 
	`__HAL_TIM_DISABLE
(
htim
);

378  
HAL_OK
;

379 
	}
}

388 
HAL_StusTy³Def
 
	$HAL_TIM_Ba£_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 *
pD©a
, 
ušt16_t
 
L’gth
)

391 
	`as£¹_·¿m
(
	`IS_TIM_DMA_INSTANCE
(
htim
->
In¡ªû
));

393 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_BUSY
))

395  
HAL_BUSY
;

397 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_READY
))

399 if((
pD©a
 =ð0 ) && (
L’gth
 > 0))

401  
HAL_ERROR
;

405 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

409 
htim
->
hdma
[
TIM_DMA_ID_UPDATE
]->
XãrC¶tC®lback
 = 
TIM_DMAP”iodEÏp£dC¶t
;

412 
htim
->
hdma
[
TIM_DMA_ID_UPDATE
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

415 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_UPDATE
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
ARR
, 
L’gth
);

418 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_UPDATE
);

421 
	`__HAL_TIM_ENABLE
(
htim
);

424  
HAL_OK
;

425 
	}
}

432 
HAL_StusTy³Def
 
	$HAL_TIM_Ba£_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
)

435 
	`as£¹_·¿m
(
	`IS_TIM_DMA_INSTANCE
(
htim
->
In¡ªû
));

438 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_UPDATE
);

441 
	`__HAL_TIM_DISABLE
(
htim
);

444 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

447  
HAL_OK
;

448 
	}
}

481 
HAL_StusTy³Def
 
	$HAL_TIM_OC_In™
(
TIM_HªdËTy³Def
* 
htim
)

484 if(
htim
 =ð
NULL
)

486  
HAL_ERROR
;

490 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

491 
	`as£¹_·¿m
(
	`IS_TIM_COUNTER_MODE
(
htim
->
In™
.
CouÁ”Mode
));

492 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKDIVISION_DIV
(
htim
->
In™
.
ClockDivisiÚ
));

493 
	`as£¹_·¿m
(
	`IS_TIM_AUTORELOAD_PRELOAD
(
htim
->
In™
.
AutoR–ßdP»lßd
));

495 if(
htim
->
S‹
 =ð
HAL_TIM_STATE_RESET
)

498 
htim
->
Lock
 = 
HAL_UNLOCKED
;

501 
	`HAL_TIM_OC_M¥In™
(
htim
);

505 
htim
->
S‹
ð
HAL_TIM_STATE_BUSY
;

508 
	`TIM_Ba£_S‘CÚfig
(
htim
->
In¡ªû
, &htim->
In™
);

511 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

513  
HAL_OK
;

514 
	}
}

521 
HAL_StusTy³Def
 
	$HAL_TIM_OC_DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

524 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

526 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

529 
	`__HAL_TIM_DISABLE
(
htim
);

532 
	`HAL_TIM_OC_M¥DeIn™
(
htim
);

535 
htim
->
S‹
 = 
HAL_TIM_STATE_RESET
;

538 
	`__HAL_UNLOCK
(
htim
);

540  
HAL_OK
;

541 
	}
}

548 
__w—k
 
	$HAL_TIM_OC_M¥In™
(
TIM_HªdËTy³Def
 *
htim
)

551 
	`UNUSED
(
htim
);

556 
	}
}

563 
__w—k
 
	$HAL_TIM_OC_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

566 
	`UNUSED
(
htim
);

571 
	}
}

584 
HAL_StusTy³Def
 
	$HAL_TIM_OC_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

587 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

590 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_ENABLE
);

592 if(
	`IS_TIM_BREAK_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

595 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

599 
	`__HAL_TIM_ENABLE
(
htim
);

602  
HAL_OK
;

603 
	}
}

616 
HAL_StusTy³Def
 
	$HAL_TIM_OC_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

619 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

622 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_DISABLE
);

624 if(
	`IS_TIM_BREAK_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

627 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

631 
	`__HAL_TIM_DISABLE
(
htim
);

634  
HAL_OK
;

635 
	}
}

648 
HAL_StusTy³Def
 
	$HAL_TIM_OC_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

651 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

653 
ChªÃl
)

655 
TIM_CHANNEL_1
:

658 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC1
);

662 
TIM_CHANNEL_2
:

665 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC2
);

669 
TIM_CHANNEL_3
:

672 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC3
);

676 
TIM_CHANNEL_4
:

679 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC4
);

688 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_ENABLE
);

690 if(
	`IS_TIM_BREAK_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

693 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

697 
	`__HAL_TIM_ENABLE
(
htim
);

700  
HAL_OK
;

701 
	}
}

714 
HAL_StusTy³Def
 
	$HAL_TIM_OC_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

717 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

719 
ChªÃl
)

721 
TIM_CHANNEL_1
:

724 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC1
);

728 
TIM_CHANNEL_2
:

731 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC2
);

735 
TIM_CHANNEL_3
:

738 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC3
);

742 
TIM_CHANNEL_4
:

745 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC4
);

754 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_DISABLE
);

756 if(
	`IS_TIM_BREAK_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

759 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

763 
	`__HAL_TIM_DISABLE
(
htim
);

766  
HAL_OK
;

767 
	}
}

782 
HAL_StusTy³Def
 
	$HAL_TIM_OC_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ*
pD©a
, 
ušt16_t
 
L’gth
)

785 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

787 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_BUSY
))

789  
HAL_BUSY
;

791 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_READY
))

793 if(((
ušt32_t
)
pD©a
 =ð0U ) && (
L’gth
 > 0U))

795  
HAL_ERROR
;

799 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

802 
ChªÃl
)

804 
TIM_CHANNEL_1
:

807 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

810 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

813 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC1
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR1
, 
L’gth
);

816 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

820 
TIM_CHANNEL_2
:

823 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

826 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

829 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC2
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR2
, 
L’gth
);

832 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

836 
TIM_CHANNEL_3
:

839 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

842 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

845 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC3
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR3
,
L’gth
);

848 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC3
);

852 
TIM_CHANNEL_4
:

855 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

858 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

861 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC4
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR4
, 
L’gth
);

864 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC4
);

873 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_ENABLE
);

875 if(
	`IS_TIM_BREAK_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

878 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

882 
	`__HAL_TIM_ENABLE
(
htim
);

885  
HAL_OK
;

886 
	}
}

899 
HAL_StusTy³Def
 
	$HAL_TIM_OC_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

902 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

904 
ChªÃl
)

906 
TIM_CHANNEL_1
:

909 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

913 
TIM_CHANNEL_2
:

916 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

920 
TIM_CHANNEL_3
:

923 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC3
);

927 
TIM_CHANNEL_4
:

930 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC4
);

939 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_DISABLE
);

941 if(
	`IS_TIM_BREAK_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

944 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

948 
	`__HAL_TIM_DISABLE
(
htim
);

951 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

954  
HAL_OK
;

955 
	}
}

988 
HAL_StusTy³Def
 
	$HAL_TIM_PWM_In™
(
TIM_HªdËTy³Def
 *
htim
)

991 if(
htim
 =ð
NULL
)

993  
HAL_ERROR
;

997 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

998 
	`as£¹_·¿m
(
	`IS_TIM_COUNTER_MODE
(
htim
->
In™
.
CouÁ”Mode
));

999 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKDIVISION_DIV
(
htim
->
In™
.
ClockDivisiÚ
));

1000 
	`as£¹_·¿m
(
	`IS_TIM_AUTORELOAD_PRELOAD
(
htim
->
In™
.
AutoR–ßdP»lßd
));

1002 if(
htim
->
S‹
 =ð
HAL_TIM_STATE_RESET
)

1005 
htim
->
Lock
 = 
HAL_UNLOCKED
;

1008 
	`HAL_TIM_PWM_M¥In™
(
htim
);

1012 
htim
->
S‹
ð
HAL_TIM_STATE_BUSY
;

1015 
	`TIM_Ba£_S‘CÚfig
(
htim
->
In¡ªû
, &htim->
In™
);

1018 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

1020  
HAL_OK
;

1021 
	}
}

1028 
HAL_StusTy³Def
 
	$HAL_TIM_PWM_DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

1031 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

1033 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

1036 
	`__HAL_TIM_DISABLE
(
htim
);

1039 
	`HAL_TIM_PWM_M¥DeIn™
(
htim
);

1042 
htim
->
S‹
 = 
HAL_TIM_STATE_RESET
;

1045 
	`__HAL_UNLOCK
(
htim
);

1047  
HAL_OK
;

1048 
	}
}

1055 
__w—k
 
	$HAL_TIM_PWM_M¥In™
(
TIM_HªdËTy³Def
 *
htim
)

1058 
	`UNUSED
(
htim
);

1063 
	}
}

1070 
__w—k
 
	$HAL_TIM_PWM_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

1073 
	`UNUSED
(
htim
);

1078 
	}
}

1091 
HAL_StusTy³Def
 
	$HAL_TIM_PWM_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1094 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1097 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_ENABLE
);

1099 if(
	`IS_TIM_BREAK_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

1102 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

1106 
	`__HAL_TIM_ENABLE
(
htim
);

1109  
HAL_OK
;

1110 
	}
}

1123 
HAL_StusTy³Def
 
	$HAL_TIM_PWM_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1126 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1129 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_DISABLE
);

1131 if(
	`IS_TIM_BREAK_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

1134 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

1138 
	`__HAL_TIM_DISABLE
(
htim
);

1141 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

1144  
HAL_OK
;

1145 
	}
}

1158 
HAL_StusTy³Def
 
	$HAL_TIM_PWM_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1161 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1163 
ChªÃl
)

1165 
TIM_CHANNEL_1
:

1168 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC1
);

1172 
TIM_CHANNEL_2
:

1175 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC2
);

1179 
TIM_CHANNEL_3
:

1182 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC3
);

1186 
TIM_CHANNEL_4
:

1189 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC4
);

1198 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_ENABLE
);

1200 if(
	`IS_TIM_BREAK_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

1203 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

1207 
	`__HAL_TIM_ENABLE
(
htim
);

1210  
HAL_OK
;

1211 
	}
}

1224 
HAL_StusTy³Def
 
	$HAL_TIM_PWM_StÝ_IT
 (
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1227 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1229 
ChªÃl
)

1231 
TIM_CHANNEL_1
:

1234 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC1
);

1238 
TIM_CHANNEL_2
:

1241 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC2
);

1245 
TIM_CHANNEL_3
:

1248 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC3
);

1252 
TIM_CHANNEL_4
:

1255 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC4
);

1264 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_DISABLE
);

1266 if(
	`IS_TIM_BREAK_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

1269 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

1273 
	`__HAL_TIM_DISABLE
(
htim
);

1276  
HAL_OK
;

1277 
	}
}

1292 
HAL_StusTy³Def
 
	$HAL_TIM_PWM_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ*
pD©a
, 
ušt16_t
 
L’gth
)

1295 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1297 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_BUSY
))

1299  
HAL_BUSY
;

1301 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_READY
))

1303 if(((
ušt32_t
)
pD©a
 =ð0U ) && (
L’gth
 > 0U))

1305  
HAL_ERROR
;

1309 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

1312 
ChªÃl
)

1314 
TIM_CHANNEL_1
:

1317 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

1320 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

1323 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC1
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR1
, 
L’gth
);

1326 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

1330 
TIM_CHANNEL_2
:

1333 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

1336 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

1339 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC2
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR2
, 
L’gth
);

1342 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

1346 
TIM_CHANNEL_3
:

1349 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

1352 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

1355 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC3
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR3
,
L’gth
);

1358 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC3
);

1362 
TIM_CHANNEL_4
:

1365 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

1368 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

1371 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC4
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR4
, 
L’gth
);

1374 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC4
);

1383 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_ENABLE
);

1385 if(
	`IS_TIM_BREAK_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

1388 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

1392 
	`__HAL_TIM_ENABLE
(
htim
);

1395  
HAL_OK
;

1396 
	}
}

1409 
HAL_StusTy³Def
 
	$HAL_TIM_PWM_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1412 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1414 
ChªÃl
)

1416 
TIM_CHANNEL_1
:

1419 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

1423 
TIM_CHANNEL_2
:

1426 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

1430 
TIM_CHANNEL_3
:

1433 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC3
);

1437 
TIM_CHANNEL_4
:

1440 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC4
);

1449 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_DISABLE
);

1451 if(
	`IS_TIM_BREAK_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

1454 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

1458 
	`__HAL_TIM_DISABLE
(
htim
);

1461 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

1464  
HAL_OK
;

1465 
	}
}

1498 
HAL_StusTy³Def
 
	$HAL_TIM_IC_In™
(
TIM_HªdËTy³Def
 *
htim
)

1501 if(
htim
 =ð
NULL
)

1503  
HAL_ERROR
;

1507 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

1508 
	`as£¹_·¿m
(
	`IS_TIM_COUNTER_MODE
(
htim
->
In™
.
CouÁ”Mode
));

1509 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKDIVISION_DIV
(
htim
->
In™
.
ClockDivisiÚ
));

1510 
	`as£¹_·¿m
(
	`IS_TIM_AUTORELOAD_PRELOAD
(
htim
->
In™
.
AutoR–ßdP»lßd
));

1512 if(
htim
->
S‹
 =ð
HAL_TIM_STATE_RESET
)

1515 
htim
->
Lock
 = 
HAL_UNLOCKED
;

1518 
	`HAL_TIM_IC_M¥In™
(
htim
);

1522 
htim
->
S‹
ð
HAL_TIM_STATE_BUSY
;

1525 
	`TIM_Ba£_S‘CÚfig
(
htim
->
In¡ªû
, &htim->
In™
);

1528 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

1530  
HAL_OK
;

1531 
	}
}

1538 
HAL_StusTy³Def
 
	$HAL_TIM_IC_DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

1541 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

1543 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

1546 
	`__HAL_TIM_DISABLE
(
htim
);

1549 
	`HAL_TIM_IC_M¥DeIn™
(
htim
);

1552 
htim
->
S‹
 = 
HAL_TIM_STATE_RESET
;

1555 
	`__HAL_UNLOCK
(
htim
);

1557  
HAL_OK
;

1558 
	}
}

1565 
__w—k
 
	$HAL_TIM_IC_M¥In™
(
TIM_HªdËTy³Def
 *
htim
)

1568 
	`UNUSED
(
htim
);

1573 
	}
}

1580 
__w—k
 
	$HAL_TIM_IC_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

1583 
	`UNUSED
(
htim
);

1588 
	}
}

1601 
HAL_StusTy³Def
 
	$HAL_TIM_IC_S¹
 (
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1604 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1607 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_ENABLE
);

1610 
	`__HAL_TIM_ENABLE
(
htim
);

1613  
HAL_OK
;

1614 
	}
}

1627 
HAL_StusTy³Def
 
	$HAL_TIM_IC_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1630 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1633 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_DISABLE
);

1636 
	`__HAL_TIM_DISABLE
(
htim
);

1639  
HAL_OK
;

1640 
	}
}

1653 
HAL_StusTy³Def
 
	$HAL_TIM_IC_S¹_IT
 (
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1656 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1658 
ChªÃl
)

1660 
TIM_CHANNEL_1
:

1663 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC1
);

1667 
TIM_CHANNEL_2
:

1670 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC2
);

1674 
TIM_CHANNEL_3
:

1677 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC3
);

1681 
TIM_CHANNEL_4
:

1684 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC4
);

1692 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_ENABLE
);

1695 
	`__HAL_TIM_ENABLE
(
htim
);

1698  
HAL_OK
;

1699 
	}
}

1712 
HAL_StusTy³Def
 
	$HAL_TIM_IC_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1715 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1717 
ChªÃl
)

1719 
TIM_CHANNEL_1
:

1722 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC1
);

1726 
TIM_CHANNEL_2
:

1729 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC2
);

1733 
TIM_CHANNEL_3
:

1736 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC3
);

1740 
TIM_CHANNEL_4
:

1743 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC4
);

1752 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_DISABLE
);

1755 
	`__HAL_TIM_DISABLE
(
htim
);

1758  
HAL_OK
;

1759 
	}
}

1774 
HAL_StusTy³Def
 
	$HAL_TIM_IC_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ*
pD©a
, 
ušt16_t
 
L’gth
)

1777 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1778 
	`as£¹_·¿m
(
	`IS_TIM_DMA_CC_INSTANCE
(
htim
->
In¡ªû
));

1780 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_BUSY
))

1782  
HAL_BUSY
;

1784 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_READY
))

1786 if((
pD©a
 =ð0U ) && (
L’gth
 > 0U))

1788  
HAL_ERROR
;

1792 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

1796 
ChªÃl
)

1798 
TIM_CHANNEL_1
:

1801 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

1804 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

1807 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC1
], (
ušt32_t
)&htim->
In¡ªû
->
CCR1
, (ušt32_t)
pD©a
, 
L’gth
);

1810 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

1814 
TIM_CHANNEL_2
:

1817 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

1820 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

1823 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC2
], (
ušt32_t
)&htim->
In¡ªû
->
CCR2
, (ušt32_t)
pD©a
, 
L’gth
);

1826 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

1830 
TIM_CHANNEL_3
:

1833 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

1836 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

1839 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC3
], (
ušt32_t
)&htim->
In¡ªû
->
CCR3
, (ušt32_t)
pD©a
, 
L’gth
);

1842 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC3
);

1846 
TIM_CHANNEL_4
:

1849 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

1852 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

1855 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC4
], (
ušt32_t
)&htim->
In¡ªû
->
CCR4
, (ušt32_t)
pD©a
, 
L’gth
);

1858 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC4
);

1867 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_ENABLE
);

1870 
	`__HAL_TIM_ENABLE
(
htim
);

1873  
HAL_OK
;

1874 
	}
}

1887 
HAL_StusTy³Def
 
	$HAL_TIM_IC_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1890 
	`as£¹_·¿m
(
	`IS_TIM_CCX_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1891 
	`as£¹_·¿m
(
	`IS_TIM_DMA_CC_INSTANCE
(
htim
->
In¡ªû
));

1893 
ChªÃl
)

1895 
TIM_CHANNEL_1
:

1898 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

1902 
TIM_CHANNEL_2
:

1905 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

1909 
TIM_CHANNEL_3
:

1912 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC3
);

1916 
TIM_CHANNEL_4
:

1919 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC4
);

1928 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCx_DISABLE
);

1931 
	`__HAL_TIM_DISABLE
(
htim
);

1934 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

1937  
HAL_OK
;

1938 
	}
}

1974 
HAL_StusTy³Def
 
	$HAL_TIM_OÃPul£_In™
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OÃPul£Mode
)

1977 if(
htim
 =ð
NULL
)

1979  
HAL_ERROR
;

1983 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

1984 
	`as£¹_·¿m
(
	`IS_TIM_COUNTER_MODE
(
htim
->
In™
.
CouÁ”Mode
));

1985 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKDIVISION_DIV
(
htim
->
In™
.
ClockDivisiÚ
));

1986 
	`as£¹_·¿m
(
	`IS_TIM_OPM_MODE
(
OÃPul£Mode
));

1987 
	`as£¹_·¿m
(
	`IS_TIM_AUTORELOAD_PRELOAD
(
htim
->
In™
.
AutoR–ßdP»lßd
));

1989 if(
htim
->
S‹
 =ð
HAL_TIM_STATE_RESET
)

1992 
htim
->
Lock
 = 
HAL_UNLOCKED
;

1995 
	`HAL_TIM_OÃPul£_M¥In™
(
htim
);

1999 
htim
->
S‹
ð
HAL_TIM_STATE_BUSY
;

2002 
	`TIM_Ba£_S‘CÚfig
(
htim
->
In¡ªû
, &htim->
In™
);

2005 
htim
->
In¡ªû
->
CR1
 &ð~
TIM_CR1_OPM
;

2008 
htim
->
In¡ªû
->
CR1
 |ð
OÃPul£Mode
;

2011 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

2013  
HAL_OK
;

2014 
	}
}

2021 
HAL_StusTy³Def
 
	$HAL_TIM_OÃPul£_DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

2024 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

2026 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

2029 
	`__HAL_TIM_DISABLE
(
htim
);

2032 
	`HAL_TIM_OÃPul£_M¥DeIn™
(
htim
);

2035 
htim
->
S‹
 = 
HAL_TIM_STATE_RESET
;

2038 
	`__HAL_UNLOCK
(
htim
);

2040  
HAL_OK
;

2041 
	}
}

2048 
__w—k
 
	$HAL_TIM_OÃPul£_M¥In™
(
TIM_HªdËTy³Def
 *
htim
)

2051 
	`UNUSED
(
htim
);

2056 
	}
}

2063 
__w—k
 
	$HAL_TIM_OÃPul£_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

2066 
	`UNUSED
(
htim
);

2071 
	}
}

2082 
HAL_StusTy³Def
 
	$HAL_TIM_OÃPul£_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
)

2093 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_ENABLE
);

2094 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_ENABLE
);

2096 if(
	`IS_TIM_BREAK_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

2099 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

2103  
HAL_OK
;

2104 
	}
}

2115 
HAL_StusTy³Def
 
	$HAL_TIM_OÃPul£_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
)

2123 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_DISABLE
);

2124 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_DISABLE
);

2126 if(
	`IS_TIM_BREAK_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

2129 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

2133 
	`__HAL_TIM_DISABLE
(
htim
);

2136  
HAL_OK
;

2137 
	}
}

2148 
HAL_StusTy³Def
 
	$HAL_TIM_OÃPul£_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
)

2160 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC1
);

2163 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC2
);

2165 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_ENABLE
);

2166 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_ENABLE
);

2168 if(
	`IS_TIM_BREAK_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

2171 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

2175  
HAL_OK
;

2176 
	}
}

2187 
HAL_StusTy³Def
 
	$HAL_TIM_OÃPul£_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
)

2190 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC1
);

2193 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC2
);

2200 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_DISABLE
);

2201 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_DISABLE
);

2203 if(
	`IS_TIM_BREAK_INSTANCE
(
htim
->
In¡ªû
è!ð
RESET
)

2206 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

2210 
	`__HAL_TIM_DISABLE
(
htim
);

2213  
HAL_OK
;

2214 
	}
}

2247 
HAL_StusTy³Def
 
	$HAL_TIM_Encod”_In™
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_Encod”_In™Ty³Def
* 
sCÚfig
)

2249 
ušt32_t
 
tmpsmü
 = 0U;

2250 
ušt32_t
 
tmpccmr1
 = 0U;

2251 
ušt32_t
 
tmpcûr
 = 0U;

2254 if(
htim
 =ð
NULL
)

2256  
HAL_ERROR
;

2260 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

2261 
	`as£¹_·¿m
(
	`IS_TIM_COUNTER_MODE
(
htim
->
In™
.
CouÁ”Mode
));

2262 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKDIVISION_DIV
(
htim
->
In™
.
ClockDivisiÚ
));

2263 
	`as£¹_·¿m
(
	`IS_TIM_AUTORELOAD_PRELOAD
(
htim
->
In™
.
AutoR–ßdP»lßd
));

2264 
	`as£¹_·¿m
(
	`IS_TIM_ENCODER_MODE
(
sCÚfig
->
Encod”Mode
));

2265 
	`as£¹_·¿m
(
	`IS_TIM_IC_SELECTION
(
sCÚfig
->
IC1S–eùiÚ
));

2266 
	`as£¹_·¿m
(
	`IS_TIM_IC_SELECTION
(
sCÚfig
->
IC2S–eùiÚ
));

2267 
	`as£¹_·¿m
(
	`IS_TIM_IC_POLARITY
(
sCÚfig
->
IC1PÞ¬™y
));

2268 
	`as£¹_·¿m
(
	`IS_TIM_IC_POLARITY
(
sCÚfig
->
IC2PÞ¬™y
));

2269 
	`as£¹_·¿m
(
	`IS_TIM_IC_PRESCALER
(
sCÚfig
->
IC1P»sÿËr
));

2270 
	`as£¹_·¿m
(
	`IS_TIM_IC_PRESCALER
(
sCÚfig
->
IC2P»sÿËr
));

2271 
	`as£¹_·¿m
(
	`IS_TIM_IC_FILTER
(
sCÚfig
->
IC1Fž‹r
));

2272 
	`as£¹_·¿m
(
	`IS_TIM_IC_FILTER
(
sCÚfig
->
IC2Fž‹r
));

2274 if(
htim
->
S‹
 =ð
HAL_TIM_STATE_RESET
)

2277 
htim
->
Lock
 = 
HAL_UNLOCKED
;

2280 
	`HAL_TIM_Encod”_M¥In™
(
htim
);

2284 
htim
->
S‹
ð
HAL_TIM_STATE_BUSY
;

2287 
htim
->
In¡ªû
->
SMCR
 &ð~
TIM_SMCR_SMS
;

2290 
	`TIM_Ba£_S‘CÚfig
(
htim
->
In¡ªû
, &htim->
In™
);

2293 
tmpsmü
 = 
htim
->
In¡ªû
->
SMCR
;

2296 
tmpccmr1
 = 
htim
->
In¡ªû
->
CCMR1
;

2299 
tmpcûr
 = 
htim
->
In¡ªû
->
CCER
;

2302 
tmpsmü
 |ð
sCÚfig
->
Encod”Mode
;

2305 
tmpccmr1
 &ð~(
TIM_CCMR1_CC1S
 | 
TIM_CCMR1_CC2S
);

2306 
tmpccmr1
 |ð(
sCÚfig
->
IC1S–eùiÚ
 | (sCÚfig->
IC2S–eùiÚ
 << 8U));

2309 
tmpccmr1
 &ð~(
TIM_CCMR1_IC1PSC
 | 
TIM_CCMR1_IC2PSC
);

2310 
tmpccmr1
 &ð~(
TIM_CCMR1_IC1F
 | 
TIM_CCMR1_IC2F
);

2311 
tmpccmr1
 |ð
sCÚfig
->
IC1P»sÿËr
 | (sCÚfig->
IC2P»sÿËr
 << 8U);

2312 
tmpccmr1
 |ð(
sCÚfig
->
IC1Fž‹r
 << 4Uè| (sCÚfig->
IC2Fž‹r
 << 12U);

2315 
tmpcûr
 &ð~(
TIM_CCER_CC1P
 | 
TIM_CCER_CC2P
);

2316 
tmpcûr
 &ð~(
TIM_CCER_CC1NP
 | 
TIM_CCER_CC2NP
);

2317 
tmpcûr
 |ð
sCÚfig
->
IC1PÞ¬™y
 | (sCÚfig->
IC2PÞ¬™y
 << 4U);

2320 
htim
->
In¡ªû
->
SMCR
 = 
tmpsmü
;

2323 
htim
->
In¡ªû
->
CCMR1
 = 
tmpccmr1
;

2326 
htim
->
In¡ªû
->
CCER
 = 
tmpcûr
;

2329 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

2331  
HAL_OK
;

2332 
	}
}

2340 
HAL_StusTy³Def
 
	$HAL_TIM_Encod”_DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

2343 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

2345 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

2348 
	`__HAL_TIM_DISABLE
(
htim
);

2351 
	`HAL_TIM_Encod”_M¥DeIn™
(
htim
);

2354 
htim
->
S‹
 = 
HAL_TIM_STATE_RESET
;

2357 
	`__HAL_UNLOCK
(
htim
);

2359  
HAL_OK
;

2360 
	}
}

2367 
__w—k
 
	$HAL_TIM_Encod”_M¥In™
(
TIM_HªdËTy³Def
 *
htim
)

2370 
	`UNUSED
(
htim
);

2375 
	}
}

2382 
__w—k
 
	$HAL_TIM_Encod”_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

2385 
	`UNUSED
(
htim
);

2390 
	}
}

2402 
HAL_StusTy³Def
 
	$HAL_TIM_Encod”_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

2405 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

2408 
ChªÃl
)

2410 
TIM_CHANNEL_1
:

2412 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_ENABLE
);

2415 
TIM_CHANNEL_2
:

2417 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_ENABLE
);

2422 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_ENABLE
);

2423 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_ENABLE
);

2428 
	`__HAL_TIM_ENABLE
(
htim
);

2431  
HAL_OK
;

2432 
	}
}

2444 
HAL_StusTy³Def
 
	$HAL_TIM_Encod”_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

2447 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

2451 
ChªÃl
)

2453 
TIM_CHANNEL_1
:

2455 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_DISABLE
);

2458 
TIM_CHANNEL_2
:

2460 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_DISABLE
);

2465 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_DISABLE
);

2466 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_DISABLE
);

2472 
	`__HAL_TIM_DISABLE
(
htim
);

2475  
HAL_OK
;

2476 
	}
}

2488 
HAL_StusTy³Def
 
	$HAL_TIM_Encod”_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

2491 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

2495 
ChªÃl
)

2497 
TIM_CHANNEL_1
:

2499 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_ENABLE
);

2500 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC1
);

2503 
TIM_CHANNEL_2
:

2505 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_ENABLE
);

2506 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC2
);

2511 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_ENABLE
);

2512 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_ENABLE
);

2513 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC1
);

2514 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC2
);

2520 
	`__HAL_TIM_ENABLE
(
htim
);

2523  
HAL_OK
;

2524 
	}
}

2536 
HAL_StusTy³Def
 
	$HAL_TIM_Encod”_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

2539 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

2543 if(
ChªÃl
 =ð
TIM_CHANNEL_1
)

2545 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_DISABLE
);

2548 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC1
);

2550 if(
ChªÃl
 =ð
TIM_CHANNEL_2
)

2552 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_DISABLE
);

2555 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC2
);

2559 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_DISABLE
);

2560 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_DISABLE
);

2563 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC1
);

2564 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC2
);

2568 
	`__HAL_TIM_DISABLE
(
htim
);

2571 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

2574  
HAL_OK
;

2575 
	}
}

2590 
HAL_StusTy³Def
 
	$HAL_TIM_Encod”_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ*
pD©a1
, ušt32_ˆ*
pD©a2
, 
ušt16_t
 
L’gth
)

2593 
	`as£¹_·¿m
(
	`IS_TIM_DMA_CC_INSTANCE
(
htim
->
In¡ªû
));

2595 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_BUSY
))

2597  
HAL_BUSY
;

2599 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_READY
))

2601 if((((
pD©a1
 =ð0Uè|| (
pD©a2
 =ð0Uè)è&& (
L’gth
 > 0U))

2603  
HAL_ERROR
;

2607 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

2611 
ChªÃl
)

2613 
TIM_CHANNEL_1
:

2616 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

2619 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

2622 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC1
], (
ušt32_t
)&htim->
In¡ªû
->
CCR1
, (ušt32_ˆ)
pD©a1
, 
L’gth
);

2625 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

2628 
	`__HAL_TIM_ENABLE
(
htim
);

2631 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_ENABLE
);

2635 
TIM_CHANNEL_2
:

2638 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

2641 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
;

2643 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC2
], (
ušt32_t
)&htim->
In¡ªû
->
CCR2
, (ušt32_t)
pD©a2
, 
L’gth
);

2646 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

2649 
	`__HAL_TIM_ENABLE
(
htim
);

2652 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_ENABLE
);

2656 
TIM_CHANNEL_ALL
:

2659 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

2662 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

2665 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC1
], (
ušt32_t
)&htim->
In¡ªû
->
CCR1
, (ušt32_t)
pD©a1
, 
L’gth
);

2668 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

2671 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

2674 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC2
], (
ušt32_t
)&htim->
In¡ªû
->
CCR2
, (ušt32_t)
pD©a2
, 
L’gth
);

2677 
	`__HAL_TIM_ENABLE
(
htim
);

2680 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_ENABLE
);

2681 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_ENABLE
);

2684 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

2686 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

2694  
HAL_OK
;

2695 
	}
}

2707 
HAL_StusTy³Def
 
	$HAL_TIM_Encod”_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

2710 
	`as£¹_·¿m
(
	`IS_TIM_DMA_CC_INSTANCE
(
htim
->
In¡ªû
));

2714 if(
ChªÃl
 =ð
TIM_CHANNEL_1
)

2716 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_DISABLE
);

2719 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

2721 if(
ChªÃl
 =ð
TIM_CHANNEL_2
)

2723 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_DISABLE
);

2726 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

2730 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_DISABLE
);

2731 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_2
, 
TIM_CCx_DISABLE
);

2734 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

2735 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

2739 
	`__HAL_TIM_DISABLE
(
htim
);

2742 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

2745  
HAL_OK
;

2746 
	}
}

2769 
	$HAL_TIM_IRQHªdËr
(
TIM_HªdËTy³Def
 *
htim
)

2772 if(
	`__HAL_TIM_GET_FLAG
(
htim
, 
TIM_FLAG_CC1
è!ð
RESET
)

2774 if(
	`__HAL_TIM_GET_IT_SOURCE
(
htim
, 
TIM_IT_CC1
è!=
RESET
)

2777 
	`__HAL_TIM_CLEAR_IT
(
htim
, 
TIM_IT_CC1
);

2778 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_1
;

2781 if((
htim
->
In¡ªû
->
CCMR1
 & 
TIM_CCMR1_CC1S
) != 0x00U)

2783 
	`HAL_TIM_IC_C­tu»C®lback
(
htim
);

2788 
	`HAL_TIM_OC_D–ayEÏp£dC®lback
(
htim
);

2789 
	`HAL_TIM_PWM_Pul£FšishedC®lback
(
htim
);

2791 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_CLEARED
;

2796 if(
	`__HAL_TIM_GET_FLAG
(
htim
, 
TIM_FLAG_CC2
è!ð
RESET
)

2798 if(
	`__HAL_TIM_GET_IT_SOURCE
(
htim
, 
TIM_IT_CC2
è!=
RESET
)

2800 
	`__HAL_TIM_CLEAR_IT
(
htim
, 
TIM_IT_CC2
);

2801 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_2
;

2803 if((
htim
->
In¡ªû
->
CCMR1
 & 
TIM_CCMR1_CC2S
) != 0x00U)

2805 
	`HAL_TIM_IC_C­tu»C®lback
(
htim
);

2810 
	`HAL_TIM_OC_D–ayEÏp£dC®lback
(
htim
);

2811 
	`HAL_TIM_PWM_Pul£FšishedC®lback
(
htim
);

2813 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_CLEARED
;

2817 if(
	`__HAL_TIM_GET_FLAG
(
htim
, 
TIM_FLAG_CC3
è!ð
RESET
)

2819 if(
	`__HAL_TIM_GET_IT_SOURCE
(
htim
, 
TIM_IT_CC3
è!=
RESET
)

2821 
	`__HAL_TIM_CLEAR_IT
(
htim
, 
TIM_IT_CC3
);

2822 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_3
;

2824 if((
htim
->
In¡ªû
->
CCMR2
 & 
TIM_CCMR2_CC3S
) != 0x00U)

2826 
	`HAL_TIM_IC_C­tu»C®lback
(
htim
);

2831 
	`HAL_TIM_OC_D–ayEÏp£dC®lback
(
htim
);

2832 
	`HAL_TIM_PWM_Pul£FšishedC®lback
(
htim
);

2834 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_CLEARED
;

2838 if(
	`__HAL_TIM_GET_FLAG
(
htim
, 
TIM_FLAG_CC4
è!ð
RESET
)

2840 if(
	`__HAL_TIM_GET_IT_SOURCE
(
htim
, 
TIM_IT_CC4
è!=
RESET
)

2842 
	`__HAL_TIM_CLEAR_IT
(
htim
, 
TIM_IT_CC4
);

2843 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_4
;

2845 if((
htim
->
In¡ªû
->
CCMR2
 & 
TIM_CCMR2_CC4S
) != 0x00U)

2847 
	`HAL_TIM_IC_C­tu»C®lback
(
htim
);

2852 
	`HAL_TIM_OC_D–ayEÏp£dC®lback
(
htim
);

2853 
	`HAL_TIM_PWM_Pul£FšishedC®lback
(
htim
);

2855 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_CLEARED
;

2859 if(
	`__HAL_TIM_GET_FLAG
(
htim
, 
TIM_FLAG_UPDATE
è!ð
RESET
)

2861 if(
	`__HAL_TIM_GET_IT_SOURCE
(
htim
, 
TIM_IT_UPDATE
è!=
RESET
)

2863 
	`__HAL_TIM_CLEAR_IT
(
htim
, 
TIM_IT_UPDATE
);

2864 
	`HAL_TIM_P”iodEÏp£dC®lback
(
htim
);

2868 if(
	`__HAL_TIM_GET_FLAG
(
htim
, 
TIM_FLAG_BREAK
è!ð
RESET
)

2870 if(
	`__HAL_TIM_GET_IT_SOURCE
(
htim
, 
TIM_IT_BREAK
è!=
RESET
)

2872 
	`__HAL_TIM_CLEAR_IT
(
htim
, 
TIM_IT_BREAK
);

2873 
	`HAL_TIMEx_B»akC®lback
(
htim
);

2877 if(
	`__HAL_TIM_GET_FLAG
(
htim
, 
TIM_FLAG_TRIGGER
è!ð
RESET
)

2879 if(
	`__HAL_TIM_GET_IT_SOURCE
(
htim
, 
TIM_IT_TRIGGER
è!=
RESET
)

2881 
	`__HAL_TIM_CLEAR_IT
(
htim
, 
TIM_IT_TRIGGER
);

2882 
	`HAL_TIM_Trigg”C®lback
(
htim
);

2886 if(
	`__HAL_TIM_GET_FLAG
(
htim
, 
TIM_FLAG_COM
è!ð
RESET
)

2888 if(
	`__HAL_TIM_GET_IT_SOURCE
(
htim
, 
TIM_IT_COM
è!=
RESET
)

2890 
	`__HAL_TIM_CLEAR_IT
(
htim
, 
TIM_FLAG_COM
);

2891 
	`HAL_TIMEx_CommutiÚC®lback
(
htim
);

2894 
	}
}

2932 
HAL_StusTy³Def
 
	$HAL_TIM_OC_CÚfigChªÃl
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_OC_In™Ty³Def
* 
sCÚfig
, 
ušt32_t
 
ChªÃl
)

2935 
	`as£¹_·¿m
(
	`IS_TIM_CHANNELS
(
ChªÃl
));

2936 
	`as£¹_·¿m
(
	`IS_TIM_OC_MODE
(
sCÚfig
->
OCMode
));

2937 
	`as£¹_·¿m
(
	`IS_TIM_OC_POLARITY
(
sCÚfig
->
OCPÞ¬™y
));

2940 
	`__HAL_LOCK
(
htim
);

2942 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

2944 
ChªÃl
)

2946 
TIM_CHANNEL_1
:

2948 
	`as£¹_·¿m
(
	`IS_TIM_CC1_INSTANCE
(
htim
->
In¡ªû
));

2950 
	`TIM_OC1_S‘CÚfig
(
htim
->
In¡ªû
, 
sCÚfig
);

2954 
TIM_CHANNEL_2
:

2956 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

2958 
	`TIM_OC2_S‘CÚfig
(
htim
->
In¡ªû
, 
sCÚfig
);

2962 
TIM_CHANNEL_3
:

2964 
	`as£¹_·¿m
(
	`IS_TIM_CC3_INSTANCE
(
htim
->
In¡ªû
));

2966 
	`TIM_OC3_S‘CÚfig
(
htim
->
In¡ªû
, 
sCÚfig
);

2970 
TIM_CHANNEL_4
:

2972 
	`as£¹_·¿m
(
	`IS_TIM_CC4_INSTANCE
(
htim
->
In¡ªû
));

2974 
	`TIM_OC4_S‘CÚfig
(
htim
->
In¡ªû
, 
sCÚfig
);

2981 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

2983 
	`__HAL_UNLOCK
(
htim
);

2985  
HAL_OK
;

2986 
	}
}

3001 
HAL_StusTy³Def
 
	$HAL_TIM_IC_CÚfigChªÃl
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_IC_In™Ty³Def
* 
sCÚfig
, 
ušt32_t
 
ChªÃl
)

3004 
	`as£¹_·¿m
(
	`IS_TIM_CC1_INSTANCE
(
htim
->
In¡ªû
));

3005 
	`as£¹_·¿m
(
	`IS_TIM_IC_POLARITY
(
sCÚfig
->
ICPÞ¬™y
));

3006 
	`as£¹_·¿m
(
	`IS_TIM_IC_SELECTION
(
sCÚfig
->
ICS–eùiÚ
));

3007 
	`as£¹_·¿m
(
	`IS_TIM_IC_PRESCALER
(
sCÚfig
->
ICP»sÿËr
));

3008 
	`as£¹_·¿m
(
	`IS_TIM_IC_FILTER
(
sCÚfig
->
ICFž‹r
));

3010 
	`__HAL_LOCK
(
htim
);

3012 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

3014 ià(
ChªÃl
 =ð
TIM_CHANNEL_1
)

3017 
	`TIM_TI1_S‘CÚfig
(
htim
->
In¡ªû
,

3018 
sCÚfig
->
ICPÞ¬™y
,

3019 
sCÚfig
->
ICS–eùiÚ
,

3020 
sCÚfig
->
ICFž‹r
);

3023 
htim
->
In¡ªû
->
CCMR1
 &ð~
TIM_CCMR1_IC1PSC
;

3026 
htim
->
In¡ªû
->
CCMR1
 |ð
sCÚfig
->
ICP»sÿËr
;

3028 ià(
ChªÃl
 =ð
TIM_CHANNEL_2
)

3031 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

3033 
	`TIM_TI2_S‘CÚfig
(
htim
->
In¡ªû
,

3034 
sCÚfig
->
ICPÞ¬™y
,

3035 
sCÚfig
->
ICS–eùiÚ
,

3036 
sCÚfig
->
ICFž‹r
);

3039 
htim
->
In¡ªû
->
CCMR1
 &ð~
TIM_CCMR1_IC2PSC
;

3042 
htim
->
In¡ªû
->
CCMR1
 |ð(
sCÚfig
->
ICP»sÿËr
 << 8U);

3044 ià(
ChªÃl
 =ð
TIM_CHANNEL_3
)

3047 
	`as£¹_·¿m
(
	`IS_TIM_CC3_INSTANCE
(
htim
->
In¡ªû
));

3049 
	`TIM_TI3_S‘CÚfig
(
htim
->
In¡ªû
,

3050 
sCÚfig
->
ICPÞ¬™y
,

3051 
sCÚfig
->
ICS–eùiÚ
,

3052 
sCÚfig
->
ICFž‹r
);

3055 
htim
->
In¡ªû
->
CCMR2
 &ð~
TIM_CCMR2_IC3PSC
;

3058 
htim
->
In¡ªû
->
CCMR2
 |ð
sCÚfig
->
ICP»sÿËr
;

3063 
	`as£¹_·¿m
(
	`IS_TIM_CC4_INSTANCE
(
htim
->
In¡ªû
));

3065 
	`TIM_TI4_S‘CÚfig
(
htim
->
In¡ªû
,

3066 
sCÚfig
->
ICPÞ¬™y
,

3067 
sCÚfig
->
ICS–eùiÚ
,

3068 
sCÚfig
->
ICFž‹r
);

3071 
htim
->
In¡ªû
->
CCMR2
 &ð~
TIM_CCMR2_IC4PSC
;

3074 
htim
->
In¡ªû
->
CCMR2
 |ð(
sCÚfig
->
ICP»sÿËr
 << 8U);

3077 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

3079 
	`__HAL_UNLOCK
(
htim
);

3081  
HAL_OK
;

3082 
	}
}

3097 
HAL_StusTy³Def
 
	$HAL_TIM_PWM_CÚfigChªÃl
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_OC_In™Ty³Def
* 
sCÚfig
, 
ušt32_t
 
ChªÃl
)

3099 
	`__HAL_LOCK
(
htim
);

3102 
	`as£¹_·¿m
(
	`IS_TIM_CHANNELS
(
ChªÃl
));

3103 
	`as£¹_·¿m
(
	`IS_TIM_PWM_MODE
(
sCÚfig
->
OCMode
));

3104 
	`as£¹_·¿m
(
	`IS_TIM_OC_POLARITY
(
sCÚfig
->
OCPÞ¬™y
));

3105 
	`as£¹_·¿m
(
	`IS_TIM_FAST_STATE
(
sCÚfig
->
OCFa¡Mode
));

3107 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

3109 
ChªÃl
)

3111 
TIM_CHANNEL_1
:

3113 
	`as£¹_·¿m
(
	`IS_TIM_CC1_INSTANCE
(
htim
->
In¡ªû
));

3115 
	`TIM_OC1_S‘CÚfig
(
htim
->
In¡ªû
, 
sCÚfig
);

3118 
htim
->
In¡ªû
->
CCMR1
 |ð
TIM_CCMR1_OC1PE
;

3121 
htim
->
In¡ªû
->
CCMR1
 &ð~
TIM_CCMR1_OC1FE
;

3122 
htim
->
In¡ªû
->
CCMR1
 |ð
sCÚfig
->
OCFa¡Mode
;

3126 
TIM_CHANNEL_2
:

3128 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

3130 
	`TIM_OC2_S‘CÚfig
(
htim
->
In¡ªû
, 
sCÚfig
);

3133 
htim
->
In¡ªû
->
CCMR1
 |ð
TIM_CCMR1_OC2PE
;

3136 
htim
->
In¡ªû
->
CCMR1
 &ð~
TIM_CCMR1_OC2FE
;

3137 
htim
->
In¡ªû
->
CCMR1
 |ð
sCÚfig
->
OCFa¡Mode
 << 8U;

3141 
TIM_CHANNEL_3
:

3143 
	`as£¹_·¿m
(
	`IS_TIM_CC3_INSTANCE
(
htim
->
In¡ªû
));

3145 
	`TIM_OC3_S‘CÚfig
(
htim
->
In¡ªû
, 
sCÚfig
);

3148 
htim
->
In¡ªû
->
CCMR2
 |ð
TIM_CCMR2_OC3PE
;

3151 
htim
->
In¡ªû
->
CCMR2
 &ð~
TIM_CCMR2_OC3FE
;

3152 
htim
->
In¡ªû
->
CCMR2
 |ð
sCÚfig
->
OCFa¡Mode
;

3156 
TIM_CHANNEL_4
:

3158 
	`as£¹_·¿m
(
	`IS_TIM_CC4_INSTANCE
(
htim
->
In¡ªû
));

3160 
	`TIM_OC4_S‘CÚfig
(
htim
->
In¡ªû
, 
sCÚfig
);

3163 
htim
->
In¡ªû
->
CCMR2
 |ð
TIM_CCMR2_OC4PE
;

3166 
htim
->
In¡ªû
->
CCMR2
 &ð~
TIM_CCMR2_OC4FE
;

3167 
htim
->
In¡ªû
->
CCMR2
 |ð
sCÚfig
->
OCFa¡Mode
 << 8U;

3175 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

3177 
	`__HAL_UNLOCK
(
htim
);

3179  
HAL_OK
;

3180 
	}
}

3197 
HAL_StusTy³Def
 
	$HAL_TIM_OÃPul£_CÚfigChªÃl
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_OÃPul£_In™Ty³Def
* 
sCÚfig
, 
ušt32_t
 
OuutChªÃl
, ušt32_ˆ
IÅutChªÃl
)

3199 
TIM_OC_In™Ty³Def
 
‹mp1
;

3202 
	`as£¹_·¿m
(
	`IS_TIM_OPM_CHANNELS
(
OuutChªÃl
));

3203 
	`as£¹_·¿m
(
	`IS_TIM_OPM_CHANNELS
(
IÅutChªÃl
));

3205 if(
OuutChªÃl
 !ð
IÅutChªÃl
)

3207 
	`__HAL_LOCK
(
htim
);

3209 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

3212 
‹mp1
.
OCMode
 = 
sCÚfig
->OCMode;

3213 
‹mp1
.
Pul£
 = 
sCÚfig
->Pulse;

3214 
‹mp1
.
OCPÞ¬™y
 = 
sCÚfig
->OCPolarity;

3215 
‹mp1
.
OCNPÞ¬™y
 = 
sCÚfig
->OCNPolarity;

3216 
‹mp1
.
OCIdËS‹
 = 
sCÚfig
->OCIdleState;

3217 
‹mp1
.
OCNIdËS‹
 = 
sCÚfig
->OCNIdleState;

3219 
OuutChªÃl
)

3221 
TIM_CHANNEL_1
:

3223 
	`as£¹_·¿m
(
	`IS_TIM_CC1_INSTANCE
(
htim
->
In¡ªû
));

3225 
	`TIM_OC1_S‘CÚfig
(
htim
->
In¡ªû
, &
‹mp1
);

3228 
TIM_CHANNEL_2
:

3230 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

3232 
	`TIM_OC2_S‘CÚfig
(
htim
->
In¡ªû
, &
‹mp1
);

3238 
IÅutChªÃl
)

3240 
TIM_CHANNEL_1
:

3242 
	`as£¹_·¿m
(
	`IS_TIM_CC1_INSTANCE
(
htim
->
In¡ªû
));

3244 
	`TIM_TI1_S‘CÚfig
(
htim
->
In¡ªû
, 
sCÚfig
->
ICPÞ¬™y
,

3245 
sCÚfig
->
ICS–eùiÚ
, sCÚfig->
ICFž‹r
);

3248 
htim
->
In¡ªû
->
CCMR1
 &ð~
TIM_CCMR1_IC1PSC
;

3251 
htim
->
In¡ªû
->
SMCR
 &ð~
TIM_SMCR_TS
;

3252 
htim
->
In¡ªû
->
SMCR
 |ð
TIM_TS_TI1FP1
;

3255 
htim
->
In¡ªû
->
SMCR
 &ð~
TIM_SMCR_SMS
;

3256 
htim
->
In¡ªû
->
SMCR
 |ð
TIM_SLAVEMODE_TRIGGER
;

3259 
TIM_CHANNEL_2
:

3261 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

3263 
	`TIM_TI2_S‘CÚfig
(
htim
->
In¡ªû
, 
sCÚfig
->
ICPÞ¬™y
,

3264 
sCÚfig
->
ICS–eùiÚ
, sCÚfig->
ICFž‹r
);

3267 
htim
->
In¡ªû
->
CCMR1
 &ð~
TIM_CCMR1_IC2PSC
;

3270 
htim
->
In¡ªû
->
SMCR
 &ð~
TIM_SMCR_TS
;

3271 
htim
->
In¡ªû
->
SMCR
 |ð
TIM_TS_TI2FP2
;

3274 
htim
->
In¡ªû
->
SMCR
 &ð~
TIM_SMCR_SMS
;

3275 
htim
->
In¡ªû
->
SMCR
 |ð
TIM_SLAVEMODE_TRIGGER
;

3283 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

3285 
	`__HAL_UNLOCK
(
htim
);

3287  
HAL_OK
;

3291  
HAL_ERROR
;

3293 
	}
}

3333 
HAL_StusTy³Def
 
	$HAL_TIM_DMABur¡_Wr™eS¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Bur¡Ba£Add»ss
, ušt32_ˆ
Bur¡Reque¡Src
,

3334 
ušt32_t
 *
Bur¡Bufãr
, ušt32_ˆ
Bur¡L’gth
)

3336  
	`HAL_TIM_DMABur¡_MuÉiWr™eS¹
(
htim
, 
Bur¡Ba£Add»ss
, 
Bur¡Reque¡Src
, 
Bur¡Bufãr
, 
Bur¡L’gth
, ((BurstLength) >> 8U) + 1U);

3337 
	}
}

3379 
HAL_StusTy³Def
 
	$HAL_TIM_DMABur¡_MuÉiWr™eS¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Bur¡Ba£Add»ss
, ušt32_ˆ
Bur¡Reque¡Src
,

3380 
ušt32_t
* 
Bur¡Bufãr
, ušt32_ˆ
Bur¡L’gth
, ušt32_ˆ
D©aL’gth
)

3383 
	`as£¹_·¿m
(
	`IS_TIM_DMABURST_INSTANCE
(
htim
->
In¡ªû
));

3384 
	`as£¹_·¿m
(
	`IS_TIM_DMA_BASE
(
Bur¡Ba£Add»ss
));

3385 
	`as£¹_·¿m
(
	`IS_TIM_DMA_SOURCE
(
Bur¡Reque¡Src
));

3386 
	`as£¹_·¿m
(
	`IS_TIM_DMA_LENGTH
(
Bur¡L’gth
));

3387 
	`as£¹_·¿m
(
	`IS_TIM_DMA_DATA_LENGTH
(
D©aL’gth
));

3389 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_BUSY
))

3391  
HAL_BUSY
;

3393 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_READY
))

3395 if((
Bur¡Bufãr
 =ð0U ) && (
Bur¡L’gth
 > 0U))

3397  
HAL_ERROR
;

3401 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

3404 
Bur¡Reque¡Src
)

3406 
TIM_DMA_UPDATE
:

3409 
htim
->
hdma
[
TIM_DMA_ID_UPDATE
]->
XãrC¶tC®lback
 = 
TIM_DMAP”iodEÏp£dC¶t
;

3412 
htim
->
hdma
[
TIM_DMA_ID_UPDATE
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3415 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_UPDATE
], (
ušt32_t
)
Bur¡Bufãr
, (ušt32_t)&htim->
In¡ªû
->
DMAR
, 
D©aL’gth
);

3418 
TIM_DMA_CC1
:

3421 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

3424 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3427 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC1
], (
ušt32_t
)
Bur¡Bufãr
, (ušt32_t)&htim->
In¡ªû
->
DMAR
, 
D©aL’gth
);

3430 
TIM_DMA_CC2
:

3433 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

3436 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3439 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC2
], (
ušt32_t
)
Bur¡Bufãr
, (ušt32_t)&htim->
In¡ªû
->
DMAR
, 
D©aL’gth
);

3442 
TIM_DMA_CC3
:

3445 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

3448 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3451 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC3
], (
ušt32_t
)
Bur¡Bufãr
, (ušt32_t)&htim->
In¡ªû
->
DMAR
, 
D©aL’gth
);

3454 
TIM_DMA_CC4
:

3457 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

3460 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3463 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC4
], (
ušt32_t
)
Bur¡Bufãr
, (ušt32_t)&htim->
In¡ªû
->
DMAR
, 
D©aL’gth
);

3466 
TIM_DMA_COM
:

3469 
htim
->
hdma
[
TIM_DMA_ID_COMMUTATION
]->
XãrC¶tC®lback
 = 
TIMEx_DMACommutiÚC¶t
;

3472 
htim
->
hdma
[
TIM_DMA_ID_COMMUTATION
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3475 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_COMMUTATION
], (
ušt32_t
)
Bur¡Bufãr
, (ušt32_t)&htim->
In¡ªû
->
DMAR
, 
D©aL’gth
);

3478 
TIM_DMA_TRIGGER
:

3481 
htim
->
hdma
[
TIM_DMA_ID_TRIGGER
]->
XãrC¶tC®lback
 = 
TIM_DMATrigg”C¶t
;

3484 
htim
->
hdma
[
TIM_DMA_ID_TRIGGER
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3487 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_TRIGGER
], (
ušt32_t
)
Bur¡Bufãr
, (ušt32_t)&htim->
In¡ªû
->
DMAR
, 
D©aL’gth
);

3494 
htim
->
In¡ªû
->
DCR
 = 
Bur¡Ba£Add»ss
 | 
Bur¡L’gth
;

3497 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
Bur¡Reque¡Src
);

3499 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

3502  
HAL_OK
;

3503 
	}
}

3511 
HAL_StusTy³Def
 
	$HAL_TIM_DMABur¡_Wr™eStÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Bur¡Reque¡Src
)

3514 
	`as£¹_·¿m
(
	`IS_TIM_DMA_SOURCE
(
Bur¡Reque¡Src
));

3517 
Bur¡Reque¡Src
)

3519 
TIM_DMA_UPDATE
:

3521 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_UPDATE
]);

3524 
TIM_DMA_CC1
:

3526 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_CC1
]);

3529 
TIM_DMA_CC2
:

3531 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_CC2
]);

3534 
TIM_DMA_CC3
:

3536 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_CC3
]);

3539 
TIM_DMA_CC4
:

3541 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_CC4
]);

3544 
TIM_DMA_COM
:

3546 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_COMMUTATION
]);

3549 
TIM_DMA_TRIGGER
:

3551 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_TRIGGER
]);

3559 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
Bur¡Reque¡Src
);

3562  
HAL_OK
;

3563 
	}
}

3603 
HAL_StusTy³Def
 
	$HAL_TIM_DMABur¡_R—dS¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Bur¡Ba£Add»ss
, ušt32_ˆ
Bur¡Reque¡Src
,

3604 
ušt32_t
 *
Bur¡Bufãr
, ušt32_ˆ
Bur¡L’gth
)

3606  
	`HAL_TIM_DMABur¡_MuÉiR—dS¹
(
htim
, 
Bur¡Ba£Add»ss
, 
Bur¡Reque¡Src
, 
Bur¡Bufãr
, 
Bur¡L’gth
, ((BurstLength) >> 8U) + 1U);

3607 
	}
}

3649 
HAL_StusTy³Def
 
	$HAL_TIM_DMABur¡_MuÉiR—dS¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Bur¡Ba£Add»ss
, ušt32_ˆ
Bur¡Reque¡Src
,

3650 
ušt32_t
 *
Bur¡Bufãr
, ušt32_ˆ
Bur¡L’gth
, ušt32_ˆ
D©aL’gth
)

3653 
	`as£¹_·¿m
(
	`IS_TIM_DMABURST_INSTANCE
(
htim
->
In¡ªû
));

3654 
	`as£¹_·¿m
(
	`IS_TIM_DMA_BASE
(
Bur¡Ba£Add»ss
));

3655 
	`as£¹_·¿m
(
	`IS_TIM_DMA_SOURCE
(
Bur¡Reque¡Src
));

3656 
	`as£¹_·¿m
(
	`IS_TIM_DMA_LENGTH
(
Bur¡L’gth
));

3657 
	`as£¹_·¿m
(
	`IS_TIM_DMA_DATA_LENGTH
(
D©aL’gth
));

3659 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_BUSY
))

3661  
HAL_BUSY
;

3663 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_READY
))

3665 if((
Bur¡Bufãr
 =ð0U ) && (
Bur¡L’gth
 > 0U))

3667  
HAL_ERROR
;

3671 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

3674 
Bur¡Reque¡Src
)

3676 
TIM_DMA_UPDATE
:

3679 
htim
->
hdma
[
TIM_DMA_ID_UPDATE
]->
XãrC¶tC®lback
 = 
TIM_DMAP”iodEÏp£dC¶t
;

3682 
htim
->
hdma
[
TIM_DMA_ID_UPDATE
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3685 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_UPDATE
], (
ušt32_t
)&htim->
In¡ªû
->
DMAR
, (ušt32_t)
Bur¡Bufãr
, 
D©aL’gth
);

3688 
TIM_DMA_CC1
:

3691 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

3694 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3697 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC1
], (
ušt32_t
)&htim->
In¡ªû
->
DMAR
, (ušt32_t)
Bur¡Bufãr
, 
D©aL’gth
);

3700 
TIM_DMA_CC2
:

3703 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

3706 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3709 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC2
], (
ušt32_t
)&htim->
In¡ªû
->
DMAR
, (ušt32_t)
Bur¡Bufãr
, 
D©aL’gth
);

3712 
TIM_DMA_CC3
:

3715 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

3718 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3721 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC3
], (
ušt32_t
)&htim->
In¡ªû
->
DMAR
, (ušt32_t)
Bur¡Bufãr
, 
D©aL’gth
);

3724 
TIM_DMA_CC4
:

3727 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

3730 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3733 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC4
], (
ušt32_t
)&htim->
In¡ªû
->
DMAR
, (ušt32_t)
Bur¡Bufãr
, 
D©aL’gth
);

3736 
TIM_DMA_COM
:

3739 
htim
->
hdma
[
TIM_DMA_ID_COMMUTATION
]->
XãrC¶tC®lback
 = 
TIMEx_DMACommutiÚC¶t
;

3742 
htim
->
hdma
[
TIM_DMA_ID_COMMUTATION
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3745 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_COMMUTATION
], (
ušt32_t
)&htim->
In¡ªû
->
DMAR
, (ušt32_t)
Bur¡Bufãr
, 
D©aL’gth
);

3748 
TIM_DMA_TRIGGER
:

3751 
htim
->
hdma
[
TIM_DMA_ID_TRIGGER
]->
XãrC¶tC®lback
 = 
TIM_DMATrigg”C¶t
;

3754 
htim
->
hdma
[
TIM_DMA_ID_TRIGGER
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

3757 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_TRIGGER
], (
ušt32_t
)&htim->
In¡ªû
->
DMAR
, (ušt32_t)
Bur¡Bufãr
, 
D©aL’gth
);

3765 
htim
->
In¡ªû
->
DCR
 = 
Bur¡Ba£Add»ss
 | 
Bur¡L’gth
;

3768 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
Bur¡Reque¡Src
);

3770 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

3773  
HAL_OK
;

3774 
	}
}

3782 
HAL_StusTy³Def
 
	$HAL_TIM_DMABur¡_R—dStÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Bur¡Reque¡Src
)

3785 
	`as£¹_·¿m
(
	`IS_TIM_DMA_SOURCE
(
Bur¡Reque¡Src
));

3788 
Bur¡Reque¡Src
)

3790 
TIM_DMA_UPDATE
:

3792 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_UPDATE
]);

3795 
TIM_DMA_CC1
:

3797 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_CC1
]);

3800 
TIM_DMA_CC2
:

3802 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_CC2
]);

3805 
TIM_DMA_CC3
:

3807 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_CC3
]);

3810 
TIM_DMA_CC4
:

3812 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_CC4
]);

3815 
TIM_DMA_COM
:

3817 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_COMMUTATION
]);

3820 
TIM_DMA_TRIGGER
:

3822 
	`HAL_DMA_AbÜt
(
htim
->
hdma
[
TIM_DMA_ID_TRIGGER
]);

3830 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
Bur¡Reque¡Src
);

3833  
HAL_OK
;

3834 
	}
}

3854 
HAL_StusTy³Def
 
	$HAL_TIM_G’”©eEv’t
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Ev’tSourû
)

3857 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

3858 
	`as£¹_·¿m
(
	`IS_TIM_EVENT_SOURCE
(
Ev’tSourû
));

3861 
	`__HAL_LOCK
(
htim
);

3864 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

3867 
htim
->
In¡ªû
->
EGR
 = 
Ev’tSourû
;

3870 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

3872 
	`__HAL_UNLOCK
(
htim
);

3875  
HAL_OK
;

3876 
	}
}

3891 
__w—k
 
HAL_StusTy³Def
 
	$HAL_TIM_CÚfigOC»fCË¬
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_CË¬IÅutCÚfigTy³Def
 * 
sCË¬IÅutCÚfig
, 
ušt32_t
 
ChªÃl
)

3893 
ušt32_t
 
tmpsmü
 = 0;

3896 
	`as£¹_·¿m
(
	`IS_TIM_OCXREF_CLEAR_INSTANCE
(
htim
->
In¡ªû
));

3897 
	`as£¹_·¿m
(
	`IS_TIM_CLEARINPUT_SOURCE
(
sCË¬IÅutCÚfig
->
CË¬IÅutSourû
));

3898 
	`as£¹_·¿m
(
	`IS_TIM_CLEARINPUT_POLARITY
(
sCË¬IÅutCÚfig
->
CË¬IÅutPÞ¬™y
));

3899 
	`as£¹_·¿m
(
	`IS_TIM_CLEARINPUT_PRESCALER
(
sCË¬IÅutCÚfig
->
CË¬IÅutP»sÿËr
));

3900 
	`as£¹_·¿m
(
	`IS_TIM_CLEARINPUT_FILTER
(
sCË¬IÅutCÚfig
->
CË¬IÅutFž‹r
));

3903 
	`__HAL_LOCK
(
htim
);

3905 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

3907 
sCË¬IÅutCÚfig
->
CË¬IÅutSourû
)

3909 
TIM_CLEARINPUTSOURCE_NONE
:

3912 
tmpsmü
 = 
htim
->
In¡ªû
->
SMCR
;

3915 
tmpsmü
 &ð~
TIM_SMCR_OCCS
;

3918 
tmpsmü
 &ð~(
TIM_SMCR_ETF
 | 
TIM_SMCR_ETPS
 | 
TIM_SMCR_ECE
 | 
TIM_SMCR_ETP
);

3921 
htim
->
In¡ªû
->
SMCR
 = 
tmpsmü
;

3925 
TIM_CLEARINPUTSOURCE_ETR
:

3927 
	`TIM_ETR_S‘CÚfig
(
htim
->
In¡ªû
,

3928 
sCË¬IÅutCÚfig
->
CË¬IÅutP»sÿËr
,

3929 
sCË¬IÅutCÚfig
->
CË¬IÅutPÞ¬™y
,

3930 
sCË¬IÅutCÚfig
->
CË¬IÅutFž‹r
);

3933 
htim
->
In¡ªû
->
SMCR
 |ð
TIM_SMCR_OCCS
;

3940 
ChªÃl
)

3942 
TIM_CHANNEL_1
:

3944 if(
sCË¬IÅutCÚfig
->
CË¬IÅutS‹
 !ð
RESET
)

3947 
htim
->
In¡ªû
->
CCMR1
 |ð
TIM_CCMR1_OC1CE
;

3952 
htim
->
In¡ªû
->
CCMR1
 &ð~
TIM_CCMR1_OC1CE
;

3956 
TIM_CHANNEL_2
:

3958 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

3959 if(
sCË¬IÅutCÚfig
->
CË¬IÅutS‹
 !ð
RESET
)

3962 
htim
->
In¡ªû
->
CCMR1
 |ð
TIM_CCMR1_OC2CE
;

3967 
htim
->
In¡ªû
->
CCMR1
 &ð~
TIM_CCMR1_OC2CE
;

3971 
TIM_CHANNEL_3
:

3973 
	`as£¹_·¿m
(
	`IS_TIM_CC3_INSTANCE
(
htim
->
In¡ªû
));

3974 if(
sCË¬IÅutCÚfig
->
CË¬IÅutS‹
 !ð
RESET
)

3977 
htim
->
In¡ªû
->
CCMR2
 |ð
TIM_CCMR2_OC3CE
;

3982 
htim
->
In¡ªû
->
CCMR2
 &ð~
TIM_CCMR2_OC3CE
;

3986 
TIM_CHANNEL_4
:

3988 
	`as£¹_·¿m
(
	`IS_TIM_CC4_INSTANCE
(
htim
->
In¡ªû
));

3989 if(
sCË¬IÅutCÚfig
->
CË¬IÅutS‹
 !ð
RESET
)

3992 
htim
->
In¡ªû
->
CCMR2
 |ð
TIM_CCMR2_OC4CE
;

3997 
htim
->
In¡ªû
->
CCMR2
 &ð~
TIM_CCMR2_OC4CE
;

4005 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

4007 
	`__HAL_UNLOCK
(
htim
);

4009  
HAL_OK
;

4010 
	}
}

4019 
HAL_StusTy³Def
 
	$HAL_TIM_CÚfigClockSourû
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_ClockCÚfigTy³Def
 * 
sClockSourûCÚfig
)

4021 
ušt32_t
 
tmpsmü
 = 0U;

4024 
	`__HAL_LOCK
(
htim
);

4026 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

4029 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKSOURCE
(
sClockSourûCÚfig
->
ClockSourû
));

4032 
tmpsmü
 = 
htim
->
In¡ªû
->
SMCR
;

4033 
tmpsmü
 &ð~(
TIM_SMCR_SMS
 | 
TIM_SMCR_TS
);

4034 
tmpsmü
 &ð~(
TIM_SMCR_ETF
 | 
TIM_SMCR_ETPS
 | 
TIM_SMCR_ECE
 | 
TIM_SMCR_ETP
);

4035 
htim
->
In¡ªû
->
SMCR
 = 
tmpsmü
;

4037 
sClockSourûCÚfig
->
ClockSourû
)

4039 
TIM_CLOCKSOURCE_INTERNAL
:

4041 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

4043 
htim
->
In¡ªû
->
SMCR
 &ð~
TIM_SMCR_SMS
;

4047 
TIM_CLOCKSOURCE_ETRMODE1
:

4050 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE
(
htim
->
In¡ªû
));

4053 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKPRESCALER
(
sClockSourûCÚfig
->
ClockP»sÿËr
));

4054 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKPOLARITY
(
sClockSourûCÚfig
->
ClockPÞ¬™y
));

4055 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKFILTER
(
sClockSourûCÚfig
->
ClockFž‹r
));

4058 
	`TIM_ETR_S‘CÚfig
(
htim
->
In¡ªû
,

4059 
sClockSourûCÚfig
->
ClockP»sÿËr
,

4060 
sClockSourûCÚfig
->
ClockPÞ¬™y
,

4061 
sClockSourûCÚfig
->
ClockFž‹r
);

4063 
tmpsmü
 = 
htim
->
In¡ªû
->
SMCR
;

4065 
tmpsmü
 &ð~(
TIM_SMCR_SMS
 | 
TIM_SMCR_TS
);

4067 
tmpsmü
 |ð(
TIM_SLAVEMODE_EXTERNAL1
 | 
TIM_CLOCKSOURCE_ETRMODE1
);

4069 
htim
->
In¡ªû
->
SMCR
 = 
tmpsmü
;

4073 
TIM_CLOCKSOURCE_ETRMODE2
:

4076 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE
(
htim
->
In¡ªû
));

4079 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKPRESCALER
(
sClockSourûCÚfig
->
ClockP»sÿËr
));

4080 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKPOLARITY
(
sClockSourûCÚfig
->
ClockPÞ¬™y
));

4081 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKFILTER
(
sClockSourûCÚfig
->
ClockFž‹r
));

4084 
	`TIM_ETR_S‘CÚfig
(
htim
->
In¡ªû
,

4085 
sClockSourûCÚfig
->
ClockP»sÿËr
,

4086 
sClockSourûCÚfig
->
ClockPÞ¬™y
,

4087 
sClockSourûCÚfig
->
ClockFž‹r
);

4089 
htim
->
In¡ªû
->
SMCR
 |ð
TIM_SMCR_ECE
;

4093 
TIM_CLOCKSOURCE_TI1
:

4096 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKSOURCE_TIX_INSTANCE
(
htim
->
In¡ªû
));

4099 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKPOLARITY
(
sClockSourûCÚfig
->
ClockPÞ¬™y
));

4100 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKFILTER
(
sClockSourûCÚfig
->
ClockFž‹r
));

4102 
	`TIM_TI1_CÚfigIÅutSge
(
htim
->
In¡ªû
,

4103 
sClockSourûCÚfig
->
ClockPÞ¬™y
,

4104 
sClockSourûCÚfig
->
ClockFž‹r
);

4105 
	`TIM_ITRx_S‘CÚfig
(
htim
->
In¡ªû
, 
TIM_CLOCKSOURCE_TI1
);

4108 
TIM_CLOCKSOURCE_TI2
:

4111 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKSOURCE_TIX_INSTANCE
(
htim
->
In¡ªû
));

4114 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKPOLARITY
(
sClockSourûCÚfig
->
ClockPÞ¬™y
));

4115 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKFILTER
(
sClockSourûCÚfig
->
ClockFž‹r
));

4117 
	`TIM_TI2_CÚfigIÅutSge
(
htim
->
In¡ªû
,

4118 
sClockSourûCÚfig
->
ClockPÞ¬™y
,

4119 
sClockSourûCÚfig
->
ClockFž‹r
);

4120 
	`TIM_ITRx_S‘CÚfig
(
htim
->
In¡ªû
, 
TIM_CLOCKSOURCE_TI2
);

4123 
TIM_CLOCKSOURCE_TI1ED
:

4126 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKSOURCE_TIX_INSTANCE
(
htim
->
In¡ªû
));

4129 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKPOLARITY
(
sClockSourûCÚfig
->
ClockPÞ¬™y
));

4130 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKFILTER
(
sClockSourûCÚfig
->
ClockFž‹r
));

4132 
	`TIM_TI1_CÚfigIÅutSge
(
htim
->
In¡ªû
,

4133 
sClockSourûCÚfig
->
ClockPÞ¬™y
,

4134 
sClockSourûCÚfig
->
ClockFž‹r
);

4135 
	`TIM_ITRx_S‘CÚfig
(
htim
->
In¡ªû
, 
TIM_CLOCKSOURCE_TI1ED
);

4138 
TIM_CLOCKSOURCE_ITR0
:

4141 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKSOURCE_ITRX_INSTANCE
(
htim
->
In¡ªû
));

4143 
	`TIM_ITRx_S‘CÚfig
(
htim
->
In¡ªû
, 
TIM_CLOCKSOURCE_ITR0
);

4146 
TIM_CLOCKSOURCE_ITR1
:

4149 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKSOURCE_ITRX_INSTANCE
(
htim
->
In¡ªû
));

4151 
	`TIM_ITRx_S‘CÚfig
(
htim
->
In¡ªû
, 
TIM_CLOCKSOURCE_ITR1
);

4154 
TIM_CLOCKSOURCE_ITR2
:

4157 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKSOURCE_ITRX_INSTANCE
(
htim
->
In¡ªû
));

4159 
	`TIM_ITRx_S‘CÚfig
(
htim
->
In¡ªû
, 
TIM_CLOCKSOURCE_ITR2
);

4162 
TIM_CLOCKSOURCE_ITR3
:

4165 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKSOURCE_ITRX_INSTANCE
(
htim
->
In¡ªû
));

4167 
	`TIM_ITRx_S‘CÚfig
(
htim
->
In¡ªû
, 
TIM_CLOCKSOURCE_ITR3
);

4174 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

4176 
	`__HAL_UNLOCK
(
htim
);

4178  
HAL_OK
;

4179 
	}
}

4193 
HAL_StusTy³Def
 
	$HAL_TIM_CÚfigTI1IÅut
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
TI1_S–eùiÚ
)

4195 
ušt32_t
 
tmpü2
 = 0U;

4198 
	`as£¹_·¿m
(
	`IS_TIM_XOR_INSTANCE
(
htim
->
In¡ªû
));

4199 
	`as£¹_·¿m
(
	`IS_TIM_TI1SELECTION
(
TI1_S–eùiÚ
));

4202 
tmpü2
 = 
htim
->
In¡ªû
->
CR2
;

4205 
tmpü2
 &ð~
TIM_CR2_TI1S
;

4208 
tmpü2
 |ð
TI1_S–eùiÚ
;

4211 
htim
->
In¡ªû
->
CR2
 = 
tmpü2
;

4213  
HAL_OK
;

4214 
	}
}

4225 
HAL_StusTy³Def
 
	$HAL_TIM_SÏveCÚfigSynchrÚiz©iÚ
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_SÏveCÚfigTy³Def
 * 
sSÏveCÚfig
)

4228 
	`as£¹_·¿m
(
	`IS_TIM_SLAVE_INSTANCE
(
htim
->
In¡ªû
));

4229 
	`as£¹_·¿m
(
	`IS_TIM_SLAVE_MODE
(
sSÏveCÚfig
->
SÏveMode
));

4230 
	`as£¹_·¿m
(
	`IS_TIM_TRIGGER_SELECTION
(
sSÏveCÚfig
->
IÅutTrigg”
));

4232 
	`__HAL_LOCK
(
htim
);

4234 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

4236 
	`TIM_SÏveTim”_S‘CÚfig
(
htim
, 
sSÏveCÚfig
);

4239 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_TRIGGER
);

4242 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_TRIGGER
);

4244 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

4246 
	`__HAL_UNLOCK
(
htim
);

4248  
HAL_OK
;

4249 
	}
}

4260 
HAL_StusTy³Def
 
	$HAL_TIM_SÏveCÚfigSynchrÚiz©iÚ_IT
(
TIM_HªdËTy³Def
 *
htim
,

4261 
TIM_SÏveCÚfigTy³Def
 * 
sSÏveCÚfig
)

4264 
	`as£¹_·¿m
(
	`IS_TIM_SLAVE_INSTANCE
(
htim
->
In¡ªû
));

4265 
	`as£¹_·¿m
(
	`IS_TIM_SLAVE_MODE
(
sSÏveCÚfig
->
SÏveMode
));

4266 
	`as£¹_·¿m
(
	`IS_TIM_TRIGGER_SELECTION
(
sSÏveCÚfig
->
IÅutTrigg”
));

4268 
	`__HAL_LOCK
(
htim
);

4270 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

4272 
	`TIM_SÏveTim”_S‘CÚfig
(
htim
, 
sSÏveCÚfig
);

4275 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_TRIGGER
);

4278 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_TRIGGER
);

4280 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

4282 
	`__HAL_UNLOCK
(
htim
);

4284  
HAL_OK
;

4285 
	}
}

4298 
ušt32_t
 
	$HAL_TIM_R—dC­tu»dV®ue
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

4300 
ušt32_t
 
tm´eg
 = 0U;

4302 
	`__HAL_LOCK
(
htim
);

4304 
ChªÃl
)

4306 
TIM_CHANNEL_1
:

4309 
	`as£¹_·¿m
(
	`IS_TIM_CC1_INSTANCE
(
htim
->
In¡ªû
));

4312 
tm´eg
 = 
htim
->
In¡ªû
->
CCR1
;

4316 
TIM_CHANNEL_2
:

4319 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

4322 
tm´eg
 = 
htim
->
In¡ªû
->
CCR2
;

4327 
TIM_CHANNEL_3
:

4330 
	`as£¹_·¿m
(
	`IS_TIM_CC3_INSTANCE
(
htim
->
In¡ªû
));

4333 
tm´eg
 = 
htim
->
In¡ªû
->
CCR3
;

4338 
TIM_CHANNEL_4
:

4341 
	`as£¹_·¿m
(
	`IS_TIM_CC4_INSTANCE
(
htim
->
In¡ªû
));

4344 
tm´eg
 = 
htim
->
In¡ªû
->
CCR4
;

4353 
	`__HAL_UNLOCK
(
htim
);

4354  
tm´eg
;

4355 
	}
}

4385 
__w—k
 
	$HAL_TIM_P”iodEÏp£dC®lback
(
TIM_HªdËTy³Def
 *
htim
)

4388 
	`UNUSED
(
htim
);

4394 
	}
}

4400 
__w—k
 
	$HAL_TIM_OC_D–ayEÏp£dC®lback
(
TIM_HªdËTy³Def
 *
htim
)

4403 
	`UNUSED
(
htim
);

4408 
	}
}

4414 
__w—k
 
	$HAL_TIM_IC_C­tu»C®lback
(
TIM_HªdËTy³Def
 *
htim
)

4417 
	`UNUSED
(
htim
);

4422 
	}
}

4429 
__w—k
 
	$HAL_TIM_PWM_Pul£FšishedC®lback
(
TIM_HªdËTy³Def
 *
htim
)

4432 
	`UNUSED
(
htim
);

4437 
	}
}

4444 
__w—k
 
	$HAL_TIM_Trigg”C®lback
(
TIM_HªdËTy³Def
 *
htim
)

4447 
	`UNUSED
(
htim
);

4452 
	}
}

4459 
__w—k
 
	$HAL_TIM_E¼ÜC®lback
(
TIM_HªdËTy³Def
 *
htim
)

4462 
	`UNUSED
(
htim
);

4467 
	}
}

4493 
HAL_TIM_S‹Ty³Def
 
	$HAL_TIM_Ba£_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
)

4495  
htim
->
S‹
;

4496 
	}
}

4503 
HAL_TIM_S‹Ty³Def
 
	$HAL_TIM_OC_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
)

4505  
htim
->
S‹
;

4506 
	}
}

4513 
HAL_TIM_S‹Ty³Def
 
	$HAL_TIM_PWM_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
)

4515  
htim
->
S‹
;

4516 
	}
}

4523 
HAL_TIM_S‹Ty³Def
 
	$HAL_TIM_IC_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
)

4525  
htim
->
S‹
;

4526 
	}
}

4533 
HAL_TIM_S‹Ty³Def
 
	$HAL_TIM_OÃPul£_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
)

4535  
htim
->
S‹
;

4536 
	}
}

4543 
HAL_TIM_S‹Ty³Def
 
	$HAL_TIM_Encod”_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
)

4545  
htim
->
S‹
;

4546 
	}
}

4565 
	$TIM_DMAE¼Ü
(
DMA_HªdËTy³Def
 *
hdma
)

4567 
TIM_HªdËTy³Def
* 
htim
 = ( TIM_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

4569 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

4571 
	`HAL_TIM_E¼ÜC®lback
(
htim
);

4572 
	}
}

4579 
	$TIM_DMAD–ayPul£C¶t
(
DMA_HªdËTy³Def
 *
hdma
)

4581 
TIM_HªdËTy³Def
* 
htim
 = ( TIM_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

4583 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

4585 ià(
hdma
 =ð
htim
->hdma[
TIM_DMA_ID_CC1
])

4587 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_1
;

4589 ià(
hdma
 =ð
htim
->hdma[
TIM_DMA_ID_CC2
])

4591 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_2
;

4593 ià(
hdma
 =ð
htim
->hdma[
TIM_DMA_ID_CC3
])

4595 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_3
;

4597 ià(
hdma
 =ð
htim
->hdma[
TIM_DMA_ID_CC4
])

4599 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_4
;

4602 
	`HAL_TIM_PWM_Pul£FšishedC®lback
(
htim
);

4604 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_CLEARED
;

4605 
	}
}

4611 
	$TIM_DMAC­tu»C¶t
(
DMA_HªdËTy³Def
 *
hdma
)

4613 
TIM_HªdËTy³Def
* 
htim
 = ( TIM_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

4615 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

4617 ià(
hdma
 =ð
htim
->hdma[
TIM_DMA_ID_CC1
])

4619 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_1
;

4621 ià(
hdma
 =ð
htim
->hdma[
TIM_DMA_ID_CC2
])

4623 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_2
;

4625 ià(
hdma
 =ð
htim
->hdma[
TIM_DMA_ID_CC3
])

4627 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_3
;

4629 ià(
hdma
 =ð
htim
->hdma[
TIM_DMA_ID_CC4
])

4631 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_4
;

4634 
	`HAL_TIM_IC_C­tu»C®lback
(
htim
);

4636 
htim
->
ChªÃl
 = 
HAL_TIM_ACTIVE_CHANNEL_CLEARED
;

4637 
	}
}

4644 
	$TIM_DMAP”iodEÏp£dC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

4646 
TIM_HªdËTy³Def
* 
htim
 = ( TIM_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

4648 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

4650 
	`HAL_TIM_P”iodEÏp£dC®lback
(
htim
);

4651 
	}
}

4658 
	$TIM_DMATrigg”C¶t
(
DMA_HªdËTy³Def
 *
hdma
)

4660 
TIM_HªdËTy³Def
* 
htim
 = ( TIM_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

4662 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

4664 
	`HAL_TIM_Trigg”C®lback
(
htim
);

4665 
	}
}

4673 
	$TIM_Ba£_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
TIM_Ba£_In™Ty³Def
 *
SŒuùu»
)

4675 
ušt32_t
 
tmpü1
 = 0U;

4676 
tmpü1
 = 
TIMx
->
CR1
;

4679 ià(
	`IS_TIM_COUNTER_MODE_SELECT_INSTANCE
(
TIMx
))

4682 
tmpü1
 &ð~(
TIM_CR1_DIR
 | 
TIM_CR1_CMS
);

4683 
tmpü1
 |ð
SŒuùu»
->
CouÁ”Mode
;

4686 if(
	`IS_TIM_CLOCK_DIVISION_INSTANCE
(
TIMx
))

4689 
tmpü1
 &ð~
TIM_CR1_CKD
;

4690 
tmpü1
 |ð(
ušt32_t
)
SŒuùu»
->
ClockDivisiÚ
;

4694 
	`MODIFY_REG
(
tmpü1
, 
TIM_CR1_ARPE
, 
SŒuùu»
->
AutoR–ßdP»lßd
);

4696 
TIMx
->
CR1
 = 
tmpü1
;

4699 
TIMx
->
ARR
 = (
ušt32_t
)
SŒuùu»
->
P”iod
 ;

4702 
TIMx
->
PSC
 = (
ušt32_t
)
SŒuùu»
->
P»sÿËr
;

4704 ià(
	`IS_TIM_REPETITION_COUNTER_INSTANCE
(
TIMx
))

4707 
TIMx
->
RCR
 = 
SŒuùu»
->
R•‘™iÚCouÁ”
;

4712 
TIMx
->
EGR
 = 
TIM_EGR_UG
;

4713 
	}
}

4721 
	$TIM_OC1_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
TIM_OC_In™Ty³Def
 *
OC_CÚfig
)

4723 
ušt32_t
 
tmpccmrx
 = 0U;

4724 
ušt32_t
 
tmpcûr
 = 0U;

4725 
ušt32_t
 
tmpü2
 = 0U;

4728 
TIMx
->
CCER
 &ð~
TIM_CCER_CC1E
;

4731 
tmpcûr
 = 
TIMx
->
CCER
;

4733 
tmpü2
 = 
TIMx
->
CR2
;

4736 
tmpccmrx
 = 
TIMx
->
CCMR1
;

4739 
tmpccmrx
 &ð~
TIM_CCMR1_OC1M
;

4740 
tmpccmrx
 &ð~
TIM_CCMR1_CC1S
;

4742 
tmpccmrx
 |ð
OC_CÚfig
->
OCMode
;

4745 
tmpcûr
 &ð~
TIM_CCER_CC1P
;

4747 
tmpcûr
 |ð
OC_CÚfig
->
OCPÞ¬™y
;

4749 if(
	`IS_TIM_CCXN_INSTANCE
(
TIMx
, 
TIM_CHANNEL_1
))

4752 
	`as£¹_·¿m
(
	`IS_TIM_OCN_POLARITY
(
OC_CÚfig
->
OCNPÞ¬™y
));

4755 
tmpcûr
 &ð~
TIM_CCER_CC1NP
;

4757 
tmpcûr
 |ð
OC_CÚfig
->
OCNPÞ¬™y
;

4759 
tmpcûr
 &ð~
TIM_CCER_CC1NE
;

4762 if(
	`IS_TIM_BREAK_INSTANCE
(
TIMx
))

4765 
	`as£¹_·¿m
(
	`IS_TIM_OCNIDLE_STATE
(
OC_CÚfig
->
OCNIdËS‹
));

4766 
	`as£¹_·¿m
(
	`IS_TIM_OCIDLE_STATE
(
OC_CÚfig
->
OCIdËS‹
));

4769 
tmpü2
 &ð~
TIM_CR2_OIS1
;

4770 
tmpü2
 &ð~
TIM_CR2_OIS1N
;

4772 
tmpü2
 |ð
OC_CÚfig
->
OCIdËS‹
;

4774 
tmpü2
 |ð
OC_CÚfig
->
OCNIdËS‹
;

4777 
TIMx
->
CR2
 = 
tmpü2
;

4780 
TIMx
->
CCMR1
 = 
tmpccmrx
;

4783 
TIMx
->
CCR1
 = 
OC_CÚfig
->
Pul£
;

4786 
TIMx
->
CCER
 = 
tmpcûr
;

4787 
	}
}

4795 
	$TIM_OC2_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
TIM_OC_In™Ty³Def
 *
OC_CÚfig
)

4797 
ušt32_t
 
tmpccmrx
 = 0U;

4798 
ušt32_t
 
tmpcûr
 = 0U;

4799 
ušt32_t
 
tmpü2
 = 0U;

4802 
TIMx
->
CCER
 &ð~
TIM_CCER_CC2E
;

4805 
tmpcûr
 = 
TIMx
->
CCER
;

4807 
tmpü2
 = 
TIMx
->
CR2
;

4810 
tmpccmrx
 = 
TIMx
->
CCMR1
;

4813 
tmpccmrx
 &ð~
TIM_CCMR1_OC2M
;

4814 
tmpccmrx
 &ð~
TIM_CCMR1_CC2S
;

4817 
tmpccmrx
 |ð(
OC_CÚfig
->
OCMode
 << 8U);

4820 
tmpcûr
 &ð~
TIM_CCER_CC2P
;

4822 
tmpcûr
 |ð(
OC_CÚfig
->
OCPÞ¬™y
 << 4U);

4824 if(
	`IS_TIM_CCXN_INSTANCE
(
TIMx
, 
TIM_CHANNEL_2
))

4826 
	`as£¹_·¿m
(
	`IS_TIM_OCN_POLARITY
(
OC_CÚfig
->
OCNPÞ¬™y
));

4829 
tmpcûr
 &ð~
TIM_CCER_CC2NP
;

4831 
tmpcûr
 |ð(
OC_CÚfig
->
OCNPÞ¬™y
 << 4U);

4833 
tmpcûr
 &ð~
TIM_CCER_CC2NE
;

4837 if(
	`IS_TIM_BREAK_INSTANCE
(
TIMx
))

4840 
	`as£¹_·¿m
(
	`IS_TIM_OCNIDLE_STATE
(
OC_CÚfig
->
OCNIdËS‹
));

4841 
	`as£¹_·¿m
(
	`IS_TIM_OCIDLE_STATE
(
OC_CÚfig
->
OCIdËS‹
));

4844 
tmpü2
 &ð~
TIM_CR2_OIS2
;

4845 
tmpü2
 &ð~
TIM_CR2_OIS2N
;

4847 
tmpü2
 |ð(
OC_CÚfig
->
OCIdËS‹
 << 2U);

4849 
tmpü2
 |ð(
OC_CÚfig
->
OCNIdËS‹
 << 2U);

4853 
TIMx
->
CR2
 = 
tmpü2
;

4856 
TIMx
->
CCMR1
 = 
tmpccmrx
;

4859 
TIMx
->
CCR2
 = 
OC_CÚfig
->
Pul£
;

4862 
TIMx
->
CCER
 = 
tmpcûr
;

4863 
	}
}

4871 
	$TIM_OC3_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
TIM_OC_In™Ty³Def
 *
OC_CÚfig
)

4873 
ušt32_t
 
tmpccmrx
 = 0U;

4874 
ušt32_t
 
tmpcûr
 = 0U;

4875 
ušt32_t
 
tmpü2
 = 0U;

4878 
TIMx
->
CCER
 &ð~
TIM_CCER_CC3E
;

4881 
tmpcûr
 = 
TIMx
->
CCER
;

4883 
tmpü2
 = 
TIMx
->
CR2
;

4886 
tmpccmrx
 = 
TIMx
->
CCMR2
;

4889 
tmpccmrx
 &ð~
TIM_CCMR2_OC3M
;

4890 
tmpccmrx
 &ð~
TIM_CCMR2_CC3S
;

4892 
tmpccmrx
 |ð
OC_CÚfig
->
OCMode
;

4895 
tmpcûr
 &ð~
TIM_CCER_CC3P
;

4897 
tmpcûr
 |ð(
OC_CÚfig
->
OCPÞ¬™y
 << 8U);

4899 if(
	`IS_TIM_CCXN_INSTANCE
(
TIMx
, 
TIM_CHANNEL_3
))

4901 
	`as£¹_·¿m
(
	`IS_TIM_OCN_POLARITY
(
OC_CÚfig
->
OCNPÞ¬™y
));

4904 
tmpcûr
 &ð~
TIM_CCER_CC3NP
;

4906 
tmpcûr
 |ð(
OC_CÚfig
->
OCNPÞ¬™y
 << 8U);

4908 
tmpcûr
 &ð~
TIM_CCER_CC3NE
;

4911 if(
	`IS_TIM_BREAK_INSTANCE
(
TIMx
))

4914 
	`as£¹_·¿m
(
	`IS_TIM_OCNIDLE_STATE
(
OC_CÚfig
->
OCNIdËS‹
));

4915 
	`as£¹_·¿m
(
	`IS_TIM_OCIDLE_STATE
(
OC_CÚfig
->
OCIdËS‹
));

4918 
tmpü2
 &ð~
TIM_CR2_OIS3
;

4919 
tmpü2
 &ð~
TIM_CR2_OIS3N
;

4921 
tmpü2
 |ð(
OC_CÚfig
->
OCIdËS‹
 << 4U);

4923 
tmpü2
 |ð(
OC_CÚfig
->
OCNIdËS‹
 << 4U);

4927 
TIMx
->
CR2
 = 
tmpü2
;

4930 
TIMx
->
CCMR2
 = 
tmpccmrx
;

4933 
TIMx
->
CCR3
 = 
OC_CÚfig
->
Pul£
;

4936 
TIMx
->
CCER
 = 
tmpcûr
;

4937 
	}
}

4945 
	$TIM_OC4_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
TIM_OC_In™Ty³Def
 *
OC_CÚfig
)

4947 
ušt32_t
 
tmpccmrx
 = 0U;

4948 
ušt32_t
 
tmpcûr
 = 0U;

4949 
ušt32_t
 
tmpü2
 = 0U;

4952 
TIMx
->
CCER
 &ð~
TIM_CCER_CC4E
;

4955 
tmpcûr
 = 
TIMx
->
CCER
;

4957 
tmpü2
 = 
TIMx
->
CR2
;

4960 
tmpccmrx
 = 
TIMx
->
CCMR2
;

4963 
tmpccmrx
 &ð~
TIM_CCMR2_OC4M
;

4964 
tmpccmrx
 &ð~
TIM_CCMR2_CC4S
;

4967 
tmpccmrx
 |ð(
OC_CÚfig
->
OCMode
 << 8U);

4970 
tmpcûr
 &ð~
TIM_CCER_CC4P
;

4972 
tmpcûr
 |ð(
OC_CÚfig
->
OCPÞ¬™y
 << 12U);

4974 if(
	`IS_TIM_BREAK_INSTANCE
(
TIMx
))

4976 
	`as£¹_·¿m
(
	`IS_TIM_OCIDLE_STATE
(
OC_CÚfig
->
OCIdËS‹
));

4979 
tmpü2
 &ð~
TIM_CR2_OIS4
;

4981 
tmpü2
 |ð(
OC_CÚfig
->
OCIdËS‹
 << 6U);

4985 
TIMx
->
CR2
 = 
tmpü2
;

4988 
TIMx
->
CCMR2
 = 
tmpccmrx
;

4991 
TIMx
->
CCR4
 = 
OC_CÚfig
->
Pul£
;

4994 
TIMx
->
CCER
 = 
tmpcûr
;

4995 
	}
}

4997 
	$TIM_SÏveTim”_S‘CÚfig
(
TIM_HªdËTy³Def
 *
htim
,

4998 
TIM_SÏveCÚfigTy³Def
 * 
sSÏveCÚfig
)

5000 
ušt32_t
 
tmpsmü
 = 0U;

5001 
ušt32_t
 
tmpccmr1
 = 0U;

5002 
ušt32_t
 
tmpcûr
 = 0U;

5005 
tmpsmü
 = 
htim
->
In¡ªû
->
SMCR
;

5008 
tmpsmü
 &ð~
TIM_SMCR_TS
;

5010 
tmpsmü
 |ð
sSÏveCÚfig
->
IÅutTrigg”
;

5013 
tmpsmü
 &ð~
TIM_SMCR_SMS
;

5015 
tmpsmü
 |ð
sSÏveCÚfig
->
SÏveMode
;

5018 
htim
->
In¡ªû
->
SMCR
 = 
tmpsmü
;

5021 
sSÏveCÚfig
->
IÅutTrigg”
)

5023 
TIM_TS_ETRF
:

5026 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE
(
htim
->
In¡ªû
));

5027 
	`as£¹_·¿m
(
	`IS_TIM_TRIGGERPRESCALER
(
sSÏveCÚfig
->
Trigg”P»sÿËr
));

5028 
	`as£¹_·¿m
(
	`IS_TIM_TRIGGERPOLARITY
(
sSÏveCÚfig
->
Trigg”PÞ¬™y
));

5029 
	`as£¹_·¿m
(
	`IS_TIM_TRIGGERFILTER
(
sSÏveCÚfig
->
Trigg”Fž‹r
));

5031 
	`TIM_ETR_S‘CÚfig
(
htim
->
In¡ªû
,

5032 
sSÏveCÚfig
->
Trigg”P»sÿËr
,

5033 
sSÏveCÚfig
->
Trigg”PÞ¬™y
,

5034 
sSÏveCÚfig
->
Trigg”Fž‹r
);

5038 
TIM_TS_TI1F_ED
:

5041 
	`as£¹_·¿m
(
	`IS_TIM_CC1_INSTANCE
(
htim
->
In¡ªû
));

5042 
	`as£¹_·¿m
(
	`IS_TIM_TRIGGERFILTER
(
sSÏveCÚfig
->
Trigg”Fž‹r
));

5045 
tmpcûr
 = 
htim
->
In¡ªû
->
CCER
;

5046 
htim
->
In¡ªû
->
CCER
 &ð~
TIM_CCER_CC1E
;

5047 
tmpccmr1
 = 
htim
->
In¡ªû
->
CCMR1
;

5050 
tmpccmr1
 &ð~
TIM_CCMR1_IC1F
;

5051 
tmpccmr1
 |ð((
sSÏveCÚfig
->
Trigg”Fž‹r
) << 4U);

5054 
htim
->
In¡ªû
->
CCMR1
 = 
tmpccmr1
;

5055 
htim
->
In¡ªû
->
CCER
 = 
tmpcûr
;

5060 
TIM_TS_TI1FP1
:

5063 
	`as£¹_·¿m
(
	`IS_TIM_CC1_INSTANCE
(
htim
->
In¡ªû
));

5064 
	`as£¹_·¿m
(
	`IS_TIM_TRIGGERPOLARITY
(
sSÏveCÚfig
->
Trigg”PÞ¬™y
));

5065 
	`as£¹_·¿m
(
	`IS_TIM_TRIGGERFILTER
(
sSÏveCÚfig
->
Trigg”Fž‹r
));

5068 
	`TIM_TI1_CÚfigIÅutSge
(
htim
->
In¡ªû
,

5069 
sSÏveCÚfig
->
Trigg”PÞ¬™y
,

5070 
sSÏveCÚfig
->
Trigg”Fž‹r
);

5074 
TIM_TS_TI2FP2
:

5077 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

5078 
	`as£¹_·¿m
(
	`IS_TIM_TRIGGERPOLARITY
(
sSÏveCÚfig
->
Trigg”PÞ¬™y
));

5079 
	`as£¹_·¿m
(
	`IS_TIM_TRIGGERFILTER
(
sSÏveCÚfig
->
Trigg”Fž‹r
));

5082 
	`TIM_TI2_CÚfigIÅutSge
(
htim
->
In¡ªû
,

5083 
sSÏveCÚfig
->
Trigg”PÞ¬™y
,

5084 
sSÏveCÚfig
->
Trigg”Fž‹r
);

5088 
TIM_TS_ITR0
:

5091 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

5095 
TIM_TS_ITR1
:

5098 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

5102 
TIM_TS_ITR2
:

5105 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

5109 
TIM_TS_ITR3
:

5112 
	`as£¹_·¿m
(
	`IS_TIM_CC2_INSTANCE
(
htim
->
In¡ªû
));

5119 
	}
}

5141 
	$TIM_TI1_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICS–eùiÚ
,

5142 
ušt32_t
 
TIM_ICFž‹r
)

5144 
ušt32_t
 
tmpccmr1
 = 0U;

5145 
ušt32_t
 
tmpcûr
 = 0U;

5148 
TIMx
->
CCER
 &ð~
TIM_CCER_CC1E
;

5149 
tmpccmr1
 = 
TIMx
->
CCMR1
;

5150 
tmpcûr
 = 
TIMx
->
CCER
;

5153 if(
	`IS_TIM_CC2_INSTANCE
(
TIMx
è!ð
RESET
)

5155 
tmpccmr1
 &ð~
TIM_CCMR1_CC1S
;

5156 
tmpccmr1
 |ð
TIM_ICS–eùiÚ
;

5160 
tmpccmr1
 |ð
TIM_CCMR1_CC1S_0
;

5164 
tmpccmr1
 &ð~
TIM_CCMR1_IC1F
;

5165 
tmpccmr1
 |ð((
TIM_ICFž‹r
 << 4Uè& 
TIM_CCMR1_IC1F
);

5168 
tmpcûr
 &ð~(
TIM_CCER_CC1P
 | 
TIM_CCER_CC1NP
);

5169 
tmpcûr
 |ð(
TIM_ICPÞ¬™y
 & (
TIM_CCER_CC1P
 | 
TIM_CCER_CC1NP
));

5172 
TIMx
->
CCMR1
 = 
tmpccmr1
;

5173 
TIMx
->
CCER
 = 
tmpcûr
;

5174 
	}
}

5188 
	$TIM_TI1_CÚfigIÅutSge
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICFž‹r
)

5190 
ušt32_t
 
tmpccmr1
 = 0U;

5191 
ušt32_t
 
tmpcûr
 = 0U;

5194 
tmpcûr
 = 
TIMx
->
CCER
;

5195 
TIMx
->
CCER
 &ð~
TIM_CCER_CC1E
;

5196 
tmpccmr1
 = 
TIMx
->
CCMR1
;

5199 
tmpccmr1
 &ð~
TIM_CCMR1_IC1F
;

5200 
tmpccmr1
 |ð(
TIM_ICFž‹r
 << 4U);

5203 
tmpcûr
 &ð~(
TIM_CCER_CC1P
 | 
TIM_CCER_CC1NP
);

5204 
tmpcûr
 |ð
TIM_ICPÞ¬™y
;

5207 
TIMx
->
CCMR1
 = 
tmpccmr1
;

5208 
TIMx
->
CCER
 = 
tmpcûr
;

5209 
	}
}

5231 
	$TIM_TI2_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICS–eùiÚ
,

5232 
ušt32_t
 
TIM_ICFž‹r
)

5234 
ušt32_t
 
tmpccmr1
 = 0U;

5235 
ušt32_t
 
tmpcûr
 = 0U;

5238 
TIMx
->
CCER
 &ð~
TIM_CCER_CC2E
;

5239 
tmpccmr1
 = 
TIMx
->
CCMR1
;

5240 
tmpcûr
 = 
TIMx
->
CCER
;

5243 
tmpccmr1
 &ð~
TIM_CCMR1_CC2S
;

5244 
tmpccmr1
 |ð(
TIM_ICS–eùiÚ
 << 8U);

5247 
tmpccmr1
 &ð~
TIM_CCMR1_IC2F
;

5248 
tmpccmr1
 |ð((
TIM_ICFž‹r
 << 12Uè& 
TIM_CCMR1_IC2F
);

5251 
tmpcûr
 &ð~(
TIM_CCER_CC2P
 | 
TIM_CCER_CC2NP
);

5252 
tmpcûr
 |ð((
TIM_ICPÞ¬™y
 << 4Uè& (
TIM_CCER_CC2P
 | 
TIM_CCER_CC2NP
));

5255 
TIMx
->
CCMR1
 = 
tmpccmr1
 ;

5256 
TIMx
->
CCER
 = 
tmpcûr
;

5257 
	}
}

5271 
	$TIM_TI2_CÚfigIÅutSge
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICFž‹r
)

5273 
ušt32_t
 
tmpccmr1
 = 0U;

5274 
ušt32_t
 
tmpcûr
 = 0U;

5277 
TIMx
->
CCER
 &ð~
TIM_CCER_CC2E
;

5278 
tmpccmr1
 = 
TIMx
->
CCMR1
;

5279 
tmpcûr
 = 
TIMx
->
CCER
;

5282 
tmpccmr1
 &ð~
TIM_CCMR1_IC2F
;

5283 
tmpccmr1
 |ð(
TIM_ICFž‹r
 << 12U);

5286 
tmpcûr
 &ð~(
TIM_CCER_CC2P
 | 
TIM_CCER_CC2NP
);

5287 
tmpcûr
 |ð(
TIM_ICPÞ¬™y
 << 4U);

5290 
TIMx
->
CCMR1
 = 
tmpccmr1
 ;

5291 
TIMx
->
CCER
 = 
tmpcûr
;

5292 
	}
}

5314 
	$TIM_TI3_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICS–eùiÚ
,

5315 
ušt32_t
 
TIM_ICFž‹r
)

5317 
ušt32_t
 
tmpccmr2
 = 0U;

5318 
ušt32_t
 
tmpcûr
 = 0U;

5321 
TIMx
->
CCER
 &ð~
TIM_CCER_CC3E
;

5322 
tmpccmr2
 = 
TIMx
->
CCMR2
;

5323 
tmpcûr
 = 
TIMx
->
CCER
;

5326 
tmpccmr2
 &ð~
TIM_CCMR2_CC3S
;

5327 
tmpccmr2
 |ð
TIM_ICS–eùiÚ
;

5330 
tmpccmr2
 &ð~
TIM_CCMR2_IC3F
;

5331 
tmpccmr2
 |ð((
TIM_ICFž‹r
 << 4Uè& 
TIM_CCMR2_IC3F
);

5334 
tmpcûr
 &ð~(
TIM_CCER_CC3P
 | 
TIM_CCER_CC3NP
);

5335 
tmpcûr
 |ð((
TIM_ICPÞ¬™y
 << 8Uè& (
TIM_CCER_CC3P
 | 
TIM_CCER_CC3NP
));

5338 
TIMx
->
CCMR2
 = 
tmpccmr2
;

5339 
TIMx
->
CCER
 = 
tmpcûr
;

5340 
	}
}

5362 
	$TIM_TI4_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
ušt32_t
 
TIM_ICPÞ¬™y
, ušt32_ˆ
TIM_ICS–eùiÚ
,

5363 
ušt32_t
 
TIM_ICFž‹r
)

5365 
ušt32_t
 
tmpccmr2
 = 0U;

5366 
ušt32_t
 
tmpcûr
 = 0U;

5369 
TIMx
->
CCER
 &ð~
TIM_CCER_CC4E
;

5370 
tmpccmr2
 = 
TIMx
->
CCMR2
;

5371 
tmpcûr
 = 
TIMx
->
CCER
;

5374 
tmpccmr2
 &ð~
TIM_CCMR2_CC4S
;

5375 
tmpccmr2
 |ð(
TIM_ICS–eùiÚ
 << 8U);

5378 
tmpccmr2
 &ð~
TIM_CCMR2_IC4F
;

5379 
tmpccmr2
 |ð((
TIM_ICFž‹r
 << 12Uè& 
TIM_CCMR2_IC4F
);

5382 
tmpcûr
 &ð~(
TIM_CCER_CC4P
 | 
TIM_CCER_CC4NP
);

5383 
tmpcûr
 |ð((
TIM_ICPÞ¬™y
 << 12Uè& (
TIM_CCER_CC4P
 | 
TIM_CCER_CC4NP
));

5386 
TIMx
->
CCMR2
 = 
tmpccmr2
;

5387 
TIMx
->
CCER
 = 
tmpcûr
 ;

5388 
	}
}

5405 
	$TIM_ITRx_S‘CÚfig
(
TIM_Ty³Def
 *
TIMx
, 
ušt16_t
 
IÅutTrigg”Sourû
)

5407 
ušt32_t
 
tmpsmü
 = 0U;

5410 
tmpsmü
 = 
TIMx
->
SMCR
;

5412 
tmpsmü
 &ð~
TIM_SMCR_TS
;

5414 
tmpsmü
 |ð
IÅutTrigg”Sourû
 | 
TIM_SLAVEMODE_EXTERNAL1
;

5416 
TIMx
->
SMCR
 = 
tmpsmü
;

5417 
	}
}

5435 
	$TIM_ETR_S‘CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
TIM_ExtTRGP»sÿËr
,

5436 
ušt32_t
 
TIM_ExtTRGPÞ¬™y
, ušt32_ˆ
ExtTRGFž‹r
)

5438 
ušt32_t
 
tmpsmü
 = 0U;

5440 
tmpsmü
 = 
TIMx
->
SMCR
;

5443 
tmpsmü
 &ð~(
TIM_SMCR_ETF
 | 
TIM_SMCR_ETPS
 | 
TIM_SMCR_ECE
 | 
TIM_SMCR_ETP
);

5446 
tmpsmü
 |ð(
ušt32_t
)(
TIM_ExtTRGP»sÿËr
 | (
TIM_ExtTRGPÞ¬™y
 | (
ExtTRGFž‹r
 << 8U)));

5449 
TIMx
->
SMCR
 = 
tmpsmü
;

5450 
	}
}

5465 
	$TIM_CCxChªÃlCmd
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ
ChªÃlS‹
)

5467 
ušt32_t
 
tmp
 = 0U;

5470 
	`as£¹_·¿m
(
	`IS_TIM_CC1_INSTANCE
(
TIMx
));

5471 
	`as£¹_·¿m
(
	`IS_TIM_CHANNELS
(
ChªÃl
));

5473 
tmp
 = 
TIM_CCER_CC1E
 << 
ChªÃl
;

5476 
TIMx
->
CCER
 &ð~
tmp
;

5479 
TIMx
->
CCER
 |ð(
ušt32_t
)(
ChªÃlS‹
 << 
ChªÃl
);

5480 
	}
}

	@i2c_oled/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_hal_tim_ex.c

98 
	~"¡m32f0xx_h®.h
"

109 #ifdeà
HAL_TIM_MODULE_ENABLED


120 
TIM_CCxNChªÃlCmd
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ
ChªÃlNS‹
);

158 
HAL_StusTy³Def
 
	$HAL_TIMEx_H®lS’sÜ_In™
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_H®lS’sÜ_In™Ty³Def
* 
sCÚfig
)

160 
TIM_OC_In™Ty³Def
 
OC_CÚfig
;

163 if(
htim
 =ð
NULL
)

165  
HAL_ERROR
;

168 
	`as£¹_·¿m
(
	`IS_TIM_HALL_INTERFACE_INSTANCE
(
htim
->
In¡ªû
));

169 
	`as£¹_·¿m
(
	`IS_TIM_COUNTER_MODE
(
htim
->
In™
.
CouÁ”Mode
));

170 
	`as£¹_·¿m
(
	`IS_TIM_CLOCKDIVISION_DIV
(
htim
->
In™
.
ClockDivisiÚ
));

171 
	`as£¹_·¿m
(
	`IS_TIM_IC_POLARITY
(
sCÚfig
->
IC1PÞ¬™y
));

172 
	`as£¹_·¿m
(
	`IS_TIM_IC_PRESCALER
(
sCÚfig
->
IC1P»sÿËr
));

173 
	`as£¹_·¿m
(
	`IS_TIM_IC_FILTER
(
sCÚfig
->
IC1Fž‹r
));

174 
	`as£¹_·¿m
(
	`IS_TIM_AUTORELOAD_PRELOAD
(
htim
->
In™
.
AutoR–ßdP»lßd
));

176 if(
htim
->
S‹
 =ð
HAL_TIM_STATE_RESET
)

179 
htim
->
Lock
 = 
HAL_UNLOCKED
;

182 
	`HAL_TIMEx_H®lS’sÜ_M¥In™
(
htim
);

186 
htim
->
S‹
ð
HAL_TIM_STATE_BUSY
;

189 
	`TIM_Ba£_S‘CÚfig
(
htim
->
In¡ªû
, &htim->
In™
);

192 
	`TIM_TI1_S‘CÚfig
(
htim
->
In¡ªû
, 
sCÚfig
->
IC1PÞ¬™y
, 
TIM_ICSELECTION_TRC
, sCÚfig->
IC1Fž‹r
);

195 
htim
->
In¡ªû
->
CCMR1
 &ð~
TIM_CCMR1_IC1PSC
;

197 
htim
->
In¡ªû
->
CCMR1
 |ð
sCÚfig
->
IC1P»sÿËr
;

200 
htim
->
In¡ªû
->
CR2
 |ð
TIM_CR2_TI1S
;

203 
htim
->
In¡ªû
->
SMCR
 &ð~
TIM_SMCR_TS
;

204 
htim
->
In¡ªû
->
SMCR
 |ð
TIM_TS_TI1F_ED
;

207 
htim
->
In¡ªû
->
SMCR
 &ð~
TIM_SMCR_SMS
;

208 
htim
->
In¡ªû
->
SMCR
 |ð
TIM_SLAVEMODE_RESET
;

211 
OC_CÚfig
.
OCFa¡Mode
 = 
TIM_OCFAST_DISABLE
;

212 
OC_CÚfig
.
OCIdËS‹
 = 
TIM_OCIDLESTATE_RESET
;

213 
OC_CÚfig
.
OCMode
 = 
TIM_OCMODE_PWM2
;

214 
OC_CÚfig
.
OCNIdËS‹
 = 
TIM_OCNIDLESTATE_RESET
;

215 
OC_CÚfig
.
OCNPÞ¬™y
 = 
TIM_OCNPOLARITY_HIGH
;

216 
OC_CÚfig
.
OCPÞ¬™y
 = 
TIM_OCPOLARITY_HIGH
;

217 
OC_CÚfig
.
Pul£
 = 
sCÚfig
->
CommutiÚ_D–ay
;

219 
	`TIM_OC2_S‘CÚfig
(
htim
->
In¡ªû
, &
OC_CÚfig
);

223 
htim
->
In¡ªû
->
CR2
 &ð~
TIM_CR2_MMS
;

224 
htim
->
In¡ªû
->
CR2
 |ð
TIM_TRGO_OC2REF
;

227 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

229  
HAL_OK
;

230 
	}
}

237 
HAL_StusTy³Def
 
	$HAL_TIMEx_H®lS’sÜ_DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

240 
	`as£¹_·¿m
(
	`IS_TIM_INSTANCE
(
htim
->
In¡ªû
));

242 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

245 
	`__HAL_TIM_DISABLE
(
htim
);

248 
	`HAL_TIMEx_H®lS’sÜ_M¥DeIn™
(
htim
);

251 
htim
->
S‹
 = 
HAL_TIM_STATE_RESET
;

254 
	`__HAL_UNLOCK
(
htim
);

256  
HAL_OK
;

257 
	}
}

264 
__w—k
 
	$HAL_TIMEx_H®lS’sÜ_M¥In™
(
TIM_HªdËTy³Def
 *
htim
)

267 
	`UNUSED
(
htim
);

272 
	}
}

279 
__w—k
 
	$HAL_TIMEx_H®lS’sÜ_M¥DeIn™
(
TIM_HªdËTy³Def
 *
htim
)

282 
	`UNUSED
(
htim
);

287 
	}
}

294 
HAL_StusTy³Def
 
	$HAL_TIMEx_H®lS’sÜ_S¹
(
TIM_HªdËTy³Def
 *
htim
)

297 
	`as£¹_·¿m
(
	`IS_TIM_HALL_INTERFACE_INSTANCE
(
htim
->
In¡ªû
));

301 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_ENABLE
);

304 
	`__HAL_TIM_ENABLE
(
htim
);

307  
HAL_OK
;

308 
	}
}

315 
HAL_StusTy³Def
 
	$HAL_TIMEx_H®lS’sÜ_StÝ
(
TIM_HªdËTy³Def
 *
htim
)

318 
	`as£¹_·¿m
(
	`IS_TIM_HALL_INTERFACE_INSTANCE
(
htim
->
In¡ªû
));

322 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_DISABLE
);

325 
	`__HAL_TIM_DISABLE
(
htim
);

328  
HAL_OK
;

329 
	}
}

336 
HAL_StusTy³Def
 
	$HAL_TIMEx_H®lS’sÜ_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
)

339 
	`as£¹_·¿m
(
	`IS_TIM_HALL_INTERFACE_INSTANCE
(
htim
->
In¡ªû
));

342 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC1
);

346 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_ENABLE
);

349 
	`__HAL_TIM_ENABLE
(
htim
);

352  
HAL_OK
;

353 
	}
}

360 
HAL_StusTy³Def
 
	$HAL_TIMEx_H®lS’sÜ_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
)

363 
	`as£¹_·¿m
(
	`IS_TIM_HALL_INTERFACE_INSTANCE
(
htim
->
In¡ªû
));

367 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_DISABLE
);

370 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC1
);

373 
	`__HAL_TIM_DISABLE
(
htim
);

376  
HAL_OK
;

377 
	}
}

386 
HAL_StusTy³Def
 
	$HAL_TIMEx_H®lS’sÜ_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 *
pD©a
, 
ušt16_t
 
L’gth
)

389 
	`as£¹_·¿m
(
	`IS_TIM_HALL_INTERFACE_INSTANCE
(
htim
->
In¡ªû
));

391 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_BUSY
))

393  
HAL_BUSY
;

395 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_READY
))

397 if(((
ušt32_t
)
pD©a
 =ð0U ) && (
L’gth
 > 0U))

399  
HAL_ERROR
;

403 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

408 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_ENABLE
);

411 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrC¶tC®lback
 = 
TIM_DMAC­tu»C¶t
;

413 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

416 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC1
], (
ušt32_t
)&htim->
In¡ªû
->
CCR1
, (ušt32_t)
pD©a
, 
L’gth
);

419 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

422 
	`__HAL_TIM_ENABLE
(
htim
);

425  
HAL_OK
;

426 
	}
}

433 
HAL_StusTy³Def
 
	$HAL_TIMEx_H®lS’sÜ_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
)

436 
	`as£¹_·¿m
(
	`IS_TIM_HALL_INTERFACE_INSTANCE
(
htim
->
In¡ªû
));

440 
	`TIM_CCxChªÃlCmd
(
htim
->
In¡ªû
, 
TIM_CHANNEL_1
, 
TIM_CCx_DISABLE
);

444 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

447 
	`__HAL_TIM_DISABLE
(
htim
);

450  
HAL_OK
;

451 
	}
}

489 
HAL_StusTy³Def
 
	$HAL_TIMEx_OCN_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

492 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

495 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCxN_ENABLE
);

498 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

501 
	`__HAL_TIM_ENABLE
(
htim
);

504  
HAL_OK
;

505 
	}
}

519 
HAL_StusTy³Def
 
	$HAL_TIMEx_OCN_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

522 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

525 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCxN_DISABLE
);

528 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

531 
	`__HAL_TIM_DISABLE
(
htim
);

534  
HAL_OK
;

535 
	}
}

549 
HAL_StusTy³Def
 
	$HAL_TIMEx_OCN_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

552 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

554 
ChªÃl
)

556 
TIM_CHANNEL_1
:

559 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC1
);

563 
TIM_CHANNEL_2
:

566 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC2
);

570 
TIM_CHANNEL_3
:

573 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC3
);

577 
TIM_CHANNEL_4
:

580 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC4
);

589 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_BREAK
);

592 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCxN_ENABLE
);

595 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

598 
	`__HAL_TIM_ENABLE
(
htim
);

601  
HAL_OK
;

602 
	}
}

616 
HAL_StusTy³Def
 
	$HAL_TIMEx_OCN_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

618 
ušt32_t
 
tmpcûr
 = 0U;

621 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

623 
ChªÃl
)

625 
TIM_CHANNEL_1
:

628 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC1
);

632 
TIM_CHANNEL_2
:

635 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC2
);

639 
TIM_CHANNEL_3
:

642 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC3
);

646 
TIM_CHANNEL_4
:

649 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC4
);

658 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCxN_DISABLE
);

661 
tmpcûr
 = 
htim
->
In¡ªû
->
CCER
;

662 ià((
tmpcûr
 & (
TIM_CCER_CC1NE
 | 
TIM_CCER_CC2NE
 | 
TIM_CCER_CC3NE
)è=ð
RESET
)

664 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_BREAK
);

668 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

671 
	`__HAL_TIM_DISABLE
(
htim
);

674  
HAL_OK
;

675 
	}
}

691 
HAL_StusTy³Def
 
	$HAL_TIMEx_OCN_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ*
pD©a
, 
ušt16_t
 
L’gth
)

694 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

696 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_BUSY
))

698  
HAL_BUSY
;

700 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_READY
))

702 if(((
ušt32_t
)
pD©a
 =ð0U ) && (
L’gth
 > 0U))

704  
HAL_ERROR
;

708 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

711 
ChªÃl
)

713 
TIM_CHANNEL_1
:

716 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

719 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

722 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC1
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR1
, 
L’gth
);

725 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

729 
TIM_CHANNEL_2
:

732 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

735 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

738 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC2
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR2
, 
L’gth
);

741 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

745 
TIM_CHANNEL_3
:

748 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

751 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

754 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC3
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR3
,
L’gth
);

757 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC3
);

761 
TIM_CHANNEL_4
:

764 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

767 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

770 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC4
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR4
, 
L’gth
);

773 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC4
);

782 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCxN_ENABLE
);

785 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

788 
	`__HAL_TIM_ENABLE
(
htim
);

791  
HAL_OK
;

792 
	}
}

806 
HAL_StusTy³Def
 
	$HAL_TIMEx_OCN_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

809 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

811 
ChªÃl
)

813 
TIM_CHANNEL_1
:

816 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

820 
TIM_CHANNEL_2
:

823 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

827 
TIM_CHANNEL_3
:

830 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC3
);

834 
TIM_CHANNEL_4
:

837 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC4
);

846 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCxN_DISABLE
);

849 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

852 
	`__HAL_TIM_DISABLE
(
htim
);

855 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

858  
HAL_OK
;

859 
	}
}

906 
HAL_StusTy³Def
 
	$HAL_TIMEx_PWMN_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

909 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

912 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCxN_ENABLE
);

915 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

918 
	`__HAL_TIM_ENABLE
(
htim
);

921  
HAL_OK
;

922 
	}
}

935 
HAL_StusTy³Def
 
	$HAL_TIMEx_PWMN_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

938 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

941 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCxN_DISABLE
);

944 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

947 
	`__HAL_TIM_DISABLE
(
htim
);

950  
HAL_OK
;

951 
	}
}

965 
HAL_StusTy³Def
 
	$HAL_TIMEx_PWMN_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

968 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

970 
ChªÃl
)

972 
TIM_CHANNEL_1
:

975 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC1
);

979 
TIM_CHANNEL_2
:

982 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC2
);

986 
TIM_CHANNEL_3
:

989 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC3
);

993 
TIM_CHANNEL_4
:

996 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC4
);

1005 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_BREAK
);

1008 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCxN_ENABLE
);

1011 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

1014 
	`__HAL_TIM_ENABLE
(
htim
);

1017  
HAL_OK
;

1018 
	}
}

1032 
HAL_StusTy³Def
 
	$HAL_TIMEx_PWMN_StÝ_IT
 (
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1034 
ušt32_t
 
tmpcûr
 = 0U;

1037 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1039 
ChªÃl
)

1041 
TIM_CHANNEL_1
:

1044 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC1
);

1048 
TIM_CHANNEL_2
:

1051 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC2
);

1055 
TIM_CHANNEL_3
:

1058 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC3
);

1062 
TIM_CHANNEL_4
:

1065 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC4
);

1074 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCxN_DISABLE
);

1077 
tmpcûr
 = 
htim
->
In¡ªû
->
CCER
;

1078 ià((
tmpcûr
 & (
TIM_CCER_CC1NE
 | 
TIM_CCER_CC2NE
 | 
TIM_CCER_CC3NE
)è=ð
RESET
)

1080 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_BREAK
);

1084 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

1087 
	`__HAL_TIM_DISABLE
(
htim
);

1090  
HAL_OK
;

1091 
	}
}

1107 
HAL_StusTy³Def
 
	$HAL_TIMEx_PWMN_S¹_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ*
pD©a
, 
ušt16_t
 
L’gth
)

1110 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1112 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_BUSY
))

1114  
HAL_BUSY
;

1116 if((
htim
->
S‹
 =ð
HAL_TIM_STATE_READY
))

1118 if(((
ušt32_t
)
pD©a
 =ð0U ) && (
L’gth
 > 0U))

1120  
HAL_ERROR
;

1124 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

1127 
ChªÃl
)

1129 
TIM_CHANNEL_1
:

1132 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

1135 
htim
->
hdma
[
TIM_DMA_ID_CC1
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

1138 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC1
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR1
, 
L’gth
);

1141 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

1145 
TIM_CHANNEL_2
:

1148 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

1151 
htim
->
hdma
[
TIM_DMA_ID_CC2
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

1154 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC2
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR2
, 
L’gth
);

1157 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

1161 
TIM_CHANNEL_3
:

1164 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

1167 
htim
->
hdma
[
TIM_DMA_ID_CC3
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

1170 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC3
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR3
,
L’gth
);

1173 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC3
);

1177 
TIM_CHANNEL_4
:

1180 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrC¶tC®lback
 = 
TIM_DMAD–ayPul£C¶t
;

1183 
htim
->
hdma
[
TIM_DMA_ID_CC4
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
 ;

1186 
	`HAL_DMA_S¹_IT
(
htim
->
hdma
[
TIM_DMA_ID_CC4
], (
ušt32_t
)
pD©a
, (ušt32_t)&htim->
In¡ªû
->
CCR4
, 
L’gth
);

1189 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_CC4
);

1198 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCxN_ENABLE
);

1201 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

1204 
	`__HAL_TIM_ENABLE
(
htim
);

1207  
HAL_OK
;

1208 
	}
}

1222 
HAL_StusTy³Def
 
	$HAL_TIMEx_PWMN_StÝ_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
ChªÃl
)

1225 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
ChªÃl
));

1227 
ChªÃl
)

1229 
TIM_CHANNEL_1
:

1232 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC1
);

1236 
TIM_CHANNEL_2
:

1239 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC2
);

1243 
TIM_CHANNEL_3
:

1246 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC3
);

1250 
TIM_CHANNEL_4
:

1253 
	`__HAL_TIM_DISABLE_DMA
(
htim
, 
TIM_DMA_CC4
);

1262 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
ChªÃl
, 
TIM_CCxN_DISABLE
);

1265 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

1268 
	`__HAL_TIM_DISABLE
(
htim
);

1271 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

1274  
HAL_OK
;

1275 
	}
}

1309 
HAL_StusTy³Def
 
	$HAL_TIMEx_OÃPul£N_S¹
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
)

1312 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
OuutChªÃl
));

1315 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
OuutChªÃl
, 
TIM_CCxN_ENABLE
);

1318 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

1321  
HAL_OK
;

1322 
	}
}

1334 
HAL_StusTy³Def
 
	$HAL_TIMEx_OÃPul£N_StÝ
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
)

1338 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
OuutChªÃl
));

1341 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
OuutChªÃl
, 
TIM_CCxN_DISABLE
);

1344 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

1347 
	`__HAL_TIM_DISABLE
(
htim
);

1350  
HAL_OK
;

1351 
	}
}

1363 
HAL_StusTy³Def
 
	$HAL_TIMEx_OÃPul£N_S¹_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
)

1366 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
OuutChªÃl
));

1369 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC1
);

1372 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_CC2
);

1375 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
OuutChªÃl
, 
TIM_CCxN_ENABLE
);

1378 
	`__HAL_TIM_MOE_ENABLE
(
htim
);

1381  
HAL_OK
;

1382 
	}
}

1394 
HAL_StusTy³Def
 
	$HAL_TIMEx_OÃPul£N_StÝ_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
OuutChªÃl
)

1397 
	`as£¹_·¿m
(
	`IS_TIM_CCXN_INSTANCE
(
htim
->
In¡ªû
, 
OuutChªÃl
));

1400 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC1
);

1403 
	`__HAL_TIM_DISABLE_IT
(
htim
, 
TIM_IT_CC2
);

1406 
	`TIM_CCxNChªÃlCmd
(
htim
->
In¡ªû
, 
OuutChªÃl
, 
TIM_CCxN_DISABLE
);

1409 
	`__HAL_TIM_MOE_DISABLE
(
htim
);

1412 
	`__HAL_TIM_DISABLE
(
htim
);

1415  
HAL_OK
;

1416 
	}
}

1460 
HAL_StusTy³Def
 
	$HAL_TIMEx_CÚfigCommutiÚEv’t
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
IÅutTrigg”
, ušt32_ˆ
CommutiÚSourû
)

1463 
	`as£¹_·¿m
(
	`IS_TIM_COMMUTATION_EVENT_INSTANCE
(
htim
->
In¡ªû
));

1464 
	`as£¹_·¿m
(
	`IS_TIM_INTERNAL_TRIGGEREVENT_SELECTION
(
IÅutTrigg”
));

1466 
	`__HAL_LOCK
(
htim
);

1468 ià((
IÅutTrigg”
 =ð
TIM_TS_ITR0
è|| (IÅutTrigg” =ð
TIM_TS_ITR1
) ||

1469 (
IÅutTrigg”
 =ð
TIM_TS_ITR2
è|| (IÅutTrigg” =ð
TIM_TS_ITR3
))

1472 
htim
->
In¡ªû
->
SMCR
 &ð~
TIM_SMCR_TS
;

1473 
htim
->
In¡ªû
->
SMCR
 |ð
IÅutTrigg”
;

1477 
htim
->
In¡ªû
->
CR2
 |ð
TIM_CR2_CCPC
;

1479 
htim
->
In¡ªû
->
CR2
 &ð~
TIM_CR2_CCUS
;

1480 
htim
->
In¡ªû
->
CR2
 |ð
CommutiÚSourû
;

1482 
	`__HAL_UNLOCK
(
htim
);

1484  
HAL_OK
;

1485 
	}
}

1509 
HAL_StusTy³Def
 
	$HAL_TIMEx_CÚfigCommutiÚEv’t_IT
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
IÅutTrigg”
, ušt32_ˆ
CommutiÚSourû
)

1512 
	`as£¹_·¿m
(
	`IS_TIM_COMMUTATION_EVENT_INSTANCE
(
htim
->
In¡ªû
));

1513 
	`as£¹_·¿m
(
	`IS_TIM_INTERNAL_TRIGGEREVENT_SELECTION
(
IÅutTrigg”
));

1515 
	`__HAL_LOCK
(
htim
);

1517 ià((
IÅutTrigg”
 =ð
TIM_TS_ITR0
è|| (IÅutTrigg” =ð
TIM_TS_ITR1
) ||

1518 (
IÅutTrigg”
 =ð
TIM_TS_ITR2
è|| (IÅutTrigg” =ð
TIM_TS_ITR3
))

1521 
htim
->
In¡ªû
->
SMCR
 &ð~
TIM_SMCR_TS
;

1522 
htim
->
In¡ªû
->
SMCR
 |ð
IÅutTrigg”
;

1526 
htim
->
In¡ªû
->
CR2
 |ð
TIM_CR2_CCPC
;

1528 
htim
->
In¡ªû
->
CR2
 &ð~
TIM_CR2_CCUS
;

1529 
htim
->
In¡ªû
->
CR2
 |ð
CommutiÚSourû
;

1532 
	`__HAL_TIM_ENABLE_IT
(
htim
, 
TIM_IT_COM
);

1534 
	`__HAL_UNLOCK
(
htim
);

1536  
HAL_OK
;

1537 
	}
}

1562 
HAL_StusTy³Def
 
	$HAL_TIMEx_CÚfigCommutiÚEv’t_DMA
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
IÅutTrigg”
, ušt32_ˆ
CommutiÚSourû
)

1565 
	`as£¹_·¿m
(
	`IS_TIM_COMMUTATION_EVENT_INSTANCE
(
htim
->
In¡ªû
));

1566 
	`as£¹_·¿m
(
	`IS_TIM_INTERNAL_TRIGGEREVENT_SELECTION
(
IÅutTrigg”
));

1568 
	`__HAL_LOCK
(
htim
);

1570 ià((
IÅutTrigg”
 =ð
TIM_TS_ITR0
è|| (IÅutTrigg” =ð
TIM_TS_ITR1
) ||

1571 (
IÅutTrigg”
 =ð
TIM_TS_ITR2
è|| (IÅutTrigg” =ð
TIM_TS_ITR3
))

1574 
htim
->
In¡ªû
->
SMCR
 &ð~
TIM_SMCR_TS
;

1575 
htim
->
In¡ªû
->
SMCR
 |ð
IÅutTrigg”
;

1579 
htim
->
In¡ªû
->
CR2
 |ð
TIM_CR2_CCPC
;

1581 
htim
->
In¡ªû
->
CR2
 &ð~
TIM_CR2_CCUS
;

1582 
htim
->
In¡ªû
->
CR2
 |ð
CommutiÚSourû
;

1586 
htim
->
hdma
[
TIM_DMA_ID_COMMUTATION
]->
XãrC¶tC®lback
 = 
TIMEx_DMACommutiÚC¶t
;

1588 
htim
->
hdma
[
TIM_DMA_ID_COMMUTATION
]->
XãrE¼ÜC®lback
 = 
TIM_DMAE¼Ü
;

1591 
	`__HAL_TIM_ENABLE_DMA
(
htim
, 
TIM_DMA_COM
);

1593 
	`__HAL_UNLOCK
(
htim
);

1595  
HAL_OK
;

1596 
	}
}

1606 
HAL_StusTy³Def
 
	$HAL_TIMEx_Ma¡”CÚfigSynchrÚiz©iÚ
(
TIM_HªdËTy³Def
 *
htim
, 
TIM_Ma¡”CÚfigTy³Def
 * 
sMa¡”CÚfig
)

1609 
	`as£¹_·¿m
(
	`IS_TIM_MASTER_INSTANCE
(
htim
->
In¡ªû
));

1610 
	`as£¹_·¿m
(
	`IS_TIM_TRGO_SOURCE
(
sMa¡”CÚfig
->
Ma¡”OuutTrigg”
));

1611 
	`as£¹_·¿m
(
	`IS_TIM_MSM_STATE
(
sMa¡”CÚfig
->
Ma¡”SÏveMode
));

1613 
	`__HAL_LOCK
(
htim
);

1615 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

1618 
htim
->
In¡ªû
->
CR2
 &ð~
TIM_CR2_MMS
;

1620 
htim
->
In¡ªû
->
CR2
 |ð
sMa¡”CÚfig
->
Ma¡”OuutTrigg”
;

1623 
htim
->
In¡ªû
->
SMCR
 &ð~
TIM_SMCR_MSM
;

1625 
htim
->
In¡ªû
->
SMCR
 |ð
sMa¡”CÚfig
->
Ma¡”SÏveMode
;

1627 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

1629 
	`__HAL_UNLOCK
(
htim
);

1631  
HAL_OK
;

1632 
	}
}

1642 
HAL_StusTy³Def
 
	$HAL_TIMEx_CÚfigB»akD—dTime
(
TIM_HªdËTy³Def
 *
htim
,

1643 
TIM_B»akD—dTimeCÚfigTy³Def
 *
sB»akD—dTimeCÚfig
)

1645 
ušt32_t
 
tmpbdŒ
 = 0;

1648 
	`as£¹_·¿m
(
	`IS_TIM_BREAK_INSTANCE
(
htim
->
In¡ªû
));

1649 
	`as£¹_·¿m
(
	`IS_TIM_OSSR_STATE
(
sB»akD—dTimeCÚfig
->
OffS‹RunMode
));

1650 
	`as£¹_·¿m
(
	`IS_TIM_OSSI_STATE
(
sB»akD—dTimeCÚfig
->
OffS‹IDLEMode
));

1651 
	`as£¹_·¿m
(
	`IS_TIM_LOCK_LEVEL
(
sB»akD—dTimeCÚfig
->
LockLev–
));

1652 
	`as£¹_·¿m
(
	`IS_TIM_DEADTIME
(
sB»akD—dTimeCÚfig
->
D—dTime
));

1653 
	`as£¹_·¿m
(
	`IS_TIM_BREAK_STATE
(
sB»akD—dTimeCÚfig
->
B»akS‹
));

1654 
	`as£¹_·¿m
(
	`IS_TIM_BREAK_POLARITY
(
sB»akD—dTimeCÚfig
->
B»akPÞ¬™y
));

1655 
	`as£¹_·¿m
(
	`IS_TIM_AUTOMATIC_OUTPUT_STATE
(
sB»akD—dTimeCÚfig
->
Autom©icOuut
));

1658 
	`__HAL_LOCK
(
htim
);

1660 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

1666 
	`MODIFY_REG
(
tmpbdŒ
, 
TIM_BDTR_DTG
, 
sB»akD—dTimeCÚfig
->
D—dTime
);

1667 
	`MODIFY_REG
(
tmpbdŒ
, 
TIM_BDTR_LOCK
, 
sB»akD—dTimeCÚfig
->
LockLev–
);

1668 
	`MODIFY_REG
(
tmpbdŒ
, 
TIM_BDTR_OSSI
, 
sB»akD—dTimeCÚfig
->
OffS‹IDLEMode
);

1669 
	`MODIFY_REG
(
tmpbdŒ
, 
TIM_BDTR_OSSR
, 
sB»akD—dTimeCÚfig
->
OffS‹RunMode
);

1670 
	`MODIFY_REG
(
tmpbdŒ
, 
TIM_BDTR_BKE
, 
sB»akD—dTimeCÚfig
->
B»akS‹
);

1671 
	`MODIFY_REG
(
tmpbdŒ
, 
TIM_BDTR_BKP
, 
sB»akD—dTimeCÚfig
->
B»akPÞ¬™y
);

1672 
	`MODIFY_REG
(
tmpbdŒ
, 
TIM_BDTR_AOE
, 
sB»akD—dTimeCÚfig
->
Autom©icOuut
);

1673 
	`MODIFY_REG
(
tmpbdŒ
, 
TIM_BDTR_MOE
, 
sB»akD—dTimeCÚfig
->
Autom©icOuut
);

1676 
htim
->
In¡ªû
->
BDTR
 = 
tmpbdŒ
;

1678 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

1680 
	`__HAL_UNLOCK
(
htim
);

1682  
HAL_OK
;

1683 
	}
}

1696 
HAL_StusTy³Def
 
	$HAL_TIMEx_Rem­CÚfig
(
TIM_HªdËTy³Def
 *
htim
, 
ušt32_t
 
Rem­
)

1698 
	`__HAL_LOCK
(
htim
);

1701 
	`as£¹_·¿m
(
	`IS_TIM_REMAP_INSTANCE
(
htim
->
In¡ªû
));

1702 
	`as£¹_·¿m
(
	`IS_TIM_REMAP
(
Rem­
));

1705 
htim
->
In¡ªû
->
OR
 = 
Rem­
;

1707 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

1709 
	`__HAL_UNLOCK
(
htim
);

1711  
HAL_OK
;

1712 
	}
}

1721 #ià
defšed
(
STM32F051x8
è|| defšed(
STM32F058xx
) || \

1722 
defšed
(
STM32F071xB
è|| defšed(
STM32F072xB
è|| defšed(
STM32F078xx
) || \

1723 
defšed
(
STM32F091xC
è|| 
	$defšed
 (
STM32F098xx
)

1738 
HAL_StusTy³Def
 
	$HAL_TIM_CÚfigOC»fCË¬
(
TIM_HªdËTy³Def
 *
htim
,

1739 
TIM_CË¬IÅutCÚfigTy³Def
 *
sCË¬IÅutCÚfig
,

1740 
ušt32_t
 
ChªÃl
)

1742 
ušt32_t
 
tmpsmü
 = 0U;

1745 
	`as£¹_·¿m
(
	`IS_TIM_OCXREF_CLEAR_INSTANCE
(
htim
->
In¡ªû
));

1746 
	`as£¹_·¿m
(
	`IS_TIM_CLEARINPUT_SOURCE
(
sCË¬IÅutCÚfig
->
CË¬IÅutSourû
));

1749 
	`__HAL_LOCK
(
htim
);

1751 
htim
->
S‹
 = 
HAL_TIM_STATE_BUSY
;

1753 
sCË¬IÅutCÚfig
->
CË¬IÅutSourû
)

1755 
TIM_CLEARINPUTSOURCE_NONE
:

1758 
tmpsmü
 = 
htim
->
In¡ªû
->
SMCR
;

1761 
tmpsmü
 &ð~
TIM_SMCR_OCCS
;

1764 
tmpsmü
 &ð~(
TIM_SMCR_ETF
 | 
TIM_SMCR_ETPS
 | 
TIM_SMCR_ECE
 | 
TIM_SMCR_ETP
);

1767 
htim
->
In¡ªû
->
SMCR
 = 
tmpsmü
;

1771 
TIM_CLEARINPUTSOURCE_OCREFCLR
:

1774 
htim
->
In¡ªû
->
SMCR
 &ð~
TIM_SMCR_OCCS
;

1778 
TIM_CLEARINPUTSOURCE_ETR
:

1781 
	`as£¹_·¿m
(
	`IS_TIM_CLEARINPUT_POLARITY
(
sCË¬IÅutCÚfig
->
CË¬IÅutPÞ¬™y
));

1782 
	`as£¹_·¿m
(
	`IS_TIM_CLEARINPUT_PRESCALER
(
sCË¬IÅutCÚfig
->
CË¬IÅutP»sÿËr
));

1783 
	`as£¹_·¿m
(
	`IS_TIM_CLEARINPUT_FILTER
(
sCË¬IÅutCÚfig
->
CË¬IÅutFž‹r
));

1785 
	`TIM_ETR_S‘CÚfig
(
htim
->
In¡ªû
,

1786 
sCË¬IÅutCÚfig
->
CË¬IÅutP»sÿËr
,

1787 
sCË¬IÅutCÚfig
->
CË¬IÅutPÞ¬™y
,

1788 
sCË¬IÅutCÚfig
->
CË¬IÅutFž‹r
);

1791 
htim
->
In¡ªû
->
SMCR
 |ð
TIM_SMCR_OCCS
;

1798 
ChªÃl
)

1800 
TIM_CHANNEL_1
:

1802 if(
sCË¬IÅutCÚfig
->
CË¬IÅutS‹
 !ð
RESET
)

1805 
htim
->
In¡ªû
->
CCMR1
 |ð
TIM_CCMR1_OC1CE
;

1810 
htim
->
In¡ªû
->
CCMR1
 &ð~
TIM_CCMR1_OC1CE
;

1814 
TIM_CHANNEL_2
:

1816 if(
sCË¬IÅutCÚfig
->
CË¬IÅutS‹
 !ð
RESET
)

1819 
htim
->
In¡ªû
->
CCMR1
 |ð
TIM_CCMR1_OC2CE
;

1824 
htim
->
In¡ªû
->
CCMR1
 &ð~
TIM_CCMR1_OC2CE
;

1828 
TIM_CHANNEL_3
:

1830 if(
sCË¬IÅutCÚfig
->
CË¬IÅutS‹
 !ð
RESET
)

1833 
htim
->
In¡ªû
->
CCMR2
 |ð
TIM_CCMR2_OC3CE
;

1838 
htim
->
In¡ªû
->
CCMR2
 &ð~
TIM_CCMR2_OC3CE
;

1842 
TIM_CHANNEL_4
:

1844 if(
sCË¬IÅutCÚfig
->
CË¬IÅutS‹
 !ð
RESET
)

1847 
htim
->
In¡ªû
->
CCMR2
 |ð
TIM_CCMR2_OC4CE
;

1852 
htim
->
In¡ªû
->
CCMR2
 &ð~
TIM_CCMR2_OC4CE
;

1860 
htim
->
S‹
 = 
HAL_TIM_STATE_READY
;

1862 
	`__HAL_UNLOCK
(
htim
);

1864  
HAL_OK
;

1865 
	}
}

1894 
__w—k
 
	$HAL_TIMEx_CommutiÚC®lback
(
TIM_HªdËTy³Def
 *
htim
)

1897 
	`UNUSED
(
htim
);

1902 
	}
}

1909 
__w—k
 
	$HAL_TIMEx_B»akC®lback
(
TIM_HªdËTy³Def
 *
htim
)

1912 
	`UNUSED
(
htim
);

1917 
	}
}

1924 
	$TIMEx_DMACommutiÚC¶t
(
DMA_HªdËTy³Def
 *
hdma
)

1926 
TIM_HªdËTy³Def
* 
htim
 = ( TIM_HªdËTy³Def* )((
DMA_HªdËTy³Def
* )
hdma
)->
P¬’t
;

1928 
htim
->
S‹
ð
HAL_TIM_STATE_READY
;

1930 
	`HAL_TIMEx_CommutiÚC®lback
(
htim
);

1931 
	}
}

1957 
HAL_TIM_S‹Ty³Def
 
	$HAL_TIMEx_H®lS’sÜ_G‘S‹
(
TIM_HªdËTy³Def
 *
htim
)

1959  
htim
->
S‹
;

1960 
	}
}

1986 
	$TIM_CCxNChªÃlCmd
(
TIM_Ty³Def
* 
TIMx
, 
ušt32_t
 
ChªÃl
, ušt32_ˆ
ChªÃlNS‹
)

1988 
ušt32_t
 
tmp
 = 0U;

1990 
tmp
 = 
TIM_CCER_CC1NE
 << 
ChªÃl
;

1993 
TIMx
->
CCER
 &ð~
tmp
;

1996 
TIMx
->
CCER
 |ð(
ušt32_t
)(
ChªÃlNS‹
 << 
ChªÃl
);

1997 
	}
}

	@i2c_oled/Inc/main.h

41 #iâdeà
__MAIN_H__


42 
	#__MAIN_H__


	)

63 #ifdeà
__ýlu¥lus


66 
_E¼Ü_HªdËr
(*, );

68 
	#E¼Ü_HªdËr
(è
	`_E¼Ü_HªdËr
(
__FILE__
, 
__LINE__
)

	)

69 #ifdeà
__ýlu¥lus


	@i2c_oled/Inc/stm32f0xx_hal_conf.h

36 #iâdeà
__STM32F0xx_HAL_CONF_H


37 
	#__STM32F0xx_HAL_CONF_H


	)

39 #ifdeà
__ýlu¥lus


43 
	~"maš.h
"

51 
	#HAL_MODULE_ENABLED


	)

76 
	#HAL_CORTEX_MODULE_ENABLED


	)

77 
	#HAL_DMA_MODULE_ENABLED


	)

78 
	#HAL_FLASH_MODULE_ENABLED


	)

79 
	#HAL_GPIO_MODULE_ENABLED


	)

80 
	#HAL_PWR_MODULE_ENABLED


	)

81 
	#HAL_RCC_MODULE_ENABLED


	)

82 
	#HAL_I2C_MODULE_ENABLED


	)

90 #ià!
defšed
 (
HSE_VALUE
)

91 
	#HSE_VALUE
 ((
ušt32_t
)8000000è

	)

98 #ià!
defšed
 (
HSE_STARTUP_TIMEOUT
)

99 
	#HSE_STARTUP_TIMEOUT
 ((
ušt32_t
)100è

	)

107 #ià!
defšed
 (
HSI_VALUE
)

108 
	#HSI_VALUE
 ((
ušt32_t
)8000000è

	)

115 #ià!
defšed
 (
HSI_STARTUP_TIMEOUT
)

116 
	#HSI_STARTUP_TIMEOUT
 ((
ušt32_t
)5000è

	)

122 #ià!
defšed
 (
HSI14_VALUE
)

123 
	#HSI14_VALUE
 ((
ušt32_t
)14000000è

	)

131 #ià!
defšed
 (
HSI48_VALUE
)

132 
	#HSI48_VALUE
 ((
ušt32_t
)48000000è

	)

140 #ià!
defšed
 (
LSI_VALUE
)

141 
	#LSI_VALUE
 ((
ušt32_t
)40000)

	)

143 
The
 
»®
 
v®ue
 
may
 
v¬y
 
d•’dšg
 
Ú
 
the
 
v¬ŸtiÚs


144 
š
 
vÞge
 
ªd
 
‹m³¿tu»
. */

148 #ià!
defšed
 (
LSE_VALUE
)

149 
	#LSE_VALUE
 ((
ušt32_t
)32768è

	)

152 #ià!
defšed
 (
LSE_STARTUP_TIMEOUT
)

153 
	#LSE_STARTUP_TIMEOUT
 ((
ušt32_t
)5000è

	)

163 
	#VDD_VALUE
 ((
ušt32_t
)3300è

	)

164 
	#TICK_INT_PRIORITY
 ((
ušt32_t
)0è

	)

167 
	#USE_RTOS
 0

	)

168 
	#PREFETCH_ENABLE
 1

	)

169 
	#INSTRUCTION_CACHE_ENABLE
 0

	)

170 
	#DATA_CACHE_ENABLE
 0

	)

185 
	#USE_SPI_CRC
 0U

	)

192 #ifdeà
HAL_RCC_MODULE_ENABLED


193 
	~"¡m32f0xx_h®_rcc.h
"

196 #ifdeà
HAL_GPIO_MODULE_ENABLED


197 
	~"¡m32f0xx_h®_gpio.h
"

200 #ifdeà
HAL_DMA_MODULE_ENABLED


201 
	~"¡m32f0xx_h®_dma.h
"

204 #ifdeà
HAL_CORTEX_MODULE_ENABLED


205 
	~"¡m32f0xx_h®_cÜ‹x.h
"

208 #ifdeà
HAL_ADC_MODULE_ENABLED


209 
	~"¡m32f0xx_h®_adc.h
"

212 #ifdeà
HAL_CAN_MODULE_ENABLED


213 
	~"¡m32f0xx_h®_ÿn.h
"

216 #ifdeà
HAL_CEC_MODULE_ENABLED


217 
	~"¡m32f0xx_h®_ûc.h
"

220 #ifdeà
HAL_COMP_MODULE_ENABLED


221 
	~"¡m32f0xx_h®_comp.h
"

224 #ifdeà
HAL_CRC_MODULE_ENABLED


225 
	~"¡m32f0xx_h®_üc.h
"

228 #ifdeà
HAL_DAC_MODULE_ENABLED


229 
	~"¡m32f0xx_h®_dac.h
"

232 #ifdeà
HAL_FLASH_MODULE_ENABLED


233 
	~"¡m32f0xx_h®_æash.h
"

236 #ifdeà
HAL_I2C_MODULE_ENABLED


237 
	~"¡m32f0xx_h®_i2c.h
"

240 #ifdeà
HAL_I2S_MODULE_ENABLED


241 
	~"¡m32f0xx_h®_i2s.h
"

244 #ifdeà
HAL_IRDA_MODULE_ENABLED


245 
	~"¡m32f0xx_h®_œda.h
"

248 #ifdeà
HAL_IWDG_MODULE_ENABLED


249 
	~"¡m32f0xx_h®_iwdg.h
"

252 #ifdeà
HAL_PCD_MODULE_ENABLED


253 
	~"¡m32f0xx_h®_pcd.h
"

256 #ifdeà
HAL_PWR_MODULE_ENABLED


257 
	~"¡m32f0xx_h®_pwr.h
"

260 #ifdeà
HAL_RTC_MODULE_ENABLED


261 
	~"¡m32f0xx_h®_¹c.h
"

264 #ifdeà
HAL_SMARTCARD_MODULE_ENABLED


265 
	~"¡m32f0xx_h®_sm¬tÿrd.h
"

268 #ifdeà
HAL_SMBUS_MODULE_ENABLED


269 
	~"¡m32f0xx_h®_smbus.h
"

272 #ifdeà
HAL_SPI_MODULE_ENABLED


273 
	~"¡m32f0xx_h®_¥i.h
"

276 #ifdeà
HAL_TIM_MODULE_ENABLED


277 
	~"¡m32f0xx_h®_tim.h
"

280 #ifdeà
HAL_TSC_MODULE_ENABLED


281 
	~"¡m32f0xx_h®_tsc.h
"

284 #ifdeà
HAL_UART_MODULE_ENABLED


285 
	~"¡m32f0xx_h®_u¬t.h
"

288 #ifdeà
HAL_USART_MODULE_ENABLED


289 
	~"¡m32f0xx_h®_u§¹.h
"

292 #ifdeà
HAL_WWDG_MODULE_ENABLED


293 
	~"¡m32f0xx_h®_wwdg.h
"

297 #ifdeà 
USE_FULL_ASSERT


306 
	#as£¹_·¿m
(
ex´
è(Óx´è? ()0U : 
	`as£¹_çžed
((
ušt8_t
 *)
__FILE__
, 
__LINE__
))

	)

308 
as£¹_çžed
(
ušt8_t
* 
fže
, 
ušt32_t
 
lše
);

310 
	#as£¹_·¿m
(
ex´
è(()0U)

	)

313 #ifdeà
__ýlu¥lus


	@i2c_oled/Inc/stm32f0xx_it.h

35 #iâdeà
__STM32F0xx_IT_H


36 
	#__STM32F0xx_IT_H


	)

38 #ifdeà
__ýlu¥lus


43 
	~"¡m32f0xx_h®.h
"

44 
	~"maš.h
"

50 
NMI_HªdËr
();

51 
H¬dFauÉ_HªdËr
();

52 
SVC_HªdËr
();

53 
P’dSV_HªdËr
();

54 
SysTick_HªdËr
();

56 #ifdeà
__ýlu¥lus


	@i2c_oled/Src/main.c

39 
	~"maš.h
"

40 
	~"¡m32f0xx_h®.h
"

47 
I2C_HªdËTy³Def
 
	ghi2c1
;

52 
	#OLED_ad»ss
 0x78

	)

53 
	#OLED_SETCONTRAST
 0x81

	)

54 
	#OLED_DISPLAYALLON_RESUME
 0xA4

	)

55 
	#OLED_DISPLAYALLON
 0xA5

	)

56 
	#OLED_NORMALDISPLAY
 0xA6

	)

57 
	#OLED_INVERTDISPLAY
 0xA7

	)

58 
	#OLED_DISPLAYOFF
 0xAE

	)

59 
	#OLED_DISPLAYON
 0xAF

	)

60 
	#OLED_SETDISPLAYOFFSET
 0xD3

	)

61 
	#OLED_SETCOMPINS
 0xDA

	)

62 
	#OLED_SETVCOMDETECT
 0xDB

	)

63 
	#OLED_SETDISPLAYCLOCKDIV
 0xD5

	)

64 
	#OLED_SETPRECHARGE
 0xD9

	)

65 
	#OLED_SETMULTIPLEX
 0xA8

	)

66 
	#OLED_SETLOWCOLUMN
 0x00

	)

67 
	#OLED_SETHIGHCOLUMN
 0x10

	)

68 
	#OLED_SETSTARTLINE
 0x40

	)

69 
	#OLED_MEMORYMODE
 0x20

	)

70 
	#OLED_COLUMNADDR
 0x21

	)

71 
	#OLED_PAGEADDR
 0x22

	)

72 
	#OLED_COMSCANINC
 0xC0

	)

73 
	#OLED_COMSCANDEC
 0xC8

	)

74 
	#OLED_SEGREMAP
 0xA0

	)

75 
	#OLED_CHARGEPUMP
 0x8D

	)

76 
	#OLED_SWITCHCAPVCC
 0x2

	)

77 
	#OLED_NOP
 0xE3

	)

79 
	#OLED_WIDTH
 128

	)

80 
	#OLED_HEIGHT
 64

	)

81 
	#OLED_BUFFERSIZE
 (
OLED_WIDTH
*
OLED_HEIGHT
)/8

	)

82 
	#OLED_DEFAULT_SPACE
 5

	)

84 
	#COMAND
 0x00

	)

85 
	#DATA
 0x40

	)

86 
ušt16_t
 
	ggg
;

87 
ušt8_t
 
	g‹mp
[2] = {0,0};

88 
ušt8_t
 
	g‹mp_ch¬
[7] = {0,0,0,0,0,0,0};

89 
	gLCD_X
,
	gLCD_Y
;

90 
	gLCD_Bufãr
[0x0500] =

353 
Sy¡emClock_CÚfig
();

354 
MX_GPIO_In™
();

355 
MX_I2C1_In™
();

360 
i2c_š™
();

361 
OLED_š™
();

363 
£ndCommªd
(
commªd
);

364 
LCD_CË¬
();

365 
LCD_Ch¬
(
c
);

366 
LCD_GÙo
(
x
, 
y
);

367 
LCD_D¿wImage
(
num_image
);

368 
OLED_¡ršg
(*
¡ršg
);

369 
OLED_num_to_¡r
(
v®ue
, 
nDig™
);

372 
	$£ndCommªd
(
ušt8_t
 
commªd_s
)

374 
‹mp
[0] = 
COMAND
;

375 
‹mp
[1] = 
commªd_s
;

376 
	`HAL_I2C_Ma¡”_T¿nsm™
(&
hi2c1
,
OLED_ad»ss
,
‹mp
,2,100);

377 
	}
}

379 
	$£ndD©a
(
ušt8_t
 
d©a_s
)

381 
‹mp
[0] = 
DATA
;

382 
‹mp
[1] = 
d©a_s
;

383 
	`HAL_I2C_Ma¡”_T¿nsm™
(&
hi2c1
,
OLED_ad»ss
,
‹mp
,2,100);

384 
	}
}

386 
	$LCD_GÙo
(
x
, 
y
)

388 
LCD_X
 = 
x
;

389 
LCD_Y
 = 
y
;

390 
	`£ndCommªd
(0xB0 + 
y
);

391 
	`£ndCommªd
(
x
 & 0xf);

392 
	`£ndCommªd
(0x10 | (
x
 >> 4));

393 
	}
}

396 
	$LCD_CË¬
()

398 
i
;

399 
x
=0;

400 
y
=0;

401 
	`LCD_GÙo
(0,0);

403 
i
=0; i<(
OLED_BUFFERSIZE
); i++)

405 
	`LCD_Ch¬
(' ');

406 
x
 ++;

407 if(
x
>
OLED_WIDTH
)

409 
x
 =0;

410 
y
++;

411 
	`LCD_GÙo
(0,
y
);

414 
LCD_X
 =
OLED_DEFAULT_SPACE
;

415 
LCD_Y
 =0;

416 
	}
}

418 
	$LCD_Ch¬
(
c
)

420 
x
 = 0;

421 
‹mp_ch¬
[0] = 0x40;

422 
x
=0; x<5; x++)

424 
‹mp_ch¬
[
x
+1] = 
LCD_Bufãr
[
c
*5+x];

426 
‹mp_ch¬
[6] = 0;

427 
	`HAL_I2C_Ma¡”_T¿nsm™
(&
hi2c1
, 
OLED_ad»ss
, 
‹mp_ch¬
, 7,1000);

429 
LCD_X
 += 8;

430 if(
LCD_X
>
OLED_WIDTH
)

432 
LCD_X
 = 
OLED_DEFAULT_SPACE
;

434 
	}
}

437 
	$OLED_¡ršg
(*
¡ršg
)

439 *
¡ršg
 != '\0')

441 
	`LCD_Ch¬
(*
¡ršg
);

442 
¡ršg
++;

444 
	}
}

446 
	$OLED_num_to_¡r
(
v®ue
, 
nDig™
)

448 
nDig™
)

450 5: 
	`LCD_Ch¬
(
v®ue
/10000+48);

451 4: 
	`LCD_Ch¬
((
v®ue
/1000)%10+48);

452 3: 
	`LCD_Ch¬
((
v®ue
/100)%10+48);

453 2: 
	`LCD_Ch¬
((
v®ue
/10)%10+48);

454 1: 
	`LCD_Ch¬
(
v®ue
%10+48);

456 
	}
}

459 
	$OLED_š™
()

462 
	`£ndCommªd
(
OLED_DISPLAYOFF
);

464 
	`£ndCommªd
(
OLED_SETDISPLAYCLOCKDIV
);

465 
	`£ndCommªd
(0x80);

467 
	`£ndCommªd
(
OLED_SETMULTIPLEX
);

469 
	`£ndCommªd
(0x3F);

471 
	`£ndCommªd
(
OLED_SETDISPLAYOFFSET
);

472 
	`£ndCommªd
(0x00);

474 
	`£ndCommªd
(
OLED_SETSTARTLINE
 | 0x00);

477 
	`£ndCommªd
(
OLED_CHARGEPUMP
);

478 
	`£ndCommªd
(0x14);

481 
	`£ndCommªd
(
OLED_MEMORYMODE
);

482 
	`£ndCommªd
(0x00);

484 
	`£ndCommªd
(
OLED_SEGREMAP
 | 0x1);

486 
	`£ndCommªd
(
OLED_COMSCANDEC
);

488 
	`£ndCommªd
(
OLED_SETCOMPINS
);

490 
	`£ndCommªd
(0x12);

493 
	`£ndCommªd
(
OLED_SETCONTRAST
);

495 
	`£ndCommªd
(0xCF);

497 
	`£ndCommªd
(
OLED_SETPRECHARGE
);

498 
	`£ndCommªd
(0xF1);

500 
	`£ndCommªd
(
OLED_SETVCOMDETECT
);

502 
	`£ndCommªd
(0x40);

504 
	`£ndCommªd
(
OLED_DISPLAYALLON_RESUME
);

507 
	`£ndCommªd
(
OLED_NORMALDISPLAY
);

510 
	`£ndCommªd
(
OLED_DISPLAYON
);

511 
	}
}

524 
	$maš
()

533 
	`HAL_In™
();

540 
	`Sy¡emClock_CÚfig
();

547 
	`MX_GPIO_In™
();

548 
	`MX_I2C1_In™
();

550 
	`HAL_D–ay
(100);

551 
	`OLED_š™
();

552 
	`LCD_CË¬
();

553 
	`LCD_GÙo
(0,0);

554 
	`OLED_¡ršg
("Hello Drive 2!");

555 
	`LCD_GÙo
(0,1);

556 
	`OLED_¡ršg
("I2C BUS OLED SSD1306");

557 
	`LCD_GÙo
(0,2);

558 
	`OLED_¡ršg
("LCD OLED 128x64 0,96");

571 
	`LCD_GÙo
(52,5);

572 
	`OLED_num_to_¡r
(
gg
++,5);

573 
	`HAL_D–ay
(1);

577 
	}
}

583 
	$Sy¡emClock_CÚfig
()

586 
RCC_OscIn™Ty³Def
 
RCC_OscIn™SŒuù
;

587 
RCC_ClkIn™Ty³Def
 
RCC_ClkIn™SŒuù
;

588 
RCC_P”hCLKIn™Ty³Def
 
P”hClkIn™
;

592 
RCC_OscIn™SŒuù
.
OscžÏtÜTy³
 = 
RCC_OSCILLATORTYPE_HSI
;

593 
RCC_OscIn™SŒuù
.
HSIS‹
 = 
RCC_HSI_ON
;

594 
RCC_OscIn™SŒuù
.
HSIC®ib¿tiÚV®ue
 = 16;

595 
RCC_OscIn™SŒuù
.
PLL
.
PLLS‹
 = 
RCC_PLL_ON
;

596 
RCC_OscIn™SŒuù
.
PLL
.
PLLSourû
 = 
RCC_PLLSOURCE_HSI
;

597 
RCC_OscIn™SŒuù
.
PLL
.
PLLMUL
 = 
RCC_PLL_MUL12
;

598 
RCC_OscIn™SŒuù
.
PLL
.
PREDIV
 = 
RCC_PREDIV_DIV1
;

599 ià(
	`HAL_RCC_OscCÚfig
(&
RCC_OscIn™SŒuù
è!ð
HAL_OK
)

601 
	`_E¼Ü_HªdËr
(
__FILE__
, 
__LINE__
);

606 
RCC_ClkIn™SŒuù
.
ClockTy³
 = 
RCC_CLOCKTYPE_HCLK
|
RCC_CLOCKTYPE_SYSCLK


607 |
RCC_CLOCKTYPE_PCLK1
;

608 
RCC_ClkIn™SŒuù
.
SYSCLKSourû
 = 
RCC_SYSCLKSOURCE_PLLCLK
;

609 
RCC_ClkIn™SŒuù
.
AHBCLKDivid”
 = 
RCC_SYSCLK_DIV1
;

610 
RCC_ClkIn™SŒuù
.
APB1CLKDivid”
 = 
RCC_HCLK_DIV1
;

612 ià(
	`HAL_RCC_ClockCÚfig
(&
RCC_ClkIn™SŒuù
, 
FLASH_LATENCY_1
è!ð
HAL_OK
)

614 
	`_E¼Ü_HªdËr
(
__FILE__
, 
__LINE__
);

617 
P”hClkIn™
.
P”hClockS–eùiÚ
 = 
RCC_PERIPHCLK_I2C1
;

618 
P”hClkIn™
.
I2c1ClockS–eùiÚ
 = 
RCC_I2C1CLKSOURCE_HSI
;

619 ià(
	`HAL_RCCEx_P”hCLKCÚfig
(&
P”hClkIn™
è!ð
HAL_OK
)

621 
	`_E¼Ü_HªdËr
(
__FILE__
, 
__LINE__
);

626 
	`HAL_SYSTICK_CÚfig
(
	`HAL_RCC_G‘HCLKF»q
()/1000);

630 
	`HAL_SYSTICK_CLKSourûCÚfig
(
SYSTICK_CLKSOURCE_HCLK
);

633 
	`HAL_NVIC_S‘PriÜ™y
(
SysTick_IRQn
, 0, 0);

634 
	}
}

637 
	$MX_I2C1_In™
()

640 
hi2c1
.
In¡ªû
 = 
I2C1
;

641 
hi2c1
.
In™
.
Timšg
 = 0x0000020B;

642 
hi2c1
.
In™
.
OwnAdd»ss1
 = 0;

643 
hi2c1
.
In™
.
Add»ssšgMode
 = 
I2C_ADDRESSINGMODE_7BIT
;

644 
hi2c1
.
In™
.
Du®Add»ssMode
 = 
I2C_DUALADDRESS_DISABLE
;

645 
hi2c1
.
In™
.
OwnAdd»ss2
 = 0;

646 
hi2c1
.
In™
.
OwnAdd»ss2Masks
 = 
I2C_OA2_NOMASK
;

647 
hi2c1
.
In™
.
G’”®C®lMode
 = 
I2C_GENERALCALL_DISABLE
;

648 
hi2c1
.
In™
.
NoSŒ‘chMode
 = 
I2C_NOSTRETCH_DISABLE
;

649 ià(
	`HAL_I2C_In™
(&
hi2c1
è!ð
HAL_OK
)

651 
	`_E¼Ü_HªdËr
(
__FILE__
, 
__LINE__
);

656 ià(
	`HAL_I2CEx_CÚfigAÇlogFž‹r
(&
hi2c1
, 
I2C_ANALOGFILTER_ENABLE
è!ð
HAL_OK
)

658 
	`_E¼Ü_HªdËr
(
__FILE__
, 
__LINE__
);

663 ià(
	`HAL_I2CEx_CÚfigDig™®Fž‹r
(&
hi2c1
, 0è!ð
HAL_OK
)

665 
	`_E¼Ü_HªdËr
(
__FILE__
, 
__LINE__
);

668 
	}
}

677 
	$MX_GPIO_In™
()

681 
	`__HAL_RCC_GPIOA_CLK_ENABLE
();

683 
	}
}

695 
	$_E¼Ü_HªdËr
(*
fže
, 
lše
)

703 
	}
}

705 #ifdeà 
USE_FULL_ASSERT


713 
	$as£¹_çžed
(
ušt8_t
* 
fže
, 
ušt32_t
 
lše
)

719 
	}
}

	@i2c_oled/Src/stm32f0xx_hal_msp.c

40 
	~"¡m32f0xx_h®.h
"

42 
_E¼Ü_HªdËr
(*, );

49 
	$HAL_M¥In™
()

55 
	`__HAL_RCC_SYSCFG_CLK_ENABLE
();

59 
	`HAL_NVIC_S‘PriÜ™y
(
SVC_IRQn
, 0, 0);

61 
	`HAL_NVIC_S‘PriÜ™y
(
P’dSV_IRQn
, 0, 0);

63 
	`HAL_NVIC_S‘PriÜ™y
(
SysTick_IRQn
, 0, 0);

68 
	}
}

70 
	$HAL_I2C_M¥In™
(
I2C_HªdËTy³Def
* 
hi2c
)

73 
GPIO_In™Ty³Def
 
GPIO_In™SŒuù
;

74 if(
hi2c
->
In¡ªû
==
I2C1
)

84 
GPIO_In™SŒuù
.
Pš
 = 
GPIO_PIN_9
|
GPIO_PIN_10
;

85 
GPIO_In™SŒuù
.
Mode
 = 
GPIO_MODE_AF_OD
;

86 
GPIO_In™SŒuù
.
PuÎ
 = 
GPIO_PULLUP
;

87 
GPIO_In™SŒuù
.
S³ed
 = 
GPIO_SPEED_FREQ_HIGH
;

88 
GPIO_In™SŒuù
.
AÉ”Ç‹
 = 
GPIO_AF4_I2C1
;

89 
	`HAL_GPIO_In™
(
GPIOA
, &
GPIO_In™SŒuù
);

92 
	`__HAL_RCC_I2C1_CLK_ENABLE
();

98 
	}
}

100 
	$HAL_I2C_M¥DeIn™
(
I2C_HªdËTy³Def
* 
hi2c
)

103 if(
hi2c
->
In¡ªû
==
I2C1
)

109 
	`__HAL_RCC_I2C1_CLK_DISABLE
();

115 
	`HAL_GPIO_DeIn™
(
GPIOA
, 
GPIO_PIN_9
|
GPIO_PIN_10
);

122 
	}
}

	@i2c_oled/Src/stm32f0xx_it.c

34 
	~"¡m32f0xx_h®.h
"

35 
	~"¡m32f0xx.h
"

36 
	~"¡m32f0xx_™.h
"

51 
	$NMI_HªdËr
()

59 
	}
}

64 
	$H¬dFauÉ_HªdËr
()

77 
	}
}

82 
	$SVC_HªdËr
()

90 
	}
}

95 
	$P’dSV_HªdËr
()

103 
	}
}

108 
	$SysTick_HªdËr
()

113 
	`HAL_IncTick
();

114 
	`HAL_SYSTICK_IRQHªdËr
();

118 
	}
}

	@i2c_oled/Src/system_stm32f0xx.c

82 
	~"¡m32f0xx.h
"

99 #ià!
defšed
 (
HSE_VALUE
)

100 
	#HSE_VALUE
 ((
ušt32_t
)8000000è

	)

104 #ià!
defšed
 (
HSI_VALUE
)

105 
	#HSI_VALUE
 ((
ušt32_t
)8000000è

	)

109 #ià!
defšed
 (
HSI48_VALUE
)

110 
	#HSI48_VALUE
 ((
ušt32_t
)48000000è

	)

136 
ušt32_t
 
	gSy¡emCÜeClock
 = 8000000;

138 cÚ¡ 
ušt8_t
 
	gAHBP»scTabË
[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};

139 cÚ¡ 
ušt8_t
 
	gAPBP»scTabË
[8] = {0, 0, 0, 0, 1, 2, 3, 4};

163 
	$Sy¡emIn™
()

167 
RCC
->
CR
 |ð(
ušt32_t
)0x00000001U;

169 #ià
	`defšed
 (
STM32F051x8
è|| defšed (
STM32F058x8
)

171 
RCC
->
CFGR
 &ð(
ušt32_t
)0xF8FFB80CU;

174 
RCC
->
CFGR
 &ð(
ušt32_t
)0x08FFB80CU;

178 
RCC
->
CR
 &ð(
ušt32_t
)0xFEF6FFFFU;

181 
RCC
->
CR
 &ð(
ušt32_t
)0xFFFBFFFFU;

184 
RCC
->
CFGR
 &ð(
ušt32_t
)0xFFC0FFFFU;

187 
RCC
->
CFGR2
 &ð(
ušt32_t
)0xFFFFFFF0U;

189 #ià
	`defšed
 (
STM32F072xB
è|| defšed (
STM32F078xx
)

191 
RCC
->
CFGR3
 &ð(
ušt32_t
)0xFFFCFE2CU;

192 #–ià
	`defšed
 (
STM32F071xB
)

194 
RCC
->
CFGR3
 &ð(
ušt32_t
)0xFFFFCEACU;

195 #–ià
	`defšed
 (
STM32F091xC
è|| defšed (
STM32F098xx
)

197 
RCC
->
CFGR3
 &ð(
ušt32_t
)0xFFF0FEACU;

198 #–ià
	`defšed
 (
STM32F030x6
è|| defšed (
STM32F030x8
è|| defšed (
STM32F031x6
è|| defšed (
STM32F038xx
è|| defšed (
STM32F030xC
)

200 
RCC
->
CFGR3
 &ð(
ušt32_t
)0xFFFFFEECU;

201 #–ià
	`defšed
 (
STM32F051x8
è|| defšed (
STM32F058xx
)

203 
RCC
->
CFGR3
 &ð(
ušt32_t
)0xFFFFFEACU;

204 #–ià
	`defšed
 (
STM32F042x6
è|| defšed (
STM32F048xx
)

206 
RCC
->
CFGR3
 &ð(
ušt32_t
)0xFFFFFE2CU;

207 #–ià
	`defšed
 (
STM32F070x6
è|| defšed (
STM32F070xB
)

209 
RCC
->
CFGR3
 &ð(
ušt32_t
)0xFFFFFE6CU;

211 
RCC
->
CFGR3
 |ð(
ušt32_t
)0x00000080U;

217 
RCC
->
CR2
 &ð(
ušt32_t
)0xFFFFFFFEU;

220 
RCC
->
CIR
 = 0x00000000U;

222 
	}
}

260 
	$Sy¡emCÜeClockUpd©e
 ()

262 
ušt32_t
 
tmp
 = 0, 
¶lmuÎ
 = 0, 
¶lsourû
 = 0, 
´edivçùÜ
 = 0;

265 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_SWS
;

267 
tmp
)

269 
RCC_CFGR_SWS_HSI
:

270 
Sy¡emCÜeClock
 = 
HSI_VALUE
;

272 
RCC_CFGR_SWS_HSE
:

273 
Sy¡emCÜeClock
 = 
HSE_VALUE
;

275 
RCC_CFGR_SWS_PLL
:

277 
¶lmuÎ
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PLLMUL
;

278 
¶lsourû
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PLLSRC
;

279 
¶lmuÎ
 = (…llmull >> 18) + 2;

280 
´edivçùÜ
 = (
RCC
->
CFGR2
 & 
RCC_CFGR2_PREDIV
) + 1;

282 ià(
¶lsourû
 =ð
RCC_CFGR_PLLSRC_HSE_PREDIV
)

285 
Sy¡emCÜeClock
 = (
HSE_VALUE
/
´edivçùÜ
è* 
¶lmuÎ
;

287 #ià
	`defšed
(
STM32F042x6
è|| defšed(
STM32F048xx
è|| defšed(
STM32F072xB
è|| defšed(
STM32F078xx
è|| defšed(
STM32F091xC
è|| defšed(
STM32F098xx
)

288 ià(
¶lsourû
 =ð
RCC_CFGR_PLLSRC_HSI48_PREDIV
)

291 
Sy¡emCÜeClock
 = (
HSI48_VALUE
/
´edivçùÜ
è* 
¶lmuÎ
;

296 #ià
	`defšed
(
STM32F042x6
è|| defšed(
STM32F048xx
è|| defšed(
STM32F070x6
) \

297 || 
	`defšed
(
STM32F078xx
è|| defšed(
STM32F071xB
è|| defšed(
STM32F072xB
) \

298 || 
	`defšed
(
STM32F070xB
è|| defšed(
STM32F091xC
è|| defšed(
STM32F098xx
è|| defšed(
STM32F030xC
)

300 
Sy¡emCÜeClock
 = (
HSI_VALUE
/
´edivçùÜ
è* 
¶lmuÎ
;

303 
Sy¡emCÜeClock
 = (
HSI_VALUE
 >> 1è* 
¶lmuÎ
;

305 
STM32F071xB
 || 
STM32F072xB
 || 
STM32F078xx
 || 
STM32F070xB
 ||

306 
STM32F091xC
 || 
STM32F098xx
 || 
STM32F030xC
 */

310 
Sy¡emCÜeClock
 = 
HSI_VALUE
;

315 
tmp
 = 
AHBP»scTabË
[((
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
) >> 4)];

317 
Sy¡emCÜeClock
 >>ð
tmp
;

318 
	}
}

	@/usr/include/math.h

23 #iâdef 
_MATH_H


24 
	#_MATH_H
 1

	)

26 
	~<ã©u»s.h
>

28 
	g__BEGIN_DECLS


31 
	~<b™s/m©h-veùÜ.h
>

35 
	~<b™s/huge_v®.h
>

36 #ifdeà
__USE_ISOC99


37 
	~<b™s/huge_v®f.h
>

38 
	~<b™s/huge_v®l.h
>

41 
	~<b™s/šf.h
>

44 
	~<b™s/Çn.h
>

48 
	~<b™s/m©hdef.h
>

55 
	#__SIMD_DECL
(
funùiÚ
è
	`__CONCAT
 (
__DECL_SIMD_
, funùiÚ)

	)

57 
	#__MATHCALL_VEC
(
funùiÚ
, 
suffix
, 
¬gs
) \

58 
	`__SIMD_DECL
 (
	`__MATH_PRECNAME
 (
funùiÚ
, 
suffix
)) \

59 
	`__MATHCALL
 (
funùiÚ
, 
suffix
, 
¬gs
)

	)

61 
	#__MATHDECL_VEC
(
ty³
, 
funùiÚ
,
suffix
, 
¬gs
) \

62 
	`__SIMD_DECL
 (
	`__MATH_PRECNAME
 (
funùiÚ
, 
suffix
)) \

63 
	`__MATHDECL
(
ty³
, 
funùiÚ
,
suffix
, 
¬gs
)

	)

65 
	#__MATHCALL
(
funùiÚ
,
suffix
, 
¬gs
) \

66 
	`__MATHDECL
 (
_MdoubË_
,
funùiÚ
,
suffix
, 
¬gs
)

	)

67 
	#__MATHDECL
(
ty³
, 
funùiÚ
,
suffix
, 
¬gs
) \

68 
	`__MATHDECL_1
(
ty³
, 
funùiÚ
,
suffix
, 
¬gs
); \

69 
	`__MATHDECL_1
(
ty³
, 
	`__CONCAT
(
__
,
funùiÚ
),
suffix
, 
¬gs
)

	)

70 
	#__MATHCALLX
(
funùiÚ
,
suffix
, 
¬gs
, 
©Œib
) \

71 
	`__MATHDECLX
 (
_MdoubË_
,
funùiÚ
,
suffix
, 
¬gs
, 
©Œib
)

	)

72 
	#__MATHDECLX
(
ty³
, 
funùiÚ
,
suffix
, 
¬gs
, 
©Œib
) \

73 
	`__MATHDECL_1
(
ty³
, 
funùiÚ
,
suffix
, 
¬gs
è
	`__©Œibu‹__
 (
©Œib
); \

74 
	`__MATHDECL_1
(
ty³
, 
	`__CONCAT
(
__
,
funùiÚ
),
suffix
, 
¬gs
è
	`__©Œibu‹__
 (
©Œib
)

	)

75 
	#__MATHDECL_1
(
ty³
, 
funùiÚ
,
suffix
, 
¬gs
) \

76 
ty³
 
	`__MATH_PRECNAME
(
funùiÚ
,
suffix
è
¬gs
 
__THROW


	)

78 
	#_MdoubË_
 

	)

79 
	#__MATH_PRECNAME
(
Çme
,
r
è
	`__CONCAT
Òame,r)

	)

80 
	#__MATH_DECLARING_DOUBLE
 1

	)

81 
	#_MdoubË_BEGIN_NAMESPACE
 
__BEGIN_NAMESPACE_STD


	)

82 
	#_MdoubË_END_NAMESPACE
 
__END_NAMESPACE_STD


	)

83 
	~<b™s/m©hÿÎs.h
>

84 #undeà
_MdoubË_


85 #undeà
_MdoubË_BEGIN_NAMESPACE


86 #undeà
_MdoubË_END_NAMESPACE


87 #undeà
__MATH_PRECNAME


88 #undeà
__MATH_DECLARING_DOUBLE


90 #ifdeà
__USE_ISOC99


96 #iâdeà
_Mæßt_


97 
	#_Mæßt_
 

	)

99 
	#_MdoubË_
 
_Mæßt_


	)

100 
	#__MATH_PRECNAME
(
Çme
,
r
èÇme##
f
##
	)
r

101 
	#__MATH_DECLARING_DOUBLE
 0

	)

102 
	#_MdoubË_BEGIN_NAMESPACE
 
__BEGIN_NAMESPACE_C99


	)

103 
	#_MdoubË_END_NAMESPACE
 
__END_NAMESPACE_C99


	)

104 
	~<b™s/m©hÿÎs.h
>

105 #undeà
_MdoubË_


106 #undeà
_MdoubË_BEGIN_NAMESPACE


107 #undeà
_MdoubË_END_NAMESPACE


108 #undeà
__MATH_PRECNAME


109 #undeà
__MATH_DECLARING_DOUBLE


111 #ià!(
defšed
 
__NO_LONG_DOUBLE_MATH
 && defšed 
_LIBC
) \

112 || 
defšed
 
__LDBL_COMPAT
 \

113 || 
defšed
 
_LIBC_TEST


114 #ifdeà
__LDBL_COMPAT


116 #ifdeà
__USE_ISOC99


117 
	$__Ædbl_Ãx‰ow¬df
 (
__x
, 
__y
)

118 
__THROW
 
	`__©Œibu‹__
 ((
__cÚ¡__
));

119 #ifdeà
__REDIRECT_NTH


120 
	`__REDIRECT_NTH
 (
Ãx‰ow¬df
, (
__x
, 
__y
),

121 
__Ædbl_Ãx‰ow¬df
)

122 
	`__©Œibu‹__
 ((
__cÚ¡__
));

123 
	`__REDIRECT_NTH
 (
Ãx‰ow¬d
, (
__x
, 
__y
),

124 
Ãxá”
è
	`__©Œibu‹__
 ((
__cÚ¡__
));

125 
	`__REDIRECT_NTH
 (
Ãx‰ow¬dl
,

126 (
__x
, 
__y
),

127 
Ãxá”
è
	`__©Œibu‹__
 ((
__cÚ¡__
));

131 #undeà
__MATHDECL_1


132 
	#__MATHDECL_2
(
ty³
, 
funùiÚ
,
suffix
, 
¬gs
, 
®Ÿs
) \

133 
ty³
 
	`__REDIRECT_NTH
(
	`__MATH_PRECNAME
(
funùiÚ
,
suffix
), \

134 
¬gs
, 
®Ÿs
)

	)

135 
	#__MATHDECL_1
(
ty³
, 
funùiÚ
,
suffix
, 
¬gs
) \

136 
	`__MATHDECL_2
(
ty³
, 
funùiÚ
,
suffix
, 
¬gs
, 
	`__CONCAT
(funùiÚ,suffix))

	)

142 #iâdeà
_MlÚg_doubË_


143 
	#_MlÚg_doubË_
 

	)

145 
	#_MdoubË_
 
_MlÚg_doubË_


	)

146 
	#__MATH_PRECNAME
(
Çme
,
r
èÇme##
l
##
	)
r

147 
	#__MATH_DECLARING_DOUBLE
 0

	)

148 
	#_MdoubË_BEGIN_NAMESPACE
 
__BEGIN_NAMESPACE_C99


	)

149 
	#_MdoubË_END_NAMESPACE
 
__END_NAMESPACE_C99


	)

150 
	#__MATH_DECLARE_LDOUBLE
 1

	)

151 
	~<b™s/m©hÿÎs.h
>

152 #undeà
_MdoubË_


153 #undeà
_MdoubË_BEGIN_NAMESPACE


154 #undeà
_MdoubË_END_NAMESPACE


155 #undeà
__MATH_PRECNAME


156 #undeà
__MATH_DECLARING_DOUBLE


161 #undeà
__MATHDECL_1


162 #undeà
__MATHDECL


163 #undeà
__MATHCALL


166 #ià
defšed
 
__USE_MISC
 || defšed 
__USE_XOPEN


168 
signgam
;

173 #ifdeà
__USE_ISOC99


211 
FP_NAN
 =

212 
	#FP_NAN
 0

	)

213 
FP_NAN
,

214 
FP_INFINITE
 =

215 
	#FP_INFINITE
 1

	)

216 
FP_INFINITE
,

217 
FP_ZERO
 =

218 
	#FP_ZERO
 2

	)

219 
FP_ZERO
,

220 
FP_SUBNORMAL
 =

221 
	#FP_SUBNORMAL
 3

	)

222 
FP_SUBNORMAL
,

223 
FP_NORMAL
 =

224 
	#FP_NORMAL
 4

	)

225 
FP_NORMAL


233 #ià
	`__GNUC_PREREQ
 (4,4è&& !
defšed
 
__SUPPORT_SNAN__
 \

234 && !
defšed
 
__OPTIMIZE_SIZE__


235 
	#åþassify
(
x
è
	`__bužtš_åþassify
 (
FP_NAN
, 
FP_INFINITE
, \

236 
FP_NORMAL
, 
FP_SUBNORMAL
, 
FP_ZERO
, 
x
)

	)

237 #–ià
defšed
 
__NO_LONG_DOUBLE_MATH


238 
	#åþassify
(
x
) \

239 ( (
x
è=ð (è? 
	`__åþassifyf
 (xè: 
	`__åþassify
 (x))

	)

241 
	#åþassify
(
x
) \

242 ( (
x
) ==  () \

243 ? 
	`__åþassifyf
 (
x
) \

244 :  (
x
) ==  () \

245 ? 
	`__åþassify
 (
x
è: 
	`__åþassifyl
 (x))

	)

249 #ià
	`__GNUC_PREREQ
 (4,0)

250 
	#signb™
(
x
) \

251 ( (
x
) ==  () \

252 ? 
	`__bužtš_signb™f
 (
x
) \

253 :  (
x
) ==  () \

254 ? 
	`__bužtš_signb™
 (
x
è: 
	`__bužtš_signb™l
 (x))

	)

256 #ifdeà
__NO_LONG_DOUBLE_MATH


257 
	#signb™
(
x
) \

258 ( (
x
è=ð (è? 
	`__signb™f
 (xè: 
	`__signb™
 (x))

	)

260 
	#signb™
(
x
) \

261 ( (
x
) ==  () \

262 ? 
	`__signb™f
 (
x
) \

263 :  (
x
) ==  () \

264 ? 
	`__signb™
 (
x
è: 
	`__signb™l
 (x))

	)

269 #ià
	`__GNUC_PREREQ
 (4,4è&& !
defšed
 
__SUPPORT_SNAN__


270 
	#isfš™e
(
x
è
	`__bužtš_isfš™e
 (x)

	)

271 #–ià
defšed
 
__NO_LONG_DOUBLE_MATH


272 
	#isfš™e
(
x
) \

273 ( (
x
è=ð (è? 
	`__fš™ef
 (xè: 
	`__fš™e
 (x))

	)

275 
	#isfš™e
(
x
) \

276 ( (
x
) ==  () \

277 ? 
	`__fš™ef
 (
x
) \

278 :  (
x
) ==  () \

279 ? 
	`__fš™e
 (
x
è: 
	`__fš™–
 (x))

	)

283 #ià
	`__GNUC_PREREQ
 (4,4è&& !
defšed
 
__SUPPORT_SNAN__


284 
	#i¢Üm®
(
x
è
	`__bužtš_i¢Üm®
 (x)

	)

286 
	#i¢Üm®
(
x
è(
	`åþassify
 (xè=ð
FP_NORMAL
)

	)

291 #ià
	`__GNUC_PREREQ
 (4,4è&& !
defšed
 
__SUPPORT_SNAN__


292 
	#i¢ª
(
x
è
	`__bužtš_i¢ª
 (x)

	)

293 #–ià
defšed
 
__NO_LONG_DOUBLE_MATH


294 
	#i¢ª
(
x
) \

295 ( (
x
è=ð (è? 
	`__i¢ªf
 (xè: 
	`__i¢ª
 (x))

	)

297 
	#i¢ª
(
x
) \

298 ( (
x
) ==  () \

299 ? 
	`__i¢ªf
 (
x
) \

300 :  (
x
) ==  () \

301 ? 
	`__i¢ª
 (
x
è: 
	`__i¢ªl
 (x))

	)

305 #ià
	`__GNUC_PREREQ
 (4,4è&& !
defšed
 
__SUPPORT_SNAN__


306 
	#isšf
(
x
è
	`__bužtš_isšf_sign
 (x)

	)

307 #–ià
defšed
 
__NO_LONG_DOUBLE_MATH


308 
	#isšf
(
x
) \

309 ( (
x
è=ð (è? 
	`__isšff
 (xè: 
	`__isšf
 (x))

	)

311 
	#isšf
(
x
) \

312 ( (
x
) ==  () \

313 ? 
	`__isšff
 (
x
) \

314 :  (
x
) ==  () \

315 ? 
	`__isšf
 (
x
è: 
	`__isšæ
 (x))

	)

319 
	#MATH_ERRNO
 1

	)

320 
	#MATH_ERREXCEPT
 2

	)

325 #iâdeà
__FAST_MATH__


326 
	#m©h_”rhªdlšg
 (
MATH_ERRNO
 | 
MATH_ERREXCEPT
)

	)

331 #ifdeà
__USE_GNU


333 #ifdeà
__NO_LONG_DOUBLE_MATH


334 
	#issigÇlšg
(
x
) \

335 ( (
x
è=ð (è? 
	`__issigÇlšgf
 (xè: 
	`__issigÇlšg
 (x))

	)

337 
	#issigÇlšg
(
x
) \

338 ( (
x
) ==  () \

339 ? 
	`__issigÇlšgf
 (
x
) \

340 :  (
x
) ==  () \

341 ? 
	`__issigÇlšg
 (
x
è: 
	`__issigÇlšgl
 (x))

	)

345 #ifdef 
__USE_MISC


349 
_IEEE_
 = -1,

350 
_SVID_
,

351 
_XOPEN_
,

352 
_POSIX_
,

353 
_ISOC_


354 } 
	t_LIB_VERSION_TYPE
;

359 
_LIB_VERSION_TYPE
 
_LIB_VERSION
;

363 #ifdeà
__USE_MISC


369 #ifdeà
__ýlu¥lus


370 
__exû±iÚ


372 
exû±iÚ


375 
ty³
;

376 *
Çme
;

377 
¬g1
;

378 
¬g2
;

379 
»tv®
;

380 
	}
};

382 #ifdeà
__ýlu¥lus


383 
	$m©h”r
 (
__exû±iÚ
 *
__exc
è
	`throw
 ();

385 
	`m©h”r
 (
exû±iÚ
 *
__exc
);

388 
	#X_TLOSS
 1.41484755040568800000e+16

	)

391 
	#DOMAIN
 1

	)

392 
	#SING
 2

	)

393 
	#OVERFLOW
 3

	)

394 
	#UNDERFLOW
 4

	)

395 
	#TLOSS
 5

	)

396 
	#PLOSS
 6

	)

399 
	#HUGE
 3.40282347e+38F

	)

403 #ifdeà
__USE_XOPEN


405 
	#MAXFLOAT
 3.40282347e+38F

	)

412 #ià
defšed
 
__USE_MISC
 || defšed 
__USE_XOPEN


413 
	#M_E
 2.7182818284590452354

	)

414 
	#M_LOG2E
 1.4426950408889634074

	)

415 
	#M_LOG10E
 0.43429448190325182765

	)

416 
	#M_LN2
 0.69314718055994530942

	)

417 
	#M_LN10
 2.30258509299404568402

	)

418 
	#M_PI
 3.14159265358979323846

	)

419 
	#M_PI_2
 1.57079632679489661923

	)

420 
	#M_PI_4
 0.78539816339744830962

	)

421 
	#M_1_PI
 0.31830988618379067154

	)

422 
	#M_2_PI
 0.63661977236758134308

	)

423 
	#M_2_SQRTPI
 1.12837916709551257390

	)

424 
	#M_SQRT2
 1.41421356237309504880

	)

425 
	#M_SQRT1_2
 0.70710678118654752440

	)

431 #ifdeà
__USE_GNU


432 
	#M_El
 2.718281828459045235360287471352662498L

	)

433 
	#M_LOG2El
 1.442695040888963407359924681001892137L

	)

434 
	#M_LOG10El
 0.434294481903251827651128918916605082L

	)

435 
	#M_LN2l
 0.693147180559945309417232121458176568L

	)

436 
	#M_LN10l
 2.302585092994045684017991454684364208L

	)

437 
	#M_PIl
 3.141592653589793238462643383279502884L

	)

438 
	#M_PI_2l
 1.570796326794896619231321691639751442L

	)

439 
	#M_PI_4l
 0.785398163397448309615660845819875721L

	)

440 
	#M_1_PIl
 0.318309886183790671537767526745028724L

	)

441 
	#M_2_PIl
 0.636619772367581343075535053490057448L

	)

442 
	#M_2_SQRTPIl
 1.128379167095512573896158903121545172L

	)

443 
	#M_SQRT2l
 1.414213562373095048801688724209698079L

	)

444 
	#M_SQRT1_2l
 0.707106781186547524400844362104849039L

	)

451 #ià
defšed
 
__STRICT_ANSI__
 && !defšed 
__NO_MATH_INLINES


452 
	#__NO_MATH_INLINES
 1

	)

455 #ià
defšed
 
__USE_ISOC99
 && 
	`__GNUC_PREREQ
(2,97)

462 
	#isg»©”
(
x
, 
y
è
	`__bužtš_isg»©”
(x, y)

	)

463 
	#isg»©”equ®
(
x
, 
y
è
	`__bužtš_isg»©”equ®
(x, y)

	)

464 
	#i¦ess
(
x
, 
y
è
	`__bužtš_i¦ess
(x, y)

	)

465 
	#i¦es£qu®
(
x
, 
y
è
	`__bužtš_i¦es£qu®
(x, y)

	)

466 
	#i¦essg»©”
(
x
, 
y
è
	`__bužtš_i¦essg»©”
(x, y)

	)

467 
	#isunÜd”ed
(
u
, 
v
è
	`__bužtš_isunÜd”ed
(u, v)

	)

471 #ifdeà
__USE_EXTERN_INLINES


472 
	~<b™s/m©hšlše.h
>

477 #ià
defšed
 
__FINITE_MATH_ONLY__
 && __FINITE_MATH_ONLY__ > 0

478 
	~<b™s/m©h-fš™e.h
>

481 #ifdeà
__USE_ISOC99


485 #iâdeà
isg»©”


486 
	#isg»©”
(
x
, 
y
) \

487 (
__ex‹nsiÚ__
 \

488 ({ 
	`__ty³of__
(
x
è
__x
 = (x); __ty³of__(
y
è
__y
 = (y); \

489 !
	`isunÜd”ed
 (
__x
, 
__y
è&& __x > __y; 
	}
}))

	)

493 #iâdeà
isg»©”equ®


494 
	#isg»©”equ®
(
x
, 
y
) \

495 (
__ex‹nsiÚ__
 \

496 ({ 
	`__ty³of__
(
x
è
__x
 = (x); __ty³of__(
y
è
__y
 = (y); \

497 !
	`isunÜd”ed
 (
__x
, 
__y
è&& __x >ð__y; }))

	)

501 #iâdeà
i¦ess


502 
	#i¦ess
(
x
, 
y
) \

503 (
__ex‹nsiÚ__
 \

504 ({ 
	`__ty³of__
(
x
è
__x
 = (x); __ty³of__(
y
è
__y
 = (y); \

505 !
	`isunÜd”ed
 (
__x
, 
__y
è&& __x < __y; }))

	)

509 #iâdeà
i¦es£qu®


510 
	#i¦es£qu®
(
x
, 
y
) \

511 (
__ex‹nsiÚ__
 \

512 ({ 
	`__ty³of__
(
x
è
__x
 = (x); __ty³of__(
y
è
__y
 = (y); \

513 !
	`isunÜd”ed
 (
__x
, 
__y
è&& __x <ð__y; }))

	)

517 #iâdeà
i¦essg»©”


518 
	#i¦essg»©”
(
x
, 
y
) \

519 (
__ex‹nsiÚ__
 \

520 ({ 
	`__ty³of__
(
x
è
__x
 = (x); __ty³of__(
y
è
__y
 = (y); \

521 !
	`isunÜd”ed
 (
__x
, 
__y
è&& (__x < __y || __y < __x); }))

	)

525 #iâdeà
isunÜd”ed


526 
	#isunÜd”ed
(
u
, 
v
) \

527 (
__ex‹nsiÚ__
 \

528 ({ 
	`__ty³of__
(
u
è
__u
 = (u); __ty³of__(
v
è
__v
 = (v); \

529 
	`åþassify
 (
__u
è=ð
FP_NAN
 || fpþassify (
__v
è=ðFP_NAN; }))

	)

534 
	g__END_DECLS


	@/usr/include/stdint.h

22 #iâdeà
_STDINT_H


23 
	#_STDINT_H
 1

	)

25 
	~<ã©u»s.h
>

26 
	~<b™s/wch¬.h
>

27 
	~<b™s/wÜdsize.h
>

34 #iâdeà
__št8_t_defšed


35 
	#__št8_t_defšed


	)

36 sigÃd 
	tšt8_t
;

37 
	tšt16_t
;

38 
	tšt32_t
;

39 #ià
__WORDSIZE
 == 64

40 
	tšt64_t
;

42 
__ex‹nsiÚ__


43 
	tšt64_t
;

48 
	tušt8_t
;

49 
	tušt16_t
;

50 #iâdeà
__ušt32_t_defšed


51 
	tušt32_t
;

52 
	#__ušt32_t_defšed


	)

54 #ià
__WORDSIZE
 == 64

55 
	tušt64_t
;

57 
__ex‹nsiÚ__


58 
	tušt64_t
;

65 sigÃd 
	tšt_Ëa¡8_t
;

66 
	tšt_Ëa¡16_t
;

67 
	tšt_Ëa¡32_t
;

68 #ià
__WORDSIZE
 == 64

69 
	tšt_Ëa¡64_t
;

71 
__ex‹nsiÚ__


72 
	tšt_Ëa¡64_t
;

76 
	tušt_Ëa¡8_t
;

77 
	tušt_Ëa¡16_t
;

78 
	tušt_Ëa¡32_t
;

79 #ià
__WORDSIZE
 == 64

80 
	tušt_Ëa¡64_t
;

82 
__ex‹nsiÚ__


83 
	tušt_Ëa¡64_t
;

90 sigÃd 
	tšt_ç¡8_t
;

91 #ià
__WORDSIZE
 == 64

92 
	tšt_ç¡16_t
;

93 
	tšt_ç¡32_t
;

94 
	tšt_ç¡64_t
;

96 
	tšt_ç¡16_t
;

97 
	tšt_ç¡32_t
;

98 
__ex‹nsiÚ__


99 
	tšt_ç¡64_t
;

103 
	tušt_ç¡8_t
;

104 #ià
__WORDSIZE
 == 64

105 
	tušt_ç¡16_t
;

106 
	tušt_ç¡32_t
;

107 
	tušt_ç¡64_t
;

109 
	tušt_ç¡16_t
;

110 
	tušt_ç¡32_t
;

111 
__ex‹nsiÚ__


112 
	tušt_ç¡64_t
;

117 #ià
__WORDSIZE
 == 64

118 #iâdeà
__šŒ_t_defšed


119 
	tšŒ_t
;

120 
	#__šŒ_t_defšed


	)

122 
	tušŒ_t
;

124 #iâdeà
__šŒ_t_defšed


125 
	tšŒ_t
;

126 
	#__šŒ_t_defšed


	)

128 
	tušŒ_t
;

133 #ià
__WORDSIZE
 == 64

134 
	tštmax_t
;

135 
	tuštmax_t
;

137 
__ex‹nsiÚ__


138 
	tštmax_t
;

139 
__ex‹nsiÚ__


140 
	tuštmax_t
;

144 #ià
__WORDSIZE
 == 64

145 
	#__INT64_C
(
c
èø## 
L


	)

146 
	#__UINT64_C
(
c
èø## 
UL


	)

148 
	#__INT64_C
(
c
èø## 
LL


	)

149 
	#__UINT64_C
(
c
èø## 
ULL


	)

155 
	#INT8_MIN
 (-128)

	)

156 
	#INT16_MIN
 (-32767-1)

	)

157 
	#INT32_MIN
 (-2147483647-1)

	)

158 
	#INT64_MIN
 (-
	`__INT64_C
(9223372036854775807)-1)

	)

160 
	#INT8_MAX
 (127)

	)

161 
	#INT16_MAX
 (32767)

	)

162 
	#INT32_MAX
 (2147483647)

	)

163 
	#INT64_MAX
 (
	`__INT64_C
(9223372036854775807))

	)

166 
	#UINT8_MAX
 (255)

	)

167 
	#UINT16_MAX
 (65535)

	)

168 
	#UINT32_MAX
 (4294967295U)

	)

169 
	#UINT64_MAX
 (
	`__UINT64_C
(18446744073709551615))

	)

173 
	#INT_LEAST8_MIN
 (-128)

	)

174 
	#INT_LEAST16_MIN
 (-32767-1)

	)

175 
	#INT_LEAST32_MIN
 (-2147483647-1)

	)

176 
	#INT_LEAST64_MIN
 (-
	`__INT64_C
(9223372036854775807)-1)

	)

178 
	#INT_LEAST8_MAX
 (127)

	)

179 
	#INT_LEAST16_MAX
 (32767)

	)

180 
	#INT_LEAST32_MAX
 (2147483647)

	)

181 
	#INT_LEAST64_MAX
 (
	`__INT64_C
(9223372036854775807))

	)

184 
	#UINT_LEAST8_MAX
 (255)

	)

185 
	#UINT_LEAST16_MAX
 (65535)

	)

186 
	#UINT_LEAST32_MAX
 (4294967295U)

	)

187 
	#UINT_LEAST64_MAX
 (
	`__UINT64_C
(18446744073709551615))

	)

191 
	#INT_FAST8_MIN
 (-128)

	)

192 #ià
__WORDSIZE
 == 64

193 
	#INT_FAST16_MIN
 (-9223372036854775807L-1)

	)

194 
	#INT_FAST32_MIN
 (-9223372036854775807L-1)

	)

196 
	#INT_FAST16_MIN
 (-2147483647-1)

	)

197 
	#INT_FAST32_MIN
 (-2147483647-1)

	)

199 
	#INT_FAST64_MIN
 (-
	`__INT64_C
(9223372036854775807)-1)

	)

201 
	#INT_FAST8_MAX
 (127)

	)

202 #ià
__WORDSIZE
 == 64

203 
	#INT_FAST16_MAX
 (9223372036854775807L)

	)

204 
	#INT_FAST32_MAX
 (9223372036854775807L)

	)

206 
	#INT_FAST16_MAX
 (2147483647)

	)

207 
	#INT_FAST32_MAX
 (2147483647)

	)

209 
	#INT_FAST64_MAX
 (
	`__INT64_C
(9223372036854775807))

	)

212 
	#UINT_FAST8_MAX
 (255)

	)

213 #ià
__WORDSIZE
 == 64

214 
	#UINT_FAST16_MAX
 (18446744073709551615UL)

	)

215 
	#UINT_FAST32_MAX
 (18446744073709551615UL)

	)

217 
	#UINT_FAST16_MAX
 (4294967295U)

	)

218 
	#UINT_FAST32_MAX
 (4294967295U)

	)

220 
	#UINT_FAST64_MAX
 (
	`__UINT64_C
(18446744073709551615))

	)

224 #ià
__WORDSIZE
 == 64

225 
	#INTPTR_MIN
 (-9223372036854775807L-1)

	)

226 
	#INTPTR_MAX
 (9223372036854775807L)

	)

227 
	#UINTPTR_MAX
 (18446744073709551615UL)

	)

229 
	#INTPTR_MIN
 (-2147483647-1)

	)

230 
	#INTPTR_MAX
 (2147483647)

	)

231 
	#UINTPTR_MAX
 (4294967295U)

	)

236 
	#INTMAX_MIN
 (-
	`__INT64_C
(9223372036854775807)-1)

	)

238 
	#INTMAX_MAX
 (
	`__INT64_C
(9223372036854775807))

	)

241 
	#UINTMAX_MAX
 (
	`__UINT64_C
(18446744073709551615))

	)

247 #ià
__WORDSIZE
 == 64

248 
	#PTRDIFF_MIN
 (-9223372036854775807L-1)

	)

249 
	#PTRDIFF_MAX
 (9223372036854775807L)

	)

251 
	#PTRDIFF_MIN
 (-2147483647-1)

	)

252 
	#PTRDIFF_MAX
 (2147483647)

	)

256 
	#SIG_ATOMIC_MIN
 (-2147483647-1)

	)

257 
	#SIG_ATOMIC_MAX
 (2147483647)

	)

260 #ià
__WORDSIZE
 == 64

261 
	#SIZE_MAX
 (18446744073709551615UL)

	)

263 #ifdeà
__WORDSIZE32_SIZE_ULONG


264 
	#SIZE_MAX
 (4294967295UL)

	)

266 
	#SIZE_MAX
 (4294967295U)

	)

271 #iâdeà
WCHAR_MIN


273 
	#WCHAR_MIN
 
__WCHAR_MIN


	)

274 
	#WCHAR_MAX
 
__WCHAR_MAX


	)

278 
	#WINT_MIN
 (0u)

	)

279 
	#WINT_MAX
 (4294967295u)

	)

282 
	#INT8_C
(
c
è
	)
c

283 
	#INT16_C
(
c
è
	)
c

284 
	#INT32_C
(
c
è
	)
c

285 #ià
__WORDSIZE
 == 64

286 
	#INT64_C
(
c
èø## 
L


	)

288 
	#INT64_C
(
c
èø## 
LL


	)

292 
	#UINT8_C
(
c
è
	)
c

293 
	#UINT16_C
(
c
è
	)
c

294 
	#UINT32_C
(
c
èø## 
U


	)

295 #ià
__WORDSIZE
 == 64

296 
	#UINT64_C
(
c
èø## 
UL


	)

298 
	#UINT64_C
(
c
èø## 
ULL


	)

302 #ià
__WORDSIZE
 == 64

303 
	#INTMAX_C
(
c
èø## 
L


	)

304 
	#UINTMAX_C
(
c
èø## 
UL


	)

306 
	#INTMAX_C
(
c
èø## 
LL


	)

307 
	#UINTMAX_C
(
c
èø## 
ULL


	)

	@/usr/include/stdio.h

23 #iâdeà
_STDIO_H


25 #ià!
defšed
 
__Ãed_FILE
 && !defšed 
__Ãed___FILE


26 
	#_STDIO_H
 1

	)

27 
	~<ã©u»s.h
>

29 
	g__BEGIN_DECLS


31 
	#__Ãed_size_t


	)

32 
	#__Ãed_NULL


	)

33 
	~<¡ddef.h
>

35 
	~<b™s/ty³s.h
>

36 
	#__Ãed_FILE


	)

37 
	#__Ãed___FILE


	)

41 #ià!
defšed
 
__FILE_defšed
 && defšed 
__Ãed_FILE


44 
	g_IO_FILE
;

46 
__BEGIN_NAMESPACE_STD


48 
_IO_FILE
 
	tFILE
;

49 
	g__END_NAMESPACE_STD


50 #ià
defšed
 
__USE_LARGEFILE64
 || defšed 
__USE_POSIX
 \

51 || 
defšed
 
	g__USE_ISOC99
 || defšed 
	g__USE_XOPEN
 \

52 || 
defšed
 
__USE_POSIX2


53 
	$__USING_NAMESPACE_STD
(
FILE
)

56 
	#__FILE_defšed
 1

	)

58 #undeà
__Ãed_FILE


61 #ià!
defšed
 
____FILE_defšed
 && defšed 
__Ãed___FILE


64 
_IO_FILE
 
	t__FILE
;

66 
	#____FILE_defšed
 1

	)

68 #undeà
__Ãed___FILE


71 #ifdef 
_STDIO_H


72 
	#_STDIO_USES_IOSTREAM


	)

74 
	~<libio.h
>

76 #ià
defšed
 
__USE_XOPEN
 || defšed 
__USE_XOPEN2K8


77 #ifdeà
__GNUC__


78 #iâdeà
_VA_LIST_DEFINED


79 
_G_va_li¡
 
	tva_li¡
;

80 
	#_VA_LIST_DEFINED


	)

83 
	~<¡d¬g.h
>

87 #ifdeà
__USE_XOPEN2K8


88 #iâdeà
__off_t_defšed


89 #iâdeà
__USE_FILE_OFFSET64


90 
__off_t
 
	toff_t
;

92 
__off64_t
 
	toff_t
;

94 
	#__off_t_defšed


	)

96 #ià
defšed
 
__USE_LARGEFILE64
 && !defšed 
__off64_t_defšed


97 
__off64_t
 
	toff64_t
;

98 
	#__off64_t_defšed


	)

101 #iâdeà
__ssize_t_defšed


102 
__ssize_t
 
	tssize_t
;

103 
	#__ssize_t_defšed


	)

108 
__BEGIN_NAMESPACE_STD


109 #iâdeà
__USE_FILE_OFFSET64


110 
_G_åos_t
 
	tåos_t
;

112 
_G_åos64_t
 
	tåos_t
;

114 
__END_NAMESPACE_STD


115 #ifdeà
__USE_LARGEFILE64


116 
_G_åos64_t
 
	tåos64_t
;

120 
	#_IOFBF
 0

	)

121 
	#_IOLBF
 1

	)

122 
	#_IONBF
 2

	)

126 #iâdeà
BUFSIZ


127 
	#BUFSIZ
 
_IO_BUFSIZ


	)

133 #iâdeà
EOF


134 
	#EOF
 (-1)

	)

140 
	#SEEK_SET
 0

	)

141 
	#SEEK_CUR
 1

	)

142 
	#SEEK_END
 2

	)

143 #ifdeà
__USE_GNU


144 
	#SEEK_DATA
 3

	)

145 
	#SEEK_HOLE
 4

	)

149 #ià
defšed
 
__USE_MISC
 || defšed 
__USE_XOPEN


151 
	#P_tmpdœ
 "/tmp"

	)

164 
	~<b™s/¡dio_lim.h
>

168 
_IO_FILE
 *
¡dš
;

169 
_IO_FILE
 *
¡dout
;

170 
_IO_FILE
 *
¡d”r
;

172 
	#¡dš
 
¡dš


	)

173 
	#¡dout
 
¡dout


	)

174 
	#¡d”r
 
¡d”r


	)

176 
__BEGIN_NAMESPACE_STD


178 
	$»move
 (cÚ¡ *
__fž’ame
è
__THROW
;

180 
	$»Çme
 (cÚ¡ *
__Þd
, cÚ¡ *
__Ãw
è
__THROW
;

181 
__END_NAMESPACE_STD


183 #ifdeà
__USE_ATFILE


185 
	$»Çm—t
 (
__Þdfd
, cÚ¡ *
__Þd
, 
__Ãwfd
,

186 cÚ¡ *
__Ãw
è
__THROW
;

189 
__BEGIN_NAMESPACE_STD


194 #iâdeà
__USE_FILE_OFFSET64


195 
FILE
 *
	$tmpfže
 (è
__wur
;

197 #ifdeà
__REDIRECT


198 
FILE
 *
	`__REDIRECT
 (
tmpfže
, (), 
tmpfže64
è
__wur
;

200 
	#tmpfže
 
tmpfže64


	)

204 #ifdeà
__USE_LARGEFILE64


205 
FILE
 *
	$tmpfže64
 (è
__wur
;

209 *
	$tm²am
 (*
__s
è
__THROW
 
__wur
;

210 
__END_NAMESPACE_STD


212 #ifdeà
__USE_MISC


215 *
	$tm²am_r
 (*
__s
è
__THROW
 
__wur
;

219 #ià
defšed
 
__USE_MISC
 || defšed 
__USE_XOPEN


227 *
	$‹m²am
 (cÚ¡ *
__dœ
, cÚ¡ *
__pfx
)

228 
__THROW
 
__©Œibu‹_m®loc__
 
__wur
;

232 
__BEGIN_NAMESPACE_STD


237 
	`fþo£
 (
FILE
 *
__¡»am
);

242 
	`fæush
 (
FILE
 *
__¡»am
);

243 
__END_NAMESPACE_STD


245 #ifdeà
__USE_MISC


252 
	`fæush_uÆocked
 (
FILE
 *
__¡»am
);

255 #ifdeà
__USE_GNU


262 
	`fþo£®l
 ();

266 
__BEGIN_NAMESPACE_STD


267 #iâdeà
__USE_FILE_OFFSET64


272 
FILE
 *
	$fÝ’
 (cÚ¡ *
__»¡riù
 
__fž’ame
,

273 cÚ¡ *
__»¡riù
 
__modes
è
__wur
;

278 
FILE
 *
	$äeÝ’
 (cÚ¡ *
__»¡riù
 
__fž’ame
,

279 cÚ¡ *
__»¡riù
 
__modes
,

280 
FILE
 *
__»¡riù
 
__¡»am
è
__wur
;

282 #ifdeà
__REDIRECT


283 
FILE
 *
	`__REDIRECT
 (
fÝ’
, (cÚ¡ *
__»¡riù
 
__fž’ame
,

284 cÚ¡ *
__»¡riù
 
__modes
), 
fÝ’64
)

285 
__wur
;

286 
FILE
 *
	`__REDIRECT
 (
äeÝ’
, (cÚ¡ *
__»¡riù
 
__fž’ame
,

287 cÚ¡ *
__»¡riù
 
__modes
,

288 
FILE
 *
__»¡riù
 
__¡»am
), 
äeÝ’64
)

289 
__wur
;

291 
	#fÝ’
 
fÝ’64


	)

292 
	#äeÝ’
 
äeÝ’64


	)

295 
__END_NAMESPACE_STD


296 #ifdeà
__USE_LARGEFILE64


297 
FILE
 *
	$fÝ’64
 (cÚ¡ *
__»¡riù
 
__fž’ame
,

298 cÚ¡ *
__»¡riù
 
__modes
è
__wur
;

299 
FILE
 *
	$äeÝ’64
 (cÚ¡ *
__»¡riù
 
__fž’ame
,

300 cÚ¡ *
__»¡riù
 
__modes
,

301 
FILE
 *
__»¡riù
 
__¡»am
è
__wur
;

304 #ifdef 
__USE_POSIX


306 
FILE
 *
	$fdÝ’
 (
__fd
, cÚ¡ *
__modes
è
__THROW
 
__wur
;

309 #ifdef 
__USE_GNU


312 
FILE
 *
	$fÝ’cook›
 (*
__»¡riù
 
__magic_cook›
,

313 cÚ¡ *
__»¡riù
 
__modes
,

314 
_IO_cook›_io_funùiÚs_t
 
__io_funcs
è
__THROW
 
__wur
;

317 #ifdeà
__USE_XOPEN2K8


319 
FILE
 *
	$fmemÝ’
 (*
__s
, 
size_t
 
__Ën
, cÚ¡ *
__modes
)

320 
__THROW
 
__wur
;

325 
FILE
 *
	$Ý’_mem¡»am
 (**
__buæoc
, 
size_t
 *
__siz–oc
è
__THROW
 
__wur
;

329 
__BEGIN_NAMESPACE_STD


332 
	$£tbuf
 (
FILE
 *
__»¡riù
 
__¡»am
, *__»¡riù 
__buf
è
__THROW
;

336 
	$£tvbuf
 (
FILE
 *
__»¡riù
 
__¡»am
, *__»¡riù 
__buf
,

337 
__modes
, 
size_t
 
__n
è
__THROW
;

338 
__END_NAMESPACE_STD


340 #ifdef 
__USE_MISC


343 
	$£tbufãr
 (
FILE
 *
__»¡riù
 
__¡»am
, *__»¡riù 
__buf
,

344 
size_t
 
__size
è
__THROW
;

347 
	$£Žšebuf
 (
FILE
 *
__¡»am
è
__THROW
;

351 
__BEGIN_NAMESPACE_STD


356 
	`årštf
 (
FILE
 *
__»¡riù
 
__¡»am
,

357 cÚ¡ *
__»¡riù
 
__fÜm©
, ...);

362 
	`´štf
 (cÚ¡ *
__»¡riù
 
__fÜm©
, ...);

364 
	$¥rštf
 (*
__»¡riù
 
__s
,

365 cÚ¡ *
__»¡riù
 
__fÜm©
, ...è
__THROWNL
;

371 
	`vårštf
 (
FILE
 *
__»¡riù
 
__s
, cÚ¡ *__»¡riù 
__fÜm©
,

372 
_G_va_li¡
 
__¬g
);

377 
	`v´štf
 (cÚ¡ *
__»¡riù
 
__fÜm©
, 
_G_va_li¡
 
__¬g
);

379 
	$v¥rštf
 (*
__»¡riù
 
__s
, cÚ¡ *__»¡riù 
__fÜm©
,

380 
_G_va_li¡
 
__¬g
è
__THROWNL
;

381 
__END_NAMESPACE_STD


383 #ià
defšed
 
__USE_ISOC99
 || defšed 
__USE_UNIX98


384 
__BEGIN_NAMESPACE_C99


386 
	$¢´štf
 (*
__»¡riù
 
__s
, 
size_t
 
__maxËn
,

387 cÚ¡ *
__»¡riù
 
__fÜm©
, ...)

388 
__THROWNL
 
	`__©Œibu‹__
 ((
	`__fÜm©__
 (
__´štf__
, 3, 4)));

390 
	$v¢´štf
 (*
__»¡riù
 
__s
, 
size_t
 
__maxËn
,

391 cÚ¡ *
__»¡riù
 
__fÜm©
, 
_G_va_li¡
 
__¬g
)

392 
__THROWNL
 
	`__©Œibu‹__
 ((
	`__fÜm©__
 (
__´štf__
, 3, 0)));

393 
__END_NAMESPACE_C99


396 #ifdeà
__USE_GNU


399 
	$va¥rštf
 (**
__»¡riù
 
__±r
, cÚ¡ *__»¡riù 
__f
,

400 
_G_va_li¡
 
__¬g
)

401 
__THROWNL
 
	`__©Œibu‹__
 ((
	$__fÜm©__
 (
__´štf__
, 2, 0))è
__wur
;

402 
	$__a¥rštf
 (**
__»¡riù
 
__±r
,

403 cÚ¡ *
__»¡riù
 
__fmt
, ...)

404 
__THROWNL
 
	`__©Œibu‹__
 ((
	$__fÜm©__
 (
__´štf__
, 2, 3))è
__wur
;

405 
	$a¥rštf
 (**
__»¡riù
 
__±r
,

406 cÚ¡ *
__»¡riù
 
__fmt
, ...)

407 
__THROWNL
 
	`__©Œibu‹__
 ((
	$__fÜm©__
 (
__´štf__
, 2, 3))è
__wur
;

410 #ifdeà
__USE_XOPEN2K8


412 
	$vd´štf
 (
__fd
, cÚ¡ *
__»¡riù
 
__fmt
,

413 
_G_va_li¡
 
__¬g
)

414 
	`__©Œibu‹__
 ((
	`__fÜm©__
 (
__´štf__
, 2, 0)));

415 
	$d´štf
 (
__fd
, cÚ¡ *
__»¡riù
 
__fmt
, ...)

416 
	`__©Œibu‹__
 ((
	`__fÜm©__
 (
__´štf__
, 2, 3)));

420 
__BEGIN_NAMESPACE_STD


425 
	$fsÿnf
 (
FILE
 *
__»¡riù
 
__¡»am
,

426 cÚ¡ *
__»¡riù
 
__fÜm©
, ...è
__wur
;

431 
	$sÿnf
 (cÚ¡ *
__»¡riù
 
__fÜm©
, ...è
__wur
;

433 
	$ssÿnf
 (cÚ¡ *
__»¡riù
 
__s
,

434 cÚ¡ *
__»¡riù
 
__fÜm©
, ...è
__THROW
;

436 #ià
defšed
 
__USE_ISOC99
 && !defšed 
__USE_GNU
 \

437 && (!
defšed
 
__LDBL_COMPAT
 || !defšed 
__REDIRECT
) \

438 && (
defšed
 
__STRICT_ANSI__
 || defšed 
__USE_XOPEN2K
)

439 #ifdeà
__REDIRECT


443 
	`__REDIRECT
 (
fsÿnf
, (
FILE
 *
__»¡riù
 
__¡»am
,

444 cÚ¡ *
__»¡riù
 
__fÜm©
, ...),

445 
__isoc99_fsÿnf
è
__wur
;

446 
	`__REDIRECT
 (
sÿnf
, (cÚ¡ *
__»¡riù
 
__fÜm©
, ...),

447 
__isoc99_sÿnf
è
__wur
;

448 
	`__REDIRECT_NTH
 (
ssÿnf
, (cÚ¡ *
__»¡riù
 
__s
,

449 cÚ¡ *
__»¡riù
 
__fÜm©
, ...),

450 
__isoc99_ssÿnf
);

452 
	$__isoc99_fsÿnf
 (
FILE
 *
__»¡riù
 
__¡»am
,

453 cÚ¡ *
__»¡riù
 
__fÜm©
, ...è
__wur
;

454 
	$__isoc99_sÿnf
 (cÚ¡ *
__»¡riù
 
__fÜm©
, ...è
__wur
;

455 
	$__isoc99_ssÿnf
 (cÚ¡ *
__»¡riù
 
__s
,

456 cÚ¡ *
__»¡riù
 
__fÜm©
, ...è
__THROW
;

457 
	#fsÿnf
 
__isoc99_fsÿnf


	)

458 
	#sÿnf
 
__isoc99_sÿnf


	)

459 
	#ssÿnf
 
__isoc99_ssÿnf


	)

463 
__END_NAMESPACE_STD


465 #ifdef 
__USE_ISOC99


466 
__BEGIN_NAMESPACE_C99


471 
	$vfsÿnf
 (
FILE
 *
__»¡riù
 
__s
, cÚ¡ *__»¡riù 
__fÜm©
,

472 
_G_va_li¡
 
__¬g
)

473 
	`__©Œibu‹__
 ((
	$__fÜm©__
 (
__sÿnf__
, 2, 0))è
__wur
;

479 
	$vsÿnf
 (cÚ¡ *
__»¡riù
 
__fÜm©
, 
_G_va_li¡
 
__¬g
)

480 
	`__©Œibu‹__
 ((
	$__fÜm©__
 (
__sÿnf__
, 1, 0))è
__wur
;

483 
	$vssÿnf
 (cÚ¡ *
__»¡riù
 
__s
,

484 cÚ¡ *
__»¡riù
 
__fÜm©
, 
_G_va_li¡
 
__¬g
)

485 
__THROW
 
	`__©Œibu‹__
 ((
	`__fÜm©__
 (
__sÿnf__
, 2, 0)));

487 #ià!
defšed
 
__USE_GNU
 \

488 && (!
defšed
 
__LDBL_COMPAT
 || !defšed 
__REDIRECT
) \

489 && (
defšed
 
__STRICT_ANSI__
 || defšed 
__USE_XOPEN2K
)

490 #ifdeà
__REDIRECT


494 
	`__REDIRECT
 (
vfsÿnf
,

495 (
FILE
 *
__»¡riù
 
__s
,

496 cÚ¡ *
__»¡riù
 
__fÜm©
, 
_G_va_li¡
 
__¬g
),

497 
__isoc99_vfsÿnf
)

498 
	`__©Œibu‹__
 ((
	$__fÜm©__
 (
__sÿnf__
, 2, 0))è
__wur
;

499 
	`__REDIRECT
 (
vsÿnf
, (cÚ¡ *
__»¡riù
 
__fÜm©
,

500 
_G_va_li¡
 
__¬g
), 
__isoc99_vsÿnf
)

501 
	`__©Œibu‹__
 ((
	$__fÜm©__
 (
__sÿnf__
, 1, 0))è
__wur
;

502 
	`__REDIRECT_NTH
 (
vssÿnf
,

503 (cÚ¡ *
__»¡riù
 
__s
,

504 cÚ¡ *
__»¡riù
 
__fÜm©
,

505 
_G_va_li¡
 
__¬g
), 
__isoc99_vssÿnf
)

506 
	`__©Œibu‹__
 ((
	`__fÜm©__
 (
__sÿnf__
, 2, 0)));

508 
	$__isoc99_vfsÿnf
 (
FILE
 *
__»¡riù
 
__s
,

509 cÚ¡ *
__»¡riù
 
__fÜm©
,

510 
_G_va_li¡
 
__¬g
è
__wur
;

511 
	$__isoc99_vsÿnf
 (cÚ¡ *
__»¡riù
 
__fÜm©
,

512 
_G_va_li¡
 
__¬g
è
__wur
;

513 
	$__isoc99_vssÿnf
 (cÚ¡ *
__»¡riù
 
__s
,

514 cÚ¡ *
__»¡riù
 
__fÜm©
,

515 
_G_va_li¡
 
__¬g
è
__THROW
;

516 
	#vfsÿnf
 
__isoc99_vfsÿnf


	)

517 
	#vsÿnf
 
__isoc99_vsÿnf


	)

518 
	#vssÿnf
 
__isoc99_vssÿnf


	)

522 
__END_NAMESPACE_C99


526 
__BEGIN_NAMESPACE_STD


531 
	`fg‘c
 (
FILE
 *
__¡»am
);

532 
	`g‘c
 (
FILE
 *
__¡»am
);

538 
	`g‘ch¬
 ();

539 
__END_NAMESPACE_STD


543 
	#g‘c
(
_å
è
	`_IO_g‘c
 (_å)

	)

545 #ifdeà
__USE_POSIX


550 
	`g‘c_uÆocked
 (
FILE
 *
__¡»am
);

551 
	`g‘ch¬_uÆocked
 ();

554 #ifdeà
__USE_MISC


561 
	`fg‘c_uÆocked
 (
FILE
 *
__¡»am
);

565 
__BEGIN_NAMESPACE_STD


573 
	`åutc
 (
__c
, 
FILE
 *
__¡»am
);

574 
	`putc
 (
__c
, 
FILE
 *
__¡»am
);

580 
	`putch¬
 (
__c
);

581 
__END_NAMESPACE_STD


585 
	#putc
(
_ch
, 
_å
è
	`_IO_putc
 (_ch, _å)

	)

587 #ifdeà
__USE_MISC


594 
	`åutc_uÆocked
 (
__c
, 
FILE
 *
__¡»am
);

597 #ifdeà
__USE_POSIX


602 
	`putc_uÆocked
 (
__c
, 
FILE
 *
__¡»am
);

603 
	`putch¬_uÆocked
 (
__c
);

607 #ià
defšed
 
__USE_MISC
 \

608 || (
defšed
 
__USE_XOPEN
 && !defšed 
__USE_XOPEN2K
)

610 
	`g‘w
 (
FILE
 *
__¡»am
);

613 
	`putw
 (
__w
, 
FILE
 *
__¡»am
);

617 
__BEGIN_NAMESPACE_STD


622 *
	$fg‘s
 (*
__»¡riù
 
__s
, 
__n
, 
FILE
 *__»¡riù 
__¡»am
)

623 
__wur
;

625 #ià!
defšed
 
__USE_ISOC11
 \

626 || (
defšed
 
__ýlu¥lus
 && __cplusplus <= 201103L)

638 *
	$g‘s
 (*
__s
è
__wur
 
__©Œibu‹_d•»ÿ‹d__
;

640 
__END_NAMESPACE_STD


642 #ifdeà
__USE_GNU


649 *
	$fg‘s_uÆocked
 (*
__»¡riù
 
__s
, 
__n
,

650 
FILE
 *
__»¡riù
 
__¡»am
è
__wur
;

654 #ifdef 
__USE_XOPEN2K8


665 
_IO_ssize_t
 
	$__g‘d–im
 (**
__»¡riù
 
__lš•Œ
,

666 
size_t
 *
__»¡riù
 
__n
, 
__d–im™”
,

667 
FILE
 *
__»¡riù
 
__¡»am
è
__wur
;

668 
_IO_ssize_t
 
	$g‘d–im
 (**
__»¡riù
 
__lš•Œ
,

669 
size_t
 *
__»¡riù
 
__n
, 
__d–im™”
,

670 
FILE
 *
__»¡riù
 
__¡»am
è
__wur
;

678 
_IO_ssize_t
 
	$g‘lše
 (**
__»¡riù
 
__lš•Œ
,

679 
size_t
 *
__»¡riù
 
__n
,

680 
FILE
 *
__»¡riù
 
__¡»am
è
__wur
;

684 
__BEGIN_NAMESPACE_STD


689 
	`åuts
 (cÚ¡ *
__»¡riù
 
__s
, 
FILE
 *__»¡riù 
__¡»am
);

695 
	`puts
 (cÚ¡ *
__s
);

702 
	`ung‘c
 (
__c
, 
FILE
 *
__¡»am
);

709 
size_t
 
	$ä—d
 (*
__»¡riù
 
__±r
, 
size_t
 
__size
,

710 
size_t
 
__n
, 
FILE
 *
__»¡riù
 
__¡»am
è
__wur
;

715 
size_t
 
	`fwr™e
 (cÚ¡ *
__»¡riù
 
__±r
, size_ˆ
__size
,

716 
size_t
 
__n
, 
FILE
 *
__»¡riù
 
__s
);

717 
__END_NAMESPACE_STD


719 #ifdeà
__USE_GNU


726 
	`åuts_uÆocked
 (cÚ¡ *
__»¡riù
 
__s
,

727 
FILE
 *
__»¡riù
 
__¡»am
);

730 #ifdeà
__USE_MISC


737 
size_t
 
	$ä—d_uÆocked
 (*
__»¡riù
 
__±r
, 
size_t
 
__size
,

738 
size_t
 
__n
, 
FILE
 *
__»¡riù
 
__¡»am
è
__wur
;

739 
size_t
 
	`fwr™e_uÆocked
 (cÚ¡ *
__»¡riù
 
__±r
, size_ˆ
__size
,

740 
size_t
 
__n
, 
FILE
 *
__»¡riù
 
__¡»am
);

744 
__BEGIN_NAMESPACE_STD


749 
	`f£ek
 (
FILE
 *
__¡»am
, 
__off
, 
__wh’û
);

754 
	$á–l
 (
FILE
 *
__¡»am
è
__wur
;

759 
	`»wšd
 (
FILE
 *
__¡»am
);

760 
__END_NAMESPACE_STD


767 #ià
defšed
 
__USE_LARGEFILE
 || defšed 
__USE_XOPEN2K


768 #iâdeà
__USE_FILE_OFFSET64


773 
	`f£eko
 (
FILE
 *
__¡»am
, 
__off_t
 
__off
, 
__wh’û
);

778 
__off_t
 
	$á–lo
 (
FILE
 *
__¡»am
è
__wur
;

780 #ifdeà
__REDIRECT


781 
	`__REDIRECT
 (
f£eko
,

782 (
FILE
 *
__¡»am
, 
__off64_t
 
__off
, 
__wh’û
),

783 
f£eko64
);

784 
__off64_t
 
	`__REDIRECT
 (
á–lo
, (
FILE
 *
__¡»am
), 
á–lo64
);

786 
	#f£eko
 
f£eko64


	)

787 
	#á–lo
 
á–lo64


	)

792 
__BEGIN_NAMESPACE_STD


793 #iâdeà
__USE_FILE_OFFSET64


798 
	`fg‘pos
 (
FILE
 *
__»¡riù
 
__¡»am
, 
åos_t
 *__»¡riù 
__pos
);

803 
	`f£os
 (
FILE
 *
__¡»am
, cÚ¡ 
åos_t
 *
__pos
);

805 #ifdeà
__REDIRECT


806 
	`__REDIRECT
 (
fg‘pos
, (
FILE
 *
__»¡riù
 
__¡»am
,

807 
åos_t
 *
__»¡riù
 
__pos
), 
fg‘pos64
);

808 
	`__REDIRECT
 (
f£os
,

809 (
FILE
 *
__¡»am
, cÚ¡ 
åos_t
 *
__pos
), 
f£os64
);

811 
	#fg‘pos
 
fg‘pos64


	)

812 
	#f£os
 
f£os64


	)

815 
__END_NAMESPACE_STD


817 #ifdeà
__USE_LARGEFILE64


818 
	`f£eko64
 (
FILE
 *
__¡»am
, 
__off64_t
 
__off
, 
__wh’û
);

819 
__off64_t
 
	$á–lo64
 (
FILE
 *
__¡»am
è
__wur
;

820 
	`fg‘pos64
 (
FILE
 *
__»¡riù
 
__¡»am
, 
åos64_t
 *__»¡riù 
__pos
);

821 
	`f£os64
 (
FILE
 *
__¡»am
, cÚ¡ 
åos64_t
 *
__pos
);

824 
__BEGIN_NAMESPACE_STD


826 
	$þ—»¼
 (
FILE
 *
__¡»am
è
__THROW
;

828 
	$ãof
 (
FILE
 *
__¡»am
è
__THROW
 
__wur
;

830 
	$ã¼Ü
 (
FILE
 *
__¡»am
è
__THROW
 
__wur
;

831 
__END_NAMESPACE_STD


833 #ifdeà
__USE_MISC


835 
	$þ—»¼_uÆocked
 (
FILE
 *
__¡»am
è
__THROW
;

836 
	$ãof_uÆocked
 (
FILE
 *
__¡»am
è
__THROW
 
__wur
;

837 
	$ã¼Ü_uÆocked
 (
FILE
 *
__¡»am
è
__THROW
 
__wur
;

841 
__BEGIN_NAMESPACE_STD


846 
	`³¼Ü
 (cÚ¡ *
__s
);

847 
__END_NAMESPACE_STD


853 
	~<b™s/sys_”¾i¡.h
>

856 #ifdef 
__USE_POSIX


858 
	$fž’o
 (
FILE
 *
__¡»am
è
__THROW
 
__wur
;

861 #ifdeà
__USE_MISC


863 
	$fž’o_uÆocked
 (
FILE
 *
__¡»am
è
__THROW
 
__wur
;

867 #ifdeà
__USE_POSIX2


872 
FILE
 *
	$pÝ’
 (cÚ¡ *
__commªd
, cÚ¡ *
__modes
è
__wur
;

878 
	`pþo£
 (
FILE
 *
__¡»am
);

882 #ifdef 
__USE_POSIX


884 *
	$ù”mid
 (*
__s
è
__THROW
;

888 #ifdeà
__USE_XOPEN


890 *
	`cu£rid
 (*
__s
);

894 #ifdef 
__USE_GNU


895 
ob¡ack
;

898 
	$ob¡ack_´štf
 (
ob¡ack
 *
__»¡riù
 
__ob¡ack
,

899 cÚ¡ *
__»¡riù
 
__fÜm©
, ...)

900 
__THROWNL
 
	`__©Œibu‹__
 ((
	`__fÜm©__
 (
__´štf__
, 2, 3)));

901 
	$ob¡ack_v´štf
 (
ob¡ack
 *
__»¡riù
 
__ob¡ack
,

902 cÚ¡ *
__»¡riù
 
__fÜm©
,

903 
_G_va_li¡
 
__¬gs
)

904 
__THROWNL
 
	`__©Œibu‹__
 ((
	`__fÜm©__
 (
__´štf__
, 2, 0)));

908 #ifdeà
__USE_POSIX


912 
	$æockfže
 (
FILE
 *
__¡»am
è
__THROW
;

916 
	$árylockfže
 (
FILE
 *
__¡»am
è
__THROW
 
__wur
;

919 
	$fuÆockfže
 (
FILE
 *
__¡»am
è
__THROW
;

922 #ià
defšed
 
__USE_XOPEN
 && !defšed 
__USE_XOPEN2K
 && !defšed 
__USE_GNU


926 
	#__Ãed_g‘Ýt


	)

927 
	~<g‘Ýt.h
>

932 #ifdeà
__USE_EXTERN_INLINES


933 
	~<b™s/¡dio.h
>

935 #ià
__USE_FORTIFY_LEVEL
 > 0 && 
defšed
 
__fÜtify_funùiÚ


936 
	~<b™s/¡dio2.h
>

938 #ifdeà
__LDBL_COMPAT


939 
	~<b™s/¡dio-ldbl.h
>

942 
__END_DECLS


	@/usr/include/string.h

22 #iâdef 
_STRING_H


23 
	#_STRING_H
 1

	)

25 
	~<ã©u»s.h
>

27 
	g__BEGIN_DECLS


30 
	#__Ãed_size_t


	)

31 
	#__Ãed_NULL


	)

32 
	~<¡ddef.h
>

35 #ià
defšed
 
__ýlu¥lus
 && 
__GNUC_PREREQ
 (4, 4)

36 
	#__CORRECT_ISO_CPP_STRING_H_PROTO


	)

40 
__BEGIN_NAMESPACE_STD


42 *
	$memýy
 (*
__»¡riù
 
__de¡
, cÚ¡ *__»¡riù 
__¤c
,

43 
size_t
 
__n
è
__THROW
 
	`__nÚnuÎ
 ((1, 2));

46 *
	$memmove
 (*
__de¡
, cÚ¡ *
__¤c
, 
size_t
 
__n
)

47 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

48 
__END_NAMESPACE_STD


53 #ià
defšed
 
__USE_MISC
 || defšed 
__USE_XOPEN


54 *
	$memcýy
 (*
__»¡riù
 
__de¡
, cÚ¡ *__»¡riù 
__¤c
,

55 
__c
, 
size_t
 
__n
)

56 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

60 
__BEGIN_NAMESPACE_STD


62 *
	$mem£t
 (*
__s
, 
__c
, 
size_t
 
__n
è
__THROW
 
	`__nÚnuÎ
 ((1));

65 
	$memcmp
 (cÚ¡ *
__s1
, cÚ¡ *
__s2
, 
size_t
 
__n
)

66 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

69 #ifdeà
__CORRECT_ISO_CPP_STRING_H_PROTO


72 *
	`memchr
 (*
__s
, 
__c
, 
size_t
 
__n
)

73 
__THROW
 
	`__asm
 ("memchr"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

74 cÚ¡ *
	`memchr
 (cÚ¡ *
__s
, 
__c
, 
size_t
 
__n
)

75 
__THROW
 
	`__asm
 ("memchr"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

77 #ifdeà
__OPTIMIZE__


78 
__ex‹º_®ways_šlše
 *

79 
	`memchr
 (*
__s
, 
__c
, 
size_t
 
__n
è
__THROW


81  
	`__bužtš_memchr
 (
__s
, 
__c
, 
__n
);

84 
__ex‹º_®ways_šlše
 const *

85 
	`memchr
 (cÚ¡ *
__s
, 
__c
, 
size_t
 
__n
è
__THROW


87  
	`__bužtš_memchr
 (
__s
, 
__c
, 
__n
);

90 
	}
}

92 *
	$memchr
 (cÚ¡ *
__s
, 
__c
, 
size_t
 
__n
)

93 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

95 
__END_NAMESPACE_STD


97 #ifdeà
__USE_GNU


100 #ifdeà
__CORRECT_ISO_CPP_STRING_H_PROTO


101 "C++" *
	$¿wmemchr
 (*
__s
, 
__c
)

102 
__THROW
 
	`__asm
 ("¿wmemchr"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

103 "C++" cÚ¡ *
	$¿wmemchr
 (cÚ¡ *
__s
, 
__c
)

104 
__THROW
 
	`__asm
 ("¿wmemchr"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

106 *
	$¿wmemchr
 (cÚ¡ *
__s
, 
__c
)

107 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

111 #ifdeà
__CORRECT_ISO_CPP_STRING_H_PROTO


112 "C++" *
	$memrchr
 (*
__s
, 
__c
, 
size_t
 
__n
)

113 
__THROW
 
	`__asm
 ("memrchr"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

114 "C++" cÚ¡ *
	$memrchr
 (cÚ¡ *
__s
, 
__c
, 
size_t
 
__n
)

115 
__THROW
 
	`__asm
 ("memrchr"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

117 *
	$memrchr
 (cÚ¡ *
__s
, 
__c
, 
size_t
 
__n
)

118 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

123 
__BEGIN_NAMESPACE_STD


125 *
	$¡rýy
 (*
__»¡riù
 
__de¡
, cÚ¡ *__»¡riù 
__¤c
)

126 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

128 *
	$¡ºýy
 (*
__»¡riù
 
__de¡
,

129 cÚ¡ *
__»¡riù
 
__¤c
, 
size_t
 
__n
)

130 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

133 *
	$¡rÿt
 (*
__»¡riù
 
__de¡
, cÚ¡ *__»¡riù 
__¤c
)

134 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

136 *
	$¡ºÿt
 (*
__»¡riù
 
__de¡
, cÚ¡ *__»¡riù 
__¤c
,

137 
size_t
 
__n
è
__THROW
 
	`__nÚnuÎ
 ((1, 2));

140 
	$¡rcmp
 (cÚ¡ *
__s1
, cÚ¡ *
__s2
)

141 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

143 
	$¡ºcmp
 (cÚ¡ *
__s1
, cÚ¡ *
__s2
, 
size_t
 
__n
)

144 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

147 
	$¡rcÞl
 (cÚ¡ *
__s1
, cÚ¡ *
__s2
)

148 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

150 
size_t
 
	$¡rxäm
 (*
__»¡riù
 
__de¡
,

151 cÚ¡ *
__»¡riù
 
__¤c
, 
size_t
 
__n
)

152 
__THROW
 
	`__nÚnuÎ
 ((2));

153 
__END_NAMESPACE_STD


155 #ifdeà
__USE_XOPEN2K8


159 
	~<xloÿË.h
>

162 
	$¡rcÞl_l
 (cÚ¡ *
__s1
, cÚ¡ *
__s2
, 
__loÿË_t
 
__l
)

163 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2, 3));

165 
size_t
 
	$¡rxäm_l
 (*
__de¡
, cÚ¡ *
__¤c
, 
size_t
 
__n
,

166 
__loÿË_t
 
__l
è
__THROW
 
	`__nÚnuÎ
 ((2, 4));

169 #ià
defšed
 
__USE_XOPEN_EXTENDED
 || defšed 
__USE_XOPEN2K8


171 *
	$¡rdup
 (cÚ¡ *
__s
)

172 
__THROW
 
__©Œibu‹_m®loc__
 
	`__nÚnuÎ
 ((1));

178 #ià
defšed
 
__USE_XOPEN2K8


179 *
	$¡ºdup
 (cÚ¡ *
__¡ršg
, 
size_t
 
__n
)

180 
__THROW
 
__©Œibu‹_m®loc__
 
	`__nÚnuÎ
 ((1));

183 #ià
defšed
 
__USE_GNU
 && defšed 
__GNUC__


185 
	#¡rdu·
(
s
) \

186 (
__ex‹nsiÚ__
 \

188 cÚ¡ *
__Þd
 = (
s
); \

189 
size_t
 
__Ën
 = 
	`¡¾’
 (
__Þd
) + 1; \

190 *
__Ãw
 = (*è
	`__bužtš_®loÿ
 (
__Ën
); \

191 (*è
	`memýy
 (
__Ãw
, 
__Þd
, 
__Ën
); \

192 
	}
}))

	)

195 
	#¡ºdu·
(
s
, 
n
) \

196 (
__ex‹nsiÚ__
 \

198 cÚ¡ *
__Þd
 = (
s
); \

199 
size_t
 
__Ën
 = 
	`¡ºËn
 (
__Þd
, (
n
)); \

200 *
__Ãw
 = (*è
	`__bužtš_®loÿ
 (
__Ën
 + 1); \

201 
__Ãw
[
__Ën
] = '\0'; \

202 (*è
	`memýy
 (
__Ãw
, 
__Þd
, 
__Ën
); \

203 }))

	)

206 
	g__BEGIN_NAMESPACE_STD


208 #ifdeà
__CORRECT_ISO_CPP_STRING_H_PROTO


211 *
¡rchr
 (*
__s
, 
__c
)

212 
__THROW
 
__asm
 ("¡rchr"è
__©Œibu‹_pu»__
 
__nÚnuÎ
 ((1));

213 cÚ¡ *
¡rchr
 (cÚ¡ *
__s
, 
__c
)

214 
__THROW
 
__asm
 ("¡rchr"è
__©Œibu‹_pu»__
 
__nÚnuÎ
 ((1));

216 #ifdeà
__OPTIMIZE__


217 
__ex‹º_®ways_šlše
 *

218 
¡rchr
 (*
__s
, 
__c
è
	g__THROW


220  
__bužtš_¡rchr
 (
__s
, 
__c
);

223 
__ex‹º_®ways_šlše
 const *

224 
¡rchr
 (cÚ¡ *
__s
, 
__c
è
	g__THROW


226  
__bužtš_¡rchr
 (
__s
, 
__c
);

231 *
	$¡rchr
 (cÚ¡ *
__s
, 
__c
)

232 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

235 #ifdeà
__CORRECT_ISO_CPP_STRING_H_PROTO


238 *
	`¡¼chr
 (*
__s
, 
__c
)

239 
__THROW
 
	`__asm
 ("¡¼chr"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

240 cÚ¡ *
	`¡¼chr
 (cÚ¡ *
__s
, 
__c
)

241 
__THROW
 
	`__asm
 ("¡¼chr"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

243 #ifdeà
__OPTIMIZE__


244 
__ex‹º_®ways_šlše
 *

245 
	`¡¼chr
 (*
__s
, 
__c
è
__THROW


247  
	`__bužtš_¡¼chr
 (
__s
, 
__c
);

250 
__ex‹º_®ways_šlše
 const *

251 
	`¡¼chr
 (cÚ¡ *
__s
, 
__c
è
__THROW


253  
	`__bužtš_¡¼chr
 (
__s
, 
__c
);

256 
	}
}

258 *
	$¡¼chr
 (cÚ¡ *
__s
, 
__c
)

259 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

261 
__END_NAMESPACE_STD


263 #ifdeà
__USE_GNU


266 #ifdeà
__CORRECT_ISO_CPP_STRING_H_PROTO


267 "C++" *
	$¡rchºul
 (*
__s
, 
__c
)

268 
__THROW
 
	`__asm
 ("¡rchºul"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

269 "C++" cÚ¡ *
	$¡rchºul
 (cÚ¡ *
__s
, 
__c
)

270 
__THROW
 
	`__asm
 ("¡rchºul"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

272 *
	$¡rchºul
 (cÚ¡ *
__s
, 
__c
)

273 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

277 
__BEGIN_NAMESPACE_STD


280 
size_t
 
	$¡rc¥n
 (cÚ¡ *
__s
, cÚ¡ *
__»jeù
)

281 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

284 
size_t
 
	$¡r¥n
 (cÚ¡ *
__s
, cÚ¡ *
__acû±
)

285 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

287 #ifdeà
__CORRECT_ISO_CPP_STRING_H_PROTO


290 *
	`¡½brk
 (*
__s
, cÚ¡ *
__acû±
)

291 
__THROW
 
	`__asm
 ("¡½brk"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

292 cÚ¡ *
	`¡½brk
 (cÚ¡ *
__s
, cÚ¡ *
__acû±
)

293 
__THROW
 
	`__asm
 ("¡½brk"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

295 #ifdeà
__OPTIMIZE__


296 
__ex‹º_®ways_šlše
 *

297 
	`¡½brk
 (*
__s
, cÚ¡ *
__acû±
è
__THROW


299  
	`__bužtš_¡½brk
 (
__s
, 
__acû±
);

302 
__ex‹º_®ways_šlše
 const *

303 
	`¡½brk
 (cÚ¡ *
__s
, cÚ¡ *
__acû±
è
__THROW


305  
	`__bužtš_¡½brk
 (
__s
, 
__acû±
);

308 
	}
}

310 *
	$¡½brk
 (cÚ¡ *
__s
, cÚ¡ *
__acû±
)

311 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

314 #ifdeà
__CORRECT_ISO_CPP_STRING_H_PROTO


317 *
	`¡r¡r
 (*
__hay¡ack
, cÚ¡ *
__ÃedË
)

318 
__THROW
 
	`__asm
 ("¡r¡r"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

319 cÚ¡ *
	`¡r¡r
 (cÚ¡ *
__hay¡ack
, cÚ¡ *
__ÃedË
)

320 
__THROW
 
	`__asm
 ("¡r¡r"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

322 #ifdeà
__OPTIMIZE__


323 
__ex‹º_®ways_šlše
 *

324 
	`¡r¡r
 (*
__hay¡ack
, cÚ¡ *
__ÃedË
è
__THROW


326  
	`__bužtš_¡r¡r
 (
__hay¡ack
, 
__ÃedË
);

329 
__ex‹º_®ways_šlše
 const *

330 
	`¡r¡r
 (cÚ¡ *
__hay¡ack
, cÚ¡ *
__ÃedË
è
__THROW


332  
	`__bužtš_¡r¡r
 (
__hay¡ack
, 
__ÃedË
);

335 
	}
}

337 *
	$¡r¡r
 (cÚ¡ *
__hay¡ack
, cÚ¡ *
__ÃedË
)

338 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

343 *
	$¡¹ok
 (*
__»¡riù
 
__s
, cÚ¡ *__»¡riù 
__d–im
)

344 
__THROW
 
	`__nÚnuÎ
 ((2));

345 
__END_NAMESPACE_STD


349 *
	$__¡¹ok_r
 (*
__»¡riù
 
__s
,

350 cÚ¡ *
__»¡riù
 
__d–im
,

351 **
__»¡riù
 
__§ve_±r
)

352 
__THROW
 
	`__nÚnuÎ
 ((2, 3));

353 #ifdeà
__USE_POSIX


354 *
	$¡¹ok_r
 (*
__»¡riù
 
__s
, cÚ¡ *__»¡riù 
__d–im
,

355 **
__»¡riù
 
__§ve_±r
)

356 
__THROW
 
	`__nÚnuÎ
 ((2, 3));

359 #ifdeà
__USE_GNU


361 #ifdeà
__CORRECT_ISO_CPP_STRING_H_PROTO


362 "C++" *
	$¡rÿ£¡r
 (*
__hay¡ack
, cÚ¡ *
__ÃedË
)

363 
__THROW
 
	`__asm
 ("¡rÿ£¡r"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

364 "C++" cÚ¡ *
	$¡rÿ£¡r
 (cÚ¡ *
__hay¡ack
,

365 cÚ¡ *
__ÃedË
)

366 
__THROW
 
	`__asm
 ("¡rÿ£¡r"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

368 *
	$¡rÿ£¡r
 (cÚ¡ *
__hay¡ack
, cÚ¡ *
__ÃedË
)

369 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

373 #ifdeà
__USE_GNU


377 *
	$memmem
 (cÚ¡ *
__hay¡ack
, 
size_t
 
__hay¡ackËn
,

378 cÚ¡ *
__ÃedË
, 
size_t
 
__ÃedËËn
)

379 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 3));

383 *
	$__mempýy
 (*
__»¡riù
 
__de¡
,

384 cÚ¡ *
__»¡riù
 
__¤c
, 
size_t
 
__n
)

385 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

386 *
	$mempýy
 (*
__»¡riù
 
__de¡
,

387 cÚ¡ *
__»¡riù
 
__¤c
, 
size_t
 
__n
)

388 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

392 
__BEGIN_NAMESPACE_STD


394 
size_t
 
	$¡¾’
 (cÚ¡ *
__s
)

395 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

396 
__END_NAMESPACE_STD


398 #ifdef 
__USE_XOPEN2K8


401 
size_t
 
	$¡ºËn
 (cÚ¡ *
__¡ršg
, 
size_t
 
__maxËn
)

402 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

406 
__BEGIN_NAMESPACE_STD


408 *
	$¡»¼Ü
 (
__”ºum
è
__THROW
;

409 
__END_NAMESPACE_STD


410 #ifdeà
__USE_XOPEN2K


418 #ià
defšed
 
__USE_XOPEN2K
 && !defšed 
__USE_GNU


421 #ifdeà
__REDIRECT_NTH


422 
	`__REDIRECT_NTH
 (
¡»¼Ü_r
,

423 (
__”ºum
, *
__buf
, 
size_t
 
__buæ’
),

424 
__xpg_¡»¼Ü_r
è
	`__nÚnuÎ
 ((2));

426 
	$__xpg_¡»¼Ü_r
 (
__”ºum
, *
__buf
, 
size_t
 
__buæ’
)

427 
__THROW
 
	`__nÚnuÎ
 ((2));

428 
	#¡»¼Ü_r
 
__xpg_¡»¼Ü_r


	)

433 *
	$¡»¼Ü_r
 (
__”ºum
, *
__buf
, 
size_t
 
__buæ’
)

434 
__THROW
 
	`__nÚnuÎ
 ((2)è
__wur
;

438 #ifdeà
__USE_XOPEN2K8


440 *
	$¡»¼Ü_l
 (
__”ºum
, 
__loÿË_t
 
__l
è
__THROW
;

446 
	$__bz”o
 (*
__s
, 
size_t
 
__n
è
__THROW
 
	`__nÚnuÎ
 ((1));

448 #ifdeà
__USE_MISC


450 
	$bcÝy
 (cÚ¡ *
__¤c
, *
__de¡
, 
size_t
 
__n
)

451 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

454 
	$bz”o
 (*
__s
, 
size_t
 
__n
è
__THROW
 
	`__nÚnuÎ
 ((1));

457 
	$bcmp
 (cÚ¡ *
__s1
, cÚ¡ *
__s2
, 
size_t
 
__n
)

458 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

461 #ifdeà
__CORRECT_ISO_CPP_STRING_H_PROTO


464 *
	`šdex
 (*
__s
, 
__c
)

465 
__THROW
 
	`__asm
 ("šdex"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

466 cÚ¡ *
	`šdex
 (cÚ¡ *
__s
, 
__c
)

467 
__THROW
 
	`__asm
 ("šdex"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

469 #ià
defšed
 
__OPTIMIZE__
 && !defšed 
__CORRECT_ISO_CPP_STRINGS_H_PROTO


470 
__ex‹º_®ways_šlše
 *

471 
	`šdex
 (*
__s
, 
__c
è
__THROW


473  
	`__bužtš_šdex
 (
__s
, 
__c
);

476 
__ex‹º_®ways_šlše
 const *

477 
	`šdex
 (cÚ¡ *
__s
, 
__c
è
__THROW


479  
	`__bužtš_šdex
 (
__s
, 
__c
);

482 
	}
}

484 *
	$šdex
 (cÚ¡ *
__s
, 
__c
)

485 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

489 #ifdeà
__CORRECT_ISO_CPP_STRING_H_PROTO


492 *
	`ršdex
 (*
__s
, 
__c
)

493 
__THROW
 
	`__asm
 ("ršdex"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

494 cÚ¡ *
	`ršdex
 (cÚ¡ *
__s
, 
__c
)

495 
__THROW
 
	`__asm
 ("ršdex"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

497 #ià
defšed
 
__OPTIMIZE__
 && !defšed 
__CORRECT_ISO_CPP_STRINGS_H_PROTO


498 
__ex‹º_®ways_šlše
 *

499 
	`ršdex
 (*
__s
, 
__c
è
__THROW


501  
	`__bužtš_ršdex
 (
__s
, 
__c
);

504 
__ex‹º_®ways_šlše
 const *

505 
	`ršdex
 (cÚ¡ *
__s
, 
__c
è
__THROW


507  
	`__bužtš_ršdex
 (
__s
, 
__c
);

510 
	}
}

512 *
	$ršdex
 (cÚ¡ *
__s
, 
__c
)

513 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

518 
	$ffs
 (
__i
è
__THROW
 
	`__©Œibu‹__
 ((
__cÚ¡__
));

522 #ifdef 
__USE_GNU


523 
	$ff¦
 (
__l
è
__THROW
 
	`__©Œibu‹__
 ((
__cÚ¡__
));

524 
__ex‹nsiÚ__
 
	$ff¦l
 (
__Î
)

525 
__THROW
 
	`__©Œibu‹__
 ((
__cÚ¡__
));

529 
	$¡rÿ£cmp
 (cÚ¡ *
__s1
, cÚ¡ *
__s2
)

530 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

533 
	$¡ºÿ£cmp
 (cÚ¡ *
__s1
, cÚ¡ *
__s2
, 
size_t
 
__n
)

534 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

537 #ifdef 
__USE_GNU


540 
	$¡rÿ£cmp_l
 (cÚ¡ *
__s1
, cÚ¡ *
__s2
,

541 
__loÿË_t
 
__loc
)

542 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2, 3));

544 
	$¡ºÿ£cmp_l
 (cÚ¡ *
__s1
, cÚ¡ *
__s2
,

545 
size_t
 
__n
, 
__loÿË_t
 
__loc
)

546 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2, 4));

549 #ifdef 
__USE_MISC


552 *
	$¡r£p
 (**
__»¡riù
 
__¡ršgp
,

553 cÚ¡ *
__»¡riù
 
__d–im
)

554 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

557 #ifdef 
__USE_XOPEN2K8


559 *
	$¡rsigÇl
 (
__sig
è
__THROW
;

562 *
	$__¡pýy
 (*
__»¡riù
 
__de¡
, cÚ¡ *__»¡riù 
__¤c
)

563 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

564 *
	$¡pýy
 (*
__»¡riù
 
__de¡
, cÚ¡ *__»¡riù 
__¤c
)

565 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

569 *
	$__¡²ýy
 (*
__»¡riù
 
__de¡
,

570 cÚ¡ *
__»¡riù
 
__¤c
, 
size_t
 
__n
)

571 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

572 *
	$¡²ýy
 (*
__»¡riù
 
__de¡
,

573 cÚ¡ *
__»¡riù
 
__¤c
, 
size_t
 
__n
)

574 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

577 #ifdef 
__USE_GNU


579 
	$¡rv”scmp
 (cÚ¡ *
__s1
, cÚ¡ *
__s2
)

580 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

583 *
	$¡räy
 (*
__¡ršg
è
__THROW
 
	`__nÚnuÎ
 ((1));

586 *
	$memäob
 (*
__s
, 
size_t
 
__n
è
__THROW
 
	`__nÚnuÎ
 ((1));

588 #iâdeà
ba£Çme


593 #ifdeà
__CORRECT_ISO_CPP_STRING_H_PROTO


594 "C++" *
	$ba£Çme
 (*
__fž’ame
)

595 
__THROW
 
	`__asm
 ("ba£Çme"è
	`__nÚnuÎ
 ((1));

596 "C++" cÚ¡ *
	$ba£Çme
 (cÚ¡ *
__fž’ame
)

597 
__THROW
 
	`__asm
 ("ba£Çme"è
	`__nÚnuÎ
 ((1));

599 *
	$ba£Çme
 (cÚ¡ *
__fž’ame
è
__THROW
 
	`__nÚnuÎ
 ((1));

605 #ià
defšed
 
__GNUC__
 && __GNUC__ >= 2

606 #ià
defšed
 
__OPTIMIZE__
 && !defšed 
__OPTIMIZE_SIZE__
 \

607 && !
defšed
 
__NO_INLINE__
 && !defšed 
__ýlu¥lus


627 
	~<b™s/¡ršg.h
>

630 
	~<b™s/¡ršg2.h
>

633 #ià
__USE_FORTIFY_LEVEL
 > 0 && 
defšed
 
__fÜtify_funùiÚ


635 
	~<b™s/¡ršg3.h
>

639 #ià
defšed
 
__USE_GNU
 && defšed 
__OPTIMIZE__
 \

640 && 
defšed
 
__ex‹º_®ways_šlše
 && 
	$__GNUC_PREREQ
 (3,2)

641 #ià!
defšed
 
_FORCE_INLINES
 && !defšed 
_HAVE_STRING_ARCH_mempýy


643 #undeà
mempýy


644 #undeà
__mempýy


645 
	#mempýy
(
de¡
, 
¤c
, 
n
è
	`__mempýy_šlše
 (de¡, src,‚)

	)

646 
	#__mempýy
(
de¡
, 
¤c
, 
n
è
	`__mempýy_šlše
 (de¡, src,‚)

	)

648 
__ex‹º_®ways_šlše
 *

649 
	$__mempýy_šlše
 (*
__»¡riù
 
__de¡
,

650 cÚ¡ *
__»¡riù
 
__¤c
, 
size_t
 
__n
)

652  (*è
	`memýy
 (
__de¡
, 
__¤c
, 
__n
) + __n;

653 
	}
}

658 
	g__END_DECLS


	@/usr/include/features.h

18 #iâdef 
_FEATURES_H


19 
	#_FEATURES_H
 1

	)

97 #undeà
__USE_ISOC11


98 #undeà
__USE_ISOC99


99 #undeà
__USE_ISOC95


100 #undeà
__USE_ISOCXX11


101 #undeà
__USE_POSIX


102 #undeà
__USE_POSIX2


103 #undeà
__USE_POSIX199309


104 #undeà
__USE_POSIX199506


105 #undeà
__USE_XOPEN


106 #undeà
__USE_XOPEN_EXTENDED


107 #undeà
__USE_UNIX98


108 #undeà
__USE_XOPEN2K


109 #undeà
__USE_XOPEN2KXSI


110 #undeà
__USE_XOPEN2K8


111 #undeà
__USE_XOPEN2K8XSI


112 #undeà
__USE_LARGEFILE


113 #undeà
__USE_LARGEFILE64


114 #undeà
__USE_FILE_OFFSET64


115 #undeà
__USE_MISC


116 #undeà
__USE_ATFILE


117 #undeà
__USE_GNU


118 #undeà
__USE_REENTRANT


119 #undeà
__USE_FORTIFY_LEVEL


120 #undeà
__KERNEL_STRICT_NAMES


124 #iâdeà
_LOOSE_KERNEL_NAMES


125 
	#__KERNEL_STRICT_NAMES


	)

135 #ià
defšed
 
__GNUC__
 && defšed 
__GNUC_MINOR__


136 
	#__GNUC_PREREQ
(
maj
, 
mš
) \

137 ((
__GNUC__
 << 16è+ 
__GNUC_MINOR__
 >ð((
maj
è<< 16è+ (
mš
))

	)

139 
	#__GNUC_PREREQ
(
maj
, 
mš
è0

	)

146 #ià(
defšed
 
_BSD_SOURCE
 || defšed 
_SVID_SOURCE
) \

147 && !
defšed
 
	g_DEFAULT_SOURCE


152 #undeà
_DEFAULT_SOURCE


153 
	#_DEFAULT_SOURCE
 1

	)

157 #ifdeà
_GNU_SOURCE


158 #undeà
_ISOC95_SOURCE


159 
	#_ISOC95_SOURCE
 1

	)

160 #undeà
_ISOC99_SOURCE


161 
	#_ISOC99_SOURCE
 1

	)

162 #undeà
_ISOC11_SOURCE


163 
	#_ISOC11_SOURCE
 1

	)

164 #undeà
_POSIX_SOURCE


165 
	#_POSIX_SOURCE
 1

	)

166 #undeà
_POSIX_C_SOURCE


167 
	#_POSIX_C_SOURCE
 200809L

	)

168 #undeà
_XOPEN_SOURCE


169 
	#_XOPEN_SOURCE
 700

	)

170 #undeà
_XOPEN_SOURCE_EXTENDED


171 
	#_XOPEN_SOURCE_EXTENDED
 1

	)

172 #undeà
_LARGEFILE64_SOURCE


173 
	#_LARGEFILE64_SOURCE
 1

	)

174 #undeà
_DEFAULT_SOURCE


175 
	#_DEFAULT_SOURCE
 1

	)

176 #undeà
_ATFILE_SOURCE


177 
	#_ATFILE_SOURCE
 1

	)

182 #ià(
defšed
 
_DEFAULT_SOURCE
 \

183 || (!
defšed
 
	g__STRICT_ANSI__
 \

184 && !
defšed
 
	g_ISOC99_SOURCE
 \

185 && !
defšed
 
	g_POSIX_SOURCE
 && !defšed 
	g_POSIX_C_SOURCE
 \

186 && !
defšed
 
	g_XOPEN_SOURCE
))

187 #undeà
_DEFAULT_SOURCE


188 
	#_DEFAULT_SOURCE
 1

	)

192 #ià(
defšed
 
_ISOC11_SOURCE
 \

193 || (
defšed
 
	g__STDC_VERSION__
 && __STDC_VERSION__ >= 201112L))

194 
	#__USE_ISOC11
 1

	)

198 #ià(
defšed
 
_ISOC99_SOURCE
 || defšed 
_ISOC11_SOURCE
 \

199 || (
defšed
 
__STDC_VERSION__
 && __STDC_VERSION__ >= 199901L))

200 
	#__USE_ISOC99
 1

	)

204 #ià(
defšed
 
_ISOC99_SOURCE
 || defšed 
_ISOC11_SOURCE
 \

205 || (
defšed
 
__STDC_VERSION__
 && __STDC_VERSION__ >= 199409L))

206 
	#__USE_ISOC95
 1

	)

213 #ià((
defšed
 
__ýlu¥lus
 && __cplusplus >= 201103L) \

214 || 
defšed
 
__GXX_EXPERIMENTAL_CXX0X__
)

215 
	#__USE_ISOCXX11
 1

	)

221 #ifdeà
_DEFAULT_SOURCE


222 #ià!
defšed
 
_POSIX_SOURCE
 && !defšed 
_POSIX_C_SOURCE


223 
	#__USE_POSIX_IMPLICITLY
 1

	)

225 #undeà
_POSIX_SOURCE


226 
	#_POSIX_SOURCE
 1

	)

227 #undeà
_POSIX_C_SOURCE


228 
	#_POSIX_C_SOURCE
 200809L

	)

230 #ià((!
defšed
 
__STRICT_ANSI__
 \

231 || (
defšed
 
_XOPEN_SOURCE
 && (_XOPEN_SOURCE - 0) >= 500)) \

232 && !
defšed
 
_POSIX_SOURCE
 && !defšed 
_POSIX_C_SOURCE
)

233 
	#_POSIX_SOURCE
 1

	)

234 #ià
defšed
 
_XOPEN_SOURCE
 && (_XOPEN_SOURCE - 0) < 500

235 
	#_POSIX_C_SOURCE
 2

	)

236 #–ià
defšed
 
_XOPEN_SOURCE
 && (_XOPEN_SOURCE - 0) < 600

237 
	#_POSIX_C_SOURCE
 199506L

	)

238 #–ià
defšed
 
_XOPEN_SOURCE
 && (_XOPEN_SOURCE - 0) < 700

239 
	#_POSIX_C_SOURCE
 200112L

	)

241 
	#_POSIX_C_SOURCE
 200809L

	)

243 
	#__USE_POSIX_IMPLICITLY
 1

	)

246 #ià(
defšed
 
_POSIX_SOURCE
 \

247 || (
defšed
 
_POSIX_C_SOURCE
 && _POSIX_C_SOURCE >= 1) \

248 || 
defšed
 
_XOPEN_SOURCE
)

249 
	#__USE_POSIX
 1

	)

252 #ià
defšed
 
_POSIX_C_SOURCE
 && _POSIX_C_SOURCE >ð2 || defšed 
_XOPEN_SOURCE


253 
	#__USE_POSIX2
 1

	)

256 #ià
defšed
 
_POSIX_C_SOURCE
 && (_POSIX_C_SOURCE - 0) >= 199309L

257 
	#__USE_POSIX199309
 1

	)

260 #ià
defšed
 
_POSIX_C_SOURCE
 && (_POSIX_C_SOURCE - 0) >= 199506L

261 
	#__USE_POSIX199506
 1

	)

264 #ià
defšed
 
_POSIX_C_SOURCE
 && (_POSIX_C_SOURCE - 0) >= 200112L

265 
	#__USE_XOPEN2K
 1

	)

266 #undeà
__USE_ISOC95


267 
	#__USE_ISOC95
 1

	)

268 #undeà
__USE_ISOC99


269 
	#__USE_ISOC99
 1

	)

272 #ià
defšed
 
_POSIX_C_SOURCE
 && (_POSIX_C_SOURCE - 0) >= 200809L

273 
	#__USE_XOPEN2K8
 1

	)

274 #undeà
_ATFILE_SOURCE


275 
	#_ATFILE_SOURCE
 1

	)

278 #ifdef 
_XOPEN_SOURCE


279 
	#__USE_XOPEN
 1

	)

280 #ià(
_XOPEN_SOURCE
 - 0) >= 500

281 
	#__USE_XOPEN_EXTENDED
 1

	)

282 
	#__USE_UNIX98
 1

	)

283 #undeà
_LARGEFILE_SOURCE


284 
	#_LARGEFILE_SOURCE
 1

	)

285 #ià(
_XOPEN_SOURCE
 - 0) >= 600

286 #ià(
_XOPEN_SOURCE
 - 0) >= 700

287 
	#__USE_XOPEN2K8
 1

	)

288 
	#__USE_XOPEN2K8XSI
 1

	)

290 
	#__USE_XOPEN2K
 1

	)

291 
	#__USE_XOPEN2KXSI
 1

	)

292 #undeà
__USE_ISOC95


293 
	#__USE_ISOC95
 1

	)

294 #undeà
__USE_ISOC99


295 
	#__USE_ISOC99
 1

	)

298 #ifdeà
_XOPEN_SOURCE_EXTENDED


299 
	#__USE_XOPEN_EXTENDED
 1

	)

304 #ifdeà
_LARGEFILE_SOURCE


305 
	#__USE_LARGEFILE
 1

	)

308 #ifdeà
_LARGEFILE64_SOURCE


309 
	#__USE_LARGEFILE64
 1

	)

312 #ià
defšed
 
_FILE_OFFSET_BITS
 && _FILE_OFFSET_BITS == 64

313 
	#__USE_FILE_OFFSET64
 1

	)

316 #ià
defšed
 
_DEFAULT_SOURCE


317 
	#__USE_MISC
 1

	)

320 #ifdef 
_ATFILE_SOURCE


321 
	#__USE_ATFILE
 1

	)

324 #ifdef 
_GNU_SOURCE


325 
	#__USE_GNU
 1

	)

328 #ià
defšed
 
_REENTRANT
 || defšed 
_THREAD_SAFE


329 
	#__USE_REENTRANT
 1

	)

332 #ià
defšed
 
_FORTIFY_SOURCE
 && _FORTIFY_SOURCE > 0 \

333 && 
__GNUC_PREREQ
 (4, 1è&& 
defšed
 
	g__OPTIMIZE__
 && __OPTIMIZE__ > 0

334 #ià
_FORTIFY_SOURCE
 > 1

335 
	#__USE_FORTIFY_LEVEL
 2

	)

337 
	#__USE_FORTIFY_LEVEL
 1

	)

340 
	#__USE_FORTIFY_LEVEL
 0

	)

345 
	~<¡dc-´edef.h
>

353 #undeà
__GNU_LIBRARY__


354 
	#__GNU_LIBRARY__
 6

	)

358 
	#__GLIBC__
 2

	)

359 
	#__GLIBC_MINOR__
 23

	)

361 
	#__GLIBC_PREREQ
(
maj
, 
mš
) \

362 ((
__GLIBC__
 << 16è+ 
__GLIBC_MINOR__
 >ð((
maj
è<< 16è+ (
mš
))

	)

365 #iâdeà
__ASSEMBLER__


366 #iâdeà
_SYS_CDEFS_H


367 
	~<sys/cdefs.h
>

372 #ià
defšed
 
__USE_FILE_OFFSET64
 && !defšed 
__REDIRECT


373 
	#__USE_LARGEFILE
 1

	)

374 
	#__USE_LARGEFILE64
 1

	)

380 #ià
__GNUC_PREREQ
 (2, 7è&& 
defšed
 
__OPTIMIZE__
 \

381 && !
defšed
 
	g__OPTIMIZE_SIZE__
 && !defšed 
	g__NO_INLINE__
 \

382 && 
defšed
 
	g__ex‹º_šlše


383 
	#__USE_EXTERN_INLINES
 1

	)

391 
	~<gnu/¡ubs.h
>

	@/usr/include/getopt.h

19 #iâdeà
_GETOPT_H


21 #iâdeà
__Ãed_g‘Ýt


22 
	#_GETOPT_H
 1

	)

32 #ià!
defšed
 
__GNU_LIBRARY__


33 
	~<ùy³.h
>

36 #iâdeà
__THROW


37 #iâdeà
__GNUC_PREREQ


38 
	#__GNUC_PREREQ
(
maj
, 
mš
è(0)

	)

40 #ià
defšed
 
__ýlu¥lus
 && 
__GNUC_PREREQ
 (2,8)

41 
	#__THROW
 
	`throw
 ()

	)

43 
	#__THROW


	)

47 #ifdef 
__ýlu¥lus


57 *
Ýrg
;

71 
Ýtšd
;

76 
Ý‹¼
;

80 
ÝtÝt
;

82 #iâdeà
__Ãed_g‘Ýt


104 
	sÝtiÚ


106 cÚ¡ *
	gÇme
;

109 
	ghas_¬g
;

110 *
	gæag
;

111 
	gv®
;

116 
	#no_¬gum’t
 0

	)

117 
	#»quœed_¬gum’t
 1

	)

118 
	#ÝtiÚ®_¬gum’t
 2

	)

146 #ifdeà
__GNU_LIBRARY__


150 
g‘Ýt
 (
___¬gc
, *cÚ¡ *
___¬gv
, cÚ¡ *
__shÜtÝts
)

151 
__THROW
;

153 #ià
defšed
 
__Ãed_g‘Ýt
 && defšed 
__USE_POSIX2
 \

154 && !
defšed
 
	g__USE_POSIX_IMPLICITLY
 && !defšed 
	g__USE_GNU


158 #ifdeà
__REDIRECT


159 
__REDIRECT_NTH
 (
g‘Ýt
, (
___¬gc
, *cÚ¡ *
___¬gv
,

160 cÚ¡ *
__shÜtÝts
),

161 
__posix_g‘Ýt
);

163 
__posix_g‘Ýt
 (
___¬gc
, *cÚ¡ *
___¬gv
,

164 cÚ¡ *
__shÜtÝts
è
__THROW
;

165 
	#g‘Ýt
 
__posix_g‘Ýt


	)

169 
g‘Ýt
 ();

172 #iâdeà
__Ãed_g‘Ýt


173 
g‘Ýt_lÚg
 (
___¬gc
, *cÚ¡ *
___¬gv
,

174 cÚ¡ *
__shÜtÝts
,

175 cÚ¡ 
ÝtiÚ
 *
__lÚgÝts
, *
__lÚgšd
)

176 
__THROW
;

177 
g‘Ýt_lÚg_Úly
 (
___¬gc
, *cÚ¡ *
___¬gv
,

178 cÚ¡ *
__shÜtÝts
,

179 cÚ¡ 
ÝtiÚ
 *
__lÚgÝts
, *
__lÚgšd
)

180 
__THROW
;

184 #ifdef 
__ýlu¥lus


189 #undeà
__Ãed_g‘Ýt


	@/usr/include/libio.h

28 #iâdeà
_IO_STDIO_H


29 
	#_IO_STDIO_H


	)

31 
	~<_G_cÚfig.h
>

33 
	#_IO_åos_t
 
_G_åos_t


	)

34 
	#_IO_åos64_t
 
_G_åos64_t


	)

35 
	#_IO_size_t
 
size_t


	)

36 
	#_IO_ssize_t
 
__ssize_t


	)

37 
	#_IO_off_t
 
__off_t


	)

38 
	#_IO_off64_t
 
__off64_t


	)

39 
	#_IO_pid_t
 
__pid_t


	)

40 
	#_IO_uid_t
 
__uid_t


	)

41 
	#_IO_icÚv_t
 
_G_icÚv_t


	)

42 
	#_IO_HAVE_ST_BLKSIZE
 
_G_HAVE_ST_BLKSIZE


	)

43 
	#_IO_BUFSIZ
 
_G_BUFSIZ


	)

44 
	#_IO_va_li¡
 
_G_va_li¡


	)

45 
	#_IO_wšt_t
 
wšt_t


	)

48 
	#__Ãed___va_li¡


	)

49 
	~<¡d¬g.h
>

50 #ifdeà
__GNUC_VA_LIST


51 #undeà
_IO_va_li¡


52 
	#_IO_va_li¡
 
__gnuc_va_li¡


	)

55 #iâdeà
__P


56 
	~<sys/cdefs.h
>

59 
	#_IO_UNIFIED_JUMPTABLES
 1

	)

61 #iâdeà
EOF


62 
	#EOF
 (-1)

	)

64 #iâdeà
NULL


65 #ià
defšed
 
__GNUG__
 && \

66 (
	g__GNUC__
 > 2 || (__GNUC__ =ð2 && 
__GNUC_MINOR__
 >= 8))

67 
	#NULL
 (
__nuÎ
)

	)

69 #ià!
defšed
(
__ýlu¥lus
)

70 
	#NULL
 ((*)0)

	)

72 
	#NULL
 (0)

	)

77 
	#_IOS_INPUT
 1

	)

78 
	#_IOS_OUTPUT
 2

	)

79 
	#_IOS_ATEND
 4

	)

80 
	#_IOS_APPEND
 8

	)

81 
	#_IOS_TRUNC
 16

	)

82 
	#_IOS_NOCREATE
 32

	)

83 
	#_IOS_NOREPLACE
 64

	)

84 
	#_IOS_BIN
 128

	)

92 
	#_IO_MAGIC
 0xFBAD0000

	)

93 
	#_OLD_STDIO_MAGIC
 0xFABC0000

	)

94 
	#_IO_MAGIC_MASK
 0xFFFF0000

	)

95 
	#_IO_USER_BUF
 1

	)

96 
	#_IO_UNBUFFERED
 2

	)

97 
	#_IO_NO_READS
 4

	)

98 
	#_IO_NO_WRITES
 8

	)

99 
	#_IO_EOF_SEEN
 0x10

	)

100 
	#_IO_ERR_SEEN
 0x20

	)

101 
	#_IO_DELETE_DONT_CLOSE
 0x40

	)

102 
	#_IO_LINKED
 0x80

	)

103 
	#_IO_IN_BACKUP
 0x100

	)

104 
	#_IO_LINE_BUF
 0x200

	)

105 
	#_IO_TIED_PUT_GET
 0x400

	)

106 
	#_IO_CURRENTLY_PUTTING
 0x800

	)

107 
	#_IO_IS_APPENDING
 0x1000

	)

108 
	#_IO_IS_FILEBUF
 0x2000

	)

109 
	#_IO_BAD_SEEN
 0x4000

	)

110 
	#_IO_USER_LOCK
 0x8000

	)

112 
	#_IO_FLAGS2_MMAP
 1

	)

113 
	#_IO_FLAGS2_NOTCANCEL
 2

	)

114 #ifdeà
_LIBC


115 
	#_IO_FLAGS2_FORTIFY
 4

	)

117 
	#_IO_FLAGS2_USER_WBUF
 8

	)

118 #ifdeà
_LIBC


119 
	#_IO_FLAGS2_SCANF_STD
 16

	)

120 
	#_IO_FLAGS2_NOCLOSE
 32

	)

121 
	#_IO_FLAGS2_CLOEXEC
 64

	)

125 
	#_IO_SKIPWS
 01

	)

126 
	#_IO_LEFT
 02

	)

127 
	#_IO_RIGHT
 04

	)

128 
	#_IO_INTERNAL
 010

	)

129 
	#_IO_DEC
 020

	)

130 
	#_IO_OCT
 040

	)

131 
	#_IO_HEX
 0100

	)

132 
	#_IO_SHOWBASE
 0200

	)

133 
	#_IO_SHOWPOINT
 0400

	)

134 
	#_IO_UPPERCASE
 01000

	)

135 
	#_IO_SHOWPOS
 02000

	)

136 
	#_IO_SCIENTIFIC
 04000

	)

137 
	#_IO_FIXED
 010000

	)

138 
	#_IO_UNITBUF
 020000

	)

139 
	#_IO_STDIO
 040000

	)

140 
	#_IO_DONT_CLOSE
 0100000

	)

141 
	#_IO_BOOLALPHA
 0200000

	)

144 
_IO_jump_t
; 
	g_IO_FILE
;

147 #ifdeà
_IO_MTSAFE_IO


150 
	t_IO_lock_t
;

156 
	s_IO_m¬k”
 {

157 
_IO_m¬k”
 *
	m_Ãxt
;

158 
_IO_FILE
 *
	m_sbuf
;

162 
	m_pos
;

164 
£t_¡»ampos
(
¡»ampos
 
¥
è{ 
	m_¥os
 = sp; }

165 
£t_off£t
(
off£t
è{ 
	m_pos
 = off£t; 
	m_¥os
 = (
¡»ampos
)(-2); }

166 
	mpublic
:

167 
¡»amm¬k”
(
¡»ambuf
 *
sb
);

168 ~
¡»amm¬k”
();

169 
§všg
(è{  
	m_¥os
 == -2; }

170 
d–
(
¡»amm¬k”
&);

171 
d–
();

176 
	e__codecvt_»suÉ


178 
	m__codecvt_ok
,

179 
	m__codecvt_·¹Ÿl
,

180 
	m__codecvt_”rÜ
,

181 
	m__codecvt_nocÚv


184 #ià
defšed
 
_LIBC
 || defšed 
_GLIBCPP_USE_WCHAR_T


187 
	s_IO_codecvt


189 (*
	m__codecvt_de¡r
è(
	m_IO_codecvt
 *);

190 
__codecvt_»suÉ
 (*
__codecvt_do_out
è(
	m_IO_codecvt
 *,

191 
	m__mb¡©e_t
 *,

192 cÚ¡ 
	mwch¬_t
 *,

193 cÚ¡ 
	mwch¬_t
 *,

194 cÚ¡ 
	mwch¬_t
 **, *,

196 
__codecvt_»suÉ
 (*
__codecvt_do_unshiá
è(
	m_IO_codecvt
 *,

197 
	m__mb¡©e_t
 *, *,

199 
__codecvt_»suÉ
 (*
__codecvt_do_š
è(
	m_IO_codecvt
 *,

200 
	m__mb¡©e_t
 *,

202 cÚ¡ **, 
	mwch¬_t
 *,

203 
	mwch¬_t
 *, wchar_t **);

204 (*
	m__codecvt_do_’codšg
è(
	m_IO_codecvt
 *);

205 (*
	m__codecvt_do_®ways_nocÚv
è(
	m_IO_codecvt
 *);

206 (*
	m__codecvt_do_Ëngth
è(
	m_IO_codecvt
 *, 
	m__mb¡©e_t
 *,

207 cÚ¡ *, cÚ¡ *, 
	m_IO_size_t
);

208 (*
	m__codecvt_do_max_Ëngth
è(
	m_IO_codecvt
 *);

210 
_IO_icÚv_t
 
	m__cd_š
;

211 
_IO_icÚv_t
 
	m__cd_out
;

215 
	s_IO_wide_d©a


217 
wch¬_t
 *
	m_IO_»ad_±r
;

218 
wch¬_t
 *
	m_IO_»ad_’d
;

219 
wch¬_t
 *
	m_IO_»ad_ba£
;

220 
wch¬_t
 *
	m_IO_wr™e_ba£
;

221 
wch¬_t
 *
	m_IO_wr™e_±r
;

222 
wch¬_t
 *
	m_IO_wr™e_’d
;

223 
wch¬_t
 *
	m_IO_buf_ba£
;

224 
wch¬_t
 *
	m_IO_buf_’d
;

226 
wch¬_t
 *
	m_IO_§ve_ba£
;

227 
wch¬_t
 *
	m_IO_backup_ba£
;

229 
wch¬_t
 *
	m_IO_§ve_’d
;

231 
__mb¡©e_t
 
	m_IO_¡©e
;

232 
__mb¡©e_t
 
	m_IO_Ï¡_¡©e
;

233 
_IO_codecvt
 
	m_codecvt
;

235 
wch¬_t
 
	m_shÜtbuf
[1];

237 cÚ¡ 
_IO_jump_t
 *
	m_wide_vbË
;

241 
	s_IO_FILE
 {

242 
	m_æags
;

243 
	#_IO_fže_æags
 
_æags


	)

247 * 
	m_IO_»ad_±r
;

248 * 
	m_IO_»ad_’d
;

249 * 
	m_IO_»ad_ba£
;

250 * 
	m_IO_wr™e_ba£
;

251 * 
	m_IO_wr™e_±r
;

252 * 
	m_IO_wr™e_’d
;

253 * 
	m_IO_buf_ba£
;

254 * 
	m_IO_buf_’d
;

256 *
	m_IO_§ve_ba£
;

257 *
	m_IO_backup_ba£
;

258 *
	m_IO_§ve_’d
;

260 
_IO_m¬k”
 *
	m_m¬k”s
;

262 
_IO_FILE
 *
	m_chaš
;

264 
	m_fž’o
;

266 
	m_blksize
;

268 
	m_æags2
;

270 
_IO_off_t
 
	m_Þd_off£t
;

272 
	#__HAVE_COLUMN


	)

274 
	m_cur_cÞumn
;

275 sigÃd 
	m_vbË_off£t
;

276 
	m_shÜtbuf
[1];

280 
_IO_lock_t
 *
	m_lock
;

281 #ifdeà
_IO_USE_OLD_IO_FILE


284 
	s_IO_FILE_com¶‘e


286 
_IO_FILE
 
	m_fže
;

288 #ià
defšed
 
_G_IO_IO_FILE_VERSION
 && _G_IO_IO_FILE_VERSION == 0x20001

289 
_IO_off64_t
 
	m_off£t
;

290 #ià
defšed
 
_LIBC
 || defšed 
_GLIBCPP_USE_WCHAR_T


292 
_IO_codecvt
 *
	m_codecvt
;

293 
_IO_wide_d©a
 *
	m_wide_d©a
;

294 
_IO_FILE
 *
	m_ä“»s_li¡
;

295 *
	m_ä“»s_buf
;

297 *
	m__·d1
;

298 *
	m__·d2
;

299 *
	m__·d3
;

300 *
	m__·d4
;

302 
size_t
 
	m__·d5
;

303 
	m_mode
;

305 
	m_unu£d2
[15 *  (è- 4 *  (*è-  (
size_t
)];

309 #iâdeà
__ýlu¥lus


310 
_IO_FILE
 
	t_IO_FILE
;

313 
	g_IO_FILE_¶us
;

315 
_IO_FILE_¶us
 
_IO_2_1_¡dš_
;

316 
_IO_FILE_¶us
 
_IO_2_1_¡dout_
;

317 
_IO_FILE_¶us
 
_IO_2_1_¡d”r_
;

318 #iâdeà
_LIBC


319 
	#_IO_¡dš
 ((
_IO_FILE
*)(&
_IO_2_1_¡dš_
))

	)

320 
	#_IO_¡dout
 ((
_IO_FILE
*)(&
_IO_2_1_¡dout_
))

	)

321 
	#_IO_¡d”r
 ((
_IO_FILE
*)(&
_IO_2_1_¡d”r_
))

	)

323 
_IO_FILE
 *
_IO_¡dš
 
©Œibu‹_hidd’
;

324 
_IO_FILE
 *
_IO_¡dout
 
©Œibu‹_hidd’
;

325 
_IO_FILE
 *
_IO_¡d”r
 
©Œibu‹_hidd’
;

333 
__ssize_t
 
	t__io_»ad_â
 (*
	t__cook›
, *
	t__buf
, 
	tsize_t
 
	t__nby‹s
);

341 
__ssize_t
 
	t__io_wr™e_â
 (*
	t__cook›
, cÚ¡ *
	t__buf
,

342 
	tsize_t
 
	t__n
);

350 
	t__io_£ek_â
 (*
	t__cook›
, 
	t_IO_off64_t
 *
	t__pos
, 
	t__w
);

353 
	t__io_þo£_â
 (*
	t__cook›
);

356 #ifdeà
_GNU_SOURCE


358 
__io_»ad_â
 
	tcook›_»ad_funùiÚ_t
;

359 
__io_wr™e_â
 
	tcook›_wr™e_funùiÚ_t
;

360 
__io_£ek_â
 
	tcook›_£ek_funùiÚ_t
;

361 
__io_þo£_â
 
	tcook›_þo£_funùiÚ_t
;

366 
__io_»ad_â
 *
	m»ad
;

367 
__io_wr™e_â
 *
	mwr™e
;

368 
__io_£ek_â
 *
	m£ek
;

369 
__io_þo£_â
 *
	mþo£
;

370 } 
	t_IO_cook›_io_funùiÚs_t
;

371 
_IO_cook›_io_funùiÚs_t
 
	tcook›_io_funùiÚs_t
;

373 
	g_IO_cook›_fže
;

376 
_IO_cook›_š™
 (
_IO_cook›_fže
 *
__cfže
, 
__»ad_wr™e
,

377 *
__cook›
, 
_IO_cook›_io_funùiÚs_t
 
__âs
);

381 #ifdeà
__ýlu¥lus


385 
__und”æow
 (
_IO_FILE
 *);

386 
__uæow
 (
_IO_FILE
 *);

387 
__ov”æow
 (
_IO_FILE
 *, );

388 #ià
defšed
 
_LIBC
 || defšed 
_GLIBCPP_USE_WCHAR_T


389 
_IO_wšt_t
 
__wund”æow
 (
_IO_FILE
 *);

390 
_IO_wšt_t
 
__wuæow
 (
_IO_FILE
 *);

391 
_IO_wšt_t
 
__wov”æow
 (
_IO_FILE
 *, _IO_wint_t);

394 #ià 
__GNUC__
 >= 3

395 
	#_IO_BE
(
ex´
, 
»s
è
	`__bužtš_ex³ù
 (Óx´),„es)

	)

397 
	#_IO_BE
(
ex´
, 
»s
èÓx´)

	)

400 
	#_IO_g‘c_uÆocked
(
_å
) \

401 (
	`_IO_BE
 ((
_å
)->
_IO_»ad_±r
 >ð(_å)->
_IO_»ad_’d
, 0) \

402 ? 
	`__uæow
 (
_å
è: *(*è(_å)->
_IO_»ad_±r
++)

	)

403 
	#_IO_³ekc_uÆocked
(
_å
) \

404 (
	`_IO_BE
 ((
_å
)->
_IO_»ad_±r
 >ð(_å)->
_IO_»ad_’d
, 0) \

405 && 
	`__und”æow
 (
_å
è=ð
EOF
 ? EOF \

406 : *(*è(
_å
)->
_IO_»ad_±r
)

	)

407 
	#_IO_putc_uÆocked
(
_ch
, 
_å
) \

408 (
	`_IO_BE
 ((
_å
)->
_IO_wr™e_±r
 >ð(_å)->
_IO_wr™e_’d
, 0) \

409 ? 
	`__ov”æow
 (
_å
, (è(
_ch
)) \

410 : (è(*(
_å
)->
_IO_wr™e_±r
++ = (
_ch
)))

	)

412 #ià
defšed
 
_LIBC
 || defšed 
_GLIBCPP_USE_WCHAR_T


413 
	#_IO_g‘wc_uÆocked
(
_å
) \

414 (
	`_IO_BE
 ((
_å
)->
_wide_d©a
 =ð
NULL
 \

415 || ((
_å
)->
_wide_d©a
->
_IO_»ad_±r
 \

416 >ð(
_å
)->
_wide_d©a
->
_IO_»ad_’d
), 0) \

417 ? 
	`__wuæow
 (
_å
è: (
_IO_wšt_t
è*(_å)->
_wide_d©a
->
_IO_»ad_±r
++)

	)

418 
	#_IO_putwc_uÆocked
(
_wch
, 
_å
) \

419 (
	`_IO_BE
 ((
_å
)->
_wide_d©a
 =ð
NULL
 \

420 || ((
_å
)->
_wide_d©a
->
_IO_wr™e_±r
 \

421 >ð(
_å
)->
_wide_d©a
->
_IO_wr™e_’d
), 0) \

422 ? 
	`__wov”æow
 (
_å
, 
_wch
) \

423 : (
_IO_wšt_t
è(*(
_å
)->
_wide_d©a
->
_IO_wr™e_±r
++ = (
_wch
)))

	)

426 
	#_IO_ãof_uÆocked
(
__å
è(((__å)->
_æags
 & 
_IO_EOF_SEEN
è!ð0)

	)

427 
	#_IO_ã¼Ü_uÆocked
(
__å
è(((__å)->
_æags
 & 
_IO_ERR_SEEN
è!ð0)

	)

429 
_IO_g‘c
 (
_IO_FILE
 *
__å
);

430 
_IO_putc
 (
__c
, 
_IO_FILE
 *
__å
);

431 
_IO_ãof
 (
_IO_FILE
 *
__å
è
__THROW
;

432 
_IO_ã¼Ü
 (
_IO_FILE
 *
__å
è
__THROW
;

434 
_IO_³ekc_locked
 (
_IO_FILE
 *
__å
);

437 
	#_IO_PENDING_OUTPUT_COUNT
(
_å
) \

438 ((
_å
)->
_IO_wr™e_±r
 - (_å)->
_IO_wr™e_ba£
)

	)

440 
_IO_æockfže
 (
_IO_FILE
 *è
__THROW
;

441 
_IO_fuÆockfže
 (
_IO_FILE
 *è
__THROW
;

442 
_IO_árylockfže
 (
_IO_FILE
 *è
__THROW
;

444 #ifdeà
_IO_MTSAFE_IO


445 
	#_IO_³ekc
(
_å
è
	`_IO_³ekc_locked
 (_å)

	)

446 
	#_IO_æockfže
(
_å
) \

447 ià(((
_å
)->
_æags
 & 
_IO_USER_LOCK
è=ð0è
	`_IO_æockfže
 (_å)

	)

448 
	#_IO_fuÆockfže
(
_å
) \

449 ià(((
_å
)->
_æags
 & 
_IO_USER_LOCK
è=ð0è
	`_IO_fuÆockfže
 (_å)

	)

451 
	#_IO_³ekc
(
_å
è
	`_IO_³ekc_uÆocked
 (_å)

	)

452 
	#_IO_æockfže
(
_å
è

	)

453 
	#_IO_fuÆockfže
(
_å
è

	)

454 
	#_IO_árylockfže
(
_å
è

	)

455 
	#_IO_þ—nup_»giÚ_¡¬t
(
_fù
, 
_å
è

	)

456 
	#_IO_þ—nup_»giÚ_’d
(
_Do™
è

	)

459 
_IO_vfsÿnf
 (
_IO_FILE
 * 
__»¡riù
, const * __restrict,

460 
_IO_va_li¡
, *
__»¡riù
);

461 
_IO_vårštf
 (
_IO_FILE
 *
__»¡riù
, const *__restrict,

462 
_IO_va_li¡
);

463 
_IO_ssize_t
 
_IO_·dn
 (
_IO_FILE
 *, , _IO_ssize_t);

464 
_IO_size_t
 
_IO_sg‘n
 (
_IO_FILE
 *, *, _IO_size_t);

466 
_IO_off64_t
 
_IO_£ekoff
 (
_IO_FILE
 *, _IO_off64_t, , );

467 
_IO_off64_t
 
_IO_£ekpos
 (
_IO_FILE
 *, _IO_off64_t, );

469 
_IO_ä“_backup_¬—
 (
_IO_FILE
 *è
__THROW
;

471 #ià
defšed
 
_LIBC
 || defšed 
_GLIBCPP_USE_WCHAR_T


472 
_IO_wšt_t
 
_IO_g‘wc
 (
_IO_FILE
 *
__å
);

473 
_IO_wšt_t
 
_IO_putwc
 (
wch¬_t
 
__wc
, 
_IO_FILE
 *
__å
);

474 
_IO_fwide
 (
_IO_FILE
 *
__å
, 
__mode
è
__THROW
;

475 #ià
__GNUC__
 >= 2

478 #ià
defšed
 
_LIBC
 && defšed 
SHARED


479 
	~<shlib-com·t.h
>

480 #ià
SHLIB_COMPAT
 (
libc
, 
GLIBC_2_0
, 
GLIBC_2_1
)

481 
	#_IO_fwide_maybe_šcom·tibË
 \

482 (
	`__bužtš_ex³ù
 (&
_IO_¡dš_u£d
 =ð
NULL
, 0))

	)

483 cÚ¡ 
_IO_¡dš_u£d
;

484 
w—k_ex‹º
 (
_IO_¡dš_u£d
);

487 #iâdeà
_IO_fwide_maybe_šcom·tibË


488 
	#_IO_fwide_maybe_šcom·tibË
 (0)

	)

492 
	#_IO_fwide
(
__å
, 
__mode
) \

493 ({ 
__»suÉ
 = (
__mode
); \

494 ià(
__»suÉ
 < 0 && ! 
_IO_fwide_maybe_šcom·tibË
) \

496 ià((
__å
)->
_mode
 == 0) \

498 (
__å
)->
_mode
 = -1; \

499 
__»suÉ
 = (
__å
)->
_mode
; \

501 ià(
	`__bužtš_cÚ¡ªt_p
 (
__mode
) && (__mode) == 0) \

502 
__»suÉ
 = 
_IO_fwide_maybe_šcom·tibË
 ? -1 : (
__å
)->
_mode
; \

504 
__»suÉ
 = 
	`_IO_fwide
 (
__å
, __result); \

505 
__»suÉ
; })

	)

508 
_IO_vfwsÿnf
 (
_IO_FILE
 * 
__»¡riù
, cÚ¡ 
wch¬_t
 * __restrict,

509 
_IO_va_li¡
, *
__»¡riù
);

510 
_IO_vfw´štf
 (
_IO_FILE
 *
__»¡riù
, cÚ¡ 
wch¬_t
 *__restrict,

511 
_IO_va_li¡
);

512 
_IO_ssize_t
 
_IO_w·dn
 (
_IO_FILE
 *, 
wšt_t
, _IO_ssize_t);

513 
_IO_ä“_wbackup_¬—
 (
_IO_FILE
 *è
__THROW
;

516 #ifdeà
__LDBL_COMPAT


517 
	~<b™s/libio-ldbl.h
>

520 #ifdeà
__ýlu¥lus


	@/usr/include/xlocale.h

20 #iâdeà
_XLOCALE_H


21 
	#_XLOCALE_H
 1

	)

27 
	s__loÿË_¡ruù


30 
__loÿË_d©a
 *
	m__loÿËs
[13];

33 cÚ¡ *
	m__ùy³_b
;

34 cÚ¡ *
	m__ùy³_tÞow”
;

35 cÚ¡ *
	m__ùy³_touµ”
;

38 cÚ¡ *
	m__Çmes
[13];

39 } *
	t__loÿË_t
;

42 
__loÿË_t
 
	tloÿË_t
;

	@/usr/include/_G_config.h

4 #iâdeà
_G_cÚfig_h


5 
	#_G_cÚfig_h
 1

	)

9 
	~<b™s/ty³s.h
>

10 
	#__Ãed_size_t


	)

11 #ià
defšed
 
_LIBC
 || defšed 
_GLIBCPP_USE_WCHAR_T


12 
	#__Ãed_wch¬_t


	)

14 
	#__Ãed_NULL


	)

15 
	~<¡ddef.h
>

16 
	#__Ãed_mb¡©e_t


	)

17 #ià
defšed
 
_LIBC
 || defšed 
_GLIBCPP_USE_WCHAR_T


18 
	#__Ãed_wšt_t


	)

20 
	~<wch¬.h
>

23 
__off_t
 
	m__pos
;

24 
__mb¡©e_t
 
	m__¡©e
;

25 } 
	t_G_åos_t
;

28 
__off64_t
 
	m__pos
;

29 
__mb¡©e_t
 
	m__¡©e
;

30 } 
	t_G_åos64_t
;

31 #ià
defšed
 
_LIBC
 || defšed 
_GLIBCPP_USE_WCHAR_T


32 
	~<gcÚv.h
>

35 
__gcÚv_šfo
 
	m__cd
;

38 
__gcÚv_šfo
 
	m__cd
;

39 
__gcÚv_¡•_d©a
 
	m__d©a
;

40 } 
	m__combšed
;

41 } 
	t_G_icÚv_t
;

46 
	#_G_va_li¡
 
__gnuc_va_li¡


	)

48 
	#_G_HAVE_MMAP
 1

	)

49 
	#_G_HAVE_MREMAP
 1

	)

51 
	#_G_IO_IO_FILE_VERSION
 0x20001

	)

54 
	#_G_HAVE_ST_BLKSIZE
 
	`defšed
 (
_STATBUF_ST_BLKSIZE
)

	)

56 
	#_G_BUFSIZ
 8192

	)

	@/usr/include/ctype.h

22 #iâdef 
_CTYPE_H


23 
	#_CTYPE_H
 1

	)

25 
	~<ã©u»s.h
>

26 
	~<b™s/ty³s.h
>

28 
	g__BEGIN_DECLS


30 #iâdeà
_ISb™


39 
	~<’dŸn.h
>

40 #ià
__BYTE_ORDER
 =ð
__BIG_ENDIAN


41 
	#_ISb™
(
b™
è(1 << (b™))

	)

43 
	#_ISb™
(
b™
è((b™è< 8 ? ((1 << (b™)è<< 8è: ((1 << (b™)è>> 8))

	)

48 
	m_ISuµ”
 = 
_ISb™
 (0),

49 
	m_ISlow”
 = 
_ISb™
 (1),

50 
	m_IS®pha
 = 
_ISb™
 (2),

51 
	m_ISdig™
 = 
_ISb™
 (3),

52 
	m_ISxdig™
 = 
_ISb™
 (4),

53 
	m_IS¥aû
 = 
_ISb™
 (5),

54 
	m_IS´št
 = 
_ISb™
 (6),

55 
	m_ISg¿ph
 = 
_ISb™
 (7),

56 
	m_ISbÏnk
 = 
_ISb™
 (8),

57 
	m_ISúŒl
 = 
_ISb™
 (9),

58 
	m_ISpunù
 = 
_ISb™
 (10),

59 
	m_IS®num
 = 
_ISb™
 (11)

79 cÚ¡ **
	$__ùy³_b_loc
 ()

80 
__THROW
 
	`__©Œibu‹__
 ((
__cÚ¡__
));

81 cÚ¡ 
__št32_t
 **
	$__ùy³_tÞow”_loc
 ()

82 
__THROW
 
	`__©Œibu‹__
 ((
__cÚ¡__
));

83 cÚ¡ 
__št32_t
 **
	$__ùy³_touµ”_loc
 ()

84 
__THROW
 
	`__©Œibu‹__
 ((
__cÚ¡__
));

87 #iâdeà
__ýlu¥lus


88 
	#__isùy³
(
c
, 
ty³
) \

89 ((*
	`__ùy³_b_loc
 ())[(è(
c
)] & (è
ty³
)

	)

90 #–ià
defšed
 
__USE_EXTERN_INLINES


91 
	#__isùy³_f
(
ty³
) \

92 
__ex‹º_šlše
 \

93 
is
##
	`ty³
 (
__c
è
__THROW
 \

95  (*
	`__ùy³_b_loc
 ())[(è(
__c
)] & (è
_IS
##
ty³
; \

96 
	}

	)
}

99 
	#__i§scii
(
c
è(((cè& ~0x7fè=ð0è

	)

100 
	#__tßscii
(
c
è((cè& 0x7fè

	)

102 
	#__exùy³
(
Çme
è
	`Çme
 (è
__THROW


	)

104 
__BEGIN_NAMESPACE_STD


110 
__exùy³
 (
i§Êum
);

111 
__exùy³
 (
i§Íha
);

112 
__exùy³
 (
isúŒl
);

113 
__exùy³
 (
isdig™
);

114 
__exùy³
 (
i¦ow”
);

115 
__exùy³
 (
isg¿ph
);

116 
__exùy³
 (
i¥ršt
);

117 
__exùy³
 (
i¥unù
);

118 
__exùy³
 (
is¥aû
);

119 
__exùy³
 (
isuµ”
);

120 
__exùy³
 (
isxdig™
);

124 
	$tÞow”
 (
__c
è
__THROW
;

127 
	$touµ”
 (
__c
è
__THROW
;

129 
__END_NAMESPACE_STD


133 #ifdef 
__USE_ISOC99


134 
__BEGIN_NAMESPACE_C99


136 
	`__exùy³
 (
isbÏnk
);

138 
__END_NAMESPACE_C99


141 #ifdeà
__USE_GNU


143 
	$isùy³
 (
__c
, 
__mask
è
__THROW
;

146 #ià
defšed
 
__USE_MISC
 || defšed 
__USE_XOPEN


150 
	$i§scii
 (
__c
è
__THROW
;

154 
	$tßscii
 (
__c
è
__THROW
;

158 
	`__exùy³
 (
_touµ”
);

159 
	`__exùy³
 (
_tÞow”
);

163 
	#__tobody
(
c
, 
f
, 
a
, 
¬gs
) \

164 (
__ex‹nsiÚ__
 \

165 ({ 
__»s
; \

166 ià( (
c
) > 1) \

168 ià(
	`__bužtš_cÚ¡ªt_p
 (
c
)) \

170 
__c
 = (
c
); \

171 
__»s
 = 
__c
 < -128 || __ø> 255 ? __ø: (
a
)[__c]; \

174 
__»s
 = 
f
 
¬gs
; \

177 
__»s
 = (
a
)[(è(
c
)]; \

178 
__»s
; 
	}
}))

	)

180 #ià!
defšed
 
__NO_CTYPE


181 #ifdeà
__isùy³_f


182 
	$__isùy³_f
 (
®num
)

183 
	$__isùy³_f
 (
®pha
)

184 
	$__isùy³_f
 (
úŒl
)

185 
	$__isùy³_f
 (
dig™
)

186 
	$__isùy³_f
 (
low”
)

187 
	$__isùy³_f
 (
g¿ph
)

188 
	$__isùy³_f
 (
´št
)

189 
	$__isùy³_f
 (
punù
)

190 
	$__isùy³_f
 (
¥aû
)

191 
	$__isùy³_f
 (
uµ”
)

192 
	$__isùy³_f
 (
xdig™
)

193 #ifdeà
__USE_ISOC99


194 
	$__isùy³_f
 (
bÏnk
)

196 #–ià
defšed
 
__isùy³


197 
	#i§Êum
(
c
è
	`__isùy³
((c), 
_IS®num
)

	)

198 
	#i§Íha
(
c
è
	`__isùy³
((c), 
_IS®pha
)

	)

199 
	#isúŒl
(
c
è
	`__isùy³
((c), 
_ISúŒl
)

	)

200 
	#isdig™
(
c
è
	`__isùy³
((c), 
_ISdig™
)

	)

201 
	#i¦ow”
(
c
è
	`__isùy³
((c), 
_ISlow”
)

	)

202 
	#isg¿ph
(
c
è
	`__isùy³
((c), 
_ISg¿ph
)

	)

203 
	#i¥ršt
(
c
è
	`__isùy³
((c), 
_IS´št
)

	)

204 
	#i¥unù
(
c
è
	`__isùy³
((c), 
_ISpunù
)

	)

205 
	#is¥aû
(
c
è
	`__isùy³
((c), 
_IS¥aû
)

	)

206 
	#isuµ”
(
c
è
	`__isùy³
((c), 
_ISuµ”
)

	)

207 
	#isxdig™
(
c
è
	`__isùy³
((c), 
_ISxdig™
)

	)

208 #ifdeà
__USE_ISOC99


209 
	#isbÏnk
(
c
è
	`__isùy³
((c), 
_ISbÏnk
)

	)

213 #ifdeà
__USE_EXTERN_INLINES


214 
__ex‹º_šlše
 

215 
	`__NTH
 (
	$tÞow”
 (
__c
))

217  
__c
 >ð-128 && __ø< 256 ? (*
	`__ùy³_tÞow”_loc
 ())[__c] : __c;

218 
	}
}

220 
__ex‹º_šlše
 

221 
__NTH
 (
	$touµ”
 (
__c
))

223  
__c
 >ð-128 && __ø< 256 ? (*
	`__ùy³_touµ”_loc
 ())[__c] : __c;

224 
	}
}

227 #ià
__GNUC__
 >ð2 && 
defšed
 
__OPTIMIZE__
 && !defšed 
__ýlu¥lus


228 
	#tÞow”
(
c
è
	`__tobody
 (c, 
tÞow”
, *
	`__ùy³_tÞow”_loc
 (), (c))

	)

229 
	#touµ”
(
c
è
	`__tobody
 (c, 
touµ”
, *
	`__ùy³_touµ”_loc
 (), (c))

	)

232 #ià
defšed
 
__USE_MISC
 || defšed 
__USE_XOPEN


233 
	#i§scii
(
c
è
	`__i§scii
 (c)

	)

234 
	#tßscii
(
c
è
	`__tßscii
 (c)

	)

236 
	#_tÞow”
(
c
è((è(*
	`__ùy³_tÞow”_loc
 ())[(è(c)])

	)

237 
	#_touµ”
(
c
è((è(*
	`__ùy³_touµ”_loc
 ())[(è(c)])

	)

243 #ifdeà
__USE_XOPEN2K8


257 
	~<xloÿË.h
>

261 
	#__isùy³_l
(
c
, 
ty³
, 
loÿË
) \

262 ((
loÿË
)->
__ùy³_b
[(è(
c
)] & (è
ty³
)

	)

264 
	#__exùy³_l
(
Çme
) \

265 
	`Çme
 (, 
__loÿË_t
è
__THROW


	)

271 
__exùy³_l
 (
i§Êum_l
);

272 
__exùy³_l
 (
i§Íha_l
);

273 
__exùy³_l
 (
isúŒl_l
);

274 
__exùy³_l
 (
isdig™_l
);

275 
__exùy³_l
 (
i¦ow”_l
);

276 
__exùy³_l
 (
isg¿ph_l
);

277 
__exùy³_l
 (
i¥ršt_l
);

278 
__exùy³_l
 (
i¥unù_l
);

279 
__exùy³_l
 (
is¥aû_l
);

280 
__exùy³_l
 (
isuµ”_l
);

281 
__exùy³_l
 (
isxdig™_l
);

283 
__exùy³_l
 (
isbÏnk_l
);

287 
	$__tÞow”_l
 (
__c
, 
__loÿË_t
 
__l
è
__THROW
;

288 
	$tÞow”_l
 (
__c
, 
__loÿË_t
 
__l
è
__THROW
;

291 
	$__touµ”_l
 (
__c
, 
__loÿË_t
 
__l
è
__THROW
;

292 
	$touµ”_l
 (
__c
, 
__loÿË_t
 
__l
è
__THROW
;

294 #ià
__GNUC__
 >ð2 && 
defšed
 
__OPTIMIZE__
 && !defšed 
__ýlu¥lus


295 
	#__tÞow”_l
(
c
, 
loÿË
) \

296 
	`__tobody
 (
c
, 
__tÞow”_l
, (
loÿË
)->
__ùy³_tÞow”
, (c,†oÿË))

	)

297 
	#__touµ”_l
(
c
, 
loÿË
) \

298 
	`__tobody
 (
c
, 
__touµ”_l
, (
loÿË
)->
__ùy³_touµ”
, (c,†oÿË))

	)

299 
	#tÞow”_l
(
c
, 
loÿË
è
	`__tÞow”_l
 ((c), (loÿË))

	)

300 
	#touµ”_l
(
c
, 
loÿË
è
	`__touµ”_l
 ((c), (loÿË))

	)

304 #iâdeà
__NO_CTYPE


305 
	#__i§Êum_l
(
c
,
l
è
	`__isùy³_l
((c), 
_IS®num
, (l))

	)

306 
	#__i§Íha_l
(
c
,
l
è
	`__isùy³_l
((c), 
_IS®pha
, (l))

	)

307 
	#__isúŒl_l
(
c
,
l
è
	`__isùy³_l
((c), 
_ISúŒl
, (l))

	)

308 
	#__isdig™_l
(
c
,
l
è
	`__isùy³_l
((c), 
_ISdig™
, (l))

	)

309 
	#__i¦ow”_l
(
c
,
l
è
	`__isùy³_l
((c), 
_ISlow”
, (l))

	)

310 
	#__isg¿ph_l
(
c
,
l
è
	`__isùy³_l
((c), 
_ISg¿ph
, (l))

	)

311 
	#__i¥ršt_l
(
c
,
l
è
	`__isùy³_l
((c), 
_IS´št
, (l))

	)

312 
	#__i¥unù_l
(
c
,
l
è
	`__isùy³_l
((c), 
_ISpunù
, (l))

	)

313 
	#__is¥aû_l
(
c
,
l
è
	`__isùy³_l
((c), 
_IS¥aû
, (l))

	)

314 
	#__isuµ”_l
(
c
,
l
è
	`__isùy³_l
((c), 
_ISuµ”
, (l))

	)

315 
	#__isxdig™_l
(
c
,
l
è
	`__isùy³_l
((c), 
_ISxdig™
, (l))

	)

317 
	#__isbÏnk_l
(
c
,
l
è
	`__isùy³_l
((c), 
_ISbÏnk
, (l))

	)

319 #ifdeà
__USE_MISC


320 
	#__i§scii_l
(
c
,
l
è(Ö), 
	`__i§scii
 (c))

	)

321 
	#__tßscii_l
(
c
,
l
è(Ö), 
	`__tßscii
 (c))

	)

324 
	#i§Êum_l
(
c
,
l
è
	`__i§Êum_l
 ((c), (l))

	)

325 
	#i§Íha_l
(
c
,
l
è
	`__i§Íha_l
 ((c), (l))

	)

326 
	#isúŒl_l
(
c
,
l
è
	`__isúŒl_l
 ((c), (l))

	)

327 
	#isdig™_l
(
c
,
l
è
	`__isdig™_l
 ((c), (l))

	)

328 
	#i¦ow”_l
(
c
,
l
è
	`__i¦ow”_l
 ((c), (l))

	)

329 
	#isg¿ph_l
(
c
,
l
è
	`__isg¿ph_l
 ((c), (l))

	)

330 
	#i¥ršt_l
(
c
,
l
è
	`__i¥ršt_l
 ((c), (l))

	)

331 
	#i¥unù_l
(
c
,
l
è
	`__i¥unù_l
 ((c), (l))

	)

332 
	#is¥aû_l
(
c
,
l
è
	`__is¥aû_l
 ((c), (l))

	)

333 
	#isuµ”_l
(
c
,
l
è
	`__isuµ”_l
 ((c), (l))

	)

334 
	#isxdig™_l
(
c
,
l
è
	`__isxdig™_l
 ((c), (l))

	)

336 
	#isbÏnk_l
(
c
,
l
è
	`__isbÏnk_l
 ((c), (l))

	)

338 #ifdeà
__USE_MISC


339 
	#i§scii_l
(
c
,
l
è
	`__i§scii_l
 ((c), (l))

	)

340 
	#tßscii_l
(
c
,
l
è
	`__tßscii_l
 ((c), (l))

	)

347 
__END_DECLS


	@/usr/include/stdc-predef.h

18 #iâdef 
_STDC_PREDEF_H


19 
	#_STDC_PREDEF_H
 1

	)

36 #ifdeà
__GCC_IEC_559


37 #ià
__GCC_IEC_559
 > 0

38 
	#__STDC_IEC_559__
 1

	)

41 
	#__STDC_IEC_559__
 1

	)

44 #ifdeà
__GCC_IEC_559_COMPLEX


45 #ià
__GCC_IEC_559_COMPLEX
 > 0

46 
	#__STDC_IEC_559_COMPLEX__
 1

	)

49 
	#__STDC_IEC_559_COMPLEX__
 1

	)

55 
	#__STDC_ISO_10646__
 201505L

	)

58 
	#__STDC_NO_THREADS__
 1

	)

	@/usr/include/endian.h

18 #iâdef 
_ENDIAN_H


19 
	#_ENDIAN_H
 1

	)

21 
	~<ã©u»s.h
>

31 
	#__LITTLE_ENDIAN
 1234

	)

32 
	#__BIG_ENDIAN
 4321

	)

33 
	#__PDP_ENDIAN
 3412

	)

36 
	~<b™s/’dŸn.h
>

40 #iâdeà
__FLOAT_WORD_ORDER


41 
	#__FLOAT_WORD_ORDER
 
__BYTE_ORDER


	)

44 #ifdef 
__USE_MISC


45 
	#LITTLE_ENDIAN
 
__LITTLE_ENDIAN


	)

46 
	#BIG_ENDIAN
 
__BIG_ENDIAN


	)

47 
	#PDP_ENDIAN
 
__PDP_ENDIAN


	)

48 
	#BYTE_ORDER
 
__BYTE_ORDER


	)

51 #ià
__BYTE_ORDER
 =ð
__LITTLE_ENDIAN


52 
	#__LONG_LONG_PAIR
(
HI
, 
LO
èLO, 
	)
HI

53 #–ià
__BYTE_ORDER
 =ð
__BIG_ENDIAN


54 
	#__LONG_LONG_PAIR
(
HI
, 
LO
èHI, 
	)
LO

58 #ià
defšed
 
__USE_MISC
 && !defšed 
__ASSEMBLER__


60 
	~<b™s/by‹sw­.h
>

62 #ià
__BYTE_ORDER
 =ð
__LITTLE_ENDIAN


63 
	#htobe16
(
x
è
	`__bsw­_16
 (x)

	)

64 
	#htÞe16
(
x
è(x)

	)

65 
	#be16toh
(
x
è
	`__bsw­_16
 (x)

	)

66 
	#Ë16toh
(
x
è(x)

	)

68 
	#htobe32
(
x
è
	`__bsw­_32
 (x)

	)

69 
	#htÞe32
(
x
è(x)

	)

70 
	#be32toh
(
x
è
	`__bsw­_32
 (x)

	)

71 
	#Ë32toh
(
x
è(x)

	)

73 
	#htobe64
(
x
è
	`__bsw­_64
 (x)

	)

74 
	#htÞe64
(
x
è(x)

	)

75 
	#be64toh
(
x
è
	`__bsw­_64
 (x)

	)

76 
	#Ë64toh
(
x
è(x)

	)

79 
	#htobe16
(
x
è(x)

	)

80 
	#htÞe16
(
x
è
	`__bsw­_16
 (x)

	)

81 
	#be16toh
(
x
è(x)

	)

82 
	#Ë16toh
(
x
è
	`__bsw­_16
 (x)

	)

84 
	#htobe32
(
x
è(x)

	)

85 
	#htÞe32
(
x
è
	`__bsw­_32
 (x)

	)

86 
	#be32toh
(
x
è(x)

	)

87 
	#Ë32toh
(
x
è
	`__bsw­_32
 (x)

	)

89 
	#htobe64
(
x
è(x)

	)

90 
	#htÞe64
(
x
è
	`__bsw­_64
 (x)

	)

91 
	#be64toh
(
x
è(x)

	)

92 
	#Ë64toh
(
x
è
	`__bsw­_64
 (x)

	)

	@/usr/include/gconv.h

22 #iâdeà
_GCONV_H


23 
	#_GCONV_H
 1

	)

25 
	~<ã©u»s.h
>

26 
	#__Ãed_mb¡©e_t


	)

27 
	#__Ãed_wšt_t


	)

28 
	~<wch¬.h
>

29 
	#__Ãed_size_t


	)

30 
	#__Ãed_wch¬_t


	)

31 
	~<¡ddef.h
>

34 
	#__UNKNOWN_10646_CHAR
 ((
wch¬_t
è0xfffd)

	)

39 
	m__GCONV_OK
 = 0,

40 
	m__GCONV_NOCONV
,

41 
	m__GCONV_NODB
,

42 
	m__GCONV_NOMEM
,

44 
	m__GCONV_EMPTY_INPUT
,

45 
	m__GCONV_FULL_OUTPUT
,

46 
	m__GCONV_ILLEGAL_INPUT
,

47 
	m__GCONV_INCOMPLETE_INPUT
,

49 
	m__GCONV_ILLEGAL_DESCRIPTOR
,

50 
	m__GCONV_INTERNAL_ERROR


57 
	m__GCONV_IS_LAST
 = 0x0001,

58 
	m__GCONV_IGNORE_ERRORS
 = 0x0002,

59 
	m__GCONV_SWAP
 = 0x0004,

60 
	m__GCONV_TRANSLIT
 = 0x0008

65 
	g__gcÚv_¡•
;

66 
	g__gcÚv_¡•_d©a
;

67 
	g__gcÚv_lßded_objeù
;

71 (*
	t__gcÚv_fù
è(
	t__gcÚv_¡•
 *, 
	t__gcÚv_¡•_d©a
 *,

73 **, 
	tsize_t
 *, , );

76 
	$wšt_t
 (*
	t__gcÚv_btowc_fù
è(
	t__gcÚv_¡•
 *, );

79 (*
	t__gcÚv_š™_fù
è(
	t__gcÚv_¡•
 *);

80 (*
	t__gcÚv_’d_fù
è(
	t__gcÚv_¡•
 *);

84 
	s__gcÚv_¡•


86 
__gcÚv_lßded_objeù
 *
__shlib_hªdË
;

87 cÚ¡ *
__modÇme
;

89 
__couÁ”
;

91 *
__äom_Çme
;

92 *
__to_Çme
;

94 
__gcÚv_fù
 
__fù
;

95 
__gcÚv_btowc_fù
 
__btowc_fù
;

96 
__gcÚv_š™_fù
 
__š™_fù
;

97 
__gcÚv_’d_fù
 
__’d_fù
;

101 
__mš_Ãeded_äom
;

102 
__max_Ãeded_äom
;

103 
__mš_Ãeded_to
;

104 
__max_Ãeded_to
;

107 
__¡©eful
;

109 *
__d©a
;

114 
	s__gcÚv_¡•_d©a


116 *
__outbuf
;

117 *
__outbuãnd
;

121 
__æags
;

125 
__švoÿtiÚ_couÁ”
;

129 
__š‹º®_u£
;

131 
__mb¡©e_t
 *
__¡©•
;

132 
__mb¡©e_t
 
__¡©e
;

138 
	s__gcÚv_šfo


140 
size_t
 
__n¡•s
;

141 
__gcÚv_¡•
 *
__¡•s
;

142 
__ex‹nsiÚ__
 
__gcÚv_¡•_d©a
 
__d©a
 
__æex¬r
;

143 } *
	t__gcÚv_t
;

146 
	`__gcÚv_Œª¦™”©e
 (
__gcÚv_¡•
 *
¡•
,

147 
__gcÚv_¡•_d©a
 *
¡•_d©a
,

148 cÚ¡ *
šbuf¡¬t
,

149 cÚ¡ **
šbuå
,

150 cÚ¡ *
šbuãnd
,

151 **
outbuf¡¬t
,

152 
size_t
 *
œ»v”sibË
);

	@/usr/include/wchar.h

23 #iâdeà
_WCHAR_H


25 #ià!
defšed
 
__Ãed_mb¡©e_t
 && !defšed 
__Ãed_wšt_t


26 
	#_WCHAR_H
 1

	)

27 
	~<ã©u»s.h
>

30 #ifdeà
_WCHAR_H


32 
	#__Ãed___FILE


	)

33 #ià
defšed
 
__USE_UNIX98
 || defšed 
__USE_XOPEN2K


34 
	#__Ãed_FILE


	)

36 
	~<¡dio.h
>

38 
	#__Ãed___va_li¡


	)

39 
	~<¡d¬g.h
>

41 
	~<b™s/wch¬.h
>

44 
	#__Ãed_size_t


	)

45 
	#__Ãed_wch¬_t


	)

46 
	#__Ãed_NULL


	)

48 #ià
defšed
 
_WCHAR_H
 || defšed 
__Ãed_wšt_t
 || !defšed 
__WINT_TYPE__


49 #undeà
__Ãed_wšt_t


50 
	#__Ãed_wšt_t


	)

51 
	~<¡ddef.h
>

55 #iâdeà
_WINT_T


60 
	#_WINT_T


	)

61 
	twšt_t
;

65 #ià
defšed
 
__ýlu¥lus
 && defšed 
_GLIBCPP_USE_NAMESPACES
 \

66 && 
defšed
 
__WINT_TYPE__


67 
__BEGIN_NAMESPACE_STD


68 
__WINT_TYPE__
 
	twšt_t
;

69 
	g__END_NAMESPACE_STD


74 #ià
defšed
 
__ýlu¥lus
 && 
__GNUC_PREREQ
 (4, 4)

75 
	#__CORRECT_ISO_CPP_WCHAR_H_PROTO


	)

79 #ià(
defšed
 
_WCHAR_H
 || defšed 
__Ãed_mb¡©e_t
è&& !defšed 
____mb¡©e_t_defšed


80 
	#____mb¡©e_t_defšed
 1

	)

84 
	m__couÁ
;

87 #ifdeà
__WINT_TYPE__


88 
__WINT_TYPE__
 
	m__wch
;

90 
wšt_t
 
	m__wch
;

92 
	m__wchb
[4];

93 } 
	m__v®ue
;

94 } 
	t__mb¡©e_t
;

96 #undeà
__Ãed_mb¡©e_t


101 #ifdeà
_WCHAR_H


103 #iâdeà
__mb¡©e_t_defšed


104 
__BEGIN_NAMESPACE_C99


106 
__mb¡©e_t
 
	tmb¡©e_t
;

107 
	g__END_NAMESPACE_C99


108 
	#__mb¡©e_t_defšed
 1

	)

111 #ifdeà
__USE_GNU


112 
	$__USING_NAMESPACE_C99
(
mb¡©e_t
)

115 #iâdeà
WCHAR_MIN


117 
	#WCHAR_MIN
 
__WCHAR_MIN


	)

118 
	#WCHAR_MAX
 
__WCHAR_MAX


	)

121 #iâdeà
WEOF


122 
	#WEOF
 (0xffffffffu)

	)

127 #ià
defšed
 
__USE_XOPEN
 && !defšed 
__USE_UNIX98


128 
	~<wùy³.h
>

132 
__BEGIN_DECLS


134 
__BEGIN_NAMESPACE_STD


137 
tm
;

138 
__END_NAMESPACE_STD


142 
	$__USING_NAMESPACE_STD
(
tm
)

145 
__BEGIN_NAMESPACE_STD


147 
wch¬_t
 *
	$wcsýy
 (
wch¬_t
 *
__»¡riù
 
__de¡
,

148 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__¤c
)

149 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

152 
wch¬_t
 *
	$wc¢ýy
 (
wch¬_t
 *
__»¡riù
 
__de¡
,

153 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__¤c
, 
size_t
 
__n
)

154 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

157 
wch¬_t
 *
	$wcsÿt
 (
wch¬_t
 *
__»¡riù
 
__de¡
,

158 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__¤c
)

159 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

161 
wch¬_t
 *
	$wc¢ÿt
 (
wch¬_t
 *
__»¡riù
 
__de¡
,

162 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__¤c
, 
size_t
 
__n
)

163 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

166 
	$wcscmp
 (cÚ¡ 
wch¬_t
 *
__s1
, cÚ¡ wch¬_ˆ*
__s2
)

167 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

169 
	$wc¢cmp
 (cÚ¡ 
wch¬_t
 *
__s1
, cÚ¡ wch¬_ˆ*
__s2
, 
size_t
 
__n
)

170 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

171 
__END_NAMESPACE_STD


173 #ifdeà
__USE_XOPEN2K8


175 
	$wcsÿ£cmp
 (cÚ¡ 
wch¬_t
 *
__s1
, cÚ¡ wch¬_ˆ*
__s2
è
__THROW
;

178 
	$wc¢ÿ£cmp
 (cÚ¡ 
wch¬_t
 *
__s1
, cÚ¡ wch¬_ˆ*
__s2
,

179 
size_t
 
__n
è
__THROW
;

183 
	~<xloÿË.h
>

185 
	$wcsÿ£cmp_l
 (cÚ¡ 
wch¬_t
 *
__s1
, cÚ¡ wch¬_ˆ*
__s2
,

186 
__loÿË_t
 
__loc
è
__THROW
;

188 
	$wc¢ÿ£cmp_l
 (cÚ¡ 
wch¬_t
 *
__s1
, cÚ¡ wch¬_ˆ*
__s2
,

189 
size_t
 
__n
, 
__loÿË_t
 
__loc
è
__THROW
;

192 
__BEGIN_NAMESPACE_STD


195 
	$wcscÞl
 (cÚ¡ 
wch¬_t
 *
__s1
, cÚ¡ wch¬_ˆ*
__s2
è
__THROW
;

199 
size_t
 
	$wcsxäm
 (
wch¬_t
 *
__»¡riù
 
__s1
,

200 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__s2
, 
size_t
 
__n
è
__THROW
;

201 
__END_NAMESPACE_STD


203 #ifdeà
__USE_XOPEN2K8


209 
	$wcscÞl_l
 (cÚ¡ 
wch¬_t
 *
__s1
, cÚ¡ wch¬_ˆ*
__s2
,

210 
__loÿË_t
 
__loc
è
__THROW
;

215 
size_t
 
	$wcsxäm_l
 (
wch¬_t
 *
__s1
, cÚ¡ wch¬_ˆ*
__s2
,

216 
size_t
 
__n
, 
__loÿË_t
 
__loc
è
__THROW
;

219 
wch¬_t
 *
	$wcsdup
 (cÚ¡ 
wch¬_t
 *
__s
è
__THROW
 
__©Œibu‹_m®loc__
;

222 
__BEGIN_NAMESPACE_STD


224 #ifdeà
__CORRECT_ISO_CPP_WCHAR_H_PROTO


225 "C++" 
wch¬_t
 *
	$wcschr
 (
wch¬_t
 *
__wcs
, wch¬_ˆ
__wc
)

226 
__THROW
 
	`__asm
 ("wcschr"è
__©Œibu‹_pu»__
;

227 "C++" cÚ¡ 
wch¬_t
 *
	$wcschr
 (cÚ¡ 
wch¬_t
 *
__wcs
, wch¬_ˆ
__wc
)

228 
__THROW
 
	`__asm
 ("wcschr"è
__©Œibu‹_pu»__
;

230 
wch¬_t
 *
	$wcschr
 (cÚ¡ 
wch¬_t
 *
__wcs
, wch¬_ˆ
__wc
)

231 
__THROW
 
__©Œibu‹_pu»__
;

234 #ifdeà
__CORRECT_ISO_CPP_WCHAR_H_PROTO


235 "C++" 
wch¬_t
 *
	$wc¤chr
 (
wch¬_t
 *
__wcs
, wch¬_ˆ
__wc
)

236 
__THROW
 
	`__asm
 ("wc¤chr"è
__©Œibu‹_pu»__
;

237 "C++" cÚ¡ 
wch¬_t
 *
	$wc¤chr
 (cÚ¡ 
wch¬_t
 *
__wcs
, wch¬_ˆ
__wc
)

238 
__THROW
 
	`__asm
 ("wc¤chr"è
__©Œibu‹_pu»__
;

240 
wch¬_t
 *
	$wc¤chr
 (cÚ¡ 
wch¬_t
 *
__wcs
, wch¬_ˆ
__wc
)

241 
__THROW
 
__©Œibu‹_pu»__
;

243 
__END_NAMESPACE_STD


245 #ifdeà
__USE_GNU


248 
wch¬_t
 *
	$wcschºul
 (cÚ¡ 
wch¬_t
 *
__s
, wch¬_ˆ
__wc
)

249 
__THROW
 
__©Œibu‹_pu»__
;

252 
__BEGIN_NAMESPACE_STD


255 
size_t
 
	$wcsc¥n
 (cÚ¡ 
wch¬_t
 *
__wcs
, cÚ¡ wch¬_ˆ*
__»jeù
)

256 
__THROW
 
__©Œibu‹_pu»__
;

259 
size_t
 
	$wcs¥n
 (cÚ¡ 
wch¬_t
 *
__wcs
, cÚ¡ wch¬_ˆ*
__acû±
)

260 
__THROW
 
__©Œibu‹_pu»__
;

262 #ifdeà
__CORRECT_ISO_CPP_WCHAR_H_PROTO


263 "C++" 
wch¬_t
 *
	$wc¥brk
 (
wch¬_t
 *
__wcs
, cÚ¡ wch¬_ˆ*
__acû±
)

264 
__THROW
 
	`__asm
 ("wc¥brk"è
__©Œibu‹_pu»__
;

265 "C++" cÚ¡ 
wch¬_t
 *
	$wc¥brk
 (cÚ¡ 
wch¬_t
 *
__wcs
,

266 cÚ¡ 
wch¬_t
 *
__acû±
)

267 
__THROW
 
	`__asm
 ("wc¥brk"è
__©Œibu‹_pu»__
;

269 
wch¬_t
 *
	$wc¥brk
 (cÚ¡ 
wch¬_t
 *
__wcs
, cÚ¡ wch¬_ˆ*
__acû±
)

270 
__THROW
 
__©Œibu‹_pu»__
;

273 #ifdeà
__CORRECT_ISO_CPP_WCHAR_H_PROTO


274 "C++" 
wch¬_t
 *
	$wcs¡r
 (
wch¬_t
 *
__hay¡ack
, cÚ¡ wch¬_ˆ*
__ÃedË
)

275 
__THROW
 
	`__asm
 ("wcs¡r"è
__©Œibu‹_pu»__
;

276 "C++" cÚ¡ 
wch¬_t
 *
	$wcs¡r
 (cÚ¡ 
wch¬_t
 *
__hay¡ack
,

277 cÚ¡ 
wch¬_t
 *
__ÃedË
)

278 
__THROW
 
	`__asm
 ("wcs¡r"è
__©Œibu‹_pu»__
;

280 
wch¬_t
 *
	$wcs¡r
 (cÚ¡ 
wch¬_t
 *
__hay¡ack
, cÚ¡ wch¬_ˆ*
__ÃedË
)

281 
__THROW
 
__©Œibu‹_pu»__
;

285 
wch¬_t
 *
	$wc¡ok
 (
wch¬_t
 *
__»¡riù
 
__s
,

286 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__d–im
,

287 
wch¬_t
 **
__»¡riù
 
__±r
è
__THROW
;

290 
size_t
 
	$wc¦’
 (cÚ¡ 
wch¬_t
 *
__s
è
__THROW
 
__©Œibu‹_pu»__
;

291 
__END_NAMESPACE_STD


293 #ifdeà
__USE_XOPEN


295 #ifdeà
__CORRECT_ISO_CPP_WCHAR_H_PROTO


296 "C++" 
wch¬_t
 *
	$wcswcs
 (
wch¬_t
 *
__hay¡ack
, cÚ¡ wch¬_ˆ*
__ÃedË
)

297 
__THROW
 
	`__asm
 ("wcswcs"è
__©Œibu‹_pu»__
;

298 "C++" cÚ¡ 
wch¬_t
 *
	$wcswcs
 (cÚ¡ 
wch¬_t
 *
__hay¡ack
,

299 cÚ¡ 
wch¬_t
 *
__ÃedË
)

300 
__THROW
 
	`__asm
 ("wcswcs"è
__©Œibu‹_pu»__
;

302 
wch¬_t
 *
	$wcswcs
 (cÚ¡ 
wch¬_t
 *
__hay¡ack
, cÚ¡ wch¬_ˆ*
__ÃedË
)

303 
__THROW
 
__©Œibu‹_pu»__
;

307 #ifdeà
__USE_XOPEN2K8


309 
size_t
 
	$wc¢Ën
 (cÚ¡ 
wch¬_t
 *
__s
, 
size_t
 
__maxËn
)

310 
__THROW
 
__©Œibu‹_pu»__
;

314 
__BEGIN_NAMESPACE_STD


316 #ifdeà
__CORRECT_ISO_CPP_WCHAR_H_PROTO


317 "C++" 
wch¬_t
 *
	$wmemchr
 (
wch¬_t
 *
__s
, wch¬_ˆ
__c
, 
size_t
 
__n
)

318 
__THROW
 
	`__asm
 ("wmemchr"è
__©Œibu‹_pu»__
;

319 "C++" cÚ¡ 
wch¬_t
 *
	$wmemchr
 (cÚ¡ 
wch¬_t
 *
__s
, wch¬_ˆ
__c
,

320 
size_t
 
__n
)

321 
__THROW
 
	`__asm
 ("wmemchr"è
__©Œibu‹_pu»__
;

323 
wch¬_t
 *
	$wmemchr
 (cÚ¡ 
wch¬_t
 *
__s
, wch¬_ˆ
__c
, 
size_t
 
__n
)

324 
__THROW
 
__©Œibu‹_pu»__
;

328 
	$wmemcmp
 (cÚ¡ 
wch¬_t
 *
__s1
, cÚ¡ wch¬_ˆ*
__s2
, 
size_t
 
__n
)

329 
__THROW
 
__©Œibu‹_pu»__
;

332 
wch¬_t
 *
	$wmemýy
 (
wch¬_t
 *
__»¡riù
 
__s1
,

333 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__s2
, 
size_t
 
__n
è
__THROW
;

337 
wch¬_t
 *
	$wmemmove
 (
wch¬_t
 *
__s1
, cÚ¡ wch¬_ˆ*
__s2
, 
size_t
 
__n
)

338 
__THROW
;

341 
wch¬_t
 *
	$wmem£t
 (
wch¬_t
 *
__s
, wch¬_ˆ
__c
, 
size_t
 
__n
è
__THROW
;

342 
__END_NAMESPACE_STD


344 #ifdeà
__USE_GNU


347 
wch¬_t
 *
	$wmempýy
 (
wch¬_t
 *
__»¡riù
 
__s1
,

348 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__s2
, 
size_t
 
__n
)

349 
__THROW
;

353 
__BEGIN_NAMESPACE_STD


356 
wšt_t
 
	$btowc
 (
__c
è
__THROW
;

360 
	$wùob
 (
wšt_t
 
__c
è
__THROW
;

364 
	$mbsš™
 (cÚ¡ 
mb¡©e_t
 *
__ps
è
__THROW
 
__©Œibu‹_pu»__
;

368 
size_t
 
	$mb¹owc
 (
wch¬_t
 *
__»¡riù
 
__pwc
,

369 cÚ¡ *
__»¡riù
 
__s
, 
size_t
 
__n
,

370 
mb¡©e_t
 *
__»¡riù
 
__p
è
__THROW
;

373 
size_t
 
	$wütomb
 (*
__»¡riù
 
__s
, 
wch¬_t
 
__wc
,

374 
mb¡©e_t
 *
__»¡riù
 
__ps
è
__THROW
;

377 
size_t
 
	$__mb¾’
 (cÚ¡ *
__»¡riù
 
__s
, 
size_t
 
__n
,

378 
mb¡©e_t
 *
__»¡riù
 
__ps
è
__THROW
;

379 
size_t
 
	$mb¾’
 (cÚ¡ *
__»¡riù
 
__s
, 
size_t
 
__n
,

380 
mb¡©e_t
 *
__»¡riù
 
__ps
è
__THROW
;

381 
__END_NAMESPACE_STD


383 #ifdeà
__USE_EXTERN_INLINES


389 
wšt_t
 
	$__btowc_®Ÿs
 (
__c
è
	`__asm
 ("btowc");

390 
__ex‹º_šlše
 
wšt_t


391 
	`__NTH
 (
	$btowc
 (
__c
))

392 {  (
	`__bužtš_cÚ¡ªt_p
 (
__c
) && __c >= '\0' && __c <= '\x7f'

393 ? (
wšt_t
è
__c
 : 
	`__btowc_®Ÿs
 (__c)); 
	}
}

395 
	$__wùob_®Ÿs
 (
wšt_t
 
__c
è
	`__asm
 ("wctob");

396 
__ex‹º_šlše
 

397 
	`__NTH
 (
	$wùob
 (
wšt_t
 
__wc
))

398 {  (
	`__bužtš_cÚ¡ªt_p
 (
__wc
è&& __wø>ð
L
'\0' && __wc <= L'\x7f'

399 ? (è
__wc
 : 
	`__wùob_®Ÿs
 (__wc)); 
	}
}

401 
__ex‹º_šlše
 
size_t


402 
__NTH
 (
	$mb¾’
 (cÚ¡ *
__»¡riù
 
__s
, 
size_t
 
__n
,

403 
mb¡©e_t
 *
__»¡riù
 
__ps
))

404 {  (
__ps
 !ð
NULL


405 ? 
	`mb¹owc
 (
NULL
, 
__s
, 
__n
, 
__ps
è: 
	`__mb¾’
 (__s, __n, NULL)); 
	}
}

408 
__BEGIN_NAMESPACE_STD


411 
size_t
 
	$mb¤towcs
 (
wch¬_t
 *
__»¡riù
 
__d¡
,

412 cÚ¡ **
__»¡riù
 
__¤c
, 
size_t
 
__Ën
,

413 
mb¡©e_t
 *
__»¡riù
 
__ps
è
__THROW
;

417 
size_t
 
	$wc¤tombs
 (*
__»¡riù
 
__d¡
,

418 cÚ¡ 
wch¬_t
 **
__»¡riù
 
__¤c
, 
size_t
 
__Ën
,

419 
mb¡©e_t
 *
__»¡riù
 
__ps
è
__THROW
;

420 
__END_NAMESPACE_STD


423 #ifdef 
__USE_XOPEN2K8


426 
size_t
 
	$mb¢¹owcs
 (
wch¬_t
 *
__»¡riù
 
__d¡
,

427 cÚ¡ **
__»¡riù
 
__¤c
, 
size_t
 
__nmc
,

428 
size_t
 
__Ën
, 
mb¡©e_t
 *
__»¡riù
 
__ps
è
__THROW
;

432 
size_t
 
	$wc¢¹ombs
 (*
__»¡riù
 
__d¡
,

433 cÚ¡ 
wch¬_t
 **
__»¡riù
 
__¤c
,

434 
size_t
 
__nwc
, size_ˆ
__Ën
,

435 
mb¡©e_t
 *
__»¡riù
 
__ps
è
__THROW
;

440 #ifdeà
__USE_XOPEN


442 
	$wcwidth
 (
wch¬_t
 
__c
è
__THROW
;

446 
	$wcswidth
 (cÚ¡ 
wch¬_t
 *
__s
, 
size_t
 
__n
è
__THROW
;

450 
__BEGIN_NAMESPACE_STD


453 
	$wc¡od
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__ÅŒ
,

454 
wch¬_t
 **
__»¡riù
 
__’d±r
è
__THROW
;

455 
__END_NAMESPACE_STD


457 #ifdeà
__USE_ISOC99


458 
__BEGIN_NAMESPACE_C99


460 
	$wc¡of
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__ÅŒ
,

461 
wch¬_t
 **
__»¡riù
 
__’d±r
è
__THROW
;

462 
	$wc¡Þd
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__ÅŒ
,

463 
wch¬_t
 **
__»¡riù
 
__’d±r
è
__THROW
;

464 
__END_NAMESPACE_C99


468 
__BEGIN_NAMESPACE_STD


471 
	$wc¡Þ
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__ÅŒ
,

472 
wch¬_t
 **
__»¡riù
 
__’d±r
, 
__ba£
è
__THROW
;

476 
	$wc¡oul
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__ÅŒ
,

477 
wch¬_t
 **
__»¡riù
 
__’d±r
, 
__ba£
)

478 
__THROW
;

479 
__END_NAMESPACE_STD


481 #ifdeà
__USE_ISOC99


482 
__BEGIN_NAMESPACE_C99


485 
__ex‹nsiÚ__


486 
	$wc¡Þl
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__ÅŒ
,

487 
wch¬_t
 **
__»¡riù
 
__’d±r
, 
__ba£
)

488 
__THROW
;

492 
__ex‹nsiÚ__


493 
	$wc¡ouÎ
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__ÅŒ
,

494 
wch¬_t
 **
__»¡riù
 
__’d±r
,

495 
__ba£
è
__THROW
;

496 
__END_NAMESPACE_C99


499 #ifdeà
__USE_GNU


502 
__ex‹nsiÚ__


503 
	$wc¡oq
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__ÅŒ
,

504 
wch¬_t
 **
__»¡riù
 
__’d±r
, 
__ba£
)

505 
__THROW
;

509 
__ex‹nsiÚ__


510 
	$wc¡ouq
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__ÅŒ
,

511 
wch¬_t
 **
__»¡riù
 
__’d±r
,

512 
__ba£
è
__THROW
;

515 #ifdeà
__USE_GNU


529 
	~<xloÿË.h
>

533 
	$wc¡Þ_l
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__ÅŒ
,

534 
wch¬_t
 **
__»¡riù
 
__’d±r
, 
__ba£
,

535 
__loÿË_t
 
__loc
è
__THROW
;

537 
	$wc¡oul_l
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__ÅŒ
,

538 
wch¬_t
 **
__»¡riù
 
__’d±r
,

539 
__ba£
, 
__loÿË_t
 
__loc
è
__THROW
;

541 
__ex‹nsiÚ__


542 
	$wc¡Þl_l
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__ÅŒ
,

543 
wch¬_t
 **
__»¡riù
 
__’d±r
,

544 
__ba£
, 
__loÿË_t
 
__loc
è
__THROW
;

546 
__ex‹nsiÚ__


547 
	$wc¡ouÎ_l
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__ÅŒ
,

548 
wch¬_t
 **
__»¡riù
 
__’d±r
,

549 
__ba£
, 
__loÿË_t
 
__loc
)

550 
__THROW
;

552 
	$wc¡od_l
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__ÅŒ
,

553 
wch¬_t
 **
__»¡riù
 
__’d±r
, 
__loÿË_t
 
__loc
)

554 
__THROW
;

556 
	$wc¡of_l
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__ÅŒ
,

557 
wch¬_t
 **
__»¡riù
 
__’d±r
, 
__loÿË_t
 
__loc
)

558 
__THROW
;

560 
	$wc¡Þd_l
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__ÅŒ
,

561 
wch¬_t
 **
__»¡riù
 
__’d±r
,

562 
__loÿË_t
 
__loc
è
__THROW
;

566 #ifdeà
__USE_XOPEN2K8


569 
wch¬_t
 *
	$wýýy
 (
wch¬_t
 *
__»¡riù
 
__de¡
,

570 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__¤c
è
__THROW
;

574 
wch¬_t
 *
	$wýnýy
 (
wch¬_t
 *
__»¡riù
 
__de¡
,

575 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__¤c
, 
size_t
 
__n
)

576 
__THROW
;

583 
__FILE
 *
	$Ý’_wmem¡»am
 (
wch¬_t
 **
__buæoc
, 
size_t
 *
__siz–oc
è
__THROW
;

586 #ià
defšed
 
__USE_ISOC95
 || defšed 
__USE_UNIX98


587 
__BEGIN_NAMESPACE_STD


590 
	$fwide
 (
__FILE
 *
__å
, 
__mode
è
__THROW
;

597 
	`fw´štf
 (
__FILE
 *
__»¡riù
 
__¡»am
,

598 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
, ...)

604 
	`w´štf
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
, ...)

607 
	$sw´štf
 (
wch¬_t
 *
__»¡riù
 
__s
, 
size_t
 
__n
,

608 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
, ...)

609 
__THROW
 ;

615 
	`vfw´štf
 (
__FILE
 *
__»¡riù
 
__s
,

616 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
,

617 
__gnuc_va_li¡
 
__¬g
)

623 
	`vw´štf
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
,

624 
__gnuc_va_li¡
 
__¬g
)

628 
	$vsw´štf
 (
wch¬_t
 *
__»¡riù
 
__s
, 
size_t
 
__n
,

629 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
,

630 
__gnuc_va_li¡
 
__¬g
)

631 
__THROW
 ;

638 
	`fwsÿnf
 (
__FILE
 *
__»¡riù
 
__¡»am
,

639 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
, ...)

645 
	`wsÿnf
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
, ...)

648 
	$swsÿnf
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__s
,

649 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
, ...)

650 
__THROW
 ;

652 #ià
defšed
 
__USE_ISOC99
 && !defšed 
__USE_GNU
 \

653 && (!
defšed
 
__LDBL_COMPAT
 || !defšed 
__REDIRECT
) \

654 && (
defšed
 
__STRICT_ANSI__
 || defšed 
__USE_XOPEN2K
)

655 #ifdeà
__REDIRECT


659 
	`__REDIRECT
 (
fwsÿnf
, (
__FILE
 *
__»¡riù
 
__¡»am
,

660 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
, ...),

661 
__isoc99_fwsÿnf
)

663 
	`__REDIRECT
 (
wsÿnf
, (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
, ...),

664 
__isoc99_wsÿnf
)

666 
	`__REDIRECT_NTH
 (
swsÿnf
, (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__s
,

667 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
,

668 ...), 
__isoc99_swsÿnf
)

671 
	`__isoc99_fwsÿnf
 (
__FILE
 *
__»¡riù
 
__¡»am
,

672 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
, ...);

673 
	`__isoc99_wsÿnf
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
, ...);

674 
	$__isoc99_swsÿnf
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__s
,

675 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
, ...)

676 
__THROW
;

677 
	#fwsÿnf
 
__isoc99_fwsÿnf


	)

678 
	#wsÿnf
 
__isoc99_wsÿnf


	)

679 
	#swsÿnf
 
__isoc99_swsÿnf


	)

683 
__END_NAMESPACE_STD


686 #ifdeà
__USE_ISOC99


687 
__BEGIN_NAMESPACE_C99


692 
	`vfwsÿnf
 (
__FILE
 *
__»¡riù
 
__s
,

693 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
,

694 
__gnuc_va_li¡
 
__¬g
)

700 
	`vwsÿnf
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
,

701 
__gnuc_va_li¡
 
__¬g
)

704 
	$vswsÿnf
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__s
,

705 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
,

706 
__gnuc_va_li¡
 
__¬g
)

707 
__THROW
 ;

709 #ià!
defšed
 
__USE_GNU
 \

710 && (!
defšed
 
__LDBL_COMPAT
 || !defšed 
__REDIRECT
) \

711 && (
defšed
 
__STRICT_ANSI__
 || defšed 
__USE_XOPEN2K
)

712 #ifdeà
__REDIRECT


713 
	`__REDIRECT
 (
vfwsÿnf
, (
__FILE
 *
__»¡riù
 
__s
,

714 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
,

715 
__gnuc_va_li¡
 
__¬g
), 
__isoc99_vfwsÿnf
)

717 
	`__REDIRECT
 (
vwsÿnf
, (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
,

718 
__gnuc_va_li¡
 
__¬g
), 
__isoc99_vwsÿnf
)

720 
	`__REDIRECT_NTH
 (
vswsÿnf
, (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__s
,

721 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
,

722 
__gnuc_va_li¡
 
__¬g
), 
__isoc99_vswsÿnf
)

725 
	`__isoc99_vfwsÿnf
 (
__FILE
 *
__»¡riù
 
__s
,

726 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
,

727 
__gnuc_va_li¡
 
__¬g
);

728 
	`__isoc99_vwsÿnf
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
,

729 
__gnuc_va_li¡
 
__¬g
);

730 
	$__isoc99_vswsÿnf
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__s
,

731 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
,

732 
__gnuc_va_li¡
 
__¬g
è
__THROW
;

733 
	#vfwsÿnf
 
__isoc99_vfwsÿnf


	)

734 
	#vwsÿnf
 
__isoc99_vwsÿnf


	)

735 
	#vswsÿnf
 
__isoc99_vswsÿnf


	)

739 
__END_NAMESPACE_C99


743 
__BEGIN_NAMESPACE_STD


748 
wšt_t
 
	`fg‘wc
 (
__FILE
 *
__¡»am
);

749 
wšt_t
 
	`g‘wc
 (
__FILE
 *
__¡»am
);

755 
wšt_t
 
	`g‘wch¬
 ();

762 
wšt_t
 
	`åutwc
 (
wch¬_t
 
__wc
, 
__FILE
 *
__¡»am
);

763 
wšt_t
 
	`putwc
 (
wch¬_t
 
__wc
, 
__FILE
 *
__¡»am
);

769 
wšt_t
 
	`putwch¬
 (
wch¬_t
 
__wc
);

777 
wch¬_t
 *
	`fg‘ws
 (wch¬_ˆ*
__»¡riù
 
__ws
, 
__n
,

778 
__FILE
 *
__»¡riù
 
__¡»am
);

784 
	`åutws
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__ws
,

785 
__FILE
 *
__»¡riù
 
__¡»am
);

792 
wšt_t
 
	`ung‘wc
 (wšt_ˆ
__wc
, 
__FILE
 *
__¡»am
);

793 
__END_NAMESPACE_STD


796 #ifdeà
__USE_GNU


804 
wšt_t
 
	`g‘wc_uÆocked
 (
__FILE
 *
__¡»am
);

805 
wšt_t
 
	`g‘wch¬_uÆocked
 ();

813 
wšt_t
 
	`fg‘wc_uÆocked
 (
__FILE
 *
__¡»am
);

821 
wšt_t
 
	`åutwc_uÆocked
 (
wch¬_t
 
__wc
, 
__FILE
 *
__¡»am
);

830 
wšt_t
 
	`putwc_uÆocked
 (
wch¬_t
 
__wc
, 
__FILE
 *
__¡»am
);

831 
wšt_t
 
	`putwch¬_uÆocked
 (
wch¬_t
 
__wc
);

840 
wch¬_t
 *
	`fg‘ws_uÆocked
 (wch¬_ˆ*
__»¡riù
 
__ws
, 
__n
,

841 
__FILE
 *
__»¡riù
 
__¡»am
);

849 
	`åutws_uÆocked
 (cÚ¡ 
wch¬_t
 *
__»¡riù
 
__ws
,

850 
__FILE
 *
__»¡riù
 
__¡»am
);

854 
__BEGIN_NAMESPACE_C99


858 
size_t
 
	$wcsáime
 (
wch¬_t
 *
__»¡riù
 
__s
, 
size_t
 
__maxsize
,

859 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
,

860 cÚ¡ 
tm
 *
__»¡riù
 
__
è
__THROW
;

861 
__END_NAMESPACE_C99


863 #ifdeà
__USE_GNU


864 
	~<xloÿË.h
>

868 
size_t
 
	$wcsáime_l
 (
wch¬_t
 *
__»¡riù
 
__s
, 
size_t
 
__maxsize
,

869 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__fÜm©
,

870 cÚ¡ 
tm
 *
__»¡riù
 
__
,

871 
__loÿË_t
 
__loc
è
__THROW
;

880 #ià
defšed
 
__USE_UNIX98
 && !defšed 
__USE_GNU


881 
	#__Ãed_iswxxx


	)

882 
	~<wùy³.h
>

886 #ià
__USE_FORTIFY_LEVEL
 > 0 && 
defšed
 
__fÜtify_funùiÚ


887 
	~<b™s/wch¬2.h
>

890 #ifdeà
__LDBL_COMPAT


891 
	~<b™s/wch¬-ldbl.h
>

894 
__END_DECLS


902 #undeà
__Ãed_mb¡©e_t


903 #undeà
__Ãed_wšt_t


	@/usr/include/wctype.h

23 #iâdeà
_WCTYPE_H


25 
	~<ã©u»s.h
>

26 
	~<b™s/ty³s.h
>

28 #iâdeà
__Ãed_iswxxx


29 
	#_WCTYPE_H
 1

	)

32 
	#__Ãed_wšt_t


	)

33 
	~<wch¬.h
>

37 #iâdeà
WEOF


38 
	#WEOF
 (0xffffffffu)

	)

41 #undeà
__Ãed_iswxxx


46 #iâdeà
__iswxxx_defšed


47 
	#__iswxxx_defšed
 1

	)

49 
__BEGIN_NAMESPACE_C99


52 
	twùy³_t
;

53 
	g__END_NAMESPACE_C99


55 #iâdeà
_ISwb™


60 
	~<’dŸn.h
>

61 #ià
__BYTE_ORDER
 =ð
__BIG_ENDIAN


62 
	#_ISwb™
(
b™
è(1 << (b™))

	)

64 
	#_ISwb™
(
b™
) \

65 ((
b™
) < 8 ? () ((1UL << (bit)) << 24) \

66 : ((
b™
) < 16 ? () ((1UL << (bit)) << 8) \

67 : ((
b™
) < 24 ? () ((1UL << (bit)) >> 8) \

68 : (è((1UL << (
b™
)è>> 24))))

	)

73 
	m__ISwuµ”
 = 0,

74 
	m__ISwlow”
 = 1,

75 
	m__ISw®pha
 = 2,

76 
	m__ISwdig™
 = 3,

77 
	m__ISwxdig™
 = 4,

78 
	m__ISw¥aû
 = 5,

79 
	m__ISw´št
 = 6,

80 
	m__ISwg¿ph
 = 7,

81 
	m__ISwbÏnk
 = 8,

82 
	m__ISwúŒl
 = 9,

83 
	m__ISwpunù
 = 10,

84 
	m__ISw®num
 = 11,

86 
	m_ISwuµ”
 = 
_ISwb™
 (
__ISwuµ”
),

87 
	m_ISwlow”
 = 
_ISwb™
 (
__ISwlow”
),

88 
	m_ISw®pha
 = 
_ISwb™
 (
__ISw®pha
),

89 
	m_ISwdig™
 = 
_ISwb™
 (
__ISwdig™
),

90 
	m_ISwxdig™
 = 
_ISwb™
 (
__ISwxdig™
),

91 
	m_ISw¥aû
 = 
_ISwb™
 (
__ISw¥aû
),

92 
	m_ISw´št
 = 
_ISwb™
 (
__ISw´št
),

93 
	m_ISwg¿ph
 = 
_ISwb™
 (
__ISwg¿ph
),

94 
	m_ISwbÏnk
 = 
_ISwb™
 (
__ISwbÏnk
),

95 
	m_ISwúŒl
 = 
_ISwb™
 (
__ISwúŒl
),

96 
	m_ISwpunù
 = 
_ISwb™
 (
__ISwpunù
),

97 
	m_ISw®num
 = 
_ISwb™
 (
__ISw®num
)

102 
__BEGIN_DECLS


104 
__BEGIN_NAMESPACE_C99


111 
	$isw®num
 (
wšt_t
 
__wc
è
__THROW
;

117 
	$isw®pha
 (
wšt_t
 
__wc
è
__THROW
;

120 
	$iswúŒl
 (
wšt_t
 
__wc
è
__THROW
;

124 
	$iswdig™
 (
wšt_t
 
__wc
è
__THROW
;

128 
	$iswg¿ph
 (
wšt_t
 
__wc
è
__THROW
;

133 
	$iswlow”
 (
wšt_t
 
__wc
è
__THROW
;

136 
	$isw´št
 (
wšt_t
 
__wc
è
__THROW
;

141 
	$iswpunù
 (
wšt_t
 
__wc
è
__THROW
;

146 
	$isw¥aû
 (
wšt_t
 
__wc
è
__THROW
;

151 
	$iswuµ”
 (
wšt_t
 
__wc
è
__THROW
;

156 
	$iswxdig™
 (
wšt_t
 
__wc
è
__THROW
;

161 #ifdeà
__USE_ISOC99


162 
	$iswbÏnk
 (
wšt_t
 
__wc
è
__THROW
;

171 
wùy³_t
 
	$wùy³
 (cÚ¡ *
__´Ý”ty
è
__THROW
;

175 
	$iswùy³
 (
wšt_t
 
__wc
, 
wùy³_t
 
__desc
è
__THROW
;

176 
__END_NAMESPACE_C99


183 
__BEGIN_NAMESPACE_C99


186 cÚ¡ 
	t__št32_t
 *
	twù¿ns_t
;

187 
__END_NAMESPACE_C99


188 #ifdeà
__USE_GNU


189 
	$__USING_NAMESPACE_C99
(
wù¿ns_t
)

192 
__BEGIN_NAMESPACE_C99


194 
wšt_t
 
	$towlow”
 (
wšt_t
 
__wc
è
__THROW
;

197 
wšt_t
 
	$towuµ”
 (
wšt_t
 
__wc
è
__THROW
;

198 
__END_NAMESPACE_C99


200 
__END_DECLS


207 #ifdeà
_WCTYPE_H


213 
__BEGIN_DECLS


215 
__BEGIN_NAMESPACE_C99


218 
wù¿ns_t
 
	$wù¿ns
 (cÚ¡ *
__´Ý”ty
è
__THROW
;

221 
wšt_t
 
	$towù¿ns
 (
wšt_t
 
__wc
, 
wù¿ns_t
 
__desc
è
__THROW
;

222 
__END_NAMESPACE_C99


224 #ifdeà
__USE_XOPEN2K8


226 
	~<xloÿË.h
>

230 
	$isw®num_l
 (
wšt_t
 
__wc
, 
__loÿË_t
 
__loÿË
è
__THROW
;

236 
	$isw®pha_l
 (
wšt_t
 
__wc
, 
__loÿË_t
 
__loÿË
è
__THROW
;

239 
	$iswúŒl_l
 (
wšt_t
 
__wc
, 
__loÿË_t
 
__loÿË
è
__THROW
;

243 
	$iswdig™_l
 (
wšt_t
 
__wc
, 
__loÿË_t
 
__loÿË
è
__THROW
;

247 
	$iswg¿ph_l
 (
wšt_t
 
__wc
, 
__loÿË_t
 
__loÿË
è
__THROW
;

252 
	$iswlow”_l
 (
wšt_t
 
__wc
, 
__loÿË_t
 
__loÿË
è
__THROW
;

255 
	$isw´št_l
 (
wšt_t
 
__wc
, 
__loÿË_t
 
__loÿË
è
__THROW
;

260 
	$iswpunù_l
 (
wšt_t
 
__wc
, 
__loÿË_t
 
__loÿË
è
__THROW
;

265 
	$isw¥aû_l
 (
wšt_t
 
__wc
, 
__loÿË_t
 
__loÿË
è
__THROW
;

270 
	$iswuµ”_l
 (
wšt_t
 
__wc
, 
__loÿË_t
 
__loÿË
è
__THROW
;

275 
	$iswxdig™_l
 (
wšt_t
 
__wc
, 
__loÿË_t
 
__loÿË
è
__THROW
;

280 
	$iswbÏnk_l
 (
wšt_t
 
__wc
, 
__loÿË_t
 
__loÿË
è
__THROW
;

284 
wùy³_t
 
	$wùy³_l
 (cÚ¡ *
__´Ý”ty
, 
__loÿË_t
 
__loÿË
)

285 
__THROW
;

289 
	$iswùy³_l
 (
wšt_t
 
__wc
, 
wùy³_t
 
__desc
, 
__loÿË_t
 
__loÿË
)

290 
__THROW
;

298 
wšt_t
 
	$towlow”_l
 (
wšt_t
 
__wc
, 
__loÿË_t
 
__loÿË
è
__THROW
;

301 
wšt_t
 
	$towuµ”_l
 (
wšt_t
 
__wc
, 
__loÿË_t
 
__loÿË
è
__THROW
;

305 
wù¿ns_t
 
	$wù¿ns_l
 (cÚ¡ *
__´Ý”ty
, 
__loÿË_t
 
__loÿË
)

306 
__THROW
;

309 
wšt_t
 
	$towù¿ns_l
 (
wšt_t
 
__wc
, 
wù¿ns_t
 
__desc
,

310 
__loÿË_t
 
__loÿË
è
__THROW
;

314 
__END_DECLS


	@
1
.
1
/usr/include
176
7594
Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h
Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h
Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h
Drivers/CMSIS/Include/arm_common_tables.h
Drivers/CMSIS/Include/arm_const_structs.h
Drivers/CMSIS/Include/arm_math.h
Drivers/CMSIS/Include/cmsis_armcc.h
Drivers/CMSIS/Include/cmsis_armcc_V6.h
Drivers/CMSIS/Include/cmsis_gcc.h
Drivers/CMSIS/Include/core_cm0.h
Drivers/CMSIS/Include/core_cm0plus.h
Drivers/CMSIS/Include/core_cm3.h
Drivers/CMSIS/Include/core_cm4.h
Drivers/CMSIS/Include/core_cm7.h
Drivers/CMSIS/Include/core_cmFunc.h
Drivers/CMSIS/Include/core_cmInstr.h
Drivers/CMSIS/Include/core_cmSimd.h
Drivers/CMSIS/Include/core_sc000.h
Drivers/CMSIS/Include/core_sc300.h
Drivers/STM32F4xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h
Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h
Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h
Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h
Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h
Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma_ex.h
Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash.h
Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash_ex.h
Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash_ramfunc.h
Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h
Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio_ex.h
Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h
Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c_ex.h
Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_pwr.h
Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_pwr_ex.h
Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h
Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h
Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rtc.h
Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rtc_ex.h
Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h
Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h
Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h
Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h
Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal.c
Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c
Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_dma.c
Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_dma_ex.c
Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash.c
Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c
Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ramfunc.c
Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_gpio.c
Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_i2c.c
Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_i2c_ex.c
Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c
Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr_ex.c
Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c
Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.c
Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rtc.c
Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rtc_ex.c
Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_spi.c
Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_tim.c
Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_tim_ex.c
Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_uart.c
Inc/GFXC.h
Inc/ILI9163.h
Inc/gpio.h
Inc/i2c.h
Inc/main.h
Inc/rtc.h
Inc/spi.h
Inc/stm32f4xx_hal_conf.h
Inc/stm32f4xx_it.h
Inc/tim.h
Inc/usart.h
STM32F0-ILI9163/GFXC.c
STM32F0-ILI9163/GFXC.h
STM32F0-ILI9163/ILI9163.c
STM32F0-ILI9163/ILI9163.h
STM32F0-ILI9163/cmsis_boot/stm32f0xx.h
STM32F0-ILI9163/cmsis_boot/stm32f0xx_conf.h
STM32F0-ILI9163/cmsis_boot/system_stm32f0xx.h
STM32F0-ILI9163/cmsis_boot/system_stm32f0xx_temp.c
STM32F0-ILI9163/cmsis_core/core_cm0.h
STM32F0-ILI9163/cmsis_core/core_cmFunc.h
STM32F0-ILI9163/cmsis_core/core_cmInstr.h
STM32F0-ILI9163/main.c
STM32F0-ILI9163/stm32_lib/inc/stm32f0xx_gpio.h
STM32F0-ILI9163/stm32_lib/inc/stm32f0xx_rcc.h
STM32F0-ILI9163/stm32_lib/inc/stm32f0xx_spi.h
STM32F0-ILI9163/stm32_lib/src/stm32f0xx_gpio.c
STM32F0-ILI9163/stm32_lib/src/stm32f0xx_rcc.c
STM32F0-ILI9163/stm32_lib/src/stm32f0xx_spi.c
Src/GFXC.c
Src/ILI9163.c
Src/gpio.c
Src/i2c.c
Src/main.c
Src/rtc.c
Src/spi.c
Src/stm32f4xx_hal_msp.c
Src/stm32f4xx_it.c
Src/system_stm32f4xx.c
Src/tim.c
Src/usart.c
i2c_oled/Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f030x6.h
i2c_oled/Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h
i2c_oled/Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h
i2c_oled/Drivers/CMSIS/Include/arm_common_tables.h
i2c_oled/Drivers/CMSIS/Include/arm_const_structs.h
i2c_oled/Drivers/CMSIS/Include/arm_math.h
i2c_oled/Drivers/CMSIS/Include/cmsis_armcc.h
i2c_oled/Drivers/CMSIS/Include/cmsis_armcc_V6.h
i2c_oled/Drivers/CMSIS/Include/cmsis_gcc.h
i2c_oled/Drivers/CMSIS/Include/core_cm0.h
i2c_oled/Drivers/CMSIS/Include/core_cm0plus.h
i2c_oled/Drivers/CMSIS/Include/core_cm3.h
i2c_oled/Drivers/CMSIS/Include/core_cm4.h
i2c_oled/Drivers/CMSIS/Include/core_cm7.h
i2c_oled/Drivers/CMSIS/Include/core_cmFunc.h
i2c_oled/Drivers/CMSIS/Include/core_cmInstr.h
i2c_oled/Drivers/CMSIS/Include/core_cmSimd.h
i2c_oled/Drivers/CMSIS/Include/core_sc000.h
i2c_oled/Drivers/CMSIS/Include/core_sc300.h
i2c_oled/Drivers/STM32F0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h
i2c_oled/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal.h
i2c_oled/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_cortex.h
i2c_oled/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_def.h
i2c_oled/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_dma.h
i2c_oled/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_dma_ex.h
i2c_oled/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_flash.h
i2c_oled/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_flash_ex.h
i2c_oled/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_gpio.h
i2c_oled/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_gpio_ex.h
i2c_oled/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_i2c.h
i2c_oled/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_i2c_ex.h
i2c_oled/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_pwr.h
i2c_oled/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_pwr_ex.h
i2c_oled/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_rcc.h
i2c_oled/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_rcc_ex.h
i2c_oled/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_tim.h
i2c_oled/Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_tim_ex.h
i2c_oled/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_hal.c
i2c_oled/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_hal_cortex.c
i2c_oled/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_hal_dma.c
i2c_oled/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_hal_flash.c
i2c_oled/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_hal_flash_ex.c
i2c_oled/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_hal_gpio.c
i2c_oled/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_hal_i2c.c
i2c_oled/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_hal_i2c_ex.c
i2c_oled/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_hal_pwr.c
i2c_oled/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_hal_pwr_ex.c
i2c_oled/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_hal_rcc.c
i2c_oled/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_hal_rcc_ex.c
i2c_oled/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_hal_tim.c
i2c_oled/Drivers/STM32F0xx_HAL_Driver/Src/stm32f0xx_hal_tim_ex.c
i2c_oled/Inc/main.h
i2c_oled/Inc/stm32f0xx_hal_conf.h
i2c_oled/Inc/stm32f0xx_it.h
i2c_oled/Src/main.c
i2c_oled/Src/stm32f0xx_hal_msp.c
i2c_oled/Src/stm32f0xx_it.c
i2c_oled/Src/system_stm32f0xx.c
/usr/include/math.h
/usr/include/stdint.h
/usr/include/stdio.h
/usr/include/string.h
/usr/include/features.h
/usr/include/getopt.h
/usr/include/libio.h
/usr/include/xlocale.h
/usr/include/_G_config.h
/usr/include/ctype.h
/usr/include/stdc-predef.h
/usr/include/endian.h
/usr/include/gconv.h
/usr/include/wchar.h
/usr/include/wctype.h
