

================================================================
== Vitis HLS Report for 'memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21'
================================================================
* Date:           Thu Feb 13 17:40:57 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        krnl_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.059 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_17_1_VITIS_LOOP_19_2  |        ?|        ?|         4|          2|          1|     ?|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      345|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      119|    -|
|Register             |        -|     -|      486|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      486|      464|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+-----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+-----+------------+------------+
    |add_ln17_fu_133_p2     |         +|   0|  0|  107|          96|           1|
    |add_ln19_fu_170_p2     |         +|   0|  0|   71|          64|           1|
    |add_ln21_fu_158_p2     |         +|   0|  0|   14|           7|           2|
    |icmp_ln17_fu_128_p2    |      icmp|   0|  0|   39|          96|          96|
    |icmp_ln19_fu_142_p2    |      icmp|   0|  0|   29|          64|          64|
    |icmp_ln5_fu_185_p2     |      icmp|   0|  0|   20|          32|          32|
    |select_ln17_fu_147_p3  |    select|   0|  0|   63|           1|           1|
    |ap_enable_pp0          |       xor|   0|  0|    2|           1|           2|
    +-----------------------+----------+----+---+-----+------------+------------+
    |Total                  |          |   0|  0|  345|         361|         199|
    +-----------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------+----+-----------+-----+-----------+
    |                      Name                     | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |AreaEnlargementArray_areaEnlargement_address0  |  14|          3|    7|         21|
    |AreaEnlargementArray_areaEnlargement_address1  |  14|          3|    7|         21|
    |AreaEnlargementArray_index_address1            |  14|          3|    7|         21|
    |ap_NS_fsm                                      |  14|          3|    1|          3|
    |ap_done_int                                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg               |   9|          2|    1|          2|
    |i_6_fu_38                                      |   9|          2|   64|        128|
    |indvar_flatten795_fu_42                        |   9|          2|   96|        192|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |Total                                          | 119|         26|  187|        396|
    +-----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |a_index_reg_254                   |   7|   0|    7|          0|
    |add_ln17_reg_219                  |  96|   0|   96|          0|
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |b_index_reg_244                   |   7|   0|    7|          0|
    |i_6_fu_38                         |  64|   0|   64|          0|
    |i_6_load_reg_224                  |  64|   0|   64|          0|
    |icmp_ln17_reg_215                 |   1|   0|    1|          0|
    |icmp_ln19_reg_229                 |   1|   0|    1|          0|
    |icmp_ln5_reg_259                  |   1|   0|    1|          0|
    |indvar_flatten795_fu_42           |  96|   0|   96|          0|
    |select_ln17_reg_234               |  64|   0|   64|          0|
    |sext_ln17_1_cast_reg_210          |  64|   0|   64|          0|
    |xp_areaEnlargement_reg_239        |   7|   0|    7|          0|
    |yp_areaEnlargement_reg_249        |   7|   0|    7|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 486|   0|  486|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|                   RTL Ports                   | Dir | Bits|  Protocol  |                       Source Object                      |    C Type    |
+-----------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|ap_clk                                         |   in|    1|  ap_ctrl_hs|  memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21|  return value|
|ap_rst                                         |   in|    1|  ap_ctrl_hs|  memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21|  return value|
|ap_start                                       |   in|    1|  ap_ctrl_hs|  memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21|  return value|
|ap_done                                        |  out|    1|  ap_ctrl_hs|  memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21|  return value|
|ap_idle                                        |  out|    1|  ap_ctrl_hs|  memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21|  return value|
|ap_ready                                       |  out|    1|  ap_ctrl_hs|  memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21|  return value|
|mul_ln520                                      |   in|   96|     ap_none|                                                 mul_ln520|        scalar|
|sext_ln17_1                                    |   in|   32|     ap_none|                                               sext_ln17_1|        scalar|
|AreaEnlargementArray_areaEnlargement_address0  |  out|    7|   ap_memory|                      AreaEnlargementArray_areaEnlargement|         array|
|AreaEnlargementArray_areaEnlargement_ce0       |  out|    1|   ap_memory|                      AreaEnlargementArray_areaEnlargement|         array|
|AreaEnlargementArray_areaEnlargement_we0       |  out|    1|   ap_memory|                      AreaEnlargementArray_areaEnlargement|         array|
|AreaEnlargementArray_areaEnlargement_d0        |  out|   32|   ap_memory|                      AreaEnlargementArray_areaEnlargement|         array|
|AreaEnlargementArray_areaEnlargement_q0        |   in|   32|   ap_memory|                      AreaEnlargementArray_areaEnlargement|         array|
|AreaEnlargementArray_areaEnlargement_address1  |  out|    7|   ap_memory|                      AreaEnlargementArray_areaEnlargement|         array|
|AreaEnlargementArray_areaEnlargement_ce1       |  out|    1|   ap_memory|                      AreaEnlargementArray_areaEnlargement|         array|
|AreaEnlargementArray_areaEnlargement_we1       |  out|    1|   ap_memory|                      AreaEnlargementArray_areaEnlargement|         array|
|AreaEnlargementArray_areaEnlargement_d1        |  out|   32|   ap_memory|                      AreaEnlargementArray_areaEnlargement|         array|
|AreaEnlargementArray_areaEnlargement_q1        |   in|   32|   ap_memory|                      AreaEnlargementArray_areaEnlargement|         array|
|AreaEnlargementArray_index_address0            |  out|    7|   ap_memory|                                AreaEnlargementArray_index|         array|
|AreaEnlargementArray_index_ce0                 |  out|    1|   ap_memory|                                AreaEnlargementArray_index|         array|
|AreaEnlargementArray_index_we0                 |  out|    1|   ap_memory|                                AreaEnlargementArray_index|         array|
|AreaEnlargementArray_index_d0                  |  out|   32|   ap_memory|                                AreaEnlargementArray_index|         array|
|AreaEnlargementArray_index_q0                  |   in|   32|   ap_memory|                                AreaEnlargementArray_index|         array|
|AreaEnlargementArray_index_address1            |  out|    7|   ap_memory|                                AreaEnlargementArray_index|         array|
|AreaEnlargementArray_index_ce1                 |  out|    1|   ap_memory|                                AreaEnlargementArray_index|         array|
|AreaEnlargementArray_index_we1                 |  out|    1|   ap_memory|                                AreaEnlargementArray_index|         array|
|AreaEnlargementArray_index_d1                  |  out|   32|   ap_memory|                                AreaEnlargementArray_index|         array|
|AreaEnlargementArray_index_q1                  |   in|   32|   ap_memory|                                AreaEnlargementArray_index|         array|
+-----------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+

