HelpInfo,C:\Microsemi\Libero_SoC_v2021.2\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,C:\Microsemi\Libero_SoC_v2021.2\SynplifyPro\bin\assistant
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'B:\HERMESS_SPSoftware\Microcontroller\hdl\Timestamp.vhd'.||sb.srr(66);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/66||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'B:\HERMESS_SPSoftware\Microcontroller\hdl\spi_master.vhd'.||sb.srr(67);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/67||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'B:\HERMESS_SPSoftware\Microcontroller\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd'.||sb.srr(68);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/68||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'B:\HERMESS_SPSoftware\Microcontroller\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_iaddr_reg.vhd'.||sb.srr(69);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/69||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'B:\HERMESS_SPSoftware\Microcontroller\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp_pcie_hotreset.vhd'.||sb.srr(70);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/70||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'B:\HERMESS_SPSoftware\Microcontroller\component\work\sb_sb\CCC_0\sb_sb_CCC_0_FCCC.vhd'.||sb.srr(71);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/71||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'B:\HERMESS_SPSoftware\Microcontroller\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd'.||sb.srr(72);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/72||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'B:\HERMESS_SPSoftware\Microcontroller\component\work\sb_sb_MSS\sb_sb_MSS_syn.vhd'.||sb.srr(73);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/73||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'B:\HERMESS_SPSoftware\Microcontroller\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\components.vhd'.||sb.srr(74);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/74||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'B:\HERMESS_SPSoftware\Microcontroller\hdl\UART_RX.vhd'.||sb.srr(75);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/75||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'B:\HERMESS_SPSoftware\Microcontroller\hdl\UART_TX.vhd'.||sb.srr(76);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/76||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'B:\HERMESS_SPSoftware\Microcontroller\hdl\MemorySynchronizer.vhd'.||sb.srr(77);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/77||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'B:\HERMESS_SPSoftware\Microcontroller\hdl\STAMP.vhd'.||sb.srr(78);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/78||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'B:\HERMESS_SPSoftware\Microcontroller\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'.||sb.srr(79);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/79||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'B:\HERMESS_SPSoftware\Microcontroller\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'.||sb.srr(80);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/80||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'B:\HERMESS_SPSoftware\Microcontroller\component\work\sb_sb\FABOSC_0\sb_sb_FABOSC_0_OSC.vhd'.||sb.srr(81);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/81||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'B:\HERMESS_SPSoftware\Microcontroller\component\work\sb_sb_MSS\sb_sb_MSS.vhd'.||sb.srr(82);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/82||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'B:\HERMESS_SPSoftware\Microcontroller\component\work\sb_sb\sb_sb.vhd'.||sb.srr(83);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/83||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'B:\HERMESS_SPSoftware\Microcontroller\hdl\telemetry.vhd'.||sb.srr(84);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/84||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'B:\HERMESS_SPSoftware\Microcontroller\component\work\sb\sb.vhd'.||sb.srr(85);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/85||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||sb.srr(88);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/88||std1164.vhd(888);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v2021.2\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/888
Implementation;Synthesis||CD630||@N: Synthesizing work.sb.rtl.||sb.srr(89);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/89||sb.vhd(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\sb\sb.vhd'/linenumber/19
Implementation;Synthesis||CD630||@N: Synthesizing hermess_telemetry.telemetry.arch.||sb.srr(90);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/90||telemetry.vhd(14);liberoaction://cross_probe/hdl/file/'<project>\hdl\telemetry.vhd'/linenumber/14
Implementation;Synthesis||CD233||@N: Using sequential encoding for type apbstatetype.||sb.srr(91);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/91||telemetry.vhd(47);liberoaction://cross_probe/hdl/file/'<project>\hdl\telemetry.vhd'/linenumber/47
Implementation;Synthesis||CD231||@N: Using onehot encoding for type uart_tx_statetype. For example, enumeration blocked is mapped to "100000".||sb.srr(92);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/92||telemetry.vhd(50);liberoaction://cross_probe/hdl/file/'<project>\hdl\telemetry.vhd'/linenumber/50
Implementation;Synthesis||CD233||@N: Using sequential encoding for type uart_rx_statetype.||sb.srr(93);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/93||telemetry.vhd(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\telemetry.vhd'/linenumber/53
Implementation;Synthesis||CD233||@N: Using sequential encoding for type gapstatetype.||sb.srr(94);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/94||telemetry.vhd(56);liberoaction://cross_probe/hdl/file/'<project>\hdl\telemetry.vhd'/linenumber/56
Implementation;Synthesis||CD609||@W:Index value 0 to 7 could be out of prefix range 0 to 5 ||sb.srr(95);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/95||telemetry.vhd(251);liberoaction://cross_probe/hdl/file/'<project>\hdl\telemetry.vhd'/linenumber/251
Implementation;Synthesis||CD609||@W:Index value 0 to 7 could be out of prefix range 0 to 5 ||sb.srr(96);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/96||telemetry.vhd(251);liberoaction://cross_probe/hdl/file/'<project>\hdl\telemetry.vhd'/linenumber/251
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||sb.srr(97);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/97||telemetry.vhd(265);liberoaction://cross_probe/hdl/file/'<project>\hdl\telemetry.vhd'/linenumber/265
Implementation;Synthesis||CD609||@W:Index value 0 to 31 could be out of prefix range 0 to 23 ||sb.srr(98);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/98||telemetry.vhd(301);liberoaction://cross_probe/hdl/file/'<project>\hdl\telemetry.vhd'/linenumber/301
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||sb.srr(99);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/99||telemetry.vhd(341);liberoaction://cross_probe/hdl/file/'<project>\hdl\telemetry.vhd'/linenumber/341
Implementation;Synthesis||CD609||@W:Index value 0 to 24 could be out of prefix range 0 to 23 ||sb.srr(100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/100||telemetry.vhd(358);liberoaction://cross_probe/hdl/file/'<project>\hdl\telemetry.vhd'/linenumber/358
Implementation;Synthesis||CD609||@W:Index value 0 to 7 could be out of prefix range 0 to 5 ||sb.srr(101);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/101||telemetry.vhd(361);liberoaction://cross_probe/hdl/file/'<project>\hdl\telemetry.vhd'/linenumber/361
Implementation;Synthesis||CD609||@W:Index value 0 to 24 could be out of prefix range 0 to 23 ||sb.srr(102);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/102||telemetry.vhd(386);liberoaction://cross_probe/hdl/file/'<project>\hdl\telemetry.vhd'/linenumber/386
Implementation;Synthesis||CD609||@W:Index value 0 to 24 could be out of prefix range 0 to 23 ||sb.srr(103);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/103||telemetry.vhd(386);liberoaction://cross_probe/hdl/file/'<project>\hdl\telemetry.vhd'/linenumber/386
Implementation;Synthesis||CD609||@W:Index value 0 to 7 could be out of prefix range 0 to 5 ||sb.srr(104);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/104||telemetry.vhd(389);liberoaction://cross_probe/hdl/file/'<project>\hdl\telemetry.vhd'/linenumber/389
Implementation;Synthesis||CD609||@W:Index value 0 to 7 could be out of prefix range 0 to 5 ||sb.srr(105);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/105||telemetry.vhd(389);liberoaction://cross_probe/hdl/file/'<project>\hdl\telemetry.vhd'/linenumber/389
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||sb.srr(106);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/106||telemetry.vhd(416);liberoaction://cross_probe/hdl/file/'<project>\hdl\telemetry.vhd'/linenumber/416
Implementation;Synthesis||CD630||@N: Synthesizing work.uart_rx.diagram.||sb.srr(107);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/107||UART_RX.vhd(16);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX.vhd'/linenumber/16
Implementation;Synthesis||CD233||@N: Using sequential encoding for type state_type.||sb.srr(108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/108||UART_RX.vhd(27);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX.vhd'/linenumber/27
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||sb.srr(109);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/109||UART_RX.vhd(114);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX.vhd'/linenumber/114
Implementation;Synthesis||CD630||@N: Synthesizing work.uart_tx.diagram.||sb.srr(113);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/113||UART_TX.vhd(16);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX.vhd'/linenumber/16
Implementation;Synthesis||CD233||@N: Using sequential encoding for type state_type.||sb.srr(114);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/114||UART_TX.vhd(32);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX.vhd'/linenumber/32
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||sb.srr(115);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/115||UART_TX.vhd(124);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX.vhd'/linenumber/124
Implementation;Synthesis||CL169||@W:Pruning unused register gap_reg_5(31 downto 0). Make sure that there are no unused intermediate registers.||sb.srr(122);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/122||telemetry.vhd(172);liberoaction://cross_probe/hdl/file/'<project>\hdl\telemetry.vhd'/linenumber/172
Implementation;Synthesis||CL111||@W:All reachable assignments to PSLVERR are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||sb.srr(123);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/123||telemetry.vhd(172);liberoaction://cross_probe/hdl/file/'<project>\hdl\telemetry.vhd'/linenumber/172
Implementation;Synthesis||CD630||@N: Synthesizing work.stamp.architecture_stamp.||sb.srr(125);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/125||STAMP.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\STAMP.vhd'/linenumber/33
Implementation;Synthesis||CD231||@N: Using onehot encoding for type component_state_t. For example, enumeration fsm_idle is mapped to "100000".||sb.srr(126);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/126||STAMP.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\STAMP.vhd'/linenumber/74
Implementation;Synthesis||CD233||@N: Using sequential encoding for type spi_request_for_t.||sb.srr(127);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/127||STAMP.vhd(77);liberoaction://cross_probe/hdl/file/'<project>\hdl\STAMP.vhd'/linenumber/77
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||sb.srr(128);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/128||STAMP.vhd(428);liberoaction://cross_probe/hdl/file/'<project>\hdl\STAMP.vhd'/linenumber/428
Implementation;Synthesis||CD630||@N: Synthesizing work.spi_master.logic.||sb.srr(129);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/129||spi_master.vhd(30);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/30
Implementation;Synthesis||CD233||@N: Using sequential encoding for type machine.||sb.srr(130);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/130||spi_master.vhd(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/53
Implementation;Synthesis||CL271||@W:Pruning unused bits 31 to 1 of slave_6(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||sb.srr(133);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/133||spi_master.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/74
Implementation;Synthesis||CD630||@N: Synthesizing work.sb_sb.rtl.||sb.srr(157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/157||sb_sb.vhd(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\sb_sb\sb_sb.vhd'/linenumber/20
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.sysreset.syn_black_box.||sb.srr(158);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/158||smartfusion2.vhd(790);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v2021.2\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/790
Implementation;Synthesis||CD630||@N: Synthesizing work.sb_sb_mss.rtl.||sb.srr(160);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/160||sb_sb_MSS.vhd(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\sb_sb_MSS\sb_sb_MSS.vhd'/linenumber/17
Implementation;Synthesis||CD630||@N: Synthesizing work.mss_010.def_arch.||sb.srr(161);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/161||sb_sb_MSS_syn.vhd(10);liberoaction://cross_probe/hdl/file/'<project>\component\work\sb_sb_MSS\sb_sb_MSS_syn.vhd'/linenumber/10
Implementation;Synthesis||CD630||@N: Synthesizing work.sb_sb_fabosc_0_osc.def_arch.||sb.srr(166);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/166||sb_sb_FABOSC_0_OSC.vhd(8);liberoaction://cross_probe/hdl/file/'<project>\component\work\sb_sb\FABOSC_0\sb_sb_FABOSC_0_OSC.vhd'/linenumber/8
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.clkint.syn_black_box.||sb.srr(167);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/167||smartfusion2.vhd(562);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v2021.2\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/562
Implementation;Synthesis||CD630||@N: Synthesizing work.rcosc_25_50mhz.def_arch.||sb.srr(169);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/169||osc_comps.vhd(19);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd'/linenumber/19
Implementation;Synthesis||CD630||@N: Synthesizing work.rcosc_25_50mhz_fab.def_arch.||sb.srr(171);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/171||osc_comps.vhd(79);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd'/linenumber/79
Implementation;Synthesis||CL240||@W:Signal XTLOSC_O2F is floating; a simulation mismatch is possible.||sb.srr(175);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/175||sb_sb_FABOSC_0_OSC.vhd(16);liberoaction://cross_probe/hdl/file/'<project>\component\work\sb_sb\FABOSC_0\sb_sb_FABOSC_0_OSC.vhd'/linenumber/16
Implementation;Synthesis||CL240||@W:Signal XTLOSC_CCC is floating; a simulation mismatch is possible.||sb.srr(176);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/176||sb_sb_FABOSC_0_OSC.vhd(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\sb_sb\FABOSC_0\sb_sb_FABOSC_0_OSC.vhd'/linenumber/15
Implementation;Synthesis||CL240||@W:Signal RCOSC_1MHZ_O2F is floating; a simulation mismatch is possible.||sb.srr(177);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/177||sb_sb_FABOSC_0_OSC.vhd(14);liberoaction://cross_probe/hdl/file/'<project>\component\work\sb_sb\FABOSC_0\sb_sb_FABOSC_0_OSC.vhd'/linenumber/14
Implementation;Synthesis||CL240||@W:Signal RCOSC_1MHZ_CCC is floating; a simulation mismatch is possible.||sb.srr(178);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/178||sb_sb_FABOSC_0_OSC.vhd(13);liberoaction://cross_probe/hdl/file/'<project>\component\work\sb_sb\FABOSC_0\sb_sb_FABOSC_0_OSC.vhd'/linenumber/13
Implementation;Synthesis||CD630||@N: Synthesizing work.coreresetp.rtl.||sb.srr(180);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/180||coreresetp.vhd(27);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/27
Implementation;Synthesis||CD434||@W:Signal soft_ext_reset_out in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||sb.srr(181);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/181||coreresetp.vhd(477);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/477
Implementation;Synthesis||CD434||@W:Signal soft_reset_f2m in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||sb.srr(182);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/182||coreresetp.vhd(478);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/478
Implementation;Synthesis||CD434||@W:Signal soft_m3_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||sb.srr(183);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/183||coreresetp.vhd(479);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/479
Implementation;Synthesis||CD434||@W:Signal soft_mddr_ddr_axi_s_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||sb.srr(184);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/184||coreresetp.vhd(480);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/480
Implementation;Synthesis||CD434||@W:Signal soft_fddr_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||sb.srr(185);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/185||coreresetp.vhd(481);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/481
Implementation;Synthesis||CD434||@W:Signal soft_sdif0_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||sb.srr(186);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/186||coreresetp.vhd(482);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/482
Implementation;Synthesis||CD434||@W:Signal soft_sdif0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||sb.srr(187);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/187||coreresetp.vhd(483);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/483
Implementation;Synthesis||CD434||@W:Signal soft_sdif1_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||sb.srr(188);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/188||coreresetp.vhd(484);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/484
Implementation;Synthesis||CD434||@W:Signal soft_sdif1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||sb.srr(189);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/189||coreresetp.vhd(485);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/485
Implementation;Synthesis||CD434||@W:Signal soft_sdif2_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||sb.srr(190);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/190||coreresetp.vhd(486);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/486
Implementation;Synthesis||CD434||@W:Signal soft_sdif2_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||sb.srr(191);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/191||coreresetp.vhd(487);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/487
Implementation;Synthesis||CD434||@W:Signal soft_sdif3_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||sb.srr(192);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/192||coreresetp.vhd(488);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/488
Implementation;Synthesis||CD434||@W:Signal soft_sdif3_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||sb.srr(193);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/193||coreresetp.vhd(489);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/489
Implementation;Synthesis||CD434||@W:Signal soft_sdif0_0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||sb.srr(194);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/194||coreresetp.vhd(490);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/490
Implementation;Synthesis||CD434||@W:Signal soft_sdif0_1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||sb.srr(195);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/195||coreresetp.vhd(491);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/491
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_2(13 downto 0). Make sure that there are no unused intermediate registers.||sb.srr(198);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/198||coreresetp.vhd(1519);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1519
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_1(12 downto 0). Make sure that there are no unused intermediate registers.||sb.srr(199);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/199||coreresetp.vhd(1495);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1495
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_1(12 downto 0). Make sure that there are no unused intermediate registers.||sb.srr(200);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/200||coreresetp.vhd(1471);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1471
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_1(12 downto 0). Make sure that there are no unused intermediate registers.||sb.srr(201);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/201||coreresetp.vhd(1447);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1447
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_2(12 downto 0). Make sure that there are no unused intermediate registers.||sb.srr(202);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/202||coreresetp.vhd(1423);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1423
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_rcosc_2. Make sure that there are no unused intermediate registers.||sb.srr(203);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/203||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_q1_2. Make sure that there are no unused intermediate registers.||sb.srr(204);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/204||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_rcosc_2. Make sure that there are no unused intermediate registers.||sb.srr(205);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/205||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_rcosc_2. Make sure that there are no unused intermediate registers.||sb.srr(206);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/206||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_rcosc_2. Make sure that there are no unused intermediate registers.||sb.srr(207);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/207||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_rcosc_2. Make sure that there are no unused intermediate registers.||sb.srr(208);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/208||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_q1_2. Make sure that there are no unused intermediate registers.||sb.srr(209);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/209||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_q1_2. Make sure that there are no unused intermediate registers.||sb.srr(210);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/210||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_q1_2. Make sure that there are no unused intermediate registers.||sb.srr(211);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/211||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_q1_2. Make sure that there are no unused intermediate registers.||sb.srr(212);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/212||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_3. Make sure that there are no unused intermediate registers.||sb.srr(213);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/213||coreresetp.vhd(1311);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1311
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_3. Make sure that there are no unused intermediate registers.||sb.srr(214);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/214||coreresetp.vhd(1252);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1252
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_3. Make sure that there are no unused intermediate registers.||sb.srr(215);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/215||coreresetp.vhd(1193);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1193
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_3. Make sure that there are no unused intermediate registers.||sb.srr(216);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/216||coreresetp.vhd(1134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1134
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_3. Make sure that there are no unused intermediate registers.||sb.srr(217);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/217||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||CL177||@W:Sharing sequential element M3_RESET_N_int and merging RESET_N_F2M_int. Add a syn_preserve attribute to the element to prevent sharing.||sb.srr(218);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/218||coreresetp.vhd(1331);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1331
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||sb.srr(219);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/219||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||sb.srr(220);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/220||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||sb.srr(221);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/221||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||sb.srr(222);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/222||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis||CL190||@W:Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(223);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/223||coreresetp.vhd(1376);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1376
Implementation;Synthesis||CL169||@W:Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.||sb.srr(224);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/224||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||CL169||@W:Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.||sb.srr(225);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/225||coreresetp.vhd(1376);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1376
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_state(2 downto 0). Make sure that there are no unused intermediate registers.||sb.srr(226);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/226||coreresetp.vhd(1376);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1376
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.||sb.srr(227);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/227||coreresetp.vhd(792);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/792
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.||sb.srr(228);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/228||coreresetp.vhd(792);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/792
Implementation;Synthesis||CD630||@N: Synthesizing coreapb3_lib.coreapb3.coreapb3_arch.||sb.srr(230);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/230||coreapb3.vhd(34);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/34
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||sb.srr(231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/231||coreapb3.vhd(665);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/665
Implementation;Synthesis||CD434||@W:Signal infill in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||sb.srr(232);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/232||coreapb3.vhd(1453);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/1453
Implementation;Synthesis||CD638||@W:Signal ia_prdata is undriven. Either assign the signal a value or remove the signal declaration.||sb.srr(233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/233||coreapb3.vhd(616);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/616
Implementation;Synthesis||CD630||@N: Synthesizing coreapb3_lib.coreapb3_muxptob3.coreapb3_muxptob3_arch.||sb.srr(234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/234||coreapb3_muxptob3.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd'/linenumber/33
Implementation;Synthesis||CD630||@N: Synthesizing work.sb_sb_ccc_0_fccc.def_arch.||sb.srr(241);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/241||sb_sb_CCC_0_FCCC.vhd(8);liberoaction://cross_probe/hdl/file/'<project>\component\work\sb_sb\CCC_0\sb_sb_CCC_0_FCCC.vhd'/linenumber/8
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.ccc.syn_black_box.||sb.srr(242);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/242||smartfusion2.vhd(798);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v2021.2\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/798
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.gnd.syn_black_box.||sb.srr(244);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/244||smartfusion2.vhd(576);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v2021.2\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/576
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.vcc.syn_black_box.||sb.srr(246);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/246||smartfusion2.vhd(582);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v2021.2\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/582
Implementation;Synthesis||CD630||@N: Synthesizing work.memorysynchronizer.arch.||sb.srr(254);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/254||MemorySynchronizer.vhd(47);liberoaction://cross_probe/hdl/file/'<project>\hdl\MemorySynchronizer.vhd'/linenumber/47
Implementation;Synthesis||CD231||@N: Using onehot encoding for type memorysyncstate_t. For example, enumeration start is mapped to "1000000".||sb.srr(255);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/255||MemorySynchronizer.vhd(140);liberoaction://cross_probe/hdl/file/'<project>\hdl\MemorySynchronizer.vhd'/linenumber/140
Implementation;Synthesis||CD233||@N: Using sequential encoding for type apbstatetype.||sb.srr(256);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/256||MemorySynchronizer.vhd(142);liberoaction://cross_probe/hdl/file/'<project>\hdl\MemorySynchronizer.vhd'/linenumber/142
Implementation;Synthesis||CD273||@W:Comparison (/=) of different length arrays is always true!||sb.srr(257);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/257||MemorySynchronizer.vhd(348);liberoaction://cross_probe/hdl/file/'<project>\hdl\MemorySynchronizer.vhd'/linenumber/348
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||sb.srr(258);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/258||MemorySynchronizer.vhd(593);liberoaction://cross_probe/hdl/file/'<project>\hdl\MemorySynchronizer.vhd'/linenumber/593
Implementation;Synthesis||CD630||@N: Synthesizing work.timestamp.behaviour.||sb.srr(259);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/259||Timestamp.vhd(28);liberoaction://cross_probe/hdl/file/'<project>\hdl\Timestamp.vhd'/linenumber/28
Implementation;Synthesis||CL111||@W:All reachable assignments to SynchStatusReg(27) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||sb.srr(266);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/266||MemorySynchronizer.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\MemorySynchronizer.vhd'/linenumber/284
Implementation;Synthesis||CL111||@W:All reachable assignments to SynchStatusReg(29) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||sb.srr(267);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/267||MemorySynchronizer.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\MemorySynchronizer.vhd'/linenumber/284
Implementation;Synthesis||CL111||@W:All reachable assignments to getTime are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||sb.srr(268);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/268||MemorySynchronizer.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\MemorySynchronizer.vhd'/linenumber/284
Implementation;Synthesis||CL111||@W:All reachable assignments to PSLVERR are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||sb.srr(269);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/269||MemorySynchronizer.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\MemorySynchronizer.vhd'/linenumber/284
Implementation;Synthesis||CL190||@W:Optimizing register bit SynchStatusReg2(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(270);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/270||MemorySynchronizer.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\MemorySynchronizer.vhd'/linenumber/284
Implementation;Synthesis||CL190||@W:Optimizing register bit SynchStatusReg2(31) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(271);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/271||MemorySynchronizer.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\MemorySynchronizer.vhd'/linenumber/284
Implementation;Synthesis||CL260||@W:Pruning register bit 31 of SynchStatusReg2(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||sb.srr(272);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/272||MemorySynchronizer.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\MemorySynchronizer.vhd'/linenumber/284
Implementation;Synthesis||CL260||@W:Pruning register bit 5 of SynchStatusReg2(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||sb.srr(273);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/273||MemorySynchronizer.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\MemorySynchronizer.vhd'/linenumber/284
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.and2.syn_black_box.||sb.srr(275);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/275||smartfusion2.vhd(191);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v2021.2\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/191
Implementation;Synthesis||CL159||@N: Input getTime is unused.||sb.srr(281);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/281||Timestamp.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\Timestamp.vhd'/linenumber/33
Implementation;Synthesis||CL189||@N: Register bit end_one_counter(2) is always 0.||sb.srr(284);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/284||MemorySynchronizer.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\MemorySynchronizer.vhd'/linenumber/284
Implementation;Synthesis||CL190||@W:Optimizing register bit resynceventpulldowncounter(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(285);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/285||MemorySynchronizer.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\MemorySynchronizer.vhd'/linenumber/284
Implementation;Synthesis||CL190||@W:Optimizing register bit resynceventpulldowncounter(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(286);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/286||MemorySynchronizer.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\MemorySynchronizer.vhd'/linenumber/284
Implementation;Synthesis||CL190||@W:Optimizing register bit resynctimercounter(31) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(287);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/287||MemorySynchronizer.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\MemorySynchronizer.vhd'/linenumber/284
Implementation;Synthesis||CL190||@W:Optimizing register bit SynchStatusReg(14) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(288);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/288||MemorySynchronizer.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\MemorySynchronizer.vhd'/linenumber/284
Implementation;Synthesis||CL190||@W:Optimizing register bit SynchStatusReg(15) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(289);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/289||MemorySynchronizer.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\MemorySynchronizer.vhd'/linenumber/284
Implementation;Synthesis||CL190||@W:Optimizing register bit SynchStatusReg(16) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(290);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/290||MemorySynchronizer.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\MemorySynchronizer.vhd'/linenumber/284
Implementation;Synthesis||CL190||@W:Optimizing register bit SynchStatusReg(17) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(291);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/291||MemorySynchronizer.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\MemorySynchronizer.vhd'/linenumber/284
Implementation;Synthesis||CL190||@W:Optimizing register bit SynchStatusReg(18) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(292);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/292||MemorySynchronizer.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\MemorySynchronizer.vhd'/linenumber/284
Implementation;Synthesis||CL190||@W:Optimizing register bit SynchStatusReg(19) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(293);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/293||MemorySynchronizer.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\MemorySynchronizer.vhd'/linenumber/284
Implementation;Synthesis||CL190||@W:Optimizing register bit SynchStatusReg(20) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(294);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/294||MemorySynchronizer.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\MemorySynchronizer.vhd'/linenumber/284
Implementation;Synthesis||CL190||@W:Optimizing register bit SynchStatusReg(21) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(295);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/295||MemorySynchronizer.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\MemorySynchronizer.vhd'/linenumber/284
Implementation;Synthesis||CL279||@W:Pruning register bits 21 to 14 of SynchStatusReg(31 downto 2). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||sb.srr(296);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/296||MemorySynchronizer.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\MemorySynchronizer.vhd'/linenumber/284
Implementation;Synthesis||CL260||@W:Pruning register bit 31 of resynctimercounter(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||sb.srr(297);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/297||MemorySynchronizer.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\MemorySynchronizer.vhd'/linenumber/284
Implementation;Synthesis||CL279||@W:Pruning register bits 4 to 3 of resynceventpulldowncounter(4 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||sb.srr(298);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/298||MemorySynchronizer.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\MemorySynchronizer.vhd'/linenumber/284
Implementation;Synthesis||CL260||@W:Pruning register bit 2 of end_one_counter(2 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||sb.srr(299);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/299||MemorySynchronizer.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\MemorySynchronizer.vhd'/linenumber/284
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register APBState.||sb.srr(300);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/300||MemorySynchronizer.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\MemorySynchronizer.vhd'/linenumber/284
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register MemorySyncState.||sb.srr(306);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/306||MemorySynchronizer.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\MemorySynchronizer.vhd'/linenumber/284
Implementation;Synthesis||CL159||@N: Input IADDR is unused.||sb.srr(321);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/321||coreapb3.vhd(75);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/75
Implementation;Synthesis||CL159||@N: Input PRESETN is unused.||sb.srr(322);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/322||coreapb3.vhd(76);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/76
Implementation;Synthesis||CL159||@N: Input PCLK is unused.||sb.srr(323);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/323||coreapb3.vhd(77);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/77
Implementation;Synthesis||CL159||@N: Input PRDATAS8 is unused.||sb.srr(324);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/324||coreapb3.vhd(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/115
Implementation;Synthesis||CL159||@N: Input PRDATAS9 is unused.||sb.srr(325);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/325||coreapb3.vhd(116);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/116
Implementation;Synthesis||CL159||@N: Input PRDATAS10 is unused.||sb.srr(326);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/326||coreapb3.vhd(117);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/117
Implementation;Synthesis||CL159||@N: Input PRDATAS11 is unused.||sb.srr(327);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/327||coreapb3.vhd(118);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/118
Implementation;Synthesis||CL159||@N: Input PRDATAS12 is unused.||sb.srr(328);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/328||coreapb3.vhd(119);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/119
Implementation;Synthesis||CL159||@N: Input PRDATAS13 is unused.||sb.srr(329);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/329||coreapb3.vhd(120);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/120
Implementation;Synthesis||CL159||@N: Input PRDATAS14 is unused.||sb.srr(330);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/330||coreapb3.vhd(121);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/121
Implementation;Synthesis||CL159||@N: Input PRDATAS15 is unused.||sb.srr(331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/331||coreapb3.vhd(122);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/122
Implementation;Synthesis||CL159||@N: Input PREADYS8 is unused.||sb.srr(332);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/332||coreapb3.vhd(132);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/132
Implementation;Synthesis||CL159||@N: Input PREADYS9 is unused.||sb.srr(333);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/333||coreapb3.vhd(133);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/133
Implementation;Synthesis||CL159||@N: Input PREADYS10 is unused.||sb.srr(334);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/334||coreapb3.vhd(134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/134
Implementation;Synthesis||CL159||@N: Input PREADYS11 is unused.||sb.srr(335);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/335||coreapb3.vhd(135);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/135
Implementation;Synthesis||CL159||@N: Input PREADYS12 is unused.||sb.srr(336);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/336||coreapb3.vhd(136);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/136
Implementation;Synthesis||CL159||@N: Input PREADYS13 is unused.||sb.srr(337);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/337||coreapb3.vhd(137);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/137
Implementation;Synthesis||CL159||@N: Input PREADYS14 is unused.||sb.srr(338);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/338||coreapb3.vhd(138);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/138
Implementation;Synthesis||CL159||@N: Input PREADYS15 is unused.||sb.srr(339);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/339||coreapb3.vhd(139);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/139
Implementation;Synthesis||CL159||@N: Input PSLVERRS8 is unused.||sb.srr(340);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/340||coreapb3.vhd(149);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/149
Implementation;Synthesis||CL159||@N: Input PSLVERRS9 is unused.||sb.srr(341);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/341||coreapb3.vhd(150);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/150
Implementation;Synthesis||CL159||@N: Input PSLVERRS10 is unused.||sb.srr(342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/342||coreapb3.vhd(151);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/151
Implementation;Synthesis||CL159||@N: Input PSLVERRS11 is unused.||sb.srr(343);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/343||coreapb3.vhd(152);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/152
Implementation;Synthesis||CL159||@N: Input PSLVERRS12 is unused.||sb.srr(344);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/344||coreapb3.vhd(153);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/153
Implementation;Synthesis||CL159||@N: Input PSLVERRS13 is unused.||sb.srr(345);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/345||coreapb3.vhd(154);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/154
Implementation;Synthesis||CL159||@N: Input PSLVERRS14 is unused.||sb.srr(346);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/346||coreapb3.vhd(155);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/155
Implementation;Synthesis||CL159||@N: Input PSLVERRS15 is unused.||sb.srr(347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/347||coreapb3.vhd(156);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/156
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||sb.srr(350);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/350||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||sb.srr(351);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/351||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||sb.srr(352);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/352||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||sb.srr(353);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/353||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif3_state.||sb.srr(354);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/354||coreresetp.vhd(1311);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1311
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif2_state.||sb.srr(361);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/361||coreresetp.vhd(1252);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1252
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif1_state.||sb.srr(368);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/368||coreresetp.vhd(1193);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1193
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif0_state.||sb.srr(375);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/375||coreresetp.vhd(1134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1134
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sm0_state.||sb.srr(382);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/382||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||CL159||@N: Input CLK_LTSSM is unused.||sb.srr(392);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/392||coreresetp.vhd(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/96
Implementation;Synthesis||CL159||@N: Input FPLL_LOCK is unused.||sb.srr(393);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/393||coreresetp.vhd(123);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/123
Implementation;Synthesis||CL159||@N: Input SDIF0_SPLL_LOCK is unused.||sb.srr(394);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/394||coreresetp.vhd(126);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/126
Implementation;Synthesis||CL159||@N: Input SDIF1_SPLL_LOCK is unused.||sb.srr(395);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/395||coreresetp.vhd(135);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/135
Implementation;Synthesis||CL159||@N: Input SDIF2_SPLL_LOCK is unused.||sb.srr(396);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/396||coreresetp.vhd(139);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/139
Implementation;Synthesis||CL159||@N: Input SDIF3_SPLL_LOCK is unused.||sb.srr(397);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/397||coreresetp.vhd(143);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/143
Implementation;Synthesis||CL159||@N: Input SDIF0_PSEL is unused.||sb.srr(398);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/398||coreresetp.vhd(157);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/157
Implementation;Synthesis||CL159||@N: Input SDIF0_PWRITE is unused.||sb.srr(399);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/399||coreresetp.vhd(158);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/158
Implementation;Synthesis||CL159||@N: Input SDIF0_PRDATA is unused.||sb.srr(400);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/400||coreresetp.vhd(159);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/159
Implementation;Synthesis||CL159||@N: Input SDIF1_PSEL is unused.||sb.srr(401);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/401||coreresetp.vhd(160);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/160
Implementation;Synthesis||CL159||@N: Input SDIF1_PWRITE is unused.||sb.srr(402);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/402||coreresetp.vhd(161);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/161
Implementation;Synthesis||CL159||@N: Input SDIF1_PRDATA is unused.||sb.srr(403);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/403||coreresetp.vhd(162);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/162
Implementation;Synthesis||CL159||@N: Input SDIF2_PSEL is unused.||sb.srr(404);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/404||coreresetp.vhd(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/163
Implementation;Synthesis||CL159||@N: Input SDIF2_PWRITE is unused.||sb.srr(405);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/405||coreresetp.vhd(164);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/164
Implementation;Synthesis||CL159||@N: Input SDIF2_PRDATA is unused.||sb.srr(406);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/406||coreresetp.vhd(165);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/165
Implementation;Synthesis||CL159||@N: Input SDIF3_PSEL is unused.||sb.srr(407);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/407||coreresetp.vhd(166);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/166
Implementation;Synthesis||CL159||@N: Input SDIF3_PWRITE is unused.||sb.srr(408);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/408||coreresetp.vhd(167);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/167
Implementation;Synthesis||CL159||@N: Input SDIF3_PRDATA is unused.||sb.srr(409);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/409||coreresetp.vhd(168);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/168
Implementation;Synthesis||CL159||@N: Input SOFT_EXT_RESET_OUT is unused.||sb.srr(410);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/410||coreresetp.vhd(174);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/174
Implementation;Synthesis||CL159||@N: Input SOFT_RESET_F2M is unused.||sb.srr(411);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/411||coreresetp.vhd(175);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/175
Implementation;Synthesis||CL159||@N: Input SOFT_M3_RESET is unused.||sb.srr(412);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/412||coreresetp.vhd(176);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/176
Implementation;Synthesis||CL159||@N: Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused.||sb.srr(413);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/413||coreresetp.vhd(177);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/177
Implementation;Synthesis||CL159||@N: Input SOFT_FDDR_CORE_RESET is unused.||sb.srr(414);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/414||coreresetp.vhd(178);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/178
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_PHY_RESET is unused.||sb.srr(415);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/415||coreresetp.vhd(179);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/179
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_CORE_RESET is unused.||sb.srr(416);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/416||coreresetp.vhd(180);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/180
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_PHY_RESET is unused.||sb.srr(417);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/417||coreresetp.vhd(181);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/181
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_CORE_RESET is unused.||sb.srr(418);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/418||coreresetp.vhd(182);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/182
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_PHY_RESET is unused.||sb.srr(419);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/419||coreresetp.vhd(183);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/183
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_CORE_RESET is unused.||sb.srr(420);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/420||coreresetp.vhd(184);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/184
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_PHY_RESET is unused.||sb.srr(421);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/421||coreresetp.vhd(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/185
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_CORE_RESET is unused.||sb.srr(422);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/422||coreresetp.vhd(186);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/186
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_0_CORE_RESET is unused.||sb.srr(423);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/423||coreresetp.vhd(190);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/190
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_1_CORE_RESET is unused.||sb.srr(424);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/424||coreresetp.vhd(191);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/191
Implementation;Synthesis||CL159||@N: Input XTL is unused.||sb.srr(427);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/427||sb_sb_FABOSC_0_OSC.vhd(10);liberoaction://cross_probe/hdl/file/'<project>\component\work\sb_sb\FABOSC_0\sb_sb_FABOSC_0_OSC.vhd'/linenumber/10
Implementation;Synthesis||CL279||@W:Pruning register bits 4 to 1 of last_bit_rx(5 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||sb.srr(434);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/434||spi_master.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/74
Implementation;Synthesis||CL190||@W:Optimizing register bit async_prescaler_count(12) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(437);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/437||STAMP.vhd(203);liberoaction://cross_probe/hdl/file/'<project>\hdl\STAMP.vhd'/linenumber/203
Implementation;Synthesis||CL190||@W:Optimizing register bit async_prescaler_count(13) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(438);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/438||STAMP.vhd(203);liberoaction://cross_probe/hdl/file/'<project>\hdl\STAMP.vhd'/linenumber/203
Implementation;Synthesis||CL190||@W:Optimizing register bit async_prescaler_count(14) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(439);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/439||STAMP.vhd(203);liberoaction://cross_probe/hdl/file/'<project>\hdl\STAMP.vhd'/linenumber/203
Implementation;Synthesis||CL190||@W:Optimizing register bit async_prescaler_count(15) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(440);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/440||STAMP.vhd(203);liberoaction://cross_probe/hdl/file/'<project>\hdl\STAMP.vhd'/linenumber/203
Implementation;Synthesis||CL190||@W:Optimizing register bit delay_counter(31) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(441);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/441||STAMP.vhd(203);liberoaction://cross_probe/hdl/file/'<project>\hdl\STAMP.vhd'/linenumber/203
Implementation;Synthesis||CL260||@W:Pruning register bit 31 of delay_counter(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||sb.srr(442);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/442||STAMP.vhd(203);liberoaction://cross_probe/hdl/file/'<project>\hdl\STAMP.vhd'/linenumber/203
Implementation;Synthesis||CL279||@W:Pruning register bits 15 to 12 of async_prescaler_count(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||sb.srr(443);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/443||STAMP.vhd(203);liberoaction://cross_probe/hdl/file/'<project>\hdl\STAMP.vhd'/linenumber/203
Implementation;Synthesis||CL190||@W:Optimizing register bit delay_counter(30) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(444);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/444||STAMP.vhd(203);liberoaction://cross_probe/hdl/file/'<project>\hdl\STAMP.vhd'/linenumber/203
Implementation;Synthesis||CL260||@W:Pruning register bit 30 of delay_counter(30 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||sb.srr(445);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/445||STAMP.vhd(203);liberoaction://cross_probe/hdl/file/'<project>\hdl\STAMP.vhd'/linenumber/203
Implementation;Synthesis||CL190||@W:Optimizing register bit delay_counter(29) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(446);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/446||STAMP.vhd(203);liberoaction://cross_probe/hdl/file/'<project>\hdl\STAMP.vhd'/linenumber/203
Implementation;Synthesis||CL260||@W:Pruning register bit 29 of delay_counter(29 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||sb.srr(447);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/447||STAMP.vhd(203);liberoaction://cross_probe/hdl/file/'<project>\hdl\STAMP.vhd'/linenumber/203
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register component_state.||sb.srr(448);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/448||STAMP.vhd(203);liberoaction://cross_probe/hdl/file/'<project>\hdl\STAMP.vhd'/linenumber/203
Implementation;Synthesis||CL190||@W:Optimizing register bit delay_counter(28) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(457);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/457||STAMP.vhd(203);liberoaction://cross_probe/hdl/file/'<project>\hdl\STAMP.vhd'/linenumber/203
Implementation;Synthesis||CL260||@W:Pruning register bit 28 of delay_counter(28 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||sb.srr(458);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/458||STAMP.vhd(203);liberoaction://cross_probe/hdl/file/'<project>\hdl\STAMP.vhd'/linenumber/203
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register current_state.||sb.srr(461);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/461||UART_TX.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX.vhd'/linenumber/49
Implementation;Synthesis||CL249||@W:Initial value is not supported on state machine current_state||sb.srr(468);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/468||UART_TX.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX.vhd'/linenumber/49
Implementation;Synthesis||CL247||@W:Input port bit 31 of baud_config_reg(31 downto 0) is unused ||sb.srr(469);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/469||UART_TX.vhd(21);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX.vhd'/linenumber/21
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register current_state.||sb.srr(472);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/472||UART_RX.vhd(41);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX.vhd'/linenumber/41
Implementation;Synthesis||CL249||@W:Initial value is not supported on state machine current_state||sb.srr(479);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/479||UART_RX.vhd(41);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX.vhd'/linenumber/41
Implementation;Synthesis||CL247||@W:Input port bit 31 of baud_config_reg(31 downto 0) is unused ||sb.srr(480);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/480||UART_RX.vhd(20);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX.vhd'/linenumber/20
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register UART_RX_State.||sb.srr(483);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/483||telemetry.vhd(172);liberoaction://cross_probe/hdl/file/'<project>\hdl\telemetry.vhd'/linenumber/172
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register APBState.||sb.srr(490);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/490||telemetry.vhd(172);liberoaction://cross_probe/hdl/file/'<project>\hdl\telemetry.vhd'/linenumber/172
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register UART_TX_State.||sb.srr(496);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/496||telemetry.vhd(172);liberoaction://cross_probe/hdl/file/'<project>\hdl\telemetry.vhd'/linenumber/172
Implementation;Synthesis||BN132||@W:Removing sequential instance MemorySynchronizer_0.TimeStampGen.timestamp[31:0] because it is equivalent to instance MemorySynchronizer_0.TimeStampGen.counter[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(637);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/637||timestamp.vhd(46);liberoaction://cross_probe/hdl/file/'<project>\hdl\Timestamp.vhd'/linenumber/46
Implementation;Synthesis||BN132||@W:Removing sequential instance sb_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance sb_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(638);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/638||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance telemetry_0.c_TX.count_8[2:0] is being ignored due to limitations in architecture. ||sb.srr(639);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/639||uart_tx.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX.vhd'/linenumber/49
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance telemetry_0.c_TX.TX_end is being ignored due to limitations in architecture. ||sb.srr(640);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/640||uart_tx.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX.vhd'/linenumber/49
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance telemetry_0.c_TX.TX_active is being ignored due to limitations in architecture. ||sb.srr(641);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/641||uart_tx.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX.vhd'/linenumber/49
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance telemetry_0.c_TX.TX_out is being ignored due to limitations in architecture. ||sb.srr(642);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/642||uart_tx.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX.vhd'/linenumber/49
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance telemetry_0.c_TX.TX_in[7:0] is being ignored due to limitations in architecture. ||sb.srr(643);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/643||uart_tx.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX.vhd'/linenumber/49
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance telemetry_0.c_RX.RX_end is being ignored due to limitations in architecture. ||sb.srr(644);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/644||uart_rx.vhd(41);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX.vhd'/linenumber/41
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance telemetry_0.c_RX.count_8[2:0] is being ignored due to limitations in architecture. ||sb.srr(645);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/645||uart_rx.vhd(41);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX.vhd'/linenumber/41
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance telemetry_0.c_RX.RX_out[7:0] is being ignored due to limitations in architecture. ||sb.srr(646);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/646||uart_rx.vhd(41);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX.vhd'/linenumber/41
Implementation;Synthesis||MO129||@W:Sequential instance sb_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.||sb.srr(647);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/647||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis||MO129||@W:Sequential instance sb_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.||sb.srr(648);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/648||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis||MO129||@W:Sequential instance sb_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.||sb.srr(649);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/649||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis||MO129||@W:Sequential instance sb_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.||sb.srr(650);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/650||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis||MO129||@W:Sequential instance STAMP_1.spi.last_bit_rx[1] is reduced to a combinational gate by constant propagation.||sb.srr(651);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/651||spi_master.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/74
Implementation;Synthesis||MO129||@W:Sequential instance STAMP_2.spi.last_bit_rx[1] is reduced to a combinational gate by constant propagation.||sb.srr(652);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/652||spi_master.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/74
Implementation;Synthesis||MO129||@W:Sequential instance STAMP_3.spi.last_bit_rx[1] is reduced to a combinational gate by constant propagation.||sb.srr(653);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/653||spi_master.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/74
Implementation;Synthesis||MO129||@W:Sequential instance STAMP_4.spi.last_bit_rx[1] is reduced to a combinational gate by constant propagation.||sb.srr(654);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/654||spi_master.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/74
Implementation;Synthesis||MO129||@W:Sequential instance STAMP_5.spi.last_bit_rx[1] is reduced to a combinational gate by constant propagation.||sb.srr(655);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/655||spi_master.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/74
Implementation;Synthesis||MO129||@W:Sequential instance STAMP_6.spi.last_bit_rx[1] is reduced to a combinational gate by constant propagation.||sb.srr(656);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/656||spi_master.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/74
Implementation;Synthesis||MO129||@W:Sequential instance sb_sb_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.||sb.srr(657);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/657||coreresetp.vhd(781);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/781
Implementation;Synthesis||MO129||@W:Sequential instance sb_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.||sb.srr(658);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/658||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis||MO129||@W:Sequential instance sb_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.||sb.srr(659);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/659||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis||MO129||@W:Sequential instance sb_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.||sb.srr(660);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/660||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis||MO129||@W:Sequential instance sb_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.||sb.srr(661);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/661||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis||MO129||@W:Sequential instance sb_sb_0.CORERESETP_0.sm1_areset_n_clk_base is reduced to a combinational gate by constant propagation.||sb.srr(662);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/662||coreresetp.vhd(781);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/781
Implementation;Synthesis||MO129||@W:Sequential instance sb_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.||sb.srr(663);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/663||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis||MO129||@W:Sequential instance sb_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.||sb.srr(664);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/664||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis||MO129||@W:Sequential instance sb_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.||sb.srr(665);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/665||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis||MO129||@W:Sequential instance sb_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.||sb.srr(666);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/666||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis||MO129||@W:Sequential instance sb_sb_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.||sb.srr(667);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/667||coreresetp.vhd(1331);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1331
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR_READY_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||sb.srr(668);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/668||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_READY_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||sb.srr(669);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/669||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_RELEASED_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||sb.srr(670);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/670||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||BN362||@N: Removing sequential instance FDDR_CORE_RESET_N_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||sb.srr(671);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/671||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_PHY_RESET_N_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||sb.srr(672);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/672||coreresetp.vhd(1134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1134
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_CORE_RESET_N_0 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||sb.srr(673);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/673||coreresetp.vhd(1134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1134
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_PHY_RESET_N_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||sb.srr(674);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/674||coreresetp.vhd(1193);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1193
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_CORE_RESET_N_0 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||sb.srr(675);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/675||coreresetp.vhd(1193);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1193
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_PHY_RESET_N_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||sb.srr(676);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/676||coreresetp.vhd(1252);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1252
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_CORE_RESET_N_0 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||sb.srr(677);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/677||coreresetp.vhd(1252);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1252
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_PHY_RESET_N_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||sb.srr(678);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/678||coreresetp.vhd(1311);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1311
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_CORE_RESET_N_0 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||sb.srr(679);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/679||coreresetp.vhd(1311);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1311
Implementation;Synthesis||BN362||@N: Removing sequential instance SynchronizerInterrupt (in view: work.MemorySynchronizer(arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||sb.srr(680);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/680||memorysynchronizer.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\MemorySynchronizer.vhd'/linenumber/284
Implementation;Synthesis||BN362||@N: Removing sequential instance ADCResync (in view: work.MemorySynchronizer(arch)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||sb.srr(681);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/681||memorysynchronizer.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\MemorySynchronizer.vhd'/linenumber/284
Implementation;Synthesis||BN115||@N: Removing instance CORERESETP_0 (in view: work.sb_sb(rtl)) of type view:work.CoreResetP(rtl) because it does not drive other instances.||sb.srr(682);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/682||sb_sb.vhd(743);liberoaction://cross_probe/hdl/file/'<project>\component\work\sb_sb\sb_sb.vhd'/linenumber/743
Implementation;Synthesis||BN362||@N: Removing sequential instance INIT_DONE_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||sb.srr(683);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/683||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_state[0:3] (in view: work.CoreResetP(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||sb.srr(684);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/684||coreresetp.vhd(1134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1134
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_state[0:3] (in view: work.CoreResetP(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||sb.srr(685);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/685||coreresetp.vhd(1193);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1193
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_state[0:3] (in view: work.CoreResetP(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||sb.srr(686);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/686||coreresetp.vhd(1252);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1252
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_state[0:3] (in view: work.CoreResetP(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||sb.srr(687);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/687||coreresetp.vhd(1311);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1311
Implementation;Synthesis||BN362||@N: Removing sequential instance sm0_state[0:6] (in view: work.CoreResetP(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||sb.srr(688);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/688||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||BN362||@N: Removing sequential instance CONFIG2_DONE_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(689);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/689||coreresetp.vhd(922);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/922
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(690);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/690||coreresetp.vhd(803);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/803
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(691);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/691||coreresetp.vhd(814);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/814
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(692);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/692||coreresetp.vhd(825);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(693);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/693||coreresetp.vhd(836);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/836
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_spll_lock_q2 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(694);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/694||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis||BN362||@N: Removing sequential instance CONFIG1_DONE_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(695);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/695||coreresetp.vhd(908);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/908
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif3_core_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(696);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/696||coreresetp.vhd(1544);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1544
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif2_core_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(697);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/697||coreresetp.vhd(1544);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1544
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif1_core_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(698);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/698||coreresetp.vhd(1544);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1544
Implementation;Synthesis||BN362||@N: Removing sequential instance CONFIG2_DONE_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(699);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/699||coreresetp.vhd(922);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/922
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(700);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/700||coreresetp.vhd(803);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/803
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(701);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/701||coreresetp.vhd(814);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/814
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(702);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/702||coreresetp.vhd(825);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(703);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/703||coreresetp.vhd(836);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/836
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_spll_lock_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(704);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/704||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis||BN362||@N: Removing sequential instance CONFIG1_DONE_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(705);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/705||coreresetp.vhd(908);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/908
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif0_core_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(706);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/706||coreresetp.vhd(1544);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1544
Implementation;Synthesis||BN362||@N: Removing sequential instance ddr_settled_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(707);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/707||coreresetp.vhd(1544);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1544
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif3_core_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(708);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/708||coreresetp.vhd(1544);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1544
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif2_core_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(709);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/709||coreresetp.vhd(1544);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1544
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif1_core_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(710);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/710||coreresetp.vhd(1544);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1544
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif0_core_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(711);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/711||coreresetp.vhd(1544);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1544
Implementation;Synthesis||BN362||@N: Removing sequential instance ddr_settled_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(712);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/712||coreresetp.vhd(1544);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1544
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif3_core (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(713);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/713||coreresetp.vhd(1495);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1495
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif2_core (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(714);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/714||coreresetp.vhd(1471);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1471
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif1_core (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(715);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/715||coreresetp.vhd(1447);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1447
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif0_core (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(716);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/716||coreresetp.vhd(1423);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1423
Implementation;Synthesis||BN362||@N: Removing sequential instance ddr_settled (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(717);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/717||coreresetp.vhd(1519);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1519
Implementation;Synthesis||BN362||@N: Removing sequential instance sm0_areset_n_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(718);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/718||coreresetp.vhd(770);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/770
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_rcosc (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(719);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/719||coreresetp.vhd(894);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/894
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_rcosc (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(720);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/720||coreresetp.vhd(883);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/883
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_rcosc (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(721);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/721||coreresetp.vhd(872);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/872
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_rcosc (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(722);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/722||coreresetp.vhd(861);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/861
Implementation;Synthesis||BN362||@N: Removing sequential instance sm0_areset_n_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(723);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/723||coreresetp.vhd(770);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/770
Implementation;Synthesis||BN362||@N: Removing sequential instance sm0_areset_n_rcosc (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(724);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/724||coreresetp.vhd(850);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/850
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_rcosc_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(725);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/725||coreresetp.vhd(894);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/894
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_rcosc_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(726);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/726||coreresetp.vhd(883);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/883
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_rcosc_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(727);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/727||coreresetp.vhd(872);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/872
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_rcosc_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(728);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/728||coreresetp.vhd(861);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/861
Implementation;Synthesis||BN362||@N: Removing sequential instance sm0_areset_n_rcosc_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(729);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/729||coreresetp.vhd(850);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/850
Implementation;Synthesis||BN362||@N: Removing sequential instance MSS_HPMS_READY_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(730);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/730||coreresetp.vhd(608);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/608
Implementation;Synthesis||BN362||@N: Removing sequential instance mss_ready_select (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||sb.srr(731);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/731||coreresetp.vhd(593);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/593
Implementation;Synthesis||BN362||@N: Removing sequential instance mss_ready_state (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||sb.srr(732);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/732||coreresetp.vhd(593);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/593
Implementation;Synthesis||BN362||@N: Removing sequential instance FIC_2_APB_M_PRESET_N_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(733);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/733||coreresetp.vhd(577);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/577
Implementation;Synthesis||BN362||@N: Removing sequential instance RESET_N_M2F_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(734);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/734||coreresetp.vhd(565);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/565
Implementation;Synthesis||BN362||@N: Removing sequential instance FIC_2_APB_M_PRESET_N_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(735);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/735||coreresetp.vhd(577);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/577
Implementation;Synthesis||BN362||@N: Removing sequential instance RESET_N_M2F_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(736);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/736||coreresetp.vhd(565);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/565
Implementation;Synthesis||BN362||@N: Removing sequential instance POWER_ON_RESET_N_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(737);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/737||coreresetp.vhd(553);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/553
Implementation;Synthesis||BN362||@N: Removing sequential instance POWER_ON_RESET_N_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(738);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/738||coreresetp.vhd(553);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/553
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=21 on top level netlist sb ||sb.srr(739);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/739||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock sb_sb_CCC_0_FCCC|GL0_net_inferred_clock which controls 4236 sequential elements including MemorySynchronizer_0.TimeStampGen.counter[31:0]. This clock has no specified timing constraint which may adversely impact design performance. ||sb.srr(769);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/769||timestamp.vhd(46);liberoaction://cross_probe/hdl/file/'<project>\hdl\Timestamp.vhd'/linenumber/46
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||sb.srr(771);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/771||null;null
Implementation;Synthesis||BN169||@W:Cyclic dependency detected among libraries: ||sb.srr(772);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/772||null;null
Implementation;Synthesis||BN170||@W:Cyclic dependencies among libraries found.||sb.srr(776);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/776||sb.vhd(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\sb\sb.vhd'/linenumber/19
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine current_state[0:3] (in view: dependency_lib.UART_TX(diagram)); safe FSM implementation is not required.||sb.srr(849);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/849||uart_tx.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX.vhd'/linenumber/49
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine current_state[0:3] (in view: dependency_lib.UART_RX(diagram)); safe FSM implementation is not required.||sb.srr(856);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/856||uart_rx.vhd(41);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX.vhd'/linenumber/41
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine UART_RX_State[0:3] (in view: hermess_telemetry.telemetry(arch)); safe FSM implementation is not required.||sb.srr(871);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/871||telemetry.vhd(172);liberoaction://cross_probe/hdl/file/'<project>\hdl\telemetry.vhd'/linenumber/172
Implementation;Synthesis||FA239||@W:ROM iPSELS_raw_11[7:0] (in view: coreapb3_lib.CoreAPB3(coreapb3_arch)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||sb.srr(937);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/937||coreapb3.vhd(648);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/648
Implementation;Synthesis||FA239||@W:ROM iPSELS_raw_11[7:0] (in view: coreapb3_lib.CoreAPB3(coreapb3_arch)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||sb.srr(938);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/938||coreapb3.vhd(648);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/648
Implementation;Synthesis||MO106||@N: Found ROM iPSELS_raw_11[7:0] (in view: coreapb3_lib.CoreAPB3(coreapb3_arch)) with 16 words by 8 bits.||sb.srr(939);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/939||coreapb3.vhd(648);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/648
Implementation;Synthesis||MO231||@N: Found counter in view:work.MemorySynchronizer(arch) instance TimeStampGen.counter[31:0] ||sb.srr(956);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/956||timestamp.vhd(46);liberoaction://cross_probe/hdl/file/'<project>\hdl\Timestamp.vhd'/linenumber/46
Implementation;Synthesis||MF179||@N: Found 32 by 32 bit equality operator ('==') un120_in_enable (in view: work.MemorySynchronizer(arch))||sb.srr(957);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/957||null;null
Implementation;Synthesis||MF179||@N: Found 32 by 32 bit equality operator ('==') un112_in_enable (in view: work.MemorySynchronizer(arch))||sb.srr(958);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/958||memorysynchronizer.vhd(400);liberoaction://cross_probe/hdl/file/'<project>\hdl\MemorySynchronizer.vhd'/linenumber/400
Implementation;Synthesis||MO231||@N: Found counter in view:work.STAMP(architecture_stamp) instance delay_counter[27:0] ||sb.srr(967);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/967||stamp.vhd(203);liberoaction://cross_probe/hdl/file/'<project>\hdl\STAMP.vhd'/linenumber/203
Implementation;Synthesis||MO231||@N: Found counter in view:work.STAMP(architecture_stamp) instance status_async_cycles[5:0] ||sb.srr(968);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/968||stamp.vhd(203);liberoaction://cross_probe/hdl/file/'<project>\hdl\STAMP.vhd'/linenumber/203
Implementation;Synthesis||MO231||@N: Found counter in view:work.spi_master(logic) instance clk_toggles[5:0] ||sb.srr(969);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/969||spi_master.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/74
Implementation;Synthesis||MO231||@N: Found counter in view:work.spi_master(logic) instance count[31:0] ||sb.srr(970);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/970||spi_master.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/74
Implementation;Synthesis||MO161||@W:Register bit clk_ratio[3] (in view view:work.spi_master(logic)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||sb.srr(971);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/971||spi_master.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/74
Implementation;Synthesis||MO161||@W:Register bit clk_ratio[2] (in view view:work.spi_master(logic)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||sb.srr(972);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/972||spi_master.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/74
Implementation;Synthesis||MO161||@W:Register bit clk_ratio[1] (in view view:work.spi_master(logic)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||sb.srr(973);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/973||spi_master.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/74
Implementation;Synthesis||MO161||@W:Register bit clk_ratio[0] (in view view:work.spi_master(logic)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||sb.srr(974);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/974||spi_master.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/74
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine UART_RX_State[0:3] (in view: hermess_telemetry.telemetry(arch)); safe FSM implementation is not required.||sb.srr(989);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/989||telemetry.vhd(172);liberoaction://cross_probe/hdl/file/'<project>\hdl\telemetry.vhd'/linenumber/172
Implementation;Synthesis||MO231||@N: Found counter in view:hermess_telemetry.telemetry(arch) instance byte_counter[4:0] ||sb.srr(995);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/995||telemetry.vhd(172);liberoaction://cross_probe/hdl/file/'<project>\hdl\telemetry.vhd'/linenumber/172
Implementation;Synthesis||MO231||@N: Found counter in view:hermess_telemetry.telemetry(arch) instance gap_counter[31:0] ||sb.srr(996);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/996||telemetry.vhd(172);liberoaction://cross_probe/hdl/file/'<project>\hdl\telemetry.vhd'/linenumber/172
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine current_state[0:3] (in view: work.UART_TX(diagram)); safe FSM implementation is not required.||sb.srr(1003);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/1003||uart_tx.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX.vhd'/linenumber/49
Implementation;Synthesis||MO231||@N: Found counter in view:work.UART_TX(diagram) instance count_clk[31:0] ||sb.srr(1004);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/1004||uart_tx.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX.vhd'/linenumber/49
Implementation;Synthesis||MO160||@W:Register bit clk_baudrate[31] (in view view:work.UART_TX(diagram)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||sb.srr(1005);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/1005||uart_tx.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX.vhd'/linenumber/49
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine current_state[0:3] (in view: work.UART_RX(diagram)); safe FSM implementation is not required.||sb.srr(1012);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/1012||uart_rx.vhd(41);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX.vhd'/linenumber/41
Implementation;Synthesis||MO231||@N: Found counter in view:work.UART_RX(diagram) instance count_clk[31:0] ||sb.srr(1013);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/1013||uart_rx.vhd(41);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX.vhd'/linenumber/41
Implementation;Synthesis||MO160||@W:Register bit clk_baudrate[31] (in view view:work.UART_RX(diagram)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||sb.srr(1014);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/1014||uart_rx.vhd(41);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX.vhd'/linenumber/41
Implementation;Synthesis||MF179||@N: Found 32 by 32 bit equality operator ('==') RX_state_machine\.un17_count_clk (in view: work.UART_RX(diagram))||sb.srr(1015);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/1015||null;null
Implementation;Synthesis||BN132||@W:Removing instance telemetry_0.c_TX.clk_baudrate[25] because it is equivalent to instance telemetry_0.c_RX.clk_baudrate[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(1020);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/1020||uart_tx.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX.vhd'/linenumber/49
Implementation;Synthesis||BN132||@W:Removing instance telemetry_0.c_TX.clk_baudrate[26] because it is equivalent to instance telemetry_0.c_RX.clk_baudrate[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(1021);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/1021||uart_tx.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX.vhd'/linenumber/49
Implementation;Synthesis||BN132||@W:Removing instance telemetry_0.c_TX.clk_baudrate[27] because it is equivalent to instance telemetry_0.c_RX.clk_baudrate[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(1022);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/1022||uart_tx.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX.vhd'/linenumber/49
Implementation;Synthesis||BN132||@W:Removing instance telemetry_0.c_TX.clk_baudrate[28] because it is equivalent to instance telemetry_0.c_RX.clk_baudrate[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(1023);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/1023||uart_tx.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX.vhd'/linenumber/49
Implementation;Synthesis||BN132||@W:Removing instance telemetry_0.c_TX.clk_baudrate[29] because it is equivalent to instance telemetry_0.c_RX.clk_baudrate[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(1024);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/1024||uart_tx.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX.vhd'/linenumber/49
Implementation;Synthesis||BN132||@W:Removing instance telemetry_0.c_TX.clk_baudrate[30] because it is equivalent to instance telemetry_0.c_RX.clk_baudrate[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(1025);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/1025||uart_tx.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX.vhd'/linenumber/49
Implementation;Synthesis||BN132||@W:Removing instance telemetry_0.c_TX.clk_baudrate[11] because it is equivalent to instance telemetry_0.c_RX.clk_baudrate[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(1026);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/1026||uart_tx.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX.vhd'/linenumber/49
Implementation;Synthesis||BN132||@W:Removing instance telemetry_0.c_TX.clk_baudrate[13] because it is equivalent to instance telemetry_0.c_RX.clk_baudrate[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(1027);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/1027||uart_tx.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX.vhd'/linenumber/49
Implementation;Synthesis||BN132||@W:Removing instance telemetry_0.c_TX.clk_baudrate[14] because it is equivalent to instance telemetry_0.c_RX.clk_baudrate[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(1028);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/1028||uart_tx.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX.vhd'/linenumber/49
Implementation;Synthesis||BN132||@W:Removing instance telemetry_0.c_TX.clk_baudrate[15] because it is equivalent to instance telemetry_0.c_RX.clk_baudrate[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(1029);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/1029||uart_tx.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX.vhd'/linenumber/49
Implementation;Synthesis||BN132||@W:Removing instance telemetry_0.c_TX.clk_baudrate[16] because it is equivalent to instance telemetry_0.c_RX.clk_baudrate[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(1030);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/1030||uart_tx.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX.vhd'/linenumber/49
Implementation;Synthesis||BN132||@W:Removing instance telemetry_0.c_TX.clk_baudrate[17] because it is equivalent to instance telemetry_0.c_RX.clk_baudrate[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(1031);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/1031||uart_tx.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX.vhd'/linenumber/49
Implementation;Synthesis||BN132||@W:Removing instance telemetry_0.c_TX.clk_baudrate[18] because it is equivalent to instance telemetry_0.c_RX.clk_baudrate[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(1032);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/1032||uart_tx.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX.vhd'/linenumber/49
Implementation;Synthesis||BN132||@W:Removing instance telemetry_0.c_TX.clk_baudrate[19] because it is equivalent to instance telemetry_0.c_RX.clk_baudrate[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(1033);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/1033||uart_tx.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX.vhd'/linenumber/49
Implementation;Synthesis||BN132||@W:Removing instance telemetry_0.c_TX.clk_baudrate[20] because it is equivalent to instance telemetry_0.c_RX.clk_baudrate[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(1034);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/1034||uart_tx.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX.vhd'/linenumber/49
Implementation;Synthesis||BN132||@W:Removing instance telemetry_0.c_TX.clk_baudrate[21] because it is equivalent to instance telemetry_0.c_RX.clk_baudrate[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(1035);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/1035||uart_tx.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX.vhd'/linenumber/49
Implementation;Synthesis||BN132||@W:Removing instance telemetry_0.c_TX.clk_baudrate[22] because it is equivalent to instance telemetry_0.c_RX.clk_baudrate[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(1036);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/1036||uart_tx.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX.vhd'/linenumber/49
Implementation;Synthesis||BN132||@W:Removing instance telemetry_0.c_TX.clk_baudrate[0] because it is equivalent to instance telemetry_0.c_RX.clk_baudrate[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(1037);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/1037||uart_tx.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX.vhd'/linenumber/49
Implementation;Synthesis||BN132||@W:Removing instance telemetry_0.c_TX.clk_baudrate[1] because it is equivalent to instance telemetry_0.c_RX.clk_baudrate[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(1038);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/1038||uart_tx.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX.vhd'/linenumber/49
Implementation;Synthesis||BN132||@W:Removing instance telemetry_0.c_TX.clk_baudrate[2] because it is equivalent to instance telemetry_0.c_RX.clk_baudrate[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(1039);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/1039||uart_tx.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX.vhd'/linenumber/49
Implementation;Synthesis||BN132||@W:Removing instance telemetry_0.c_TX.clk_baudrate[5] because it is equivalent to instance telemetry_0.c_RX.clk_baudrate[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(1040);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/1040||uart_tx.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX.vhd'/linenumber/49
Implementation;Synthesis||BN132||@W:Removing instance telemetry_0.c_TX.clk_baudrate[7] because it is equivalent to instance telemetry_0.c_RX.clk_baudrate[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(1041);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/1041||uart_tx.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX.vhd'/linenumber/49
Implementation;Synthesis||BN132||@W:Removing instance telemetry_0.c_TX.clk_baudrate[23] because it is equivalent to instance telemetry_0.c_RX.clk_baudrate[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(1042);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/1042||uart_tx.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX.vhd'/linenumber/49
Implementation;Synthesis||BN132||@W:Removing instance telemetry_0.c_TX.clk_baudrate[24] because it is equivalent to instance telemetry_0.c_RX.clk_baudrate[24]. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(1043);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/1043||uart_tx.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX.vhd'/linenumber/49
Implementation;Synthesis||BN132||@W:Removing instance telemetry_0.c_TX.clk_baudrate[8] because it is equivalent to instance telemetry_0.c_RX.clk_baudrate[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(1044);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/1044||uart_tx.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX.vhd'/linenumber/49
Implementation;Synthesis||BN132||@W:Removing instance telemetry_0.c_TX.clk_baudrate[9] because it is equivalent to instance telemetry_0.c_RX.clk_baudrate[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(1045);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/1045||uart_tx.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX.vhd'/linenumber/49
Implementation;Synthesis||BN132||@W:Removing instance telemetry_0.c_TX.clk_baudrate[10] because it is equivalent to instance telemetry_0.c_RX.clk_baudrate[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(1046);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/1046||uart_tx.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX.vhd'/linenumber/49
Implementation;Synthesis||BN132||@W:Removing instance telemetry_0.c_TX.clk_baudrate[12] because it is equivalent to instance telemetry_0.c_RX.clk_baudrate[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(1047);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/1047||uart_tx.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX.vhd'/linenumber/49
Implementation;Synthesis||BN132||@W:Removing instance telemetry_0.c_TX.clk_baudrate[3] because it is equivalent to instance telemetry_0.c_RX.clk_baudrate[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(1048);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/1048||uart_tx.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX.vhd'/linenumber/49
Implementation;Synthesis||BN132||@W:Removing instance telemetry_0.c_TX.clk_baudrate[4] because it is equivalent to instance telemetry_0.c_RX.clk_baudrate[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(1049);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/1049||uart_tx.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX.vhd'/linenumber/49
Implementation;Synthesis||BN132||@W:Removing instance telemetry_0.c_TX.clk_baudrate[6] because it is equivalent to instance telemetry_0.c_RX.clk_baudrate[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(1050);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/1050||uart_tx.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX.vhd'/linenumber/49
Implementation;Synthesis||BN362||@N: Removing sequential instance STAMP_1.spi.continue (in view: work.sb(rtl)) because it does not drive other instances.||sb.srr(1061);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/1061||spi_master.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/74
Implementation;Synthesis||BN362||@N: Removing sequential instance STAMP_2.spi.continue (in view: work.sb(rtl)) because it does not drive other instances.||sb.srr(1062);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/1062||spi_master.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/74
Implementation;Synthesis||BN362||@N: Removing sequential instance STAMP_3.spi.continue (in view: work.sb(rtl)) because it does not drive other instances.||sb.srr(1063);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/1063||spi_master.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/74
Implementation;Synthesis||BN362||@N: Removing sequential instance STAMP_4.spi.continue (in view: work.sb(rtl)) because it does not drive other instances.||sb.srr(1064);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/1064||spi_master.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/74
Implementation;Synthesis||BN362||@N: Removing sequential instance STAMP_5.spi.continue (in view: work.sb(rtl)) because it does not drive other instances.||sb.srr(1065);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/1065||spi_master.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/74
Implementation;Synthesis||BN362||@N: Removing sequential instance STAMP_6.spi.continue (in view: work.sb(rtl)) because it does not drive other instances.||sb.srr(1066);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/1066||spi_master.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/74
Implementation;Synthesis||FX271||@N: Replicating instance telemetry_0.receive_reg_7_sn_m9_0_a2 (in view: work.sb(rtl)) with 70 loads 3 times to improve timing.||sb.srr(1087);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/1087||telemetry.vhd(346);liberoaction://cross_probe/hdl/file/'<project>\hdl\telemetry.vhd'/linenumber/346
Implementation;Synthesis||FX271||@N: Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[1] (in view: work.sb(rtl)) with 6 loads 1 time to improve timing.||sb.srr(1099);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/1099||memorysynchronizer.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\MemorySynchronizer.vhd'/linenumber/284
Implementation;Synthesis||FX271||@N: Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[0] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.||sb.srr(1100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/1100||memorysynchronizer.vhd(284);liberoaction://cross_probe/hdl/file/'<project>\hdl\MemorySynchronizer.vhd'/linenumber/284
Implementation;Synthesis||FP130||@N: Promoting Net AND2_0_Y_arst on CLKINT  I_3028 ||sb.srr(1107);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/1107||null;null
Implementation;Synthesis||BN169||@W:Cyclic dependency detected among libraries: ||sb.srr(1206);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/1206||null;null
Implementation;Synthesis||BN170||@W:Cyclic dependencies among libraries found.||sb.srr(1210);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/1210||sb.vhd(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\sb\sb.vhd'/linenumber/19
Implementation;Synthesis||BN169||@W:Cyclic dependency detected among libraries: ||sb.srr(1214);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/1214||null;null
Implementation;Synthesis||BN170||@W:Cyclic dependencies among libraries found.||sb.srr(1218);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/1218||sb.vhd(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\sb\sb.vhd'/linenumber/19
Implementation;Synthesis||BN169||@W:Cyclic dependency detected among libraries: ||sb.srr(1220);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/1220||null;null
Implementation;Synthesis||BN170||@W:Cyclic dependencies among libraries found.||sb.srr(1224);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/1224||sb.vhd(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\sb\sb.vhd'/linenumber/19
Implementation;Synthesis||BW110||@W:Renaming port spi_master_5 due to collision with Verilog/ System Verilog reserved word ||sb.srr(1225);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/1225||null;null
Implementation;Synthesis||BW110||@W:Renaming port spi_master_5_0 due to collision with Verilog/ System Verilog reserved word ||sb.srr(1227);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/1227||null;null
Implementation;Synthesis||BW110||@W:Renaming port spi_master_5_1 due to collision with Verilog/ System Verilog reserved word ||sb.srr(1229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/1229||null;null
Implementation;Synthesis||BW110||@W:Renaming port spi_master_5_2 due to collision with Verilog/ System Verilog reserved word ||sb.srr(1231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/1231||null;null
Implementation;Synthesis||BW110||@W:Renaming port spi_master_5_3 due to collision with Verilog/ System Verilog reserved word ||sb.srr(1233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/1233||null;null
Implementation;Synthesis||BW110||@W:Renaming port spi_master_5_4 due to collision with Verilog/ System Verilog reserved word ||sb.srr(1235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/1235||null;null
Implementation;Synthesis||BN169||@W:Cyclic dependency detected among libraries: ||sb.srr(1245);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/1245||null;null
Implementation;Synthesis||BN170||@W:Cyclic dependencies among libraries found.||sb.srr(1249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/1249||sb.vhd(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\sb\sb.vhd'/linenumber/19
Implementation;Synthesis||MT420||@W:Found inferred clock sb_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net sb_sb_0.CCC_0.GL0_net.||sb.srr(1254);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/1254||null;null
Implementation;Place and Route;RootName:sb
Implementation;Place and Route||(null)||Please refer to the log file for details about 1 Warning(s) , 4 Info(s)||sb_layout_log.log;liberoaction://open_report/file/sb_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:sb
Implementation;Generate Bitstream||(null)||Please refer to the log file for details about 1 Info(s)||sb_generateBitstream.log;liberoaction://open_report/file/sb_generateBitstream.log||(null);(null)
