
*** Running vivado
    with args -log bd_53f9_axi_jtag_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_53f9_axi_jtag_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source bd_53f9_axi_jtag_0.tcl -notrace
INFO: Dispatch client connection id - 32860
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1845.430 ; gain = 16.016 ; free physical = 98612 ; free virtual = 122017
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/xo/ip_repo/xilinx_com_hls_topKQueryScores_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2022.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axis_clk_metadata_adapter:1.0'. The one found in IP location '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/axis_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/pxi_ii_infra/axis_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:pipeline_reg:1.0'. The one found in IP location '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/pipeline_reg_v1_0' will take precedence over the same IP in location /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/pxi_ii_infra/pipeline_reg_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:shell_utils_build_info:1.0'. The one found in IP location '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/shell_utils_build_info_v1_0' will take precedence over the same IP in the Xilinx installed IP.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_clk_metadata_adapter:1.0'. The one found in IP location '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/axi_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/pxi_ii_infra/axi_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:clk_metadata_adapter:1.0'. The one found in IP location '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/pxi_ii_infra/clk_metadata_adapter_v1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_53f9_axi_jtag_0
Command: synth_design -top bd_53f9_axi_jtag_0 -part xcu250-figd2104-2L-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19794
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3428.254 ; gain = 356.730 ; free physical = 85554 ; free virtual = 108963
Synthesis current peak Physical Memory [PSS] (MB): peak = 2490.265; parent = 2366.760; children = 123.505
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4712.465; parent = 3431.223; children = 1281.242
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_53f9_axi_jtag_0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_shell_cmp_subsystem_0_0/bd_1/ip/ip_0/synth/bd_53f9_axi_jtag_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_53f9_axi_jtag_0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_shell_cmp_subsystem_0_0/bd_1/ip/ip_0/synth/bd_53f9_axi_jtag_0.v:53]
WARNING: [Synth 8-7129] Port s_axi_awprot[2] in module axi_jtag_v1_0_0_axi4liteif is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awprot[1] in module axi_jtag_v1_0_0_axi4liteif is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awprot[0] in module axi_jtag_v1_0_0_axi4liteif is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arprot[2] in module axi_jtag_v1_0_0_axi4liteif is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arprot[1] in module axi_jtag_v1_0_0_axi4liteif is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arprot[0] in module axi_jtag_v1_0_0_axi4liteif is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3506.195 ; gain = 434.672 ; free physical = 85285 ; free virtual = 108698
Synthesis current peak Physical Memory [PSS] (MB): peak = 2490.265; parent = 2366.760; children = 123.505
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4787.434; parent = 3506.191; children = 1281.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3524.004 ; gain = 452.480 ; free physical = 85320 ; free virtual = 108735
Synthesis current peak Physical Memory [PSS] (MB): peak = 2490.265; parent = 2366.760; children = 123.505
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4805.246; parent = 3524.004; children = 1281.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3524.004 ; gain = 452.480 ; free physical = 85311 ; free virtual = 108726
Synthesis current peak Physical Memory [PSS] (MB): peak = 2490.265; parent = 2366.760; children = 123.505
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4805.246; parent = 3524.004; children = 1281.242
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3524.004 ; gain = 0.000 ; free physical = 85281 ; free virtual = 108694
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_shell_cmp_subsystem_0_0/bd_1/ip/ip_0/bd_53f9_axi_jtag_0_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3649.594 ; gain = 0.000 ; free physical = 85055 ; free virtual = 108491
Finished Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_shell_cmp_subsystem_0_0/bd_1/ip/ip_0/bd_53f9_axi_jtag_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/bd_53f9_axi_jtag_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/bd_53f9_axi_jtag_0_synth_1/dont_touch.xdc]
Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_shell_cmp_subsystem_0_0/bd_1/ip/ip_0/constraints/axi_jtag.xdc] for cell 'inst'
Finished Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_shell_cmp_subsystem_0_0/bd_1/ip/ip_0/constraints/axi_jtag.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_shell_cmp_subsystem_0_0/bd_1/ip/ip_0/constraints/axi_jtag.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bd_53f9_axi_jtag_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bd_53f9_axi_jtag_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3649.594 ; gain = 0.000 ; free physical = 85045 ; free virtual = 108483
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3649.594 ; gain = 0.000 ; free physical = 85036 ; free virtual = 108474
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 3649.594 ; gain = 578.070 ; free physical = 85308 ; free virtual = 108766
Synthesis current peak Physical Memory [PSS] (MB): peak = 2490.265; parent = 2366.760; children = 123.505
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4930.836; parent = 3649.594; children = 1281.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 3649.594 ; gain = 578.070 ; free physical = 85306 ; free virtual = 108761
Synthesis current peak Physical Memory [PSS] (MB): peak = 2490.265; parent = 2366.760; children = 123.505
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4930.836; parent = 3649.594; children = 1281.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/bd_53f9_axi_jtag_0_synth_1/dont_touch.xdc, line 6).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 3649.594 ; gain = 578.070 ; free physical = 85303 ; free virtual = 108756
Synthesis current peak Physical Memory [PSS] (MB): peak = 2490.265; parent = 2366.760; children = 123.505
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4930.836; parent = 3649.594; children = 1281.242
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_jtag_v1_0_0_jtagproc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                              001 |                              001
                    TCKL |                              010 |                              010
                    TCKH |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'axi_jtag_v1_0_0_jtagproc'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 3649.598 ; gain = 578.074 ; free physical = 85201 ; free virtual = 108659
Synthesis current peak Physical Memory [PSS] (MB): peak = 2490.265; parent = 2366.760; children = 123.505
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4930.836; parent = 3649.594; children = 1281.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 9     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 43    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 9     
	   6 Input   32 Bit        Muxes := 5     
	   2 Input   31 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 78    
	   4 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port s_axi_awprot[2] in module axi_jtag_v1_0_0_axi_jtag is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awprot[1] in module axi_jtag_v1_0_0_axi_jtag is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awprot[0] in module axi_jtag_v1_0_0_axi_jtag is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arprot[2] in module axi_jtag_v1_0_0_axi_jtag is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arprot[1] in module axi_jtag_v1_0_0_axi_jtag is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arprot[0] in module axi_jtag_v1_0_0_axi_jtag is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 3649.598 ; gain = 578.074 ; free physical = 84953 ; free virtual = 108420
Synthesis current peak Physical Memory [PSS] (MB): peak = 2490.265; parent = 2366.760; children = 123.505
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4930.836; parent = 3649.594; children = 1281.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 3899.984 ; gain = 828.461 ; free physical = 82110 ; free virtual = 105609
Synthesis current peak Physical Memory [PSS] (MB): peak = 2936.252; parent = 2812.892; children = 123.505
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5181.227; parent = 3899.984; children = 1281.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:47 . Memory (MB): peak = 3944.035 ; gain = 872.512 ; free physical = 82077 ; free virtual = 105577
Synthesis current peak Physical Memory [PSS] (MB): peak = 2946.822; parent = 2822.800; children = 124.022
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5225.281; parent = 3944.039; children = 1281.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 3944.035 ; gain = 872.512 ; free physical = 82028 ; free virtual = 105527
Synthesis current peak Physical Memory [PSS] (MB): peak = 2947.699; parent = 2823.677; children = 124.022
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5225.281; parent = 3944.039; children = 1281.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:00:52 . Memory (MB): peak = 3944.039 ; gain = 872.516 ; free physical = 82613 ; free virtual = 106114
Synthesis current peak Physical Memory [PSS] (MB): peak = 2952.599; parent = 2826.117; children = 126.481
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5225.281; parent = 3944.039; children = 1281.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:00:52 . Memory (MB): peak = 3944.039 ; gain = 872.516 ; free physical = 82615 ; free virtual = 106115
Synthesis current peak Physical Memory [PSS] (MB): peak = 2952.602; parent = 2826.120; children = 126.481
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5225.281; parent = 3944.039; children = 1281.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:00:52 . Memory (MB): peak = 3944.039 ; gain = 872.516 ; free physical = 82609 ; free virtual = 106110
Synthesis current peak Physical Memory [PSS] (MB): peak = 2952.628; parent = 2826.146; children = 126.481
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5225.281; parent = 3944.039; children = 1281.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:00:52 . Memory (MB): peak = 3944.039 ; gain = 872.516 ; free physical = 82608 ; free virtual = 106109
Synthesis current peak Physical Memory [PSS] (MB): peak = 2952.628; parent = 2826.153; children = 126.481
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5225.281; parent = 3944.039; children = 1281.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:00:52 . Memory (MB): peak = 3944.039 ; gain = 872.516 ; free physical = 82593 ; free virtual = 106094
Synthesis current peak Physical Memory [PSS] (MB): peak = 2952.628; parent = 2826.153; children = 126.481
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5225.281; parent = 3944.039; children = 1281.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:00:52 . Memory (MB): peak = 3944.039 ; gain = 872.516 ; free physical = 82592 ; free virtual = 106093
Synthesis current peak Physical Memory [PSS] (MB): peak = 2952.673; parent = 2826.192; children = 126.481
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5225.281; parent = 3944.039; children = 1281.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY8 |     4|
|2     |LUT1   |     4|
|3     |LUT2   |    10|
|4     |LUT3   |    42|
|5     |LUT4   |    49|
|6     |LUT5   |    26|
|7     |LUT6   |   176|
|8     |FDRE   |   353|
|9     |FDSE   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:00:52 . Memory (MB): peak = 3944.039 ; gain = 872.516 ; free physical = 82592 ; free virtual = 106093
Synthesis current peak Physical Memory [PSS] (MB): peak = 2952.673; parent = 2826.196; children = 126.481
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5225.281; parent = 3944.039; children = 1281.242
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:00:43 . Memory (MB): peak = 3944.039 ; gain = 746.926 ; free physical = 82590 ; free virtual = 106092
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:00:52 . Memory (MB): peak = 3944.043 ; gain = 872.516 ; free physical = 82585 ; free virtual = 106086
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3955.008 ; gain = 0.000 ; free physical = 82718 ; free virtual = 106219
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4017.719 ; gain = 0.000 ; free physical = 82611 ; free virtual = 106110
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: eb79afdf
INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:03 ; elapsed = 00:01:09 . Memory (MB): peak = 4017.719 ; gain = 2063.691 ; free physical = 82940 ; free virtual = 106434
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/bd_53f9_axi_jtag_0_synth_1/bd_53f9_axi_jtag_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_53f9_axi_jtag_0, cache-ID = 2b3b775103f9a3f9
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/bd_53f9_axi_jtag_0_synth_1/bd_53f9_axi_jtag_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_53f9_axi_jtag_0_utilization_synth.rpt -pb bd_53f9_axi_jtag_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov 27 18:07:48 2023...
