
SSD1315.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004558  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000c90  08004730  08004730  00005730  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080053c0  080053c0  0000700c  2**0
                  CONTENTS
  4 .ARM          00000008  080053c0  080053c0  000063c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080053c8  080053c8  0000700c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080053c8  080053c8  000063c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080053cc  080053cc  000063cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080053d0  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000108  2000000c  080053dc  0000700c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000114  080053dc  00007114  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000700c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001004e  00000000  00000000  0000703c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002189  00000000  00000000  0001708a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d08  00000000  00000000  00019218  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a26  00000000  00000000  00019f20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000203f  00000000  00000000  0001a946  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010a4a  00000000  00000000  0001c985  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b9662  00000000  00000000  0002d3cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e6a31  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003628  00000000  00000000  000e6a74  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000055  00000000  00000000  000ea09c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	2000000c 	.word	0x2000000c
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08004718 	.word	0x08004718

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000010 	.word	0x20000010
 8000214:	08004718 	.word	0x08004718

08000218 <__aeabi_uldivmod>:
 8000218:	b953      	cbnz	r3, 8000230 <__aeabi_uldivmod+0x18>
 800021a:	b94a      	cbnz	r2, 8000230 <__aeabi_uldivmod+0x18>
 800021c:	2900      	cmp	r1, #0
 800021e:	bf08      	it	eq
 8000220:	2800      	cmpeq	r0, #0
 8000222:	bf1c      	itt	ne
 8000224:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000228:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 800022c:	f000 b96a 	b.w	8000504 <__aeabi_idiv0>
 8000230:	f1ad 0c08 	sub.w	ip, sp, #8
 8000234:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000238:	f000 f806 	bl	8000248 <__udivmoddi4>
 800023c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000240:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000244:	b004      	add	sp, #16
 8000246:	4770      	bx	lr

08000248 <__udivmoddi4>:
 8000248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800024c:	9d08      	ldr	r5, [sp, #32]
 800024e:	460c      	mov	r4, r1
 8000250:	2b00      	cmp	r3, #0
 8000252:	d14e      	bne.n	80002f2 <__udivmoddi4+0xaa>
 8000254:	4694      	mov	ip, r2
 8000256:	458c      	cmp	ip, r1
 8000258:	4686      	mov	lr, r0
 800025a:	fab2 f282 	clz	r2, r2
 800025e:	d962      	bls.n	8000326 <__udivmoddi4+0xde>
 8000260:	b14a      	cbz	r2, 8000276 <__udivmoddi4+0x2e>
 8000262:	f1c2 0320 	rsb	r3, r2, #32
 8000266:	4091      	lsls	r1, r2
 8000268:	fa20 f303 	lsr.w	r3, r0, r3
 800026c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000270:	4319      	orrs	r1, r3
 8000272:	fa00 fe02 	lsl.w	lr, r0, r2
 8000276:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800027a:	fa1f f68c 	uxth.w	r6, ip
 800027e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000282:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000286:	fb07 1114 	mls	r1, r7, r4, r1
 800028a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800028e:	fb04 f106 	mul.w	r1, r4, r6
 8000292:	4299      	cmp	r1, r3
 8000294:	d90a      	bls.n	80002ac <__udivmoddi4+0x64>
 8000296:	eb1c 0303 	adds.w	r3, ip, r3
 800029a:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 800029e:	f080 8112 	bcs.w	80004c6 <__udivmoddi4+0x27e>
 80002a2:	4299      	cmp	r1, r3
 80002a4:	f240 810f 	bls.w	80004c6 <__udivmoddi4+0x27e>
 80002a8:	3c02      	subs	r4, #2
 80002aa:	4463      	add	r3, ip
 80002ac:	1a59      	subs	r1, r3, r1
 80002ae:	fa1f f38e 	uxth.w	r3, lr
 80002b2:	fbb1 f0f7 	udiv	r0, r1, r7
 80002b6:	fb07 1110 	mls	r1, r7, r0, r1
 80002ba:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002be:	fb00 f606 	mul.w	r6, r0, r6
 80002c2:	429e      	cmp	r6, r3
 80002c4:	d90a      	bls.n	80002dc <__udivmoddi4+0x94>
 80002c6:	eb1c 0303 	adds.w	r3, ip, r3
 80002ca:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 80002ce:	f080 80fc 	bcs.w	80004ca <__udivmoddi4+0x282>
 80002d2:	429e      	cmp	r6, r3
 80002d4:	f240 80f9 	bls.w	80004ca <__udivmoddi4+0x282>
 80002d8:	4463      	add	r3, ip
 80002da:	3802      	subs	r0, #2
 80002dc:	1b9b      	subs	r3, r3, r6
 80002de:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002e2:	2100      	movs	r1, #0
 80002e4:	b11d      	cbz	r5, 80002ee <__udivmoddi4+0xa6>
 80002e6:	40d3      	lsrs	r3, r2
 80002e8:	2200      	movs	r2, #0
 80002ea:	e9c5 3200 	strd	r3, r2, [r5]
 80002ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d905      	bls.n	8000302 <__udivmoddi4+0xba>
 80002f6:	b10d      	cbz	r5, 80002fc <__udivmoddi4+0xb4>
 80002f8:	e9c5 0100 	strd	r0, r1, [r5]
 80002fc:	2100      	movs	r1, #0
 80002fe:	4608      	mov	r0, r1
 8000300:	e7f5      	b.n	80002ee <__udivmoddi4+0xa6>
 8000302:	fab3 f183 	clz	r1, r3
 8000306:	2900      	cmp	r1, #0
 8000308:	d146      	bne.n	8000398 <__udivmoddi4+0x150>
 800030a:	42a3      	cmp	r3, r4
 800030c:	d302      	bcc.n	8000314 <__udivmoddi4+0xcc>
 800030e:	4290      	cmp	r0, r2
 8000310:	f0c0 80f0 	bcc.w	80004f4 <__udivmoddi4+0x2ac>
 8000314:	1a86      	subs	r6, r0, r2
 8000316:	eb64 0303 	sbc.w	r3, r4, r3
 800031a:	2001      	movs	r0, #1
 800031c:	2d00      	cmp	r5, #0
 800031e:	d0e6      	beq.n	80002ee <__udivmoddi4+0xa6>
 8000320:	e9c5 6300 	strd	r6, r3, [r5]
 8000324:	e7e3      	b.n	80002ee <__udivmoddi4+0xa6>
 8000326:	2a00      	cmp	r2, #0
 8000328:	f040 8090 	bne.w	800044c <__udivmoddi4+0x204>
 800032c:	eba1 040c 	sub.w	r4, r1, ip
 8000330:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000334:	fa1f f78c 	uxth.w	r7, ip
 8000338:	2101      	movs	r1, #1
 800033a:	fbb4 f6f8 	udiv	r6, r4, r8
 800033e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000342:	fb08 4416 	mls	r4, r8, r6, r4
 8000346:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800034a:	fb07 f006 	mul.w	r0, r7, r6
 800034e:	4298      	cmp	r0, r3
 8000350:	d908      	bls.n	8000364 <__udivmoddi4+0x11c>
 8000352:	eb1c 0303 	adds.w	r3, ip, r3
 8000356:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 800035a:	d202      	bcs.n	8000362 <__udivmoddi4+0x11a>
 800035c:	4298      	cmp	r0, r3
 800035e:	f200 80cd 	bhi.w	80004fc <__udivmoddi4+0x2b4>
 8000362:	4626      	mov	r6, r4
 8000364:	1a1c      	subs	r4, r3, r0
 8000366:	fa1f f38e 	uxth.w	r3, lr
 800036a:	fbb4 f0f8 	udiv	r0, r4, r8
 800036e:	fb08 4410 	mls	r4, r8, r0, r4
 8000372:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000376:	fb00 f707 	mul.w	r7, r0, r7
 800037a:	429f      	cmp	r7, r3
 800037c:	d908      	bls.n	8000390 <__udivmoddi4+0x148>
 800037e:	eb1c 0303 	adds.w	r3, ip, r3
 8000382:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000386:	d202      	bcs.n	800038e <__udivmoddi4+0x146>
 8000388:	429f      	cmp	r7, r3
 800038a:	f200 80b0 	bhi.w	80004ee <__udivmoddi4+0x2a6>
 800038e:	4620      	mov	r0, r4
 8000390:	1bdb      	subs	r3, r3, r7
 8000392:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000396:	e7a5      	b.n	80002e4 <__udivmoddi4+0x9c>
 8000398:	f1c1 0620 	rsb	r6, r1, #32
 800039c:	408b      	lsls	r3, r1
 800039e:	fa22 f706 	lsr.w	r7, r2, r6
 80003a2:	431f      	orrs	r7, r3
 80003a4:	fa20 fc06 	lsr.w	ip, r0, r6
 80003a8:	fa04 f301 	lsl.w	r3, r4, r1
 80003ac:	ea43 030c 	orr.w	r3, r3, ip
 80003b0:	40f4      	lsrs	r4, r6
 80003b2:	fa00 f801 	lsl.w	r8, r0, r1
 80003b6:	0c38      	lsrs	r0, r7, #16
 80003b8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80003bc:	fbb4 fef0 	udiv	lr, r4, r0
 80003c0:	fa1f fc87 	uxth.w	ip, r7
 80003c4:	fb00 441e 	mls	r4, r0, lr, r4
 80003c8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003cc:	fb0e f90c 	mul.w	r9, lr, ip
 80003d0:	45a1      	cmp	r9, r4
 80003d2:	fa02 f201 	lsl.w	r2, r2, r1
 80003d6:	d90a      	bls.n	80003ee <__udivmoddi4+0x1a6>
 80003d8:	193c      	adds	r4, r7, r4
 80003da:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 80003de:	f080 8084 	bcs.w	80004ea <__udivmoddi4+0x2a2>
 80003e2:	45a1      	cmp	r9, r4
 80003e4:	f240 8081 	bls.w	80004ea <__udivmoddi4+0x2a2>
 80003e8:	f1ae 0e02 	sub.w	lr, lr, #2
 80003ec:	443c      	add	r4, r7
 80003ee:	eba4 0409 	sub.w	r4, r4, r9
 80003f2:	fa1f f983 	uxth.w	r9, r3
 80003f6:	fbb4 f3f0 	udiv	r3, r4, r0
 80003fa:	fb00 4413 	mls	r4, r0, r3, r4
 80003fe:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000402:	fb03 fc0c 	mul.w	ip, r3, ip
 8000406:	45a4      	cmp	ip, r4
 8000408:	d907      	bls.n	800041a <__udivmoddi4+0x1d2>
 800040a:	193c      	adds	r4, r7, r4
 800040c:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000410:	d267      	bcs.n	80004e2 <__udivmoddi4+0x29a>
 8000412:	45a4      	cmp	ip, r4
 8000414:	d965      	bls.n	80004e2 <__udivmoddi4+0x29a>
 8000416:	3b02      	subs	r3, #2
 8000418:	443c      	add	r4, r7
 800041a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800041e:	fba0 9302 	umull	r9, r3, r0, r2
 8000422:	eba4 040c 	sub.w	r4, r4, ip
 8000426:	429c      	cmp	r4, r3
 8000428:	46ce      	mov	lr, r9
 800042a:	469c      	mov	ip, r3
 800042c:	d351      	bcc.n	80004d2 <__udivmoddi4+0x28a>
 800042e:	d04e      	beq.n	80004ce <__udivmoddi4+0x286>
 8000430:	b155      	cbz	r5, 8000448 <__udivmoddi4+0x200>
 8000432:	ebb8 030e 	subs.w	r3, r8, lr
 8000436:	eb64 040c 	sbc.w	r4, r4, ip
 800043a:	fa04 f606 	lsl.w	r6, r4, r6
 800043e:	40cb      	lsrs	r3, r1
 8000440:	431e      	orrs	r6, r3
 8000442:	40cc      	lsrs	r4, r1
 8000444:	e9c5 6400 	strd	r6, r4, [r5]
 8000448:	2100      	movs	r1, #0
 800044a:	e750      	b.n	80002ee <__udivmoddi4+0xa6>
 800044c:	f1c2 0320 	rsb	r3, r2, #32
 8000450:	fa20 f103 	lsr.w	r1, r0, r3
 8000454:	fa0c fc02 	lsl.w	ip, ip, r2
 8000458:	fa24 f303 	lsr.w	r3, r4, r3
 800045c:	4094      	lsls	r4, r2
 800045e:	430c      	orrs	r4, r1
 8000460:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000464:	fa00 fe02 	lsl.w	lr, r0, r2
 8000468:	fa1f f78c 	uxth.w	r7, ip
 800046c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000470:	fb08 3110 	mls	r1, r8, r0, r3
 8000474:	0c23      	lsrs	r3, r4, #16
 8000476:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800047a:	fb00 f107 	mul.w	r1, r0, r7
 800047e:	4299      	cmp	r1, r3
 8000480:	d908      	bls.n	8000494 <__udivmoddi4+0x24c>
 8000482:	eb1c 0303 	adds.w	r3, ip, r3
 8000486:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 800048a:	d22c      	bcs.n	80004e6 <__udivmoddi4+0x29e>
 800048c:	4299      	cmp	r1, r3
 800048e:	d92a      	bls.n	80004e6 <__udivmoddi4+0x29e>
 8000490:	3802      	subs	r0, #2
 8000492:	4463      	add	r3, ip
 8000494:	1a5b      	subs	r3, r3, r1
 8000496:	b2a4      	uxth	r4, r4
 8000498:	fbb3 f1f8 	udiv	r1, r3, r8
 800049c:	fb08 3311 	mls	r3, r8, r1, r3
 80004a0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004a4:	fb01 f307 	mul.w	r3, r1, r7
 80004a8:	42a3      	cmp	r3, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x276>
 80004ac:	eb1c 0404 	adds.w	r4, ip, r4
 80004b0:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 80004b4:	d213      	bcs.n	80004de <__udivmoddi4+0x296>
 80004b6:	42a3      	cmp	r3, r4
 80004b8:	d911      	bls.n	80004de <__udivmoddi4+0x296>
 80004ba:	3902      	subs	r1, #2
 80004bc:	4464      	add	r4, ip
 80004be:	1ae4      	subs	r4, r4, r3
 80004c0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80004c4:	e739      	b.n	800033a <__udivmoddi4+0xf2>
 80004c6:	4604      	mov	r4, r0
 80004c8:	e6f0      	b.n	80002ac <__udivmoddi4+0x64>
 80004ca:	4608      	mov	r0, r1
 80004cc:	e706      	b.n	80002dc <__udivmoddi4+0x94>
 80004ce:	45c8      	cmp	r8, r9
 80004d0:	d2ae      	bcs.n	8000430 <__udivmoddi4+0x1e8>
 80004d2:	ebb9 0e02 	subs.w	lr, r9, r2
 80004d6:	eb63 0c07 	sbc.w	ip, r3, r7
 80004da:	3801      	subs	r0, #1
 80004dc:	e7a8      	b.n	8000430 <__udivmoddi4+0x1e8>
 80004de:	4631      	mov	r1, r6
 80004e0:	e7ed      	b.n	80004be <__udivmoddi4+0x276>
 80004e2:	4603      	mov	r3, r0
 80004e4:	e799      	b.n	800041a <__udivmoddi4+0x1d2>
 80004e6:	4630      	mov	r0, r6
 80004e8:	e7d4      	b.n	8000494 <__udivmoddi4+0x24c>
 80004ea:	46d6      	mov	lr, sl
 80004ec:	e77f      	b.n	80003ee <__udivmoddi4+0x1a6>
 80004ee:	4463      	add	r3, ip
 80004f0:	3802      	subs	r0, #2
 80004f2:	e74d      	b.n	8000390 <__udivmoddi4+0x148>
 80004f4:	4606      	mov	r6, r0
 80004f6:	4623      	mov	r3, r4
 80004f8:	4608      	mov	r0, r1
 80004fa:	e70f      	b.n	800031c <__udivmoddi4+0xd4>
 80004fc:	3e02      	subs	r6, #2
 80004fe:	4463      	add	r3, ip
 8000500:	e730      	b.n	8000364 <__udivmoddi4+0x11c>
 8000502:	bf00      	nop

08000504 <__aeabi_idiv0>:
 8000504:	4770      	bx	lr
 8000506:	bf00      	nop

08000508 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000508:	b5b0      	push	{r4, r5, r7, lr}
 800050a:	f6ad 0d48 	subw	sp, sp, #2120	@ 0x848
 800050e:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000510:	f001 fb27 	bl	8001b62 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000514:	f000 f9be 	bl	8000894 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000518:	f000 fa92 	bl	8000a40 <MX_GPIO_Init>
  MX_I2C1_Init();
 800051c:	f000 fa04 	bl	8000928 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8000520:	f000 fa42 	bl	80009a8 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  LCD_Init(&Display, &hi2c1, 0x3C);
 8000524:	f207 4334 	addw	r3, r7, #1076	@ 0x434
 8000528:	223c      	movs	r2, #60	@ 0x3c
 800052a:	49d4      	ldr	r1, [pc, #848]	@ (800087c <main+0x374>)
 800052c:	4618      	mov	r0, r3
 800052e:	f000 fb6e 	bl	8000c0e <LCD_Init>

  // Clear Display
  LCD_Clear(&Display);
 8000532:	f207 4334 	addw	r3, r7, #1076	@ 0x434
 8000536:	4618      	mov	r0, r3
 8000538:	f000 fbde 	bl	8000cf8 <LCD_Clear>
  LCD_Update(&Display);
 800053c:	f207 4334 	addw	r3, r7, #1076	@ 0x434
 8000540:	4618      	mov	r0, r3
 8000542:	f000 fc0e 	bl	8000d62 <LCD_Update>

  // Draw Pixels
  LCD_DrawPixel(&Display, 0,0, PIXEL_ON);
 8000546:	f207 4034 	addw	r0, r7, #1076	@ 0x434
 800054a:	2301      	movs	r3, #1
 800054c:	2200      	movs	r2, #0
 800054e:	2100      	movs	r1, #0
 8000550:	f000 fc2f 	bl	8000db2 <LCD_DrawPixel>
  LCD_DrawPixel(&Display, 127,0, PIXEL_ON);
 8000554:	f207 4034 	addw	r0, r7, #1076	@ 0x434
 8000558:	2301      	movs	r3, #1
 800055a:	2200      	movs	r2, #0
 800055c:	217f      	movs	r1, #127	@ 0x7f
 800055e:	f000 fc28 	bl	8000db2 <LCD_DrawPixel>
  LCD_DrawPixel(&Display, 127,63, PIXEL_ON);
 8000562:	f207 4034 	addw	r0, r7, #1076	@ 0x434
 8000566:	2301      	movs	r3, #1
 8000568:	223f      	movs	r2, #63	@ 0x3f
 800056a:	217f      	movs	r1, #127	@ 0x7f
 800056c:	f000 fc21 	bl	8000db2 <LCD_DrawPixel>
  LCD_DrawPixel(&Display, 0,63, PIXEL_ON);
 8000570:	f207 4034 	addw	r0, r7, #1076	@ 0x434
 8000574:	2301      	movs	r3, #1
 8000576:	223f      	movs	r2, #63	@ 0x3f
 8000578:	2100      	movs	r1, #0
 800057a:	f000 fc1a 	bl	8000db2 <LCD_DrawPixel>
  LCD_DrawPixel(&Display, 63,31, PIXEL_ON);
 800057e:	f207 4034 	addw	r0, r7, #1076	@ 0x434
 8000582:	2301      	movs	r3, #1
 8000584:	221f      	movs	r2, #31
 8000586:	213f      	movs	r1, #63	@ 0x3f
 8000588:	f000 fc13 	bl	8000db2 <LCD_DrawPixel>
  LCD_Update(&Display);
 800058c:	f207 4334 	addw	r3, r7, #1076	@ 0x434
 8000590:	4618      	mov	r0, r3
 8000592:	f000 fbe6 	bl	8000d62 <LCD_Update>
  HAL_Delay(3000);
 8000596:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 800059a:	f001 fb53 	bl	8001c44 <HAL_Delay>

  // Draw Lines
  LCD_Cache_Clear(&Display);
 800059e:	f207 4334 	addw	r3, r7, #1076	@ 0x434
 80005a2:	4618      	mov	r0, r3
 80005a4:	f000 fbb6 	bl	8000d14 <LCD_Cache_Clear>
  LCD_DrawLine(&Display, 0,0,127,63, PIXEL_ON);
 80005a8:	f207 4034 	addw	r0, r7, #1076	@ 0x434
 80005ac:	2301      	movs	r3, #1
 80005ae:	9301      	str	r3, [sp, #4]
 80005b0:	233f      	movs	r3, #63	@ 0x3f
 80005b2:	9300      	str	r3, [sp, #0]
 80005b4:	237f      	movs	r3, #127	@ 0x7f
 80005b6:	2200      	movs	r2, #0
 80005b8:	2100      	movs	r1, #0
 80005ba:	f000 fc5f 	bl	8000e7c <LCD_DrawLine>
  LCD_DrawLine(&Display, 0,63,127,0, PIXEL_ON);
 80005be:	f207 4034 	addw	r0, r7, #1076	@ 0x434
 80005c2:	2301      	movs	r3, #1
 80005c4:	9301      	str	r3, [sp, #4]
 80005c6:	2300      	movs	r3, #0
 80005c8:	9300      	str	r3, [sp, #0]
 80005ca:	237f      	movs	r3, #127	@ 0x7f
 80005cc:	223f      	movs	r2, #63	@ 0x3f
 80005ce:	2100      	movs	r1, #0
 80005d0:	f000 fc54 	bl	8000e7c <LCD_DrawLine>
  LCD_Update(&Display);
 80005d4:	f207 4334 	addw	r3, r7, #1076	@ 0x434
 80005d8:	4618      	mov	r0, r3
 80005da:	f000 fbc2 	bl	8000d62 <LCD_Update>
  HAL_Delay(3000);
 80005de:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 80005e2:	f001 fb2f 	bl	8001c44 <HAL_Delay>

  // Draw Circles
  LCD_Cache_Clear(&Display);
 80005e6:	f207 4334 	addw	r3, r7, #1076	@ 0x434
 80005ea:	4618      	mov	r0, r3
 80005ec:	f000 fb92 	bl	8000d14 <LCD_Cache_Clear>
  LCD_DrawCircle(&Display, 63,31,20, PIXEL_ON);
 80005f0:	f207 4034 	addw	r0, r7, #1076	@ 0x434
 80005f4:	2301      	movs	r3, #1
 80005f6:	9300      	str	r3, [sp, #0]
 80005f8:	2314      	movs	r3, #20
 80005fa:	221f      	movs	r2, #31
 80005fc:	213f      	movs	r1, #63	@ 0x3f
 80005fe:	f000 fcce 	bl	8000f9e <LCD_DrawCircle>
  LCD_DrawCircle(&Display, 63,31,25, PIXEL_ON);
 8000602:	f207 4034 	addw	r0, r7, #1076	@ 0x434
 8000606:	2301      	movs	r3, #1
 8000608:	9300      	str	r3, [sp, #0]
 800060a:	2319      	movs	r3, #25
 800060c:	221f      	movs	r2, #31
 800060e:	213f      	movs	r1, #63	@ 0x3f
 8000610:	f000 fcc5 	bl	8000f9e <LCD_DrawCircle>
  LCD_DrawCircle(&Display, 63,31,30, PIXEL_ON);
 8000614:	f207 4034 	addw	r0, r7, #1076	@ 0x434
 8000618:	2301      	movs	r3, #1
 800061a:	9300      	str	r3, [sp, #0]
 800061c:	231e      	movs	r3, #30
 800061e:	221f      	movs	r2, #31
 8000620:	213f      	movs	r1, #63	@ 0x3f
 8000622:	f000 fcbc 	bl	8000f9e <LCD_DrawCircle>
  LCD_Update(&Display);
 8000626:	f207 4334 	addw	r3, r7, #1076	@ 0x434
 800062a:	4618      	mov	r0, r3
 800062c:	f000 fb99 	bl	8000d62 <LCD_Update>
  HAL_Delay(3000);
 8000630:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8000634:	f001 fb06 	bl	8001c44 <HAL_Delay>

  // Draw Rectangles
  LCD_Cache_Clear(&Display);
 8000638:	f207 4334 	addw	r3, r7, #1076	@ 0x434
 800063c:	4618      	mov	r0, r3
 800063e:	f000 fb69 	bl	8000d14 <LCD_Cache_Clear>
  LCD_DrawRect(&Display, 10,10,117,53, PIXEL_ON);
 8000642:	f207 4034 	addw	r0, r7, #1076	@ 0x434
 8000646:	2301      	movs	r3, #1
 8000648:	9301      	str	r3, [sp, #4]
 800064a:	2335      	movs	r3, #53	@ 0x35
 800064c:	9300      	str	r3, [sp, #0]
 800064e:	2375      	movs	r3, #117	@ 0x75
 8000650:	220a      	movs	r2, #10
 8000652:	210a      	movs	r1, #10
 8000654:	f000 fd5e 	bl	8001114 <LCD_DrawRect>
  LCD_DrawRect(&Display, 0,0,24,24, PIXEL_ON);
 8000658:	f207 4034 	addw	r0, r7, #1076	@ 0x434
 800065c:	2301      	movs	r3, #1
 800065e:	9301      	str	r3, [sp, #4]
 8000660:	2318      	movs	r3, #24
 8000662:	9300      	str	r3, [sp, #0]
 8000664:	2318      	movs	r3, #24
 8000666:	2200      	movs	r2, #0
 8000668:	2100      	movs	r1, #0
 800066a:	f000 fd53 	bl	8001114 <LCD_DrawRect>
  LCD_DrawRect(&Display, 103,39,127,63, PIXEL_ON);
 800066e:	f207 4034 	addw	r0, r7, #1076	@ 0x434
 8000672:	2301      	movs	r3, #1
 8000674:	9301      	str	r3, [sp, #4]
 8000676:	233f      	movs	r3, #63	@ 0x3f
 8000678:	9300      	str	r3, [sp, #0]
 800067a:	237f      	movs	r3, #127	@ 0x7f
 800067c:	2227      	movs	r2, #39	@ 0x27
 800067e:	2167      	movs	r1, #103	@ 0x67
 8000680:	f000 fd48 	bl	8001114 <LCD_DrawRect>
  LCD_Update(&Display);
 8000684:	f207 4334 	addw	r3, r7, #1076	@ 0x434
 8000688:	4618      	mov	r0, r3
 800068a:	f000 fb6a 	bl	8000d62 <LCD_Update>
  HAL_Delay(3000);
 800068e:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8000692:	f001 fad7 	bl	8001c44 <HAL_Delay>

  //Print Text
  uint8_t buf[] = " Hello!";
 8000696:	f507 6304 	add.w	r3, r7, #2112	@ 0x840
 800069a:	f2a3 4314 	subw	r3, r3, #1044	@ 0x414
 800069e:	4a78      	ldr	r2, [pc, #480]	@ (8000880 <main+0x378>)
 80006a0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80006a4:	e883 0003 	stmia.w	r3, {r0, r1}
  LCD_Cache_Clear(&Display);
 80006a8:	f207 4334 	addw	r3, r7, #1076	@ 0x434
 80006ac:	4618      	mov	r0, r3
 80006ae:	f000 fb31 	bl	8000d14 <LCD_Cache_Clear>
  LCD_SetTextPos(&Display, 0, 0);
 80006b2:	f207 4334 	addw	r3, r7, #1076	@ 0x434
 80006b6:	2200      	movs	r2, #0
 80006b8:	2100      	movs	r1, #0
 80006ba:	4618      	mov	r0, r3
 80006bc:	f000 fd7e 	bl	80011bc <LCD_SetTextPos>
  LCD_Print(&Display, buf, 1); // Font Size 1
 80006c0:	f207 412c 	addw	r1, r7, #1068	@ 0x42c
 80006c4:	f207 4334 	addw	r3, r7, #1076	@ 0x434
 80006c8:	2201      	movs	r2, #1
 80006ca:	4618      	mov	r0, r3
 80006cc:	f001 f84c 	bl	8001768 <LCD_Print>
  LCD_Update(&Display);
 80006d0:	f207 4334 	addw	r3, r7, #1076	@ 0x434
 80006d4:	4618      	mov	r0, r3
 80006d6:	f000 fb44 	bl	8000d62 <LCD_Update>
  //HAL_Delay(3000);

  LCD_SetTextPos(&Display, 0, 2);
 80006da:	f207 4334 	addw	r3, r7, #1076	@ 0x434
 80006de:	2202      	movs	r2, #2
 80006e0:	2100      	movs	r1, #0
 80006e2:	4618      	mov	r0, r3
 80006e4:	f000 fd6a 	bl	80011bc <LCD_SetTextPos>
  LCD_Print(&Display, buf, 2); // Font Size 2
 80006e8:	f207 412c 	addw	r1, r7, #1068	@ 0x42c
 80006ec:	f207 4334 	addw	r3, r7, #1076	@ 0x434
 80006f0:	2202      	movs	r2, #2
 80006f2:	4618      	mov	r0, r3
 80006f4:	f001 f838 	bl	8001768 <LCD_Print>
  LCD_Update(&Display);
 80006f8:	f207 4334 	addw	r3, r7, #1076	@ 0x434
 80006fc:	4618      	mov	r0, r3
 80006fe:	f000 fb30 	bl	8000d62 <LCD_Update>
  HAL_Delay(3000);
 8000702:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8000706:	f001 fa9d 	bl	8001c44 <HAL_Delay>

  //Print Numbers
  LCD_Cache_Clear(&Display);
 800070a:	f207 4334 	addw	r3, r7, #1076	@ 0x434
 800070e:	4618      	mov	r0, r3
 8000710:	f000 fb00 	bl	8000d14 <LCD_Cache_Clear>
  uint8_t bufNumbers[] = "23.45";
 8000714:	f507 6304 	add.w	r3, r7, #2112	@ 0x840
 8000718:	f2a3 431c 	subw	r3, r3, #1052	@ 0x41c
 800071c:	4a59      	ldr	r2, [pc, #356]	@ (8000884 <main+0x37c>)
 800071e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000722:	6018      	str	r0, [r3, #0]
 8000724:	3304      	adds	r3, #4
 8000726:	8019      	strh	r1, [r3, #0]
  LCD_SetTextPos(&Display, 0, 0);
 8000728:	f207 4334 	addw	r3, r7, #1076	@ 0x434
 800072c:	2200      	movs	r2, #0
 800072e:	2100      	movs	r1, #0
 8000730:	4618      	mov	r0, r3
 8000732:	f000 fd43 	bl	80011bc <LCD_SetTextPos>
  LCD_Print(&Display, bufNumbers, 2); // Font Size 2
 8000736:	f207 4124 	addw	r1, r7, #1060	@ 0x424
 800073a:	f207 4334 	addw	r3, r7, #1076	@ 0x434
 800073e:	2202      	movs	r2, #2
 8000740:	4618      	mov	r0, r3
 8000742:	f001 f811 	bl	8001768 <LCD_Print>

  LCD_SetTextPos(&Display, 0, 4);
 8000746:	f207 4334 	addw	r3, r7, #1076	@ 0x434
 800074a:	2204      	movs	r2, #4
 800074c:	2100      	movs	r1, #0
 800074e:	4618      	mov	r0, r3
 8000750:	f000 fd34 	bl	80011bc <LCD_SetTextPos>
  LCD_Print(&Display, bufNumbers, 4); // Font Size 4
 8000754:	f207 4124 	addw	r1, r7, #1060	@ 0x424
 8000758:	f207 4334 	addw	r3, r7, #1076	@ 0x434
 800075c:	2204      	movs	r2, #4
 800075e:	4618      	mov	r0, r3
 8000760:	f001 f802 	bl	8001768 <LCD_Print>
  LCD_Update(&Display);
 8000764:	f207 4334 	addw	r3, r7, #1076	@ 0x434
 8000768:	4618      	mov	r0, r3
 800076a:	f000 fafa 	bl	8000d62 <LCD_Update>
  HAL_Delay(3000);
 800076e:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8000772:	f001 fa67 	bl	8001c44 <HAL_Delay>

  //Menu
  uint8_t items[4][8]= {" Item 1\0", " Item 2\0", " Item 3\0", " Item 4\0"} ;
 8000776:	f507 6304 	add.w	r3, r7, #2112	@ 0x840
 800077a:	f2a3 433c 	subw	r3, r3, #1084	@ 0x43c
 800077e:	4a42      	ldr	r2, [pc, #264]	@ (8000888 <main+0x380>)
 8000780:	461c      	mov	r4, r3
 8000782:	4615      	mov	r5, r2
 8000784:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000786:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000788:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800078c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

  for (uint8_t item=0; item<4; item++) {
 8000790:	2300      	movs	r3, #0
 8000792:	f887 383f 	strb.w	r3, [r7, #2111]	@ 0x83f
 8000796:	e04a      	b.n	800082e <main+0x326>
	  LCD_Cache_Clear(&Display);
 8000798:	f207 4334 	addw	r3, r7, #1076	@ 0x434
 800079c:	4618      	mov	r0, r3
 800079e:	f000 fab9 	bl	8000d14 <LCD_Cache_Clear>

	  for (uint8_t i=0; i<4; i++) {
 80007a2:	2300      	movs	r3, #0
 80007a4:	f887 383e 	strb.w	r3, [r7, #2110]	@ 0x83e
 80007a8:	e018      	b.n	80007dc <main+0x2d4>
		  LCD_SetTextPos(&Display, 0, i);
 80007aa:	f897 283e 	ldrb.w	r2, [r7, #2110]	@ 0x83e
 80007ae:	f207 4334 	addw	r3, r7, #1076	@ 0x434
 80007b2:	2100      	movs	r1, #0
 80007b4:	4618      	mov	r0, r3
 80007b6:	f000 fd01 	bl	80011bc <LCD_SetTextPos>
		  LCD_Print(&Display, items[i], 1);
 80007ba:	f897 383e 	ldrb.w	r3, [r7, #2110]	@ 0x83e
 80007be:	f207 4204 	addw	r2, r7, #1028	@ 0x404
 80007c2:	00db      	lsls	r3, r3, #3
 80007c4:	18d1      	adds	r1, r2, r3
 80007c6:	f207 4334 	addw	r3, r7, #1076	@ 0x434
 80007ca:	2201      	movs	r2, #1
 80007cc:	4618      	mov	r0, r3
 80007ce:	f000 ffcb 	bl	8001768 <LCD_Print>
	  for (uint8_t i=0; i<4; i++) {
 80007d2:	f897 383e 	ldrb.w	r3, [r7, #2110]	@ 0x83e
 80007d6:	3301      	adds	r3, #1
 80007d8:	f887 383e 	strb.w	r3, [r7, #2110]	@ 0x83e
 80007dc:	f897 383e 	ldrb.w	r3, [r7, #2110]	@ 0x83e
 80007e0:	2b03      	cmp	r3, #3
 80007e2:	d9e2      	bls.n	80007aa <main+0x2a2>
	  }

	  LCD_SetTextPos(&Display, 0, item);
 80007e4:	f897 283f 	ldrb.w	r2, [r7, #2111]	@ 0x83f
 80007e8:	f207 4334 	addw	r3, r7, #1076	@ 0x434
 80007ec:	2100      	movs	r1, #0
 80007ee:	4618      	mov	r0, r3
 80007f0:	f000 fce4 	bl	80011bc <LCD_SetTextPos>
	  LCD_Chr(&Display, '>', 1);
 80007f4:	f207 4334 	addw	r3, r7, #1076	@ 0x434
 80007f8:	2201      	movs	r2, #1
 80007fa:	213e      	movs	r1, #62	@ 0x3e
 80007fc:	4618      	mov	r0, r3
 80007fe:	f000 fd29 	bl	8001254 <LCD_Chr>
	  LCD_IvertLine(&Display, item);
 8000802:	f897 283f 	ldrb.w	r2, [r7, #2111]	@ 0x83f
 8000806:	f207 4334 	addw	r3, r7, #1076	@ 0x434
 800080a:	4611      	mov	r1, r2
 800080c:	4618      	mov	r0, r3
 800080e:	f000 fff2 	bl	80017f6 <LCD_IvertLine>

	  LCD_Update(&Display);
 8000812:	f207 4334 	addw	r3, r7, #1076	@ 0x434
 8000816:	4618      	mov	r0, r3
 8000818:	f000 faa3 	bl	8000d62 <LCD_Update>
	  HAL_Delay(1000);
 800081c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000820:	f001 fa10 	bl	8001c44 <HAL_Delay>
  for (uint8_t item=0; item<4; item++) {
 8000824:	f897 383f 	ldrb.w	r3, [r7, #2111]	@ 0x83f
 8000828:	3301      	adds	r3, #1
 800082a:	f887 383f 	strb.w	r3, [r7, #2111]	@ 0x83f
 800082e:	f897 383f 	ldrb.w	r3, [r7, #2111]	@ 0x83f
 8000832:	2b03      	cmp	r3, #3
 8000834:	d9b0      	bls.n	8000798 <main+0x290>
  }

  //Draw Image
  uint8_t Picture[8][128] =
 8000836:	f507 6304 	add.w	r3, r7, #2112	@ 0x840
 800083a:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 800083e:	4a13      	ldr	r2, [pc, #76]	@ (800088c <main+0x384>)
 8000840:	4618      	mov	r0, r3
 8000842:	4611      	mov	r1, r2
 8000844:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000848:	461a      	mov	r2, r3
 800084a:	f003 ff57 	bl	80046fc <memcpy>
    	 {0x0,0x0,0x0,0x0,0x3E,0x2,0x2,0x3E,0x0,0x0,0x30,0x2A,0x2A,0x3E,0x0,0x20,0x1E,0x2,0x2,0x3E,0x0,0x0,0x3E,0x1C,0x22,0x0,0x0,0x3E,0x18,0x4,0x3E,0x0,0x22,0x14,0x8,0x14,0x22,0x0,0x0,0x0,0x0,0x3E,0x2,0x2,0x3E,0x0,0x0,0x30,0x2A,0x2A,0x3E,0x0,0x0,0x34,0xA,0x3E,0x0,0x20,0x1E,0x2,0x2,0x3E,0x0,0x0,0x3E,0x28,0x28,0x10,0x0,0x0,0x3E,0x8,0x8,0x3E,0x0,0x0,0x3E,0x18,0x4,0x3E,0x0,0x0,0x3E,0x1C,0x22,0x0,0x0,0x3E,0x0,0x0,0x3E,0x2A,0x14,0x0,0x0,0x0,0x20,0x10,0x18,0xE,0x7,0x7,0x3,0x1,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0},
    	 {0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x80,0x0,0x0,0x0,0x0,0x0,0x0,0x80,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x80,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x80,0x0,0x80,0x0,0x0,0x0,0x0,0x0,0x80,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x80,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0},
    	 {0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x1E,0x20,0x1C,0x2,0x1C,0x20,0x1E,0x1E,0x20,0x1C,0x2,0x1C,0x20,0x1E,0x1E,0x20,0x1C,0x2,0x1C,0x20,0x1E,0x0,0x20,0x0,0x0,0x30,0x2A,0x2A,0x3E,0x0,0x2,0x1C,0x20,0x1C,0x2,0x0,0x3E,0x0,0x24,0x2A,0x2A,0x12,0x0,0x3F,0x0,0x0,0x30,0x2A,0x2A,0x3E,0x0,0x0,0x3F,0x22,0x22,0x1C,0x0,0x0,0x20,0x0,0x0,0x1C,0x22,0x22,0x14,0x0,0x1C,0x22,0x22,0x1C,0x0,0x0,0x3E,0x2,0x2,0x3E,0x2,0x2,0x3C,0x0,0x30,0xE,0x1,0x0,0x3F,0x22,0x22,0x1C,0x0,0x0,0x3F,0x0,0x0,0x1C,0x22,0x22,0x1C,0x0,0x0,0x5C,0xA2,0xA2,0x7E,0x0,0x30,0xE,0x1,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0}
    	};

  LCD_Image(&Display, (uint8_t *)&Picture);
 800084e:	1d3a      	adds	r2, r7, #4
 8000850:	f207 4334 	addw	r3, r7, #1076	@ 0x434
 8000854:	4611      	mov	r1, r2
 8000856:	4618      	mov	r0, r3
 8000858:	f000 fff7 	bl	800184a <LCD_Image>
  LCD_Update(&Display);
 800085c:	f207 4334 	addw	r3, r7, #1076	@ 0x434
 8000860:	4618      	mov	r0, r3
 8000862:	f000 fa7e 	bl	8000d62 <LCD_Update>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8000866:	2140      	movs	r1, #64	@ 0x40
 8000868:	4809      	ldr	r0, [pc, #36]	@ (8000890 <main+0x388>)
 800086a:	f001 fc8b 	bl	8002184 <HAL_GPIO_TogglePin>
	  HAL_Delay(500);
 800086e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000872:	f001 f9e7 	bl	8001c44 <HAL_Delay>
	  HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8000876:	bf00      	nop
 8000878:	e7f5      	b.n	8000866 <main+0x35e>
 800087a:	bf00      	nop
 800087c:	20000028 	.word	0x20000028
 8000880:	08004730 	.word	0x08004730
 8000884:	08004738 	.word	0x08004738
 8000888:	08004740 	.word	0x08004740
 800088c:	08004760 	.word	0x08004760
 8000890:	48000800 	.word	0x48000800

08000894 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	b094      	sub	sp, #80	@ 0x50
 8000898:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800089a:	f107 0318 	add.w	r3, r7, #24
 800089e:	2238      	movs	r2, #56	@ 0x38
 80008a0:	2100      	movs	r1, #0
 80008a2:	4618      	mov	r0, r3
 80008a4:	f003 fefe 	bl	80046a4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008a8:	1d3b      	adds	r3, r7, #4
 80008aa:	2200      	movs	r2, #0
 80008ac:	601a      	str	r2, [r3, #0]
 80008ae:	605a      	str	r2, [r3, #4]
 80008b0:	609a      	str	r2, [r3, #8]
 80008b2:	60da      	str	r2, [r3, #12]
 80008b4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80008b6:	2000      	movs	r0, #0
 80008b8:	f002 f8e4 	bl	8002a84 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80008bc:	2301      	movs	r3, #1
 80008be:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80008c0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80008c4:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008c6:	2302      	movs	r3, #2
 80008c8:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80008ca:	2303      	movs	r3, #3
 80008cc:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 80008ce:	2302      	movs	r3, #2
 80008d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80008d2:	2355      	movs	r3, #85	@ 0x55
 80008d4:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80008d6:	2302      	movs	r3, #2
 80008d8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80008da:	2302      	movs	r3, #2
 80008dc:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80008de:	2302      	movs	r3, #2
 80008e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008e2:	f107 0318 	add.w	r3, r7, #24
 80008e6:	4618      	mov	r0, r3
 80008e8:	f002 f980 	bl	8002bec <HAL_RCC_OscConfig>
 80008ec:	4603      	mov	r3, r0
 80008ee:	2b00      	cmp	r3, #0
 80008f0:	d001      	beq.n	80008f6 <SystemClock_Config+0x62>
  {
    Error_Handler();
 80008f2:	f000 f909 	bl	8000b08 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008f6:	230f      	movs	r3, #15
 80008f8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008fa:	2303      	movs	r3, #3
 80008fc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008fe:	2300      	movs	r3, #0
 8000900:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000902:	2300      	movs	r3, #0
 8000904:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000906:	2300      	movs	r3, #0
 8000908:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800090a:	1d3b      	adds	r3, r7, #4
 800090c:	2104      	movs	r1, #4
 800090e:	4618      	mov	r0, r3
 8000910:	f002 fc7e 	bl	8003210 <HAL_RCC_ClockConfig>
 8000914:	4603      	mov	r3, r0
 8000916:	2b00      	cmp	r3, #0
 8000918:	d001      	beq.n	800091e <SystemClock_Config+0x8a>
  {
    Error_Handler();
 800091a:	f000 f8f5 	bl	8000b08 <Error_Handler>
  }
}
 800091e:	bf00      	nop
 8000920:	3750      	adds	r7, #80	@ 0x50
 8000922:	46bd      	mov	sp, r7
 8000924:	bd80      	pop	{r7, pc}
	...

08000928 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800092c:	4b1b      	ldr	r3, [pc, #108]	@ (800099c <MX_I2C1_Init+0x74>)
 800092e:	4a1c      	ldr	r2, [pc, #112]	@ (80009a0 <MX_I2C1_Init+0x78>)
 8000930:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x40621236;
 8000932:	4b1a      	ldr	r3, [pc, #104]	@ (800099c <MX_I2C1_Init+0x74>)
 8000934:	4a1b      	ldr	r2, [pc, #108]	@ (80009a4 <MX_I2C1_Init+0x7c>)
 8000936:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000938:	4b18      	ldr	r3, [pc, #96]	@ (800099c <MX_I2C1_Init+0x74>)
 800093a:	2200      	movs	r2, #0
 800093c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800093e:	4b17      	ldr	r3, [pc, #92]	@ (800099c <MX_I2C1_Init+0x74>)
 8000940:	2201      	movs	r2, #1
 8000942:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000944:	4b15      	ldr	r3, [pc, #84]	@ (800099c <MX_I2C1_Init+0x74>)
 8000946:	2200      	movs	r2, #0
 8000948:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800094a:	4b14      	ldr	r3, [pc, #80]	@ (800099c <MX_I2C1_Init+0x74>)
 800094c:	2200      	movs	r2, #0
 800094e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000950:	4b12      	ldr	r3, [pc, #72]	@ (800099c <MX_I2C1_Init+0x74>)
 8000952:	2200      	movs	r2, #0
 8000954:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000956:	4b11      	ldr	r3, [pc, #68]	@ (800099c <MX_I2C1_Init+0x74>)
 8000958:	2200      	movs	r2, #0
 800095a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800095c:	4b0f      	ldr	r3, [pc, #60]	@ (800099c <MX_I2C1_Init+0x74>)
 800095e:	2200      	movs	r2, #0
 8000960:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000962:	480e      	ldr	r0, [pc, #56]	@ (800099c <MX_I2C1_Init+0x74>)
 8000964:	f001 fc28 	bl	80021b8 <HAL_I2C_Init>
 8000968:	4603      	mov	r3, r0
 800096a:	2b00      	cmp	r3, #0
 800096c:	d001      	beq.n	8000972 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800096e:	f000 f8cb 	bl	8000b08 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000972:	2100      	movs	r1, #0
 8000974:	4809      	ldr	r0, [pc, #36]	@ (800099c <MX_I2C1_Init+0x74>)
 8000976:	f001 ffed 	bl	8002954 <HAL_I2CEx_ConfigAnalogFilter>
 800097a:	4603      	mov	r3, r0
 800097c:	2b00      	cmp	r3, #0
 800097e:	d001      	beq.n	8000984 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000980:	f000 f8c2 	bl	8000b08 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000984:	2100      	movs	r1, #0
 8000986:	4805      	ldr	r0, [pc, #20]	@ (800099c <MX_I2C1_Init+0x74>)
 8000988:	f002 f82f 	bl	80029ea <HAL_I2CEx_ConfigDigitalFilter>
 800098c:	4603      	mov	r3, r0
 800098e:	2b00      	cmp	r3, #0
 8000990:	d001      	beq.n	8000996 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000992:	f000 f8b9 	bl	8000b08 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000996:	bf00      	nop
 8000998:	bd80      	pop	{r7, pc}
 800099a:	bf00      	nop
 800099c:	20000028 	.word	0x20000028
 80009a0:	40005400 	.word	0x40005400
 80009a4:	40621236 	.word	0x40621236

080009a8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80009ac:	4b22      	ldr	r3, [pc, #136]	@ (8000a38 <MX_USART1_UART_Init+0x90>)
 80009ae:	4a23      	ldr	r2, [pc, #140]	@ (8000a3c <MX_USART1_UART_Init+0x94>)
 80009b0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80009b2:	4b21      	ldr	r3, [pc, #132]	@ (8000a38 <MX_USART1_UART_Init+0x90>)
 80009b4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80009b8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80009ba:	4b1f      	ldr	r3, [pc, #124]	@ (8000a38 <MX_USART1_UART_Init+0x90>)
 80009bc:	2200      	movs	r2, #0
 80009be:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80009c0:	4b1d      	ldr	r3, [pc, #116]	@ (8000a38 <MX_USART1_UART_Init+0x90>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80009c6:	4b1c      	ldr	r3, [pc, #112]	@ (8000a38 <MX_USART1_UART_Init+0x90>)
 80009c8:	2200      	movs	r2, #0
 80009ca:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80009cc:	4b1a      	ldr	r3, [pc, #104]	@ (8000a38 <MX_USART1_UART_Init+0x90>)
 80009ce:	220c      	movs	r2, #12
 80009d0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009d2:	4b19      	ldr	r3, [pc, #100]	@ (8000a38 <MX_USART1_UART_Init+0x90>)
 80009d4:	2200      	movs	r2, #0
 80009d6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80009d8:	4b17      	ldr	r3, [pc, #92]	@ (8000a38 <MX_USART1_UART_Init+0x90>)
 80009da:	2200      	movs	r2, #0
 80009dc:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80009de:	4b16      	ldr	r3, [pc, #88]	@ (8000a38 <MX_USART1_UART_Init+0x90>)
 80009e0:	2200      	movs	r2, #0
 80009e2:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80009e4:	4b14      	ldr	r3, [pc, #80]	@ (8000a38 <MX_USART1_UART_Init+0x90>)
 80009e6:	2200      	movs	r2, #0
 80009e8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80009ea:	4b13      	ldr	r3, [pc, #76]	@ (8000a38 <MX_USART1_UART_Init+0x90>)
 80009ec:	2200      	movs	r2, #0
 80009ee:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80009f0:	4811      	ldr	r0, [pc, #68]	@ (8000a38 <MX_USART1_UART_Init+0x90>)
 80009f2:	f003 f819 	bl	8003a28 <HAL_UART_Init>
 80009f6:	4603      	mov	r3, r0
 80009f8:	2b00      	cmp	r3, #0
 80009fa:	d001      	beq.n	8000a00 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80009fc:	f000 f884 	bl	8000b08 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a00:	2100      	movs	r1, #0
 8000a02:	480d      	ldr	r0, [pc, #52]	@ (8000a38 <MX_USART1_UART_Init+0x90>)
 8000a04:	f003 fd84 	bl	8004510 <HAL_UARTEx_SetTxFifoThreshold>
 8000a08:	4603      	mov	r3, r0
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d001      	beq.n	8000a12 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000a0e:	f000 f87b 	bl	8000b08 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a12:	2100      	movs	r1, #0
 8000a14:	4808      	ldr	r0, [pc, #32]	@ (8000a38 <MX_USART1_UART_Init+0x90>)
 8000a16:	f003 fdb9 	bl	800458c <HAL_UARTEx_SetRxFifoThreshold>
 8000a1a:	4603      	mov	r3, r0
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	d001      	beq.n	8000a24 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000a20:	f000 f872 	bl	8000b08 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000a24:	4804      	ldr	r0, [pc, #16]	@ (8000a38 <MX_USART1_UART_Init+0x90>)
 8000a26:	f003 fd3a 	bl	800449e <HAL_UARTEx_DisableFifoMode>
 8000a2a:	4603      	mov	r3, r0
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	d001      	beq.n	8000a34 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000a30:	f000 f86a 	bl	8000b08 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000a34:	bf00      	nop
 8000a36:	bd80      	pop	{r7, pc}
 8000a38:	2000007c 	.word	0x2000007c
 8000a3c:	40013800 	.word	0x40013800

08000a40 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b08a      	sub	sp, #40	@ 0x28
 8000a44:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a46:	f107 0314 	add.w	r3, r7, #20
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	601a      	str	r2, [r3, #0]
 8000a4e:	605a      	str	r2, [r3, #4]
 8000a50:	609a      	str	r2, [r3, #8]
 8000a52:	60da      	str	r2, [r3, #12]
 8000a54:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a56:	4b2a      	ldr	r3, [pc, #168]	@ (8000b00 <MX_GPIO_Init+0xc0>)
 8000a58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a5a:	4a29      	ldr	r2, [pc, #164]	@ (8000b00 <MX_GPIO_Init+0xc0>)
 8000a5c:	f043 0304 	orr.w	r3, r3, #4
 8000a60:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a62:	4b27      	ldr	r3, [pc, #156]	@ (8000b00 <MX_GPIO_Init+0xc0>)
 8000a64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a66:	f003 0304 	and.w	r3, r3, #4
 8000a6a:	613b      	str	r3, [r7, #16]
 8000a6c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000a6e:	4b24      	ldr	r3, [pc, #144]	@ (8000b00 <MX_GPIO_Init+0xc0>)
 8000a70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a72:	4a23      	ldr	r2, [pc, #140]	@ (8000b00 <MX_GPIO_Init+0xc0>)
 8000a74:	f043 0320 	orr.w	r3, r3, #32
 8000a78:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a7a:	4b21      	ldr	r3, [pc, #132]	@ (8000b00 <MX_GPIO_Init+0xc0>)
 8000a7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a7e:	f003 0320 	and.w	r3, r3, #32
 8000a82:	60fb      	str	r3, [r7, #12]
 8000a84:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a86:	4b1e      	ldr	r3, [pc, #120]	@ (8000b00 <MX_GPIO_Init+0xc0>)
 8000a88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a8a:	4a1d      	ldr	r2, [pc, #116]	@ (8000b00 <MX_GPIO_Init+0xc0>)
 8000a8c:	f043 0301 	orr.w	r3, r3, #1
 8000a90:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a92:	4b1b      	ldr	r3, [pc, #108]	@ (8000b00 <MX_GPIO_Init+0xc0>)
 8000a94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a96:	f003 0301 	and.w	r3, r3, #1
 8000a9a:	60bb      	str	r3, [r7, #8]
 8000a9c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a9e:	4b18      	ldr	r3, [pc, #96]	@ (8000b00 <MX_GPIO_Init+0xc0>)
 8000aa0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000aa2:	4a17      	ldr	r2, [pc, #92]	@ (8000b00 <MX_GPIO_Init+0xc0>)
 8000aa4:	f043 0302 	orr.w	r3, r3, #2
 8000aa8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000aaa:	4b15      	ldr	r3, [pc, #84]	@ (8000b00 <MX_GPIO_Init+0xc0>)
 8000aac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000aae:	f003 0302 	and.w	r3, r3, #2
 8000ab2:	607b      	str	r3, [r7, #4]
 8000ab4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	2140      	movs	r1, #64	@ 0x40
 8000aba:	4812      	ldr	r0, [pc, #72]	@ (8000b04 <MX_GPIO_Init+0xc4>)
 8000abc:	f001 fb4a 	bl	8002154 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : KEY_Pin */
  GPIO_InitStruct.Pin = KEY_Pin;
 8000ac0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000ac4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000aca:	2302      	movs	r3, #2
 8000acc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(KEY_GPIO_Port, &GPIO_InitStruct);
 8000ace:	f107 0314 	add.w	r3, r7, #20
 8000ad2:	4619      	mov	r1, r3
 8000ad4:	480b      	ldr	r0, [pc, #44]	@ (8000b04 <MX_GPIO_Init+0xc4>)
 8000ad6:	f001 f9bb 	bl	8001e50 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8000ada:	2340      	movs	r3, #64	@ 0x40
 8000adc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ade:	2301      	movs	r3, #1
 8000ae0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000aea:	f107 0314 	add.w	r3, r7, #20
 8000aee:	4619      	mov	r1, r3
 8000af0:	4804      	ldr	r0, [pc, #16]	@ (8000b04 <MX_GPIO_Init+0xc4>)
 8000af2:	f001 f9ad 	bl	8001e50 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000af6:	bf00      	nop
 8000af8:	3728      	adds	r7, #40	@ 0x28
 8000afa:	46bd      	mov	sp, r7
 8000afc:	bd80      	pop	{r7, pc}
 8000afe:	bf00      	nop
 8000b00:	40021000 	.word	0x40021000
 8000b04:	48000800 	.word	0x48000800

08000b08 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b08:	b480      	push	{r7}
 8000b0a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b0c:	b672      	cpsid	i
}
 8000b0e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b10:	bf00      	nop
 8000b12:	e7fd      	b.n	8000b10 <Error_Handler+0x8>

08000b14 <oled_send_cmd>:
#include "main.h"
#include "ssd1315.h"
#include <string.h>


void oled_send_cmd(SSD1315Struct *ssd1315, uint8_t cmd) {
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b086      	sub	sp, #24
 8000b18:	af02      	add	r7, sp, #8
 8000b1a:	6078      	str	r0, [r7, #4]
 8000b1c:	460b      	mov	r3, r1
 8000b1e:	70fb      	strb	r3, [r7, #3]
    uint8_t buf[2] = {0x80, cmd};
 8000b20:	2380      	movs	r3, #128	@ 0x80
 8000b22:	733b      	strb	r3, [r7, #12]
 8000b24:	78fb      	ldrb	r3, [r7, #3]
 8000b26:	737b      	strb	r3, [r7, #13]

	if (HAL_I2C_Master_Transmit(ssd1315->hi2c, (OLED_ADDR << 1), buf, 2, HAL_MAX_DELAY) != HAL_OK) {
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	6818      	ldr	r0, [r3, #0]
 8000b2c:	f107 020c 	add.w	r2, r7, #12
 8000b30:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000b34:	9300      	str	r3, [sp, #0]
 8000b36:	2302      	movs	r3, #2
 8000b38:	2178      	movs	r1, #120	@ 0x78
 8000b3a:	f001 fbd9 	bl	80022f0 <HAL_I2C_Master_Transmit>
 8000b3e:	4603      	mov	r3, r0
 8000b40:	2b00      	cmp	r3, #0
 8000b42:	d001      	beq.n	8000b48 <oled_send_cmd+0x34>
		Error_Handler();
 8000b44:	f7ff ffe0 	bl	8000b08 <Error_Handler>
	}
}
 8000b48:	bf00      	nop
 8000b4a:	3710      	adds	r7, #16
 8000b4c:	46bd      	mov	sp, r7
 8000b4e:	bd80      	pop	{r7, pc}

08000b50 <oled_send_buf>:

void oled_send_buf(SSD1315Struct *ssd1315, uint8_t *buf, uint16_t buflen) {
 8000b50:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000b54:	b08b      	sub	sp, #44	@ 0x2c
 8000b56:	af02      	add	r7, sp, #8
 8000b58:	60f8      	str	r0, [r7, #12]
 8000b5a:	60b9      	str	r1, [r7, #8]
 8000b5c:	4613      	mov	r3, r2
 8000b5e:	80fb      	strh	r3, [r7, #6]
 8000b60:	466b      	mov	r3, sp
 8000b62:	461e      	mov	r6, r3
    uint8_t temp_buf[buflen+1];
 8000b64:	88fb      	ldrh	r3, [r7, #6]
 8000b66:	1c59      	adds	r1, r3, #1
 8000b68:	1e4b      	subs	r3, r1, #1
 8000b6a:	61bb      	str	r3, [r7, #24]
 8000b6c:	460a      	mov	r2, r1
 8000b6e:	2300      	movs	r3, #0
 8000b70:	4690      	mov	r8, r2
 8000b72:	4699      	mov	r9, r3
 8000b74:	f04f 0200 	mov.w	r2, #0
 8000b78:	f04f 0300 	mov.w	r3, #0
 8000b7c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000b80:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000b84:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000b88:	460a      	mov	r2, r1
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	4614      	mov	r4, r2
 8000b8e:	461d      	mov	r5, r3
 8000b90:	f04f 0200 	mov.w	r2, #0
 8000b94:	f04f 0300 	mov.w	r3, #0
 8000b98:	00eb      	lsls	r3, r5, #3
 8000b9a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000b9e:	00e2      	lsls	r2, r4, #3
 8000ba0:	460b      	mov	r3, r1
 8000ba2:	3307      	adds	r3, #7
 8000ba4:	08db      	lsrs	r3, r3, #3
 8000ba6:	00db      	lsls	r3, r3, #3
 8000ba8:	ebad 0d03 	sub.w	sp, sp, r3
 8000bac:	ab02      	add	r3, sp, #8
 8000bae:	3300      	adds	r3, #0
 8000bb0:	617b      	str	r3, [r7, #20]

    for (int i = 1; i < buflen + 1; i++) {
 8000bb2:	2301      	movs	r3, #1
 8000bb4:	61fb      	str	r3, [r7, #28]
 8000bb6:	e00c      	b.n	8000bd2 <oled_send_buf+0x82>
        temp_buf[i] = buf[i - 1];
 8000bb8:	69fb      	ldr	r3, [r7, #28]
 8000bba:	3b01      	subs	r3, #1
 8000bbc:	68ba      	ldr	r2, [r7, #8]
 8000bbe:	4413      	add	r3, r2
 8000bc0:	7819      	ldrb	r1, [r3, #0]
 8000bc2:	697a      	ldr	r2, [r7, #20]
 8000bc4:	69fb      	ldr	r3, [r7, #28]
 8000bc6:	4413      	add	r3, r2
 8000bc8:	460a      	mov	r2, r1
 8000bca:	701a      	strb	r2, [r3, #0]
    for (int i = 1; i < buflen + 1; i++) {
 8000bcc:	69fb      	ldr	r3, [r7, #28]
 8000bce:	3301      	adds	r3, #1
 8000bd0:	61fb      	str	r3, [r7, #28]
 8000bd2:	88fb      	ldrh	r3, [r7, #6]
 8000bd4:	69fa      	ldr	r2, [r7, #28]
 8000bd6:	429a      	cmp	r2, r3
 8000bd8:	ddee      	ble.n	8000bb8 <oled_send_buf+0x68>
    }

    temp_buf[0] = 0x40;
 8000bda:	697b      	ldr	r3, [r7, #20]
 8000bdc:	2240      	movs	r2, #64	@ 0x40
 8000bde:	701a      	strb	r2, [r3, #0]

	if (HAL_I2C_Master_Transmit(ssd1315->hi2c, (OLED_ADDR << 1), temp_buf, buflen+1, HAL_MAX_DELAY) != HAL_OK) {
 8000be0:	68fb      	ldr	r3, [r7, #12]
 8000be2:	6818      	ldr	r0, [r3, #0]
 8000be4:	88fb      	ldrh	r3, [r7, #6]
 8000be6:	3301      	adds	r3, #1
 8000be8:	b29b      	uxth	r3, r3
 8000bea:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000bee:	9200      	str	r2, [sp, #0]
 8000bf0:	697a      	ldr	r2, [r7, #20]
 8000bf2:	2178      	movs	r1, #120	@ 0x78
 8000bf4:	f001 fb7c 	bl	80022f0 <HAL_I2C_Master_Transmit>
 8000bf8:	4603      	mov	r3, r0
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d001      	beq.n	8000c02 <oled_send_buf+0xb2>
		Error_Handler();
 8000bfe:	f7ff ff83 	bl	8000b08 <Error_Handler>
 8000c02:	46b5      	mov	sp, r6
	}
}
 8000c04:	bf00      	nop
 8000c06:	3724      	adds	r7, #36	@ 0x24
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08000c0e <LCD_Init>:

void LCD_Init(SSD1315Struct *ssd1315, I2C_HandleTypeDef *hi2c, uint8_t Address) {
 8000c0e:	b580      	push	{r7, lr}
 8000c10:	b084      	sub	sp, #16
 8000c12:	af00      	add	r7, sp, #0
 8000c14:	60f8      	str	r0, [r7, #12]
 8000c16:	60b9      	str	r1, [r7, #8]
 8000c18:	4613      	mov	r3, r2
 8000c1a:	71fb      	strb	r3, [r7, #7]
	ssd1315->hi2c = hi2c;
 8000c1c:	68fb      	ldr	r3, [r7, #12]
 8000c1e:	68ba      	ldr	r2, [r7, #8]
 8000c20:	601a      	str	r2, [r3, #0]
	ssd1315->Address = Address;
 8000c22:	68fb      	ldr	r3, [r7, #12]
 8000c24:	79fa      	ldrb	r2, [r7, #7]
 8000c26:	711a      	strb	r2, [r3, #4]

	oled_send_cmd(ssd1315, OLED_SET_DISP | 0x00); // Display Off
 8000c28:	21ae      	movs	r1, #174	@ 0xae
 8000c2a:	68f8      	ldr	r0, [r7, #12]
 8000c2c:	f7ff ff72 	bl	8000b14 <oled_send_cmd>
	oled_send_cmd(ssd1315, OLED_SET_DISP_CLK_DIV); // Set Display Clock Divide Ratio / Oscillator Frequency
 8000c30:	21d5      	movs	r1, #213	@ 0xd5
 8000c32:	68f8      	ldr	r0, [r7, #12]
 8000c34:	f7ff ff6e 	bl	8000b14 <oled_send_cmd>
	oled_send_cmd(ssd1315, 0x80); // Default value for display clock divide ratio
 8000c38:	2180      	movs	r1, #128	@ 0x80
 8000c3a:	68f8      	ldr	r0, [r7, #12]
 8000c3c:	f7ff ff6a 	bl	8000b14 <oled_send_cmd>
	oled_send_cmd(ssd1315, OLED_SET_MUX_RATIO); // Set Multiplex Ratio
 8000c40:	21a8      	movs	r1, #168	@ 0xa8
 8000c42:	68f8      	ldr	r0, [r7, #12]
 8000c44:	f7ff ff66 	bl	8000b14 <oled_send_cmd>
	oled_send_cmd(ssd1315, 0x3F); // 1/64 Duty (for 64-pixel high display)
 8000c48:	213f      	movs	r1, #63	@ 0x3f
 8000c4a:	68f8      	ldr	r0, [r7, #12]
 8000c4c:	f7ff ff62 	bl	8000b14 <oled_send_cmd>
	oled_send_cmd(ssd1315, OLED_SET_DISP_OFFSET); // Set Display Offset
 8000c50:	21d3      	movs	r1, #211	@ 0xd3
 8000c52:	68f8      	ldr	r0, [r7, #12]
 8000c54:	f7ff ff5e 	bl	8000b14 <oled_send_cmd>
	oled_send_cmd(ssd1315, 0x00); // No offset
 8000c58:	2100      	movs	r1, #0
 8000c5a:	68f8      	ldr	r0, [r7, #12]
 8000c5c:	f7ff ff5a 	bl	8000b14 <oled_send_cmd>
	oled_send_cmd(ssd1315, OLED_SET_DISP_START_LINE); // Set Display Start Line (COM0)
 8000c60:	2140      	movs	r1, #64	@ 0x40
 8000c62:	68f8      	ldr	r0, [r7, #12]
 8000c64:	f7ff ff56 	bl	8000b14 <oled_send_cmd>
	oled_send_cmd(ssd1315, OLED_SET_CHARGE_PUMP); // Charge Pump Setting
 8000c68:	218d      	movs	r1, #141	@ 0x8d
 8000c6a:	68f8      	ldr	r0, [r7, #12]
 8000c6c:	f7ff ff52 	bl	8000b14 <oled_send_cmd>
	oled_send_cmd(ssd1315, 0x14); // Enable Charge Pump
 8000c70:	2114      	movs	r1, #20
 8000c72:	68f8      	ldr	r0, [r7, #12]
 8000c74:	f7ff ff4e 	bl	8000b14 <oled_send_cmd>
	oled_send_cmd(ssd1315, OLED_SET_MEM_ADDR); // Set Memory Addressing Mode
 8000c78:	2120      	movs	r1, #32
 8000c7a:	68f8      	ldr	r0, [r7, #12]
 8000c7c:	f7ff ff4a 	bl	8000b14 <oled_send_cmd>
	oled_send_cmd(ssd1315, 0x00); // Horizontal Addressing Mode
 8000c80:	2100      	movs	r1, #0
 8000c82:	68f8      	ldr	r0, [r7, #12]
 8000c84:	f7ff ff46 	bl	8000b14 <oled_send_cmd>
	oled_send_cmd(ssd1315, OLED_SET_SEG_REMAP | 0x01); // Set Segment Re-map (A0/A1 for normal/reversed)
 8000c88:	21a1      	movs	r1, #161	@ 0xa1
 8000c8a:	68f8      	ldr	r0, [r7, #12]
 8000c8c:	f7ff ff42 	bl	8000b14 <oled_send_cmd>
	oled_send_cmd(ssd1315, OLED_SET_COM_OUT_DIR | 0x08); // Set COM Output Scan Direction (C0/C8 for normal/reversed)
 8000c90:	21c8      	movs	r1, #200	@ 0xc8
 8000c92:	68f8      	ldr	r0, [r7, #12]
 8000c94:	f7ff ff3e 	bl	8000b14 <oled_send_cmd>
    oled_send_cmd(ssd1315, OLED_SET_COM_PIN_CFG); // Set COM Pins Hardware Configuration
 8000c98:	21da      	movs	r1, #218	@ 0xda
 8000c9a:	68f8      	ldr	r0, [r7, #12]
 8000c9c:	f7ff ff3a 	bl	8000b14 <oled_send_cmd>
    oled_send_cmd(ssd1315, 0x12); // Sequential COM pins, Disable remap
 8000ca0:	2112      	movs	r1, #18
 8000ca2:	68f8      	ldr	r0, [r7, #12]
 8000ca4:	f7ff ff36 	bl	8000b14 <oled_send_cmd>
    oled_send_cmd(ssd1315, OLED_SET_CONTRAST); // Set Contrast Control
 8000ca8:	2181      	movs	r1, #129	@ 0x81
 8000caa:	68f8      	ldr	r0, [r7, #12]
 8000cac:	f7ff ff32 	bl	8000b14 <oled_send_cmd>
    oled_send_cmd(ssd1315, 0xCF); // Default contrast (can be adjusted)
 8000cb0:	21cf      	movs	r1, #207	@ 0xcf
 8000cb2:	68f8      	ldr	r0, [r7, #12]
 8000cb4:	f7ff ff2e 	bl	8000b14 <oled_send_cmd>
    oled_send_cmd(ssd1315, OLED_SET_PRECHARGE); // Set Pre-charge Period
 8000cb8:	21d9      	movs	r1, #217	@ 0xd9
 8000cba:	68f8      	ldr	r0, [r7, #12]
 8000cbc:	f7ff ff2a 	bl	8000b14 <oled_send_cmd>
    oled_send_cmd(ssd1315, 0xF1); // Default pre-charge period
 8000cc0:	21f1      	movs	r1, #241	@ 0xf1
 8000cc2:	68f8      	ldr	r0, [r7, #12]
 8000cc4:	f7ff ff26 	bl	8000b14 <oled_send_cmd>
    oled_send_cmd(ssd1315, OLED_SET_VCOM_DESEL); // Set VCOMH Deselect Level
 8000cc8:	21db      	movs	r1, #219	@ 0xdb
 8000cca:	68f8      	ldr	r0, [r7, #12]
 8000ccc:	f7ff ff22 	bl	8000b14 <oled_send_cmd>
    oled_send_cmd(ssd1315, 0x40); // Default VCOMH
 8000cd0:	2140      	movs	r1, #64	@ 0x40
 8000cd2:	68f8      	ldr	r0, [r7, #12]
 8000cd4:	f7ff ff1e 	bl	8000b14 <oled_send_cmd>
    oled_send_cmd(ssd1315, OLED_SET_ENTIRE_ON); // Entire Display On/Off (0xA4 for normal, 0xA5 for entire display on)
 8000cd8:	21a4      	movs	r1, #164	@ 0xa4
 8000cda:	68f8      	ldr	r0, [r7, #12]
 8000cdc:	f7ff ff1a 	bl	8000b14 <oled_send_cmd>
    oled_send_cmd(ssd1315, OLED_SET_NORM_INV); // Set Normal/Inverse Display (0xA6 for normal, 0xA7 for inverse)
 8000ce0:	21a6      	movs	r1, #166	@ 0xa6
 8000ce2:	68f8      	ldr	r0, [r7, #12]
 8000ce4:	f7ff ff16 	bl	8000b14 <oled_send_cmd>
    oled_send_cmd(ssd1315, OLED_SET_DISP | 0x01); // Display On
 8000ce8:	21af      	movs	r1, #175	@ 0xaf
 8000cea:	68f8      	ldr	r0, [r7, #12]
 8000cec:	f7ff ff12 	bl	8000b14 <oled_send_cmd>

}
 8000cf0:	bf00      	nop
 8000cf2:	3710      	adds	r7, #16
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	bd80      	pop	{r7, pc}

08000cf8 <LCD_Clear>:
void LCD_SetContrast(SSD1315Struct *ssd1315, uint8_t contrast) {
    oled_send_cmd(ssd1315, OLED_SET_CONTRAST);
    oled_send_cmd(ssd1315, contrast);
}

void LCD_Clear(SSD1315Struct *ssd1315) {
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b082      	sub	sp, #8
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	6078      	str	r0, [r7, #4]
    LCD_Cache_Clear(ssd1315);
 8000d00:	6878      	ldr	r0, [r7, #4]
 8000d02:	f000 f807 	bl	8000d14 <LCD_Cache_Clear>
    LCD_Update(ssd1315);
 8000d06:	6878      	ldr	r0, [r7, #4]
 8000d08:	f000 f82b 	bl	8000d62 <LCD_Update>
}
 8000d0c:	bf00      	nop
 8000d0e:	3708      	adds	r7, #8
 8000d10:	46bd      	mov	sp, r7
 8000d12:	bd80      	pop	{r7, pc}

08000d14 <LCD_Cache_Clear>:

void LCD_Cache_Clear(SSD1315Struct *ssd1315) {
 8000d14:	b480      	push	{r7}
 8000d16:	b085      	sub	sp, #20
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	6078      	str	r0, [r7, #4]
    uint8_t page, column;
    for (page=0; page<LCD_NUM_PAGES; page++) {
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	73fb      	strb	r3, [r7, #15]
 8000d20:	e015      	b.n	8000d4e <LCD_Cache_Clear+0x3a>
       for (column=0; column<LCD_WIDTH; column++) {
 8000d22:	2300      	movs	r3, #0
 8000d24:	73bb      	strb	r3, [r7, #14]
 8000d26:	e00b      	b.n	8000d40 <LCD_Cache_Clear+0x2c>
    	   ssd1315->LCD_Cache[page][column] = 0x00;
 8000d28:	7bfa      	ldrb	r2, [r7, #15]
 8000d2a:	7bbb      	ldrb	r3, [r7, #14]
 8000d2c:	6879      	ldr	r1, [r7, #4]
 8000d2e:	01d2      	lsls	r2, r2, #7
 8000d30:	440a      	add	r2, r1
 8000d32:	4413      	add	r3, r2
 8000d34:	3305      	adds	r3, #5
 8000d36:	2200      	movs	r2, #0
 8000d38:	701a      	strb	r2, [r3, #0]
       for (column=0; column<LCD_WIDTH; column++) {
 8000d3a:	7bbb      	ldrb	r3, [r7, #14]
 8000d3c:	3301      	adds	r3, #1
 8000d3e:	73bb      	strb	r3, [r7, #14]
 8000d40:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	daef      	bge.n	8000d28 <LCD_Cache_Clear+0x14>
    for (page=0; page<LCD_NUM_PAGES; page++) {
 8000d48:	7bfb      	ldrb	r3, [r7, #15]
 8000d4a:	3301      	adds	r3, #1
 8000d4c:	73fb      	strb	r3, [r7, #15]
 8000d4e:	7bfb      	ldrb	r3, [r7, #15]
 8000d50:	2b07      	cmp	r3, #7
 8000d52:	d9e6      	bls.n	8000d22 <LCD_Cache_Clear+0xe>
        }
    }
}
 8000d54:	bf00      	nop
 8000d56:	bf00      	nop
 8000d58:	3714      	adds	r7, #20
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d60:	4770      	bx	lr

08000d62 <LCD_Update>:

void LCD_Update(SSD1315Struct *ssd1315) {
 8000d62:	b580      	push	{r7, lr}
 8000d64:	b082      	sub	sp, #8
 8000d66:	af00      	add	r7, sp, #0
 8000d68:	6078      	str	r0, [r7, #4]
    oled_send_cmd(ssd1315, OLED_SET_COL_ADDR);
 8000d6a:	2121      	movs	r1, #33	@ 0x21
 8000d6c:	6878      	ldr	r0, [r7, #4]
 8000d6e:	f7ff fed1 	bl	8000b14 <oled_send_cmd>
    oled_send_cmd(ssd1315, 0);
 8000d72:	2100      	movs	r1, #0
 8000d74:	6878      	ldr	r0, [r7, #4]
 8000d76:	f7ff fecd 	bl	8000b14 <oled_send_cmd>
    oled_send_cmd(ssd1315, LCD_WIDTH-1);
 8000d7a:	217f      	movs	r1, #127	@ 0x7f
 8000d7c:	6878      	ldr	r0, [r7, #4]
 8000d7e:	f7ff fec9 	bl	8000b14 <oled_send_cmd>

    oled_send_cmd(ssd1315, OLED_SET_PAGE_ADDR);
 8000d82:	2122      	movs	r1, #34	@ 0x22
 8000d84:	6878      	ldr	r0, [r7, #4]
 8000d86:	f7ff fec5 	bl	8000b14 <oled_send_cmd>
    oled_send_cmd(ssd1315, 0);
 8000d8a:	2100      	movs	r1, #0
 8000d8c:	6878      	ldr	r0, [r7, #4]
 8000d8e:	f7ff fec1 	bl	8000b14 <oled_send_cmd>
    oled_send_cmd(ssd1315, LCD_NUM_PAGES-1);
 8000d92:	2107      	movs	r1, #7
 8000d94:	6878      	ldr	r0, [r7, #4]
 8000d96:	f7ff febd 	bl	8000b14 <oled_send_cmd>

    oled_send_buf(ssd1315, (uint8_t *)ssd1315->LCD_Cache, LCD_CACHE_SIZE);
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	3305      	adds	r3, #5
 8000d9e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000da2:	4619      	mov	r1, r3
 8000da4:	6878      	ldr	r0, [r7, #4]
 8000da6:	f7ff fed3 	bl	8000b50 <oled_send_buf>
}
 8000daa:	bf00      	nop
 8000dac:	3708      	adds	r7, #8
 8000dae:	46bd      	mov	sp, r7
 8000db0:	bd80      	pop	{r7, pc}

08000db2 <LCD_DrawPixel>:

//------------------------------

// Draw Pixel
void LCD_DrawPixel (SSD1315Struct *ssd1315, uint8_t x, uint8_t y, uint8_t color) {
 8000db2:	b480      	push	{r7}
 8000db4:	b085      	sub	sp, #20
 8000db6:	af00      	add	r7, sp, #0
 8000db8:	6078      	str	r0, [r7, #4]
 8000dba:	4608      	mov	r0, r1
 8000dbc:	4611      	mov	r1, r2
 8000dbe:	461a      	mov	r2, r3
 8000dc0:	4603      	mov	r3, r0
 8000dc2:	70fb      	strb	r3, [r7, #3]
 8000dc4:	460b      	mov	r3, r1
 8000dc6:	70bb      	strb	r3, [r7, #2]
 8000dc8:	4613      	mov	r3, r2
 8000dca:	707b      	strb	r3, [r7, #1]
	uint8_t temp = 0;
 8000dcc:	2300      	movs	r3, #0
 8000dce:	73fb      	strb	r3, [r7, #15]
	uint8_t p = 0;
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	73bb      	strb	r3, [r7, #14]

	// Out of range
	if ((x >= LCD_WIDTH) || (y >= LCD_HEIGHT)) {
 8000dd4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	db49      	blt.n	8000e70 <LCD_DrawPixel+0xbe>
 8000ddc:	78bb      	ldrb	r3, [r7, #2]
 8000dde:	2b3f      	cmp	r3, #63	@ 0x3f
 8000de0:	d846      	bhi.n	8000e70 <LCD_DrawPixel+0xbe>
		return;
    }

	p = y/8;
 8000de2:	78bb      	ldrb	r3, [r7, #2]
 8000de4:	08db      	lsrs	r3, r3, #3
 8000de6:	73bb      	strb	r3, [r7, #14]

	temp = ssd1315->LCD_Cache[p][x];
 8000de8:	7bba      	ldrb	r2, [r7, #14]
 8000dea:	78fb      	ldrb	r3, [r7, #3]
 8000dec:	6879      	ldr	r1, [r7, #4]
 8000dee:	01d2      	lsls	r2, r2, #7
 8000df0:	440a      	add	r2, r1
 8000df2:	4413      	add	r3, r2
 8000df4:	3305      	adds	r3, #5
 8000df6:	781b      	ldrb	r3, [r3, #0]
 8000df8:	73fb      	strb	r3, [r7, #15]

	if (color == PIXEL_INVERT) {
 8000dfa:	787b      	ldrb	r3, [r7, #1]
 8000dfc:	2bff      	cmp	r3, #255	@ 0xff
 8000dfe:	d10d      	bne.n	8000e1c <LCD_DrawPixel+0x6a>
		temp ^= (0x01<<(y-p*8));
 8000e00:	78ba      	ldrb	r2, [r7, #2]
 8000e02:	7bbb      	ldrb	r3, [r7, #14]
 8000e04:	00db      	lsls	r3, r3, #3
 8000e06:	1ad3      	subs	r3, r2, r3
 8000e08:	2201      	movs	r2, #1
 8000e0a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e0e:	b25a      	sxtb	r2, r3
 8000e10:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e14:	4053      	eors	r3, r2
 8000e16:	b25b      	sxtb	r3, r3
 8000e18:	73fb      	strb	r3, [r7, #15]
 8000e1a:	e01f      	b.n	8000e5c <LCD_DrawPixel+0xaa>
	} else {
		if (color == PIXEL_ON) {
 8000e1c:	787b      	ldrb	r3, [r7, #1]
 8000e1e:	2b01      	cmp	r3, #1
 8000e20:	d10d      	bne.n	8000e3e <LCD_DrawPixel+0x8c>
            temp |= (0x01<<(y-p*8));
 8000e22:	78ba      	ldrb	r2, [r7, #2]
 8000e24:	7bbb      	ldrb	r3, [r7, #14]
 8000e26:	00db      	lsls	r3, r3, #3
 8000e28:	1ad3      	subs	r3, r2, r3
 8000e2a:	2201      	movs	r2, #1
 8000e2c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e30:	b25a      	sxtb	r2, r3
 8000e32:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e36:	4313      	orrs	r3, r2
 8000e38:	b25b      	sxtb	r3, r3
 8000e3a:	73fb      	strb	r3, [r7, #15]
 8000e3c:	e00e      	b.n	8000e5c <LCD_DrawPixel+0xaa>
        } else {
            temp &=~(0x01<<(y-p*8));
 8000e3e:	78ba      	ldrb	r2, [r7, #2]
 8000e40:	7bbb      	ldrb	r3, [r7, #14]
 8000e42:	00db      	lsls	r3, r3, #3
 8000e44:	1ad3      	subs	r3, r2, r3
 8000e46:	2201      	movs	r2, #1
 8000e48:	fa02 f303 	lsl.w	r3, r2, r3
 8000e4c:	b25b      	sxtb	r3, r3
 8000e4e:	43db      	mvns	r3, r3
 8000e50:	b25a      	sxtb	r2, r3
 8000e52:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e56:	4013      	ands	r3, r2
 8000e58:	b25b      	sxtb	r3, r3
 8000e5a:	73fb      	strb	r3, [r7, #15]
        }
	}

	ssd1315->LCD_Cache[p][x] = temp;
 8000e5c:	7bba      	ldrb	r2, [r7, #14]
 8000e5e:	78fb      	ldrb	r3, [r7, #3]
 8000e60:	6879      	ldr	r1, [r7, #4]
 8000e62:	01d2      	lsls	r2, r2, #7
 8000e64:	440a      	add	r2, r1
 8000e66:	4413      	add	r3, r2
 8000e68:	3305      	adds	r3, #5
 8000e6a:	7bfa      	ldrb	r2, [r7, #15]
 8000e6c:	701a      	strb	r2, [r3, #0]
 8000e6e:	e000      	b.n	8000e72 <LCD_DrawPixel+0xc0>
		return;
 8000e70:	bf00      	nop
}
 8000e72:	3714      	adds	r7, #20
 8000e74:	46bd      	mov	sp, r7
 8000e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e7a:	4770      	bx	lr

08000e7c <LCD_DrawLine>:

// Draw line
void LCD_DrawLine(SSD1315Struct *ssd1315, uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, const uint8_t color) {
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b088      	sub	sp, #32
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	6078      	str	r0, [r7, #4]
 8000e84:	4608      	mov	r0, r1
 8000e86:	4611      	mov	r1, r2
 8000e88:	461a      	mov	r2, r3
 8000e8a:	4603      	mov	r3, r0
 8000e8c:	70fb      	strb	r3, [r7, #3]
 8000e8e:	460b      	mov	r3, r1
 8000e90:	70bb      	strb	r3, [r7, #2]
 8000e92:	4613      	mov	r3, r2
 8000e94:	707b      	strb	r3, [r7, #1]

    // dy   y2 - y1
    // -- = -------
    // dx   x2 - x1

    dy = y2 - y1;
 8000e96:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8000e9a:	78bb      	ldrb	r3, [r7, #2]
 8000e9c:	1ad3      	subs	r3, r2, r3
 8000e9e:	61bb      	str	r3, [r7, #24]
    dx = x2 - x1;
 8000ea0:	787a      	ldrb	r2, [r7, #1]
 8000ea2:	78fb      	ldrb	r3, [r7, #3]
 8000ea4:	1ad3      	subs	r3, r2, r3
 8000ea6:	61fb      	str	r3, [r7, #28]

    if (dy < 0)
 8000ea8:	69bb      	ldr	r3, [r7, #24]
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	da06      	bge.n	8000ebc <LCD_DrawLine+0x40>
    {
        dy    = -dy;
 8000eae:	69bb      	ldr	r3, [r7, #24]
 8000eb0:	425b      	negs	r3, r3
 8000eb2:	61bb      	str	r3, [r7, #24]
        stepy = -1;
 8000eb4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000eb8:	613b      	str	r3, [r7, #16]
 8000eba:	e001      	b.n	8000ec0 <LCD_DrawLine+0x44>
    }
    else
    {
        stepy = 1;
 8000ebc:	2301      	movs	r3, #1
 8000ebe:	613b      	str	r3, [r7, #16]
    }

    if (dx < 0)
 8000ec0:	69fb      	ldr	r3, [r7, #28]
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	da06      	bge.n	8000ed4 <LCD_DrawLine+0x58>
    {
        dx    = -dx;
 8000ec6:	69fb      	ldr	r3, [r7, #28]
 8000ec8:	425b      	negs	r3, r3
 8000eca:	61fb      	str	r3, [r7, #28]
        stepx = -1;
 8000ecc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000ed0:	617b      	str	r3, [r7, #20]
 8000ed2:	e001      	b.n	8000ed8 <LCD_DrawLine+0x5c>
    }
    else
    {
        stepx = 1;
 8000ed4:	2301      	movs	r3, #1
 8000ed6:	617b      	str	r3, [r7, #20]
    }

    dx <<= 1;
 8000ed8:	69fb      	ldr	r3, [r7, #28]
 8000eda:	005b      	lsls	r3, r3, #1
 8000edc:	61fb      	str	r3, [r7, #28]
    dy <<= 1;
 8000ede:	69bb      	ldr	r3, [r7, #24]
 8000ee0:	005b      	lsls	r3, r3, #1
 8000ee2:	61bb      	str	r3, [r7, #24]

    // Draw start point
    LCD_DrawPixel(ssd1315, x1, y1, color);
 8000ee4:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8000ee8:	78ba      	ldrb	r2, [r7, #2]
 8000eea:	78f9      	ldrb	r1, [r7, #3]
 8000eec:	6878      	ldr	r0, [r7, #4]
 8000eee:	f7ff ff60 	bl	8000db2 <LCD_DrawPixel>

    // Draw next points
    if (dx > dy)
 8000ef2:	69fa      	ldr	r2, [r7, #28]
 8000ef4:	69bb      	ldr	r3, [r7, #24]
 8000ef6:	429a      	cmp	r2, r3
 8000ef8:	dd26      	ble.n	8000f48 <LCD_DrawLine+0xcc>
    {
        fraction = dy - ( dx >> 1);
 8000efa:	69fb      	ldr	r3, [r7, #28]
 8000efc:	105b      	asrs	r3, r3, #1
 8000efe:	69ba      	ldr	r2, [r7, #24]
 8000f00:	1ad3      	subs	r3, r2, r3
 8000f02:	60fb      	str	r3, [r7, #12]
        while (x1 != x2)
 8000f04:	e01b      	b.n	8000f3e <LCD_DrawLine+0xc2>
        {
            if (fraction >= 0)
 8000f06:	68fb      	ldr	r3, [r7, #12]
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	db08      	blt.n	8000f1e <LCD_DrawLine+0xa2>
            {
                y1 += stepy;
 8000f0c:	693b      	ldr	r3, [r7, #16]
 8000f0e:	b2da      	uxtb	r2, r3
 8000f10:	78bb      	ldrb	r3, [r7, #2]
 8000f12:	4413      	add	r3, r2
 8000f14:	70bb      	strb	r3, [r7, #2]
                fraction -= dx;
 8000f16:	68fa      	ldr	r2, [r7, #12]
 8000f18:	69fb      	ldr	r3, [r7, #28]
 8000f1a:	1ad3      	subs	r3, r2, r3
 8000f1c:	60fb      	str	r3, [r7, #12]
            }
            x1 += stepx;
 8000f1e:	697b      	ldr	r3, [r7, #20]
 8000f20:	b2da      	uxtb	r2, r3
 8000f22:	78fb      	ldrb	r3, [r7, #3]
 8000f24:	4413      	add	r3, r2
 8000f26:	70fb      	strb	r3, [r7, #3]
            fraction += dy;
 8000f28:	68fa      	ldr	r2, [r7, #12]
 8000f2a:	69bb      	ldr	r3, [r7, #24]
 8000f2c:	4413      	add	r3, r2
 8000f2e:	60fb      	str	r3, [r7, #12]

            LCD_DrawPixel(ssd1315, x1, y1, color);
 8000f30:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8000f34:	78ba      	ldrb	r2, [r7, #2]
 8000f36:	78f9      	ldrb	r1, [r7, #3]
 8000f38:	6878      	ldr	r0, [r7, #4]
 8000f3a:	f7ff ff3a 	bl	8000db2 <LCD_DrawPixel>
        while (x1 != x2)
 8000f3e:	78fa      	ldrb	r2, [r7, #3]
 8000f40:	787b      	ldrb	r3, [r7, #1]
 8000f42:	429a      	cmp	r2, r3
 8000f44:	d1df      	bne.n	8000f06 <LCD_DrawLine+0x8a>
            fraction += dx;

           LCD_DrawPixel(ssd1315, x1, y1, color);
        }
    }
}
 8000f46:	e026      	b.n	8000f96 <LCD_DrawLine+0x11a>
        fraction = dx - ( dy >> 1);
 8000f48:	69bb      	ldr	r3, [r7, #24]
 8000f4a:	105b      	asrs	r3, r3, #1
 8000f4c:	69fa      	ldr	r2, [r7, #28]
 8000f4e:	1ad3      	subs	r3, r2, r3
 8000f50:	60fb      	str	r3, [r7, #12]
        while (y1 != y2)
 8000f52:	e01b      	b.n	8000f8c <LCD_DrawLine+0x110>
            if (fraction >= 0)
 8000f54:	68fb      	ldr	r3, [r7, #12]
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	db08      	blt.n	8000f6c <LCD_DrawLine+0xf0>
                x1 += stepx;
 8000f5a:	697b      	ldr	r3, [r7, #20]
 8000f5c:	b2da      	uxtb	r2, r3
 8000f5e:	78fb      	ldrb	r3, [r7, #3]
 8000f60:	4413      	add	r3, r2
 8000f62:	70fb      	strb	r3, [r7, #3]
                fraction -= dy;
 8000f64:	68fa      	ldr	r2, [r7, #12]
 8000f66:	69bb      	ldr	r3, [r7, #24]
 8000f68:	1ad3      	subs	r3, r2, r3
 8000f6a:	60fb      	str	r3, [r7, #12]
            y1 += stepy;
 8000f6c:	693b      	ldr	r3, [r7, #16]
 8000f6e:	b2da      	uxtb	r2, r3
 8000f70:	78bb      	ldrb	r3, [r7, #2]
 8000f72:	4413      	add	r3, r2
 8000f74:	70bb      	strb	r3, [r7, #2]
            fraction += dx;
 8000f76:	68fa      	ldr	r2, [r7, #12]
 8000f78:	69fb      	ldr	r3, [r7, #28]
 8000f7a:	4413      	add	r3, r2
 8000f7c:	60fb      	str	r3, [r7, #12]
           LCD_DrawPixel(ssd1315, x1, y1, color);
 8000f7e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8000f82:	78ba      	ldrb	r2, [r7, #2]
 8000f84:	78f9      	ldrb	r1, [r7, #3]
 8000f86:	6878      	ldr	r0, [r7, #4]
 8000f88:	f7ff ff13 	bl	8000db2 <LCD_DrawPixel>
        while (y1 != y2)
 8000f8c:	78ba      	ldrb	r2, [r7, #2]
 8000f8e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8000f92:	429a      	cmp	r2, r3
 8000f94:	d1de      	bne.n	8000f54 <LCD_DrawLine+0xd8>
}
 8000f96:	bf00      	nop
 8000f98:	3720      	adds	r7, #32
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	bd80      	pop	{r7, pc}

08000f9e <LCD_DrawCircle>:


// Draw Circle
void LCD_DrawCircle(SSD1315Struct *ssd1315, uint8_t x, uint8_t y, uint8_t radius, uint8_t color) {
 8000f9e:	b580      	push	{r7, lr}
 8000fa0:	b084      	sub	sp, #16
 8000fa2:	af00      	add	r7, sp, #0
 8000fa4:	6078      	str	r0, [r7, #4]
 8000fa6:	4608      	mov	r0, r1
 8000fa8:	4611      	mov	r1, r2
 8000faa:	461a      	mov	r2, r3
 8000fac:	4603      	mov	r3, r0
 8000fae:	70fb      	strb	r3, [r7, #3]
 8000fb0:	460b      	mov	r3, r1
 8000fb2:	70bb      	strb	r3, [r7, #2]
 8000fb4:	4613      	mov	r3, r2
 8000fb6:	707b      	strb	r3, [r7, #1]
    int8_t xc = 0;
 8000fb8:	2300      	movs	r3, #0
 8000fba:	73fb      	strb	r3, [r7, #15]
    int8_t yc = 0;
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	73bb      	strb	r3, [r7, #14]
    int8_t p = 0;
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	737b      	strb	r3, [r7, #13]

    // Out of range
	if ((x >= LCD_WIDTH) || (y >= LCD_HEIGHT)) {
 8000fc4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	f2c0 809f 	blt.w	800110c <LCD_DrawCircle+0x16e>
 8000fce:	78bb      	ldrb	r3, [r7, #2]
 8000fd0:	2b3f      	cmp	r3, #63	@ 0x3f
 8000fd2:	f200 809b 	bhi.w	800110c <LCD_DrawCircle+0x16e>
		return;
    }

    yc = radius;
 8000fd6:	787b      	ldrb	r3, [r7, #1]
 8000fd8:	73bb      	strb	r3, [r7, #14]
    p = 3 - (radius<<1);
 8000fda:	787b      	ldrb	r3, [r7, #1]
 8000fdc:	005b      	lsls	r3, r3, #1
 8000fde:	b2db      	uxtb	r3, r3
 8000fe0:	f1c3 0303 	rsb	r3, r3, #3
 8000fe4:	b2db      	uxtb	r3, r3
 8000fe6:	737b      	strb	r3, [r7, #13]
    while (xc <= yc)
 8000fe8:	e088      	b.n	80010fc <LCD_DrawCircle+0x15e>
    {
        LCD_DrawPixel(ssd1315, x + xc, y + yc, color);
 8000fea:	7bfa      	ldrb	r2, [r7, #15]
 8000fec:	78fb      	ldrb	r3, [r7, #3]
 8000fee:	4413      	add	r3, r2
 8000ff0:	b2d9      	uxtb	r1, r3
 8000ff2:	7bba      	ldrb	r2, [r7, #14]
 8000ff4:	78bb      	ldrb	r3, [r7, #2]
 8000ff6:	4413      	add	r3, r2
 8000ff8:	b2da      	uxtb	r2, r3
 8000ffa:	7e3b      	ldrb	r3, [r7, #24]
 8000ffc:	6878      	ldr	r0, [r7, #4]
 8000ffe:	f7ff fed8 	bl	8000db2 <LCD_DrawPixel>
        LCD_DrawPixel(ssd1315, x + xc, y - yc, color);
 8001002:	7bfa      	ldrb	r2, [r7, #15]
 8001004:	78fb      	ldrb	r3, [r7, #3]
 8001006:	4413      	add	r3, r2
 8001008:	b2d9      	uxtb	r1, r3
 800100a:	7bbb      	ldrb	r3, [r7, #14]
 800100c:	78ba      	ldrb	r2, [r7, #2]
 800100e:	1ad3      	subs	r3, r2, r3
 8001010:	b2da      	uxtb	r2, r3
 8001012:	7e3b      	ldrb	r3, [r7, #24]
 8001014:	6878      	ldr	r0, [r7, #4]
 8001016:	f7ff fecc 	bl	8000db2 <LCD_DrawPixel>
        LCD_DrawPixel(ssd1315, x - xc, y + yc, color);
 800101a:	7bfb      	ldrb	r3, [r7, #15]
 800101c:	78fa      	ldrb	r2, [r7, #3]
 800101e:	1ad3      	subs	r3, r2, r3
 8001020:	b2d9      	uxtb	r1, r3
 8001022:	7bba      	ldrb	r2, [r7, #14]
 8001024:	78bb      	ldrb	r3, [r7, #2]
 8001026:	4413      	add	r3, r2
 8001028:	b2da      	uxtb	r2, r3
 800102a:	7e3b      	ldrb	r3, [r7, #24]
 800102c:	6878      	ldr	r0, [r7, #4]
 800102e:	f7ff fec0 	bl	8000db2 <LCD_DrawPixel>
        LCD_DrawPixel(ssd1315, x - xc, y - yc, color);
 8001032:	7bfb      	ldrb	r3, [r7, #15]
 8001034:	78fa      	ldrb	r2, [r7, #3]
 8001036:	1ad3      	subs	r3, r2, r3
 8001038:	b2d9      	uxtb	r1, r3
 800103a:	7bbb      	ldrb	r3, [r7, #14]
 800103c:	78ba      	ldrb	r2, [r7, #2]
 800103e:	1ad3      	subs	r3, r2, r3
 8001040:	b2da      	uxtb	r2, r3
 8001042:	7e3b      	ldrb	r3, [r7, #24]
 8001044:	6878      	ldr	r0, [r7, #4]
 8001046:	f7ff feb4 	bl	8000db2 <LCD_DrawPixel>
        LCD_DrawPixel(ssd1315, x + yc, y + xc, color);
 800104a:	7bba      	ldrb	r2, [r7, #14]
 800104c:	78fb      	ldrb	r3, [r7, #3]
 800104e:	4413      	add	r3, r2
 8001050:	b2d9      	uxtb	r1, r3
 8001052:	7bfa      	ldrb	r2, [r7, #15]
 8001054:	78bb      	ldrb	r3, [r7, #2]
 8001056:	4413      	add	r3, r2
 8001058:	b2da      	uxtb	r2, r3
 800105a:	7e3b      	ldrb	r3, [r7, #24]
 800105c:	6878      	ldr	r0, [r7, #4]
 800105e:	f7ff fea8 	bl	8000db2 <LCD_DrawPixel>
        LCD_DrawPixel(ssd1315, x + yc, y - xc, color);
 8001062:	7bba      	ldrb	r2, [r7, #14]
 8001064:	78fb      	ldrb	r3, [r7, #3]
 8001066:	4413      	add	r3, r2
 8001068:	b2d9      	uxtb	r1, r3
 800106a:	7bfb      	ldrb	r3, [r7, #15]
 800106c:	78ba      	ldrb	r2, [r7, #2]
 800106e:	1ad3      	subs	r3, r2, r3
 8001070:	b2da      	uxtb	r2, r3
 8001072:	7e3b      	ldrb	r3, [r7, #24]
 8001074:	6878      	ldr	r0, [r7, #4]
 8001076:	f7ff fe9c 	bl	8000db2 <LCD_DrawPixel>
        LCD_DrawPixel(ssd1315, x - yc, y + xc, color);
 800107a:	7bbb      	ldrb	r3, [r7, #14]
 800107c:	78fa      	ldrb	r2, [r7, #3]
 800107e:	1ad3      	subs	r3, r2, r3
 8001080:	b2d9      	uxtb	r1, r3
 8001082:	7bfa      	ldrb	r2, [r7, #15]
 8001084:	78bb      	ldrb	r3, [r7, #2]
 8001086:	4413      	add	r3, r2
 8001088:	b2da      	uxtb	r2, r3
 800108a:	7e3b      	ldrb	r3, [r7, #24]
 800108c:	6878      	ldr	r0, [r7, #4]
 800108e:	f7ff fe90 	bl	8000db2 <LCD_DrawPixel>
        LCD_DrawPixel(ssd1315, x - yc, y - xc, color);
 8001092:	7bbb      	ldrb	r3, [r7, #14]
 8001094:	78fa      	ldrb	r2, [r7, #3]
 8001096:	1ad3      	subs	r3, r2, r3
 8001098:	b2d9      	uxtb	r1, r3
 800109a:	7bfb      	ldrb	r3, [r7, #15]
 800109c:	78ba      	ldrb	r2, [r7, #2]
 800109e:	1ad3      	subs	r3, r2, r3
 80010a0:	b2da      	uxtb	r2, r3
 80010a2:	7e3b      	ldrb	r3, [r7, #24]
 80010a4:	6878      	ldr	r0, [r7, #4]
 80010a6:	f7ff fe84 	bl	8000db2 <LCD_DrawPixel>
        if (p < 0){
 80010aa:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	da0e      	bge.n	80010d0 <LCD_DrawCircle+0x132>
             p += (xc++ << 2) + 6;
 80010b2:	f997 200f 	ldrsb.w	r2, [r7, #15]
 80010b6:	b2d3      	uxtb	r3, r2
 80010b8:	3301      	adds	r3, #1
 80010ba:	b2db      	uxtb	r3, r3
 80010bc:	73fb      	strb	r3, [r7, #15]
 80010be:	4613      	mov	r3, r2
 80010c0:	009b      	lsls	r3, r3, #2
 80010c2:	3306      	adds	r3, #6
 80010c4:	b2da      	uxtb	r2, r3
 80010c6:	7b7b      	ldrb	r3, [r7, #13]
 80010c8:	4413      	add	r3, r2
 80010ca:	b2db      	uxtb	r3, r3
 80010cc:	737b      	strb	r3, [r7, #13]
 80010ce:	e015      	b.n	80010fc <LCD_DrawCircle+0x15e>
        } else {
            p += ((xc++ - yc--)<<2) + 10;
 80010d0:	f997 200f 	ldrsb.w	r2, [r7, #15]
 80010d4:	b2d3      	uxtb	r3, r2
 80010d6:	3301      	adds	r3, #1
 80010d8:	b2db      	uxtb	r3, r3
 80010da:	73fb      	strb	r3, [r7, #15]
 80010dc:	4611      	mov	r1, r2
 80010de:	f997 200e 	ldrsb.w	r2, [r7, #14]
 80010e2:	b2d3      	uxtb	r3, r2
 80010e4:	3b01      	subs	r3, #1
 80010e6:	b2db      	uxtb	r3, r3
 80010e8:	73bb      	strb	r3, [r7, #14]
 80010ea:	4613      	mov	r3, r2
 80010ec:	1acb      	subs	r3, r1, r3
 80010ee:	009b      	lsls	r3, r3, #2
 80010f0:	330a      	adds	r3, #10
 80010f2:	b2da      	uxtb	r2, r3
 80010f4:	7b7b      	ldrb	r3, [r7, #13]
 80010f6:	4413      	add	r3, r2
 80010f8:	b2db      	uxtb	r3, r3
 80010fa:	737b      	strb	r3, [r7, #13]
    while (xc <= yc)
 80010fc:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8001100:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001104:	429a      	cmp	r2, r3
 8001106:	f77f af70 	ble.w	8000fea <LCD_DrawCircle+0x4c>
 800110a:	e000      	b.n	800110e <LCD_DrawCircle+0x170>
		return;
 800110c:	bf00      	nop
        }
    }
}
 800110e:	3710      	adds	r7, #16
 8001110:	46bd      	mov	sp, r7
 8001112:	bd80      	pop	{r7, pc}

08001114 <LCD_DrawRect>:

// Draw Rect
void LCD_DrawRect(SSD1315Struct *ssd1315, uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, uint8_t color) {
 8001114:	b580      	push	{r7, lr}
 8001116:	b084      	sub	sp, #16
 8001118:	af00      	add	r7, sp, #0
 800111a:	6078      	str	r0, [r7, #4]
 800111c:	4608      	mov	r0, r1
 800111e:	4611      	mov	r1, r2
 8001120:	461a      	mov	r2, r3
 8001122:	4603      	mov	r3, r0
 8001124:	70fb      	strb	r3, [r7, #3]
 8001126:	460b      	mov	r3, r1
 8001128:	70bb      	strb	r3, [r7, #2]
 800112a:	4613      	mov	r3, r2
 800112c:	707b      	strb	r3, [r7, #1]
    uint8_t tmpIdx;

    // Out of range
    if ((x1 >= LCD_WIDTH) || (x2 >= LCD_WIDTH) || (y1 >= LCD_HEIGHT) || (y2 >= LCD_HEIGHT)) {
 800112e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001132:	2b00      	cmp	r3, #0
 8001134:	db3e      	blt.n	80011b4 <LCD_DrawRect+0xa0>
 8001136:	f997 3001 	ldrsb.w	r3, [r7, #1]
 800113a:	2b00      	cmp	r3, #0
 800113c:	db3a      	blt.n	80011b4 <LCD_DrawRect+0xa0>
 800113e:	78bb      	ldrb	r3, [r7, #2]
 8001140:	2b3f      	cmp	r3, #63	@ 0x3f
 8001142:	d837      	bhi.n	80011b4 <LCD_DrawRect+0xa0>
 8001144:	7e3b      	ldrb	r3, [r7, #24]
 8001146:	2b3f      	cmp	r3, #63	@ 0x3f
 8001148:	d834      	bhi.n	80011b4 <LCD_DrawRect+0xa0>
        return;
    }

    if ((x2 > x1) && (y2 > y1))
 800114a:	787a      	ldrb	r2, [r7, #1]
 800114c:	78fb      	ldrb	r3, [r7, #3]
 800114e:	429a      	cmp	r2, r3
 8001150:	d931      	bls.n	80011b6 <LCD_DrawRect+0xa2>
 8001152:	7e3a      	ldrb	r2, [r7, #24]
 8001154:	78bb      	ldrb	r3, [r7, #2]
 8001156:	429a      	cmp	r2, r3
 8001158:	d92d      	bls.n	80011b6 <LCD_DrawRect+0xa2>
    {
        // Draw horizontal lines
        for (tmpIdx = x1; tmpIdx <= x2; tmpIdx++)
 800115a:	78fb      	ldrb	r3, [r7, #3]
 800115c:	73fb      	strb	r3, [r7, #15]
 800115e:	e00e      	b.n	800117e <LCD_DrawRect+0x6a>
        {
            LCD_DrawPixel(ssd1315, tmpIdx, y1, color);
 8001160:	7f3b      	ldrb	r3, [r7, #28]
 8001162:	78ba      	ldrb	r2, [r7, #2]
 8001164:	7bf9      	ldrb	r1, [r7, #15]
 8001166:	6878      	ldr	r0, [r7, #4]
 8001168:	f7ff fe23 	bl	8000db2 <LCD_DrawPixel>
            LCD_DrawPixel(ssd1315, tmpIdx, y2, color);
 800116c:	7f3b      	ldrb	r3, [r7, #28]
 800116e:	7e3a      	ldrb	r2, [r7, #24]
 8001170:	7bf9      	ldrb	r1, [r7, #15]
 8001172:	6878      	ldr	r0, [r7, #4]
 8001174:	f7ff fe1d 	bl	8000db2 <LCD_DrawPixel>
        for (tmpIdx = x1; tmpIdx <= x2; tmpIdx++)
 8001178:	7bfb      	ldrb	r3, [r7, #15]
 800117a:	3301      	adds	r3, #1
 800117c:	73fb      	strb	r3, [r7, #15]
 800117e:	7bfa      	ldrb	r2, [r7, #15]
 8001180:	787b      	ldrb	r3, [r7, #1]
 8001182:	429a      	cmp	r2, r3
 8001184:	d9ec      	bls.n	8001160 <LCD_DrawRect+0x4c>
        }

        // Draw vertical lines
        for (tmpIdx = y1; tmpIdx <= y2; tmpIdx++)
 8001186:	78bb      	ldrb	r3, [r7, #2]
 8001188:	73fb      	strb	r3, [r7, #15]
 800118a:	e00e      	b.n	80011aa <LCD_DrawRect+0x96>
        {
            LCD_DrawPixel(ssd1315, x1, tmpIdx, color);
 800118c:	7f3b      	ldrb	r3, [r7, #28]
 800118e:	7bfa      	ldrb	r2, [r7, #15]
 8001190:	78f9      	ldrb	r1, [r7, #3]
 8001192:	6878      	ldr	r0, [r7, #4]
 8001194:	f7ff fe0d 	bl	8000db2 <LCD_DrawPixel>
            LCD_DrawPixel(ssd1315, x2, tmpIdx, color);
 8001198:	7f3b      	ldrb	r3, [r7, #28]
 800119a:	7bfa      	ldrb	r2, [r7, #15]
 800119c:	7879      	ldrb	r1, [r7, #1]
 800119e:	6878      	ldr	r0, [r7, #4]
 80011a0:	f7ff fe07 	bl	8000db2 <LCD_DrawPixel>
        for (tmpIdx = y1; tmpIdx <= y2; tmpIdx++)
 80011a4:	7bfb      	ldrb	r3, [r7, #15]
 80011a6:	3301      	adds	r3, #1
 80011a8:	73fb      	strb	r3, [r7, #15]
 80011aa:	7bfa      	ldrb	r2, [r7, #15]
 80011ac:	7e3b      	ldrb	r3, [r7, #24]
 80011ae:	429a      	cmp	r2, r3
 80011b0:	d9ec      	bls.n	800118c <LCD_DrawRect+0x78>
 80011b2:	e000      	b.n	80011b6 <LCD_DrawRect+0xa2>
        return;
 80011b4:	bf00      	nop
        }
    }
}
 80011b6:	3710      	adds	r7, #16
 80011b8:	46bd      	mov	sp, r7
 80011ba:	bd80      	pop	{r7, pc}

080011bc <LCD_SetTextPos>:

//------------------------
void LCD_SetTextPos(SSD1315Struct *ssd1315, uint8_t x, uint8_t y) {
 80011bc:	b480      	push	{r7}
 80011be:	b083      	sub	sp, #12
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
 80011c4:	460b      	mov	r3, r1
 80011c6:	70fb      	strb	r3, [r7, #3]
 80011c8:	4613      	mov	r3, r2
 80011ca:	70bb      	strb	r3, [r7, #2]
	ssd1315->LCD_Txt_X = x;
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	78fa      	ldrb	r2, [r7, #3]
 80011d0:	f883 2405 	strb.w	r2, [r3, #1029]	@ 0x405
	ssd1315->LCD_Txt_Y = y;
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	78ba      	ldrb	r2, [r7, #2]
 80011d8:	f883 2406 	strb.w	r2, [r3, #1030]	@ 0x406
}
 80011dc:	bf00      	nop
 80011de:	370c      	adds	r7, #12
 80011e0:	46bd      	mov	sp, r7
 80011e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e6:	4770      	bx	lr

080011e8 <LCD_IncPos>:

void LCD_IncPos(SSD1315Struct *ssd1315, uint8_t fontSize) {
 80011e8:	b480      	push	{r7}
 80011ea:	b083      	sub	sp, #12
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
 80011f0:	460b      	mov	r3, r1
 80011f2:	70fb      	strb	r3, [r7, #3]
    ssd1315->LCD_Txt_X += fontSize;
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	f893 2405 	ldrb.w	r2, [r3, #1029]	@ 0x405
 80011fa:	78fb      	ldrb	r3, [r7, #3]
 80011fc:	4413      	add	r3, r2
 80011fe:	b2da      	uxtb	r2, r3
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	f883 2405 	strb.w	r2, [r3, #1029]	@ 0x405
    if ((ssd1315->LCD_Txt_X*6 /*+ fontSize*6*/) > LCD_WIDTH) {
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	f893 3405 	ldrb.w	r3, [r3, #1029]	@ 0x405
 800120c:	461a      	mov	r2, r3
 800120e:	4613      	mov	r3, r2
 8001210:	005b      	lsls	r3, r3, #1
 8001212:	4413      	add	r3, r2
 8001214:	005b      	lsls	r3, r3, #1
 8001216:	2b80      	cmp	r3, #128	@ 0x80
 8001218:	dd16      	ble.n	8001248 <LCD_IncPos+0x60>
        ssd1315->LCD_Txt_X = 0;
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	2200      	movs	r2, #0
 800121e:	f883 2405 	strb.w	r2, [r3, #1029]	@ 0x405
        ssd1315->LCD_Txt_Y += fontSize;
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	f893 2406 	ldrb.w	r2, [r3, #1030]	@ 0x406
 8001228:	78fb      	ldrb	r3, [r7, #3]
 800122a:	4413      	add	r3, r2
 800122c:	b2da      	uxtb	r2, r3
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	f883 2406 	strb.w	r2, [r3, #1030]	@ 0x406
        if ((ssd1315->LCD_Txt_Y*8 /*+ fontSize*8*/) > LCD_HEIGHT) {
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	f893 3406 	ldrb.w	r3, [r3, #1030]	@ 0x406
 800123a:	00db      	lsls	r3, r3, #3
 800123c:	2b40      	cmp	r3, #64	@ 0x40
 800123e:	dd03      	ble.n	8001248 <LCD_IncPos+0x60>
            ssd1315->LCD_Txt_Y = 0;
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	2200      	movs	r2, #0
 8001244:	f883 2406 	strb.w	r2, [r3, #1030]	@ 0x406
        }
    }
}
 8001248:	bf00      	nop
 800124a:	370c      	adds	r7, #12
 800124c:	46bd      	mov	sp, r7
 800124e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001252:	4770      	bx	lr

08001254 <LCD_Chr>:

void LCD_Chr(SSD1315Struct *ssd1315, uint8_t ch, uint8_t fontSize) {
 8001254:	b5b0      	push	{r4, r5, r7, lr}
 8001256:	b084      	sub	sp, #16
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
 800125c:	460b      	mov	r3, r1
 800125e:	70fb      	strb	r3, [r7, #3]
 8001260:	4613      	mov	r3, r2
 8001262:	70bb      	strb	r3, [r7, #2]

	// Out of range
	//if ( (LCD_X + 6*size > LCD_X_RES) || ((LCD_Y + 8*size) > LCD_Y_RES) )
    //	return;

    if ( (ch >= 0x20) && (ch <= 0x7F) )
 8001264:	78fb      	ldrb	r3, [r7, #3]
 8001266:	2b1f      	cmp	r3, #31
 8001268:	d907      	bls.n	800127a <LCD_Chr+0x26>
 800126a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800126e:	2b00      	cmp	r3, #0
 8001270:	db03      	blt.n	800127a <LCD_Chr+0x26>
    {
        // offset in symbols table ASCII[0x20-0x7F]
        ch -= 32;
 8001272:	78fb      	ldrb	r3, [r7, #3]
 8001274:	3b20      	subs	r3, #32
 8001276:	70fb      	strb	r3, [r7, #3]
 8001278:	e065      	b.n	8001346 <LCD_Chr+0xf2>
    }
    else if ( (ch >= 0xA5) && (ch <= 0xBF) ) {
 800127a:	78fb      	ldrb	r3, [r7, #3]
 800127c:	2ba4      	cmp	r3, #164	@ 0xa4
 800127e:	d959      	bls.n	8001334 <LCD_Chr+0xe0>
 8001280:	78fb      	ldrb	r3, [r7, #3]
 8001282:	2bbf      	cmp	r3, #191	@ 0xbf
 8001284:	d856      	bhi.n	8001334 <LCD_Chr+0xe0>
        switch (ch)
 8001286:	78fb      	ldrb	r3, [r7, #3]
 8001288:	3ba5      	subs	r3, #165	@ 0xa5
 800128a:	2b1a      	cmp	r3, #26
 800128c:	d850      	bhi.n	8001330 <LCD_Chr+0xdc>
 800128e:	a201      	add	r2, pc, #4	@ (adr r2, 8001294 <LCD_Chr+0x40>)
 8001290:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001294:	08001301 	.word	0x08001301
 8001298:	08001331 	.word	0x08001331
 800129c:	08001331 	.word	0x08001331
 80012a0:	08001331 	.word	0x08001331
 80012a4:	08001331 	.word	0x08001331
 80012a8:	08001307 	.word	0x08001307
 80012ac:	08001331 	.word	0x08001331
 80012b0:	08001331 	.word	0x08001331
 80012b4:	08001331 	.word	0x08001331
 80012b8:	08001331 	.word	0x08001331
 80012bc:	0800130d 	.word	0x0800130d
 80012c0:	08001331 	.word	0x08001331
 80012c4:	08001331 	.word	0x08001331
 80012c8:	08001313 	.word	0x08001313
 80012cc:	08001319 	.word	0x08001319
 80012d0:	0800131f 	.word	0x0800131f
 80012d4:	08001331 	.word	0x08001331
 80012d8:	08001331 	.word	0x08001331
 80012dc:	08001331 	.word	0x08001331
 80012e0:	08001331 	.word	0x08001331
 80012e4:	08001331 	.word	0x08001331
 80012e8:	08001325 	.word	0x08001325
 80012ec:	08001331 	.word	0x08001331
 80012f0:	08001331 	.word	0x08001331
 80012f4:	08001331 	.word	0x08001331
 80012f8:	08001331 	.word	0x08001331
 80012fc:	0800132b 	.word	0x0800132b
        {
        case 0xA5:
            ch = 96;
 8001300:	2360      	movs	r3, #96	@ 0x60
 8001302:	70fb      	strb	r3, [r7, #3]
            break;
 8001304:	e015      	b.n	8001332 <LCD_Chr+0xde>
        case 0xAA:
            ch = 97;
 8001306:	2361      	movs	r3, #97	@ 0x61
 8001308:	70fb      	strb	r3, [r7, #3]
            break;
 800130a:	e012      	b.n	8001332 <LCD_Chr+0xde>
        case 0xAF:
            ch = 98;
 800130c:	2362      	movs	r3, #98	@ 0x62
 800130e:	70fb      	strb	r3, [r7, #3]
            break;
 8001310:	e00f      	b.n	8001332 <LCD_Chr+0xde>
        case 0xB2:
            ch = 99;
 8001312:	2363      	movs	r3, #99	@ 0x63
 8001314:	70fb      	strb	r3, [r7, #3]
            break;
 8001316:	e00c      	b.n	8001332 <LCD_Chr+0xde>

        case 0xB3:
            ch = 100;
 8001318:	2364      	movs	r3, #100	@ 0x64
 800131a:	70fb      	strb	r3, [r7, #3]
            break;
 800131c:	e009      	b.n	8001332 <LCD_Chr+0xde>
        case 0xB4:
            ch = 101;
 800131e:	2365      	movs	r3, #101	@ 0x65
 8001320:	70fb      	strb	r3, [r7, #3]
            break;
 8001322:	e006      	b.n	8001332 <LCD_Chr+0xde>
        case 0xBA:
            ch = 102;
 8001324:	2366      	movs	r3, #102	@ 0x66
 8001326:	70fb      	strb	r3, [r7, #3]
            break;
 8001328:	e003      	b.n	8001332 <LCD_Chr+0xde>
        case 0xBF:
            ch = 103;
 800132a:	2367      	movs	r3, #103	@ 0x67
 800132c:	70fb      	strb	r3, [r7, #3]
            break;
 800132e:	e000      	b.n	8001332 <LCD_Chr+0xde>

        default:
            break;
 8001330:	bf00      	nop
        switch (ch)
 8001332:	e008      	b.n	8001346 <LCD_Chr+0xf2>
        }
    }
    else if (ch >= 0xC0)
 8001334:	78fb      	ldrb	r3, [r7, #3]
 8001336:	2bbf      	cmp	r3, #191	@ 0xbf
 8001338:	d903      	bls.n	8001342 <LCD_Chr+0xee>
    {
        // offset in symbols table CP1251[0xC0-0xFF] (Cyrillic)
        ch -= 88;
 800133a:	78fb      	ldrb	r3, [r7, #3]
 800133c:	3b58      	subs	r3, #88	@ 0x58
 800133e:	70fb      	strb	r3, [r7, #3]
 8001340:	e001      	b.n	8001346 <LCD_Chr+0xf2>
    }
    else
    {
        // Ignore unknown symbols
        ch = 31;
 8001342:	231f      	movs	r3, #31
 8001344:	70fb      	strb	r3, [r7, #3]
    }

    if (fontSize == 1)
 8001346:	78bb      	ldrb	r3, [r7, #2]
 8001348:	2b01      	cmp	r3, #1
 800134a:	d128      	bne.n	800139e <LCD_Chr+0x14a>
    {
       for (x = 0; x < 5; x++) {
 800134c:	2300      	movs	r3, #0
 800134e:	73fb      	strb	r3, [r7, #15]
 8001350:	e021      	b.n	8001396 <LCD_Chr+0x142>
    	   ssd1315->LCD_Cache[ssd1315->LCD_Txt_Y][ssd1315->LCD_Txt_X*6 + x] = FontLookup[ch][x];
 8001352:	78fa      	ldrb	r2, [r7, #3]
 8001354:	7bf8      	ldrb	r0, [r7, #15]
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	f893 3406 	ldrb.w	r3, [r3, #1030]	@ 0x406
 800135c:	461d      	mov	r5, r3
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	f893 3405 	ldrb.w	r3, [r3, #1029]	@ 0x405
 8001364:	4619      	mov	r1, r3
 8001366:	460b      	mov	r3, r1
 8001368:	005b      	lsls	r3, r3, #1
 800136a:	440b      	add	r3, r1
 800136c:	005b      	lsls	r3, r3, #1
 800136e:	4619      	mov	r1, r3
 8001370:	7bfb      	ldrb	r3, [r7, #15]
 8001372:	4419      	add	r1, r3
 8001374:	4ca8      	ldr	r4, [pc, #672]	@ (8001618 <LCD_Chr+0x3c4>)
 8001376:	4613      	mov	r3, r2
 8001378:	009b      	lsls	r3, r3, #2
 800137a:	4413      	add	r3, r2
 800137c:	4423      	add	r3, r4
 800137e:	4403      	add	r3, r0
 8001380:	7818      	ldrb	r0, [r3, #0]
 8001382:	687a      	ldr	r2, [r7, #4]
 8001384:	01eb      	lsls	r3, r5, #7
 8001386:	4413      	add	r3, r2
 8001388:	440b      	add	r3, r1
 800138a:	3305      	adds	r3, #5
 800138c:	4602      	mov	r2, r0
 800138e:	701a      	strb	r2, [r3, #0]
       for (x = 0; x < 5; x++) {
 8001390:	7bfb      	ldrb	r3, [r7, #15]
 8001392:	3301      	adds	r3, #1
 8001394:	73fb      	strb	r3, [r7, #15]
 8001396:	7bfb      	ldrb	r3, [r7, #15]
 8001398:	2b04      	cmp	r3, #4
 800139a:	d9da      	bls.n	8001352 <LCD_Chr+0xfe>
 800139c:	e1d8      	b.n	8001750 <LCD_Chr+0x4fc>
       }
    }
    else if (fontSize == 2)
 800139e:	78bb      	ldrb	r3, [r7, #2]
 80013a0:	2b02      	cmp	r3, #2
 80013a2:	f040 8105 	bne.w	80015b0 <LCD_Chr+0x35c>
    {
        // The Big numbers defined in BigNumbers array
        // Other symbols will scale
        if ((ch > 15) & (ch < 26)) {
 80013a6:	78fb      	ldrb	r3, [r7, #3]
 80013a8:	2b0f      	cmp	r3, #15
 80013aa:	bf8c      	ite	hi
 80013ac:	2301      	movhi	r3, #1
 80013ae:	2300      	movls	r3, #0
 80013b0:	b2da      	uxtb	r2, r3
 80013b2:	78fb      	ldrb	r3, [r7, #3]
 80013b4:	2b19      	cmp	r3, #25
 80013b6:	bf94      	ite	ls
 80013b8:	2301      	movls	r3, #1
 80013ba:	2300      	movhi	r3, #0
 80013bc:	b2db      	uxtb	r3, r3
 80013be:	4013      	ands	r3, r2
 80013c0:	b2db      	uxtb	r3, r3
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d04e      	beq.n	8001464 <LCD_Chr+0x210>
          ch -= 16;
 80013c6:	78fb      	ldrb	r3, [r7, #3]
 80013c8:	3b10      	subs	r3, #16
 80013ca:	70fb      	strb	r3, [r7, #3]
          for (x = 0; x < 10; x++)
 80013cc:	2300      	movs	r3, #0
 80013ce:	73fb      	strb	r3, [r7, #15]
 80013d0:	e044      	b.n	800145c <LCD_Chr+0x208>
          {
        	  ssd1315->LCD_Cache[ssd1315->LCD_Txt_Y][ssd1315->LCD_Txt_X*6 + x] = BigNumbers[ch][x];
 80013d2:	78fa      	ldrb	r2, [r7, #3]
 80013d4:	7bf8      	ldrb	r0, [r7, #15]
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	f893 3406 	ldrb.w	r3, [r3, #1030]	@ 0x406
 80013dc:	461d      	mov	r5, r3
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	f893 3405 	ldrb.w	r3, [r3, #1029]	@ 0x405
 80013e4:	4619      	mov	r1, r3
 80013e6:	460b      	mov	r3, r1
 80013e8:	005b      	lsls	r3, r3, #1
 80013ea:	440b      	add	r3, r1
 80013ec:	005b      	lsls	r3, r3, #1
 80013ee:	4619      	mov	r1, r3
 80013f0:	7bfb      	ldrb	r3, [r7, #15]
 80013f2:	4419      	add	r1, r3
 80013f4:	4c89      	ldr	r4, [pc, #548]	@ (800161c <LCD_Chr+0x3c8>)
 80013f6:	4613      	mov	r3, r2
 80013f8:	009b      	lsls	r3, r3, #2
 80013fa:	4413      	add	r3, r2
 80013fc:	009b      	lsls	r3, r3, #2
 80013fe:	4423      	add	r3, r4
 8001400:	4403      	add	r3, r0
 8001402:	7818      	ldrb	r0, [r3, #0]
 8001404:	687a      	ldr	r2, [r7, #4]
 8001406:	01eb      	lsls	r3, r5, #7
 8001408:	4413      	add	r3, r2
 800140a:	440b      	add	r3, r1
 800140c:	3305      	adds	r3, #5
 800140e:	4602      	mov	r2, r0
 8001410:	701a      	strb	r2, [r3, #0]
        	  ssd1315->LCD_Cache[ssd1315->LCD_Txt_Y+1][ssd1315->LCD_Txt_X*6 + x] = BigNumbers[ch][x+10];
 8001412:	78fa      	ldrb	r2, [r7, #3]
 8001414:	7bfb      	ldrb	r3, [r7, #15]
 8001416:	f103 040a 	add.w	r4, r3, #10
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	f893 3406 	ldrb.w	r3, [r3, #1030]	@ 0x406
 8001420:	1c58      	adds	r0, r3, #1
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	f893 3405 	ldrb.w	r3, [r3, #1029]	@ 0x405
 8001428:	4619      	mov	r1, r3
 800142a:	460b      	mov	r3, r1
 800142c:	005b      	lsls	r3, r3, #1
 800142e:	440b      	add	r3, r1
 8001430:	005b      	lsls	r3, r3, #1
 8001432:	4619      	mov	r1, r3
 8001434:	7bfb      	ldrb	r3, [r7, #15]
 8001436:	4419      	add	r1, r3
 8001438:	4d78      	ldr	r5, [pc, #480]	@ (800161c <LCD_Chr+0x3c8>)
 800143a:	4613      	mov	r3, r2
 800143c:	009b      	lsls	r3, r3, #2
 800143e:	4413      	add	r3, r2
 8001440:	009b      	lsls	r3, r3, #2
 8001442:	442b      	add	r3, r5
 8001444:	4423      	add	r3, r4
 8001446:	781c      	ldrb	r4, [r3, #0]
 8001448:	687a      	ldr	r2, [r7, #4]
 800144a:	01c3      	lsls	r3, r0, #7
 800144c:	4413      	add	r3, r2
 800144e:	440b      	add	r3, r1
 8001450:	3305      	adds	r3, #5
 8001452:	4622      	mov	r2, r4
 8001454:	701a      	strb	r2, [r3, #0]
          for (x = 0; x < 10; x++)
 8001456:	7bfb      	ldrb	r3, [r7, #15]
 8001458:	3301      	adds	r3, #1
 800145a:	73fb      	strb	r3, [r7, #15]
 800145c:	7bfb      	ldrb	r3, [r7, #15]
 800145e:	2b09      	cmp	r3, #9
 8001460:	d9b7      	bls.n	80013d2 <LCD_Chr+0x17e>
 8001462:	e175      	b.n	8001750 <LCD_Chr+0x4fc>
          }
        }
        else {
        	// Scale symbol image
            for (x = 0; x < 5; x++)
 8001464:	2300      	movs	r3, #0
 8001466:	73fb      	strb	r3, [r7, #15]
 8001468:	e08e      	b.n	8001588 <LCD_Chr+0x334>
            {
            	for (y = 0; y < 8; y++) {
 800146a:	2300      	movs	r3, #0
 800146c:	73bb      	strb	r3, [r7, #14]
 800146e:	e084      	b.n	800157a <LCD_Chr+0x326>
                    if ((FontLookup[ch][x] & (1 << y)) > 0) {
 8001470:	78fa      	ldrb	r2, [r7, #3]
 8001472:	7bf9      	ldrb	r1, [r7, #15]
 8001474:	4868      	ldr	r0, [pc, #416]	@ (8001618 <LCD_Chr+0x3c4>)
 8001476:	4613      	mov	r3, r2
 8001478:	009b      	lsls	r3, r3, #2
 800147a:	4413      	add	r3, r2
 800147c:	4403      	add	r3, r0
 800147e:	440b      	add	r3, r1
 8001480:	781b      	ldrb	r3, [r3, #0]
 8001482:	4619      	mov	r1, r3
 8001484:	7bbb      	ldrb	r3, [r7, #14]
 8001486:	2201      	movs	r2, #1
 8001488:	fa02 f303 	lsl.w	r3, r2, r3
 800148c:	400b      	ands	r3, r1
 800148e:	2b00      	cmp	r3, #0
 8001490:	dd02      	ble.n	8001498 <LCD_Chr+0x244>
                        color = PIXEL_ON;
 8001492:	2301      	movs	r3, #1
 8001494:	737b      	strb	r3, [r7, #13]
 8001496:	e001      	b.n	800149c <LCD_Chr+0x248>
                    } else {
                        color = PIXEL_OFF;
 8001498:	2300      	movs	r3, #0
 800149a:	737b      	strb	r3, [r7, #13]
                    }
            		LCD_DrawPixel(ssd1315, ssd1315->LCD_Txt_X*6 + x*2, ssd1315->LCD_Txt_Y*8 + y*2, color);
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	f893 3405 	ldrb.w	r3, [r3, #1029]	@ 0x405
 80014a2:	461a      	mov	r2, r3
 80014a4:	4613      	mov	r3, r2
 80014a6:	005b      	lsls	r3, r3, #1
 80014a8:	441a      	add	r2, r3
 80014aa:	7bfb      	ldrb	r3, [r7, #15]
 80014ac:	4413      	add	r3, r2
 80014ae:	b2db      	uxtb	r3, r3
 80014b0:	005b      	lsls	r3, r3, #1
 80014b2:	b2d9      	uxtb	r1, r3
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	f893 3406 	ldrb.w	r3, [r3, #1030]	@ 0x406
 80014ba:	009a      	lsls	r2, r3, #2
 80014bc:	7bbb      	ldrb	r3, [r7, #14]
 80014be:	4413      	add	r3, r2
 80014c0:	b2db      	uxtb	r3, r3
 80014c2:	005b      	lsls	r3, r3, #1
 80014c4:	b2da      	uxtb	r2, r3
 80014c6:	7b7b      	ldrb	r3, [r7, #13]
 80014c8:	6878      	ldr	r0, [r7, #4]
 80014ca:	f7ff fc72 	bl	8000db2 <LCD_DrawPixel>
            		LCD_DrawPixel(ssd1315, ssd1315->LCD_Txt_X*6 + x*2, ssd1315->LCD_Txt_Y*8 + y*2+1, color);
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	f893 3405 	ldrb.w	r3, [r3, #1029]	@ 0x405
 80014d4:	461a      	mov	r2, r3
 80014d6:	4613      	mov	r3, r2
 80014d8:	005b      	lsls	r3, r3, #1
 80014da:	441a      	add	r2, r3
 80014dc:	7bfb      	ldrb	r3, [r7, #15]
 80014de:	4413      	add	r3, r2
 80014e0:	b2db      	uxtb	r3, r3
 80014e2:	005b      	lsls	r3, r3, #1
 80014e4:	b2d9      	uxtb	r1, r3
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	f893 3406 	ldrb.w	r3, [r3, #1030]	@ 0x406
 80014ec:	009a      	lsls	r2, r3, #2
 80014ee:	7bbb      	ldrb	r3, [r7, #14]
 80014f0:	4413      	add	r3, r2
 80014f2:	b2db      	uxtb	r3, r3
 80014f4:	005b      	lsls	r3, r3, #1
 80014f6:	b2db      	uxtb	r3, r3
 80014f8:	3301      	adds	r3, #1
 80014fa:	b2da      	uxtb	r2, r3
 80014fc:	7b7b      	ldrb	r3, [r7, #13]
 80014fe:	6878      	ldr	r0, [r7, #4]
 8001500:	f7ff fc57 	bl	8000db2 <LCD_DrawPixel>
            		LCD_DrawPixel(ssd1315, ssd1315->LCD_Txt_X*6 + x*2+1, ssd1315->LCD_Txt_Y*8 + y*2, color);
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	f893 3405 	ldrb.w	r3, [r3, #1029]	@ 0x405
 800150a:	461a      	mov	r2, r3
 800150c:	4613      	mov	r3, r2
 800150e:	005b      	lsls	r3, r3, #1
 8001510:	441a      	add	r2, r3
 8001512:	7bfb      	ldrb	r3, [r7, #15]
 8001514:	4413      	add	r3, r2
 8001516:	b2db      	uxtb	r3, r3
 8001518:	005b      	lsls	r3, r3, #1
 800151a:	b2db      	uxtb	r3, r3
 800151c:	3301      	adds	r3, #1
 800151e:	b2d9      	uxtb	r1, r3
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	f893 3406 	ldrb.w	r3, [r3, #1030]	@ 0x406
 8001526:	009a      	lsls	r2, r3, #2
 8001528:	7bbb      	ldrb	r3, [r7, #14]
 800152a:	4413      	add	r3, r2
 800152c:	b2db      	uxtb	r3, r3
 800152e:	005b      	lsls	r3, r3, #1
 8001530:	b2da      	uxtb	r2, r3
 8001532:	7b7b      	ldrb	r3, [r7, #13]
 8001534:	6878      	ldr	r0, [r7, #4]
 8001536:	f7ff fc3c 	bl	8000db2 <LCD_DrawPixel>
            		LCD_DrawPixel(ssd1315, ssd1315->LCD_Txt_X*6 + x*2+1, ssd1315->LCD_Txt_Y*8 + y*2+1, color);
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	f893 3405 	ldrb.w	r3, [r3, #1029]	@ 0x405
 8001540:	461a      	mov	r2, r3
 8001542:	4613      	mov	r3, r2
 8001544:	005b      	lsls	r3, r3, #1
 8001546:	441a      	add	r2, r3
 8001548:	7bfb      	ldrb	r3, [r7, #15]
 800154a:	4413      	add	r3, r2
 800154c:	b2db      	uxtb	r3, r3
 800154e:	005b      	lsls	r3, r3, #1
 8001550:	b2db      	uxtb	r3, r3
 8001552:	3301      	adds	r3, #1
 8001554:	b2d9      	uxtb	r1, r3
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	f893 3406 	ldrb.w	r3, [r3, #1030]	@ 0x406
 800155c:	009a      	lsls	r2, r3, #2
 800155e:	7bbb      	ldrb	r3, [r7, #14]
 8001560:	4413      	add	r3, r2
 8001562:	b2db      	uxtb	r3, r3
 8001564:	005b      	lsls	r3, r3, #1
 8001566:	b2db      	uxtb	r3, r3
 8001568:	3301      	adds	r3, #1
 800156a:	b2da      	uxtb	r2, r3
 800156c:	7b7b      	ldrb	r3, [r7, #13]
 800156e:	6878      	ldr	r0, [r7, #4]
 8001570:	f7ff fc1f 	bl	8000db2 <LCD_DrawPixel>
            	for (y = 0; y < 8; y++) {
 8001574:	7bbb      	ldrb	r3, [r7, #14]
 8001576:	3301      	adds	r3, #1
 8001578:	73bb      	strb	r3, [r7, #14]
 800157a:	7bbb      	ldrb	r3, [r7, #14]
 800157c:	2b07      	cmp	r3, #7
 800157e:	f67f af77 	bls.w	8001470 <LCD_Chr+0x21c>
            for (x = 0; x < 5; x++)
 8001582:	7bfb      	ldrb	r3, [r7, #15]
 8001584:	3301      	adds	r3, #1
 8001586:	73fb      	strb	r3, [r7, #15]
 8001588:	7bfb      	ldrb	r3, [r7, #15]
 800158a:	2b04      	cmp	r3, #4
 800158c:	f67f af6d 	bls.w	800146a <LCD_Chr+0x216>
            	}
            }
            if ((ch == 14) || (ch == 26)) { // . :
 8001590:	78fb      	ldrb	r3, [r7, #3]
 8001592:	2b0e      	cmp	r3, #14
 8001594:	d003      	beq.n	800159e <LCD_Chr+0x34a>
 8001596:	78fb      	ldrb	r3, [r7, #3]
 8001598:	2b1a      	cmp	r3, #26
 800159a:	f040 80d9 	bne.w	8001750 <LCD_Chr+0x4fc>
          		ssd1315->LCD_Txt_X -=1;
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	f893 3405 	ldrb.w	r3, [r3, #1029]	@ 0x405
 80015a4:	3b01      	subs	r3, #1
 80015a6:	b2da      	uxtb	r2, r3
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	f883 2405 	strb.w	r2, [r3, #1029]	@ 0x405
 80015ae:	e0cf      	b.n	8001750 <LCD_Chr+0x4fc>
        	}
        }
    }
    else if (fontSize == 4) {
 80015b0:	78bb      	ldrb	r3, [r7, #2]
 80015b2:	2b04      	cmp	r3, #4
 80015b4:	f040 80cc 	bne.w	8001750 <LCD_Chr+0x4fc>
        // The LARGE numbers defined in LargeNumbers array
        // Other symbols will ignored
        // "+", "-" and "."
        if ((ch > 15) & (ch < 26)) {
 80015b8:	78fb      	ldrb	r3, [r7, #3]
 80015ba:	2b0f      	cmp	r3, #15
 80015bc:	bf8c      	ite	hi
 80015be:	2301      	movhi	r3, #1
 80015c0:	2300      	movls	r3, #0
 80015c2:	b2da      	uxtb	r2, r3
 80015c4:	78fb      	ldrb	r3, [r7, #3]
 80015c6:	2b19      	cmp	r3, #25
 80015c8:	bf94      	ite	ls
 80015ca:	2301      	movls	r3, #1
 80015cc:	2300      	movhi	r3, #0
 80015ce:	b2db      	uxtb	r3, r3
 80015d0:	4013      	ands	r3, r2
 80015d2:	b2db      	uxtb	r3, r3
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d003      	beq.n	80015e0 <LCD_Chr+0x38c>
          ch -= 16;
 80015d8:	78fb      	ldrb	r3, [r7, #3]
 80015da:	3b10      	subs	r3, #16
 80015dc:	70fb      	strb	r3, [r7, #3]
 80015de:	e013      	b.n	8001608 <LCD_Chr+0x3b4>
        }
        else if (ch == 43-32) { // +
 80015e0:	78fb      	ldrb	r3, [r7, #3]
 80015e2:	2b0b      	cmp	r3, #11
 80015e4:	d102      	bne.n	80015ec <LCD_Chr+0x398>
          ch = 10;
 80015e6:	230a      	movs	r3, #10
 80015e8:	70fb      	strb	r3, [r7, #3]
 80015ea:	e00d      	b.n	8001608 <LCD_Chr+0x3b4>
        }
        else if (ch == 45-32) { // -
 80015ec:	78fb      	ldrb	r3, [r7, #3]
 80015ee:	2b0d      	cmp	r3, #13
 80015f0:	d102      	bne.n	80015f8 <LCD_Chr+0x3a4>
          ch = 11;
 80015f2:	230b      	movs	r3, #11
 80015f4:	70fb      	strb	r3, [r7, #3]
 80015f6:	e007      	b.n	8001608 <LCD_Chr+0x3b4>
        }
        else if (ch == 46-32) { // .
 80015f8:	78fb      	ldrb	r3, [r7, #3]
 80015fa:	2b0e      	cmp	r3, #14
 80015fc:	d102      	bne.n	8001604 <LCD_Chr+0x3b0>
          ch = 12;
 80015fe:	230c      	movs	r3, #12
 8001600:	70fb      	strb	r3, [r7, #3]
 8001602:	e001      	b.n	8001608 <LCD_Chr+0x3b4>
        }
        else {
          ch= 255;
 8001604:	23ff      	movs	r3, #255	@ 0xff
 8001606:	70fb      	strb	r3, [r7, #3]
        }

        if (ch != 255) {
 8001608:	78fb      	ldrb	r3, [r7, #3]
 800160a:	2bff      	cmp	r3, #255	@ 0xff
 800160c:	f000 8095 	beq.w	800173a <LCD_Chr+0x4e6>
              for (x = 0; x < 20; x++)
 8001610:	2300      	movs	r3, #0
 8001612:	73fb      	strb	r3, [r7, #15]
 8001614:	e08d      	b.n	8001732 <LCD_Chr+0x4de>
 8001616:	bf00      	nop
 8001618:	08004b60 	.word	0x08004b60
 800161c:	08004ea8 	.word	0x08004ea8
              {
            	  ssd1315->LCD_Cache[ssd1315->LCD_Txt_Y][ssd1315->LCD_Txt_X*6 + x] = LargeNumbers[ch][x];
 8001620:	78fa      	ldrb	r2, [r7, #3]
 8001622:	7bf8      	ldrb	r0, [r7, #15]
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	f893 3406 	ldrb.w	r3, [r3, #1030]	@ 0x406
 800162a:	461d      	mov	r5, r3
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	f893 3405 	ldrb.w	r3, [r3, #1029]	@ 0x405
 8001632:	4619      	mov	r1, r3
 8001634:	460b      	mov	r3, r1
 8001636:	005b      	lsls	r3, r3, #1
 8001638:	440b      	add	r3, r1
 800163a:	005b      	lsls	r3, r3, #1
 800163c:	4619      	mov	r1, r3
 800163e:	7bfb      	ldrb	r3, [r7, #15]
 8001640:	4419      	add	r1, r3
 8001642:	4c48      	ldr	r4, [pc, #288]	@ (8001764 <LCD_Chr+0x510>)
 8001644:	4613      	mov	r3, r2
 8001646:	009b      	lsls	r3, r3, #2
 8001648:	4413      	add	r3, r2
 800164a:	011b      	lsls	r3, r3, #4
 800164c:	4423      	add	r3, r4
 800164e:	4403      	add	r3, r0
 8001650:	7818      	ldrb	r0, [r3, #0]
 8001652:	687a      	ldr	r2, [r7, #4]
 8001654:	01eb      	lsls	r3, r5, #7
 8001656:	4413      	add	r3, r2
 8001658:	440b      	add	r3, r1
 800165a:	3305      	adds	r3, #5
 800165c:	4602      	mov	r2, r0
 800165e:	701a      	strb	r2, [r3, #0]
            	  ssd1315->LCD_Cache[ssd1315->LCD_Txt_Y+1][ssd1315->LCD_Txt_X*6 + x] = LargeNumbers[ch][20+x];
 8001660:	78fa      	ldrb	r2, [r7, #3]
 8001662:	7bfb      	ldrb	r3, [r7, #15]
 8001664:	f103 0414 	add.w	r4, r3, #20
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	f893 3406 	ldrb.w	r3, [r3, #1030]	@ 0x406
 800166e:	1c58      	adds	r0, r3, #1
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	f893 3405 	ldrb.w	r3, [r3, #1029]	@ 0x405
 8001676:	4619      	mov	r1, r3
 8001678:	460b      	mov	r3, r1
 800167a:	005b      	lsls	r3, r3, #1
 800167c:	440b      	add	r3, r1
 800167e:	005b      	lsls	r3, r3, #1
 8001680:	4619      	mov	r1, r3
 8001682:	7bfb      	ldrb	r3, [r7, #15]
 8001684:	4419      	add	r1, r3
 8001686:	4d37      	ldr	r5, [pc, #220]	@ (8001764 <LCD_Chr+0x510>)
 8001688:	4613      	mov	r3, r2
 800168a:	009b      	lsls	r3, r3, #2
 800168c:	4413      	add	r3, r2
 800168e:	011b      	lsls	r3, r3, #4
 8001690:	442b      	add	r3, r5
 8001692:	4423      	add	r3, r4
 8001694:	781c      	ldrb	r4, [r3, #0]
 8001696:	687a      	ldr	r2, [r7, #4]
 8001698:	01c3      	lsls	r3, r0, #7
 800169a:	4413      	add	r3, r2
 800169c:	440b      	add	r3, r1
 800169e:	3305      	adds	r3, #5
 80016a0:	4622      	mov	r2, r4
 80016a2:	701a      	strb	r2, [r3, #0]
            	  ssd1315->LCD_Cache[ssd1315->LCD_Txt_Y+2][ssd1315->LCD_Txt_X*6 + x] = LargeNumbers[ch][40+x];
 80016a4:	78fa      	ldrb	r2, [r7, #3]
 80016a6:	7bfb      	ldrb	r3, [r7, #15]
 80016a8:	f103 0428 	add.w	r4, r3, #40	@ 0x28
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	f893 3406 	ldrb.w	r3, [r3, #1030]	@ 0x406
 80016b2:	1c98      	adds	r0, r3, #2
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	f893 3405 	ldrb.w	r3, [r3, #1029]	@ 0x405
 80016ba:	4619      	mov	r1, r3
 80016bc:	460b      	mov	r3, r1
 80016be:	005b      	lsls	r3, r3, #1
 80016c0:	440b      	add	r3, r1
 80016c2:	005b      	lsls	r3, r3, #1
 80016c4:	4619      	mov	r1, r3
 80016c6:	7bfb      	ldrb	r3, [r7, #15]
 80016c8:	4419      	add	r1, r3
 80016ca:	4d26      	ldr	r5, [pc, #152]	@ (8001764 <LCD_Chr+0x510>)
 80016cc:	4613      	mov	r3, r2
 80016ce:	009b      	lsls	r3, r3, #2
 80016d0:	4413      	add	r3, r2
 80016d2:	011b      	lsls	r3, r3, #4
 80016d4:	442b      	add	r3, r5
 80016d6:	4423      	add	r3, r4
 80016d8:	781c      	ldrb	r4, [r3, #0]
 80016da:	687a      	ldr	r2, [r7, #4]
 80016dc:	01c3      	lsls	r3, r0, #7
 80016de:	4413      	add	r3, r2
 80016e0:	440b      	add	r3, r1
 80016e2:	3305      	adds	r3, #5
 80016e4:	4622      	mov	r2, r4
 80016e6:	701a      	strb	r2, [r3, #0]
            	  ssd1315->LCD_Cache[ssd1315->LCD_Txt_Y+3][ssd1315->LCD_Txt_X*6 + x] = LargeNumbers[ch][60+x];
 80016e8:	78fa      	ldrb	r2, [r7, #3]
 80016ea:	7bfb      	ldrb	r3, [r7, #15]
 80016ec:	f103 043c 	add.w	r4, r3, #60	@ 0x3c
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	f893 3406 	ldrb.w	r3, [r3, #1030]	@ 0x406
 80016f6:	1cd8      	adds	r0, r3, #3
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	f893 3405 	ldrb.w	r3, [r3, #1029]	@ 0x405
 80016fe:	4619      	mov	r1, r3
 8001700:	460b      	mov	r3, r1
 8001702:	005b      	lsls	r3, r3, #1
 8001704:	440b      	add	r3, r1
 8001706:	005b      	lsls	r3, r3, #1
 8001708:	4619      	mov	r1, r3
 800170a:	7bfb      	ldrb	r3, [r7, #15]
 800170c:	4419      	add	r1, r3
 800170e:	4d15      	ldr	r5, [pc, #84]	@ (8001764 <LCD_Chr+0x510>)
 8001710:	4613      	mov	r3, r2
 8001712:	009b      	lsls	r3, r3, #2
 8001714:	4413      	add	r3, r2
 8001716:	011b      	lsls	r3, r3, #4
 8001718:	442b      	add	r3, r5
 800171a:	4423      	add	r3, r4
 800171c:	781c      	ldrb	r4, [r3, #0]
 800171e:	687a      	ldr	r2, [r7, #4]
 8001720:	01c3      	lsls	r3, r0, #7
 8001722:	4413      	add	r3, r2
 8001724:	440b      	add	r3, r1
 8001726:	3305      	adds	r3, #5
 8001728:	4622      	mov	r2, r4
 800172a:	701a      	strb	r2, [r3, #0]
              for (x = 0; x < 20; x++)
 800172c:	7bfb      	ldrb	r3, [r7, #15]
 800172e:	3301      	adds	r3, #1
 8001730:	73fb      	strb	r3, [r7, #15]
 8001732:	7bfb      	ldrb	r3, [r7, #15]
 8001734:	2b13      	cmp	r3, #19
 8001736:	f67f af73 	bls.w	8001620 <LCD_Chr+0x3cc>
              }
        }

        if (ch == 12) { // .
 800173a:	78fb      	ldrb	r3, [r7, #3]
 800173c:	2b0c      	cmp	r3, #12
 800173e:	d107      	bne.n	8001750 <LCD_Chr+0x4fc>
          ssd1315->LCD_Txt_X -=1;
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	f893 3405 	ldrb.w	r3, [r3, #1029]	@ 0x405
 8001746:	3b01      	subs	r3, #1
 8001748:	b2da      	uxtb	r2, r3
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	f883 2405 	strb.w	r2, [r3, #1029]	@ 0x405
        }

    }

    LCD_IncPos(ssd1315, fontSize);
 8001750:	78bb      	ldrb	r3, [r7, #2]
 8001752:	4619      	mov	r1, r3
 8001754:	6878      	ldr	r0, [r7, #4]
 8001756:	f7ff fd47 	bl	80011e8 <LCD_IncPos>
}
 800175a:	bf00      	nop
 800175c:	3710      	adds	r7, #16
 800175e:	46bd      	mov	sp, r7
 8001760:	bdb0      	pop	{r4, r5, r7, pc}
 8001762:	bf00      	nop
 8001764:	08004f70 	.word	0x08004f70

08001768 <LCD_Print>:

// Print a string to display
void LCD_Print(SSD1315Struct *ssd1315, uint8_t dataArray[], uint8_t fontSize) {
 8001768:	b580      	push	{r7, lr}
 800176a:	b086      	sub	sp, #24
 800176c:	af00      	add	r7, sp, #0
 800176e:	60f8      	str	r0, [r7, #12]
 8001770:	60b9      	str	r1, [r7, #8]
 8001772:	4613      	mov	r3, r2
 8001774:	71fb      	strb	r3, [r7, #7]
    uint8_t tmpIdx = 0;
 8001776:	2300      	movs	r3, #0
 8001778:	75fb      	strb	r3, [r7, #23]

    while( dataArray[ tmpIdx ] != '\0' )
 800177a:	e031      	b.n	80017e0 <LCD_Print+0x78>
    {
        if ((ssd1315->LCD_Txt_X*6 + fontSize*6) > LCD_WIDTH) {
 800177c:	68fb      	ldr	r3, [r7, #12]
 800177e:	f893 3405 	ldrb.w	r3, [r3, #1029]	@ 0x405
 8001782:	461a      	mov	r2, r3
 8001784:	79fb      	ldrb	r3, [r7, #7]
 8001786:	441a      	add	r2, r3
 8001788:	4613      	mov	r3, r2
 800178a:	005b      	lsls	r3, r3, #1
 800178c:	4413      	add	r3, r2
 800178e:	005b      	lsls	r3, r3, #1
 8001790:	2b80      	cmp	r3, #128	@ 0x80
 8001792:	dd19      	ble.n	80017c8 <LCD_Print+0x60>
            ssd1315->LCD_Txt_X = 0;
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	2200      	movs	r2, #0
 8001798:	f883 2405 	strb.w	r2, [r3, #1029]	@ 0x405
            ssd1315->LCD_Txt_Y += fontSize;
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	f893 2406 	ldrb.w	r2, [r3, #1030]	@ 0x406
 80017a2:	79fb      	ldrb	r3, [r7, #7]
 80017a4:	4413      	add	r3, r2
 80017a6:	b2da      	uxtb	r2, r3
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	f883 2406 	strb.w	r2, [r3, #1030]	@ 0x406
            if ((ssd1315->LCD_Txt_Y*8 + fontSize*8) > LCD_HEIGHT) {
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	f893 3406 	ldrb.w	r3, [r3, #1030]	@ 0x406
 80017b4:	461a      	mov	r2, r3
 80017b6:	79fb      	ldrb	r3, [r7, #7]
 80017b8:	4413      	add	r3, r2
 80017ba:	00db      	lsls	r3, r3, #3
 80017bc:	2b40      	cmp	r3, #64	@ 0x40
 80017be:	dd03      	ble.n	80017c8 <LCD_Print+0x60>
                ssd1315->LCD_Txt_Y = 0;
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	2200      	movs	r2, #0
 80017c4:	f883 2406 	strb.w	r2, [r3, #1030]	@ 0x406
            }
        }

        LCD_Chr(ssd1315, dataArray[ tmpIdx ], fontSize);
 80017c8:	7dfb      	ldrb	r3, [r7, #23]
 80017ca:	68ba      	ldr	r2, [r7, #8]
 80017cc:	4413      	add	r3, r2
 80017ce:	781b      	ldrb	r3, [r3, #0]
 80017d0:	79fa      	ldrb	r2, [r7, #7]
 80017d2:	4619      	mov	r1, r3
 80017d4:	68f8      	ldr	r0, [r7, #12]
 80017d6:	f7ff fd3d 	bl	8001254 <LCD_Chr>
        tmpIdx++;
 80017da:	7dfb      	ldrb	r3, [r7, #23]
 80017dc:	3301      	adds	r3, #1
 80017de:	75fb      	strb	r3, [r7, #23]
    while( dataArray[ tmpIdx ] != '\0' )
 80017e0:	7dfb      	ldrb	r3, [r7, #23]
 80017e2:	68ba      	ldr	r2, [r7, #8]
 80017e4:	4413      	add	r3, r2
 80017e6:	781b      	ldrb	r3, [r3, #0]
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d1c7      	bne.n	800177c <LCD_Print+0x14>
    }
}
 80017ec:	bf00      	nop
 80017ee:	bf00      	nop
 80017f0:	3718      	adds	r7, #24
 80017f2:	46bd      	mov	sp, r7
 80017f4:	bd80      	pop	{r7, pc}

080017f6 <LCD_IvertLine>:
		ssd1315->LCD_Cache[line][x] = ~ssd1315->LCD_Cache[line][x];
	}
}

// Invert string line
void LCD_IvertLine(SSD1315Struct *ssd1315, uint8_t line) {
 80017f6:	b480      	push	{r7}
 80017f8:	b085      	sub	sp, #20
 80017fa:	af00      	add	r7, sp, #0
 80017fc:	6078      	str	r0, [r7, #4]
 80017fe:	460b      	mov	r3, r1
 8001800:	70fb      	strb	r3, [r7, #3]
	uint8_t x;

	for (x=0; x<LCD_WIDTH; x++){
 8001802:	2300      	movs	r3, #0
 8001804:	73fb      	strb	r3, [r7, #15]
 8001806:	e015      	b.n	8001834 <LCD_IvertLine+0x3e>
		ssd1315->LCD_Cache[line][x] = ~ssd1315->LCD_Cache[line][x];
 8001808:	78fa      	ldrb	r2, [r7, #3]
 800180a:	7bfb      	ldrb	r3, [r7, #15]
 800180c:	6879      	ldr	r1, [r7, #4]
 800180e:	01d2      	lsls	r2, r2, #7
 8001810:	440a      	add	r2, r1
 8001812:	4413      	add	r3, r2
 8001814:	3305      	adds	r3, #5
 8001816:	7819      	ldrb	r1, [r3, #0]
 8001818:	78fa      	ldrb	r2, [r7, #3]
 800181a:	7bfb      	ldrb	r3, [r7, #15]
 800181c:	43c9      	mvns	r1, r1
 800181e:	b2c8      	uxtb	r0, r1
 8001820:	6879      	ldr	r1, [r7, #4]
 8001822:	01d2      	lsls	r2, r2, #7
 8001824:	440a      	add	r2, r1
 8001826:	4413      	add	r3, r2
 8001828:	3305      	adds	r3, #5
 800182a:	4602      	mov	r2, r0
 800182c:	701a      	strb	r2, [r3, #0]
	for (x=0; x<LCD_WIDTH; x++){
 800182e:	7bfb      	ldrb	r3, [r7, #15]
 8001830:	3301      	adds	r3, #1
 8001832:	73fb      	strb	r3, [r7, #15]
 8001834:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001838:	2b00      	cmp	r3, #0
 800183a:	dae5      	bge.n	8001808 <LCD_IvertLine+0x12>
	}
}
 800183c:	bf00      	nop
 800183e:	bf00      	nop
 8001840:	3714      	adds	r7, #20
 8001842:	46bd      	mov	sp, r7
 8001844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001848:	4770      	bx	lr

0800184a <LCD_Image>:

// Draw Image
void LCD_Image(SSD1315Struct *ssd1315, uint8_t *imageData) {
 800184a:	b580      	push	{r7, lr}
 800184c:	b082      	sub	sp, #8
 800184e:	af00      	add	r7, sp, #0
 8001850:	6078      	str	r0, [r7, #4]
 8001852:	6039      	str	r1, [r7, #0]
	// Copy data to the cache
	memcpy(ssd1315->LCD_Cache, imageData, LCD_CACHE_SIZE);
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	3305      	adds	r3, #5
 8001858:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800185c:	6839      	ldr	r1, [r7, #0]
 800185e:	4618      	mov	r0, r3
 8001860:	f002 ff4c 	bl	80046fc <memcpy>
}
 8001864:	bf00      	nop
 8001866:	3708      	adds	r7, #8
 8001868:	46bd      	mov	sp, r7
 800186a:	bd80      	pop	{r7, pc}

0800186c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	b082      	sub	sp, #8
 8001870:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001872:	4b0f      	ldr	r3, [pc, #60]	@ (80018b0 <HAL_MspInit+0x44>)
 8001874:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001876:	4a0e      	ldr	r2, [pc, #56]	@ (80018b0 <HAL_MspInit+0x44>)
 8001878:	f043 0301 	orr.w	r3, r3, #1
 800187c:	6613      	str	r3, [r2, #96]	@ 0x60
 800187e:	4b0c      	ldr	r3, [pc, #48]	@ (80018b0 <HAL_MspInit+0x44>)
 8001880:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001882:	f003 0301 	and.w	r3, r3, #1
 8001886:	607b      	str	r3, [r7, #4]
 8001888:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800188a:	4b09      	ldr	r3, [pc, #36]	@ (80018b0 <HAL_MspInit+0x44>)
 800188c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800188e:	4a08      	ldr	r2, [pc, #32]	@ (80018b0 <HAL_MspInit+0x44>)
 8001890:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001894:	6593      	str	r3, [r2, #88]	@ 0x58
 8001896:	4b06      	ldr	r3, [pc, #24]	@ (80018b0 <HAL_MspInit+0x44>)
 8001898:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800189a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800189e:	603b      	str	r3, [r7, #0]
 80018a0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80018a2:	f001 f993 	bl	8002bcc <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018a6:	bf00      	nop
 80018a8:	3708      	adds	r7, #8
 80018aa:	46bd      	mov	sp, r7
 80018ac:	bd80      	pop	{r7, pc}
 80018ae:	bf00      	nop
 80018b0:	40021000 	.word	0x40021000

080018b4 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b09c      	sub	sp, #112	@ 0x70
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018bc:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80018c0:	2200      	movs	r2, #0
 80018c2:	601a      	str	r2, [r3, #0]
 80018c4:	605a      	str	r2, [r3, #4]
 80018c6:	609a      	str	r2, [r3, #8]
 80018c8:	60da      	str	r2, [r3, #12]
 80018ca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80018cc:	f107 0318 	add.w	r3, r7, #24
 80018d0:	2244      	movs	r2, #68	@ 0x44
 80018d2:	2100      	movs	r1, #0
 80018d4:	4618      	mov	r0, r3
 80018d6:	f002 fee5 	bl	80046a4 <memset>
  if(hi2c->Instance==I2C1)
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	4a2d      	ldr	r2, [pc, #180]	@ (8001994 <HAL_I2C_MspInit+0xe0>)
 80018e0:	4293      	cmp	r3, r2
 80018e2:	d153      	bne.n	800198c <HAL_I2C_MspInit+0xd8>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80018e4:	2340      	movs	r3, #64	@ 0x40
 80018e6:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80018e8:	2300      	movs	r3, #0
 80018ea:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80018ec:	f107 0318 	add.w	r3, r7, #24
 80018f0:	4618      	mov	r0, r3
 80018f2:	f001 fea9 	bl	8003648 <HAL_RCCEx_PeriphCLKConfig>
 80018f6:	4603      	mov	r3, r0
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d001      	beq.n	8001900 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80018fc:	f7ff f904 	bl	8000b08 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001900:	4b25      	ldr	r3, [pc, #148]	@ (8001998 <HAL_I2C_MspInit+0xe4>)
 8001902:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001904:	4a24      	ldr	r2, [pc, #144]	@ (8001998 <HAL_I2C_MspInit+0xe4>)
 8001906:	f043 0301 	orr.w	r3, r3, #1
 800190a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800190c:	4b22      	ldr	r3, [pc, #136]	@ (8001998 <HAL_I2C_MspInit+0xe4>)
 800190e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001910:	f003 0301 	and.w	r3, r3, #1
 8001914:	617b      	str	r3, [r7, #20]
 8001916:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001918:	4b1f      	ldr	r3, [pc, #124]	@ (8001998 <HAL_I2C_MspInit+0xe4>)
 800191a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800191c:	4a1e      	ldr	r2, [pc, #120]	@ (8001998 <HAL_I2C_MspInit+0xe4>)
 800191e:	f043 0302 	orr.w	r3, r3, #2
 8001922:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001924:	4b1c      	ldr	r3, [pc, #112]	@ (8001998 <HAL_I2C_MspInit+0xe4>)
 8001926:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001928:	f003 0302 	and.w	r3, r3, #2
 800192c:	613b      	str	r3, [r7, #16]
 800192e:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001930:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001934:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001936:	2312      	movs	r3, #18
 8001938:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800193a:	2301      	movs	r3, #1
 800193c:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800193e:	2300      	movs	r3, #0
 8001940:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001942:	2304      	movs	r3, #4
 8001944:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001946:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800194a:	4619      	mov	r1, r3
 800194c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001950:	f000 fa7e 	bl	8001e50 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001954:	2380      	movs	r3, #128	@ 0x80
 8001956:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001958:	2312      	movs	r3, #18
 800195a:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800195c:	2301      	movs	r3, #1
 800195e:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001960:	2300      	movs	r3, #0
 8001962:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001964:	2304      	movs	r3, #4
 8001966:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001968:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800196c:	4619      	mov	r1, r3
 800196e:	480b      	ldr	r0, [pc, #44]	@ (800199c <HAL_I2C_MspInit+0xe8>)
 8001970:	f000 fa6e 	bl	8001e50 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001974:	4b08      	ldr	r3, [pc, #32]	@ (8001998 <HAL_I2C_MspInit+0xe4>)
 8001976:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001978:	4a07      	ldr	r2, [pc, #28]	@ (8001998 <HAL_I2C_MspInit+0xe4>)
 800197a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800197e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001980:	4b05      	ldr	r3, [pc, #20]	@ (8001998 <HAL_I2C_MspInit+0xe4>)
 8001982:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001984:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001988:	60fb      	str	r3, [r7, #12]
 800198a:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 800198c:	bf00      	nop
 800198e:	3770      	adds	r7, #112	@ 0x70
 8001990:	46bd      	mov	sp, r7
 8001992:	bd80      	pop	{r7, pc}
 8001994:	40005400 	.word	0x40005400
 8001998:	40021000 	.word	0x40021000
 800199c:	48000400 	.word	0x48000400

080019a0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b09c      	sub	sp, #112	@ 0x70
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019a8:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80019ac:	2200      	movs	r2, #0
 80019ae:	601a      	str	r2, [r3, #0]
 80019b0:	605a      	str	r2, [r3, #4]
 80019b2:	609a      	str	r2, [r3, #8]
 80019b4:	60da      	str	r2, [r3, #12]
 80019b6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80019b8:	f107 0318 	add.w	r3, r7, #24
 80019bc:	2244      	movs	r2, #68	@ 0x44
 80019be:	2100      	movs	r1, #0
 80019c0:	4618      	mov	r0, r3
 80019c2:	f002 fe6f 	bl	80046a4 <memset>
  if(huart->Instance==USART1)
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	4a2d      	ldr	r2, [pc, #180]	@ (8001a80 <HAL_UART_MspInit+0xe0>)
 80019cc:	4293      	cmp	r3, r2
 80019ce:	d153      	bne.n	8001a78 <HAL_UART_MspInit+0xd8>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80019d0:	2301      	movs	r3, #1
 80019d2:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80019d4:	2300      	movs	r3, #0
 80019d6:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80019d8:	f107 0318 	add.w	r3, r7, #24
 80019dc:	4618      	mov	r0, r3
 80019de:	f001 fe33 	bl	8003648 <HAL_RCCEx_PeriphCLKConfig>
 80019e2:	4603      	mov	r3, r0
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d001      	beq.n	80019ec <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80019e8:	f7ff f88e 	bl	8000b08 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80019ec:	4b25      	ldr	r3, [pc, #148]	@ (8001a84 <HAL_UART_MspInit+0xe4>)
 80019ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80019f0:	4a24      	ldr	r2, [pc, #144]	@ (8001a84 <HAL_UART_MspInit+0xe4>)
 80019f2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80019f6:	6613      	str	r3, [r2, #96]	@ 0x60
 80019f8:	4b22      	ldr	r3, [pc, #136]	@ (8001a84 <HAL_UART_MspInit+0xe4>)
 80019fa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80019fc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001a00:	617b      	str	r3, [r7, #20]
 8001a02:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a04:	4b1f      	ldr	r3, [pc, #124]	@ (8001a84 <HAL_UART_MspInit+0xe4>)
 8001a06:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a08:	4a1e      	ldr	r2, [pc, #120]	@ (8001a84 <HAL_UART_MspInit+0xe4>)
 8001a0a:	f043 0304 	orr.w	r3, r3, #4
 8001a0e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a10:	4b1c      	ldr	r3, [pc, #112]	@ (8001a84 <HAL_UART_MspInit+0xe4>)
 8001a12:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a14:	f003 0304 	and.w	r3, r3, #4
 8001a18:	613b      	str	r3, [r7, #16]
 8001a1a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a1c:	4b19      	ldr	r3, [pc, #100]	@ (8001a84 <HAL_UART_MspInit+0xe4>)
 8001a1e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a20:	4a18      	ldr	r2, [pc, #96]	@ (8001a84 <HAL_UART_MspInit+0xe4>)
 8001a22:	f043 0301 	orr.w	r3, r3, #1
 8001a26:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a28:	4b16      	ldr	r3, [pc, #88]	@ (8001a84 <HAL_UART_MspInit+0xe4>)
 8001a2a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a2c:	f003 0301 	and.w	r3, r3, #1
 8001a30:	60fb      	str	r3, [r7, #12]
 8001a32:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001a34:	2310      	movs	r3, #16
 8001a36:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a38:	2302      	movs	r3, #2
 8001a3a:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a40:	2300      	movs	r3, #0
 8001a42:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001a44:	2307      	movs	r3, #7
 8001a46:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a48:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001a4c:	4619      	mov	r1, r3
 8001a4e:	480e      	ldr	r0, [pc, #56]	@ (8001a88 <HAL_UART_MspInit+0xe8>)
 8001a50:	f000 f9fe 	bl	8001e50 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001a54:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001a58:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a5a:	2302      	movs	r3, #2
 8001a5c:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a5e:	2300      	movs	r3, #0
 8001a60:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a62:	2300      	movs	r3, #0
 8001a64:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001a66:	2307      	movs	r3, #7
 8001a68:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a6a:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001a6e:	4619      	mov	r1, r3
 8001a70:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001a74:	f000 f9ec 	bl	8001e50 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8001a78:	bf00      	nop
 8001a7a:	3770      	adds	r7, #112	@ 0x70
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	bd80      	pop	{r7, pc}
 8001a80:	40013800 	.word	0x40013800
 8001a84:	40021000 	.word	0x40021000
 8001a88:	48000800 	.word	0x48000800

08001a8c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a8c:	b480      	push	{r7}
 8001a8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001a90:	bf00      	nop
 8001a92:	e7fd      	b.n	8001a90 <NMI_Handler+0x4>

08001a94 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a94:	b480      	push	{r7}
 8001a96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a98:	bf00      	nop
 8001a9a:	e7fd      	b.n	8001a98 <HardFault_Handler+0x4>

08001a9c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001aa0:	bf00      	nop
 8001aa2:	e7fd      	b.n	8001aa0 <MemManage_Handler+0x4>

08001aa4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001aa8:	bf00      	nop
 8001aaa:	e7fd      	b.n	8001aa8 <BusFault_Handler+0x4>

08001aac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001aac:	b480      	push	{r7}
 8001aae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ab0:	bf00      	nop
 8001ab2:	e7fd      	b.n	8001ab0 <UsageFault_Handler+0x4>

08001ab4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ab4:	b480      	push	{r7}
 8001ab6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001ab8:	bf00      	nop
 8001aba:	46bd      	mov	sp, r7
 8001abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac0:	4770      	bx	lr

08001ac2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ac2:	b480      	push	{r7}
 8001ac4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ac6:	bf00      	nop
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ace:	4770      	bx	lr

08001ad0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001ad4:	bf00      	nop
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001adc:	4770      	bx	lr

08001ade <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ade:	b580      	push	{r7, lr}
 8001ae0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ae2:	f000 f891 	bl	8001c08 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ae6:	bf00      	nop
 8001ae8:	bd80      	pop	{r7, pc}
	...

08001aec <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001aec:	b480      	push	{r7}
 8001aee:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001af0:	4b06      	ldr	r3, [pc, #24]	@ (8001b0c <SystemInit+0x20>)
 8001af2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001af6:	4a05      	ldr	r2, [pc, #20]	@ (8001b0c <SystemInit+0x20>)
 8001af8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001afc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b00:	bf00      	nop
 8001b02:	46bd      	mov	sp, r7
 8001b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b08:	4770      	bx	lr
 8001b0a:	bf00      	nop
 8001b0c:	e000ed00 	.word	0xe000ed00

08001b10 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001b10:	480d      	ldr	r0, [pc, #52]	@ (8001b48 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001b12:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001b14:	f7ff ffea 	bl	8001aec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001b18:	480c      	ldr	r0, [pc, #48]	@ (8001b4c <LoopForever+0x6>)
  ldr r1, =_edata
 8001b1a:	490d      	ldr	r1, [pc, #52]	@ (8001b50 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001b1c:	4a0d      	ldr	r2, [pc, #52]	@ (8001b54 <LoopForever+0xe>)
  movs r3, #0
 8001b1e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001b20:	e002      	b.n	8001b28 <LoopCopyDataInit>

08001b22 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b22:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b24:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b26:	3304      	adds	r3, #4

08001b28 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b28:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b2a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b2c:	d3f9      	bcc.n	8001b22 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b2e:	4a0a      	ldr	r2, [pc, #40]	@ (8001b58 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001b30:	4c0a      	ldr	r4, [pc, #40]	@ (8001b5c <LoopForever+0x16>)
  movs r3, #0
 8001b32:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b34:	e001      	b.n	8001b3a <LoopFillZerobss>

08001b36 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b36:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b38:	3204      	adds	r2, #4

08001b3a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b3a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b3c:	d3fb      	bcc.n	8001b36 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8001b3e:	f002 fdb9 	bl	80046b4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001b42:	f7fe fce1 	bl	8000508 <main>

08001b46 <LoopForever>:

LoopForever:
    b LoopForever
 8001b46:	e7fe      	b.n	8001b46 <LoopForever>
  ldr   r0, =_estack
 8001b48:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8001b4c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b50:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8001b54:	080053d0 	.word	0x080053d0
  ldr r2, =_sbss
 8001b58:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8001b5c:	20000114 	.word	0x20000114

08001b60 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001b60:	e7fe      	b.n	8001b60 <ADC1_2_IRQHandler>

08001b62 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b62:	b580      	push	{r7, lr}
 8001b64:	b082      	sub	sp, #8
 8001b66:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001b68:	2300      	movs	r3, #0
 8001b6a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b6c:	2003      	movs	r0, #3
 8001b6e:	f000 f93d 	bl	8001dec <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001b72:	200f      	movs	r0, #15
 8001b74:	f000 f80e 	bl	8001b94 <HAL_InitTick>
 8001b78:	4603      	mov	r3, r0
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d002      	beq.n	8001b84 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001b7e:	2301      	movs	r3, #1
 8001b80:	71fb      	strb	r3, [r7, #7]
 8001b82:	e001      	b.n	8001b88 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001b84:	f7ff fe72 	bl	800186c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001b88:	79fb      	ldrb	r3, [r7, #7]

}
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	3708      	adds	r7, #8
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	bd80      	pop	{r7, pc}
	...

08001b94 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b084      	sub	sp, #16
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001ba0:	4b16      	ldr	r3, [pc, #88]	@ (8001bfc <HAL_InitTick+0x68>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d022      	beq.n	8001bee <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001ba8:	4b15      	ldr	r3, [pc, #84]	@ (8001c00 <HAL_InitTick+0x6c>)
 8001baa:	681a      	ldr	r2, [r3, #0]
 8001bac:	4b13      	ldr	r3, [pc, #76]	@ (8001bfc <HAL_InitTick+0x68>)
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001bb4:	fbb1 f3f3 	udiv	r3, r1, r3
 8001bb8:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	f000 f93a 	bl	8001e36 <HAL_SYSTICK_Config>
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d10f      	bne.n	8001be8 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	2b0f      	cmp	r3, #15
 8001bcc:	d809      	bhi.n	8001be2 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001bce:	2200      	movs	r2, #0
 8001bd0:	6879      	ldr	r1, [r7, #4]
 8001bd2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001bd6:	f000 f914 	bl	8001e02 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001bda:	4a0a      	ldr	r2, [pc, #40]	@ (8001c04 <HAL_InitTick+0x70>)
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	6013      	str	r3, [r2, #0]
 8001be0:	e007      	b.n	8001bf2 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001be2:	2301      	movs	r3, #1
 8001be4:	73fb      	strb	r3, [r7, #15]
 8001be6:	e004      	b.n	8001bf2 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001be8:	2301      	movs	r3, #1
 8001bea:	73fb      	strb	r3, [r7, #15]
 8001bec:	e001      	b.n	8001bf2 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001bee:	2301      	movs	r3, #1
 8001bf0:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001bf2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bf4:	4618      	mov	r0, r3
 8001bf6:	3710      	adds	r7, #16
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	bd80      	pop	{r7, pc}
 8001bfc:	20000008 	.word	0x20000008
 8001c00:	20000000 	.word	0x20000000
 8001c04:	20000004 	.word	0x20000004

08001c08 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c08:	b480      	push	{r7}
 8001c0a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c0c:	4b05      	ldr	r3, [pc, #20]	@ (8001c24 <HAL_IncTick+0x1c>)
 8001c0e:	681a      	ldr	r2, [r3, #0]
 8001c10:	4b05      	ldr	r3, [pc, #20]	@ (8001c28 <HAL_IncTick+0x20>)
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	4413      	add	r3, r2
 8001c16:	4a03      	ldr	r2, [pc, #12]	@ (8001c24 <HAL_IncTick+0x1c>)
 8001c18:	6013      	str	r3, [r2, #0]
}
 8001c1a:	bf00      	nop
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c22:	4770      	bx	lr
 8001c24:	20000110 	.word	0x20000110
 8001c28:	20000008 	.word	0x20000008

08001c2c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c2c:	b480      	push	{r7}
 8001c2e:	af00      	add	r7, sp, #0
  return uwTick;
 8001c30:	4b03      	ldr	r3, [pc, #12]	@ (8001c40 <HAL_GetTick+0x14>)
 8001c32:	681b      	ldr	r3, [r3, #0]
}
 8001c34:	4618      	mov	r0, r3
 8001c36:	46bd      	mov	sp, r7
 8001c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3c:	4770      	bx	lr
 8001c3e:	bf00      	nop
 8001c40:	20000110 	.word	0x20000110

08001c44 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b084      	sub	sp, #16
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001c4c:	f7ff ffee 	bl	8001c2c <HAL_GetTick>
 8001c50:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001c5c:	d004      	beq.n	8001c68 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001c5e:	4b09      	ldr	r3, [pc, #36]	@ (8001c84 <HAL_Delay+0x40>)
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	68fa      	ldr	r2, [r7, #12]
 8001c64:	4413      	add	r3, r2
 8001c66:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001c68:	bf00      	nop
 8001c6a:	f7ff ffdf 	bl	8001c2c <HAL_GetTick>
 8001c6e:	4602      	mov	r2, r0
 8001c70:	68bb      	ldr	r3, [r7, #8]
 8001c72:	1ad3      	subs	r3, r2, r3
 8001c74:	68fa      	ldr	r2, [r7, #12]
 8001c76:	429a      	cmp	r2, r3
 8001c78:	d8f7      	bhi.n	8001c6a <HAL_Delay+0x26>
  {
  }
}
 8001c7a:	bf00      	nop
 8001c7c:	bf00      	nop
 8001c7e:	3710      	adds	r7, #16
 8001c80:	46bd      	mov	sp, r7
 8001c82:	bd80      	pop	{r7, pc}
 8001c84:	20000008 	.word	0x20000008

08001c88 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c88:	b480      	push	{r7}
 8001c8a:	b085      	sub	sp, #20
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	f003 0307 	and.w	r3, r3, #7
 8001c96:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c98:	4b0c      	ldr	r3, [pc, #48]	@ (8001ccc <__NVIC_SetPriorityGrouping+0x44>)
 8001c9a:	68db      	ldr	r3, [r3, #12]
 8001c9c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c9e:	68ba      	ldr	r2, [r7, #8]
 8001ca0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001ca4:	4013      	ands	r3, r2
 8001ca6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001cac:	68bb      	ldr	r3, [r7, #8]
 8001cae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001cb0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001cb4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001cb8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001cba:	4a04      	ldr	r2, [pc, #16]	@ (8001ccc <__NVIC_SetPriorityGrouping+0x44>)
 8001cbc:	68bb      	ldr	r3, [r7, #8]
 8001cbe:	60d3      	str	r3, [r2, #12]
}
 8001cc0:	bf00      	nop
 8001cc2:	3714      	adds	r7, #20
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cca:	4770      	bx	lr
 8001ccc:	e000ed00 	.word	0xe000ed00

08001cd0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001cd4:	4b04      	ldr	r3, [pc, #16]	@ (8001ce8 <__NVIC_GetPriorityGrouping+0x18>)
 8001cd6:	68db      	ldr	r3, [r3, #12]
 8001cd8:	0a1b      	lsrs	r3, r3, #8
 8001cda:	f003 0307 	and.w	r3, r3, #7
}
 8001cde:	4618      	mov	r0, r3
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce6:	4770      	bx	lr
 8001ce8:	e000ed00 	.word	0xe000ed00

08001cec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001cec:	b480      	push	{r7}
 8001cee:	b083      	sub	sp, #12
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	4603      	mov	r3, r0
 8001cf4:	6039      	str	r1, [r7, #0]
 8001cf6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001cf8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	db0a      	blt.n	8001d16 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d00:	683b      	ldr	r3, [r7, #0]
 8001d02:	b2da      	uxtb	r2, r3
 8001d04:	490c      	ldr	r1, [pc, #48]	@ (8001d38 <__NVIC_SetPriority+0x4c>)
 8001d06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d0a:	0112      	lsls	r2, r2, #4
 8001d0c:	b2d2      	uxtb	r2, r2
 8001d0e:	440b      	add	r3, r1
 8001d10:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d14:	e00a      	b.n	8001d2c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d16:	683b      	ldr	r3, [r7, #0]
 8001d18:	b2da      	uxtb	r2, r3
 8001d1a:	4908      	ldr	r1, [pc, #32]	@ (8001d3c <__NVIC_SetPriority+0x50>)
 8001d1c:	79fb      	ldrb	r3, [r7, #7]
 8001d1e:	f003 030f 	and.w	r3, r3, #15
 8001d22:	3b04      	subs	r3, #4
 8001d24:	0112      	lsls	r2, r2, #4
 8001d26:	b2d2      	uxtb	r2, r2
 8001d28:	440b      	add	r3, r1
 8001d2a:	761a      	strb	r2, [r3, #24]
}
 8001d2c:	bf00      	nop
 8001d2e:	370c      	adds	r7, #12
 8001d30:	46bd      	mov	sp, r7
 8001d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d36:	4770      	bx	lr
 8001d38:	e000e100 	.word	0xe000e100
 8001d3c:	e000ed00 	.word	0xe000ed00

08001d40 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d40:	b480      	push	{r7}
 8001d42:	b089      	sub	sp, #36	@ 0x24
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	60f8      	str	r0, [r7, #12]
 8001d48:	60b9      	str	r1, [r7, #8]
 8001d4a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	f003 0307 	and.w	r3, r3, #7
 8001d52:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d54:	69fb      	ldr	r3, [r7, #28]
 8001d56:	f1c3 0307 	rsb	r3, r3, #7
 8001d5a:	2b04      	cmp	r3, #4
 8001d5c:	bf28      	it	cs
 8001d5e:	2304      	movcs	r3, #4
 8001d60:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d62:	69fb      	ldr	r3, [r7, #28]
 8001d64:	3304      	adds	r3, #4
 8001d66:	2b06      	cmp	r3, #6
 8001d68:	d902      	bls.n	8001d70 <NVIC_EncodePriority+0x30>
 8001d6a:	69fb      	ldr	r3, [r7, #28]
 8001d6c:	3b03      	subs	r3, #3
 8001d6e:	e000      	b.n	8001d72 <NVIC_EncodePriority+0x32>
 8001d70:	2300      	movs	r3, #0
 8001d72:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d74:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001d78:	69bb      	ldr	r3, [r7, #24]
 8001d7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d7e:	43da      	mvns	r2, r3
 8001d80:	68bb      	ldr	r3, [r7, #8]
 8001d82:	401a      	ands	r2, r3
 8001d84:	697b      	ldr	r3, [r7, #20]
 8001d86:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d88:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001d8c:	697b      	ldr	r3, [r7, #20]
 8001d8e:	fa01 f303 	lsl.w	r3, r1, r3
 8001d92:	43d9      	mvns	r1, r3
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d98:	4313      	orrs	r3, r2
         );
}
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	3724      	adds	r7, #36	@ 0x24
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da4:	4770      	bx	lr
	...

08001da8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b082      	sub	sp, #8
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	3b01      	subs	r3, #1
 8001db4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001db8:	d301      	bcc.n	8001dbe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001dba:	2301      	movs	r3, #1
 8001dbc:	e00f      	b.n	8001dde <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001dbe:	4a0a      	ldr	r2, [pc, #40]	@ (8001de8 <SysTick_Config+0x40>)
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	3b01      	subs	r3, #1
 8001dc4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001dc6:	210f      	movs	r1, #15
 8001dc8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001dcc:	f7ff ff8e 	bl	8001cec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001dd0:	4b05      	ldr	r3, [pc, #20]	@ (8001de8 <SysTick_Config+0x40>)
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001dd6:	4b04      	ldr	r3, [pc, #16]	@ (8001de8 <SysTick_Config+0x40>)
 8001dd8:	2207      	movs	r2, #7
 8001dda:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ddc:	2300      	movs	r3, #0
}
 8001dde:	4618      	mov	r0, r3
 8001de0:	3708      	adds	r7, #8
 8001de2:	46bd      	mov	sp, r7
 8001de4:	bd80      	pop	{r7, pc}
 8001de6:	bf00      	nop
 8001de8:	e000e010 	.word	0xe000e010

08001dec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b082      	sub	sp, #8
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001df4:	6878      	ldr	r0, [r7, #4]
 8001df6:	f7ff ff47 	bl	8001c88 <__NVIC_SetPriorityGrouping>
}
 8001dfa:	bf00      	nop
 8001dfc:	3708      	adds	r7, #8
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	bd80      	pop	{r7, pc}

08001e02 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e02:	b580      	push	{r7, lr}
 8001e04:	b086      	sub	sp, #24
 8001e06:	af00      	add	r7, sp, #0
 8001e08:	4603      	mov	r3, r0
 8001e0a:	60b9      	str	r1, [r7, #8]
 8001e0c:	607a      	str	r2, [r7, #4]
 8001e0e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001e10:	f7ff ff5e 	bl	8001cd0 <__NVIC_GetPriorityGrouping>
 8001e14:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e16:	687a      	ldr	r2, [r7, #4]
 8001e18:	68b9      	ldr	r1, [r7, #8]
 8001e1a:	6978      	ldr	r0, [r7, #20]
 8001e1c:	f7ff ff90 	bl	8001d40 <NVIC_EncodePriority>
 8001e20:	4602      	mov	r2, r0
 8001e22:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e26:	4611      	mov	r1, r2
 8001e28:	4618      	mov	r0, r3
 8001e2a:	f7ff ff5f 	bl	8001cec <__NVIC_SetPriority>
}
 8001e2e:	bf00      	nop
 8001e30:	3718      	adds	r7, #24
 8001e32:	46bd      	mov	sp, r7
 8001e34:	bd80      	pop	{r7, pc}

08001e36 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001e36:	b580      	push	{r7, lr}
 8001e38:	b082      	sub	sp, #8
 8001e3a:	af00      	add	r7, sp, #0
 8001e3c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001e3e:	6878      	ldr	r0, [r7, #4]
 8001e40:	f7ff ffb2 	bl	8001da8 <SysTick_Config>
 8001e44:	4603      	mov	r3, r0
}
 8001e46:	4618      	mov	r0, r3
 8001e48:	3708      	adds	r7, #8
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	bd80      	pop	{r7, pc}
	...

08001e50 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e50:	b480      	push	{r7}
 8001e52:	b087      	sub	sp, #28
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]
 8001e58:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001e5e:	e15a      	b.n	8002116 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001e60:	683b      	ldr	r3, [r7, #0]
 8001e62:	681a      	ldr	r2, [r3, #0]
 8001e64:	2101      	movs	r1, #1
 8001e66:	697b      	ldr	r3, [r7, #20]
 8001e68:	fa01 f303 	lsl.w	r3, r1, r3
 8001e6c:	4013      	ands	r3, r2
 8001e6e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	f000 814c 	beq.w	8002110 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001e78:	683b      	ldr	r3, [r7, #0]
 8001e7a:	685b      	ldr	r3, [r3, #4]
 8001e7c:	f003 0303 	and.w	r3, r3, #3
 8001e80:	2b01      	cmp	r3, #1
 8001e82:	d005      	beq.n	8001e90 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001e84:	683b      	ldr	r3, [r7, #0]
 8001e86:	685b      	ldr	r3, [r3, #4]
 8001e88:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001e8c:	2b02      	cmp	r3, #2
 8001e8e:	d130      	bne.n	8001ef2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	689b      	ldr	r3, [r3, #8]
 8001e94:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001e96:	697b      	ldr	r3, [r7, #20]
 8001e98:	005b      	lsls	r3, r3, #1
 8001e9a:	2203      	movs	r2, #3
 8001e9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001ea0:	43db      	mvns	r3, r3
 8001ea2:	693a      	ldr	r2, [r7, #16]
 8001ea4:	4013      	ands	r3, r2
 8001ea6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001ea8:	683b      	ldr	r3, [r7, #0]
 8001eaa:	68da      	ldr	r2, [r3, #12]
 8001eac:	697b      	ldr	r3, [r7, #20]
 8001eae:	005b      	lsls	r3, r3, #1
 8001eb0:	fa02 f303 	lsl.w	r3, r2, r3
 8001eb4:	693a      	ldr	r2, [r7, #16]
 8001eb6:	4313      	orrs	r3, r2
 8001eb8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	693a      	ldr	r2, [r7, #16]
 8001ebe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	685b      	ldr	r3, [r3, #4]
 8001ec4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001ec6:	2201      	movs	r2, #1
 8001ec8:	697b      	ldr	r3, [r7, #20]
 8001eca:	fa02 f303 	lsl.w	r3, r2, r3
 8001ece:	43db      	mvns	r3, r3
 8001ed0:	693a      	ldr	r2, [r7, #16]
 8001ed2:	4013      	ands	r3, r2
 8001ed4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001ed6:	683b      	ldr	r3, [r7, #0]
 8001ed8:	685b      	ldr	r3, [r3, #4]
 8001eda:	091b      	lsrs	r3, r3, #4
 8001edc:	f003 0201 	and.w	r2, r3, #1
 8001ee0:	697b      	ldr	r3, [r7, #20]
 8001ee2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ee6:	693a      	ldr	r2, [r7, #16]
 8001ee8:	4313      	orrs	r3, r2
 8001eea:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	693a      	ldr	r2, [r7, #16]
 8001ef0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001ef2:	683b      	ldr	r3, [r7, #0]
 8001ef4:	685b      	ldr	r3, [r3, #4]
 8001ef6:	f003 0303 	and.w	r3, r3, #3
 8001efa:	2b03      	cmp	r3, #3
 8001efc:	d017      	beq.n	8001f2e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	68db      	ldr	r3, [r3, #12]
 8001f02:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001f04:	697b      	ldr	r3, [r7, #20]
 8001f06:	005b      	lsls	r3, r3, #1
 8001f08:	2203      	movs	r2, #3
 8001f0a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f0e:	43db      	mvns	r3, r3
 8001f10:	693a      	ldr	r2, [r7, #16]
 8001f12:	4013      	ands	r3, r2
 8001f14:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001f16:	683b      	ldr	r3, [r7, #0]
 8001f18:	689a      	ldr	r2, [r3, #8]
 8001f1a:	697b      	ldr	r3, [r7, #20]
 8001f1c:	005b      	lsls	r3, r3, #1
 8001f1e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f22:	693a      	ldr	r2, [r7, #16]
 8001f24:	4313      	orrs	r3, r2
 8001f26:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	693a      	ldr	r2, [r7, #16]
 8001f2c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f2e:	683b      	ldr	r3, [r7, #0]
 8001f30:	685b      	ldr	r3, [r3, #4]
 8001f32:	f003 0303 	and.w	r3, r3, #3
 8001f36:	2b02      	cmp	r3, #2
 8001f38:	d123      	bne.n	8001f82 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001f3a:	697b      	ldr	r3, [r7, #20]
 8001f3c:	08da      	lsrs	r2, r3, #3
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	3208      	adds	r2, #8
 8001f42:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f46:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001f48:	697b      	ldr	r3, [r7, #20]
 8001f4a:	f003 0307 	and.w	r3, r3, #7
 8001f4e:	009b      	lsls	r3, r3, #2
 8001f50:	220f      	movs	r2, #15
 8001f52:	fa02 f303 	lsl.w	r3, r2, r3
 8001f56:	43db      	mvns	r3, r3
 8001f58:	693a      	ldr	r2, [r7, #16]
 8001f5a:	4013      	ands	r3, r2
 8001f5c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001f5e:	683b      	ldr	r3, [r7, #0]
 8001f60:	691a      	ldr	r2, [r3, #16]
 8001f62:	697b      	ldr	r3, [r7, #20]
 8001f64:	f003 0307 	and.w	r3, r3, #7
 8001f68:	009b      	lsls	r3, r3, #2
 8001f6a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f6e:	693a      	ldr	r2, [r7, #16]
 8001f70:	4313      	orrs	r3, r2
 8001f72:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001f74:	697b      	ldr	r3, [r7, #20]
 8001f76:	08da      	lsrs	r2, r3, #3
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	3208      	adds	r2, #8
 8001f7c:	6939      	ldr	r1, [r7, #16]
 8001f7e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001f88:	697b      	ldr	r3, [r7, #20]
 8001f8a:	005b      	lsls	r3, r3, #1
 8001f8c:	2203      	movs	r2, #3
 8001f8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f92:	43db      	mvns	r3, r3
 8001f94:	693a      	ldr	r2, [r7, #16]
 8001f96:	4013      	ands	r3, r2
 8001f98:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001f9a:	683b      	ldr	r3, [r7, #0]
 8001f9c:	685b      	ldr	r3, [r3, #4]
 8001f9e:	f003 0203 	and.w	r2, r3, #3
 8001fa2:	697b      	ldr	r3, [r7, #20]
 8001fa4:	005b      	lsls	r3, r3, #1
 8001fa6:	fa02 f303 	lsl.w	r3, r2, r3
 8001faa:	693a      	ldr	r2, [r7, #16]
 8001fac:	4313      	orrs	r3, r2
 8001fae:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	693a      	ldr	r2, [r7, #16]
 8001fb4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001fb6:	683b      	ldr	r3, [r7, #0]
 8001fb8:	685b      	ldr	r3, [r3, #4]
 8001fba:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	f000 80a6 	beq.w	8002110 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fc4:	4b5b      	ldr	r3, [pc, #364]	@ (8002134 <HAL_GPIO_Init+0x2e4>)
 8001fc6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001fc8:	4a5a      	ldr	r2, [pc, #360]	@ (8002134 <HAL_GPIO_Init+0x2e4>)
 8001fca:	f043 0301 	orr.w	r3, r3, #1
 8001fce:	6613      	str	r3, [r2, #96]	@ 0x60
 8001fd0:	4b58      	ldr	r3, [pc, #352]	@ (8002134 <HAL_GPIO_Init+0x2e4>)
 8001fd2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001fd4:	f003 0301 	and.w	r3, r3, #1
 8001fd8:	60bb      	str	r3, [r7, #8]
 8001fda:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001fdc:	4a56      	ldr	r2, [pc, #344]	@ (8002138 <HAL_GPIO_Init+0x2e8>)
 8001fde:	697b      	ldr	r3, [r7, #20]
 8001fe0:	089b      	lsrs	r3, r3, #2
 8001fe2:	3302      	adds	r3, #2
 8001fe4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001fe8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001fea:	697b      	ldr	r3, [r7, #20]
 8001fec:	f003 0303 	and.w	r3, r3, #3
 8001ff0:	009b      	lsls	r3, r3, #2
 8001ff2:	220f      	movs	r2, #15
 8001ff4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ff8:	43db      	mvns	r3, r3
 8001ffa:	693a      	ldr	r2, [r7, #16]
 8001ffc:	4013      	ands	r3, r2
 8001ffe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002006:	d01f      	beq.n	8002048 <HAL_GPIO_Init+0x1f8>
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	4a4c      	ldr	r2, [pc, #304]	@ (800213c <HAL_GPIO_Init+0x2ec>)
 800200c:	4293      	cmp	r3, r2
 800200e:	d019      	beq.n	8002044 <HAL_GPIO_Init+0x1f4>
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	4a4b      	ldr	r2, [pc, #300]	@ (8002140 <HAL_GPIO_Init+0x2f0>)
 8002014:	4293      	cmp	r3, r2
 8002016:	d013      	beq.n	8002040 <HAL_GPIO_Init+0x1f0>
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	4a4a      	ldr	r2, [pc, #296]	@ (8002144 <HAL_GPIO_Init+0x2f4>)
 800201c:	4293      	cmp	r3, r2
 800201e:	d00d      	beq.n	800203c <HAL_GPIO_Init+0x1ec>
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	4a49      	ldr	r2, [pc, #292]	@ (8002148 <HAL_GPIO_Init+0x2f8>)
 8002024:	4293      	cmp	r3, r2
 8002026:	d007      	beq.n	8002038 <HAL_GPIO_Init+0x1e8>
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	4a48      	ldr	r2, [pc, #288]	@ (800214c <HAL_GPIO_Init+0x2fc>)
 800202c:	4293      	cmp	r3, r2
 800202e:	d101      	bne.n	8002034 <HAL_GPIO_Init+0x1e4>
 8002030:	2305      	movs	r3, #5
 8002032:	e00a      	b.n	800204a <HAL_GPIO_Init+0x1fa>
 8002034:	2306      	movs	r3, #6
 8002036:	e008      	b.n	800204a <HAL_GPIO_Init+0x1fa>
 8002038:	2304      	movs	r3, #4
 800203a:	e006      	b.n	800204a <HAL_GPIO_Init+0x1fa>
 800203c:	2303      	movs	r3, #3
 800203e:	e004      	b.n	800204a <HAL_GPIO_Init+0x1fa>
 8002040:	2302      	movs	r3, #2
 8002042:	e002      	b.n	800204a <HAL_GPIO_Init+0x1fa>
 8002044:	2301      	movs	r3, #1
 8002046:	e000      	b.n	800204a <HAL_GPIO_Init+0x1fa>
 8002048:	2300      	movs	r3, #0
 800204a:	697a      	ldr	r2, [r7, #20]
 800204c:	f002 0203 	and.w	r2, r2, #3
 8002050:	0092      	lsls	r2, r2, #2
 8002052:	4093      	lsls	r3, r2
 8002054:	693a      	ldr	r2, [r7, #16]
 8002056:	4313      	orrs	r3, r2
 8002058:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800205a:	4937      	ldr	r1, [pc, #220]	@ (8002138 <HAL_GPIO_Init+0x2e8>)
 800205c:	697b      	ldr	r3, [r7, #20]
 800205e:	089b      	lsrs	r3, r3, #2
 8002060:	3302      	adds	r3, #2
 8002062:	693a      	ldr	r2, [r7, #16]
 8002064:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002068:	4b39      	ldr	r3, [pc, #228]	@ (8002150 <HAL_GPIO_Init+0x300>)
 800206a:	689b      	ldr	r3, [r3, #8]
 800206c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	43db      	mvns	r3, r3
 8002072:	693a      	ldr	r2, [r7, #16]
 8002074:	4013      	ands	r3, r2
 8002076:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002078:	683b      	ldr	r3, [r7, #0]
 800207a:	685b      	ldr	r3, [r3, #4]
 800207c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002080:	2b00      	cmp	r3, #0
 8002082:	d003      	beq.n	800208c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8002084:	693a      	ldr	r2, [r7, #16]
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	4313      	orrs	r3, r2
 800208a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800208c:	4a30      	ldr	r2, [pc, #192]	@ (8002150 <HAL_GPIO_Init+0x300>)
 800208e:	693b      	ldr	r3, [r7, #16]
 8002090:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002092:	4b2f      	ldr	r3, [pc, #188]	@ (8002150 <HAL_GPIO_Init+0x300>)
 8002094:	68db      	ldr	r3, [r3, #12]
 8002096:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	43db      	mvns	r3, r3
 800209c:	693a      	ldr	r2, [r7, #16]
 800209e:	4013      	ands	r3, r2
 80020a0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80020a2:	683b      	ldr	r3, [r7, #0]
 80020a4:	685b      	ldr	r3, [r3, #4]
 80020a6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d003      	beq.n	80020b6 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80020ae:	693a      	ldr	r2, [r7, #16]
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	4313      	orrs	r3, r2
 80020b4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80020b6:	4a26      	ldr	r2, [pc, #152]	@ (8002150 <HAL_GPIO_Init+0x300>)
 80020b8:	693b      	ldr	r3, [r7, #16]
 80020ba:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80020bc:	4b24      	ldr	r3, [pc, #144]	@ (8002150 <HAL_GPIO_Init+0x300>)
 80020be:	685b      	ldr	r3, [r3, #4]
 80020c0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	43db      	mvns	r3, r3
 80020c6:	693a      	ldr	r2, [r7, #16]
 80020c8:	4013      	ands	r3, r2
 80020ca:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	685b      	ldr	r3, [r3, #4]
 80020d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d003      	beq.n	80020e0 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80020d8:	693a      	ldr	r2, [r7, #16]
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	4313      	orrs	r3, r2
 80020de:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80020e0:	4a1b      	ldr	r2, [pc, #108]	@ (8002150 <HAL_GPIO_Init+0x300>)
 80020e2:	693b      	ldr	r3, [r7, #16]
 80020e4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80020e6:	4b1a      	ldr	r3, [pc, #104]	@ (8002150 <HAL_GPIO_Init+0x300>)
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	43db      	mvns	r3, r3
 80020f0:	693a      	ldr	r2, [r7, #16]
 80020f2:	4013      	ands	r3, r2
 80020f4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80020f6:	683b      	ldr	r3, [r7, #0]
 80020f8:	685b      	ldr	r3, [r3, #4]
 80020fa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d003      	beq.n	800210a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8002102:	693a      	ldr	r2, [r7, #16]
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	4313      	orrs	r3, r2
 8002108:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800210a:	4a11      	ldr	r2, [pc, #68]	@ (8002150 <HAL_GPIO_Init+0x300>)
 800210c:	693b      	ldr	r3, [r7, #16]
 800210e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002110:	697b      	ldr	r3, [r7, #20]
 8002112:	3301      	adds	r3, #1
 8002114:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002116:	683b      	ldr	r3, [r7, #0]
 8002118:	681a      	ldr	r2, [r3, #0]
 800211a:	697b      	ldr	r3, [r7, #20]
 800211c:	fa22 f303 	lsr.w	r3, r2, r3
 8002120:	2b00      	cmp	r3, #0
 8002122:	f47f ae9d 	bne.w	8001e60 <HAL_GPIO_Init+0x10>
  }
}
 8002126:	bf00      	nop
 8002128:	bf00      	nop
 800212a:	371c      	adds	r7, #28
 800212c:	46bd      	mov	sp, r7
 800212e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002132:	4770      	bx	lr
 8002134:	40021000 	.word	0x40021000
 8002138:	40010000 	.word	0x40010000
 800213c:	48000400 	.word	0x48000400
 8002140:	48000800 	.word	0x48000800
 8002144:	48000c00 	.word	0x48000c00
 8002148:	48001000 	.word	0x48001000
 800214c:	48001400 	.word	0x48001400
 8002150:	40010400 	.word	0x40010400

08002154 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002154:	b480      	push	{r7}
 8002156:	b083      	sub	sp, #12
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
 800215c:	460b      	mov	r3, r1
 800215e:	807b      	strh	r3, [r7, #2]
 8002160:	4613      	mov	r3, r2
 8002162:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002164:	787b      	ldrb	r3, [r7, #1]
 8002166:	2b00      	cmp	r3, #0
 8002168:	d003      	beq.n	8002172 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800216a:	887a      	ldrh	r2, [r7, #2]
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002170:	e002      	b.n	8002178 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002172:	887a      	ldrh	r2, [r7, #2]
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002178:	bf00      	nop
 800217a:	370c      	adds	r7, #12
 800217c:	46bd      	mov	sp, r7
 800217e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002182:	4770      	bx	lr

08002184 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002184:	b480      	push	{r7}
 8002186:	b085      	sub	sp, #20
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
 800218c:	460b      	mov	r3, r1
 800218e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	695b      	ldr	r3, [r3, #20]
 8002194:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002196:	887a      	ldrh	r2, [r7, #2]
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	4013      	ands	r3, r2
 800219c:	041a      	lsls	r2, r3, #16
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	43d9      	mvns	r1, r3
 80021a2:	887b      	ldrh	r3, [r7, #2]
 80021a4:	400b      	ands	r3, r1
 80021a6:	431a      	orrs	r2, r3
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	619a      	str	r2, [r3, #24]
}
 80021ac:	bf00      	nop
 80021ae:	3714      	adds	r7, #20
 80021b0:	46bd      	mov	sp, r7
 80021b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b6:	4770      	bx	lr

080021b8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b082      	sub	sp, #8
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d101      	bne.n	80021ca <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80021c6:	2301      	movs	r3, #1
 80021c8:	e08d      	b.n	80022e6 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80021d0:	b2db      	uxtb	r3, r3
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d106      	bne.n	80021e4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	2200      	movs	r2, #0
 80021da:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80021de:	6878      	ldr	r0, [r7, #4]
 80021e0:	f7ff fb68 	bl	80018b4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	2224      	movs	r2, #36	@ 0x24
 80021e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	681a      	ldr	r2, [r3, #0]
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	f022 0201 	bic.w	r2, r2, #1
 80021fa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	685a      	ldr	r2, [r3, #4]
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002208:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	689a      	ldr	r2, [r3, #8]
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002218:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	68db      	ldr	r3, [r3, #12]
 800221e:	2b01      	cmp	r3, #1
 8002220:	d107      	bne.n	8002232 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	689a      	ldr	r2, [r3, #8]
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800222e:	609a      	str	r2, [r3, #8]
 8002230:	e006      	b.n	8002240 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	689a      	ldr	r2, [r3, #8]
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800223e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	68db      	ldr	r3, [r3, #12]
 8002244:	2b02      	cmp	r3, #2
 8002246:	d108      	bne.n	800225a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	685a      	ldr	r2, [r3, #4]
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002256:	605a      	str	r2, [r3, #4]
 8002258:	e007      	b.n	800226a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	685a      	ldr	r2, [r3, #4]
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002268:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	685b      	ldr	r3, [r3, #4]
 8002270:	687a      	ldr	r2, [r7, #4]
 8002272:	6812      	ldr	r2, [r2, #0]
 8002274:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002278:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800227c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	68da      	ldr	r2, [r3, #12]
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800228c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	691a      	ldr	r2, [r3, #16]
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	695b      	ldr	r3, [r3, #20]
 8002296:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	699b      	ldr	r3, [r3, #24]
 800229e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	430a      	orrs	r2, r1
 80022a6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	69d9      	ldr	r1, [r3, #28]
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	6a1a      	ldr	r2, [r3, #32]
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	430a      	orrs	r2, r1
 80022b6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	681a      	ldr	r2, [r3, #0]
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	f042 0201 	orr.w	r2, r2, #1
 80022c6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	2200      	movs	r2, #0
 80022cc:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	2220      	movs	r2, #32
 80022d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	2200      	movs	r2, #0
 80022da:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	2200      	movs	r2, #0
 80022e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80022e4:	2300      	movs	r3, #0
}
 80022e6:	4618      	mov	r0, r3
 80022e8:	3708      	adds	r7, #8
 80022ea:	46bd      	mov	sp, r7
 80022ec:	bd80      	pop	{r7, pc}
	...

080022f0 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b088      	sub	sp, #32
 80022f4:	af02      	add	r7, sp, #8
 80022f6:	60f8      	str	r0, [r7, #12]
 80022f8:	607a      	str	r2, [r7, #4]
 80022fa:	461a      	mov	r2, r3
 80022fc:	460b      	mov	r3, r1
 80022fe:	817b      	strh	r3, [r7, #10]
 8002300:	4613      	mov	r3, r2
 8002302:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800230a:	b2db      	uxtb	r3, r3
 800230c:	2b20      	cmp	r3, #32
 800230e:	f040 80fd 	bne.w	800250c <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002318:	2b01      	cmp	r3, #1
 800231a:	d101      	bne.n	8002320 <HAL_I2C_Master_Transmit+0x30>
 800231c:	2302      	movs	r3, #2
 800231e:	e0f6      	b.n	800250e <HAL_I2C_Master_Transmit+0x21e>
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	2201      	movs	r2, #1
 8002324:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002328:	f7ff fc80 	bl	8001c2c <HAL_GetTick>
 800232c:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800232e:	693b      	ldr	r3, [r7, #16]
 8002330:	9300      	str	r3, [sp, #0]
 8002332:	2319      	movs	r3, #25
 8002334:	2201      	movs	r2, #1
 8002336:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800233a:	68f8      	ldr	r0, [r7, #12]
 800233c:	f000 f914 	bl	8002568 <I2C_WaitOnFlagUntilTimeout>
 8002340:	4603      	mov	r3, r0
 8002342:	2b00      	cmp	r3, #0
 8002344:	d001      	beq.n	800234a <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8002346:	2301      	movs	r3, #1
 8002348:	e0e1      	b.n	800250e <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	2221      	movs	r2, #33	@ 0x21
 800234e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	2210      	movs	r2, #16
 8002356:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	2200      	movs	r2, #0
 800235e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	687a      	ldr	r2, [r7, #4]
 8002364:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	893a      	ldrh	r2, [r7, #8]
 800236a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	2200      	movs	r2, #0
 8002370:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002376:	b29b      	uxth	r3, r3
 8002378:	2bff      	cmp	r3, #255	@ 0xff
 800237a:	d906      	bls.n	800238a <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	22ff      	movs	r2, #255	@ 0xff
 8002380:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8002382:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002386:	617b      	str	r3, [r7, #20]
 8002388:	e007      	b.n	800239a <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800238e:	b29a      	uxth	r2, r3
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8002394:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002398:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d024      	beq.n	80023ec <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023a6:	781a      	ldrb	r2, [r3, #0]
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023b2:	1c5a      	adds	r2, r3, #1
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80023bc:	b29b      	uxth	r3, r3
 80023be:	3b01      	subs	r3, #1
 80023c0:	b29a      	uxth	r2, r3
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80023ca:	3b01      	subs	r3, #1
 80023cc:	b29a      	uxth	r2, r3
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80023d6:	b2db      	uxtb	r3, r3
 80023d8:	3301      	adds	r3, #1
 80023da:	b2da      	uxtb	r2, r3
 80023dc:	8979      	ldrh	r1, [r7, #10]
 80023de:	4b4e      	ldr	r3, [pc, #312]	@ (8002518 <HAL_I2C_Master_Transmit+0x228>)
 80023e0:	9300      	str	r3, [sp, #0]
 80023e2:	697b      	ldr	r3, [r7, #20]
 80023e4:	68f8      	ldr	r0, [r7, #12]
 80023e6:	f000 fa83 	bl	80028f0 <I2C_TransferConfig>
 80023ea:	e066      	b.n	80024ba <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80023f0:	b2da      	uxtb	r2, r3
 80023f2:	8979      	ldrh	r1, [r7, #10]
 80023f4:	4b48      	ldr	r3, [pc, #288]	@ (8002518 <HAL_I2C_Master_Transmit+0x228>)
 80023f6:	9300      	str	r3, [sp, #0]
 80023f8:	697b      	ldr	r3, [r7, #20]
 80023fa:	68f8      	ldr	r0, [r7, #12]
 80023fc:	f000 fa78 	bl	80028f0 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8002400:	e05b      	b.n	80024ba <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002402:	693a      	ldr	r2, [r7, #16]
 8002404:	6a39      	ldr	r1, [r7, #32]
 8002406:	68f8      	ldr	r0, [r7, #12]
 8002408:	f000 f907 	bl	800261a <I2C_WaitOnTXISFlagUntilTimeout>
 800240c:	4603      	mov	r3, r0
 800240e:	2b00      	cmp	r3, #0
 8002410:	d001      	beq.n	8002416 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8002412:	2301      	movs	r3, #1
 8002414:	e07b      	b.n	800250e <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800241a:	781a      	ldrb	r2, [r3, #0]
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002426:	1c5a      	adds	r2, r3, #1
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002430:	b29b      	uxth	r3, r3
 8002432:	3b01      	subs	r3, #1
 8002434:	b29a      	uxth	r2, r3
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800243e:	3b01      	subs	r3, #1
 8002440:	b29a      	uxth	r2, r3
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800244a:	b29b      	uxth	r3, r3
 800244c:	2b00      	cmp	r3, #0
 800244e:	d034      	beq.n	80024ba <HAL_I2C_Master_Transmit+0x1ca>
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002454:	2b00      	cmp	r3, #0
 8002456:	d130      	bne.n	80024ba <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002458:	693b      	ldr	r3, [r7, #16]
 800245a:	9300      	str	r3, [sp, #0]
 800245c:	6a3b      	ldr	r3, [r7, #32]
 800245e:	2200      	movs	r2, #0
 8002460:	2180      	movs	r1, #128	@ 0x80
 8002462:	68f8      	ldr	r0, [r7, #12]
 8002464:	f000 f880 	bl	8002568 <I2C_WaitOnFlagUntilTimeout>
 8002468:	4603      	mov	r3, r0
 800246a:	2b00      	cmp	r3, #0
 800246c:	d001      	beq.n	8002472 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 800246e:	2301      	movs	r3, #1
 8002470:	e04d      	b.n	800250e <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002476:	b29b      	uxth	r3, r3
 8002478:	2bff      	cmp	r3, #255	@ 0xff
 800247a:	d90e      	bls.n	800249a <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	22ff      	movs	r2, #255	@ 0xff
 8002480:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002486:	b2da      	uxtb	r2, r3
 8002488:	8979      	ldrh	r1, [r7, #10]
 800248a:	2300      	movs	r3, #0
 800248c:	9300      	str	r3, [sp, #0]
 800248e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002492:	68f8      	ldr	r0, [r7, #12]
 8002494:	f000 fa2c 	bl	80028f0 <I2C_TransferConfig>
 8002498:	e00f      	b.n	80024ba <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800249e:	b29a      	uxth	r2, r3
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80024a8:	b2da      	uxtb	r2, r3
 80024aa:	8979      	ldrh	r1, [r7, #10]
 80024ac:	2300      	movs	r3, #0
 80024ae:	9300      	str	r3, [sp, #0]
 80024b0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80024b4:	68f8      	ldr	r0, [r7, #12]
 80024b6:	f000 fa1b 	bl	80028f0 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80024be:	b29b      	uxth	r3, r3
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d19e      	bne.n	8002402 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80024c4:	693a      	ldr	r2, [r7, #16]
 80024c6:	6a39      	ldr	r1, [r7, #32]
 80024c8:	68f8      	ldr	r0, [r7, #12]
 80024ca:	f000 f8ed 	bl	80026a8 <I2C_WaitOnSTOPFlagUntilTimeout>
 80024ce:	4603      	mov	r3, r0
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d001      	beq.n	80024d8 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 80024d4:	2301      	movs	r3, #1
 80024d6:	e01a      	b.n	800250e <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	2220      	movs	r2, #32
 80024de:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	6859      	ldr	r1, [r3, #4]
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	681a      	ldr	r2, [r3, #0]
 80024ea:	4b0c      	ldr	r3, [pc, #48]	@ (800251c <HAL_I2C_Master_Transmit+0x22c>)
 80024ec:	400b      	ands	r3, r1
 80024ee:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	2220      	movs	r2, #32
 80024f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	2200      	movs	r2, #0
 80024fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	2200      	movs	r2, #0
 8002504:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002508:	2300      	movs	r3, #0
 800250a:	e000      	b.n	800250e <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 800250c:	2302      	movs	r3, #2
  }
}
 800250e:	4618      	mov	r0, r3
 8002510:	3718      	adds	r7, #24
 8002512:	46bd      	mov	sp, r7
 8002514:	bd80      	pop	{r7, pc}
 8002516:	bf00      	nop
 8002518:	80002000 	.word	0x80002000
 800251c:	fe00e800 	.word	0xfe00e800

08002520 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002520:	b480      	push	{r7}
 8002522:	b083      	sub	sp, #12
 8002524:	af00      	add	r7, sp, #0
 8002526:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	699b      	ldr	r3, [r3, #24]
 800252e:	f003 0302 	and.w	r3, r3, #2
 8002532:	2b02      	cmp	r3, #2
 8002534:	d103      	bne.n	800253e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	2200      	movs	r2, #0
 800253c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	699b      	ldr	r3, [r3, #24]
 8002544:	f003 0301 	and.w	r3, r3, #1
 8002548:	2b01      	cmp	r3, #1
 800254a:	d007      	beq.n	800255c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	699a      	ldr	r2, [r3, #24]
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	f042 0201 	orr.w	r2, r2, #1
 800255a:	619a      	str	r2, [r3, #24]
  }
}
 800255c:	bf00      	nop
 800255e:	370c      	adds	r7, #12
 8002560:	46bd      	mov	sp, r7
 8002562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002566:	4770      	bx	lr

08002568 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	b084      	sub	sp, #16
 800256c:	af00      	add	r7, sp, #0
 800256e:	60f8      	str	r0, [r7, #12]
 8002570:	60b9      	str	r1, [r7, #8]
 8002572:	603b      	str	r3, [r7, #0]
 8002574:	4613      	mov	r3, r2
 8002576:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002578:	e03b      	b.n	80025f2 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800257a:	69ba      	ldr	r2, [r7, #24]
 800257c:	6839      	ldr	r1, [r7, #0]
 800257e:	68f8      	ldr	r0, [r7, #12]
 8002580:	f000 f8d6 	bl	8002730 <I2C_IsErrorOccurred>
 8002584:	4603      	mov	r3, r0
 8002586:	2b00      	cmp	r3, #0
 8002588:	d001      	beq.n	800258e <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800258a:	2301      	movs	r3, #1
 800258c:	e041      	b.n	8002612 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800258e:	683b      	ldr	r3, [r7, #0]
 8002590:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002594:	d02d      	beq.n	80025f2 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002596:	f7ff fb49 	bl	8001c2c <HAL_GetTick>
 800259a:	4602      	mov	r2, r0
 800259c:	69bb      	ldr	r3, [r7, #24]
 800259e:	1ad3      	subs	r3, r2, r3
 80025a0:	683a      	ldr	r2, [r7, #0]
 80025a2:	429a      	cmp	r2, r3
 80025a4:	d302      	bcc.n	80025ac <I2C_WaitOnFlagUntilTimeout+0x44>
 80025a6:	683b      	ldr	r3, [r7, #0]
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d122      	bne.n	80025f2 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	699a      	ldr	r2, [r3, #24]
 80025b2:	68bb      	ldr	r3, [r7, #8]
 80025b4:	4013      	ands	r3, r2
 80025b6:	68ba      	ldr	r2, [r7, #8]
 80025b8:	429a      	cmp	r2, r3
 80025ba:	bf0c      	ite	eq
 80025bc:	2301      	moveq	r3, #1
 80025be:	2300      	movne	r3, #0
 80025c0:	b2db      	uxtb	r3, r3
 80025c2:	461a      	mov	r2, r3
 80025c4:	79fb      	ldrb	r3, [r7, #7]
 80025c6:	429a      	cmp	r2, r3
 80025c8:	d113      	bne.n	80025f2 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025ce:	f043 0220 	orr.w	r2, r3, #32
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	2220      	movs	r2, #32
 80025da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	2200      	movs	r2, #0
 80025e2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	2200      	movs	r2, #0
 80025ea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80025ee:	2301      	movs	r3, #1
 80025f0:	e00f      	b.n	8002612 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	699a      	ldr	r2, [r3, #24]
 80025f8:	68bb      	ldr	r3, [r7, #8]
 80025fa:	4013      	ands	r3, r2
 80025fc:	68ba      	ldr	r2, [r7, #8]
 80025fe:	429a      	cmp	r2, r3
 8002600:	bf0c      	ite	eq
 8002602:	2301      	moveq	r3, #1
 8002604:	2300      	movne	r3, #0
 8002606:	b2db      	uxtb	r3, r3
 8002608:	461a      	mov	r2, r3
 800260a:	79fb      	ldrb	r3, [r7, #7]
 800260c:	429a      	cmp	r2, r3
 800260e:	d0b4      	beq.n	800257a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002610:	2300      	movs	r3, #0
}
 8002612:	4618      	mov	r0, r3
 8002614:	3710      	adds	r7, #16
 8002616:	46bd      	mov	sp, r7
 8002618:	bd80      	pop	{r7, pc}

0800261a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800261a:	b580      	push	{r7, lr}
 800261c:	b084      	sub	sp, #16
 800261e:	af00      	add	r7, sp, #0
 8002620:	60f8      	str	r0, [r7, #12]
 8002622:	60b9      	str	r1, [r7, #8]
 8002624:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002626:	e033      	b.n	8002690 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002628:	687a      	ldr	r2, [r7, #4]
 800262a:	68b9      	ldr	r1, [r7, #8]
 800262c:	68f8      	ldr	r0, [r7, #12]
 800262e:	f000 f87f 	bl	8002730 <I2C_IsErrorOccurred>
 8002632:	4603      	mov	r3, r0
 8002634:	2b00      	cmp	r3, #0
 8002636:	d001      	beq.n	800263c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002638:	2301      	movs	r3, #1
 800263a:	e031      	b.n	80026a0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800263c:	68bb      	ldr	r3, [r7, #8]
 800263e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002642:	d025      	beq.n	8002690 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002644:	f7ff faf2 	bl	8001c2c <HAL_GetTick>
 8002648:	4602      	mov	r2, r0
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	1ad3      	subs	r3, r2, r3
 800264e:	68ba      	ldr	r2, [r7, #8]
 8002650:	429a      	cmp	r2, r3
 8002652:	d302      	bcc.n	800265a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002654:	68bb      	ldr	r3, [r7, #8]
 8002656:	2b00      	cmp	r3, #0
 8002658:	d11a      	bne.n	8002690 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	699b      	ldr	r3, [r3, #24]
 8002660:	f003 0302 	and.w	r3, r3, #2
 8002664:	2b02      	cmp	r3, #2
 8002666:	d013      	beq.n	8002690 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800266c:	f043 0220 	orr.w	r2, r3, #32
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	2220      	movs	r2, #32
 8002678:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	2200      	movs	r2, #0
 8002680:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	2200      	movs	r2, #0
 8002688:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800268c:	2301      	movs	r3, #1
 800268e:	e007      	b.n	80026a0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	699b      	ldr	r3, [r3, #24]
 8002696:	f003 0302 	and.w	r3, r3, #2
 800269a:	2b02      	cmp	r3, #2
 800269c:	d1c4      	bne.n	8002628 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800269e:	2300      	movs	r3, #0
}
 80026a0:	4618      	mov	r0, r3
 80026a2:	3710      	adds	r7, #16
 80026a4:	46bd      	mov	sp, r7
 80026a6:	bd80      	pop	{r7, pc}

080026a8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	b084      	sub	sp, #16
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	60f8      	str	r0, [r7, #12]
 80026b0:	60b9      	str	r1, [r7, #8]
 80026b2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80026b4:	e02f      	b.n	8002716 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80026b6:	687a      	ldr	r2, [r7, #4]
 80026b8:	68b9      	ldr	r1, [r7, #8]
 80026ba:	68f8      	ldr	r0, [r7, #12]
 80026bc:	f000 f838 	bl	8002730 <I2C_IsErrorOccurred>
 80026c0:	4603      	mov	r3, r0
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d001      	beq.n	80026ca <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80026c6:	2301      	movs	r3, #1
 80026c8:	e02d      	b.n	8002726 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80026ca:	f7ff faaf 	bl	8001c2c <HAL_GetTick>
 80026ce:	4602      	mov	r2, r0
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	1ad3      	subs	r3, r2, r3
 80026d4:	68ba      	ldr	r2, [r7, #8]
 80026d6:	429a      	cmp	r2, r3
 80026d8:	d302      	bcc.n	80026e0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80026da:	68bb      	ldr	r3, [r7, #8]
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d11a      	bne.n	8002716 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	699b      	ldr	r3, [r3, #24]
 80026e6:	f003 0320 	and.w	r3, r3, #32
 80026ea:	2b20      	cmp	r3, #32
 80026ec:	d013      	beq.n	8002716 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026f2:	f043 0220 	orr.w	r2, r3, #32
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	2220      	movs	r2, #32
 80026fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	2200      	movs	r2, #0
 8002706:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	2200      	movs	r2, #0
 800270e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8002712:	2301      	movs	r3, #1
 8002714:	e007      	b.n	8002726 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	699b      	ldr	r3, [r3, #24]
 800271c:	f003 0320 	and.w	r3, r3, #32
 8002720:	2b20      	cmp	r3, #32
 8002722:	d1c8      	bne.n	80026b6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002724:	2300      	movs	r3, #0
}
 8002726:	4618      	mov	r0, r3
 8002728:	3710      	adds	r7, #16
 800272a:	46bd      	mov	sp, r7
 800272c:	bd80      	pop	{r7, pc}
	...

08002730 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002730:	b580      	push	{r7, lr}
 8002732:	b08a      	sub	sp, #40	@ 0x28
 8002734:	af00      	add	r7, sp, #0
 8002736:	60f8      	str	r0, [r7, #12]
 8002738:	60b9      	str	r1, [r7, #8]
 800273a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800273c:	2300      	movs	r3, #0
 800273e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	699b      	ldr	r3, [r3, #24]
 8002748:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800274a:	2300      	movs	r3, #0
 800274c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002752:	69bb      	ldr	r3, [r7, #24]
 8002754:	f003 0310 	and.w	r3, r3, #16
 8002758:	2b00      	cmp	r3, #0
 800275a:	d068      	beq.n	800282e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	2210      	movs	r2, #16
 8002762:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002764:	e049      	b.n	80027fa <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002766:	68bb      	ldr	r3, [r7, #8]
 8002768:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800276c:	d045      	beq.n	80027fa <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800276e:	f7ff fa5d 	bl	8001c2c <HAL_GetTick>
 8002772:	4602      	mov	r2, r0
 8002774:	69fb      	ldr	r3, [r7, #28]
 8002776:	1ad3      	subs	r3, r2, r3
 8002778:	68ba      	ldr	r2, [r7, #8]
 800277a:	429a      	cmp	r2, r3
 800277c:	d302      	bcc.n	8002784 <I2C_IsErrorOccurred+0x54>
 800277e:	68bb      	ldr	r3, [r7, #8]
 8002780:	2b00      	cmp	r3, #0
 8002782:	d13a      	bne.n	80027fa <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	685b      	ldr	r3, [r3, #4]
 800278a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800278e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002796:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	699b      	ldr	r3, [r3, #24]
 800279e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80027a2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80027a6:	d121      	bne.n	80027ec <I2C_IsErrorOccurred+0xbc>
 80027a8:	697b      	ldr	r3, [r7, #20]
 80027aa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80027ae:	d01d      	beq.n	80027ec <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80027b0:	7cfb      	ldrb	r3, [r7, #19]
 80027b2:	2b20      	cmp	r3, #32
 80027b4:	d01a      	beq.n	80027ec <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	685a      	ldr	r2, [r3, #4]
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80027c4:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80027c6:	f7ff fa31 	bl	8001c2c <HAL_GetTick>
 80027ca:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80027cc:	e00e      	b.n	80027ec <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80027ce:	f7ff fa2d 	bl	8001c2c <HAL_GetTick>
 80027d2:	4602      	mov	r2, r0
 80027d4:	69fb      	ldr	r3, [r7, #28]
 80027d6:	1ad3      	subs	r3, r2, r3
 80027d8:	2b19      	cmp	r3, #25
 80027da:	d907      	bls.n	80027ec <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80027dc:	6a3b      	ldr	r3, [r7, #32]
 80027de:	f043 0320 	orr.w	r3, r3, #32
 80027e2:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80027e4:	2301      	movs	r3, #1
 80027e6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80027ea:	e006      	b.n	80027fa <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	699b      	ldr	r3, [r3, #24]
 80027f2:	f003 0320 	and.w	r3, r3, #32
 80027f6:	2b20      	cmp	r3, #32
 80027f8:	d1e9      	bne.n	80027ce <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	699b      	ldr	r3, [r3, #24]
 8002800:	f003 0320 	and.w	r3, r3, #32
 8002804:	2b20      	cmp	r3, #32
 8002806:	d003      	beq.n	8002810 <I2C_IsErrorOccurred+0xe0>
 8002808:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800280c:	2b00      	cmp	r3, #0
 800280e:	d0aa      	beq.n	8002766 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002810:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002814:	2b00      	cmp	r3, #0
 8002816:	d103      	bne.n	8002820 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	2220      	movs	r2, #32
 800281e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002820:	6a3b      	ldr	r3, [r7, #32]
 8002822:	f043 0304 	orr.w	r3, r3, #4
 8002826:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002828:	2301      	movs	r3, #1
 800282a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	699b      	ldr	r3, [r3, #24]
 8002834:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002836:	69bb      	ldr	r3, [r7, #24]
 8002838:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800283c:	2b00      	cmp	r3, #0
 800283e:	d00b      	beq.n	8002858 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002840:	6a3b      	ldr	r3, [r7, #32]
 8002842:	f043 0301 	orr.w	r3, r3, #1
 8002846:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002850:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002852:	2301      	movs	r3, #1
 8002854:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002858:	69bb      	ldr	r3, [r7, #24]
 800285a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800285e:	2b00      	cmp	r3, #0
 8002860:	d00b      	beq.n	800287a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002862:	6a3b      	ldr	r3, [r7, #32]
 8002864:	f043 0308 	orr.w	r3, r3, #8
 8002868:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002872:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002874:	2301      	movs	r3, #1
 8002876:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800287a:	69bb      	ldr	r3, [r7, #24]
 800287c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002880:	2b00      	cmp	r3, #0
 8002882:	d00b      	beq.n	800289c <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002884:	6a3b      	ldr	r3, [r7, #32]
 8002886:	f043 0302 	orr.w	r3, r3, #2
 800288a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002894:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002896:	2301      	movs	r3, #1
 8002898:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800289c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d01c      	beq.n	80028de <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80028a4:	68f8      	ldr	r0, [r7, #12]
 80028a6:	f7ff fe3b 	bl	8002520 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	6859      	ldr	r1, [r3, #4]
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	681a      	ldr	r2, [r3, #0]
 80028b4:	4b0d      	ldr	r3, [pc, #52]	@ (80028ec <I2C_IsErrorOccurred+0x1bc>)
 80028b6:	400b      	ands	r3, r1
 80028b8:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80028be:	6a3b      	ldr	r3, [r7, #32]
 80028c0:	431a      	orrs	r2, r3
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	2220      	movs	r2, #32
 80028ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	2200      	movs	r2, #0
 80028d2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	2200      	movs	r2, #0
 80028da:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80028de:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80028e2:	4618      	mov	r0, r3
 80028e4:	3728      	adds	r7, #40	@ 0x28
 80028e6:	46bd      	mov	sp, r7
 80028e8:	bd80      	pop	{r7, pc}
 80028ea:	bf00      	nop
 80028ec:	fe00e800 	.word	0xfe00e800

080028f0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80028f0:	b480      	push	{r7}
 80028f2:	b087      	sub	sp, #28
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	60f8      	str	r0, [r7, #12]
 80028f8:	607b      	str	r3, [r7, #4]
 80028fa:	460b      	mov	r3, r1
 80028fc:	817b      	strh	r3, [r7, #10]
 80028fe:	4613      	mov	r3, r2
 8002900:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002902:	897b      	ldrh	r3, [r7, #10]
 8002904:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002908:	7a7b      	ldrb	r3, [r7, #9]
 800290a:	041b      	lsls	r3, r3, #16
 800290c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002910:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002916:	6a3b      	ldr	r3, [r7, #32]
 8002918:	4313      	orrs	r3, r2
 800291a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800291e:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	685a      	ldr	r2, [r3, #4]
 8002926:	6a3b      	ldr	r3, [r7, #32]
 8002928:	0d5b      	lsrs	r3, r3, #21
 800292a:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800292e:	4b08      	ldr	r3, [pc, #32]	@ (8002950 <I2C_TransferConfig+0x60>)
 8002930:	430b      	orrs	r3, r1
 8002932:	43db      	mvns	r3, r3
 8002934:	ea02 0103 	and.w	r1, r2, r3
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	697a      	ldr	r2, [r7, #20]
 800293e:	430a      	orrs	r2, r1
 8002940:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002942:	bf00      	nop
 8002944:	371c      	adds	r7, #28
 8002946:	46bd      	mov	sp, r7
 8002948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294c:	4770      	bx	lr
 800294e:	bf00      	nop
 8002950:	03ff63ff 	.word	0x03ff63ff

08002954 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002954:	b480      	push	{r7}
 8002956:	b083      	sub	sp, #12
 8002958:	af00      	add	r7, sp, #0
 800295a:	6078      	str	r0, [r7, #4]
 800295c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002964:	b2db      	uxtb	r3, r3
 8002966:	2b20      	cmp	r3, #32
 8002968:	d138      	bne.n	80029dc <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002970:	2b01      	cmp	r3, #1
 8002972:	d101      	bne.n	8002978 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002974:	2302      	movs	r3, #2
 8002976:	e032      	b.n	80029de <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	2201      	movs	r2, #1
 800297c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	2224      	movs	r2, #36	@ 0x24
 8002984:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	681a      	ldr	r2, [r3, #0]
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f022 0201 	bic.w	r2, r2, #1
 8002996:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	681a      	ldr	r2, [r3, #0]
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80029a6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	6819      	ldr	r1, [r3, #0]
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	683a      	ldr	r2, [r7, #0]
 80029b4:	430a      	orrs	r2, r1
 80029b6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	681a      	ldr	r2, [r3, #0]
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	f042 0201 	orr.w	r2, r2, #1
 80029c6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	2220      	movs	r2, #32
 80029cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	2200      	movs	r2, #0
 80029d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80029d8:	2300      	movs	r3, #0
 80029da:	e000      	b.n	80029de <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80029dc:	2302      	movs	r3, #2
  }
}
 80029de:	4618      	mov	r0, r3
 80029e0:	370c      	adds	r7, #12
 80029e2:	46bd      	mov	sp, r7
 80029e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e8:	4770      	bx	lr

080029ea <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80029ea:	b480      	push	{r7}
 80029ec:	b085      	sub	sp, #20
 80029ee:	af00      	add	r7, sp, #0
 80029f0:	6078      	str	r0, [r7, #4]
 80029f2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80029fa:	b2db      	uxtb	r3, r3
 80029fc:	2b20      	cmp	r3, #32
 80029fe:	d139      	bne.n	8002a74 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002a06:	2b01      	cmp	r3, #1
 8002a08:	d101      	bne.n	8002a0e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002a0a:	2302      	movs	r3, #2
 8002a0c:	e033      	b.n	8002a76 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	2201      	movs	r2, #1
 8002a12:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	2224      	movs	r2, #36	@ 0x24
 8002a1a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	681a      	ldr	r2, [r3, #0]
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	f022 0201 	bic.w	r2, r2, #1
 8002a2c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002a3c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002a3e:	683b      	ldr	r3, [r7, #0]
 8002a40:	021b      	lsls	r3, r3, #8
 8002a42:	68fa      	ldr	r2, [r7, #12]
 8002a44:	4313      	orrs	r3, r2
 8002a46:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	68fa      	ldr	r2, [r7, #12]
 8002a4e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	681a      	ldr	r2, [r3, #0]
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f042 0201 	orr.w	r2, r2, #1
 8002a5e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	2220      	movs	r2, #32
 8002a64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	2200      	movs	r2, #0
 8002a6c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002a70:	2300      	movs	r3, #0
 8002a72:	e000      	b.n	8002a76 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002a74:	2302      	movs	r3, #2
  }
}
 8002a76:	4618      	mov	r0, r3
 8002a78:	3714      	adds	r7, #20
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a80:	4770      	bx	lr
	...

08002a84 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002a84:	b480      	push	{r7}
 8002a86:	b085      	sub	sp, #20
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d141      	bne.n	8002b16 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002a92:	4b4b      	ldr	r3, [pc, #300]	@ (8002bc0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002a9a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002a9e:	d131      	bne.n	8002b04 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002aa0:	4b47      	ldr	r3, [pc, #284]	@ (8002bc0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002aa2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002aa6:	4a46      	ldr	r2, [pc, #280]	@ (8002bc0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002aa8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002aac:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002ab0:	4b43      	ldr	r3, [pc, #268]	@ (8002bc0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002ab8:	4a41      	ldr	r2, [pc, #260]	@ (8002bc0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002aba:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002abe:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002ac0:	4b40      	ldr	r3, [pc, #256]	@ (8002bc4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	2232      	movs	r2, #50	@ 0x32
 8002ac6:	fb02 f303 	mul.w	r3, r2, r3
 8002aca:	4a3f      	ldr	r2, [pc, #252]	@ (8002bc8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002acc:	fba2 2303 	umull	r2, r3, r2, r3
 8002ad0:	0c9b      	lsrs	r3, r3, #18
 8002ad2:	3301      	adds	r3, #1
 8002ad4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002ad6:	e002      	b.n	8002ade <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	3b01      	subs	r3, #1
 8002adc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002ade:	4b38      	ldr	r3, [pc, #224]	@ (8002bc0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ae0:	695b      	ldr	r3, [r3, #20]
 8002ae2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ae6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002aea:	d102      	bne.n	8002af2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d1f2      	bne.n	8002ad8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002af2:	4b33      	ldr	r3, [pc, #204]	@ (8002bc0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002af4:	695b      	ldr	r3, [r3, #20]
 8002af6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002afa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002afe:	d158      	bne.n	8002bb2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002b00:	2303      	movs	r3, #3
 8002b02:	e057      	b.n	8002bb4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002b04:	4b2e      	ldr	r3, [pc, #184]	@ (8002bc0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b06:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002b0a:	4a2d      	ldr	r2, [pc, #180]	@ (8002bc0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b0c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002b10:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002b14:	e04d      	b.n	8002bb2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002b1c:	d141      	bne.n	8002ba2 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002b1e:	4b28      	ldr	r3, [pc, #160]	@ (8002bc0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002b26:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002b2a:	d131      	bne.n	8002b90 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002b2c:	4b24      	ldr	r3, [pc, #144]	@ (8002bc0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b2e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002b32:	4a23      	ldr	r2, [pc, #140]	@ (8002bc0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b34:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b38:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002b3c:	4b20      	ldr	r3, [pc, #128]	@ (8002bc0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002b44:	4a1e      	ldr	r2, [pc, #120]	@ (8002bc0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b46:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002b4a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002b4c:	4b1d      	ldr	r3, [pc, #116]	@ (8002bc4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	2232      	movs	r2, #50	@ 0x32
 8002b52:	fb02 f303 	mul.w	r3, r2, r3
 8002b56:	4a1c      	ldr	r2, [pc, #112]	@ (8002bc8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002b58:	fba2 2303 	umull	r2, r3, r2, r3
 8002b5c:	0c9b      	lsrs	r3, r3, #18
 8002b5e:	3301      	adds	r3, #1
 8002b60:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002b62:	e002      	b.n	8002b6a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	3b01      	subs	r3, #1
 8002b68:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002b6a:	4b15      	ldr	r3, [pc, #84]	@ (8002bc0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b6c:	695b      	ldr	r3, [r3, #20]
 8002b6e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b72:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002b76:	d102      	bne.n	8002b7e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d1f2      	bne.n	8002b64 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002b7e:	4b10      	ldr	r3, [pc, #64]	@ (8002bc0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b80:	695b      	ldr	r3, [r3, #20]
 8002b82:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b86:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002b8a:	d112      	bne.n	8002bb2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002b8c:	2303      	movs	r3, #3
 8002b8e:	e011      	b.n	8002bb4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002b90:	4b0b      	ldr	r3, [pc, #44]	@ (8002bc0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b92:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002b96:	4a0a      	ldr	r2, [pc, #40]	@ (8002bc0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b98:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b9c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002ba0:	e007      	b.n	8002bb2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002ba2:	4b07      	ldr	r3, [pc, #28]	@ (8002bc0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002baa:	4a05      	ldr	r2, [pc, #20]	@ (8002bc0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002bac:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002bb0:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8002bb2:	2300      	movs	r3, #0
}
 8002bb4:	4618      	mov	r0, r3
 8002bb6:	3714      	adds	r7, #20
 8002bb8:	46bd      	mov	sp, r7
 8002bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bbe:	4770      	bx	lr
 8002bc0:	40007000 	.word	0x40007000
 8002bc4:	20000000 	.word	0x20000000
 8002bc8:	431bde83 	.word	0x431bde83

08002bcc <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8002bcc:	b480      	push	{r7}
 8002bce:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8002bd0:	4b05      	ldr	r3, [pc, #20]	@ (8002be8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8002bd2:	689b      	ldr	r3, [r3, #8]
 8002bd4:	4a04      	ldr	r2, [pc, #16]	@ (8002be8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8002bd6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002bda:	6093      	str	r3, [r2, #8]
}
 8002bdc:	bf00      	nop
 8002bde:	46bd      	mov	sp, r7
 8002be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be4:	4770      	bx	lr
 8002be6:	bf00      	nop
 8002be8:	40007000 	.word	0x40007000

08002bec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002bec:	b580      	push	{r7, lr}
 8002bee:	b088      	sub	sp, #32
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d101      	bne.n	8002bfe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002bfa:	2301      	movs	r3, #1
 8002bfc:	e2fe      	b.n	80031fc <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f003 0301 	and.w	r3, r3, #1
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d075      	beq.n	8002cf6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002c0a:	4b97      	ldr	r3, [pc, #604]	@ (8002e68 <HAL_RCC_OscConfig+0x27c>)
 8002c0c:	689b      	ldr	r3, [r3, #8]
 8002c0e:	f003 030c 	and.w	r3, r3, #12
 8002c12:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002c14:	4b94      	ldr	r3, [pc, #592]	@ (8002e68 <HAL_RCC_OscConfig+0x27c>)
 8002c16:	68db      	ldr	r3, [r3, #12]
 8002c18:	f003 0303 	and.w	r3, r3, #3
 8002c1c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8002c1e:	69bb      	ldr	r3, [r7, #24]
 8002c20:	2b0c      	cmp	r3, #12
 8002c22:	d102      	bne.n	8002c2a <HAL_RCC_OscConfig+0x3e>
 8002c24:	697b      	ldr	r3, [r7, #20]
 8002c26:	2b03      	cmp	r3, #3
 8002c28:	d002      	beq.n	8002c30 <HAL_RCC_OscConfig+0x44>
 8002c2a:	69bb      	ldr	r3, [r7, #24]
 8002c2c:	2b08      	cmp	r3, #8
 8002c2e:	d10b      	bne.n	8002c48 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c30:	4b8d      	ldr	r3, [pc, #564]	@ (8002e68 <HAL_RCC_OscConfig+0x27c>)
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d05b      	beq.n	8002cf4 <HAL_RCC_OscConfig+0x108>
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	685b      	ldr	r3, [r3, #4]
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d157      	bne.n	8002cf4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002c44:	2301      	movs	r3, #1
 8002c46:	e2d9      	b.n	80031fc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	685b      	ldr	r3, [r3, #4]
 8002c4c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002c50:	d106      	bne.n	8002c60 <HAL_RCC_OscConfig+0x74>
 8002c52:	4b85      	ldr	r3, [pc, #532]	@ (8002e68 <HAL_RCC_OscConfig+0x27c>)
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	4a84      	ldr	r2, [pc, #528]	@ (8002e68 <HAL_RCC_OscConfig+0x27c>)
 8002c58:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c5c:	6013      	str	r3, [r2, #0]
 8002c5e:	e01d      	b.n	8002c9c <HAL_RCC_OscConfig+0xb0>
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	685b      	ldr	r3, [r3, #4]
 8002c64:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002c68:	d10c      	bne.n	8002c84 <HAL_RCC_OscConfig+0x98>
 8002c6a:	4b7f      	ldr	r3, [pc, #508]	@ (8002e68 <HAL_RCC_OscConfig+0x27c>)
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	4a7e      	ldr	r2, [pc, #504]	@ (8002e68 <HAL_RCC_OscConfig+0x27c>)
 8002c70:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002c74:	6013      	str	r3, [r2, #0]
 8002c76:	4b7c      	ldr	r3, [pc, #496]	@ (8002e68 <HAL_RCC_OscConfig+0x27c>)
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	4a7b      	ldr	r2, [pc, #492]	@ (8002e68 <HAL_RCC_OscConfig+0x27c>)
 8002c7c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c80:	6013      	str	r3, [r2, #0]
 8002c82:	e00b      	b.n	8002c9c <HAL_RCC_OscConfig+0xb0>
 8002c84:	4b78      	ldr	r3, [pc, #480]	@ (8002e68 <HAL_RCC_OscConfig+0x27c>)
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	4a77      	ldr	r2, [pc, #476]	@ (8002e68 <HAL_RCC_OscConfig+0x27c>)
 8002c8a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002c8e:	6013      	str	r3, [r2, #0]
 8002c90:	4b75      	ldr	r3, [pc, #468]	@ (8002e68 <HAL_RCC_OscConfig+0x27c>)
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	4a74      	ldr	r2, [pc, #464]	@ (8002e68 <HAL_RCC_OscConfig+0x27c>)
 8002c96:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002c9a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	685b      	ldr	r3, [r3, #4]
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d013      	beq.n	8002ccc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ca4:	f7fe ffc2 	bl	8001c2c <HAL_GetTick>
 8002ca8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002caa:	e008      	b.n	8002cbe <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002cac:	f7fe ffbe 	bl	8001c2c <HAL_GetTick>
 8002cb0:	4602      	mov	r2, r0
 8002cb2:	693b      	ldr	r3, [r7, #16]
 8002cb4:	1ad3      	subs	r3, r2, r3
 8002cb6:	2b64      	cmp	r3, #100	@ 0x64
 8002cb8:	d901      	bls.n	8002cbe <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002cba:	2303      	movs	r3, #3
 8002cbc:	e29e      	b.n	80031fc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002cbe:	4b6a      	ldr	r3, [pc, #424]	@ (8002e68 <HAL_RCC_OscConfig+0x27c>)
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d0f0      	beq.n	8002cac <HAL_RCC_OscConfig+0xc0>
 8002cca:	e014      	b.n	8002cf6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ccc:	f7fe ffae 	bl	8001c2c <HAL_GetTick>
 8002cd0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002cd2:	e008      	b.n	8002ce6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002cd4:	f7fe ffaa 	bl	8001c2c <HAL_GetTick>
 8002cd8:	4602      	mov	r2, r0
 8002cda:	693b      	ldr	r3, [r7, #16]
 8002cdc:	1ad3      	subs	r3, r2, r3
 8002cde:	2b64      	cmp	r3, #100	@ 0x64
 8002ce0:	d901      	bls.n	8002ce6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002ce2:	2303      	movs	r3, #3
 8002ce4:	e28a      	b.n	80031fc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002ce6:	4b60      	ldr	r3, [pc, #384]	@ (8002e68 <HAL_RCC_OscConfig+0x27c>)
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d1f0      	bne.n	8002cd4 <HAL_RCC_OscConfig+0xe8>
 8002cf2:	e000      	b.n	8002cf6 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002cf4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f003 0302 	and.w	r3, r3, #2
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d075      	beq.n	8002dee <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002d02:	4b59      	ldr	r3, [pc, #356]	@ (8002e68 <HAL_RCC_OscConfig+0x27c>)
 8002d04:	689b      	ldr	r3, [r3, #8]
 8002d06:	f003 030c 	and.w	r3, r3, #12
 8002d0a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002d0c:	4b56      	ldr	r3, [pc, #344]	@ (8002e68 <HAL_RCC_OscConfig+0x27c>)
 8002d0e:	68db      	ldr	r3, [r3, #12]
 8002d10:	f003 0303 	and.w	r3, r3, #3
 8002d14:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8002d16:	69bb      	ldr	r3, [r7, #24]
 8002d18:	2b0c      	cmp	r3, #12
 8002d1a:	d102      	bne.n	8002d22 <HAL_RCC_OscConfig+0x136>
 8002d1c:	697b      	ldr	r3, [r7, #20]
 8002d1e:	2b02      	cmp	r3, #2
 8002d20:	d002      	beq.n	8002d28 <HAL_RCC_OscConfig+0x13c>
 8002d22:	69bb      	ldr	r3, [r7, #24]
 8002d24:	2b04      	cmp	r3, #4
 8002d26:	d11f      	bne.n	8002d68 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002d28:	4b4f      	ldr	r3, [pc, #316]	@ (8002e68 <HAL_RCC_OscConfig+0x27c>)
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d005      	beq.n	8002d40 <HAL_RCC_OscConfig+0x154>
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	68db      	ldr	r3, [r3, #12]
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d101      	bne.n	8002d40 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8002d3c:	2301      	movs	r3, #1
 8002d3e:	e25d      	b.n	80031fc <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d40:	4b49      	ldr	r3, [pc, #292]	@ (8002e68 <HAL_RCC_OscConfig+0x27c>)
 8002d42:	685b      	ldr	r3, [r3, #4]
 8002d44:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	691b      	ldr	r3, [r3, #16]
 8002d4c:	061b      	lsls	r3, r3, #24
 8002d4e:	4946      	ldr	r1, [pc, #280]	@ (8002e68 <HAL_RCC_OscConfig+0x27c>)
 8002d50:	4313      	orrs	r3, r2
 8002d52:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002d54:	4b45      	ldr	r3, [pc, #276]	@ (8002e6c <HAL_RCC_OscConfig+0x280>)
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	4618      	mov	r0, r3
 8002d5a:	f7fe ff1b 	bl	8001b94 <HAL_InitTick>
 8002d5e:	4603      	mov	r3, r0
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d043      	beq.n	8002dec <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8002d64:	2301      	movs	r3, #1
 8002d66:	e249      	b.n	80031fc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	68db      	ldr	r3, [r3, #12]
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d023      	beq.n	8002db8 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002d70:	4b3d      	ldr	r3, [pc, #244]	@ (8002e68 <HAL_RCC_OscConfig+0x27c>)
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	4a3c      	ldr	r2, [pc, #240]	@ (8002e68 <HAL_RCC_OscConfig+0x27c>)
 8002d76:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002d7a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d7c:	f7fe ff56 	bl	8001c2c <HAL_GetTick>
 8002d80:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002d82:	e008      	b.n	8002d96 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d84:	f7fe ff52 	bl	8001c2c <HAL_GetTick>
 8002d88:	4602      	mov	r2, r0
 8002d8a:	693b      	ldr	r3, [r7, #16]
 8002d8c:	1ad3      	subs	r3, r2, r3
 8002d8e:	2b02      	cmp	r3, #2
 8002d90:	d901      	bls.n	8002d96 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8002d92:	2303      	movs	r3, #3
 8002d94:	e232      	b.n	80031fc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002d96:	4b34      	ldr	r3, [pc, #208]	@ (8002e68 <HAL_RCC_OscConfig+0x27c>)
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d0f0      	beq.n	8002d84 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002da2:	4b31      	ldr	r3, [pc, #196]	@ (8002e68 <HAL_RCC_OscConfig+0x27c>)
 8002da4:	685b      	ldr	r3, [r3, #4]
 8002da6:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	691b      	ldr	r3, [r3, #16]
 8002dae:	061b      	lsls	r3, r3, #24
 8002db0:	492d      	ldr	r1, [pc, #180]	@ (8002e68 <HAL_RCC_OscConfig+0x27c>)
 8002db2:	4313      	orrs	r3, r2
 8002db4:	604b      	str	r3, [r1, #4]
 8002db6:	e01a      	b.n	8002dee <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002db8:	4b2b      	ldr	r3, [pc, #172]	@ (8002e68 <HAL_RCC_OscConfig+0x27c>)
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	4a2a      	ldr	r2, [pc, #168]	@ (8002e68 <HAL_RCC_OscConfig+0x27c>)
 8002dbe:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002dc2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dc4:	f7fe ff32 	bl	8001c2c <HAL_GetTick>
 8002dc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002dca:	e008      	b.n	8002dde <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002dcc:	f7fe ff2e 	bl	8001c2c <HAL_GetTick>
 8002dd0:	4602      	mov	r2, r0
 8002dd2:	693b      	ldr	r3, [r7, #16]
 8002dd4:	1ad3      	subs	r3, r2, r3
 8002dd6:	2b02      	cmp	r3, #2
 8002dd8:	d901      	bls.n	8002dde <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8002dda:	2303      	movs	r3, #3
 8002ddc:	e20e      	b.n	80031fc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002dde:	4b22      	ldr	r3, [pc, #136]	@ (8002e68 <HAL_RCC_OscConfig+0x27c>)
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d1f0      	bne.n	8002dcc <HAL_RCC_OscConfig+0x1e0>
 8002dea:	e000      	b.n	8002dee <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002dec:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f003 0308 	and.w	r3, r3, #8
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d041      	beq.n	8002e7e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	695b      	ldr	r3, [r3, #20]
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d01c      	beq.n	8002e3c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002e02:	4b19      	ldr	r3, [pc, #100]	@ (8002e68 <HAL_RCC_OscConfig+0x27c>)
 8002e04:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002e08:	4a17      	ldr	r2, [pc, #92]	@ (8002e68 <HAL_RCC_OscConfig+0x27c>)
 8002e0a:	f043 0301 	orr.w	r3, r3, #1
 8002e0e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e12:	f7fe ff0b 	bl	8001c2c <HAL_GetTick>
 8002e16:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002e18:	e008      	b.n	8002e2c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e1a:	f7fe ff07 	bl	8001c2c <HAL_GetTick>
 8002e1e:	4602      	mov	r2, r0
 8002e20:	693b      	ldr	r3, [r7, #16]
 8002e22:	1ad3      	subs	r3, r2, r3
 8002e24:	2b02      	cmp	r3, #2
 8002e26:	d901      	bls.n	8002e2c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002e28:	2303      	movs	r3, #3
 8002e2a:	e1e7      	b.n	80031fc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002e2c:	4b0e      	ldr	r3, [pc, #56]	@ (8002e68 <HAL_RCC_OscConfig+0x27c>)
 8002e2e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002e32:	f003 0302 	and.w	r3, r3, #2
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d0ef      	beq.n	8002e1a <HAL_RCC_OscConfig+0x22e>
 8002e3a:	e020      	b.n	8002e7e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002e3c:	4b0a      	ldr	r3, [pc, #40]	@ (8002e68 <HAL_RCC_OscConfig+0x27c>)
 8002e3e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002e42:	4a09      	ldr	r2, [pc, #36]	@ (8002e68 <HAL_RCC_OscConfig+0x27c>)
 8002e44:	f023 0301 	bic.w	r3, r3, #1
 8002e48:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e4c:	f7fe feee 	bl	8001c2c <HAL_GetTick>
 8002e50:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002e52:	e00d      	b.n	8002e70 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e54:	f7fe feea 	bl	8001c2c <HAL_GetTick>
 8002e58:	4602      	mov	r2, r0
 8002e5a:	693b      	ldr	r3, [r7, #16]
 8002e5c:	1ad3      	subs	r3, r2, r3
 8002e5e:	2b02      	cmp	r3, #2
 8002e60:	d906      	bls.n	8002e70 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002e62:	2303      	movs	r3, #3
 8002e64:	e1ca      	b.n	80031fc <HAL_RCC_OscConfig+0x610>
 8002e66:	bf00      	nop
 8002e68:	40021000 	.word	0x40021000
 8002e6c:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002e70:	4b8c      	ldr	r3, [pc, #560]	@ (80030a4 <HAL_RCC_OscConfig+0x4b8>)
 8002e72:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002e76:	f003 0302 	and.w	r3, r3, #2
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d1ea      	bne.n	8002e54 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f003 0304 	and.w	r3, r3, #4
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	f000 80a6 	beq.w	8002fd8 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002e8c:	2300      	movs	r3, #0
 8002e8e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002e90:	4b84      	ldr	r3, [pc, #528]	@ (80030a4 <HAL_RCC_OscConfig+0x4b8>)
 8002e92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e94:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d101      	bne.n	8002ea0 <HAL_RCC_OscConfig+0x2b4>
 8002e9c:	2301      	movs	r3, #1
 8002e9e:	e000      	b.n	8002ea2 <HAL_RCC_OscConfig+0x2b6>
 8002ea0:	2300      	movs	r3, #0
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d00d      	beq.n	8002ec2 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ea6:	4b7f      	ldr	r3, [pc, #508]	@ (80030a4 <HAL_RCC_OscConfig+0x4b8>)
 8002ea8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002eaa:	4a7e      	ldr	r2, [pc, #504]	@ (80030a4 <HAL_RCC_OscConfig+0x4b8>)
 8002eac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002eb0:	6593      	str	r3, [r2, #88]	@ 0x58
 8002eb2:	4b7c      	ldr	r3, [pc, #496]	@ (80030a4 <HAL_RCC_OscConfig+0x4b8>)
 8002eb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002eb6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002eba:	60fb      	str	r3, [r7, #12]
 8002ebc:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002ebe:	2301      	movs	r3, #1
 8002ec0:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002ec2:	4b79      	ldr	r3, [pc, #484]	@ (80030a8 <HAL_RCC_OscConfig+0x4bc>)
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d118      	bne.n	8002f00 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002ece:	4b76      	ldr	r3, [pc, #472]	@ (80030a8 <HAL_RCC_OscConfig+0x4bc>)
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	4a75      	ldr	r2, [pc, #468]	@ (80030a8 <HAL_RCC_OscConfig+0x4bc>)
 8002ed4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002ed8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002eda:	f7fe fea7 	bl	8001c2c <HAL_GetTick>
 8002ede:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002ee0:	e008      	b.n	8002ef4 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ee2:	f7fe fea3 	bl	8001c2c <HAL_GetTick>
 8002ee6:	4602      	mov	r2, r0
 8002ee8:	693b      	ldr	r3, [r7, #16]
 8002eea:	1ad3      	subs	r3, r2, r3
 8002eec:	2b02      	cmp	r3, #2
 8002eee:	d901      	bls.n	8002ef4 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8002ef0:	2303      	movs	r3, #3
 8002ef2:	e183      	b.n	80031fc <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002ef4:	4b6c      	ldr	r3, [pc, #432]	@ (80030a8 <HAL_RCC_OscConfig+0x4bc>)
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d0f0      	beq.n	8002ee2 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	689b      	ldr	r3, [r3, #8]
 8002f04:	2b01      	cmp	r3, #1
 8002f06:	d108      	bne.n	8002f1a <HAL_RCC_OscConfig+0x32e>
 8002f08:	4b66      	ldr	r3, [pc, #408]	@ (80030a4 <HAL_RCC_OscConfig+0x4b8>)
 8002f0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f0e:	4a65      	ldr	r2, [pc, #404]	@ (80030a4 <HAL_RCC_OscConfig+0x4b8>)
 8002f10:	f043 0301 	orr.w	r3, r3, #1
 8002f14:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002f18:	e024      	b.n	8002f64 <HAL_RCC_OscConfig+0x378>
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	689b      	ldr	r3, [r3, #8]
 8002f1e:	2b05      	cmp	r3, #5
 8002f20:	d110      	bne.n	8002f44 <HAL_RCC_OscConfig+0x358>
 8002f22:	4b60      	ldr	r3, [pc, #384]	@ (80030a4 <HAL_RCC_OscConfig+0x4b8>)
 8002f24:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f28:	4a5e      	ldr	r2, [pc, #376]	@ (80030a4 <HAL_RCC_OscConfig+0x4b8>)
 8002f2a:	f043 0304 	orr.w	r3, r3, #4
 8002f2e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002f32:	4b5c      	ldr	r3, [pc, #368]	@ (80030a4 <HAL_RCC_OscConfig+0x4b8>)
 8002f34:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f38:	4a5a      	ldr	r2, [pc, #360]	@ (80030a4 <HAL_RCC_OscConfig+0x4b8>)
 8002f3a:	f043 0301 	orr.w	r3, r3, #1
 8002f3e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002f42:	e00f      	b.n	8002f64 <HAL_RCC_OscConfig+0x378>
 8002f44:	4b57      	ldr	r3, [pc, #348]	@ (80030a4 <HAL_RCC_OscConfig+0x4b8>)
 8002f46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f4a:	4a56      	ldr	r2, [pc, #344]	@ (80030a4 <HAL_RCC_OscConfig+0x4b8>)
 8002f4c:	f023 0301 	bic.w	r3, r3, #1
 8002f50:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002f54:	4b53      	ldr	r3, [pc, #332]	@ (80030a4 <HAL_RCC_OscConfig+0x4b8>)
 8002f56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f5a:	4a52      	ldr	r2, [pc, #328]	@ (80030a4 <HAL_RCC_OscConfig+0x4b8>)
 8002f5c:	f023 0304 	bic.w	r3, r3, #4
 8002f60:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	689b      	ldr	r3, [r3, #8]
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d016      	beq.n	8002f9a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f6c:	f7fe fe5e 	bl	8001c2c <HAL_GetTick>
 8002f70:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002f72:	e00a      	b.n	8002f8a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f74:	f7fe fe5a 	bl	8001c2c <HAL_GetTick>
 8002f78:	4602      	mov	r2, r0
 8002f7a:	693b      	ldr	r3, [r7, #16]
 8002f7c:	1ad3      	subs	r3, r2, r3
 8002f7e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f82:	4293      	cmp	r3, r2
 8002f84:	d901      	bls.n	8002f8a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8002f86:	2303      	movs	r3, #3
 8002f88:	e138      	b.n	80031fc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002f8a:	4b46      	ldr	r3, [pc, #280]	@ (80030a4 <HAL_RCC_OscConfig+0x4b8>)
 8002f8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f90:	f003 0302 	and.w	r3, r3, #2
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d0ed      	beq.n	8002f74 <HAL_RCC_OscConfig+0x388>
 8002f98:	e015      	b.n	8002fc6 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f9a:	f7fe fe47 	bl	8001c2c <HAL_GetTick>
 8002f9e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002fa0:	e00a      	b.n	8002fb8 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002fa2:	f7fe fe43 	bl	8001c2c <HAL_GetTick>
 8002fa6:	4602      	mov	r2, r0
 8002fa8:	693b      	ldr	r3, [r7, #16]
 8002faa:	1ad3      	subs	r3, r2, r3
 8002fac:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002fb0:	4293      	cmp	r3, r2
 8002fb2:	d901      	bls.n	8002fb8 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002fb4:	2303      	movs	r3, #3
 8002fb6:	e121      	b.n	80031fc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002fb8:	4b3a      	ldr	r3, [pc, #232]	@ (80030a4 <HAL_RCC_OscConfig+0x4b8>)
 8002fba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fbe:	f003 0302 	and.w	r3, r3, #2
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d1ed      	bne.n	8002fa2 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002fc6:	7ffb      	ldrb	r3, [r7, #31]
 8002fc8:	2b01      	cmp	r3, #1
 8002fca:	d105      	bne.n	8002fd8 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002fcc:	4b35      	ldr	r3, [pc, #212]	@ (80030a4 <HAL_RCC_OscConfig+0x4b8>)
 8002fce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fd0:	4a34      	ldr	r2, [pc, #208]	@ (80030a4 <HAL_RCC_OscConfig+0x4b8>)
 8002fd2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002fd6:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f003 0320 	and.w	r3, r3, #32
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d03c      	beq.n	800305e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	699b      	ldr	r3, [r3, #24]
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d01c      	beq.n	8003026 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002fec:	4b2d      	ldr	r3, [pc, #180]	@ (80030a4 <HAL_RCC_OscConfig+0x4b8>)
 8002fee:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002ff2:	4a2c      	ldr	r2, [pc, #176]	@ (80030a4 <HAL_RCC_OscConfig+0x4b8>)
 8002ff4:	f043 0301 	orr.w	r3, r3, #1
 8002ff8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ffc:	f7fe fe16 	bl	8001c2c <HAL_GetTick>
 8003000:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003002:	e008      	b.n	8003016 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003004:	f7fe fe12 	bl	8001c2c <HAL_GetTick>
 8003008:	4602      	mov	r2, r0
 800300a:	693b      	ldr	r3, [r7, #16]
 800300c:	1ad3      	subs	r3, r2, r3
 800300e:	2b02      	cmp	r3, #2
 8003010:	d901      	bls.n	8003016 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8003012:	2303      	movs	r3, #3
 8003014:	e0f2      	b.n	80031fc <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003016:	4b23      	ldr	r3, [pc, #140]	@ (80030a4 <HAL_RCC_OscConfig+0x4b8>)
 8003018:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800301c:	f003 0302 	and.w	r3, r3, #2
 8003020:	2b00      	cmp	r3, #0
 8003022:	d0ef      	beq.n	8003004 <HAL_RCC_OscConfig+0x418>
 8003024:	e01b      	b.n	800305e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003026:	4b1f      	ldr	r3, [pc, #124]	@ (80030a4 <HAL_RCC_OscConfig+0x4b8>)
 8003028:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800302c:	4a1d      	ldr	r2, [pc, #116]	@ (80030a4 <HAL_RCC_OscConfig+0x4b8>)
 800302e:	f023 0301 	bic.w	r3, r3, #1
 8003032:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003036:	f7fe fdf9 	bl	8001c2c <HAL_GetTick>
 800303a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800303c:	e008      	b.n	8003050 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800303e:	f7fe fdf5 	bl	8001c2c <HAL_GetTick>
 8003042:	4602      	mov	r2, r0
 8003044:	693b      	ldr	r3, [r7, #16]
 8003046:	1ad3      	subs	r3, r2, r3
 8003048:	2b02      	cmp	r3, #2
 800304a:	d901      	bls.n	8003050 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800304c:	2303      	movs	r3, #3
 800304e:	e0d5      	b.n	80031fc <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003050:	4b14      	ldr	r3, [pc, #80]	@ (80030a4 <HAL_RCC_OscConfig+0x4b8>)
 8003052:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003056:	f003 0302 	and.w	r3, r3, #2
 800305a:	2b00      	cmp	r3, #0
 800305c:	d1ef      	bne.n	800303e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	69db      	ldr	r3, [r3, #28]
 8003062:	2b00      	cmp	r3, #0
 8003064:	f000 80c9 	beq.w	80031fa <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003068:	4b0e      	ldr	r3, [pc, #56]	@ (80030a4 <HAL_RCC_OscConfig+0x4b8>)
 800306a:	689b      	ldr	r3, [r3, #8]
 800306c:	f003 030c 	and.w	r3, r3, #12
 8003070:	2b0c      	cmp	r3, #12
 8003072:	f000 8083 	beq.w	800317c <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	69db      	ldr	r3, [r3, #28]
 800307a:	2b02      	cmp	r3, #2
 800307c:	d15e      	bne.n	800313c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800307e:	4b09      	ldr	r3, [pc, #36]	@ (80030a4 <HAL_RCC_OscConfig+0x4b8>)
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	4a08      	ldr	r2, [pc, #32]	@ (80030a4 <HAL_RCC_OscConfig+0x4b8>)
 8003084:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003088:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800308a:	f7fe fdcf 	bl	8001c2c <HAL_GetTick>
 800308e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003090:	e00c      	b.n	80030ac <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003092:	f7fe fdcb 	bl	8001c2c <HAL_GetTick>
 8003096:	4602      	mov	r2, r0
 8003098:	693b      	ldr	r3, [r7, #16]
 800309a:	1ad3      	subs	r3, r2, r3
 800309c:	2b02      	cmp	r3, #2
 800309e:	d905      	bls.n	80030ac <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80030a0:	2303      	movs	r3, #3
 80030a2:	e0ab      	b.n	80031fc <HAL_RCC_OscConfig+0x610>
 80030a4:	40021000 	.word	0x40021000
 80030a8:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80030ac:	4b55      	ldr	r3, [pc, #340]	@ (8003204 <HAL_RCC_OscConfig+0x618>)
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d1ec      	bne.n	8003092 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80030b8:	4b52      	ldr	r3, [pc, #328]	@ (8003204 <HAL_RCC_OscConfig+0x618>)
 80030ba:	68da      	ldr	r2, [r3, #12]
 80030bc:	4b52      	ldr	r3, [pc, #328]	@ (8003208 <HAL_RCC_OscConfig+0x61c>)
 80030be:	4013      	ands	r3, r2
 80030c0:	687a      	ldr	r2, [r7, #4]
 80030c2:	6a11      	ldr	r1, [r2, #32]
 80030c4:	687a      	ldr	r2, [r7, #4]
 80030c6:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80030c8:	3a01      	subs	r2, #1
 80030ca:	0112      	lsls	r2, r2, #4
 80030cc:	4311      	orrs	r1, r2
 80030ce:	687a      	ldr	r2, [r7, #4]
 80030d0:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80030d2:	0212      	lsls	r2, r2, #8
 80030d4:	4311      	orrs	r1, r2
 80030d6:	687a      	ldr	r2, [r7, #4]
 80030d8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80030da:	0852      	lsrs	r2, r2, #1
 80030dc:	3a01      	subs	r2, #1
 80030de:	0552      	lsls	r2, r2, #21
 80030e0:	4311      	orrs	r1, r2
 80030e2:	687a      	ldr	r2, [r7, #4]
 80030e4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80030e6:	0852      	lsrs	r2, r2, #1
 80030e8:	3a01      	subs	r2, #1
 80030ea:	0652      	lsls	r2, r2, #25
 80030ec:	4311      	orrs	r1, r2
 80030ee:	687a      	ldr	r2, [r7, #4]
 80030f0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80030f2:	06d2      	lsls	r2, r2, #27
 80030f4:	430a      	orrs	r2, r1
 80030f6:	4943      	ldr	r1, [pc, #268]	@ (8003204 <HAL_RCC_OscConfig+0x618>)
 80030f8:	4313      	orrs	r3, r2
 80030fa:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80030fc:	4b41      	ldr	r3, [pc, #260]	@ (8003204 <HAL_RCC_OscConfig+0x618>)
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	4a40      	ldr	r2, [pc, #256]	@ (8003204 <HAL_RCC_OscConfig+0x618>)
 8003102:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003106:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003108:	4b3e      	ldr	r3, [pc, #248]	@ (8003204 <HAL_RCC_OscConfig+0x618>)
 800310a:	68db      	ldr	r3, [r3, #12]
 800310c:	4a3d      	ldr	r2, [pc, #244]	@ (8003204 <HAL_RCC_OscConfig+0x618>)
 800310e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003112:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003114:	f7fe fd8a 	bl	8001c2c <HAL_GetTick>
 8003118:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800311a:	e008      	b.n	800312e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800311c:	f7fe fd86 	bl	8001c2c <HAL_GetTick>
 8003120:	4602      	mov	r2, r0
 8003122:	693b      	ldr	r3, [r7, #16]
 8003124:	1ad3      	subs	r3, r2, r3
 8003126:	2b02      	cmp	r3, #2
 8003128:	d901      	bls.n	800312e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800312a:	2303      	movs	r3, #3
 800312c:	e066      	b.n	80031fc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800312e:	4b35      	ldr	r3, [pc, #212]	@ (8003204 <HAL_RCC_OscConfig+0x618>)
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003136:	2b00      	cmp	r3, #0
 8003138:	d0f0      	beq.n	800311c <HAL_RCC_OscConfig+0x530>
 800313a:	e05e      	b.n	80031fa <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800313c:	4b31      	ldr	r3, [pc, #196]	@ (8003204 <HAL_RCC_OscConfig+0x618>)
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	4a30      	ldr	r2, [pc, #192]	@ (8003204 <HAL_RCC_OscConfig+0x618>)
 8003142:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003146:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003148:	f7fe fd70 	bl	8001c2c <HAL_GetTick>
 800314c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800314e:	e008      	b.n	8003162 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003150:	f7fe fd6c 	bl	8001c2c <HAL_GetTick>
 8003154:	4602      	mov	r2, r0
 8003156:	693b      	ldr	r3, [r7, #16]
 8003158:	1ad3      	subs	r3, r2, r3
 800315a:	2b02      	cmp	r3, #2
 800315c:	d901      	bls.n	8003162 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800315e:	2303      	movs	r3, #3
 8003160:	e04c      	b.n	80031fc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003162:	4b28      	ldr	r3, [pc, #160]	@ (8003204 <HAL_RCC_OscConfig+0x618>)
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800316a:	2b00      	cmp	r3, #0
 800316c:	d1f0      	bne.n	8003150 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800316e:	4b25      	ldr	r3, [pc, #148]	@ (8003204 <HAL_RCC_OscConfig+0x618>)
 8003170:	68da      	ldr	r2, [r3, #12]
 8003172:	4924      	ldr	r1, [pc, #144]	@ (8003204 <HAL_RCC_OscConfig+0x618>)
 8003174:	4b25      	ldr	r3, [pc, #148]	@ (800320c <HAL_RCC_OscConfig+0x620>)
 8003176:	4013      	ands	r3, r2
 8003178:	60cb      	str	r3, [r1, #12]
 800317a:	e03e      	b.n	80031fa <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	69db      	ldr	r3, [r3, #28]
 8003180:	2b01      	cmp	r3, #1
 8003182:	d101      	bne.n	8003188 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8003184:	2301      	movs	r3, #1
 8003186:	e039      	b.n	80031fc <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8003188:	4b1e      	ldr	r3, [pc, #120]	@ (8003204 <HAL_RCC_OscConfig+0x618>)
 800318a:	68db      	ldr	r3, [r3, #12]
 800318c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800318e:	697b      	ldr	r3, [r7, #20]
 8003190:	f003 0203 	and.w	r2, r3, #3
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	6a1b      	ldr	r3, [r3, #32]
 8003198:	429a      	cmp	r2, r3
 800319a:	d12c      	bne.n	80031f6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800319c:	697b      	ldr	r3, [r7, #20]
 800319e:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031a6:	3b01      	subs	r3, #1
 80031a8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80031aa:	429a      	cmp	r2, r3
 80031ac:	d123      	bne.n	80031f6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80031ae:	697b      	ldr	r3, [r7, #20]
 80031b0:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031b8:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80031ba:	429a      	cmp	r2, r3
 80031bc:	d11b      	bne.n	80031f6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80031be:	697b      	ldr	r3, [r7, #20]
 80031c0:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031c8:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80031ca:	429a      	cmp	r2, r3
 80031cc:	d113      	bne.n	80031f6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80031ce:	697b      	ldr	r3, [r7, #20]
 80031d0:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031d8:	085b      	lsrs	r3, r3, #1
 80031da:	3b01      	subs	r3, #1
 80031dc:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80031de:	429a      	cmp	r2, r3
 80031e0:	d109      	bne.n	80031f6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80031e2:	697b      	ldr	r3, [r7, #20]
 80031e4:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80031ec:	085b      	lsrs	r3, r3, #1
 80031ee:	3b01      	subs	r3, #1
 80031f0:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80031f2:	429a      	cmp	r2, r3
 80031f4:	d001      	beq.n	80031fa <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 80031f6:	2301      	movs	r3, #1
 80031f8:	e000      	b.n	80031fc <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 80031fa:	2300      	movs	r3, #0
}
 80031fc:	4618      	mov	r0, r3
 80031fe:	3720      	adds	r7, #32
 8003200:	46bd      	mov	sp, r7
 8003202:	bd80      	pop	{r7, pc}
 8003204:	40021000 	.word	0x40021000
 8003208:	019f800c 	.word	0x019f800c
 800320c:	feeefffc 	.word	0xfeeefffc

08003210 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003210:	b580      	push	{r7, lr}
 8003212:	b086      	sub	sp, #24
 8003214:	af00      	add	r7, sp, #0
 8003216:	6078      	str	r0, [r7, #4]
 8003218:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800321a:	2300      	movs	r3, #0
 800321c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	2b00      	cmp	r3, #0
 8003222:	d101      	bne.n	8003228 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003224:	2301      	movs	r3, #1
 8003226:	e11e      	b.n	8003466 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003228:	4b91      	ldr	r3, [pc, #580]	@ (8003470 <HAL_RCC_ClockConfig+0x260>)
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	f003 030f 	and.w	r3, r3, #15
 8003230:	683a      	ldr	r2, [r7, #0]
 8003232:	429a      	cmp	r2, r3
 8003234:	d910      	bls.n	8003258 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003236:	4b8e      	ldr	r3, [pc, #568]	@ (8003470 <HAL_RCC_ClockConfig+0x260>)
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f023 020f 	bic.w	r2, r3, #15
 800323e:	498c      	ldr	r1, [pc, #560]	@ (8003470 <HAL_RCC_ClockConfig+0x260>)
 8003240:	683b      	ldr	r3, [r7, #0]
 8003242:	4313      	orrs	r3, r2
 8003244:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003246:	4b8a      	ldr	r3, [pc, #552]	@ (8003470 <HAL_RCC_ClockConfig+0x260>)
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f003 030f 	and.w	r3, r3, #15
 800324e:	683a      	ldr	r2, [r7, #0]
 8003250:	429a      	cmp	r2, r3
 8003252:	d001      	beq.n	8003258 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003254:	2301      	movs	r3, #1
 8003256:	e106      	b.n	8003466 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	f003 0301 	and.w	r3, r3, #1
 8003260:	2b00      	cmp	r3, #0
 8003262:	d073      	beq.n	800334c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	685b      	ldr	r3, [r3, #4]
 8003268:	2b03      	cmp	r3, #3
 800326a:	d129      	bne.n	80032c0 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800326c:	4b81      	ldr	r3, [pc, #516]	@ (8003474 <HAL_RCC_ClockConfig+0x264>)
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003274:	2b00      	cmp	r3, #0
 8003276:	d101      	bne.n	800327c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8003278:	2301      	movs	r3, #1
 800327a:	e0f4      	b.n	8003466 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800327c:	f000 f99e 	bl	80035bc <RCC_GetSysClockFreqFromPLLSource>
 8003280:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8003282:	693b      	ldr	r3, [r7, #16]
 8003284:	4a7c      	ldr	r2, [pc, #496]	@ (8003478 <HAL_RCC_ClockConfig+0x268>)
 8003286:	4293      	cmp	r3, r2
 8003288:	d93f      	bls.n	800330a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800328a:	4b7a      	ldr	r3, [pc, #488]	@ (8003474 <HAL_RCC_ClockConfig+0x264>)
 800328c:	689b      	ldr	r3, [r3, #8]
 800328e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003292:	2b00      	cmp	r3, #0
 8003294:	d009      	beq.n	80032aa <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d033      	beq.n	800330a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d12f      	bne.n	800330a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80032aa:	4b72      	ldr	r3, [pc, #456]	@ (8003474 <HAL_RCC_ClockConfig+0x264>)
 80032ac:	689b      	ldr	r3, [r3, #8]
 80032ae:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80032b2:	4a70      	ldr	r2, [pc, #448]	@ (8003474 <HAL_RCC_ClockConfig+0x264>)
 80032b4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80032b8:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80032ba:	2380      	movs	r3, #128	@ 0x80
 80032bc:	617b      	str	r3, [r7, #20]
 80032be:	e024      	b.n	800330a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	685b      	ldr	r3, [r3, #4]
 80032c4:	2b02      	cmp	r3, #2
 80032c6:	d107      	bne.n	80032d8 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80032c8:	4b6a      	ldr	r3, [pc, #424]	@ (8003474 <HAL_RCC_ClockConfig+0x264>)
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d109      	bne.n	80032e8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80032d4:	2301      	movs	r3, #1
 80032d6:	e0c6      	b.n	8003466 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80032d8:	4b66      	ldr	r3, [pc, #408]	@ (8003474 <HAL_RCC_ClockConfig+0x264>)
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d101      	bne.n	80032e8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80032e4:	2301      	movs	r3, #1
 80032e6:	e0be      	b.n	8003466 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80032e8:	f000 f8ce 	bl	8003488 <HAL_RCC_GetSysClockFreq>
 80032ec:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80032ee:	693b      	ldr	r3, [r7, #16]
 80032f0:	4a61      	ldr	r2, [pc, #388]	@ (8003478 <HAL_RCC_ClockConfig+0x268>)
 80032f2:	4293      	cmp	r3, r2
 80032f4:	d909      	bls.n	800330a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80032f6:	4b5f      	ldr	r3, [pc, #380]	@ (8003474 <HAL_RCC_ClockConfig+0x264>)
 80032f8:	689b      	ldr	r3, [r3, #8]
 80032fa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80032fe:	4a5d      	ldr	r2, [pc, #372]	@ (8003474 <HAL_RCC_ClockConfig+0x264>)
 8003300:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003304:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8003306:	2380      	movs	r3, #128	@ 0x80
 8003308:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800330a:	4b5a      	ldr	r3, [pc, #360]	@ (8003474 <HAL_RCC_ClockConfig+0x264>)
 800330c:	689b      	ldr	r3, [r3, #8]
 800330e:	f023 0203 	bic.w	r2, r3, #3
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	685b      	ldr	r3, [r3, #4]
 8003316:	4957      	ldr	r1, [pc, #348]	@ (8003474 <HAL_RCC_ClockConfig+0x264>)
 8003318:	4313      	orrs	r3, r2
 800331a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800331c:	f7fe fc86 	bl	8001c2c <HAL_GetTick>
 8003320:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003322:	e00a      	b.n	800333a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003324:	f7fe fc82 	bl	8001c2c <HAL_GetTick>
 8003328:	4602      	mov	r2, r0
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	1ad3      	subs	r3, r2, r3
 800332e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003332:	4293      	cmp	r3, r2
 8003334:	d901      	bls.n	800333a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8003336:	2303      	movs	r3, #3
 8003338:	e095      	b.n	8003466 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800333a:	4b4e      	ldr	r3, [pc, #312]	@ (8003474 <HAL_RCC_ClockConfig+0x264>)
 800333c:	689b      	ldr	r3, [r3, #8]
 800333e:	f003 020c 	and.w	r2, r3, #12
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	685b      	ldr	r3, [r3, #4]
 8003346:	009b      	lsls	r3, r3, #2
 8003348:	429a      	cmp	r2, r3
 800334a:	d1eb      	bne.n	8003324 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	f003 0302 	and.w	r3, r3, #2
 8003354:	2b00      	cmp	r3, #0
 8003356:	d023      	beq.n	80033a0 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f003 0304 	and.w	r3, r3, #4
 8003360:	2b00      	cmp	r3, #0
 8003362:	d005      	beq.n	8003370 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003364:	4b43      	ldr	r3, [pc, #268]	@ (8003474 <HAL_RCC_ClockConfig+0x264>)
 8003366:	689b      	ldr	r3, [r3, #8]
 8003368:	4a42      	ldr	r2, [pc, #264]	@ (8003474 <HAL_RCC_ClockConfig+0x264>)
 800336a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800336e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	f003 0308 	and.w	r3, r3, #8
 8003378:	2b00      	cmp	r3, #0
 800337a:	d007      	beq.n	800338c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800337c:	4b3d      	ldr	r3, [pc, #244]	@ (8003474 <HAL_RCC_ClockConfig+0x264>)
 800337e:	689b      	ldr	r3, [r3, #8]
 8003380:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003384:	4a3b      	ldr	r2, [pc, #236]	@ (8003474 <HAL_RCC_ClockConfig+0x264>)
 8003386:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800338a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800338c:	4b39      	ldr	r3, [pc, #228]	@ (8003474 <HAL_RCC_ClockConfig+0x264>)
 800338e:	689b      	ldr	r3, [r3, #8]
 8003390:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	689b      	ldr	r3, [r3, #8]
 8003398:	4936      	ldr	r1, [pc, #216]	@ (8003474 <HAL_RCC_ClockConfig+0x264>)
 800339a:	4313      	orrs	r3, r2
 800339c:	608b      	str	r3, [r1, #8]
 800339e:	e008      	b.n	80033b2 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80033a0:	697b      	ldr	r3, [r7, #20]
 80033a2:	2b80      	cmp	r3, #128	@ 0x80
 80033a4:	d105      	bne.n	80033b2 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80033a6:	4b33      	ldr	r3, [pc, #204]	@ (8003474 <HAL_RCC_ClockConfig+0x264>)
 80033a8:	689b      	ldr	r3, [r3, #8]
 80033aa:	4a32      	ldr	r2, [pc, #200]	@ (8003474 <HAL_RCC_ClockConfig+0x264>)
 80033ac:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80033b0:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80033b2:	4b2f      	ldr	r3, [pc, #188]	@ (8003470 <HAL_RCC_ClockConfig+0x260>)
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f003 030f 	and.w	r3, r3, #15
 80033ba:	683a      	ldr	r2, [r7, #0]
 80033bc:	429a      	cmp	r2, r3
 80033be:	d21d      	bcs.n	80033fc <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033c0:	4b2b      	ldr	r3, [pc, #172]	@ (8003470 <HAL_RCC_ClockConfig+0x260>)
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f023 020f 	bic.w	r2, r3, #15
 80033c8:	4929      	ldr	r1, [pc, #164]	@ (8003470 <HAL_RCC_ClockConfig+0x260>)
 80033ca:	683b      	ldr	r3, [r7, #0]
 80033cc:	4313      	orrs	r3, r2
 80033ce:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80033d0:	f7fe fc2c 	bl	8001c2c <HAL_GetTick>
 80033d4:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80033d6:	e00a      	b.n	80033ee <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80033d8:	f7fe fc28 	bl	8001c2c <HAL_GetTick>
 80033dc:	4602      	mov	r2, r0
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	1ad3      	subs	r3, r2, r3
 80033e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80033e6:	4293      	cmp	r3, r2
 80033e8:	d901      	bls.n	80033ee <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80033ea:	2303      	movs	r3, #3
 80033ec:	e03b      	b.n	8003466 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80033ee:	4b20      	ldr	r3, [pc, #128]	@ (8003470 <HAL_RCC_ClockConfig+0x260>)
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f003 030f 	and.w	r3, r3, #15
 80033f6:	683a      	ldr	r2, [r7, #0]
 80033f8:	429a      	cmp	r2, r3
 80033fa:	d1ed      	bne.n	80033d8 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f003 0304 	and.w	r3, r3, #4
 8003404:	2b00      	cmp	r3, #0
 8003406:	d008      	beq.n	800341a <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003408:	4b1a      	ldr	r3, [pc, #104]	@ (8003474 <HAL_RCC_ClockConfig+0x264>)
 800340a:	689b      	ldr	r3, [r3, #8]
 800340c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	68db      	ldr	r3, [r3, #12]
 8003414:	4917      	ldr	r1, [pc, #92]	@ (8003474 <HAL_RCC_ClockConfig+0x264>)
 8003416:	4313      	orrs	r3, r2
 8003418:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f003 0308 	and.w	r3, r3, #8
 8003422:	2b00      	cmp	r3, #0
 8003424:	d009      	beq.n	800343a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003426:	4b13      	ldr	r3, [pc, #76]	@ (8003474 <HAL_RCC_ClockConfig+0x264>)
 8003428:	689b      	ldr	r3, [r3, #8]
 800342a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	691b      	ldr	r3, [r3, #16]
 8003432:	00db      	lsls	r3, r3, #3
 8003434:	490f      	ldr	r1, [pc, #60]	@ (8003474 <HAL_RCC_ClockConfig+0x264>)
 8003436:	4313      	orrs	r3, r2
 8003438:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800343a:	f000 f825 	bl	8003488 <HAL_RCC_GetSysClockFreq>
 800343e:	4602      	mov	r2, r0
 8003440:	4b0c      	ldr	r3, [pc, #48]	@ (8003474 <HAL_RCC_ClockConfig+0x264>)
 8003442:	689b      	ldr	r3, [r3, #8]
 8003444:	091b      	lsrs	r3, r3, #4
 8003446:	f003 030f 	and.w	r3, r3, #15
 800344a:	490c      	ldr	r1, [pc, #48]	@ (800347c <HAL_RCC_ClockConfig+0x26c>)
 800344c:	5ccb      	ldrb	r3, [r1, r3]
 800344e:	f003 031f 	and.w	r3, r3, #31
 8003452:	fa22 f303 	lsr.w	r3, r2, r3
 8003456:	4a0a      	ldr	r2, [pc, #40]	@ (8003480 <HAL_RCC_ClockConfig+0x270>)
 8003458:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800345a:	4b0a      	ldr	r3, [pc, #40]	@ (8003484 <HAL_RCC_ClockConfig+0x274>)
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	4618      	mov	r0, r3
 8003460:	f7fe fb98 	bl	8001b94 <HAL_InitTick>
 8003464:	4603      	mov	r3, r0
}
 8003466:	4618      	mov	r0, r3
 8003468:	3718      	adds	r7, #24
 800346a:	46bd      	mov	sp, r7
 800346c:	bd80      	pop	{r7, pc}
 800346e:	bf00      	nop
 8003470:	40022000 	.word	0x40022000
 8003474:	40021000 	.word	0x40021000
 8003478:	04c4b400 	.word	0x04c4b400
 800347c:	08005380 	.word	0x08005380
 8003480:	20000000 	.word	0x20000000
 8003484:	20000004 	.word	0x20000004

08003488 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003488:	b480      	push	{r7}
 800348a:	b087      	sub	sp, #28
 800348c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800348e:	4b2c      	ldr	r3, [pc, #176]	@ (8003540 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003490:	689b      	ldr	r3, [r3, #8]
 8003492:	f003 030c 	and.w	r3, r3, #12
 8003496:	2b04      	cmp	r3, #4
 8003498:	d102      	bne.n	80034a0 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800349a:	4b2a      	ldr	r3, [pc, #168]	@ (8003544 <HAL_RCC_GetSysClockFreq+0xbc>)
 800349c:	613b      	str	r3, [r7, #16]
 800349e:	e047      	b.n	8003530 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80034a0:	4b27      	ldr	r3, [pc, #156]	@ (8003540 <HAL_RCC_GetSysClockFreq+0xb8>)
 80034a2:	689b      	ldr	r3, [r3, #8]
 80034a4:	f003 030c 	and.w	r3, r3, #12
 80034a8:	2b08      	cmp	r3, #8
 80034aa:	d102      	bne.n	80034b2 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80034ac:	4b26      	ldr	r3, [pc, #152]	@ (8003548 <HAL_RCC_GetSysClockFreq+0xc0>)
 80034ae:	613b      	str	r3, [r7, #16]
 80034b0:	e03e      	b.n	8003530 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80034b2:	4b23      	ldr	r3, [pc, #140]	@ (8003540 <HAL_RCC_GetSysClockFreq+0xb8>)
 80034b4:	689b      	ldr	r3, [r3, #8]
 80034b6:	f003 030c 	and.w	r3, r3, #12
 80034ba:	2b0c      	cmp	r3, #12
 80034bc:	d136      	bne.n	800352c <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80034be:	4b20      	ldr	r3, [pc, #128]	@ (8003540 <HAL_RCC_GetSysClockFreq+0xb8>)
 80034c0:	68db      	ldr	r3, [r3, #12]
 80034c2:	f003 0303 	and.w	r3, r3, #3
 80034c6:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80034c8:	4b1d      	ldr	r3, [pc, #116]	@ (8003540 <HAL_RCC_GetSysClockFreq+0xb8>)
 80034ca:	68db      	ldr	r3, [r3, #12]
 80034cc:	091b      	lsrs	r3, r3, #4
 80034ce:	f003 030f 	and.w	r3, r3, #15
 80034d2:	3301      	adds	r3, #1
 80034d4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	2b03      	cmp	r3, #3
 80034da:	d10c      	bne.n	80034f6 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80034dc:	4a1a      	ldr	r2, [pc, #104]	@ (8003548 <HAL_RCC_GetSysClockFreq+0xc0>)
 80034de:	68bb      	ldr	r3, [r7, #8]
 80034e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80034e4:	4a16      	ldr	r2, [pc, #88]	@ (8003540 <HAL_RCC_GetSysClockFreq+0xb8>)
 80034e6:	68d2      	ldr	r2, [r2, #12]
 80034e8:	0a12      	lsrs	r2, r2, #8
 80034ea:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80034ee:	fb02 f303 	mul.w	r3, r2, r3
 80034f2:	617b      	str	r3, [r7, #20]
      break;
 80034f4:	e00c      	b.n	8003510 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80034f6:	4a13      	ldr	r2, [pc, #76]	@ (8003544 <HAL_RCC_GetSysClockFreq+0xbc>)
 80034f8:	68bb      	ldr	r3, [r7, #8]
 80034fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80034fe:	4a10      	ldr	r2, [pc, #64]	@ (8003540 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003500:	68d2      	ldr	r2, [r2, #12]
 8003502:	0a12      	lsrs	r2, r2, #8
 8003504:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003508:	fb02 f303 	mul.w	r3, r2, r3
 800350c:	617b      	str	r3, [r7, #20]
      break;
 800350e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003510:	4b0b      	ldr	r3, [pc, #44]	@ (8003540 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003512:	68db      	ldr	r3, [r3, #12]
 8003514:	0e5b      	lsrs	r3, r3, #25
 8003516:	f003 0303 	and.w	r3, r3, #3
 800351a:	3301      	adds	r3, #1
 800351c:	005b      	lsls	r3, r3, #1
 800351e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8003520:	697a      	ldr	r2, [r7, #20]
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	fbb2 f3f3 	udiv	r3, r2, r3
 8003528:	613b      	str	r3, [r7, #16]
 800352a:	e001      	b.n	8003530 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800352c:	2300      	movs	r3, #0
 800352e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003530:	693b      	ldr	r3, [r7, #16]
}
 8003532:	4618      	mov	r0, r3
 8003534:	371c      	adds	r7, #28
 8003536:	46bd      	mov	sp, r7
 8003538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800353c:	4770      	bx	lr
 800353e:	bf00      	nop
 8003540:	40021000 	.word	0x40021000
 8003544:	00f42400 	.word	0x00f42400
 8003548:	007a1200 	.word	0x007a1200

0800354c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800354c:	b480      	push	{r7}
 800354e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003550:	4b03      	ldr	r3, [pc, #12]	@ (8003560 <HAL_RCC_GetHCLKFreq+0x14>)
 8003552:	681b      	ldr	r3, [r3, #0]
}
 8003554:	4618      	mov	r0, r3
 8003556:	46bd      	mov	sp, r7
 8003558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355c:	4770      	bx	lr
 800355e:	bf00      	nop
 8003560:	20000000 	.word	0x20000000

08003564 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003564:	b580      	push	{r7, lr}
 8003566:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003568:	f7ff fff0 	bl	800354c <HAL_RCC_GetHCLKFreq>
 800356c:	4602      	mov	r2, r0
 800356e:	4b06      	ldr	r3, [pc, #24]	@ (8003588 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003570:	689b      	ldr	r3, [r3, #8]
 8003572:	0a1b      	lsrs	r3, r3, #8
 8003574:	f003 0307 	and.w	r3, r3, #7
 8003578:	4904      	ldr	r1, [pc, #16]	@ (800358c <HAL_RCC_GetPCLK1Freq+0x28>)
 800357a:	5ccb      	ldrb	r3, [r1, r3]
 800357c:	f003 031f 	and.w	r3, r3, #31
 8003580:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003584:	4618      	mov	r0, r3
 8003586:	bd80      	pop	{r7, pc}
 8003588:	40021000 	.word	0x40021000
 800358c:	08005390 	.word	0x08005390

08003590 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003590:	b580      	push	{r7, lr}
 8003592:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003594:	f7ff ffda 	bl	800354c <HAL_RCC_GetHCLKFreq>
 8003598:	4602      	mov	r2, r0
 800359a:	4b06      	ldr	r3, [pc, #24]	@ (80035b4 <HAL_RCC_GetPCLK2Freq+0x24>)
 800359c:	689b      	ldr	r3, [r3, #8]
 800359e:	0adb      	lsrs	r3, r3, #11
 80035a0:	f003 0307 	and.w	r3, r3, #7
 80035a4:	4904      	ldr	r1, [pc, #16]	@ (80035b8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80035a6:	5ccb      	ldrb	r3, [r1, r3]
 80035a8:	f003 031f 	and.w	r3, r3, #31
 80035ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80035b0:	4618      	mov	r0, r3
 80035b2:	bd80      	pop	{r7, pc}
 80035b4:	40021000 	.word	0x40021000
 80035b8:	08005390 	.word	0x08005390

080035bc <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80035bc:	b480      	push	{r7}
 80035be:	b087      	sub	sp, #28
 80035c0:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80035c2:	4b1e      	ldr	r3, [pc, #120]	@ (800363c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80035c4:	68db      	ldr	r3, [r3, #12]
 80035c6:	f003 0303 	and.w	r3, r3, #3
 80035ca:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80035cc:	4b1b      	ldr	r3, [pc, #108]	@ (800363c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80035ce:	68db      	ldr	r3, [r3, #12]
 80035d0:	091b      	lsrs	r3, r3, #4
 80035d2:	f003 030f 	and.w	r3, r3, #15
 80035d6:	3301      	adds	r3, #1
 80035d8:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80035da:	693b      	ldr	r3, [r7, #16]
 80035dc:	2b03      	cmp	r3, #3
 80035de:	d10c      	bne.n	80035fa <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80035e0:	4a17      	ldr	r2, [pc, #92]	@ (8003640 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80035e8:	4a14      	ldr	r2, [pc, #80]	@ (800363c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80035ea:	68d2      	ldr	r2, [r2, #12]
 80035ec:	0a12      	lsrs	r2, r2, #8
 80035ee:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80035f2:	fb02 f303 	mul.w	r3, r2, r3
 80035f6:	617b      	str	r3, [r7, #20]
    break;
 80035f8:	e00c      	b.n	8003614 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80035fa:	4a12      	ldr	r2, [pc, #72]	@ (8003644 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8003602:	4a0e      	ldr	r2, [pc, #56]	@ (800363c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003604:	68d2      	ldr	r2, [r2, #12]
 8003606:	0a12      	lsrs	r2, r2, #8
 8003608:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800360c:	fb02 f303 	mul.w	r3, r2, r3
 8003610:	617b      	str	r3, [r7, #20]
    break;
 8003612:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003614:	4b09      	ldr	r3, [pc, #36]	@ (800363c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003616:	68db      	ldr	r3, [r3, #12]
 8003618:	0e5b      	lsrs	r3, r3, #25
 800361a:	f003 0303 	and.w	r3, r3, #3
 800361e:	3301      	adds	r3, #1
 8003620:	005b      	lsls	r3, r3, #1
 8003622:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8003624:	697a      	ldr	r2, [r7, #20]
 8003626:	68bb      	ldr	r3, [r7, #8]
 8003628:	fbb2 f3f3 	udiv	r3, r2, r3
 800362c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800362e:	687b      	ldr	r3, [r7, #4]
}
 8003630:	4618      	mov	r0, r3
 8003632:	371c      	adds	r7, #28
 8003634:	46bd      	mov	sp, r7
 8003636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800363a:	4770      	bx	lr
 800363c:	40021000 	.word	0x40021000
 8003640:	007a1200 	.word	0x007a1200
 8003644:	00f42400 	.word	0x00f42400

08003648 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003648:	b580      	push	{r7, lr}
 800364a:	b086      	sub	sp, #24
 800364c:	af00      	add	r7, sp, #0
 800364e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003650:	2300      	movs	r3, #0
 8003652:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003654:	2300      	movs	r3, #0
 8003656:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003660:	2b00      	cmp	r3, #0
 8003662:	f000 8098 	beq.w	8003796 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003666:	2300      	movs	r3, #0
 8003668:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800366a:	4b43      	ldr	r3, [pc, #268]	@ (8003778 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800366c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800366e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003672:	2b00      	cmp	r3, #0
 8003674:	d10d      	bne.n	8003692 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003676:	4b40      	ldr	r3, [pc, #256]	@ (8003778 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003678:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800367a:	4a3f      	ldr	r2, [pc, #252]	@ (8003778 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800367c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003680:	6593      	str	r3, [r2, #88]	@ 0x58
 8003682:	4b3d      	ldr	r3, [pc, #244]	@ (8003778 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003684:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003686:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800368a:	60bb      	str	r3, [r7, #8]
 800368c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800368e:	2301      	movs	r3, #1
 8003690:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003692:	4b3a      	ldr	r3, [pc, #232]	@ (800377c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	4a39      	ldr	r2, [pc, #228]	@ (800377c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003698:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800369c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800369e:	f7fe fac5 	bl	8001c2c <HAL_GetTick>
 80036a2:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80036a4:	e009      	b.n	80036ba <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80036a6:	f7fe fac1 	bl	8001c2c <HAL_GetTick>
 80036aa:	4602      	mov	r2, r0
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	1ad3      	subs	r3, r2, r3
 80036b0:	2b02      	cmp	r3, #2
 80036b2:	d902      	bls.n	80036ba <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80036b4:	2303      	movs	r3, #3
 80036b6:	74fb      	strb	r3, [r7, #19]
        break;
 80036b8:	e005      	b.n	80036c6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80036ba:	4b30      	ldr	r3, [pc, #192]	@ (800377c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d0ef      	beq.n	80036a6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80036c6:	7cfb      	ldrb	r3, [r7, #19]
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d159      	bne.n	8003780 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80036cc:	4b2a      	ldr	r3, [pc, #168]	@ (8003778 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80036ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036d2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80036d6:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80036d8:	697b      	ldr	r3, [r7, #20]
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d01e      	beq.n	800371c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036e2:	697a      	ldr	r2, [r7, #20]
 80036e4:	429a      	cmp	r2, r3
 80036e6:	d019      	beq.n	800371c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80036e8:	4b23      	ldr	r3, [pc, #140]	@ (8003778 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80036ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036ee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80036f2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80036f4:	4b20      	ldr	r3, [pc, #128]	@ (8003778 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80036f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036fa:	4a1f      	ldr	r2, [pc, #124]	@ (8003778 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80036fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003700:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003704:	4b1c      	ldr	r3, [pc, #112]	@ (8003778 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003706:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800370a:	4a1b      	ldr	r2, [pc, #108]	@ (8003778 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800370c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003710:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003714:	4a18      	ldr	r2, [pc, #96]	@ (8003778 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003716:	697b      	ldr	r3, [r7, #20]
 8003718:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800371c:	697b      	ldr	r3, [r7, #20]
 800371e:	f003 0301 	and.w	r3, r3, #1
 8003722:	2b00      	cmp	r3, #0
 8003724:	d016      	beq.n	8003754 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003726:	f7fe fa81 	bl	8001c2c <HAL_GetTick>
 800372a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800372c:	e00b      	b.n	8003746 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800372e:	f7fe fa7d 	bl	8001c2c <HAL_GetTick>
 8003732:	4602      	mov	r2, r0
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	1ad3      	subs	r3, r2, r3
 8003738:	f241 3288 	movw	r2, #5000	@ 0x1388
 800373c:	4293      	cmp	r3, r2
 800373e:	d902      	bls.n	8003746 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8003740:	2303      	movs	r3, #3
 8003742:	74fb      	strb	r3, [r7, #19]
            break;
 8003744:	e006      	b.n	8003754 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003746:	4b0c      	ldr	r3, [pc, #48]	@ (8003778 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003748:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800374c:	f003 0302 	and.w	r3, r3, #2
 8003750:	2b00      	cmp	r3, #0
 8003752:	d0ec      	beq.n	800372e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8003754:	7cfb      	ldrb	r3, [r7, #19]
 8003756:	2b00      	cmp	r3, #0
 8003758:	d10b      	bne.n	8003772 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800375a:	4b07      	ldr	r3, [pc, #28]	@ (8003778 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800375c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003760:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003768:	4903      	ldr	r1, [pc, #12]	@ (8003778 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800376a:	4313      	orrs	r3, r2
 800376c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003770:	e008      	b.n	8003784 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003772:	7cfb      	ldrb	r3, [r7, #19]
 8003774:	74bb      	strb	r3, [r7, #18]
 8003776:	e005      	b.n	8003784 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003778:	40021000 	.word	0x40021000
 800377c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003780:	7cfb      	ldrb	r3, [r7, #19]
 8003782:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003784:	7c7b      	ldrb	r3, [r7, #17]
 8003786:	2b01      	cmp	r3, #1
 8003788:	d105      	bne.n	8003796 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800378a:	4ba6      	ldr	r3, [pc, #664]	@ (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800378c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800378e:	4aa5      	ldr	r2, [pc, #660]	@ (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003790:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003794:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f003 0301 	and.w	r3, r3, #1
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d00a      	beq.n	80037b8 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80037a2:	4ba0      	ldr	r3, [pc, #640]	@ (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80037a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037a8:	f023 0203 	bic.w	r2, r3, #3
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	685b      	ldr	r3, [r3, #4]
 80037b0:	499c      	ldr	r1, [pc, #624]	@ (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80037b2:	4313      	orrs	r3, r2
 80037b4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f003 0302 	and.w	r3, r3, #2
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d00a      	beq.n	80037da <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80037c4:	4b97      	ldr	r3, [pc, #604]	@ (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80037c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037ca:	f023 020c 	bic.w	r2, r3, #12
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	689b      	ldr	r3, [r3, #8]
 80037d2:	4994      	ldr	r1, [pc, #592]	@ (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80037d4:	4313      	orrs	r3, r2
 80037d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f003 0304 	and.w	r3, r3, #4
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d00a      	beq.n	80037fc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80037e6:	4b8f      	ldr	r3, [pc, #572]	@ (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80037e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037ec:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	68db      	ldr	r3, [r3, #12]
 80037f4:	498b      	ldr	r1, [pc, #556]	@ (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80037f6:	4313      	orrs	r3, r2
 80037f8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f003 0308 	and.w	r3, r3, #8
 8003804:	2b00      	cmp	r3, #0
 8003806:	d00a      	beq.n	800381e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003808:	4b86      	ldr	r3, [pc, #536]	@ (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800380a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800380e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	691b      	ldr	r3, [r3, #16]
 8003816:	4983      	ldr	r1, [pc, #524]	@ (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003818:	4313      	orrs	r3, r2
 800381a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f003 0320 	and.w	r3, r3, #32
 8003826:	2b00      	cmp	r3, #0
 8003828:	d00a      	beq.n	8003840 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800382a:	4b7e      	ldr	r3, [pc, #504]	@ (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800382c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003830:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	695b      	ldr	r3, [r3, #20]
 8003838:	497a      	ldr	r1, [pc, #488]	@ (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800383a:	4313      	orrs	r3, r2
 800383c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003848:	2b00      	cmp	r3, #0
 800384a:	d00a      	beq.n	8003862 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800384c:	4b75      	ldr	r3, [pc, #468]	@ (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800384e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003852:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	699b      	ldr	r3, [r3, #24]
 800385a:	4972      	ldr	r1, [pc, #456]	@ (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800385c:	4313      	orrs	r3, r2
 800385e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800386a:	2b00      	cmp	r3, #0
 800386c:	d00a      	beq.n	8003884 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800386e:	4b6d      	ldr	r3, [pc, #436]	@ (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003870:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003874:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	69db      	ldr	r3, [r3, #28]
 800387c:	4969      	ldr	r1, [pc, #420]	@ (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800387e:	4313      	orrs	r3, r2
 8003880:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800388c:	2b00      	cmp	r3, #0
 800388e:	d00a      	beq.n	80038a6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003890:	4b64      	ldr	r3, [pc, #400]	@ (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003892:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003896:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	6a1b      	ldr	r3, [r3, #32]
 800389e:	4961      	ldr	r1, [pc, #388]	@ (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80038a0:	4313      	orrs	r3, r2
 80038a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d00a      	beq.n	80038c8 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80038b2:	4b5c      	ldr	r3, [pc, #368]	@ (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80038b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038b8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038c0:	4958      	ldr	r1, [pc, #352]	@ (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80038c2:	4313      	orrs	r3, r2
 80038c4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d015      	beq.n	8003900 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80038d4:	4b53      	ldr	r3, [pc, #332]	@ (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80038d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038da:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038e2:	4950      	ldr	r1, [pc, #320]	@ (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80038e4:	4313      	orrs	r3, r2
 80038e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038ee:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80038f2:	d105      	bne.n	8003900 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80038f4:	4b4b      	ldr	r3, [pc, #300]	@ (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80038f6:	68db      	ldr	r3, [r3, #12]
 80038f8:	4a4a      	ldr	r2, [pc, #296]	@ (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80038fa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80038fe:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003908:	2b00      	cmp	r3, #0
 800390a:	d015      	beq.n	8003938 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800390c:	4b45      	ldr	r3, [pc, #276]	@ (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800390e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003912:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800391a:	4942      	ldr	r1, [pc, #264]	@ (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800391c:	4313      	orrs	r3, r2
 800391e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003926:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800392a:	d105      	bne.n	8003938 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800392c:	4b3d      	ldr	r3, [pc, #244]	@ (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800392e:	68db      	ldr	r3, [r3, #12]
 8003930:	4a3c      	ldr	r2, [pc, #240]	@ (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003932:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003936:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003940:	2b00      	cmp	r3, #0
 8003942:	d015      	beq.n	8003970 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003944:	4b37      	ldr	r3, [pc, #220]	@ (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003946:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800394a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003952:	4934      	ldr	r1, [pc, #208]	@ (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003954:	4313      	orrs	r3, r2
 8003956:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800395e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003962:	d105      	bne.n	8003970 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003964:	4b2f      	ldr	r3, [pc, #188]	@ (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003966:	68db      	ldr	r3, [r3, #12]
 8003968:	4a2e      	ldr	r2, [pc, #184]	@ (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800396a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800396e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003978:	2b00      	cmp	r3, #0
 800397a:	d015      	beq.n	80039a8 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800397c:	4b29      	ldr	r3, [pc, #164]	@ (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800397e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003982:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800398a:	4926      	ldr	r1, [pc, #152]	@ (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800398c:	4313      	orrs	r3, r2
 800398e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003996:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800399a:	d105      	bne.n	80039a8 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800399c:	4b21      	ldr	r3, [pc, #132]	@ (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800399e:	68db      	ldr	r3, [r3, #12]
 80039a0:	4a20      	ldr	r2, [pc, #128]	@ (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80039a2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80039a6:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d015      	beq.n	80039e0 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80039b4:	4b1b      	ldr	r3, [pc, #108]	@ (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80039b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039ba:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80039c2:	4918      	ldr	r1, [pc, #96]	@ (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80039c4:	4313      	orrs	r3, r2
 80039c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80039ce:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80039d2:	d105      	bne.n	80039e0 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80039d4:	4b13      	ldr	r3, [pc, #76]	@ (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80039d6:	68db      	ldr	r3, [r3, #12]
 80039d8:	4a12      	ldr	r2, [pc, #72]	@ (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80039da:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80039de:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d015      	beq.n	8003a18 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80039ec:	4b0d      	ldr	r3, [pc, #52]	@ (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80039ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039f2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039fa:	490a      	ldr	r1, [pc, #40]	@ (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80039fc:	4313      	orrs	r3, r2
 80039fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a06:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003a0a:	d105      	bne.n	8003a18 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003a0c:	4b05      	ldr	r3, [pc, #20]	@ (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003a0e:	68db      	ldr	r3, [r3, #12]
 8003a10:	4a04      	ldr	r2, [pc, #16]	@ (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003a12:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a16:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8003a18:	7cbb      	ldrb	r3, [r7, #18]
}
 8003a1a:	4618      	mov	r0, r3
 8003a1c:	3718      	adds	r7, #24
 8003a1e:	46bd      	mov	sp, r7
 8003a20:	bd80      	pop	{r7, pc}
 8003a22:	bf00      	nop
 8003a24:	40021000 	.word	0x40021000

08003a28 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003a28:	b580      	push	{r7, lr}
 8003a2a:	b082      	sub	sp, #8
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d101      	bne.n	8003a3a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003a36:	2301      	movs	r3, #1
 8003a38:	e042      	b.n	8003ac0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d106      	bne.n	8003a52 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	2200      	movs	r2, #0
 8003a48:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003a4c:	6878      	ldr	r0, [r7, #4]
 8003a4e:	f7fd ffa7 	bl	80019a0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	2224      	movs	r2, #36	@ 0x24
 8003a56:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	681a      	ldr	r2, [r3, #0]
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f022 0201 	bic.w	r2, r2, #1
 8003a68:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d002      	beq.n	8003a78 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8003a72:	6878      	ldr	r0, [r7, #4]
 8003a74:	f000 faf4 	bl	8004060 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003a78:	6878      	ldr	r0, [r7, #4]
 8003a7a:	f000 f825 	bl	8003ac8 <UART_SetConfig>
 8003a7e:	4603      	mov	r3, r0
 8003a80:	2b01      	cmp	r3, #1
 8003a82:	d101      	bne.n	8003a88 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8003a84:	2301      	movs	r3, #1
 8003a86:	e01b      	b.n	8003ac0 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	685a      	ldr	r2, [r3, #4]
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003a96:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	689a      	ldr	r2, [r3, #8]
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003aa6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	681a      	ldr	r2, [r3, #0]
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f042 0201 	orr.w	r2, r2, #1
 8003ab6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003ab8:	6878      	ldr	r0, [r7, #4]
 8003aba:	f000 fb73 	bl	80041a4 <UART_CheckIdleState>
 8003abe:	4603      	mov	r3, r0
}
 8003ac0:	4618      	mov	r0, r3
 8003ac2:	3708      	adds	r7, #8
 8003ac4:	46bd      	mov	sp, r7
 8003ac6:	bd80      	pop	{r7, pc}

08003ac8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003ac8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003acc:	b08c      	sub	sp, #48	@ 0x30
 8003ace:	af00      	add	r7, sp, #0
 8003ad0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003ad2:	2300      	movs	r3, #0
 8003ad4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003ad8:	697b      	ldr	r3, [r7, #20]
 8003ada:	689a      	ldr	r2, [r3, #8]
 8003adc:	697b      	ldr	r3, [r7, #20]
 8003ade:	691b      	ldr	r3, [r3, #16]
 8003ae0:	431a      	orrs	r2, r3
 8003ae2:	697b      	ldr	r3, [r7, #20]
 8003ae4:	695b      	ldr	r3, [r3, #20]
 8003ae6:	431a      	orrs	r2, r3
 8003ae8:	697b      	ldr	r3, [r7, #20]
 8003aea:	69db      	ldr	r3, [r3, #28]
 8003aec:	4313      	orrs	r3, r2
 8003aee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003af0:	697b      	ldr	r3, [r7, #20]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	681a      	ldr	r2, [r3, #0]
 8003af6:	4bab      	ldr	r3, [pc, #684]	@ (8003da4 <UART_SetConfig+0x2dc>)
 8003af8:	4013      	ands	r3, r2
 8003afa:	697a      	ldr	r2, [r7, #20]
 8003afc:	6812      	ldr	r2, [r2, #0]
 8003afe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003b00:	430b      	orrs	r3, r1
 8003b02:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003b04:	697b      	ldr	r3, [r7, #20]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	685b      	ldr	r3, [r3, #4]
 8003b0a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003b0e:	697b      	ldr	r3, [r7, #20]
 8003b10:	68da      	ldr	r2, [r3, #12]
 8003b12:	697b      	ldr	r3, [r7, #20]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	430a      	orrs	r2, r1
 8003b18:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003b1a:	697b      	ldr	r3, [r7, #20]
 8003b1c:	699b      	ldr	r3, [r3, #24]
 8003b1e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003b20:	697b      	ldr	r3, [r7, #20]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	4aa0      	ldr	r2, [pc, #640]	@ (8003da8 <UART_SetConfig+0x2e0>)
 8003b26:	4293      	cmp	r3, r2
 8003b28:	d004      	beq.n	8003b34 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003b2a:	697b      	ldr	r3, [r7, #20]
 8003b2c:	6a1b      	ldr	r3, [r3, #32]
 8003b2e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003b30:	4313      	orrs	r3, r2
 8003b32:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003b34:	697b      	ldr	r3, [r7, #20]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	689b      	ldr	r3, [r3, #8]
 8003b3a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8003b3e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8003b42:	697a      	ldr	r2, [r7, #20]
 8003b44:	6812      	ldr	r2, [r2, #0]
 8003b46:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003b48:	430b      	orrs	r3, r1
 8003b4a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003b4c:	697b      	ldr	r3, [r7, #20]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b52:	f023 010f 	bic.w	r1, r3, #15
 8003b56:	697b      	ldr	r3, [r7, #20]
 8003b58:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003b5a:	697b      	ldr	r3, [r7, #20]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	430a      	orrs	r2, r1
 8003b60:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003b62:	697b      	ldr	r3, [r7, #20]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	4a91      	ldr	r2, [pc, #580]	@ (8003dac <UART_SetConfig+0x2e4>)
 8003b68:	4293      	cmp	r3, r2
 8003b6a:	d125      	bne.n	8003bb8 <UART_SetConfig+0xf0>
 8003b6c:	4b90      	ldr	r3, [pc, #576]	@ (8003db0 <UART_SetConfig+0x2e8>)
 8003b6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b72:	f003 0303 	and.w	r3, r3, #3
 8003b76:	2b03      	cmp	r3, #3
 8003b78:	d81a      	bhi.n	8003bb0 <UART_SetConfig+0xe8>
 8003b7a:	a201      	add	r2, pc, #4	@ (adr r2, 8003b80 <UART_SetConfig+0xb8>)
 8003b7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b80:	08003b91 	.word	0x08003b91
 8003b84:	08003ba1 	.word	0x08003ba1
 8003b88:	08003b99 	.word	0x08003b99
 8003b8c:	08003ba9 	.word	0x08003ba9
 8003b90:	2301      	movs	r3, #1
 8003b92:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003b96:	e0d6      	b.n	8003d46 <UART_SetConfig+0x27e>
 8003b98:	2302      	movs	r3, #2
 8003b9a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003b9e:	e0d2      	b.n	8003d46 <UART_SetConfig+0x27e>
 8003ba0:	2304      	movs	r3, #4
 8003ba2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003ba6:	e0ce      	b.n	8003d46 <UART_SetConfig+0x27e>
 8003ba8:	2308      	movs	r3, #8
 8003baa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003bae:	e0ca      	b.n	8003d46 <UART_SetConfig+0x27e>
 8003bb0:	2310      	movs	r3, #16
 8003bb2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003bb6:	e0c6      	b.n	8003d46 <UART_SetConfig+0x27e>
 8003bb8:	697b      	ldr	r3, [r7, #20]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	4a7d      	ldr	r2, [pc, #500]	@ (8003db4 <UART_SetConfig+0x2ec>)
 8003bbe:	4293      	cmp	r3, r2
 8003bc0:	d138      	bne.n	8003c34 <UART_SetConfig+0x16c>
 8003bc2:	4b7b      	ldr	r3, [pc, #492]	@ (8003db0 <UART_SetConfig+0x2e8>)
 8003bc4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003bc8:	f003 030c 	and.w	r3, r3, #12
 8003bcc:	2b0c      	cmp	r3, #12
 8003bce:	d82d      	bhi.n	8003c2c <UART_SetConfig+0x164>
 8003bd0:	a201      	add	r2, pc, #4	@ (adr r2, 8003bd8 <UART_SetConfig+0x110>)
 8003bd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bd6:	bf00      	nop
 8003bd8:	08003c0d 	.word	0x08003c0d
 8003bdc:	08003c2d 	.word	0x08003c2d
 8003be0:	08003c2d 	.word	0x08003c2d
 8003be4:	08003c2d 	.word	0x08003c2d
 8003be8:	08003c1d 	.word	0x08003c1d
 8003bec:	08003c2d 	.word	0x08003c2d
 8003bf0:	08003c2d 	.word	0x08003c2d
 8003bf4:	08003c2d 	.word	0x08003c2d
 8003bf8:	08003c15 	.word	0x08003c15
 8003bfc:	08003c2d 	.word	0x08003c2d
 8003c00:	08003c2d 	.word	0x08003c2d
 8003c04:	08003c2d 	.word	0x08003c2d
 8003c08:	08003c25 	.word	0x08003c25
 8003c0c:	2300      	movs	r3, #0
 8003c0e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003c12:	e098      	b.n	8003d46 <UART_SetConfig+0x27e>
 8003c14:	2302      	movs	r3, #2
 8003c16:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003c1a:	e094      	b.n	8003d46 <UART_SetConfig+0x27e>
 8003c1c:	2304      	movs	r3, #4
 8003c1e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003c22:	e090      	b.n	8003d46 <UART_SetConfig+0x27e>
 8003c24:	2308      	movs	r3, #8
 8003c26:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003c2a:	e08c      	b.n	8003d46 <UART_SetConfig+0x27e>
 8003c2c:	2310      	movs	r3, #16
 8003c2e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003c32:	e088      	b.n	8003d46 <UART_SetConfig+0x27e>
 8003c34:	697b      	ldr	r3, [r7, #20]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	4a5f      	ldr	r2, [pc, #380]	@ (8003db8 <UART_SetConfig+0x2f0>)
 8003c3a:	4293      	cmp	r3, r2
 8003c3c:	d125      	bne.n	8003c8a <UART_SetConfig+0x1c2>
 8003c3e:	4b5c      	ldr	r3, [pc, #368]	@ (8003db0 <UART_SetConfig+0x2e8>)
 8003c40:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c44:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8003c48:	2b30      	cmp	r3, #48	@ 0x30
 8003c4a:	d016      	beq.n	8003c7a <UART_SetConfig+0x1b2>
 8003c4c:	2b30      	cmp	r3, #48	@ 0x30
 8003c4e:	d818      	bhi.n	8003c82 <UART_SetConfig+0x1ba>
 8003c50:	2b20      	cmp	r3, #32
 8003c52:	d00a      	beq.n	8003c6a <UART_SetConfig+0x1a2>
 8003c54:	2b20      	cmp	r3, #32
 8003c56:	d814      	bhi.n	8003c82 <UART_SetConfig+0x1ba>
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d002      	beq.n	8003c62 <UART_SetConfig+0x19a>
 8003c5c:	2b10      	cmp	r3, #16
 8003c5e:	d008      	beq.n	8003c72 <UART_SetConfig+0x1aa>
 8003c60:	e00f      	b.n	8003c82 <UART_SetConfig+0x1ba>
 8003c62:	2300      	movs	r3, #0
 8003c64:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003c68:	e06d      	b.n	8003d46 <UART_SetConfig+0x27e>
 8003c6a:	2302      	movs	r3, #2
 8003c6c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003c70:	e069      	b.n	8003d46 <UART_SetConfig+0x27e>
 8003c72:	2304      	movs	r3, #4
 8003c74:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003c78:	e065      	b.n	8003d46 <UART_SetConfig+0x27e>
 8003c7a:	2308      	movs	r3, #8
 8003c7c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003c80:	e061      	b.n	8003d46 <UART_SetConfig+0x27e>
 8003c82:	2310      	movs	r3, #16
 8003c84:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003c88:	e05d      	b.n	8003d46 <UART_SetConfig+0x27e>
 8003c8a:	697b      	ldr	r3, [r7, #20]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	4a4b      	ldr	r2, [pc, #300]	@ (8003dbc <UART_SetConfig+0x2f4>)
 8003c90:	4293      	cmp	r3, r2
 8003c92:	d125      	bne.n	8003ce0 <UART_SetConfig+0x218>
 8003c94:	4b46      	ldr	r3, [pc, #280]	@ (8003db0 <UART_SetConfig+0x2e8>)
 8003c96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c9a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8003c9e:	2bc0      	cmp	r3, #192	@ 0xc0
 8003ca0:	d016      	beq.n	8003cd0 <UART_SetConfig+0x208>
 8003ca2:	2bc0      	cmp	r3, #192	@ 0xc0
 8003ca4:	d818      	bhi.n	8003cd8 <UART_SetConfig+0x210>
 8003ca6:	2b80      	cmp	r3, #128	@ 0x80
 8003ca8:	d00a      	beq.n	8003cc0 <UART_SetConfig+0x1f8>
 8003caa:	2b80      	cmp	r3, #128	@ 0x80
 8003cac:	d814      	bhi.n	8003cd8 <UART_SetConfig+0x210>
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d002      	beq.n	8003cb8 <UART_SetConfig+0x1f0>
 8003cb2:	2b40      	cmp	r3, #64	@ 0x40
 8003cb4:	d008      	beq.n	8003cc8 <UART_SetConfig+0x200>
 8003cb6:	e00f      	b.n	8003cd8 <UART_SetConfig+0x210>
 8003cb8:	2300      	movs	r3, #0
 8003cba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003cbe:	e042      	b.n	8003d46 <UART_SetConfig+0x27e>
 8003cc0:	2302      	movs	r3, #2
 8003cc2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003cc6:	e03e      	b.n	8003d46 <UART_SetConfig+0x27e>
 8003cc8:	2304      	movs	r3, #4
 8003cca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003cce:	e03a      	b.n	8003d46 <UART_SetConfig+0x27e>
 8003cd0:	2308      	movs	r3, #8
 8003cd2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003cd6:	e036      	b.n	8003d46 <UART_SetConfig+0x27e>
 8003cd8:	2310      	movs	r3, #16
 8003cda:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003cde:	e032      	b.n	8003d46 <UART_SetConfig+0x27e>
 8003ce0:	697b      	ldr	r3, [r7, #20]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	4a30      	ldr	r2, [pc, #192]	@ (8003da8 <UART_SetConfig+0x2e0>)
 8003ce6:	4293      	cmp	r3, r2
 8003ce8:	d12a      	bne.n	8003d40 <UART_SetConfig+0x278>
 8003cea:	4b31      	ldr	r3, [pc, #196]	@ (8003db0 <UART_SetConfig+0x2e8>)
 8003cec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003cf0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003cf4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003cf8:	d01a      	beq.n	8003d30 <UART_SetConfig+0x268>
 8003cfa:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003cfe:	d81b      	bhi.n	8003d38 <UART_SetConfig+0x270>
 8003d00:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003d04:	d00c      	beq.n	8003d20 <UART_SetConfig+0x258>
 8003d06:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003d0a:	d815      	bhi.n	8003d38 <UART_SetConfig+0x270>
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d003      	beq.n	8003d18 <UART_SetConfig+0x250>
 8003d10:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d14:	d008      	beq.n	8003d28 <UART_SetConfig+0x260>
 8003d16:	e00f      	b.n	8003d38 <UART_SetConfig+0x270>
 8003d18:	2300      	movs	r3, #0
 8003d1a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003d1e:	e012      	b.n	8003d46 <UART_SetConfig+0x27e>
 8003d20:	2302      	movs	r3, #2
 8003d22:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003d26:	e00e      	b.n	8003d46 <UART_SetConfig+0x27e>
 8003d28:	2304      	movs	r3, #4
 8003d2a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003d2e:	e00a      	b.n	8003d46 <UART_SetConfig+0x27e>
 8003d30:	2308      	movs	r3, #8
 8003d32:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003d36:	e006      	b.n	8003d46 <UART_SetConfig+0x27e>
 8003d38:	2310      	movs	r3, #16
 8003d3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003d3e:	e002      	b.n	8003d46 <UART_SetConfig+0x27e>
 8003d40:	2310      	movs	r3, #16
 8003d42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003d46:	697b      	ldr	r3, [r7, #20]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	4a17      	ldr	r2, [pc, #92]	@ (8003da8 <UART_SetConfig+0x2e0>)
 8003d4c:	4293      	cmp	r3, r2
 8003d4e:	f040 80a8 	bne.w	8003ea2 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003d52:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8003d56:	2b08      	cmp	r3, #8
 8003d58:	d834      	bhi.n	8003dc4 <UART_SetConfig+0x2fc>
 8003d5a:	a201      	add	r2, pc, #4	@ (adr r2, 8003d60 <UART_SetConfig+0x298>)
 8003d5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d60:	08003d85 	.word	0x08003d85
 8003d64:	08003dc5 	.word	0x08003dc5
 8003d68:	08003d8d 	.word	0x08003d8d
 8003d6c:	08003dc5 	.word	0x08003dc5
 8003d70:	08003d93 	.word	0x08003d93
 8003d74:	08003dc5 	.word	0x08003dc5
 8003d78:	08003dc5 	.word	0x08003dc5
 8003d7c:	08003dc5 	.word	0x08003dc5
 8003d80:	08003d9b 	.word	0x08003d9b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003d84:	f7ff fbee 	bl	8003564 <HAL_RCC_GetPCLK1Freq>
 8003d88:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003d8a:	e021      	b.n	8003dd0 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003d8c:	4b0c      	ldr	r3, [pc, #48]	@ (8003dc0 <UART_SetConfig+0x2f8>)
 8003d8e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003d90:	e01e      	b.n	8003dd0 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003d92:	f7ff fb79 	bl	8003488 <HAL_RCC_GetSysClockFreq>
 8003d96:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003d98:	e01a      	b.n	8003dd0 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003d9a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003d9e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003da0:	e016      	b.n	8003dd0 <UART_SetConfig+0x308>
 8003da2:	bf00      	nop
 8003da4:	cfff69f3 	.word	0xcfff69f3
 8003da8:	40008000 	.word	0x40008000
 8003dac:	40013800 	.word	0x40013800
 8003db0:	40021000 	.word	0x40021000
 8003db4:	40004400 	.word	0x40004400
 8003db8:	40004800 	.word	0x40004800
 8003dbc:	40004c00 	.word	0x40004c00
 8003dc0:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8003dc4:	2300      	movs	r3, #0
 8003dc6:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8003dc8:	2301      	movs	r3, #1
 8003dca:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8003dce:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003dd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	f000 812a 	beq.w	800402c <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8003dd8:	697b      	ldr	r3, [r7, #20]
 8003dda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ddc:	4a9e      	ldr	r2, [pc, #632]	@ (8004058 <UART_SetConfig+0x590>)
 8003dde:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003de2:	461a      	mov	r2, r3
 8003de4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003de6:	fbb3 f3f2 	udiv	r3, r3, r2
 8003dea:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003dec:	697b      	ldr	r3, [r7, #20]
 8003dee:	685a      	ldr	r2, [r3, #4]
 8003df0:	4613      	mov	r3, r2
 8003df2:	005b      	lsls	r3, r3, #1
 8003df4:	4413      	add	r3, r2
 8003df6:	69ba      	ldr	r2, [r7, #24]
 8003df8:	429a      	cmp	r2, r3
 8003dfa:	d305      	bcc.n	8003e08 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8003dfc:	697b      	ldr	r3, [r7, #20]
 8003dfe:	685b      	ldr	r3, [r3, #4]
 8003e00:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003e02:	69ba      	ldr	r2, [r7, #24]
 8003e04:	429a      	cmp	r2, r3
 8003e06:	d903      	bls.n	8003e10 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8003e08:	2301      	movs	r3, #1
 8003e0a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8003e0e:	e10d      	b.n	800402c <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003e10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e12:	2200      	movs	r2, #0
 8003e14:	60bb      	str	r3, [r7, #8]
 8003e16:	60fa      	str	r2, [r7, #12]
 8003e18:	697b      	ldr	r3, [r7, #20]
 8003e1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e1c:	4a8e      	ldr	r2, [pc, #568]	@ (8004058 <UART_SetConfig+0x590>)
 8003e1e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003e22:	b29b      	uxth	r3, r3
 8003e24:	2200      	movs	r2, #0
 8003e26:	603b      	str	r3, [r7, #0]
 8003e28:	607a      	str	r2, [r7, #4]
 8003e2a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003e2e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003e32:	f7fc f9f1 	bl	8000218 <__aeabi_uldivmod>
 8003e36:	4602      	mov	r2, r0
 8003e38:	460b      	mov	r3, r1
 8003e3a:	4610      	mov	r0, r2
 8003e3c:	4619      	mov	r1, r3
 8003e3e:	f04f 0200 	mov.w	r2, #0
 8003e42:	f04f 0300 	mov.w	r3, #0
 8003e46:	020b      	lsls	r3, r1, #8
 8003e48:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8003e4c:	0202      	lsls	r2, r0, #8
 8003e4e:	6979      	ldr	r1, [r7, #20]
 8003e50:	6849      	ldr	r1, [r1, #4]
 8003e52:	0849      	lsrs	r1, r1, #1
 8003e54:	2000      	movs	r0, #0
 8003e56:	460c      	mov	r4, r1
 8003e58:	4605      	mov	r5, r0
 8003e5a:	eb12 0804 	adds.w	r8, r2, r4
 8003e5e:	eb43 0905 	adc.w	r9, r3, r5
 8003e62:	697b      	ldr	r3, [r7, #20]
 8003e64:	685b      	ldr	r3, [r3, #4]
 8003e66:	2200      	movs	r2, #0
 8003e68:	469a      	mov	sl, r3
 8003e6a:	4693      	mov	fp, r2
 8003e6c:	4652      	mov	r2, sl
 8003e6e:	465b      	mov	r3, fp
 8003e70:	4640      	mov	r0, r8
 8003e72:	4649      	mov	r1, r9
 8003e74:	f7fc f9d0 	bl	8000218 <__aeabi_uldivmod>
 8003e78:	4602      	mov	r2, r0
 8003e7a:	460b      	mov	r3, r1
 8003e7c:	4613      	mov	r3, r2
 8003e7e:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003e80:	6a3b      	ldr	r3, [r7, #32]
 8003e82:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003e86:	d308      	bcc.n	8003e9a <UART_SetConfig+0x3d2>
 8003e88:	6a3b      	ldr	r3, [r7, #32]
 8003e8a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003e8e:	d204      	bcs.n	8003e9a <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8003e90:	697b      	ldr	r3, [r7, #20]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	6a3a      	ldr	r2, [r7, #32]
 8003e96:	60da      	str	r2, [r3, #12]
 8003e98:	e0c8      	b.n	800402c <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8003e9a:	2301      	movs	r3, #1
 8003e9c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8003ea0:	e0c4      	b.n	800402c <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003ea2:	697b      	ldr	r3, [r7, #20]
 8003ea4:	69db      	ldr	r3, [r3, #28]
 8003ea6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003eaa:	d167      	bne.n	8003f7c <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8003eac:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8003eb0:	2b08      	cmp	r3, #8
 8003eb2:	d828      	bhi.n	8003f06 <UART_SetConfig+0x43e>
 8003eb4:	a201      	add	r2, pc, #4	@ (adr r2, 8003ebc <UART_SetConfig+0x3f4>)
 8003eb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003eba:	bf00      	nop
 8003ebc:	08003ee1 	.word	0x08003ee1
 8003ec0:	08003ee9 	.word	0x08003ee9
 8003ec4:	08003ef1 	.word	0x08003ef1
 8003ec8:	08003f07 	.word	0x08003f07
 8003ecc:	08003ef7 	.word	0x08003ef7
 8003ed0:	08003f07 	.word	0x08003f07
 8003ed4:	08003f07 	.word	0x08003f07
 8003ed8:	08003f07 	.word	0x08003f07
 8003edc:	08003eff 	.word	0x08003eff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003ee0:	f7ff fb40 	bl	8003564 <HAL_RCC_GetPCLK1Freq>
 8003ee4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003ee6:	e014      	b.n	8003f12 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003ee8:	f7ff fb52 	bl	8003590 <HAL_RCC_GetPCLK2Freq>
 8003eec:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003eee:	e010      	b.n	8003f12 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003ef0:	4b5a      	ldr	r3, [pc, #360]	@ (800405c <UART_SetConfig+0x594>)
 8003ef2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003ef4:	e00d      	b.n	8003f12 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003ef6:	f7ff fac7 	bl	8003488 <HAL_RCC_GetSysClockFreq>
 8003efa:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003efc:	e009      	b.n	8003f12 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003efe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003f02:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003f04:	e005      	b.n	8003f12 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8003f06:	2300      	movs	r3, #0
 8003f08:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8003f0a:	2301      	movs	r3, #1
 8003f0c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8003f10:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003f12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	f000 8089 	beq.w	800402c <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003f1a:	697b      	ldr	r3, [r7, #20]
 8003f1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f1e:	4a4e      	ldr	r2, [pc, #312]	@ (8004058 <UART_SetConfig+0x590>)
 8003f20:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003f24:	461a      	mov	r2, r3
 8003f26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f28:	fbb3 f3f2 	udiv	r3, r3, r2
 8003f2c:	005a      	lsls	r2, r3, #1
 8003f2e:	697b      	ldr	r3, [r7, #20]
 8003f30:	685b      	ldr	r3, [r3, #4]
 8003f32:	085b      	lsrs	r3, r3, #1
 8003f34:	441a      	add	r2, r3
 8003f36:	697b      	ldr	r3, [r7, #20]
 8003f38:	685b      	ldr	r3, [r3, #4]
 8003f3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f3e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003f40:	6a3b      	ldr	r3, [r7, #32]
 8003f42:	2b0f      	cmp	r3, #15
 8003f44:	d916      	bls.n	8003f74 <UART_SetConfig+0x4ac>
 8003f46:	6a3b      	ldr	r3, [r7, #32]
 8003f48:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003f4c:	d212      	bcs.n	8003f74 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003f4e:	6a3b      	ldr	r3, [r7, #32]
 8003f50:	b29b      	uxth	r3, r3
 8003f52:	f023 030f 	bic.w	r3, r3, #15
 8003f56:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003f58:	6a3b      	ldr	r3, [r7, #32]
 8003f5a:	085b      	lsrs	r3, r3, #1
 8003f5c:	b29b      	uxth	r3, r3
 8003f5e:	f003 0307 	and.w	r3, r3, #7
 8003f62:	b29a      	uxth	r2, r3
 8003f64:	8bfb      	ldrh	r3, [r7, #30]
 8003f66:	4313      	orrs	r3, r2
 8003f68:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8003f6a:	697b      	ldr	r3, [r7, #20]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	8bfa      	ldrh	r2, [r7, #30]
 8003f70:	60da      	str	r2, [r3, #12]
 8003f72:	e05b      	b.n	800402c <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8003f74:	2301      	movs	r3, #1
 8003f76:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8003f7a:	e057      	b.n	800402c <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003f7c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8003f80:	2b08      	cmp	r3, #8
 8003f82:	d828      	bhi.n	8003fd6 <UART_SetConfig+0x50e>
 8003f84:	a201      	add	r2, pc, #4	@ (adr r2, 8003f8c <UART_SetConfig+0x4c4>)
 8003f86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f8a:	bf00      	nop
 8003f8c:	08003fb1 	.word	0x08003fb1
 8003f90:	08003fb9 	.word	0x08003fb9
 8003f94:	08003fc1 	.word	0x08003fc1
 8003f98:	08003fd7 	.word	0x08003fd7
 8003f9c:	08003fc7 	.word	0x08003fc7
 8003fa0:	08003fd7 	.word	0x08003fd7
 8003fa4:	08003fd7 	.word	0x08003fd7
 8003fa8:	08003fd7 	.word	0x08003fd7
 8003fac:	08003fcf 	.word	0x08003fcf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003fb0:	f7ff fad8 	bl	8003564 <HAL_RCC_GetPCLK1Freq>
 8003fb4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003fb6:	e014      	b.n	8003fe2 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003fb8:	f7ff faea 	bl	8003590 <HAL_RCC_GetPCLK2Freq>
 8003fbc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003fbe:	e010      	b.n	8003fe2 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003fc0:	4b26      	ldr	r3, [pc, #152]	@ (800405c <UART_SetConfig+0x594>)
 8003fc2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003fc4:	e00d      	b.n	8003fe2 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003fc6:	f7ff fa5f 	bl	8003488 <HAL_RCC_GetSysClockFreq>
 8003fca:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003fcc:	e009      	b.n	8003fe2 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003fce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003fd2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003fd4:	e005      	b.n	8003fe2 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 8003fd6:	2300      	movs	r3, #0
 8003fd8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8003fda:	2301      	movs	r3, #1
 8003fdc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8003fe0:	bf00      	nop
    }

    if (pclk != 0U)
 8003fe2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d021      	beq.n	800402c <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003fe8:	697b      	ldr	r3, [r7, #20]
 8003fea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fec:	4a1a      	ldr	r2, [pc, #104]	@ (8004058 <UART_SetConfig+0x590>)
 8003fee:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003ff2:	461a      	mov	r2, r3
 8003ff4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ff6:	fbb3 f2f2 	udiv	r2, r3, r2
 8003ffa:	697b      	ldr	r3, [r7, #20]
 8003ffc:	685b      	ldr	r3, [r3, #4]
 8003ffe:	085b      	lsrs	r3, r3, #1
 8004000:	441a      	add	r2, r3
 8004002:	697b      	ldr	r3, [r7, #20]
 8004004:	685b      	ldr	r3, [r3, #4]
 8004006:	fbb2 f3f3 	udiv	r3, r2, r3
 800400a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800400c:	6a3b      	ldr	r3, [r7, #32]
 800400e:	2b0f      	cmp	r3, #15
 8004010:	d909      	bls.n	8004026 <UART_SetConfig+0x55e>
 8004012:	6a3b      	ldr	r3, [r7, #32]
 8004014:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004018:	d205      	bcs.n	8004026 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800401a:	6a3b      	ldr	r3, [r7, #32]
 800401c:	b29a      	uxth	r2, r3
 800401e:	697b      	ldr	r3, [r7, #20]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	60da      	str	r2, [r3, #12]
 8004024:	e002      	b.n	800402c <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8004026:	2301      	movs	r3, #1
 8004028:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800402c:	697b      	ldr	r3, [r7, #20]
 800402e:	2201      	movs	r2, #1
 8004030:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8004034:	697b      	ldr	r3, [r7, #20]
 8004036:	2201      	movs	r2, #1
 8004038:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800403c:	697b      	ldr	r3, [r7, #20]
 800403e:	2200      	movs	r2, #0
 8004040:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8004042:	697b      	ldr	r3, [r7, #20]
 8004044:	2200      	movs	r2, #0
 8004046:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8004048:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800404c:	4618      	mov	r0, r3
 800404e:	3730      	adds	r7, #48	@ 0x30
 8004050:	46bd      	mov	sp, r7
 8004052:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004056:	bf00      	nop
 8004058:	08005398 	.word	0x08005398
 800405c:	00f42400 	.word	0x00f42400

08004060 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004060:	b480      	push	{r7}
 8004062:	b083      	sub	sp, #12
 8004064:	af00      	add	r7, sp, #0
 8004066:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800406c:	f003 0308 	and.w	r3, r3, #8
 8004070:	2b00      	cmp	r3, #0
 8004072:	d00a      	beq.n	800408a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	685b      	ldr	r3, [r3, #4]
 800407a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	430a      	orrs	r2, r1
 8004088:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800408e:	f003 0301 	and.w	r3, r3, #1
 8004092:	2b00      	cmp	r3, #0
 8004094:	d00a      	beq.n	80040ac <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	685b      	ldr	r3, [r3, #4]
 800409c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	430a      	orrs	r2, r1
 80040aa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040b0:	f003 0302 	and.w	r3, r3, #2
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d00a      	beq.n	80040ce <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	685b      	ldr	r3, [r3, #4]
 80040be:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	430a      	orrs	r2, r1
 80040cc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040d2:	f003 0304 	and.w	r3, r3, #4
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d00a      	beq.n	80040f0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	685b      	ldr	r3, [r3, #4]
 80040e0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	430a      	orrs	r2, r1
 80040ee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040f4:	f003 0310 	and.w	r3, r3, #16
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d00a      	beq.n	8004112 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	689b      	ldr	r3, [r3, #8]
 8004102:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	430a      	orrs	r2, r1
 8004110:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004116:	f003 0320 	and.w	r3, r3, #32
 800411a:	2b00      	cmp	r3, #0
 800411c:	d00a      	beq.n	8004134 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	689b      	ldr	r3, [r3, #8]
 8004124:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	430a      	orrs	r2, r1
 8004132:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004138:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800413c:	2b00      	cmp	r3, #0
 800413e:	d01a      	beq.n	8004176 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	685b      	ldr	r3, [r3, #4]
 8004146:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	430a      	orrs	r2, r1
 8004154:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800415a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800415e:	d10a      	bne.n	8004176 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	685b      	ldr	r3, [r3, #4]
 8004166:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	430a      	orrs	r2, r1
 8004174:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800417a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800417e:	2b00      	cmp	r3, #0
 8004180:	d00a      	beq.n	8004198 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	685b      	ldr	r3, [r3, #4]
 8004188:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	430a      	orrs	r2, r1
 8004196:	605a      	str	r2, [r3, #4]
  }
}
 8004198:	bf00      	nop
 800419a:	370c      	adds	r7, #12
 800419c:	46bd      	mov	sp, r7
 800419e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a2:	4770      	bx	lr

080041a4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80041a4:	b580      	push	{r7, lr}
 80041a6:	b098      	sub	sp, #96	@ 0x60
 80041a8:	af02      	add	r7, sp, #8
 80041aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	2200      	movs	r2, #0
 80041b0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80041b4:	f7fd fd3a 	bl	8001c2c <HAL_GetTick>
 80041b8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	f003 0308 	and.w	r3, r3, #8
 80041c4:	2b08      	cmp	r3, #8
 80041c6:	d12f      	bne.n	8004228 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80041c8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80041cc:	9300      	str	r3, [sp, #0]
 80041ce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80041d0:	2200      	movs	r2, #0
 80041d2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80041d6:	6878      	ldr	r0, [r7, #4]
 80041d8:	f000 f88e 	bl	80042f8 <UART_WaitOnFlagUntilTimeout>
 80041dc:	4603      	mov	r3, r0
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d022      	beq.n	8004228 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80041ea:	e853 3f00 	ldrex	r3, [r3]
 80041ee:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80041f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80041f2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80041f6:	653b      	str	r3, [r7, #80]	@ 0x50
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	461a      	mov	r2, r3
 80041fe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004200:	647b      	str	r3, [r7, #68]	@ 0x44
 8004202:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004204:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004206:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004208:	e841 2300 	strex	r3, r2, [r1]
 800420c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800420e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004210:	2b00      	cmp	r3, #0
 8004212:	d1e6      	bne.n	80041e2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	2220      	movs	r2, #32
 8004218:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	2200      	movs	r2, #0
 8004220:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004224:	2303      	movs	r3, #3
 8004226:	e063      	b.n	80042f0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	f003 0304 	and.w	r3, r3, #4
 8004232:	2b04      	cmp	r3, #4
 8004234:	d149      	bne.n	80042ca <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004236:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800423a:	9300      	str	r3, [sp, #0]
 800423c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800423e:	2200      	movs	r2, #0
 8004240:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004244:	6878      	ldr	r0, [r7, #4]
 8004246:	f000 f857 	bl	80042f8 <UART_WaitOnFlagUntilTimeout>
 800424a:	4603      	mov	r3, r0
 800424c:	2b00      	cmp	r3, #0
 800424e:	d03c      	beq.n	80042ca <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004256:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004258:	e853 3f00 	ldrex	r3, [r3]
 800425c:	623b      	str	r3, [r7, #32]
   return(result);
 800425e:	6a3b      	ldr	r3, [r7, #32]
 8004260:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004264:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	461a      	mov	r2, r3
 800426c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800426e:	633b      	str	r3, [r7, #48]	@ 0x30
 8004270:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004272:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004274:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004276:	e841 2300 	strex	r3, r2, [r1]
 800427a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800427c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800427e:	2b00      	cmp	r3, #0
 8004280:	d1e6      	bne.n	8004250 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	3308      	adds	r3, #8
 8004288:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800428a:	693b      	ldr	r3, [r7, #16]
 800428c:	e853 3f00 	ldrex	r3, [r3]
 8004290:	60fb      	str	r3, [r7, #12]
   return(result);
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	f023 0301 	bic.w	r3, r3, #1
 8004298:	64bb      	str	r3, [r7, #72]	@ 0x48
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	3308      	adds	r3, #8
 80042a0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80042a2:	61fa      	str	r2, [r7, #28]
 80042a4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042a6:	69b9      	ldr	r1, [r7, #24]
 80042a8:	69fa      	ldr	r2, [r7, #28]
 80042aa:	e841 2300 	strex	r3, r2, [r1]
 80042ae:	617b      	str	r3, [r7, #20]
   return(result);
 80042b0:	697b      	ldr	r3, [r7, #20]
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d1e5      	bne.n	8004282 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	2220      	movs	r2, #32
 80042ba:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	2200      	movs	r2, #0
 80042c2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80042c6:	2303      	movs	r3, #3
 80042c8:	e012      	b.n	80042f0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	2220      	movs	r2, #32
 80042ce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	2220      	movs	r2, #32
 80042d6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	2200      	movs	r2, #0
 80042de:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	2200      	movs	r2, #0
 80042e4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	2200      	movs	r2, #0
 80042ea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80042ee:	2300      	movs	r3, #0
}
 80042f0:	4618      	mov	r0, r3
 80042f2:	3758      	adds	r7, #88	@ 0x58
 80042f4:	46bd      	mov	sp, r7
 80042f6:	bd80      	pop	{r7, pc}

080042f8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80042f8:	b580      	push	{r7, lr}
 80042fa:	b084      	sub	sp, #16
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	60f8      	str	r0, [r7, #12]
 8004300:	60b9      	str	r1, [r7, #8]
 8004302:	603b      	str	r3, [r7, #0]
 8004304:	4613      	mov	r3, r2
 8004306:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004308:	e04f      	b.n	80043aa <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800430a:	69bb      	ldr	r3, [r7, #24]
 800430c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004310:	d04b      	beq.n	80043aa <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004312:	f7fd fc8b 	bl	8001c2c <HAL_GetTick>
 8004316:	4602      	mov	r2, r0
 8004318:	683b      	ldr	r3, [r7, #0]
 800431a:	1ad3      	subs	r3, r2, r3
 800431c:	69ba      	ldr	r2, [r7, #24]
 800431e:	429a      	cmp	r2, r3
 8004320:	d302      	bcc.n	8004328 <UART_WaitOnFlagUntilTimeout+0x30>
 8004322:	69bb      	ldr	r3, [r7, #24]
 8004324:	2b00      	cmp	r3, #0
 8004326:	d101      	bne.n	800432c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004328:	2303      	movs	r3, #3
 800432a:	e04e      	b.n	80043ca <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	f003 0304 	and.w	r3, r3, #4
 8004336:	2b00      	cmp	r3, #0
 8004338:	d037      	beq.n	80043aa <UART_WaitOnFlagUntilTimeout+0xb2>
 800433a:	68bb      	ldr	r3, [r7, #8]
 800433c:	2b80      	cmp	r3, #128	@ 0x80
 800433e:	d034      	beq.n	80043aa <UART_WaitOnFlagUntilTimeout+0xb2>
 8004340:	68bb      	ldr	r3, [r7, #8]
 8004342:	2b40      	cmp	r3, #64	@ 0x40
 8004344:	d031      	beq.n	80043aa <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	69db      	ldr	r3, [r3, #28]
 800434c:	f003 0308 	and.w	r3, r3, #8
 8004350:	2b08      	cmp	r3, #8
 8004352:	d110      	bne.n	8004376 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	2208      	movs	r2, #8
 800435a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800435c:	68f8      	ldr	r0, [r7, #12]
 800435e:	f000 f838 	bl	80043d2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	2208      	movs	r2, #8
 8004366:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	2200      	movs	r2, #0
 800436e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8004372:	2301      	movs	r3, #1
 8004374:	e029      	b.n	80043ca <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	69db      	ldr	r3, [r3, #28]
 800437c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004380:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004384:	d111      	bne.n	80043aa <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800438e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004390:	68f8      	ldr	r0, [r7, #12]
 8004392:	f000 f81e 	bl	80043d2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	2220      	movs	r2, #32
 800439a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	2200      	movs	r2, #0
 80043a2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80043a6:	2303      	movs	r3, #3
 80043a8:	e00f      	b.n	80043ca <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	69da      	ldr	r2, [r3, #28]
 80043b0:	68bb      	ldr	r3, [r7, #8]
 80043b2:	4013      	ands	r3, r2
 80043b4:	68ba      	ldr	r2, [r7, #8]
 80043b6:	429a      	cmp	r2, r3
 80043b8:	bf0c      	ite	eq
 80043ba:	2301      	moveq	r3, #1
 80043bc:	2300      	movne	r3, #0
 80043be:	b2db      	uxtb	r3, r3
 80043c0:	461a      	mov	r2, r3
 80043c2:	79fb      	ldrb	r3, [r7, #7]
 80043c4:	429a      	cmp	r2, r3
 80043c6:	d0a0      	beq.n	800430a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80043c8:	2300      	movs	r3, #0
}
 80043ca:	4618      	mov	r0, r3
 80043cc:	3710      	adds	r7, #16
 80043ce:	46bd      	mov	sp, r7
 80043d0:	bd80      	pop	{r7, pc}

080043d2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80043d2:	b480      	push	{r7}
 80043d4:	b095      	sub	sp, #84	@ 0x54
 80043d6:	af00      	add	r7, sp, #0
 80043d8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80043e2:	e853 3f00 	ldrex	r3, [r3]
 80043e6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80043e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043ea:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80043ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	461a      	mov	r2, r3
 80043f6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80043f8:	643b      	str	r3, [r7, #64]	@ 0x40
 80043fa:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043fc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80043fe:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004400:	e841 2300 	strex	r3, r2, [r1]
 8004404:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004406:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004408:	2b00      	cmp	r3, #0
 800440a:	d1e6      	bne.n	80043da <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	3308      	adds	r3, #8
 8004412:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004414:	6a3b      	ldr	r3, [r7, #32]
 8004416:	e853 3f00 	ldrex	r3, [r3]
 800441a:	61fb      	str	r3, [r7, #28]
   return(result);
 800441c:	69fb      	ldr	r3, [r7, #28]
 800441e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004422:	f023 0301 	bic.w	r3, r3, #1
 8004426:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	3308      	adds	r3, #8
 800442e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004430:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004432:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004434:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004436:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004438:	e841 2300 	strex	r3, r2, [r1]
 800443c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800443e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004440:	2b00      	cmp	r3, #0
 8004442:	d1e3      	bne.n	800440c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004448:	2b01      	cmp	r3, #1
 800444a:	d118      	bne.n	800447e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	e853 3f00 	ldrex	r3, [r3]
 8004458:	60bb      	str	r3, [r7, #8]
   return(result);
 800445a:	68bb      	ldr	r3, [r7, #8]
 800445c:	f023 0310 	bic.w	r3, r3, #16
 8004460:	647b      	str	r3, [r7, #68]	@ 0x44
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	461a      	mov	r2, r3
 8004468:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800446a:	61bb      	str	r3, [r7, #24]
 800446c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800446e:	6979      	ldr	r1, [r7, #20]
 8004470:	69ba      	ldr	r2, [r7, #24]
 8004472:	e841 2300 	strex	r3, r2, [r1]
 8004476:	613b      	str	r3, [r7, #16]
   return(result);
 8004478:	693b      	ldr	r3, [r7, #16]
 800447a:	2b00      	cmp	r3, #0
 800447c:	d1e6      	bne.n	800444c <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	2220      	movs	r2, #32
 8004482:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	2200      	movs	r2, #0
 800448a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	2200      	movs	r2, #0
 8004490:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8004492:	bf00      	nop
 8004494:	3754      	adds	r7, #84	@ 0x54
 8004496:	46bd      	mov	sp, r7
 8004498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800449c:	4770      	bx	lr

0800449e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800449e:	b480      	push	{r7}
 80044a0:	b085      	sub	sp, #20
 80044a2:	af00      	add	r7, sp, #0
 80044a4:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80044ac:	2b01      	cmp	r3, #1
 80044ae:	d101      	bne.n	80044b4 <HAL_UARTEx_DisableFifoMode+0x16>
 80044b0:	2302      	movs	r3, #2
 80044b2:	e027      	b.n	8004504 <HAL_UARTEx_DisableFifoMode+0x66>
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	2201      	movs	r2, #1
 80044b8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	2224      	movs	r2, #36	@ 0x24
 80044c0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	681a      	ldr	r2, [r3, #0]
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	f022 0201 	bic.w	r2, r2, #1
 80044da:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80044e2:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	2200      	movs	r2, #0
 80044e8:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	68fa      	ldr	r2, [r7, #12]
 80044f0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	2220      	movs	r2, #32
 80044f6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	2200      	movs	r2, #0
 80044fe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004502:	2300      	movs	r3, #0
}
 8004504:	4618      	mov	r0, r3
 8004506:	3714      	adds	r7, #20
 8004508:	46bd      	mov	sp, r7
 800450a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800450e:	4770      	bx	lr

08004510 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004510:	b580      	push	{r7, lr}
 8004512:	b084      	sub	sp, #16
 8004514:	af00      	add	r7, sp, #0
 8004516:	6078      	str	r0, [r7, #4]
 8004518:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004520:	2b01      	cmp	r3, #1
 8004522:	d101      	bne.n	8004528 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8004524:	2302      	movs	r3, #2
 8004526:	e02d      	b.n	8004584 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	2201      	movs	r2, #1
 800452c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	2224      	movs	r2, #36	@ 0x24
 8004534:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	681a      	ldr	r2, [r3, #0]
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f022 0201 	bic.w	r2, r2, #1
 800454e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	689b      	ldr	r3, [r3, #8]
 8004556:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	683a      	ldr	r2, [r7, #0]
 8004560:	430a      	orrs	r2, r1
 8004562:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004564:	6878      	ldr	r0, [r7, #4]
 8004566:	f000 f84f 	bl	8004608 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	68fa      	ldr	r2, [r7, #12]
 8004570:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	2220      	movs	r2, #32
 8004576:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	2200      	movs	r2, #0
 800457e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004582:	2300      	movs	r3, #0
}
 8004584:	4618      	mov	r0, r3
 8004586:	3710      	adds	r7, #16
 8004588:	46bd      	mov	sp, r7
 800458a:	bd80      	pop	{r7, pc}

0800458c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800458c:	b580      	push	{r7, lr}
 800458e:	b084      	sub	sp, #16
 8004590:	af00      	add	r7, sp, #0
 8004592:	6078      	str	r0, [r7, #4]
 8004594:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800459c:	2b01      	cmp	r3, #1
 800459e:	d101      	bne.n	80045a4 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80045a0:	2302      	movs	r3, #2
 80045a2:	e02d      	b.n	8004600 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	2201      	movs	r2, #1
 80045a8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	2224      	movs	r2, #36	@ 0x24
 80045b0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	681a      	ldr	r2, [r3, #0]
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	f022 0201 	bic.w	r2, r2, #1
 80045ca:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	689b      	ldr	r3, [r3, #8]
 80045d2:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	683a      	ldr	r2, [r7, #0]
 80045dc:	430a      	orrs	r2, r1
 80045de:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80045e0:	6878      	ldr	r0, [r7, #4]
 80045e2:	f000 f811 	bl	8004608 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	68fa      	ldr	r2, [r7, #12]
 80045ec:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	2220      	movs	r2, #32
 80045f2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	2200      	movs	r2, #0
 80045fa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80045fe:	2300      	movs	r3, #0
}
 8004600:	4618      	mov	r0, r3
 8004602:	3710      	adds	r7, #16
 8004604:	46bd      	mov	sp, r7
 8004606:	bd80      	pop	{r7, pc}

08004608 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8004608:	b480      	push	{r7}
 800460a:	b085      	sub	sp, #20
 800460c:	af00      	add	r7, sp, #0
 800460e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004614:	2b00      	cmp	r3, #0
 8004616:	d108      	bne.n	800462a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	2201      	movs	r2, #1
 800461c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	2201      	movs	r2, #1
 8004624:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8004628:	e031      	b.n	800468e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800462a:	2308      	movs	r3, #8
 800462c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800462e:	2308      	movs	r3, #8
 8004630:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	689b      	ldr	r3, [r3, #8]
 8004638:	0e5b      	lsrs	r3, r3, #25
 800463a:	b2db      	uxtb	r3, r3
 800463c:	f003 0307 	and.w	r3, r3, #7
 8004640:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	689b      	ldr	r3, [r3, #8]
 8004648:	0f5b      	lsrs	r3, r3, #29
 800464a:	b2db      	uxtb	r3, r3
 800464c:	f003 0307 	and.w	r3, r3, #7
 8004650:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004652:	7bbb      	ldrb	r3, [r7, #14]
 8004654:	7b3a      	ldrb	r2, [r7, #12]
 8004656:	4911      	ldr	r1, [pc, #68]	@ (800469c <UARTEx_SetNbDataToProcess+0x94>)
 8004658:	5c8a      	ldrb	r2, [r1, r2]
 800465a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800465e:	7b3a      	ldrb	r2, [r7, #12]
 8004660:	490f      	ldr	r1, [pc, #60]	@ (80046a0 <UARTEx_SetNbDataToProcess+0x98>)
 8004662:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004664:	fb93 f3f2 	sdiv	r3, r3, r2
 8004668:	b29a      	uxth	r2, r3
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004670:	7bfb      	ldrb	r3, [r7, #15]
 8004672:	7b7a      	ldrb	r2, [r7, #13]
 8004674:	4909      	ldr	r1, [pc, #36]	@ (800469c <UARTEx_SetNbDataToProcess+0x94>)
 8004676:	5c8a      	ldrb	r2, [r1, r2]
 8004678:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800467c:	7b7a      	ldrb	r2, [r7, #13]
 800467e:	4908      	ldr	r1, [pc, #32]	@ (80046a0 <UARTEx_SetNbDataToProcess+0x98>)
 8004680:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004682:	fb93 f3f2 	sdiv	r3, r3, r2
 8004686:	b29a      	uxth	r2, r3
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800468e:	bf00      	nop
 8004690:	3714      	adds	r7, #20
 8004692:	46bd      	mov	sp, r7
 8004694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004698:	4770      	bx	lr
 800469a:	bf00      	nop
 800469c:	080053b0 	.word	0x080053b0
 80046a0:	080053b8 	.word	0x080053b8

080046a4 <memset>:
 80046a4:	4402      	add	r2, r0
 80046a6:	4603      	mov	r3, r0
 80046a8:	4293      	cmp	r3, r2
 80046aa:	d100      	bne.n	80046ae <memset+0xa>
 80046ac:	4770      	bx	lr
 80046ae:	f803 1b01 	strb.w	r1, [r3], #1
 80046b2:	e7f9      	b.n	80046a8 <memset+0x4>

080046b4 <__libc_init_array>:
 80046b4:	b570      	push	{r4, r5, r6, lr}
 80046b6:	4d0d      	ldr	r5, [pc, #52]	@ (80046ec <__libc_init_array+0x38>)
 80046b8:	4c0d      	ldr	r4, [pc, #52]	@ (80046f0 <__libc_init_array+0x3c>)
 80046ba:	1b64      	subs	r4, r4, r5
 80046bc:	10a4      	asrs	r4, r4, #2
 80046be:	2600      	movs	r6, #0
 80046c0:	42a6      	cmp	r6, r4
 80046c2:	d109      	bne.n	80046d8 <__libc_init_array+0x24>
 80046c4:	4d0b      	ldr	r5, [pc, #44]	@ (80046f4 <__libc_init_array+0x40>)
 80046c6:	4c0c      	ldr	r4, [pc, #48]	@ (80046f8 <__libc_init_array+0x44>)
 80046c8:	f000 f826 	bl	8004718 <_init>
 80046cc:	1b64      	subs	r4, r4, r5
 80046ce:	10a4      	asrs	r4, r4, #2
 80046d0:	2600      	movs	r6, #0
 80046d2:	42a6      	cmp	r6, r4
 80046d4:	d105      	bne.n	80046e2 <__libc_init_array+0x2e>
 80046d6:	bd70      	pop	{r4, r5, r6, pc}
 80046d8:	f855 3b04 	ldr.w	r3, [r5], #4
 80046dc:	4798      	blx	r3
 80046de:	3601      	adds	r6, #1
 80046e0:	e7ee      	b.n	80046c0 <__libc_init_array+0xc>
 80046e2:	f855 3b04 	ldr.w	r3, [r5], #4
 80046e6:	4798      	blx	r3
 80046e8:	3601      	adds	r6, #1
 80046ea:	e7f2      	b.n	80046d2 <__libc_init_array+0x1e>
 80046ec:	080053c8 	.word	0x080053c8
 80046f0:	080053c8 	.word	0x080053c8
 80046f4:	080053c8 	.word	0x080053c8
 80046f8:	080053cc 	.word	0x080053cc

080046fc <memcpy>:
 80046fc:	440a      	add	r2, r1
 80046fe:	4291      	cmp	r1, r2
 8004700:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8004704:	d100      	bne.n	8004708 <memcpy+0xc>
 8004706:	4770      	bx	lr
 8004708:	b510      	push	{r4, lr}
 800470a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800470e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004712:	4291      	cmp	r1, r2
 8004714:	d1f9      	bne.n	800470a <memcpy+0xe>
 8004716:	bd10      	pop	{r4, pc}

08004718 <_init>:
 8004718:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800471a:	bf00      	nop
 800471c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800471e:	bc08      	pop	{r3}
 8004720:	469e      	mov	lr, r3
 8004722:	4770      	bx	lr

08004724 <_fini>:
 8004724:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004726:	bf00      	nop
 8004728:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800472a:	bc08      	pop	{r3}
 800472c:	469e      	mov	lr, r3
 800472e:	4770      	bx	lr
