{"publications": [{"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&citation_for_view=1nl6hScAAAAJ:KUbvn5osdkgC", "title": "FP-DNN: An automated framework for mapping deep neural networks onto FPGAs with RTL-HLS hybrid templates", "published_by": "2017 IEEE 25th Annual International Symposium on Field-Programmable Custom\u00a0\u2026, 2017", "authors": ["Y Guan", "H Liang", "N Xu", "W Wang", "S Shi", "X Chen", "G Sun", "W Zhang", "J Cong"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14720342124657296487", "cited_by": 340.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&citation_for_view=1nl6hScAAAAJ:dTyEYWd-f8wC", "title": "Semantics-based online malware detection: Towards efficient real-time protection against malware", "published_by": "IEEE transactions on information forensics and security 11 (2), 289-302, 2015", "authors": ["S Das", "Y Liu", "W Zhang", "M Chandramohan"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10192775932860911602", "cited_by": 206.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&citation_for_view=1nl6hScAAAAJ:u5HHmVD_uO8C", "title": "A low-power fat tree-based optical network-on-chip for multiprocessor system-on-chip", "published_by": "2009 Design, Automation & Test in Europe Conference & Exhibition, 3-8, 2009", "authors": ["H Gu", "J Xu", "W Zhang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11463718102856706030", "cited_by": 206.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&citation_for_view=1nl6hScAAAAJ:3fE2CSJIrl8C", "title": "A Low-power Low-cost Optical Router for Optical Networks-on-Chip in Multiprocessor Systems-on-Chip", "published_by": "IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 2009", "authors": ["WZ Huaxi Gu", "Kwai Hung Mo", "Jiang Xu"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2165725626451564044", "cited_by": 196.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&citation_for_view=1nl6hScAAAAJ:9yKSN-GCB0IC", "title": "Crosstalk noise and bit error rate analysis for optical network-on-chip", "published_by": "Proceedings of the 47th Design Automation Conference, 657-660, 2010", "authors": ["Y Xie", "M Nikdast", "J Xu", "W Zhang", "Q Li", "X Wu", "Y Ye", "X Wang", "W Liu"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5110588261412890269", "cited_by": 150.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&citation_for_view=1nl6hScAAAAJ:0EnyYjriUFMC", "title": "A NoC traffic suite based on real applications", "published_by": "2011 IEEE computer society annual symposium on VLSI, 66-71, 2011", "authors": ["W Liu", "J Xu", "X Wu", "Y Ye", "X Wang", "W Zhang", "M Nikdast", "Z Wang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16287704631352408484", "cited_by": 149.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&citation_for_view=1nl6hScAAAAJ:LPZeul_q3PIC", "title": "3-D mesh-based optical network-on-chip for multiprocessor system-on-chip", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and\u00a0\u2026, 2013", "authors": ["Y Ye", "J Xu", "B Huang", "X Wu", "W Zhang", "X Wang", "M Nikdast", "Z Wang", "W Liu", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16301127373037572151", "cited_by": 122.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&citation_for_view=1nl6hScAAAAJ:tKAzc9rXhukC", "title": "COMBA: A comprehensive model-based analysis framework for high level synthesis of real applications", "published_by": "2017 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 430-437, 2017", "authors": ["J Zhao", "L Feng", "S Sinha", "W Zhang", "Y Liang", "B He"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7735362640978493239", "cited_by": 120.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&citation_for_view=1nl6hScAAAAJ:VLnqNzywnoUC", "title": "A performance analysis framework for optimizing OpenCL applications on FPGAs", "published_by": "2016 IEEE International Symposium on High Performance Computer Architecture\u00a0\u2026, 2016", "authors": ["Z Wang", "B He", "W Zhang", "S Jiang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12847794063635126713", "cited_by": 112.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&citation_for_view=1nl6hScAAAAJ:Y0pCki6q_DkC", "title": "Design exploration of hybrid CMOS and memristor circuit by new modified nodal analysis", "published_by": "IEEE Transactions on very large scale integration (VLSI) systems 20 (6\u00a0\u2026, 2011", "authors": ["W Fei", "H Yu", "W Zhang", "KS Yeo"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1414508426938095537", "cited_by": 96.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&citation_for_view=1nl6hScAAAAJ:dQ2og3OwTAUC", "title": "Formal worst-case analysis of crosstalk noise in mesh-based optical networks-on-chip", "published_by": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems 21 (10\u00a0\u2026, 2012", "authors": ["Y Xie", "M Nikdast", "J Xu", "X Wu", "W Zhang", "Y Ye", "X Wang", "Z Wang", "W Liu"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2938895309938579691", "cited_by": 94.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&citation_for_view=1nl6hScAAAAJ:zYLM7Y9cAGgC", "title": "A hierarchical hybrid optical-electronic network-on-chip", "published_by": "2010 IEEE Computer Society Annual Symposium on VLSI, 327-332, 2010", "authors": ["KH Mo", "Y Ye", "X Wu", "W Zhang", "W Liu", "J Xu"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17096757209280855890", "cited_by": 92.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&citation_for_view=1nl6hScAAAAJ:V3AGJWp-ZtQC", "title": "Digital-assisted noise-eliminating training for memristor crossbar-based analog neuromorphic computing engine", "published_by": "Proceedings of the 50th Annual Design Automation Conference, 1-6, 2013", "authors": ["B Liu", "M Hu", "H Li", "ZH Mao", "Y Chen", "T Huang", "W Zhang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3551126175973647428", "cited_by": 83.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&citation_for_view=1nl6hScAAAAJ:uWQEDVKXjbEC", "title": "A torus-based hierarchical optical-electronic network-on-chip for multiprocessor system-on-chip", "published_by": "ACM Journal on Emerging Technologies in Computing Systems (JETC) 8 (1), 1-26, 2012", "authors": ["Y Ye", "J Xu", "X Wu", "W Zhang", "W Liu", "M Nikdast"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5957757135789094442", "cited_by": 83.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&citation_for_view=1nl6hScAAAAJ:sSrBHYA8nusC", "title": "A new RNS based DA approach for inner product computation", "published_by": "IEEE Transactions on Circuits and Systems I: Regular Papers 60 (8), 2139-2152, 2013", "authors": ["CH Vun", "AB Premkumar", "W Zhang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=169215907341933751", "cited_by": 80.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&citation_for_view=1nl6hScAAAAJ:fQNAKQ3IYiAC", "title": "Systematic analysis of crosstalk noise in folded-torus-based optical networks-on-chip", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and\u00a0\u2026, 2014", "authors": ["M Nikdast", "J Xu", "X Wu", "W Zhang", "Y Ye", "X Wang", "Z Wang", "Z Wang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13893390123180411563", "cited_by": 75.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&citation_for_view=1nl6hScAAAAJ:uJ-U7cs_P_0C", "title": "Melia: A mapreduce framework on opencl-based fpgas", "published_by": "IEEE Transactions on Parallel and Distributed Systems 27 (12), 3547-3560, 2016", "authors": ["Z Wang", "S Zhang", "B He", "W Zhang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12614935075761827014", "cited_by": 69.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&citation_for_view=1nl6hScAAAAJ:0KyAp5RtaNEC", "title": "A fine-grained control flow integrity approach against runtime memory attacks for embedded systems", "published_by": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems 24 (11\u00a0\u2026, 2016", "authors": ["S Das", "W Zhang", "Y Liu"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15616401402968857438", "cited_by": 65.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&citation_for_view=1nl6hScAAAAJ:vRqMK49ujn8C", "title": "UNION: A unified inter/intrachip optical network for chip multiprocessors", "published_by": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems 22 (5\u00a0\u2026, 2013", "authors": ["X Wu", "Y Ye", "J Xu", "W Zhang", "W Liu", "M Nikdast", "X Wang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15319659644606692020", "cited_by": 62.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&citation_for_view=1nl6hScAAAAJ:eQOLeE2rZwMC", "title": "Union: A unified inter/intra-chip optical network for chip multiprocessors", "published_by": "Proceedings of the 2010 IEEE/ACM International Symposium on Nanoscale\u00a0\u2026, 2010", "authors": ["X Wu", "Y Ye", "W Zhang", "W Liu", "M Nikdast", "X Wang", "J Xu"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15319659644606692020", "cited_by": 62.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=20&pagesize=80&citation_for_view=1nl6hScAAAAJ:ipzZ9siozwsC", "title": "A study of data partitioning on OpenCL-based FPGAs", "published_by": "2015 25th International Conference on Field Programmable Logic and\u00a0\u2026, 2015", "authors": ["Z Wang", "B He", "W Zhang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17115093723063812338", "cited_by": 60.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=20&pagesize=80&citation_for_view=1nl6hScAAAAJ:HDshCWvjkbEC", "title": "System-level modeling and analysis of thermal effects in optical networks-on-chip", "published_by": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems 21 (2), 292-305, 2012", "authors": ["Y Ye", "J Xu", "X Wu", "W Zhang", "X Wang", "M Nikdast", "Z Wang", "W Liu"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10029374676116337103", "cited_by": 60.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=20&pagesize=80&citation_for_view=1nl6hScAAAAJ:WqliGbK-hY8C", "title": "Cost-efficient acceleration of hardware Trojan detection through fan-out cone analysis and weighted random pattern technique", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and\u00a0\u2026, 2015", "authors": ["B Zhou", "W Zhang", "S Thambipillai", "JTK Jin", "V Chaturvedi", "T Luo"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13387253286042247057", "cited_by": 55.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=20&pagesize=80&citation_for_view=1nl6hScAAAAJ:eflP2zaiRacC", "title": "Non-volatile 3D stacking RRAM-based FPGA", "published_by": "22nd International conference on field programmable logic and applications\u00a0\u2026, 2012", "authors": ["YC Chen", "W Wang", "H Li", "W Zhang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11487515565845299063", "cited_by": 54.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=20&pagesize=80&citation_for_view=1nl6hScAAAAJ:t7zJ5fGR-2UC", "title": "FlexCL: An analytical performance model for OpenCL workloads on flexible FPGAs", "published_by": "Proceedings of the 54th Annual Design Automation Conference 2017, 1-6, 2017", "authors": ["S Wang", "Y Liang", "W Zhang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13217431554996952902", "cited_by": 53.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=20&pagesize=80&citation_for_view=1nl6hScAAAAJ:fEOibwPWpKIC", "title": "Method and system for a run-time reconfigurable computer architecture", "published_by": "US Patent 8,990,740, 2015", "authors": ["W Zhang", "NK Jha", "L Shang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12439703883674433742", "cited_by": 52.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=20&pagesize=80&citation_for_view=1nl6hScAAAAJ:u-x6o8ySG0sC", "title": "NATURE: a hybrid nanotube/CMOS dynamically reconfigurable architecture", "published_by": "Proceedings of the 43rd annual Design Automation Conference, 711-716, 2006", "authors": ["W Zhang", "NK Jha", "L Shang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12573797014467636559", "cited_by": 52.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=20&pagesize=80&citation_for_view=1nl6hScAAAAJ:vbGhcppDl1QC", "title": "Machine learning based routing congestion prediction in FPGA high-level synthesis", "published_by": "2019 Design, Automation & Test in Europe Conference & Exhibition (DATE\u00a0\u2026, 2019", "authors": ["J Zhao", "T Liang", "S Sinha", "W Zhang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6504969072296255987", "cited_by": 50.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=20&pagesize=80&citation_for_view=1nl6hScAAAAJ:1yQoGdGgb4wC", "title": "Relational query processing on OpenCL-based FPGAs", "published_by": "2016 26th International Conference on Field Programmable Logic and\u00a0\u2026, 2016", "authors": ["Z Wang", "J Paul", "HY Cheah", "B He", "W Zhang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1502977038278416792", "cited_by": 50.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=20&pagesize=80&citation_for_view=1nl6hScAAAAJ:08ZZubdj9fEC", "title": "Floorplan optimization of fat-tree-based networks-on-chip for chip multiprocessors", "published_by": "IEEE Transactions on Computers 63 (6), 1446-1459, 2012", "authors": ["Z Wang", "J Xu", "X Wu", "Y Ye", "W Zhang", "M Nikdast", "X Wang", "Z Wang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6457913876094551377", "cited_by": 50.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=20&pagesize=80&citation_for_view=1nl6hScAAAAJ:t6usbXjVLHcC", "title": "A low cost acceleration method for hardware Trojan detection based on fan-out cone analysis", "published_by": "Proceedings of the 2014 International Conference on Hardware/Software\u00a0\u2026, 2014", "authors": ["B Zhou", "W Zhang", "S Thambipillai", "JKJ Teo"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8942081047557828742,9825504264888691265", "cited_by": 48.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=20&pagesize=80&citation_for_view=1nl6hScAAAAJ:hkOj_22Ku90C", "title": "Performance modeling and directives optimization for high-level synthesis on FPGA", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and\u00a0\u2026, 2019", "authors": ["J Zhao", "L Feng", "S Sinha", "W Zhang", "Y Liang", "B He"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2173046576606867151", "cited_by": 46.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=20&pagesize=80&citation_for_view=1nl6hScAAAAJ:OU6Ihb5iCvQC", "title": "Fine-grained dynamic voltage scaling on OLED display", "published_by": "17th Asia and South Pacific Design Automation Conference, 807-812, 2012", "authors": ["X Chen", "J Zeng", "Y Chen", "W Zhang", "H Li"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=595803735424966679", "cited_by": 43.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=20&pagesize=80&citation_for_view=1nl6hScAAAAJ:5awf1xo2G04C", "title": "Low-power FPGA design using memoization-based approximate computing", "published_by": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems 24 (8\u00a0\u2026, 2016", "authors": ["S Sinha", "W Zhang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13020222198742769352", "cited_by": 41.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=20&pagesize=80&citation_for_view=1nl6hScAAAAJ:evX43VCCuoAC", "title": "Thermal-aware task mapping on dynamically reconfigurable network-on-chip based multiprocessor system-on-chip", "published_by": "IEEE Transactions on Computers 67 (12), 1818-1834, 2018", "authors": ["W Liu", "L Yang", "W Jiang", "L Feng", "N Guan", "W Zhang", "N Dutt"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10900382520126227450", "cited_by": 35.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=20&pagesize=80&citation_for_view=1nl6hScAAAAJ:8AbLer7MMksC", "title": "The 3-D stacking bipolar RRAM for high density", "published_by": "IEEE transactions on nanotechnology 11 (5), 948-956, 2012", "authors": ["YC Chen", "H Li", "W Zhang", "RE Pino"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2921298246684586280", "cited_by": 35.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=20&pagesize=80&citation_for_view=1nl6hScAAAAJ:mvPsJ3kp5DgC", "title": "A thermal and process variation aware MTJ switching model and its applications in soft error analysis", "published_by": "Proceedings of the International Conference on Computer-Aided Design, 720-727, 2012", "authors": ["P Wang", "W Zhang", "R Joshi", "R Kanj", "Y Chen"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13247214638869004909", "cited_by": 34.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=20&pagesize=80&citation_for_view=1nl6hScAAAAJ:Mojj43d5GZwC", "title": "Holistic comparison of optical routers for chip multiprocessors", "published_by": "Anti-counterfeiting, Security, and Identification, 1-5, 2012", "authors": ["Y Ye", "X Wu", "J Xu", "W Zhang", "M Nikdast", "X Wang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5045440672098952516", "cited_by": 30.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=20&pagesize=80&citation_for_view=1nl6hScAAAAJ:W7OEmFMy1HYC", "title": "Hybrid nanotube/CMOS dynamically reconfigurable architecture and an integrated design optimization method and system therefor", "published_by": "US Patent 8,117,436, 2012", "authors": ["W Zhang", "NK Jha", "L Shang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1884377946903291637", "cited_by": 30.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=20&pagesize=80&citation_for_view=1nl6hScAAAAJ:qjMakFHDy7sC", "title": "A hybrid nano/CMOS dynamically reconfigurable system\u2014Part I: Architecture", "published_by": "ACM Journal on Emerging Technologies in Computing Systems (JETC) 5 (4), 1-30, 2009", "authors": ["W Zhang", "NK Jha", "L Shang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9208612167542563136,8177487983814723896", "cited_by": 30.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=20&pagesize=80&citation_for_view=1nl6hScAAAAJ:UebtZRa9Y70C", "title": "A HYBRID NANOTUBE/CMOS DYNAMICALLY RECONFIGURABLE ARCHITECTURE AND AN INTEGRATED DESIGN OPTIMIZATION METHOD AND SYSTEM THEREFOR", "published_by": "WO Patent WO/2007/124,048, 2007", "authors": ["W ZHANG", "NK JHA", "L SHANG"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1884377946903291637", "cited_by": 30.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=20&pagesize=80&citation_for_view=1nl6hScAAAAJ:kRWSkSYxWN8C", "title": "Thermal simulator of 3D-IC with modeling of anisotropic TSV conductance and microchannel entrance effects", "published_by": "2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC), 485-490, 2013", "authors": ["H Qian", "H Liang", "CH Chang", "W Zhang", "H Yu"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5056596787322909079", "cited_by": 28.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=20&pagesize=80&citation_for_view=1nl6hScAAAAJ:VL0QpB8kHFEC", "title": "A novel peripheral circuit for RRAM-based LUT", "published_by": "2012 IEEE International Symposium on Circuits and Systems (ISCAS), 1811-1814, 2012", "authors": ["YC Chen", "H Li", "W Zhang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14582870428283554634", "cited_by": 28.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=20&pagesize=80&citation_for_view=1nl6hScAAAAJ:BwyfMAYsbu0C", "title": "HL-Pow: A learning-based power modeling framework for high-level synthesis", "published_by": "2020 25th Asia and South Pacific Design Automation Conference (ASP-DAC), 574-580, 2020", "authors": ["Z Lin", "J Zhao", "S Sinha", "W Zhang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13040002040084209602", "cited_by": 25.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=20&pagesize=80&citation_for_view=1nl6hScAAAAJ:z_wVstp3MssC", "title": "No-jump-into-basic-block: Enforce basic block CFI on the fly for real-world binaries", "published_by": "Proceedings of the 54th Annual Design Automation Conference 2017, 1-6, 2017", "authors": ["W He", "S Das", "W Zhang", "Y Liu"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12924770132632310525", "cited_by": 24.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=20&pagesize=80&citation_for_view=1nl6hScAAAAJ:VOx2b1Wkg3QC", "title": "A physical design tool for carbon nanotube field-effect transistor circuits", "published_by": "ACM Journal on Emerging Technologies in Computing Systems (JETC) 8 (3), 1-20, 2012", "authors": ["J Huang", "M Zhu", "S Yang", "P Gupta", "W Zhang", "SM Rubin", "G Garreton", "J He"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7534409802266576993", "cited_by": 24.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=20&pagesize=80&citation_for_view=1nl6hScAAAAJ:YsMSGLbcyi4C", "title": "Low-power 3D nano/CMOS hybrid dynamically reconfigurable architecture", "published_by": "ACM Journal on Emerging Technologies in Computing Systems (JETC) 6 (3), 1-32, 2010", "authors": ["W Zhang", "NK Jha", "L Shang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3242391018183649546", "cited_by": 24.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=20&pagesize=80&citation_for_view=1nl6hScAAAAJ:ML0RJ9NH7IQC", "title": "Boyi: A systematic framework for automatically deciding the right execution model of OpenCL applications on FPGAs", "published_by": "Proceedings of the 2020 ACM/SIGDA International Symposium on Field\u00a0\u2026, 2020", "authors": ["J Jiang", "Z Wang", "X Liu", "J G\u00f3mez-Luna", "N Guan", "Q Deng", "W Zhang", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5141974936131682226", "cited_by": 23.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=20&pagesize=80&citation_for_view=1nl6hScAAAAJ:p2g8aNsByqUC", "title": "A fine-grain dynamically reconfigurable architecture aimed at reducing the FPGA-ASIC gaps", "published_by": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems 22 (12\u00a0\u2026, 2014", "authors": ["TJ Lin", "W Zhang", "NK Jha"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10037640802468693996", "cited_by": 23.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=20&pagesize=80&citation_for_view=1nl6hScAAAAJ:B3FOqHPlNUQC", "title": "Nonvolatile CBRAM-crossbar-based 3-D-integrated hybrid memory for data retention", "published_by": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems 22 (5), 957-970, 2013", "authors": ["Y Wang", "H Yu", "W Zhang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6931786428714778318", "cited_by": 23.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=20&pagesize=80&citation_for_view=1nl6hScAAAAJ:HoB7MX3m0LUC", "title": "A nanoelectromechanical-switch-based thermal management for 3-D integrated many-core memory-processor system", "published_by": "IEEE transactions on nanotechnology 11 (3), 588-600, 2012", "authors": ["X Huang", "C Zhang", "H Yu", "W Zhang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2252092103670739234", "cited_by": 23.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=20&pagesize=80&citation_for_view=1nl6hScAAAAJ:WF5omc3nYNoC", "title": "SRAM-based NATURE: A dynamically reconfigurable FPGA based on 10T low-power SRAMs", "published_by": "IEEE transactions on very large scale integration (VLSI) systems 20 (11\u00a0\u2026, 2011", "authors": ["TJ Lin", "W Zhang", "NK Jha"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12961320877979301317", "cited_by": 23.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=20&pagesize=80&citation_for_view=1nl6hScAAAAJ:_FxGoFyzp5QC", "title": "Modeling and Analysis of Thermal Effects in Optical Networks-on-Chip", "published_by": "2011 IEEE Computer Society Annual Symposium on VLSI, 254-259, 2011", "authors": ["Y Ye", "J Xu", "X Wu", "W Zhang", "X Wang", "M Nikdast", "Z Wang", "W Liu"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5046864886334134737", "cited_by": 23.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=20&pagesize=80&citation_for_view=1nl6hScAAAAJ:UeHWp8X0CEIC", "title": "A hybrid nano/CMOS dynamically reconfigurable system\u2014Part II: Design optimization flow", "published_by": "ACM Journal on Emerging Technologies in Computing Systems (JETC) 5 (3), 1-31, 2009", "authors": ["W Zhang", "NK Jha", "L Shang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8177487983814723896,2543805618911007553", "cited_by": 22.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=20&pagesize=80&citation_for_view=1nl6hScAAAAJ:PR6Y55bgFSsC", "title": "Paas: A system level simulator for heterogeneous computing architectures", "published_by": "2017 27th International Conference on Field Programmable Logic and\u00a0\u2026, 2017", "authors": ["T Liang", "L Feng", "S Sinha", "W Zhang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2405110763497174577", "cited_by": 21.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=20&pagesize=80&citation_for_view=1nl6hScAAAAJ:LI9QrySNdTsC", "title": "Multikernel data partitioning with channel on opencl-based fpgas", "published_by": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems 25 (6\u00a0\u2026, 2017", "authors": ["Z Wang", "J Paul", "B He", "W Zhang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6844777975774701355", "cited_by": 21.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=20&pagesize=80&citation_for_view=1nl6hScAAAAJ:BrmTIyaxlBUC", "title": "Decentralized agent based re-clustering for task mapping of tera-scale network-on-chip system", "published_by": "2012 IEEE International Symposium on Circuits and Systems (ISCAS), 2437-2440, 2012", "authors": ["Y Cui", "W Zhang", "H Yu"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15405870983749452352", "cited_by": 21.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=20&pagesize=80&citation_for_view=1nl6hScAAAAJ:tzM49s52ZIMC", "title": "FlexCL: A model of performance and power for OpenCL workloads on FPGAs", "published_by": "IEEE Transactions on Computers 67 (12), 1750-1764, 2018", "authors": ["Y Liang", "S Wang", "W Zhang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9875309046425817754", "cited_by": 20.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=20&pagesize=80&citation_for_view=1nl6hScAAAAJ:olpn-zPbct0C", "title": "Thermal-aware task scheduling for peak temperature minimization under periodic constraint for 3D-MPSoCs", "published_by": "2014 25nd IEEE International Symposium on Rapid System Prototyping, 107-113, 2014", "authors": ["V Chaturvedi", "AK Singh", "W Zhang", "T Srikanthan"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4960362772289735865", "cited_by": 20.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=20&pagesize=80&citation_for_view=1nl6hScAAAAJ:4fKUyHm3Qg0C", "title": "Design of low power 3D hybrid memory by non-volatile CBRAM-crossbar with block-level data-retention", "published_by": "Proceedings of the 2012 ACM/IEEE international symposium on Low power\u00a0\u2026, 2012", "authors": ["Y Wang", "C Zhang", "H Yu", "W Zhang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14561230889344578841", "cited_by": 19.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=20&pagesize=80&citation_for_view=1nl6hScAAAAJ:7T2F9Uy0os0C", "title": "A racetrack memory based in-memory booth multiplier for cryptography application", "published_by": "2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC), 286-291, 2016", "authors": ["T Luo", "W Zhang", "B He", "D Maskell"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7521354179109263026", "cited_by": 18.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=20&pagesize=80&citation_for_view=1nl6hScAAAAJ:XiVPGOgt02cC", "title": "A low-power pipelined MAC architecture using Baugh-Wooley based multiplier", "published_by": "2014 IEEE 3rd global conference on consumer electronics (GCCE), 505-506, 2014", "authors": ["R Warrier", "CH Vun", "W Zhang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6723009981595832149", "cited_by": 18.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=20&pagesize=80&citation_for_view=1nl6hScAAAAJ:Tiz5es2fbqcC", "title": "A hybrid nano/CMOS dynamically reconfigurable system\u2014Part II: Design optimization flow", "published_by": "ACM Journal on Emerging Technologies in Computing Systems (JETC) 5 (3), 1-31, 2009", "authors": ["W Zhang", "NK Jha", "L Shang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8177487983814723896,4942174436162471878", "cited_by": 18.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=20&pagesize=80&citation_for_view=1nl6hScAAAAJ:IjCSPb-OGe4C", "title": "A hybrid Nano/CMOS dynamically reconfigurable system\u2014Part II: Design optimization flow", "published_by": "ACM Journal on Emerging Technologies in Computing Systems (JETC) 5 (3), 13, 2009", "authors": ["W Zhang", "NK Jha", "L Shang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8177487983814723896", "cited_by": 18.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=20&pagesize=80&citation_for_view=1nl6hScAAAAJ:35r97b3x0nAC", "title": "Online malware defense using attack behavior model", "published_by": "2016 IEEE International Symposium on Circuits and Systems (ISCAS), 1322-1325, 2016", "authors": ["S Das", "H Xiao", "Y Liu", "W Zhang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12129498320700687134", "cited_by": 17.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=20&pagesize=80&citation_for_view=1nl6hScAAAAJ:BUYA1_V_uYcC", "title": "FP-Stereo: Hardware-efficient stereo vision for embedded applications", "published_by": "2020 30th International Conference on Field-Programmable Logic and\u00a0\u2026, 2020", "authors": ["J Zhao", "T Liang", "L Feng", "W Ding", "S Sinha", "W Zhang", "S Shen"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6696297901145568276", "cited_by": 16.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=20&pagesize=80&citation_for_view=1nl6hScAAAAJ:vDijr-p_gm4C", "title": "ROPSentry: Runtime defense against ROP attacks using hardware performance counters", "published_by": "Computers & Security 73, 374-388, 2018", "authors": ["S Das", "B Chen", "M Chandramohan", "Y Liu", "W Zhang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10684911599544291925", "cited_by": 16.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=20&pagesize=80&citation_for_view=1nl6hScAAAAJ:q3oQSFYPqjQC", "title": "Thermal analysis for 3D optical network-on-chip based on a novel low-cost 6\u00d7 6 optical router", "published_by": "2012 Optical Interconnects Conference, 110-111, 2012", "authors": ["Y Ye", "J Xu", "X Wu", "W Zhang", "W Liu", "M Nikdast", "X Wang", "Z Wang", "Z Wang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17080592513542957720", "cited_by": 16.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=20&pagesize=80&citation_for_view=1nl6hScAAAAJ:RYcK_YlVTxYC", "title": "A look up table design with 3D bipolar RRAMs", "published_by": "17th Asia and South Pacific Design Automation Conference, 73-78, 2012", "authors": ["YC Chen", "W Zhang", "H Li"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9297196586021660315", "cited_by": 16.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=20&pagesize=80&citation_for_view=1nl6hScAAAAJ:ufrVoPGSRksC", "title": "3D-HIM: A 3D High-density Interleaved Memory for bipolar RRAM design", "published_by": "2011 IEEE/ACM International Symposium on Nanoscale Architectures, 59-64, 2011", "authors": ["YC Chen", "H Li", "W Zhang", "RE Pino"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3727133128306626727", "cited_by": 16.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=20&pagesize=80&citation_for_view=1nl6hScAAAAJ:ZuybSZzF8UAC", "title": "BBB-CFI: lightweight CFI approach against code-reuse attacks using basic block information", "published_by": "ACM Transactions on Embedded Computing Systems (TECS) 19 (1), 1-22, 2020", "authors": ["W He", "S Das", "W Zhang", "Y Liu"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1040462897339106574", "cited_by": 15.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=20&pagesize=80&citation_for_view=1nl6hScAAAAJ:yB1At4FlUx8C", "title": "Towards high performance low bitwidth training for deep neural networks", "published_by": "Journal of Semiconductors 41 (2), 022404, 2020", "authors": ["C Su", "S Zhou", "L Feng", "W Zhang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15575495774131745498", "cited_by": 15.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=20&pagesize=80&citation_for_view=1nl6hScAAAAJ:UHK10RUVsp4C", "title": "Parallelizing hardware tasks on multicontext FPGA with efficient placement and scheduling algorithms", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and\u00a0\u2026, 2017", "authors": ["H Liang", "S Sinha", "W Zhang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3426825466277257983", "cited_by": 15.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=20&pagesize=80&citation_for_view=1nl6hScAAAAJ:2osOgNQ5qMEC", "title": "NanoMap: An integrated design optimization flow for a hybrid nanotube/CMOS dynamically reconfigurable architecture", "published_by": "Proceedings of the 44th annual Design Automation Conference, 300-305, 2007", "authors": ["W Zhang", "L Shang", "NK Jha"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17306478884613169074", "cited_by": 15.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=20&pagesize=80&citation_for_view=1nl6hScAAAAJ:EkHepimYqZsC", "title": "Sgxlinger: A new side-channel attack vector based on interrupt latency against enclave execution", "published_by": "2018 IEEE 36th International Conference on Computer Design (ICCD), 108-114, 2018", "authors": ["W He", "W Zhang", "S Das", "Y Liu"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17147052042817606401", "cited_by": 14.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=20&pagesize=80&citation_for_view=1nl6hScAAAAJ:_Ybze24A_UAC", "title": "Modular placement for interposer based multi-FPGA systems", "published_by": "Proceedings of the 26th edition on Great Lakes Symposium on VLSI, 93-98, 2016", "authors": ["F Mao", "W Zhang", "B Feng", "B He", "Y Ma"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5433326717494343583", "cited_by": 14.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=20&pagesize=80&citation_for_view=1nl6hScAAAAJ:ye4kPcJQO24C", "title": "Distributed sensor network-on-chip for performance optimization of soft-error-tolerant multiprocessor system-on-chip", "published_by": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems 24 (4\u00a0\u2026, 2015", "authors": ["W Liu", "W Zhang", "X Wang", "J Xu"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6458732075071392276", "cited_by": 14.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=20&pagesize=80&citation_for_view=1nl6hScAAAAJ:5ugPr518TE4C", "title": "Reconfigurable dynamic trusted platform module for control flow checking", "published_by": "2014 IEEE Computer Society Annual Symposium on VLSI, 166-171, 2014", "authors": ["S Das", "W Zhang", "Y Liu"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7985807501645797828", "cited_by": 14.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=20&pagesize=80&citation_for_view=1nl6hScAAAAJ:9Nmd_mFXekcC", "title": "Towards efficient and scalable acceleration of online decision tree learning on FPGA", "published_by": "2019 IEEE 27th Annual International Symposium on Field-Programmable Custom\u00a0\u2026, 2019", "authors": ["Z Lin", "S Sinha", "W Zhang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13458918306202764995", "cited_by": 13.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=20&pagesize=80&citation_for_view=1nl6hScAAAAJ:WA5NYHcadZ8C", "title": "Thermal-aware task scheduling for 3D-network-on-chip: A bottom to top scheme", "published_by": "Journal of Circuits, Systems and Computers 25 (01), 1640003, 2016", "authors": ["Y Cui", "W Zhang", "V Chaturvedi", "W Liu", "B He"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12624096608947756247", "cited_by": 13.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=20&pagesize=80&citation_for_view=1nl6hScAAAAJ:d1gkVwhDpl0C", "title": "ALLCN: An automatic logic-to-layout tool for carbon nanotube based nanotechnology", "published_by": "2005 International Conference on Computer Design, 281-288, 2005", "authors": ["W Zhang", "NK Jha"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5410530897525383301", "cited_by": 13.0, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=20&pagesize=80&citation_for_view=1nl6hScAAAAJ:2KloaMYe4IUC", "title": "A history-based auto-tuning framework for fast and high-performance DNN design on GPU", "published_by": "2020 57th ACM/IEEE Design Automation Conference (DAC), 1-6, 2020", "authors": ["J Mu", "M Wang", "L Li", "J Yang", "W Lin", "W Zhang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10792268494016224441", "cited_by": 12.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=20&pagesize=80&citation_for_view=1nl6hScAAAAJ:W5xh706n7nkC", "title": "HI-DMM: High-performance dynamic memory management in high-level synthesis", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and\u00a0\u2026, 2018", "authors": ["T Liang", "J Zhao", "L Feng", "S Sinha", "W Zhang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5884063871228136212", "cited_by": 12.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=20&pagesize=80&citation_for_view=1nl6hScAAAAJ:tYavs44e6CUC", "title": "Hi-ClockFlow: Multi-Clock Dataflow Automation and Throughput Optimization in High-Level Synthesis", "published_by": "2019 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 1-6, 2019", "authors": ["T Liang", "J Zhao", "L Feng", "S Sinha", "W Zhang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15857262050716755039", "cited_by": 11.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=20&pagesize=80&citation_for_view=1nl6hScAAAAJ:ZfRJV9d4-WMC", "title": "An Ensemble Learning Approach for In-Situ Monitoring of FPGA Dynamic Power", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and\u00a0\u2026, 2018", "authors": ["Z Lin", "S Sinha", "W Zhang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8058634166137525447", "cited_by": 11.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=20&pagesize=80&citation_for_view=1nl6hScAAAAJ:N5tVd3kTz84C", "title": "Heterosim: A heterogeneous cpu-fpga simulator", "published_by": "IEEE Computer Architecture Letters 16 (1), 38-41, 2016", "authors": ["L Feng", "H Liang", "S Sinha", "W Zhang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=445375609735932186", "cited_by": 11.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=20&pagesize=80&citation_for_view=1nl6hScAAAAJ:Tyk-4Ss8FVUC", "title": "Double-data-rate, wave-pipelined interconnect for asynchronous NoCs", "published_by": "IEEE micro 29 (3), 20-30, 2009", "authors": ["J Xu", "W Wolf", "W Zhang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6163819490808973223", "cited_by": 11.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=20&pagesize=80&citation_for_view=1nl6hScAAAAJ:EYYDruWGBe4C", "title": "Poly: Efficient heterogeneous system and application management for interactive applications", "published_by": "2019 IEEE International Symposium on High Performance Computer Architecture\u00a0\u2026, 2019", "authors": ["S Wang", "Y Liang", "W Zhang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4628666027330863730", "cited_by": 10.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=20&pagesize=80&citation_for_view=1nl6hScAAAAJ:g3aElNc5_aQC", "title": "Decision tree based hardware power monitoring for run time dynamic power management in FPGA", "published_by": "2017 27th International Conference on Field Programmable Logic and\u00a0\u2026, 2017", "authors": ["Z Lin", "W Zhang", "S Sharad"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7570981546652465811", "cited_by": 10.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=20&pagesize=80&citation_for_view=1nl6hScAAAAJ:PELIpwtuRlgC", "title": "FDR 2.0: A low-power dynamically reconfigurable architecture and its FinFET implementation", "published_by": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems 23 (10\u00a0\u2026, 2014", "authors": ["TJ Lin", "W Zhang", "NK Jha"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7976487895064613119", "cited_by": 10.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=20&pagesize=80&citation_for_view=1nl6hScAAAAJ:JQOojiI6XY0C", "title": "A collaborative framework for fpga-based cnn design modeling and optimization", "published_by": "2018 28th International Conference on Field Programmable Logic and\u00a0\u2026, 2018", "authors": ["J Mu", "W Zhang", "H Liang", "S Sinha"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3967184888913965361", "cited_by": 9.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=20&pagesize=80&citation_for_view=1nl6hScAAAAJ:kzcrU_BdoSEC", "title": "Two-stage thermal-aware scheduling of task graphs on 3D multi-cores exploiting application and architecture characteristics", "published_by": "2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC), 324-329, 2017", "authors": ["Z Zhu", "V Chaturvedi", "AK Singh", "W Zhang", "Y Cui"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6398132721968704551", "cited_by": 9.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=20&pagesize=80&citation_for_view=1nl6hScAAAAJ:geHnlv5EZngC", "title": "Nbti-aware circuit node criticality computation", "published_by": "ACM Journal on Emerging Technologies in Computing Systems (JETC) 9 (3), 1-19, 2013", "authors": ["S Yang", "W Wang", "M Hagan", "W Zhang", "P Gupta", "Y Cao"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7844132484500118175", "cited_by": 9.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=20&pagesize=80&citation_for_view=1nl6hScAAAAJ:hqOjcs7Dif8C", "title": "NEMS based thermal management for 3D many-core system", "published_by": "2011 IEEE/ACM International Symposium on Nanoscale Architectures, 218-223, 2011", "authors": ["X Huang", "H Yu", "W Zhang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15985407693775150284", "cited_by": 9.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=20&pagesize=80&citation_for_view=1nl6hScAAAAJ:8k81kl-MbHgC", "title": "A Hardware-Software Collaborated Method for Soft-Error Tolerant MPSoC", "published_by": NaN, "authors": [""], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17320292112567552684", "cited_by": 9.0, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=20&pagesize=80&citation_for_view=1nl6hScAAAAJ:S16KYo8Pm5AC", "title": "PowerGear: Early-stage power estimation in FPGA HLS via heterogeneous edge-centric GNNs", "published_by": "2022 Design, Automation & Test in Europe Conference & Exhibition (DATE\u00a0\u2026, 2022", "authors": ["Z Lin", "Z Yuan", "J Zhao", "W Zhang", "H Wang", "Y Tian"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15929665167199394547", "cited_by": 8.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=20&pagesize=80&citation_for_view=1nl6hScAAAAJ:oNZyr7d5Mn4C", "title": "Graph sampling with fast random walker on hbm-enabled fpga accelerators", "published_by": "2021 31st International Conference on Field-Programmable Logic and\u00a0\u2026, 2021", "authors": ["C Su", "H Liang", "W Zhang", "K Zhao", "B Ai", "W Shen", "Z Wang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10294973604081792641", "cited_by": 8.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=20&pagesize=80&citation_for_view=1nl6hScAAAAJ:XD-gHx7UXLsC", "title": "A cost-effective CNN accelerator design with configurable PU on FPGA", "published_by": "2019 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 31-36, 2019", "authors": ["CFB Fong", "J Mu", "W Zhang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13363430324059187806", "cited_by": 8.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=20&pagesize=80&citation_for_view=1nl6hScAAAAJ:j8SEvjWlNXcC", "title": "Energy Minimization for Multicore Platforms Through DVFS and VR Phase Scaling With Comprehensive Convex Model", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and\u00a0\u2026, 2019", "authors": ["Z Zhu", "W Zhang", "V Chaturvedi", "AK Singh"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12531358739530509374", "cited_by": 8.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=20&pagesize=80&citation_for_view=1nl6hScAAAAJ:hMsQuOkrut0C", "title": "A novel two-stage modular multiplier based on racetrack memory for asymmetric cryptography", "published_by": "2017 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 276-282, 2017", "authors": ["T Luo", "B He", "W Zhang", "DL Maskell"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7371061855264523905", "cited_by": 8.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=100&pagesize=100&citation_for_view=1nl6hScAAAAJ:b1wdh0AR-JQC", "title": "Amf-placer: High-performance analytical mixed-size placer for fpga", "published_by": "2021 IEEE/ACM International Conference On Computer Aided Design (ICCAD), 1-9, 2021", "authors": ["T Liang", "G Chen", "J Zhao", "S Sinha", "W Zhang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4133496308486897279", "cited_by": 7.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=100&pagesize=100&citation_for_view=1nl6hScAAAAJ:k8Z6L05lTy4C", "title": "Optimizing opencl-based cnn design on fpga with comprehensive design space exploration and collaborative performance modeling", "published_by": "ACM Transactions on Reconfigurable Technology and Systems (TRETS) 13 (3), 1-28, 2020", "authors": ["J Mu", "W Zhang", "H Liang", "S Sinha"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10853990924837840250", "cited_by": 7.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=100&pagesize=100&citation_for_view=1nl6hScAAAAJ:uc_IGeMz5qoC", "title": "Dynamic module partitioning for library based placement on heterogeneous FPGAs", "published_by": "2017 IEEE 23rd International Conference on Embedded and Real-Time Computing\u00a0\u2026, 2017", "authors": ["F Mao", "W Zhang", "B He", "SK Lam"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16890485944989980031", "cited_by": 7.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=100&pagesize=100&citation_for_view=1nl6hScAAAAJ:-_dYPAW6P2MC", "title": "A hybrid logic block architecture in FPGA for holistic efficiency", "published_by": "IEEE Transactions on Circuits and Systems II: Express Briefs 64 (1), 71-75, 2016", "authors": ["T Luo", "H Liang", "W Zhang", "B He", "D Maskell"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12398286129645469872", "cited_by": 7.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=100&pagesize=100&citation_for_view=1nl6hScAAAAJ:l7t_Zn2s7bgC", "title": "Actively alleviate power gating-induced power/ground noise using parasitic capacitance of on-chip memories in MPSoC", "published_by": "IEEE Transactions on very large scale Integration (VLSI) Systems 23 (2), 266-279, 2014", "authors": ["X Wang", "J Xu", "W Zhang", "X Wu", "Y Ye", "Z Wang", "M Nikdast", "Z Wang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12749603683626001985", "cited_by": 7.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=100&pagesize=100&citation_for_view=1nl6hScAAAAJ:SpbeaW3--B0C", "title": "Load-step: A precise trustzone execution control framework for exploring new side-channel attacks like flush+ evict", "published_by": "2021 58th ACM/IEEE Design Automation Conference (DAC), 979-984, 2021", "authors": ["Z Kou", "W He", "S Sinha", "W Zhang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16373171087777958700", "cited_by": 6.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=100&pagesize=100&citation_for_view=1nl6hScAAAAJ:4MWp96NkSFoC", "title": "igpu leak: An information leakage vulnerability on intel integrated gpu", "published_by": "2020 25th Asia and South Pacific Design Automation Conference (ASP-DAC), 56-61, 2020", "authors": ["HE Wenjian", "W Zhang", "S Sinha", "S Das"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13859725513409180063", "cited_by": 6.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=100&pagesize=100&citation_for_view=1nl6hScAAAAJ:LjlpjdlvIbIC", "title": "Decentralized thermal-aware task scheduling for large-scale many-core systems", "published_by": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems 24 (6\u00a0\u2026, 2015", "authors": ["Y Cui", "W Zhang", "V Chaturvedi", "B He"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6207324171027067314", "cited_by": 6.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=100&pagesize=100&citation_for_view=1nl6hScAAAAJ:eq2jaN3J8jMC", "title": "Static hardware task placement on multi-context FPGA using hybrid genetic algorithm", "published_by": "2015 25th International Conference on Field Programmable Logic and\u00a0\u2026, 2015", "authors": ["H Liang", "S Sinha", "R Warrier", "W Zhang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9144201169591516452", "cited_by": 6.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=100&pagesize=100&citation_for_view=1nl6hScAAAAJ:D_sINldO8mEC", "title": "A novel low-waveguide-crossing floorplan for fat tree based optical networks-on-chip", "published_by": "2012 Optical Interconnects Conference, 100-101, 2012", "authors": ["Z Wang", "J Xu", "X Wu", "Y Ye", "W Zhang", "W Liu", "M Nikdast", "X Wang", "Z Wang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12628492331365177716", "cited_by": 6.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=100&pagesize=100&citation_for_view=1nl6hScAAAAJ:Z5m8FVwuT1cC", "title": "NCPower: Power Modelling for NVM-based Neuromorphic Chip", "published_by": "International Conference on Neuromorphic Systems 2020, 1-7, 2020", "authors": ["Z Wang", "H Zhang", "T Luo", "WF Wong", "AT Do", "P Vishnu", "W Zhang", "RSM Goh"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17693588866512408275", "cited_by": 5.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=100&pagesize=100&citation_for_view=1nl6hScAAAAJ:uLbwQdceFCQC", "title": "LAMA: Link-Aware Hybrid Management for Memory Accesses in Emerging CPU-FPGA Platforms", "published_by": "Proceedings of the 56th Annual Design Automation Conference 2019, 1-6, 2019", "authors": ["L Feng", "J Zhao", "T Liang", "S Sinha", "W Zhang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4209175547245862029", "cited_by": 5.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=100&pagesize=100&citation_for_view=1nl6hScAAAAJ:nrtMV_XWKgEC", "title": "Scalable Light-Weight Integration of FPGA Based Accelerators with Chip Multi-Processors", "published_by": "IEEE Transactions on Multi-Scale Computing Systems 4 (2), 152-162, 2017", "authors": ["Z Lin", "S Sinha", "H Liang", "L Feng", "W Zhang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14365590561507916701", "cited_by": 5.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=100&pagesize=100&citation_for_view=1nl6hScAAAAJ:uWiczbcajpAC", "title": "Fracturable DSP block for multi-context reconfigurable architectures", "published_by": "Circuits, Systems, and Signal Processing 36, 3020-3033, 2017", "authors": ["R Warrier", "S Shreejith", "W Zhang", "CH Vun", "SA Fahmy"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12107319346237594635", "cited_by": 5.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=100&pagesize=100&citation_for_view=1nl6hScAAAAJ:_Re3VWB3Y0AC", "title": "A variation-aware adaptive fuzzy control system for thermal management of microprocessors", "published_by": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems 25 (2), 683-695, 2016", "authors": ["Y Cui", "W Zhang", "B He"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9079076951145144128", "cited_by": 5.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=100&pagesize=100&citation_for_view=1nl6hScAAAAJ:WZBGuue-350C", "title": "Hierarchical library based power estimator for versatile FPGAs", "published_by": "2015 IEEE 9th International Symposium on Embedded Multicore/Many-core\u00a0\u2026, 2015", "authors": ["H Liang", "YC Chen", "T Luo", "W Zhang", "H Li", "B He"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12120410939561211433", "cited_by": 5.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=100&pagesize=100&citation_for_view=1nl6hScAAAAJ:bnK-pcrLprsC", "title": "Soft error mitigation through selection of noninvert implication paths", "published_by": "2014 NASA/ESA Conference on Adaptive Hardware and Systems (AHS), 77-82, 2014", "authors": ["B Zhou", "S Thambipillai", "W Zhang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7176382664113225024", "cited_by": 5.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=100&pagesize=100&citation_for_view=1nl6hScAAAAJ:1qzjygNMrQYC", "title": "A hardware security scheme for RRAM-based FPGA", "published_by": "2013 23rd International Conference on Field programmable Logic and\u00a0\u2026, 2013", "authors": ["YC Chen", "W Zhang", "HH Li"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5733959535436129183", "cited_by": 5.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=100&pagesize=100&citation_for_view=1nl6hScAAAAJ:i2xiXl-TujoC", "title": "Low Bitwidth CNN Accelerator on FPGA Using Winograd and Block Floating Point Arithmetic", "published_by": "2021 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 218-223, 2021", "authors": ["Y Wong", "Z Dong", "W Zhang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12443486654152294272", "cited_by": 4.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=100&pagesize=100&citation_for_view=1nl6hScAAAAJ:zLWjf1WUPmwC", "title": "Accelerating database query processing on opencl-based fpgas", "published_by": "Proceedings of the 2016 ACM/SIGDA International Symposium on Field\u00a0\u2026, 2016", "authors": ["Z Wang", "H Cheah", "J Paul", "B He", "W Zhang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18266602392441456975", "cited_by": 4.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=100&pagesize=100&citation_for_view=1nl6hScAAAAJ:wbdj-CoPYUoC", "title": "Reconfigurable DSP block design for dynamically reconfigurable architecture", "published_by": "2014 IEEE International Symposium on Circuits and Systems (ISCAS), 2551-2554, 2014", "authors": ["R Warrier", "L Hao", "W Zhang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=540079810097091141", "cited_by": 4.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=100&pagesize=100&citation_for_view=1nl6hScAAAAJ:738O_yMBCRsC", "title": "On-chip sensor networks for soft-error tolerant real-time multiprocessor systems-on-chip", "published_by": "ACM Journal on Emerging Technologies in Computing Systems (JETC) 10 (2), 1-20, 2014", "authors": ["W Liu", "X Wang", "J Xu", "W Zhang", "Y Ye", "X Wu", "M Nikdast", "Z Wang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10537700728894347497", "cited_by": 4.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=100&pagesize=100&citation_for_view=1nl6hScAAAAJ:tOudhMTPpwUC", "title": "Active power-gating-induced power/ground noise alleviation using parasitic capacitance of on-chip memories", "published_by": "2013 Design, Automation & Test in Europe Conference & Exhibition (DATE\u00a0\u2026, 2013", "authors": ["X Wang", "J Xu", "W Zhang", "X Wu", "Y Ye", "Z Wang", "M Nikdast", "Z Wang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14005422037046239768", "cited_by": 4.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=100&pagesize=100&citation_for_view=1nl6hScAAAAJ:u9iWguZQMMsC", "title": "uBRAM-based run-time reconfigurable FPGA and corresponding reconfiguration methodology", "published_by": "2012 International Conference on Field-Programmable Technology, 80-86, 2012", "authors": ["YC Chen", "W Wang", "W Zhang", "H Li"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12602425193820866606", "cited_by": 4.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=100&pagesize=100&citation_for_view=1nl6hScAAAAJ:NJ774b8OgUMC", "title": "Power dissipation", "published_by": "Low-Power Variation-Tolerant Design in Nanometer Silicon, 41-80, 2011", "authors": ["W Zhang", "J Williamson", "L Shang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7415707833732215509", "cited_by": 4.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=100&pagesize=100&citation_for_view=1nl6hScAAAAJ:lmc2jWPfTJgC", "title": "Bayesian Optimization with Clustering and Rollback for CNN Auto Pruning", "published_by": "Computer Vision\u2013ECCV 2022: 17th European Conference, Tel Aviv, Israel\u00a0\u2026, 2022", "authors": ["H Fan", "J Mu", "W Zhang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6772837170787107208", "cited_by": 3.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=100&pagesize=100&citation_for_view=1nl6hScAAAAJ:Fu2w8maKXqMC", "title": "Library-based placement and routing in FPGAs with support of partial reconfiguration", "published_by": "ACM Transactions on Design Automation of Electronic Systems (TODAES) 21 (4\u00a0\u2026, 2016", "authors": ["F Mao", "YC Chen", "W Zhang", "H Li", "B He"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6364208796860997283", "cited_by": 3.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=100&pagesize=100&citation_for_view=1nl6hScAAAAJ:SdhP9T11ey4C", "title": "Towards automatic partial reconfiguration in FPGAs", "published_by": "2014 International Conference on Field-Programmable Technology (FPT), 286-287, 2014", "authors": ["F Mao", "W Zhang", "B He"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3951745602898650496", "cited_by": 3.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=100&pagesize=100&citation_for_view=1nl6hScAAAAJ:eJXPG6dFmWUC", "title": "Distributed thermal-aware task scheduling for 3D network-on-chip", "published_by": "2012 IEEE 30th International Conference on Computer Design (ICCD), 494-495, 2012", "authors": ["Y Cui", "W Zhang", "H Yu"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6794253710665947540", "cited_by": 3.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=100&pagesize=100&citation_for_view=1nl6hScAAAAJ:J-pR_7NvFogC", "title": "A RRAM-based Memory System and Applications", "published_by": "Non-Volatile Memories Workshop, 2012", "authors": ["YC Chen", "W Zhang", "H Li"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1408203706120446956", "cited_by": 3.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=100&pagesize=100&citation_for_view=1nl6hScAAAAJ:5nxA0vEk-isC", "title": "Coroutine-based synthesis of efficient embedded software from SystemC models", "published_by": "IEEE Embedded Systems Letters 3 (1), 46-49, 2011", "authors": ["W Liu", "J Xu", "JK Muppala", "W Zhang", "X Wu", "Y Ye"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18186014719661414637", "cited_by": 3.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=100&pagesize=100&citation_for_view=1nl6hScAAAAJ:kz9GbA2Ns4gC", "title": "Introduction to the Special Issue on New Trends in Nanoelectronic Device, Circuit, and Architecture Design, Part 1", "published_by": "ACM Journal on Emerging Technologies in Computing Systems (JETC) 16 (3), 1-3, 2020", "authors": ["H Li", "W Zhang", "S Bhunia", "W Wen"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11621345434881550326", "cited_by": 2.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=100&pagesize=100&citation_for_view=1nl6hScAAAAJ:ILKRHgRFtOwC", "title": "CAMAS: Static and dynamic hybrid cache management for CPU-FPGA platforms", "published_by": "2018 IEEE 26th Annual International Symposium on Field-Programmable Custom\u00a0\u2026, 2018", "authors": ["L Feng", "S Sinha", "W Zhang", "Y Liang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7826279825962918382", "cited_by": 2.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=100&pagesize=100&citation_for_view=1nl6hScAAAAJ:TIZ-Mc8IlK0C", "title": "A hybrid approach to cache management in heterogeneous CPU-FPGA platforms", "published_by": "2017 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 937-944, 2017", "authors": ["L Feng", "S Sinha", "W Zhang", "Y Liang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15528965681359241920", "cited_by": 2.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=100&pagesize=100&citation_for_view=1nl6hScAAAAJ:WbkHhVStYXYC", "title": "Hybrid nanotube/CMOS dynamically reconfigurable architecture and system therefore", "published_by": "US Patent 9,099,195, 2015", "authors": ["W Zhang", "NK Jha", "L Shang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7124516660496599314", "cited_by": 2.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=100&pagesize=100&citation_for_view=1nl6hScAAAAJ:tuHXwOkdijsC", "title": "BMP: a fast B*-tree based modular placer for FPGAs", "published_by": "Proceedings of the 2014 ACM/SIGDA international symposium on Field\u00a0\u2026, 2014", "authors": ["F Mao", "YC Chen", "W Zhang", "H Li"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4980036586608927310", "cited_by": 2.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=100&pagesize=100&citation_for_view=1nl6hScAAAAJ:gsN89kCJA0AC", "title": "FADO: Floorplan-Aware Directive Optimization for High-Level Synthesis Designs on Multi-Die FPGAs", "published_by": "Proceedings of the 2023 ACM/SIGDA International Symposium on Field\u00a0\u2026, 2023", "authors": ["L Du", "T Liang", "S Sinha", "Z Xie", "W Zhang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4973427033114851358", "cited_by": 1.0, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=100&pagesize=100&citation_for_view=1nl6hScAAAAJ:M7yex6snE4oC", "title": "Introduction to the Special Issue on Hardware-Assisted Security for Emerging Internet of Things", "published_by": "ACM Journal on Emerging Technologies in Computing Systems (JETC) 18 (1), 1-3, 2021", "authors": ["SP Mohanty", "J Plusquellic", "GS Rose", "W Zhang", "MK Michael"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11760706822817675842", "cited_by": 1.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=100&pagesize=100&citation_for_view=1nl6hScAAAAJ:e_rmSamDkqQC", "title": "A Hybrid Data-Consistent Framework for Link-Aware AccessManagement in Emerging CPU-FPGA Platforms", "published_by": "Proceedings of the 2019 ACM/SIGDA International Symposium on Field\u00a0\u2026, 2019", "authors": ["L Feng", "J Zhao", "T Liang", "S Sinha", "W Zhang"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15901233215877097965", "cited_by": 1.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=100&pagesize=100&citation_for_view=1nl6hScAAAAJ:PoWvk5oyLR8C", "title": "In-place Logic Obfuscation for Emerging Nonvolatile FPGAs", "published_by": "Fundamentals of IP and SoC Security: Design, Verification, and Debug, 277-293, 2017", "authors": ["YC Chen", "Y Wang", "W Zhang", "Y Chen", "H Li"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16897575346614379715", "cited_by": 1.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=100&pagesize=100&citation_for_view=1nl6hScAAAAJ:9vf0nzSNQJEC", "title": "A discrete thermal controller for chip-multiprocessors", "published_by": "2016 Design, Automation & Test in Europe Conference & Exhibition (DATE), 67-72, 2016", "authors": ["Y Cui", "W Zhang", "B He"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17431850829808177048", "cited_by": 1.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=100&pagesize=100&citation_for_view=1nl6hScAAAAJ:JoZmwDi-zQgC", "title": "Leveraging hotspots and improving chip reliability via carbon nanotube grid thermal structure", "published_by": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems 23 (4), 731-742, 2014", "authors": ["H Liang", "W Zhang", "J Huang", "S Yang", "P Gupta"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16318328890083122250", "cited_by": 1.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=100&pagesize=100&citation_for_view=1nl6hScAAAAJ:AXPGKjj_ei8C", "title": "An efficient soft error protection scheme for MPSoC and FPGA-based verification", "published_by": "Anti-counterfeiting, Security, and Identification, 1-5, 2012", "authors": ["W Liu", "W Zhang", "F Mao"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13343953512546127532", "cited_by": 1.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=100&pagesize=100&citation_for_view=1nl6hScAAAAJ:roLk4NBRz8UC", "title": "Case study: Alleviating hotspots and improving chip reliability via carbon nanotube thermal interface", "published_by": "2011 Design, Automation & Test in Europe, 1-6, 2011", "authors": ["W Zhang", "J Huang", "S Yang", "P Gupta"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9641363977071862780", "cited_by": 1.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=100&pagesize=100&citation_for_view=1nl6hScAAAAJ:MXK_kJrjxJIC", "title": "Design ASNoC for low-power SoCs", "published_by": "2008 International SoC Design Conference 1, I-117-I-120, 2008", "authors": ["J Xu", "W Zhang", "KH Mo", "Z Shao"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10749072867621883369", "cited_by": 1.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=100&pagesize=100&citation_for_view=1nl6hScAAAAJ:VaXvl8Fpj5cC", "title": "Cache Side-channel Attacks and Defenses of the Sliding Window Algorithm in TEEs", "published_by": "2023 Design, Automation & Test in Europe Conference & Exhibition (DATE), 1-6, 2023", "authors": ["KOU Zili", "S Sinha", "HE Wenjian", "W ZHANG"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=100&pagesize=100&citation_for_view=1nl6hScAAAAJ:MLfJN-KU85MC", "title": "Attack Directories on ARM big. LITTLE Processors", "published_by": "Proceedings of the 41st IEEE/ACM International Conference on Computer-Aided\u00a0\u2026, 2022", "authors": ["Z Kou", "S Sinha", "W He", "W Zhang"], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=100&pagesize=100&citation_for_view=1nl6hScAAAAJ:-FonjvnnhkoC", "title": "Guest Editorial: ACM JETC Special Issue on New Trends in Nanolectronic Device, Circuit, and Architecture Design: Part 2", "published_by": "ACM Journal on Emerging Technologies in Computing Systems (JETC) 16 (4), 1-3, 2020", "authors": ["W Zhang", "H Li", "W Wen", "S Bhunia"], "cited_by_link": NaN, "cited_by": NaN, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=100&pagesize=100&citation_for_view=1nl6hScAAAAJ:p__nRnzSRKYC", "title": "Real-Time Detection and Tracking Using Hybrid DNNs and Space-Aware Color Feature: From Algorithm to System", "published_by": "Pattern Recognition: 5th Asian Conference, ACPR 2019, Auckland, New Zealand\u00a0\u2026, 2020", "authors": ["L Feng", "H Igarashi", "S Shibata", "Y Kobayashi", "T Takenaka", "W Zhang"], "cited_by_link": NaN, "cited_by": NaN, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=100&pagesize=100&citation_for_view=1nl6hScAAAAJ:L7CI7m0gUJcC", "title": "Accelerate pattern recognition for cyber security analysis", "published_by": "Proceedings of the 24th Asia and South Pacific Design Automation Conference\u00a0\u2026, 2019", "authors": ["M Tahghighi", "W Zhang"], "cited_by_link": NaN, "cited_by": NaN, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=100&pagesize=100&citation_for_view=1nl6hScAAAAJ:URolC5Kub84C", "title": "Pipeline Reconfigurable DSP for Dynamically Reconfigurable Architectures", "published_by": "Circuits, Systems, and Signal Processing 36 (9), 3799-3824, 2017", "authors": ["R Warrier", "W Zhang", "CH Vun"], "cited_by_link": NaN, "cited_by": NaN, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=100&pagesize=100&citation_for_view=1nl6hScAAAAJ:kuK5TVdYjLIC", "title": "Dynamic Partitioning for Library based Placement on Heterogeneous FPGAs", "published_by": "Proceedings of the 2017 ACM/SIGDA International Symposium on Field\u00a0\u2026, 2017", "authors": ["F Mao", "W Zhang", "B He", "SK Lam"], "cited_by_link": NaN, "cited_by": NaN, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=100&pagesize=100&citation_for_view=1nl6hScAAAAJ:HE397vMXCloC", "title": "An extended framework for worst-case throughput analysis with router constraint", "published_by": "2014 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS), 691-694, 2014", "authors": ["V Mohan", "W Hsu", "W Zhang", "X Wu"], "cited_by_link": NaN, "cited_by": NaN, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=100&pagesize=100&citation_for_view=1nl6hScAAAAJ:LkGwnXOMwfcC", "title": "An HQV-approved edge directed interpolation algorithm for de-interlacing", "published_by": "2011 IEEE 54th International Midwest Symposium on Circuits and Systems\u00a0\u2026, 2011", "authors": ["S Yang", "W Zhang", "J Zou"], "cited_by_link": NaN, "cited_by": NaN, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=100&pagesize=100&citation_for_view=1nl6hScAAAAJ:Se3iqnhoufwC", "title": "A Hybrid Nano/CMOS Dynamically Reconfigurable System", "published_by": "Nanoelectronic Circuit Design, 97-151, 2011", "authors": ["W Zhang", "NK Jha", "L Shang"], "cited_by_link": NaN, "cited_by": NaN, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=100&pagesize=100&citation_for_view=1nl6hScAAAAJ:tS2w5q8j5-wC", "title": "A Unified Inter/Intra-chip Optical Interconnect Network", "published_by": "IEEE/ACM International Symposium on Nanoscale Architectures (NanoArch), San\u00a0\u2026, 2010", "authors": ["X Wu", "Y Ye", "W Zhang", "W Liu"], "cited_by_link": NaN, "cited_by": NaN, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=100&pagesize=100&citation_for_view=1nl6hScAAAAJ:XiSMed-E-HIC", "title": "Article 17 (27 pages)-Design Space Exploration and Data Memory Architecture Design for a Hybrid Nano/CMOS Dynamically Reconfigurable Architecture", "published_by": "Acm Journal Of Emerging Technologies In Computing Systems 5 (4), 2009", "authors": ["W Zhang", "NK Jha", "L Shang"], "cited_by_link": NaN, "cited_by": NaN, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=100&pagesize=100&citation_for_view=1nl6hScAAAAJ:AvfA0Oy_GE0C", "title": "Multi-kernel Data Partitioning with Channel on OpenCL-based FPGAs (Technical Report)", "published_by": "Work 6 (7), 1, 0", "authors": ["Z Wang", "J Paul", "B He", "W Zhang"], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=1nl6hScAAAAJ&cstart=100&pagesize=100&citation_for_view=1nl6hScAAAAJ:epqYDVWIO7EC", "title": "ROPSentry: Runtime Defense against ROP Attacks using Hardware Performance Counters", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}], "citation_statistics": {"table": {"": ["Citations", "h-index", "i10-index"], "All": ["4362", "35", "85"], "Since 2018": ["2660", "27", "66"]}, "chart": {"2009": 30, "2010": 39, "2011": 59, "2012": 104, "2013": 183, "2014": 263, "2015": 237, "2016": 330, "2017": 387, "2018": 434, "2019": 470, "2020": 511, "2021": 484, "2022": 464, "2023": 297}}, "co_authors": [], "interests": ["Embedded system", "Reconfigurable computing", "Multicore system", "Nanoelectronics"], "link": "https://scholar.google.com/citations?hl=en&user=1nl6hScAAAAJ", "name": "Wei Zhang", "affiliates": [{"name": "Hong Kong University of Science and Technology", "link": "https://scholar.google.com/citations?view_op=view_org&hl=en&org=9568810911513724267"}], "last_updated": "2023/10/31 20:28"}