INFO: [vitis-run 60-1548] Creating build summary session with primary output C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw\xor_distributed_hyw.hlsrun_csim_summary, at 03/06/25 16:34:49
INFO: [vitis-run 82-31] Launching vitis_hls: vitis_hls -nolog -run csim -work_dir C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw -config C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg -cmdlineconfig C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/config.cmdline

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
  **** SW Build 5069499 on May 21 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Thu Mar  6 16:34:54 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source C:/Xilinx/Vitis_HLS/2024.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'GIM' on host 'gim_laptop_2' (Windows NT_amd64 version 10.0) on Thu Mar 06 16:34:56 -0600 2025
INFO: [HLS 200-10] In directory 'C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw'
INFO: [HLS 200-2005] Using work_dir C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/accelerator_controller.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/accelerator_controller.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/act_pe.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/act_pe.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/array.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file 'C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/array.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/bias_pe.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(10)
INFO: [HLS 200-10] Adding design file 'C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/bias_pe.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/error_pe.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(11)
INFO: [HLS 200-10] Adding design file 'C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/error_pe.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/gim_model_controller.h' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(12)
INFO: [HLS 200-10] Adding design file 'C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/gim_model_controller.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/receive_data.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(13)
INFO: [HLS 200-10] Adding design file 'C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/receive_data.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/send_data.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(14)
INFO: [HLS 200-10] Adding design file 'C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/send_data.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/weight_pe.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(15)
INFO: [HLS 200-10] Adding design file 'C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/weight_pe.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/accelerator_controller_tb.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(16)
INFO: [HLS 200-10] Adding test bench file 'C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/accelerator_controller_tb.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file_cflags=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/accelerator_controller_tb.cpp,-D HW_COSIM' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(17)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xczu3eg-sfvc784-1-e' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sfvc784-1-e'
INFO: [HLS 200-1465] Applying ini 'clock=10ns' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(18)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=2ns' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(19)
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(5)
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
   Compiling ../../../../../accelerator_controller_tb.cpp in debug mode
   Compiling ../../../../../weight_pe.cpp in debug mode
   Compiling ../../../../../send_data.cpp in debug mode
   Compiling ../../../../../receive_data.cpp in debug mode
   Compiling ../../../../../error_pe.cpp in debug mode
   Compiling ../../../../../bias_pe.cpp in debug mode
   Compiling ../../../../../array.cpp in debug mode
   Compiling ../../../../../act_pe.cpp in debug mode
   Compiling ../../../../../accelerator_controller.cpp in debug mode
   Generating csim.exe
In file included from ../../../../../accelerator_controller_tb.cpp:2:
In file included from ../../../../../gim_model_controller.h:4:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/ap_fixed.h:9:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/etc/ap_common.h:658:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/etc/ap_private.h:68:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/hls_half.h:26:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/etc/hls_half_fpo.h:19:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/hls_fpo.h:140:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/floating_point_v7_1_bitacc_cmodel.h:150:
C:/Xilinx/Vitis_HLS/2024.1/include/gmp.h:58:9: warning: '__GMP_LIBGMP_DLL' macro redefined [-Wmacro-redefined]
#define __GMP_LIBGMP_DLL  0
        ^
C:/Xilinx/Vitis_HLS/2024.1/include/floating_point_v7_1_bitacc_cmodel.h:142:9: note: previous definition is here
#define __GMP_LIBGMP_DLL 1
        ^
1 warning generated.
In file included from ../../../../../weight_pe.cpp:1:
In file included from ../../../../../gim_model_controller.h:4:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/ap_fixed.h:9:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/etc/ap_common.h:658:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/etc/ap_private.h:68:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/hls_half.h:26:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/etc/hls_half_fpo.h:19:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/hls_fpo.h:140:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/floating_point_v7_1_bitacc_cmodel.h:150:
C:/Xilinx/Vitis_HLS/2024.1/include/gmp.h:58:9: warning: '__GMP_LIBGMP_DLL' macro redefined [-Wmacro-redefined]
#define __GMP_LIBGMP_DLL  0
        ^
C:/Xilinx/Vitis_HLS/2024.1/include/floating_point_v7_1_bitacc_cmodel.h:142:9: note: previous definition is here
#define __GMP_LIBGMP_DLL 1
        ^
1 warning generated.
In file included from ../../../../../send_data.cpp:3:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/ap_axi_sdata.h:15:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/ap_int.h:10:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/etc/ap_common.h:658:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/etc/ap_private.h:68:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/hls_half.h:26:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/etc/hls_half_fpo.h:19:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/hls_fpo.h:140:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/floating_point_v7_1_bitacc_cmodel.h:150:
C:/Xilinx/Vitis_HLS/2024.1/include/gmp.h:58:9: warning: '__GMP_LIBGMP_DLL' macro redefined [-Wmacro-redefined]
#define __GMP_LIBGMP_DLL  0
        ^
C:/Xilinx/Vitis_HLS/2024.1/include/floating_point_v7_1_bitacc_cmodel.h:142:9: note: previous definition is here
#define __GMP_LIBGMP_DLL 1
        ^
1 warning generated.
In file included from ../../../../../receive_data.cpp:3:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/ap_axi_sdata.h:15:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/ap_int.h:10:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/etc/ap_common.h:658:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/etc/ap_private.h:68:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/hls_half.h:26:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/etc/hls_half_fpo.h:19:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/hls_fpo.h:140:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/floating_point_v7_1_bitacc_cmodel.h:150:
C:/Xilinx/Vitis_HLS/2024.1/include/gmp.h:58:9: warning: '__GMP_LIBGMP_DLL' macro redefined [-Wmacro-redefined]
#define __GMP_LIBGMP_DLL  0
        ^
C:/Xilinx/Vitis_HLS/2024.1/include/floating_point_v7_1_bitacc_cmodel.h:142:9: note: previous definition is here
#define __GMP_LIBGMP_DLL 1
        ^
1 warning generated.
In file included from ../../../../../error_pe.cpp:1:
In file included from ../../../../../gim_model_controller.h:4:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/ap_fixed.h:9:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/etc/ap_common.h:658:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/etc/ap_private.h:68:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/hls_half.h:26:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/etc/hls_half_fpo.h:19:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/hls_fpo.h:140:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/floating_point_v7_1_bitacc_cmodel.h:150:
C:/Xilinx/Vitis_HLS/2024.1/include/gmp.h:58:9: warning: '__GMP_LIBGMP_DLL' macro redefined [-Wmacro-redefined]
#define __GMP_LIBGMP_DLL  0
        ^
C:/Xilinx/Vitis_HLS/2024.1/include/floating_point_v7_1_bitacc_cmodel.h:142:9: note: previous definition is here
#define __GMP_LIBGMP_DLL 1
        ^
1 warning generated.
In file included from ../../../../../bias_pe.cpp:1:
In file included from ../../../../../gim_model_controller.h:4:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/ap_fixed.h:9:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/etc/ap_common.h:658:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/etc/ap_private.h:68:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/hls_half.h:26:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/etc/hls_half_fpo.h:19:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/hls_fpo.h:140:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/floating_point_v7_1_bitacc_cmodel.h:150:
C:/Xilinx/Vitis_HLS/2024.1/include/gmp.h:58:9: warning: '__GMP_LIBGMP_DLL' macro redefined [-Wmacro-redefined]
#define __GMP_LIBGMP_DLL  0
        ^
C:/Xilinx/Vitis_HLS/2024.1/include/floating_point_v7_1_bitacc_cmodel.h:142:9: note: previous definition is here
#define __GMP_LIBGMP_DLL 1
        ^
1 warning generated.
In file included from ../../../../../array.cpp:1:
In file included from ../../../../../gim_model_controller.h:4:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/ap_fixed.h:9:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/etc/ap_common.h:658:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/etc/ap_private.h:68:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/hls_half.h:26:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/etc/hls_half_fpo.h:19:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/hls_fpo.h:140:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/floating_point_v7_1_bitacc_cmodel.h:150:
C:/Xilinx/Vitis_HLS/2024.1/include/gmp.h:58:9: warning: '__GMP_LIBGMP_DLL' macro redefined [-Wmacro-redefined]
#define __GMP_LIBGMP_DLL  0
        ^
C:/Xilinx/Vitis_HLS/2024.1/include/floating_point_v7_1_bitacc_cmodel.h:142:9: note: previous definition is here
#define __GMP_LIBGMP_DLL 1
        ^
1 warning generated.
In file included from ../../../../../act_pe.cpp:1:
In file included from ../../../../../gim_model_controller.h:4:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/ap_fixed.h:9:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/etc/ap_common.h:658:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/etc/ap_private.h:68:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/hls_half.h:26:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/etc/hls_half_fpo.h:19:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/hls_fpo.h:140:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/floating_point_v7_1_bitacc_cmodel.h:150:
C:/Xilinx/Vitis_HLS/2024.1/include/gmp.h:58:9: warning: '__GMP_LIBGMP_DLL' macro redefined [-Wmacro-redefined]
#define __GMP_LIBGMP_DLL  0
        ^
C:/Xilinx/Vitis_HLS/2024.1/include/floating_point_v7_1_bitacc_cmodel.h:142:9: note: previous definition is here
#define __GMP_LIBGMP_DLL 1
        ^
1 warning generated.
In file included from ../../../../../accelerator_controller.cpp:1:
In file included from ../../../../../gim_model_controller.h:4:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/ap_fixed.h:9:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/etc/ap_common.h:658:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/etc/ap_private.h:68:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/hls_half.h:26:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/etc/hls_half_fpo.h:19:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/hls_fpo.h:140:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/floating_point_v7_1_bitacc_cmodel.h:150:
C:/Xilinx/Vitis_HLS/2024.1/include/gmp.h:58:9: warning: '__GMP_LIBGMP_DLL' macro redefined [-Wmacro-redefined]
#define __GMP_LIBGMP_DLL  0
        ^
C:/Xilinx/Vitis_HLS/2024.1/include/floating_point_v7_1_bitacc_cmodel.h:142:9: note: previous definition is here
#define __GMP_LIBGMP_DLL 1
        ^
1 warning generated.
Starting Testbench
Beginning HLS Func
iteration 0
data point 0
Wrote data 0.503906 and 0.0644531
iteration 0
data point 1
Wrote data 1.01562 and 0.849609
iteration 0
data point 2
Wrote data 0.636719 and 0.248047
iteration 0
data point 3
Wrote data 1.14844 and 1.0332
iteration 1
data point 0
Wrote data 0.503906 and 0.0644531
iteration 1
data point 1
Wrote data 1.01562 and 0.849609
iteration 1
data point 2
Wrote data 0.636719 and 0.248047
iteration 1
data point 3
Wrote data 1.14844 and 1.0332
iteration 2
data point 0
Wrote data 0.503906 and 0.0644531
iteration 2
data point 1
Wrote data 1.01562 and 0.849609
iteration 2
data point 2
Wrote data 0.636719 and 0.248047
iteration 2
data point 3
Wrote data 1.14844 and 1.0332
iteration 3
data point 0
Wrote data 0.503906 and 0.0644531
iteration 3
data point 1
Wrote data 1.01562 and 0.849609
iteration 3
data point 2
Wrote data 0.636719 and 0.248047
iteration 3
data point 3
Wrote data 1.14844 and 1.0332
iteration 4
data point 0
Wrote data 0.503906 and 0.0644531
iteration 4
data point 1
Wrote data 1.01562 and 0.849609
iteration 4
data point 2
Wrote data 0.636719 and 0.248047
iteration 4
data point 3
Wrote data 1.14844 and 1.0332
iteration 5
data point 0
Wrote data 0.503906 and 0.0644531
iteration 5
data point 1
Wrote data 1.01562 and 0.849609
iteration 5
data point 2
Wrote data 0.636719 and 0.248047
iteration 5
data point 3
Wrote data 1.14844 and 1.0332
iteration 6
data point 0
Wrote data 0.503906 and 0.0644531
iteration 6
data point 1
Wrote data 1.01562 and 0.849609
iteration 6
data point 2
Wrote data 0.636719 and 0.248047
iteration 6
data point 3
Wrote data 1.14844 and 1.0332
iteration 7
data point 0
Wrote data 0.503906 and 0.0644531
iteration 7
data point 1
Wrote data 1.01562 and 0.849609
iteration 7
data point 2
Wrote data 0.636719 and 0.248047
iteration 7
data point 3
Wrote data 1.14844 and 1.0332
iteration 8
data point 0
Wrote data 0.503906 and 0.0644531
iteration 8
data point 1
Wrote data 1.01562 and 0.849609
iteration 8
data point 2
Wrote data 0.636719 and 0.248047
iteration 8
data point 3
Wrote data 1.14844 and 1.0332
iteration 9
data point 0
Wrote data 0.503906 and 0.0644531
iteration 9
data point 1
Wrote data 1.01562 and 0.849609
iteration 9
data point 2
Wrote data 0.636719 and 0.248047
iteration 9
data point 3
Wrote data 1.14844 and 1.0332
WARNING [HLS SIM]: hls::stream 'hls::stream<pkt, 0>0' contains leftover data, which may result in RTL simulation hanging.
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 40
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 3 seconds. Total elapsed time: 93.557 seconds; peak allocated memory: 231.305 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 1m 41s
