// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module Counter(	// src/main/scala/chext/util/Counter.scala:6:7
  input  clock,	// <stdin>:421:11
         reset,	// <stdin>:422:11
         io_incEn,	// src/main/scala/chext/util/Counter.scala:7:14
         io_decEn,	// src/main/scala/chext/util/Counter.scala:7:14
  output io_full	// src/main/scala/chext/util/Counter.scala:7:14
);

  reg [2:0] rCounter;	// src/main/scala/chext/util/Counter.scala:16:33
  always @(posedge clock) begin	// <stdin>:421:11
    if (reset)	// <stdin>:421:11
      rCounter <= 3'h0;	// src/main/scala/chext/util/Counter.scala:16:33
    else if (~(io_incEn & io_decEn)) begin	// src/main/scala/chext/util/Counter.scala:18:17
      if (io_incEn)	// src/main/scala/chext/util/Counter.scala:7:14
        rCounter <= rCounter + 3'h1;	// src/main/scala/chext/util/Counter.scala:16:33, :20:28
      else if (io_decEn)	// src/main/scala/chext/util/Counter.scala:7:14
        rCounter <= rCounter - 3'h1;	// src/main/scala/chext/util/Counter.scala:16:33, :23:28
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chext/util/Counter.scala:6:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/util/Counter.scala:6:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/util/Counter.scala:6:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chext/util/Counter.scala:6:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chext/util/Counter.scala:6:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chext/util/Counter.scala:6:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chext/util/Counter.scala:6:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chext/util/Counter.scala:6:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chext/util/Counter.scala:6:7
        rCounter = _RANDOM[/*Zero width*/ 1'b0][2:0];	// src/main/scala/chext/util/Counter.scala:6:7, :16:33
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chext/util/Counter.scala:6:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chext/util/Counter.scala:6:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_full = rCounter == 3'h4;	// src/main/scala/chext/util/Counter.scala:6:7, :16:33, :27:23
endmodule

// VCS coverage exclude_file
module ram_4x256(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input  [1:0]   R0_addr,
  input          R0_en,
                 R0_clk,
  output [255:0] R0_data,
  input  [1:0]   W0_addr,
  input          W0_en,
                 W0_clk,
  input  [255:0] W0_data
);

  reg [255:0] Memory[0:3];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [255:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [2:0] i = 3'h0; i < 3'h4; i += 3'h1) begin
          for (logic [8:0] j = 9'h0; j < 9'h100; j += 9'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[1:0]] = _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 256'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue4_UInt256(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input          clock,	// <stdin>:445:11
                 reset,	// <stdin>:446:11
  output         io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input          io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [255:0] io_enq_bits,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input          io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output         io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [255:0] io_deq_bits	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  reg  [1:0] enq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  [1:0] deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg        maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire       ptr_match = enq_ptr_value == deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire       empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire       full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire       do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock) begin	// <stdin>:445:11
    if (reset) begin	// <stdin>:445:11
      enq_ptr_value <= 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      deq_ptr_value <= 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:445:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        enq_ptr_value <= enq_ptr_value + 2'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        deq_ptr_value <= deq_ptr_value + 2'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        enq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][1:0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        deq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][3:2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][4];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_4x256 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (deq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (io_deq_bits),
    .W0_addr (enq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits)
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
endmodule

// VCS coverage exclude_file
module ram_2x512(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input          R0_addr,
                 R0_en,
                 R0_clk,
  output [511:0] R0_data,
  input          W0_addr,
                 W0_en,
                 W0_clk,
  input  [511:0] W0_data
);

  reg [511:0] Memory[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [511:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          for (logic [9:0] j = 10'h0; j < 10'h200; j += 10'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[0]] = _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 512'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue2_Bundle2(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input          clock,	// <stdin>:496:11
                 reset,	// <stdin>:497:11
  output         io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input          io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [255:0] io_enq_bits__1,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                 io_enq_bits__2,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input          io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output         io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [255:0] io_deq_bits__1,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                 io_deq_bits__2	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire [511:0] _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg          wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg          wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg          maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire         ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire         empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire         full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire         do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock) begin	// <stdin>:496:11
    if (reset) begin	// <stdin>:496:11
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:496:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x512 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data ({io_enq_bits__2, io_enq_bits__1})	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
  assign io_deq_bits__1 = _ram_ext_R0_data[255:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits__2 = _ram_ext_R0_data[511:256];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
endmodule

// VCS coverage exclude_file
module ram_2x256(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input          R0_addr,
                 R0_en,
                 R0_clk,
  output [255:0] R0_data,
  input          W0_addr,
                 W0_en,
                 W0_clk,
  input  [255:0] W0_data
);

  reg [255:0] Memory[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [255:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          for (logic [8:0] j = 9'h0; j < 9'h100; j += 9'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[0]] = _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 256'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue2_UInt256(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input          clock,	// <stdin>:547:11, :655:11
                 reset,	// <stdin>:548:11, :656:11
  output         io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input          io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [255:0] io_enq_bits,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input          io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output         io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [255:0] io_deq_bits	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  reg  wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock) begin	// <stdin>:547:11, :655:11
    if (reset) begin	// <stdin>:547:11, :655:11
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:547:11, :655:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x256 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (io_deq_bits),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits)
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
endmodule

module RequestResponseGuard(	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/RequestResponseGuard.scala:15:7
  input          clock,	// <stdin>:598:11
                 reset,	// <stdin>:599:11
  output         sourceReq_ready,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/RequestResponseGuard.scala:16:21
  input          sourceReq_valid,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/RequestResponseGuard.scala:16:21
  input  [255:0] sourceReq_bits__1,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/RequestResponseGuard.scala:16:21
                 sourceReq_bits__2,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/RequestResponseGuard.scala:16:21
  input          sinkResp_ready,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/RequestResponseGuard.scala:17:20
  output         sinkResp_valid,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/RequestResponseGuard.scala:17:20
  output [255:0] sinkResp_bits,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/RequestResponseGuard.scala:17:20
  input          sinkReq_ready,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/RequestResponseGuard.scala:19:19
  output         sinkReq_valid,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/RequestResponseGuard.scala:19:19
  output [255:0] sinkReq_bits__1,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/RequestResponseGuard.scala:19:19
                 sinkReq_bits__2,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/RequestResponseGuard.scala:19:19
  output         sourceResp_ready,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/RequestResponseGuard.scala:20:22
  input          sourceResp_valid,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/RequestResponseGuard.scala:20:22
  input  [255:0] sourceResp_bits	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/RequestResponseGuard.scala:20:22
);

  wire         _sinkBuffered__sinkBuffer_1_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:189:30
  wire         _sinkBuffered__sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:189:30
  wire         _respQueue_io_deq_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/RequestResponseGuard.scala:26:33
  wire [255:0] _respQueue_io_deq_bits;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/RequestResponseGuard.scala:26:33
  wire         _ctr_io_full;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/RequestResponseGuard.scala:22:27
  wire         sourceReq_ready_0 =
    _sinkBuffered__sinkBuffer_io_enq_ready & sourceReq_valid & ~_ctr_io_full;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/RequestResponseGuard.scala:22:27, :32:22, src/main/scala/chext/elastic/Arrival.scala:68:45, src/main/scala/chext/elastic/Buffer.scala:189:30, src/main/scala/chext/util/Counter.scala:35:26, :36:24
  wire         _GEN = _sinkBuffered__sinkBuffer_1_io_enq_ready & _respQueue_io_deq_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/RequestResponseGuard.scala:26:33, src/main/scala/chext/elastic/Arrival.scala:68:28, src/main/scala/chext/elastic/Buffer.scala:189:30
  Counter ctr (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/RequestResponseGuard.scala:22:27
    .clock    (clock),
    .reset    (reset),
    .io_incEn (sourceReq_ready_0),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/RequestResponseGuard.scala:32:22, src/main/scala/chext/elastic/Arrival.scala:68:45, src/main/scala/chext/util/Counter.scala:35:26
    .io_decEn (_GEN),	// src/main/scala/chext/elastic/Arrival.scala:68:28
    .io_full  (_ctr_io_full)
  );
  Queue4_UInt256 respQueue (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/RequestResponseGuard.scala:26:33
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (sourceResp_ready),
    .io_enq_valid (sourceResp_valid),
    .io_enq_bits  (sourceResp_bits),
    .io_deq_ready (_GEN),	// src/main/scala/chext/elastic/Arrival.scala:68:28
    .io_deq_valid (_respQueue_io_deq_valid),
    .io_deq_bits  (_respQueue_io_deq_bits)
  );
  Queue2_Bundle2 sinkBuffered__sinkBuffer (	// src/main/scala/chext/elastic/Buffer.scala:189:30
    .clock          (clock),
    .reset          (reset),
    .io_enq_ready   (_sinkBuffered__sinkBuffer_io_enq_ready),
    .io_enq_valid   (sourceReq_ready_0),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/RequestResponseGuard.scala:32:22, src/main/scala/chext/elastic/Arrival.scala:68:45, src/main/scala/chext/util/Counter.scala:35:26
    .io_enq_bits__1 (sourceReq_bits__1),
    .io_enq_bits__2 (sourceReq_bits__2),
    .io_deq_ready   (sinkReq_ready),
    .io_deq_valid   (sinkReq_valid),
    .io_deq_bits__1 (sinkReq_bits__1),
    .io_deq_bits__2 (sinkReq_bits__2)
  );
  Queue2_UInt256 sinkBuffered__sinkBuffer_1 (	// src/main/scala/chext/elastic/Buffer.scala:189:30
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_sinkBuffered__sinkBuffer_1_io_enq_ready),
    .io_enq_valid (_GEN),	// src/main/scala/chext/elastic/Arrival.scala:68:28
    .io_enq_bits  (_respQueue_io_deq_bits),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/RequestResponseGuard.scala:26:33
    .io_deq_ready (sinkResp_ready),
    .io_deq_valid (sinkResp_valid),
    .io_deq_bits  (sinkResp_bits)
  );
  assign sourceReq_ready = sourceReq_ready_0;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/RequestResponseGuard.scala:15:7, :32:22, src/main/scala/chext/elastic/Arrival.scala:68:45, src/main/scala/chext/util/Counter.scala:35:26
endmodule

// VCS coverage exclude_file
module ram_2x1(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input  R0_addr,
         R0_en,
         R0_clk,
  output R0_data,
  input  W0_addr,
         W0_en,
         W0_clk,
         W0_data
);

  reg Memory[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [31:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM_MEM = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[0]] = _RANDOM_MEM[0];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 1'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue2_Bool(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input  clock,	// <stdin>:706:11, :757:11
         reset,	// <stdin>:707:11, :758:11
  output io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
         io_enq_bits,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
         io_deq_bits	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  reg  wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock) begin	// <stdin>:706:11, :757:11
    if (reset) begin	// <stdin>:706:11, :757:11
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:706:11, :757:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x1 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (io_deq_bits),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits)
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
endmodule

module elasticMux(	// src/main/scala/chext/elastic/Mux.scala:10:7
  output         io_sources_1_ready,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input          io_sources_1_valid,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input  [255:0] io_sources_1_bits,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input          io_sink_ready,	// src/main/scala/chext/elastic/Mux.scala:20:14
  output         io_sink_valid,	// src/main/scala/chext/elastic/Mux.scala:20:14
  output [255:0] io_sink_bits,	// src/main/scala/chext/elastic/Mux.scala:20:14
  output         io_select_ready,	// src/main/scala/chext/elastic/Mux.scala:20:14
  input          io_select_valid,	// src/main/scala/chext/elastic/Mux.scala:20:14
                 io_select_bits	// src/main/scala/chext/elastic/Mux.scala:20:14
);

  wire valid = io_select_valid & (~io_select_bits | io_sources_1_valid);	// src/main/scala/chext/elastic/Mux.scala:26:39
  wire fire = valid & io_sink_ready;	// src/main/scala/chext/elastic/Mux.scala:26:39, :27:28
  assign io_sources_1_ready = fire & io_select_bits;	// src/main/scala/chext/elastic/Mux.scala:10:7, :27:28, :31:21
  assign io_sink_valid = valid;	// src/main/scala/chext/elastic/Mux.scala:10:7, :26:39
  assign io_sink_bits = io_select_bits ? io_sources_1_bits : 256'h0;	// src/main/scala/chext/elastic/Mux.scala:10:7, :20:14, :26:39
  assign io_select_ready = fire;	// src/main/scala/chext/elastic/Mux.scala:10:7, :27:28
endmodule

module elasticDemux(	// src/main/scala/chext/elastic/Demux.scala:10:7
  output         io_source_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input          io_source_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input  [255:0] io_source_bits,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input          io_sinks_0_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_sinks_0_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [255:0] io_sinks_0_bits,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input          io_sinks_1_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_sinks_1_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output [255:0] io_sinks_1_bits,	// src/main/scala/chext/elastic/Demux.scala:20:14
  output         io_select_ready,	// src/main/scala/chext/elastic/Demux.scala:20:14
  input          io_select_valid,	// src/main/scala/chext/elastic/Demux.scala:20:14
                 io_select_bits	// src/main/scala/chext/elastic/Demux.scala:20:14
);

  wire valid = io_select_valid & io_source_valid;	// src/main/scala/chext/elastic/Demux.scala:26:39
  wire fire = valid & (io_select_bits ? io_sinks_1_ready : io_sinks_0_ready);	// src/main/scala/chext/elastic/Demux.scala:26:39, :27:28
  assign io_source_ready = fire;	// src/main/scala/chext/elastic/Demux.scala:10:7, :27:28
  assign io_sinks_0_valid = valid & ~io_select_bits;	// src/main/scala/chext/elastic/Demux.scala:10:7, :26:39, :34:{22,30}
  assign io_sinks_0_bits = io_source_bits;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_sinks_1_valid = valid & io_select_bits;	// src/main/scala/chext/elastic/Demux.scala:10:7, :26:39, :34:22
  assign io_sinks_1_bits = io_source_bits;	// src/main/scala/chext/elastic/Demux.scala:10:7
  assign io_select_ready = fire;	// src/main/scala/chext/elastic/Demux.scala:10:7, :27:28
endmodule

module RowReduceSingle(	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:10:7
  input          clock,	// <stdin>:845:11
                 reset,	// <stdin>:846:11
  output         sourceElem_ready,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:13:22
  input          sourceElem_valid,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:13:22
  input  [255:0] sourceElem_bits_data,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:13:22
  input          sourceElem_bits_last,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:13:22
                 sinkResult_ready,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:14:22
  output         sinkResult_valid,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:14:22
  output [255:0] sinkResult_bits,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:14:22
  input          batchAddReq_ready,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:16:23
  output         batchAddReq_valid,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:16:23
  output [255:0] batchAddReq_bits__1,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:16:23
                 batchAddReq_bits__2,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:16:23
  output         batchAddResp_ready,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:17:24
  input          batchAddResp_valid,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:17:24
  input  [255:0] batchAddResp_bits	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:17:24
);

  wire         rvLast0_ready;	// src/main/scala/chext/elastic/Arrival.scala:68:28
  wire         _demux_io_source_ready;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _demux_io_sinks_0_valid;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire [255:0] _demux_io_sinks_0_bits;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _demux_io_select_ready;	// src/main/scala/chext/elastic/Demux.scala:48:23
  wire         _mux_io_sources_1_ready;	// src/main/scala/chext/elastic/Mux.scala:50:21
  wire         _mux_io_sink_valid;	// src/main/scala/chext/elastic/Mux.scala:50:21
  wire [255:0] _mux_io_sink_bits;	// src/main/scala/chext/elastic/Mux.scala:50:21
  wire         _mux_io_select_ready;	// src/main/scala/chext/elastic/Mux.scala:50:21
  wire         _sinkBuffered__sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:189:30
  wire         _sinkBuffered__sinkBuffer_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:189:30
  wire         _sinkBuffered__sinkBuffer_io_deq_bits;	// src/main/scala/chext/elastic/Buffer.scala:189:30
  wire         _sinkBuffer_1_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_1_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_1_io_deq_bits;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_io_enq_ready;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _sinkBuffer_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire [255:0] _sinkBuffer_io_deq_bits;	// src/main/scala/chext/elastic/Buffer.scala:208:30
  wire         _requestResponseGuard_sourceReq_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:19:44
  wire         _requestResponseGuard_sinkResp_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:19:44
  wire [255:0] _requestResponseGuard_sinkResp_bits;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:19:44
  wire         mkJoin_allValid = _mux_io_sink_valid & _sinkBuffer_io_deq_valid;	// src/main/scala/chext/elastic/Buffer.scala:208:30, src/main/scala/chext/elastic/Join.scala:41:55, src/main/scala/chext/elastic/Mux.scala:50:21
  wire         mkJoin_fire = _requestResponseGuard_sourceReq_ready & mkJoin_allValid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:19:44, src/main/scala/chext/elastic/Join.scala:41:55, :42:29
  reg          eagerFork_regs_0;	// src/main/scala/chext/elastic/Fork.scala:75:25
  reg          eagerFork_regs_1;	// src/main/scala/chext/elastic/Fork.scala:75:25
  reg          eagerFork_regs_2;	// src/main/scala/chext/elastic/Fork.scala:75:25
  wire         eagerFork_sourceElem_ready_qual1_0 =
    _sinkBuffer_io_enq_ready | eagerFork_regs_0;	// src/main/scala/chext/elastic/Buffer.scala:208:30, src/main/scala/chext/elastic/Fork.scala:75:25, :85:22
  wire         eagerFork_sourceElem_ready_qual1_1 = rvLast0_ready | eagerFork_regs_1;	// src/main/scala/chext/elastic/Arrival.scala:68:28, src/main/scala/chext/elastic/Fork.scala:75:25, :85:22
  wire         eagerFork_sourceElem_ready_qual1_2 =
    _sinkBuffer_1_io_enq_ready | eagerFork_regs_2;	// src/main/scala/chext/elastic/Buffer.scala:208:30, src/main/scala/chext/elastic/Fork.scala:75:25, :85:22
  wire         sourceElem_ready_0 =
    eagerFork_sourceElem_ready_qual1_0 & eagerFork_sourceElem_ready_qual1_1
    & eagerFork_sourceElem_ready_qual1_2;	// src/main/scala/chext/elastic/Fork.scala:85:22, :87:23
  reg          rIsNextFirst;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:62:37
  assign rvLast0_ready =
    _sinkBuffered__sinkBuffer_io_enq_ready & sourceElem_valid & ~eagerFork_regs_1;	// src/main/scala/chext/elastic/Arrival.scala:68:28, src/main/scala/chext/elastic/Buffer.scala:189:30, src/main/scala/chext/elastic/Fork.scala:75:25, :79:41
  always @(posedge clock) begin	// <stdin>:845:11
    if (reset) begin	// <stdin>:845:11
      eagerFork_regs_0 <= 1'h0;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:10:7, src/main/scala/chext/elastic/Fork.scala:75:25
      eagerFork_regs_1 <= 1'h0;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:10:7, src/main/scala/chext/elastic/Fork.scala:75:25
      eagerFork_regs_2 <= 1'h0;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:10:7, src/main/scala/chext/elastic/Fork.scala:75:25
      rIsNextFirst <= 1'h1;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:10:7, :62:37
    end
    else begin	// <stdin>:845:11
      eagerFork_regs_0 <=
        eagerFork_sourceElem_ready_qual1_0 & sourceElem_valid & ~sourceElem_ready_0;	// src/main/scala/chext/elastic/Fork.scala:75:25, :85:22, :87:23, :92:{54,57}
      eagerFork_regs_1 <=
        eagerFork_sourceElem_ready_qual1_1 & sourceElem_valid & ~sourceElem_ready_0;	// src/main/scala/chext/elastic/Fork.scala:75:25, :85:22, :87:23, :92:{54,57}
      eagerFork_regs_2 <=
        eagerFork_sourceElem_ready_qual1_2 & sourceElem_valid & ~sourceElem_ready_0;	// src/main/scala/chext/elastic/Fork.scala:75:25, :85:22, :87:23, :92:{54,57}
      if (rvLast0_ready)	// src/main/scala/chext/elastic/Arrival.scala:68:28
        rIsNextFirst <= sourceElem_bits_last;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:62:37
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:10:7
    `ifdef FIRRTL_BEFORE_INITIAL	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:10:7
      `FIRRTL_BEFORE_INITIAL	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:10:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:10:7
      automatic logic [31:0] _RANDOM[0:0];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:10:7
      `ifdef INIT_RANDOM_PROLOG_	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:10:7
        `INIT_RANDOM_PROLOG_	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:10:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:10:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:10:7
        eagerFork_regs_0 = _RANDOM[/*Zero width*/ 1'b0][0];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:10:7, src/main/scala/chext/elastic/Fork.scala:75:25
        eagerFork_regs_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:10:7, src/main/scala/chext/elastic/Fork.scala:75:25
        eagerFork_regs_2 = _RANDOM[/*Zero width*/ 1'b0][2];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:10:7, src/main/scala/chext/elastic/Fork.scala:75:25
        rIsNextFirst = _RANDOM[/*Zero width*/ 1'b0][3];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:10:7, :62:37, src/main/scala/chext/elastic/Fork.scala:75:25
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:10:7
      `FIRRTL_AFTER_INITIAL	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:10:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  RequestResponseGuard requestResponseGuard (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:19:44
    .clock             (clock),
    .reset             (reset),
    .sourceReq_ready   (_requestResponseGuard_sourceReq_ready),
    .sourceReq_valid   (mkJoin_allValid),	// src/main/scala/chext/elastic/Join.scala:41:55
    .sourceReq_bits__1 (_mux_io_sink_bits),	// src/main/scala/chext/elastic/Mux.scala:50:21
    .sourceReq_bits__2 (_sinkBuffer_io_deq_bits),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .sinkResp_ready    (_demux_io_source_ready),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .sinkResp_valid    (_requestResponseGuard_sinkResp_valid),
    .sinkResp_bits     (_requestResponseGuard_sinkResp_bits),
    .sinkReq_ready     (batchAddReq_ready),
    .sinkReq_valid     (batchAddReq_valid),
    .sinkReq_bits__1   (batchAddReq_bits__1),
    .sinkReq_bits__2   (batchAddReq_bits__2),
    .sourceResp_ready  (batchAddResp_ready),
    .sourceResp_valid  (batchAddResp_valid),
    .sourceResp_bits   (batchAddResp_bits)
  );
  Queue2_UInt256 sinkBuffer (	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_sinkBuffer_io_enq_ready),
    .io_enq_valid (sourceElem_valid & ~eagerFork_regs_0),	// src/main/scala/chext/elastic/Fork.scala:75:25, :79:{38,41}
    .io_enq_bits  (sourceElem_bits_data),
    .io_deq_ready (mkJoin_fire),	// src/main/scala/chext/elastic/Join.scala:42:29
    .io_deq_valid (_sinkBuffer_io_deq_valid),
    .io_deq_bits  (_sinkBuffer_io_deq_bits)
  );
  Queue2_Bool sinkBuffer_1 (	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_sinkBuffer_1_io_enq_ready),
    .io_enq_valid (sourceElem_valid & ~eagerFork_regs_2),	// src/main/scala/chext/elastic/Fork.scala:75:25, :79:{38,41}
    .io_enq_bits  (sourceElem_bits_last),
    .io_deq_ready (_demux_io_select_ready),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_deq_valid (_sinkBuffer_1_io_deq_valid),
    .io_deq_bits  (_sinkBuffer_1_io_deq_bits)
  );
  Queue2_Bool sinkBuffered__sinkBuffer (	// src/main/scala/chext/elastic/Buffer.scala:189:30
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_sinkBuffered__sinkBuffer_io_enq_ready),
    .io_enq_valid (rvLast0_ready),	// src/main/scala/chext/elastic/Arrival.scala:68:28
    .io_enq_bits  (rIsNextFirst),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:62:37
    .io_deq_ready (_mux_io_select_ready),	// src/main/scala/chext/elastic/Mux.scala:50:21
    .io_deq_valid (_sinkBuffered__sinkBuffer_io_deq_valid),
    .io_deq_bits  (_sinkBuffered__sinkBuffer_io_deq_bits)
  );
  elasticMux mux (	// src/main/scala/chext/elastic/Mux.scala:50:21
    .io_sources_1_ready (_mux_io_sources_1_ready),
    .io_sources_1_valid (_demux_io_sinks_0_valid),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_sources_1_bits  (_demux_io_sinks_0_bits),	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_sink_ready      (mkJoin_fire),	// src/main/scala/chext/elastic/Join.scala:42:29
    .io_sink_valid      (_mux_io_sink_valid),
    .io_sink_bits       (_mux_io_sink_bits),
    .io_select_ready    (_mux_io_select_ready),
    .io_select_valid    (_sinkBuffered__sinkBuffer_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:189:30
    .io_select_bits     (~_sinkBuffered__sinkBuffer_io_deq_bits)	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:80:15, src/main/scala/chext/elastic/Buffer.scala:189:30
  );
  elasticDemux demux (	// src/main/scala/chext/elastic/Demux.scala:48:23
    .io_source_ready  (_demux_io_source_ready),
    .io_source_valid  (_requestResponseGuard_sinkResp_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:19:44
    .io_source_bits   (_requestResponseGuard_sinkResp_bits),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:19:44
    .io_sinks_0_ready (_mux_io_sources_1_ready),	// src/main/scala/chext/elastic/Mux.scala:50:21
    .io_sinks_0_valid (_demux_io_sinks_0_valid),
    .io_sinks_0_bits  (_demux_io_sinks_0_bits),
    .io_sinks_1_ready (sinkResult_ready),
    .io_sinks_1_valid (sinkResult_valid),
    .io_sinks_1_bits  (sinkResult_bits),
    .io_select_ready  (_demux_io_select_ready),
    .io_select_valid  (_sinkBuffer_1_io_deq_valid),	// src/main/scala/chext/elastic/Buffer.scala:208:30
    .io_select_bits   (_sinkBuffer_1_io_deq_bits)	// src/main/scala/chext/elastic/Buffer.scala:208:30
  );
  assign sourceElem_ready = sourceElem_ready_0;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/RowReduce.scala:10:7, src/main/scala/chext/elastic/Fork.scala:87:23
endmodule

module AddRawFN_Pipelined_8_24(	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:120:15
  input         clock,	// <stdin>:1026:11, :1995:11, :2964:11, :3933:11, :4902:11, :5871:11, :6840:11, :7809:11
                io_a_isNaN,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:123:14
                io_a_isInf,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:123:14
                io_a_isZero,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:123:14
                io_a_sign,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:123:14
  input  [9:0]  io_a_sExp,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:123:14
  input  [24:0] io_a_sig,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:123:14
  input         io_b_isNaN,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:123:14
                io_b_isInf,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:123:14
                io_b_isZero,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:123:14
                io_b_sign,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:123:14
  input  [9:0]  io_b_sExp,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:123:14
  input  [24:0] io_b_sig,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:123:14
  output        io_invalidExc,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:123:14
                io_rawOut_isNaN,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:123:14
                io_rawOut_isInf,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:123:14
                io_rawOut_isZero,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:123:14
                io_rawOut_sign,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:123:14
  output [9:0]  io_rawOut_sExp,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:123:14
  output [26:0] io_rawOut_sig	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:123:14
);

  reg  [12:0] stage1_close_reduced2SigSum;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
  wire [3:0]  stage1_close_normDistReduced2 =
    stage1_close_reduced2SigSum[12]
      ? 4'h0
      : stage1_close_reduced2SigSum[11]
          ? 4'h1
          : stage1_close_reduced2SigSum[10]
              ? 4'h2
              : stage1_close_reduced2SigSum[9]
                  ? 4'h3
                  : stage1_close_reduced2SigSum[8]
                      ? 4'h4
                      : stage1_close_reduced2SigSum[7]
                          ? 4'h5
                          : stage1_close_reduced2SigSum[6]
                              ? 4'h6
                              : stage1_close_reduced2SigSum[5]
                                  ? 4'h7
                                  : stage1_close_reduced2SigSum[4]
                                      ? 4'h8
                                      : stage1_close_reduced2SigSum[3]
                                          ? 4'h9
                                          : stage1_close_reduced2SigSum[2]
                                              ? 4'hA
                                              : stage1_close_reduced2SigSum[1]
                                                  ? 4'hB
                                                  : 4'hC;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :120:15, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/primitives.scala:91:52, src/main/scala/chisel3/util/Mux.scala:50:70
  reg  [25:0] stage1_close_sigSum;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
  wire [56:0] _GEN =
    {31'h0, stage1_close_sigSum} << {52'h0, stage1_close_normDistReduced2, 1'h0};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :123:14, :141:59, :178:54, src/main/scala/chisel3/util/Mux.scala:50:70
  reg         stage1_a_isNaN;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
  reg         stage1_a_isInf;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
  reg         stage1_a_sign;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
  reg  [9:0]  stage1_a_sExp;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
  reg  [24:0] stage1_a_sig;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
  reg  [26:0] stage1_close_sSigSum;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
  reg  [4:0]  stage1_alignDist;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
  wire [8:0]  shift = $signed(9'sh100 >>> stage1_alignDist[4:2]);	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :182:62, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/primitives.scala:76:56
  reg  [28:0] stage1_far_mainAlignedSigSmaller;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
  reg  [6:0]  stage1_far_reduced4SigSmaller;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
  wire        _GEN_0 =
    (|(stage1_far_mainAlignedSigSmaller[2:0]))
    | (|(stage1_far_reduced4SigSmaller
         & {shift[1], shift[2], shift[3], shift[4], shift[5], shift[6], shift[7]}));	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :185:{76,83,87,118,144}, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/primitives.scala:76:56, :77:20, :78:22
  reg         stage1_eqSigns;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
  reg  [23:0] stage1_far_sigLarger;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
  wire [27:0] stage1_far_sigSum =
    {1'h0, stage1_far_sigLarger, 3'h0}
    + (stage1_eqSigns
         ? {1'h0, stage1_far_mainAlignedSigSmaller[28:3], _GEN_0}
         : {1'h1, ~{stage1_far_mainAlignedSigSmaller[28:3], _GEN_0}})
    + {27'h0, ~stage1_eqSigns};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :120:15, :123:14, :141:59, :147:44, :158:8, :185:{10,41,87}, :188:34, :190:{13,34,40}, :191:{58,89}
  reg         stage1_addZeros;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
  reg         stage1_notNaN_isInfOut;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
  reg         stage1_closeSubMags;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
  wire        io_rawOut_isZero_0 =
    stage1_addZeros | ~stage1_notNaN_isInfOut & stage1_closeSubMags & ~(|(_GEN[25:24]));	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :178:{54,86}, :179:{46,64,97}, :194:{52,56,97}
  reg         stage1_b_isNaN;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
  reg         stage1_b_isInf;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
  reg  [9:0]  stage1_b_sExp;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
  reg  [24:0] stage1_b_sig;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
  reg         stage1_effSignB;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
  reg         stage1_notEqSigns_signZero;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
  reg         stage1_notNaN_specialCase;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
  reg         stage1_far_signOut;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
  reg  [9:0]  stage1_sDiffExps;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
  reg         io_invalidExc_stage1_notSigNaN_invalidExc;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
  always @(posedge clock) begin	// <stdin>:1026:11, :1995:11, :2964:11, :3933:11, :4902:11, :5871:11, :6840:11, :7809:11
    automatic logic        stage0_eqSigns = io_a_sign == io_b_sign;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:140:41
    automatic logic [9:0]  _GEN_1 = io_a_sExp - io_b_sExp;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:142:43
    automatic logic        _GEN_2 = $signed(_GEN_1) < 10'sh0;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:142:43, :143:56
    automatic logic [4:0]  stage0_modNatAlignDist =
      _GEN_2 ? io_b_sExp[4:0] - io_a_sExp[4:0] : _GEN_1[4:0];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:123:14, :142:43, :143:{41,56,74}
    automatic logic        stage0_isMaxAlign =
      (|(_GEN_1[9:5])) & (_GEN_1[9:5] != 5'h1F | _GEN_1[4:0] == 5'h0);	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:142:43, :146:{22,41,49}, :147:{44,53,93}, :150:35
    automatic logic [4:0]  stage0_alignDist =
      stage0_isMaxAlign ? 5'h1F : stage0_modNatAlignDist;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:143:41, :146:49, :150:35
    automatic logic        stage0_notNaN_isInfOut = io_a_isInf | io_b_isInf;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:153:50
    automatic logic        stage0_addZeros = io_a_isZero & io_b_isZero;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:154:44
    automatic logic        _GEN_3 = $signed(_GEN_1) > -10'sh1;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:142:43, :158:14
    automatic logic [26:0] _GEN_4 = _GEN_3 & _GEN_1[0] ? {io_a_sig, 2'h0} : 27'h0;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:142:43, :158:{8,14,32,48,63}
    automatic logic [25:0] _GEN_5 =
      _GEN_4[25:0] | (_GEN_3 & ~(_GEN_1[0]) ? {io_a_sig, 1'h0} : 26'h0);	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:123:14, :141:59, :142:43, :158:{8,14,48,74}, :159:{10,34,37,66}
    automatic logic [26:0] _GEN_6 =
      {_GEN_4[26], _GEN_5[25], _GEN_5[24:0] | (_GEN_2 ? io_a_sig : 25'h0)}
      - {io_b_sig[24], io_b_sig, 1'h0};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:123:14, :141:59, :143:56, :158:{8,74}, :159:77, :160:10, :163:65
    automatic logic [25:0] stage0_close_sigSum =
      $signed(_GEN_6) < 27'sh0 ? 26'h0 - _GEN_6[25:0] : _GEN_6[25:0];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:143:56, :158:8, :159:10, :163:65, :164:{38,57,64}
    automatic logic [23:0] stage0_far_sigSmaller =
      _GEN_2 ? io_a_sig[23:0] : io_b_sig[23:0];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:123:14, :143:56, :170:40
    stage1_close_reduced2SigSum <=
      {|(stage0_close_sigSum[25:24]),
       |(stage0_close_sigSum[23:22]),
       |(stage0_close_sigSum[21:20]),
       |(stage0_close_sigSum[19:18]),
       |(stage0_close_sigSum[17:16]),
       |(stage0_close_sigSum[15:14]),
       |(stage0_close_sigSum[13:12]),
       |(stage0_close_sigSum[11:10]),
       |(stage0_close_sigSum[9:8]),
       |(stage0_close_sigSum[7:6]),
       |(stage0_close_sigSum[5:4]),
       |(stage0_close_sigSum[3:2]),
       |(stage0_close_sigSum[1:0])};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :164:{38,102}, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/primitives.scala:103:{33,54}, :106:{15,57}, :107:20
    stage1_close_sigSum <= stage0_close_sigSum;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :164:38
    stage1_a_isNaN <= io_a_isNaN;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
    stage1_a_isInf <= io_a_isInf;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
    stage1_a_sign <= io_a_sign;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
    stage1_a_sExp <= io_a_sExp;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
    stage1_a_sig <= io_a_sig;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
    stage1_close_sSigSum <= _GEN_6;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :163:65
    stage1_alignDist <= stage0_alignDist;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :150:35
    stage1_far_mainAlignedSigSmaller <= {stage0_far_sigSmaller, 5'h0} >> stage0_alignDist;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :146:{22,41}, :150:35, :170:40, :171:{68,74}
    stage1_far_reduced4SigSmaller <=
      {|(stage0_far_sigSmaller[23:22]),
       |(stage0_far_sigSmaller[21:18]),
       |(stage0_far_sigSmaller[17:14]),
       |(stage0_far_sigSmaller[13:10]),
       |(stage0_far_sigSmaller[9:6]),
       |(stage0_far_sigSmaller[5:2]),
       |(stage0_far_sigSmaller[1:0])};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :170:40, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/primitives.scala:120:{33,54}, :123:{15,57}, :124:20
    stage1_eqSigns <= stage0_eqSigns;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :140:41
    stage1_far_sigLarger <= _GEN_2 ? io_b_sig[23:0] : io_a_sig[23:0];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :123:14, :143:56, :169:39
    stage1_addZeros <= stage0_addZeros;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :154:44
    stage1_notNaN_isInfOut <= stage0_notNaN_isInfOut;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :153:50
    stage1_closeSubMags <=
      ~stage0_eqSigns & ~stage0_isMaxAlign & stage0_modNatAlignDist < 5'h2;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :140:41, :143:41, :146:49, :151:{35,51,67,91}
    stage1_b_isNaN <= io_b_isNaN;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
    stage1_b_isInf <= io_b_isInf;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
    stage1_b_sExp <= io_b_sExp;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
    stage1_b_sig <= io_b_sig;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
    stage1_effSignB <= io_b_sign;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
    stage1_notEqSigns_signZero <= 1'h0;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :123:14, :141:59
    stage1_notNaN_specialCase <= stage0_notNaN_isInfOut | stage0_addZeros;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :153:50, :154:44, :155:61
    stage1_far_signOut <= _GEN_2 ? io_b_sign : io_a_sign;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :143:56, :168:37
    stage1_sDiffExps <= _GEN_1;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :142:43
    io_invalidExc_stage1_notSigNaN_invalidExc <=
      io_a_isInf & io_b_isInf & ~stage0_eqSigns;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :140:41, :151:35, :152:70
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:120:15
    `ifdef FIRRTL_BEFORE_INITIAL	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:120:15
      `FIRRTL_BEFORE_INITIAL	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:120:15
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:120:15
      automatic logic [31:0] _RANDOM[0:7];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:120:15
      `ifdef INIT_RANDOM_PROLOG_	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:120:15
        `INIT_RANDOM_PROLOG_	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:120:15
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:120:15
        for (logic [3:0] i = 4'h0; i < 4'h8; i += 4'h1) begin
          _RANDOM[i[2:0]] = `RANDOM;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:120:15
        end	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:120:15
        stage1_close_reduced2SigSum = _RANDOM[3'h0][12:0];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :120:15
        stage1_close_sigSum = {_RANDOM[3'h0][31:13], _RANDOM[3'h1][6:0]};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :120:15
        stage1_a_isNaN = _RANDOM[3'h1][7];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :120:15
        stage1_a_isInf = _RANDOM[3'h1][8];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :120:15
        stage1_a_sign = _RANDOM[3'h1][10];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :120:15
        stage1_a_sExp = _RANDOM[3'h1][20:11];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :120:15
        stage1_a_sig = {_RANDOM[3'h1][31:21], _RANDOM[3'h2][13:0]};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :120:15
        stage1_close_sSigSum = {_RANDOM[3'h2][31:14], _RANDOM[3'h3][8:0]};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :120:15
        stage1_alignDist = _RANDOM[3'h3][13:9];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :120:15
        stage1_far_mainAlignedSigSmaller = {_RANDOM[3'h3][31:14], _RANDOM[3'h4][10:0]};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :120:15
        stage1_far_reduced4SigSmaller = _RANDOM[3'h4][17:11];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :120:15
        stage1_eqSigns = _RANDOM[3'h4][18];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :120:15
        stage1_far_sigLarger = {_RANDOM[3'h4][31:19], _RANDOM[3'h5][10:0]};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :120:15
        stage1_addZeros = _RANDOM[3'h5][11];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :120:15
        stage1_notNaN_isInfOut = _RANDOM[3'h5][12];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :120:15
        stage1_closeSubMags = _RANDOM[3'h5][13];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :120:15
        stage1_b_isNaN = _RANDOM[3'h5][14];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :120:15
        stage1_b_isInf = _RANDOM[3'h5][15];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :120:15
        stage1_b_sExp = _RANDOM[3'h5][27:18];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :120:15
        stage1_b_sig = {_RANDOM[3'h5][31:28], _RANDOM[3'h6][20:0]};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :120:15
        stage1_effSignB = _RANDOM[3'h6][21];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :120:15
        stage1_notEqSigns_signZero = _RANDOM[3'h6][22];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :120:15
        stage1_notNaN_specialCase = _RANDOM[3'h6][23];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :120:15
        stage1_far_signOut = _RANDOM[3'h6][24];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :120:15
        stage1_sDiffExps = {_RANDOM[3'h6][31:25], _RANDOM[3'h7][2:0]};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :120:15
        io_invalidExc_stage1_notSigNaN_invalidExc = _RANDOM[3'h7][3];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :120:15
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:120:15
      `FIRRTL_AFTER_INITIAL	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:120:15
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_invalidExc =
    stage1_a_isNaN & ~(stage1_a_sig[22]) | stage1_b_isNaN & ~(stage1_b_sig[22])
    | io_invalidExc_stage1_notSigNaN_invalidExc;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :120:15, :214:71, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/common.scala:82:{46,49,56}
  assign io_rawOut_isNaN = stage1_a_isNaN | stage1_b_isNaN;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :120:15, :218:34
  assign io_rawOut_isInf = stage1_notNaN_isInfOut;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :120:15
  assign io_rawOut_isZero = io_rawOut_isZero_0;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:120:15, :194:52
  assign io_rawOut_sign =
    stage1_eqSigns & stage1_a_sign | stage1_a_isInf & stage1_a_sign | stage1_b_isInf
    & stage1_effSignB | io_rawOut_isZero_0 & ~stage1_eqSigns & stage1_notEqSigns_signZero
    | ~stage1_notNaN_specialCase & stage1_closeSubMags & (|(_GEN[25:24]))
    & (stage1_a_sign ^ $signed(stage1_close_sSigSum) < 27'sh0)
    | ~stage1_notNaN_specialCase & ~stage1_closeSubMags & stage1_far_signOut;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :120:15, :158:8, :178:{54,86}, :179:{64,97}, :180:{68,89}, :188:34, :194:52, :197:20, :198:22, :199:22, :200:47, :201:10, :202:{11,54}, :203:{37,55}
  assign io_rawOut_sExp =
    (stage1_closeSubMags | $signed(stage1_sDiffExps) < 10'sh0
       ? stage1_b_sExp
       : stage1_a_sExp)
    - {5'h0,
       stage1_closeSubMags
         ? {stage1_close_normDistReduced2, 1'h0}
         : {4'h0, ~stage1_eqSigns}};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :120:15, :123:14, :141:59, :143:56, :146:{22,41}, :177:69, :188:34, :208:{10,28,46}, :209:{9,14}, src/main/scala/chisel3/util/Mux.scala:50:70
  assign io_rawOut_sig =
    stage1_closeSubMags
      ? {_GEN[25:0], 1'h0}
      : stage1_eqSigns
          ? {stage1_far_sigSum[27:2], stage1_far_sigSum[1] | stage1_far_sigSum[0]}
          : stage1_far_sigSum[26:0];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :120:15, :123:14, :141:59, :178:{54,86}, :191:89, :192:{36,86,92,108}, :212:39
endmodule

module RoundAnyRawFNToRecFN_ie8_is26_oe8_os24(	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/RoundAnyRawFNToRecFN.scala:48:5
  input         io_invalidExc,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/RoundAnyRawFNToRecFN.scala:58:16
                io_in_isNaN,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/RoundAnyRawFNToRecFN.scala:58:16
                io_in_isInf,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/RoundAnyRawFNToRecFN.scala:58:16
                io_in_isZero,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/RoundAnyRawFNToRecFN.scala:58:16
                io_in_sign,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/RoundAnyRawFNToRecFN.scala:58:16
  input  [9:0]  io_in_sExp,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/RoundAnyRawFNToRecFN.scala:58:16
  input  [26:0] io_in_sig,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/RoundAnyRawFNToRecFN.scala:58:16
  output [32:0] io_out	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/RoundAnyRawFNToRecFN.scala:58:16
);

  wire [8:0]  _roundMask_T_1 = ~(io_in_sExp[8:0]);	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/RoundAnyRawFNToRecFN.scala:156:37, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/primitives.scala:52:21
  wire [64:0] _GEN = {59'h0, _roundMask_T_1[5:0]};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/primitives.scala:52:21, :59:26, :76:56
  wire [64:0] roundMask_shift = $signed(65'sh10000000000000000 >>> _GEN);	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/primitives.scala:76:56
  wire [64:0] roundMask_shift_1 = $signed(65'sh10000000000000000 >>> _GEN);	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/primitives.scala:76:56
  wire [24:0] _roundMask_T_73 =
    _roundMask_T_1[8]
      ? (_roundMask_T_1[7]
           ? {~(_roundMask_T_1[6]
                  ? 22'h0
                  : ~{roundMask_shift[42],
                      roundMask_shift[43],
                      roundMask_shift[44],
                      roundMask_shift[45],
                      roundMask_shift[46],
                      {{roundMask_shift[47:46], roundMask_shift[49]} & 3'h5, 1'h0}
                        | {roundMask_shift[49:48], roundMask_shift[51:50]} & 4'h5,
                      roundMask_shift[51],
                      roundMask_shift[52],
                      roundMask_shift[53],
                      roundMask_shift[54],
                      roundMask_shift[55],
                      roundMask_shift[56],
                      roundMask_shift[57],
                      roundMask_shift[58],
                      roundMask_shift[59],
                      roundMask_shift[60],
                      roundMask_shift[61],
                      roundMask_shift[62],
                      roundMask_shift[63]}),
              3'h7}
           : {22'h0,
              _roundMask_T_1[6]
                ? {roundMask_shift_1[0], roundMask_shift_1[1], roundMask_shift_1[2]}
                : 3'h0})
      : 25'h0;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/RoundAnyRawFNToRecFN.scala:171:29, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/primitives.scala:52:21, :58:25, :59:26, :62:24, :67:24, :68:58, :73:{17,21,32}, :76:56, :77:20, :78:22
  wire        _GEN_0 = _roundMask_T_73[0] | io_in_sig[26];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/RoundAnyRawFNToRecFN.scala:120:57, :159:23, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/primitives.scala:62:24
  wire [25:0] _GEN_1 = {_roundMask_T_73[24:1], _GEN_0, 1'h1};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/RoundAnyRawFNToRecFN.scala:90:53, :159:{23,42}, :169:38, :243:60, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/primitives.scala:62:24
  wire [25:0] _roundPosBit_T =
    io_in_sig[26:1] & {1'h1, ~(_roundMask_T_73[24:1]), ~_GEN_0} & _GEN_1;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/RoundAnyRawFNToRecFN.scala:58:16, :90:53, :159:{23,42}, :162:53, :163:28, :164:40, :169:38, :243:60, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/primitives.scala:62:24
  wire [25:0] roundedSig =
    (|_roundPosBit_T)
      ? {1'h0, io_in_sig[26:2] | {_roundMask_T_73[24:1], _GEN_0}} + 26'h1
        & ~((|_roundPosBit_T) & (io_in_sig[25:0] & _GEN_1) == 26'h0
              ? {_roundMask_T_73[24:1], _GEN_0, 1'h1}
              : 26'h0)
      : {1'h0, io_in_sig[26:2] & {~(_roundMask_T_73[24:1]), ~_GEN_0}};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/RoundAnyRawFNToRecFN.scala:58:16, :90:53, :159:{23,42}, :163:28, :164:{40,56}, :165:{42,62}, :169:38, :171:29, :173:16, :174:{32,49,57}, :175:{21,25,64}, :177:35, :180:{30,43,47}, :181:24, :243:60, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/primitives.scala:62:24
  wire [10:0] sRoundedExp = {io_in_sExp[9], io_in_sExp} + {9'h0, roundedSig[25:24]};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/RoundAnyRawFNToRecFN.scala:173:16, :185:{40,54}, :269:16, :273:16
  wire        common_totalUnderflow = $signed(sRoundedExp) < 11'sh6B;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/RoundAnyRawFNToRecFN.scala:185:40, :200:31
  wire        isNaNOut = io_invalidExc | io_in_isNaN;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/RoundAnyRawFNToRecFN.scala:235:34
  wire        notNaN_isInfOut =
    io_in_isInf | ~isNaNOut & ~io_in_isInf & ~io_in_isZero
    & $signed(sRoundedExp[10:7]) > 4'sh2;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/RoundAnyRawFNToRecFN.scala:185:40, :196:{30,50}, :235:34, :237:{22,36,64}, :238:32, :248:32
  assign io_out =
    {~isNaNOut & io_in_sign,
     sRoundedExp[8:0] & ~(io_in_isZero | common_totalUnderflow ? 9'h1C0 : 9'h0)
       & {2'h3, ~notNaN_isInfOut, 6'h3F} | (notNaN_isInfOut ? 9'h180 : 9'h0)
       | (isNaNOut ? 9'h1C0 : 9'h0),
     isNaNOut | io_in_isZero | common_totalUnderflow
       ? {isNaNOut, 22'h0}
       : io_in_sig[26] ? roundedSig[23:1] : roundedSig[22:0]};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/RoundAnyRawFNToRecFN.scala:48:5, :120:57, :159:42, :173:16, :185:40, :187:37, :189:16, :190:27, :191:27, :200:31, :235:34, :248:32, :250:22, :253:{14,18,32}, :264:17, :265:{14,18}, :269:16, :273:16, :277:{16,73}, :278:16, :280:{12,38}, :281:16, :286:33, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/primitives.scala:73:21
endmodule

module RoundRawFNToRecFN_e8_s24(	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/RoundAnyRawFNToRecFN.scala:295:5
  input         io_invalidExc,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/RoundAnyRawFNToRecFN.scala:299:16
                io_in_isNaN,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/RoundAnyRawFNToRecFN.scala:299:16
                io_in_isInf,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/RoundAnyRawFNToRecFN.scala:299:16
                io_in_isZero,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/RoundAnyRawFNToRecFN.scala:299:16
                io_in_sign,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/RoundAnyRawFNToRecFN.scala:299:16
  input  [9:0]  io_in_sExp,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/RoundAnyRawFNToRecFN.scala:299:16
  input  [26:0] io_in_sig,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/RoundAnyRawFNToRecFN.scala:299:16
  output [32:0] io_out	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/RoundAnyRawFNToRecFN.scala:299:16
);

  RoundAnyRawFNToRecFN_ie8_is26_oe8_os24 roundAnyRawFNToRecFN (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/RoundAnyRawFNToRecFN.scala:310:15
    .io_invalidExc (io_invalidExc),
    .io_in_isNaN   (io_in_isNaN),
    .io_in_isInf   (io_in_isInf),
    .io_in_isZero  (io_in_isZero),
    .io_in_sign    (io_in_sign),
    .io_in_sExp    (io_in_sExp),
    .io_in_sig     (io_in_sig),
    .io_out        (io_out)
  );
endmodule

module AddRecFN_Pipelined_8_24(	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:223:15
  input         clock,	// <stdin>:1621:11, :2590:11, :3559:11, :4528:11, :5497:11, :6466:11, :7435:11, :8404:11
  input  [32:0] io_a,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:226:14
                io_b,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:226:14
  output [32:0] io_out	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:226:14
);

  wire [32:0] _roundRawFNToRecFN_io_out;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:258:41
  wire        _addRawFN_io_invalidExc;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:244:32
  wire        _addRawFN_io_rawOut_isNaN;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:244:32
  wire        _addRawFN_io_rawOut_isInf;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:244:32
  wire        _addRawFN_io_rawOut_isZero;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:244:32
  wire        _addRawFN_io_rawOut_sign;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:244:32
  wire [9:0]  _addRawFN_io_rawOut_sExp;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:244:32
  wire [26:0] _addRawFN_io_rawOut_sig;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:244:32
  reg  [32:0] addRawFN_io_a_stage1_a;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
  reg  [32:0] addRawFN_io_b_stage1_b;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
  reg         roundRawFNToRecFN_io_invalidExc_stage3_addRawFN_invalidExc;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
  reg         roundRawFNToRecFN_io_in_stage3_addRawFN_rawOut_isNaN;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
  reg         roundRawFNToRecFN_io_in_stage3_addRawFN_rawOut_isInf;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
  reg         roundRawFNToRecFN_io_in_stage3_addRawFN_rawOut_isZero;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
  reg         roundRawFNToRecFN_io_in_stage3_addRawFN_rawOut_sign;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
  reg  [9:0]  roundRawFNToRecFN_io_in_stage3_addRawFN_rawOut_sExp;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
  reg  [26:0] roundRawFNToRecFN_io_in_stage3_addRawFN_rawOut_sig;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
  reg  [32:0] io_out_stage4_roundRawFNToRecFN_out;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
  always @(posedge clock) begin	// <stdin>:1621:11, :2590:11, :3559:11, :4528:11, :5497:11, :6466:11, :7435:11, :8404:11
    addRawFN_io_a_stage1_a <= io_a;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
    addRawFN_io_b_stage1_b <= io_b;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
    roundRawFNToRecFN_io_invalidExc_stage3_addRawFN_invalidExc <= _addRawFN_io_invalidExc;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :244:32
    roundRawFNToRecFN_io_in_stage3_addRawFN_rawOut_isNaN <= _addRawFN_io_rawOut_isNaN;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :244:32
    roundRawFNToRecFN_io_in_stage3_addRawFN_rawOut_isInf <= _addRawFN_io_rawOut_isInf;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :244:32
    roundRawFNToRecFN_io_in_stage3_addRawFN_rawOut_isZero <= _addRawFN_io_rawOut_isZero;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :244:32
    roundRawFNToRecFN_io_in_stage3_addRawFN_rawOut_sign <= _addRawFN_io_rawOut_sign;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :244:32
    roundRawFNToRecFN_io_in_stage3_addRawFN_rawOut_sExp <= _addRawFN_io_rawOut_sExp;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :244:32
    roundRawFNToRecFN_io_in_stage3_addRawFN_rawOut_sig <= _addRawFN_io_rawOut_sig;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :244:32
    io_out_stage4_roundRawFNToRecFN_out <= _roundRawFNToRecFN_io_out;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :258:41
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:223:15
    `ifdef FIRRTL_BEFORE_INITIAL	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:223:15
      `FIRRTL_BEFORE_INITIAL	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:223:15
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:223:15
      automatic logic [31:0] _RANDOM[0:4];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:223:15
      `ifdef INIT_RANDOM_PROLOG_	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:223:15
        `INIT_RANDOM_PROLOG_	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:223:15
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:223:15
        for (logic [2:0] i = 3'h0; i < 3'h5; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:223:15
        end	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:223:15
        addRawFN_io_a_stage1_a = {_RANDOM[3'h0][31:1], _RANDOM[3'h1][1:0]};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :223:15
        addRawFN_io_b_stage1_b = {_RANDOM[3'h1][31:2], _RANDOM[3'h2][2:0]};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :223:15
        roundRawFNToRecFN_io_invalidExc_stage3_addRawFN_invalidExc = _RANDOM[3'h2][6];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :223:15
        roundRawFNToRecFN_io_in_stage3_addRawFN_rawOut_isNaN = _RANDOM[3'h2][7];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :223:15
        roundRawFNToRecFN_io_in_stage3_addRawFN_rawOut_isInf = _RANDOM[3'h2][8];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :223:15
        roundRawFNToRecFN_io_in_stage3_addRawFN_rawOut_isZero = _RANDOM[3'h2][9];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :223:15
        roundRawFNToRecFN_io_in_stage3_addRawFN_rawOut_sign = _RANDOM[3'h2][10];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :223:15
        roundRawFNToRecFN_io_in_stage3_addRawFN_rawOut_sExp = _RANDOM[3'h2][20:11];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :223:15
        roundRawFNToRecFN_io_in_stage3_addRawFN_rawOut_sig =
          {_RANDOM[3'h2][31:21], _RANDOM[3'h3][15:0]};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :223:15
        io_out_stage4_roundRawFNToRecFN_out = {_RANDOM[3'h3][31:25], _RANDOM[3'h4][25:0]};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :223:15
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:223:15
      `FIRRTL_AFTER_INITIAL	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:223:15
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddRawFN_Pipelined_8_24 addRawFN (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:244:32
    .clock            (clock),
    .io_a_isNaN       ((&(addRawFN_io_a_stage1_a[31:30])) & addRawFN_io_a_stage1_a[29]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/rawFloatFromRecFN.scala:51:21, :53:{28,53}, :56:{33,41}
    .io_a_isInf
      ((&(addRawFN_io_a_stage1_a[31:30])) & ~(addRawFN_io_a_stage1_a[29])),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/rawFloatFromRecFN.scala:51:21, :53:{28,53}, :56:41, :57:{33,36}
    .io_a_isZero      (~(|(addRawFN_io_a_stage1_a[31:29]))),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/rawFloatFromRecFN.scala:51:21, :52:{28,53}
    .io_a_sign        (addRawFN_io_a_stage1_a[32]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/rawFloatFromRecFN.scala:59:25
    .io_a_sExp        ({1'h0, addRawFN_io_a_stage1_a[31:23]}),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :226:14, :258:41, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/rawFloatFromRecFN.scala:51:21, :60:27
    .io_a_sig
      ({1'h0, |(addRawFN_io_a_stage1_a[31:29]), addRawFN_io_a_stage1_a[22:0]}),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :226:14, :258:41, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/rawFloatFromRecFN.scala:51:21, :52:{28,53}, :61:{44,49}
    .io_b_isNaN       ((&(addRawFN_io_b_stage1_b[31:30])) & addRawFN_io_b_stage1_b[29]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/rawFloatFromRecFN.scala:51:21, :53:{28,53}, :56:{33,41}
    .io_b_isInf
      ((&(addRawFN_io_b_stage1_b[31:30])) & ~(addRawFN_io_b_stage1_b[29])),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/rawFloatFromRecFN.scala:51:21, :53:{28,53}, :56:41, :57:{33,36}
    .io_b_isZero      (~(|(addRawFN_io_b_stage1_b[31:29]))),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/rawFloatFromRecFN.scala:51:21, :52:{28,53}
    .io_b_sign        (addRawFN_io_b_stage1_b[32]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/rawFloatFromRecFN.scala:59:25
    .io_b_sExp        ({1'h0, addRawFN_io_b_stage1_b[31:23]}),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :226:14, :258:41, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/rawFloatFromRecFN.scala:51:21, :60:27
    .io_b_sig
      ({1'h0, |(addRawFN_io_b_stage1_b[31:29]), addRawFN_io_b_stage1_b[22:0]}),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :226:14, :258:41, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/rawFloatFromRecFN.scala:51:21, :52:{28,53}, :61:{44,49}
    .io_invalidExc    (_addRawFN_io_invalidExc),
    .io_rawOut_isNaN  (_addRawFN_io_rawOut_isNaN),
    .io_rawOut_isInf  (_addRawFN_io_rawOut_isInf),
    .io_rawOut_isZero (_addRawFN_io_rawOut_isZero),
    .io_rawOut_sign   (_addRawFN_io_rawOut_sign),
    .io_rawOut_sExp   (_addRawFN_io_rawOut_sExp),
    .io_rawOut_sig    (_addRawFN_io_rawOut_sig)
  );
  RoundRawFNToRecFN_e8_s24 roundRawFNToRecFN (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:258:41
    .io_invalidExc (roundRawFNToRecFN_io_invalidExc_stage3_addRawFN_invalidExc),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
    .io_in_isNaN   (roundRawFNToRecFN_io_in_stage3_addRawFN_rawOut_isNaN),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
    .io_in_isInf   (roundRawFNToRecFN_io_in_stage3_addRawFN_rawOut_isInf),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
    .io_in_isZero  (roundRawFNToRecFN_io_in_stage3_addRawFN_rawOut_isZero),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
    .io_in_sign    (roundRawFNToRecFN_io_in_stage3_addRawFN_rawOut_sign),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
    .io_in_sExp    (roundRawFNToRecFN_io_in_stage3_addRawFN_rawOut_sExp),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
    .io_in_sig     (roundRawFNToRecFN_io_in_stage3_addRawFN_rawOut_sig),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32
    .io_out        (_roundRawFNToRecFN_io_out)
  );
  assign io_out = io_out_stage4_roundRawFNToRecFN_out;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:46:32, :223:15
endmodule

module AddFp_Pipelined_8_23(	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:276:15
  input         clock,	// <stdin>:1729:11, :2698:11, :3667:11, :4636:11, :5605:11, :6574:11, :7543:11, :8512:11
                io_in_a_sign,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:279:14
  input  [7:0]  io_in_a_exponent,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:279:14
  input  [22:0] io_in_a_mantissa,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:279:14
  input         io_in_b_sign,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:279:14
  input  [7:0]  io_in_b_exponent,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:279:14
  input  [22:0] io_in_b_mantissa,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:279:14
  output        io_out_sign,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:279:14
  output [7:0]  io_out_exponent,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:279:14
  output [22:0] io_out_mantissa	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:279:14
);

  wire [32:0] _addRecFN_io_out;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:292:32
  wire        addRecFN_io_a_rawIn_isZeroExpIn = io_in_a_exponent == 8'h0;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/fNFromRecFN.scala:60:21, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/rawFloatFromFN.scala:48:30
  wire [4:0]  addRecFN_io_a_rawIn_normDist =
    io_in_a_mantissa[22]
      ? 5'h0
      : io_in_a_mantissa[21]
          ? 5'h1
          : io_in_a_mantissa[20]
              ? 5'h2
              : io_in_a_mantissa[19]
                  ? 5'h3
                  : io_in_a_mantissa[18]
                      ? 5'h4
                      : io_in_a_mantissa[17]
                          ? 5'h5
                          : io_in_a_mantissa[16]
                              ? 5'h6
                              : io_in_a_mantissa[15]
                                  ? 5'h7
                                  : io_in_a_mantissa[14]
                                      ? 5'h8
                                      : io_in_a_mantissa[13]
                                          ? 5'h9
                                          : io_in_a_mantissa[12]
                                              ? 5'hA
                                              : io_in_a_mantissa[11]
                                                  ? 5'hB
                                                  : io_in_a_mantissa[10]
                                                      ? 5'hC
                                                      : io_in_a_mantissa[9]
                                                          ? 5'hD
                                                          : io_in_a_mantissa[8]
                                                              ? 5'hE
                                                              : io_in_a_mantissa[7]
                                                                  ? 5'hF
                                                                  : io_in_a_mantissa[6]
                                                                      ? 5'h10
                                                                      : io_in_a_mantissa[5]
                                                                          ? 5'h11
                                                                          : io_in_a_mantissa[4]
                                                                              ? 5'h12
                                                                              : io_in_a_mantissa[3]
                                                                                  ? 5'h13
                                                                                  : io_in_a_mantissa[2]
                                                                                      ? 5'h14
                                                                                      : io_in_a_mantissa[1]
                                                                                          ? 5'h15
                                                                                          : 5'h16;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/primitives.scala:91:52, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/rawFloatFromFN.scala:46:21, src/main/scala/chisel3/util/Mux.scala:50:70
  wire [53:0] _addRecFN_io_a_rawIn_subnormFract_T =
    {31'h0, io_in_a_mantissa} << addRecFN_io_a_rawIn_normDist;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/rawFloatFromFN.scala:52:33, src/main/scala/chisel3/util/Mux.scala:50:70
  wire [8:0]  _addRecFN_io_a_rawIn_adjustedExp_T_4 =
    (addRecFN_io_a_rawIn_isZeroExpIn
       ? {4'hF, ~addRecFN_io_a_rawIn_normDist}
       : {1'h0, io_in_a_exponent})
    + {7'h20, addRecFN_io_a_rawIn_isZeroExpIn ? 2'h2 : 2'h1};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:294:21, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/rawFloatFromFN.scala:48:30, :54:10, :55:18, :57:9, :58:14, src/main/scala/chisel3/util/Mux.scala:50:70
  wire [2:0]  _addRecFN_io_a_T_2 =
    addRecFN_io_a_rawIn_isZeroExpIn & ~(|io_in_a_mantissa)
      ? 3'h0
      : _addRecFN_io_a_rawIn_adjustedExp_T_4[8:6];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/rawFloatFromFN.scala:48:30, :49:34, :57:9, :60:30, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/recFNFromFN.scala:48:{15,50}
  wire        addRecFN_io_b_rawIn_isZeroExpIn = io_in_b_exponent == 8'h0;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/fNFromRecFN.scala:60:21, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/rawFloatFromFN.scala:48:30
  wire [4:0]  addRecFN_io_b_rawIn_normDist =
    io_in_b_mantissa[22]
      ? 5'h0
      : io_in_b_mantissa[21]
          ? 5'h1
          : io_in_b_mantissa[20]
              ? 5'h2
              : io_in_b_mantissa[19]
                  ? 5'h3
                  : io_in_b_mantissa[18]
                      ? 5'h4
                      : io_in_b_mantissa[17]
                          ? 5'h5
                          : io_in_b_mantissa[16]
                              ? 5'h6
                              : io_in_b_mantissa[15]
                                  ? 5'h7
                                  : io_in_b_mantissa[14]
                                      ? 5'h8
                                      : io_in_b_mantissa[13]
                                          ? 5'h9
                                          : io_in_b_mantissa[12]
                                              ? 5'hA
                                              : io_in_b_mantissa[11]
                                                  ? 5'hB
                                                  : io_in_b_mantissa[10]
                                                      ? 5'hC
                                                      : io_in_b_mantissa[9]
                                                          ? 5'hD
                                                          : io_in_b_mantissa[8]
                                                              ? 5'hE
                                                              : io_in_b_mantissa[7]
                                                                  ? 5'hF
                                                                  : io_in_b_mantissa[6]
                                                                      ? 5'h10
                                                                      : io_in_b_mantissa[5]
                                                                          ? 5'h11
                                                                          : io_in_b_mantissa[4]
                                                                              ? 5'h12
                                                                              : io_in_b_mantissa[3]
                                                                                  ? 5'h13
                                                                                  : io_in_b_mantissa[2]
                                                                                      ? 5'h14
                                                                                      : io_in_b_mantissa[1]
                                                                                          ? 5'h15
                                                                                          : 5'h16;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/primitives.scala:91:52, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/rawFloatFromFN.scala:46:21, src/main/scala/chisel3/util/Mux.scala:50:70
  wire [53:0] _addRecFN_io_b_rawIn_subnormFract_T =
    {31'h0, io_in_b_mantissa} << addRecFN_io_b_rawIn_normDist;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/rawFloatFromFN.scala:52:33, src/main/scala/chisel3/util/Mux.scala:50:70
  wire [8:0]  _addRecFN_io_b_rawIn_adjustedExp_T_4 =
    (addRecFN_io_b_rawIn_isZeroExpIn
       ? {4'hF, ~addRecFN_io_b_rawIn_normDist}
       : {1'h0, io_in_b_exponent})
    + {7'h20, addRecFN_io_b_rawIn_isZeroExpIn ? 2'h2 : 2'h1};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:294:21, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/rawFloatFromFN.scala:48:30, :54:10, :55:18, :57:9, :58:14, src/main/scala/chisel3/util/Mux.scala:50:70
  wire [2:0]  _addRecFN_io_b_T_2 =
    addRecFN_io_b_rawIn_isZeroExpIn & ~(|io_in_b_mantissa)
      ? 3'h0
      : _addRecFN_io_b_rawIn_adjustedExp_T_4[8:6];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/rawFloatFromFN.scala:48:30, :49:34, :57:9, :60:30, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/recFNFromFN.scala:48:{15,50}
  wire        io_out_rawIn_isInf = (&(_addRecFN_io_out[31:30])) & ~(_addRecFN_io_out[29]);	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:292:32, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/rawFloatFromRecFN.scala:51:21, :53:{28,53}, :56:41, :57:{33,36}
  wire        io_out_isSubnormal = $signed({1'h0, _addRecFN_io_out[31:23]}) < 10'sh82;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:292:32, :294:21, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/fNFromRecFN.scala:51:38, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/rawFloatFromRecFN.scala:51:21, :60:27
  wire [23:0] _io_out_denormFract_T_1 =
    {1'h0, |(_addRecFN_io_out[31:29]), _addRecFN_io_out[22:1]} >> 5'h1
    - _addRecFN_io_out[27:23];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:292:32, :294:21, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/fNFromRecFN.scala:52:{35,47}, :53:{38,42}, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/rawFloatFromRecFN.scala:51:21, :52:{28,53}, src/main/scala/chisel3/util/Mux.scala:50:70
  AddRecFN_Pipelined_8_24 addRecFN (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:292:32
    .clock  (clock),
    .io_a
      ({io_in_a_sign,
        _addRecFN_io_a_T_2[2:1],
        _addRecFN_io_a_T_2[0] | (&(_addRecFN_io_a_rawIn_adjustedExp_T_4[8:7]))
          & (|io_in_a_mantissa),
        _addRecFN_io_a_rawIn_adjustedExp_T_4[5:0],
        addRecFN_io_a_rawIn_isZeroExpIn
          ? {_addRecFN_io_a_rawIn_subnormFract_T[21:0], 1'h0}
          : io_in_a_mantissa}),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:294:21, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/rawFloatFromFN.scala:48:30, :49:34, :52:{33,46,64}, :57:9, :61:{32,57}, :64:28, :70:33, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/recFNFromFN.scala:48:{15,76}, :50:{23,41}
    .io_b
      ({io_in_b_sign,
        _addRecFN_io_b_T_2[2:1],
        _addRecFN_io_b_T_2[0] | (&(_addRecFN_io_b_rawIn_adjustedExp_T_4[8:7]))
          & (|io_in_b_mantissa),
        _addRecFN_io_b_rawIn_adjustedExp_T_4[5:0],
        addRecFN_io_b_rawIn_isZeroExpIn
          ? {_addRecFN_io_b_rawIn_subnormFract_T[21:0], 1'h0}
          : io_in_b_mantissa}),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:294:21, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/rawFloatFromFN.scala:48:30, :49:34, :52:{33,46,64}, :57:9, :61:{32,57}, :64:28, :70:33, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/recFNFromFN.scala:48:{15,76}, :50:{23,41}
    .io_out (_addRecFN_io_out)
  );
  assign io_out_sign = _addRecFN_io_out[32];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:276:15, :292:32, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/rawFloatFromRecFN.scala:59:25
  assign io_out_exponent =
    (io_out_isSubnormal ? 8'h0 : _addRecFN_io_out[30:23] + 8'h7F)
    | {8{(&(_addRecFN_io_out[31:30])) & _addRecFN_io_out[29] | io_out_rawIn_isInf}};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:276:15, :292:32, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/fNFromRecFN.scala:51:38, :56:16, :58:{27,45}, :60:{15,21,44}, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/rawFloatFromRecFN.scala:51:21, :53:{28,53}, :56:{33,41}, :57:33
  assign io_out_mantissa =
    io_out_isSubnormal
      ? _io_out_denormFract_T_1[22:0]
      : io_out_rawIn_isInf ? 23'h0 : _addRecFN_io_out[22:0];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/Berkeley.scala:276:15, :292:32, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/fNFromRecFN.scala:51:38, :53:{42,60}, :62:16, :64:20, janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hardfloat/rawFloatFromRecFN.scala:57:33, :61:49
endmodule

module OpAdd(	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/OpAdd.scala:6:7
  input         clock,	// <stdin>:1973:11, :2942:11, :3911:11, :4880:11, :5849:11, :6818:11, :7787:11, :8756:11
                io_in_a_sign,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/OpAdd.scala:12:14
  input  [7:0]  io_in_a_exponent,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/OpAdd.scala:12:14
  input  [22:0] io_in_a_mantissa,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/OpAdd.scala:12:14
  input         io_in_b_sign,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/OpAdd.scala:12:14
  input  [7:0]  io_in_b_exponent,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/OpAdd.scala:12:14
  input  [22:0] io_in_b_mantissa,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/OpAdd.scala:12:14
  output        io_out_sign,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/OpAdd.scala:12:14
  output [7:0]  io_out_exponent,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/OpAdd.scala:12:14
  output [22:0] io_out_mantissa	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/OpAdd.scala:12:14
);

  wire        _module_io_out_sign;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/OpAdd.scala:38:24
  wire [7:0]  _module_io_out_exponent;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/OpAdd.scala:38:24
  wire [22:0] _module_io_out_mantissa;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/OpAdd.scala:38:24
  wire [31:0] in_a__ = {io_in_a_sign, io_in_a_exponent, io_in_a_mantissa};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/OpAdd.scala:23:21
  wire [31:0] in_b__ = {io_in_b_sign, io_in_b_exponent, io_in_b_mantissa};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/OpAdd.scala:24:21
  wire [31:0] out__ =
    {_module_io_out_sign, _module_io_out_exponent, _module_io_out_mantissa};	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/OpAdd.scala:25:19, :38:24
  AddFp_Pipelined_8_23 module_0 (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/OpAdd.scala:38:24
    .clock            (clock),
    .io_in_a_sign     (io_in_a_sign),
    .io_in_a_exponent (io_in_a_exponent),
    .io_in_a_mantissa (io_in_a_mantissa),
    .io_in_b_sign     (io_in_b_sign),
    .io_in_b_exponent (io_in_b_exponent),
    .io_in_b_mantissa (io_in_b_mantissa),
    .io_out_sign      (_module_io_out_sign),
    .io_out_exponent  (_module_io_out_exponent),
    .io_out_mantissa  (_module_io_out_mantissa)
  );
  assign io_out_sign = _module_io_out_sign;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/OpAdd.scala:6:7, :38:24
  assign io_out_exponent = _module_io_out_exponent;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/OpAdd.scala:6:7, :38:24
  assign io_out_mantissa = _module_io_out_mantissa;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/ip/float/OpAdd.scala:6:7, :38:24
endmodule

module Counter_1(	// src/main/scala/chext/util/Counter.scala:6:7
  input  clock,	// <stdin>:8778:11
         reset,	// <stdin>:8779:11
         io_incEn,	// src/main/scala/chext/util/Counter.scala:7:14
         io_decEn,	// src/main/scala/chext/util/Counter.scala:7:14
  output io_full	// src/main/scala/chext/util/Counter.scala:7:14
);

  reg [3:0] rCounter;	// src/main/scala/chext/util/Counter.scala:16:33
  always @(posedge clock) begin	// <stdin>:8778:11
    if (reset)	// <stdin>:8778:11
      rCounter <= 4'h0;	// src/main/scala/chext/util/Counter.scala:16:33
    else if (~(io_incEn & io_decEn)) begin	// src/main/scala/chext/util/Counter.scala:18:17
      if (io_incEn)	// src/main/scala/chext/util/Counter.scala:7:14
        rCounter <= rCounter + 4'h1;	// src/main/scala/chext/util/Counter.scala:16:33, :20:28
      else if (io_decEn)	// src/main/scala/chext/util/Counter.scala:7:14
        rCounter <= rCounter - 4'h1;	// src/main/scala/chext/util/Counter.scala:16:33, :23:28
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chext/util/Counter.scala:6:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/util/Counter.scala:6:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chext/util/Counter.scala:6:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chext/util/Counter.scala:6:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chext/util/Counter.scala:6:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chext/util/Counter.scala:6:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chext/util/Counter.scala:6:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chext/util/Counter.scala:6:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chext/util/Counter.scala:6:7
        rCounter = _RANDOM[/*Zero width*/ 1'b0][3:0];	// src/main/scala/chext/util/Counter.scala:6:7, :16:33
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chext/util/Counter.scala:6:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chext/util/Counter.scala:6:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_full = rCounter == 4'h8;	// src/main/scala/chext/util/Counter.scala:6:7, :16:33, :27:23
endmodule

// VCS coverage exclude_file
module ram_8x256(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input  [2:0]   R0_addr,
  input          R0_en,
                 R0_clk,
  output [255:0] R0_data,
  input  [2:0]   W0_addr,
  input          W0_en,
                 W0_clk,
  input  [255:0] W0_data
);

  reg [255:0] Memory[0:7];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [255:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [3:0] i = 4'h0; i < 4'h8; i += 4'h1) begin
          for (logic [8:0] j = 9'h0; j < 9'h100; j += 9'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[2:0]] = _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 256'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue8_UInt256(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input          clock,	// <stdin>:8802:11
                 reset,	// <stdin>:8803:11
                 io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [255:0] io_enq_bits,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input          io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output         io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [255:0] io_deq_bits	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire       io_enq_ready;	// src/main/scala/chisel3/util/Decoupled.scala:286:19
  reg  [2:0] enq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  [2:0] deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg        maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire       ptr_match = enq_ptr_value == deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire       empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire       do_enq = io_enq_ready & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :286:19
  assign io_enq_ready = ~(ptr_match & maybe_full);	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24, :286:19
  always @(posedge clock) begin	// <stdin>:8802:11
    if (reset) begin	// <stdin>:8802:11
      enq_ptr_value <= 3'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      deq_ptr_value <= 3'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// <stdin>:8802:11
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        enq_ptr_value <= enq_ptr_value + 3'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        deq_ptr_value <= deq_ptr_value + 3'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        enq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][2:0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        deq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][5:3];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][6];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_8x256 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (deq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (io_deq_bits),
    .W0_addr (enq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits)
  );
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
endmodule

module Wrapper(	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:10:7
  input          clock,	// <stdin>:8853:11
                 reset,	// <stdin>:8854:11
  output         source_ready,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:23:18
  input          source_valid,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:23:18
  input  [255:0] source_bits__1,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:23:18
                 source_bits__2,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:23:18
  input          sink_ready,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:24:16
  output         sink_valid,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:24:16
  output [255:0] sink_bits,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:24:16
                 moduleIn__1,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:26:20
                 moduleIn__2,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:26:20
  input  [255:0] moduleOut	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:27:21
);

  wire _qOutput_io_deq_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:42:25
  wire _ctr_io_full;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:38:21
  wire source_ready_0 = ~_ctr_io_full & source_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:38:21, :56:33, src/main/scala/chext/util/Counter.scala:33:17
  wire _qOutput_io_enq_valid_T = source_ready_0 & source_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:56:33, src/main/scala/chisel3/util/Decoupled.scala:51:35
  reg  qOutput_io_enq_valid_r;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:62:37
  reg  qOutput_io_enq_valid_r_1;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:62:37
  reg  qOutput_io_enq_valid_r_2;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:62:37
  reg  qOutput_io_enq_valid_r_3;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:62:37
  always @(posedge clock) begin	// <stdin>:8853:11
    qOutput_io_enq_valid_r <= _qOutput_io_enq_valid_T;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:62:37, src/main/scala/chisel3/util/Decoupled.scala:51:35
    qOutput_io_enq_valid_r_1 <= qOutput_io_enq_valid_r;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:62:37
    qOutput_io_enq_valid_r_2 <= qOutput_io_enq_valid_r_1;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:62:37
    qOutput_io_enq_valid_r_3 <= qOutput_io_enq_valid_r_2;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:62:37
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:10:7
    `ifdef FIRRTL_BEFORE_INITIAL	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:10:7
      `FIRRTL_BEFORE_INITIAL	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:10:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:10:7
      automatic logic [31:0] _RANDOM[0:0];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:10:7
      `ifdef INIT_RANDOM_PROLOG_	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:10:7
        `INIT_RANDOM_PROLOG_	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:10:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:10:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:10:7
        qOutput_io_enq_valid_r = _RANDOM[/*Zero width*/ 1'b0][0];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:10:7, :62:37
        qOutput_io_enq_valid_r_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:10:7, :62:37
        qOutput_io_enq_valid_r_2 = _RANDOM[/*Zero width*/ 1'b0][2];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:10:7, :62:37
        qOutput_io_enq_valid_r_3 = _RANDOM[/*Zero width*/ 1'b0][3];	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:10:7, :62:37
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:10:7
      `FIRRTL_AFTER_INITIAL	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:10:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Counter_1 ctr (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:38:21
    .clock    (clock),
    .reset    (reset),
    .io_incEn (_qOutput_io_enq_valid_T),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_decEn (sink_ready & _qOutput_io_deq_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:42:25, src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_full  (_ctr_io_full)
  );
  Queue8_UInt256 qOutput (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:42:25
    .clock        (clock),
    .reset        (reset),
    .io_enq_valid (qOutput_io_enq_valid_r_3),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:62:37
    .io_enq_bits  (moduleOut),
    .io_deq_ready (sink_ready),
    .io_deq_valid (_qOutput_io_deq_valid),
    .io_deq_bits  (sink_bits)
  );
  assign source_ready = source_ready_0;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:10:7, :56:33
  assign sink_valid = _qOutput_io_deq_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:10:7, :42:25
  assign moduleIn__1 = source_bits__1;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:10:7
  assign moduleIn__2 = source_bits__2;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/chext/elastic/Wrapper.scala:10:7
endmodule

module BatchAdd(	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:62:7
  input          clock,	// <stdin>:8905:11
                 reset,	// <stdin>:8906:11
  output         req_ready,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:63:15
  input          req_valid,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:63:15
  input  [255:0] req_bits__1,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:63:15
                 req_bits__2,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:63:15
  input          resp_ready,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:64:16
  output         resp_valid,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:64:16
  output [255:0] resp_bits	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:64:16
);

  wire [255:0] _wrapper_moduleIn__1;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31
  wire [255:0] _wrapper_moduleIn__2;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31
  wire         _add7_io_out_sign;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
  wire [7:0]   _add7_io_out_exponent;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
  wire [22:0]  _add7_io_out_mantissa;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
  wire         _add6_io_out_sign;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
  wire [7:0]   _add6_io_out_exponent;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
  wire [22:0]  _add6_io_out_mantissa;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
  wire         _add5_io_out_sign;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
  wire [7:0]   _add5_io_out_exponent;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
  wire [22:0]  _add5_io_out_mantissa;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
  wire         _add4_io_out_sign;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
  wire [7:0]   _add4_io_out_exponent;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
  wire [22:0]  _add4_io_out_mantissa;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
  wire         _add3_io_out_sign;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
  wire [7:0]   _add3_io_out_exponent;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
  wire [22:0]  _add3_io_out_mantissa;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
  wire         _add2_io_out_sign;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
  wire [7:0]   _add2_io_out_exponent;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
  wire [22:0]  _add2_io_out_mantissa;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
  wire         _add1_io_out_sign;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
  wire [7:0]   _add1_io_out_exponent;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
  wire [22:0]  _add1_io_out_mantissa;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
  wire         _add0_io_out_sign;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
  wire [7:0]   _add0_io_out_exponent;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
  wire [22:0]  _add0_io_out_mantissa;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
  OpAdd add0 (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
    .clock            (clock),
    .io_in_a_sign     (_wrapper_moduleIn__1[31]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :77:40
    .io_in_a_exponent (_wrapper_moduleIn__1[30:23]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :77:40
    .io_in_a_mantissa (_wrapper_moduleIn__1[22:0]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :77:40
    .io_in_b_sign     (_wrapper_moduleIn__2[31]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :84:40
    .io_in_b_exponent (_wrapper_moduleIn__2[30:23]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :84:40
    .io_in_b_mantissa (_wrapper_moduleIn__2[22:0]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :84:40
    .io_out_sign      (_add0_io_out_sign),
    .io_out_exponent  (_add0_io_out_exponent),
    .io_out_mantissa  (_add0_io_out_mantissa)
  );
  OpAdd add1 (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
    .clock            (clock),
    .io_in_a_sign     (_wrapper_moduleIn__1[63]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :77:40
    .io_in_a_exponent (_wrapper_moduleIn__1[62:55]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :77:40
    .io_in_a_mantissa (_wrapper_moduleIn__1[54:32]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :77:40
    .io_in_b_sign     (_wrapper_moduleIn__2[63]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :84:40
    .io_in_b_exponent (_wrapper_moduleIn__2[62:55]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :84:40
    .io_in_b_mantissa (_wrapper_moduleIn__2[54:32]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :84:40
    .io_out_sign      (_add1_io_out_sign),
    .io_out_exponent  (_add1_io_out_exponent),
    .io_out_mantissa  (_add1_io_out_mantissa)
  );
  OpAdd add2 (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
    .clock            (clock),
    .io_in_a_sign     (_wrapper_moduleIn__1[95]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :77:40
    .io_in_a_exponent (_wrapper_moduleIn__1[94:87]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :77:40
    .io_in_a_mantissa (_wrapper_moduleIn__1[86:64]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :77:40
    .io_in_b_sign     (_wrapper_moduleIn__2[95]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :84:40
    .io_in_b_exponent (_wrapper_moduleIn__2[94:87]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :84:40
    .io_in_b_mantissa (_wrapper_moduleIn__2[86:64]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :84:40
    .io_out_sign      (_add2_io_out_sign),
    .io_out_exponent  (_add2_io_out_exponent),
    .io_out_mantissa  (_add2_io_out_mantissa)
  );
  OpAdd add3 (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
    .clock            (clock),
    .io_in_a_sign     (_wrapper_moduleIn__1[127]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :77:40
    .io_in_a_exponent (_wrapper_moduleIn__1[126:119]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :77:40
    .io_in_a_mantissa (_wrapper_moduleIn__1[118:96]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :77:40
    .io_in_b_sign     (_wrapper_moduleIn__2[127]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :84:40
    .io_in_b_exponent (_wrapper_moduleIn__2[126:119]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :84:40
    .io_in_b_mantissa (_wrapper_moduleIn__2[118:96]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :84:40
    .io_out_sign      (_add3_io_out_sign),
    .io_out_exponent  (_add3_io_out_exponent),
    .io_out_mantissa  (_add3_io_out_mantissa)
  );
  OpAdd add4 (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
    .clock            (clock),
    .io_in_a_sign     (_wrapper_moduleIn__1[159]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :77:40
    .io_in_a_exponent (_wrapper_moduleIn__1[158:151]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :77:40
    .io_in_a_mantissa (_wrapper_moduleIn__1[150:128]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :77:40
    .io_in_b_sign     (_wrapper_moduleIn__2[159]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :84:40
    .io_in_b_exponent (_wrapper_moduleIn__2[158:151]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :84:40
    .io_in_b_mantissa (_wrapper_moduleIn__2[150:128]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :84:40
    .io_out_sign      (_add4_io_out_sign),
    .io_out_exponent  (_add4_io_out_exponent),
    .io_out_mantissa  (_add4_io_out_mantissa)
  );
  OpAdd add5 (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
    .clock            (clock),
    .io_in_a_sign     (_wrapper_moduleIn__1[191]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :77:40
    .io_in_a_exponent (_wrapper_moduleIn__1[190:183]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :77:40
    .io_in_a_mantissa (_wrapper_moduleIn__1[182:160]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :77:40
    .io_in_b_sign     (_wrapper_moduleIn__2[191]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :84:40
    .io_in_b_exponent (_wrapper_moduleIn__2[190:183]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :84:40
    .io_in_b_mantissa (_wrapper_moduleIn__2[182:160]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :84:40
    .io_out_sign      (_add5_io_out_sign),
    .io_out_exponent  (_add5_io_out_exponent),
    .io_out_mantissa  (_add5_io_out_mantissa)
  );
  OpAdd add6 (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
    .clock            (clock),
    .io_in_a_sign     (_wrapper_moduleIn__1[223]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :77:40
    .io_in_a_exponent (_wrapper_moduleIn__1[222:215]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :77:40
    .io_in_a_mantissa (_wrapper_moduleIn__1[214:192]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :77:40
    .io_in_b_sign     (_wrapper_moduleIn__2[223]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :84:40
    .io_in_b_exponent (_wrapper_moduleIn__2[222:215]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :84:40
    .io_in_b_mantissa (_wrapper_moduleIn__2[214:192]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :84:40
    .io_out_sign      (_add6_io_out_sign),
    .io_out_exponent  (_add6_io_out_exponent),
    .io_out_mantissa  (_add6_io_out_mantissa)
  );
  OpAdd add7 (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20
    .clock            (clock),
    .io_in_a_sign     (_wrapper_moduleIn__1[255]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :77:40
    .io_in_a_exponent (_wrapper_moduleIn__1[254:247]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :77:40
    .io_in_a_mantissa (_wrapper_moduleIn__1[246:224]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :77:40
    .io_in_b_sign     (_wrapper_moduleIn__2[255]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :84:40
    .io_in_b_exponent (_wrapper_moduleIn__2[254:247]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :84:40
    .io_in_b_mantissa (_wrapper_moduleIn__2[246:224]),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31, :84:40
    .io_out_sign      (_add7_io_out_sign),
    .io_out_exponent  (_add7_io_out_exponent),
    .io_out_mantissa  (_add7_io_out_mantissa)
  );
  Wrapper wrapper (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:71:31
    .clock          (clock),
    .reset          (reset),
    .source_ready   (req_ready),
    .source_valid   (req_valid),
    .source_bits__1 (req_bits__1),
    .source_bits__2 (req_bits__2),
    .sink_ready     (resp_ready),
    .sink_valid     (resp_valid),
    .sink_bits      (resp_bits),
    .moduleIn__1    (_wrapper_moduleIn__1),
    .moduleIn__2    (_wrapper_moduleIn__2),
    .moduleOut
      ({_add7_io_out_sign,
        _add7_io_out_exponent,
        _add7_io_out_mantissa,
        _add6_io_out_sign,
        _add6_io_out_exponent,
        _add6_io_out_mantissa,
        _add5_io_out_sign,
        _add5_io_out_exponent,
        _add5_io_out_mantissa,
        _add4_io_out_sign,
        _add4_io_out_exponent,
        _add4_io_out_mantissa,
        _add3_io_out_sign,
        _add3_io_out_exponent,
        _add3_io_out_mantissa,
        _add2_io_out_sign,
        _add2_io_out_exponent,
        _add2_io_out_mantissa,
        _add1_io_out_sign,
        _add1_io_out_exponent,
        _add1_io_out_mantissa,
        _add0_io_out_sign,
        _add0_io_out_exponent,
        _add0_io_out_mantissa})	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/main/scala/hbmex/components/spmv/Batch.scala:67:20, :90:52
  );
endmodule

module RowReduceSingleTop1_1(	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/RowReducer.tb.scala:9:7
  input          clock,	// <stdin>:9129:11
                 reset,	// <stdin>:9130:11
  output         sourceElem_ready,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/RowReducer.tb.scala:13:22
  input          sourceElem_valid,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/RowReducer.tb.scala:13:22
  input  [255:0] sourceElem_bits_data,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/RowReducer.tb.scala:13:22
  input          sourceElem_bits_last,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/RowReducer.tb.scala:13:22
                 sinkResult_ready,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/RowReducer.tb.scala:14:22
  output         sinkResult_valid,	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/RowReducer.tb.scala:14:22
  output [255:0] sinkResult_bits	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/RowReducer.tb.scala:14:22
);

  wire         _batchAdd_req_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/RowReducer.tb.scala:11:32
  wire         _batchAdd_resp_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/RowReducer.tb.scala:11:32
  wire [255:0] _batchAdd_resp_bits;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/RowReducer.tb.scala:11:32
  wire         _dut_batchAddReq_valid;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/RowReducer.tb.scala:10:27
  wire [255:0] _dut_batchAddReq_bits__1;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/RowReducer.tb.scala:10:27
  wire [255:0] _dut_batchAddReq_bits__2;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/RowReducer.tb.scala:10:27
  wire         _dut_batchAddResp_ready;	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/RowReducer.tb.scala:10:27
  RowReduceSingle dut (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/RowReducer.tb.scala:10:27
    .clock                (clock),
    .reset                (reset),
    .sourceElem_ready     (sourceElem_ready),
    .sourceElem_valid     (sourceElem_valid),
    .sourceElem_bits_data (sourceElem_bits_data),
    .sourceElem_bits_last (sourceElem_bits_last),
    .sinkResult_ready     (sinkResult_ready),
    .sinkResult_valid     (sinkResult_valid),
    .sinkResult_bits      (sinkResult_bits),
    .batchAddReq_ready    (_batchAdd_req_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/RowReducer.tb.scala:11:32
    .batchAddReq_valid    (_dut_batchAddReq_valid),
    .batchAddReq_bits__1  (_dut_batchAddReq_bits__1),
    .batchAddReq_bits__2  (_dut_batchAddReq_bits__2),
    .batchAddResp_ready   (_dut_batchAddResp_ready),
    .batchAddResp_valid   (_batchAdd_resp_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/RowReducer.tb.scala:11:32
    .batchAddResp_bits    (_batchAdd_resp_bits)	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/RowReducer.tb.scala:11:32
  );
  BatchAdd batchAdd (	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/RowReducer.tb.scala:11:32
    .clock       (clock),
    .reset       (reset),
    .req_ready   (_batchAdd_req_ready),
    .req_valid   (_dut_batchAddReq_valid),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/RowReducer.tb.scala:10:27
    .req_bits__1 (_dut_batchAddReq_bits__1),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/RowReducer.tb.scala:10:27
    .req_bits__2 (_dut_batchAddReq_bits__2),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/RowReducer.tb.scala:10:27
    .resp_ready  (_dut_batchAddResp_ready),	// janberq/repos/jnbrq/hbmex-fccm2025/rtl/src/test/scala/hbmex/components/spmv/RowReducer.tb.scala:10:27
    .resp_valid  (_batchAdd_resp_valid),
    .resp_bits   (_batchAdd_resp_bits)
  );
endmodule

