<session jtag_chain="USB-Blaster [USB-0]" jtag_device="@1: EP4CGX150 (0x028040DD)" sof_file="output_files/NaiveMIPS.sof">
  <display_tree gui_logging_enabled="0">
    <display_branch instance="auto_signaltap_0" log="USE_GLOBAL_TEMP" signal_set="USE_GLOBAL_TEMP" trigger="USE_GLOBAL_TEMP"/>
  </display_tree>
  <instance enabled="true" entity_name="sld_signaltap" is_auto_node="yes" is_expanded="true" name="auto_signaltap_0" source_file="sld_signaltap.vhd">
    <node_ip_info instance_id="0" mfg_id="110" node_id="0" version="6"/>
    <signal_set global_temp="1" is_expanded="true" name="signal_set: 2016/05/29 01:57:04  #0">
      <clock name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|cpu_clock_clk" polarity="posedge" tap_mode="classic"/>
      <config ram_type="AUTO" reserved_data_nodes="0" reserved_storage_qualifier_nodes="0" reserved_trigger_nodes="0" sample_depth="512" trigger_in_enable="no" trigger_out_enable="no"/>
      <top_entity/>
      <signal_vec>
        <trigger_input_vec>
          <wire name="GPIO[2]" tap_mode="classic"/>
          <wire name="GPIO[3]" tap_mode="classic"/>
          <wire name="GPIO[4]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|inr_irq0_irq[0]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|inr_irq0_irq[1]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|inr_irq0_irq[2]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|inr_irq0_irq[3]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|inr_irq0_irq[4]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|dbus_read" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|dbus_stall" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|dbus_write" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|allow_int" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|exp_code[0]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|exp_code[1]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|exp_code[2]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|exp_code[3]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|exp_code[4]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|flush" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|mm_exl" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|ibus_read" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|ibus_stall" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|ibus_write" tap_mode="classic"/>
        </trigger_input_vec>
        <data_input_vec>
          <wire name="GPIO[2]" tap_mode="classic"/>
          <wire name="GPIO[3]" tap_mode="classic"/>
          <wire name="GPIO[4]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|inr_irq0_irq[0]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|inr_irq0_irq[1]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|inr_irq0_irq[2]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|inr_irq0_irq[3]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|inr_irq0_irq[4]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|dbus_read" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|dbus_stall" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|dbus_write" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|allow_int" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|exp_code[0]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|exp_code[1]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|exp_code[2]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|exp_code[3]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|exp_code[4]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|flush" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|mm_exl" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[0]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[10]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[11]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[12]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[13]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[14]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[15]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[16]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[17]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[18]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[19]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[1]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[20]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[21]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[22]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[23]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[24]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[25]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[26]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[27]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[28]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[29]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[2]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[30]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[31]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[3]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[4]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[5]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[6]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[7]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[8]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[9]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|ibus_read" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|ibus_stall" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|ibus_write" tap_mode="classic"/>
        </data_input_vec>
        <storage_qualifier_input_vec>
          <wire name="GPIO[2]" tap_mode="classic"/>
          <wire name="GPIO[3]" tap_mode="classic"/>
          <wire name="GPIO[4]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|inr_irq0_irq[0]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|inr_irq0_irq[1]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|inr_irq0_irq[2]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|inr_irq0_irq[3]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|inr_irq0_irq[4]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[0]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[10]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[11]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[12]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[13]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[14]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[15]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[16]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[17]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[18]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[19]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[1]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[20]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[21]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[22]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[23]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[24]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[25]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[26]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[27]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[28]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[29]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[2]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[30]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[31]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[3]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[4]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[5]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[6]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[7]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[8]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[9]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[0]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[10]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[11]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[12]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[13]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[14]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[15]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[16]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[17]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[18]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[19]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[1]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[20]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[21]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[22]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[23]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[24]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[25]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[26]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[27]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[28]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[29]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[2]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[30]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[31]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[3]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[4]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[5]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[6]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[7]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[8]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[9]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|dbus_read" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|dbus_stall" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|dbus_write" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|en_exmm" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|en_idex" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|en_ifid" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|en_mmwb" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|en_pc" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|allow_int" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|exp_code[0]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|exp_code[1]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|exp_code[2]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|exp_code[3]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|exp_code[4]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|flush" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|mm_exl" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[0]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[10]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[11]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[12]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[13]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[14]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[15]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[16]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[17]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[18]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[19]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[1]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[20]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[21]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[22]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[23]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[24]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[25]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[26]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[27]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[28]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[29]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[2]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[30]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[31]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[3]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[4]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[5]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[6]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[7]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[8]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[9]" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|ibus_read" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|ibus_stall" tap_mode="classic"/>
          <wire name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|ibus_write" tap_mode="classic"/>
        </storage_qualifier_input_vec>
      </signal_vec>
      <presentation>
        <unified_setup_data_view>
          <node data_index="9" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" level-1="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|dbus_stall" pwr_level-0="dont_care" pwr_level-1="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="73" tap_mode="classic" trigger_index="9" type="unknown"/>
          <node data_index="8" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" level-1="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|dbus_read" pwr_level-0="dont_care" pwr_level-1="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="72" tap_mode="classic" trigger_index="8" type="unknown"/>
          <node data_index="10" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" level-1="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|dbus_write" pwr_level-0="dont_care" pwr_level-1="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="74" tap_mode="classic" trigger_index="10" type="unknown"/>
          <node data_index="12" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" level-1="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|en_pc" pwr_level-0="dont_care" pwr_level-1="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="79" tap_mode="classic" trigger_index="12" type="unknown"/>
          <node data_index="10" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" level-1="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|en_ifid" pwr_level-0="dont_care" pwr_level-1="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="77" tap_mode="classic" trigger_index="10" type="unknown"/>
          <node data_index="9" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" level-1="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|en_idex" pwr_level-0="dont_care" pwr_level-1="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="76" tap_mode="classic" trigger_index="9" type="unknown"/>
          <node data_index="8" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" level-1="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|en_exmm" pwr_level-0="dont_care" pwr_level-1="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="75" tap_mode="classic" trigger_index="8" type="unknown"/>
          <node data_index="11" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" level-1="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|en_mmwb" pwr_level-0="dont_care" pwr_level-1="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="78" tap_mode="classic" trigger_index="11" type="unknown"/>
          <node data_index="51" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" level-1="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|ibus_read" pwr_level-0="dont_care" pwr_level-1="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="120" tap_mode="classic" trigger_index="19" type="unknown"/>
          <node data_index="52" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" level-1="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|ibus_stall" pwr_level-0="dont_care" pwr_level-1="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="121" tap_mode="classic" trigger_index="20" type="unknown"/>
          <node data_index="53" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" level-1="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|ibus_write" pwr_level-0="dont_care" pwr_level-1="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="122" tap_mode="classic" trigger_index="21" type="unknown"/>
          <node data_index="17" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" level-1="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|flush" pwr_level-0="dont_care" pwr_level-1="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="86" tap_mode="classic" trigger_index="17" type="unknown"/>
          <node is_selected="false" level-0="alt_or" level-1="alt_or" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|exp_code[4..0]" order="msb_to_lsb" state="collapse" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <node data_index="16" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" level-1="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|exp_code[4]" pwr_level-0="dont_care" pwr_level-1="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="85" tap_mode="classic" trigger_index="16" type="unknown"/>
            <node data_index="15" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" level-1="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|exp_code[3]" pwr_level-0="dont_care" pwr_level-1="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="84" tap_mode="classic" trigger_index="15" type="unknown"/>
            <node data_index="14" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" level-1="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|exp_code[2]" pwr_level-0="dont_care" pwr_level-1="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="83" tap_mode="classic" trigger_index="14" type="unknown"/>
            <node data_index="13" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" level-1="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|exp_code[1]" pwr_level-0="dont_care" pwr_level-1="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="82" tap_mode="classic" trigger_index="13" type="unknown"/>
            <node data_index="12" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" level-1="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|exp_code[0]" pwr_level-0="dont_care" pwr_level-1="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="81" tap_mode="classic" trigger_index="12" type="unknown"/>
          </node>
          <node data_index="18" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" level-1="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|mm_exl" pwr_level-0="dont_care" pwr_level-1="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="87" tap_mode="classic" trigger_index="18" type="unknown"/>
          <node data_index="11" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" level-1="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|allow_int" pwr_level-0="dont_care" pwr_level-1="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="80" tap_mode="classic" trigger_index="11" type="unknown"/>
          <node is_selected="false" level-0="alt_or" level-1="alt_or" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|inr_irq0_irq[4..0]" order="msb_to_lsb" state="expand" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <node data_index="7" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" level-1="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|inr_irq0_irq[4]" pwr_level-0="dont_care" pwr_level-1="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="7" tap_mode="classic" trigger_index="7" type="unknown"/>
            <node data_index="6" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" level-1="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|inr_irq0_irq[3]" pwr_level-0="dont_care" pwr_level-1="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="6" tap_mode="classic" trigger_index="6" type="unknown"/>
            <node data_index="5" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" level-1="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|inr_irq0_irq[2]" pwr_level-0="dont_care" pwr_level-1="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="5" tap_mode="classic" trigger_index="5" type="unknown"/>
            <node data_index="4" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" level-1="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|inr_irq0_irq[1]" pwr_level-0="dont_care" pwr_level-1="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="4" tap_mode="classic" trigger_index="4" type="unknown"/>
            <node data_index="3" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" level-1="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|inr_irq0_irq[0]" pwr_level-0="dont_care" pwr_level-1="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="3" tap_mode="classic" trigger_index="3" type="unknown"/>
          </node>
          <node is_selected="false" level-0="alt_or" level-1="alt_or" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[31..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <node data_index="43" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[31]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="112" tap_mode="classic" trigger_index="40" type="unknown"/>
            <node data_index="42" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[30]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="111" tap_mode="classic" trigger_index="39" type="unknown"/>
            <node data_index="40" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[29]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="109" tap_mode="classic" trigger_index="37" type="unknown"/>
            <node data_index="39" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[28]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="108" tap_mode="classic" trigger_index="36" type="unknown"/>
            <node data_index="38" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[27]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="107" tap_mode="classic" trigger_index="35" type="unknown"/>
            <node data_index="37" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[26]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="106" tap_mode="classic" trigger_index="34" type="unknown"/>
            <node data_index="36" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[25]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="105" tap_mode="classic" trigger_index="33" type="unknown"/>
            <node data_index="35" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[24]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="104" tap_mode="classic" trigger_index="32" type="unknown"/>
            <node data_index="34" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[23]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="103" tap_mode="classic" trigger_index="31" type="unknown"/>
            <node data_index="33" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[22]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="102" tap_mode="classic" trigger_index="30" type="unknown"/>
            <node data_index="32" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[21]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="101" tap_mode="classic" trigger_index="29" type="unknown"/>
            <node data_index="31" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[20]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="100" tap_mode="classic" trigger_index="28" type="unknown"/>
            <node data_index="29" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[19]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="98" tap_mode="classic" trigger_index="26" type="unknown"/>
            <node data_index="28" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[18]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="97" tap_mode="classic" trigger_index="25" type="unknown"/>
            <node data_index="27" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[17]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="96" tap_mode="classic" trigger_index="24" type="unknown"/>
            <node data_index="26" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[16]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="95" tap_mode="classic" trigger_index="23" type="unknown"/>
            <node data_index="25" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[15]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="94" tap_mode="classic" trigger_index="22" type="unknown"/>
            <node data_index="24" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[14]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="93" tap_mode="classic" trigger_index="21" type="unknown"/>
            <node data_index="23" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[13]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="92" tap_mode="classic" trigger_index="20" type="unknown"/>
            <node data_index="22" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[12]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="91" tap_mode="classic" trigger_index="19" type="unknown"/>
            <node data_index="21" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[11]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="90" tap_mode="classic" trigger_index="18" type="unknown"/>
            <node data_index="20" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[10]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="89" tap_mode="classic" trigger_index="17" type="unknown"/>
            <node data_index="50" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[9]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="119" tap_mode="classic" trigger_index="47" type="unknown"/>
            <node data_index="49" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[8]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="118" tap_mode="classic" trigger_index="46" type="unknown"/>
            <node data_index="48" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[7]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="117" tap_mode="classic" trigger_index="45" type="unknown"/>
            <node data_index="47" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[6]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="116" tap_mode="classic" trigger_index="44" type="unknown"/>
            <node data_index="46" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[5]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="115" tap_mode="classic" trigger_index="43" type="unknown"/>
            <node data_index="45" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[4]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="114" tap_mode="classic" trigger_index="42" type="unknown"/>
            <node data_index="44" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[3]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="113" tap_mode="classic" trigger_index="41" type="unknown"/>
            <node data_index="41" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[2]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="110" tap_mode="classic" trigger_index="38" type="unknown"/>
            <node data_index="30" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[1]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="99" tap_mode="classic" trigger_index="27" type="unknown"/>
            <node data_index="19" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[0]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="88" tap_mode="classic" trigger_index="16" type="unknown"/>
          </node>
          <node is_selected="false" level-0="alt_or" level-1="alt_or" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[31..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="register">
            <node data_index="56" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[31]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="64" tap_mode="classic" type="unknown"/>
            <node data_index="55" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[30]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="63" tap_mode="classic" type="unknown"/>
            <node data_index="53" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[29]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="61" tap_mode="classic" type="unknown"/>
            <node data_index="52" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[28]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="60" tap_mode="classic" type="unknown"/>
            <node data_index="51" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[27]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="59" tap_mode="classic" type="unknown"/>
            <node data_index="50" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[26]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="58" tap_mode="classic" type="unknown"/>
            <node data_index="49" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[25]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="57" tap_mode="classic" type="unknown"/>
            <node data_index="48" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[24]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="56" tap_mode="classic" type="unknown"/>
            <node data_index="47" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[23]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="55" tap_mode="classic" type="unknown"/>
            <node data_index="46" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[22]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="54" tap_mode="classic" type="unknown"/>
            <node data_index="45" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[21]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="53" tap_mode="classic" type="unknown"/>
            <node data_index="44" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[20]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="52" tap_mode="classic" type="unknown"/>
            <node data_index="42" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[19]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="50" tap_mode="classic" type="unknown"/>
            <node data_index="41" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[18]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="49" tap_mode="classic" type="unknown"/>
            <node data_index="40" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[17]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="48" tap_mode="classic" type="unknown"/>
            <node data_index="39" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[16]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="47" tap_mode="classic" type="unknown"/>
            <node data_index="38" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[15]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="46" tap_mode="classic" type="unknown"/>
            <node data_index="37" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[14]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="45" tap_mode="classic" type="unknown"/>
            <node data_index="36" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[13]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="44" tap_mode="classic" type="unknown"/>
            <node data_index="35" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[12]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="43" tap_mode="classic" type="unknown"/>
            <node data_index="34" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[11]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="42" tap_mode="classic" type="unknown"/>
            <node data_index="33" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[10]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="41" tap_mode="classic" type="unknown"/>
            <node data_index="63" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[9]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="71" tap_mode="classic" type="unknown"/>
            <node data_index="62" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[8]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="70" tap_mode="classic" type="unknown"/>
            <node data_index="61" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[7]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="69" tap_mode="classic" type="unknown"/>
            <node data_index="60" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[6]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="68" tap_mode="classic" type="unknown"/>
            <node data_index="59" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[5]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="67" tap_mode="classic" type="unknown"/>
            <node data_index="58" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[4]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="66" tap_mode="classic" type="unknown"/>
            <node data_index="57" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[3]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="65" tap_mode="classic" type="unknown"/>
            <node data_index="54" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[2]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="62" tap_mode="classic" type="unknown"/>
            <node data_index="43" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[1]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="51" tap_mode="classic" type="unknown"/>
            <node data_index="32" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[0]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="40" tap_mode="classic" type="unknown"/>
          </node>
          <node is_selected="false" level-0="alt_or" level-1="alt_or" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[31..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="register">
            <node data_index="24" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[31]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="32" tap_mode="classic" type="unknown"/>
            <node data_index="23" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[30]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="31" tap_mode="classic" type="unknown"/>
            <node data_index="21" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[29]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="29" tap_mode="classic" type="unknown"/>
            <node data_index="20" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[28]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="28" tap_mode="classic" type="unknown"/>
            <node data_index="19" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[27]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="27" tap_mode="classic" type="unknown"/>
            <node data_index="18" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[26]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="26" tap_mode="classic" type="unknown"/>
            <node data_index="17" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[25]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="25" tap_mode="classic" type="unknown"/>
            <node data_index="16" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[24]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="24" tap_mode="classic" type="unknown"/>
            <node data_index="15" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[23]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="23" tap_mode="classic" type="unknown"/>
            <node data_index="14" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[22]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="22" tap_mode="classic" type="unknown"/>
            <node data_index="13" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[21]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="21" tap_mode="classic" type="unknown"/>
            <node data_index="12" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[20]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="20" tap_mode="classic" type="unknown"/>
            <node data_index="10" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[19]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="18" tap_mode="classic" type="unknown"/>
            <node data_index="9" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[18]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="17" tap_mode="classic" type="unknown"/>
            <node data_index="8" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[17]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="16" tap_mode="classic" type="unknown"/>
            <node data_index="7" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[16]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="15" tap_mode="classic" type="unknown"/>
            <node data_index="6" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[15]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="14" tap_mode="classic" type="unknown"/>
            <node data_index="5" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[14]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="13" tap_mode="classic" type="unknown"/>
            <node data_index="4" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[13]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="12" tap_mode="classic" type="unknown"/>
            <node data_index="3" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[12]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="11" tap_mode="classic" type="unknown"/>
            <node data_index="2" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[11]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="10" tap_mode="classic" type="unknown"/>
            <node data_index="1" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[10]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="9" tap_mode="classic" type="unknown"/>
            <node data_index="31" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[9]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="39" tap_mode="classic" type="unknown"/>
            <node data_index="30" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[8]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="38" tap_mode="classic" type="unknown"/>
            <node data_index="29" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[7]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="37" tap_mode="classic" type="unknown"/>
            <node data_index="28" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[6]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="36" tap_mode="classic" type="unknown"/>
            <node data_index="27" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[5]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="35" tap_mode="classic" type="unknown"/>
            <node data_index="26" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[4]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="34" tap_mode="classic" type="unknown"/>
            <node data_index="25" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[3]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="33" tap_mode="classic" type="unknown"/>
            <node data_index="22" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[2]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="30" tap_mode="classic" type="unknown"/>
            <node data_index="11" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[1]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="19" tap_mode="classic" type="unknown"/>
            <node data_index="0" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[0]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="8" tap_mode="classic" type="unknown"/>
          </node>
          <node data_index="0" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" level-1="dont_care" name="GPIO[2]" pwr_level-0="dont_care" pwr_level-1="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="0" tap_mode="classic" trigger_index="0" type="unknown"/>
          <node data_index="1" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" level-1="dont_care" name="GPIO[3]" pwr_level-0="dont_care" pwr_level-1="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="1" tap_mode="classic" trigger_index="1" type="unknown"/>
          <node data_index="2" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" level-1="dont_care" name="GPIO[4]" pwr_level-0="dont_care" pwr_level-1="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="2" tap_mode="classic" trigger_index="2" type="unknown"/>
        </unified_setup_data_view>
        <data_view>
          <net data_index="9" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" level-1="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|dbus_stall" pwr_level-0="dont_care" pwr_level-1="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="73" tap_mode="classic" trigger_index="9" type="unknown"/>
          <net data_index="8" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" level-1="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|dbus_read" pwr_level-0="dont_care" pwr_level-1="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="72" tap_mode="classic" trigger_index="8" type="unknown"/>
          <net data_index="10" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" level-1="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|dbus_write" pwr_level-0="dont_care" pwr_level-1="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="74" tap_mode="classic" trigger_index="10" type="unknown"/>
          <net data_index="51" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" level-1="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|ibus_read" pwr_level-0="dont_care" pwr_level-1="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="120" tap_mode="classic" trigger_index="19" type="unknown"/>
          <net data_index="52" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" level-1="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|ibus_stall" pwr_level-0="dont_care" pwr_level-1="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="121" tap_mode="classic" trigger_index="20" type="unknown"/>
          <net data_index="53" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" level-1="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|ibus_write" pwr_level-0="dont_care" pwr_level-1="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="122" tap_mode="classic" trigger_index="21" type="unknown"/>
          <net data_index="17" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" level-1="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|flush" pwr_level-0="dont_care" pwr_level-1="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="86" tap_mode="classic" trigger_index="17" type="unknown"/>
          <bus is_selected="false" level-0="alt_or" level-1="alt_or" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|exp_code[4..0]" order="msb_to_lsb" state="collapse" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <net data_index="16" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" level-1="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|exp_code[4]" pwr_level-0="dont_care" pwr_level-1="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="85" tap_mode="classic" trigger_index="16" type="unknown"/>
            <net data_index="15" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" level-1="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|exp_code[3]" pwr_level-0="dont_care" pwr_level-1="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="84" tap_mode="classic" trigger_index="15" type="unknown"/>
            <net data_index="14" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" level-1="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|exp_code[2]" pwr_level-0="dont_care" pwr_level-1="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="83" tap_mode="classic" trigger_index="14" type="unknown"/>
            <net data_index="13" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" level-1="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|exp_code[1]" pwr_level-0="dont_care" pwr_level-1="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="82" tap_mode="classic" trigger_index="13" type="unknown"/>
            <net data_index="12" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" level-1="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|exp_code[0]" pwr_level-0="dont_care" pwr_level-1="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="81" tap_mode="classic" trigger_index="12" type="unknown"/>
          </bus>
          <net data_index="18" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" level-1="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|mm_exl" pwr_level-0="dont_care" pwr_level-1="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="87" tap_mode="classic" trigger_index="18" type="unknown"/>
          <net data_index="11" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" level-1="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|allow_int" pwr_level-0="dont_care" pwr_level-1="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="80" tap_mode="classic" trigger_index="11" type="unknown"/>
          <bus is_selected="false" level-0="alt_or" level-1="alt_or" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|inr_irq0_irq[4..0]" order="msb_to_lsb" state="expand" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <net data_index="7" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" level-1="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|inr_irq0_irq[4]" pwr_level-0="dont_care" pwr_level-1="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="7" tap_mode="classic" trigger_index="7" type="unknown"/>
            <net data_index="6" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" level-1="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|inr_irq0_irq[3]" pwr_level-0="dont_care" pwr_level-1="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="6" tap_mode="classic" trigger_index="6" type="unknown"/>
            <net data_index="5" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" level-1="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|inr_irq0_irq[2]" pwr_level-0="dont_care" pwr_level-1="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="5" tap_mode="classic" trigger_index="5" type="unknown"/>
            <net data_index="4" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" level-1="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|inr_irq0_irq[1]" pwr_level-0="dont_care" pwr_level-1="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="4" tap_mode="classic" trigger_index="4" type="unknown"/>
            <net data_index="3" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" level-1="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|inr_irq0_irq[0]" pwr_level-0="dont_care" pwr_level-1="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="3" tap_mode="classic" trigger_index="3" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" level-1="alt_or" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[31..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <net data_index="43" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[31]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="112" tap_mode="classic" trigger_index="40" type="unknown"/>
            <net data_index="42" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[30]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="111" tap_mode="classic" trigger_index="39" type="unknown"/>
            <net data_index="40" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[29]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="109" tap_mode="classic" trigger_index="37" type="unknown"/>
            <net data_index="39" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[28]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="108" tap_mode="classic" trigger_index="36" type="unknown"/>
            <net data_index="38" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[27]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="107" tap_mode="classic" trigger_index="35" type="unknown"/>
            <net data_index="37" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[26]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="106" tap_mode="classic" trigger_index="34" type="unknown"/>
            <net data_index="36" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[25]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="105" tap_mode="classic" trigger_index="33" type="unknown"/>
            <net data_index="35" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[24]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="104" tap_mode="classic" trigger_index="32" type="unknown"/>
            <net data_index="34" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[23]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="103" tap_mode="classic" trigger_index="31" type="unknown"/>
            <net data_index="33" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[22]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="102" tap_mode="classic" trigger_index="30" type="unknown"/>
            <net data_index="32" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[21]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="101" tap_mode="classic" trigger_index="29" type="unknown"/>
            <net data_index="31" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[20]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="100" tap_mode="classic" trigger_index="28" type="unknown"/>
            <net data_index="29" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[19]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="98" tap_mode="classic" trigger_index="26" type="unknown"/>
            <net data_index="28" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[18]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="97" tap_mode="classic" trigger_index="25" type="unknown"/>
            <net data_index="27" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[17]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="96" tap_mode="classic" trigger_index="24" type="unknown"/>
            <net data_index="26" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[16]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="95" tap_mode="classic" trigger_index="23" type="unknown"/>
            <net data_index="25" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[15]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="94" tap_mode="classic" trigger_index="22" type="unknown"/>
            <net data_index="24" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[14]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="93" tap_mode="classic" trigger_index="21" type="unknown"/>
            <net data_index="23" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[13]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="92" tap_mode="classic" trigger_index="20" type="unknown"/>
            <net data_index="22" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[12]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="91" tap_mode="classic" trigger_index="19" type="unknown"/>
            <net data_index="21" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[11]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="90" tap_mode="classic" trigger_index="18" type="unknown"/>
            <net data_index="20" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[10]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="89" tap_mode="classic" trigger_index="17" type="unknown"/>
            <net data_index="50" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[9]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="119" tap_mode="classic" trigger_index="47" type="unknown"/>
            <net data_index="49" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[8]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="118" tap_mode="classic" trigger_index="46" type="unknown"/>
            <net data_index="48" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[7]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="117" tap_mode="classic" trigger_index="45" type="unknown"/>
            <net data_index="47" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[6]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="116" tap_mode="classic" trigger_index="44" type="unknown"/>
            <net data_index="46" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[5]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="115" tap_mode="classic" trigger_index="43" type="unknown"/>
            <net data_index="45" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[4]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="114" tap_mode="classic" trigger_index="42" type="unknown"/>
            <net data_index="44" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[3]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="113" tap_mode="classic" trigger_index="41" type="unknown"/>
            <net data_index="41" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[2]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="110" tap_mode="classic" trigger_index="38" type="unknown"/>
            <net data_index="30" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[1]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="99" tap_mode="classic" trigger_index="27" type="unknown"/>
            <net data_index="19" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[0]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="88" tap_mode="classic" trigger_index="16" type="unknown"/>
          </bus>
          <net data_index="0" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" level-1="dont_care" name="GPIO[2]" pwr_level-0="dont_care" pwr_level-1="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="0" tap_mode="classic" trigger_index="0" type="unknown"/>
          <net data_index="1" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" level-1="dont_care" name="GPIO[3]" pwr_level-0="dont_care" pwr_level-1="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="1" tap_mode="classic" trigger_index="1" type="unknown"/>
          <net data_index="2" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" level-1="dont_care" name="GPIO[4]" pwr_level-0="dont_care" pwr_level-1="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="2" tap_mode="classic" trigger_index="2" type="unknown"/>
        </data_view>
        <setup_view>
          <net data_index="9" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" level-1="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|dbus_stall" pwr_level-0="dont_care" pwr_level-1="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="73" tap_mode="classic" trigger_index="9" type="unknown"/>
          <net data_index="8" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" level-1="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|dbus_read" pwr_level-0="dont_care" pwr_level-1="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="72" tap_mode="classic" trigger_index="8" type="unknown"/>
          <net data_index="10" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" level-1="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|dbus_write" pwr_level-0="dont_care" pwr_level-1="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="74" tap_mode="classic" trigger_index="10" type="unknown"/>
          <net data_index="12" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" level-1="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|en_pc" pwr_level-0="dont_care" pwr_level-1="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="79" tap_mode="classic" trigger_index="12" type="unknown"/>
          <net data_index="10" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" level-1="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|en_ifid" pwr_level-0="dont_care" pwr_level-1="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="77" tap_mode="classic" trigger_index="10" type="unknown"/>
          <net data_index="9" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" level-1="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|en_idex" pwr_level-0="dont_care" pwr_level-1="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="76" tap_mode="classic" trigger_index="9" type="unknown"/>
          <net data_index="8" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" level-1="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|en_exmm" pwr_level-0="dont_care" pwr_level-1="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="75" tap_mode="classic" trigger_index="8" type="unknown"/>
          <net data_index="11" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" level-1="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|en_mmwb" pwr_level-0="dont_care" pwr_level-1="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="78" tap_mode="classic" trigger_index="11" type="unknown"/>
          <net data_index="51" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" level-1="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|ibus_read" pwr_level-0="dont_care" pwr_level-1="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="120" tap_mode="classic" trigger_index="19" type="unknown"/>
          <net data_index="52" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" level-1="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|ibus_stall" pwr_level-0="dont_care" pwr_level-1="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="121" tap_mode="classic" trigger_index="20" type="unknown"/>
          <net data_index="53" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" level-1="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|ibus_write" pwr_level-0="dont_care" pwr_level-1="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="122" tap_mode="classic" trigger_index="21" type="unknown"/>
          <net data_index="17" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" level-1="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|flush" pwr_level-0="dont_care" pwr_level-1="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="86" tap_mode="classic" trigger_index="17" type="unknown"/>
          <bus is_selected="false" level-0="alt_or" level-1="alt_or" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|exp_code[4..0]" order="msb_to_lsb" state="collapse" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <net data_index="16" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" level-1="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|exp_code[4]" pwr_level-0="dont_care" pwr_level-1="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="85" tap_mode="classic" trigger_index="16" type="unknown"/>
            <net data_index="15" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" level-1="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|exp_code[3]" pwr_level-0="dont_care" pwr_level-1="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="84" tap_mode="classic" trigger_index="15" type="unknown"/>
            <net data_index="14" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" level-1="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|exp_code[2]" pwr_level-0="dont_care" pwr_level-1="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="83" tap_mode="classic" trigger_index="14" type="unknown"/>
            <net data_index="13" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" level-1="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|exp_code[1]" pwr_level-0="dont_care" pwr_level-1="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="82" tap_mode="classic" trigger_index="13" type="unknown"/>
            <net data_index="12" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" level-1="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|exp_code[0]" pwr_level-0="dont_care" pwr_level-1="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="81" tap_mode="classic" trigger_index="12" type="unknown"/>
          </bus>
          <net data_index="18" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" level-1="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|mm_exl" pwr_level-0="dont_care" pwr_level-1="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="87" tap_mode="classic" trigger_index="18" type="unknown"/>
          <net data_index="11" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" level-1="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|allow_int" pwr_level-0="dont_care" pwr_level-1="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="80" tap_mode="classic" trigger_index="11" type="unknown"/>
          <bus is_selected="false" level-0="alt_or" level-1="alt_or" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|inr_irq0_irq[4..0]" order="msb_to_lsb" state="expand" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <net data_index="7" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" level-1="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|inr_irq0_irq[4]" pwr_level-0="dont_care" pwr_level-1="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="7" tap_mode="classic" trigger_index="7" type="unknown"/>
            <net data_index="6" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" level-1="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|inr_irq0_irq[3]" pwr_level-0="dont_care" pwr_level-1="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="6" tap_mode="classic" trigger_index="6" type="unknown"/>
            <net data_index="5" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" level-1="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|inr_irq0_irq[2]" pwr_level-0="dont_care" pwr_level-1="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="5" tap_mode="classic" trigger_index="5" type="unknown"/>
            <net data_index="4" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" level-1="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|inr_irq0_irq[1]" pwr_level-0="dont_care" pwr_level-1="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="4" tap_mode="classic" trigger_index="4" type="unknown"/>
            <net data_index="3" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" level-1="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|inr_irq0_irq[0]" pwr_level-0="dont_care" pwr_level-1="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="3" tap_mode="classic" trigger_index="3" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" level-1="alt_or" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[31..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <net data_index="43" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[31]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="112" tap_mode="classic" trigger_index="40" type="unknown"/>
            <net data_index="42" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[30]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="111" tap_mode="classic" trigger_index="39" type="unknown"/>
            <net data_index="40" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[29]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="109" tap_mode="classic" trigger_index="37" type="unknown"/>
            <net data_index="39" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[28]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="108" tap_mode="classic" trigger_index="36" type="unknown"/>
            <net data_index="38" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[27]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="107" tap_mode="classic" trigger_index="35" type="unknown"/>
            <net data_index="37" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[26]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="106" tap_mode="classic" trigger_index="34" type="unknown"/>
            <net data_index="36" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[25]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="105" tap_mode="classic" trigger_index="33" type="unknown"/>
            <net data_index="35" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[24]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="104" tap_mode="classic" trigger_index="32" type="unknown"/>
            <net data_index="34" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[23]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="103" tap_mode="classic" trigger_index="31" type="unknown"/>
            <net data_index="33" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[22]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="102" tap_mode="classic" trigger_index="30" type="unknown"/>
            <net data_index="32" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[21]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="101" tap_mode="classic" trigger_index="29" type="unknown"/>
            <net data_index="31" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[20]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="100" tap_mode="classic" trigger_index="28" type="unknown"/>
            <net data_index="29" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[19]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="98" tap_mode="classic" trigger_index="26" type="unknown"/>
            <net data_index="28" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[18]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="97" tap_mode="classic" trigger_index="25" type="unknown"/>
            <net data_index="27" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[17]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="96" tap_mode="classic" trigger_index="24" type="unknown"/>
            <net data_index="26" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[16]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="95" tap_mode="classic" trigger_index="23" type="unknown"/>
            <net data_index="25" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[15]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="94" tap_mode="classic" trigger_index="22" type="unknown"/>
            <net data_index="24" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[14]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="93" tap_mode="classic" trigger_index="21" type="unknown"/>
            <net data_index="23" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[13]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="92" tap_mode="classic" trigger_index="20" type="unknown"/>
            <net data_index="22" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[12]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="91" tap_mode="classic" trigger_index="19" type="unknown"/>
            <net data_index="21" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[11]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="90" tap_mode="classic" trigger_index="18" type="unknown"/>
            <net data_index="20" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[10]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="89" tap_mode="classic" trigger_index="17" type="unknown"/>
            <net data_index="50" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[9]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="119" tap_mode="classic" trigger_index="47" type="unknown"/>
            <net data_index="49" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[8]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="118" tap_mode="classic" trigger_index="46" type="unknown"/>
            <net data_index="48" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[7]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="117" tap_mode="classic" trigger_index="45" type="unknown"/>
            <net data_index="47" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[6]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="116" tap_mode="classic" trigger_index="44" type="unknown"/>
            <net data_index="46" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[5]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="115" tap_mode="classic" trigger_index="43" type="unknown"/>
            <net data_index="45" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[4]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="114" tap_mode="classic" trigger_index="42" type="unknown"/>
            <net data_index="44" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[3]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="113" tap_mode="classic" trigger_index="41" type="unknown"/>
            <net data_index="41" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[2]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="110" tap_mode="classic" trigger_index="38" type="unknown"/>
            <net data_index="30" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[1]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="99" tap_mode="classic" trigger_index="27" type="unknown"/>
            <net data_index="19" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" level-0="dont_care" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|exception:exception_detect|pc_value[0]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="88" tap_mode="classic" trigger_index="16" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" level-1="alt_or" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[31..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="register">
            <net data_index="56" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[31]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="64" tap_mode="classic" type="unknown"/>
            <net data_index="55" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[30]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="63" tap_mode="classic" type="unknown"/>
            <net data_index="53" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[29]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="61" tap_mode="classic" type="unknown"/>
            <net data_index="52" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[28]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="60" tap_mode="classic" type="unknown"/>
            <net data_index="51" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[27]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="59" tap_mode="classic" type="unknown"/>
            <net data_index="50" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[26]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="58" tap_mode="classic" type="unknown"/>
            <net data_index="49" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[25]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="57" tap_mode="classic" type="unknown"/>
            <net data_index="48" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[24]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="56" tap_mode="classic" type="unknown"/>
            <net data_index="47" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[23]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="55" tap_mode="classic" type="unknown"/>
            <net data_index="46" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[22]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="54" tap_mode="classic" type="unknown"/>
            <net data_index="45" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[21]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="53" tap_mode="classic" type="unknown"/>
            <net data_index="44" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[20]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="52" tap_mode="classic" type="unknown"/>
            <net data_index="42" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[19]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="50" tap_mode="classic" type="unknown"/>
            <net data_index="41" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[18]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="49" tap_mode="classic" type="unknown"/>
            <net data_index="40" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[17]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="48" tap_mode="classic" type="unknown"/>
            <net data_index="39" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[16]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="47" tap_mode="classic" type="unknown"/>
            <net data_index="38" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[15]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="46" tap_mode="classic" type="unknown"/>
            <net data_index="37" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[14]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="45" tap_mode="classic" type="unknown"/>
            <net data_index="36" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[13]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="44" tap_mode="classic" type="unknown"/>
            <net data_index="35" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[12]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="43" tap_mode="classic" type="unknown"/>
            <net data_index="34" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[11]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="42" tap_mode="classic" type="unknown"/>
            <net data_index="33" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[10]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="41" tap_mode="classic" type="unknown"/>
            <net data_index="63" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[9]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="71" tap_mode="classic" type="unknown"/>
            <net data_index="62" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[8]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="70" tap_mode="classic" type="unknown"/>
            <net data_index="61" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[7]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="69" tap_mode="classic" type="unknown"/>
            <net data_index="60" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[6]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="68" tap_mode="classic" type="unknown"/>
            <net data_index="59" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[5]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="67" tap_mode="classic" type="unknown"/>
            <net data_index="58" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[4]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="66" tap_mode="classic" type="unknown"/>
            <net data_index="57" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[3]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="65" tap_mode="classic" type="unknown"/>
            <net data_index="54" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[2]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="62" tap_mode="classic" type="unknown"/>
            <net data_index="43" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[1]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="51" tap_mode="classic" type="unknown"/>
            <net data_index="32" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Count[0]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="40" tap_mode="classic" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" level-1="alt_or" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[31..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="register">
            <net data_index="24" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[31]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="32" tap_mode="classic" type="unknown"/>
            <net data_index="23" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[30]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="31" tap_mode="classic" type="unknown"/>
            <net data_index="21" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[29]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="29" tap_mode="classic" type="unknown"/>
            <net data_index="20" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[28]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="28" tap_mode="classic" type="unknown"/>
            <net data_index="19" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[27]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="27" tap_mode="classic" type="unknown"/>
            <net data_index="18" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[26]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="26" tap_mode="classic" type="unknown"/>
            <net data_index="17" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[25]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="25" tap_mode="classic" type="unknown"/>
            <net data_index="16" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[24]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="24" tap_mode="classic" type="unknown"/>
            <net data_index="15" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[23]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="23" tap_mode="classic" type="unknown"/>
            <net data_index="14" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[22]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="22" tap_mode="classic" type="unknown"/>
            <net data_index="13" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[21]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="21" tap_mode="classic" type="unknown"/>
            <net data_index="12" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[20]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="20" tap_mode="classic" type="unknown"/>
            <net data_index="10" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[19]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="18" tap_mode="classic" type="unknown"/>
            <net data_index="9" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[18]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="17" tap_mode="classic" type="unknown"/>
            <net data_index="8" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[17]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="16" tap_mode="classic" type="unknown"/>
            <net data_index="7" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[16]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="15" tap_mode="classic" type="unknown"/>
            <net data_index="6" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[15]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="14" tap_mode="classic" type="unknown"/>
            <net data_index="5" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[14]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="13" tap_mode="classic" type="unknown"/>
            <net data_index="4" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[13]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="12" tap_mode="classic" type="unknown"/>
            <net data_index="3" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[12]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="11" tap_mode="classic" type="unknown"/>
            <net data_index="2" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[11]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="10" tap_mode="classic" type="unknown"/>
            <net data_index="1" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[10]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="9" tap_mode="classic" type="unknown"/>
            <net data_index="31" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[9]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="39" tap_mode="classic" type="unknown"/>
            <net data_index="30" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[8]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="38" tap_mode="classic" type="unknown"/>
            <net data_index="29" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[7]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="37" tap_mode="classic" type="unknown"/>
            <net data_index="28" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[6]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="36" tap_mode="classic" type="unknown"/>
            <net data_index="27" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[5]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="35" tap_mode="classic" type="unknown"/>
            <net data_index="26" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[4]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="34" tap_mode="classic" type="unknown"/>
            <net data_index="25" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[3]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="33" tap_mode="classic" type="unknown"/>
            <net data_index="22" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[2]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="30" tap_mode="classic" type="unknown"/>
            <net data_index="11" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[1]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="19" tap_mode="classic" type="unknown"/>
            <net data_index="0" duplicate_name_allowed="false" is_data_input="false" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="naive_mips_soc:soc|cpu_qsys_comp:naive_mips_cpu_0|naive_mips:cpu|cp0:cp0_instance|cp0_regs_Compare[0]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="8" tap_mode="classic" type="unknown"/>
          </bus>
          <net data_index="0" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" level-1="dont_care" name="GPIO[2]" pwr_level-0="dont_care" pwr_level-1="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="0" tap_mode="classic" trigger_index="0" type="unknown"/>
          <net data_index="1" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" level-1="dont_care" name="GPIO[3]" pwr_level-0="dont_care" pwr_level-1="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="1" tap_mode="classic" trigger_index="1" type="unknown"/>
          <net data_index="2" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" level-1="dont_care" name="GPIO[4]" pwr_level-0="dont_care" pwr_level-1="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="2" tap_mode="classic" trigger_index="2" type="unknown"/>
        </setup_view>
        <trigger_in_editor/>
        <trigger_out_editor/>
      </presentation>
      <trigger CRC="B5A10C14" attribute_mem_mode="false" gap_record="true" global_temp="1" is_expanded="true" name="trigger: 2016/06/11 10:50:54  #0" position="pre" power_up_trigger_mode="false" record_data_gap="true" segment_size="512" storage_mode="off" storage_qualifier_disabled="no" storage_qualifier_port_is_pin="true" storage_qualifier_port_name="auto_stp_external_storage_qualifier" storage_qualifier_port_tap_mode="classic" trigger_type="circular">
        <power_up_trigger position="pre" storage_qualifier_disabled="no"/>
        <events use_custom_flow_control="no">
          <level enabled="yes" name="condition1" type="basic">
            <power_up enabled="yes">
            </power_up><op_node/>
          </level>
          <level enabled="yes" name="condition2" type="basic">
            <power_up enabled="yes">
            </power_up><op_node/>
          </level>
        </events>
        <storage_qualifier_events>
          <transitional>111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
            <pwr_up_transitional>111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111</pwr_up_transitional>
          </transitional>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
        </storage_qualifier_events>
        <log>
          <data global_temp="1" name="log: Trig @ 2016/06/11 10:58:16 (0:0:0.1 elapsed)" power_up_mode="false" sample_depth="512" trigger_position="64">111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000100111000000001000000000000000000000000000000000000000110111000000001000000001001100000010000000001010110110110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000100111000000001000000000000000000000000000000000000000110111000000001000000001001100000010000000000011110110110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000100111000000001000000000000000000000000000000000000000110111000001101000000000100100000010000000000010000001110111000001101000000000100100000010000000000010000001110111000001101000000000100100000010000000000010000001110111000001101000000000100100000010000000000010000001110111000001101000000000100100000010000000000010000001110111000001101000000000100100000010000000000010000001110111000001101000000000100100000010000000000010000001100111000001101000000000100100000010000000000010000001110111000001101000000000100100000010000000000010000001110111000001001000000000100100000010000000000010000001110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000100111000000001000000000000000000000000000000000000000110111000000001000000000100100000010000000001010000001110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000100111000000001000000000000000000000000000000000000000110111000000001000000000100100000010000000000011000001110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000100111000000001000000000000000000000000000000000000000110111000000001000000000100100000010000000001011000001110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000100111000000001000000000000000000000000000000000000000110111000000001000000000100100000010000000000010100001110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000100111000000001000000000000000000000000000000000000000110111000000001000000000100100000010000000001010100001110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000100111000000001000000000000000000000000000000000000000110111000000001000000000100100000010000000000011100001110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000100111000000001000000000000000000000000000000000000000110111000000001000000000100100000010000000001011100001110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000100111000000001000000000000000000000000000000000000000110111000000001000000000100100000010000000000010010001110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000100111000000001000000000000000000000000000000000000000110111000000001000000000100100000010000000001010010001110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000100111000000001000000000000000000000000000000000000000110111000000001000000000000010010010000000001010100100110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000100111000000001000000000000000000000000000000000000000110111000000001000000000000010010010000000000011100100110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000100111000000001000000000000000000000000000000000000000110111000000001000000000000010010010000000001011100100110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000100111000000001000000000000000000000000000000000000000110111000000001000000000000010010010000000000010010100110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000100111000000001000000000000000000000000000000000000000110111000000001000000000000010010010000000001010011100110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000100111000000001000000000000000000000000000000000000000110111000000001000000000000010010010000000000011011100110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000100111000000001000000000000000000000000000000000000000110111000000001000000001111100010010000000000010101011110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000100111000000001000000000000000000000000000000000000000110111000000001000000001111100010010000000001010101011110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000100111000000001000000000000000000000000000000000000000110111000000001000000000000010010010000000001011011100110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000100111000000001000000000000000000000000000000000000000110111000000001000000000000010010010000000000010111100110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000100111000000001000000000000000000000000000000000000000110111000001101000000000000010010010000000001010000000110111000001101000000000000010010010000000001010000000110111000001101000000000000010010010000000001010000000110111000001101000000000000010010010000000001010000000110111000001101000000000000010010010000000001010000000110111000001101000000000000010010010000000001010000000110111000001101000000000000010010010000000001010000000100111000001101000000000000010010010000000001010000000110111000001101000000000000010010010000000001010000000110111000001001000000000000010010010000000001010000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000100111000000001000000000000000000000000000000000000000110111000000001000000000000010010010000000000011000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000100111000000001000000000000000000000000000000000000000110111000000001000000000000010010010000000001011000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000100111000000001000000000000000000000000000000000000000110111000000001000000000000010010010000000000010100000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000100111000000001000000000000000000000000000000000000000110111000000001000000000000010010010000000001010100000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000100111000000001000000000000000000000000000000000000000110111000000001000000000000010010010000000000011100000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000100111000000001000000000000000000000000000000000000000110111000000001000000000000010010010000000001011100000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000100111000000001000000000000000000000000000000000000000110111000000001000000001101101000001000000000010010101110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000100111000000001000000000000000000000000000000000000000110111000000001000000001101101000001000000001010010101110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000100111000000001000000000000000000000000000000000000000110111000000001000000001101101000001000000000011010101110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000110111000000001000000000000000000000000000000000000000100111000000001000000000000000000000000000000000000000110111000000001000000001101101000001000000001011010101110111000000001000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000100111000000000000000000000000000000000000000000000000110111000000000000000001101101000001000000000010110101110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000100111000000000000000000000000000000000000000000000000110111000000000000000001101101000001000000001010110101110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000100111000000000000000000000000000000000000000000000000110111000000000000000001101101000001000000000011110101110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000100111000000000000000000000000000000000000000000000000110111000000000000000001101101000001000000001011110101110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000100111000000000000000000000000000000000000000000000000110111000000000000000001101101000001000000000010001101110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000100111000000000000000000000000000000000000000000000000110111000000000000000001101101000001000000001010001101110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000100111000000000000000000000000000000000000000000000000110111000000000000000000000010010010000000000010010000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000100111000000000000000000000000000000000000000000000000110111000000000000000000000010010010000000001010010000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000100111000000000000000000000000000000000000000000000000110111000000000000000001111100010010000000000011001011110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000100111000000000000000000000000000000000000000000000000110111000000000000000001111100010010000000001011001011110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000100111000000000000000000000000000000000000000000000000110111000000000000000000000010010010000000000011010000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000100111000000000000000000000000000000000000000000000000110111000001100000000000000010010010000000001011010000110111000001100000000000000010010010000000001011010000110111000001100000000000000010010010000000001011010000110111000001100000000000000010010010000000001011010000110111000001100000000000000010010010000000001011010000110111000001100000000000000010010010000000001011010000110111000001100000000000000010010010000000001011010000100111000001100000000000000010010010000000001011010000110111000001100000000000000010010010000000001011010000110111000001000000000000000010010010000000001011010000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000100111000000000000000000000000000000000000000000000000110111000000000000000000000010010010000000000010110000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000100111000000000000000000000000000000000000000000000000110111000000000000000000000010010010000000001010110000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000100111000000000000000000000000000000000000000000000000110111000001100000000000000010010010000000001011111000110111000001100000000000000010010010000000001011111000110111000001100000000000000010010010000000001011111000110111000001100000000000000010010010000000001011111000110111000001100000000000000010010010000000001011111000110111000001100000000000000010010010000000001011111000110111000001100000000000000010010010000000001011111000100111000001100000000000000010010010000000001011111000110111000001100000000000000010010010000000001011111000110111000001000000000000000010010010000000001011111000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000100111000000000000000000000000000000000000000000000000110111000000000000000000000010010010000000000010000100110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000100111000000000000000000000000000000000000000000000000110111000000000000000000000010010010000000001010000100110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000100111000000000000000000000000000000000000000000000000110111000000000000000000000010010010000000000011000100110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000100111000000000000000000000000000000000000000000000000110111000000000000000000000010010010000000001011000100110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000100111000000000000000000000000000000000000000000000000110111000000000000000000000010010010000000000010100100110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000100111000000000000000000000000000000000000000000000000110111000001100000000001111100010010000000001010100111110111000001100000000001111100010010000000001010100111110111000001100000000001111100010010000000001010100111110111000001100000000001111100010010000000001010100111110111000001100000000001111100010010000000001010100111110111000001100000000001111100010010000000001010100111110111000001100000000001111100010010000000001010100111100111000001100000000001111100010010000000001010100111110111000001100000000001111100010010000000001010100111110111000001000000000001111100010010000000001010100111110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000100111000000000000000000000000000000000000000000000000110111000000000000000001111100010010000000000011100111110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000110111000000000000000000000000000000000000000000000000100</data>
          <extradata>1111111111111111111111111111111111111111111111111111111111111111T111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111</extradata>
        </log>
      </trigger>
    </signal_set>
    <position_info>
      <single attribute="active tab" value="0"/>
      <single attribute="data horizontal scroll position" value="0"/>
      <single attribute="data vertical scroll position" value="0"/>
      <single attribute="setup horizontal scroll position" value="0"/>
      <single attribute="setup vertical scroll position" value="3"/>
      <single attribute="zoom level denominator" value="4"/>
      <single attribute="zoom level numerator" value="1"/>
      <single attribute="zoom offset denominator" value="1"/>
      <single attribute="zoom offset numerator" value="523776"/>
    </position_info>
  </instance>
  <mnemonics/>
  <static_plugin_mnemonics/>
  <global_info>
    <single attribute="active instance" value="0"/>
    <single attribute="config widget visible" value="1"/>
    <single attribute="data log widget visible" value="1"/>
    <single attribute="hierarchy widget height" value="136"/>
    <single attribute="hierarchy widget visible" value="1"/>
    <single attribute="instance widget visible" value="1"/>
    <single attribute="jtag widget visible" value="1"/>
    <single attribute="lock mode" value="0"/>
    <multi attribute="column width" size="23" value="34,34,458,74,221,78,95,96,98,98,88,88,110,101,101,101,101,101,101,101,101,107,78"/>
    <multi attribute="frame size" size="2" value="1916,1018"/>
    <multi attribute="jtag widget size" size="2" value="334,120"/>
  </global_info>
</session>
