# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../MEM.srcs/sources_1/new/register_fsm.vhd" \
"../../../../MEM.srcs/sources_1/new/memory_model.vhd" \
"../../../../MEM.srcs/sources_1/new/design.vhd" \
"../../../../MEM.srcs/sources_1/new/testbench.vhd" \

# Do not sort compile order
nosort
