$date
	Sun Nov 27 17:21:28 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module accumulator_tb $end
$var reg 1 ! clk $end
$upscope $end
$scope module accumulator_tb $end
$var reg 1 " reset_n $end
$upscope $end
$scope module accumulator_tb $end
$var reg 1 # w_enable $end
$upscope $end
$scope module accumulator_tb $end
$var reg 1 $ r_enable $end
$upscope $end
$scope module accumulator_tb $end
$var reg 1 % a_enable $end
$upscope $end
$scope module accumulator_tb $end
$var reg 8 & d_in [7:0] $end
$upscope $end
$scope module accumulator_tb $end
$var wire 1 ' full $end
$upscope $end
$scope module accumulator_tb $end
$var wire 1 ( empty $end
$upscope $end
$scope module accumulator_tb $end
$var wire 8 ) d_out [7:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx )
x(
x'
bx &
x%
x$
x#
1"
0!
$end
#5000000
0'
1(
b0 )
0"
1!
#10000000
b100 &
1%
0$
0#
1"
0!
#15000000
1!
#20000000
0!
b11 &
#25000000
1!
#30000000
0!
b101 &
#35000000
1!
#40000000
0!
0%
1#
#45000000
0(
b1100 )
1!
#50000000
0!
#55000000
1!
#60000000
0!
#65000000
1!
#70000000
0!
1$
0#
#75000000
b101 )
1!
#80000000
0!
#85000000
1!
#90000000
0!
#95000000
1(
b0 )
1!
#100000000
0!
