#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x5f261603e110 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5f261603e2a0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x5f2616058e90 .functor NOT 1, L_0x5f2616084210, C4<0>, C4<0>, C4<0>;
L_0x5f2616083f70 .functor XOR 1, L_0x5f2616083e30, L_0x5f2616083ed0, C4<0>, C4<0>;
L_0x5f2616084100 .functor XOR 1, L_0x5f2616083f70, L_0x5f2616084030, C4<0>, C4<0>;
v0x5f261607d0a0_0 .net *"_ivl_10", 0 0, L_0x5f2616084030;  1 drivers
v0x5f261607d1a0_0 .net *"_ivl_12", 0 0, L_0x5f2616084100;  1 drivers
v0x5f261607d280_0 .net *"_ivl_2", 0 0, L_0x5f2616083d90;  1 drivers
v0x5f261607d340_0 .net *"_ivl_4", 0 0, L_0x5f2616083e30;  1 drivers
v0x5f261607d420_0 .net *"_ivl_6", 0 0, L_0x5f2616083ed0;  1 drivers
v0x5f261607d550_0 .net *"_ivl_8", 0 0, L_0x5f2616083f70;  1 drivers
v0x5f261607d630_0 .net "a", 0 0, v0x5f2616078520_0;  1 drivers
v0x5f261607d6d0_0 .net "b", 0 0, v0x5f26160785c0_0;  1 drivers
v0x5f261607d770_0 .net "c", 0 0, v0x5f2616078660_0;  1 drivers
v0x5f261607d810_0 .var "clk", 0 0;
v0x5f261607d8b0_0 .net "d", 0 0, v0x5f26160787a0_0;  1 drivers
v0x5f261607d950_0 .net "q_dut", 0 0, L_0x5f2616083c30;  1 drivers
v0x5f261607d9f0_0 .net "q_ref", 0 0, L_0x5f261602bb60;  1 drivers
v0x5f261607da90_0 .var/2u "stats1", 159 0;
v0x5f261607db30_0 .var/2u "strobe", 0 0;
v0x5f261607dbd0_0 .net "tb_match", 0 0, L_0x5f2616084210;  1 drivers
v0x5f261607dc90_0 .net "tb_mismatch", 0 0, L_0x5f2616058e90;  1 drivers
v0x5f261607dd50_0 .net "wavedrom_enable", 0 0, v0x5f2616078890_0;  1 drivers
v0x5f261607ddf0_0 .net "wavedrom_title", 511 0, v0x5f2616078930_0;  1 drivers
L_0x5f2616083d90 .concat [ 1 0 0 0], L_0x5f261602bb60;
L_0x5f2616083e30 .concat [ 1 0 0 0], L_0x5f261602bb60;
L_0x5f2616083ed0 .concat [ 1 0 0 0], L_0x5f2616083c30;
L_0x5f2616084030 .concat [ 1 0 0 0], L_0x5f261602bb60;
L_0x5f2616084210 .cmp/eeq 1, L_0x5f2616083d90, L_0x5f2616084100;
S_0x5f2616042bd0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x5f261603e2a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x5f261602bb60 .functor OR 1, v0x5f2616078660_0, v0x5f26160785c0_0, C4<0>, C4<0>;
v0x5f2616059030_0 .net "a", 0 0, v0x5f2616078520_0;  alias, 1 drivers
v0x5f26160590d0_0 .net "b", 0 0, v0x5f26160785c0_0;  alias, 1 drivers
v0x5f261602bcc0_0 .net "c", 0 0, v0x5f2616078660_0;  alias, 1 drivers
v0x5f261602bd60_0 .net "d", 0 0, v0x5f26160787a0_0;  alias, 1 drivers
v0x5f2616077b60_0 .net "q", 0 0, L_0x5f261602bb60;  alias, 1 drivers
S_0x5f2616077d10 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x5f261603e2a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x5f2616078520_0 .var "a", 0 0;
v0x5f26160785c0_0 .var "b", 0 0;
v0x5f2616078660_0 .var "c", 0 0;
v0x5f2616078700_0 .net "clk", 0 0, v0x5f261607d810_0;  1 drivers
v0x5f26160787a0_0 .var "d", 0 0;
v0x5f2616078890_0 .var "wavedrom_enable", 0 0;
v0x5f2616078930_0 .var "wavedrom_title", 511 0;
E_0x5f261603dbc0/0 .event negedge, v0x5f2616078700_0;
E_0x5f261603dbc0/1 .event posedge, v0x5f2616078700_0;
E_0x5f261603dbc0 .event/or E_0x5f261603dbc0/0, E_0x5f261603dbc0/1;
E_0x5f261603de10 .event posedge, v0x5f2616078700_0;
E_0x5f2616024820 .event negedge, v0x5f2616078700_0;
S_0x5f2616078020 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x5f2616077d10;
 .timescale -12 -12;
v0x5f2616078220_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x5f2616078320 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x5f2616077d10;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x5f2616078a90 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x5f261603e2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x5f2616043600 .functor AND 1, L_0x5f261607dfa0, L_0x5f261607e0d0, C4<1>, C4<1>;
L_0x5f261607e270 .functor AND 1, L_0x5f2616043600, L_0x5f261607e1d0, C4<1>, C4<1>;
L_0x5f261607e330 .functor AND 1, L_0x5f261607e270, v0x5f26160787a0_0, C4<1>, C4<1>;
L_0x5f261607e5f0 .functor AND 1, L_0x5f261607e480, L_0x5f261607e550, C4<1>, C4<1>;
L_0x5f261607e710 .functor AND 1, L_0x5f261607e5f0, v0x5f2616078660_0, C4<1>, C4<1>;
L_0x5f261607e8b0 .functor AND 1, L_0x5f261607e710, L_0x5f261607e7d0, C4<1>, C4<1>;
L_0x5f261607ea00 .functor OR 1, L_0x5f261607e330, L_0x5f261607e8b0, C4<0>, C4<0>;
L_0x5f261607eca0 .functor AND 1, L_0x5f261607eb10, L_0x5f261607ebb0, C4<1>, C4<1>;
L_0x5f261607ee00 .functor AND 1, L_0x5f261607eca0, v0x5f2616078660_0, C4<1>, C4<1>;
L_0x5f261607eec0 .functor AND 1, L_0x5f261607ee00, v0x5f26160787a0_0, C4<1>, C4<1>;
L_0x5f261607efe0 .functor OR 1, L_0x5f261607ea00, L_0x5f261607eec0, C4<0>, C4<0>;
L_0x5f261607f140 .functor AND 1, L_0x5f261607f0a0, v0x5f26160785c0_0, C4<1>, C4<1>;
L_0x5f261607f590 .functor AND 1, L_0x5f261607f140, L_0x5f261607f380, C4<1>, C4<1>;
L_0x5f261607f650 .functor AND 1, L_0x5f261607f590, v0x5f26160787a0_0, C4<1>, C4<1>;
L_0x5f261607f310 .functor OR 1, L_0x5f261607efe0, L_0x5f261607f650, C4<0>, C4<0>;
L_0x5f261607f9e0 .functor AND 1, L_0x5f261607f830, v0x5f26160785c0_0, C4<1>, C4<1>;
L_0x5f261607fb30 .functor AND 1, L_0x5f261607f9e0, v0x5f2616078660_0, C4<1>, C4<1>;
L_0x5f261607fe10 .functor AND 1, L_0x5f261607fb30, L_0x5f261607fbf0, C4<1>, C4<1>;
L_0x5f261607ffc0 .functor OR 1, L_0x5f261607f310, L_0x5f261607fe10, C4<0>, C4<0>;
L_0x5f2616080170 .functor AND 1, L_0x5f26160800d0, v0x5f26160785c0_0, C4<1>, C4<1>;
L_0x5f26160802e0 .functor AND 1, L_0x5f2616080170, v0x5f2616078660_0, C4<1>, C4<1>;
L_0x5f26160803a0 .functor AND 1, L_0x5f26160802e0, v0x5f26160787a0_0, C4<1>, C4<1>;
L_0x5f2616080520 .functor OR 1, L_0x5f261607ffc0, L_0x5f26160803a0, C4<0>, C4<0>;
L_0x5f261607fda0 .functor AND 1, v0x5f2616078520_0, L_0x5f261607ff20, C4<1>, C4<1>;
L_0x5f2616080870 .functor AND 1, L_0x5f261607fda0, L_0x5f26160807d0, C4<1>, C4<1>;
L_0x5f2616080ab0 .functor AND 1, L_0x5f2616080870, L_0x5f2616080980, C4<1>, C4<1>;
L_0x5f2616080ca0 .functor OR 1, L_0x5f2616080520, L_0x5f2616080ab0, C4<0>, C4<0>;
L_0x5f2616080e50 .functor AND 1, v0x5f2616078520_0, L_0x5f2616080db0, C4<1>, C4<1>;
L_0x5f2616081000 .functor AND 1, L_0x5f2616080e50, v0x5f2616078660_0, C4<1>, C4<1>;
L_0x5f2616081200 .functor AND 1, L_0x5f2616081000, L_0x5f26160810c0, C4<1>, C4<1>;
L_0x5f2616081410 .functor OR 1, L_0x5f2616080ca0, L_0x5f2616081200, C4<0>, C4<0>;
L_0x5f26160815c0 .functor AND 1, v0x5f2616078520_0, L_0x5f2616081520, C4<1>, C4<1>;
L_0x5f2616081790 .functor AND 1, L_0x5f26160815c0, v0x5f2616078660_0, C4<1>, C4<1>;
L_0x5f2616081850 .functor AND 1, L_0x5f2616081790, v0x5f26160787a0_0, C4<1>, C4<1>;
L_0x5f2616081a30 .functor OR 1, L_0x5f2616081410, L_0x5f2616081850, C4<0>, C4<0>;
L_0x5f2616081b40 .functor AND 1, v0x5f2616078520_0, v0x5f26160785c0_0, C4<1>, C4<1>;
L_0x5f2616081e30 .functor AND 1, L_0x5f2616081b40, L_0x5f2616081ce0, C4<1>, C4<1>;
L_0x5f2616081f40 .functor AND 1, L_0x5f2616081e30, L_0x5f2616081160, C4<1>, C4<1>;
L_0x5f2616082190 .functor OR 1, L_0x5f2616081a30, L_0x5f2616081f40, C4<0>, C4<0>;
L_0x5f26160822a0 .functor AND 1, v0x5f2616078520_0, v0x5f26160785c0_0, C4<1>, C4<1>;
L_0x5f26160825c0 .functor AND 1, L_0x5f26160822a0, L_0x5f2616082460, C4<1>, C4<1>;
L_0x5f26160826d0 .functor AND 1, L_0x5f26160825c0, v0x5f26160787a0_0, C4<1>, C4<1>;
L_0x5f26160828f0 .functor OR 1, L_0x5f2616082190, L_0x5f26160826d0, C4<0>, C4<0>;
L_0x5f2616082a00 .functor AND 1, v0x5f2616078520_0, v0x5f26160785c0_0, C4<1>, C4<1>;
L_0x5f2616082be0 .functor AND 1, L_0x5f2616082a00, v0x5f2616078660_0, C4<1>, C4<1>;
L_0x5f2616082f50 .functor AND 1, L_0x5f2616082be0, L_0x5f2616082eb0, C4<1>, C4<1>;
L_0x5f26160831e0 .functor OR 1, L_0x5f26160828f0, L_0x5f2616082f50, C4<0>, C4<0>;
L_0x5f26160832f0 .functor AND 1, v0x5f2616078520_0, v0x5f26160785c0_0, C4<1>, C4<1>;
L_0x5f2616083700 .functor AND 1, L_0x5f26160832f0, v0x5f2616078660_0, C4<1>, C4<1>;
L_0x5f26160837c0 .functor AND 1, L_0x5f2616083700, v0x5f26160787a0_0, C4<1>, C4<1>;
L_0x5f2616083c30 .functor OR 1, L_0x5f26160831e0, L_0x5f26160837c0, C4<0>, C4<0>;
v0x5f2616078c70_0 .net *"_ivl_1", 0 0, L_0x5f261607dfa0;  1 drivers
v0x5f2616078d30_0 .net *"_ivl_101", 0 0, L_0x5f26160815c0;  1 drivers
v0x5f2616078df0_0 .net *"_ivl_103", 0 0, L_0x5f2616081790;  1 drivers
v0x5f2616078ec0_0 .net *"_ivl_105", 0 0, L_0x5f2616081850;  1 drivers
v0x5f2616078f80_0 .net *"_ivl_107", 0 0, L_0x5f2616081a30;  1 drivers
v0x5f2616079090_0 .net *"_ivl_109", 0 0, L_0x5f2616081b40;  1 drivers
v0x5f2616079150_0 .net *"_ivl_11", 0 0, L_0x5f261607e330;  1 drivers
v0x5f2616079210_0 .net *"_ivl_111", 0 0, L_0x5f2616081ce0;  1 drivers
v0x5f26160792d0_0 .net *"_ivl_113", 0 0, L_0x5f2616081e30;  1 drivers
v0x5f2616079390_0 .net *"_ivl_115", 0 0, L_0x5f2616081160;  1 drivers
v0x5f2616079450_0 .net *"_ivl_117", 0 0, L_0x5f2616081f40;  1 drivers
v0x5f2616079510_0 .net *"_ivl_119", 0 0, L_0x5f2616082190;  1 drivers
v0x5f26160795d0_0 .net *"_ivl_121", 0 0, L_0x5f26160822a0;  1 drivers
v0x5f2616079690_0 .net *"_ivl_123", 0 0, L_0x5f2616082460;  1 drivers
v0x5f2616079750_0 .net *"_ivl_125", 0 0, L_0x5f26160825c0;  1 drivers
v0x5f2616079810_0 .net *"_ivl_127", 0 0, L_0x5f26160826d0;  1 drivers
v0x5f26160798d0_0 .net *"_ivl_129", 0 0, L_0x5f26160828f0;  1 drivers
v0x5f2616079990_0 .net *"_ivl_13", 0 0, L_0x5f261607e480;  1 drivers
v0x5f2616079a50_0 .net *"_ivl_131", 0 0, L_0x5f2616082a00;  1 drivers
v0x5f2616079b10_0 .net *"_ivl_133", 0 0, L_0x5f2616082be0;  1 drivers
v0x5f2616079bd0_0 .net *"_ivl_135", 0 0, L_0x5f2616082eb0;  1 drivers
v0x5f2616079c90_0 .net *"_ivl_137", 0 0, L_0x5f2616082f50;  1 drivers
v0x5f2616079d50_0 .net *"_ivl_139", 0 0, L_0x5f26160831e0;  1 drivers
v0x5f2616079e10_0 .net *"_ivl_141", 0 0, L_0x5f26160832f0;  1 drivers
v0x5f2616079ed0_0 .net *"_ivl_143", 0 0, L_0x5f2616083700;  1 drivers
v0x5f2616079f90_0 .net *"_ivl_145", 0 0, L_0x5f26160837c0;  1 drivers
v0x5f261607a050_0 .net *"_ivl_15", 0 0, L_0x5f261607e550;  1 drivers
v0x5f261607a110_0 .net *"_ivl_17", 0 0, L_0x5f261607e5f0;  1 drivers
v0x5f261607a1d0_0 .net *"_ivl_19", 0 0, L_0x5f261607e710;  1 drivers
v0x5f261607a290_0 .net *"_ivl_21", 0 0, L_0x5f261607e7d0;  1 drivers
v0x5f261607a350_0 .net *"_ivl_23", 0 0, L_0x5f261607e8b0;  1 drivers
v0x5f261607a410_0 .net *"_ivl_25", 0 0, L_0x5f261607ea00;  1 drivers
v0x5f261607a4d0_0 .net *"_ivl_27", 0 0, L_0x5f261607eb10;  1 drivers
v0x5f261607a7a0_0 .net *"_ivl_29", 0 0, L_0x5f261607ebb0;  1 drivers
v0x5f261607a860_0 .net *"_ivl_3", 0 0, L_0x5f261607e0d0;  1 drivers
v0x5f261607a920_0 .net *"_ivl_31", 0 0, L_0x5f261607eca0;  1 drivers
v0x5f261607a9e0_0 .net *"_ivl_33", 0 0, L_0x5f261607ee00;  1 drivers
v0x5f261607aaa0_0 .net *"_ivl_35", 0 0, L_0x5f261607eec0;  1 drivers
v0x5f261607ab60_0 .net *"_ivl_37", 0 0, L_0x5f261607efe0;  1 drivers
v0x5f261607ac20_0 .net *"_ivl_39", 0 0, L_0x5f261607f0a0;  1 drivers
v0x5f261607ace0_0 .net *"_ivl_41", 0 0, L_0x5f261607f140;  1 drivers
v0x5f261607ada0_0 .net *"_ivl_43", 0 0, L_0x5f261607f380;  1 drivers
v0x5f261607ae60_0 .net *"_ivl_45", 0 0, L_0x5f261607f590;  1 drivers
v0x5f261607af20_0 .net *"_ivl_47", 0 0, L_0x5f261607f650;  1 drivers
v0x5f261607afe0_0 .net *"_ivl_49", 0 0, L_0x5f261607f310;  1 drivers
v0x5f261607b0a0_0 .net *"_ivl_5", 0 0, L_0x5f2616043600;  1 drivers
v0x5f261607b160_0 .net *"_ivl_51", 0 0, L_0x5f261607f830;  1 drivers
v0x5f261607b220_0 .net *"_ivl_53", 0 0, L_0x5f261607f9e0;  1 drivers
v0x5f261607b2e0_0 .net *"_ivl_55", 0 0, L_0x5f261607fb30;  1 drivers
v0x5f261607b3a0_0 .net *"_ivl_57", 0 0, L_0x5f261607fbf0;  1 drivers
v0x5f261607b460_0 .net *"_ivl_59", 0 0, L_0x5f261607fe10;  1 drivers
v0x5f261607b520_0 .net *"_ivl_61", 0 0, L_0x5f261607ffc0;  1 drivers
v0x5f261607b5e0_0 .net *"_ivl_63", 0 0, L_0x5f26160800d0;  1 drivers
v0x5f261607b6a0_0 .net *"_ivl_65", 0 0, L_0x5f2616080170;  1 drivers
v0x5f261607b760_0 .net *"_ivl_67", 0 0, L_0x5f26160802e0;  1 drivers
v0x5f261607b820_0 .net *"_ivl_69", 0 0, L_0x5f26160803a0;  1 drivers
v0x5f261607b8e0_0 .net *"_ivl_7", 0 0, L_0x5f261607e1d0;  1 drivers
v0x5f261607b9a0_0 .net *"_ivl_71", 0 0, L_0x5f2616080520;  1 drivers
v0x5f261607ba60_0 .net *"_ivl_73", 0 0, L_0x5f261607ff20;  1 drivers
v0x5f261607bb20_0 .net *"_ivl_75", 0 0, L_0x5f261607fda0;  1 drivers
v0x5f261607bbe0_0 .net *"_ivl_77", 0 0, L_0x5f26160807d0;  1 drivers
v0x5f261607bca0_0 .net *"_ivl_79", 0 0, L_0x5f2616080870;  1 drivers
v0x5f261607bd60_0 .net *"_ivl_81", 0 0, L_0x5f2616080980;  1 drivers
v0x5f261607be20_0 .net *"_ivl_83", 0 0, L_0x5f2616080ab0;  1 drivers
v0x5f261607bee0_0 .net *"_ivl_85", 0 0, L_0x5f2616080ca0;  1 drivers
v0x5f261607c3b0_0 .net *"_ivl_87", 0 0, L_0x5f2616080db0;  1 drivers
v0x5f261607c470_0 .net *"_ivl_89", 0 0, L_0x5f2616080e50;  1 drivers
v0x5f261607c530_0 .net *"_ivl_9", 0 0, L_0x5f261607e270;  1 drivers
v0x5f261607c5f0_0 .net *"_ivl_91", 0 0, L_0x5f2616081000;  1 drivers
v0x5f261607c6b0_0 .net *"_ivl_93", 0 0, L_0x5f26160810c0;  1 drivers
v0x5f261607c770_0 .net *"_ivl_95", 0 0, L_0x5f2616081200;  1 drivers
v0x5f261607c830_0 .net *"_ivl_97", 0 0, L_0x5f2616081410;  1 drivers
v0x5f261607c8f0_0 .net *"_ivl_99", 0 0, L_0x5f2616081520;  1 drivers
v0x5f261607c9b0_0 .net "a", 0 0, v0x5f2616078520_0;  alias, 1 drivers
v0x5f261607ca50_0 .net "b", 0 0, v0x5f26160785c0_0;  alias, 1 drivers
v0x5f261607cb40_0 .net "c", 0 0, v0x5f2616078660_0;  alias, 1 drivers
v0x5f261607cc30_0 .net "d", 0 0, v0x5f26160787a0_0;  alias, 1 drivers
v0x5f261607cd20_0 .net "q", 0 0, L_0x5f2616083c30;  alias, 1 drivers
L_0x5f261607dfa0 .reduce/nor v0x5f2616078520_0;
L_0x5f261607e0d0 .reduce/nor v0x5f26160785c0_0;
L_0x5f261607e1d0 .reduce/nor v0x5f2616078660_0;
L_0x5f261607e480 .reduce/nor v0x5f2616078520_0;
L_0x5f261607e550 .reduce/nor v0x5f26160785c0_0;
L_0x5f261607e7d0 .reduce/nor v0x5f26160787a0_0;
L_0x5f261607eb10 .reduce/nor v0x5f2616078520_0;
L_0x5f261607ebb0 .reduce/nor v0x5f26160785c0_0;
L_0x5f261607f0a0 .reduce/nor v0x5f2616078520_0;
L_0x5f261607f380 .reduce/nor v0x5f2616078660_0;
L_0x5f261607f830 .reduce/nor v0x5f2616078520_0;
L_0x5f261607fbf0 .reduce/nor v0x5f26160787a0_0;
L_0x5f26160800d0 .reduce/nor v0x5f2616078520_0;
L_0x5f261607ff20 .reduce/nor v0x5f26160785c0_0;
L_0x5f26160807d0 .reduce/nor v0x5f2616078660_0;
L_0x5f2616080980 .reduce/nor v0x5f26160787a0_0;
L_0x5f2616080db0 .reduce/nor v0x5f26160785c0_0;
L_0x5f26160810c0 .reduce/nor v0x5f26160787a0_0;
L_0x5f2616081520 .reduce/nor v0x5f26160785c0_0;
L_0x5f2616081ce0 .reduce/nor v0x5f2616078660_0;
L_0x5f2616081160 .reduce/nor v0x5f26160787a0_0;
L_0x5f2616082460 .reduce/nor v0x5f2616078660_0;
L_0x5f2616082eb0 .reduce/nor v0x5f26160787a0_0;
S_0x5f261607ce80 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x5f261603e2a0;
 .timescale -12 -12;
E_0x5f261603d960 .event anyedge, v0x5f261607db30_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x5f261607db30_0;
    %nor/r;
    %assign/vec4 v0x5f261607db30_0, 0;
    %wait E_0x5f261603d960;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x5f2616077d10;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5f26160787a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5f2616078660_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5f26160785c0_0, 0;
    %assign/vec4 v0x5f2616078520_0, 0;
    %wait E_0x5f2616024820;
    %wait E_0x5f261603de10;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5f26160787a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5f2616078660_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5f26160785c0_0, 0;
    %assign/vec4 v0x5f2616078520_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5f261603dbc0;
    %load/vec4 v0x5f2616078520_0;
    %load/vec4 v0x5f26160785c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5f2616078660_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5f26160787a0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5f26160787a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5f2616078660_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5f26160785c0_0, 0;
    %assign/vec4 v0x5f2616078520_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x5f2616078320;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5f261603dbc0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x5f26160787a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5f2616078660_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5f26160785c0_0, 0;
    %assign/vec4 v0x5f2616078520_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x5f261603e2a0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f261607d810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f261607db30_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x5f261603e2a0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x5f261607d810_0;
    %inv;
    %store/vec4 v0x5f261607d810_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0x5f261603e2a0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x5f2616078700_0, v0x5f261607dc90_0, v0x5f261607d630_0, v0x5f261607d6d0_0, v0x5f261607d770_0, v0x5f261607d8b0_0, v0x5f261607d9f0_0, v0x5f261607d950_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x5f261603e2a0;
T_7 ;
    %load/vec4 v0x5f261607da90_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x5f261607da90_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x5f261607da90_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x5f261607da90_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x5f261607da90_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x5f261607da90_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x5f261607da90_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x5f261603e2a0;
T_8 ;
    %wait E_0x5f261603dbc0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5f261607da90_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f261607da90_0, 4, 32;
    %load/vec4 v0x5f261607dbd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x5f261607da90_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f261607da90_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5f261607da90_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f261607da90_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x5f261607d9f0_0;
    %load/vec4 v0x5f261607d9f0_0;
    %load/vec4 v0x5f261607d950_0;
    %xor;
    %load/vec4 v0x5f261607d9f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x5f261607da90_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f261607da90_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x5f261607da90_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5f261607da90_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/../verilogeval_prompts_tbs/validation_set/circuit4/circuit4_tb.sv";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/outputs/parameter_sweep/candidates3_depth5/circuit4/iter1/response2/top_module.sv";
