library ieee;
use ieee.std_logic_1164.all;

entity rotateleft is
    port(   
    	    ain: in   std_logic_vector (7 downto 0);
    	    bout: out  std_logic_vector (7 downto 0)
   	);
end rotateleft;

architecture Dataflow of rotateleft is
begin
	r <= ain(6 downt to 0) & ain(7);
end Dataflow;