# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../simgle_port_ram.srcs/sources_1/new/single_port_ram.v"
verilog xil_defaultlib  "../../../simgle_port_ram.srcs/sim_1/new/single_port_ram_tb.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
