// Seed: 2728721745
module module_0 (
    output supply1 id_0,
    input wor id_1,
    input tri0 id_2,
    output tri id_3,
    input wire id_4,
    output tri1 id_5,
    input uwire id_6,
    output tri0 id_7,
    input tri1 id_8,
    input tri0 id_9,
    input tri id_10,
    output uwire id_11,
    output uwire id_12,
    input wire id_13,
    input tri id_14,
    output tri1 id_15,
    output wor id_16,
    output uwire id_17,
    input tri1 id_18,
    output tri1 id_19,
    input wand id_20,
    output tri id_21,
    input wor id_22,
    output uwire id_23,
    output uwire id_24
);
  wire id_26 = id_8 - id_13;
  assign module_1.id_0 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd79
) (
    input tri0 id_0,
    output tri0 id_1,
    output tri0 id_2,
    input supply1 _id_3
);
  wire [id_3 : 1] id_5;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0,
      id_2,
      id_0,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_2,
      id_2,
      id_2,
      id_0,
      id_1,
      id_0,
      id_2,
      id_0,
      id_2,
      id_2
  );
endmodule
