
PLC Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00013dc8  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002074  08013fa8  08013fa8  00014fa8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801601c  0801601c  00018368  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801601c  0801601c  0001701c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08016024  08016024  00018368  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08016024  08016024  00017024  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08016028  08016028  00017028  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000368  20000000  0801602c  00018000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003264  20000368  08016394  00018368  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200035cc  08016394  000185cc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00018368  2**0
                  CONTENTS, READONLY
 12 .debug_info   00029489  00000000  00000000  00018398  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00006997  00000000  00000000  00041821  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002050  00000000  00000000  000481b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000186f  00000000  00000000  0004a208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002c998  00000000  00000000  0004ba77  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000313c6  00000000  00000000  0007840f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ddb45  00000000  00000000  000a97d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0018731a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000094fc  00000000  00000000  00187360  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007b  00000000  00000000  0019085c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000368 	.word	0x20000368
 80001fc:	00000000 	.word	0x00000000
 8000200:	08013f90 	.word	0x08013f90

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000036c 	.word	0x2000036c
 800021c:	08013f90 	.word	0x08013f90

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b988 	b.w	8000f20 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	468e      	mov	lr, r1
 8000c30:	4604      	mov	r4, r0
 8000c32:	4688      	mov	r8, r1
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d14a      	bne.n	8000cce <__udivmoddi4+0xa6>
 8000c38:	428a      	cmp	r2, r1
 8000c3a:	4617      	mov	r7, r2
 8000c3c:	d962      	bls.n	8000d04 <__udivmoddi4+0xdc>
 8000c3e:	fab2 f682 	clz	r6, r2
 8000c42:	b14e      	cbz	r6, 8000c58 <__udivmoddi4+0x30>
 8000c44:	f1c6 0320 	rsb	r3, r6, #32
 8000c48:	fa01 f806 	lsl.w	r8, r1, r6
 8000c4c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c50:	40b7      	lsls	r7, r6
 8000c52:	ea43 0808 	orr.w	r8, r3, r8
 8000c56:	40b4      	lsls	r4, r6
 8000c58:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c5c:	fa1f fc87 	uxth.w	ip, r7
 8000c60:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c64:	0c23      	lsrs	r3, r4, #16
 8000c66:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c6a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c6e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c72:	429a      	cmp	r2, r3
 8000c74:	d909      	bls.n	8000c8a <__udivmoddi4+0x62>
 8000c76:	18fb      	adds	r3, r7, r3
 8000c78:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c7c:	f080 80ea 	bcs.w	8000e54 <__udivmoddi4+0x22c>
 8000c80:	429a      	cmp	r2, r3
 8000c82:	f240 80e7 	bls.w	8000e54 <__udivmoddi4+0x22c>
 8000c86:	3902      	subs	r1, #2
 8000c88:	443b      	add	r3, r7
 8000c8a:	1a9a      	subs	r2, r3, r2
 8000c8c:	b2a3      	uxth	r3, r4
 8000c8e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c92:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c9a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c9e:	459c      	cmp	ip, r3
 8000ca0:	d909      	bls.n	8000cb6 <__udivmoddi4+0x8e>
 8000ca2:	18fb      	adds	r3, r7, r3
 8000ca4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ca8:	f080 80d6 	bcs.w	8000e58 <__udivmoddi4+0x230>
 8000cac:	459c      	cmp	ip, r3
 8000cae:	f240 80d3 	bls.w	8000e58 <__udivmoddi4+0x230>
 8000cb2:	443b      	add	r3, r7
 8000cb4:	3802      	subs	r0, #2
 8000cb6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cba:	eba3 030c 	sub.w	r3, r3, ip
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	b11d      	cbz	r5, 8000cca <__udivmoddi4+0xa2>
 8000cc2:	40f3      	lsrs	r3, r6
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	428b      	cmp	r3, r1
 8000cd0:	d905      	bls.n	8000cde <__udivmoddi4+0xb6>
 8000cd2:	b10d      	cbz	r5, 8000cd8 <__udivmoddi4+0xb0>
 8000cd4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd8:	2100      	movs	r1, #0
 8000cda:	4608      	mov	r0, r1
 8000cdc:	e7f5      	b.n	8000cca <__udivmoddi4+0xa2>
 8000cde:	fab3 f183 	clz	r1, r3
 8000ce2:	2900      	cmp	r1, #0
 8000ce4:	d146      	bne.n	8000d74 <__udivmoddi4+0x14c>
 8000ce6:	4573      	cmp	r3, lr
 8000ce8:	d302      	bcc.n	8000cf0 <__udivmoddi4+0xc8>
 8000cea:	4282      	cmp	r2, r0
 8000cec:	f200 8105 	bhi.w	8000efa <__udivmoddi4+0x2d2>
 8000cf0:	1a84      	subs	r4, r0, r2
 8000cf2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cf6:	2001      	movs	r0, #1
 8000cf8:	4690      	mov	r8, r2
 8000cfa:	2d00      	cmp	r5, #0
 8000cfc:	d0e5      	beq.n	8000cca <__udivmoddi4+0xa2>
 8000cfe:	e9c5 4800 	strd	r4, r8, [r5]
 8000d02:	e7e2      	b.n	8000cca <__udivmoddi4+0xa2>
 8000d04:	2a00      	cmp	r2, #0
 8000d06:	f000 8090 	beq.w	8000e2a <__udivmoddi4+0x202>
 8000d0a:	fab2 f682 	clz	r6, r2
 8000d0e:	2e00      	cmp	r6, #0
 8000d10:	f040 80a4 	bne.w	8000e5c <__udivmoddi4+0x234>
 8000d14:	1a8a      	subs	r2, r1, r2
 8000d16:	0c03      	lsrs	r3, r0, #16
 8000d18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d1c:	b280      	uxth	r0, r0
 8000d1e:	b2bc      	uxth	r4, r7
 8000d20:	2101      	movs	r1, #1
 8000d22:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d26:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d2e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d32:	429a      	cmp	r2, r3
 8000d34:	d907      	bls.n	8000d46 <__udivmoddi4+0x11e>
 8000d36:	18fb      	adds	r3, r7, r3
 8000d38:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d3c:	d202      	bcs.n	8000d44 <__udivmoddi4+0x11c>
 8000d3e:	429a      	cmp	r2, r3
 8000d40:	f200 80e0 	bhi.w	8000f04 <__udivmoddi4+0x2dc>
 8000d44:	46c4      	mov	ip, r8
 8000d46:	1a9b      	subs	r3, r3, r2
 8000d48:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d4c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d50:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d54:	fb02 f404 	mul.w	r4, r2, r4
 8000d58:	429c      	cmp	r4, r3
 8000d5a:	d907      	bls.n	8000d6c <__udivmoddi4+0x144>
 8000d5c:	18fb      	adds	r3, r7, r3
 8000d5e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0x142>
 8000d64:	429c      	cmp	r4, r3
 8000d66:	f200 80ca 	bhi.w	8000efe <__udivmoddi4+0x2d6>
 8000d6a:	4602      	mov	r2, r0
 8000d6c:	1b1b      	subs	r3, r3, r4
 8000d6e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d72:	e7a5      	b.n	8000cc0 <__udivmoddi4+0x98>
 8000d74:	f1c1 0620 	rsb	r6, r1, #32
 8000d78:	408b      	lsls	r3, r1
 8000d7a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d7e:	431f      	orrs	r7, r3
 8000d80:	fa0e f401 	lsl.w	r4, lr, r1
 8000d84:	fa20 f306 	lsr.w	r3, r0, r6
 8000d88:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d8c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d90:	4323      	orrs	r3, r4
 8000d92:	fa00 f801 	lsl.w	r8, r0, r1
 8000d96:	fa1f fc87 	uxth.w	ip, r7
 8000d9a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d9e:	0c1c      	lsrs	r4, r3, #16
 8000da0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000da4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000da8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dac:	45a6      	cmp	lr, r4
 8000dae:	fa02 f201 	lsl.w	r2, r2, r1
 8000db2:	d909      	bls.n	8000dc8 <__udivmoddi4+0x1a0>
 8000db4:	193c      	adds	r4, r7, r4
 8000db6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000dba:	f080 809c 	bcs.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dbe:	45a6      	cmp	lr, r4
 8000dc0:	f240 8099 	bls.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dc4:	3802      	subs	r0, #2
 8000dc6:	443c      	add	r4, r7
 8000dc8:	eba4 040e 	sub.w	r4, r4, lr
 8000dcc:	fa1f fe83 	uxth.w	lr, r3
 8000dd0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dd4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dd8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ddc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000de0:	45a4      	cmp	ip, r4
 8000de2:	d908      	bls.n	8000df6 <__udivmoddi4+0x1ce>
 8000de4:	193c      	adds	r4, r7, r4
 8000de6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dea:	f080 8082 	bcs.w	8000ef2 <__udivmoddi4+0x2ca>
 8000dee:	45a4      	cmp	ip, r4
 8000df0:	d97f      	bls.n	8000ef2 <__udivmoddi4+0x2ca>
 8000df2:	3b02      	subs	r3, #2
 8000df4:	443c      	add	r4, r7
 8000df6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dfa:	eba4 040c 	sub.w	r4, r4, ip
 8000dfe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e02:	4564      	cmp	r4, ip
 8000e04:	4673      	mov	r3, lr
 8000e06:	46e1      	mov	r9, ip
 8000e08:	d362      	bcc.n	8000ed0 <__udivmoddi4+0x2a8>
 8000e0a:	d05f      	beq.n	8000ecc <__udivmoddi4+0x2a4>
 8000e0c:	b15d      	cbz	r5, 8000e26 <__udivmoddi4+0x1fe>
 8000e0e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e12:	eb64 0409 	sbc.w	r4, r4, r9
 8000e16:	fa04 f606 	lsl.w	r6, r4, r6
 8000e1a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e1e:	431e      	orrs	r6, r3
 8000e20:	40cc      	lsrs	r4, r1
 8000e22:	e9c5 6400 	strd	r6, r4, [r5]
 8000e26:	2100      	movs	r1, #0
 8000e28:	e74f      	b.n	8000cca <__udivmoddi4+0xa2>
 8000e2a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e2e:	0c01      	lsrs	r1, r0, #16
 8000e30:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e34:	b280      	uxth	r0, r0
 8000e36:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e3a:	463b      	mov	r3, r7
 8000e3c:	4638      	mov	r0, r7
 8000e3e:	463c      	mov	r4, r7
 8000e40:	46b8      	mov	r8, r7
 8000e42:	46be      	mov	lr, r7
 8000e44:	2620      	movs	r6, #32
 8000e46:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e4a:	eba2 0208 	sub.w	r2, r2, r8
 8000e4e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e52:	e766      	b.n	8000d22 <__udivmoddi4+0xfa>
 8000e54:	4601      	mov	r1, r0
 8000e56:	e718      	b.n	8000c8a <__udivmoddi4+0x62>
 8000e58:	4610      	mov	r0, r2
 8000e5a:	e72c      	b.n	8000cb6 <__udivmoddi4+0x8e>
 8000e5c:	f1c6 0220 	rsb	r2, r6, #32
 8000e60:	fa2e f302 	lsr.w	r3, lr, r2
 8000e64:	40b7      	lsls	r7, r6
 8000e66:	40b1      	lsls	r1, r6
 8000e68:	fa20 f202 	lsr.w	r2, r0, r2
 8000e6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e70:	430a      	orrs	r2, r1
 8000e72:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e76:	b2bc      	uxth	r4, r7
 8000e78:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e7c:	0c11      	lsrs	r1, r2, #16
 8000e7e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e82:	fb08 f904 	mul.w	r9, r8, r4
 8000e86:	40b0      	lsls	r0, r6
 8000e88:	4589      	cmp	r9, r1
 8000e8a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e8e:	b280      	uxth	r0, r0
 8000e90:	d93e      	bls.n	8000f10 <__udivmoddi4+0x2e8>
 8000e92:	1879      	adds	r1, r7, r1
 8000e94:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e98:	d201      	bcs.n	8000e9e <__udivmoddi4+0x276>
 8000e9a:	4589      	cmp	r9, r1
 8000e9c:	d81f      	bhi.n	8000ede <__udivmoddi4+0x2b6>
 8000e9e:	eba1 0109 	sub.w	r1, r1, r9
 8000ea2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ea6:	fb09 f804 	mul.w	r8, r9, r4
 8000eaa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000eae:	b292      	uxth	r2, r2
 8000eb0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000eb4:	4542      	cmp	r2, r8
 8000eb6:	d229      	bcs.n	8000f0c <__udivmoddi4+0x2e4>
 8000eb8:	18ba      	adds	r2, r7, r2
 8000eba:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ebe:	d2c4      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec0:	4542      	cmp	r2, r8
 8000ec2:	d2c2      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ec8:	443a      	add	r2, r7
 8000eca:	e7be      	b.n	8000e4a <__udivmoddi4+0x222>
 8000ecc:	45f0      	cmp	r8, lr
 8000ece:	d29d      	bcs.n	8000e0c <__udivmoddi4+0x1e4>
 8000ed0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ed4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ed8:	3801      	subs	r0, #1
 8000eda:	46e1      	mov	r9, ip
 8000edc:	e796      	b.n	8000e0c <__udivmoddi4+0x1e4>
 8000ede:	eba7 0909 	sub.w	r9, r7, r9
 8000ee2:	4449      	add	r1, r9
 8000ee4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ee8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eec:	fb09 f804 	mul.w	r8, r9, r4
 8000ef0:	e7db      	b.n	8000eaa <__udivmoddi4+0x282>
 8000ef2:	4673      	mov	r3, lr
 8000ef4:	e77f      	b.n	8000df6 <__udivmoddi4+0x1ce>
 8000ef6:	4650      	mov	r0, sl
 8000ef8:	e766      	b.n	8000dc8 <__udivmoddi4+0x1a0>
 8000efa:	4608      	mov	r0, r1
 8000efc:	e6fd      	b.n	8000cfa <__udivmoddi4+0xd2>
 8000efe:	443b      	add	r3, r7
 8000f00:	3a02      	subs	r2, #2
 8000f02:	e733      	b.n	8000d6c <__udivmoddi4+0x144>
 8000f04:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f08:	443b      	add	r3, r7
 8000f0a:	e71c      	b.n	8000d46 <__udivmoddi4+0x11e>
 8000f0c:	4649      	mov	r1, r9
 8000f0e:	e79c      	b.n	8000e4a <__udivmoddi4+0x222>
 8000f10:	eba1 0109 	sub.w	r1, r1, r9
 8000f14:	46c4      	mov	ip, r8
 8000f16:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f1a:	fb09 f804 	mul.w	r8, r9, r4
 8000f1e:	e7c4      	b.n	8000eaa <__udivmoddi4+0x282>

08000f20 <__aeabi_idiv0>:
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop

08000f24 <read_register_value>:
#define MAX_RULES 32 // max rules due to EEPROM size TODO: Find actual max size

static LogicRule rules[MAX_RULES];
static uint16_t rule_count = 0;

static uint16_t read_register_value(RegisterType type, uint16_t addr) {
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b082      	sub	sp, #8
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	460a      	mov	r2, r1
 8000f2e:	71fb      	strb	r3, [r7, #7]
 8000f30:	4613      	mov	r3, r2
 8000f32:	80bb      	strh	r3, [r7, #4]
	switch (type) {
 8000f34:	79fb      	ldrb	r3, [r7, #7]
 8000f36:	2b03      	cmp	r3, #3
 8000f38:	d822      	bhi.n	8000f80 <read_register_value+0x5c>
 8000f3a:	a201      	add	r2, pc, #4	@ (adr r2, 8000f40 <read_register_value+0x1c>)
 8000f3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f40:	08000f51 	.word	0x08000f51
 8000f44:	08000f5d 	.word	0x08000f5d
 8000f48:	08000f69 	.word	0x08000f69
 8000f4c:	08000f75 	.word	0x08000f75
		case REG_COIL:		return io_coil_read(addr);
 8000f50:	88bb      	ldrh	r3, [r7, #4]
 8000f52:	4618      	mov	r0, r3
 8000f54:	f001 fa60 	bl	8002418 <io_coil_read>
 8000f58:	4603      	mov	r3, r0
 8000f5a:	e012      	b.n	8000f82 <read_register_value+0x5e>
		case REG_DISCRETE:	return io_discrete_in_read(addr);
 8000f5c:	88bb      	ldrh	r3, [r7, #4]
 8000f5e:	4618      	mov	r0, r3
 8000f60:	f001 fb04 	bl	800256c <io_discrete_in_read>
 8000f64:	4603      	mov	r3, r0
 8000f66:	e00c      	b.n	8000f82 <read_register_value+0x5e>
		case REG_HOLDING:	return io_holding_reg_read(addr);
 8000f68:	88bb      	ldrh	r3, [r7, #4]
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	f001 fb86 	bl	800267c <io_holding_reg_read>
 8000f70:	4603      	mov	r3, r0
 8000f72:	e006      	b.n	8000f82 <read_register_value+0x5e>
		case REG_INPUT:		return io_input_reg_read(addr);
 8000f74:	88bb      	ldrh	r3, [r7, #4]
 8000f76:	4618      	mov	r0, r3
 8000f78:	f001 fc38 	bl	80027ec <io_input_reg_read>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	e000      	b.n	8000f82 <read_register_value+0x5e>
		default:			return 0;
 8000f80:	2300      	movs	r3, #0
	}
}
 8000f82:	4618      	mov	r0, r3
 8000f84:	3708      	adds	r7, #8
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bd80      	pop	{r7, pc}
 8000f8a:	bf00      	nop

08000f8c <write_register_value>:

static void write_register_value(RegisterType type, uint16_t addr, uint16_t write_value) {
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b082      	sub	sp, #8
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	4603      	mov	r3, r0
 8000f94:	71fb      	strb	r3, [r7, #7]
 8000f96:	460b      	mov	r3, r1
 8000f98:	80bb      	strh	r3, [r7, #4]
 8000f9a:	4613      	mov	r3, r2
 8000f9c:	807b      	strh	r3, [r7, #2]
	switch (type) {
 8000f9e:	79fb      	ldrb	r3, [r7, #7]
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d002      	beq.n	8000faa <write_register_value+0x1e>
 8000fa4:	2b02      	cmp	r3, #2
 8000fa6:	d008      	beq.n	8000fba <write_register_value+0x2e>
			break;
		case REG_HOLDING:
			io_holding_reg_write(addr, write_value);
			break;
		default:
			break;
 8000fa8:	e00e      	b.n	8000fc8 <write_register_value+0x3c>
			io_coil_write(addr, write_value);
 8000faa:	887b      	ldrh	r3, [r7, #2]
 8000fac:	b2da      	uxtb	r2, r3
 8000fae:	88bb      	ldrh	r3, [r7, #4]
 8000fb0:	4611      	mov	r1, r2
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	f001 fa50 	bl	8002458 <io_coil_write>
			break;
 8000fb8:	e006      	b.n	8000fc8 <write_register_value+0x3c>
			io_holding_reg_write(addr, write_value);
 8000fba:	887a      	ldrh	r2, [r7, #2]
 8000fbc:	88bb      	ldrh	r3, [r7, #4]
 8000fbe:	4611      	mov	r1, r2
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	f001 fb7b 	bl	80026bc <io_holding_reg_write>
			break;
 8000fc6:	bf00      	nop
	}
}
 8000fc8:	bf00      	nop
 8000fca:	3708      	adds	r7, #8
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	bd80      	pop	{r7, pc}

08000fd0 <compare>:

static bool compare(uint16_t val1, ComparisonOp op, uint16_t val2) {
 8000fd0:	b480      	push	{r7}
 8000fd2:	b083      	sub	sp, #12
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	80fb      	strh	r3, [r7, #6]
 8000fda:	460b      	mov	r3, r1
 8000fdc:	717b      	strb	r3, [r7, #5]
 8000fde:	4613      	mov	r3, r2
 8000fe0:	807b      	strh	r3, [r7, #2]
	switch (op) {
 8000fe2:	797b      	ldrb	r3, [r7, #5]
 8000fe4:	2b05      	cmp	r3, #5
 8000fe6:	d83f      	bhi.n	8001068 <compare+0x98>
 8000fe8:	a201      	add	r2, pc, #4	@ (adr r2, 8000ff0 <compare+0x20>)
 8000fea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fee:	bf00      	nop
 8000ff0:	08001009 	.word	0x08001009
 8000ff4:	08001019 	.word	0x08001019
 8000ff8:	08001029 	.word	0x08001029
 8000ffc:	08001039 	.word	0x08001039
 8001000:	08001049 	.word	0x08001049
 8001004:	08001059 	.word	0x08001059
		case CMP_EQ:	return val1 == val2;
 8001008:	88fa      	ldrh	r2, [r7, #6]
 800100a:	887b      	ldrh	r3, [r7, #2]
 800100c:	429a      	cmp	r2, r3
 800100e:	bf0c      	ite	eq
 8001010:	2301      	moveq	r3, #1
 8001012:	2300      	movne	r3, #0
 8001014:	b2db      	uxtb	r3, r3
 8001016:	e028      	b.n	800106a <compare+0x9a>
		case CMP_NEQ:	return val1 != val2;
 8001018:	88fa      	ldrh	r2, [r7, #6]
 800101a:	887b      	ldrh	r3, [r7, #2]
 800101c:	429a      	cmp	r2, r3
 800101e:	bf14      	ite	ne
 8001020:	2301      	movne	r3, #1
 8001022:	2300      	moveq	r3, #0
 8001024:	b2db      	uxtb	r3, r3
 8001026:	e020      	b.n	800106a <compare+0x9a>
		case CMP_GT:	return val1 > val2;
 8001028:	88fa      	ldrh	r2, [r7, #6]
 800102a:	887b      	ldrh	r3, [r7, #2]
 800102c:	429a      	cmp	r2, r3
 800102e:	bf8c      	ite	hi
 8001030:	2301      	movhi	r3, #1
 8001032:	2300      	movls	r3, #0
 8001034:	b2db      	uxtb	r3, r3
 8001036:	e018      	b.n	800106a <compare+0x9a>
		case CMP_LT:	return val1 < val2;
 8001038:	88fa      	ldrh	r2, [r7, #6]
 800103a:	887b      	ldrh	r3, [r7, #2]
 800103c:	429a      	cmp	r2, r3
 800103e:	bf34      	ite	cc
 8001040:	2301      	movcc	r3, #1
 8001042:	2300      	movcs	r3, #0
 8001044:	b2db      	uxtb	r3, r3
 8001046:	e010      	b.n	800106a <compare+0x9a>
		case CMP_GTET:	return val1 >= val2;
 8001048:	88fa      	ldrh	r2, [r7, #6]
 800104a:	887b      	ldrh	r3, [r7, #2]
 800104c:	429a      	cmp	r2, r3
 800104e:	bf2c      	ite	cs
 8001050:	2301      	movcs	r3, #1
 8001052:	2300      	movcc	r3, #0
 8001054:	b2db      	uxtb	r3, r3
 8001056:	e008      	b.n	800106a <compare+0x9a>
		case CMP_LTET:	return val1 <= val2;
 8001058:	88fa      	ldrh	r2, [r7, #6]
 800105a:	887b      	ldrh	r3, [r7, #2]
 800105c:	429a      	cmp	r2, r3
 800105e:	bf94      	ite	ls
 8001060:	2301      	movls	r3, #1
 8001062:	2300      	movhi	r3, #0
 8001064:	b2db      	uxtb	r3, r3
 8001066:	e000      	b.n	800106a <compare+0x9a>
		default:		return false;
 8001068:	2300      	movs	r3, #0
	}
}
 800106a:	4618      	mov	r0, r3
 800106c:	370c      	adds	r7, #12
 800106e:	46bd      	mov	sp, r7
 8001070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001074:	4770      	bx	lr
 8001076:	bf00      	nop

08001078 <evaluate_rule>:

static bool evaluate_rule(const LogicRule* rule) {
 8001078:	b580      	push	{r7, lr}
 800107a:	b084      	sub	sp, #16
 800107c:	af00      	add	r7, sp, #0
 800107e:	6078      	str	r0, [r7, #4]
	bool condition1 = compare(
		read_register_value(rule->input_type1, rule->input_reg1),
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	781a      	ldrb	r2, [r3, #0]
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	885b      	ldrh	r3, [r3, #2]
	bool condition1 = compare(
 8001088:	4619      	mov	r1, r3
 800108a:	4610      	mov	r0, r2
 800108c:	f7ff ff4a 	bl	8000f24 <read_register_value>
 8001090:	4603      	mov	r3, r0
 8001092:	4618      	mov	r0, r3
		rule->op1,
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	7919      	ldrb	r1, [r3, #4]
		rule->compare_value1
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	88db      	ldrh	r3, [r3, #6]
	bool condition1 = compare(
 800109c:	461a      	mov	r2, r3
 800109e:	f7ff ff97 	bl	8000fd0 <compare>
 80010a2:	4603      	mov	r3, r0
 80010a4:	73fb      	strb	r3, [r7, #15]
	);

	if (rule->join == LOGIC_NONE) {
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	7c1b      	ldrb	r3, [r3, #16]
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d101      	bne.n	80010b2 <evaluate_rule+0x3a>
		return condition1;
 80010ae:	7bfb      	ldrb	r3, [r7, #15]
 80010b0:	e035      	b.n	800111e <evaluate_rule+0xa6>
	}

	bool condition2 = compare(
		read_register_value(rule->input_type2, rule->input_reg2),
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	7a1a      	ldrb	r2, [r3, #8]
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	895b      	ldrh	r3, [r3, #10]
	bool condition2 = compare(
 80010ba:	4619      	mov	r1, r3
 80010bc:	4610      	mov	r0, r2
 80010be:	f7ff ff31 	bl	8000f24 <read_register_value>
 80010c2:	4603      	mov	r3, r0
 80010c4:	4618      	mov	r0, r3
		rule->op2,
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	7b19      	ldrb	r1, [r3, #12]
		rule->compare_value2
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	89db      	ldrh	r3, [r3, #14]
	bool condition2 = compare(
 80010ce:	461a      	mov	r2, r3
 80010d0:	f7ff ff7e 	bl	8000fd0 <compare>
 80010d4:	4603      	mov	r3, r0
 80010d6:	73bb      	strb	r3, [r7, #14]
	);

	if (rule->join == LOGIC_AND) return condition1 && condition2;
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	7c1b      	ldrb	r3, [r3, #16]
 80010dc:	2b01      	cmp	r3, #1
 80010de:	d10c      	bne.n	80010fa <evaluate_rule+0x82>
 80010e0:	7bfb      	ldrb	r3, [r7, #15]
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d004      	beq.n	80010f0 <evaluate_rule+0x78>
 80010e6:	7bbb      	ldrb	r3, [r7, #14]
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d001      	beq.n	80010f0 <evaluate_rule+0x78>
 80010ec:	2301      	movs	r3, #1
 80010ee:	e000      	b.n	80010f2 <evaluate_rule+0x7a>
 80010f0:	2300      	movs	r3, #0
 80010f2:	f003 0301 	and.w	r3, r3, #1
 80010f6:	b2db      	uxtb	r3, r3
 80010f8:	e011      	b.n	800111e <evaluate_rule+0xa6>
	if (rule->join == LOGIC_OR) return condition1 || condition2;
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	7c1b      	ldrb	r3, [r3, #16]
 80010fe:	2b02      	cmp	r3, #2
 8001100:	d10c      	bne.n	800111c <evaluate_rule+0xa4>
 8001102:	7bfb      	ldrb	r3, [r7, #15]
 8001104:	2b00      	cmp	r3, #0
 8001106:	d102      	bne.n	800110e <evaluate_rule+0x96>
 8001108:	7bbb      	ldrb	r3, [r7, #14]
 800110a:	2b00      	cmp	r3, #0
 800110c:	d001      	beq.n	8001112 <evaluate_rule+0x9a>
 800110e:	2301      	movs	r3, #1
 8001110:	e000      	b.n	8001114 <evaluate_rule+0x9c>
 8001112:	2300      	movs	r3, #0
 8001114:	f003 0301 	and.w	r3, r3, #1
 8001118:	b2db      	uxtb	r3, r3
 800111a:	e000      	b.n	800111e <evaluate_rule+0xa6>
	return false;
 800111c:	2300      	movs	r3, #0
}
 800111e:	4618      	mov	r0, r3
 8001120:	3710      	adds	r7, #16
 8001122:	46bd      	mov	sp, r7
 8001124:	bd80      	pop	{r7, pc}

08001126 <apply_rule>:

static void apply_rule(const LogicRule* rule) {
 8001126:	b580      	push	{r7, lr}
 8001128:	b082      	sub	sp, #8
 800112a:	af00      	add	r7, sp, #0
 800112c:	6078      	str	r0, [r7, #4]
	if (evaluate_rule(rule)) {
 800112e:	6878      	ldr	r0, [r7, #4]
 8001130:	f7ff ffa2 	bl	8001078 <evaluate_rule>
 8001134:	4603      	mov	r3, r0
 8001136:	2b00      	cmp	r3, #0
 8001138:	d008      	beq.n	800114c <apply_rule+0x26>
		write_register_value(rule->output_type, rule->output_reg, rule->output_value);
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	7c58      	ldrb	r0, [r3, #17]
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	8a59      	ldrh	r1, [r3, #18]
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	8a9b      	ldrh	r3, [r3, #20]
 8001146:	461a      	mov	r2, r3
 8001148:	f7ff ff20 	bl	8000f8c <write_register_value>
	}
}
 800114c:	bf00      	nop
 800114e:	3708      	adds	r7, #8
 8001150:	46bd      	mov	sp, r7
 8001152:	bd80      	pop	{r7, pc}

08001154 <automation_Init>:

void automation_Init(void) {
 8001154:	b580      	push	{r7, lr}
 8001156:	af00      	add	r7, sp, #0
	automation_load_rules();
 8001158:	f000 f980 	bl	800145c <automation_load_rules>
}
 800115c:	bf00      	nop
 800115e:	bd80      	pop	{r7, pc}

08001160 <automation_Tick>:

void automation_Tick(void) {
 8001160:	b580      	push	{r7, lr}
 8001162:	b082      	sub	sp, #8
 8001164:	af00      	add	r7, sp, #0
	for (uint16_t i = 0; i < rule_count; i++) {
 8001166:	2300      	movs	r3, #0
 8001168:	80fb      	strh	r3, [r7, #6]
 800116a:	e00b      	b.n	8001184 <automation_Tick+0x24>
		apply_rule(&rules[i]);
 800116c:	88fb      	ldrh	r3, [r7, #6]
 800116e:	2216      	movs	r2, #22
 8001170:	fb02 f303 	mul.w	r3, r2, r3
 8001174:	4a08      	ldr	r2, [pc, #32]	@ (8001198 <automation_Tick+0x38>)
 8001176:	4413      	add	r3, r2
 8001178:	4618      	mov	r0, r3
 800117a:	f7ff ffd4 	bl	8001126 <apply_rule>
	for (uint16_t i = 0; i < rule_count; i++) {
 800117e:	88fb      	ldrh	r3, [r7, #6]
 8001180:	3301      	adds	r3, #1
 8001182:	80fb      	strh	r3, [r7, #6]
 8001184:	4b05      	ldr	r3, [pc, #20]	@ (800119c <automation_Tick+0x3c>)
 8001186:	881b      	ldrh	r3, [r3, #0]
 8001188:	88fa      	ldrh	r2, [r7, #6]
 800118a:	429a      	cmp	r2, r3
 800118c:	d3ee      	bcc.n	800116c <automation_Tick+0xc>
	}
}
 800118e:	bf00      	nop
 8001190:	bf00      	nop
 8001192:	3708      	adds	r7, #8
 8001194:	46bd      	mov	sp, r7
 8001196:	bd80      	pop	{r7, pc}
 8001198:	20000384 	.word	0x20000384
 800119c:	20000644 	.word	0x20000644

080011a0 <automation_add_rule>:

bool automation_add_rule(LogicRule newRule) {
 80011a0:	b084      	sub	sp, #16
 80011a2:	b5b0      	push	{r4, r5, r7, lr}
 80011a4:	b082      	sub	sp, #8
 80011a6:	af00      	add	r7, sp, #0
 80011a8:	f107 0418 	add.w	r4, r7, #24
 80011ac:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	if (rule_count < MAX_RULES) {
 80011b0:	4b19      	ldr	r3, [pc, #100]	@ (8001218 <automation_add_rule+0x78>)
 80011b2:	881b      	ldrh	r3, [r3, #0]
 80011b4:	2b1f      	cmp	r3, #31
 80011b6:	d827      	bhi.n	8001208 <automation_add_rule+0x68>
		rules[rule_count] = newRule;
 80011b8:	4b17      	ldr	r3, [pc, #92]	@ (8001218 <automation_add_rule+0x78>)
 80011ba:	881b      	ldrh	r3, [r3, #0]
 80011bc:	4619      	mov	r1, r3
 80011be:	4a17      	ldr	r2, [pc, #92]	@ (800121c <automation_add_rule+0x7c>)
 80011c0:	2316      	movs	r3, #22
 80011c2:	fb01 f303 	mul.w	r3, r1, r3
 80011c6:	4413      	add	r3, r2
 80011c8:	461d      	mov	r5, r3
 80011ca:	f107 0418 	add.w	r4, r7, #24
 80011ce:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80011d0:	6028      	str	r0, [r5, #0]
 80011d2:	6069      	str	r1, [r5, #4]
 80011d4:	60aa      	str	r2, [r5, #8]
 80011d6:	60eb      	str	r3, [r5, #12]
 80011d8:	6820      	ldr	r0, [r4, #0]
 80011da:	6128      	str	r0, [r5, #16]
 80011dc:	88a3      	ldrh	r3, [r4, #4]
 80011de:	82ab      	strh	r3, [r5, #20]
		rule_count++;
 80011e0:	4b0d      	ldr	r3, [pc, #52]	@ (8001218 <automation_add_rule+0x78>)
 80011e2:	881b      	ldrh	r3, [r3, #0]
 80011e4:	3301      	adds	r3, #1
 80011e6:	b29a      	uxth	r2, r3
 80011e8:	4b0b      	ldr	r3, [pc, #44]	@ (8001218 <automation_add_rule+0x78>)
 80011ea:	801a      	strh	r2, [r3, #0]

		// Save to EEPROM
		bool status = automation_save_rules();
 80011ec:	f000 f8a4 	bl	8001338 <automation_save_rules>
 80011f0:	4603      	mov	r3, r0
 80011f2:	71fb      	strb	r3, [r7, #7]
		if (status == false) {
 80011f4:	79fb      	ldrb	r3, [r7, #7]
 80011f6:	f083 0301 	eor.w	r3, r3, #1
 80011fa:	b2db      	uxtb	r3, r3
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d001      	beq.n	8001204 <automation_add_rule+0x64>
			return false;
 8001200:	2300      	movs	r3, #0
 8001202:	e002      	b.n	800120a <automation_add_rule+0x6a>
		}

		return true;
 8001204:	2301      	movs	r3, #1
 8001206:	e000      	b.n	800120a <automation_add_rule+0x6a>
	} else {
		return false;
 8001208:	2300      	movs	r3, #0
	}
}
 800120a:	4618      	mov	r0, r3
 800120c:	3708      	adds	r7, #8
 800120e:	46bd      	mov	sp, r7
 8001210:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8001214:	b004      	add	sp, #16
 8001216:	4770      	bx	lr
 8001218:	20000644 	.word	0x20000644
 800121c:	20000384 	.word	0x20000384

08001220 <automation_get_rule_count>:

uint16_t automation_get_rule_count(void) {
 8001220:	b480      	push	{r7}
 8001222:	af00      	add	r7, sp, #0
	return rule_count;
 8001224:	4b03      	ldr	r3, [pc, #12]	@ (8001234 <automation_get_rule_count+0x14>)
 8001226:	881b      	ldrh	r3, [r3, #0]
}
 8001228:	4618      	mov	r0, r3
 800122a:	46bd      	mov	sp, r7
 800122c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001230:	4770      	bx	lr
 8001232:	bf00      	nop
 8001234:	20000644 	.word	0x20000644

08001238 <automation_get_rule>:

bool automation_get_rule(uint16_t index, LogicRule* rule) {
 8001238:	b4b0      	push	{r4, r5, r7}
 800123a:	b083      	sub	sp, #12
 800123c:	af00      	add	r7, sp, #0
 800123e:	4603      	mov	r3, r0
 8001240:	6039      	str	r1, [r7, #0]
 8001242:	80fb      	strh	r3, [r7, #6]
	if (index >= rule_count) {
 8001244:	4b10      	ldr	r3, [pc, #64]	@ (8001288 <automation_get_rule+0x50>)
 8001246:	881b      	ldrh	r3, [r3, #0]
 8001248:	88fa      	ldrh	r2, [r7, #6]
 800124a:	429a      	cmp	r2, r3
 800124c:	d301      	bcc.n	8001252 <automation_get_rule+0x1a>
		return false;
 800124e:	2300      	movs	r3, #0
 8001250:	e014      	b.n	800127c <automation_get_rule+0x44>
	}

	*rule = rules[index];
 8001252:	88fb      	ldrh	r3, [r7, #6]
 8001254:	6838      	ldr	r0, [r7, #0]
 8001256:	4a0d      	ldr	r2, [pc, #52]	@ (800128c <automation_get_rule+0x54>)
 8001258:	2116      	movs	r1, #22
 800125a:	fb01 f303 	mul.w	r3, r1, r3
 800125e:	441a      	add	r2, r3
 8001260:	4603      	mov	r3, r0
 8001262:	6811      	ldr	r1, [r2, #0]
 8001264:	6855      	ldr	r5, [r2, #4]
 8001266:	6894      	ldr	r4, [r2, #8]
 8001268:	68d0      	ldr	r0, [r2, #12]
 800126a:	6019      	str	r1, [r3, #0]
 800126c:	605d      	str	r5, [r3, #4]
 800126e:	609c      	str	r4, [r3, #8]
 8001270:	60d8      	str	r0, [r3, #12]
 8001272:	6911      	ldr	r1, [r2, #16]
 8001274:	6119      	str	r1, [r3, #16]
 8001276:	8a92      	ldrh	r2, [r2, #20]
 8001278:	829a      	strh	r2, [r3, #20]
	return true;
 800127a:	2301      	movs	r3, #1
}
 800127c:	4618      	mov	r0, r3
 800127e:	370c      	adds	r7, #12
 8001280:	46bd      	mov	sp, r7
 8001282:	bcb0      	pop	{r4, r5, r7}
 8001284:	4770      	bx	lr
 8001286:	bf00      	nop
 8001288:	20000644 	.word	0x20000644
 800128c:	20000384 	.word	0x20000384

08001290 <automation_delete_rule>:

bool automation_delete_rule(uint16_t index) {
 8001290:	b580      	push	{r7, lr}
 8001292:	b084      	sub	sp, #16
 8001294:	af00      	add	r7, sp, #0
 8001296:	4603      	mov	r3, r0
 8001298:	80fb      	strh	r3, [r7, #6]
	if (index >= rule_count) {
 800129a:	4b25      	ldr	r3, [pc, #148]	@ (8001330 <automation_delete_rule+0xa0>)
 800129c:	881b      	ldrh	r3, [r3, #0]
 800129e:	88fa      	ldrh	r2, [r7, #6]
 80012a0:	429a      	cmp	r2, r3
 80012a2:	d301      	bcc.n	80012a8 <automation_delete_rule+0x18>
		return false;
 80012a4:	2300      	movs	r3, #0
 80012a6:	e03f      	b.n	8001328 <automation_delete_rule+0x98>
	}

	// Shift elements after index down by 1
	if (index < rule_count - 1) {
 80012a8:	88fa      	ldrh	r2, [r7, #6]
 80012aa:	4b21      	ldr	r3, [pc, #132]	@ (8001330 <automation_delete_rule+0xa0>)
 80012ac:	881b      	ldrh	r3, [r3, #0]
 80012ae:	3b01      	subs	r3, #1
 80012b0:	429a      	cmp	r2, r3
 80012b2:	da19      	bge.n	80012e8 <automation_delete_rule+0x58>
		memmove(&rules[index], &rules[index + 1], (rule_count - index - 1) * sizeof(LogicRule));
 80012b4:	88fb      	ldrh	r3, [r7, #6]
 80012b6:	2216      	movs	r2, #22
 80012b8:	fb02 f303 	mul.w	r3, r2, r3
 80012bc:	4a1d      	ldr	r2, [pc, #116]	@ (8001334 <automation_delete_rule+0xa4>)
 80012be:	1898      	adds	r0, r3, r2
 80012c0:	88fb      	ldrh	r3, [r7, #6]
 80012c2:	3301      	adds	r3, #1
 80012c4:	2216      	movs	r2, #22
 80012c6:	fb02 f303 	mul.w	r3, r2, r3
 80012ca:	4a1a      	ldr	r2, [pc, #104]	@ (8001334 <automation_delete_rule+0xa4>)
 80012cc:	1899      	adds	r1, r3, r2
 80012ce:	4b18      	ldr	r3, [pc, #96]	@ (8001330 <automation_delete_rule+0xa0>)
 80012d0:	881b      	ldrh	r3, [r3, #0]
 80012d2:	461a      	mov	r2, r3
 80012d4:	88fb      	ldrh	r3, [r7, #6]
 80012d6:	1ad3      	subs	r3, r2, r3
 80012d8:	3b01      	subs	r3, #1
 80012da:	461a      	mov	r2, r3
 80012dc:	2316      	movs	r3, #22
 80012de:	fb02 f303 	mul.w	r3, r2, r3
 80012e2:	461a      	mov	r2, r3
 80012e4:	f010 fd87 	bl	8011df6 <memmove>
	}

	// Clear the last element
	memset(&rules[rule_count -1], 0, sizeof(LogicRule));
 80012e8:	4b11      	ldr	r3, [pc, #68]	@ (8001330 <automation_delete_rule+0xa0>)
 80012ea:	881b      	ldrh	r3, [r3, #0]
 80012ec:	3b01      	subs	r3, #1
 80012ee:	2216      	movs	r2, #22
 80012f0:	fb02 f303 	mul.w	r3, r2, r3
 80012f4:	4a0f      	ldr	r2, [pc, #60]	@ (8001334 <automation_delete_rule+0xa4>)
 80012f6:	4413      	add	r3, r2
 80012f8:	2216      	movs	r2, #22
 80012fa:	2100      	movs	r1, #0
 80012fc:	4618      	mov	r0, r3
 80012fe:	f010 fd94 	bl	8011e2a <memset>

	// Decrement the count
	rule_count--;
 8001302:	4b0b      	ldr	r3, [pc, #44]	@ (8001330 <automation_delete_rule+0xa0>)
 8001304:	881b      	ldrh	r3, [r3, #0]
 8001306:	3b01      	subs	r3, #1
 8001308:	b29a      	uxth	r2, r3
 800130a:	4b09      	ldr	r3, [pc, #36]	@ (8001330 <automation_delete_rule+0xa0>)
 800130c:	801a      	strh	r2, [r3, #0]

	// Save to EEPROM
	bool status = automation_save_rules();
 800130e:	f000 f813 	bl	8001338 <automation_save_rules>
 8001312:	4603      	mov	r3, r0
 8001314:	73fb      	strb	r3, [r7, #15]
	if (status == false) {
 8001316:	7bfb      	ldrb	r3, [r7, #15]
 8001318:	f083 0301 	eor.w	r3, r3, #1
 800131c:	b2db      	uxtb	r3, r3
 800131e:	2b00      	cmp	r3, #0
 8001320:	d001      	beq.n	8001326 <automation_delete_rule+0x96>
		return false;
 8001322:	2300      	movs	r3, #0
 8001324:	e000      	b.n	8001328 <automation_delete_rule+0x98>
	}

	return true;
 8001326:	2301      	movs	r3, #1
}
 8001328:	4618      	mov	r0, r3
 800132a:	3710      	adds	r7, #16
 800132c:	46bd      	mov	sp, r7
 800132e:	bd80      	pop	{r7, pc}
 8001330:	20000644 	.word	0x20000644
 8001334:	20000384 	.word	0x20000384

08001338 <automation_save_rules>:

bool automation_save_rules(void) {
 8001338:	b580      	push	{r7, lr}
 800133a:	f5ad 7d34 	sub.w	sp, sp, #720	@ 0x2d0
 800133e:	af00      	add	r7, sp, #0
	if (rule_count > MAX_RULES) return false;
 8001340:	4b44      	ldr	r3, [pc, #272]	@ (8001454 <automation_save_rules+0x11c>)
 8001342:	881b      	ldrh	r3, [r3, #0]
 8001344:	2b20      	cmp	r3, #32
 8001346:	d901      	bls.n	800134c <automation_save_rules+0x14>
 8001348:	2300      	movs	r3, #0
 800134a:	e07e      	b.n	800144a <automation_save_rules+0x112>

	uint16_t addr = 0x0000;
 800134c:	2300      	movs	r3, #0
 800134e:	f8a7 32ce 	strh.w	r3, [r7, #718]	@ 0x2ce

	// Write the rule count first
	if (!EEPROM_WriteBlock(addr, &rule_count, sizeof(rule_count))) {
 8001352:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 8001356:	2202      	movs	r2, #2
 8001358:	493e      	ldr	r1, [pc, #248]	@ (8001454 <automation_save_rules+0x11c>)
 800135a:	4618      	mov	r0, r3
 800135c:	f000 fca1 	bl	8001ca2 <EEPROM_WriteBlock>
 8001360:	4603      	mov	r3, r0
 8001362:	f083 0301 	eor.w	r3, r3, #1
 8001366:	b2db      	uxtb	r3, r3
 8001368:	2b00      	cmp	r3, #0
 800136a:	d001      	beq.n	8001370 <automation_save_rules+0x38>
		return false;
 800136c:	2300      	movs	r3, #0
 800136e:	e06c      	b.n	800144a <automation_save_rules+0x112>
	}
	addr += sizeof(rule_count);
 8001370:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 8001374:	3302      	adds	r3, #2
 8001376:	f8a7 32ce 	strh.w	r3, [r7, #718]	@ 0x2ce

	// Write rules
	for (uint16_t i = 0; i < rule_count; i++) {
 800137a:	2300      	movs	r3, #0
 800137c:	f8a7 32cc 	strh.w	r3, [r7, #716]	@ 0x2cc
 8001380:	e01e      	b.n	80013c0 <automation_save_rules+0x88>
		if (!EEPROM_WriteBlock(addr, &rules[i], sizeof(LogicRule))) {
 8001382:	f8b7 32cc 	ldrh.w	r3, [r7, #716]	@ 0x2cc
 8001386:	2216      	movs	r2, #22
 8001388:	fb02 f303 	mul.w	r3, r2, r3
 800138c:	4a32      	ldr	r2, [pc, #200]	@ (8001458 <automation_save_rules+0x120>)
 800138e:	1899      	adds	r1, r3, r2
 8001390:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 8001394:	2216      	movs	r2, #22
 8001396:	4618      	mov	r0, r3
 8001398:	f000 fc83 	bl	8001ca2 <EEPROM_WriteBlock>
 800139c:	4603      	mov	r3, r0
 800139e:	f083 0301 	eor.w	r3, r3, #1
 80013a2:	b2db      	uxtb	r3, r3
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d001      	beq.n	80013ac <automation_save_rules+0x74>
			return false;
 80013a8:	2300      	movs	r3, #0
 80013aa:	e04e      	b.n	800144a <automation_save_rules+0x112>
		}
		addr += sizeof(LogicRule);
 80013ac:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 80013b0:	3316      	adds	r3, #22
 80013b2:	f8a7 32ce 	strh.w	r3, [r7, #718]	@ 0x2ce
	for (uint16_t i = 0; i < rule_count; i++) {
 80013b6:	f8b7 32cc 	ldrh.w	r3, [r7, #716]	@ 0x2cc
 80013ba:	3301      	adds	r3, #1
 80013bc:	f8a7 32cc 	strh.w	r3, [r7, #716]	@ 0x2cc
 80013c0:	4b24      	ldr	r3, [pc, #144]	@ (8001454 <automation_save_rules+0x11c>)
 80013c2:	881b      	ldrh	r3, [r3, #0]
 80013c4:	f8b7 22cc 	ldrh.w	r2, [r7, #716]	@ 0x2cc
 80013c8:	429a      	cmp	r2, r3
 80013ca:	d3da      	bcc.n	8001382 <automation_save_rules+0x4a>
	}

	// Compute CRC16 over rule_count + rules
	uint16_t crc_input_len = sizeof(rule_count) + rule_count * sizeof(LogicRule);
 80013cc:	4b21      	ldr	r3, [pc, #132]	@ (8001454 <automation_save_rules+0x11c>)
 80013ce:	881b      	ldrh	r3, [r3, #0]
 80013d0:	461a      	mov	r2, r3
 80013d2:	0092      	lsls	r2, r2, #2
 80013d4:	441a      	add	r2, r3
 80013d6:	0052      	lsls	r2, r2, #1
 80013d8:	4413      	add	r3, r2
 80013da:	005b      	lsls	r3, r3, #1
 80013dc:	b29b      	uxth	r3, r3
 80013de:	3302      	adds	r3, #2
 80013e0:	f8a7 32ca 	strh.w	r3, [r7, #714]	@ 0x2ca
	uint8_t crc_buffer[sizeof(rule_count) + MAX_RULES * sizeof(LogicRule)];
	memcpy(crc_buffer, &rule_count, sizeof(rule_count));
 80013e4:	4b1b      	ldr	r3, [pc, #108]	@ (8001454 <automation_save_rules+0x11c>)
 80013e6:	881a      	ldrh	r2, [r3, #0]
 80013e8:	f507 7334 	add.w	r3, r7, #720	@ 0x2d0
 80013ec:	f5a3 7332 	sub.w	r3, r3, #712	@ 0x2c8
 80013f0:	801a      	strh	r2, [r3, #0]
	memcpy(crc_buffer + sizeof(rule_count), rules, rule_count * sizeof(LogicRule));
 80013f2:	f107 0308 	add.w	r3, r7, #8
 80013f6:	3302      	adds	r3, #2
 80013f8:	4a16      	ldr	r2, [pc, #88]	@ (8001454 <automation_save_rules+0x11c>)
 80013fa:	8812      	ldrh	r2, [r2, #0]
 80013fc:	4611      	mov	r1, r2
 80013fe:	2216      	movs	r2, #22
 8001400:	fb01 f202 	mul.w	r2, r1, r2
 8001404:	4914      	ldr	r1, [pc, #80]	@ (8001458 <automation_save_rules+0x120>)
 8001406:	4618      	mov	r0, r3
 8001408:	f010 fd8f 	bl	8011f2a <memcpy>

	uint16_t crc = modbus_crc16(crc_buffer, crc_input_len);
 800140c:	f8b7 22ca 	ldrh.w	r2, [r7, #714]	@ 0x2ca
 8001410:	f107 0308 	add.w	r3, r7, #8
 8001414:	4611      	mov	r1, r2
 8001416:	4618      	mov	r0, r3
 8001418:	f003 f83c 	bl	8004494 <modbus_crc16>
 800141c:	4603      	mov	r3, r0
 800141e:	461a      	mov	r2, r3
 8001420:	f507 7334 	add.w	r3, r7, #720	@ 0x2d0
 8001424:	f2a3 23ca 	subw	r3, r3, #714	@ 0x2ca
 8001428:	801a      	strh	r2, [r3, #0]

	if (!EEPROM_WriteBlock(addr, (uint8_t*)&crc, sizeof(crc))) {
 800142a:	1db9      	adds	r1, r7, #6
 800142c:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 8001430:	2202      	movs	r2, #2
 8001432:	4618      	mov	r0, r3
 8001434:	f000 fc35 	bl	8001ca2 <EEPROM_WriteBlock>
 8001438:	4603      	mov	r3, r0
 800143a:	f083 0301 	eor.w	r3, r3, #1
 800143e:	b2db      	uxtb	r3, r3
 8001440:	2b00      	cmp	r3, #0
 8001442:	d001      	beq.n	8001448 <automation_save_rules+0x110>
		return false;
 8001444:	2300      	movs	r3, #0
 8001446:	e000      	b.n	800144a <automation_save_rules+0x112>
	}

	return true;
 8001448:	2301      	movs	r3, #1
}
 800144a:	4618      	mov	r0, r3
 800144c:	f507 7734 	add.w	r7, r7, #720	@ 0x2d0
 8001450:	46bd      	mov	sp, r7
 8001452:	bd80      	pop	{r7, pc}
 8001454:	20000644 	.word	0x20000644
 8001458:	20000384 	.word	0x20000384

0800145c <automation_load_rules>:

bool automation_load_rules(void) {
 800145c:	b580      	push	{r7, lr}
 800145e:	f5ad 6db2 	sub.w	sp, sp, #1424	@ 0x590
 8001462:	af00      	add	r7, sp, #0
	uint16_t addr = 0x0000;
 8001464:	2300      	movs	r3, #0
 8001466:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e
	uint16_t saved_count = 0;
 800146a:	2300      	movs	r3, #0
 800146c:	f8a7 3588 	strh.w	r3, [r7, #1416]	@ 0x588

	if (!EEPROM_LoadBlock(addr, &saved_count, sizeof(saved_count))) {
 8001470:	f507 61b1 	add.w	r1, r7, #1416	@ 0x588
 8001474:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 8001478:	2202      	movs	r2, #2
 800147a:	4618      	mov	r0, r3
 800147c:	f000 fc29 	bl	8001cd2 <EEPROM_LoadBlock>
 8001480:	4603      	mov	r3, r0
 8001482:	f083 0301 	eor.w	r3, r3, #1
 8001486:	b2db      	uxtb	r3, r3
 8001488:	2b00      	cmp	r3, #0
 800148a:	d001      	beq.n	8001490 <automation_load_rules+0x34>
		return false;
 800148c:	2300      	movs	r3, #0
 800148e:	e0bb      	b.n	8001608 <automation_load_rules+0x1ac>
	}
	if (saved_count > MAX_RULES) {
 8001490:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 8001494:	2b20      	cmp	r3, #32
 8001496:	d901      	bls.n	800149c <automation_load_rules+0x40>
		return false;
 8001498:	2300      	movs	r3, #0
 800149a:	e0b5      	b.n	8001608 <automation_load_rules+0x1ac>
	}

	addr += sizeof(saved_count);
 800149c:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 80014a0:	3302      	adds	r3, #2
 80014a2:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e

	if (saved_count == 0) {
 80014a6:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d12d      	bne.n	800150a <automation_load_rules+0xae>
		// Still need to validate CRC16 of just the rule count (2 bytes)
		uint16_t stored_crc = 0;
 80014ae:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 80014b2:	f2a3 538e 	subw	r3, r3, #1422	@ 0x58e
 80014b6:	2200      	movs	r2, #0
 80014b8:	801a      	strh	r2, [r3, #0]
		if (!EEPROM_LoadBlock(addr, &stored_crc, sizeof(stored_crc))) {
 80014ba:	1cb9      	adds	r1, r7, #2
 80014bc:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 80014c0:	2202      	movs	r2, #2
 80014c2:	4618      	mov	r0, r3
 80014c4:	f000 fc05 	bl	8001cd2 <EEPROM_LoadBlock>
 80014c8:	4603      	mov	r3, r0
 80014ca:	f083 0301 	eor.w	r3, r3, #1
 80014ce:	b2db      	uxtb	r3, r3
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d001      	beq.n	80014d8 <automation_load_rules+0x7c>
			return false;
 80014d4:	2300      	movs	r3, #0
 80014d6:	e097      	b.n	8001608 <automation_load_rules+0x1ac>
		}

		uint16_t computed_crc = modbus_crc16((uint8_t*)&saved_count, sizeof(saved_count));
 80014d8:	f507 63b1 	add.w	r3, r7, #1416	@ 0x588
 80014dc:	2102      	movs	r1, #2
 80014de:	4618      	mov	r0, r3
 80014e0:	f002 ffd8 	bl	8004494 <modbus_crc16>
 80014e4:	4603      	mov	r3, r0
 80014e6:	f8a7 358a 	strh.w	r3, [r7, #1418]	@ 0x58a
		if (computed_crc != stored_crc) {
 80014ea:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 80014ee:	f2a3 538e 	subw	r3, r3, #1422	@ 0x58e
 80014f2:	881b      	ldrh	r3, [r3, #0]
 80014f4:	f8b7 258a 	ldrh.w	r2, [r7, #1418]	@ 0x58a
 80014f8:	429a      	cmp	r2, r3
 80014fa:	d001      	beq.n	8001500 <automation_load_rules+0xa4>
			return false;
 80014fc:	2300      	movs	r3, #0
 80014fe:	e083      	b.n	8001608 <automation_load_rules+0x1ac>
		}

		rule_count = 0;
 8001500:	4b44      	ldr	r3, [pc, #272]	@ (8001614 <automation_load_rules+0x1b8>)
 8001502:	2200      	movs	r2, #0
 8001504:	801a      	strh	r2, [r3, #0]
		return true;
 8001506:	2301      	movs	r3, #1
 8001508:	e07e      	b.n	8001608 <automation_load_rules+0x1ac>
	}
	// Otherwise load as usual:

	// Temporarily load the data into a buffer
	LogicRule temp_rules[MAX_RULES];
	if (!EEPROM_LoadBlock(addr, temp_rules, saved_count * sizeof(LogicRule))) {
 800150a:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 800150e:	461a      	mov	r2, r3
 8001510:	0092      	lsls	r2, r2, #2
 8001512:	441a      	add	r2, r3
 8001514:	0052      	lsls	r2, r2, #1
 8001516:	4413      	add	r3, r2
 8001518:	005b      	lsls	r3, r3, #1
 800151a:	b29a      	uxth	r2, r3
 800151c:	f507 7132 	add.w	r1, r7, #712	@ 0x2c8
 8001520:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 8001524:	4618      	mov	r0, r3
 8001526:	f000 fbd4 	bl	8001cd2 <EEPROM_LoadBlock>
 800152a:	4603      	mov	r3, r0
 800152c:	f083 0301 	eor.w	r3, r3, #1
 8001530:	b2db      	uxtb	r3, r3
 8001532:	2b00      	cmp	r3, #0
 8001534:	d001      	beq.n	800153a <automation_load_rules+0xde>
		return false;
 8001536:	2300      	movs	r3, #0
 8001538:	e066      	b.n	8001608 <automation_load_rules+0x1ac>
	}
	addr += saved_count * sizeof(LogicRule);
 800153a:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 800153e:	461a      	mov	r2, r3
 8001540:	0092      	lsls	r2, r2, #2
 8001542:	441a      	add	r2, r3
 8001544:	0052      	lsls	r2, r2, #1
 8001546:	4413      	add	r3, r2
 8001548:	005b      	lsls	r3, r3, #1
 800154a:	b29a      	uxth	r2, r3
 800154c:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 8001550:	4413      	add	r3, r2
 8001552:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e

	// Read stored CRC16
	uint16_t stored_crc = 0;
 8001556:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 800155a:	f2a3 23ca 	subw	r3, r3, #714	@ 0x2ca
 800155e:	2200      	movs	r2, #0
 8001560:	801a      	strh	r2, [r3, #0]
	if (!EEPROM_LoadBlock(addr, &stored_crc, sizeof(stored_crc))) {
 8001562:	f207 21c6 	addw	r1, r7, #710	@ 0x2c6
 8001566:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 800156a:	2202      	movs	r2, #2
 800156c:	4618      	mov	r0, r3
 800156e:	f000 fbb0 	bl	8001cd2 <EEPROM_LoadBlock>
 8001572:	4603      	mov	r3, r0
 8001574:	f083 0301 	eor.w	r3, r3, #1
 8001578:	b2db      	uxtb	r3, r3
 800157a:	2b00      	cmp	r3, #0
 800157c:	d001      	beq.n	8001582 <automation_load_rules+0x126>
		return false;
 800157e:	2300      	movs	r3, #0
 8001580:	e042      	b.n	8001608 <automation_load_rules+0x1ac>
	}

	// Compute CRC16
	uint8_t crc_buffer[sizeof(saved_count) + MAX_RULES * sizeof(LogicRule)];
	memcpy(crc_buffer, &saved_count, sizeof(saved_count));
 8001582:	f8b7 2588 	ldrh.w	r2, [r7, #1416]	@ 0x588
 8001586:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 800158a:	f2a3 538c 	subw	r3, r3, #1420	@ 0x58c
 800158e:	801a      	strh	r2, [r3, #0]
	memcpy(crc_buffer + sizeof(saved_count), temp_rules, saved_count * sizeof(LogicRule));
 8001590:	1d3b      	adds	r3, r7, #4
 8001592:	3302      	adds	r3, #2
 8001594:	f8b7 2588 	ldrh.w	r2, [r7, #1416]	@ 0x588
 8001598:	4611      	mov	r1, r2
 800159a:	2216      	movs	r2, #22
 800159c:	fb01 f202 	mul.w	r2, r1, r2
 80015a0:	f507 7132 	add.w	r1, r7, #712	@ 0x2c8
 80015a4:	4618      	mov	r0, r3
 80015a6:	f010 fcc0 	bl	8011f2a <memcpy>

	uint16_t computed_crc = modbus_crc16(crc_buffer, sizeof(saved_count) + saved_count * sizeof(LogicRule));
 80015aa:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 80015ae:	461a      	mov	r2, r3
 80015b0:	0092      	lsls	r2, r2, #2
 80015b2:	441a      	add	r2, r3
 80015b4:	0052      	lsls	r2, r2, #1
 80015b6:	4413      	add	r3, r2
 80015b8:	005b      	lsls	r3, r3, #1
 80015ba:	b29b      	uxth	r3, r3
 80015bc:	3302      	adds	r3, #2
 80015be:	b29a      	uxth	r2, r3
 80015c0:	1d3b      	adds	r3, r7, #4
 80015c2:	4611      	mov	r1, r2
 80015c4:	4618      	mov	r0, r3
 80015c6:	f002 ff65 	bl	8004494 <modbus_crc16>
 80015ca:	4603      	mov	r3, r0
 80015cc:	f8a7 358c 	strh.w	r3, [r7, #1420]	@ 0x58c

	if (computed_crc != stored_crc) {
 80015d0:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 80015d4:	f2a3 23ca 	subw	r3, r3, #714	@ 0x2ca
 80015d8:	881b      	ldrh	r3, [r3, #0]
 80015da:	f8b7 258c 	ldrh.w	r2, [r7, #1420]	@ 0x58c
 80015de:	429a      	cmp	r2, r3
 80015e0:	d001      	beq.n	80015e6 <automation_load_rules+0x18a>
		return false;
 80015e2:	2300      	movs	r3, #0
 80015e4:	e010      	b.n	8001608 <automation_load_rules+0x1ac>
	}


	// All valid, so use these rules
	memcpy(rules, temp_rules, saved_count * sizeof(LogicRule));
 80015e6:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 80015ea:	461a      	mov	r2, r3
 80015ec:	2316      	movs	r3, #22
 80015ee:	fb03 f202 	mul.w	r2, r3, r2
 80015f2:	f507 7332 	add.w	r3, r7, #712	@ 0x2c8
 80015f6:	4619      	mov	r1, r3
 80015f8:	4807      	ldr	r0, [pc, #28]	@ (8001618 <automation_load_rules+0x1bc>)
 80015fa:	f010 fc96 	bl	8011f2a <memcpy>
	rule_count = saved_count;
 80015fe:	f8b7 2588 	ldrh.w	r2, [r7, #1416]	@ 0x588
 8001602:	4b04      	ldr	r3, [pc, #16]	@ (8001614 <automation_load_rules+0x1b8>)
 8001604:	801a      	strh	r2, [r3, #0]
	return true;
 8001606:	2301      	movs	r3, #1
}
 8001608:	4618      	mov	r0, r3
 800160a:	f507 67b2 	add.w	r7, r7, #1424	@ 0x590
 800160e:	46bd      	mov	sp, r7
 8001610:	bd80      	pop	{r7, pc}
 8001612:	bf00      	nop
 8001614:	20000644 	.word	0x20000644
 8001618:	20000384 	.word	0x20000384

0800161c <display_Setup>:

// Variables
uint16_t currentPage = 0;
uint16_t endPage = 4;

void display_Setup() {
 800161c:	b580      	push	{r7, lr}
 800161e:	af00      	add	r7, sp, #0
	// Initialise SSD1306
	ssd1306_Init();
 8001620:	f000 fca6 	bl	8001f70 <ssd1306_Init>
}
 8001624:	bf00      	nop
 8001626:	bd80      	pop	{r7, pc}

08001628 <display_Boot>:

void display_Boot(void) {
 8001628:	b580      	push	{r7, lr}
 800162a:	b082      	sub	sp, #8
 800162c:	af02      	add	r7, sp, #8
	ssd1306_Fill(Black);
 800162e:	2000      	movs	r0, #0
 8001630:	f000 fd08 	bl	8002044 <ssd1306_Fill>
	ssd1306_SetCursor(10, 20);
 8001634:	2114      	movs	r1, #20
 8001636:	200a      	movs	r0, #10
 8001638:	f000 fe50 	bl	80022dc <ssd1306_SetCursor>
	ssd1306_WriteString("PLC by DJ", Font_11x18, White);
 800163c:	4b0b      	ldr	r3, [pc, #44]	@ (800166c <display_Boot+0x44>)
 800163e:	2201      	movs	r2, #1
 8001640:	9200      	str	r2, [sp, #0]
 8001642:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001644:	480a      	ldr	r0, [pc, #40]	@ (8001670 <display_Boot+0x48>)
 8001646:	f000 fe23 	bl	8002290 <ssd1306_WriteString>
	ssd1306_SetCursor(25, 45);
 800164a:	212d      	movs	r1, #45	@ 0x2d
 800164c:	2019      	movs	r0, #25
 800164e:	f000 fe45 	bl	80022dc <ssd1306_SetCursor>
	ssd1306_WriteString("Booting...", Font_7x10, White);
 8001652:	4b08      	ldr	r3, [pc, #32]	@ (8001674 <display_Boot+0x4c>)
 8001654:	2201      	movs	r2, #1
 8001656:	9200      	str	r2, [sp, #0]
 8001658:	cb0e      	ldmia	r3, {r1, r2, r3}
 800165a:	4807      	ldr	r0, [pc, #28]	@ (8001678 <display_Boot+0x50>)
 800165c:	f000 fe18 	bl	8002290 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8001660:	f000 fd08 	bl	8002074 <ssd1306_UpdateScreen>
}
 8001664:	bf00      	nop
 8001666:	46bd      	mov	sp, r7
 8001668:	bd80      	pop	{r7, pc}
 800166a:	bf00      	nop
 800166c:	08015c58 	.word	0x08015c58
 8001670:	08013fa8 	.word	0x08013fa8
 8001674:	08015c4c 	.word	0x08015c4c
 8001678:	08013fb4 	.word	0x08013fb4

0800167c <display_StatusPage>:

void display_StatusPage(void) {
 800167c:	b580      	push	{r7, lr}
 800167e:	b08c      	sub	sp, #48	@ 0x30
 8001680:	af02      	add	r7, sp, #8
	char buf[32]; // buffer for formatted strings
	switch(currentPage) {
 8001682:	4bb2      	ldr	r3, [pc, #712]	@ (800194c <display_StatusPage+0x2d0>)
 8001684:	881b      	ldrh	r3, [r3, #0]
 8001686:	2b04      	cmp	r3, #4
 8001688:	f200 821e 	bhi.w	8001ac8 <display_StatusPage+0x44c>
 800168c:	a201      	add	r2, pc, #4	@ (adr r2, 8001694 <display_StatusPage+0x18>)
 800168e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001692:	bf00      	nop
 8001694:	080016a9 	.word	0x080016a9
 8001698:	0800177f 	.word	0x0800177f
 800169c:	08001865 	.word	0x08001865
 80016a0:	08001991 	.word	0x08001991
 80016a4:	08001a03 	.word	0x08001a03
		case 0:
			ssd1306_Fill(Black);
 80016a8:	2000      	movs	r0, #0
 80016aa:	f000 fccb 	bl	8002044 <ssd1306_Fill>
			ssd1306_SetCursor(25, 0);
 80016ae:	2100      	movs	r1, #0
 80016b0:	2019      	movs	r0, #25
 80016b2:	f000 fe13 	bl	80022dc <ssd1306_SetCursor>
			ssd1306_WriteString("Status", Font_11x18, White);
 80016b6:	4ba6      	ldr	r3, [pc, #664]	@ (8001950 <display_StatusPage+0x2d4>)
 80016b8:	2201      	movs	r2, #1
 80016ba:	9200      	str	r2, [sp, #0]
 80016bc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80016be:	48a5      	ldr	r0, [pc, #660]	@ (8001954 <display_StatusPage+0x2d8>)
 80016c0:	f000 fde6 	bl	8002290 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 80016c4:	2119      	movs	r1, #25
 80016c6:	2002      	movs	r0, #2
 80016c8:	f000 fe08 	bl	80022dc <ssd1306_SetCursor>
			sprintf(buf, "Slave Addr: 0x%02X", modbusGetSlaveAddress());
 80016cc:	f002 ff76 	bl	80045bc <modbusGetSlaveAddress>
 80016d0:	4603      	mov	r3, r0
 80016d2:	461a      	mov	r2, r3
 80016d4:	1d3b      	adds	r3, r7, #4
 80016d6:	49a0      	ldr	r1, [pc, #640]	@ (8001958 <display_StatusPage+0x2dc>)
 80016d8:	4618      	mov	r0, r3
 80016da:	f010 fb27 	bl	8011d2c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80016de:	4b9f      	ldr	r3, [pc, #636]	@ (800195c <display_StatusPage+0x2e0>)
 80016e0:	1d38      	adds	r0, r7, #4
 80016e2:	2201      	movs	r2, #1
 80016e4:	9200      	str	r2, [sp, #0]
 80016e6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80016e8:	f000 fdd2 	bl	8002290 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 80016ec:	2128      	movs	r1, #40	@ 0x28
 80016ee:	2002      	movs	r0, #2
 80016f0:	f000 fdf4 	bl	80022dc <ssd1306_SetCursor>
			float voltage = INA226_ReadBusVoltage();
 80016f4:	f000 fbce 	bl	8001e94 <INA226_ReadBusVoltage>
 80016f8:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
			if (voltage > 10) sprintf(buf, "Supply: %.1fV", voltage); // only 1dp will fit
 80016fc:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001700:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001704:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001708:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800170c:	dd09      	ble.n	8001722 <display_StatusPage+0xa6>
 800170e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001710:	f7fe ff42 	bl	8000598 <__aeabi_f2d>
 8001714:	4602      	mov	r2, r0
 8001716:	460b      	mov	r3, r1
 8001718:	1d38      	adds	r0, r7, #4
 800171a:	4991      	ldr	r1, [pc, #580]	@ (8001960 <display_StatusPage+0x2e4>)
 800171c:	f010 fb06 	bl	8011d2c <siprintf>
 8001720:	e008      	b.n	8001734 <display_StatusPage+0xb8>
			else sprintf(buf, "Supply: %.2fV", voltage); // 2dp will fit
 8001722:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001724:	f7fe ff38 	bl	8000598 <__aeabi_f2d>
 8001728:	4602      	mov	r2, r0
 800172a:	460b      	mov	r3, r1
 800172c:	1d38      	adds	r0, r7, #4
 800172e:	498d      	ldr	r1, [pc, #564]	@ (8001964 <display_StatusPage+0x2e8>)
 8001730:	f010 fafc 	bl	8011d2c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001734:	4b89      	ldr	r3, [pc, #548]	@ (800195c <display_StatusPage+0x2e0>)
 8001736:	1d38      	adds	r0, r7, #4
 8001738:	2201      	movs	r2, #1
 800173a:	9200      	str	r2, [sp, #0]
 800173c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800173e:	f000 fda7 	bl	8002290 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 55);
 8001742:	2137      	movs	r1, #55	@ 0x37
 8001744:	2002      	movs	r0, #2
 8001746:	f000 fdc9 	bl	80022dc <ssd1306_SetCursor>
			sprintf(buf, "Current: %.0fmA", INA226_ReadCurrent() * 1000);
 800174a:	f000 fbc3 	bl	8001ed4 <INA226_ReadCurrent>
 800174e:	eef0 7a40 	vmov.f32	s15, s0
 8001752:	ed9f 7a85 	vldr	s14, [pc, #532]	@ 8001968 <display_StatusPage+0x2ec>
 8001756:	ee67 7a87 	vmul.f32	s15, s15, s14
 800175a:	ee17 0a90 	vmov	r0, s15
 800175e:	f7fe ff1b 	bl	8000598 <__aeabi_f2d>
 8001762:	4602      	mov	r2, r0
 8001764:	460b      	mov	r3, r1
 8001766:	1d38      	adds	r0, r7, #4
 8001768:	4980      	ldr	r1, [pc, #512]	@ (800196c <display_StatusPage+0x2f0>)
 800176a:	f010 fadf 	bl	8011d2c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 800176e:	4b7b      	ldr	r3, [pc, #492]	@ (800195c <display_StatusPage+0x2e0>)
 8001770:	1d38      	adds	r0, r7, #4
 8001772:	2201      	movs	r2, #1
 8001774:	9200      	str	r2, [sp, #0]
 8001776:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001778:	f000 fd8a 	bl	8002290 <ssd1306_WriteString>
			break;
 800177c:	e1a4      	b.n	8001ac8 <display_StatusPage+0x44c>
		case 1:
			ssd1306_Fill(Black);
 800177e:	2000      	movs	r0, #0
 8001780:	f000 fc60 	bl	8002044 <ssd1306_Fill>
			ssd1306_SetCursor(30, 0);
 8001784:	2100      	movs	r1, #0
 8001786:	201e      	movs	r0, #30
 8001788:	f000 fda8 	bl	80022dc <ssd1306_SetCursor>
			ssd1306_WriteString("Coils", Font_11x18, White);
 800178c:	4b70      	ldr	r3, [pc, #448]	@ (8001950 <display_StatusPage+0x2d4>)
 800178e:	2201      	movs	r2, #1
 8001790:	9200      	str	r2, [sp, #0]
 8001792:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001794:	4876      	ldr	r0, [pc, #472]	@ (8001970 <display_StatusPage+0x2f4>)
 8001796:	f000 fd7b 	bl	8002290 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 800179a:	2119      	movs	r1, #25
 800179c:	2002      	movs	r0, #2
 800179e:	f000 fd9d 	bl	80022dc <ssd1306_SetCursor>
			sprintf(buf, "0: %s", io_coil_read(0) ? "ON" : "OFF");
 80017a2:	2000      	movs	r0, #0
 80017a4:	f000 fe38 	bl	8002418 <io_coil_read>
 80017a8:	4603      	mov	r3, r0
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d001      	beq.n	80017b2 <display_StatusPage+0x136>
 80017ae:	4a71      	ldr	r2, [pc, #452]	@ (8001974 <display_StatusPage+0x2f8>)
 80017b0:	e000      	b.n	80017b4 <display_StatusPage+0x138>
 80017b2:	4a71      	ldr	r2, [pc, #452]	@ (8001978 <display_StatusPage+0x2fc>)
 80017b4:	1d3b      	adds	r3, r7, #4
 80017b6:	4971      	ldr	r1, [pc, #452]	@ (800197c <display_StatusPage+0x300>)
 80017b8:	4618      	mov	r0, r3
 80017ba:	f010 fab7 	bl	8011d2c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80017be:	4b67      	ldr	r3, [pc, #412]	@ (800195c <display_StatusPage+0x2e0>)
 80017c0:	1d38      	adds	r0, r7, #4
 80017c2:	2201      	movs	r2, #1
 80017c4:	9200      	str	r2, [sp, #0]
 80017c6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80017c8:	f000 fd62 	bl	8002290 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 80017cc:	2128      	movs	r1, #40	@ 0x28
 80017ce:	2002      	movs	r0, #2
 80017d0:	f000 fd84 	bl	80022dc <ssd1306_SetCursor>
			sprintf(buf, "1: %s", io_coil_read(1) ? "ON" : "OFF");
 80017d4:	2001      	movs	r0, #1
 80017d6:	f000 fe1f 	bl	8002418 <io_coil_read>
 80017da:	4603      	mov	r3, r0
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d001      	beq.n	80017e4 <display_StatusPage+0x168>
 80017e0:	4a64      	ldr	r2, [pc, #400]	@ (8001974 <display_StatusPage+0x2f8>)
 80017e2:	e000      	b.n	80017e6 <display_StatusPage+0x16a>
 80017e4:	4a64      	ldr	r2, [pc, #400]	@ (8001978 <display_StatusPage+0x2fc>)
 80017e6:	1d3b      	adds	r3, r7, #4
 80017e8:	4965      	ldr	r1, [pc, #404]	@ (8001980 <display_StatusPage+0x304>)
 80017ea:	4618      	mov	r0, r3
 80017ec:	f010 fa9e 	bl	8011d2c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80017f0:	4b5a      	ldr	r3, [pc, #360]	@ (800195c <display_StatusPage+0x2e0>)
 80017f2:	1d38      	adds	r0, r7, #4
 80017f4:	2201      	movs	r2, #1
 80017f6:	9200      	str	r2, [sp, #0]
 80017f8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80017fa:	f000 fd49 	bl	8002290 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 25);
 80017fe:	2119      	movs	r1, #25
 8001800:	203c      	movs	r0, #60	@ 0x3c
 8001802:	f000 fd6b 	bl	80022dc <ssd1306_SetCursor>
			sprintf(buf, "2: %s", io_coil_read(2) ? "ON" : "OFF");
 8001806:	2002      	movs	r0, #2
 8001808:	f000 fe06 	bl	8002418 <io_coil_read>
 800180c:	4603      	mov	r3, r0
 800180e:	2b00      	cmp	r3, #0
 8001810:	d001      	beq.n	8001816 <display_StatusPage+0x19a>
 8001812:	4a58      	ldr	r2, [pc, #352]	@ (8001974 <display_StatusPage+0x2f8>)
 8001814:	e000      	b.n	8001818 <display_StatusPage+0x19c>
 8001816:	4a58      	ldr	r2, [pc, #352]	@ (8001978 <display_StatusPage+0x2fc>)
 8001818:	1d3b      	adds	r3, r7, #4
 800181a:	495a      	ldr	r1, [pc, #360]	@ (8001984 <display_StatusPage+0x308>)
 800181c:	4618      	mov	r0, r3
 800181e:	f010 fa85 	bl	8011d2c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001822:	4b4e      	ldr	r3, [pc, #312]	@ (800195c <display_StatusPage+0x2e0>)
 8001824:	1d38      	adds	r0, r7, #4
 8001826:	2201      	movs	r2, #1
 8001828:	9200      	str	r2, [sp, #0]
 800182a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800182c:	f000 fd30 	bl	8002290 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 40);
 8001830:	2128      	movs	r1, #40	@ 0x28
 8001832:	203c      	movs	r0, #60	@ 0x3c
 8001834:	f000 fd52 	bl	80022dc <ssd1306_SetCursor>
			sprintf(buf, "3: %s", io_coil_read(3) ? "ON" : "OFF");
 8001838:	2003      	movs	r0, #3
 800183a:	f000 fded 	bl	8002418 <io_coil_read>
 800183e:	4603      	mov	r3, r0
 8001840:	2b00      	cmp	r3, #0
 8001842:	d001      	beq.n	8001848 <display_StatusPage+0x1cc>
 8001844:	4a4b      	ldr	r2, [pc, #300]	@ (8001974 <display_StatusPage+0x2f8>)
 8001846:	e000      	b.n	800184a <display_StatusPage+0x1ce>
 8001848:	4a4b      	ldr	r2, [pc, #300]	@ (8001978 <display_StatusPage+0x2fc>)
 800184a:	1d3b      	adds	r3, r7, #4
 800184c:	494e      	ldr	r1, [pc, #312]	@ (8001988 <display_StatusPage+0x30c>)
 800184e:	4618      	mov	r0, r3
 8001850:	f010 fa6c 	bl	8011d2c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001854:	4b41      	ldr	r3, [pc, #260]	@ (800195c <display_StatusPage+0x2e0>)
 8001856:	1d38      	adds	r0, r7, #4
 8001858:	2201      	movs	r2, #1
 800185a:	9200      	str	r2, [sp, #0]
 800185c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800185e:	f000 fd17 	bl	8002290 <ssd1306_WriteString>
			break;
 8001862:	e131      	b.n	8001ac8 <display_StatusPage+0x44c>
		case 2:
			ssd1306_Fill(Black);
 8001864:	2000      	movs	r0, #0
 8001866:	f000 fbed 	bl	8002044 <ssd1306_Fill>
			ssd1306_SetCursor(4, 0);
 800186a:	2100      	movs	r1, #0
 800186c:	2004      	movs	r0, #4
 800186e:	f000 fd35 	bl	80022dc <ssd1306_SetCursor>
			ssd1306_WriteString("Discrete In", Font_11x18, White);
 8001872:	4b37      	ldr	r3, [pc, #220]	@ (8001950 <display_StatusPage+0x2d4>)
 8001874:	2201      	movs	r2, #1
 8001876:	9200      	str	r2, [sp, #0]
 8001878:	cb0e      	ldmia	r3, {r1, r2, r3}
 800187a:	4844      	ldr	r0, [pc, #272]	@ (800198c <display_StatusPage+0x310>)
 800187c:	f000 fd08 	bl	8002290 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001880:	2119      	movs	r1, #25
 8001882:	2002      	movs	r0, #2
 8001884:	f000 fd2a 	bl	80022dc <ssd1306_SetCursor>
			sprintf(buf, "0: %s", io_discrete_in_read(0) ? "ON" : "OFF");
 8001888:	2000      	movs	r0, #0
 800188a:	f000 fe6f 	bl	800256c <io_discrete_in_read>
 800188e:	4603      	mov	r3, r0
 8001890:	2b00      	cmp	r3, #0
 8001892:	d001      	beq.n	8001898 <display_StatusPage+0x21c>
 8001894:	4a37      	ldr	r2, [pc, #220]	@ (8001974 <display_StatusPage+0x2f8>)
 8001896:	e000      	b.n	800189a <display_StatusPage+0x21e>
 8001898:	4a37      	ldr	r2, [pc, #220]	@ (8001978 <display_StatusPage+0x2fc>)
 800189a:	1d3b      	adds	r3, r7, #4
 800189c:	4937      	ldr	r1, [pc, #220]	@ (800197c <display_StatusPage+0x300>)
 800189e:	4618      	mov	r0, r3
 80018a0:	f010 fa44 	bl	8011d2c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80018a4:	4b2d      	ldr	r3, [pc, #180]	@ (800195c <display_StatusPage+0x2e0>)
 80018a6:	1d38      	adds	r0, r7, #4
 80018a8:	2201      	movs	r2, #1
 80018aa:	9200      	str	r2, [sp, #0]
 80018ac:	cb0e      	ldmia	r3, {r1, r2, r3}
 80018ae:	f000 fcef 	bl	8002290 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 80018b2:	2128      	movs	r1, #40	@ 0x28
 80018b4:	2002      	movs	r0, #2
 80018b6:	f000 fd11 	bl	80022dc <ssd1306_SetCursor>
			sprintf(buf, "1: %s", io_discrete_in_read(1) ? "ON" : "OFF");
 80018ba:	2001      	movs	r0, #1
 80018bc:	f000 fe56 	bl	800256c <io_discrete_in_read>
 80018c0:	4603      	mov	r3, r0
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d001      	beq.n	80018ca <display_StatusPage+0x24e>
 80018c6:	4a2b      	ldr	r2, [pc, #172]	@ (8001974 <display_StatusPage+0x2f8>)
 80018c8:	e000      	b.n	80018cc <display_StatusPage+0x250>
 80018ca:	4a2b      	ldr	r2, [pc, #172]	@ (8001978 <display_StatusPage+0x2fc>)
 80018cc:	1d3b      	adds	r3, r7, #4
 80018ce:	492c      	ldr	r1, [pc, #176]	@ (8001980 <display_StatusPage+0x304>)
 80018d0:	4618      	mov	r0, r3
 80018d2:	f010 fa2b 	bl	8011d2c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80018d6:	4b21      	ldr	r3, [pc, #132]	@ (800195c <display_StatusPage+0x2e0>)
 80018d8:	1d38      	adds	r0, r7, #4
 80018da:	2201      	movs	r2, #1
 80018dc:	9200      	str	r2, [sp, #0]
 80018de:	cb0e      	ldmia	r3, {r1, r2, r3}
 80018e0:	f000 fcd6 	bl	8002290 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 25);
 80018e4:	2119      	movs	r1, #25
 80018e6:	203c      	movs	r0, #60	@ 0x3c
 80018e8:	f000 fcf8 	bl	80022dc <ssd1306_SetCursor>
			sprintf(buf, "2: %s", io_discrete_in_read(2) ? "ON" : "OFF");
 80018ec:	2002      	movs	r0, #2
 80018ee:	f000 fe3d 	bl	800256c <io_discrete_in_read>
 80018f2:	4603      	mov	r3, r0
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d001      	beq.n	80018fc <display_StatusPage+0x280>
 80018f8:	4a1e      	ldr	r2, [pc, #120]	@ (8001974 <display_StatusPage+0x2f8>)
 80018fa:	e000      	b.n	80018fe <display_StatusPage+0x282>
 80018fc:	4a1e      	ldr	r2, [pc, #120]	@ (8001978 <display_StatusPage+0x2fc>)
 80018fe:	1d3b      	adds	r3, r7, #4
 8001900:	4920      	ldr	r1, [pc, #128]	@ (8001984 <display_StatusPage+0x308>)
 8001902:	4618      	mov	r0, r3
 8001904:	f010 fa12 	bl	8011d2c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001908:	4b14      	ldr	r3, [pc, #80]	@ (800195c <display_StatusPage+0x2e0>)
 800190a:	1d38      	adds	r0, r7, #4
 800190c:	2201      	movs	r2, #1
 800190e:	9200      	str	r2, [sp, #0]
 8001910:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001912:	f000 fcbd 	bl	8002290 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 40);
 8001916:	2128      	movs	r1, #40	@ 0x28
 8001918:	203c      	movs	r0, #60	@ 0x3c
 800191a:	f000 fcdf 	bl	80022dc <ssd1306_SetCursor>
			sprintf(buf, "3: %s", io_discrete_in_read(3) ? "ON" : "OFF");
 800191e:	2003      	movs	r0, #3
 8001920:	f000 fe24 	bl	800256c <io_discrete_in_read>
 8001924:	4603      	mov	r3, r0
 8001926:	2b00      	cmp	r3, #0
 8001928:	d001      	beq.n	800192e <display_StatusPage+0x2b2>
 800192a:	4a12      	ldr	r2, [pc, #72]	@ (8001974 <display_StatusPage+0x2f8>)
 800192c:	e000      	b.n	8001930 <display_StatusPage+0x2b4>
 800192e:	4a12      	ldr	r2, [pc, #72]	@ (8001978 <display_StatusPage+0x2fc>)
 8001930:	1d3b      	adds	r3, r7, #4
 8001932:	4915      	ldr	r1, [pc, #84]	@ (8001988 <display_StatusPage+0x30c>)
 8001934:	4618      	mov	r0, r3
 8001936:	f010 f9f9 	bl	8011d2c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 800193a:	4b08      	ldr	r3, [pc, #32]	@ (800195c <display_StatusPage+0x2e0>)
 800193c:	1d38      	adds	r0, r7, #4
 800193e:	2201      	movs	r2, #1
 8001940:	9200      	str	r2, [sp, #0]
 8001942:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001944:	f000 fca4 	bl	8002290 <ssd1306_WriteString>
			break;
 8001948:	e0be      	b.n	8001ac8 <display_StatusPage+0x44c>
 800194a:	bf00      	nop
 800194c:	20000646 	.word	0x20000646
 8001950:	08015c58 	.word	0x08015c58
 8001954:	08013fc0 	.word	0x08013fc0
 8001958:	08013fc8 	.word	0x08013fc8
 800195c:	08015c40 	.word	0x08015c40
 8001960:	08013fdc 	.word	0x08013fdc
 8001964:	08013fec 	.word	0x08013fec
 8001968:	447a0000 	.word	0x447a0000
 800196c:	08013ffc 	.word	0x08013ffc
 8001970:	0801400c 	.word	0x0801400c
 8001974:	08014014 	.word	0x08014014
 8001978:	08014018 	.word	0x08014018
 800197c:	0801401c 	.word	0x0801401c
 8001980:	08014024 	.word	0x08014024
 8001984:	0801402c 	.word	0x0801402c
 8001988:	08014034 	.word	0x08014034
 800198c:	0801403c 	.word	0x0801403c
		case 3:
			ssd1306_Fill(Black);
 8001990:	2000      	movs	r0, #0
 8001992:	f000 fb57 	bl	8002044 <ssd1306_Fill>
			ssd1306_SetCursor(2, 0);
 8001996:	2100      	movs	r1, #0
 8001998:	2002      	movs	r0, #2
 800199a:	f000 fc9f 	bl	80022dc <ssd1306_SetCursor>
			ssd1306_WriteString("Holding Reg", Font_11x18, White);
 800199e:	4b57      	ldr	r3, [pc, #348]	@ (8001afc <display_StatusPage+0x480>)
 80019a0:	2201      	movs	r2, #1
 80019a2:	9200      	str	r2, [sp, #0]
 80019a4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80019a6:	4856      	ldr	r0, [pc, #344]	@ (8001b00 <display_StatusPage+0x484>)
 80019a8:	f000 fc72 	bl	8002290 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 80019ac:	2119      	movs	r1, #25
 80019ae:	2002      	movs	r0, #2
 80019b0:	f000 fc94 	bl	80022dc <ssd1306_SetCursor>
			sprintf(buf, "0: %d", io_holding_reg_read(0));
 80019b4:	2000      	movs	r0, #0
 80019b6:	f000 fe61 	bl	800267c <io_holding_reg_read>
 80019ba:	4603      	mov	r3, r0
 80019bc:	461a      	mov	r2, r3
 80019be:	1d3b      	adds	r3, r7, #4
 80019c0:	4950      	ldr	r1, [pc, #320]	@ (8001b04 <display_StatusPage+0x488>)
 80019c2:	4618      	mov	r0, r3
 80019c4:	f010 f9b2 	bl	8011d2c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80019c8:	4b4f      	ldr	r3, [pc, #316]	@ (8001b08 <display_StatusPage+0x48c>)
 80019ca:	1d38      	adds	r0, r7, #4
 80019cc:	2201      	movs	r2, #1
 80019ce:	9200      	str	r2, [sp, #0]
 80019d0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80019d2:	f000 fc5d 	bl	8002290 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 80019d6:	2128      	movs	r1, #40	@ 0x28
 80019d8:	2002      	movs	r0, #2
 80019da:	f000 fc7f 	bl	80022dc <ssd1306_SetCursor>
			sprintf(buf, "1: %d", io_holding_reg_read(1));
 80019de:	2001      	movs	r0, #1
 80019e0:	f000 fe4c 	bl	800267c <io_holding_reg_read>
 80019e4:	4603      	mov	r3, r0
 80019e6:	461a      	mov	r2, r3
 80019e8:	1d3b      	adds	r3, r7, #4
 80019ea:	4948      	ldr	r1, [pc, #288]	@ (8001b0c <display_StatusPage+0x490>)
 80019ec:	4618      	mov	r0, r3
 80019ee:	f010 f99d 	bl	8011d2c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80019f2:	4b45      	ldr	r3, [pc, #276]	@ (8001b08 <display_StatusPage+0x48c>)
 80019f4:	1d38      	adds	r0, r7, #4
 80019f6:	2201      	movs	r2, #1
 80019f8:	9200      	str	r2, [sp, #0]
 80019fa:	cb0e      	ldmia	r3, {r1, r2, r3}
 80019fc:	f000 fc48 	bl	8002290 <ssd1306_WriteString>
			ssd1306_WriteString(buf, Font_6x8, White);

			ssd1306_SetCursor(60, 40);
			sprintf(buf, "3: %d", io_holding_reg_read(3));
			ssd1306_WriteString(buf, Font_6x8, White);*/
			break;
 8001a00:	e062      	b.n	8001ac8 <display_StatusPage+0x44c>
		case 4:
			ssd1306_Fill(Black);
 8001a02:	2000      	movs	r0, #0
 8001a04:	f000 fb1e 	bl	8002044 <ssd1306_Fill>
			ssd1306_SetCursor(12, 0);
 8001a08:	2100      	movs	r1, #0
 8001a0a:	200c      	movs	r0, #12
 8001a0c:	f000 fc66 	bl	80022dc <ssd1306_SetCursor>
			ssd1306_WriteString("Input Reg", Font_11x18, White);
 8001a10:	4b3a      	ldr	r3, [pc, #232]	@ (8001afc <display_StatusPage+0x480>)
 8001a12:	2201      	movs	r2, #1
 8001a14:	9200      	str	r2, [sp, #0]
 8001a16:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a18:	483d      	ldr	r0, [pc, #244]	@ (8001b10 <display_StatusPage+0x494>)
 8001a1a:	f000 fc39 	bl	8002290 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001a1e:	2119      	movs	r1, #25
 8001a20:	2002      	movs	r0, #2
 8001a22:	f000 fc5b 	bl	80022dc <ssd1306_SetCursor>
			sprintf(buf, "0: %d", io_input_reg_read(0));
 8001a26:	2000      	movs	r0, #0
 8001a28:	f000 fee0 	bl	80027ec <io_input_reg_read>
 8001a2c:	4603      	mov	r3, r0
 8001a2e:	461a      	mov	r2, r3
 8001a30:	1d3b      	adds	r3, r7, #4
 8001a32:	4934      	ldr	r1, [pc, #208]	@ (8001b04 <display_StatusPage+0x488>)
 8001a34:	4618      	mov	r0, r3
 8001a36:	f010 f979 	bl	8011d2c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001a3a:	4b33      	ldr	r3, [pc, #204]	@ (8001b08 <display_StatusPage+0x48c>)
 8001a3c:	1d38      	adds	r0, r7, #4
 8001a3e:	2201      	movs	r2, #1
 8001a40:	9200      	str	r2, [sp, #0]
 8001a42:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a44:	f000 fc24 	bl	8002290 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001a48:	2128      	movs	r1, #40	@ 0x28
 8001a4a:	2002      	movs	r0, #2
 8001a4c:	f000 fc46 	bl	80022dc <ssd1306_SetCursor>
			sprintf(buf, "1: %d", io_input_reg_read(1));
 8001a50:	2001      	movs	r0, #1
 8001a52:	f000 fecb 	bl	80027ec <io_input_reg_read>
 8001a56:	4603      	mov	r3, r0
 8001a58:	461a      	mov	r2, r3
 8001a5a:	1d3b      	adds	r3, r7, #4
 8001a5c:	492b      	ldr	r1, [pc, #172]	@ (8001b0c <display_StatusPage+0x490>)
 8001a5e:	4618      	mov	r0, r3
 8001a60:	f010 f964 	bl	8011d2c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001a64:	4b28      	ldr	r3, [pc, #160]	@ (8001b08 <display_StatusPage+0x48c>)
 8001a66:	1d38      	adds	r0, r7, #4
 8001a68:	2201      	movs	r2, #1
 8001a6a:	9200      	str	r2, [sp, #0]
 8001a6c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a6e:	f000 fc0f 	bl	8002290 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 25);
 8001a72:	2119      	movs	r1, #25
 8001a74:	203c      	movs	r0, #60	@ 0x3c
 8001a76:	f000 fc31 	bl	80022dc <ssd1306_SetCursor>
			sprintf(buf, "2: %d", io_input_reg_read(2));
 8001a7a:	2002      	movs	r0, #2
 8001a7c:	f000 feb6 	bl	80027ec <io_input_reg_read>
 8001a80:	4603      	mov	r3, r0
 8001a82:	461a      	mov	r2, r3
 8001a84:	1d3b      	adds	r3, r7, #4
 8001a86:	4923      	ldr	r1, [pc, #140]	@ (8001b14 <display_StatusPage+0x498>)
 8001a88:	4618      	mov	r0, r3
 8001a8a:	f010 f94f 	bl	8011d2c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001a8e:	4b1e      	ldr	r3, [pc, #120]	@ (8001b08 <display_StatusPage+0x48c>)
 8001a90:	1d38      	adds	r0, r7, #4
 8001a92:	2201      	movs	r2, #1
 8001a94:	9200      	str	r2, [sp, #0]
 8001a96:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a98:	f000 fbfa 	bl	8002290 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 40);
 8001a9c:	2128      	movs	r1, #40	@ 0x28
 8001a9e:	203c      	movs	r0, #60	@ 0x3c
 8001aa0:	f000 fc1c 	bl	80022dc <ssd1306_SetCursor>
			sprintf(buf, "3: %d", io_input_reg_read(3));
 8001aa4:	2003      	movs	r0, #3
 8001aa6:	f000 fea1 	bl	80027ec <io_input_reg_read>
 8001aaa:	4603      	mov	r3, r0
 8001aac:	461a      	mov	r2, r3
 8001aae:	1d3b      	adds	r3, r7, #4
 8001ab0:	4919      	ldr	r1, [pc, #100]	@ (8001b18 <display_StatusPage+0x49c>)
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	f010 f93a 	bl	8011d2c <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001ab8:	4b13      	ldr	r3, [pc, #76]	@ (8001b08 <display_StatusPage+0x48c>)
 8001aba:	1d38      	adds	r0, r7, #4
 8001abc:	2201      	movs	r2, #1
 8001abe:	9200      	str	r2, [sp, #0]
 8001ac0:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001ac2:	f000 fbe5 	bl	8002290 <ssd1306_WriteString>
			break;
 8001ac6:	bf00      	nop
	}

	ssd1306_SetCursor(110, 56);
 8001ac8:	2138      	movs	r1, #56	@ 0x38
 8001aca:	206e      	movs	r0, #110	@ 0x6e
 8001acc:	f000 fc06 	bl	80022dc <ssd1306_SetCursor>
	sprintf(buf, "%d/%d", currentPage, endPage);
 8001ad0:	4b12      	ldr	r3, [pc, #72]	@ (8001b1c <display_StatusPage+0x4a0>)
 8001ad2:	881b      	ldrh	r3, [r3, #0]
 8001ad4:	461a      	mov	r2, r3
 8001ad6:	4b12      	ldr	r3, [pc, #72]	@ (8001b20 <display_StatusPage+0x4a4>)
 8001ad8:	881b      	ldrh	r3, [r3, #0]
 8001ada:	1d38      	adds	r0, r7, #4
 8001adc:	4911      	ldr	r1, [pc, #68]	@ (8001b24 <display_StatusPage+0x4a8>)
 8001ade:	f010 f925 	bl	8011d2c <siprintf>
	ssd1306_WriteString(buf, Font_6x8, White);
 8001ae2:	4b09      	ldr	r3, [pc, #36]	@ (8001b08 <display_StatusPage+0x48c>)
 8001ae4:	1d38      	adds	r0, r7, #4
 8001ae6:	2201      	movs	r2, #1
 8001ae8:	9200      	str	r2, [sp, #0]
 8001aea:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001aec:	f000 fbd0 	bl	8002290 <ssd1306_WriteString>

	ssd1306_UpdateScreen();
 8001af0:	f000 fac0 	bl	8002074 <ssd1306_UpdateScreen>
}
 8001af4:	bf00      	nop
 8001af6:	3728      	adds	r7, #40	@ 0x28
 8001af8:	46bd      	mov	sp, r7
 8001afa:	bd80      	pop	{r7, pc}
 8001afc:	08015c58 	.word	0x08015c58
 8001b00:	08014048 	.word	0x08014048
 8001b04:	08014054 	.word	0x08014054
 8001b08:	08015c40 	.word	0x08015c40
 8001b0c:	0801405c 	.word	0x0801405c
 8001b10:	08014064 	.word	0x08014064
 8001b14:	08014070 	.word	0x08014070
 8001b18:	08014078 	.word	0x08014078
 8001b1c:	20000646 	.word	0x20000646
 8001b20:	20000000 	.word	0x20000000
 8001b24:	08014080 	.word	0x08014080

08001b28 <display_BtnPress>:

void display_BtnPress() {
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	af00      	add	r7, sp, #0
	if (currentPage == endPage) {
 8001b2c:	4b09      	ldr	r3, [pc, #36]	@ (8001b54 <display_BtnPress+0x2c>)
 8001b2e:	881a      	ldrh	r2, [r3, #0]
 8001b30:	4b09      	ldr	r3, [pc, #36]	@ (8001b58 <display_BtnPress+0x30>)
 8001b32:	881b      	ldrh	r3, [r3, #0]
 8001b34:	429a      	cmp	r2, r3
 8001b36:	d103      	bne.n	8001b40 <display_BtnPress+0x18>
		currentPage = 0;
 8001b38:	4b06      	ldr	r3, [pc, #24]	@ (8001b54 <display_BtnPress+0x2c>)
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	801a      	strh	r2, [r3, #0]
 8001b3e:	e005      	b.n	8001b4c <display_BtnPress+0x24>
	}
	else {
		currentPage++;
 8001b40:	4b04      	ldr	r3, [pc, #16]	@ (8001b54 <display_BtnPress+0x2c>)
 8001b42:	881b      	ldrh	r3, [r3, #0]
 8001b44:	3301      	adds	r3, #1
 8001b46:	b29a      	uxth	r2, r3
 8001b48:	4b02      	ldr	r3, [pc, #8]	@ (8001b54 <display_BtnPress+0x2c>)
 8001b4a:	801a      	strh	r2, [r3, #0]
	}

	display_StatusPage();
 8001b4c:	f7ff fd96 	bl	800167c <display_StatusPage>
}
 8001b50:	bf00      	nop
 8001b52:	bd80      	pop	{r7, pc}
 8001b54:	20000646 	.word	0x20000646
 8001b58:	20000000 	.word	0x20000000

08001b5c <display_setPage>:

void display_setPage(uint16_t page) {
 8001b5c:	b480      	push	{r7}
 8001b5e:	b083      	sub	sp, #12
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	4603      	mov	r3, r0
 8001b64:	80fb      	strh	r3, [r7, #6]
	if (page > endPage) return;
 8001b66:	4b07      	ldr	r3, [pc, #28]	@ (8001b84 <display_setPage+0x28>)
 8001b68:	881b      	ldrh	r3, [r3, #0]
 8001b6a:	88fa      	ldrh	r2, [r7, #6]
 8001b6c:	429a      	cmp	r2, r3
 8001b6e:	d803      	bhi.n	8001b78 <display_setPage+0x1c>
	currentPage = page;
 8001b70:	4a05      	ldr	r2, [pc, #20]	@ (8001b88 <display_setPage+0x2c>)
 8001b72:	88fb      	ldrh	r3, [r7, #6]
 8001b74:	8013      	strh	r3, [r2, #0]
 8001b76:	e000      	b.n	8001b7a <display_setPage+0x1e>
	if (page > endPage) return;
 8001b78:	bf00      	nop
}
 8001b7a:	370c      	adds	r7, #12
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b82:	4770      	bx	lr
 8001b84:	20000000 	.word	0x20000000
 8001b88:	20000646 	.word	0x20000646

08001b8c <EEPROM_Write>:
#include "i2c/eeprom.h"
#include "usb_serial.h"


bool EEPROM_Write(uint16_t memAddr, uint8_t* data, uint16_t len) {
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b08c      	sub	sp, #48	@ 0x30
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	4603      	mov	r3, r0
 8001b94:	6039      	str	r1, [r7, #0]
 8001b96:	80fb      	strh	r3, [r7, #6]
 8001b98:	4613      	mov	r3, r2
 8001b9a:	80bb      	strh	r3, [r7, #4]
	while (len > 0) {
 8001b9c:	e04d      	b.n	8001c3a <EEPROM_Write+0xae>
		uint8_t pageOffset = memAddr % EEPROM_PAGE_SIZE;
 8001b9e:	88fb      	ldrh	r3, [r7, #6]
 8001ba0:	b2db      	uxtb	r3, r3
 8001ba2:	f003 031f 	and.w	r3, r3, #31
 8001ba6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		uint8_t spaceInPage = EEPROM_PAGE_SIZE - pageOffset;
 8001baa:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001bae:	f1c3 0320 	rsb	r3, r3, #32
 8001bb2:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
		uint8_t writeLen = (len < spaceInPage) ? len : spaceInPage;
 8001bb6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001bba:	b29b      	uxth	r3, r3
 8001bbc:	88ba      	ldrh	r2, [r7, #4]
 8001bbe:	429a      	cmp	r2, r3
 8001bc0:	d202      	bcs.n	8001bc8 <EEPROM_Write+0x3c>
 8001bc2:	88bb      	ldrh	r3, [r7, #4]
 8001bc4:	b2db      	uxtb	r3, r3
 8001bc6:	e001      	b.n	8001bcc <EEPROM_Write+0x40>
 8001bc8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001bcc:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d

		uint8_t buffer[2 + EEPROM_PAGE_SIZE];
		buffer[0] = memAddr >> 8; // high byte
 8001bd0:	88fb      	ldrh	r3, [r7, #6]
 8001bd2:	0a1b      	lsrs	r3, r3, #8
 8001bd4:	b29b      	uxth	r3, r3
 8001bd6:	b2db      	uxtb	r3, r3
 8001bd8:	723b      	strb	r3, [r7, #8]
		buffer[1] = memAddr & 0xFF; // low byte
 8001bda:	88fb      	ldrh	r3, [r7, #6]
 8001bdc:	b2db      	uxtb	r3, r3
 8001bde:	727b      	strb	r3, [r7, #9]
		memcpy(&buffer[2], data, writeLen);
 8001be0:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8001be4:	f107 0308 	add.w	r3, r7, #8
 8001be8:	3302      	adds	r3, #2
 8001bea:	6839      	ldr	r1, [r7, #0]
 8001bec:	4618      	mov	r0, r3
 8001bee:	f010 f99c 	bl	8011f2a <memcpy>

		if (I2C_Transmit(EEPROM_I2C_ADDR << 1, buffer, writeLen + 2) != HAL_OK) {
 8001bf2:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001bf6:	b29b      	uxth	r3, r3
 8001bf8:	3302      	adds	r3, #2
 8001bfa:	b29a      	uxth	r2, r3
 8001bfc:	f107 0308 	add.w	r3, r7, #8
 8001c00:	4619      	mov	r1, r3
 8001c02:	20ae      	movs	r0, #174	@ 0xae
 8001c04:	f000 f888 	bl	8001d18 <I2C_Transmit>
 8001c08:	4603      	mov	r3, r0
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d001      	beq.n	8001c12 <EEPROM_Write+0x86>
			return false;
 8001c0e:	2300      	movs	r3, #0
 8001c10:	e017      	b.n	8001c42 <EEPROM_Write+0xb6>
		}

		HAL_Delay(5); // wait for EEPROM write cycle to complete
 8001c12:	2005      	movs	r0, #5
 8001c14:	f003 fbf0 	bl	80053f8 <HAL_Delay>

		memAddr += writeLen;
 8001c18:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001c1c:	b29a      	uxth	r2, r3
 8001c1e:	88fb      	ldrh	r3, [r7, #6]
 8001c20:	4413      	add	r3, r2
 8001c22:	80fb      	strh	r3, [r7, #6]
		data += writeLen;
 8001c24:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001c28:	683a      	ldr	r2, [r7, #0]
 8001c2a:	4413      	add	r3, r2
 8001c2c:	603b      	str	r3, [r7, #0]
		len -= writeLen;
 8001c2e:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001c32:	b29b      	uxth	r3, r3
 8001c34:	88ba      	ldrh	r2, [r7, #4]
 8001c36:	1ad3      	subs	r3, r2, r3
 8001c38:	80bb      	strh	r3, [r7, #4]
	while (len > 0) {
 8001c3a:	88bb      	ldrh	r3, [r7, #4]
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d1ae      	bne.n	8001b9e <EEPROM_Write+0x12>
	}

	return true;
 8001c40:	2301      	movs	r3, #1
}
 8001c42:	4618      	mov	r0, r3
 8001c44:	3730      	adds	r7, #48	@ 0x30
 8001c46:	46bd      	mov	sp, r7
 8001c48:	bd80      	pop	{r7, pc}

08001c4a <EEPROM_Read>:


bool EEPROM_Read(uint16_t memAddr, uint8_t* data, uint16_t len) {
 8001c4a:	b580      	push	{r7, lr}
 8001c4c:	b084      	sub	sp, #16
 8001c4e:	af00      	add	r7, sp, #0
 8001c50:	4603      	mov	r3, r0
 8001c52:	6039      	str	r1, [r7, #0]
 8001c54:	80fb      	strh	r3, [r7, #6]
 8001c56:	4613      	mov	r3, r2
 8001c58:	80bb      	strh	r3, [r7, #4]
	uint8_t addrBytes[2] = { memAddr >> 8, memAddr & 0xFF };
 8001c5a:	88fb      	ldrh	r3, [r7, #6]
 8001c5c:	0a1b      	lsrs	r3, r3, #8
 8001c5e:	b29b      	uxth	r3, r3
 8001c60:	b2db      	uxtb	r3, r3
 8001c62:	733b      	strb	r3, [r7, #12]
 8001c64:	88fb      	ldrh	r3, [r7, #6]
 8001c66:	b2db      	uxtb	r3, r3
 8001c68:	737b      	strb	r3, [r7, #13]

	if (I2C_Transmit(EEPROM_I2C_ADDR << 1, addrBytes, 2) != HAL_OK) {
 8001c6a:	f107 030c 	add.w	r3, r7, #12
 8001c6e:	2202      	movs	r2, #2
 8001c70:	4619      	mov	r1, r3
 8001c72:	20ae      	movs	r0, #174	@ 0xae
 8001c74:	f000 f850 	bl	8001d18 <I2C_Transmit>
 8001c78:	4603      	mov	r3, r0
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d001      	beq.n	8001c82 <EEPROM_Read+0x38>
		return false;
 8001c7e:	2300      	movs	r3, #0
 8001c80:	e00b      	b.n	8001c9a <EEPROM_Read+0x50>
	}

	if (I2C_Receive((EEPROM_I2C_ADDR << 1) | 1, data, len) != HAL_OK) {
 8001c82:	88bb      	ldrh	r3, [r7, #4]
 8001c84:	461a      	mov	r2, r3
 8001c86:	6839      	ldr	r1, [r7, #0]
 8001c88:	20af      	movs	r0, #175	@ 0xaf
 8001c8a:	f000 f85f 	bl	8001d4c <I2C_Receive>
 8001c8e:	4603      	mov	r3, r0
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d001      	beq.n	8001c98 <EEPROM_Read+0x4e>
		return false;
 8001c94:	2300      	movs	r3, #0
 8001c96:	e000      	b.n	8001c9a <EEPROM_Read+0x50>
	}

	return true;
 8001c98:	2301      	movs	r3, #1
}
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	3710      	adds	r7, #16
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	bd80      	pop	{r7, pc}

08001ca2 <EEPROM_WriteBlock>:


bool EEPROM_WriteBlock(uint16_t memAddr, const void* data, uint16_t len) {
 8001ca2:	b580      	push	{r7, lr}
 8001ca4:	b082      	sub	sp, #8
 8001ca6:	af00      	add	r7, sp, #0
 8001ca8:	4603      	mov	r3, r0
 8001caa:	6039      	str	r1, [r7, #0]
 8001cac:	80fb      	strh	r3, [r7, #6]
 8001cae:	4613      	mov	r3, r2
 8001cb0:	80bb      	strh	r3, [r7, #4]
	if (len == 0) return true;
 8001cb2:	88bb      	ldrh	r3, [r7, #4]
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d101      	bne.n	8001cbc <EEPROM_WriteBlock+0x1a>
 8001cb8:	2301      	movs	r3, #1
 8001cba:	e006      	b.n	8001cca <EEPROM_WriteBlock+0x28>
	return EEPROM_Write(memAddr, (uint8_t*)data, len);
 8001cbc:	88ba      	ldrh	r2, [r7, #4]
 8001cbe:	88fb      	ldrh	r3, [r7, #6]
 8001cc0:	6839      	ldr	r1, [r7, #0]
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	f7ff ff62 	bl	8001b8c <EEPROM_Write>
 8001cc8:	4603      	mov	r3, r0
}
 8001cca:	4618      	mov	r0, r3
 8001ccc:	3708      	adds	r7, #8
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	bd80      	pop	{r7, pc}

08001cd2 <EEPROM_LoadBlock>:


bool EEPROM_LoadBlock(uint16_t memAddr, void* data, uint16_t len) {
 8001cd2:	b580      	push	{r7, lr}
 8001cd4:	b082      	sub	sp, #8
 8001cd6:	af00      	add	r7, sp, #0
 8001cd8:	4603      	mov	r3, r0
 8001cda:	6039      	str	r1, [r7, #0]
 8001cdc:	80fb      	strh	r3, [r7, #6]
 8001cde:	4613      	mov	r3, r2
 8001ce0:	80bb      	strh	r3, [r7, #4]
	return EEPROM_Read(memAddr, (uint8_t*)data, len);
 8001ce2:	88ba      	ldrh	r2, [r7, #4]
 8001ce4:	88fb      	ldrh	r3, [r7, #6]
 8001ce6:	6839      	ldr	r1, [r7, #0]
 8001ce8:	4618      	mov	r0, r3
 8001cea:	f7ff ffae 	bl	8001c4a <EEPROM_Read>
 8001cee:	4603      	mov	r3, r0
}
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	3708      	adds	r7, #8
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	bd80      	pop	{r7, pc}

08001cf8 <I2C_Setup>:

//#define PRINT_DEBUG

static I2C_HandleTypeDef* hi2c;

void I2C_Setup(I2C_HandleTypeDef* handle) {
 8001cf8:	b480      	push	{r7}
 8001cfa:	b083      	sub	sp, #12
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
	hi2c = handle;
 8001d00:	4a04      	ldr	r2, [pc, #16]	@ (8001d14 <I2C_Setup+0x1c>)
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	6013      	str	r3, [r2, #0]
}
 8001d06:	bf00      	nop
 8001d08:	370c      	adds	r7, #12
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d10:	4770      	bx	lr
 8001d12:	bf00      	nop
 8001d14:	20000648 	.word	0x20000648

08001d18 <I2C_Transmit>:


HAL_StatusTypeDef I2C_Transmit(uint16_t address, uint8_t* data, uint16_t len) {
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b084      	sub	sp, #16
 8001d1c:	af02      	add	r7, sp, #8
 8001d1e:	4603      	mov	r3, r0
 8001d20:	6039      	str	r1, [r7, #0]
 8001d22:	80fb      	strh	r3, [r7, #6]
 8001d24:	4613      	mov	r3, r2
 8001d26:	80bb      	strh	r3, [r7, #4]
	return HAL_I2C_Master_Transmit(hi2c, address, data, len, HAL_MAX_DELAY);
 8001d28:	4b07      	ldr	r3, [pc, #28]	@ (8001d48 <I2C_Transmit+0x30>)
 8001d2a:	6818      	ldr	r0, [r3, #0]
 8001d2c:	88bb      	ldrh	r3, [r7, #4]
 8001d2e:	88f9      	ldrh	r1, [r7, #6]
 8001d30:	f04f 32ff 	mov.w	r2, #4294967295
 8001d34:	9200      	str	r2, [sp, #0]
 8001d36:	683a      	ldr	r2, [r7, #0]
 8001d38:	f006 f8b6 	bl	8007ea8 <HAL_I2C_Master_Transmit>
 8001d3c:	4603      	mov	r3, r0
}
 8001d3e:	4618      	mov	r0, r3
 8001d40:	3708      	adds	r7, #8
 8001d42:	46bd      	mov	sp, r7
 8001d44:	bd80      	pop	{r7, pc}
 8001d46:	bf00      	nop
 8001d48:	20000648 	.word	0x20000648

08001d4c <I2C_Receive>:

HAL_StatusTypeDef I2C_Receive(uint16_t address, uint8_t* data, uint16_t len) {
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b084      	sub	sp, #16
 8001d50:	af02      	add	r7, sp, #8
 8001d52:	4603      	mov	r3, r0
 8001d54:	6039      	str	r1, [r7, #0]
 8001d56:	80fb      	strh	r3, [r7, #6]
 8001d58:	4613      	mov	r3, r2
 8001d5a:	80bb      	strh	r3, [r7, #4]
	return HAL_I2C_Master_Receive(hi2c, address, data, len, HAL_MAX_DELAY);
 8001d5c:	4b07      	ldr	r3, [pc, #28]	@ (8001d7c <I2C_Receive+0x30>)
 8001d5e:	6818      	ldr	r0, [r3, #0]
 8001d60:	88bb      	ldrh	r3, [r7, #4]
 8001d62:	88f9      	ldrh	r1, [r7, #6]
 8001d64:	f04f 32ff 	mov.w	r2, #4294967295
 8001d68:	9200      	str	r2, [sp, #0]
 8001d6a:	683a      	ldr	r2, [r7, #0]
 8001d6c:	f006 f9b4 	bl	80080d8 <HAL_I2C_Master_Receive>
 8001d70:	4603      	mov	r3, r0
}
 8001d72:	4618      	mov	r0, r3
 8001d74:	3708      	adds	r7, #8
 8001d76:	46bd      	mov	sp, r7
 8001d78:	bd80      	pop	{r7, pc}
 8001d7a:	bf00      	nop
 8001d7c:	20000648 	.word	0x20000648

08001d80 <I2C_Read>:

void I2C_Read(uint8_t* buffer, uint16_t address, uint8_t reg, uint16_t bytes) {
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b086      	sub	sp, #24
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	60f8      	str	r0, [r7, #12]
 8001d88:	4608      	mov	r0, r1
 8001d8a:	4611      	mov	r1, r2
 8001d8c:	461a      	mov	r2, r3
 8001d8e:	4603      	mov	r3, r0
 8001d90:	817b      	strh	r3, [r7, #10]
 8001d92:	460b      	mov	r3, r1
 8001d94:	727b      	strb	r3, [r7, #9]
 8001d96:	4613      	mov	r3, r2
 8001d98:	80fb      	strh	r3, [r7, #6]
	HAL_StatusTypeDef status;

	// Tell the I2C device which register to read
	status = I2C_Transmit(address << 1, &reg, 1);
 8001d9a:	897b      	ldrh	r3, [r7, #10]
 8001d9c:	005b      	lsls	r3, r3, #1
 8001d9e:	b29b      	uxth	r3, r3
 8001da0:	f107 0109 	add.w	r1, r7, #9
 8001da4:	2201      	movs	r2, #1
 8001da6:	4618      	mov	r0, r3
 8001da8:	f7ff ffb6 	bl	8001d18 <I2C_Transmit>
 8001dac:	4603      	mov	r3, r0
 8001dae:	75fb      	strb	r3, [r7, #23]
		return;
	}
#endif

	// Read however many bytes from that register
	status = I2C_Receive((address << 1) | 1, buffer, bytes);
 8001db0:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001db4:	005b      	lsls	r3, r3, #1
 8001db6:	b21b      	sxth	r3, r3
 8001db8:	f043 0301 	orr.w	r3, r3, #1
 8001dbc:	b21b      	sxth	r3, r3
 8001dbe:	b29b      	uxth	r3, r3
 8001dc0:	88fa      	ldrh	r2, [r7, #6]
 8001dc2:	68f9      	ldr	r1, [r7, #12]
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	f7ff ffc1 	bl	8001d4c <I2C_Receive>
 8001dca:	4603      	mov	r3, r0
 8001dcc:	75fb      	strb	r3, [r7, #23]
		snprintf(msg, sizeof(msg), "I2C_Receive failed: %d", status);
		usb_serial_println(msg);
		return;
	}
#endif
}
 8001dce:	bf00      	nop
 8001dd0:	3718      	adds	r7, #24
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	bd80      	pop	{r7, pc}

08001dd6 <INA226_WriteRegister>:

I2C_HandleTypeDef handle;

// Static Functions
static void INA226_WriteRegister(uint8_t reg, uint16_t value)
{
 8001dd6:	b580      	push	{r7, lr}
 8001dd8:	b084      	sub	sp, #16
 8001dda:	af00      	add	r7, sp, #0
 8001ddc:	4603      	mov	r3, r0
 8001dde:	460a      	mov	r2, r1
 8001de0:	71fb      	strb	r3, [r7, #7]
 8001de2:	4613      	mov	r3, r2
 8001de4:	80bb      	strh	r3, [r7, #4]
    uint8_t data[3];
    data[0] = reg;
 8001de6:	79fb      	ldrb	r3, [r7, #7]
 8001de8:	733b      	strb	r3, [r7, #12]
    data[1] = (value >> 8) & 0xFF; // MSB
 8001dea:	88bb      	ldrh	r3, [r7, #4]
 8001dec:	0a1b      	lsrs	r3, r3, #8
 8001dee:	b29b      	uxth	r3, r3
 8001df0:	b2db      	uxtb	r3, r3
 8001df2:	737b      	strb	r3, [r7, #13]
    data[2] = value & 0xFF;        // LSB
 8001df4:	88bb      	ldrh	r3, [r7, #4]
 8001df6:	b2db      	uxtb	r3, r3
 8001df8:	73bb      	strb	r3, [r7, #14]
    I2C_Transmit(INA226_I2C_ADDR << 1, data, 3);
 8001dfa:	f107 030c 	add.w	r3, r7, #12
 8001dfe:	2203      	movs	r2, #3
 8001e00:	4619      	mov	r1, r3
 8001e02:	2080      	movs	r0, #128	@ 0x80
 8001e04:	f7ff ff88 	bl	8001d18 <I2C_Transmit>
}
 8001e08:	bf00      	nop
 8001e0a:	3710      	adds	r7, #16
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	bd80      	pop	{r7, pc}

08001e10 <INA226_ReadRegister>:

static uint16_t INA226_ReadRegister(uint8_t reg)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b084      	sub	sp, #16
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	4603      	mov	r3, r0
 8001e18:	71fb      	strb	r3, [r7, #7]
    uint8_t data[2];

    I2C_Read(data, INA226_I2C_ADDR, reg, 2);
 8001e1a:	79fa      	ldrb	r2, [r7, #7]
 8001e1c:	f107 000c 	add.w	r0, r7, #12
 8001e20:	2302      	movs	r3, #2
 8001e22:	2140      	movs	r1, #64	@ 0x40
 8001e24:	f7ff ffac 	bl	8001d80 <I2C_Read>
    return (data[0] << 8) | data[1];
 8001e28:	7b3b      	ldrb	r3, [r7, #12]
 8001e2a:	b21b      	sxth	r3, r3
 8001e2c:	021b      	lsls	r3, r3, #8
 8001e2e:	b21a      	sxth	r2, r3
 8001e30:	7b7b      	ldrb	r3, [r7, #13]
 8001e32:	b21b      	sxth	r3, r3
 8001e34:	4313      	orrs	r3, r2
 8001e36:	b21b      	sxth	r3, r3
 8001e38:	b29b      	uxth	r3, r3
}
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	3710      	adds	r7, #16
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	bd80      	pop	{r7, pc}
	...

08001e44 <INA226_Init>:

// Functions

void INA226_Init(I2C_HandleTypeDef *hi2c) {
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b082      	sub	sp, #8
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
	// Store I2C handle
	handle = *hi2c;
 8001e4c:	4a0a      	ldr	r2, [pc, #40]	@ (8001e78 <INA226_Init+0x34>)
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	4610      	mov	r0, r2
 8001e52:	4619      	mov	r1, r3
 8001e54:	2354      	movs	r3, #84	@ 0x54
 8001e56:	461a      	mov	r2, r3
 8001e58:	f010 f867 	bl	8011f2a <memcpy>

	// Write configuration register
	INA226_WriteRegister(INA226_REG_CONFIG, INA226_CONFIG_DEFAULT);
 8001e5c:	f244 1127 	movw	r1, #16679	@ 0x4127
 8001e60:	2000      	movs	r0, #0
 8001e62:	f7ff ffb8 	bl	8001dd6 <INA226_WriteRegister>

	// Write calibration value
	INA226_WriteRegister(INA226_REG_CALIBRATION, INA226_CALIBRATION_VALUE);
 8001e66:	f240 1155 	movw	r1, #341	@ 0x155
 8001e6a:	2005      	movs	r0, #5
 8001e6c:	f7ff ffb3 	bl	8001dd6 <INA226_WriteRegister>
}
 8001e70:	bf00      	nop
 8001e72:	3708      	adds	r7, #8
 8001e74:	46bd      	mov	sp, r7
 8001e76:	bd80      	pop	{r7, pc}
 8001e78:	2000064c 	.word	0x2000064c

08001e7c <INA226_ReadBusVoltageRaw>:

uint16_t INA226_ReadBusVoltageRaw(void* context) {
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b082      	sub	sp, #8
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
	return INA226_ReadRegister(INA226_REG_BUS_VOLT);
 8001e84:	2002      	movs	r0, #2
 8001e86:	f7ff ffc3 	bl	8001e10 <INA226_ReadRegister>
 8001e8a:	4603      	mov	r3, r0
}
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	3708      	adds	r7, #8
 8001e90:	46bd      	mov	sp, r7
 8001e92:	bd80      	pop	{r7, pc}

08001e94 <INA226_ReadBusVoltage>:

float INA226_ReadBusVoltage(void) {
 8001e94:	b580      	push	{r7, lr}
 8001e96:	af00      	add	r7, sp, #0
	return INA226_ReadBusVoltageRaw(NULL) * 0.00125f; // 1.25mV per LSB
 8001e98:	2000      	movs	r0, #0
 8001e9a:	f7ff ffef 	bl	8001e7c <INA226_ReadBusVoltageRaw>
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	ee07 3a90 	vmov	s15, r3
 8001ea4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ea8:	ed9f 7a03 	vldr	s14, [pc, #12]	@ 8001eb8 <INA226_ReadBusVoltage+0x24>
 8001eac:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8001eb0:	eeb0 0a67 	vmov.f32	s0, s15
 8001eb4:	bd80      	pop	{r7, pc}
 8001eb6:	bf00      	nop
 8001eb8:	3aa3d70a 	.word	0x3aa3d70a

08001ebc <INA226_ReadCurrentRaw>:

uint16_t INA226_ReadCurrentRaw(void* context) {
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b082      	sub	sp, #8
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
	return INA226_ReadRegister(INA226_REG_CURRENT);
 8001ec4:	2004      	movs	r0, #4
 8001ec6:	f7ff ffa3 	bl	8001e10 <INA226_ReadRegister>
 8001eca:	4603      	mov	r3, r0
}
 8001ecc:	4618      	mov	r0, r3
 8001ece:	3708      	adds	r7, #8
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	bd80      	pop	{r7, pc}

08001ed4 <INA226_ReadCurrent>:

float INA226_ReadCurrent(void) {
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	af00      	add	r7, sp, #0
	return INA226_ReadCurrentRaw(NULL) * 0.00015f; // 150uA per LSB with calibration value 0x0155
 8001ed8:	2000      	movs	r0, #0
 8001eda:	f7ff ffef 	bl	8001ebc <INA226_ReadCurrentRaw>
 8001ede:	4603      	mov	r3, r0
 8001ee0:	ee07 3a90 	vmov	s15, r3
 8001ee4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ee8:	ed9f 7a03 	vldr	s14, [pc, #12]	@ 8001ef8 <INA226_ReadCurrent+0x24>
 8001eec:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8001ef0:	eeb0 0a67 	vmov.f32	s0, s15
 8001ef4:	bd80      	pop	{r7, pc}
 8001ef6:	bf00      	nop
 8001ef8:	391d4952 	.word	0x391d4952

08001efc <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8001efc:	b480      	push	{r7}
 8001efe:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8001f00:	bf00      	nop
 8001f02:	46bd      	mov	sp, r7
 8001f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f08:	4770      	bx	lr
	...

08001f0c <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b086      	sub	sp, #24
 8001f10:	af04      	add	r7, sp, #16
 8001f12:	4603      	mov	r3, r0
 8001f14:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&hi2c1, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8001f16:	f04f 33ff 	mov.w	r3, #4294967295
 8001f1a:	9302      	str	r3, [sp, #8]
 8001f1c:	2301      	movs	r3, #1
 8001f1e:	9301      	str	r3, [sp, #4]
 8001f20:	1dfb      	adds	r3, r7, #7
 8001f22:	9300      	str	r3, [sp, #0]
 8001f24:	2301      	movs	r3, #1
 8001f26:	2200      	movs	r2, #0
 8001f28:	2178      	movs	r1, #120	@ 0x78
 8001f2a:	4803      	ldr	r0, [pc, #12]	@ (8001f38 <ssd1306_WriteCommand+0x2c>)
 8001f2c:	f006 f9ca 	bl	80082c4 <HAL_I2C_Mem_Write>
}
 8001f30:	bf00      	nop
 8001f32:	3708      	adds	r7, #8
 8001f34:	46bd      	mov	sp, r7
 8001f36:	bd80      	pop	{r7, pc}
 8001f38:	20000f58 	.word	0x20000f58

08001f3c <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b086      	sub	sp, #24
 8001f40:	af04      	add	r7, sp, #16
 8001f42:	6078      	str	r0, [r7, #4]
 8001f44:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&hi2c1, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 8001f46:	683b      	ldr	r3, [r7, #0]
 8001f48:	b29b      	uxth	r3, r3
 8001f4a:	f04f 32ff 	mov.w	r2, #4294967295
 8001f4e:	9202      	str	r2, [sp, #8]
 8001f50:	9301      	str	r3, [sp, #4]
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	9300      	str	r3, [sp, #0]
 8001f56:	2301      	movs	r3, #1
 8001f58:	2240      	movs	r2, #64	@ 0x40
 8001f5a:	2178      	movs	r1, #120	@ 0x78
 8001f5c:	4803      	ldr	r0, [pc, #12]	@ (8001f6c <ssd1306_WriteData+0x30>)
 8001f5e:	f006 f9b1 	bl	80082c4 <HAL_I2C_Mem_Write>
}
 8001f62:	bf00      	nop
 8001f64:	3708      	adds	r7, #8
 8001f66:	46bd      	mov	sp, r7
 8001f68:	bd80      	pop	{r7, pc}
 8001f6a:	bf00      	nop
 8001f6c:	20000f58 	.word	0x20000f58

08001f70 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8001f70:	b580      	push	{r7, lr}
 8001f72:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8001f74:	f7ff ffc2 	bl	8001efc <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8001f78:	2064      	movs	r0, #100	@ 0x64
 8001f7a:	f003 fa3d 	bl	80053f8 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8001f7e:	2000      	movs	r0, #0
 8001f80:	f000 f9d8 	bl	8002334 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8001f84:	2020      	movs	r0, #32
 8001f86:	f7ff ffc1 	bl	8001f0c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8001f8a:	2000      	movs	r0, #0
 8001f8c:	f7ff ffbe 	bl	8001f0c <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8001f90:	20b0      	movs	r0, #176	@ 0xb0
 8001f92:	f7ff ffbb 	bl	8001f0c <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8001f96:	20c8      	movs	r0, #200	@ 0xc8
 8001f98:	f7ff ffb8 	bl	8001f0c <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8001f9c:	2000      	movs	r0, #0
 8001f9e:	f7ff ffb5 	bl	8001f0c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8001fa2:	2010      	movs	r0, #16
 8001fa4:	f7ff ffb2 	bl	8001f0c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8001fa8:	2040      	movs	r0, #64	@ 0x40
 8001faa:	f7ff ffaf 	bl	8001f0c <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8001fae:	20ff      	movs	r0, #255	@ 0xff
 8001fb0:	f000 f9ac 	bl	800230c <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8001fb4:	20a1      	movs	r0, #161	@ 0xa1
 8001fb6:	f7ff ffa9 	bl	8001f0c <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8001fba:	20a6      	movs	r0, #166	@ 0xa6
 8001fbc:	f7ff ffa6 	bl	8001f0c <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8001fc0:	20a8      	movs	r0, #168	@ 0xa8
 8001fc2:	f7ff ffa3 	bl	8001f0c <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8001fc6:	203f      	movs	r0, #63	@ 0x3f
 8001fc8:	f7ff ffa0 	bl	8001f0c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8001fcc:	20a4      	movs	r0, #164	@ 0xa4
 8001fce:	f7ff ff9d 	bl	8001f0c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8001fd2:	20d3      	movs	r0, #211	@ 0xd3
 8001fd4:	f7ff ff9a 	bl	8001f0c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8001fd8:	2000      	movs	r0, #0
 8001fda:	f7ff ff97 	bl	8001f0c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8001fde:	20d5      	movs	r0, #213	@ 0xd5
 8001fe0:	f7ff ff94 	bl	8001f0c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8001fe4:	20f0      	movs	r0, #240	@ 0xf0
 8001fe6:	f7ff ff91 	bl	8001f0c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8001fea:	20d9      	movs	r0, #217	@ 0xd9
 8001fec:	f7ff ff8e 	bl	8001f0c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8001ff0:	2022      	movs	r0, #34	@ 0x22
 8001ff2:	f7ff ff8b 	bl	8001f0c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8001ff6:	20da      	movs	r0, #218	@ 0xda
 8001ff8:	f7ff ff88 	bl	8001f0c <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8001ffc:	2012      	movs	r0, #18
 8001ffe:	f7ff ff85 	bl	8001f0c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8002002:	20db      	movs	r0, #219	@ 0xdb
 8002004:	f7ff ff82 	bl	8001f0c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8002008:	2020      	movs	r0, #32
 800200a:	f7ff ff7f 	bl	8001f0c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 800200e:	208d      	movs	r0, #141	@ 0x8d
 8002010:	f7ff ff7c 	bl	8001f0c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8002014:	2014      	movs	r0, #20
 8002016:	f7ff ff79 	bl	8001f0c <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 800201a:	2001      	movs	r0, #1
 800201c:	f000 f98a 	bl	8002334 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8002020:	2000      	movs	r0, #0
 8002022:	f000 f80f 	bl	8002044 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8002026:	f000 f825 	bl	8002074 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 800202a:	4b05      	ldr	r3, [pc, #20]	@ (8002040 <ssd1306_Init+0xd0>)
 800202c:	2200      	movs	r2, #0
 800202e:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8002030:	4b03      	ldr	r3, [pc, #12]	@ (8002040 <ssd1306_Init+0xd0>)
 8002032:	2200      	movs	r2, #0
 8002034:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 8002036:	4b02      	ldr	r3, [pc, #8]	@ (8002040 <ssd1306_Init+0xd0>)
 8002038:	2201      	movs	r2, #1
 800203a:	711a      	strb	r2, [r3, #4]
}
 800203c:	bf00      	nop
 800203e:	bd80      	pop	{r7, pc}
 8002040:	20000aa0 	.word	0x20000aa0

08002044 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8002044:	b580      	push	{r7, lr}
 8002046:	b082      	sub	sp, #8
 8002048:	af00      	add	r7, sp, #0
 800204a:	4603      	mov	r3, r0
 800204c:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 800204e:	79fb      	ldrb	r3, [r7, #7]
 8002050:	2b00      	cmp	r3, #0
 8002052:	d101      	bne.n	8002058 <ssd1306_Fill+0x14>
 8002054:	2300      	movs	r3, #0
 8002056:	e000      	b.n	800205a <ssd1306_Fill+0x16>
 8002058:	23ff      	movs	r3, #255	@ 0xff
 800205a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800205e:	4619      	mov	r1, r3
 8002060:	4803      	ldr	r0, [pc, #12]	@ (8002070 <ssd1306_Fill+0x2c>)
 8002062:	f00f fee2 	bl	8011e2a <memset>
}
 8002066:	bf00      	nop
 8002068:	3708      	adds	r7, #8
 800206a:	46bd      	mov	sp, r7
 800206c:	bd80      	pop	{r7, pc}
 800206e:	bf00      	nop
 8002070:	200006a0 	.word	0x200006a0

08002074 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8002074:	b580      	push	{r7, lr}
 8002076:	b082      	sub	sp, #8
 8002078:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 800207a:	2300      	movs	r3, #0
 800207c:	71fb      	strb	r3, [r7, #7]
 800207e:	e016      	b.n	80020ae <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8002080:	79fb      	ldrb	r3, [r7, #7]
 8002082:	3b50      	subs	r3, #80	@ 0x50
 8002084:	b2db      	uxtb	r3, r3
 8002086:	4618      	mov	r0, r3
 8002088:	f7ff ff40 	bl	8001f0c <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 800208c:	2000      	movs	r0, #0
 800208e:	f7ff ff3d 	bl	8001f0c <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8002092:	2010      	movs	r0, #16
 8002094:	f7ff ff3a 	bl	8001f0c <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8002098:	79fb      	ldrb	r3, [r7, #7]
 800209a:	01db      	lsls	r3, r3, #7
 800209c:	4a08      	ldr	r2, [pc, #32]	@ (80020c0 <ssd1306_UpdateScreen+0x4c>)
 800209e:	4413      	add	r3, r2
 80020a0:	2180      	movs	r1, #128	@ 0x80
 80020a2:	4618      	mov	r0, r3
 80020a4:	f7ff ff4a 	bl	8001f3c <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80020a8:	79fb      	ldrb	r3, [r7, #7]
 80020aa:	3301      	adds	r3, #1
 80020ac:	71fb      	strb	r3, [r7, #7]
 80020ae:	79fb      	ldrb	r3, [r7, #7]
 80020b0:	2b07      	cmp	r3, #7
 80020b2:	d9e5      	bls.n	8002080 <ssd1306_UpdateScreen+0xc>
    }
}
 80020b4:	bf00      	nop
 80020b6:	bf00      	nop
 80020b8:	3708      	adds	r7, #8
 80020ba:	46bd      	mov	sp, r7
 80020bc:	bd80      	pop	{r7, pc}
 80020be:	bf00      	nop
 80020c0:	200006a0 	.word	0x200006a0

080020c4 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 80020c4:	b480      	push	{r7}
 80020c6:	b083      	sub	sp, #12
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	4603      	mov	r3, r0
 80020cc:	71fb      	strb	r3, [r7, #7]
 80020ce:	460b      	mov	r3, r1
 80020d0:	71bb      	strb	r3, [r7, #6]
 80020d2:	4613      	mov	r3, r2
 80020d4:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 80020d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020da:	2b00      	cmp	r3, #0
 80020dc:	db3d      	blt.n	800215a <ssd1306_DrawPixel+0x96>
 80020de:	79bb      	ldrb	r3, [r7, #6]
 80020e0:	2b3f      	cmp	r3, #63	@ 0x3f
 80020e2:	d83a      	bhi.n	800215a <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 80020e4:	797b      	ldrb	r3, [r7, #5]
 80020e6:	2b01      	cmp	r3, #1
 80020e8:	d11a      	bne.n	8002120 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80020ea:	79fa      	ldrb	r2, [r7, #7]
 80020ec:	79bb      	ldrb	r3, [r7, #6]
 80020ee:	08db      	lsrs	r3, r3, #3
 80020f0:	b2d8      	uxtb	r0, r3
 80020f2:	4603      	mov	r3, r0
 80020f4:	01db      	lsls	r3, r3, #7
 80020f6:	4413      	add	r3, r2
 80020f8:	4a1b      	ldr	r2, [pc, #108]	@ (8002168 <ssd1306_DrawPixel+0xa4>)
 80020fa:	5cd3      	ldrb	r3, [r2, r3]
 80020fc:	b25a      	sxtb	r2, r3
 80020fe:	79bb      	ldrb	r3, [r7, #6]
 8002100:	f003 0307 	and.w	r3, r3, #7
 8002104:	2101      	movs	r1, #1
 8002106:	fa01 f303 	lsl.w	r3, r1, r3
 800210a:	b25b      	sxtb	r3, r3
 800210c:	4313      	orrs	r3, r2
 800210e:	b259      	sxtb	r1, r3
 8002110:	79fa      	ldrb	r2, [r7, #7]
 8002112:	4603      	mov	r3, r0
 8002114:	01db      	lsls	r3, r3, #7
 8002116:	4413      	add	r3, r2
 8002118:	b2c9      	uxtb	r1, r1
 800211a:	4a13      	ldr	r2, [pc, #76]	@ (8002168 <ssd1306_DrawPixel+0xa4>)
 800211c:	54d1      	strb	r1, [r2, r3]
 800211e:	e01d      	b.n	800215c <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8002120:	79fa      	ldrb	r2, [r7, #7]
 8002122:	79bb      	ldrb	r3, [r7, #6]
 8002124:	08db      	lsrs	r3, r3, #3
 8002126:	b2d8      	uxtb	r0, r3
 8002128:	4603      	mov	r3, r0
 800212a:	01db      	lsls	r3, r3, #7
 800212c:	4413      	add	r3, r2
 800212e:	4a0e      	ldr	r2, [pc, #56]	@ (8002168 <ssd1306_DrawPixel+0xa4>)
 8002130:	5cd3      	ldrb	r3, [r2, r3]
 8002132:	b25a      	sxtb	r2, r3
 8002134:	79bb      	ldrb	r3, [r7, #6]
 8002136:	f003 0307 	and.w	r3, r3, #7
 800213a:	2101      	movs	r1, #1
 800213c:	fa01 f303 	lsl.w	r3, r1, r3
 8002140:	b25b      	sxtb	r3, r3
 8002142:	43db      	mvns	r3, r3
 8002144:	b25b      	sxtb	r3, r3
 8002146:	4013      	ands	r3, r2
 8002148:	b259      	sxtb	r1, r3
 800214a:	79fa      	ldrb	r2, [r7, #7]
 800214c:	4603      	mov	r3, r0
 800214e:	01db      	lsls	r3, r3, #7
 8002150:	4413      	add	r3, r2
 8002152:	b2c9      	uxtb	r1, r1
 8002154:	4a04      	ldr	r2, [pc, #16]	@ (8002168 <ssd1306_DrawPixel+0xa4>)
 8002156:	54d1      	strb	r1, [r2, r3]
 8002158:	e000      	b.n	800215c <ssd1306_DrawPixel+0x98>
        return;
 800215a:	bf00      	nop
    }
}
 800215c:	370c      	adds	r7, #12
 800215e:	46bd      	mov	sp, r7
 8002160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002164:	4770      	bx	lr
 8002166:	bf00      	nop
 8002168:	200006a0 	.word	0x200006a0

0800216c <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 800216c:	b590      	push	{r4, r7, lr}
 800216e:	b089      	sub	sp, #36	@ 0x24
 8002170:	af00      	add	r7, sp, #0
 8002172:	4604      	mov	r4, r0
 8002174:	4638      	mov	r0, r7
 8002176:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 800217a:	4623      	mov	r3, r4
 800217c:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 800217e:	7bfb      	ldrb	r3, [r7, #15]
 8002180:	2b1f      	cmp	r3, #31
 8002182:	d902      	bls.n	800218a <ssd1306_WriteChar+0x1e>
 8002184:	7bfb      	ldrb	r3, [r7, #15]
 8002186:	2b7e      	cmp	r3, #126	@ 0x7e
 8002188:	d901      	bls.n	800218e <ssd1306_WriteChar+0x22>
        return 0;
 800218a:	2300      	movs	r3, #0
 800218c:	e079      	b.n	8002282 <ssd1306_WriteChar+0x116>
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 800218e:	68bb      	ldr	r3, [r7, #8]
 8002190:	2b00      	cmp	r3, #0
 8002192:	d005      	beq.n	80021a0 <ssd1306_WriteChar+0x34>
 8002194:	68ba      	ldr	r2, [r7, #8]
 8002196:	7bfb      	ldrb	r3, [r7, #15]
 8002198:	3b20      	subs	r3, #32
 800219a:	4413      	add	r3, r2
 800219c:	781b      	ldrb	r3, [r3, #0]
 800219e:	e000      	b.n	80021a2 <ssd1306_WriteChar+0x36>
 80021a0:	783b      	ldrb	r3, [r7, #0]
 80021a2:	75fb      	strb	r3, [r7, #23]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 80021a4:	4b39      	ldr	r3, [pc, #228]	@ (800228c <ssd1306_WriteChar+0x120>)
 80021a6:	881b      	ldrh	r3, [r3, #0]
 80021a8:	461a      	mov	r2, r3
 80021aa:	7dfb      	ldrb	r3, [r7, #23]
 80021ac:	4413      	add	r3, r2
 80021ae:	2b80      	cmp	r3, #128	@ 0x80
 80021b0:	dc06      	bgt.n	80021c0 <ssd1306_WriteChar+0x54>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 80021b2:	4b36      	ldr	r3, [pc, #216]	@ (800228c <ssd1306_WriteChar+0x120>)
 80021b4:	885b      	ldrh	r3, [r3, #2]
 80021b6:	461a      	mov	r2, r3
 80021b8:	787b      	ldrb	r3, [r7, #1]
 80021ba:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 80021bc:	2b40      	cmp	r3, #64	@ 0x40
 80021be:	dd01      	ble.n	80021c4 <ssd1306_WriteChar+0x58>
    {
        // Not enough space on current line
        return 0;
 80021c0:	2300      	movs	r3, #0
 80021c2:	e05e      	b.n	8002282 <ssd1306_WriteChar+0x116>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 80021c4:	2300      	movs	r3, #0
 80021c6:	61fb      	str	r3, [r7, #28]
 80021c8:	e04d      	b.n	8002266 <ssd1306_WriteChar+0xfa>
        b = Font.data[(ch - 32) * Font.height + i];
 80021ca:	687a      	ldr	r2, [r7, #4]
 80021cc:	7bfb      	ldrb	r3, [r7, #15]
 80021ce:	3b20      	subs	r3, #32
 80021d0:	7879      	ldrb	r1, [r7, #1]
 80021d2:	fb01 f303 	mul.w	r3, r1, r3
 80021d6:	4619      	mov	r1, r3
 80021d8:	69fb      	ldr	r3, [r7, #28]
 80021da:	440b      	add	r3, r1
 80021dc:	005b      	lsls	r3, r3, #1
 80021de:	4413      	add	r3, r2
 80021e0:	881b      	ldrh	r3, [r3, #0]
 80021e2:	613b      	str	r3, [r7, #16]
        for(j = 0; j < char_width; j++) {
 80021e4:	2300      	movs	r3, #0
 80021e6:	61bb      	str	r3, [r7, #24]
 80021e8:	e036      	b.n	8002258 <ssd1306_WriteChar+0xec>
            if((b << j) & 0x8000)  {
 80021ea:	693a      	ldr	r2, [r7, #16]
 80021ec:	69bb      	ldr	r3, [r7, #24]
 80021ee:	fa02 f303 	lsl.w	r3, r2, r3
 80021f2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d013      	beq.n	8002222 <ssd1306_WriteChar+0xb6>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 80021fa:	4b24      	ldr	r3, [pc, #144]	@ (800228c <ssd1306_WriteChar+0x120>)
 80021fc:	881b      	ldrh	r3, [r3, #0]
 80021fe:	b2da      	uxtb	r2, r3
 8002200:	69bb      	ldr	r3, [r7, #24]
 8002202:	b2db      	uxtb	r3, r3
 8002204:	4413      	add	r3, r2
 8002206:	b2d8      	uxtb	r0, r3
 8002208:	4b20      	ldr	r3, [pc, #128]	@ (800228c <ssd1306_WriteChar+0x120>)
 800220a:	885b      	ldrh	r3, [r3, #2]
 800220c:	b2da      	uxtb	r2, r3
 800220e:	69fb      	ldr	r3, [r7, #28]
 8002210:	b2db      	uxtb	r3, r3
 8002212:	4413      	add	r3, r2
 8002214:	b2db      	uxtb	r3, r3
 8002216:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 800221a:	4619      	mov	r1, r3
 800221c:	f7ff ff52 	bl	80020c4 <ssd1306_DrawPixel>
 8002220:	e017      	b.n	8002252 <ssd1306_WriteChar+0xe6>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8002222:	4b1a      	ldr	r3, [pc, #104]	@ (800228c <ssd1306_WriteChar+0x120>)
 8002224:	881b      	ldrh	r3, [r3, #0]
 8002226:	b2da      	uxtb	r2, r3
 8002228:	69bb      	ldr	r3, [r7, #24]
 800222a:	b2db      	uxtb	r3, r3
 800222c:	4413      	add	r3, r2
 800222e:	b2d8      	uxtb	r0, r3
 8002230:	4b16      	ldr	r3, [pc, #88]	@ (800228c <ssd1306_WriteChar+0x120>)
 8002232:	885b      	ldrh	r3, [r3, #2]
 8002234:	b2da      	uxtb	r2, r3
 8002236:	69fb      	ldr	r3, [r7, #28]
 8002238:	b2db      	uxtb	r3, r3
 800223a:	4413      	add	r3, r2
 800223c:	b2d9      	uxtb	r1, r3
 800223e:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8002242:	2b00      	cmp	r3, #0
 8002244:	bf0c      	ite	eq
 8002246:	2301      	moveq	r3, #1
 8002248:	2300      	movne	r3, #0
 800224a:	b2db      	uxtb	r3, r3
 800224c:	461a      	mov	r2, r3
 800224e:	f7ff ff39 	bl	80020c4 <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 8002252:	69bb      	ldr	r3, [r7, #24]
 8002254:	3301      	adds	r3, #1
 8002256:	61bb      	str	r3, [r7, #24]
 8002258:	7dfb      	ldrb	r3, [r7, #23]
 800225a:	69ba      	ldr	r2, [r7, #24]
 800225c:	429a      	cmp	r2, r3
 800225e:	d3c4      	bcc.n	80021ea <ssd1306_WriteChar+0x7e>
    for(i = 0; i < Font.height; i++) {
 8002260:	69fb      	ldr	r3, [r7, #28]
 8002262:	3301      	adds	r3, #1
 8002264:	61fb      	str	r3, [r7, #28]
 8002266:	787b      	ldrb	r3, [r7, #1]
 8002268:	461a      	mov	r2, r3
 800226a:	69fb      	ldr	r3, [r7, #28]
 800226c:	4293      	cmp	r3, r2
 800226e:	d3ac      	bcc.n	80021ca <ssd1306_WriteChar+0x5e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 8002270:	4b06      	ldr	r3, [pc, #24]	@ (800228c <ssd1306_WriteChar+0x120>)
 8002272:	881a      	ldrh	r2, [r3, #0]
 8002274:	7dfb      	ldrb	r3, [r7, #23]
 8002276:	b29b      	uxth	r3, r3
 8002278:	4413      	add	r3, r2
 800227a:	b29a      	uxth	r2, r3
 800227c:	4b03      	ldr	r3, [pc, #12]	@ (800228c <ssd1306_WriteChar+0x120>)
 800227e:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8002280:	7bfb      	ldrb	r3, [r7, #15]
}
 8002282:	4618      	mov	r0, r3
 8002284:	3724      	adds	r7, #36	@ 0x24
 8002286:	46bd      	mov	sp, r7
 8002288:	bd90      	pop	{r4, r7, pc}
 800228a:	bf00      	nop
 800228c:	20000aa0 	.word	0x20000aa0

08002290 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8002290:	b580      	push	{r7, lr}
 8002292:	b086      	sub	sp, #24
 8002294:	af02      	add	r7, sp, #8
 8002296:	60f8      	str	r0, [r7, #12]
 8002298:	4638      	mov	r0, r7
 800229a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 800229e:	e013      	b.n	80022c8 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	7818      	ldrb	r0, [r3, #0]
 80022a4:	7e3b      	ldrb	r3, [r7, #24]
 80022a6:	9300      	str	r3, [sp, #0]
 80022a8:	463b      	mov	r3, r7
 80022aa:	cb0e      	ldmia	r3, {r1, r2, r3}
 80022ac:	f7ff ff5e 	bl	800216c <ssd1306_WriteChar>
 80022b0:	4603      	mov	r3, r0
 80022b2:	461a      	mov	r2, r3
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	781b      	ldrb	r3, [r3, #0]
 80022b8:	429a      	cmp	r2, r3
 80022ba:	d002      	beq.n	80022c2 <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	781b      	ldrb	r3, [r3, #0]
 80022c0:	e008      	b.n	80022d4 <ssd1306_WriteString+0x44>
        }
        str++;
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	3301      	adds	r3, #1
 80022c6:	60fb      	str	r3, [r7, #12]
    while (*str) {
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	781b      	ldrb	r3, [r3, #0]
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d1e7      	bne.n	80022a0 <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	781b      	ldrb	r3, [r3, #0]
}
 80022d4:	4618      	mov	r0, r3
 80022d6:	3710      	adds	r7, #16
 80022d8:	46bd      	mov	sp, r7
 80022da:	bd80      	pop	{r7, pc}

080022dc <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 80022dc:	b480      	push	{r7}
 80022de:	b083      	sub	sp, #12
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	4603      	mov	r3, r0
 80022e4:	460a      	mov	r2, r1
 80022e6:	71fb      	strb	r3, [r7, #7]
 80022e8:	4613      	mov	r3, r2
 80022ea:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 80022ec:	79fb      	ldrb	r3, [r7, #7]
 80022ee:	b29a      	uxth	r2, r3
 80022f0:	4b05      	ldr	r3, [pc, #20]	@ (8002308 <ssd1306_SetCursor+0x2c>)
 80022f2:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 80022f4:	79bb      	ldrb	r3, [r7, #6]
 80022f6:	b29a      	uxth	r2, r3
 80022f8:	4b03      	ldr	r3, [pc, #12]	@ (8002308 <ssd1306_SetCursor+0x2c>)
 80022fa:	805a      	strh	r2, [r3, #2]
}
 80022fc:	bf00      	nop
 80022fe:	370c      	adds	r7, #12
 8002300:	46bd      	mov	sp, r7
 8002302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002306:	4770      	bx	lr
 8002308:	20000aa0 	.word	0x20000aa0

0800230c <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 800230c:	b580      	push	{r7, lr}
 800230e:	b084      	sub	sp, #16
 8002310:	af00      	add	r7, sp, #0
 8002312:	4603      	mov	r3, r0
 8002314:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8002316:	2381      	movs	r3, #129	@ 0x81
 8002318:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 800231a:	7bfb      	ldrb	r3, [r7, #15]
 800231c:	4618      	mov	r0, r3
 800231e:	f7ff fdf5 	bl	8001f0c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8002322:	79fb      	ldrb	r3, [r7, #7]
 8002324:	4618      	mov	r0, r3
 8002326:	f7ff fdf1 	bl	8001f0c <ssd1306_WriteCommand>
}
 800232a:	bf00      	nop
 800232c:	3710      	adds	r7, #16
 800232e:	46bd      	mov	sp, r7
 8002330:	bd80      	pop	{r7, pc}
	...

08002334 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8002334:	b580      	push	{r7, lr}
 8002336:	b084      	sub	sp, #16
 8002338:	af00      	add	r7, sp, #0
 800233a:	4603      	mov	r3, r0
 800233c:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 800233e:	79fb      	ldrb	r3, [r7, #7]
 8002340:	2b00      	cmp	r3, #0
 8002342:	d005      	beq.n	8002350 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8002344:	23af      	movs	r3, #175	@ 0xaf
 8002346:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8002348:	4b08      	ldr	r3, [pc, #32]	@ (800236c <ssd1306_SetDisplayOn+0x38>)
 800234a:	2201      	movs	r2, #1
 800234c:	715a      	strb	r2, [r3, #5]
 800234e:	e004      	b.n	800235a <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8002350:	23ae      	movs	r3, #174	@ 0xae
 8002352:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8002354:	4b05      	ldr	r3, [pc, #20]	@ (800236c <ssd1306_SetDisplayOn+0x38>)
 8002356:	2200      	movs	r2, #0
 8002358:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 800235a:	7bfb      	ldrb	r3, [r7, #15]
 800235c:	4618      	mov	r0, r3
 800235e:	f7ff fdd5 	bl	8001f0c <ssd1306_WriteCommand>
}
 8002362:	bf00      	nop
 8002364:	3710      	adds	r7, #16
 8002366:	46bd      	mov	sp, r7
 8002368:	bd80      	pop	{r7, pc}
 800236a:	bf00      	nop
 800236c:	20000aa0 	.word	0x20000aa0

08002370 <io_coil_add_channel>:
IO_Coil_Channel io_coil_channels[MAX_IO_COILS]; // Array of type IO_Channel (struct created in header)
uint16_t io_coil_channel_count = 0;
uint16_t io_hardware_coil_channel_count = 0;


bool io_coil_add_channel(void (*write_func)(void*, uint16_t), void* context) {
 8002370:	b480      	push	{r7}
 8002372:	b083      	sub	sp, #12
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]
 8002378:	6039      	str	r1, [r7, #0]
	if (io_coil_channel_count == MAX_IO_COILS) {
 800237a:	4b23      	ldr	r3, [pc, #140]	@ (8002408 <io_coil_add_channel+0x98>)
 800237c:	881b      	ldrh	r3, [r3, #0]
 800237e:	2b20      	cmp	r3, #32
 8002380:	d101      	bne.n	8002386 <io_coil_add_channel+0x16>
		return false;
 8002382:	2300      	movs	r3, #0
 8002384:	e039      	b.n	80023fa <io_coil_add_channel+0x8a>
	}

	if (write_func == hardware_coil_write_func) {
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	4a20      	ldr	r2, [pc, #128]	@ (800240c <io_coil_add_channel+0x9c>)
 800238a:	4293      	cmp	r3, r2
 800238c:	d10b      	bne.n	80023a6 <io_coil_add_channel+0x36>
		// Enforce limit only for physical coil outputs
		if (io_hardware_coil_channel_count >= MAX_IO_COILS_PHYSICAL) {
 800238e:	4b20      	ldr	r3, [pc, #128]	@ (8002410 <io_coil_add_channel+0xa0>)
 8002390:	881b      	ldrh	r3, [r3, #0]
 8002392:	2b03      	cmp	r3, #3
 8002394:	d901      	bls.n	800239a <io_coil_add_channel+0x2a>
			return false;
 8002396:	2300      	movs	r3, #0
 8002398:	e02f      	b.n	80023fa <io_coil_add_channel+0x8a>
		} else {
			io_hardware_coil_channel_count++; // increase physical coil channel count
 800239a:	4b1d      	ldr	r3, [pc, #116]	@ (8002410 <io_coil_add_channel+0xa0>)
 800239c:	881b      	ldrh	r3, [r3, #0]
 800239e:	3301      	adds	r3, #1
 80023a0:	b29a      	uxth	r2, r3
 80023a2:	4b1b      	ldr	r3, [pc, #108]	@ (8002410 <io_coil_add_channel+0xa0>)
 80023a4:	801a      	strh	r2, [r3, #0]
		}
	}

	io_coil_channels[io_coil_channel_count].write_func = write_func;
 80023a6:	4b18      	ldr	r3, [pc, #96]	@ (8002408 <io_coil_add_channel+0x98>)
 80023a8:	881b      	ldrh	r3, [r3, #0]
 80023aa:	4619      	mov	r1, r3
 80023ac:	4a19      	ldr	r2, [pc, #100]	@ (8002414 <io_coil_add_channel+0xa4>)
 80023ae:	460b      	mov	r3, r1
 80023b0:	005b      	lsls	r3, r3, #1
 80023b2:	440b      	add	r3, r1
 80023b4:	009b      	lsls	r3, r3, #2
 80023b6:	4413      	add	r3, r2
 80023b8:	687a      	ldr	r2, [r7, #4]
 80023ba:	601a      	str	r2, [r3, #0]
	io_coil_channels[io_coil_channel_count].context = context;
 80023bc:	4b12      	ldr	r3, [pc, #72]	@ (8002408 <io_coil_add_channel+0x98>)
 80023be:	881b      	ldrh	r3, [r3, #0]
 80023c0:	4619      	mov	r1, r3
 80023c2:	4a14      	ldr	r2, [pc, #80]	@ (8002414 <io_coil_add_channel+0xa4>)
 80023c4:	460b      	mov	r3, r1
 80023c6:	005b      	lsls	r3, r3, #1
 80023c8:	440b      	add	r3, r1
 80023ca:	009b      	lsls	r3, r3, #2
 80023cc:	4413      	add	r3, r2
 80023ce:	3304      	adds	r3, #4
 80023d0:	683a      	ldr	r2, [r7, #0]
 80023d2:	601a      	str	r2, [r3, #0]
	io_coil_channels[io_coil_channel_count].storedState = 0;
 80023d4:	4b0c      	ldr	r3, [pc, #48]	@ (8002408 <io_coil_add_channel+0x98>)
 80023d6:	881b      	ldrh	r3, [r3, #0]
 80023d8:	4619      	mov	r1, r3
 80023da:	4a0e      	ldr	r2, [pc, #56]	@ (8002414 <io_coil_add_channel+0xa4>)
 80023dc:	460b      	mov	r3, r1
 80023de:	005b      	lsls	r3, r3, #1
 80023e0:	440b      	add	r3, r1
 80023e2:	009b      	lsls	r3, r3, #2
 80023e4:	4413      	add	r3, r2
 80023e6:	3308      	adds	r3, #8
 80023e8:	2200      	movs	r2, #0
 80023ea:	701a      	strb	r2, [r3, #0]
	io_coil_channel_count++; // increase overall channel count
 80023ec:	4b06      	ldr	r3, [pc, #24]	@ (8002408 <io_coil_add_channel+0x98>)
 80023ee:	881b      	ldrh	r3, [r3, #0]
 80023f0:	3301      	adds	r3, #1
 80023f2:	b29a      	uxth	r2, r3
 80023f4:	4b04      	ldr	r3, [pc, #16]	@ (8002408 <io_coil_add_channel+0x98>)
 80023f6:	801a      	strh	r2, [r3, #0]
	return true;
 80023f8:	2301      	movs	r3, #1
}
 80023fa:	4618      	mov	r0, r3
 80023fc:	370c      	adds	r7, #12
 80023fe:	46bd      	mov	sp, r7
 8002400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002404:	4770      	bx	lr
 8002406:	bf00      	nop
 8002408:	20000c28 	.word	0x20000c28
 800240c:	080024d9 	.word	0x080024d9
 8002410:	20000c2a 	.word	0x20000c2a
 8002414:	20000aa8 	.word	0x20000aa8

08002418 <io_coil_read>:


GPIO_PinState io_coil_read(uint16_t index) {
 8002418:	b480      	push	{r7}
 800241a:	b083      	sub	sp, #12
 800241c:	af00      	add	r7, sp, #0
 800241e:	4603      	mov	r3, r0
 8002420:	80fb      	strh	r3, [r7, #6]
	if (index < io_coil_channel_count) {
 8002422:	4b0b      	ldr	r3, [pc, #44]	@ (8002450 <io_coil_read+0x38>)
 8002424:	881b      	ldrh	r3, [r3, #0]
 8002426:	88fa      	ldrh	r2, [r7, #6]
 8002428:	429a      	cmp	r2, r3
 800242a:	d209      	bcs.n	8002440 <io_coil_read+0x28>
		return io_coil_channels[index].storedState;
 800242c:	88fa      	ldrh	r2, [r7, #6]
 800242e:	4909      	ldr	r1, [pc, #36]	@ (8002454 <io_coil_read+0x3c>)
 8002430:	4613      	mov	r3, r2
 8002432:	005b      	lsls	r3, r3, #1
 8002434:	4413      	add	r3, r2
 8002436:	009b      	lsls	r3, r3, #2
 8002438:	440b      	add	r3, r1
 800243a:	3308      	adds	r3, #8
 800243c:	781b      	ldrb	r3, [r3, #0]
 800243e:	e000      	b.n	8002442 <io_coil_read+0x2a>
	}
	return GPIO_PIN_RESET;
 8002440:	2300      	movs	r3, #0
}
 8002442:	4618      	mov	r0, r3
 8002444:	370c      	adds	r7, #12
 8002446:	46bd      	mov	sp, r7
 8002448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244c:	4770      	bx	lr
 800244e:	bf00      	nop
 8002450:	20000c28 	.word	0x20000c28
 8002454:	20000aa8 	.word	0x20000aa8

08002458 <io_coil_write>:


void io_coil_write(uint16_t index, GPIO_PinState state) {
 8002458:	b590      	push	{r4, r7, lr}
 800245a:	b083      	sub	sp, #12
 800245c:	af00      	add	r7, sp, #0
 800245e:	4603      	mov	r3, r0
 8002460:	460a      	mov	r2, r1
 8002462:	80fb      	strh	r3, [r7, #6]
 8002464:	4613      	mov	r3, r2
 8002466:	717b      	strb	r3, [r7, #5]
	if (index < io_coil_channel_count) {
 8002468:	4b19      	ldr	r3, [pc, #100]	@ (80024d0 <io_coil_write+0x78>)
 800246a:	881b      	ldrh	r3, [r3, #0]
 800246c:	88fa      	ldrh	r2, [r7, #6]
 800246e:	429a      	cmp	r2, r3
 8002470:	d229      	bcs.n	80024c6 <io_coil_write+0x6e>
		if (io_coil_channels[index].write_func) {
 8002472:	88fa      	ldrh	r2, [r7, #6]
 8002474:	4917      	ldr	r1, [pc, #92]	@ (80024d4 <io_coil_write+0x7c>)
 8002476:	4613      	mov	r3, r2
 8002478:	005b      	lsls	r3, r3, #1
 800247a:	4413      	add	r3, r2
 800247c:	009b      	lsls	r3, r3, #2
 800247e:	440b      	add	r3, r1
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	2b00      	cmp	r3, #0
 8002484:	d015      	beq.n	80024b2 <io_coil_write+0x5a>
			io_coil_channels[index].write_func(io_coil_channels[index].context, state);
 8002486:	88fa      	ldrh	r2, [r7, #6]
 8002488:	4912      	ldr	r1, [pc, #72]	@ (80024d4 <io_coil_write+0x7c>)
 800248a:	4613      	mov	r3, r2
 800248c:	005b      	lsls	r3, r3, #1
 800248e:	4413      	add	r3, r2
 8002490:	009b      	lsls	r3, r3, #2
 8002492:	440b      	add	r3, r1
 8002494:	681c      	ldr	r4, [r3, #0]
 8002496:	88fa      	ldrh	r2, [r7, #6]
 8002498:	490e      	ldr	r1, [pc, #56]	@ (80024d4 <io_coil_write+0x7c>)
 800249a:	4613      	mov	r3, r2
 800249c:	005b      	lsls	r3, r3, #1
 800249e:	4413      	add	r3, r2
 80024a0:	009b      	lsls	r3, r3, #2
 80024a2:	440b      	add	r3, r1
 80024a4:	3304      	adds	r3, #4
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	797a      	ldrb	r2, [r7, #5]
 80024aa:	b292      	uxth	r2, r2
 80024ac:	4611      	mov	r1, r2
 80024ae:	4618      	mov	r0, r3
 80024b0:	47a0      	blx	r4
		}
		io_coil_channels[index].storedState = state;
 80024b2:	88fa      	ldrh	r2, [r7, #6]
 80024b4:	4907      	ldr	r1, [pc, #28]	@ (80024d4 <io_coil_write+0x7c>)
 80024b6:	4613      	mov	r3, r2
 80024b8:	005b      	lsls	r3, r3, #1
 80024ba:	4413      	add	r3, r2
 80024bc:	009b      	lsls	r3, r3, #2
 80024be:	440b      	add	r3, r1
 80024c0:	3308      	adds	r3, #8
 80024c2:	797a      	ldrb	r2, [r7, #5]
 80024c4:	701a      	strb	r2, [r3, #0]
	}
}
 80024c6:	bf00      	nop
 80024c8:	370c      	adds	r7, #12
 80024ca:	46bd      	mov	sp, r7
 80024cc:	bd90      	pop	{r4, r7, pc}
 80024ce:	bf00      	nop
 80024d0:	20000c28 	.word	0x20000c28
 80024d4:	20000aa8 	.word	0x20000aa8

080024d8 <hardware_coil_write_func>:

void hardware_coil_write_func(void* context, GPIO_PinState state) {
 80024d8:	b580      	push	{r7, lr}
 80024da:	b084      	sub	sp, #16
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]
 80024e0:	460b      	mov	r3, r1
 80024e2:	70fb      	strb	r3, [r7, #3]
	gpio_config* gpio = (gpio_config*)context;
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_WritePin(gpio->port, gpio->pin, state);
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	6818      	ldr	r0, [r3, #0]
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	889b      	ldrh	r3, [r3, #4]
 80024f0:	78fa      	ldrb	r2, [r7, #3]
 80024f2:	4619      	mov	r1, r3
 80024f4:	f005 fc24 	bl	8007d40 <HAL_GPIO_WritePin>
}
 80024f8:	bf00      	nop
 80024fa:	3710      	adds	r7, #16
 80024fc:	46bd      	mov	sp, r7
 80024fe:	bd80      	pop	{r7, pc}

08002500 <io_discrete_in_add_channel>:
 * be used to read from. The channel number is incremented with each channel added.
 *
 * @param port: Pointer to the port where the coil pin is connected (e.g., GPIOA, GPIOB, GPIOC).
 * @param pin: Pin number of the GPIO port where the coil pin is connected.
 */
void io_discrete_in_add_channel(GPIO_PinState (*read_func)(void*), void* context) {
 8002500:	b480      	push	{r7}
 8002502:	b083      	sub	sp, #12
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
 8002508:	6039      	str	r1, [r7, #0]
	// Check is a physical discrete input channel is being added
	if (read_func == hardware_discrete_in_read_func) {
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	4a13      	ldr	r2, [pc, #76]	@ (800255c <io_discrete_in_add_channel+0x5c>)
 800250e:	4293      	cmp	r3, r2
 8002510:	d109      	bne.n	8002526 <io_discrete_in_add_channel+0x26>
		// Enforce limit only for physical discrete inputs
		if (io_hardware_discrete_in_channel_count >= MAX_IO_DISCRETE_IN) {
 8002512:	4b13      	ldr	r3, [pc, #76]	@ (8002560 <io_discrete_in_add_channel+0x60>)
 8002514:	881b      	ldrh	r3, [r3, #0]
 8002516:	2b03      	cmp	r3, #3
 8002518:	d81a      	bhi.n	8002550 <io_discrete_in_add_channel+0x50>
			return;
		} else {
			io_hardware_discrete_in_channel_count++; // increase physical discrete in channel count
 800251a:	4b11      	ldr	r3, [pc, #68]	@ (8002560 <io_discrete_in_add_channel+0x60>)
 800251c:	881b      	ldrh	r3, [r3, #0]
 800251e:	3301      	adds	r3, #1
 8002520:	b29a      	uxth	r2, r3
 8002522:	4b0f      	ldr	r3, [pc, #60]	@ (8002560 <io_discrete_in_add_channel+0x60>)
 8002524:	801a      	strh	r2, [r3, #0]
		}
	}

	io_discrete_in_channels[io_discrete_in_channel_count].read_func = read_func;
 8002526:	4b0f      	ldr	r3, [pc, #60]	@ (8002564 <io_discrete_in_add_channel+0x64>)
 8002528:	881b      	ldrh	r3, [r3, #0]
 800252a:	4619      	mov	r1, r3
 800252c:	4a0e      	ldr	r2, [pc, #56]	@ (8002568 <io_discrete_in_add_channel+0x68>)
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
	io_discrete_in_channels[io_discrete_in_channel_count].context = context;
 8002534:	4b0b      	ldr	r3, [pc, #44]	@ (8002564 <io_discrete_in_add_channel+0x64>)
 8002536:	881b      	ldrh	r3, [r3, #0]
 8002538:	4a0b      	ldr	r2, [pc, #44]	@ (8002568 <io_discrete_in_add_channel+0x68>)
 800253a:	00db      	lsls	r3, r3, #3
 800253c:	4413      	add	r3, r2
 800253e:	683a      	ldr	r2, [r7, #0]
 8002540:	605a      	str	r2, [r3, #4]
	io_discrete_in_channel_count++; // increase overall channel count
 8002542:	4b08      	ldr	r3, [pc, #32]	@ (8002564 <io_discrete_in_add_channel+0x64>)
 8002544:	881b      	ldrh	r3, [r3, #0]
 8002546:	3301      	adds	r3, #1
 8002548:	b29a      	uxth	r2, r3
 800254a:	4b06      	ldr	r3, [pc, #24]	@ (8002564 <io_discrete_in_add_channel+0x64>)
 800254c:	801a      	strh	r2, [r3, #0]
 800254e:	e000      	b.n	8002552 <io_discrete_in_add_channel+0x52>
			return;
 8002550:	bf00      	nop
}
 8002552:	370c      	adds	r7, #12
 8002554:	46bd      	mov	sp, r7
 8002556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255a:	4770      	bx	lr
 800255c:	080025ad 	.word	0x080025ad
 8002560:	20000c4e 	.word	0x20000c4e
 8002564:	20000c4c 	.word	0x20000c4c
 8002568:	20000c2c 	.word	0x20000c2c

0800256c <io_discrete_in_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_coil_add_channel)
 *
 * @retval The GPIO_PinState of the coil input, or GPIO_PIN_RESET if the channel index is invalid.
 */
GPIO_PinState io_discrete_in_read(uint16_t index) {
 800256c:	b580      	push	{r7, lr}
 800256e:	b082      	sub	sp, #8
 8002570:	af00      	add	r7, sp, #0
 8002572:	4603      	mov	r3, r0
 8002574:	80fb      	strh	r3, [r7, #6]
	if (index < io_discrete_in_channel_count) {
 8002576:	4b0b      	ldr	r3, [pc, #44]	@ (80025a4 <io_discrete_in_read+0x38>)
 8002578:	881b      	ldrh	r3, [r3, #0]
 800257a:	88fa      	ldrh	r2, [r7, #6]
 800257c:	429a      	cmp	r2, r3
 800257e:	d20c      	bcs.n	800259a <io_discrete_in_read+0x2e>
		return io_discrete_in_channels[index].read_func(io_discrete_in_channels[index].context);
 8002580:	88fb      	ldrh	r3, [r7, #6]
 8002582:	4a09      	ldr	r2, [pc, #36]	@ (80025a8 <io_discrete_in_read+0x3c>)
 8002584:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8002588:	88fb      	ldrh	r3, [r7, #6]
 800258a:	4907      	ldr	r1, [pc, #28]	@ (80025a8 <io_discrete_in_read+0x3c>)
 800258c:	00db      	lsls	r3, r3, #3
 800258e:	440b      	add	r3, r1
 8002590:	685b      	ldr	r3, [r3, #4]
 8002592:	4618      	mov	r0, r3
 8002594:	4790      	blx	r2
 8002596:	4603      	mov	r3, r0
 8002598:	e000      	b.n	800259c <io_discrete_in_read+0x30>
	}
	return GPIO_PIN_RESET;
 800259a:	2300      	movs	r3, #0
}
 800259c:	4618      	mov	r0, r3
 800259e:	3708      	adds	r7, #8
 80025a0:	46bd      	mov	sp, r7
 80025a2:	bd80      	pop	{r7, pc}
 80025a4:	20000c4c 	.word	0x20000c4c
 80025a8:	20000c2c 	.word	0x20000c2c

080025ac <hardware_discrete_in_read_func>:


// Read function for physical discrete input channels, i2c is device dependent
GPIO_PinState hardware_discrete_in_read_func(void* context) {
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b084      	sub	sp, #16
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
	gpio_config* gpio = (gpio_config*)context;
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	60fb      	str	r3, [r7, #12]
	return HAL_GPIO_ReadPin(gpio->port, gpio->pin);
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	681a      	ldr	r2, [r3, #0]
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	889b      	ldrh	r3, [r3, #4]
 80025c0:	4619      	mov	r1, r3
 80025c2:	4610      	mov	r0, r2
 80025c4:	f005 fba4 	bl	8007d10 <HAL_GPIO_ReadPin>
 80025c8:	4603      	mov	r3, r0
}
 80025ca:	4618      	mov	r0, r3
 80025cc:	3710      	adds	r7, #16
 80025ce:	46bd      	mov	sp, r7
 80025d0:	bd80      	pop	{r7, pc}
	...

080025d4 <io_holding_reg_add_channel>:
uint16_t io_holding_adc_reg_channel_count = 0;

extern DAC_HandleTypeDef hdac1; // Declare external handle for DAC1


bool io_holding_reg_add_channel(void (*write_func)(void*, uint16_t), void* context) {
 80025d4:	b480      	push	{r7}
 80025d6:	b083      	sub	sp, #12
 80025d8:	af00      	add	r7, sp, #0
 80025da:	6078      	str	r0, [r7, #4]
 80025dc:	6039      	str	r1, [r7, #0]
	if (io_holding_reg_channel_count == MAX_IO_HOLDING_REG) {
 80025de:	4b23      	ldr	r3, [pc, #140]	@ (800266c <io_holding_reg_add_channel+0x98>)
 80025e0:	881b      	ldrh	r3, [r3, #0]
 80025e2:	2b20      	cmp	r3, #32
 80025e4:	d101      	bne.n	80025ea <io_holding_reg_add_channel+0x16>
		return false;
 80025e6:	2300      	movs	r3, #0
 80025e8:	e039      	b.n	800265e <io_holding_reg_add_channel+0x8a>
	}

	// Check is a physical ADC output channel is being added
	if (write_func == (void*)dac_write_func) {
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	4a20      	ldr	r2, [pc, #128]	@ (8002670 <io_holding_reg_add_channel+0x9c>)
 80025ee:	4293      	cmp	r3, r2
 80025f0:	d10b      	bne.n	800260a <io_holding_reg_add_channel+0x36>
		// Enforce limit only for physical ADC outputs
		if (io_holding_adc_reg_channel_count >= MAX_IO_HOLDING_REG_PHYSICAL) {
 80025f2:	4b20      	ldr	r3, [pc, #128]	@ (8002674 <io_holding_reg_add_channel+0xa0>)
 80025f4:	881b      	ldrh	r3, [r3, #0]
 80025f6:	2b01      	cmp	r3, #1
 80025f8:	d901      	bls.n	80025fe <io_holding_reg_add_channel+0x2a>
			return false;
 80025fa:	2300      	movs	r3, #0
 80025fc:	e02f      	b.n	800265e <io_holding_reg_add_channel+0x8a>
		} else {
			io_holding_adc_reg_channel_count++; // increase physical ADC channel count
 80025fe:	4b1d      	ldr	r3, [pc, #116]	@ (8002674 <io_holding_reg_add_channel+0xa0>)
 8002600:	881b      	ldrh	r3, [r3, #0]
 8002602:	3301      	adds	r3, #1
 8002604:	b29a      	uxth	r2, r3
 8002606:	4b1b      	ldr	r3, [pc, #108]	@ (8002674 <io_holding_reg_add_channel+0xa0>)
 8002608:	801a      	strh	r2, [r3, #0]
		}
	}

	io_holding_reg_channels[io_holding_reg_channel_count].write_func = write_func;
 800260a:	4b18      	ldr	r3, [pc, #96]	@ (800266c <io_holding_reg_add_channel+0x98>)
 800260c:	881b      	ldrh	r3, [r3, #0]
 800260e:	4619      	mov	r1, r3
 8002610:	4a19      	ldr	r2, [pc, #100]	@ (8002678 <io_holding_reg_add_channel+0xa4>)
 8002612:	460b      	mov	r3, r1
 8002614:	005b      	lsls	r3, r3, #1
 8002616:	440b      	add	r3, r1
 8002618:	009b      	lsls	r3, r3, #2
 800261a:	4413      	add	r3, r2
 800261c:	687a      	ldr	r2, [r7, #4]
 800261e:	601a      	str	r2, [r3, #0]
	io_holding_reg_channels[io_holding_reg_channel_count].context = context;
 8002620:	4b12      	ldr	r3, [pc, #72]	@ (800266c <io_holding_reg_add_channel+0x98>)
 8002622:	881b      	ldrh	r3, [r3, #0]
 8002624:	4619      	mov	r1, r3
 8002626:	4a14      	ldr	r2, [pc, #80]	@ (8002678 <io_holding_reg_add_channel+0xa4>)
 8002628:	460b      	mov	r3, r1
 800262a:	005b      	lsls	r3, r3, #1
 800262c:	440b      	add	r3, r1
 800262e:	009b      	lsls	r3, r3, #2
 8002630:	4413      	add	r3, r2
 8002632:	3304      	adds	r3, #4
 8002634:	683a      	ldr	r2, [r7, #0]
 8002636:	601a      	str	r2, [r3, #0]
	io_holding_reg_channels[io_holding_reg_channel_count].storedValue = 0;
 8002638:	4b0c      	ldr	r3, [pc, #48]	@ (800266c <io_holding_reg_add_channel+0x98>)
 800263a:	881b      	ldrh	r3, [r3, #0]
 800263c:	4619      	mov	r1, r3
 800263e:	4a0e      	ldr	r2, [pc, #56]	@ (8002678 <io_holding_reg_add_channel+0xa4>)
 8002640:	460b      	mov	r3, r1
 8002642:	005b      	lsls	r3, r3, #1
 8002644:	440b      	add	r3, r1
 8002646:	009b      	lsls	r3, r3, #2
 8002648:	4413      	add	r3, r2
 800264a:	3308      	adds	r3, #8
 800264c:	2200      	movs	r2, #0
 800264e:	801a      	strh	r2, [r3, #0]
	io_holding_reg_channel_count++; // increase overall channel count
 8002650:	4b06      	ldr	r3, [pc, #24]	@ (800266c <io_holding_reg_add_channel+0x98>)
 8002652:	881b      	ldrh	r3, [r3, #0]
 8002654:	3301      	adds	r3, #1
 8002656:	b29a      	uxth	r2, r3
 8002658:	4b04      	ldr	r3, [pc, #16]	@ (800266c <io_holding_reg_add_channel+0x98>)
 800265a:	801a      	strh	r2, [r3, #0]
	return true;
 800265c:	2301      	movs	r3, #1
}
 800265e:	4618      	mov	r0, r3
 8002660:	370c      	adds	r7, #12
 8002662:	46bd      	mov	sp, r7
 8002664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002668:	4770      	bx	lr
 800266a:	bf00      	nop
 800266c:	20000dd0 	.word	0x20000dd0
 8002670:	08002739 	.word	0x08002739
 8002674:	20000dd2 	.word	0x20000dd2
 8002678:	20000c50 	.word	0x20000c50

0800267c <io_holding_reg_read>:



uint16_t io_holding_reg_read(uint16_t index) {
 800267c:	b480      	push	{r7}
 800267e:	b083      	sub	sp, #12
 8002680:	af00      	add	r7, sp, #0
 8002682:	4603      	mov	r3, r0
 8002684:	80fb      	strh	r3, [r7, #6]
	if (index < io_holding_reg_channel_count) {
 8002686:	4b0b      	ldr	r3, [pc, #44]	@ (80026b4 <io_holding_reg_read+0x38>)
 8002688:	881b      	ldrh	r3, [r3, #0]
 800268a:	88fa      	ldrh	r2, [r7, #6]
 800268c:	429a      	cmp	r2, r3
 800268e:	d209      	bcs.n	80026a4 <io_holding_reg_read+0x28>
		return io_holding_reg_channels[index].storedValue;
 8002690:	88fa      	ldrh	r2, [r7, #6]
 8002692:	4909      	ldr	r1, [pc, #36]	@ (80026b8 <io_holding_reg_read+0x3c>)
 8002694:	4613      	mov	r3, r2
 8002696:	005b      	lsls	r3, r3, #1
 8002698:	4413      	add	r3, r2
 800269a:	009b      	lsls	r3, r3, #2
 800269c:	440b      	add	r3, r1
 800269e:	3308      	adds	r3, #8
 80026a0:	881b      	ldrh	r3, [r3, #0]
 80026a2:	e000      	b.n	80026a6 <io_holding_reg_read+0x2a>
	}
	return 0;
 80026a4:	2300      	movs	r3, #0
}
 80026a6:	4618      	mov	r0, r3
 80026a8:	370c      	adds	r7, #12
 80026aa:	46bd      	mov	sp, r7
 80026ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b0:	4770      	bx	lr
 80026b2:	bf00      	nop
 80026b4:	20000dd0 	.word	0x20000dd0
 80026b8:	20000c50 	.word	0x20000c50

080026bc <io_holding_reg_write>:



void io_holding_reg_write(uint16_t index, uint16_t value) {
 80026bc:	b590      	push	{r4, r7, lr}
 80026be:	b083      	sub	sp, #12
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	4603      	mov	r3, r0
 80026c4:	460a      	mov	r2, r1
 80026c6:	80fb      	strh	r3, [r7, #6]
 80026c8:	4613      	mov	r3, r2
 80026ca:	80bb      	strh	r3, [r7, #4]
	if (index < io_holding_reg_channel_count) {
 80026cc:	4b18      	ldr	r3, [pc, #96]	@ (8002730 <io_holding_reg_write+0x74>)
 80026ce:	881b      	ldrh	r3, [r3, #0]
 80026d0:	88fa      	ldrh	r2, [r7, #6]
 80026d2:	429a      	cmp	r2, r3
 80026d4:	d228      	bcs.n	8002728 <io_holding_reg_write+0x6c>
		if (io_holding_reg_channels[index].write_func) {
 80026d6:	88fa      	ldrh	r2, [r7, #6]
 80026d8:	4916      	ldr	r1, [pc, #88]	@ (8002734 <io_holding_reg_write+0x78>)
 80026da:	4613      	mov	r3, r2
 80026dc:	005b      	lsls	r3, r3, #1
 80026de:	4413      	add	r3, r2
 80026e0:	009b      	lsls	r3, r3, #2
 80026e2:	440b      	add	r3, r1
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d014      	beq.n	8002714 <io_holding_reg_write+0x58>
			io_holding_reg_channels[index].write_func(io_holding_reg_channels[index].context, value);
 80026ea:	88fa      	ldrh	r2, [r7, #6]
 80026ec:	4911      	ldr	r1, [pc, #68]	@ (8002734 <io_holding_reg_write+0x78>)
 80026ee:	4613      	mov	r3, r2
 80026f0:	005b      	lsls	r3, r3, #1
 80026f2:	4413      	add	r3, r2
 80026f4:	009b      	lsls	r3, r3, #2
 80026f6:	440b      	add	r3, r1
 80026f8:	681c      	ldr	r4, [r3, #0]
 80026fa:	88fa      	ldrh	r2, [r7, #6]
 80026fc:	490d      	ldr	r1, [pc, #52]	@ (8002734 <io_holding_reg_write+0x78>)
 80026fe:	4613      	mov	r3, r2
 8002700:	005b      	lsls	r3, r3, #1
 8002702:	4413      	add	r3, r2
 8002704:	009b      	lsls	r3, r3, #2
 8002706:	440b      	add	r3, r1
 8002708:	3304      	adds	r3, #4
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	88ba      	ldrh	r2, [r7, #4]
 800270e:	4611      	mov	r1, r2
 8002710:	4618      	mov	r0, r3
 8002712:	47a0      	blx	r4
		}
		io_holding_reg_channels[index].storedValue = value;
 8002714:	88fa      	ldrh	r2, [r7, #6]
 8002716:	4907      	ldr	r1, [pc, #28]	@ (8002734 <io_holding_reg_write+0x78>)
 8002718:	4613      	mov	r3, r2
 800271a:	005b      	lsls	r3, r3, #1
 800271c:	4413      	add	r3, r2
 800271e:	009b      	lsls	r3, r3, #2
 8002720:	440b      	add	r3, r1
 8002722:	3308      	adds	r3, #8
 8002724:	88ba      	ldrh	r2, [r7, #4]
 8002726:	801a      	strh	r2, [r3, #0]
	}
}
 8002728:	bf00      	nop
 800272a:	370c      	adds	r7, #12
 800272c:	46bd      	mov	sp, r7
 800272e:	bd90      	pop	{r4, r7, pc}
 8002730:	20000dd0 	.word	0x20000dd0
 8002734:	20000c50 	.word	0x20000c50

08002738 <dac_write_func>:


void dac_write_func(uint32_t channel, uint16_t value) {
 8002738:	b580      	push	{r7, lr}
 800273a:	b084      	sub	sp, #16
 800273c:	af00      	add	r7, sp, #0
 800273e:	6078      	str	r0, [r7, #4]
 8002740:	460b      	mov	r3, r1
 8002742:	807b      	strh	r3, [r7, #2]
#ifdef HAL_DAC_MODULE_ENABLED
		DAC_HandleTypeDef* hdac = &hdac1;
 8002744:	4b0c      	ldr	r3, [pc, #48]	@ (8002778 <dac_write_func+0x40>)
 8002746:	60fb      	str	r3, [r7, #12]

		// Scale modbus 16 bit value to 12 bit DAC range
		uint32_t scaledValue = (value * 4095U) / 65535U;
 8002748:	887a      	ldrh	r2, [r7, #2]
 800274a:	4613      	mov	r3, r2
 800274c:	031b      	lsls	r3, r3, #12
 800274e:	1a9b      	subs	r3, r3, r2
 8002750:	4a0a      	ldr	r2, [pc, #40]	@ (800277c <dac_write_func+0x44>)
 8002752:	fba2 2303 	umull	r2, r3, r2, r3
 8002756:	0bdb      	lsrs	r3, r3, #15
 8002758:	60bb      	str	r3, [r7, #8]

		// Start DAC conversion (DAC peripheral, DAC channel, data alignment, value)
		HAL_DAC_SetValue(hdac, channel, DAC_ALIGN_12B_R, scaledValue);
 800275a:	68bb      	ldr	r3, [r7, #8]
 800275c:	2200      	movs	r2, #0
 800275e:	6879      	ldr	r1, [r7, #4]
 8002760:	68f8      	ldr	r0, [r7, #12]
 8002762:	f004 fc39 	bl	8006fd8 <HAL_DAC_SetValue>

		// Enable the DAC channel and apply the value to the pin
		HAL_DAC_Start(hdac, channel);
 8002766:	6879      	ldr	r1, [r7, #4]
 8002768:	68f8      	ldr	r0, [r7, #12]
 800276a:	f004 fbc9 	bl	8006f00 <HAL_DAC_Start>
#endif
}
 800276e:	bf00      	nop
 8002770:	3710      	adds	r7, #16
 8002772:	46bd      	mov	sp, r7
 8002774:	bd80      	pop	{r7, pc}
 8002776:	bf00      	nop
 8002778:	20000f44 	.word	0x20000f44
 800277c:	80008001 	.word	0x80008001

08002780 <io_input_reg_add_channel>:
 * be used to read from. The channel number is incremented with each channel added.
 *
 * @param read_func: Function that reads the channels device, returning a value. For physical ADC input, use "adc_read_func". For I2C, it is device dependent.
 * @param context: Pointer passed to that read function. For physical ADC input, use "&hadcX" replacing X as necessary.
 */
void io_input_reg_add_channel(uint16_t (*read_func)(void*), void* context) {
 8002780:	b480      	push	{r7}
 8002782:	b083      	sub	sp, #12
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]
 8002788:	6039      	str	r1, [r7, #0]
	// Check is a physical ADC input channel is being added
	if (read_func == (void*)adc_read_func) {
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	4a13      	ldr	r2, [pc, #76]	@ (80027dc <io_input_reg_add_channel+0x5c>)
 800278e:	4293      	cmp	r3, r2
 8002790:	d109      	bne.n	80027a6 <io_input_reg_add_channel+0x26>
		// Enforce limit only for physical ADC inputs
		if (io_input_adc_reg_channel_count >= MAX_IO_INPUT_REG_PHYSICAL) {
 8002792:	4b13      	ldr	r3, [pc, #76]	@ (80027e0 <io_input_reg_add_channel+0x60>)
 8002794:	881b      	ldrh	r3, [r3, #0]
 8002796:	2b03      	cmp	r3, #3
 8002798:	d81a      	bhi.n	80027d0 <io_input_reg_add_channel+0x50>
			return;
		} else {
			io_input_adc_reg_channel_count++; // increase physical ADC channel count
 800279a:	4b11      	ldr	r3, [pc, #68]	@ (80027e0 <io_input_reg_add_channel+0x60>)
 800279c:	881b      	ldrh	r3, [r3, #0]
 800279e:	3301      	adds	r3, #1
 80027a0:	b29a      	uxth	r2, r3
 80027a2:	4b0f      	ldr	r3, [pc, #60]	@ (80027e0 <io_input_reg_add_channel+0x60>)
 80027a4:	801a      	strh	r2, [r3, #0]
		}
	}

	io_input_reg_channels[io_input_reg_channel_count].read_func = read_func;
 80027a6:	4b0f      	ldr	r3, [pc, #60]	@ (80027e4 <io_input_reg_add_channel+0x64>)
 80027a8:	881b      	ldrh	r3, [r3, #0]
 80027aa:	4619      	mov	r1, r3
 80027ac:	4a0e      	ldr	r2, [pc, #56]	@ (80027e8 <io_input_reg_add_channel+0x68>)
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
	io_input_reg_channels[io_input_reg_channel_count].context = context;
 80027b4:	4b0b      	ldr	r3, [pc, #44]	@ (80027e4 <io_input_reg_add_channel+0x64>)
 80027b6:	881b      	ldrh	r3, [r3, #0]
 80027b8:	4a0b      	ldr	r2, [pc, #44]	@ (80027e8 <io_input_reg_add_channel+0x68>)
 80027ba:	00db      	lsls	r3, r3, #3
 80027bc:	4413      	add	r3, r2
 80027be:	683a      	ldr	r2, [r7, #0]
 80027c0:	605a      	str	r2, [r3, #4]
	io_input_reg_channel_count++; // increase overall channel count
 80027c2:	4b08      	ldr	r3, [pc, #32]	@ (80027e4 <io_input_reg_add_channel+0x64>)
 80027c4:	881b      	ldrh	r3, [r3, #0]
 80027c6:	3301      	adds	r3, #1
 80027c8:	b29a      	uxth	r2, r3
 80027ca:	4b06      	ldr	r3, [pc, #24]	@ (80027e4 <io_input_reg_add_channel+0x64>)
 80027cc:	801a      	strh	r2, [r3, #0]
 80027ce:	e000      	b.n	80027d2 <io_input_reg_add_channel+0x52>
			return;
 80027d0:	bf00      	nop
}
 80027d2:	370c      	adds	r7, #12
 80027d4:	46bd      	mov	sp, r7
 80027d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027da:	4770      	bx	lr
 80027dc:	0800282d 	.word	0x0800282d
 80027e0:	20000ed6 	.word	0x20000ed6
 80027e4:	20000ed4 	.word	0x20000ed4
 80027e8:	20000dd4 	.word	0x20000dd4

080027ec <io_input_reg_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_holding_reg_add_channel)
 *
 * @retval The ADC conversion result, or 0 if the channel is invalid.
 */
uint16_t io_input_reg_read(uint16_t index) {
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b082      	sub	sp, #8
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	4603      	mov	r3, r0
 80027f4:	80fb      	strh	r3, [r7, #6]
	if (index < io_input_reg_channel_count) {
 80027f6:	4b0b      	ldr	r3, [pc, #44]	@ (8002824 <io_input_reg_read+0x38>)
 80027f8:	881b      	ldrh	r3, [r3, #0]
 80027fa:	88fa      	ldrh	r2, [r7, #6]
 80027fc:	429a      	cmp	r2, r3
 80027fe:	d20c      	bcs.n	800281a <io_input_reg_read+0x2e>
		return io_input_reg_channels[index].read_func(io_input_reg_channels[index].context);
 8002800:	88fb      	ldrh	r3, [r7, #6]
 8002802:	4a09      	ldr	r2, [pc, #36]	@ (8002828 <io_input_reg_read+0x3c>)
 8002804:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8002808:	88fb      	ldrh	r3, [r7, #6]
 800280a:	4907      	ldr	r1, [pc, #28]	@ (8002828 <io_input_reg_read+0x3c>)
 800280c:	00db      	lsls	r3, r3, #3
 800280e:	440b      	add	r3, r1
 8002810:	685b      	ldr	r3, [r3, #4]
 8002812:	4618      	mov	r0, r3
 8002814:	4790      	blx	r2
 8002816:	4603      	mov	r3, r0
 8002818:	e000      	b.n	800281c <io_input_reg_read+0x30>
	}
	return 0;
 800281a:	2300      	movs	r3, #0
}
 800281c:	4618      	mov	r0, r3
 800281e:	3708      	adds	r7, #8
 8002820:	46bd      	mov	sp, r7
 8002822:	bd80      	pop	{r7, pc}
 8002824:	20000ed4 	.word	0x20000ed4
 8002828:	20000dd4 	.word	0x20000dd4

0800282c <adc_read_func>:


// Read function for physical adc channels, i2c is device dependent
uint16_t adc_read_func(uint32_t channel) {
 800282c:	b580      	push	{r7, lr}
 800282e:	b08c      	sub	sp, #48	@ 0x30
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
#ifdef HAL_ADC_MODULE_ENABLED
		//ADC_HandleTypeDef* hadc = (ADC_HandleTypeDef*)context; // cast generic handle to ADC_HandleTypeDef
		ADC_HandleTypeDef* hadc = &hadc1;
 8002834:	4b1d      	ldr	r3, [pc, #116]	@ (80028ac <adc_read_func+0x80>)
 8002836:	62fb      	str	r3, [r7, #44]	@ 0x2c

		// Stop ADC before reconfiguration
    	HAL_ADC_Stop(&hadc1);
 8002838:	481c      	ldr	r0, [pc, #112]	@ (80028ac <adc_read_func+0x80>)
 800283a:	f003 fab9 	bl	8005db0 <HAL_ADC_Stop>

		// Configure the specified channel
		ADC_ChannelConfTypeDef sConfig = {0};
 800283e:	f107 030c 	add.w	r3, r7, #12
 8002842:	2220      	movs	r2, #32
 8002844:	2100      	movs	r1, #0
 8002846:	4618      	mov	r0, r3
 8002848:	f00f faef 	bl	8011e2a <memset>
		sConfig.Channel = channel;
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	60fb      	str	r3, [r7, #12]
		sConfig.Rank = ADC_REGULAR_RANK_1; /* !!! WILL NOT WORK WITHOUT !! */
 8002850:	2306      	movs	r3, #6
 8002852:	613b      	str	r3, [r7, #16]
		sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5; // Better accuracy
 8002854:	2304      	movs	r3, #4
 8002856:	617b      	str	r3, [r7, #20]
		sConfig.SingleDiff = ADC_SINGLE_ENDED; /* !!! WILL NOT WORK WITHOUT !!! */
 8002858:	237f      	movs	r3, #127	@ 0x7f
 800285a:	61bb      	str	r3, [r7, #24]
		HAL_ADC_ConfigChannel(hadc, &sConfig);
 800285c:	f107 030c 	add.w	r3, r7, #12
 8002860:	4619      	mov	r1, r3
 8002862:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002864:	f003 fbbe 	bl	8005fe4 <HAL_ADC_ConfigChannel>

		// Start ADC conversion
		HAL_ADC_Start(hadc);
 8002868:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800286a:	f003 f9e5 	bl	8005c38 <HAL_ADC_Start>

		// Wait until the ADC conversion is done (or a timeout of 100 ms occurs)
		if (HAL_ADC_PollForConversion(hadc, 100) == HAL_OK) {
 800286e:	2164      	movs	r1, #100	@ 0x64
 8002870:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002872:	f003 fad1 	bl	8005e18 <HAL_ADC_PollForConversion>
 8002876:	4603      	mov	r3, r0
 8002878:	2b00      	cmp	r3, #0
 800287a:	d10f      	bne.n	800289c <adc_read_func+0x70>
			//HAL_ADC_Stop(hadc);
			// Return the ADC value
			return (HAL_ADC_GetValue(hadc) * 65535) / 4095; // scale 12 bit value to 16 bit value as expected by modbus specifications
 800287c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800287e:	f003 fba3 	bl	8005fc8 <HAL_ADC_GetValue>
 8002882:	4602      	mov	r2, r0
 8002884:	4613      	mov	r3, r2
 8002886:	041b      	lsls	r3, r3, #16
 8002888:	1a9a      	subs	r2, r3, r2
 800288a:	4b09      	ldr	r3, [pc, #36]	@ (80028b0 <adc_read_func+0x84>)
 800288c:	fba3 1302 	umull	r1, r3, r3, r2
 8002890:	1ad2      	subs	r2, r2, r3
 8002892:	0852      	lsrs	r2, r2, #1
 8002894:	4413      	add	r3, r2
 8002896:	0adb      	lsrs	r3, r3, #11
 8002898:	b29b      	uxth	r3, r3
 800289a:	e003      	b.n	80028a4 <adc_read_func+0x78>
		}
		HAL_ADC_Stop(hadc);
 800289c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800289e:	f003 fa87 	bl	8005db0 <HAL_ADC_Stop>
#endif
	return 0;
 80028a2:	2300      	movs	r3, #0
}
 80028a4:	4618      	mov	r0, r3
 80028a6:	3730      	adds	r7, #48	@ 0x30
 80028a8:	46bd      	mov	sp, r7
 80028aa:	bd80      	pop	{r7, pc}
 80028ac:	20000ed8 	.word	0x20000ed8
 80028b0:	00100101 	.word	0x00100101

080028b4 <io_virtual_add>:
#include "io/io_virtual.h"

extern uint16_t io_coil_channel_count;
extern uint16_t io_holding_reg_channel_count;

bool io_virtual_add(RegisterType type, uint16_t* index) {
 80028b4:	b580      	push	{r7, lr}
 80028b6:	b084      	sub	sp, #16
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	4603      	mov	r3, r0
 80028bc:	6039      	str	r1, [r7, #0]
 80028be:	71fb      	strb	r3, [r7, #7]
	switch (type) {
 80028c0:	79fb      	ldrb	r3, [r7, #7]
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d002      	beq.n	80028cc <io_virtual_add+0x18>
 80028c6:	2b02      	cmp	r3, #2
 80028c8:	d013      	beq.n	80028f2 <io_virtual_add+0x3e>
 80028ca:	e025      	b.n	8002918 <io_virtual_add+0x64>
		case REG_COIL: {
			bool status = io_coil_add_channel(NULL, NULL);
 80028cc:	2100      	movs	r1, #0
 80028ce:	2000      	movs	r0, #0
 80028d0:	f7ff fd4e 	bl	8002370 <io_coil_add_channel>
 80028d4:	4603      	mov	r3, r0
 80028d6:	73bb      	strb	r3, [r7, #14]
			if (status == true) {
 80028d8:	7bbb      	ldrb	r3, [r7, #14]
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d007      	beq.n	80028ee <io_virtual_add+0x3a>
				*index = io_coil_channel_count - 1;
 80028de:	4b11      	ldr	r3, [pc, #68]	@ (8002924 <io_virtual_add+0x70>)
 80028e0:	881b      	ldrh	r3, [r3, #0]
 80028e2:	3b01      	subs	r3, #1
 80028e4:	b29a      	uxth	r2, r3
 80028e6:	683b      	ldr	r3, [r7, #0]
 80028e8:	801a      	strh	r2, [r3, #0]
				return true;
 80028ea:	2301      	movs	r3, #1
 80028ec:	e015      	b.n	800291a <io_virtual_add+0x66>
			}
			return false;
 80028ee:	2300      	movs	r3, #0
 80028f0:	e013      	b.n	800291a <io_virtual_add+0x66>
		}
		case REG_HOLDING: {
			bool status = io_holding_reg_add_channel(NULL, NULL);
 80028f2:	2100      	movs	r1, #0
 80028f4:	2000      	movs	r0, #0
 80028f6:	f7ff fe6d 	bl	80025d4 <io_holding_reg_add_channel>
 80028fa:	4603      	mov	r3, r0
 80028fc:	73fb      	strb	r3, [r7, #15]
			if (status == true) {
 80028fe:	7bfb      	ldrb	r3, [r7, #15]
 8002900:	2b00      	cmp	r3, #0
 8002902:	d007      	beq.n	8002914 <io_virtual_add+0x60>
				*index = io_holding_reg_channel_count - 1;
 8002904:	4b08      	ldr	r3, [pc, #32]	@ (8002928 <io_virtual_add+0x74>)
 8002906:	881b      	ldrh	r3, [r3, #0]
 8002908:	3b01      	subs	r3, #1
 800290a:	b29a      	uxth	r2, r3
 800290c:	683b      	ldr	r3, [r7, #0]
 800290e:	801a      	strh	r2, [r3, #0]
				return true;
 8002910:	2301      	movs	r3, #1
 8002912:	e002      	b.n	800291a <io_virtual_add+0x66>
			}
			return false;
 8002914:	2300      	movs	r3, #0
 8002916:	e000      	b.n	800291a <io_virtual_add+0x66>
		}
		default: {
			return false;
 8002918:	2300      	movs	r3, #0
		}
	}
}
 800291a:	4618      	mov	r0, r3
 800291c:	3710      	adds	r7, #16
 800291e:	46bd      	mov	sp, r7
 8002920:	bd80      	pop	{r7, pc}
 8002922:	bf00      	nop
 8002924:	20000c28 	.word	0x20000c28
 8002928:	20000dd0 	.word	0x20000dd0

0800292c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800292c:	b580      	push	{r7, lr}
 800292e:	b096      	sub	sp, #88	@ 0x58
 8002930:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002932:	f002 fcf0 	bl	8005316 <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002936:	f000 f95f 	bl	8002bf8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800293a:	f000 fb63 	bl	8003004 <MX_GPIO_Init>
  MX_DMA_Init();
 800293e:	f000 fb2f 	bl	8002fa0 <MX_DMA_Init>
  MX_I2C1_Init();
 8002942:	f000 fa61 	bl	8002e08 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8002946:	f000 fadd 	bl	8002f04 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 800294a:	f000 f9a1 	bl	8002c90 <MX_ADC1_Init>
  MX_DAC1_Init();
 800294e:	f000 fa17 	bl	8002d80 <MX_DAC1_Init>
  MX_USB_Device_Init();
 8002952:	f00d ff93 	bl	801087c <MX_USB_Device_Init>
  MX_SPI1_Init();
 8002956:	f000 fa97 	bl	8002e88 <MX_SPI1_Init>
  if (MX_FATFS_Init() != APP_OK) {
 800295a:	f00c fa7f 	bl	800ee5c <MX_FATFS_Init>
 800295e:	4603      	mov	r3, r0
 8002960:	2b00      	cmp	r3, #0
 8002962:	d001      	beq.n	8002968 <main+0x3c>
    Error_Handler();
 8002964:	f000 fbec 	bl	8003140 <Error_Handler>
  }
  /* USER CODE BEGIN 2 */
  // SETUP ---------------------------------------------------------------------------------------//
    // Splash Screen
	display_Setup();
 8002968:	f7fe fe58 	bl	800161c <display_Setup>
	display_Boot();
 800296c:	f7fe fe5c 	bl	8001628 <display_Boot>

	// Config
	#define DEBOUNCE_DELAY 50 // milliseconds

  	// Communication
    modbus_Setup(0x01); // Set modbus slave address
 8002970:	2001      	movs	r0, #1
 8002972:	f000 ffb9 	bl	80038e8 <modbus_Setup>
  	RS485_Setup(GPIOA, RS485_DIR_Pin); // changed from PA4 to PA8 to not interfere with DAC1
 8002976:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800297a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800297e:	f002 fab5 	bl	8004eec <RS485_Setup>

  	// Initialise Devices
  	I2C_Setup(&hi2c1);
 8002982:	4889      	ldr	r0, [pc, #548]	@ (8002ba8 <main+0x27c>)
 8002984:	f7ff f9b8 	bl	8001cf8 <I2C_Setup>
  	INA226_Init(&hi2c1);
 8002988:	4887      	ldr	r0, [pc, #540]	@ (8002ba8 <main+0x27c>)
 800298a:	f7ff fa5b 	bl	8001e44 <INA226_Init>
  	automation_Init();
 800298e:	f7fe fbe1 	bl	8001154 <automation_Init>

  	// Setup Coils [HARDWARE]
  	gpio_config coil_0 = {GPIOC, DOUT1_Pin};
 8002992:	4a86      	ldr	r2, [pc, #536]	@ (8002bac <main+0x280>)
 8002994:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8002998:	e892 0003 	ldmia.w	r2, {r0, r1}
 800299c:	e883 0003 	stmia.w	r3, {r0, r1}
	gpio_config coil_1 = {GPIOB, DOUT2_Pin};
 80029a0:	4a83      	ldr	r2, [pc, #524]	@ (8002bb0 <main+0x284>)
 80029a2:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80029a6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80029aa:	e883 0003 	stmia.w	r3, {r0, r1}
	gpio_config coil_2 = {GPIOB, DOUT3_Pin};
 80029ae:	4a81      	ldr	r2, [pc, #516]	@ (8002bb4 <main+0x288>)
 80029b0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80029b4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80029b8:	e883 0003 	stmia.w	r3, {r0, r1}
	gpio_config coil_3 = {GPIOB, DOUT4_Pin};
 80029bc:	4a7e      	ldr	r2, [pc, #504]	@ (8002bb8 <main+0x28c>)
 80029be:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80029c2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80029c6:	e883 0003 	stmia.w	r3, {r0, r1}
  	io_coil_add_channel(hardware_coil_write_func, &coil_0);
 80029ca:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80029ce:	4619      	mov	r1, r3
 80029d0:	487a      	ldr	r0, [pc, #488]	@ (8002bbc <main+0x290>)
 80029d2:	f7ff fccd 	bl	8002370 <io_coil_add_channel>
  	io_coil_add_channel(hardware_coil_write_func, &coil_1);
 80029d6:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80029da:	4619      	mov	r1, r3
 80029dc:	4877      	ldr	r0, [pc, #476]	@ (8002bbc <main+0x290>)
 80029de:	f7ff fcc7 	bl	8002370 <io_coil_add_channel>
  	io_coil_add_channel(hardware_coil_write_func, &coil_2);
 80029e2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80029e6:	4619      	mov	r1, r3
 80029e8:	4874      	ldr	r0, [pc, #464]	@ (8002bbc <main+0x290>)
 80029ea:	f7ff fcc1 	bl	8002370 <io_coil_add_channel>
  	io_coil_add_channel(hardware_coil_write_func, &coil_3);
 80029ee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80029f2:	4619      	mov	r1, r3
 80029f4:	4871      	ldr	r0, [pc, #452]	@ (8002bbc <main+0x290>)
 80029f6:	f7ff fcbb 	bl	8002370 <io_coil_add_channel>

  	// Setup Discrete Inputs [HARDWARE]
  	gpio_config discrete_in_0 = {GPIOA, GPIO_PIN_2}; // PA2
 80029fa:	4a71      	ldr	r2, [pc, #452]	@ (8002bc0 <main+0x294>)
 80029fc:	f107 031c 	add.w	r3, r7, #28
 8002a00:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002a04:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_1 = {GPIOA, GPIO_PIN_3}; // PA3
 8002a08:	4a6e      	ldr	r2, [pc, #440]	@ (8002bc4 <main+0x298>)
 8002a0a:	f107 0314 	add.w	r3, r7, #20
 8002a0e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002a12:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_2 = {GPIOB, GPIO_PIN_13}; // PB13
 8002a16:	4a6c      	ldr	r2, [pc, #432]	@ (8002bc8 <main+0x29c>)
 8002a18:	f107 030c 	add.w	r3, r7, #12
 8002a1c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002a20:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_3 = {GPIOB, GPIO_PIN_14}; // PB14
 8002a24:	4a69      	ldr	r2, [pc, #420]	@ (8002bcc <main+0x2a0>)
 8002a26:	1d3b      	adds	r3, r7, #4
 8002a28:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002a2c:	e883 0003 	stmia.w	r3, {r0, r1}
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_0);
 8002a30:	f107 031c 	add.w	r3, r7, #28
 8002a34:	4619      	mov	r1, r3
 8002a36:	4866      	ldr	r0, [pc, #408]	@ (8002bd0 <main+0x2a4>)
 8002a38:	f7ff fd62 	bl	8002500 <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_1);
 8002a3c:	f107 0314 	add.w	r3, r7, #20
 8002a40:	4619      	mov	r1, r3
 8002a42:	4863      	ldr	r0, [pc, #396]	@ (8002bd0 <main+0x2a4>)
 8002a44:	f7ff fd5c 	bl	8002500 <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_2);
 8002a48:	f107 030c 	add.w	r3, r7, #12
 8002a4c:	4619      	mov	r1, r3
 8002a4e:	4860      	ldr	r0, [pc, #384]	@ (8002bd0 <main+0x2a4>)
 8002a50:	f7ff fd56 	bl	8002500 <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_3);
 8002a54:	1d3b      	adds	r3, r7, #4
 8002a56:	4619      	mov	r1, r3
 8002a58:	485d      	ldr	r0, [pc, #372]	@ (8002bd0 <main+0x2a4>)
 8002a5a:	f7ff fd51 	bl	8002500 <io_discrete_in_add_channel>

  	// Setup Holding Registers [HARDWARE]
  	io_holding_reg_add_channel(dac_write_func, DAC_CHANNEL_1);
 8002a5e:	2100      	movs	r1, #0
 8002a60:	485c      	ldr	r0, [pc, #368]	@ (8002bd4 <main+0x2a8>)
 8002a62:	f7ff fdb7 	bl	80025d4 <io_holding_reg_add_channel>
  	io_holding_reg_add_channel(dac_write_func, DAC_CHANNEL_2);
 8002a66:	2110      	movs	r1, #16
 8002a68:	485a      	ldr	r0, [pc, #360]	@ (8002bd4 <main+0x2a8>)
 8002a6a:	f7ff fdb3 	bl	80025d4 <io_holding_reg_add_channel>


  	// Setup Input register
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_1);
 8002a6e:	495a      	ldr	r1, [pc, #360]	@ (8002bd8 <main+0x2ac>)
 8002a70:	485a      	ldr	r0, [pc, #360]	@ (8002bdc <main+0x2b0>)
 8002a72:	f7ff fe85 	bl	8002780 <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_2);
 8002a76:	495a      	ldr	r1, [pc, #360]	@ (8002be0 <main+0x2b4>)
 8002a78:	4858      	ldr	r0, [pc, #352]	@ (8002bdc <main+0x2b0>)
 8002a7a:	f7ff fe81 	bl	8002780 <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_11);
 8002a7e:	4959      	ldr	r1, [pc, #356]	@ (8002be4 <main+0x2b8>)
 8002a80:	4856      	ldr	r0, [pc, #344]	@ (8002bdc <main+0x2b0>)
 8002a82:	f7ff fe7d 	bl	8002780 <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_14);
 8002a86:	4958      	ldr	r1, [pc, #352]	@ (8002be8 <main+0x2bc>)
 8002a88:	4854      	ldr	r0, [pc, #336]	@ (8002bdc <main+0x2b0>)
 8002a8a:	f7ff fe79 	bl	8002780 <io_input_reg_add_channel>

  	// Hardcoded Status input registers (do not remove)
  	io_input_reg_add_channel(INA226_ReadBusVoltageRaw, &hi2c1);
 8002a8e:	4946      	ldr	r1, [pc, #280]	@ (8002ba8 <main+0x27c>)
 8002a90:	4856      	ldr	r0, [pc, #344]	@ (8002bec <main+0x2c0>)
 8002a92:	f7ff fe75 	bl	8002780 <io_input_reg_add_channel>
  	io_input_reg_add_channel(INA226_ReadCurrentRaw, &hi2c1);
 8002a96:	4944      	ldr	r1, [pc, #272]	@ (8002ba8 <main+0x27c>)
 8002a98:	4855      	ldr	r0, [pc, #340]	@ (8002bf0 <main+0x2c4>)
 8002a9a:	f7ff fe71 	bl	8002780 <io_input_reg_add_channel>


  	// Flash on-board LED
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_SET);
 8002a9e:	2201      	movs	r2, #1
 8002aa0:	2140      	movs	r1, #64	@ 0x40
 8002aa2:	4854      	ldr	r0, [pc, #336]	@ (8002bf4 <main+0x2c8>)
 8002aa4:	f005 f94c 	bl	8007d40 <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 8002aa8:	203c      	movs	r0, #60	@ 0x3c
 8002aaa:	f002 fca5 	bl	80053f8 <HAL_Delay>
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_RESET);
 8002aae:	2200      	movs	r2, #0
 8002ab0:	2140      	movs	r1, #64	@ 0x40
 8002ab2:	4850      	ldr	r0, [pc, #320]	@ (8002bf4 <main+0x2c8>)
 8002ab4:	f005 f944 	bl	8007d40 <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 8002ab8:	203c      	movs	r0, #60	@ 0x3c
 8002aba:	f002 fc9d 	bl	80053f8 <HAL_Delay>
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_SET);
 8002abe:	2201      	movs	r2, #1
 8002ac0:	2140      	movs	r1, #64	@ 0x40
 8002ac2:	484c      	ldr	r0, [pc, #304]	@ (8002bf4 <main+0x2c8>)
 8002ac4:	f005 f93c 	bl	8007d40 <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 8002ac8:	203c      	movs	r0, #60	@ 0x3c
 8002aca:	f002 fc95 	bl	80053f8 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_RESET);
 8002ace:	2200      	movs	r2, #0
 8002ad0:	2140      	movs	r1, #64	@ 0x40
 8002ad2:	4848      	ldr	r0, [pc, #288]	@ (8002bf4 <main+0x2c8>)
 8002ad4:	f005 f934 	bl	8007d40 <HAL_GPIO_WritePin>

	HAL_Delay(1000);
 8002ad8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002adc:	f002 fc8c 	bl	80053f8 <HAL_Delay>

	// TEMP: ->> needs to be in a timer to update every few seconds for eg TODO
	display_StatusPage();
 8002ae0:	f7fe fdcc 	bl	800167c <display_StatusPage>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	uint8_t btn1status = 0;
 8002ae4:	2300      	movs	r3, #0
 8002ae6:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	uint32_t lastButtonPress = 0;
 8002aea:	2300      	movs	r3, #0
 8002aec:	653b      	str	r3, [r7, #80]	@ 0x50

	uint32_t loopCounter = 0;
 8002aee:	2300      	movs	r3, #0
 8002af0:	64fb      	str	r3, [r7, #76]	@ 0x4c
	uint32_t lastTimeTick = HAL_GetTick();  // ms
 8002af2:	f002 fc75 	bl	80053e0 <HAL_GetTick>
 8002af6:	64b8      	str	r0, [r7, #72]	@ 0x48

  while (1)
  {
	  loopCounter++;
 8002af8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002afa:	3301      	adds	r3, #1
 8002afc:	64fb      	str	r3, [r7, #76]	@ 0x4c

	  /* RS485 Circular Frame Handling BEGIN*/
	  RS485_ProcessPendingFrames();
 8002afe:	f002 fb03 	bl	8005108 <RS485_ProcessPendingFrames>
	  RS485_TransmitPendingFrames();
 8002b02:	f002 fb45 	bl	8005190 <RS485_TransmitPendingFrames>
	  /* RS485 Circular Frame Handling END*/

	  /* AUTOMATION BEGIN*/
	  automation_Tick();
 8002b06:	f7fe fb2b 	bl	8001160 <automation_Tick>
	  /* AUTOMATION END*/


	  /* CHECK INPUTS BEGIN*/
	  // Check display button
	  GPIO_PinState btn1 = HAL_GPIO_ReadPin(GPIOC, BTN1_Pin);
 8002b0a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002b0e:	4839      	ldr	r0, [pc, #228]	@ (8002bf4 <main+0x2c8>)
 8002b10:	f005 f8fe 	bl	8007d10 <HAL_GPIO_ReadPin>
 8002b14:	4603      	mov	r3, r0
 8002b16:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
	  if (btn1 == GPIO_PIN_SET) {
 8002b1a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8002b1e:	2b01      	cmp	r3, #1
 8002b20:	d113      	bne.n	8002b4a <main+0x21e>
		  if (btn1status == 0 && (HAL_GetTick() - lastButtonPress) > DEBOUNCE_DELAY) {
 8002b22:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d116      	bne.n	8002b58 <main+0x22c>
 8002b2a:	f002 fc59 	bl	80053e0 <HAL_GetTick>
 8002b2e:	4602      	mov	r2, r0
 8002b30:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002b32:	1ad3      	subs	r3, r2, r3
 8002b34:	2b32      	cmp	r3, #50	@ 0x32
 8002b36:	d90f      	bls.n	8002b58 <main+0x22c>
			  display_BtnPress();
 8002b38:	f7fe fff6 	bl	8001b28 <display_BtnPress>
			  lastButtonPress = HAL_GetTick();
 8002b3c:	f002 fc50 	bl	80053e0 <HAL_GetTick>
 8002b40:	6538      	str	r0, [r7, #80]	@ 0x50
			  btn1status = 1;
 8002b42:	2301      	movs	r3, #1
 8002b44:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
 8002b48:	e006      	b.n	8002b58 <main+0x22c>
		  }
	  } else if (btn1 == GPIO_PIN_RESET) {
 8002b4a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d102      	bne.n	8002b58 <main+0x22c>
		  btn1status = 0;
 8002b52:	2300      	movs	r3, #0
 8002b54:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57


	  /* SCHEDULE BEGIN*/

	  // Every second
	  if ((HAL_GetTick() - lastTimeTick) >= 1000 || (HAL_GetTick() < lastTimeTick)) { // wraparound-safe comparison
 8002b58:	f002 fc42 	bl	80053e0 <HAL_GetTick>
 8002b5c:	4602      	mov	r2, r0
 8002b5e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002b60:	1ad3      	subs	r3, r2, r3
 8002b62:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002b66:	d205      	bcs.n	8002b74 <main+0x248>
 8002b68:	f002 fc3a 	bl	80053e0 <HAL_GetTick>
 8002b6c:	4602      	mov	r2, r0
 8002b6e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002b70:	4293      	cmp	r3, r2
 8002b72:	d906      	bls.n	8002b82 <main+0x256>
		  lastTimeTick = HAL_GetTick();
 8002b74:	f002 fc34 	bl	80053e0 <HAL_GetTick>
 8002b78:	64b8      	str	r0, [r7, #72]	@ 0x48
		  loopCounter = 0;
 8002b7a:	2300      	movs	r3, #0
 8002b7c:	64fb      	str	r3, [r7, #76]	@ 0x4c

		  // Update display
		  display_StatusPage();
 8002b7e:	f7fe fd7d 	bl	800167c <display_StatusPage>
	  }

	  // Every 10 seconds since pressing display button, go to main page
	  if ((HAL_GetTick() - lastButtonPress) >= 10000|| (HAL_GetTick() < lastButtonPress)) { // wraparound-safe comparison
 8002b82:	f002 fc2d 	bl	80053e0 <HAL_GetTick>
 8002b86:	4602      	mov	r2, r0
 8002b88:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002b8a:	1ad3      	subs	r3, r2, r3
 8002b8c:	f242 720f 	movw	r2, #9999	@ 0x270f
 8002b90:	4293      	cmp	r3, r2
 8002b92:	d805      	bhi.n	8002ba0 <main+0x274>
 8002b94:	f002 fc24 	bl	80053e0 <HAL_GetTick>
 8002b98:	4602      	mov	r2, r0
 8002b9a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002b9c:	4293      	cmp	r3, r2
 8002b9e:	d9ab      	bls.n	8002af8 <main+0x1cc>
		  display_setPage(0);
 8002ba0:	2000      	movs	r0, #0
 8002ba2:	f7fe ffdb 	bl	8001b5c <display_setPage>
  {
 8002ba6:	e7a7      	b.n	8002af8 <main+0x1cc>
 8002ba8:	20000f58 	.word	0x20000f58
 8002bac:	08014088 	.word	0x08014088
 8002bb0:	08014090 	.word	0x08014090
 8002bb4:	08014098 	.word	0x08014098
 8002bb8:	080140a0 	.word	0x080140a0
 8002bbc:	080024d9 	.word	0x080024d9
 8002bc0:	080140a8 	.word	0x080140a8
 8002bc4:	080140b0 	.word	0x080140b0
 8002bc8:	080140b8 	.word	0x080140b8
 8002bcc:	080140c0 	.word	0x080140c0
 8002bd0:	080025ad 	.word	0x080025ad
 8002bd4:	08002739 	.word	0x08002739
 8002bd8:	04300002 	.word	0x04300002
 8002bdc:	0800282d 	.word	0x0800282d
 8002be0:	08600004 	.word	0x08600004
 8002be4:	2e300800 	.word	0x2e300800
 8002be8:	3ac04000 	.word	0x3ac04000
 8002bec:	08001e7d 	.word	0x08001e7d
 8002bf0:	08001ebd 	.word	0x08001ebd
 8002bf4:	48000800 	.word	0x48000800

08002bf8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	b094      	sub	sp, #80	@ 0x50
 8002bfc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002bfe:	f107 0318 	add.w	r3, r7, #24
 8002c02:	2238      	movs	r2, #56	@ 0x38
 8002c04:	2100      	movs	r1, #0
 8002c06:	4618      	mov	r0, r3
 8002c08:	f00f f90f 	bl	8011e2a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002c0c:	1d3b      	adds	r3, r7, #4
 8002c0e:	2200      	movs	r2, #0
 8002c10:	601a      	str	r2, [r3, #0]
 8002c12:	605a      	str	r2, [r3, #4]
 8002c14:	609a      	str	r2, [r3, #8]
 8002c16:	60da      	str	r2, [r3, #12]
 8002c18:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002c1a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8002c1e:	f007 fcf7 	bl	800a610 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002c22:	2302      	movs	r3, #2
 8002c24:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002c26:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002c2a:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002c2c:	2340      	movs	r3, #64	@ 0x40
 8002c2e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002c30:	2302      	movs	r3, #2
 8002c32:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002c34:	2302      	movs	r3, #2
 8002c36:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8002c38:	2301      	movs	r3, #1
 8002c3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 12;
 8002c3c:	230c      	movs	r3, #12
 8002c3e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002c40:	2302      	movs	r3, #2
 8002c42:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 8002c44:	2304      	movs	r3, #4
 8002c46:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002c48:	2302      	movs	r3, #2
 8002c4a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002c4c:	f107 0318 	add.w	r3, r7, #24
 8002c50:	4618      	mov	r0, r3
 8002c52:	f007 fd91 	bl	800a778 <HAL_RCC_OscConfig>
 8002c56:	4603      	mov	r3, r0
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d001      	beq.n	8002c60 <SystemClock_Config+0x68>
  {
    Error_Handler();
 8002c5c:	f000 fa70 	bl	8003140 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002c60:	230f      	movs	r3, #15
 8002c62:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8002c64:	2301      	movs	r3, #1
 8002c66:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002c68:	2300      	movs	r3, #0
 8002c6a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002c6c:	2300      	movs	r3, #0
 8002c6e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002c70:	2300      	movs	r3, #0
 8002c72:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002c74:	1d3b      	adds	r3, r7, #4
 8002c76:	2100      	movs	r1, #0
 8002c78:	4618      	mov	r0, r3
 8002c7a:	f008 f88f 	bl	800ad9c <HAL_RCC_ClockConfig>
 8002c7e:	4603      	mov	r3, r0
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d001      	beq.n	8002c88 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8002c84:	f000 fa5c 	bl	8003140 <Error_Handler>
  }
}
 8002c88:	bf00      	nop
 8002c8a:	3750      	adds	r7, #80	@ 0x50
 8002c8c:	46bd      	mov	sp, r7
 8002c8e:	bd80      	pop	{r7, pc}

08002c90 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b08c      	sub	sp, #48	@ 0x30
 8002c94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8002c96:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	601a      	str	r2, [r3, #0]
 8002c9e:	605a      	str	r2, [r3, #4]
 8002ca0:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8002ca2:	1d3b      	adds	r3, r7, #4
 8002ca4:	2220      	movs	r2, #32
 8002ca6:	2100      	movs	r1, #0
 8002ca8:	4618      	mov	r0, r3
 8002caa:	f00f f8be 	bl	8011e2a <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8002cae:	4b32      	ldr	r3, [pc, #200]	@ (8002d78 <MX_ADC1_Init+0xe8>)
 8002cb0:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8002cb4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8002cb6:	4b30      	ldr	r3, [pc, #192]	@ (8002d78 <MX_ADC1_Init+0xe8>)
 8002cb8:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002cbc:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002cbe:	4b2e      	ldr	r3, [pc, #184]	@ (8002d78 <MX_ADC1_Init+0xe8>)
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002cc4:	4b2c      	ldr	r3, [pc, #176]	@ (8002d78 <MX_ADC1_Init+0xe8>)
 8002cc6:	2200      	movs	r2, #0
 8002cc8:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8002cca:	4b2b      	ldr	r3, [pc, #172]	@ (8002d78 <MX_ADC1_Init+0xe8>)
 8002ccc:	2200      	movs	r2, #0
 8002cce:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002cd0:	4b29      	ldr	r3, [pc, #164]	@ (8002d78 <MX_ADC1_Init+0xe8>)
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002cd6:	4b28      	ldr	r3, [pc, #160]	@ (8002d78 <MX_ADC1_Init+0xe8>)
 8002cd8:	2204      	movs	r2, #4
 8002cda:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8002cdc:	4b26      	ldr	r3, [pc, #152]	@ (8002d78 <MX_ADC1_Init+0xe8>)
 8002cde:	2200      	movs	r2, #0
 8002ce0:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002ce2:	4b25      	ldr	r3, [pc, #148]	@ (8002d78 <MX_ADC1_Init+0xe8>)
 8002ce4:	2200      	movs	r2, #0
 8002ce6:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8002ce8:	4b23      	ldr	r3, [pc, #140]	@ (8002d78 <MX_ADC1_Init+0xe8>)
 8002cea:	2201      	movs	r2, #1
 8002cec:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002cee:	4b22      	ldr	r3, [pc, #136]	@ (8002d78 <MX_ADC1_Init+0xe8>)
 8002cf0:	2200      	movs	r2, #0
 8002cf2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002cf6:	4b20      	ldr	r3, [pc, #128]	@ (8002d78 <MX_ADC1_Init+0xe8>)
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002cfc:	4b1e      	ldr	r3, [pc, #120]	@ (8002d78 <MX_ADC1_Init+0xe8>)
 8002cfe:	2200      	movs	r2, #0
 8002d00:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002d02:	4b1d      	ldr	r3, [pc, #116]	@ (8002d78 <MX_ADC1_Init+0xe8>)
 8002d04:	2200      	movs	r2, #0
 8002d06:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8002d0a:	4b1b      	ldr	r3, [pc, #108]	@ (8002d78 <MX_ADC1_Init+0xe8>)
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8002d10:	4b19      	ldr	r3, [pc, #100]	@ (8002d78 <MX_ADC1_Init+0xe8>)
 8002d12:	2200      	movs	r2, #0
 8002d14:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002d18:	4817      	ldr	r0, [pc, #92]	@ (8002d78 <MX_ADC1_Init+0xe8>)
 8002d1a:	f002 fe09 	bl	8005930 <HAL_ADC_Init>
 8002d1e:	4603      	mov	r3, r0
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d001      	beq.n	8002d28 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8002d24:	f000 fa0c 	bl	8003140 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8002d28:	2300      	movs	r3, #0
 8002d2a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8002d2c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002d30:	4619      	mov	r1, r3
 8002d32:	4811      	ldr	r0, [pc, #68]	@ (8002d78 <MX_ADC1_Init+0xe8>)
 8002d34:	f003 ff0e 	bl	8006b54 <HAL_ADCEx_MultiModeConfigChannel>
 8002d38:	4603      	mov	r3, r0
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d001      	beq.n	8002d42 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8002d3e:	f000 f9ff 	bl	8003140 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8002d42:	4b0e      	ldr	r3, [pc, #56]	@ (8002d7c <MX_ADC1_Init+0xec>)
 8002d44:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002d46:	2306      	movs	r3, #6
 8002d48:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8002d4e:	237f      	movs	r3, #127	@ 0x7f
 8002d50:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8002d52:	2304      	movs	r3, #4
 8002d54:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8002d56:	2300      	movs	r3, #0
 8002d58:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002d5a:	1d3b      	adds	r3, r7, #4
 8002d5c:	4619      	mov	r1, r3
 8002d5e:	4806      	ldr	r0, [pc, #24]	@ (8002d78 <MX_ADC1_Init+0xe8>)
 8002d60:	f003 f940 	bl	8005fe4 <HAL_ADC_ConfigChannel>
 8002d64:	4603      	mov	r3, r0
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d001      	beq.n	8002d6e <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8002d6a:	f000 f9e9 	bl	8003140 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002d6e:	bf00      	nop
 8002d70:	3730      	adds	r7, #48	@ 0x30
 8002d72:	46bd      	mov	sp, r7
 8002d74:	bd80      	pop	{r7, pc}
 8002d76:	bf00      	nop
 8002d78:	20000ed8 	.word	0x20000ed8
 8002d7c:	04300002 	.word	0x04300002

08002d80 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	b08c      	sub	sp, #48	@ 0x30
 8002d84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8002d86:	463b      	mov	r3, r7
 8002d88:	2230      	movs	r2, #48	@ 0x30
 8002d8a:	2100      	movs	r1, #0
 8002d8c:	4618      	mov	r0, r3
 8002d8e:	f00f f84c 	bl	8011e2a <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8002d92:	4b1b      	ldr	r3, [pc, #108]	@ (8002e00 <MX_DAC1_Init+0x80>)
 8002d94:	4a1b      	ldr	r2, [pc, #108]	@ (8002e04 <MX_DAC1_Init+0x84>)
 8002d96:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8002d98:	4819      	ldr	r0, [pc, #100]	@ (8002e00 <MX_DAC1_Init+0x80>)
 8002d9a:	f004 f88e 	bl	8006eba <HAL_DAC_Init>
 8002d9e:	4603      	mov	r3, r0
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d001      	beq.n	8002da8 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8002da4:	f000 f9cc 	bl	8003140 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8002da8:	2302      	movs	r3, #2
 8002daa:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8002dac:	2300      	movs	r3, #0
 8002dae:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8002db0:	2300      	movs	r3, #0
 8002db2:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8002db4:	2300      	movs	r3, #0
 8002db6:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8002db8:	2300      	movs	r3, #0
 8002dba:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8002dbc:	2300      	movs	r3, #0
 8002dbe:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8002dc0:	2300      	movs	r3, #0
 8002dc2:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 8002dc4:	2301      	movs	r3, #1
 8002dc6:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8002dc8:	2300      	movs	r3, #0
 8002dca:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8002dcc:	463b      	mov	r3, r7
 8002dce:	2200      	movs	r2, #0
 8002dd0:	4619      	mov	r1, r3
 8002dd2:	480b      	ldr	r0, [pc, #44]	@ (8002e00 <MX_DAC1_Init+0x80>)
 8002dd4:	f004 f92e 	bl	8007034 <HAL_DAC_ConfigChannel>
 8002dd8:	4603      	mov	r3, r0
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d001      	beq.n	8002de2 <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 8002dde:	f000 f9af 	bl	8003140 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8002de2:	463b      	mov	r3, r7
 8002de4:	2210      	movs	r2, #16
 8002de6:	4619      	mov	r1, r3
 8002de8:	4805      	ldr	r0, [pc, #20]	@ (8002e00 <MX_DAC1_Init+0x80>)
 8002dea:	f004 f923 	bl	8007034 <HAL_DAC_ConfigChannel>
 8002dee:	4603      	mov	r3, r0
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d001      	beq.n	8002df8 <MX_DAC1_Init+0x78>
  {
    Error_Handler();
 8002df4:	f000 f9a4 	bl	8003140 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8002df8:	bf00      	nop
 8002dfa:	3730      	adds	r7, #48	@ 0x30
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	bd80      	pop	{r7, pc}
 8002e00:	20000f44 	.word	0x20000f44
 8002e04:	50000800 	.word	0x50000800

08002e08 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002e0c:	4b1b      	ldr	r3, [pc, #108]	@ (8002e7c <MX_I2C1_Init+0x74>)
 8002e0e:	4a1c      	ldr	r2, [pc, #112]	@ (8002e80 <MX_I2C1_Init+0x78>)
 8002e10:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00300617;
 8002e12:	4b1a      	ldr	r3, [pc, #104]	@ (8002e7c <MX_I2C1_Init+0x74>)
 8002e14:	4a1b      	ldr	r2, [pc, #108]	@ (8002e84 <MX_I2C1_Init+0x7c>)
 8002e16:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002e18:	4b18      	ldr	r3, [pc, #96]	@ (8002e7c <MX_I2C1_Init+0x74>)
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002e1e:	4b17      	ldr	r3, [pc, #92]	@ (8002e7c <MX_I2C1_Init+0x74>)
 8002e20:	2201      	movs	r2, #1
 8002e22:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002e24:	4b15      	ldr	r3, [pc, #84]	@ (8002e7c <MX_I2C1_Init+0x74>)
 8002e26:	2200      	movs	r2, #0
 8002e28:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002e2a:	4b14      	ldr	r3, [pc, #80]	@ (8002e7c <MX_I2C1_Init+0x74>)
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002e30:	4b12      	ldr	r3, [pc, #72]	@ (8002e7c <MX_I2C1_Init+0x74>)
 8002e32:	2200      	movs	r2, #0
 8002e34:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002e36:	4b11      	ldr	r3, [pc, #68]	@ (8002e7c <MX_I2C1_Init+0x74>)
 8002e38:	2200      	movs	r2, #0
 8002e3a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002e3c:	4b0f      	ldr	r3, [pc, #60]	@ (8002e7c <MX_I2C1_Init+0x74>)
 8002e3e:	2200      	movs	r2, #0
 8002e40:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002e42:	480e      	ldr	r0, [pc, #56]	@ (8002e7c <MX_I2C1_Init+0x74>)
 8002e44:	f004 ff94 	bl	8007d70 <HAL_I2C_Init>
 8002e48:	4603      	mov	r3, r0
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d001      	beq.n	8002e52 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8002e4e:	f000 f977 	bl	8003140 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002e52:	2100      	movs	r1, #0
 8002e54:	4809      	ldr	r0, [pc, #36]	@ (8002e7c <MX_I2C1_Init+0x74>)
 8002e56:	f005 fe43 	bl	8008ae0 <HAL_I2CEx_ConfigAnalogFilter>
 8002e5a:	4603      	mov	r3, r0
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d001      	beq.n	8002e64 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002e60:	f000 f96e 	bl	8003140 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002e64:	2100      	movs	r1, #0
 8002e66:	4805      	ldr	r0, [pc, #20]	@ (8002e7c <MX_I2C1_Init+0x74>)
 8002e68:	f005 fe85 	bl	8008b76 <HAL_I2CEx_ConfigDigitalFilter>
 8002e6c:	4603      	mov	r3, r0
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d001      	beq.n	8002e76 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002e72:	f000 f965 	bl	8003140 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002e76:	bf00      	nop
 8002e78:	bd80      	pop	{r7, pc}
 8002e7a:	bf00      	nop
 8002e7c:	20000f58 	.word	0x20000f58
 8002e80:	40005400 	.word	0x40005400
 8002e84:	00300617 	.word	0x00300617

08002e88 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002e8c:	4b1b      	ldr	r3, [pc, #108]	@ (8002efc <MX_SPI1_Init+0x74>)
 8002e8e:	4a1c      	ldr	r2, [pc, #112]	@ (8002f00 <MX_SPI1_Init+0x78>)
 8002e90:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002e92:	4b1a      	ldr	r3, [pc, #104]	@ (8002efc <MX_SPI1_Init+0x74>)
 8002e94:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002e98:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002e9a:	4b18      	ldr	r3, [pc, #96]	@ (8002efc <MX_SPI1_Init+0x74>)
 8002e9c:	2200      	movs	r2, #0
 8002e9e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8002ea0:	4b16      	ldr	r3, [pc, #88]	@ (8002efc <MX_SPI1_Init+0x74>)
 8002ea2:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8002ea6:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002ea8:	4b14      	ldr	r3, [pc, #80]	@ (8002efc <MX_SPI1_Init+0x74>)
 8002eaa:	2200      	movs	r2, #0
 8002eac:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002eae:	4b13      	ldr	r3, [pc, #76]	@ (8002efc <MX_SPI1_Init+0x74>)
 8002eb0:	2200      	movs	r2, #0
 8002eb2:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002eb4:	4b11      	ldr	r3, [pc, #68]	@ (8002efc <MX_SPI1_Init+0x74>)
 8002eb6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002eba:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002ebc:	4b0f      	ldr	r3, [pc, #60]	@ (8002efc <MX_SPI1_Init+0x74>)
 8002ebe:	2200      	movs	r2, #0
 8002ec0:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002ec2:	4b0e      	ldr	r3, [pc, #56]	@ (8002efc <MX_SPI1_Init+0x74>)
 8002ec4:	2200      	movs	r2, #0
 8002ec6:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002ec8:	4b0c      	ldr	r3, [pc, #48]	@ (8002efc <MX_SPI1_Init+0x74>)
 8002eca:	2200      	movs	r2, #0
 8002ecc:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002ece:	4b0b      	ldr	r3, [pc, #44]	@ (8002efc <MX_SPI1_Init+0x74>)
 8002ed0:	2200      	movs	r2, #0
 8002ed2:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8002ed4:	4b09      	ldr	r3, [pc, #36]	@ (8002efc <MX_SPI1_Init+0x74>)
 8002ed6:	2207      	movs	r2, #7
 8002ed8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002eda:	4b08      	ldr	r3, [pc, #32]	@ (8002efc <MX_SPI1_Init+0x74>)
 8002edc:	2200      	movs	r2, #0
 8002ede:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002ee0:	4b06      	ldr	r3, [pc, #24]	@ (8002efc <MX_SPI1_Init+0x74>)
 8002ee2:	2208      	movs	r2, #8
 8002ee4:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002ee6:	4805      	ldr	r0, [pc, #20]	@ (8002efc <MX_SPI1_Init+0x74>)
 8002ee8:	f008 fb64 	bl	800b5b4 <HAL_SPI_Init>
 8002eec:	4603      	mov	r3, r0
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d001      	beq.n	8002ef6 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8002ef2:	f000 f925 	bl	8003140 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002ef6:	bf00      	nop
 8002ef8:	bd80      	pop	{r7, pc}
 8002efa:	bf00      	nop
 8002efc:	20000fac 	.word	0x20000fac
 8002f00:	40013000 	.word	0x40013000

08002f04 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002f04:	b580      	push	{r7, lr}
 8002f06:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002f08:	4b23      	ldr	r3, [pc, #140]	@ (8002f98 <MX_USART1_UART_Init+0x94>)
 8002f0a:	4a24      	ldr	r2, [pc, #144]	@ (8002f9c <MX_USART1_UART_Init+0x98>)
 8002f0c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8002f0e:	4b22      	ldr	r3, [pc, #136]	@ (8002f98 <MX_USART1_UART_Init+0x94>)
 8002f10:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8002f14:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002f16:	4b20      	ldr	r3, [pc, #128]	@ (8002f98 <MX_USART1_UART_Init+0x94>)
 8002f18:	2200      	movs	r2, #0
 8002f1a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_2;
 8002f1c:	4b1e      	ldr	r3, [pc, #120]	@ (8002f98 <MX_USART1_UART_Init+0x94>)
 8002f1e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002f22:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002f24:	4b1c      	ldr	r3, [pc, #112]	@ (8002f98 <MX_USART1_UART_Init+0x94>)
 8002f26:	2200      	movs	r2, #0
 8002f28:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002f2a:	4b1b      	ldr	r3, [pc, #108]	@ (8002f98 <MX_USART1_UART_Init+0x94>)
 8002f2c:	220c      	movs	r2, #12
 8002f2e:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002f30:	4b19      	ldr	r3, [pc, #100]	@ (8002f98 <MX_USART1_UART_Init+0x94>)
 8002f32:	2200      	movs	r2, #0
 8002f34:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002f36:	4b18      	ldr	r3, [pc, #96]	@ (8002f98 <MX_USART1_UART_Init+0x94>)
 8002f38:	2200      	movs	r2, #0
 8002f3a:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002f3c:	4b16      	ldr	r3, [pc, #88]	@ (8002f98 <MX_USART1_UART_Init+0x94>)
 8002f3e:	2200      	movs	r2, #0
 8002f40:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002f42:	4b15      	ldr	r3, [pc, #84]	@ (8002f98 <MX_USART1_UART_Init+0x94>)
 8002f44:	2200      	movs	r2, #0
 8002f46:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002f48:	4b13      	ldr	r3, [pc, #76]	@ (8002f98 <MX_USART1_UART_Init+0x94>)
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002f4e:	4812      	ldr	r0, [pc, #72]	@ (8002f98 <MX_USART1_UART_Init+0x94>)
 8002f50:	f008 fbdb 	bl	800b70a <HAL_UART_Init>
 8002f54:	4603      	mov	r3, r0
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d001      	beq.n	8002f5e <MX_USART1_UART_Init+0x5a>
  {
    Error_Handler();
 8002f5a:	f000 f8f1 	bl	8003140 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002f5e:	2100      	movs	r1, #0
 8002f60:	480d      	ldr	r0, [pc, #52]	@ (8002f98 <MX_USART1_UART_Init+0x94>)
 8002f62:	f009 ffc4 	bl	800ceee <HAL_UARTEx_SetTxFifoThreshold>
 8002f66:	4603      	mov	r3, r0
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d001      	beq.n	8002f70 <MX_USART1_UART_Init+0x6c>
  {
    Error_Handler();
 8002f6c:	f000 f8e8 	bl	8003140 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002f70:	2100      	movs	r1, #0
 8002f72:	4809      	ldr	r0, [pc, #36]	@ (8002f98 <MX_USART1_UART_Init+0x94>)
 8002f74:	f009 fff9 	bl	800cf6a <HAL_UARTEx_SetRxFifoThreshold>
 8002f78:	4603      	mov	r3, r0
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d001      	beq.n	8002f82 <MX_USART1_UART_Init+0x7e>
  {
    Error_Handler();
 8002f7e:	f000 f8df 	bl	8003140 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8002f82:	4805      	ldr	r0, [pc, #20]	@ (8002f98 <MX_USART1_UART_Init+0x94>)
 8002f84:	f009 ff7a 	bl	800ce7c <HAL_UARTEx_DisableFifoMode>
 8002f88:	4603      	mov	r3, r0
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d001      	beq.n	8002f92 <MX_USART1_UART_Init+0x8e>
  {
    Error_Handler();
 8002f8e:	f000 f8d7 	bl	8003140 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002f92:	bf00      	nop
 8002f94:	bd80      	pop	{r7, pc}
 8002f96:	bf00      	nop
 8002f98:	20001010 	.word	0x20001010
 8002f9c:	40013800 	.word	0x40013800

08002fa0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	b082      	sub	sp, #8
 8002fa4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8002fa6:	4b16      	ldr	r3, [pc, #88]	@ (8003000 <MX_DMA_Init+0x60>)
 8002fa8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002faa:	4a15      	ldr	r2, [pc, #84]	@ (8003000 <MX_DMA_Init+0x60>)
 8002fac:	f043 0304 	orr.w	r3, r3, #4
 8002fb0:	6493      	str	r3, [r2, #72]	@ 0x48
 8002fb2:	4b13      	ldr	r3, [pc, #76]	@ (8003000 <MX_DMA_Init+0x60>)
 8002fb4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002fb6:	f003 0304 	and.w	r3, r3, #4
 8002fba:	607b      	str	r3, [r7, #4]
 8002fbc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002fbe:	4b10      	ldr	r3, [pc, #64]	@ (8003000 <MX_DMA_Init+0x60>)
 8002fc0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002fc2:	4a0f      	ldr	r2, [pc, #60]	@ (8003000 <MX_DMA_Init+0x60>)
 8002fc4:	f043 0301 	orr.w	r3, r3, #1
 8002fc8:	6493      	str	r3, [r2, #72]	@ 0x48
 8002fca:	4b0d      	ldr	r3, [pc, #52]	@ (8003000 <MX_DMA_Init+0x60>)
 8002fcc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002fce:	f003 0301 	and.w	r3, r3, #1
 8002fd2:	603b      	str	r3, [r7, #0]
 8002fd4:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002fd6:	2200      	movs	r2, #0
 8002fd8:	2100      	movs	r1, #0
 8002fda:	200b      	movs	r0, #11
 8002fdc:	f003 ff39 	bl	8006e52 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002fe0:	200b      	movs	r0, #11
 8002fe2:	f003 ff50 	bl	8006e86 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8002fe6:	2200      	movs	r2, #0
 8002fe8:	2100      	movs	r1, #0
 8002fea:	200c      	movs	r0, #12
 8002fec:	f003 ff31 	bl	8006e52 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8002ff0:	200c      	movs	r0, #12
 8002ff2:	f003 ff48 	bl	8006e86 <HAL_NVIC_EnableIRQ>

}
 8002ff6:	bf00      	nop
 8002ff8:	3708      	adds	r7, #8
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	bd80      	pop	{r7, pc}
 8002ffe:	bf00      	nop
 8003000:	40021000 	.word	0x40021000

08003004 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003004:	b580      	push	{r7, lr}
 8003006:	b088      	sub	sp, #32
 8003008:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800300a:	f107 030c 	add.w	r3, r7, #12
 800300e:	2200      	movs	r2, #0
 8003010:	601a      	str	r2, [r3, #0]
 8003012:	605a      	str	r2, [r3, #4]
 8003014:	609a      	str	r2, [r3, #8]
 8003016:	60da      	str	r2, [r3, #12]
 8003018:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800301a:	4b46      	ldr	r3, [pc, #280]	@ (8003134 <MX_GPIO_Init+0x130>)
 800301c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800301e:	4a45      	ldr	r2, [pc, #276]	@ (8003134 <MX_GPIO_Init+0x130>)
 8003020:	f043 0304 	orr.w	r3, r3, #4
 8003024:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003026:	4b43      	ldr	r3, [pc, #268]	@ (8003134 <MX_GPIO_Init+0x130>)
 8003028:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800302a:	f003 0304 	and.w	r3, r3, #4
 800302e:	60bb      	str	r3, [r7, #8]
 8003030:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003032:	4b40      	ldr	r3, [pc, #256]	@ (8003134 <MX_GPIO_Init+0x130>)
 8003034:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003036:	4a3f      	ldr	r2, [pc, #252]	@ (8003134 <MX_GPIO_Init+0x130>)
 8003038:	f043 0301 	orr.w	r3, r3, #1
 800303c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800303e:	4b3d      	ldr	r3, [pc, #244]	@ (8003134 <MX_GPIO_Init+0x130>)
 8003040:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003042:	f003 0301 	and.w	r3, r3, #1
 8003046:	607b      	str	r3, [r7, #4]
 8003048:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800304a:	4b3a      	ldr	r3, [pc, #232]	@ (8003134 <MX_GPIO_Init+0x130>)
 800304c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800304e:	4a39      	ldr	r2, [pc, #228]	@ (8003134 <MX_GPIO_Init+0x130>)
 8003050:	f043 0302 	orr.w	r3, r3, #2
 8003054:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003056:	4b37      	ldr	r3, [pc, #220]	@ (8003134 <MX_GPIO_Init+0x130>)
 8003058:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800305a:	f003 0302 	and.w	r3, r3, #2
 800305e:	603b      	str	r3, [r7, #0]
 8003060:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, DOUT1_Pin|LED_Pin, GPIO_PIN_RESET);
 8003062:	2200      	movs	r2, #0
 8003064:	2150      	movs	r1, #80	@ 0x50
 8003066:	4834      	ldr	r0, [pc, #208]	@ (8003138 <MX_GPIO_Init+0x134>)
 8003068:	f004 fe6a 	bl	8007d40 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DOUT2_Pin|DOUT3_Pin|DOUT4_Pin, GPIO_PIN_RESET);
 800306c:	2200      	movs	r2, #0
 800306e:	2107      	movs	r1, #7
 8003070:	4832      	ldr	r0, [pc, #200]	@ (800313c <MX_GPIO_Init+0x138>)
 8003072:	f004 fe65 	bl	8007d40 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RS485_DIR_Pin|SD_CS_Pin, GPIO_PIN_RESET);
 8003076:	2200      	movs	r2, #0
 8003078:	f44f 4182 	mov.w	r1, #16640	@ 0x4100
 800307c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003080:	f004 fe5e 	bl	8007d40 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BTN1_Pin */
  GPIO_InitStruct.Pin = BTN1_Pin;
 8003084:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003088:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800308a:	2300      	movs	r3, #0
 800308c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800308e:	2302      	movs	r3, #2
 8003090:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BTN1_GPIO_Port, &GPIO_InitStruct);
 8003092:	f107 030c 	add.w	r3, r7, #12
 8003096:	4619      	mov	r1, r3
 8003098:	4827      	ldr	r0, [pc, #156]	@ (8003138 <MX_GPIO_Init+0x134>)
 800309a:	f004 fcb7 	bl	8007a0c <HAL_GPIO_Init>

  /*Configure GPIO pins : DIN1_Pin DIN2_Pin BTN2_Pin */
  GPIO_InitStruct.Pin = DIN1_Pin|DIN2_Pin|BTN2_Pin;
 800309e:	f242 030c 	movw	r3, #8204	@ 0x200c
 80030a2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80030a4:	2300      	movs	r3, #0
 80030a6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030a8:	2300      	movs	r3, #0
 80030aa:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80030ac:	f107 030c 	add.w	r3, r7, #12
 80030b0:	4619      	mov	r1, r3
 80030b2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80030b6:	f004 fca9 	bl	8007a0c <HAL_GPIO_Init>

  /*Configure GPIO pins : DOUT1_Pin LED_Pin */
  GPIO_InitStruct.Pin = DOUT1_Pin|LED_Pin;
 80030ba:	2350      	movs	r3, #80	@ 0x50
 80030bc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80030be:	2301      	movs	r3, #1
 80030c0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030c2:	2300      	movs	r3, #0
 80030c4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030c6:	2300      	movs	r3, #0
 80030c8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80030ca:	f107 030c 	add.w	r3, r7, #12
 80030ce:	4619      	mov	r1, r3
 80030d0:	4819      	ldr	r0, [pc, #100]	@ (8003138 <MX_GPIO_Init+0x134>)
 80030d2:	f004 fc9b 	bl	8007a0c <HAL_GPIO_Init>

  /*Configure GPIO pins : DOUT2_Pin DOUT3_Pin DOUT4_Pin */
  GPIO_InitStruct.Pin = DOUT2_Pin|DOUT3_Pin|DOUT4_Pin;
 80030d6:	2307      	movs	r3, #7
 80030d8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80030da:	2301      	movs	r3, #1
 80030dc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030de:	2300      	movs	r3, #0
 80030e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030e2:	2300      	movs	r3, #0
 80030e4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80030e6:	f107 030c 	add.w	r3, r7, #12
 80030ea:	4619      	mov	r1, r3
 80030ec:	4813      	ldr	r0, [pc, #76]	@ (800313c <MX_GPIO_Init+0x138>)
 80030ee:	f004 fc8d 	bl	8007a0c <HAL_GPIO_Init>

  /*Configure GPIO pins : DIN3_Pin DIN4_Pin */
  GPIO_InitStruct.Pin = DIN3_Pin|DIN4_Pin;
 80030f2:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 80030f6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80030f8:	2300      	movs	r3, #0
 80030fa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030fc:	2300      	movs	r3, #0
 80030fe:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003100:	f107 030c 	add.w	r3, r7, #12
 8003104:	4619      	mov	r1, r3
 8003106:	480d      	ldr	r0, [pc, #52]	@ (800313c <MX_GPIO_Init+0x138>)
 8003108:	f004 fc80 	bl	8007a0c <HAL_GPIO_Init>

  /*Configure GPIO pins : RS485_DIR_Pin SD_CS_Pin */
  GPIO_InitStruct.Pin = RS485_DIR_Pin|SD_CS_Pin;
 800310c:	f44f 4382 	mov.w	r3, #16640	@ 0x4100
 8003110:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003112:	2301      	movs	r3, #1
 8003114:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003116:	2300      	movs	r3, #0
 8003118:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800311a:	2300      	movs	r3, #0
 800311c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800311e:	f107 030c 	add.w	r3, r7, #12
 8003122:	4619      	mov	r1, r3
 8003124:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003128:	f004 fc70 	bl	8007a0c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800312c:	bf00      	nop
 800312e:	3720      	adds	r7, #32
 8003130:	46bd      	mov	sp, r7
 8003132:	bd80      	pop	{r7, pc}
 8003134:	40021000 	.word	0x40021000
 8003138:	48000800 	.word	0x48000800
 800313c:	48000400 	.word	0x48000400

08003140 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003140:	b480      	push	{r7}
 8003142:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003144:	b672      	cpsid	i
}
 8003146:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003148:	bf00      	nop
 800314a:	e7fd      	b.n	8003148 <Error_Handler+0x8>

0800314c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800314c:	b580      	push	{r7, lr}
 800314e:	b082      	sub	sp, #8
 8003150:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003152:	4b0f      	ldr	r3, [pc, #60]	@ (8003190 <HAL_MspInit+0x44>)
 8003154:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003156:	4a0e      	ldr	r2, [pc, #56]	@ (8003190 <HAL_MspInit+0x44>)
 8003158:	f043 0301 	orr.w	r3, r3, #1
 800315c:	6613      	str	r3, [r2, #96]	@ 0x60
 800315e:	4b0c      	ldr	r3, [pc, #48]	@ (8003190 <HAL_MspInit+0x44>)
 8003160:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003162:	f003 0301 	and.w	r3, r3, #1
 8003166:	607b      	str	r3, [r7, #4]
 8003168:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800316a:	4b09      	ldr	r3, [pc, #36]	@ (8003190 <HAL_MspInit+0x44>)
 800316c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800316e:	4a08      	ldr	r2, [pc, #32]	@ (8003190 <HAL_MspInit+0x44>)
 8003170:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003174:	6593      	str	r3, [r2, #88]	@ 0x58
 8003176:	4b06      	ldr	r3, [pc, #24]	@ (8003190 <HAL_MspInit+0x44>)
 8003178:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800317a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800317e:	603b      	str	r3, [r7, #0]
 8003180:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8003182:	f007 fae9 	bl	800a758 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003186:	bf00      	nop
 8003188:	3708      	adds	r7, #8
 800318a:	46bd      	mov	sp, r7
 800318c:	bd80      	pop	{r7, pc}
 800318e:	bf00      	nop
 8003190:	40021000 	.word	0x40021000

08003194 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003194:	b580      	push	{r7, lr}
 8003196:	b09c      	sub	sp, #112	@ 0x70
 8003198:	af00      	add	r7, sp, #0
 800319a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800319c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80031a0:	2200      	movs	r2, #0
 80031a2:	601a      	str	r2, [r3, #0]
 80031a4:	605a      	str	r2, [r3, #4]
 80031a6:	609a      	str	r2, [r3, #8]
 80031a8:	60da      	str	r2, [r3, #12]
 80031aa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80031ac:	f107 0318 	add.w	r3, r7, #24
 80031b0:	2244      	movs	r2, #68	@ 0x44
 80031b2:	2100      	movs	r1, #0
 80031b4:	4618      	mov	r0, r3
 80031b6:	f00e fe38 	bl	8011e2a <memset>
  if(hadc->Instance==ADC1)
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80031c2:	d14d      	bne.n	8003260 <HAL_ADC_MspInit+0xcc>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80031c4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80031c8:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80031ca:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80031ce:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80031d0:	f107 0318 	add.w	r3, r7, #24
 80031d4:	4618      	mov	r0, r3
 80031d6:	f007 fffd 	bl	800b1d4 <HAL_RCCEx_PeriphCLKConfig>
 80031da:	4603      	mov	r3, r0
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d001      	beq.n	80031e4 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 80031e0:	f7ff ffae 	bl	8003140 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80031e4:	4b20      	ldr	r3, [pc, #128]	@ (8003268 <HAL_ADC_MspInit+0xd4>)
 80031e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80031e8:	4a1f      	ldr	r2, [pc, #124]	@ (8003268 <HAL_ADC_MspInit+0xd4>)
 80031ea:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80031ee:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80031f0:	4b1d      	ldr	r3, [pc, #116]	@ (8003268 <HAL_ADC_MspInit+0xd4>)
 80031f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80031f4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80031f8:	617b      	str	r3, [r7, #20]
 80031fa:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80031fc:	4b1a      	ldr	r3, [pc, #104]	@ (8003268 <HAL_ADC_MspInit+0xd4>)
 80031fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003200:	4a19      	ldr	r2, [pc, #100]	@ (8003268 <HAL_ADC_MspInit+0xd4>)
 8003202:	f043 0301 	orr.w	r3, r3, #1
 8003206:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003208:	4b17      	ldr	r3, [pc, #92]	@ (8003268 <HAL_ADC_MspInit+0xd4>)
 800320a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800320c:	f003 0301 	and.w	r3, r3, #1
 8003210:	613b      	str	r3, [r7, #16]
 8003212:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003214:	4b14      	ldr	r3, [pc, #80]	@ (8003268 <HAL_ADC_MspInit+0xd4>)
 8003216:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003218:	4a13      	ldr	r2, [pc, #76]	@ (8003268 <HAL_ADC_MspInit+0xd4>)
 800321a:	f043 0302 	orr.w	r3, r3, #2
 800321e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003220:	4b11      	ldr	r3, [pc, #68]	@ (8003268 <HAL_ADC_MspInit+0xd4>)
 8003222:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003224:	f003 0302 	and.w	r3, r3, #2
 8003228:	60fb      	str	r3, [r7, #12]
 800322a:	68fb      	ldr	r3, [r7, #12]
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    PB11     ------> ADC1_IN14
    PB12     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = AIN1_Pin|AIN2_Pin;
 800322c:	2303      	movs	r3, #3
 800322e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003230:	2303      	movs	r3, #3
 8003232:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003234:	2300      	movs	r3, #0
 8003236:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003238:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800323c:	4619      	mov	r1, r3
 800323e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003242:	f004 fbe3 	bl	8007a0c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = AIN4_Pin|AIN3_Pin;
 8003246:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800324a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800324c:	2303      	movs	r3, #3
 800324e:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003250:	2300      	movs	r3, #0
 8003252:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003254:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8003258:	4619      	mov	r1, r3
 800325a:	4804      	ldr	r0, [pc, #16]	@ (800326c <HAL_ADC_MspInit+0xd8>)
 800325c:	f004 fbd6 	bl	8007a0c <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8003260:	bf00      	nop
 8003262:	3770      	adds	r7, #112	@ 0x70
 8003264:	46bd      	mov	sp, r7
 8003266:	bd80      	pop	{r7, pc}
 8003268:	40021000 	.word	0x40021000
 800326c:	48000400 	.word	0x48000400

08003270 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8003270:	b580      	push	{r7, lr}
 8003272:	b08a      	sub	sp, #40	@ 0x28
 8003274:	af00      	add	r7, sp, #0
 8003276:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003278:	f107 0314 	add.w	r3, r7, #20
 800327c:	2200      	movs	r2, #0
 800327e:	601a      	str	r2, [r3, #0]
 8003280:	605a      	str	r2, [r3, #4]
 8003282:	609a      	str	r2, [r3, #8]
 8003284:	60da      	str	r2, [r3, #12]
 8003286:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	4a15      	ldr	r2, [pc, #84]	@ (80032e4 <HAL_DAC_MspInit+0x74>)
 800328e:	4293      	cmp	r3, r2
 8003290:	d124      	bne.n	80032dc <HAL_DAC_MspInit+0x6c>
  {
    /* USER CODE BEGIN DAC1_MspInit 0 */

    /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8003292:	4b15      	ldr	r3, [pc, #84]	@ (80032e8 <HAL_DAC_MspInit+0x78>)
 8003294:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003296:	4a14      	ldr	r2, [pc, #80]	@ (80032e8 <HAL_DAC_MspInit+0x78>)
 8003298:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800329c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800329e:	4b12      	ldr	r3, [pc, #72]	@ (80032e8 <HAL_DAC_MspInit+0x78>)
 80032a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80032a2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80032a6:	613b      	str	r3, [r7, #16]
 80032a8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80032aa:	4b0f      	ldr	r3, [pc, #60]	@ (80032e8 <HAL_DAC_MspInit+0x78>)
 80032ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80032ae:	4a0e      	ldr	r2, [pc, #56]	@ (80032e8 <HAL_DAC_MspInit+0x78>)
 80032b0:	f043 0301 	orr.w	r3, r3, #1
 80032b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80032b6:	4b0c      	ldr	r3, [pc, #48]	@ (80032e8 <HAL_DAC_MspInit+0x78>)
 80032b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80032ba:	f003 0301 	and.w	r3, r3, #1
 80032be:	60fb      	str	r3, [r7, #12]
 80032c0:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = AOUT1_Pin|AOUT2_Pin;
 80032c2:	2330      	movs	r3, #48	@ 0x30
 80032c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80032c6:	2303      	movs	r3, #3
 80032c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032ca:	2300      	movs	r3, #0
 80032cc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80032ce:	f107 0314 	add.w	r3, r7, #20
 80032d2:	4619      	mov	r1, r3
 80032d4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80032d8:	f004 fb98 	bl	8007a0c <HAL_GPIO_Init>

    /* USER CODE END DAC1_MspInit 1 */

  }

}
 80032dc:	bf00      	nop
 80032de:	3728      	adds	r7, #40	@ 0x28
 80032e0:	46bd      	mov	sp, r7
 80032e2:	bd80      	pop	{r7, pc}
 80032e4:	50000800 	.word	0x50000800
 80032e8:	40021000 	.word	0x40021000

080032ec <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80032ec:	b580      	push	{r7, lr}
 80032ee:	b09c      	sub	sp, #112	@ 0x70
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032f4:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80032f8:	2200      	movs	r2, #0
 80032fa:	601a      	str	r2, [r3, #0]
 80032fc:	605a      	str	r2, [r3, #4]
 80032fe:	609a      	str	r2, [r3, #8]
 8003300:	60da      	str	r2, [r3, #12]
 8003302:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003304:	f107 0318 	add.w	r3, r7, #24
 8003308:	2244      	movs	r2, #68	@ 0x44
 800330a:	2100      	movs	r1, #0
 800330c:	4618      	mov	r0, r3
 800330e:	f00e fd8c 	bl	8011e2a <memset>
  if(hi2c->Instance==I2C1)
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	4a2d      	ldr	r2, [pc, #180]	@ (80033cc <HAL_I2C_MspInit+0xe0>)
 8003318:	4293      	cmp	r3, r2
 800331a:	d153      	bne.n	80033c4 <HAL_I2C_MspInit+0xd8>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800331c:	2340      	movs	r3, #64	@ 0x40
 800331e:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8003320:	2300      	movs	r3, #0
 8003322:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003324:	f107 0318 	add.w	r3, r7, #24
 8003328:	4618      	mov	r0, r3
 800332a:	f007 ff53 	bl	800b1d4 <HAL_RCCEx_PeriphCLKConfig>
 800332e:	4603      	mov	r3, r0
 8003330:	2b00      	cmp	r3, #0
 8003332:	d001      	beq.n	8003338 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8003334:	f7ff ff04 	bl	8003140 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003338:	4b25      	ldr	r3, [pc, #148]	@ (80033d0 <HAL_I2C_MspInit+0xe4>)
 800333a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800333c:	4a24      	ldr	r2, [pc, #144]	@ (80033d0 <HAL_I2C_MspInit+0xe4>)
 800333e:	f043 0301 	orr.w	r3, r3, #1
 8003342:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003344:	4b22      	ldr	r3, [pc, #136]	@ (80033d0 <HAL_I2C_MspInit+0xe4>)
 8003346:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003348:	f003 0301 	and.w	r3, r3, #1
 800334c:	617b      	str	r3, [r7, #20]
 800334e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003350:	4b1f      	ldr	r3, [pc, #124]	@ (80033d0 <HAL_I2C_MspInit+0xe4>)
 8003352:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003354:	4a1e      	ldr	r2, [pc, #120]	@ (80033d0 <HAL_I2C_MspInit+0xe4>)
 8003356:	f043 0302 	orr.w	r3, r3, #2
 800335a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800335c:	4b1c      	ldr	r3, [pc, #112]	@ (80033d0 <HAL_I2C_MspInit+0xe4>)
 800335e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003360:	f003 0302 	and.w	r3, r3, #2
 8003364:	613b      	str	r3, [r7, #16]
 8003366:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8003368:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800336c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800336e:	2312      	movs	r3, #18
 8003370:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003372:	2300      	movs	r3, #0
 8003374:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003376:	2300      	movs	r3, #0
 8003378:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800337a:	2304      	movs	r3, #4
 800337c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800337e:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8003382:	4619      	mov	r1, r3
 8003384:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003388:	f004 fb40 	bl	8007a0c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800338c:	2380      	movs	r3, #128	@ 0x80
 800338e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003390:	2312      	movs	r3, #18
 8003392:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003394:	2300      	movs	r3, #0
 8003396:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003398:	2300      	movs	r3, #0
 800339a:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800339c:	2304      	movs	r3, #4
 800339e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80033a0:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80033a4:	4619      	mov	r1, r3
 80033a6:	480b      	ldr	r0, [pc, #44]	@ (80033d4 <HAL_I2C_MspInit+0xe8>)
 80033a8:	f004 fb30 	bl	8007a0c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80033ac:	4b08      	ldr	r3, [pc, #32]	@ (80033d0 <HAL_I2C_MspInit+0xe4>)
 80033ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033b0:	4a07      	ldr	r2, [pc, #28]	@ (80033d0 <HAL_I2C_MspInit+0xe4>)
 80033b2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80033b6:	6593      	str	r3, [r2, #88]	@ 0x58
 80033b8:	4b05      	ldr	r3, [pc, #20]	@ (80033d0 <HAL_I2C_MspInit+0xe4>)
 80033ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033bc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80033c0:	60fb      	str	r3, [r7, #12]
 80033c2:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80033c4:	bf00      	nop
 80033c6:	3770      	adds	r7, #112	@ 0x70
 80033c8:	46bd      	mov	sp, r7
 80033ca:	bd80      	pop	{r7, pc}
 80033cc:	40005400 	.word	0x40005400
 80033d0:	40021000 	.word	0x40021000
 80033d4:	48000400 	.word	0x48000400

080033d8 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80033d8:	b580      	push	{r7, lr}
 80033da:	b08a      	sub	sp, #40	@ 0x28
 80033dc:	af00      	add	r7, sp, #0
 80033de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033e0:	f107 0314 	add.w	r3, r7, #20
 80033e4:	2200      	movs	r2, #0
 80033e6:	601a      	str	r2, [r3, #0]
 80033e8:	605a      	str	r2, [r3, #4]
 80033ea:	609a      	str	r2, [r3, #8]
 80033ec:	60da      	str	r2, [r3, #12]
 80033ee:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	4a25      	ldr	r2, [pc, #148]	@ (800348c <HAL_SPI_MspInit+0xb4>)
 80033f6:	4293      	cmp	r3, r2
 80033f8:	d144      	bne.n	8003484 <HAL_SPI_MspInit+0xac>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80033fa:	4b25      	ldr	r3, [pc, #148]	@ (8003490 <HAL_SPI_MspInit+0xb8>)
 80033fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80033fe:	4a24      	ldr	r2, [pc, #144]	@ (8003490 <HAL_SPI_MspInit+0xb8>)
 8003400:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003404:	6613      	str	r3, [r2, #96]	@ 0x60
 8003406:	4b22      	ldr	r3, [pc, #136]	@ (8003490 <HAL_SPI_MspInit+0xb8>)
 8003408:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800340a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800340e:	613b      	str	r3, [r7, #16]
 8003410:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003412:	4b1f      	ldr	r3, [pc, #124]	@ (8003490 <HAL_SPI_MspInit+0xb8>)
 8003414:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003416:	4a1e      	ldr	r2, [pc, #120]	@ (8003490 <HAL_SPI_MspInit+0xb8>)
 8003418:	f043 0301 	orr.w	r3, r3, #1
 800341c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800341e:	4b1c      	ldr	r3, [pc, #112]	@ (8003490 <HAL_SPI_MspInit+0xb8>)
 8003420:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003422:	f003 0301 	and.w	r3, r3, #1
 8003426:	60fb      	str	r3, [r7, #12]
 8003428:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800342a:	4b19      	ldr	r3, [pc, #100]	@ (8003490 <HAL_SPI_MspInit+0xb8>)
 800342c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800342e:	4a18      	ldr	r2, [pc, #96]	@ (8003490 <HAL_SPI_MspInit+0xb8>)
 8003430:	f043 0302 	orr.w	r3, r3, #2
 8003434:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003436:	4b16      	ldr	r3, [pc, #88]	@ (8003490 <HAL_SPI_MspInit+0xb8>)
 8003438:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800343a:	f003 0302 	and.w	r3, r3, #2
 800343e:	60bb      	str	r3, [r7, #8]
 8003440:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003442:	23c0      	movs	r3, #192	@ 0xc0
 8003444:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003446:	2302      	movs	r3, #2
 8003448:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800344a:	2300      	movs	r3, #0
 800344c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800344e:	2300      	movs	r3, #0
 8003450:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003452:	2305      	movs	r3, #5
 8003454:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003456:	f107 0314 	add.w	r3, r7, #20
 800345a:	4619      	mov	r1, r3
 800345c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003460:	f004 fad4 	bl	8007a0c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003464:	2308      	movs	r3, #8
 8003466:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003468:	2302      	movs	r3, #2
 800346a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800346c:	2300      	movs	r3, #0
 800346e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003470:	2300      	movs	r3, #0
 8003472:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003474:	2305      	movs	r3, #5
 8003476:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003478:	f107 0314 	add.w	r3, r7, #20
 800347c:	4619      	mov	r1, r3
 800347e:	4805      	ldr	r0, [pc, #20]	@ (8003494 <HAL_SPI_MspInit+0xbc>)
 8003480:	f004 fac4 	bl	8007a0c <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8003484:	bf00      	nop
 8003486:	3728      	adds	r7, #40	@ 0x28
 8003488:	46bd      	mov	sp, r7
 800348a:	bd80      	pop	{r7, pc}
 800348c:	40013000 	.word	0x40013000
 8003490:	40021000 	.word	0x40021000
 8003494:	48000400 	.word	0x48000400

08003498 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003498:	b580      	push	{r7, lr}
 800349a:	b09a      	sub	sp, #104	@ 0x68
 800349c:	af00      	add	r7, sp, #0
 800349e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034a0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80034a4:	2200      	movs	r2, #0
 80034a6:	601a      	str	r2, [r3, #0]
 80034a8:	605a      	str	r2, [r3, #4]
 80034aa:	609a      	str	r2, [r3, #8]
 80034ac:	60da      	str	r2, [r3, #12]
 80034ae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80034b0:	f107 0310 	add.w	r3, r7, #16
 80034b4:	2244      	movs	r2, #68	@ 0x44
 80034b6:	2100      	movs	r1, #0
 80034b8:	4618      	mov	r0, r3
 80034ba:	f00e fcb6 	bl	8011e2a <memset>
  if(huart->Instance==USART1)
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	4a4d      	ldr	r2, [pc, #308]	@ (80035f8 <HAL_UART_MspInit+0x160>)
 80034c4:	4293      	cmp	r3, r2
 80034c6:	f040 8093 	bne.w	80035f0 <HAL_UART_MspInit+0x158>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80034ca:	2301      	movs	r3, #1
 80034cc:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80034ce:	2300      	movs	r3, #0
 80034d0:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80034d2:	f107 0310 	add.w	r3, r7, #16
 80034d6:	4618      	mov	r0, r3
 80034d8:	f007 fe7c 	bl	800b1d4 <HAL_RCCEx_PeriphCLKConfig>
 80034dc:	4603      	mov	r3, r0
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d001      	beq.n	80034e6 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80034e2:	f7ff fe2d 	bl	8003140 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80034e6:	4b45      	ldr	r3, [pc, #276]	@ (80035fc <HAL_UART_MspInit+0x164>)
 80034e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80034ea:	4a44      	ldr	r2, [pc, #272]	@ (80035fc <HAL_UART_MspInit+0x164>)
 80034ec:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80034f0:	6613      	str	r3, [r2, #96]	@ 0x60
 80034f2:	4b42      	ldr	r3, [pc, #264]	@ (80035fc <HAL_UART_MspInit+0x164>)
 80034f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80034f6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80034fa:	60fb      	str	r3, [r7, #12]
 80034fc:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80034fe:	4b3f      	ldr	r3, [pc, #252]	@ (80035fc <HAL_UART_MspInit+0x164>)
 8003500:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003502:	4a3e      	ldr	r2, [pc, #248]	@ (80035fc <HAL_UART_MspInit+0x164>)
 8003504:	f043 0301 	orr.w	r3, r3, #1
 8003508:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800350a:	4b3c      	ldr	r3, [pc, #240]	@ (80035fc <HAL_UART_MspInit+0x164>)
 800350c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800350e:	f003 0301 	and.w	r3, r3, #1
 8003512:	60bb      	str	r3, [r7, #8]
 8003514:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = RS485_TX_Pin|RS485_RX_Pin;
 8003516:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800351a:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800351c:	2302      	movs	r3, #2
 800351e:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003520:	2300      	movs	r3, #0
 8003522:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003524:	2300      	movs	r3, #0
 8003526:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003528:	2307      	movs	r3, #7
 800352a:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800352c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8003530:	4619      	mov	r1, r3
 8003532:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003536:	f004 fa69 	bl	8007a0c <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel1;
 800353a:	4b31      	ldr	r3, [pc, #196]	@ (8003600 <HAL_UART_MspInit+0x168>)
 800353c:	4a31      	ldr	r2, [pc, #196]	@ (8003604 <HAL_UART_MspInit+0x16c>)
 800353e:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8003540:	4b2f      	ldr	r3, [pc, #188]	@ (8003600 <HAL_UART_MspInit+0x168>)
 8003542:	2218      	movs	r2, #24
 8003544:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003546:	4b2e      	ldr	r3, [pc, #184]	@ (8003600 <HAL_UART_MspInit+0x168>)
 8003548:	2200      	movs	r2, #0
 800354a:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800354c:	4b2c      	ldr	r3, [pc, #176]	@ (8003600 <HAL_UART_MspInit+0x168>)
 800354e:	2200      	movs	r2, #0
 8003550:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003552:	4b2b      	ldr	r3, [pc, #172]	@ (8003600 <HAL_UART_MspInit+0x168>)
 8003554:	2280      	movs	r2, #128	@ 0x80
 8003556:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003558:	4b29      	ldr	r3, [pc, #164]	@ (8003600 <HAL_UART_MspInit+0x168>)
 800355a:	2200      	movs	r2, #0
 800355c:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800355e:	4b28      	ldr	r3, [pc, #160]	@ (8003600 <HAL_UART_MspInit+0x168>)
 8003560:	2200      	movs	r2, #0
 8003562:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8003564:	4b26      	ldr	r3, [pc, #152]	@ (8003600 <HAL_UART_MspInit+0x168>)
 8003566:	2200      	movs	r2, #0
 8003568:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800356a:	4b25      	ldr	r3, [pc, #148]	@ (8003600 <HAL_UART_MspInit+0x168>)
 800356c:	2200      	movs	r2, #0
 800356e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8003570:	4823      	ldr	r0, [pc, #140]	@ (8003600 <HAL_UART_MspInit+0x168>)
 8003572:	f003 ff19 	bl	80073a8 <HAL_DMA_Init>
 8003576:	4603      	mov	r3, r0
 8003578:	2b00      	cmp	r3, #0
 800357a:	d001      	beq.n	8003580 <HAL_UART_MspInit+0xe8>
    {
      Error_Handler();
 800357c:	f7ff fde0 	bl	8003140 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	4a1f      	ldr	r2, [pc, #124]	@ (8003600 <HAL_UART_MspInit+0x168>)
 8003584:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8003588:	4a1d      	ldr	r2, [pc, #116]	@ (8003600 <HAL_UART_MspInit+0x168>)
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel2;
 800358e:	4b1e      	ldr	r3, [pc, #120]	@ (8003608 <HAL_UART_MspInit+0x170>)
 8003590:	4a1e      	ldr	r2, [pc, #120]	@ (800360c <HAL_UART_MspInit+0x174>)
 8003592:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8003594:	4b1c      	ldr	r3, [pc, #112]	@ (8003608 <HAL_UART_MspInit+0x170>)
 8003596:	2219      	movs	r2, #25
 8003598:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800359a:	4b1b      	ldr	r3, [pc, #108]	@ (8003608 <HAL_UART_MspInit+0x170>)
 800359c:	2210      	movs	r2, #16
 800359e:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80035a0:	4b19      	ldr	r3, [pc, #100]	@ (8003608 <HAL_UART_MspInit+0x170>)
 80035a2:	2200      	movs	r2, #0
 80035a4:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80035a6:	4b18      	ldr	r3, [pc, #96]	@ (8003608 <HAL_UART_MspInit+0x170>)
 80035a8:	2280      	movs	r2, #128	@ 0x80
 80035aa:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80035ac:	4b16      	ldr	r3, [pc, #88]	@ (8003608 <HAL_UART_MspInit+0x170>)
 80035ae:	2200      	movs	r2, #0
 80035b0:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80035b2:	4b15      	ldr	r3, [pc, #84]	@ (8003608 <HAL_UART_MspInit+0x170>)
 80035b4:	2200      	movs	r2, #0
 80035b6:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80035b8:	4b13      	ldr	r3, [pc, #76]	@ (8003608 <HAL_UART_MspInit+0x170>)
 80035ba:	2200      	movs	r2, #0
 80035bc:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80035be:	4b12      	ldr	r3, [pc, #72]	@ (8003608 <HAL_UART_MspInit+0x170>)
 80035c0:	2200      	movs	r2, #0
 80035c2:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80035c4:	4810      	ldr	r0, [pc, #64]	@ (8003608 <HAL_UART_MspInit+0x170>)
 80035c6:	f003 feef 	bl	80073a8 <HAL_DMA_Init>
 80035ca:	4603      	mov	r3, r0
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d001      	beq.n	80035d4 <HAL_UART_MspInit+0x13c>
    {
      Error_Handler();
 80035d0:	f7ff fdb6 	bl	8003140 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	4a0c      	ldr	r2, [pc, #48]	@ (8003608 <HAL_UART_MspInit+0x170>)
 80035d8:	67da      	str	r2, [r3, #124]	@ 0x7c
 80035da:	4a0b      	ldr	r2, [pc, #44]	@ (8003608 <HAL_UART_MspInit+0x170>)
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80035e0:	2200      	movs	r2, #0
 80035e2:	2100      	movs	r1, #0
 80035e4:	2025      	movs	r0, #37	@ 0x25
 80035e6:	f003 fc34 	bl	8006e52 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80035ea:	2025      	movs	r0, #37	@ 0x25
 80035ec:	f003 fc4b 	bl	8006e86 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 80035f0:	bf00      	nop
 80035f2:	3768      	adds	r7, #104	@ 0x68
 80035f4:	46bd      	mov	sp, r7
 80035f6:	bd80      	pop	{r7, pc}
 80035f8:	40013800 	.word	0x40013800
 80035fc:	40021000 	.word	0x40021000
 8003600:	200010a4 	.word	0x200010a4
 8003604:	40020008 	.word	0x40020008
 8003608:	20001104 	.word	0x20001104
 800360c:	4002001c 	.word	0x4002001c

08003610 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003610:	b480      	push	{r7}
 8003612:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003614:	bf00      	nop
 8003616:	e7fd      	b.n	8003614 <NMI_Handler+0x4>

08003618 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003618:	b480      	push	{r7}
 800361a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800361c:	bf00      	nop
 800361e:	e7fd      	b.n	800361c <HardFault_Handler+0x4>

08003620 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003620:	b480      	push	{r7}
 8003622:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003624:	bf00      	nop
 8003626:	e7fd      	b.n	8003624 <MemManage_Handler+0x4>

08003628 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003628:	b480      	push	{r7}
 800362a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800362c:	bf00      	nop
 800362e:	e7fd      	b.n	800362c <BusFault_Handler+0x4>

08003630 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003630:	b480      	push	{r7}
 8003632:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003634:	bf00      	nop
 8003636:	e7fd      	b.n	8003634 <UsageFault_Handler+0x4>

08003638 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003638:	b480      	push	{r7}
 800363a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800363c:	bf00      	nop
 800363e:	46bd      	mov	sp, r7
 8003640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003644:	4770      	bx	lr

08003646 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003646:	b480      	push	{r7}
 8003648:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800364a:	bf00      	nop
 800364c:	46bd      	mov	sp, r7
 800364e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003652:	4770      	bx	lr

08003654 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003654:	b480      	push	{r7}
 8003656:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003658:	bf00      	nop
 800365a:	46bd      	mov	sp, r7
 800365c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003660:	4770      	bx	lr

08003662 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003662:	b580      	push	{r7, lr}
 8003664:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003666:	f001 fea9 	bl	80053bc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800366a:	bf00      	nop
 800366c:	bd80      	pop	{r7, pc}
	...

08003670 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003670:	b580      	push	{r7, lr}
 8003672:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8003674:	4802      	ldr	r0, [pc, #8]	@ (8003680 <DMA1_Channel1_IRQHandler+0x10>)
 8003676:	f004 f87a 	bl	800776e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800367a:	bf00      	nop
 800367c:	bd80      	pop	{r7, pc}
 800367e:	bf00      	nop
 8003680:	200010a4 	.word	0x200010a4

08003684 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8003684:	b580      	push	{r7, lr}
 8003686:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8003688:	4802      	ldr	r0, [pc, #8]	@ (8003694 <DMA1_Channel2_IRQHandler+0x10>)
 800368a:	f004 f870 	bl	800776e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800368e:	bf00      	nop
 8003690:	bd80      	pop	{r7, pc}
 8003692:	bf00      	nop
 8003694:	20001104 	.word	0x20001104

08003698 <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 8003698:	b580      	push	{r7, lr}
 800369a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 800369c:	4802      	ldr	r0, [pc, #8]	@ (80036a8 <USB_LP_IRQHandler+0x10>)
 800369e:	f005 fba6 	bl	8008dee <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 80036a2:	bf00      	nop
 80036a4:	bd80      	pop	{r7, pc}
 80036a6:	bf00      	nop
 80036a8:	20002f84 	.word	0x20002f84

080036ac <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 80036ac:	b580      	push	{r7, lr}
 80036ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80036b0:	480c      	ldr	r0, [pc, #48]	@ (80036e4 <USART1_IRQHandler+0x38>)
 80036b2:	f008 f8fb 	bl	800b8ac <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
  // Check if TC interrupt is triggered
  	if (__HAL_UART_GET_FLAG(&huart1, UART_FLAG_TC)) {
 80036b6:	4b0b      	ldr	r3, [pc, #44]	@ (80036e4 <USART1_IRQHandler+0x38>)
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	69db      	ldr	r3, [r3, #28]
 80036bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80036c0:	2b40      	cmp	r3, #64	@ 0x40
 80036c2:	d10d      	bne.n	80036e0 <USART1_IRQHandler+0x34>
  		// Clear the TC interrupt flag
  		__HAL_UART_CLEAR_FLAG(&huart1, UART_FLAG_TC);
 80036c4:	4b07      	ldr	r3, [pc, #28]	@ (80036e4 <USART1_IRQHandler+0x38>)
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	2240      	movs	r2, #64	@ 0x40
 80036ca:	621a      	str	r2, [r3, #32]

  		// Disable TC interrupt (optional, if no longer needed)
  		__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 80036cc:	4b05      	ldr	r3, [pc, #20]	@ (80036e4 <USART1_IRQHandler+0x38>)
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	681a      	ldr	r2, [r3, #0]
 80036d2:	4b04      	ldr	r3, [pc, #16]	@ (80036e4 <USART1_IRQHandler+0x38>)
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80036da:	601a      	str	r2, [r3, #0]

  		// Call the post-transmission function from RS485.c
  		RS485_TCCallback();
 80036dc:	f001 fcf6 	bl	80050cc <RS485_TCCallback>
  	}
  /* USER CODE END USART1_IRQn 1 */
}
 80036e0:	bf00      	nop
 80036e2:	bd80      	pop	{r7, pc}
 80036e4:	20001010 	.word	0x20001010

080036e8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80036e8:	b480      	push	{r7}
 80036ea:	af00      	add	r7, sp, #0
  return 1;
 80036ec:	2301      	movs	r3, #1
}
 80036ee:	4618      	mov	r0, r3
 80036f0:	46bd      	mov	sp, r7
 80036f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f6:	4770      	bx	lr

080036f8 <_kill>:

int _kill(int pid, int sig)
{
 80036f8:	b580      	push	{r7, lr}
 80036fa:	b082      	sub	sp, #8
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	6078      	str	r0, [r7, #4]
 8003700:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003702:	f00e fbe5 	bl	8011ed0 <__errno>
 8003706:	4603      	mov	r3, r0
 8003708:	2216      	movs	r2, #22
 800370a:	601a      	str	r2, [r3, #0]
  return -1;
 800370c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003710:	4618      	mov	r0, r3
 8003712:	3708      	adds	r7, #8
 8003714:	46bd      	mov	sp, r7
 8003716:	bd80      	pop	{r7, pc}

08003718 <_exit>:

void _exit (int status)
{
 8003718:	b580      	push	{r7, lr}
 800371a:	b082      	sub	sp, #8
 800371c:	af00      	add	r7, sp, #0
 800371e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003720:	f04f 31ff 	mov.w	r1, #4294967295
 8003724:	6878      	ldr	r0, [r7, #4]
 8003726:	f7ff ffe7 	bl	80036f8 <_kill>
  while (1) {}    /* Make sure we hang here */
 800372a:	bf00      	nop
 800372c:	e7fd      	b.n	800372a <_exit+0x12>

0800372e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800372e:	b580      	push	{r7, lr}
 8003730:	b086      	sub	sp, #24
 8003732:	af00      	add	r7, sp, #0
 8003734:	60f8      	str	r0, [r7, #12]
 8003736:	60b9      	str	r1, [r7, #8]
 8003738:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800373a:	2300      	movs	r3, #0
 800373c:	617b      	str	r3, [r7, #20]
 800373e:	e00a      	b.n	8003756 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003740:	f3af 8000 	nop.w
 8003744:	4601      	mov	r1, r0
 8003746:	68bb      	ldr	r3, [r7, #8]
 8003748:	1c5a      	adds	r2, r3, #1
 800374a:	60ba      	str	r2, [r7, #8]
 800374c:	b2ca      	uxtb	r2, r1
 800374e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003750:	697b      	ldr	r3, [r7, #20]
 8003752:	3301      	adds	r3, #1
 8003754:	617b      	str	r3, [r7, #20]
 8003756:	697a      	ldr	r2, [r7, #20]
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	429a      	cmp	r2, r3
 800375c:	dbf0      	blt.n	8003740 <_read+0x12>
  }

  return len;
 800375e:	687b      	ldr	r3, [r7, #4]
}
 8003760:	4618      	mov	r0, r3
 8003762:	3718      	adds	r7, #24
 8003764:	46bd      	mov	sp, r7
 8003766:	bd80      	pop	{r7, pc}

08003768 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003768:	b580      	push	{r7, lr}
 800376a:	b086      	sub	sp, #24
 800376c:	af00      	add	r7, sp, #0
 800376e:	60f8      	str	r0, [r7, #12]
 8003770:	60b9      	str	r1, [r7, #8]
 8003772:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003774:	2300      	movs	r3, #0
 8003776:	617b      	str	r3, [r7, #20]
 8003778:	e009      	b.n	800378e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800377a:	68bb      	ldr	r3, [r7, #8]
 800377c:	1c5a      	adds	r2, r3, #1
 800377e:	60ba      	str	r2, [r7, #8]
 8003780:	781b      	ldrb	r3, [r3, #0]
 8003782:	4618      	mov	r0, r3
 8003784:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003788:	697b      	ldr	r3, [r7, #20]
 800378a:	3301      	adds	r3, #1
 800378c:	617b      	str	r3, [r7, #20]
 800378e:	697a      	ldr	r2, [r7, #20]
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	429a      	cmp	r2, r3
 8003794:	dbf1      	blt.n	800377a <_write+0x12>
  }
  return len;
 8003796:	687b      	ldr	r3, [r7, #4]
}
 8003798:	4618      	mov	r0, r3
 800379a:	3718      	adds	r7, #24
 800379c:	46bd      	mov	sp, r7
 800379e:	bd80      	pop	{r7, pc}

080037a0 <_close>:

int _close(int file)
{
 80037a0:	b480      	push	{r7}
 80037a2:	b083      	sub	sp, #12
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80037a8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80037ac:	4618      	mov	r0, r3
 80037ae:	370c      	adds	r7, #12
 80037b0:	46bd      	mov	sp, r7
 80037b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b6:	4770      	bx	lr

080037b8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80037b8:	b480      	push	{r7}
 80037ba:	b083      	sub	sp, #12
 80037bc:	af00      	add	r7, sp, #0
 80037be:	6078      	str	r0, [r7, #4]
 80037c0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80037c2:	683b      	ldr	r3, [r7, #0]
 80037c4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80037c8:	605a      	str	r2, [r3, #4]
  return 0;
 80037ca:	2300      	movs	r3, #0
}
 80037cc:	4618      	mov	r0, r3
 80037ce:	370c      	adds	r7, #12
 80037d0:	46bd      	mov	sp, r7
 80037d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d6:	4770      	bx	lr

080037d8 <_isatty>:

int _isatty(int file)
{
 80037d8:	b480      	push	{r7}
 80037da:	b083      	sub	sp, #12
 80037dc:	af00      	add	r7, sp, #0
 80037de:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80037e0:	2301      	movs	r3, #1
}
 80037e2:	4618      	mov	r0, r3
 80037e4:	370c      	adds	r7, #12
 80037e6:	46bd      	mov	sp, r7
 80037e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ec:	4770      	bx	lr

080037ee <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80037ee:	b480      	push	{r7}
 80037f0:	b085      	sub	sp, #20
 80037f2:	af00      	add	r7, sp, #0
 80037f4:	60f8      	str	r0, [r7, #12]
 80037f6:	60b9      	str	r1, [r7, #8]
 80037f8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80037fa:	2300      	movs	r3, #0
}
 80037fc:	4618      	mov	r0, r3
 80037fe:	3714      	adds	r7, #20
 8003800:	46bd      	mov	sp, r7
 8003802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003806:	4770      	bx	lr

08003808 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003808:	b580      	push	{r7, lr}
 800380a:	b086      	sub	sp, #24
 800380c:	af00      	add	r7, sp, #0
 800380e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003810:	4a14      	ldr	r2, [pc, #80]	@ (8003864 <_sbrk+0x5c>)
 8003812:	4b15      	ldr	r3, [pc, #84]	@ (8003868 <_sbrk+0x60>)
 8003814:	1ad3      	subs	r3, r2, r3
 8003816:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003818:	697b      	ldr	r3, [r7, #20]
 800381a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800381c:	4b13      	ldr	r3, [pc, #76]	@ (800386c <_sbrk+0x64>)
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	2b00      	cmp	r3, #0
 8003822:	d102      	bne.n	800382a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003824:	4b11      	ldr	r3, [pc, #68]	@ (800386c <_sbrk+0x64>)
 8003826:	4a12      	ldr	r2, [pc, #72]	@ (8003870 <_sbrk+0x68>)
 8003828:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800382a:	4b10      	ldr	r3, [pc, #64]	@ (800386c <_sbrk+0x64>)
 800382c:	681a      	ldr	r2, [r3, #0]
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	4413      	add	r3, r2
 8003832:	693a      	ldr	r2, [r7, #16]
 8003834:	429a      	cmp	r2, r3
 8003836:	d207      	bcs.n	8003848 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003838:	f00e fb4a 	bl	8011ed0 <__errno>
 800383c:	4603      	mov	r3, r0
 800383e:	220c      	movs	r2, #12
 8003840:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003842:	f04f 33ff 	mov.w	r3, #4294967295
 8003846:	e009      	b.n	800385c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003848:	4b08      	ldr	r3, [pc, #32]	@ (800386c <_sbrk+0x64>)
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800384e:	4b07      	ldr	r3, [pc, #28]	@ (800386c <_sbrk+0x64>)
 8003850:	681a      	ldr	r2, [r3, #0]
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	4413      	add	r3, r2
 8003856:	4a05      	ldr	r2, [pc, #20]	@ (800386c <_sbrk+0x64>)
 8003858:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800385a:	68fb      	ldr	r3, [r7, #12]
}
 800385c:	4618      	mov	r0, r3
 800385e:	3718      	adds	r7, #24
 8003860:	46bd      	mov	sp, r7
 8003862:	bd80      	pop	{r7, pc}
 8003864:	20008000 	.word	0x20008000
 8003868:	00000400 	.word	0x00000400
 800386c:	20001164 	.word	0x20001164
 8003870:	200035d0 	.word	0x200035d0

08003874 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8003874:	b480      	push	{r7}
 8003876:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8003878:	4b06      	ldr	r3, [pc, #24]	@ (8003894 <SystemInit+0x20>)
 800387a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800387e:	4a05      	ldr	r2, [pc, #20]	@ (8003894 <SystemInit+0x20>)
 8003880:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003884:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003888:	bf00      	nop
 800388a:	46bd      	mov	sp, r7
 800388c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003890:	4770      	bx	lr
 8003892:	bf00      	nop
 8003894:	e000ed00 	.word	0xe000ed00

08003898 <usb_serial_print>:
/**
 * @Brief Prints a message to the serial output over USB.
 *
 * @param msg: Pointer to the message that is to be printed.
 */
void usb_serial_print(const char *msg) { // Actual implementation of the method thats in the header file
 8003898:	b580      	push	{r7, lr}
 800389a:	b084      	sub	sp, #16
 800389c:	af00      	add	r7, sp, #0
 800389e:	6078      	str	r0, [r7, #4]
    uint16_t len = strlen(msg);	// Calculates the length of the string so we know how many bytes to send
 80038a0:	6878      	ldr	r0, [r7, #4]
 80038a2:	f7fc fd0d 	bl	80002c0 <strlen>
 80038a6:	4603      	mov	r3, r0
 80038a8:	81fb      	strh	r3, [r7, #14]
    CDC_Transmit_FS((uint8_t*)msg, len); // Sends the message over USB as serial data. (uint8_t*) casts the string to a byte array as required by the method. len is just how many bytes to actually send
 80038aa:	89fb      	ldrh	r3, [r7, #14]
 80038ac:	4619      	mov	r1, r3
 80038ae:	6878      	ldr	r0, [r7, #4]
 80038b0:	f00d f8a2 	bl	80109f8 <CDC_Transmit_FS>
}
 80038b4:	bf00      	nop
 80038b6:	3710      	adds	r7, #16
 80038b8:	46bd      	mov	sp, r7
 80038ba:	bd80      	pop	{r7, pc}

080038bc <usb_serial_println>:
/**
 * @Brief Prints a message to the serial output over USB ending with a new line (\r\n).
 *
 * @param msg: Pointer to the message that is to be printed.
 */
void usb_serial_println(const char *msg) {
 80038bc:	b580      	push	{r7, lr}
 80038be:	b0a2      	sub	sp, #136	@ 0x88
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
	char buffer[128];
	snprintf(buffer, sizeof(buffer), "%s\r\n", msg);
 80038c4:	f107 0008 	add.w	r0, r7, #8
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	4a06      	ldr	r2, [pc, #24]	@ (80038e4 <usb_serial_println+0x28>)
 80038cc:	2180      	movs	r1, #128	@ 0x80
 80038ce:	f00e f9f7 	bl	8011cc0 <sniprintf>
	usb_serial_print(buffer);
 80038d2:	f107 0308 	add.w	r3, r7, #8
 80038d6:	4618      	mov	r0, r3
 80038d8:	f7ff ffde 	bl	8003898 <usb_serial_print>
}
 80038dc:	bf00      	nop
 80038de:	3788      	adds	r7, #136	@ 0x88
 80038e0:	46bd      	mov	sp, r7
 80038e2:	bd80      	pop	{r7, pc}
 80038e4:	080140c8 	.word	0x080140c8

080038e8 <modbus_Setup>:

// SLAVE ADDRESS
static uint8_t slave_address;

// Setup slave address
void modbus_Setup(uint8_t slaveAddress) {
 80038e8:	b480      	push	{r7}
 80038ea:	b083      	sub	sp, #12
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	4603      	mov	r3, r0
 80038f0:	71fb      	strb	r3, [r7, #7]
	slave_address = slaveAddress;
 80038f2:	4a04      	ldr	r2, [pc, #16]	@ (8003904 <modbus_Setup+0x1c>)
 80038f4:	79fb      	ldrb	r3, [r7, #7]
 80038f6:	7013      	strb	r3, [r2, #0]
}
 80038f8:	bf00      	nop
 80038fa:	370c      	adds	r7, #12
 80038fc:	46bd      	mov	sp, r7
 80038fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003902:	4770      	bx	lr
 8003904:	20001168 	.word	0x20001168

08003908 <modbus_handle_frame>:

// Handle a full received modbus frame
void modbus_handle_frame(uint8_t* frame, uint16_t len) {
 8003908:	b580      	push	{r7, lr}
 800390a:	b0e0      	sub	sp, #384	@ 0x180
 800390c:	af00      	add	r7, sp, #0
 800390e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003912:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003916:	6018      	str	r0, [r3, #0]
 8003918:	460a      	mov	r2, r1
 800391a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800391e:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8003922:	801a      	strh	r2, [r3, #0]
	if (len < 6) return;
 8003924:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003928:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 800392c:	881b      	ldrh	r3, [r3, #0]
 800392e:	2b05      	cmp	r3, #5
 8003930:	f240 85a5 	bls.w	800447e <modbus_handle_frame+0xb76>

	uint8_t address = frame[0];
 8003934:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003938:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	781b      	ldrb	r3, [r3, #0]
 8003940:	f887 314f 	strb.w	r3, [r7, #335]	@ 0x14f

	uint8_t function = frame[1];
 8003944:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003948:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	785b      	ldrb	r3, [r3, #1]
 8003950:	f887 314e 	strb.w	r3, [r7, #334]	@ 0x14e

	// Check if the frame is for us
	if (address != slave_address) return;
 8003954:	4bcb      	ldr	r3, [pc, #812]	@ (8003c84 <modbus_handle_frame+0x37c>)
 8003956:	781b      	ldrb	r3, [r3, #0]
 8003958:	f897 214f 	ldrb.w	r2, [r7, #335]	@ 0x14f
 800395c:	429a      	cmp	r2, r3
 800395e:	f040 8590 	bne.w	8004482 <modbus_handle_frame+0xb7a>

	// Check if the CRC is valid
	uint16_t received_crc = (frame[len - 1] << 8) | frame[len - 2]; // MODBUS sends LSB first (unlike address, function)
 8003962:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003966:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 800396a:	881b      	ldrh	r3, [r3, #0]
 800396c:	3b01      	subs	r3, #1
 800396e:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 8003972:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8003976:	6812      	ldr	r2, [r2, #0]
 8003978:	4413      	add	r3, r2
 800397a:	781b      	ldrb	r3, [r3, #0]
 800397c:	b21b      	sxth	r3, r3
 800397e:	021b      	lsls	r3, r3, #8
 8003980:	b21a      	sxth	r2, r3
 8003982:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003986:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 800398a:	881b      	ldrh	r3, [r3, #0]
 800398c:	3b02      	subs	r3, #2
 800398e:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 8003992:	f5a1 71be 	sub.w	r1, r1, #380	@ 0x17c
 8003996:	6809      	ldr	r1, [r1, #0]
 8003998:	440b      	add	r3, r1
 800399a:	781b      	ldrb	r3, [r3, #0]
 800399c:	b21b      	sxth	r3, r3
 800399e:	4313      	orrs	r3, r2
 80039a0:	b21b      	sxth	r3, r3
 80039a2:	f8a7 314c 	strh.w	r3, [r7, #332]	@ 0x14c
	uint16_t calculated_crc = modbus_crc16(frame, len - 2); // Exclude received CRC from CRC calculation
 80039a6:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80039aa:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 80039ae:	881b      	ldrh	r3, [r3, #0]
 80039b0:	3b02      	subs	r3, #2
 80039b2:	b29a      	uxth	r2, r3
 80039b4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80039b8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80039bc:	4611      	mov	r1, r2
 80039be:	6818      	ldr	r0, [r3, #0]
 80039c0:	f000 fd68 	bl	8004494 <modbus_crc16>
 80039c4:	4603      	mov	r3, r0
 80039c6:	f8a7 314a 	strh.w	r3, [r7, #330]	@ 0x14a

	if (received_crc != calculated_crc) {
 80039ca:	f8b7 214c 	ldrh.w	r2, [r7, #332]	@ 0x14c
 80039ce:	f8b7 314a 	ldrh.w	r3, [r7, #330]	@ 0x14a
 80039d2:	429a      	cmp	r2, r3
 80039d4:	f040 8557 	bne.w	8004486 <modbus_handle_frame+0xb7e>
		// Invalid CRC, No exception for a CRC failure
		return;
	}

	switch (function) {
 80039d8:	f897 314e 	ldrb.w	r3, [r7, #334]	@ 0x14e
 80039dc:	3b01      	subs	r3, #1
 80039de:	2b0f      	cmp	r3, #15
 80039e0:	f200 853f 	bhi.w	8004462 <modbus_handle_frame+0xb5a>
 80039e4:	a201      	add	r2, pc, #4	@ (adr r2, 80039ec <modbus_handle_frame+0xe4>)
 80039e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039ea:	bf00      	nop
 80039ec:	08003a2d 	.word	0x08003a2d
 80039f0:	08003bd5 	.word	0x08003bd5
 80039f4:	08003d89 	.word	0x08003d89
 80039f8:	08003ef3 	.word	0x08003ef3
 80039fc:	08004069 	.word	0x08004069
 8003a00:	08004115 	.word	0x08004115
 8003a04:	08004463 	.word	0x08004463
 8003a08:	08004463 	.word	0x08004463
 8003a0c:	08004463 	.word	0x08004463
 8003a10:	08004463 	.word	0x08004463
 8003a14:	08004463 	.word	0x08004463
 8003a18:	08004463 	.word	0x08004463
 8003a1c:	08004463 	.word	0x08004463
 8003a20:	08004463 	.word	0x08004463
 8003a24:	080041ad 	.word	0x080041ad
 8003a28:	08004321 	.word	0x08004321
		case MODBUS_FUNC_READ_COILS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8003a2c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003a30:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	3302      	adds	r3, #2
 8003a38:	781b      	ldrb	r3, [r3, #0]
 8003a3a:	b21b      	sxth	r3, r3
 8003a3c:	021b      	lsls	r3, r3, #8
 8003a3e:	b21a      	sxth	r2, r3
 8003a40:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003a44:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	3303      	adds	r3, #3
 8003a4c:	781b      	ldrb	r3, [r3, #0]
 8003a4e:	b21b      	sxth	r3, r3
 8003a50:	4313      	orrs	r3, r2
 8003a52:	b21b      	sxth	r3, r3
 8003a54:	f8a7 317e 	strh.w	r3, [r7, #382]	@ 0x17e
			uint16_t coilCount = (frame[4] << 8) | frame[5];
 8003a58:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003a5c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	3304      	adds	r3, #4
 8003a64:	781b      	ldrb	r3, [r3, #0]
 8003a66:	b21b      	sxth	r3, r3
 8003a68:	021b      	lsls	r3, r3, #8
 8003a6a:	b21a      	sxth	r2, r3
 8003a6c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003a70:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	3305      	adds	r3, #5
 8003a78:	781b      	ldrb	r3, [r3, #0]
 8003a7a:	b21b      	sxth	r3, r3
 8003a7c:	4313      	orrs	r3, r2
 8003a7e:	b21b      	sxth	r3, r3
 8003a80:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110

			// Check if coilCount value is legal for modbus specs
			if (coilCount == 0 || coilCount > MAX_IO_COILS) {
 8003a84:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d003      	beq.n	8003a94 <modbus_handle_frame+0x18c>
 8003a8c:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8003a90:	2b20      	cmp	r3, #32
 8003a92:	d909      	bls.n	8003aa8 <modbus_handle_frame+0x1a0>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8003a94:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8003a98:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8003a9c:	2203      	movs	r2, #3
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	f000 fd60 	bl	8004564 <modbus_send_exception>
				return;
 8003aa4:	f000 bcf0 	b.w	8004488 <modbus_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + coilCount - 1; // get the ending coil
 8003aa8:	f8b7 217e 	ldrh.w	r2, [r7, #382]	@ 0x17e
 8003aac:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8003ab0:	4413      	add	r3, r2
 8003ab2:	b29b      	uxth	r3, r3
 8003ab4:	3b01      	subs	r3, #1
 8003ab6:	f8a7 310e 	strh.w	r3, [r7, #270]	@ 0x10e

			// Check if endAddress is outside the stored coils
			if (endAddress >= io_coil_channel_count) { // io_coil_channel count external from io_coils
 8003aba:	4b73      	ldr	r3, [pc, #460]	@ (8003c88 <modbus_handle_frame+0x380>)
 8003abc:	881b      	ldrh	r3, [r3, #0]
 8003abe:	f8b7 210e 	ldrh.w	r2, [r7, #270]	@ 0x10e
 8003ac2:	429a      	cmp	r2, r3
 8003ac4:	d309      	bcc.n	8003ada <modbus_handle_frame+0x1d2>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8003ac6:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8003aca:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8003ace:	2202      	movs	r2, #2
 8003ad0:	4618      	mov	r0, r3
 8003ad2:	f000 fd47 	bl	8004564 <modbus_send_exception>
				return;
 8003ad6:	f000 bcd7 	b.w	8004488 <modbus_handle_frame+0xb80>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8003ada:	4b6a      	ldr	r3, [pc, #424]	@ (8003c84 <modbus_handle_frame+0x37c>)
 8003adc:	781a      	ldrb	r2, [r3, #0]
 8003ade:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003ae2:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003ae6:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 8003ae8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003aec:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003af0:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 8003af4:	705a      	strb	r2, [r3, #1]
			responseData[2] = (coilCount + 7) / 8; // round up
 8003af6:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8003afa:	3307      	adds	r3, #7
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	da00      	bge.n	8003b02 <modbus_handle_frame+0x1fa>
 8003b00:	3307      	adds	r3, #7
 8003b02:	10db      	asrs	r3, r3, #3
 8003b04:	b2da      	uxtb	r2, r3
 8003b06:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003b0a:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003b0e:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 8003b10:	2303      	movs	r3, #3
 8003b12:	f8a7 317c 	strh.w	r3, [r7, #380]	@ 0x17c

			// Coil states are to be packed into bytes, one bit per coil, starting with LSB first
			// E.g., if coil states are 1, 0, 0, 1, 0 for these 5 example coils,
			//		 we store the states as: 00001001 (1 byte) - not 1 byte per bit as thats not efficient (note coil 0 is LSB, then filled towards MSB)
			uint8_t currentByte = 0;
 8003b16:	2300      	movs	r3, #0
 8003b18:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
			uint8_t bitIndex = 0;
 8003b1c:	2300      	movs	r3, #0
 8003b1e:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a

			// Iterate over each coil and add the its value
			for (int i = 0; i < coilCount; i++) {
 8003b22:	2300      	movs	r3, #0
 8003b24:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 8003b28:	e044      	b.n	8003bb4 <modbus_handle_frame+0x2ac>
				GPIO_PinState coilValue = io_coil_read(startAddress);
 8003b2a:	f8b7 317e 	ldrh.w	r3, [r7, #382]	@ 0x17e
 8003b2e:	4618      	mov	r0, r3
 8003b30:	f7fe fc72 	bl	8002418 <io_coil_read>
 8003b34:	4603      	mov	r3, r0
 8003b36:	f887 310d 	strb.w	r3, [r7, #269]	@ 0x10d

				if (coilValue == GPIO_PIN_SET) {
 8003b3a:	f897 310d 	ldrb.w	r3, [r7, #269]	@ 0x10d
 8003b3e:	2b01      	cmp	r3, #1
 8003b40:	d10b      	bne.n	8003b5a <modbus_handle_frame+0x252>
					// If coil is SET, set the bit at the bitIndex in the currentByte
					currentByte |= (1 << bitIndex);
 8003b42:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 8003b46:	2201      	movs	r2, #1
 8003b48:	fa02 f303 	lsl.w	r3, r2, r3
 8003b4c:	b25a      	sxtb	r2, r3
 8003b4e:	f997 317b 	ldrsb.w	r3, [r7, #379]	@ 0x17b
 8003b52:	4313      	orrs	r3, r2
 8003b54:	b25b      	sxtb	r3, r3
 8003b56:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
				}

				bitIndex++; // Move to next bit
 8003b5a:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 8003b5e:	3301      	adds	r3, #1
 8003b60:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a

				if (bitIndex == 8 || i == coilCount - 1) {
 8003b64:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 8003b68:	2b08      	cmp	r3, #8
 8003b6a:	d006      	beq.n	8003b7a <modbus_handle_frame+0x272>
 8003b6c:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8003b70:	3b01      	subs	r3, #1
 8003b72:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8003b76:	429a      	cmp	r2, r3
 8003b78:	d112      	bne.n	8003ba0 <modbus_handle_frame+0x298>
					// Once filled 8 bits (1 byte), or at last coil, store the currentByte and reset variables
					responseData[responseLen++] = currentByte;
 8003b7a:	f8b7 317c 	ldrh.w	r3, [r7, #380]	@ 0x17c
 8003b7e:	1c5a      	adds	r2, r3, #1
 8003b80:	f8a7 217c 	strh.w	r2, [r7, #380]	@ 0x17c
 8003b84:	4619      	mov	r1, r3
 8003b86:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003b8a:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003b8e:	f897 217b 	ldrb.w	r2, [r7, #379]	@ 0x17b
 8003b92:	545a      	strb	r2, [r3, r1]
					currentByte = 0;
 8003b94:	2300      	movs	r3, #0
 8003b96:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
					bitIndex = 0;
 8003b9a:	2300      	movs	r3, #0
 8003b9c:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a
				}

				startAddress++;
 8003ba0:	f8b7 317e 	ldrh.w	r3, [r7, #382]	@ 0x17e
 8003ba4:	3301      	adds	r3, #1
 8003ba6:	f8a7 317e 	strh.w	r3, [r7, #382]	@ 0x17e
			for (int i = 0; i < coilCount; i++) {
 8003baa:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 8003bae:	3301      	adds	r3, #1
 8003bb0:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 8003bb4:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8003bb8:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8003bbc:	429a      	cmp	r2, r3
 8003bbe:	dbb4      	blt.n	8003b2a <modbus_handle_frame+0x222>
			}

			modbus_send_response(responseData, responseLen);
 8003bc0:	f8b7 217c 	ldrh.w	r2, [r7, #380]	@ 0x17c
 8003bc4:	f107 030c 	add.w	r3, r7, #12
 8003bc8:	4611      	mov	r1, r2
 8003bca:	4618      	mov	r0, r3
 8003bcc:	f000 fca0 	bl	8004510 <modbus_send_response>
 8003bd0:	f000 bc5a 	b.w	8004488 <modbus_handle_frame+0xb80>
			break;
		}

		case MODBUS_FUNC_READ_DISCRETE_INPUTS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8003bd4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003bd8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	3302      	adds	r3, #2
 8003be0:	781b      	ldrb	r3, [r3, #0]
 8003be2:	b21b      	sxth	r3, r3
 8003be4:	021b      	lsls	r3, r3, #8
 8003be6:	b21a      	sxth	r2, r3
 8003be8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003bec:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	3303      	adds	r3, #3
 8003bf4:	781b      	ldrb	r3, [r3, #0]
 8003bf6:	b21b      	sxth	r3, r3
 8003bf8:	4313      	orrs	r3, r2
 8003bfa:	b21b      	sxth	r3, r3
 8003bfc:	f8a7 3172 	strh.w	r3, [r7, #370]	@ 0x172
			uint16_t discreteCount = (frame[4] << 8) | frame[5];
 8003c00:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003c04:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	3304      	adds	r3, #4
 8003c0c:	781b      	ldrb	r3, [r3, #0]
 8003c0e:	b21b      	sxth	r3, r3
 8003c10:	021b      	lsls	r3, r3, #8
 8003c12:	b21a      	sxth	r2, r3
 8003c14:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003c18:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	3305      	adds	r3, #5
 8003c20:	781b      	ldrb	r3, [r3, #0]
 8003c22:	b21b      	sxth	r3, r3
 8003c24:	4313      	orrs	r3, r2
 8003c26:	b21b      	sxth	r3, r3
 8003c28:	f8a7 3116 	strh.w	r3, [r7, #278]	@ 0x116

			// Check if discreteCount value is legal for modbus specs
			if (discreteCount == 0 || discreteCount > MAX_IO_DISCRETE_IN) {
 8003c2c:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d003      	beq.n	8003c3c <modbus_handle_frame+0x334>
 8003c34:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8003c38:	2b04      	cmp	r3, #4
 8003c3a:	d909      	bls.n	8003c50 <modbus_handle_frame+0x348>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8003c3c:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8003c40:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8003c44:	2203      	movs	r2, #3
 8003c46:	4618      	mov	r0, r3
 8003c48:	f000 fc8c 	bl	8004564 <modbus_send_exception>
				return;
 8003c4c:	f000 bc1c 	b.w	8004488 <modbus_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + discreteCount - 1; // get the ending discrete input
 8003c50:	f8b7 2172 	ldrh.w	r2, [r7, #370]	@ 0x172
 8003c54:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8003c58:	4413      	add	r3, r2
 8003c5a:	b29b      	uxth	r3, r3
 8003c5c:	3b01      	subs	r3, #1
 8003c5e:	f8a7 3114 	strh.w	r3, [r7, #276]	@ 0x114

			// Check if endAddress is outside the stored discrete inputs
			if (endAddress >= io_discrete_in_channel_count) { // io_coil_channel count external from io_coils
 8003c62:	4b0a      	ldr	r3, [pc, #40]	@ (8003c8c <modbus_handle_frame+0x384>)
 8003c64:	881b      	ldrh	r3, [r3, #0]
 8003c66:	f8b7 2114 	ldrh.w	r2, [r7, #276]	@ 0x114
 8003c6a:	429a      	cmp	r2, r3
 8003c6c:	d310      	bcc.n	8003c90 <modbus_handle_frame+0x388>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8003c6e:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8003c72:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8003c76:	2202      	movs	r2, #2
 8003c78:	4618      	mov	r0, r3
 8003c7a:	f000 fc73 	bl	8004564 <modbus_send_exception>
				return;
 8003c7e:	f000 bc03 	b.w	8004488 <modbus_handle_frame+0xb80>
 8003c82:	bf00      	nop
 8003c84:	20001168 	.word	0x20001168
 8003c88:	20000c28 	.word	0x20000c28
 8003c8c:	20000c4c 	.word	0x20000c4c
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8003c90:	4bc3      	ldr	r3, [pc, #780]	@ (8003fa0 <modbus_handle_frame+0x698>)
 8003c92:	781a      	ldrb	r2, [r3, #0]
 8003c94:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003c98:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003c9c:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 8003c9e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003ca2:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003ca6:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 8003caa:	705a      	strb	r2, [r3, #1]
			responseData[2] = (discreteCount + 7) / 8; // round up
 8003cac:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8003cb0:	3307      	adds	r3, #7
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	da00      	bge.n	8003cb8 <modbus_handle_frame+0x3b0>
 8003cb6:	3307      	adds	r3, #7
 8003cb8:	10db      	asrs	r3, r3, #3
 8003cba:	b2da      	uxtb	r2, r3
 8003cbc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003cc0:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003cc4:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 8003cc6:	2303      	movs	r3, #3
 8003cc8:	f8a7 3170 	strh.w	r3, [r7, #368]	@ 0x170

			// Discrete input states are to be packed into bytes, one bit per input, starting with LSB first
			// E.g., if discrete input states are 1, 0, 0, 1, 0 for these 5 example coils,
			//		 we store the states as: 00001001 (1 byte) - not 1 byte per bit as thats not efficient (note input 0 is LSB, then filled towards MSB)
			uint8_t currentByte = 0;
 8003ccc:	2300      	movs	r3, #0
 8003cce:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
			uint8_t bitIndex = 0;
 8003cd2:	2300      	movs	r3, #0
 8003cd4:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e

			// Iterate over each input and add the its value
			for (int i = 0; i < discreteCount; i++) {
 8003cd8:	2300      	movs	r3, #0
 8003cda:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 8003cde:	e044      	b.n	8003d6a <modbus_handle_frame+0x462>
				GPIO_PinState discreteValue = io_discrete_in_read(startAddress);
 8003ce0:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 8003ce4:	4618      	mov	r0, r3
 8003ce6:	f7fe fc41 	bl	800256c <io_discrete_in_read>
 8003cea:	4603      	mov	r3, r0
 8003cec:	f887 3113 	strb.w	r3, [r7, #275]	@ 0x113

				if (discreteValue == GPIO_PIN_SET) {
 8003cf0:	f897 3113 	ldrb.w	r3, [r7, #275]	@ 0x113
 8003cf4:	2b01      	cmp	r3, #1
 8003cf6:	d10b      	bne.n	8003d10 <modbus_handle_frame+0x408>
					// If input is SET, set the bit at the bitIndex in the currentByte
					currentByte |= (1 << bitIndex);
 8003cf8:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 8003cfc:	2201      	movs	r2, #1
 8003cfe:	fa02 f303 	lsl.w	r3, r2, r3
 8003d02:	b25a      	sxtb	r2, r3
 8003d04:	f997 316f 	ldrsb.w	r3, [r7, #367]	@ 0x16f
 8003d08:	4313      	orrs	r3, r2
 8003d0a:	b25b      	sxtb	r3, r3
 8003d0c:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
				}

				bitIndex++; // Move to next bit
 8003d10:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 8003d14:	3301      	adds	r3, #1
 8003d16:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e

				if (bitIndex == 8 || i == discreteCount - 1) {
 8003d1a:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 8003d1e:	2b08      	cmp	r3, #8
 8003d20:	d006      	beq.n	8003d30 <modbus_handle_frame+0x428>
 8003d22:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8003d26:	3b01      	subs	r3, #1
 8003d28:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 8003d2c:	429a      	cmp	r2, r3
 8003d2e:	d112      	bne.n	8003d56 <modbus_handle_frame+0x44e>
					// Once filled 8 bits (1 byte), or at last input, store the currentByte and reset variables
					responseData[responseLen++] = currentByte;
 8003d30:	f8b7 3170 	ldrh.w	r3, [r7, #368]	@ 0x170
 8003d34:	1c5a      	adds	r2, r3, #1
 8003d36:	f8a7 2170 	strh.w	r2, [r7, #368]	@ 0x170
 8003d3a:	4619      	mov	r1, r3
 8003d3c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003d40:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003d44:	f897 216f 	ldrb.w	r2, [r7, #367]	@ 0x16f
 8003d48:	545a      	strb	r2, [r3, r1]
					currentByte = 0;
 8003d4a:	2300      	movs	r3, #0
 8003d4c:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
					bitIndex = 0;
 8003d50:	2300      	movs	r3, #0
 8003d52:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e
				}

				startAddress++;
 8003d56:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 8003d5a:	3301      	adds	r3, #1
 8003d5c:	f8a7 3172 	strh.w	r3, [r7, #370]	@ 0x172
			for (int i = 0; i < discreteCount; i++) {
 8003d60:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8003d64:	3301      	adds	r3, #1
 8003d66:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 8003d6a:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8003d6e:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 8003d72:	429a      	cmp	r2, r3
 8003d74:	dbb4      	blt.n	8003ce0 <modbus_handle_frame+0x3d8>
			}

			modbus_send_response(responseData, responseLen);
 8003d76:	f8b7 2170 	ldrh.w	r2, [r7, #368]	@ 0x170
 8003d7a:	f107 030c 	add.w	r3, r7, #12
 8003d7e:	4611      	mov	r1, r2
 8003d80:	4618      	mov	r0, r3
 8003d82:	f000 fbc5 	bl	8004510 <modbus_send_response>
 8003d86:	e37f      	b.n	8004488 <modbus_handle_frame+0xb80>
		case MODBUS_FUNC_READ_HOLDING_REGISTERS: {
			// Combine two bytes to get the 16 byte address
			// Example: frame[2] = 00010110, frame[3] = 10110100 (arbitrary)
			// frame[2] << 8 = 00010110 << 8 = 0001011000000000 (16 bit now)
			// 000101100000000 | frame[3] = 000101100000000 | 10110100 = 0001011010110100 (combines them)
			uint16_t startAddress = (frame[2] << 8) | frame[3]; // combines frame[2] and frame[3] to get 16 bit address
 8003d88:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003d8c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	3302      	adds	r3, #2
 8003d94:	781b      	ldrb	r3, [r3, #0]
 8003d96:	b21b      	sxth	r3, r3
 8003d98:	021b      	lsls	r3, r3, #8
 8003d9a:	b21a      	sxth	r2, r3
 8003d9c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003da0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	3303      	adds	r3, #3
 8003da8:	781b      	ldrb	r3, [r3, #0]
 8003daa:	b21b      	sxth	r3, r3
 8003dac:	4313      	orrs	r3, r2
 8003dae:	b21b      	sxth	r3, r3
 8003db0:	f8a7 3166 	strh.w	r3, [r7, #358]	@ 0x166
			uint16_t regCount = (frame[4] << 8) | frame[5]; // combines frame[4] and frame[5] to get 16 bit number of registers
 8003db4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003db8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	3304      	adds	r3, #4
 8003dc0:	781b      	ldrb	r3, [r3, #0]
 8003dc2:	b21b      	sxth	r3, r3
 8003dc4:	021b      	lsls	r3, r3, #8
 8003dc6:	b21a      	sxth	r2, r3
 8003dc8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003dcc:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	3305      	adds	r3, #5
 8003dd4:	781b      	ldrb	r3, [r3, #0]
 8003dd6:	b21b      	sxth	r3, r3
 8003dd8:	4313      	orrs	r3, r2
 8003dda:	b21b      	sxth	r3, r3
 8003ddc:	f8a7 311c 	strh.w	r3, [r7, #284]	@ 0x11c

			// Check if regCount value is legal for modbus specs
			if (regCount == 0 || regCount > io_holding_reg_channel_count) {
 8003de0:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d005      	beq.n	8003df4 <modbus_handle_frame+0x4ec>
 8003de8:	4b6e      	ldr	r3, [pc, #440]	@ (8003fa4 <modbus_handle_frame+0x69c>)
 8003dea:	881b      	ldrh	r3, [r3, #0]
 8003dec:	f8b7 211c 	ldrh.w	r2, [r7, #284]	@ 0x11c
 8003df0:	429a      	cmp	r2, r3
 8003df2:	d908      	bls.n	8003e06 <modbus_handle_frame+0x4fe>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8003df4:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8003df8:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8003dfc:	2203      	movs	r2, #3
 8003dfe:	4618      	mov	r0, r3
 8003e00:	f000 fbb0 	bl	8004564 <modbus_send_exception>
				return;
 8003e04:	e340      	b.n	8004488 <modbus_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + regCount - 1; // get the ending register
 8003e06:	f8b7 2166 	ldrh.w	r2, [r7, #358]	@ 0x166
 8003e0a:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8003e0e:	4413      	add	r3, r2
 8003e10:	b29b      	uxth	r3, r3
 8003e12:	3b01      	subs	r3, #1
 8003e14:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a

			// Check if endAddress is outside the stored registers
			if (endAddress >= io_holding_reg_channel_count) {
 8003e18:	4b62      	ldr	r3, [pc, #392]	@ (8003fa4 <modbus_handle_frame+0x69c>)
 8003e1a:	881b      	ldrh	r3, [r3, #0]
 8003e1c:	f8b7 211a 	ldrh.w	r2, [r7, #282]	@ 0x11a
 8003e20:	429a      	cmp	r2, r3
 8003e22:	d308      	bcc.n	8003e36 <modbus_handle_frame+0x52e>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8003e24:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8003e28:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8003e2c:	2202      	movs	r2, #2
 8003e2e:	4618      	mov	r0, r3
 8003e30:	f000 fb98 	bl	8004564 <modbus_send_exception>
				return;
 8003e34:	e328      	b.n	8004488 <modbus_handle_frame+0xb80>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8003e36:	4b5a      	ldr	r3, [pc, #360]	@ (8003fa0 <modbus_handle_frame+0x698>)
 8003e38:	781a      	ldrb	r2, [r3, #0]
 8003e3a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003e3e:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003e42:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 8003e44:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003e48:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003e4c:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 8003e50:	705a      	strb	r2, [r3, #1]
			responseData[2] = regCount * 2; // 16 bit register * 2 = number of bytes (16 bit = 2 bytes)
 8003e52:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8003e56:	b2db      	uxtb	r3, r3
 8003e58:	005b      	lsls	r3, r3, #1
 8003e5a:	b2da      	uxtb	r2, r3
 8003e5c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003e60:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003e64:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 8003e66:	2303      	movs	r3, #3
 8003e68:	f8a7 3164 	strh.w	r3, [r7, #356]	@ 0x164

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 8003e6c:	2300      	movs	r3, #0
 8003e6e:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 8003e72:	e02f      	b.n	8003ed4 <modbus_handle_frame+0x5cc>
				uint16_t regValue = io_holding_reg_read(startAddress);
 8003e74:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 8003e78:	4618      	mov	r0, r3
 8003e7a:	f7fe fbff 	bl	800267c <io_holding_reg_read>
 8003e7e:	4603      	mov	r3, r0
 8003e80:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118

				responseData[responseLen++] = (regValue >> 8) & 0xFF; // Extract the higher byte
 8003e84:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 8003e88:	0a1b      	lsrs	r3, r3, #8
 8003e8a:	b299      	uxth	r1, r3
 8003e8c:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 8003e90:	1c5a      	adds	r2, r3, #1
 8003e92:	f8a7 2164 	strh.w	r2, [r7, #356]	@ 0x164
 8003e96:	461a      	mov	r2, r3
 8003e98:	b2c9      	uxtb	r1, r1
 8003e9a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003e9e:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003ea2:	5499      	strb	r1, [r3, r2]
				responseData[responseLen++] = (regValue) & 0xFF; // Extract the lower byte
 8003ea4:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 8003ea8:	1c5a      	adds	r2, r3, #1
 8003eaa:	f8a7 2164 	strh.w	r2, [r7, #356]	@ 0x164
 8003eae:	461a      	mov	r2, r3
 8003eb0:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 8003eb4:	b2d9      	uxtb	r1, r3
 8003eb6:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003eba:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003ebe:	5499      	strb	r1, [r3, r2]

				startAddress++;
 8003ec0:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 8003ec4:	3301      	adds	r3, #1
 8003ec6:	f8a7 3166 	strh.w	r3, [r7, #358]	@ 0x166
			for (int i = 0; i < regCount; i++) {
 8003eca:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8003ece:	3301      	adds	r3, #1
 8003ed0:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 8003ed4:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8003ed8:	f8d7 2160 	ldr.w	r2, [r7, #352]	@ 0x160
 8003edc:	429a      	cmp	r2, r3
 8003ede:	dbc9      	blt.n	8003e74 <modbus_handle_frame+0x56c>
			}

			modbus_send_response(responseData, responseLen);
 8003ee0:	f8b7 2164 	ldrh.w	r2, [r7, #356]	@ 0x164
 8003ee4:	f107 030c 	add.w	r3, r7, #12
 8003ee8:	4611      	mov	r1, r2
 8003eea:	4618      	mov	r0, r3
 8003eec:	f000 fb10 	bl	8004510 <modbus_send_response>
 8003ef0:	e2ca      	b.n	8004488 <modbus_handle_frame+0xb80>
			break;
		}

		case MODBUS_FUNC_READ_INPUT_REGISTERS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8003ef2:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003ef6:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	3302      	adds	r3, #2
 8003efe:	781b      	ldrb	r3, [r3, #0]
 8003f00:	b21b      	sxth	r3, r3
 8003f02:	021b      	lsls	r3, r3, #8
 8003f04:	b21a      	sxth	r2, r3
 8003f06:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003f0a:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	3303      	adds	r3, #3
 8003f12:	781b      	ldrb	r3, [r3, #0]
 8003f14:	b21b      	sxth	r3, r3
 8003f16:	4313      	orrs	r3, r2
 8003f18:	b21b      	sxth	r3, r3
 8003f1a:	f8a7 315e 	strh.w	r3, [r7, #350]	@ 0x15e
			uint16_t regCount = (frame[4] << 8) | frame[5];
 8003f1e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003f22:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	3304      	adds	r3, #4
 8003f2a:	781b      	ldrb	r3, [r3, #0]
 8003f2c:	b21b      	sxth	r3, r3
 8003f2e:	021b      	lsls	r3, r3, #8
 8003f30:	b21a      	sxth	r2, r3
 8003f32:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003f36:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	3305      	adds	r3, #5
 8003f3e:	781b      	ldrb	r3, [r3, #0]
 8003f40:	b21b      	sxth	r3, r3
 8003f42:	4313      	orrs	r3, r2
 8003f44:	b21b      	sxth	r3, r3
 8003f46:	f8a7 3122 	strh.w	r3, [r7, #290]	@ 0x122

			// Check if regCount value is legal for modbus specs
			if (regCount == 0 || regCount > io_input_reg_channel_count) {
 8003f4a:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d005      	beq.n	8003f5e <modbus_handle_frame+0x656>
 8003f52:	4b15      	ldr	r3, [pc, #84]	@ (8003fa8 <modbus_handle_frame+0x6a0>)
 8003f54:	881b      	ldrh	r3, [r3, #0]
 8003f56:	f8b7 2122 	ldrh.w	r2, [r7, #290]	@ 0x122
 8003f5a:	429a      	cmp	r2, r3
 8003f5c:	d908      	bls.n	8003f70 <modbus_handle_frame+0x668>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8003f5e:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8003f62:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8003f66:	2203      	movs	r2, #3
 8003f68:	4618      	mov	r0, r3
 8003f6a:	f000 fafb 	bl	8004564 <modbus_send_exception>
				return;
 8003f6e:	e28b      	b.n	8004488 <modbus_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + regCount - 1; // get the ending register
 8003f70:	f8b7 215e 	ldrh.w	r2, [r7, #350]	@ 0x15e
 8003f74:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 8003f78:	4413      	add	r3, r2
 8003f7a:	b29b      	uxth	r3, r3
 8003f7c:	3b01      	subs	r3, #1
 8003f7e:	f8a7 3120 	strh.w	r3, [r7, #288]	@ 0x120

			// Check if endAddress is outside the stored registers
			if (endAddress >= io_input_reg_channel_count) {
 8003f82:	4b09      	ldr	r3, [pc, #36]	@ (8003fa8 <modbus_handle_frame+0x6a0>)
 8003f84:	881b      	ldrh	r3, [r3, #0]
 8003f86:	f8b7 2120 	ldrh.w	r2, [r7, #288]	@ 0x120
 8003f8a:	429a      	cmp	r2, r3
 8003f8c:	d30e      	bcc.n	8003fac <modbus_handle_frame+0x6a4>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8003f8e:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8003f92:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8003f96:	2202      	movs	r2, #2
 8003f98:	4618      	mov	r0, r3
 8003f9a:	f000 fae3 	bl	8004564 <modbus_send_exception>
				return;
 8003f9e:	e273      	b.n	8004488 <modbus_handle_frame+0xb80>
 8003fa0:	20001168 	.word	0x20001168
 8003fa4:	20000dd0 	.word	0x20000dd0
 8003fa8:	20000ed4 	.word	0x20000ed4
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address;
 8003fac:	4bb2      	ldr	r3, [pc, #712]	@ (8004278 <modbus_handle_frame+0x970>)
 8003fae:	781a      	ldrb	r2, [r3, #0]
 8003fb0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003fb4:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003fb8:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 8003fba:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003fbe:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003fc2:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 8003fc6:	705a      	strb	r2, [r3, #1]
			responseData[2] = regCount * 2;
 8003fc8:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 8003fcc:	b2db      	uxtb	r3, r3
 8003fce:	005b      	lsls	r3, r3, #1
 8003fd0:	b2da      	uxtb	r2, r3
 8003fd2:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003fd6:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003fda:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 8003fdc:	2303      	movs	r3, #3
 8003fde:	f8a7 315c 	strh.w	r3, [r7, #348]	@ 0x15c

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 8003fe2:	2300      	movs	r3, #0
 8003fe4:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8003fe8:	e02f      	b.n	800404a <modbus_handle_frame+0x742>
				uint16_t regValue = io_input_reg_read(startAddress);
 8003fea:	f8b7 315e 	ldrh.w	r3, [r7, #350]	@ 0x15e
 8003fee:	4618      	mov	r0, r3
 8003ff0:	f7fe fbfc 	bl	80027ec <io_input_reg_read>
 8003ff4:	4603      	mov	r3, r0
 8003ff6:	f8a7 311e 	strh.w	r3, [r7, #286]	@ 0x11e

				responseData[responseLen++] = (regValue >> 8) & 0xFF; // Extract the higher byte
 8003ffa:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 8003ffe:	0a1b      	lsrs	r3, r3, #8
 8004000:	b299      	uxth	r1, r3
 8004002:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 8004006:	1c5a      	adds	r2, r3, #1
 8004008:	f8a7 215c 	strh.w	r2, [r7, #348]	@ 0x15c
 800400c:	461a      	mov	r2, r3
 800400e:	b2c9      	uxtb	r1, r1
 8004010:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004014:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004018:	5499      	strb	r1, [r3, r2]
				responseData[responseLen++] = (regValue) & 0xFF; // Extract the lower byte
 800401a:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 800401e:	1c5a      	adds	r2, r3, #1
 8004020:	f8a7 215c 	strh.w	r2, [r7, #348]	@ 0x15c
 8004024:	461a      	mov	r2, r3
 8004026:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 800402a:	b2d9      	uxtb	r1, r3
 800402c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004030:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004034:	5499      	strb	r1, [r3, r2]

				startAddress++;
 8004036:	f8b7 315e 	ldrh.w	r3, [r7, #350]	@ 0x15e
 800403a:	3301      	adds	r3, #1
 800403c:	f8a7 315e 	strh.w	r3, [r7, #350]	@ 0x15e
			for (int i = 0; i < regCount; i++) {
 8004040:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8004044:	3301      	adds	r3, #1
 8004046:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 800404a:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 800404e:	f8d7 2158 	ldr.w	r2, [r7, #344]	@ 0x158
 8004052:	429a      	cmp	r2, r3
 8004054:	dbc9      	blt.n	8003fea <modbus_handle_frame+0x6e2>
			}

			modbus_send_response(responseData, responseLen);
 8004056:	f8b7 215c 	ldrh.w	r2, [r7, #348]	@ 0x15c
 800405a:	f107 030c 	add.w	r3, r7, #12
 800405e:	4611      	mov	r1, r2
 8004060:	4618      	mov	r0, r3
 8004062:	f000 fa55 	bl	8004510 <modbus_send_response>
 8004066:	e20f      	b.n	8004488 <modbus_handle_frame+0xb80>
			break;
		}

		case MODBUS_FUNC_WRITE_SINGLE_COIL: {
			uint16_t coilAddress = (frame[2] << 8) | frame[3];
 8004068:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800406c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	3302      	adds	r3, #2
 8004074:	781b      	ldrb	r3, [r3, #0]
 8004076:	b21b      	sxth	r3, r3
 8004078:	021b      	lsls	r3, r3, #8
 800407a:	b21a      	sxth	r2, r3
 800407c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004080:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	3303      	adds	r3, #3
 8004088:	781b      	ldrb	r3, [r3, #0]
 800408a:	b21b      	sxth	r3, r3
 800408c:	4313      	orrs	r3, r2
 800408e:	b21b      	sxth	r3, r3
 8004090:	f8a7 3128 	strh.w	r3, [r7, #296]	@ 0x128
			uint16_t writeValue = (frame[4] << 8) | frame[5];
 8004094:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004098:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	3304      	adds	r3, #4
 80040a0:	781b      	ldrb	r3, [r3, #0]
 80040a2:	b21b      	sxth	r3, r3
 80040a4:	021b      	lsls	r3, r3, #8
 80040a6:	b21a      	sxth	r2, r3
 80040a8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80040ac:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	3305      	adds	r3, #5
 80040b4:	781b      	ldrb	r3, [r3, #0]
 80040b6:	b21b      	sxth	r3, r3
 80040b8:	4313      	orrs	r3, r2
 80040ba:	b21b      	sxth	r3, r3
 80040bc:	f8a7 3126 	strh.w	r3, [r7, #294]	@ 0x126

			if (coilAddress >= io_coil_channel_count) { // io_coil_channel count external from io_coils
 80040c0:	4b6e      	ldr	r3, [pc, #440]	@ (800427c <modbus_handle_frame+0x974>)
 80040c2:	881b      	ldrh	r3, [r3, #0]
 80040c4:	f8b7 2128 	ldrh.w	r2, [r7, #296]	@ 0x128
 80040c8:	429a      	cmp	r2, r3
 80040ca:	d308      	bcc.n	80040de <modbus_handle_frame+0x7d6>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 80040cc:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80040d0:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80040d4:	2202      	movs	r2, #2
 80040d6:	4618      	mov	r0, r3
 80040d8:	f000 fa44 	bl	8004564 <modbus_send_exception>
				return;
 80040dc:	e1d4      	b.n	8004488 <modbus_handle_frame+0xb80>
			}

			GPIO_PinState writeState = (writeValue == 0xFF00) ? GPIO_PIN_SET : GPIO_PIN_RESET; // 0xFF00 = GPIO_PIN_SET, 0x0000 = GPIO_PIN_RESET
 80040de:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 80040e2:	f5b3 4f7f 	cmp.w	r3, #65280	@ 0xff00
 80040e6:	bf0c      	ite	eq
 80040e8:	2301      	moveq	r3, #1
 80040ea:	2300      	movne	r3, #0
 80040ec:	b2db      	uxtb	r3, r3
 80040ee:	f887 3125 	strb.w	r3, [r7, #293]	@ 0x125

			// Write the GPIO state to the corresponding coil channel in io_coils
			io_coil_write(coilAddress, writeState);
 80040f2:	f897 2125 	ldrb.w	r2, [r7, #293]	@ 0x125
 80040f6:	f8b7 3128 	ldrh.w	r3, [r7, #296]	@ 0x128
 80040fa:	4611      	mov	r1, r2
 80040fc:	4618      	mov	r0, r3
 80040fe:	f7fe f9ab 	bl	8002458 <io_coil_write>

			modbus_send_response(frame, 6); // Echo back 6 byes (as per spec) of the original request (to say it was successful)
 8004102:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004106:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800410a:	2106      	movs	r1, #6
 800410c:	6818      	ldr	r0, [r3, #0]
 800410e:	f000 f9ff 	bl	8004510 <modbus_send_response>
			break;
 8004112:	e1b9      	b.n	8004488 <modbus_handle_frame+0xb80>
		}

		case MODBUS_FUNC_WRITE_SINGLE_REGISTER: {
			uint16_t regAddress = (frame[2] << 8) | frame[3];
 8004114:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004118:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	3302      	adds	r3, #2
 8004120:	781b      	ldrb	r3, [r3, #0]
 8004122:	b21b      	sxth	r3, r3
 8004124:	021b      	lsls	r3, r3, #8
 8004126:	b21a      	sxth	r2, r3
 8004128:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800412c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	3303      	adds	r3, #3
 8004134:	781b      	ldrb	r3, [r3, #0]
 8004136:	b21b      	sxth	r3, r3
 8004138:	4313      	orrs	r3, r2
 800413a:	b21b      	sxth	r3, r3
 800413c:	f8a7 312c 	strh.w	r3, [r7, #300]	@ 0x12c
			uint16_t writeValue = (frame[4] << 8) | frame[5];
 8004140:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004144:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	3304      	adds	r3, #4
 800414c:	781b      	ldrb	r3, [r3, #0]
 800414e:	b21b      	sxth	r3, r3
 8004150:	021b      	lsls	r3, r3, #8
 8004152:	b21a      	sxth	r2, r3
 8004154:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004158:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	3305      	adds	r3, #5
 8004160:	781b      	ldrb	r3, [r3, #0]
 8004162:	b21b      	sxth	r3, r3
 8004164:	4313      	orrs	r3, r2
 8004166:	b21b      	sxth	r3, r3
 8004168:	f8a7 312a 	strh.w	r3, [r7, #298]	@ 0x12a

			if (regAddress >= io_holding_reg_channel_count) {
 800416c:	4b44      	ldr	r3, [pc, #272]	@ (8004280 <modbus_handle_frame+0x978>)
 800416e:	881b      	ldrh	r3, [r3, #0]
 8004170:	f8b7 212c 	ldrh.w	r2, [r7, #300]	@ 0x12c
 8004174:	429a      	cmp	r2, r3
 8004176:	d308      	bcc.n	800418a <modbus_handle_frame+0x882>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8004178:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 800417c:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8004180:	2202      	movs	r2, #2
 8004182:	4618      	mov	r0, r3
 8004184:	f000 f9ee 	bl	8004564 <modbus_send_exception>
				return;
 8004188:	e17e      	b.n	8004488 <modbus_handle_frame+0xb80>
			}

			io_holding_reg_write(regAddress, writeValue); // write the value to the register
 800418a:	f8b7 212a 	ldrh.w	r2, [r7, #298]	@ 0x12a
 800418e:	f8b7 312c 	ldrh.w	r3, [r7, #300]	@ 0x12c
 8004192:	4611      	mov	r1, r2
 8004194:	4618      	mov	r0, r3
 8004196:	f7fe fa91 	bl	80026bc <io_holding_reg_write>
			modbus_send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 800419a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800419e:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80041a2:	2106      	movs	r1, #6
 80041a4:	6818      	ldr	r0, [r3, #0]
 80041a6:	f000 f9b3 	bl	8004510 <modbus_send_response>
			break;
 80041aa:	e16d      	b.n	8004488 <modbus_handle_frame+0xb80>
		}

		case MODBUS_FUNC_WRITE_MULTIPLE_COILS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 80041ac:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80041b0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	3302      	adds	r3, #2
 80041b8:	781b      	ldrb	r3, [r3, #0]
 80041ba:	b21b      	sxth	r3, r3
 80041bc:	021b      	lsls	r3, r3, #8
 80041be:	b21a      	sxth	r2, r3
 80041c0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80041c4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	3303      	adds	r3, #3
 80041cc:	781b      	ldrb	r3, [r3, #0]
 80041ce:	b21b      	sxth	r3, r3
 80041d0:	4313      	orrs	r3, r2
 80041d2:	b21b      	sxth	r3, r3
 80041d4:	f8a7 313e 	strh.w	r3, [r7, #318]	@ 0x13e
			uint16_t coilCount = (frame[4] << 8) | frame[5];
 80041d8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80041dc:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	3304      	adds	r3, #4
 80041e4:	781b      	ldrb	r3, [r3, #0]
 80041e6:	b21b      	sxth	r3, r3
 80041e8:	021b      	lsls	r3, r3, #8
 80041ea:	b21a      	sxth	r2, r3
 80041ec:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80041f0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	3305      	adds	r3, #5
 80041f8:	781b      	ldrb	r3, [r3, #0]
 80041fa:	b21b      	sxth	r3, r3
 80041fc:	4313      	orrs	r3, r2
 80041fe:	b21b      	sxth	r3, r3
 8004200:	f8a7 313c 	strh.w	r3, [r7, #316]	@ 0x13c
			uint8_t byteCount = frame[6];
 8004204:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004208:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	799b      	ldrb	r3, [r3, #6]
 8004210:	f887 313b 	strb.w	r3, [r7, #315]	@ 0x13b
			uint16_t expectedBytes = (coilCount + 7) / 8;
 8004214:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 8004218:	3307      	adds	r3, #7
 800421a:	2b00      	cmp	r3, #0
 800421c:	da00      	bge.n	8004220 <modbus_handle_frame+0x918>
 800421e:	3307      	adds	r3, #7
 8004220:	10db      	asrs	r3, r3, #3
 8004222:	f8a7 3138 	strh.w	r3, [r7, #312]	@ 0x138

			if (startAddress + coilCount > io_coil_channel_count) { // io_coil_channel count external from io_coils
 8004226:	f8b7 213e 	ldrh.w	r2, [r7, #318]	@ 0x13e
 800422a:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 800422e:	4413      	add	r3, r2
 8004230:	4a12      	ldr	r2, [pc, #72]	@ (800427c <modbus_handle_frame+0x974>)
 8004232:	8812      	ldrh	r2, [r2, #0]
 8004234:	4293      	cmp	r3, r2
 8004236:	dd08      	ble.n	800424a <modbus_handle_frame+0x942>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8004238:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 800423c:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8004240:	2202      	movs	r2, #2
 8004242:	4618      	mov	r0, r3
 8004244:	f000 f98e 	bl	8004564 <modbus_send_exception>
				return;
 8004248:	e11e      	b.n	8004488 <modbus_handle_frame+0xb80>
			}

			if (expectedBytes != byteCount) { // not enough values provided to write to all the coils
 800424a:	f897 313b 	ldrb.w	r3, [r7, #315]	@ 0x13b
 800424e:	b29b      	uxth	r3, r3
 8004250:	f8b7 2138 	ldrh.w	r2, [r7, #312]	@ 0x138
 8004254:	429a      	cmp	r2, r3
 8004256:	d008      	beq.n	800426a <modbus_handle_frame+0x962>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004258:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 800425c:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8004260:	2203      	movs	r2, #3
 8004262:	4618      	mov	r0, r3
 8004264:	f000 f97e 	bl	8004564 <modbus_send_exception>
				return;
 8004268:	e10e      	b.n	8004488 <modbus_handle_frame+0xb80>
			}

			// Index where coil values start in the frame
			uint16_t frameIndex = 7;
 800426a:	2307      	movs	r3, #7
 800426c:	f8a7 3136 	strh.w	r3, [r7, #310]	@ 0x136

			// Iterate over each coil and set the coil value
			for (uint16_t i = 0; i < coilCount; i++) {
 8004270:	2300      	movs	r3, #0
 8004272:	f8a7 3156 	strh.w	r3, [r7, #342]	@ 0x156
 8004276:	e044      	b.n	8004302 <modbus_handle_frame+0x9fa>
 8004278:	20001168 	.word	0x20001168
 800427c:	20000c28 	.word	0x20000c28
 8004280:	20000dd0 	.word	0x20000dd0
				uint16_t coilAddress = startAddress + i; // start at the startAddress and continue
 8004284:	f8b7 213e 	ldrh.w	r2, [r7, #318]	@ 0x13e
 8004288:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 800428c:	4413      	add	r3, r2
 800428e:	f8a7 3134 	strh.w	r3, [r7, #308]	@ 0x134

				uint16_t byte_index = i / 8;
 8004292:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8004296:	08db      	lsrs	r3, r3, #3
 8004298:	f8a7 3132 	strh.w	r3, [r7, #306]	@ 0x132
				uint16_t bit_index = i % 8;
 800429c:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 80042a0:	f003 0307 	and.w	r3, r3, #7
 80042a4:	f8a7 3130 	strh.w	r3, [r7, #304]	@ 0x130

				uint8_t writeValue = (frame[frameIndex + byte_index] >> bit_index) & 0x01;
 80042a8:	f8b7 2136 	ldrh.w	r2, [r7, #310]	@ 0x136
 80042ac:	f8b7 3132 	ldrh.w	r3, [r7, #306]	@ 0x132
 80042b0:	4413      	add	r3, r2
 80042b2:	461a      	mov	r2, r3
 80042b4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80042b8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	4413      	add	r3, r2
 80042c0:	781b      	ldrb	r3, [r3, #0]
 80042c2:	461a      	mov	r2, r3
 80042c4:	f8b7 3130 	ldrh.w	r3, [r7, #304]	@ 0x130
 80042c8:	fa42 f303 	asr.w	r3, r2, r3
 80042cc:	b2db      	uxtb	r3, r3
 80042ce:	f003 0301 	and.w	r3, r3, #1
 80042d2:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

				GPIO_PinState writeState = (writeValue) ? GPIO_PIN_SET : GPIO_PIN_RESET; // 1 = GPIO_PIN_SET, 0 = GPIO_PIN_RESET
 80042d6:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80042da:	2b00      	cmp	r3, #0
 80042dc:	bf14      	ite	ne
 80042de:	2301      	movne	r3, #1
 80042e0:	2300      	moveq	r3, #0
 80042e2:	b2db      	uxtb	r3, r3
 80042e4:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e

				// Write the GPIO state to the corresponding coil channel in io_coils
				io_coil_write(coilAddress, writeState);
 80042e8:	f897 212e 	ldrb.w	r2, [r7, #302]	@ 0x12e
 80042ec:	f8b7 3134 	ldrh.w	r3, [r7, #308]	@ 0x134
 80042f0:	4611      	mov	r1, r2
 80042f2:	4618      	mov	r0, r3
 80042f4:	f7fe f8b0 	bl	8002458 <io_coil_write>
			for (uint16_t i = 0; i < coilCount; i++) {
 80042f8:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 80042fc:	3301      	adds	r3, #1
 80042fe:	f8a7 3156 	strh.w	r3, [r7, #342]	@ 0x156
 8004302:	f8b7 2156 	ldrh.w	r2, [r7, #342]	@ 0x156
 8004306:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 800430a:	429a      	cmp	r2, r3
 800430c:	d3ba      	bcc.n	8004284 <modbus_handle_frame+0x97c>
			}

			modbus_send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 800430e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004312:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004316:	2106      	movs	r1, #6
 8004318:	6818      	ldr	r0, [r3, #0]
 800431a:	f000 f8f9 	bl	8004510 <modbus_send_response>
			break;
 800431e:	e0b3      	b.n	8004488 <modbus_handle_frame+0xb80>
		}

		case MODBUS_FUNC_WRITE_MULTIPLE_REGISTERS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8004320:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004324:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	3302      	adds	r3, #2
 800432c:	781b      	ldrb	r3, [r3, #0]
 800432e:	b21b      	sxth	r3, r3
 8004330:	021b      	lsls	r3, r3, #8
 8004332:	b21a      	sxth	r2, r3
 8004334:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004338:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	3303      	adds	r3, #3
 8004340:	781b      	ldrb	r3, [r3, #0]
 8004342:	b21b      	sxth	r3, r3
 8004344:	4313      	orrs	r3, r2
 8004346:	b21b      	sxth	r3, r3
 8004348:	f8a7 3148 	strh.w	r3, [r7, #328]	@ 0x148
			uint16_t regCount = (frame[4] << 8) | frame[5];
 800434c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004350:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	3304      	adds	r3, #4
 8004358:	781b      	ldrb	r3, [r3, #0]
 800435a:	b21b      	sxth	r3, r3
 800435c:	021b      	lsls	r3, r3, #8
 800435e:	b21a      	sxth	r2, r3
 8004360:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004364:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	3305      	adds	r3, #5
 800436c:	781b      	ldrb	r3, [r3, #0]
 800436e:	b21b      	sxth	r3, r3
 8004370:	4313      	orrs	r3, r2
 8004372:	b21b      	sxth	r3, r3
 8004374:	f8a7 3146 	strh.w	r3, [r7, #326]	@ 0x146
			uint8_t byteCount = frame[6];
 8004378:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800437c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	799b      	ldrb	r3, [r3, #6]
 8004384:	f887 3145 	strb.w	r3, [r7, #325]	@ 0x145

			if (startAddress + regCount > io_holding_reg_channel_count) {
 8004388:	f8b7 2148 	ldrh.w	r2, [r7, #328]	@ 0x148
 800438c:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 8004390:	4413      	add	r3, r2
 8004392:	4a3f      	ldr	r2, [pc, #252]	@ (8004490 <modbus_handle_frame+0xb88>)
 8004394:	8812      	ldrh	r2, [r2, #0]
 8004396:	4293      	cmp	r3, r2
 8004398:	dd08      	ble.n	80043ac <modbus_handle_frame+0xaa4>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 800439a:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 800439e:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80043a2:	2202      	movs	r2, #2
 80043a4:	4618      	mov	r0, r3
 80043a6:	f000 f8dd 	bl	8004564 <modbus_send_exception>
				return;
 80043aa:	e06d      	b.n	8004488 <modbus_handle_frame+0xb80>
			}

			if (byteCount != regCount * 2) { // not enough values provided to write to all the registers
 80043ac:	f897 2145 	ldrb.w	r2, [r7, #325]	@ 0x145
 80043b0:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 80043b4:	005b      	lsls	r3, r3, #1
 80043b6:	429a      	cmp	r2, r3
 80043b8:	d008      	beq.n	80043cc <modbus_handle_frame+0xac4>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80043ba:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80043be:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80043c2:	2203      	movs	r2, #3
 80043c4:	4618      	mov	r0, r3
 80043c6:	f000 f8cd 	bl	8004564 <modbus_send_exception>
				return;
 80043ca:	e05d      	b.n	8004488 <modbus_handle_frame+0xb80>
			}

			// Index where register values start in the frame
			uint16_t frameIndex = 7;
 80043cc:	2307      	movs	r3, #7
 80043ce:	f8a7 3154 	strh.w	r3, [r7, #340]	@ 0x154

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 80043d2:	2300      	movs	r3, #0
 80043d4:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 80043d8:	e034      	b.n	8004444 <modbus_handle_frame+0xb3c>
				uint16_t regAddress = startAddress + i; // start at the startAddress and continue
 80043da:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 80043de:	b29a      	uxth	r2, r3
 80043e0:	f8b7 3148 	ldrh.w	r3, [r7, #328]	@ 0x148
 80043e4:	4413      	add	r3, r2
 80043e6:	f8a7 3142 	strh.w	r3, [r7, #322]	@ 0x142
				uint16_t writeValue = (frame[frameIndex] << 8) | frame[frameIndex + 1]; // MSB received first, so put MSB last, LSB first now.
 80043ea:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 80043ee:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 80043f2:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80043f6:	6812      	ldr	r2, [r2, #0]
 80043f8:	4413      	add	r3, r2
 80043fa:	781b      	ldrb	r3, [r3, #0]
 80043fc:	b21b      	sxth	r3, r3
 80043fe:	021b      	lsls	r3, r3, #8
 8004400:	b21a      	sxth	r2, r3
 8004402:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 8004406:	3301      	adds	r3, #1
 8004408:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 800440c:	f5a1 71be 	sub.w	r1, r1, #380	@ 0x17c
 8004410:	6809      	ldr	r1, [r1, #0]
 8004412:	440b      	add	r3, r1
 8004414:	781b      	ldrb	r3, [r3, #0]
 8004416:	b21b      	sxth	r3, r3
 8004418:	4313      	orrs	r3, r2
 800441a:	b21b      	sxth	r3, r3
 800441c:	f8a7 3140 	strh.w	r3, [r7, #320]	@ 0x140

				io_holding_reg_write(regAddress, writeValue); // write the value to the register
 8004420:	f8b7 2140 	ldrh.w	r2, [r7, #320]	@ 0x140
 8004424:	f8b7 3142 	ldrh.w	r3, [r7, #322]	@ 0x142
 8004428:	4611      	mov	r1, r2
 800442a:	4618      	mov	r0, r3
 800442c:	f7fe f946 	bl	80026bc <io_holding_reg_write>

				frameIndex += 2; // Move to the next register value in frame (2 bytes per register so +=2)
 8004430:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 8004434:	3302      	adds	r3, #2
 8004436:	f8a7 3154 	strh.w	r3, [r7, #340]	@ 0x154
			for (int i = 0; i < regCount; i++) {
 800443a:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 800443e:	3301      	adds	r3, #1
 8004440:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8004444:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 8004448:	f8d7 2150 	ldr.w	r2, [r7, #336]	@ 0x150
 800444c:	429a      	cmp	r2, r3
 800444e:	dbc4      	blt.n	80043da <modbus_handle_frame+0xad2>
			}

			modbus_send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 8004450:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004454:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004458:	2106      	movs	r1, #6
 800445a:	6818      	ldr	r0, [r3, #0]
 800445c:	f000 f858 	bl	8004510 <modbus_send_response>
			break;
 8004460:	e012      	b.n	8004488 <modbus_handle_frame+0xb80>
		}

		default: {
			// Delegate unkown function codes to the vendor handler, which will send an exception if invalid
			modbus_vendor_handle_frame(frame, len);
 8004462:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004466:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 800446a:	881a      	ldrh	r2, [r3, #0]
 800446c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004470:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004474:	4611      	mov	r1, r2
 8004476:	6818      	ldr	r0, [r3, #0]
 8004478:	f000 f8ac 	bl	80045d4 <modbus_vendor_handle_frame>
			break;
 800447c:	e004      	b.n	8004488 <modbus_handle_frame+0xb80>
	if (len < 6) return;
 800447e:	bf00      	nop
 8004480:	e002      	b.n	8004488 <modbus_handle_frame+0xb80>
	if (address != slave_address) return;
 8004482:	bf00      	nop
 8004484:	e000      	b.n	8004488 <modbus_handle_frame+0xb80>
		return;
 8004486:	bf00      	nop
		}
	}
}
 8004488:	f507 77c0 	add.w	r7, r7, #384	@ 0x180
 800448c:	46bd      	mov	sp, r7
 800448e:	bd80      	pop	{r7, pc}
 8004490:	20000dd0 	.word	0x20000dd0

08004494 <modbus_crc16>:


// Calculate CRC16
// Source: https://stackoverflow.com/questions/19347685/calculating-modbus-rtu-crc-16
uint16_t modbus_crc16(uint8_t* frame, uint16_t len) {
 8004494:	b480      	push	{r7}
 8004496:	b085      	sub	sp, #20
 8004498:	af00      	add	r7, sp, #0
 800449a:	6078      	str	r0, [r7, #4]
 800449c:	460b      	mov	r3, r1
 800449e:	807b      	strh	r3, [r7, #2]
	uint16_t crc = 0xFFFF;
 80044a0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80044a4:	81fb      	strh	r3, [r7, #14]

	for (uint16_t pos = 0; pos < len; pos++) {
 80044a6:	2300      	movs	r3, #0
 80044a8:	81bb      	strh	r3, [r7, #12]
 80044aa:	e026      	b.n	80044fa <modbus_crc16+0x66>
		crc ^= frame[pos]; // XOR byte into LSB of CRC
 80044ac:	89bb      	ldrh	r3, [r7, #12]
 80044ae:	687a      	ldr	r2, [r7, #4]
 80044b0:	4413      	add	r3, r2
 80044b2:	781b      	ldrb	r3, [r3, #0]
 80044b4:	461a      	mov	r2, r3
 80044b6:	89fb      	ldrh	r3, [r7, #14]
 80044b8:	4053      	eors	r3, r2
 80044ba:	81fb      	strh	r3, [r7, #14]

		for (uint8_t b = 0; b < 8; b++) { // Iterate over each bit
 80044bc:	2300      	movs	r3, #0
 80044be:	72fb      	strb	r3, [r7, #11]
 80044c0:	e015      	b.n	80044ee <modbus_crc16+0x5a>
			if ((crc & 0x0001) != 0) { // If LSB is set
 80044c2:	89fb      	ldrh	r3, [r7, #14]
 80044c4:	f003 0301 	and.w	r3, r3, #1
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d00a      	beq.n	80044e2 <modbus_crc16+0x4e>
				crc >>= 1; // Shift right
 80044cc:	89fb      	ldrh	r3, [r7, #14]
 80044ce:	085b      	lsrs	r3, r3, #1
 80044d0:	81fb      	strh	r3, [r7, #14]
				crc ^= 0xA001; // XOR 0xA001
 80044d2:	89fb      	ldrh	r3, [r7, #14]
 80044d4:	f483 43bf 	eor.w	r3, r3, #24448	@ 0x5f80
 80044d8:	f083 037e 	eor.w	r3, r3, #126	@ 0x7e
 80044dc:	43db      	mvns	r3, r3
 80044de:	81fb      	strh	r3, [r7, #14]
 80044e0:	e002      	b.n	80044e8 <modbus_crc16+0x54>
			} else { // Else (LSB is not set)
				crc >>= 1; // Shift right
 80044e2:	89fb      	ldrh	r3, [r7, #14]
 80044e4:	085b      	lsrs	r3, r3, #1
 80044e6:	81fb      	strh	r3, [r7, #14]
		for (uint8_t b = 0; b < 8; b++) { // Iterate over each bit
 80044e8:	7afb      	ldrb	r3, [r7, #11]
 80044ea:	3301      	adds	r3, #1
 80044ec:	72fb      	strb	r3, [r7, #11]
 80044ee:	7afb      	ldrb	r3, [r7, #11]
 80044f0:	2b07      	cmp	r3, #7
 80044f2:	d9e6      	bls.n	80044c2 <modbus_crc16+0x2e>
	for (uint16_t pos = 0; pos < len; pos++) {
 80044f4:	89bb      	ldrh	r3, [r7, #12]
 80044f6:	3301      	adds	r3, #1
 80044f8:	81bb      	strh	r3, [r7, #12]
 80044fa:	89ba      	ldrh	r2, [r7, #12]
 80044fc:	887b      	ldrh	r3, [r7, #2]
 80044fe:	429a      	cmp	r2, r3
 8004500:	d3d4      	bcc.n	80044ac <modbus_crc16+0x18>
			}
		}
	}

	return crc;
 8004502:	89fb      	ldrh	r3, [r7, #14]
}
 8004504:	4618      	mov	r0, r3
 8004506:	3714      	adds	r7, #20
 8004508:	46bd      	mov	sp, r7
 800450a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800450e:	4770      	bx	lr

08004510 <modbus_send_response>:

// Send the response over RS485
void modbus_send_response(uint8_t* frame, uint16_t len) {
 8004510:	b580      	push	{r7, lr}
 8004512:	b084      	sub	sp, #16
 8004514:	af00      	add	r7, sp, #0
 8004516:	6078      	str	r0, [r7, #4]
 8004518:	460b      	mov	r3, r1
 800451a:	807b      	strh	r3, [r7, #2]
	// Add CRC
	uint16_t crc = modbus_crc16(frame, len);
 800451c:	887b      	ldrh	r3, [r7, #2]
 800451e:	4619      	mov	r1, r3
 8004520:	6878      	ldr	r0, [r7, #4]
 8004522:	f7ff ffb7 	bl	8004494 <modbus_crc16>
 8004526:	4603      	mov	r3, r0
 8004528:	81fb      	strh	r3, [r7, #14]
	frame[len++] = crc & 0xFF;         // LSB first
 800452a:	887b      	ldrh	r3, [r7, #2]
 800452c:	1c5a      	adds	r2, r3, #1
 800452e:	807a      	strh	r2, [r7, #2]
 8004530:	461a      	mov	r2, r3
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	4413      	add	r3, r2
 8004536:	89fa      	ldrh	r2, [r7, #14]
 8004538:	b2d2      	uxtb	r2, r2
 800453a:	701a      	strb	r2, [r3, #0]
	frame[len++] = (crc >> 8) & 0xFF;  // MSB second
 800453c:	89fb      	ldrh	r3, [r7, #14]
 800453e:	0a1b      	lsrs	r3, r3, #8
 8004540:	b29a      	uxth	r2, r3
 8004542:	887b      	ldrh	r3, [r7, #2]
 8004544:	1c59      	adds	r1, r3, #1
 8004546:	8079      	strh	r1, [r7, #2]
 8004548:	4619      	mov	r1, r3
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	440b      	add	r3, r1
 800454e:	b2d2      	uxtb	r2, r2
 8004550:	701a      	strb	r2, [r3, #0]
	//static char debug_msg_response[256];
	//snprintf(debug_msg_response, sizeof(debug_msg_response), "DEBUG: Transmit len = %u, first four = 0x%02X 0x%02X 0x%02X 0x%02X\r\n", len, frame[0], frame[1], frame[2], frame[3]);
	//CDC_Transmit_FS((uint8_t*)debug_msg_response, strlen(debug_msg_response));

	// Transmit over RS485
	RS485_Transmit(frame, len);
 8004552:	887b      	ldrh	r3, [r7, #2]
 8004554:	4619      	mov	r1, r3
 8004556:	6878      	ldr	r0, [r7, #4]
 8004558:	f000 fd02 	bl	8004f60 <RS485_Transmit>
}
 800455c:	bf00      	nop
 800455e:	3710      	adds	r7, #16
 8004560:	46bd      	mov	sp, r7
 8004562:	bd80      	pop	{r7, pc}

08004564 <modbus_send_exception>:

// Send the exception over RS485
void modbus_send_exception(uint8_t address, uint8_t function, uint8_t exception) {
 8004564:	b580      	push	{r7, lr}
 8004566:	b084      	sub	sp, #16
 8004568:	af00      	add	r7, sp, #0
 800456a:	4603      	mov	r3, r0
 800456c:	71fb      	strb	r3, [r7, #7]
 800456e:	460b      	mov	r3, r1
 8004570:	71bb      	strb	r3, [r7, #6]
 8004572:	4613      	mov	r3, r2
 8004574:	717b      	strb	r3, [r7, #5]
	// Craft exceptionFrame
	uint8_t exceptionFrame[5];
	exceptionFrame[0] = address;
 8004576:	79fb      	ldrb	r3, [r7, #7]
 8004578:	723b      	strb	r3, [r7, #8]
	exceptionFrame[1] = function | 0x80; // Must OR function with 0x80 to indicate an exception
 800457a:	79bb      	ldrb	r3, [r7, #6]
 800457c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004580:	b2db      	uxtb	r3, r3
 8004582:	727b      	strb	r3, [r7, #9]
	exceptionFrame[2] = exception;
 8004584:	797b      	ldrb	r3, [r7, #5]
 8004586:	72bb      	strb	r3, [r7, #10]

	// Add CRC
	uint16_t crc = modbus_crc16(exceptionFrame, 3);
 8004588:	f107 0308 	add.w	r3, r7, #8
 800458c:	2103      	movs	r1, #3
 800458e:	4618      	mov	r0, r3
 8004590:	f7ff ff80 	bl	8004494 <modbus_crc16>
 8004594:	4603      	mov	r3, r0
 8004596:	81fb      	strh	r3, [r7, #14]
	exceptionFrame[3] = crc & 0xFF;         // LSB first
 8004598:	89fb      	ldrh	r3, [r7, #14]
 800459a:	b2db      	uxtb	r3, r3
 800459c:	72fb      	strb	r3, [r7, #11]
	exceptionFrame[4] = (crc >> 8) & 0xFF;  // MSB second
 800459e:	89fb      	ldrh	r3, [r7, #14]
 80045a0:	0a1b      	lsrs	r3, r3, #8
 80045a2:	b29b      	uxth	r3, r3
 80045a4:	b2db      	uxtb	r3, r3
 80045a6:	733b      	strb	r3, [r7, #12]

	// Transmit over RS485
	RS485_Transmit(exceptionFrame, 5);
 80045a8:	f107 0308 	add.w	r3, r7, #8
 80045ac:	2105      	movs	r1, #5
 80045ae:	4618      	mov	r0, r3
 80045b0:	f000 fcd6 	bl	8004f60 <RS485_Transmit>
}
 80045b4:	bf00      	nop
 80045b6:	3710      	adds	r7, #16
 80045b8:	46bd      	mov	sp, r7
 80045ba:	bd80      	pop	{r7, pc}

080045bc <modbusGetSlaveAddress>:

uint8_t modbusGetSlaveAddress(void) {
 80045bc:	b480      	push	{r7}
 80045be:	af00      	add	r7, sp, #0
	return slave_address;
 80045c0:	4b03      	ldr	r3, [pc, #12]	@ (80045d0 <modbusGetSlaveAddress+0x14>)
 80045c2:	781b      	ldrb	r3, [r3, #0]
}
 80045c4:	4618      	mov	r0, r3
 80045c6:	46bd      	mov	sp, r7
 80045c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045cc:	4770      	bx	lr
 80045ce:	bf00      	nop
 80045d0:	20001168 	.word	0x20001168

080045d4 <modbus_vendor_handle_frame>:
#include "modbus/modbus.h"
#include "automation/automation.h"
#include "io/io_virtual.h"

// Handle a full received modbus frame
void modbus_vendor_handle_frame(uint8_t* frame, uint16_t len) {
 80045d4:	b580      	push	{r7, lr}
 80045d6:	b0ec      	sub	sp, #432	@ 0x1b0
 80045d8:	af02      	add	r7, sp, #8
 80045da:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80045de:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80045e2:	6018      	str	r0, [r3, #0]
 80045e4:	460a      	mov	r2, r1
 80045e6:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80045ea:	f5a3 73d3 	sub.w	r3, r3, #422	@ 0x1a6
 80045ee:	801a      	strh	r2, [r3, #0]
	uint8_t function = frame[1];
 80045f0:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80045f4:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	785b      	ldrb	r3, [r3, #1]
 80045fc:	f887 31a4 	strb.w	r3, [r7, #420]	@ 0x1a4
	uint8_t slave_address = modbusGetSlaveAddress();
 8004600:	f7ff ffdc 	bl	80045bc <modbusGetSlaveAddress>
 8004604:	4603      	mov	r3, r0
 8004606:	f887 31a3 	strb.w	r3, [r7, #419]	@ 0x1a3

	switch (function) {
 800460a:	f897 31a4 	ldrb.w	r3, [r7, #420]	@ 0x1a4
 800460e:	3b65      	subs	r3, #101	@ 0x65
 8004610:	2b10      	cmp	r3, #16
 8004612:	f200 842b 	bhi.w	8004e6c <modbus_vendor_handle_frame+0x898>
 8004616:	a201      	add	r2, pc, #4	@ (adr r2, 800461c <modbus_vendor_handle_frame+0x48>)
 8004618:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800461c:	08004661 	.word	0x08004661
 8004620:	080049dd 	.word	0x080049dd
 8004624:	08004a49 	.word	0x08004a49
 8004628:	08004c95 	.word	0x08004c95
 800462c:	08004e6d 	.word	0x08004e6d
 8004630:	08004e6d 	.word	0x08004e6d
 8004634:	08004e6d 	.word	0x08004e6d
 8004638:	08004e6d 	.word	0x08004e6d
 800463c:	08004e6d 	.word	0x08004e6d
 8004640:	08004e6d 	.word	0x08004e6d
 8004644:	08004e6d 	.word	0x08004e6d
 8004648:	08004e6d 	.word	0x08004e6d
 800464c:	08004e6d 	.word	0x08004e6d
 8004650:	08004e6d 	.word	0x08004e6d
 8004654:	08004e6d 	.word	0x08004e6d
 8004658:	08004e6d 	.word	0x08004e6d
 800465c:	08004d4f 	.word	0x08004d4f
		case MODBUS_VENDOR_FUNC_ADD_RULE: {

			// Check if the frame length is correct: 18 + 4 (slave id (1), function (1), crc (2))
			if (len != 22) {
 8004660:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8004664:	f5a3 73d3 	sub.w	r3, r3, #422	@ 0x1a6
 8004668:	881b      	ldrh	r3, [r3, #0]
 800466a:	2b16      	cmp	r3, #22
 800466c:	d008      	beq.n	8004680 <modbus_vendor_handle_frame+0xac>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800466e:	f897 11a4 	ldrb.w	r1, [r7, #420]	@ 0x1a4
 8004672:	f897 31a3 	ldrb.w	r3, [r7, #419]	@ 0x1a3
 8004676:	2203      	movs	r2, #3
 8004678:	4618      	mov	r0, r3
 800467a:	f7ff ff73 	bl	8004564 <modbus_send_exception>
				return;
 800467e:	e3fe      	b.n	8004e7e <modbus_vendor_handle_frame+0x8aa>
			}

			// Extract fields from the 18-byte payload
			uint8_t input_type1Raw = frame[2];
 8004680:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8004684:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	789b      	ldrb	r3, [r3, #2]
 800468c:	f887 3179 	strb.w	r3, [r7, #377]	@ 0x179
			uint16_t input_reg1 = (frame[3] << 8) | frame[4];
 8004690:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8004694:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	3303      	adds	r3, #3
 800469c:	781b      	ldrb	r3, [r3, #0]
 800469e:	b21b      	sxth	r3, r3
 80046a0:	021b      	lsls	r3, r3, #8
 80046a2:	b21a      	sxth	r2, r3
 80046a4:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80046a8:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	3304      	adds	r3, #4
 80046b0:	781b      	ldrb	r3, [r3, #0]
 80046b2:	b21b      	sxth	r3, r3
 80046b4:	4313      	orrs	r3, r2
 80046b6:	b21b      	sxth	r3, r3
 80046b8:	f8a7 3176 	strh.w	r3, [r7, #374]	@ 0x176
			uint8_t op1Raw = frame[5];
 80046bc:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80046c0:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	795b      	ldrb	r3, [r3, #5]
 80046c8:	f887 3175 	strb.w	r3, [r7, #373]	@ 0x175
			uint16_t compare_value1 = (frame[6] << 8) | frame[7];
 80046cc:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80046d0:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	3306      	adds	r3, #6
 80046d8:	781b      	ldrb	r3, [r3, #0]
 80046da:	b21b      	sxth	r3, r3
 80046dc:	021b      	lsls	r3, r3, #8
 80046de:	b21a      	sxth	r2, r3
 80046e0:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80046e4:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	3307      	adds	r3, #7
 80046ec:	781b      	ldrb	r3, [r3, #0]
 80046ee:	b21b      	sxth	r3, r3
 80046f0:	4313      	orrs	r3, r2
 80046f2:	b21b      	sxth	r3, r3
 80046f4:	f8a7 3172 	strh.w	r3, [r7, #370]	@ 0x172
			uint8_t input_type2Raw = frame[8];
 80046f8:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80046fc:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	7a1b      	ldrb	r3, [r3, #8]
 8004704:	f887 3171 	strb.w	r3, [r7, #369]	@ 0x171
			uint16_t input_reg2 = (frame[9] << 8) | frame[10];
 8004708:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 800470c:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	3309      	adds	r3, #9
 8004714:	781b      	ldrb	r3, [r3, #0]
 8004716:	b21b      	sxth	r3, r3
 8004718:	021b      	lsls	r3, r3, #8
 800471a:	b21a      	sxth	r2, r3
 800471c:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8004720:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	330a      	adds	r3, #10
 8004728:	781b      	ldrb	r3, [r3, #0]
 800472a:	b21b      	sxth	r3, r3
 800472c:	4313      	orrs	r3, r2
 800472e:	b21b      	sxth	r3, r3
 8004730:	f8a7 316e 	strh.w	r3, [r7, #366]	@ 0x16e
			uint8_t op2Raw = frame[11];
 8004734:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8004738:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	7adb      	ldrb	r3, [r3, #11]
 8004740:	f887 316d 	strb.w	r3, [r7, #365]	@ 0x16d
			uint16_t compare_value2 = (frame[12] << 8) | frame[13];
 8004744:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8004748:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	330c      	adds	r3, #12
 8004750:	781b      	ldrb	r3, [r3, #0]
 8004752:	b21b      	sxth	r3, r3
 8004754:	021b      	lsls	r3, r3, #8
 8004756:	b21a      	sxth	r2, r3
 8004758:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 800475c:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	330d      	adds	r3, #13
 8004764:	781b      	ldrb	r3, [r3, #0]
 8004766:	b21b      	sxth	r3, r3
 8004768:	4313      	orrs	r3, r2
 800476a:	b21b      	sxth	r3, r3
 800476c:	f8a7 316a 	strh.w	r3, [r7, #362]	@ 0x16a
			uint8_t joinRaw = frame[14];
 8004770:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8004774:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	7b9b      	ldrb	r3, [r3, #14]
 800477c:	f887 3169 	strb.w	r3, [r7, #361]	@ 0x169
			uint8_t output_typeRaw = frame[15];
 8004780:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8004784:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	7bdb      	ldrb	r3, [r3, #15]
 800478c:	f887 3168 	strb.w	r3, [r7, #360]	@ 0x168
			uint16_t output_reg = (frame[16] << 8) | frame[17];
 8004790:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8004794:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	3310      	adds	r3, #16
 800479c:	781b      	ldrb	r3, [r3, #0]
 800479e:	b21b      	sxth	r3, r3
 80047a0:	021b      	lsls	r3, r3, #8
 80047a2:	b21a      	sxth	r2, r3
 80047a4:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80047a8:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	3311      	adds	r3, #17
 80047b0:	781b      	ldrb	r3, [r3, #0]
 80047b2:	b21b      	sxth	r3, r3
 80047b4:	4313      	orrs	r3, r2
 80047b6:	b21b      	sxth	r3, r3
 80047b8:	f8a7 3166 	strh.w	r3, [r7, #358]	@ 0x166
			uint16_t output_value = (frame[18] << 8) | frame[19];
 80047bc:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80047c0:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	3312      	adds	r3, #18
 80047c8:	781b      	ldrb	r3, [r3, #0]
 80047ca:	b21b      	sxth	r3, r3
 80047cc:	021b      	lsls	r3, r3, #8
 80047ce:	b21a      	sxth	r2, r3
 80047d0:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80047d4:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	3313      	adds	r3, #19
 80047dc:	781b      	ldrb	r3, [r3, #0]
 80047de:	b21b      	sxth	r3, r3
 80047e0:	4313      	orrs	r3, r2
 80047e2:	b21b      	sxth	r3, r3
 80047e4:	f8a7 3164 	strh.w	r3, [r7, #356]	@ 0x164

			// Validate fields
			// Ensure types are valid
			if (input_type1Raw == 0 || input_type1Raw > AUTOMATION_TYPE_COUNT || output_typeRaw == 0 || output_typeRaw > AUTOMATION_TYPE_COUNT) {
 80047e8:	f897 3179 	ldrb.w	r3, [r7, #377]	@ 0x179
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d00b      	beq.n	8004808 <modbus_vendor_handle_frame+0x234>
 80047f0:	f897 3179 	ldrb.w	r3, [r7, #377]	@ 0x179
 80047f4:	2b04      	cmp	r3, #4
 80047f6:	d807      	bhi.n	8004808 <modbus_vendor_handle_frame+0x234>
 80047f8:	f897 3168 	ldrb.w	r3, [r7, #360]	@ 0x168
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d003      	beq.n	8004808 <modbus_vendor_handle_frame+0x234>
 8004800:	f897 3168 	ldrb.w	r3, [r7, #360]	@ 0x168
 8004804:	2b04      	cmp	r3, #4
 8004806:	d908      	bls.n	800481a <modbus_vendor_handle_frame+0x246>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004808:	f897 11a4 	ldrb.w	r1, [r7, #420]	@ 0x1a4
 800480c:	f897 31a3 	ldrb.w	r3, [r7, #419]	@ 0x1a3
 8004810:	2203      	movs	r2, #3
 8004812:	4618      	mov	r0, r3
 8004814:	f7ff fea6 	bl	8004564 <modbus_send_exception>
				return;
 8004818:	e331      	b.n	8004e7e <modbus_vendor_handle_frame+0x8aa>
			}
			if ((joinRaw != 1) && (input_type2Raw == 0 || input_type2Raw > AUTOMATION_TYPE_COUNT)) {
 800481a:	f897 3169 	ldrb.w	r3, [r7, #361]	@ 0x169
 800481e:	2b01      	cmp	r3, #1
 8004820:	d010      	beq.n	8004844 <modbus_vendor_handle_frame+0x270>
 8004822:	f897 3171 	ldrb.w	r3, [r7, #369]	@ 0x171
 8004826:	2b00      	cmp	r3, #0
 8004828:	d003      	beq.n	8004832 <modbus_vendor_handle_frame+0x25e>
 800482a:	f897 3171 	ldrb.w	r3, [r7, #369]	@ 0x171
 800482e:	2b04      	cmp	r3, #4
 8004830:	d908      	bls.n	8004844 <modbus_vendor_handle_frame+0x270>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004832:	f897 11a4 	ldrb.w	r1, [r7, #420]	@ 0x1a4
 8004836:	f897 31a3 	ldrb.w	r3, [r7, #419]	@ 0x1a3
 800483a:	2203      	movs	r2, #3
 800483c:	4618      	mov	r0, r3
 800483e:	f7ff fe91 	bl	8004564 <modbus_send_exception>
				return;
 8004842:	e31c      	b.n	8004e7e <modbus_vendor_handle_frame+0x8aa>
			}

			// Ensure operations are valid
			if (op1Raw == 0 || op1Raw > AUTOMATION_OPERATION_COUNT) {
 8004844:	f897 3175 	ldrb.w	r3, [r7, #373]	@ 0x175
 8004848:	2b00      	cmp	r3, #0
 800484a:	d003      	beq.n	8004854 <modbus_vendor_handle_frame+0x280>
 800484c:	f897 3175 	ldrb.w	r3, [r7, #373]	@ 0x175
 8004850:	2b06      	cmp	r3, #6
 8004852:	d908      	bls.n	8004866 <modbus_vendor_handle_frame+0x292>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004854:	f897 11a4 	ldrb.w	r1, [r7, #420]	@ 0x1a4
 8004858:	f897 31a3 	ldrb.w	r3, [r7, #419]	@ 0x1a3
 800485c:	2203      	movs	r2, #3
 800485e:	4618      	mov	r0, r3
 8004860:	f7ff fe80 	bl	8004564 <modbus_send_exception>
				return;
 8004864:	e30b      	b.n	8004e7e <modbus_vendor_handle_frame+0x8aa>
			}
			if ((joinRaw != 1) && (op2Raw == 0 || op2Raw > AUTOMATION_OPERATION_COUNT)) {
 8004866:	f897 3169 	ldrb.w	r3, [r7, #361]	@ 0x169
 800486a:	2b01      	cmp	r3, #1
 800486c:	d010      	beq.n	8004890 <modbus_vendor_handle_frame+0x2bc>
 800486e:	f897 316d 	ldrb.w	r3, [r7, #365]	@ 0x16d
 8004872:	2b00      	cmp	r3, #0
 8004874:	d003      	beq.n	800487e <modbus_vendor_handle_frame+0x2aa>
 8004876:	f897 316d 	ldrb.w	r3, [r7, #365]	@ 0x16d
 800487a:	2b06      	cmp	r3, #6
 800487c:	d908      	bls.n	8004890 <modbus_vendor_handle_frame+0x2bc>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800487e:	f897 11a4 	ldrb.w	r1, [r7, #420]	@ 0x1a4
 8004882:	f897 31a3 	ldrb.w	r3, [r7, #419]	@ 0x1a3
 8004886:	2203      	movs	r2, #3
 8004888:	4618      	mov	r0, r3
 800488a:	f7ff fe6b 	bl	8004564 <modbus_send_exception>
				return;
 800488e:	e2f6      	b.n	8004e7e <modbus_vendor_handle_frame+0x8aa>
			}

			// Ensure join is valid
			if (joinRaw < 1 || joinRaw > AUTOMATION_JOIN_COUNT) {
 8004890:	f897 3169 	ldrb.w	r3, [r7, #361]	@ 0x169
 8004894:	2b00      	cmp	r3, #0
 8004896:	d003      	beq.n	80048a0 <modbus_vendor_handle_frame+0x2cc>
 8004898:	f897 3169 	ldrb.w	r3, [r7, #361]	@ 0x169
 800489c:	2b03      	cmp	r3, #3
 800489e:	d908      	bls.n	80048b2 <modbus_vendor_handle_frame+0x2de>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80048a0:	f897 11a4 	ldrb.w	r1, [r7, #420]	@ 0x1a4
 80048a4:	f897 31a3 	ldrb.w	r3, [r7, #419]	@ 0x1a3
 80048a8:	2203      	movs	r2, #3
 80048aa:	4618      	mov	r0, r3
 80048ac:	f7ff fe5a 	bl	8004564 <modbus_send_exception>
				return;
 80048b0:	e2e5      	b.n	8004e7e <modbus_vendor_handle_frame+0x8aa>
			}


			// Construct the rule (note enums start at 0, but over modbus i start a 1 so that null errors are easier to catch (i.e., they are 0 only if an error has occured))
			RegisterType input_type1 = input_type1Raw - 1;
 80048b2:	f897 3179 	ldrb.w	r3, [r7, #377]	@ 0x179
 80048b6:	3b01      	subs	r3, #1
 80048b8:	f887 3163 	strb.w	r3, [r7, #355]	@ 0x163
			RegisterType output_type = output_typeRaw - 1;
 80048bc:	f897 3168 	ldrb.w	r3, [r7, #360]	@ 0x168
 80048c0:	3b01      	subs	r3, #1
 80048c2:	f887 3162 	strb.w	r3, [r7, #354]	@ 0x162
			ComparisonOp op1 = op1Raw - 1;
 80048c6:	f897 3175 	ldrb.w	r3, [r7, #373]	@ 0x175
 80048ca:	3b01      	subs	r3, #1
 80048cc:	f887 3161 	strb.w	r3, [r7, #353]	@ 0x161
			LogicJoin join = joinRaw - 1;
 80048d0:	f897 3169 	ldrb.w	r3, [r7, #361]	@ 0x169
 80048d4:	3b01      	subs	r3, #1
 80048d6:	f887 3160 	strb.w	r3, [r7, #352]	@ 0x160

			RegisterType input_type2 = 0;
 80048da:	2300      	movs	r3, #0
 80048dc:	f887 31a7 	strb.w	r3, [r7, #423]	@ 0x1a7
			ComparisonOp op2 = 0;
 80048e0:	2300      	movs	r3, #0
 80048e2:	f887 31a6 	strb.w	r3, [r7, #422]	@ 0x1a6
			if (joinRaw != 1) {
 80048e6:	f897 3169 	ldrb.w	r3, [r7, #361]	@ 0x169
 80048ea:	2b01      	cmp	r3, #1
 80048ec:	d009      	beq.n	8004902 <modbus_vendor_handle_frame+0x32e>
				input_type2 = input_type2Raw - 1;
 80048ee:	f897 3171 	ldrb.w	r3, [r7, #369]	@ 0x171
 80048f2:	3b01      	subs	r3, #1
 80048f4:	f887 31a7 	strb.w	r3, [r7, #423]	@ 0x1a7
				op2 = op2Raw - 1;
 80048f8:	f897 316d 	ldrb.w	r3, [r7, #365]	@ 0x16d
 80048fc:	3b01      	subs	r3, #1
 80048fe:	f887 31a6 	strb.w	r3, [r7, #422]	@ 0x1a6
			}


			LogicRule newRule = {
 8004902:	f897 3163 	ldrb.w	r3, [r7, #355]	@ 0x163
 8004906:	f887 3144 	strb.w	r3, [r7, #324]	@ 0x144
 800490a:	f8b7 3176 	ldrh.w	r3, [r7, #374]	@ 0x176
 800490e:	f8a7 3146 	strh.w	r3, [r7, #326]	@ 0x146
 8004912:	f897 3161 	ldrb.w	r3, [r7, #353]	@ 0x161
 8004916:	f887 3148 	strb.w	r3, [r7, #328]	@ 0x148
 800491a:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 800491e:	f8a7 314a 	strh.w	r3, [r7, #330]	@ 0x14a
 8004922:	f897 31a7 	ldrb.w	r3, [r7, #423]	@ 0x1a7
 8004926:	f887 314c 	strb.w	r3, [r7, #332]	@ 0x14c
 800492a:	f8b7 316e 	ldrh.w	r3, [r7, #366]	@ 0x16e
 800492e:	f8a7 314e 	strh.w	r3, [r7, #334]	@ 0x14e
 8004932:	f897 31a6 	ldrb.w	r3, [r7, #422]	@ 0x1a6
 8004936:	f887 3150 	strb.w	r3, [r7, #336]	@ 0x150
 800493a:	f8b7 316a 	ldrh.w	r3, [r7, #362]	@ 0x16a
 800493e:	f8a7 3152 	strh.w	r3, [r7, #338]	@ 0x152
 8004942:	f897 3160 	ldrb.w	r3, [r7, #352]	@ 0x160
 8004946:	f887 3154 	strb.w	r3, [r7, #340]	@ 0x154
 800494a:	f897 3162 	ldrb.w	r3, [r7, #354]	@ 0x162
 800494e:	f887 3155 	strb.w	r3, [r7, #341]	@ 0x155
 8004952:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 8004956:	f8a7 3156 	strh.w	r3, [r7, #342]	@ 0x156
 800495a:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 800495e:	f8a7 3158 	strh.w	r3, [r7, #344]	@ 0x158
				.output_reg = output_reg,
				.output_value = output_value
			};


			uint8_t statusByte = 0x01; // Successful
 8004962:	2301      	movs	r3, #1
 8004964:	f887 31a5 	strb.w	r3, [r7, #421]	@ 0x1a5

			bool status = automation_add_rule(newRule);
 8004968:	466b      	mov	r3, sp
 800496a:	f507 72aa 	add.w	r2, r7, #340	@ 0x154
 800496e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004972:	6018      	str	r0, [r3, #0]
 8004974:	3304      	adds	r3, #4
 8004976:	8019      	strh	r1, [r3, #0]
 8004978:	f507 73a2 	add.w	r3, r7, #324	@ 0x144
 800497c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800497e:	f7fc fc0f 	bl	80011a0 <automation_add_rule>
 8004982:	4603      	mov	r3, r0
 8004984:	f887 315f 	strb.w	r3, [r7, #351]	@ 0x15f
			if (status == false) {
 8004988:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 800498c:	f083 0301 	eor.w	r3, r3, #1
 8004990:	b2db      	uxtb	r3, r3
 8004992:	2b00      	cmp	r3, #0
 8004994:	d002      	beq.n	800499c <modbus_vendor_handle_frame+0x3c8>
				statusByte = 0x00; // Unsuccessful -> no more rules allowable.
 8004996:	2300      	movs	r3, #0
 8004998:	f887 31a5 	strb.w	r3, [r7, #421]	@ 0x1a5
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 800499c:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80049a0:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 80049a4:	f897 21a3 	ldrb.w	r2, [r7, #419]	@ 0x1a3
 80049a8:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_ADD_RULE;
 80049aa:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80049ae:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 80049b2:	2265      	movs	r2, #101	@ 0x65
 80049b4:	705a      	strb	r2, [r3, #1]
			responseData[2] = statusByte; // 1 byte to indicate success/failure
 80049b6:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80049ba:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 80049be:	f897 21a5 	ldrb.w	r2, [r7, #421]	@ 0x1a5
 80049c2:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 80049c4:	2303      	movs	r3, #3
 80049c6:	f8a7 315c 	strh.w	r3, [r7, #348]	@ 0x15c

			modbus_send_response(responseData, responseLen);
 80049ca:	f8b7 215c 	ldrh.w	r2, [r7, #348]	@ 0x15c
 80049ce:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80049d2:	4611      	mov	r1, r2
 80049d4:	4618      	mov	r0, r3
 80049d6:	f7ff fd9b 	bl	8004510 <modbus_send_response>
 80049da:	e250      	b.n	8004e7e <modbus_vendor_handle_frame+0x8aa>
		}
		case MODBUS_VENDOR_FUNC_GET_RULE_COUNT: {
			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			uint16_t ruleCount = automation_get_rule_count();
 80049dc:	f7fc fc20 	bl	8001220 <automation_get_rule_count>
 80049e0:	4603      	mov	r3, r0
 80049e2:	f8a7 317c 	strh.w	r3, [r7, #380]	@ 0x17c

			responseData[0] = slave_address; // the address of us
 80049e6:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80049ea:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 80049ee:	f897 21a3 	ldrb.w	r2, [r7, #419]	@ 0x1a3
 80049f2:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_ADD_RULE;
 80049f4:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80049f8:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 80049fc:	2265      	movs	r2, #101	@ 0x65
 80049fe:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x02; // byte count, 2 bytes follow (16 bits -> uint16_t)
 8004a00:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8004a04:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8004a08:	2202      	movs	r2, #2
 8004a0a:	709a      	strb	r2, [r3, #2]
			responseData[3] = ruleCount >> 8; // high byte
 8004a0c:	f8b7 317c 	ldrh.w	r3, [r7, #380]	@ 0x17c
 8004a10:	0a1b      	lsrs	r3, r3, #8
 8004a12:	b29b      	uxth	r3, r3
 8004a14:	b2da      	uxtb	r2, r3
 8004a16:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8004a1a:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8004a1e:	70da      	strb	r2, [r3, #3]
			responseData[4] = ruleCount & 0x00FF; // low byte
 8004a20:	f8b7 317c 	ldrh.w	r3, [r7, #380]	@ 0x17c
 8004a24:	b2da      	uxtb	r2, r3
 8004a26:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8004a2a:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8004a2e:	711a      	strb	r2, [r3, #4]

			uint16_t responseLen = 5;
 8004a30:	2305      	movs	r3, #5
 8004a32:	f8a7 317a 	strh.w	r3, [r7, #378]	@ 0x17a
			modbus_send_response(responseData, responseLen);
 8004a36:	f8b7 217a 	ldrh.w	r2, [r7, #378]	@ 0x17a
 8004a3a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004a3e:	4611      	mov	r1, r2
 8004a40:	4618      	mov	r0, r3
 8004a42:	f7ff fd65 	bl	8004510 <modbus_send_response>
			break;
 8004a46:	e21a      	b.n	8004e7e <modbus_vendor_handle_frame+0x8aa>
		}
		case MODBUS_VENDOR_FUNC_GET_RULE: {
			// Check request length (Slave Address, Function Code, Index High, Index Low, CRC Low, CRC High)
			if (len != 6) {
 8004a48:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8004a4c:	f5a3 73d3 	sub.w	r3, r3, #422	@ 0x1a6
 8004a50:	881b      	ldrh	r3, [r3, #0]
 8004a52:	2b06      	cmp	r3, #6
 8004a54:	d008      	beq.n	8004a68 <modbus_vendor_handle_frame+0x494>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004a56:	f897 11a4 	ldrb.w	r1, [r7, #420]	@ 0x1a4
 8004a5a:	f897 31a3 	ldrb.w	r3, [r7, #419]	@ 0x1a3
 8004a5e:	2203      	movs	r2, #3
 8004a60:	4618      	mov	r0, r3
 8004a62:	f7ff fd7f 	bl	8004564 <modbus_send_exception>
				return;
 8004a66:	e20a      	b.n	8004e7e <modbus_vendor_handle_frame+0x8aa>
			}

			uint16_t ruleIndex = (frame[2] << 8) | frame[3];
 8004a68:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8004a6c:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	3302      	adds	r3, #2
 8004a74:	781b      	ldrb	r3, [r3, #0]
 8004a76:	b21b      	sxth	r3, r3
 8004a78:	021b      	lsls	r3, r3, #8
 8004a7a:	b21a      	sxth	r2, r3
 8004a7c:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8004a80:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	3303      	adds	r3, #3
 8004a88:	781b      	ldrb	r3, [r3, #0]
 8004a8a:	b21b      	sxth	r3, r3
 8004a8c:	4313      	orrs	r3, r2
 8004a8e:	b21b      	sxth	r3, r3
 8004a90:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196

			LogicRule rule;

			bool status = automation_get_rule(ruleIndex, &rule);
 8004a94:	f507 7296 	add.w	r2, r7, #300	@ 0x12c
 8004a98:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8004a9c:	4611      	mov	r1, r2
 8004a9e:	4618      	mov	r0, r3
 8004aa0:	f7fc fbca 	bl	8001238 <automation_get_rule>
 8004aa4:	4603      	mov	r3, r0
 8004aa6:	f887 3195 	strb.w	r3, [r7, #405]	@ 0x195
			if (status == false) {
 8004aaa:	f897 3195 	ldrb.w	r3, [r7, #405]	@ 0x195
 8004aae:	f083 0301 	eor.w	r3, r3, #1
 8004ab2:	b2db      	uxtb	r3, r3
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d008      	beq.n	8004aca <modbus_vendor_handle_frame+0x4f6>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004ab8:	f897 11a4 	ldrb.w	r1, [r7, #420]	@ 0x1a4
 8004abc:	f897 31a3 	ldrb.w	r3, [r7, #419]	@ 0x1a3
 8004ac0:	2203      	movs	r2, #3
 8004ac2:	4618      	mov	r0, r3
 8004ac4:	f7ff fd4e 	bl	8004564 <modbus_send_exception>
				return;
 8004ac8:	e1d9      	b.n	8004e7e <modbus_vendor_handle_frame+0x8aa>
			}

			// Extract fields from the rule struct
			// Enumerations have + 1 as to make first index 1 (easier to detect 0 errors).
			uint8_t input_type1Raw = (uint8_t)rule.input_type1 + 1;
 8004aca:	f897 312c 	ldrb.w	r3, [r7, #300]	@ 0x12c
 8004ace:	3301      	adds	r3, #1
 8004ad0:	f887 3194 	strb.w	r3, [r7, #404]	@ 0x194
			uint16_t input_reg1 = (uint16_t)rule.input_reg1;
 8004ad4:	f8b7 312e 	ldrh.w	r3, [r7, #302]	@ 0x12e
 8004ad8:	f8a7 3192 	strh.w	r3, [r7, #402]	@ 0x192
			uint8_t op1Raw = (uint8_t)rule.op1 + 1;
 8004adc:	f897 3130 	ldrb.w	r3, [r7, #304]	@ 0x130
 8004ae0:	3301      	adds	r3, #1
 8004ae2:	f887 3191 	strb.w	r3, [r7, #401]	@ 0x191
			uint16_t compare_value1 = (uint16_t)rule.compare_value1;
 8004ae6:	f8b7 3132 	ldrh.w	r3, [r7, #306]	@ 0x132
 8004aea:	f8a7 318e 	strh.w	r3, [r7, #398]	@ 0x18e
			uint8_t input_type2Raw = (uint8_t)rule.input_type2 + 1;
 8004aee:	f897 3134 	ldrb.w	r3, [r7, #308]	@ 0x134
 8004af2:	3301      	adds	r3, #1
 8004af4:	f887 318d 	strb.w	r3, [r7, #397]	@ 0x18d
			uint16_t input_reg2 = (uint16_t)rule.input_reg2;
 8004af8:	f8b7 3136 	ldrh.w	r3, [r7, #310]	@ 0x136
 8004afc:	f8a7 318a 	strh.w	r3, [r7, #394]	@ 0x18a
			uint8_t op2Raw = (uint8_t)rule.op2 + 1;
 8004b00:	f897 3138 	ldrb.w	r3, [r7, #312]	@ 0x138
 8004b04:	3301      	adds	r3, #1
 8004b06:	f887 3189 	strb.w	r3, [r7, #393]	@ 0x189
			uint16_t compare_value2 = (uint16_t)rule.compare_value2;
 8004b0a:	f8b7 313a 	ldrh.w	r3, [r7, #314]	@ 0x13a
 8004b0e:	f8a7 3186 	strh.w	r3, [r7, #390]	@ 0x186
			uint8_t joinRaw = (uint8_t)rule.join + 1;
 8004b12:	f897 313c 	ldrb.w	r3, [r7, #316]	@ 0x13c
 8004b16:	3301      	adds	r3, #1
 8004b18:	f887 3185 	strb.w	r3, [r7, #389]	@ 0x185
			uint8_t output_typeRaw = (uint8_t)rule.output_type + 1;
 8004b1c:	f897 313d 	ldrb.w	r3, [r7, #317]	@ 0x13d
 8004b20:	3301      	adds	r3, #1
 8004b22:	f887 3184 	strb.w	r3, [r7, #388]	@ 0x184
			uint16_t output_reg = (uint16_t)rule.output_reg;
 8004b26:	f8b7 313e 	ldrh.w	r3, [r7, #318]	@ 0x13e
 8004b2a:	f8a7 3182 	strh.w	r3, [r7, #386]	@ 0x182
			uint16_t output_value = (uint16_t)rule.output_value;
 8004b2e:	f8b7 3140 	ldrh.w	r3, [r7, #320]	@ 0x140
 8004b32:	f8a7 3180 	strh.w	r3, [r7, #384]	@ 0x180

			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			// Create the response frame
			responseData[0] = slave_address; // the address of us
 8004b36:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8004b3a:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8004b3e:	f897 21a3 	ldrb.w	r2, [r7, #419]	@ 0x1a3
 8004b42:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_GET_RULE;
 8004b44:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8004b48:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8004b4c:	2267      	movs	r2, #103	@ 0x67
 8004b4e:	705a      	strb	r2, [r3, #1]

			responseData[2] = input_type1Raw;
 8004b50:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8004b54:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8004b58:	f897 2194 	ldrb.w	r2, [r7, #404]	@ 0x194
 8004b5c:	709a      	strb	r2, [r3, #2]
			responseData[3] = input_reg1 >> 8; // high bit
 8004b5e:	f8b7 3192 	ldrh.w	r3, [r7, #402]	@ 0x192
 8004b62:	0a1b      	lsrs	r3, r3, #8
 8004b64:	b29b      	uxth	r3, r3
 8004b66:	b2da      	uxtb	r2, r3
 8004b68:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8004b6c:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8004b70:	70da      	strb	r2, [r3, #3]
			responseData[4] = input_reg1 & 0xFF; // low bit
 8004b72:	f8b7 3192 	ldrh.w	r3, [r7, #402]	@ 0x192
 8004b76:	b2da      	uxtb	r2, r3
 8004b78:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8004b7c:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8004b80:	711a      	strb	r2, [r3, #4]
			responseData[5] = op1Raw;
 8004b82:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8004b86:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8004b8a:	f897 2191 	ldrb.w	r2, [r7, #401]	@ 0x191
 8004b8e:	715a      	strb	r2, [r3, #5]
			responseData[6] = compare_value1 >> 8;
 8004b90:	f8b7 318e 	ldrh.w	r3, [r7, #398]	@ 0x18e
 8004b94:	0a1b      	lsrs	r3, r3, #8
 8004b96:	b29b      	uxth	r3, r3
 8004b98:	b2da      	uxtb	r2, r3
 8004b9a:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8004b9e:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8004ba2:	719a      	strb	r2, [r3, #6]
			responseData[7] = compare_value1 & 0xFF;
 8004ba4:	f8b7 318e 	ldrh.w	r3, [r7, #398]	@ 0x18e
 8004ba8:	b2da      	uxtb	r2, r3
 8004baa:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8004bae:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8004bb2:	71da      	strb	r2, [r3, #7]
			responseData[8] = input_type2Raw;
 8004bb4:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8004bb8:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8004bbc:	f897 218d 	ldrb.w	r2, [r7, #397]	@ 0x18d
 8004bc0:	721a      	strb	r2, [r3, #8]
			responseData[9] = input_reg2 >> 8;
 8004bc2:	f8b7 318a 	ldrh.w	r3, [r7, #394]	@ 0x18a
 8004bc6:	0a1b      	lsrs	r3, r3, #8
 8004bc8:	b29b      	uxth	r3, r3
 8004bca:	b2da      	uxtb	r2, r3
 8004bcc:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8004bd0:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8004bd4:	725a      	strb	r2, [r3, #9]
			responseData[10] = input_reg2 & 0xFF;
 8004bd6:	f8b7 318a 	ldrh.w	r3, [r7, #394]	@ 0x18a
 8004bda:	b2da      	uxtb	r2, r3
 8004bdc:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8004be0:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8004be4:	729a      	strb	r2, [r3, #10]
			responseData[11] = op2Raw;
 8004be6:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8004bea:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8004bee:	f897 2189 	ldrb.w	r2, [r7, #393]	@ 0x189
 8004bf2:	72da      	strb	r2, [r3, #11]
			responseData[12] = compare_value2 >> 8;
 8004bf4:	f8b7 3186 	ldrh.w	r3, [r7, #390]	@ 0x186
 8004bf8:	0a1b      	lsrs	r3, r3, #8
 8004bfa:	b29b      	uxth	r3, r3
 8004bfc:	b2da      	uxtb	r2, r3
 8004bfe:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8004c02:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8004c06:	731a      	strb	r2, [r3, #12]
			responseData[13] = compare_value2 & 0xFF;
 8004c08:	f8b7 3186 	ldrh.w	r3, [r7, #390]	@ 0x186
 8004c0c:	b2da      	uxtb	r2, r3
 8004c0e:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8004c12:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8004c16:	735a      	strb	r2, [r3, #13]
			responseData[14] = joinRaw;
 8004c18:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8004c1c:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8004c20:	f897 2185 	ldrb.w	r2, [r7, #389]	@ 0x185
 8004c24:	739a      	strb	r2, [r3, #14]
			responseData[15] = output_typeRaw;
 8004c26:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8004c2a:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8004c2e:	f897 2184 	ldrb.w	r2, [r7, #388]	@ 0x184
 8004c32:	73da      	strb	r2, [r3, #15]
			responseData[16] = output_reg >> 8;
 8004c34:	f8b7 3182 	ldrh.w	r3, [r7, #386]	@ 0x182
 8004c38:	0a1b      	lsrs	r3, r3, #8
 8004c3a:	b29b      	uxth	r3, r3
 8004c3c:	b2da      	uxtb	r2, r3
 8004c3e:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8004c42:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8004c46:	741a      	strb	r2, [r3, #16]
			responseData[17] = output_reg & 0xFF;
 8004c48:	f8b7 3182 	ldrh.w	r3, [r7, #386]	@ 0x182
 8004c4c:	b2da      	uxtb	r2, r3
 8004c4e:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8004c52:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8004c56:	745a      	strb	r2, [r3, #17]
			responseData[18] = output_value >> 8;
 8004c58:	f8b7 3180 	ldrh.w	r3, [r7, #384]	@ 0x180
 8004c5c:	0a1b      	lsrs	r3, r3, #8
 8004c5e:	b29b      	uxth	r3, r3
 8004c60:	b2da      	uxtb	r2, r3
 8004c62:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8004c66:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8004c6a:	749a      	strb	r2, [r3, #18]
			responseData[19] = output_value & 0xFF;
 8004c6c:	f8b7 3180 	ldrh.w	r3, [r7, #384]	@ 0x180
 8004c70:	b2da      	uxtb	r2, r3
 8004c72:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8004c76:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8004c7a:	74da      	strb	r2, [r3, #19]

			uint16_t responseLen = 20;
 8004c7c:	2314      	movs	r3, #20
 8004c7e:	f8a7 317e 	strh.w	r3, [r7, #382]	@ 0x17e
			modbus_send_response(responseData, responseLen);
 8004c82:	f8b7 217e 	ldrh.w	r2, [r7, #382]	@ 0x17e
 8004c86:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004c8a:	4611      	mov	r1, r2
 8004c8c:	4618      	mov	r0, r3
 8004c8e:	f7ff fc3f 	bl	8004510 <modbus_send_response>
 8004c92:	e0f4      	b.n	8004e7e <modbus_vendor_handle_frame+0x8aa>
			break;
		}
		case MODBUS_VENDOR_FUNC_DEL_RULE: {
			// Check request length (Slave Address, Function Code, Index High, Index Low, CRC Low, CRC High)
			if (len != 6) {
 8004c94:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8004c98:	f5a3 73d3 	sub.w	r3, r3, #422	@ 0x1a6
 8004c9c:	881b      	ldrh	r3, [r3, #0]
 8004c9e:	2b06      	cmp	r3, #6
 8004ca0:	d008      	beq.n	8004cb4 <modbus_vendor_handle_frame+0x6e0>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004ca2:	f897 11a4 	ldrb.w	r1, [r7, #420]	@ 0x1a4
 8004ca6:	f897 31a3 	ldrb.w	r3, [r7, #419]	@ 0x1a3
 8004caa:	2203      	movs	r2, #3
 8004cac:	4618      	mov	r0, r3
 8004cae:	f7ff fc59 	bl	8004564 <modbus_send_exception>
				return;
 8004cb2:	e0e4      	b.n	8004e7e <modbus_vendor_handle_frame+0x8aa>
			}

			uint16_t ruleIndex = (frame[2] << 8) | frame[3];
 8004cb4:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8004cb8:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	3302      	adds	r3, #2
 8004cc0:	781b      	ldrb	r3, [r3, #0]
 8004cc2:	b21b      	sxth	r3, r3
 8004cc4:	021b      	lsls	r3, r3, #8
 8004cc6:	b21a      	sxth	r2, r3
 8004cc8:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8004ccc:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	3303      	adds	r3, #3
 8004cd4:	781b      	ldrb	r3, [r3, #0]
 8004cd6:	b21b      	sxth	r3, r3
 8004cd8:	4313      	orrs	r3, r2
 8004cda:	b21b      	sxth	r3, r3
 8004cdc:	f8a7 319c 	strh.w	r3, [r7, #412]	@ 0x19c

			bool status = automation_delete_rule(ruleIndex);
 8004ce0:	f8b7 319c 	ldrh.w	r3, [r7, #412]	@ 0x19c
 8004ce4:	4618      	mov	r0, r3
 8004ce6:	f7fc fad3 	bl	8001290 <automation_delete_rule>
 8004cea:	4603      	mov	r3, r0
 8004cec:	f887 319b 	strb.w	r3, [r7, #411]	@ 0x19b
			if (status == false) {
 8004cf0:	f897 319b 	ldrb.w	r3, [r7, #411]	@ 0x19b
 8004cf4:	f083 0301 	eor.w	r3, r3, #1
 8004cf8:	b2db      	uxtb	r3, r3
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d008      	beq.n	8004d10 <modbus_vendor_handle_frame+0x73c>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004cfe:	f897 11a4 	ldrb.w	r1, [r7, #420]	@ 0x1a4
 8004d02:	f897 31a3 	ldrb.w	r3, [r7, #419]	@ 0x1a3
 8004d06:	2203      	movs	r2, #3
 8004d08:	4618      	mov	r0, r3
 8004d0a:	f7ff fc2b 	bl	8004564 <modbus_send_exception>
				return;
 8004d0e:	e0b6      	b.n	8004e7e <modbus_vendor_handle_frame+0x8aa>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8004d10:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8004d14:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8004d18:	f897 21a3 	ldrb.w	r2, [r7, #419]	@ 0x1a3
 8004d1c:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_DEL_RULE;
 8004d1e:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8004d22:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8004d26:	2268      	movs	r2, #104	@ 0x68
 8004d28:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // 1 byte to indicate success --> no failure byte at this point
 8004d2a:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8004d2e:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8004d32:	2201      	movs	r2, #1
 8004d34:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 8004d36:	2303      	movs	r3, #3
 8004d38:	f8a7 3198 	strh.w	r3, [r7, #408]	@ 0x198

			modbus_send_response(responseData, responseLen);
 8004d3c:	f8b7 2198 	ldrh.w	r2, [r7, #408]	@ 0x198
 8004d40:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004d44:	4611      	mov	r1, r2
 8004d46:	4618      	mov	r0, r3
 8004d48:	f7ff fbe2 	bl	8004510 <modbus_send_response>
 8004d4c:	e097      	b.n	8004e7e <modbus_vendor_handle_frame+0x8aa>
			break;
		}
		case MODBUS_VENDOR_FUNC_ADD_VIRTUAL_REG: {
			// Check request length (Slave Address, Function Code, Register Type, 0x00, CRC Low, CRC High)
			if (len != 6) {
 8004d4e:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8004d52:	f5a3 73d3 	sub.w	r3, r3, #422	@ 0x1a6
 8004d56:	881b      	ldrh	r3, [r3, #0]
 8004d58:	2b06      	cmp	r3, #6
 8004d5a:	d008      	beq.n	8004d6e <modbus_vendor_handle_frame+0x79a>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004d5c:	f897 11a4 	ldrb.w	r1, [r7, #420]	@ 0x1a4
 8004d60:	f897 31a3 	ldrb.w	r3, [r7, #419]	@ 0x1a3
 8004d64:	2203      	movs	r2, #3
 8004d66:	4618      	mov	r0, r3
 8004d68:	f7ff fbfc 	bl	8004564 <modbus_send_exception>
				return;
 8004d6c:	e087      	b.n	8004e7e <modbus_vendor_handle_frame+0x8aa>
			}

			if (frame[2] == 0 || frame[2] > 4) {
 8004d6e:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8004d72:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	3302      	adds	r3, #2
 8004d7a:	781b      	ldrb	r3, [r3, #0]
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d008      	beq.n	8004d92 <modbus_vendor_handle_frame+0x7be>
 8004d80:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8004d84:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	3302      	adds	r3, #2
 8004d8c:	781b      	ldrb	r3, [r3, #0]
 8004d8e:	2b04      	cmp	r3, #4
 8004d90:	d908      	bls.n	8004da4 <modbus_vendor_handle_frame+0x7d0>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004d92:	f897 11a4 	ldrb.w	r1, [r7, #420]	@ 0x1a4
 8004d96:	f897 31a3 	ldrb.w	r3, [r7, #419]	@ 0x1a3
 8004d9a:	2203      	movs	r2, #3
 8004d9c:	4618      	mov	r0, r3
 8004d9e:	f7ff fbe1 	bl	8004564 <modbus_send_exception>
				return;
 8004da2:	e06c      	b.n	8004e7e <modbus_vendor_handle_frame+0x8aa>
			}

			RegisterType registerType = frame[2] - 1; // register type should start at 1 when sent over modbus
 8004da4:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8004da8:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	3302      	adds	r3, #2
 8004db0:	781b      	ldrb	r3, [r3, #0]
 8004db2:	3b01      	subs	r3, #1
 8004db4:	f887 31a2 	strb.w	r3, [r7, #418]	@ 0x1a2


			uint16_t virtualIndex;

			bool status = io_virtual_add(registerType, &virtualIndex);
 8004db8:	f507 7295 	add.w	r2, r7, #298	@ 0x12a
 8004dbc:	f897 31a2 	ldrb.w	r3, [r7, #418]	@ 0x1a2
 8004dc0:	4611      	mov	r1, r2
 8004dc2:	4618      	mov	r0, r3
 8004dc4:	f7fd fd76 	bl	80028b4 <io_virtual_add>
 8004dc8:	4603      	mov	r3, r0
 8004dca:	f887 31a1 	strb.w	r3, [r7, #417]	@ 0x1a1
			if (status == false) {
 8004dce:	f897 31a1 	ldrb.w	r3, [r7, #417]	@ 0x1a1
 8004dd2:	f083 0301 	eor.w	r3, r3, #1
 8004dd6:	b2db      	uxtb	r3, r3
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d008      	beq.n	8004dee <modbus_vendor_handle_frame+0x81a>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004ddc:	f897 11a4 	ldrb.w	r1, [r7, #420]	@ 0x1a4
 8004de0:	f897 31a3 	ldrb.w	r3, [r7, #419]	@ 0x1a3
 8004de4:	2203      	movs	r2, #3
 8004de6:	4618      	mov	r0, r3
 8004de8:	f7ff fbbc 	bl	8004564 <modbus_send_exception>
				return;
 8004dec:	e047      	b.n	8004e7e <modbus_vendor_handle_frame+0x8aa>
			}

			char msg[32];
			sprintf(msg, "%d", virtualIndex);
 8004dee:	f8b7 312a 	ldrh.w	r3, [r7, #298]	@ 0x12a
 8004df2:	461a      	mov	r2, r3
 8004df4:	f107 0308 	add.w	r3, r7, #8
 8004df8:	4923      	ldr	r1, [pc, #140]	@ (8004e88 <modbus_vendor_handle_frame+0x8b4>)
 8004dfa:	4618      	mov	r0, r3
 8004dfc:	f00c ff96 	bl	8011d2c <siprintf>
			usb_serial_println(msg);
 8004e00:	f107 0308 	add.w	r3, r7, #8
 8004e04:	4618      	mov	r0, r3
 8004e06:	f7fe fd59 	bl	80038bc <usb_serial_println>

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8004e0a:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8004e0e:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8004e12:	f897 21a3 	ldrb.w	r2, [r7, #419]	@ 0x1a3
 8004e16:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_ADD_VIRTUAL_REG;
 8004e18:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8004e1c:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8004e20:	2275      	movs	r2, #117	@ 0x75
 8004e22:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x02; // byte count, 2 bytes follow (16 bits -> uint16_t)
 8004e24:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8004e28:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8004e2c:	2202      	movs	r2, #2
 8004e2e:	709a      	strb	r2, [r3, #2]
			responseData[3] = virtualIndex >> 8; // high byte
 8004e30:	f8b7 312a 	ldrh.w	r3, [r7, #298]	@ 0x12a
 8004e34:	0a1b      	lsrs	r3, r3, #8
 8004e36:	b29b      	uxth	r3, r3
 8004e38:	b2da      	uxtb	r2, r3
 8004e3a:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8004e3e:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8004e42:	70da      	strb	r2, [r3, #3]
			responseData[4] = virtualIndex & 0x00FF; // low byte
 8004e44:	f8b7 312a 	ldrh.w	r3, [r7, #298]	@ 0x12a
 8004e48:	b2da      	uxtb	r2, r3
 8004e4a:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8004e4e:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8004e52:	711a      	strb	r2, [r3, #4]

			uint16_t responseLen = 5;
 8004e54:	2305      	movs	r3, #5
 8004e56:	f8a7 319e 	strh.w	r3, [r7, #414]	@ 0x19e

			modbus_send_response(responseData, responseLen);
 8004e5a:	f8b7 219e 	ldrh.w	r2, [r7, #414]	@ 0x19e
 8004e5e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004e62:	4611      	mov	r1, r2
 8004e64:	4618      	mov	r0, r3
 8004e66:	f7ff fb53 	bl	8004510 <modbus_send_response>
 8004e6a:	e008      	b.n	8004e7e <modbus_vendor_handle_frame+0x8aa>
			break;
		}
		default: {
			modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_FUNCTION);
 8004e6c:	f897 11a4 	ldrb.w	r1, [r7, #420]	@ 0x1a4
 8004e70:	f897 31a3 	ldrb.w	r3, [r7, #419]	@ 0x1a3
 8004e74:	2201      	movs	r2, #1
 8004e76:	4618      	mov	r0, r3
 8004e78:	f7ff fb74 	bl	8004564 <modbus_send_exception>
			break;
 8004e7c:	bf00      	nop
		}
	}
}
 8004e7e:	f507 77d4 	add.w	r7, r7, #424	@ 0x1a8
 8004e82:	46bd      	mov	sp, r7
 8004e84:	bd80      	pop	{r7, pc}
 8004e86:	bf00      	nop
 8004e88:	080140d0 	.word	0x080140d0

08004e8c <RS485_SetTransmitMode>:
static volatile uint8_t rs485_rx_frame_tail = 0; // points to where the oldest unprocessed frame is
static volatile uint8_t rs485_tx_frame_head = 0;
static volatile uint8_t rs485_tx_frame_tail = 0;
int txBusy = 0;

void RS485_SetTransmitMode(void) {
 8004e8c:	b580      	push	{r7, lr}
 8004e8e:	af00      	add	r7, sp, #0
	// Set direction pin to HIGH (transmit)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_SET);
 8004e90:	4b07      	ldr	r3, [pc, #28]	@ (8004eb0 <RS485_SetTransmitMode+0x24>)
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	4a07      	ldr	r2, [pc, #28]	@ (8004eb4 <RS485_SetTransmitMode+0x28>)
 8004e96:	8811      	ldrh	r1, [r2, #0]
 8004e98:	2201      	movs	r2, #1
 8004e9a:	4618      	mov	r0, r3
 8004e9c:	f002 ff50 	bl	8007d40 <HAL_GPIO_WritePin>
#ifdef LED_STATUS_ENABLE
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
 8004ea0:	2201      	movs	r2, #1
 8004ea2:	2140      	movs	r1, #64	@ 0x40
 8004ea4:	4804      	ldr	r0, [pc, #16]	@ (8004eb8 <RS485_SetTransmitMode+0x2c>)
 8004ea6:	f002 ff4b 	bl	8007d40 <HAL_GPIO_WritePin>
#endif
}
 8004eaa:	bf00      	nop
 8004eac:	bd80      	pop	{r7, pc}
 8004eae:	bf00      	nop
 8004eb0:	2000116c 	.word	0x2000116c
 8004eb4:	20001170 	.word	0x20001170
 8004eb8:	48000800 	.word	0x48000800

08004ebc <RS485_SetReceiveMode>:

void RS485_SetReceiveMode(void) {
 8004ebc:	b580      	push	{r7, lr}
 8004ebe:	af00      	add	r7, sp, #0
	// Set direction pin to LOW (receive)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_RESET);
 8004ec0:	4b07      	ldr	r3, [pc, #28]	@ (8004ee0 <RS485_SetReceiveMode+0x24>)
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	4a07      	ldr	r2, [pc, #28]	@ (8004ee4 <RS485_SetReceiveMode+0x28>)
 8004ec6:	8811      	ldrh	r1, [r2, #0]
 8004ec8:	2200      	movs	r2, #0
 8004eca:	4618      	mov	r0, r3
 8004ecc:	f002 ff38 	bl	8007d40 <HAL_GPIO_WritePin>
#ifdef LED_STATUS_ENABLE
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 8004ed0:	2200      	movs	r2, #0
 8004ed2:	2140      	movs	r1, #64	@ 0x40
 8004ed4:	4804      	ldr	r0, [pc, #16]	@ (8004ee8 <RS485_SetReceiveMode+0x2c>)
 8004ed6:	f002 ff33 	bl	8007d40 <HAL_GPIO_WritePin>
#endif
}
 8004eda:	bf00      	nop
 8004edc:	bd80      	pop	{r7, pc}
 8004ede:	bf00      	nop
 8004ee0:	2000116c 	.word	0x2000116c
 8004ee4:	20001170 	.word	0x20001170
 8004ee8:	48000800 	.word	0x48000800

08004eec <RS485_Setup>:

void RS485_Setup(GPIO_TypeDef* dir_port, uint16_t dir_pin) {
 8004eec:	b580      	push	{r7, lr}
 8004eee:	b082      	sub	sp, #8
 8004ef0:	af00      	add	r7, sp, #0
 8004ef2:	6078      	str	r0, [r7, #4]
 8004ef4:	460b      	mov	r3, r1
 8004ef6:	807b      	strh	r3, [r7, #2]
	memset((void*)rs485_rx_frame_queue, 0, sizeof(rs485_rx_frame_queue));
 8004ef8:	f44f 6201 	mov.w	r2, #2064	@ 0x810
 8004efc:	2100      	movs	r1, #0
 8004efe:	4810      	ldr	r0, [pc, #64]	@ (8004f40 <RS485_Setup+0x54>)
 8004f00:	f00c ff93 	bl	8011e2a <memset>
	memset((void*)rs485_tx_frame_queue, 0, sizeof(rs485_tx_frame_queue));
 8004f04:	f44f 6201 	mov.w	r2, #2064	@ 0x810
 8004f08:	2100      	movs	r1, #0
 8004f0a:	480e      	ldr	r0, [pc, #56]	@ (8004f44 <RS485_Setup+0x58>)
 8004f0c:	f00c ff8d 	bl	8011e2a <memset>
	rs485_tx_frame_head = 0;
 8004f10:	4b0d      	ldr	r3, [pc, #52]	@ (8004f48 <RS485_Setup+0x5c>)
 8004f12:	2200      	movs	r2, #0
 8004f14:	701a      	strb	r2, [r3, #0]
	rs485_tx_frame_tail = 0;
 8004f16:	4b0d      	ldr	r3, [pc, #52]	@ (8004f4c <RS485_Setup+0x60>)
 8004f18:	2200      	movs	r2, #0
 8004f1a:	701a      	strb	r2, [r3, #0]

	RS485_DIR_PORT = dir_port;
 8004f1c:	4a0c      	ldr	r2, [pc, #48]	@ (8004f50 <RS485_Setup+0x64>)
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	6013      	str	r3, [r2, #0]
	RS485_DIR_PIN = dir_pin;
 8004f22:	4a0c      	ldr	r2, [pc, #48]	@ (8004f54 <RS485_Setup+0x68>)
 8004f24:	887b      	ldrh	r3, [r7, #2]
 8004f26:	8013      	strh	r3, [r2, #0]

	RS485_SetReceiveMode();
 8004f28:	f7ff ffc8 	bl	8004ebc <RS485_SetReceiveMode>

	// Start DMA
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8004f2c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004f30:	4909      	ldr	r1, [pc, #36]	@ (8004f58 <RS485_Setup+0x6c>)
 8004f32:	480a      	ldr	r0, [pc, #40]	@ (8004f5c <RS485_Setup+0x70>)
 8004f34:	f008 f857 	bl	800cfe6 <HAL_UARTEx_ReceiveToIdle_DMA>
}
 8004f38:	bf00      	nop
 8004f3a:	3708      	adds	r7, #8
 8004f3c:	46bd      	mov	sp, r7
 8004f3e:	bd80      	pop	{r7, pc}
 8004f40:	20001274 	.word	0x20001274
 8004f44:	20001a84 	.word	0x20001a84
 8004f48:	20002296 	.word	0x20002296
 8004f4c:	20002297 	.word	0x20002297
 8004f50:	2000116c 	.word	0x2000116c
 8004f54:	20001170 	.word	0x20001170
 8004f58:	20001174 	.word	0x20001174
 8004f5c:	20001010 	.word	0x20001010

08004f60 <RS485_Transmit>:

void RS485_Transmit(uint8_t *data, uint16_t len) {
 8004f60:	b580      	push	{r7, lr}
 8004f62:	b084      	sub	sp, #16
 8004f64:	af00      	add	r7, sp, #0
 8004f66:	6078      	str	r0, [r7, #4]
 8004f68:	460b      	mov	r3, r1
 8004f6a:	807b      	strh	r3, [r7, #2]
	// Adds frames to be transmitted to a circular queue.
	// Call RS485_TransmitPendingFrames() from main loop.

	if (len == 0 || len > RS485_FRAME_MAX_SIZE) return;
 8004f6c:	887b      	ldrh	r3, [r7, #2]
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d03a      	beq.n	8004fe8 <RS485_Transmit+0x88>
 8004f72:	887b      	ldrh	r3, [r7, #2]
 8004f74:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004f78:	d836      	bhi.n	8004fe8 <RS485_Transmit+0x88>

    uint8_t next = (rs485_tx_frame_head + 1) % RS485_FRAME_QUEUE_LEN;
 8004f7a:	4b1d      	ldr	r3, [pc, #116]	@ (8004ff0 <RS485_Transmit+0x90>)
 8004f7c:	781b      	ldrb	r3, [r3, #0]
 8004f7e:	b2db      	uxtb	r3, r3
 8004f80:	3301      	adds	r3, #1
 8004f82:	425a      	negs	r2, r3
 8004f84:	f003 0307 	and.w	r3, r3, #7
 8004f88:	f002 0207 	and.w	r2, r2, #7
 8004f8c:	bf58      	it	pl
 8004f8e:	4253      	negpl	r3, r2
 8004f90:	73fb      	strb	r3, [r7, #15]

    if (next != rs485_tx_frame_tail) { // if not full
 8004f92:	4b18      	ldr	r3, [pc, #96]	@ (8004ff4 <RS485_Transmit+0x94>)
 8004f94:	781b      	ldrb	r3, [r3, #0]
 8004f96:	b2db      	uxtb	r3, r3
 8004f98:	7bfa      	ldrb	r2, [r7, #15]
 8004f9a:	429a      	cmp	r2, r3
 8004f9c:	d020      	beq.n	8004fe0 <RS485_Transmit+0x80>
    	// Copy the data to transmit into the queue
		memcpy((void*)rs485_tx_frame_queue[rs485_tx_frame_head].data, data, len);
 8004f9e:	4b14      	ldr	r3, [pc, #80]	@ (8004ff0 <RS485_Transmit+0x90>)
 8004fa0:	781b      	ldrb	r3, [r3, #0]
 8004fa2:	b2db      	uxtb	r3, r3
 8004fa4:	461a      	mov	r2, r3
 8004fa6:	4613      	mov	r3, r2
 8004fa8:	01db      	lsls	r3, r3, #7
 8004faa:	4413      	add	r3, r2
 8004fac:	005b      	lsls	r3, r3, #1
 8004fae:	4a12      	ldr	r2, [pc, #72]	@ (8004ff8 <RS485_Transmit+0x98>)
 8004fb0:	4413      	add	r3, r2
 8004fb2:	887a      	ldrh	r2, [r7, #2]
 8004fb4:	6879      	ldr	r1, [r7, #4]
 8004fb6:	4618      	mov	r0, r3
 8004fb8:	f00c ffb7 	bl	8011f2a <memcpy>
		rs485_tx_frame_queue[rs485_tx_frame_head].len = len;
 8004fbc:	4b0c      	ldr	r3, [pc, #48]	@ (8004ff0 <RS485_Transmit+0x90>)
 8004fbe:	781b      	ldrb	r3, [r3, #0]
 8004fc0:	b2db      	uxtb	r3, r3
 8004fc2:	4619      	mov	r1, r3
 8004fc4:	4a0c      	ldr	r2, [pc, #48]	@ (8004ff8 <RS485_Transmit+0x98>)
 8004fc6:	460b      	mov	r3, r1
 8004fc8:	01db      	lsls	r3, r3, #7
 8004fca:	440b      	add	r3, r1
 8004fcc:	005b      	lsls	r3, r3, #1
 8004fce:	4413      	add	r3, r2
 8004fd0:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8004fd4:	887a      	ldrh	r2, [r7, #2]
 8004fd6:	801a      	strh	r2, [r3, #0]
		rs485_tx_frame_head = next;
 8004fd8:	4a05      	ldr	r2, [pc, #20]	@ (8004ff0 <RS485_Transmit+0x90>)
 8004fda:	7bfb      	ldrb	r3, [r7, #15]
 8004fdc:	7013      	strb	r3, [r2, #0]
 8004fde:	e004      	b.n	8004fea <RS485_Transmit+0x8a>
    } else {
    	usb_serial_println("TX queue overflow!");
 8004fe0:	4806      	ldr	r0, [pc, #24]	@ (8004ffc <RS485_Transmit+0x9c>)
 8004fe2:	f7fe fc6b 	bl	80038bc <usb_serial_println>
 8004fe6:	e000      	b.n	8004fea <RS485_Transmit+0x8a>
	if (len == 0 || len > RS485_FRAME_MAX_SIZE) return;
 8004fe8:	bf00      	nop
    }
}
 8004fea:	3710      	adds	r7, #16
 8004fec:	46bd      	mov	sp, r7
 8004fee:	bd80      	pop	{r7, pc}
 8004ff0:	20002296 	.word	0x20002296
 8004ff4:	20002297 	.word	0x20002297
 8004ff8:	20001a84 	.word	0x20001a84
 8004ffc:	080140d4 	.word	0x080140d4

08005000 <HAL_UARTEx_RxEventCallback>:


void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t size) {
 8005000:	b580      	push	{r7, lr}
 8005002:	b084      	sub	sp, #16
 8005004:	af00      	add	r7, sp, #0
 8005006:	6078      	str	r0, [r7, #4]
 8005008:	460b      	mov	r3, r1
 800500a:	807b      	strh	r3, [r7, #2]
	// Adds received frame from DMA buffer to a circular queue to be processed.
	// Call RS485_ProcessPendingFrames() from main loop.

	if (huart->Instance == USART1) {
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	4a26      	ldr	r2, [pc, #152]	@ (80050ac <HAL_UARTEx_RxEventCallback+0xac>)
 8005012:	4293      	cmp	r3, r2
 8005014:	d145      	bne.n	80050a2 <HAL_UARTEx_RxEventCallback+0xa2>
		uint8_t next = (rs485_rx_frame_head + 1) % RS485_FRAME_QUEUE_LEN;
 8005016:	4b26      	ldr	r3, [pc, #152]	@ (80050b0 <HAL_UARTEx_RxEventCallback+0xb0>)
 8005018:	781b      	ldrb	r3, [r3, #0]
 800501a:	b2db      	uxtb	r3, r3
 800501c:	3301      	adds	r3, #1
 800501e:	425a      	negs	r2, r3
 8005020:	f003 0307 	and.w	r3, r3, #7
 8005024:	f002 0207 	and.w	r2, r2, #7
 8005028:	bf58      	it	pl
 800502a:	4253      	negpl	r3, r2
 800502c:	73fb      	strb	r3, [r7, #15]
		if (next != rs485_rx_frame_tail) { // if not full
 800502e:	4b21      	ldr	r3, [pc, #132]	@ (80050b4 <HAL_UARTEx_RxEventCallback+0xb4>)
 8005030:	781b      	ldrb	r3, [r3, #0]
 8005032:	b2db      	uxtb	r3, r3
 8005034:	7bfa      	ldrb	r2, [r7, #15]
 8005036:	429a      	cmp	r2, r3
 8005038:	d024      	beq.n	8005084 <HAL_UARTEx_RxEventCallback+0x84>
			// Copy the received data into the queue
			if (size <= RS485_FRAME_MAX_SIZE) {
 800503a:	887b      	ldrh	r3, [r7, #2]
 800503c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005040:	d823      	bhi.n	800508a <HAL_UARTEx_RxEventCallback+0x8a>
				memcpy((void*)rs485_rx_frame_queue[rs485_rx_frame_head].data, RS485_DMA_BUFFER, size);
 8005042:	4b1b      	ldr	r3, [pc, #108]	@ (80050b0 <HAL_UARTEx_RxEventCallback+0xb0>)
 8005044:	781b      	ldrb	r3, [r3, #0]
 8005046:	b2db      	uxtb	r3, r3
 8005048:	461a      	mov	r2, r3
 800504a:	4613      	mov	r3, r2
 800504c:	01db      	lsls	r3, r3, #7
 800504e:	4413      	add	r3, r2
 8005050:	005b      	lsls	r3, r3, #1
 8005052:	4a19      	ldr	r2, [pc, #100]	@ (80050b8 <HAL_UARTEx_RxEventCallback+0xb8>)
 8005054:	4413      	add	r3, r2
 8005056:	887a      	ldrh	r2, [r7, #2]
 8005058:	4918      	ldr	r1, [pc, #96]	@ (80050bc <HAL_UARTEx_RxEventCallback+0xbc>)
 800505a:	4618      	mov	r0, r3
 800505c:	f00c ff65 	bl	8011f2a <memcpy>
				rs485_rx_frame_queue[rs485_rx_frame_head].len = size;
 8005060:	4b13      	ldr	r3, [pc, #76]	@ (80050b0 <HAL_UARTEx_RxEventCallback+0xb0>)
 8005062:	781b      	ldrb	r3, [r3, #0]
 8005064:	b2db      	uxtb	r3, r3
 8005066:	4619      	mov	r1, r3
 8005068:	4a13      	ldr	r2, [pc, #76]	@ (80050b8 <HAL_UARTEx_RxEventCallback+0xb8>)
 800506a:	460b      	mov	r3, r1
 800506c:	01db      	lsls	r3, r3, #7
 800506e:	440b      	add	r3, r1
 8005070:	005b      	lsls	r3, r3, #1
 8005072:	4413      	add	r3, r2
 8005074:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8005078:	887a      	ldrh	r2, [r7, #2]
 800507a:	801a      	strh	r2, [r3, #0]
				rs485_rx_frame_head = next;
 800507c:	4a0c      	ldr	r2, [pc, #48]	@ (80050b0 <HAL_UARTEx_RxEventCallback+0xb0>)
 800507e:	7bfb      	ldrb	r3, [r7, #15]
 8005080:	7013      	strb	r3, [r2, #0]
 8005082:	e002      	b.n	800508a <HAL_UARTEx_RxEventCallback+0x8a>
			}
		} else {
			usb_serial_println("RX queue overflow!");
 8005084:	480e      	ldr	r0, [pc, #56]	@ (80050c0 <HAL_UARTEx_RxEventCallback+0xc0>)
 8005086:	f7fe fc19 	bl	80038bc <usb_serial_println>
		}

		// Ready for next reception
		if (HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE) != HAL_OK) {
 800508a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800508e:	490b      	ldr	r1, [pc, #44]	@ (80050bc <HAL_UARTEx_RxEventCallback+0xbc>)
 8005090:	480c      	ldr	r0, [pc, #48]	@ (80050c4 <HAL_UARTEx_RxEventCallback+0xc4>)
 8005092:	f007 ffa8 	bl	800cfe6 <HAL_UARTEx_ReceiveToIdle_DMA>
 8005096:	4603      	mov	r3, r0
 8005098:	2b00      	cmp	r3, #0
 800509a:	d002      	beq.n	80050a2 <HAL_UARTEx_RxEventCallback+0xa2>
		    usb_serial_println("Failed to re-arm UART RX DMA!");
 800509c:	480a      	ldr	r0, [pc, #40]	@ (80050c8 <HAL_UARTEx_RxEventCallback+0xc8>)
 800509e:	f7fe fc0d 	bl	80038bc <usb_serial_println>
		}
	}
}
 80050a2:	bf00      	nop
 80050a4:	3710      	adds	r7, #16
 80050a6:	46bd      	mov	sp, r7
 80050a8:	bd80      	pop	{r7, pc}
 80050aa:	bf00      	nop
 80050ac:	40013800 	.word	0x40013800
 80050b0:	20002294 	.word	0x20002294
 80050b4:	20002295 	.word	0x20002295
 80050b8:	20001274 	.word	0x20001274
 80050bc:	20001174 	.word	0x20001174
 80050c0:	080140e8 	.word	0x080140e8
 80050c4:	20001010 	.word	0x20001010
 80050c8:	080140fc 	.word	0x080140fc

080050cc <RS485_TCCallback>:

void RS485_TCCallback(void)
{
 80050cc:	b580      	push	{r7, lr}
 80050ce:	af00      	add	r7, sp, #0
	// Finished sending this frame
	txBusy = 0;
 80050d0:	4b0a      	ldr	r3, [pc, #40]	@ (80050fc <RS485_TCCallback+0x30>)
 80050d2:	2200      	movs	r2, #0
 80050d4:	601a      	str	r2, [r3, #0]

	// Transmission fully complete, switch to receive mode
	RS485_SetReceiveMode();
 80050d6:	f7ff fef1 	bl	8004ebc <RS485_SetReceiveMode>
	__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 80050da:	4b09      	ldr	r3, [pc, #36]	@ (8005100 <RS485_TCCallback+0x34>)
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	681a      	ldr	r2, [r3, #0]
 80050e0:	4b07      	ldr	r3, [pc, #28]	@ (8005100 <RS485_TCCallback+0x34>)
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80050e8:	601a      	str	r2, [r3, #0]

	// Restart DMA receive
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 80050ea:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80050ee:	4905      	ldr	r1, [pc, #20]	@ (8005104 <RS485_TCCallback+0x38>)
 80050f0:	4803      	ldr	r0, [pc, #12]	@ (8005100 <RS485_TCCallback+0x34>)
 80050f2:	f007 ff78 	bl	800cfe6 <HAL_UARTEx_ReceiveToIdle_DMA>

	// !! See bottom of this file for required extra code !!
}
 80050f6:	bf00      	nop
 80050f8:	bd80      	pop	{r7, pc}
 80050fa:	bf00      	nop
 80050fc:	20002298 	.word	0x20002298
 8005100:	20001010 	.word	0x20001010
 8005104:	20001174 	.word	0x20001174

08005108 <RS485_ProcessPendingFrames>:

void RS485_ProcessPendingFrames(void) {
 8005108:	b580      	push	{r7, lr}
 800510a:	b082      	sub	sp, #8
 800510c:	af00      	add	r7, sp, #0
	while (rs485_rx_frame_tail != rs485_rx_frame_head) {
 800510e:	e02b      	b.n	8005168 <RS485_ProcessPendingFrames+0x60>
		uint8_t* frame_data = (uint8_t*)rs485_rx_frame_queue[rs485_rx_frame_tail].data;
 8005110:	4b1c      	ldr	r3, [pc, #112]	@ (8005184 <RS485_ProcessPendingFrames+0x7c>)
 8005112:	781b      	ldrb	r3, [r3, #0]
 8005114:	b2db      	uxtb	r3, r3
 8005116:	461a      	mov	r2, r3
 8005118:	4613      	mov	r3, r2
 800511a:	01db      	lsls	r3, r3, #7
 800511c:	4413      	add	r3, r2
 800511e:	005b      	lsls	r3, r3, #1
 8005120:	4a19      	ldr	r2, [pc, #100]	@ (8005188 <RS485_ProcessPendingFrames+0x80>)
 8005122:	4413      	add	r3, r2
 8005124:	607b      	str	r3, [r7, #4]
		uint16_t frame_len = rs485_rx_frame_queue[rs485_rx_frame_tail].len;
 8005126:	4b17      	ldr	r3, [pc, #92]	@ (8005184 <RS485_ProcessPendingFrames+0x7c>)
 8005128:	781b      	ldrb	r3, [r3, #0]
 800512a:	b2db      	uxtb	r3, r3
 800512c:	4619      	mov	r1, r3
 800512e:	4a16      	ldr	r2, [pc, #88]	@ (8005188 <RS485_ProcessPendingFrames+0x80>)
 8005130:	460b      	mov	r3, r1
 8005132:	01db      	lsls	r3, r3, #7
 8005134:	440b      	add	r3, r1
 8005136:	005b      	lsls	r3, r3, #1
 8005138:	4413      	add	r3, r2
 800513a:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800513e:	881b      	ldrh	r3, [r3, #0]
 8005140:	807b      	strh	r3, [r7, #2]

		modbus_handle_frame(frame_data, frame_len); // Pass the frames over to modbus to handle
 8005142:	887b      	ldrh	r3, [r7, #2]
 8005144:	4619      	mov	r1, r3
 8005146:	6878      	ldr	r0, [r7, #4]
 8005148:	f7fe fbde 	bl	8003908 <modbus_handle_frame>

		rs485_rx_frame_tail = (rs485_rx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
 800514c:	4b0d      	ldr	r3, [pc, #52]	@ (8005184 <RS485_ProcessPendingFrames+0x7c>)
 800514e:	781b      	ldrb	r3, [r3, #0]
 8005150:	b2db      	uxtb	r3, r3
 8005152:	3301      	adds	r3, #1
 8005154:	425a      	negs	r2, r3
 8005156:	f003 0307 	and.w	r3, r3, #7
 800515a:	f002 0207 	and.w	r2, r2, #7
 800515e:	bf58      	it	pl
 8005160:	4253      	negpl	r3, r2
 8005162:	b2da      	uxtb	r2, r3
 8005164:	4b07      	ldr	r3, [pc, #28]	@ (8005184 <RS485_ProcessPendingFrames+0x7c>)
 8005166:	701a      	strb	r2, [r3, #0]
	while (rs485_rx_frame_tail != rs485_rx_frame_head) {
 8005168:	4b06      	ldr	r3, [pc, #24]	@ (8005184 <RS485_ProcessPendingFrames+0x7c>)
 800516a:	781b      	ldrb	r3, [r3, #0]
 800516c:	b2da      	uxtb	r2, r3
 800516e:	4b07      	ldr	r3, [pc, #28]	@ (800518c <RS485_ProcessPendingFrames+0x84>)
 8005170:	781b      	ldrb	r3, [r3, #0]
 8005172:	b2db      	uxtb	r3, r3
 8005174:	429a      	cmp	r2, r3
 8005176:	d1cb      	bne.n	8005110 <RS485_ProcessPendingFrames+0x8>
	}
}
 8005178:	bf00      	nop
 800517a:	bf00      	nop
 800517c:	3708      	adds	r7, #8
 800517e:	46bd      	mov	sp, r7
 8005180:	bd80      	pop	{r7, pc}
 8005182:	bf00      	nop
 8005184:	20002295 	.word	0x20002295
 8005188:	20001274 	.word	0x20001274
 800518c:	20002294 	.word	0x20002294

08005190 <RS485_TransmitPendingFrames>:

void RS485_TransmitPendingFrames(void) {
 8005190:	b580      	push	{r7, lr}
 8005192:	b082      	sub	sp, #8
 8005194:	af00      	add	r7, sp, #0
	// Only transmit if not already sending
	if (huart1.gState == HAL_UART_STATE_READY && txBusy != 1) {
 8005196:	4b36      	ldr	r3, [pc, #216]	@ (8005270 <RS485_TransmitPendingFrames+0xe0>)
 8005198:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800519c:	2b20      	cmp	r3, #32
 800519e:	d163      	bne.n	8005268 <RS485_TransmitPendingFrames+0xd8>
 80051a0:	4b34      	ldr	r3, [pc, #208]	@ (8005274 <RS485_TransmitPendingFrames+0xe4>)
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	2b01      	cmp	r3, #1
 80051a6:	d05f      	beq.n	8005268 <RS485_TransmitPendingFrames+0xd8>
		if (rs485_tx_frame_tail != rs485_tx_frame_head) {
 80051a8:	4b33      	ldr	r3, [pc, #204]	@ (8005278 <RS485_TransmitPendingFrames+0xe8>)
 80051aa:	781b      	ldrb	r3, [r3, #0]
 80051ac:	b2da      	uxtb	r2, r3
 80051ae:	4b33      	ldr	r3, [pc, #204]	@ (800527c <RS485_TransmitPendingFrames+0xec>)
 80051b0:	781b      	ldrb	r3, [r3, #0]
 80051b2:	b2db      	uxtb	r3, r3
 80051b4:	429a      	cmp	r2, r3
 80051b6:	d057      	beq.n	8005268 <RS485_TransmitPendingFrames+0xd8>
			txBusy = 1;
 80051b8:	4b2e      	ldr	r3, [pc, #184]	@ (8005274 <RS485_TransmitPendingFrames+0xe4>)
 80051ba:	2201      	movs	r2, #1
 80051bc:	601a      	str	r2, [r3, #0]
			uint8_t* frame_data = (uint8_t*)rs485_tx_frame_queue[rs485_tx_frame_tail].data;
 80051be:	4b2e      	ldr	r3, [pc, #184]	@ (8005278 <RS485_TransmitPendingFrames+0xe8>)
 80051c0:	781b      	ldrb	r3, [r3, #0]
 80051c2:	b2db      	uxtb	r3, r3
 80051c4:	461a      	mov	r2, r3
 80051c6:	4613      	mov	r3, r2
 80051c8:	01db      	lsls	r3, r3, #7
 80051ca:	4413      	add	r3, r2
 80051cc:	005b      	lsls	r3, r3, #1
 80051ce:	4a2c      	ldr	r2, [pc, #176]	@ (8005280 <RS485_TransmitPendingFrames+0xf0>)
 80051d0:	4413      	add	r3, r2
 80051d2:	607b      	str	r3, [r7, #4]
			uint16_t frame_len = rs485_tx_frame_queue[rs485_tx_frame_tail].len;
 80051d4:	4b28      	ldr	r3, [pc, #160]	@ (8005278 <RS485_TransmitPendingFrames+0xe8>)
 80051d6:	781b      	ldrb	r3, [r3, #0]
 80051d8:	b2db      	uxtb	r3, r3
 80051da:	4619      	mov	r1, r3
 80051dc:	4a28      	ldr	r2, [pc, #160]	@ (8005280 <RS485_TransmitPendingFrames+0xf0>)
 80051de:	460b      	mov	r3, r1
 80051e0:	01db      	lsls	r3, r3, #7
 80051e2:	440b      	add	r3, r1
 80051e4:	005b      	lsls	r3, r3, #1
 80051e6:	4413      	add	r3, r2
 80051e8:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80051ec:	881b      	ldrh	r3, [r3, #0]
 80051ee:	807b      	strh	r3, [r7, #2]
			}

			usb_serial_println(hex_string);
*/

			RS485_SetTransmitMode();
 80051f0:	f7ff fe4c 	bl	8004e8c <RS485_SetTransmitMode>

			// Disable TC interrupt
			__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 80051f4:	4b1e      	ldr	r3, [pc, #120]	@ (8005270 <RS485_TransmitPendingFrames+0xe0>)
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	681a      	ldr	r2, [r3, #0]
 80051fa:	4b1d      	ldr	r3, [pc, #116]	@ (8005270 <RS485_TransmitPendingFrames+0xe0>)
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005202:	601a      	str	r2, [r3, #0]

			// Transmit and store the status of it
			HAL_StatusTypeDef transmitStatus = HAL_UART_Transmit_DMA(&huart1, frame_data, frame_len);
 8005204:	887b      	ldrh	r3, [r7, #2]
 8005206:	461a      	mov	r2, r3
 8005208:	6879      	ldr	r1, [r7, #4]
 800520a:	4819      	ldr	r0, [pc, #100]	@ (8005270 <RS485_TransmitPendingFrames+0xe0>)
 800520c:	f006 face 	bl	800b7ac <HAL_UART_Transmit_DMA>
 8005210:	4603      	mov	r3, r0
 8005212:	707b      	strb	r3, [r7, #1]

			// Enable TC interrupt
			__HAL_UART_ENABLE_IT(&huart1, UART_IT_TC);
 8005214:	4b16      	ldr	r3, [pc, #88]	@ (8005270 <RS485_TransmitPendingFrames+0xe0>)
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	681a      	ldr	r2, [r3, #0]
 800521a:	4b15      	ldr	r3, [pc, #84]	@ (8005270 <RS485_TransmitPendingFrames+0xe0>)
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005222:	601a      	str	r2, [r3, #0]

			if (transmitStatus != HAL_OK) {
 8005224:	787b      	ldrb	r3, [r7, #1]
 8005226:	2b00      	cmp	r3, #0
 8005228:	d010      	beq.n	800524c <RS485_TransmitPendingFrames+0xbc>
				// UART TX DMA Error - switch back to receiving
				RS485_SetReceiveMode();
 800522a:	f7ff fe47 	bl	8004ebc <RS485_SetReceiveMode>
				__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 800522e:	4b10      	ldr	r3, [pc, #64]	@ (8005270 <RS485_TransmitPendingFrames+0xe0>)
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	681a      	ldr	r2, [r3, #0]
 8005234:	4b0e      	ldr	r3, [pc, #56]	@ (8005270 <RS485_TransmitPendingFrames+0xe0>)
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800523c:	601a      	str	r2, [r3, #0]
				HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 800523e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005242:	4910      	ldr	r1, [pc, #64]	@ (8005284 <RS485_TransmitPendingFrames+0xf4>)
 8005244:	480a      	ldr	r0, [pc, #40]	@ (8005270 <RS485_TransmitPendingFrames+0xe0>)
 8005246:	f007 fece 	bl	800cfe6 <HAL_UARTEx_ReceiveToIdle_DMA>
			} else {
				rs485_tx_frame_tail = (rs485_tx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
			}
		}
	}
}
 800524a:	e00d      	b.n	8005268 <RS485_TransmitPendingFrames+0xd8>
				rs485_tx_frame_tail = (rs485_tx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
 800524c:	4b0a      	ldr	r3, [pc, #40]	@ (8005278 <RS485_TransmitPendingFrames+0xe8>)
 800524e:	781b      	ldrb	r3, [r3, #0]
 8005250:	b2db      	uxtb	r3, r3
 8005252:	3301      	adds	r3, #1
 8005254:	425a      	negs	r2, r3
 8005256:	f003 0307 	and.w	r3, r3, #7
 800525a:	f002 0207 	and.w	r2, r2, #7
 800525e:	bf58      	it	pl
 8005260:	4253      	negpl	r3, r2
 8005262:	b2da      	uxtb	r2, r3
 8005264:	4b04      	ldr	r3, [pc, #16]	@ (8005278 <RS485_TransmitPendingFrames+0xe8>)
 8005266:	701a      	strb	r2, [r3, #0]
}
 8005268:	bf00      	nop
 800526a:	3708      	adds	r7, #8
 800526c:	46bd      	mov	sp, r7
 800526e:	bd80      	pop	{r7, pc}
 8005270:	20001010 	.word	0x20001010
 8005274:	20002298 	.word	0x20002298
 8005278:	20002297 	.word	0x20002297
 800527c:	20002296 	.word	0x20002296
 8005280:	20001a84 	.word	0x20001a84
 8005284:	20001174 	.word	0x20001174

08005288 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 8005288:	b580      	push	{r7, lr}
 800528a:	b082      	sub	sp, #8
 800528c:	af00      	add	r7, sp, #0
 800528e:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1) {
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	4a07      	ldr	r2, [pc, #28]	@ (80052b4 <HAL_UART_ErrorCallback+0x2c>)
 8005296:	4293      	cmp	r3, r2
 8005298:	d108      	bne.n	80052ac <HAL_UART_ErrorCallback+0x24>
        usb_serial_println("UART Error! Reinitializing RX...");
 800529a:	4807      	ldr	r0, [pc, #28]	@ (80052b8 <HAL_UART_ErrorCallback+0x30>)
 800529c:	f7fe fb0e 	bl	80038bc <usb_serial_println>
        HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 80052a0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80052a4:	4905      	ldr	r1, [pc, #20]	@ (80052bc <HAL_UART_ErrorCallback+0x34>)
 80052a6:	4806      	ldr	r0, [pc, #24]	@ (80052c0 <HAL_UART_ErrorCallback+0x38>)
 80052a8:	f007 fe9d 	bl	800cfe6 <HAL_UARTEx_ReceiveToIdle_DMA>
    }
}
 80052ac:	bf00      	nop
 80052ae:	3708      	adds	r7, #8
 80052b0:	46bd      	mov	sp, r7
 80052b2:	bd80      	pop	{r7, pc}
 80052b4:	40013800 	.word	0x40013800
 80052b8:	0801411c 	.word	0x0801411c
 80052bc:	20001174 	.word	0x20001174
 80052c0:	20001010 	.word	0x20001010

080052c4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80052c4:	480d      	ldr	r0, [pc, #52]	@ (80052fc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80052c6:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80052c8:	f7fe fad4 	bl	8003874 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80052cc:	480c      	ldr	r0, [pc, #48]	@ (8005300 <LoopForever+0x6>)
  ldr r1, =_edata
 80052ce:	490d      	ldr	r1, [pc, #52]	@ (8005304 <LoopForever+0xa>)
  ldr r2, =_sidata
 80052d0:	4a0d      	ldr	r2, [pc, #52]	@ (8005308 <LoopForever+0xe>)
  movs r3, #0
 80052d2:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80052d4:	e002      	b.n	80052dc <LoopCopyDataInit>

080052d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80052d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80052d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80052da:	3304      	adds	r3, #4

080052dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80052dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80052de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80052e0:	d3f9      	bcc.n	80052d6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80052e2:	4a0a      	ldr	r2, [pc, #40]	@ (800530c <LoopForever+0x12>)
  ldr r4, =_ebss
 80052e4:	4c0a      	ldr	r4, [pc, #40]	@ (8005310 <LoopForever+0x16>)
  movs r3, #0
 80052e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80052e8:	e001      	b.n	80052ee <LoopFillZerobss>

080052ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80052ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80052ec:	3204      	adds	r2, #4

080052ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80052ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80052f0:	d3fb      	bcc.n	80052ea <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 80052f2:	f00c fdf3 	bl	8011edc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80052f6:	f7fd fb19 	bl	800292c <main>

080052fa <LoopForever>:

LoopForever:
    b LoopForever
 80052fa:	e7fe      	b.n	80052fa <LoopForever>
  ldr   r0, =_estack
 80052fc:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8005300:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005304:	20000368 	.word	0x20000368
  ldr r2, =_sidata
 8005308:	0801602c 	.word	0x0801602c
  ldr r2, =_sbss
 800530c:	20000368 	.word	0x20000368
  ldr r4, =_ebss
 8005310:	200035cc 	.word	0x200035cc

08005314 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8005314:	e7fe      	b.n	8005314 <ADC1_2_IRQHandler>

08005316 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005316:	b580      	push	{r7, lr}
 8005318:	b082      	sub	sp, #8
 800531a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800531c:	2300      	movs	r3, #0
 800531e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005320:	2003      	movs	r0, #3
 8005322:	f001 fd8b 	bl	8006e3c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005326:	200f      	movs	r0, #15
 8005328:	f000 f80e 	bl	8005348 <HAL_InitTick>
 800532c:	4603      	mov	r3, r0
 800532e:	2b00      	cmp	r3, #0
 8005330:	d002      	beq.n	8005338 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8005332:	2301      	movs	r3, #1
 8005334:	71fb      	strb	r3, [r7, #7]
 8005336:	e001      	b.n	800533c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8005338:	f7fd ff08 	bl	800314c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800533c:	79fb      	ldrb	r3, [r7, #7]

}
 800533e:	4618      	mov	r0, r3
 8005340:	3708      	adds	r7, #8
 8005342:	46bd      	mov	sp, r7
 8005344:	bd80      	pop	{r7, pc}
	...

08005348 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005348:	b580      	push	{r7, lr}
 800534a:	b084      	sub	sp, #16
 800534c:	af00      	add	r7, sp, #0
 800534e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8005350:	2300      	movs	r3, #0
 8005352:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8005354:	4b16      	ldr	r3, [pc, #88]	@ (80053b0 <HAL_InitTick+0x68>)
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	2b00      	cmp	r3, #0
 800535a:	d022      	beq.n	80053a2 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 800535c:	4b15      	ldr	r3, [pc, #84]	@ (80053b4 <HAL_InitTick+0x6c>)
 800535e:	681a      	ldr	r2, [r3, #0]
 8005360:	4b13      	ldr	r3, [pc, #76]	@ (80053b0 <HAL_InitTick+0x68>)
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8005368:	fbb1 f3f3 	udiv	r3, r1, r3
 800536c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005370:	4618      	mov	r0, r3
 8005372:	f001 fd96 	bl	8006ea2 <HAL_SYSTICK_Config>
 8005376:	4603      	mov	r3, r0
 8005378:	2b00      	cmp	r3, #0
 800537a:	d10f      	bne.n	800539c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	2b0f      	cmp	r3, #15
 8005380:	d809      	bhi.n	8005396 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005382:	2200      	movs	r2, #0
 8005384:	6879      	ldr	r1, [r7, #4]
 8005386:	f04f 30ff 	mov.w	r0, #4294967295
 800538a:	f001 fd62 	bl	8006e52 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800538e:	4a0a      	ldr	r2, [pc, #40]	@ (80053b8 <HAL_InitTick+0x70>)
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	6013      	str	r3, [r2, #0]
 8005394:	e007      	b.n	80053a6 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8005396:	2301      	movs	r3, #1
 8005398:	73fb      	strb	r3, [r7, #15]
 800539a:	e004      	b.n	80053a6 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 800539c:	2301      	movs	r3, #1
 800539e:	73fb      	strb	r3, [r7, #15]
 80053a0:	e001      	b.n	80053a6 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80053a2:	2301      	movs	r3, #1
 80053a4:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80053a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80053a8:	4618      	mov	r0, r3
 80053aa:	3710      	adds	r7, #16
 80053ac:	46bd      	mov	sp, r7
 80053ae:	bd80      	pop	{r7, pc}
 80053b0:	2000000c 	.word	0x2000000c
 80053b4:	20000004 	.word	0x20000004
 80053b8:	20000008 	.word	0x20000008

080053bc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80053bc:	b480      	push	{r7}
 80053be:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80053c0:	4b05      	ldr	r3, [pc, #20]	@ (80053d8 <HAL_IncTick+0x1c>)
 80053c2:	681a      	ldr	r2, [r3, #0]
 80053c4:	4b05      	ldr	r3, [pc, #20]	@ (80053dc <HAL_IncTick+0x20>)
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	4413      	add	r3, r2
 80053ca:	4a03      	ldr	r2, [pc, #12]	@ (80053d8 <HAL_IncTick+0x1c>)
 80053cc:	6013      	str	r3, [r2, #0]
}
 80053ce:	bf00      	nop
 80053d0:	46bd      	mov	sp, r7
 80053d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d6:	4770      	bx	lr
 80053d8:	2000229c 	.word	0x2000229c
 80053dc:	2000000c 	.word	0x2000000c

080053e0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80053e0:	b480      	push	{r7}
 80053e2:	af00      	add	r7, sp, #0
  return uwTick;
 80053e4:	4b03      	ldr	r3, [pc, #12]	@ (80053f4 <HAL_GetTick+0x14>)
 80053e6:	681b      	ldr	r3, [r3, #0]
}
 80053e8:	4618      	mov	r0, r3
 80053ea:	46bd      	mov	sp, r7
 80053ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f0:	4770      	bx	lr
 80053f2:	bf00      	nop
 80053f4:	2000229c 	.word	0x2000229c

080053f8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80053f8:	b580      	push	{r7, lr}
 80053fa:	b084      	sub	sp, #16
 80053fc:	af00      	add	r7, sp, #0
 80053fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005400:	f7ff ffee 	bl	80053e0 <HAL_GetTick>
 8005404:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005410:	d004      	beq.n	800541c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8005412:	4b09      	ldr	r3, [pc, #36]	@ (8005438 <HAL_Delay+0x40>)
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	68fa      	ldr	r2, [r7, #12]
 8005418:	4413      	add	r3, r2
 800541a:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800541c:	bf00      	nop
 800541e:	f7ff ffdf 	bl	80053e0 <HAL_GetTick>
 8005422:	4602      	mov	r2, r0
 8005424:	68bb      	ldr	r3, [r7, #8]
 8005426:	1ad3      	subs	r3, r2, r3
 8005428:	68fa      	ldr	r2, [r7, #12]
 800542a:	429a      	cmp	r2, r3
 800542c:	d8f7      	bhi.n	800541e <HAL_Delay+0x26>
  {
  }
}
 800542e:	bf00      	nop
 8005430:	bf00      	nop
 8005432:	3710      	adds	r7, #16
 8005434:	46bd      	mov	sp, r7
 8005436:	bd80      	pop	{r7, pc}
 8005438:	2000000c 	.word	0x2000000c

0800543c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800543c:	b480      	push	{r7}
 800543e:	b083      	sub	sp, #12
 8005440:	af00      	add	r7, sp, #0
 8005442:	6078      	str	r0, [r7, #4]
 8005444:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	689b      	ldr	r3, [r3, #8]
 800544a:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800544e:	683b      	ldr	r3, [r7, #0]
 8005450:	431a      	orrs	r2, r3
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	609a      	str	r2, [r3, #8]
}
 8005456:	bf00      	nop
 8005458:	370c      	adds	r7, #12
 800545a:	46bd      	mov	sp, r7
 800545c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005460:	4770      	bx	lr

08005462 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8005462:	b480      	push	{r7}
 8005464:	b083      	sub	sp, #12
 8005466:	af00      	add	r7, sp, #0
 8005468:	6078      	str	r0, [r7, #4]
 800546a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	689b      	ldr	r3, [r3, #8]
 8005470:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8005474:	683b      	ldr	r3, [r7, #0]
 8005476:	431a      	orrs	r2, r3
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	609a      	str	r2, [r3, #8]
}
 800547c:	bf00      	nop
 800547e:	370c      	adds	r7, #12
 8005480:	46bd      	mov	sp, r7
 8005482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005486:	4770      	bx	lr

08005488 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8005488:	b480      	push	{r7}
 800548a:	b083      	sub	sp, #12
 800548c:	af00      	add	r7, sp, #0
 800548e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	689b      	ldr	r3, [r3, #8]
 8005494:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8005498:	4618      	mov	r0, r3
 800549a:	370c      	adds	r7, #12
 800549c:	46bd      	mov	sp, r7
 800549e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a2:	4770      	bx	lr

080054a4 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80054a4:	b480      	push	{r7}
 80054a6:	b087      	sub	sp, #28
 80054a8:	af00      	add	r7, sp, #0
 80054aa:	60f8      	str	r0, [r7, #12]
 80054ac:	60b9      	str	r1, [r7, #8]
 80054ae:	607a      	str	r2, [r7, #4]
 80054b0:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	3360      	adds	r3, #96	@ 0x60
 80054b6:	461a      	mov	r2, r3
 80054b8:	68bb      	ldr	r3, [r7, #8]
 80054ba:	009b      	lsls	r3, r3, #2
 80054bc:	4413      	add	r3, r2
 80054be:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80054c0:	697b      	ldr	r3, [r7, #20]
 80054c2:	681a      	ldr	r2, [r3, #0]
 80054c4:	4b08      	ldr	r3, [pc, #32]	@ (80054e8 <LL_ADC_SetOffset+0x44>)
 80054c6:	4013      	ands	r3, r2
 80054c8:	687a      	ldr	r2, [r7, #4]
 80054ca:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80054ce:	683a      	ldr	r2, [r7, #0]
 80054d0:	430a      	orrs	r2, r1
 80054d2:	4313      	orrs	r3, r2
 80054d4:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80054d8:	697b      	ldr	r3, [r7, #20]
 80054da:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80054dc:	bf00      	nop
 80054de:	371c      	adds	r7, #28
 80054e0:	46bd      	mov	sp, r7
 80054e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e6:	4770      	bx	lr
 80054e8:	03fff000 	.word	0x03fff000

080054ec <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80054ec:	b480      	push	{r7}
 80054ee:	b085      	sub	sp, #20
 80054f0:	af00      	add	r7, sp, #0
 80054f2:	6078      	str	r0, [r7, #4]
 80054f4:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	3360      	adds	r3, #96	@ 0x60
 80054fa:	461a      	mov	r2, r3
 80054fc:	683b      	ldr	r3, [r7, #0]
 80054fe:	009b      	lsls	r3, r3, #2
 8005500:	4413      	add	r3, r2
 8005502:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 800550c:	4618      	mov	r0, r3
 800550e:	3714      	adds	r7, #20
 8005510:	46bd      	mov	sp, r7
 8005512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005516:	4770      	bx	lr

08005518 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8005518:	b480      	push	{r7}
 800551a:	b087      	sub	sp, #28
 800551c:	af00      	add	r7, sp, #0
 800551e:	60f8      	str	r0, [r7, #12]
 8005520:	60b9      	str	r1, [r7, #8]
 8005522:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	3360      	adds	r3, #96	@ 0x60
 8005528:	461a      	mov	r2, r3
 800552a:	68bb      	ldr	r3, [r7, #8]
 800552c:	009b      	lsls	r3, r3, #2
 800552e:	4413      	add	r3, r2
 8005530:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005532:	697b      	ldr	r3, [r7, #20]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	431a      	orrs	r2, r3
 800553e:	697b      	ldr	r3, [r7, #20]
 8005540:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8005542:	bf00      	nop
 8005544:	371c      	adds	r7, #28
 8005546:	46bd      	mov	sp, r7
 8005548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800554c:	4770      	bx	lr

0800554e <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 800554e:	b480      	push	{r7}
 8005550:	b087      	sub	sp, #28
 8005552:	af00      	add	r7, sp, #0
 8005554:	60f8      	str	r0, [r7, #12]
 8005556:	60b9      	str	r1, [r7, #8]
 8005558:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	3360      	adds	r3, #96	@ 0x60
 800555e:	461a      	mov	r2, r3
 8005560:	68bb      	ldr	r3, [r7, #8]
 8005562:	009b      	lsls	r3, r3, #2
 8005564:	4413      	add	r3, r2
 8005566:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005568:	697b      	ldr	r3, [r7, #20]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	431a      	orrs	r2, r3
 8005574:	697b      	ldr	r3, [r7, #20]
 8005576:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8005578:	bf00      	nop
 800557a:	371c      	adds	r7, #28
 800557c:	46bd      	mov	sp, r7
 800557e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005582:	4770      	bx	lr

08005584 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8005584:	b480      	push	{r7}
 8005586:	b087      	sub	sp, #28
 8005588:	af00      	add	r7, sp, #0
 800558a:	60f8      	str	r0, [r7, #12]
 800558c:	60b9      	str	r1, [r7, #8]
 800558e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	3360      	adds	r3, #96	@ 0x60
 8005594:	461a      	mov	r2, r3
 8005596:	68bb      	ldr	r3, [r7, #8]
 8005598:	009b      	lsls	r3, r3, #2
 800559a:	4413      	add	r3, r2
 800559c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800559e:	697b      	ldr	r3, [r7, #20]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	431a      	orrs	r2, r3
 80055aa:	697b      	ldr	r3, [r7, #20]
 80055ac:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 80055ae:	bf00      	nop
 80055b0:	371c      	adds	r7, #28
 80055b2:	46bd      	mov	sp, r7
 80055b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b8:	4770      	bx	lr

080055ba <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80055ba:	b480      	push	{r7}
 80055bc:	b083      	sub	sp, #12
 80055be:	af00      	add	r7, sp, #0
 80055c0:	6078      	str	r0, [r7, #4]
 80055c2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	695b      	ldr	r3, [r3, #20]
 80055c8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80055cc:	683b      	ldr	r3, [r7, #0]
 80055ce:	431a      	orrs	r2, r3
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	615a      	str	r2, [r3, #20]
}
 80055d4:	bf00      	nop
 80055d6:	370c      	adds	r7, #12
 80055d8:	46bd      	mov	sp, r7
 80055da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055de:	4770      	bx	lr

080055e0 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80055e0:	b480      	push	{r7}
 80055e2:	b083      	sub	sp, #12
 80055e4:	af00      	add	r7, sp, #0
 80055e6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	68db      	ldr	r3, [r3, #12]
 80055ec:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d101      	bne.n	80055f8 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80055f4:	2301      	movs	r3, #1
 80055f6:	e000      	b.n	80055fa <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80055f8:	2300      	movs	r3, #0
}
 80055fa:	4618      	mov	r0, r3
 80055fc:	370c      	adds	r7, #12
 80055fe:	46bd      	mov	sp, r7
 8005600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005604:	4770      	bx	lr

08005606 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8005606:	b480      	push	{r7}
 8005608:	b087      	sub	sp, #28
 800560a:	af00      	add	r7, sp, #0
 800560c:	60f8      	str	r0, [r7, #12]
 800560e:	60b9      	str	r1, [r7, #8]
 8005610:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	3330      	adds	r3, #48	@ 0x30
 8005616:	461a      	mov	r2, r3
 8005618:	68bb      	ldr	r3, [r7, #8]
 800561a:	0a1b      	lsrs	r3, r3, #8
 800561c:	009b      	lsls	r3, r3, #2
 800561e:	f003 030c 	and.w	r3, r3, #12
 8005622:	4413      	add	r3, r2
 8005624:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8005626:	697b      	ldr	r3, [r7, #20]
 8005628:	681a      	ldr	r2, [r3, #0]
 800562a:	68bb      	ldr	r3, [r7, #8]
 800562c:	f003 031f 	and.w	r3, r3, #31
 8005630:	211f      	movs	r1, #31
 8005632:	fa01 f303 	lsl.w	r3, r1, r3
 8005636:	43db      	mvns	r3, r3
 8005638:	401a      	ands	r2, r3
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	0e9b      	lsrs	r3, r3, #26
 800563e:	f003 011f 	and.w	r1, r3, #31
 8005642:	68bb      	ldr	r3, [r7, #8]
 8005644:	f003 031f 	and.w	r3, r3, #31
 8005648:	fa01 f303 	lsl.w	r3, r1, r3
 800564c:	431a      	orrs	r2, r3
 800564e:	697b      	ldr	r3, [r7, #20]
 8005650:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8005652:	bf00      	nop
 8005654:	371c      	adds	r7, #28
 8005656:	46bd      	mov	sp, r7
 8005658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800565c:	4770      	bx	lr

0800565e <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800565e:	b480      	push	{r7}
 8005660:	b087      	sub	sp, #28
 8005662:	af00      	add	r7, sp, #0
 8005664:	60f8      	str	r0, [r7, #12]
 8005666:	60b9      	str	r1, [r7, #8]
 8005668:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	3314      	adds	r3, #20
 800566e:	461a      	mov	r2, r3
 8005670:	68bb      	ldr	r3, [r7, #8]
 8005672:	0e5b      	lsrs	r3, r3, #25
 8005674:	009b      	lsls	r3, r3, #2
 8005676:	f003 0304 	and.w	r3, r3, #4
 800567a:	4413      	add	r3, r2
 800567c:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800567e:	697b      	ldr	r3, [r7, #20]
 8005680:	681a      	ldr	r2, [r3, #0]
 8005682:	68bb      	ldr	r3, [r7, #8]
 8005684:	0d1b      	lsrs	r3, r3, #20
 8005686:	f003 031f 	and.w	r3, r3, #31
 800568a:	2107      	movs	r1, #7
 800568c:	fa01 f303 	lsl.w	r3, r1, r3
 8005690:	43db      	mvns	r3, r3
 8005692:	401a      	ands	r2, r3
 8005694:	68bb      	ldr	r3, [r7, #8]
 8005696:	0d1b      	lsrs	r3, r3, #20
 8005698:	f003 031f 	and.w	r3, r3, #31
 800569c:	6879      	ldr	r1, [r7, #4]
 800569e:	fa01 f303 	lsl.w	r3, r1, r3
 80056a2:	431a      	orrs	r2, r3
 80056a4:	697b      	ldr	r3, [r7, #20]
 80056a6:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80056a8:	bf00      	nop
 80056aa:	371c      	adds	r7, #28
 80056ac:	46bd      	mov	sp, r7
 80056ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b2:	4770      	bx	lr

080056b4 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80056b4:	b480      	push	{r7}
 80056b6:	b085      	sub	sp, #20
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	60f8      	str	r0, [r7, #12]
 80056bc:	60b9      	str	r1, [r7, #8]
 80056be:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80056c6:	68bb      	ldr	r3, [r7, #8]
 80056c8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80056cc:	43db      	mvns	r3, r3
 80056ce:	401a      	ands	r2, r3
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	f003 0318 	and.w	r3, r3, #24
 80056d6:	4908      	ldr	r1, [pc, #32]	@ (80056f8 <LL_ADC_SetChannelSingleDiff+0x44>)
 80056d8:	40d9      	lsrs	r1, r3
 80056da:	68bb      	ldr	r3, [r7, #8]
 80056dc:	400b      	ands	r3, r1
 80056de:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80056e2:	431a      	orrs	r2, r3
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80056ea:	bf00      	nop
 80056ec:	3714      	adds	r7, #20
 80056ee:	46bd      	mov	sp, r7
 80056f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f4:	4770      	bx	lr
 80056f6:	bf00      	nop
 80056f8:	0007ffff 	.word	0x0007ffff

080056fc <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80056fc:	b480      	push	{r7}
 80056fe:	b083      	sub	sp, #12
 8005700:	af00      	add	r7, sp, #0
 8005702:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	689b      	ldr	r3, [r3, #8]
 8005708:	f003 031f 	and.w	r3, r3, #31
}
 800570c:	4618      	mov	r0, r3
 800570e:	370c      	adds	r7, #12
 8005710:	46bd      	mov	sp, r7
 8005712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005716:	4770      	bx	lr

08005718 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8005718:	b480      	push	{r7}
 800571a:	b083      	sub	sp, #12
 800571c:	af00      	add	r7, sp, #0
 800571e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	689b      	ldr	r3, [r3, #8]
 8005724:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8005728:	4618      	mov	r0, r3
 800572a:	370c      	adds	r7, #12
 800572c:	46bd      	mov	sp, r7
 800572e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005732:	4770      	bx	lr

08005734 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8005734:	b480      	push	{r7}
 8005736:	b083      	sub	sp, #12
 8005738:	af00      	add	r7, sp, #0
 800573a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	689b      	ldr	r3, [r3, #8]
 8005740:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8005744:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005748:	687a      	ldr	r2, [r7, #4]
 800574a:	6093      	str	r3, [r2, #8]
}
 800574c:	bf00      	nop
 800574e:	370c      	adds	r7, #12
 8005750:	46bd      	mov	sp, r7
 8005752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005756:	4770      	bx	lr

08005758 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8005758:	b480      	push	{r7}
 800575a:	b083      	sub	sp, #12
 800575c:	af00      	add	r7, sp, #0
 800575e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	689b      	ldr	r3, [r3, #8]
 8005764:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005768:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800576c:	d101      	bne.n	8005772 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800576e:	2301      	movs	r3, #1
 8005770:	e000      	b.n	8005774 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8005772:	2300      	movs	r3, #0
}
 8005774:	4618      	mov	r0, r3
 8005776:	370c      	adds	r7, #12
 8005778:	46bd      	mov	sp, r7
 800577a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800577e:	4770      	bx	lr

08005780 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8005780:	b480      	push	{r7}
 8005782:	b083      	sub	sp, #12
 8005784:	af00      	add	r7, sp, #0
 8005786:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	689b      	ldr	r3, [r3, #8]
 800578c:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8005790:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005794:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800579c:	bf00      	nop
 800579e:	370c      	adds	r7, #12
 80057a0:	46bd      	mov	sp, r7
 80057a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a6:	4770      	bx	lr

080057a8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80057a8:	b480      	push	{r7}
 80057aa:	b083      	sub	sp, #12
 80057ac:	af00      	add	r7, sp, #0
 80057ae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	689b      	ldr	r3, [r3, #8]
 80057b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80057b8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80057bc:	d101      	bne.n	80057c2 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80057be:	2301      	movs	r3, #1
 80057c0:	e000      	b.n	80057c4 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80057c2:	2300      	movs	r3, #0
}
 80057c4:	4618      	mov	r0, r3
 80057c6:	370c      	adds	r7, #12
 80057c8:	46bd      	mov	sp, r7
 80057ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ce:	4770      	bx	lr

080057d0 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80057d0:	b480      	push	{r7}
 80057d2:	b083      	sub	sp, #12
 80057d4:	af00      	add	r7, sp, #0
 80057d6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	689b      	ldr	r3, [r3, #8]
 80057dc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80057e0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80057e4:	f043 0201 	orr.w	r2, r3, #1
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80057ec:	bf00      	nop
 80057ee:	370c      	adds	r7, #12
 80057f0:	46bd      	mov	sp, r7
 80057f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f6:	4770      	bx	lr

080057f8 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80057f8:	b480      	push	{r7}
 80057fa:	b083      	sub	sp, #12
 80057fc:	af00      	add	r7, sp, #0
 80057fe:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	689b      	ldr	r3, [r3, #8]
 8005804:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005808:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800580c:	f043 0202 	orr.w	r2, r3, #2
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8005814:	bf00      	nop
 8005816:	370c      	adds	r7, #12
 8005818:	46bd      	mov	sp, r7
 800581a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800581e:	4770      	bx	lr

08005820 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8005820:	b480      	push	{r7}
 8005822:	b083      	sub	sp, #12
 8005824:	af00      	add	r7, sp, #0
 8005826:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	689b      	ldr	r3, [r3, #8]
 800582c:	f003 0301 	and.w	r3, r3, #1
 8005830:	2b01      	cmp	r3, #1
 8005832:	d101      	bne.n	8005838 <LL_ADC_IsEnabled+0x18>
 8005834:	2301      	movs	r3, #1
 8005836:	e000      	b.n	800583a <LL_ADC_IsEnabled+0x1a>
 8005838:	2300      	movs	r3, #0
}
 800583a:	4618      	mov	r0, r3
 800583c:	370c      	adds	r7, #12
 800583e:	46bd      	mov	sp, r7
 8005840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005844:	4770      	bx	lr

08005846 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8005846:	b480      	push	{r7}
 8005848:	b083      	sub	sp, #12
 800584a:	af00      	add	r7, sp, #0
 800584c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	689b      	ldr	r3, [r3, #8]
 8005852:	f003 0302 	and.w	r3, r3, #2
 8005856:	2b02      	cmp	r3, #2
 8005858:	d101      	bne.n	800585e <LL_ADC_IsDisableOngoing+0x18>
 800585a:	2301      	movs	r3, #1
 800585c:	e000      	b.n	8005860 <LL_ADC_IsDisableOngoing+0x1a>
 800585e:	2300      	movs	r3, #0
}
 8005860:	4618      	mov	r0, r3
 8005862:	370c      	adds	r7, #12
 8005864:	46bd      	mov	sp, r7
 8005866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800586a:	4770      	bx	lr

0800586c <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800586c:	b480      	push	{r7}
 800586e:	b083      	sub	sp, #12
 8005870:	af00      	add	r7, sp, #0
 8005872:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	689b      	ldr	r3, [r3, #8]
 8005878:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800587c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005880:	f043 0204 	orr.w	r2, r3, #4
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8005888:	bf00      	nop
 800588a:	370c      	adds	r7, #12
 800588c:	46bd      	mov	sp, r7
 800588e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005892:	4770      	bx	lr

08005894 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8005894:	b480      	push	{r7}
 8005896:	b083      	sub	sp, #12
 8005898:	af00      	add	r7, sp, #0
 800589a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	689b      	ldr	r3, [r3, #8]
 80058a0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80058a4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80058a8:	f043 0210 	orr.w	r2, r3, #16
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 80058b0:	bf00      	nop
 80058b2:	370c      	adds	r7, #12
 80058b4:	46bd      	mov	sp, r7
 80058b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ba:	4770      	bx	lr

080058bc <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80058bc:	b480      	push	{r7}
 80058be:	b083      	sub	sp, #12
 80058c0:	af00      	add	r7, sp, #0
 80058c2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	689b      	ldr	r3, [r3, #8]
 80058c8:	f003 0304 	and.w	r3, r3, #4
 80058cc:	2b04      	cmp	r3, #4
 80058ce:	d101      	bne.n	80058d4 <LL_ADC_REG_IsConversionOngoing+0x18>
 80058d0:	2301      	movs	r3, #1
 80058d2:	e000      	b.n	80058d6 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80058d4:	2300      	movs	r3, #0
}
 80058d6:	4618      	mov	r0, r3
 80058d8:	370c      	adds	r7, #12
 80058da:	46bd      	mov	sp, r7
 80058dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e0:	4770      	bx	lr

080058e2 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 80058e2:	b480      	push	{r7}
 80058e4:	b083      	sub	sp, #12
 80058e6:	af00      	add	r7, sp, #0
 80058e8:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	689b      	ldr	r3, [r3, #8]
 80058ee:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80058f2:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80058f6:	f043 0220 	orr.w	r2, r3, #32
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 80058fe:	bf00      	nop
 8005900:	370c      	adds	r7, #12
 8005902:	46bd      	mov	sp, r7
 8005904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005908:	4770      	bx	lr

0800590a <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800590a:	b480      	push	{r7}
 800590c:	b083      	sub	sp, #12
 800590e:	af00      	add	r7, sp, #0
 8005910:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	689b      	ldr	r3, [r3, #8]
 8005916:	f003 0308 	and.w	r3, r3, #8
 800591a:	2b08      	cmp	r3, #8
 800591c:	d101      	bne.n	8005922 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800591e:	2301      	movs	r3, #1
 8005920:	e000      	b.n	8005924 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8005922:	2300      	movs	r3, #0
}
 8005924:	4618      	mov	r0, r3
 8005926:	370c      	adds	r7, #12
 8005928:	46bd      	mov	sp, r7
 800592a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800592e:	4770      	bx	lr

08005930 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8005930:	b590      	push	{r4, r7, lr}
 8005932:	b089      	sub	sp, #36	@ 0x24
 8005934:	af00      	add	r7, sp, #0
 8005936:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005938:	2300      	movs	r3, #0
 800593a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 800593c:	2300      	movs	r3, #0
 800593e:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	2b00      	cmp	r3, #0
 8005944:	d101      	bne.n	800594a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8005946:	2301      	movs	r3, #1
 8005948:	e167      	b.n	8005c1a <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	695b      	ldr	r3, [r3, #20]
 800594e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005954:	2b00      	cmp	r3, #0
 8005956:	d109      	bne.n	800596c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005958:	6878      	ldr	r0, [r7, #4]
 800595a:	f7fd fc1b 	bl	8003194 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	2200      	movs	r2, #0
 8005962:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	2200      	movs	r2, #0
 8005968:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	4618      	mov	r0, r3
 8005972:	f7ff fef1 	bl	8005758 <LL_ADC_IsDeepPowerDownEnabled>
 8005976:	4603      	mov	r3, r0
 8005978:	2b00      	cmp	r3, #0
 800597a:	d004      	beq.n	8005986 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	4618      	mov	r0, r3
 8005982:	f7ff fed7 	bl	8005734 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	4618      	mov	r0, r3
 800598c:	f7ff ff0c 	bl	80057a8 <LL_ADC_IsInternalRegulatorEnabled>
 8005990:	4603      	mov	r3, r0
 8005992:	2b00      	cmp	r3, #0
 8005994:	d115      	bne.n	80059c2 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	4618      	mov	r0, r3
 800599c:	f7ff fef0 	bl	8005780 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80059a0:	4ba0      	ldr	r3, [pc, #640]	@ (8005c24 <HAL_ADC_Init+0x2f4>)
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	099b      	lsrs	r3, r3, #6
 80059a6:	4aa0      	ldr	r2, [pc, #640]	@ (8005c28 <HAL_ADC_Init+0x2f8>)
 80059a8:	fba2 2303 	umull	r2, r3, r2, r3
 80059ac:	099b      	lsrs	r3, r3, #6
 80059ae:	3301      	adds	r3, #1
 80059b0:	005b      	lsls	r3, r3, #1
 80059b2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80059b4:	e002      	b.n	80059bc <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	3b01      	subs	r3, #1
 80059ba:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d1f9      	bne.n	80059b6 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	4618      	mov	r0, r3
 80059c8:	f7ff feee 	bl	80057a8 <LL_ADC_IsInternalRegulatorEnabled>
 80059cc:	4603      	mov	r3, r0
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d10d      	bne.n	80059ee <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80059d6:	f043 0210 	orr.w	r2, r3, #16
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80059e2:	f043 0201 	orr.w	r2, r3, #1
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 80059ea:	2301      	movs	r3, #1
 80059ec:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	4618      	mov	r0, r3
 80059f4:	f7ff ff62 	bl	80058bc <LL_ADC_REG_IsConversionOngoing>
 80059f8:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80059fe:	f003 0310 	and.w	r3, r3, #16
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	f040 8100 	bne.w	8005c08 <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8005a08:	697b      	ldr	r3, [r7, #20]
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	f040 80fc 	bne.w	8005c08 <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a14:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8005a18:	f043 0202 	orr.w	r2, r3, #2
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	4618      	mov	r0, r3
 8005a26:	f7ff fefb 	bl	8005820 <LL_ADC_IsEnabled>
 8005a2a:	4603      	mov	r3, r0
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d111      	bne.n	8005a54 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005a30:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8005a34:	f7ff fef4 	bl	8005820 <LL_ADC_IsEnabled>
 8005a38:	4604      	mov	r4, r0
 8005a3a:	487c      	ldr	r0, [pc, #496]	@ (8005c2c <HAL_ADC_Init+0x2fc>)
 8005a3c:	f7ff fef0 	bl	8005820 <LL_ADC_IsEnabled>
 8005a40:	4603      	mov	r3, r0
 8005a42:	4323      	orrs	r3, r4
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d105      	bne.n	8005a54 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	685b      	ldr	r3, [r3, #4]
 8005a4c:	4619      	mov	r1, r3
 8005a4e:	4878      	ldr	r0, [pc, #480]	@ (8005c30 <HAL_ADC_Init+0x300>)
 8005a50:	f7ff fcf4 	bl	800543c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	7f5b      	ldrb	r3, [r3, #29]
 8005a58:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005a5e:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8005a64:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8005a6a:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8005a72:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005a74:	4313      	orrs	r3, r2
 8005a76:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8005a7e:	2b01      	cmp	r3, #1
 8005a80:	d106      	bne.n	8005a90 <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a86:	3b01      	subs	r3, #1
 8005a88:	045b      	lsls	r3, r3, #17
 8005a8a:	69ba      	ldr	r2, [r7, #24]
 8005a8c:	4313      	orrs	r3, r2
 8005a8e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d009      	beq.n	8005aac <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a9c:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005aa4:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005aa6:	69ba      	ldr	r2, [r7, #24]
 8005aa8:	4313      	orrs	r3, r2
 8005aaa:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	68da      	ldr	r2, [r3, #12]
 8005ab2:	4b60      	ldr	r3, [pc, #384]	@ (8005c34 <HAL_ADC_Init+0x304>)
 8005ab4:	4013      	ands	r3, r2
 8005ab6:	687a      	ldr	r2, [r7, #4]
 8005ab8:	6812      	ldr	r2, [r2, #0]
 8005aba:	69b9      	ldr	r1, [r7, #24]
 8005abc:	430b      	orrs	r3, r1
 8005abe:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	691b      	ldr	r3, [r3, #16]
 8005ac6:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	430a      	orrs	r2, r1
 8005ad4:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	4618      	mov	r0, r3
 8005adc:	f7ff ff15 	bl	800590a <LL_ADC_INJ_IsConversionOngoing>
 8005ae0:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8005ae2:	697b      	ldr	r3, [r7, #20]
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d16d      	bne.n	8005bc4 <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005ae8:	693b      	ldr	r3, [r7, #16]
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d16a      	bne.n	8005bc4 <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8005af2:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8005afa:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8005afc:	4313      	orrs	r3, r2
 8005afe:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	68db      	ldr	r3, [r3, #12]
 8005b06:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005b0a:	f023 0302 	bic.w	r3, r3, #2
 8005b0e:	687a      	ldr	r2, [r7, #4]
 8005b10:	6812      	ldr	r2, [r2, #0]
 8005b12:	69b9      	ldr	r1, [r7, #24]
 8005b14:	430b      	orrs	r3, r1
 8005b16:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	691b      	ldr	r3, [r3, #16]
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d017      	beq.n	8005b50 <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	691a      	ldr	r2, [r3, #16]
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8005b2e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8005b38:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8005b3c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005b40:	687a      	ldr	r2, [r7, #4]
 8005b42:	6911      	ldr	r1, [r2, #16]
 8005b44:	687a      	ldr	r2, [r7, #4]
 8005b46:	6812      	ldr	r2, [r2, #0]
 8005b48:	430b      	orrs	r3, r1
 8005b4a:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8005b4e:	e013      	b.n	8005b78 <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	691a      	ldr	r2, [r3, #16]
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8005b5e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8005b68:	687a      	ldr	r2, [r7, #4]
 8005b6a:	6812      	ldr	r2, [r2, #0]
 8005b6c:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8005b70:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005b74:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005b7e:	2b01      	cmp	r3, #1
 8005b80:	d118      	bne.n	8005bb4 <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	691b      	ldr	r3, [r3, #16]
 8005b88:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8005b8c:	f023 0304 	bic.w	r3, r3, #4
 8005b90:	687a      	ldr	r2, [r7, #4]
 8005b92:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8005b94:	687a      	ldr	r2, [r7, #4]
 8005b96:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8005b98:	4311      	orrs	r1, r2
 8005b9a:	687a      	ldr	r2, [r7, #4]
 8005b9c:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8005b9e:	4311      	orrs	r1, r2
 8005ba0:	687a      	ldr	r2, [r7, #4]
 8005ba2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005ba4:	430a      	orrs	r2, r1
 8005ba6:	431a      	orrs	r2, r3
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	f042 0201 	orr.w	r2, r2, #1
 8005bb0:	611a      	str	r2, [r3, #16]
 8005bb2:	e007      	b.n	8005bc4 <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	691a      	ldr	r2, [r3, #16]
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	f022 0201 	bic.w	r2, r2, #1
 8005bc2:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	695b      	ldr	r3, [r3, #20]
 8005bc8:	2b01      	cmp	r3, #1
 8005bca:	d10c      	bne.n	8005be6 <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005bd2:	f023 010f 	bic.w	r1, r3, #15
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	6a1b      	ldr	r3, [r3, #32]
 8005bda:	1e5a      	subs	r2, r3, #1
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	430a      	orrs	r2, r1
 8005be2:	631a      	str	r2, [r3, #48]	@ 0x30
 8005be4:	e007      	b.n	8005bf6 <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	f022 020f 	bic.w	r2, r2, #15
 8005bf4:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005bfa:	f023 0303 	bic.w	r3, r3, #3
 8005bfe:	f043 0201 	orr.w	r2, r3, #1
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005c06:	e007      	b.n	8005c18 <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005c0c:	f043 0210 	orr.w	r2, r3, #16
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8005c14:	2301      	movs	r3, #1
 8005c16:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8005c18:	7ffb      	ldrb	r3, [r7, #31]
}
 8005c1a:	4618      	mov	r0, r3
 8005c1c:	3724      	adds	r7, #36	@ 0x24
 8005c1e:	46bd      	mov	sp, r7
 8005c20:	bd90      	pop	{r4, r7, pc}
 8005c22:	bf00      	nop
 8005c24:	20000004 	.word	0x20000004
 8005c28:	053e2d63 	.word	0x053e2d63
 8005c2c:	50000100 	.word	0x50000100
 8005c30:	50000300 	.word	0x50000300
 8005c34:	fff04007 	.word	0xfff04007

08005c38 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8005c38:	b580      	push	{r7, lr}
 8005c3a:	b086      	sub	sp, #24
 8005c3c:	af00      	add	r7, sp, #0
 8005c3e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005c40:	4859      	ldr	r0, [pc, #356]	@ (8005da8 <HAL_ADC_Start+0x170>)
 8005c42:	f7ff fd5b 	bl	80056fc <LL_ADC_GetMultimode>
 8005c46:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	4618      	mov	r0, r3
 8005c4e:	f7ff fe35 	bl	80058bc <LL_ADC_REG_IsConversionOngoing>
 8005c52:	4603      	mov	r3, r0
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	f040 809f 	bne.w	8005d98 <HAL_ADC_Start+0x160>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8005c60:	2b01      	cmp	r3, #1
 8005c62:	d101      	bne.n	8005c68 <HAL_ADC_Start+0x30>
 8005c64:	2302      	movs	r3, #2
 8005c66:	e09a      	b.n	8005d9e <HAL_ADC_Start+0x166>
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	2201      	movs	r2, #1
 8005c6c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8005c70:	6878      	ldr	r0, [r7, #4]
 8005c72:	f000 fe63 	bl	800693c <ADC_Enable>
 8005c76:	4603      	mov	r3, r0
 8005c78:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8005c7a:	7dfb      	ldrb	r3, [r7, #23]
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	f040 8086 	bne.w	8005d8e <HAL_ADC_Start+0x156>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005c86:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8005c8a:	f023 0301 	bic.w	r3, r3, #1
 8005c8e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	4a44      	ldr	r2, [pc, #272]	@ (8005dac <HAL_ADC_Start+0x174>)
 8005c9c:	4293      	cmp	r3, r2
 8005c9e:	d002      	beq.n	8005ca6 <HAL_ADC_Start+0x6e>
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	e001      	b.n	8005caa <HAL_ADC_Start+0x72>
 8005ca6:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8005caa:	687a      	ldr	r2, [r7, #4]
 8005cac:	6812      	ldr	r2, [r2, #0]
 8005cae:	4293      	cmp	r3, r2
 8005cb0:	d002      	beq.n	8005cb8 <HAL_ADC_Start+0x80>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005cb2:	693b      	ldr	r3, [r7, #16]
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d105      	bne.n	8005cc4 <HAL_ADC_Start+0x8c>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005cbc:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005cc8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005ccc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005cd0:	d106      	bne.n	8005ce0 <HAL_ADC_Start+0xa8>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005cd6:	f023 0206 	bic.w	r2, r3, #6
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	661a      	str	r2, [r3, #96]	@ 0x60
 8005cde:	e002      	b.n	8005ce6 <HAL_ADC_Start+0xae>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	2200      	movs	r2, #0
 8005ce4:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	221c      	movs	r2, #28
 8005cec:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	2200      	movs	r2, #0
 8005cf2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	4a2c      	ldr	r2, [pc, #176]	@ (8005dac <HAL_ADC_Start+0x174>)
 8005cfc:	4293      	cmp	r3, r2
 8005cfe:	d002      	beq.n	8005d06 <HAL_ADC_Start+0xce>
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	e001      	b.n	8005d0a <HAL_ADC_Start+0xd2>
 8005d06:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8005d0a:	687a      	ldr	r2, [r7, #4]
 8005d0c:	6812      	ldr	r2, [r2, #0]
 8005d0e:	4293      	cmp	r3, r2
 8005d10:	d008      	beq.n	8005d24 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005d12:	693b      	ldr	r3, [r7, #16]
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d005      	beq.n	8005d24 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8005d18:	693b      	ldr	r3, [r7, #16]
 8005d1a:	2b05      	cmp	r3, #5
 8005d1c:	d002      	beq.n	8005d24 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8005d1e:	693b      	ldr	r3, [r7, #16]
 8005d20:	2b09      	cmp	r3, #9
 8005d22:	d114      	bne.n	8005d4e <HAL_ADC_Start+0x116>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	68db      	ldr	r3, [r3, #12]
 8005d2a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d007      	beq.n	8005d42 <HAL_ADC_Start+0x10a>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005d36:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8005d3a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	4618      	mov	r0, r3
 8005d48:	f7ff fd90 	bl	800586c <LL_ADC_REG_StartConversion>
 8005d4c:	e026      	b.n	8005d9c <HAL_ADC_Start+0x164>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005d52:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	4a13      	ldr	r2, [pc, #76]	@ (8005dac <HAL_ADC_Start+0x174>)
 8005d60:	4293      	cmp	r3, r2
 8005d62:	d002      	beq.n	8005d6a <HAL_ADC_Start+0x132>
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	e001      	b.n	8005d6e <HAL_ADC_Start+0x136>
 8005d6a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8005d6e:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	68db      	ldr	r3, [r3, #12]
 8005d74:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d00f      	beq.n	8005d9c <HAL_ADC_Start+0x164>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005d80:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8005d84:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005d8c:	e006      	b.n	8005d9c <HAL_ADC_Start+0x164>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	2200      	movs	r2, #0
 8005d92:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8005d96:	e001      	b.n	8005d9c <HAL_ADC_Start+0x164>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8005d98:	2302      	movs	r3, #2
 8005d9a:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8005d9c:	7dfb      	ldrb	r3, [r7, #23]
}
 8005d9e:	4618      	mov	r0, r3
 8005da0:	3718      	adds	r7, #24
 8005da2:	46bd      	mov	sp, r7
 8005da4:	bd80      	pop	{r7, pc}
 8005da6:	bf00      	nop
 8005da8:	50000300 	.word	0x50000300
 8005dac:	50000100 	.word	0x50000100

08005db0 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8005db0:	b580      	push	{r7, lr}
 8005db2:	b084      	sub	sp, #16
 8005db4:	af00      	add	r7, sp, #0
 8005db6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8005dbe:	2b01      	cmp	r3, #1
 8005dc0:	d101      	bne.n	8005dc6 <HAL_ADC_Stop+0x16>
 8005dc2:	2302      	movs	r3, #2
 8005dc4:	e023      	b.n	8005e0e <HAL_ADC_Stop+0x5e>
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	2201      	movs	r2, #1
 8005dca:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8005dce:	2103      	movs	r1, #3
 8005dd0:	6878      	ldr	r0, [r7, #4]
 8005dd2:	f000 fcf7 	bl	80067c4 <ADC_ConversionStop>
 8005dd6:	4603      	mov	r3, r0
 8005dd8:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8005dda:	7bfb      	ldrb	r3, [r7, #15]
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d111      	bne.n	8005e04 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8005de0:	6878      	ldr	r0, [r7, #4]
 8005de2:	f000 fe31 	bl	8006a48 <ADC_Disable>
 8005de6:	4603      	mov	r3, r0
 8005de8:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8005dea:	7bfb      	ldrb	r3, [r7, #15]
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d109      	bne.n	8005e04 <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005df4:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8005df8:	f023 0301 	bic.w	r3, r3, #1
 8005dfc:	f043 0201 	orr.w	r2, r3, #1
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	65da      	str	r2, [r3, #92]	@ 0x5c
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	2200      	movs	r2, #0
 8005e08:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8005e0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e0e:	4618      	mov	r0, r3
 8005e10:	3710      	adds	r7, #16
 8005e12:	46bd      	mov	sp, r7
 8005e14:	bd80      	pop	{r7, pc}
	...

08005e18 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8005e18:	b580      	push	{r7, lr}
 8005e1a:	b088      	sub	sp, #32
 8005e1c:	af00      	add	r7, sp, #0
 8005e1e:	6078      	str	r0, [r7, #4]
 8005e20:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005e22:	4867      	ldr	r0, [pc, #412]	@ (8005fc0 <HAL_ADC_PollForConversion+0x1a8>)
 8005e24:	f7ff fc6a 	bl	80056fc <LL_ADC_GetMultimode>
 8005e28:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	699b      	ldr	r3, [r3, #24]
 8005e2e:	2b08      	cmp	r3, #8
 8005e30:	d102      	bne.n	8005e38 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8005e32:	2308      	movs	r3, #8
 8005e34:	61fb      	str	r3, [r7, #28]
 8005e36:	e02a      	b.n	8005e8e <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005e38:	697b      	ldr	r3, [r7, #20]
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d005      	beq.n	8005e4a <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8005e3e:	697b      	ldr	r3, [r7, #20]
 8005e40:	2b05      	cmp	r3, #5
 8005e42:	d002      	beq.n	8005e4a <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8005e44:	697b      	ldr	r3, [r7, #20]
 8005e46:	2b09      	cmp	r3, #9
 8005e48:	d111      	bne.n	8005e6e <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	68db      	ldr	r3, [r3, #12]
 8005e50:	f003 0301 	and.w	r3, r3, #1
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d007      	beq.n	8005e68 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e5c:	f043 0220 	orr.w	r2, r3, #32
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 8005e64:	2301      	movs	r3, #1
 8005e66:	e0a6      	b.n	8005fb6 <HAL_ADC_PollForConversion+0x19e>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8005e68:	2304      	movs	r3, #4
 8005e6a:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8005e6c:	e00f      	b.n	8005e8e <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8005e6e:	4854      	ldr	r0, [pc, #336]	@ (8005fc0 <HAL_ADC_PollForConversion+0x1a8>)
 8005e70:	f7ff fc52 	bl	8005718 <LL_ADC_GetMultiDMATransfer>
 8005e74:	4603      	mov	r3, r0
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d007      	beq.n	8005e8a <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e7e:	f043 0220 	orr.w	r2, r3, #32
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 8005e86:	2301      	movs	r3, #1
 8005e88:	e095      	b.n	8005fb6 <HAL_ADC_PollForConversion+0x19e>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8005e8a:	2304      	movs	r3, #4
 8005e8c:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8005e8e:	f7ff faa7 	bl	80053e0 <HAL_GetTick>
 8005e92:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8005e94:	e021      	b.n	8005eda <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8005e96:	683b      	ldr	r3, [r7, #0]
 8005e98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e9c:	d01d      	beq.n	8005eda <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8005e9e:	f7ff fa9f 	bl	80053e0 <HAL_GetTick>
 8005ea2:	4602      	mov	r2, r0
 8005ea4:	693b      	ldr	r3, [r7, #16]
 8005ea6:	1ad3      	subs	r3, r2, r3
 8005ea8:	683a      	ldr	r2, [r7, #0]
 8005eaa:	429a      	cmp	r2, r3
 8005eac:	d302      	bcc.n	8005eb4 <HAL_ADC_PollForConversion+0x9c>
 8005eae:	683b      	ldr	r3, [r7, #0]
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d112      	bne.n	8005eda <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	681a      	ldr	r2, [r3, #0]
 8005eba:	69fb      	ldr	r3, [r7, #28]
 8005ebc:	4013      	ands	r3, r2
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d10b      	bne.n	8005eda <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ec6:	f043 0204 	orr.w	r2, r3, #4
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	2200      	movs	r2, #0
 8005ed2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

          return HAL_TIMEOUT;
 8005ed6:	2303      	movs	r3, #3
 8005ed8:	e06d      	b.n	8005fb6 <HAL_ADC_PollForConversion+0x19e>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	681a      	ldr	r2, [r3, #0]
 8005ee0:	69fb      	ldr	r3, [r7, #28]
 8005ee2:	4013      	ands	r3, r2
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d0d6      	beq.n	8005e96 <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005eec:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	4618      	mov	r0, r3
 8005efa:	f7ff fb71 	bl	80055e0 <LL_ADC_REG_IsTriggerSourceSWStart>
 8005efe:	4603      	mov	r3, r0
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d01c      	beq.n	8005f3e <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	7f5b      	ldrb	r3, [r3, #29]
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d118      	bne.n	8005f3e <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	f003 0308 	and.w	r3, r3, #8
 8005f16:	2b08      	cmp	r3, #8
 8005f18:	d111      	bne.n	8005f3e <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005f1e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	65da      	str	r2, [r3, #92]	@ 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005f2a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d105      	bne.n	8005f3e <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005f36:	f043 0201 	orr.w	r2, r3, #1
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	4a20      	ldr	r2, [pc, #128]	@ (8005fc4 <HAL_ADC_PollForConversion+0x1ac>)
 8005f44:	4293      	cmp	r3, r2
 8005f46:	d002      	beq.n	8005f4e <HAL_ADC_PollForConversion+0x136>
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	e001      	b.n	8005f52 <HAL_ADC_PollForConversion+0x13a>
 8005f4e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8005f52:	687a      	ldr	r2, [r7, #4]
 8005f54:	6812      	ldr	r2, [r2, #0]
 8005f56:	4293      	cmp	r3, r2
 8005f58:	d008      	beq.n	8005f6c <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005f5a:	697b      	ldr	r3, [r7, #20]
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d005      	beq.n	8005f6c <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8005f60:	697b      	ldr	r3, [r7, #20]
 8005f62:	2b05      	cmp	r3, #5
 8005f64:	d002      	beq.n	8005f6c <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8005f66:	697b      	ldr	r3, [r7, #20]
 8005f68:	2b09      	cmp	r3, #9
 8005f6a:	d104      	bne.n	8005f76 <HAL_ADC_PollForConversion+0x15e>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	68db      	ldr	r3, [r3, #12]
 8005f72:	61bb      	str	r3, [r7, #24]
 8005f74:	e00d      	b.n	8005f92 <HAL_ADC_PollForConversion+0x17a>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	4a12      	ldr	r2, [pc, #72]	@ (8005fc4 <HAL_ADC_PollForConversion+0x1ac>)
 8005f7c:	4293      	cmp	r3, r2
 8005f7e:	d002      	beq.n	8005f86 <HAL_ADC_PollForConversion+0x16e>
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	e001      	b.n	8005f8a <HAL_ADC_PollForConversion+0x172>
 8005f86:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8005f8a:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	68db      	ldr	r3, [r3, #12]
 8005f90:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8005f92:	69fb      	ldr	r3, [r7, #28]
 8005f94:	2b08      	cmp	r3, #8
 8005f96:	d104      	bne.n	8005fa2 <HAL_ADC_PollForConversion+0x18a>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	2208      	movs	r2, #8
 8005f9e:	601a      	str	r2, [r3, #0]
 8005fa0:	e008      	b.n	8005fb4 <HAL_ADC_PollForConversion+0x19c>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8005fa2:	69bb      	ldr	r3, [r7, #24]
 8005fa4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d103      	bne.n	8005fb4 <HAL_ADC_PollForConversion+0x19c>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	220c      	movs	r2, #12
 8005fb2:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8005fb4:	2300      	movs	r3, #0
}
 8005fb6:	4618      	mov	r0, r3
 8005fb8:	3720      	adds	r7, #32
 8005fba:	46bd      	mov	sp, r7
 8005fbc:	bd80      	pop	{r7, pc}
 8005fbe:	bf00      	nop
 8005fc0:	50000300 	.word	0x50000300
 8005fc4:	50000100 	.word	0x50000100

08005fc8 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8005fc8:	b480      	push	{r7}
 8005fca:	b083      	sub	sp, #12
 8005fcc:	af00      	add	r7, sp, #0
 8005fce:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8005fd6:	4618      	mov	r0, r3
 8005fd8:	370c      	adds	r7, #12
 8005fda:	46bd      	mov	sp, r7
 8005fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe0:	4770      	bx	lr
	...

08005fe4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8005fe4:	b580      	push	{r7, lr}
 8005fe6:	b0b6      	sub	sp, #216	@ 0xd8
 8005fe8:	af00      	add	r7, sp, #0
 8005fea:	6078      	str	r0, [r7, #4]
 8005fec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005fee:	2300      	movs	r3, #0
 8005ff0:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8005ff4:	2300      	movs	r3, #0
 8005ff6:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8005ffe:	2b01      	cmp	r3, #1
 8006000:	d101      	bne.n	8006006 <HAL_ADC_ConfigChannel+0x22>
 8006002:	2302      	movs	r3, #2
 8006004:	e3c8      	b.n	8006798 <HAL_ADC_ConfigChannel+0x7b4>
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	2201      	movs	r2, #1
 800600a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	4618      	mov	r0, r3
 8006014:	f7ff fc52 	bl	80058bc <LL_ADC_REG_IsConversionOngoing>
 8006018:	4603      	mov	r3, r0
 800601a:	2b00      	cmp	r3, #0
 800601c:	f040 83ad 	bne.w	800677a <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	6818      	ldr	r0, [r3, #0]
 8006024:	683b      	ldr	r3, [r7, #0]
 8006026:	6859      	ldr	r1, [r3, #4]
 8006028:	683b      	ldr	r3, [r7, #0]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	461a      	mov	r2, r3
 800602e:	f7ff faea 	bl	8005606 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	4618      	mov	r0, r3
 8006038:	f7ff fc40 	bl	80058bc <LL_ADC_REG_IsConversionOngoing>
 800603c:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	4618      	mov	r0, r3
 8006046:	f7ff fc60 	bl	800590a <LL_ADC_INJ_IsConversionOngoing>
 800604a:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800604e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8006052:	2b00      	cmp	r3, #0
 8006054:	f040 81d9 	bne.w	800640a <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8006058:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800605c:	2b00      	cmp	r3, #0
 800605e:	f040 81d4 	bne.w	800640a <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8006062:	683b      	ldr	r3, [r7, #0]
 8006064:	689b      	ldr	r3, [r3, #8]
 8006066:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800606a:	d10f      	bne.n	800608c <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	6818      	ldr	r0, [r3, #0]
 8006070:	683b      	ldr	r3, [r7, #0]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	2200      	movs	r2, #0
 8006076:	4619      	mov	r1, r3
 8006078:	f7ff faf1 	bl	800565e <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8006084:	4618      	mov	r0, r3
 8006086:	f7ff fa98 	bl	80055ba <LL_ADC_SetSamplingTimeCommonConfig>
 800608a:	e00e      	b.n	80060aa <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	6818      	ldr	r0, [r3, #0]
 8006090:	683b      	ldr	r3, [r7, #0]
 8006092:	6819      	ldr	r1, [r3, #0]
 8006094:	683b      	ldr	r3, [r7, #0]
 8006096:	689b      	ldr	r3, [r3, #8]
 8006098:	461a      	mov	r2, r3
 800609a:	f7ff fae0 	bl	800565e <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	2100      	movs	r1, #0
 80060a4:	4618      	mov	r0, r3
 80060a6:	f7ff fa88 	bl	80055ba <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80060aa:	683b      	ldr	r3, [r7, #0]
 80060ac:	695a      	ldr	r2, [r3, #20]
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	68db      	ldr	r3, [r3, #12]
 80060b4:	08db      	lsrs	r3, r3, #3
 80060b6:	f003 0303 	and.w	r3, r3, #3
 80060ba:	005b      	lsls	r3, r3, #1
 80060bc:	fa02 f303 	lsl.w	r3, r2, r3
 80060c0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80060c4:	683b      	ldr	r3, [r7, #0]
 80060c6:	691b      	ldr	r3, [r3, #16]
 80060c8:	2b04      	cmp	r3, #4
 80060ca:	d022      	beq.n	8006112 <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	6818      	ldr	r0, [r3, #0]
 80060d0:	683b      	ldr	r3, [r7, #0]
 80060d2:	6919      	ldr	r1, [r3, #16]
 80060d4:	683b      	ldr	r3, [r7, #0]
 80060d6:	681a      	ldr	r2, [r3, #0]
 80060d8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80060dc:	f7ff f9e2 	bl	80054a4 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	6818      	ldr	r0, [r3, #0]
 80060e4:	683b      	ldr	r3, [r7, #0]
 80060e6:	6919      	ldr	r1, [r3, #16]
 80060e8:	683b      	ldr	r3, [r7, #0]
 80060ea:	699b      	ldr	r3, [r3, #24]
 80060ec:	461a      	mov	r2, r3
 80060ee:	f7ff fa2e 	bl	800554e <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	6818      	ldr	r0, [r3, #0]
 80060f6:	683b      	ldr	r3, [r7, #0]
 80060f8:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 80060fa:	683b      	ldr	r3, [r7, #0]
 80060fc:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80060fe:	2b01      	cmp	r3, #1
 8006100:	d102      	bne.n	8006108 <HAL_ADC_ConfigChannel+0x124>
 8006102:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006106:	e000      	b.n	800610a <HAL_ADC_ConfigChannel+0x126>
 8006108:	2300      	movs	r3, #0
 800610a:	461a      	mov	r2, r3
 800610c:	f7ff fa3a 	bl	8005584 <LL_ADC_SetOffsetSaturation>
 8006110:	e17b      	b.n	800640a <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	2100      	movs	r1, #0
 8006118:	4618      	mov	r0, r3
 800611a:	f7ff f9e7 	bl	80054ec <LL_ADC_GetOffsetChannel>
 800611e:	4603      	mov	r3, r0
 8006120:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006124:	2b00      	cmp	r3, #0
 8006126:	d10a      	bne.n	800613e <HAL_ADC_ConfigChannel+0x15a>
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	2100      	movs	r1, #0
 800612e:	4618      	mov	r0, r3
 8006130:	f7ff f9dc 	bl	80054ec <LL_ADC_GetOffsetChannel>
 8006134:	4603      	mov	r3, r0
 8006136:	0e9b      	lsrs	r3, r3, #26
 8006138:	f003 021f 	and.w	r2, r3, #31
 800613c:	e01e      	b.n	800617c <HAL_ADC_ConfigChannel+0x198>
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	2100      	movs	r1, #0
 8006144:	4618      	mov	r0, r3
 8006146:	f7ff f9d1 	bl	80054ec <LL_ADC_GetOffsetChannel>
 800614a:	4603      	mov	r3, r0
 800614c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006150:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8006154:	fa93 f3a3 	rbit	r3, r3
 8006158:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800615c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006160:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8006164:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006168:	2b00      	cmp	r3, #0
 800616a:	d101      	bne.n	8006170 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 800616c:	2320      	movs	r3, #32
 800616e:	e004      	b.n	800617a <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 8006170:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006174:	fab3 f383 	clz	r3, r3
 8006178:	b2db      	uxtb	r3, r3
 800617a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800617c:	683b      	ldr	r3, [r7, #0]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006184:	2b00      	cmp	r3, #0
 8006186:	d105      	bne.n	8006194 <HAL_ADC_ConfigChannel+0x1b0>
 8006188:	683b      	ldr	r3, [r7, #0]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	0e9b      	lsrs	r3, r3, #26
 800618e:	f003 031f 	and.w	r3, r3, #31
 8006192:	e018      	b.n	80061c6 <HAL_ADC_ConfigChannel+0x1e2>
 8006194:	683b      	ldr	r3, [r7, #0]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800619c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80061a0:	fa93 f3a3 	rbit	r3, r3
 80061a4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 80061a8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80061ac:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 80061b0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d101      	bne.n	80061bc <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 80061b8:	2320      	movs	r3, #32
 80061ba:	e004      	b.n	80061c6 <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 80061bc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80061c0:	fab3 f383 	clz	r3, r3
 80061c4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80061c6:	429a      	cmp	r2, r3
 80061c8:	d106      	bne.n	80061d8 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	2200      	movs	r2, #0
 80061d0:	2100      	movs	r1, #0
 80061d2:	4618      	mov	r0, r3
 80061d4:	f7ff f9a0 	bl	8005518 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	2101      	movs	r1, #1
 80061de:	4618      	mov	r0, r3
 80061e0:	f7ff f984 	bl	80054ec <LL_ADC_GetOffsetChannel>
 80061e4:	4603      	mov	r3, r0
 80061e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d10a      	bne.n	8006204 <HAL_ADC_ConfigChannel+0x220>
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	2101      	movs	r1, #1
 80061f4:	4618      	mov	r0, r3
 80061f6:	f7ff f979 	bl	80054ec <LL_ADC_GetOffsetChannel>
 80061fa:	4603      	mov	r3, r0
 80061fc:	0e9b      	lsrs	r3, r3, #26
 80061fe:	f003 021f 	and.w	r2, r3, #31
 8006202:	e01e      	b.n	8006242 <HAL_ADC_ConfigChannel+0x25e>
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	2101      	movs	r1, #1
 800620a:	4618      	mov	r0, r3
 800620c:	f7ff f96e 	bl	80054ec <LL_ADC_GetOffsetChannel>
 8006210:	4603      	mov	r3, r0
 8006212:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006216:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800621a:	fa93 f3a3 	rbit	r3, r3
 800621e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8006222:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006226:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 800622a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800622e:	2b00      	cmp	r3, #0
 8006230:	d101      	bne.n	8006236 <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 8006232:	2320      	movs	r3, #32
 8006234:	e004      	b.n	8006240 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 8006236:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800623a:	fab3 f383 	clz	r3, r3
 800623e:	b2db      	uxtb	r3, r3
 8006240:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8006242:	683b      	ldr	r3, [r7, #0]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800624a:	2b00      	cmp	r3, #0
 800624c:	d105      	bne.n	800625a <HAL_ADC_ConfigChannel+0x276>
 800624e:	683b      	ldr	r3, [r7, #0]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	0e9b      	lsrs	r3, r3, #26
 8006254:	f003 031f 	and.w	r3, r3, #31
 8006258:	e018      	b.n	800628c <HAL_ADC_ConfigChannel+0x2a8>
 800625a:	683b      	ldr	r3, [r7, #0]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006262:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006266:	fa93 f3a3 	rbit	r3, r3
 800626a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 800626e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006272:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8006276:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800627a:	2b00      	cmp	r3, #0
 800627c:	d101      	bne.n	8006282 <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 800627e:	2320      	movs	r3, #32
 8006280:	e004      	b.n	800628c <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 8006282:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006286:	fab3 f383 	clz	r3, r3
 800628a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800628c:	429a      	cmp	r2, r3
 800628e:	d106      	bne.n	800629e <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	2200      	movs	r2, #0
 8006296:	2101      	movs	r1, #1
 8006298:	4618      	mov	r0, r3
 800629a:	f7ff f93d 	bl	8005518 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	2102      	movs	r1, #2
 80062a4:	4618      	mov	r0, r3
 80062a6:	f7ff f921 	bl	80054ec <LL_ADC_GetOffsetChannel>
 80062aa:	4603      	mov	r3, r0
 80062ac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d10a      	bne.n	80062ca <HAL_ADC_ConfigChannel+0x2e6>
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	2102      	movs	r1, #2
 80062ba:	4618      	mov	r0, r3
 80062bc:	f7ff f916 	bl	80054ec <LL_ADC_GetOffsetChannel>
 80062c0:	4603      	mov	r3, r0
 80062c2:	0e9b      	lsrs	r3, r3, #26
 80062c4:	f003 021f 	and.w	r2, r3, #31
 80062c8:	e01e      	b.n	8006308 <HAL_ADC_ConfigChannel+0x324>
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	2102      	movs	r1, #2
 80062d0:	4618      	mov	r0, r3
 80062d2:	f7ff f90b 	bl	80054ec <LL_ADC_GetOffsetChannel>
 80062d6:	4603      	mov	r3, r0
 80062d8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80062dc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80062e0:	fa93 f3a3 	rbit	r3, r3
 80062e4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 80062e8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80062ec:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 80062f0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d101      	bne.n	80062fc <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 80062f8:	2320      	movs	r3, #32
 80062fa:	e004      	b.n	8006306 <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 80062fc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006300:	fab3 f383 	clz	r3, r3
 8006304:	b2db      	uxtb	r3, r3
 8006306:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8006308:	683b      	ldr	r3, [r7, #0]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006310:	2b00      	cmp	r3, #0
 8006312:	d105      	bne.n	8006320 <HAL_ADC_ConfigChannel+0x33c>
 8006314:	683b      	ldr	r3, [r7, #0]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	0e9b      	lsrs	r3, r3, #26
 800631a:	f003 031f 	and.w	r3, r3, #31
 800631e:	e016      	b.n	800634e <HAL_ADC_ConfigChannel+0x36a>
 8006320:	683b      	ldr	r3, [r7, #0]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006328:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800632c:	fa93 f3a3 	rbit	r3, r3
 8006330:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8006332:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006334:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8006338:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800633c:	2b00      	cmp	r3, #0
 800633e:	d101      	bne.n	8006344 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 8006340:	2320      	movs	r3, #32
 8006342:	e004      	b.n	800634e <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 8006344:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006348:	fab3 f383 	clz	r3, r3
 800634c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800634e:	429a      	cmp	r2, r3
 8006350:	d106      	bne.n	8006360 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	2200      	movs	r2, #0
 8006358:	2102      	movs	r1, #2
 800635a:	4618      	mov	r0, r3
 800635c:	f7ff f8dc 	bl	8005518 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	2103      	movs	r1, #3
 8006366:	4618      	mov	r0, r3
 8006368:	f7ff f8c0 	bl	80054ec <LL_ADC_GetOffsetChannel>
 800636c:	4603      	mov	r3, r0
 800636e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006372:	2b00      	cmp	r3, #0
 8006374:	d10a      	bne.n	800638c <HAL_ADC_ConfigChannel+0x3a8>
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	2103      	movs	r1, #3
 800637c:	4618      	mov	r0, r3
 800637e:	f7ff f8b5 	bl	80054ec <LL_ADC_GetOffsetChannel>
 8006382:	4603      	mov	r3, r0
 8006384:	0e9b      	lsrs	r3, r3, #26
 8006386:	f003 021f 	and.w	r2, r3, #31
 800638a:	e017      	b.n	80063bc <HAL_ADC_ConfigChannel+0x3d8>
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	2103      	movs	r1, #3
 8006392:	4618      	mov	r0, r3
 8006394:	f7ff f8aa 	bl	80054ec <LL_ADC_GetOffsetChannel>
 8006398:	4603      	mov	r3, r0
 800639a:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800639c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800639e:	fa93 f3a3 	rbit	r3, r3
 80063a2:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80063a4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80063a6:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 80063a8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d101      	bne.n	80063b2 <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 80063ae:	2320      	movs	r3, #32
 80063b0:	e003      	b.n	80063ba <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 80063b2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80063b4:	fab3 f383 	clz	r3, r3
 80063b8:	b2db      	uxtb	r3, r3
 80063ba:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80063bc:	683b      	ldr	r3, [r7, #0]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d105      	bne.n	80063d4 <HAL_ADC_ConfigChannel+0x3f0>
 80063c8:	683b      	ldr	r3, [r7, #0]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	0e9b      	lsrs	r3, r3, #26
 80063ce:	f003 031f 	and.w	r3, r3, #31
 80063d2:	e011      	b.n	80063f8 <HAL_ADC_ConfigChannel+0x414>
 80063d4:	683b      	ldr	r3, [r7, #0]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80063da:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80063dc:	fa93 f3a3 	rbit	r3, r3
 80063e0:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 80063e2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80063e4:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 80063e6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d101      	bne.n	80063f0 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 80063ec:	2320      	movs	r3, #32
 80063ee:	e003      	b.n	80063f8 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 80063f0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80063f2:	fab3 f383 	clz	r3, r3
 80063f6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80063f8:	429a      	cmp	r2, r3
 80063fa:	d106      	bne.n	800640a <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	2200      	movs	r2, #0
 8006402:	2103      	movs	r1, #3
 8006404:	4618      	mov	r0, r3
 8006406:	f7ff f887 	bl	8005518 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	4618      	mov	r0, r3
 8006410:	f7ff fa06 	bl	8005820 <LL_ADC_IsEnabled>
 8006414:	4603      	mov	r3, r0
 8006416:	2b00      	cmp	r3, #0
 8006418:	f040 8140 	bne.w	800669c <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	6818      	ldr	r0, [r3, #0]
 8006420:	683b      	ldr	r3, [r7, #0]
 8006422:	6819      	ldr	r1, [r3, #0]
 8006424:	683b      	ldr	r3, [r7, #0]
 8006426:	68db      	ldr	r3, [r3, #12]
 8006428:	461a      	mov	r2, r3
 800642a:	f7ff f943 	bl	80056b4 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800642e:	683b      	ldr	r3, [r7, #0]
 8006430:	68db      	ldr	r3, [r3, #12]
 8006432:	4a8f      	ldr	r2, [pc, #572]	@ (8006670 <HAL_ADC_ConfigChannel+0x68c>)
 8006434:	4293      	cmp	r3, r2
 8006436:	f040 8131 	bne.w	800669c <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800643e:	683b      	ldr	r3, [r7, #0]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006446:	2b00      	cmp	r3, #0
 8006448:	d10b      	bne.n	8006462 <HAL_ADC_ConfigChannel+0x47e>
 800644a:	683b      	ldr	r3, [r7, #0]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	0e9b      	lsrs	r3, r3, #26
 8006450:	3301      	adds	r3, #1
 8006452:	f003 031f 	and.w	r3, r3, #31
 8006456:	2b09      	cmp	r3, #9
 8006458:	bf94      	ite	ls
 800645a:	2301      	movls	r3, #1
 800645c:	2300      	movhi	r3, #0
 800645e:	b2db      	uxtb	r3, r3
 8006460:	e019      	b.n	8006496 <HAL_ADC_ConfigChannel+0x4b2>
 8006462:	683b      	ldr	r3, [r7, #0]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006468:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800646a:	fa93 f3a3 	rbit	r3, r3
 800646e:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8006470:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006472:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8006474:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006476:	2b00      	cmp	r3, #0
 8006478:	d101      	bne.n	800647e <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 800647a:	2320      	movs	r3, #32
 800647c:	e003      	b.n	8006486 <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 800647e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006480:	fab3 f383 	clz	r3, r3
 8006484:	b2db      	uxtb	r3, r3
 8006486:	3301      	adds	r3, #1
 8006488:	f003 031f 	and.w	r3, r3, #31
 800648c:	2b09      	cmp	r3, #9
 800648e:	bf94      	ite	ls
 8006490:	2301      	movls	r3, #1
 8006492:	2300      	movhi	r3, #0
 8006494:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006496:	2b00      	cmp	r3, #0
 8006498:	d079      	beq.n	800658e <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800649a:	683b      	ldr	r3, [r7, #0]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d107      	bne.n	80064b6 <HAL_ADC_ConfigChannel+0x4d2>
 80064a6:	683b      	ldr	r3, [r7, #0]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	0e9b      	lsrs	r3, r3, #26
 80064ac:	3301      	adds	r3, #1
 80064ae:	069b      	lsls	r3, r3, #26
 80064b0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80064b4:	e015      	b.n	80064e2 <HAL_ADC_ConfigChannel+0x4fe>
 80064b6:	683b      	ldr	r3, [r7, #0]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80064bc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80064be:	fa93 f3a3 	rbit	r3, r3
 80064c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80064c4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80064c6:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 80064c8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d101      	bne.n	80064d2 <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 80064ce:	2320      	movs	r3, #32
 80064d0:	e003      	b.n	80064da <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 80064d2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80064d4:	fab3 f383 	clz	r3, r3
 80064d8:	b2db      	uxtb	r3, r3
 80064da:	3301      	adds	r3, #1
 80064dc:	069b      	lsls	r3, r3, #26
 80064de:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80064e2:	683b      	ldr	r3, [r7, #0]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d109      	bne.n	8006502 <HAL_ADC_ConfigChannel+0x51e>
 80064ee:	683b      	ldr	r3, [r7, #0]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	0e9b      	lsrs	r3, r3, #26
 80064f4:	3301      	adds	r3, #1
 80064f6:	f003 031f 	and.w	r3, r3, #31
 80064fa:	2101      	movs	r1, #1
 80064fc:	fa01 f303 	lsl.w	r3, r1, r3
 8006500:	e017      	b.n	8006532 <HAL_ADC_ConfigChannel+0x54e>
 8006502:	683b      	ldr	r3, [r7, #0]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006508:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800650a:	fa93 f3a3 	rbit	r3, r3
 800650e:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8006510:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006512:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8006514:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006516:	2b00      	cmp	r3, #0
 8006518:	d101      	bne.n	800651e <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 800651a:	2320      	movs	r3, #32
 800651c:	e003      	b.n	8006526 <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 800651e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006520:	fab3 f383 	clz	r3, r3
 8006524:	b2db      	uxtb	r3, r3
 8006526:	3301      	adds	r3, #1
 8006528:	f003 031f 	and.w	r3, r3, #31
 800652c:	2101      	movs	r1, #1
 800652e:	fa01 f303 	lsl.w	r3, r1, r3
 8006532:	ea42 0103 	orr.w	r1, r2, r3
 8006536:	683b      	ldr	r3, [r7, #0]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800653e:	2b00      	cmp	r3, #0
 8006540:	d10a      	bne.n	8006558 <HAL_ADC_ConfigChannel+0x574>
 8006542:	683b      	ldr	r3, [r7, #0]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	0e9b      	lsrs	r3, r3, #26
 8006548:	3301      	adds	r3, #1
 800654a:	f003 021f 	and.w	r2, r3, #31
 800654e:	4613      	mov	r3, r2
 8006550:	005b      	lsls	r3, r3, #1
 8006552:	4413      	add	r3, r2
 8006554:	051b      	lsls	r3, r3, #20
 8006556:	e018      	b.n	800658a <HAL_ADC_ConfigChannel+0x5a6>
 8006558:	683b      	ldr	r3, [r7, #0]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800655e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006560:	fa93 f3a3 	rbit	r3, r3
 8006564:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8006566:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006568:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 800656a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800656c:	2b00      	cmp	r3, #0
 800656e:	d101      	bne.n	8006574 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8006570:	2320      	movs	r3, #32
 8006572:	e003      	b.n	800657c <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8006574:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006576:	fab3 f383 	clz	r3, r3
 800657a:	b2db      	uxtb	r3, r3
 800657c:	3301      	adds	r3, #1
 800657e:	f003 021f 	and.w	r2, r3, #31
 8006582:	4613      	mov	r3, r2
 8006584:	005b      	lsls	r3, r3, #1
 8006586:	4413      	add	r3, r2
 8006588:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800658a:	430b      	orrs	r3, r1
 800658c:	e081      	b.n	8006692 <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800658e:	683b      	ldr	r3, [r7, #0]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006596:	2b00      	cmp	r3, #0
 8006598:	d107      	bne.n	80065aa <HAL_ADC_ConfigChannel+0x5c6>
 800659a:	683b      	ldr	r3, [r7, #0]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	0e9b      	lsrs	r3, r3, #26
 80065a0:	3301      	adds	r3, #1
 80065a2:	069b      	lsls	r3, r3, #26
 80065a4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80065a8:	e015      	b.n	80065d6 <HAL_ADC_ConfigChannel+0x5f2>
 80065aa:	683b      	ldr	r3, [r7, #0]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80065b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065b2:	fa93 f3a3 	rbit	r3, r3
 80065b6:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 80065b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065ba:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 80065bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d101      	bne.n	80065c6 <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 80065c2:	2320      	movs	r3, #32
 80065c4:	e003      	b.n	80065ce <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 80065c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065c8:	fab3 f383 	clz	r3, r3
 80065cc:	b2db      	uxtb	r3, r3
 80065ce:	3301      	adds	r3, #1
 80065d0:	069b      	lsls	r3, r3, #26
 80065d2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80065d6:	683b      	ldr	r3, [r7, #0]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d109      	bne.n	80065f6 <HAL_ADC_ConfigChannel+0x612>
 80065e2:	683b      	ldr	r3, [r7, #0]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	0e9b      	lsrs	r3, r3, #26
 80065e8:	3301      	adds	r3, #1
 80065ea:	f003 031f 	and.w	r3, r3, #31
 80065ee:	2101      	movs	r1, #1
 80065f0:	fa01 f303 	lsl.w	r3, r1, r3
 80065f4:	e017      	b.n	8006626 <HAL_ADC_ConfigChannel+0x642>
 80065f6:	683b      	ldr	r3, [r7, #0]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80065fc:	6a3b      	ldr	r3, [r7, #32]
 80065fe:	fa93 f3a3 	rbit	r3, r3
 8006602:	61fb      	str	r3, [r7, #28]
  return result;
 8006604:	69fb      	ldr	r3, [r7, #28]
 8006606:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8006608:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800660a:	2b00      	cmp	r3, #0
 800660c:	d101      	bne.n	8006612 <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 800660e:	2320      	movs	r3, #32
 8006610:	e003      	b.n	800661a <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 8006612:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006614:	fab3 f383 	clz	r3, r3
 8006618:	b2db      	uxtb	r3, r3
 800661a:	3301      	adds	r3, #1
 800661c:	f003 031f 	and.w	r3, r3, #31
 8006620:	2101      	movs	r1, #1
 8006622:	fa01 f303 	lsl.w	r3, r1, r3
 8006626:	ea42 0103 	orr.w	r1, r2, r3
 800662a:	683b      	ldr	r3, [r7, #0]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006632:	2b00      	cmp	r3, #0
 8006634:	d10d      	bne.n	8006652 <HAL_ADC_ConfigChannel+0x66e>
 8006636:	683b      	ldr	r3, [r7, #0]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	0e9b      	lsrs	r3, r3, #26
 800663c:	3301      	adds	r3, #1
 800663e:	f003 021f 	and.w	r2, r3, #31
 8006642:	4613      	mov	r3, r2
 8006644:	005b      	lsls	r3, r3, #1
 8006646:	4413      	add	r3, r2
 8006648:	3b1e      	subs	r3, #30
 800664a:	051b      	lsls	r3, r3, #20
 800664c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8006650:	e01e      	b.n	8006690 <HAL_ADC_ConfigChannel+0x6ac>
 8006652:	683b      	ldr	r3, [r7, #0]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006658:	697b      	ldr	r3, [r7, #20]
 800665a:	fa93 f3a3 	rbit	r3, r3
 800665e:	613b      	str	r3, [r7, #16]
  return result;
 8006660:	693b      	ldr	r3, [r7, #16]
 8006662:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8006664:	69bb      	ldr	r3, [r7, #24]
 8006666:	2b00      	cmp	r3, #0
 8006668:	d104      	bne.n	8006674 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 800666a:	2320      	movs	r3, #32
 800666c:	e006      	b.n	800667c <HAL_ADC_ConfigChannel+0x698>
 800666e:	bf00      	nop
 8006670:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8006674:	69bb      	ldr	r3, [r7, #24]
 8006676:	fab3 f383 	clz	r3, r3
 800667a:	b2db      	uxtb	r3, r3
 800667c:	3301      	adds	r3, #1
 800667e:	f003 021f 	and.w	r2, r3, #31
 8006682:	4613      	mov	r3, r2
 8006684:	005b      	lsls	r3, r3, #1
 8006686:	4413      	add	r3, r2
 8006688:	3b1e      	subs	r3, #30
 800668a:	051b      	lsls	r3, r3, #20
 800668c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006690:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8006692:	683a      	ldr	r2, [r7, #0]
 8006694:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006696:	4619      	mov	r1, r3
 8006698:	f7fe ffe1 	bl	800565e <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800669c:	683b      	ldr	r3, [r7, #0]
 800669e:	681a      	ldr	r2, [r3, #0]
 80066a0:	4b3f      	ldr	r3, [pc, #252]	@ (80067a0 <HAL_ADC_ConfigChannel+0x7bc>)
 80066a2:	4013      	ands	r3, r2
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d071      	beq.n	800678c <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80066a8:	483e      	ldr	r0, [pc, #248]	@ (80067a4 <HAL_ADC_ConfigChannel+0x7c0>)
 80066aa:	f7fe feed 	bl	8005488 <LL_ADC_GetCommonPathInternalCh>
 80066ae:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80066b2:	683b      	ldr	r3, [r7, #0]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	4a3c      	ldr	r2, [pc, #240]	@ (80067a8 <HAL_ADC_ConfigChannel+0x7c4>)
 80066b8:	4293      	cmp	r3, r2
 80066ba:	d004      	beq.n	80066c6 <HAL_ADC_ConfigChannel+0x6e2>
 80066bc:	683b      	ldr	r3, [r7, #0]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	4a3a      	ldr	r2, [pc, #232]	@ (80067ac <HAL_ADC_ConfigChannel+0x7c8>)
 80066c2:	4293      	cmp	r3, r2
 80066c4:	d127      	bne.n	8006716 <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80066c6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80066ca:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d121      	bne.n	8006716 <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80066da:	d157      	bne.n	800678c <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80066dc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80066e0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80066e4:	4619      	mov	r1, r3
 80066e6:	482f      	ldr	r0, [pc, #188]	@ (80067a4 <HAL_ADC_ConfigChannel+0x7c0>)
 80066e8:	f7fe febb 	bl	8005462 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80066ec:	4b30      	ldr	r3, [pc, #192]	@ (80067b0 <HAL_ADC_ConfigChannel+0x7cc>)
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	099b      	lsrs	r3, r3, #6
 80066f2:	4a30      	ldr	r2, [pc, #192]	@ (80067b4 <HAL_ADC_ConfigChannel+0x7d0>)
 80066f4:	fba2 2303 	umull	r2, r3, r2, r3
 80066f8:	099b      	lsrs	r3, r3, #6
 80066fa:	1c5a      	adds	r2, r3, #1
 80066fc:	4613      	mov	r3, r2
 80066fe:	005b      	lsls	r3, r3, #1
 8006700:	4413      	add	r3, r2
 8006702:	009b      	lsls	r3, r3, #2
 8006704:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8006706:	e002      	b.n	800670e <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	3b01      	subs	r3, #1
 800670c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	2b00      	cmp	r3, #0
 8006712:	d1f9      	bne.n	8006708 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006714:	e03a      	b.n	800678c <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8006716:	683b      	ldr	r3, [r7, #0]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	4a27      	ldr	r2, [pc, #156]	@ (80067b8 <HAL_ADC_ConfigChannel+0x7d4>)
 800671c:	4293      	cmp	r3, r2
 800671e:	d113      	bne.n	8006748 <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8006720:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006724:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006728:	2b00      	cmp	r3, #0
 800672a:	d10d      	bne.n	8006748 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	4a22      	ldr	r2, [pc, #136]	@ (80067bc <HAL_ADC_ConfigChannel+0x7d8>)
 8006732:	4293      	cmp	r3, r2
 8006734:	d02a      	beq.n	800678c <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006736:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800673a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800673e:	4619      	mov	r1, r3
 8006740:	4818      	ldr	r0, [pc, #96]	@ (80067a4 <HAL_ADC_ConfigChannel+0x7c0>)
 8006742:	f7fe fe8e 	bl	8005462 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8006746:	e021      	b.n	800678c <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8006748:	683b      	ldr	r3, [r7, #0]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	4a1c      	ldr	r2, [pc, #112]	@ (80067c0 <HAL_ADC_ConfigChannel+0x7dc>)
 800674e:	4293      	cmp	r3, r2
 8006750:	d11c      	bne.n	800678c <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8006752:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006756:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800675a:	2b00      	cmp	r3, #0
 800675c:	d116      	bne.n	800678c <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	4a16      	ldr	r2, [pc, #88]	@ (80067bc <HAL_ADC_ConfigChannel+0x7d8>)
 8006764:	4293      	cmp	r3, r2
 8006766:	d011      	beq.n	800678c <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006768:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800676c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8006770:	4619      	mov	r1, r3
 8006772:	480c      	ldr	r0, [pc, #48]	@ (80067a4 <HAL_ADC_ConfigChannel+0x7c0>)
 8006774:	f7fe fe75 	bl	8005462 <LL_ADC_SetCommonPathInternalCh>
 8006778:	e008      	b.n	800678c <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800677e:	f043 0220 	orr.w	r2, r3, #32
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8006786:	2301      	movs	r3, #1
 8006788:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	2200      	movs	r2, #0
 8006790:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8006794:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8006798:	4618      	mov	r0, r3
 800679a:	37d8      	adds	r7, #216	@ 0xd8
 800679c:	46bd      	mov	sp, r7
 800679e:	bd80      	pop	{r7, pc}
 80067a0:	80080000 	.word	0x80080000
 80067a4:	50000300 	.word	0x50000300
 80067a8:	c3210000 	.word	0xc3210000
 80067ac:	90c00010 	.word	0x90c00010
 80067b0:	20000004 	.word	0x20000004
 80067b4:	053e2d63 	.word	0x053e2d63
 80067b8:	c7520000 	.word	0xc7520000
 80067bc:	50000100 	.word	0x50000100
 80067c0:	cb840000 	.word	0xcb840000

080067c4 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 80067c4:	b580      	push	{r7, lr}
 80067c6:	b088      	sub	sp, #32
 80067c8:	af00      	add	r7, sp, #0
 80067ca:	6078      	str	r0, [r7, #4]
 80067cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 80067ce:	2300      	movs	r3, #0
 80067d0:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 80067d2:	683b      	ldr	r3, [r7, #0]
 80067d4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	4618      	mov	r0, r3
 80067dc:	f7ff f86e 	bl	80058bc <LL_ADC_REG_IsConversionOngoing>
 80067e0:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	4618      	mov	r0, r3
 80067e8:	f7ff f88f 	bl	800590a <LL_ADC_INJ_IsConversionOngoing>
 80067ec:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 80067ee:	693b      	ldr	r3, [r7, #16]
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d103      	bne.n	80067fc <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	f000 8098 	beq.w	800692c <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	68db      	ldr	r3, [r3, #12]
 8006802:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006806:	2b00      	cmp	r3, #0
 8006808:	d02a      	beq.n	8006860 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	7f5b      	ldrb	r3, [r3, #29]
 800680e:	2b01      	cmp	r3, #1
 8006810:	d126      	bne.n	8006860 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	7f1b      	ldrb	r3, [r3, #28]
 8006816:	2b01      	cmp	r3, #1
 8006818:	d122      	bne.n	8006860 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 800681a:	2301      	movs	r3, #1
 800681c:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800681e:	e014      	b.n	800684a <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8006820:	69fb      	ldr	r3, [r7, #28]
 8006822:	4a45      	ldr	r2, [pc, #276]	@ (8006938 <ADC_ConversionStop+0x174>)
 8006824:	4293      	cmp	r3, r2
 8006826:	d90d      	bls.n	8006844 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800682c:	f043 0210 	orr.w	r2, r3, #16
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006838:	f043 0201 	orr.w	r2, r3, #1
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8006840:	2301      	movs	r3, #1
 8006842:	e074      	b.n	800692e <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8006844:	69fb      	ldr	r3, [r7, #28]
 8006846:	3301      	adds	r3, #1
 8006848:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006854:	2b40      	cmp	r3, #64	@ 0x40
 8006856:	d1e3      	bne.n	8006820 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	2240      	movs	r2, #64	@ 0x40
 800685e:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8006860:	69bb      	ldr	r3, [r7, #24]
 8006862:	2b02      	cmp	r3, #2
 8006864:	d014      	beq.n	8006890 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	4618      	mov	r0, r3
 800686c:	f7ff f826 	bl	80058bc <LL_ADC_REG_IsConversionOngoing>
 8006870:	4603      	mov	r3, r0
 8006872:	2b00      	cmp	r3, #0
 8006874:	d00c      	beq.n	8006890 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	4618      	mov	r0, r3
 800687c:	f7fe ffe3 	bl	8005846 <LL_ADC_IsDisableOngoing>
 8006880:	4603      	mov	r3, r0
 8006882:	2b00      	cmp	r3, #0
 8006884:	d104      	bne.n	8006890 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	4618      	mov	r0, r3
 800688c:	f7ff f802 	bl	8005894 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8006890:	69bb      	ldr	r3, [r7, #24]
 8006892:	2b01      	cmp	r3, #1
 8006894:	d014      	beq.n	80068c0 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	4618      	mov	r0, r3
 800689c:	f7ff f835 	bl	800590a <LL_ADC_INJ_IsConversionOngoing>
 80068a0:	4603      	mov	r3, r0
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d00c      	beq.n	80068c0 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	4618      	mov	r0, r3
 80068ac:	f7fe ffcb 	bl	8005846 <LL_ADC_IsDisableOngoing>
 80068b0:	4603      	mov	r3, r0
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d104      	bne.n	80068c0 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	4618      	mov	r0, r3
 80068bc:	f7ff f811 	bl	80058e2 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 80068c0:	69bb      	ldr	r3, [r7, #24]
 80068c2:	2b02      	cmp	r3, #2
 80068c4:	d005      	beq.n	80068d2 <ADC_ConversionStop+0x10e>
 80068c6:	69bb      	ldr	r3, [r7, #24]
 80068c8:	2b03      	cmp	r3, #3
 80068ca:	d105      	bne.n	80068d8 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 80068cc:	230c      	movs	r3, #12
 80068ce:	617b      	str	r3, [r7, #20]
        break;
 80068d0:	e005      	b.n	80068de <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 80068d2:	2308      	movs	r3, #8
 80068d4:	617b      	str	r3, [r7, #20]
        break;
 80068d6:	e002      	b.n	80068de <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 80068d8:	2304      	movs	r3, #4
 80068da:	617b      	str	r3, [r7, #20]
        break;
 80068dc:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 80068de:	f7fe fd7f 	bl	80053e0 <HAL_GetTick>
 80068e2:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80068e4:	e01b      	b.n	800691e <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 80068e6:	f7fe fd7b 	bl	80053e0 <HAL_GetTick>
 80068ea:	4602      	mov	r2, r0
 80068ec:	68bb      	ldr	r3, [r7, #8]
 80068ee:	1ad3      	subs	r3, r2, r3
 80068f0:	2b05      	cmp	r3, #5
 80068f2:	d914      	bls.n	800691e <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	689a      	ldr	r2, [r3, #8]
 80068fa:	697b      	ldr	r3, [r7, #20]
 80068fc:	4013      	ands	r3, r2
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d00d      	beq.n	800691e <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006906:	f043 0210 	orr.w	r2, r3, #16
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006912:	f043 0201 	orr.w	r2, r3, #1
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800691a:	2301      	movs	r3, #1
 800691c:	e007      	b.n	800692e <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	689a      	ldr	r2, [r3, #8]
 8006924:	697b      	ldr	r3, [r7, #20]
 8006926:	4013      	ands	r3, r2
 8006928:	2b00      	cmp	r3, #0
 800692a:	d1dc      	bne.n	80068e6 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 800692c:	2300      	movs	r3, #0
}
 800692e:	4618      	mov	r0, r3
 8006930:	3720      	adds	r7, #32
 8006932:	46bd      	mov	sp, r7
 8006934:	bd80      	pop	{r7, pc}
 8006936:	bf00      	nop
 8006938:	a33fffff 	.word	0xa33fffff

0800693c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800693c:	b580      	push	{r7, lr}
 800693e:	b084      	sub	sp, #16
 8006940:	af00      	add	r7, sp, #0
 8006942:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8006944:	2300      	movs	r3, #0
 8006946:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	4618      	mov	r0, r3
 800694e:	f7fe ff67 	bl	8005820 <LL_ADC_IsEnabled>
 8006952:	4603      	mov	r3, r0
 8006954:	2b00      	cmp	r3, #0
 8006956:	d169      	bne.n	8006a2c <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	689a      	ldr	r2, [r3, #8]
 800695e:	4b36      	ldr	r3, [pc, #216]	@ (8006a38 <ADC_Enable+0xfc>)
 8006960:	4013      	ands	r3, r2
 8006962:	2b00      	cmp	r3, #0
 8006964:	d00d      	beq.n	8006982 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800696a:	f043 0210 	orr.w	r2, r3, #16
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006976:	f043 0201 	orr.w	r2, r3, #1
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 800697e:	2301      	movs	r3, #1
 8006980:	e055      	b.n	8006a2e <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	4618      	mov	r0, r3
 8006988:	f7fe ff22 	bl	80057d0 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800698c:	482b      	ldr	r0, [pc, #172]	@ (8006a3c <ADC_Enable+0x100>)
 800698e:	f7fe fd7b 	bl	8005488 <LL_ADC_GetCommonPathInternalCh>
 8006992:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8006994:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8006998:	2b00      	cmp	r3, #0
 800699a:	d013      	beq.n	80069c4 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800699c:	4b28      	ldr	r3, [pc, #160]	@ (8006a40 <ADC_Enable+0x104>)
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	099b      	lsrs	r3, r3, #6
 80069a2:	4a28      	ldr	r2, [pc, #160]	@ (8006a44 <ADC_Enable+0x108>)
 80069a4:	fba2 2303 	umull	r2, r3, r2, r3
 80069a8:	099b      	lsrs	r3, r3, #6
 80069aa:	1c5a      	adds	r2, r3, #1
 80069ac:	4613      	mov	r3, r2
 80069ae:	005b      	lsls	r3, r3, #1
 80069b0:	4413      	add	r3, r2
 80069b2:	009b      	lsls	r3, r3, #2
 80069b4:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80069b6:	e002      	b.n	80069be <ADC_Enable+0x82>
      {
        wait_loop_index--;
 80069b8:	68bb      	ldr	r3, [r7, #8]
 80069ba:	3b01      	subs	r3, #1
 80069bc:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80069be:	68bb      	ldr	r3, [r7, #8]
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d1f9      	bne.n	80069b8 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80069c4:	f7fe fd0c 	bl	80053e0 <HAL_GetTick>
 80069c8:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80069ca:	e028      	b.n	8006a1e <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	4618      	mov	r0, r3
 80069d2:	f7fe ff25 	bl	8005820 <LL_ADC_IsEnabled>
 80069d6:	4603      	mov	r3, r0
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d104      	bne.n	80069e6 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	4618      	mov	r0, r3
 80069e2:	f7fe fef5 	bl	80057d0 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80069e6:	f7fe fcfb 	bl	80053e0 <HAL_GetTick>
 80069ea:	4602      	mov	r2, r0
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	1ad3      	subs	r3, r2, r3
 80069f0:	2b02      	cmp	r3, #2
 80069f2:	d914      	bls.n	8006a1e <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	f003 0301 	and.w	r3, r3, #1
 80069fe:	2b01      	cmp	r3, #1
 8006a00:	d00d      	beq.n	8006a1e <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006a06:	f043 0210 	orr.w	r2, r3, #16
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006a12:	f043 0201 	orr.w	r2, r3, #1
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8006a1a:	2301      	movs	r3, #1
 8006a1c:	e007      	b.n	8006a2e <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	f003 0301 	and.w	r3, r3, #1
 8006a28:	2b01      	cmp	r3, #1
 8006a2a:	d1cf      	bne.n	80069cc <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8006a2c:	2300      	movs	r3, #0
}
 8006a2e:	4618      	mov	r0, r3
 8006a30:	3710      	adds	r7, #16
 8006a32:	46bd      	mov	sp, r7
 8006a34:	bd80      	pop	{r7, pc}
 8006a36:	bf00      	nop
 8006a38:	8000003f 	.word	0x8000003f
 8006a3c:	50000300 	.word	0x50000300
 8006a40:	20000004 	.word	0x20000004
 8006a44:	053e2d63 	.word	0x053e2d63

08006a48 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8006a48:	b580      	push	{r7, lr}
 8006a4a:	b084      	sub	sp, #16
 8006a4c:	af00      	add	r7, sp, #0
 8006a4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	4618      	mov	r0, r3
 8006a56:	f7fe fef6 	bl	8005846 <LL_ADC_IsDisableOngoing>
 8006a5a:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	4618      	mov	r0, r3
 8006a62:	f7fe fedd 	bl	8005820 <LL_ADC_IsEnabled>
 8006a66:	4603      	mov	r3, r0
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d047      	beq.n	8006afc <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d144      	bne.n	8006afc <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	689b      	ldr	r3, [r3, #8]
 8006a78:	f003 030d 	and.w	r3, r3, #13
 8006a7c:	2b01      	cmp	r3, #1
 8006a7e:	d10c      	bne.n	8006a9a <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	4618      	mov	r0, r3
 8006a86:	f7fe feb7 	bl	80057f8 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	2203      	movs	r2, #3
 8006a90:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8006a92:	f7fe fca5 	bl	80053e0 <HAL_GetTick>
 8006a96:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8006a98:	e029      	b.n	8006aee <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006a9e:	f043 0210 	orr.w	r2, r3, #16
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006aaa:	f043 0201 	orr.w	r2, r3, #1
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 8006ab2:	2301      	movs	r3, #1
 8006ab4:	e023      	b.n	8006afe <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8006ab6:	f7fe fc93 	bl	80053e0 <HAL_GetTick>
 8006aba:	4602      	mov	r2, r0
 8006abc:	68bb      	ldr	r3, [r7, #8]
 8006abe:	1ad3      	subs	r3, r2, r3
 8006ac0:	2b02      	cmp	r3, #2
 8006ac2:	d914      	bls.n	8006aee <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	689b      	ldr	r3, [r3, #8]
 8006aca:	f003 0301 	and.w	r3, r3, #1
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d00d      	beq.n	8006aee <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006ad6:	f043 0210 	orr.w	r2, r3, #16
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006ae2:	f043 0201 	orr.w	r2, r3, #1
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8006aea:	2301      	movs	r3, #1
 8006aec:	e007      	b.n	8006afe <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	689b      	ldr	r3, [r3, #8]
 8006af4:	f003 0301 	and.w	r3, r3, #1
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d1dc      	bne.n	8006ab6 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8006afc:	2300      	movs	r3, #0
}
 8006afe:	4618      	mov	r0, r3
 8006b00:	3710      	adds	r7, #16
 8006b02:	46bd      	mov	sp, r7
 8006b04:	bd80      	pop	{r7, pc}

08006b06 <LL_ADC_IsEnabled>:
{
 8006b06:	b480      	push	{r7}
 8006b08:	b083      	sub	sp, #12
 8006b0a:	af00      	add	r7, sp, #0
 8006b0c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	689b      	ldr	r3, [r3, #8]
 8006b12:	f003 0301 	and.w	r3, r3, #1
 8006b16:	2b01      	cmp	r3, #1
 8006b18:	d101      	bne.n	8006b1e <LL_ADC_IsEnabled+0x18>
 8006b1a:	2301      	movs	r3, #1
 8006b1c:	e000      	b.n	8006b20 <LL_ADC_IsEnabled+0x1a>
 8006b1e:	2300      	movs	r3, #0
}
 8006b20:	4618      	mov	r0, r3
 8006b22:	370c      	adds	r7, #12
 8006b24:	46bd      	mov	sp, r7
 8006b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b2a:	4770      	bx	lr

08006b2c <LL_ADC_REG_IsConversionOngoing>:
{
 8006b2c:	b480      	push	{r7}
 8006b2e:	b083      	sub	sp, #12
 8006b30:	af00      	add	r7, sp, #0
 8006b32:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	689b      	ldr	r3, [r3, #8]
 8006b38:	f003 0304 	and.w	r3, r3, #4
 8006b3c:	2b04      	cmp	r3, #4
 8006b3e:	d101      	bne.n	8006b44 <LL_ADC_REG_IsConversionOngoing+0x18>
 8006b40:	2301      	movs	r3, #1
 8006b42:	e000      	b.n	8006b46 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8006b44:	2300      	movs	r3, #0
}
 8006b46:	4618      	mov	r0, r3
 8006b48:	370c      	adds	r7, #12
 8006b4a:	46bd      	mov	sp, r7
 8006b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b50:	4770      	bx	lr
	...

08006b54 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8006b54:	b590      	push	{r4, r7, lr}
 8006b56:	b0a1      	sub	sp, #132	@ 0x84
 8006b58:	af00      	add	r7, sp, #0
 8006b5a:	6078      	str	r0, [r7, #4]
 8006b5c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006b5e:	2300      	movs	r3, #0
 8006b60:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8006b6a:	2b01      	cmp	r3, #1
 8006b6c:	d101      	bne.n	8006b72 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8006b6e:	2302      	movs	r3, #2
 8006b70:	e08b      	b.n	8006c8a <HAL_ADCEx_MultiModeConfigChannel+0x136>
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	2201      	movs	r2, #1
 8006b76:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8006b7a:	2300      	movs	r3, #0
 8006b7c:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8006b7e:	2300      	movs	r3, #0
 8006b80:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006b8a:	d102      	bne.n	8006b92 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8006b8c:	4b41      	ldr	r3, [pc, #260]	@ (8006c94 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8006b8e:	60bb      	str	r3, [r7, #8]
 8006b90:	e001      	b.n	8006b96 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8006b92:	2300      	movs	r3, #0
 8006b94:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8006b96:	68bb      	ldr	r3, [r7, #8]
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d10b      	bne.n	8006bb4 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006ba0:	f043 0220 	orr.w	r2, r3, #32
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	2200      	movs	r2, #0
 8006bac:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8006bb0:	2301      	movs	r3, #1
 8006bb2:	e06a      	b.n	8006c8a <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8006bb4:	68bb      	ldr	r3, [r7, #8]
 8006bb6:	4618      	mov	r0, r3
 8006bb8:	f7ff ffb8 	bl	8006b2c <LL_ADC_REG_IsConversionOngoing>
 8006bbc:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	4618      	mov	r0, r3
 8006bc4:	f7ff ffb2 	bl	8006b2c <LL_ADC_REG_IsConversionOngoing>
 8006bc8:	4603      	mov	r3, r0
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d14c      	bne.n	8006c68 <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8006bce:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d149      	bne.n	8006c68 <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8006bd4:	4b30      	ldr	r3, [pc, #192]	@ (8006c98 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8006bd6:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8006bd8:	683b      	ldr	r3, [r7, #0]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	d028      	beq.n	8006c32 <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8006be0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006be2:	689b      	ldr	r3, [r3, #8]
 8006be4:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006be8:	683b      	ldr	r3, [r7, #0]
 8006bea:	6859      	ldr	r1, [r3, #4]
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8006bf2:	035b      	lsls	r3, r3, #13
 8006bf4:	430b      	orrs	r3, r1
 8006bf6:	431a      	orrs	r2, r3
 8006bf8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006bfa:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006bfc:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8006c00:	f7ff ff81 	bl	8006b06 <LL_ADC_IsEnabled>
 8006c04:	4604      	mov	r4, r0
 8006c06:	4823      	ldr	r0, [pc, #140]	@ (8006c94 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8006c08:	f7ff ff7d 	bl	8006b06 <LL_ADC_IsEnabled>
 8006c0c:	4603      	mov	r3, r0
 8006c0e:	4323      	orrs	r3, r4
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d133      	bne.n	8006c7c <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8006c14:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006c16:	689b      	ldr	r3, [r3, #8]
 8006c18:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8006c1c:	f023 030f 	bic.w	r3, r3, #15
 8006c20:	683a      	ldr	r2, [r7, #0]
 8006c22:	6811      	ldr	r1, [r2, #0]
 8006c24:	683a      	ldr	r2, [r7, #0]
 8006c26:	6892      	ldr	r2, [r2, #8]
 8006c28:	430a      	orrs	r2, r1
 8006c2a:	431a      	orrs	r2, r3
 8006c2c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006c2e:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8006c30:	e024      	b.n	8006c7c <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8006c32:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006c34:	689b      	ldr	r3, [r3, #8]
 8006c36:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006c3a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006c3c:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006c3e:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8006c42:	f7ff ff60 	bl	8006b06 <LL_ADC_IsEnabled>
 8006c46:	4604      	mov	r4, r0
 8006c48:	4812      	ldr	r0, [pc, #72]	@ (8006c94 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8006c4a:	f7ff ff5c 	bl	8006b06 <LL_ADC_IsEnabled>
 8006c4e:	4603      	mov	r3, r0
 8006c50:	4323      	orrs	r3, r4
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d112      	bne.n	8006c7c <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8006c56:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006c58:	689b      	ldr	r3, [r3, #8]
 8006c5a:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8006c5e:	f023 030f 	bic.w	r3, r3, #15
 8006c62:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8006c64:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8006c66:	e009      	b.n	8006c7c <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006c6c:	f043 0220 	orr.w	r2, r3, #32
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8006c74:	2301      	movs	r3, #1
 8006c76:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8006c7a:	e000      	b.n	8006c7e <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8006c7c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	2200      	movs	r2, #0
 8006c82:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8006c86:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8006c8a:	4618      	mov	r0, r3
 8006c8c:	3784      	adds	r7, #132	@ 0x84
 8006c8e:	46bd      	mov	sp, r7
 8006c90:	bd90      	pop	{r4, r7, pc}
 8006c92:	bf00      	nop
 8006c94:	50000100 	.word	0x50000100
 8006c98:	50000300 	.word	0x50000300

08006c9c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006c9c:	b480      	push	{r7}
 8006c9e:	b085      	sub	sp, #20
 8006ca0:	af00      	add	r7, sp, #0
 8006ca2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	f003 0307 	and.w	r3, r3, #7
 8006caa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006cac:	4b0c      	ldr	r3, [pc, #48]	@ (8006ce0 <__NVIC_SetPriorityGrouping+0x44>)
 8006cae:	68db      	ldr	r3, [r3, #12]
 8006cb0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006cb2:	68ba      	ldr	r2, [r7, #8]
 8006cb4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8006cb8:	4013      	ands	r3, r2
 8006cba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006cc0:	68bb      	ldr	r3, [r7, #8]
 8006cc2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006cc4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8006cc8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006ccc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006cce:	4a04      	ldr	r2, [pc, #16]	@ (8006ce0 <__NVIC_SetPriorityGrouping+0x44>)
 8006cd0:	68bb      	ldr	r3, [r7, #8]
 8006cd2:	60d3      	str	r3, [r2, #12]
}
 8006cd4:	bf00      	nop
 8006cd6:	3714      	adds	r7, #20
 8006cd8:	46bd      	mov	sp, r7
 8006cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cde:	4770      	bx	lr
 8006ce0:	e000ed00 	.word	0xe000ed00

08006ce4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006ce4:	b480      	push	{r7}
 8006ce6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006ce8:	4b04      	ldr	r3, [pc, #16]	@ (8006cfc <__NVIC_GetPriorityGrouping+0x18>)
 8006cea:	68db      	ldr	r3, [r3, #12]
 8006cec:	0a1b      	lsrs	r3, r3, #8
 8006cee:	f003 0307 	and.w	r3, r3, #7
}
 8006cf2:	4618      	mov	r0, r3
 8006cf4:	46bd      	mov	sp, r7
 8006cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cfa:	4770      	bx	lr
 8006cfc:	e000ed00 	.word	0xe000ed00

08006d00 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006d00:	b480      	push	{r7}
 8006d02:	b083      	sub	sp, #12
 8006d04:	af00      	add	r7, sp, #0
 8006d06:	4603      	mov	r3, r0
 8006d08:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006d0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	db0b      	blt.n	8006d2a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006d12:	79fb      	ldrb	r3, [r7, #7]
 8006d14:	f003 021f 	and.w	r2, r3, #31
 8006d18:	4907      	ldr	r1, [pc, #28]	@ (8006d38 <__NVIC_EnableIRQ+0x38>)
 8006d1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006d1e:	095b      	lsrs	r3, r3, #5
 8006d20:	2001      	movs	r0, #1
 8006d22:	fa00 f202 	lsl.w	r2, r0, r2
 8006d26:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8006d2a:	bf00      	nop
 8006d2c:	370c      	adds	r7, #12
 8006d2e:	46bd      	mov	sp, r7
 8006d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d34:	4770      	bx	lr
 8006d36:	bf00      	nop
 8006d38:	e000e100 	.word	0xe000e100

08006d3c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006d3c:	b480      	push	{r7}
 8006d3e:	b083      	sub	sp, #12
 8006d40:	af00      	add	r7, sp, #0
 8006d42:	4603      	mov	r3, r0
 8006d44:	6039      	str	r1, [r7, #0]
 8006d46:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006d48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	db0a      	blt.n	8006d66 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006d50:	683b      	ldr	r3, [r7, #0]
 8006d52:	b2da      	uxtb	r2, r3
 8006d54:	490c      	ldr	r1, [pc, #48]	@ (8006d88 <__NVIC_SetPriority+0x4c>)
 8006d56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006d5a:	0112      	lsls	r2, r2, #4
 8006d5c:	b2d2      	uxtb	r2, r2
 8006d5e:	440b      	add	r3, r1
 8006d60:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006d64:	e00a      	b.n	8006d7c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006d66:	683b      	ldr	r3, [r7, #0]
 8006d68:	b2da      	uxtb	r2, r3
 8006d6a:	4908      	ldr	r1, [pc, #32]	@ (8006d8c <__NVIC_SetPriority+0x50>)
 8006d6c:	79fb      	ldrb	r3, [r7, #7]
 8006d6e:	f003 030f 	and.w	r3, r3, #15
 8006d72:	3b04      	subs	r3, #4
 8006d74:	0112      	lsls	r2, r2, #4
 8006d76:	b2d2      	uxtb	r2, r2
 8006d78:	440b      	add	r3, r1
 8006d7a:	761a      	strb	r2, [r3, #24]
}
 8006d7c:	bf00      	nop
 8006d7e:	370c      	adds	r7, #12
 8006d80:	46bd      	mov	sp, r7
 8006d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d86:	4770      	bx	lr
 8006d88:	e000e100 	.word	0xe000e100
 8006d8c:	e000ed00 	.word	0xe000ed00

08006d90 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006d90:	b480      	push	{r7}
 8006d92:	b089      	sub	sp, #36	@ 0x24
 8006d94:	af00      	add	r7, sp, #0
 8006d96:	60f8      	str	r0, [r7, #12]
 8006d98:	60b9      	str	r1, [r7, #8]
 8006d9a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	f003 0307 	and.w	r3, r3, #7
 8006da2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006da4:	69fb      	ldr	r3, [r7, #28]
 8006da6:	f1c3 0307 	rsb	r3, r3, #7
 8006daa:	2b04      	cmp	r3, #4
 8006dac:	bf28      	it	cs
 8006dae:	2304      	movcs	r3, #4
 8006db0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006db2:	69fb      	ldr	r3, [r7, #28]
 8006db4:	3304      	adds	r3, #4
 8006db6:	2b06      	cmp	r3, #6
 8006db8:	d902      	bls.n	8006dc0 <NVIC_EncodePriority+0x30>
 8006dba:	69fb      	ldr	r3, [r7, #28]
 8006dbc:	3b03      	subs	r3, #3
 8006dbe:	e000      	b.n	8006dc2 <NVIC_EncodePriority+0x32>
 8006dc0:	2300      	movs	r3, #0
 8006dc2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006dc4:	f04f 32ff 	mov.w	r2, #4294967295
 8006dc8:	69bb      	ldr	r3, [r7, #24]
 8006dca:	fa02 f303 	lsl.w	r3, r2, r3
 8006dce:	43da      	mvns	r2, r3
 8006dd0:	68bb      	ldr	r3, [r7, #8]
 8006dd2:	401a      	ands	r2, r3
 8006dd4:	697b      	ldr	r3, [r7, #20]
 8006dd6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006dd8:	f04f 31ff 	mov.w	r1, #4294967295
 8006ddc:	697b      	ldr	r3, [r7, #20]
 8006dde:	fa01 f303 	lsl.w	r3, r1, r3
 8006de2:	43d9      	mvns	r1, r3
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006de8:	4313      	orrs	r3, r2
         );
}
 8006dea:	4618      	mov	r0, r3
 8006dec:	3724      	adds	r7, #36	@ 0x24
 8006dee:	46bd      	mov	sp, r7
 8006df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df4:	4770      	bx	lr
	...

08006df8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006df8:	b580      	push	{r7, lr}
 8006dfa:	b082      	sub	sp, #8
 8006dfc:	af00      	add	r7, sp, #0
 8006dfe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	3b01      	subs	r3, #1
 8006e04:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006e08:	d301      	bcc.n	8006e0e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006e0a:	2301      	movs	r3, #1
 8006e0c:	e00f      	b.n	8006e2e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006e0e:	4a0a      	ldr	r2, [pc, #40]	@ (8006e38 <SysTick_Config+0x40>)
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	3b01      	subs	r3, #1
 8006e14:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006e16:	210f      	movs	r1, #15
 8006e18:	f04f 30ff 	mov.w	r0, #4294967295
 8006e1c:	f7ff ff8e 	bl	8006d3c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006e20:	4b05      	ldr	r3, [pc, #20]	@ (8006e38 <SysTick_Config+0x40>)
 8006e22:	2200      	movs	r2, #0
 8006e24:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006e26:	4b04      	ldr	r3, [pc, #16]	@ (8006e38 <SysTick_Config+0x40>)
 8006e28:	2207      	movs	r2, #7
 8006e2a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006e2c:	2300      	movs	r3, #0
}
 8006e2e:	4618      	mov	r0, r3
 8006e30:	3708      	adds	r7, #8
 8006e32:	46bd      	mov	sp, r7
 8006e34:	bd80      	pop	{r7, pc}
 8006e36:	bf00      	nop
 8006e38:	e000e010 	.word	0xe000e010

08006e3c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006e3c:	b580      	push	{r7, lr}
 8006e3e:	b082      	sub	sp, #8
 8006e40:	af00      	add	r7, sp, #0
 8006e42:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006e44:	6878      	ldr	r0, [r7, #4]
 8006e46:	f7ff ff29 	bl	8006c9c <__NVIC_SetPriorityGrouping>
}
 8006e4a:	bf00      	nop
 8006e4c:	3708      	adds	r7, #8
 8006e4e:	46bd      	mov	sp, r7
 8006e50:	bd80      	pop	{r7, pc}

08006e52 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006e52:	b580      	push	{r7, lr}
 8006e54:	b086      	sub	sp, #24
 8006e56:	af00      	add	r7, sp, #0
 8006e58:	4603      	mov	r3, r0
 8006e5a:	60b9      	str	r1, [r7, #8]
 8006e5c:	607a      	str	r2, [r7, #4]
 8006e5e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8006e60:	f7ff ff40 	bl	8006ce4 <__NVIC_GetPriorityGrouping>
 8006e64:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006e66:	687a      	ldr	r2, [r7, #4]
 8006e68:	68b9      	ldr	r1, [r7, #8]
 8006e6a:	6978      	ldr	r0, [r7, #20]
 8006e6c:	f7ff ff90 	bl	8006d90 <NVIC_EncodePriority>
 8006e70:	4602      	mov	r2, r0
 8006e72:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006e76:	4611      	mov	r1, r2
 8006e78:	4618      	mov	r0, r3
 8006e7a:	f7ff ff5f 	bl	8006d3c <__NVIC_SetPriority>
}
 8006e7e:	bf00      	nop
 8006e80:	3718      	adds	r7, #24
 8006e82:	46bd      	mov	sp, r7
 8006e84:	bd80      	pop	{r7, pc}

08006e86 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006e86:	b580      	push	{r7, lr}
 8006e88:	b082      	sub	sp, #8
 8006e8a:	af00      	add	r7, sp, #0
 8006e8c:	4603      	mov	r3, r0
 8006e8e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006e90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006e94:	4618      	mov	r0, r3
 8006e96:	f7ff ff33 	bl	8006d00 <__NVIC_EnableIRQ>
}
 8006e9a:	bf00      	nop
 8006e9c:	3708      	adds	r7, #8
 8006e9e:	46bd      	mov	sp, r7
 8006ea0:	bd80      	pop	{r7, pc}

08006ea2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006ea2:	b580      	push	{r7, lr}
 8006ea4:	b082      	sub	sp, #8
 8006ea6:	af00      	add	r7, sp, #0
 8006ea8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006eaa:	6878      	ldr	r0, [r7, #4]
 8006eac:	f7ff ffa4 	bl	8006df8 <SysTick_Config>
 8006eb0:	4603      	mov	r3, r0
}
 8006eb2:	4618      	mov	r0, r3
 8006eb4:	3708      	adds	r7, #8
 8006eb6:	46bd      	mov	sp, r7
 8006eb8:	bd80      	pop	{r7, pc}

08006eba <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8006eba:	b580      	push	{r7, lr}
 8006ebc:	b082      	sub	sp, #8
 8006ebe:	af00      	add	r7, sp, #0
 8006ec0:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d101      	bne.n	8006ecc <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8006ec8:	2301      	movs	r3, #1
 8006eca:	e014      	b.n	8006ef6 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	791b      	ldrb	r3, [r3, #4]
 8006ed0:	b2db      	uxtb	r3, r3
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d105      	bne.n	8006ee2 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	2200      	movs	r2, #0
 8006eda:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8006edc:	6878      	ldr	r0, [r7, #4]
 8006ede:	f7fc f9c7 	bl	8003270 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	2202      	movs	r2, #2
 8006ee6:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	2200      	movs	r2, #0
 8006eec:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	2201      	movs	r2, #1
 8006ef2:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8006ef4:	2300      	movs	r3, #0
}
 8006ef6:	4618      	mov	r0, r3
 8006ef8:	3708      	adds	r7, #8
 8006efa:	46bd      	mov	sp, r7
 8006efc:	bd80      	pop	{r7, pc}
	...

08006f00 <HAL_DAC_Start>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8006f00:	b480      	push	{r7}
 8006f02:	b085      	sub	sp, #20
 8006f04:	af00      	add	r7, sp, #0
 8006f06:	6078      	str	r0, [r7, #4]
 8006f08:	6039      	str	r1, [r7, #0]
  __IO uint32_t wait_loop_index;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d101      	bne.n	8006f14 <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 8006f10:	2301      	movs	r3, #1
 8006f12:	e056      	b.n	8006fc2 <HAL_DAC_Start+0xc2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	795b      	ldrb	r3, [r3, #5]
 8006f18:	2b01      	cmp	r3, #1
 8006f1a:	d101      	bne.n	8006f20 <HAL_DAC_Start+0x20>
 8006f1c:	2302      	movs	r3, #2
 8006f1e:	e050      	b.n	8006fc2 <HAL_DAC_Start+0xc2>
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	2201      	movs	r2, #1
 8006f24:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	2202      	movs	r2, #2
 8006f2a:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	6819      	ldr	r1, [r3, #0]
 8006f32:	683b      	ldr	r3, [r7, #0]
 8006f34:	f003 0310 	and.w	r3, r3, #16
 8006f38:	2201      	movs	r2, #1
 8006f3a:	409a      	lsls	r2, r3
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	430a      	orrs	r2, r1
 8006f42:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  /* Wait loop initialization and execution */
  /* Note: Variable divided by 2 to compensate partially CPU processing cycles, scaling in us split to not exceed 32 */
  /*       bits register capacity and handle low frequency. */
  wait_loop_index = ((DAC_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006f44:	4b22      	ldr	r3, [pc, #136]	@ (8006fd0 <HAL_DAC_Start+0xd0>)
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	099b      	lsrs	r3, r3, #6
 8006f4a:	4a22      	ldr	r2, [pc, #136]	@ (8006fd4 <HAL_DAC_Start+0xd4>)
 8006f4c:	fba2 2303 	umull	r2, r3, r2, r3
 8006f50:	099b      	lsrs	r3, r3, #6
 8006f52:	3301      	adds	r3, #1
 8006f54:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 8006f56:	e002      	b.n	8006f5e <HAL_DAC_Start+0x5e>
  {
    wait_loop_index--;
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	3b01      	subs	r3, #1
 8006f5c:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d1f9      	bne.n	8006f58 <HAL_DAC_Start+0x58>
  }

  if (Channel == DAC_CHANNEL_1)
 8006f64:	683b      	ldr	r3, [r7, #0]
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d10f      	bne.n	8006f8a <HAL_DAC_Start+0x8a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 8006f74:	2b02      	cmp	r3, #2
 8006f76:	d11d      	bne.n	8006fb4 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	685a      	ldr	r2, [r3, #4]
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	f042 0201 	orr.w	r2, r2, #1
 8006f86:	605a      	str	r2, [r3, #4]
 8006f88:	e014      	b.n	8006fb4 <HAL_DAC_Start+0xb4>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 8006f94:	683b      	ldr	r3, [r7, #0]
 8006f96:	f003 0310 	and.w	r3, r3, #16
 8006f9a:	2102      	movs	r1, #2
 8006f9c:	fa01 f303 	lsl.w	r3, r1, r3
 8006fa0:	429a      	cmp	r2, r3
 8006fa2:	d107      	bne.n	8006fb4 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	685a      	ldr	r2, [r3, #4]
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	f042 0202 	orr.w	r2, r2, #2
 8006fb2:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	2201      	movs	r2, #1
 8006fb8:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	2200      	movs	r2, #0
 8006fbe:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8006fc0:	2300      	movs	r3, #0
}
 8006fc2:	4618      	mov	r0, r3
 8006fc4:	3714      	adds	r7, #20
 8006fc6:	46bd      	mov	sp, r7
 8006fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fcc:	4770      	bx	lr
 8006fce:	bf00      	nop
 8006fd0:	20000004 	.word	0x20000004
 8006fd4:	053e2d63 	.word	0x053e2d63

08006fd8 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8006fd8:	b480      	push	{r7}
 8006fda:	b087      	sub	sp, #28
 8006fdc:	af00      	add	r7, sp, #0
 8006fde:	60f8      	str	r0, [r7, #12]
 8006fe0:	60b9      	str	r1, [r7, #8]
 8006fe2:	607a      	str	r2, [r7, #4]
 8006fe4:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8006fe6:	2300      	movs	r3, #0
 8006fe8:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d101      	bne.n	8006ff4 <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 8006ff0:	2301      	movs	r3, #1
 8006ff2:	e018      	b.n	8007026 <HAL_DAC_SetValue+0x4e>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8007000:	68bb      	ldr	r3, [r7, #8]
 8007002:	2b00      	cmp	r3, #0
 8007004:	d105      	bne.n	8007012 <HAL_DAC_SetValue+0x3a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8007006:	697a      	ldr	r2, [r7, #20]
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	4413      	add	r3, r2
 800700c:	3308      	adds	r3, #8
 800700e:	617b      	str	r3, [r7, #20]
 8007010:	e004      	b.n	800701c <HAL_DAC_SetValue+0x44>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8007012:	697a      	ldr	r2, [r7, #20]
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	4413      	add	r3, r2
 8007018:	3314      	adds	r3, #20
 800701a:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 800701c:	697b      	ldr	r3, [r7, #20]
 800701e:	461a      	mov	r2, r3
 8007020:	683b      	ldr	r3, [r7, #0]
 8007022:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8007024:	2300      	movs	r3, #0
}
 8007026:	4618      	mov	r0, r3
 8007028:	371c      	adds	r7, #28
 800702a:	46bd      	mov	sp, r7
 800702c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007030:	4770      	bx	lr
	...

08007034 <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8007034:	b580      	push	{r7, lr}
 8007036:	b08a      	sub	sp, #40	@ 0x28
 8007038:	af00      	add	r7, sp, #0
 800703a:	60f8      	str	r0, [r7, #12]
 800703c:	60b9      	str	r1, [r7, #8]
 800703e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007040:	2300      	movs	r3, #0
 8007042:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	2b00      	cmp	r3, #0
 8007048:	d002      	beq.n	8007050 <HAL_DAC_ConfigChannel+0x1c>
 800704a:	68bb      	ldr	r3, [r7, #8]
 800704c:	2b00      	cmp	r3, #0
 800704e:	d101      	bne.n	8007054 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8007050:	2301      	movs	r3, #1
 8007052:	e1a1      	b.n	8007398 <HAL_DAC_ConfigChannel+0x364>
  if ((sConfig->DAC_UserTrimming) == DAC_TRIMMING_USER)
  {
    assert_param(IS_DAC_TRIMMINGVALUE(sConfig->DAC_TrimmingValue));
  }
  assert_param(IS_DAC_SAMPLEANDHOLD(sConfig->DAC_SampleAndHold));
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 8007054:	68bb      	ldr	r3, [r7, #8]
 8007056:	689b      	ldr	r3, [r3, #8]
 8007058:	2b04      	cmp	r3, #4
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	795b      	ldrb	r3, [r3, #5]
 800705e:	2b01      	cmp	r3, #1
 8007060:	d101      	bne.n	8007066 <HAL_DAC_ConfigChannel+0x32>
 8007062:	2302      	movs	r3, #2
 8007064:	e198      	b.n	8007398 <HAL_DAC_ConfigChannel+0x364>
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	2201      	movs	r2, #1
 800706a:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	2202      	movs	r2, #2
 8007070:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8007072:	68bb      	ldr	r3, [r7, #8]
 8007074:	689b      	ldr	r3, [r3, #8]
 8007076:	2b04      	cmp	r3, #4
 8007078:	d17a      	bne.n	8007170 <HAL_DAC_ConfigChannel+0x13c>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 800707a:	f7fe f9b1 	bl	80053e0 <HAL_GetTick>
 800707e:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	2b00      	cmp	r3, #0
 8007084:	d13d      	bne.n	8007102 <HAL_DAC_ConfigChannel+0xce>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8007086:	e018      	b.n	80070ba <HAL_DAC_ConfigChannel+0x86>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8007088:	f7fe f9aa 	bl	80053e0 <HAL_GetTick>
 800708c:	4602      	mov	r2, r0
 800708e:	69bb      	ldr	r3, [r7, #24]
 8007090:	1ad3      	subs	r3, r2, r3
 8007092:	2b01      	cmp	r3, #1
 8007094:	d911      	bls.n	80070ba <HAL_DAC_ConfigChannel+0x86>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800709c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d00a      	beq.n	80070ba <HAL_DAC_ConfigChannel+0x86>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	691b      	ldr	r3, [r3, #16]
 80070a8:	f043 0208 	orr.w	r2, r3, #8
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	2203      	movs	r2, #3
 80070b4:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80070b6:	2303      	movs	r3, #3
 80070b8:	e16e      	b.n	8007398 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80070c0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d1df      	bne.n	8007088 <HAL_DAC_ConfigChannel+0x54>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	68ba      	ldr	r2, [r7, #8]
 80070ce:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80070d0:	641a      	str	r2, [r3, #64]	@ 0x40
 80070d2:	e020      	b.n	8007116 <HAL_DAC_ConfigChannel+0xe2>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80070d4:	f7fe f984 	bl	80053e0 <HAL_GetTick>
 80070d8:	4602      	mov	r2, r0
 80070da:	69bb      	ldr	r3, [r7, #24]
 80070dc:	1ad3      	subs	r3, r2, r3
 80070de:	2b01      	cmp	r3, #1
 80070e0:	d90f      	bls.n	8007102 <HAL_DAC_ConfigChannel+0xce>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	da0a      	bge.n	8007102 <HAL_DAC_ConfigChannel+0xce>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	691b      	ldr	r3, [r3, #16]
 80070f0:	f043 0208 	orr.w	r2, r3, #8
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	2203      	movs	r2, #3
 80070fc:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80070fe:	2303      	movs	r3, #3
 8007100:	e14a      	b.n	8007398 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007108:	2b00      	cmp	r3, #0
 800710a:	dbe3      	blt.n	80070d4 <HAL_DAC_ConfigChannel+0xa0>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	68ba      	ldr	r2, [r7, #8]
 8007112:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007114:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	f003 0310 	and.w	r3, r3, #16
 8007122:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8007126:	fa01 f303 	lsl.w	r3, r1, r3
 800712a:	43db      	mvns	r3, r3
 800712c:	ea02 0103 	and.w	r1, r2, r3
 8007130:	68bb      	ldr	r3, [r7, #8]
 8007132:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	f003 0310 	and.w	r3, r3, #16
 800713a:	409a      	lsls	r2, r3
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	430a      	orrs	r2, r1
 8007142:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	f003 0310 	and.w	r3, r3, #16
 8007150:	21ff      	movs	r1, #255	@ 0xff
 8007152:	fa01 f303 	lsl.w	r3, r1, r3
 8007156:	43db      	mvns	r3, r3
 8007158:	ea02 0103 	and.w	r1, r2, r3
 800715c:	68bb      	ldr	r3, [r7, #8]
 800715e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	f003 0310 	and.w	r3, r3, #16
 8007166:	409a      	lsls	r2, r3
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	430a      	orrs	r2, r1
 800716e:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8007170:	68bb      	ldr	r3, [r7, #8]
 8007172:	69db      	ldr	r3, [r3, #28]
 8007174:	2b01      	cmp	r3, #1
 8007176:	d11d      	bne.n	80071b4 <HAL_DAC_ConfigChannel+0x180>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800717e:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	f003 0310 	and.w	r3, r3, #16
 8007186:	221f      	movs	r2, #31
 8007188:	fa02 f303 	lsl.w	r3, r2, r3
 800718c:	43db      	mvns	r3, r3
 800718e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007190:	4013      	ands	r3, r2
 8007192:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8007194:	68bb      	ldr	r3, [r7, #8]
 8007196:	6a1b      	ldr	r3, [r3, #32]
 8007198:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	f003 0310 	and.w	r3, r3, #16
 80071a0:	697a      	ldr	r2, [r7, #20]
 80071a2:	fa02 f303 	lsl.w	r3, r2, r3
 80071a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80071a8:	4313      	orrs	r3, r2
 80071aa:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80071b2:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80071ba:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	f003 0310 	and.w	r3, r3, #16
 80071c2:	2207      	movs	r2, #7
 80071c4:	fa02 f303 	lsl.w	r3, r2, r3
 80071c8:	43db      	mvns	r3, r3
 80071ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80071cc:	4013      	ands	r3, r2
 80071ce:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 80071d0:	68bb      	ldr	r3, [r7, #8]
 80071d2:	699b      	ldr	r3, [r3, #24]
 80071d4:	2b01      	cmp	r3, #1
 80071d6:	d102      	bne.n	80071de <HAL_DAC_ConfigChannel+0x1aa>
  {
    connectOnChip = 0x00000000UL;
 80071d8:	2300      	movs	r3, #0
 80071da:	623b      	str	r3, [r7, #32]
 80071dc:	e00f      	b.n	80071fe <HAL_DAC_ConfigChannel+0x1ca>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 80071de:	68bb      	ldr	r3, [r7, #8]
 80071e0:	699b      	ldr	r3, [r3, #24]
 80071e2:	2b02      	cmp	r3, #2
 80071e4:	d102      	bne.n	80071ec <HAL_DAC_ConfigChannel+0x1b8>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 80071e6:	2301      	movs	r3, #1
 80071e8:	623b      	str	r3, [r7, #32]
 80071ea:	e008      	b.n	80071fe <HAL_DAC_ConfigChannel+0x1ca>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 80071ec:	68bb      	ldr	r3, [r7, #8]
 80071ee:	695b      	ldr	r3, [r3, #20]
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d102      	bne.n	80071fa <HAL_DAC_ConfigChannel+0x1c6>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 80071f4:	2301      	movs	r3, #1
 80071f6:	623b      	str	r3, [r7, #32]
 80071f8:	e001      	b.n	80071fe <HAL_DAC_ConfigChannel+0x1ca>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 80071fa:	2300      	movs	r3, #0
 80071fc:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 80071fe:	68bb      	ldr	r3, [r7, #8]
 8007200:	689a      	ldr	r2, [r3, #8]
 8007202:	68bb      	ldr	r3, [r7, #8]
 8007204:	695b      	ldr	r3, [r3, #20]
 8007206:	4313      	orrs	r3, r2
 8007208:	6a3a      	ldr	r2, [r7, #32]
 800720a:	4313      	orrs	r3, r2
 800720c:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	f003 0310 	and.w	r3, r3, #16
 8007214:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007218:	fa02 f303 	lsl.w	r3, r2, r3
 800721c:	43db      	mvns	r3, r3
 800721e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007220:	4013      	ands	r3, r2
 8007222:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8007224:	68bb      	ldr	r3, [r7, #8]
 8007226:	791b      	ldrb	r3, [r3, #4]
 8007228:	2b01      	cmp	r3, #1
 800722a:	d102      	bne.n	8007232 <HAL_DAC_ConfigChannel+0x1fe>
 800722c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007230:	e000      	b.n	8007234 <HAL_DAC_ConfigChannel+0x200>
 8007232:	2300      	movs	r3, #0
 8007234:	697a      	ldr	r2, [r7, #20]
 8007236:	4313      	orrs	r3, r2
 8007238:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	f003 0310 	and.w	r3, r3, #16
 8007240:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007244:	fa02 f303 	lsl.w	r3, r2, r3
 8007248:	43db      	mvns	r3, r3
 800724a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800724c:	4013      	ands	r3, r2
 800724e:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8007250:	68bb      	ldr	r3, [r7, #8]
 8007252:	795b      	ldrb	r3, [r3, #5]
 8007254:	2b01      	cmp	r3, #1
 8007256:	d102      	bne.n	800725e <HAL_DAC_ConfigChannel+0x22a>
 8007258:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800725c:	e000      	b.n	8007260 <HAL_DAC_ConfigChannel+0x22c>
 800725e:	2300      	movs	r3, #0
 8007260:	697a      	ldr	r2, [r7, #20]
 8007262:	4313      	orrs	r3, r2
 8007264:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8007266:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007268:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800726c:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 800726e:	68bb      	ldr	r3, [r7, #8]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	2b02      	cmp	r3, #2
 8007274:	d114      	bne.n	80072a0 <HAL_DAC_ConfigChannel+0x26c>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 8007276:	f003 ff2f 	bl	800b0d8 <HAL_RCC_GetHCLKFreq>
 800727a:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 800727c:	693b      	ldr	r3, [r7, #16]
 800727e:	4a48      	ldr	r2, [pc, #288]	@ (80073a0 <HAL_DAC_ConfigChannel+0x36c>)
 8007280:	4293      	cmp	r3, r2
 8007282:	d904      	bls.n	800728e <HAL_DAC_ConfigChannel+0x25a>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 8007284:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007286:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800728a:	627b      	str	r3, [r7, #36]	@ 0x24
 800728c:	e00f      	b.n	80072ae <HAL_DAC_ConfigChannel+0x27a>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 800728e:	693b      	ldr	r3, [r7, #16]
 8007290:	4a44      	ldr	r2, [pc, #272]	@ (80073a4 <HAL_DAC_ConfigChannel+0x370>)
 8007292:	4293      	cmp	r3, r2
 8007294:	d90a      	bls.n	80072ac <HAL_DAC_ConfigChannel+0x278>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8007296:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007298:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800729c:	627b      	str	r3, [r7, #36]	@ 0x24
 800729e:	e006      	b.n	80072ae <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 80072a0:	68bb      	ldr	r3, [r7, #8]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80072a6:	4313      	orrs	r3, r2
 80072a8:	627b      	str	r3, [r7, #36]	@ 0x24
 80072aa:	e000      	b.n	80072ae <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 80072ac:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	f003 0310 	and.w	r3, r3, #16
 80072b4:	697a      	ldr	r2, [r7, #20]
 80072b6:	fa02 f303 	lsl.w	r3, r2, r3
 80072ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80072bc:	4313      	orrs	r3, r2
 80072be:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80072c6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	6819      	ldr	r1, [r3, #0]
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	f003 0310 	and.w	r3, r3, #16
 80072d4:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80072d8:	fa02 f303 	lsl.w	r3, r2, r3
 80072dc:	43da      	mvns	r2, r3
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	400a      	ands	r2, r1
 80072e4:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	f003 0310 	and.w	r3, r3, #16
 80072f4:	f640 72fe 	movw	r2, #4094	@ 0xffe
 80072f8:	fa02 f303 	lsl.w	r3, r2, r3
 80072fc:	43db      	mvns	r3, r3
 80072fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007300:	4013      	ands	r3, r2
 8007302:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8007304:	68bb      	ldr	r3, [r7, #8]
 8007306:	68db      	ldr	r3, [r3, #12]
 8007308:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	f003 0310 	and.w	r3, r3, #16
 8007310:	697a      	ldr	r2, [r7, #20]
 8007312:	fa02 f303 	lsl.w	r3, r2, r3
 8007316:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007318:	4313      	orrs	r3, r2
 800731a:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007322:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	6819      	ldr	r1, [r3, #0]
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	f003 0310 	and.w	r3, r3, #16
 8007330:	22c0      	movs	r2, #192	@ 0xc0
 8007332:	fa02 f303 	lsl.w	r3, r2, r3
 8007336:	43da      	mvns	r2, r3
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	400a      	ands	r2, r1
 800733e:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8007340:	68bb      	ldr	r3, [r7, #8]
 8007342:	68db      	ldr	r3, [r3, #12]
 8007344:	089b      	lsrs	r3, r3, #2
 8007346:	f003 030f 	and.w	r3, r3, #15
 800734a:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 800734c:	68bb      	ldr	r3, [r7, #8]
 800734e:	691b      	ldr	r3, [r3, #16]
 8007350:	089b      	lsrs	r3, r3, #2
 8007352:	021b      	lsls	r3, r3, #8
 8007354:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8007358:	697a      	ldr	r2, [r7, #20]
 800735a:	4313      	orrs	r3, r2
 800735c:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	f003 0310 	and.w	r3, r3, #16
 800736a:	f640 710f 	movw	r1, #3855	@ 0xf0f
 800736e:	fa01 f303 	lsl.w	r3, r1, r3
 8007372:	43db      	mvns	r3, r3
 8007374:	ea02 0103 	and.w	r1, r2, r3
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	f003 0310 	and.w	r3, r3, #16
 800737e:	697a      	ldr	r2, [r7, #20]
 8007380:	409a      	lsls	r2, r3
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	430a      	orrs	r2, r1
 8007388:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	2201      	movs	r2, #1
 800738e:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	2200      	movs	r2, #0
 8007394:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8007396:	7ffb      	ldrb	r3, [r7, #31]
}
 8007398:	4618      	mov	r0, r3
 800739a:	3728      	adds	r7, #40	@ 0x28
 800739c:	46bd      	mov	sp, r7
 800739e:	bd80      	pop	{r7, pc}
 80073a0:	09896800 	.word	0x09896800
 80073a4:	04c4b400 	.word	0x04c4b400

080073a8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80073a8:	b580      	push	{r7, lr}
 80073aa:	b084      	sub	sp, #16
 80073ac:	af00      	add	r7, sp, #0
 80073ae:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d101      	bne.n	80073ba <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80073b6:	2301      	movs	r3, #1
 80073b8:	e08d      	b.n	80074d6 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	461a      	mov	r2, r3
 80073c0:	4b47      	ldr	r3, [pc, #284]	@ (80074e0 <HAL_DMA_Init+0x138>)
 80073c2:	429a      	cmp	r2, r3
 80073c4:	d80f      	bhi.n	80073e6 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	461a      	mov	r2, r3
 80073cc:	4b45      	ldr	r3, [pc, #276]	@ (80074e4 <HAL_DMA_Init+0x13c>)
 80073ce:	4413      	add	r3, r2
 80073d0:	4a45      	ldr	r2, [pc, #276]	@ (80074e8 <HAL_DMA_Init+0x140>)
 80073d2:	fba2 2303 	umull	r2, r3, r2, r3
 80073d6:	091b      	lsrs	r3, r3, #4
 80073d8:	009a      	lsls	r2, r3, #2
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	4a42      	ldr	r2, [pc, #264]	@ (80074ec <HAL_DMA_Init+0x144>)
 80073e2:	641a      	str	r2, [r3, #64]	@ 0x40
 80073e4:	e00e      	b.n	8007404 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	461a      	mov	r2, r3
 80073ec:	4b40      	ldr	r3, [pc, #256]	@ (80074f0 <HAL_DMA_Init+0x148>)
 80073ee:	4413      	add	r3, r2
 80073f0:	4a3d      	ldr	r2, [pc, #244]	@ (80074e8 <HAL_DMA_Init+0x140>)
 80073f2:	fba2 2303 	umull	r2, r3, r2, r3
 80073f6:	091b      	lsrs	r3, r3, #4
 80073f8:	009a      	lsls	r2, r3, #2
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	4a3c      	ldr	r2, [pc, #240]	@ (80074f4 <HAL_DMA_Init+0x14c>)
 8007402:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	2202      	movs	r2, #2
 8007408:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800741a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800741e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8007428:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	691b      	ldr	r3, [r3, #16]
 800742e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007434:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	699b      	ldr	r3, [r3, #24]
 800743a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007440:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	6a1b      	ldr	r3, [r3, #32]
 8007446:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8007448:	68fa      	ldr	r2, [r7, #12]
 800744a:	4313      	orrs	r3, r2
 800744c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	68fa      	ldr	r2, [r7, #12]
 8007454:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8007456:	6878      	ldr	r0, [r7, #4]
 8007458:	f000 fa76 	bl	8007948 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	689b      	ldr	r3, [r3, #8]
 8007460:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007464:	d102      	bne.n	800746c <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	2200      	movs	r2, #0
 800746a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	685a      	ldr	r2, [r3, #4]
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007474:	b2d2      	uxtb	r2, r2
 8007476:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800747c:	687a      	ldr	r2, [r7, #4]
 800747e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8007480:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	685b      	ldr	r3, [r3, #4]
 8007486:	2b00      	cmp	r3, #0
 8007488:	d010      	beq.n	80074ac <HAL_DMA_Init+0x104>
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	685b      	ldr	r3, [r3, #4]
 800748e:	2b04      	cmp	r3, #4
 8007490:	d80c      	bhi.n	80074ac <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8007492:	6878      	ldr	r0, [r7, #4]
 8007494:	f000 fa96 	bl	80079c4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800749c:	2200      	movs	r2, #0
 800749e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80074a4:	687a      	ldr	r2, [r7, #4]
 80074a6:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80074a8:	605a      	str	r2, [r3, #4]
 80074aa:	e008      	b.n	80074be <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	2200      	movs	r2, #0
 80074b0:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	2200      	movs	r2, #0
 80074b6:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	2200      	movs	r2, #0
 80074bc:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	2200      	movs	r2, #0
 80074c2:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	2201      	movs	r2, #1
 80074c8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	2200      	movs	r2, #0
 80074d0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80074d4:	2300      	movs	r3, #0
}
 80074d6:	4618      	mov	r0, r3
 80074d8:	3710      	adds	r7, #16
 80074da:	46bd      	mov	sp, r7
 80074dc:	bd80      	pop	{r7, pc}
 80074de:	bf00      	nop
 80074e0:	40020407 	.word	0x40020407
 80074e4:	bffdfff8 	.word	0xbffdfff8
 80074e8:	cccccccd 	.word	0xcccccccd
 80074ec:	40020000 	.word	0x40020000
 80074f0:	bffdfbf8 	.word	0xbffdfbf8
 80074f4:	40020400 	.word	0x40020400

080074f8 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80074f8:	b580      	push	{r7, lr}
 80074fa:	b086      	sub	sp, #24
 80074fc:	af00      	add	r7, sp, #0
 80074fe:	60f8      	str	r0, [r7, #12]
 8007500:	60b9      	str	r1, [r7, #8]
 8007502:	607a      	str	r2, [r7, #4]
 8007504:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007506:	2300      	movs	r3, #0
 8007508:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8007510:	2b01      	cmp	r3, #1
 8007512:	d101      	bne.n	8007518 <HAL_DMA_Start_IT+0x20>
 8007514:	2302      	movs	r3, #2
 8007516:	e066      	b.n	80075e6 <HAL_DMA_Start_IT+0xee>
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	2201      	movs	r2, #1
 800751c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8007526:	b2db      	uxtb	r3, r3
 8007528:	2b01      	cmp	r3, #1
 800752a:	d155      	bne.n	80075d8 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	2202      	movs	r2, #2
 8007530:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	2200      	movs	r2, #0
 8007538:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	681a      	ldr	r2, [r3, #0]
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	f022 0201 	bic.w	r2, r2, #1
 8007548:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800754a:	683b      	ldr	r3, [r7, #0]
 800754c:	687a      	ldr	r2, [r7, #4]
 800754e:	68b9      	ldr	r1, [r7, #8]
 8007550:	68f8      	ldr	r0, [r7, #12]
 8007552:	f000 f9bb 	bl	80078cc <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800755a:	2b00      	cmp	r3, #0
 800755c:	d008      	beq.n	8007570 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	681a      	ldr	r2, [r3, #0]
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	f042 020e 	orr.w	r2, r2, #14
 800756c:	601a      	str	r2, [r3, #0]
 800756e:	e00f      	b.n	8007590 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	681a      	ldr	r2, [r3, #0]
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	f022 0204 	bic.w	r2, r2, #4
 800757e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	681a      	ldr	r2, [r3, #0]
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	f042 020a 	orr.w	r2, r2, #10
 800758e:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800759a:	2b00      	cmp	r3, #0
 800759c:	d007      	beq.n	80075ae <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80075a2:	681a      	ldr	r2, [r3, #0]
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80075a8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80075ac:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d007      	beq.n	80075c6 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80075ba:	681a      	ldr	r2, [r3, #0]
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80075c0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80075c4:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	681a      	ldr	r2, [r3, #0]
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	f042 0201 	orr.w	r2, r2, #1
 80075d4:	601a      	str	r2, [r3, #0]
 80075d6:	e005      	b.n	80075e4 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	2200      	movs	r2, #0
 80075dc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80075e0:	2302      	movs	r3, #2
 80075e2:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80075e4:	7dfb      	ldrb	r3, [r7, #23]
}
 80075e6:	4618      	mov	r0, r3
 80075e8:	3718      	adds	r7, #24
 80075ea:	46bd      	mov	sp, r7
 80075ec:	bd80      	pop	{r7, pc}

080075ee <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80075ee:	b480      	push	{r7}
 80075f0:	b085      	sub	sp, #20
 80075f2:	af00      	add	r7, sp, #0
 80075f4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80075f6:	2300      	movs	r3, #0
 80075f8:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8007600:	b2db      	uxtb	r3, r3
 8007602:	2b02      	cmp	r3, #2
 8007604:	d005      	beq.n	8007612 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	2204      	movs	r2, #4
 800760a:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800760c:	2301      	movs	r3, #1
 800760e:	73fb      	strb	r3, [r7, #15]
 8007610:	e037      	b.n	8007682 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	681a      	ldr	r2, [r3, #0]
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	f022 020e 	bic.w	r2, r2, #14
 8007620:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007626:	681a      	ldr	r2, [r3, #0]
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800762c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007630:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	681a      	ldr	r2, [r3, #0]
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	f022 0201 	bic.w	r2, r2, #1
 8007640:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007646:	f003 021f 	and.w	r2, r3, #31
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800764e:	2101      	movs	r1, #1
 8007650:	fa01 f202 	lsl.w	r2, r1, r2
 8007654:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800765a:	687a      	ldr	r2, [r7, #4]
 800765c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800765e:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007664:	2b00      	cmp	r3, #0
 8007666:	d00c      	beq.n	8007682 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800766c:	681a      	ldr	r2, [r3, #0]
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007672:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007676:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800767c:	687a      	ldr	r2, [r7, #4]
 800767e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8007680:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	2201      	movs	r2, #1
 8007686:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	2200      	movs	r2, #0
 800768e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8007692:	7bfb      	ldrb	r3, [r7, #15]
}
 8007694:	4618      	mov	r0, r3
 8007696:	3714      	adds	r7, #20
 8007698:	46bd      	mov	sp, r7
 800769a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800769e:	4770      	bx	lr

080076a0 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80076a0:	b580      	push	{r7, lr}
 80076a2:	b084      	sub	sp, #16
 80076a4:	af00      	add	r7, sp, #0
 80076a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80076a8:	2300      	movs	r3, #0
 80076aa:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80076b2:	b2db      	uxtb	r3, r3
 80076b4:	2b02      	cmp	r3, #2
 80076b6:	d00d      	beq.n	80076d4 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	2204      	movs	r2, #4
 80076bc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	2201      	movs	r2, #1
 80076c2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	2200      	movs	r2, #0
 80076ca:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 80076ce:	2301      	movs	r3, #1
 80076d0:	73fb      	strb	r3, [r7, #15]
 80076d2:	e047      	b.n	8007764 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	681a      	ldr	r2, [r3, #0]
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	f022 020e 	bic.w	r2, r2, #14
 80076e2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	681a      	ldr	r2, [r3, #0]
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	f022 0201 	bic.w	r2, r2, #1
 80076f2:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80076f8:	681a      	ldr	r2, [r3, #0]
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80076fe:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007702:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007708:	f003 021f 	and.w	r2, r3, #31
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007710:	2101      	movs	r1, #1
 8007712:	fa01 f202 	lsl.w	r2, r1, r2
 8007716:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800771c:	687a      	ldr	r2, [r7, #4]
 800771e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8007720:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007726:	2b00      	cmp	r3, #0
 8007728:	d00c      	beq.n	8007744 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800772e:	681a      	ldr	r2, [r3, #0]
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007734:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007738:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800773e:	687a      	ldr	r2, [r7, #4]
 8007740:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8007742:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	2201      	movs	r2, #1
 8007748:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	2200      	movs	r2, #0
 8007750:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007758:	2b00      	cmp	r3, #0
 800775a:	d003      	beq.n	8007764 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007760:	6878      	ldr	r0, [r7, #4]
 8007762:	4798      	blx	r3
    }
  }
  return status;
 8007764:	7bfb      	ldrb	r3, [r7, #15]
}
 8007766:	4618      	mov	r0, r3
 8007768:	3710      	adds	r7, #16
 800776a:	46bd      	mov	sp, r7
 800776c:	bd80      	pop	{r7, pc}

0800776e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800776e:	b580      	push	{r7, lr}
 8007770:	b084      	sub	sp, #16
 8007772:	af00      	add	r7, sp, #0
 8007774:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800778a:	f003 031f 	and.w	r3, r3, #31
 800778e:	2204      	movs	r2, #4
 8007790:	409a      	lsls	r2, r3
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	4013      	ands	r3, r2
 8007796:	2b00      	cmp	r3, #0
 8007798:	d026      	beq.n	80077e8 <HAL_DMA_IRQHandler+0x7a>
 800779a:	68bb      	ldr	r3, [r7, #8]
 800779c:	f003 0304 	and.w	r3, r3, #4
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d021      	beq.n	80077e8 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	f003 0320 	and.w	r3, r3, #32
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d107      	bne.n	80077c2 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	681a      	ldr	r2, [r3, #0]
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	f022 0204 	bic.w	r2, r2, #4
 80077c0:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80077c6:	f003 021f 	and.w	r2, r3, #31
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80077ce:	2104      	movs	r1, #4
 80077d0:	fa01 f202 	lsl.w	r2, r1, r2
 80077d4:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d071      	beq.n	80078c2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80077e2:	6878      	ldr	r0, [r7, #4]
 80077e4:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80077e6:	e06c      	b.n	80078c2 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80077ec:	f003 031f 	and.w	r3, r3, #31
 80077f0:	2202      	movs	r2, #2
 80077f2:	409a      	lsls	r2, r3
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	4013      	ands	r3, r2
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d02e      	beq.n	800785a <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 80077fc:	68bb      	ldr	r3, [r7, #8]
 80077fe:	f003 0302 	and.w	r3, r3, #2
 8007802:	2b00      	cmp	r3, #0
 8007804:	d029      	beq.n	800785a <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	f003 0320 	and.w	r3, r3, #32
 8007810:	2b00      	cmp	r3, #0
 8007812:	d10b      	bne.n	800782c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	681a      	ldr	r2, [r3, #0]
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	f022 020a 	bic.w	r2, r2, #10
 8007822:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	2201      	movs	r2, #1
 8007828:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007830:	f003 021f 	and.w	r2, r3, #31
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007838:	2102      	movs	r1, #2
 800783a:	fa01 f202 	lsl.w	r2, r1, r2
 800783e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	2200      	movs	r2, #0
 8007844:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800784c:	2b00      	cmp	r3, #0
 800784e:	d038      	beq.n	80078c2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007854:	6878      	ldr	r0, [r7, #4]
 8007856:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8007858:	e033      	b.n	80078c2 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800785e:	f003 031f 	and.w	r3, r3, #31
 8007862:	2208      	movs	r2, #8
 8007864:	409a      	lsls	r2, r3
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	4013      	ands	r3, r2
 800786a:	2b00      	cmp	r3, #0
 800786c:	d02a      	beq.n	80078c4 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800786e:	68bb      	ldr	r3, [r7, #8]
 8007870:	f003 0308 	and.w	r3, r3, #8
 8007874:	2b00      	cmp	r3, #0
 8007876:	d025      	beq.n	80078c4 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	681a      	ldr	r2, [r3, #0]
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	f022 020e 	bic.w	r2, r2, #14
 8007886:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800788c:	f003 021f 	and.w	r2, r3, #31
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007894:	2101      	movs	r1, #1
 8007896:	fa01 f202 	lsl.w	r2, r1, r2
 800789a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	2201      	movs	r2, #1
 80078a0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	2201      	movs	r2, #1
 80078a6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	2200      	movs	r2, #0
 80078ae:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d004      	beq.n	80078c4 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80078be:	6878      	ldr	r0, [r7, #4]
 80078c0:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80078c2:	bf00      	nop
 80078c4:	bf00      	nop
}
 80078c6:	3710      	adds	r7, #16
 80078c8:	46bd      	mov	sp, r7
 80078ca:	bd80      	pop	{r7, pc}

080078cc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80078cc:	b480      	push	{r7}
 80078ce:	b085      	sub	sp, #20
 80078d0:	af00      	add	r7, sp, #0
 80078d2:	60f8      	str	r0, [r7, #12]
 80078d4:	60b9      	str	r1, [r7, #8]
 80078d6:	607a      	str	r2, [r7, #4]
 80078d8:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80078de:	68fa      	ldr	r2, [r7, #12]
 80078e0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80078e2:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	d004      	beq.n	80078f6 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80078f0:	68fa      	ldr	r2, [r7, #12]
 80078f2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80078f4:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80078fa:	f003 021f 	and.w	r2, r3, #31
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007902:	2101      	movs	r1, #1
 8007904:	fa01 f202 	lsl.w	r2, r1, r2
 8007908:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	683a      	ldr	r2, [r7, #0]
 8007910:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	689b      	ldr	r3, [r3, #8]
 8007916:	2b10      	cmp	r3, #16
 8007918:	d108      	bne.n	800792c <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	687a      	ldr	r2, [r7, #4]
 8007920:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	68ba      	ldr	r2, [r7, #8]
 8007928:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800792a:	e007      	b.n	800793c <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	68ba      	ldr	r2, [r7, #8]
 8007932:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	687a      	ldr	r2, [r7, #4]
 800793a:	60da      	str	r2, [r3, #12]
}
 800793c:	bf00      	nop
 800793e:	3714      	adds	r7, #20
 8007940:	46bd      	mov	sp, r7
 8007942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007946:	4770      	bx	lr

08007948 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007948:	b480      	push	{r7}
 800794a:	b087      	sub	sp, #28
 800794c:	af00      	add	r7, sp, #0
 800794e:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	461a      	mov	r2, r3
 8007956:	4b16      	ldr	r3, [pc, #88]	@ (80079b0 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8007958:	429a      	cmp	r2, r3
 800795a:	d802      	bhi.n	8007962 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 800795c:	4b15      	ldr	r3, [pc, #84]	@ (80079b4 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800795e:	617b      	str	r3, [r7, #20]
 8007960:	e001      	b.n	8007966 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 8007962:	4b15      	ldr	r3, [pc, #84]	@ (80079b8 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8007964:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8007966:	697b      	ldr	r3, [r7, #20]
 8007968:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	b2db      	uxtb	r3, r3
 8007970:	3b08      	subs	r3, #8
 8007972:	4a12      	ldr	r2, [pc, #72]	@ (80079bc <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8007974:	fba2 2303 	umull	r2, r3, r2, r3
 8007978:	091b      	lsrs	r3, r3, #4
 800797a:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007980:	089b      	lsrs	r3, r3, #2
 8007982:	009a      	lsls	r2, r3, #2
 8007984:	693b      	ldr	r3, [r7, #16]
 8007986:	4413      	add	r3, r2
 8007988:	461a      	mov	r2, r3
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	4a0b      	ldr	r2, [pc, #44]	@ (80079c0 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8007992:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	f003 031f 	and.w	r3, r3, #31
 800799a:	2201      	movs	r2, #1
 800799c:	409a      	lsls	r2, r3
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80079a2:	bf00      	nop
 80079a4:	371c      	adds	r7, #28
 80079a6:	46bd      	mov	sp, r7
 80079a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ac:	4770      	bx	lr
 80079ae:	bf00      	nop
 80079b0:	40020407 	.word	0x40020407
 80079b4:	40020800 	.word	0x40020800
 80079b8:	40020820 	.word	0x40020820
 80079bc:	cccccccd 	.word	0xcccccccd
 80079c0:	40020880 	.word	0x40020880

080079c4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80079c4:	b480      	push	{r7}
 80079c6:	b085      	sub	sp, #20
 80079c8:	af00      	add	r7, sp, #0
 80079ca:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	685b      	ldr	r3, [r3, #4]
 80079d0:	b2db      	uxtb	r3, r3
 80079d2:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80079d4:	68fa      	ldr	r2, [r7, #12]
 80079d6:	4b0b      	ldr	r3, [pc, #44]	@ (8007a04 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80079d8:	4413      	add	r3, r2
 80079da:	009b      	lsls	r3, r3, #2
 80079dc:	461a      	mov	r2, r3
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	4a08      	ldr	r2, [pc, #32]	@ (8007a08 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80079e6:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	3b01      	subs	r3, #1
 80079ec:	f003 031f 	and.w	r3, r3, #31
 80079f0:	2201      	movs	r2, #1
 80079f2:	409a      	lsls	r2, r3
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 80079f8:	bf00      	nop
 80079fa:	3714      	adds	r7, #20
 80079fc:	46bd      	mov	sp, r7
 80079fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a02:	4770      	bx	lr
 8007a04:	1000823f 	.word	0x1000823f
 8007a08:	40020940 	.word	0x40020940

08007a0c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007a0c:	b480      	push	{r7}
 8007a0e:	b087      	sub	sp, #28
 8007a10:	af00      	add	r7, sp, #0
 8007a12:	6078      	str	r0, [r7, #4]
 8007a14:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8007a16:	2300      	movs	r3, #0
 8007a18:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8007a1a:	e15a      	b.n	8007cd2 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8007a1c:	683b      	ldr	r3, [r7, #0]
 8007a1e:	681a      	ldr	r2, [r3, #0]
 8007a20:	2101      	movs	r1, #1
 8007a22:	697b      	ldr	r3, [r7, #20]
 8007a24:	fa01 f303 	lsl.w	r3, r1, r3
 8007a28:	4013      	ands	r3, r2
 8007a2a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	f000 814c 	beq.w	8007ccc <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8007a34:	683b      	ldr	r3, [r7, #0]
 8007a36:	685b      	ldr	r3, [r3, #4]
 8007a38:	f003 0303 	and.w	r3, r3, #3
 8007a3c:	2b01      	cmp	r3, #1
 8007a3e:	d005      	beq.n	8007a4c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8007a40:	683b      	ldr	r3, [r7, #0]
 8007a42:	685b      	ldr	r3, [r3, #4]
 8007a44:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8007a48:	2b02      	cmp	r3, #2
 8007a4a:	d130      	bne.n	8007aae <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	689b      	ldr	r3, [r3, #8]
 8007a50:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8007a52:	697b      	ldr	r3, [r7, #20]
 8007a54:	005b      	lsls	r3, r3, #1
 8007a56:	2203      	movs	r2, #3
 8007a58:	fa02 f303 	lsl.w	r3, r2, r3
 8007a5c:	43db      	mvns	r3, r3
 8007a5e:	693a      	ldr	r2, [r7, #16]
 8007a60:	4013      	ands	r3, r2
 8007a62:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007a64:	683b      	ldr	r3, [r7, #0]
 8007a66:	68da      	ldr	r2, [r3, #12]
 8007a68:	697b      	ldr	r3, [r7, #20]
 8007a6a:	005b      	lsls	r3, r3, #1
 8007a6c:	fa02 f303 	lsl.w	r3, r2, r3
 8007a70:	693a      	ldr	r2, [r7, #16]
 8007a72:	4313      	orrs	r3, r2
 8007a74:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	693a      	ldr	r2, [r7, #16]
 8007a7a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	685b      	ldr	r3, [r3, #4]
 8007a80:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8007a82:	2201      	movs	r2, #1
 8007a84:	697b      	ldr	r3, [r7, #20]
 8007a86:	fa02 f303 	lsl.w	r3, r2, r3
 8007a8a:	43db      	mvns	r3, r3
 8007a8c:	693a      	ldr	r2, [r7, #16]
 8007a8e:	4013      	ands	r3, r2
 8007a90:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007a92:	683b      	ldr	r3, [r7, #0]
 8007a94:	685b      	ldr	r3, [r3, #4]
 8007a96:	091b      	lsrs	r3, r3, #4
 8007a98:	f003 0201 	and.w	r2, r3, #1
 8007a9c:	697b      	ldr	r3, [r7, #20]
 8007a9e:	fa02 f303 	lsl.w	r3, r2, r3
 8007aa2:	693a      	ldr	r2, [r7, #16]
 8007aa4:	4313      	orrs	r3, r2
 8007aa6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	693a      	ldr	r2, [r7, #16]
 8007aac:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007aae:	683b      	ldr	r3, [r7, #0]
 8007ab0:	685b      	ldr	r3, [r3, #4]
 8007ab2:	f003 0303 	and.w	r3, r3, #3
 8007ab6:	2b03      	cmp	r3, #3
 8007ab8:	d017      	beq.n	8007aea <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	68db      	ldr	r3, [r3, #12]
 8007abe:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8007ac0:	697b      	ldr	r3, [r7, #20]
 8007ac2:	005b      	lsls	r3, r3, #1
 8007ac4:	2203      	movs	r2, #3
 8007ac6:	fa02 f303 	lsl.w	r3, r2, r3
 8007aca:	43db      	mvns	r3, r3
 8007acc:	693a      	ldr	r2, [r7, #16]
 8007ace:	4013      	ands	r3, r2
 8007ad0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007ad2:	683b      	ldr	r3, [r7, #0]
 8007ad4:	689a      	ldr	r2, [r3, #8]
 8007ad6:	697b      	ldr	r3, [r7, #20]
 8007ad8:	005b      	lsls	r3, r3, #1
 8007ada:	fa02 f303 	lsl.w	r3, r2, r3
 8007ade:	693a      	ldr	r2, [r7, #16]
 8007ae0:	4313      	orrs	r3, r2
 8007ae2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	693a      	ldr	r2, [r7, #16]
 8007ae8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007aea:	683b      	ldr	r3, [r7, #0]
 8007aec:	685b      	ldr	r3, [r3, #4]
 8007aee:	f003 0303 	and.w	r3, r3, #3
 8007af2:	2b02      	cmp	r3, #2
 8007af4:	d123      	bne.n	8007b3e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8007af6:	697b      	ldr	r3, [r7, #20]
 8007af8:	08da      	lsrs	r2, r3, #3
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	3208      	adds	r2, #8
 8007afe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007b02:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8007b04:	697b      	ldr	r3, [r7, #20]
 8007b06:	f003 0307 	and.w	r3, r3, #7
 8007b0a:	009b      	lsls	r3, r3, #2
 8007b0c:	220f      	movs	r2, #15
 8007b0e:	fa02 f303 	lsl.w	r3, r2, r3
 8007b12:	43db      	mvns	r3, r3
 8007b14:	693a      	ldr	r2, [r7, #16]
 8007b16:	4013      	ands	r3, r2
 8007b18:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8007b1a:	683b      	ldr	r3, [r7, #0]
 8007b1c:	691a      	ldr	r2, [r3, #16]
 8007b1e:	697b      	ldr	r3, [r7, #20]
 8007b20:	f003 0307 	and.w	r3, r3, #7
 8007b24:	009b      	lsls	r3, r3, #2
 8007b26:	fa02 f303 	lsl.w	r3, r2, r3
 8007b2a:	693a      	ldr	r2, [r7, #16]
 8007b2c:	4313      	orrs	r3, r2
 8007b2e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8007b30:	697b      	ldr	r3, [r7, #20]
 8007b32:	08da      	lsrs	r2, r3, #3
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	3208      	adds	r2, #8
 8007b38:	6939      	ldr	r1, [r7, #16]
 8007b3a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8007b44:	697b      	ldr	r3, [r7, #20]
 8007b46:	005b      	lsls	r3, r3, #1
 8007b48:	2203      	movs	r2, #3
 8007b4a:	fa02 f303 	lsl.w	r3, r2, r3
 8007b4e:	43db      	mvns	r3, r3
 8007b50:	693a      	ldr	r2, [r7, #16]
 8007b52:	4013      	ands	r3, r2
 8007b54:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007b56:	683b      	ldr	r3, [r7, #0]
 8007b58:	685b      	ldr	r3, [r3, #4]
 8007b5a:	f003 0203 	and.w	r2, r3, #3
 8007b5e:	697b      	ldr	r3, [r7, #20]
 8007b60:	005b      	lsls	r3, r3, #1
 8007b62:	fa02 f303 	lsl.w	r3, r2, r3
 8007b66:	693a      	ldr	r2, [r7, #16]
 8007b68:	4313      	orrs	r3, r2
 8007b6a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	693a      	ldr	r2, [r7, #16]
 8007b70:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8007b72:	683b      	ldr	r3, [r7, #0]
 8007b74:	685b      	ldr	r3, [r3, #4]
 8007b76:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	f000 80a6 	beq.w	8007ccc <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007b80:	4b5b      	ldr	r3, [pc, #364]	@ (8007cf0 <HAL_GPIO_Init+0x2e4>)
 8007b82:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007b84:	4a5a      	ldr	r2, [pc, #360]	@ (8007cf0 <HAL_GPIO_Init+0x2e4>)
 8007b86:	f043 0301 	orr.w	r3, r3, #1
 8007b8a:	6613      	str	r3, [r2, #96]	@ 0x60
 8007b8c:	4b58      	ldr	r3, [pc, #352]	@ (8007cf0 <HAL_GPIO_Init+0x2e4>)
 8007b8e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007b90:	f003 0301 	and.w	r3, r3, #1
 8007b94:	60bb      	str	r3, [r7, #8]
 8007b96:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8007b98:	4a56      	ldr	r2, [pc, #344]	@ (8007cf4 <HAL_GPIO_Init+0x2e8>)
 8007b9a:	697b      	ldr	r3, [r7, #20]
 8007b9c:	089b      	lsrs	r3, r3, #2
 8007b9e:	3302      	adds	r3, #2
 8007ba0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007ba4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8007ba6:	697b      	ldr	r3, [r7, #20]
 8007ba8:	f003 0303 	and.w	r3, r3, #3
 8007bac:	009b      	lsls	r3, r3, #2
 8007bae:	220f      	movs	r2, #15
 8007bb0:	fa02 f303 	lsl.w	r3, r2, r3
 8007bb4:	43db      	mvns	r3, r3
 8007bb6:	693a      	ldr	r2, [r7, #16]
 8007bb8:	4013      	ands	r3, r2
 8007bba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8007bc2:	d01f      	beq.n	8007c04 <HAL_GPIO_Init+0x1f8>
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	4a4c      	ldr	r2, [pc, #304]	@ (8007cf8 <HAL_GPIO_Init+0x2ec>)
 8007bc8:	4293      	cmp	r3, r2
 8007bca:	d019      	beq.n	8007c00 <HAL_GPIO_Init+0x1f4>
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	4a4b      	ldr	r2, [pc, #300]	@ (8007cfc <HAL_GPIO_Init+0x2f0>)
 8007bd0:	4293      	cmp	r3, r2
 8007bd2:	d013      	beq.n	8007bfc <HAL_GPIO_Init+0x1f0>
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	4a4a      	ldr	r2, [pc, #296]	@ (8007d00 <HAL_GPIO_Init+0x2f4>)
 8007bd8:	4293      	cmp	r3, r2
 8007bda:	d00d      	beq.n	8007bf8 <HAL_GPIO_Init+0x1ec>
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	4a49      	ldr	r2, [pc, #292]	@ (8007d04 <HAL_GPIO_Init+0x2f8>)
 8007be0:	4293      	cmp	r3, r2
 8007be2:	d007      	beq.n	8007bf4 <HAL_GPIO_Init+0x1e8>
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	4a48      	ldr	r2, [pc, #288]	@ (8007d08 <HAL_GPIO_Init+0x2fc>)
 8007be8:	4293      	cmp	r3, r2
 8007bea:	d101      	bne.n	8007bf0 <HAL_GPIO_Init+0x1e4>
 8007bec:	2305      	movs	r3, #5
 8007bee:	e00a      	b.n	8007c06 <HAL_GPIO_Init+0x1fa>
 8007bf0:	2306      	movs	r3, #6
 8007bf2:	e008      	b.n	8007c06 <HAL_GPIO_Init+0x1fa>
 8007bf4:	2304      	movs	r3, #4
 8007bf6:	e006      	b.n	8007c06 <HAL_GPIO_Init+0x1fa>
 8007bf8:	2303      	movs	r3, #3
 8007bfa:	e004      	b.n	8007c06 <HAL_GPIO_Init+0x1fa>
 8007bfc:	2302      	movs	r3, #2
 8007bfe:	e002      	b.n	8007c06 <HAL_GPIO_Init+0x1fa>
 8007c00:	2301      	movs	r3, #1
 8007c02:	e000      	b.n	8007c06 <HAL_GPIO_Init+0x1fa>
 8007c04:	2300      	movs	r3, #0
 8007c06:	697a      	ldr	r2, [r7, #20]
 8007c08:	f002 0203 	and.w	r2, r2, #3
 8007c0c:	0092      	lsls	r2, r2, #2
 8007c0e:	4093      	lsls	r3, r2
 8007c10:	693a      	ldr	r2, [r7, #16]
 8007c12:	4313      	orrs	r3, r2
 8007c14:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8007c16:	4937      	ldr	r1, [pc, #220]	@ (8007cf4 <HAL_GPIO_Init+0x2e8>)
 8007c18:	697b      	ldr	r3, [r7, #20]
 8007c1a:	089b      	lsrs	r3, r3, #2
 8007c1c:	3302      	adds	r3, #2
 8007c1e:	693a      	ldr	r2, [r7, #16]
 8007c20:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8007c24:	4b39      	ldr	r3, [pc, #228]	@ (8007d0c <HAL_GPIO_Init+0x300>)
 8007c26:	689b      	ldr	r3, [r3, #8]
 8007c28:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	43db      	mvns	r3, r3
 8007c2e:	693a      	ldr	r2, [r7, #16]
 8007c30:	4013      	ands	r3, r2
 8007c32:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8007c34:	683b      	ldr	r3, [r7, #0]
 8007c36:	685b      	ldr	r3, [r3, #4]
 8007c38:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d003      	beq.n	8007c48 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8007c40:	693a      	ldr	r2, [r7, #16]
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	4313      	orrs	r3, r2
 8007c46:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8007c48:	4a30      	ldr	r2, [pc, #192]	@ (8007d0c <HAL_GPIO_Init+0x300>)
 8007c4a:	693b      	ldr	r3, [r7, #16]
 8007c4c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8007c4e:	4b2f      	ldr	r3, [pc, #188]	@ (8007d0c <HAL_GPIO_Init+0x300>)
 8007c50:	68db      	ldr	r3, [r3, #12]
 8007c52:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	43db      	mvns	r3, r3
 8007c58:	693a      	ldr	r2, [r7, #16]
 8007c5a:	4013      	ands	r3, r2
 8007c5c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8007c5e:	683b      	ldr	r3, [r7, #0]
 8007c60:	685b      	ldr	r3, [r3, #4]
 8007c62:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d003      	beq.n	8007c72 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8007c6a:	693a      	ldr	r2, [r7, #16]
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	4313      	orrs	r3, r2
 8007c70:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8007c72:	4a26      	ldr	r2, [pc, #152]	@ (8007d0c <HAL_GPIO_Init+0x300>)
 8007c74:	693b      	ldr	r3, [r7, #16]
 8007c76:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8007c78:	4b24      	ldr	r3, [pc, #144]	@ (8007d0c <HAL_GPIO_Init+0x300>)
 8007c7a:	685b      	ldr	r3, [r3, #4]
 8007c7c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	43db      	mvns	r3, r3
 8007c82:	693a      	ldr	r2, [r7, #16]
 8007c84:	4013      	ands	r3, r2
 8007c86:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8007c88:	683b      	ldr	r3, [r7, #0]
 8007c8a:	685b      	ldr	r3, [r3, #4]
 8007c8c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d003      	beq.n	8007c9c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8007c94:	693a      	ldr	r2, [r7, #16]
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	4313      	orrs	r3, r2
 8007c9a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8007c9c:	4a1b      	ldr	r2, [pc, #108]	@ (8007d0c <HAL_GPIO_Init+0x300>)
 8007c9e:	693b      	ldr	r3, [r7, #16]
 8007ca0:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8007ca2:	4b1a      	ldr	r3, [pc, #104]	@ (8007d0c <HAL_GPIO_Init+0x300>)
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	43db      	mvns	r3, r3
 8007cac:	693a      	ldr	r2, [r7, #16]
 8007cae:	4013      	ands	r3, r2
 8007cb0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8007cb2:	683b      	ldr	r3, [r7, #0]
 8007cb4:	685b      	ldr	r3, [r3, #4]
 8007cb6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	d003      	beq.n	8007cc6 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8007cbe:	693a      	ldr	r2, [r7, #16]
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	4313      	orrs	r3, r2
 8007cc4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8007cc6:	4a11      	ldr	r2, [pc, #68]	@ (8007d0c <HAL_GPIO_Init+0x300>)
 8007cc8:	693b      	ldr	r3, [r7, #16]
 8007cca:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8007ccc:	697b      	ldr	r3, [r7, #20]
 8007cce:	3301      	adds	r3, #1
 8007cd0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8007cd2:	683b      	ldr	r3, [r7, #0]
 8007cd4:	681a      	ldr	r2, [r3, #0]
 8007cd6:	697b      	ldr	r3, [r7, #20]
 8007cd8:	fa22 f303 	lsr.w	r3, r2, r3
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	f47f ae9d 	bne.w	8007a1c <HAL_GPIO_Init+0x10>
  }
}
 8007ce2:	bf00      	nop
 8007ce4:	bf00      	nop
 8007ce6:	371c      	adds	r7, #28
 8007ce8:	46bd      	mov	sp, r7
 8007cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cee:	4770      	bx	lr
 8007cf0:	40021000 	.word	0x40021000
 8007cf4:	40010000 	.word	0x40010000
 8007cf8:	48000400 	.word	0x48000400
 8007cfc:	48000800 	.word	0x48000800
 8007d00:	48000c00 	.word	0x48000c00
 8007d04:	48001000 	.word	0x48001000
 8007d08:	48001400 	.word	0x48001400
 8007d0c:	40010400 	.word	0x40010400

08007d10 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8007d10:	b480      	push	{r7}
 8007d12:	b085      	sub	sp, #20
 8007d14:	af00      	add	r7, sp, #0
 8007d16:	6078      	str	r0, [r7, #4]
 8007d18:	460b      	mov	r3, r1
 8007d1a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	691a      	ldr	r2, [r3, #16]
 8007d20:	887b      	ldrh	r3, [r7, #2]
 8007d22:	4013      	ands	r3, r2
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	d002      	beq.n	8007d2e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8007d28:	2301      	movs	r3, #1
 8007d2a:	73fb      	strb	r3, [r7, #15]
 8007d2c:	e001      	b.n	8007d32 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8007d2e:	2300      	movs	r3, #0
 8007d30:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8007d32:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d34:	4618      	mov	r0, r3
 8007d36:	3714      	adds	r7, #20
 8007d38:	46bd      	mov	sp, r7
 8007d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d3e:	4770      	bx	lr

08007d40 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007d40:	b480      	push	{r7}
 8007d42:	b083      	sub	sp, #12
 8007d44:	af00      	add	r7, sp, #0
 8007d46:	6078      	str	r0, [r7, #4]
 8007d48:	460b      	mov	r3, r1
 8007d4a:	807b      	strh	r3, [r7, #2]
 8007d4c:	4613      	mov	r3, r2
 8007d4e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8007d50:	787b      	ldrb	r3, [r7, #1]
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	d003      	beq.n	8007d5e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8007d56:	887a      	ldrh	r2, [r7, #2]
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8007d5c:	e002      	b.n	8007d64 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8007d5e:	887a      	ldrh	r2, [r7, #2]
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8007d64:	bf00      	nop
 8007d66:	370c      	adds	r7, #12
 8007d68:	46bd      	mov	sp, r7
 8007d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d6e:	4770      	bx	lr

08007d70 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007d70:	b580      	push	{r7, lr}
 8007d72:	b082      	sub	sp, #8
 8007d74:	af00      	add	r7, sp, #0
 8007d76:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	d101      	bne.n	8007d82 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8007d7e:	2301      	movs	r3, #1
 8007d80:	e08d      	b.n	8007e9e <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007d88:	b2db      	uxtb	r3, r3
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d106      	bne.n	8007d9c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	2200      	movs	r2, #0
 8007d92:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8007d96:	6878      	ldr	r0, [r7, #4]
 8007d98:	f7fb faa8 	bl	80032ec <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	2224      	movs	r2, #36	@ 0x24
 8007da0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	681a      	ldr	r2, [r3, #0]
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	f022 0201 	bic.w	r2, r2, #1
 8007db2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	685a      	ldr	r2, [r3, #4]
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8007dc0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	689a      	ldr	r2, [r3, #8]
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007dd0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	68db      	ldr	r3, [r3, #12]
 8007dd6:	2b01      	cmp	r3, #1
 8007dd8:	d107      	bne.n	8007dea <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	689a      	ldr	r2, [r3, #8]
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007de6:	609a      	str	r2, [r3, #8]
 8007de8:	e006      	b.n	8007df8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	689a      	ldr	r2, [r3, #8]
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8007df6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	68db      	ldr	r3, [r3, #12]
 8007dfc:	2b02      	cmp	r3, #2
 8007dfe:	d108      	bne.n	8007e12 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	685a      	ldr	r2, [r3, #4]
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007e0e:	605a      	str	r2, [r3, #4]
 8007e10:	e007      	b.n	8007e22 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	685a      	ldr	r2, [r3, #4]
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007e20:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	685b      	ldr	r3, [r3, #4]
 8007e28:	687a      	ldr	r2, [r7, #4]
 8007e2a:	6812      	ldr	r2, [r2, #0]
 8007e2c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8007e30:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007e34:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	68da      	ldr	r2, [r3, #12]
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007e44:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	691a      	ldr	r2, [r3, #16]
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	695b      	ldr	r3, [r3, #20]
 8007e4e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	699b      	ldr	r3, [r3, #24]
 8007e56:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	430a      	orrs	r2, r1
 8007e5e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	69d9      	ldr	r1, [r3, #28]
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	6a1a      	ldr	r2, [r3, #32]
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	430a      	orrs	r2, r1
 8007e6e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	681a      	ldr	r2, [r3, #0]
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	f042 0201 	orr.w	r2, r2, #1
 8007e7e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	2200      	movs	r2, #0
 8007e84:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	2220      	movs	r2, #32
 8007e8a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	2200      	movs	r2, #0
 8007e92:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	2200      	movs	r2, #0
 8007e98:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8007e9c:	2300      	movs	r3, #0
}
 8007e9e:	4618      	mov	r0, r3
 8007ea0:	3708      	adds	r7, #8
 8007ea2:	46bd      	mov	sp, r7
 8007ea4:	bd80      	pop	{r7, pc}
	...

08007ea8 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8007ea8:	b580      	push	{r7, lr}
 8007eaa:	b088      	sub	sp, #32
 8007eac:	af02      	add	r7, sp, #8
 8007eae:	60f8      	str	r0, [r7, #12]
 8007eb0:	607a      	str	r2, [r7, #4]
 8007eb2:	461a      	mov	r2, r3
 8007eb4:	460b      	mov	r3, r1
 8007eb6:	817b      	strh	r3, [r7, #10]
 8007eb8:	4613      	mov	r3, r2
 8007eba:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007ec2:	b2db      	uxtb	r3, r3
 8007ec4:	2b20      	cmp	r3, #32
 8007ec6:	f040 80fd 	bne.w	80080c4 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007ed0:	2b01      	cmp	r3, #1
 8007ed2:	d101      	bne.n	8007ed8 <HAL_I2C_Master_Transmit+0x30>
 8007ed4:	2302      	movs	r3, #2
 8007ed6:	e0f6      	b.n	80080c6 <HAL_I2C_Master_Transmit+0x21e>
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	2201      	movs	r2, #1
 8007edc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8007ee0:	f7fd fa7e 	bl	80053e0 <HAL_GetTick>
 8007ee4:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8007ee6:	693b      	ldr	r3, [r7, #16]
 8007ee8:	9300      	str	r3, [sp, #0]
 8007eea:	2319      	movs	r3, #25
 8007eec:	2201      	movs	r2, #1
 8007eee:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8007ef2:	68f8      	ldr	r0, [r7, #12]
 8007ef4:	f000 fb72 	bl	80085dc <I2C_WaitOnFlagUntilTimeout>
 8007ef8:	4603      	mov	r3, r0
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	d001      	beq.n	8007f02 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8007efe:	2301      	movs	r3, #1
 8007f00:	e0e1      	b.n	80080c6 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	2221      	movs	r2, #33	@ 0x21
 8007f06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	2210      	movs	r2, #16
 8007f0e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	2200      	movs	r2, #0
 8007f16:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	687a      	ldr	r2, [r7, #4]
 8007f1c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	893a      	ldrh	r2, [r7, #8]
 8007f22:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	2200      	movs	r2, #0
 8007f28:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007f2e:	b29b      	uxth	r3, r3
 8007f30:	2bff      	cmp	r3, #255	@ 0xff
 8007f32:	d906      	bls.n	8007f42 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	22ff      	movs	r2, #255	@ 0xff
 8007f38:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8007f3a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007f3e:	617b      	str	r3, [r7, #20]
 8007f40:	e007      	b.n	8007f52 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007f46:	b29a      	uxth	r2, r3
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8007f4c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007f50:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	d024      	beq.n	8007fa4 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f5e:	781a      	ldrb	r2, [r3, #0]
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f6a:	1c5a      	adds	r2, r3, #1
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007f74:	b29b      	uxth	r3, r3
 8007f76:	3b01      	subs	r3, #1
 8007f78:	b29a      	uxth	r2, r3
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007f82:	3b01      	subs	r3, #1
 8007f84:	b29a      	uxth	r2, r3
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007f8e:	b2db      	uxtb	r3, r3
 8007f90:	3301      	adds	r3, #1
 8007f92:	b2da      	uxtb	r2, r3
 8007f94:	8979      	ldrh	r1, [r7, #10]
 8007f96:	4b4e      	ldr	r3, [pc, #312]	@ (80080d0 <HAL_I2C_Master_Transmit+0x228>)
 8007f98:	9300      	str	r3, [sp, #0]
 8007f9a:	697b      	ldr	r3, [r7, #20]
 8007f9c:	68f8      	ldr	r0, [r7, #12]
 8007f9e:	f000 fd6d 	bl	8008a7c <I2C_TransferConfig>
 8007fa2:	e066      	b.n	8008072 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007fa8:	b2da      	uxtb	r2, r3
 8007faa:	8979      	ldrh	r1, [r7, #10]
 8007fac:	4b48      	ldr	r3, [pc, #288]	@ (80080d0 <HAL_I2C_Master_Transmit+0x228>)
 8007fae:	9300      	str	r3, [sp, #0]
 8007fb0:	697b      	ldr	r3, [r7, #20]
 8007fb2:	68f8      	ldr	r0, [r7, #12]
 8007fb4:	f000 fd62 	bl	8008a7c <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8007fb8:	e05b      	b.n	8008072 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007fba:	693a      	ldr	r2, [r7, #16]
 8007fbc:	6a39      	ldr	r1, [r7, #32]
 8007fbe:	68f8      	ldr	r0, [r7, #12]
 8007fc0:	f000 fb65 	bl	800868e <I2C_WaitOnTXISFlagUntilTimeout>
 8007fc4:	4603      	mov	r3, r0
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	d001      	beq.n	8007fce <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8007fca:	2301      	movs	r3, #1
 8007fcc:	e07b      	b.n	80080c6 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fd2:	781a      	ldrb	r2, [r3, #0]
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fde:	1c5a      	adds	r2, r3, #1
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007fe8:	b29b      	uxth	r3, r3
 8007fea:	3b01      	subs	r3, #1
 8007fec:	b29a      	uxth	r2, r3
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007ff6:	3b01      	subs	r3, #1
 8007ff8:	b29a      	uxth	r2, r3
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008002:	b29b      	uxth	r3, r3
 8008004:	2b00      	cmp	r3, #0
 8008006:	d034      	beq.n	8008072 <HAL_I2C_Master_Transmit+0x1ca>
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800800c:	2b00      	cmp	r3, #0
 800800e:	d130      	bne.n	8008072 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8008010:	693b      	ldr	r3, [r7, #16]
 8008012:	9300      	str	r3, [sp, #0]
 8008014:	6a3b      	ldr	r3, [r7, #32]
 8008016:	2200      	movs	r2, #0
 8008018:	2180      	movs	r1, #128	@ 0x80
 800801a:	68f8      	ldr	r0, [r7, #12]
 800801c:	f000 fade 	bl	80085dc <I2C_WaitOnFlagUntilTimeout>
 8008020:	4603      	mov	r3, r0
 8008022:	2b00      	cmp	r3, #0
 8008024:	d001      	beq.n	800802a <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8008026:	2301      	movs	r3, #1
 8008028:	e04d      	b.n	80080c6 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800802e:	b29b      	uxth	r3, r3
 8008030:	2bff      	cmp	r3, #255	@ 0xff
 8008032:	d90e      	bls.n	8008052 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	22ff      	movs	r2, #255	@ 0xff
 8008038:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800803e:	b2da      	uxtb	r2, r3
 8008040:	8979      	ldrh	r1, [r7, #10]
 8008042:	2300      	movs	r3, #0
 8008044:	9300      	str	r3, [sp, #0]
 8008046:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800804a:	68f8      	ldr	r0, [r7, #12]
 800804c:	f000 fd16 	bl	8008a7c <I2C_TransferConfig>
 8008050:	e00f      	b.n	8008072 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008056:	b29a      	uxth	r2, r3
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800805c:	68fb      	ldr	r3, [r7, #12]
 800805e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008060:	b2da      	uxtb	r2, r3
 8008062:	8979      	ldrh	r1, [r7, #10]
 8008064:	2300      	movs	r3, #0
 8008066:	9300      	str	r3, [sp, #0]
 8008068:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800806c:	68f8      	ldr	r0, [r7, #12]
 800806e:	f000 fd05 	bl	8008a7c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8008072:	68fb      	ldr	r3, [r7, #12]
 8008074:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008076:	b29b      	uxth	r3, r3
 8008078:	2b00      	cmp	r3, #0
 800807a:	d19e      	bne.n	8007fba <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800807c:	693a      	ldr	r2, [r7, #16]
 800807e:	6a39      	ldr	r1, [r7, #32]
 8008080:	68f8      	ldr	r0, [r7, #12]
 8008082:	f000 fb4b 	bl	800871c <I2C_WaitOnSTOPFlagUntilTimeout>
 8008086:	4603      	mov	r3, r0
 8008088:	2b00      	cmp	r3, #0
 800808a:	d001      	beq.n	8008090 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 800808c:	2301      	movs	r3, #1
 800808e:	e01a      	b.n	80080c6 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	2220      	movs	r2, #32
 8008096:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8008098:	68fb      	ldr	r3, [r7, #12]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	6859      	ldr	r1, [r3, #4]
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	681a      	ldr	r2, [r3, #0]
 80080a2:	4b0c      	ldr	r3, [pc, #48]	@ (80080d4 <HAL_I2C_Master_Transmit+0x22c>)
 80080a4:	400b      	ands	r3, r1
 80080a6:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	2220      	movs	r2, #32
 80080ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	2200      	movs	r2, #0
 80080b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	2200      	movs	r2, #0
 80080bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80080c0:	2300      	movs	r3, #0
 80080c2:	e000      	b.n	80080c6 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 80080c4:	2302      	movs	r3, #2
  }
}
 80080c6:	4618      	mov	r0, r3
 80080c8:	3718      	adds	r7, #24
 80080ca:	46bd      	mov	sp, r7
 80080cc:	bd80      	pop	{r7, pc}
 80080ce:	bf00      	nop
 80080d0:	80002000 	.word	0x80002000
 80080d4:	fe00e800 	.word	0xfe00e800

080080d8 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 80080d8:	b580      	push	{r7, lr}
 80080da:	b088      	sub	sp, #32
 80080dc:	af02      	add	r7, sp, #8
 80080de:	60f8      	str	r0, [r7, #12]
 80080e0:	607a      	str	r2, [r7, #4]
 80080e2:	461a      	mov	r2, r3
 80080e4:	460b      	mov	r3, r1
 80080e6:	817b      	strh	r3, [r7, #10]
 80080e8:	4613      	mov	r3, r2
 80080ea:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80080f2:	b2db      	uxtb	r3, r3
 80080f4:	2b20      	cmp	r3, #32
 80080f6:	f040 80db 	bne.w	80082b0 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008100:	2b01      	cmp	r3, #1
 8008102:	d101      	bne.n	8008108 <HAL_I2C_Master_Receive+0x30>
 8008104:	2302      	movs	r3, #2
 8008106:	e0d4      	b.n	80082b2 <HAL_I2C_Master_Receive+0x1da>
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	2201      	movs	r2, #1
 800810c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8008110:	f7fd f966 	bl	80053e0 <HAL_GetTick>
 8008114:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8008116:	697b      	ldr	r3, [r7, #20]
 8008118:	9300      	str	r3, [sp, #0]
 800811a:	2319      	movs	r3, #25
 800811c:	2201      	movs	r2, #1
 800811e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8008122:	68f8      	ldr	r0, [r7, #12]
 8008124:	f000 fa5a 	bl	80085dc <I2C_WaitOnFlagUntilTimeout>
 8008128:	4603      	mov	r3, r0
 800812a:	2b00      	cmp	r3, #0
 800812c:	d001      	beq.n	8008132 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 800812e:	2301      	movs	r3, #1
 8008130:	e0bf      	b.n	80082b2 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	2222      	movs	r2, #34	@ 0x22
 8008136:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	2210      	movs	r2, #16
 800813e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	2200      	movs	r2, #0
 8008146:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	687a      	ldr	r2, [r7, #4]
 800814c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	893a      	ldrh	r2, [r7, #8]
 8008152:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	2200      	movs	r2, #0
 8008158:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800815e:	b29b      	uxth	r3, r3
 8008160:	2bff      	cmp	r3, #255	@ 0xff
 8008162:	d90e      	bls.n	8008182 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	22ff      	movs	r2, #255	@ 0xff
 8008168:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800816e:	b2da      	uxtb	r2, r3
 8008170:	8979      	ldrh	r1, [r7, #10]
 8008172:	4b52      	ldr	r3, [pc, #328]	@ (80082bc <HAL_I2C_Master_Receive+0x1e4>)
 8008174:	9300      	str	r3, [sp, #0]
 8008176:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800817a:	68f8      	ldr	r0, [r7, #12]
 800817c:	f000 fc7e 	bl	8008a7c <I2C_TransferConfig>
 8008180:	e06d      	b.n	800825e <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008186:	b29a      	uxth	r2, r3
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008190:	b2da      	uxtb	r2, r3
 8008192:	8979      	ldrh	r1, [r7, #10]
 8008194:	4b49      	ldr	r3, [pc, #292]	@ (80082bc <HAL_I2C_Master_Receive+0x1e4>)
 8008196:	9300      	str	r3, [sp, #0]
 8008198:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800819c:	68f8      	ldr	r0, [r7, #12]
 800819e:	f000 fc6d 	bl	8008a7c <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 80081a2:	e05c      	b.n	800825e <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80081a4:	697a      	ldr	r2, [r7, #20]
 80081a6:	6a39      	ldr	r1, [r7, #32]
 80081a8:	68f8      	ldr	r0, [r7, #12]
 80081aa:	f000 fafb 	bl	80087a4 <I2C_WaitOnRXNEFlagUntilTimeout>
 80081ae:	4603      	mov	r3, r0
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d001      	beq.n	80081b8 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 80081b4:	2301      	movs	r3, #1
 80081b6:	e07c      	b.n	80082b2 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081c2:	b2d2      	uxtb	r2, r2
 80081c4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081ca:	1c5a      	adds	r2, r3, #1
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80081d4:	3b01      	subs	r3, #1
 80081d6:	b29a      	uxth	r2, r3
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80081e0:	b29b      	uxth	r3, r3
 80081e2:	3b01      	subs	r3, #1
 80081e4:	b29a      	uxth	r2, r3
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80081ea:	68fb      	ldr	r3, [r7, #12]
 80081ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80081ee:	b29b      	uxth	r3, r3
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d034      	beq.n	800825e <HAL_I2C_Master_Receive+0x186>
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d130      	bne.n	800825e <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80081fc:	697b      	ldr	r3, [r7, #20]
 80081fe:	9300      	str	r3, [sp, #0]
 8008200:	6a3b      	ldr	r3, [r7, #32]
 8008202:	2200      	movs	r2, #0
 8008204:	2180      	movs	r1, #128	@ 0x80
 8008206:	68f8      	ldr	r0, [r7, #12]
 8008208:	f000 f9e8 	bl	80085dc <I2C_WaitOnFlagUntilTimeout>
 800820c:	4603      	mov	r3, r0
 800820e:	2b00      	cmp	r3, #0
 8008210:	d001      	beq.n	8008216 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8008212:	2301      	movs	r3, #1
 8008214:	e04d      	b.n	80082b2 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800821a:	b29b      	uxth	r3, r3
 800821c:	2bff      	cmp	r3, #255	@ 0xff
 800821e:	d90e      	bls.n	800823e <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	22ff      	movs	r2, #255	@ 0xff
 8008224:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800822a:	b2da      	uxtb	r2, r3
 800822c:	8979      	ldrh	r1, [r7, #10]
 800822e:	2300      	movs	r3, #0
 8008230:	9300      	str	r3, [sp, #0]
 8008232:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008236:	68f8      	ldr	r0, [r7, #12]
 8008238:	f000 fc20 	bl	8008a7c <I2C_TransferConfig>
 800823c:	e00f      	b.n	800825e <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008242:	b29a      	uxth	r2, r3
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008248:	68fb      	ldr	r3, [r7, #12]
 800824a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800824c:	b2da      	uxtb	r2, r3
 800824e:	8979      	ldrh	r1, [r7, #10]
 8008250:	2300      	movs	r3, #0
 8008252:	9300      	str	r3, [sp, #0]
 8008254:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008258:	68f8      	ldr	r0, [r7, #12]
 800825a:	f000 fc0f 	bl	8008a7c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008262:	b29b      	uxth	r3, r3
 8008264:	2b00      	cmp	r3, #0
 8008266:	d19d      	bne.n	80081a4 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008268:	697a      	ldr	r2, [r7, #20]
 800826a:	6a39      	ldr	r1, [r7, #32]
 800826c:	68f8      	ldr	r0, [r7, #12]
 800826e:	f000 fa55 	bl	800871c <I2C_WaitOnSTOPFlagUntilTimeout>
 8008272:	4603      	mov	r3, r0
 8008274:	2b00      	cmp	r3, #0
 8008276:	d001      	beq.n	800827c <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8008278:	2301      	movs	r3, #1
 800827a:	e01a      	b.n	80082b2 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	2220      	movs	r2, #32
 8008282:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	6859      	ldr	r1, [r3, #4]
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	681a      	ldr	r2, [r3, #0]
 800828e:	4b0c      	ldr	r3, [pc, #48]	@ (80082c0 <HAL_I2C_Master_Receive+0x1e8>)
 8008290:	400b      	ands	r3, r1
 8008292:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	2220      	movs	r2, #32
 8008298:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	2200      	movs	r2, #0
 80082a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80082a4:	68fb      	ldr	r3, [r7, #12]
 80082a6:	2200      	movs	r2, #0
 80082a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80082ac:	2300      	movs	r3, #0
 80082ae:	e000      	b.n	80082b2 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 80082b0:	2302      	movs	r3, #2
  }
}
 80082b2:	4618      	mov	r0, r3
 80082b4:	3718      	adds	r7, #24
 80082b6:	46bd      	mov	sp, r7
 80082b8:	bd80      	pop	{r7, pc}
 80082ba:	bf00      	nop
 80082bc:	80002400 	.word	0x80002400
 80082c0:	fe00e800 	.word	0xfe00e800

080082c4 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80082c4:	b580      	push	{r7, lr}
 80082c6:	b088      	sub	sp, #32
 80082c8:	af02      	add	r7, sp, #8
 80082ca:	60f8      	str	r0, [r7, #12]
 80082cc:	4608      	mov	r0, r1
 80082ce:	4611      	mov	r1, r2
 80082d0:	461a      	mov	r2, r3
 80082d2:	4603      	mov	r3, r0
 80082d4:	817b      	strh	r3, [r7, #10]
 80082d6:	460b      	mov	r3, r1
 80082d8:	813b      	strh	r3, [r7, #8]
 80082da:	4613      	mov	r3, r2
 80082dc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80082e4:	b2db      	uxtb	r3, r3
 80082e6:	2b20      	cmp	r3, #32
 80082e8:	f040 80f9 	bne.w	80084de <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80082ec:	6a3b      	ldr	r3, [r7, #32]
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d002      	beq.n	80082f8 <HAL_I2C_Mem_Write+0x34>
 80082f2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80082f4:	2b00      	cmp	r3, #0
 80082f6:	d105      	bne.n	8008304 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80082fe:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8008300:	2301      	movs	r3, #1
 8008302:	e0ed      	b.n	80084e0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800830a:	2b01      	cmp	r3, #1
 800830c:	d101      	bne.n	8008312 <HAL_I2C_Mem_Write+0x4e>
 800830e:	2302      	movs	r3, #2
 8008310:	e0e6      	b.n	80084e0 <HAL_I2C_Mem_Write+0x21c>
 8008312:	68fb      	ldr	r3, [r7, #12]
 8008314:	2201      	movs	r2, #1
 8008316:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800831a:	f7fd f861 	bl	80053e0 <HAL_GetTick>
 800831e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8008320:	697b      	ldr	r3, [r7, #20]
 8008322:	9300      	str	r3, [sp, #0]
 8008324:	2319      	movs	r3, #25
 8008326:	2201      	movs	r2, #1
 8008328:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800832c:	68f8      	ldr	r0, [r7, #12]
 800832e:	f000 f955 	bl	80085dc <I2C_WaitOnFlagUntilTimeout>
 8008332:	4603      	mov	r3, r0
 8008334:	2b00      	cmp	r3, #0
 8008336:	d001      	beq.n	800833c <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8008338:	2301      	movs	r3, #1
 800833a:	e0d1      	b.n	80084e0 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	2221      	movs	r2, #33	@ 0x21
 8008340:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	2240      	movs	r2, #64	@ 0x40
 8008348:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	2200      	movs	r2, #0
 8008350:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	6a3a      	ldr	r2, [r7, #32]
 8008356:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8008358:	68fb      	ldr	r3, [r7, #12]
 800835a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800835c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	2200      	movs	r2, #0
 8008362:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8008364:	88f8      	ldrh	r0, [r7, #6]
 8008366:	893a      	ldrh	r2, [r7, #8]
 8008368:	8979      	ldrh	r1, [r7, #10]
 800836a:	697b      	ldr	r3, [r7, #20]
 800836c:	9301      	str	r3, [sp, #4]
 800836e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008370:	9300      	str	r3, [sp, #0]
 8008372:	4603      	mov	r3, r0
 8008374:	68f8      	ldr	r0, [r7, #12]
 8008376:	f000 f8b9 	bl	80084ec <I2C_RequestMemoryWrite>
 800837a:	4603      	mov	r3, r0
 800837c:	2b00      	cmp	r3, #0
 800837e:	d005      	beq.n	800838c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	2200      	movs	r2, #0
 8008384:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8008388:	2301      	movs	r3, #1
 800838a:	e0a9      	b.n	80084e0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008390:	b29b      	uxth	r3, r3
 8008392:	2bff      	cmp	r3, #255	@ 0xff
 8008394:	d90e      	bls.n	80083b4 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	22ff      	movs	r2, #255	@ 0xff
 800839a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80083a0:	b2da      	uxtb	r2, r3
 80083a2:	8979      	ldrh	r1, [r7, #10]
 80083a4:	2300      	movs	r3, #0
 80083a6:	9300      	str	r3, [sp, #0]
 80083a8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80083ac:	68f8      	ldr	r0, [r7, #12]
 80083ae:	f000 fb65 	bl	8008a7c <I2C_TransferConfig>
 80083b2:	e00f      	b.n	80083d4 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80083b8:	b29a      	uxth	r2, r3
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80083c2:	b2da      	uxtb	r2, r3
 80083c4:	8979      	ldrh	r1, [r7, #10]
 80083c6:	2300      	movs	r3, #0
 80083c8:	9300      	str	r3, [sp, #0]
 80083ca:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80083ce:	68f8      	ldr	r0, [r7, #12]
 80083d0:	f000 fb54 	bl	8008a7c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80083d4:	697a      	ldr	r2, [r7, #20]
 80083d6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80083d8:	68f8      	ldr	r0, [r7, #12]
 80083da:	f000 f958 	bl	800868e <I2C_WaitOnTXISFlagUntilTimeout>
 80083de:	4603      	mov	r3, r0
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	d001      	beq.n	80083e8 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80083e4:	2301      	movs	r3, #1
 80083e6:	e07b      	b.n	80084e0 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80083ec:	781a      	ldrb	r2, [r3, #0]
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80083f8:	1c5a      	adds	r2, r3, #1
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008402:	b29b      	uxth	r3, r3
 8008404:	3b01      	subs	r3, #1
 8008406:	b29a      	uxth	r2, r3
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008410:	3b01      	subs	r3, #1
 8008412:	b29a      	uxth	r2, r3
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800841c:	b29b      	uxth	r3, r3
 800841e:	2b00      	cmp	r3, #0
 8008420:	d034      	beq.n	800848c <HAL_I2C_Mem_Write+0x1c8>
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008426:	2b00      	cmp	r3, #0
 8008428:	d130      	bne.n	800848c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800842a:	697b      	ldr	r3, [r7, #20]
 800842c:	9300      	str	r3, [sp, #0]
 800842e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008430:	2200      	movs	r2, #0
 8008432:	2180      	movs	r1, #128	@ 0x80
 8008434:	68f8      	ldr	r0, [r7, #12]
 8008436:	f000 f8d1 	bl	80085dc <I2C_WaitOnFlagUntilTimeout>
 800843a:	4603      	mov	r3, r0
 800843c:	2b00      	cmp	r3, #0
 800843e:	d001      	beq.n	8008444 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8008440:	2301      	movs	r3, #1
 8008442:	e04d      	b.n	80084e0 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008444:	68fb      	ldr	r3, [r7, #12]
 8008446:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008448:	b29b      	uxth	r3, r3
 800844a:	2bff      	cmp	r3, #255	@ 0xff
 800844c:	d90e      	bls.n	800846c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	22ff      	movs	r2, #255	@ 0xff
 8008452:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8008454:	68fb      	ldr	r3, [r7, #12]
 8008456:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008458:	b2da      	uxtb	r2, r3
 800845a:	8979      	ldrh	r1, [r7, #10]
 800845c:	2300      	movs	r3, #0
 800845e:	9300      	str	r3, [sp, #0]
 8008460:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008464:	68f8      	ldr	r0, [r7, #12]
 8008466:	f000 fb09 	bl	8008a7c <I2C_TransferConfig>
 800846a:	e00f      	b.n	800848c <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008470:	b29a      	uxth	r2, r3
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008476:	68fb      	ldr	r3, [r7, #12]
 8008478:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800847a:	b2da      	uxtb	r2, r3
 800847c:	8979      	ldrh	r1, [r7, #10]
 800847e:	2300      	movs	r3, #0
 8008480:	9300      	str	r3, [sp, #0]
 8008482:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008486:	68f8      	ldr	r0, [r7, #12]
 8008488:	f000 faf8 	bl	8008a7c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800848c:	68fb      	ldr	r3, [r7, #12]
 800848e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008490:	b29b      	uxth	r3, r3
 8008492:	2b00      	cmp	r3, #0
 8008494:	d19e      	bne.n	80083d4 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008496:	697a      	ldr	r2, [r7, #20]
 8008498:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800849a:	68f8      	ldr	r0, [r7, #12]
 800849c:	f000 f93e 	bl	800871c <I2C_WaitOnSTOPFlagUntilTimeout>
 80084a0:	4603      	mov	r3, r0
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	d001      	beq.n	80084aa <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80084a6:	2301      	movs	r3, #1
 80084a8:	e01a      	b.n	80084e0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	2220      	movs	r2, #32
 80084b0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80084b2:	68fb      	ldr	r3, [r7, #12]
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	6859      	ldr	r1, [r3, #4]
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	681a      	ldr	r2, [r3, #0]
 80084bc:	4b0a      	ldr	r3, [pc, #40]	@ (80084e8 <HAL_I2C_Mem_Write+0x224>)
 80084be:	400b      	ands	r3, r1
 80084c0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80084c2:	68fb      	ldr	r3, [r7, #12]
 80084c4:	2220      	movs	r2, #32
 80084c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	2200      	movs	r2, #0
 80084ce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	2200      	movs	r2, #0
 80084d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80084da:	2300      	movs	r3, #0
 80084dc:	e000      	b.n	80084e0 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80084de:	2302      	movs	r3, #2
  }
}
 80084e0:	4618      	mov	r0, r3
 80084e2:	3718      	adds	r7, #24
 80084e4:	46bd      	mov	sp, r7
 80084e6:	bd80      	pop	{r7, pc}
 80084e8:	fe00e800 	.word	0xfe00e800

080084ec <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80084ec:	b580      	push	{r7, lr}
 80084ee:	b086      	sub	sp, #24
 80084f0:	af02      	add	r7, sp, #8
 80084f2:	60f8      	str	r0, [r7, #12]
 80084f4:	4608      	mov	r0, r1
 80084f6:	4611      	mov	r1, r2
 80084f8:	461a      	mov	r2, r3
 80084fa:	4603      	mov	r3, r0
 80084fc:	817b      	strh	r3, [r7, #10]
 80084fe:	460b      	mov	r3, r1
 8008500:	813b      	strh	r3, [r7, #8]
 8008502:	4613      	mov	r3, r2
 8008504:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8008506:	88fb      	ldrh	r3, [r7, #6]
 8008508:	b2da      	uxtb	r2, r3
 800850a:	8979      	ldrh	r1, [r7, #10]
 800850c:	4b20      	ldr	r3, [pc, #128]	@ (8008590 <I2C_RequestMemoryWrite+0xa4>)
 800850e:	9300      	str	r3, [sp, #0]
 8008510:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008514:	68f8      	ldr	r0, [r7, #12]
 8008516:	f000 fab1 	bl	8008a7c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800851a:	69fa      	ldr	r2, [r7, #28]
 800851c:	69b9      	ldr	r1, [r7, #24]
 800851e:	68f8      	ldr	r0, [r7, #12]
 8008520:	f000 f8b5 	bl	800868e <I2C_WaitOnTXISFlagUntilTimeout>
 8008524:	4603      	mov	r3, r0
 8008526:	2b00      	cmp	r3, #0
 8008528:	d001      	beq.n	800852e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800852a:	2301      	movs	r3, #1
 800852c:	e02c      	b.n	8008588 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800852e:	88fb      	ldrh	r3, [r7, #6]
 8008530:	2b01      	cmp	r3, #1
 8008532:	d105      	bne.n	8008540 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8008534:	893b      	ldrh	r3, [r7, #8]
 8008536:	b2da      	uxtb	r2, r3
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	629a      	str	r2, [r3, #40]	@ 0x28
 800853e:	e015      	b.n	800856c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8008540:	893b      	ldrh	r3, [r7, #8]
 8008542:	0a1b      	lsrs	r3, r3, #8
 8008544:	b29b      	uxth	r3, r3
 8008546:	b2da      	uxtb	r2, r3
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800854e:	69fa      	ldr	r2, [r7, #28]
 8008550:	69b9      	ldr	r1, [r7, #24]
 8008552:	68f8      	ldr	r0, [r7, #12]
 8008554:	f000 f89b 	bl	800868e <I2C_WaitOnTXISFlagUntilTimeout>
 8008558:	4603      	mov	r3, r0
 800855a:	2b00      	cmp	r3, #0
 800855c:	d001      	beq.n	8008562 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800855e:	2301      	movs	r3, #1
 8008560:	e012      	b.n	8008588 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8008562:	893b      	ldrh	r3, [r7, #8]
 8008564:	b2da      	uxtb	r2, r3
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800856c:	69fb      	ldr	r3, [r7, #28]
 800856e:	9300      	str	r3, [sp, #0]
 8008570:	69bb      	ldr	r3, [r7, #24]
 8008572:	2200      	movs	r2, #0
 8008574:	2180      	movs	r1, #128	@ 0x80
 8008576:	68f8      	ldr	r0, [r7, #12]
 8008578:	f000 f830 	bl	80085dc <I2C_WaitOnFlagUntilTimeout>
 800857c:	4603      	mov	r3, r0
 800857e:	2b00      	cmp	r3, #0
 8008580:	d001      	beq.n	8008586 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8008582:	2301      	movs	r3, #1
 8008584:	e000      	b.n	8008588 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8008586:	2300      	movs	r3, #0
}
 8008588:	4618      	mov	r0, r3
 800858a:	3710      	adds	r7, #16
 800858c:	46bd      	mov	sp, r7
 800858e:	bd80      	pop	{r7, pc}
 8008590:	80002000 	.word	0x80002000

08008594 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8008594:	b480      	push	{r7}
 8008596:	b083      	sub	sp, #12
 8008598:	af00      	add	r7, sp, #0
 800859a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	699b      	ldr	r3, [r3, #24]
 80085a2:	f003 0302 	and.w	r3, r3, #2
 80085a6:	2b02      	cmp	r3, #2
 80085a8:	d103      	bne.n	80085b2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	2200      	movs	r2, #0
 80085b0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	699b      	ldr	r3, [r3, #24]
 80085b8:	f003 0301 	and.w	r3, r3, #1
 80085bc:	2b01      	cmp	r3, #1
 80085be:	d007      	beq.n	80085d0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	699a      	ldr	r2, [r3, #24]
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	f042 0201 	orr.w	r2, r2, #1
 80085ce:	619a      	str	r2, [r3, #24]
  }
}
 80085d0:	bf00      	nop
 80085d2:	370c      	adds	r7, #12
 80085d4:	46bd      	mov	sp, r7
 80085d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085da:	4770      	bx	lr

080085dc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80085dc:	b580      	push	{r7, lr}
 80085de:	b084      	sub	sp, #16
 80085e0:	af00      	add	r7, sp, #0
 80085e2:	60f8      	str	r0, [r7, #12]
 80085e4:	60b9      	str	r1, [r7, #8]
 80085e6:	603b      	str	r3, [r7, #0]
 80085e8:	4613      	mov	r3, r2
 80085ea:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80085ec:	e03b      	b.n	8008666 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80085ee:	69ba      	ldr	r2, [r7, #24]
 80085f0:	6839      	ldr	r1, [r7, #0]
 80085f2:	68f8      	ldr	r0, [r7, #12]
 80085f4:	f000 f962 	bl	80088bc <I2C_IsErrorOccurred>
 80085f8:	4603      	mov	r3, r0
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d001      	beq.n	8008602 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80085fe:	2301      	movs	r3, #1
 8008600:	e041      	b.n	8008686 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008602:	683b      	ldr	r3, [r7, #0]
 8008604:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008608:	d02d      	beq.n	8008666 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800860a:	f7fc fee9 	bl	80053e0 <HAL_GetTick>
 800860e:	4602      	mov	r2, r0
 8008610:	69bb      	ldr	r3, [r7, #24]
 8008612:	1ad3      	subs	r3, r2, r3
 8008614:	683a      	ldr	r2, [r7, #0]
 8008616:	429a      	cmp	r2, r3
 8008618:	d302      	bcc.n	8008620 <I2C_WaitOnFlagUntilTimeout+0x44>
 800861a:	683b      	ldr	r3, [r7, #0]
 800861c:	2b00      	cmp	r3, #0
 800861e:	d122      	bne.n	8008666 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	699a      	ldr	r2, [r3, #24]
 8008626:	68bb      	ldr	r3, [r7, #8]
 8008628:	4013      	ands	r3, r2
 800862a:	68ba      	ldr	r2, [r7, #8]
 800862c:	429a      	cmp	r2, r3
 800862e:	bf0c      	ite	eq
 8008630:	2301      	moveq	r3, #1
 8008632:	2300      	movne	r3, #0
 8008634:	b2db      	uxtb	r3, r3
 8008636:	461a      	mov	r2, r3
 8008638:	79fb      	ldrb	r3, [r7, #7]
 800863a:	429a      	cmp	r2, r3
 800863c:	d113      	bne.n	8008666 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008642:	f043 0220 	orr.w	r2, r3, #32
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800864a:	68fb      	ldr	r3, [r7, #12]
 800864c:	2220      	movs	r2, #32
 800864e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8008652:	68fb      	ldr	r3, [r7, #12]
 8008654:	2200      	movs	r2, #0
 8008656:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	2200      	movs	r2, #0
 800865e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8008662:	2301      	movs	r3, #1
 8008664:	e00f      	b.n	8008686 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008666:	68fb      	ldr	r3, [r7, #12]
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	699a      	ldr	r2, [r3, #24]
 800866c:	68bb      	ldr	r3, [r7, #8]
 800866e:	4013      	ands	r3, r2
 8008670:	68ba      	ldr	r2, [r7, #8]
 8008672:	429a      	cmp	r2, r3
 8008674:	bf0c      	ite	eq
 8008676:	2301      	moveq	r3, #1
 8008678:	2300      	movne	r3, #0
 800867a:	b2db      	uxtb	r3, r3
 800867c:	461a      	mov	r2, r3
 800867e:	79fb      	ldrb	r3, [r7, #7]
 8008680:	429a      	cmp	r2, r3
 8008682:	d0b4      	beq.n	80085ee <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008684:	2300      	movs	r3, #0
}
 8008686:	4618      	mov	r0, r3
 8008688:	3710      	adds	r7, #16
 800868a:	46bd      	mov	sp, r7
 800868c:	bd80      	pop	{r7, pc}

0800868e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800868e:	b580      	push	{r7, lr}
 8008690:	b084      	sub	sp, #16
 8008692:	af00      	add	r7, sp, #0
 8008694:	60f8      	str	r0, [r7, #12]
 8008696:	60b9      	str	r1, [r7, #8]
 8008698:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800869a:	e033      	b.n	8008704 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800869c:	687a      	ldr	r2, [r7, #4]
 800869e:	68b9      	ldr	r1, [r7, #8]
 80086a0:	68f8      	ldr	r0, [r7, #12]
 80086a2:	f000 f90b 	bl	80088bc <I2C_IsErrorOccurred>
 80086a6:	4603      	mov	r3, r0
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d001      	beq.n	80086b0 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80086ac:	2301      	movs	r3, #1
 80086ae:	e031      	b.n	8008714 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80086b0:	68bb      	ldr	r3, [r7, #8]
 80086b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80086b6:	d025      	beq.n	8008704 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80086b8:	f7fc fe92 	bl	80053e0 <HAL_GetTick>
 80086bc:	4602      	mov	r2, r0
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	1ad3      	subs	r3, r2, r3
 80086c2:	68ba      	ldr	r2, [r7, #8]
 80086c4:	429a      	cmp	r2, r3
 80086c6:	d302      	bcc.n	80086ce <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80086c8:	68bb      	ldr	r3, [r7, #8]
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d11a      	bne.n	8008704 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80086ce:	68fb      	ldr	r3, [r7, #12]
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	699b      	ldr	r3, [r3, #24]
 80086d4:	f003 0302 	and.w	r3, r3, #2
 80086d8:	2b02      	cmp	r3, #2
 80086da:	d013      	beq.n	8008704 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80086e0:	f043 0220 	orr.w	r2, r3, #32
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	2220      	movs	r2, #32
 80086ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	2200      	movs	r2, #0
 80086f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	2200      	movs	r2, #0
 80086fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8008700:	2301      	movs	r3, #1
 8008702:	e007      	b.n	8008714 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	699b      	ldr	r3, [r3, #24]
 800870a:	f003 0302 	and.w	r3, r3, #2
 800870e:	2b02      	cmp	r3, #2
 8008710:	d1c4      	bne.n	800869c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8008712:	2300      	movs	r3, #0
}
 8008714:	4618      	mov	r0, r3
 8008716:	3710      	adds	r7, #16
 8008718:	46bd      	mov	sp, r7
 800871a:	bd80      	pop	{r7, pc}

0800871c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800871c:	b580      	push	{r7, lr}
 800871e:	b084      	sub	sp, #16
 8008720:	af00      	add	r7, sp, #0
 8008722:	60f8      	str	r0, [r7, #12]
 8008724:	60b9      	str	r1, [r7, #8]
 8008726:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008728:	e02f      	b.n	800878a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800872a:	687a      	ldr	r2, [r7, #4]
 800872c:	68b9      	ldr	r1, [r7, #8]
 800872e:	68f8      	ldr	r0, [r7, #12]
 8008730:	f000 f8c4 	bl	80088bc <I2C_IsErrorOccurred>
 8008734:	4603      	mov	r3, r0
 8008736:	2b00      	cmp	r3, #0
 8008738:	d001      	beq.n	800873e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800873a:	2301      	movs	r3, #1
 800873c:	e02d      	b.n	800879a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800873e:	f7fc fe4f 	bl	80053e0 <HAL_GetTick>
 8008742:	4602      	mov	r2, r0
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	1ad3      	subs	r3, r2, r3
 8008748:	68ba      	ldr	r2, [r7, #8]
 800874a:	429a      	cmp	r2, r3
 800874c:	d302      	bcc.n	8008754 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800874e:	68bb      	ldr	r3, [r7, #8]
 8008750:	2b00      	cmp	r3, #0
 8008752:	d11a      	bne.n	800878a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	699b      	ldr	r3, [r3, #24]
 800875a:	f003 0320 	and.w	r3, r3, #32
 800875e:	2b20      	cmp	r3, #32
 8008760:	d013      	beq.n	800878a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008766:	f043 0220 	orr.w	r2, r3, #32
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	2220      	movs	r2, #32
 8008772:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008776:	68fb      	ldr	r3, [r7, #12]
 8008778:	2200      	movs	r2, #0
 800877a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800877e:	68fb      	ldr	r3, [r7, #12]
 8008780:	2200      	movs	r2, #0
 8008782:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8008786:	2301      	movs	r3, #1
 8008788:	e007      	b.n	800879a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800878a:	68fb      	ldr	r3, [r7, #12]
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	699b      	ldr	r3, [r3, #24]
 8008790:	f003 0320 	and.w	r3, r3, #32
 8008794:	2b20      	cmp	r3, #32
 8008796:	d1c8      	bne.n	800872a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8008798:	2300      	movs	r3, #0
}
 800879a:	4618      	mov	r0, r3
 800879c:	3710      	adds	r7, #16
 800879e:	46bd      	mov	sp, r7
 80087a0:	bd80      	pop	{r7, pc}
	...

080087a4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80087a4:	b580      	push	{r7, lr}
 80087a6:	b086      	sub	sp, #24
 80087a8:	af00      	add	r7, sp, #0
 80087aa:	60f8      	str	r0, [r7, #12]
 80087ac:	60b9      	str	r1, [r7, #8]
 80087ae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80087b0:	2300      	movs	r3, #0
 80087b2:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80087b4:	e071      	b.n	800889a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80087b6:	687a      	ldr	r2, [r7, #4]
 80087b8:	68b9      	ldr	r1, [r7, #8]
 80087ba:	68f8      	ldr	r0, [r7, #12]
 80087bc:	f000 f87e 	bl	80088bc <I2C_IsErrorOccurred>
 80087c0:	4603      	mov	r3, r0
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	d001      	beq.n	80087ca <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 80087c6:	2301      	movs	r3, #1
 80087c8:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	699b      	ldr	r3, [r3, #24]
 80087d0:	f003 0320 	and.w	r3, r3, #32
 80087d4:	2b20      	cmp	r3, #32
 80087d6:	d13b      	bne.n	8008850 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 80087d8:	7dfb      	ldrb	r3, [r7, #23]
 80087da:	2b00      	cmp	r3, #0
 80087dc:	d138      	bne.n	8008850 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80087de:	68fb      	ldr	r3, [r7, #12]
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	699b      	ldr	r3, [r3, #24]
 80087e4:	f003 0304 	and.w	r3, r3, #4
 80087e8:	2b04      	cmp	r3, #4
 80087ea:	d105      	bne.n	80087f8 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80087f0:	2b00      	cmp	r3, #0
 80087f2:	d001      	beq.n	80087f8 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 80087f4:	2300      	movs	r3, #0
 80087f6:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	699b      	ldr	r3, [r3, #24]
 80087fe:	f003 0310 	and.w	r3, r3, #16
 8008802:	2b10      	cmp	r3, #16
 8008804:	d121      	bne.n	800884a <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008806:	68fb      	ldr	r3, [r7, #12]
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	2210      	movs	r2, #16
 800880c:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	2204      	movs	r2, #4
 8008812:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008814:	68fb      	ldr	r3, [r7, #12]
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	2220      	movs	r2, #32
 800881a:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	6859      	ldr	r1, [r3, #4]
 8008822:	68fb      	ldr	r3, [r7, #12]
 8008824:	681a      	ldr	r2, [r3, #0]
 8008826:	4b24      	ldr	r3, [pc, #144]	@ (80088b8 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 8008828:	400b      	ands	r3, r1
 800882a:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	2220      	movs	r2, #32
 8008830:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	2200      	movs	r2, #0
 8008838:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	2200      	movs	r2, #0
 8008840:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8008844:	2301      	movs	r3, #1
 8008846:	75fb      	strb	r3, [r7, #23]
 8008848:	e002      	b.n	8008850 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	2200      	movs	r2, #0
 800884e:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8008850:	f7fc fdc6 	bl	80053e0 <HAL_GetTick>
 8008854:	4602      	mov	r2, r0
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	1ad3      	subs	r3, r2, r3
 800885a:	68ba      	ldr	r2, [r7, #8]
 800885c:	429a      	cmp	r2, r3
 800885e:	d302      	bcc.n	8008866 <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 8008860:	68bb      	ldr	r3, [r7, #8]
 8008862:	2b00      	cmp	r3, #0
 8008864:	d119      	bne.n	800889a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 8008866:	7dfb      	ldrb	r3, [r7, #23]
 8008868:	2b00      	cmp	r3, #0
 800886a:	d116      	bne.n	800889a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	699b      	ldr	r3, [r3, #24]
 8008872:	f003 0304 	and.w	r3, r3, #4
 8008876:	2b04      	cmp	r3, #4
 8008878:	d00f      	beq.n	800889a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800887a:	68fb      	ldr	r3, [r7, #12]
 800887c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800887e:	f043 0220 	orr.w	r2, r3, #32
 8008882:	68fb      	ldr	r3, [r7, #12]
 8008884:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8008886:	68fb      	ldr	r3, [r7, #12]
 8008888:	2220      	movs	r2, #32
 800888a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800888e:	68fb      	ldr	r3, [r7, #12]
 8008890:	2200      	movs	r2, #0
 8008892:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8008896:	2301      	movs	r3, #1
 8008898:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	699b      	ldr	r3, [r3, #24]
 80088a0:	f003 0304 	and.w	r3, r3, #4
 80088a4:	2b04      	cmp	r3, #4
 80088a6:	d002      	beq.n	80088ae <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 80088a8:	7dfb      	ldrb	r3, [r7, #23]
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	d083      	beq.n	80087b6 <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 80088ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80088b0:	4618      	mov	r0, r3
 80088b2:	3718      	adds	r7, #24
 80088b4:	46bd      	mov	sp, r7
 80088b6:	bd80      	pop	{r7, pc}
 80088b8:	fe00e800 	.word	0xfe00e800

080088bc <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80088bc:	b580      	push	{r7, lr}
 80088be:	b08a      	sub	sp, #40	@ 0x28
 80088c0:	af00      	add	r7, sp, #0
 80088c2:	60f8      	str	r0, [r7, #12]
 80088c4:	60b9      	str	r1, [r7, #8]
 80088c6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80088c8:	2300      	movs	r3, #0
 80088ca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	699b      	ldr	r3, [r3, #24]
 80088d4:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80088d6:	2300      	movs	r3, #0
 80088d8:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80088de:	69bb      	ldr	r3, [r7, #24]
 80088e0:	f003 0310 	and.w	r3, r3, #16
 80088e4:	2b00      	cmp	r3, #0
 80088e6:	d068      	beq.n	80089ba <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	2210      	movs	r2, #16
 80088ee:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80088f0:	e049      	b.n	8008986 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80088f2:	68bb      	ldr	r3, [r7, #8]
 80088f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80088f8:	d045      	beq.n	8008986 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80088fa:	f7fc fd71 	bl	80053e0 <HAL_GetTick>
 80088fe:	4602      	mov	r2, r0
 8008900:	69fb      	ldr	r3, [r7, #28]
 8008902:	1ad3      	subs	r3, r2, r3
 8008904:	68ba      	ldr	r2, [r7, #8]
 8008906:	429a      	cmp	r2, r3
 8008908:	d302      	bcc.n	8008910 <I2C_IsErrorOccurred+0x54>
 800890a:	68bb      	ldr	r3, [r7, #8]
 800890c:	2b00      	cmp	r3, #0
 800890e:	d13a      	bne.n	8008986 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	685b      	ldr	r3, [r3, #4]
 8008916:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800891a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008922:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	699b      	ldr	r3, [r3, #24]
 800892a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800892e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008932:	d121      	bne.n	8008978 <I2C_IsErrorOccurred+0xbc>
 8008934:	697b      	ldr	r3, [r7, #20]
 8008936:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800893a:	d01d      	beq.n	8008978 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800893c:	7cfb      	ldrb	r3, [r7, #19]
 800893e:	2b20      	cmp	r3, #32
 8008940:	d01a      	beq.n	8008978 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	685a      	ldr	r2, [r3, #4]
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008950:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8008952:	f7fc fd45 	bl	80053e0 <HAL_GetTick>
 8008956:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008958:	e00e      	b.n	8008978 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800895a:	f7fc fd41 	bl	80053e0 <HAL_GetTick>
 800895e:	4602      	mov	r2, r0
 8008960:	69fb      	ldr	r3, [r7, #28]
 8008962:	1ad3      	subs	r3, r2, r3
 8008964:	2b19      	cmp	r3, #25
 8008966:	d907      	bls.n	8008978 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8008968:	6a3b      	ldr	r3, [r7, #32]
 800896a:	f043 0320 	orr.w	r3, r3, #32
 800896e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8008970:	2301      	movs	r3, #1
 8008972:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8008976:	e006      	b.n	8008986 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008978:	68fb      	ldr	r3, [r7, #12]
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	699b      	ldr	r3, [r3, #24]
 800897e:	f003 0320 	and.w	r3, r3, #32
 8008982:	2b20      	cmp	r3, #32
 8008984:	d1e9      	bne.n	800895a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	699b      	ldr	r3, [r3, #24]
 800898c:	f003 0320 	and.w	r3, r3, #32
 8008990:	2b20      	cmp	r3, #32
 8008992:	d003      	beq.n	800899c <I2C_IsErrorOccurred+0xe0>
 8008994:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008998:	2b00      	cmp	r3, #0
 800899a:	d0aa      	beq.n	80088f2 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800899c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	d103      	bne.n	80089ac <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	2220      	movs	r2, #32
 80089aa:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80089ac:	6a3b      	ldr	r3, [r7, #32]
 80089ae:	f043 0304 	orr.w	r3, r3, #4
 80089b2:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80089b4:	2301      	movs	r3, #1
 80089b6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	699b      	ldr	r3, [r3, #24]
 80089c0:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80089c2:	69bb      	ldr	r3, [r7, #24]
 80089c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80089c8:	2b00      	cmp	r3, #0
 80089ca:	d00b      	beq.n	80089e4 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80089cc:	6a3b      	ldr	r3, [r7, #32]
 80089ce:	f043 0301 	orr.w	r3, r3, #1
 80089d2:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80089dc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80089de:	2301      	movs	r3, #1
 80089e0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80089e4:	69bb      	ldr	r3, [r7, #24]
 80089e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	d00b      	beq.n	8008a06 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80089ee:	6a3b      	ldr	r3, [r7, #32]
 80089f0:	f043 0308 	orr.w	r3, r3, #8
 80089f4:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80089fe:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8008a00:	2301      	movs	r3, #1
 8008a02:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8008a06:	69bb      	ldr	r3, [r7, #24]
 8008a08:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	d00b      	beq.n	8008a28 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8008a10:	6a3b      	ldr	r3, [r7, #32]
 8008a12:	f043 0302 	orr.w	r3, r3, #2
 8008a16:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008a20:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8008a22:	2301      	movs	r3, #1
 8008a24:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8008a28:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008a2c:	2b00      	cmp	r3, #0
 8008a2e:	d01c      	beq.n	8008a6a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8008a30:	68f8      	ldr	r0, [r7, #12]
 8008a32:	f7ff fdaf 	bl	8008594 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8008a36:	68fb      	ldr	r3, [r7, #12]
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	6859      	ldr	r1, [r3, #4]
 8008a3c:	68fb      	ldr	r3, [r7, #12]
 8008a3e:	681a      	ldr	r2, [r3, #0]
 8008a40:	4b0d      	ldr	r3, [pc, #52]	@ (8008a78 <I2C_IsErrorOccurred+0x1bc>)
 8008a42:	400b      	ands	r3, r1
 8008a44:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8008a46:	68fb      	ldr	r3, [r7, #12]
 8008a48:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008a4a:	6a3b      	ldr	r3, [r7, #32]
 8008a4c:	431a      	orrs	r2, r3
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8008a52:	68fb      	ldr	r3, [r7, #12]
 8008a54:	2220      	movs	r2, #32
 8008a56:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	2200      	movs	r2, #0
 8008a5e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008a62:	68fb      	ldr	r3, [r7, #12]
 8008a64:	2200      	movs	r2, #0
 8008a66:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8008a6a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8008a6e:	4618      	mov	r0, r3
 8008a70:	3728      	adds	r7, #40	@ 0x28
 8008a72:	46bd      	mov	sp, r7
 8008a74:	bd80      	pop	{r7, pc}
 8008a76:	bf00      	nop
 8008a78:	fe00e800 	.word	0xfe00e800

08008a7c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8008a7c:	b480      	push	{r7}
 8008a7e:	b087      	sub	sp, #28
 8008a80:	af00      	add	r7, sp, #0
 8008a82:	60f8      	str	r0, [r7, #12]
 8008a84:	607b      	str	r3, [r7, #4]
 8008a86:	460b      	mov	r3, r1
 8008a88:	817b      	strh	r3, [r7, #10]
 8008a8a:	4613      	mov	r3, r2
 8008a8c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8008a8e:	897b      	ldrh	r3, [r7, #10]
 8008a90:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8008a94:	7a7b      	ldrb	r3, [r7, #9]
 8008a96:	041b      	lsls	r3, r3, #16
 8008a98:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8008a9c:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8008aa2:	6a3b      	ldr	r3, [r7, #32]
 8008aa4:	4313      	orrs	r3, r2
 8008aa6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008aaa:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	685a      	ldr	r2, [r3, #4]
 8008ab2:	6a3b      	ldr	r3, [r7, #32]
 8008ab4:	0d5b      	lsrs	r3, r3, #21
 8008ab6:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8008aba:	4b08      	ldr	r3, [pc, #32]	@ (8008adc <I2C_TransferConfig+0x60>)
 8008abc:	430b      	orrs	r3, r1
 8008abe:	43db      	mvns	r3, r3
 8008ac0:	ea02 0103 	and.w	r1, r2, r3
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	697a      	ldr	r2, [r7, #20]
 8008aca:	430a      	orrs	r2, r1
 8008acc:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8008ace:	bf00      	nop
 8008ad0:	371c      	adds	r7, #28
 8008ad2:	46bd      	mov	sp, r7
 8008ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ad8:	4770      	bx	lr
 8008ada:	bf00      	nop
 8008adc:	03ff63ff 	.word	0x03ff63ff

08008ae0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8008ae0:	b480      	push	{r7}
 8008ae2:	b083      	sub	sp, #12
 8008ae4:	af00      	add	r7, sp, #0
 8008ae6:	6078      	str	r0, [r7, #4]
 8008ae8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008af0:	b2db      	uxtb	r3, r3
 8008af2:	2b20      	cmp	r3, #32
 8008af4:	d138      	bne.n	8008b68 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008afc:	2b01      	cmp	r3, #1
 8008afe:	d101      	bne.n	8008b04 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8008b00:	2302      	movs	r3, #2
 8008b02:	e032      	b.n	8008b6a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	2201      	movs	r2, #1
 8008b08:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	2224      	movs	r2, #36	@ 0x24
 8008b10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	681a      	ldr	r2, [r3, #0]
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	f022 0201 	bic.w	r2, r2, #1
 8008b22:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	681a      	ldr	r2, [r3, #0]
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8008b32:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	6819      	ldr	r1, [r3, #0]
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	683a      	ldr	r2, [r7, #0]
 8008b40:	430a      	orrs	r2, r1
 8008b42:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	681a      	ldr	r2, [r3, #0]
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	f042 0201 	orr.w	r2, r2, #1
 8008b52:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	2220      	movs	r2, #32
 8008b58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	2200      	movs	r2, #0
 8008b60:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8008b64:	2300      	movs	r3, #0
 8008b66:	e000      	b.n	8008b6a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8008b68:	2302      	movs	r3, #2
  }
}
 8008b6a:	4618      	mov	r0, r3
 8008b6c:	370c      	adds	r7, #12
 8008b6e:	46bd      	mov	sp, r7
 8008b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b74:	4770      	bx	lr

08008b76 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8008b76:	b480      	push	{r7}
 8008b78:	b085      	sub	sp, #20
 8008b7a:	af00      	add	r7, sp, #0
 8008b7c:	6078      	str	r0, [r7, #4]
 8008b7e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008b86:	b2db      	uxtb	r3, r3
 8008b88:	2b20      	cmp	r3, #32
 8008b8a:	d139      	bne.n	8008c00 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008b92:	2b01      	cmp	r3, #1
 8008b94:	d101      	bne.n	8008b9a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8008b96:	2302      	movs	r3, #2
 8008b98:	e033      	b.n	8008c02 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	2201      	movs	r2, #1
 8008b9e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	2224      	movs	r2, #36	@ 0x24
 8008ba6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	681a      	ldr	r2, [r3, #0]
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	f022 0201 	bic.w	r2, r2, #1
 8008bb8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8008bc2:	68fb      	ldr	r3, [r7, #12]
 8008bc4:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8008bc8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8008bca:	683b      	ldr	r3, [r7, #0]
 8008bcc:	021b      	lsls	r3, r3, #8
 8008bce:	68fa      	ldr	r2, [r7, #12]
 8008bd0:	4313      	orrs	r3, r2
 8008bd2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	68fa      	ldr	r2, [r7, #12]
 8008bda:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	681a      	ldr	r2, [r3, #0]
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	f042 0201 	orr.w	r2, r2, #1
 8008bea:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	2220      	movs	r2, #32
 8008bf0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	2200      	movs	r2, #0
 8008bf8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8008bfc:	2300      	movs	r3, #0
 8008bfe:	e000      	b.n	8008c02 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8008c00:	2302      	movs	r3, #2
  }
}
 8008c02:	4618      	mov	r0, r3
 8008c04:	3714      	adds	r7, #20
 8008c06:	46bd      	mov	sp, r7
 8008c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c0c:	4770      	bx	lr

08008c0e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8008c0e:	b580      	push	{r7, lr}
 8008c10:	b084      	sub	sp, #16
 8008c12:	af00      	add	r7, sp, #0
 8008c14:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	2b00      	cmp	r3, #0
 8008c1a:	d101      	bne.n	8008c20 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8008c1c:	2301      	movs	r3, #1
 8008c1e:	e0c0      	b.n	8008da2 <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 8008c26:	b2db      	uxtb	r3, r3
 8008c28:	2b00      	cmp	r3, #0
 8008c2a:	d106      	bne.n	8008c3a <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	2200      	movs	r2, #0
 8008c30:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8008c34:	6878      	ldr	r0, [r7, #4]
 8008c36:	f008 f827 	bl	8010c88 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	2203      	movs	r2, #3
 8008c3e:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	4618      	mov	r0, r3
 8008c48:	f004 fa87 	bl	800d15a <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008c4c:	2300      	movs	r3, #0
 8008c4e:	73fb      	strb	r3, [r7, #15]
 8008c50:	e03e      	b.n	8008cd0 <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8008c52:	7bfa      	ldrb	r2, [r7, #15]
 8008c54:	6879      	ldr	r1, [r7, #4]
 8008c56:	4613      	mov	r3, r2
 8008c58:	009b      	lsls	r3, r3, #2
 8008c5a:	4413      	add	r3, r2
 8008c5c:	00db      	lsls	r3, r3, #3
 8008c5e:	440b      	add	r3, r1
 8008c60:	3311      	adds	r3, #17
 8008c62:	2201      	movs	r2, #1
 8008c64:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8008c66:	7bfa      	ldrb	r2, [r7, #15]
 8008c68:	6879      	ldr	r1, [r7, #4]
 8008c6a:	4613      	mov	r3, r2
 8008c6c:	009b      	lsls	r3, r3, #2
 8008c6e:	4413      	add	r3, r2
 8008c70:	00db      	lsls	r3, r3, #3
 8008c72:	440b      	add	r3, r1
 8008c74:	3310      	adds	r3, #16
 8008c76:	7bfa      	ldrb	r2, [r7, #15]
 8008c78:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8008c7a:	7bfa      	ldrb	r2, [r7, #15]
 8008c7c:	6879      	ldr	r1, [r7, #4]
 8008c7e:	4613      	mov	r3, r2
 8008c80:	009b      	lsls	r3, r3, #2
 8008c82:	4413      	add	r3, r2
 8008c84:	00db      	lsls	r3, r3, #3
 8008c86:	440b      	add	r3, r1
 8008c88:	3313      	adds	r3, #19
 8008c8a:	2200      	movs	r2, #0
 8008c8c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8008c8e:	7bfa      	ldrb	r2, [r7, #15]
 8008c90:	6879      	ldr	r1, [r7, #4]
 8008c92:	4613      	mov	r3, r2
 8008c94:	009b      	lsls	r3, r3, #2
 8008c96:	4413      	add	r3, r2
 8008c98:	00db      	lsls	r3, r3, #3
 8008c9a:	440b      	add	r3, r1
 8008c9c:	3320      	adds	r3, #32
 8008c9e:	2200      	movs	r2, #0
 8008ca0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8008ca2:	7bfa      	ldrb	r2, [r7, #15]
 8008ca4:	6879      	ldr	r1, [r7, #4]
 8008ca6:	4613      	mov	r3, r2
 8008ca8:	009b      	lsls	r3, r3, #2
 8008caa:	4413      	add	r3, r2
 8008cac:	00db      	lsls	r3, r3, #3
 8008cae:	440b      	add	r3, r1
 8008cb0:	3324      	adds	r3, #36	@ 0x24
 8008cb2:	2200      	movs	r2, #0
 8008cb4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8008cb6:	7bfb      	ldrb	r3, [r7, #15]
 8008cb8:	6879      	ldr	r1, [r7, #4]
 8008cba:	1c5a      	adds	r2, r3, #1
 8008cbc:	4613      	mov	r3, r2
 8008cbe:	009b      	lsls	r3, r3, #2
 8008cc0:	4413      	add	r3, r2
 8008cc2:	00db      	lsls	r3, r3, #3
 8008cc4:	440b      	add	r3, r1
 8008cc6:	2200      	movs	r2, #0
 8008cc8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008cca:	7bfb      	ldrb	r3, [r7, #15]
 8008ccc:	3301      	adds	r3, #1
 8008cce:	73fb      	strb	r3, [r7, #15]
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	791b      	ldrb	r3, [r3, #4]
 8008cd4:	7bfa      	ldrb	r2, [r7, #15]
 8008cd6:	429a      	cmp	r2, r3
 8008cd8:	d3bb      	bcc.n	8008c52 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008cda:	2300      	movs	r3, #0
 8008cdc:	73fb      	strb	r3, [r7, #15]
 8008cde:	e044      	b.n	8008d6a <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8008ce0:	7bfa      	ldrb	r2, [r7, #15]
 8008ce2:	6879      	ldr	r1, [r7, #4]
 8008ce4:	4613      	mov	r3, r2
 8008ce6:	009b      	lsls	r3, r3, #2
 8008ce8:	4413      	add	r3, r2
 8008cea:	00db      	lsls	r3, r3, #3
 8008cec:	440b      	add	r3, r1
 8008cee:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8008cf2:	2200      	movs	r2, #0
 8008cf4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8008cf6:	7bfa      	ldrb	r2, [r7, #15]
 8008cf8:	6879      	ldr	r1, [r7, #4]
 8008cfa:	4613      	mov	r3, r2
 8008cfc:	009b      	lsls	r3, r3, #2
 8008cfe:	4413      	add	r3, r2
 8008d00:	00db      	lsls	r3, r3, #3
 8008d02:	440b      	add	r3, r1
 8008d04:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008d08:	7bfa      	ldrb	r2, [r7, #15]
 8008d0a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8008d0c:	7bfa      	ldrb	r2, [r7, #15]
 8008d0e:	6879      	ldr	r1, [r7, #4]
 8008d10:	4613      	mov	r3, r2
 8008d12:	009b      	lsls	r3, r3, #2
 8008d14:	4413      	add	r3, r2
 8008d16:	00db      	lsls	r3, r3, #3
 8008d18:	440b      	add	r3, r1
 8008d1a:	f203 1353 	addw	r3, r3, #339	@ 0x153
 8008d1e:	2200      	movs	r2, #0
 8008d20:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8008d22:	7bfa      	ldrb	r2, [r7, #15]
 8008d24:	6879      	ldr	r1, [r7, #4]
 8008d26:	4613      	mov	r3, r2
 8008d28:	009b      	lsls	r3, r3, #2
 8008d2a:	4413      	add	r3, r2
 8008d2c:	00db      	lsls	r3, r3, #3
 8008d2e:	440b      	add	r3, r1
 8008d30:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8008d34:	2200      	movs	r2, #0
 8008d36:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8008d38:	7bfa      	ldrb	r2, [r7, #15]
 8008d3a:	6879      	ldr	r1, [r7, #4]
 8008d3c:	4613      	mov	r3, r2
 8008d3e:	009b      	lsls	r3, r3, #2
 8008d40:	4413      	add	r3, r2
 8008d42:	00db      	lsls	r3, r3, #3
 8008d44:	440b      	add	r3, r1
 8008d46:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8008d4a:	2200      	movs	r2, #0
 8008d4c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8008d4e:	7bfa      	ldrb	r2, [r7, #15]
 8008d50:	6879      	ldr	r1, [r7, #4]
 8008d52:	4613      	mov	r3, r2
 8008d54:	009b      	lsls	r3, r3, #2
 8008d56:	4413      	add	r3, r2
 8008d58:	00db      	lsls	r3, r3, #3
 8008d5a:	440b      	add	r3, r1
 8008d5c:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8008d60:	2200      	movs	r2, #0
 8008d62:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008d64:	7bfb      	ldrb	r3, [r7, #15]
 8008d66:	3301      	adds	r3, #1
 8008d68:	73fb      	strb	r3, [r7, #15]
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	791b      	ldrb	r3, [r3, #4]
 8008d6e:	7bfa      	ldrb	r2, [r7, #15]
 8008d70:	429a      	cmp	r2, r3
 8008d72:	d3b5      	bcc.n	8008ce0 <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	6818      	ldr	r0, [r3, #0]
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	3304      	adds	r3, #4
 8008d7c:	e893 0006 	ldmia.w	r3, {r1, r2}
 8008d80:	f004 fa06 	bl	800d190 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	2200      	movs	r2, #0
 8008d88:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	2201      	movs	r2, #1
 8008d8e:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	7a9b      	ldrb	r3, [r3, #10]
 8008d96:	2b01      	cmp	r3, #1
 8008d98:	d102      	bne.n	8008da0 <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8008d9a:	6878      	ldr	r0, [r7, #4]
 8008d9c:	f001 fc0e 	bl	800a5bc <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8008da0:	2300      	movs	r3, #0
}
 8008da2:	4618      	mov	r0, r3
 8008da4:	3710      	adds	r7, #16
 8008da6:	46bd      	mov	sp, r7
 8008da8:	bd80      	pop	{r7, pc}

08008daa <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8008daa:	b580      	push	{r7, lr}
 8008dac:	b082      	sub	sp, #8
 8008dae:	af00      	add	r7, sp, #0
 8008db0:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8008db8:	2b01      	cmp	r3, #1
 8008dba:	d101      	bne.n	8008dc0 <HAL_PCD_Start+0x16>
 8008dbc:	2302      	movs	r3, #2
 8008dbe:	e012      	b.n	8008de6 <HAL_PCD_Start+0x3c>
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	2201      	movs	r2, #1
 8008dc4:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	4618      	mov	r0, r3
 8008dce:	f004 f9ad 	bl	800d12c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	4618      	mov	r0, r3
 8008dd8:	f005 ff8a 	bl	800ecf0 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	2200      	movs	r2, #0
 8008de0:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8008de4:	2300      	movs	r3, #0
}
 8008de6:	4618      	mov	r0, r3
 8008de8:	3708      	adds	r7, #8
 8008dea:	46bd      	mov	sp, r7
 8008dec:	bd80      	pop	{r7, pc}

08008dee <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8008dee:	b580      	push	{r7, lr}
 8008df0:	b084      	sub	sp, #16
 8008df2:	af00      	add	r7, sp, #0
 8008df4:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	4618      	mov	r0, r3
 8008dfc:	f005 ff8f 	bl	800ed1e <USB_ReadInterrupts>
 8008e00:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8008e02:	68fb      	ldr	r3, [r7, #12]
 8008e04:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	d003      	beq.n	8008e14 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8008e0c:	6878      	ldr	r0, [r7, #4]
 8008e0e:	f000 fb06 	bl	800941e <PCD_EP_ISR_Handler>

    return;
 8008e12:	e110      	b.n	8009036 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8008e14:	68fb      	ldr	r3, [r7, #12]
 8008e16:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008e1a:	2b00      	cmp	r3, #0
 8008e1c:	d013      	beq.n	8008e46 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8008e26:	b29a      	uxth	r2, r3
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008e30:	b292      	uxth	r2, r2
 8008e32:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8008e36:	6878      	ldr	r0, [r7, #4]
 8008e38:	f007 ffb7 	bl	8010daa <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8008e3c:	2100      	movs	r1, #0
 8008e3e:	6878      	ldr	r0, [r7, #4]
 8008e40:	f000 f8fc 	bl	800903c <HAL_PCD_SetAddress>

    return;
 8008e44:	e0f7      	b.n	8009036 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8008e46:	68fb      	ldr	r3, [r7, #12]
 8008e48:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	d00c      	beq.n	8008e6a <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8008e58:	b29a      	uxth	r2, r3
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8008e62:	b292      	uxth	r2, r2
 8008e64:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8008e68:	e0e5      	b.n	8009036 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8008e6a:	68fb      	ldr	r3, [r7, #12]
 8008e6c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008e70:	2b00      	cmp	r3, #0
 8008e72:	d00c      	beq.n	8008e8e <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8008e7c:	b29a      	uxth	r2, r3
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008e86:	b292      	uxth	r2, r2
 8008e88:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8008e8c:	e0d3      	b.n	8009036 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8008e8e:	68fb      	ldr	r3, [r7, #12]
 8008e90:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	d034      	beq.n	8008f02 <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8008ea0:	b29a      	uxth	r2, r3
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	f022 0204 	bic.w	r2, r2, #4
 8008eaa:	b292      	uxth	r2, r2
 8008eac:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8008eb8:	b29a      	uxth	r2, r3
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	f022 0208 	bic.w	r2, r2, #8
 8008ec2:	b292      	uxth	r2, r2
 8008ec4:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8008ece:	2b01      	cmp	r3, #1
 8008ed0:	d107      	bne.n	8008ee2 <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	2200      	movs	r2, #0
 8008ed6:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8008eda:	2100      	movs	r1, #0
 8008edc:	6878      	ldr	r0, [r7, #4]
 8008ede:	f008 f957 	bl	8011190 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8008ee2:	6878      	ldr	r0, [r7, #4]
 8008ee4:	f007 ff9a 	bl	8010e1c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8008ef0:	b29a      	uxth	r2, r3
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8008efa:	b292      	uxth	r2, r2
 8008efc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8008f00:	e099      	b.n	8009036 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8008f02:	68fb      	ldr	r3, [r7, #12]
 8008f04:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	d027      	beq.n	8008f5c <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8008f14:	b29a      	uxth	r2, r3
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	f042 0208 	orr.w	r2, r2, #8
 8008f1e:	b292      	uxth	r2, r2
 8008f20:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8008f2c:	b29a      	uxth	r2, r3
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008f36:	b292      	uxth	r2, r2
 8008f38:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8008f44:	b29a      	uxth	r2, r3
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	f042 0204 	orr.w	r2, r2, #4
 8008f4e:	b292      	uxth	r2, r2
 8008f50:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8008f54:	6878      	ldr	r0, [r7, #4]
 8008f56:	f007 ff47 	bl	8010de8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8008f5a:	e06c      	b.n	8009036 <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008f62:	2b00      	cmp	r3, #0
 8008f64:	d040      	beq.n	8008fe8 <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8008f6e:	b29a      	uxth	r2, r3
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008f78:	b292      	uxth	r2, r2
 8008f7a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8008f84:	2b00      	cmp	r3, #0
 8008f86:	d12b      	bne.n	8008fe0 <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8008f90:	b29a      	uxth	r2, r3
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	f042 0204 	orr.w	r2, r2, #4
 8008f9a:	b292      	uxth	r2, r2
 8008f9c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8008fa8:	b29a      	uxth	r2, r3
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	f042 0208 	orr.w	r2, r2, #8
 8008fb2:	b292      	uxth	r2, r2
 8008fb4:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	2201      	movs	r2, #1
 8008fbc:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8008fc8:	b29b      	uxth	r3, r3
 8008fca:	089b      	lsrs	r3, r3, #2
 8008fcc:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8008fd6:	2101      	movs	r1, #1
 8008fd8:	6878      	ldr	r0, [r7, #4]
 8008fda:	f008 f8d9 	bl	8011190 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 8008fde:	e02a      	b.n	8009036 <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 8008fe0:	6878      	ldr	r0, [r7, #4]
 8008fe2:	f007 ff01 	bl	8010de8 <HAL_PCD_SuspendCallback>
    return;
 8008fe6:	e026      	b.n	8009036 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8008fe8:	68fb      	ldr	r3, [r7, #12]
 8008fea:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	d00f      	beq.n	8009012 <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8008ffa:	b29a      	uxth	r2, r3
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8009004:	b292      	uxth	r2, r2
 8009006:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 800900a:	6878      	ldr	r0, [r7, #4]
 800900c:	f007 febf 	bl	8010d8e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8009010:	e011      	b.n	8009036 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009018:	2b00      	cmp	r3, #0
 800901a:	d00c      	beq.n	8009036 <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8009024:	b29a      	uxth	r2, r3
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800902e:	b292      	uxth	r2, r2
 8009030:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8009034:	bf00      	nop
  }
}
 8009036:	3710      	adds	r7, #16
 8009038:	46bd      	mov	sp, r7
 800903a:	bd80      	pop	{r7, pc}

0800903c <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800903c:	b580      	push	{r7, lr}
 800903e:	b082      	sub	sp, #8
 8009040:	af00      	add	r7, sp, #0
 8009042:	6078      	str	r0, [r7, #4]
 8009044:	460b      	mov	r3, r1
 8009046:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800904e:	2b01      	cmp	r3, #1
 8009050:	d101      	bne.n	8009056 <HAL_PCD_SetAddress+0x1a>
 8009052:	2302      	movs	r3, #2
 8009054:	e012      	b.n	800907c <HAL_PCD_SetAddress+0x40>
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	2201      	movs	r2, #1
 800905a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	78fa      	ldrb	r2, [r7, #3]
 8009062:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	78fa      	ldrb	r2, [r7, #3]
 800906a:	4611      	mov	r1, r2
 800906c:	4618      	mov	r0, r3
 800906e:	f005 fe2b 	bl	800ecc8 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	2200      	movs	r2, #0
 8009076:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800907a:	2300      	movs	r3, #0
}
 800907c:	4618      	mov	r0, r3
 800907e:	3708      	adds	r7, #8
 8009080:	46bd      	mov	sp, r7
 8009082:	bd80      	pop	{r7, pc}

08009084 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8009084:	b580      	push	{r7, lr}
 8009086:	b084      	sub	sp, #16
 8009088:	af00      	add	r7, sp, #0
 800908a:	6078      	str	r0, [r7, #4]
 800908c:	4608      	mov	r0, r1
 800908e:	4611      	mov	r1, r2
 8009090:	461a      	mov	r2, r3
 8009092:	4603      	mov	r3, r0
 8009094:	70fb      	strb	r3, [r7, #3]
 8009096:	460b      	mov	r3, r1
 8009098:	803b      	strh	r3, [r7, #0]
 800909a:	4613      	mov	r3, r2
 800909c:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 800909e:	2300      	movs	r3, #0
 80090a0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80090a2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80090a6:	2b00      	cmp	r3, #0
 80090a8:	da0e      	bge.n	80090c8 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80090aa:	78fb      	ldrb	r3, [r7, #3]
 80090ac:	f003 0207 	and.w	r2, r3, #7
 80090b0:	4613      	mov	r3, r2
 80090b2:	009b      	lsls	r3, r3, #2
 80090b4:	4413      	add	r3, r2
 80090b6:	00db      	lsls	r3, r3, #3
 80090b8:	3310      	adds	r3, #16
 80090ba:	687a      	ldr	r2, [r7, #4]
 80090bc:	4413      	add	r3, r2
 80090be:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80090c0:	68fb      	ldr	r3, [r7, #12]
 80090c2:	2201      	movs	r2, #1
 80090c4:	705a      	strb	r2, [r3, #1]
 80090c6:	e00e      	b.n	80090e6 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80090c8:	78fb      	ldrb	r3, [r7, #3]
 80090ca:	f003 0207 	and.w	r2, r3, #7
 80090ce:	4613      	mov	r3, r2
 80090d0:	009b      	lsls	r3, r3, #2
 80090d2:	4413      	add	r3, r2
 80090d4:	00db      	lsls	r3, r3, #3
 80090d6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80090da:	687a      	ldr	r2, [r7, #4]
 80090dc:	4413      	add	r3, r2
 80090de:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	2200      	movs	r2, #0
 80090e4:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80090e6:	78fb      	ldrb	r3, [r7, #3]
 80090e8:	f003 0307 	and.w	r3, r3, #7
 80090ec:	b2da      	uxtb	r2, r3
 80090ee:	68fb      	ldr	r3, [r7, #12]
 80090f0:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 80090f2:	883b      	ldrh	r3, [r7, #0]
 80090f4:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80090f8:	68fb      	ldr	r3, [r7, #12]
 80090fa:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	78ba      	ldrb	r2, [r7, #2]
 8009100:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8009102:	78bb      	ldrb	r3, [r7, #2]
 8009104:	2b02      	cmp	r3, #2
 8009106:	d102      	bne.n	800910e <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 8009108:	68fb      	ldr	r3, [r7, #12]
 800910a:	2200      	movs	r2, #0
 800910c:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8009114:	2b01      	cmp	r3, #1
 8009116:	d101      	bne.n	800911c <HAL_PCD_EP_Open+0x98>
 8009118:	2302      	movs	r3, #2
 800911a:	e00e      	b.n	800913a <HAL_PCD_EP_Open+0xb6>
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	2201      	movs	r2, #1
 8009120:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	68f9      	ldr	r1, [r7, #12]
 800912a:	4618      	mov	r0, r3
 800912c:	f004 f84e 	bl	800d1cc <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	2200      	movs	r2, #0
 8009134:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 8009138:	7afb      	ldrb	r3, [r7, #11]
}
 800913a:	4618      	mov	r0, r3
 800913c:	3710      	adds	r7, #16
 800913e:	46bd      	mov	sp, r7
 8009140:	bd80      	pop	{r7, pc}

08009142 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009142:	b580      	push	{r7, lr}
 8009144:	b084      	sub	sp, #16
 8009146:	af00      	add	r7, sp, #0
 8009148:	6078      	str	r0, [r7, #4]
 800914a:	460b      	mov	r3, r1
 800914c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800914e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009152:	2b00      	cmp	r3, #0
 8009154:	da0e      	bge.n	8009174 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009156:	78fb      	ldrb	r3, [r7, #3]
 8009158:	f003 0207 	and.w	r2, r3, #7
 800915c:	4613      	mov	r3, r2
 800915e:	009b      	lsls	r3, r3, #2
 8009160:	4413      	add	r3, r2
 8009162:	00db      	lsls	r3, r3, #3
 8009164:	3310      	adds	r3, #16
 8009166:	687a      	ldr	r2, [r7, #4]
 8009168:	4413      	add	r3, r2
 800916a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800916c:	68fb      	ldr	r3, [r7, #12]
 800916e:	2201      	movs	r2, #1
 8009170:	705a      	strb	r2, [r3, #1]
 8009172:	e00e      	b.n	8009192 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009174:	78fb      	ldrb	r3, [r7, #3]
 8009176:	f003 0207 	and.w	r2, r3, #7
 800917a:	4613      	mov	r3, r2
 800917c:	009b      	lsls	r3, r3, #2
 800917e:	4413      	add	r3, r2
 8009180:	00db      	lsls	r3, r3, #3
 8009182:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009186:	687a      	ldr	r2, [r7, #4]
 8009188:	4413      	add	r3, r2
 800918a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800918c:	68fb      	ldr	r3, [r7, #12]
 800918e:	2200      	movs	r2, #0
 8009190:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8009192:	78fb      	ldrb	r3, [r7, #3]
 8009194:	f003 0307 	and.w	r3, r3, #7
 8009198:	b2da      	uxtb	r2, r3
 800919a:	68fb      	ldr	r3, [r7, #12]
 800919c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80091a4:	2b01      	cmp	r3, #1
 80091a6:	d101      	bne.n	80091ac <HAL_PCD_EP_Close+0x6a>
 80091a8:	2302      	movs	r3, #2
 80091aa:	e00e      	b.n	80091ca <HAL_PCD_EP_Close+0x88>
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	2201      	movs	r2, #1
 80091b0:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	68f9      	ldr	r1, [r7, #12]
 80091ba:	4618      	mov	r0, r3
 80091bc:	f004 fcee 	bl	800db9c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	2200      	movs	r2, #0
 80091c4:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 80091c8:	2300      	movs	r3, #0
}
 80091ca:	4618      	mov	r0, r3
 80091cc:	3710      	adds	r7, #16
 80091ce:	46bd      	mov	sp, r7
 80091d0:	bd80      	pop	{r7, pc}

080091d2 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80091d2:	b580      	push	{r7, lr}
 80091d4:	b086      	sub	sp, #24
 80091d6:	af00      	add	r7, sp, #0
 80091d8:	60f8      	str	r0, [r7, #12]
 80091da:	607a      	str	r2, [r7, #4]
 80091dc:	603b      	str	r3, [r7, #0]
 80091de:	460b      	mov	r3, r1
 80091e0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80091e2:	7afb      	ldrb	r3, [r7, #11]
 80091e4:	f003 0207 	and.w	r2, r3, #7
 80091e8:	4613      	mov	r3, r2
 80091ea:	009b      	lsls	r3, r3, #2
 80091ec:	4413      	add	r3, r2
 80091ee:	00db      	lsls	r3, r3, #3
 80091f0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80091f4:	68fa      	ldr	r2, [r7, #12]
 80091f6:	4413      	add	r3, r2
 80091f8:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80091fa:	697b      	ldr	r3, [r7, #20]
 80091fc:	687a      	ldr	r2, [r7, #4]
 80091fe:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8009200:	697b      	ldr	r3, [r7, #20]
 8009202:	683a      	ldr	r2, [r7, #0]
 8009204:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8009206:	697b      	ldr	r3, [r7, #20]
 8009208:	2200      	movs	r2, #0
 800920a:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 800920c:	697b      	ldr	r3, [r7, #20]
 800920e:	2200      	movs	r2, #0
 8009210:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009212:	7afb      	ldrb	r3, [r7, #11]
 8009214:	f003 0307 	and.w	r3, r3, #7
 8009218:	b2da      	uxtb	r2, r3
 800921a:	697b      	ldr	r3, [r7, #20]
 800921c:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800921e:	68fb      	ldr	r3, [r7, #12]
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	6979      	ldr	r1, [r7, #20]
 8009224:	4618      	mov	r0, r3
 8009226:	f004 fea6 	bl	800df76 <USB_EPStartXfer>

  return HAL_OK;
 800922a:	2300      	movs	r3, #0
}
 800922c:	4618      	mov	r0, r3
 800922e:	3718      	adds	r7, #24
 8009230:	46bd      	mov	sp, r7
 8009232:	bd80      	pop	{r7, pc}

08009234 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8009234:	b480      	push	{r7}
 8009236:	b083      	sub	sp, #12
 8009238:	af00      	add	r7, sp, #0
 800923a:	6078      	str	r0, [r7, #4]
 800923c:	460b      	mov	r3, r1
 800923e:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8009240:	78fb      	ldrb	r3, [r7, #3]
 8009242:	f003 0207 	and.w	r2, r3, #7
 8009246:	6879      	ldr	r1, [r7, #4]
 8009248:	4613      	mov	r3, r2
 800924a:	009b      	lsls	r3, r3, #2
 800924c:	4413      	add	r3, r2
 800924e:	00db      	lsls	r3, r3, #3
 8009250:	440b      	add	r3, r1
 8009252:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 8009256:	681b      	ldr	r3, [r3, #0]
}
 8009258:	4618      	mov	r0, r3
 800925a:	370c      	adds	r7, #12
 800925c:	46bd      	mov	sp, r7
 800925e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009262:	4770      	bx	lr

08009264 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8009264:	b580      	push	{r7, lr}
 8009266:	b086      	sub	sp, #24
 8009268:	af00      	add	r7, sp, #0
 800926a:	60f8      	str	r0, [r7, #12]
 800926c:	607a      	str	r2, [r7, #4]
 800926e:	603b      	str	r3, [r7, #0]
 8009270:	460b      	mov	r3, r1
 8009272:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009274:	7afb      	ldrb	r3, [r7, #11]
 8009276:	f003 0207 	and.w	r2, r3, #7
 800927a:	4613      	mov	r3, r2
 800927c:	009b      	lsls	r3, r3, #2
 800927e:	4413      	add	r3, r2
 8009280:	00db      	lsls	r3, r3, #3
 8009282:	3310      	adds	r3, #16
 8009284:	68fa      	ldr	r2, [r7, #12]
 8009286:	4413      	add	r3, r2
 8009288:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800928a:	697b      	ldr	r3, [r7, #20]
 800928c:	687a      	ldr	r2, [r7, #4]
 800928e:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8009290:	697b      	ldr	r3, [r7, #20]
 8009292:	683a      	ldr	r2, [r7, #0]
 8009294:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 8009296:	697b      	ldr	r3, [r7, #20]
 8009298:	2201      	movs	r2, #1
 800929a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 800929e:	697b      	ldr	r3, [r7, #20]
 80092a0:	683a      	ldr	r2, [r7, #0]
 80092a2:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 80092a4:	697b      	ldr	r3, [r7, #20]
 80092a6:	2200      	movs	r2, #0
 80092a8:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 80092aa:	697b      	ldr	r3, [r7, #20]
 80092ac:	2201      	movs	r2, #1
 80092ae:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80092b0:	7afb      	ldrb	r3, [r7, #11]
 80092b2:	f003 0307 	and.w	r3, r3, #7
 80092b6:	b2da      	uxtb	r2, r3
 80092b8:	697b      	ldr	r3, [r7, #20]
 80092ba:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80092bc:	68fb      	ldr	r3, [r7, #12]
 80092be:	681b      	ldr	r3, [r3, #0]
 80092c0:	6979      	ldr	r1, [r7, #20]
 80092c2:	4618      	mov	r0, r3
 80092c4:	f004 fe57 	bl	800df76 <USB_EPStartXfer>

  return HAL_OK;
 80092c8:	2300      	movs	r3, #0
}
 80092ca:	4618      	mov	r0, r3
 80092cc:	3718      	adds	r7, #24
 80092ce:	46bd      	mov	sp, r7
 80092d0:	bd80      	pop	{r7, pc}

080092d2 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80092d2:	b580      	push	{r7, lr}
 80092d4:	b084      	sub	sp, #16
 80092d6:	af00      	add	r7, sp, #0
 80092d8:	6078      	str	r0, [r7, #4]
 80092da:	460b      	mov	r3, r1
 80092dc:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80092de:	78fb      	ldrb	r3, [r7, #3]
 80092e0:	f003 0307 	and.w	r3, r3, #7
 80092e4:	687a      	ldr	r2, [r7, #4]
 80092e6:	7912      	ldrb	r2, [r2, #4]
 80092e8:	4293      	cmp	r3, r2
 80092ea:	d901      	bls.n	80092f0 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80092ec:	2301      	movs	r3, #1
 80092ee:	e03e      	b.n	800936e <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80092f0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	da0e      	bge.n	8009316 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80092f8:	78fb      	ldrb	r3, [r7, #3]
 80092fa:	f003 0207 	and.w	r2, r3, #7
 80092fe:	4613      	mov	r3, r2
 8009300:	009b      	lsls	r3, r3, #2
 8009302:	4413      	add	r3, r2
 8009304:	00db      	lsls	r3, r3, #3
 8009306:	3310      	adds	r3, #16
 8009308:	687a      	ldr	r2, [r7, #4]
 800930a:	4413      	add	r3, r2
 800930c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800930e:	68fb      	ldr	r3, [r7, #12]
 8009310:	2201      	movs	r2, #1
 8009312:	705a      	strb	r2, [r3, #1]
 8009314:	e00c      	b.n	8009330 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8009316:	78fa      	ldrb	r2, [r7, #3]
 8009318:	4613      	mov	r3, r2
 800931a:	009b      	lsls	r3, r3, #2
 800931c:	4413      	add	r3, r2
 800931e:	00db      	lsls	r3, r3, #3
 8009320:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009324:	687a      	ldr	r2, [r7, #4]
 8009326:	4413      	add	r3, r2
 8009328:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	2200      	movs	r2, #0
 800932e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	2201      	movs	r2, #1
 8009334:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009336:	78fb      	ldrb	r3, [r7, #3]
 8009338:	f003 0307 	and.w	r3, r3, #7
 800933c:	b2da      	uxtb	r2, r3
 800933e:	68fb      	ldr	r3, [r7, #12]
 8009340:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8009348:	2b01      	cmp	r3, #1
 800934a:	d101      	bne.n	8009350 <HAL_PCD_EP_SetStall+0x7e>
 800934c:	2302      	movs	r3, #2
 800934e:	e00e      	b.n	800936e <HAL_PCD_EP_SetStall+0x9c>
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	2201      	movs	r2, #1
 8009354:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	68f9      	ldr	r1, [r7, #12]
 800935e:	4618      	mov	r0, r3
 8009360:	f005 fbb8 	bl	800ead4 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	2200      	movs	r2, #0
 8009368:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800936c:	2300      	movs	r3, #0
}
 800936e:	4618      	mov	r0, r3
 8009370:	3710      	adds	r7, #16
 8009372:	46bd      	mov	sp, r7
 8009374:	bd80      	pop	{r7, pc}

08009376 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009376:	b580      	push	{r7, lr}
 8009378:	b084      	sub	sp, #16
 800937a:	af00      	add	r7, sp, #0
 800937c:	6078      	str	r0, [r7, #4]
 800937e:	460b      	mov	r3, r1
 8009380:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8009382:	78fb      	ldrb	r3, [r7, #3]
 8009384:	f003 030f 	and.w	r3, r3, #15
 8009388:	687a      	ldr	r2, [r7, #4]
 800938a:	7912      	ldrb	r2, [r2, #4]
 800938c:	4293      	cmp	r3, r2
 800938e:	d901      	bls.n	8009394 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8009390:	2301      	movs	r3, #1
 8009392:	e040      	b.n	8009416 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8009394:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009398:	2b00      	cmp	r3, #0
 800939a:	da0e      	bge.n	80093ba <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800939c:	78fb      	ldrb	r3, [r7, #3]
 800939e:	f003 0207 	and.w	r2, r3, #7
 80093a2:	4613      	mov	r3, r2
 80093a4:	009b      	lsls	r3, r3, #2
 80093a6:	4413      	add	r3, r2
 80093a8:	00db      	lsls	r3, r3, #3
 80093aa:	3310      	adds	r3, #16
 80093ac:	687a      	ldr	r2, [r7, #4]
 80093ae:	4413      	add	r3, r2
 80093b0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80093b2:	68fb      	ldr	r3, [r7, #12]
 80093b4:	2201      	movs	r2, #1
 80093b6:	705a      	strb	r2, [r3, #1]
 80093b8:	e00e      	b.n	80093d8 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80093ba:	78fb      	ldrb	r3, [r7, #3]
 80093bc:	f003 0207 	and.w	r2, r3, #7
 80093c0:	4613      	mov	r3, r2
 80093c2:	009b      	lsls	r3, r3, #2
 80093c4:	4413      	add	r3, r2
 80093c6:	00db      	lsls	r3, r3, #3
 80093c8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80093cc:	687a      	ldr	r2, [r7, #4]
 80093ce:	4413      	add	r3, r2
 80093d0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80093d2:	68fb      	ldr	r3, [r7, #12]
 80093d4:	2200      	movs	r2, #0
 80093d6:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80093d8:	68fb      	ldr	r3, [r7, #12]
 80093da:	2200      	movs	r2, #0
 80093dc:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80093de:	78fb      	ldrb	r3, [r7, #3]
 80093e0:	f003 0307 	and.w	r3, r3, #7
 80093e4:	b2da      	uxtb	r2, r3
 80093e6:	68fb      	ldr	r3, [r7, #12]
 80093e8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80093f0:	2b01      	cmp	r3, #1
 80093f2:	d101      	bne.n	80093f8 <HAL_PCD_EP_ClrStall+0x82>
 80093f4:	2302      	movs	r3, #2
 80093f6:	e00e      	b.n	8009416 <HAL_PCD_EP_ClrStall+0xa0>
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	2201      	movs	r2, #1
 80093fc:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	68f9      	ldr	r1, [r7, #12]
 8009406:	4618      	mov	r0, r3
 8009408:	f005 fbb5 	bl	800eb76 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	2200      	movs	r2, #0
 8009410:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8009414:	2300      	movs	r3, #0
}
 8009416:	4618      	mov	r0, r3
 8009418:	3710      	adds	r7, #16
 800941a:	46bd      	mov	sp, r7
 800941c:	bd80      	pop	{r7, pc}

0800941e <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 800941e:	b580      	push	{r7, lr}
 8009420:	b092      	sub	sp, #72	@ 0x48
 8009422:	af00      	add	r7, sp, #0
 8009424:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8009426:	e333      	b.n	8009a90 <PCD_EP_ISR_Handler+0x672>
  {
    wIstr = hpcd->Instance->ISTR;
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	681b      	ldr	r3, [r3, #0]
 800942c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8009430:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8009432:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8009434:	b2db      	uxtb	r3, r3
 8009436:	f003 030f 	and.w	r3, r3, #15
 800943a:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    if (epindex == 0U)
 800943e:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8009442:	2b00      	cmp	r3, #0
 8009444:	f040 8108 	bne.w	8009658 <PCD_EP_ISR_Handler+0x23a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8009448:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800944a:	f003 0310 	and.w	r3, r3, #16
 800944e:	2b00      	cmp	r3, #0
 8009450:	d14c      	bne.n	80094ec <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	881b      	ldrh	r3, [r3, #0]
 8009458:	b29b      	uxth	r3, r3
 800945a:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 800945e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009462:	813b      	strh	r3, [r7, #8]
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	681a      	ldr	r2, [r3, #0]
 8009468:	893b      	ldrh	r3, [r7, #8]
 800946a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800946e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009472:	b29b      	uxth	r3, r3
 8009474:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	3310      	adds	r3, #16
 800947a:	643b      	str	r3, [r7, #64]	@ 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009484:	b29b      	uxth	r3, r3
 8009486:	461a      	mov	r2, r3
 8009488:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800948a:	781b      	ldrb	r3, [r3, #0]
 800948c:	00db      	lsls	r3, r3, #3
 800948e:	4413      	add	r3, r2
 8009490:	687a      	ldr	r2, [r7, #4]
 8009492:	6812      	ldr	r2, [r2, #0]
 8009494:	4413      	add	r3, r2
 8009496:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800949a:	881b      	ldrh	r3, [r3, #0]
 800949c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80094a0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80094a2:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 80094a4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80094a6:	695a      	ldr	r2, [r3, #20]
 80094a8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80094aa:	69db      	ldr	r3, [r3, #28]
 80094ac:	441a      	add	r2, r3
 80094ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80094b0:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 80094b2:	2100      	movs	r1, #0
 80094b4:	6878      	ldr	r0, [r7, #4]
 80094b6:	f007 fc50 	bl	8010d5a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	7b1b      	ldrb	r3, [r3, #12]
 80094be:	b2db      	uxtb	r3, r3
 80094c0:	2b00      	cmp	r3, #0
 80094c2:	f000 82e5 	beq.w	8009a90 <PCD_EP_ISR_Handler+0x672>
 80094c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80094c8:	699b      	ldr	r3, [r3, #24]
 80094ca:	2b00      	cmp	r3, #0
 80094cc:	f040 82e0 	bne.w	8009a90 <PCD_EP_ISR_Handler+0x672>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	7b1b      	ldrb	r3, [r3, #12]
 80094d4:	b2db      	uxtb	r3, r3
 80094d6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80094da:	b2da      	uxtb	r2, r3
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	681b      	ldr	r3, [r3, #0]
 80094e0:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	2200      	movs	r2, #0
 80094e8:	731a      	strb	r2, [r3, #12]
 80094ea:	e2d1      	b.n	8009a90 <PCD_EP_ISR_Handler+0x672>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80094f2:	643b      	str	r3, [r7, #64]	@ 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	881b      	ldrh	r3, [r3, #0]
 80094fa:	86fb      	strh	r3, [r7, #54]	@ 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 80094fc:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80094fe:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009502:	2b00      	cmp	r3, #0
 8009504:	d032      	beq.n	800956c <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	681b      	ldr	r3, [r3, #0]
 800950a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800950e:	b29b      	uxth	r3, r3
 8009510:	461a      	mov	r2, r3
 8009512:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009514:	781b      	ldrb	r3, [r3, #0]
 8009516:	00db      	lsls	r3, r3, #3
 8009518:	4413      	add	r3, r2
 800951a:	687a      	ldr	r2, [r7, #4]
 800951c:	6812      	ldr	r2, [r2, #0]
 800951e:	4413      	add	r3, r2
 8009520:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009524:	881b      	ldrh	r3, [r3, #0]
 8009526:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800952a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800952c:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	6818      	ldr	r0, [r3, #0]
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 8009538:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800953a:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 800953c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800953e:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8009540:	b29b      	uxth	r3, r3
 8009542:	f005 fc3f 	bl	800edc4 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	881b      	ldrh	r3, [r3, #0]
 800954c:	b29a      	uxth	r2, r3
 800954e:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8009552:	4013      	ands	r3, r2
 8009554:	817b      	strh	r3, [r7, #10]
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	897a      	ldrh	r2, [r7, #10]
 800955c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8009560:	b292      	uxth	r2, r2
 8009562:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8009564:	6878      	ldr	r0, [r7, #4]
 8009566:	f007 fbcb 	bl	8010d00 <HAL_PCD_SetupStageCallback>
 800956a:	e291      	b.n	8009a90 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800956c:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8009570:	2b00      	cmp	r3, #0
 8009572:	f280 828d 	bge.w	8009a90 <PCD_EP_ISR_Handler+0x672>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	681b      	ldr	r3, [r3, #0]
 800957a:	881b      	ldrh	r3, [r3, #0]
 800957c:	b29a      	uxth	r2, r3
 800957e:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8009582:	4013      	ands	r3, r2
 8009584:	81fb      	strh	r3, [r7, #14]
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	681b      	ldr	r3, [r3, #0]
 800958a:	89fa      	ldrh	r2, [r7, #14]
 800958c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8009590:	b292      	uxth	r2, r2
 8009592:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800959c:	b29b      	uxth	r3, r3
 800959e:	461a      	mov	r2, r3
 80095a0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80095a2:	781b      	ldrb	r3, [r3, #0]
 80095a4:	00db      	lsls	r3, r3, #3
 80095a6:	4413      	add	r3, r2
 80095a8:	687a      	ldr	r2, [r7, #4]
 80095aa:	6812      	ldr	r2, [r2, #0]
 80095ac:	4413      	add	r3, r2
 80095ae:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80095b2:	881b      	ldrh	r3, [r3, #0]
 80095b4:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80095b8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80095ba:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 80095bc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80095be:	69db      	ldr	r3, [r3, #28]
 80095c0:	2b00      	cmp	r3, #0
 80095c2:	d019      	beq.n	80095f8 <PCD_EP_ISR_Handler+0x1da>
 80095c4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80095c6:	695b      	ldr	r3, [r3, #20]
 80095c8:	2b00      	cmp	r3, #0
 80095ca:	d015      	beq.n	80095f8 <PCD_EP_ISR_Handler+0x1da>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	6818      	ldr	r0, [r3, #0]
 80095d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80095d2:	6959      	ldr	r1, [r3, #20]
 80095d4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80095d6:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 80095d8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80095da:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80095dc:	b29b      	uxth	r3, r3
 80095de:	f005 fbf1 	bl	800edc4 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 80095e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80095e4:	695a      	ldr	r2, [r3, #20]
 80095e6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80095e8:	69db      	ldr	r3, [r3, #28]
 80095ea:	441a      	add	r2, r3
 80095ec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80095ee:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 80095f0:	2100      	movs	r1, #0
 80095f2:	6878      	ldr	r0, [r7, #4]
 80095f4:	f007 fb96 	bl	8010d24 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	881b      	ldrh	r3, [r3, #0]
 80095fe:	86fb      	strh	r3, [r7, #54]	@ 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8009600:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8009602:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009606:	2b00      	cmp	r3, #0
 8009608:	f040 8242 	bne.w	8009a90 <PCD_EP_ISR_Handler+0x672>
 800960c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800960e:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8009612:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009616:	f000 823b 	beq.w	8009a90 <PCD_EP_ISR_Handler+0x672>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	681b      	ldr	r3, [r3, #0]
 800961e:	881b      	ldrh	r3, [r3, #0]
 8009620:	b29b      	uxth	r3, r3
 8009622:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009626:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800962a:	81bb      	strh	r3, [r7, #12]
 800962c:	89bb      	ldrh	r3, [r7, #12]
 800962e:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8009632:	81bb      	strh	r3, [r7, #12]
 8009634:	89bb      	ldrh	r3, [r7, #12]
 8009636:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800963a:	81bb      	strh	r3, [r7, #12]
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	681a      	ldr	r2, [r3, #0]
 8009640:	89bb      	ldrh	r3, [r7, #12]
 8009642:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009646:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800964a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800964e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009652:	b29b      	uxth	r3, r3
 8009654:	8013      	strh	r3, [r2, #0]
 8009656:	e21b      	b.n	8009a90 <PCD_EP_ISR_Handler+0x672>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	681b      	ldr	r3, [r3, #0]
 800965c:	461a      	mov	r2, r3
 800965e:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8009662:	009b      	lsls	r3, r3, #2
 8009664:	4413      	add	r3, r2
 8009666:	881b      	ldrh	r3, [r3, #0]
 8009668:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800966a:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 800966e:	2b00      	cmp	r3, #0
 8009670:	f280 80f1 	bge.w	8009856 <PCD_EP_ISR_Handler+0x438>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	681b      	ldr	r3, [r3, #0]
 8009678:	461a      	mov	r2, r3
 800967a:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800967e:	009b      	lsls	r3, r3, #2
 8009680:	4413      	add	r3, r2
 8009682:	881b      	ldrh	r3, [r3, #0]
 8009684:	b29a      	uxth	r2, r3
 8009686:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800968a:	4013      	ands	r3, r2
 800968c:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	681b      	ldr	r3, [r3, #0]
 8009692:	461a      	mov	r2, r3
 8009694:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8009698:	009b      	lsls	r3, r3, #2
 800969a:	4413      	add	r3, r2
 800969c:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 800969e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80096a2:	b292      	uxth	r2, r2
 80096a4:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 80096a6:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 80096aa:	4613      	mov	r3, r2
 80096ac:	009b      	lsls	r3, r3, #2
 80096ae:	4413      	add	r3, r2
 80096b0:	00db      	lsls	r3, r3, #3
 80096b2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80096b6:	687a      	ldr	r2, [r7, #4]
 80096b8:	4413      	add	r3, r2
 80096ba:	643b      	str	r3, [r7, #64]	@ 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 80096bc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80096be:	7b1b      	ldrb	r3, [r3, #12]
 80096c0:	2b00      	cmp	r3, #0
 80096c2:	d123      	bne.n	800970c <PCD_EP_ISR_Handler+0x2ee>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	681b      	ldr	r3, [r3, #0]
 80096c8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80096cc:	b29b      	uxth	r3, r3
 80096ce:	461a      	mov	r2, r3
 80096d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80096d2:	781b      	ldrb	r3, [r3, #0]
 80096d4:	00db      	lsls	r3, r3, #3
 80096d6:	4413      	add	r3, r2
 80096d8:	687a      	ldr	r2, [r7, #4]
 80096da:	6812      	ldr	r2, [r2, #0]
 80096dc:	4413      	add	r3, r2
 80096de:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80096e2:	881b      	ldrh	r3, [r3, #0]
 80096e4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80096e8:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          if (count != 0U)
 80096ec:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80096f0:	2b00      	cmp	r3, #0
 80096f2:	f000 808b 	beq.w	800980c <PCD_EP_ISR_Handler+0x3ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	6818      	ldr	r0, [r3, #0]
 80096fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80096fc:	6959      	ldr	r1, [r3, #20]
 80096fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009700:	88da      	ldrh	r2, [r3, #6]
 8009702:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8009706:	f005 fb5d 	bl	800edc4 <USB_ReadPMA>
 800970a:	e07f      	b.n	800980c <PCD_EP_ISR_Handler+0x3ee>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 800970c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800970e:	78db      	ldrb	r3, [r3, #3]
 8009710:	2b02      	cmp	r3, #2
 8009712:	d109      	bne.n	8009728 <PCD_EP_ISR_Handler+0x30a>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8009714:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8009716:	461a      	mov	r2, r3
 8009718:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800971a:	6878      	ldr	r0, [r7, #4]
 800971c:	f000 f9c6 	bl	8009aac <HAL_PCD_EP_DB_Receive>
 8009720:	4603      	mov	r3, r0
 8009722:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8009726:	e071      	b.n	800980c <PCD_EP_ISR_Handler+0x3ee>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	681b      	ldr	r3, [r3, #0]
 800972c:	461a      	mov	r2, r3
 800972e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009730:	781b      	ldrb	r3, [r3, #0]
 8009732:	009b      	lsls	r3, r3, #2
 8009734:	4413      	add	r3, r2
 8009736:	881b      	ldrh	r3, [r3, #0]
 8009738:	b29b      	uxth	r3, r3
 800973a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800973e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009742:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	461a      	mov	r2, r3
 800974a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800974c:	781b      	ldrb	r3, [r3, #0]
 800974e:	009b      	lsls	r3, r3, #2
 8009750:	441a      	add	r2, r3
 8009752:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8009754:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009758:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800975c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009760:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8009764:	b29b      	uxth	r3, r3
 8009766:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	681b      	ldr	r3, [r3, #0]
 800976c:	461a      	mov	r2, r3
 800976e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009770:	781b      	ldrb	r3, [r3, #0]
 8009772:	009b      	lsls	r3, r3, #2
 8009774:	4413      	add	r3, r2
 8009776:	881b      	ldrh	r3, [r3, #0]
 8009778:	b29b      	uxth	r3, r3
 800977a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800977e:	2b00      	cmp	r3, #0
 8009780:	d022      	beq.n	80097c8 <PCD_EP_ISR_Handler+0x3aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	681b      	ldr	r3, [r3, #0]
 8009786:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800978a:	b29b      	uxth	r3, r3
 800978c:	461a      	mov	r2, r3
 800978e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009790:	781b      	ldrb	r3, [r3, #0]
 8009792:	00db      	lsls	r3, r3, #3
 8009794:	4413      	add	r3, r2
 8009796:	687a      	ldr	r2, [r7, #4]
 8009798:	6812      	ldr	r2, [r2, #0]
 800979a:	4413      	add	r3, r2
 800979c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80097a0:	881b      	ldrh	r3, [r3, #0]
 80097a2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80097a6:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 80097aa:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80097ae:	2b00      	cmp	r3, #0
 80097b0:	d02c      	beq.n	800980c <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	6818      	ldr	r0, [r3, #0]
 80097b6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80097b8:	6959      	ldr	r1, [r3, #20]
 80097ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80097bc:	891a      	ldrh	r2, [r3, #8]
 80097be:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80097c2:	f005 faff 	bl	800edc4 <USB_ReadPMA>
 80097c6:	e021      	b.n	800980c <PCD_EP_ISR_Handler+0x3ee>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	681b      	ldr	r3, [r3, #0]
 80097cc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80097d0:	b29b      	uxth	r3, r3
 80097d2:	461a      	mov	r2, r3
 80097d4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80097d6:	781b      	ldrb	r3, [r3, #0]
 80097d8:	00db      	lsls	r3, r3, #3
 80097da:	4413      	add	r3, r2
 80097dc:	687a      	ldr	r2, [r7, #4]
 80097de:	6812      	ldr	r2, [r2, #0]
 80097e0:	4413      	add	r3, r2
 80097e2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80097e6:	881b      	ldrh	r3, [r3, #0]
 80097e8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80097ec:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 80097f0:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80097f4:	2b00      	cmp	r3, #0
 80097f6:	d009      	beq.n	800980c <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	6818      	ldr	r0, [r3, #0]
 80097fc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80097fe:	6959      	ldr	r1, [r3, #20]
 8009800:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009802:	895a      	ldrh	r2, [r3, #10]
 8009804:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8009808:	f005 fadc 	bl	800edc4 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 800980c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800980e:	69da      	ldr	r2, [r3, #28]
 8009810:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8009814:	441a      	add	r2, r3
 8009816:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009818:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 800981a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800981c:	695a      	ldr	r2, [r3, #20]
 800981e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8009822:	441a      	add	r2, r3
 8009824:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009826:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8009828:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800982a:	699b      	ldr	r3, [r3, #24]
 800982c:	2b00      	cmp	r3, #0
 800982e:	d005      	beq.n	800983c <PCD_EP_ISR_Handler+0x41e>
 8009830:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8009834:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009836:	691b      	ldr	r3, [r3, #16]
 8009838:	429a      	cmp	r2, r3
 800983a:	d206      	bcs.n	800984a <PCD_EP_ISR_Handler+0x42c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 800983c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800983e:	781b      	ldrb	r3, [r3, #0]
 8009840:	4619      	mov	r1, r3
 8009842:	6878      	ldr	r0, [r7, #4]
 8009844:	f007 fa6e 	bl	8010d24 <HAL_PCD_DataOutStageCallback>
 8009848:	e005      	b.n	8009856 <PCD_EP_ISR_Handler+0x438>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009850:	4618      	mov	r0, r3
 8009852:	f004 fb90 	bl	800df76 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8009856:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8009858:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800985c:	2b00      	cmp	r3, #0
 800985e:	f000 8117 	beq.w	8009a90 <PCD_EP_ISR_Handler+0x672>
      {
        ep = &hpcd->IN_ep[epindex];
 8009862:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8009866:	4613      	mov	r3, r2
 8009868:	009b      	lsls	r3, r3, #2
 800986a:	4413      	add	r3, r2
 800986c:	00db      	lsls	r3, r3, #3
 800986e:	3310      	adds	r3, #16
 8009870:	687a      	ldr	r2, [r7, #4]
 8009872:	4413      	add	r3, r2
 8009874:	643b      	str	r3, [r7, #64]	@ 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	681b      	ldr	r3, [r3, #0]
 800987a:	461a      	mov	r2, r3
 800987c:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8009880:	009b      	lsls	r3, r3, #2
 8009882:	4413      	add	r3, r2
 8009884:	881b      	ldrh	r3, [r3, #0]
 8009886:	b29b      	uxth	r3, r3
 8009888:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 800988c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009890:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	461a      	mov	r2, r3
 8009898:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800989c:	009b      	lsls	r3, r3, #2
 800989e:	441a      	add	r2, r3
 80098a0:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80098a2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80098a6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80098aa:	b29b      	uxth	r3, r3
 80098ac:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 80098ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80098b0:	78db      	ldrb	r3, [r3, #3]
 80098b2:	2b01      	cmp	r3, #1
 80098b4:	f040 80a1 	bne.w	80099fa <PCD_EP_ISR_Handler+0x5dc>
        {
          ep->xfer_len = 0U;
 80098b8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80098ba:	2200      	movs	r2, #0
 80098bc:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 80098be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80098c0:	7b1b      	ldrb	r3, [r3, #12]
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	f000 8092 	beq.w	80099ec <PCD_EP_ISR_Handler+0x5ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80098c8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80098ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80098ce:	2b00      	cmp	r3, #0
 80098d0:	d046      	beq.n	8009960 <PCD_EP_ISR_Handler+0x542>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80098d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80098d4:	785b      	ldrb	r3, [r3, #1]
 80098d6:	2b00      	cmp	r3, #0
 80098d8:	d126      	bne.n	8009928 <PCD_EP_ISR_Handler+0x50a>
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	617b      	str	r3, [r7, #20]
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	681b      	ldr	r3, [r3, #0]
 80098e4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80098e8:	b29b      	uxth	r3, r3
 80098ea:	461a      	mov	r2, r3
 80098ec:	697b      	ldr	r3, [r7, #20]
 80098ee:	4413      	add	r3, r2
 80098f0:	617b      	str	r3, [r7, #20]
 80098f2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80098f4:	781b      	ldrb	r3, [r3, #0]
 80098f6:	00da      	lsls	r2, r3, #3
 80098f8:	697b      	ldr	r3, [r7, #20]
 80098fa:	4413      	add	r3, r2
 80098fc:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009900:	613b      	str	r3, [r7, #16]
 8009902:	693b      	ldr	r3, [r7, #16]
 8009904:	881b      	ldrh	r3, [r3, #0]
 8009906:	b29b      	uxth	r3, r3
 8009908:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800990c:	b29a      	uxth	r2, r3
 800990e:	693b      	ldr	r3, [r7, #16]
 8009910:	801a      	strh	r2, [r3, #0]
 8009912:	693b      	ldr	r3, [r7, #16]
 8009914:	881b      	ldrh	r3, [r3, #0]
 8009916:	b29b      	uxth	r3, r3
 8009918:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800991c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009920:	b29a      	uxth	r2, r3
 8009922:	693b      	ldr	r3, [r7, #16]
 8009924:	801a      	strh	r2, [r3, #0]
 8009926:	e061      	b.n	80099ec <PCD_EP_ISR_Handler+0x5ce>
 8009928:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800992a:	785b      	ldrb	r3, [r3, #1]
 800992c:	2b01      	cmp	r3, #1
 800992e:	d15d      	bne.n	80099ec <PCD_EP_ISR_Handler+0x5ce>
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	681b      	ldr	r3, [r3, #0]
 8009934:	61fb      	str	r3, [r7, #28]
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	681b      	ldr	r3, [r3, #0]
 800993a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800993e:	b29b      	uxth	r3, r3
 8009940:	461a      	mov	r2, r3
 8009942:	69fb      	ldr	r3, [r7, #28]
 8009944:	4413      	add	r3, r2
 8009946:	61fb      	str	r3, [r7, #28]
 8009948:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800994a:	781b      	ldrb	r3, [r3, #0]
 800994c:	00da      	lsls	r2, r3, #3
 800994e:	69fb      	ldr	r3, [r7, #28]
 8009950:	4413      	add	r3, r2
 8009952:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009956:	61bb      	str	r3, [r7, #24]
 8009958:	69bb      	ldr	r3, [r7, #24]
 800995a:	2200      	movs	r2, #0
 800995c:	801a      	strh	r2, [r3, #0]
 800995e:	e045      	b.n	80099ec <PCD_EP_ISR_Handler+0x5ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	681b      	ldr	r3, [r3, #0]
 8009964:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009966:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009968:	785b      	ldrb	r3, [r3, #1]
 800996a:	2b00      	cmp	r3, #0
 800996c:	d126      	bne.n	80099bc <PCD_EP_ISR_Handler+0x59e>
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	627b      	str	r3, [r7, #36]	@ 0x24
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800997c:	b29b      	uxth	r3, r3
 800997e:	461a      	mov	r2, r3
 8009980:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009982:	4413      	add	r3, r2
 8009984:	627b      	str	r3, [r7, #36]	@ 0x24
 8009986:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009988:	781b      	ldrb	r3, [r3, #0]
 800998a:	00da      	lsls	r2, r3, #3
 800998c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800998e:	4413      	add	r3, r2
 8009990:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009994:	623b      	str	r3, [r7, #32]
 8009996:	6a3b      	ldr	r3, [r7, #32]
 8009998:	881b      	ldrh	r3, [r3, #0]
 800999a:	b29b      	uxth	r3, r3
 800999c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80099a0:	b29a      	uxth	r2, r3
 80099a2:	6a3b      	ldr	r3, [r7, #32]
 80099a4:	801a      	strh	r2, [r3, #0]
 80099a6:	6a3b      	ldr	r3, [r7, #32]
 80099a8:	881b      	ldrh	r3, [r3, #0]
 80099aa:	b29b      	uxth	r3, r3
 80099ac:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80099b0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80099b4:	b29a      	uxth	r2, r3
 80099b6:	6a3b      	ldr	r3, [r7, #32]
 80099b8:	801a      	strh	r2, [r3, #0]
 80099ba:	e017      	b.n	80099ec <PCD_EP_ISR_Handler+0x5ce>
 80099bc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80099be:	785b      	ldrb	r3, [r3, #1]
 80099c0:	2b01      	cmp	r3, #1
 80099c2:	d113      	bne.n	80099ec <PCD_EP_ISR_Handler+0x5ce>
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	681b      	ldr	r3, [r3, #0]
 80099c8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80099cc:	b29b      	uxth	r3, r3
 80099ce:	461a      	mov	r2, r3
 80099d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80099d2:	4413      	add	r3, r2
 80099d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80099d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80099d8:	781b      	ldrb	r3, [r3, #0]
 80099da:	00da      	lsls	r2, r3, #3
 80099dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80099de:	4413      	add	r3, r2
 80099e0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80099e4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80099e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099e8:	2200      	movs	r2, #0
 80099ea:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80099ec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80099ee:	781b      	ldrb	r3, [r3, #0]
 80099f0:	4619      	mov	r1, r3
 80099f2:	6878      	ldr	r0, [r7, #4]
 80099f4:	f007 f9b1 	bl	8010d5a <HAL_PCD_DataInStageCallback>
 80099f8:	e04a      	b.n	8009a90 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 80099fa:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80099fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009a00:	2b00      	cmp	r3, #0
 8009a02:	d13f      	bne.n	8009a84 <PCD_EP_ISR_Handler+0x666>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	681b      	ldr	r3, [r3, #0]
 8009a08:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009a0c:	b29b      	uxth	r3, r3
 8009a0e:	461a      	mov	r2, r3
 8009a10:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009a12:	781b      	ldrb	r3, [r3, #0]
 8009a14:	00db      	lsls	r3, r3, #3
 8009a16:	4413      	add	r3, r2
 8009a18:	687a      	ldr	r2, [r7, #4]
 8009a1a:	6812      	ldr	r2, [r2, #0]
 8009a1c:	4413      	add	r3, r2
 8009a1e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009a22:	881b      	ldrh	r3, [r3, #0]
 8009a24:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009a28:	867b      	strh	r3, [r7, #50]	@ 0x32

            if (ep->xfer_len > TxPctSize)
 8009a2a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009a2c:	699a      	ldr	r2, [r3, #24]
 8009a2e:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8009a30:	429a      	cmp	r2, r3
 8009a32:	d906      	bls.n	8009a42 <PCD_EP_ISR_Handler+0x624>
            {
              ep->xfer_len -= TxPctSize;
 8009a34:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009a36:	699a      	ldr	r2, [r3, #24]
 8009a38:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8009a3a:	1ad2      	subs	r2, r2, r3
 8009a3c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009a3e:	619a      	str	r2, [r3, #24]
 8009a40:	e002      	b.n	8009a48 <PCD_EP_ISR_Handler+0x62a>
            }
            else
            {
              ep->xfer_len = 0U;
 8009a42:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009a44:	2200      	movs	r2, #0
 8009a46:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8009a48:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009a4a:	699b      	ldr	r3, [r3, #24]
 8009a4c:	2b00      	cmp	r3, #0
 8009a4e:	d106      	bne.n	8009a5e <PCD_EP_ISR_Handler+0x640>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8009a50:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009a52:	781b      	ldrb	r3, [r3, #0]
 8009a54:	4619      	mov	r1, r3
 8009a56:	6878      	ldr	r0, [r7, #4]
 8009a58:	f007 f97f 	bl	8010d5a <HAL_PCD_DataInStageCallback>
 8009a5c:	e018      	b.n	8009a90 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8009a5e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009a60:	695a      	ldr	r2, [r3, #20]
 8009a62:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8009a64:	441a      	add	r2, r3
 8009a66:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009a68:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8009a6a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009a6c:	69da      	ldr	r2, [r3, #28]
 8009a6e:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8009a70:	441a      	add	r2, r3
 8009a72:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009a74:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	681b      	ldr	r3, [r3, #0]
 8009a7a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009a7c:	4618      	mov	r0, r3
 8009a7e:	f004 fa7a 	bl	800df76 <USB_EPStartXfer>
 8009a82:	e005      	b.n	8009a90 <PCD_EP_ISR_Handler+0x672>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8009a84:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8009a86:	461a      	mov	r2, r3
 8009a88:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009a8a:	6878      	ldr	r0, [r7, #4]
 8009a8c:	f000 f917 	bl	8009cbe <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	681b      	ldr	r3, [r3, #0]
 8009a94:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8009a98:	b29b      	uxth	r3, r3
 8009a9a:	b21b      	sxth	r3, r3
 8009a9c:	2b00      	cmp	r3, #0
 8009a9e:	f6ff acc3 	blt.w	8009428 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8009aa2:	2300      	movs	r3, #0
}
 8009aa4:	4618      	mov	r0, r3
 8009aa6:	3748      	adds	r7, #72	@ 0x48
 8009aa8:	46bd      	mov	sp, r7
 8009aaa:	bd80      	pop	{r7, pc}

08009aac <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8009aac:	b580      	push	{r7, lr}
 8009aae:	b088      	sub	sp, #32
 8009ab0:	af00      	add	r7, sp, #0
 8009ab2:	60f8      	str	r0, [r7, #12]
 8009ab4:	60b9      	str	r1, [r7, #8]
 8009ab6:	4613      	mov	r3, r2
 8009ab8:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8009aba:	88fb      	ldrh	r3, [r7, #6]
 8009abc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009ac0:	2b00      	cmp	r3, #0
 8009ac2:	d07c      	beq.n	8009bbe <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8009ac4:	68fb      	ldr	r3, [r7, #12]
 8009ac6:	681b      	ldr	r3, [r3, #0]
 8009ac8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009acc:	b29b      	uxth	r3, r3
 8009ace:	461a      	mov	r2, r3
 8009ad0:	68bb      	ldr	r3, [r7, #8]
 8009ad2:	781b      	ldrb	r3, [r3, #0]
 8009ad4:	00db      	lsls	r3, r3, #3
 8009ad6:	4413      	add	r3, r2
 8009ad8:	68fa      	ldr	r2, [r7, #12]
 8009ada:	6812      	ldr	r2, [r2, #0]
 8009adc:	4413      	add	r3, r2
 8009ade:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009ae2:	881b      	ldrh	r3, [r3, #0]
 8009ae4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009ae8:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8009aea:	68bb      	ldr	r3, [r7, #8]
 8009aec:	699a      	ldr	r2, [r3, #24]
 8009aee:	8b7b      	ldrh	r3, [r7, #26]
 8009af0:	429a      	cmp	r2, r3
 8009af2:	d306      	bcc.n	8009b02 <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 8009af4:	68bb      	ldr	r3, [r7, #8]
 8009af6:	699a      	ldr	r2, [r3, #24]
 8009af8:	8b7b      	ldrh	r3, [r7, #26]
 8009afa:	1ad2      	subs	r2, r2, r3
 8009afc:	68bb      	ldr	r3, [r7, #8]
 8009afe:	619a      	str	r2, [r3, #24]
 8009b00:	e002      	b.n	8009b08 <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 8009b02:	68bb      	ldr	r3, [r7, #8]
 8009b04:	2200      	movs	r2, #0
 8009b06:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8009b08:	68bb      	ldr	r3, [r7, #8]
 8009b0a:	699b      	ldr	r3, [r3, #24]
 8009b0c:	2b00      	cmp	r3, #0
 8009b0e:	d123      	bne.n	8009b58 <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8009b10:	68fb      	ldr	r3, [r7, #12]
 8009b12:	681b      	ldr	r3, [r3, #0]
 8009b14:	461a      	mov	r2, r3
 8009b16:	68bb      	ldr	r3, [r7, #8]
 8009b18:	781b      	ldrb	r3, [r3, #0]
 8009b1a:	009b      	lsls	r3, r3, #2
 8009b1c:	4413      	add	r3, r2
 8009b1e:	881b      	ldrh	r3, [r3, #0]
 8009b20:	b29b      	uxth	r3, r3
 8009b22:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009b26:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009b2a:	833b      	strh	r3, [r7, #24]
 8009b2c:	8b3b      	ldrh	r3, [r7, #24]
 8009b2e:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8009b32:	833b      	strh	r3, [r7, #24]
 8009b34:	68fb      	ldr	r3, [r7, #12]
 8009b36:	681b      	ldr	r3, [r3, #0]
 8009b38:	461a      	mov	r2, r3
 8009b3a:	68bb      	ldr	r3, [r7, #8]
 8009b3c:	781b      	ldrb	r3, [r3, #0]
 8009b3e:	009b      	lsls	r3, r3, #2
 8009b40:	441a      	add	r2, r3
 8009b42:	8b3b      	ldrh	r3, [r7, #24]
 8009b44:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009b48:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009b4c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009b50:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009b54:	b29b      	uxth	r3, r3
 8009b56:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8009b58:	88fb      	ldrh	r3, [r7, #6]
 8009b5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009b5e:	2b00      	cmp	r3, #0
 8009b60:	d01f      	beq.n	8009ba2 <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8009b62:	68fb      	ldr	r3, [r7, #12]
 8009b64:	681b      	ldr	r3, [r3, #0]
 8009b66:	461a      	mov	r2, r3
 8009b68:	68bb      	ldr	r3, [r7, #8]
 8009b6a:	781b      	ldrb	r3, [r3, #0]
 8009b6c:	009b      	lsls	r3, r3, #2
 8009b6e:	4413      	add	r3, r2
 8009b70:	881b      	ldrh	r3, [r3, #0]
 8009b72:	b29b      	uxth	r3, r3
 8009b74:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009b78:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009b7c:	82fb      	strh	r3, [r7, #22]
 8009b7e:	68fb      	ldr	r3, [r7, #12]
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	461a      	mov	r2, r3
 8009b84:	68bb      	ldr	r3, [r7, #8]
 8009b86:	781b      	ldrb	r3, [r3, #0]
 8009b88:	009b      	lsls	r3, r3, #2
 8009b8a:	441a      	add	r2, r3
 8009b8c:	8afb      	ldrh	r3, [r7, #22]
 8009b8e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009b92:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009b96:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009b9a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8009b9e:	b29b      	uxth	r3, r3
 8009ba0:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8009ba2:	8b7b      	ldrh	r3, [r7, #26]
 8009ba4:	2b00      	cmp	r3, #0
 8009ba6:	f000 8085 	beq.w	8009cb4 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8009baa:	68fb      	ldr	r3, [r7, #12]
 8009bac:	6818      	ldr	r0, [r3, #0]
 8009bae:	68bb      	ldr	r3, [r7, #8]
 8009bb0:	6959      	ldr	r1, [r3, #20]
 8009bb2:	68bb      	ldr	r3, [r7, #8]
 8009bb4:	891a      	ldrh	r2, [r3, #8]
 8009bb6:	8b7b      	ldrh	r3, [r7, #26]
 8009bb8:	f005 f904 	bl	800edc4 <USB_ReadPMA>
 8009bbc:	e07a      	b.n	8009cb4 <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8009bbe:	68fb      	ldr	r3, [r7, #12]
 8009bc0:	681b      	ldr	r3, [r3, #0]
 8009bc2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009bc6:	b29b      	uxth	r3, r3
 8009bc8:	461a      	mov	r2, r3
 8009bca:	68bb      	ldr	r3, [r7, #8]
 8009bcc:	781b      	ldrb	r3, [r3, #0]
 8009bce:	00db      	lsls	r3, r3, #3
 8009bd0:	4413      	add	r3, r2
 8009bd2:	68fa      	ldr	r2, [r7, #12]
 8009bd4:	6812      	ldr	r2, [r2, #0]
 8009bd6:	4413      	add	r3, r2
 8009bd8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009bdc:	881b      	ldrh	r3, [r3, #0]
 8009bde:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009be2:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8009be4:	68bb      	ldr	r3, [r7, #8]
 8009be6:	699a      	ldr	r2, [r3, #24]
 8009be8:	8b7b      	ldrh	r3, [r7, #26]
 8009bea:	429a      	cmp	r2, r3
 8009bec:	d306      	bcc.n	8009bfc <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 8009bee:	68bb      	ldr	r3, [r7, #8]
 8009bf0:	699a      	ldr	r2, [r3, #24]
 8009bf2:	8b7b      	ldrh	r3, [r7, #26]
 8009bf4:	1ad2      	subs	r2, r2, r3
 8009bf6:	68bb      	ldr	r3, [r7, #8]
 8009bf8:	619a      	str	r2, [r3, #24]
 8009bfa:	e002      	b.n	8009c02 <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 8009bfc:	68bb      	ldr	r3, [r7, #8]
 8009bfe:	2200      	movs	r2, #0
 8009c00:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8009c02:	68bb      	ldr	r3, [r7, #8]
 8009c04:	699b      	ldr	r3, [r3, #24]
 8009c06:	2b00      	cmp	r3, #0
 8009c08:	d123      	bne.n	8009c52 <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8009c0a:	68fb      	ldr	r3, [r7, #12]
 8009c0c:	681b      	ldr	r3, [r3, #0]
 8009c0e:	461a      	mov	r2, r3
 8009c10:	68bb      	ldr	r3, [r7, #8]
 8009c12:	781b      	ldrb	r3, [r3, #0]
 8009c14:	009b      	lsls	r3, r3, #2
 8009c16:	4413      	add	r3, r2
 8009c18:	881b      	ldrh	r3, [r3, #0]
 8009c1a:	b29b      	uxth	r3, r3
 8009c1c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009c20:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009c24:	83fb      	strh	r3, [r7, #30]
 8009c26:	8bfb      	ldrh	r3, [r7, #30]
 8009c28:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8009c2c:	83fb      	strh	r3, [r7, #30]
 8009c2e:	68fb      	ldr	r3, [r7, #12]
 8009c30:	681b      	ldr	r3, [r3, #0]
 8009c32:	461a      	mov	r2, r3
 8009c34:	68bb      	ldr	r3, [r7, #8]
 8009c36:	781b      	ldrb	r3, [r3, #0]
 8009c38:	009b      	lsls	r3, r3, #2
 8009c3a:	441a      	add	r2, r3
 8009c3c:	8bfb      	ldrh	r3, [r7, #30]
 8009c3e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009c42:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009c46:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009c4a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009c4e:	b29b      	uxth	r3, r3
 8009c50:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8009c52:	88fb      	ldrh	r3, [r7, #6]
 8009c54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009c58:	2b00      	cmp	r3, #0
 8009c5a:	d11f      	bne.n	8009c9c <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	461a      	mov	r2, r3
 8009c62:	68bb      	ldr	r3, [r7, #8]
 8009c64:	781b      	ldrb	r3, [r3, #0]
 8009c66:	009b      	lsls	r3, r3, #2
 8009c68:	4413      	add	r3, r2
 8009c6a:	881b      	ldrh	r3, [r3, #0]
 8009c6c:	b29b      	uxth	r3, r3
 8009c6e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009c72:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009c76:	83bb      	strh	r3, [r7, #28]
 8009c78:	68fb      	ldr	r3, [r7, #12]
 8009c7a:	681b      	ldr	r3, [r3, #0]
 8009c7c:	461a      	mov	r2, r3
 8009c7e:	68bb      	ldr	r3, [r7, #8]
 8009c80:	781b      	ldrb	r3, [r3, #0]
 8009c82:	009b      	lsls	r3, r3, #2
 8009c84:	441a      	add	r2, r3
 8009c86:	8bbb      	ldrh	r3, [r7, #28]
 8009c88:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009c8c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009c90:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009c94:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8009c98:	b29b      	uxth	r3, r3
 8009c9a:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8009c9c:	8b7b      	ldrh	r3, [r7, #26]
 8009c9e:	2b00      	cmp	r3, #0
 8009ca0:	d008      	beq.n	8009cb4 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8009ca2:	68fb      	ldr	r3, [r7, #12]
 8009ca4:	6818      	ldr	r0, [r3, #0]
 8009ca6:	68bb      	ldr	r3, [r7, #8]
 8009ca8:	6959      	ldr	r1, [r3, #20]
 8009caa:	68bb      	ldr	r3, [r7, #8]
 8009cac:	895a      	ldrh	r2, [r3, #10]
 8009cae:	8b7b      	ldrh	r3, [r7, #26]
 8009cb0:	f005 f888 	bl	800edc4 <USB_ReadPMA>
    }
  }

  return count;
 8009cb4:	8b7b      	ldrh	r3, [r7, #26]
}
 8009cb6:	4618      	mov	r0, r3
 8009cb8:	3720      	adds	r7, #32
 8009cba:	46bd      	mov	sp, r7
 8009cbc:	bd80      	pop	{r7, pc}

08009cbe <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8009cbe:	b580      	push	{r7, lr}
 8009cc0:	b0a6      	sub	sp, #152	@ 0x98
 8009cc2:	af00      	add	r7, sp, #0
 8009cc4:	60f8      	str	r0, [r7, #12]
 8009cc6:	60b9      	str	r1, [r7, #8]
 8009cc8:	4613      	mov	r3, r2
 8009cca:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8009ccc:	88fb      	ldrh	r3, [r7, #6]
 8009cce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009cd2:	2b00      	cmp	r3, #0
 8009cd4:	f000 81f7 	beq.w	800a0c6 <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8009cd8:	68fb      	ldr	r3, [r7, #12]
 8009cda:	681b      	ldr	r3, [r3, #0]
 8009cdc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009ce0:	b29b      	uxth	r3, r3
 8009ce2:	461a      	mov	r2, r3
 8009ce4:	68bb      	ldr	r3, [r7, #8]
 8009ce6:	781b      	ldrb	r3, [r3, #0]
 8009ce8:	00db      	lsls	r3, r3, #3
 8009cea:	4413      	add	r3, r2
 8009cec:	68fa      	ldr	r2, [r7, #12]
 8009cee:	6812      	ldr	r2, [r2, #0]
 8009cf0:	4413      	add	r3, r2
 8009cf2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009cf6:	881b      	ldrh	r3, [r3, #0]
 8009cf8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009cfc:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 8009d00:	68bb      	ldr	r3, [r7, #8]
 8009d02:	699a      	ldr	r2, [r3, #24]
 8009d04:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8009d08:	429a      	cmp	r2, r3
 8009d0a:	d907      	bls.n	8009d1c <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 8009d0c:	68bb      	ldr	r3, [r7, #8]
 8009d0e:	699a      	ldr	r2, [r3, #24]
 8009d10:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8009d14:	1ad2      	subs	r2, r2, r3
 8009d16:	68bb      	ldr	r3, [r7, #8]
 8009d18:	619a      	str	r2, [r3, #24]
 8009d1a:	e002      	b.n	8009d22 <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 8009d1c:	68bb      	ldr	r3, [r7, #8]
 8009d1e:	2200      	movs	r2, #0
 8009d20:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8009d22:	68bb      	ldr	r3, [r7, #8]
 8009d24:	699b      	ldr	r3, [r3, #24]
 8009d26:	2b00      	cmp	r3, #0
 8009d28:	f040 80e1 	bne.w	8009eee <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8009d2c:	68bb      	ldr	r3, [r7, #8]
 8009d2e:	785b      	ldrb	r3, [r3, #1]
 8009d30:	2b00      	cmp	r3, #0
 8009d32:	d126      	bne.n	8009d82 <HAL_PCD_EP_DB_Transmit+0xc4>
 8009d34:	68fb      	ldr	r3, [r7, #12]
 8009d36:	681b      	ldr	r3, [r3, #0]
 8009d38:	633b      	str	r3, [r7, #48]	@ 0x30
 8009d3a:	68fb      	ldr	r3, [r7, #12]
 8009d3c:	681b      	ldr	r3, [r3, #0]
 8009d3e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009d42:	b29b      	uxth	r3, r3
 8009d44:	461a      	mov	r2, r3
 8009d46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d48:	4413      	add	r3, r2
 8009d4a:	633b      	str	r3, [r7, #48]	@ 0x30
 8009d4c:	68bb      	ldr	r3, [r7, #8]
 8009d4e:	781b      	ldrb	r3, [r3, #0]
 8009d50:	00da      	lsls	r2, r3, #3
 8009d52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d54:	4413      	add	r3, r2
 8009d56:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009d5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009d5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d5e:	881b      	ldrh	r3, [r3, #0]
 8009d60:	b29b      	uxth	r3, r3
 8009d62:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009d66:	b29a      	uxth	r2, r3
 8009d68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d6a:	801a      	strh	r2, [r3, #0]
 8009d6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d6e:	881b      	ldrh	r3, [r3, #0]
 8009d70:	b29b      	uxth	r3, r3
 8009d72:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009d76:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009d7a:	b29a      	uxth	r2, r3
 8009d7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d7e:	801a      	strh	r2, [r3, #0]
 8009d80:	e01a      	b.n	8009db8 <HAL_PCD_EP_DB_Transmit+0xfa>
 8009d82:	68bb      	ldr	r3, [r7, #8]
 8009d84:	785b      	ldrb	r3, [r3, #1]
 8009d86:	2b01      	cmp	r3, #1
 8009d88:	d116      	bne.n	8009db8 <HAL_PCD_EP_DB_Transmit+0xfa>
 8009d8a:	68fb      	ldr	r3, [r7, #12]
 8009d8c:	681b      	ldr	r3, [r3, #0]
 8009d8e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009d90:	68fb      	ldr	r3, [r7, #12]
 8009d92:	681b      	ldr	r3, [r3, #0]
 8009d94:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009d98:	b29b      	uxth	r3, r3
 8009d9a:	461a      	mov	r2, r3
 8009d9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d9e:	4413      	add	r3, r2
 8009da0:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009da2:	68bb      	ldr	r3, [r7, #8]
 8009da4:	781b      	ldrb	r3, [r3, #0]
 8009da6:	00da      	lsls	r2, r3, #3
 8009da8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009daa:	4413      	add	r3, r2
 8009dac:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009db0:	637b      	str	r3, [r7, #52]	@ 0x34
 8009db2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009db4:	2200      	movs	r2, #0
 8009db6:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8009db8:	68fb      	ldr	r3, [r7, #12]
 8009dba:	681b      	ldr	r3, [r3, #0]
 8009dbc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009dbe:	68bb      	ldr	r3, [r7, #8]
 8009dc0:	785b      	ldrb	r3, [r3, #1]
 8009dc2:	2b00      	cmp	r3, #0
 8009dc4:	d126      	bne.n	8009e14 <HAL_PCD_EP_DB_Transmit+0x156>
 8009dc6:	68fb      	ldr	r3, [r7, #12]
 8009dc8:	681b      	ldr	r3, [r3, #0]
 8009dca:	623b      	str	r3, [r7, #32]
 8009dcc:	68fb      	ldr	r3, [r7, #12]
 8009dce:	681b      	ldr	r3, [r3, #0]
 8009dd0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009dd4:	b29b      	uxth	r3, r3
 8009dd6:	461a      	mov	r2, r3
 8009dd8:	6a3b      	ldr	r3, [r7, #32]
 8009dda:	4413      	add	r3, r2
 8009ddc:	623b      	str	r3, [r7, #32]
 8009dde:	68bb      	ldr	r3, [r7, #8]
 8009de0:	781b      	ldrb	r3, [r3, #0]
 8009de2:	00da      	lsls	r2, r3, #3
 8009de4:	6a3b      	ldr	r3, [r7, #32]
 8009de6:	4413      	add	r3, r2
 8009de8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009dec:	61fb      	str	r3, [r7, #28]
 8009dee:	69fb      	ldr	r3, [r7, #28]
 8009df0:	881b      	ldrh	r3, [r3, #0]
 8009df2:	b29b      	uxth	r3, r3
 8009df4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009df8:	b29a      	uxth	r2, r3
 8009dfa:	69fb      	ldr	r3, [r7, #28]
 8009dfc:	801a      	strh	r2, [r3, #0]
 8009dfe:	69fb      	ldr	r3, [r7, #28]
 8009e00:	881b      	ldrh	r3, [r3, #0]
 8009e02:	b29b      	uxth	r3, r3
 8009e04:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009e08:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009e0c:	b29a      	uxth	r2, r3
 8009e0e:	69fb      	ldr	r3, [r7, #28]
 8009e10:	801a      	strh	r2, [r3, #0]
 8009e12:	e017      	b.n	8009e44 <HAL_PCD_EP_DB_Transmit+0x186>
 8009e14:	68bb      	ldr	r3, [r7, #8]
 8009e16:	785b      	ldrb	r3, [r3, #1]
 8009e18:	2b01      	cmp	r3, #1
 8009e1a:	d113      	bne.n	8009e44 <HAL_PCD_EP_DB_Transmit+0x186>
 8009e1c:	68fb      	ldr	r3, [r7, #12]
 8009e1e:	681b      	ldr	r3, [r3, #0]
 8009e20:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009e24:	b29b      	uxth	r3, r3
 8009e26:	461a      	mov	r2, r3
 8009e28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e2a:	4413      	add	r3, r2
 8009e2c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009e2e:	68bb      	ldr	r3, [r7, #8]
 8009e30:	781b      	ldrb	r3, [r3, #0]
 8009e32:	00da      	lsls	r2, r3, #3
 8009e34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e36:	4413      	add	r3, r2
 8009e38:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009e3c:	627b      	str	r3, [r7, #36]	@ 0x24
 8009e3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e40:	2200      	movs	r2, #0
 8009e42:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8009e44:	68bb      	ldr	r3, [r7, #8]
 8009e46:	78db      	ldrb	r3, [r3, #3]
 8009e48:	2b02      	cmp	r3, #2
 8009e4a:	d123      	bne.n	8009e94 <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8009e4c:	68fb      	ldr	r3, [r7, #12]
 8009e4e:	681b      	ldr	r3, [r3, #0]
 8009e50:	461a      	mov	r2, r3
 8009e52:	68bb      	ldr	r3, [r7, #8]
 8009e54:	781b      	ldrb	r3, [r3, #0]
 8009e56:	009b      	lsls	r3, r3, #2
 8009e58:	4413      	add	r3, r2
 8009e5a:	881b      	ldrh	r3, [r3, #0]
 8009e5c:	b29b      	uxth	r3, r3
 8009e5e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009e62:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009e66:	837b      	strh	r3, [r7, #26]
 8009e68:	8b7b      	ldrh	r3, [r7, #26]
 8009e6a:	f083 0320 	eor.w	r3, r3, #32
 8009e6e:	837b      	strh	r3, [r7, #26]
 8009e70:	68fb      	ldr	r3, [r7, #12]
 8009e72:	681b      	ldr	r3, [r3, #0]
 8009e74:	461a      	mov	r2, r3
 8009e76:	68bb      	ldr	r3, [r7, #8]
 8009e78:	781b      	ldrb	r3, [r3, #0]
 8009e7a:	009b      	lsls	r3, r3, #2
 8009e7c:	441a      	add	r2, r3
 8009e7e:	8b7b      	ldrh	r3, [r7, #26]
 8009e80:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009e84:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009e88:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009e8c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009e90:	b29b      	uxth	r3, r3
 8009e92:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8009e94:	68bb      	ldr	r3, [r7, #8]
 8009e96:	781b      	ldrb	r3, [r3, #0]
 8009e98:	4619      	mov	r1, r3
 8009e9a:	68f8      	ldr	r0, [r7, #12]
 8009e9c:	f006 ff5d 	bl	8010d5a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8009ea0:	88fb      	ldrh	r3, [r7, #6]
 8009ea2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009ea6:	2b00      	cmp	r3, #0
 8009ea8:	d01f      	beq.n	8009eea <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8009eaa:	68fb      	ldr	r3, [r7, #12]
 8009eac:	681b      	ldr	r3, [r3, #0]
 8009eae:	461a      	mov	r2, r3
 8009eb0:	68bb      	ldr	r3, [r7, #8]
 8009eb2:	781b      	ldrb	r3, [r3, #0]
 8009eb4:	009b      	lsls	r3, r3, #2
 8009eb6:	4413      	add	r3, r2
 8009eb8:	881b      	ldrh	r3, [r3, #0]
 8009eba:	b29b      	uxth	r3, r3
 8009ebc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009ec0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009ec4:	833b      	strh	r3, [r7, #24]
 8009ec6:	68fb      	ldr	r3, [r7, #12]
 8009ec8:	681b      	ldr	r3, [r3, #0]
 8009eca:	461a      	mov	r2, r3
 8009ecc:	68bb      	ldr	r3, [r7, #8]
 8009ece:	781b      	ldrb	r3, [r3, #0]
 8009ed0:	009b      	lsls	r3, r3, #2
 8009ed2:	441a      	add	r2, r3
 8009ed4:	8b3b      	ldrh	r3, [r7, #24]
 8009ed6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009eda:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009ede:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8009ee2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009ee6:	b29b      	uxth	r3, r3
 8009ee8:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 8009eea:	2300      	movs	r3, #0
 8009eec:	e31f      	b.n	800a52e <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8009eee:	88fb      	ldrh	r3, [r7, #6]
 8009ef0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009ef4:	2b00      	cmp	r3, #0
 8009ef6:	d021      	beq.n	8009f3c <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8009ef8:	68fb      	ldr	r3, [r7, #12]
 8009efa:	681b      	ldr	r3, [r3, #0]
 8009efc:	461a      	mov	r2, r3
 8009efe:	68bb      	ldr	r3, [r7, #8]
 8009f00:	781b      	ldrb	r3, [r3, #0]
 8009f02:	009b      	lsls	r3, r3, #2
 8009f04:	4413      	add	r3, r2
 8009f06:	881b      	ldrh	r3, [r3, #0]
 8009f08:	b29b      	uxth	r3, r3
 8009f0a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009f0e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009f12:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8009f16:	68fb      	ldr	r3, [r7, #12]
 8009f18:	681b      	ldr	r3, [r3, #0]
 8009f1a:	461a      	mov	r2, r3
 8009f1c:	68bb      	ldr	r3, [r7, #8]
 8009f1e:	781b      	ldrb	r3, [r3, #0]
 8009f20:	009b      	lsls	r3, r3, #2
 8009f22:	441a      	add	r2, r3
 8009f24:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8009f28:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009f2c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009f30:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8009f34:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009f38:	b29b      	uxth	r3, r3
 8009f3a:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8009f3c:	68bb      	ldr	r3, [r7, #8]
 8009f3e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8009f42:	2b01      	cmp	r3, #1
 8009f44:	f040 82ca 	bne.w	800a4dc <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8009f48:	68bb      	ldr	r3, [r7, #8]
 8009f4a:	695a      	ldr	r2, [r3, #20]
 8009f4c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8009f50:	441a      	add	r2, r3
 8009f52:	68bb      	ldr	r3, [r7, #8]
 8009f54:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8009f56:	68bb      	ldr	r3, [r7, #8]
 8009f58:	69da      	ldr	r2, [r3, #28]
 8009f5a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8009f5e:	441a      	add	r2, r3
 8009f60:	68bb      	ldr	r3, [r7, #8]
 8009f62:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8009f64:	68bb      	ldr	r3, [r7, #8]
 8009f66:	6a1a      	ldr	r2, [r3, #32]
 8009f68:	68bb      	ldr	r3, [r7, #8]
 8009f6a:	691b      	ldr	r3, [r3, #16]
 8009f6c:	429a      	cmp	r2, r3
 8009f6e:	d309      	bcc.n	8009f84 <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 8009f70:	68bb      	ldr	r3, [r7, #8]
 8009f72:	691b      	ldr	r3, [r3, #16]
 8009f74:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8009f76:	68bb      	ldr	r3, [r7, #8]
 8009f78:	6a1a      	ldr	r2, [r3, #32]
 8009f7a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009f7c:	1ad2      	subs	r2, r2, r3
 8009f7e:	68bb      	ldr	r3, [r7, #8]
 8009f80:	621a      	str	r2, [r3, #32]
 8009f82:	e015      	b.n	8009fb0 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 8009f84:	68bb      	ldr	r3, [r7, #8]
 8009f86:	6a1b      	ldr	r3, [r3, #32]
 8009f88:	2b00      	cmp	r3, #0
 8009f8a:	d107      	bne.n	8009f9c <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 8009f8c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8009f90:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8009f92:	68bb      	ldr	r3, [r7, #8]
 8009f94:	2200      	movs	r2, #0
 8009f96:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8009f9a:	e009      	b.n	8009fb0 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8009f9c:	68bb      	ldr	r3, [r7, #8]
 8009f9e:	2200      	movs	r2, #0
 8009fa0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 8009fa4:	68bb      	ldr	r3, [r7, #8]
 8009fa6:	6a1b      	ldr	r3, [r3, #32]
 8009fa8:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8009faa:	68bb      	ldr	r3, [r7, #8]
 8009fac:	2200      	movs	r2, #0
 8009fae:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8009fb0:	68bb      	ldr	r3, [r7, #8]
 8009fb2:	785b      	ldrb	r3, [r3, #1]
 8009fb4:	2b00      	cmp	r3, #0
 8009fb6:	d15f      	bne.n	800a078 <HAL_PCD_EP_DB_Transmit+0x3ba>
 8009fb8:	68fb      	ldr	r3, [r7, #12]
 8009fba:	681b      	ldr	r3, [r3, #0]
 8009fbc:	643b      	str	r3, [r7, #64]	@ 0x40
 8009fbe:	68fb      	ldr	r3, [r7, #12]
 8009fc0:	681b      	ldr	r3, [r3, #0]
 8009fc2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009fc6:	b29b      	uxth	r3, r3
 8009fc8:	461a      	mov	r2, r3
 8009fca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009fcc:	4413      	add	r3, r2
 8009fce:	643b      	str	r3, [r7, #64]	@ 0x40
 8009fd0:	68bb      	ldr	r3, [r7, #8]
 8009fd2:	781b      	ldrb	r3, [r3, #0]
 8009fd4:	00da      	lsls	r2, r3, #3
 8009fd6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009fd8:	4413      	add	r3, r2
 8009fda:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009fde:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009fe0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009fe2:	881b      	ldrh	r3, [r3, #0]
 8009fe4:	b29b      	uxth	r3, r3
 8009fe6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009fea:	b29a      	uxth	r2, r3
 8009fec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009fee:	801a      	strh	r2, [r3, #0]
 8009ff0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009ff2:	2b00      	cmp	r3, #0
 8009ff4:	d10a      	bne.n	800a00c <HAL_PCD_EP_DB_Transmit+0x34e>
 8009ff6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009ff8:	881b      	ldrh	r3, [r3, #0]
 8009ffa:	b29b      	uxth	r3, r3
 8009ffc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a000:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a004:	b29a      	uxth	r2, r3
 800a006:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a008:	801a      	strh	r2, [r3, #0]
 800a00a:	e051      	b.n	800a0b0 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800a00c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a00e:	2b3e      	cmp	r3, #62	@ 0x3e
 800a010:	d816      	bhi.n	800a040 <HAL_PCD_EP_DB_Transmit+0x382>
 800a012:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a014:	085b      	lsrs	r3, r3, #1
 800a016:	653b      	str	r3, [r7, #80]	@ 0x50
 800a018:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a01a:	f003 0301 	and.w	r3, r3, #1
 800a01e:	2b00      	cmp	r3, #0
 800a020:	d002      	beq.n	800a028 <HAL_PCD_EP_DB_Transmit+0x36a>
 800a022:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a024:	3301      	adds	r3, #1
 800a026:	653b      	str	r3, [r7, #80]	@ 0x50
 800a028:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a02a:	881b      	ldrh	r3, [r3, #0]
 800a02c:	b29a      	uxth	r2, r3
 800a02e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a030:	b29b      	uxth	r3, r3
 800a032:	029b      	lsls	r3, r3, #10
 800a034:	b29b      	uxth	r3, r3
 800a036:	4313      	orrs	r3, r2
 800a038:	b29a      	uxth	r2, r3
 800a03a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a03c:	801a      	strh	r2, [r3, #0]
 800a03e:	e037      	b.n	800a0b0 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800a040:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a042:	095b      	lsrs	r3, r3, #5
 800a044:	653b      	str	r3, [r7, #80]	@ 0x50
 800a046:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a048:	f003 031f 	and.w	r3, r3, #31
 800a04c:	2b00      	cmp	r3, #0
 800a04e:	d102      	bne.n	800a056 <HAL_PCD_EP_DB_Transmit+0x398>
 800a050:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a052:	3b01      	subs	r3, #1
 800a054:	653b      	str	r3, [r7, #80]	@ 0x50
 800a056:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a058:	881b      	ldrh	r3, [r3, #0]
 800a05a:	b29a      	uxth	r2, r3
 800a05c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a05e:	b29b      	uxth	r3, r3
 800a060:	029b      	lsls	r3, r3, #10
 800a062:	b29b      	uxth	r3, r3
 800a064:	4313      	orrs	r3, r2
 800a066:	b29b      	uxth	r3, r3
 800a068:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a06c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a070:	b29a      	uxth	r2, r3
 800a072:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a074:	801a      	strh	r2, [r3, #0]
 800a076:	e01b      	b.n	800a0b0 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800a078:	68bb      	ldr	r3, [r7, #8]
 800a07a:	785b      	ldrb	r3, [r3, #1]
 800a07c:	2b01      	cmp	r3, #1
 800a07e:	d117      	bne.n	800a0b0 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800a080:	68fb      	ldr	r3, [r7, #12]
 800a082:	681b      	ldr	r3, [r3, #0]
 800a084:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a086:	68fb      	ldr	r3, [r7, #12]
 800a088:	681b      	ldr	r3, [r3, #0]
 800a08a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a08e:	b29b      	uxth	r3, r3
 800a090:	461a      	mov	r2, r3
 800a092:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a094:	4413      	add	r3, r2
 800a096:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a098:	68bb      	ldr	r3, [r7, #8]
 800a09a:	781b      	ldrb	r3, [r3, #0]
 800a09c:	00da      	lsls	r2, r3, #3
 800a09e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a0a0:	4413      	add	r3, r2
 800a0a2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a0a6:	647b      	str	r3, [r7, #68]	@ 0x44
 800a0a8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a0aa:	b29a      	uxth	r2, r3
 800a0ac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a0ae:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 800a0b0:	68fb      	ldr	r3, [r7, #12]
 800a0b2:	6818      	ldr	r0, [r3, #0]
 800a0b4:	68bb      	ldr	r3, [r7, #8]
 800a0b6:	6959      	ldr	r1, [r3, #20]
 800a0b8:	68bb      	ldr	r3, [r7, #8]
 800a0ba:	891a      	ldrh	r2, [r3, #8]
 800a0bc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a0be:	b29b      	uxth	r3, r3
 800a0c0:	f004 fe3d 	bl	800ed3e <USB_WritePMA>
 800a0c4:	e20a      	b.n	800a4dc <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800a0c6:	68fb      	ldr	r3, [r7, #12]
 800a0c8:	681b      	ldr	r3, [r3, #0]
 800a0ca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a0ce:	b29b      	uxth	r3, r3
 800a0d0:	461a      	mov	r2, r3
 800a0d2:	68bb      	ldr	r3, [r7, #8]
 800a0d4:	781b      	ldrb	r3, [r3, #0]
 800a0d6:	00db      	lsls	r3, r3, #3
 800a0d8:	4413      	add	r3, r2
 800a0da:	68fa      	ldr	r2, [r7, #12]
 800a0dc:	6812      	ldr	r2, [r2, #0]
 800a0de:	4413      	add	r3, r2
 800a0e0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a0e4:	881b      	ldrh	r3, [r3, #0]
 800a0e6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a0ea:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 800a0ee:	68bb      	ldr	r3, [r7, #8]
 800a0f0:	699a      	ldr	r2, [r3, #24]
 800a0f2:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800a0f6:	429a      	cmp	r2, r3
 800a0f8:	d307      	bcc.n	800a10a <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 800a0fa:	68bb      	ldr	r3, [r7, #8]
 800a0fc:	699a      	ldr	r2, [r3, #24]
 800a0fe:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800a102:	1ad2      	subs	r2, r2, r3
 800a104:	68bb      	ldr	r3, [r7, #8]
 800a106:	619a      	str	r2, [r3, #24]
 800a108:	e002      	b.n	800a110 <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 800a10a:	68bb      	ldr	r3, [r7, #8]
 800a10c:	2200      	movs	r2, #0
 800a10e:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800a110:	68bb      	ldr	r3, [r7, #8]
 800a112:	699b      	ldr	r3, [r3, #24]
 800a114:	2b00      	cmp	r3, #0
 800a116:	f040 80f6 	bne.w	800a306 <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800a11a:	68bb      	ldr	r3, [r7, #8]
 800a11c:	785b      	ldrb	r3, [r3, #1]
 800a11e:	2b00      	cmp	r3, #0
 800a120:	d126      	bne.n	800a170 <HAL_PCD_EP_DB_Transmit+0x4b2>
 800a122:	68fb      	ldr	r3, [r7, #12]
 800a124:	681b      	ldr	r3, [r3, #0]
 800a126:	677b      	str	r3, [r7, #116]	@ 0x74
 800a128:	68fb      	ldr	r3, [r7, #12]
 800a12a:	681b      	ldr	r3, [r3, #0]
 800a12c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a130:	b29b      	uxth	r3, r3
 800a132:	461a      	mov	r2, r3
 800a134:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a136:	4413      	add	r3, r2
 800a138:	677b      	str	r3, [r7, #116]	@ 0x74
 800a13a:	68bb      	ldr	r3, [r7, #8]
 800a13c:	781b      	ldrb	r3, [r3, #0]
 800a13e:	00da      	lsls	r2, r3, #3
 800a140:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a142:	4413      	add	r3, r2
 800a144:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a148:	673b      	str	r3, [r7, #112]	@ 0x70
 800a14a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a14c:	881b      	ldrh	r3, [r3, #0]
 800a14e:	b29b      	uxth	r3, r3
 800a150:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a154:	b29a      	uxth	r2, r3
 800a156:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a158:	801a      	strh	r2, [r3, #0]
 800a15a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a15c:	881b      	ldrh	r3, [r3, #0]
 800a15e:	b29b      	uxth	r3, r3
 800a160:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a164:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a168:	b29a      	uxth	r2, r3
 800a16a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a16c:	801a      	strh	r2, [r3, #0]
 800a16e:	e01a      	b.n	800a1a6 <HAL_PCD_EP_DB_Transmit+0x4e8>
 800a170:	68bb      	ldr	r3, [r7, #8]
 800a172:	785b      	ldrb	r3, [r3, #1]
 800a174:	2b01      	cmp	r3, #1
 800a176:	d116      	bne.n	800a1a6 <HAL_PCD_EP_DB_Transmit+0x4e8>
 800a178:	68fb      	ldr	r3, [r7, #12]
 800a17a:	681b      	ldr	r3, [r3, #0]
 800a17c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800a17e:	68fb      	ldr	r3, [r7, #12]
 800a180:	681b      	ldr	r3, [r3, #0]
 800a182:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a186:	b29b      	uxth	r3, r3
 800a188:	461a      	mov	r2, r3
 800a18a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a18c:	4413      	add	r3, r2
 800a18e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800a190:	68bb      	ldr	r3, [r7, #8]
 800a192:	781b      	ldrb	r3, [r3, #0]
 800a194:	00da      	lsls	r2, r3, #3
 800a196:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a198:	4413      	add	r3, r2
 800a19a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a19e:	67bb      	str	r3, [r7, #120]	@ 0x78
 800a1a0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a1a2:	2200      	movs	r2, #0
 800a1a4:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800a1a6:	68fb      	ldr	r3, [r7, #12]
 800a1a8:	681b      	ldr	r3, [r3, #0]
 800a1aa:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a1ae:	68bb      	ldr	r3, [r7, #8]
 800a1b0:	785b      	ldrb	r3, [r3, #1]
 800a1b2:	2b00      	cmp	r3, #0
 800a1b4:	d12f      	bne.n	800a216 <HAL_PCD_EP_DB_Transmit+0x558>
 800a1b6:	68fb      	ldr	r3, [r7, #12]
 800a1b8:	681b      	ldr	r3, [r3, #0]
 800a1ba:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800a1be:	68fb      	ldr	r3, [r7, #12]
 800a1c0:	681b      	ldr	r3, [r3, #0]
 800a1c2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a1c6:	b29b      	uxth	r3, r3
 800a1c8:	461a      	mov	r2, r3
 800a1ca:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a1ce:	4413      	add	r3, r2
 800a1d0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800a1d4:	68bb      	ldr	r3, [r7, #8]
 800a1d6:	781b      	ldrb	r3, [r3, #0]
 800a1d8:	00da      	lsls	r2, r3, #3
 800a1da:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a1de:	4413      	add	r3, r2
 800a1e0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a1e4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a1e8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800a1ec:	881b      	ldrh	r3, [r3, #0]
 800a1ee:	b29b      	uxth	r3, r3
 800a1f0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a1f4:	b29a      	uxth	r2, r3
 800a1f6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800a1fa:	801a      	strh	r2, [r3, #0]
 800a1fc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800a200:	881b      	ldrh	r3, [r3, #0]
 800a202:	b29b      	uxth	r3, r3
 800a204:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a208:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a20c:	b29a      	uxth	r2, r3
 800a20e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800a212:	801a      	strh	r2, [r3, #0]
 800a214:	e01c      	b.n	800a250 <HAL_PCD_EP_DB_Transmit+0x592>
 800a216:	68bb      	ldr	r3, [r7, #8]
 800a218:	785b      	ldrb	r3, [r3, #1]
 800a21a:	2b01      	cmp	r3, #1
 800a21c:	d118      	bne.n	800a250 <HAL_PCD_EP_DB_Transmit+0x592>
 800a21e:	68fb      	ldr	r3, [r7, #12]
 800a220:	681b      	ldr	r3, [r3, #0]
 800a222:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a226:	b29b      	uxth	r3, r3
 800a228:	461a      	mov	r2, r3
 800a22a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a22e:	4413      	add	r3, r2
 800a230:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a234:	68bb      	ldr	r3, [r7, #8]
 800a236:	781b      	ldrb	r3, [r3, #0]
 800a238:	00da      	lsls	r2, r3, #3
 800a23a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a23e:	4413      	add	r3, r2
 800a240:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a244:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a248:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800a24c:	2200      	movs	r2, #0
 800a24e:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 800a250:	68bb      	ldr	r3, [r7, #8]
 800a252:	78db      	ldrb	r3, [r3, #3]
 800a254:	2b02      	cmp	r3, #2
 800a256:	d127      	bne.n	800a2a8 <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 800a258:	68fb      	ldr	r3, [r7, #12]
 800a25a:	681b      	ldr	r3, [r3, #0]
 800a25c:	461a      	mov	r2, r3
 800a25e:	68bb      	ldr	r3, [r7, #8]
 800a260:	781b      	ldrb	r3, [r3, #0]
 800a262:	009b      	lsls	r3, r3, #2
 800a264:	4413      	add	r3, r2
 800a266:	881b      	ldrh	r3, [r3, #0]
 800a268:	b29b      	uxth	r3, r3
 800a26a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a26e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a272:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 800a276:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800a27a:	f083 0320 	eor.w	r3, r3, #32
 800a27e:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 800a282:	68fb      	ldr	r3, [r7, #12]
 800a284:	681b      	ldr	r3, [r3, #0]
 800a286:	461a      	mov	r2, r3
 800a288:	68bb      	ldr	r3, [r7, #8]
 800a28a:	781b      	ldrb	r3, [r3, #0]
 800a28c:	009b      	lsls	r3, r3, #2
 800a28e:	441a      	add	r2, r3
 800a290:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800a294:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a298:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a29c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a2a0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a2a4:	b29b      	uxth	r3, r3
 800a2a6:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800a2a8:	68bb      	ldr	r3, [r7, #8]
 800a2aa:	781b      	ldrb	r3, [r3, #0]
 800a2ac:	4619      	mov	r1, r3
 800a2ae:	68f8      	ldr	r0, [r7, #12]
 800a2b0:	f006 fd53 	bl	8010d5a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800a2b4:	88fb      	ldrh	r3, [r7, #6]
 800a2b6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a2ba:	2b00      	cmp	r3, #0
 800a2bc:	d121      	bne.n	800a302 <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800a2be:	68fb      	ldr	r3, [r7, #12]
 800a2c0:	681b      	ldr	r3, [r3, #0]
 800a2c2:	461a      	mov	r2, r3
 800a2c4:	68bb      	ldr	r3, [r7, #8]
 800a2c6:	781b      	ldrb	r3, [r3, #0]
 800a2c8:	009b      	lsls	r3, r3, #2
 800a2ca:	4413      	add	r3, r2
 800a2cc:	881b      	ldrh	r3, [r3, #0]
 800a2ce:	b29b      	uxth	r3, r3
 800a2d0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a2d4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a2d8:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 800a2dc:	68fb      	ldr	r3, [r7, #12]
 800a2de:	681b      	ldr	r3, [r3, #0]
 800a2e0:	461a      	mov	r2, r3
 800a2e2:	68bb      	ldr	r3, [r7, #8]
 800a2e4:	781b      	ldrb	r3, [r3, #0]
 800a2e6:	009b      	lsls	r3, r3, #2
 800a2e8:	441a      	add	r2, r3
 800a2ea:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800a2ee:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a2f2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a2f6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800a2fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a2fe:	b29b      	uxth	r3, r3
 800a300:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 800a302:	2300      	movs	r3, #0
 800a304:	e113      	b.n	800a52e <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800a306:	88fb      	ldrh	r3, [r7, #6]
 800a308:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a30c:	2b00      	cmp	r3, #0
 800a30e:	d121      	bne.n	800a354 <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800a310:	68fb      	ldr	r3, [r7, #12]
 800a312:	681b      	ldr	r3, [r3, #0]
 800a314:	461a      	mov	r2, r3
 800a316:	68bb      	ldr	r3, [r7, #8]
 800a318:	781b      	ldrb	r3, [r3, #0]
 800a31a:	009b      	lsls	r3, r3, #2
 800a31c:	4413      	add	r3, r2
 800a31e:	881b      	ldrh	r3, [r3, #0]
 800a320:	b29b      	uxth	r3, r3
 800a322:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a326:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a32a:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800a32e:	68fb      	ldr	r3, [r7, #12]
 800a330:	681b      	ldr	r3, [r3, #0]
 800a332:	461a      	mov	r2, r3
 800a334:	68bb      	ldr	r3, [r7, #8]
 800a336:	781b      	ldrb	r3, [r3, #0]
 800a338:	009b      	lsls	r3, r3, #2
 800a33a:	441a      	add	r2, r3
 800a33c:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800a340:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a344:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a348:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800a34c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a350:	b29b      	uxth	r3, r3
 800a352:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800a354:	68bb      	ldr	r3, [r7, #8]
 800a356:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800a35a:	2b01      	cmp	r3, #1
 800a35c:	f040 80be 	bne.w	800a4dc <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 800a360:	68bb      	ldr	r3, [r7, #8]
 800a362:	695a      	ldr	r2, [r3, #20]
 800a364:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800a368:	441a      	add	r2, r3
 800a36a:	68bb      	ldr	r3, [r7, #8]
 800a36c:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800a36e:	68bb      	ldr	r3, [r7, #8]
 800a370:	69da      	ldr	r2, [r3, #28]
 800a372:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800a376:	441a      	add	r2, r3
 800a378:	68bb      	ldr	r3, [r7, #8]
 800a37a:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800a37c:	68bb      	ldr	r3, [r7, #8]
 800a37e:	6a1a      	ldr	r2, [r3, #32]
 800a380:	68bb      	ldr	r3, [r7, #8]
 800a382:	691b      	ldr	r3, [r3, #16]
 800a384:	429a      	cmp	r2, r3
 800a386:	d309      	bcc.n	800a39c <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 800a388:	68bb      	ldr	r3, [r7, #8]
 800a38a:	691b      	ldr	r3, [r3, #16]
 800a38c:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 800a38e:	68bb      	ldr	r3, [r7, #8]
 800a390:	6a1a      	ldr	r2, [r3, #32]
 800a392:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a394:	1ad2      	subs	r2, r2, r3
 800a396:	68bb      	ldr	r3, [r7, #8]
 800a398:	621a      	str	r2, [r3, #32]
 800a39a:	e015      	b.n	800a3c8 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 800a39c:	68bb      	ldr	r3, [r7, #8]
 800a39e:	6a1b      	ldr	r3, [r3, #32]
 800a3a0:	2b00      	cmp	r3, #0
 800a3a2:	d107      	bne.n	800a3b4 <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 800a3a4:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800a3a8:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 800a3aa:	68bb      	ldr	r3, [r7, #8]
 800a3ac:	2200      	movs	r2, #0
 800a3ae:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 800a3b2:	e009      	b.n	800a3c8 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 800a3b4:	68bb      	ldr	r3, [r7, #8]
 800a3b6:	6a1b      	ldr	r3, [r3, #32]
 800a3b8:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 800a3ba:	68bb      	ldr	r3, [r7, #8]
 800a3bc:	2200      	movs	r2, #0
 800a3be:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 800a3c0:	68bb      	ldr	r3, [r7, #8]
 800a3c2:	2200      	movs	r2, #0
 800a3c4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800a3c8:	68fb      	ldr	r3, [r7, #12]
 800a3ca:	681b      	ldr	r3, [r3, #0]
 800a3cc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a3ce:	68bb      	ldr	r3, [r7, #8]
 800a3d0:	785b      	ldrb	r3, [r3, #1]
 800a3d2:	2b00      	cmp	r3, #0
 800a3d4:	d15f      	bne.n	800a496 <HAL_PCD_EP_DB_Transmit+0x7d8>
 800a3d6:	68fb      	ldr	r3, [r7, #12]
 800a3d8:	681b      	ldr	r3, [r3, #0]
 800a3da:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a3dc:	68fb      	ldr	r3, [r7, #12]
 800a3de:	681b      	ldr	r3, [r3, #0]
 800a3e0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a3e4:	b29b      	uxth	r3, r3
 800a3e6:	461a      	mov	r2, r3
 800a3e8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a3ea:	4413      	add	r3, r2
 800a3ec:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a3ee:	68bb      	ldr	r3, [r7, #8]
 800a3f0:	781b      	ldrb	r3, [r3, #0]
 800a3f2:	00da      	lsls	r2, r3, #3
 800a3f4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a3f6:	4413      	add	r3, r2
 800a3f8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a3fc:	667b      	str	r3, [r7, #100]	@ 0x64
 800a3fe:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a400:	881b      	ldrh	r3, [r3, #0]
 800a402:	b29b      	uxth	r3, r3
 800a404:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a408:	b29a      	uxth	r2, r3
 800a40a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a40c:	801a      	strh	r2, [r3, #0]
 800a40e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a410:	2b00      	cmp	r3, #0
 800a412:	d10a      	bne.n	800a42a <HAL_PCD_EP_DB_Transmit+0x76c>
 800a414:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a416:	881b      	ldrh	r3, [r3, #0]
 800a418:	b29b      	uxth	r3, r3
 800a41a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a41e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a422:	b29a      	uxth	r2, r3
 800a424:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a426:	801a      	strh	r2, [r3, #0]
 800a428:	e04e      	b.n	800a4c8 <HAL_PCD_EP_DB_Transmit+0x80a>
 800a42a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a42c:	2b3e      	cmp	r3, #62	@ 0x3e
 800a42e:	d816      	bhi.n	800a45e <HAL_PCD_EP_DB_Transmit+0x7a0>
 800a430:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a432:	085b      	lsrs	r3, r3, #1
 800a434:	663b      	str	r3, [r7, #96]	@ 0x60
 800a436:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a438:	f003 0301 	and.w	r3, r3, #1
 800a43c:	2b00      	cmp	r3, #0
 800a43e:	d002      	beq.n	800a446 <HAL_PCD_EP_DB_Transmit+0x788>
 800a440:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a442:	3301      	adds	r3, #1
 800a444:	663b      	str	r3, [r7, #96]	@ 0x60
 800a446:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a448:	881b      	ldrh	r3, [r3, #0]
 800a44a:	b29a      	uxth	r2, r3
 800a44c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a44e:	b29b      	uxth	r3, r3
 800a450:	029b      	lsls	r3, r3, #10
 800a452:	b29b      	uxth	r3, r3
 800a454:	4313      	orrs	r3, r2
 800a456:	b29a      	uxth	r2, r3
 800a458:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a45a:	801a      	strh	r2, [r3, #0]
 800a45c:	e034      	b.n	800a4c8 <HAL_PCD_EP_DB_Transmit+0x80a>
 800a45e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a460:	095b      	lsrs	r3, r3, #5
 800a462:	663b      	str	r3, [r7, #96]	@ 0x60
 800a464:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a466:	f003 031f 	and.w	r3, r3, #31
 800a46a:	2b00      	cmp	r3, #0
 800a46c:	d102      	bne.n	800a474 <HAL_PCD_EP_DB_Transmit+0x7b6>
 800a46e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a470:	3b01      	subs	r3, #1
 800a472:	663b      	str	r3, [r7, #96]	@ 0x60
 800a474:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a476:	881b      	ldrh	r3, [r3, #0]
 800a478:	b29a      	uxth	r2, r3
 800a47a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a47c:	b29b      	uxth	r3, r3
 800a47e:	029b      	lsls	r3, r3, #10
 800a480:	b29b      	uxth	r3, r3
 800a482:	4313      	orrs	r3, r2
 800a484:	b29b      	uxth	r3, r3
 800a486:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a48a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a48e:	b29a      	uxth	r2, r3
 800a490:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a492:	801a      	strh	r2, [r3, #0]
 800a494:	e018      	b.n	800a4c8 <HAL_PCD_EP_DB_Transmit+0x80a>
 800a496:	68bb      	ldr	r3, [r7, #8]
 800a498:	785b      	ldrb	r3, [r3, #1]
 800a49a:	2b01      	cmp	r3, #1
 800a49c:	d114      	bne.n	800a4c8 <HAL_PCD_EP_DB_Transmit+0x80a>
 800a49e:	68fb      	ldr	r3, [r7, #12]
 800a4a0:	681b      	ldr	r3, [r3, #0]
 800a4a2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a4a6:	b29b      	uxth	r3, r3
 800a4a8:	461a      	mov	r2, r3
 800a4aa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a4ac:	4413      	add	r3, r2
 800a4ae:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a4b0:	68bb      	ldr	r3, [r7, #8]
 800a4b2:	781b      	ldrb	r3, [r3, #0]
 800a4b4:	00da      	lsls	r2, r3, #3
 800a4b6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a4b8:	4413      	add	r3, r2
 800a4ba:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a4be:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800a4c0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a4c2:	b29a      	uxth	r2, r3
 800a4c4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a4c6:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 800a4c8:	68fb      	ldr	r3, [r7, #12]
 800a4ca:	6818      	ldr	r0, [r3, #0]
 800a4cc:	68bb      	ldr	r3, [r7, #8]
 800a4ce:	6959      	ldr	r1, [r3, #20]
 800a4d0:	68bb      	ldr	r3, [r7, #8]
 800a4d2:	895a      	ldrh	r2, [r3, #10]
 800a4d4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a4d6:	b29b      	uxth	r3, r3
 800a4d8:	f004 fc31 	bl	800ed3e <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 800a4dc:	68fb      	ldr	r3, [r7, #12]
 800a4de:	681b      	ldr	r3, [r3, #0]
 800a4e0:	461a      	mov	r2, r3
 800a4e2:	68bb      	ldr	r3, [r7, #8]
 800a4e4:	781b      	ldrb	r3, [r3, #0]
 800a4e6:	009b      	lsls	r3, r3, #2
 800a4e8:	4413      	add	r3, r2
 800a4ea:	881b      	ldrh	r3, [r3, #0]
 800a4ec:	b29b      	uxth	r3, r3
 800a4ee:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a4f2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a4f6:	82fb      	strh	r3, [r7, #22]
 800a4f8:	8afb      	ldrh	r3, [r7, #22]
 800a4fa:	f083 0310 	eor.w	r3, r3, #16
 800a4fe:	82fb      	strh	r3, [r7, #22]
 800a500:	8afb      	ldrh	r3, [r7, #22]
 800a502:	f083 0320 	eor.w	r3, r3, #32
 800a506:	82fb      	strh	r3, [r7, #22]
 800a508:	68fb      	ldr	r3, [r7, #12]
 800a50a:	681b      	ldr	r3, [r3, #0]
 800a50c:	461a      	mov	r2, r3
 800a50e:	68bb      	ldr	r3, [r7, #8]
 800a510:	781b      	ldrb	r3, [r3, #0]
 800a512:	009b      	lsls	r3, r3, #2
 800a514:	441a      	add	r2, r3
 800a516:	8afb      	ldrh	r3, [r7, #22]
 800a518:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a51c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a520:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a524:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a528:	b29b      	uxth	r3, r3
 800a52a:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 800a52c:	2300      	movs	r3, #0
}
 800a52e:	4618      	mov	r0, r3
 800a530:	3798      	adds	r7, #152	@ 0x98
 800a532:	46bd      	mov	sp, r7
 800a534:	bd80      	pop	{r7, pc}

0800a536 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 800a536:	b480      	push	{r7}
 800a538:	b087      	sub	sp, #28
 800a53a:	af00      	add	r7, sp, #0
 800a53c:	60f8      	str	r0, [r7, #12]
 800a53e:	607b      	str	r3, [r7, #4]
 800a540:	460b      	mov	r3, r1
 800a542:	817b      	strh	r3, [r7, #10]
 800a544:	4613      	mov	r3, r2
 800a546:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 800a548:	897b      	ldrh	r3, [r7, #10]
 800a54a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a54e:	b29b      	uxth	r3, r3
 800a550:	2b00      	cmp	r3, #0
 800a552:	d00b      	beq.n	800a56c <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a554:	897b      	ldrh	r3, [r7, #10]
 800a556:	f003 0207 	and.w	r2, r3, #7
 800a55a:	4613      	mov	r3, r2
 800a55c:	009b      	lsls	r3, r3, #2
 800a55e:	4413      	add	r3, r2
 800a560:	00db      	lsls	r3, r3, #3
 800a562:	3310      	adds	r3, #16
 800a564:	68fa      	ldr	r2, [r7, #12]
 800a566:	4413      	add	r3, r2
 800a568:	617b      	str	r3, [r7, #20]
 800a56a:	e009      	b.n	800a580 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800a56c:	897a      	ldrh	r2, [r7, #10]
 800a56e:	4613      	mov	r3, r2
 800a570:	009b      	lsls	r3, r3, #2
 800a572:	4413      	add	r3, r2
 800a574:	00db      	lsls	r3, r3, #3
 800a576:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a57a:	68fa      	ldr	r2, [r7, #12]
 800a57c:	4413      	add	r3, r2
 800a57e:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 800a580:	893b      	ldrh	r3, [r7, #8]
 800a582:	2b00      	cmp	r3, #0
 800a584:	d107      	bne.n	800a596 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800a586:	697b      	ldr	r3, [r7, #20]
 800a588:	2200      	movs	r2, #0
 800a58a:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	b29a      	uxth	r2, r3
 800a590:	697b      	ldr	r3, [r7, #20]
 800a592:	80da      	strh	r2, [r3, #6]
 800a594:	e00b      	b.n	800a5ae <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 800a596:	697b      	ldr	r3, [r7, #20]
 800a598:	2201      	movs	r2, #1
 800a59a:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	b29a      	uxth	r2, r3
 800a5a0:	697b      	ldr	r3, [r7, #20]
 800a5a2:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	0c1b      	lsrs	r3, r3, #16
 800a5a8:	b29a      	uxth	r2, r3
 800a5aa:	697b      	ldr	r3, [r7, #20]
 800a5ac:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800a5ae:	2300      	movs	r3, #0
}
 800a5b0:	4618      	mov	r0, r3
 800a5b2:	371c      	adds	r7, #28
 800a5b4:	46bd      	mov	sp, r7
 800a5b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5ba:	4770      	bx	lr

0800a5bc <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800a5bc:	b480      	push	{r7}
 800a5be:	b085      	sub	sp, #20
 800a5c0:	af00      	add	r7, sp, #0
 800a5c2:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	681b      	ldr	r3, [r3, #0]
 800a5c8:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	2201      	movs	r2, #1
 800a5ce:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	2200      	movs	r2, #0
 800a5d6:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 800a5da:	68fb      	ldr	r3, [r7, #12]
 800a5dc:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800a5e0:	b29b      	uxth	r3, r3
 800a5e2:	f043 0301 	orr.w	r3, r3, #1
 800a5e6:	b29a      	uxth	r2, r3
 800a5e8:	68fb      	ldr	r3, [r7, #12]
 800a5ea:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 800a5ee:	68fb      	ldr	r3, [r7, #12]
 800a5f0:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800a5f4:	b29b      	uxth	r3, r3
 800a5f6:	f043 0302 	orr.w	r3, r3, #2
 800a5fa:	b29a      	uxth	r2, r3
 800a5fc:	68fb      	ldr	r3, [r7, #12]
 800a5fe:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 800a602:	2300      	movs	r3, #0
}
 800a604:	4618      	mov	r0, r3
 800a606:	3714      	adds	r7, #20
 800a608:	46bd      	mov	sp, r7
 800a60a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a60e:	4770      	bx	lr

0800a610 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800a610:	b480      	push	{r7}
 800a612:	b085      	sub	sp, #20
 800a614:	af00      	add	r7, sp, #0
 800a616:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	2b00      	cmp	r3, #0
 800a61c:	d141      	bne.n	800a6a2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800a61e:	4b4b      	ldr	r3, [pc, #300]	@ (800a74c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a620:	681b      	ldr	r3, [r3, #0]
 800a622:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800a626:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a62a:	d131      	bne.n	800a690 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800a62c:	4b47      	ldr	r3, [pc, #284]	@ (800a74c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a62e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a632:	4a46      	ldr	r2, [pc, #280]	@ (800a74c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a634:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a638:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800a63c:	4b43      	ldr	r3, [pc, #268]	@ (800a74c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a63e:	681b      	ldr	r3, [r3, #0]
 800a640:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800a644:	4a41      	ldr	r2, [pc, #260]	@ (800a74c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a646:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800a64a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800a64c:	4b40      	ldr	r3, [pc, #256]	@ (800a750 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800a64e:	681b      	ldr	r3, [r3, #0]
 800a650:	2232      	movs	r2, #50	@ 0x32
 800a652:	fb02 f303 	mul.w	r3, r2, r3
 800a656:	4a3f      	ldr	r2, [pc, #252]	@ (800a754 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800a658:	fba2 2303 	umull	r2, r3, r2, r3
 800a65c:	0c9b      	lsrs	r3, r3, #18
 800a65e:	3301      	adds	r3, #1
 800a660:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800a662:	e002      	b.n	800a66a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800a664:	68fb      	ldr	r3, [r7, #12]
 800a666:	3b01      	subs	r3, #1
 800a668:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800a66a:	4b38      	ldr	r3, [pc, #224]	@ (800a74c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a66c:	695b      	ldr	r3, [r3, #20]
 800a66e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a672:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a676:	d102      	bne.n	800a67e <HAL_PWREx_ControlVoltageScaling+0x6e>
 800a678:	68fb      	ldr	r3, [r7, #12]
 800a67a:	2b00      	cmp	r3, #0
 800a67c:	d1f2      	bne.n	800a664 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800a67e:	4b33      	ldr	r3, [pc, #204]	@ (800a74c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a680:	695b      	ldr	r3, [r3, #20]
 800a682:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a686:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a68a:	d158      	bne.n	800a73e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800a68c:	2303      	movs	r3, #3
 800a68e:	e057      	b.n	800a740 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800a690:	4b2e      	ldr	r3, [pc, #184]	@ (800a74c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a692:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a696:	4a2d      	ldr	r2, [pc, #180]	@ (800a74c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a698:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a69c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800a6a0:	e04d      	b.n	800a73e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a6a8:	d141      	bne.n	800a72e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800a6aa:	4b28      	ldr	r3, [pc, #160]	@ (800a74c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a6ac:	681b      	ldr	r3, [r3, #0]
 800a6ae:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800a6b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a6b6:	d131      	bne.n	800a71c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800a6b8:	4b24      	ldr	r3, [pc, #144]	@ (800a74c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a6ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a6be:	4a23      	ldr	r2, [pc, #140]	@ (800a74c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a6c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a6c4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800a6c8:	4b20      	ldr	r3, [pc, #128]	@ (800a74c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a6ca:	681b      	ldr	r3, [r3, #0]
 800a6cc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800a6d0:	4a1e      	ldr	r2, [pc, #120]	@ (800a74c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a6d2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800a6d6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800a6d8:	4b1d      	ldr	r3, [pc, #116]	@ (800a750 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800a6da:	681b      	ldr	r3, [r3, #0]
 800a6dc:	2232      	movs	r2, #50	@ 0x32
 800a6de:	fb02 f303 	mul.w	r3, r2, r3
 800a6e2:	4a1c      	ldr	r2, [pc, #112]	@ (800a754 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800a6e4:	fba2 2303 	umull	r2, r3, r2, r3
 800a6e8:	0c9b      	lsrs	r3, r3, #18
 800a6ea:	3301      	adds	r3, #1
 800a6ec:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800a6ee:	e002      	b.n	800a6f6 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800a6f0:	68fb      	ldr	r3, [r7, #12]
 800a6f2:	3b01      	subs	r3, #1
 800a6f4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800a6f6:	4b15      	ldr	r3, [pc, #84]	@ (800a74c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a6f8:	695b      	ldr	r3, [r3, #20]
 800a6fa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a6fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a702:	d102      	bne.n	800a70a <HAL_PWREx_ControlVoltageScaling+0xfa>
 800a704:	68fb      	ldr	r3, [r7, #12]
 800a706:	2b00      	cmp	r3, #0
 800a708:	d1f2      	bne.n	800a6f0 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800a70a:	4b10      	ldr	r3, [pc, #64]	@ (800a74c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a70c:	695b      	ldr	r3, [r3, #20]
 800a70e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a712:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a716:	d112      	bne.n	800a73e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800a718:	2303      	movs	r3, #3
 800a71a:	e011      	b.n	800a740 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800a71c:	4b0b      	ldr	r3, [pc, #44]	@ (800a74c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a71e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a722:	4a0a      	ldr	r2, [pc, #40]	@ (800a74c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a724:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a728:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800a72c:	e007      	b.n	800a73e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800a72e:	4b07      	ldr	r3, [pc, #28]	@ (800a74c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a730:	681b      	ldr	r3, [r3, #0]
 800a732:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800a736:	4a05      	ldr	r2, [pc, #20]	@ (800a74c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800a738:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800a73c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800a73e:	2300      	movs	r3, #0
}
 800a740:	4618      	mov	r0, r3
 800a742:	3714      	adds	r7, #20
 800a744:	46bd      	mov	sp, r7
 800a746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a74a:	4770      	bx	lr
 800a74c:	40007000 	.word	0x40007000
 800a750:	20000004 	.word	0x20000004
 800a754:	431bde83 	.word	0x431bde83

0800a758 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800a758:	b480      	push	{r7}
 800a75a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800a75c:	4b05      	ldr	r3, [pc, #20]	@ (800a774 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800a75e:	689b      	ldr	r3, [r3, #8]
 800a760:	4a04      	ldr	r2, [pc, #16]	@ (800a774 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800a762:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800a766:	6093      	str	r3, [r2, #8]
}
 800a768:	bf00      	nop
 800a76a:	46bd      	mov	sp, r7
 800a76c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a770:	4770      	bx	lr
 800a772:	bf00      	nop
 800a774:	40007000 	.word	0x40007000

0800a778 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800a778:	b580      	push	{r7, lr}
 800a77a:	b088      	sub	sp, #32
 800a77c:	af00      	add	r7, sp, #0
 800a77e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	2b00      	cmp	r3, #0
 800a784:	d101      	bne.n	800a78a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800a786:	2301      	movs	r3, #1
 800a788:	e2fe      	b.n	800ad88 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	681b      	ldr	r3, [r3, #0]
 800a78e:	f003 0301 	and.w	r3, r3, #1
 800a792:	2b00      	cmp	r3, #0
 800a794:	d075      	beq.n	800a882 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a796:	4b97      	ldr	r3, [pc, #604]	@ (800a9f4 <HAL_RCC_OscConfig+0x27c>)
 800a798:	689b      	ldr	r3, [r3, #8]
 800a79a:	f003 030c 	and.w	r3, r3, #12
 800a79e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800a7a0:	4b94      	ldr	r3, [pc, #592]	@ (800a9f4 <HAL_RCC_OscConfig+0x27c>)
 800a7a2:	68db      	ldr	r3, [r3, #12]
 800a7a4:	f003 0303 	and.w	r3, r3, #3
 800a7a8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800a7aa:	69bb      	ldr	r3, [r7, #24]
 800a7ac:	2b0c      	cmp	r3, #12
 800a7ae:	d102      	bne.n	800a7b6 <HAL_RCC_OscConfig+0x3e>
 800a7b0:	697b      	ldr	r3, [r7, #20]
 800a7b2:	2b03      	cmp	r3, #3
 800a7b4:	d002      	beq.n	800a7bc <HAL_RCC_OscConfig+0x44>
 800a7b6:	69bb      	ldr	r3, [r7, #24]
 800a7b8:	2b08      	cmp	r3, #8
 800a7ba:	d10b      	bne.n	800a7d4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a7bc:	4b8d      	ldr	r3, [pc, #564]	@ (800a9f4 <HAL_RCC_OscConfig+0x27c>)
 800a7be:	681b      	ldr	r3, [r3, #0]
 800a7c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a7c4:	2b00      	cmp	r3, #0
 800a7c6:	d05b      	beq.n	800a880 <HAL_RCC_OscConfig+0x108>
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	685b      	ldr	r3, [r3, #4]
 800a7cc:	2b00      	cmp	r3, #0
 800a7ce:	d157      	bne.n	800a880 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800a7d0:	2301      	movs	r3, #1
 800a7d2:	e2d9      	b.n	800ad88 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	685b      	ldr	r3, [r3, #4]
 800a7d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a7dc:	d106      	bne.n	800a7ec <HAL_RCC_OscConfig+0x74>
 800a7de:	4b85      	ldr	r3, [pc, #532]	@ (800a9f4 <HAL_RCC_OscConfig+0x27c>)
 800a7e0:	681b      	ldr	r3, [r3, #0]
 800a7e2:	4a84      	ldr	r2, [pc, #528]	@ (800a9f4 <HAL_RCC_OscConfig+0x27c>)
 800a7e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a7e8:	6013      	str	r3, [r2, #0]
 800a7ea:	e01d      	b.n	800a828 <HAL_RCC_OscConfig+0xb0>
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	685b      	ldr	r3, [r3, #4]
 800a7f0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800a7f4:	d10c      	bne.n	800a810 <HAL_RCC_OscConfig+0x98>
 800a7f6:	4b7f      	ldr	r3, [pc, #508]	@ (800a9f4 <HAL_RCC_OscConfig+0x27c>)
 800a7f8:	681b      	ldr	r3, [r3, #0]
 800a7fa:	4a7e      	ldr	r2, [pc, #504]	@ (800a9f4 <HAL_RCC_OscConfig+0x27c>)
 800a7fc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800a800:	6013      	str	r3, [r2, #0]
 800a802:	4b7c      	ldr	r3, [pc, #496]	@ (800a9f4 <HAL_RCC_OscConfig+0x27c>)
 800a804:	681b      	ldr	r3, [r3, #0]
 800a806:	4a7b      	ldr	r2, [pc, #492]	@ (800a9f4 <HAL_RCC_OscConfig+0x27c>)
 800a808:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a80c:	6013      	str	r3, [r2, #0]
 800a80e:	e00b      	b.n	800a828 <HAL_RCC_OscConfig+0xb0>
 800a810:	4b78      	ldr	r3, [pc, #480]	@ (800a9f4 <HAL_RCC_OscConfig+0x27c>)
 800a812:	681b      	ldr	r3, [r3, #0]
 800a814:	4a77      	ldr	r2, [pc, #476]	@ (800a9f4 <HAL_RCC_OscConfig+0x27c>)
 800a816:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a81a:	6013      	str	r3, [r2, #0]
 800a81c:	4b75      	ldr	r3, [pc, #468]	@ (800a9f4 <HAL_RCC_OscConfig+0x27c>)
 800a81e:	681b      	ldr	r3, [r3, #0]
 800a820:	4a74      	ldr	r2, [pc, #464]	@ (800a9f4 <HAL_RCC_OscConfig+0x27c>)
 800a822:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a826:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	685b      	ldr	r3, [r3, #4]
 800a82c:	2b00      	cmp	r3, #0
 800a82e:	d013      	beq.n	800a858 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a830:	f7fa fdd6 	bl	80053e0 <HAL_GetTick>
 800a834:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a836:	e008      	b.n	800a84a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a838:	f7fa fdd2 	bl	80053e0 <HAL_GetTick>
 800a83c:	4602      	mov	r2, r0
 800a83e:	693b      	ldr	r3, [r7, #16]
 800a840:	1ad3      	subs	r3, r2, r3
 800a842:	2b64      	cmp	r3, #100	@ 0x64
 800a844:	d901      	bls.n	800a84a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800a846:	2303      	movs	r3, #3
 800a848:	e29e      	b.n	800ad88 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a84a:	4b6a      	ldr	r3, [pc, #424]	@ (800a9f4 <HAL_RCC_OscConfig+0x27c>)
 800a84c:	681b      	ldr	r3, [r3, #0]
 800a84e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a852:	2b00      	cmp	r3, #0
 800a854:	d0f0      	beq.n	800a838 <HAL_RCC_OscConfig+0xc0>
 800a856:	e014      	b.n	800a882 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a858:	f7fa fdc2 	bl	80053e0 <HAL_GetTick>
 800a85c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800a85e:	e008      	b.n	800a872 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a860:	f7fa fdbe 	bl	80053e0 <HAL_GetTick>
 800a864:	4602      	mov	r2, r0
 800a866:	693b      	ldr	r3, [r7, #16]
 800a868:	1ad3      	subs	r3, r2, r3
 800a86a:	2b64      	cmp	r3, #100	@ 0x64
 800a86c:	d901      	bls.n	800a872 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800a86e:	2303      	movs	r3, #3
 800a870:	e28a      	b.n	800ad88 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800a872:	4b60      	ldr	r3, [pc, #384]	@ (800a9f4 <HAL_RCC_OscConfig+0x27c>)
 800a874:	681b      	ldr	r3, [r3, #0]
 800a876:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a87a:	2b00      	cmp	r3, #0
 800a87c:	d1f0      	bne.n	800a860 <HAL_RCC_OscConfig+0xe8>
 800a87e:	e000      	b.n	800a882 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a880:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	681b      	ldr	r3, [r3, #0]
 800a886:	f003 0302 	and.w	r3, r3, #2
 800a88a:	2b00      	cmp	r3, #0
 800a88c:	d075      	beq.n	800a97a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a88e:	4b59      	ldr	r3, [pc, #356]	@ (800a9f4 <HAL_RCC_OscConfig+0x27c>)
 800a890:	689b      	ldr	r3, [r3, #8]
 800a892:	f003 030c 	and.w	r3, r3, #12
 800a896:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800a898:	4b56      	ldr	r3, [pc, #344]	@ (800a9f4 <HAL_RCC_OscConfig+0x27c>)
 800a89a:	68db      	ldr	r3, [r3, #12]
 800a89c:	f003 0303 	and.w	r3, r3, #3
 800a8a0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800a8a2:	69bb      	ldr	r3, [r7, #24]
 800a8a4:	2b0c      	cmp	r3, #12
 800a8a6:	d102      	bne.n	800a8ae <HAL_RCC_OscConfig+0x136>
 800a8a8:	697b      	ldr	r3, [r7, #20]
 800a8aa:	2b02      	cmp	r3, #2
 800a8ac:	d002      	beq.n	800a8b4 <HAL_RCC_OscConfig+0x13c>
 800a8ae:	69bb      	ldr	r3, [r7, #24]
 800a8b0:	2b04      	cmp	r3, #4
 800a8b2:	d11f      	bne.n	800a8f4 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a8b4:	4b4f      	ldr	r3, [pc, #316]	@ (800a9f4 <HAL_RCC_OscConfig+0x27c>)
 800a8b6:	681b      	ldr	r3, [r3, #0]
 800a8b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a8bc:	2b00      	cmp	r3, #0
 800a8be:	d005      	beq.n	800a8cc <HAL_RCC_OscConfig+0x154>
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	68db      	ldr	r3, [r3, #12]
 800a8c4:	2b00      	cmp	r3, #0
 800a8c6:	d101      	bne.n	800a8cc <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800a8c8:	2301      	movs	r3, #1
 800a8ca:	e25d      	b.n	800ad88 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a8cc:	4b49      	ldr	r3, [pc, #292]	@ (800a9f4 <HAL_RCC_OscConfig+0x27c>)
 800a8ce:	685b      	ldr	r3, [r3, #4]
 800a8d0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	691b      	ldr	r3, [r3, #16]
 800a8d8:	061b      	lsls	r3, r3, #24
 800a8da:	4946      	ldr	r1, [pc, #280]	@ (800a9f4 <HAL_RCC_OscConfig+0x27c>)
 800a8dc:	4313      	orrs	r3, r2
 800a8de:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800a8e0:	4b45      	ldr	r3, [pc, #276]	@ (800a9f8 <HAL_RCC_OscConfig+0x280>)
 800a8e2:	681b      	ldr	r3, [r3, #0]
 800a8e4:	4618      	mov	r0, r3
 800a8e6:	f7fa fd2f 	bl	8005348 <HAL_InitTick>
 800a8ea:	4603      	mov	r3, r0
 800a8ec:	2b00      	cmp	r3, #0
 800a8ee:	d043      	beq.n	800a978 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800a8f0:	2301      	movs	r3, #1
 800a8f2:	e249      	b.n	800ad88 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	68db      	ldr	r3, [r3, #12]
 800a8f8:	2b00      	cmp	r3, #0
 800a8fa:	d023      	beq.n	800a944 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800a8fc:	4b3d      	ldr	r3, [pc, #244]	@ (800a9f4 <HAL_RCC_OscConfig+0x27c>)
 800a8fe:	681b      	ldr	r3, [r3, #0]
 800a900:	4a3c      	ldr	r2, [pc, #240]	@ (800a9f4 <HAL_RCC_OscConfig+0x27c>)
 800a902:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a906:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a908:	f7fa fd6a 	bl	80053e0 <HAL_GetTick>
 800a90c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a90e:	e008      	b.n	800a922 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a910:	f7fa fd66 	bl	80053e0 <HAL_GetTick>
 800a914:	4602      	mov	r2, r0
 800a916:	693b      	ldr	r3, [r7, #16]
 800a918:	1ad3      	subs	r3, r2, r3
 800a91a:	2b02      	cmp	r3, #2
 800a91c:	d901      	bls.n	800a922 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800a91e:	2303      	movs	r3, #3
 800a920:	e232      	b.n	800ad88 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a922:	4b34      	ldr	r3, [pc, #208]	@ (800a9f4 <HAL_RCC_OscConfig+0x27c>)
 800a924:	681b      	ldr	r3, [r3, #0]
 800a926:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a92a:	2b00      	cmp	r3, #0
 800a92c:	d0f0      	beq.n	800a910 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a92e:	4b31      	ldr	r3, [pc, #196]	@ (800a9f4 <HAL_RCC_OscConfig+0x27c>)
 800a930:	685b      	ldr	r3, [r3, #4]
 800a932:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800a936:	687b      	ldr	r3, [r7, #4]
 800a938:	691b      	ldr	r3, [r3, #16]
 800a93a:	061b      	lsls	r3, r3, #24
 800a93c:	492d      	ldr	r1, [pc, #180]	@ (800a9f4 <HAL_RCC_OscConfig+0x27c>)
 800a93e:	4313      	orrs	r3, r2
 800a940:	604b      	str	r3, [r1, #4]
 800a942:	e01a      	b.n	800a97a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800a944:	4b2b      	ldr	r3, [pc, #172]	@ (800a9f4 <HAL_RCC_OscConfig+0x27c>)
 800a946:	681b      	ldr	r3, [r3, #0]
 800a948:	4a2a      	ldr	r2, [pc, #168]	@ (800a9f4 <HAL_RCC_OscConfig+0x27c>)
 800a94a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a94e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a950:	f7fa fd46 	bl	80053e0 <HAL_GetTick>
 800a954:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800a956:	e008      	b.n	800a96a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a958:	f7fa fd42 	bl	80053e0 <HAL_GetTick>
 800a95c:	4602      	mov	r2, r0
 800a95e:	693b      	ldr	r3, [r7, #16]
 800a960:	1ad3      	subs	r3, r2, r3
 800a962:	2b02      	cmp	r3, #2
 800a964:	d901      	bls.n	800a96a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800a966:	2303      	movs	r3, #3
 800a968:	e20e      	b.n	800ad88 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800a96a:	4b22      	ldr	r3, [pc, #136]	@ (800a9f4 <HAL_RCC_OscConfig+0x27c>)
 800a96c:	681b      	ldr	r3, [r3, #0]
 800a96e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a972:	2b00      	cmp	r3, #0
 800a974:	d1f0      	bne.n	800a958 <HAL_RCC_OscConfig+0x1e0>
 800a976:	e000      	b.n	800a97a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a978:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	681b      	ldr	r3, [r3, #0]
 800a97e:	f003 0308 	and.w	r3, r3, #8
 800a982:	2b00      	cmp	r3, #0
 800a984:	d041      	beq.n	800aa0a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	695b      	ldr	r3, [r3, #20]
 800a98a:	2b00      	cmp	r3, #0
 800a98c:	d01c      	beq.n	800a9c8 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800a98e:	4b19      	ldr	r3, [pc, #100]	@ (800a9f4 <HAL_RCC_OscConfig+0x27c>)
 800a990:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a994:	4a17      	ldr	r2, [pc, #92]	@ (800a9f4 <HAL_RCC_OscConfig+0x27c>)
 800a996:	f043 0301 	orr.w	r3, r3, #1
 800a99a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a99e:	f7fa fd1f 	bl	80053e0 <HAL_GetTick>
 800a9a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800a9a4:	e008      	b.n	800a9b8 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a9a6:	f7fa fd1b 	bl	80053e0 <HAL_GetTick>
 800a9aa:	4602      	mov	r2, r0
 800a9ac:	693b      	ldr	r3, [r7, #16]
 800a9ae:	1ad3      	subs	r3, r2, r3
 800a9b0:	2b02      	cmp	r3, #2
 800a9b2:	d901      	bls.n	800a9b8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800a9b4:	2303      	movs	r3, #3
 800a9b6:	e1e7      	b.n	800ad88 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800a9b8:	4b0e      	ldr	r3, [pc, #56]	@ (800a9f4 <HAL_RCC_OscConfig+0x27c>)
 800a9ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a9be:	f003 0302 	and.w	r3, r3, #2
 800a9c2:	2b00      	cmp	r3, #0
 800a9c4:	d0ef      	beq.n	800a9a6 <HAL_RCC_OscConfig+0x22e>
 800a9c6:	e020      	b.n	800aa0a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800a9c8:	4b0a      	ldr	r3, [pc, #40]	@ (800a9f4 <HAL_RCC_OscConfig+0x27c>)
 800a9ca:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a9ce:	4a09      	ldr	r2, [pc, #36]	@ (800a9f4 <HAL_RCC_OscConfig+0x27c>)
 800a9d0:	f023 0301 	bic.w	r3, r3, #1
 800a9d4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a9d8:	f7fa fd02 	bl	80053e0 <HAL_GetTick>
 800a9dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800a9de:	e00d      	b.n	800a9fc <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a9e0:	f7fa fcfe 	bl	80053e0 <HAL_GetTick>
 800a9e4:	4602      	mov	r2, r0
 800a9e6:	693b      	ldr	r3, [r7, #16]
 800a9e8:	1ad3      	subs	r3, r2, r3
 800a9ea:	2b02      	cmp	r3, #2
 800a9ec:	d906      	bls.n	800a9fc <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800a9ee:	2303      	movs	r3, #3
 800a9f0:	e1ca      	b.n	800ad88 <HAL_RCC_OscConfig+0x610>
 800a9f2:	bf00      	nop
 800a9f4:	40021000 	.word	0x40021000
 800a9f8:	20000008 	.word	0x20000008
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800a9fc:	4b8c      	ldr	r3, [pc, #560]	@ (800ac30 <HAL_RCC_OscConfig+0x4b8>)
 800a9fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800aa02:	f003 0302 	and.w	r3, r3, #2
 800aa06:	2b00      	cmp	r3, #0
 800aa08:	d1ea      	bne.n	800a9e0 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	681b      	ldr	r3, [r3, #0]
 800aa0e:	f003 0304 	and.w	r3, r3, #4
 800aa12:	2b00      	cmp	r3, #0
 800aa14:	f000 80a6 	beq.w	800ab64 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800aa18:	2300      	movs	r3, #0
 800aa1a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800aa1c:	4b84      	ldr	r3, [pc, #528]	@ (800ac30 <HAL_RCC_OscConfig+0x4b8>)
 800aa1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800aa20:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800aa24:	2b00      	cmp	r3, #0
 800aa26:	d101      	bne.n	800aa2c <HAL_RCC_OscConfig+0x2b4>
 800aa28:	2301      	movs	r3, #1
 800aa2a:	e000      	b.n	800aa2e <HAL_RCC_OscConfig+0x2b6>
 800aa2c:	2300      	movs	r3, #0
 800aa2e:	2b00      	cmp	r3, #0
 800aa30:	d00d      	beq.n	800aa4e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800aa32:	4b7f      	ldr	r3, [pc, #508]	@ (800ac30 <HAL_RCC_OscConfig+0x4b8>)
 800aa34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800aa36:	4a7e      	ldr	r2, [pc, #504]	@ (800ac30 <HAL_RCC_OscConfig+0x4b8>)
 800aa38:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800aa3c:	6593      	str	r3, [r2, #88]	@ 0x58
 800aa3e:	4b7c      	ldr	r3, [pc, #496]	@ (800ac30 <HAL_RCC_OscConfig+0x4b8>)
 800aa40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800aa42:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800aa46:	60fb      	str	r3, [r7, #12]
 800aa48:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800aa4a:	2301      	movs	r3, #1
 800aa4c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800aa4e:	4b79      	ldr	r3, [pc, #484]	@ (800ac34 <HAL_RCC_OscConfig+0x4bc>)
 800aa50:	681b      	ldr	r3, [r3, #0]
 800aa52:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800aa56:	2b00      	cmp	r3, #0
 800aa58:	d118      	bne.n	800aa8c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800aa5a:	4b76      	ldr	r3, [pc, #472]	@ (800ac34 <HAL_RCC_OscConfig+0x4bc>)
 800aa5c:	681b      	ldr	r3, [r3, #0]
 800aa5e:	4a75      	ldr	r2, [pc, #468]	@ (800ac34 <HAL_RCC_OscConfig+0x4bc>)
 800aa60:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800aa64:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800aa66:	f7fa fcbb 	bl	80053e0 <HAL_GetTick>
 800aa6a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800aa6c:	e008      	b.n	800aa80 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800aa6e:	f7fa fcb7 	bl	80053e0 <HAL_GetTick>
 800aa72:	4602      	mov	r2, r0
 800aa74:	693b      	ldr	r3, [r7, #16]
 800aa76:	1ad3      	subs	r3, r2, r3
 800aa78:	2b02      	cmp	r3, #2
 800aa7a:	d901      	bls.n	800aa80 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800aa7c:	2303      	movs	r3, #3
 800aa7e:	e183      	b.n	800ad88 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800aa80:	4b6c      	ldr	r3, [pc, #432]	@ (800ac34 <HAL_RCC_OscConfig+0x4bc>)
 800aa82:	681b      	ldr	r3, [r3, #0]
 800aa84:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800aa88:	2b00      	cmp	r3, #0
 800aa8a:	d0f0      	beq.n	800aa6e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800aa8c:	687b      	ldr	r3, [r7, #4]
 800aa8e:	689b      	ldr	r3, [r3, #8]
 800aa90:	2b01      	cmp	r3, #1
 800aa92:	d108      	bne.n	800aaa6 <HAL_RCC_OscConfig+0x32e>
 800aa94:	4b66      	ldr	r3, [pc, #408]	@ (800ac30 <HAL_RCC_OscConfig+0x4b8>)
 800aa96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800aa9a:	4a65      	ldr	r2, [pc, #404]	@ (800ac30 <HAL_RCC_OscConfig+0x4b8>)
 800aa9c:	f043 0301 	orr.w	r3, r3, #1
 800aaa0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800aaa4:	e024      	b.n	800aaf0 <HAL_RCC_OscConfig+0x378>
 800aaa6:	687b      	ldr	r3, [r7, #4]
 800aaa8:	689b      	ldr	r3, [r3, #8]
 800aaaa:	2b05      	cmp	r3, #5
 800aaac:	d110      	bne.n	800aad0 <HAL_RCC_OscConfig+0x358>
 800aaae:	4b60      	ldr	r3, [pc, #384]	@ (800ac30 <HAL_RCC_OscConfig+0x4b8>)
 800aab0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800aab4:	4a5e      	ldr	r2, [pc, #376]	@ (800ac30 <HAL_RCC_OscConfig+0x4b8>)
 800aab6:	f043 0304 	orr.w	r3, r3, #4
 800aaba:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800aabe:	4b5c      	ldr	r3, [pc, #368]	@ (800ac30 <HAL_RCC_OscConfig+0x4b8>)
 800aac0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800aac4:	4a5a      	ldr	r2, [pc, #360]	@ (800ac30 <HAL_RCC_OscConfig+0x4b8>)
 800aac6:	f043 0301 	orr.w	r3, r3, #1
 800aaca:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800aace:	e00f      	b.n	800aaf0 <HAL_RCC_OscConfig+0x378>
 800aad0:	4b57      	ldr	r3, [pc, #348]	@ (800ac30 <HAL_RCC_OscConfig+0x4b8>)
 800aad2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800aad6:	4a56      	ldr	r2, [pc, #344]	@ (800ac30 <HAL_RCC_OscConfig+0x4b8>)
 800aad8:	f023 0301 	bic.w	r3, r3, #1
 800aadc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800aae0:	4b53      	ldr	r3, [pc, #332]	@ (800ac30 <HAL_RCC_OscConfig+0x4b8>)
 800aae2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800aae6:	4a52      	ldr	r2, [pc, #328]	@ (800ac30 <HAL_RCC_OscConfig+0x4b8>)
 800aae8:	f023 0304 	bic.w	r3, r3, #4
 800aaec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	689b      	ldr	r3, [r3, #8]
 800aaf4:	2b00      	cmp	r3, #0
 800aaf6:	d016      	beq.n	800ab26 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800aaf8:	f7fa fc72 	bl	80053e0 <HAL_GetTick>
 800aafc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800aafe:	e00a      	b.n	800ab16 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ab00:	f7fa fc6e 	bl	80053e0 <HAL_GetTick>
 800ab04:	4602      	mov	r2, r0
 800ab06:	693b      	ldr	r3, [r7, #16]
 800ab08:	1ad3      	subs	r3, r2, r3
 800ab0a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ab0e:	4293      	cmp	r3, r2
 800ab10:	d901      	bls.n	800ab16 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800ab12:	2303      	movs	r3, #3
 800ab14:	e138      	b.n	800ad88 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800ab16:	4b46      	ldr	r3, [pc, #280]	@ (800ac30 <HAL_RCC_OscConfig+0x4b8>)
 800ab18:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ab1c:	f003 0302 	and.w	r3, r3, #2
 800ab20:	2b00      	cmp	r3, #0
 800ab22:	d0ed      	beq.n	800ab00 <HAL_RCC_OscConfig+0x388>
 800ab24:	e015      	b.n	800ab52 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ab26:	f7fa fc5b 	bl	80053e0 <HAL_GetTick>
 800ab2a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800ab2c:	e00a      	b.n	800ab44 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ab2e:	f7fa fc57 	bl	80053e0 <HAL_GetTick>
 800ab32:	4602      	mov	r2, r0
 800ab34:	693b      	ldr	r3, [r7, #16]
 800ab36:	1ad3      	subs	r3, r2, r3
 800ab38:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ab3c:	4293      	cmp	r3, r2
 800ab3e:	d901      	bls.n	800ab44 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800ab40:	2303      	movs	r3, #3
 800ab42:	e121      	b.n	800ad88 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800ab44:	4b3a      	ldr	r3, [pc, #232]	@ (800ac30 <HAL_RCC_OscConfig+0x4b8>)
 800ab46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ab4a:	f003 0302 	and.w	r3, r3, #2
 800ab4e:	2b00      	cmp	r3, #0
 800ab50:	d1ed      	bne.n	800ab2e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800ab52:	7ffb      	ldrb	r3, [r7, #31]
 800ab54:	2b01      	cmp	r3, #1
 800ab56:	d105      	bne.n	800ab64 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800ab58:	4b35      	ldr	r3, [pc, #212]	@ (800ac30 <HAL_RCC_OscConfig+0x4b8>)
 800ab5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ab5c:	4a34      	ldr	r2, [pc, #208]	@ (800ac30 <HAL_RCC_OscConfig+0x4b8>)
 800ab5e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800ab62:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	681b      	ldr	r3, [r3, #0]
 800ab68:	f003 0320 	and.w	r3, r3, #32
 800ab6c:	2b00      	cmp	r3, #0
 800ab6e:	d03c      	beq.n	800abea <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	699b      	ldr	r3, [r3, #24]
 800ab74:	2b00      	cmp	r3, #0
 800ab76:	d01c      	beq.n	800abb2 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800ab78:	4b2d      	ldr	r3, [pc, #180]	@ (800ac30 <HAL_RCC_OscConfig+0x4b8>)
 800ab7a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800ab7e:	4a2c      	ldr	r2, [pc, #176]	@ (800ac30 <HAL_RCC_OscConfig+0x4b8>)
 800ab80:	f043 0301 	orr.w	r3, r3, #1
 800ab84:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ab88:	f7fa fc2a 	bl	80053e0 <HAL_GetTick>
 800ab8c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800ab8e:	e008      	b.n	800aba2 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800ab90:	f7fa fc26 	bl	80053e0 <HAL_GetTick>
 800ab94:	4602      	mov	r2, r0
 800ab96:	693b      	ldr	r3, [r7, #16]
 800ab98:	1ad3      	subs	r3, r2, r3
 800ab9a:	2b02      	cmp	r3, #2
 800ab9c:	d901      	bls.n	800aba2 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800ab9e:	2303      	movs	r3, #3
 800aba0:	e0f2      	b.n	800ad88 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800aba2:	4b23      	ldr	r3, [pc, #140]	@ (800ac30 <HAL_RCC_OscConfig+0x4b8>)
 800aba4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800aba8:	f003 0302 	and.w	r3, r3, #2
 800abac:	2b00      	cmp	r3, #0
 800abae:	d0ef      	beq.n	800ab90 <HAL_RCC_OscConfig+0x418>
 800abb0:	e01b      	b.n	800abea <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800abb2:	4b1f      	ldr	r3, [pc, #124]	@ (800ac30 <HAL_RCC_OscConfig+0x4b8>)
 800abb4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800abb8:	4a1d      	ldr	r2, [pc, #116]	@ (800ac30 <HAL_RCC_OscConfig+0x4b8>)
 800abba:	f023 0301 	bic.w	r3, r3, #1
 800abbe:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800abc2:	f7fa fc0d 	bl	80053e0 <HAL_GetTick>
 800abc6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800abc8:	e008      	b.n	800abdc <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800abca:	f7fa fc09 	bl	80053e0 <HAL_GetTick>
 800abce:	4602      	mov	r2, r0
 800abd0:	693b      	ldr	r3, [r7, #16]
 800abd2:	1ad3      	subs	r3, r2, r3
 800abd4:	2b02      	cmp	r3, #2
 800abd6:	d901      	bls.n	800abdc <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800abd8:	2303      	movs	r3, #3
 800abda:	e0d5      	b.n	800ad88 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800abdc:	4b14      	ldr	r3, [pc, #80]	@ (800ac30 <HAL_RCC_OscConfig+0x4b8>)
 800abde:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800abe2:	f003 0302 	and.w	r3, r3, #2
 800abe6:	2b00      	cmp	r3, #0
 800abe8:	d1ef      	bne.n	800abca <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	69db      	ldr	r3, [r3, #28]
 800abee:	2b00      	cmp	r3, #0
 800abf0:	f000 80c9 	beq.w	800ad86 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800abf4:	4b0e      	ldr	r3, [pc, #56]	@ (800ac30 <HAL_RCC_OscConfig+0x4b8>)
 800abf6:	689b      	ldr	r3, [r3, #8]
 800abf8:	f003 030c 	and.w	r3, r3, #12
 800abfc:	2b0c      	cmp	r3, #12
 800abfe:	f000 8083 	beq.w	800ad08 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	69db      	ldr	r3, [r3, #28]
 800ac06:	2b02      	cmp	r3, #2
 800ac08:	d15e      	bne.n	800acc8 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800ac0a:	4b09      	ldr	r3, [pc, #36]	@ (800ac30 <HAL_RCC_OscConfig+0x4b8>)
 800ac0c:	681b      	ldr	r3, [r3, #0]
 800ac0e:	4a08      	ldr	r2, [pc, #32]	@ (800ac30 <HAL_RCC_OscConfig+0x4b8>)
 800ac10:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800ac14:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ac16:	f7fa fbe3 	bl	80053e0 <HAL_GetTick>
 800ac1a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800ac1c:	e00c      	b.n	800ac38 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ac1e:	f7fa fbdf 	bl	80053e0 <HAL_GetTick>
 800ac22:	4602      	mov	r2, r0
 800ac24:	693b      	ldr	r3, [r7, #16]
 800ac26:	1ad3      	subs	r3, r2, r3
 800ac28:	2b02      	cmp	r3, #2
 800ac2a:	d905      	bls.n	800ac38 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800ac2c:	2303      	movs	r3, #3
 800ac2e:	e0ab      	b.n	800ad88 <HAL_RCC_OscConfig+0x610>
 800ac30:	40021000 	.word	0x40021000
 800ac34:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800ac38:	4b55      	ldr	r3, [pc, #340]	@ (800ad90 <HAL_RCC_OscConfig+0x618>)
 800ac3a:	681b      	ldr	r3, [r3, #0]
 800ac3c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ac40:	2b00      	cmp	r3, #0
 800ac42:	d1ec      	bne.n	800ac1e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800ac44:	4b52      	ldr	r3, [pc, #328]	@ (800ad90 <HAL_RCC_OscConfig+0x618>)
 800ac46:	68da      	ldr	r2, [r3, #12]
 800ac48:	4b52      	ldr	r3, [pc, #328]	@ (800ad94 <HAL_RCC_OscConfig+0x61c>)
 800ac4a:	4013      	ands	r3, r2
 800ac4c:	687a      	ldr	r2, [r7, #4]
 800ac4e:	6a11      	ldr	r1, [r2, #32]
 800ac50:	687a      	ldr	r2, [r7, #4]
 800ac52:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800ac54:	3a01      	subs	r2, #1
 800ac56:	0112      	lsls	r2, r2, #4
 800ac58:	4311      	orrs	r1, r2
 800ac5a:	687a      	ldr	r2, [r7, #4]
 800ac5c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800ac5e:	0212      	lsls	r2, r2, #8
 800ac60:	4311      	orrs	r1, r2
 800ac62:	687a      	ldr	r2, [r7, #4]
 800ac64:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800ac66:	0852      	lsrs	r2, r2, #1
 800ac68:	3a01      	subs	r2, #1
 800ac6a:	0552      	lsls	r2, r2, #21
 800ac6c:	4311      	orrs	r1, r2
 800ac6e:	687a      	ldr	r2, [r7, #4]
 800ac70:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800ac72:	0852      	lsrs	r2, r2, #1
 800ac74:	3a01      	subs	r2, #1
 800ac76:	0652      	lsls	r2, r2, #25
 800ac78:	4311      	orrs	r1, r2
 800ac7a:	687a      	ldr	r2, [r7, #4]
 800ac7c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800ac7e:	06d2      	lsls	r2, r2, #27
 800ac80:	430a      	orrs	r2, r1
 800ac82:	4943      	ldr	r1, [pc, #268]	@ (800ad90 <HAL_RCC_OscConfig+0x618>)
 800ac84:	4313      	orrs	r3, r2
 800ac86:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800ac88:	4b41      	ldr	r3, [pc, #260]	@ (800ad90 <HAL_RCC_OscConfig+0x618>)
 800ac8a:	681b      	ldr	r3, [r3, #0]
 800ac8c:	4a40      	ldr	r2, [pc, #256]	@ (800ad90 <HAL_RCC_OscConfig+0x618>)
 800ac8e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800ac92:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800ac94:	4b3e      	ldr	r3, [pc, #248]	@ (800ad90 <HAL_RCC_OscConfig+0x618>)
 800ac96:	68db      	ldr	r3, [r3, #12]
 800ac98:	4a3d      	ldr	r2, [pc, #244]	@ (800ad90 <HAL_RCC_OscConfig+0x618>)
 800ac9a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800ac9e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800aca0:	f7fa fb9e 	bl	80053e0 <HAL_GetTick>
 800aca4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800aca6:	e008      	b.n	800acba <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800aca8:	f7fa fb9a 	bl	80053e0 <HAL_GetTick>
 800acac:	4602      	mov	r2, r0
 800acae:	693b      	ldr	r3, [r7, #16]
 800acb0:	1ad3      	subs	r3, r2, r3
 800acb2:	2b02      	cmp	r3, #2
 800acb4:	d901      	bls.n	800acba <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800acb6:	2303      	movs	r3, #3
 800acb8:	e066      	b.n	800ad88 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800acba:	4b35      	ldr	r3, [pc, #212]	@ (800ad90 <HAL_RCC_OscConfig+0x618>)
 800acbc:	681b      	ldr	r3, [r3, #0]
 800acbe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800acc2:	2b00      	cmp	r3, #0
 800acc4:	d0f0      	beq.n	800aca8 <HAL_RCC_OscConfig+0x530>
 800acc6:	e05e      	b.n	800ad86 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800acc8:	4b31      	ldr	r3, [pc, #196]	@ (800ad90 <HAL_RCC_OscConfig+0x618>)
 800acca:	681b      	ldr	r3, [r3, #0]
 800accc:	4a30      	ldr	r2, [pc, #192]	@ (800ad90 <HAL_RCC_OscConfig+0x618>)
 800acce:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800acd2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800acd4:	f7fa fb84 	bl	80053e0 <HAL_GetTick>
 800acd8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800acda:	e008      	b.n	800acee <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800acdc:	f7fa fb80 	bl	80053e0 <HAL_GetTick>
 800ace0:	4602      	mov	r2, r0
 800ace2:	693b      	ldr	r3, [r7, #16]
 800ace4:	1ad3      	subs	r3, r2, r3
 800ace6:	2b02      	cmp	r3, #2
 800ace8:	d901      	bls.n	800acee <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800acea:	2303      	movs	r3, #3
 800acec:	e04c      	b.n	800ad88 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800acee:	4b28      	ldr	r3, [pc, #160]	@ (800ad90 <HAL_RCC_OscConfig+0x618>)
 800acf0:	681b      	ldr	r3, [r3, #0]
 800acf2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800acf6:	2b00      	cmp	r3, #0
 800acf8:	d1f0      	bne.n	800acdc <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800acfa:	4b25      	ldr	r3, [pc, #148]	@ (800ad90 <HAL_RCC_OscConfig+0x618>)
 800acfc:	68da      	ldr	r2, [r3, #12]
 800acfe:	4924      	ldr	r1, [pc, #144]	@ (800ad90 <HAL_RCC_OscConfig+0x618>)
 800ad00:	4b25      	ldr	r3, [pc, #148]	@ (800ad98 <HAL_RCC_OscConfig+0x620>)
 800ad02:	4013      	ands	r3, r2
 800ad04:	60cb      	str	r3, [r1, #12]
 800ad06:	e03e      	b.n	800ad86 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	69db      	ldr	r3, [r3, #28]
 800ad0c:	2b01      	cmp	r3, #1
 800ad0e:	d101      	bne.n	800ad14 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800ad10:	2301      	movs	r3, #1
 800ad12:	e039      	b.n	800ad88 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800ad14:	4b1e      	ldr	r3, [pc, #120]	@ (800ad90 <HAL_RCC_OscConfig+0x618>)
 800ad16:	68db      	ldr	r3, [r3, #12]
 800ad18:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ad1a:	697b      	ldr	r3, [r7, #20]
 800ad1c:	f003 0203 	and.w	r2, r3, #3
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	6a1b      	ldr	r3, [r3, #32]
 800ad24:	429a      	cmp	r2, r3
 800ad26:	d12c      	bne.n	800ad82 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800ad28:	697b      	ldr	r3, [r7, #20]
 800ad2a:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ad32:	3b01      	subs	r3, #1
 800ad34:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ad36:	429a      	cmp	r2, r3
 800ad38:	d123      	bne.n	800ad82 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800ad3a:	697b      	ldr	r3, [r7, #20]
 800ad3c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ad44:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800ad46:	429a      	cmp	r2, r3
 800ad48:	d11b      	bne.n	800ad82 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800ad4a:	697b      	ldr	r3, [r7, #20]
 800ad4c:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad54:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800ad56:	429a      	cmp	r2, r3
 800ad58:	d113      	bne.n	800ad82 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800ad5a:	697b      	ldr	r3, [r7, #20]
 800ad5c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ad64:	085b      	lsrs	r3, r3, #1
 800ad66:	3b01      	subs	r3, #1
 800ad68:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800ad6a:	429a      	cmp	r2, r3
 800ad6c:	d109      	bne.n	800ad82 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800ad6e:	697b      	ldr	r3, [r7, #20]
 800ad70:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ad78:	085b      	lsrs	r3, r3, #1
 800ad7a:	3b01      	subs	r3, #1
 800ad7c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800ad7e:	429a      	cmp	r2, r3
 800ad80:	d001      	beq.n	800ad86 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800ad82:	2301      	movs	r3, #1
 800ad84:	e000      	b.n	800ad88 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800ad86:	2300      	movs	r3, #0
}
 800ad88:	4618      	mov	r0, r3
 800ad8a:	3720      	adds	r7, #32
 800ad8c:	46bd      	mov	sp, r7
 800ad8e:	bd80      	pop	{r7, pc}
 800ad90:	40021000 	.word	0x40021000
 800ad94:	019f800c 	.word	0x019f800c
 800ad98:	feeefffc 	.word	0xfeeefffc

0800ad9c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800ad9c:	b580      	push	{r7, lr}
 800ad9e:	b086      	sub	sp, #24
 800ada0:	af00      	add	r7, sp, #0
 800ada2:	6078      	str	r0, [r7, #4]
 800ada4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800ada6:	2300      	movs	r3, #0
 800ada8:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	2b00      	cmp	r3, #0
 800adae:	d101      	bne.n	800adb4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800adb0:	2301      	movs	r3, #1
 800adb2:	e11e      	b.n	800aff2 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800adb4:	4b91      	ldr	r3, [pc, #580]	@ (800affc <HAL_RCC_ClockConfig+0x260>)
 800adb6:	681b      	ldr	r3, [r3, #0]
 800adb8:	f003 030f 	and.w	r3, r3, #15
 800adbc:	683a      	ldr	r2, [r7, #0]
 800adbe:	429a      	cmp	r2, r3
 800adc0:	d910      	bls.n	800ade4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800adc2:	4b8e      	ldr	r3, [pc, #568]	@ (800affc <HAL_RCC_ClockConfig+0x260>)
 800adc4:	681b      	ldr	r3, [r3, #0]
 800adc6:	f023 020f 	bic.w	r2, r3, #15
 800adca:	498c      	ldr	r1, [pc, #560]	@ (800affc <HAL_RCC_ClockConfig+0x260>)
 800adcc:	683b      	ldr	r3, [r7, #0]
 800adce:	4313      	orrs	r3, r2
 800add0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800add2:	4b8a      	ldr	r3, [pc, #552]	@ (800affc <HAL_RCC_ClockConfig+0x260>)
 800add4:	681b      	ldr	r3, [r3, #0]
 800add6:	f003 030f 	and.w	r3, r3, #15
 800adda:	683a      	ldr	r2, [r7, #0]
 800addc:	429a      	cmp	r2, r3
 800adde:	d001      	beq.n	800ade4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800ade0:	2301      	movs	r3, #1
 800ade2:	e106      	b.n	800aff2 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	681b      	ldr	r3, [r3, #0]
 800ade8:	f003 0301 	and.w	r3, r3, #1
 800adec:	2b00      	cmp	r3, #0
 800adee:	d073      	beq.n	800aed8 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	685b      	ldr	r3, [r3, #4]
 800adf4:	2b03      	cmp	r3, #3
 800adf6:	d129      	bne.n	800ae4c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800adf8:	4b81      	ldr	r3, [pc, #516]	@ (800b000 <HAL_RCC_ClockConfig+0x264>)
 800adfa:	681b      	ldr	r3, [r3, #0]
 800adfc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ae00:	2b00      	cmp	r3, #0
 800ae02:	d101      	bne.n	800ae08 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800ae04:	2301      	movs	r3, #1
 800ae06:	e0f4      	b.n	800aff2 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800ae08:	f000 f99e 	bl	800b148 <RCC_GetSysClockFreqFromPLLSource>
 800ae0c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800ae0e:	693b      	ldr	r3, [r7, #16]
 800ae10:	4a7c      	ldr	r2, [pc, #496]	@ (800b004 <HAL_RCC_ClockConfig+0x268>)
 800ae12:	4293      	cmp	r3, r2
 800ae14:	d93f      	bls.n	800ae96 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800ae16:	4b7a      	ldr	r3, [pc, #488]	@ (800b000 <HAL_RCC_ClockConfig+0x264>)
 800ae18:	689b      	ldr	r3, [r3, #8]
 800ae1a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800ae1e:	2b00      	cmp	r3, #0
 800ae20:	d009      	beq.n	800ae36 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800ae22:	687b      	ldr	r3, [r7, #4]
 800ae24:	681b      	ldr	r3, [r3, #0]
 800ae26:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800ae2a:	2b00      	cmp	r3, #0
 800ae2c:	d033      	beq.n	800ae96 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800ae32:	2b00      	cmp	r3, #0
 800ae34:	d12f      	bne.n	800ae96 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800ae36:	4b72      	ldr	r3, [pc, #456]	@ (800b000 <HAL_RCC_ClockConfig+0x264>)
 800ae38:	689b      	ldr	r3, [r3, #8]
 800ae3a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800ae3e:	4a70      	ldr	r2, [pc, #448]	@ (800b000 <HAL_RCC_ClockConfig+0x264>)
 800ae40:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ae44:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800ae46:	2380      	movs	r3, #128	@ 0x80
 800ae48:	617b      	str	r3, [r7, #20]
 800ae4a:	e024      	b.n	800ae96 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	685b      	ldr	r3, [r3, #4]
 800ae50:	2b02      	cmp	r3, #2
 800ae52:	d107      	bne.n	800ae64 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800ae54:	4b6a      	ldr	r3, [pc, #424]	@ (800b000 <HAL_RCC_ClockConfig+0x264>)
 800ae56:	681b      	ldr	r3, [r3, #0]
 800ae58:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ae5c:	2b00      	cmp	r3, #0
 800ae5e:	d109      	bne.n	800ae74 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800ae60:	2301      	movs	r3, #1
 800ae62:	e0c6      	b.n	800aff2 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800ae64:	4b66      	ldr	r3, [pc, #408]	@ (800b000 <HAL_RCC_ClockConfig+0x264>)
 800ae66:	681b      	ldr	r3, [r3, #0]
 800ae68:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ae6c:	2b00      	cmp	r3, #0
 800ae6e:	d101      	bne.n	800ae74 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800ae70:	2301      	movs	r3, #1
 800ae72:	e0be      	b.n	800aff2 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800ae74:	f000 f8ce 	bl	800b014 <HAL_RCC_GetSysClockFreq>
 800ae78:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800ae7a:	693b      	ldr	r3, [r7, #16]
 800ae7c:	4a61      	ldr	r2, [pc, #388]	@ (800b004 <HAL_RCC_ClockConfig+0x268>)
 800ae7e:	4293      	cmp	r3, r2
 800ae80:	d909      	bls.n	800ae96 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800ae82:	4b5f      	ldr	r3, [pc, #380]	@ (800b000 <HAL_RCC_ClockConfig+0x264>)
 800ae84:	689b      	ldr	r3, [r3, #8]
 800ae86:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800ae8a:	4a5d      	ldr	r2, [pc, #372]	@ (800b000 <HAL_RCC_ClockConfig+0x264>)
 800ae8c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ae90:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800ae92:	2380      	movs	r3, #128	@ 0x80
 800ae94:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800ae96:	4b5a      	ldr	r3, [pc, #360]	@ (800b000 <HAL_RCC_ClockConfig+0x264>)
 800ae98:	689b      	ldr	r3, [r3, #8]
 800ae9a:	f023 0203 	bic.w	r2, r3, #3
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	685b      	ldr	r3, [r3, #4]
 800aea2:	4957      	ldr	r1, [pc, #348]	@ (800b000 <HAL_RCC_ClockConfig+0x264>)
 800aea4:	4313      	orrs	r3, r2
 800aea6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800aea8:	f7fa fa9a 	bl	80053e0 <HAL_GetTick>
 800aeac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800aeae:	e00a      	b.n	800aec6 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800aeb0:	f7fa fa96 	bl	80053e0 <HAL_GetTick>
 800aeb4:	4602      	mov	r2, r0
 800aeb6:	68fb      	ldr	r3, [r7, #12]
 800aeb8:	1ad3      	subs	r3, r2, r3
 800aeba:	f241 3288 	movw	r2, #5000	@ 0x1388
 800aebe:	4293      	cmp	r3, r2
 800aec0:	d901      	bls.n	800aec6 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800aec2:	2303      	movs	r3, #3
 800aec4:	e095      	b.n	800aff2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800aec6:	4b4e      	ldr	r3, [pc, #312]	@ (800b000 <HAL_RCC_ClockConfig+0x264>)
 800aec8:	689b      	ldr	r3, [r3, #8]
 800aeca:	f003 020c 	and.w	r2, r3, #12
 800aece:	687b      	ldr	r3, [r7, #4]
 800aed0:	685b      	ldr	r3, [r3, #4]
 800aed2:	009b      	lsls	r3, r3, #2
 800aed4:	429a      	cmp	r2, r3
 800aed6:	d1eb      	bne.n	800aeb0 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800aed8:	687b      	ldr	r3, [r7, #4]
 800aeda:	681b      	ldr	r3, [r3, #0]
 800aedc:	f003 0302 	and.w	r3, r3, #2
 800aee0:	2b00      	cmp	r3, #0
 800aee2:	d023      	beq.n	800af2c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800aee4:	687b      	ldr	r3, [r7, #4]
 800aee6:	681b      	ldr	r3, [r3, #0]
 800aee8:	f003 0304 	and.w	r3, r3, #4
 800aeec:	2b00      	cmp	r3, #0
 800aeee:	d005      	beq.n	800aefc <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800aef0:	4b43      	ldr	r3, [pc, #268]	@ (800b000 <HAL_RCC_ClockConfig+0x264>)
 800aef2:	689b      	ldr	r3, [r3, #8]
 800aef4:	4a42      	ldr	r2, [pc, #264]	@ (800b000 <HAL_RCC_ClockConfig+0x264>)
 800aef6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800aefa:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	681b      	ldr	r3, [r3, #0]
 800af00:	f003 0308 	and.w	r3, r3, #8
 800af04:	2b00      	cmp	r3, #0
 800af06:	d007      	beq.n	800af18 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800af08:	4b3d      	ldr	r3, [pc, #244]	@ (800b000 <HAL_RCC_ClockConfig+0x264>)
 800af0a:	689b      	ldr	r3, [r3, #8]
 800af0c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800af10:	4a3b      	ldr	r2, [pc, #236]	@ (800b000 <HAL_RCC_ClockConfig+0x264>)
 800af12:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800af16:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800af18:	4b39      	ldr	r3, [pc, #228]	@ (800b000 <HAL_RCC_ClockConfig+0x264>)
 800af1a:	689b      	ldr	r3, [r3, #8]
 800af1c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	689b      	ldr	r3, [r3, #8]
 800af24:	4936      	ldr	r1, [pc, #216]	@ (800b000 <HAL_RCC_ClockConfig+0x264>)
 800af26:	4313      	orrs	r3, r2
 800af28:	608b      	str	r3, [r1, #8]
 800af2a:	e008      	b.n	800af3e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800af2c:	697b      	ldr	r3, [r7, #20]
 800af2e:	2b80      	cmp	r3, #128	@ 0x80
 800af30:	d105      	bne.n	800af3e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800af32:	4b33      	ldr	r3, [pc, #204]	@ (800b000 <HAL_RCC_ClockConfig+0x264>)
 800af34:	689b      	ldr	r3, [r3, #8]
 800af36:	4a32      	ldr	r2, [pc, #200]	@ (800b000 <HAL_RCC_ClockConfig+0x264>)
 800af38:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800af3c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800af3e:	4b2f      	ldr	r3, [pc, #188]	@ (800affc <HAL_RCC_ClockConfig+0x260>)
 800af40:	681b      	ldr	r3, [r3, #0]
 800af42:	f003 030f 	and.w	r3, r3, #15
 800af46:	683a      	ldr	r2, [r7, #0]
 800af48:	429a      	cmp	r2, r3
 800af4a:	d21d      	bcs.n	800af88 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800af4c:	4b2b      	ldr	r3, [pc, #172]	@ (800affc <HAL_RCC_ClockConfig+0x260>)
 800af4e:	681b      	ldr	r3, [r3, #0]
 800af50:	f023 020f 	bic.w	r2, r3, #15
 800af54:	4929      	ldr	r1, [pc, #164]	@ (800affc <HAL_RCC_ClockConfig+0x260>)
 800af56:	683b      	ldr	r3, [r7, #0]
 800af58:	4313      	orrs	r3, r2
 800af5a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800af5c:	f7fa fa40 	bl	80053e0 <HAL_GetTick>
 800af60:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800af62:	e00a      	b.n	800af7a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800af64:	f7fa fa3c 	bl	80053e0 <HAL_GetTick>
 800af68:	4602      	mov	r2, r0
 800af6a:	68fb      	ldr	r3, [r7, #12]
 800af6c:	1ad3      	subs	r3, r2, r3
 800af6e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800af72:	4293      	cmp	r3, r2
 800af74:	d901      	bls.n	800af7a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800af76:	2303      	movs	r3, #3
 800af78:	e03b      	b.n	800aff2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800af7a:	4b20      	ldr	r3, [pc, #128]	@ (800affc <HAL_RCC_ClockConfig+0x260>)
 800af7c:	681b      	ldr	r3, [r3, #0]
 800af7e:	f003 030f 	and.w	r3, r3, #15
 800af82:	683a      	ldr	r2, [r7, #0]
 800af84:	429a      	cmp	r2, r3
 800af86:	d1ed      	bne.n	800af64 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800af88:	687b      	ldr	r3, [r7, #4]
 800af8a:	681b      	ldr	r3, [r3, #0]
 800af8c:	f003 0304 	and.w	r3, r3, #4
 800af90:	2b00      	cmp	r3, #0
 800af92:	d008      	beq.n	800afa6 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800af94:	4b1a      	ldr	r3, [pc, #104]	@ (800b000 <HAL_RCC_ClockConfig+0x264>)
 800af96:	689b      	ldr	r3, [r3, #8]
 800af98:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800af9c:	687b      	ldr	r3, [r7, #4]
 800af9e:	68db      	ldr	r3, [r3, #12]
 800afa0:	4917      	ldr	r1, [pc, #92]	@ (800b000 <HAL_RCC_ClockConfig+0x264>)
 800afa2:	4313      	orrs	r3, r2
 800afa4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	681b      	ldr	r3, [r3, #0]
 800afaa:	f003 0308 	and.w	r3, r3, #8
 800afae:	2b00      	cmp	r3, #0
 800afb0:	d009      	beq.n	800afc6 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800afb2:	4b13      	ldr	r3, [pc, #76]	@ (800b000 <HAL_RCC_ClockConfig+0x264>)
 800afb4:	689b      	ldr	r3, [r3, #8]
 800afb6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800afba:	687b      	ldr	r3, [r7, #4]
 800afbc:	691b      	ldr	r3, [r3, #16]
 800afbe:	00db      	lsls	r3, r3, #3
 800afc0:	490f      	ldr	r1, [pc, #60]	@ (800b000 <HAL_RCC_ClockConfig+0x264>)
 800afc2:	4313      	orrs	r3, r2
 800afc4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800afc6:	f000 f825 	bl	800b014 <HAL_RCC_GetSysClockFreq>
 800afca:	4602      	mov	r2, r0
 800afcc:	4b0c      	ldr	r3, [pc, #48]	@ (800b000 <HAL_RCC_ClockConfig+0x264>)
 800afce:	689b      	ldr	r3, [r3, #8]
 800afd0:	091b      	lsrs	r3, r3, #4
 800afd2:	f003 030f 	and.w	r3, r3, #15
 800afd6:	490c      	ldr	r1, [pc, #48]	@ (800b008 <HAL_RCC_ClockConfig+0x26c>)
 800afd8:	5ccb      	ldrb	r3, [r1, r3]
 800afda:	f003 031f 	and.w	r3, r3, #31
 800afde:	fa22 f303 	lsr.w	r3, r2, r3
 800afe2:	4a0a      	ldr	r2, [pc, #40]	@ (800b00c <HAL_RCC_ClockConfig+0x270>)
 800afe4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800afe6:	4b0a      	ldr	r3, [pc, #40]	@ (800b010 <HAL_RCC_ClockConfig+0x274>)
 800afe8:	681b      	ldr	r3, [r3, #0]
 800afea:	4618      	mov	r0, r3
 800afec:	f7fa f9ac 	bl	8005348 <HAL_InitTick>
 800aff0:	4603      	mov	r3, r0
}
 800aff2:	4618      	mov	r0, r3
 800aff4:	3718      	adds	r7, #24
 800aff6:	46bd      	mov	sp, r7
 800aff8:	bd80      	pop	{r7, pc}
 800affa:	bf00      	nop
 800affc:	40022000 	.word	0x40022000
 800b000:	40021000 	.word	0x40021000
 800b004:	04c4b400 	.word	0x04c4b400
 800b008:	08015c64 	.word	0x08015c64
 800b00c:	20000004 	.word	0x20000004
 800b010:	20000008 	.word	0x20000008

0800b014 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800b014:	b480      	push	{r7}
 800b016:	b087      	sub	sp, #28
 800b018:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800b01a:	4b2c      	ldr	r3, [pc, #176]	@ (800b0cc <HAL_RCC_GetSysClockFreq+0xb8>)
 800b01c:	689b      	ldr	r3, [r3, #8]
 800b01e:	f003 030c 	and.w	r3, r3, #12
 800b022:	2b04      	cmp	r3, #4
 800b024:	d102      	bne.n	800b02c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800b026:	4b2a      	ldr	r3, [pc, #168]	@ (800b0d0 <HAL_RCC_GetSysClockFreq+0xbc>)
 800b028:	613b      	str	r3, [r7, #16]
 800b02a:	e047      	b.n	800b0bc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800b02c:	4b27      	ldr	r3, [pc, #156]	@ (800b0cc <HAL_RCC_GetSysClockFreq+0xb8>)
 800b02e:	689b      	ldr	r3, [r3, #8]
 800b030:	f003 030c 	and.w	r3, r3, #12
 800b034:	2b08      	cmp	r3, #8
 800b036:	d102      	bne.n	800b03e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800b038:	4b26      	ldr	r3, [pc, #152]	@ (800b0d4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800b03a:	613b      	str	r3, [r7, #16]
 800b03c:	e03e      	b.n	800b0bc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800b03e:	4b23      	ldr	r3, [pc, #140]	@ (800b0cc <HAL_RCC_GetSysClockFreq+0xb8>)
 800b040:	689b      	ldr	r3, [r3, #8]
 800b042:	f003 030c 	and.w	r3, r3, #12
 800b046:	2b0c      	cmp	r3, #12
 800b048:	d136      	bne.n	800b0b8 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800b04a:	4b20      	ldr	r3, [pc, #128]	@ (800b0cc <HAL_RCC_GetSysClockFreq+0xb8>)
 800b04c:	68db      	ldr	r3, [r3, #12]
 800b04e:	f003 0303 	and.w	r3, r3, #3
 800b052:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800b054:	4b1d      	ldr	r3, [pc, #116]	@ (800b0cc <HAL_RCC_GetSysClockFreq+0xb8>)
 800b056:	68db      	ldr	r3, [r3, #12]
 800b058:	091b      	lsrs	r3, r3, #4
 800b05a:	f003 030f 	and.w	r3, r3, #15
 800b05e:	3301      	adds	r3, #1
 800b060:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800b062:	68fb      	ldr	r3, [r7, #12]
 800b064:	2b03      	cmp	r3, #3
 800b066:	d10c      	bne.n	800b082 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800b068:	4a1a      	ldr	r2, [pc, #104]	@ (800b0d4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800b06a:	68bb      	ldr	r3, [r7, #8]
 800b06c:	fbb2 f3f3 	udiv	r3, r2, r3
 800b070:	4a16      	ldr	r2, [pc, #88]	@ (800b0cc <HAL_RCC_GetSysClockFreq+0xb8>)
 800b072:	68d2      	ldr	r2, [r2, #12]
 800b074:	0a12      	lsrs	r2, r2, #8
 800b076:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800b07a:	fb02 f303 	mul.w	r3, r2, r3
 800b07e:	617b      	str	r3, [r7, #20]
      break;
 800b080:	e00c      	b.n	800b09c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800b082:	4a13      	ldr	r2, [pc, #76]	@ (800b0d0 <HAL_RCC_GetSysClockFreq+0xbc>)
 800b084:	68bb      	ldr	r3, [r7, #8]
 800b086:	fbb2 f3f3 	udiv	r3, r2, r3
 800b08a:	4a10      	ldr	r2, [pc, #64]	@ (800b0cc <HAL_RCC_GetSysClockFreq+0xb8>)
 800b08c:	68d2      	ldr	r2, [r2, #12]
 800b08e:	0a12      	lsrs	r2, r2, #8
 800b090:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800b094:	fb02 f303 	mul.w	r3, r2, r3
 800b098:	617b      	str	r3, [r7, #20]
      break;
 800b09a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800b09c:	4b0b      	ldr	r3, [pc, #44]	@ (800b0cc <HAL_RCC_GetSysClockFreq+0xb8>)
 800b09e:	68db      	ldr	r3, [r3, #12]
 800b0a0:	0e5b      	lsrs	r3, r3, #25
 800b0a2:	f003 0303 	and.w	r3, r3, #3
 800b0a6:	3301      	adds	r3, #1
 800b0a8:	005b      	lsls	r3, r3, #1
 800b0aa:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800b0ac:	697a      	ldr	r2, [r7, #20]
 800b0ae:	687b      	ldr	r3, [r7, #4]
 800b0b0:	fbb2 f3f3 	udiv	r3, r2, r3
 800b0b4:	613b      	str	r3, [r7, #16]
 800b0b6:	e001      	b.n	800b0bc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800b0b8:	2300      	movs	r3, #0
 800b0ba:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800b0bc:	693b      	ldr	r3, [r7, #16]
}
 800b0be:	4618      	mov	r0, r3
 800b0c0:	371c      	adds	r7, #28
 800b0c2:	46bd      	mov	sp, r7
 800b0c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0c8:	4770      	bx	lr
 800b0ca:	bf00      	nop
 800b0cc:	40021000 	.word	0x40021000
 800b0d0:	00f42400 	.word	0x00f42400
 800b0d4:	007a1200 	.word	0x007a1200

0800b0d8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800b0d8:	b480      	push	{r7}
 800b0da:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800b0dc:	4b03      	ldr	r3, [pc, #12]	@ (800b0ec <HAL_RCC_GetHCLKFreq+0x14>)
 800b0de:	681b      	ldr	r3, [r3, #0]
}
 800b0e0:	4618      	mov	r0, r3
 800b0e2:	46bd      	mov	sp, r7
 800b0e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0e8:	4770      	bx	lr
 800b0ea:	bf00      	nop
 800b0ec:	20000004 	.word	0x20000004

0800b0f0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800b0f0:	b580      	push	{r7, lr}
 800b0f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800b0f4:	f7ff fff0 	bl	800b0d8 <HAL_RCC_GetHCLKFreq>
 800b0f8:	4602      	mov	r2, r0
 800b0fa:	4b06      	ldr	r3, [pc, #24]	@ (800b114 <HAL_RCC_GetPCLK1Freq+0x24>)
 800b0fc:	689b      	ldr	r3, [r3, #8]
 800b0fe:	0a1b      	lsrs	r3, r3, #8
 800b100:	f003 0307 	and.w	r3, r3, #7
 800b104:	4904      	ldr	r1, [pc, #16]	@ (800b118 <HAL_RCC_GetPCLK1Freq+0x28>)
 800b106:	5ccb      	ldrb	r3, [r1, r3]
 800b108:	f003 031f 	and.w	r3, r3, #31
 800b10c:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b110:	4618      	mov	r0, r3
 800b112:	bd80      	pop	{r7, pc}
 800b114:	40021000 	.word	0x40021000
 800b118:	08015c74 	.word	0x08015c74

0800b11c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800b11c:	b580      	push	{r7, lr}
 800b11e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800b120:	f7ff ffda 	bl	800b0d8 <HAL_RCC_GetHCLKFreq>
 800b124:	4602      	mov	r2, r0
 800b126:	4b06      	ldr	r3, [pc, #24]	@ (800b140 <HAL_RCC_GetPCLK2Freq+0x24>)
 800b128:	689b      	ldr	r3, [r3, #8]
 800b12a:	0adb      	lsrs	r3, r3, #11
 800b12c:	f003 0307 	and.w	r3, r3, #7
 800b130:	4904      	ldr	r1, [pc, #16]	@ (800b144 <HAL_RCC_GetPCLK2Freq+0x28>)
 800b132:	5ccb      	ldrb	r3, [r1, r3]
 800b134:	f003 031f 	and.w	r3, r3, #31
 800b138:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b13c:	4618      	mov	r0, r3
 800b13e:	bd80      	pop	{r7, pc}
 800b140:	40021000 	.word	0x40021000
 800b144:	08015c74 	.word	0x08015c74

0800b148 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800b148:	b480      	push	{r7}
 800b14a:	b087      	sub	sp, #28
 800b14c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800b14e:	4b1e      	ldr	r3, [pc, #120]	@ (800b1c8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800b150:	68db      	ldr	r3, [r3, #12]
 800b152:	f003 0303 	and.w	r3, r3, #3
 800b156:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800b158:	4b1b      	ldr	r3, [pc, #108]	@ (800b1c8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800b15a:	68db      	ldr	r3, [r3, #12]
 800b15c:	091b      	lsrs	r3, r3, #4
 800b15e:	f003 030f 	and.w	r3, r3, #15
 800b162:	3301      	adds	r3, #1
 800b164:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800b166:	693b      	ldr	r3, [r7, #16]
 800b168:	2b03      	cmp	r3, #3
 800b16a:	d10c      	bne.n	800b186 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800b16c:	4a17      	ldr	r2, [pc, #92]	@ (800b1cc <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800b16e:	68fb      	ldr	r3, [r7, #12]
 800b170:	fbb2 f3f3 	udiv	r3, r2, r3
 800b174:	4a14      	ldr	r2, [pc, #80]	@ (800b1c8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800b176:	68d2      	ldr	r2, [r2, #12]
 800b178:	0a12      	lsrs	r2, r2, #8
 800b17a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800b17e:	fb02 f303 	mul.w	r3, r2, r3
 800b182:	617b      	str	r3, [r7, #20]
    break;
 800b184:	e00c      	b.n	800b1a0 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800b186:	4a12      	ldr	r2, [pc, #72]	@ (800b1d0 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800b188:	68fb      	ldr	r3, [r7, #12]
 800b18a:	fbb2 f3f3 	udiv	r3, r2, r3
 800b18e:	4a0e      	ldr	r2, [pc, #56]	@ (800b1c8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800b190:	68d2      	ldr	r2, [r2, #12]
 800b192:	0a12      	lsrs	r2, r2, #8
 800b194:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800b198:	fb02 f303 	mul.w	r3, r2, r3
 800b19c:	617b      	str	r3, [r7, #20]
    break;
 800b19e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800b1a0:	4b09      	ldr	r3, [pc, #36]	@ (800b1c8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800b1a2:	68db      	ldr	r3, [r3, #12]
 800b1a4:	0e5b      	lsrs	r3, r3, #25
 800b1a6:	f003 0303 	and.w	r3, r3, #3
 800b1aa:	3301      	adds	r3, #1
 800b1ac:	005b      	lsls	r3, r3, #1
 800b1ae:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800b1b0:	697a      	ldr	r2, [r7, #20]
 800b1b2:	68bb      	ldr	r3, [r7, #8]
 800b1b4:	fbb2 f3f3 	udiv	r3, r2, r3
 800b1b8:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800b1ba:	687b      	ldr	r3, [r7, #4]
}
 800b1bc:	4618      	mov	r0, r3
 800b1be:	371c      	adds	r7, #28
 800b1c0:	46bd      	mov	sp, r7
 800b1c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1c6:	4770      	bx	lr
 800b1c8:	40021000 	.word	0x40021000
 800b1cc:	007a1200 	.word	0x007a1200
 800b1d0:	00f42400 	.word	0x00f42400

0800b1d4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800b1d4:	b580      	push	{r7, lr}
 800b1d6:	b086      	sub	sp, #24
 800b1d8:	af00      	add	r7, sp, #0
 800b1da:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800b1dc:	2300      	movs	r3, #0
 800b1de:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800b1e0:	2300      	movs	r3, #0
 800b1e2:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	681b      	ldr	r3, [r3, #0]
 800b1e8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800b1ec:	2b00      	cmp	r3, #0
 800b1ee:	f000 8098 	beq.w	800b322 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800b1f2:	2300      	movs	r3, #0
 800b1f4:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800b1f6:	4b43      	ldr	r3, [pc, #268]	@ (800b304 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b1f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b1fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b1fe:	2b00      	cmp	r3, #0
 800b200:	d10d      	bne.n	800b21e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800b202:	4b40      	ldr	r3, [pc, #256]	@ (800b304 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b204:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b206:	4a3f      	ldr	r2, [pc, #252]	@ (800b304 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b208:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b20c:	6593      	str	r3, [r2, #88]	@ 0x58
 800b20e:	4b3d      	ldr	r3, [pc, #244]	@ (800b304 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b210:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b212:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b216:	60bb      	str	r3, [r7, #8]
 800b218:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800b21a:	2301      	movs	r3, #1
 800b21c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800b21e:	4b3a      	ldr	r3, [pc, #232]	@ (800b308 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800b220:	681b      	ldr	r3, [r3, #0]
 800b222:	4a39      	ldr	r2, [pc, #228]	@ (800b308 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800b224:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b228:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800b22a:	f7fa f8d9 	bl	80053e0 <HAL_GetTick>
 800b22e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b230:	e009      	b.n	800b246 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b232:	f7fa f8d5 	bl	80053e0 <HAL_GetTick>
 800b236:	4602      	mov	r2, r0
 800b238:	68fb      	ldr	r3, [r7, #12]
 800b23a:	1ad3      	subs	r3, r2, r3
 800b23c:	2b02      	cmp	r3, #2
 800b23e:	d902      	bls.n	800b246 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800b240:	2303      	movs	r3, #3
 800b242:	74fb      	strb	r3, [r7, #19]
        break;
 800b244:	e005      	b.n	800b252 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b246:	4b30      	ldr	r3, [pc, #192]	@ (800b308 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800b248:	681b      	ldr	r3, [r3, #0]
 800b24a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b24e:	2b00      	cmp	r3, #0
 800b250:	d0ef      	beq.n	800b232 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800b252:	7cfb      	ldrb	r3, [r7, #19]
 800b254:	2b00      	cmp	r3, #0
 800b256:	d159      	bne.n	800b30c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800b258:	4b2a      	ldr	r3, [pc, #168]	@ (800b304 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b25a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b25e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b262:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800b264:	697b      	ldr	r3, [r7, #20]
 800b266:	2b00      	cmp	r3, #0
 800b268:	d01e      	beq.n	800b2a8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800b26a:	687b      	ldr	r3, [r7, #4]
 800b26c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b26e:	697a      	ldr	r2, [r7, #20]
 800b270:	429a      	cmp	r2, r3
 800b272:	d019      	beq.n	800b2a8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800b274:	4b23      	ldr	r3, [pc, #140]	@ (800b304 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b276:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b27a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b27e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800b280:	4b20      	ldr	r3, [pc, #128]	@ (800b304 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b282:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b286:	4a1f      	ldr	r2, [pc, #124]	@ (800b304 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b288:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b28c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800b290:	4b1c      	ldr	r3, [pc, #112]	@ (800b304 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b292:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b296:	4a1b      	ldr	r2, [pc, #108]	@ (800b304 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b298:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b29c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800b2a0:	4a18      	ldr	r2, [pc, #96]	@ (800b304 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b2a2:	697b      	ldr	r3, [r7, #20]
 800b2a4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800b2a8:	697b      	ldr	r3, [r7, #20]
 800b2aa:	f003 0301 	and.w	r3, r3, #1
 800b2ae:	2b00      	cmp	r3, #0
 800b2b0:	d016      	beq.n	800b2e0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b2b2:	f7fa f895 	bl	80053e0 <HAL_GetTick>
 800b2b6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b2b8:	e00b      	b.n	800b2d2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b2ba:	f7fa f891 	bl	80053e0 <HAL_GetTick>
 800b2be:	4602      	mov	r2, r0
 800b2c0:	68fb      	ldr	r3, [r7, #12]
 800b2c2:	1ad3      	subs	r3, r2, r3
 800b2c4:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b2c8:	4293      	cmp	r3, r2
 800b2ca:	d902      	bls.n	800b2d2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800b2cc:	2303      	movs	r3, #3
 800b2ce:	74fb      	strb	r3, [r7, #19]
            break;
 800b2d0:	e006      	b.n	800b2e0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b2d2:	4b0c      	ldr	r3, [pc, #48]	@ (800b304 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b2d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b2d8:	f003 0302 	and.w	r3, r3, #2
 800b2dc:	2b00      	cmp	r3, #0
 800b2de:	d0ec      	beq.n	800b2ba <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800b2e0:	7cfb      	ldrb	r3, [r7, #19]
 800b2e2:	2b00      	cmp	r3, #0
 800b2e4:	d10b      	bne.n	800b2fe <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800b2e6:	4b07      	ldr	r3, [pc, #28]	@ (800b304 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b2e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b2ec:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b2f4:	4903      	ldr	r1, [pc, #12]	@ (800b304 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b2f6:	4313      	orrs	r3, r2
 800b2f8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800b2fc:	e008      	b.n	800b310 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800b2fe:	7cfb      	ldrb	r3, [r7, #19]
 800b300:	74bb      	strb	r3, [r7, #18]
 800b302:	e005      	b.n	800b310 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800b304:	40021000 	.word	0x40021000
 800b308:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b30c:	7cfb      	ldrb	r3, [r7, #19]
 800b30e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800b310:	7c7b      	ldrb	r3, [r7, #17]
 800b312:	2b01      	cmp	r3, #1
 800b314:	d105      	bne.n	800b322 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800b316:	4ba6      	ldr	r3, [pc, #664]	@ (800b5b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b318:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b31a:	4aa5      	ldr	r2, [pc, #660]	@ (800b5b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b31c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b320:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800b322:	687b      	ldr	r3, [r7, #4]
 800b324:	681b      	ldr	r3, [r3, #0]
 800b326:	f003 0301 	and.w	r3, r3, #1
 800b32a:	2b00      	cmp	r3, #0
 800b32c:	d00a      	beq.n	800b344 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800b32e:	4ba0      	ldr	r3, [pc, #640]	@ (800b5b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b330:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b334:	f023 0203 	bic.w	r2, r3, #3
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	685b      	ldr	r3, [r3, #4]
 800b33c:	499c      	ldr	r1, [pc, #624]	@ (800b5b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b33e:	4313      	orrs	r3, r2
 800b340:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800b344:	687b      	ldr	r3, [r7, #4]
 800b346:	681b      	ldr	r3, [r3, #0]
 800b348:	f003 0302 	and.w	r3, r3, #2
 800b34c:	2b00      	cmp	r3, #0
 800b34e:	d00a      	beq.n	800b366 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800b350:	4b97      	ldr	r3, [pc, #604]	@ (800b5b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b352:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b356:	f023 020c 	bic.w	r2, r3, #12
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	689b      	ldr	r3, [r3, #8]
 800b35e:	4994      	ldr	r1, [pc, #592]	@ (800b5b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b360:	4313      	orrs	r3, r2
 800b362:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800b366:	687b      	ldr	r3, [r7, #4]
 800b368:	681b      	ldr	r3, [r3, #0]
 800b36a:	f003 0304 	and.w	r3, r3, #4
 800b36e:	2b00      	cmp	r3, #0
 800b370:	d00a      	beq.n	800b388 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800b372:	4b8f      	ldr	r3, [pc, #572]	@ (800b5b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b374:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b378:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	68db      	ldr	r3, [r3, #12]
 800b380:	498b      	ldr	r1, [pc, #556]	@ (800b5b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b382:	4313      	orrs	r3, r2
 800b384:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800b388:	687b      	ldr	r3, [r7, #4]
 800b38a:	681b      	ldr	r3, [r3, #0]
 800b38c:	f003 0308 	and.w	r3, r3, #8
 800b390:	2b00      	cmp	r3, #0
 800b392:	d00a      	beq.n	800b3aa <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800b394:	4b86      	ldr	r3, [pc, #536]	@ (800b5b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b396:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b39a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800b39e:	687b      	ldr	r3, [r7, #4]
 800b3a0:	691b      	ldr	r3, [r3, #16]
 800b3a2:	4983      	ldr	r1, [pc, #524]	@ (800b5b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b3a4:	4313      	orrs	r3, r2
 800b3a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800b3aa:	687b      	ldr	r3, [r7, #4]
 800b3ac:	681b      	ldr	r3, [r3, #0]
 800b3ae:	f003 0320 	and.w	r3, r3, #32
 800b3b2:	2b00      	cmp	r3, #0
 800b3b4:	d00a      	beq.n	800b3cc <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800b3b6:	4b7e      	ldr	r3, [pc, #504]	@ (800b5b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b3b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b3bc:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800b3c0:	687b      	ldr	r3, [r7, #4]
 800b3c2:	695b      	ldr	r3, [r3, #20]
 800b3c4:	497a      	ldr	r1, [pc, #488]	@ (800b5b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b3c6:	4313      	orrs	r3, r2
 800b3c8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800b3cc:	687b      	ldr	r3, [r7, #4]
 800b3ce:	681b      	ldr	r3, [r3, #0]
 800b3d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b3d4:	2b00      	cmp	r3, #0
 800b3d6:	d00a      	beq.n	800b3ee <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800b3d8:	4b75      	ldr	r3, [pc, #468]	@ (800b5b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b3da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b3de:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800b3e2:	687b      	ldr	r3, [r7, #4]
 800b3e4:	699b      	ldr	r3, [r3, #24]
 800b3e6:	4972      	ldr	r1, [pc, #456]	@ (800b5b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b3e8:	4313      	orrs	r3, r2
 800b3ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	681b      	ldr	r3, [r3, #0]
 800b3f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b3f6:	2b00      	cmp	r3, #0
 800b3f8:	d00a      	beq.n	800b410 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800b3fa:	4b6d      	ldr	r3, [pc, #436]	@ (800b5b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b3fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b400:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	69db      	ldr	r3, [r3, #28]
 800b408:	4969      	ldr	r1, [pc, #420]	@ (800b5b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b40a:	4313      	orrs	r3, r2
 800b40c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800b410:	687b      	ldr	r3, [r7, #4]
 800b412:	681b      	ldr	r3, [r3, #0]
 800b414:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b418:	2b00      	cmp	r3, #0
 800b41a:	d00a      	beq.n	800b432 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800b41c:	4b64      	ldr	r3, [pc, #400]	@ (800b5b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b41e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b422:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800b426:	687b      	ldr	r3, [r7, #4]
 800b428:	6a1b      	ldr	r3, [r3, #32]
 800b42a:	4961      	ldr	r1, [pc, #388]	@ (800b5b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b42c:	4313      	orrs	r3, r2
 800b42e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	681b      	ldr	r3, [r3, #0]
 800b436:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b43a:	2b00      	cmp	r3, #0
 800b43c:	d00a      	beq.n	800b454 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800b43e:	4b5c      	ldr	r3, [pc, #368]	@ (800b5b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b440:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b444:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800b448:	687b      	ldr	r3, [r7, #4]
 800b44a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b44c:	4958      	ldr	r1, [pc, #352]	@ (800b5b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b44e:	4313      	orrs	r3, r2
 800b450:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	681b      	ldr	r3, [r3, #0]
 800b458:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b45c:	2b00      	cmp	r3, #0
 800b45e:	d015      	beq.n	800b48c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800b460:	4b53      	ldr	r3, [pc, #332]	@ (800b5b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b462:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b466:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800b46a:	687b      	ldr	r3, [r7, #4]
 800b46c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b46e:	4950      	ldr	r1, [pc, #320]	@ (800b5b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b470:	4313      	orrs	r3, r2
 800b472:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800b476:	687b      	ldr	r3, [r7, #4]
 800b478:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b47a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b47e:	d105      	bne.n	800b48c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b480:	4b4b      	ldr	r3, [pc, #300]	@ (800b5b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b482:	68db      	ldr	r3, [r3, #12]
 800b484:	4a4a      	ldr	r2, [pc, #296]	@ (800b5b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b486:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b48a:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	681b      	ldr	r3, [r3, #0]
 800b490:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b494:	2b00      	cmp	r3, #0
 800b496:	d015      	beq.n	800b4c4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800b498:	4b45      	ldr	r3, [pc, #276]	@ (800b5b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b49a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b49e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800b4a2:	687b      	ldr	r3, [r7, #4]
 800b4a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b4a6:	4942      	ldr	r1, [pc, #264]	@ (800b5b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b4a8:	4313      	orrs	r3, r2
 800b4aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800b4ae:	687b      	ldr	r3, [r7, #4]
 800b4b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b4b2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800b4b6:	d105      	bne.n	800b4c4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b4b8:	4b3d      	ldr	r3, [pc, #244]	@ (800b5b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b4ba:	68db      	ldr	r3, [r3, #12]
 800b4bc:	4a3c      	ldr	r2, [pc, #240]	@ (800b5b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b4be:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b4c2:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	681b      	ldr	r3, [r3, #0]
 800b4c8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800b4cc:	2b00      	cmp	r3, #0
 800b4ce:	d015      	beq.n	800b4fc <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800b4d0:	4b37      	ldr	r3, [pc, #220]	@ (800b5b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b4d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b4d6:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800b4da:	687b      	ldr	r3, [r7, #4]
 800b4dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b4de:	4934      	ldr	r1, [pc, #208]	@ (800b5b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b4e0:	4313      	orrs	r3, r2
 800b4e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b4ea:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b4ee:	d105      	bne.n	800b4fc <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b4f0:	4b2f      	ldr	r3, [pc, #188]	@ (800b5b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b4f2:	68db      	ldr	r3, [r3, #12]
 800b4f4:	4a2e      	ldr	r2, [pc, #184]	@ (800b5b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b4f6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b4fa:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	681b      	ldr	r3, [r3, #0]
 800b500:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b504:	2b00      	cmp	r3, #0
 800b506:	d015      	beq.n	800b534 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800b508:	4b29      	ldr	r3, [pc, #164]	@ (800b5b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b50a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b50e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800b512:	687b      	ldr	r3, [r7, #4]
 800b514:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b516:	4926      	ldr	r1, [pc, #152]	@ (800b5b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b518:	4313      	orrs	r3, r2
 800b51a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b522:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b526:	d105      	bne.n	800b534 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b528:	4b21      	ldr	r3, [pc, #132]	@ (800b5b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b52a:	68db      	ldr	r3, [r3, #12]
 800b52c:	4a20      	ldr	r2, [pc, #128]	@ (800b5b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b52e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b532:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	681b      	ldr	r3, [r3, #0]
 800b538:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b53c:	2b00      	cmp	r3, #0
 800b53e:	d015      	beq.n	800b56c <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800b540:	4b1b      	ldr	r3, [pc, #108]	@ (800b5b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b542:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b546:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800b54a:	687b      	ldr	r3, [r7, #4]
 800b54c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b54e:	4918      	ldr	r1, [pc, #96]	@ (800b5b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b550:	4313      	orrs	r3, r2
 800b552:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800b556:	687b      	ldr	r3, [r7, #4]
 800b558:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b55a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b55e:	d105      	bne.n	800b56c <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b560:	4b13      	ldr	r3, [pc, #76]	@ (800b5b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b562:	68db      	ldr	r3, [r3, #12]
 800b564:	4a12      	ldr	r2, [pc, #72]	@ (800b5b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b566:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b56a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800b56c:	687b      	ldr	r3, [r7, #4]
 800b56e:	681b      	ldr	r3, [r3, #0]
 800b570:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b574:	2b00      	cmp	r3, #0
 800b576:	d015      	beq.n	800b5a4 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800b578:	4b0d      	ldr	r3, [pc, #52]	@ (800b5b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b57a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b57e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b586:	490a      	ldr	r1, [pc, #40]	@ (800b5b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b588:	4313      	orrs	r3, r2
 800b58a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800b58e:	687b      	ldr	r3, [r7, #4]
 800b590:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b592:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b596:	d105      	bne.n	800b5a4 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800b598:	4b05      	ldr	r3, [pc, #20]	@ (800b5b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b59a:	68db      	ldr	r3, [r3, #12]
 800b59c:	4a04      	ldr	r2, [pc, #16]	@ (800b5b0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800b59e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b5a2:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800b5a4:	7cbb      	ldrb	r3, [r7, #18]
}
 800b5a6:	4618      	mov	r0, r3
 800b5a8:	3718      	adds	r7, #24
 800b5aa:	46bd      	mov	sp, r7
 800b5ac:	bd80      	pop	{r7, pc}
 800b5ae:	bf00      	nop
 800b5b0:	40021000 	.word	0x40021000

0800b5b4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800b5b4:	b580      	push	{r7, lr}
 800b5b6:	b084      	sub	sp, #16
 800b5b8:	af00      	add	r7, sp, #0
 800b5ba:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	2b00      	cmp	r3, #0
 800b5c0:	d101      	bne.n	800b5c6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800b5c2:	2301      	movs	r3, #1
 800b5c4:	e09d      	b.n	800b702 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800b5c6:	687b      	ldr	r3, [r7, #4]
 800b5c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b5ca:	2b00      	cmp	r3, #0
 800b5cc:	d108      	bne.n	800b5e0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800b5ce:	687b      	ldr	r3, [r7, #4]
 800b5d0:	685b      	ldr	r3, [r3, #4]
 800b5d2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b5d6:	d009      	beq.n	800b5ec <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800b5d8:	687b      	ldr	r3, [r7, #4]
 800b5da:	2200      	movs	r2, #0
 800b5dc:	61da      	str	r2, [r3, #28]
 800b5de:	e005      	b.n	800b5ec <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	2200      	movs	r2, #0
 800b5e4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800b5e6:	687b      	ldr	r3, [r7, #4]
 800b5e8:	2200      	movs	r2, #0
 800b5ea:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b5ec:	687b      	ldr	r3, [r7, #4]
 800b5ee:	2200      	movs	r2, #0
 800b5f0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800b5f2:	687b      	ldr	r3, [r7, #4]
 800b5f4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800b5f8:	b2db      	uxtb	r3, r3
 800b5fa:	2b00      	cmp	r3, #0
 800b5fc:	d106      	bne.n	800b60c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800b5fe:	687b      	ldr	r3, [r7, #4]
 800b600:	2200      	movs	r2, #0
 800b602:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800b606:	6878      	ldr	r0, [r7, #4]
 800b608:	f7f7 fee6 	bl	80033d8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800b60c:	687b      	ldr	r3, [r7, #4]
 800b60e:	2202      	movs	r2, #2
 800b610:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800b614:	687b      	ldr	r3, [r7, #4]
 800b616:	681b      	ldr	r3, [r3, #0]
 800b618:	681a      	ldr	r2, [r3, #0]
 800b61a:	687b      	ldr	r3, [r7, #4]
 800b61c:	681b      	ldr	r3, [r3, #0]
 800b61e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b622:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	68db      	ldr	r3, [r3, #12]
 800b628:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800b62c:	d902      	bls.n	800b634 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800b62e:	2300      	movs	r3, #0
 800b630:	60fb      	str	r3, [r7, #12]
 800b632:	e002      	b.n	800b63a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800b634:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800b638:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	68db      	ldr	r3, [r3, #12]
 800b63e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800b642:	d007      	beq.n	800b654 <HAL_SPI_Init+0xa0>
 800b644:	687b      	ldr	r3, [r7, #4]
 800b646:	68db      	ldr	r3, [r3, #12]
 800b648:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800b64c:	d002      	beq.n	800b654 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b64e:	687b      	ldr	r3, [r7, #4]
 800b650:	2200      	movs	r2, #0
 800b652:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800b654:	687b      	ldr	r3, [r7, #4]
 800b656:	685b      	ldr	r3, [r3, #4]
 800b658:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800b65c:	687b      	ldr	r3, [r7, #4]
 800b65e:	689b      	ldr	r3, [r3, #8]
 800b660:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800b664:	431a      	orrs	r2, r3
 800b666:	687b      	ldr	r3, [r7, #4]
 800b668:	691b      	ldr	r3, [r3, #16]
 800b66a:	f003 0302 	and.w	r3, r3, #2
 800b66e:	431a      	orrs	r2, r3
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	695b      	ldr	r3, [r3, #20]
 800b674:	f003 0301 	and.w	r3, r3, #1
 800b678:	431a      	orrs	r2, r3
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	699b      	ldr	r3, [r3, #24]
 800b67e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b682:	431a      	orrs	r2, r3
 800b684:	687b      	ldr	r3, [r7, #4]
 800b686:	69db      	ldr	r3, [r3, #28]
 800b688:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b68c:	431a      	orrs	r2, r3
 800b68e:	687b      	ldr	r3, [r7, #4]
 800b690:	6a1b      	ldr	r3, [r3, #32]
 800b692:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b696:	ea42 0103 	orr.w	r1, r2, r3
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b69e:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800b6a2:	687b      	ldr	r3, [r7, #4]
 800b6a4:	681b      	ldr	r3, [r3, #0]
 800b6a6:	430a      	orrs	r2, r1
 800b6a8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800b6aa:	687b      	ldr	r3, [r7, #4]
 800b6ac:	699b      	ldr	r3, [r3, #24]
 800b6ae:	0c1b      	lsrs	r3, r3, #16
 800b6b0:	f003 0204 	and.w	r2, r3, #4
 800b6b4:	687b      	ldr	r3, [r7, #4]
 800b6b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b6b8:	f003 0310 	and.w	r3, r3, #16
 800b6bc:	431a      	orrs	r2, r3
 800b6be:	687b      	ldr	r3, [r7, #4]
 800b6c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b6c2:	f003 0308 	and.w	r3, r3, #8
 800b6c6:	431a      	orrs	r2, r3
 800b6c8:	687b      	ldr	r3, [r7, #4]
 800b6ca:	68db      	ldr	r3, [r3, #12]
 800b6cc:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800b6d0:	ea42 0103 	orr.w	r1, r2, r3
 800b6d4:	68fb      	ldr	r3, [r7, #12]
 800b6d6:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	681b      	ldr	r3, [r3, #0]
 800b6de:	430a      	orrs	r2, r1
 800b6e0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800b6e2:	687b      	ldr	r3, [r7, #4]
 800b6e4:	681b      	ldr	r3, [r3, #0]
 800b6e6:	69da      	ldr	r2, [r3, #28]
 800b6e8:	687b      	ldr	r3, [r7, #4]
 800b6ea:	681b      	ldr	r3, [r3, #0]
 800b6ec:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800b6f0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800b6f2:	687b      	ldr	r3, [r7, #4]
 800b6f4:	2200      	movs	r2, #0
 800b6f6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800b6f8:	687b      	ldr	r3, [r7, #4]
 800b6fa:	2201      	movs	r2, #1
 800b6fc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800b700:	2300      	movs	r3, #0
}
 800b702:	4618      	mov	r0, r3
 800b704:	3710      	adds	r7, #16
 800b706:	46bd      	mov	sp, r7
 800b708:	bd80      	pop	{r7, pc}

0800b70a <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b70a:	b580      	push	{r7, lr}
 800b70c:	b082      	sub	sp, #8
 800b70e:	af00      	add	r7, sp, #0
 800b710:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b712:	687b      	ldr	r3, [r7, #4]
 800b714:	2b00      	cmp	r3, #0
 800b716:	d101      	bne.n	800b71c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b718:	2301      	movs	r3, #1
 800b71a:	e042      	b.n	800b7a2 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800b71c:	687b      	ldr	r3, [r7, #4]
 800b71e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b722:	2b00      	cmp	r3, #0
 800b724:	d106      	bne.n	800b734 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b726:	687b      	ldr	r3, [r7, #4]
 800b728:	2200      	movs	r2, #0
 800b72a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b72e:	6878      	ldr	r0, [r7, #4]
 800b730:	f7f7 feb2 	bl	8003498 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b734:	687b      	ldr	r3, [r7, #4]
 800b736:	2224      	movs	r2, #36	@ 0x24
 800b738:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800b73c:	687b      	ldr	r3, [r7, #4]
 800b73e:	681b      	ldr	r3, [r3, #0]
 800b740:	681a      	ldr	r2, [r3, #0]
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	681b      	ldr	r3, [r3, #0]
 800b746:	f022 0201 	bic.w	r2, r2, #1
 800b74a:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800b74c:	687b      	ldr	r3, [r7, #4]
 800b74e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b750:	2b00      	cmp	r3, #0
 800b752:	d002      	beq.n	800b75a <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800b754:	6878      	ldr	r0, [r7, #4]
 800b756:	f000 fedf 	bl	800c518 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800b75a:	6878      	ldr	r0, [r7, #4]
 800b75c:	f000 fc10 	bl	800bf80 <UART_SetConfig>
 800b760:	4603      	mov	r3, r0
 800b762:	2b01      	cmp	r3, #1
 800b764:	d101      	bne.n	800b76a <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800b766:	2301      	movs	r3, #1
 800b768:	e01b      	b.n	800b7a2 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b76a:	687b      	ldr	r3, [r7, #4]
 800b76c:	681b      	ldr	r3, [r3, #0]
 800b76e:	685a      	ldr	r2, [r3, #4]
 800b770:	687b      	ldr	r3, [r7, #4]
 800b772:	681b      	ldr	r3, [r3, #0]
 800b774:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800b778:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b77a:	687b      	ldr	r3, [r7, #4]
 800b77c:	681b      	ldr	r3, [r3, #0]
 800b77e:	689a      	ldr	r2, [r3, #8]
 800b780:	687b      	ldr	r3, [r7, #4]
 800b782:	681b      	ldr	r3, [r3, #0]
 800b784:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800b788:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800b78a:	687b      	ldr	r3, [r7, #4]
 800b78c:	681b      	ldr	r3, [r3, #0]
 800b78e:	681a      	ldr	r2, [r3, #0]
 800b790:	687b      	ldr	r3, [r7, #4]
 800b792:	681b      	ldr	r3, [r3, #0]
 800b794:	f042 0201 	orr.w	r2, r2, #1
 800b798:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800b79a:	6878      	ldr	r0, [r7, #4]
 800b79c:	f000 ff5e 	bl	800c65c <UART_CheckIdleState>
 800b7a0:	4603      	mov	r3, r0
}
 800b7a2:	4618      	mov	r0, r3
 800b7a4:	3708      	adds	r7, #8
 800b7a6:	46bd      	mov	sp, r7
 800b7a8:	bd80      	pop	{r7, pc}
	...

0800b7ac <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800b7ac:	b580      	push	{r7, lr}
 800b7ae:	b08a      	sub	sp, #40	@ 0x28
 800b7b0:	af00      	add	r7, sp, #0
 800b7b2:	60f8      	str	r0, [r7, #12]
 800b7b4:	60b9      	str	r1, [r7, #8]
 800b7b6:	4613      	mov	r3, r2
 800b7b8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800b7ba:	68fb      	ldr	r3, [r7, #12]
 800b7bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b7c0:	2b20      	cmp	r3, #32
 800b7c2:	d167      	bne.n	800b894 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800b7c4:	68bb      	ldr	r3, [r7, #8]
 800b7c6:	2b00      	cmp	r3, #0
 800b7c8:	d002      	beq.n	800b7d0 <HAL_UART_Transmit_DMA+0x24>
 800b7ca:	88fb      	ldrh	r3, [r7, #6]
 800b7cc:	2b00      	cmp	r3, #0
 800b7ce:	d101      	bne.n	800b7d4 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800b7d0:	2301      	movs	r3, #1
 800b7d2:	e060      	b.n	800b896 <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 800b7d4:	68fb      	ldr	r3, [r7, #12]
 800b7d6:	68ba      	ldr	r2, [r7, #8]
 800b7d8:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800b7da:	68fb      	ldr	r3, [r7, #12]
 800b7dc:	88fa      	ldrh	r2, [r7, #6]
 800b7de:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800b7e2:	68fb      	ldr	r3, [r7, #12]
 800b7e4:	88fa      	ldrh	r2, [r7, #6]
 800b7e6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b7ea:	68fb      	ldr	r3, [r7, #12]
 800b7ec:	2200      	movs	r2, #0
 800b7ee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800b7f2:	68fb      	ldr	r3, [r7, #12]
 800b7f4:	2221      	movs	r2, #33	@ 0x21
 800b7f6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 800b7fa:	68fb      	ldr	r3, [r7, #12]
 800b7fc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b7fe:	2b00      	cmp	r3, #0
 800b800:	d028      	beq.n	800b854 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800b802:	68fb      	ldr	r3, [r7, #12]
 800b804:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b806:	4a26      	ldr	r2, [pc, #152]	@ (800b8a0 <HAL_UART_Transmit_DMA+0xf4>)
 800b808:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800b80a:	68fb      	ldr	r3, [r7, #12]
 800b80c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b80e:	4a25      	ldr	r2, [pc, #148]	@ (800b8a4 <HAL_UART_Transmit_DMA+0xf8>)
 800b810:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800b812:	68fb      	ldr	r3, [r7, #12]
 800b814:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b816:	4a24      	ldr	r2, [pc, #144]	@ (800b8a8 <HAL_UART_Transmit_DMA+0xfc>)
 800b818:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800b81a:	68fb      	ldr	r3, [r7, #12]
 800b81c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b81e:	2200      	movs	r2, #0
 800b820:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800b822:	68fb      	ldr	r3, [r7, #12]
 800b824:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800b826:	68fb      	ldr	r3, [r7, #12]
 800b828:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b82a:	4619      	mov	r1, r3
 800b82c:	68fb      	ldr	r3, [r7, #12]
 800b82e:	681b      	ldr	r3, [r3, #0]
 800b830:	3328      	adds	r3, #40	@ 0x28
 800b832:	461a      	mov	r2, r3
 800b834:	88fb      	ldrh	r3, [r7, #6]
 800b836:	f7fb fe5f 	bl	80074f8 <HAL_DMA_Start_IT>
 800b83a:	4603      	mov	r3, r0
 800b83c:	2b00      	cmp	r3, #0
 800b83e:	d009      	beq.n	800b854 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800b840:	68fb      	ldr	r3, [r7, #12]
 800b842:	2210      	movs	r2, #16
 800b844:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800b848:	68fb      	ldr	r3, [r7, #12]
 800b84a:	2220      	movs	r2, #32
 800b84c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 800b850:	2301      	movs	r3, #1
 800b852:	e020      	b.n	800b896 <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800b854:	68fb      	ldr	r3, [r7, #12]
 800b856:	681b      	ldr	r3, [r3, #0]
 800b858:	2240      	movs	r2, #64	@ 0x40
 800b85a:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800b85c:	68fb      	ldr	r3, [r7, #12]
 800b85e:	681b      	ldr	r3, [r3, #0]
 800b860:	3308      	adds	r3, #8
 800b862:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b864:	697b      	ldr	r3, [r7, #20]
 800b866:	e853 3f00 	ldrex	r3, [r3]
 800b86a:	613b      	str	r3, [r7, #16]
   return(result);
 800b86c:	693b      	ldr	r3, [r7, #16]
 800b86e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b872:	627b      	str	r3, [r7, #36]	@ 0x24
 800b874:	68fb      	ldr	r3, [r7, #12]
 800b876:	681b      	ldr	r3, [r3, #0]
 800b878:	3308      	adds	r3, #8
 800b87a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b87c:	623a      	str	r2, [r7, #32]
 800b87e:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b880:	69f9      	ldr	r1, [r7, #28]
 800b882:	6a3a      	ldr	r2, [r7, #32]
 800b884:	e841 2300 	strex	r3, r2, [r1]
 800b888:	61bb      	str	r3, [r7, #24]
   return(result);
 800b88a:	69bb      	ldr	r3, [r7, #24]
 800b88c:	2b00      	cmp	r3, #0
 800b88e:	d1e5      	bne.n	800b85c <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 800b890:	2300      	movs	r3, #0
 800b892:	e000      	b.n	800b896 <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800b894:	2302      	movs	r3, #2
  }
}
 800b896:	4618      	mov	r0, r3
 800b898:	3728      	adds	r7, #40	@ 0x28
 800b89a:	46bd      	mov	sp, r7
 800b89c:	bd80      	pop	{r7, pc}
 800b89e:	bf00      	nop
 800b8a0:	0800cb27 	.word	0x0800cb27
 800b8a4:	0800cbc1 	.word	0x0800cbc1
 800b8a8:	0800cd47 	.word	0x0800cd47

0800b8ac <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800b8ac:	b580      	push	{r7, lr}
 800b8ae:	b0ba      	sub	sp, #232	@ 0xe8
 800b8b0:	af00      	add	r7, sp, #0
 800b8b2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800b8b4:	687b      	ldr	r3, [r7, #4]
 800b8b6:	681b      	ldr	r3, [r3, #0]
 800b8b8:	69db      	ldr	r3, [r3, #28]
 800b8ba:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800b8be:	687b      	ldr	r3, [r7, #4]
 800b8c0:	681b      	ldr	r3, [r3, #0]
 800b8c2:	681b      	ldr	r3, [r3, #0]
 800b8c4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800b8c8:	687b      	ldr	r3, [r7, #4]
 800b8ca:	681b      	ldr	r3, [r3, #0]
 800b8cc:	689b      	ldr	r3, [r3, #8]
 800b8ce:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800b8d2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800b8d6:	f640 030f 	movw	r3, #2063	@ 0x80f
 800b8da:	4013      	ands	r3, r2
 800b8dc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800b8e0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800b8e4:	2b00      	cmp	r3, #0
 800b8e6:	d11b      	bne.n	800b920 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800b8e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b8ec:	f003 0320 	and.w	r3, r3, #32
 800b8f0:	2b00      	cmp	r3, #0
 800b8f2:	d015      	beq.n	800b920 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800b8f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b8f8:	f003 0320 	and.w	r3, r3, #32
 800b8fc:	2b00      	cmp	r3, #0
 800b8fe:	d105      	bne.n	800b90c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800b900:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b904:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b908:	2b00      	cmp	r3, #0
 800b90a:	d009      	beq.n	800b920 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800b90c:	687b      	ldr	r3, [r7, #4]
 800b90e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b910:	2b00      	cmp	r3, #0
 800b912:	f000 8300 	beq.w	800bf16 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800b916:	687b      	ldr	r3, [r7, #4]
 800b918:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b91a:	6878      	ldr	r0, [r7, #4]
 800b91c:	4798      	blx	r3
      }
      return;
 800b91e:	e2fa      	b.n	800bf16 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800b920:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800b924:	2b00      	cmp	r3, #0
 800b926:	f000 8123 	beq.w	800bb70 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800b92a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800b92e:	4b8d      	ldr	r3, [pc, #564]	@ (800bb64 <HAL_UART_IRQHandler+0x2b8>)
 800b930:	4013      	ands	r3, r2
 800b932:	2b00      	cmp	r3, #0
 800b934:	d106      	bne.n	800b944 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800b936:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800b93a:	4b8b      	ldr	r3, [pc, #556]	@ (800bb68 <HAL_UART_IRQHandler+0x2bc>)
 800b93c:	4013      	ands	r3, r2
 800b93e:	2b00      	cmp	r3, #0
 800b940:	f000 8116 	beq.w	800bb70 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800b944:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b948:	f003 0301 	and.w	r3, r3, #1
 800b94c:	2b00      	cmp	r3, #0
 800b94e:	d011      	beq.n	800b974 <HAL_UART_IRQHandler+0xc8>
 800b950:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b954:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b958:	2b00      	cmp	r3, #0
 800b95a:	d00b      	beq.n	800b974 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800b95c:	687b      	ldr	r3, [r7, #4]
 800b95e:	681b      	ldr	r3, [r3, #0]
 800b960:	2201      	movs	r2, #1
 800b962:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b96a:	f043 0201 	orr.w	r2, r3, #1
 800b96e:	687b      	ldr	r3, [r7, #4]
 800b970:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b974:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b978:	f003 0302 	and.w	r3, r3, #2
 800b97c:	2b00      	cmp	r3, #0
 800b97e:	d011      	beq.n	800b9a4 <HAL_UART_IRQHandler+0xf8>
 800b980:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b984:	f003 0301 	and.w	r3, r3, #1
 800b988:	2b00      	cmp	r3, #0
 800b98a:	d00b      	beq.n	800b9a4 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800b98c:	687b      	ldr	r3, [r7, #4]
 800b98e:	681b      	ldr	r3, [r3, #0]
 800b990:	2202      	movs	r2, #2
 800b992:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b99a:	f043 0204 	orr.w	r2, r3, #4
 800b99e:	687b      	ldr	r3, [r7, #4]
 800b9a0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b9a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b9a8:	f003 0304 	and.w	r3, r3, #4
 800b9ac:	2b00      	cmp	r3, #0
 800b9ae:	d011      	beq.n	800b9d4 <HAL_UART_IRQHandler+0x128>
 800b9b0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b9b4:	f003 0301 	and.w	r3, r3, #1
 800b9b8:	2b00      	cmp	r3, #0
 800b9ba:	d00b      	beq.n	800b9d4 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800b9bc:	687b      	ldr	r3, [r7, #4]
 800b9be:	681b      	ldr	r3, [r3, #0]
 800b9c0:	2204      	movs	r2, #4
 800b9c2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800b9c4:	687b      	ldr	r3, [r7, #4]
 800b9c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b9ca:	f043 0202 	orr.w	r2, r3, #2
 800b9ce:	687b      	ldr	r3, [r7, #4]
 800b9d0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800b9d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b9d8:	f003 0308 	and.w	r3, r3, #8
 800b9dc:	2b00      	cmp	r3, #0
 800b9de:	d017      	beq.n	800ba10 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800b9e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b9e4:	f003 0320 	and.w	r3, r3, #32
 800b9e8:	2b00      	cmp	r3, #0
 800b9ea:	d105      	bne.n	800b9f8 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800b9ec:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800b9f0:	4b5c      	ldr	r3, [pc, #368]	@ (800bb64 <HAL_UART_IRQHandler+0x2b8>)
 800b9f2:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800b9f4:	2b00      	cmp	r3, #0
 800b9f6:	d00b      	beq.n	800ba10 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800b9f8:	687b      	ldr	r3, [r7, #4]
 800b9fa:	681b      	ldr	r3, [r3, #0]
 800b9fc:	2208      	movs	r2, #8
 800b9fe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800ba00:	687b      	ldr	r3, [r7, #4]
 800ba02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ba06:	f043 0208 	orr.w	r2, r3, #8
 800ba0a:	687b      	ldr	r3, [r7, #4]
 800ba0c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800ba10:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ba14:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800ba18:	2b00      	cmp	r3, #0
 800ba1a:	d012      	beq.n	800ba42 <HAL_UART_IRQHandler+0x196>
 800ba1c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ba20:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800ba24:	2b00      	cmp	r3, #0
 800ba26:	d00c      	beq.n	800ba42 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ba28:	687b      	ldr	r3, [r7, #4]
 800ba2a:	681b      	ldr	r3, [r3, #0]
 800ba2c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800ba30:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800ba32:	687b      	ldr	r3, [r7, #4]
 800ba34:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ba38:	f043 0220 	orr.w	r2, r3, #32
 800ba3c:	687b      	ldr	r3, [r7, #4]
 800ba3e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ba48:	2b00      	cmp	r3, #0
 800ba4a:	f000 8266 	beq.w	800bf1a <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800ba4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ba52:	f003 0320 	and.w	r3, r3, #32
 800ba56:	2b00      	cmp	r3, #0
 800ba58:	d013      	beq.n	800ba82 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800ba5a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ba5e:	f003 0320 	and.w	r3, r3, #32
 800ba62:	2b00      	cmp	r3, #0
 800ba64:	d105      	bne.n	800ba72 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800ba66:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ba6a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ba6e:	2b00      	cmp	r3, #0
 800ba70:	d007      	beq.n	800ba82 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800ba72:	687b      	ldr	r3, [r7, #4]
 800ba74:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ba76:	2b00      	cmp	r3, #0
 800ba78:	d003      	beq.n	800ba82 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800ba7a:	687b      	ldr	r3, [r7, #4]
 800ba7c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ba7e:	6878      	ldr	r0, [r7, #4]
 800ba80:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800ba82:	687b      	ldr	r3, [r7, #4]
 800ba84:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ba88:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800ba8c:	687b      	ldr	r3, [r7, #4]
 800ba8e:	681b      	ldr	r3, [r3, #0]
 800ba90:	689b      	ldr	r3, [r3, #8]
 800ba92:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ba96:	2b40      	cmp	r3, #64	@ 0x40
 800ba98:	d005      	beq.n	800baa6 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800ba9a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800ba9e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800baa2:	2b00      	cmp	r3, #0
 800baa4:	d054      	beq.n	800bb50 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800baa6:	6878      	ldr	r0, [r7, #4]
 800baa8:	f000 ffd7 	bl	800ca5a <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800baac:	687b      	ldr	r3, [r7, #4]
 800baae:	681b      	ldr	r3, [r3, #0]
 800bab0:	689b      	ldr	r3, [r3, #8]
 800bab2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bab6:	2b40      	cmp	r3, #64	@ 0x40
 800bab8:	d146      	bne.n	800bb48 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800baba:	687b      	ldr	r3, [r7, #4]
 800babc:	681b      	ldr	r3, [r3, #0]
 800babe:	3308      	adds	r3, #8
 800bac0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bac4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800bac8:	e853 3f00 	ldrex	r3, [r3]
 800bacc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800bad0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800bad4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bad8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800badc:	687b      	ldr	r3, [r7, #4]
 800bade:	681b      	ldr	r3, [r3, #0]
 800bae0:	3308      	adds	r3, #8
 800bae2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800bae6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800baea:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800baee:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800baf2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800baf6:	e841 2300 	strex	r3, r2, [r1]
 800bafa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800bafe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800bb02:	2b00      	cmp	r3, #0
 800bb04:	d1d9      	bne.n	800baba <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800bb06:	687b      	ldr	r3, [r7, #4]
 800bb08:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bb0c:	2b00      	cmp	r3, #0
 800bb0e:	d017      	beq.n	800bb40 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800bb10:	687b      	ldr	r3, [r7, #4]
 800bb12:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bb16:	4a15      	ldr	r2, [pc, #84]	@ (800bb6c <HAL_UART_IRQHandler+0x2c0>)
 800bb18:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800bb1a:	687b      	ldr	r3, [r7, #4]
 800bb1c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bb20:	4618      	mov	r0, r3
 800bb22:	f7fb fdbd 	bl	80076a0 <HAL_DMA_Abort_IT>
 800bb26:	4603      	mov	r3, r0
 800bb28:	2b00      	cmp	r3, #0
 800bb2a:	d019      	beq.n	800bb60 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800bb2c:	687b      	ldr	r3, [r7, #4]
 800bb2e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bb32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bb34:	687a      	ldr	r2, [r7, #4]
 800bb36:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800bb3a:	4610      	mov	r0, r2
 800bb3c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bb3e:	e00f      	b.n	800bb60 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800bb40:	6878      	ldr	r0, [r7, #4]
 800bb42:	f7f9 fba1 	bl	8005288 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bb46:	e00b      	b.n	800bb60 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800bb48:	6878      	ldr	r0, [r7, #4]
 800bb4a:	f7f9 fb9d 	bl	8005288 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bb4e:	e007      	b.n	800bb60 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800bb50:	6878      	ldr	r0, [r7, #4]
 800bb52:	f7f9 fb99 	bl	8005288 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bb56:	687b      	ldr	r3, [r7, #4]
 800bb58:	2200      	movs	r2, #0
 800bb5a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800bb5e:	e1dc      	b.n	800bf1a <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bb60:	bf00      	nop
    return;
 800bb62:	e1da      	b.n	800bf1a <HAL_UART_IRQHandler+0x66e>
 800bb64:	10000001 	.word	0x10000001
 800bb68:	04000120 	.word	0x04000120
 800bb6c:	0800cdc7 	.word	0x0800cdc7

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bb70:	687b      	ldr	r3, [r7, #4]
 800bb72:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800bb74:	2b01      	cmp	r3, #1
 800bb76:	f040 8170 	bne.w	800be5a <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800bb7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bb7e:	f003 0310 	and.w	r3, r3, #16
 800bb82:	2b00      	cmp	r3, #0
 800bb84:	f000 8169 	beq.w	800be5a <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800bb88:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800bb8c:	f003 0310 	and.w	r3, r3, #16
 800bb90:	2b00      	cmp	r3, #0
 800bb92:	f000 8162 	beq.w	800be5a <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800bb96:	687b      	ldr	r3, [r7, #4]
 800bb98:	681b      	ldr	r3, [r3, #0]
 800bb9a:	2210      	movs	r2, #16
 800bb9c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bb9e:	687b      	ldr	r3, [r7, #4]
 800bba0:	681b      	ldr	r3, [r3, #0]
 800bba2:	689b      	ldr	r3, [r3, #8]
 800bba4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bba8:	2b40      	cmp	r3, #64	@ 0x40
 800bbaa:	f040 80d8 	bne.w	800bd5e <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800bbae:	687b      	ldr	r3, [r7, #4]
 800bbb0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bbb4:	681b      	ldr	r3, [r3, #0]
 800bbb6:	685b      	ldr	r3, [r3, #4]
 800bbb8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800bbbc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800bbc0:	2b00      	cmp	r3, #0
 800bbc2:	f000 80af 	beq.w	800bd24 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800bbc6:	687b      	ldr	r3, [r7, #4]
 800bbc8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800bbcc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800bbd0:	429a      	cmp	r2, r3
 800bbd2:	f080 80a7 	bcs.w	800bd24 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800bbd6:	687b      	ldr	r3, [r7, #4]
 800bbd8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800bbdc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800bbe0:	687b      	ldr	r3, [r7, #4]
 800bbe2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bbe6:	681b      	ldr	r3, [r3, #0]
 800bbe8:	681b      	ldr	r3, [r3, #0]
 800bbea:	f003 0320 	and.w	r3, r3, #32
 800bbee:	2b00      	cmp	r3, #0
 800bbf0:	f040 8087 	bne.w	800bd02 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800bbf4:	687b      	ldr	r3, [r7, #4]
 800bbf6:	681b      	ldr	r3, [r3, #0]
 800bbf8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bbfc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800bc00:	e853 3f00 	ldrex	r3, [r3]
 800bc04:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800bc08:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800bc0c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800bc10:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	681b      	ldr	r3, [r3, #0]
 800bc18:	461a      	mov	r2, r3
 800bc1a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800bc1e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800bc22:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bc26:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800bc2a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800bc2e:	e841 2300 	strex	r3, r2, [r1]
 800bc32:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800bc36:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800bc3a:	2b00      	cmp	r3, #0
 800bc3c:	d1da      	bne.n	800bbf4 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	681b      	ldr	r3, [r3, #0]
 800bc42:	3308      	adds	r3, #8
 800bc44:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bc46:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800bc48:	e853 3f00 	ldrex	r3, [r3]
 800bc4c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800bc4e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800bc50:	f023 0301 	bic.w	r3, r3, #1
 800bc54:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800bc58:	687b      	ldr	r3, [r7, #4]
 800bc5a:	681b      	ldr	r3, [r3, #0]
 800bc5c:	3308      	adds	r3, #8
 800bc5e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800bc62:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800bc66:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bc68:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800bc6a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800bc6e:	e841 2300 	strex	r3, r2, [r1]
 800bc72:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800bc74:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bc76:	2b00      	cmp	r3, #0
 800bc78:	d1e1      	bne.n	800bc3e <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800bc7a:	687b      	ldr	r3, [r7, #4]
 800bc7c:	681b      	ldr	r3, [r3, #0]
 800bc7e:	3308      	adds	r3, #8
 800bc80:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bc82:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bc84:	e853 3f00 	ldrex	r3, [r3]
 800bc88:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800bc8a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bc8c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bc90:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800bc94:	687b      	ldr	r3, [r7, #4]
 800bc96:	681b      	ldr	r3, [r3, #0]
 800bc98:	3308      	adds	r3, #8
 800bc9a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800bc9e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800bca0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bca2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800bca4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800bca6:	e841 2300 	strex	r3, r2, [r1]
 800bcaa:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800bcac:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bcae:	2b00      	cmp	r3, #0
 800bcb0:	d1e3      	bne.n	800bc7a <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800bcb2:	687b      	ldr	r3, [r7, #4]
 800bcb4:	2220      	movs	r2, #32
 800bcb6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bcba:	687b      	ldr	r3, [r7, #4]
 800bcbc:	2200      	movs	r2, #0
 800bcbe:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bcc0:	687b      	ldr	r3, [r7, #4]
 800bcc2:	681b      	ldr	r3, [r3, #0]
 800bcc4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bcc6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bcc8:	e853 3f00 	ldrex	r3, [r3]
 800bccc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800bcce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bcd0:	f023 0310 	bic.w	r3, r3, #16
 800bcd4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800bcd8:	687b      	ldr	r3, [r7, #4]
 800bcda:	681b      	ldr	r3, [r3, #0]
 800bcdc:	461a      	mov	r2, r3
 800bcde:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bce2:	65bb      	str	r3, [r7, #88]	@ 0x58
 800bce4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bce6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800bce8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800bcea:	e841 2300 	strex	r3, r2, [r1]
 800bcee:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800bcf0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bcf2:	2b00      	cmp	r3, #0
 800bcf4:	d1e4      	bne.n	800bcc0 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800bcf6:	687b      	ldr	r3, [r7, #4]
 800bcf8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bcfc:	4618      	mov	r0, r3
 800bcfe:	f7fb fc76 	bl	80075ee <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800bd02:	687b      	ldr	r3, [r7, #4]
 800bd04:	2202      	movs	r2, #2
 800bd06:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800bd08:	687b      	ldr	r3, [r7, #4]
 800bd0a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800bd0e:	687b      	ldr	r3, [r7, #4]
 800bd10:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800bd14:	b29b      	uxth	r3, r3
 800bd16:	1ad3      	subs	r3, r2, r3
 800bd18:	b29b      	uxth	r3, r3
 800bd1a:	4619      	mov	r1, r3
 800bd1c:	6878      	ldr	r0, [r7, #4]
 800bd1e:	f7f9 f96f 	bl	8005000 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800bd22:	e0fc      	b.n	800bf1e <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800bd24:	687b      	ldr	r3, [r7, #4]
 800bd26:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800bd2a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800bd2e:	429a      	cmp	r2, r3
 800bd30:	f040 80f5 	bne.w	800bf1e <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800bd34:	687b      	ldr	r3, [r7, #4]
 800bd36:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bd3a:	681b      	ldr	r3, [r3, #0]
 800bd3c:	681b      	ldr	r3, [r3, #0]
 800bd3e:	f003 0320 	and.w	r3, r3, #32
 800bd42:	2b20      	cmp	r3, #32
 800bd44:	f040 80eb 	bne.w	800bf1e <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800bd48:	687b      	ldr	r3, [r7, #4]
 800bd4a:	2202      	movs	r2, #2
 800bd4c:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800bd4e:	687b      	ldr	r3, [r7, #4]
 800bd50:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800bd54:	4619      	mov	r1, r3
 800bd56:	6878      	ldr	r0, [r7, #4]
 800bd58:	f7f9 f952 	bl	8005000 <HAL_UARTEx_RxEventCallback>
      return;
 800bd5c:	e0df      	b.n	800bf1e <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800bd5e:	687b      	ldr	r3, [r7, #4]
 800bd60:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800bd64:	687b      	ldr	r3, [r7, #4]
 800bd66:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800bd6a:	b29b      	uxth	r3, r3
 800bd6c:	1ad3      	subs	r3, r2, r3
 800bd6e:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800bd72:	687b      	ldr	r3, [r7, #4]
 800bd74:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800bd78:	b29b      	uxth	r3, r3
 800bd7a:	2b00      	cmp	r3, #0
 800bd7c:	f000 80d1 	beq.w	800bf22 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 800bd80:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800bd84:	2b00      	cmp	r3, #0
 800bd86:	f000 80cc 	beq.w	800bf22 <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800bd8a:	687b      	ldr	r3, [r7, #4]
 800bd8c:	681b      	ldr	r3, [r3, #0]
 800bd8e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd92:	e853 3f00 	ldrex	r3, [r3]
 800bd96:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800bd98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bd9a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800bd9e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800bda2:	687b      	ldr	r3, [r7, #4]
 800bda4:	681b      	ldr	r3, [r3, #0]
 800bda6:	461a      	mov	r2, r3
 800bda8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800bdac:	647b      	str	r3, [r7, #68]	@ 0x44
 800bdae:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bdb0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800bdb2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800bdb4:	e841 2300 	strex	r3, r2, [r1]
 800bdb8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800bdba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bdbc:	2b00      	cmp	r3, #0
 800bdbe:	d1e4      	bne.n	800bd8a <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800bdc0:	687b      	ldr	r3, [r7, #4]
 800bdc2:	681b      	ldr	r3, [r3, #0]
 800bdc4:	3308      	adds	r3, #8
 800bdc6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bdc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bdca:	e853 3f00 	ldrex	r3, [r3]
 800bdce:	623b      	str	r3, [r7, #32]
   return(result);
 800bdd0:	6a3b      	ldr	r3, [r7, #32]
 800bdd2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800bdd6:	f023 0301 	bic.w	r3, r3, #1
 800bdda:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800bdde:	687b      	ldr	r3, [r7, #4]
 800bde0:	681b      	ldr	r3, [r3, #0]
 800bde2:	3308      	adds	r3, #8
 800bde4:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800bde8:	633a      	str	r2, [r7, #48]	@ 0x30
 800bdea:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bdec:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800bdee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bdf0:	e841 2300 	strex	r3, r2, [r1]
 800bdf4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800bdf6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bdf8:	2b00      	cmp	r3, #0
 800bdfa:	d1e1      	bne.n	800bdc0 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800bdfc:	687b      	ldr	r3, [r7, #4]
 800bdfe:	2220      	movs	r2, #32
 800be00:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800be04:	687b      	ldr	r3, [r7, #4]
 800be06:	2200      	movs	r2, #0
 800be08:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800be0a:	687b      	ldr	r3, [r7, #4]
 800be0c:	2200      	movs	r2, #0
 800be0e:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800be10:	687b      	ldr	r3, [r7, #4]
 800be12:	681b      	ldr	r3, [r3, #0]
 800be14:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800be16:	693b      	ldr	r3, [r7, #16]
 800be18:	e853 3f00 	ldrex	r3, [r3]
 800be1c:	60fb      	str	r3, [r7, #12]
   return(result);
 800be1e:	68fb      	ldr	r3, [r7, #12]
 800be20:	f023 0310 	bic.w	r3, r3, #16
 800be24:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800be28:	687b      	ldr	r3, [r7, #4]
 800be2a:	681b      	ldr	r3, [r3, #0]
 800be2c:	461a      	mov	r2, r3
 800be2e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800be32:	61fb      	str	r3, [r7, #28]
 800be34:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800be36:	69b9      	ldr	r1, [r7, #24]
 800be38:	69fa      	ldr	r2, [r7, #28]
 800be3a:	e841 2300 	strex	r3, r2, [r1]
 800be3e:	617b      	str	r3, [r7, #20]
   return(result);
 800be40:	697b      	ldr	r3, [r7, #20]
 800be42:	2b00      	cmp	r3, #0
 800be44:	d1e4      	bne.n	800be10 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800be46:	687b      	ldr	r3, [r7, #4]
 800be48:	2202      	movs	r2, #2
 800be4a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800be4c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800be50:	4619      	mov	r1, r3
 800be52:	6878      	ldr	r0, [r7, #4]
 800be54:	f7f9 f8d4 	bl	8005000 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800be58:	e063      	b.n	800bf22 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800be5a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800be5e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800be62:	2b00      	cmp	r3, #0
 800be64:	d00e      	beq.n	800be84 <HAL_UART_IRQHandler+0x5d8>
 800be66:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800be6a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800be6e:	2b00      	cmp	r3, #0
 800be70:	d008      	beq.n	800be84 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800be72:	687b      	ldr	r3, [r7, #4]
 800be74:	681b      	ldr	r3, [r3, #0]
 800be76:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800be7a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800be7c:	6878      	ldr	r0, [r7, #4]
 800be7e:	f000 ffdf 	bl	800ce40 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800be82:	e051      	b.n	800bf28 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800be84:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800be88:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800be8c:	2b00      	cmp	r3, #0
 800be8e:	d014      	beq.n	800beba <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800be90:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800be94:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800be98:	2b00      	cmp	r3, #0
 800be9a:	d105      	bne.n	800bea8 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800be9c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800bea0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800bea4:	2b00      	cmp	r3, #0
 800bea6:	d008      	beq.n	800beba <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 800bea8:	687b      	ldr	r3, [r7, #4]
 800beaa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800beac:	2b00      	cmp	r3, #0
 800beae:	d03a      	beq.n	800bf26 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 800beb0:	687b      	ldr	r3, [r7, #4]
 800beb2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800beb4:	6878      	ldr	r0, [r7, #4]
 800beb6:	4798      	blx	r3
    }
    return;
 800beb8:	e035      	b.n	800bf26 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800beba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bebe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bec2:	2b00      	cmp	r3, #0
 800bec4:	d009      	beq.n	800beda <HAL_UART_IRQHandler+0x62e>
 800bec6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800beca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bece:	2b00      	cmp	r3, #0
 800bed0:	d003      	beq.n	800beda <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 800bed2:	6878      	ldr	r0, [r7, #4]
 800bed4:	f000 ff89 	bl	800cdea <UART_EndTransmit_IT>
    return;
 800bed8:	e026      	b.n	800bf28 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800beda:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bede:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800bee2:	2b00      	cmp	r3, #0
 800bee4:	d009      	beq.n	800befa <HAL_UART_IRQHandler+0x64e>
 800bee6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800beea:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800beee:	2b00      	cmp	r3, #0
 800bef0:	d003      	beq.n	800befa <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800bef2:	6878      	ldr	r0, [r7, #4]
 800bef4:	f000 ffb8 	bl	800ce68 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800bef8:	e016      	b.n	800bf28 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800befa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800befe:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800bf02:	2b00      	cmp	r3, #0
 800bf04:	d010      	beq.n	800bf28 <HAL_UART_IRQHandler+0x67c>
 800bf06:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800bf0a:	2b00      	cmp	r3, #0
 800bf0c:	da0c      	bge.n	800bf28 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800bf0e:	6878      	ldr	r0, [r7, #4]
 800bf10:	f000 ffa0 	bl	800ce54 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800bf14:	e008      	b.n	800bf28 <HAL_UART_IRQHandler+0x67c>
      return;
 800bf16:	bf00      	nop
 800bf18:	e006      	b.n	800bf28 <HAL_UART_IRQHandler+0x67c>
    return;
 800bf1a:	bf00      	nop
 800bf1c:	e004      	b.n	800bf28 <HAL_UART_IRQHandler+0x67c>
      return;
 800bf1e:	bf00      	nop
 800bf20:	e002      	b.n	800bf28 <HAL_UART_IRQHandler+0x67c>
      return;
 800bf22:	bf00      	nop
 800bf24:	e000      	b.n	800bf28 <HAL_UART_IRQHandler+0x67c>
    return;
 800bf26:	bf00      	nop
  }
}
 800bf28:	37e8      	adds	r7, #232	@ 0xe8
 800bf2a:	46bd      	mov	sp, r7
 800bf2c:	bd80      	pop	{r7, pc}
 800bf2e:	bf00      	nop

0800bf30 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800bf30:	b480      	push	{r7}
 800bf32:	b083      	sub	sp, #12
 800bf34:	af00      	add	r7, sp, #0
 800bf36:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800bf38:	bf00      	nop
 800bf3a:	370c      	adds	r7, #12
 800bf3c:	46bd      	mov	sp, r7
 800bf3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf42:	4770      	bx	lr

0800bf44 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800bf44:	b480      	push	{r7}
 800bf46:	b083      	sub	sp, #12
 800bf48:	af00      	add	r7, sp, #0
 800bf4a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800bf4c:	bf00      	nop
 800bf4e:	370c      	adds	r7, #12
 800bf50:	46bd      	mov	sp, r7
 800bf52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf56:	4770      	bx	lr

0800bf58 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800bf58:	b480      	push	{r7}
 800bf5a:	b083      	sub	sp, #12
 800bf5c:	af00      	add	r7, sp, #0
 800bf5e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800bf60:	bf00      	nop
 800bf62:	370c      	adds	r7, #12
 800bf64:	46bd      	mov	sp, r7
 800bf66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf6a:	4770      	bx	lr

0800bf6c <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800bf6c:	b480      	push	{r7}
 800bf6e:	b083      	sub	sp, #12
 800bf70:	af00      	add	r7, sp, #0
 800bf72:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800bf74:	bf00      	nop
 800bf76:	370c      	adds	r7, #12
 800bf78:	46bd      	mov	sp, r7
 800bf7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf7e:	4770      	bx	lr

0800bf80 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800bf80:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800bf84:	b08c      	sub	sp, #48	@ 0x30
 800bf86:	af00      	add	r7, sp, #0
 800bf88:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800bf8a:	2300      	movs	r3, #0
 800bf8c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800bf90:	697b      	ldr	r3, [r7, #20]
 800bf92:	689a      	ldr	r2, [r3, #8]
 800bf94:	697b      	ldr	r3, [r7, #20]
 800bf96:	691b      	ldr	r3, [r3, #16]
 800bf98:	431a      	orrs	r2, r3
 800bf9a:	697b      	ldr	r3, [r7, #20]
 800bf9c:	695b      	ldr	r3, [r3, #20]
 800bf9e:	431a      	orrs	r2, r3
 800bfa0:	697b      	ldr	r3, [r7, #20]
 800bfa2:	69db      	ldr	r3, [r3, #28]
 800bfa4:	4313      	orrs	r3, r2
 800bfa6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800bfa8:	697b      	ldr	r3, [r7, #20]
 800bfaa:	681b      	ldr	r3, [r3, #0]
 800bfac:	681a      	ldr	r2, [r3, #0]
 800bfae:	4bab      	ldr	r3, [pc, #684]	@ (800c25c <UART_SetConfig+0x2dc>)
 800bfb0:	4013      	ands	r3, r2
 800bfb2:	697a      	ldr	r2, [r7, #20]
 800bfb4:	6812      	ldr	r2, [r2, #0]
 800bfb6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800bfb8:	430b      	orrs	r3, r1
 800bfba:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800bfbc:	697b      	ldr	r3, [r7, #20]
 800bfbe:	681b      	ldr	r3, [r3, #0]
 800bfc0:	685b      	ldr	r3, [r3, #4]
 800bfc2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800bfc6:	697b      	ldr	r3, [r7, #20]
 800bfc8:	68da      	ldr	r2, [r3, #12]
 800bfca:	697b      	ldr	r3, [r7, #20]
 800bfcc:	681b      	ldr	r3, [r3, #0]
 800bfce:	430a      	orrs	r2, r1
 800bfd0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800bfd2:	697b      	ldr	r3, [r7, #20]
 800bfd4:	699b      	ldr	r3, [r3, #24]
 800bfd6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800bfd8:	697b      	ldr	r3, [r7, #20]
 800bfda:	681b      	ldr	r3, [r3, #0]
 800bfdc:	4aa0      	ldr	r2, [pc, #640]	@ (800c260 <UART_SetConfig+0x2e0>)
 800bfde:	4293      	cmp	r3, r2
 800bfe0:	d004      	beq.n	800bfec <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800bfe2:	697b      	ldr	r3, [r7, #20]
 800bfe4:	6a1b      	ldr	r3, [r3, #32]
 800bfe6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bfe8:	4313      	orrs	r3, r2
 800bfea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800bfec:	697b      	ldr	r3, [r7, #20]
 800bfee:	681b      	ldr	r3, [r3, #0]
 800bff0:	689b      	ldr	r3, [r3, #8]
 800bff2:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800bff6:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800bffa:	697a      	ldr	r2, [r7, #20]
 800bffc:	6812      	ldr	r2, [r2, #0]
 800bffe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c000:	430b      	orrs	r3, r1
 800c002:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800c004:	697b      	ldr	r3, [r7, #20]
 800c006:	681b      	ldr	r3, [r3, #0]
 800c008:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c00a:	f023 010f 	bic.w	r1, r3, #15
 800c00e:	697b      	ldr	r3, [r7, #20]
 800c010:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c012:	697b      	ldr	r3, [r7, #20]
 800c014:	681b      	ldr	r3, [r3, #0]
 800c016:	430a      	orrs	r2, r1
 800c018:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800c01a:	697b      	ldr	r3, [r7, #20]
 800c01c:	681b      	ldr	r3, [r3, #0]
 800c01e:	4a91      	ldr	r2, [pc, #580]	@ (800c264 <UART_SetConfig+0x2e4>)
 800c020:	4293      	cmp	r3, r2
 800c022:	d125      	bne.n	800c070 <UART_SetConfig+0xf0>
 800c024:	4b90      	ldr	r3, [pc, #576]	@ (800c268 <UART_SetConfig+0x2e8>)
 800c026:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c02a:	f003 0303 	and.w	r3, r3, #3
 800c02e:	2b03      	cmp	r3, #3
 800c030:	d81a      	bhi.n	800c068 <UART_SetConfig+0xe8>
 800c032:	a201      	add	r2, pc, #4	@ (adr r2, 800c038 <UART_SetConfig+0xb8>)
 800c034:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c038:	0800c049 	.word	0x0800c049
 800c03c:	0800c059 	.word	0x0800c059
 800c040:	0800c051 	.word	0x0800c051
 800c044:	0800c061 	.word	0x0800c061
 800c048:	2301      	movs	r3, #1
 800c04a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c04e:	e0d6      	b.n	800c1fe <UART_SetConfig+0x27e>
 800c050:	2302      	movs	r3, #2
 800c052:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c056:	e0d2      	b.n	800c1fe <UART_SetConfig+0x27e>
 800c058:	2304      	movs	r3, #4
 800c05a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c05e:	e0ce      	b.n	800c1fe <UART_SetConfig+0x27e>
 800c060:	2308      	movs	r3, #8
 800c062:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c066:	e0ca      	b.n	800c1fe <UART_SetConfig+0x27e>
 800c068:	2310      	movs	r3, #16
 800c06a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c06e:	e0c6      	b.n	800c1fe <UART_SetConfig+0x27e>
 800c070:	697b      	ldr	r3, [r7, #20]
 800c072:	681b      	ldr	r3, [r3, #0]
 800c074:	4a7d      	ldr	r2, [pc, #500]	@ (800c26c <UART_SetConfig+0x2ec>)
 800c076:	4293      	cmp	r3, r2
 800c078:	d138      	bne.n	800c0ec <UART_SetConfig+0x16c>
 800c07a:	4b7b      	ldr	r3, [pc, #492]	@ (800c268 <UART_SetConfig+0x2e8>)
 800c07c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c080:	f003 030c 	and.w	r3, r3, #12
 800c084:	2b0c      	cmp	r3, #12
 800c086:	d82d      	bhi.n	800c0e4 <UART_SetConfig+0x164>
 800c088:	a201      	add	r2, pc, #4	@ (adr r2, 800c090 <UART_SetConfig+0x110>)
 800c08a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c08e:	bf00      	nop
 800c090:	0800c0c5 	.word	0x0800c0c5
 800c094:	0800c0e5 	.word	0x0800c0e5
 800c098:	0800c0e5 	.word	0x0800c0e5
 800c09c:	0800c0e5 	.word	0x0800c0e5
 800c0a0:	0800c0d5 	.word	0x0800c0d5
 800c0a4:	0800c0e5 	.word	0x0800c0e5
 800c0a8:	0800c0e5 	.word	0x0800c0e5
 800c0ac:	0800c0e5 	.word	0x0800c0e5
 800c0b0:	0800c0cd 	.word	0x0800c0cd
 800c0b4:	0800c0e5 	.word	0x0800c0e5
 800c0b8:	0800c0e5 	.word	0x0800c0e5
 800c0bc:	0800c0e5 	.word	0x0800c0e5
 800c0c0:	0800c0dd 	.word	0x0800c0dd
 800c0c4:	2300      	movs	r3, #0
 800c0c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c0ca:	e098      	b.n	800c1fe <UART_SetConfig+0x27e>
 800c0cc:	2302      	movs	r3, #2
 800c0ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c0d2:	e094      	b.n	800c1fe <UART_SetConfig+0x27e>
 800c0d4:	2304      	movs	r3, #4
 800c0d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c0da:	e090      	b.n	800c1fe <UART_SetConfig+0x27e>
 800c0dc:	2308      	movs	r3, #8
 800c0de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c0e2:	e08c      	b.n	800c1fe <UART_SetConfig+0x27e>
 800c0e4:	2310      	movs	r3, #16
 800c0e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c0ea:	e088      	b.n	800c1fe <UART_SetConfig+0x27e>
 800c0ec:	697b      	ldr	r3, [r7, #20]
 800c0ee:	681b      	ldr	r3, [r3, #0]
 800c0f0:	4a5f      	ldr	r2, [pc, #380]	@ (800c270 <UART_SetConfig+0x2f0>)
 800c0f2:	4293      	cmp	r3, r2
 800c0f4:	d125      	bne.n	800c142 <UART_SetConfig+0x1c2>
 800c0f6:	4b5c      	ldr	r3, [pc, #368]	@ (800c268 <UART_SetConfig+0x2e8>)
 800c0f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c0fc:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800c100:	2b30      	cmp	r3, #48	@ 0x30
 800c102:	d016      	beq.n	800c132 <UART_SetConfig+0x1b2>
 800c104:	2b30      	cmp	r3, #48	@ 0x30
 800c106:	d818      	bhi.n	800c13a <UART_SetConfig+0x1ba>
 800c108:	2b20      	cmp	r3, #32
 800c10a:	d00a      	beq.n	800c122 <UART_SetConfig+0x1a2>
 800c10c:	2b20      	cmp	r3, #32
 800c10e:	d814      	bhi.n	800c13a <UART_SetConfig+0x1ba>
 800c110:	2b00      	cmp	r3, #0
 800c112:	d002      	beq.n	800c11a <UART_SetConfig+0x19a>
 800c114:	2b10      	cmp	r3, #16
 800c116:	d008      	beq.n	800c12a <UART_SetConfig+0x1aa>
 800c118:	e00f      	b.n	800c13a <UART_SetConfig+0x1ba>
 800c11a:	2300      	movs	r3, #0
 800c11c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c120:	e06d      	b.n	800c1fe <UART_SetConfig+0x27e>
 800c122:	2302      	movs	r3, #2
 800c124:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c128:	e069      	b.n	800c1fe <UART_SetConfig+0x27e>
 800c12a:	2304      	movs	r3, #4
 800c12c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c130:	e065      	b.n	800c1fe <UART_SetConfig+0x27e>
 800c132:	2308      	movs	r3, #8
 800c134:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c138:	e061      	b.n	800c1fe <UART_SetConfig+0x27e>
 800c13a:	2310      	movs	r3, #16
 800c13c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c140:	e05d      	b.n	800c1fe <UART_SetConfig+0x27e>
 800c142:	697b      	ldr	r3, [r7, #20]
 800c144:	681b      	ldr	r3, [r3, #0]
 800c146:	4a4b      	ldr	r2, [pc, #300]	@ (800c274 <UART_SetConfig+0x2f4>)
 800c148:	4293      	cmp	r3, r2
 800c14a:	d125      	bne.n	800c198 <UART_SetConfig+0x218>
 800c14c:	4b46      	ldr	r3, [pc, #280]	@ (800c268 <UART_SetConfig+0x2e8>)
 800c14e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c152:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800c156:	2bc0      	cmp	r3, #192	@ 0xc0
 800c158:	d016      	beq.n	800c188 <UART_SetConfig+0x208>
 800c15a:	2bc0      	cmp	r3, #192	@ 0xc0
 800c15c:	d818      	bhi.n	800c190 <UART_SetConfig+0x210>
 800c15e:	2b80      	cmp	r3, #128	@ 0x80
 800c160:	d00a      	beq.n	800c178 <UART_SetConfig+0x1f8>
 800c162:	2b80      	cmp	r3, #128	@ 0x80
 800c164:	d814      	bhi.n	800c190 <UART_SetConfig+0x210>
 800c166:	2b00      	cmp	r3, #0
 800c168:	d002      	beq.n	800c170 <UART_SetConfig+0x1f0>
 800c16a:	2b40      	cmp	r3, #64	@ 0x40
 800c16c:	d008      	beq.n	800c180 <UART_SetConfig+0x200>
 800c16e:	e00f      	b.n	800c190 <UART_SetConfig+0x210>
 800c170:	2300      	movs	r3, #0
 800c172:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c176:	e042      	b.n	800c1fe <UART_SetConfig+0x27e>
 800c178:	2302      	movs	r3, #2
 800c17a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c17e:	e03e      	b.n	800c1fe <UART_SetConfig+0x27e>
 800c180:	2304      	movs	r3, #4
 800c182:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c186:	e03a      	b.n	800c1fe <UART_SetConfig+0x27e>
 800c188:	2308      	movs	r3, #8
 800c18a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c18e:	e036      	b.n	800c1fe <UART_SetConfig+0x27e>
 800c190:	2310      	movs	r3, #16
 800c192:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c196:	e032      	b.n	800c1fe <UART_SetConfig+0x27e>
 800c198:	697b      	ldr	r3, [r7, #20]
 800c19a:	681b      	ldr	r3, [r3, #0]
 800c19c:	4a30      	ldr	r2, [pc, #192]	@ (800c260 <UART_SetConfig+0x2e0>)
 800c19e:	4293      	cmp	r3, r2
 800c1a0:	d12a      	bne.n	800c1f8 <UART_SetConfig+0x278>
 800c1a2:	4b31      	ldr	r3, [pc, #196]	@ (800c268 <UART_SetConfig+0x2e8>)
 800c1a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c1a8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800c1ac:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800c1b0:	d01a      	beq.n	800c1e8 <UART_SetConfig+0x268>
 800c1b2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800c1b6:	d81b      	bhi.n	800c1f0 <UART_SetConfig+0x270>
 800c1b8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c1bc:	d00c      	beq.n	800c1d8 <UART_SetConfig+0x258>
 800c1be:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c1c2:	d815      	bhi.n	800c1f0 <UART_SetConfig+0x270>
 800c1c4:	2b00      	cmp	r3, #0
 800c1c6:	d003      	beq.n	800c1d0 <UART_SetConfig+0x250>
 800c1c8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c1cc:	d008      	beq.n	800c1e0 <UART_SetConfig+0x260>
 800c1ce:	e00f      	b.n	800c1f0 <UART_SetConfig+0x270>
 800c1d0:	2300      	movs	r3, #0
 800c1d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c1d6:	e012      	b.n	800c1fe <UART_SetConfig+0x27e>
 800c1d8:	2302      	movs	r3, #2
 800c1da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c1de:	e00e      	b.n	800c1fe <UART_SetConfig+0x27e>
 800c1e0:	2304      	movs	r3, #4
 800c1e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c1e6:	e00a      	b.n	800c1fe <UART_SetConfig+0x27e>
 800c1e8:	2308      	movs	r3, #8
 800c1ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c1ee:	e006      	b.n	800c1fe <UART_SetConfig+0x27e>
 800c1f0:	2310      	movs	r3, #16
 800c1f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c1f6:	e002      	b.n	800c1fe <UART_SetConfig+0x27e>
 800c1f8:	2310      	movs	r3, #16
 800c1fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800c1fe:	697b      	ldr	r3, [r7, #20]
 800c200:	681b      	ldr	r3, [r3, #0]
 800c202:	4a17      	ldr	r2, [pc, #92]	@ (800c260 <UART_SetConfig+0x2e0>)
 800c204:	4293      	cmp	r3, r2
 800c206:	f040 80a8 	bne.w	800c35a <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800c20a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800c20e:	2b08      	cmp	r3, #8
 800c210:	d834      	bhi.n	800c27c <UART_SetConfig+0x2fc>
 800c212:	a201      	add	r2, pc, #4	@ (adr r2, 800c218 <UART_SetConfig+0x298>)
 800c214:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c218:	0800c23d 	.word	0x0800c23d
 800c21c:	0800c27d 	.word	0x0800c27d
 800c220:	0800c245 	.word	0x0800c245
 800c224:	0800c27d 	.word	0x0800c27d
 800c228:	0800c24b 	.word	0x0800c24b
 800c22c:	0800c27d 	.word	0x0800c27d
 800c230:	0800c27d 	.word	0x0800c27d
 800c234:	0800c27d 	.word	0x0800c27d
 800c238:	0800c253 	.word	0x0800c253
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c23c:	f7fe ff58 	bl	800b0f0 <HAL_RCC_GetPCLK1Freq>
 800c240:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800c242:	e021      	b.n	800c288 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c244:	4b0c      	ldr	r3, [pc, #48]	@ (800c278 <UART_SetConfig+0x2f8>)
 800c246:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800c248:	e01e      	b.n	800c288 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c24a:	f7fe fee3 	bl	800b014 <HAL_RCC_GetSysClockFreq>
 800c24e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800c250:	e01a      	b.n	800c288 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c252:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c256:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800c258:	e016      	b.n	800c288 <UART_SetConfig+0x308>
 800c25a:	bf00      	nop
 800c25c:	cfff69f3 	.word	0xcfff69f3
 800c260:	40008000 	.word	0x40008000
 800c264:	40013800 	.word	0x40013800
 800c268:	40021000 	.word	0x40021000
 800c26c:	40004400 	.word	0x40004400
 800c270:	40004800 	.word	0x40004800
 800c274:	40004c00 	.word	0x40004c00
 800c278:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800c27c:	2300      	movs	r3, #0
 800c27e:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800c280:	2301      	movs	r3, #1
 800c282:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800c286:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800c288:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c28a:	2b00      	cmp	r3, #0
 800c28c:	f000 812a 	beq.w	800c4e4 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800c290:	697b      	ldr	r3, [r7, #20]
 800c292:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c294:	4a9e      	ldr	r2, [pc, #632]	@ (800c510 <UART_SetConfig+0x590>)
 800c296:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c29a:	461a      	mov	r2, r3
 800c29c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c29e:	fbb3 f3f2 	udiv	r3, r3, r2
 800c2a2:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800c2a4:	697b      	ldr	r3, [r7, #20]
 800c2a6:	685a      	ldr	r2, [r3, #4]
 800c2a8:	4613      	mov	r3, r2
 800c2aa:	005b      	lsls	r3, r3, #1
 800c2ac:	4413      	add	r3, r2
 800c2ae:	69ba      	ldr	r2, [r7, #24]
 800c2b0:	429a      	cmp	r2, r3
 800c2b2:	d305      	bcc.n	800c2c0 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800c2b4:	697b      	ldr	r3, [r7, #20]
 800c2b6:	685b      	ldr	r3, [r3, #4]
 800c2b8:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800c2ba:	69ba      	ldr	r2, [r7, #24]
 800c2bc:	429a      	cmp	r2, r3
 800c2be:	d903      	bls.n	800c2c8 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 800c2c0:	2301      	movs	r3, #1
 800c2c2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800c2c6:	e10d      	b.n	800c4e4 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c2c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c2ca:	2200      	movs	r2, #0
 800c2cc:	60bb      	str	r3, [r7, #8]
 800c2ce:	60fa      	str	r2, [r7, #12]
 800c2d0:	697b      	ldr	r3, [r7, #20]
 800c2d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c2d4:	4a8e      	ldr	r2, [pc, #568]	@ (800c510 <UART_SetConfig+0x590>)
 800c2d6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c2da:	b29b      	uxth	r3, r3
 800c2dc:	2200      	movs	r2, #0
 800c2de:	603b      	str	r3, [r7, #0]
 800c2e0:	607a      	str	r2, [r7, #4]
 800c2e2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c2e6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800c2ea:	f7f4 fc85 	bl	8000bf8 <__aeabi_uldivmod>
 800c2ee:	4602      	mov	r2, r0
 800c2f0:	460b      	mov	r3, r1
 800c2f2:	4610      	mov	r0, r2
 800c2f4:	4619      	mov	r1, r3
 800c2f6:	f04f 0200 	mov.w	r2, #0
 800c2fa:	f04f 0300 	mov.w	r3, #0
 800c2fe:	020b      	lsls	r3, r1, #8
 800c300:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800c304:	0202      	lsls	r2, r0, #8
 800c306:	6979      	ldr	r1, [r7, #20]
 800c308:	6849      	ldr	r1, [r1, #4]
 800c30a:	0849      	lsrs	r1, r1, #1
 800c30c:	2000      	movs	r0, #0
 800c30e:	460c      	mov	r4, r1
 800c310:	4605      	mov	r5, r0
 800c312:	eb12 0804 	adds.w	r8, r2, r4
 800c316:	eb43 0905 	adc.w	r9, r3, r5
 800c31a:	697b      	ldr	r3, [r7, #20]
 800c31c:	685b      	ldr	r3, [r3, #4]
 800c31e:	2200      	movs	r2, #0
 800c320:	469a      	mov	sl, r3
 800c322:	4693      	mov	fp, r2
 800c324:	4652      	mov	r2, sl
 800c326:	465b      	mov	r3, fp
 800c328:	4640      	mov	r0, r8
 800c32a:	4649      	mov	r1, r9
 800c32c:	f7f4 fc64 	bl	8000bf8 <__aeabi_uldivmod>
 800c330:	4602      	mov	r2, r0
 800c332:	460b      	mov	r3, r1
 800c334:	4613      	mov	r3, r2
 800c336:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800c338:	6a3b      	ldr	r3, [r7, #32]
 800c33a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c33e:	d308      	bcc.n	800c352 <UART_SetConfig+0x3d2>
 800c340:	6a3b      	ldr	r3, [r7, #32]
 800c342:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c346:	d204      	bcs.n	800c352 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 800c348:	697b      	ldr	r3, [r7, #20]
 800c34a:	681b      	ldr	r3, [r3, #0]
 800c34c:	6a3a      	ldr	r2, [r7, #32]
 800c34e:	60da      	str	r2, [r3, #12]
 800c350:	e0c8      	b.n	800c4e4 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800c352:	2301      	movs	r3, #1
 800c354:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800c358:	e0c4      	b.n	800c4e4 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800c35a:	697b      	ldr	r3, [r7, #20]
 800c35c:	69db      	ldr	r3, [r3, #28]
 800c35e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c362:	d167      	bne.n	800c434 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 800c364:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800c368:	2b08      	cmp	r3, #8
 800c36a:	d828      	bhi.n	800c3be <UART_SetConfig+0x43e>
 800c36c:	a201      	add	r2, pc, #4	@ (adr r2, 800c374 <UART_SetConfig+0x3f4>)
 800c36e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c372:	bf00      	nop
 800c374:	0800c399 	.word	0x0800c399
 800c378:	0800c3a1 	.word	0x0800c3a1
 800c37c:	0800c3a9 	.word	0x0800c3a9
 800c380:	0800c3bf 	.word	0x0800c3bf
 800c384:	0800c3af 	.word	0x0800c3af
 800c388:	0800c3bf 	.word	0x0800c3bf
 800c38c:	0800c3bf 	.word	0x0800c3bf
 800c390:	0800c3bf 	.word	0x0800c3bf
 800c394:	0800c3b7 	.word	0x0800c3b7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c398:	f7fe feaa 	bl	800b0f0 <HAL_RCC_GetPCLK1Freq>
 800c39c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800c39e:	e014      	b.n	800c3ca <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c3a0:	f7fe febc 	bl	800b11c <HAL_RCC_GetPCLK2Freq>
 800c3a4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800c3a6:	e010      	b.n	800c3ca <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c3a8:	4b5a      	ldr	r3, [pc, #360]	@ (800c514 <UART_SetConfig+0x594>)
 800c3aa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800c3ac:	e00d      	b.n	800c3ca <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c3ae:	f7fe fe31 	bl	800b014 <HAL_RCC_GetSysClockFreq>
 800c3b2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800c3b4:	e009      	b.n	800c3ca <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c3b6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c3ba:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800c3bc:	e005      	b.n	800c3ca <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 800c3be:	2300      	movs	r3, #0
 800c3c0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800c3c2:	2301      	movs	r3, #1
 800c3c4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800c3c8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800c3ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3cc:	2b00      	cmp	r3, #0
 800c3ce:	f000 8089 	beq.w	800c4e4 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c3d2:	697b      	ldr	r3, [r7, #20]
 800c3d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c3d6:	4a4e      	ldr	r2, [pc, #312]	@ (800c510 <UART_SetConfig+0x590>)
 800c3d8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c3dc:	461a      	mov	r2, r3
 800c3de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3e0:	fbb3 f3f2 	udiv	r3, r3, r2
 800c3e4:	005a      	lsls	r2, r3, #1
 800c3e6:	697b      	ldr	r3, [r7, #20]
 800c3e8:	685b      	ldr	r3, [r3, #4]
 800c3ea:	085b      	lsrs	r3, r3, #1
 800c3ec:	441a      	add	r2, r3
 800c3ee:	697b      	ldr	r3, [r7, #20]
 800c3f0:	685b      	ldr	r3, [r3, #4]
 800c3f2:	fbb2 f3f3 	udiv	r3, r2, r3
 800c3f6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c3f8:	6a3b      	ldr	r3, [r7, #32]
 800c3fa:	2b0f      	cmp	r3, #15
 800c3fc:	d916      	bls.n	800c42c <UART_SetConfig+0x4ac>
 800c3fe:	6a3b      	ldr	r3, [r7, #32]
 800c400:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c404:	d212      	bcs.n	800c42c <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800c406:	6a3b      	ldr	r3, [r7, #32]
 800c408:	b29b      	uxth	r3, r3
 800c40a:	f023 030f 	bic.w	r3, r3, #15
 800c40e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800c410:	6a3b      	ldr	r3, [r7, #32]
 800c412:	085b      	lsrs	r3, r3, #1
 800c414:	b29b      	uxth	r3, r3
 800c416:	f003 0307 	and.w	r3, r3, #7
 800c41a:	b29a      	uxth	r2, r3
 800c41c:	8bfb      	ldrh	r3, [r7, #30]
 800c41e:	4313      	orrs	r3, r2
 800c420:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800c422:	697b      	ldr	r3, [r7, #20]
 800c424:	681b      	ldr	r3, [r3, #0]
 800c426:	8bfa      	ldrh	r2, [r7, #30]
 800c428:	60da      	str	r2, [r3, #12]
 800c42a:	e05b      	b.n	800c4e4 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800c42c:	2301      	movs	r3, #1
 800c42e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800c432:	e057      	b.n	800c4e4 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 800c434:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800c438:	2b08      	cmp	r3, #8
 800c43a:	d828      	bhi.n	800c48e <UART_SetConfig+0x50e>
 800c43c:	a201      	add	r2, pc, #4	@ (adr r2, 800c444 <UART_SetConfig+0x4c4>)
 800c43e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c442:	bf00      	nop
 800c444:	0800c469 	.word	0x0800c469
 800c448:	0800c471 	.word	0x0800c471
 800c44c:	0800c479 	.word	0x0800c479
 800c450:	0800c48f 	.word	0x0800c48f
 800c454:	0800c47f 	.word	0x0800c47f
 800c458:	0800c48f 	.word	0x0800c48f
 800c45c:	0800c48f 	.word	0x0800c48f
 800c460:	0800c48f 	.word	0x0800c48f
 800c464:	0800c487 	.word	0x0800c487
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c468:	f7fe fe42 	bl	800b0f0 <HAL_RCC_GetPCLK1Freq>
 800c46c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800c46e:	e014      	b.n	800c49a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c470:	f7fe fe54 	bl	800b11c <HAL_RCC_GetPCLK2Freq>
 800c474:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800c476:	e010      	b.n	800c49a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c478:	4b26      	ldr	r3, [pc, #152]	@ (800c514 <UART_SetConfig+0x594>)
 800c47a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800c47c:	e00d      	b.n	800c49a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c47e:	f7fe fdc9 	bl	800b014 <HAL_RCC_GetSysClockFreq>
 800c482:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800c484:	e009      	b.n	800c49a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c486:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c48a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800c48c:	e005      	b.n	800c49a <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 800c48e:	2300      	movs	r3, #0
 800c490:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800c492:	2301      	movs	r3, #1
 800c494:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800c498:	bf00      	nop
    }

    if (pclk != 0U)
 800c49a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c49c:	2b00      	cmp	r3, #0
 800c49e:	d021      	beq.n	800c4e4 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c4a0:	697b      	ldr	r3, [r7, #20]
 800c4a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c4a4:	4a1a      	ldr	r2, [pc, #104]	@ (800c510 <UART_SetConfig+0x590>)
 800c4a6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c4aa:	461a      	mov	r2, r3
 800c4ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c4ae:	fbb3 f2f2 	udiv	r2, r3, r2
 800c4b2:	697b      	ldr	r3, [r7, #20]
 800c4b4:	685b      	ldr	r3, [r3, #4]
 800c4b6:	085b      	lsrs	r3, r3, #1
 800c4b8:	441a      	add	r2, r3
 800c4ba:	697b      	ldr	r3, [r7, #20]
 800c4bc:	685b      	ldr	r3, [r3, #4]
 800c4be:	fbb2 f3f3 	udiv	r3, r2, r3
 800c4c2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c4c4:	6a3b      	ldr	r3, [r7, #32]
 800c4c6:	2b0f      	cmp	r3, #15
 800c4c8:	d909      	bls.n	800c4de <UART_SetConfig+0x55e>
 800c4ca:	6a3b      	ldr	r3, [r7, #32]
 800c4cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c4d0:	d205      	bcs.n	800c4de <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800c4d2:	6a3b      	ldr	r3, [r7, #32]
 800c4d4:	b29a      	uxth	r2, r3
 800c4d6:	697b      	ldr	r3, [r7, #20]
 800c4d8:	681b      	ldr	r3, [r3, #0]
 800c4da:	60da      	str	r2, [r3, #12]
 800c4dc:	e002      	b.n	800c4e4 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800c4de:	2301      	movs	r3, #1
 800c4e0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800c4e4:	697b      	ldr	r3, [r7, #20]
 800c4e6:	2201      	movs	r2, #1
 800c4e8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800c4ec:	697b      	ldr	r3, [r7, #20]
 800c4ee:	2201      	movs	r2, #1
 800c4f0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800c4f4:	697b      	ldr	r3, [r7, #20]
 800c4f6:	2200      	movs	r2, #0
 800c4f8:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800c4fa:	697b      	ldr	r3, [r7, #20]
 800c4fc:	2200      	movs	r2, #0
 800c4fe:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800c500:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800c504:	4618      	mov	r0, r3
 800c506:	3730      	adds	r7, #48	@ 0x30
 800c508:	46bd      	mov	sp, r7
 800c50a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800c50e:	bf00      	nop
 800c510:	08015c7c 	.word	0x08015c7c
 800c514:	00f42400 	.word	0x00f42400

0800c518 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800c518:	b480      	push	{r7}
 800c51a:	b083      	sub	sp, #12
 800c51c:	af00      	add	r7, sp, #0
 800c51e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800c520:	687b      	ldr	r3, [r7, #4]
 800c522:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c524:	f003 0308 	and.w	r3, r3, #8
 800c528:	2b00      	cmp	r3, #0
 800c52a:	d00a      	beq.n	800c542 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800c52c:	687b      	ldr	r3, [r7, #4]
 800c52e:	681b      	ldr	r3, [r3, #0]
 800c530:	685b      	ldr	r3, [r3, #4]
 800c532:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800c536:	687b      	ldr	r3, [r7, #4]
 800c538:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c53a:	687b      	ldr	r3, [r7, #4]
 800c53c:	681b      	ldr	r3, [r3, #0]
 800c53e:	430a      	orrs	r2, r1
 800c540:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800c542:	687b      	ldr	r3, [r7, #4]
 800c544:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c546:	f003 0301 	and.w	r3, r3, #1
 800c54a:	2b00      	cmp	r3, #0
 800c54c:	d00a      	beq.n	800c564 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800c54e:	687b      	ldr	r3, [r7, #4]
 800c550:	681b      	ldr	r3, [r3, #0]
 800c552:	685b      	ldr	r3, [r3, #4]
 800c554:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800c558:	687b      	ldr	r3, [r7, #4]
 800c55a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c55c:	687b      	ldr	r3, [r7, #4]
 800c55e:	681b      	ldr	r3, [r3, #0]
 800c560:	430a      	orrs	r2, r1
 800c562:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800c564:	687b      	ldr	r3, [r7, #4]
 800c566:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c568:	f003 0302 	and.w	r3, r3, #2
 800c56c:	2b00      	cmp	r3, #0
 800c56e:	d00a      	beq.n	800c586 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800c570:	687b      	ldr	r3, [r7, #4]
 800c572:	681b      	ldr	r3, [r3, #0]
 800c574:	685b      	ldr	r3, [r3, #4]
 800c576:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800c57a:	687b      	ldr	r3, [r7, #4]
 800c57c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800c57e:	687b      	ldr	r3, [r7, #4]
 800c580:	681b      	ldr	r3, [r3, #0]
 800c582:	430a      	orrs	r2, r1
 800c584:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800c586:	687b      	ldr	r3, [r7, #4]
 800c588:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c58a:	f003 0304 	and.w	r3, r3, #4
 800c58e:	2b00      	cmp	r3, #0
 800c590:	d00a      	beq.n	800c5a8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800c592:	687b      	ldr	r3, [r7, #4]
 800c594:	681b      	ldr	r3, [r3, #0]
 800c596:	685b      	ldr	r3, [r3, #4]
 800c598:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800c59c:	687b      	ldr	r3, [r7, #4]
 800c59e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c5a0:	687b      	ldr	r3, [r7, #4]
 800c5a2:	681b      	ldr	r3, [r3, #0]
 800c5a4:	430a      	orrs	r2, r1
 800c5a6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800c5a8:	687b      	ldr	r3, [r7, #4]
 800c5aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c5ac:	f003 0310 	and.w	r3, r3, #16
 800c5b0:	2b00      	cmp	r3, #0
 800c5b2:	d00a      	beq.n	800c5ca <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800c5b4:	687b      	ldr	r3, [r7, #4]
 800c5b6:	681b      	ldr	r3, [r3, #0]
 800c5b8:	689b      	ldr	r3, [r3, #8]
 800c5ba:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800c5be:	687b      	ldr	r3, [r7, #4]
 800c5c0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c5c2:	687b      	ldr	r3, [r7, #4]
 800c5c4:	681b      	ldr	r3, [r3, #0]
 800c5c6:	430a      	orrs	r2, r1
 800c5c8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800c5ca:	687b      	ldr	r3, [r7, #4]
 800c5cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c5ce:	f003 0320 	and.w	r3, r3, #32
 800c5d2:	2b00      	cmp	r3, #0
 800c5d4:	d00a      	beq.n	800c5ec <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800c5d6:	687b      	ldr	r3, [r7, #4]
 800c5d8:	681b      	ldr	r3, [r3, #0]
 800c5da:	689b      	ldr	r3, [r3, #8]
 800c5dc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800c5e0:	687b      	ldr	r3, [r7, #4]
 800c5e2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800c5e4:	687b      	ldr	r3, [r7, #4]
 800c5e6:	681b      	ldr	r3, [r3, #0]
 800c5e8:	430a      	orrs	r2, r1
 800c5ea:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800c5ec:	687b      	ldr	r3, [r7, #4]
 800c5ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c5f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c5f4:	2b00      	cmp	r3, #0
 800c5f6:	d01a      	beq.n	800c62e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800c5f8:	687b      	ldr	r3, [r7, #4]
 800c5fa:	681b      	ldr	r3, [r3, #0]
 800c5fc:	685b      	ldr	r3, [r3, #4]
 800c5fe:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800c602:	687b      	ldr	r3, [r7, #4]
 800c604:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c606:	687b      	ldr	r3, [r7, #4]
 800c608:	681b      	ldr	r3, [r3, #0]
 800c60a:	430a      	orrs	r2, r1
 800c60c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800c60e:	687b      	ldr	r3, [r7, #4]
 800c610:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c612:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c616:	d10a      	bne.n	800c62e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800c618:	687b      	ldr	r3, [r7, #4]
 800c61a:	681b      	ldr	r3, [r3, #0]
 800c61c:	685b      	ldr	r3, [r3, #4]
 800c61e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800c622:	687b      	ldr	r3, [r7, #4]
 800c624:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800c626:	687b      	ldr	r3, [r7, #4]
 800c628:	681b      	ldr	r3, [r3, #0]
 800c62a:	430a      	orrs	r2, r1
 800c62c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800c62e:	687b      	ldr	r3, [r7, #4]
 800c630:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c632:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c636:	2b00      	cmp	r3, #0
 800c638:	d00a      	beq.n	800c650 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800c63a:	687b      	ldr	r3, [r7, #4]
 800c63c:	681b      	ldr	r3, [r3, #0]
 800c63e:	685b      	ldr	r3, [r3, #4]
 800c640:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800c644:	687b      	ldr	r3, [r7, #4]
 800c646:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c648:	687b      	ldr	r3, [r7, #4]
 800c64a:	681b      	ldr	r3, [r3, #0]
 800c64c:	430a      	orrs	r2, r1
 800c64e:	605a      	str	r2, [r3, #4]
  }
}
 800c650:	bf00      	nop
 800c652:	370c      	adds	r7, #12
 800c654:	46bd      	mov	sp, r7
 800c656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c65a:	4770      	bx	lr

0800c65c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800c65c:	b580      	push	{r7, lr}
 800c65e:	b098      	sub	sp, #96	@ 0x60
 800c660:	af02      	add	r7, sp, #8
 800c662:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c664:	687b      	ldr	r3, [r7, #4]
 800c666:	2200      	movs	r2, #0
 800c668:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800c66c:	f7f8 feb8 	bl	80053e0 <HAL_GetTick>
 800c670:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800c672:	687b      	ldr	r3, [r7, #4]
 800c674:	681b      	ldr	r3, [r3, #0]
 800c676:	681b      	ldr	r3, [r3, #0]
 800c678:	f003 0308 	and.w	r3, r3, #8
 800c67c:	2b08      	cmp	r3, #8
 800c67e:	d12f      	bne.n	800c6e0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c680:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800c684:	9300      	str	r3, [sp, #0]
 800c686:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c688:	2200      	movs	r2, #0
 800c68a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800c68e:	6878      	ldr	r0, [r7, #4]
 800c690:	f000 f88e 	bl	800c7b0 <UART_WaitOnFlagUntilTimeout>
 800c694:	4603      	mov	r3, r0
 800c696:	2b00      	cmp	r3, #0
 800c698:	d022      	beq.n	800c6e0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800c69a:	687b      	ldr	r3, [r7, #4]
 800c69c:	681b      	ldr	r3, [r3, #0]
 800c69e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c6a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c6a2:	e853 3f00 	ldrex	r3, [r3]
 800c6a6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800c6a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c6aa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c6ae:	653b      	str	r3, [r7, #80]	@ 0x50
 800c6b0:	687b      	ldr	r3, [r7, #4]
 800c6b2:	681b      	ldr	r3, [r3, #0]
 800c6b4:	461a      	mov	r2, r3
 800c6b6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c6b8:	647b      	str	r3, [r7, #68]	@ 0x44
 800c6ba:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c6bc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c6be:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c6c0:	e841 2300 	strex	r3, r2, [r1]
 800c6c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c6c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c6c8:	2b00      	cmp	r3, #0
 800c6ca:	d1e6      	bne.n	800c69a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800c6cc:	687b      	ldr	r3, [r7, #4]
 800c6ce:	2220      	movs	r2, #32
 800c6d0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800c6d4:	687b      	ldr	r3, [r7, #4]
 800c6d6:	2200      	movs	r2, #0
 800c6d8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c6dc:	2303      	movs	r3, #3
 800c6de:	e063      	b.n	800c7a8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800c6e0:	687b      	ldr	r3, [r7, #4]
 800c6e2:	681b      	ldr	r3, [r3, #0]
 800c6e4:	681b      	ldr	r3, [r3, #0]
 800c6e6:	f003 0304 	and.w	r3, r3, #4
 800c6ea:	2b04      	cmp	r3, #4
 800c6ec:	d149      	bne.n	800c782 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c6ee:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800c6f2:	9300      	str	r3, [sp, #0]
 800c6f4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c6f6:	2200      	movs	r2, #0
 800c6f8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800c6fc:	6878      	ldr	r0, [r7, #4]
 800c6fe:	f000 f857 	bl	800c7b0 <UART_WaitOnFlagUntilTimeout>
 800c702:	4603      	mov	r3, r0
 800c704:	2b00      	cmp	r3, #0
 800c706:	d03c      	beq.n	800c782 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c708:	687b      	ldr	r3, [r7, #4]
 800c70a:	681b      	ldr	r3, [r3, #0]
 800c70c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c70e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c710:	e853 3f00 	ldrex	r3, [r3]
 800c714:	623b      	str	r3, [r7, #32]
   return(result);
 800c716:	6a3b      	ldr	r3, [r7, #32]
 800c718:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c71c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c71e:	687b      	ldr	r3, [r7, #4]
 800c720:	681b      	ldr	r3, [r3, #0]
 800c722:	461a      	mov	r2, r3
 800c724:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c726:	633b      	str	r3, [r7, #48]	@ 0x30
 800c728:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c72a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c72c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c72e:	e841 2300 	strex	r3, r2, [r1]
 800c732:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c734:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c736:	2b00      	cmp	r3, #0
 800c738:	d1e6      	bne.n	800c708 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c73a:	687b      	ldr	r3, [r7, #4]
 800c73c:	681b      	ldr	r3, [r3, #0]
 800c73e:	3308      	adds	r3, #8
 800c740:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c742:	693b      	ldr	r3, [r7, #16]
 800c744:	e853 3f00 	ldrex	r3, [r3]
 800c748:	60fb      	str	r3, [r7, #12]
   return(result);
 800c74a:	68fb      	ldr	r3, [r7, #12]
 800c74c:	f023 0301 	bic.w	r3, r3, #1
 800c750:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c752:	687b      	ldr	r3, [r7, #4]
 800c754:	681b      	ldr	r3, [r3, #0]
 800c756:	3308      	adds	r3, #8
 800c758:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c75a:	61fa      	str	r2, [r7, #28]
 800c75c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c75e:	69b9      	ldr	r1, [r7, #24]
 800c760:	69fa      	ldr	r2, [r7, #28]
 800c762:	e841 2300 	strex	r3, r2, [r1]
 800c766:	617b      	str	r3, [r7, #20]
   return(result);
 800c768:	697b      	ldr	r3, [r7, #20]
 800c76a:	2b00      	cmp	r3, #0
 800c76c:	d1e5      	bne.n	800c73a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800c76e:	687b      	ldr	r3, [r7, #4]
 800c770:	2220      	movs	r2, #32
 800c772:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800c776:	687b      	ldr	r3, [r7, #4]
 800c778:	2200      	movs	r2, #0
 800c77a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c77e:	2303      	movs	r3, #3
 800c780:	e012      	b.n	800c7a8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800c782:	687b      	ldr	r3, [r7, #4]
 800c784:	2220      	movs	r2, #32
 800c786:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800c78a:	687b      	ldr	r3, [r7, #4]
 800c78c:	2220      	movs	r2, #32
 800c78e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c792:	687b      	ldr	r3, [r7, #4]
 800c794:	2200      	movs	r2, #0
 800c796:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c798:	687b      	ldr	r3, [r7, #4]
 800c79a:	2200      	movs	r2, #0
 800c79c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800c79e:	687b      	ldr	r3, [r7, #4]
 800c7a0:	2200      	movs	r2, #0
 800c7a2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c7a6:	2300      	movs	r3, #0
}
 800c7a8:	4618      	mov	r0, r3
 800c7aa:	3758      	adds	r7, #88	@ 0x58
 800c7ac:	46bd      	mov	sp, r7
 800c7ae:	bd80      	pop	{r7, pc}

0800c7b0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800c7b0:	b580      	push	{r7, lr}
 800c7b2:	b084      	sub	sp, #16
 800c7b4:	af00      	add	r7, sp, #0
 800c7b6:	60f8      	str	r0, [r7, #12]
 800c7b8:	60b9      	str	r1, [r7, #8]
 800c7ba:	603b      	str	r3, [r7, #0]
 800c7bc:	4613      	mov	r3, r2
 800c7be:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c7c0:	e04f      	b.n	800c862 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c7c2:	69bb      	ldr	r3, [r7, #24]
 800c7c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c7c8:	d04b      	beq.n	800c862 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c7ca:	f7f8 fe09 	bl	80053e0 <HAL_GetTick>
 800c7ce:	4602      	mov	r2, r0
 800c7d0:	683b      	ldr	r3, [r7, #0]
 800c7d2:	1ad3      	subs	r3, r2, r3
 800c7d4:	69ba      	ldr	r2, [r7, #24]
 800c7d6:	429a      	cmp	r2, r3
 800c7d8:	d302      	bcc.n	800c7e0 <UART_WaitOnFlagUntilTimeout+0x30>
 800c7da:	69bb      	ldr	r3, [r7, #24]
 800c7dc:	2b00      	cmp	r3, #0
 800c7de:	d101      	bne.n	800c7e4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800c7e0:	2303      	movs	r3, #3
 800c7e2:	e04e      	b.n	800c882 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800c7e4:	68fb      	ldr	r3, [r7, #12]
 800c7e6:	681b      	ldr	r3, [r3, #0]
 800c7e8:	681b      	ldr	r3, [r3, #0]
 800c7ea:	f003 0304 	and.w	r3, r3, #4
 800c7ee:	2b00      	cmp	r3, #0
 800c7f0:	d037      	beq.n	800c862 <UART_WaitOnFlagUntilTimeout+0xb2>
 800c7f2:	68bb      	ldr	r3, [r7, #8]
 800c7f4:	2b80      	cmp	r3, #128	@ 0x80
 800c7f6:	d034      	beq.n	800c862 <UART_WaitOnFlagUntilTimeout+0xb2>
 800c7f8:	68bb      	ldr	r3, [r7, #8]
 800c7fa:	2b40      	cmp	r3, #64	@ 0x40
 800c7fc:	d031      	beq.n	800c862 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800c7fe:	68fb      	ldr	r3, [r7, #12]
 800c800:	681b      	ldr	r3, [r3, #0]
 800c802:	69db      	ldr	r3, [r3, #28]
 800c804:	f003 0308 	and.w	r3, r3, #8
 800c808:	2b08      	cmp	r3, #8
 800c80a:	d110      	bne.n	800c82e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800c80c:	68fb      	ldr	r3, [r7, #12]
 800c80e:	681b      	ldr	r3, [r3, #0]
 800c810:	2208      	movs	r2, #8
 800c812:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800c814:	68f8      	ldr	r0, [r7, #12]
 800c816:	f000 f920 	bl	800ca5a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800c81a:	68fb      	ldr	r3, [r7, #12]
 800c81c:	2208      	movs	r2, #8
 800c81e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c822:	68fb      	ldr	r3, [r7, #12]
 800c824:	2200      	movs	r2, #0
 800c826:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800c82a:	2301      	movs	r3, #1
 800c82c:	e029      	b.n	800c882 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800c82e:	68fb      	ldr	r3, [r7, #12]
 800c830:	681b      	ldr	r3, [r3, #0]
 800c832:	69db      	ldr	r3, [r3, #28]
 800c834:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c838:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c83c:	d111      	bne.n	800c862 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c83e:	68fb      	ldr	r3, [r7, #12]
 800c840:	681b      	ldr	r3, [r3, #0]
 800c842:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800c846:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800c848:	68f8      	ldr	r0, [r7, #12]
 800c84a:	f000 f906 	bl	800ca5a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800c84e:	68fb      	ldr	r3, [r7, #12]
 800c850:	2220      	movs	r2, #32
 800c852:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c856:	68fb      	ldr	r3, [r7, #12]
 800c858:	2200      	movs	r2, #0
 800c85a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800c85e:	2303      	movs	r3, #3
 800c860:	e00f      	b.n	800c882 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c862:	68fb      	ldr	r3, [r7, #12]
 800c864:	681b      	ldr	r3, [r3, #0]
 800c866:	69da      	ldr	r2, [r3, #28]
 800c868:	68bb      	ldr	r3, [r7, #8]
 800c86a:	4013      	ands	r3, r2
 800c86c:	68ba      	ldr	r2, [r7, #8]
 800c86e:	429a      	cmp	r2, r3
 800c870:	bf0c      	ite	eq
 800c872:	2301      	moveq	r3, #1
 800c874:	2300      	movne	r3, #0
 800c876:	b2db      	uxtb	r3, r3
 800c878:	461a      	mov	r2, r3
 800c87a:	79fb      	ldrb	r3, [r7, #7]
 800c87c:	429a      	cmp	r2, r3
 800c87e:	d0a0      	beq.n	800c7c2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800c880:	2300      	movs	r3, #0
}
 800c882:	4618      	mov	r0, r3
 800c884:	3710      	adds	r7, #16
 800c886:	46bd      	mov	sp, r7
 800c888:	bd80      	pop	{r7, pc}
	...

0800c88c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c88c:	b580      	push	{r7, lr}
 800c88e:	b096      	sub	sp, #88	@ 0x58
 800c890:	af00      	add	r7, sp, #0
 800c892:	60f8      	str	r0, [r7, #12]
 800c894:	60b9      	str	r1, [r7, #8]
 800c896:	4613      	mov	r3, r2
 800c898:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800c89a:	68fb      	ldr	r3, [r7, #12]
 800c89c:	68ba      	ldr	r2, [r7, #8]
 800c89e:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 800c8a0:	68fb      	ldr	r3, [r7, #12]
 800c8a2:	88fa      	ldrh	r2, [r7, #6]
 800c8a4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c8a8:	68fb      	ldr	r3, [r7, #12]
 800c8aa:	2200      	movs	r2, #0
 800c8ac:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800c8b0:	68fb      	ldr	r3, [r7, #12]
 800c8b2:	2222      	movs	r2, #34	@ 0x22
 800c8b4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 800c8b8:	68fb      	ldr	r3, [r7, #12]
 800c8ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c8be:	2b00      	cmp	r3, #0
 800c8c0:	d02d      	beq.n	800c91e <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800c8c2:	68fb      	ldr	r3, [r7, #12]
 800c8c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c8c8:	4a40      	ldr	r2, [pc, #256]	@ (800c9cc <UART_Start_Receive_DMA+0x140>)
 800c8ca:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800c8cc:	68fb      	ldr	r3, [r7, #12]
 800c8ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c8d2:	4a3f      	ldr	r2, [pc, #252]	@ (800c9d0 <UART_Start_Receive_DMA+0x144>)
 800c8d4:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800c8d6:	68fb      	ldr	r3, [r7, #12]
 800c8d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c8dc:	4a3d      	ldr	r2, [pc, #244]	@ (800c9d4 <UART_Start_Receive_DMA+0x148>)
 800c8de:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800c8e0:	68fb      	ldr	r3, [r7, #12]
 800c8e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c8e6:	2200      	movs	r2, #0
 800c8e8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800c8ea:	68fb      	ldr	r3, [r7, #12]
 800c8ec:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800c8f0:	68fb      	ldr	r3, [r7, #12]
 800c8f2:	681b      	ldr	r3, [r3, #0]
 800c8f4:	3324      	adds	r3, #36	@ 0x24
 800c8f6:	4619      	mov	r1, r3
 800c8f8:	68fb      	ldr	r3, [r7, #12]
 800c8fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c8fc:	461a      	mov	r2, r3
 800c8fe:	88fb      	ldrh	r3, [r7, #6]
 800c900:	f7fa fdfa 	bl	80074f8 <HAL_DMA_Start_IT>
 800c904:	4603      	mov	r3, r0
 800c906:	2b00      	cmp	r3, #0
 800c908:	d009      	beq.n	800c91e <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800c90a:	68fb      	ldr	r3, [r7, #12]
 800c90c:	2210      	movs	r2, #16
 800c90e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800c912:	68fb      	ldr	r3, [r7, #12]
 800c914:	2220      	movs	r2, #32
 800c916:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 800c91a:	2301      	movs	r3, #1
 800c91c:	e051      	b.n	800c9c2 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800c91e:	68fb      	ldr	r3, [r7, #12]
 800c920:	691b      	ldr	r3, [r3, #16]
 800c922:	2b00      	cmp	r3, #0
 800c924:	d018      	beq.n	800c958 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c926:	68fb      	ldr	r3, [r7, #12]
 800c928:	681b      	ldr	r3, [r3, #0]
 800c92a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c92c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c92e:	e853 3f00 	ldrex	r3, [r3]
 800c932:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c934:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c936:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c93a:	657b      	str	r3, [r7, #84]	@ 0x54
 800c93c:	68fb      	ldr	r3, [r7, #12]
 800c93e:	681b      	ldr	r3, [r3, #0]
 800c940:	461a      	mov	r2, r3
 800c942:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c944:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c946:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c948:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800c94a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c94c:	e841 2300 	strex	r3, r2, [r1]
 800c950:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800c952:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c954:	2b00      	cmp	r3, #0
 800c956:	d1e6      	bne.n	800c926 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c958:	68fb      	ldr	r3, [r7, #12]
 800c95a:	681b      	ldr	r3, [r3, #0]
 800c95c:	3308      	adds	r3, #8
 800c95e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c960:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c962:	e853 3f00 	ldrex	r3, [r3]
 800c966:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c968:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c96a:	f043 0301 	orr.w	r3, r3, #1
 800c96e:	653b      	str	r3, [r7, #80]	@ 0x50
 800c970:	68fb      	ldr	r3, [r7, #12]
 800c972:	681b      	ldr	r3, [r3, #0]
 800c974:	3308      	adds	r3, #8
 800c976:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800c978:	637a      	str	r2, [r7, #52]	@ 0x34
 800c97a:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c97c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800c97e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c980:	e841 2300 	strex	r3, r2, [r1]
 800c984:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800c986:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c988:	2b00      	cmp	r3, #0
 800c98a:	d1e5      	bne.n	800c958 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c98c:	68fb      	ldr	r3, [r7, #12]
 800c98e:	681b      	ldr	r3, [r3, #0]
 800c990:	3308      	adds	r3, #8
 800c992:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c994:	697b      	ldr	r3, [r7, #20]
 800c996:	e853 3f00 	ldrex	r3, [r3]
 800c99a:	613b      	str	r3, [r7, #16]
   return(result);
 800c99c:	693b      	ldr	r3, [r7, #16]
 800c99e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c9a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c9a4:	68fb      	ldr	r3, [r7, #12]
 800c9a6:	681b      	ldr	r3, [r3, #0]
 800c9a8:	3308      	adds	r3, #8
 800c9aa:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c9ac:	623a      	str	r2, [r7, #32]
 800c9ae:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c9b0:	69f9      	ldr	r1, [r7, #28]
 800c9b2:	6a3a      	ldr	r2, [r7, #32]
 800c9b4:	e841 2300 	strex	r3, r2, [r1]
 800c9b8:	61bb      	str	r3, [r7, #24]
   return(result);
 800c9ba:	69bb      	ldr	r3, [r7, #24]
 800c9bc:	2b00      	cmp	r3, #0
 800c9be:	d1e5      	bne.n	800c98c <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 800c9c0:	2300      	movs	r3, #0
}
 800c9c2:	4618      	mov	r0, r3
 800c9c4:	3758      	adds	r7, #88	@ 0x58
 800c9c6:	46bd      	mov	sp, r7
 800c9c8:	bd80      	pop	{r7, pc}
 800c9ca:	bf00      	nop
 800c9cc:	0800cbdd 	.word	0x0800cbdd
 800c9d0:	0800cd09 	.word	0x0800cd09
 800c9d4:	0800cd47 	.word	0x0800cd47

0800c9d8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800c9d8:	b480      	push	{r7}
 800c9da:	b08f      	sub	sp, #60	@ 0x3c
 800c9dc:	af00      	add	r7, sp, #0
 800c9de:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800c9e0:	687b      	ldr	r3, [r7, #4]
 800c9e2:	681b      	ldr	r3, [r3, #0]
 800c9e4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c9e6:	6a3b      	ldr	r3, [r7, #32]
 800c9e8:	e853 3f00 	ldrex	r3, [r3]
 800c9ec:	61fb      	str	r3, [r7, #28]
   return(result);
 800c9ee:	69fb      	ldr	r3, [r7, #28]
 800c9f0:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800c9f4:	637b      	str	r3, [r7, #52]	@ 0x34
 800c9f6:	687b      	ldr	r3, [r7, #4]
 800c9f8:	681b      	ldr	r3, [r3, #0]
 800c9fa:	461a      	mov	r2, r3
 800c9fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c9fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ca00:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ca02:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ca04:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ca06:	e841 2300 	strex	r3, r2, [r1]
 800ca0a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800ca0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca0e:	2b00      	cmp	r3, #0
 800ca10:	d1e6      	bne.n	800c9e0 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800ca12:	687b      	ldr	r3, [r7, #4]
 800ca14:	681b      	ldr	r3, [r3, #0]
 800ca16:	3308      	adds	r3, #8
 800ca18:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ca1a:	68fb      	ldr	r3, [r7, #12]
 800ca1c:	e853 3f00 	ldrex	r3, [r3]
 800ca20:	60bb      	str	r3, [r7, #8]
   return(result);
 800ca22:	68bb      	ldr	r3, [r7, #8]
 800ca24:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800ca28:	633b      	str	r3, [r7, #48]	@ 0x30
 800ca2a:	687b      	ldr	r3, [r7, #4]
 800ca2c:	681b      	ldr	r3, [r3, #0]
 800ca2e:	3308      	adds	r3, #8
 800ca30:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ca32:	61ba      	str	r2, [r7, #24]
 800ca34:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ca36:	6979      	ldr	r1, [r7, #20]
 800ca38:	69ba      	ldr	r2, [r7, #24]
 800ca3a:	e841 2300 	strex	r3, r2, [r1]
 800ca3e:	613b      	str	r3, [r7, #16]
   return(result);
 800ca40:	693b      	ldr	r3, [r7, #16]
 800ca42:	2b00      	cmp	r3, #0
 800ca44:	d1e5      	bne.n	800ca12 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ca46:	687b      	ldr	r3, [r7, #4]
 800ca48:	2220      	movs	r2, #32
 800ca4a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800ca4e:	bf00      	nop
 800ca50:	373c      	adds	r7, #60	@ 0x3c
 800ca52:	46bd      	mov	sp, r7
 800ca54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca58:	4770      	bx	lr

0800ca5a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800ca5a:	b480      	push	{r7}
 800ca5c:	b095      	sub	sp, #84	@ 0x54
 800ca5e:	af00      	add	r7, sp, #0
 800ca60:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ca62:	687b      	ldr	r3, [r7, #4]
 800ca64:	681b      	ldr	r3, [r3, #0]
 800ca66:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ca68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ca6a:	e853 3f00 	ldrex	r3, [r3]
 800ca6e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800ca70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca72:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ca76:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ca78:	687b      	ldr	r3, [r7, #4]
 800ca7a:	681b      	ldr	r3, [r3, #0]
 800ca7c:	461a      	mov	r2, r3
 800ca7e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ca80:	643b      	str	r3, [r7, #64]	@ 0x40
 800ca82:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ca84:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800ca86:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800ca88:	e841 2300 	strex	r3, r2, [r1]
 800ca8c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800ca8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ca90:	2b00      	cmp	r3, #0
 800ca92:	d1e6      	bne.n	800ca62 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800ca94:	687b      	ldr	r3, [r7, #4]
 800ca96:	681b      	ldr	r3, [r3, #0]
 800ca98:	3308      	adds	r3, #8
 800ca9a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ca9c:	6a3b      	ldr	r3, [r7, #32]
 800ca9e:	e853 3f00 	ldrex	r3, [r3]
 800caa2:	61fb      	str	r3, [r7, #28]
   return(result);
 800caa4:	69fb      	ldr	r3, [r7, #28]
 800caa6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800caaa:	f023 0301 	bic.w	r3, r3, #1
 800caae:	64bb      	str	r3, [r7, #72]	@ 0x48
 800cab0:	687b      	ldr	r3, [r7, #4]
 800cab2:	681b      	ldr	r3, [r3, #0]
 800cab4:	3308      	adds	r3, #8
 800cab6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800cab8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800caba:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cabc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800cabe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800cac0:	e841 2300 	strex	r3, r2, [r1]
 800cac4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800cac6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cac8:	2b00      	cmp	r3, #0
 800caca:	d1e3      	bne.n	800ca94 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cacc:	687b      	ldr	r3, [r7, #4]
 800cace:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800cad0:	2b01      	cmp	r3, #1
 800cad2:	d118      	bne.n	800cb06 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cad4:	687b      	ldr	r3, [r7, #4]
 800cad6:	681b      	ldr	r3, [r3, #0]
 800cad8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cada:	68fb      	ldr	r3, [r7, #12]
 800cadc:	e853 3f00 	ldrex	r3, [r3]
 800cae0:	60bb      	str	r3, [r7, #8]
   return(result);
 800cae2:	68bb      	ldr	r3, [r7, #8]
 800cae4:	f023 0310 	bic.w	r3, r3, #16
 800cae8:	647b      	str	r3, [r7, #68]	@ 0x44
 800caea:	687b      	ldr	r3, [r7, #4]
 800caec:	681b      	ldr	r3, [r3, #0]
 800caee:	461a      	mov	r2, r3
 800caf0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800caf2:	61bb      	str	r3, [r7, #24]
 800caf4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800caf6:	6979      	ldr	r1, [r7, #20]
 800caf8:	69ba      	ldr	r2, [r7, #24]
 800cafa:	e841 2300 	strex	r3, r2, [r1]
 800cafe:	613b      	str	r3, [r7, #16]
   return(result);
 800cb00:	693b      	ldr	r3, [r7, #16]
 800cb02:	2b00      	cmp	r3, #0
 800cb04:	d1e6      	bne.n	800cad4 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800cb06:	687b      	ldr	r3, [r7, #4]
 800cb08:	2220      	movs	r2, #32
 800cb0a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cb0e:	687b      	ldr	r3, [r7, #4]
 800cb10:	2200      	movs	r2, #0
 800cb12:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800cb14:	687b      	ldr	r3, [r7, #4]
 800cb16:	2200      	movs	r2, #0
 800cb18:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800cb1a:	bf00      	nop
 800cb1c:	3754      	adds	r7, #84	@ 0x54
 800cb1e:	46bd      	mov	sp, r7
 800cb20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb24:	4770      	bx	lr

0800cb26 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800cb26:	b580      	push	{r7, lr}
 800cb28:	b090      	sub	sp, #64	@ 0x40
 800cb2a:	af00      	add	r7, sp, #0
 800cb2c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800cb2e:	687b      	ldr	r3, [r7, #4]
 800cb30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cb32:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800cb34:	687b      	ldr	r3, [r7, #4]
 800cb36:	681b      	ldr	r3, [r3, #0]
 800cb38:	681b      	ldr	r3, [r3, #0]
 800cb3a:	f003 0320 	and.w	r3, r3, #32
 800cb3e:	2b00      	cmp	r3, #0
 800cb40:	d137      	bne.n	800cbb2 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800cb42:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cb44:	2200      	movs	r2, #0
 800cb46:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800cb4a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cb4c:	681b      	ldr	r3, [r3, #0]
 800cb4e:	3308      	adds	r3, #8
 800cb50:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cb52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb54:	e853 3f00 	ldrex	r3, [r3]
 800cb58:	623b      	str	r3, [r7, #32]
   return(result);
 800cb5a:	6a3b      	ldr	r3, [r7, #32]
 800cb5c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800cb60:	63bb      	str	r3, [r7, #56]	@ 0x38
 800cb62:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cb64:	681b      	ldr	r3, [r3, #0]
 800cb66:	3308      	adds	r3, #8
 800cb68:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800cb6a:	633a      	str	r2, [r7, #48]	@ 0x30
 800cb6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cb6e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800cb70:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cb72:	e841 2300 	strex	r3, r2, [r1]
 800cb76:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800cb78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cb7a:	2b00      	cmp	r3, #0
 800cb7c:	d1e5      	bne.n	800cb4a <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800cb7e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cb80:	681b      	ldr	r3, [r3, #0]
 800cb82:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cb84:	693b      	ldr	r3, [r7, #16]
 800cb86:	e853 3f00 	ldrex	r3, [r3]
 800cb8a:	60fb      	str	r3, [r7, #12]
   return(result);
 800cb8c:	68fb      	ldr	r3, [r7, #12]
 800cb8e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cb92:	637b      	str	r3, [r7, #52]	@ 0x34
 800cb94:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cb96:	681b      	ldr	r3, [r3, #0]
 800cb98:	461a      	mov	r2, r3
 800cb9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cb9c:	61fb      	str	r3, [r7, #28]
 800cb9e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cba0:	69b9      	ldr	r1, [r7, #24]
 800cba2:	69fa      	ldr	r2, [r7, #28]
 800cba4:	e841 2300 	strex	r3, r2, [r1]
 800cba8:	617b      	str	r3, [r7, #20]
   return(result);
 800cbaa:	697b      	ldr	r3, [r7, #20]
 800cbac:	2b00      	cmp	r3, #0
 800cbae:	d1e6      	bne.n	800cb7e <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800cbb0:	e002      	b.n	800cbb8 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800cbb2:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800cbb4:	f7ff f9bc 	bl	800bf30 <HAL_UART_TxCpltCallback>
}
 800cbb8:	bf00      	nop
 800cbba:	3740      	adds	r7, #64	@ 0x40
 800cbbc:	46bd      	mov	sp, r7
 800cbbe:	bd80      	pop	{r7, pc}

0800cbc0 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800cbc0:	b580      	push	{r7, lr}
 800cbc2:	b084      	sub	sp, #16
 800cbc4:	af00      	add	r7, sp, #0
 800cbc6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800cbc8:	687b      	ldr	r3, [r7, #4]
 800cbca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cbcc:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800cbce:	68f8      	ldr	r0, [r7, #12]
 800cbd0:	f7ff f9b8 	bl	800bf44 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800cbd4:	bf00      	nop
 800cbd6:	3710      	adds	r7, #16
 800cbd8:	46bd      	mov	sp, r7
 800cbda:	bd80      	pop	{r7, pc}

0800cbdc <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800cbdc:	b580      	push	{r7, lr}
 800cbde:	b09c      	sub	sp, #112	@ 0x70
 800cbe0:	af00      	add	r7, sp, #0
 800cbe2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800cbe4:	687b      	ldr	r3, [r7, #4]
 800cbe6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cbe8:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800cbea:	687b      	ldr	r3, [r7, #4]
 800cbec:	681b      	ldr	r3, [r3, #0]
 800cbee:	681b      	ldr	r3, [r3, #0]
 800cbf0:	f003 0320 	and.w	r3, r3, #32
 800cbf4:	2b00      	cmp	r3, #0
 800cbf6:	d171      	bne.n	800ccdc <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 800cbf8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cbfa:	2200      	movs	r2, #0
 800cbfc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800cc00:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cc02:	681b      	ldr	r3, [r3, #0]
 800cc04:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cc06:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cc08:	e853 3f00 	ldrex	r3, [r3]
 800cc0c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800cc0e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cc10:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800cc14:	66bb      	str	r3, [r7, #104]	@ 0x68
 800cc16:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cc18:	681b      	ldr	r3, [r3, #0]
 800cc1a:	461a      	mov	r2, r3
 800cc1c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800cc1e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800cc20:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cc22:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800cc24:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800cc26:	e841 2300 	strex	r3, r2, [r1]
 800cc2a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800cc2c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cc2e:	2b00      	cmp	r3, #0
 800cc30:	d1e6      	bne.n	800cc00 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cc32:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cc34:	681b      	ldr	r3, [r3, #0]
 800cc36:	3308      	adds	r3, #8
 800cc38:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cc3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cc3c:	e853 3f00 	ldrex	r3, [r3]
 800cc40:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800cc42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cc44:	f023 0301 	bic.w	r3, r3, #1
 800cc48:	667b      	str	r3, [r7, #100]	@ 0x64
 800cc4a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cc4c:	681b      	ldr	r3, [r3, #0]
 800cc4e:	3308      	adds	r3, #8
 800cc50:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800cc52:	647a      	str	r2, [r7, #68]	@ 0x44
 800cc54:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cc56:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800cc58:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800cc5a:	e841 2300 	strex	r3, r2, [r1]
 800cc5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800cc60:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cc62:	2b00      	cmp	r3, #0
 800cc64:	d1e5      	bne.n	800cc32 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800cc66:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cc68:	681b      	ldr	r3, [r3, #0]
 800cc6a:	3308      	adds	r3, #8
 800cc6c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cc6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc70:	e853 3f00 	ldrex	r3, [r3]
 800cc74:	623b      	str	r3, [r7, #32]
   return(result);
 800cc76:	6a3b      	ldr	r3, [r7, #32]
 800cc78:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cc7c:	663b      	str	r3, [r7, #96]	@ 0x60
 800cc7e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cc80:	681b      	ldr	r3, [r3, #0]
 800cc82:	3308      	adds	r3, #8
 800cc84:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800cc86:	633a      	str	r2, [r7, #48]	@ 0x30
 800cc88:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cc8a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800cc8c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cc8e:	e841 2300 	strex	r3, r2, [r1]
 800cc92:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800cc94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cc96:	2b00      	cmp	r3, #0
 800cc98:	d1e5      	bne.n	800cc66 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800cc9a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cc9c:	2220      	movs	r2, #32
 800cc9e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cca2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cca4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800cca6:	2b01      	cmp	r3, #1
 800cca8:	d118      	bne.n	800ccdc <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ccaa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ccac:	681b      	ldr	r3, [r3, #0]
 800ccae:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ccb0:	693b      	ldr	r3, [r7, #16]
 800ccb2:	e853 3f00 	ldrex	r3, [r3]
 800ccb6:	60fb      	str	r3, [r7, #12]
   return(result);
 800ccb8:	68fb      	ldr	r3, [r7, #12]
 800ccba:	f023 0310 	bic.w	r3, r3, #16
 800ccbe:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800ccc0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ccc2:	681b      	ldr	r3, [r3, #0]
 800ccc4:	461a      	mov	r2, r3
 800ccc6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ccc8:	61fb      	str	r3, [r7, #28]
 800ccca:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cccc:	69b9      	ldr	r1, [r7, #24]
 800ccce:	69fa      	ldr	r2, [r7, #28]
 800ccd0:	e841 2300 	strex	r3, r2, [r1]
 800ccd4:	617b      	str	r3, [r7, #20]
   return(result);
 800ccd6:	697b      	ldr	r3, [r7, #20]
 800ccd8:	2b00      	cmp	r3, #0
 800ccda:	d1e6      	bne.n	800ccaa <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ccdc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ccde:	2200      	movs	r2, #0
 800cce0:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cce2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cce4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800cce6:	2b01      	cmp	r3, #1
 800cce8:	d107      	bne.n	800ccfa <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ccea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ccec:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ccf0:	4619      	mov	r1, r3
 800ccf2:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800ccf4:	f7f8 f984 	bl	8005000 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800ccf8:	e002      	b.n	800cd00 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800ccfa:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800ccfc:	f7ff f92c 	bl	800bf58 <HAL_UART_RxCpltCallback>
}
 800cd00:	bf00      	nop
 800cd02:	3770      	adds	r7, #112	@ 0x70
 800cd04:	46bd      	mov	sp, r7
 800cd06:	bd80      	pop	{r7, pc}

0800cd08 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800cd08:	b580      	push	{r7, lr}
 800cd0a:	b084      	sub	sp, #16
 800cd0c:	af00      	add	r7, sp, #0
 800cd0e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800cd10:	687b      	ldr	r3, [r7, #4]
 800cd12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cd14:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800cd16:	68fb      	ldr	r3, [r7, #12]
 800cd18:	2201      	movs	r2, #1
 800cd1a:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cd1c:	68fb      	ldr	r3, [r7, #12]
 800cd1e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800cd20:	2b01      	cmp	r3, #1
 800cd22:	d109      	bne.n	800cd38 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800cd24:	68fb      	ldr	r3, [r7, #12]
 800cd26:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800cd2a:	085b      	lsrs	r3, r3, #1
 800cd2c:	b29b      	uxth	r3, r3
 800cd2e:	4619      	mov	r1, r3
 800cd30:	68f8      	ldr	r0, [r7, #12]
 800cd32:	f7f8 f965 	bl	8005000 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800cd36:	e002      	b.n	800cd3e <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 800cd38:	68f8      	ldr	r0, [r7, #12]
 800cd3a:	f7ff f917 	bl	800bf6c <HAL_UART_RxHalfCpltCallback>
}
 800cd3e:	bf00      	nop
 800cd40:	3710      	adds	r7, #16
 800cd42:	46bd      	mov	sp, r7
 800cd44:	bd80      	pop	{r7, pc}

0800cd46 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800cd46:	b580      	push	{r7, lr}
 800cd48:	b086      	sub	sp, #24
 800cd4a:	af00      	add	r7, sp, #0
 800cd4c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800cd4e:	687b      	ldr	r3, [r7, #4]
 800cd50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cd52:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800cd54:	697b      	ldr	r3, [r7, #20]
 800cd56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cd5a:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800cd5c:	697b      	ldr	r3, [r7, #20]
 800cd5e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800cd62:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800cd64:	697b      	ldr	r3, [r7, #20]
 800cd66:	681b      	ldr	r3, [r3, #0]
 800cd68:	689b      	ldr	r3, [r3, #8]
 800cd6a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cd6e:	2b80      	cmp	r3, #128	@ 0x80
 800cd70:	d109      	bne.n	800cd86 <UART_DMAError+0x40>
 800cd72:	693b      	ldr	r3, [r7, #16]
 800cd74:	2b21      	cmp	r3, #33	@ 0x21
 800cd76:	d106      	bne.n	800cd86 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800cd78:	697b      	ldr	r3, [r7, #20]
 800cd7a:	2200      	movs	r2, #0
 800cd7c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800cd80:	6978      	ldr	r0, [r7, #20]
 800cd82:	f7ff fe29 	bl	800c9d8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800cd86:	697b      	ldr	r3, [r7, #20]
 800cd88:	681b      	ldr	r3, [r3, #0]
 800cd8a:	689b      	ldr	r3, [r3, #8]
 800cd8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cd90:	2b40      	cmp	r3, #64	@ 0x40
 800cd92:	d109      	bne.n	800cda8 <UART_DMAError+0x62>
 800cd94:	68fb      	ldr	r3, [r7, #12]
 800cd96:	2b22      	cmp	r3, #34	@ 0x22
 800cd98:	d106      	bne.n	800cda8 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800cd9a:	697b      	ldr	r3, [r7, #20]
 800cd9c:	2200      	movs	r2, #0
 800cd9e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800cda2:	6978      	ldr	r0, [r7, #20]
 800cda4:	f7ff fe59 	bl	800ca5a <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800cda8:	697b      	ldr	r3, [r7, #20]
 800cdaa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cdae:	f043 0210 	orr.w	r2, r3, #16
 800cdb2:	697b      	ldr	r3, [r7, #20]
 800cdb4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800cdb8:	6978      	ldr	r0, [r7, #20]
 800cdba:	f7f8 fa65 	bl	8005288 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800cdbe:	bf00      	nop
 800cdc0:	3718      	adds	r7, #24
 800cdc2:	46bd      	mov	sp, r7
 800cdc4:	bd80      	pop	{r7, pc}

0800cdc6 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800cdc6:	b580      	push	{r7, lr}
 800cdc8:	b084      	sub	sp, #16
 800cdca:	af00      	add	r7, sp, #0
 800cdcc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800cdce:	687b      	ldr	r3, [r7, #4]
 800cdd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cdd2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800cdd4:	68fb      	ldr	r3, [r7, #12]
 800cdd6:	2200      	movs	r2, #0
 800cdd8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800cddc:	68f8      	ldr	r0, [r7, #12]
 800cdde:	f7f8 fa53 	bl	8005288 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800cde2:	bf00      	nop
 800cde4:	3710      	adds	r7, #16
 800cde6:	46bd      	mov	sp, r7
 800cde8:	bd80      	pop	{r7, pc}

0800cdea <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800cdea:	b580      	push	{r7, lr}
 800cdec:	b088      	sub	sp, #32
 800cdee:	af00      	add	r7, sp, #0
 800cdf0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800cdf2:	687b      	ldr	r3, [r7, #4]
 800cdf4:	681b      	ldr	r3, [r3, #0]
 800cdf6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cdf8:	68fb      	ldr	r3, [r7, #12]
 800cdfa:	e853 3f00 	ldrex	r3, [r3]
 800cdfe:	60bb      	str	r3, [r7, #8]
   return(result);
 800ce00:	68bb      	ldr	r3, [r7, #8]
 800ce02:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ce06:	61fb      	str	r3, [r7, #28]
 800ce08:	687b      	ldr	r3, [r7, #4]
 800ce0a:	681b      	ldr	r3, [r3, #0]
 800ce0c:	461a      	mov	r2, r3
 800ce0e:	69fb      	ldr	r3, [r7, #28]
 800ce10:	61bb      	str	r3, [r7, #24]
 800ce12:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ce14:	6979      	ldr	r1, [r7, #20]
 800ce16:	69ba      	ldr	r2, [r7, #24]
 800ce18:	e841 2300 	strex	r3, r2, [r1]
 800ce1c:	613b      	str	r3, [r7, #16]
   return(result);
 800ce1e:	693b      	ldr	r3, [r7, #16]
 800ce20:	2b00      	cmp	r3, #0
 800ce22:	d1e6      	bne.n	800cdf2 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ce24:	687b      	ldr	r3, [r7, #4]
 800ce26:	2220      	movs	r2, #32
 800ce28:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800ce2c:	687b      	ldr	r3, [r7, #4]
 800ce2e:	2200      	movs	r2, #0
 800ce30:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800ce32:	6878      	ldr	r0, [r7, #4]
 800ce34:	f7ff f87c 	bl	800bf30 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ce38:	bf00      	nop
 800ce3a:	3720      	adds	r7, #32
 800ce3c:	46bd      	mov	sp, r7
 800ce3e:	bd80      	pop	{r7, pc}

0800ce40 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800ce40:	b480      	push	{r7}
 800ce42:	b083      	sub	sp, #12
 800ce44:	af00      	add	r7, sp, #0
 800ce46:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800ce48:	bf00      	nop
 800ce4a:	370c      	adds	r7, #12
 800ce4c:	46bd      	mov	sp, r7
 800ce4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce52:	4770      	bx	lr

0800ce54 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800ce54:	b480      	push	{r7}
 800ce56:	b083      	sub	sp, #12
 800ce58:	af00      	add	r7, sp, #0
 800ce5a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800ce5c:	bf00      	nop
 800ce5e:	370c      	adds	r7, #12
 800ce60:	46bd      	mov	sp, r7
 800ce62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce66:	4770      	bx	lr

0800ce68 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800ce68:	b480      	push	{r7}
 800ce6a:	b083      	sub	sp, #12
 800ce6c:	af00      	add	r7, sp, #0
 800ce6e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800ce70:	bf00      	nop
 800ce72:	370c      	adds	r7, #12
 800ce74:	46bd      	mov	sp, r7
 800ce76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce7a:	4770      	bx	lr

0800ce7c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800ce7c:	b480      	push	{r7}
 800ce7e:	b085      	sub	sp, #20
 800ce80:	af00      	add	r7, sp, #0
 800ce82:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ce84:	687b      	ldr	r3, [r7, #4]
 800ce86:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800ce8a:	2b01      	cmp	r3, #1
 800ce8c:	d101      	bne.n	800ce92 <HAL_UARTEx_DisableFifoMode+0x16>
 800ce8e:	2302      	movs	r3, #2
 800ce90:	e027      	b.n	800cee2 <HAL_UARTEx_DisableFifoMode+0x66>
 800ce92:	687b      	ldr	r3, [r7, #4]
 800ce94:	2201      	movs	r2, #1
 800ce96:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800ce9a:	687b      	ldr	r3, [r7, #4]
 800ce9c:	2224      	movs	r2, #36	@ 0x24
 800ce9e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800cea2:	687b      	ldr	r3, [r7, #4]
 800cea4:	681b      	ldr	r3, [r3, #0]
 800cea6:	681b      	ldr	r3, [r3, #0]
 800cea8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ceaa:	687b      	ldr	r3, [r7, #4]
 800ceac:	681b      	ldr	r3, [r3, #0]
 800ceae:	681a      	ldr	r2, [r3, #0]
 800ceb0:	687b      	ldr	r3, [r7, #4]
 800ceb2:	681b      	ldr	r3, [r3, #0]
 800ceb4:	f022 0201 	bic.w	r2, r2, #1
 800ceb8:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800ceba:	68fb      	ldr	r3, [r7, #12]
 800cebc:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800cec0:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800cec2:	687b      	ldr	r3, [r7, #4]
 800cec4:	2200      	movs	r2, #0
 800cec6:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800cec8:	687b      	ldr	r3, [r7, #4]
 800ceca:	681b      	ldr	r3, [r3, #0]
 800cecc:	68fa      	ldr	r2, [r7, #12]
 800cece:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ced0:	687b      	ldr	r3, [r7, #4]
 800ced2:	2220      	movs	r2, #32
 800ced4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ced8:	687b      	ldr	r3, [r7, #4]
 800ceda:	2200      	movs	r2, #0
 800cedc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800cee0:	2300      	movs	r3, #0
}
 800cee2:	4618      	mov	r0, r3
 800cee4:	3714      	adds	r7, #20
 800cee6:	46bd      	mov	sp, r7
 800cee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ceec:	4770      	bx	lr

0800ceee <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800ceee:	b580      	push	{r7, lr}
 800cef0:	b084      	sub	sp, #16
 800cef2:	af00      	add	r7, sp, #0
 800cef4:	6078      	str	r0, [r7, #4]
 800cef6:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800cef8:	687b      	ldr	r3, [r7, #4]
 800cefa:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800cefe:	2b01      	cmp	r3, #1
 800cf00:	d101      	bne.n	800cf06 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800cf02:	2302      	movs	r3, #2
 800cf04:	e02d      	b.n	800cf62 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800cf06:	687b      	ldr	r3, [r7, #4]
 800cf08:	2201      	movs	r2, #1
 800cf0a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800cf0e:	687b      	ldr	r3, [r7, #4]
 800cf10:	2224      	movs	r2, #36	@ 0x24
 800cf12:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800cf16:	687b      	ldr	r3, [r7, #4]
 800cf18:	681b      	ldr	r3, [r3, #0]
 800cf1a:	681b      	ldr	r3, [r3, #0]
 800cf1c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800cf1e:	687b      	ldr	r3, [r7, #4]
 800cf20:	681b      	ldr	r3, [r3, #0]
 800cf22:	681a      	ldr	r2, [r3, #0]
 800cf24:	687b      	ldr	r3, [r7, #4]
 800cf26:	681b      	ldr	r3, [r3, #0]
 800cf28:	f022 0201 	bic.w	r2, r2, #1
 800cf2c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800cf2e:	687b      	ldr	r3, [r7, #4]
 800cf30:	681b      	ldr	r3, [r3, #0]
 800cf32:	689b      	ldr	r3, [r3, #8]
 800cf34:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800cf38:	687b      	ldr	r3, [r7, #4]
 800cf3a:	681b      	ldr	r3, [r3, #0]
 800cf3c:	683a      	ldr	r2, [r7, #0]
 800cf3e:	430a      	orrs	r2, r1
 800cf40:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800cf42:	6878      	ldr	r0, [r7, #4]
 800cf44:	f000 f8a4 	bl	800d090 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800cf48:	687b      	ldr	r3, [r7, #4]
 800cf4a:	681b      	ldr	r3, [r3, #0]
 800cf4c:	68fa      	ldr	r2, [r7, #12]
 800cf4e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800cf50:	687b      	ldr	r3, [r7, #4]
 800cf52:	2220      	movs	r2, #32
 800cf54:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800cf58:	687b      	ldr	r3, [r7, #4]
 800cf5a:	2200      	movs	r2, #0
 800cf5c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800cf60:	2300      	movs	r3, #0
}
 800cf62:	4618      	mov	r0, r3
 800cf64:	3710      	adds	r7, #16
 800cf66:	46bd      	mov	sp, r7
 800cf68:	bd80      	pop	{r7, pc}

0800cf6a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800cf6a:	b580      	push	{r7, lr}
 800cf6c:	b084      	sub	sp, #16
 800cf6e:	af00      	add	r7, sp, #0
 800cf70:	6078      	str	r0, [r7, #4]
 800cf72:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800cf74:	687b      	ldr	r3, [r7, #4]
 800cf76:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800cf7a:	2b01      	cmp	r3, #1
 800cf7c:	d101      	bne.n	800cf82 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800cf7e:	2302      	movs	r3, #2
 800cf80:	e02d      	b.n	800cfde <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800cf82:	687b      	ldr	r3, [r7, #4]
 800cf84:	2201      	movs	r2, #1
 800cf86:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800cf8a:	687b      	ldr	r3, [r7, #4]
 800cf8c:	2224      	movs	r2, #36	@ 0x24
 800cf8e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800cf92:	687b      	ldr	r3, [r7, #4]
 800cf94:	681b      	ldr	r3, [r3, #0]
 800cf96:	681b      	ldr	r3, [r3, #0]
 800cf98:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800cf9a:	687b      	ldr	r3, [r7, #4]
 800cf9c:	681b      	ldr	r3, [r3, #0]
 800cf9e:	681a      	ldr	r2, [r3, #0]
 800cfa0:	687b      	ldr	r3, [r7, #4]
 800cfa2:	681b      	ldr	r3, [r3, #0]
 800cfa4:	f022 0201 	bic.w	r2, r2, #1
 800cfa8:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800cfaa:	687b      	ldr	r3, [r7, #4]
 800cfac:	681b      	ldr	r3, [r3, #0]
 800cfae:	689b      	ldr	r3, [r3, #8]
 800cfb0:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800cfb4:	687b      	ldr	r3, [r7, #4]
 800cfb6:	681b      	ldr	r3, [r3, #0]
 800cfb8:	683a      	ldr	r2, [r7, #0]
 800cfba:	430a      	orrs	r2, r1
 800cfbc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800cfbe:	6878      	ldr	r0, [r7, #4]
 800cfc0:	f000 f866 	bl	800d090 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800cfc4:	687b      	ldr	r3, [r7, #4]
 800cfc6:	681b      	ldr	r3, [r3, #0]
 800cfc8:	68fa      	ldr	r2, [r7, #12]
 800cfca:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800cfcc:	687b      	ldr	r3, [r7, #4]
 800cfce:	2220      	movs	r2, #32
 800cfd0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800cfd4:	687b      	ldr	r3, [r7, #4]
 800cfd6:	2200      	movs	r2, #0
 800cfd8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800cfdc:	2300      	movs	r3, #0
}
 800cfde:	4618      	mov	r0, r3
 800cfe0:	3710      	adds	r7, #16
 800cfe2:	46bd      	mov	sp, r7
 800cfe4:	bd80      	pop	{r7, pc}

0800cfe6 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800cfe6:	b580      	push	{r7, lr}
 800cfe8:	b08c      	sub	sp, #48	@ 0x30
 800cfea:	af00      	add	r7, sp, #0
 800cfec:	60f8      	str	r0, [r7, #12]
 800cfee:	60b9      	str	r1, [r7, #8]
 800cff0:	4613      	mov	r3, r2
 800cff2:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800cff4:	68fb      	ldr	r3, [r7, #12]
 800cff6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800cffa:	2b20      	cmp	r3, #32
 800cffc:	d142      	bne.n	800d084 <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 800cffe:	68bb      	ldr	r3, [r7, #8]
 800d000:	2b00      	cmp	r3, #0
 800d002:	d002      	beq.n	800d00a <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 800d004:	88fb      	ldrh	r3, [r7, #6]
 800d006:	2b00      	cmp	r3, #0
 800d008:	d101      	bne.n	800d00e <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 800d00a:	2301      	movs	r3, #1
 800d00c:	e03b      	b.n	800d086 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800d00e:	68fb      	ldr	r3, [r7, #12]
 800d010:	2201      	movs	r2, #1
 800d012:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d014:	68fb      	ldr	r3, [r7, #12]
 800d016:	2200      	movs	r2, #0
 800d018:	671a      	str	r2, [r3, #112]	@ 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800d01a:	88fb      	ldrh	r3, [r7, #6]
 800d01c:	461a      	mov	r2, r3
 800d01e:	68b9      	ldr	r1, [r7, #8]
 800d020:	68f8      	ldr	r0, [r7, #12]
 800d022:	f7ff fc33 	bl	800c88c <UART_Start_Receive_DMA>
 800d026:	4603      	mov	r3, r0
 800d028:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800d02c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d030:	2b00      	cmp	r3, #0
 800d032:	d124      	bne.n	800d07e <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d034:	68fb      	ldr	r3, [r7, #12]
 800d036:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d038:	2b01      	cmp	r3, #1
 800d03a:	d11d      	bne.n	800d078 <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800d03c:	68fb      	ldr	r3, [r7, #12]
 800d03e:	681b      	ldr	r3, [r3, #0]
 800d040:	2210      	movs	r2, #16
 800d042:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d044:	68fb      	ldr	r3, [r7, #12]
 800d046:	681b      	ldr	r3, [r3, #0]
 800d048:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d04a:	69bb      	ldr	r3, [r7, #24]
 800d04c:	e853 3f00 	ldrex	r3, [r3]
 800d050:	617b      	str	r3, [r7, #20]
   return(result);
 800d052:	697b      	ldr	r3, [r7, #20]
 800d054:	f043 0310 	orr.w	r3, r3, #16
 800d058:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d05a:	68fb      	ldr	r3, [r7, #12]
 800d05c:	681b      	ldr	r3, [r3, #0]
 800d05e:	461a      	mov	r2, r3
 800d060:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d062:	627b      	str	r3, [r7, #36]	@ 0x24
 800d064:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d066:	6a39      	ldr	r1, [r7, #32]
 800d068:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d06a:	e841 2300 	strex	r3, r2, [r1]
 800d06e:	61fb      	str	r3, [r7, #28]
   return(result);
 800d070:	69fb      	ldr	r3, [r7, #28]
 800d072:	2b00      	cmp	r3, #0
 800d074:	d1e6      	bne.n	800d044 <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 800d076:	e002      	b.n	800d07e <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800d078:	2301      	movs	r3, #1
 800d07a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 800d07e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d082:	e000      	b.n	800d086 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800d084:	2302      	movs	r3, #2
  }
}
 800d086:	4618      	mov	r0, r3
 800d088:	3730      	adds	r7, #48	@ 0x30
 800d08a:	46bd      	mov	sp, r7
 800d08c:	bd80      	pop	{r7, pc}
	...

0800d090 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800d090:	b480      	push	{r7}
 800d092:	b085      	sub	sp, #20
 800d094:	af00      	add	r7, sp, #0
 800d096:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800d098:	687b      	ldr	r3, [r7, #4]
 800d09a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d09c:	2b00      	cmp	r3, #0
 800d09e:	d108      	bne.n	800d0b2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800d0a0:	687b      	ldr	r3, [r7, #4]
 800d0a2:	2201      	movs	r2, #1
 800d0a4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800d0a8:	687b      	ldr	r3, [r7, #4]
 800d0aa:	2201      	movs	r2, #1
 800d0ac:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800d0b0:	e031      	b.n	800d116 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800d0b2:	2308      	movs	r3, #8
 800d0b4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800d0b6:	2308      	movs	r3, #8
 800d0b8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800d0ba:	687b      	ldr	r3, [r7, #4]
 800d0bc:	681b      	ldr	r3, [r3, #0]
 800d0be:	689b      	ldr	r3, [r3, #8]
 800d0c0:	0e5b      	lsrs	r3, r3, #25
 800d0c2:	b2db      	uxtb	r3, r3
 800d0c4:	f003 0307 	and.w	r3, r3, #7
 800d0c8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800d0ca:	687b      	ldr	r3, [r7, #4]
 800d0cc:	681b      	ldr	r3, [r3, #0]
 800d0ce:	689b      	ldr	r3, [r3, #8]
 800d0d0:	0f5b      	lsrs	r3, r3, #29
 800d0d2:	b2db      	uxtb	r3, r3
 800d0d4:	f003 0307 	and.w	r3, r3, #7
 800d0d8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800d0da:	7bbb      	ldrb	r3, [r7, #14]
 800d0dc:	7b3a      	ldrb	r2, [r7, #12]
 800d0de:	4911      	ldr	r1, [pc, #68]	@ (800d124 <UARTEx_SetNbDataToProcess+0x94>)
 800d0e0:	5c8a      	ldrb	r2, [r1, r2]
 800d0e2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800d0e6:	7b3a      	ldrb	r2, [r7, #12]
 800d0e8:	490f      	ldr	r1, [pc, #60]	@ (800d128 <UARTEx_SetNbDataToProcess+0x98>)
 800d0ea:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800d0ec:	fb93 f3f2 	sdiv	r3, r3, r2
 800d0f0:	b29a      	uxth	r2, r3
 800d0f2:	687b      	ldr	r3, [r7, #4]
 800d0f4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800d0f8:	7bfb      	ldrb	r3, [r7, #15]
 800d0fa:	7b7a      	ldrb	r2, [r7, #13]
 800d0fc:	4909      	ldr	r1, [pc, #36]	@ (800d124 <UARTEx_SetNbDataToProcess+0x94>)
 800d0fe:	5c8a      	ldrb	r2, [r1, r2]
 800d100:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800d104:	7b7a      	ldrb	r2, [r7, #13]
 800d106:	4908      	ldr	r1, [pc, #32]	@ (800d128 <UARTEx_SetNbDataToProcess+0x98>)
 800d108:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800d10a:	fb93 f3f2 	sdiv	r3, r3, r2
 800d10e:	b29a      	uxth	r2, r3
 800d110:	687b      	ldr	r3, [r7, #4]
 800d112:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800d116:	bf00      	nop
 800d118:	3714      	adds	r7, #20
 800d11a:	46bd      	mov	sp, r7
 800d11c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d120:	4770      	bx	lr
 800d122:	bf00      	nop
 800d124:	08015c94 	.word	0x08015c94
 800d128:	08015c9c 	.word	0x08015c9c

0800d12c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 800d12c:	b480      	push	{r7}
 800d12e:	b085      	sub	sp, #20
 800d130:	af00      	add	r7, sp, #0
 800d132:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800d134:	687b      	ldr	r3, [r7, #4]
 800d136:	2200      	movs	r2, #0
 800d138:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800d13c:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800d140:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 800d142:	68fb      	ldr	r3, [r7, #12]
 800d144:	b29a      	uxth	r2, r3
 800d146:	687b      	ldr	r3, [r7, #4]
 800d148:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800d14c:	2300      	movs	r3, #0
}
 800d14e:	4618      	mov	r0, r3
 800d150:	3714      	adds	r7, #20
 800d152:	46bd      	mov	sp, r7
 800d154:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d158:	4770      	bx	lr

0800d15a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800d15a:	b480      	push	{r7}
 800d15c:	b085      	sub	sp, #20
 800d15e:	af00      	add	r7, sp, #0
 800d160:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800d162:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800d166:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800d168:	687b      	ldr	r3, [r7, #4]
 800d16a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800d16e:	b29a      	uxth	r2, r3
 800d170:	68fb      	ldr	r3, [r7, #12]
 800d172:	b29b      	uxth	r3, r3
 800d174:	43db      	mvns	r3, r3
 800d176:	b29b      	uxth	r3, r3
 800d178:	4013      	ands	r3, r2
 800d17a:	b29a      	uxth	r2, r3
 800d17c:	687b      	ldr	r3, [r7, #4]
 800d17e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800d182:	2300      	movs	r3, #0
}
 800d184:	4618      	mov	r0, r3
 800d186:	3714      	adds	r7, #20
 800d188:	46bd      	mov	sp, r7
 800d18a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d18e:	4770      	bx	lr

0800d190 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800d190:	b480      	push	{r7}
 800d192:	b085      	sub	sp, #20
 800d194:	af00      	add	r7, sp, #0
 800d196:	60f8      	str	r0, [r7, #12]
 800d198:	1d3b      	adds	r3, r7, #4
 800d19a:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800d19e:	68fb      	ldr	r3, [r7, #12]
 800d1a0:	2201      	movs	r2, #1
 800d1a2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800d1a6:	68fb      	ldr	r3, [r7, #12]
 800d1a8:	2200      	movs	r2, #0
 800d1aa:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800d1ae:	68fb      	ldr	r3, [r7, #12]
 800d1b0:	2200      	movs	r2, #0
 800d1b2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800d1b6:	68fb      	ldr	r3, [r7, #12]
 800d1b8:	2200      	movs	r2, #0
 800d1ba:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 800d1be:	2300      	movs	r3, #0
}
 800d1c0:	4618      	mov	r0, r3
 800d1c2:	3714      	adds	r7, #20
 800d1c4:	46bd      	mov	sp, r7
 800d1c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1ca:	4770      	bx	lr

0800d1cc <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800d1cc:	b480      	push	{r7}
 800d1ce:	b0a7      	sub	sp, #156	@ 0x9c
 800d1d0:	af00      	add	r7, sp, #0
 800d1d2:	6078      	str	r0, [r7, #4]
 800d1d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800d1d6:	2300      	movs	r3, #0
 800d1d8:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800d1dc:	687a      	ldr	r2, [r7, #4]
 800d1de:	683b      	ldr	r3, [r7, #0]
 800d1e0:	781b      	ldrb	r3, [r3, #0]
 800d1e2:	009b      	lsls	r3, r3, #2
 800d1e4:	4413      	add	r3, r2
 800d1e6:	881b      	ldrh	r3, [r3, #0]
 800d1e8:	b29b      	uxth	r3, r3
 800d1ea:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 800d1ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d1f2:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 800d1f6:	683b      	ldr	r3, [r7, #0]
 800d1f8:	78db      	ldrb	r3, [r3, #3]
 800d1fa:	2b03      	cmp	r3, #3
 800d1fc:	d81f      	bhi.n	800d23e <USB_ActivateEndpoint+0x72>
 800d1fe:	a201      	add	r2, pc, #4	@ (adr r2, 800d204 <USB_ActivateEndpoint+0x38>)
 800d200:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d204:	0800d215 	.word	0x0800d215
 800d208:	0800d231 	.word	0x0800d231
 800d20c:	0800d247 	.word	0x0800d247
 800d210:	0800d223 	.word	0x0800d223
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 800d214:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800d218:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800d21c:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800d220:	e012      	b.n	800d248 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800d222:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800d226:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 800d22a:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800d22e:	e00b      	b.n	800d248 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800d230:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800d234:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800d238:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800d23c:	e004      	b.n	800d248 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 800d23e:	2301      	movs	r3, #1
 800d240:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 800d244:	e000      	b.n	800d248 <USB_ActivateEndpoint+0x7c>
      break;
 800d246:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 800d248:	687a      	ldr	r2, [r7, #4]
 800d24a:	683b      	ldr	r3, [r7, #0]
 800d24c:	781b      	ldrb	r3, [r3, #0]
 800d24e:	009b      	lsls	r3, r3, #2
 800d250:	441a      	add	r2, r3
 800d252:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800d256:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d25a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d25e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d262:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d266:	b29b      	uxth	r3, r3
 800d268:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800d26a:	687a      	ldr	r2, [r7, #4]
 800d26c:	683b      	ldr	r3, [r7, #0]
 800d26e:	781b      	ldrb	r3, [r3, #0]
 800d270:	009b      	lsls	r3, r3, #2
 800d272:	4413      	add	r3, r2
 800d274:	881b      	ldrh	r3, [r3, #0]
 800d276:	b29b      	uxth	r3, r3
 800d278:	b21b      	sxth	r3, r3
 800d27a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d27e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d282:	b21a      	sxth	r2, r3
 800d284:	683b      	ldr	r3, [r7, #0]
 800d286:	781b      	ldrb	r3, [r3, #0]
 800d288:	b21b      	sxth	r3, r3
 800d28a:	4313      	orrs	r3, r2
 800d28c:	b21b      	sxth	r3, r3
 800d28e:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 800d292:	687a      	ldr	r2, [r7, #4]
 800d294:	683b      	ldr	r3, [r7, #0]
 800d296:	781b      	ldrb	r3, [r3, #0]
 800d298:	009b      	lsls	r3, r3, #2
 800d29a:	441a      	add	r2, r3
 800d29c:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800d2a0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d2a4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d2a8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d2ac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d2b0:	b29b      	uxth	r3, r3
 800d2b2:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 800d2b4:	683b      	ldr	r3, [r7, #0]
 800d2b6:	7b1b      	ldrb	r3, [r3, #12]
 800d2b8:	2b00      	cmp	r3, #0
 800d2ba:	f040 8180 	bne.w	800d5be <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 800d2be:	683b      	ldr	r3, [r7, #0]
 800d2c0:	785b      	ldrb	r3, [r3, #1]
 800d2c2:	2b00      	cmp	r3, #0
 800d2c4:	f000 8084 	beq.w	800d3d0 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800d2c8:	687b      	ldr	r3, [r7, #4]
 800d2ca:	61bb      	str	r3, [r7, #24]
 800d2cc:	687b      	ldr	r3, [r7, #4]
 800d2ce:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d2d2:	b29b      	uxth	r3, r3
 800d2d4:	461a      	mov	r2, r3
 800d2d6:	69bb      	ldr	r3, [r7, #24]
 800d2d8:	4413      	add	r3, r2
 800d2da:	61bb      	str	r3, [r7, #24]
 800d2dc:	683b      	ldr	r3, [r7, #0]
 800d2de:	781b      	ldrb	r3, [r3, #0]
 800d2e0:	00da      	lsls	r2, r3, #3
 800d2e2:	69bb      	ldr	r3, [r7, #24]
 800d2e4:	4413      	add	r3, r2
 800d2e6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800d2ea:	617b      	str	r3, [r7, #20]
 800d2ec:	683b      	ldr	r3, [r7, #0]
 800d2ee:	88db      	ldrh	r3, [r3, #6]
 800d2f0:	085b      	lsrs	r3, r3, #1
 800d2f2:	b29b      	uxth	r3, r3
 800d2f4:	005b      	lsls	r3, r3, #1
 800d2f6:	b29a      	uxth	r2, r3
 800d2f8:	697b      	ldr	r3, [r7, #20]
 800d2fa:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800d2fc:	687a      	ldr	r2, [r7, #4]
 800d2fe:	683b      	ldr	r3, [r7, #0]
 800d300:	781b      	ldrb	r3, [r3, #0]
 800d302:	009b      	lsls	r3, r3, #2
 800d304:	4413      	add	r3, r2
 800d306:	881b      	ldrh	r3, [r3, #0]
 800d308:	827b      	strh	r3, [r7, #18]
 800d30a:	8a7b      	ldrh	r3, [r7, #18]
 800d30c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d310:	2b00      	cmp	r3, #0
 800d312:	d01b      	beq.n	800d34c <USB_ActivateEndpoint+0x180>
 800d314:	687a      	ldr	r2, [r7, #4]
 800d316:	683b      	ldr	r3, [r7, #0]
 800d318:	781b      	ldrb	r3, [r3, #0]
 800d31a:	009b      	lsls	r3, r3, #2
 800d31c:	4413      	add	r3, r2
 800d31e:	881b      	ldrh	r3, [r3, #0]
 800d320:	b29b      	uxth	r3, r3
 800d322:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d326:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d32a:	823b      	strh	r3, [r7, #16]
 800d32c:	687a      	ldr	r2, [r7, #4]
 800d32e:	683b      	ldr	r3, [r7, #0]
 800d330:	781b      	ldrb	r3, [r3, #0]
 800d332:	009b      	lsls	r3, r3, #2
 800d334:	441a      	add	r2, r3
 800d336:	8a3b      	ldrh	r3, [r7, #16]
 800d338:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d33c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d340:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d344:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800d348:	b29b      	uxth	r3, r3
 800d34a:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800d34c:	683b      	ldr	r3, [r7, #0]
 800d34e:	78db      	ldrb	r3, [r3, #3]
 800d350:	2b01      	cmp	r3, #1
 800d352:	d020      	beq.n	800d396 <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800d354:	687a      	ldr	r2, [r7, #4]
 800d356:	683b      	ldr	r3, [r7, #0]
 800d358:	781b      	ldrb	r3, [r3, #0]
 800d35a:	009b      	lsls	r3, r3, #2
 800d35c:	4413      	add	r3, r2
 800d35e:	881b      	ldrh	r3, [r3, #0]
 800d360:	b29b      	uxth	r3, r3
 800d362:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d366:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d36a:	81bb      	strh	r3, [r7, #12]
 800d36c:	89bb      	ldrh	r3, [r7, #12]
 800d36e:	f083 0320 	eor.w	r3, r3, #32
 800d372:	81bb      	strh	r3, [r7, #12]
 800d374:	687a      	ldr	r2, [r7, #4]
 800d376:	683b      	ldr	r3, [r7, #0]
 800d378:	781b      	ldrb	r3, [r3, #0]
 800d37a:	009b      	lsls	r3, r3, #2
 800d37c:	441a      	add	r2, r3
 800d37e:	89bb      	ldrh	r3, [r7, #12]
 800d380:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d384:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d388:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d38c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d390:	b29b      	uxth	r3, r3
 800d392:	8013      	strh	r3, [r2, #0]
 800d394:	e3f9      	b.n	800db8a <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800d396:	687a      	ldr	r2, [r7, #4]
 800d398:	683b      	ldr	r3, [r7, #0]
 800d39a:	781b      	ldrb	r3, [r3, #0]
 800d39c:	009b      	lsls	r3, r3, #2
 800d39e:	4413      	add	r3, r2
 800d3a0:	881b      	ldrh	r3, [r3, #0]
 800d3a2:	b29b      	uxth	r3, r3
 800d3a4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d3a8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d3ac:	81fb      	strh	r3, [r7, #14]
 800d3ae:	687a      	ldr	r2, [r7, #4]
 800d3b0:	683b      	ldr	r3, [r7, #0]
 800d3b2:	781b      	ldrb	r3, [r3, #0]
 800d3b4:	009b      	lsls	r3, r3, #2
 800d3b6:	441a      	add	r2, r3
 800d3b8:	89fb      	ldrh	r3, [r7, #14]
 800d3ba:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d3be:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d3c2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d3c6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d3ca:	b29b      	uxth	r3, r3
 800d3cc:	8013      	strh	r3, [r2, #0]
 800d3ce:	e3dc      	b.n	800db8a <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800d3d0:	687b      	ldr	r3, [r7, #4]
 800d3d2:	633b      	str	r3, [r7, #48]	@ 0x30
 800d3d4:	687b      	ldr	r3, [r7, #4]
 800d3d6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d3da:	b29b      	uxth	r3, r3
 800d3dc:	461a      	mov	r2, r3
 800d3de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d3e0:	4413      	add	r3, r2
 800d3e2:	633b      	str	r3, [r7, #48]	@ 0x30
 800d3e4:	683b      	ldr	r3, [r7, #0]
 800d3e6:	781b      	ldrb	r3, [r3, #0]
 800d3e8:	00da      	lsls	r2, r3, #3
 800d3ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d3ec:	4413      	add	r3, r2
 800d3ee:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800d3f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d3f4:	683b      	ldr	r3, [r7, #0]
 800d3f6:	88db      	ldrh	r3, [r3, #6]
 800d3f8:	085b      	lsrs	r3, r3, #1
 800d3fa:	b29b      	uxth	r3, r3
 800d3fc:	005b      	lsls	r3, r3, #1
 800d3fe:	b29a      	uxth	r2, r3
 800d400:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d402:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800d404:	687b      	ldr	r3, [r7, #4]
 800d406:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d408:	687b      	ldr	r3, [r7, #4]
 800d40a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d40e:	b29b      	uxth	r3, r3
 800d410:	461a      	mov	r2, r3
 800d412:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d414:	4413      	add	r3, r2
 800d416:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d418:	683b      	ldr	r3, [r7, #0]
 800d41a:	781b      	ldrb	r3, [r3, #0]
 800d41c:	00da      	lsls	r2, r3, #3
 800d41e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d420:	4413      	add	r3, r2
 800d422:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d426:	627b      	str	r3, [r7, #36]	@ 0x24
 800d428:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d42a:	881b      	ldrh	r3, [r3, #0]
 800d42c:	b29b      	uxth	r3, r3
 800d42e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d432:	b29a      	uxth	r2, r3
 800d434:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d436:	801a      	strh	r2, [r3, #0]
 800d438:	683b      	ldr	r3, [r7, #0]
 800d43a:	691b      	ldr	r3, [r3, #16]
 800d43c:	2b00      	cmp	r3, #0
 800d43e:	d10a      	bne.n	800d456 <USB_ActivateEndpoint+0x28a>
 800d440:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d442:	881b      	ldrh	r3, [r3, #0]
 800d444:	b29b      	uxth	r3, r3
 800d446:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d44a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d44e:	b29a      	uxth	r2, r3
 800d450:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d452:	801a      	strh	r2, [r3, #0]
 800d454:	e041      	b.n	800d4da <USB_ActivateEndpoint+0x30e>
 800d456:	683b      	ldr	r3, [r7, #0]
 800d458:	691b      	ldr	r3, [r3, #16]
 800d45a:	2b3e      	cmp	r3, #62	@ 0x3e
 800d45c:	d81c      	bhi.n	800d498 <USB_ActivateEndpoint+0x2cc>
 800d45e:	683b      	ldr	r3, [r7, #0]
 800d460:	691b      	ldr	r3, [r3, #16]
 800d462:	085b      	lsrs	r3, r3, #1
 800d464:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800d468:	683b      	ldr	r3, [r7, #0]
 800d46a:	691b      	ldr	r3, [r3, #16]
 800d46c:	f003 0301 	and.w	r3, r3, #1
 800d470:	2b00      	cmp	r3, #0
 800d472:	d004      	beq.n	800d47e <USB_ActivateEndpoint+0x2b2>
 800d474:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800d478:	3301      	adds	r3, #1
 800d47a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800d47e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d480:	881b      	ldrh	r3, [r3, #0]
 800d482:	b29a      	uxth	r2, r3
 800d484:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800d488:	b29b      	uxth	r3, r3
 800d48a:	029b      	lsls	r3, r3, #10
 800d48c:	b29b      	uxth	r3, r3
 800d48e:	4313      	orrs	r3, r2
 800d490:	b29a      	uxth	r2, r3
 800d492:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d494:	801a      	strh	r2, [r3, #0]
 800d496:	e020      	b.n	800d4da <USB_ActivateEndpoint+0x30e>
 800d498:	683b      	ldr	r3, [r7, #0]
 800d49a:	691b      	ldr	r3, [r3, #16]
 800d49c:	095b      	lsrs	r3, r3, #5
 800d49e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800d4a2:	683b      	ldr	r3, [r7, #0]
 800d4a4:	691b      	ldr	r3, [r3, #16]
 800d4a6:	f003 031f 	and.w	r3, r3, #31
 800d4aa:	2b00      	cmp	r3, #0
 800d4ac:	d104      	bne.n	800d4b8 <USB_ActivateEndpoint+0x2ec>
 800d4ae:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800d4b2:	3b01      	subs	r3, #1
 800d4b4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800d4b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d4ba:	881b      	ldrh	r3, [r3, #0]
 800d4bc:	b29a      	uxth	r2, r3
 800d4be:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800d4c2:	b29b      	uxth	r3, r3
 800d4c4:	029b      	lsls	r3, r3, #10
 800d4c6:	b29b      	uxth	r3, r3
 800d4c8:	4313      	orrs	r3, r2
 800d4ca:	b29b      	uxth	r3, r3
 800d4cc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d4d0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d4d4:	b29a      	uxth	r2, r3
 800d4d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d4d8:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800d4da:	687a      	ldr	r2, [r7, #4]
 800d4dc:	683b      	ldr	r3, [r7, #0]
 800d4de:	781b      	ldrb	r3, [r3, #0]
 800d4e0:	009b      	lsls	r3, r3, #2
 800d4e2:	4413      	add	r3, r2
 800d4e4:	881b      	ldrh	r3, [r3, #0]
 800d4e6:	847b      	strh	r3, [r7, #34]	@ 0x22
 800d4e8:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800d4ea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d4ee:	2b00      	cmp	r3, #0
 800d4f0:	d01b      	beq.n	800d52a <USB_ActivateEndpoint+0x35e>
 800d4f2:	687a      	ldr	r2, [r7, #4]
 800d4f4:	683b      	ldr	r3, [r7, #0]
 800d4f6:	781b      	ldrb	r3, [r3, #0]
 800d4f8:	009b      	lsls	r3, r3, #2
 800d4fa:	4413      	add	r3, r2
 800d4fc:	881b      	ldrh	r3, [r3, #0]
 800d4fe:	b29b      	uxth	r3, r3
 800d500:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d504:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d508:	843b      	strh	r3, [r7, #32]
 800d50a:	687a      	ldr	r2, [r7, #4]
 800d50c:	683b      	ldr	r3, [r7, #0]
 800d50e:	781b      	ldrb	r3, [r3, #0]
 800d510:	009b      	lsls	r3, r3, #2
 800d512:	441a      	add	r2, r3
 800d514:	8c3b      	ldrh	r3, [r7, #32]
 800d516:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d51a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d51e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800d522:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d526:	b29b      	uxth	r3, r3
 800d528:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 800d52a:	683b      	ldr	r3, [r7, #0]
 800d52c:	781b      	ldrb	r3, [r3, #0]
 800d52e:	2b00      	cmp	r3, #0
 800d530:	d124      	bne.n	800d57c <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800d532:	687a      	ldr	r2, [r7, #4]
 800d534:	683b      	ldr	r3, [r7, #0]
 800d536:	781b      	ldrb	r3, [r3, #0]
 800d538:	009b      	lsls	r3, r3, #2
 800d53a:	4413      	add	r3, r2
 800d53c:	881b      	ldrh	r3, [r3, #0]
 800d53e:	b29b      	uxth	r3, r3
 800d540:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800d544:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d548:	83bb      	strh	r3, [r7, #28]
 800d54a:	8bbb      	ldrh	r3, [r7, #28]
 800d54c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800d550:	83bb      	strh	r3, [r7, #28]
 800d552:	8bbb      	ldrh	r3, [r7, #28]
 800d554:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800d558:	83bb      	strh	r3, [r7, #28]
 800d55a:	687a      	ldr	r2, [r7, #4]
 800d55c:	683b      	ldr	r3, [r7, #0]
 800d55e:	781b      	ldrb	r3, [r3, #0]
 800d560:	009b      	lsls	r3, r3, #2
 800d562:	441a      	add	r2, r3
 800d564:	8bbb      	ldrh	r3, [r7, #28]
 800d566:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d56a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d56e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d572:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d576:	b29b      	uxth	r3, r3
 800d578:	8013      	strh	r3, [r2, #0]
 800d57a:	e306      	b.n	800db8a <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800d57c:	687a      	ldr	r2, [r7, #4]
 800d57e:	683b      	ldr	r3, [r7, #0]
 800d580:	781b      	ldrb	r3, [r3, #0]
 800d582:	009b      	lsls	r3, r3, #2
 800d584:	4413      	add	r3, r2
 800d586:	881b      	ldrh	r3, [r3, #0]
 800d588:	b29b      	uxth	r3, r3
 800d58a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800d58e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d592:	83fb      	strh	r3, [r7, #30]
 800d594:	8bfb      	ldrh	r3, [r7, #30]
 800d596:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800d59a:	83fb      	strh	r3, [r7, #30]
 800d59c:	687a      	ldr	r2, [r7, #4]
 800d59e:	683b      	ldr	r3, [r7, #0]
 800d5a0:	781b      	ldrb	r3, [r3, #0]
 800d5a2:	009b      	lsls	r3, r3, #2
 800d5a4:	441a      	add	r2, r3
 800d5a6:	8bfb      	ldrh	r3, [r7, #30]
 800d5a8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d5ac:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d5b0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d5b4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d5b8:	b29b      	uxth	r3, r3
 800d5ba:	8013      	strh	r3, [r2, #0]
 800d5bc:	e2e5      	b.n	800db8a <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 800d5be:	683b      	ldr	r3, [r7, #0]
 800d5c0:	78db      	ldrb	r3, [r3, #3]
 800d5c2:	2b02      	cmp	r3, #2
 800d5c4:	d11e      	bne.n	800d604 <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800d5c6:	687a      	ldr	r2, [r7, #4]
 800d5c8:	683b      	ldr	r3, [r7, #0]
 800d5ca:	781b      	ldrb	r3, [r3, #0]
 800d5cc:	009b      	lsls	r3, r3, #2
 800d5ce:	4413      	add	r3, r2
 800d5d0:	881b      	ldrh	r3, [r3, #0]
 800d5d2:	b29b      	uxth	r3, r3
 800d5d4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d5d8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d5dc:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 800d5e0:	687a      	ldr	r2, [r7, #4]
 800d5e2:	683b      	ldr	r3, [r7, #0]
 800d5e4:	781b      	ldrb	r3, [r3, #0]
 800d5e6:	009b      	lsls	r3, r3, #2
 800d5e8:	441a      	add	r2, r3
 800d5ea:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 800d5ee:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d5f2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d5f6:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800d5fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d5fe:	b29b      	uxth	r3, r3
 800d600:	8013      	strh	r3, [r2, #0]
 800d602:	e01d      	b.n	800d640 <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 800d604:	687a      	ldr	r2, [r7, #4]
 800d606:	683b      	ldr	r3, [r7, #0]
 800d608:	781b      	ldrb	r3, [r3, #0]
 800d60a:	009b      	lsls	r3, r3, #2
 800d60c:	4413      	add	r3, r2
 800d60e:	881b      	ldrh	r3, [r3, #0]
 800d610:	b29b      	uxth	r3, r3
 800d612:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800d616:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d61a:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 800d61e:	687a      	ldr	r2, [r7, #4]
 800d620:	683b      	ldr	r3, [r7, #0]
 800d622:	781b      	ldrb	r3, [r3, #0]
 800d624:	009b      	lsls	r3, r3, #2
 800d626:	441a      	add	r2, r3
 800d628:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 800d62c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d630:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d634:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d638:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d63c:	b29b      	uxth	r3, r3
 800d63e:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800d640:	687b      	ldr	r3, [r7, #4]
 800d642:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800d644:	687b      	ldr	r3, [r7, #4]
 800d646:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d64a:	b29b      	uxth	r3, r3
 800d64c:	461a      	mov	r2, r3
 800d64e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800d650:	4413      	add	r3, r2
 800d652:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800d654:	683b      	ldr	r3, [r7, #0]
 800d656:	781b      	ldrb	r3, [r3, #0]
 800d658:	00da      	lsls	r2, r3, #3
 800d65a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800d65c:	4413      	add	r3, r2
 800d65e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800d662:	67bb      	str	r3, [r7, #120]	@ 0x78
 800d664:	683b      	ldr	r3, [r7, #0]
 800d666:	891b      	ldrh	r3, [r3, #8]
 800d668:	085b      	lsrs	r3, r3, #1
 800d66a:	b29b      	uxth	r3, r3
 800d66c:	005b      	lsls	r3, r3, #1
 800d66e:	b29a      	uxth	r2, r3
 800d670:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d672:	801a      	strh	r2, [r3, #0]
 800d674:	687b      	ldr	r3, [r7, #4]
 800d676:	677b      	str	r3, [r7, #116]	@ 0x74
 800d678:	687b      	ldr	r3, [r7, #4]
 800d67a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d67e:	b29b      	uxth	r3, r3
 800d680:	461a      	mov	r2, r3
 800d682:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d684:	4413      	add	r3, r2
 800d686:	677b      	str	r3, [r7, #116]	@ 0x74
 800d688:	683b      	ldr	r3, [r7, #0]
 800d68a:	781b      	ldrb	r3, [r3, #0]
 800d68c:	00da      	lsls	r2, r3, #3
 800d68e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d690:	4413      	add	r3, r2
 800d692:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800d696:	673b      	str	r3, [r7, #112]	@ 0x70
 800d698:	683b      	ldr	r3, [r7, #0]
 800d69a:	895b      	ldrh	r3, [r3, #10]
 800d69c:	085b      	lsrs	r3, r3, #1
 800d69e:	b29b      	uxth	r3, r3
 800d6a0:	005b      	lsls	r3, r3, #1
 800d6a2:	b29a      	uxth	r2, r3
 800d6a4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d6a6:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 800d6a8:	683b      	ldr	r3, [r7, #0]
 800d6aa:	785b      	ldrb	r3, [r3, #1]
 800d6ac:	2b00      	cmp	r3, #0
 800d6ae:	f040 81af 	bne.w	800da10 <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800d6b2:	687a      	ldr	r2, [r7, #4]
 800d6b4:	683b      	ldr	r3, [r7, #0]
 800d6b6:	781b      	ldrb	r3, [r3, #0]
 800d6b8:	009b      	lsls	r3, r3, #2
 800d6ba:	4413      	add	r3, r2
 800d6bc:	881b      	ldrh	r3, [r3, #0]
 800d6be:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 800d6c2:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 800d6c6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d6ca:	2b00      	cmp	r3, #0
 800d6cc:	d01d      	beq.n	800d70a <USB_ActivateEndpoint+0x53e>
 800d6ce:	687a      	ldr	r2, [r7, #4]
 800d6d0:	683b      	ldr	r3, [r7, #0]
 800d6d2:	781b      	ldrb	r3, [r3, #0]
 800d6d4:	009b      	lsls	r3, r3, #2
 800d6d6:	4413      	add	r3, r2
 800d6d8:	881b      	ldrh	r3, [r3, #0]
 800d6da:	b29b      	uxth	r3, r3
 800d6dc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d6e0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d6e4:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 800d6e8:	687a      	ldr	r2, [r7, #4]
 800d6ea:	683b      	ldr	r3, [r7, #0]
 800d6ec:	781b      	ldrb	r3, [r3, #0]
 800d6ee:	009b      	lsls	r3, r3, #2
 800d6f0:	441a      	add	r2, r3
 800d6f2:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 800d6f6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d6fa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d6fe:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800d702:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d706:	b29b      	uxth	r3, r3
 800d708:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800d70a:	687a      	ldr	r2, [r7, #4]
 800d70c:	683b      	ldr	r3, [r7, #0]
 800d70e:	781b      	ldrb	r3, [r3, #0]
 800d710:	009b      	lsls	r3, r3, #2
 800d712:	4413      	add	r3, r2
 800d714:	881b      	ldrh	r3, [r3, #0]
 800d716:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 800d71a:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 800d71e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d722:	2b00      	cmp	r3, #0
 800d724:	d01d      	beq.n	800d762 <USB_ActivateEndpoint+0x596>
 800d726:	687a      	ldr	r2, [r7, #4]
 800d728:	683b      	ldr	r3, [r7, #0]
 800d72a:	781b      	ldrb	r3, [r3, #0]
 800d72c:	009b      	lsls	r3, r3, #2
 800d72e:	4413      	add	r3, r2
 800d730:	881b      	ldrh	r3, [r3, #0]
 800d732:	b29b      	uxth	r3, r3
 800d734:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d738:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d73c:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 800d740:	687a      	ldr	r2, [r7, #4]
 800d742:	683b      	ldr	r3, [r7, #0]
 800d744:	781b      	ldrb	r3, [r3, #0]
 800d746:	009b      	lsls	r3, r3, #2
 800d748:	441a      	add	r2, r3
 800d74a:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 800d74e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d752:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d756:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d75a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800d75e:	b29b      	uxth	r3, r3
 800d760:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800d762:	683b      	ldr	r3, [r7, #0]
 800d764:	785b      	ldrb	r3, [r3, #1]
 800d766:	2b00      	cmp	r3, #0
 800d768:	d16b      	bne.n	800d842 <USB_ActivateEndpoint+0x676>
 800d76a:	687b      	ldr	r3, [r7, #4]
 800d76c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d76e:	687b      	ldr	r3, [r7, #4]
 800d770:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d774:	b29b      	uxth	r3, r3
 800d776:	461a      	mov	r2, r3
 800d778:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d77a:	4413      	add	r3, r2
 800d77c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d77e:	683b      	ldr	r3, [r7, #0]
 800d780:	781b      	ldrb	r3, [r3, #0]
 800d782:	00da      	lsls	r2, r3, #3
 800d784:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d786:	4413      	add	r3, r2
 800d788:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d78c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d78e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d790:	881b      	ldrh	r3, [r3, #0]
 800d792:	b29b      	uxth	r3, r3
 800d794:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d798:	b29a      	uxth	r2, r3
 800d79a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d79c:	801a      	strh	r2, [r3, #0]
 800d79e:	683b      	ldr	r3, [r7, #0]
 800d7a0:	691b      	ldr	r3, [r3, #16]
 800d7a2:	2b00      	cmp	r3, #0
 800d7a4:	d10a      	bne.n	800d7bc <USB_ActivateEndpoint+0x5f0>
 800d7a6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d7a8:	881b      	ldrh	r3, [r3, #0]
 800d7aa:	b29b      	uxth	r3, r3
 800d7ac:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d7b0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d7b4:	b29a      	uxth	r2, r3
 800d7b6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d7b8:	801a      	strh	r2, [r3, #0]
 800d7ba:	e05d      	b.n	800d878 <USB_ActivateEndpoint+0x6ac>
 800d7bc:	683b      	ldr	r3, [r7, #0]
 800d7be:	691b      	ldr	r3, [r3, #16]
 800d7c0:	2b3e      	cmp	r3, #62	@ 0x3e
 800d7c2:	d81c      	bhi.n	800d7fe <USB_ActivateEndpoint+0x632>
 800d7c4:	683b      	ldr	r3, [r7, #0]
 800d7c6:	691b      	ldr	r3, [r3, #16]
 800d7c8:	085b      	lsrs	r3, r3, #1
 800d7ca:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800d7ce:	683b      	ldr	r3, [r7, #0]
 800d7d0:	691b      	ldr	r3, [r3, #16]
 800d7d2:	f003 0301 	and.w	r3, r3, #1
 800d7d6:	2b00      	cmp	r3, #0
 800d7d8:	d004      	beq.n	800d7e4 <USB_ActivateEndpoint+0x618>
 800d7da:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800d7de:	3301      	adds	r3, #1
 800d7e0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800d7e4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d7e6:	881b      	ldrh	r3, [r3, #0]
 800d7e8:	b29a      	uxth	r2, r3
 800d7ea:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800d7ee:	b29b      	uxth	r3, r3
 800d7f0:	029b      	lsls	r3, r3, #10
 800d7f2:	b29b      	uxth	r3, r3
 800d7f4:	4313      	orrs	r3, r2
 800d7f6:	b29a      	uxth	r2, r3
 800d7f8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d7fa:	801a      	strh	r2, [r3, #0]
 800d7fc:	e03c      	b.n	800d878 <USB_ActivateEndpoint+0x6ac>
 800d7fe:	683b      	ldr	r3, [r7, #0]
 800d800:	691b      	ldr	r3, [r3, #16]
 800d802:	095b      	lsrs	r3, r3, #5
 800d804:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800d808:	683b      	ldr	r3, [r7, #0]
 800d80a:	691b      	ldr	r3, [r3, #16]
 800d80c:	f003 031f 	and.w	r3, r3, #31
 800d810:	2b00      	cmp	r3, #0
 800d812:	d104      	bne.n	800d81e <USB_ActivateEndpoint+0x652>
 800d814:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800d818:	3b01      	subs	r3, #1
 800d81a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800d81e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d820:	881b      	ldrh	r3, [r3, #0]
 800d822:	b29a      	uxth	r2, r3
 800d824:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800d828:	b29b      	uxth	r3, r3
 800d82a:	029b      	lsls	r3, r3, #10
 800d82c:	b29b      	uxth	r3, r3
 800d82e:	4313      	orrs	r3, r2
 800d830:	b29b      	uxth	r3, r3
 800d832:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d836:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d83a:	b29a      	uxth	r2, r3
 800d83c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d83e:	801a      	strh	r2, [r3, #0]
 800d840:	e01a      	b.n	800d878 <USB_ActivateEndpoint+0x6ac>
 800d842:	683b      	ldr	r3, [r7, #0]
 800d844:	785b      	ldrb	r3, [r3, #1]
 800d846:	2b01      	cmp	r3, #1
 800d848:	d116      	bne.n	800d878 <USB_ActivateEndpoint+0x6ac>
 800d84a:	687b      	ldr	r3, [r7, #4]
 800d84c:	657b      	str	r3, [r7, #84]	@ 0x54
 800d84e:	687b      	ldr	r3, [r7, #4]
 800d850:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d854:	b29b      	uxth	r3, r3
 800d856:	461a      	mov	r2, r3
 800d858:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d85a:	4413      	add	r3, r2
 800d85c:	657b      	str	r3, [r7, #84]	@ 0x54
 800d85e:	683b      	ldr	r3, [r7, #0]
 800d860:	781b      	ldrb	r3, [r3, #0]
 800d862:	00da      	lsls	r2, r3, #3
 800d864:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d866:	4413      	add	r3, r2
 800d868:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d86c:	653b      	str	r3, [r7, #80]	@ 0x50
 800d86e:	683b      	ldr	r3, [r7, #0]
 800d870:	691b      	ldr	r3, [r3, #16]
 800d872:	b29a      	uxth	r2, r3
 800d874:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d876:	801a      	strh	r2, [r3, #0]
 800d878:	687b      	ldr	r3, [r7, #4]
 800d87a:	647b      	str	r3, [r7, #68]	@ 0x44
 800d87c:	683b      	ldr	r3, [r7, #0]
 800d87e:	785b      	ldrb	r3, [r3, #1]
 800d880:	2b00      	cmp	r3, #0
 800d882:	d16b      	bne.n	800d95c <USB_ActivateEndpoint+0x790>
 800d884:	687b      	ldr	r3, [r7, #4]
 800d886:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d888:	687b      	ldr	r3, [r7, #4]
 800d88a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d88e:	b29b      	uxth	r3, r3
 800d890:	461a      	mov	r2, r3
 800d892:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d894:	4413      	add	r3, r2
 800d896:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d898:	683b      	ldr	r3, [r7, #0]
 800d89a:	781b      	ldrb	r3, [r3, #0]
 800d89c:	00da      	lsls	r2, r3, #3
 800d89e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d8a0:	4413      	add	r3, r2
 800d8a2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d8a6:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d8a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d8aa:	881b      	ldrh	r3, [r3, #0]
 800d8ac:	b29b      	uxth	r3, r3
 800d8ae:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d8b2:	b29a      	uxth	r2, r3
 800d8b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d8b6:	801a      	strh	r2, [r3, #0]
 800d8b8:	683b      	ldr	r3, [r7, #0]
 800d8ba:	691b      	ldr	r3, [r3, #16]
 800d8bc:	2b00      	cmp	r3, #0
 800d8be:	d10a      	bne.n	800d8d6 <USB_ActivateEndpoint+0x70a>
 800d8c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d8c2:	881b      	ldrh	r3, [r3, #0]
 800d8c4:	b29b      	uxth	r3, r3
 800d8c6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d8ca:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d8ce:	b29a      	uxth	r2, r3
 800d8d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d8d2:	801a      	strh	r2, [r3, #0]
 800d8d4:	e05b      	b.n	800d98e <USB_ActivateEndpoint+0x7c2>
 800d8d6:	683b      	ldr	r3, [r7, #0]
 800d8d8:	691b      	ldr	r3, [r3, #16]
 800d8da:	2b3e      	cmp	r3, #62	@ 0x3e
 800d8dc:	d81c      	bhi.n	800d918 <USB_ActivateEndpoint+0x74c>
 800d8de:	683b      	ldr	r3, [r7, #0]
 800d8e0:	691b      	ldr	r3, [r3, #16]
 800d8e2:	085b      	lsrs	r3, r3, #1
 800d8e4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800d8e8:	683b      	ldr	r3, [r7, #0]
 800d8ea:	691b      	ldr	r3, [r3, #16]
 800d8ec:	f003 0301 	and.w	r3, r3, #1
 800d8f0:	2b00      	cmp	r3, #0
 800d8f2:	d004      	beq.n	800d8fe <USB_ActivateEndpoint+0x732>
 800d8f4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800d8f8:	3301      	adds	r3, #1
 800d8fa:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800d8fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d900:	881b      	ldrh	r3, [r3, #0]
 800d902:	b29a      	uxth	r2, r3
 800d904:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800d908:	b29b      	uxth	r3, r3
 800d90a:	029b      	lsls	r3, r3, #10
 800d90c:	b29b      	uxth	r3, r3
 800d90e:	4313      	orrs	r3, r2
 800d910:	b29a      	uxth	r2, r3
 800d912:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d914:	801a      	strh	r2, [r3, #0]
 800d916:	e03a      	b.n	800d98e <USB_ActivateEndpoint+0x7c2>
 800d918:	683b      	ldr	r3, [r7, #0]
 800d91a:	691b      	ldr	r3, [r3, #16]
 800d91c:	095b      	lsrs	r3, r3, #5
 800d91e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800d922:	683b      	ldr	r3, [r7, #0]
 800d924:	691b      	ldr	r3, [r3, #16]
 800d926:	f003 031f 	and.w	r3, r3, #31
 800d92a:	2b00      	cmp	r3, #0
 800d92c:	d104      	bne.n	800d938 <USB_ActivateEndpoint+0x76c>
 800d92e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800d932:	3b01      	subs	r3, #1
 800d934:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800d938:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d93a:	881b      	ldrh	r3, [r3, #0]
 800d93c:	b29a      	uxth	r2, r3
 800d93e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800d942:	b29b      	uxth	r3, r3
 800d944:	029b      	lsls	r3, r3, #10
 800d946:	b29b      	uxth	r3, r3
 800d948:	4313      	orrs	r3, r2
 800d94a:	b29b      	uxth	r3, r3
 800d94c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d950:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d954:	b29a      	uxth	r2, r3
 800d956:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d958:	801a      	strh	r2, [r3, #0]
 800d95a:	e018      	b.n	800d98e <USB_ActivateEndpoint+0x7c2>
 800d95c:	683b      	ldr	r3, [r7, #0]
 800d95e:	785b      	ldrb	r3, [r3, #1]
 800d960:	2b01      	cmp	r3, #1
 800d962:	d114      	bne.n	800d98e <USB_ActivateEndpoint+0x7c2>
 800d964:	687b      	ldr	r3, [r7, #4]
 800d966:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d96a:	b29b      	uxth	r3, r3
 800d96c:	461a      	mov	r2, r3
 800d96e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d970:	4413      	add	r3, r2
 800d972:	647b      	str	r3, [r7, #68]	@ 0x44
 800d974:	683b      	ldr	r3, [r7, #0]
 800d976:	781b      	ldrb	r3, [r3, #0]
 800d978:	00da      	lsls	r2, r3, #3
 800d97a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d97c:	4413      	add	r3, r2
 800d97e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d982:	643b      	str	r3, [r7, #64]	@ 0x40
 800d984:	683b      	ldr	r3, [r7, #0]
 800d986:	691b      	ldr	r3, [r3, #16]
 800d988:	b29a      	uxth	r2, r3
 800d98a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d98c:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800d98e:	687a      	ldr	r2, [r7, #4]
 800d990:	683b      	ldr	r3, [r7, #0]
 800d992:	781b      	ldrb	r3, [r3, #0]
 800d994:	009b      	lsls	r3, r3, #2
 800d996:	4413      	add	r3, r2
 800d998:	881b      	ldrh	r3, [r3, #0]
 800d99a:	b29b      	uxth	r3, r3
 800d99c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800d9a0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d9a4:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800d9a6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800d9a8:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800d9ac:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800d9ae:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800d9b0:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800d9b4:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800d9b6:	687a      	ldr	r2, [r7, #4]
 800d9b8:	683b      	ldr	r3, [r7, #0]
 800d9ba:	781b      	ldrb	r3, [r3, #0]
 800d9bc:	009b      	lsls	r3, r3, #2
 800d9be:	441a      	add	r2, r3
 800d9c0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800d9c2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d9c6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d9ca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d9ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d9d2:	b29b      	uxth	r3, r3
 800d9d4:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800d9d6:	687a      	ldr	r2, [r7, #4]
 800d9d8:	683b      	ldr	r3, [r7, #0]
 800d9da:	781b      	ldrb	r3, [r3, #0]
 800d9dc:	009b      	lsls	r3, r3, #2
 800d9de:	4413      	add	r3, r2
 800d9e0:	881b      	ldrh	r3, [r3, #0]
 800d9e2:	b29b      	uxth	r3, r3
 800d9e4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d9e8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d9ec:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800d9ee:	687a      	ldr	r2, [r7, #4]
 800d9f0:	683b      	ldr	r3, [r7, #0]
 800d9f2:	781b      	ldrb	r3, [r3, #0]
 800d9f4:	009b      	lsls	r3, r3, #2
 800d9f6:	441a      	add	r2, r3
 800d9f8:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800d9fa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d9fe:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800da02:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800da06:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800da0a:	b29b      	uxth	r3, r3
 800da0c:	8013      	strh	r3, [r2, #0]
 800da0e:	e0bc      	b.n	800db8a <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800da10:	687a      	ldr	r2, [r7, #4]
 800da12:	683b      	ldr	r3, [r7, #0]
 800da14:	781b      	ldrb	r3, [r3, #0]
 800da16:	009b      	lsls	r3, r3, #2
 800da18:	4413      	add	r3, r2
 800da1a:	881b      	ldrh	r3, [r3, #0]
 800da1c:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 800da20:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800da24:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800da28:	2b00      	cmp	r3, #0
 800da2a:	d01d      	beq.n	800da68 <USB_ActivateEndpoint+0x89c>
 800da2c:	687a      	ldr	r2, [r7, #4]
 800da2e:	683b      	ldr	r3, [r7, #0]
 800da30:	781b      	ldrb	r3, [r3, #0]
 800da32:	009b      	lsls	r3, r3, #2
 800da34:	4413      	add	r3, r2
 800da36:	881b      	ldrh	r3, [r3, #0]
 800da38:	b29b      	uxth	r3, r3
 800da3a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800da3e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800da42:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 800da46:	687a      	ldr	r2, [r7, #4]
 800da48:	683b      	ldr	r3, [r7, #0]
 800da4a:	781b      	ldrb	r3, [r3, #0]
 800da4c:	009b      	lsls	r3, r3, #2
 800da4e:	441a      	add	r2, r3
 800da50:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800da54:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800da58:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800da5c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800da60:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800da64:	b29b      	uxth	r3, r3
 800da66:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800da68:	687a      	ldr	r2, [r7, #4]
 800da6a:	683b      	ldr	r3, [r7, #0]
 800da6c:	781b      	ldrb	r3, [r3, #0]
 800da6e:	009b      	lsls	r3, r3, #2
 800da70:	4413      	add	r3, r2
 800da72:	881b      	ldrh	r3, [r3, #0]
 800da74:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 800da78:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800da7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800da80:	2b00      	cmp	r3, #0
 800da82:	d01d      	beq.n	800dac0 <USB_ActivateEndpoint+0x8f4>
 800da84:	687a      	ldr	r2, [r7, #4]
 800da86:	683b      	ldr	r3, [r7, #0]
 800da88:	781b      	ldrb	r3, [r3, #0]
 800da8a:	009b      	lsls	r3, r3, #2
 800da8c:	4413      	add	r3, r2
 800da8e:	881b      	ldrh	r3, [r3, #0]
 800da90:	b29b      	uxth	r3, r3
 800da92:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800da96:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800da9a:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 800da9e:	687a      	ldr	r2, [r7, #4]
 800daa0:	683b      	ldr	r3, [r7, #0]
 800daa2:	781b      	ldrb	r3, [r3, #0]
 800daa4:	009b      	lsls	r3, r3, #2
 800daa6:	441a      	add	r2, r3
 800daa8:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 800daac:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800dab0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800dab4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800dab8:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800dabc:	b29b      	uxth	r3, r3
 800dabe:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800dac0:	683b      	ldr	r3, [r7, #0]
 800dac2:	78db      	ldrb	r3, [r3, #3]
 800dac4:	2b01      	cmp	r3, #1
 800dac6:	d024      	beq.n	800db12 <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800dac8:	687a      	ldr	r2, [r7, #4]
 800daca:	683b      	ldr	r3, [r7, #0]
 800dacc:	781b      	ldrb	r3, [r3, #0]
 800dace:	009b      	lsls	r3, r3, #2
 800dad0:	4413      	add	r3, r2
 800dad2:	881b      	ldrh	r3, [r3, #0]
 800dad4:	b29b      	uxth	r3, r3
 800dad6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800dada:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800dade:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800dae2:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800dae6:	f083 0320 	eor.w	r3, r3, #32
 800daea:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800daee:	687a      	ldr	r2, [r7, #4]
 800daf0:	683b      	ldr	r3, [r7, #0]
 800daf2:	781b      	ldrb	r3, [r3, #0]
 800daf4:	009b      	lsls	r3, r3, #2
 800daf6:	441a      	add	r2, r3
 800daf8:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800dafc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800db00:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800db04:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800db08:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800db0c:	b29b      	uxth	r3, r3
 800db0e:	8013      	strh	r3, [r2, #0]
 800db10:	e01d      	b.n	800db4e <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800db12:	687a      	ldr	r2, [r7, #4]
 800db14:	683b      	ldr	r3, [r7, #0]
 800db16:	781b      	ldrb	r3, [r3, #0]
 800db18:	009b      	lsls	r3, r3, #2
 800db1a:	4413      	add	r3, r2
 800db1c:	881b      	ldrh	r3, [r3, #0]
 800db1e:	b29b      	uxth	r3, r3
 800db20:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800db24:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800db28:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 800db2c:	687a      	ldr	r2, [r7, #4]
 800db2e:	683b      	ldr	r3, [r7, #0]
 800db30:	781b      	ldrb	r3, [r3, #0]
 800db32:	009b      	lsls	r3, r3, #2
 800db34:	441a      	add	r2, r3
 800db36:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 800db3a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800db3e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800db42:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800db46:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800db4a:	b29b      	uxth	r3, r3
 800db4c:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800db4e:	687a      	ldr	r2, [r7, #4]
 800db50:	683b      	ldr	r3, [r7, #0]
 800db52:	781b      	ldrb	r3, [r3, #0]
 800db54:	009b      	lsls	r3, r3, #2
 800db56:	4413      	add	r3, r2
 800db58:	881b      	ldrh	r3, [r3, #0]
 800db5a:	b29b      	uxth	r3, r3
 800db5c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800db60:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800db64:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800db68:	687a      	ldr	r2, [r7, #4]
 800db6a:	683b      	ldr	r3, [r7, #0]
 800db6c:	781b      	ldrb	r3, [r3, #0]
 800db6e:	009b      	lsls	r3, r3, #2
 800db70:	441a      	add	r2, r3
 800db72:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800db76:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800db7a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800db7e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800db82:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800db86:	b29b      	uxth	r3, r3
 800db88:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 800db8a:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 800db8e:	4618      	mov	r0, r3
 800db90:	379c      	adds	r7, #156	@ 0x9c
 800db92:	46bd      	mov	sp, r7
 800db94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db98:	4770      	bx	lr
 800db9a:	bf00      	nop

0800db9c <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800db9c:	b480      	push	{r7}
 800db9e:	b08d      	sub	sp, #52	@ 0x34
 800dba0:	af00      	add	r7, sp, #0
 800dba2:	6078      	str	r0, [r7, #4]
 800dba4:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800dba6:	683b      	ldr	r3, [r7, #0]
 800dba8:	7b1b      	ldrb	r3, [r3, #12]
 800dbaa:	2b00      	cmp	r3, #0
 800dbac:	f040 808e 	bne.w	800dccc <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 800dbb0:	683b      	ldr	r3, [r7, #0]
 800dbb2:	785b      	ldrb	r3, [r3, #1]
 800dbb4:	2b00      	cmp	r3, #0
 800dbb6:	d044      	beq.n	800dc42 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800dbb8:	687a      	ldr	r2, [r7, #4]
 800dbba:	683b      	ldr	r3, [r7, #0]
 800dbbc:	781b      	ldrb	r3, [r3, #0]
 800dbbe:	009b      	lsls	r3, r3, #2
 800dbc0:	4413      	add	r3, r2
 800dbc2:	881b      	ldrh	r3, [r3, #0]
 800dbc4:	81bb      	strh	r3, [r7, #12]
 800dbc6:	89bb      	ldrh	r3, [r7, #12]
 800dbc8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dbcc:	2b00      	cmp	r3, #0
 800dbce:	d01b      	beq.n	800dc08 <USB_DeactivateEndpoint+0x6c>
 800dbd0:	687a      	ldr	r2, [r7, #4]
 800dbd2:	683b      	ldr	r3, [r7, #0]
 800dbd4:	781b      	ldrb	r3, [r3, #0]
 800dbd6:	009b      	lsls	r3, r3, #2
 800dbd8:	4413      	add	r3, r2
 800dbda:	881b      	ldrh	r3, [r3, #0]
 800dbdc:	b29b      	uxth	r3, r3
 800dbde:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800dbe2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800dbe6:	817b      	strh	r3, [r7, #10]
 800dbe8:	687a      	ldr	r2, [r7, #4]
 800dbea:	683b      	ldr	r3, [r7, #0]
 800dbec:	781b      	ldrb	r3, [r3, #0]
 800dbee:	009b      	lsls	r3, r3, #2
 800dbf0:	441a      	add	r2, r3
 800dbf2:	897b      	ldrh	r3, [r7, #10]
 800dbf4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800dbf8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800dbfc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800dc00:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800dc04:	b29b      	uxth	r3, r3
 800dc06:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800dc08:	687a      	ldr	r2, [r7, #4]
 800dc0a:	683b      	ldr	r3, [r7, #0]
 800dc0c:	781b      	ldrb	r3, [r3, #0]
 800dc0e:	009b      	lsls	r3, r3, #2
 800dc10:	4413      	add	r3, r2
 800dc12:	881b      	ldrh	r3, [r3, #0]
 800dc14:	b29b      	uxth	r3, r3
 800dc16:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800dc1a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800dc1e:	813b      	strh	r3, [r7, #8]
 800dc20:	687a      	ldr	r2, [r7, #4]
 800dc22:	683b      	ldr	r3, [r7, #0]
 800dc24:	781b      	ldrb	r3, [r3, #0]
 800dc26:	009b      	lsls	r3, r3, #2
 800dc28:	441a      	add	r2, r3
 800dc2a:	893b      	ldrh	r3, [r7, #8]
 800dc2c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800dc30:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800dc34:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800dc38:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dc3c:	b29b      	uxth	r3, r3
 800dc3e:	8013      	strh	r3, [r2, #0]
 800dc40:	e192      	b.n	800df68 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800dc42:	687a      	ldr	r2, [r7, #4]
 800dc44:	683b      	ldr	r3, [r7, #0]
 800dc46:	781b      	ldrb	r3, [r3, #0]
 800dc48:	009b      	lsls	r3, r3, #2
 800dc4a:	4413      	add	r3, r2
 800dc4c:	881b      	ldrh	r3, [r3, #0]
 800dc4e:	827b      	strh	r3, [r7, #18]
 800dc50:	8a7b      	ldrh	r3, [r7, #18]
 800dc52:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800dc56:	2b00      	cmp	r3, #0
 800dc58:	d01b      	beq.n	800dc92 <USB_DeactivateEndpoint+0xf6>
 800dc5a:	687a      	ldr	r2, [r7, #4]
 800dc5c:	683b      	ldr	r3, [r7, #0]
 800dc5e:	781b      	ldrb	r3, [r3, #0]
 800dc60:	009b      	lsls	r3, r3, #2
 800dc62:	4413      	add	r3, r2
 800dc64:	881b      	ldrh	r3, [r3, #0]
 800dc66:	b29b      	uxth	r3, r3
 800dc68:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800dc6c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800dc70:	823b      	strh	r3, [r7, #16]
 800dc72:	687a      	ldr	r2, [r7, #4]
 800dc74:	683b      	ldr	r3, [r7, #0]
 800dc76:	781b      	ldrb	r3, [r3, #0]
 800dc78:	009b      	lsls	r3, r3, #2
 800dc7a:	441a      	add	r2, r3
 800dc7c:	8a3b      	ldrh	r3, [r7, #16]
 800dc7e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800dc82:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800dc86:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800dc8a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dc8e:	b29b      	uxth	r3, r3
 800dc90:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800dc92:	687a      	ldr	r2, [r7, #4]
 800dc94:	683b      	ldr	r3, [r7, #0]
 800dc96:	781b      	ldrb	r3, [r3, #0]
 800dc98:	009b      	lsls	r3, r3, #2
 800dc9a:	4413      	add	r3, r2
 800dc9c:	881b      	ldrh	r3, [r3, #0]
 800dc9e:	b29b      	uxth	r3, r3
 800dca0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800dca4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800dca8:	81fb      	strh	r3, [r7, #14]
 800dcaa:	687a      	ldr	r2, [r7, #4]
 800dcac:	683b      	ldr	r3, [r7, #0]
 800dcae:	781b      	ldrb	r3, [r3, #0]
 800dcb0:	009b      	lsls	r3, r3, #2
 800dcb2:	441a      	add	r2, r3
 800dcb4:	89fb      	ldrh	r3, [r7, #14]
 800dcb6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800dcba:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800dcbe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800dcc2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dcc6:	b29b      	uxth	r3, r3
 800dcc8:	8013      	strh	r3, [r2, #0]
 800dcca:	e14d      	b.n	800df68 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 800dccc:	683b      	ldr	r3, [r7, #0]
 800dcce:	785b      	ldrb	r3, [r3, #1]
 800dcd0:	2b00      	cmp	r3, #0
 800dcd2:	f040 80a5 	bne.w	800de20 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800dcd6:	687a      	ldr	r2, [r7, #4]
 800dcd8:	683b      	ldr	r3, [r7, #0]
 800dcda:	781b      	ldrb	r3, [r3, #0]
 800dcdc:	009b      	lsls	r3, r3, #2
 800dcde:	4413      	add	r3, r2
 800dce0:	881b      	ldrh	r3, [r3, #0]
 800dce2:	843b      	strh	r3, [r7, #32]
 800dce4:	8c3b      	ldrh	r3, [r7, #32]
 800dce6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800dcea:	2b00      	cmp	r3, #0
 800dcec:	d01b      	beq.n	800dd26 <USB_DeactivateEndpoint+0x18a>
 800dcee:	687a      	ldr	r2, [r7, #4]
 800dcf0:	683b      	ldr	r3, [r7, #0]
 800dcf2:	781b      	ldrb	r3, [r3, #0]
 800dcf4:	009b      	lsls	r3, r3, #2
 800dcf6:	4413      	add	r3, r2
 800dcf8:	881b      	ldrh	r3, [r3, #0]
 800dcfa:	b29b      	uxth	r3, r3
 800dcfc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800dd00:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800dd04:	83fb      	strh	r3, [r7, #30]
 800dd06:	687a      	ldr	r2, [r7, #4]
 800dd08:	683b      	ldr	r3, [r7, #0]
 800dd0a:	781b      	ldrb	r3, [r3, #0]
 800dd0c:	009b      	lsls	r3, r3, #2
 800dd0e:	441a      	add	r2, r3
 800dd10:	8bfb      	ldrh	r3, [r7, #30]
 800dd12:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800dd16:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800dd1a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800dd1e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dd22:	b29b      	uxth	r3, r3
 800dd24:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800dd26:	687a      	ldr	r2, [r7, #4]
 800dd28:	683b      	ldr	r3, [r7, #0]
 800dd2a:	781b      	ldrb	r3, [r3, #0]
 800dd2c:	009b      	lsls	r3, r3, #2
 800dd2e:	4413      	add	r3, r2
 800dd30:	881b      	ldrh	r3, [r3, #0]
 800dd32:	83bb      	strh	r3, [r7, #28]
 800dd34:	8bbb      	ldrh	r3, [r7, #28]
 800dd36:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dd3a:	2b00      	cmp	r3, #0
 800dd3c:	d01b      	beq.n	800dd76 <USB_DeactivateEndpoint+0x1da>
 800dd3e:	687a      	ldr	r2, [r7, #4]
 800dd40:	683b      	ldr	r3, [r7, #0]
 800dd42:	781b      	ldrb	r3, [r3, #0]
 800dd44:	009b      	lsls	r3, r3, #2
 800dd46:	4413      	add	r3, r2
 800dd48:	881b      	ldrh	r3, [r3, #0]
 800dd4a:	b29b      	uxth	r3, r3
 800dd4c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800dd50:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800dd54:	837b      	strh	r3, [r7, #26]
 800dd56:	687a      	ldr	r2, [r7, #4]
 800dd58:	683b      	ldr	r3, [r7, #0]
 800dd5a:	781b      	ldrb	r3, [r3, #0]
 800dd5c:	009b      	lsls	r3, r3, #2
 800dd5e:	441a      	add	r2, r3
 800dd60:	8b7b      	ldrh	r3, [r7, #26]
 800dd62:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800dd66:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800dd6a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800dd6e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800dd72:	b29b      	uxth	r3, r3
 800dd74:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800dd76:	687a      	ldr	r2, [r7, #4]
 800dd78:	683b      	ldr	r3, [r7, #0]
 800dd7a:	781b      	ldrb	r3, [r3, #0]
 800dd7c:	009b      	lsls	r3, r3, #2
 800dd7e:	4413      	add	r3, r2
 800dd80:	881b      	ldrh	r3, [r3, #0]
 800dd82:	b29b      	uxth	r3, r3
 800dd84:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800dd88:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800dd8c:	833b      	strh	r3, [r7, #24]
 800dd8e:	687a      	ldr	r2, [r7, #4]
 800dd90:	683b      	ldr	r3, [r7, #0]
 800dd92:	781b      	ldrb	r3, [r3, #0]
 800dd94:	009b      	lsls	r3, r3, #2
 800dd96:	441a      	add	r2, r3
 800dd98:	8b3b      	ldrh	r3, [r7, #24]
 800dd9a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800dd9e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800dda2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800dda6:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800ddaa:	b29b      	uxth	r3, r3
 800ddac:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800ddae:	687a      	ldr	r2, [r7, #4]
 800ddb0:	683b      	ldr	r3, [r7, #0]
 800ddb2:	781b      	ldrb	r3, [r3, #0]
 800ddb4:	009b      	lsls	r3, r3, #2
 800ddb6:	4413      	add	r3, r2
 800ddb8:	881b      	ldrh	r3, [r3, #0]
 800ddba:	b29b      	uxth	r3, r3
 800ddbc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800ddc0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ddc4:	82fb      	strh	r3, [r7, #22]
 800ddc6:	687a      	ldr	r2, [r7, #4]
 800ddc8:	683b      	ldr	r3, [r7, #0]
 800ddca:	781b      	ldrb	r3, [r3, #0]
 800ddcc:	009b      	lsls	r3, r3, #2
 800ddce:	441a      	add	r2, r3
 800ddd0:	8afb      	ldrh	r3, [r7, #22]
 800ddd2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ddd6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ddda:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ddde:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dde2:	b29b      	uxth	r3, r3
 800dde4:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800dde6:	687a      	ldr	r2, [r7, #4]
 800dde8:	683b      	ldr	r3, [r7, #0]
 800ddea:	781b      	ldrb	r3, [r3, #0]
 800ddec:	009b      	lsls	r3, r3, #2
 800ddee:	4413      	add	r3, r2
 800ddf0:	881b      	ldrh	r3, [r3, #0]
 800ddf2:	b29b      	uxth	r3, r3
 800ddf4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ddf8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ddfc:	82bb      	strh	r3, [r7, #20]
 800ddfe:	687a      	ldr	r2, [r7, #4]
 800de00:	683b      	ldr	r3, [r7, #0]
 800de02:	781b      	ldrb	r3, [r3, #0]
 800de04:	009b      	lsls	r3, r3, #2
 800de06:	441a      	add	r2, r3
 800de08:	8abb      	ldrh	r3, [r7, #20]
 800de0a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800de0e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800de12:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800de16:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800de1a:	b29b      	uxth	r3, r3
 800de1c:	8013      	strh	r3, [r2, #0]
 800de1e:	e0a3      	b.n	800df68 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800de20:	687a      	ldr	r2, [r7, #4]
 800de22:	683b      	ldr	r3, [r7, #0]
 800de24:	781b      	ldrb	r3, [r3, #0]
 800de26:	009b      	lsls	r3, r3, #2
 800de28:	4413      	add	r3, r2
 800de2a:	881b      	ldrh	r3, [r3, #0]
 800de2c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800de2e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800de30:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800de34:	2b00      	cmp	r3, #0
 800de36:	d01b      	beq.n	800de70 <USB_DeactivateEndpoint+0x2d4>
 800de38:	687a      	ldr	r2, [r7, #4]
 800de3a:	683b      	ldr	r3, [r7, #0]
 800de3c:	781b      	ldrb	r3, [r3, #0]
 800de3e:	009b      	lsls	r3, r3, #2
 800de40:	4413      	add	r3, r2
 800de42:	881b      	ldrh	r3, [r3, #0]
 800de44:	b29b      	uxth	r3, r3
 800de46:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800de4a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800de4e:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800de50:	687a      	ldr	r2, [r7, #4]
 800de52:	683b      	ldr	r3, [r7, #0]
 800de54:	781b      	ldrb	r3, [r3, #0]
 800de56:	009b      	lsls	r3, r3, #2
 800de58:	441a      	add	r2, r3
 800de5a:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800de5c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800de60:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800de64:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800de68:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800de6c:	b29b      	uxth	r3, r3
 800de6e:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800de70:	687a      	ldr	r2, [r7, #4]
 800de72:	683b      	ldr	r3, [r7, #0]
 800de74:	781b      	ldrb	r3, [r3, #0]
 800de76:	009b      	lsls	r3, r3, #2
 800de78:	4413      	add	r3, r2
 800de7a:	881b      	ldrh	r3, [r3, #0]
 800de7c:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800de7e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800de80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800de84:	2b00      	cmp	r3, #0
 800de86:	d01b      	beq.n	800dec0 <USB_DeactivateEndpoint+0x324>
 800de88:	687a      	ldr	r2, [r7, #4]
 800de8a:	683b      	ldr	r3, [r7, #0]
 800de8c:	781b      	ldrb	r3, [r3, #0]
 800de8e:	009b      	lsls	r3, r3, #2
 800de90:	4413      	add	r3, r2
 800de92:	881b      	ldrh	r3, [r3, #0]
 800de94:	b29b      	uxth	r3, r3
 800de96:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800de9a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800de9e:	853b      	strh	r3, [r7, #40]	@ 0x28
 800dea0:	687a      	ldr	r2, [r7, #4]
 800dea2:	683b      	ldr	r3, [r7, #0]
 800dea4:	781b      	ldrb	r3, [r3, #0]
 800dea6:	009b      	lsls	r3, r3, #2
 800dea8:	441a      	add	r2, r3
 800deaa:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800deac:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800deb0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800deb4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800deb8:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800debc:	b29b      	uxth	r3, r3
 800debe:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800dec0:	687a      	ldr	r2, [r7, #4]
 800dec2:	683b      	ldr	r3, [r7, #0]
 800dec4:	781b      	ldrb	r3, [r3, #0]
 800dec6:	009b      	lsls	r3, r3, #2
 800dec8:	4413      	add	r3, r2
 800deca:	881b      	ldrh	r3, [r3, #0]
 800decc:	b29b      	uxth	r3, r3
 800dece:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ded2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ded6:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800ded8:	687a      	ldr	r2, [r7, #4]
 800deda:	683b      	ldr	r3, [r7, #0]
 800dedc:	781b      	ldrb	r3, [r3, #0]
 800dede:	009b      	lsls	r3, r3, #2
 800dee0:	441a      	add	r2, r3
 800dee2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800dee4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800dee8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800deec:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800def0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800def4:	b29b      	uxth	r3, r3
 800def6:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800def8:	687a      	ldr	r2, [r7, #4]
 800defa:	683b      	ldr	r3, [r7, #0]
 800defc:	781b      	ldrb	r3, [r3, #0]
 800defe:	009b      	lsls	r3, r3, #2
 800df00:	4413      	add	r3, r2
 800df02:	881b      	ldrh	r3, [r3, #0]
 800df04:	b29b      	uxth	r3, r3
 800df06:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800df0a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800df0e:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800df10:	687a      	ldr	r2, [r7, #4]
 800df12:	683b      	ldr	r3, [r7, #0]
 800df14:	781b      	ldrb	r3, [r3, #0]
 800df16:	009b      	lsls	r3, r3, #2
 800df18:	441a      	add	r2, r3
 800df1a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800df1c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800df20:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800df24:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800df28:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800df2c:	b29b      	uxth	r3, r3
 800df2e:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800df30:	687a      	ldr	r2, [r7, #4]
 800df32:	683b      	ldr	r3, [r7, #0]
 800df34:	781b      	ldrb	r3, [r3, #0]
 800df36:	009b      	lsls	r3, r3, #2
 800df38:	4413      	add	r3, r2
 800df3a:	881b      	ldrh	r3, [r3, #0]
 800df3c:	b29b      	uxth	r3, r3
 800df3e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800df42:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800df46:	847b      	strh	r3, [r7, #34]	@ 0x22
 800df48:	687a      	ldr	r2, [r7, #4]
 800df4a:	683b      	ldr	r3, [r7, #0]
 800df4c:	781b      	ldrb	r3, [r3, #0]
 800df4e:	009b      	lsls	r3, r3, #2
 800df50:	441a      	add	r2, r3
 800df52:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800df54:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800df58:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800df5c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800df60:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800df64:	b29b      	uxth	r3, r3
 800df66:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800df68:	2300      	movs	r3, #0
}
 800df6a:	4618      	mov	r0, r3
 800df6c:	3734      	adds	r7, #52	@ 0x34
 800df6e:	46bd      	mov	sp, r7
 800df70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df74:	4770      	bx	lr

0800df76 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800df76:	b580      	push	{r7, lr}
 800df78:	b0ac      	sub	sp, #176	@ 0xb0
 800df7a:	af00      	add	r7, sp, #0
 800df7c:	6078      	str	r0, [r7, #4]
 800df7e:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800df80:	683b      	ldr	r3, [r7, #0]
 800df82:	785b      	ldrb	r3, [r3, #1]
 800df84:	2b01      	cmp	r3, #1
 800df86:	f040 84ca 	bne.w	800e91e <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 800df8a:	683b      	ldr	r3, [r7, #0]
 800df8c:	699a      	ldr	r2, [r3, #24]
 800df8e:	683b      	ldr	r3, [r7, #0]
 800df90:	691b      	ldr	r3, [r3, #16]
 800df92:	429a      	cmp	r2, r3
 800df94:	d904      	bls.n	800dfa0 <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 800df96:	683b      	ldr	r3, [r7, #0]
 800df98:	691b      	ldr	r3, [r3, #16]
 800df9a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800df9e:	e003      	b.n	800dfa8 <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 800dfa0:	683b      	ldr	r3, [r7, #0]
 800dfa2:	699b      	ldr	r3, [r3, #24]
 800dfa4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800dfa8:	683b      	ldr	r3, [r7, #0]
 800dfaa:	7b1b      	ldrb	r3, [r3, #12]
 800dfac:	2b00      	cmp	r3, #0
 800dfae:	d122      	bne.n	800dff6 <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800dfb0:	683b      	ldr	r3, [r7, #0]
 800dfb2:	6959      	ldr	r1, [r3, #20]
 800dfb4:	683b      	ldr	r3, [r7, #0]
 800dfb6:	88da      	ldrh	r2, [r3, #6]
 800dfb8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dfbc:	b29b      	uxth	r3, r3
 800dfbe:	6878      	ldr	r0, [r7, #4]
 800dfc0:	f000 febd 	bl	800ed3e <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800dfc4:	687b      	ldr	r3, [r7, #4]
 800dfc6:	613b      	str	r3, [r7, #16]
 800dfc8:	687b      	ldr	r3, [r7, #4]
 800dfca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800dfce:	b29b      	uxth	r3, r3
 800dfd0:	461a      	mov	r2, r3
 800dfd2:	693b      	ldr	r3, [r7, #16]
 800dfd4:	4413      	add	r3, r2
 800dfd6:	613b      	str	r3, [r7, #16]
 800dfd8:	683b      	ldr	r3, [r7, #0]
 800dfda:	781b      	ldrb	r3, [r3, #0]
 800dfdc:	00da      	lsls	r2, r3, #3
 800dfde:	693b      	ldr	r3, [r7, #16]
 800dfe0:	4413      	add	r3, r2
 800dfe2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800dfe6:	60fb      	str	r3, [r7, #12]
 800dfe8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dfec:	b29a      	uxth	r2, r3
 800dfee:	68fb      	ldr	r3, [r7, #12]
 800dff0:	801a      	strh	r2, [r3, #0]
 800dff2:	f000 bc6f 	b.w	800e8d4 <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800dff6:	683b      	ldr	r3, [r7, #0]
 800dff8:	78db      	ldrb	r3, [r3, #3]
 800dffa:	2b02      	cmp	r3, #2
 800dffc:	f040 831e 	bne.w	800e63c <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800e000:	683b      	ldr	r3, [r7, #0]
 800e002:	6a1a      	ldr	r2, [r3, #32]
 800e004:	683b      	ldr	r3, [r7, #0]
 800e006:	691b      	ldr	r3, [r3, #16]
 800e008:	429a      	cmp	r2, r3
 800e00a:	f240 82cf 	bls.w	800e5ac <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800e00e:	687a      	ldr	r2, [r7, #4]
 800e010:	683b      	ldr	r3, [r7, #0]
 800e012:	781b      	ldrb	r3, [r3, #0]
 800e014:	009b      	lsls	r3, r3, #2
 800e016:	4413      	add	r3, r2
 800e018:	881b      	ldrh	r3, [r3, #0]
 800e01a:	b29b      	uxth	r3, r3
 800e01c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e020:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e024:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800e028:	687a      	ldr	r2, [r7, #4]
 800e02a:	683b      	ldr	r3, [r7, #0]
 800e02c:	781b      	ldrb	r3, [r3, #0]
 800e02e:	009b      	lsls	r3, r3, #2
 800e030:	441a      	add	r2, r3
 800e032:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800e036:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e03a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e03e:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800e042:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e046:	b29b      	uxth	r3, r3
 800e048:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800e04a:	683b      	ldr	r3, [r7, #0]
 800e04c:	6a1a      	ldr	r2, [r3, #32]
 800e04e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e052:	1ad2      	subs	r2, r2, r3
 800e054:	683b      	ldr	r3, [r7, #0]
 800e056:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800e058:	687a      	ldr	r2, [r7, #4]
 800e05a:	683b      	ldr	r3, [r7, #0]
 800e05c:	781b      	ldrb	r3, [r3, #0]
 800e05e:	009b      	lsls	r3, r3, #2
 800e060:	4413      	add	r3, r2
 800e062:	881b      	ldrh	r3, [r3, #0]
 800e064:	b29b      	uxth	r3, r3
 800e066:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e06a:	2b00      	cmp	r3, #0
 800e06c:	f000 814f 	beq.w	800e30e <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800e070:	687b      	ldr	r3, [r7, #4]
 800e072:	633b      	str	r3, [r7, #48]	@ 0x30
 800e074:	683b      	ldr	r3, [r7, #0]
 800e076:	785b      	ldrb	r3, [r3, #1]
 800e078:	2b00      	cmp	r3, #0
 800e07a:	d16b      	bne.n	800e154 <USB_EPStartXfer+0x1de>
 800e07c:	687b      	ldr	r3, [r7, #4]
 800e07e:	62bb      	str	r3, [r7, #40]	@ 0x28
 800e080:	687b      	ldr	r3, [r7, #4]
 800e082:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e086:	b29b      	uxth	r3, r3
 800e088:	461a      	mov	r2, r3
 800e08a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e08c:	4413      	add	r3, r2
 800e08e:	62bb      	str	r3, [r7, #40]	@ 0x28
 800e090:	683b      	ldr	r3, [r7, #0]
 800e092:	781b      	ldrb	r3, [r3, #0]
 800e094:	00da      	lsls	r2, r3, #3
 800e096:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e098:	4413      	add	r3, r2
 800e09a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800e09e:	627b      	str	r3, [r7, #36]	@ 0x24
 800e0a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e0a2:	881b      	ldrh	r3, [r3, #0]
 800e0a4:	b29b      	uxth	r3, r3
 800e0a6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e0aa:	b29a      	uxth	r2, r3
 800e0ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e0ae:	801a      	strh	r2, [r3, #0]
 800e0b0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e0b4:	2b00      	cmp	r3, #0
 800e0b6:	d10a      	bne.n	800e0ce <USB_EPStartXfer+0x158>
 800e0b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e0ba:	881b      	ldrh	r3, [r3, #0]
 800e0bc:	b29b      	uxth	r3, r3
 800e0be:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e0c2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e0c6:	b29a      	uxth	r2, r3
 800e0c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e0ca:	801a      	strh	r2, [r3, #0]
 800e0cc:	e05b      	b.n	800e186 <USB_EPStartXfer+0x210>
 800e0ce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e0d2:	2b3e      	cmp	r3, #62	@ 0x3e
 800e0d4:	d81c      	bhi.n	800e110 <USB_EPStartXfer+0x19a>
 800e0d6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e0da:	085b      	lsrs	r3, r3, #1
 800e0dc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800e0e0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e0e4:	f003 0301 	and.w	r3, r3, #1
 800e0e8:	2b00      	cmp	r3, #0
 800e0ea:	d004      	beq.n	800e0f6 <USB_EPStartXfer+0x180>
 800e0ec:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e0f0:	3301      	adds	r3, #1
 800e0f2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800e0f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e0f8:	881b      	ldrh	r3, [r3, #0]
 800e0fa:	b29a      	uxth	r2, r3
 800e0fc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e100:	b29b      	uxth	r3, r3
 800e102:	029b      	lsls	r3, r3, #10
 800e104:	b29b      	uxth	r3, r3
 800e106:	4313      	orrs	r3, r2
 800e108:	b29a      	uxth	r2, r3
 800e10a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e10c:	801a      	strh	r2, [r3, #0]
 800e10e:	e03a      	b.n	800e186 <USB_EPStartXfer+0x210>
 800e110:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e114:	095b      	lsrs	r3, r3, #5
 800e116:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800e11a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e11e:	f003 031f 	and.w	r3, r3, #31
 800e122:	2b00      	cmp	r3, #0
 800e124:	d104      	bne.n	800e130 <USB_EPStartXfer+0x1ba>
 800e126:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e12a:	3b01      	subs	r3, #1
 800e12c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800e130:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e132:	881b      	ldrh	r3, [r3, #0]
 800e134:	b29a      	uxth	r2, r3
 800e136:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e13a:	b29b      	uxth	r3, r3
 800e13c:	029b      	lsls	r3, r3, #10
 800e13e:	b29b      	uxth	r3, r3
 800e140:	4313      	orrs	r3, r2
 800e142:	b29b      	uxth	r3, r3
 800e144:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e148:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e14c:	b29a      	uxth	r2, r3
 800e14e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e150:	801a      	strh	r2, [r3, #0]
 800e152:	e018      	b.n	800e186 <USB_EPStartXfer+0x210>
 800e154:	683b      	ldr	r3, [r7, #0]
 800e156:	785b      	ldrb	r3, [r3, #1]
 800e158:	2b01      	cmp	r3, #1
 800e15a:	d114      	bne.n	800e186 <USB_EPStartXfer+0x210>
 800e15c:	687b      	ldr	r3, [r7, #4]
 800e15e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e162:	b29b      	uxth	r3, r3
 800e164:	461a      	mov	r2, r3
 800e166:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e168:	4413      	add	r3, r2
 800e16a:	633b      	str	r3, [r7, #48]	@ 0x30
 800e16c:	683b      	ldr	r3, [r7, #0]
 800e16e:	781b      	ldrb	r3, [r3, #0]
 800e170:	00da      	lsls	r2, r3, #3
 800e172:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e174:	4413      	add	r3, r2
 800e176:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800e17a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e17c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e180:	b29a      	uxth	r2, r3
 800e182:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e184:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800e186:	683b      	ldr	r3, [r7, #0]
 800e188:	895b      	ldrh	r3, [r3, #10]
 800e18a:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800e18e:	683b      	ldr	r3, [r7, #0]
 800e190:	6959      	ldr	r1, [r3, #20]
 800e192:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e196:	b29b      	uxth	r3, r3
 800e198:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800e19c:	6878      	ldr	r0, [r7, #4]
 800e19e:	f000 fdce 	bl	800ed3e <USB_WritePMA>
            ep->xfer_buff += len;
 800e1a2:	683b      	ldr	r3, [r7, #0]
 800e1a4:	695a      	ldr	r2, [r3, #20]
 800e1a6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e1aa:	441a      	add	r2, r3
 800e1ac:	683b      	ldr	r3, [r7, #0]
 800e1ae:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800e1b0:	683b      	ldr	r3, [r7, #0]
 800e1b2:	6a1a      	ldr	r2, [r3, #32]
 800e1b4:	683b      	ldr	r3, [r7, #0]
 800e1b6:	691b      	ldr	r3, [r3, #16]
 800e1b8:	429a      	cmp	r2, r3
 800e1ba:	d907      	bls.n	800e1cc <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 800e1bc:	683b      	ldr	r3, [r7, #0]
 800e1be:	6a1a      	ldr	r2, [r3, #32]
 800e1c0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e1c4:	1ad2      	subs	r2, r2, r3
 800e1c6:	683b      	ldr	r3, [r7, #0]
 800e1c8:	621a      	str	r2, [r3, #32]
 800e1ca:	e006      	b.n	800e1da <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 800e1cc:	683b      	ldr	r3, [r7, #0]
 800e1ce:	6a1b      	ldr	r3, [r3, #32]
 800e1d0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800e1d4:	683b      	ldr	r3, [r7, #0]
 800e1d6:	2200      	movs	r2, #0
 800e1d8:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800e1da:	683b      	ldr	r3, [r7, #0]
 800e1dc:	785b      	ldrb	r3, [r3, #1]
 800e1de:	2b00      	cmp	r3, #0
 800e1e0:	d16b      	bne.n	800e2ba <USB_EPStartXfer+0x344>
 800e1e2:	687b      	ldr	r3, [r7, #4]
 800e1e4:	61bb      	str	r3, [r7, #24]
 800e1e6:	687b      	ldr	r3, [r7, #4]
 800e1e8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e1ec:	b29b      	uxth	r3, r3
 800e1ee:	461a      	mov	r2, r3
 800e1f0:	69bb      	ldr	r3, [r7, #24]
 800e1f2:	4413      	add	r3, r2
 800e1f4:	61bb      	str	r3, [r7, #24]
 800e1f6:	683b      	ldr	r3, [r7, #0]
 800e1f8:	781b      	ldrb	r3, [r3, #0]
 800e1fa:	00da      	lsls	r2, r3, #3
 800e1fc:	69bb      	ldr	r3, [r7, #24]
 800e1fe:	4413      	add	r3, r2
 800e200:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800e204:	617b      	str	r3, [r7, #20]
 800e206:	697b      	ldr	r3, [r7, #20]
 800e208:	881b      	ldrh	r3, [r3, #0]
 800e20a:	b29b      	uxth	r3, r3
 800e20c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e210:	b29a      	uxth	r2, r3
 800e212:	697b      	ldr	r3, [r7, #20]
 800e214:	801a      	strh	r2, [r3, #0]
 800e216:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e21a:	2b00      	cmp	r3, #0
 800e21c:	d10a      	bne.n	800e234 <USB_EPStartXfer+0x2be>
 800e21e:	697b      	ldr	r3, [r7, #20]
 800e220:	881b      	ldrh	r3, [r3, #0]
 800e222:	b29b      	uxth	r3, r3
 800e224:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e228:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e22c:	b29a      	uxth	r2, r3
 800e22e:	697b      	ldr	r3, [r7, #20]
 800e230:	801a      	strh	r2, [r3, #0]
 800e232:	e05d      	b.n	800e2f0 <USB_EPStartXfer+0x37a>
 800e234:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e238:	2b3e      	cmp	r3, #62	@ 0x3e
 800e23a:	d81c      	bhi.n	800e276 <USB_EPStartXfer+0x300>
 800e23c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e240:	085b      	lsrs	r3, r3, #1
 800e242:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800e246:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e24a:	f003 0301 	and.w	r3, r3, #1
 800e24e:	2b00      	cmp	r3, #0
 800e250:	d004      	beq.n	800e25c <USB_EPStartXfer+0x2e6>
 800e252:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e256:	3301      	adds	r3, #1
 800e258:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800e25c:	697b      	ldr	r3, [r7, #20]
 800e25e:	881b      	ldrh	r3, [r3, #0]
 800e260:	b29a      	uxth	r2, r3
 800e262:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e266:	b29b      	uxth	r3, r3
 800e268:	029b      	lsls	r3, r3, #10
 800e26a:	b29b      	uxth	r3, r3
 800e26c:	4313      	orrs	r3, r2
 800e26e:	b29a      	uxth	r2, r3
 800e270:	697b      	ldr	r3, [r7, #20]
 800e272:	801a      	strh	r2, [r3, #0]
 800e274:	e03c      	b.n	800e2f0 <USB_EPStartXfer+0x37a>
 800e276:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e27a:	095b      	lsrs	r3, r3, #5
 800e27c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800e280:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e284:	f003 031f 	and.w	r3, r3, #31
 800e288:	2b00      	cmp	r3, #0
 800e28a:	d104      	bne.n	800e296 <USB_EPStartXfer+0x320>
 800e28c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e290:	3b01      	subs	r3, #1
 800e292:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800e296:	697b      	ldr	r3, [r7, #20]
 800e298:	881b      	ldrh	r3, [r3, #0]
 800e29a:	b29a      	uxth	r2, r3
 800e29c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e2a0:	b29b      	uxth	r3, r3
 800e2a2:	029b      	lsls	r3, r3, #10
 800e2a4:	b29b      	uxth	r3, r3
 800e2a6:	4313      	orrs	r3, r2
 800e2a8:	b29b      	uxth	r3, r3
 800e2aa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e2ae:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e2b2:	b29a      	uxth	r2, r3
 800e2b4:	697b      	ldr	r3, [r7, #20]
 800e2b6:	801a      	strh	r2, [r3, #0]
 800e2b8:	e01a      	b.n	800e2f0 <USB_EPStartXfer+0x37a>
 800e2ba:	683b      	ldr	r3, [r7, #0]
 800e2bc:	785b      	ldrb	r3, [r3, #1]
 800e2be:	2b01      	cmp	r3, #1
 800e2c0:	d116      	bne.n	800e2f0 <USB_EPStartXfer+0x37a>
 800e2c2:	687b      	ldr	r3, [r7, #4]
 800e2c4:	623b      	str	r3, [r7, #32]
 800e2c6:	687b      	ldr	r3, [r7, #4]
 800e2c8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e2cc:	b29b      	uxth	r3, r3
 800e2ce:	461a      	mov	r2, r3
 800e2d0:	6a3b      	ldr	r3, [r7, #32]
 800e2d2:	4413      	add	r3, r2
 800e2d4:	623b      	str	r3, [r7, #32]
 800e2d6:	683b      	ldr	r3, [r7, #0]
 800e2d8:	781b      	ldrb	r3, [r3, #0]
 800e2da:	00da      	lsls	r2, r3, #3
 800e2dc:	6a3b      	ldr	r3, [r7, #32]
 800e2de:	4413      	add	r3, r2
 800e2e0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800e2e4:	61fb      	str	r3, [r7, #28]
 800e2e6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e2ea:	b29a      	uxth	r2, r3
 800e2ec:	69fb      	ldr	r3, [r7, #28]
 800e2ee:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800e2f0:	683b      	ldr	r3, [r7, #0]
 800e2f2:	891b      	ldrh	r3, [r3, #8]
 800e2f4:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800e2f8:	683b      	ldr	r3, [r7, #0]
 800e2fa:	6959      	ldr	r1, [r3, #20]
 800e2fc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e300:	b29b      	uxth	r3, r3
 800e302:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800e306:	6878      	ldr	r0, [r7, #4]
 800e308:	f000 fd19 	bl	800ed3e <USB_WritePMA>
 800e30c:	e2e2      	b.n	800e8d4 <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800e30e:	683b      	ldr	r3, [r7, #0]
 800e310:	785b      	ldrb	r3, [r3, #1]
 800e312:	2b00      	cmp	r3, #0
 800e314:	d16b      	bne.n	800e3ee <USB_EPStartXfer+0x478>
 800e316:	687b      	ldr	r3, [r7, #4]
 800e318:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e31a:	687b      	ldr	r3, [r7, #4]
 800e31c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e320:	b29b      	uxth	r3, r3
 800e322:	461a      	mov	r2, r3
 800e324:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e326:	4413      	add	r3, r2
 800e328:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e32a:	683b      	ldr	r3, [r7, #0]
 800e32c:	781b      	ldrb	r3, [r3, #0]
 800e32e:	00da      	lsls	r2, r3, #3
 800e330:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e332:	4413      	add	r3, r2
 800e334:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800e338:	647b      	str	r3, [r7, #68]	@ 0x44
 800e33a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e33c:	881b      	ldrh	r3, [r3, #0]
 800e33e:	b29b      	uxth	r3, r3
 800e340:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e344:	b29a      	uxth	r2, r3
 800e346:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e348:	801a      	strh	r2, [r3, #0]
 800e34a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e34e:	2b00      	cmp	r3, #0
 800e350:	d10a      	bne.n	800e368 <USB_EPStartXfer+0x3f2>
 800e352:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e354:	881b      	ldrh	r3, [r3, #0]
 800e356:	b29b      	uxth	r3, r3
 800e358:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e35c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e360:	b29a      	uxth	r2, r3
 800e362:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e364:	801a      	strh	r2, [r3, #0]
 800e366:	e05d      	b.n	800e424 <USB_EPStartXfer+0x4ae>
 800e368:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e36c:	2b3e      	cmp	r3, #62	@ 0x3e
 800e36e:	d81c      	bhi.n	800e3aa <USB_EPStartXfer+0x434>
 800e370:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e374:	085b      	lsrs	r3, r3, #1
 800e376:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800e37a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e37e:	f003 0301 	and.w	r3, r3, #1
 800e382:	2b00      	cmp	r3, #0
 800e384:	d004      	beq.n	800e390 <USB_EPStartXfer+0x41a>
 800e386:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800e38a:	3301      	adds	r3, #1
 800e38c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800e390:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e392:	881b      	ldrh	r3, [r3, #0]
 800e394:	b29a      	uxth	r2, r3
 800e396:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800e39a:	b29b      	uxth	r3, r3
 800e39c:	029b      	lsls	r3, r3, #10
 800e39e:	b29b      	uxth	r3, r3
 800e3a0:	4313      	orrs	r3, r2
 800e3a2:	b29a      	uxth	r2, r3
 800e3a4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e3a6:	801a      	strh	r2, [r3, #0]
 800e3a8:	e03c      	b.n	800e424 <USB_EPStartXfer+0x4ae>
 800e3aa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e3ae:	095b      	lsrs	r3, r3, #5
 800e3b0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800e3b4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e3b8:	f003 031f 	and.w	r3, r3, #31
 800e3bc:	2b00      	cmp	r3, #0
 800e3be:	d104      	bne.n	800e3ca <USB_EPStartXfer+0x454>
 800e3c0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800e3c4:	3b01      	subs	r3, #1
 800e3c6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800e3ca:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e3cc:	881b      	ldrh	r3, [r3, #0]
 800e3ce:	b29a      	uxth	r2, r3
 800e3d0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800e3d4:	b29b      	uxth	r3, r3
 800e3d6:	029b      	lsls	r3, r3, #10
 800e3d8:	b29b      	uxth	r3, r3
 800e3da:	4313      	orrs	r3, r2
 800e3dc:	b29b      	uxth	r3, r3
 800e3de:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e3e2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e3e6:	b29a      	uxth	r2, r3
 800e3e8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e3ea:	801a      	strh	r2, [r3, #0]
 800e3ec:	e01a      	b.n	800e424 <USB_EPStartXfer+0x4ae>
 800e3ee:	683b      	ldr	r3, [r7, #0]
 800e3f0:	785b      	ldrb	r3, [r3, #1]
 800e3f2:	2b01      	cmp	r3, #1
 800e3f4:	d116      	bne.n	800e424 <USB_EPStartXfer+0x4ae>
 800e3f6:	687b      	ldr	r3, [r7, #4]
 800e3f8:	653b      	str	r3, [r7, #80]	@ 0x50
 800e3fa:	687b      	ldr	r3, [r7, #4]
 800e3fc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e400:	b29b      	uxth	r3, r3
 800e402:	461a      	mov	r2, r3
 800e404:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e406:	4413      	add	r3, r2
 800e408:	653b      	str	r3, [r7, #80]	@ 0x50
 800e40a:	683b      	ldr	r3, [r7, #0]
 800e40c:	781b      	ldrb	r3, [r3, #0]
 800e40e:	00da      	lsls	r2, r3, #3
 800e410:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e412:	4413      	add	r3, r2
 800e414:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800e418:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e41a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e41e:	b29a      	uxth	r2, r3
 800e420:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e422:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800e424:	683b      	ldr	r3, [r7, #0]
 800e426:	891b      	ldrh	r3, [r3, #8]
 800e428:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800e42c:	683b      	ldr	r3, [r7, #0]
 800e42e:	6959      	ldr	r1, [r3, #20]
 800e430:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e434:	b29b      	uxth	r3, r3
 800e436:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800e43a:	6878      	ldr	r0, [r7, #4]
 800e43c:	f000 fc7f 	bl	800ed3e <USB_WritePMA>
            ep->xfer_buff += len;
 800e440:	683b      	ldr	r3, [r7, #0]
 800e442:	695a      	ldr	r2, [r3, #20]
 800e444:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e448:	441a      	add	r2, r3
 800e44a:	683b      	ldr	r3, [r7, #0]
 800e44c:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800e44e:	683b      	ldr	r3, [r7, #0]
 800e450:	6a1a      	ldr	r2, [r3, #32]
 800e452:	683b      	ldr	r3, [r7, #0]
 800e454:	691b      	ldr	r3, [r3, #16]
 800e456:	429a      	cmp	r2, r3
 800e458:	d907      	bls.n	800e46a <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 800e45a:	683b      	ldr	r3, [r7, #0]
 800e45c:	6a1a      	ldr	r2, [r3, #32]
 800e45e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e462:	1ad2      	subs	r2, r2, r3
 800e464:	683b      	ldr	r3, [r7, #0]
 800e466:	621a      	str	r2, [r3, #32]
 800e468:	e006      	b.n	800e478 <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 800e46a:	683b      	ldr	r3, [r7, #0]
 800e46c:	6a1b      	ldr	r3, [r3, #32]
 800e46e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800e472:	683b      	ldr	r3, [r7, #0]
 800e474:	2200      	movs	r2, #0
 800e476:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800e478:	687b      	ldr	r3, [r7, #4]
 800e47a:	643b      	str	r3, [r7, #64]	@ 0x40
 800e47c:	683b      	ldr	r3, [r7, #0]
 800e47e:	785b      	ldrb	r3, [r3, #1]
 800e480:	2b00      	cmp	r3, #0
 800e482:	d16b      	bne.n	800e55c <USB_EPStartXfer+0x5e6>
 800e484:	687b      	ldr	r3, [r7, #4]
 800e486:	63bb      	str	r3, [r7, #56]	@ 0x38
 800e488:	687b      	ldr	r3, [r7, #4]
 800e48a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e48e:	b29b      	uxth	r3, r3
 800e490:	461a      	mov	r2, r3
 800e492:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e494:	4413      	add	r3, r2
 800e496:	63bb      	str	r3, [r7, #56]	@ 0x38
 800e498:	683b      	ldr	r3, [r7, #0]
 800e49a:	781b      	ldrb	r3, [r3, #0]
 800e49c:	00da      	lsls	r2, r3, #3
 800e49e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e4a0:	4413      	add	r3, r2
 800e4a2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800e4a6:	637b      	str	r3, [r7, #52]	@ 0x34
 800e4a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e4aa:	881b      	ldrh	r3, [r3, #0]
 800e4ac:	b29b      	uxth	r3, r3
 800e4ae:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e4b2:	b29a      	uxth	r2, r3
 800e4b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e4b6:	801a      	strh	r2, [r3, #0]
 800e4b8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e4bc:	2b00      	cmp	r3, #0
 800e4be:	d10a      	bne.n	800e4d6 <USB_EPStartXfer+0x560>
 800e4c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e4c2:	881b      	ldrh	r3, [r3, #0]
 800e4c4:	b29b      	uxth	r3, r3
 800e4c6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e4ca:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e4ce:	b29a      	uxth	r2, r3
 800e4d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e4d2:	801a      	strh	r2, [r3, #0]
 800e4d4:	e05b      	b.n	800e58e <USB_EPStartXfer+0x618>
 800e4d6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e4da:	2b3e      	cmp	r3, #62	@ 0x3e
 800e4dc:	d81c      	bhi.n	800e518 <USB_EPStartXfer+0x5a2>
 800e4de:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e4e2:	085b      	lsrs	r3, r3, #1
 800e4e4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800e4e8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e4ec:	f003 0301 	and.w	r3, r3, #1
 800e4f0:	2b00      	cmp	r3, #0
 800e4f2:	d004      	beq.n	800e4fe <USB_EPStartXfer+0x588>
 800e4f4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800e4f8:	3301      	adds	r3, #1
 800e4fa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800e4fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e500:	881b      	ldrh	r3, [r3, #0]
 800e502:	b29a      	uxth	r2, r3
 800e504:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800e508:	b29b      	uxth	r3, r3
 800e50a:	029b      	lsls	r3, r3, #10
 800e50c:	b29b      	uxth	r3, r3
 800e50e:	4313      	orrs	r3, r2
 800e510:	b29a      	uxth	r2, r3
 800e512:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e514:	801a      	strh	r2, [r3, #0]
 800e516:	e03a      	b.n	800e58e <USB_EPStartXfer+0x618>
 800e518:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e51c:	095b      	lsrs	r3, r3, #5
 800e51e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800e522:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e526:	f003 031f 	and.w	r3, r3, #31
 800e52a:	2b00      	cmp	r3, #0
 800e52c:	d104      	bne.n	800e538 <USB_EPStartXfer+0x5c2>
 800e52e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800e532:	3b01      	subs	r3, #1
 800e534:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800e538:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e53a:	881b      	ldrh	r3, [r3, #0]
 800e53c:	b29a      	uxth	r2, r3
 800e53e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800e542:	b29b      	uxth	r3, r3
 800e544:	029b      	lsls	r3, r3, #10
 800e546:	b29b      	uxth	r3, r3
 800e548:	4313      	orrs	r3, r2
 800e54a:	b29b      	uxth	r3, r3
 800e54c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e550:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e554:	b29a      	uxth	r2, r3
 800e556:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e558:	801a      	strh	r2, [r3, #0]
 800e55a:	e018      	b.n	800e58e <USB_EPStartXfer+0x618>
 800e55c:	683b      	ldr	r3, [r7, #0]
 800e55e:	785b      	ldrb	r3, [r3, #1]
 800e560:	2b01      	cmp	r3, #1
 800e562:	d114      	bne.n	800e58e <USB_EPStartXfer+0x618>
 800e564:	687b      	ldr	r3, [r7, #4]
 800e566:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e56a:	b29b      	uxth	r3, r3
 800e56c:	461a      	mov	r2, r3
 800e56e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e570:	4413      	add	r3, r2
 800e572:	643b      	str	r3, [r7, #64]	@ 0x40
 800e574:	683b      	ldr	r3, [r7, #0]
 800e576:	781b      	ldrb	r3, [r3, #0]
 800e578:	00da      	lsls	r2, r3, #3
 800e57a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e57c:	4413      	add	r3, r2
 800e57e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800e582:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e584:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e588:	b29a      	uxth	r2, r3
 800e58a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e58c:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800e58e:	683b      	ldr	r3, [r7, #0]
 800e590:	895b      	ldrh	r3, [r3, #10]
 800e592:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800e596:	683b      	ldr	r3, [r7, #0]
 800e598:	6959      	ldr	r1, [r3, #20]
 800e59a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e59e:	b29b      	uxth	r3, r3
 800e5a0:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800e5a4:	6878      	ldr	r0, [r7, #4]
 800e5a6:	f000 fbca 	bl	800ed3e <USB_WritePMA>
 800e5aa:	e193      	b.n	800e8d4 <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800e5ac:	683b      	ldr	r3, [r7, #0]
 800e5ae:	6a1b      	ldr	r3, [r3, #32]
 800e5b0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800e5b4:	687a      	ldr	r2, [r7, #4]
 800e5b6:	683b      	ldr	r3, [r7, #0]
 800e5b8:	781b      	ldrb	r3, [r3, #0]
 800e5ba:	009b      	lsls	r3, r3, #2
 800e5bc:	4413      	add	r3, r2
 800e5be:	881b      	ldrh	r3, [r3, #0]
 800e5c0:	b29b      	uxth	r3, r3
 800e5c2:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800e5c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e5ca:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800e5ce:	687a      	ldr	r2, [r7, #4]
 800e5d0:	683b      	ldr	r3, [r7, #0]
 800e5d2:	781b      	ldrb	r3, [r3, #0]
 800e5d4:	009b      	lsls	r3, r3, #2
 800e5d6:	441a      	add	r2, r3
 800e5d8:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800e5dc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e5e0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e5e4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e5e8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e5ec:	b29b      	uxth	r3, r3
 800e5ee:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800e5f0:	687b      	ldr	r3, [r7, #4]
 800e5f2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800e5f4:	687b      	ldr	r3, [r7, #4]
 800e5f6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e5fa:	b29b      	uxth	r3, r3
 800e5fc:	461a      	mov	r2, r3
 800e5fe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e600:	4413      	add	r3, r2
 800e602:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800e604:	683b      	ldr	r3, [r7, #0]
 800e606:	781b      	ldrb	r3, [r3, #0]
 800e608:	00da      	lsls	r2, r3, #3
 800e60a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e60c:	4413      	add	r3, r2
 800e60e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800e612:	65bb      	str	r3, [r7, #88]	@ 0x58
 800e614:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e618:	b29a      	uxth	r2, r3
 800e61a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e61c:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800e61e:	683b      	ldr	r3, [r7, #0]
 800e620:	891b      	ldrh	r3, [r3, #8]
 800e622:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800e626:	683b      	ldr	r3, [r7, #0]
 800e628:	6959      	ldr	r1, [r3, #20]
 800e62a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e62e:	b29b      	uxth	r3, r3
 800e630:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800e634:	6878      	ldr	r0, [r7, #4]
 800e636:	f000 fb82 	bl	800ed3e <USB_WritePMA>
 800e63a:	e14b      	b.n	800e8d4 <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800e63c:	683b      	ldr	r3, [r7, #0]
 800e63e:	6a1a      	ldr	r2, [r3, #32]
 800e640:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e644:	1ad2      	subs	r2, r2, r3
 800e646:	683b      	ldr	r3, [r7, #0]
 800e648:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800e64a:	687a      	ldr	r2, [r7, #4]
 800e64c:	683b      	ldr	r3, [r7, #0]
 800e64e:	781b      	ldrb	r3, [r3, #0]
 800e650:	009b      	lsls	r3, r3, #2
 800e652:	4413      	add	r3, r2
 800e654:	881b      	ldrh	r3, [r3, #0]
 800e656:	b29b      	uxth	r3, r3
 800e658:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e65c:	2b00      	cmp	r3, #0
 800e65e:	f000 809a 	beq.w	800e796 <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800e662:	687b      	ldr	r3, [r7, #4]
 800e664:	673b      	str	r3, [r7, #112]	@ 0x70
 800e666:	683b      	ldr	r3, [r7, #0]
 800e668:	785b      	ldrb	r3, [r3, #1]
 800e66a:	2b00      	cmp	r3, #0
 800e66c:	d16b      	bne.n	800e746 <USB_EPStartXfer+0x7d0>
 800e66e:	687b      	ldr	r3, [r7, #4]
 800e670:	66bb      	str	r3, [r7, #104]	@ 0x68
 800e672:	687b      	ldr	r3, [r7, #4]
 800e674:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e678:	b29b      	uxth	r3, r3
 800e67a:	461a      	mov	r2, r3
 800e67c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800e67e:	4413      	add	r3, r2
 800e680:	66bb      	str	r3, [r7, #104]	@ 0x68
 800e682:	683b      	ldr	r3, [r7, #0]
 800e684:	781b      	ldrb	r3, [r3, #0]
 800e686:	00da      	lsls	r2, r3, #3
 800e688:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800e68a:	4413      	add	r3, r2
 800e68c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800e690:	667b      	str	r3, [r7, #100]	@ 0x64
 800e692:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e694:	881b      	ldrh	r3, [r3, #0]
 800e696:	b29b      	uxth	r3, r3
 800e698:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e69c:	b29a      	uxth	r2, r3
 800e69e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e6a0:	801a      	strh	r2, [r3, #0]
 800e6a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e6a6:	2b00      	cmp	r3, #0
 800e6a8:	d10a      	bne.n	800e6c0 <USB_EPStartXfer+0x74a>
 800e6aa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e6ac:	881b      	ldrh	r3, [r3, #0]
 800e6ae:	b29b      	uxth	r3, r3
 800e6b0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e6b4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e6b8:	b29a      	uxth	r2, r3
 800e6ba:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e6bc:	801a      	strh	r2, [r3, #0]
 800e6be:	e05b      	b.n	800e778 <USB_EPStartXfer+0x802>
 800e6c0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e6c4:	2b3e      	cmp	r3, #62	@ 0x3e
 800e6c6:	d81c      	bhi.n	800e702 <USB_EPStartXfer+0x78c>
 800e6c8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e6cc:	085b      	lsrs	r3, r3, #1
 800e6ce:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800e6d2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e6d6:	f003 0301 	and.w	r3, r3, #1
 800e6da:	2b00      	cmp	r3, #0
 800e6dc:	d004      	beq.n	800e6e8 <USB_EPStartXfer+0x772>
 800e6de:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800e6e2:	3301      	adds	r3, #1
 800e6e4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800e6e8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e6ea:	881b      	ldrh	r3, [r3, #0]
 800e6ec:	b29a      	uxth	r2, r3
 800e6ee:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800e6f2:	b29b      	uxth	r3, r3
 800e6f4:	029b      	lsls	r3, r3, #10
 800e6f6:	b29b      	uxth	r3, r3
 800e6f8:	4313      	orrs	r3, r2
 800e6fa:	b29a      	uxth	r2, r3
 800e6fc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e6fe:	801a      	strh	r2, [r3, #0]
 800e700:	e03a      	b.n	800e778 <USB_EPStartXfer+0x802>
 800e702:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e706:	095b      	lsrs	r3, r3, #5
 800e708:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800e70c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e710:	f003 031f 	and.w	r3, r3, #31
 800e714:	2b00      	cmp	r3, #0
 800e716:	d104      	bne.n	800e722 <USB_EPStartXfer+0x7ac>
 800e718:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800e71c:	3b01      	subs	r3, #1
 800e71e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800e722:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e724:	881b      	ldrh	r3, [r3, #0]
 800e726:	b29a      	uxth	r2, r3
 800e728:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800e72c:	b29b      	uxth	r3, r3
 800e72e:	029b      	lsls	r3, r3, #10
 800e730:	b29b      	uxth	r3, r3
 800e732:	4313      	orrs	r3, r2
 800e734:	b29b      	uxth	r3, r3
 800e736:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e73a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e73e:	b29a      	uxth	r2, r3
 800e740:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e742:	801a      	strh	r2, [r3, #0]
 800e744:	e018      	b.n	800e778 <USB_EPStartXfer+0x802>
 800e746:	683b      	ldr	r3, [r7, #0]
 800e748:	785b      	ldrb	r3, [r3, #1]
 800e74a:	2b01      	cmp	r3, #1
 800e74c:	d114      	bne.n	800e778 <USB_EPStartXfer+0x802>
 800e74e:	687b      	ldr	r3, [r7, #4]
 800e750:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e754:	b29b      	uxth	r3, r3
 800e756:	461a      	mov	r2, r3
 800e758:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800e75a:	4413      	add	r3, r2
 800e75c:	673b      	str	r3, [r7, #112]	@ 0x70
 800e75e:	683b      	ldr	r3, [r7, #0]
 800e760:	781b      	ldrb	r3, [r3, #0]
 800e762:	00da      	lsls	r2, r3, #3
 800e764:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800e766:	4413      	add	r3, r2
 800e768:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800e76c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800e76e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e772:	b29a      	uxth	r2, r3
 800e774:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e776:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800e778:	683b      	ldr	r3, [r7, #0]
 800e77a:	895b      	ldrh	r3, [r3, #10]
 800e77c:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800e780:	683b      	ldr	r3, [r7, #0]
 800e782:	6959      	ldr	r1, [r3, #20]
 800e784:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e788:	b29b      	uxth	r3, r3
 800e78a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800e78e:	6878      	ldr	r0, [r7, #4]
 800e790:	f000 fad5 	bl	800ed3e <USB_WritePMA>
 800e794:	e09e      	b.n	800e8d4 <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800e796:	683b      	ldr	r3, [r7, #0]
 800e798:	785b      	ldrb	r3, [r3, #1]
 800e79a:	2b00      	cmp	r3, #0
 800e79c:	d16b      	bne.n	800e876 <USB_EPStartXfer+0x900>
 800e79e:	687b      	ldr	r3, [r7, #4]
 800e7a0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800e7a2:	687b      	ldr	r3, [r7, #4]
 800e7a4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e7a8:	b29b      	uxth	r3, r3
 800e7aa:	461a      	mov	r2, r3
 800e7ac:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800e7ae:	4413      	add	r3, r2
 800e7b0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800e7b2:	683b      	ldr	r3, [r7, #0]
 800e7b4:	781b      	ldrb	r3, [r3, #0]
 800e7b6:	00da      	lsls	r2, r3, #3
 800e7b8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800e7ba:	4413      	add	r3, r2
 800e7bc:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800e7c0:	67bb      	str	r3, [r7, #120]	@ 0x78
 800e7c2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800e7c4:	881b      	ldrh	r3, [r3, #0]
 800e7c6:	b29b      	uxth	r3, r3
 800e7c8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e7cc:	b29a      	uxth	r2, r3
 800e7ce:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800e7d0:	801a      	strh	r2, [r3, #0]
 800e7d2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e7d6:	2b00      	cmp	r3, #0
 800e7d8:	d10a      	bne.n	800e7f0 <USB_EPStartXfer+0x87a>
 800e7da:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800e7dc:	881b      	ldrh	r3, [r3, #0]
 800e7de:	b29b      	uxth	r3, r3
 800e7e0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e7e4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e7e8:	b29a      	uxth	r2, r3
 800e7ea:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800e7ec:	801a      	strh	r2, [r3, #0]
 800e7ee:	e063      	b.n	800e8b8 <USB_EPStartXfer+0x942>
 800e7f0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e7f4:	2b3e      	cmp	r3, #62	@ 0x3e
 800e7f6:	d81c      	bhi.n	800e832 <USB_EPStartXfer+0x8bc>
 800e7f8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e7fc:	085b      	lsrs	r3, r3, #1
 800e7fe:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800e802:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e806:	f003 0301 	and.w	r3, r3, #1
 800e80a:	2b00      	cmp	r3, #0
 800e80c:	d004      	beq.n	800e818 <USB_EPStartXfer+0x8a2>
 800e80e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800e812:	3301      	adds	r3, #1
 800e814:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800e818:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800e81a:	881b      	ldrh	r3, [r3, #0]
 800e81c:	b29a      	uxth	r2, r3
 800e81e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800e822:	b29b      	uxth	r3, r3
 800e824:	029b      	lsls	r3, r3, #10
 800e826:	b29b      	uxth	r3, r3
 800e828:	4313      	orrs	r3, r2
 800e82a:	b29a      	uxth	r2, r3
 800e82c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800e82e:	801a      	strh	r2, [r3, #0]
 800e830:	e042      	b.n	800e8b8 <USB_EPStartXfer+0x942>
 800e832:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e836:	095b      	lsrs	r3, r3, #5
 800e838:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800e83c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e840:	f003 031f 	and.w	r3, r3, #31
 800e844:	2b00      	cmp	r3, #0
 800e846:	d104      	bne.n	800e852 <USB_EPStartXfer+0x8dc>
 800e848:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800e84c:	3b01      	subs	r3, #1
 800e84e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800e852:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800e854:	881b      	ldrh	r3, [r3, #0]
 800e856:	b29a      	uxth	r2, r3
 800e858:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800e85c:	b29b      	uxth	r3, r3
 800e85e:	029b      	lsls	r3, r3, #10
 800e860:	b29b      	uxth	r3, r3
 800e862:	4313      	orrs	r3, r2
 800e864:	b29b      	uxth	r3, r3
 800e866:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e86a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e86e:	b29a      	uxth	r2, r3
 800e870:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800e872:	801a      	strh	r2, [r3, #0]
 800e874:	e020      	b.n	800e8b8 <USB_EPStartXfer+0x942>
 800e876:	683b      	ldr	r3, [r7, #0]
 800e878:	785b      	ldrb	r3, [r3, #1]
 800e87a:	2b01      	cmp	r3, #1
 800e87c:	d11c      	bne.n	800e8b8 <USB_EPStartXfer+0x942>
 800e87e:	687b      	ldr	r3, [r7, #4]
 800e880:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800e884:	687b      	ldr	r3, [r7, #4]
 800e886:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e88a:	b29b      	uxth	r3, r3
 800e88c:	461a      	mov	r2, r3
 800e88e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800e892:	4413      	add	r3, r2
 800e894:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800e898:	683b      	ldr	r3, [r7, #0]
 800e89a:	781b      	ldrb	r3, [r3, #0]
 800e89c:	00da      	lsls	r2, r3, #3
 800e89e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800e8a2:	4413      	add	r3, r2
 800e8a4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800e8a8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800e8ac:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e8b0:	b29a      	uxth	r2, r3
 800e8b2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800e8b6:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800e8b8:	683b      	ldr	r3, [r7, #0]
 800e8ba:	891b      	ldrh	r3, [r3, #8]
 800e8bc:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800e8c0:	683b      	ldr	r3, [r7, #0]
 800e8c2:	6959      	ldr	r1, [r3, #20]
 800e8c4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e8c8:	b29b      	uxth	r3, r3
 800e8ca:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800e8ce:	6878      	ldr	r0, [r7, #4]
 800e8d0:	f000 fa35 	bl	800ed3e <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800e8d4:	687a      	ldr	r2, [r7, #4]
 800e8d6:	683b      	ldr	r3, [r7, #0]
 800e8d8:	781b      	ldrb	r3, [r3, #0]
 800e8da:	009b      	lsls	r3, r3, #2
 800e8dc:	4413      	add	r3, r2
 800e8de:	881b      	ldrh	r3, [r3, #0]
 800e8e0:	b29b      	uxth	r3, r3
 800e8e2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e8e6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e8ea:	817b      	strh	r3, [r7, #10]
 800e8ec:	897b      	ldrh	r3, [r7, #10]
 800e8ee:	f083 0310 	eor.w	r3, r3, #16
 800e8f2:	817b      	strh	r3, [r7, #10]
 800e8f4:	897b      	ldrh	r3, [r7, #10]
 800e8f6:	f083 0320 	eor.w	r3, r3, #32
 800e8fa:	817b      	strh	r3, [r7, #10]
 800e8fc:	687a      	ldr	r2, [r7, #4]
 800e8fe:	683b      	ldr	r3, [r7, #0]
 800e900:	781b      	ldrb	r3, [r3, #0]
 800e902:	009b      	lsls	r3, r3, #2
 800e904:	441a      	add	r2, r3
 800e906:	897b      	ldrh	r3, [r7, #10]
 800e908:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e90c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e910:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e914:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e918:	b29b      	uxth	r3, r3
 800e91a:	8013      	strh	r3, [r2, #0]
 800e91c:	e0d5      	b.n	800eaca <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800e91e:	683b      	ldr	r3, [r7, #0]
 800e920:	7b1b      	ldrb	r3, [r3, #12]
 800e922:	2b00      	cmp	r3, #0
 800e924:	d156      	bne.n	800e9d4 <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 800e926:	683b      	ldr	r3, [r7, #0]
 800e928:	699b      	ldr	r3, [r3, #24]
 800e92a:	2b00      	cmp	r3, #0
 800e92c:	d122      	bne.n	800e974 <USB_EPStartXfer+0x9fe>
 800e92e:	683b      	ldr	r3, [r7, #0]
 800e930:	78db      	ldrb	r3, [r3, #3]
 800e932:	2b00      	cmp	r3, #0
 800e934:	d11e      	bne.n	800e974 <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 800e936:	687a      	ldr	r2, [r7, #4]
 800e938:	683b      	ldr	r3, [r7, #0]
 800e93a:	781b      	ldrb	r3, [r3, #0]
 800e93c:	009b      	lsls	r3, r3, #2
 800e93e:	4413      	add	r3, r2
 800e940:	881b      	ldrh	r3, [r3, #0]
 800e942:	b29b      	uxth	r3, r3
 800e944:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e948:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e94c:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 800e950:	687a      	ldr	r2, [r7, #4]
 800e952:	683b      	ldr	r3, [r7, #0]
 800e954:	781b      	ldrb	r3, [r3, #0]
 800e956:	009b      	lsls	r3, r3, #2
 800e958:	441a      	add	r2, r3
 800e95a:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800e95e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e962:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e966:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800e96a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e96e:	b29b      	uxth	r3, r3
 800e970:	8013      	strh	r3, [r2, #0]
 800e972:	e01d      	b.n	800e9b0 <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 800e974:	687a      	ldr	r2, [r7, #4]
 800e976:	683b      	ldr	r3, [r7, #0]
 800e978:	781b      	ldrb	r3, [r3, #0]
 800e97a:	009b      	lsls	r3, r3, #2
 800e97c:	4413      	add	r3, r2
 800e97e:	881b      	ldrh	r3, [r3, #0]
 800e980:	b29b      	uxth	r3, r3
 800e982:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800e986:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e98a:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 800e98e:	687a      	ldr	r2, [r7, #4]
 800e990:	683b      	ldr	r3, [r7, #0]
 800e992:	781b      	ldrb	r3, [r3, #0]
 800e994:	009b      	lsls	r3, r3, #2
 800e996:	441a      	add	r2, r3
 800e998:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 800e99c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e9a0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e9a4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e9a8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e9ac:	b29b      	uxth	r3, r3
 800e9ae:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800e9b0:	683b      	ldr	r3, [r7, #0]
 800e9b2:	699a      	ldr	r2, [r3, #24]
 800e9b4:	683b      	ldr	r3, [r7, #0]
 800e9b6:	691b      	ldr	r3, [r3, #16]
 800e9b8:	429a      	cmp	r2, r3
 800e9ba:	d907      	bls.n	800e9cc <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 800e9bc:	683b      	ldr	r3, [r7, #0]
 800e9be:	699a      	ldr	r2, [r3, #24]
 800e9c0:	683b      	ldr	r3, [r7, #0]
 800e9c2:	691b      	ldr	r3, [r3, #16]
 800e9c4:	1ad2      	subs	r2, r2, r3
 800e9c6:	683b      	ldr	r3, [r7, #0]
 800e9c8:	619a      	str	r2, [r3, #24]
 800e9ca:	e054      	b.n	800ea76 <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 800e9cc:	683b      	ldr	r3, [r7, #0]
 800e9ce:	2200      	movs	r2, #0
 800e9d0:	619a      	str	r2, [r3, #24]
 800e9d2:	e050      	b.n	800ea76 <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800e9d4:	683b      	ldr	r3, [r7, #0]
 800e9d6:	78db      	ldrb	r3, [r3, #3]
 800e9d8:	2b02      	cmp	r3, #2
 800e9da:	d142      	bne.n	800ea62 <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800e9dc:	683b      	ldr	r3, [r7, #0]
 800e9de:	69db      	ldr	r3, [r3, #28]
 800e9e0:	2b00      	cmp	r3, #0
 800e9e2:	d048      	beq.n	800ea76 <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800e9e4:	687a      	ldr	r2, [r7, #4]
 800e9e6:	683b      	ldr	r3, [r7, #0]
 800e9e8:	781b      	ldrb	r3, [r3, #0]
 800e9ea:	009b      	lsls	r3, r3, #2
 800e9ec:	4413      	add	r3, r2
 800e9ee:	881b      	ldrh	r3, [r3, #0]
 800e9f0:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800e9f4:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800e9f8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e9fc:	2b00      	cmp	r3, #0
 800e9fe:	d005      	beq.n	800ea0c <USB_EPStartXfer+0xa96>
 800ea00:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800ea04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ea08:	2b00      	cmp	r3, #0
 800ea0a:	d10b      	bne.n	800ea24 <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800ea0c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800ea10:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800ea14:	2b00      	cmp	r3, #0
 800ea16:	d12e      	bne.n	800ea76 <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800ea18:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800ea1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ea20:	2b00      	cmp	r3, #0
 800ea22:	d128      	bne.n	800ea76 <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800ea24:	687a      	ldr	r2, [r7, #4]
 800ea26:	683b      	ldr	r3, [r7, #0]
 800ea28:	781b      	ldrb	r3, [r3, #0]
 800ea2a:	009b      	lsls	r3, r3, #2
 800ea2c:	4413      	add	r3, r2
 800ea2e:	881b      	ldrh	r3, [r3, #0]
 800ea30:	b29b      	uxth	r3, r3
 800ea32:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ea36:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ea3a:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 800ea3e:	687a      	ldr	r2, [r7, #4]
 800ea40:	683b      	ldr	r3, [r7, #0]
 800ea42:	781b      	ldrb	r3, [r3, #0]
 800ea44:	009b      	lsls	r3, r3, #2
 800ea46:	441a      	add	r2, r3
 800ea48:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 800ea4c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ea50:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ea54:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ea58:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800ea5c:	b29b      	uxth	r3, r3
 800ea5e:	8013      	strh	r3, [r2, #0]
 800ea60:	e009      	b.n	800ea76 <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800ea62:	683b      	ldr	r3, [r7, #0]
 800ea64:	78db      	ldrb	r3, [r3, #3]
 800ea66:	2b01      	cmp	r3, #1
 800ea68:	d103      	bne.n	800ea72 <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 800ea6a:	683b      	ldr	r3, [r7, #0]
 800ea6c:	2200      	movs	r2, #0
 800ea6e:	619a      	str	r2, [r3, #24]
 800ea70:	e001      	b.n	800ea76 <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 800ea72:	2301      	movs	r3, #1
 800ea74:	e02a      	b.n	800eacc <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800ea76:	687a      	ldr	r2, [r7, #4]
 800ea78:	683b      	ldr	r3, [r7, #0]
 800ea7a:	781b      	ldrb	r3, [r3, #0]
 800ea7c:	009b      	lsls	r3, r3, #2
 800ea7e:	4413      	add	r3, r2
 800ea80:	881b      	ldrh	r3, [r3, #0]
 800ea82:	b29b      	uxth	r3, r3
 800ea84:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800ea88:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ea8c:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800ea90:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800ea94:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800ea98:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800ea9c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800eaa0:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800eaa4:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800eaa8:	687a      	ldr	r2, [r7, #4]
 800eaaa:	683b      	ldr	r3, [r7, #0]
 800eaac:	781b      	ldrb	r3, [r3, #0]
 800eaae:	009b      	lsls	r3, r3, #2
 800eab0:	441a      	add	r2, r3
 800eab2:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800eab6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800eaba:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800eabe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800eac2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800eac6:	b29b      	uxth	r3, r3
 800eac8:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800eaca:	2300      	movs	r3, #0
}
 800eacc:	4618      	mov	r0, r3
 800eace:	37b0      	adds	r7, #176	@ 0xb0
 800ead0:	46bd      	mov	sp, r7
 800ead2:	bd80      	pop	{r7, pc}

0800ead4 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800ead4:	b480      	push	{r7}
 800ead6:	b085      	sub	sp, #20
 800ead8:	af00      	add	r7, sp, #0
 800eada:	6078      	str	r0, [r7, #4]
 800eadc:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800eade:	683b      	ldr	r3, [r7, #0]
 800eae0:	785b      	ldrb	r3, [r3, #1]
 800eae2:	2b00      	cmp	r3, #0
 800eae4:	d020      	beq.n	800eb28 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800eae6:	687a      	ldr	r2, [r7, #4]
 800eae8:	683b      	ldr	r3, [r7, #0]
 800eaea:	781b      	ldrb	r3, [r3, #0]
 800eaec:	009b      	lsls	r3, r3, #2
 800eaee:	4413      	add	r3, r2
 800eaf0:	881b      	ldrh	r3, [r3, #0]
 800eaf2:	b29b      	uxth	r3, r3
 800eaf4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800eaf8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800eafc:	81bb      	strh	r3, [r7, #12]
 800eafe:	89bb      	ldrh	r3, [r7, #12]
 800eb00:	f083 0310 	eor.w	r3, r3, #16
 800eb04:	81bb      	strh	r3, [r7, #12]
 800eb06:	687a      	ldr	r2, [r7, #4]
 800eb08:	683b      	ldr	r3, [r7, #0]
 800eb0a:	781b      	ldrb	r3, [r3, #0]
 800eb0c:	009b      	lsls	r3, r3, #2
 800eb0e:	441a      	add	r2, r3
 800eb10:	89bb      	ldrh	r3, [r7, #12]
 800eb12:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800eb16:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800eb1a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800eb1e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800eb22:	b29b      	uxth	r3, r3
 800eb24:	8013      	strh	r3, [r2, #0]
 800eb26:	e01f      	b.n	800eb68 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800eb28:	687a      	ldr	r2, [r7, #4]
 800eb2a:	683b      	ldr	r3, [r7, #0]
 800eb2c:	781b      	ldrb	r3, [r3, #0]
 800eb2e:	009b      	lsls	r3, r3, #2
 800eb30:	4413      	add	r3, r2
 800eb32:	881b      	ldrh	r3, [r3, #0]
 800eb34:	b29b      	uxth	r3, r3
 800eb36:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800eb3a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800eb3e:	81fb      	strh	r3, [r7, #14]
 800eb40:	89fb      	ldrh	r3, [r7, #14]
 800eb42:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800eb46:	81fb      	strh	r3, [r7, #14]
 800eb48:	687a      	ldr	r2, [r7, #4]
 800eb4a:	683b      	ldr	r3, [r7, #0]
 800eb4c:	781b      	ldrb	r3, [r3, #0]
 800eb4e:	009b      	lsls	r3, r3, #2
 800eb50:	441a      	add	r2, r3
 800eb52:	89fb      	ldrh	r3, [r7, #14]
 800eb54:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800eb58:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800eb5c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800eb60:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800eb64:	b29b      	uxth	r3, r3
 800eb66:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800eb68:	2300      	movs	r3, #0
}
 800eb6a:	4618      	mov	r0, r3
 800eb6c:	3714      	adds	r7, #20
 800eb6e:	46bd      	mov	sp, r7
 800eb70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb74:	4770      	bx	lr

0800eb76 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800eb76:	b480      	push	{r7}
 800eb78:	b087      	sub	sp, #28
 800eb7a:	af00      	add	r7, sp, #0
 800eb7c:	6078      	str	r0, [r7, #4]
 800eb7e:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800eb80:	683b      	ldr	r3, [r7, #0]
 800eb82:	785b      	ldrb	r3, [r3, #1]
 800eb84:	2b00      	cmp	r3, #0
 800eb86:	d04c      	beq.n	800ec22 <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800eb88:	687a      	ldr	r2, [r7, #4]
 800eb8a:	683b      	ldr	r3, [r7, #0]
 800eb8c:	781b      	ldrb	r3, [r3, #0]
 800eb8e:	009b      	lsls	r3, r3, #2
 800eb90:	4413      	add	r3, r2
 800eb92:	881b      	ldrh	r3, [r3, #0]
 800eb94:	823b      	strh	r3, [r7, #16]
 800eb96:	8a3b      	ldrh	r3, [r7, #16]
 800eb98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800eb9c:	2b00      	cmp	r3, #0
 800eb9e:	d01b      	beq.n	800ebd8 <USB_EPClearStall+0x62>
 800eba0:	687a      	ldr	r2, [r7, #4]
 800eba2:	683b      	ldr	r3, [r7, #0]
 800eba4:	781b      	ldrb	r3, [r3, #0]
 800eba6:	009b      	lsls	r3, r3, #2
 800eba8:	4413      	add	r3, r2
 800ebaa:	881b      	ldrh	r3, [r3, #0]
 800ebac:	b29b      	uxth	r3, r3
 800ebae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ebb2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ebb6:	81fb      	strh	r3, [r7, #14]
 800ebb8:	687a      	ldr	r2, [r7, #4]
 800ebba:	683b      	ldr	r3, [r7, #0]
 800ebbc:	781b      	ldrb	r3, [r3, #0]
 800ebbe:	009b      	lsls	r3, r3, #2
 800ebc0:	441a      	add	r2, r3
 800ebc2:	89fb      	ldrh	r3, [r7, #14]
 800ebc4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ebc8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ebcc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ebd0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800ebd4:	b29b      	uxth	r3, r3
 800ebd6:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 800ebd8:	683b      	ldr	r3, [r7, #0]
 800ebda:	78db      	ldrb	r3, [r3, #3]
 800ebdc:	2b01      	cmp	r3, #1
 800ebde:	d06c      	beq.n	800ecba <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800ebe0:	687a      	ldr	r2, [r7, #4]
 800ebe2:	683b      	ldr	r3, [r7, #0]
 800ebe4:	781b      	ldrb	r3, [r3, #0]
 800ebe6:	009b      	lsls	r3, r3, #2
 800ebe8:	4413      	add	r3, r2
 800ebea:	881b      	ldrh	r3, [r3, #0]
 800ebec:	b29b      	uxth	r3, r3
 800ebee:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ebf2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ebf6:	81bb      	strh	r3, [r7, #12]
 800ebf8:	89bb      	ldrh	r3, [r7, #12]
 800ebfa:	f083 0320 	eor.w	r3, r3, #32
 800ebfe:	81bb      	strh	r3, [r7, #12]
 800ec00:	687a      	ldr	r2, [r7, #4]
 800ec02:	683b      	ldr	r3, [r7, #0]
 800ec04:	781b      	ldrb	r3, [r3, #0]
 800ec06:	009b      	lsls	r3, r3, #2
 800ec08:	441a      	add	r2, r3
 800ec0a:	89bb      	ldrh	r3, [r7, #12]
 800ec0c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ec10:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ec14:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ec18:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ec1c:	b29b      	uxth	r3, r3
 800ec1e:	8013      	strh	r3, [r2, #0]
 800ec20:	e04b      	b.n	800ecba <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800ec22:	687a      	ldr	r2, [r7, #4]
 800ec24:	683b      	ldr	r3, [r7, #0]
 800ec26:	781b      	ldrb	r3, [r3, #0]
 800ec28:	009b      	lsls	r3, r3, #2
 800ec2a:	4413      	add	r3, r2
 800ec2c:	881b      	ldrh	r3, [r3, #0]
 800ec2e:	82fb      	strh	r3, [r7, #22]
 800ec30:	8afb      	ldrh	r3, [r7, #22]
 800ec32:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ec36:	2b00      	cmp	r3, #0
 800ec38:	d01b      	beq.n	800ec72 <USB_EPClearStall+0xfc>
 800ec3a:	687a      	ldr	r2, [r7, #4]
 800ec3c:	683b      	ldr	r3, [r7, #0]
 800ec3e:	781b      	ldrb	r3, [r3, #0]
 800ec40:	009b      	lsls	r3, r3, #2
 800ec42:	4413      	add	r3, r2
 800ec44:	881b      	ldrh	r3, [r3, #0]
 800ec46:	b29b      	uxth	r3, r3
 800ec48:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ec4c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ec50:	82bb      	strh	r3, [r7, #20]
 800ec52:	687a      	ldr	r2, [r7, #4]
 800ec54:	683b      	ldr	r3, [r7, #0]
 800ec56:	781b      	ldrb	r3, [r3, #0]
 800ec58:	009b      	lsls	r3, r3, #2
 800ec5a:	441a      	add	r2, r3
 800ec5c:	8abb      	ldrh	r3, [r7, #20]
 800ec5e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ec62:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ec66:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800ec6a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ec6e:	b29b      	uxth	r3, r3
 800ec70:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800ec72:	687a      	ldr	r2, [r7, #4]
 800ec74:	683b      	ldr	r3, [r7, #0]
 800ec76:	781b      	ldrb	r3, [r3, #0]
 800ec78:	009b      	lsls	r3, r3, #2
 800ec7a:	4413      	add	r3, r2
 800ec7c:	881b      	ldrh	r3, [r3, #0]
 800ec7e:	b29b      	uxth	r3, r3
 800ec80:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800ec84:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ec88:	827b      	strh	r3, [r7, #18]
 800ec8a:	8a7b      	ldrh	r3, [r7, #18]
 800ec8c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800ec90:	827b      	strh	r3, [r7, #18]
 800ec92:	8a7b      	ldrh	r3, [r7, #18]
 800ec94:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800ec98:	827b      	strh	r3, [r7, #18]
 800ec9a:	687a      	ldr	r2, [r7, #4]
 800ec9c:	683b      	ldr	r3, [r7, #0]
 800ec9e:	781b      	ldrb	r3, [r3, #0]
 800eca0:	009b      	lsls	r3, r3, #2
 800eca2:	441a      	add	r2, r3
 800eca4:	8a7b      	ldrh	r3, [r7, #18]
 800eca6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ecaa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ecae:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ecb2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ecb6:	b29b      	uxth	r3, r3
 800ecb8:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800ecba:	2300      	movs	r3, #0
}
 800ecbc:	4618      	mov	r0, r3
 800ecbe:	371c      	adds	r7, #28
 800ecc0:	46bd      	mov	sp, r7
 800ecc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecc6:	4770      	bx	lr

0800ecc8 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800ecc8:	b480      	push	{r7}
 800ecca:	b083      	sub	sp, #12
 800eccc:	af00      	add	r7, sp, #0
 800ecce:	6078      	str	r0, [r7, #4]
 800ecd0:	460b      	mov	r3, r1
 800ecd2:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800ecd4:	78fb      	ldrb	r3, [r7, #3]
 800ecd6:	2b00      	cmp	r3, #0
 800ecd8:	d103      	bne.n	800ece2 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800ecda:	687b      	ldr	r3, [r7, #4]
 800ecdc:	2280      	movs	r2, #128	@ 0x80
 800ecde:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800ece2:	2300      	movs	r3, #0
}
 800ece4:	4618      	mov	r0, r3
 800ece6:	370c      	adds	r7, #12
 800ece8:	46bd      	mov	sp, r7
 800ecea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecee:	4770      	bx	lr

0800ecf0 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800ecf0:	b480      	push	{r7}
 800ecf2:	b083      	sub	sp, #12
 800ecf4:	af00      	add	r7, sp, #0
 800ecf6:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 800ecf8:	687b      	ldr	r3, [r7, #4]
 800ecfa:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800ecfe:	b29b      	uxth	r3, r3
 800ed00:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ed04:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ed08:	b29a      	uxth	r2, r3
 800ed0a:	687b      	ldr	r3, [r7, #4]
 800ed0c:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 800ed10:	2300      	movs	r3, #0
}
 800ed12:	4618      	mov	r0, r3
 800ed14:	370c      	adds	r7, #12
 800ed16:	46bd      	mov	sp, r7
 800ed18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed1c:	4770      	bx	lr

0800ed1e <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 800ed1e:	b480      	push	{r7}
 800ed20:	b085      	sub	sp, #20
 800ed22:	af00      	add	r7, sp, #0
 800ed24:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800ed26:	687b      	ldr	r3, [r7, #4]
 800ed28:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800ed2c:	b29b      	uxth	r3, r3
 800ed2e:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800ed30:	68fb      	ldr	r3, [r7, #12]
}
 800ed32:	4618      	mov	r0, r3
 800ed34:	3714      	adds	r7, #20
 800ed36:	46bd      	mov	sp, r7
 800ed38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed3c:	4770      	bx	lr

0800ed3e <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800ed3e:	b480      	push	{r7}
 800ed40:	b08b      	sub	sp, #44	@ 0x2c
 800ed42:	af00      	add	r7, sp, #0
 800ed44:	60f8      	str	r0, [r7, #12]
 800ed46:	60b9      	str	r1, [r7, #8]
 800ed48:	4611      	mov	r1, r2
 800ed4a:	461a      	mov	r2, r3
 800ed4c:	460b      	mov	r3, r1
 800ed4e:	80fb      	strh	r3, [r7, #6]
 800ed50:	4613      	mov	r3, r2
 800ed52:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800ed54:	88bb      	ldrh	r3, [r7, #4]
 800ed56:	3301      	adds	r3, #1
 800ed58:	085b      	lsrs	r3, r3, #1
 800ed5a:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800ed5c:	68fb      	ldr	r3, [r7, #12]
 800ed5e:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800ed60:	68bb      	ldr	r3, [r7, #8]
 800ed62:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800ed64:	88fa      	ldrh	r2, [r7, #6]
 800ed66:	697b      	ldr	r3, [r7, #20]
 800ed68:	4413      	add	r3, r2
 800ed6a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800ed6e:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800ed70:	69bb      	ldr	r3, [r7, #24]
 800ed72:	627b      	str	r3, [r7, #36]	@ 0x24
 800ed74:	e01c      	b.n	800edb0 <USB_WritePMA+0x72>
  {
    WrVal = pBuf[0];
 800ed76:	69fb      	ldr	r3, [r7, #28]
 800ed78:	781b      	ldrb	r3, [r3, #0]
 800ed7a:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 800ed7c:	69fb      	ldr	r3, [r7, #28]
 800ed7e:	3301      	adds	r3, #1
 800ed80:	781b      	ldrb	r3, [r3, #0]
 800ed82:	b21b      	sxth	r3, r3
 800ed84:	021b      	lsls	r3, r3, #8
 800ed86:	b21a      	sxth	r2, r3
 800ed88:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800ed8c:	4313      	orrs	r3, r2
 800ed8e:	b21b      	sxth	r3, r3
 800ed90:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 800ed92:	6a3b      	ldr	r3, [r7, #32]
 800ed94:	8a7a      	ldrh	r2, [r7, #18]
 800ed96:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800ed98:	6a3b      	ldr	r3, [r7, #32]
 800ed9a:	3302      	adds	r3, #2
 800ed9c:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 800ed9e:	69fb      	ldr	r3, [r7, #28]
 800eda0:	3301      	adds	r3, #1
 800eda2:	61fb      	str	r3, [r7, #28]
    pBuf++;
 800eda4:	69fb      	ldr	r3, [r7, #28]
 800eda6:	3301      	adds	r3, #1
 800eda8:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800edaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800edac:	3b01      	subs	r3, #1
 800edae:	627b      	str	r3, [r7, #36]	@ 0x24
 800edb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800edb2:	2b00      	cmp	r3, #0
 800edb4:	d1df      	bne.n	800ed76 <USB_WritePMA+0x38>
  }
}
 800edb6:	bf00      	nop
 800edb8:	bf00      	nop
 800edba:	372c      	adds	r7, #44	@ 0x2c
 800edbc:	46bd      	mov	sp, r7
 800edbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edc2:	4770      	bx	lr

0800edc4 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800edc4:	b480      	push	{r7}
 800edc6:	b08b      	sub	sp, #44	@ 0x2c
 800edc8:	af00      	add	r7, sp, #0
 800edca:	60f8      	str	r0, [r7, #12]
 800edcc:	60b9      	str	r1, [r7, #8]
 800edce:	4611      	mov	r1, r2
 800edd0:	461a      	mov	r2, r3
 800edd2:	460b      	mov	r3, r1
 800edd4:	80fb      	strh	r3, [r7, #6]
 800edd6:	4613      	mov	r3, r2
 800edd8:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800edda:	88bb      	ldrh	r3, [r7, #4]
 800eddc:	085b      	lsrs	r3, r3, #1
 800edde:	b29b      	uxth	r3, r3
 800ede0:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800ede2:	68fb      	ldr	r3, [r7, #12]
 800ede4:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800ede6:	68bb      	ldr	r3, [r7, #8]
 800ede8:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800edea:	88fa      	ldrh	r2, [r7, #6]
 800edec:	697b      	ldr	r3, [r7, #20]
 800edee:	4413      	add	r3, r2
 800edf0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800edf4:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800edf6:	69bb      	ldr	r3, [r7, #24]
 800edf8:	627b      	str	r3, [r7, #36]	@ 0x24
 800edfa:	e018      	b.n	800ee2e <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 800edfc:	6a3b      	ldr	r3, [r7, #32]
 800edfe:	881b      	ldrh	r3, [r3, #0]
 800ee00:	b29b      	uxth	r3, r3
 800ee02:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800ee04:	6a3b      	ldr	r3, [r7, #32]
 800ee06:	3302      	adds	r3, #2
 800ee08:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800ee0a:	693b      	ldr	r3, [r7, #16]
 800ee0c:	b2da      	uxtb	r2, r3
 800ee0e:	69fb      	ldr	r3, [r7, #28]
 800ee10:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800ee12:	69fb      	ldr	r3, [r7, #28]
 800ee14:	3301      	adds	r3, #1
 800ee16:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 800ee18:	693b      	ldr	r3, [r7, #16]
 800ee1a:	0a1b      	lsrs	r3, r3, #8
 800ee1c:	b2da      	uxtb	r2, r3
 800ee1e:	69fb      	ldr	r3, [r7, #28]
 800ee20:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800ee22:	69fb      	ldr	r3, [r7, #28]
 800ee24:	3301      	adds	r3, #1
 800ee26:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800ee28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee2a:	3b01      	subs	r3, #1
 800ee2c:	627b      	str	r3, [r7, #36]	@ 0x24
 800ee2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee30:	2b00      	cmp	r3, #0
 800ee32:	d1e3      	bne.n	800edfc <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800ee34:	88bb      	ldrh	r3, [r7, #4]
 800ee36:	f003 0301 	and.w	r3, r3, #1
 800ee3a:	b29b      	uxth	r3, r3
 800ee3c:	2b00      	cmp	r3, #0
 800ee3e:	d007      	beq.n	800ee50 <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 800ee40:	6a3b      	ldr	r3, [r7, #32]
 800ee42:	881b      	ldrh	r3, [r3, #0]
 800ee44:	b29b      	uxth	r3, r3
 800ee46:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800ee48:	693b      	ldr	r3, [r7, #16]
 800ee4a:	b2da      	uxtb	r2, r3
 800ee4c:	69fb      	ldr	r3, [r7, #28]
 800ee4e:	701a      	strb	r2, [r3, #0]
  }
}
 800ee50:	bf00      	nop
 800ee52:	372c      	adds	r7, #44	@ 0x2c
 800ee54:	46bd      	mov	sp, r7
 800ee56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee5a:	4770      	bx	lr

0800ee5c <MX_FATFS_Init>:
  * @brief  FatFs initialization
  * @param  None
  * @retval Initialization result
  */
int32_t MX_FATFS_Init(void)
{
 800ee5c:	b580      	push	{r7, lr}
 800ee5e:	af00      	add	r7, sp, #0
  /*## FatFS: Link the disk I/O driver(s)  ###########################*/

if (FATFS_LinkDriver(&USER_Driver, USERPath) != 0)
 800ee60:	4907      	ldr	r1, [pc, #28]	@ (800ee80 <MX_FATFS_Init+0x24>)
 800ee62:	4808      	ldr	r0, [pc, #32]	@ (800ee84 <MX_FATFS_Init+0x28>)
 800ee64:	f001 fcfa 	bl	801085c <FATFS_LinkDriver>
 800ee68:	4603      	mov	r3, r0
 800ee6a:	2b00      	cmp	r3, #0
 800ee6c:	d002      	beq.n	800ee74 <MX_FATFS_Init+0x18>
  /* USER CODE BEGIN FATFS_Init */
  {
    return APP_ERROR;
 800ee6e:	f04f 33ff 	mov.w	r3, #4294967295
 800ee72:	e003      	b.n	800ee7c <MX_FATFS_Init+0x20>
  }
  else
  {
    Appli_state = APPLICATION_INIT;
 800ee74:	4b04      	ldr	r3, [pc, #16]	@ (800ee88 <MX_FATFS_Init+0x2c>)
 800ee76:	2201      	movs	r2, #1
 800ee78:	701a      	strb	r2, [r3, #0]
    return APP_OK;
 800ee7a:	2300      	movs	r3, #0
  }
  /* USER CODE END FATFS_Init */
}
 800ee7c:	4618      	mov	r0, r3
 800ee7e:	bd80      	pop	{r7, pc}
 800ee80:	200022a0 	.word	0x200022a0
 800ee84:	20000014 	.word	0x20000014
 800ee88:	200022a4 	.word	0x200022a4

0800ee8c <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800ee8c:	b480      	push	{r7}
 800ee8e:	b083      	sub	sp, #12
 800ee90:	af00      	add	r7, sp, #0
 800ee92:	4603      	mov	r3, r0
 800ee94:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 800ee96:	4b06      	ldr	r3, [pc, #24]	@ (800eeb0 <USER_initialize+0x24>)
 800ee98:	2201      	movs	r2, #1
 800ee9a:	701a      	strb	r2, [r3, #0]
    return Stat;
 800ee9c:	4b04      	ldr	r3, [pc, #16]	@ (800eeb0 <USER_initialize+0x24>)
 800ee9e:	781b      	ldrb	r3, [r3, #0]
 800eea0:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 800eea2:	4618      	mov	r0, r3
 800eea4:	370c      	adds	r7, #12
 800eea6:	46bd      	mov	sp, r7
 800eea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eeac:	4770      	bx	lr
 800eeae:	bf00      	nop
 800eeb0:	20000010 	.word	0x20000010

0800eeb4 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800eeb4:	b480      	push	{r7}
 800eeb6:	b083      	sub	sp, #12
 800eeb8:	af00      	add	r7, sp, #0
 800eeba:	4603      	mov	r3, r0
 800eebc:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    Stat = STA_NOINIT;
 800eebe:	4b06      	ldr	r3, [pc, #24]	@ (800eed8 <USER_status+0x24>)
 800eec0:	2201      	movs	r2, #1
 800eec2:	701a      	strb	r2, [r3, #0]
    return Stat;
 800eec4:	4b04      	ldr	r3, [pc, #16]	@ (800eed8 <USER_status+0x24>)
 800eec6:	781b      	ldrb	r3, [r3, #0]
 800eec8:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 800eeca:	4618      	mov	r0, r3
 800eecc:	370c      	adds	r7, #12
 800eece:	46bd      	mov	sp, r7
 800eed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eed4:	4770      	bx	lr
 800eed6:	bf00      	nop
 800eed8:	20000010 	.word	0x20000010

0800eedc <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800eedc:	b480      	push	{r7}
 800eede:	b085      	sub	sp, #20
 800eee0:	af00      	add	r7, sp, #0
 800eee2:	60b9      	str	r1, [r7, #8]
 800eee4:	607a      	str	r2, [r7, #4]
 800eee6:	603b      	str	r3, [r7, #0]
 800eee8:	4603      	mov	r3, r0
 800eeea:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return RES_OK;
 800eeec:	2300      	movs	r3, #0
  /* USER CODE END READ */
}
 800eeee:	4618      	mov	r0, r3
 800eef0:	3714      	adds	r7, #20
 800eef2:	46bd      	mov	sp, r7
 800eef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eef8:	4770      	bx	lr

0800eefa <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800eefa:	b480      	push	{r7}
 800eefc:	b085      	sub	sp, #20
 800eefe:	af00      	add	r7, sp, #0
 800ef00:	60b9      	str	r1, [r7, #8]
 800ef02:	607a      	str	r2, [r7, #4]
 800ef04:	603b      	str	r3, [r7, #0]
 800ef06:	4603      	mov	r3, r0
 800ef08:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return RES_OK;
 800ef0a:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 800ef0c:	4618      	mov	r0, r3
 800ef0e:	3714      	adds	r7, #20
 800ef10:	46bd      	mov	sp, r7
 800ef12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef16:	4770      	bx	lr

0800ef18 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800ef18:	b480      	push	{r7}
 800ef1a:	b085      	sub	sp, #20
 800ef1c:	af00      	add	r7, sp, #0
 800ef1e:	4603      	mov	r3, r0
 800ef20:	603a      	str	r2, [r7, #0]
 800ef22:	71fb      	strb	r3, [r7, #7]
 800ef24:	460b      	mov	r3, r1
 800ef26:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
 800ef28:	2301      	movs	r3, #1
 800ef2a:	73fb      	strb	r3, [r7, #15]
    return res;
 800ef2c:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE END IOCTL */
}
 800ef2e:	4618      	mov	r0, r3
 800ef30:	3714      	adds	r7, #20
 800ef32:	46bd      	mov	sp, r7
 800ef34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef38:	4770      	bx	lr

0800ef3a <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ef3a:	b580      	push	{r7, lr}
 800ef3c:	b084      	sub	sp, #16
 800ef3e:	af00      	add	r7, sp, #0
 800ef40:	6078      	str	r0, [r7, #4]
 800ef42:	460b      	mov	r3, r1
 800ef44:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800ef46:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800ef4a:	f002 f957 	bl	80111fc <USBD_static_malloc>
 800ef4e:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800ef50:	68fb      	ldr	r3, [r7, #12]
 800ef52:	2b00      	cmp	r3, #0
 800ef54:	d105      	bne.n	800ef62 <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 800ef56:	687b      	ldr	r3, [r7, #4]
 800ef58:	2200      	movs	r2, #0
 800ef5a:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    return (uint8_t)USBD_EMEM;
 800ef5e:	2302      	movs	r3, #2
 800ef60:	e066      	b.n	800f030 <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 800ef62:	687b      	ldr	r3, [r7, #4]
 800ef64:	68fa      	ldr	r2, [r7, #12]
 800ef66:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ef6a:	687b      	ldr	r3, [r7, #4]
 800ef6c:	7c1b      	ldrb	r3, [r3, #16]
 800ef6e:	2b00      	cmp	r3, #0
 800ef70:	d119      	bne.n	800efa6 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800ef72:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800ef76:	2202      	movs	r2, #2
 800ef78:	2181      	movs	r1, #129	@ 0x81
 800ef7a:	6878      	ldr	r0, [r7, #4]
 800ef7c:	f001 ffe5 	bl	8010f4a <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800ef80:	687b      	ldr	r3, [r7, #4]
 800ef82:	2201      	movs	r2, #1
 800ef84:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800ef86:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800ef8a:	2202      	movs	r2, #2
 800ef8c:	2101      	movs	r1, #1
 800ef8e:	6878      	ldr	r0, [r7, #4]
 800ef90:	f001 ffdb 	bl	8010f4a <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800ef94:	687b      	ldr	r3, [r7, #4]
 800ef96:	2201      	movs	r2, #1
 800ef98:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800ef9c:	687b      	ldr	r3, [r7, #4]
 800ef9e:	2210      	movs	r2, #16
 800efa0:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
 800efa4:	e016      	b.n	800efd4 <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800efa6:	2340      	movs	r3, #64	@ 0x40
 800efa8:	2202      	movs	r2, #2
 800efaa:	2181      	movs	r1, #129	@ 0x81
 800efac:	6878      	ldr	r0, [r7, #4]
 800efae:	f001 ffcc 	bl	8010f4a <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800efb2:	687b      	ldr	r3, [r7, #4]
 800efb4:	2201      	movs	r2, #1
 800efb6:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800efb8:	2340      	movs	r3, #64	@ 0x40
 800efba:	2202      	movs	r2, #2
 800efbc:	2101      	movs	r1, #1
 800efbe:	6878      	ldr	r0, [r7, #4]
 800efc0:	f001 ffc3 	bl	8010f4a <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800efc4:	687b      	ldr	r3, [r7, #4]
 800efc6:	2201      	movs	r2, #1
 800efc8:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800efcc:	687b      	ldr	r3, [r7, #4]
 800efce:	2210      	movs	r2, #16
 800efd0:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800efd4:	2308      	movs	r3, #8
 800efd6:	2203      	movs	r2, #3
 800efd8:	2182      	movs	r1, #130	@ 0x82
 800efda:	6878      	ldr	r0, [r7, #4]
 800efdc:	f001 ffb5 	bl	8010f4a <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800efe0:	687b      	ldr	r3, [r7, #4]
 800efe2:	2201      	movs	r2, #1
 800efe4:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800efe8:	687b      	ldr	r3, [r7, #4]
 800efea:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800efee:	681b      	ldr	r3, [r3, #0]
 800eff0:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800eff2:	68fb      	ldr	r3, [r7, #12]
 800eff4:	2200      	movs	r2, #0
 800eff6:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800effa:	68fb      	ldr	r3, [r7, #12]
 800effc:	2200      	movs	r2, #0
 800effe:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f002:	687b      	ldr	r3, [r7, #4]
 800f004:	7c1b      	ldrb	r3, [r3, #16]
 800f006:	2b00      	cmp	r3, #0
 800f008:	d109      	bne.n	800f01e <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800f00a:	68fb      	ldr	r3, [r7, #12]
 800f00c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800f010:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800f014:	2101      	movs	r1, #1
 800f016:	6878      	ldr	r0, [r7, #4]
 800f018:	f002 f886 	bl	8011128 <USBD_LL_PrepareReceive>
 800f01c:	e007      	b.n	800f02e <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800f01e:	68fb      	ldr	r3, [r7, #12]
 800f020:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800f024:	2340      	movs	r3, #64	@ 0x40
 800f026:	2101      	movs	r1, #1
 800f028:	6878      	ldr	r0, [r7, #4]
 800f02a:	f002 f87d 	bl	8011128 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800f02e:	2300      	movs	r3, #0
}
 800f030:	4618      	mov	r0, r3
 800f032:	3710      	adds	r7, #16
 800f034:	46bd      	mov	sp, r7
 800f036:	bd80      	pop	{r7, pc}

0800f038 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800f038:	b580      	push	{r7, lr}
 800f03a:	b082      	sub	sp, #8
 800f03c:	af00      	add	r7, sp, #0
 800f03e:	6078      	str	r0, [r7, #4]
 800f040:	460b      	mov	r3, r1
 800f042:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800f044:	2181      	movs	r1, #129	@ 0x81
 800f046:	6878      	ldr	r0, [r7, #4]
 800f048:	f001 ffa5 	bl	8010f96 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800f04c:	687b      	ldr	r3, [r7, #4]
 800f04e:	2200      	movs	r2, #0
 800f050:	871a      	strh	r2, [r3, #56]	@ 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800f052:	2101      	movs	r1, #1
 800f054:	6878      	ldr	r0, [r7, #4]
 800f056:	f001 ff9e 	bl	8010f96 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800f05a:	687b      	ldr	r3, [r7, #4]
 800f05c:	2200      	movs	r2, #0
 800f05e:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800f062:	2182      	movs	r1, #130	@ 0x82
 800f064:	6878      	ldr	r0, [r7, #4]
 800f066:	f001 ff96 	bl	8010f96 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800f06a:	687b      	ldr	r3, [r7, #4]
 800f06c:	2200      	movs	r2, #0
 800f06e:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800f072:	687b      	ldr	r3, [r7, #4]
 800f074:	2200      	movs	r2, #0
 800f076:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800f07a:	687b      	ldr	r3, [r7, #4]
 800f07c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800f080:	2b00      	cmp	r3, #0
 800f082:	d00e      	beq.n	800f0a2 <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800f084:	687b      	ldr	r3, [r7, #4]
 800f086:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800f08a:	685b      	ldr	r3, [r3, #4]
 800f08c:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800f08e:	687b      	ldr	r3, [r7, #4]
 800f090:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800f094:	4618      	mov	r0, r3
 800f096:	f002 f8bf 	bl	8011218 <USBD_static_free>
    pdev->pClassData = NULL;
 800f09a:	687b      	ldr	r3, [r7, #4]
 800f09c:	2200      	movs	r2, #0
 800f09e:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800f0a2:	2300      	movs	r3, #0
}
 800f0a4:	4618      	mov	r0, r3
 800f0a6:	3708      	adds	r7, #8
 800f0a8:	46bd      	mov	sp, r7
 800f0aa:	bd80      	pop	{r7, pc}

0800f0ac <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800f0ac:	b580      	push	{r7, lr}
 800f0ae:	b086      	sub	sp, #24
 800f0b0:	af00      	add	r7, sp, #0
 800f0b2:	6078      	str	r0, [r7, #4]
 800f0b4:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800f0b6:	687b      	ldr	r3, [r7, #4]
 800f0b8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800f0bc:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800f0be:	2300      	movs	r3, #0
 800f0c0:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800f0c2:	2300      	movs	r3, #0
 800f0c4:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800f0c6:	2300      	movs	r3, #0
 800f0c8:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800f0ca:	693b      	ldr	r3, [r7, #16]
 800f0cc:	2b00      	cmp	r3, #0
 800f0ce:	d101      	bne.n	800f0d4 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 800f0d0:	2303      	movs	r3, #3
 800f0d2:	e0af      	b.n	800f234 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800f0d4:	683b      	ldr	r3, [r7, #0]
 800f0d6:	781b      	ldrb	r3, [r3, #0]
 800f0d8:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800f0dc:	2b00      	cmp	r3, #0
 800f0de:	d03f      	beq.n	800f160 <USBD_CDC_Setup+0xb4>
 800f0e0:	2b20      	cmp	r3, #32
 800f0e2:	f040 809f 	bne.w	800f224 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800f0e6:	683b      	ldr	r3, [r7, #0]
 800f0e8:	88db      	ldrh	r3, [r3, #6]
 800f0ea:	2b00      	cmp	r3, #0
 800f0ec:	d02e      	beq.n	800f14c <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800f0ee:	683b      	ldr	r3, [r7, #0]
 800f0f0:	781b      	ldrb	r3, [r3, #0]
 800f0f2:	b25b      	sxtb	r3, r3
 800f0f4:	2b00      	cmp	r3, #0
 800f0f6:	da16      	bge.n	800f126 <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800f0f8:	687b      	ldr	r3, [r7, #4]
 800f0fa:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800f0fe:	689b      	ldr	r3, [r3, #8]
 800f100:	683a      	ldr	r2, [r7, #0]
 800f102:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 800f104:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800f106:	683a      	ldr	r2, [r7, #0]
 800f108:	88d2      	ldrh	r2, [r2, #6]
 800f10a:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800f10c:	683b      	ldr	r3, [r7, #0]
 800f10e:	88db      	ldrh	r3, [r3, #6]
 800f110:	2b07      	cmp	r3, #7
 800f112:	bf28      	it	cs
 800f114:	2307      	movcs	r3, #7
 800f116:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800f118:	693b      	ldr	r3, [r7, #16]
 800f11a:	89fa      	ldrh	r2, [r7, #14]
 800f11c:	4619      	mov	r1, r3
 800f11e:	6878      	ldr	r0, [r7, #4]
 800f120:	f001 facf 	bl	80106c2 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 800f124:	e085      	b.n	800f232 <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 800f126:	683b      	ldr	r3, [r7, #0]
 800f128:	785a      	ldrb	r2, [r3, #1]
 800f12a:	693b      	ldr	r3, [r7, #16]
 800f12c:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800f130:	683b      	ldr	r3, [r7, #0]
 800f132:	88db      	ldrh	r3, [r3, #6]
 800f134:	b2da      	uxtb	r2, r3
 800f136:	693b      	ldr	r3, [r7, #16]
 800f138:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800f13c:	6939      	ldr	r1, [r7, #16]
 800f13e:	683b      	ldr	r3, [r7, #0]
 800f140:	88db      	ldrh	r3, [r3, #6]
 800f142:	461a      	mov	r2, r3
 800f144:	6878      	ldr	r0, [r7, #4]
 800f146:	f001 fae8 	bl	801071a <USBD_CtlPrepareRx>
      break;
 800f14a:	e072      	b.n	800f232 <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800f14c:	687b      	ldr	r3, [r7, #4]
 800f14e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800f152:	689b      	ldr	r3, [r3, #8]
 800f154:	683a      	ldr	r2, [r7, #0]
 800f156:	7850      	ldrb	r0, [r2, #1]
 800f158:	2200      	movs	r2, #0
 800f15a:	6839      	ldr	r1, [r7, #0]
 800f15c:	4798      	blx	r3
      break;
 800f15e:	e068      	b.n	800f232 <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800f160:	683b      	ldr	r3, [r7, #0]
 800f162:	785b      	ldrb	r3, [r3, #1]
 800f164:	2b0b      	cmp	r3, #11
 800f166:	d852      	bhi.n	800f20e <USBD_CDC_Setup+0x162>
 800f168:	a201      	add	r2, pc, #4	@ (adr r2, 800f170 <USBD_CDC_Setup+0xc4>)
 800f16a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f16e:	bf00      	nop
 800f170:	0800f1a1 	.word	0x0800f1a1
 800f174:	0800f21d 	.word	0x0800f21d
 800f178:	0800f20f 	.word	0x0800f20f
 800f17c:	0800f20f 	.word	0x0800f20f
 800f180:	0800f20f 	.word	0x0800f20f
 800f184:	0800f20f 	.word	0x0800f20f
 800f188:	0800f20f 	.word	0x0800f20f
 800f18c:	0800f20f 	.word	0x0800f20f
 800f190:	0800f20f 	.word	0x0800f20f
 800f194:	0800f20f 	.word	0x0800f20f
 800f198:	0800f1cb 	.word	0x0800f1cb
 800f19c:	0800f1f5 	.word	0x0800f1f5
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f1a0:	687b      	ldr	r3, [r7, #4]
 800f1a2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f1a6:	b2db      	uxtb	r3, r3
 800f1a8:	2b03      	cmp	r3, #3
 800f1aa:	d107      	bne.n	800f1bc <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800f1ac:	f107 030a 	add.w	r3, r7, #10
 800f1b0:	2202      	movs	r2, #2
 800f1b2:	4619      	mov	r1, r3
 800f1b4:	6878      	ldr	r0, [r7, #4]
 800f1b6:	f001 fa84 	bl	80106c2 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800f1ba:	e032      	b.n	800f222 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800f1bc:	6839      	ldr	r1, [r7, #0]
 800f1be:	6878      	ldr	r0, [r7, #4]
 800f1c0:	f001 fa0e 	bl	80105e0 <USBD_CtlError>
            ret = USBD_FAIL;
 800f1c4:	2303      	movs	r3, #3
 800f1c6:	75fb      	strb	r3, [r7, #23]
          break;
 800f1c8:	e02b      	b.n	800f222 <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f1ca:	687b      	ldr	r3, [r7, #4]
 800f1cc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f1d0:	b2db      	uxtb	r3, r3
 800f1d2:	2b03      	cmp	r3, #3
 800f1d4:	d107      	bne.n	800f1e6 <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800f1d6:	f107 030d 	add.w	r3, r7, #13
 800f1da:	2201      	movs	r2, #1
 800f1dc:	4619      	mov	r1, r3
 800f1de:	6878      	ldr	r0, [r7, #4]
 800f1e0:	f001 fa6f 	bl	80106c2 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800f1e4:	e01d      	b.n	800f222 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800f1e6:	6839      	ldr	r1, [r7, #0]
 800f1e8:	6878      	ldr	r0, [r7, #4]
 800f1ea:	f001 f9f9 	bl	80105e0 <USBD_CtlError>
            ret = USBD_FAIL;
 800f1ee:	2303      	movs	r3, #3
 800f1f0:	75fb      	strb	r3, [r7, #23]
          break;
 800f1f2:	e016      	b.n	800f222 <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800f1f4:	687b      	ldr	r3, [r7, #4]
 800f1f6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f1fa:	b2db      	uxtb	r3, r3
 800f1fc:	2b03      	cmp	r3, #3
 800f1fe:	d00f      	beq.n	800f220 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 800f200:	6839      	ldr	r1, [r7, #0]
 800f202:	6878      	ldr	r0, [r7, #4]
 800f204:	f001 f9ec 	bl	80105e0 <USBD_CtlError>
            ret = USBD_FAIL;
 800f208:	2303      	movs	r3, #3
 800f20a:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800f20c:	e008      	b.n	800f220 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800f20e:	6839      	ldr	r1, [r7, #0]
 800f210:	6878      	ldr	r0, [r7, #4]
 800f212:	f001 f9e5 	bl	80105e0 <USBD_CtlError>
          ret = USBD_FAIL;
 800f216:	2303      	movs	r3, #3
 800f218:	75fb      	strb	r3, [r7, #23]
          break;
 800f21a:	e002      	b.n	800f222 <USBD_CDC_Setup+0x176>
          break;
 800f21c:	bf00      	nop
 800f21e:	e008      	b.n	800f232 <USBD_CDC_Setup+0x186>
          break;
 800f220:	bf00      	nop
      }
      break;
 800f222:	e006      	b.n	800f232 <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 800f224:	6839      	ldr	r1, [r7, #0]
 800f226:	6878      	ldr	r0, [r7, #4]
 800f228:	f001 f9da 	bl	80105e0 <USBD_CtlError>
      ret = USBD_FAIL;
 800f22c:	2303      	movs	r3, #3
 800f22e:	75fb      	strb	r3, [r7, #23]
      break;
 800f230:	bf00      	nop
  }

  return (uint8_t)ret;
 800f232:	7dfb      	ldrb	r3, [r7, #23]
}
 800f234:	4618      	mov	r0, r3
 800f236:	3718      	adds	r7, #24
 800f238:	46bd      	mov	sp, r7
 800f23a:	bd80      	pop	{r7, pc}

0800f23c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800f23c:	b580      	push	{r7, lr}
 800f23e:	b084      	sub	sp, #16
 800f240:	af00      	add	r7, sp, #0
 800f242:	6078      	str	r0, [r7, #4]
 800f244:	460b      	mov	r3, r1
 800f246:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800f248:	687b      	ldr	r3, [r7, #4]
 800f24a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800f24e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800f250:	687b      	ldr	r3, [r7, #4]
 800f252:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800f256:	2b00      	cmp	r3, #0
 800f258:	d101      	bne.n	800f25e <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800f25a:	2303      	movs	r3, #3
 800f25c:	e04f      	b.n	800f2fe <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800f25e:	687b      	ldr	r3, [r7, #4]
 800f260:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800f264:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800f266:	78fa      	ldrb	r2, [r7, #3]
 800f268:	6879      	ldr	r1, [r7, #4]
 800f26a:	4613      	mov	r3, r2
 800f26c:	009b      	lsls	r3, r3, #2
 800f26e:	4413      	add	r3, r2
 800f270:	009b      	lsls	r3, r3, #2
 800f272:	440b      	add	r3, r1
 800f274:	3318      	adds	r3, #24
 800f276:	681b      	ldr	r3, [r3, #0]
 800f278:	2b00      	cmp	r3, #0
 800f27a:	d029      	beq.n	800f2d0 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800f27c:	78fa      	ldrb	r2, [r7, #3]
 800f27e:	6879      	ldr	r1, [r7, #4]
 800f280:	4613      	mov	r3, r2
 800f282:	009b      	lsls	r3, r3, #2
 800f284:	4413      	add	r3, r2
 800f286:	009b      	lsls	r3, r3, #2
 800f288:	440b      	add	r3, r1
 800f28a:	3318      	adds	r3, #24
 800f28c:	681a      	ldr	r2, [r3, #0]
 800f28e:	78f9      	ldrb	r1, [r7, #3]
 800f290:	68f8      	ldr	r0, [r7, #12]
 800f292:	460b      	mov	r3, r1
 800f294:	009b      	lsls	r3, r3, #2
 800f296:	440b      	add	r3, r1
 800f298:	00db      	lsls	r3, r3, #3
 800f29a:	4403      	add	r3, r0
 800f29c:	3320      	adds	r3, #32
 800f29e:	681b      	ldr	r3, [r3, #0]
 800f2a0:	fbb2 f1f3 	udiv	r1, r2, r3
 800f2a4:	fb01 f303 	mul.w	r3, r1, r3
 800f2a8:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800f2aa:	2b00      	cmp	r3, #0
 800f2ac:	d110      	bne.n	800f2d0 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800f2ae:	78fa      	ldrb	r2, [r7, #3]
 800f2b0:	6879      	ldr	r1, [r7, #4]
 800f2b2:	4613      	mov	r3, r2
 800f2b4:	009b      	lsls	r3, r3, #2
 800f2b6:	4413      	add	r3, r2
 800f2b8:	009b      	lsls	r3, r3, #2
 800f2ba:	440b      	add	r3, r1
 800f2bc:	3318      	adds	r3, #24
 800f2be:	2200      	movs	r2, #0
 800f2c0:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800f2c2:	78f9      	ldrb	r1, [r7, #3]
 800f2c4:	2300      	movs	r3, #0
 800f2c6:	2200      	movs	r2, #0
 800f2c8:	6878      	ldr	r0, [r7, #4]
 800f2ca:	f001 ff0c 	bl	80110e6 <USBD_LL_Transmit>
 800f2ce:	e015      	b.n	800f2fc <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 800f2d0:	68bb      	ldr	r3, [r7, #8]
 800f2d2:	2200      	movs	r2, #0
 800f2d4:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800f2d8:	687b      	ldr	r3, [r7, #4]
 800f2da:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800f2de:	691b      	ldr	r3, [r3, #16]
 800f2e0:	2b00      	cmp	r3, #0
 800f2e2:	d00b      	beq.n	800f2fc <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800f2e4:	687b      	ldr	r3, [r7, #4]
 800f2e6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800f2ea:	691b      	ldr	r3, [r3, #16]
 800f2ec:	68ba      	ldr	r2, [r7, #8]
 800f2ee:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800f2f2:	68ba      	ldr	r2, [r7, #8]
 800f2f4:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800f2f8:	78fa      	ldrb	r2, [r7, #3]
 800f2fa:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800f2fc:	2300      	movs	r3, #0
}
 800f2fe:	4618      	mov	r0, r3
 800f300:	3710      	adds	r7, #16
 800f302:	46bd      	mov	sp, r7
 800f304:	bd80      	pop	{r7, pc}

0800f306 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800f306:	b580      	push	{r7, lr}
 800f308:	b084      	sub	sp, #16
 800f30a:	af00      	add	r7, sp, #0
 800f30c:	6078      	str	r0, [r7, #4]
 800f30e:	460b      	mov	r3, r1
 800f310:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800f312:	687b      	ldr	r3, [r7, #4]
 800f314:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800f318:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800f31a:	687b      	ldr	r3, [r7, #4]
 800f31c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800f320:	2b00      	cmp	r3, #0
 800f322:	d101      	bne.n	800f328 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800f324:	2303      	movs	r3, #3
 800f326:	e015      	b.n	800f354 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800f328:	78fb      	ldrb	r3, [r7, #3]
 800f32a:	4619      	mov	r1, r3
 800f32c:	6878      	ldr	r0, [r7, #4]
 800f32e:	f001 ff1c 	bl	801116a <USBD_LL_GetRxDataSize>
 800f332:	4602      	mov	r2, r0
 800f334:	68fb      	ldr	r3, [r7, #12]
 800f336:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800f33a:	687b      	ldr	r3, [r7, #4]
 800f33c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800f340:	68db      	ldr	r3, [r3, #12]
 800f342:	68fa      	ldr	r2, [r7, #12]
 800f344:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800f348:	68fa      	ldr	r2, [r7, #12]
 800f34a:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800f34e:	4611      	mov	r1, r2
 800f350:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800f352:	2300      	movs	r3, #0
}
 800f354:	4618      	mov	r0, r3
 800f356:	3710      	adds	r7, #16
 800f358:	46bd      	mov	sp, r7
 800f35a:	bd80      	pop	{r7, pc}

0800f35c <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800f35c:	b580      	push	{r7, lr}
 800f35e:	b084      	sub	sp, #16
 800f360:	af00      	add	r7, sp, #0
 800f362:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800f364:	687b      	ldr	r3, [r7, #4]
 800f366:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800f36a:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800f36c:	68fb      	ldr	r3, [r7, #12]
 800f36e:	2b00      	cmp	r3, #0
 800f370:	d101      	bne.n	800f376 <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 800f372:	2303      	movs	r3, #3
 800f374:	e01a      	b.n	800f3ac <USBD_CDC_EP0_RxReady+0x50>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800f376:	687b      	ldr	r3, [r7, #4]
 800f378:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800f37c:	2b00      	cmp	r3, #0
 800f37e:	d014      	beq.n	800f3aa <USBD_CDC_EP0_RxReady+0x4e>
 800f380:	68fb      	ldr	r3, [r7, #12]
 800f382:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800f386:	2bff      	cmp	r3, #255	@ 0xff
 800f388:	d00f      	beq.n	800f3aa <USBD_CDC_EP0_RxReady+0x4e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800f38a:	687b      	ldr	r3, [r7, #4]
 800f38c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800f390:	689b      	ldr	r3, [r3, #8]
 800f392:	68fa      	ldr	r2, [r7, #12]
 800f394:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)hcdc->data,
 800f398:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800f39a:	68fa      	ldr	r2, [r7, #12]
 800f39c:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800f3a0:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800f3a2:	68fb      	ldr	r3, [r7, #12]
 800f3a4:	22ff      	movs	r2, #255	@ 0xff
 800f3a6:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800f3aa:	2300      	movs	r3, #0
}
 800f3ac:	4618      	mov	r0, r3
 800f3ae:	3710      	adds	r7, #16
 800f3b0:	46bd      	mov	sp, r7
 800f3b2:	bd80      	pop	{r7, pc}

0800f3b4 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800f3b4:	b480      	push	{r7}
 800f3b6:	b083      	sub	sp, #12
 800f3b8:	af00      	add	r7, sp, #0
 800f3ba:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800f3bc:	687b      	ldr	r3, [r7, #4]
 800f3be:	2243      	movs	r2, #67	@ 0x43
 800f3c0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800f3c2:	4b03      	ldr	r3, [pc, #12]	@ (800f3d0 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800f3c4:	4618      	mov	r0, r3
 800f3c6:	370c      	adds	r7, #12
 800f3c8:	46bd      	mov	sp, r7
 800f3ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3ce:	4770      	bx	lr
 800f3d0:	200000b0 	.word	0x200000b0

0800f3d4 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800f3d4:	b480      	push	{r7}
 800f3d6:	b083      	sub	sp, #12
 800f3d8:	af00      	add	r7, sp, #0
 800f3da:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800f3dc:	687b      	ldr	r3, [r7, #4]
 800f3de:	2243      	movs	r2, #67	@ 0x43
 800f3e0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800f3e2:	4b03      	ldr	r3, [pc, #12]	@ (800f3f0 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800f3e4:	4618      	mov	r0, r3
 800f3e6:	370c      	adds	r7, #12
 800f3e8:	46bd      	mov	sp, r7
 800f3ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3ee:	4770      	bx	lr
 800f3f0:	2000006c 	.word	0x2000006c

0800f3f4 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800f3f4:	b480      	push	{r7}
 800f3f6:	b083      	sub	sp, #12
 800f3f8:	af00      	add	r7, sp, #0
 800f3fa:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800f3fc:	687b      	ldr	r3, [r7, #4]
 800f3fe:	2243      	movs	r2, #67	@ 0x43
 800f400:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800f402:	4b03      	ldr	r3, [pc, #12]	@ (800f410 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800f404:	4618      	mov	r0, r3
 800f406:	370c      	adds	r7, #12
 800f408:	46bd      	mov	sp, r7
 800f40a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f40e:	4770      	bx	lr
 800f410:	200000f4 	.word	0x200000f4

0800f414 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800f414:	b480      	push	{r7}
 800f416:	b083      	sub	sp, #12
 800f418:	af00      	add	r7, sp, #0
 800f41a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800f41c:	687b      	ldr	r3, [r7, #4]
 800f41e:	220a      	movs	r2, #10
 800f420:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800f422:	4b03      	ldr	r3, [pc, #12]	@ (800f430 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800f424:	4618      	mov	r0, r3
 800f426:	370c      	adds	r7, #12
 800f428:	46bd      	mov	sp, r7
 800f42a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f42e:	4770      	bx	lr
 800f430:	20000028 	.word	0x20000028

0800f434 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800f434:	b480      	push	{r7}
 800f436:	b083      	sub	sp, #12
 800f438:	af00      	add	r7, sp, #0
 800f43a:	6078      	str	r0, [r7, #4]
 800f43c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800f43e:	683b      	ldr	r3, [r7, #0]
 800f440:	2b00      	cmp	r3, #0
 800f442:	d101      	bne.n	800f448 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800f444:	2303      	movs	r3, #3
 800f446:	e004      	b.n	800f452 <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 800f448:	687b      	ldr	r3, [r7, #4]
 800f44a:	683a      	ldr	r2, [r7, #0]
 800f44c:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  return (uint8_t)USBD_OK;
 800f450:	2300      	movs	r3, #0
}
 800f452:	4618      	mov	r0, r3
 800f454:	370c      	adds	r7, #12
 800f456:	46bd      	mov	sp, r7
 800f458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f45c:	4770      	bx	lr

0800f45e <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800f45e:	b480      	push	{r7}
 800f460:	b087      	sub	sp, #28
 800f462:	af00      	add	r7, sp, #0
 800f464:	60f8      	str	r0, [r7, #12]
 800f466:	60b9      	str	r1, [r7, #8]
 800f468:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800f46a:	68fb      	ldr	r3, [r7, #12]
 800f46c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800f470:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800f472:	697b      	ldr	r3, [r7, #20]
 800f474:	2b00      	cmp	r3, #0
 800f476:	d101      	bne.n	800f47c <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800f478:	2303      	movs	r3, #3
 800f47a:	e008      	b.n	800f48e <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 800f47c:	697b      	ldr	r3, [r7, #20]
 800f47e:	68ba      	ldr	r2, [r7, #8]
 800f480:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800f484:	697b      	ldr	r3, [r7, #20]
 800f486:	687a      	ldr	r2, [r7, #4]
 800f488:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800f48c:	2300      	movs	r3, #0
}
 800f48e:	4618      	mov	r0, r3
 800f490:	371c      	adds	r7, #28
 800f492:	46bd      	mov	sp, r7
 800f494:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f498:	4770      	bx	lr

0800f49a <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800f49a:	b480      	push	{r7}
 800f49c:	b085      	sub	sp, #20
 800f49e:	af00      	add	r7, sp, #0
 800f4a0:	6078      	str	r0, [r7, #4]
 800f4a2:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800f4a4:	687b      	ldr	r3, [r7, #4]
 800f4a6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800f4aa:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800f4ac:	68fb      	ldr	r3, [r7, #12]
 800f4ae:	2b00      	cmp	r3, #0
 800f4b0:	d101      	bne.n	800f4b6 <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 800f4b2:	2303      	movs	r3, #3
 800f4b4:	e004      	b.n	800f4c0 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 800f4b6:	68fb      	ldr	r3, [r7, #12]
 800f4b8:	683a      	ldr	r2, [r7, #0]
 800f4ba:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800f4be:	2300      	movs	r3, #0
}
 800f4c0:	4618      	mov	r0, r3
 800f4c2:	3714      	adds	r7, #20
 800f4c4:	46bd      	mov	sp, r7
 800f4c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4ca:	4770      	bx	lr

0800f4cc <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800f4cc:	b580      	push	{r7, lr}
 800f4ce:	b084      	sub	sp, #16
 800f4d0:	af00      	add	r7, sp, #0
 800f4d2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800f4d4:	687b      	ldr	r3, [r7, #4]
 800f4d6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800f4da:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 800f4dc:	2301      	movs	r3, #1
 800f4de:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 800f4e0:	687b      	ldr	r3, [r7, #4]
 800f4e2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800f4e6:	2b00      	cmp	r3, #0
 800f4e8:	d101      	bne.n	800f4ee <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800f4ea:	2303      	movs	r3, #3
 800f4ec:	e01a      	b.n	800f524 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 800f4ee:	68bb      	ldr	r3, [r7, #8]
 800f4f0:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800f4f4:	2b00      	cmp	r3, #0
 800f4f6:	d114      	bne.n	800f522 <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800f4f8:	68bb      	ldr	r3, [r7, #8]
 800f4fa:	2201      	movs	r2, #1
 800f4fc:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800f500:	68bb      	ldr	r3, [r7, #8]
 800f502:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 800f506:	687b      	ldr	r3, [r7, #4]
 800f508:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800f50a:	68bb      	ldr	r3, [r7, #8]
 800f50c:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800f510:	68bb      	ldr	r3, [r7, #8]
 800f512:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800f516:	2181      	movs	r1, #129	@ 0x81
 800f518:	6878      	ldr	r0, [r7, #4]
 800f51a:	f001 fde4 	bl	80110e6 <USBD_LL_Transmit>

    ret = USBD_OK;
 800f51e:	2300      	movs	r3, #0
 800f520:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800f522:	7bfb      	ldrb	r3, [r7, #15]
}
 800f524:	4618      	mov	r0, r3
 800f526:	3710      	adds	r7, #16
 800f528:	46bd      	mov	sp, r7
 800f52a:	bd80      	pop	{r7, pc}

0800f52c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800f52c:	b580      	push	{r7, lr}
 800f52e:	b084      	sub	sp, #16
 800f530:	af00      	add	r7, sp, #0
 800f532:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800f534:	687b      	ldr	r3, [r7, #4]
 800f536:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800f53a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800f53c:	687b      	ldr	r3, [r7, #4]
 800f53e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800f542:	2b00      	cmp	r3, #0
 800f544:	d101      	bne.n	800f54a <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800f546:	2303      	movs	r3, #3
 800f548:	e016      	b.n	800f578 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f54a:	687b      	ldr	r3, [r7, #4]
 800f54c:	7c1b      	ldrb	r3, [r3, #16]
 800f54e:	2b00      	cmp	r3, #0
 800f550:	d109      	bne.n	800f566 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800f552:	68fb      	ldr	r3, [r7, #12]
 800f554:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800f558:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800f55c:	2101      	movs	r1, #1
 800f55e:	6878      	ldr	r0, [r7, #4]
 800f560:	f001 fde2 	bl	8011128 <USBD_LL_PrepareReceive>
 800f564:	e007      	b.n	800f576 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800f566:	68fb      	ldr	r3, [r7, #12]
 800f568:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800f56c:	2340      	movs	r3, #64	@ 0x40
 800f56e:	2101      	movs	r1, #1
 800f570:	6878      	ldr	r0, [r7, #4]
 800f572:	f001 fdd9 	bl	8011128 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800f576:	2300      	movs	r3, #0
}
 800f578:	4618      	mov	r0, r3
 800f57a:	3710      	adds	r7, #16
 800f57c:	46bd      	mov	sp, r7
 800f57e:	bd80      	pop	{r7, pc}

0800f580 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800f580:	b580      	push	{r7, lr}
 800f582:	b086      	sub	sp, #24
 800f584:	af00      	add	r7, sp, #0
 800f586:	60f8      	str	r0, [r7, #12]
 800f588:	60b9      	str	r1, [r7, #8]
 800f58a:	4613      	mov	r3, r2
 800f58c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800f58e:	68fb      	ldr	r3, [r7, #12]
 800f590:	2b00      	cmp	r3, #0
 800f592:	d101      	bne.n	800f598 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800f594:	2303      	movs	r3, #3
 800f596:	e01f      	b.n	800f5d8 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 800f598:	68fb      	ldr	r3, [r7, #12]
 800f59a:	2200      	movs	r2, #0
 800f59c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData = NULL;
 800f5a0:	68fb      	ldr	r3, [r7, #12]
 800f5a2:	2200      	movs	r2, #0
 800f5a4:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0
  pdev->pConfDesc = NULL;
 800f5a8:	68fb      	ldr	r3, [r7, #12]
 800f5aa:	2200      	movs	r2, #0
 800f5ac:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800f5b0:	68bb      	ldr	r3, [r7, #8]
 800f5b2:	2b00      	cmp	r3, #0
 800f5b4:	d003      	beq.n	800f5be <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800f5b6:	68fb      	ldr	r3, [r7, #12]
 800f5b8:	68ba      	ldr	r2, [r7, #8]
 800f5ba:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800f5be:	68fb      	ldr	r3, [r7, #12]
 800f5c0:	2201      	movs	r2, #1
 800f5c2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800f5c6:	68fb      	ldr	r3, [r7, #12]
 800f5c8:	79fa      	ldrb	r2, [r7, #7]
 800f5ca:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800f5cc:	68f8      	ldr	r0, [r7, #12]
 800f5ce:	f001 fc41 	bl	8010e54 <USBD_LL_Init>
 800f5d2:	4603      	mov	r3, r0
 800f5d4:	75fb      	strb	r3, [r7, #23]

  return ret;
 800f5d6:	7dfb      	ldrb	r3, [r7, #23]
}
 800f5d8:	4618      	mov	r0, r3
 800f5da:	3718      	adds	r7, #24
 800f5dc:	46bd      	mov	sp, r7
 800f5de:	bd80      	pop	{r7, pc}

0800f5e0 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800f5e0:	b580      	push	{r7, lr}
 800f5e2:	b084      	sub	sp, #16
 800f5e4:	af00      	add	r7, sp, #0
 800f5e6:	6078      	str	r0, [r7, #4]
 800f5e8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800f5ea:	2300      	movs	r3, #0
 800f5ec:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800f5ee:	683b      	ldr	r3, [r7, #0]
 800f5f0:	2b00      	cmp	r3, #0
 800f5f2:	d101      	bne.n	800f5f8 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800f5f4:	2303      	movs	r3, #3
 800f5f6:	e016      	b.n	800f626 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800f5f8:	687b      	ldr	r3, [r7, #4]
 800f5fa:	683a      	ldr	r2, [r7, #0]
 800f5fc:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800f600:	687b      	ldr	r3, [r7, #4]
 800f602:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f606:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f608:	2b00      	cmp	r3, #0
 800f60a:	d00b      	beq.n	800f624 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800f60c:	687b      	ldr	r3, [r7, #4]
 800f60e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f612:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f614:	f107 020e 	add.w	r2, r7, #14
 800f618:	4610      	mov	r0, r2
 800f61a:	4798      	blx	r3
 800f61c:	4602      	mov	r2, r0
 800f61e:	687b      	ldr	r3, [r7, #4]
 800f620:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 800f624:	2300      	movs	r3, #0
}
 800f626:	4618      	mov	r0, r3
 800f628:	3710      	adds	r7, #16
 800f62a:	46bd      	mov	sp, r7
 800f62c:	bd80      	pop	{r7, pc}

0800f62e <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800f62e:	b580      	push	{r7, lr}
 800f630:	b082      	sub	sp, #8
 800f632:	af00      	add	r7, sp, #0
 800f634:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800f636:	6878      	ldr	r0, [r7, #4]
 800f638:	f001 fc6c 	bl	8010f14 <USBD_LL_Start>
 800f63c:	4603      	mov	r3, r0
}
 800f63e:	4618      	mov	r0, r3
 800f640:	3708      	adds	r7, #8
 800f642:	46bd      	mov	sp, r7
 800f644:	bd80      	pop	{r7, pc}

0800f646 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800f646:	b480      	push	{r7}
 800f648:	b083      	sub	sp, #12
 800f64a:	af00      	add	r7, sp, #0
 800f64c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800f64e:	2300      	movs	r3, #0
}
 800f650:	4618      	mov	r0, r3
 800f652:	370c      	adds	r7, #12
 800f654:	46bd      	mov	sp, r7
 800f656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f65a:	4770      	bx	lr

0800f65c <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800f65c:	b580      	push	{r7, lr}
 800f65e:	b084      	sub	sp, #16
 800f660:	af00      	add	r7, sp, #0
 800f662:	6078      	str	r0, [r7, #4]
 800f664:	460b      	mov	r3, r1
 800f666:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800f668:	2303      	movs	r3, #3
 800f66a:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800f66c:	687b      	ldr	r3, [r7, #4]
 800f66e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f672:	2b00      	cmp	r3, #0
 800f674:	d009      	beq.n	800f68a <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800f676:	687b      	ldr	r3, [r7, #4]
 800f678:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f67c:	681b      	ldr	r3, [r3, #0]
 800f67e:	78fa      	ldrb	r2, [r7, #3]
 800f680:	4611      	mov	r1, r2
 800f682:	6878      	ldr	r0, [r7, #4]
 800f684:	4798      	blx	r3
 800f686:	4603      	mov	r3, r0
 800f688:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800f68a:	7bfb      	ldrb	r3, [r7, #15]
}
 800f68c:	4618      	mov	r0, r3
 800f68e:	3710      	adds	r7, #16
 800f690:	46bd      	mov	sp, r7
 800f692:	bd80      	pop	{r7, pc}

0800f694 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800f694:	b580      	push	{r7, lr}
 800f696:	b082      	sub	sp, #8
 800f698:	af00      	add	r7, sp, #0
 800f69a:	6078      	str	r0, [r7, #4]
 800f69c:	460b      	mov	r3, r1
 800f69e:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800f6a0:	687b      	ldr	r3, [r7, #4]
 800f6a2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f6a6:	2b00      	cmp	r3, #0
 800f6a8:	d007      	beq.n	800f6ba <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800f6aa:	687b      	ldr	r3, [r7, #4]
 800f6ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f6b0:	685b      	ldr	r3, [r3, #4]
 800f6b2:	78fa      	ldrb	r2, [r7, #3]
 800f6b4:	4611      	mov	r1, r2
 800f6b6:	6878      	ldr	r0, [r7, #4]
 800f6b8:	4798      	blx	r3
  }

  return USBD_OK;
 800f6ba:	2300      	movs	r3, #0
}
 800f6bc:	4618      	mov	r0, r3
 800f6be:	3708      	adds	r7, #8
 800f6c0:	46bd      	mov	sp, r7
 800f6c2:	bd80      	pop	{r7, pc}

0800f6c4 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800f6c4:	b580      	push	{r7, lr}
 800f6c6:	b084      	sub	sp, #16
 800f6c8:	af00      	add	r7, sp, #0
 800f6ca:	6078      	str	r0, [r7, #4]
 800f6cc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800f6ce:	687b      	ldr	r3, [r7, #4]
 800f6d0:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800f6d4:	6839      	ldr	r1, [r7, #0]
 800f6d6:	4618      	mov	r0, r3
 800f6d8:	f000 ff48 	bl	801056c <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800f6dc:	687b      	ldr	r3, [r7, #4]
 800f6de:	2201      	movs	r2, #1
 800f6e0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800f6e4:	687b      	ldr	r3, [r7, #4]
 800f6e6:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800f6ea:	461a      	mov	r2, r3
 800f6ec:	687b      	ldr	r3, [r7, #4]
 800f6ee:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800f6f2:	687b      	ldr	r3, [r7, #4]
 800f6f4:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800f6f8:	f003 031f 	and.w	r3, r3, #31
 800f6fc:	2b02      	cmp	r3, #2
 800f6fe:	d01a      	beq.n	800f736 <USBD_LL_SetupStage+0x72>
 800f700:	2b02      	cmp	r3, #2
 800f702:	d822      	bhi.n	800f74a <USBD_LL_SetupStage+0x86>
 800f704:	2b00      	cmp	r3, #0
 800f706:	d002      	beq.n	800f70e <USBD_LL_SetupStage+0x4a>
 800f708:	2b01      	cmp	r3, #1
 800f70a:	d00a      	beq.n	800f722 <USBD_LL_SetupStage+0x5e>
 800f70c:	e01d      	b.n	800f74a <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800f70e:	687b      	ldr	r3, [r7, #4]
 800f710:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800f714:	4619      	mov	r1, r3
 800f716:	6878      	ldr	r0, [r7, #4]
 800f718:	f000 f9f0 	bl	800fafc <USBD_StdDevReq>
 800f71c:	4603      	mov	r3, r0
 800f71e:	73fb      	strb	r3, [r7, #15]
      break;
 800f720:	e020      	b.n	800f764 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800f722:	687b      	ldr	r3, [r7, #4]
 800f724:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800f728:	4619      	mov	r1, r3
 800f72a:	6878      	ldr	r0, [r7, #4]
 800f72c:	f000 fa54 	bl	800fbd8 <USBD_StdItfReq>
 800f730:	4603      	mov	r3, r0
 800f732:	73fb      	strb	r3, [r7, #15]
      break;
 800f734:	e016      	b.n	800f764 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800f736:	687b      	ldr	r3, [r7, #4]
 800f738:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800f73c:	4619      	mov	r1, r3
 800f73e:	6878      	ldr	r0, [r7, #4]
 800f740:	f000 fa93 	bl	800fc6a <USBD_StdEPReq>
 800f744:	4603      	mov	r3, r0
 800f746:	73fb      	strb	r3, [r7, #15]
      break;
 800f748:	e00c      	b.n	800f764 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800f74a:	687b      	ldr	r3, [r7, #4]
 800f74c:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800f750:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800f754:	b2db      	uxtb	r3, r3
 800f756:	4619      	mov	r1, r3
 800f758:	6878      	ldr	r0, [r7, #4]
 800f75a:	f001 fc3b 	bl	8010fd4 <USBD_LL_StallEP>
 800f75e:	4603      	mov	r3, r0
 800f760:	73fb      	strb	r3, [r7, #15]
      break;
 800f762:	bf00      	nop
  }

  return ret;
 800f764:	7bfb      	ldrb	r3, [r7, #15]
}
 800f766:	4618      	mov	r0, r3
 800f768:	3710      	adds	r7, #16
 800f76a:	46bd      	mov	sp, r7
 800f76c:	bd80      	pop	{r7, pc}

0800f76e <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800f76e:	b580      	push	{r7, lr}
 800f770:	b086      	sub	sp, #24
 800f772:	af00      	add	r7, sp, #0
 800f774:	60f8      	str	r0, [r7, #12]
 800f776:	460b      	mov	r3, r1
 800f778:	607a      	str	r2, [r7, #4]
 800f77a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800f77c:	7afb      	ldrb	r3, [r7, #11]
 800f77e:	2b00      	cmp	r3, #0
 800f780:	d138      	bne.n	800f7f4 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 800f782:	68fb      	ldr	r3, [r7, #12]
 800f784:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800f788:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800f78a:	68fb      	ldr	r3, [r7, #12]
 800f78c:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800f790:	2b03      	cmp	r3, #3
 800f792:	d14a      	bne.n	800f82a <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800f794:	693b      	ldr	r3, [r7, #16]
 800f796:	689a      	ldr	r2, [r3, #8]
 800f798:	693b      	ldr	r3, [r7, #16]
 800f79a:	68db      	ldr	r3, [r3, #12]
 800f79c:	429a      	cmp	r2, r3
 800f79e:	d913      	bls.n	800f7c8 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800f7a0:	693b      	ldr	r3, [r7, #16]
 800f7a2:	689a      	ldr	r2, [r3, #8]
 800f7a4:	693b      	ldr	r3, [r7, #16]
 800f7a6:	68db      	ldr	r3, [r3, #12]
 800f7a8:	1ad2      	subs	r2, r2, r3
 800f7aa:	693b      	ldr	r3, [r7, #16]
 800f7ac:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800f7ae:	693b      	ldr	r3, [r7, #16]
 800f7b0:	68da      	ldr	r2, [r3, #12]
 800f7b2:	693b      	ldr	r3, [r7, #16]
 800f7b4:	689b      	ldr	r3, [r3, #8]
 800f7b6:	4293      	cmp	r3, r2
 800f7b8:	bf28      	it	cs
 800f7ba:	4613      	movcs	r3, r2
 800f7bc:	461a      	mov	r2, r3
 800f7be:	6879      	ldr	r1, [r7, #4]
 800f7c0:	68f8      	ldr	r0, [r7, #12]
 800f7c2:	f000 ffc7 	bl	8010754 <USBD_CtlContinueRx>
 800f7c6:	e030      	b.n	800f82a <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f7c8:	68fb      	ldr	r3, [r7, #12]
 800f7ca:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f7ce:	b2db      	uxtb	r3, r3
 800f7d0:	2b03      	cmp	r3, #3
 800f7d2:	d10b      	bne.n	800f7ec <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 800f7d4:	68fb      	ldr	r3, [r7, #12]
 800f7d6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f7da:	691b      	ldr	r3, [r3, #16]
 800f7dc:	2b00      	cmp	r3, #0
 800f7de:	d005      	beq.n	800f7ec <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 800f7e0:	68fb      	ldr	r3, [r7, #12]
 800f7e2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f7e6:	691b      	ldr	r3, [r3, #16]
 800f7e8:	68f8      	ldr	r0, [r7, #12]
 800f7ea:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800f7ec:	68f8      	ldr	r0, [r7, #12]
 800f7ee:	f000 ffc2 	bl	8010776 <USBD_CtlSendStatus>
 800f7f2:	e01a      	b.n	800f82a <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f7f4:	68fb      	ldr	r3, [r7, #12]
 800f7f6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f7fa:	b2db      	uxtb	r3, r3
 800f7fc:	2b03      	cmp	r3, #3
 800f7fe:	d114      	bne.n	800f82a <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 800f800:	68fb      	ldr	r3, [r7, #12]
 800f802:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f806:	699b      	ldr	r3, [r3, #24]
 800f808:	2b00      	cmp	r3, #0
 800f80a:	d00e      	beq.n	800f82a <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800f80c:	68fb      	ldr	r3, [r7, #12]
 800f80e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f812:	699b      	ldr	r3, [r3, #24]
 800f814:	7afa      	ldrb	r2, [r7, #11]
 800f816:	4611      	mov	r1, r2
 800f818:	68f8      	ldr	r0, [r7, #12]
 800f81a:	4798      	blx	r3
 800f81c:	4603      	mov	r3, r0
 800f81e:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800f820:	7dfb      	ldrb	r3, [r7, #23]
 800f822:	2b00      	cmp	r3, #0
 800f824:	d001      	beq.n	800f82a <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 800f826:	7dfb      	ldrb	r3, [r7, #23]
 800f828:	e000      	b.n	800f82c <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 800f82a:	2300      	movs	r3, #0
}
 800f82c:	4618      	mov	r0, r3
 800f82e:	3718      	adds	r7, #24
 800f830:	46bd      	mov	sp, r7
 800f832:	bd80      	pop	{r7, pc}

0800f834 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800f834:	b580      	push	{r7, lr}
 800f836:	b086      	sub	sp, #24
 800f838:	af00      	add	r7, sp, #0
 800f83a:	60f8      	str	r0, [r7, #12]
 800f83c:	460b      	mov	r3, r1
 800f83e:	607a      	str	r2, [r7, #4]
 800f840:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800f842:	7afb      	ldrb	r3, [r7, #11]
 800f844:	2b00      	cmp	r3, #0
 800f846:	d16b      	bne.n	800f920 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 800f848:	68fb      	ldr	r3, [r7, #12]
 800f84a:	3314      	adds	r3, #20
 800f84c:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800f84e:	68fb      	ldr	r3, [r7, #12]
 800f850:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800f854:	2b02      	cmp	r3, #2
 800f856:	d156      	bne.n	800f906 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 800f858:	693b      	ldr	r3, [r7, #16]
 800f85a:	689a      	ldr	r2, [r3, #8]
 800f85c:	693b      	ldr	r3, [r7, #16]
 800f85e:	68db      	ldr	r3, [r3, #12]
 800f860:	429a      	cmp	r2, r3
 800f862:	d914      	bls.n	800f88e <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800f864:	693b      	ldr	r3, [r7, #16]
 800f866:	689a      	ldr	r2, [r3, #8]
 800f868:	693b      	ldr	r3, [r7, #16]
 800f86a:	68db      	ldr	r3, [r3, #12]
 800f86c:	1ad2      	subs	r2, r2, r3
 800f86e:	693b      	ldr	r3, [r7, #16]
 800f870:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800f872:	693b      	ldr	r3, [r7, #16]
 800f874:	689b      	ldr	r3, [r3, #8]
 800f876:	461a      	mov	r2, r3
 800f878:	6879      	ldr	r1, [r7, #4]
 800f87a:	68f8      	ldr	r0, [r7, #12]
 800f87c:	f000 ff3c 	bl	80106f8 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800f880:	2300      	movs	r3, #0
 800f882:	2200      	movs	r2, #0
 800f884:	2100      	movs	r1, #0
 800f886:	68f8      	ldr	r0, [r7, #12]
 800f888:	f001 fc4e 	bl	8011128 <USBD_LL_PrepareReceive>
 800f88c:	e03b      	b.n	800f906 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800f88e:	693b      	ldr	r3, [r7, #16]
 800f890:	68da      	ldr	r2, [r3, #12]
 800f892:	693b      	ldr	r3, [r7, #16]
 800f894:	689b      	ldr	r3, [r3, #8]
 800f896:	429a      	cmp	r2, r3
 800f898:	d11c      	bne.n	800f8d4 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800f89a:	693b      	ldr	r3, [r7, #16]
 800f89c:	685a      	ldr	r2, [r3, #4]
 800f89e:	693b      	ldr	r3, [r7, #16]
 800f8a0:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800f8a2:	429a      	cmp	r2, r3
 800f8a4:	d316      	bcc.n	800f8d4 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800f8a6:	693b      	ldr	r3, [r7, #16]
 800f8a8:	685a      	ldr	r2, [r3, #4]
 800f8aa:	68fb      	ldr	r3, [r7, #12]
 800f8ac:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800f8b0:	429a      	cmp	r2, r3
 800f8b2:	d20f      	bcs.n	800f8d4 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800f8b4:	2200      	movs	r2, #0
 800f8b6:	2100      	movs	r1, #0
 800f8b8:	68f8      	ldr	r0, [r7, #12]
 800f8ba:	f000 ff1d 	bl	80106f8 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800f8be:	68fb      	ldr	r3, [r7, #12]
 800f8c0:	2200      	movs	r2, #0
 800f8c2:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800f8c6:	2300      	movs	r3, #0
 800f8c8:	2200      	movs	r2, #0
 800f8ca:	2100      	movs	r1, #0
 800f8cc:	68f8      	ldr	r0, [r7, #12]
 800f8ce:	f001 fc2b 	bl	8011128 <USBD_LL_PrepareReceive>
 800f8d2:	e018      	b.n	800f906 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f8d4:	68fb      	ldr	r3, [r7, #12]
 800f8d6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f8da:	b2db      	uxtb	r3, r3
 800f8dc:	2b03      	cmp	r3, #3
 800f8de:	d10b      	bne.n	800f8f8 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 800f8e0:	68fb      	ldr	r3, [r7, #12]
 800f8e2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f8e6:	68db      	ldr	r3, [r3, #12]
 800f8e8:	2b00      	cmp	r3, #0
 800f8ea:	d005      	beq.n	800f8f8 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 800f8ec:	68fb      	ldr	r3, [r7, #12]
 800f8ee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f8f2:	68db      	ldr	r3, [r3, #12]
 800f8f4:	68f8      	ldr	r0, [r7, #12]
 800f8f6:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800f8f8:	2180      	movs	r1, #128	@ 0x80
 800f8fa:	68f8      	ldr	r0, [r7, #12]
 800f8fc:	f001 fb6a 	bl	8010fd4 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800f900:	68f8      	ldr	r0, [r7, #12]
 800f902:	f000 ff4b 	bl	801079c <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800f906:	68fb      	ldr	r3, [r7, #12]
 800f908:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800f90c:	2b01      	cmp	r3, #1
 800f90e:	d122      	bne.n	800f956 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800f910:	68f8      	ldr	r0, [r7, #12]
 800f912:	f7ff fe98 	bl	800f646 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800f916:	68fb      	ldr	r3, [r7, #12]
 800f918:	2200      	movs	r2, #0
 800f91a:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800f91e:	e01a      	b.n	800f956 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f920:	68fb      	ldr	r3, [r7, #12]
 800f922:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f926:	b2db      	uxtb	r3, r3
 800f928:	2b03      	cmp	r3, #3
 800f92a:	d114      	bne.n	800f956 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 800f92c:	68fb      	ldr	r3, [r7, #12]
 800f92e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f932:	695b      	ldr	r3, [r3, #20]
 800f934:	2b00      	cmp	r3, #0
 800f936:	d00e      	beq.n	800f956 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800f938:	68fb      	ldr	r3, [r7, #12]
 800f93a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f93e:	695b      	ldr	r3, [r3, #20]
 800f940:	7afa      	ldrb	r2, [r7, #11]
 800f942:	4611      	mov	r1, r2
 800f944:	68f8      	ldr	r0, [r7, #12]
 800f946:	4798      	blx	r3
 800f948:	4603      	mov	r3, r0
 800f94a:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800f94c:	7dfb      	ldrb	r3, [r7, #23]
 800f94e:	2b00      	cmp	r3, #0
 800f950:	d001      	beq.n	800f956 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 800f952:	7dfb      	ldrb	r3, [r7, #23]
 800f954:	e000      	b.n	800f958 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 800f956:	2300      	movs	r3, #0
}
 800f958:	4618      	mov	r0, r3
 800f95a:	3718      	adds	r7, #24
 800f95c:	46bd      	mov	sp, r7
 800f95e:	bd80      	pop	{r7, pc}

0800f960 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800f960:	b580      	push	{r7, lr}
 800f962:	b082      	sub	sp, #8
 800f964:	af00      	add	r7, sp, #0
 800f966:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800f968:	687b      	ldr	r3, [r7, #4]
 800f96a:	2201      	movs	r2, #1
 800f96c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800f970:	687b      	ldr	r3, [r7, #4]
 800f972:	2200      	movs	r2, #0
 800f974:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800f978:	687b      	ldr	r3, [r7, #4]
 800f97a:	2200      	movs	r2, #0
 800f97c:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800f97e:	687b      	ldr	r3, [r7, #4]
 800f980:	2200      	movs	r2, #0
 800f982:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClass == NULL)
 800f986:	687b      	ldr	r3, [r7, #4]
 800f988:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f98c:	2b00      	cmp	r3, #0
 800f98e:	d101      	bne.n	800f994 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 800f990:	2303      	movs	r3, #3
 800f992:	e02f      	b.n	800f9f4 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 800f994:	687b      	ldr	r3, [r7, #4]
 800f996:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800f99a:	2b00      	cmp	r3, #0
 800f99c:	d00f      	beq.n	800f9be <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 800f99e:	687b      	ldr	r3, [r7, #4]
 800f9a0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f9a4:	685b      	ldr	r3, [r3, #4]
 800f9a6:	2b00      	cmp	r3, #0
 800f9a8:	d009      	beq.n	800f9be <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800f9aa:	687b      	ldr	r3, [r7, #4]
 800f9ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f9b0:	685b      	ldr	r3, [r3, #4]
 800f9b2:	687a      	ldr	r2, [r7, #4]
 800f9b4:	6852      	ldr	r2, [r2, #4]
 800f9b6:	b2d2      	uxtb	r2, r2
 800f9b8:	4611      	mov	r1, r2
 800f9ba:	6878      	ldr	r0, [r7, #4]
 800f9bc:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800f9be:	2340      	movs	r3, #64	@ 0x40
 800f9c0:	2200      	movs	r2, #0
 800f9c2:	2100      	movs	r1, #0
 800f9c4:	6878      	ldr	r0, [r7, #4]
 800f9c6:	f001 fac0 	bl	8010f4a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800f9ca:	687b      	ldr	r3, [r7, #4]
 800f9cc:	2201      	movs	r2, #1
 800f9ce:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800f9d2:	687b      	ldr	r3, [r7, #4]
 800f9d4:	2240      	movs	r2, #64	@ 0x40
 800f9d6:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800f9da:	2340      	movs	r3, #64	@ 0x40
 800f9dc:	2200      	movs	r2, #0
 800f9de:	2180      	movs	r1, #128	@ 0x80
 800f9e0:	6878      	ldr	r0, [r7, #4]
 800f9e2:	f001 fab2 	bl	8010f4a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800f9e6:	687b      	ldr	r3, [r7, #4]
 800f9e8:	2201      	movs	r2, #1
 800f9ea:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800f9ec:	687b      	ldr	r3, [r7, #4]
 800f9ee:	2240      	movs	r2, #64	@ 0x40
 800f9f0:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800f9f2:	2300      	movs	r3, #0
}
 800f9f4:	4618      	mov	r0, r3
 800f9f6:	3708      	adds	r7, #8
 800f9f8:	46bd      	mov	sp, r7
 800f9fa:	bd80      	pop	{r7, pc}

0800f9fc <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800f9fc:	b480      	push	{r7}
 800f9fe:	b083      	sub	sp, #12
 800fa00:	af00      	add	r7, sp, #0
 800fa02:	6078      	str	r0, [r7, #4]
 800fa04:	460b      	mov	r3, r1
 800fa06:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800fa08:	687b      	ldr	r3, [r7, #4]
 800fa0a:	78fa      	ldrb	r2, [r7, #3]
 800fa0c:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800fa0e:	2300      	movs	r3, #0
}
 800fa10:	4618      	mov	r0, r3
 800fa12:	370c      	adds	r7, #12
 800fa14:	46bd      	mov	sp, r7
 800fa16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa1a:	4770      	bx	lr

0800fa1c <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800fa1c:	b480      	push	{r7}
 800fa1e:	b083      	sub	sp, #12
 800fa20:	af00      	add	r7, sp, #0
 800fa22:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800fa24:	687b      	ldr	r3, [r7, #4]
 800fa26:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800fa2a:	b2da      	uxtb	r2, r3
 800fa2c:	687b      	ldr	r3, [r7, #4]
 800fa2e:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800fa32:	687b      	ldr	r3, [r7, #4]
 800fa34:	2204      	movs	r2, #4
 800fa36:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800fa3a:	2300      	movs	r3, #0
}
 800fa3c:	4618      	mov	r0, r3
 800fa3e:	370c      	adds	r7, #12
 800fa40:	46bd      	mov	sp, r7
 800fa42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa46:	4770      	bx	lr

0800fa48 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800fa48:	b480      	push	{r7}
 800fa4a:	b083      	sub	sp, #12
 800fa4c:	af00      	add	r7, sp, #0
 800fa4e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800fa50:	687b      	ldr	r3, [r7, #4]
 800fa52:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800fa56:	b2db      	uxtb	r3, r3
 800fa58:	2b04      	cmp	r3, #4
 800fa5a:	d106      	bne.n	800fa6a <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800fa5c:	687b      	ldr	r3, [r7, #4]
 800fa5e:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800fa62:	b2da      	uxtb	r2, r3
 800fa64:	687b      	ldr	r3, [r7, #4]
 800fa66:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800fa6a:	2300      	movs	r3, #0
}
 800fa6c:	4618      	mov	r0, r3
 800fa6e:	370c      	adds	r7, #12
 800fa70:	46bd      	mov	sp, r7
 800fa72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa76:	4770      	bx	lr

0800fa78 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800fa78:	b580      	push	{r7, lr}
 800fa7a:	b082      	sub	sp, #8
 800fa7c:	af00      	add	r7, sp, #0
 800fa7e:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 800fa80:	687b      	ldr	r3, [r7, #4]
 800fa82:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800fa86:	2b00      	cmp	r3, #0
 800fa88:	d101      	bne.n	800fa8e <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 800fa8a:	2303      	movs	r3, #3
 800fa8c:	e012      	b.n	800fab4 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800fa8e:	687b      	ldr	r3, [r7, #4]
 800fa90:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800fa94:	b2db      	uxtb	r3, r3
 800fa96:	2b03      	cmp	r3, #3
 800fa98:	d10b      	bne.n	800fab2 <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 800fa9a:	687b      	ldr	r3, [r7, #4]
 800fa9c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800faa0:	69db      	ldr	r3, [r3, #28]
 800faa2:	2b00      	cmp	r3, #0
 800faa4:	d005      	beq.n	800fab2 <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 800faa6:	687b      	ldr	r3, [r7, #4]
 800faa8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800faac:	69db      	ldr	r3, [r3, #28]
 800faae:	6878      	ldr	r0, [r7, #4]
 800fab0:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800fab2:	2300      	movs	r3, #0
}
 800fab4:	4618      	mov	r0, r3
 800fab6:	3708      	adds	r7, #8
 800fab8:	46bd      	mov	sp, r7
 800faba:	bd80      	pop	{r7, pc}

0800fabc <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800fabc:	b480      	push	{r7}
 800fabe:	b087      	sub	sp, #28
 800fac0:	af00      	add	r7, sp, #0
 800fac2:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800fac4:	687b      	ldr	r3, [r7, #4]
 800fac6:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800fac8:	697b      	ldr	r3, [r7, #20]
 800faca:	781b      	ldrb	r3, [r3, #0]
 800facc:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800face:	697b      	ldr	r3, [r7, #20]
 800fad0:	3301      	adds	r3, #1
 800fad2:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800fad4:	697b      	ldr	r3, [r7, #20]
 800fad6:	781b      	ldrb	r3, [r3, #0]
 800fad8:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800fada:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800fade:	021b      	lsls	r3, r3, #8
 800fae0:	b21a      	sxth	r2, r3
 800fae2:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800fae6:	4313      	orrs	r3, r2
 800fae8:	b21b      	sxth	r3, r3
 800faea:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800faec:	89fb      	ldrh	r3, [r7, #14]
}
 800faee:	4618      	mov	r0, r3
 800faf0:	371c      	adds	r7, #28
 800faf2:	46bd      	mov	sp, r7
 800faf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800faf8:	4770      	bx	lr
	...

0800fafc <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fafc:	b580      	push	{r7, lr}
 800fafe:	b084      	sub	sp, #16
 800fb00:	af00      	add	r7, sp, #0
 800fb02:	6078      	str	r0, [r7, #4]
 800fb04:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800fb06:	2300      	movs	r3, #0
 800fb08:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800fb0a:	683b      	ldr	r3, [r7, #0]
 800fb0c:	781b      	ldrb	r3, [r3, #0]
 800fb0e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800fb12:	2b40      	cmp	r3, #64	@ 0x40
 800fb14:	d005      	beq.n	800fb22 <USBD_StdDevReq+0x26>
 800fb16:	2b40      	cmp	r3, #64	@ 0x40
 800fb18:	d853      	bhi.n	800fbc2 <USBD_StdDevReq+0xc6>
 800fb1a:	2b00      	cmp	r3, #0
 800fb1c:	d00b      	beq.n	800fb36 <USBD_StdDevReq+0x3a>
 800fb1e:	2b20      	cmp	r3, #32
 800fb20:	d14f      	bne.n	800fbc2 <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800fb22:	687b      	ldr	r3, [r7, #4]
 800fb24:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800fb28:	689b      	ldr	r3, [r3, #8]
 800fb2a:	6839      	ldr	r1, [r7, #0]
 800fb2c:	6878      	ldr	r0, [r7, #4]
 800fb2e:	4798      	blx	r3
 800fb30:	4603      	mov	r3, r0
 800fb32:	73fb      	strb	r3, [r7, #15]
      break;
 800fb34:	e04a      	b.n	800fbcc <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800fb36:	683b      	ldr	r3, [r7, #0]
 800fb38:	785b      	ldrb	r3, [r3, #1]
 800fb3a:	2b09      	cmp	r3, #9
 800fb3c:	d83b      	bhi.n	800fbb6 <USBD_StdDevReq+0xba>
 800fb3e:	a201      	add	r2, pc, #4	@ (adr r2, 800fb44 <USBD_StdDevReq+0x48>)
 800fb40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fb44:	0800fb99 	.word	0x0800fb99
 800fb48:	0800fbad 	.word	0x0800fbad
 800fb4c:	0800fbb7 	.word	0x0800fbb7
 800fb50:	0800fba3 	.word	0x0800fba3
 800fb54:	0800fbb7 	.word	0x0800fbb7
 800fb58:	0800fb77 	.word	0x0800fb77
 800fb5c:	0800fb6d 	.word	0x0800fb6d
 800fb60:	0800fbb7 	.word	0x0800fbb7
 800fb64:	0800fb8f 	.word	0x0800fb8f
 800fb68:	0800fb81 	.word	0x0800fb81
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800fb6c:	6839      	ldr	r1, [r7, #0]
 800fb6e:	6878      	ldr	r0, [r7, #4]
 800fb70:	f000 f9de 	bl	800ff30 <USBD_GetDescriptor>
          break;
 800fb74:	e024      	b.n	800fbc0 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800fb76:	6839      	ldr	r1, [r7, #0]
 800fb78:	6878      	ldr	r0, [r7, #4]
 800fb7a:	f000 fb6d 	bl	8010258 <USBD_SetAddress>
          break;
 800fb7e:	e01f      	b.n	800fbc0 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800fb80:	6839      	ldr	r1, [r7, #0]
 800fb82:	6878      	ldr	r0, [r7, #4]
 800fb84:	f000 fbac 	bl	80102e0 <USBD_SetConfig>
 800fb88:	4603      	mov	r3, r0
 800fb8a:	73fb      	strb	r3, [r7, #15]
          break;
 800fb8c:	e018      	b.n	800fbc0 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800fb8e:	6839      	ldr	r1, [r7, #0]
 800fb90:	6878      	ldr	r0, [r7, #4]
 800fb92:	f000 fc4b 	bl	801042c <USBD_GetConfig>
          break;
 800fb96:	e013      	b.n	800fbc0 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800fb98:	6839      	ldr	r1, [r7, #0]
 800fb9a:	6878      	ldr	r0, [r7, #4]
 800fb9c:	f000 fc7c 	bl	8010498 <USBD_GetStatus>
          break;
 800fba0:	e00e      	b.n	800fbc0 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800fba2:	6839      	ldr	r1, [r7, #0]
 800fba4:	6878      	ldr	r0, [r7, #4]
 800fba6:	f000 fcab 	bl	8010500 <USBD_SetFeature>
          break;
 800fbaa:	e009      	b.n	800fbc0 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800fbac:	6839      	ldr	r1, [r7, #0]
 800fbae:	6878      	ldr	r0, [r7, #4]
 800fbb0:	f000 fcba 	bl	8010528 <USBD_ClrFeature>
          break;
 800fbb4:	e004      	b.n	800fbc0 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 800fbb6:	6839      	ldr	r1, [r7, #0]
 800fbb8:	6878      	ldr	r0, [r7, #4]
 800fbba:	f000 fd11 	bl	80105e0 <USBD_CtlError>
          break;
 800fbbe:	bf00      	nop
      }
      break;
 800fbc0:	e004      	b.n	800fbcc <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 800fbc2:	6839      	ldr	r1, [r7, #0]
 800fbc4:	6878      	ldr	r0, [r7, #4]
 800fbc6:	f000 fd0b 	bl	80105e0 <USBD_CtlError>
      break;
 800fbca:	bf00      	nop
  }

  return ret;
 800fbcc:	7bfb      	ldrb	r3, [r7, #15]
}
 800fbce:	4618      	mov	r0, r3
 800fbd0:	3710      	adds	r7, #16
 800fbd2:	46bd      	mov	sp, r7
 800fbd4:	bd80      	pop	{r7, pc}
 800fbd6:	bf00      	nop

0800fbd8 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fbd8:	b580      	push	{r7, lr}
 800fbda:	b084      	sub	sp, #16
 800fbdc:	af00      	add	r7, sp, #0
 800fbde:	6078      	str	r0, [r7, #4]
 800fbe0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800fbe2:	2300      	movs	r3, #0
 800fbe4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800fbe6:	683b      	ldr	r3, [r7, #0]
 800fbe8:	781b      	ldrb	r3, [r3, #0]
 800fbea:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800fbee:	2b40      	cmp	r3, #64	@ 0x40
 800fbf0:	d005      	beq.n	800fbfe <USBD_StdItfReq+0x26>
 800fbf2:	2b40      	cmp	r3, #64	@ 0x40
 800fbf4:	d82f      	bhi.n	800fc56 <USBD_StdItfReq+0x7e>
 800fbf6:	2b00      	cmp	r3, #0
 800fbf8:	d001      	beq.n	800fbfe <USBD_StdItfReq+0x26>
 800fbfa:	2b20      	cmp	r3, #32
 800fbfc:	d12b      	bne.n	800fc56 <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800fbfe:	687b      	ldr	r3, [r7, #4]
 800fc00:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800fc04:	b2db      	uxtb	r3, r3
 800fc06:	3b01      	subs	r3, #1
 800fc08:	2b02      	cmp	r3, #2
 800fc0a:	d81d      	bhi.n	800fc48 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800fc0c:	683b      	ldr	r3, [r7, #0]
 800fc0e:	889b      	ldrh	r3, [r3, #4]
 800fc10:	b2db      	uxtb	r3, r3
 800fc12:	2b01      	cmp	r3, #1
 800fc14:	d813      	bhi.n	800fc3e <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800fc16:	687b      	ldr	r3, [r7, #4]
 800fc18:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800fc1c:	689b      	ldr	r3, [r3, #8]
 800fc1e:	6839      	ldr	r1, [r7, #0]
 800fc20:	6878      	ldr	r0, [r7, #4]
 800fc22:	4798      	blx	r3
 800fc24:	4603      	mov	r3, r0
 800fc26:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800fc28:	683b      	ldr	r3, [r7, #0]
 800fc2a:	88db      	ldrh	r3, [r3, #6]
 800fc2c:	2b00      	cmp	r3, #0
 800fc2e:	d110      	bne.n	800fc52 <USBD_StdItfReq+0x7a>
 800fc30:	7bfb      	ldrb	r3, [r7, #15]
 800fc32:	2b00      	cmp	r3, #0
 800fc34:	d10d      	bne.n	800fc52 <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 800fc36:	6878      	ldr	r0, [r7, #4]
 800fc38:	f000 fd9d 	bl	8010776 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800fc3c:	e009      	b.n	800fc52 <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 800fc3e:	6839      	ldr	r1, [r7, #0]
 800fc40:	6878      	ldr	r0, [r7, #4]
 800fc42:	f000 fccd 	bl	80105e0 <USBD_CtlError>
          break;
 800fc46:	e004      	b.n	800fc52 <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 800fc48:	6839      	ldr	r1, [r7, #0]
 800fc4a:	6878      	ldr	r0, [r7, #4]
 800fc4c:	f000 fcc8 	bl	80105e0 <USBD_CtlError>
          break;
 800fc50:	e000      	b.n	800fc54 <USBD_StdItfReq+0x7c>
          break;
 800fc52:	bf00      	nop
      }
      break;
 800fc54:	e004      	b.n	800fc60 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 800fc56:	6839      	ldr	r1, [r7, #0]
 800fc58:	6878      	ldr	r0, [r7, #4]
 800fc5a:	f000 fcc1 	bl	80105e0 <USBD_CtlError>
      break;
 800fc5e:	bf00      	nop
  }

  return ret;
 800fc60:	7bfb      	ldrb	r3, [r7, #15]
}
 800fc62:	4618      	mov	r0, r3
 800fc64:	3710      	adds	r7, #16
 800fc66:	46bd      	mov	sp, r7
 800fc68:	bd80      	pop	{r7, pc}

0800fc6a <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fc6a:	b580      	push	{r7, lr}
 800fc6c:	b084      	sub	sp, #16
 800fc6e:	af00      	add	r7, sp, #0
 800fc70:	6078      	str	r0, [r7, #4]
 800fc72:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800fc74:	2300      	movs	r3, #0
 800fc76:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800fc78:	683b      	ldr	r3, [r7, #0]
 800fc7a:	889b      	ldrh	r3, [r3, #4]
 800fc7c:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800fc7e:	683b      	ldr	r3, [r7, #0]
 800fc80:	781b      	ldrb	r3, [r3, #0]
 800fc82:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800fc86:	2b40      	cmp	r3, #64	@ 0x40
 800fc88:	d007      	beq.n	800fc9a <USBD_StdEPReq+0x30>
 800fc8a:	2b40      	cmp	r3, #64	@ 0x40
 800fc8c:	f200 8145 	bhi.w	800ff1a <USBD_StdEPReq+0x2b0>
 800fc90:	2b00      	cmp	r3, #0
 800fc92:	d00c      	beq.n	800fcae <USBD_StdEPReq+0x44>
 800fc94:	2b20      	cmp	r3, #32
 800fc96:	f040 8140 	bne.w	800ff1a <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800fc9a:	687b      	ldr	r3, [r7, #4]
 800fc9c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800fca0:	689b      	ldr	r3, [r3, #8]
 800fca2:	6839      	ldr	r1, [r7, #0]
 800fca4:	6878      	ldr	r0, [r7, #4]
 800fca6:	4798      	blx	r3
 800fca8:	4603      	mov	r3, r0
 800fcaa:	73fb      	strb	r3, [r7, #15]
      break;
 800fcac:	e13a      	b.n	800ff24 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800fcae:	683b      	ldr	r3, [r7, #0]
 800fcb0:	785b      	ldrb	r3, [r3, #1]
 800fcb2:	2b03      	cmp	r3, #3
 800fcb4:	d007      	beq.n	800fcc6 <USBD_StdEPReq+0x5c>
 800fcb6:	2b03      	cmp	r3, #3
 800fcb8:	f300 8129 	bgt.w	800ff0e <USBD_StdEPReq+0x2a4>
 800fcbc:	2b00      	cmp	r3, #0
 800fcbe:	d07f      	beq.n	800fdc0 <USBD_StdEPReq+0x156>
 800fcc0:	2b01      	cmp	r3, #1
 800fcc2:	d03c      	beq.n	800fd3e <USBD_StdEPReq+0xd4>
 800fcc4:	e123      	b.n	800ff0e <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800fcc6:	687b      	ldr	r3, [r7, #4]
 800fcc8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800fccc:	b2db      	uxtb	r3, r3
 800fcce:	2b02      	cmp	r3, #2
 800fcd0:	d002      	beq.n	800fcd8 <USBD_StdEPReq+0x6e>
 800fcd2:	2b03      	cmp	r3, #3
 800fcd4:	d016      	beq.n	800fd04 <USBD_StdEPReq+0x9a>
 800fcd6:	e02c      	b.n	800fd32 <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800fcd8:	7bbb      	ldrb	r3, [r7, #14]
 800fcda:	2b00      	cmp	r3, #0
 800fcdc:	d00d      	beq.n	800fcfa <USBD_StdEPReq+0x90>
 800fcde:	7bbb      	ldrb	r3, [r7, #14]
 800fce0:	2b80      	cmp	r3, #128	@ 0x80
 800fce2:	d00a      	beq.n	800fcfa <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800fce4:	7bbb      	ldrb	r3, [r7, #14]
 800fce6:	4619      	mov	r1, r3
 800fce8:	6878      	ldr	r0, [r7, #4]
 800fcea:	f001 f973 	bl	8010fd4 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800fcee:	2180      	movs	r1, #128	@ 0x80
 800fcf0:	6878      	ldr	r0, [r7, #4]
 800fcf2:	f001 f96f 	bl	8010fd4 <USBD_LL_StallEP>
 800fcf6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800fcf8:	e020      	b.n	800fd3c <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 800fcfa:	6839      	ldr	r1, [r7, #0]
 800fcfc:	6878      	ldr	r0, [r7, #4]
 800fcfe:	f000 fc6f 	bl	80105e0 <USBD_CtlError>
              break;
 800fd02:	e01b      	b.n	800fd3c <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800fd04:	683b      	ldr	r3, [r7, #0]
 800fd06:	885b      	ldrh	r3, [r3, #2]
 800fd08:	2b00      	cmp	r3, #0
 800fd0a:	d10e      	bne.n	800fd2a <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800fd0c:	7bbb      	ldrb	r3, [r7, #14]
 800fd0e:	2b00      	cmp	r3, #0
 800fd10:	d00b      	beq.n	800fd2a <USBD_StdEPReq+0xc0>
 800fd12:	7bbb      	ldrb	r3, [r7, #14]
 800fd14:	2b80      	cmp	r3, #128	@ 0x80
 800fd16:	d008      	beq.n	800fd2a <USBD_StdEPReq+0xc0>
 800fd18:	683b      	ldr	r3, [r7, #0]
 800fd1a:	88db      	ldrh	r3, [r3, #6]
 800fd1c:	2b00      	cmp	r3, #0
 800fd1e:	d104      	bne.n	800fd2a <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800fd20:	7bbb      	ldrb	r3, [r7, #14]
 800fd22:	4619      	mov	r1, r3
 800fd24:	6878      	ldr	r0, [r7, #4]
 800fd26:	f001 f955 	bl	8010fd4 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800fd2a:	6878      	ldr	r0, [r7, #4]
 800fd2c:	f000 fd23 	bl	8010776 <USBD_CtlSendStatus>

              break;
 800fd30:	e004      	b.n	800fd3c <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 800fd32:	6839      	ldr	r1, [r7, #0]
 800fd34:	6878      	ldr	r0, [r7, #4]
 800fd36:	f000 fc53 	bl	80105e0 <USBD_CtlError>
              break;
 800fd3a:	bf00      	nop
          }
          break;
 800fd3c:	e0ec      	b.n	800ff18 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800fd3e:	687b      	ldr	r3, [r7, #4]
 800fd40:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800fd44:	b2db      	uxtb	r3, r3
 800fd46:	2b02      	cmp	r3, #2
 800fd48:	d002      	beq.n	800fd50 <USBD_StdEPReq+0xe6>
 800fd4a:	2b03      	cmp	r3, #3
 800fd4c:	d016      	beq.n	800fd7c <USBD_StdEPReq+0x112>
 800fd4e:	e030      	b.n	800fdb2 <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800fd50:	7bbb      	ldrb	r3, [r7, #14]
 800fd52:	2b00      	cmp	r3, #0
 800fd54:	d00d      	beq.n	800fd72 <USBD_StdEPReq+0x108>
 800fd56:	7bbb      	ldrb	r3, [r7, #14]
 800fd58:	2b80      	cmp	r3, #128	@ 0x80
 800fd5a:	d00a      	beq.n	800fd72 <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800fd5c:	7bbb      	ldrb	r3, [r7, #14]
 800fd5e:	4619      	mov	r1, r3
 800fd60:	6878      	ldr	r0, [r7, #4]
 800fd62:	f001 f937 	bl	8010fd4 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800fd66:	2180      	movs	r1, #128	@ 0x80
 800fd68:	6878      	ldr	r0, [r7, #4]
 800fd6a:	f001 f933 	bl	8010fd4 <USBD_LL_StallEP>
 800fd6e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800fd70:	e025      	b.n	800fdbe <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 800fd72:	6839      	ldr	r1, [r7, #0]
 800fd74:	6878      	ldr	r0, [r7, #4]
 800fd76:	f000 fc33 	bl	80105e0 <USBD_CtlError>
              break;
 800fd7a:	e020      	b.n	800fdbe <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800fd7c:	683b      	ldr	r3, [r7, #0]
 800fd7e:	885b      	ldrh	r3, [r3, #2]
 800fd80:	2b00      	cmp	r3, #0
 800fd82:	d11b      	bne.n	800fdbc <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800fd84:	7bbb      	ldrb	r3, [r7, #14]
 800fd86:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800fd8a:	2b00      	cmp	r3, #0
 800fd8c:	d004      	beq.n	800fd98 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800fd8e:	7bbb      	ldrb	r3, [r7, #14]
 800fd90:	4619      	mov	r1, r3
 800fd92:	6878      	ldr	r0, [r7, #4]
 800fd94:	f001 f93d 	bl	8011012 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800fd98:	6878      	ldr	r0, [r7, #4]
 800fd9a:	f000 fcec 	bl	8010776 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800fd9e:	687b      	ldr	r3, [r7, #4]
 800fda0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800fda4:	689b      	ldr	r3, [r3, #8]
 800fda6:	6839      	ldr	r1, [r7, #0]
 800fda8:	6878      	ldr	r0, [r7, #4]
 800fdaa:	4798      	blx	r3
 800fdac:	4603      	mov	r3, r0
 800fdae:	73fb      	strb	r3, [r7, #15]
              }
              break;
 800fdb0:	e004      	b.n	800fdbc <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 800fdb2:	6839      	ldr	r1, [r7, #0]
 800fdb4:	6878      	ldr	r0, [r7, #4]
 800fdb6:	f000 fc13 	bl	80105e0 <USBD_CtlError>
              break;
 800fdba:	e000      	b.n	800fdbe <USBD_StdEPReq+0x154>
              break;
 800fdbc:	bf00      	nop
          }
          break;
 800fdbe:	e0ab      	b.n	800ff18 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800fdc0:	687b      	ldr	r3, [r7, #4]
 800fdc2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800fdc6:	b2db      	uxtb	r3, r3
 800fdc8:	2b02      	cmp	r3, #2
 800fdca:	d002      	beq.n	800fdd2 <USBD_StdEPReq+0x168>
 800fdcc:	2b03      	cmp	r3, #3
 800fdce:	d032      	beq.n	800fe36 <USBD_StdEPReq+0x1cc>
 800fdd0:	e097      	b.n	800ff02 <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800fdd2:	7bbb      	ldrb	r3, [r7, #14]
 800fdd4:	2b00      	cmp	r3, #0
 800fdd6:	d007      	beq.n	800fde8 <USBD_StdEPReq+0x17e>
 800fdd8:	7bbb      	ldrb	r3, [r7, #14]
 800fdda:	2b80      	cmp	r3, #128	@ 0x80
 800fddc:	d004      	beq.n	800fde8 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 800fdde:	6839      	ldr	r1, [r7, #0]
 800fde0:	6878      	ldr	r0, [r7, #4]
 800fde2:	f000 fbfd 	bl	80105e0 <USBD_CtlError>
                break;
 800fde6:	e091      	b.n	800ff0c <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800fde8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800fdec:	2b00      	cmp	r3, #0
 800fdee:	da0b      	bge.n	800fe08 <USBD_StdEPReq+0x19e>
 800fdf0:	7bbb      	ldrb	r3, [r7, #14]
 800fdf2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800fdf6:	4613      	mov	r3, r2
 800fdf8:	009b      	lsls	r3, r3, #2
 800fdfa:	4413      	add	r3, r2
 800fdfc:	009b      	lsls	r3, r3, #2
 800fdfe:	3310      	adds	r3, #16
 800fe00:	687a      	ldr	r2, [r7, #4]
 800fe02:	4413      	add	r3, r2
 800fe04:	3304      	adds	r3, #4
 800fe06:	e00b      	b.n	800fe20 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800fe08:	7bbb      	ldrb	r3, [r7, #14]
 800fe0a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800fe0e:	4613      	mov	r3, r2
 800fe10:	009b      	lsls	r3, r3, #2
 800fe12:	4413      	add	r3, r2
 800fe14:	009b      	lsls	r3, r3, #2
 800fe16:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800fe1a:	687a      	ldr	r2, [r7, #4]
 800fe1c:	4413      	add	r3, r2
 800fe1e:	3304      	adds	r3, #4
 800fe20:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800fe22:	68bb      	ldr	r3, [r7, #8]
 800fe24:	2200      	movs	r2, #0
 800fe26:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800fe28:	68bb      	ldr	r3, [r7, #8]
 800fe2a:	2202      	movs	r2, #2
 800fe2c:	4619      	mov	r1, r3
 800fe2e:	6878      	ldr	r0, [r7, #4]
 800fe30:	f000 fc47 	bl	80106c2 <USBD_CtlSendData>
              break;
 800fe34:	e06a      	b.n	800ff0c <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800fe36:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800fe3a:	2b00      	cmp	r3, #0
 800fe3c:	da11      	bge.n	800fe62 <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800fe3e:	7bbb      	ldrb	r3, [r7, #14]
 800fe40:	f003 020f 	and.w	r2, r3, #15
 800fe44:	6879      	ldr	r1, [r7, #4]
 800fe46:	4613      	mov	r3, r2
 800fe48:	009b      	lsls	r3, r3, #2
 800fe4a:	4413      	add	r3, r2
 800fe4c:	009b      	lsls	r3, r3, #2
 800fe4e:	440b      	add	r3, r1
 800fe50:	3324      	adds	r3, #36	@ 0x24
 800fe52:	881b      	ldrh	r3, [r3, #0]
 800fe54:	2b00      	cmp	r3, #0
 800fe56:	d117      	bne.n	800fe88 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800fe58:	6839      	ldr	r1, [r7, #0]
 800fe5a:	6878      	ldr	r0, [r7, #4]
 800fe5c:	f000 fbc0 	bl	80105e0 <USBD_CtlError>
                  break;
 800fe60:	e054      	b.n	800ff0c <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800fe62:	7bbb      	ldrb	r3, [r7, #14]
 800fe64:	f003 020f 	and.w	r2, r3, #15
 800fe68:	6879      	ldr	r1, [r7, #4]
 800fe6a:	4613      	mov	r3, r2
 800fe6c:	009b      	lsls	r3, r3, #2
 800fe6e:	4413      	add	r3, r2
 800fe70:	009b      	lsls	r3, r3, #2
 800fe72:	440b      	add	r3, r1
 800fe74:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800fe78:	881b      	ldrh	r3, [r3, #0]
 800fe7a:	2b00      	cmp	r3, #0
 800fe7c:	d104      	bne.n	800fe88 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800fe7e:	6839      	ldr	r1, [r7, #0]
 800fe80:	6878      	ldr	r0, [r7, #4]
 800fe82:	f000 fbad 	bl	80105e0 <USBD_CtlError>
                  break;
 800fe86:	e041      	b.n	800ff0c <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800fe88:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800fe8c:	2b00      	cmp	r3, #0
 800fe8e:	da0b      	bge.n	800fea8 <USBD_StdEPReq+0x23e>
 800fe90:	7bbb      	ldrb	r3, [r7, #14]
 800fe92:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800fe96:	4613      	mov	r3, r2
 800fe98:	009b      	lsls	r3, r3, #2
 800fe9a:	4413      	add	r3, r2
 800fe9c:	009b      	lsls	r3, r3, #2
 800fe9e:	3310      	adds	r3, #16
 800fea0:	687a      	ldr	r2, [r7, #4]
 800fea2:	4413      	add	r3, r2
 800fea4:	3304      	adds	r3, #4
 800fea6:	e00b      	b.n	800fec0 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800fea8:	7bbb      	ldrb	r3, [r7, #14]
 800feaa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800feae:	4613      	mov	r3, r2
 800feb0:	009b      	lsls	r3, r3, #2
 800feb2:	4413      	add	r3, r2
 800feb4:	009b      	lsls	r3, r3, #2
 800feb6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800feba:	687a      	ldr	r2, [r7, #4]
 800febc:	4413      	add	r3, r2
 800febe:	3304      	adds	r3, #4
 800fec0:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800fec2:	7bbb      	ldrb	r3, [r7, #14]
 800fec4:	2b00      	cmp	r3, #0
 800fec6:	d002      	beq.n	800fece <USBD_StdEPReq+0x264>
 800fec8:	7bbb      	ldrb	r3, [r7, #14]
 800feca:	2b80      	cmp	r3, #128	@ 0x80
 800fecc:	d103      	bne.n	800fed6 <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 800fece:	68bb      	ldr	r3, [r7, #8]
 800fed0:	2200      	movs	r2, #0
 800fed2:	601a      	str	r2, [r3, #0]
 800fed4:	e00e      	b.n	800fef4 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800fed6:	7bbb      	ldrb	r3, [r7, #14]
 800fed8:	4619      	mov	r1, r3
 800feda:	6878      	ldr	r0, [r7, #4]
 800fedc:	f001 f8b8 	bl	8011050 <USBD_LL_IsStallEP>
 800fee0:	4603      	mov	r3, r0
 800fee2:	2b00      	cmp	r3, #0
 800fee4:	d003      	beq.n	800feee <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 800fee6:	68bb      	ldr	r3, [r7, #8]
 800fee8:	2201      	movs	r2, #1
 800feea:	601a      	str	r2, [r3, #0]
 800feec:	e002      	b.n	800fef4 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 800feee:	68bb      	ldr	r3, [r7, #8]
 800fef0:	2200      	movs	r2, #0
 800fef2:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800fef4:	68bb      	ldr	r3, [r7, #8]
 800fef6:	2202      	movs	r2, #2
 800fef8:	4619      	mov	r1, r3
 800fefa:	6878      	ldr	r0, [r7, #4]
 800fefc:	f000 fbe1 	bl	80106c2 <USBD_CtlSendData>
              break;
 800ff00:	e004      	b.n	800ff0c <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 800ff02:	6839      	ldr	r1, [r7, #0]
 800ff04:	6878      	ldr	r0, [r7, #4]
 800ff06:	f000 fb6b 	bl	80105e0 <USBD_CtlError>
              break;
 800ff0a:	bf00      	nop
          }
          break;
 800ff0c:	e004      	b.n	800ff18 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 800ff0e:	6839      	ldr	r1, [r7, #0]
 800ff10:	6878      	ldr	r0, [r7, #4]
 800ff12:	f000 fb65 	bl	80105e0 <USBD_CtlError>
          break;
 800ff16:	bf00      	nop
      }
      break;
 800ff18:	e004      	b.n	800ff24 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 800ff1a:	6839      	ldr	r1, [r7, #0]
 800ff1c:	6878      	ldr	r0, [r7, #4]
 800ff1e:	f000 fb5f 	bl	80105e0 <USBD_CtlError>
      break;
 800ff22:	bf00      	nop
  }

  return ret;
 800ff24:	7bfb      	ldrb	r3, [r7, #15]
}
 800ff26:	4618      	mov	r0, r3
 800ff28:	3710      	adds	r7, #16
 800ff2a:	46bd      	mov	sp, r7
 800ff2c:	bd80      	pop	{r7, pc}
	...

0800ff30 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ff30:	b580      	push	{r7, lr}
 800ff32:	b084      	sub	sp, #16
 800ff34:	af00      	add	r7, sp, #0
 800ff36:	6078      	str	r0, [r7, #4]
 800ff38:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800ff3a:	2300      	movs	r3, #0
 800ff3c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800ff3e:	2300      	movs	r3, #0
 800ff40:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800ff42:	2300      	movs	r3, #0
 800ff44:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800ff46:	683b      	ldr	r3, [r7, #0]
 800ff48:	885b      	ldrh	r3, [r3, #2]
 800ff4a:	0a1b      	lsrs	r3, r3, #8
 800ff4c:	b29b      	uxth	r3, r3
 800ff4e:	3b01      	subs	r3, #1
 800ff50:	2b0e      	cmp	r3, #14
 800ff52:	f200 8152 	bhi.w	80101fa <USBD_GetDescriptor+0x2ca>
 800ff56:	a201      	add	r2, pc, #4	@ (adr r2, 800ff5c <USBD_GetDescriptor+0x2c>)
 800ff58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ff5c:	0800ffcd 	.word	0x0800ffcd
 800ff60:	0800ffe5 	.word	0x0800ffe5
 800ff64:	08010025 	.word	0x08010025
 800ff68:	080101fb 	.word	0x080101fb
 800ff6c:	080101fb 	.word	0x080101fb
 800ff70:	0801019b 	.word	0x0801019b
 800ff74:	080101c7 	.word	0x080101c7
 800ff78:	080101fb 	.word	0x080101fb
 800ff7c:	080101fb 	.word	0x080101fb
 800ff80:	080101fb 	.word	0x080101fb
 800ff84:	080101fb 	.word	0x080101fb
 800ff88:	080101fb 	.word	0x080101fb
 800ff8c:	080101fb 	.word	0x080101fb
 800ff90:	080101fb 	.word	0x080101fb
 800ff94:	0800ff99 	.word	0x0800ff99
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800ff98:	687b      	ldr	r3, [r7, #4]
 800ff9a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ff9e:	69db      	ldr	r3, [r3, #28]
 800ffa0:	2b00      	cmp	r3, #0
 800ffa2:	d00b      	beq.n	800ffbc <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800ffa4:	687b      	ldr	r3, [r7, #4]
 800ffa6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ffaa:	69db      	ldr	r3, [r3, #28]
 800ffac:	687a      	ldr	r2, [r7, #4]
 800ffae:	7c12      	ldrb	r2, [r2, #16]
 800ffb0:	f107 0108 	add.w	r1, r7, #8
 800ffb4:	4610      	mov	r0, r2
 800ffb6:	4798      	blx	r3
 800ffb8:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800ffba:	e126      	b.n	801020a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800ffbc:	6839      	ldr	r1, [r7, #0]
 800ffbe:	6878      	ldr	r0, [r7, #4]
 800ffc0:	f000 fb0e 	bl	80105e0 <USBD_CtlError>
        err++;
 800ffc4:	7afb      	ldrb	r3, [r7, #11]
 800ffc6:	3301      	adds	r3, #1
 800ffc8:	72fb      	strb	r3, [r7, #11]
      break;
 800ffca:	e11e      	b.n	801020a <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800ffcc:	687b      	ldr	r3, [r7, #4]
 800ffce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ffd2:	681b      	ldr	r3, [r3, #0]
 800ffd4:	687a      	ldr	r2, [r7, #4]
 800ffd6:	7c12      	ldrb	r2, [r2, #16]
 800ffd8:	f107 0108 	add.w	r1, r7, #8
 800ffdc:	4610      	mov	r0, r2
 800ffde:	4798      	blx	r3
 800ffe0:	60f8      	str	r0, [r7, #12]
      break;
 800ffe2:	e112      	b.n	801020a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ffe4:	687b      	ldr	r3, [r7, #4]
 800ffe6:	7c1b      	ldrb	r3, [r3, #16]
 800ffe8:	2b00      	cmp	r3, #0
 800ffea:	d10d      	bne.n	8010008 <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800ffec:	687b      	ldr	r3, [r7, #4]
 800ffee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800fff2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fff4:	f107 0208 	add.w	r2, r7, #8
 800fff8:	4610      	mov	r0, r2
 800fffa:	4798      	blx	r3
 800fffc:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800fffe:	68fb      	ldr	r3, [r7, #12]
 8010000:	3301      	adds	r3, #1
 8010002:	2202      	movs	r2, #2
 8010004:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8010006:	e100      	b.n	801020a <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8010008:	687b      	ldr	r3, [r7, #4]
 801000a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801000e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010010:	f107 0208 	add.w	r2, r7, #8
 8010014:	4610      	mov	r0, r2
 8010016:	4798      	blx	r3
 8010018:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 801001a:	68fb      	ldr	r3, [r7, #12]
 801001c:	3301      	adds	r3, #1
 801001e:	2202      	movs	r2, #2
 8010020:	701a      	strb	r2, [r3, #0]
      break;
 8010022:	e0f2      	b.n	801020a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8010024:	683b      	ldr	r3, [r7, #0]
 8010026:	885b      	ldrh	r3, [r3, #2]
 8010028:	b2db      	uxtb	r3, r3
 801002a:	2b05      	cmp	r3, #5
 801002c:	f200 80ac 	bhi.w	8010188 <USBD_GetDescriptor+0x258>
 8010030:	a201      	add	r2, pc, #4	@ (adr r2, 8010038 <USBD_GetDescriptor+0x108>)
 8010032:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010036:	bf00      	nop
 8010038:	08010051 	.word	0x08010051
 801003c:	08010085 	.word	0x08010085
 8010040:	080100b9 	.word	0x080100b9
 8010044:	080100ed 	.word	0x080100ed
 8010048:	08010121 	.word	0x08010121
 801004c:	08010155 	.word	0x08010155
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8010050:	687b      	ldr	r3, [r7, #4]
 8010052:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010056:	685b      	ldr	r3, [r3, #4]
 8010058:	2b00      	cmp	r3, #0
 801005a:	d00b      	beq.n	8010074 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 801005c:	687b      	ldr	r3, [r7, #4]
 801005e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010062:	685b      	ldr	r3, [r3, #4]
 8010064:	687a      	ldr	r2, [r7, #4]
 8010066:	7c12      	ldrb	r2, [r2, #16]
 8010068:	f107 0108 	add.w	r1, r7, #8
 801006c:	4610      	mov	r0, r2
 801006e:	4798      	blx	r3
 8010070:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8010072:	e091      	b.n	8010198 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8010074:	6839      	ldr	r1, [r7, #0]
 8010076:	6878      	ldr	r0, [r7, #4]
 8010078:	f000 fab2 	bl	80105e0 <USBD_CtlError>
            err++;
 801007c:	7afb      	ldrb	r3, [r7, #11]
 801007e:	3301      	adds	r3, #1
 8010080:	72fb      	strb	r3, [r7, #11]
          break;
 8010082:	e089      	b.n	8010198 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8010084:	687b      	ldr	r3, [r7, #4]
 8010086:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801008a:	689b      	ldr	r3, [r3, #8]
 801008c:	2b00      	cmp	r3, #0
 801008e:	d00b      	beq.n	80100a8 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8010090:	687b      	ldr	r3, [r7, #4]
 8010092:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010096:	689b      	ldr	r3, [r3, #8]
 8010098:	687a      	ldr	r2, [r7, #4]
 801009a:	7c12      	ldrb	r2, [r2, #16]
 801009c:	f107 0108 	add.w	r1, r7, #8
 80100a0:	4610      	mov	r0, r2
 80100a2:	4798      	blx	r3
 80100a4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80100a6:	e077      	b.n	8010198 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80100a8:	6839      	ldr	r1, [r7, #0]
 80100aa:	6878      	ldr	r0, [r7, #4]
 80100ac:	f000 fa98 	bl	80105e0 <USBD_CtlError>
            err++;
 80100b0:	7afb      	ldrb	r3, [r7, #11]
 80100b2:	3301      	adds	r3, #1
 80100b4:	72fb      	strb	r3, [r7, #11]
          break;
 80100b6:	e06f      	b.n	8010198 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80100b8:	687b      	ldr	r3, [r7, #4]
 80100ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80100be:	68db      	ldr	r3, [r3, #12]
 80100c0:	2b00      	cmp	r3, #0
 80100c2:	d00b      	beq.n	80100dc <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80100c4:	687b      	ldr	r3, [r7, #4]
 80100c6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80100ca:	68db      	ldr	r3, [r3, #12]
 80100cc:	687a      	ldr	r2, [r7, #4]
 80100ce:	7c12      	ldrb	r2, [r2, #16]
 80100d0:	f107 0108 	add.w	r1, r7, #8
 80100d4:	4610      	mov	r0, r2
 80100d6:	4798      	blx	r3
 80100d8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80100da:	e05d      	b.n	8010198 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80100dc:	6839      	ldr	r1, [r7, #0]
 80100de:	6878      	ldr	r0, [r7, #4]
 80100e0:	f000 fa7e 	bl	80105e0 <USBD_CtlError>
            err++;
 80100e4:	7afb      	ldrb	r3, [r7, #11]
 80100e6:	3301      	adds	r3, #1
 80100e8:	72fb      	strb	r3, [r7, #11]
          break;
 80100ea:	e055      	b.n	8010198 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80100ec:	687b      	ldr	r3, [r7, #4]
 80100ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80100f2:	691b      	ldr	r3, [r3, #16]
 80100f4:	2b00      	cmp	r3, #0
 80100f6:	d00b      	beq.n	8010110 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80100f8:	687b      	ldr	r3, [r7, #4]
 80100fa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80100fe:	691b      	ldr	r3, [r3, #16]
 8010100:	687a      	ldr	r2, [r7, #4]
 8010102:	7c12      	ldrb	r2, [r2, #16]
 8010104:	f107 0108 	add.w	r1, r7, #8
 8010108:	4610      	mov	r0, r2
 801010a:	4798      	blx	r3
 801010c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801010e:	e043      	b.n	8010198 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8010110:	6839      	ldr	r1, [r7, #0]
 8010112:	6878      	ldr	r0, [r7, #4]
 8010114:	f000 fa64 	bl	80105e0 <USBD_CtlError>
            err++;
 8010118:	7afb      	ldrb	r3, [r7, #11]
 801011a:	3301      	adds	r3, #1
 801011c:	72fb      	strb	r3, [r7, #11]
          break;
 801011e:	e03b      	b.n	8010198 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8010120:	687b      	ldr	r3, [r7, #4]
 8010122:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010126:	695b      	ldr	r3, [r3, #20]
 8010128:	2b00      	cmp	r3, #0
 801012a:	d00b      	beq.n	8010144 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 801012c:	687b      	ldr	r3, [r7, #4]
 801012e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010132:	695b      	ldr	r3, [r3, #20]
 8010134:	687a      	ldr	r2, [r7, #4]
 8010136:	7c12      	ldrb	r2, [r2, #16]
 8010138:	f107 0108 	add.w	r1, r7, #8
 801013c:	4610      	mov	r0, r2
 801013e:	4798      	blx	r3
 8010140:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8010142:	e029      	b.n	8010198 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8010144:	6839      	ldr	r1, [r7, #0]
 8010146:	6878      	ldr	r0, [r7, #4]
 8010148:	f000 fa4a 	bl	80105e0 <USBD_CtlError>
            err++;
 801014c:	7afb      	ldrb	r3, [r7, #11]
 801014e:	3301      	adds	r3, #1
 8010150:	72fb      	strb	r3, [r7, #11]
          break;
 8010152:	e021      	b.n	8010198 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8010154:	687b      	ldr	r3, [r7, #4]
 8010156:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801015a:	699b      	ldr	r3, [r3, #24]
 801015c:	2b00      	cmp	r3, #0
 801015e:	d00b      	beq.n	8010178 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8010160:	687b      	ldr	r3, [r7, #4]
 8010162:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010166:	699b      	ldr	r3, [r3, #24]
 8010168:	687a      	ldr	r2, [r7, #4]
 801016a:	7c12      	ldrb	r2, [r2, #16]
 801016c:	f107 0108 	add.w	r1, r7, #8
 8010170:	4610      	mov	r0, r2
 8010172:	4798      	blx	r3
 8010174:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8010176:	e00f      	b.n	8010198 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8010178:	6839      	ldr	r1, [r7, #0]
 801017a:	6878      	ldr	r0, [r7, #4]
 801017c:	f000 fa30 	bl	80105e0 <USBD_CtlError>
            err++;
 8010180:	7afb      	ldrb	r3, [r7, #11]
 8010182:	3301      	adds	r3, #1
 8010184:	72fb      	strb	r3, [r7, #11]
          break;
 8010186:	e007      	b.n	8010198 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8010188:	6839      	ldr	r1, [r7, #0]
 801018a:	6878      	ldr	r0, [r7, #4]
 801018c:	f000 fa28 	bl	80105e0 <USBD_CtlError>
          err++;
 8010190:	7afb      	ldrb	r3, [r7, #11]
 8010192:	3301      	adds	r3, #1
 8010194:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 8010196:	bf00      	nop
      }
      break;
 8010198:	e037      	b.n	801020a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 801019a:	687b      	ldr	r3, [r7, #4]
 801019c:	7c1b      	ldrb	r3, [r3, #16]
 801019e:	2b00      	cmp	r3, #0
 80101a0:	d109      	bne.n	80101b6 <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 80101a2:	687b      	ldr	r3, [r7, #4]
 80101a4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80101a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80101aa:	f107 0208 	add.w	r2, r7, #8
 80101ae:	4610      	mov	r0, r2
 80101b0:	4798      	blx	r3
 80101b2:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80101b4:	e029      	b.n	801020a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80101b6:	6839      	ldr	r1, [r7, #0]
 80101b8:	6878      	ldr	r0, [r7, #4]
 80101ba:	f000 fa11 	bl	80105e0 <USBD_CtlError>
        err++;
 80101be:	7afb      	ldrb	r3, [r7, #11]
 80101c0:	3301      	adds	r3, #1
 80101c2:	72fb      	strb	r3, [r7, #11]
      break;
 80101c4:	e021      	b.n	801020a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80101c6:	687b      	ldr	r3, [r7, #4]
 80101c8:	7c1b      	ldrb	r3, [r3, #16]
 80101ca:	2b00      	cmp	r3, #0
 80101cc:	d10d      	bne.n	80101ea <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 80101ce:	687b      	ldr	r3, [r7, #4]
 80101d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80101d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80101d6:	f107 0208 	add.w	r2, r7, #8
 80101da:	4610      	mov	r0, r2
 80101dc:	4798      	blx	r3
 80101de:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80101e0:	68fb      	ldr	r3, [r7, #12]
 80101e2:	3301      	adds	r3, #1
 80101e4:	2207      	movs	r2, #7
 80101e6:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80101e8:	e00f      	b.n	801020a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80101ea:	6839      	ldr	r1, [r7, #0]
 80101ec:	6878      	ldr	r0, [r7, #4]
 80101ee:	f000 f9f7 	bl	80105e0 <USBD_CtlError>
        err++;
 80101f2:	7afb      	ldrb	r3, [r7, #11]
 80101f4:	3301      	adds	r3, #1
 80101f6:	72fb      	strb	r3, [r7, #11]
      break;
 80101f8:	e007      	b.n	801020a <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 80101fa:	6839      	ldr	r1, [r7, #0]
 80101fc:	6878      	ldr	r0, [r7, #4]
 80101fe:	f000 f9ef 	bl	80105e0 <USBD_CtlError>
      err++;
 8010202:	7afb      	ldrb	r3, [r7, #11]
 8010204:	3301      	adds	r3, #1
 8010206:	72fb      	strb	r3, [r7, #11]
      break;
 8010208:	bf00      	nop
  }

  if (err != 0U)
 801020a:	7afb      	ldrb	r3, [r7, #11]
 801020c:	2b00      	cmp	r3, #0
 801020e:	d11e      	bne.n	801024e <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8010210:	683b      	ldr	r3, [r7, #0]
 8010212:	88db      	ldrh	r3, [r3, #6]
 8010214:	2b00      	cmp	r3, #0
 8010216:	d016      	beq.n	8010246 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8010218:	893b      	ldrh	r3, [r7, #8]
 801021a:	2b00      	cmp	r3, #0
 801021c:	d00e      	beq.n	801023c <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 801021e:	683b      	ldr	r3, [r7, #0]
 8010220:	88da      	ldrh	r2, [r3, #6]
 8010222:	893b      	ldrh	r3, [r7, #8]
 8010224:	4293      	cmp	r3, r2
 8010226:	bf28      	it	cs
 8010228:	4613      	movcs	r3, r2
 801022a:	b29b      	uxth	r3, r3
 801022c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 801022e:	893b      	ldrh	r3, [r7, #8]
 8010230:	461a      	mov	r2, r3
 8010232:	68f9      	ldr	r1, [r7, #12]
 8010234:	6878      	ldr	r0, [r7, #4]
 8010236:	f000 fa44 	bl	80106c2 <USBD_CtlSendData>
 801023a:	e009      	b.n	8010250 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 801023c:	6839      	ldr	r1, [r7, #0]
 801023e:	6878      	ldr	r0, [r7, #4]
 8010240:	f000 f9ce 	bl	80105e0 <USBD_CtlError>
 8010244:	e004      	b.n	8010250 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8010246:	6878      	ldr	r0, [r7, #4]
 8010248:	f000 fa95 	bl	8010776 <USBD_CtlSendStatus>
 801024c:	e000      	b.n	8010250 <USBD_GetDescriptor+0x320>
    return;
 801024e:	bf00      	nop
  }
}
 8010250:	3710      	adds	r7, #16
 8010252:	46bd      	mov	sp, r7
 8010254:	bd80      	pop	{r7, pc}
 8010256:	bf00      	nop

08010258 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010258:	b580      	push	{r7, lr}
 801025a:	b084      	sub	sp, #16
 801025c:	af00      	add	r7, sp, #0
 801025e:	6078      	str	r0, [r7, #4]
 8010260:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8010262:	683b      	ldr	r3, [r7, #0]
 8010264:	889b      	ldrh	r3, [r3, #4]
 8010266:	2b00      	cmp	r3, #0
 8010268:	d131      	bne.n	80102ce <USBD_SetAddress+0x76>
 801026a:	683b      	ldr	r3, [r7, #0]
 801026c:	88db      	ldrh	r3, [r3, #6]
 801026e:	2b00      	cmp	r3, #0
 8010270:	d12d      	bne.n	80102ce <USBD_SetAddress+0x76>
 8010272:	683b      	ldr	r3, [r7, #0]
 8010274:	885b      	ldrh	r3, [r3, #2]
 8010276:	2b7f      	cmp	r3, #127	@ 0x7f
 8010278:	d829      	bhi.n	80102ce <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 801027a:	683b      	ldr	r3, [r7, #0]
 801027c:	885b      	ldrh	r3, [r3, #2]
 801027e:	b2db      	uxtb	r3, r3
 8010280:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8010284:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010286:	687b      	ldr	r3, [r7, #4]
 8010288:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801028c:	b2db      	uxtb	r3, r3
 801028e:	2b03      	cmp	r3, #3
 8010290:	d104      	bne.n	801029c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8010292:	6839      	ldr	r1, [r7, #0]
 8010294:	6878      	ldr	r0, [r7, #4]
 8010296:	f000 f9a3 	bl	80105e0 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801029a:	e01d      	b.n	80102d8 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 801029c:	687b      	ldr	r3, [r7, #4]
 801029e:	7bfa      	ldrb	r2, [r7, #15]
 80102a0:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 80102a4:	7bfb      	ldrb	r3, [r7, #15]
 80102a6:	4619      	mov	r1, r3
 80102a8:	6878      	ldr	r0, [r7, #4]
 80102aa:	f000 fefd 	bl	80110a8 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 80102ae:	6878      	ldr	r0, [r7, #4]
 80102b0:	f000 fa61 	bl	8010776 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80102b4:	7bfb      	ldrb	r3, [r7, #15]
 80102b6:	2b00      	cmp	r3, #0
 80102b8:	d004      	beq.n	80102c4 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80102ba:	687b      	ldr	r3, [r7, #4]
 80102bc:	2202      	movs	r2, #2
 80102be:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80102c2:	e009      	b.n	80102d8 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80102c4:	687b      	ldr	r3, [r7, #4]
 80102c6:	2201      	movs	r2, #1
 80102c8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80102cc:	e004      	b.n	80102d8 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80102ce:	6839      	ldr	r1, [r7, #0]
 80102d0:	6878      	ldr	r0, [r7, #4]
 80102d2:	f000 f985 	bl	80105e0 <USBD_CtlError>
  }
}
 80102d6:	bf00      	nop
 80102d8:	bf00      	nop
 80102da:	3710      	adds	r7, #16
 80102dc:	46bd      	mov	sp, r7
 80102de:	bd80      	pop	{r7, pc}

080102e0 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80102e0:	b580      	push	{r7, lr}
 80102e2:	b084      	sub	sp, #16
 80102e4:	af00      	add	r7, sp, #0
 80102e6:	6078      	str	r0, [r7, #4]
 80102e8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80102ea:	2300      	movs	r3, #0
 80102ec:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80102ee:	683b      	ldr	r3, [r7, #0]
 80102f0:	885b      	ldrh	r3, [r3, #2]
 80102f2:	b2da      	uxtb	r2, r3
 80102f4:	4b4c      	ldr	r3, [pc, #304]	@ (8010428 <USBD_SetConfig+0x148>)
 80102f6:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80102f8:	4b4b      	ldr	r3, [pc, #300]	@ (8010428 <USBD_SetConfig+0x148>)
 80102fa:	781b      	ldrb	r3, [r3, #0]
 80102fc:	2b01      	cmp	r3, #1
 80102fe:	d905      	bls.n	801030c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8010300:	6839      	ldr	r1, [r7, #0]
 8010302:	6878      	ldr	r0, [r7, #4]
 8010304:	f000 f96c 	bl	80105e0 <USBD_CtlError>
    return USBD_FAIL;
 8010308:	2303      	movs	r3, #3
 801030a:	e088      	b.n	801041e <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 801030c:	687b      	ldr	r3, [r7, #4]
 801030e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010312:	b2db      	uxtb	r3, r3
 8010314:	2b02      	cmp	r3, #2
 8010316:	d002      	beq.n	801031e <USBD_SetConfig+0x3e>
 8010318:	2b03      	cmp	r3, #3
 801031a:	d025      	beq.n	8010368 <USBD_SetConfig+0x88>
 801031c:	e071      	b.n	8010402 <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 801031e:	4b42      	ldr	r3, [pc, #264]	@ (8010428 <USBD_SetConfig+0x148>)
 8010320:	781b      	ldrb	r3, [r3, #0]
 8010322:	2b00      	cmp	r3, #0
 8010324:	d01c      	beq.n	8010360 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 8010326:	4b40      	ldr	r3, [pc, #256]	@ (8010428 <USBD_SetConfig+0x148>)
 8010328:	781b      	ldrb	r3, [r3, #0]
 801032a:	461a      	mov	r2, r3
 801032c:	687b      	ldr	r3, [r7, #4]
 801032e:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8010330:	4b3d      	ldr	r3, [pc, #244]	@ (8010428 <USBD_SetConfig+0x148>)
 8010332:	781b      	ldrb	r3, [r3, #0]
 8010334:	4619      	mov	r1, r3
 8010336:	6878      	ldr	r0, [r7, #4]
 8010338:	f7ff f990 	bl	800f65c <USBD_SetClassConfig>
 801033c:	4603      	mov	r3, r0
 801033e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8010340:	7bfb      	ldrb	r3, [r7, #15]
 8010342:	2b00      	cmp	r3, #0
 8010344:	d004      	beq.n	8010350 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 8010346:	6839      	ldr	r1, [r7, #0]
 8010348:	6878      	ldr	r0, [r7, #4]
 801034a:	f000 f949 	bl	80105e0 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 801034e:	e065      	b.n	801041c <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8010350:	6878      	ldr	r0, [r7, #4]
 8010352:	f000 fa10 	bl	8010776 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8010356:	687b      	ldr	r3, [r7, #4]
 8010358:	2203      	movs	r2, #3
 801035a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 801035e:	e05d      	b.n	801041c <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8010360:	6878      	ldr	r0, [r7, #4]
 8010362:	f000 fa08 	bl	8010776 <USBD_CtlSendStatus>
      break;
 8010366:	e059      	b.n	801041c <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8010368:	4b2f      	ldr	r3, [pc, #188]	@ (8010428 <USBD_SetConfig+0x148>)
 801036a:	781b      	ldrb	r3, [r3, #0]
 801036c:	2b00      	cmp	r3, #0
 801036e:	d112      	bne.n	8010396 <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8010370:	687b      	ldr	r3, [r7, #4]
 8010372:	2202      	movs	r2, #2
 8010374:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8010378:	4b2b      	ldr	r3, [pc, #172]	@ (8010428 <USBD_SetConfig+0x148>)
 801037a:	781b      	ldrb	r3, [r3, #0]
 801037c:	461a      	mov	r2, r3
 801037e:	687b      	ldr	r3, [r7, #4]
 8010380:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8010382:	4b29      	ldr	r3, [pc, #164]	@ (8010428 <USBD_SetConfig+0x148>)
 8010384:	781b      	ldrb	r3, [r3, #0]
 8010386:	4619      	mov	r1, r3
 8010388:	6878      	ldr	r0, [r7, #4]
 801038a:	f7ff f983 	bl	800f694 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 801038e:	6878      	ldr	r0, [r7, #4]
 8010390:	f000 f9f1 	bl	8010776 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8010394:	e042      	b.n	801041c <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 8010396:	4b24      	ldr	r3, [pc, #144]	@ (8010428 <USBD_SetConfig+0x148>)
 8010398:	781b      	ldrb	r3, [r3, #0]
 801039a:	461a      	mov	r2, r3
 801039c:	687b      	ldr	r3, [r7, #4]
 801039e:	685b      	ldr	r3, [r3, #4]
 80103a0:	429a      	cmp	r2, r3
 80103a2:	d02a      	beq.n	80103fa <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80103a4:	687b      	ldr	r3, [r7, #4]
 80103a6:	685b      	ldr	r3, [r3, #4]
 80103a8:	b2db      	uxtb	r3, r3
 80103aa:	4619      	mov	r1, r3
 80103ac:	6878      	ldr	r0, [r7, #4]
 80103ae:	f7ff f971 	bl	800f694 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 80103b2:	4b1d      	ldr	r3, [pc, #116]	@ (8010428 <USBD_SetConfig+0x148>)
 80103b4:	781b      	ldrb	r3, [r3, #0]
 80103b6:	461a      	mov	r2, r3
 80103b8:	687b      	ldr	r3, [r7, #4]
 80103ba:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 80103bc:	4b1a      	ldr	r3, [pc, #104]	@ (8010428 <USBD_SetConfig+0x148>)
 80103be:	781b      	ldrb	r3, [r3, #0]
 80103c0:	4619      	mov	r1, r3
 80103c2:	6878      	ldr	r0, [r7, #4]
 80103c4:	f7ff f94a 	bl	800f65c <USBD_SetClassConfig>
 80103c8:	4603      	mov	r3, r0
 80103ca:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 80103cc:	7bfb      	ldrb	r3, [r7, #15]
 80103ce:	2b00      	cmp	r3, #0
 80103d0:	d00f      	beq.n	80103f2 <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 80103d2:	6839      	ldr	r1, [r7, #0]
 80103d4:	6878      	ldr	r0, [r7, #4]
 80103d6:	f000 f903 	bl	80105e0 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80103da:	687b      	ldr	r3, [r7, #4]
 80103dc:	685b      	ldr	r3, [r3, #4]
 80103de:	b2db      	uxtb	r3, r3
 80103e0:	4619      	mov	r1, r3
 80103e2:	6878      	ldr	r0, [r7, #4]
 80103e4:	f7ff f956 	bl	800f694 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80103e8:	687b      	ldr	r3, [r7, #4]
 80103ea:	2202      	movs	r2, #2
 80103ec:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80103f0:	e014      	b.n	801041c <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 80103f2:	6878      	ldr	r0, [r7, #4]
 80103f4:	f000 f9bf 	bl	8010776 <USBD_CtlSendStatus>
      break;
 80103f8:	e010      	b.n	801041c <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 80103fa:	6878      	ldr	r0, [r7, #4]
 80103fc:	f000 f9bb 	bl	8010776 <USBD_CtlSendStatus>
      break;
 8010400:	e00c      	b.n	801041c <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 8010402:	6839      	ldr	r1, [r7, #0]
 8010404:	6878      	ldr	r0, [r7, #4]
 8010406:	f000 f8eb 	bl	80105e0 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 801040a:	4b07      	ldr	r3, [pc, #28]	@ (8010428 <USBD_SetConfig+0x148>)
 801040c:	781b      	ldrb	r3, [r3, #0]
 801040e:	4619      	mov	r1, r3
 8010410:	6878      	ldr	r0, [r7, #4]
 8010412:	f7ff f93f 	bl	800f694 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8010416:	2303      	movs	r3, #3
 8010418:	73fb      	strb	r3, [r7, #15]
      break;
 801041a:	bf00      	nop
  }

  return ret;
 801041c:	7bfb      	ldrb	r3, [r7, #15]
}
 801041e:	4618      	mov	r0, r3
 8010420:	3710      	adds	r7, #16
 8010422:	46bd      	mov	sp, r7
 8010424:	bd80      	pop	{r7, pc}
 8010426:	bf00      	nop
 8010428:	200022a5 	.word	0x200022a5

0801042c <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801042c:	b580      	push	{r7, lr}
 801042e:	b082      	sub	sp, #8
 8010430:	af00      	add	r7, sp, #0
 8010432:	6078      	str	r0, [r7, #4]
 8010434:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8010436:	683b      	ldr	r3, [r7, #0]
 8010438:	88db      	ldrh	r3, [r3, #6]
 801043a:	2b01      	cmp	r3, #1
 801043c:	d004      	beq.n	8010448 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 801043e:	6839      	ldr	r1, [r7, #0]
 8010440:	6878      	ldr	r0, [r7, #4]
 8010442:	f000 f8cd 	bl	80105e0 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8010446:	e023      	b.n	8010490 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8010448:	687b      	ldr	r3, [r7, #4]
 801044a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801044e:	b2db      	uxtb	r3, r3
 8010450:	2b02      	cmp	r3, #2
 8010452:	dc02      	bgt.n	801045a <USBD_GetConfig+0x2e>
 8010454:	2b00      	cmp	r3, #0
 8010456:	dc03      	bgt.n	8010460 <USBD_GetConfig+0x34>
 8010458:	e015      	b.n	8010486 <USBD_GetConfig+0x5a>
 801045a:	2b03      	cmp	r3, #3
 801045c:	d00b      	beq.n	8010476 <USBD_GetConfig+0x4a>
 801045e:	e012      	b.n	8010486 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8010460:	687b      	ldr	r3, [r7, #4]
 8010462:	2200      	movs	r2, #0
 8010464:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8010466:	687b      	ldr	r3, [r7, #4]
 8010468:	3308      	adds	r3, #8
 801046a:	2201      	movs	r2, #1
 801046c:	4619      	mov	r1, r3
 801046e:	6878      	ldr	r0, [r7, #4]
 8010470:	f000 f927 	bl	80106c2 <USBD_CtlSendData>
        break;
 8010474:	e00c      	b.n	8010490 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8010476:	687b      	ldr	r3, [r7, #4]
 8010478:	3304      	adds	r3, #4
 801047a:	2201      	movs	r2, #1
 801047c:	4619      	mov	r1, r3
 801047e:	6878      	ldr	r0, [r7, #4]
 8010480:	f000 f91f 	bl	80106c2 <USBD_CtlSendData>
        break;
 8010484:	e004      	b.n	8010490 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8010486:	6839      	ldr	r1, [r7, #0]
 8010488:	6878      	ldr	r0, [r7, #4]
 801048a:	f000 f8a9 	bl	80105e0 <USBD_CtlError>
        break;
 801048e:	bf00      	nop
}
 8010490:	bf00      	nop
 8010492:	3708      	adds	r7, #8
 8010494:	46bd      	mov	sp, r7
 8010496:	bd80      	pop	{r7, pc}

08010498 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010498:	b580      	push	{r7, lr}
 801049a:	b082      	sub	sp, #8
 801049c:	af00      	add	r7, sp, #0
 801049e:	6078      	str	r0, [r7, #4]
 80104a0:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80104a2:	687b      	ldr	r3, [r7, #4]
 80104a4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80104a8:	b2db      	uxtb	r3, r3
 80104aa:	3b01      	subs	r3, #1
 80104ac:	2b02      	cmp	r3, #2
 80104ae:	d81e      	bhi.n	80104ee <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 80104b0:	683b      	ldr	r3, [r7, #0]
 80104b2:	88db      	ldrh	r3, [r3, #6]
 80104b4:	2b02      	cmp	r3, #2
 80104b6:	d004      	beq.n	80104c2 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 80104b8:	6839      	ldr	r1, [r7, #0]
 80104ba:	6878      	ldr	r0, [r7, #4]
 80104bc:	f000 f890 	bl	80105e0 <USBD_CtlError>
        break;
 80104c0:	e01a      	b.n	80104f8 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80104c2:	687b      	ldr	r3, [r7, #4]
 80104c4:	2201      	movs	r2, #1
 80104c6:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 80104c8:	687b      	ldr	r3, [r7, #4]
 80104ca:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 80104ce:	2b00      	cmp	r3, #0
 80104d0:	d005      	beq.n	80104de <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80104d2:	687b      	ldr	r3, [r7, #4]
 80104d4:	68db      	ldr	r3, [r3, #12]
 80104d6:	f043 0202 	orr.w	r2, r3, #2
 80104da:	687b      	ldr	r3, [r7, #4]
 80104dc:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80104de:	687b      	ldr	r3, [r7, #4]
 80104e0:	330c      	adds	r3, #12
 80104e2:	2202      	movs	r2, #2
 80104e4:	4619      	mov	r1, r3
 80104e6:	6878      	ldr	r0, [r7, #4]
 80104e8:	f000 f8eb 	bl	80106c2 <USBD_CtlSendData>
      break;
 80104ec:	e004      	b.n	80104f8 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 80104ee:	6839      	ldr	r1, [r7, #0]
 80104f0:	6878      	ldr	r0, [r7, #4]
 80104f2:	f000 f875 	bl	80105e0 <USBD_CtlError>
      break;
 80104f6:	bf00      	nop
  }
}
 80104f8:	bf00      	nop
 80104fa:	3708      	adds	r7, #8
 80104fc:	46bd      	mov	sp, r7
 80104fe:	bd80      	pop	{r7, pc}

08010500 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010500:	b580      	push	{r7, lr}
 8010502:	b082      	sub	sp, #8
 8010504:	af00      	add	r7, sp, #0
 8010506:	6078      	str	r0, [r7, #4]
 8010508:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 801050a:	683b      	ldr	r3, [r7, #0]
 801050c:	885b      	ldrh	r3, [r3, #2]
 801050e:	2b01      	cmp	r3, #1
 8010510:	d106      	bne.n	8010520 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8010512:	687b      	ldr	r3, [r7, #4]
 8010514:	2201      	movs	r2, #1
 8010516:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 801051a:	6878      	ldr	r0, [r7, #4]
 801051c:	f000 f92b 	bl	8010776 <USBD_CtlSendStatus>
  }
}
 8010520:	bf00      	nop
 8010522:	3708      	adds	r7, #8
 8010524:	46bd      	mov	sp, r7
 8010526:	bd80      	pop	{r7, pc}

08010528 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010528:	b580      	push	{r7, lr}
 801052a:	b082      	sub	sp, #8
 801052c:	af00      	add	r7, sp, #0
 801052e:	6078      	str	r0, [r7, #4]
 8010530:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8010532:	687b      	ldr	r3, [r7, #4]
 8010534:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010538:	b2db      	uxtb	r3, r3
 801053a:	3b01      	subs	r3, #1
 801053c:	2b02      	cmp	r3, #2
 801053e:	d80b      	bhi.n	8010558 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8010540:	683b      	ldr	r3, [r7, #0]
 8010542:	885b      	ldrh	r3, [r3, #2]
 8010544:	2b01      	cmp	r3, #1
 8010546:	d10c      	bne.n	8010562 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8010548:	687b      	ldr	r3, [r7, #4]
 801054a:	2200      	movs	r2, #0
 801054c:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8010550:	6878      	ldr	r0, [r7, #4]
 8010552:	f000 f910 	bl	8010776 <USBD_CtlSendStatus>
      }
      break;
 8010556:	e004      	b.n	8010562 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8010558:	6839      	ldr	r1, [r7, #0]
 801055a:	6878      	ldr	r0, [r7, #4]
 801055c:	f000 f840 	bl	80105e0 <USBD_CtlError>
      break;
 8010560:	e000      	b.n	8010564 <USBD_ClrFeature+0x3c>
      break;
 8010562:	bf00      	nop
  }
}
 8010564:	bf00      	nop
 8010566:	3708      	adds	r7, #8
 8010568:	46bd      	mov	sp, r7
 801056a:	bd80      	pop	{r7, pc}

0801056c <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 801056c:	b580      	push	{r7, lr}
 801056e:	b084      	sub	sp, #16
 8010570:	af00      	add	r7, sp, #0
 8010572:	6078      	str	r0, [r7, #4]
 8010574:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8010576:	683b      	ldr	r3, [r7, #0]
 8010578:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 801057a:	68fb      	ldr	r3, [r7, #12]
 801057c:	781a      	ldrb	r2, [r3, #0]
 801057e:	687b      	ldr	r3, [r7, #4]
 8010580:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8010582:	68fb      	ldr	r3, [r7, #12]
 8010584:	3301      	adds	r3, #1
 8010586:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8010588:	68fb      	ldr	r3, [r7, #12]
 801058a:	781a      	ldrb	r2, [r3, #0]
 801058c:	687b      	ldr	r3, [r7, #4]
 801058e:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8010590:	68fb      	ldr	r3, [r7, #12]
 8010592:	3301      	adds	r3, #1
 8010594:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8010596:	68f8      	ldr	r0, [r7, #12]
 8010598:	f7ff fa90 	bl	800fabc <SWAPBYTE>
 801059c:	4603      	mov	r3, r0
 801059e:	461a      	mov	r2, r3
 80105a0:	687b      	ldr	r3, [r7, #4]
 80105a2:	805a      	strh	r2, [r3, #2]

  pbuff++;
 80105a4:	68fb      	ldr	r3, [r7, #12]
 80105a6:	3301      	adds	r3, #1
 80105a8:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80105aa:	68fb      	ldr	r3, [r7, #12]
 80105ac:	3301      	adds	r3, #1
 80105ae:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 80105b0:	68f8      	ldr	r0, [r7, #12]
 80105b2:	f7ff fa83 	bl	800fabc <SWAPBYTE>
 80105b6:	4603      	mov	r3, r0
 80105b8:	461a      	mov	r2, r3
 80105ba:	687b      	ldr	r3, [r7, #4]
 80105bc:	809a      	strh	r2, [r3, #4]

  pbuff++;
 80105be:	68fb      	ldr	r3, [r7, #12]
 80105c0:	3301      	adds	r3, #1
 80105c2:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80105c4:	68fb      	ldr	r3, [r7, #12]
 80105c6:	3301      	adds	r3, #1
 80105c8:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 80105ca:	68f8      	ldr	r0, [r7, #12]
 80105cc:	f7ff fa76 	bl	800fabc <SWAPBYTE>
 80105d0:	4603      	mov	r3, r0
 80105d2:	461a      	mov	r2, r3
 80105d4:	687b      	ldr	r3, [r7, #4]
 80105d6:	80da      	strh	r2, [r3, #6]
}
 80105d8:	bf00      	nop
 80105da:	3710      	adds	r7, #16
 80105dc:	46bd      	mov	sp, r7
 80105de:	bd80      	pop	{r7, pc}

080105e0 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80105e0:	b580      	push	{r7, lr}
 80105e2:	b082      	sub	sp, #8
 80105e4:	af00      	add	r7, sp, #0
 80105e6:	6078      	str	r0, [r7, #4]
 80105e8:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 80105ea:	2180      	movs	r1, #128	@ 0x80
 80105ec:	6878      	ldr	r0, [r7, #4]
 80105ee:	f000 fcf1 	bl	8010fd4 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80105f2:	2100      	movs	r1, #0
 80105f4:	6878      	ldr	r0, [r7, #4]
 80105f6:	f000 fced 	bl	8010fd4 <USBD_LL_StallEP>
}
 80105fa:	bf00      	nop
 80105fc:	3708      	adds	r7, #8
 80105fe:	46bd      	mov	sp, r7
 8010600:	bd80      	pop	{r7, pc}

08010602 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8010602:	b580      	push	{r7, lr}
 8010604:	b086      	sub	sp, #24
 8010606:	af00      	add	r7, sp, #0
 8010608:	60f8      	str	r0, [r7, #12]
 801060a:	60b9      	str	r1, [r7, #8]
 801060c:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 801060e:	2300      	movs	r3, #0
 8010610:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8010612:	68fb      	ldr	r3, [r7, #12]
 8010614:	2b00      	cmp	r3, #0
 8010616:	d036      	beq.n	8010686 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8010618:	68fb      	ldr	r3, [r7, #12]
 801061a:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 801061c:	6938      	ldr	r0, [r7, #16]
 801061e:	f000 f836 	bl	801068e <USBD_GetLen>
 8010622:	4603      	mov	r3, r0
 8010624:	3301      	adds	r3, #1
 8010626:	b29b      	uxth	r3, r3
 8010628:	005b      	lsls	r3, r3, #1
 801062a:	b29a      	uxth	r2, r3
 801062c:	687b      	ldr	r3, [r7, #4]
 801062e:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8010630:	7dfb      	ldrb	r3, [r7, #23]
 8010632:	68ba      	ldr	r2, [r7, #8]
 8010634:	4413      	add	r3, r2
 8010636:	687a      	ldr	r2, [r7, #4]
 8010638:	7812      	ldrb	r2, [r2, #0]
 801063a:	701a      	strb	r2, [r3, #0]
  idx++;
 801063c:	7dfb      	ldrb	r3, [r7, #23]
 801063e:	3301      	adds	r3, #1
 8010640:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8010642:	7dfb      	ldrb	r3, [r7, #23]
 8010644:	68ba      	ldr	r2, [r7, #8]
 8010646:	4413      	add	r3, r2
 8010648:	2203      	movs	r2, #3
 801064a:	701a      	strb	r2, [r3, #0]
  idx++;
 801064c:	7dfb      	ldrb	r3, [r7, #23]
 801064e:	3301      	adds	r3, #1
 8010650:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8010652:	e013      	b.n	801067c <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8010654:	7dfb      	ldrb	r3, [r7, #23]
 8010656:	68ba      	ldr	r2, [r7, #8]
 8010658:	4413      	add	r3, r2
 801065a:	693a      	ldr	r2, [r7, #16]
 801065c:	7812      	ldrb	r2, [r2, #0]
 801065e:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8010660:	693b      	ldr	r3, [r7, #16]
 8010662:	3301      	adds	r3, #1
 8010664:	613b      	str	r3, [r7, #16]
    idx++;
 8010666:	7dfb      	ldrb	r3, [r7, #23]
 8010668:	3301      	adds	r3, #1
 801066a:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 801066c:	7dfb      	ldrb	r3, [r7, #23]
 801066e:	68ba      	ldr	r2, [r7, #8]
 8010670:	4413      	add	r3, r2
 8010672:	2200      	movs	r2, #0
 8010674:	701a      	strb	r2, [r3, #0]
    idx++;
 8010676:	7dfb      	ldrb	r3, [r7, #23]
 8010678:	3301      	adds	r3, #1
 801067a:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 801067c:	693b      	ldr	r3, [r7, #16]
 801067e:	781b      	ldrb	r3, [r3, #0]
 8010680:	2b00      	cmp	r3, #0
 8010682:	d1e7      	bne.n	8010654 <USBD_GetString+0x52>
 8010684:	e000      	b.n	8010688 <USBD_GetString+0x86>
    return;
 8010686:	bf00      	nop
  }
}
 8010688:	3718      	adds	r7, #24
 801068a:	46bd      	mov	sp, r7
 801068c:	bd80      	pop	{r7, pc}

0801068e <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 801068e:	b480      	push	{r7}
 8010690:	b085      	sub	sp, #20
 8010692:	af00      	add	r7, sp, #0
 8010694:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8010696:	2300      	movs	r3, #0
 8010698:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 801069a:	687b      	ldr	r3, [r7, #4]
 801069c:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 801069e:	e005      	b.n	80106ac <USBD_GetLen+0x1e>
  {
    len++;
 80106a0:	7bfb      	ldrb	r3, [r7, #15]
 80106a2:	3301      	adds	r3, #1
 80106a4:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 80106a6:	68bb      	ldr	r3, [r7, #8]
 80106a8:	3301      	adds	r3, #1
 80106aa:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 80106ac:	68bb      	ldr	r3, [r7, #8]
 80106ae:	781b      	ldrb	r3, [r3, #0]
 80106b0:	2b00      	cmp	r3, #0
 80106b2:	d1f5      	bne.n	80106a0 <USBD_GetLen+0x12>
  }

  return len;
 80106b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80106b6:	4618      	mov	r0, r3
 80106b8:	3714      	adds	r7, #20
 80106ba:	46bd      	mov	sp, r7
 80106bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106c0:	4770      	bx	lr

080106c2 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 80106c2:	b580      	push	{r7, lr}
 80106c4:	b084      	sub	sp, #16
 80106c6:	af00      	add	r7, sp, #0
 80106c8:	60f8      	str	r0, [r7, #12]
 80106ca:	60b9      	str	r1, [r7, #8]
 80106cc:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80106ce:	68fb      	ldr	r3, [r7, #12]
 80106d0:	2202      	movs	r2, #2
 80106d2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 80106d6:	68fb      	ldr	r3, [r7, #12]
 80106d8:	687a      	ldr	r2, [r7, #4]
 80106da:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 80106dc:	68fb      	ldr	r3, [r7, #12]
 80106de:	687a      	ldr	r2, [r7, #4]
 80106e0:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80106e2:	687b      	ldr	r3, [r7, #4]
 80106e4:	68ba      	ldr	r2, [r7, #8]
 80106e6:	2100      	movs	r1, #0
 80106e8:	68f8      	ldr	r0, [r7, #12]
 80106ea:	f000 fcfc 	bl	80110e6 <USBD_LL_Transmit>

  return USBD_OK;
 80106ee:	2300      	movs	r3, #0
}
 80106f0:	4618      	mov	r0, r3
 80106f2:	3710      	adds	r7, #16
 80106f4:	46bd      	mov	sp, r7
 80106f6:	bd80      	pop	{r7, pc}

080106f8 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 80106f8:	b580      	push	{r7, lr}
 80106fa:	b084      	sub	sp, #16
 80106fc:	af00      	add	r7, sp, #0
 80106fe:	60f8      	str	r0, [r7, #12]
 8010700:	60b9      	str	r1, [r7, #8]
 8010702:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8010704:	687b      	ldr	r3, [r7, #4]
 8010706:	68ba      	ldr	r2, [r7, #8]
 8010708:	2100      	movs	r1, #0
 801070a:	68f8      	ldr	r0, [r7, #12]
 801070c:	f000 fceb 	bl	80110e6 <USBD_LL_Transmit>

  return USBD_OK;
 8010710:	2300      	movs	r3, #0
}
 8010712:	4618      	mov	r0, r3
 8010714:	3710      	adds	r7, #16
 8010716:	46bd      	mov	sp, r7
 8010718:	bd80      	pop	{r7, pc}

0801071a <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 801071a:	b580      	push	{r7, lr}
 801071c:	b084      	sub	sp, #16
 801071e:	af00      	add	r7, sp, #0
 8010720:	60f8      	str	r0, [r7, #12]
 8010722:	60b9      	str	r1, [r7, #8]
 8010724:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8010726:	68fb      	ldr	r3, [r7, #12]
 8010728:	2203      	movs	r2, #3
 801072a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 801072e:	68fb      	ldr	r3, [r7, #12]
 8010730:	687a      	ldr	r2, [r7, #4]
 8010732:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8010736:	68fb      	ldr	r3, [r7, #12]
 8010738:	687a      	ldr	r2, [r7, #4]
 801073a:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 801073e:	687b      	ldr	r3, [r7, #4]
 8010740:	68ba      	ldr	r2, [r7, #8]
 8010742:	2100      	movs	r1, #0
 8010744:	68f8      	ldr	r0, [r7, #12]
 8010746:	f000 fcef 	bl	8011128 <USBD_LL_PrepareReceive>

  return USBD_OK;
 801074a:	2300      	movs	r3, #0
}
 801074c:	4618      	mov	r0, r3
 801074e:	3710      	adds	r7, #16
 8010750:	46bd      	mov	sp, r7
 8010752:	bd80      	pop	{r7, pc}

08010754 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8010754:	b580      	push	{r7, lr}
 8010756:	b084      	sub	sp, #16
 8010758:	af00      	add	r7, sp, #0
 801075a:	60f8      	str	r0, [r7, #12]
 801075c:	60b9      	str	r1, [r7, #8]
 801075e:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8010760:	687b      	ldr	r3, [r7, #4]
 8010762:	68ba      	ldr	r2, [r7, #8]
 8010764:	2100      	movs	r1, #0
 8010766:	68f8      	ldr	r0, [r7, #12]
 8010768:	f000 fcde 	bl	8011128 <USBD_LL_PrepareReceive>

  return USBD_OK;
 801076c:	2300      	movs	r3, #0
}
 801076e:	4618      	mov	r0, r3
 8010770:	3710      	adds	r7, #16
 8010772:	46bd      	mov	sp, r7
 8010774:	bd80      	pop	{r7, pc}

08010776 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8010776:	b580      	push	{r7, lr}
 8010778:	b082      	sub	sp, #8
 801077a:	af00      	add	r7, sp, #0
 801077c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 801077e:	687b      	ldr	r3, [r7, #4]
 8010780:	2204      	movs	r2, #4
 8010782:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8010786:	2300      	movs	r3, #0
 8010788:	2200      	movs	r2, #0
 801078a:	2100      	movs	r1, #0
 801078c:	6878      	ldr	r0, [r7, #4]
 801078e:	f000 fcaa 	bl	80110e6 <USBD_LL_Transmit>

  return USBD_OK;
 8010792:	2300      	movs	r3, #0
}
 8010794:	4618      	mov	r0, r3
 8010796:	3708      	adds	r7, #8
 8010798:	46bd      	mov	sp, r7
 801079a:	bd80      	pop	{r7, pc}

0801079c <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 801079c:	b580      	push	{r7, lr}
 801079e:	b082      	sub	sp, #8
 80107a0:	af00      	add	r7, sp, #0
 80107a2:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80107a4:	687b      	ldr	r3, [r7, #4]
 80107a6:	2205      	movs	r2, #5
 80107a8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80107ac:	2300      	movs	r3, #0
 80107ae:	2200      	movs	r2, #0
 80107b0:	2100      	movs	r1, #0
 80107b2:	6878      	ldr	r0, [r7, #4]
 80107b4:	f000 fcb8 	bl	8011128 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80107b8:	2300      	movs	r3, #0
}
 80107ba:	4618      	mov	r0, r3
 80107bc:	3708      	adds	r7, #8
 80107be:	46bd      	mov	sp, r7
 80107c0:	bd80      	pop	{r7, pc}
	...

080107c4 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 80107c4:	b480      	push	{r7}
 80107c6:	b087      	sub	sp, #28
 80107c8:	af00      	add	r7, sp, #0
 80107ca:	60f8      	str	r0, [r7, #12]
 80107cc:	60b9      	str	r1, [r7, #8]
 80107ce:	4613      	mov	r3, r2
 80107d0:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 80107d2:	2301      	movs	r3, #1
 80107d4:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 80107d6:	2300      	movs	r3, #0
 80107d8:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 80107da:	4b1f      	ldr	r3, [pc, #124]	@ (8010858 <FATFS_LinkDriverEx+0x94>)
 80107dc:	7a5b      	ldrb	r3, [r3, #9]
 80107de:	b2db      	uxtb	r3, r3
 80107e0:	2b00      	cmp	r3, #0
 80107e2:	d131      	bne.n	8010848 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 80107e4:	4b1c      	ldr	r3, [pc, #112]	@ (8010858 <FATFS_LinkDriverEx+0x94>)
 80107e6:	7a5b      	ldrb	r3, [r3, #9]
 80107e8:	b2db      	uxtb	r3, r3
 80107ea:	461a      	mov	r2, r3
 80107ec:	4b1a      	ldr	r3, [pc, #104]	@ (8010858 <FATFS_LinkDriverEx+0x94>)
 80107ee:	2100      	movs	r1, #0
 80107f0:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 80107f2:	4b19      	ldr	r3, [pc, #100]	@ (8010858 <FATFS_LinkDriverEx+0x94>)
 80107f4:	7a5b      	ldrb	r3, [r3, #9]
 80107f6:	b2db      	uxtb	r3, r3
 80107f8:	4a17      	ldr	r2, [pc, #92]	@ (8010858 <FATFS_LinkDriverEx+0x94>)
 80107fa:	009b      	lsls	r3, r3, #2
 80107fc:	4413      	add	r3, r2
 80107fe:	68fa      	ldr	r2, [r7, #12]
 8010800:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8010802:	4b15      	ldr	r3, [pc, #84]	@ (8010858 <FATFS_LinkDriverEx+0x94>)
 8010804:	7a5b      	ldrb	r3, [r3, #9]
 8010806:	b2db      	uxtb	r3, r3
 8010808:	461a      	mov	r2, r3
 801080a:	4b13      	ldr	r3, [pc, #76]	@ (8010858 <FATFS_LinkDriverEx+0x94>)
 801080c:	4413      	add	r3, r2
 801080e:	79fa      	ldrb	r2, [r7, #7]
 8010810:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8010812:	4b11      	ldr	r3, [pc, #68]	@ (8010858 <FATFS_LinkDriverEx+0x94>)
 8010814:	7a5b      	ldrb	r3, [r3, #9]
 8010816:	b2db      	uxtb	r3, r3
 8010818:	1c5a      	adds	r2, r3, #1
 801081a:	b2d1      	uxtb	r1, r2
 801081c:	4a0e      	ldr	r2, [pc, #56]	@ (8010858 <FATFS_LinkDriverEx+0x94>)
 801081e:	7251      	strb	r1, [r2, #9]
 8010820:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8010822:	7dbb      	ldrb	r3, [r7, #22]
 8010824:	3330      	adds	r3, #48	@ 0x30
 8010826:	b2da      	uxtb	r2, r3
 8010828:	68bb      	ldr	r3, [r7, #8]
 801082a:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 801082c:	68bb      	ldr	r3, [r7, #8]
 801082e:	3301      	adds	r3, #1
 8010830:	223a      	movs	r2, #58	@ 0x3a
 8010832:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8010834:	68bb      	ldr	r3, [r7, #8]
 8010836:	3302      	adds	r3, #2
 8010838:	222f      	movs	r2, #47	@ 0x2f
 801083a:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 801083c:	68bb      	ldr	r3, [r7, #8]
 801083e:	3303      	adds	r3, #3
 8010840:	2200      	movs	r2, #0
 8010842:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8010844:	2300      	movs	r3, #0
 8010846:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8010848:	7dfb      	ldrb	r3, [r7, #23]
}
 801084a:	4618      	mov	r0, r3
 801084c:	371c      	adds	r7, #28
 801084e:	46bd      	mov	sp, r7
 8010850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010854:	4770      	bx	lr
 8010856:	bf00      	nop
 8010858:	200022a8 	.word	0x200022a8

0801085c <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 801085c:	b580      	push	{r7, lr}
 801085e:	b082      	sub	sp, #8
 8010860:	af00      	add	r7, sp, #0
 8010862:	6078      	str	r0, [r7, #4]
 8010864:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8010866:	2200      	movs	r2, #0
 8010868:	6839      	ldr	r1, [r7, #0]
 801086a:	6878      	ldr	r0, [r7, #4]
 801086c:	f7ff ffaa 	bl	80107c4 <FATFS_LinkDriverEx>
 8010870:	4603      	mov	r3, r0
}
 8010872:	4618      	mov	r0, r3
 8010874:	3708      	adds	r7, #8
 8010876:	46bd      	mov	sp, r7
 8010878:	bd80      	pop	{r7, pc}
	...

0801087c <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 801087c:	b580      	push	{r7, lr}
 801087e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 8010880:	2200      	movs	r2, #0
 8010882:	4912      	ldr	r1, [pc, #72]	@ (80108cc <MX_USB_Device_Init+0x50>)
 8010884:	4812      	ldr	r0, [pc, #72]	@ (80108d0 <MX_USB_Device_Init+0x54>)
 8010886:	f7fe fe7b 	bl	800f580 <USBD_Init>
 801088a:	4603      	mov	r3, r0
 801088c:	2b00      	cmp	r3, #0
 801088e:	d001      	beq.n	8010894 <MX_USB_Device_Init+0x18>
    Error_Handler();
 8010890:	f7f2 fc56 	bl	8003140 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 8010894:	490f      	ldr	r1, [pc, #60]	@ (80108d4 <MX_USB_Device_Init+0x58>)
 8010896:	480e      	ldr	r0, [pc, #56]	@ (80108d0 <MX_USB_Device_Init+0x54>)
 8010898:	f7fe fea2 	bl	800f5e0 <USBD_RegisterClass>
 801089c:	4603      	mov	r3, r0
 801089e:	2b00      	cmp	r3, #0
 80108a0:	d001      	beq.n	80108a6 <MX_USB_Device_Init+0x2a>
    Error_Handler();
 80108a2:	f7f2 fc4d 	bl	8003140 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 80108a6:	490c      	ldr	r1, [pc, #48]	@ (80108d8 <MX_USB_Device_Init+0x5c>)
 80108a8:	4809      	ldr	r0, [pc, #36]	@ (80108d0 <MX_USB_Device_Init+0x54>)
 80108aa:	f7fe fdc3 	bl	800f434 <USBD_CDC_RegisterInterface>
 80108ae:	4603      	mov	r3, r0
 80108b0:	2b00      	cmp	r3, #0
 80108b2:	d001      	beq.n	80108b8 <MX_USB_Device_Init+0x3c>
    Error_Handler();
 80108b4:	f7f2 fc44 	bl	8003140 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 80108b8:	4805      	ldr	r0, [pc, #20]	@ (80108d0 <MX_USB_Device_Init+0x54>)
 80108ba:	f7fe feb8 	bl	800f62e <USBD_Start>
 80108be:	4603      	mov	r3, r0
 80108c0:	2b00      	cmp	r3, #0
 80108c2:	d001      	beq.n	80108c8 <MX_USB_Device_Init+0x4c>
    Error_Handler();
 80108c4:	f7f2 fc3c 	bl	8003140 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 80108c8:	bf00      	nop
 80108ca:	bd80      	pop	{r7, pc}
 80108cc:	2000014c 	.word	0x2000014c
 80108d0:	200022b4 	.word	0x200022b4
 80108d4:	20000034 	.word	0x20000034
 80108d8:	20000138 	.word	0x20000138

080108dc <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 80108dc:	b580      	push	{r7, lr}
 80108de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 80108e0:	2200      	movs	r2, #0
 80108e2:	4905      	ldr	r1, [pc, #20]	@ (80108f8 <CDC_Init_FS+0x1c>)
 80108e4:	4805      	ldr	r0, [pc, #20]	@ (80108fc <CDC_Init_FS+0x20>)
 80108e6:	f7fe fdba 	bl	800f45e <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 80108ea:	4905      	ldr	r1, [pc, #20]	@ (8010900 <CDC_Init_FS+0x24>)
 80108ec:	4803      	ldr	r0, [pc, #12]	@ (80108fc <CDC_Init_FS+0x20>)
 80108ee:	f7fe fdd4 	bl	800f49a <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 80108f2:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 80108f4:	4618      	mov	r0, r3
 80108f6:	bd80      	pop	{r7, pc}
 80108f8:	20002984 	.word	0x20002984
 80108fc:	200022b4 	.word	0x200022b4
 8010900:	20002584 	.word	0x20002584

08010904 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8010904:	b480      	push	{r7}
 8010906:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8010908:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 801090a:	4618      	mov	r0, r3
 801090c:	46bd      	mov	sp, r7
 801090e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010912:	4770      	bx	lr

08010914 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8010914:	b480      	push	{r7}
 8010916:	b083      	sub	sp, #12
 8010918:	af00      	add	r7, sp, #0
 801091a:	4603      	mov	r3, r0
 801091c:	6039      	str	r1, [r7, #0]
 801091e:	71fb      	strb	r3, [r7, #7]
 8010920:	4613      	mov	r3, r2
 8010922:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8010924:	79fb      	ldrb	r3, [r7, #7]
 8010926:	2b23      	cmp	r3, #35	@ 0x23
 8010928:	d84a      	bhi.n	80109c0 <CDC_Control_FS+0xac>
 801092a:	a201      	add	r2, pc, #4	@ (adr r2, 8010930 <CDC_Control_FS+0x1c>)
 801092c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010930:	080109c1 	.word	0x080109c1
 8010934:	080109c1 	.word	0x080109c1
 8010938:	080109c1 	.word	0x080109c1
 801093c:	080109c1 	.word	0x080109c1
 8010940:	080109c1 	.word	0x080109c1
 8010944:	080109c1 	.word	0x080109c1
 8010948:	080109c1 	.word	0x080109c1
 801094c:	080109c1 	.word	0x080109c1
 8010950:	080109c1 	.word	0x080109c1
 8010954:	080109c1 	.word	0x080109c1
 8010958:	080109c1 	.word	0x080109c1
 801095c:	080109c1 	.word	0x080109c1
 8010960:	080109c1 	.word	0x080109c1
 8010964:	080109c1 	.word	0x080109c1
 8010968:	080109c1 	.word	0x080109c1
 801096c:	080109c1 	.word	0x080109c1
 8010970:	080109c1 	.word	0x080109c1
 8010974:	080109c1 	.word	0x080109c1
 8010978:	080109c1 	.word	0x080109c1
 801097c:	080109c1 	.word	0x080109c1
 8010980:	080109c1 	.word	0x080109c1
 8010984:	080109c1 	.word	0x080109c1
 8010988:	080109c1 	.word	0x080109c1
 801098c:	080109c1 	.word	0x080109c1
 8010990:	080109c1 	.word	0x080109c1
 8010994:	080109c1 	.word	0x080109c1
 8010998:	080109c1 	.word	0x080109c1
 801099c:	080109c1 	.word	0x080109c1
 80109a0:	080109c1 	.word	0x080109c1
 80109a4:	080109c1 	.word	0x080109c1
 80109a8:	080109c1 	.word	0x080109c1
 80109ac:	080109c1 	.word	0x080109c1
 80109b0:	080109c1 	.word	0x080109c1
 80109b4:	080109c1 	.word	0x080109c1
 80109b8:	080109c1 	.word	0x080109c1
 80109bc:	080109c1 	.word	0x080109c1
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 80109c0:	bf00      	nop
  }

  return (USBD_OK);
 80109c2:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80109c4:	4618      	mov	r0, r3
 80109c6:	370c      	adds	r7, #12
 80109c8:	46bd      	mov	sp, r7
 80109ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109ce:	4770      	bx	lr

080109d0 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 80109d0:	b580      	push	{r7, lr}
 80109d2:	b082      	sub	sp, #8
 80109d4:	af00      	add	r7, sp, #0
 80109d6:	6078      	str	r0, [r7, #4]
 80109d8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 80109da:	6879      	ldr	r1, [r7, #4]
 80109dc:	4805      	ldr	r0, [pc, #20]	@ (80109f4 <CDC_Receive_FS+0x24>)
 80109de:	f7fe fd5c 	bl	800f49a <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 80109e2:	4804      	ldr	r0, [pc, #16]	@ (80109f4 <CDC_Receive_FS+0x24>)
 80109e4:	f7fe fda2 	bl	800f52c <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 80109e8:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 80109ea:	4618      	mov	r0, r3
 80109ec:	3708      	adds	r7, #8
 80109ee:	46bd      	mov	sp, r7
 80109f0:	bd80      	pop	{r7, pc}
 80109f2:	bf00      	nop
 80109f4:	200022b4 	.word	0x200022b4

080109f8 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 80109f8:	b580      	push	{r7, lr}
 80109fa:	b084      	sub	sp, #16
 80109fc:	af00      	add	r7, sp, #0
 80109fe:	6078      	str	r0, [r7, #4]
 8010a00:	460b      	mov	r3, r1
 8010a02:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8010a04:	2300      	movs	r3, #0
 8010a06:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8010a08:	4b0d      	ldr	r3, [pc, #52]	@ (8010a40 <CDC_Transmit_FS+0x48>)
 8010a0a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8010a0e:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8010a10:	68bb      	ldr	r3, [r7, #8]
 8010a12:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8010a16:	2b00      	cmp	r3, #0
 8010a18:	d001      	beq.n	8010a1e <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8010a1a:	2301      	movs	r3, #1
 8010a1c:	e00b      	b.n	8010a36 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8010a1e:	887b      	ldrh	r3, [r7, #2]
 8010a20:	461a      	mov	r2, r3
 8010a22:	6879      	ldr	r1, [r7, #4]
 8010a24:	4806      	ldr	r0, [pc, #24]	@ (8010a40 <CDC_Transmit_FS+0x48>)
 8010a26:	f7fe fd1a 	bl	800f45e <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8010a2a:	4805      	ldr	r0, [pc, #20]	@ (8010a40 <CDC_Transmit_FS+0x48>)
 8010a2c:	f7fe fd4e 	bl	800f4cc <USBD_CDC_TransmitPacket>
 8010a30:	4603      	mov	r3, r0
 8010a32:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8010a34:	7bfb      	ldrb	r3, [r7, #15]
}
 8010a36:	4618      	mov	r0, r3
 8010a38:	3710      	adds	r7, #16
 8010a3a:	46bd      	mov	sp, r7
 8010a3c:	bd80      	pop	{r7, pc}
 8010a3e:	bf00      	nop
 8010a40:	200022b4 	.word	0x200022b4

08010a44 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8010a44:	b480      	push	{r7}
 8010a46:	b087      	sub	sp, #28
 8010a48:	af00      	add	r7, sp, #0
 8010a4a:	60f8      	str	r0, [r7, #12]
 8010a4c:	60b9      	str	r1, [r7, #8]
 8010a4e:	4613      	mov	r3, r2
 8010a50:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8010a52:	2300      	movs	r3, #0
 8010a54:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8010a56:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8010a5a:	4618      	mov	r0, r3
 8010a5c:	371c      	adds	r7, #28
 8010a5e:	46bd      	mov	sp, r7
 8010a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a64:	4770      	bx	lr
	...

08010a68 <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010a68:	b480      	push	{r7}
 8010a6a:	b083      	sub	sp, #12
 8010a6c:	af00      	add	r7, sp, #0
 8010a6e:	4603      	mov	r3, r0
 8010a70:	6039      	str	r1, [r7, #0]
 8010a72:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 8010a74:	683b      	ldr	r3, [r7, #0]
 8010a76:	2212      	movs	r2, #18
 8010a78:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 8010a7a:	4b03      	ldr	r3, [pc, #12]	@ (8010a88 <USBD_CDC_DeviceDescriptor+0x20>)
}
 8010a7c:	4618      	mov	r0, r3
 8010a7e:	370c      	adds	r7, #12
 8010a80:	46bd      	mov	sp, r7
 8010a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a86:	4770      	bx	lr
 8010a88:	2000016c 	.word	0x2000016c

08010a8c <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010a8c:	b480      	push	{r7}
 8010a8e:	b083      	sub	sp, #12
 8010a90:	af00      	add	r7, sp, #0
 8010a92:	4603      	mov	r3, r0
 8010a94:	6039      	str	r1, [r7, #0]
 8010a96:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8010a98:	683b      	ldr	r3, [r7, #0]
 8010a9a:	2204      	movs	r2, #4
 8010a9c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8010a9e:	4b03      	ldr	r3, [pc, #12]	@ (8010aac <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 8010aa0:	4618      	mov	r0, r3
 8010aa2:	370c      	adds	r7, #12
 8010aa4:	46bd      	mov	sp, r7
 8010aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010aaa:	4770      	bx	lr
 8010aac:	20000180 	.word	0x20000180

08010ab0 <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010ab0:	b580      	push	{r7, lr}
 8010ab2:	b082      	sub	sp, #8
 8010ab4:	af00      	add	r7, sp, #0
 8010ab6:	4603      	mov	r3, r0
 8010ab8:	6039      	str	r1, [r7, #0]
 8010aba:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8010abc:	79fb      	ldrb	r3, [r7, #7]
 8010abe:	2b00      	cmp	r3, #0
 8010ac0:	d105      	bne.n	8010ace <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 8010ac2:	683a      	ldr	r2, [r7, #0]
 8010ac4:	4907      	ldr	r1, [pc, #28]	@ (8010ae4 <USBD_CDC_ProductStrDescriptor+0x34>)
 8010ac6:	4808      	ldr	r0, [pc, #32]	@ (8010ae8 <USBD_CDC_ProductStrDescriptor+0x38>)
 8010ac8:	f7ff fd9b 	bl	8010602 <USBD_GetString>
 8010acc:	e004      	b.n	8010ad8 <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 8010ace:	683a      	ldr	r2, [r7, #0]
 8010ad0:	4904      	ldr	r1, [pc, #16]	@ (8010ae4 <USBD_CDC_ProductStrDescriptor+0x34>)
 8010ad2:	4805      	ldr	r0, [pc, #20]	@ (8010ae8 <USBD_CDC_ProductStrDescriptor+0x38>)
 8010ad4:	f7ff fd95 	bl	8010602 <USBD_GetString>
  }
  return USBD_StrDesc;
 8010ad8:	4b02      	ldr	r3, [pc, #8]	@ (8010ae4 <USBD_CDC_ProductStrDescriptor+0x34>)
}
 8010ada:	4618      	mov	r0, r3
 8010adc:	3708      	adds	r7, #8
 8010ade:	46bd      	mov	sp, r7
 8010ae0:	bd80      	pop	{r7, pc}
 8010ae2:	bf00      	nop
 8010ae4:	20002d84 	.word	0x20002d84
 8010ae8:	08014140 	.word	0x08014140

08010aec <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010aec:	b580      	push	{r7, lr}
 8010aee:	b082      	sub	sp, #8
 8010af0:	af00      	add	r7, sp, #0
 8010af2:	4603      	mov	r3, r0
 8010af4:	6039      	str	r1, [r7, #0]
 8010af6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8010af8:	683a      	ldr	r2, [r7, #0]
 8010afa:	4904      	ldr	r1, [pc, #16]	@ (8010b0c <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 8010afc:	4804      	ldr	r0, [pc, #16]	@ (8010b10 <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 8010afe:	f7ff fd80 	bl	8010602 <USBD_GetString>
  return USBD_StrDesc;
 8010b02:	4b02      	ldr	r3, [pc, #8]	@ (8010b0c <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 8010b04:	4618      	mov	r0, r3
 8010b06:	3708      	adds	r7, #8
 8010b08:	46bd      	mov	sp, r7
 8010b0a:	bd80      	pop	{r7, pc}
 8010b0c:	20002d84 	.word	0x20002d84
 8010b10:	08014158 	.word	0x08014158

08010b14 <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010b14:	b580      	push	{r7, lr}
 8010b16:	b082      	sub	sp, #8
 8010b18:	af00      	add	r7, sp, #0
 8010b1a:	4603      	mov	r3, r0
 8010b1c:	6039      	str	r1, [r7, #0]
 8010b1e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8010b20:	683b      	ldr	r3, [r7, #0]
 8010b22:	221a      	movs	r2, #26
 8010b24:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8010b26:	f000 f843 	bl	8010bb0 <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 8010b2a:	4b02      	ldr	r3, [pc, #8]	@ (8010b34 <USBD_CDC_SerialStrDescriptor+0x20>)
}
 8010b2c:	4618      	mov	r0, r3
 8010b2e:	3708      	adds	r7, #8
 8010b30:	46bd      	mov	sp, r7
 8010b32:	bd80      	pop	{r7, pc}
 8010b34:	20000184 	.word	0x20000184

08010b38 <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010b38:	b580      	push	{r7, lr}
 8010b3a:	b082      	sub	sp, #8
 8010b3c:	af00      	add	r7, sp, #0
 8010b3e:	4603      	mov	r3, r0
 8010b40:	6039      	str	r1, [r7, #0]
 8010b42:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8010b44:	79fb      	ldrb	r3, [r7, #7]
 8010b46:	2b00      	cmp	r3, #0
 8010b48:	d105      	bne.n	8010b56 <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 8010b4a:	683a      	ldr	r2, [r7, #0]
 8010b4c:	4907      	ldr	r1, [pc, #28]	@ (8010b6c <USBD_CDC_ConfigStrDescriptor+0x34>)
 8010b4e:	4808      	ldr	r0, [pc, #32]	@ (8010b70 <USBD_CDC_ConfigStrDescriptor+0x38>)
 8010b50:	f7ff fd57 	bl	8010602 <USBD_GetString>
 8010b54:	e004      	b.n	8010b60 <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 8010b56:	683a      	ldr	r2, [r7, #0]
 8010b58:	4904      	ldr	r1, [pc, #16]	@ (8010b6c <USBD_CDC_ConfigStrDescriptor+0x34>)
 8010b5a:	4805      	ldr	r0, [pc, #20]	@ (8010b70 <USBD_CDC_ConfigStrDescriptor+0x38>)
 8010b5c:	f7ff fd51 	bl	8010602 <USBD_GetString>
  }
  return USBD_StrDesc;
 8010b60:	4b02      	ldr	r3, [pc, #8]	@ (8010b6c <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 8010b62:	4618      	mov	r0, r3
 8010b64:	3708      	adds	r7, #8
 8010b66:	46bd      	mov	sp, r7
 8010b68:	bd80      	pop	{r7, pc}
 8010b6a:	bf00      	nop
 8010b6c:	20002d84 	.word	0x20002d84
 8010b70:	0801416c 	.word	0x0801416c

08010b74 <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010b74:	b580      	push	{r7, lr}
 8010b76:	b082      	sub	sp, #8
 8010b78:	af00      	add	r7, sp, #0
 8010b7a:	4603      	mov	r3, r0
 8010b7c:	6039      	str	r1, [r7, #0]
 8010b7e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8010b80:	79fb      	ldrb	r3, [r7, #7]
 8010b82:	2b00      	cmp	r3, #0
 8010b84:	d105      	bne.n	8010b92 <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 8010b86:	683a      	ldr	r2, [r7, #0]
 8010b88:	4907      	ldr	r1, [pc, #28]	@ (8010ba8 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 8010b8a:	4808      	ldr	r0, [pc, #32]	@ (8010bac <USBD_CDC_InterfaceStrDescriptor+0x38>)
 8010b8c:	f7ff fd39 	bl	8010602 <USBD_GetString>
 8010b90:	e004      	b.n	8010b9c <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 8010b92:	683a      	ldr	r2, [r7, #0]
 8010b94:	4904      	ldr	r1, [pc, #16]	@ (8010ba8 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 8010b96:	4805      	ldr	r0, [pc, #20]	@ (8010bac <USBD_CDC_InterfaceStrDescriptor+0x38>)
 8010b98:	f7ff fd33 	bl	8010602 <USBD_GetString>
  }
  return USBD_StrDesc;
 8010b9c:	4b02      	ldr	r3, [pc, #8]	@ (8010ba8 <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 8010b9e:	4618      	mov	r0, r3
 8010ba0:	3708      	adds	r7, #8
 8010ba2:	46bd      	mov	sp, r7
 8010ba4:	bd80      	pop	{r7, pc}
 8010ba6:	bf00      	nop
 8010ba8:	20002d84 	.word	0x20002d84
 8010bac:	08014178 	.word	0x08014178

08010bb0 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8010bb0:	b580      	push	{r7, lr}
 8010bb2:	b084      	sub	sp, #16
 8010bb4:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8010bb6:	4b0f      	ldr	r3, [pc, #60]	@ (8010bf4 <Get_SerialNum+0x44>)
 8010bb8:	681b      	ldr	r3, [r3, #0]
 8010bba:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8010bbc:	4b0e      	ldr	r3, [pc, #56]	@ (8010bf8 <Get_SerialNum+0x48>)
 8010bbe:	681b      	ldr	r3, [r3, #0]
 8010bc0:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8010bc2:	4b0e      	ldr	r3, [pc, #56]	@ (8010bfc <Get_SerialNum+0x4c>)
 8010bc4:	681b      	ldr	r3, [r3, #0]
 8010bc6:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8010bc8:	68fa      	ldr	r2, [r7, #12]
 8010bca:	687b      	ldr	r3, [r7, #4]
 8010bcc:	4413      	add	r3, r2
 8010bce:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8010bd0:	68fb      	ldr	r3, [r7, #12]
 8010bd2:	2b00      	cmp	r3, #0
 8010bd4:	d009      	beq.n	8010bea <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8010bd6:	2208      	movs	r2, #8
 8010bd8:	4909      	ldr	r1, [pc, #36]	@ (8010c00 <Get_SerialNum+0x50>)
 8010bda:	68f8      	ldr	r0, [r7, #12]
 8010bdc:	f000 f814 	bl	8010c08 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8010be0:	2204      	movs	r2, #4
 8010be2:	4908      	ldr	r1, [pc, #32]	@ (8010c04 <Get_SerialNum+0x54>)
 8010be4:	68b8      	ldr	r0, [r7, #8]
 8010be6:	f000 f80f 	bl	8010c08 <IntToUnicode>
  }
}
 8010bea:	bf00      	nop
 8010bec:	3710      	adds	r7, #16
 8010bee:	46bd      	mov	sp, r7
 8010bf0:	bd80      	pop	{r7, pc}
 8010bf2:	bf00      	nop
 8010bf4:	1fff7590 	.word	0x1fff7590
 8010bf8:	1fff7594 	.word	0x1fff7594
 8010bfc:	1fff7598 	.word	0x1fff7598
 8010c00:	20000186 	.word	0x20000186
 8010c04:	20000196 	.word	0x20000196

08010c08 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8010c08:	b480      	push	{r7}
 8010c0a:	b087      	sub	sp, #28
 8010c0c:	af00      	add	r7, sp, #0
 8010c0e:	60f8      	str	r0, [r7, #12]
 8010c10:	60b9      	str	r1, [r7, #8]
 8010c12:	4613      	mov	r3, r2
 8010c14:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8010c16:	2300      	movs	r3, #0
 8010c18:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8010c1a:	2300      	movs	r3, #0
 8010c1c:	75fb      	strb	r3, [r7, #23]
 8010c1e:	e027      	b.n	8010c70 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8010c20:	68fb      	ldr	r3, [r7, #12]
 8010c22:	0f1b      	lsrs	r3, r3, #28
 8010c24:	2b09      	cmp	r3, #9
 8010c26:	d80b      	bhi.n	8010c40 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8010c28:	68fb      	ldr	r3, [r7, #12]
 8010c2a:	0f1b      	lsrs	r3, r3, #28
 8010c2c:	b2da      	uxtb	r2, r3
 8010c2e:	7dfb      	ldrb	r3, [r7, #23]
 8010c30:	005b      	lsls	r3, r3, #1
 8010c32:	4619      	mov	r1, r3
 8010c34:	68bb      	ldr	r3, [r7, #8]
 8010c36:	440b      	add	r3, r1
 8010c38:	3230      	adds	r2, #48	@ 0x30
 8010c3a:	b2d2      	uxtb	r2, r2
 8010c3c:	701a      	strb	r2, [r3, #0]
 8010c3e:	e00a      	b.n	8010c56 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8010c40:	68fb      	ldr	r3, [r7, #12]
 8010c42:	0f1b      	lsrs	r3, r3, #28
 8010c44:	b2da      	uxtb	r2, r3
 8010c46:	7dfb      	ldrb	r3, [r7, #23]
 8010c48:	005b      	lsls	r3, r3, #1
 8010c4a:	4619      	mov	r1, r3
 8010c4c:	68bb      	ldr	r3, [r7, #8]
 8010c4e:	440b      	add	r3, r1
 8010c50:	3237      	adds	r2, #55	@ 0x37
 8010c52:	b2d2      	uxtb	r2, r2
 8010c54:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8010c56:	68fb      	ldr	r3, [r7, #12]
 8010c58:	011b      	lsls	r3, r3, #4
 8010c5a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8010c5c:	7dfb      	ldrb	r3, [r7, #23]
 8010c5e:	005b      	lsls	r3, r3, #1
 8010c60:	3301      	adds	r3, #1
 8010c62:	68ba      	ldr	r2, [r7, #8]
 8010c64:	4413      	add	r3, r2
 8010c66:	2200      	movs	r2, #0
 8010c68:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8010c6a:	7dfb      	ldrb	r3, [r7, #23]
 8010c6c:	3301      	adds	r3, #1
 8010c6e:	75fb      	strb	r3, [r7, #23]
 8010c70:	7dfa      	ldrb	r2, [r7, #23]
 8010c72:	79fb      	ldrb	r3, [r7, #7]
 8010c74:	429a      	cmp	r2, r3
 8010c76:	d3d3      	bcc.n	8010c20 <IntToUnicode+0x18>
  }
}
 8010c78:	bf00      	nop
 8010c7a:	bf00      	nop
 8010c7c:	371c      	adds	r7, #28
 8010c7e:	46bd      	mov	sp, r7
 8010c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c84:	4770      	bx	lr
	...

08010c88 <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010c88:	b580      	push	{r7, lr}
 8010c8a:	b094      	sub	sp, #80	@ 0x50
 8010c8c:	af00      	add	r7, sp, #0
 8010c8e:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8010c90:	f107 030c 	add.w	r3, r7, #12
 8010c94:	2244      	movs	r2, #68	@ 0x44
 8010c96:	2100      	movs	r1, #0
 8010c98:	4618      	mov	r0, r3
 8010c9a:	f001 f8c6 	bl	8011e2a <memset>
  if(pcdHandle->Instance==USB)
 8010c9e:	687b      	ldr	r3, [r7, #4]
 8010ca0:	681b      	ldr	r3, [r3, #0]
 8010ca2:	4a15      	ldr	r2, [pc, #84]	@ (8010cf8 <HAL_PCD_MspInit+0x70>)
 8010ca4:	4293      	cmp	r3, r2
 8010ca6:	d123      	bne.n	8010cf0 <HAL_PCD_MspInit+0x68>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8010ca8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8010cac:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 8010cae:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8010cb2:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8010cb4:	f107 030c 	add.w	r3, r7, #12
 8010cb8:	4618      	mov	r0, r3
 8010cba:	f7fa fa8b 	bl	800b1d4 <HAL_RCCEx_PeriphCLKConfig>
 8010cbe:	4603      	mov	r3, r0
 8010cc0:	2b00      	cmp	r3, #0
 8010cc2:	d001      	beq.n	8010cc8 <HAL_PCD_MspInit+0x40>
    {
      Error_Handler();
 8010cc4:	f7f2 fa3c 	bl	8003140 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8010cc8:	4b0c      	ldr	r3, [pc, #48]	@ (8010cfc <HAL_PCD_MspInit+0x74>)
 8010cca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010ccc:	4a0b      	ldr	r2, [pc, #44]	@ (8010cfc <HAL_PCD_MspInit+0x74>)
 8010cce:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8010cd2:	6593      	str	r3, [r2, #88]	@ 0x58
 8010cd4:	4b09      	ldr	r3, [pc, #36]	@ (8010cfc <HAL_PCD_MspInit+0x74>)
 8010cd6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010cd8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8010cdc:	60bb      	str	r3, [r7, #8]
 8010cde:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 8010ce0:	2200      	movs	r2, #0
 8010ce2:	2100      	movs	r1, #0
 8010ce4:	2014      	movs	r0, #20
 8010ce6:	f7f6 f8b4 	bl	8006e52 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 8010cea:	2014      	movs	r0, #20
 8010cec:	f7f6 f8cb 	bl	8006e86 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8010cf0:	bf00      	nop
 8010cf2:	3750      	adds	r7, #80	@ 0x50
 8010cf4:	46bd      	mov	sp, r7
 8010cf6:	bd80      	pop	{r7, pc}
 8010cf8:	40005c00 	.word	0x40005c00
 8010cfc:	40021000 	.word	0x40021000

08010d00 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010d00:	b580      	push	{r7, lr}
 8010d02:	b082      	sub	sp, #8
 8010d04:	af00      	add	r7, sp, #0
 8010d06:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8010d08:	687b      	ldr	r3, [r7, #4]
 8010d0a:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 8010d0e:	687b      	ldr	r3, [r7, #4]
 8010d10:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 8010d14:	4619      	mov	r1, r3
 8010d16:	4610      	mov	r0, r2
 8010d18:	f7fe fcd4 	bl	800f6c4 <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 8010d1c:	bf00      	nop
 8010d1e:	3708      	adds	r7, #8
 8010d20:	46bd      	mov	sp, r7
 8010d22:	bd80      	pop	{r7, pc}

08010d24 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010d24:	b580      	push	{r7, lr}
 8010d26:	b082      	sub	sp, #8
 8010d28:	af00      	add	r7, sp, #0
 8010d2a:	6078      	str	r0, [r7, #4]
 8010d2c:	460b      	mov	r3, r1
 8010d2e:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8010d30:	687b      	ldr	r3, [r7, #4]
 8010d32:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 8010d36:	78fa      	ldrb	r2, [r7, #3]
 8010d38:	6879      	ldr	r1, [r7, #4]
 8010d3a:	4613      	mov	r3, r2
 8010d3c:	009b      	lsls	r3, r3, #2
 8010d3e:	4413      	add	r3, r2
 8010d40:	00db      	lsls	r3, r3, #3
 8010d42:	440b      	add	r3, r1
 8010d44:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8010d48:	681a      	ldr	r2, [r3, #0]
 8010d4a:	78fb      	ldrb	r3, [r7, #3]
 8010d4c:	4619      	mov	r1, r3
 8010d4e:	f7fe fd0e 	bl	800f76e <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 8010d52:	bf00      	nop
 8010d54:	3708      	adds	r7, #8
 8010d56:	46bd      	mov	sp, r7
 8010d58:	bd80      	pop	{r7, pc}

08010d5a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010d5a:	b580      	push	{r7, lr}
 8010d5c:	b082      	sub	sp, #8
 8010d5e:	af00      	add	r7, sp, #0
 8010d60:	6078      	str	r0, [r7, #4]
 8010d62:	460b      	mov	r3, r1
 8010d64:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8010d66:	687b      	ldr	r3, [r7, #4]
 8010d68:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 8010d6c:	78fa      	ldrb	r2, [r7, #3]
 8010d6e:	6879      	ldr	r1, [r7, #4]
 8010d70:	4613      	mov	r3, r2
 8010d72:	009b      	lsls	r3, r3, #2
 8010d74:	4413      	add	r3, r2
 8010d76:	00db      	lsls	r3, r3, #3
 8010d78:	440b      	add	r3, r1
 8010d7a:	3324      	adds	r3, #36	@ 0x24
 8010d7c:	681a      	ldr	r2, [r3, #0]
 8010d7e:	78fb      	ldrb	r3, [r7, #3]
 8010d80:	4619      	mov	r1, r3
 8010d82:	f7fe fd57 	bl	800f834 <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 8010d86:	bf00      	nop
 8010d88:	3708      	adds	r7, #8
 8010d8a:	46bd      	mov	sp, r7
 8010d8c:	bd80      	pop	{r7, pc}

08010d8e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010d8e:	b580      	push	{r7, lr}
 8010d90:	b082      	sub	sp, #8
 8010d92:	af00      	add	r7, sp, #0
 8010d94:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8010d96:	687b      	ldr	r3, [r7, #4]
 8010d98:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8010d9c:	4618      	mov	r0, r3
 8010d9e:	f7fe fe6b 	bl	800fa78 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 8010da2:	bf00      	nop
 8010da4:	3708      	adds	r7, #8
 8010da6:	46bd      	mov	sp, r7
 8010da8:	bd80      	pop	{r7, pc}

08010daa <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010daa:	b580      	push	{r7, lr}
 8010dac:	b084      	sub	sp, #16
 8010dae:	af00      	add	r7, sp, #0
 8010db0:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8010db2:	2301      	movs	r3, #1
 8010db4:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8010db6:	687b      	ldr	r3, [r7, #4]
 8010db8:	795b      	ldrb	r3, [r3, #5]
 8010dba:	2b02      	cmp	r3, #2
 8010dbc:	d001      	beq.n	8010dc2 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8010dbe:	f7f2 f9bf 	bl	8003140 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8010dc2:	687b      	ldr	r3, [r7, #4]
 8010dc4:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8010dc8:	7bfa      	ldrb	r2, [r7, #15]
 8010dca:	4611      	mov	r1, r2
 8010dcc:	4618      	mov	r0, r3
 8010dce:	f7fe fe15 	bl	800f9fc <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8010dd2:	687b      	ldr	r3, [r7, #4]
 8010dd4:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8010dd8:	4618      	mov	r0, r3
 8010dda:	f7fe fdc1 	bl	800f960 <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 8010dde:	bf00      	nop
 8010de0:	3710      	adds	r7, #16
 8010de2:	46bd      	mov	sp, r7
 8010de4:	bd80      	pop	{r7, pc}
	...

08010de8 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010de8:	b580      	push	{r7, lr}
 8010dea:	b082      	sub	sp, #8
 8010dec:	af00      	add	r7, sp, #0
 8010dee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8010df0:	687b      	ldr	r3, [r7, #4]
 8010df2:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8010df6:	4618      	mov	r0, r3
 8010df8:	f7fe fe10 	bl	800fa1c <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8010dfc:	687b      	ldr	r3, [r7, #4]
 8010dfe:	7a5b      	ldrb	r3, [r3, #9]
 8010e00:	2b00      	cmp	r3, #0
 8010e02:	d005      	beq.n	8010e10 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8010e04:	4b04      	ldr	r3, [pc, #16]	@ (8010e18 <HAL_PCD_SuspendCallback+0x30>)
 8010e06:	691b      	ldr	r3, [r3, #16]
 8010e08:	4a03      	ldr	r2, [pc, #12]	@ (8010e18 <HAL_PCD_SuspendCallback+0x30>)
 8010e0a:	f043 0306 	orr.w	r3, r3, #6
 8010e0e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 8010e10:	bf00      	nop
 8010e12:	3708      	adds	r7, #8
 8010e14:	46bd      	mov	sp, r7
 8010e16:	bd80      	pop	{r7, pc}
 8010e18:	e000ed00 	.word	0xe000ed00

08010e1c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010e1c:	b580      	push	{r7, lr}
 8010e1e:	b082      	sub	sp, #8
 8010e20:	af00      	add	r7, sp, #0
 8010e22:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 8010e24:	687b      	ldr	r3, [r7, #4]
 8010e26:	7a5b      	ldrb	r3, [r3, #9]
 8010e28:	2b00      	cmp	r3, #0
 8010e2a:	d007      	beq.n	8010e3c <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8010e2c:	4b08      	ldr	r3, [pc, #32]	@ (8010e50 <HAL_PCD_ResumeCallback+0x34>)
 8010e2e:	691b      	ldr	r3, [r3, #16]
 8010e30:	4a07      	ldr	r2, [pc, #28]	@ (8010e50 <HAL_PCD_ResumeCallback+0x34>)
 8010e32:	f023 0306 	bic.w	r3, r3, #6
 8010e36:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 8010e38:	f000 f9f8 	bl	801122c <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8010e3c:	687b      	ldr	r3, [r7, #4]
 8010e3e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8010e42:	4618      	mov	r0, r3
 8010e44:	f7fe fe00 	bl	800fa48 <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 8010e48:	bf00      	nop
 8010e4a:	3708      	adds	r7, #8
 8010e4c:	46bd      	mov	sp, r7
 8010e4e:	bd80      	pop	{r7, pc}
 8010e50:	e000ed00 	.word	0xe000ed00

08010e54 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8010e54:	b580      	push	{r7, lr}
 8010e56:	b082      	sub	sp, #8
 8010e58:	af00      	add	r7, sp, #0
 8010e5a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 8010e5c:	4a2b      	ldr	r2, [pc, #172]	@ (8010f0c <USBD_LL_Init+0xb8>)
 8010e5e:	687b      	ldr	r3, [r7, #4]
 8010e60:	f8c2 32d8 	str.w	r3, [r2, #728]	@ 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 8010e64:	687b      	ldr	r3, [r7, #4]
 8010e66:	4a29      	ldr	r2, [pc, #164]	@ (8010f0c <USBD_LL_Init+0xb8>)
 8010e68:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4

  hpcd_USB_FS.Instance = USB;
 8010e6c:	4b27      	ldr	r3, [pc, #156]	@ (8010f0c <USBD_LL_Init+0xb8>)
 8010e6e:	4a28      	ldr	r2, [pc, #160]	@ (8010f10 <USBD_LL_Init+0xbc>)
 8010e70:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8010e72:	4b26      	ldr	r3, [pc, #152]	@ (8010f0c <USBD_LL_Init+0xb8>)
 8010e74:	2208      	movs	r2, #8
 8010e76:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8010e78:	4b24      	ldr	r3, [pc, #144]	@ (8010f0c <USBD_LL_Init+0xb8>)
 8010e7a:	2202      	movs	r2, #2
 8010e7c:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8010e7e:	4b23      	ldr	r3, [pc, #140]	@ (8010f0c <USBD_LL_Init+0xb8>)
 8010e80:	2202      	movs	r2, #2
 8010e82:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 8010e84:	4b21      	ldr	r3, [pc, #132]	@ (8010f0c <USBD_LL_Init+0xb8>)
 8010e86:	2200      	movs	r2, #0
 8010e88:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8010e8a:	4b20      	ldr	r3, [pc, #128]	@ (8010f0c <USBD_LL_Init+0xb8>)
 8010e8c:	2200      	movs	r2, #0
 8010e8e:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8010e90:	4b1e      	ldr	r3, [pc, #120]	@ (8010f0c <USBD_LL_Init+0xb8>)
 8010e92:	2200      	movs	r2, #0
 8010e94:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8010e96:	4b1d      	ldr	r3, [pc, #116]	@ (8010f0c <USBD_LL_Init+0xb8>)
 8010e98:	2200      	movs	r2, #0
 8010e9a:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8010e9c:	481b      	ldr	r0, [pc, #108]	@ (8010f0c <USBD_LL_Init+0xb8>)
 8010e9e:	f7f7 feb6 	bl	8008c0e <HAL_PCD_Init>
 8010ea2:	4603      	mov	r3, r0
 8010ea4:	2b00      	cmp	r3, #0
 8010ea6:	d001      	beq.n	8010eac <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 8010ea8:	f7f2 f94a 	bl	8003140 <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8010eac:	687b      	ldr	r3, [r7, #4]
 8010eae:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8010eb2:	2318      	movs	r3, #24
 8010eb4:	2200      	movs	r2, #0
 8010eb6:	2100      	movs	r1, #0
 8010eb8:	f7f9 fb3d 	bl	800a536 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8010ebc:	687b      	ldr	r3, [r7, #4]
 8010ebe:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8010ec2:	2358      	movs	r3, #88	@ 0x58
 8010ec4:	2200      	movs	r2, #0
 8010ec6:	2180      	movs	r1, #128	@ 0x80
 8010ec8:	f7f9 fb35 	bl	800a536 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 8010ecc:	687b      	ldr	r3, [r7, #4]
 8010ece:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8010ed2:	23c0      	movs	r3, #192	@ 0xc0
 8010ed4:	2200      	movs	r2, #0
 8010ed6:	2181      	movs	r1, #129	@ 0x81
 8010ed8:	f7f9 fb2d 	bl	800a536 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8010edc:	687b      	ldr	r3, [r7, #4]
 8010ede:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8010ee2:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8010ee6:	2200      	movs	r2, #0
 8010ee8:	2101      	movs	r1, #1
 8010eea:	f7f9 fb24 	bl	800a536 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 8010eee:	687b      	ldr	r3, [r7, #4]
 8010ef0:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8010ef4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8010ef8:	2200      	movs	r2, #0
 8010efa:	2182      	movs	r1, #130	@ 0x82
 8010efc:	f7f9 fb1b 	bl	800a536 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 8010f00:	2300      	movs	r3, #0
}
 8010f02:	4618      	mov	r0, r3
 8010f04:	3708      	adds	r7, #8
 8010f06:	46bd      	mov	sp, r7
 8010f08:	bd80      	pop	{r7, pc}
 8010f0a:	bf00      	nop
 8010f0c:	20002f84 	.word	0x20002f84
 8010f10:	40005c00 	.word	0x40005c00

08010f14 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8010f14:	b580      	push	{r7, lr}
 8010f16:	b084      	sub	sp, #16
 8010f18:	af00      	add	r7, sp, #0
 8010f1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010f1c:	2300      	movs	r3, #0
 8010f1e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010f20:	2300      	movs	r3, #0
 8010f22:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8010f24:	687b      	ldr	r3, [r7, #4]
 8010f26:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8010f2a:	4618      	mov	r0, r3
 8010f2c:	f7f7 ff3d 	bl	8008daa <HAL_PCD_Start>
 8010f30:	4603      	mov	r3, r0
 8010f32:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010f34:	7bfb      	ldrb	r3, [r7, #15]
 8010f36:	4618      	mov	r0, r3
 8010f38:	f000 f97e 	bl	8011238 <USBD_Get_USB_Status>
 8010f3c:	4603      	mov	r3, r0
 8010f3e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010f40:	7bbb      	ldrb	r3, [r7, #14]
}
 8010f42:	4618      	mov	r0, r3
 8010f44:	3710      	adds	r7, #16
 8010f46:	46bd      	mov	sp, r7
 8010f48:	bd80      	pop	{r7, pc}

08010f4a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8010f4a:	b580      	push	{r7, lr}
 8010f4c:	b084      	sub	sp, #16
 8010f4e:	af00      	add	r7, sp, #0
 8010f50:	6078      	str	r0, [r7, #4]
 8010f52:	4608      	mov	r0, r1
 8010f54:	4611      	mov	r1, r2
 8010f56:	461a      	mov	r2, r3
 8010f58:	4603      	mov	r3, r0
 8010f5a:	70fb      	strb	r3, [r7, #3]
 8010f5c:	460b      	mov	r3, r1
 8010f5e:	70bb      	strb	r3, [r7, #2]
 8010f60:	4613      	mov	r3, r2
 8010f62:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010f64:	2300      	movs	r3, #0
 8010f66:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010f68:	2300      	movs	r3, #0
 8010f6a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8010f6c:	687b      	ldr	r3, [r7, #4]
 8010f6e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8010f72:	78bb      	ldrb	r3, [r7, #2]
 8010f74:	883a      	ldrh	r2, [r7, #0]
 8010f76:	78f9      	ldrb	r1, [r7, #3]
 8010f78:	f7f8 f884 	bl	8009084 <HAL_PCD_EP_Open>
 8010f7c:	4603      	mov	r3, r0
 8010f7e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010f80:	7bfb      	ldrb	r3, [r7, #15]
 8010f82:	4618      	mov	r0, r3
 8010f84:	f000 f958 	bl	8011238 <USBD_Get_USB_Status>
 8010f88:	4603      	mov	r3, r0
 8010f8a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010f8c:	7bbb      	ldrb	r3, [r7, #14]
}
 8010f8e:	4618      	mov	r0, r3
 8010f90:	3710      	adds	r7, #16
 8010f92:	46bd      	mov	sp, r7
 8010f94:	bd80      	pop	{r7, pc}

08010f96 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010f96:	b580      	push	{r7, lr}
 8010f98:	b084      	sub	sp, #16
 8010f9a:	af00      	add	r7, sp, #0
 8010f9c:	6078      	str	r0, [r7, #4]
 8010f9e:	460b      	mov	r3, r1
 8010fa0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010fa2:	2300      	movs	r3, #0
 8010fa4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010fa6:	2300      	movs	r3, #0
 8010fa8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8010faa:	687b      	ldr	r3, [r7, #4]
 8010fac:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8010fb0:	78fa      	ldrb	r2, [r7, #3]
 8010fb2:	4611      	mov	r1, r2
 8010fb4:	4618      	mov	r0, r3
 8010fb6:	f7f8 f8c4 	bl	8009142 <HAL_PCD_EP_Close>
 8010fba:	4603      	mov	r3, r0
 8010fbc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010fbe:	7bfb      	ldrb	r3, [r7, #15]
 8010fc0:	4618      	mov	r0, r3
 8010fc2:	f000 f939 	bl	8011238 <USBD_Get_USB_Status>
 8010fc6:	4603      	mov	r3, r0
 8010fc8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010fca:	7bbb      	ldrb	r3, [r7, #14]
}
 8010fcc:	4618      	mov	r0, r3
 8010fce:	3710      	adds	r7, #16
 8010fd0:	46bd      	mov	sp, r7
 8010fd2:	bd80      	pop	{r7, pc}

08010fd4 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010fd4:	b580      	push	{r7, lr}
 8010fd6:	b084      	sub	sp, #16
 8010fd8:	af00      	add	r7, sp, #0
 8010fda:	6078      	str	r0, [r7, #4]
 8010fdc:	460b      	mov	r3, r1
 8010fde:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010fe0:	2300      	movs	r3, #0
 8010fe2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010fe4:	2300      	movs	r3, #0
 8010fe6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8010fe8:	687b      	ldr	r3, [r7, #4]
 8010fea:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8010fee:	78fa      	ldrb	r2, [r7, #3]
 8010ff0:	4611      	mov	r1, r2
 8010ff2:	4618      	mov	r0, r3
 8010ff4:	f7f8 f96d 	bl	80092d2 <HAL_PCD_EP_SetStall>
 8010ff8:	4603      	mov	r3, r0
 8010ffa:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010ffc:	7bfb      	ldrb	r3, [r7, #15]
 8010ffe:	4618      	mov	r0, r3
 8011000:	f000 f91a 	bl	8011238 <USBD_Get_USB_Status>
 8011004:	4603      	mov	r3, r0
 8011006:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011008:	7bbb      	ldrb	r3, [r7, #14]
}
 801100a:	4618      	mov	r0, r3
 801100c:	3710      	adds	r7, #16
 801100e:	46bd      	mov	sp, r7
 8011010:	bd80      	pop	{r7, pc}

08011012 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011012:	b580      	push	{r7, lr}
 8011014:	b084      	sub	sp, #16
 8011016:	af00      	add	r7, sp, #0
 8011018:	6078      	str	r0, [r7, #4]
 801101a:	460b      	mov	r3, r1
 801101c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801101e:	2300      	movs	r3, #0
 8011020:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011022:	2300      	movs	r3, #0
 8011024:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8011026:	687b      	ldr	r3, [r7, #4]
 8011028:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 801102c:	78fa      	ldrb	r2, [r7, #3]
 801102e:	4611      	mov	r1, r2
 8011030:	4618      	mov	r0, r3
 8011032:	f7f8 f9a0 	bl	8009376 <HAL_PCD_EP_ClrStall>
 8011036:	4603      	mov	r3, r0
 8011038:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801103a:	7bfb      	ldrb	r3, [r7, #15]
 801103c:	4618      	mov	r0, r3
 801103e:	f000 f8fb 	bl	8011238 <USBD_Get_USB_Status>
 8011042:	4603      	mov	r3, r0
 8011044:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011046:	7bbb      	ldrb	r3, [r7, #14]
}
 8011048:	4618      	mov	r0, r3
 801104a:	3710      	adds	r7, #16
 801104c:	46bd      	mov	sp, r7
 801104e:	bd80      	pop	{r7, pc}

08011050 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011050:	b480      	push	{r7}
 8011052:	b085      	sub	sp, #20
 8011054:	af00      	add	r7, sp, #0
 8011056:	6078      	str	r0, [r7, #4]
 8011058:	460b      	mov	r3, r1
 801105a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 801105c:	687b      	ldr	r3, [r7, #4]
 801105e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8011062:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8011064:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8011068:	2b00      	cmp	r3, #0
 801106a:	da0b      	bge.n	8011084 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 801106c:	78fb      	ldrb	r3, [r7, #3]
 801106e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8011072:	68f9      	ldr	r1, [r7, #12]
 8011074:	4613      	mov	r3, r2
 8011076:	009b      	lsls	r3, r3, #2
 8011078:	4413      	add	r3, r2
 801107a:	00db      	lsls	r3, r3, #3
 801107c:	440b      	add	r3, r1
 801107e:	3312      	adds	r3, #18
 8011080:	781b      	ldrb	r3, [r3, #0]
 8011082:	e00b      	b.n	801109c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8011084:	78fb      	ldrb	r3, [r7, #3]
 8011086:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 801108a:	68f9      	ldr	r1, [r7, #12]
 801108c:	4613      	mov	r3, r2
 801108e:	009b      	lsls	r3, r3, #2
 8011090:	4413      	add	r3, r2
 8011092:	00db      	lsls	r3, r3, #3
 8011094:	440b      	add	r3, r1
 8011096:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 801109a:	781b      	ldrb	r3, [r3, #0]
  }
}
 801109c:	4618      	mov	r0, r3
 801109e:	3714      	adds	r7, #20
 80110a0:	46bd      	mov	sp, r7
 80110a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110a6:	4770      	bx	lr

080110a8 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80110a8:	b580      	push	{r7, lr}
 80110aa:	b084      	sub	sp, #16
 80110ac:	af00      	add	r7, sp, #0
 80110ae:	6078      	str	r0, [r7, #4]
 80110b0:	460b      	mov	r3, r1
 80110b2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80110b4:	2300      	movs	r3, #0
 80110b6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80110b8:	2300      	movs	r3, #0
 80110ba:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80110bc:	687b      	ldr	r3, [r7, #4]
 80110be:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80110c2:	78fa      	ldrb	r2, [r7, #3]
 80110c4:	4611      	mov	r1, r2
 80110c6:	4618      	mov	r0, r3
 80110c8:	f7f7 ffb8 	bl	800903c <HAL_PCD_SetAddress>
 80110cc:	4603      	mov	r3, r0
 80110ce:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80110d0:	7bfb      	ldrb	r3, [r7, #15]
 80110d2:	4618      	mov	r0, r3
 80110d4:	f000 f8b0 	bl	8011238 <USBD_Get_USB_Status>
 80110d8:	4603      	mov	r3, r0
 80110da:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80110dc:	7bbb      	ldrb	r3, [r7, #14]
}
 80110de:	4618      	mov	r0, r3
 80110e0:	3710      	adds	r7, #16
 80110e2:	46bd      	mov	sp, r7
 80110e4:	bd80      	pop	{r7, pc}

080110e6 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80110e6:	b580      	push	{r7, lr}
 80110e8:	b086      	sub	sp, #24
 80110ea:	af00      	add	r7, sp, #0
 80110ec:	60f8      	str	r0, [r7, #12]
 80110ee:	607a      	str	r2, [r7, #4]
 80110f0:	603b      	str	r3, [r7, #0]
 80110f2:	460b      	mov	r3, r1
 80110f4:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80110f6:	2300      	movs	r3, #0
 80110f8:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80110fa:	2300      	movs	r3, #0
 80110fc:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80110fe:	68fb      	ldr	r3, [r7, #12]
 8011100:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8011104:	7af9      	ldrb	r1, [r7, #11]
 8011106:	683b      	ldr	r3, [r7, #0]
 8011108:	687a      	ldr	r2, [r7, #4]
 801110a:	f7f8 f8ab 	bl	8009264 <HAL_PCD_EP_Transmit>
 801110e:	4603      	mov	r3, r0
 8011110:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011112:	7dfb      	ldrb	r3, [r7, #23]
 8011114:	4618      	mov	r0, r3
 8011116:	f000 f88f 	bl	8011238 <USBD_Get_USB_Status>
 801111a:	4603      	mov	r3, r0
 801111c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 801111e:	7dbb      	ldrb	r3, [r7, #22]
}
 8011120:	4618      	mov	r0, r3
 8011122:	3718      	adds	r7, #24
 8011124:	46bd      	mov	sp, r7
 8011126:	bd80      	pop	{r7, pc}

08011128 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8011128:	b580      	push	{r7, lr}
 801112a:	b086      	sub	sp, #24
 801112c:	af00      	add	r7, sp, #0
 801112e:	60f8      	str	r0, [r7, #12]
 8011130:	607a      	str	r2, [r7, #4]
 8011132:	603b      	str	r3, [r7, #0]
 8011134:	460b      	mov	r3, r1
 8011136:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011138:	2300      	movs	r3, #0
 801113a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801113c:	2300      	movs	r3, #0
 801113e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8011140:	68fb      	ldr	r3, [r7, #12]
 8011142:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8011146:	7af9      	ldrb	r1, [r7, #11]
 8011148:	683b      	ldr	r3, [r7, #0]
 801114a:	687a      	ldr	r2, [r7, #4]
 801114c:	f7f8 f841 	bl	80091d2 <HAL_PCD_EP_Receive>
 8011150:	4603      	mov	r3, r0
 8011152:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011154:	7dfb      	ldrb	r3, [r7, #23]
 8011156:	4618      	mov	r0, r3
 8011158:	f000 f86e 	bl	8011238 <USBD_Get_USB_Status>
 801115c:	4603      	mov	r3, r0
 801115e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8011160:	7dbb      	ldrb	r3, [r7, #22]
}
 8011162:	4618      	mov	r0, r3
 8011164:	3718      	adds	r7, #24
 8011166:	46bd      	mov	sp, r7
 8011168:	bd80      	pop	{r7, pc}

0801116a <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801116a:	b580      	push	{r7, lr}
 801116c:	b082      	sub	sp, #8
 801116e:	af00      	add	r7, sp, #0
 8011170:	6078      	str	r0, [r7, #4]
 8011172:	460b      	mov	r3, r1
 8011174:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8011176:	687b      	ldr	r3, [r7, #4]
 8011178:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 801117c:	78fa      	ldrb	r2, [r7, #3]
 801117e:	4611      	mov	r1, r2
 8011180:	4618      	mov	r0, r3
 8011182:	f7f8 f857 	bl	8009234 <HAL_PCD_EP_GetRxCount>
 8011186:	4603      	mov	r3, r0
}
 8011188:	4618      	mov	r0, r3
 801118a:	3708      	adds	r7, #8
 801118c:	46bd      	mov	sp, r7
 801118e:	bd80      	pop	{r7, pc}

08011190 <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011190:	b580      	push	{r7, lr}
 8011192:	b082      	sub	sp, #8
 8011194:	af00      	add	r7, sp, #0
 8011196:	6078      	str	r0, [r7, #4]
 8011198:	460b      	mov	r3, r1
 801119a:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 801119c:	78fb      	ldrb	r3, [r7, #3]
 801119e:	2b00      	cmp	r3, #0
 80111a0:	d002      	beq.n	80111a8 <HAL_PCDEx_LPM_Callback+0x18>
 80111a2:	2b01      	cmp	r3, #1
 80111a4:	d013      	beq.n	80111ce <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 80111a6:	e023      	b.n	80111f0 <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 80111a8:	687b      	ldr	r3, [r7, #4]
 80111aa:	7a5b      	ldrb	r3, [r3, #9]
 80111ac:	2b00      	cmp	r3, #0
 80111ae:	d007      	beq.n	80111c0 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 80111b0:	f000 f83c 	bl	801122c <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80111b4:	4b10      	ldr	r3, [pc, #64]	@ (80111f8 <HAL_PCDEx_LPM_Callback+0x68>)
 80111b6:	691b      	ldr	r3, [r3, #16]
 80111b8:	4a0f      	ldr	r2, [pc, #60]	@ (80111f8 <HAL_PCDEx_LPM_Callback+0x68>)
 80111ba:	f023 0306 	bic.w	r3, r3, #6
 80111be:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 80111c0:	687b      	ldr	r3, [r7, #4]
 80111c2:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80111c6:	4618      	mov	r0, r3
 80111c8:	f7fe fc3e 	bl	800fa48 <USBD_LL_Resume>
    break;
 80111cc:	e010      	b.n	80111f0 <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 80111ce:	687b      	ldr	r3, [r7, #4]
 80111d0:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80111d4:	4618      	mov	r0, r3
 80111d6:	f7fe fc21 	bl	800fa1c <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 80111da:	687b      	ldr	r3, [r7, #4]
 80111dc:	7a5b      	ldrb	r3, [r3, #9]
 80111de:	2b00      	cmp	r3, #0
 80111e0:	d005      	beq.n	80111ee <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80111e2:	4b05      	ldr	r3, [pc, #20]	@ (80111f8 <HAL_PCDEx_LPM_Callback+0x68>)
 80111e4:	691b      	ldr	r3, [r3, #16]
 80111e6:	4a04      	ldr	r2, [pc, #16]	@ (80111f8 <HAL_PCDEx_LPM_Callback+0x68>)
 80111e8:	f043 0306 	orr.w	r3, r3, #6
 80111ec:	6113      	str	r3, [r2, #16]
    break;
 80111ee:	bf00      	nop
}
 80111f0:	bf00      	nop
 80111f2:	3708      	adds	r7, #8
 80111f4:	46bd      	mov	sp, r7
 80111f6:	bd80      	pop	{r7, pc}
 80111f8:	e000ed00 	.word	0xe000ed00

080111fc <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 80111fc:	b480      	push	{r7}
 80111fe:	b083      	sub	sp, #12
 8011200:	af00      	add	r7, sp, #0
 8011202:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8011204:	4b03      	ldr	r3, [pc, #12]	@ (8011214 <USBD_static_malloc+0x18>)
}
 8011206:	4618      	mov	r0, r3
 8011208:	370c      	adds	r7, #12
 801120a:	46bd      	mov	sp, r7
 801120c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011210:	4770      	bx	lr
 8011212:	bf00      	nop
 8011214:	20003260 	.word	0x20003260

08011218 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8011218:	b480      	push	{r7}
 801121a:	b083      	sub	sp, #12
 801121c:	af00      	add	r7, sp, #0
 801121e:	6078      	str	r0, [r7, #4]

}
 8011220:	bf00      	nop
 8011222:	370c      	adds	r7, #12
 8011224:	46bd      	mov	sp, r7
 8011226:	f85d 7b04 	ldr.w	r7, [sp], #4
 801122a:	4770      	bx	lr

0801122c <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 801122c:	b580      	push	{r7, lr}
 801122e:	af00      	add	r7, sp, #0
  SystemClock_Config();
 8011230:	f7f1 fce2 	bl	8002bf8 <SystemClock_Config>
}
 8011234:	bf00      	nop
 8011236:	bd80      	pop	{r7, pc}

08011238 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8011238:	b480      	push	{r7}
 801123a:	b085      	sub	sp, #20
 801123c:	af00      	add	r7, sp, #0
 801123e:	4603      	mov	r3, r0
 8011240:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011242:	2300      	movs	r3, #0
 8011244:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8011246:	79fb      	ldrb	r3, [r7, #7]
 8011248:	2b03      	cmp	r3, #3
 801124a:	d817      	bhi.n	801127c <USBD_Get_USB_Status+0x44>
 801124c:	a201      	add	r2, pc, #4	@ (adr r2, 8011254 <USBD_Get_USB_Status+0x1c>)
 801124e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011252:	bf00      	nop
 8011254:	08011265 	.word	0x08011265
 8011258:	0801126b 	.word	0x0801126b
 801125c:	08011271 	.word	0x08011271
 8011260:	08011277 	.word	0x08011277
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8011264:	2300      	movs	r3, #0
 8011266:	73fb      	strb	r3, [r7, #15]
    break;
 8011268:	e00b      	b.n	8011282 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801126a:	2303      	movs	r3, #3
 801126c:	73fb      	strb	r3, [r7, #15]
    break;
 801126e:	e008      	b.n	8011282 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8011270:	2301      	movs	r3, #1
 8011272:	73fb      	strb	r3, [r7, #15]
    break;
 8011274:	e005      	b.n	8011282 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8011276:	2303      	movs	r3, #3
 8011278:	73fb      	strb	r3, [r7, #15]
    break;
 801127a:	e002      	b.n	8011282 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 801127c:	2303      	movs	r3, #3
 801127e:	73fb      	strb	r3, [r7, #15]
    break;
 8011280:	bf00      	nop
  }
  return usb_status;
 8011282:	7bfb      	ldrb	r3, [r7, #15]
}
 8011284:	4618      	mov	r0, r3
 8011286:	3714      	adds	r7, #20
 8011288:	46bd      	mov	sp, r7
 801128a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801128e:	4770      	bx	lr

08011290 <__cvt>:
 8011290:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011294:	ec57 6b10 	vmov	r6, r7, d0
 8011298:	2f00      	cmp	r7, #0
 801129a:	460c      	mov	r4, r1
 801129c:	4619      	mov	r1, r3
 801129e:	463b      	mov	r3, r7
 80112a0:	bfbb      	ittet	lt
 80112a2:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80112a6:	461f      	movlt	r7, r3
 80112a8:	2300      	movge	r3, #0
 80112aa:	232d      	movlt	r3, #45	@ 0x2d
 80112ac:	700b      	strb	r3, [r1, #0]
 80112ae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80112b0:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80112b4:	4691      	mov	r9, r2
 80112b6:	f023 0820 	bic.w	r8, r3, #32
 80112ba:	bfbc      	itt	lt
 80112bc:	4632      	movlt	r2, r6
 80112be:	4616      	movlt	r6, r2
 80112c0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80112c4:	d005      	beq.n	80112d2 <__cvt+0x42>
 80112c6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80112ca:	d100      	bne.n	80112ce <__cvt+0x3e>
 80112cc:	3401      	adds	r4, #1
 80112ce:	2102      	movs	r1, #2
 80112d0:	e000      	b.n	80112d4 <__cvt+0x44>
 80112d2:	2103      	movs	r1, #3
 80112d4:	ab03      	add	r3, sp, #12
 80112d6:	9301      	str	r3, [sp, #4]
 80112d8:	ab02      	add	r3, sp, #8
 80112da:	9300      	str	r3, [sp, #0]
 80112dc:	ec47 6b10 	vmov	d0, r6, r7
 80112e0:	4653      	mov	r3, sl
 80112e2:	4622      	mov	r2, r4
 80112e4:	f000 feb8 	bl	8012058 <_dtoa_r>
 80112e8:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80112ec:	4605      	mov	r5, r0
 80112ee:	d119      	bne.n	8011324 <__cvt+0x94>
 80112f0:	f019 0f01 	tst.w	r9, #1
 80112f4:	d00e      	beq.n	8011314 <__cvt+0x84>
 80112f6:	eb00 0904 	add.w	r9, r0, r4
 80112fa:	2200      	movs	r2, #0
 80112fc:	2300      	movs	r3, #0
 80112fe:	4630      	mov	r0, r6
 8011300:	4639      	mov	r1, r7
 8011302:	f7ef fc09 	bl	8000b18 <__aeabi_dcmpeq>
 8011306:	b108      	cbz	r0, 801130c <__cvt+0x7c>
 8011308:	f8cd 900c 	str.w	r9, [sp, #12]
 801130c:	2230      	movs	r2, #48	@ 0x30
 801130e:	9b03      	ldr	r3, [sp, #12]
 8011310:	454b      	cmp	r3, r9
 8011312:	d31e      	bcc.n	8011352 <__cvt+0xc2>
 8011314:	9b03      	ldr	r3, [sp, #12]
 8011316:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8011318:	1b5b      	subs	r3, r3, r5
 801131a:	4628      	mov	r0, r5
 801131c:	6013      	str	r3, [r2, #0]
 801131e:	b004      	add	sp, #16
 8011320:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011324:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8011328:	eb00 0904 	add.w	r9, r0, r4
 801132c:	d1e5      	bne.n	80112fa <__cvt+0x6a>
 801132e:	7803      	ldrb	r3, [r0, #0]
 8011330:	2b30      	cmp	r3, #48	@ 0x30
 8011332:	d10a      	bne.n	801134a <__cvt+0xba>
 8011334:	2200      	movs	r2, #0
 8011336:	2300      	movs	r3, #0
 8011338:	4630      	mov	r0, r6
 801133a:	4639      	mov	r1, r7
 801133c:	f7ef fbec 	bl	8000b18 <__aeabi_dcmpeq>
 8011340:	b918      	cbnz	r0, 801134a <__cvt+0xba>
 8011342:	f1c4 0401 	rsb	r4, r4, #1
 8011346:	f8ca 4000 	str.w	r4, [sl]
 801134a:	f8da 3000 	ldr.w	r3, [sl]
 801134e:	4499      	add	r9, r3
 8011350:	e7d3      	b.n	80112fa <__cvt+0x6a>
 8011352:	1c59      	adds	r1, r3, #1
 8011354:	9103      	str	r1, [sp, #12]
 8011356:	701a      	strb	r2, [r3, #0]
 8011358:	e7d9      	b.n	801130e <__cvt+0x7e>

0801135a <__exponent>:
 801135a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801135c:	2900      	cmp	r1, #0
 801135e:	bfba      	itte	lt
 8011360:	4249      	neglt	r1, r1
 8011362:	232d      	movlt	r3, #45	@ 0x2d
 8011364:	232b      	movge	r3, #43	@ 0x2b
 8011366:	2909      	cmp	r1, #9
 8011368:	7002      	strb	r2, [r0, #0]
 801136a:	7043      	strb	r3, [r0, #1]
 801136c:	dd29      	ble.n	80113c2 <__exponent+0x68>
 801136e:	f10d 0307 	add.w	r3, sp, #7
 8011372:	461d      	mov	r5, r3
 8011374:	270a      	movs	r7, #10
 8011376:	461a      	mov	r2, r3
 8011378:	fbb1 f6f7 	udiv	r6, r1, r7
 801137c:	fb07 1416 	mls	r4, r7, r6, r1
 8011380:	3430      	adds	r4, #48	@ 0x30
 8011382:	f802 4c01 	strb.w	r4, [r2, #-1]
 8011386:	460c      	mov	r4, r1
 8011388:	2c63      	cmp	r4, #99	@ 0x63
 801138a:	f103 33ff 	add.w	r3, r3, #4294967295
 801138e:	4631      	mov	r1, r6
 8011390:	dcf1      	bgt.n	8011376 <__exponent+0x1c>
 8011392:	3130      	adds	r1, #48	@ 0x30
 8011394:	1e94      	subs	r4, r2, #2
 8011396:	f803 1c01 	strb.w	r1, [r3, #-1]
 801139a:	1c41      	adds	r1, r0, #1
 801139c:	4623      	mov	r3, r4
 801139e:	42ab      	cmp	r3, r5
 80113a0:	d30a      	bcc.n	80113b8 <__exponent+0x5e>
 80113a2:	f10d 0309 	add.w	r3, sp, #9
 80113a6:	1a9b      	subs	r3, r3, r2
 80113a8:	42ac      	cmp	r4, r5
 80113aa:	bf88      	it	hi
 80113ac:	2300      	movhi	r3, #0
 80113ae:	3302      	adds	r3, #2
 80113b0:	4403      	add	r3, r0
 80113b2:	1a18      	subs	r0, r3, r0
 80113b4:	b003      	add	sp, #12
 80113b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80113b8:	f813 6b01 	ldrb.w	r6, [r3], #1
 80113bc:	f801 6f01 	strb.w	r6, [r1, #1]!
 80113c0:	e7ed      	b.n	801139e <__exponent+0x44>
 80113c2:	2330      	movs	r3, #48	@ 0x30
 80113c4:	3130      	adds	r1, #48	@ 0x30
 80113c6:	7083      	strb	r3, [r0, #2]
 80113c8:	70c1      	strb	r1, [r0, #3]
 80113ca:	1d03      	adds	r3, r0, #4
 80113cc:	e7f1      	b.n	80113b2 <__exponent+0x58>
	...

080113d0 <_printf_float>:
 80113d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80113d4:	b08d      	sub	sp, #52	@ 0x34
 80113d6:	460c      	mov	r4, r1
 80113d8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80113dc:	4616      	mov	r6, r2
 80113de:	461f      	mov	r7, r3
 80113e0:	4605      	mov	r5, r0
 80113e2:	f000 fd2b 	bl	8011e3c <_localeconv_r>
 80113e6:	6803      	ldr	r3, [r0, #0]
 80113e8:	9304      	str	r3, [sp, #16]
 80113ea:	4618      	mov	r0, r3
 80113ec:	f7ee ff68 	bl	80002c0 <strlen>
 80113f0:	2300      	movs	r3, #0
 80113f2:	930a      	str	r3, [sp, #40]	@ 0x28
 80113f4:	f8d8 3000 	ldr.w	r3, [r8]
 80113f8:	9005      	str	r0, [sp, #20]
 80113fa:	3307      	adds	r3, #7
 80113fc:	f023 0307 	bic.w	r3, r3, #7
 8011400:	f103 0208 	add.w	r2, r3, #8
 8011404:	f894 a018 	ldrb.w	sl, [r4, #24]
 8011408:	f8d4 b000 	ldr.w	fp, [r4]
 801140c:	f8c8 2000 	str.w	r2, [r8]
 8011410:	e9d3 8900 	ldrd	r8, r9, [r3]
 8011414:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8011418:	9307      	str	r3, [sp, #28]
 801141a:	f8cd 8018 	str.w	r8, [sp, #24]
 801141e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8011422:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8011426:	4b9c      	ldr	r3, [pc, #624]	@ (8011698 <_printf_float+0x2c8>)
 8011428:	f04f 32ff 	mov.w	r2, #4294967295
 801142c:	f7ef fba6 	bl	8000b7c <__aeabi_dcmpun>
 8011430:	bb70      	cbnz	r0, 8011490 <_printf_float+0xc0>
 8011432:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8011436:	4b98      	ldr	r3, [pc, #608]	@ (8011698 <_printf_float+0x2c8>)
 8011438:	f04f 32ff 	mov.w	r2, #4294967295
 801143c:	f7ef fb80 	bl	8000b40 <__aeabi_dcmple>
 8011440:	bb30      	cbnz	r0, 8011490 <_printf_float+0xc0>
 8011442:	2200      	movs	r2, #0
 8011444:	2300      	movs	r3, #0
 8011446:	4640      	mov	r0, r8
 8011448:	4649      	mov	r1, r9
 801144a:	f7ef fb6f 	bl	8000b2c <__aeabi_dcmplt>
 801144e:	b110      	cbz	r0, 8011456 <_printf_float+0x86>
 8011450:	232d      	movs	r3, #45	@ 0x2d
 8011452:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8011456:	4a91      	ldr	r2, [pc, #580]	@ (801169c <_printf_float+0x2cc>)
 8011458:	4b91      	ldr	r3, [pc, #580]	@ (80116a0 <_printf_float+0x2d0>)
 801145a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 801145e:	bf8c      	ite	hi
 8011460:	4690      	movhi	r8, r2
 8011462:	4698      	movls	r8, r3
 8011464:	2303      	movs	r3, #3
 8011466:	6123      	str	r3, [r4, #16]
 8011468:	f02b 0304 	bic.w	r3, fp, #4
 801146c:	6023      	str	r3, [r4, #0]
 801146e:	f04f 0900 	mov.w	r9, #0
 8011472:	9700      	str	r7, [sp, #0]
 8011474:	4633      	mov	r3, r6
 8011476:	aa0b      	add	r2, sp, #44	@ 0x2c
 8011478:	4621      	mov	r1, r4
 801147a:	4628      	mov	r0, r5
 801147c:	f000 f9d2 	bl	8011824 <_printf_common>
 8011480:	3001      	adds	r0, #1
 8011482:	f040 808d 	bne.w	80115a0 <_printf_float+0x1d0>
 8011486:	f04f 30ff 	mov.w	r0, #4294967295
 801148a:	b00d      	add	sp, #52	@ 0x34
 801148c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011490:	4642      	mov	r2, r8
 8011492:	464b      	mov	r3, r9
 8011494:	4640      	mov	r0, r8
 8011496:	4649      	mov	r1, r9
 8011498:	f7ef fb70 	bl	8000b7c <__aeabi_dcmpun>
 801149c:	b140      	cbz	r0, 80114b0 <_printf_float+0xe0>
 801149e:	464b      	mov	r3, r9
 80114a0:	2b00      	cmp	r3, #0
 80114a2:	bfbc      	itt	lt
 80114a4:	232d      	movlt	r3, #45	@ 0x2d
 80114a6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80114aa:	4a7e      	ldr	r2, [pc, #504]	@ (80116a4 <_printf_float+0x2d4>)
 80114ac:	4b7e      	ldr	r3, [pc, #504]	@ (80116a8 <_printf_float+0x2d8>)
 80114ae:	e7d4      	b.n	801145a <_printf_float+0x8a>
 80114b0:	6863      	ldr	r3, [r4, #4]
 80114b2:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80114b6:	9206      	str	r2, [sp, #24]
 80114b8:	1c5a      	adds	r2, r3, #1
 80114ba:	d13b      	bne.n	8011534 <_printf_float+0x164>
 80114bc:	2306      	movs	r3, #6
 80114be:	6063      	str	r3, [r4, #4]
 80114c0:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80114c4:	2300      	movs	r3, #0
 80114c6:	6022      	str	r2, [r4, #0]
 80114c8:	9303      	str	r3, [sp, #12]
 80114ca:	ab0a      	add	r3, sp, #40	@ 0x28
 80114cc:	e9cd a301 	strd	sl, r3, [sp, #4]
 80114d0:	ab09      	add	r3, sp, #36	@ 0x24
 80114d2:	9300      	str	r3, [sp, #0]
 80114d4:	6861      	ldr	r1, [r4, #4]
 80114d6:	ec49 8b10 	vmov	d0, r8, r9
 80114da:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80114de:	4628      	mov	r0, r5
 80114e0:	f7ff fed6 	bl	8011290 <__cvt>
 80114e4:	9b06      	ldr	r3, [sp, #24]
 80114e6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80114e8:	2b47      	cmp	r3, #71	@ 0x47
 80114ea:	4680      	mov	r8, r0
 80114ec:	d129      	bne.n	8011542 <_printf_float+0x172>
 80114ee:	1cc8      	adds	r0, r1, #3
 80114f0:	db02      	blt.n	80114f8 <_printf_float+0x128>
 80114f2:	6863      	ldr	r3, [r4, #4]
 80114f4:	4299      	cmp	r1, r3
 80114f6:	dd41      	ble.n	801157c <_printf_float+0x1ac>
 80114f8:	f1aa 0a02 	sub.w	sl, sl, #2
 80114fc:	fa5f fa8a 	uxtb.w	sl, sl
 8011500:	3901      	subs	r1, #1
 8011502:	4652      	mov	r2, sl
 8011504:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8011508:	9109      	str	r1, [sp, #36]	@ 0x24
 801150a:	f7ff ff26 	bl	801135a <__exponent>
 801150e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8011510:	1813      	adds	r3, r2, r0
 8011512:	2a01      	cmp	r2, #1
 8011514:	4681      	mov	r9, r0
 8011516:	6123      	str	r3, [r4, #16]
 8011518:	dc02      	bgt.n	8011520 <_printf_float+0x150>
 801151a:	6822      	ldr	r2, [r4, #0]
 801151c:	07d2      	lsls	r2, r2, #31
 801151e:	d501      	bpl.n	8011524 <_printf_float+0x154>
 8011520:	3301      	adds	r3, #1
 8011522:	6123      	str	r3, [r4, #16]
 8011524:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8011528:	2b00      	cmp	r3, #0
 801152a:	d0a2      	beq.n	8011472 <_printf_float+0xa2>
 801152c:	232d      	movs	r3, #45	@ 0x2d
 801152e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8011532:	e79e      	b.n	8011472 <_printf_float+0xa2>
 8011534:	9a06      	ldr	r2, [sp, #24]
 8011536:	2a47      	cmp	r2, #71	@ 0x47
 8011538:	d1c2      	bne.n	80114c0 <_printf_float+0xf0>
 801153a:	2b00      	cmp	r3, #0
 801153c:	d1c0      	bne.n	80114c0 <_printf_float+0xf0>
 801153e:	2301      	movs	r3, #1
 8011540:	e7bd      	b.n	80114be <_printf_float+0xee>
 8011542:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8011546:	d9db      	bls.n	8011500 <_printf_float+0x130>
 8011548:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 801154c:	d118      	bne.n	8011580 <_printf_float+0x1b0>
 801154e:	2900      	cmp	r1, #0
 8011550:	6863      	ldr	r3, [r4, #4]
 8011552:	dd0b      	ble.n	801156c <_printf_float+0x19c>
 8011554:	6121      	str	r1, [r4, #16]
 8011556:	b913      	cbnz	r3, 801155e <_printf_float+0x18e>
 8011558:	6822      	ldr	r2, [r4, #0]
 801155a:	07d0      	lsls	r0, r2, #31
 801155c:	d502      	bpl.n	8011564 <_printf_float+0x194>
 801155e:	3301      	adds	r3, #1
 8011560:	440b      	add	r3, r1
 8011562:	6123      	str	r3, [r4, #16]
 8011564:	65a1      	str	r1, [r4, #88]	@ 0x58
 8011566:	f04f 0900 	mov.w	r9, #0
 801156a:	e7db      	b.n	8011524 <_printf_float+0x154>
 801156c:	b913      	cbnz	r3, 8011574 <_printf_float+0x1a4>
 801156e:	6822      	ldr	r2, [r4, #0]
 8011570:	07d2      	lsls	r2, r2, #31
 8011572:	d501      	bpl.n	8011578 <_printf_float+0x1a8>
 8011574:	3302      	adds	r3, #2
 8011576:	e7f4      	b.n	8011562 <_printf_float+0x192>
 8011578:	2301      	movs	r3, #1
 801157a:	e7f2      	b.n	8011562 <_printf_float+0x192>
 801157c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8011580:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011582:	4299      	cmp	r1, r3
 8011584:	db05      	blt.n	8011592 <_printf_float+0x1c2>
 8011586:	6823      	ldr	r3, [r4, #0]
 8011588:	6121      	str	r1, [r4, #16]
 801158a:	07d8      	lsls	r0, r3, #31
 801158c:	d5ea      	bpl.n	8011564 <_printf_float+0x194>
 801158e:	1c4b      	adds	r3, r1, #1
 8011590:	e7e7      	b.n	8011562 <_printf_float+0x192>
 8011592:	2900      	cmp	r1, #0
 8011594:	bfd4      	ite	le
 8011596:	f1c1 0202 	rsble	r2, r1, #2
 801159a:	2201      	movgt	r2, #1
 801159c:	4413      	add	r3, r2
 801159e:	e7e0      	b.n	8011562 <_printf_float+0x192>
 80115a0:	6823      	ldr	r3, [r4, #0]
 80115a2:	055a      	lsls	r2, r3, #21
 80115a4:	d407      	bmi.n	80115b6 <_printf_float+0x1e6>
 80115a6:	6923      	ldr	r3, [r4, #16]
 80115a8:	4642      	mov	r2, r8
 80115aa:	4631      	mov	r1, r6
 80115ac:	4628      	mov	r0, r5
 80115ae:	47b8      	blx	r7
 80115b0:	3001      	adds	r0, #1
 80115b2:	d12b      	bne.n	801160c <_printf_float+0x23c>
 80115b4:	e767      	b.n	8011486 <_printf_float+0xb6>
 80115b6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80115ba:	f240 80dd 	bls.w	8011778 <_printf_float+0x3a8>
 80115be:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80115c2:	2200      	movs	r2, #0
 80115c4:	2300      	movs	r3, #0
 80115c6:	f7ef faa7 	bl	8000b18 <__aeabi_dcmpeq>
 80115ca:	2800      	cmp	r0, #0
 80115cc:	d033      	beq.n	8011636 <_printf_float+0x266>
 80115ce:	4a37      	ldr	r2, [pc, #220]	@ (80116ac <_printf_float+0x2dc>)
 80115d0:	2301      	movs	r3, #1
 80115d2:	4631      	mov	r1, r6
 80115d4:	4628      	mov	r0, r5
 80115d6:	47b8      	blx	r7
 80115d8:	3001      	adds	r0, #1
 80115da:	f43f af54 	beq.w	8011486 <_printf_float+0xb6>
 80115de:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80115e2:	4543      	cmp	r3, r8
 80115e4:	db02      	blt.n	80115ec <_printf_float+0x21c>
 80115e6:	6823      	ldr	r3, [r4, #0]
 80115e8:	07d8      	lsls	r0, r3, #31
 80115ea:	d50f      	bpl.n	801160c <_printf_float+0x23c>
 80115ec:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80115f0:	4631      	mov	r1, r6
 80115f2:	4628      	mov	r0, r5
 80115f4:	47b8      	blx	r7
 80115f6:	3001      	adds	r0, #1
 80115f8:	f43f af45 	beq.w	8011486 <_printf_float+0xb6>
 80115fc:	f04f 0900 	mov.w	r9, #0
 8011600:	f108 38ff 	add.w	r8, r8, #4294967295
 8011604:	f104 0a1a 	add.w	sl, r4, #26
 8011608:	45c8      	cmp	r8, r9
 801160a:	dc09      	bgt.n	8011620 <_printf_float+0x250>
 801160c:	6823      	ldr	r3, [r4, #0]
 801160e:	079b      	lsls	r3, r3, #30
 8011610:	f100 8103 	bmi.w	801181a <_printf_float+0x44a>
 8011614:	68e0      	ldr	r0, [r4, #12]
 8011616:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011618:	4298      	cmp	r0, r3
 801161a:	bfb8      	it	lt
 801161c:	4618      	movlt	r0, r3
 801161e:	e734      	b.n	801148a <_printf_float+0xba>
 8011620:	2301      	movs	r3, #1
 8011622:	4652      	mov	r2, sl
 8011624:	4631      	mov	r1, r6
 8011626:	4628      	mov	r0, r5
 8011628:	47b8      	blx	r7
 801162a:	3001      	adds	r0, #1
 801162c:	f43f af2b 	beq.w	8011486 <_printf_float+0xb6>
 8011630:	f109 0901 	add.w	r9, r9, #1
 8011634:	e7e8      	b.n	8011608 <_printf_float+0x238>
 8011636:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011638:	2b00      	cmp	r3, #0
 801163a:	dc39      	bgt.n	80116b0 <_printf_float+0x2e0>
 801163c:	4a1b      	ldr	r2, [pc, #108]	@ (80116ac <_printf_float+0x2dc>)
 801163e:	2301      	movs	r3, #1
 8011640:	4631      	mov	r1, r6
 8011642:	4628      	mov	r0, r5
 8011644:	47b8      	blx	r7
 8011646:	3001      	adds	r0, #1
 8011648:	f43f af1d 	beq.w	8011486 <_printf_float+0xb6>
 801164c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8011650:	ea59 0303 	orrs.w	r3, r9, r3
 8011654:	d102      	bne.n	801165c <_printf_float+0x28c>
 8011656:	6823      	ldr	r3, [r4, #0]
 8011658:	07d9      	lsls	r1, r3, #31
 801165a:	d5d7      	bpl.n	801160c <_printf_float+0x23c>
 801165c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011660:	4631      	mov	r1, r6
 8011662:	4628      	mov	r0, r5
 8011664:	47b8      	blx	r7
 8011666:	3001      	adds	r0, #1
 8011668:	f43f af0d 	beq.w	8011486 <_printf_float+0xb6>
 801166c:	f04f 0a00 	mov.w	sl, #0
 8011670:	f104 0b1a 	add.w	fp, r4, #26
 8011674:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011676:	425b      	negs	r3, r3
 8011678:	4553      	cmp	r3, sl
 801167a:	dc01      	bgt.n	8011680 <_printf_float+0x2b0>
 801167c:	464b      	mov	r3, r9
 801167e:	e793      	b.n	80115a8 <_printf_float+0x1d8>
 8011680:	2301      	movs	r3, #1
 8011682:	465a      	mov	r2, fp
 8011684:	4631      	mov	r1, r6
 8011686:	4628      	mov	r0, r5
 8011688:	47b8      	blx	r7
 801168a:	3001      	adds	r0, #1
 801168c:	f43f aefb 	beq.w	8011486 <_printf_float+0xb6>
 8011690:	f10a 0a01 	add.w	sl, sl, #1
 8011694:	e7ee      	b.n	8011674 <_printf_float+0x2a4>
 8011696:	bf00      	nop
 8011698:	7fefffff 	.word	0x7fefffff
 801169c:	08015ca8 	.word	0x08015ca8
 80116a0:	08015ca4 	.word	0x08015ca4
 80116a4:	08015cb0 	.word	0x08015cb0
 80116a8:	08015cac 	.word	0x08015cac
 80116ac:	08015cb4 	.word	0x08015cb4
 80116b0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80116b2:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80116b6:	4553      	cmp	r3, sl
 80116b8:	bfa8      	it	ge
 80116ba:	4653      	movge	r3, sl
 80116bc:	2b00      	cmp	r3, #0
 80116be:	4699      	mov	r9, r3
 80116c0:	dc36      	bgt.n	8011730 <_printf_float+0x360>
 80116c2:	f04f 0b00 	mov.w	fp, #0
 80116c6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80116ca:	f104 021a 	add.w	r2, r4, #26
 80116ce:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80116d0:	9306      	str	r3, [sp, #24]
 80116d2:	eba3 0309 	sub.w	r3, r3, r9
 80116d6:	455b      	cmp	r3, fp
 80116d8:	dc31      	bgt.n	801173e <_printf_float+0x36e>
 80116da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80116dc:	459a      	cmp	sl, r3
 80116de:	dc3a      	bgt.n	8011756 <_printf_float+0x386>
 80116e0:	6823      	ldr	r3, [r4, #0]
 80116e2:	07da      	lsls	r2, r3, #31
 80116e4:	d437      	bmi.n	8011756 <_printf_float+0x386>
 80116e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80116e8:	ebaa 0903 	sub.w	r9, sl, r3
 80116ec:	9b06      	ldr	r3, [sp, #24]
 80116ee:	ebaa 0303 	sub.w	r3, sl, r3
 80116f2:	4599      	cmp	r9, r3
 80116f4:	bfa8      	it	ge
 80116f6:	4699      	movge	r9, r3
 80116f8:	f1b9 0f00 	cmp.w	r9, #0
 80116fc:	dc33      	bgt.n	8011766 <_printf_float+0x396>
 80116fe:	f04f 0800 	mov.w	r8, #0
 8011702:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8011706:	f104 0b1a 	add.w	fp, r4, #26
 801170a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801170c:	ebaa 0303 	sub.w	r3, sl, r3
 8011710:	eba3 0309 	sub.w	r3, r3, r9
 8011714:	4543      	cmp	r3, r8
 8011716:	f77f af79 	ble.w	801160c <_printf_float+0x23c>
 801171a:	2301      	movs	r3, #1
 801171c:	465a      	mov	r2, fp
 801171e:	4631      	mov	r1, r6
 8011720:	4628      	mov	r0, r5
 8011722:	47b8      	blx	r7
 8011724:	3001      	adds	r0, #1
 8011726:	f43f aeae 	beq.w	8011486 <_printf_float+0xb6>
 801172a:	f108 0801 	add.w	r8, r8, #1
 801172e:	e7ec      	b.n	801170a <_printf_float+0x33a>
 8011730:	4642      	mov	r2, r8
 8011732:	4631      	mov	r1, r6
 8011734:	4628      	mov	r0, r5
 8011736:	47b8      	blx	r7
 8011738:	3001      	adds	r0, #1
 801173a:	d1c2      	bne.n	80116c2 <_printf_float+0x2f2>
 801173c:	e6a3      	b.n	8011486 <_printf_float+0xb6>
 801173e:	2301      	movs	r3, #1
 8011740:	4631      	mov	r1, r6
 8011742:	4628      	mov	r0, r5
 8011744:	9206      	str	r2, [sp, #24]
 8011746:	47b8      	blx	r7
 8011748:	3001      	adds	r0, #1
 801174a:	f43f ae9c 	beq.w	8011486 <_printf_float+0xb6>
 801174e:	9a06      	ldr	r2, [sp, #24]
 8011750:	f10b 0b01 	add.w	fp, fp, #1
 8011754:	e7bb      	b.n	80116ce <_printf_float+0x2fe>
 8011756:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801175a:	4631      	mov	r1, r6
 801175c:	4628      	mov	r0, r5
 801175e:	47b8      	blx	r7
 8011760:	3001      	adds	r0, #1
 8011762:	d1c0      	bne.n	80116e6 <_printf_float+0x316>
 8011764:	e68f      	b.n	8011486 <_printf_float+0xb6>
 8011766:	9a06      	ldr	r2, [sp, #24]
 8011768:	464b      	mov	r3, r9
 801176a:	4442      	add	r2, r8
 801176c:	4631      	mov	r1, r6
 801176e:	4628      	mov	r0, r5
 8011770:	47b8      	blx	r7
 8011772:	3001      	adds	r0, #1
 8011774:	d1c3      	bne.n	80116fe <_printf_float+0x32e>
 8011776:	e686      	b.n	8011486 <_printf_float+0xb6>
 8011778:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 801177c:	f1ba 0f01 	cmp.w	sl, #1
 8011780:	dc01      	bgt.n	8011786 <_printf_float+0x3b6>
 8011782:	07db      	lsls	r3, r3, #31
 8011784:	d536      	bpl.n	80117f4 <_printf_float+0x424>
 8011786:	2301      	movs	r3, #1
 8011788:	4642      	mov	r2, r8
 801178a:	4631      	mov	r1, r6
 801178c:	4628      	mov	r0, r5
 801178e:	47b8      	blx	r7
 8011790:	3001      	adds	r0, #1
 8011792:	f43f ae78 	beq.w	8011486 <_printf_float+0xb6>
 8011796:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801179a:	4631      	mov	r1, r6
 801179c:	4628      	mov	r0, r5
 801179e:	47b8      	blx	r7
 80117a0:	3001      	adds	r0, #1
 80117a2:	f43f ae70 	beq.w	8011486 <_printf_float+0xb6>
 80117a6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80117aa:	2200      	movs	r2, #0
 80117ac:	2300      	movs	r3, #0
 80117ae:	f10a 3aff 	add.w	sl, sl, #4294967295
 80117b2:	f7ef f9b1 	bl	8000b18 <__aeabi_dcmpeq>
 80117b6:	b9c0      	cbnz	r0, 80117ea <_printf_float+0x41a>
 80117b8:	4653      	mov	r3, sl
 80117ba:	f108 0201 	add.w	r2, r8, #1
 80117be:	4631      	mov	r1, r6
 80117c0:	4628      	mov	r0, r5
 80117c2:	47b8      	blx	r7
 80117c4:	3001      	adds	r0, #1
 80117c6:	d10c      	bne.n	80117e2 <_printf_float+0x412>
 80117c8:	e65d      	b.n	8011486 <_printf_float+0xb6>
 80117ca:	2301      	movs	r3, #1
 80117cc:	465a      	mov	r2, fp
 80117ce:	4631      	mov	r1, r6
 80117d0:	4628      	mov	r0, r5
 80117d2:	47b8      	blx	r7
 80117d4:	3001      	adds	r0, #1
 80117d6:	f43f ae56 	beq.w	8011486 <_printf_float+0xb6>
 80117da:	f108 0801 	add.w	r8, r8, #1
 80117de:	45d0      	cmp	r8, sl
 80117e0:	dbf3      	blt.n	80117ca <_printf_float+0x3fa>
 80117e2:	464b      	mov	r3, r9
 80117e4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80117e8:	e6df      	b.n	80115aa <_printf_float+0x1da>
 80117ea:	f04f 0800 	mov.w	r8, #0
 80117ee:	f104 0b1a 	add.w	fp, r4, #26
 80117f2:	e7f4      	b.n	80117de <_printf_float+0x40e>
 80117f4:	2301      	movs	r3, #1
 80117f6:	4642      	mov	r2, r8
 80117f8:	e7e1      	b.n	80117be <_printf_float+0x3ee>
 80117fa:	2301      	movs	r3, #1
 80117fc:	464a      	mov	r2, r9
 80117fe:	4631      	mov	r1, r6
 8011800:	4628      	mov	r0, r5
 8011802:	47b8      	blx	r7
 8011804:	3001      	adds	r0, #1
 8011806:	f43f ae3e 	beq.w	8011486 <_printf_float+0xb6>
 801180a:	f108 0801 	add.w	r8, r8, #1
 801180e:	68e3      	ldr	r3, [r4, #12]
 8011810:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8011812:	1a5b      	subs	r3, r3, r1
 8011814:	4543      	cmp	r3, r8
 8011816:	dcf0      	bgt.n	80117fa <_printf_float+0x42a>
 8011818:	e6fc      	b.n	8011614 <_printf_float+0x244>
 801181a:	f04f 0800 	mov.w	r8, #0
 801181e:	f104 0919 	add.w	r9, r4, #25
 8011822:	e7f4      	b.n	801180e <_printf_float+0x43e>

08011824 <_printf_common>:
 8011824:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011828:	4616      	mov	r6, r2
 801182a:	4698      	mov	r8, r3
 801182c:	688a      	ldr	r2, [r1, #8]
 801182e:	690b      	ldr	r3, [r1, #16]
 8011830:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8011834:	4293      	cmp	r3, r2
 8011836:	bfb8      	it	lt
 8011838:	4613      	movlt	r3, r2
 801183a:	6033      	str	r3, [r6, #0]
 801183c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8011840:	4607      	mov	r7, r0
 8011842:	460c      	mov	r4, r1
 8011844:	b10a      	cbz	r2, 801184a <_printf_common+0x26>
 8011846:	3301      	adds	r3, #1
 8011848:	6033      	str	r3, [r6, #0]
 801184a:	6823      	ldr	r3, [r4, #0]
 801184c:	0699      	lsls	r1, r3, #26
 801184e:	bf42      	ittt	mi
 8011850:	6833      	ldrmi	r3, [r6, #0]
 8011852:	3302      	addmi	r3, #2
 8011854:	6033      	strmi	r3, [r6, #0]
 8011856:	6825      	ldr	r5, [r4, #0]
 8011858:	f015 0506 	ands.w	r5, r5, #6
 801185c:	d106      	bne.n	801186c <_printf_common+0x48>
 801185e:	f104 0a19 	add.w	sl, r4, #25
 8011862:	68e3      	ldr	r3, [r4, #12]
 8011864:	6832      	ldr	r2, [r6, #0]
 8011866:	1a9b      	subs	r3, r3, r2
 8011868:	42ab      	cmp	r3, r5
 801186a:	dc26      	bgt.n	80118ba <_printf_common+0x96>
 801186c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8011870:	6822      	ldr	r2, [r4, #0]
 8011872:	3b00      	subs	r3, #0
 8011874:	bf18      	it	ne
 8011876:	2301      	movne	r3, #1
 8011878:	0692      	lsls	r2, r2, #26
 801187a:	d42b      	bmi.n	80118d4 <_printf_common+0xb0>
 801187c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8011880:	4641      	mov	r1, r8
 8011882:	4638      	mov	r0, r7
 8011884:	47c8      	blx	r9
 8011886:	3001      	adds	r0, #1
 8011888:	d01e      	beq.n	80118c8 <_printf_common+0xa4>
 801188a:	6823      	ldr	r3, [r4, #0]
 801188c:	6922      	ldr	r2, [r4, #16]
 801188e:	f003 0306 	and.w	r3, r3, #6
 8011892:	2b04      	cmp	r3, #4
 8011894:	bf02      	ittt	eq
 8011896:	68e5      	ldreq	r5, [r4, #12]
 8011898:	6833      	ldreq	r3, [r6, #0]
 801189a:	1aed      	subeq	r5, r5, r3
 801189c:	68a3      	ldr	r3, [r4, #8]
 801189e:	bf0c      	ite	eq
 80118a0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80118a4:	2500      	movne	r5, #0
 80118a6:	4293      	cmp	r3, r2
 80118a8:	bfc4      	itt	gt
 80118aa:	1a9b      	subgt	r3, r3, r2
 80118ac:	18ed      	addgt	r5, r5, r3
 80118ae:	2600      	movs	r6, #0
 80118b0:	341a      	adds	r4, #26
 80118b2:	42b5      	cmp	r5, r6
 80118b4:	d11a      	bne.n	80118ec <_printf_common+0xc8>
 80118b6:	2000      	movs	r0, #0
 80118b8:	e008      	b.n	80118cc <_printf_common+0xa8>
 80118ba:	2301      	movs	r3, #1
 80118bc:	4652      	mov	r2, sl
 80118be:	4641      	mov	r1, r8
 80118c0:	4638      	mov	r0, r7
 80118c2:	47c8      	blx	r9
 80118c4:	3001      	adds	r0, #1
 80118c6:	d103      	bne.n	80118d0 <_printf_common+0xac>
 80118c8:	f04f 30ff 	mov.w	r0, #4294967295
 80118cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80118d0:	3501      	adds	r5, #1
 80118d2:	e7c6      	b.n	8011862 <_printf_common+0x3e>
 80118d4:	18e1      	adds	r1, r4, r3
 80118d6:	1c5a      	adds	r2, r3, #1
 80118d8:	2030      	movs	r0, #48	@ 0x30
 80118da:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80118de:	4422      	add	r2, r4
 80118e0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80118e4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80118e8:	3302      	adds	r3, #2
 80118ea:	e7c7      	b.n	801187c <_printf_common+0x58>
 80118ec:	2301      	movs	r3, #1
 80118ee:	4622      	mov	r2, r4
 80118f0:	4641      	mov	r1, r8
 80118f2:	4638      	mov	r0, r7
 80118f4:	47c8      	blx	r9
 80118f6:	3001      	adds	r0, #1
 80118f8:	d0e6      	beq.n	80118c8 <_printf_common+0xa4>
 80118fa:	3601      	adds	r6, #1
 80118fc:	e7d9      	b.n	80118b2 <_printf_common+0x8e>
	...

08011900 <_printf_i>:
 8011900:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011904:	7e0f      	ldrb	r7, [r1, #24]
 8011906:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8011908:	2f78      	cmp	r7, #120	@ 0x78
 801190a:	4691      	mov	r9, r2
 801190c:	4680      	mov	r8, r0
 801190e:	460c      	mov	r4, r1
 8011910:	469a      	mov	sl, r3
 8011912:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8011916:	d807      	bhi.n	8011928 <_printf_i+0x28>
 8011918:	2f62      	cmp	r7, #98	@ 0x62
 801191a:	d80a      	bhi.n	8011932 <_printf_i+0x32>
 801191c:	2f00      	cmp	r7, #0
 801191e:	f000 80d1 	beq.w	8011ac4 <_printf_i+0x1c4>
 8011922:	2f58      	cmp	r7, #88	@ 0x58
 8011924:	f000 80b8 	beq.w	8011a98 <_printf_i+0x198>
 8011928:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801192c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8011930:	e03a      	b.n	80119a8 <_printf_i+0xa8>
 8011932:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8011936:	2b15      	cmp	r3, #21
 8011938:	d8f6      	bhi.n	8011928 <_printf_i+0x28>
 801193a:	a101      	add	r1, pc, #4	@ (adr r1, 8011940 <_printf_i+0x40>)
 801193c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8011940:	08011999 	.word	0x08011999
 8011944:	080119ad 	.word	0x080119ad
 8011948:	08011929 	.word	0x08011929
 801194c:	08011929 	.word	0x08011929
 8011950:	08011929 	.word	0x08011929
 8011954:	08011929 	.word	0x08011929
 8011958:	080119ad 	.word	0x080119ad
 801195c:	08011929 	.word	0x08011929
 8011960:	08011929 	.word	0x08011929
 8011964:	08011929 	.word	0x08011929
 8011968:	08011929 	.word	0x08011929
 801196c:	08011aab 	.word	0x08011aab
 8011970:	080119d7 	.word	0x080119d7
 8011974:	08011a65 	.word	0x08011a65
 8011978:	08011929 	.word	0x08011929
 801197c:	08011929 	.word	0x08011929
 8011980:	08011acd 	.word	0x08011acd
 8011984:	08011929 	.word	0x08011929
 8011988:	080119d7 	.word	0x080119d7
 801198c:	08011929 	.word	0x08011929
 8011990:	08011929 	.word	0x08011929
 8011994:	08011a6d 	.word	0x08011a6d
 8011998:	6833      	ldr	r3, [r6, #0]
 801199a:	1d1a      	adds	r2, r3, #4
 801199c:	681b      	ldr	r3, [r3, #0]
 801199e:	6032      	str	r2, [r6, #0]
 80119a0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80119a4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80119a8:	2301      	movs	r3, #1
 80119aa:	e09c      	b.n	8011ae6 <_printf_i+0x1e6>
 80119ac:	6833      	ldr	r3, [r6, #0]
 80119ae:	6820      	ldr	r0, [r4, #0]
 80119b0:	1d19      	adds	r1, r3, #4
 80119b2:	6031      	str	r1, [r6, #0]
 80119b4:	0606      	lsls	r6, r0, #24
 80119b6:	d501      	bpl.n	80119bc <_printf_i+0xbc>
 80119b8:	681d      	ldr	r5, [r3, #0]
 80119ba:	e003      	b.n	80119c4 <_printf_i+0xc4>
 80119bc:	0645      	lsls	r5, r0, #25
 80119be:	d5fb      	bpl.n	80119b8 <_printf_i+0xb8>
 80119c0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80119c4:	2d00      	cmp	r5, #0
 80119c6:	da03      	bge.n	80119d0 <_printf_i+0xd0>
 80119c8:	232d      	movs	r3, #45	@ 0x2d
 80119ca:	426d      	negs	r5, r5
 80119cc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80119d0:	4858      	ldr	r0, [pc, #352]	@ (8011b34 <_printf_i+0x234>)
 80119d2:	230a      	movs	r3, #10
 80119d4:	e011      	b.n	80119fa <_printf_i+0xfa>
 80119d6:	6821      	ldr	r1, [r4, #0]
 80119d8:	6833      	ldr	r3, [r6, #0]
 80119da:	0608      	lsls	r0, r1, #24
 80119dc:	f853 5b04 	ldr.w	r5, [r3], #4
 80119e0:	d402      	bmi.n	80119e8 <_printf_i+0xe8>
 80119e2:	0649      	lsls	r1, r1, #25
 80119e4:	bf48      	it	mi
 80119e6:	b2ad      	uxthmi	r5, r5
 80119e8:	2f6f      	cmp	r7, #111	@ 0x6f
 80119ea:	4852      	ldr	r0, [pc, #328]	@ (8011b34 <_printf_i+0x234>)
 80119ec:	6033      	str	r3, [r6, #0]
 80119ee:	bf14      	ite	ne
 80119f0:	230a      	movne	r3, #10
 80119f2:	2308      	moveq	r3, #8
 80119f4:	2100      	movs	r1, #0
 80119f6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80119fa:	6866      	ldr	r6, [r4, #4]
 80119fc:	60a6      	str	r6, [r4, #8]
 80119fe:	2e00      	cmp	r6, #0
 8011a00:	db05      	blt.n	8011a0e <_printf_i+0x10e>
 8011a02:	6821      	ldr	r1, [r4, #0]
 8011a04:	432e      	orrs	r6, r5
 8011a06:	f021 0104 	bic.w	r1, r1, #4
 8011a0a:	6021      	str	r1, [r4, #0]
 8011a0c:	d04b      	beq.n	8011aa6 <_printf_i+0x1a6>
 8011a0e:	4616      	mov	r6, r2
 8011a10:	fbb5 f1f3 	udiv	r1, r5, r3
 8011a14:	fb03 5711 	mls	r7, r3, r1, r5
 8011a18:	5dc7      	ldrb	r7, [r0, r7]
 8011a1a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8011a1e:	462f      	mov	r7, r5
 8011a20:	42bb      	cmp	r3, r7
 8011a22:	460d      	mov	r5, r1
 8011a24:	d9f4      	bls.n	8011a10 <_printf_i+0x110>
 8011a26:	2b08      	cmp	r3, #8
 8011a28:	d10b      	bne.n	8011a42 <_printf_i+0x142>
 8011a2a:	6823      	ldr	r3, [r4, #0]
 8011a2c:	07df      	lsls	r7, r3, #31
 8011a2e:	d508      	bpl.n	8011a42 <_printf_i+0x142>
 8011a30:	6923      	ldr	r3, [r4, #16]
 8011a32:	6861      	ldr	r1, [r4, #4]
 8011a34:	4299      	cmp	r1, r3
 8011a36:	bfde      	ittt	le
 8011a38:	2330      	movle	r3, #48	@ 0x30
 8011a3a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8011a3e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8011a42:	1b92      	subs	r2, r2, r6
 8011a44:	6122      	str	r2, [r4, #16]
 8011a46:	f8cd a000 	str.w	sl, [sp]
 8011a4a:	464b      	mov	r3, r9
 8011a4c:	aa03      	add	r2, sp, #12
 8011a4e:	4621      	mov	r1, r4
 8011a50:	4640      	mov	r0, r8
 8011a52:	f7ff fee7 	bl	8011824 <_printf_common>
 8011a56:	3001      	adds	r0, #1
 8011a58:	d14a      	bne.n	8011af0 <_printf_i+0x1f0>
 8011a5a:	f04f 30ff 	mov.w	r0, #4294967295
 8011a5e:	b004      	add	sp, #16
 8011a60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011a64:	6823      	ldr	r3, [r4, #0]
 8011a66:	f043 0320 	orr.w	r3, r3, #32
 8011a6a:	6023      	str	r3, [r4, #0]
 8011a6c:	4832      	ldr	r0, [pc, #200]	@ (8011b38 <_printf_i+0x238>)
 8011a6e:	2778      	movs	r7, #120	@ 0x78
 8011a70:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8011a74:	6823      	ldr	r3, [r4, #0]
 8011a76:	6831      	ldr	r1, [r6, #0]
 8011a78:	061f      	lsls	r7, r3, #24
 8011a7a:	f851 5b04 	ldr.w	r5, [r1], #4
 8011a7e:	d402      	bmi.n	8011a86 <_printf_i+0x186>
 8011a80:	065f      	lsls	r7, r3, #25
 8011a82:	bf48      	it	mi
 8011a84:	b2ad      	uxthmi	r5, r5
 8011a86:	6031      	str	r1, [r6, #0]
 8011a88:	07d9      	lsls	r1, r3, #31
 8011a8a:	bf44      	itt	mi
 8011a8c:	f043 0320 	orrmi.w	r3, r3, #32
 8011a90:	6023      	strmi	r3, [r4, #0]
 8011a92:	b11d      	cbz	r5, 8011a9c <_printf_i+0x19c>
 8011a94:	2310      	movs	r3, #16
 8011a96:	e7ad      	b.n	80119f4 <_printf_i+0xf4>
 8011a98:	4826      	ldr	r0, [pc, #152]	@ (8011b34 <_printf_i+0x234>)
 8011a9a:	e7e9      	b.n	8011a70 <_printf_i+0x170>
 8011a9c:	6823      	ldr	r3, [r4, #0]
 8011a9e:	f023 0320 	bic.w	r3, r3, #32
 8011aa2:	6023      	str	r3, [r4, #0]
 8011aa4:	e7f6      	b.n	8011a94 <_printf_i+0x194>
 8011aa6:	4616      	mov	r6, r2
 8011aa8:	e7bd      	b.n	8011a26 <_printf_i+0x126>
 8011aaa:	6833      	ldr	r3, [r6, #0]
 8011aac:	6825      	ldr	r5, [r4, #0]
 8011aae:	6961      	ldr	r1, [r4, #20]
 8011ab0:	1d18      	adds	r0, r3, #4
 8011ab2:	6030      	str	r0, [r6, #0]
 8011ab4:	062e      	lsls	r6, r5, #24
 8011ab6:	681b      	ldr	r3, [r3, #0]
 8011ab8:	d501      	bpl.n	8011abe <_printf_i+0x1be>
 8011aba:	6019      	str	r1, [r3, #0]
 8011abc:	e002      	b.n	8011ac4 <_printf_i+0x1c4>
 8011abe:	0668      	lsls	r0, r5, #25
 8011ac0:	d5fb      	bpl.n	8011aba <_printf_i+0x1ba>
 8011ac2:	8019      	strh	r1, [r3, #0]
 8011ac4:	2300      	movs	r3, #0
 8011ac6:	6123      	str	r3, [r4, #16]
 8011ac8:	4616      	mov	r6, r2
 8011aca:	e7bc      	b.n	8011a46 <_printf_i+0x146>
 8011acc:	6833      	ldr	r3, [r6, #0]
 8011ace:	1d1a      	adds	r2, r3, #4
 8011ad0:	6032      	str	r2, [r6, #0]
 8011ad2:	681e      	ldr	r6, [r3, #0]
 8011ad4:	6862      	ldr	r2, [r4, #4]
 8011ad6:	2100      	movs	r1, #0
 8011ad8:	4630      	mov	r0, r6
 8011ada:	f7ee fba1 	bl	8000220 <memchr>
 8011ade:	b108      	cbz	r0, 8011ae4 <_printf_i+0x1e4>
 8011ae0:	1b80      	subs	r0, r0, r6
 8011ae2:	6060      	str	r0, [r4, #4]
 8011ae4:	6863      	ldr	r3, [r4, #4]
 8011ae6:	6123      	str	r3, [r4, #16]
 8011ae8:	2300      	movs	r3, #0
 8011aea:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8011aee:	e7aa      	b.n	8011a46 <_printf_i+0x146>
 8011af0:	6923      	ldr	r3, [r4, #16]
 8011af2:	4632      	mov	r2, r6
 8011af4:	4649      	mov	r1, r9
 8011af6:	4640      	mov	r0, r8
 8011af8:	47d0      	blx	sl
 8011afa:	3001      	adds	r0, #1
 8011afc:	d0ad      	beq.n	8011a5a <_printf_i+0x15a>
 8011afe:	6823      	ldr	r3, [r4, #0]
 8011b00:	079b      	lsls	r3, r3, #30
 8011b02:	d413      	bmi.n	8011b2c <_printf_i+0x22c>
 8011b04:	68e0      	ldr	r0, [r4, #12]
 8011b06:	9b03      	ldr	r3, [sp, #12]
 8011b08:	4298      	cmp	r0, r3
 8011b0a:	bfb8      	it	lt
 8011b0c:	4618      	movlt	r0, r3
 8011b0e:	e7a6      	b.n	8011a5e <_printf_i+0x15e>
 8011b10:	2301      	movs	r3, #1
 8011b12:	4632      	mov	r2, r6
 8011b14:	4649      	mov	r1, r9
 8011b16:	4640      	mov	r0, r8
 8011b18:	47d0      	blx	sl
 8011b1a:	3001      	adds	r0, #1
 8011b1c:	d09d      	beq.n	8011a5a <_printf_i+0x15a>
 8011b1e:	3501      	adds	r5, #1
 8011b20:	68e3      	ldr	r3, [r4, #12]
 8011b22:	9903      	ldr	r1, [sp, #12]
 8011b24:	1a5b      	subs	r3, r3, r1
 8011b26:	42ab      	cmp	r3, r5
 8011b28:	dcf2      	bgt.n	8011b10 <_printf_i+0x210>
 8011b2a:	e7eb      	b.n	8011b04 <_printf_i+0x204>
 8011b2c:	2500      	movs	r5, #0
 8011b2e:	f104 0619 	add.w	r6, r4, #25
 8011b32:	e7f5      	b.n	8011b20 <_printf_i+0x220>
 8011b34:	08015cb6 	.word	0x08015cb6
 8011b38:	08015cc7 	.word	0x08015cc7

08011b3c <std>:
 8011b3c:	2300      	movs	r3, #0
 8011b3e:	b510      	push	{r4, lr}
 8011b40:	4604      	mov	r4, r0
 8011b42:	e9c0 3300 	strd	r3, r3, [r0]
 8011b46:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8011b4a:	6083      	str	r3, [r0, #8]
 8011b4c:	8181      	strh	r1, [r0, #12]
 8011b4e:	6643      	str	r3, [r0, #100]	@ 0x64
 8011b50:	81c2      	strh	r2, [r0, #14]
 8011b52:	6183      	str	r3, [r0, #24]
 8011b54:	4619      	mov	r1, r3
 8011b56:	2208      	movs	r2, #8
 8011b58:	305c      	adds	r0, #92	@ 0x5c
 8011b5a:	f000 f966 	bl	8011e2a <memset>
 8011b5e:	4b0d      	ldr	r3, [pc, #52]	@ (8011b94 <std+0x58>)
 8011b60:	6263      	str	r3, [r4, #36]	@ 0x24
 8011b62:	4b0d      	ldr	r3, [pc, #52]	@ (8011b98 <std+0x5c>)
 8011b64:	62a3      	str	r3, [r4, #40]	@ 0x28
 8011b66:	4b0d      	ldr	r3, [pc, #52]	@ (8011b9c <std+0x60>)
 8011b68:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8011b6a:	4b0d      	ldr	r3, [pc, #52]	@ (8011ba0 <std+0x64>)
 8011b6c:	6323      	str	r3, [r4, #48]	@ 0x30
 8011b6e:	4b0d      	ldr	r3, [pc, #52]	@ (8011ba4 <std+0x68>)
 8011b70:	6224      	str	r4, [r4, #32]
 8011b72:	429c      	cmp	r4, r3
 8011b74:	d006      	beq.n	8011b84 <std+0x48>
 8011b76:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8011b7a:	4294      	cmp	r4, r2
 8011b7c:	d002      	beq.n	8011b84 <std+0x48>
 8011b7e:	33d0      	adds	r3, #208	@ 0xd0
 8011b80:	429c      	cmp	r4, r3
 8011b82:	d105      	bne.n	8011b90 <std+0x54>
 8011b84:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8011b88:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011b8c:	f000 b9ca 	b.w	8011f24 <__retarget_lock_init_recursive>
 8011b90:	bd10      	pop	{r4, pc}
 8011b92:	bf00      	nop
 8011b94:	08011d71 	.word	0x08011d71
 8011b98:	08011d93 	.word	0x08011d93
 8011b9c:	08011dcb 	.word	0x08011dcb
 8011ba0:	08011def 	.word	0x08011def
 8011ba4:	20003480 	.word	0x20003480

08011ba8 <stdio_exit_handler>:
 8011ba8:	4a02      	ldr	r2, [pc, #8]	@ (8011bb4 <stdio_exit_handler+0xc>)
 8011baa:	4903      	ldr	r1, [pc, #12]	@ (8011bb8 <stdio_exit_handler+0x10>)
 8011bac:	4803      	ldr	r0, [pc, #12]	@ (8011bbc <stdio_exit_handler+0x14>)
 8011bae:	f000 b869 	b.w	8011c84 <_fwalk_sglue>
 8011bb2:	bf00      	nop
 8011bb4:	200001a0 	.word	0x200001a0
 8011bb8:	080138a5 	.word	0x080138a5
 8011bbc:	200001b0 	.word	0x200001b0

08011bc0 <cleanup_stdio>:
 8011bc0:	6841      	ldr	r1, [r0, #4]
 8011bc2:	4b0c      	ldr	r3, [pc, #48]	@ (8011bf4 <cleanup_stdio+0x34>)
 8011bc4:	4299      	cmp	r1, r3
 8011bc6:	b510      	push	{r4, lr}
 8011bc8:	4604      	mov	r4, r0
 8011bca:	d001      	beq.n	8011bd0 <cleanup_stdio+0x10>
 8011bcc:	f001 fe6a 	bl	80138a4 <_fflush_r>
 8011bd0:	68a1      	ldr	r1, [r4, #8]
 8011bd2:	4b09      	ldr	r3, [pc, #36]	@ (8011bf8 <cleanup_stdio+0x38>)
 8011bd4:	4299      	cmp	r1, r3
 8011bd6:	d002      	beq.n	8011bde <cleanup_stdio+0x1e>
 8011bd8:	4620      	mov	r0, r4
 8011bda:	f001 fe63 	bl	80138a4 <_fflush_r>
 8011bde:	68e1      	ldr	r1, [r4, #12]
 8011be0:	4b06      	ldr	r3, [pc, #24]	@ (8011bfc <cleanup_stdio+0x3c>)
 8011be2:	4299      	cmp	r1, r3
 8011be4:	d004      	beq.n	8011bf0 <cleanup_stdio+0x30>
 8011be6:	4620      	mov	r0, r4
 8011be8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011bec:	f001 be5a 	b.w	80138a4 <_fflush_r>
 8011bf0:	bd10      	pop	{r4, pc}
 8011bf2:	bf00      	nop
 8011bf4:	20003480 	.word	0x20003480
 8011bf8:	200034e8 	.word	0x200034e8
 8011bfc:	20003550 	.word	0x20003550

08011c00 <global_stdio_init.part.0>:
 8011c00:	b510      	push	{r4, lr}
 8011c02:	4b0b      	ldr	r3, [pc, #44]	@ (8011c30 <global_stdio_init.part.0+0x30>)
 8011c04:	4c0b      	ldr	r4, [pc, #44]	@ (8011c34 <global_stdio_init.part.0+0x34>)
 8011c06:	4a0c      	ldr	r2, [pc, #48]	@ (8011c38 <global_stdio_init.part.0+0x38>)
 8011c08:	601a      	str	r2, [r3, #0]
 8011c0a:	4620      	mov	r0, r4
 8011c0c:	2200      	movs	r2, #0
 8011c0e:	2104      	movs	r1, #4
 8011c10:	f7ff ff94 	bl	8011b3c <std>
 8011c14:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8011c18:	2201      	movs	r2, #1
 8011c1a:	2109      	movs	r1, #9
 8011c1c:	f7ff ff8e 	bl	8011b3c <std>
 8011c20:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8011c24:	2202      	movs	r2, #2
 8011c26:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011c2a:	2112      	movs	r1, #18
 8011c2c:	f7ff bf86 	b.w	8011b3c <std>
 8011c30:	200035b8 	.word	0x200035b8
 8011c34:	20003480 	.word	0x20003480
 8011c38:	08011ba9 	.word	0x08011ba9

08011c3c <__sfp_lock_acquire>:
 8011c3c:	4801      	ldr	r0, [pc, #4]	@ (8011c44 <__sfp_lock_acquire+0x8>)
 8011c3e:	f000 b972 	b.w	8011f26 <__retarget_lock_acquire_recursive>
 8011c42:	bf00      	nop
 8011c44:	200035c1 	.word	0x200035c1

08011c48 <__sfp_lock_release>:
 8011c48:	4801      	ldr	r0, [pc, #4]	@ (8011c50 <__sfp_lock_release+0x8>)
 8011c4a:	f000 b96d 	b.w	8011f28 <__retarget_lock_release_recursive>
 8011c4e:	bf00      	nop
 8011c50:	200035c1 	.word	0x200035c1

08011c54 <__sinit>:
 8011c54:	b510      	push	{r4, lr}
 8011c56:	4604      	mov	r4, r0
 8011c58:	f7ff fff0 	bl	8011c3c <__sfp_lock_acquire>
 8011c5c:	6a23      	ldr	r3, [r4, #32]
 8011c5e:	b11b      	cbz	r3, 8011c68 <__sinit+0x14>
 8011c60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011c64:	f7ff bff0 	b.w	8011c48 <__sfp_lock_release>
 8011c68:	4b04      	ldr	r3, [pc, #16]	@ (8011c7c <__sinit+0x28>)
 8011c6a:	6223      	str	r3, [r4, #32]
 8011c6c:	4b04      	ldr	r3, [pc, #16]	@ (8011c80 <__sinit+0x2c>)
 8011c6e:	681b      	ldr	r3, [r3, #0]
 8011c70:	2b00      	cmp	r3, #0
 8011c72:	d1f5      	bne.n	8011c60 <__sinit+0xc>
 8011c74:	f7ff ffc4 	bl	8011c00 <global_stdio_init.part.0>
 8011c78:	e7f2      	b.n	8011c60 <__sinit+0xc>
 8011c7a:	bf00      	nop
 8011c7c:	08011bc1 	.word	0x08011bc1
 8011c80:	200035b8 	.word	0x200035b8

08011c84 <_fwalk_sglue>:
 8011c84:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011c88:	4607      	mov	r7, r0
 8011c8a:	4688      	mov	r8, r1
 8011c8c:	4614      	mov	r4, r2
 8011c8e:	2600      	movs	r6, #0
 8011c90:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8011c94:	f1b9 0901 	subs.w	r9, r9, #1
 8011c98:	d505      	bpl.n	8011ca6 <_fwalk_sglue+0x22>
 8011c9a:	6824      	ldr	r4, [r4, #0]
 8011c9c:	2c00      	cmp	r4, #0
 8011c9e:	d1f7      	bne.n	8011c90 <_fwalk_sglue+0xc>
 8011ca0:	4630      	mov	r0, r6
 8011ca2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011ca6:	89ab      	ldrh	r3, [r5, #12]
 8011ca8:	2b01      	cmp	r3, #1
 8011caa:	d907      	bls.n	8011cbc <_fwalk_sglue+0x38>
 8011cac:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8011cb0:	3301      	adds	r3, #1
 8011cb2:	d003      	beq.n	8011cbc <_fwalk_sglue+0x38>
 8011cb4:	4629      	mov	r1, r5
 8011cb6:	4638      	mov	r0, r7
 8011cb8:	47c0      	blx	r8
 8011cba:	4306      	orrs	r6, r0
 8011cbc:	3568      	adds	r5, #104	@ 0x68
 8011cbe:	e7e9      	b.n	8011c94 <_fwalk_sglue+0x10>

08011cc0 <sniprintf>:
 8011cc0:	b40c      	push	{r2, r3}
 8011cc2:	b530      	push	{r4, r5, lr}
 8011cc4:	4b18      	ldr	r3, [pc, #96]	@ (8011d28 <sniprintf+0x68>)
 8011cc6:	1e0c      	subs	r4, r1, #0
 8011cc8:	681d      	ldr	r5, [r3, #0]
 8011cca:	b09d      	sub	sp, #116	@ 0x74
 8011ccc:	da08      	bge.n	8011ce0 <sniprintf+0x20>
 8011cce:	238b      	movs	r3, #139	@ 0x8b
 8011cd0:	602b      	str	r3, [r5, #0]
 8011cd2:	f04f 30ff 	mov.w	r0, #4294967295
 8011cd6:	b01d      	add	sp, #116	@ 0x74
 8011cd8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8011cdc:	b002      	add	sp, #8
 8011cde:	4770      	bx	lr
 8011ce0:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8011ce4:	f8ad 3014 	strh.w	r3, [sp, #20]
 8011ce8:	f04f 0300 	mov.w	r3, #0
 8011cec:	931b      	str	r3, [sp, #108]	@ 0x6c
 8011cee:	bf14      	ite	ne
 8011cf0:	f104 33ff 	addne.w	r3, r4, #4294967295
 8011cf4:	4623      	moveq	r3, r4
 8011cf6:	9304      	str	r3, [sp, #16]
 8011cf8:	9307      	str	r3, [sp, #28]
 8011cfa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8011cfe:	9002      	str	r0, [sp, #8]
 8011d00:	9006      	str	r0, [sp, #24]
 8011d02:	f8ad 3016 	strh.w	r3, [sp, #22]
 8011d06:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8011d08:	ab21      	add	r3, sp, #132	@ 0x84
 8011d0a:	a902      	add	r1, sp, #8
 8011d0c:	4628      	mov	r0, r5
 8011d0e:	9301      	str	r3, [sp, #4]
 8011d10:	f001 fc48 	bl	80135a4 <_svfiprintf_r>
 8011d14:	1c43      	adds	r3, r0, #1
 8011d16:	bfbc      	itt	lt
 8011d18:	238b      	movlt	r3, #139	@ 0x8b
 8011d1a:	602b      	strlt	r3, [r5, #0]
 8011d1c:	2c00      	cmp	r4, #0
 8011d1e:	d0da      	beq.n	8011cd6 <sniprintf+0x16>
 8011d20:	9b02      	ldr	r3, [sp, #8]
 8011d22:	2200      	movs	r2, #0
 8011d24:	701a      	strb	r2, [r3, #0]
 8011d26:	e7d6      	b.n	8011cd6 <sniprintf+0x16>
 8011d28:	200001ac 	.word	0x200001ac

08011d2c <siprintf>:
 8011d2c:	b40e      	push	{r1, r2, r3}
 8011d2e:	b510      	push	{r4, lr}
 8011d30:	b09d      	sub	sp, #116	@ 0x74
 8011d32:	ab1f      	add	r3, sp, #124	@ 0x7c
 8011d34:	9002      	str	r0, [sp, #8]
 8011d36:	9006      	str	r0, [sp, #24]
 8011d38:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8011d3c:	480a      	ldr	r0, [pc, #40]	@ (8011d68 <siprintf+0x3c>)
 8011d3e:	9107      	str	r1, [sp, #28]
 8011d40:	9104      	str	r1, [sp, #16]
 8011d42:	490a      	ldr	r1, [pc, #40]	@ (8011d6c <siprintf+0x40>)
 8011d44:	f853 2b04 	ldr.w	r2, [r3], #4
 8011d48:	9105      	str	r1, [sp, #20]
 8011d4a:	2400      	movs	r4, #0
 8011d4c:	a902      	add	r1, sp, #8
 8011d4e:	6800      	ldr	r0, [r0, #0]
 8011d50:	9301      	str	r3, [sp, #4]
 8011d52:	941b      	str	r4, [sp, #108]	@ 0x6c
 8011d54:	f001 fc26 	bl	80135a4 <_svfiprintf_r>
 8011d58:	9b02      	ldr	r3, [sp, #8]
 8011d5a:	701c      	strb	r4, [r3, #0]
 8011d5c:	b01d      	add	sp, #116	@ 0x74
 8011d5e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011d62:	b003      	add	sp, #12
 8011d64:	4770      	bx	lr
 8011d66:	bf00      	nop
 8011d68:	200001ac 	.word	0x200001ac
 8011d6c:	ffff0208 	.word	0xffff0208

08011d70 <__sread>:
 8011d70:	b510      	push	{r4, lr}
 8011d72:	460c      	mov	r4, r1
 8011d74:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011d78:	f000 f886 	bl	8011e88 <_read_r>
 8011d7c:	2800      	cmp	r0, #0
 8011d7e:	bfab      	itete	ge
 8011d80:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8011d82:	89a3      	ldrhlt	r3, [r4, #12]
 8011d84:	181b      	addge	r3, r3, r0
 8011d86:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8011d8a:	bfac      	ite	ge
 8011d8c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8011d8e:	81a3      	strhlt	r3, [r4, #12]
 8011d90:	bd10      	pop	{r4, pc}

08011d92 <__swrite>:
 8011d92:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011d96:	461f      	mov	r7, r3
 8011d98:	898b      	ldrh	r3, [r1, #12]
 8011d9a:	05db      	lsls	r3, r3, #23
 8011d9c:	4605      	mov	r5, r0
 8011d9e:	460c      	mov	r4, r1
 8011da0:	4616      	mov	r6, r2
 8011da2:	d505      	bpl.n	8011db0 <__swrite+0x1e>
 8011da4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011da8:	2302      	movs	r3, #2
 8011daa:	2200      	movs	r2, #0
 8011dac:	f000 f85a 	bl	8011e64 <_lseek_r>
 8011db0:	89a3      	ldrh	r3, [r4, #12]
 8011db2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011db6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8011dba:	81a3      	strh	r3, [r4, #12]
 8011dbc:	4632      	mov	r2, r6
 8011dbe:	463b      	mov	r3, r7
 8011dc0:	4628      	mov	r0, r5
 8011dc2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011dc6:	f000 b871 	b.w	8011eac <_write_r>

08011dca <__sseek>:
 8011dca:	b510      	push	{r4, lr}
 8011dcc:	460c      	mov	r4, r1
 8011dce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011dd2:	f000 f847 	bl	8011e64 <_lseek_r>
 8011dd6:	1c43      	adds	r3, r0, #1
 8011dd8:	89a3      	ldrh	r3, [r4, #12]
 8011dda:	bf15      	itete	ne
 8011ddc:	6560      	strne	r0, [r4, #84]	@ 0x54
 8011dde:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8011de2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8011de6:	81a3      	strheq	r3, [r4, #12]
 8011de8:	bf18      	it	ne
 8011dea:	81a3      	strhne	r3, [r4, #12]
 8011dec:	bd10      	pop	{r4, pc}

08011dee <__sclose>:
 8011dee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011df2:	f000 b827 	b.w	8011e44 <_close_r>

08011df6 <memmove>:
 8011df6:	4288      	cmp	r0, r1
 8011df8:	b510      	push	{r4, lr}
 8011dfa:	eb01 0402 	add.w	r4, r1, r2
 8011dfe:	d902      	bls.n	8011e06 <memmove+0x10>
 8011e00:	4284      	cmp	r4, r0
 8011e02:	4623      	mov	r3, r4
 8011e04:	d807      	bhi.n	8011e16 <memmove+0x20>
 8011e06:	1e43      	subs	r3, r0, #1
 8011e08:	42a1      	cmp	r1, r4
 8011e0a:	d008      	beq.n	8011e1e <memmove+0x28>
 8011e0c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8011e10:	f803 2f01 	strb.w	r2, [r3, #1]!
 8011e14:	e7f8      	b.n	8011e08 <memmove+0x12>
 8011e16:	4402      	add	r2, r0
 8011e18:	4601      	mov	r1, r0
 8011e1a:	428a      	cmp	r2, r1
 8011e1c:	d100      	bne.n	8011e20 <memmove+0x2a>
 8011e1e:	bd10      	pop	{r4, pc}
 8011e20:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8011e24:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8011e28:	e7f7      	b.n	8011e1a <memmove+0x24>

08011e2a <memset>:
 8011e2a:	4402      	add	r2, r0
 8011e2c:	4603      	mov	r3, r0
 8011e2e:	4293      	cmp	r3, r2
 8011e30:	d100      	bne.n	8011e34 <memset+0xa>
 8011e32:	4770      	bx	lr
 8011e34:	f803 1b01 	strb.w	r1, [r3], #1
 8011e38:	e7f9      	b.n	8011e2e <memset+0x4>
	...

08011e3c <_localeconv_r>:
 8011e3c:	4800      	ldr	r0, [pc, #0]	@ (8011e40 <_localeconv_r+0x4>)
 8011e3e:	4770      	bx	lr
 8011e40:	200002ec 	.word	0x200002ec

08011e44 <_close_r>:
 8011e44:	b538      	push	{r3, r4, r5, lr}
 8011e46:	4d06      	ldr	r5, [pc, #24]	@ (8011e60 <_close_r+0x1c>)
 8011e48:	2300      	movs	r3, #0
 8011e4a:	4604      	mov	r4, r0
 8011e4c:	4608      	mov	r0, r1
 8011e4e:	602b      	str	r3, [r5, #0]
 8011e50:	f7f1 fca6 	bl	80037a0 <_close>
 8011e54:	1c43      	adds	r3, r0, #1
 8011e56:	d102      	bne.n	8011e5e <_close_r+0x1a>
 8011e58:	682b      	ldr	r3, [r5, #0]
 8011e5a:	b103      	cbz	r3, 8011e5e <_close_r+0x1a>
 8011e5c:	6023      	str	r3, [r4, #0]
 8011e5e:	bd38      	pop	{r3, r4, r5, pc}
 8011e60:	200035bc 	.word	0x200035bc

08011e64 <_lseek_r>:
 8011e64:	b538      	push	{r3, r4, r5, lr}
 8011e66:	4d07      	ldr	r5, [pc, #28]	@ (8011e84 <_lseek_r+0x20>)
 8011e68:	4604      	mov	r4, r0
 8011e6a:	4608      	mov	r0, r1
 8011e6c:	4611      	mov	r1, r2
 8011e6e:	2200      	movs	r2, #0
 8011e70:	602a      	str	r2, [r5, #0]
 8011e72:	461a      	mov	r2, r3
 8011e74:	f7f1 fcbb 	bl	80037ee <_lseek>
 8011e78:	1c43      	adds	r3, r0, #1
 8011e7a:	d102      	bne.n	8011e82 <_lseek_r+0x1e>
 8011e7c:	682b      	ldr	r3, [r5, #0]
 8011e7e:	b103      	cbz	r3, 8011e82 <_lseek_r+0x1e>
 8011e80:	6023      	str	r3, [r4, #0]
 8011e82:	bd38      	pop	{r3, r4, r5, pc}
 8011e84:	200035bc 	.word	0x200035bc

08011e88 <_read_r>:
 8011e88:	b538      	push	{r3, r4, r5, lr}
 8011e8a:	4d07      	ldr	r5, [pc, #28]	@ (8011ea8 <_read_r+0x20>)
 8011e8c:	4604      	mov	r4, r0
 8011e8e:	4608      	mov	r0, r1
 8011e90:	4611      	mov	r1, r2
 8011e92:	2200      	movs	r2, #0
 8011e94:	602a      	str	r2, [r5, #0]
 8011e96:	461a      	mov	r2, r3
 8011e98:	f7f1 fc49 	bl	800372e <_read>
 8011e9c:	1c43      	adds	r3, r0, #1
 8011e9e:	d102      	bne.n	8011ea6 <_read_r+0x1e>
 8011ea0:	682b      	ldr	r3, [r5, #0]
 8011ea2:	b103      	cbz	r3, 8011ea6 <_read_r+0x1e>
 8011ea4:	6023      	str	r3, [r4, #0]
 8011ea6:	bd38      	pop	{r3, r4, r5, pc}
 8011ea8:	200035bc 	.word	0x200035bc

08011eac <_write_r>:
 8011eac:	b538      	push	{r3, r4, r5, lr}
 8011eae:	4d07      	ldr	r5, [pc, #28]	@ (8011ecc <_write_r+0x20>)
 8011eb0:	4604      	mov	r4, r0
 8011eb2:	4608      	mov	r0, r1
 8011eb4:	4611      	mov	r1, r2
 8011eb6:	2200      	movs	r2, #0
 8011eb8:	602a      	str	r2, [r5, #0]
 8011eba:	461a      	mov	r2, r3
 8011ebc:	f7f1 fc54 	bl	8003768 <_write>
 8011ec0:	1c43      	adds	r3, r0, #1
 8011ec2:	d102      	bne.n	8011eca <_write_r+0x1e>
 8011ec4:	682b      	ldr	r3, [r5, #0]
 8011ec6:	b103      	cbz	r3, 8011eca <_write_r+0x1e>
 8011ec8:	6023      	str	r3, [r4, #0]
 8011eca:	bd38      	pop	{r3, r4, r5, pc}
 8011ecc:	200035bc 	.word	0x200035bc

08011ed0 <__errno>:
 8011ed0:	4b01      	ldr	r3, [pc, #4]	@ (8011ed8 <__errno+0x8>)
 8011ed2:	6818      	ldr	r0, [r3, #0]
 8011ed4:	4770      	bx	lr
 8011ed6:	bf00      	nop
 8011ed8:	200001ac 	.word	0x200001ac

08011edc <__libc_init_array>:
 8011edc:	b570      	push	{r4, r5, r6, lr}
 8011ede:	4d0d      	ldr	r5, [pc, #52]	@ (8011f14 <__libc_init_array+0x38>)
 8011ee0:	4c0d      	ldr	r4, [pc, #52]	@ (8011f18 <__libc_init_array+0x3c>)
 8011ee2:	1b64      	subs	r4, r4, r5
 8011ee4:	10a4      	asrs	r4, r4, #2
 8011ee6:	2600      	movs	r6, #0
 8011ee8:	42a6      	cmp	r6, r4
 8011eea:	d109      	bne.n	8011f00 <__libc_init_array+0x24>
 8011eec:	4d0b      	ldr	r5, [pc, #44]	@ (8011f1c <__libc_init_array+0x40>)
 8011eee:	4c0c      	ldr	r4, [pc, #48]	@ (8011f20 <__libc_init_array+0x44>)
 8011ef0:	f002 f84e 	bl	8013f90 <_init>
 8011ef4:	1b64      	subs	r4, r4, r5
 8011ef6:	10a4      	asrs	r4, r4, #2
 8011ef8:	2600      	movs	r6, #0
 8011efa:	42a6      	cmp	r6, r4
 8011efc:	d105      	bne.n	8011f0a <__libc_init_array+0x2e>
 8011efe:	bd70      	pop	{r4, r5, r6, pc}
 8011f00:	f855 3b04 	ldr.w	r3, [r5], #4
 8011f04:	4798      	blx	r3
 8011f06:	3601      	adds	r6, #1
 8011f08:	e7ee      	b.n	8011ee8 <__libc_init_array+0xc>
 8011f0a:	f855 3b04 	ldr.w	r3, [r5], #4
 8011f0e:	4798      	blx	r3
 8011f10:	3601      	adds	r6, #1
 8011f12:	e7f2      	b.n	8011efa <__libc_init_array+0x1e>
 8011f14:	08016024 	.word	0x08016024
 8011f18:	08016024 	.word	0x08016024
 8011f1c:	08016024 	.word	0x08016024
 8011f20:	08016028 	.word	0x08016028

08011f24 <__retarget_lock_init_recursive>:
 8011f24:	4770      	bx	lr

08011f26 <__retarget_lock_acquire_recursive>:
 8011f26:	4770      	bx	lr

08011f28 <__retarget_lock_release_recursive>:
 8011f28:	4770      	bx	lr

08011f2a <memcpy>:
 8011f2a:	440a      	add	r2, r1
 8011f2c:	4291      	cmp	r1, r2
 8011f2e:	f100 33ff 	add.w	r3, r0, #4294967295
 8011f32:	d100      	bne.n	8011f36 <memcpy+0xc>
 8011f34:	4770      	bx	lr
 8011f36:	b510      	push	{r4, lr}
 8011f38:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011f3c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8011f40:	4291      	cmp	r1, r2
 8011f42:	d1f9      	bne.n	8011f38 <memcpy+0xe>
 8011f44:	bd10      	pop	{r4, pc}

08011f46 <quorem>:
 8011f46:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011f4a:	6903      	ldr	r3, [r0, #16]
 8011f4c:	690c      	ldr	r4, [r1, #16]
 8011f4e:	42a3      	cmp	r3, r4
 8011f50:	4607      	mov	r7, r0
 8011f52:	db7e      	blt.n	8012052 <quorem+0x10c>
 8011f54:	3c01      	subs	r4, #1
 8011f56:	f101 0814 	add.w	r8, r1, #20
 8011f5a:	00a3      	lsls	r3, r4, #2
 8011f5c:	f100 0514 	add.w	r5, r0, #20
 8011f60:	9300      	str	r3, [sp, #0]
 8011f62:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8011f66:	9301      	str	r3, [sp, #4]
 8011f68:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8011f6c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8011f70:	3301      	adds	r3, #1
 8011f72:	429a      	cmp	r2, r3
 8011f74:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8011f78:	fbb2 f6f3 	udiv	r6, r2, r3
 8011f7c:	d32e      	bcc.n	8011fdc <quorem+0x96>
 8011f7e:	f04f 0a00 	mov.w	sl, #0
 8011f82:	46c4      	mov	ip, r8
 8011f84:	46ae      	mov	lr, r5
 8011f86:	46d3      	mov	fp, sl
 8011f88:	f85c 3b04 	ldr.w	r3, [ip], #4
 8011f8c:	b298      	uxth	r0, r3
 8011f8e:	fb06 a000 	mla	r0, r6, r0, sl
 8011f92:	0c02      	lsrs	r2, r0, #16
 8011f94:	0c1b      	lsrs	r3, r3, #16
 8011f96:	fb06 2303 	mla	r3, r6, r3, r2
 8011f9a:	f8de 2000 	ldr.w	r2, [lr]
 8011f9e:	b280      	uxth	r0, r0
 8011fa0:	b292      	uxth	r2, r2
 8011fa2:	1a12      	subs	r2, r2, r0
 8011fa4:	445a      	add	r2, fp
 8011fa6:	f8de 0000 	ldr.w	r0, [lr]
 8011faa:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8011fae:	b29b      	uxth	r3, r3
 8011fb0:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8011fb4:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8011fb8:	b292      	uxth	r2, r2
 8011fba:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8011fbe:	45e1      	cmp	r9, ip
 8011fc0:	f84e 2b04 	str.w	r2, [lr], #4
 8011fc4:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8011fc8:	d2de      	bcs.n	8011f88 <quorem+0x42>
 8011fca:	9b00      	ldr	r3, [sp, #0]
 8011fcc:	58eb      	ldr	r3, [r5, r3]
 8011fce:	b92b      	cbnz	r3, 8011fdc <quorem+0x96>
 8011fd0:	9b01      	ldr	r3, [sp, #4]
 8011fd2:	3b04      	subs	r3, #4
 8011fd4:	429d      	cmp	r5, r3
 8011fd6:	461a      	mov	r2, r3
 8011fd8:	d32f      	bcc.n	801203a <quorem+0xf4>
 8011fda:	613c      	str	r4, [r7, #16]
 8011fdc:	4638      	mov	r0, r7
 8011fde:	f001 f97d 	bl	80132dc <__mcmp>
 8011fe2:	2800      	cmp	r0, #0
 8011fe4:	db25      	blt.n	8012032 <quorem+0xec>
 8011fe6:	4629      	mov	r1, r5
 8011fe8:	2000      	movs	r0, #0
 8011fea:	f858 2b04 	ldr.w	r2, [r8], #4
 8011fee:	f8d1 c000 	ldr.w	ip, [r1]
 8011ff2:	fa1f fe82 	uxth.w	lr, r2
 8011ff6:	fa1f f38c 	uxth.w	r3, ip
 8011ffa:	eba3 030e 	sub.w	r3, r3, lr
 8011ffe:	4403      	add	r3, r0
 8012000:	0c12      	lsrs	r2, r2, #16
 8012002:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8012006:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 801200a:	b29b      	uxth	r3, r3
 801200c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012010:	45c1      	cmp	r9, r8
 8012012:	f841 3b04 	str.w	r3, [r1], #4
 8012016:	ea4f 4022 	mov.w	r0, r2, asr #16
 801201a:	d2e6      	bcs.n	8011fea <quorem+0xa4>
 801201c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8012020:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8012024:	b922      	cbnz	r2, 8012030 <quorem+0xea>
 8012026:	3b04      	subs	r3, #4
 8012028:	429d      	cmp	r5, r3
 801202a:	461a      	mov	r2, r3
 801202c:	d30b      	bcc.n	8012046 <quorem+0x100>
 801202e:	613c      	str	r4, [r7, #16]
 8012030:	3601      	adds	r6, #1
 8012032:	4630      	mov	r0, r6
 8012034:	b003      	add	sp, #12
 8012036:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801203a:	6812      	ldr	r2, [r2, #0]
 801203c:	3b04      	subs	r3, #4
 801203e:	2a00      	cmp	r2, #0
 8012040:	d1cb      	bne.n	8011fda <quorem+0x94>
 8012042:	3c01      	subs	r4, #1
 8012044:	e7c6      	b.n	8011fd4 <quorem+0x8e>
 8012046:	6812      	ldr	r2, [r2, #0]
 8012048:	3b04      	subs	r3, #4
 801204a:	2a00      	cmp	r2, #0
 801204c:	d1ef      	bne.n	801202e <quorem+0xe8>
 801204e:	3c01      	subs	r4, #1
 8012050:	e7ea      	b.n	8012028 <quorem+0xe2>
 8012052:	2000      	movs	r0, #0
 8012054:	e7ee      	b.n	8012034 <quorem+0xee>
	...

08012058 <_dtoa_r>:
 8012058:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801205c:	69c7      	ldr	r7, [r0, #28]
 801205e:	b097      	sub	sp, #92	@ 0x5c
 8012060:	ed8d 0b04 	vstr	d0, [sp, #16]
 8012064:	ec55 4b10 	vmov	r4, r5, d0
 8012068:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 801206a:	9107      	str	r1, [sp, #28]
 801206c:	4681      	mov	r9, r0
 801206e:	920c      	str	r2, [sp, #48]	@ 0x30
 8012070:	9311      	str	r3, [sp, #68]	@ 0x44
 8012072:	b97f      	cbnz	r7, 8012094 <_dtoa_r+0x3c>
 8012074:	2010      	movs	r0, #16
 8012076:	f000 fe09 	bl	8012c8c <malloc>
 801207a:	4602      	mov	r2, r0
 801207c:	f8c9 001c 	str.w	r0, [r9, #28]
 8012080:	b920      	cbnz	r0, 801208c <_dtoa_r+0x34>
 8012082:	4ba9      	ldr	r3, [pc, #676]	@ (8012328 <_dtoa_r+0x2d0>)
 8012084:	21ef      	movs	r1, #239	@ 0xef
 8012086:	48a9      	ldr	r0, [pc, #676]	@ (801232c <_dtoa_r+0x2d4>)
 8012088:	f001 fc44 	bl	8013914 <__assert_func>
 801208c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8012090:	6007      	str	r7, [r0, #0]
 8012092:	60c7      	str	r7, [r0, #12]
 8012094:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8012098:	6819      	ldr	r1, [r3, #0]
 801209a:	b159      	cbz	r1, 80120b4 <_dtoa_r+0x5c>
 801209c:	685a      	ldr	r2, [r3, #4]
 801209e:	604a      	str	r2, [r1, #4]
 80120a0:	2301      	movs	r3, #1
 80120a2:	4093      	lsls	r3, r2
 80120a4:	608b      	str	r3, [r1, #8]
 80120a6:	4648      	mov	r0, r9
 80120a8:	f000 fee6 	bl	8012e78 <_Bfree>
 80120ac:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80120b0:	2200      	movs	r2, #0
 80120b2:	601a      	str	r2, [r3, #0]
 80120b4:	1e2b      	subs	r3, r5, #0
 80120b6:	bfb9      	ittee	lt
 80120b8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80120bc:	9305      	strlt	r3, [sp, #20]
 80120be:	2300      	movge	r3, #0
 80120c0:	6033      	strge	r3, [r6, #0]
 80120c2:	9f05      	ldr	r7, [sp, #20]
 80120c4:	4b9a      	ldr	r3, [pc, #616]	@ (8012330 <_dtoa_r+0x2d8>)
 80120c6:	bfbc      	itt	lt
 80120c8:	2201      	movlt	r2, #1
 80120ca:	6032      	strlt	r2, [r6, #0]
 80120cc:	43bb      	bics	r3, r7
 80120ce:	d112      	bne.n	80120f6 <_dtoa_r+0x9e>
 80120d0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80120d2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80120d6:	6013      	str	r3, [r2, #0]
 80120d8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80120dc:	4323      	orrs	r3, r4
 80120de:	f000 855a 	beq.w	8012b96 <_dtoa_r+0xb3e>
 80120e2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80120e4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8012344 <_dtoa_r+0x2ec>
 80120e8:	2b00      	cmp	r3, #0
 80120ea:	f000 855c 	beq.w	8012ba6 <_dtoa_r+0xb4e>
 80120ee:	f10a 0303 	add.w	r3, sl, #3
 80120f2:	f000 bd56 	b.w	8012ba2 <_dtoa_r+0xb4a>
 80120f6:	ed9d 7b04 	vldr	d7, [sp, #16]
 80120fa:	2200      	movs	r2, #0
 80120fc:	ec51 0b17 	vmov	r0, r1, d7
 8012100:	2300      	movs	r3, #0
 8012102:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8012106:	f7ee fd07 	bl	8000b18 <__aeabi_dcmpeq>
 801210a:	4680      	mov	r8, r0
 801210c:	b158      	cbz	r0, 8012126 <_dtoa_r+0xce>
 801210e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8012110:	2301      	movs	r3, #1
 8012112:	6013      	str	r3, [r2, #0]
 8012114:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8012116:	b113      	cbz	r3, 801211e <_dtoa_r+0xc6>
 8012118:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 801211a:	4b86      	ldr	r3, [pc, #536]	@ (8012334 <_dtoa_r+0x2dc>)
 801211c:	6013      	str	r3, [r2, #0]
 801211e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8012348 <_dtoa_r+0x2f0>
 8012122:	f000 bd40 	b.w	8012ba6 <_dtoa_r+0xb4e>
 8012126:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 801212a:	aa14      	add	r2, sp, #80	@ 0x50
 801212c:	a915      	add	r1, sp, #84	@ 0x54
 801212e:	4648      	mov	r0, r9
 8012130:	f001 f984 	bl	801343c <__d2b>
 8012134:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8012138:	9002      	str	r0, [sp, #8]
 801213a:	2e00      	cmp	r6, #0
 801213c:	d078      	beq.n	8012230 <_dtoa_r+0x1d8>
 801213e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012140:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8012144:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8012148:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801214c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8012150:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8012154:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8012158:	4619      	mov	r1, r3
 801215a:	2200      	movs	r2, #0
 801215c:	4b76      	ldr	r3, [pc, #472]	@ (8012338 <_dtoa_r+0x2e0>)
 801215e:	f7ee f8bb 	bl	80002d8 <__aeabi_dsub>
 8012162:	a36b      	add	r3, pc, #428	@ (adr r3, 8012310 <_dtoa_r+0x2b8>)
 8012164:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012168:	f7ee fa6e 	bl	8000648 <__aeabi_dmul>
 801216c:	a36a      	add	r3, pc, #424	@ (adr r3, 8012318 <_dtoa_r+0x2c0>)
 801216e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012172:	f7ee f8b3 	bl	80002dc <__adddf3>
 8012176:	4604      	mov	r4, r0
 8012178:	4630      	mov	r0, r6
 801217a:	460d      	mov	r5, r1
 801217c:	f7ee f9fa 	bl	8000574 <__aeabi_i2d>
 8012180:	a367      	add	r3, pc, #412	@ (adr r3, 8012320 <_dtoa_r+0x2c8>)
 8012182:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012186:	f7ee fa5f 	bl	8000648 <__aeabi_dmul>
 801218a:	4602      	mov	r2, r0
 801218c:	460b      	mov	r3, r1
 801218e:	4620      	mov	r0, r4
 8012190:	4629      	mov	r1, r5
 8012192:	f7ee f8a3 	bl	80002dc <__adddf3>
 8012196:	4604      	mov	r4, r0
 8012198:	460d      	mov	r5, r1
 801219a:	f7ee fd05 	bl	8000ba8 <__aeabi_d2iz>
 801219e:	2200      	movs	r2, #0
 80121a0:	4607      	mov	r7, r0
 80121a2:	2300      	movs	r3, #0
 80121a4:	4620      	mov	r0, r4
 80121a6:	4629      	mov	r1, r5
 80121a8:	f7ee fcc0 	bl	8000b2c <__aeabi_dcmplt>
 80121ac:	b140      	cbz	r0, 80121c0 <_dtoa_r+0x168>
 80121ae:	4638      	mov	r0, r7
 80121b0:	f7ee f9e0 	bl	8000574 <__aeabi_i2d>
 80121b4:	4622      	mov	r2, r4
 80121b6:	462b      	mov	r3, r5
 80121b8:	f7ee fcae 	bl	8000b18 <__aeabi_dcmpeq>
 80121bc:	b900      	cbnz	r0, 80121c0 <_dtoa_r+0x168>
 80121be:	3f01      	subs	r7, #1
 80121c0:	2f16      	cmp	r7, #22
 80121c2:	d852      	bhi.n	801226a <_dtoa_r+0x212>
 80121c4:	4b5d      	ldr	r3, [pc, #372]	@ (801233c <_dtoa_r+0x2e4>)
 80121c6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80121ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80121ce:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80121d2:	f7ee fcab 	bl	8000b2c <__aeabi_dcmplt>
 80121d6:	2800      	cmp	r0, #0
 80121d8:	d049      	beq.n	801226e <_dtoa_r+0x216>
 80121da:	3f01      	subs	r7, #1
 80121dc:	2300      	movs	r3, #0
 80121de:	9310      	str	r3, [sp, #64]	@ 0x40
 80121e0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80121e2:	1b9b      	subs	r3, r3, r6
 80121e4:	1e5a      	subs	r2, r3, #1
 80121e6:	bf45      	ittet	mi
 80121e8:	f1c3 0301 	rsbmi	r3, r3, #1
 80121ec:	9300      	strmi	r3, [sp, #0]
 80121ee:	2300      	movpl	r3, #0
 80121f0:	2300      	movmi	r3, #0
 80121f2:	9206      	str	r2, [sp, #24]
 80121f4:	bf54      	ite	pl
 80121f6:	9300      	strpl	r3, [sp, #0]
 80121f8:	9306      	strmi	r3, [sp, #24]
 80121fa:	2f00      	cmp	r7, #0
 80121fc:	db39      	blt.n	8012272 <_dtoa_r+0x21a>
 80121fe:	9b06      	ldr	r3, [sp, #24]
 8012200:	970d      	str	r7, [sp, #52]	@ 0x34
 8012202:	443b      	add	r3, r7
 8012204:	9306      	str	r3, [sp, #24]
 8012206:	2300      	movs	r3, #0
 8012208:	9308      	str	r3, [sp, #32]
 801220a:	9b07      	ldr	r3, [sp, #28]
 801220c:	2b09      	cmp	r3, #9
 801220e:	d863      	bhi.n	80122d8 <_dtoa_r+0x280>
 8012210:	2b05      	cmp	r3, #5
 8012212:	bfc4      	itt	gt
 8012214:	3b04      	subgt	r3, #4
 8012216:	9307      	strgt	r3, [sp, #28]
 8012218:	9b07      	ldr	r3, [sp, #28]
 801221a:	f1a3 0302 	sub.w	r3, r3, #2
 801221e:	bfcc      	ite	gt
 8012220:	2400      	movgt	r4, #0
 8012222:	2401      	movle	r4, #1
 8012224:	2b03      	cmp	r3, #3
 8012226:	d863      	bhi.n	80122f0 <_dtoa_r+0x298>
 8012228:	e8df f003 	tbb	[pc, r3]
 801222c:	2b375452 	.word	0x2b375452
 8012230:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8012234:	441e      	add	r6, r3
 8012236:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 801223a:	2b20      	cmp	r3, #32
 801223c:	bfc1      	itttt	gt
 801223e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8012242:	409f      	lslgt	r7, r3
 8012244:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8012248:	fa24 f303 	lsrgt.w	r3, r4, r3
 801224c:	bfd6      	itet	le
 801224e:	f1c3 0320 	rsble	r3, r3, #32
 8012252:	ea47 0003 	orrgt.w	r0, r7, r3
 8012256:	fa04 f003 	lslle.w	r0, r4, r3
 801225a:	f7ee f97b 	bl	8000554 <__aeabi_ui2d>
 801225e:	2201      	movs	r2, #1
 8012260:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8012264:	3e01      	subs	r6, #1
 8012266:	9212      	str	r2, [sp, #72]	@ 0x48
 8012268:	e776      	b.n	8012158 <_dtoa_r+0x100>
 801226a:	2301      	movs	r3, #1
 801226c:	e7b7      	b.n	80121de <_dtoa_r+0x186>
 801226e:	9010      	str	r0, [sp, #64]	@ 0x40
 8012270:	e7b6      	b.n	80121e0 <_dtoa_r+0x188>
 8012272:	9b00      	ldr	r3, [sp, #0]
 8012274:	1bdb      	subs	r3, r3, r7
 8012276:	9300      	str	r3, [sp, #0]
 8012278:	427b      	negs	r3, r7
 801227a:	9308      	str	r3, [sp, #32]
 801227c:	2300      	movs	r3, #0
 801227e:	930d      	str	r3, [sp, #52]	@ 0x34
 8012280:	e7c3      	b.n	801220a <_dtoa_r+0x1b2>
 8012282:	2301      	movs	r3, #1
 8012284:	9309      	str	r3, [sp, #36]	@ 0x24
 8012286:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012288:	eb07 0b03 	add.w	fp, r7, r3
 801228c:	f10b 0301 	add.w	r3, fp, #1
 8012290:	2b01      	cmp	r3, #1
 8012292:	9303      	str	r3, [sp, #12]
 8012294:	bfb8      	it	lt
 8012296:	2301      	movlt	r3, #1
 8012298:	e006      	b.n	80122a8 <_dtoa_r+0x250>
 801229a:	2301      	movs	r3, #1
 801229c:	9309      	str	r3, [sp, #36]	@ 0x24
 801229e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80122a0:	2b00      	cmp	r3, #0
 80122a2:	dd28      	ble.n	80122f6 <_dtoa_r+0x29e>
 80122a4:	469b      	mov	fp, r3
 80122a6:	9303      	str	r3, [sp, #12]
 80122a8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80122ac:	2100      	movs	r1, #0
 80122ae:	2204      	movs	r2, #4
 80122b0:	f102 0514 	add.w	r5, r2, #20
 80122b4:	429d      	cmp	r5, r3
 80122b6:	d926      	bls.n	8012306 <_dtoa_r+0x2ae>
 80122b8:	6041      	str	r1, [r0, #4]
 80122ba:	4648      	mov	r0, r9
 80122bc:	f000 fd9c 	bl	8012df8 <_Balloc>
 80122c0:	4682      	mov	sl, r0
 80122c2:	2800      	cmp	r0, #0
 80122c4:	d142      	bne.n	801234c <_dtoa_r+0x2f4>
 80122c6:	4b1e      	ldr	r3, [pc, #120]	@ (8012340 <_dtoa_r+0x2e8>)
 80122c8:	4602      	mov	r2, r0
 80122ca:	f240 11af 	movw	r1, #431	@ 0x1af
 80122ce:	e6da      	b.n	8012086 <_dtoa_r+0x2e>
 80122d0:	2300      	movs	r3, #0
 80122d2:	e7e3      	b.n	801229c <_dtoa_r+0x244>
 80122d4:	2300      	movs	r3, #0
 80122d6:	e7d5      	b.n	8012284 <_dtoa_r+0x22c>
 80122d8:	2401      	movs	r4, #1
 80122da:	2300      	movs	r3, #0
 80122dc:	9307      	str	r3, [sp, #28]
 80122de:	9409      	str	r4, [sp, #36]	@ 0x24
 80122e0:	f04f 3bff 	mov.w	fp, #4294967295
 80122e4:	2200      	movs	r2, #0
 80122e6:	f8cd b00c 	str.w	fp, [sp, #12]
 80122ea:	2312      	movs	r3, #18
 80122ec:	920c      	str	r2, [sp, #48]	@ 0x30
 80122ee:	e7db      	b.n	80122a8 <_dtoa_r+0x250>
 80122f0:	2301      	movs	r3, #1
 80122f2:	9309      	str	r3, [sp, #36]	@ 0x24
 80122f4:	e7f4      	b.n	80122e0 <_dtoa_r+0x288>
 80122f6:	f04f 0b01 	mov.w	fp, #1
 80122fa:	f8cd b00c 	str.w	fp, [sp, #12]
 80122fe:	465b      	mov	r3, fp
 8012300:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8012304:	e7d0      	b.n	80122a8 <_dtoa_r+0x250>
 8012306:	3101      	adds	r1, #1
 8012308:	0052      	lsls	r2, r2, #1
 801230a:	e7d1      	b.n	80122b0 <_dtoa_r+0x258>
 801230c:	f3af 8000 	nop.w
 8012310:	636f4361 	.word	0x636f4361
 8012314:	3fd287a7 	.word	0x3fd287a7
 8012318:	8b60c8b3 	.word	0x8b60c8b3
 801231c:	3fc68a28 	.word	0x3fc68a28
 8012320:	509f79fb 	.word	0x509f79fb
 8012324:	3fd34413 	.word	0x3fd34413
 8012328:	08015ce5 	.word	0x08015ce5
 801232c:	08015cfc 	.word	0x08015cfc
 8012330:	7ff00000 	.word	0x7ff00000
 8012334:	08015cb5 	.word	0x08015cb5
 8012338:	3ff80000 	.word	0x3ff80000
 801233c:	08015e50 	.word	0x08015e50
 8012340:	08015d54 	.word	0x08015d54
 8012344:	08015ce1 	.word	0x08015ce1
 8012348:	08015cb4 	.word	0x08015cb4
 801234c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8012350:	6018      	str	r0, [r3, #0]
 8012352:	9b03      	ldr	r3, [sp, #12]
 8012354:	2b0e      	cmp	r3, #14
 8012356:	f200 80a1 	bhi.w	801249c <_dtoa_r+0x444>
 801235a:	2c00      	cmp	r4, #0
 801235c:	f000 809e 	beq.w	801249c <_dtoa_r+0x444>
 8012360:	2f00      	cmp	r7, #0
 8012362:	dd33      	ble.n	80123cc <_dtoa_r+0x374>
 8012364:	4b9c      	ldr	r3, [pc, #624]	@ (80125d8 <_dtoa_r+0x580>)
 8012366:	f007 020f 	and.w	r2, r7, #15
 801236a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801236e:	ed93 7b00 	vldr	d7, [r3]
 8012372:	05f8      	lsls	r0, r7, #23
 8012374:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8012378:	ea4f 1427 	mov.w	r4, r7, asr #4
 801237c:	d516      	bpl.n	80123ac <_dtoa_r+0x354>
 801237e:	4b97      	ldr	r3, [pc, #604]	@ (80125dc <_dtoa_r+0x584>)
 8012380:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8012384:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8012388:	f7ee fa88 	bl	800089c <__aeabi_ddiv>
 801238c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012390:	f004 040f 	and.w	r4, r4, #15
 8012394:	2603      	movs	r6, #3
 8012396:	4d91      	ldr	r5, [pc, #580]	@ (80125dc <_dtoa_r+0x584>)
 8012398:	b954      	cbnz	r4, 80123b0 <_dtoa_r+0x358>
 801239a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801239e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80123a2:	f7ee fa7b 	bl	800089c <__aeabi_ddiv>
 80123a6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80123aa:	e028      	b.n	80123fe <_dtoa_r+0x3a6>
 80123ac:	2602      	movs	r6, #2
 80123ae:	e7f2      	b.n	8012396 <_dtoa_r+0x33e>
 80123b0:	07e1      	lsls	r1, r4, #31
 80123b2:	d508      	bpl.n	80123c6 <_dtoa_r+0x36e>
 80123b4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80123b8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80123bc:	f7ee f944 	bl	8000648 <__aeabi_dmul>
 80123c0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80123c4:	3601      	adds	r6, #1
 80123c6:	1064      	asrs	r4, r4, #1
 80123c8:	3508      	adds	r5, #8
 80123ca:	e7e5      	b.n	8012398 <_dtoa_r+0x340>
 80123cc:	f000 80af 	beq.w	801252e <_dtoa_r+0x4d6>
 80123d0:	427c      	negs	r4, r7
 80123d2:	4b81      	ldr	r3, [pc, #516]	@ (80125d8 <_dtoa_r+0x580>)
 80123d4:	4d81      	ldr	r5, [pc, #516]	@ (80125dc <_dtoa_r+0x584>)
 80123d6:	f004 020f 	and.w	r2, r4, #15
 80123da:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80123de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80123e2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80123e6:	f7ee f92f 	bl	8000648 <__aeabi_dmul>
 80123ea:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80123ee:	1124      	asrs	r4, r4, #4
 80123f0:	2300      	movs	r3, #0
 80123f2:	2602      	movs	r6, #2
 80123f4:	2c00      	cmp	r4, #0
 80123f6:	f040 808f 	bne.w	8012518 <_dtoa_r+0x4c0>
 80123fa:	2b00      	cmp	r3, #0
 80123fc:	d1d3      	bne.n	80123a6 <_dtoa_r+0x34e>
 80123fe:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8012400:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8012404:	2b00      	cmp	r3, #0
 8012406:	f000 8094 	beq.w	8012532 <_dtoa_r+0x4da>
 801240a:	4b75      	ldr	r3, [pc, #468]	@ (80125e0 <_dtoa_r+0x588>)
 801240c:	2200      	movs	r2, #0
 801240e:	4620      	mov	r0, r4
 8012410:	4629      	mov	r1, r5
 8012412:	f7ee fb8b 	bl	8000b2c <__aeabi_dcmplt>
 8012416:	2800      	cmp	r0, #0
 8012418:	f000 808b 	beq.w	8012532 <_dtoa_r+0x4da>
 801241c:	9b03      	ldr	r3, [sp, #12]
 801241e:	2b00      	cmp	r3, #0
 8012420:	f000 8087 	beq.w	8012532 <_dtoa_r+0x4da>
 8012424:	f1bb 0f00 	cmp.w	fp, #0
 8012428:	dd34      	ble.n	8012494 <_dtoa_r+0x43c>
 801242a:	4620      	mov	r0, r4
 801242c:	4b6d      	ldr	r3, [pc, #436]	@ (80125e4 <_dtoa_r+0x58c>)
 801242e:	2200      	movs	r2, #0
 8012430:	4629      	mov	r1, r5
 8012432:	f7ee f909 	bl	8000648 <__aeabi_dmul>
 8012436:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801243a:	f107 38ff 	add.w	r8, r7, #4294967295
 801243e:	3601      	adds	r6, #1
 8012440:	465c      	mov	r4, fp
 8012442:	4630      	mov	r0, r6
 8012444:	f7ee f896 	bl	8000574 <__aeabi_i2d>
 8012448:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801244c:	f7ee f8fc 	bl	8000648 <__aeabi_dmul>
 8012450:	4b65      	ldr	r3, [pc, #404]	@ (80125e8 <_dtoa_r+0x590>)
 8012452:	2200      	movs	r2, #0
 8012454:	f7ed ff42 	bl	80002dc <__adddf3>
 8012458:	4605      	mov	r5, r0
 801245a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 801245e:	2c00      	cmp	r4, #0
 8012460:	d16a      	bne.n	8012538 <_dtoa_r+0x4e0>
 8012462:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012466:	4b61      	ldr	r3, [pc, #388]	@ (80125ec <_dtoa_r+0x594>)
 8012468:	2200      	movs	r2, #0
 801246a:	f7ed ff35 	bl	80002d8 <__aeabi_dsub>
 801246e:	4602      	mov	r2, r0
 8012470:	460b      	mov	r3, r1
 8012472:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8012476:	462a      	mov	r2, r5
 8012478:	4633      	mov	r3, r6
 801247a:	f7ee fb75 	bl	8000b68 <__aeabi_dcmpgt>
 801247e:	2800      	cmp	r0, #0
 8012480:	f040 8298 	bne.w	80129b4 <_dtoa_r+0x95c>
 8012484:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012488:	462a      	mov	r2, r5
 801248a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 801248e:	f7ee fb4d 	bl	8000b2c <__aeabi_dcmplt>
 8012492:	bb38      	cbnz	r0, 80124e4 <_dtoa_r+0x48c>
 8012494:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8012498:	e9cd 3404 	strd	r3, r4, [sp, #16]
 801249c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801249e:	2b00      	cmp	r3, #0
 80124a0:	f2c0 8157 	blt.w	8012752 <_dtoa_r+0x6fa>
 80124a4:	2f0e      	cmp	r7, #14
 80124a6:	f300 8154 	bgt.w	8012752 <_dtoa_r+0x6fa>
 80124aa:	4b4b      	ldr	r3, [pc, #300]	@ (80125d8 <_dtoa_r+0x580>)
 80124ac:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80124b0:	ed93 7b00 	vldr	d7, [r3]
 80124b4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80124b6:	2b00      	cmp	r3, #0
 80124b8:	ed8d 7b00 	vstr	d7, [sp]
 80124bc:	f280 80e5 	bge.w	801268a <_dtoa_r+0x632>
 80124c0:	9b03      	ldr	r3, [sp, #12]
 80124c2:	2b00      	cmp	r3, #0
 80124c4:	f300 80e1 	bgt.w	801268a <_dtoa_r+0x632>
 80124c8:	d10c      	bne.n	80124e4 <_dtoa_r+0x48c>
 80124ca:	4b48      	ldr	r3, [pc, #288]	@ (80125ec <_dtoa_r+0x594>)
 80124cc:	2200      	movs	r2, #0
 80124ce:	ec51 0b17 	vmov	r0, r1, d7
 80124d2:	f7ee f8b9 	bl	8000648 <__aeabi_dmul>
 80124d6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80124da:	f7ee fb3b 	bl	8000b54 <__aeabi_dcmpge>
 80124de:	2800      	cmp	r0, #0
 80124e0:	f000 8266 	beq.w	80129b0 <_dtoa_r+0x958>
 80124e4:	2400      	movs	r4, #0
 80124e6:	4625      	mov	r5, r4
 80124e8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80124ea:	4656      	mov	r6, sl
 80124ec:	ea6f 0803 	mvn.w	r8, r3
 80124f0:	2700      	movs	r7, #0
 80124f2:	4621      	mov	r1, r4
 80124f4:	4648      	mov	r0, r9
 80124f6:	f000 fcbf 	bl	8012e78 <_Bfree>
 80124fa:	2d00      	cmp	r5, #0
 80124fc:	f000 80bd 	beq.w	801267a <_dtoa_r+0x622>
 8012500:	b12f      	cbz	r7, 801250e <_dtoa_r+0x4b6>
 8012502:	42af      	cmp	r7, r5
 8012504:	d003      	beq.n	801250e <_dtoa_r+0x4b6>
 8012506:	4639      	mov	r1, r7
 8012508:	4648      	mov	r0, r9
 801250a:	f000 fcb5 	bl	8012e78 <_Bfree>
 801250e:	4629      	mov	r1, r5
 8012510:	4648      	mov	r0, r9
 8012512:	f000 fcb1 	bl	8012e78 <_Bfree>
 8012516:	e0b0      	b.n	801267a <_dtoa_r+0x622>
 8012518:	07e2      	lsls	r2, r4, #31
 801251a:	d505      	bpl.n	8012528 <_dtoa_r+0x4d0>
 801251c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8012520:	f7ee f892 	bl	8000648 <__aeabi_dmul>
 8012524:	3601      	adds	r6, #1
 8012526:	2301      	movs	r3, #1
 8012528:	1064      	asrs	r4, r4, #1
 801252a:	3508      	adds	r5, #8
 801252c:	e762      	b.n	80123f4 <_dtoa_r+0x39c>
 801252e:	2602      	movs	r6, #2
 8012530:	e765      	b.n	80123fe <_dtoa_r+0x3a6>
 8012532:	9c03      	ldr	r4, [sp, #12]
 8012534:	46b8      	mov	r8, r7
 8012536:	e784      	b.n	8012442 <_dtoa_r+0x3ea>
 8012538:	4b27      	ldr	r3, [pc, #156]	@ (80125d8 <_dtoa_r+0x580>)
 801253a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801253c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8012540:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8012544:	4454      	add	r4, sl
 8012546:	2900      	cmp	r1, #0
 8012548:	d054      	beq.n	80125f4 <_dtoa_r+0x59c>
 801254a:	4929      	ldr	r1, [pc, #164]	@ (80125f0 <_dtoa_r+0x598>)
 801254c:	2000      	movs	r0, #0
 801254e:	f7ee f9a5 	bl	800089c <__aeabi_ddiv>
 8012552:	4633      	mov	r3, r6
 8012554:	462a      	mov	r2, r5
 8012556:	f7ed febf 	bl	80002d8 <__aeabi_dsub>
 801255a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 801255e:	4656      	mov	r6, sl
 8012560:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012564:	f7ee fb20 	bl	8000ba8 <__aeabi_d2iz>
 8012568:	4605      	mov	r5, r0
 801256a:	f7ee f803 	bl	8000574 <__aeabi_i2d>
 801256e:	4602      	mov	r2, r0
 8012570:	460b      	mov	r3, r1
 8012572:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012576:	f7ed feaf 	bl	80002d8 <__aeabi_dsub>
 801257a:	3530      	adds	r5, #48	@ 0x30
 801257c:	4602      	mov	r2, r0
 801257e:	460b      	mov	r3, r1
 8012580:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8012584:	f806 5b01 	strb.w	r5, [r6], #1
 8012588:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801258c:	f7ee face 	bl	8000b2c <__aeabi_dcmplt>
 8012590:	2800      	cmp	r0, #0
 8012592:	d172      	bne.n	801267a <_dtoa_r+0x622>
 8012594:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012598:	4911      	ldr	r1, [pc, #68]	@ (80125e0 <_dtoa_r+0x588>)
 801259a:	2000      	movs	r0, #0
 801259c:	f7ed fe9c 	bl	80002d8 <__aeabi_dsub>
 80125a0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80125a4:	f7ee fac2 	bl	8000b2c <__aeabi_dcmplt>
 80125a8:	2800      	cmp	r0, #0
 80125aa:	f040 80b4 	bne.w	8012716 <_dtoa_r+0x6be>
 80125ae:	42a6      	cmp	r6, r4
 80125b0:	f43f af70 	beq.w	8012494 <_dtoa_r+0x43c>
 80125b4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80125b8:	4b0a      	ldr	r3, [pc, #40]	@ (80125e4 <_dtoa_r+0x58c>)
 80125ba:	2200      	movs	r2, #0
 80125bc:	f7ee f844 	bl	8000648 <__aeabi_dmul>
 80125c0:	4b08      	ldr	r3, [pc, #32]	@ (80125e4 <_dtoa_r+0x58c>)
 80125c2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80125c6:	2200      	movs	r2, #0
 80125c8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80125cc:	f7ee f83c 	bl	8000648 <__aeabi_dmul>
 80125d0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80125d4:	e7c4      	b.n	8012560 <_dtoa_r+0x508>
 80125d6:	bf00      	nop
 80125d8:	08015e50 	.word	0x08015e50
 80125dc:	08015e28 	.word	0x08015e28
 80125e0:	3ff00000 	.word	0x3ff00000
 80125e4:	40240000 	.word	0x40240000
 80125e8:	401c0000 	.word	0x401c0000
 80125ec:	40140000 	.word	0x40140000
 80125f0:	3fe00000 	.word	0x3fe00000
 80125f4:	4631      	mov	r1, r6
 80125f6:	4628      	mov	r0, r5
 80125f8:	f7ee f826 	bl	8000648 <__aeabi_dmul>
 80125fc:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8012600:	9413      	str	r4, [sp, #76]	@ 0x4c
 8012602:	4656      	mov	r6, sl
 8012604:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012608:	f7ee face 	bl	8000ba8 <__aeabi_d2iz>
 801260c:	4605      	mov	r5, r0
 801260e:	f7ed ffb1 	bl	8000574 <__aeabi_i2d>
 8012612:	4602      	mov	r2, r0
 8012614:	460b      	mov	r3, r1
 8012616:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801261a:	f7ed fe5d 	bl	80002d8 <__aeabi_dsub>
 801261e:	3530      	adds	r5, #48	@ 0x30
 8012620:	f806 5b01 	strb.w	r5, [r6], #1
 8012624:	4602      	mov	r2, r0
 8012626:	460b      	mov	r3, r1
 8012628:	42a6      	cmp	r6, r4
 801262a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801262e:	f04f 0200 	mov.w	r2, #0
 8012632:	d124      	bne.n	801267e <_dtoa_r+0x626>
 8012634:	4baf      	ldr	r3, [pc, #700]	@ (80128f4 <_dtoa_r+0x89c>)
 8012636:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 801263a:	f7ed fe4f 	bl	80002dc <__adddf3>
 801263e:	4602      	mov	r2, r0
 8012640:	460b      	mov	r3, r1
 8012642:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012646:	f7ee fa8f 	bl	8000b68 <__aeabi_dcmpgt>
 801264a:	2800      	cmp	r0, #0
 801264c:	d163      	bne.n	8012716 <_dtoa_r+0x6be>
 801264e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8012652:	49a8      	ldr	r1, [pc, #672]	@ (80128f4 <_dtoa_r+0x89c>)
 8012654:	2000      	movs	r0, #0
 8012656:	f7ed fe3f 	bl	80002d8 <__aeabi_dsub>
 801265a:	4602      	mov	r2, r0
 801265c:	460b      	mov	r3, r1
 801265e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012662:	f7ee fa63 	bl	8000b2c <__aeabi_dcmplt>
 8012666:	2800      	cmp	r0, #0
 8012668:	f43f af14 	beq.w	8012494 <_dtoa_r+0x43c>
 801266c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 801266e:	1e73      	subs	r3, r6, #1
 8012670:	9313      	str	r3, [sp, #76]	@ 0x4c
 8012672:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8012676:	2b30      	cmp	r3, #48	@ 0x30
 8012678:	d0f8      	beq.n	801266c <_dtoa_r+0x614>
 801267a:	4647      	mov	r7, r8
 801267c:	e03b      	b.n	80126f6 <_dtoa_r+0x69e>
 801267e:	4b9e      	ldr	r3, [pc, #632]	@ (80128f8 <_dtoa_r+0x8a0>)
 8012680:	f7ed ffe2 	bl	8000648 <__aeabi_dmul>
 8012684:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012688:	e7bc      	b.n	8012604 <_dtoa_r+0x5ac>
 801268a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 801268e:	4656      	mov	r6, sl
 8012690:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012694:	4620      	mov	r0, r4
 8012696:	4629      	mov	r1, r5
 8012698:	f7ee f900 	bl	800089c <__aeabi_ddiv>
 801269c:	f7ee fa84 	bl	8000ba8 <__aeabi_d2iz>
 80126a0:	4680      	mov	r8, r0
 80126a2:	f7ed ff67 	bl	8000574 <__aeabi_i2d>
 80126a6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80126aa:	f7ed ffcd 	bl	8000648 <__aeabi_dmul>
 80126ae:	4602      	mov	r2, r0
 80126b0:	460b      	mov	r3, r1
 80126b2:	4620      	mov	r0, r4
 80126b4:	4629      	mov	r1, r5
 80126b6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80126ba:	f7ed fe0d 	bl	80002d8 <__aeabi_dsub>
 80126be:	f806 4b01 	strb.w	r4, [r6], #1
 80126c2:	9d03      	ldr	r5, [sp, #12]
 80126c4:	eba6 040a 	sub.w	r4, r6, sl
 80126c8:	42a5      	cmp	r5, r4
 80126ca:	4602      	mov	r2, r0
 80126cc:	460b      	mov	r3, r1
 80126ce:	d133      	bne.n	8012738 <_dtoa_r+0x6e0>
 80126d0:	f7ed fe04 	bl	80002dc <__adddf3>
 80126d4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80126d8:	4604      	mov	r4, r0
 80126da:	460d      	mov	r5, r1
 80126dc:	f7ee fa44 	bl	8000b68 <__aeabi_dcmpgt>
 80126e0:	b9c0      	cbnz	r0, 8012714 <_dtoa_r+0x6bc>
 80126e2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80126e6:	4620      	mov	r0, r4
 80126e8:	4629      	mov	r1, r5
 80126ea:	f7ee fa15 	bl	8000b18 <__aeabi_dcmpeq>
 80126ee:	b110      	cbz	r0, 80126f6 <_dtoa_r+0x69e>
 80126f0:	f018 0f01 	tst.w	r8, #1
 80126f4:	d10e      	bne.n	8012714 <_dtoa_r+0x6bc>
 80126f6:	9902      	ldr	r1, [sp, #8]
 80126f8:	4648      	mov	r0, r9
 80126fa:	f000 fbbd 	bl	8012e78 <_Bfree>
 80126fe:	2300      	movs	r3, #0
 8012700:	7033      	strb	r3, [r6, #0]
 8012702:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8012704:	3701      	adds	r7, #1
 8012706:	601f      	str	r7, [r3, #0]
 8012708:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801270a:	2b00      	cmp	r3, #0
 801270c:	f000 824b 	beq.w	8012ba6 <_dtoa_r+0xb4e>
 8012710:	601e      	str	r6, [r3, #0]
 8012712:	e248      	b.n	8012ba6 <_dtoa_r+0xb4e>
 8012714:	46b8      	mov	r8, r7
 8012716:	4633      	mov	r3, r6
 8012718:	461e      	mov	r6, r3
 801271a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801271e:	2a39      	cmp	r2, #57	@ 0x39
 8012720:	d106      	bne.n	8012730 <_dtoa_r+0x6d8>
 8012722:	459a      	cmp	sl, r3
 8012724:	d1f8      	bne.n	8012718 <_dtoa_r+0x6c0>
 8012726:	2230      	movs	r2, #48	@ 0x30
 8012728:	f108 0801 	add.w	r8, r8, #1
 801272c:	f88a 2000 	strb.w	r2, [sl]
 8012730:	781a      	ldrb	r2, [r3, #0]
 8012732:	3201      	adds	r2, #1
 8012734:	701a      	strb	r2, [r3, #0]
 8012736:	e7a0      	b.n	801267a <_dtoa_r+0x622>
 8012738:	4b6f      	ldr	r3, [pc, #444]	@ (80128f8 <_dtoa_r+0x8a0>)
 801273a:	2200      	movs	r2, #0
 801273c:	f7ed ff84 	bl	8000648 <__aeabi_dmul>
 8012740:	2200      	movs	r2, #0
 8012742:	2300      	movs	r3, #0
 8012744:	4604      	mov	r4, r0
 8012746:	460d      	mov	r5, r1
 8012748:	f7ee f9e6 	bl	8000b18 <__aeabi_dcmpeq>
 801274c:	2800      	cmp	r0, #0
 801274e:	d09f      	beq.n	8012690 <_dtoa_r+0x638>
 8012750:	e7d1      	b.n	80126f6 <_dtoa_r+0x69e>
 8012752:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012754:	2a00      	cmp	r2, #0
 8012756:	f000 80ea 	beq.w	801292e <_dtoa_r+0x8d6>
 801275a:	9a07      	ldr	r2, [sp, #28]
 801275c:	2a01      	cmp	r2, #1
 801275e:	f300 80cd 	bgt.w	80128fc <_dtoa_r+0x8a4>
 8012762:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8012764:	2a00      	cmp	r2, #0
 8012766:	f000 80c1 	beq.w	80128ec <_dtoa_r+0x894>
 801276a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 801276e:	9c08      	ldr	r4, [sp, #32]
 8012770:	9e00      	ldr	r6, [sp, #0]
 8012772:	9a00      	ldr	r2, [sp, #0]
 8012774:	441a      	add	r2, r3
 8012776:	9200      	str	r2, [sp, #0]
 8012778:	9a06      	ldr	r2, [sp, #24]
 801277a:	2101      	movs	r1, #1
 801277c:	441a      	add	r2, r3
 801277e:	4648      	mov	r0, r9
 8012780:	9206      	str	r2, [sp, #24]
 8012782:	f000 fc2d 	bl	8012fe0 <__i2b>
 8012786:	4605      	mov	r5, r0
 8012788:	b166      	cbz	r6, 80127a4 <_dtoa_r+0x74c>
 801278a:	9b06      	ldr	r3, [sp, #24]
 801278c:	2b00      	cmp	r3, #0
 801278e:	dd09      	ble.n	80127a4 <_dtoa_r+0x74c>
 8012790:	42b3      	cmp	r3, r6
 8012792:	9a00      	ldr	r2, [sp, #0]
 8012794:	bfa8      	it	ge
 8012796:	4633      	movge	r3, r6
 8012798:	1ad2      	subs	r2, r2, r3
 801279a:	9200      	str	r2, [sp, #0]
 801279c:	9a06      	ldr	r2, [sp, #24]
 801279e:	1af6      	subs	r6, r6, r3
 80127a0:	1ad3      	subs	r3, r2, r3
 80127a2:	9306      	str	r3, [sp, #24]
 80127a4:	9b08      	ldr	r3, [sp, #32]
 80127a6:	b30b      	cbz	r3, 80127ec <_dtoa_r+0x794>
 80127a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80127aa:	2b00      	cmp	r3, #0
 80127ac:	f000 80c6 	beq.w	801293c <_dtoa_r+0x8e4>
 80127b0:	2c00      	cmp	r4, #0
 80127b2:	f000 80c0 	beq.w	8012936 <_dtoa_r+0x8de>
 80127b6:	4629      	mov	r1, r5
 80127b8:	4622      	mov	r2, r4
 80127ba:	4648      	mov	r0, r9
 80127bc:	f000 fcc8 	bl	8013150 <__pow5mult>
 80127c0:	9a02      	ldr	r2, [sp, #8]
 80127c2:	4601      	mov	r1, r0
 80127c4:	4605      	mov	r5, r0
 80127c6:	4648      	mov	r0, r9
 80127c8:	f000 fc20 	bl	801300c <__multiply>
 80127cc:	9902      	ldr	r1, [sp, #8]
 80127ce:	4680      	mov	r8, r0
 80127d0:	4648      	mov	r0, r9
 80127d2:	f000 fb51 	bl	8012e78 <_Bfree>
 80127d6:	9b08      	ldr	r3, [sp, #32]
 80127d8:	1b1b      	subs	r3, r3, r4
 80127da:	9308      	str	r3, [sp, #32]
 80127dc:	f000 80b1 	beq.w	8012942 <_dtoa_r+0x8ea>
 80127e0:	9a08      	ldr	r2, [sp, #32]
 80127e2:	4641      	mov	r1, r8
 80127e4:	4648      	mov	r0, r9
 80127e6:	f000 fcb3 	bl	8013150 <__pow5mult>
 80127ea:	9002      	str	r0, [sp, #8]
 80127ec:	2101      	movs	r1, #1
 80127ee:	4648      	mov	r0, r9
 80127f0:	f000 fbf6 	bl	8012fe0 <__i2b>
 80127f4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80127f6:	4604      	mov	r4, r0
 80127f8:	2b00      	cmp	r3, #0
 80127fa:	f000 81d8 	beq.w	8012bae <_dtoa_r+0xb56>
 80127fe:	461a      	mov	r2, r3
 8012800:	4601      	mov	r1, r0
 8012802:	4648      	mov	r0, r9
 8012804:	f000 fca4 	bl	8013150 <__pow5mult>
 8012808:	9b07      	ldr	r3, [sp, #28]
 801280a:	2b01      	cmp	r3, #1
 801280c:	4604      	mov	r4, r0
 801280e:	f300 809f 	bgt.w	8012950 <_dtoa_r+0x8f8>
 8012812:	9b04      	ldr	r3, [sp, #16]
 8012814:	2b00      	cmp	r3, #0
 8012816:	f040 8097 	bne.w	8012948 <_dtoa_r+0x8f0>
 801281a:	9b05      	ldr	r3, [sp, #20]
 801281c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8012820:	2b00      	cmp	r3, #0
 8012822:	f040 8093 	bne.w	801294c <_dtoa_r+0x8f4>
 8012826:	9b05      	ldr	r3, [sp, #20]
 8012828:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801282c:	0d1b      	lsrs	r3, r3, #20
 801282e:	051b      	lsls	r3, r3, #20
 8012830:	b133      	cbz	r3, 8012840 <_dtoa_r+0x7e8>
 8012832:	9b00      	ldr	r3, [sp, #0]
 8012834:	3301      	adds	r3, #1
 8012836:	9300      	str	r3, [sp, #0]
 8012838:	9b06      	ldr	r3, [sp, #24]
 801283a:	3301      	adds	r3, #1
 801283c:	9306      	str	r3, [sp, #24]
 801283e:	2301      	movs	r3, #1
 8012840:	9308      	str	r3, [sp, #32]
 8012842:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8012844:	2b00      	cmp	r3, #0
 8012846:	f000 81b8 	beq.w	8012bba <_dtoa_r+0xb62>
 801284a:	6923      	ldr	r3, [r4, #16]
 801284c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8012850:	6918      	ldr	r0, [r3, #16]
 8012852:	f000 fb79 	bl	8012f48 <__hi0bits>
 8012856:	f1c0 0020 	rsb	r0, r0, #32
 801285a:	9b06      	ldr	r3, [sp, #24]
 801285c:	4418      	add	r0, r3
 801285e:	f010 001f 	ands.w	r0, r0, #31
 8012862:	f000 8082 	beq.w	801296a <_dtoa_r+0x912>
 8012866:	f1c0 0320 	rsb	r3, r0, #32
 801286a:	2b04      	cmp	r3, #4
 801286c:	dd73      	ble.n	8012956 <_dtoa_r+0x8fe>
 801286e:	9b00      	ldr	r3, [sp, #0]
 8012870:	f1c0 001c 	rsb	r0, r0, #28
 8012874:	4403      	add	r3, r0
 8012876:	9300      	str	r3, [sp, #0]
 8012878:	9b06      	ldr	r3, [sp, #24]
 801287a:	4403      	add	r3, r0
 801287c:	4406      	add	r6, r0
 801287e:	9306      	str	r3, [sp, #24]
 8012880:	9b00      	ldr	r3, [sp, #0]
 8012882:	2b00      	cmp	r3, #0
 8012884:	dd05      	ble.n	8012892 <_dtoa_r+0x83a>
 8012886:	9902      	ldr	r1, [sp, #8]
 8012888:	461a      	mov	r2, r3
 801288a:	4648      	mov	r0, r9
 801288c:	f000 fcba 	bl	8013204 <__lshift>
 8012890:	9002      	str	r0, [sp, #8]
 8012892:	9b06      	ldr	r3, [sp, #24]
 8012894:	2b00      	cmp	r3, #0
 8012896:	dd05      	ble.n	80128a4 <_dtoa_r+0x84c>
 8012898:	4621      	mov	r1, r4
 801289a:	461a      	mov	r2, r3
 801289c:	4648      	mov	r0, r9
 801289e:	f000 fcb1 	bl	8013204 <__lshift>
 80128a2:	4604      	mov	r4, r0
 80128a4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80128a6:	2b00      	cmp	r3, #0
 80128a8:	d061      	beq.n	801296e <_dtoa_r+0x916>
 80128aa:	9802      	ldr	r0, [sp, #8]
 80128ac:	4621      	mov	r1, r4
 80128ae:	f000 fd15 	bl	80132dc <__mcmp>
 80128b2:	2800      	cmp	r0, #0
 80128b4:	da5b      	bge.n	801296e <_dtoa_r+0x916>
 80128b6:	2300      	movs	r3, #0
 80128b8:	9902      	ldr	r1, [sp, #8]
 80128ba:	220a      	movs	r2, #10
 80128bc:	4648      	mov	r0, r9
 80128be:	f000 fafd 	bl	8012ebc <__multadd>
 80128c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80128c4:	9002      	str	r0, [sp, #8]
 80128c6:	f107 38ff 	add.w	r8, r7, #4294967295
 80128ca:	2b00      	cmp	r3, #0
 80128cc:	f000 8177 	beq.w	8012bbe <_dtoa_r+0xb66>
 80128d0:	4629      	mov	r1, r5
 80128d2:	2300      	movs	r3, #0
 80128d4:	220a      	movs	r2, #10
 80128d6:	4648      	mov	r0, r9
 80128d8:	f000 faf0 	bl	8012ebc <__multadd>
 80128dc:	f1bb 0f00 	cmp.w	fp, #0
 80128e0:	4605      	mov	r5, r0
 80128e2:	dc6f      	bgt.n	80129c4 <_dtoa_r+0x96c>
 80128e4:	9b07      	ldr	r3, [sp, #28]
 80128e6:	2b02      	cmp	r3, #2
 80128e8:	dc49      	bgt.n	801297e <_dtoa_r+0x926>
 80128ea:	e06b      	b.n	80129c4 <_dtoa_r+0x96c>
 80128ec:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80128ee:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80128f2:	e73c      	b.n	801276e <_dtoa_r+0x716>
 80128f4:	3fe00000 	.word	0x3fe00000
 80128f8:	40240000 	.word	0x40240000
 80128fc:	9b03      	ldr	r3, [sp, #12]
 80128fe:	1e5c      	subs	r4, r3, #1
 8012900:	9b08      	ldr	r3, [sp, #32]
 8012902:	42a3      	cmp	r3, r4
 8012904:	db09      	blt.n	801291a <_dtoa_r+0x8c2>
 8012906:	1b1c      	subs	r4, r3, r4
 8012908:	9b03      	ldr	r3, [sp, #12]
 801290a:	2b00      	cmp	r3, #0
 801290c:	f6bf af30 	bge.w	8012770 <_dtoa_r+0x718>
 8012910:	9b00      	ldr	r3, [sp, #0]
 8012912:	9a03      	ldr	r2, [sp, #12]
 8012914:	1a9e      	subs	r6, r3, r2
 8012916:	2300      	movs	r3, #0
 8012918:	e72b      	b.n	8012772 <_dtoa_r+0x71a>
 801291a:	9b08      	ldr	r3, [sp, #32]
 801291c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801291e:	9408      	str	r4, [sp, #32]
 8012920:	1ae3      	subs	r3, r4, r3
 8012922:	441a      	add	r2, r3
 8012924:	9e00      	ldr	r6, [sp, #0]
 8012926:	9b03      	ldr	r3, [sp, #12]
 8012928:	920d      	str	r2, [sp, #52]	@ 0x34
 801292a:	2400      	movs	r4, #0
 801292c:	e721      	b.n	8012772 <_dtoa_r+0x71a>
 801292e:	9c08      	ldr	r4, [sp, #32]
 8012930:	9e00      	ldr	r6, [sp, #0]
 8012932:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8012934:	e728      	b.n	8012788 <_dtoa_r+0x730>
 8012936:	f8dd 8008 	ldr.w	r8, [sp, #8]
 801293a:	e751      	b.n	80127e0 <_dtoa_r+0x788>
 801293c:	9a08      	ldr	r2, [sp, #32]
 801293e:	9902      	ldr	r1, [sp, #8]
 8012940:	e750      	b.n	80127e4 <_dtoa_r+0x78c>
 8012942:	f8cd 8008 	str.w	r8, [sp, #8]
 8012946:	e751      	b.n	80127ec <_dtoa_r+0x794>
 8012948:	2300      	movs	r3, #0
 801294a:	e779      	b.n	8012840 <_dtoa_r+0x7e8>
 801294c:	9b04      	ldr	r3, [sp, #16]
 801294e:	e777      	b.n	8012840 <_dtoa_r+0x7e8>
 8012950:	2300      	movs	r3, #0
 8012952:	9308      	str	r3, [sp, #32]
 8012954:	e779      	b.n	801284a <_dtoa_r+0x7f2>
 8012956:	d093      	beq.n	8012880 <_dtoa_r+0x828>
 8012958:	9a00      	ldr	r2, [sp, #0]
 801295a:	331c      	adds	r3, #28
 801295c:	441a      	add	r2, r3
 801295e:	9200      	str	r2, [sp, #0]
 8012960:	9a06      	ldr	r2, [sp, #24]
 8012962:	441a      	add	r2, r3
 8012964:	441e      	add	r6, r3
 8012966:	9206      	str	r2, [sp, #24]
 8012968:	e78a      	b.n	8012880 <_dtoa_r+0x828>
 801296a:	4603      	mov	r3, r0
 801296c:	e7f4      	b.n	8012958 <_dtoa_r+0x900>
 801296e:	9b03      	ldr	r3, [sp, #12]
 8012970:	2b00      	cmp	r3, #0
 8012972:	46b8      	mov	r8, r7
 8012974:	dc20      	bgt.n	80129b8 <_dtoa_r+0x960>
 8012976:	469b      	mov	fp, r3
 8012978:	9b07      	ldr	r3, [sp, #28]
 801297a:	2b02      	cmp	r3, #2
 801297c:	dd1e      	ble.n	80129bc <_dtoa_r+0x964>
 801297e:	f1bb 0f00 	cmp.w	fp, #0
 8012982:	f47f adb1 	bne.w	80124e8 <_dtoa_r+0x490>
 8012986:	4621      	mov	r1, r4
 8012988:	465b      	mov	r3, fp
 801298a:	2205      	movs	r2, #5
 801298c:	4648      	mov	r0, r9
 801298e:	f000 fa95 	bl	8012ebc <__multadd>
 8012992:	4601      	mov	r1, r0
 8012994:	4604      	mov	r4, r0
 8012996:	9802      	ldr	r0, [sp, #8]
 8012998:	f000 fca0 	bl	80132dc <__mcmp>
 801299c:	2800      	cmp	r0, #0
 801299e:	f77f ada3 	ble.w	80124e8 <_dtoa_r+0x490>
 80129a2:	4656      	mov	r6, sl
 80129a4:	2331      	movs	r3, #49	@ 0x31
 80129a6:	f806 3b01 	strb.w	r3, [r6], #1
 80129aa:	f108 0801 	add.w	r8, r8, #1
 80129ae:	e59f      	b.n	80124f0 <_dtoa_r+0x498>
 80129b0:	9c03      	ldr	r4, [sp, #12]
 80129b2:	46b8      	mov	r8, r7
 80129b4:	4625      	mov	r5, r4
 80129b6:	e7f4      	b.n	80129a2 <_dtoa_r+0x94a>
 80129b8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80129bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80129be:	2b00      	cmp	r3, #0
 80129c0:	f000 8101 	beq.w	8012bc6 <_dtoa_r+0xb6e>
 80129c4:	2e00      	cmp	r6, #0
 80129c6:	dd05      	ble.n	80129d4 <_dtoa_r+0x97c>
 80129c8:	4629      	mov	r1, r5
 80129ca:	4632      	mov	r2, r6
 80129cc:	4648      	mov	r0, r9
 80129ce:	f000 fc19 	bl	8013204 <__lshift>
 80129d2:	4605      	mov	r5, r0
 80129d4:	9b08      	ldr	r3, [sp, #32]
 80129d6:	2b00      	cmp	r3, #0
 80129d8:	d05c      	beq.n	8012a94 <_dtoa_r+0xa3c>
 80129da:	6869      	ldr	r1, [r5, #4]
 80129dc:	4648      	mov	r0, r9
 80129de:	f000 fa0b 	bl	8012df8 <_Balloc>
 80129e2:	4606      	mov	r6, r0
 80129e4:	b928      	cbnz	r0, 80129f2 <_dtoa_r+0x99a>
 80129e6:	4b82      	ldr	r3, [pc, #520]	@ (8012bf0 <_dtoa_r+0xb98>)
 80129e8:	4602      	mov	r2, r0
 80129ea:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80129ee:	f7ff bb4a 	b.w	8012086 <_dtoa_r+0x2e>
 80129f2:	692a      	ldr	r2, [r5, #16]
 80129f4:	3202      	adds	r2, #2
 80129f6:	0092      	lsls	r2, r2, #2
 80129f8:	f105 010c 	add.w	r1, r5, #12
 80129fc:	300c      	adds	r0, #12
 80129fe:	f7ff fa94 	bl	8011f2a <memcpy>
 8012a02:	2201      	movs	r2, #1
 8012a04:	4631      	mov	r1, r6
 8012a06:	4648      	mov	r0, r9
 8012a08:	f000 fbfc 	bl	8013204 <__lshift>
 8012a0c:	f10a 0301 	add.w	r3, sl, #1
 8012a10:	9300      	str	r3, [sp, #0]
 8012a12:	eb0a 030b 	add.w	r3, sl, fp
 8012a16:	9308      	str	r3, [sp, #32]
 8012a18:	9b04      	ldr	r3, [sp, #16]
 8012a1a:	f003 0301 	and.w	r3, r3, #1
 8012a1e:	462f      	mov	r7, r5
 8012a20:	9306      	str	r3, [sp, #24]
 8012a22:	4605      	mov	r5, r0
 8012a24:	9b00      	ldr	r3, [sp, #0]
 8012a26:	9802      	ldr	r0, [sp, #8]
 8012a28:	4621      	mov	r1, r4
 8012a2a:	f103 3bff 	add.w	fp, r3, #4294967295
 8012a2e:	f7ff fa8a 	bl	8011f46 <quorem>
 8012a32:	4603      	mov	r3, r0
 8012a34:	3330      	adds	r3, #48	@ 0x30
 8012a36:	9003      	str	r0, [sp, #12]
 8012a38:	4639      	mov	r1, r7
 8012a3a:	9802      	ldr	r0, [sp, #8]
 8012a3c:	9309      	str	r3, [sp, #36]	@ 0x24
 8012a3e:	f000 fc4d 	bl	80132dc <__mcmp>
 8012a42:	462a      	mov	r2, r5
 8012a44:	9004      	str	r0, [sp, #16]
 8012a46:	4621      	mov	r1, r4
 8012a48:	4648      	mov	r0, r9
 8012a4a:	f000 fc63 	bl	8013314 <__mdiff>
 8012a4e:	68c2      	ldr	r2, [r0, #12]
 8012a50:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012a52:	4606      	mov	r6, r0
 8012a54:	bb02      	cbnz	r2, 8012a98 <_dtoa_r+0xa40>
 8012a56:	4601      	mov	r1, r0
 8012a58:	9802      	ldr	r0, [sp, #8]
 8012a5a:	f000 fc3f 	bl	80132dc <__mcmp>
 8012a5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012a60:	4602      	mov	r2, r0
 8012a62:	4631      	mov	r1, r6
 8012a64:	4648      	mov	r0, r9
 8012a66:	920c      	str	r2, [sp, #48]	@ 0x30
 8012a68:	9309      	str	r3, [sp, #36]	@ 0x24
 8012a6a:	f000 fa05 	bl	8012e78 <_Bfree>
 8012a6e:	9b07      	ldr	r3, [sp, #28]
 8012a70:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8012a72:	9e00      	ldr	r6, [sp, #0]
 8012a74:	ea42 0103 	orr.w	r1, r2, r3
 8012a78:	9b06      	ldr	r3, [sp, #24]
 8012a7a:	4319      	orrs	r1, r3
 8012a7c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012a7e:	d10d      	bne.n	8012a9c <_dtoa_r+0xa44>
 8012a80:	2b39      	cmp	r3, #57	@ 0x39
 8012a82:	d027      	beq.n	8012ad4 <_dtoa_r+0xa7c>
 8012a84:	9a04      	ldr	r2, [sp, #16]
 8012a86:	2a00      	cmp	r2, #0
 8012a88:	dd01      	ble.n	8012a8e <_dtoa_r+0xa36>
 8012a8a:	9b03      	ldr	r3, [sp, #12]
 8012a8c:	3331      	adds	r3, #49	@ 0x31
 8012a8e:	f88b 3000 	strb.w	r3, [fp]
 8012a92:	e52e      	b.n	80124f2 <_dtoa_r+0x49a>
 8012a94:	4628      	mov	r0, r5
 8012a96:	e7b9      	b.n	8012a0c <_dtoa_r+0x9b4>
 8012a98:	2201      	movs	r2, #1
 8012a9a:	e7e2      	b.n	8012a62 <_dtoa_r+0xa0a>
 8012a9c:	9904      	ldr	r1, [sp, #16]
 8012a9e:	2900      	cmp	r1, #0
 8012aa0:	db04      	blt.n	8012aac <_dtoa_r+0xa54>
 8012aa2:	9807      	ldr	r0, [sp, #28]
 8012aa4:	4301      	orrs	r1, r0
 8012aa6:	9806      	ldr	r0, [sp, #24]
 8012aa8:	4301      	orrs	r1, r0
 8012aaa:	d120      	bne.n	8012aee <_dtoa_r+0xa96>
 8012aac:	2a00      	cmp	r2, #0
 8012aae:	ddee      	ble.n	8012a8e <_dtoa_r+0xa36>
 8012ab0:	9902      	ldr	r1, [sp, #8]
 8012ab2:	9300      	str	r3, [sp, #0]
 8012ab4:	2201      	movs	r2, #1
 8012ab6:	4648      	mov	r0, r9
 8012ab8:	f000 fba4 	bl	8013204 <__lshift>
 8012abc:	4621      	mov	r1, r4
 8012abe:	9002      	str	r0, [sp, #8]
 8012ac0:	f000 fc0c 	bl	80132dc <__mcmp>
 8012ac4:	2800      	cmp	r0, #0
 8012ac6:	9b00      	ldr	r3, [sp, #0]
 8012ac8:	dc02      	bgt.n	8012ad0 <_dtoa_r+0xa78>
 8012aca:	d1e0      	bne.n	8012a8e <_dtoa_r+0xa36>
 8012acc:	07da      	lsls	r2, r3, #31
 8012ace:	d5de      	bpl.n	8012a8e <_dtoa_r+0xa36>
 8012ad0:	2b39      	cmp	r3, #57	@ 0x39
 8012ad2:	d1da      	bne.n	8012a8a <_dtoa_r+0xa32>
 8012ad4:	2339      	movs	r3, #57	@ 0x39
 8012ad6:	f88b 3000 	strb.w	r3, [fp]
 8012ada:	4633      	mov	r3, r6
 8012adc:	461e      	mov	r6, r3
 8012ade:	3b01      	subs	r3, #1
 8012ae0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8012ae4:	2a39      	cmp	r2, #57	@ 0x39
 8012ae6:	d04e      	beq.n	8012b86 <_dtoa_r+0xb2e>
 8012ae8:	3201      	adds	r2, #1
 8012aea:	701a      	strb	r2, [r3, #0]
 8012aec:	e501      	b.n	80124f2 <_dtoa_r+0x49a>
 8012aee:	2a00      	cmp	r2, #0
 8012af0:	dd03      	ble.n	8012afa <_dtoa_r+0xaa2>
 8012af2:	2b39      	cmp	r3, #57	@ 0x39
 8012af4:	d0ee      	beq.n	8012ad4 <_dtoa_r+0xa7c>
 8012af6:	3301      	adds	r3, #1
 8012af8:	e7c9      	b.n	8012a8e <_dtoa_r+0xa36>
 8012afa:	9a00      	ldr	r2, [sp, #0]
 8012afc:	9908      	ldr	r1, [sp, #32]
 8012afe:	f802 3c01 	strb.w	r3, [r2, #-1]
 8012b02:	428a      	cmp	r2, r1
 8012b04:	d028      	beq.n	8012b58 <_dtoa_r+0xb00>
 8012b06:	9902      	ldr	r1, [sp, #8]
 8012b08:	2300      	movs	r3, #0
 8012b0a:	220a      	movs	r2, #10
 8012b0c:	4648      	mov	r0, r9
 8012b0e:	f000 f9d5 	bl	8012ebc <__multadd>
 8012b12:	42af      	cmp	r7, r5
 8012b14:	9002      	str	r0, [sp, #8]
 8012b16:	f04f 0300 	mov.w	r3, #0
 8012b1a:	f04f 020a 	mov.w	r2, #10
 8012b1e:	4639      	mov	r1, r7
 8012b20:	4648      	mov	r0, r9
 8012b22:	d107      	bne.n	8012b34 <_dtoa_r+0xadc>
 8012b24:	f000 f9ca 	bl	8012ebc <__multadd>
 8012b28:	4607      	mov	r7, r0
 8012b2a:	4605      	mov	r5, r0
 8012b2c:	9b00      	ldr	r3, [sp, #0]
 8012b2e:	3301      	adds	r3, #1
 8012b30:	9300      	str	r3, [sp, #0]
 8012b32:	e777      	b.n	8012a24 <_dtoa_r+0x9cc>
 8012b34:	f000 f9c2 	bl	8012ebc <__multadd>
 8012b38:	4629      	mov	r1, r5
 8012b3a:	4607      	mov	r7, r0
 8012b3c:	2300      	movs	r3, #0
 8012b3e:	220a      	movs	r2, #10
 8012b40:	4648      	mov	r0, r9
 8012b42:	f000 f9bb 	bl	8012ebc <__multadd>
 8012b46:	4605      	mov	r5, r0
 8012b48:	e7f0      	b.n	8012b2c <_dtoa_r+0xad4>
 8012b4a:	f1bb 0f00 	cmp.w	fp, #0
 8012b4e:	bfcc      	ite	gt
 8012b50:	465e      	movgt	r6, fp
 8012b52:	2601      	movle	r6, #1
 8012b54:	4456      	add	r6, sl
 8012b56:	2700      	movs	r7, #0
 8012b58:	9902      	ldr	r1, [sp, #8]
 8012b5a:	9300      	str	r3, [sp, #0]
 8012b5c:	2201      	movs	r2, #1
 8012b5e:	4648      	mov	r0, r9
 8012b60:	f000 fb50 	bl	8013204 <__lshift>
 8012b64:	4621      	mov	r1, r4
 8012b66:	9002      	str	r0, [sp, #8]
 8012b68:	f000 fbb8 	bl	80132dc <__mcmp>
 8012b6c:	2800      	cmp	r0, #0
 8012b6e:	dcb4      	bgt.n	8012ada <_dtoa_r+0xa82>
 8012b70:	d102      	bne.n	8012b78 <_dtoa_r+0xb20>
 8012b72:	9b00      	ldr	r3, [sp, #0]
 8012b74:	07db      	lsls	r3, r3, #31
 8012b76:	d4b0      	bmi.n	8012ada <_dtoa_r+0xa82>
 8012b78:	4633      	mov	r3, r6
 8012b7a:	461e      	mov	r6, r3
 8012b7c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8012b80:	2a30      	cmp	r2, #48	@ 0x30
 8012b82:	d0fa      	beq.n	8012b7a <_dtoa_r+0xb22>
 8012b84:	e4b5      	b.n	80124f2 <_dtoa_r+0x49a>
 8012b86:	459a      	cmp	sl, r3
 8012b88:	d1a8      	bne.n	8012adc <_dtoa_r+0xa84>
 8012b8a:	2331      	movs	r3, #49	@ 0x31
 8012b8c:	f108 0801 	add.w	r8, r8, #1
 8012b90:	f88a 3000 	strb.w	r3, [sl]
 8012b94:	e4ad      	b.n	80124f2 <_dtoa_r+0x49a>
 8012b96:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8012b98:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8012bf4 <_dtoa_r+0xb9c>
 8012b9c:	b11b      	cbz	r3, 8012ba6 <_dtoa_r+0xb4e>
 8012b9e:	f10a 0308 	add.w	r3, sl, #8
 8012ba2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8012ba4:	6013      	str	r3, [r2, #0]
 8012ba6:	4650      	mov	r0, sl
 8012ba8:	b017      	add	sp, #92	@ 0x5c
 8012baa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012bae:	9b07      	ldr	r3, [sp, #28]
 8012bb0:	2b01      	cmp	r3, #1
 8012bb2:	f77f ae2e 	ble.w	8012812 <_dtoa_r+0x7ba>
 8012bb6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8012bb8:	9308      	str	r3, [sp, #32]
 8012bba:	2001      	movs	r0, #1
 8012bbc:	e64d      	b.n	801285a <_dtoa_r+0x802>
 8012bbe:	f1bb 0f00 	cmp.w	fp, #0
 8012bc2:	f77f aed9 	ble.w	8012978 <_dtoa_r+0x920>
 8012bc6:	4656      	mov	r6, sl
 8012bc8:	9802      	ldr	r0, [sp, #8]
 8012bca:	4621      	mov	r1, r4
 8012bcc:	f7ff f9bb 	bl	8011f46 <quorem>
 8012bd0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8012bd4:	f806 3b01 	strb.w	r3, [r6], #1
 8012bd8:	eba6 020a 	sub.w	r2, r6, sl
 8012bdc:	4593      	cmp	fp, r2
 8012bde:	ddb4      	ble.n	8012b4a <_dtoa_r+0xaf2>
 8012be0:	9902      	ldr	r1, [sp, #8]
 8012be2:	2300      	movs	r3, #0
 8012be4:	220a      	movs	r2, #10
 8012be6:	4648      	mov	r0, r9
 8012be8:	f000 f968 	bl	8012ebc <__multadd>
 8012bec:	9002      	str	r0, [sp, #8]
 8012bee:	e7eb      	b.n	8012bc8 <_dtoa_r+0xb70>
 8012bf0:	08015d54 	.word	0x08015d54
 8012bf4:	08015cd8 	.word	0x08015cd8

08012bf8 <_free_r>:
 8012bf8:	b538      	push	{r3, r4, r5, lr}
 8012bfa:	4605      	mov	r5, r0
 8012bfc:	2900      	cmp	r1, #0
 8012bfe:	d041      	beq.n	8012c84 <_free_r+0x8c>
 8012c00:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012c04:	1f0c      	subs	r4, r1, #4
 8012c06:	2b00      	cmp	r3, #0
 8012c08:	bfb8      	it	lt
 8012c0a:	18e4      	addlt	r4, r4, r3
 8012c0c:	f000 f8e8 	bl	8012de0 <__malloc_lock>
 8012c10:	4a1d      	ldr	r2, [pc, #116]	@ (8012c88 <_free_r+0x90>)
 8012c12:	6813      	ldr	r3, [r2, #0]
 8012c14:	b933      	cbnz	r3, 8012c24 <_free_r+0x2c>
 8012c16:	6063      	str	r3, [r4, #4]
 8012c18:	6014      	str	r4, [r2, #0]
 8012c1a:	4628      	mov	r0, r5
 8012c1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012c20:	f000 b8e4 	b.w	8012dec <__malloc_unlock>
 8012c24:	42a3      	cmp	r3, r4
 8012c26:	d908      	bls.n	8012c3a <_free_r+0x42>
 8012c28:	6820      	ldr	r0, [r4, #0]
 8012c2a:	1821      	adds	r1, r4, r0
 8012c2c:	428b      	cmp	r3, r1
 8012c2e:	bf01      	itttt	eq
 8012c30:	6819      	ldreq	r1, [r3, #0]
 8012c32:	685b      	ldreq	r3, [r3, #4]
 8012c34:	1809      	addeq	r1, r1, r0
 8012c36:	6021      	streq	r1, [r4, #0]
 8012c38:	e7ed      	b.n	8012c16 <_free_r+0x1e>
 8012c3a:	461a      	mov	r2, r3
 8012c3c:	685b      	ldr	r3, [r3, #4]
 8012c3e:	b10b      	cbz	r3, 8012c44 <_free_r+0x4c>
 8012c40:	42a3      	cmp	r3, r4
 8012c42:	d9fa      	bls.n	8012c3a <_free_r+0x42>
 8012c44:	6811      	ldr	r1, [r2, #0]
 8012c46:	1850      	adds	r0, r2, r1
 8012c48:	42a0      	cmp	r0, r4
 8012c4a:	d10b      	bne.n	8012c64 <_free_r+0x6c>
 8012c4c:	6820      	ldr	r0, [r4, #0]
 8012c4e:	4401      	add	r1, r0
 8012c50:	1850      	adds	r0, r2, r1
 8012c52:	4283      	cmp	r3, r0
 8012c54:	6011      	str	r1, [r2, #0]
 8012c56:	d1e0      	bne.n	8012c1a <_free_r+0x22>
 8012c58:	6818      	ldr	r0, [r3, #0]
 8012c5a:	685b      	ldr	r3, [r3, #4]
 8012c5c:	6053      	str	r3, [r2, #4]
 8012c5e:	4408      	add	r0, r1
 8012c60:	6010      	str	r0, [r2, #0]
 8012c62:	e7da      	b.n	8012c1a <_free_r+0x22>
 8012c64:	d902      	bls.n	8012c6c <_free_r+0x74>
 8012c66:	230c      	movs	r3, #12
 8012c68:	602b      	str	r3, [r5, #0]
 8012c6a:	e7d6      	b.n	8012c1a <_free_r+0x22>
 8012c6c:	6820      	ldr	r0, [r4, #0]
 8012c6e:	1821      	adds	r1, r4, r0
 8012c70:	428b      	cmp	r3, r1
 8012c72:	bf04      	itt	eq
 8012c74:	6819      	ldreq	r1, [r3, #0]
 8012c76:	685b      	ldreq	r3, [r3, #4]
 8012c78:	6063      	str	r3, [r4, #4]
 8012c7a:	bf04      	itt	eq
 8012c7c:	1809      	addeq	r1, r1, r0
 8012c7e:	6021      	streq	r1, [r4, #0]
 8012c80:	6054      	str	r4, [r2, #4]
 8012c82:	e7ca      	b.n	8012c1a <_free_r+0x22>
 8012c84:	bd38      	pop	{r3, r4, r5, pc}
 8012c86:	bf00      	nop
 8012c88:	200035c8 	.word	0x200035c8

08012c8c <malloc>:
 8012c8c:	4b02      	ldr	r3, [pc, #8]	@ (8012c98 <malloc+0xc>)
 8012c8e:	4601      	mov	r1, r0
 8012c90:	6818      	ldr	r0, [r3, #0]
 8012c92:	f000 b825 	b.w	8012ce0 <_malloc_r>
 8012c96:	bf00      	nop
 8012c98:	200001ac 	.word	0x200001ac

08012c9c <sbrk_aligned>:
 8012c9c:	b570      	push	{r4, r5, r6, lr}
 8012c9e:	4e0f      	ldr	r6, [pc, #60]	@ (8012cdc <sbrk_aligned+0x40>)
 8012ca0:	460c      	mov	r4, r1
 8012ca2:	6831      	ldr	r1, [r6, #0]
 8012ca4:	4605      	mov	r5, r0
 8012ca6:	b911      	cbnz	r1, 8012cae <sbrk_aligned+0x12>
 8012ca8:	f000 fe24 	bl	80138f4 <_sbrk_r>
 8012cac:	6030      	str	r0, [r6, #0]
 8012cae:	4621      	mov	r1, r4
 8012cb0:	4628      	mov	r0, r5
 8012cb2:	f000 fe1f 	bl	80138f4 <_sbrk_r>
 8012cb6:	1c43      	adds	r3, r0, #1
 8012cb8:	d103      	bne.n	8012cc2 <sbrk_aligned+0x26>
 8012cba:	f04f 34ff 	mov.w	r4, #4294967295
 8012cbe:	4620      	mov	r0, r4
 8012cc0:	bd70      	pop	{r4, r5, r6, pc}
 8012cc2:	1cc4      	adds	r4, r0, #3
 8012cc4:	f024 0403 	bic.w	r4, r4, #3
 8012cc8:	42a0      	cmp	r0, r4
 8012cca:	d0f8      	beq.n	8012cbe <sbrk_aligned+0x22>
 8012ccc:	1a21      	subs	r1, r4, r0
 8012cce:	4628      	mov	r0, r5
 8012cd0:	f000 fe10 	bl	80138f4 <_sbrk_r>
 8012cd4:	3001      	adds	r0, #1
 8012cd6:	d1f2      	bne.n	8012cbe <sbrk_aligned+0x22>
 8012cd8:	e7ef      	b.n	8012cba <sbrk_aligned+0x1e>
 8012cda:	bf00      	nop
 8012cdc:	200035c4 	.word	0x200035c4

08012ce0 <_malloc_r>:
 8012ce0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012ce4:	1ccd      	adds	r5, r1, #3
 8012ce6:	f025 0503 	bic.w	r5, r5, #3
 8012cea:	3508      	adds	r5, #8
 8012cec:	2d0c      	cmp	r5, #12
 8012cee:	bf38      	it	cc
 8012cf0:	250c      	movcc	r5, #12
 8012cf2:	2d00      	cmp	r5, #0
 8012cf4:	4606      	mov	r6, r0
 8012cf6:	db01      	blt.n	8012cfc <_malloc_r+0x1c>
 8012cf8:	42a9      	cmp	r1, r5
 8012cfa:	d904      	bls.n	8012d06 <_malloc_r+0x26>
 8012cfc:	230c      	movs	r3, #12
 8012cfe:	6033      	str	r3, [r6, #0]
 8012d00:	2000      	movs	r0, #0
 8012d02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012d06:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8012ddc <_malloc_r+0xfc>
 8012d0a:	f000 f869 	bl	8012de0 <__malloc_lock>
 8012d0e:	f8d8 3000 	ldr.w	r3, [r8]
 8012d12:	461c      	mov	r4, r3
 8012d14:	bb44      	cbnz	r4, 8012d68 <_malloc_r+0x88>
 8012d16:	4629      	mov	r1, r5
 8012d18:	4630      	mov	r0, r6
 8012d1a:	f7ff ffbf 	bl	8012c9c <sbrk_aligned>
 8012d1e:	1c43      	adds	r3, r0, #1
 8012d20:	4604      	mov	r4, r0
 8012d22:	d158      	bne.n	8012dd6 <_malloc_r+0xf6>
 8012d24:	f8d8 4000 	ldr.w	r4, [r8]
 8012d28:	4627      	mov	r7, r4
 8012d2a:	2f00      	cmp	r7, #0
 8012d2c:	d143      	bne.n	8012db6 <_malloc_r+0xd6>
 8012d2e:	2c00      	cmp	r4, #0
 8012d30:	d04b      	beq.n	8012dca <_malloc_r+0xea>
 8012d32:	6823      	ldr	r3, [r4, #0]
 8012d34:	4639      	mov	r1, r7
 8012d36:	4630      	mov	r0, r6
 8012d38:	eb04 0903 	add.w	r9, r4, r3
 8012d3c:	f000 fdda 	bl	80138f4 <_sbrk_r>
 8012d40:	4581      	cmp	r9, r0
 8012d42:	d142      	bne.n	8012dca <_malloc_r+0xea>
 8012d44:	6821      	ldr	r1, [r4, #0]
 8012d46:	1a6d      	subs	r5, r5, r1
 8012d48:	4629      	mov	r1, r5
 8012d4a:	4630      	mov	r0, r6
 8012d4c:	f7ff ffa6 	bl	8012c9c <sbrk_aligned>
 8012d50:	3001      	adds	r0, #1
 8012d52:	d03a      	beq.n	8012dca <_malloc_r+0xea>
 8012d54:	6823      	ldr	r3, [r4, #0]
 8012d56:	442b      	add	r3, r5
 8012d58:	6023      	str	r3, [r4, #0]
 8012d5a:	f8d8 3000 	ldr.w	r3, [r8]
 8012d5e:	685a      	ldr	r2, [r3, #4]
 8012d60:	bb62      	cbnz	r2, 8012dbc <_malloc_r+0xdc>
 8012d62:	f8c8 7000 	str.w	r7, [r8]
 8012d66:	e00f      	b.n	8012d88 <_malloc_r+0xa8>
 8012d68:	6822      	ldr	r2, [r4, #0]
 8012d6a:	1b52      	subs	r2, r2, r5
 8012d6c:	d420      	bmi.n	8012db0 <_malloc_r+0xd0>
 8012d6e:	2a0b      	cmp	r2, #11
 8012d70:	d917      	bls.n	8012da2 <_malloc_r+0xc2>
 8012d72:	1961      	adds	r1, r4, r5
 8012d74:	42a3      	cmp	r3, r4
 8012d76:	6025      	str	r5, [r4, #0]
 8012d78:	bf18      	it	ne
 8012d7a:	6059      	strne	r1, [r3, #4]
 8012d7c:	6863      	ldr	r3, [r4, #4]
 8012d7e:	bf08      	it	eq
 8012d80:	f8c8 1000 	streq.w	r1, [r8]
 8012d84:	5162      	str	r2, [r4, r5]
 8012d86:	604b      	str	r3, [r1, #4]
 8012d88:	4630      	mov	r0, r6
 8012d8a:	f000 f82f 	bl	8012dec <__malloc_unlock>
 8012d8e:	f104 000b 	add.w	r0, r4, #11
 8012d92:	1d23      	adds	r3, r4, #4
 8012d94:	f020 0007 	bic.w	r0, r0, #7
 8012d98:	1ac2      	subs	r2, r0, r3
 8012d9a:	bf1c      	itt	ne
 8012d9c:	1a1b      	subne	r3, r3, r0
 8012d9e:	50a3      	strne	r3, [r4, r2]
 8012da0:	e7af      	b.n	8012d02 <_malloc_r+0x22>
 8012da2:	6862      	ldr	r2, [r4, #4]
 8012da4:	42a3      	cmp	r3, r4
 8012da6:	bf0c      	ite	eq
 8012da8:	f8c8 2000 	streq.w	r2, [r8]
 8012dac:	605a      	strne	r2, [r3, #4]
 8012dae:	e7eb      	b.n	8012d88 <_malloc_r+0xa8>
 8012db0:	4623      	mov	r3, r4
 8012db2:	6864      	ldr	r4, [r4, #4]
 8012db4:	e7ae      	b.n	8012d14 <_malloc_r+0x34>
 8012db6:	463c      	mov	r4, r7
 8012db8:	687f      	ldr	r7, [r7, #4]
 8012dba:	e7b6      	b.n	8012d2a <_malloc_r+0x4a>
 8012dbc:	461a      	mov	r2, r3
 8012dbe:	685b      	ldr	r3, [r3, #4]
 8012dc0:	42a3      	cmp	r3, r4
 8012dc2:	d1fb      	bne.n	8012dbc <_malloc_r+0xdc>
 8012dc4:	2300      	movs	r3, #0
 8012dc6:	6053      	str	r3, [r2, #4]
 8012dc8:	e7de      	b.n	8012d88 <_malloc_r+0xa8>
 8012dca:	230c      	movs	r3, #12
 8012dcc:	6033      	str	r3, [r6, #0]
 8012dce:	4630      	mov	r0, r6
 8012dd0:	f000 f80c 	bl	8012dec <__malloc_unlock>
 8012dd4:	e794      	b.n	8012d00 <_malloc_r+0x20>
 8012dd6:	6005      	str	r5, [r0, #0]
 8012dd8:	e7d6      	b.n	8012d88 <_malloc_r+0xa8>
 8012dda:	bf00      	nop
 8012ddc:	200035c8 	.word	0x200035c8

08012de0 <__malloc_lock>:
 8012de0:	4801      	ldr	r0, [pc, #4]	@ (8012de8 <__malloc_lock+0x8>)
 8012de2:	f7ff b8a0 	b.w	8011f26 <__retarget_lock_acquire_recursive>
 8012de6:	bf00      	nop
 8012de8:	200035c0 	.word	0x200035c0

08012dec <__malloc_unlock>:
 8012dec:	4801      	ldr	r0, [pc, #4]	@ (8012df4 <__malloc_unlock+0x8>)
 8012dee:	f7ff b89b 	b.w	8011f28 <__retarget_lock_release_recursive>
 8012df2:	bf00      	nop
 8012df4:	200035c0 	.word	0x200035c0

08012df8 <_Balloc>:
 8012df8:	b570      	push	{r4, r5, r6, lr}
 8012dfa:	69c6      	ldr	r6, [r0, #28]
 8012dfc:	4604      	mov	r4, r0
 8012dfe:	460d      	mov	r5, r1
 8012e00:	b976      	cbnz	r6, 8012e20 <_Balloc+0x28>
 8012e02:	2010      	movs	r0, #16
 8012e04:	f7ff ff42 	bl	8012c8c <malloc>
 8012e08:	4602      	mov	r2, r0
 8012e0a:	61e0      	str	r0, [r4, #28]
 8012e0c:	b920      	cbnz	r0, 8012e18 <_Balloc+0x20>
 8012e0e:	4b18      	ldr	r3, [pc, #96]	@ (8012e70 <_Balloc+0x78>)
 8012e10:	4818      	ldr	r0, [pc, #96]	@ (8012e74 <_Balloc+0x7c>)
 8012e12:	216b      	movs	r1, #107	@ 0x6b
 8012e14:	f000 fd7e 	bl	8013914 <__assert_func>
 8012e18:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8012e1c:	6006      	str	r6, [r0, #0]
 8012e1e:	60c6      	str	r6, [r0, #12]
 8012e20:	69e6      	ldr	r6, [r4, #28]
 8012e22:	68f3      	ldr	r3, [r6, #12]
 8012e24:	b183      	cbz	r3, 8012e48 <_Balloc+0x50>
 8012e26:	69e3      	ldr	r3, [r4, #28]
 8012e28:	68db      	ldr	r3, [r3, #12]
 8012e2a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8012e2e:	b9b8      	cbnz	r0, 8012e60 <_Balloc+0x68>
 8012e30:	2101      	movs	r1, #1
 8012e32:	fa01 f605 	lsl.w	r6, r1, r5
 8012e36:	1d72      	adds	r2, r6, #5
 8012e38:	0092      	lsls	r2, r2, #2
 8012e3a:	4620      	mov	r0, r4
 8012e3c:	f000 fd88 	bl	8013950 <_calloc_r>
 8012e40:	b160      	cbz	r0, 8012e5c <_Balloc+0x64>
 8012e42:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8012e46:	e00e      	b.n	8012e66 <_Balloc+0x6e>
 8012e48:	2221      	movs	r2, #33	@ 0x21
 8012e4a:	2104      	movs	r1, #4
 8012e4c:	4620      	mov	r0, r4
 8012e4e:	f000 fd7f 	bl	8013950 <_calloc_r>
 8012e52:	69e3      	ldr	r3, [r4, #28]
 8012e54:	60f0      	str	r0, [r6, #12]
 8012e56:	68db      	ldr	r3, [r3, #12]
 8012e58:	2b00      	cmp	r3, #0
 8012e5a:	d1e4      	bne.n	8012e26 <_Balloc+0x2e>
 8012e5c:	2000      	movs	r0, #0
 8012e5e:	bd70      	pop	{r4, r5, r6, pc}
 8012e60:	6802      	ldr	r2, [r0, #0]
 8012e62:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8012e66:	2300      	movs	r3, #0
 8012e68:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8012e6c:	e7f7      	b.n	8012e5e <_Balloc+0x66>
 8012e6e:	bf00      	nop
 8012e70:	08015ce5 	.word	0x08015ce5
 8012e74:	08015d65 	.word	0x08015d65

08012e78 <_Bfree>:
 8012e78:	b570      	push	{r4, r5, r6, lr}
 8012e7a:	69c6      	ldr	r6, [r0, #28]
 8012e7c:	4605      	mov	r5, r0
 8012e7e:	460c      	mov	r4, r1
 8012e80:	b976      	cbnz	r6, 8012ea0 <_Bfree+0x28>
 8012e82:	2010      	movs	r0, #16
 8012e84:	f7ff ff02 	bl	8012c8c <malloc>
 8012e88:	4602      	mov	r2, r0
 8012e8a:	61e8      	str	r0, [r5, #28]
 8012e8c:	b920      	cbnz	r0, 8012e98 <_Bfree+0x20>
 8012e8e:	4b09      	ldr	r3, [pc, #36]	@ (8012eb4 <_Bfree+0x3c>)
 8012e90:	4809      	ldr	r0, [pc, #36]	@ (8012eb8 <_Bfree+0x40>)
 8012e92:	218f      	movs	r1, #143	@ 0x8f
 8012e94:	f000 fd3e 	bl	8013914 <__assert_func>
 8012e98:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8012e9c:	6006      	str	r6, [r0, #0]
 8012e9e:	60c6      	str	r6, [r0, #12]
 8012ea0:	b13c      	cbz	r4, 8012eb2 <_Bfree+0x3a>
 8012ea2:	69eb      	ldr	r3, [r5, #28]
 8012ea4:	6862      	ldr	r2, [r4, #4]
 8012ea6:	68db      	ldr	r3, [r3, #12]
 8012ea8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8012eac:	6021      	str	r1, [r4, #0]
 8012eae:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8012eb2:	bd70      	pop	{r4, r5, r6, pc}
 8012eb4:	08015ce5 	.word	0x08015ce5
 8012eb8:	08015d65 	.word	0x08015d65

08012ebc <__multadd>:
 8012ebc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012ec0:	690d      	ldr	r5, [r1, #16]
 8012ec2:	4607      	mov	r7, r0
 8012ec4:	460c      	mov	r4, r1
 8012ec6:	461e      	mov	r6, r3
 8012ec8:	f101 0c14 	add.w	ip, r1, #20
 8012ecc:	2000      	movs	r0, #0
 8012ece:	f8dc 3000 	ldr.w	r3, [ip]
 8012ed2:	b299      	uxth	r1, r3
 8012ed4:	fb02 6101 	mla	r1, r2, r1, r6
 8012ed8:	0c1e      	lsrs	r6, r3, #16
 8012eda:	0c0b      	lsrs	r3, r1, #16
 8012edc:	fb02 3306 	mla	r3, r2, r6, r3
 8012ee0:	b289      	uxth	r1, r1
 8012ee2:	3001      	adds	r0, #1
 8012ee4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8012ee8:	4285      	cmp	r5, r0
 8012eea:	f84c 1b04 	str.w	r1, [ip], #4
 8012eee:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8012ef2:	dcec      	bgt.n	8012ece <__multadd+0x12>
 8012ef4:	b30e      	cbz	r6, 8012f3a <__multadd+0x7e>
 8012ef6:	68a3      	ldr	r3, [r4, #8]
 8012ef8:	42ab      	cmp	r3, r5
 8012efa:	dc19      	bgt.n	8012f30 <__multadd+0x74>
 8012efc:	6861      	ldr	r1, [r4, #4]
 8012efe:	4638      	mov	r0, r7
 8012f00:	3101      	adds	r1, #1
 8012f02:	f7ff ff79 	bl	8012df8 <_Balloc>
 8012f06:	4680      	mov	r8, r0
 8012f08:	b928      	cbnz	r0, 8012f16 <__multadd+0x5a>
 8012f0a:	4602      	mov	r2, r0
 8012f0c:	4b0c      	ldr	r3, [pc, #48]	@ (8012f40 <__multadd+0x84>)
 8012f0e:	480d      	ldr	r0, [pc, #52]	@ (8012f44 <__multadd+0x88>)
 8012f10:	21ba      	movs	r1, #186	@ 0xba
 8012f12:	f000 fcff 	bl	8013914 <__assert_func>
 8012f16:	6922      	ldr	r2, [r4, #16]
 8012f18:	3202      	adds	r2, #2
 8012f1a:	f104 010c 	add.w	r1, r4, #12
 8012f1e:	0092      	lsls	r2, r2, #2
 8012f20:	300c      	adds	r0, #12
 8012f22:	f7ff f802 	bl	8011f2a <memcpy>
 8012f26:	4621      	mov	r1, r4
 8012f28:	4638      	mov	r0, r7
 8012f2a:	f7ff ffa5 	bl	8012e78 <_Bfree>
 8012f2e:	4644      	mov	r4, r8
 8012f30:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8012f34:	3501      	adds	r5, #1
 8012f36:	615e      	str	r6, [r3, #20]
 8012f38:	6125      	str	r5, [r4, #16]
 8012f3a:	4620      	mov	r0, r4
 8012f3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012f40:	08015d54 	.word	0x08015d54
 8012f44:	08015d65 	.word	0x08015d65

08012f48 <__hi0bits>:
 8012f48:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8012f4c:	4603      	mov	r3, r0
 8012f4e:	bf36      	itet	cc
 8012f50:	0403      	lslcc	r3, r0, #16
 8012f52:	2000      	movcs	r0, #0
 8012f54:	2010      	movcc	r0, #16
 8012f56:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8012f5a:	bf3c      	itt	cc
 8012f5c:	021b      	lslcc	r3, r3, #8
 8012f5e:	3008      	addcc	r0, #8
 8012f60:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8012f64:	bf3c      	itt	cc
 8012f66:	011b      	lslcc	r3, r3, #4
 8012f68:	3004      	addcc	r0, #4
 8012f6a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8012f6e:	bf3c      	itt	cc
 8012f70:	009b      	lslcc	r3, r3, #2
 8012f72:	3002      	addcc	r0, #2
 8012f74:	2b00      	cmp	r3, #0
 8012f76:	db05      	blt.n	8012f84 <__hi0bits+0x3c>
 8012f78:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8012f7c:	f100 0001 	add.w	r0, r0, #1
 8012f80:	bf08      	it	eq
 8012f82:	2020      	moveq	r0, #32
 8012f84:	4770      	bx	lr

08012f86 <__lo0bits>:
 8012f86:	6803      	ldr	r3, [r0, #0]
 8012f88:	4602      	mov	r2, r0
 8012f8a:	f013 0007 	ands.w	r0, r3, #7
 8012f8e:	d00b      	beq.n	8012fa8 <__lo0bits+0x22>
 8012f90:	07d9      	lsls	r1, r3, #31
 8012f92:	d421      	bmi.n	8012fd8 <__lo0bits+0x52>
 8012f94:	0798      	lsls	r0, r3, #30
 8012f96:	bf49      	itett	mi
 8012f98:	085b      	lsrmi	r3, r3, #1
 8012f9a:	089b      	lsrpl	r3, r3, #2
 8012f9c:	2001      	movmi	r0, #1
 8012f9e:	6013      	strmi	r3, [r2, #0]
 8012fa0:	bf5c      	itt	pl
 8012fa2:	6013      	strpl	r3, [r2, #0]
 8012fa4:	2002      	movpl	r0, #2
 8012fa6:	4770      	bx	lr
 8012fa8:	b299      	uxth	r1, r3
 8012faa:	b909      	cbnz	r1, 8012fb0 <__lo0bits+0x2a>
 8012fac:	0c1b      	lsrs	r3, r3, #16
 8012fae:	2010      	movs	r0, #16
 8012fb0:	b2d9      	uxtb	r1, r3
 8012fb2:	b909      	cbnz	r1, 8012fb8 <__lo0bits+0x32>
 8012fb4:	3008      	adds	r0, #8
 8012fb6:	0a1b      	lsrs	r3, r3, #8
 8012fb8:	0719      	lsls	r1, r3, #28
 8012fba:	bf04      	itt	eq
 8012fbc:	091b      	lsreq	r3, r3, #4
 8012fbe:	3004      	addeq	r0, #4
 8012fc0:	0799      	lsls	r1, r3, #30
 8012fc2:	bf04      	itt	eq
 8012fc4:	089b      	lsreq	r3, r3, #2
 8012fc6:	3002      	addeq	r0, #2
 8012fc8:	07d9      	lsls	r1, r3, #31
 8012fca:	d403      	bmi.n	8012fd4 <__lo0bits+0x4e>
 8012fcc:	085b      	lsrs	r3, r3, #1
 8012fce:	f100 0001 	add.w	r0, r0, #1
 8012fd2:	d003      	beq.n	8012fdc <__lo0bits+0x56>
 8012fd4:	6013      	str	r3, [r2, #0]
 8012fd6:	4770      	bx	lr
 8012fd8:	2000      	movs	r0, #0
 8012fda:	4770      	bx	lr
 8012fdc:	2020      	movs	r0, #32
 8012fde:	4770      	bx	lr

08012fe0 <__i2b>:
 8012fe0:	b510      	push	{r4, lr}
 8012fe2:	460c      	mov	r4, r1
 8012fe4:	2101      	movs	r1, #1
 8012fe6:	f7ff ff07 	bl	8012df8 <_Balloc>
 8012fea:	4602      	mov	r2, r0
 8012fec:	b928      	cbnz	r0, 8012ffa <__i2b+0x1a>
 8012fee:	4b05      	ldr	r3, [pc, #20]	@ (8013004 <__i2b+0x24>)
 8012ff0:	4805      	ldr	r0, [pc, #20]	@ (8013008 <__i2b+0x28>)
 8012ff2:	f240 1145 	movw	r1, #325	@ 0x145
 8012ff6:	f000 fc8d 	bl	8013914 <__assert_func>
 8012ffa:	2301      	movs	r3, #1
 8012ffc:	6144      	str	r4, [r0, #20]
 8012ffe:	6103      	str	r3, [r0, #16]
 8013000:	bd10      	pop	{r4, pc}
 8013002:	bf00      	nop
 8013004:	08015d54 	.word	0x08015d54
 8013008:	08015d65 	.word	0x08015d65

0801300c <__multiply>:
 801300c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013010:	4617      	mov	r7, r2
 8013012:	690a      	ldr	r2, [r1, #16]
 8013014:	693b      	ldr	r3, [r7, #16]
 8013016:	429a      	cmp	r2, r3
 8013018:	bfa8      	it	ge
 801301a:	463b      	movge	r3, r7
 801301c:	4689      	mov	r9, r1
 801301e:	bfa4      	itt	ge
 8013020:	460f      	movge	r7, r1
 8013022:	4699      	movge	r9, r3
 8013024:	693d      	ldr	r5, [r7, #16]
 8013026:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801302a:	68bb      	ldr	r3, [r7, #8]
 801302c:	6879      	ldr	r1, [r7, #4]
 801302e:	eb05 060a 	add.w	r6, r5, sl
 8013032:	42b3      	cmp	r3, r6
 8013034:	b085      	sub	sp, #20
 8013036:	bfb8      	it	lt
 8013038:	3101      	addlt	r1, #1
 801303a:	f7ff fedd 	bl	8012df8 <_Balloc>
 801303e:	b930      	cbnz	r0, 801304e <__multiply+0x42>
 8013040:	4602      	mov	r2, r0
 8013042:	4b41      	ldr	r3, [pc, #260]	@ (8013148 <__multiply+0x13c>)
 8013044:	4841      	ldr	r0, [pc, #260]	@ (801314c <__multiply+0x140>)
 8013046:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 801304a:	f000 fc63 	bl	8013914 <__assert_func>
 801304e:	f100 0414 	add.w	r4, r0, #20
 8013052:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8013056:	4623      	mov	r3, r4
 8013058:	2200      	movs	r2, #0
 801305a:	4573      	cmp	r3, lr
 801305c:	d320      	bcc.n	80130a0 <__multiply+0x94>
 801305e:	f107 0814 	add.w	r8, r7, #20
 8013062:	f109 0114 	add.w	r1, r9, #20
 8013066:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 801306a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 801306e:	9302      	str	r3, [sp, #8]
 8013070:	1beb      	subs	r3, r5, r7
 8013072:	3b15      	subs	r3, #21
 8013074:	f023 0303 	bic.w	r3, r3, #3
 8013078:	3304      	adds	r3, #4
 801307a:	3715      	adds	r7, #21
 801307c:	42bd      	cmp	r5, r7
 801307e:	bf38      	it	cc
 8013080:	2304      	movcc	r3, #4
 8013082:	9301      	str	r3, [sp, #4]
 8013084:	9b02      	ldr	r3, [sp, #8]
 8013086:	9103      	str	r1, [sp, #12]
 8013088:	428b      	cmp	r3, r1
 801308a:	d80c      	bhi.n	80130a6 <__multiply+0x9a>
 801308c:	2e00      	cmp	r6, #0
 801308e:	dd03      	ble.n	8013098 <__multiply+0x8c>
 8013090:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8013094:	2b00      	cmp	r3, #0
 8013096:	d055      	beq.n	8013144 <__multiply+0x138>
 8013098:	6106      	str	r6, [r0, #16]
 801309a:	b005      	add	sp, #20
 801309c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80130a0:	f843 2b04 	str.w	r2, [r3], #4
 80130a4:	e7d9      	b.n	801305a <__multiply+0x4e>
 80130a6:	f8b1 a000 	ldrh.w	sl, [r1]
 80130aa:	f1ba 0f00 	cmp.w	sl, #0
 80130ae:	d01f      	beq.n	80130f0 <__multiply+0xe4>
 80130b0:	46c4      	mov	ip, r8
 80130b2:	46a1      	mov	r9, r4
 80130b4:	2700      	movs	r7, #0
 80130b6:	f85c 2b04 	ldr.w	r2, [ip], #4
 80130ba:	f8d9 3000 	ldr.w	r3, [r9]
 80130be:	fa1f fb82 	uxth.w	fp, r2
 80130c2:	b29b      	uxth	r3, r3
 80130c4:	fb0a 330b 	mla	r3, sl, fp, r3
 80130c8:	443b      	add	r3, r7
 80130ca:	f8d9 7000 	ldr.w	r7, [r9]
 80130ce:	0c12      	lsrs	r2, r2, #16
 80130d0:	0c3f      	lsrs	r7, r7, #16
 80130d2:	fb0a 7202 	mla	r2, sl, r2, r7
 80130d6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80130da:	b29b      	uxth	r3, r3
 80130dc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80130e0:	4565      	cmp	r5, ip
 80130e2:	f849 3b04 	str.w	r3, [r9], #4
 80130e6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80130ea:	d8e4      	bhi.n	80130b6 <__multiply+0xaa>
 80130ec:	9b01      	ldr	r3, [sp, #4]
 80130ee:	50e7      	str	r7, [r4, r3]
 80130f0:	9b03      	ldr	r3, [sp, #12]
 80130f2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80130f6:	3104      	adds	r1, #4
 80130f8:	f1b9 0f00 	cmp.w	r9, #0
 80130fc:	d020      	beq.n	8013140 <__multiply+0x134>
 80130fe:	6823      	ldr	r3, [r4, #0]
 8013100:	4647      	mov	r7, r8
 8013102:	46a4      	mov	ip, r4
 8013104:	f04f 0a00 	mov.w	sl, #0
 8013108:	f8b7 b000 	ldrh.w	fp, [r7]
 801310c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8013110:	fb09 220b 	mla	r2, r9, fp, r2
 8013114:	4452      	add	r2, sl
 8013116:	b29b      	uxth	r3, r3
 8013118:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801311c:	f84c 3b04 	str.w	r3, [ip], #4
 8013120:	f857 3b04 	ldr.w	r3, [r7], #4
 8013124:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8013128:	f8bc 3000 	ldrh.w	r3, [ip]
 801312c:	fb09 330a 	mla	r3, r9, sl, r3
 8013130:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8013134:	42bd      	cmp	r5, r7
 8013136:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801313a:	d8e5      	bhi.n	8013108 <__multiply+0xfc>
 801313c:	9a01      	ldr	r2, [sp, #4]
 801313e:	50a3      	str	r3, [r4, r2]
 8013140:	3404      	adds	r4, #4
 8013142:	e79f      	b.n	8013084 <__multiply+0x78>
 8013144:	3e01      	subs	r6, #1
 8013146:	e7a1      	b.n	801308c <__multiply+0x80>
 8013148:	08015d54 	.word	0x08015d54
 801314c:	08015d65 	.word	0x08015d65

08013150 <__pow5mult>:
 8013150:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013154:	4615      	mov	r5, r2
 8013156:	f012 0203 	ands.w	r2, r2, #3
 801315a:	4607      	mov	r7, r0
 801315c:	460e      	mov	r6, r1
 801315e:	d007      	beq.n	8013170 <__pow5mult+0x20>
 8013160:	4c25      	ldr	r4, [pc, #148]	@ (80131f8 <__pow5mult+0xa8>)
 8013162:	3a01      	subs	r2, #1
 8013164:	2300      	movs	r3, #0
 8013166:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801316a:	f7ff fea7 	bl	8012ebc <__multadd>
 801316e:	4606      	mov	r6, r0
 8013170:	10ad      	asrs	r5, r5, #2
 8013172:	d03d      	beq.n	80131f0 <__pow5mult+0xa0>
 8013174:	69fc      	ldr	r4, [r7, #28]
 8013176:	b97c      	cbnz	r4, 8013198 <__pow5mult+0x48>
 8013178:	2010      	movs	r0, #16
 801317a:	f7ff fd87 	bl	8012c8c <malloc>
 801317e:	4602      	mov	r2, r0
 8013180:	61f8      	str	r0, [r7, #28]
 8013182:	b928      	cbnz	r0, 8013190 <__pow5mult+0x40>
 8013184:	4b1d      	ldr	r3, [pc, #116]	@ (80131fc <__pow5mult+0xac>)
 8013186:	481e      	ldr	r0, [pc, #120]	@ (8013200 <__pow5mult+0xb0>)
 8013188:	f240 11b3 	movw	r1, #435	@ 0x1b3
 801318c:	f000 fbc2 	bl	8013914 <__assert_func>
 8013190:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8013194:	6004      	str	r4, [r0, #0]
 8013196:	60c4      	str	r4, [r0, #12]
 8013198:	f8d7 801c 	ldr.w	r8, [r7, #28]
 801319c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80131a0:	b94c      	cbnz	r4, 80131b6 <__pow5mult+0x66>
 80131a2:	f240 2171 	movw	r1, #625	@ 0x271
 80131a6:	4638      	mov	r0, r7
 80131a8:	f7ff ff1a 	bl	8012fe0 <__i2b>
 80131ac:	2300      	movs	r3, #0
 80131ae:	f8c8 0008 	str.w	r0, [r8, #8]
 80131b2:	4604      	mov	r4, r0
 80131b4:	6003      	str	r3, [r0, #0]
 80131b6:	f04f 0900 	mov.w	r9, #0
 80131ba:	07eb      	lsls	r3, r5, #31
 80131bc:	d50a      	bpl.n	80131d4 <__pow5mult+0x84>
 80131be:	4631      	mov	r1, r6
 80131c0:	4622      	mov	r2, r4
 80131c2:	4638      	mov	r0, r7
 80131c4:	f7ff ff22 	bl	801300c <__multiply>
 80131c8:	4631      	mov	r1, r6
 80131ca:	4680      	mov	r8, r0
 80131cc:	4638      	mov	r0, r7
 80131ce:	f7ff fe53 	bl	8012e78 <_Bfree>
 80131d2:	4646      	mov	r6, r8
 80131d4:	106d      	asrs	r5, r5, #1
 80131d6:	d00b      	beq.n	80131f0 <__pow5mult+0xa0>
 80131d8:	6820      	ldr	r0, [r4, #0]
 80131da:	b938      	cbnz	r0, 80131ec <__pow5mult+0x9c>
 80131dc:	4622      	mov	r2, r4
 80131de:	4621      	mov	r1, r4
 80131e0:	4638      	mov	r0, r7
 80131e2:	f7ff ff13 	bl	801300c <__multiply>
 80131e6:	6020      	str	r0, [r4, #0]
 80131e8:	f8c0 9000 	str.w	r9, [r0]
 80131ec:	4604      	mov	r4, r0
 80131ee:	e7e4      	b.n	80131ba <__pow5mult+0x6a>
 80131f0:	4630      	mov	r0, r6
 80131f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80131f6:	bf00      	nop
 80131f8:	08015e18 	.word	0x08015e18
 80131fc:	08015ce5 	.word	0x08015ce5
 8013200:	08015d65 	.word	0x08015d65

08013204 <__lshift>:
 8013204:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013208:	460c      	mov	r4, r1
 801320a:	6849      	ldr	r1, [r1, #4]
 801320c:	6923      	ldr	r3, [r4, #16]
 801320e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8013212:	68a3      	ldr	r3, [r4, #8]
 8013214:	4607      	mov	r7, r0
 8013216:	4691      	mov	r9, r2
 8013218:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801321c:	f108 0601 	add.w	r6, r8, #1
 8013220:	42b3      	cmp	r3, r6
 8013222:	db0b      	blt.n	801323c <__lshift+0x38>
 8013224:	4638      	mov	r0, r7
 8013226:	f7ff fde7 	bl	8012df8 <_Balloc>
 801322a:	4605      	mov	r5, r0
 801322c:	b948      	cbnz	r0, 8013242 <__lshift+0x3e>
 801322e:	4602      	mov	r2, r0
 8013230:	4b28      	ldr	r3, [pc, #160]	@ (80132d4 <__lshift+0xd0>)
 8013232:	4829      	ldr	r0, [pc, #164]	@ (80132d8 <__lshift+0xd4>)
 8013234:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8013238:	f000 fb6c 	bl	8013914 <__assert_func>
 801323c:	3101      	adds	r1, #1
 801323e:	005b      	lsls	r3, r3, #1
 8013240:	e7ee      	b.n	8013220 <__lshift+0x1c>
 8013242:	2300      	movs	r3, #0
 8013244:	f100 0114 	add.w	r1, r0, #20
 8013248:	f100 0210 	add.w	r2, r0, #16
 801324c:	4618      	mov	r0, r3
 801324e:	4553      	cmp	r3, sl
 8013250:	db33      	blt.n	80132ba <__lshift+0xb6>
 8013252:	6920      	ldr	r0, [r4, #16]
 8013254:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8013258:	f104 0314 	add.w	r3, r4, #20
 801325c:	f019 091f 	ands.w	r9, r9, #31
 8013260:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8013264:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8013268:	d02b      	beq.n	80132c2 <__lshift+0xbe>
 801326a:	f1c9 0e20 	rsb	lr, r9, #32
 801326e:	468a      	mov	sl, r1
 8013270:	2200      	movs	r2, #0
 8013272:	6818      	ldr	r0, [r3, #0]
 8013274:	fa00 f009 	lsl.w	r0, r0, r9
 8013278:	4310      	orrs	r0, r2
 801327a:	f84a 0b04 	str.w	r0, [sl], #4
 801327e:	f853 2b04 	ldr.w	r2, [r3], #4
 8013282:	459c      	cmp	ip, r3
 8013284:	fa22 f20e 	lsr.w	r2, r2, lr
 8013288:	d8f3      	bhi.n	8013272 <__lshift+0x6e>
 801328a:	ebac 0304 	sub.w	r3, ip, r4
 801328e:	3b15      	subs	r3, #21
 8013290:	f023 0303 	bic.w	r3, r3, #3
 8013294:	3304      	adds	r3, #4
 8013296:	f104 0015 	add.w	r0, r4, #21
 801329a:	4560      	cmp	r0, ip
 801329c:	bf88      	it	hi
 801329e:	2304      	movhi	r3, #4
 80132a0:	50ca      	str	r2, [r1, r3]
 80132a2:	b10a      	cbz	r2, 80132a8 <__lshift+0xa4>
 80132a4:	f108 0602 	add.w	r6, r8, #2
 80132a8:	3e01      	subs	r6, #1
 80132aa:	4638      	mov	r0, r7
 80132ac:	612e      	str	r6, [r5, #16]
 80132ae:	4621      	mov	r1, r4
 80132b0:	f7ff fde2 	bl	8012e78 <_Bfree>
 80132b4:	4628      	mov	r0, r5
 80132b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80132ba:	f842 0f04 	str.w	r0, [r2, #4]!
 80132be:	3301      	adds	r3, #1
 80132c0:	e7c5      	b.n	801324e <__lshift+0x4a>
 80132c2:	3904      	subs	r1, #4
 80132c4:	f853 2b04 	ldr.w	r2, [r3], #4
 80132c8:	f841 2f04 	str.w	r2, [r1, #4]!
 80132cc:	459c      	cmp	ip, r3
 80132ce:	d8f9      	bhi.n	80132c4 <__lshift+0xc0>
 80132d0:	e7ea      	b.n	80132a8 <__lshift+0xa4>
 80132d2:	bf00      	nop
 80132d4:	08015d54 	.word	0x08015d54
 80132d8:	08015d65 	.word	0x08015d65

080132dc <__mcmp>:
 80132dc:	690a      	ldr	r2, [r1, #16]
 80132de:	4603      	mov	r3, r0
 80132e0:	6900      	ldr	r0, [r0, #16]
 80132e2:	1a80      	subs	r0, r0, r2
 80132e4:	b530      	push	{r4, r5, lr}
 80132e6:	d10e      	bne.n	8013306 <__mcmp+0x2a>
 80132e8:	3314      	adds	r3, #20
 80132ea:	3114      	adds	r1, #20
 80132ec:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80132f0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80132f4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80132f8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80132fc:	4295      	cmp	r5, r2
 80132fe:	d003      	beq.n	8013308 <__mcmp+0x2c>
 8013300:	d205      	bcs.n	801330e <__mcmp+0x32>
 8013302:	f04f 30ff 	mov.w	r0, #4294967295
 8013306:	bd30      	pop	{r4, r5, pc}
 8013308:	42a3      	cmp	r3, r4
 801330a:	d3f3      	bcc.n	80132f4 <__mcmp+0x18>
 801330c:	e7fb      	b.n	8013306 <__mcmp+0x2a>
 801330e:	2001      	movs	r0, #1
 8013310:	e7f9      	b.n	8013306 <__mcmp+0x2a>
	...

08013314 <__mdiff>:
 8013314:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013318:	4689      	mov	r9, r1
 801331a:	4606      	mov	r6, r0
 801331c:	4611      	mov	r1, r2
 801331e:	4648      	mov	r0, r9
 8013320:	4614      	mov	r4, r2
 8013322:	f7ff ffdb 	bl	80132dc <__mcmp>
 8013326:	1e05      	subs	r5, r0, #0
 8013328:	d112      	bne.n	8013350 <__mdiff+0x3c>
 801332a:	4629      	mov	r1, r5
 801332c:	4630      	mov	r0, r6
 801332e:	f7ff fd63 	bl	8012df8 <_Balloc>
 8013332:	4602      	mov	r2, r0
 8013334:	b928      	cbnz	r0, 8013342 <__mdiff+0x2e>
 8013336:	4b3f      	ldr	r3, [pc, #252]	@ (8013434 <__mdiff+0x120>)
 8013338:	f240 2137 	movw	r1, #567	@ 0x237
 801333c:	483e      	ldr	r0, [pc, #248]	@ (8013438 <__mdiff+0x124>)
 801333e:	f000 fae9 	bl	8013914 <__assert_func>
 8013342:	2301      	movs	r3, #1
 8013344:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8013348:	4610      	mov	r0, r2
 801334a:	b003      	add	sp, #12
 801334c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013350:	bfbc      	itt	lt
 8013352:	464b      	movlt	r3, r9
 8013354:	46a1      	movlt	r9, r4
 8013356:	4630      	mov	r0, r6
 8013358:	f8d9 1004 	ldr.w	r1, [r9, #4]
 801335c:	bfba      	itte	lt
 801335e:	461c      	movlt	r4, r3
 8013360:	2501      	movlt	r5, #1
 8013362:	2500      	movge	r5, #0
 8013364:	f7ff fd48 	bl	8012df8 <_Balloc>
 8013368:	4602      	mov	r2, r0
 801336a:	b918      	cbnz	r0, 8013374 <__mdiff+0x60>
 801336c:	4b31      	ldr	r3, [pc, #196]	@ (8013434 <__mdiff+0x120>)
 801336e:	f240 2145 	movw	r1, #581	@ 0x245
 8013372:	e7e3      	b.n	801333c <__mdiff+0x28>
 8013374:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8013378:	6926      	ldr	r6, [r4, #16]
 801337a:	60c5      	str	r5, [r0, #12]
 801337c:	f109 0310 	add.w	r3, r9, #16
 8013380:	f109 0514 	add.w	r5, r9, #20
 8013384:	f104 0e14 	add.w	lr, r4, #20
 8013388:	f100 0b14 	add.w	fp, r0, #20
 801338c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8013390:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8013394:	9301      	str	r3, [sp, #4]
 8013396:	46d9      	mov	r9, fp
 8013398:	f04f 0c00 	mov.w	ip, #0
 801339c:	9b01      	ldr	r3, [sp, #4]
 801339e:	f85e 0b04 	ldr.w	r0, [lr], #4
 80133a2:	f853 af04 	ldr.w	sl, [r3, #4]!
 80133a6:	9301      	str	r3, [sp, #4]
 80133a8:	fa1f f38a 	uxth.w	r3, sl
 80133ac:	4619      	mov	r1, r3
 80133ae:	b283      	uxth	r3, r0
 80133b0:	1acb      	subs	r3, r1, r3
 80133b2:	0c00      	lsrs	r0, r0, #16
 80133b4:	4463      	add	r3, ip
 80133b6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80133ba:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80133be:	b29b      	uxth	r3, r3
 80133c0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80133c4:	4576      	cmp	r6, lr
 80133c6:	f849 3b04 	str.w	r3, [r9], #4
 80133ca:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80133ce:	d8e5      	bhi.n	801339c <__mdiff+0x88>
 80133d0:	1b33      	subs	r3, r6, r4
 80133d2:	3b15      	subs	r3, #21
 80133d4:	f023 0303 	bic.w	r3, r3, #3
 80133d8:	3415      	adds	r4, #21
 80133da:	3304      	adds	r3, #4
 80133dc:	42a6      	cmp	r6, r4
 80133de:	bf38      	it	cc
 80133e0:	2304      	movcc	r3, #4
 80133e2:	441d      	add	r5, r3
 80133e4:	445b      	add	r3, fp
 80133e6:	461e      	mov	r6, r3
 80133e8:	462c      	mov	r4, r5
 80133ea:	4544      	cmp	r4, r8
 80133ec:	d30e      	bcc.n	801340c <__mdiff+0xf8>
 80133ee:	f108 0103 	add.w	r1, r8, #3
 80133f2:	1b49      	subs	r1, r1, r5
 80133f4:	f021 0103 	bic.w	r1, r1, #3
 80133f8:	3d03      	subs	r5, #3
 80133fa:	45a8      	cmp	r8, r5
 80133fc:	bf38      	it	cc
 80133fe:	2100      	movcc	r1, #0
 8013400:	440b      	add	r3, r1
 8013402:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8013406:	b191      	cbz	r1, 801342e <__mdiff+0x11a>
 8013408:	6117      	str	r7, [r2, #16]
 801340a:	e79d      	b.n	8013348 <__mdiff+0x34>
 801340c:	f854 1b04 	ldr.w	r1, [r4], #4
 8013410:	46e6      	mov	lr, ip
 8013412:	0c08      	lsrs	r0, r1, #16
 8013414:	fa1c fc81 	uxtah	ip, ip, r1
 8013418:	4471      	add	r1, lr
 801341a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 801341e:	b289      	uxth	r1, r1
 8013420:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8013424:	f846 1b04 	str.w	r1, [r6], #4
 8013428:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801342c:	e7dd      	b.n	80133ea <__mdiff+0xd6>
 801342e:	3f01      	subs	r7, #1
 8013430:	e7e7      	b.n	8013402 <__mdiff+0xee>
 8013432:	bf00      	nop
 8013434:	08015d54 	.word	0x08015d54
 8013438:	08015d65 	.word	0x08015d65

0801343c <__d2b>:
 801343c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8013440:	460f      	mov	r7, r1
 8013442:	2101      	movs	r1, #1
 8013444:	ec59 8b10 	vmov	r8, r9, d0
 8013448:	4616      	mov	r6, r2
 801344a:	f7ff fcd5 	bl	8012df8 <_Balloc>
 801344e:	4604      	mov	r4, r0
 8013450:	b930      	cbnz	r0, 8013460 <__d2b+0x24>
 8013452:	4602      	mov	r2, r0
 8013454:	4b23      	ldr	r3, [pc, #140]	@ (80134e4 <__d2b+0xa8>)
 8013456:	4824      	ldr	r0, [pc, #144]	@ (80134e8 <__d2b+0xac>)
 8013458:	f240 310f 	movw	r1, #783	@ 0x30f
 801345c:	f000 fa5a 	bl	8013914 <__assert_func>
 8013460:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8013464:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8013468:	b10d      	cbz	r5, 801346e <__d2b+0x32>
 801346a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801346e:	9301      	str	r3, [sp, #4]
 8013470:	f1b8 0300 	subs.w	r3, r8, #0
 8013474:	d023      	beq.n	80134be <__d2b+0x82>
 8013476:	4668      	mov	r0, sp
 8013478:	9300      	str	r3, [sp, #0]
 801347a:	f7ff fd84 	bl	8012f86 <__lo0bits>
 801347e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8013482:	b1d0      	cbz	r0, 80134ba <__d2b+0x7e>
 8013484:	f1c0 0320 	rsb	r3, r0, #32
 8013488:	fa02 f303 	lsl.w	r3, r2, r3
 801348c:	430b      	orrs	r3, r1
 801348e:	40c2      	lsrs	r2, r0
 8013490:	6163      	str	r3, [r4, #20]
 8013492:	9201      	str	r2, [sp, #4]
 8013494:	9b01      	ldr	r3, [sp, #4]
 8013496:	61a3      	str	r3, [r4, #24]
 8013498:	2b00      	cmp	r3, #0
 801349a:	bf0c      	ite	eq
 801349c:	2201      	moveq	r2, #1
 801349e:	2202      	movne	r2, #2
 80134a0:	6122      	str	r2, [r4, #16]
 80134a2:	b1a5      	cbz	r5, 80134ce <__d2b+0x92>
 80134a4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80134a8:	4405      	add	r5, r0
 80134aa:	603d      	str	r5, [r7, #0]
 80134ac:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80134b0:	6030      	str	r0, [r6, #0]
 80134b2:	4620      	mov	r0, r4
 80134b4:	b003      	add	sp, #12
 80134b6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80134ba:	6161      	str	r1, [r4, #20]
 80134bc:	e7ea      	b.n	8013494 <__d2b+0x58>
 80134be:	a801      	add	r0, sp, #4
 80134c0:	f7ff fd61 	bl	8012f86 <__lo0bits>
 80134c4:	9b01      	ldr	r3, [sp, #4]
 80134c6:	6163      	str	r3, [r4, #20]
 80134c8:	3020      	adds	r0, #32
 80134ca:	2201      	movs	r2, #1
 80134cc:	e7e8      	b.n	80134a0 <__d2b+0x64>
 80134ce:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80134d2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80134d6:	6038      	str	r0, [r7, #0]
 80134d8:	6918      	ldr	r0, [r3, #16]
 80134da:	f7ff fd35 	bl	8012f48 <__hi0bits>
 80134de:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80134e2:	e7e5      	b.n	80134b0 <__d2b+0x74>
 80134e4:	08015d54 	.word	0x08015d54
 80134e8:	08015d65 	.word	0x08015d65

080134ec <__ssputs_r>:
 80134ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80134f0:	688e      	ldr	r6, [r1, #8]
 80134f2:	461f      	mov	r7, r3
 80134f4:	42be      	cmp	r6, r7
 80134f6:	680b      	ldr	r3, [r1, #0]
 80134f8:	4682      	mov	sl, r0
 80134fa:	460c      	mov	r4, r1
 80134fc:	4690      	mov	r8, r2
 80134fe:	d82d      	bhi.n	801355c <__ssputs_r+0x70>
 8013500:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8013504:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8013508:	d026      	beq.n	8013558 <__ssputs_r+0x6c>
 801350a:	6965      	ldr	r5, [r4, #20]
 801350c:	6909      	ldr	r1, [r1, #16]
 801350e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8013512:	eba3 0901 	sub.w	r9, r3, r1
 8013516:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801351a:	1c7b      	adds	r3, r7, #1
 801351c:	444b      	add	r3, r9
 801351e:	106d      	asrs	r5, r5, #1
 8013520:	429d      	cmp	r5, r3
 8013522:	bf38      	it	cc
 8013524:	461d      	movcc	r5, r3
 8013526:	0553      	lsls	r3, r2, #21
 8013528:	d527      	bpl.n	801357a <__ssputs_r+0x8e>
 801352a:	4629      	mov	r1, r5
 801352c:	f7ff fbd8 	bl	8012ce0 <_malloc_r>
 8013530:	4606      	mov	r6, r0
 8013532:	b360      	cbz	r0, 801358e <__ssputs_r+0xa2>
 8013534:	6921      	ldr	r1, [r4, #16]
 8013536:	464a      	mov	r2, r9
 8013538:	f7fe fcf7 	bl	8011f2a <memcpy>
 801353c:	89a3      	ldrh	r3, [r4, #12]
 801353e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8013542:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8013546:	81a3      	strh	r3, [r4, #12]
 8013548:	6126      	str	r6, [r4, #16]
 801354a:	6165      	str	r5, [r4, #20]
 801354c:	444e      	add	r6, r9
 801354e:	eba5 0509 	sub.w	r5, r5, r9
 8013552:	6026      	str	r6, [r4, #0]
 8013554:	60a5      	str	r5, [r4, #8]
 8013556:	463e      	mov	r6, r7
 8013558:	42be      	cmp	r6, r7
 801355a:	d900      	bls.n	801355e <__ssputs_r+0x72>
 801355c:	463e      	mov	r6, r7
 801355e:	6820      	ldr	r0, [r4, #0]
 8013560:	4632      	mov	r2, r6
 8013562:	4641      	mov	r1, r8
 8013564:	f7fe fc47 	bl	8011df6 <memmove>
 8013568:	68a3      	ldr	r3, [r4, #8]
 801356a:	1b9b      	subs	r3, r3, r6
 801356c:	60a3      	str	r3, [r4, #8]
 801356e:	6823      	ldr	r3, [r4, #0]
 8013570:	4433      	add	r3, r6
 8013572:	6023      	str	r3, [r4, #0]
 8013574:	2000      	movs	r0, #0
 8013576:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801357a:	462a      	mov	r2, r5
 801357c:	f000 fa0e 	bl	801399c <_realloc_r>
 8013580:	4606      	mov	r6, r0
 8013582:	2800      	cmp	r0, #0
 8013584:	d1e0      	bne.n	8013548 <__ssputs_r+0x5c>
 8013586:	6921      	ldr	r1, [r4, #16]
 8013588:	4650      	mov	r0, sl
 801358a:	f7ff fb35 	bl	8012bf8 <_free_r>
 801358e:	230c      	movs	r3, #12
 8013590:	f8ca 3000 	str.w	r3, [sl]
 8013594:	89a3      	ldrh	r3, [r4, #12]
 8013596:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801359a:	81a3      	strh	r3, [r4, #12]
 801359c:	f04f 30ff 	mov.w	r0, #4294967295
 80135a0:	e7e9      	b.n	8013576 <__ssputs_r+0x8a>
	...

080135a4 <_svfiprintf_r>:
 80135a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80135a8:	4698      	mov	r8, r3
 80135aa:	898b      	ldrh	r3, [r1, #12]
 80135ac:	061b      	lsls	r3, r3, #24
 80135ae:	b09d      	sub	sp, #116	@ 0x74
 80135b0:	4607      	mov	r7, r0
 80135b2:	460d      	mov	r5, r1
 80135b4:	4614      	mov	r4, r2
 80135b6:	d510      	bpl.n	80135da <_svfiprintf_r+0x36>
 80135b8:	690b      	ldr	r3, [r1, #16]
 80135ba:	b973      	cbnz	r3, 80135da <_svfiprintf_r+0x36>
 80135bc:	2140      	movs	r1, #64	@ 0x40
 80135be:	f7ff fb8f 	bl	8012ce0 <_malloc_r>
 80135c2:	6028      	str	r0, [r5, #0]
 80135c4:	6128      	str	r0, [r5, #16]
 80135c6:	b930      	cbnz	r0, 80135d6 <_svfiprintf_r+0x32>
 80135c8:	230c      	movs	r3, #12
 80135ca:	603b      	str	r3, [r7, #0]
 80135cc:	f04f 30ff 	mov.w	r0, #4294967295
 80135d0:	b01d      	add	sp, #116	@ 0x74
 80135d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80135d6:	2340      	movs	r3, #64	@ 0x40
 80135d8:	616b      	str	r3, [r5, #20]
 80135da:	2300      	movs	r3, #0
 80135dc:	9309      	str	r3, [sp, #36]	@ 0x24
 80135de:	2320      	movs	r3, #32
 80135e0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80135e4:	f8cd 800c 	str.w	r8, [sp, #12]
 80135e8:	2330      	movs	r3, #48	@ 0x30
 80135ea:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8013788 <_svfiprintf_r+0x1e4>
 80135ee:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80135f2:	f04f 0901 	mov.w	r9, #1
 80135f6:	4623      	mov	r3, r4
 80135f8:	469a      	mov	sl, r3
 80135fa:	f813 2b01 	ldrb.w	r2, [r3], #1
 80135fe:	b10a      	cbz	r2, 8013604 <_svfiprintf_r+0x60>
 8013600:	2a25      	cmp	r2, #37	@ 0x25
 8013602:	d1f9      	bne.n	80135f8 <_svfiprintf_r+0x54>
 8013604:	ebba 0b04 	subs.w	fp, sl, r4
 8013608:	d00b      	beq.n	8013622 <_svfiprintf_r+0x7e>
 801360a:	465b      	mov	r3, fp
 801360c:	4622      	mov	r2, r4
 801360e:	4629      	mov	r1, r5
 8013610:	4638      	mov	r0, r7
 8013612:	f7ff ff6b 	bl	80134ec <__ssputs_r>
 8013616:	3001      	adds	r0, #1
 8013618:	f000 80a7 	beq.w	801376a <_svfiprintf_r+0x1c6>
 801361c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801361e:	445a      	add	r2, fp
 8013620:	9209      	str	r2, [sp, #36]	@ 0x24
 8013622:	f89a 3000 	ldrb.w	r3, [sl]
 8013626:	2b00      	cmp	r3, #0
 8013628:	f000 809f 	beq.w	801376a <_svfiprintf_r+0x1c6>
 801362c:	2300      	movs	r3, #0
 801362e:	f04f 32ff 	mov.w	r2, #4294967295
 8013632:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013636:	f10a 0a01 	add.w	sl, sl, #1
 801363a:	9304      	str	r3, [sp, #16]
 801363c:	9307      	str	r3, [sp, #28]
 801363e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8013642:	931a      	str	r3, [sp, #104]	@ 0x68
 8013644:	4654      	mov	r4, sl
 8013646:	2205      	movs	r2, #5
 8013648:	f814 1b01 	ldrb.w	r1, [r4], #1
 801364c:	484e      	ldr	r0, [pc, #312]	@ (8013788 <_svfiprintf_r+0x1e4>)
 801364e:	f7ec fde7 	bl	8000220 <memchr>
 8013652:	9a04      	ldr	r2, [sp, #16]
 8013654:	b9d8      	cbnz	r0, 801368e <_svfiprintf_r+0xea>
 8013656:	06d0      	lsls	r0, r2, #27
 8013658:	bf44      	itt	mi
 801365a:	2320      	movmi	r3, #32
 801365c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8013660:	0711      	lsls	r1, r2, #28
 8013662:	bf44      	itt	mi
 8013664:	232b      	movmi	r3, #43	@ 0x2b
 8013666:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801366a:	f89a 3000 	ldrb.w	r3, [sl]
 801366e:	2b2a      	cmp	r3, #42	@ 0x2a
 8013670:	d015      	beq.n	801369e <_svfiprintf_r+0xfa>
 8013672:	9a07      	ldr	r2, [sp, #28]
 8013674:	4654      	mov	r4, sl
 8013676:	2000      	movs	r0, #0
 8013678:	f04f 0c0a 	mov.w	ip, #10
 801367c:	4621      	mov	r1, r4
 801367e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013682:	3b30      	subs	r3, #48	@ 0x30
 8013684:	2b09      	cmp	r3, #9
 8013686:	d94b      	bls.n	8013720 <_svfiprintf_r+0x17c>
 8013688:	b1b0      	cbz	r0, 80136b8 <_svfiprintf_r+0x114>
 801368a:	9207      	str	r2, [sp, #28]
 801368c:	e014      	b.n	80136b8 <_svfiprintf_r+0x114>
 801368e:	eba0 0308 	sub.w	r3, r0, r8
 8013692:	fa09 f303 	lsl.w	r3, r9, r3
 8013696:	4313      	orrs	r3, r2
 8013698:	9304      	str	r3, [sp, #16]
 801369a:	46a2      	mov	sl, r4
 801369c:	e7d2      	b.n	8013644 <_svfiprintf_r+0xa0>
 801369e:	9b03      	ldr	r3, [sp, #12]
 80136a0:	1d19      	adds	r1, r3, #4
 80136a2:	681b      	ldr	r3, [r3, #0]
 80136a4:	9103      	str	r1, [sp, #12]
 80136a6:	2b00      	cmp	r3, #0
 80136a8:	bfbb      	ittet	lt
 80136aa:	425b      	neglt	r3, r3
 80136ac:	f042 0202 	orrlt.w	r2, r2, #2
 80136b0:	9307      	strge	r3, [sp, #28]
 80136b2:	9307      	strlt	r3, [sp, #28]
 80136b4:	bfb8      	it	lt
 80136b6:	9204      	strlt	r2, [sp, #16]
 80136b8:	7823      	ldrb	r3, [r4, #0]
 80136ba:	2b2e      	cmp	r3, #46	@ 0x2e
 80136bc:	d10a      	bne.n	80136d4 <_svfiprintf_r+0x130>
 80136be:	7863      	ldrb	r3, [r4, #1]
 80136c0:	2b2a      	cmp	r3, #42	@ 0x2a
 80136c2:	d132      	bne.n	801372a <_svfiprintf_r+0x186>
 80136c4:	9b03      	ldr	r3, [sp, #12]
 80136c6:	1d1a      	adds	r2, r3, #4
 80136c8:	681b      	ldr	r3, [r3, #0]
 80136ca:	9203      	str	r2, [sp, #12]
 80136cc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80136d0:	3402      	adds	r4, #2
 80136d2:	9305      	str	r3, [sp, #20]
 80136d4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8013798 <_svfiprintf_r+0x1f4>
 80136d8:	7821      	ldrb	r1, [r4, #0]
 80136da:	2203      	movs	r2, #3
 80136dc:	4650      	mov	r0, sl
 80136de:	f7ec fd9f 	bl	8000220 <memchr>
 80136e2:	b138      	cbz	r0, 80136f4 <_svfiprintf_r+0x150>
 80136e4:	9b04      	ldr	r3, [sp, #16]
 80136e6:	eba0 000a 	sub.w	r0, r0, sl
 80136ea:	2240      	movs	r2, #64	@ 0x40
 80136ec:	4082      	lsls	r2, r0
 80136ee:	4313      	orrs	r3, r2
 80136f0:	3401      	adds	r4, #1
 80136f2:	9304      	str	r3, [sp, #16]
 80136f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80136f8:	4824      	ldr	r0, [pc, #144]	@ (801378c <_svfiprintf_r+0x1e8>)
 80136fa:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80136fe:	2206      	movs	r2, #6
 8013700:	f7ec fd8e 	bl	8000220 <memchr>
 8013704:	2800      	cmp	r0, #0
 8013706:	d036      	beq.n	8013776 <_svfiprintf_r+0x1d2>
 8013708:	4b21      	ldr	r3, [pc, #132]	@ (8013790 <_svfiprintf_r+0x1ec>)
 801370a:	bb1b      	cbnz	r3, 8013754 <_svfiprintf_r+0x1b0>
 801370c:	9b03      	ldr	r3, [sp, #12]
 801370e:	3307      	adds	r3, #7
 8013710:	f023 0307 	bic.w	r3, r3, #7
 8013714:	3308      	adds	r3, #8
 8013716:	9303      	str	r3, [sp, #12]
 8013718:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801371a:	4433      	add	r3, r6
 801371c:	9309      	str	r3, [sp, #36]	@ 0x24
 801371e:	e76a      	b.n	80135f6 <_svfiprintf_r+0x52>
 8013720:	fb0c 3202 	mla	r2, ip, r2, r3
 8013724:	460c      	mov	r4, r1
 8013726:	2001      	movs	r0, #1
 8013728:	e7a8      	b.n	801367c <_svfiprintf_r+0xd8>
 801372a:	2300      	movs	r3, #0
 801372c:	3401      	adds	r4, #1
 801372e:	9305      	str	r3, [sp, #20]
 8013730:	4619      	mov	r1, r3
 8013732:	f04f 0c0a 	mov.w	ip, #10
 8013736:	4620      	mov	r0, r4
 8013738:	f810 2b01 	ldrb.w	r2, [r0], #1
 801373c:	3a30      	subs	r2, #48	@ 0x30
 801373e:	2a09      	cmp	r2, #9
 8013740:	d903      	bls.n	801374a <_svfiprintf_r+0x1a6>
 8013742:	2b00      	cmp	r3, #0
 8013744:	d0c6      	beq.n	80136d4 <_svfiprintf_r+0x130>
 8013746:	9105      	str	r1, [sp, #20]
 8013748:	e7c4      	b.n	80136d4 <_svfiprintf_r+0x130>
 801374a:	fb0c 2101 	mla	r1, ip, r1, r2
 801374e:	4604      	mov	r4, r0
 8013750:	2301      	movs	r3, #1
 8013752:	e7f0      	b.n	8013736 <_svfiprintf_r+0x192>
 8013754:	ab03      	add	r3, sp, #12
 8013756:	9300      	str	r3, [sp, #0]
 8013758:	462a      	mov	r2, r5
 801375a:	4b0e      	ldr	r3, [pc, #56]	@ (8013794 <_svfiprintf_r+0x1f0>)
 801375c:	a904      	add	r1, sp, #16
 801375e:	4638      	mov	r0, r7
 8013760:	f7fd fe36 	bl	80113d0 <_printf_float>
 8013764:	1c42      	adds	r2, r0, #1
 8013766:	4606      	mov	r6, r0
 8013768:	d1d6      	bne.n	8013718 <_svfiprintf_r+0x174>
 801376a:	89ab      	ldrh	r3, [r5, #12]
 801376c:	065b      	lsls	r3, r3, #25
 801376e:	f53f af2d 	bmi.w	80135cc <_svfiprintf_r+0x28>
 8013772:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8013774:	e72c      	b.n	80135d0 <_svfiprintf_r+0x2c>
 8013776:	ab03      	add	r3, sp, #12
 8013778:	9300      	str	r3, [sp, #0]
 801377a:	462a      	mov	r2, r5
 801377c:	4b05      	ldr	r3, [pc, #20]	@ (8013794 <_svfiprintf_r+0x1f0>)
 801377e:	a904      	add	r1, sp, #16
 8013780:	4638      	mov	r0, r7
 8013782:	f7fe f8bd 	bl	8011900 <_printf_i>
 8013786:	e7ed      	b.n	8013764 <_svfiprintf_r+0x1c0>
 8013788:	08015dbe 	.word	0x08015dbe
 801378c:	08015dc8 	.word	0x08015dc8
 8013790:	080113d1 	.word	0x080113d1
 8013794:	080134ed 	.word	0x080134ed
 8013798:	08015dc4 	.word	0x08015dc4

0801379c <__sflush_r>:
 801379c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80137a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80137a4:	0716      	lsls	r6, r2, #28
 80137a6:	4605      	mov	r5, r0
 80137a8:	460c      	mov	r4, r1
 80137aa:	d454      	bmi.n	8013856 <__sflush_r+0xba>
 80137ac:	684b      	ldr	r3, [r1, #4]
 80137ae:	2b00      	cmp	r3, #0
 80137b0:	dc02      	bgt.n	80137b8 <__sflush_r+0x1c>
 80137b2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80137b4:	2b00      	cmp	r3, #0
 80137b6:	dd48      	ble.n	801384a <__sflush_r+0xae>
 80137b8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80137ba:	2e00      	cmp	r6, #0
 80137bc:	d045      	beq.n	801384a <__sflush_r+0xae>
 80137be:	2300      	movs	r3, #0
 80137c0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80137c4:	682f      	ldr	r7, [r5, #0]
 80137c6:	6a21      	ldr	r1, [r4, #32]
 80137c8:	602b      	str	r3, [r5, #0]
 80137ca:	d030      	beq.n	801382e <__sflush_r+0x92>
 80137cc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80137ce:	89a3      	ldrh	r3, [r4, #12]
 80137d0:	0759      	lsls	r1, r3, #29
 80137d2:	d505      	bpl.n	80137e0 <__sflush_r+0x44>
 80137d4:	6863      	ldr	r3, [r4, #4]
 80137d6:	1ad2      	subs	r2, r2, r3
 80137d8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80137da:	b10b      	cbz	r3, 80137e0 <__sflush_r+0x44>
 80137dc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80137de:	1ad2      	subs	r2, r2, r3
 80137e0:	2300      	movs	r3, #0
 80137e2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80137e4:	6a21      	ldr	r1, [r4, #32]
 80137e6:	4628      	mov	r0, r5
 80137e8:	47b0      	blx	r6
 80137ea:	1c43      	adds	r3, r0, #1
 80137ec:	89a3      	ldrh	r3, [r4, #12]
 80137ee:	d106      	bne.n	80137fe <__sflush_r+0x62>
 80137f0:	6829      	ldr	r1, [r5, #0]
 80137f2:	291d      	cmp	r1, #29
 80137f4:	d82b      	bhi.n	801384e <__sflush_r+0xb2>
 80137f6:	4a2a      	ldr	r2, [pc, #168]	@ (80138a0 <__sflush_r+0x104>)
 80137f8:	40ca      	lsrs	r2, r1
 80137fa:	07d6      	lsls	r6, r2, #31
 80137fc:	d527      	bpl.n	801384e <__sflush_r+0xb2>
 80137fe:	2200      	movs	r2, #0
 8013800:	6062      	str	r2, [r4, #4]
 8013802:	04d9      	lsls	r1, r3, #19
 8013804:	6922      	ldr	r2, [r4, #16]
 8013806:	6022      	str	r2, [r4, #0]
 8013808:	d504      	bpl.n	8013814 <__sflush_r+0x78>
 801380a:	1c42      	adds	r2, r0, #1
 801380c:	d101      	bne.n	8013812 <__sflush_r+0x76>
 801380e:	682b      	ldr	r3, [r5, #0]
 8013810:	b903      	cbnz	r3, 8013814 <__sflush_r+0x78>
 8013812:	6560      	str	r0, [r4, #84]	@ 0x54
 8013814:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8013816:	602f      	str	r7, [r5, #0]
 8013818:	b1b9      	cbz	r1, 801384a <__sflush_r+0xae>
 801381a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801381e:	4299      	cmp	r1, r3
 8013820:	d002      	beq.n	8013828 <__sflush_r+0x8c>
 8013822:	4628      	mov	r0, r5
 8013824:	f7ff f9e8 	bl	8012bf8 <_free_r>
 8013828:	2300      	movs	r3, #0
 801382a:	6363      	str	r3, [r4, #52]	@ 0x34
 801382c:	e00d      	b.n	801384a <__sflush_r+0xae>
 801382e:	2301      	movs	r3, #1
 8013830:	4628      	mov	r0, r5
 8013832:	47b0      	blx	r6
 8013834:	4602      	mov	r2, r0
 8013836:	1c50      	adds	r0, r2, #1
 8013838:	d1c9      	bne.n	80137ce <__sflush_r+0x32>
 801383a:	682b      	ldr	r3, [r5, #0]
 801383c:	2b00      	cmp	r3, #0
 801383e:	d0c6      	beq.n	80137ce <__sflush_r+0x32>
 8013840:	2b1d      	cmp	r3, #29
 8013842:	d001      	beq.n	8013848 <__sflush_r+0xac>
 8013844:	2b16      	cmp	r3, #22
 8013846:	d11e      	bne.n	8013886 <__sflush_r+0xea>
 8013848:	602f      	str	r7, [r5, #0]
 801384a:	2000      	movs	r0, #0
 801384c:	e022      	b.n	8013894 <__sflush_r+0xf8>
 801384e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013852:	b21b      	sxth	r3, r3
 8013854:	e01b      	b.n	801388e <__sflush_r+0xf2>
 8013856:	690f      	ldr	r7, [r1, #16]
 8013858:	2f00      	cmp	r7, #0
 801385a:	d0f6      	beq.n	801384a <__sflush_r+0xae>
 801385c:	0793      	lsls	r3, r2, #30
 801385e:	680e      	ldr	r6, [r1, #0]
 8013860:	bf08      	it	eq
 8013862:	694b      	ldreq	r3, [r1, #20]
 8013864:	600f      	str	r7, [r1, #0]
 8013866:	bf18      	it	ne
 8013868:	2300      	movne	r3, #0
 801386a:	eba6 0807 	sub.w	r8, r6, r7
 801386e:	608b      	str	r3, [r1, #8]
 8013870:	f1b8 0f00 	cmp.w	r8, #0
 8013874:	dde9      	ble.n	801384a <__sflush_r+0xae>
 8013876:	6a21      	ldr	r1, [r4, #32]
 8013878:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801387a:	4643      	mov	r3, r8
 801387c:	463a      	mov	r2, r7
 801387e:	4628      	mov	r0, r5
 8013880:	47b0      	blx	r6
 8013882:	2800      	cmp	r0, #0
 8013884:	dc08      	bgt.n	8013898 <__sflush_r+0xfc>
 8013886:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801388a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801388e:	81a3      	strh	r3, [r4, #12]
 8013890:	f04f 30ff 	mov.w	r0, #4294967295
 8013894:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013898:	4407      	add	r7, r0
 801389a:	eba8 0800 	sub.w	r8, r8, r0
 801389e:	e7e7      	b.n	8013870 <__sflush_r+0xd4>
 80138a0:	20400001 	.word	0x20400001

080138a4 <_fflush_r>:
 80138a4:	b538      	push	{r3, r4, r5, lr}
 80138a6:	690b      	ldr	r3, [r1, #16]
 80138a8:	4605      	mov	r5, r0
 80138aa:	460c      	mov	r4, r1
 80138ac:	b913      	cbnz	r3, 80138b4 <_fflush_r+0x10>
 80138ae:	2500      	movs	r5, #0
 80138b0:	4628      	mov	r0, r5
 80138b2:	bd38      	pop	{r3, r4, r5, pc}
 80138b4:	b118      	cbz	r0, 80138be <_fflush_r+0x1a>
 80138b6:	6a03      	ldr	r3, [r0, #32]
 80138b8:	b90b      	cbnz	r3, 80138be <_fflush_r+0x1a>
 80138ba:	f7fe f9cb 	bl	8011c54 <__sinit>
 80138be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80138c2:	2b00      	cmp	r3, #0
 80138c4:	d0f3      	beq.n	80138ae <_fflush_r+0xa>
 80138c6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80138c8:	07d0      	lsls	r0, r2, #31
 80138ca:	d404      	bmi.n	80138d6 <_fflush_r+0x32>
 80138cc:	0599      	lsls	r1, r3, #22
 80138ce:	d402      	bmi.n	80138d6 <_fflush_r+0x32>
 80138d0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80138d2:	f7fe fb28 	bl	8011f26 <__retarget_lock_acquire_recursive>
 80138d6:	4628      	mov	r0, r5
 80138d8:	4621      	mov	r1, r4
 80138da:	f7ff ff5f 	bl	801379c <__sflush_r>
 80138de:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80138e0:	07da      	lsls	r2, r3, #31
 80138e2:	4605      	mov	r5, r0
 80138e4:	d4e4      	bmi.n	80138b0 <_fflush_r+0xc>
 80138e6:	89a3      	ldrh	r3, [r4, #12]
 80138e8:	059b      	lsls	r3, r3, #22
 80138ea:	d4e1      	bmi.n	80138b0 <_fflush_r+0xc>
 80138ec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80138ee:	f7fe fb1b 	bl	8011f28 <__retarget_lock_release_recursive>
 80138f2:	e7dd      	b.n	80138b0 <_fflush_r+0xc>

080138f4 <_sbrk_r>:
 80138f4:	b538      	push	{r3, r4, r5, lr}
 80138f6:	4d06      	ldr	r5, [pc, #24]	@ (8013910 <_sbrk_r+0x1c>)
 80138f8:	2300      	movs	r3, #0
 80138fa:	4604      	mov	r4, r0
 80138fc:	4608      	mov	r0, r1
 80138fe:	602b      	str	r3, [r5, #0]
 8013900:	f7ef ff82 	bl	8003808 <_sbrk>
 8013904:	1c43      	adds	r3, r0, #1
 8013906:	d102      	bne.n	801390e <_sbrk_r+0x1a>
 8013908:	682b      	ldr	r3, [r5, #0]
 801390a:	b103      	cbz	r3, 801390e <_sbrk_r+0x1a>
 801390c:	6023      	str	r3, [r4, #0]
 801390e:	bd38      	pop	{r3, r4, r5, pc}
 8013910:	200035bc 	.word	0x200035bc

08013914 <__assert_func>:
 8013914:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8013916:	4614      	mov	r4, r2
 8013918:	461a      	mov	r2, r3
 801391a:	4b09      	ldr	r3, [pc, #36]	@ (8013940 <__assert_func+0x2c>)
 801391c:	681b      	ldr	r3, [r3, #0]
 801391e:	4605      	mov	r5, r0
 8013920:	68d8      	ldr	r0, [r3, #12]
 8013922:	b14c      	cbz	r4, 8013938 <__assert_func+0x24>
 8013924:	4b07      	ldr	r3, [pc, #28]	@ (8013944 <__assert_func+0x30>)
 8013926:	9100      	str	r1, [sp, #0]
 8013928:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801392c:	4906      	ldr	r1, [pc, #24]	@ (8013948 <__assert_func+0x34>)
 801392e:	462b      	mov	r3, r5
 8013930:	f000 f870 	bl	8013a14 <fiprintf>
 8013934:	f000 f880 	bl	8013a38 <abort>
 8013938:	4b04      	ldr	r3, [pc, #16]	@ (801394c <__assert_func+0x38>)
 801393a:	461c      	mov	r4, r3
 801393c:	e7f3      	b.n	8013926 <__assert_func+0x12>
 801393e:	bf00      	nop
 8013940:	200001ac 	.word	0x200001ac
 8013944:	08015dd9 	.word	0x08015dd9
 8013948:	08015de6 	.word	0x08015de6
 801394c:	08015e14 	.word	0x08015e14

08013950 <_calloc_r>:
 8013950:	b570      	push	{r4, r5, r6, lr}
 8013952:	fba1 5402 	umull	r5, r4, r1, r2
 8013956:	b934      	cbnz	r4, 8013966 <_calloc_r+0x16>
 8013958:	4629      	mov	r1, r5
 801395a:	f7ff f9c1 	bl	8012ce0 <_malloc_r>
 801395e:	4606      	mov	r6, r0
 8013960:	b928      	cbnz	r0, 801396e <_calloc_r+0x1e>
 8013962:	4630      	mov	r0, r6
 8013964:	bd70      	pop	{r4, r5, r6, pc}
 8013966:	220c      	movs	r2, #12
 8013968:	6002      	str	r2, [r0, #0]
 801396a:	2600      	movs	r6, #0
 801396c:	e7f9      	b.n	8013962 <_calloc_r+0x12>
 801396e:	462a      	mov	r2, r5
 8013970:	4621      	mov	r1, r4
 8013972:	f7fe fa5a 	bl	8011e2a <memset>
 8013976:	e7f4      	b.n	8013962 <_calloc_r+0x12>

08013978 <__ascii_mbtowc>:
 8013978:	b082      	sub	sp, #8
 801397a:	b901      	cbnz	r1, 801397e <__ascii_mbtowc+0x6>
 801397c:	a901      	add	r1, sp, #4
 801397e:	b142      	cbz	r2, 8013992 <__ascii_mbtowc+0x1a>
 8013980:	b14b      	cbz	r3, 8013996 <__ascii_mbtowc+0x1e>
 8013982:	7813      	ldrb	r3, [r2, #0]
 8013984:	600b      	str	r3, [r1, #0]
 8013986:	7812      	ldrb	r2, [r2, #0]
 8013988:	1e10      	subs	r0, r2, #0
 801398a:	bf18      	it	ne
 801398c:	2001      	movne	r0, #1
 801398e:	b002      	add	sp, #8
 8013990:	4770      	bx	lr
 8013992:	4610      	mov	r0, r2
 8013994:	e7fb      	b.n	801398e <__ascii_mbtowc+0x16>
 8013996:	f06f 0001 	mvn.w	r0, #1
 801399a:	e7f8      	b.n	801398e <__ascii_mbtowc+0x16>

0801399c <_realloc_r>:
 801399c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80139a0:	4607      	mov	r7, r0
 80139a2:	4614      	mov	r4, r2
 80139a4:	460d      	mov	r5, r1
 80139a6:	b921      	cbnz	r1, 80139b2 <_realloc_r+0x16>
 80139a8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80139ac:	4611      	mov	r1, r2
 80139ae:	f7ff b997 	b.w	8012ce0 <_malloc_r>
 80139b2:	b92a      	cbnz	r2, 80139c0 <_realloc_r+0x24>
 80139b4:	f7ff f920 	bl	8012bf8 <_free_r>
 80139b8:	4625      	mov	r5, r4
 80139ba:	4628      	mov	r0, r5
 80139bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80139c0:	f000 f841 	bl	8013a46 <_malloc_usable_size_r>
 80139c4:	4284      	cmp	r4, r0
 80139c6:	4606      	mov	r6, r0
 80139c8:	d802      	bhi.n	80139d0 <_realloc_r+0x34>
 80139ca:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80139ce:	d8f4      	bhi.n	80139ba <_realloc_r+0x1e>
 80139d0:	4621      	mov	r1, r4
 80139d2:	4638      	mov	r0, r7
 80139d4:	f7ff f984 	bl	8012ce0 <_malloc_r>
 80139d8:	4680      	mov	r8, r0
 80139da:	b908      	cbnz	r0, 80139e0 <_realloc_r+0x44>
 80139dc:	4645      	mov	r5, r8
 80139de:	e7ec      	b.n	80139ba <_realloc_r+0x1e>
 80139e0:	42b4      	cmp	r4, r6
 80139e2:	4622      	mov	r2, r4
 80139e4:	4629      	mov	r1, r5
 80139e6:	bf28      	it	cs
 80139e8:	4632      	movcs	r2, r6
 80139ea:	f7fe fa9e 	bl	8011f2a <memcpy>
 80139ee:	4629      	mov	r1, r5
 80139f0:	4638      	mov	r0, r7
 80139f2:	f7ff f901 	bl	8012bf8 <_free_r>
 80139f6:	e7f1      	b.n	80139dc <_realloc_r+0x40>

080139f8 <__ascii_wctomb>:
 80139f8:	4603      	mov	r3, r0
 80139fa:	4608      	mov	r0, r1
 80139fc:	b141      	cbz	r1, 8013a10 <__ascii_wctomb+0x18>
 80139fe:	2aff      	cmp	r2, #255	@ 0xff
 8013a00:	d904      	bls.n	8013a0c <__ascii_wctomb+0x14>
 8013a02:	228a      	movs	r2, #138	@ 0x8a
 8013a04:	601a      	str	r2, [r3, #0]
 8013a06:	f04f 30ff 	mov.w	r0, #4294967295
 8013a0a:	4770      	bx	lr
 8013a0c:	700a      	strb	r2, [r1, #0]
 8013a0e:	2001      	movs	r0, #1
 8013a10:	4770      	bx	lr
	...

08013a14 <fiprintf>:
 8013a14:	b40e      	push	{r1, r2, r3}
 8013a16:	b503      	push	{r0, r1, lr}
 8013a18:	4601      	mov	r1, r0
 8013a1a:	ab03      	add	r3, sp, #12
 8013a1c:	4805      	ldr	r0, [pc, #20]	@ (8013a34 <fiprintf+0x20>)
 8013a1e:	f853 2b04 	ldr.w	r2, [r3], #4
 8013a22:	6800      	ldr	r0, [r0, #0]
 8013a24:	9301      	str	r3, [sp, #4]
 8013a26:	f000 f83f 	bl	8013aa8 <_vfiprintf_r>
 8013a2a:	b002      	add	sp, #8
 8013a2c:	f85d eb04 	ldr.w	lr, [sp], #4
 8013a30:	b003      	add	sp, #12
 8013a32:	4770      	bx	lr
 8013a34:	200001ac 	.word	0x200001ac

08013a38 <abort>:
 8013a38:	b508      	push	{r3, lr}
 8013a3a:	2006      	movs	r0, #6
 8013a3c:	f000 fa08 	bl	8013e50 <raise>
 8013a40:	2001      	movs	r0, #1
 8013a42:	f7ef fe69 	bl	8003718 <_exit>

08013a46 <_malloc_usable_size_r>:
 8013a46:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013a4a:	1f18      	subs	r0, r3, #4
 8013a4c:	2b00      	cmp	r3, #0
 8013a4e:	bfbc      	itt	lt
 8013a50:	580b      	ldrlt	r3, [r1, r0]
 8013a52:	18c0      	addlt	r0, r0, r3
 8013a54:	4770      	bx	lr

08013a56 <__sfputc_r>:
 8013a56:	6893      	ldr	r3, [r2, #8]
 8013a58:	3b01      	subs	r3, #1
 8013a5a:	2b00      	cmp	r3, #0
 8013a5c:	b410      	push	{r4}
 8013a5e:	6093      	str	r3, [r2, #8]
 8013a60:	da08      	bge.n	8013a74 <__sfputc_r+0x1e>
 8013a62:	6994      	ldr	r4, [r2, #24]
 8013a64:	42a3      	cmp	r3, r4
 8013a66:	db01      	blt.n	8013a6c <__sfputc_r+0x16>
 8013a68:	290a      	cmp	r1, #10
 8013a6a:	d103      	bne.n	8013a74 <__sfputc_r+0x1e>
 8013a6c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013a70:	f000 b932 	b.w	8013cd8 <__swbuf_r>
 8013a74:	6813      	ldr	r3, [r2, #0]
 8013a76:	1c58      	adds	r0, r3, #1
 8013a78:	6010      	str	r0, [r2, #0]
 8013a7a:	7019      	strb	r1, [r3, #0]
 8013a7c:	4608      	mov	r0, r1
 8013a7e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013a82:	4770      	bx	lr

08013a84 <__sfputs_r>:
 8013a84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013a86:	4606      	mov	r6, r0
 8013a88:	460f      	mov	r7, r1
 8013a8a:	4614      	mov	r4, r2
 8013a8c:	18d5      	adds	r5, r2, r3
 8013a8e:	42ac      	cmp	r4, r5
 8013a90:	d101      	bne.n	8013a96 <__sfputs_r+0x12>
 8013a92:	2000      	movs	r0, #0
 8013a94:	e007      	b.n	8013aa6 <__sfputs_r+0x22>
 8013a96:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013a9a:	463a      	mov	r2, r7
 8013a9c:	4630      	mov	r0, r6
 8013a9e:	f7ff ffda 	bl	8013a56 <__sfputc_r>
 8013aa2:	1c43      	adds	r3, r0, #1
 8013aa4:	d1f3      	bne.n	8013a8e <__sfputs_r+0xa>
 8013aa6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08013aa8 <_vfiprintf_r>:
 8013aa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013aac:	460d      	mov	r5, r1
 8013aae:	b09d      	sub	sp, #116	@ 0x74
 8013ab0:	4614      	mov	r4, r2
 8013ab2:	4698      	mov	r8, r3
 8013ab4:	4606      	mov	r6, r0
 8013ab6:	b118      	cbz	r0, 8013ac0 <_vfiprintf_r+0x18>
 8013ab8:	6a03      	ldr	r3, [r0, #32]
 8013aba:	b90b      	cbnz	r3, 8013ac0 <_vfiprintf_r+0x18>
 8013abc:	f7fe f8ca 	bl	8011c54 <__sinit>
 8013ac0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8013ac2:	07d9      	lsls	r1, r3, #31
 8013ac4:	d405      	bmi.n	8013ad2 <_vfiprintf_r+0x2a>
 8013ac6:	89ab      	ldrh	r3, [r5, #12]
 8013ac8:	059a      	lsls	r2, r3, #22
 8013aca:	d402      	bmi.n	8013ad2 <_vfiprintf_r+0x2a>
 8013acc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8013ace:	f7fe fa2a 	bl	8011f26 <__retarget_lock_acquire_recursive>
 8013ad2:	89ab      	ldrh	r3, [r5, #12]
 8013ad4:	071b      	lsls	r3, r3, #28
 8013ad6:	d501      	bpl.n	8013adc <_vfiprintf_r+0x34>
 8013ad8:	692b      	ldr	r3, [r5, #16]
 8013ada:	b99b      	cbnz	r3, 8013b04 <_vfiprintf_r+0x5c>
 8013adc:	4629      	mov	r1, r5
 8013ade:	4630      	mov	r0, r6
 8013ae0:	f000 f938 	bl	8013d54 <__swsetup_r>
 8013ae4:	b170      	cbz	r0, 8013b04 <_vfiprintf_r+0x5c>
 8013ae6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8013ae8:	07dc      	lsls	r4, r3, #31
 8013aea:	d504      	bpl.n	8013af6 <_vfiprintf_r+0x4e>
 8013aec:	f04f 30ff 	mov.w	r0, #4294967295
 8013af0:	b01d      	add	sp, #116	@ 0x74
 8013af2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013af6:	89ab      	ldrh	r3, [r5, #12]
 8013af8:	0598      	lsls	r0, r3, #22
 8013afa:	d4f7      	bmi.n	8013aec <_vfiprintf_r+0x44>
 8013afc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8013afe:	f7fe fa13 	bl	8011f28 <__retarget_lock_release_recursive>
 8013b02:	e7f3      	b.n	8013aec <_vfiprintf_r+0x44>
 8013b04:	2300      	movs	r3, #0
 8013b06:	9309      	str	r3, [sp, #36]	@ 0x24
 8013b08:	2320      	movs	r3, #32
 8013b0a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8013b0e:	f8cd 800c 	str.w	r8, [sp, #12]
 8013b12:	2330      	movs	r3, #48	@ 0x30
 8013b14:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8013cc4 <_vfiprintf_r+0x21c>
 8013b18:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8013b1c:	f04f 0901 	mov.w	r9, #1
 8013b20:	4623      	mov	r3, r4
 8013b22:	469a      	mov	sl, r3
 8013b24:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013b28:	b10a      	cbz	r2, 8013b2e <_vfiprintf_r+0x86>
 8013b2a:	2a25      	cmp	r2, #37	@ 0x25
 8013b2c:	d1f9      	bne.n	8013b22 <_vfiprintf_r+0x7a>
 8013b2e:	ebba 0b04 	subs.w	fp, sl, r4
 8013b32:	d00b      	beq.n	8013b4c <_vfiprintf_r+0xa4>
 8013b34:	465b      	mov	r3, fp
 8013b36:	4622      	mov	r2, r4
 8013b38:	4629      	mov	r1, r5
 8013b3a:	4630      	mov	r0, r6
 8013b3c:	f7ff ffa2 	bl	8013a84 <__sfputs_r>
 8013b40:	3001      	adds	r0, #1
 8013b42:	f000 80a7 	beq.w	8013c94 <_vfiprintf_r+0x1ec>
 8013b46:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013b48:	445a      	add	r2, fp
 8013b4a:	9209      	str	r2, [sp, #36]	@ 0x24
 8013b4c:	f89a 3000 	ldrb.w	r3, [sl]
 8013b50:	2b00      	cmp	r3, #0
 8013b52:	f000 809f 	beq.w	8013c94 <_vfiprintf_r+0x1ec>
 8013b56:	2300      	movs	r3, #0
 8013b58:	f04f 32ff 	mov.w	r2, #4294967295
 8013b5c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013b60:	f10a 0a01 	add.w	sl, sl, #1
 8013b64:	9304      	str	r3, [sp, #16]
 8013b66:	9307      	str	r3, [sp, #28]
 8013b68:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8013b6c:	931a      	str	r3, [sp, #104]	@ 0x68
 8013b6e:	4654      	mov	r4, sl
 8013b70:	2205      	movs	r2, #5
 8013b72:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013b76:	4853      	ldr	r0, [pc, #332]	@ (8013cc4 <_vfiprintf_r+0x21c>)
 8013b78:	f7ec fb52 	bl	8000220 <memchr>
 8013b7c:	9a04      	ldr	r2, [sp, #16]
 8013b7e:	b9d8      	cbnz	r0, 8013bb8 <_vfiprintf_r+0x110>
 8013b80:	06d1      	lsls	r1, r2, #27
 8013b82:	bf44      	itt	mi
 8013b84:	2320      	movmi	r3, #32
 8013b86:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8013b8a:	0713      	lsls	r3, r2, #28
 8013b8c:	bf44      	itt	mi
 8013b8e:	232b      	movmi	r3, #43	@ 0x2b
 8013b90:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8013b94:	f89a 3000 	ldrb.w	r3, [sl]
 8013b98:	2b2a      	cmp	r3, #42	@ 0x2a
 8013b9a:	d015      	beq.n	8013bc8 <_vfiprintf_r+0x120>
 8013b9c:	9a07      	ldr	r2, [sp, #28]
 8013b9e:	4654      	mov	r4, sl
 8013ba0:	2000      	movs	r0, #0
 8013ba2:	f04f 0c0a 	mov.w	ip, #10
 8013ba6:	4621      	mov	r1, r4
 8013ba8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013bac:	3b30      	subs	r3, #48	@ 0x30
 8013bae:	2b09      	cmp	r3, #9
 8013bb0:	d94b      	bls.n	8013c4a <_vfiprintf_r+0x1a2>
 8013bb2:	b1b0      	cbz	r0, 8013be2 <_vfiprintf_r+0x13a>
 8013bb4:	9207      	str	r2, [sp, #28]
 8013bb6:	e014      	b.n	8013be2 <_vfiprintf_r+0x13a>
 8013bb8:	eba0 0308 	sub.w	r3, r0, r8
 8013bbc:	fa09 f303 	lsl.w	r3, r9, r3
 8013bc0:	4313      	orrs	r3, r2
 8013bc2:	9304      	str	r3, [sp, #16]
 8013bc4:	46a2      	mov	sl, r4
 8013bc6:	e7d2      	b.n	8013b6e <_vfiprintf_r+0xc6>
 8013bc8:	9b03      	ldr	r3, [sp, #12]
 8013bca:	1d19      	adds	r1, r3, #4
 8013bcc:	681b      	ldr	r3, [r3, #0]
 8013bce:	9103      	str	r1, [sp, #12]
 8013bd0:	2b00      	cmp	r3, #0
 8013bd2:	bfbb      	ittet	lt
 8013bd4:	425b      	neglt	r3, r3
 8013bd6:	f042 0202 	orrlt.w	r2, r2, #2
 8013bda:	9307      	strge	r3, [sp, #28]
 8013bdc:	9307      	strlt	r3, [sp, #28]
 8013bde:	bfb8      	it	lt
 8013be0:	9204      	strlt	r2, [sp, #16]
 8013be2:	7823      	ldrb	r3, [r4, #0]
 8013be4:	2b2e      	cmp	r3, #46	@ 0x2e
 8013be6:	d10a      	bne.n	8013bfe <_vfiprintf_r+0x156>
 8013be8:	7863      	ldrb	r3, [r4, #1]
 8013bea:	2b2a      	cmp	r3, #42	@ 0x2a
 8013bec:	d132      	bne.n	8013c54 <_vfiprintf_r+0x1ac>
 8013bee:	9b03      	ldr	r3, [sp, #12]
 8013bf0:	1d1a      	adds	r2, r3, #4
 8013bf2:	681b      	ldr	r3, [r3, #0]
 8013bf4:	9203      	str	r2, [sp, #12]
 8013bf6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8013bfa:	3402      	adds	r4, #2
 8013bfc:	9305      	str	r3, [sp, #20]
 8013bfe:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8013cd4 <_vfiprintf_r+0x22c>
 8013c02:	7821      	ldrb	r1, [r4, #0]
 8013c04:	2203      	movs	r2, #3
 8013c06:	4650      	mov	r0, sl
 8013c08:	f7ec fb0a 	bl	8000220 <memchr>
 8013c0c:	b138      	cbz	r0, 8013c1e <_vfiprintf_r+0x176>
 8013c0e:	9b04      	ldr	r3, [sp, #16]
 8013c10:	eba0 000a 	sub.w	r0, r0, sl
 8013c14:	2240      	movs	r2, #64	@ 0x40
 8013c16:	4082      	lsls	r2, r0
 8013c18:	4313      	orrs	r3, r2
 8013c1a:	3401      	adds	r4, #1
 8013c1c:	9304      	str	r3, [sp, #16]
 8013c1e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013c22:	4829      	ldr	r0, [pc, #164]	@ (8013cc8 <_vfiprintf_r+0x220>)
 8013c24:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8013c28:	2206      	movs	r2, #6
 8013c2a:	f7ec faf9 	bl	8000220 <memchr>
 8013c2e:	2800      	cmp	r0, #0
 8013c30:	d03f      	beq.n	8013cb2 <_vfiprintf_r+0x20a>
 8013c32:	4b26      	ldr	r3, [pc, #152]	@ (8013ccc <_vfiprintf_r+0x224>)
 8013c34:	bb1b      	cbnz	r3, 8013c7e <_vfiprintf_r+0x1d6>
 8013c36:	9b03      	ldr	r3, [sp, #12]
 8013c38:	3307      	adds	r3, #7
 8013c3a:	f023 0307 	bic.w	r3, r3, #7
 8013c3e:	3308      	adds	r3, #8
 8013c40:	9303      	str	r3, [sp, #12]
 8013c42:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013c44:	443b      	add	r3, r7
 8013c46:	9309      	str	r3, [sp, #36]	@ 0x24
 8013c48:	e76a      	b.n	8013b20 <_vfiprintf_r+0x78>
 8013c4a:	fb0c 3202 	mla	r2, ip, r2, r3
 8013c4e:	460c      	mov	r4, r1
 8013c50:	2001      	movs	r0, #1
 8013c52:	e7a8      	b.n	8013ba6 <_vfiprintf_r+0xfe>
 8013c54:	2300      	movs	r3, #0
 8013c56:	3401      	adds	r4, #1
 8013c58:	9305      	str	r3, [sp, #20]
 8013c5a:	4619      	mov	r1, r3
 8013c5c:	f04f 0c0a 	mov.w	ip, #10
 8013c60:	4620      	mov	r0, r4
 8013c62:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013c66:	3a30      	subs	r2, #48	@ 0x30
 8013c68:	2a09      	cmp	r2, #9
 8013c6a:	d903      	bls.n	8013c74 <_vfiprintf_r+0x1cc>
 8013c6c:	2b00      	cmp	r3, #0
 8013c6e:	d0c6      	beq.n	8013bfe <_vfiprintf_r+0x156>
 8013c70:	9105      	str	r1, [sp, #20]
 8013c72:	e7c4      	b.n	8013bfe <_vfiprintf_r+0x156>
 8013c74:	fb0c 2101 	mla	r1, ip, r1, r2
 8013c78:	4604      	mov	r4, r0
 8013c7a:	2301      	movs	r3, #1
 8013c7c:	e7f0      	b.n	8013c60 <_vfiprintf_r+0x1b8>
 8013c7e:	ab03      	add	r3, sp, #12
 8013c80:	9300      	str	r3, [sp, #0]
 8013c82:	462a      	mov	r2, r5
 8013c84:	4b12      	ldr	r3, [pc, #72]	@ (8013cd0 <_vfiprintf_r+0x228>)
 8013c86:	a904      	add	r1, sp, #16
 8013c88:	4630      	mov	r0, r6
 8013c8a:	f7fd fba1 	bl	80113d0 <_printf_float>
 8013c8e:	4607      	mov	r7, r0
 8013c90:	1c78      	adds	r0, r7, #1
 8013c92:	d1d6      	bne.n	8013c42 <_vfiprintf_r+0x19a>
 8013c94:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8013c96:	07d9      	lsls	r1, r3, #31
 8013c98:	d405      	bmi.n	8013ca6 <_vfiprintf_r+0x1fe>
 8013c9a:	89ab      	ldrh	r3, [r5, #12]
 8013c9c:	059a      	lsls	r2, r3, #22
 8013c9e:	d402      	bmi.n	8013ca6 <_vfiprintf_r+0x1fe>
 8013ca0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8013ca2:	f7fe f941 	bl	8011f28 <__retarget_lock_release_recursive>
 8013ca6:	89ab      	ldrh	r3, [r5, #12]
 8013ca8:	065b      	lsls	r3, r3, #25
 8013caa:	f53f af1f 	bmi.w	8013aec <_vfiprintf_r+0x44>
 8013cae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8013cb0:	e71e      	b.n	8013af0 <_vfiprintf_r+0x48>
 8013cb2:	ab03      	add	r3, sp, #12
 8013cb4:	9300      	str	r3, [sp, #0]
 8013cb6:	462a      	mov	r2, r5
 8013cb8:	4b05      	ldr	r3, [pc, #20]	@ (8013cd0 <_vfiprintf_r+0x228>)
 8013cba:	a904      	add	r1, sp, #16
 8013cbc:	4630      	mov	r0, r6
 8013cbe:	f7fd fe1f 	bl	8011900 <_printf_i>
 8013cc2:	e7e4      	b.n	8013c8e <_vfiprintf_r+0x1e6>
 8013cc4:	08015dbe 	.word	0x08015dbe
 8013cc8:	08015dc8 	.word	0x08015dc8
 8013ccc:	080113d1 	.word	0x080113d1
 8013cd0:	08013a85 	.word	0x08013a85
 8013cd4:	08015dc4 	.word	0x08015dc4

08013cd8 <__swbuf_r>:
 8013cd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013cda:	460e      	mov	r6, r1
 8013cdc:	4614      	mov	r4, r2
 8013cde:	4605      	mov	r5, r0
 8013ce0:	b118      	cbz	r0, 8013cea <__swbuf_r+0x12>
 8013ce2:	6a03      	ldr	r3, [r0, #32]
 8013ce4:	b90b      	cbnz	r3, 8013cea <__swbuf_r+0x12>
 8013ce6:	f7fd ffb5 	bl	8011c54 <__sinit>
 8013cea:	69a3      	ldr	r3, [r4, #24]
 8013cec:	60a3      	str	r3, [r4, #8]
 8013cee:	89a3      	ldrh	r3, [r4, #12]
 8013cf0:	071a      	lsls	r2, r3, #28
 8013cf2:	d501      	bpl.n	8013cf8 <__swbuf_r+0x20>
 8013cf4:	6923      	ldr	r3, [r4, #16]
 8013cf6:	b943      	cbnz	r3, 8013d0a <__swbuf_r+0x32>
 8013cf8:	4621      	mov	r1, r4
 8013cfa:	4628      	mov	r0, r5
 8013cfc:	f000 f82a 	bl	8013d54 <__swsetup_r>
 8013d00:	b118      	cbz	r0, 8013d0a <__swbuf_r+0x32>
 8013d02:	f04f 37ff 	mov.w	r7, #4294967295
 8013d06:	4638      	mov	r0, r7
 8013d08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013d0a:	6823      	ldr	r3, [r4, #0]
 8013d0c:	6922      	ldr	r2, [r4, #16]
 8013d0e:	1a98      	subs	r0, r3, r2
 8013d10:	6963      	ldr	r3, [r4, #20]
 8013d12:	b2f6      	uxtb	r6, r6
 8013d14:	4283      	cmp	r3, r0
 8013d16:	4637      	mov	r7, r6
 8013d18:	dc05      	bgt.n	8013d26 <__swbuf_r+0x4e>
 8013d1a:	4621      	mov	r1, r4
 8013d1c:	4628      	mov	r0, r5
 8013d1e:	f7ff fdc1 	bl	80138a4 <_fflush_r>
 8013d22:	2800      	cmp	r0, #0
 8013d24:	d1ed      	bne.n	8013d02 <__swbuf_r+0x2a>
 8013d26:	68a3      	ldr	r3, [r4, #8]
 8013d28:	3b01      	subs	r3, #1
 8013d2a:	60a3      	str	r3, [r4, #8]
 8013d2c:	6823      	ldr	r3, [r4, #0]
 8013d2e:	1c5a      	adds	r2, r3, #1
 8013d30:	6022      	str	r2, [r4, #0]
 8013d32:	701e      	strb	r6, [r3, #0]
 8013d34:	6962      	ldr	r2, [r4, #20]
 8013d36:	1c43      	adds	r3, r0, #1
 8013d38:	429a      	cmp	r2, r3
 8013d3a:	d004      	beq.n	8013d46 <__swbuf_r+0x6e>
 8013d3c:	89a3      	ldrh	r3, [r4, #12]
 8013d3e:	07db      	lsls	r3, r3, #31
 8013d40:	d5e1      	bpl.n	8013d06 <__swbuf_r+0x2e>
 8013d42:	2e0a      	cmp	r6, #10
 8013d44:	d1df      	bne.n	8013d06 <__swbuf_r+0x2e>
 8013d46:	4621      	mov	r1, r4
 8013d48:	4628      	mov	r0, r5
 8013d4a:	f7ff fdab 	bl	80138a4 <_fflush_r>
 8013d4e:	2800      	cmp	r0, #0
 8013d50:	d0d9      	beq.n	8013d06 <__swbuf_r+0x2e>
 8013d52:	e7d6      	b.n	8013d02 <__swbuf_r+0x2a>

08013d54 <__swsetup_r>:
 8013d54:	b538      	push	{r3, r4, r5, lr}
 8013d56:	4b29      	ldr	r3, [pc, #164]	@ (8013dfc <__swsetup_r+0xa8>)
 8013d58:	4605      	mov	r5, r0
 8013d5a:	6818      	ldr	r0, [r3, #0]
 8013d5c:	460c      	mov	r4, r1
 8013d5e:	b118      	cbz	r0, 8013d68 <__swsetup_r+0x14>
 8013d60:	6a03      	ldr	r3, [r0, #32]
 8013d62:	b90b      	cbnz	r3, 8013d68 <__swsetup_r+0x14>
 8013d64:	f7fd ff76 	bl	8011c54 <__sinit>
 8013d68:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013d6c:	0719      	lsls	r1, r3, #28
 8013d6e:	d422      	bmi.n	8013db6 <__swsetup_r+0x62>
 8013d70:	06da      	lsls	r2, r3, #27
 8013d72:	d407      	bmi.n	8013d84 <__swsetup_r+0x30>
 8013d74:	2209      	movs	r2, #9
 8013d76:	602a      	str	r2, [r5, #0]
 8013d78:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013d7c:	81a3      	strh	r3, [r4, #12]
 8013d7e:	f04f 30ff 	mov.w	r0, #4294967295
 8013d82:	e033      	b.n	8013dec <__swsetup_r+0x98>
 8013d84:	0758      	lsls	r0, r3, #29
 8013d86:	d512      	bpl.n	8013dae <__swsetup_r+0x5a>
 8013d88:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8013d8a:	b141      	cbz	r1, 8013d9e <__swsetup_r+0x4a>
 8013d8c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8013d90:	4299      	cmp	r1, r3
 8013d92:	d002      	beq.n	8013d9a <__swsetup_r+0x46>
 8013d94:	4628      	mov	r0, r5
 8013d96:	f7fe ff2f 	bl	8012bf8 <_free_r>
 8013d9a:	2300      	movs	r3, #0
 8013d9c:	6363      	str	r3, [r4, #52]	@ 0x34
 8013d9e:	89a3      	ldrh	r3, [r4, #12]
 8013da0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8013da4:	81a3      	strh	r3, [r4, #12]
 8013da6:	2300      	movs	r3, #0
 8013da8:	6063      	str	r3, [r4, #4]
 8013daa:	6923      	ldr	r3, [r4, #16]
 8013dac:	6023      	str	r3, [r4, #0]
 8013dae:	89a3      	ldrh	r3, [r4, #12]
 8013db0:	f043 0308 	orr.w	r3, r3, #8
 8013db4:	81a3      	strh	r3, [r4, #12]
 8013db6:	6923      	ldr	r3, [r4, #16]
 8013db8:	b94b      	cbnz	r3, 8013dce <__swsetup_r+0x7a>
 8013dba:	89a3      	ldrh	r3, [r4, #12]
 8013dbc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8013dc0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8013dc4:	d003      	beq.n	8013dce <__swsetup_r+0x7a>
 8013dc6:	4621      	mov	r1, r4
 8013dc8:	4628      	mov	r0, r5
 8013dca:	f000 f883 	bl	8013ed4 <__smakebuf_r>
 8013dce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013dd2:	f013 0201 	ands.w	r2, r3, #1
 8013dd6:	d00a      	beq.n	8013dee <__swsetup_r+0x9a>
 8013dd8:	2200      	movs	r2, #0
 8013dda:	60a2      	str	r2, [r4, #8]
 8013ddc:	6962      	ldr	r2, [r4, #20]
 8013dde:	4252      	negs	r2, r2
 8013de0:	61a2      	str	r2, [r4, #24]
 8013de2:	6922      	ldr	r2, [r4, #16]
 8013de4:	b942      	cbnz	r2, 8013df8 <__swsetup_r+0xa4>
 8013de6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8013dea:	d1c5      	bne.n	8013d78 <__swsetup_r+0x24>
 8013dec:	bd38      	pop	{r3, r4, r5, pc}
 8013dee:	0799      	lsls	r1, r3, #30
 8013df0:	bf58      	it	pl
 8013df2:	6962      	ldrpl	r2, [r4, #20]
 8013df4:	60a2      	str	r2, [r4, #8]
 8013df6:	e7f4      	b.n	8013de2 <__swsetup_r+0x8e>
 8013df8:	2000      	movs	r0, #0
 8013dfa:	e7f7      	b.n	8013dec <__swsetup_r+0x98>
 8013dfc:	200001ac 	.word	0x200001ac

08013e00 <_raise_r>:
 8013e00:	291f      	cmp	r1, #31
 8013e02:	b538      	push	{r3, r4, r5, lr}
 8013e04:	4605      	mov	r5, r0
 8013e06:	460c      	mov	r4, r1
 8013e08:	d904      	bls.n	8013e14 <_raise_r+0x14>
 8013e0a:	2316      	movs	r3, #22
 8013e0c:	6003      	str	r3, [r0, #0]
 8013e0e:	f04f 30ff 	mov.w	r0, #4294967295
 8013e12:	bd38      	pop	{r3, r4, r5, pc}
 8013e14:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8013e16:	b112      	cbz	r2, 8013e1e <_raise_r+0x1e>
 8013e18:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8013e1c:	b94b      	cbnz	r3, 8013e32 <_raise_r+0x32>
 8013e1e:	4628      	mov	r0, r5
 8013e20:	f000 f830 	bl	8013e84 <_getpid_r>
 8013e24:	4622      	mov	r2, r4
 8013e26:	4601      	mov	r1, r0
 8013e28:	4628      	mov	r0, r5
 8013e2a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013e2e:	f000 b817 	b.w	8013e60 <_kill_r>
 8013e32:	2b01      	cmp	r3, #1
 8013e34:	d00a      	beq.n	8013e4c <_raise_r+0x4c>
 8013e36:	1c59      	adds	r1, r3, #1
 8013e38:	d103      	bne.n	8013e42 <_raise_r+0x42>
 8013e3a:	2316      	movs	r3, #22
 8013e3c:	6003      	str	r3, [r0, #0]
 8013e3e:	2001      	movs	r0, #1
 8013e40:	e7e7      	b.n	8013e12 <_raise_r+0x12>
 8013e42:	2100      	movs	r1, #0
 8013e44:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8013e48:	4620      	mov	r0, r4
 8013e4a:	4798      	blx	r3
 8013e4c:	2000      	movs	r0, #0
 8013e4e:	e7e0      	b.n	8013e12 <_raise_r+0x12>

08013e50 <raise>:
 8013e50:	4b02      	ldr	r3, [pc, #8]	@ (8013e5c <raise+0xc>)
 8013e52:	4601      	mov	r1, r0
 8013e54:	6818      	ldr	r0, [r3, #0]
 8013e56:	f7ff bfd3 	b.w	8013e00 <_raise_r>
 8013e5a:	bf00      	nop
 8013e5c:	200001ac 	.word	0x200001ac

08013e60 <_kill_r>:
 8013e60:	b538      	push	{r3, r4, r5, lr}
 8013e62:	4d07      	ldr	r5, [pc, #28]	@ (8013e80 <_kill_r+0x20>)
 8013e64:	2300      	movs	r3, #0
 8013e66:	4604      	mov	r4, r0
 8013e68:	4608      	mov	r0, r1
 8013e6a:	4611      	mov	r1, r2
 8013e6c:	602b      	str	r3, [r5, #0]
 8013e6e:	f7ef fc43 	bl	80036f8 <_kill>
 8013e72:	1c43      	adds	r3, r0, #1
 8013e74:	d102      	bne.n	8013e7c <_kill_r+0x1c>
 8013e76:	682b      	ldr	r3, [r5, #0]
 8013e78:	b103      	cbz	r3, 8013e7c <_kill_r+0x1c>
 8013e7a:	6023      	str	r3, [r4, #0]
 8013e7c:	bd38      	pop	{r3, r4, r5, pc}
 8013e7e:	bf00      	nop
 8013e80:	200035bc 	.word	0x200035bc

08013e84 <_getpid_r>:
 8013e84:	f7ef bc30 	b.w	80036e8 <_getpid>

08013e88 <__swhatbuf_r>:
 8013e88:	b570      	push	{r4, r5, r6, lr}
 8013e8a:	460c      	mov	r4, r1
 8013e8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013e90:	2900      	cmp	r1, #0
 8013e92:	b096      	sub	sp, #88	@ 0x58
 8013e94:	4615      	mov	r5, r2
 8013e96:	461e      	mov	r6, r3
 8013e98:	da0d      	bge.n	8013eb6 <__swhatbuf_r+0x2e>
 8013e9a:	89a3      	ldrh	r3, [r4, #12]
 8013e9c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8013ea0:	f04f 0100 	mov.w	r1, #0
 8013ea4:	bf14      	ite	ne
 8013ea6:	2340      	movne	r3, #64	@ 0x40
 8013ea8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8013eac:	2000      	movs	r0, #0
 8013eae:	6031      	str	r1, [r6, #0]
 8013eb0:	602b      	str	r3, [r5, #0]
 8013eb2:	b016      	add	sp, #88	@ 0x58
 8013eb4:	bd70      	pop	{r4, r5, r6, pc}
 8013eb6:	466a      	mov	r2, sp
 8013eb8:	f000 f848 	bl	8013f4c <_fstat_r>
 8013ebc:	2800      	cmp	r0, #0
 8013ebe:	dbec      	blt.n	8013e9a <__swhatbuf_r+0x12>
 8013ec0:	9901      	ldr	r1, [sp, #4]
 8013ec2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8013ec6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8013eca:	4259      	negs	r1, r3
 8013ecc:	4159      	adcs	r1, r3
 8013ece:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8013ed2:	e7eb      	b.n	8013eac <__swhatbuf_r+0x24>

08013ed4 <__smakebuf_r>:
 8013ed4:	898b      	ldrh	r3, [r1, #12]
 8013ed6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8013ed8:	079d      	lsls	r5, r3, #30
 8013eda:	4606      	mov	r6, r0
 8013edc:	460c      	mov	r4, r1
 8013ede:	d507      	bpl.n	8013ef0 <__smakebuf_r+0x1c>
 8013ee0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8013ee4:	6023      	str	r3, [r4, #0]
 8013ee6:	6123      	str	r3, [r4, #16]
 8013ee8:	2301      	movs	r3, #1
 8013eea:	6163      	str	r3, [r4, #20]
 8013eec:	b003      	add	sp, #12
 8013eee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013ef0:	ab01      	add	r3, sp, #4
 8013ef2:	466a      	mov	r2, sp
 8013ef4:	f7ff ffc8 	bl	8013e88 <__swhatbuf_r>
 8013ef8:	9f00      	ldr	r7, [sp, #0]
 8013efa:	4605      	mov	r5, r0
 8013efc:	4639      	mov	r1, r7
 8013efe:	4630      	mov	r0, r6
 8013f00:	f7fe feee 	bl	8012ce0 <_malloc_r>
 8013f04:	b948      	cbnz	r0, 8013f1a <__smakebuf_r+0x46>
 8013f06:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013f0a:	059a      	lsls	r2, r3, #22
 8013f0c:	d4ee      	bmi.n	8013eec <__smakebuf_r+0x18>
 8013f0e:	f023 0303 	bic.w	r3, r3, #3
 8013f12:	f043 0302 	orr.w	r3, r3, #2
 8013f16:	81a3      	strh	r3, [r4, #12]
 8013f18:	e7e2      	b.n	8013ee0 <__smakebuf_r+0xc>
 8013f1a:	89a3      	ldrh	r3, [r4, #12]
 8013f1c:	6020      	str	r0, [r4, #0]
 8013f1e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8013f22:	81a3      	strh	r3, [r4, #12]
 8013f24:	9b01      	ldr	r3, [sp, #4]
 8013f26:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8013f2a:	b15b      	cbz	r3, 8013f44 <__smakebuf_r+0x70>
 8013f2c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013f30:	4630      	mov	r0, r6
 8013f32:	f000 f81d 	bl	8013f70 <_isatty_r>
 8013f36:	b128      	cbz	r0, 8013f44 <__smakebuf_r+0x70>
 8013f38:	89a3      	ldrh	r3, [r4, #12]
 8013f3a:	f023 0303 	bic.w	r3, r3, #3
 8013f3e:	f043 0301 	orr.w	r3, r3, #1
 8013f42:	81a3      	strh	r3, [r4, #12]
 8013f44:	89a3      	ldrh	r3, [r4, #12]
 8013f46:	431d      	orrs	r5, r3
 8013f48:	81a5      	strh	r5, [r4, #12]
 8013f4a:	e7cf      	b.n	8013eec <__smakebuf_r+0x18>

08013f4c <_fstat_r>:
 8013f4c:	b538      	push	{r3, r4, r5, lr}
 8013f4e:	4d07      	ldr	r5, [pc, #28]	@ (8013f6c <_fstat_r+0x20>)
 8013f50:	2300      	movs	r3, #0
 8013f52:	4604      	mov	r4, r0
 8013f54:	4608      	mov	r0, r1
 8013f56:	4611      	mov	r1, r2
 8013f58:	602b      	str	r3, [r5, #0]
 8013f5a:	f7ef fc2d 	bl	80037b8 <_fstat>
 8013f5e:	1c43      	adds	r3, r0, #1
 8013f60:	d102      	bne.n	8013f68 <_fstat_r+0x1c>
 8013f62:	682b      	ldr	r3, [r5, #0]
 8013f64:	b103      	cbz	r3, 8013f68 <_fstat_r+0x1c>
 8013f66:	6023      	str	r3, [r4, #0]
 8013f68:	bd38      	pop	{r3, r4, r5, pc}
 8013f6a:	bf00      	nop
 8013f6c:	200035bc 	.word	0x200035bc

08013f70 <_isatty_r>:
 8013f70:	b538      	push	{r3, r4, r5, lr}
 8013f72:	4d06      	ldr	r5, [pc, #24]	@ (8013f8c <_isatty_r+0x1c>)
 8013f74:	2300      	movs	r3, #0
 8013f76:	4604      	mov	r4, r0
 8013f78:	4608      	mov	r0, r1
 8013f7a:	602b      	str	r3, [r5, #0]
 8013f7c:	f7ef fc2c 	bl	80037d8 <_isatty>
 8013f80:	1c43      	adds	r3, r0, #1
 8013f82:	d102      	bne.n	8013f8a <_isatty_r+0x1a>
 8013f84:	682b      	ldr	r3, [r5, #0]
 8013f86:	b103      	cbz	r3, 8013f8a <_isatty_r+0x1a>
 8013f88:	6023      	str	r3, [r4, #0]
 8013f8a:	bd38      	pop	{r3, r4, r5, pc}
 8013f8c:	200035bc 	.word	0x200035bc

08013f90 <_init>:
 8013f90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013f92:	bf00      	nop
 8013f94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013f96:	bc08      	pop	{r3}
 8013f98:	469e      	mov	lr, r3
 8013f9a:	4770      	bx	lr

08013f9c <_fini>:
 8013f9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013f9e:	bf00      	nop
 8013fa0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013fa2:	bc08      	pop	{r3}
 8013fa4:	469e      	mov	lr, r3
 8013fa6:	4770      	bx	lr
