

================================================================
== Vitis HLS Report for 'DebayerRatBorBatR'
================================================================
* Date:           Thu Jun 13 17:32:01 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.39 ns|  2.475 ns|     0.92 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    | min |   max   |   Type  |
    +---------+---------+-----------+-----------+-----+---------+---------+
    |       13|  8324173|  44.070 ns|  28.219 ms|   13|  8324173|       no|
    +---------+---------+-----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------+---------------------------------------------+---------+---------+-----------+-----------+-----+------+-----------------------------------------------+
        |                                                        |                                             |  Latency (cycles) |   Latency (absolute)  |  Interval  |                    Pipeline                   |
        |                        Instance                        |                    Module                   |   min   |   max   |    min    |    max    | min |  max |                      Type                     |
        +--------------------------------------------------------+---------------------------------------------+---------+---------+-----------+-----------+-----+------+-----------------------------------------------+
        |grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158  |DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2  |        9|     3849|  30.510 ns|  13.048 us|    2|  3842|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +--------------------------------------------------------+---------------------------------------------+---------+---------+-----------+-----------+-----+------+-----------------------------------------------+

        * Loop: 
        +--------------------+---------+---------+-----------+-----------+-----------+----------+----------+
        |                    |  Latency (cycles) | Iteration |  Initiation Interval  |   Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency  |  achieved |   target  |   Count  | Pipelined|
        +--------------------+---------+---------+-----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_630_1  |       12|  8324172|  12 ~ 3852|          -|          -|  1 ~ 2161|        no|
        +--------------------+---------+---------+-----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     155|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |       12|     -|    2300|    2150|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      89|    -|
|Register         |        -|     -|     318|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       12|     0|    2618|    2394|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        4|     0|       1|       2|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------+---------------------------------------------+---------+----+------+------+-----+
    |                        Instance                        |                    Module                   | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------------------------------+---------------------------------------------+---------+----+------+------+-----+
    |grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158  |DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2  |       12|   0|  2300|  2150|    0|
    +--------------------------------------------------------+---------------------------------------------+---------+----+------+------+-----+
    |Total                                                   |                                             |       12|   0|  2300|  2150|    0|
    +--------------------------------------------------------+---------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |loopHeight_fu_203_p2  |         +|   0|  0|  19|          12|           1|
    |loopWidth_fu_209_p2   |         +|   0|  0|  19|          12|           1|
    |y_4_fu_242_p2         |         +|   0|  0|  19|          12|           1|
    |cmp203_i_fu_302_p2    |      icmp|   0|  0|  19|          12|           1|
    |cmp59_i_fu_297_p2     |      icmp|   0|  0|  19|          12|          12|
    |icmp_ln630_fu_237_p2  |      icmp|   0|  0|  19|          12|          12|
    |red_i_fu_328_p2       |      icmp|   0|  0|  22|          15|          15|
    |ap_block_state1       |        or|   0|  0|   2|           1|           1|
    |and310_i_fu_313_p2    |       xor|   0|  0|   2|           1|           2|
    |xor_i_fu_322_p2       |       xor|   0|  0|  15|          15|          15|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 155|         104|          61|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  26|          5|    1|          5|
    |ap_done              |   9|          2|    1|          2|
    |bayerPhase_c1_blk_n  |   9|          2|    1|          2|
    |bayerPhase_c_blk_n   |   9|          2|    1|          2|
    |imgG_read            |   9|          2|    1|          2|
    |imgRB_write          |   9|          2|    1|          2|
    |real_start           |   9|          2|    1|          2|
    |y_fu_68              |   9|          2|   12|         24|
    +---------------------+----+-----------+-----+-----------+
    |Total                |  89|         19|   19|         41|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |                                 Name                                | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                            |   4|   0|    4|          0|
    |ap_done_reg                                                          |   1|   0|    1|          0|
    |cmp203_i_reg_550                                                     |   1|   0|    1|          0|
    |cmp59_i_reg_545                                                      |   1|   0|    1|          0|
    |grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg  |   1|   0|    1|          0|
    |loopHeight_reg_441                                                   |  12|   0|   12|          0|
    |loopWidth_reg_446                                                    |  12|   0|   12|          0|
    |p_0_0_09481393_lcssa1443_i_fu_80                                     |   8|   0|    8|          0|
    |p_0_0_09481393_lcssa1443_i_load_reg_475                              |   8|   0|    8|          0|
    |p_0_0_0948_114831495_lcssa1531_i_fu_116                              |   8|   0|    8|          0|
    |p_0_0_0948_114831495_lcssa1531_i_load_reg_520                        |   8|   0|    8|          0|
    |p_0_0_0948_21423_lcssa1455_i_fu_92                                   |   8|   0|    8|          0|
    |p_0_0_0948_21423_lcssa1455_i_load_reg_490                            |   8|   0|    8|          0|
    |p_0_0_09491390_lcssa1441_i_fu_76                                     |   8|   0|    8|          0|
    |p_0_0_09491390_lcssa1441_i_load_reg_470                              |   8|   0|    8|          0|
    |p_0_0_0949_114811493_lcssa1529_i_fu_112                              |   8|   0|    8|          0|
    |p_0_0_0949_114811493_lcssa1529_i_load_reg_515                        |   8|   0|    8|          0|
    |p_0_0_0949_21420_lcssa1453_i_fu_88                                   |   8|   0|    8|          0|
    |p_0_0_0949_21420_lcssa1453_i_load_reg_485                            |   8|   0|    8|          0|
    |p_0_0_09501387_lcssa1439_i_fu_72                                     |   8|   0|    8|          0|
    |p_0_0_09501387_lcssa1439_i_load_reg_465                              |   8|   0|    8|          0|
    |p_0_0_0950_114791491_lcssa1527_i_fu_108                              |   8|   0|    8|          0|
    |p_0_0_0950_114791491_lcssa1527_i_load_reg_510                        |   8|   0|    8|          0|
    |p_0_0_0950_21417_lcssa1451_i_fu_84                                   |   8|   0|    8|          0|
    |p_0_0_0950_21417_lcssa1451_i_load_reg_480                            |   8|   0|    8|          0|
    |p_0_0_0_0_09081496_lcssa1533_i_fu_120                                |   8|   0|    8|          0|
    |p_0_0_0_0_09081496_lcssa1533_i_load_reg_525                          |   8|   0|    8|          0|
    |p_0_0_0_0_09141484_lcssa1521_i_fu_96                                 |   8|   0|    8|          0|
    |p_0_0_0_0_09141484_lcssa1521_i_load_reg_495                          |   8|   0|    8|          0|
    |p_0_1_0_0_09091498_lcssa1535_i_fu_124                                |   8|   0|    8|          0|
    |p_0_1_0_0_09091498_lcssa1535_i_load_reg_530                          |   8|   0|    8|          0|
    |p_0_1_0_0_09151486_lcssa1523_i_fu_100                                |   8|   0|    8|          0|
    |p_0_1_0_0_09151486_lcssa1523_i_load_reg_500                          |   8|   0|    8|          0|
    |p_0_2_0_0_09101500_lcssa1537_i_fu_128                                |   8|   0|    8|          0|
    |p_0_2_0_0_09101500_lcssa1537_i_load_reg_535                          |   8|   0|    8|          0|
    |p_0_2_0_0_09161488_lcssa1525_i_fu_104                                |   8|   0|    8|          0|
    |p_0_2_0_0_09161488_lcssa1525_i_load_reg_505                          |   8|   0|    8|          0|
    |red_i_reg_560                                                        |   1|   0|    1|          0|
    |start_once_reg                                                       |   1|   0|    1|          0|
    |trunc_ln622_1_i_reg_456                                              |  15|   0|   15|          0|
    |trunc_ln630_reg_540                                                  |   1|   0|    1|          0|
    |x_phase_reg_451                                                      |   1|   0|    1|          0|
    |xor_i_reg_555                                                        |  15|   0|   15|          0|
    |y_fu_68                                                              |  12|   0|   12|          0|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                | 318|   0|  318|          0|
    +---------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+------------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  DebayerRatBorBatR|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  DebayerRatBorBatR|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  DebayerRatBorBatR|  return value|
|start_full_n                  |   in|    1|  ap_ctrl_hs|  DebayerRatBorBatR|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  DebayerRatBorBatR|  return value|
|ap_continue                   |   in|    1|  ap_ctrl_hs|  DebayerRatBorBatR|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  DebayerRatBorBatR|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  DebayerRatBorBatR|  return value|
|start_out                     |  out|    1|  ap_ctrl_hs|  DebayerRatBorBatR|  return value|
|start_write                   |  out|    1|  ap_ctrl_hs|  DebayerRatBorBatR|  return value|
|imgG_dout                     |   in|   24|     ap_fifo|               imgG|       pointer|
|imgG_num_data_valid           |   in|    3|     ap_fifo|               imgG|       pointer|
|imgG_fifo_cap                 |   in|    3|     ap_fifo|               imgG|       pointer|
|imgG_empty_n                  |   in|    1|     ap_fifo|               imgG|       pointer|
|imgG_read                     |  out|    1|     ap_fifo|               imgG|       pointer|
|imgRB_din                     |  out|   24|     ap_fifo|              imgRB|       pointer|
|imgRB_num_data_valid          |   in|    3|     ap_fifo|              imgRB|       pointer|
|imgRB_fifo_cap                |   in|    3|     ap_fifo|              imgRB|       pointer|
|imgRB_full_n                  |   in|    1|     ap_fifo|              imgRB|       pointer|
|imgRB_write                   |  out|    1|     ap_fifo|              imgRB|       pointer|
|height                        |   in|   12|   ap_stable|             height|        scalar|
|width                         |   in|   12|   ap_stable|              width|        scalar|
|bayerPhase_c1_dout            |   in|   16|     ap_fifo|      bayerPhase_c1|       pointer|
|bayerPhase_c1_num_data_valid  |   in|    3|     ap_fifo|      bayerPhase_c1|       pointer|
|bayerPhase_c1_fifo_cap        |   in|    3|     ap_fifo|      bayerPhase_c1|       pointer|
|bayerPhase_c1_empty_n         |   in|    1|     ap_fifo|      bayerPhase_c1|       pointer|
|bayerPhase_c1_read            |  out|    1|     ap_fifo|      bayerPhase_c1|       pointer|
|bayerPhase_c_din              |  out|   16|     ap_fifo|       bayerPhase_c|       pointer|
|bayerPhase_c_num_data_valid   |   in|    3|     ap_fifo|       bayerPhase_c|       pointer|
|bayerPhase_c_fifo_cap         |   in|    3|     ap_fifo|       bayerPhase_c|       pointer|
|bayerPhase_c_full_n           |   in|    1|     ap_fifo|       bayerPhase_c|       pointer|
|bayerPhase_c_write            |  out|    1|     ap_fifo|       bayerPhase_c|       pointer|
+------------------------------+-----+-----+------------+-------------------+--------------+

