# compile verilog/system verilog design source files
sv xil_defaultlib  "../../../../Desktop/cpu/2017/top.sv" --include "../../../cpu1.srcs/sources_1/bd/design_2/ipshared/100a"
verilog xil_defaultlib  "../../../../Desktop/cpu/2017/top_wrapper.v" --include "../../../cpu1.srcs/sources_1/bd/design_2/ipshared/100a"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
