verilog work "spi_shift.v"
verilog work "spi_clgen.v"
verilog work "WbSignal_converter.v"
verilog work "spi_top.v"
verilog work "spi_slave_model.v"
verilog work "read_AD796x_fifo_cmd.v"
verilog work "one_second_pulse.v"
verilog work "ipcore_dir/fifo_generator_0.v"
verilog work "hbexec.v"
verilog work "top_module.v"
verilog work "tb_spi_top.v"
verilog work "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
