Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon May 26 21:07:48 2025
| Host         : LAPTOP-82VPUES0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  235         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (235)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (661)
5. checking no_input_delay (5)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (235)
--------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 233 register/latch pins with no clock driven by root clock pin: div_inst/counter_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (661)
--------------------------------------------------
 There are 661 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  675          inf        0.000                      0                  675           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           675 Endpoints
Min Delay           675 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_ctrl/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            BLUE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.614ns  (logic 7.363ns (41.801%)  route 10.251ns (58.199%))
  Logic Levels:           14  (CARRY4=4 FDRE=1 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE                         0.000     0.000 r  vga_ctrl/vcounter_reg[1]/C
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga_ctrl/vcounter_reg[1]/Q
                         net (fo=31, routed)          1.797     2.253    vga_ctrl/vcounter_reg[10]_1[1]
    SLICE_X0Y15          LUT3 (Prop_lut3_I1_O)        0.152     2.405 f  vga_ctrl/RED2__1_carry__1_i_11/O
                         net (fo=2, routed)           0.819     3.225    vga_ctrl/RED2__1_carry__1_i_11_n_0
    SLICE_X3Y14          LUT5 (Prop_lut5_I3_O)        0.326     3.551 r  vga_ctrl/RED2__1_carry__1_i_3/O
                         net (fo=2, routed)           0.881     4.432    vga_ctrl/vcounter_reg[10]_0[1]
    SLICE_X2Y14          LUT6 (Prop_lut6_I0_O)        0.124     4.556 r  vga_ctrl/RED2__1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     4.556    pong_disp/RED2__35_carry_i_2_0[1]
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.089 r  pong_disp/RED2__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.089    pong_disp/RED2__1_carry__1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.308 r  pong_disp/RED2__1_carry__2/O[0]
                         net (fo=2, routed)           0.963     6.271    vga_ctrl/RED2__29_carry[0]
    SLICE_X0Y14          LUT2 (Prop_lut2_I0_O)        0.295     6.566 r  vga_ctrl/RED2__29_carry_i_2/O
                         net (fo=1, routed)           0.000     6.566    pong_disp/RED2__35_carry_i_1[0]
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.793 r  pong_disp/RED2__29_carry/O[1]
                         net (fo=1, routed)           0.805     7.599    vga_ctrl/RED2__35_carry__0[1]
    SLICE_X1Y15          LUT2 (Prop_lut2_I1_O)        0.303     7.902 r  vga_ctrl/RED2__35_carry__0_i_2/O
                         net (fo=1, routed)           0.000     7.902    pong_disp/RED_OBUF[3]_inst_i_6_1[0]
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.326 f  pong_disp/RED2__35_carry__0/O[1]
                         net (fo=1, routed)           0.644     8.969    pong_disp/RED2__35_carry__0_n_6
    SLICE_X0Y15          LUT6 (Prop_lut6_I3_O)        0.303     9.272 f  pong_disp/RED_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           1.235    10.507    vga_ctrl/BLUE_OBUF[3]_inst_i_1_0
    SLICE_X0Y25          LUT5 (Prop_lut5_I2_O)        0.124    10.631 f  vga_ctrl/BLUE_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.789    11.420    vga_ctrl/BLUE_OBUF[3]_inst_i_3_n_0
    SLICE_X0Y26          LUT4 (Prop_lut4_I3_O)        0.150    11.570 r  vga_ctrl/BLUE_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.316    13.887    BLUE_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.727    17.614 r  BLUE_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.614    BLUE[3]
    J18                                                               r  BLUE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_ctrl/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.451ns  (logic 7.341ns (42.068%)  route 10.110ns (57.932%))
  Logic Levels:           14  (CARRY4=4 FDRE=1 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE                         0.000     0.000 r  vga_ctrl/vcounter_reg[1]/C
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga_ctrl/vcounter_reg[1]/Q
                         net (fo=31, routed)          1.797     2.253    vga_ctrl/vcounter_reg[10]_1[1]
    SLICE_X0Y15          LUT3 (Prop_lut3_I1_O)        0.152     2.405 f  vga_ctrl/RED2__1_carry__1_i_11/O
                         net (fo=2, routed)           0.819     3.225    vga_ctrl/RED2__1_carry__1_i_11_n_0
    SLICE_X3Y14          LUT5 (Prop_lut5_I3_O)        0.326     3.551 r  vga_ctrl/RED2__1_carry__1_i_3/O
                         net (fo=2, routed)           0.881     4.432    vga_ctrl/vcounter_reg[10]_0[1]
    SLICE_X2Y14          LUT6 (Prop_lut6_I0_O)        0.124     4.556 r  vga_ctrl/RED2__1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     4.556    pong_disp/RED2__35_carry_i_2_0[1]
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.089 r  pong_disp/RED2__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.089    pong_disp/RED2__1_carry__1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.308 r  pong_disp/RED2__1_carry__2/O[0]
                         net (fo=2, routed)           0.963     6.271    vga_ctrl/RED2__29_carry[0]
    SLICE_X0Y14          LUT2 (Prop_lut2_I0_O)        0.295     6.566 r  vga_ctrl/RED2__29_carry_i_2/O
                         net (fo=1, routed)           0.000     6.566    pong_disp/RED2__35_carry_i_1[0]
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.793 r  pong_disp/RED2__29_carry/O[1]
                         net (fo=1, routed)           0.805     7.599    vga_ctrl/RED2__35_carry__0[1]
    SLICE_X1Y15          LUT2 (Prop_lut2_I1_O)        0.303     7.902 r  vga_ctrl/RED2__35_carry__0_i_2/O
                         net (fo=1, routed)           0.000     7.902    pong_disp/RED_OBUF[3]_inst_i_6_1[0]
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.326 f  pong_disp/RED2__35_carry__0/O[1]
                         net (fo=1, routed)           0.644     8.969    pong_disp/RED2__35_carry__0_n_6
    SLICE_X0Y15          LUT6 (Prop_lut6_I3_O)        0.303     9.272 f  pong_disp/RED_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           1.235    10.507    vga_ctrl/BLUE_OBUF[3]_inst_i_1_0
    SLICE_X0Y25          LUT5 (Prop_lut5_I2_O)        0.124    10.631 f  vga_ctrl/BLUE_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.789    11.420    vga_ctrl/BLUE_OBUF[3]_inst_i_3_n_0
    SLICE_X0Y26          LUT4 (Prop_lut4_I3_O)        0.150    11.570 r  vga_ctrl/BLUE_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.175    13.746    BLUE_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.705    17.451 r  BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.451    BLUE[1]
    L18                                                               r  BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_ctrl/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            GREEN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.399ns  (logic 7.140ns (41.041%)  route 10.258ns (58.959%))
  Logic Levels:           14  (CARRY4=4 FDRE=1 LUT2=2 LUT3=2 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE                         0.000     0.000 r  vga_ctrl/vcounter_reg[1]/C
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga_ctrl/vcounter_reg[1]/Q
                         net (fo=31, routed)          1.797     2.253    vga_ctrl/vcounter_reg[10]_1[1]
    SLICE_X0Y15          LUT3 (Prop_lut3_I1_O)        0.152     2.405 f  vga_ctrl/RED2__1_carry__1_i_11/O
                         net (fo=2, routed)           0.819     3.225    vga_ctrl/RED2__1_carry__1_i_11_n_0
    SLICE_X3Y14          LUT5 (Prop_lut5_I3_O)        0.326     3.551 r  vga_ctrl/RED2__1_carry__1_i_3/O
                         net (fo=2, routed)           0.881     4.432    vga_ctrl/vcounter_reg[10]_0[1]
    SLICE_X2Y14          LUT6 (Prop_lut6_I0_O)        0.124     4.556 r  vga_ctrl/RED2__1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     4.556    pong_disp/RED2__35_carry_i_2_0[1]
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.089 r  pong_disp/RED2__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.089    pong_disp/RED2__1_carry__1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.308 r  pong_disp/RED2__1_carry__2/O[0]
                         net (fo=2, routed)           0.963     6.271    vga_ctrl/RED2__29_carry[0]
    SLICE_X0Y14          LUT2 (Prop_lut2_I0_O)        0.295     6.566 r  vga_ctrl/RED2__29_carry_i_2/O
                         net (fo=1, routed)           0.000     6.566    pong_disp/RED2__35_carry_i_1[0]
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.793 r  pong_disp/RED2__29_carry/O[1]
                         net (fo=1, routed)           0.805     7.599    vga_ctrl/RED2__35_carry__0[1]
    SLICE_X1Y15          LUT2 (Prop_lut2_I1_O)        0.303     7.902 r  vga_ctrl/RED2__35_carry__0_i_2/O
                         net (fo=1, routed)           0.000     7.902    pong_disp/RED_OBUF[3]_inst_i_6_1[0]
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.326 f  pong_disp/RED2__35_carry__0/O[1]
                         net (fo=1, routed)           0.644     8.969    pong_disp/RED2__35_carry__0_n_6
    SLICE_X0Y15          LUT6 (Prop_lut6_I3_O)        0.303     9.272 f  pong_disp/RED_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           1.077    10.349    vga_ctrl/BLUE_OBUF[3]_inst_i_1_0
    SLICE_X0Y25          LUT6 (Prop_lut6_I2_O)        0.124    10.473 f  vga_ctrl/RED_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           0.425    10.898    vga_ctrl/RED_OBUF[3]_inst_i_3_n_0
    SLICE_X0Y26          LUT3 (Prop_lut3_I2_O)        0.124    11.022 r  vga_ctrl/GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.846    13.868    GREEN_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         3.530    17.399 r  GREEN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.399    GREEN[3]
    D17                                                               r  GREEN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_ctrl/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.382ns  (logic 7.129ns (41.015%)  route 10.253ns (58.985%))
  Logic Levels:           14  (CARRY4=4 FDRE=1 LUT2=2 LUT3=2 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE                         0.000     0.000 r  vga_ctrl/vcounter_reg[1]/C
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga_ctrl/vcounter_reg[1]/Q
                         net (fo=31, routed)          1.797     2.253    vga_ctrl/vcounter_reg[10]_1[1]
    SLICE_X0Y15          LUT3 (Prop_lut3_I1_O)        0.152     2.405 f  vga_ctrl/RED2__1_carry__1_i_11/O
                         net (fo=2, routed)           0.819     3.225    vga_ctrl/RED2__1_carry__1_i_11_n_0
    SLICE_X3Y14          LUT5 (Prop_lut5_I3_O)        0.326     3.551 r  vga_ctrl/RED2__1_carry__1_i_3/O
                         net (fo=2, routed)           0.881     4.432    vga_ctrl/vcounter_reg[10]_0[1]
    SLICE_X2Y14          LUT6 (Prop_lut6_I0_O)        0.124     4.556 r  vga_ctrl/RED2__1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     4.556    pong_disp/RED2__35_carry_i_2_0[1]
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.089 r  pong_disp/RED2__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.089    pong_disp/RED2__1_carry__1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.308 r  pong_disp/RED2__1_carry__2/O[0]
                         net (fo=2, routed)           0.963     6.271    vga_ctrl/RED2__29_carry[0]
    SLICE_X0Y14          LUT2 (Prop_lut2_I0_O)        0.295     6.566 r  vga_ctrl/RED2__29_carry_i_2/O
                         net (fo=1, routed)           0.000     6.566    pong_disp/RED2__35_carry_i_1[0]
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.793 r  pong_disp/RED2__29_carry/O[1]
                         net (fo=1, routed)           0.805     7.599    vga_ctrl/RED2__35_carry__0[1]
    SLICE_X1Y15          LUT2 (Prop_lut2_I1_O)        0.303     7.902 r  vga_ctrl/RED2__35_carry__0_i_2/O
                         net (fo=1, routed)           0.000     7.902    pong_disp/RED_OBUF[3]_inst_i_6_1[0]
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.326 f  pong_disp/RED2__35_carry__0/O[1]
                         net (fo=1, routed)           0.644     8.969    pong_disp/RED2__35_carry__0_n_6
    SLICE_X0Y15          LUT6 (Prop_lut6_I3_O)        0.303     9.272 f  pong_disp/RED_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           1.077    10.349    vga_ctrl/BLUE_OBUF[3]_inst_i_1_0
    SLICE_X0Y25          LUT6 (Prop_lut6_I2_O)        0.124    10.473 f  vga_ctrl/RED_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           0.819    11.292    vga_ctrl/RED_OBUF[3]_inst_i_3_n_0
    SLICE_X0Y26          LUT3 (Prop_lut3_I2_O)        0.124    11.416 r  vga_ctrl/RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.447    13.863    RED_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    17.382 r  RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.382    RED[1]
    H19                                                               r  RED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_ctrl/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            BLUE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.316ns  (logic 7.357ns (42.486%)  route 9.959ns (57.514%))
  Logic Levels:           14  (CARRY4=4 FDRE=1 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE                         0.000     0.000 r  vga_ctrl/vcounter_reg[1]/C
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga_ctrl/vcounter_reg[1]/Q
                         net (fo=31, routed)          1.797     2.253    vga_ctrl/vcounter_reg[10]_1[1]
    SLICE_X0Y15          LUT3 (Prop_lut3_I1_O)        0.152     2.405 f  vga_ctrl/RED2__1_carry__1_i_11/O
                         net (fo=2, routed)           0.819     3.225    vga_ctrl/RED2__1_carry__1_i_11_n_0
    SLICE_X3Y14          LUT5 (Prop_lut5_I3_O)        0.326     3.551 r  vga_ctrl/RED2__1_carry__1_i_3/O
                         net (fo=2, routed)           0.881     4.432    vga_ctrl/vcounter_reg[10]_0[1]
    SLICE_X2Y14          LUT6 (Prop_lut6_I0_O)        0.124     4.556 r  vga_ctrl/RED2__1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     4.556    pong_disp/RED2__35_carry_i_2_0[1]
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.089 r  pong_disp/RED2__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.089    pong_disp/RED2__1_carry__1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.308 r  pong_disp/RED2__1_carry__2/O[0]
                         net (fo=2, routed)           0.963     6.271    vga_ctrl/RED2__29_carry[0]
    SLICE_X0Y14          LUT2 (Prop_lut2_I0_O)        0.295     6.566 r  vga_ctrl/RED2__29_carry_i_2/O
                         net (fo=1, routed)           0.000     6.566    pong_disp/RED2__35_carry_i_1[0]
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.793 r  pong_disp/RED2__29_carry/O[1]
                         net (fo=1, routed)           0.805     7.599    vga_ctrl/RED2__35_carry__0[1]
    SLICE_X1Y15          LUT2 (Prop_lut2_I1_O)        0.303     7.902 r  vga_ctrl/RED2__35_carry__0_i_2/O
                         net (fo=1, routed)           0.000     7.902    pong_disp/RED_OBUF[3]_inst_i_6_1[0]
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.326 f  pong_disp/RED2__35_carry__0/O[1]
                         net (fo=1, routed)           0.644     8.969    pong_disp/RED2__35_carry__0_n_6
    SLICE_X0Y15          LUT6 (Prop_lut6_I3_O)        0.303     9.272 f  pong_disp/RED_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           1.235    10.507    vga_ctrl/BLUE_OBUF[3]_inst_i_1_0
    SLICE_X0Y25          LUT5 (Prop_lut5_I2_O)        0.124    10.631 f  vga_ctrl/BLUE_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.789    11.420    vga_ctrl/BLUE_OBUF[3]_inst_i_3_n_0
    SLICE_X0Y26          LUT4 (Prop_lut4_I3_O)        0.150    11.570 r  vga_ctrl/BLUE_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.025    13.595    BLUE_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.721    17.316 r  BLUE_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.316    BLUE[2]
    K18                                                               r  BLUE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_ctrl/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.246ns  (logic 7.134ns (41.366%)  route 10.112ns (58.634%))
  Logic Levels:           14  (CARRY4=4 FDRE=1 LUT2=2 LUT3=2 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE                         0.000     0.000 r  vga_ctrl/vcounter_reg[1]/C
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga_ctrl/vcounter_reg[1]/Q
                         net (fo=31, routed)          1.797     2.253    vga_ctrl/vcounter_reg[10]_1[1]
    SLICE_X0Y15          LUT3 (Prop_lut3_I1_O)        0.152     2.405 f  vga_ctrl/RED2__1_carry__1_i_11/O
                         net (fo=2, routed)           0.819     3.225    vga_ctrl/RED2__1_carry__1_i_11_n_0
    SLICE_X3Y14          LUT5 (Prop_lut5_I3_O)        0.326     3.551 r  vga_ctrl/RED2__1_carry__1_i_3/O
                         net (fo=2, routed)           0.881     4.432    vga_ctrl/vcounter_reg[10]_0[1]
    SLICE_X2Y14          LUT6 (Prop_lut6_I0_O)        0.124     4.556 r  vga_ctrl/RED2__1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     4.556    pong_disp/RED2__35_carry_i_2_0[1]
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.089 r  pong_disp/RED2__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.089    pong_disp/RED2__1_carry__1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.308 r  pong_disp/RED2__1_carry__2/O[0]
                         net (fo=2, routed)           0.963     6.271    vga_ctrl/RED2__29_carry[0]
    SLICE_X0Y14          LUT2 (Prop_lut2_I0_O)        0.295     6.566 r  vga_ctrl/RED2__29_carry_i_2/O
                         net (fo=1, routed)           0.000     6.566    pong_disp/RED2__35_carry_i_1[0]
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.793 r  pong_disp/RED2__29_carry/O[1]
                         net (fo=1, routed)           0.805     7.599    vga_ctrl/RED2__35_carry__0[1]
    SLICE_X1Y15          LUT2 (Prop_lut2_I1_O)        0.303     7.902 r  vga_ctrl/RED2__35_carry__0_i_2/O
                         net (fo=1, routed)           0.000     7.902    pong_disp/RED_OBUF[3]_inst_i_6_1[0]
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.326 f  pong_disp/RED2__35_carry__0/O[1]
                         net (fo=1, routed)           0.644     8.969    pong_disp/RED2__35_carry__0_n_6
    SLICE_X0Y15          LUT6 (Prop_lut6_I3_O)        0.303     9.272 f  pong_disp/RED_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           1.077    10.349    vga_ctrl/BLUE_OBUF[3]_inst_i_1_0
    SLICE_X0Y25          LUT6 (Prop_lut6_I2_O)        0.124    10.473 f  vga_ctrl/RED_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           0.819    11.292    vga_ctrl/RED_OBUF[3]_inst_i_3_n_0
    SLICE_X0Y26          LUT3 (Prop_lut3_I2_O)        0.124    11.416 r  vga_ctrl/RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.306    13.722    RED_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    17.246 r  RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.246    RED[0]
    G19                                                               r  RED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_ctrl/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.143ns  (logic 7.333ns (42.776%)  route 9.810ns (57.224%))
  Logic Levels:           14  (CARRY4=4 FDRE=1 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE                         0.000     0.000 r  vga_ctrl/vcounter_reg[1]/C
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga_ctrl/vcounter_reg[1]/Q
                         net (fo=31, routed)          1.797     2.253    vga_ctrl/vcounter_reg[10]_1[1]
    SLICE_X0Y15          LUT3 (Prop_lut3_I1_O)        0.152     2.405 f  vga_ctrl/RED2__1_carry__1_i_11/O
                         net (fo=2, routed)           0.819     3.225    vga_ctrl/RED2__1_carry__1_i_11_n_0
    SLICE_X3Y14          LUT5 (Prop_lut5_I3_O)        0.326     3.551 r  vga_ctrl/RED2__1_carry__1_i_3/O
                         net (fo=2, routed)           0.881     4.432    vga_ctrl/vcounter_reg[10]_0[1]
    SLICE_X2Y14          LUT6 (Prop_lut6_I0_O)        0.124     4.556 r  vga_ctrl/RED2__1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     4.556    pong_disp/RED2__35_carry_i_2_0[1]
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.089 r  pong_disp/RED2__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.089    pong_disp/RED2__1_carry__1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.308 r  pong_disp/RED2__1_carry__2/O[0]
                         net (fo=2, routed)           0.963     6.271    vga_ctrl/RED2__29_carry[0]
    SLICE_X0Y14          LUT2 (Prop_lut2_I0_O)        0.295     6.566 r  vga_ctrl/RED2__29_carry_i_2/O
                         net (fo=1, routed)           0.000     6.566    pong_disp/RED2__35_carry_i_1[0]
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.793 r  pong_disp/RED2__29_carry/O[1]
                         net (fo=1, routed)           0.805     7.599    vga_ctrl/RED2__35_carry__0[1]
    SLICE_X1Y15          LUT2 (Prop_lut2_I1_O)        0.303     7.902 r  vga_ctrl/RED2__35_carry__0_i_2/O
                         net (fo=1, routed)           0.000     7.902    pong_disp/RED_OBUF[3]_inst_i_6_1[0]
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.326 f  pong_disp/RED2__35_carry__0/O[1]
                         net (fo=1, routed)           0.644     8.969    pong_disp/RED2__35_carry__0_n_6
    SLICE_X0Y15          LUT6 (Prop_lut6_I3_O)        0.303     9.272 f  pong_disp/RED_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           1.235    10.507    vga_ctrl/BLUE_OBUF[3]_inst_i_1_0
    SLICE_X0Y25          LUT5 (Prop_lut5_I2_O)        0.124    10.631 f  vga_ctrl/BLUE_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.789    11.420    vga_ctrl/BLUE_OBUF[3]_inst_i_3_n_0
    SLICE_X0Y26          LUT4 (Prop_lut4_I3_O)        0.150    11.570 r  vga_ctrl/BLUE_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.876    13.446    BLUE_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.697    17.143 r  BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.143    BLUE[0]
    N18                                                               r  BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_ctrl/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            GREEN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.895ns  (logic 7.115ns (42.116%)  route 9.780ns (57.884%))
  Logic Levels:           14  (CARRY4=4 FDRE=1 LUT2=2 LUT3=2 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE                         0.000     0.000 r  vga_ctrl/vcounter_reg[1]/C
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga_ctrl/vcounter_reg[1]/Q
                         net (fo=31, routed)          1.797     2.253    vga_ctrl/vcounter_reg[10]_1[1]
    SLICE_X0Y15          LUT3 (Prop_lut3_I1_O)        0.152     2.405 f  vga_ctrl/RED2__1_carry__1_i_11/O
                         net (fo=2, routed)           0.819     3.225    vga_ctrl/RED2__1_carry__1_i_11_n_0
    SLICE_X3Y14          LUT5 (Prop_lut5_I3_O)        0.326     3.551 r  vga_ctrl/RED2__1_carry__1_i_3/O
                         net (fo=2, routed)           0.881     4.432    vga_ctrl/vcounter_reg[10]_0[1]
    SLICE_X2Y14          LUT6 (Prop_lut6_I0_O)        0.124     4.556 r  vga_ctrl/RED2__1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     4.556    pong_disp/RED2__35_carry_i_2_0[1]
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.089 r  pong_disp/RED2__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.089    pong_disp/RED2__1_carry__1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.308 r  pong_disp/RED2__1_carry__2/O[0]
                         net (fo=2, routed)           0.963     6.271    vga_ctrl/RED2__29_carry[0]
    SLICE_X0Y14          LUT2 (Prop_lut2_I0_O)        0.295     6.566 r  vga_ctrl/RED2__29_carry_i_2/O
                         net (fo=1, routed)           0.000     6.566    pong_disp/RED2__35_carry_i_1[0]
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.793 r  pong_disp/RED2__29_carry/O[1]
                         net (fo=1, routed)           0.805     7.599    vga_ctrl/RED2__35_carry__0[1]
    SLICE_X1Y15          LUT2 (Prop_lut2_I1_O)        0.303     7.902 r  vga_ctrl/RED2__35_carry__0_i_2/O
                         net (fo=1, routed)           0.000     7.902    pong_disp/RED_OBUF[3]_inst_i_6_1[0]
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.326 f  pong_disp/RED2__35_carry__0/O[1]
                         net (fo=1, routed)           0.644     8.969    pong_disp/RED2__35_carry__0_n_6
    SLICE_X0Y15          LUT6 (Prop_lut6_I3_O)        0.303     9.272 f  pong_disp/RED_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           1.077    10.349    vga_ctrl/BLUE_OBUF[3]_inst_i_1_0
    SLICE_X0Y25          LUT6 (Prop_lut6_I2_O)        0.124    10.473 f  vga_ctrl/RED_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           0.425    10.898    vga_ctrl/RED_OBUF[3]_inst_i_3_n_0
    SLICE_X0Y26          LUT3 (Prop_lut3_I2_O)        0.124    11.022 r  vga_ctrl/GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.368    13.390    GREEN_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505    16.895 r  GREEN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.895    GREEN[1]
    H17                                                               r  GREEN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_ctrl/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.888ns  (logic 7.134ns (42.241%)  route 9.755ns (57.759%))
  Logic Levels:           14  (CARRY4=4 FDRE=1 LUT2=2 LUT3=2 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE                         0.000     0.000 r  vga_ctrl/vcounter_reg[1]/C
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga_ctrl/vcounter_reg[1]/Q
                         net (fo=31, routed)          1.797     2.253    vga_ctrl/vcounter_reg[10]_1[1]
    SLICE_X0Y15          LUT3 (Prop_lut3_I1_O)        0.152     2.405 f  vga_ctrl/RED2__1_carry__1_i_11/O
                         net (fo=2, routed)           0.819     3.225    vga_ctrl/RED2__1_carry__1_i_11_n_0
    SLICE_X3Y14          LUT5 (Prop_lut5_I3_O)        0.326     3.551 r  vga_ctrl/RED2__1_carry__1_i_3/O
                         net (fo=2, routed)           0.881     4.432    vga_ctrl/vcounter_reg[10]_0[1]
    SLICE_X2Y14          LUT6 (Prop_lut6_I0_O)        0.124     4.556 r  vga_ctrl/RED2__1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     4.556    pong_disp/RED2__35_carry_i_2_0[1]
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.089 r  pong_disp/RED2__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.089    pong_disp/RED2__1_carry__1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.308 r  pong_disp/RED2__1_carry__2/O[0]
                         net (fo=2, routed)           0.963     6.271    vga_ctrl/RED2__29_carry[0]
    SLICE_X0Y14          LUT2 (Prop_lut2_I0_O)        0.295     6.566 r  vga_ctrl/RED2__29_carry_i_2/O
                         net (fo=1, routed)           0.000     6.566    pong_disp/RED2__35_carry_i_1[0]
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.793 r  pong_disp/RED2__29_carry/O[1]
                         net (fo=1, routed)           0.805     7.599    vga_ctrl/RED2__35_carry__0[1]
    SLICE_X1Y15          LUT2 (Prop_lut2_I1_O)        0.303     7.902 r  vga_ctrl/RED2__35_carry__0_i_2/O
                         net (fo=1, routed)           0.000     7.902    pong_disp/RED_OBUF[3]_inst_i_6_1[0]
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.326 f  pong_disp/RED2__35_carry__0/O[1]
                         net (fo=1, routed)           0.644     8.969    pong_disp/RED2__35_carry__0_n_6
    SLICE_X0Y15          LUT6 (Prop_lut6_I3_O)        0.303     9.272 f  pong_disp/RED_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           1.077    10.349    vga_ctrl/BLUE_OBUF[3]_inst_i_1_0
    SLICE_X0Y25          LUT6 (Prop_lut6_I2_O)        0.124    10.473 f  vga_ctrl/RED_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           0.819    11.292    vga_ctrl/RED_OBUF[3]_inst_i_3_n_0
    SLICE_X0Y26          LUT3 (Prop_lut3_I2_O)        0.124    11.416 r  vga_ctrl/RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.949    13.365    RED_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524    16.888 r  RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.888    RED[2]
    J19                                                               r  RED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_ctrl/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.768ns  (logic 7.139ns (42.576%)  route 9.629ns (57.424%))
  Logic Levels:           14  (CARRY4=4 FDRE=1 LUT2=2 LUT3=2 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE                         0.000     0.000 r  vga_ctrl/vcounter_reg[1]/C
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga_ctrl/vcounter_reg[1]/Q
                         net (fo=31, routed)          1.797     2.253    vga_ctrl/vcounter_reg[10]_1[1]
    SLICE_X0Y15          LUT3 (Prop_lut3_I1_O)        0.152     2.405 f  vga_ctrl/RED2__1_carry__1_i_11/O
                         net (fo=2, routed)           0.819     3.225    vga_ctrl/RED2__1_carry__1_i_11_n_0
    SLICE_X3Y14          LUT5 (Prop_lut5_I3_O)        0.326     3.551 r  vga_ctrl/RED2__1_carry__1_i_3/O
                         net (fo=2, routed)           0.881     4.432    vga_ctrl/vcounter_reg[10]_0[1]
    SLICE_X2Y14          LUT6 (Prop_lut6_I0_O)        0.124     4.556 r  vga_ctrl/RED2__1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     4.556    pong_disp/RED2__35_carry_i_2_0[1]
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.089 r  pong_disp/RED2__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.089    pong_disp/RED2__1_carry__1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.308 r  pong_disp/RED2__1_carry__2/O[0]
                         net (fo=2, routed)           0.963     6.271    vga_ctrl/RED2__29_carry[0]
    SLICE_X0Y14          LUT2 (Prop_lut2_I0_O)        0.295     6.566 r  vga_ctrl/RED2__29_carry_i_2/O
                         net (fo=1, routed)           0.000     6.566    pong_disp/RED2__35_carry_i_1[0]
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.793 r  pong_disp/RED2__29_carry/O[1]
                         net (fo=1, routed)           0.805     7.599    vga_ctrl/RED2__35_carry__0[1]
    SLICE_X1Y15          LUT2 (Prop_lut2_I1_O)        0.303     7.902 r  vga_ctrl/RED2__35_carry__0_i_2/O
                         net (fo=1, routed)           0.000     7.902    pong_disp/RED_OBUF[3]_inst_i_6_1[0]
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.326 f  pong_disp/RED2__35_carry__0/O[1]
                         net (fo=1, routed)           0.644     8.969    pong_disp/RED2__35_carry__0_n_6
    SLICE_X0Y15          LUT6 (Prop_lut6_I3_O)        0.303     9.272 f  pong_disp/RED_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           1.077    10.349    vga_ctrl/BLUE_OBUF[3]_inst_i_1_0
    SLICE_X0Y25          LUT6 (Prop_lut6_I2_O)        0.124    10.473 f  vga_ctrl/RED_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           0.425    10.898    vga_ctrl/RED_OBUF[3]_inst_i_3_n_0
    SLICE_X0Y26          LUT3 (Prop_lut3_I2_O)        0.124    11.022 r  vga_ctrl/GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.217    13.239    GREEN_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    16.768 r  GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.768    GREEN[2]
    G17                                                               r  GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_ctrl/vcounter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_ctrl/vcounter_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.186ns (56.160%)  route 0.145ns (43.840%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE                         0.000     0.000 r  vga_ctrl/vcounter_reg[5]/C
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_ctrl/vcounter_reg[5]/Q
                         net (fo=27, routed)          0.145     0.286    vga_ctrl/vcounter_reg[10]_1[5]
    SLICE_X3Y12          LUT6 (Prop_lut6_I0_O)        0.045     0.331 r  vga_ctrl/vcounter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.331    vga_ctrl/vcounter[5]_i_1_n_0
    SLICE_X3Y12          FDRE                                         r  vga_ctrl/vcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pong_disp/ball_dx_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pong_disp/ball_dx_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE                         0.000     0.000 r  pong_disp/ball_dx_reg[1]/C
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  pong_disp/ball_dx_reg[1]/Q
                         net (fo=3, routed)           0.168     0.309    pong_disp/ball_dx_reg_n_0_[1]
    SLICE_X7Y24          LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  pong_disp/ball_dx[1]_i_1/O
                         net (fo=1, routed)           0.000     0.354    pong_disp/p_1_in[1]
    SLICE_X7Y24          FDRE                                         r  pong_disp/ball_dx_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pong_disp/ball_dy_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pong_disp/ball_dy_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y17         FDRE                         0.000     0.000 r  pong_disp/ball_dy_reg[11]/C
    SLICE_X15Y17         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  pong_disp/ball_dy_reg[11]/Q
                         net (fo=4, routed)           0.168     0.309    pong_disp/ball_dy_reg_n_0_[11]
    SLICE_X15Y17         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  pong_disp/ball_dy[11]_i_1/O
                         net (fo=1, routed)           0.000     0.354    pong_disp/ball_dy[11]_i_1_n_0
    SLICE_X15Y17         FDRE                                         r  pong_disp/ball_dy_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pong_disp/ball_dy_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pong_disp/ball_dy_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y19         FDRE                         0.000     0.000 r  pong_disp/ball_dy_reg[14]/C
    SLICE_X15Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  pong_disp/ball_dy_reg[14]/Q
                         net (fo=4, routed)           0.168     0.309    pong_disp/ball_dy_reg_n_0_[14]
    SLICE_X15Y19         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  pong_disp/ball_dy[14]_i_1/O
                         net (fo=1, routed)           0.000     0.354    pong_disp/ball_dy[14]_i_1_n_0
    SLICE_X15Y19         FDRE                                         r  pong_disp/ball_dy_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pong_disp/ball_dy_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pong_disp/ball_dy_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y20         FDRE                         0.000     0.000 r  pong_disp/ball_dy_reg[20]/C
    SLICE_X15Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  pong_disp/ball_dy_reg[20]/Q
                         net (fo=4, routed)           0.168     0.309    pong_disp/ball_dy_reg_n_0_[20]
    SLICE_X15Y20         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  pong_disp/ball_dy[20]_i_1/O
                         net (fo=1, routed)           0.000     0.354    pong_disp/ball_dy[20]_i_1_n_0
    SLICE_X15Y20         FDRE                                         r  pong_disp/ball_dy_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pong_disp/ball_dy_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pong_disp/ball_dy_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y17         FDRE                         0.000     0.000 r  pong_disp/ball_dy_reg[8]/C
    SLICE_X11Y17         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  pong_disp/ball_dy_reg[8]/Q
                         net (fo=4, routed)           0.168     0.309    pong_disp/ball_dy_reg_n_0_[8]
    SLICE_X11Y17         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  pong_disp/ball_dy[8]_i_1/O
                         net (fo=1, routed)           0.000     0.354    pong_disp/ball_dy[8]_i_1_n_0
    SLICE_X11Y17         FDRE                                         r  pong_disp/ball_dy_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pong_disp/ball_dy_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pong_disp/ball_dy_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE                         0.000     0.000 r  pong_disp/ball_dy_reg[9]/C
    SLICE_X9Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  pong_disp/ball_dy_reg[9]/Q
                         net (fo=4, routed)           0.168     0.309    pong_disp/ball_dy_reg_n_0_[9]
    SLICE_X9Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  pong_disp/ball_dy[9]_i_1/O
                         net (fo=1, routed)           0.000     0.354    pong_disp/ball_dy[9]_i_1_n_0
    SLICE_X9Y18          FDRE                                         r  pong_disp/ball_dy_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pong_disp/ball_x_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pong_disp/ball_x_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE                         0.000     0.000 r  pong_disp/ball_x_reg[0]/C
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  pong_disp/ball_x_reg[0]/Q
                         net (fo=14, routed)          0.168     0.309    pong_disp/ball_x_reg[9]_0[0]
    SLICE_X7Y23          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  pong_disp/ball_x[0]_i_2/O
                         net (fo=1, routed)           0.000     0.354    pong_disp/ball_x[0]_i_2_n_0
    SLICE_X7Y23          FDRE                                         r  pong_disp/ball_x_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pong_disp/ball_dy_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pong_disp/ball_dy_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y19         FDRE                         0.000     0.000 r  pong_disp/ball_dy_reg[17]/C
    SLICE_X15Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  pong_disp/ball_dy_reg[17]/Q
                         net (fo=4, routed)           0.170     0.311    pong_disp/ball_dy_reg_n_0_[17]
    SLICE_X15Y19         LUT1 (Prop_lut1_I0_O)        0.045     0.356 r  pong_disp/ball_dy[17]_i_1/O
                         net (fo=1, routed)           0.000     0.356    pong_disp/ball_dy[17]_i_1_n_0
    SLICE_X15Y19         FDRE                                         r  pong_disp/ball_dy_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pong_disp/ball_dy_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pong_disp/ball_dy_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y20         FDRE                         0.000     0.000 r  pong_disp/ball_dy_reg[24]/C
    SLICE_X15Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  pong_disp/ball_dy_reg[24]/Q
                         net (fo=4, routed)           0.170     0.311    pong_disp/ball_dy_reg_n_0_[24]
    SLICE_X15Y20         LUT1 (Prop_lut1_I0_O)        0.045     0.356 r  pong_disp/ball_dy[24]_i_1/O
                         net (fo=1, routed)           0.000     0.356    pong_disp/ball_dy[24]_i_1_n_0
    SLICE_X15Y20         FDRE                                         r  pong_disp/ball_dy_reg[24]/D
  -------------------------------------------------------------------    -------------------





