<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">,   1025, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll,  24438, user unroll pragmas are applied</column>
            <column name="">(2) simplification,   6457, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline,   6081, user inline pragmas are applied</column>
            <column name="">(4) simplification,   5825, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition, 172655 *, user array partition pragmas are applied</column>
            <column name="">(2) simplification,  11801, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate ,  11801, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape,  11801, apply array reshape pragmas</column>
            <column name="">(5) access patterns,  11563, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification,  11419, loop and instruction simplification</column>
            <column name="">(2) parallelization,  11419, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition,  11419, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification,  11325, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering,  12661, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations,  12126, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="forward" col1="FeedForward.cpp:280" col2="1025" col3="5825" col4="11563" col5="11325" col6="12126">
                    <row id="8" col0="node7" col1="FeedForward.cpp:258" col2="64" col3="85" col4="59" col5="59" col6="99"/>
                    <row id="4" col0="node6" col1="FeedForward.cpp:233" col2="59" col3="547" col4="779" col5="779" col6="915"/>
                    <row id="2" col0="node5" col1="FeedForward.cpp:174" col2="214" col3="2039" col4="2860" col5="2701" col6="2856"/>
                    <row id="1" col0="node4" col1="FeedForward.cpp:147" col2="81" col3="283" col4="203" col5="203" col6="419"/>
                    <row id="6" col0="node3" col1="FeedForward.cpp:122" col2="59" col3="547" col4="779" col5="779" col6="915"/>
                    <row id="5" col0="node2" col1="FeedForward.cpp:63" col2="214" col3="2031" col4="2756" col5="2677" col6="2832"/>
                    <row id="3" col0="node1" col1="FeedForward.cpp:39" col2="76" col3="115" col4="75" col5="75" col6="187"/>
                    <row id="7" col0="node0" col1="FeedForward.cpp:17" col2="66" col3="85" col4="91" col5="91" col6="147"/>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

