#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Sat May 19 17:33:04 2018
# Process ID: 12684
# Current directory: C:/Users/rinel/Desktop/computer_architecture_project/hdmi_out_test/hdmi_out_test.runs/synth_1
# Command line: vivado.exe -log hdmi_controller.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source hdmi_controller.tcl
# Log file: C:/Users/rinel/Desktop/computer_architecture_project/hdmi_out_test/hdmi_out_test.runs/synth_1/hdmi_controller.vds
# Journal file: C:/Users/rinel/Desktop/computer_architecture_project/hdmi_out_test/hdmi_out_test.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source hdmi_controller.tcl -notrace
Command: synth_design -top hdmi_controller -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 300 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 387.121 ; gain = 98.879
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'hdmi_controller' [C:/Users/rinel/Desktop/computer_architecture_project/hdmi_out_test/hdmi_out_test.srcs/sources_1/new/hdmi_controller.vhd:55]
INFO: [Synth 8-3491] module 'clk_wiz_hdmi' declared at 'C:/Users/rinel/Desktop/computer_architecture_project/hdmi_out_test/hdmi_out_test.runs/synth_1/.Xil/Vivado-12684-DESKTOP-0KG3I12/realtime/clk_wiz_hdmi_stub.vhdl:5' bound to instance 'clk_wiz_hdmi_0' of component 'clk_wiz_hdmi' [C:/Users/rinel/Desktop/computer_architecture_project/hdmi_out_test/hdmi_out_test.srcs/sources_1/new/hdmi_controller.vhd:127]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_hdmi' [C:/Users/rinel/Desktop/computer_architecture_project/hdmi_out_test/hdmi_out_test.runs/synth_1/.Xil/Vivado-12684-DESKTOP-0KG3I12/realtime/clk_wiz_hdmi_stub.vhdl:16]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDS_clk' to cell 'OBUFDS' [C:/Users/rinel/Desktop/computer_architecture_project/hdmi_out_test/hdmi_out_test.srcs/sources_1/new/hdmi_controller.vhd:136]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDS_0b' to cell 'OBUFDS' [C:/Users/rinel/Desktop/computer_architecture_project/hdmi_out_test/hdmi_out_test.srcs/sources_1/new/hdmi_controller.vhd:144]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDS_1g' to cell 'OBUFDS' [C:/Users/rinel/Desktop/computer_architecture_project/hdmi_out_test/hdmi_out_test.srcs/sources_1/new/hdmi_controller.vhd:151]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDS_2r' to cell 'OBUFDS' [C:/Users/rinel/Desktop/computer_architecture_project/hdmi_out_test/hdmi_out_test.srcs/sources_1/new/hdmi_controller.vhd:158]
INFO: [Synth 8-3491] module 'tmds_transmitter' declared at 'C:/Users/rinel/Desktop/computer_architecture_project/hdmi_out_test/hdmi_out_test.srcs/sources_1/new/tmds_transmitter.vhd:45' bound to instance 'tdms_tx' of component 'tmds_transmitter' [C:/Users/rinel/Desktop/computer_architecture_project/hdmi_out_test/hdmi_out_test.srcs/sources_1/new/hdmi_controller.vhd:165]
INFO: [Synth 8-638] synthesizing module 'tmds_transmitter' [C:/Users/rinel/Desktop/computer_architecture_project/hdmi_out_test/hdmi_out_test.srcs/sources_1/new/tmds_transmitter.vhd:58]
	Parameter dvi_mode bound to: 0 - type: bool 
	Parameter channel_num bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'tmds_encoder' declared at 'C:/Users/rinel/Desktop/computer_architecture_project/hdmi_out_test/hdmi_out_test.srcs/sources_1/new/tmds_encoder.vhd:36' bound to instance 'tmds_enc0' of component 'tmds_encoder' [C:/Users/rinel/Desktop/computer_architecture_project/hdmi_out_test/hdmi_out_test.srcs/sources_1/new/tmds_transmitter.vhd:103]
INFO: [Synth 8-638] synthesizing module 'tmds_encoder' [C:/Users/rinel/Desktop/computer_architecture_project/hdmi_out_test/hdmi_out_test.srcs/sources_1/new/tmds_encoder.vhd:52]
	Parameter channel_num bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'serializer10bit' declared at 'C:/Users/rinel/Desktop/computer_architecture_project/hdmi_out_test/hdmi_out_test.srcs/sources_1/new/serializer10bit.vhd:34' bound to instance 'serializer_inst' of component 'serializer10bit' [C:/Users/rinel/Desktop/computer_architecture_project/hdmi_out_test/hdmi_out_test.srcs/sources_1/new/tmds_encoder.vhd:96]
INFO: [Synth 8-638] synthesizing module 'serializer10bit' [C:/Users/rinel/Desktop/computer_architecture_project/hdmi_out_test/hdmi_out_test.srcs/sources_1/new/serializer10bit.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'serializer10bit' (1#1) [C:/Users/rinel/Desktop/computer_architecture_project/hdmi_out_test/hdmi_out_test.srcs/sources_1/new/serializer10bit.vhd:40]
WARNING: [Synth 8-614] signal 'd_in_xnor' is read in the process but is not in the sensitivity list [C:/Users/rinel/Desktop/computer_architecture_project/hdmi_out_test/hdmi_out_test.srcs/sources_1/new/tmds_encoder.vhd:139]
WARNING: [Synth 8-614] signal 'd_in_xor' is read in the process but is not in the sensitivity list [C:/Users/rinel/Desktop/computer_architecture_project/hdmi_out_test/hdmi_out_test.srcs/sources_1/new/tmds_encoder.vhd:139]
INFO: [Synth 8-226] default block is never used [C:/Users/rinel/Desktop/computer_architecture_project/hdmi_out_test/hdmi_out_test.srcs/sources_1/new/tmds_encoder.vhd:217]
WARNING: [Synth 8-6014] Unused sequential element disp_out_reg was removed.  [C:/Users/rinel/Desktop/computer_architecture_project/hdmi_out_test/hdmi_out_test.srcs/sources_1/new/tmds_encoder.vhd:170]
WARNING: [Synth 8-6014] Unused sequential element data_out_reg was removed.  [C:/Users/rinel/Desktop/computer_architecture_project/hdmi_out_test/hdmi_out_test.srcs/sources_1/new/tmds_encoder.vhd:176]
INFO: [Synth 8-256] done synthesizing module 'tmds_encoder' (2#1) [C:/Users/rinel/Desktop/computer_architecture_project/hdmi_out_test/hdmi_out_test.srcs/sources_1/new/tmds_encoder.vhd:52]
	Parameter channel_num bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'tmds_encoder' declared at 'C:/Users/rinel/Desktop/computer_architecture_project/hdmi_out_test/hdmi_out_test.srcs/sources_1/new/tmds_encoder.vhd:36' bound to instance 'tmds_enc1' of component 'tmds_encoder' [C:/Users/rinel/Desktop/computer_architecture_project/hdmi_out_test/hdmi_out_test.srcs/sources_1/new/tmds_transmitter.vhd:117]
INFO: [Synth 8-638] synthesizing module 'tmds_encoder__parameterized1' [C:/Users/rinel/Desktop/computer_architecture_project/hdmi_out_test/hdmi_out_test.srcs/sources_1/new/tmds_encoder.vhd:52]
	Parameter channel_num bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'serializer10bit' declared at 'C:/Users/rinel/Desktop/computer_architecture_project/hdmi_out_test/hdmi_out_test.srcs/sources_1/new/serializer10bit.vhd:34' bound to instance 'serializer_inst' of component 'serializer10bit' [C:/Users/rinel/Desktop/computer_architecture_project/hdmi_out_test/hdmi_out_test.srcs/sources_1/new/tmds_encoder.vhd:96]
WARNING: [Synth 8-614] signal 'd_in_xnor' is read in the process but is not in the sensitivity list [C:/Users/rinel/Desktop/computer_architecture_project/hdmi_out_test/hdmi_out_test.srcs/sources_1/new/tmds_encoder.vhd:139]
WARNING: [Synth 8-614] signal 'd_in_xor' is read in the process but is not in the sensitivity list [C:/Users/rinel/Desktop/computer_architecture_project/hdmi_out_test/hdmi_out_test.srcs/sources_1/new/tmds_encoder.vhd:139]
INFO: [Synth 8-226] default block is never used [C:/Users/rinel/Desktop/computer_architecture_project/hdmi_out_test/hdmi_out_test.srcs/sources_1/new/tmds_encoder.vhd:217]
WARNING: [Synth 8-6014] Unused sequential element disp_out_reg was removed.  [C:/Users/rinel/Desktop/computer_architecture_project/hdmi_out_test/hdmi_out_test.srcs/sources_1/new/tmds_encoder.vhd:170]
WARNING: [Synth 8-6014] Unused sequential element data_out_reg was removed.  [C:/Users/rinel/Desktop/computer_architecture_project/hdmi_out_test/hdmi_out_test.srcs/sources_1/new/tmds_encoder.vhd:176]
INFO: [Synth 8-256] done synthesizing module 'tmds_encoder__parameterized1' (2#1) [C:/Users/rinel/Desktop/computer_architecture_project/hdmi_out_test/hdmi_out_test.srcs/sources_1/new/tmds_encoder.vhd:52]
	Parameter channel_num bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'tmds_encoder' declared at 'C:/Users/rinel/Desktop/computer_architecture_project/hdmi_out_test/hdmi_out_test.srcs/sources_1/new/tmds_encoder.vhd:36' bound to instance 'tmds_enc2' of component 'tmds_encoder' [C:/Users/rinel/Desktop/computer_architecture_project/hdmi_out_test/hdmi_out_test.srcs/sources_1/new/tmds_transmitter.vhd:130]
INFO: [Synth 8-638] synthesizing module 'tmds_encoder__parameterized3' [C:/Users/rinel/Desktop/computer_architecture_project/hdmi_out_test/hdmi_out_test.srcs/sources_1/new/tmds_encoder.vhd:52]
	Parameter channel_num bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'serializer10bit' declared at 'C:/Users/rinel/Desktop/computer_architecture_project/hdmi_out_test/hdmi_out_test.srcs/sources_1/new/serializer10bit.vhd:34' bound to instance 'serializer_inst' of component 'serializer10bit' [C:/Users/rinel/Desktop/computer_architecture_project/hdmi_out_test/hdmi_out_test.srcs/sources_1/new/tmds_encoder.vhd:96]
WARNING: [Synth 8-614] signal 'd_in_xnor' is read in the process but is not in the sensitivity list [C:/Users/rinel/Desktop/computer_architecture_project/hdmi_out_test/hdmi_out_test.srcs/sources_1/new/tmds_encoder.vhd:139]
WARNING: [Synth 8-614] signal 'd_in_xor' is read in the process but is not in the sensitivity list [C:/Users/rinel/Desktop/computer_architecture_project/hdmi_out_test/hdmi_out_test.srcs/sources_1/new/tmds_encoder.vhd:139]
INFO: [Synth 8-226] default block is never used [C:/Users/rinel/Desktop/computer_architecture_project/hdmi_out_test/hdmi_out_test.srcs/sources_1/new/tmds_encoder.vhd:217]
WARNING: [Synth 8-6014] Unused sequential element disp_out_reg was removed.  [C:/Users/rinel/Desktop/computer_architecture_project/hdmi_out_test/hdmi_out_test.srcs/sources_1/new/tmds_encoder.vhd:170]
WARNING: [Synth 8-6014] Unused sequential element data_out_reg was removed.  [C:/Users/rinel/Desktop/computer_architecture_project/hdmi_out_test/hdmi_out_test.srcs/sources_1/new/tmds_encoder.vhd:176]
INFO: [Synth 8-256] done synthesizing module 'tmds_encoder__parameterized3' (2#1) [C:/Users/rinel/Desktop/computer_architecture_project/hdmi_out_test/hdmi_out_test.srcs/sources_1/new/tmds_encoder.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'tmds_transmitter' (3#1) [C:/Users/rinel/Desktop/computer_architecture_project/hdmi_out_test/hdmi_out_test.srcs/sources_1/new/tmds_transmitter.vhd:58]
WARNING: [Synth 8-6014] Unused sequential element f_counter_reg was removed.  [C:/Users/rinel/Desktop/computer_architecture_project/hdmi_out_test/hdmi_out_test.srcs/sources_1/new/hdmi_controller.vhd:293]
INFO: [Synth 8-256] done synthesizing module 'hdmi_controller' (4#1) [C:/Users/rinel/Desktop/computer_architecture_project/hdmi_out_test/hdmi_out_test.srcs/sources_1/new/hdmi_controller.vhd:55]
WARNING: [Synth 8-3331] design tmds_encoder__parameterized3 has unconnected port HSYNC
WARNING: [Synth 8-3331] design tmds_encoder__parameterized3 has unconnected port VSYNC
WARNING: [Synth 8-3331] design tmds_encoder__parameterized1 has unconnected port HSYNC
WARNING: [Synth 8-3331] design tmds_encoder__parameterized1 has unconnected port VSYNC
WARNING: [Synth 8-3331] design hdmi_controller has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 441.340 ; gain = 153.098
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 441.340 ; gain = 153.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 441.340 ; gain = 153.098
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/rinel/Desktop/computer_architecture_project/hdmi_out_test/hdmi_out_test.srcs/sources_1/ip/clk_wiz_hdmi/clk_wiz_hdmi/clk_wiz_hdmi_in_context.xdc] for cell 'clk_wiz_hdmi_0'
Finished Parsing XDC File [c:/Users/rinel/Desktop/computer_architecture_project/hdmi_out_test/hdmi_out_test.srcs/sources_1/ip/clk_wiz_hdmi/clk_wiz_hdmi/clk_wiz_hdmi_in_context.xdc] for cell 'clk_wiz_hdmi_0'
Parsing XDC File [C:/Users/rinel/Desktop/computer_architecture_project/hdmi_out_test/hdmi_out_test.srcs/constrs_1/imports/docs/PYNQ-Z1_C.xdc]
Finished Parsing XDC File [C:/Users/rinel/Desktop/computer_architecture_project/hdmi_out_test/hdmi_out_test.srcs/constrs_1/imports/docs/PYNQ-Z1_C.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/rinel/Desktop/computer_architecture_project/hdmi_out_test/hdmi_out_test.srcs/constrs_1/imports/docs/PYNQ-Z1_C.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hdmi_controller_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hdmi_controller_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 810.578 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 810.578 ; gain = 522.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 810.578 ; gain = 522.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_sys. (constraint file  c:/Users/rinel/Desktop/computer_architecture_project/hdmi_out_test/hdmi_out_test.srcs/sources_1/ip/clk_wiz_hdmi/clk_wiz_hdmi/clk_wiz_hdmi_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_sys. (constraint file  c:/Users/rinel/Desktop/computer_architecture_project/hdmi_out_test/hdmi_out_test.srcs/sources_1/ip/clk_wiz_hdmi/clk_wiz_hdmi/clk_wiz_hdmi_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for clk_wiz_hdmi_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 810.578 ; gain = 522.336
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/rinel/Desktop/computer_architecture_project/hdmi_out_test/hdmi_out_test.srcs/sources_1/new/tmds_encoder.vhd:153]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/rinel/Desktop/computer_architecture_project/hdmi_out_test/hdmi_out_test.srcs/sources_1/new/tmds_encoder.vhd:153]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/rinel/Desktop/computer_architecture_project/hdmi_out_test/hdmi_out_test.srcs/sources_1/new/tmds_encoder.vhd:153]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/rinel/Desktop/computer_architecture_project/hdmi_out_test/hdmi_out_test.srcs/sources_1/new/tmds_encoder.vhd:153]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/rinel/Desktop/computer_architecture_project/hdmi_out_test/hdmi_out_test.srcs/sources_1/new/tmds_encoder.vhd:153]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/rinel/Desktop/computer_architecture_project/hdmi_out_test/hdmi_out_test.srcs/sources_1/new/tmds_encoder.vhd:175]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/rinel/Desktop/computer_architecture_project/hdmi_out_test/hdmi_out_test.srcs/sources_1/new/tmds_encoder.vhd:153]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/rinel/Desktop/computer_architecture_project/hdmi_out_test/hdmi_out_test.srcs/sources_1/new/tmds_encoder.vhd:153]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/rinel/Desktop/computer_architecture_project/hdmi_out_test/hdmi_out_test.srcs/sources_1/new/tmds_encoder.vhd:153]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/rinel/Desktop/computer_architecture_project/hdmi_out_test/hdmi_out_test.srcs/sources_1/new/tmds_encoder.vhd:153]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/rinel/Desktop/computer_architecture_project/hdmi_out_test/hdmi_out_test.srcs/sources_1/new/tmds_encoder.vhd:153]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/rinel/Desktop/computer_architecture_project/hdmi_out_test/hdmi_out_test.srcs/sources_1/new/tmds_encoder.vhd:175]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/rinel/Desktop/computer_architecture_project/hdmi_out_test/hdmi_out_test.srcs/sources_1/new/tmds_encoder.vhd:153]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/rinel/Desktop/computer_architecture_project/hdmi_out_test/hdmi_out_test.srcs/sources_1/new/tmds_encoder.vhd:153]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/rinel/Desktop/computer_architecture_project/hdmi_out_test/hdmi_out_test.srcs/sources_1/new/tmds_encoder.vhd:153]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/rinel/Desktop/computer_architecture_project/hdmi_out_test/hdmi_out_test.srcs/sources_1/new/tmds_encoder.vhd:153]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/rinel/Desktop/computer_architecture_project/hdmi_out_test/hdmi_out_test.srcs/sources_1/new/tmds_encoder.vhd:153]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/rinel/Desktop/computer_architecture_project/hdmi_out_test/hdmi_out_test.srcs/sources_1/new/tmds_encoder.vhd:175]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 810.578 ; gain = 522.336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 8     
	   2 Input      4 Bit       Adders := 18    
	   8 Input      4 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 24    
	   5 Input      4 Bit       Adders := 6     
+---XORs : 
	   2 Input      1 Bit         XORs := 42    
+---Registers : 
	               24 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 10    
	                4 Bit    Registers := 10    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 13    
	   4 Input     10 Bit        Muxes := 1     
	  16 Input     10 Bit        Muxes := 2     
	   8 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 24    
	   5 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module hdmi_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 8     
+---Registers : 
	               24 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 4     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module serializer10bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module tmds_encoder 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      4 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 5     
	   3 Input      4 Bit       Adders := 8     
	   5 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
Module tmds_encoder__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      4 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 5     
	   3 Input      4 Bit       Adders := 8     
	   5 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	  16 Input     10 Bit        Muxes := 1     
	   8 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
Module tmds_encoder__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      4 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 5     
	   3 Input      4 Bit       Adders := 8     
	   5 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	  16 Input     10 Bit        Muxes := 1     
	   8 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-115] binding instance 'i_15' in module 'partition' to reference 'logic__287' which has no pins
WARNING: [Synth 8-115] binding instance 'i_16' in module 'partition' to reference 'logic__288' which has no pins
WARNING: [Synth 8-115] binding instance 'i_17' in module 'partition' to reference 'logic__289' which has no pins
WARNING: [Synth 8-115] binding instance 'i_18' in module 'partition' to reference 'logic__290' which has no pins
WARNING: [Synth 8-115] binding instance 'i_19' in module 'partition' to reference 'logic__291' which has no pins
WARNING: [Synth 8-115] binding instance 'i_20' in module 'partition' to reference 'logic__292' which has no pins
WARNING: [Synth 8-3331] design hdmi_controller has unconnected port reset
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bvy_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bvx_reg[0] )
INFO: [Synth 8-3886] merging instance 'color_reg[7]' (FDE) to 'color_reg[0]'
INFO: [Synth 8-3886] merging instance 'color_reg[6]' (FDE) to 'color_reg[0]'
INFO: [Synth 8-3886] merging instance 'color_reg[4]' (FDE) to 'color_reg[0]'
INFO: [Synth 8-3886] merging instance 'color_reg[5]' (FDE) to 'color_reg[0]'
INFO: [Synth 8-3886] merging instance 'color_reg[3]' (FDE) to 'color_reg[0]'
INFO: [Synth 8-3886] merging instance 'color_reg[1]' (FDE) to 'color_reg[0]'
INFO: [Synth 8-3886] merging instance 'color_reg[2]' (FDE) to 'color_reg[0]'
INFO: [Synth 8-3886] merging instance 'control_reg[1]' (FD) to 'control_reg[3]'
INFO: [Synth 8-3886] merging instance 'control_reg[0]' (FD) to 'control_reg[3]'
INFO: [Synth 8-3886] merging instance 'color_reg[15]' (FDE) to 'color_reg[8]'
INFO: [Synth 8-3886] merging instance 'color_reg[14]' (FDE) to 'color_reg[8]'
INFO: [Synth 8-3886] merging instance 'color_reg[12]' (FDE) to 'color_reg[8]'
INFO: [Synth 8-3886] merging instance 'color_reg[13]' (FDE) to 'color_reg[8]'
INFO: [Synth 8-3886] merging instance 'color_reg[11]' (FDE) to 'color_reg[8]'
INFO: [Synth 8-3886] merging instance 'color_reg[9]' (FDE) to 'color_reg[8]'
INFO: [Synth 8-3886] merging instance 'color_reg[10]' (FDE) to 'color_reg[8]'
INFO: [Synth 8-3886] merging instance 'control_reg[3]' (FD) to 'control_reg[2]'
INFO: [Synth 8-3886] merging instance 'color_reg[23]' (FDE) to 'color_reg[16]'
INFO: [Synth 8-3886] merging instance 'color_reg[22]' (FDE) to 'color_reg[16]'
INFO: [Synth 8-3886] merging instance 'color_reg[20]' (FDE) to 'color_reg[16]'
INFO: [Synth 8-3886] merging instance 'color_reg[21]' (FDE) to 'color_reg[16]'
INFO: [Synth 8-3886] merging instance 'color_reg[19]' (FDE) to 'color_reg[16]'
INFO: [Synth 8-3886] merging instance 'color_reg[17]' (FDE) to 'color_reg[16]'
INFO: [Synth 8-3886] merging instance 'color_reg[18]' (FDE) to 'color_reg[16]'
INFO: [Synth 8-3886] merging instance 'mode_reg[0]' (FDR) to 'mode_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\control_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mode_reg[1] )
INFO: [Synth 8-3886] merging instance 'leds_reg[1]' (FDE) to 'leds_reg[2]'
INFO: [Synth 8-3886] merging instance 'leds_reg[2]' (FDE) to 'leds_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leds_reg[3] )
INFO: [Synth 8-3886] merging instance 'tdms_tx/tmds_enc0/data_to_serializer_reg[4]' (FD) to 'tdms_tx/tmds_enc0/data_to_serializer_reg[2]'
INFO: [Synth 8-3886] merging instance 'tdms_tx/tmds_enc0/data_to_serializer_reg[1]' (FD) to 'tdms_tx/tmds_enc0/data_to_serializer_reg[0]'
INFO: [Synth 8-3886] merging instance 'tdms_tx/tmds_enc1/data_to_serializer_reg[1]' (FD) to 'tdms_tx/tmds_enc1/data_to_serializer_reg[0]'
INFO: [Synth 8-3886] merging instance 'tdms_tx/tmds_enc2/data_to_serializer_reg[4]' (FD) to 'tdms_tx/tmds_enc2/data_to_serializer_reg[2]'
INFO: [Synth 8-3886] merging instance 'tdms_tx/tmds_enc2/data_to_serializer_reg[1]' (FD) to 'tdms_tx/tmds_enc2/data_to_serializer_reg[0]'
INFO: [Synth 8-3886] merging instance 'tdms_tx/tmds_enc0/serializer_inst/internal_reg[4]' (FDE) to 'tdms_tx/tmds_enc0/serializer_inst/internal_reg[2]'
INFO: [Synth 8-3886] merging instance 'tdms_tx/tmds_enc0/serializer_inst/internal_reg[1]' (FDE) to 'tdms_tx/tmds_enc0/serializer_inst/internal_reg[0]'
INFO: [Synth 8-3886] merging instance 'tdms_tx/tmds_enc1/serializer_inst/internal_reg[1]' (FDE) to 'tdms_tx/tmds_enc1/serializer_inst/internal_reg[0]'
INFO: [Synth 8-3886] merging instance 'tdms_tx/tmds_enc2/serializer_inst/internal_reg[4]' (FDE) to 'tdms_tx/tmds_enc2/serializer_inst/internal_reg[2]'
INFO: [Synth 8-3886] merging instance 'tdms_tx/tmds_enc2/serializer_inst/internal_reg[1]' (FDE) to 'tdms_tx/tmds_enc2/serializer_inst/internal_reg[0]'
WARNING: [Synth 8-3332] Sequential element (leds_reg[3]) is unused and will be removed from module hdmi_controller.
WARNING: [Synth 8-3332] Sequential element (control_reg[2]) is unused and will be removed from module hdmi_controller.
WARNING: [Synth 8-3332] Sequential element (mode_reg[1]) is unused and will be removed from module hdmi_controller.
WARNING: [Synth 8-3332] Sequential element (bvy_reg[0]) is unused and will be removed from module hdmi_controller.
WARNING: [Synth 8-3332] Sequential element (bvx_reg[0]) is unused and will be removed from module hdmi_controller.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 810.578 ; gain = 522.336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_wiz_hdmi_0/clk_out1' to pin 'clk_wiz_hdmi_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_wiz_hdmi_0/clk_out2' to pin 'clk_wiz_hdmi_0/bbstub_clk_out2/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 810.578 ; gain = 522.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 819.918 ; gain = 531.676
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (tdms_tx/tmds_enc0/total_disp_reg[0]) is unused and will be removed from module hdmi_controller.
WARNING: [Synth 8-3332] Sequential element (tdms_tx/tmds_enc1/total_disp_reg[0]) is unused and will be removed from module hdmi_controller.
WARNING: [Synth 8-3332] Sequential element (tdms_tx/tmds_enc2/total_disp_reg[0]) is unused and will be removed from module hdmi_controller.
WARNING: [Synth 8-3332] Sequential element (bvy_reg[1]) is unused and will be removed from module hdmi_controller.
WARNING: [Synth 8-3332] Sequential element (bposy_reg[0]) is unused and will be removed from module hdmi_controller.
WARNING: [Synth 8-3332] Sequential element (bvx_reg[1]) is unused and will be removed from module hdmi_controller.
WARNING: [Synth 8-3332] Sequential element (bposx_reg[0]) is unused and will be removed from module hdmi_controller.
INFO: [Synth 8-3886] merging instance 'tdms_tx/tmds_enc0/data_to_serializer_reg[3]' (FD) to 'tdms_tx/tmds_enc0/data_to_serializer_reg[0]'
INFO: [Synth 8-3886] merging instance 'tdms_tx/tmds_enc0/data_to_serializer_reg[2]' (FD) to 'tdms_tx/tmds_enc0/data_to_serializer_reg[6]'
INFO: [Synth 8-3886] merging instance 'tdms_tx/tmds_enc0/data_to_serializer_reg[5]' (FD) to 'tdms_tx/tmds_enc0/data_to_serializer_reg[7]'
INFO: [Synth 8-3886] merging instance 'tdms_tx/tmds_enc1/data_to_serializer_reg[2]' (FDS) to 'tdms_tx/tmds_enc1/data_to_serializer_reg[6]'
INFO: [Synth 8-3886] merging instance 'tdms_tx/tmds_enc1/data_to_serializer_reg[3]' (FDR) to 'tdms_tx/tmds_enc1/data_to_serializer_reg[5]'
INFO: [Synth 8-3886] merging instance 'tdms_tx/tmds_enc1/data_to_serializer_reg[7]' (FDR) to 'tdms_tx/tmds_enc1/data_to_serializer_reg[0]'
INFO: [Synth 8-3886] merging instance 'tdms_tx/tmds_enc2/data_to_serializer_reg[3]' (FDR) to 'tdms_tx/tmds_enc2/data_to_serializer_reg[0]'
INFO: [Synth 8-3886] merging instance 'tdms_tx/tmds_enc2/data_to_serializer_reg[2]' (FDS) to 'tdms_tx/tmds_enc2/data_to_serializer_reg[6]'
INFO: [Synth 8-3886] merging instance 'tdms_tx/tmds_enc2/data_to_serializer_reg[5]' (FDR) to 'tdms_tx/tmds_enc2/data_to_serializer_reg[7]'
INFO: [Synth 8-3886] merging instance 'tdms_tx/tmds_enc0/serializer_inst/internal_reg[3]' (FDE) to 'tdms_tx/tmds_enc0/serializer_inst/internal_reg[0]'
INFO: [Synth 8-3886] merging instance 'tdms_tx/tmds_enc0/serializer_inst/internal_reg[2]' (FDE) to 'tdms_tx/tmds_enc0/serializer_inst/internal_reg[6]'
INFO: [Synth 8-3886] merging instance 'tdms_tx/tmds_enc0/serializer_inst/internal_reg[5]' (FDE) to 'tdms_tx/tmds_enc0/serializer_inst/internal_reg[7]'
INFO: [Synth 8-3886] merging instance 'tdms_tx/tmds_enc1/serializer_inst/internal_reg[2]' (FDE) to 'tdms_tx/tmds_enc1/serializer_inst/internal_reg[6]'
INFO: [Synth 8-3886] merging instance 'tdms_tx/tmds_enc1/serializer_inst/internal_reg[3]' (FDE) to 'tdms_tx/tmds_enc1/serializer_inst/internal_reg[5]'
INFO: [Synth 8-3886] merging instance 'tdms_tx/tmds_enc1/serializer_inst/internal_reg[7]' (FDE) to 'tdms_tx/tmds_enc1/serializer_inst/internal_reg[0]'
INFO: [Synth 8-3886] merging instance 'tdms_tx/tmds_enc2/serializer_inst/internal_reg[3]' (FDE) to 'tdms_tx/tmds_enc2/serializer_inst/internal_reg[0]'
INFO: [Synth 8-3886] merging instance 'tdms_tx/tmds_enc2/serializer_inst/internal_reg[2]' (FDE) to 'tdms_tx/tmds_enc2/serializer_inst/internal_reg[6]'
INFO: [Synth 8-3886] merging instance 'tdms_tx/tmds_enc2/serializer_inst/internal_reg[5]' (FDE) to 'tdms_tx/tmds_enc2/serializer_inst/internal_reg[7]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 822.285 ; gain = 534.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:00:55 . Memory (MB): peak = 822.285 ; gain = 534.043
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:00:55 . Memory (MB): peak = 822.285 ; gain = 534.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:00:55 . Memory (MB): peak = 822.285 ; gain = 534.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:50 ; elapsed = 00:00:55 . Memory (MB): peak = 822.285 ; gain = 534.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:00:55 . Memory (MB): peak = 822.285 ; gain = 534.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:50 ; elapsed = 00:00:55 . Memory (MB): peak = 822.285 ; gain = 534.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_hdmi  |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------------+------+
|      |Cell                |Count |
+------+--------------------+------+
|1     |clk_wiz_hdmi_bbox_0 |     1|
|2     |CARRY4              |    42|
|3     |LUT1                |    18|
|4     |LUT2                |    52|
|5     |LUT3                |    38|
|6     |LUT4                |   120|
|7     |LUT5                |    39|
|8     |LUT6                |    71|
|9     |FDRE                |   100|
|10    |FDSE                |    28|
|11    |IBUF                |     6|
|12    |OBUF                |     4|
|13    |OBUFDS              |     4|
+------+--------------------+------+

Report Instance Areas: 
+------+----------------------+-----------------------------+------+
|      |Instance              |Module                       |Cells |
+------+----------------------+-----------------------------+------+
|1     |top                   |                             |   525|
|2     |  tdms_tx             |tmds_transmitter             |   106|
|3     |    tmds_enc0         |tmds_encoder                 |    36|
|4     |      serializer_inst |serializer10bit_1            |    19|
|5     |    tmds_enc1         |tmds_encoder__parameterized1 |    36|
|6     |      serializer_inst |serializer10bit_0            |    20|
|7     |    tmds_enc2         |tmds_encoder__parameterized3 |    34|
|8     |      serializer_inst |serializer10bit              |    19|
+------+----------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:00:55 . Memory (MB): peak = 822.285 ; gain = 534.043
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 19 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 822.285 ; gain = 164.805
Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:00:55 . Memory (MB): peak = 822.285 ; gain = 534.043
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
123 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:59 . Memory (MB): peak = 822.285 ; gain = 545.516
INFO: [Common 17-1381] The checkpoint 'C:/Users/rinel/Desktop/computer_architecture_project/hdmi_out_test/hdmi_out_test.runs/synth_1/hdmi_controller.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file hdmi_controller_utilization_synth.rpt -pb hdmi_controller_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 822.285 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat May 19 17:34:30 2018...
