SIM = icarus
TOPLEVEL_LANG = verilog

VERILOG_SOURCES = seq_detect.sv
TOPLEVEL = seq_detect
MODULE = test_seq_detect

include $(shell cocotb-config --makefiles)/Makefile.sim
