<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="SANG_DAN_TAT_DAN.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="SANGDAN_TATHET_FPGA.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="SANGDAN_TATHET_FPGA.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SANGDAN_TATHET_FPGA.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="SANGDAN_TATHET_FPGA.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="SANGDAN_TATHET_FPGA.xst"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SANGDAN_TATHET_FPGA_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1727246840" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1727246840">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1727246840" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="6503550930777896187" xil_pn:start_ts="1727246840">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1727246840" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="4882908581660650913" xil_pn:start_ts="1727246840">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1727246840" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1727246840">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1727246840" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-7481718977523422471" xil_pn:start_ts="1727246840">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1727246840" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1727246840">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1727246840" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="3727175743062315115" xil_pn:start_ts="1727246840">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1727246907" xil_pn:in_ck="2422333735665398742" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="5658774752033923060" xil_pn:start_ts="1727246899">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="SANGDAN_TATHET_FPGA.lso"/>
      <outfile xil_pn:name="SANGDAN_TATHET_FPGA.prj"/>
      <outfile xil_pn:name="SANGDAN_TATHET_FPGA.syr"/>
      <outfile xil_pn:name="SANGDAN_TATHET_FPGA.xst"/>
      <outfile xil_pn:name="SANGDAN_TATHET_FPGA_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1727246848" xil_pn:in_ck="-7726582036212798749" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="8092805334701767716" xil_pn:start_ts="1727246848">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
