

================================================================
== Vitis HLS Report for 'conv2_Pipeline_BW6'
================================================================
* Date:           Sat Nov  4 18:07:26 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.350 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      257|      257|  2.570 us|  2.570 us|  257|  257|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- BW      |      255|      255|         1|          1|          1|   255|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%phi_urem841 = alloca i32 1"   --->   Operation 4 'alloca' 'phi_urem841' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%phi_mul839 = alloca i32 1"   --->   Operation 5 'alloca' 'phi_mul839' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%w = alloca i32 1"   --->   Operation 6 'alloca' 'w' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%add_ln65_1_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %add_ln65_1"   --->   Operation 12 'read' 'add_ln65_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %w"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln0 = store i17 0, i17 %phi_mul839"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %phi_urem841"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body8.2.i.i"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.35>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%w_3 = load i8 %w" [src/conv2.cpp:63->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 17 'load' 'w_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 18 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.76ns)   --->   "%icmp_ln63 = icmp_eq  i8 %w_3, i8 255" [src/conv2.cpp:63->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 19 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.76ns)   --->   "%add_ln63 = add i8 %w_3, i8 1" [src/conv2.cpp:63->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 20 'add' 'add_ln63' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63, void %for.body8.2.i.i.split, void %for.inc13.2.i.i.exitStub" [src/conv2.cpp:63->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 21 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%phi_urem841_load_1 = load i8 %phi_urem841" [src/conv2.cpp:65->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 22 'load' 'phi_urem841_load_1' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%phi_mul839_load = load i17 %phi_mul839" [src/conv2.cpp:63->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 23 'load' 'phi_mul839_load' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%speclooptripcount_ln63 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv2.cpp:63->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 24 'speclooptripcount' 'speclooptripcount_ln63' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln63 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35" [src/conv2.cpp:63->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 25 'specloopname' 'specloopname_ln63' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i8 %phi_urem841_load_1" [src/conv2.cpp:65->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 26 'zext' 'zext_ln65' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.78ns)   --->   "%add_ln65 = add i10 %add_ln65_1_read, i10 %zext_ln65" [src/conv2.cpp:65->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 27 'add' 'add_ln65' <Predicate = (!icmp_ln63)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln65_1 = zext i10 %add_ln65" [src/conv2.cpp:65->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 28 'zext' 'zext_ln65_1' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_75 = getelementptr i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i64 0, i64 %zext_ln65_1" [src/conv2.cpp:65->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 29 'getelementptr' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_75' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_76 = getelementptr i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln65_1" [src/conv2.cpp:65->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 30 'getelementptr' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_76' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_77 = getelementptr i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln65_1" [src/conv2.cpp:65->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 31 'getelementptr' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_77' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_78 = getelementptr i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i64 0, i64 %zext_ln65_1" [src/conv2.cpp:65->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 32 'getelementptr' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_78' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_79 = getelementptr i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255, i64 0, i64 %zext_ln65_1" [src/conv2.cpp:65->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 33 'getelementptr' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_79' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.86ns)   --->   "%add_ln63_1 = add i17 %phi_mul839_load, i17 322" [src/conv2.cpp:63->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 34 'add' 'add_ln63_1' <Predicate = (!icmp_ln63)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln63_2 = partselect i3 @_ssdm_op_PartSelect.i3.i17.i32.i32, i17 %phi_mul839_load, i32 14, i32 16" [src/conv2.cpp:63->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 35 'partselect' 'trunc_ln63_2' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.73ns)   --->   "%switch_ln65 = switch i3 %trunc_ln63_2, void %arrayidx1225.2.i.i.case.4, i3 0, void %arrayidx1225.2.i.i.case.0, i3 1, void %arrayidx1225.2.i.i.case.1, i3 2, void %arrayidx1225.2.i.i.case.2, i3 3, void %arrayidx1225.2.i.i.case.3" [src/conv2.cpp:65->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 36 'switch' 'switch_ln65' <Predicate = (!icmp_ln63)> <Delay = 0.73>
ST_2 : Operation 37 [1/1] (1.23ns)   --->   "%store_ln65 = store i32 0, i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_78" [src/conv2.cpp:65->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 37 'store' 'store_ln65' <Predicate = (!icmp_ln63 & trunc_ln63_2 == 3)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx1225.2.i.i.exit" [src/conv2.cpp:65->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 38 'br' 'br_ln65' <Predicate = (!icmp_ln63 & trunc_ln63_2 == 3)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.23ns)   --->   "%store_ln65 = store i32 0, i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_77" [src/conv2.cpp:65->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 39 'store' 'store_ln65' <Predicate = (!icmp_ln63 & trunc_ln63_2 == 2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx1225.2.i.i.exit" [src/conv2.cpp:65->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 40 'br' 'br_ln65' <Predicate = (!icmp_ln63 & trunc_ln63_2 == 2)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.23ns)   --->   "%store_ln65 = store i32 0, i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_76" [src/conv2.cpp:65->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 41 'store' 'store_ln65' <Predicate = (!icmp_ln63 & trunc_ln63_2 == 1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx1225.2.i.i.exit" [src/conv2.cpp:65->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 42 'br' 'br_ln65' <Predicate = (!icmp_ln63 & trunc_ln63_2 == 1)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.23ns)   --->   "%store_ln65 = store i32 0, i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_75" [src/conv2.cpp:65->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 43 'store' 'store_ln65' <Predicate = (!icmp_ln63 & trunc_ln63_2 == 0)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx1225.2.i.i.exit" [src/conv2.cpp:65->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 44 'br' 'br_ln65' <Predicate = (!icmp_ln63 & trunc_ln63_2 == 0)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.23ns)   --->   "%store_ln65 = store i32 0, i10 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_79" [src/conv2.cpp:65->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 45 'store' 'store_ln65' <Predicate = (!icmp_ln63 & trunc_ln63_2 != 0 & trunc_ln63_2 != 1 & trunc_ln63_2 != 2 & trunc_ln63_2 != 3)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 612> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx1225.2.i.i.exit" [src/conv2.cpp:65->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 46 'br' 'br_ln65' <Predicate = (!icmp_ln63 & trunc_ln63_2 != 0 & trunc_ln63_2 != 1 & trunc_ln63_2 != 2 & trunc_ln63_2 != 3)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%phi_urem841_load = load i8 %phi_urem841" [src/conv2.cpp:63->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 47 'load' 'phi_urem841_load' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.76ns)   --->   "%add_ln63_2 = add i8 %phi_urem841_load, i8 1" [src/conv2.cpp:63->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 48 'add' 'add_ln63_2' <Predicate = (!icmp_ln63)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.76ns)   --->   "%icmp_ln63_1 = icmp_ult  i8 %add_ln63_2, i8 51" [src/conv2.cpp:63->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 49 'icmp' 'icmp_ln63_1' <Predicate = (!icmp_ln63)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.39ns)   --->   "%select_ln63 = select i1 %icmp_ln63_1, i8 %add_ln63_2, i8 0" [src/conv2.cpp:63->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 50 'select' 'select_ln63' <Predicate = (!icmp_ln63)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.42ns)   --->   "%store_ln63 = store i8 %add_ln63, i8 %w" [src/conv2.cpp:63->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 51 'store' 'store_ln63' <Predicate = (!icmp_ln63)> <Delay = 0.42>
ST_2 : Operation 52 [1/1] (0.42ns)   --->   "%store_ln63 = store i17 %add_ln63_1, i17 %phi_mul839" [src/conv2.cpp:63->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 52 'store' 'store_ln63' <Predicate = (!icmp_ln63)> <Delay = 0.42>
ST_2 : Operation 53 [1/1] (0.42ns)   --->   "%store_ln63 = store i8 %select_ln63, i8 %phi_urem841" [src/conv2.cpp:63->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 53 'store' 'store_ln63' <Predicate = (!icmp_ln63)> <Delay = 0.42>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln63 = br void %for.body8.2.i.i" [src/conv2.cpp:63->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 54 'br' 'br_ln63' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 55 'ret' 'ret_ln0' <Predicate = (icmp_ln63)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('w') [9]  (0.000 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'w' [16]  (0.427 ns)

 <State 2>: 2.350ns
The critical path consists of the following:
	'load' operation ('phi_urem841_load', src/conv2.cpp:63->src/conv2.cpp:123->src/conv2.cpp:53) on local variable 'phi_urem841' [58]  (0.000 ns)
	'add' operation ('add_ln63_2', src/conv2.cpp:63->src/conv2.cpp:123->src/conv2.cpp:53) [59]  (0.765 ns)
	'icmp' operation ('icmp_ln63_1', src/conv2.cpp:63->src/conv2.cpp:123->src/conv2.cpp:53) [60]  (0.765 ns)
	'select' operation ('select_ln63', src/conv2.cpp:63->src/conv2.cpp:123->src/conv2.cpp:53) [61]  (0.393 ns)
	'store' operation ('store_ln63', src/conv2.cpp:63->src/conv2.cpp:123->src/conv2.cpp:53) of variable 'select_ln63', src/conv2.cpp:63->src/conv2.cpp:123->src/conv2.cpp:53 on local variable 'phi_urem841' [64]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
