INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tiwar/OneDrive/Desktop/vivadoProjects/RCA_delay/RCA_delay.srcs/sim_1/imports/new/RC_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RC_sim
