Synopsys Actel Technology Mapper, Version mapact, Build 729R, Built Jun 20 2012 09:47:40
Copyright (C) 1994-2012, Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.
Product Version F-2012.03M-SP1 

Mapper Startup Complete (Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)

@N: MF248 |Running in 64-bit mode.
@N: MF258 |Gated clock conversion disabled 
@N: MF547 |Generated clock conversion disabled 

Design Input Complete (Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)


Mapper Initialization Complete (Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)



Starting Optimization and Mapping (Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 110MB)

@W: MO111 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\work\mss_core2\mss_ccc_0\mss_core2_tmp_mss_ccc_0_mss_ccc.v":64:7:64:18|Tristate driver LPXIN_CLKOUT on net LPXIN_CLKOUT has its enable tied to GND (module MSS_CORE2_tmp_MSS_CCC_0_MSS_CCC) 
@W: MO111 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\work\mss_core2\mss_ccc_0\mss_core2_tmp_mss_ccc_0_mss_ccc.v":63:7:63:20|Tristate driver MAINXIN_CLKOUT on net MAINXIN_CLKOUT has its enable tied to GND (module MSS_CORE2_tmp_MSS_CCC_0_MSS_CCC) 
@W: MO111 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\work\mss_core2\mss_ccc_0\mss_core2_tmp_mss_ccc_0_mss_ccc.v":62:7:62:18|Tristate driver RCOSC_CLKOUT on net RCOSC_CLKOUT has its enable tied to GND (module MSS_CORE2_tmp_MSS_CCC_0_MSS_CCC) 
@W: MO111 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\work\toplevel\toplevel.v":208:14:208:32|Tristate driver TP_PADDR_BIT2 on net TP_PADDR_BIT2 has its enable tied to GND (module TOPLEVEL) 
@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":4185:0:4185:5|Register bit CAHBLTOI0I is always 0, optimizing ...
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Removing sequential instance CAHBLTIO0I of view:PrimLib.dffre(prim) in hierarchy view:COREAHBLITE_LIB.CAHBLTO0OI_1_0_0_0_1_0_0(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_initcfg.v":691:0:691:5|Removing sequential instance CAHBLTIO0l[1:0] of view:PrimLib.dffre(prim) in hierarchy view:COREAHBLITE_LIB.CAHBLTllO0_1_0_0_4294967280s_0_0(verilog) because there are no references to its outputs 
@N: BN115 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_initcfg.v":335:0:335:9|Removing instance CAHBLTO1I0 of view:COREAHBLITE_LIB.CAHBLTlI1_CAHBLTO1I0(verilog) because there are no references to its outputs 
@N: BN114 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\work\mss_core2\mss_core2.v":636:7:636:18|Removing instance MSS_CORE2_0.MSSINT_GPO_1 of black_box view:work.MSSINT(verilog) because there are no references to its outputs 
@N: BN114 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\work\mss_core2\mss_core2.v":628:7:628:18|Removing instance MSS_CORE2_0.MSSINT_GPO_0 of black_box view:work.MSSINT(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_initcfg_awrap.v":349:0:349:5|Removing sequential instance CoreAHBLite_0.CAHBLTO1I0l.CAHBLTI0I0l.CAHBLTIOl0.CAHBLTl11l[15:0] of view:PrimLib.dffre(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN115 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":16397:0:16397:10|Removing instance CoreAHBLite_0.CAHBLTO1I0l.CAHBLTI0O0l of view:COREAHBLITE_LIB.CAHBLTl0Il_CAHBLTI0O0l(verilog) because there are no references to its outputs 

Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 113MB)

@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1581:0:1581:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTl00I[4] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTOO0I[2] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[31] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[30] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[29] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[28] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[27] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[26] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[25] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[24] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[23] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[22] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[21] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[20] is always 0, optimizing ...
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[23] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[23] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[22] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[22] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[21] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[21] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[20] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[20] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[19] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[19] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[18] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[18] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[17] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[17] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[16] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[16] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[15] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[15] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[14] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[14] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[13] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[13] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[12] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[12] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[23] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[23] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[22] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[22] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[21] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[21] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[20] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[20] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[19] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[19] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[18] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[18] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[17] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[17] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[16] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[16] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[15] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[15] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[14] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[14] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[13] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[13] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[12] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[12] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\adc081s101.v":41:0:41:5|Found counter in view:work.adc081s101(verilog) inst cntrWaitTrailing[2:0]
@N:"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\adc081s101.v":41:0:41:5|Found counter in view:work.adc081s101(verilog) inst bitsRead[3:0]
@N:"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\adc081s101.v":41:0:41:5|Found counter in view:work.adc081s101(verilog) inst cntrWaitQuiet[2:0]
Encoding state machine CAHBLTllOI[7:0] (netlist:statemachine)
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_slavearbiter.v":314:0:314:8|Register bit CAHBLTllOI[1] is always 0, optimizing ...
Encoding state machine CAHBLTllOI[7:0] (netlist:statemachine)
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_slavearbiter.v":314:0:314:8|Register bit CAHBLTllOI[1] is always 0, optimizing ...
Encoding state machine CAHBtoAPB3IOI[4:0] (netlist:statemachine)
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine CAHBtoAPB3OIl[2:0] (netlist:statemachine)
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N:"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\counter.v":38:0:38:5|Found counter in view:work.counter(verilog) inst COUNT[31:0]
@N:"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\counter.v":38:0:38:5|Found counter in view:work.counter(verilog) inst counterInternal[27:0]
Encoding state machine state[3:0] (netlist:statemachine)
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\cr_int.v":116:0:116:5|Found counter in view:work.cr_int(verilog) inst ac_counter[3:0]
@N:"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\cr_int.v":91:0:91:5|Found counter in view:work.cr_int(verilog) inst op_counter[3:0]

 Ram Decomposition Statistics for cachedValue[7:0]

 RAM 512x9 : 0
 RAM 512x9 : 0
Encoding state machine substate[14:0] (netlist:statemachine)
original code -> new code
   00000 -> 000000000000000
   00001 -> 000000000000011
   00010 -> 000000000000101
   00011 -> 000000000001001
   00101 -> 000000000010001
   00110 -> 000000000100001
   00111 -> 000000001000001
   01000 -> 000000010000001
   01010 -> 000000100000001
   01011 -> 000001000000001
   01100 -> 000010000000001
   01101 -> 000100000000001
   01111 -> 001000000000001
   10000 -> 010000000000001
   10001 -> 100000000000001
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF238 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\stonyman.v":426:51:426:79|Found 8-bit incrementor, 'un2_cachedValue_1[7:0]'
@N: MF239 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\stonyman.v":193:30:193:43|Found 30-bit decrementor, 'un3_counterWait[29:0]'
Encoding state machine fifoRdenState[3:0] (netlist:statemachine)
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1581:0:1581:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTl00I[16] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1610:0:1610:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTIlIl is always 0, optimizing ...
@W: BN132 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\ahbtoapbsm.v":646:0:646:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3Oll.PWRITE,  because it is equivalent to instance COREAHBTOAPB3_0.CAHBtoAPB3Oll.CAHBtoAPB3IOI[2]
@W: BN132 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\penablescheduler.v":152:0:152:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3Ill.PENABLE,  because it is equivalent to instance COREAHBTOAPB3_0.CAHBtoAPB3Ill.CAHBtoAPB3OIl[1]

Finished factoring (Time elapsed 0h:00m:04s; Memory used current: 119MB peak: 120MB)

@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[31] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[31] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[30] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[30] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[29] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[29] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[28] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[28] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[27] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[27] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[26] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[26] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[25] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[25] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[24] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[24] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[23] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[23] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[22] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[22] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[21] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[21] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[20] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[20] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[19] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[19] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[18] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[18] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[17] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[17] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[16] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[16] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[15] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[15] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[14] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[14] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[13] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[13] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[12] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[12] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[11] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[11] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[10] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[10] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[9] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[9] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[8] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[8] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[7] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[6] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[6] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[5] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[5] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[4] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[4] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[3] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[3] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[2] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[1] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[1] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 

Finished gated-clock and generated-clock conversion (Time elapsed 0h:00m:04s; Memory used current: 117MB peak: 121MB)


Finished generic timing optimizations - Pass 1 (Time elapsed 0h:00m:05s; Memory used current: 120MB peak: 129MB)


Starting Early Timing Optimization (Time elapsed 0h:00m:05s; Memory used current: 121MB peak: 129MB)


Finished Early Timing Optimization (Time elapsed 0h:00m:10s; Memory used current: 154MB peak: 154MB)


Finished generic timing optimizations - Pass 2 (Time elapsed 0h:00m:10s; Memory used current: 153MB peak: 154MB)


Finished preparing to map (Time elapsed 0h:00m:10s; Memory used current: 152MB peak: 154MB)

@N: FP130 |Promoting Net MSS_CORE2_0_M2F_RESET_N on CLKINT  I_1114 
@N: FP130 |Promoting Net SCLK_c on CLKINT  clkgenerator_0.SCLK_inferred_clock 
@N: FP130 |Promoting Net FIFO_PIXEL_0.DFN1E1C0_0_Q on CLKINT  I_1115 

Finished technology mapping (Time elapsed 0h:00m:11s; Memory used current: 175MB peak: 177MB)


Finished technology timing optimizations and critical path resynthesis (Time elapsed 0h:00m:11s; Memory used current: 175MB peak: 177MB)


Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished restoring hierarchy (Time elapsed 0h:00m:11s; Memory used current: 176MB peak: 177MB)

Writing Analyst data base Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\synthesis\TOPLEVEL.srm

Finished Writing Netlist Databases (Time elapsed 0h:00m:12s; Memory used current: 172MB peak: 177MB)

Writing EDIF Netlist and constraint files
F-2012.03M-SP1 

Finished Writing EDIF Netlist and constraint files (Time elapsed 0h:00m:12s; Memory used current: 175MB peak: 177MB)

@W: MT246 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\work\mss_core2\mss_ccc_0\mss_core2_tmp_mss_ccc_0_mss_ccc.v":96:15:96:22|Blackbox MSS_XTLOSC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
Found clock FAB_CLK with period 25.00ns 
Found clock FCLK with period 25.00ns 
@W: MT420 |Found inferred clock clkgenerator|SCLK_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:SCLK"



##### START OF TIMING REPORT #####[
# Timing Report written on Wed Mar 27 13:33:41 2013
#


Top view:               TOPLEVEL
Library name:           smartfusion
Operating conditions:   COMWCSTD ( T = 70.0, V = 1.42, P = 1.74, tree_type = balanced_tree )
Requested Frequency:    40.0 MHz
Wire load mode:         top
Wire load model:        smartfusion
Paths requested:        5
Constraint File(s):    Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\work\MSS_CORE2\mss_tshell_syn.sdc
                       
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -23.186

                                     Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock                       Frequency     Frequency     Period        Period        Slack       Type         Group              
-----------------------------------------------------------------------------------------------------------------------------------------
FAB_CLK                              40.0 MHz      39.9 MHz      25.000        25.052        -0.052      declared     clk_group_0        
FCLK                                 40.0 MHz      NA            25.000        NA            NA          declared     clk_group_0        
clkgenerator|SCLK_inferred_clock     80.0 MHz      28.0 MHz      12.500        35.686        -23.186     inferred     Inferred_clkgroup_0
System                               80.0 MHz      171.5 MHz     12.500        5.831         6.669       system       system_clkgroup    
=========================================================================================================================================





Clock Relationships
*******************

Clocks                                                              |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                          Ending                            |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------
System                            System                            |  12.500      6.669    |  No paths    -      |  No paths    -      |  No paths    -    
System                            FAB_CLK                           |  25.000      2.666    |  No paths    -      |  No paths    -      |  No paths    -    
System                            clkgenerator|SCLK_inferred_clock  |  12.500      -4.552   |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                           System                            |  25.000      15.231   |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                           FAB_CLK                           |  25.000      -0.053   |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                           clkgenerator|SCLK_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
clkgenerator|SCLK_inferred_clock  FAB_CLK                           |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
clkgenerator|SCLK_inferred_clock  clkgenerator|SCLK_inferred_clock  |  12.500      -23.186  |  No paths    -      |  No paths    -      |  No paths    -    
============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: FAB_CLK
====================================



Starting Points with Worst Slack
********************************

                                                         Starting                                              Arrival           
Instance                                                 Reference     Type         Pin     Net                Time        Slack 
                                                         Clock                                                                   
---------------------------------------------------------------------------------------------------------------------------------
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTOI0I         FAB_CLK       DFN1C0       Q       CAHBLTOI0I         0.737       -0.052
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[18]     FAB_CLK       DFN1E1C0     Q       CAHBLTI1lI[18]     0.737       2.000 
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[19]     FAB_CLK       DFN1E1C0     Q       CAHBLTI1lI[19]     0.737       2.337 
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTIO0I         FAB_CLK       DFN1C0       Q       CAHBLTIO0I         0.737       2.607 
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[17]     FAB_CLK       DFN1E1C0     Q       CAHBLTI1lI[17]     0.737       3.321 
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[16]     FAB_CLK       DFN1E1C0     Q       CAHBLTI1lI[16]     0.737       3.632 
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTl00I[0]      FAB_CLK       DFN1E0C0     Q       CAHBLTl00I[0]      0.737       3.708 
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTl00I[1]      FAB_CLK       DFN1E0C0     Q       CAHBLTl00I[1]      0.737       3.848 
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTl00I[5]      FAB_CLK       DFN1E0C0     Q       CAHBLTI1lII        0.737       3.906 
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTl00I[2]      FAB_CLK       DFN1E0C0     Q       CAHBLTl00I[2]      0.737       3.934 
=================================================================================================================================


Ending Points with Worst Slack
******************************

                                           Starting                                                      Required           
Instance                                   Reference     Type         Pin     Net                        Time         Slack 
                                           Clock                                                                            
----------------------------------------------------------------------------------------------------------------------------
COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[0]     FAB_CLK       DFN1E0C0     E       CAHBtoAPB3I1I_1_sqmuxa     24.566       -0.052
COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[1]     FAB_CLK       DFN1E0C0     E       CAHBtoAPB3I1I_1_sqmuxa     24.566       -0.052
COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[2]     FAB_CLK       DFN1E0C0     E       CAHBtoAPB3I1I_1_sqmuxa     24.566       -0.052
COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[3]     FAB_CLK       DFN1E0C0     E       CAHBtoAPB3I1I_1_sqmuxa     24.566       -0.052
COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[4]     FAB_CLK       DFN1E0C0     E       CAHBtoAPB3I1I_1_sqmuxa     24.566       -0.052
COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[5]     FAB_CLK       DFN1E0C0     E       CAHBtoAPB3I1I_1_sqmuxa     24.566       -0.052
COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[6]     FAB_CLK       DFN1E0C0     E       CAHBtoAPB3I1I_1_sqmuxa     24.566       -0.052
COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[7]     FAB_CLK       DFN1E0C0     E       CAHBtoAPB3I1I_1_sqmuxa     24.566       -0.052
COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[8]     FAB_CLK       DFN1E0C0     E       CAHBtoAPB3I1I_1_sqmuxa     24.566       -0.052
COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[9]     FAB_CLK       DFN1E0C0     E       CAHBtoAPB3I1I_1_sqmuxa     24.566       -0.052
============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      25.000
    - Setup time:                            0.434
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         24.566

    - Propagation time:                      24.618
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.052

    Number of logic level(s):                11
    Starting point:                          CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTOI0I / Q
    Ending point:                            COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[0] / E
    The start point is clocked by            FAB_CLK [rising] on pin CLK
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                                                               Pin      Pin               Arrival     No. of    
Name                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTOI0I                                DFN1C0       Q        Out     0.737     0.737       -         
CAHBLTOI0I                                                                      Net          -        -       2.550     -           27        
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI_RNIM7UL[18]                    MX2          S        In      -         3.287       -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI_RNIM7UL[18]                    MX2          Y        Out     0.396     3.683       -         
CAHBLTI0ll[18]                                                                  Net          -        -       1.184     -           4         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTO0Il.CAHBLTIO0_22_sqmuxa_0_a2_0     NOR2A        A        In      -         4.866       -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTO0Il.CAHBLTIO0_22_sqmuxa_0_a2_0     NOR2A        Y        Out     0.627     5.494       -         
N_79                                                                            Net          -        -       1.184     -           4         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTIO0I_RNIEQR52                       NOR2B        B        In      -         6.677       -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTIO0I_RNIEQR52                       NOR2B        Y        Out     0.627     7.305       -         
CAHBLTl1II_0[7]                                                                 Net          -        -       0.806     -           3         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTIO0I_RNINTNH3                       NOR2B        A        In      -         8.111       -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTIO0I_RNINTNH3                       NOR2B        Y        Out     0.514     8.626       -         
CAHBLTIl0II                                                                     Net          -        -       1.639     -           8         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_ns_o3[0]            OR2A         A        In      -         10.264      -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_ns_o3[0]            OR2A         Y        Out     0.466     10.730      -         
N_73                                                                            Net          -        -       0.386     -           2         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNI9AVA5[2]         OA1C         B        In      -         11.116      -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNI9AVA5[2]         OA1C         Y        Out     0.900     12.016      -         
N_83                                                                            Net          -        -       0.386     -           2         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNI2NQBA[2]         OR2B         B        In      -         12.402      -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNI2NQBA[2]         OR2B         Y        Out     0.516     12.918      -         
CAHBLTOO0l[1]                                                                   Net          -        -       1.184     -           4         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNIV80MA[6]         NOR2A        A        In      -         14.102      -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNIV80MA[6]         NOR2A        Y        Out     0.627     14.729      -         
CAHBLTI1Il6                                                                     Net          -        -       2.037     -           13        
COREAHBTOAPB3_0.CAHBtoAPB3Oll.HREADYOUT_RNILQID61                               NOR3C        C        In      -         16.766      -         
COREAHBTOAPB3_0.CAHBtoAPB3Oll.HREADYOUT_RNILQID61                               NOR3C        Y        Out     0.641     17.407      -         
CAHBtoAPB3l4_1                                                                  Net          -        -       2.037     -           13        
COREAHBTOAPB3_0.CAHBtoAPB3Oll.CAHBtoAPB3IOI_RNINS17A1[0]                        OR2B         B        In      -         19.444      -         
COREAHBTOAPB3_0.CAHBtoAPB3Oll.CAHBtoAPB3IOI_RNINS17A1[0]                        OR2B         Y        Out     0.627     20.072      -         
CAHBtoAPB3l_i_3                                                                 Net          -        -       2.037     -           13        
COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3I1I_1_sqmuxa                            NOR2A        A        In      -         22.108      -         
COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3I1I_1_sqmuxa                            NOR2A        Y        Out     0.516     22.625      -         
CAHBtoAPB3I1I_1_sqmuxa                                                          Net          -        -       1.994     -           12        
COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[0]                                          DFN1E0C0     E        In      -         24.618      -         
==============================================================================================================================================
Total path delay (propagation time + setup) of 25.052 is 7.631(30.5%) logic and 17.421(69.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      25.000
    - Setup time:                            0.434
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         24.566

    - Propagation time:                      24.618
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.052

    Number of logic level(s):                11
    Starting point:                          CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTOI0I / Q
    Ending point:                            COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[11] / E
    The start point is clocked by            FAB_CLK [rising] on pin CLK
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                                                               Pin      Pin               Arrival     No. of    
Name                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTOI0I                                DFN1C0       Q        Out     0.737     0.737       -         
CAHBLTOI0I                                                                      Net          -        -       2.550     -           27        
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI_RNIM7UL[18]                    MX2          S        In      -         3.287       -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI_RNIM7UL[18]                    MX2          Y        Out     0.396     3.683       -         
CAHBLTI0ll[18]                                                                  Net          -        -       1.184     -           4         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTO0Il.CAHBLTIO0_22_sqmuxa_0_a2_0     NOR2A        A        In      -         4.866       -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTO0Il.CAHBLTIO0_22_sqmuxa_0_a2_0     NOR2A        Y        Out     0.627     5.494       -         
N_79                                                                            Net          -        -       1.184     -           4         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTIO0I_RNIEQR52                       NOR2B        B        In      -         6.677       -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTIO0I_RNIEQR52                       NOR2B        Y        Out     0.627     7.305       -         
CAHBLTl1II_0[7]                                                                 Net          -        -       0.806     -           3         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTIO0I_RNINTNH3                       NOR2B        A        In      -         8.111       -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTIO0I_RNINTNH3                       NOR2B        Y        Out     0.514     8.626       -         
CAHBLTIl0II                                                                     Net          -        -       1.639     -           8         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_ns_o3[0]            OR2A         A        In      -         10.264      -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_ns_o3[0]            OR2A         Y        Out     0.466     10.730      -         
N_73                                                                            Net          -        -       0.386     -           2         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNI9AVA5[2]         OA1C         B        In      -         11.116      -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNI9AVA5[2]         OA1C         Y        Out     0.900     12.016      -         
N_83                                                                            Net          -        -       0.386     -           2         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNI2NQBA[2]         OR2B         B        In      -         12.402      -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNI2NQBA[2]         OR2B         Y        Out     0.516     12.918      -         
CAHBLTOO0l[1]                                                                   Net          -        -       1.184     -           4         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNIV80MA[6]         NOR2A        A        In      -         14.102      -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNIV80MA[6]         NOR2A        Y        Out     0.627     14.729      -         
CAHBLTI1Il6                                                                     Net          -        -       2.037     -           13        
COREAHBTOAPB3_0.CAHBtoAPB3Oll.HREADYOUT_RNILQID61                               NOR3C        C        In      -         16.766      -         
COREAHBTOAPB3_0.CAHBtoAPB3Oll.HREADYOUT_RNILQID61                               NOR3C        Y        Out     0.641     17.407      -         
CAHBtoAPB3l4_1                                                                  Net          -        -       2.037     -           13        
COREAHBTOAPB3_0.CAHBtoAPB3Oll.CAHBtoAPB3IOI_RNINS17A1[0]                        OR2B         B        In      -         19.444      -         
COREAHBTOAPB3_0.CAHBtoAPB3Oll.CAHBtoAPB3IOI_RNINS17A1[0]                        OR2B         Y        Out     0.627     20.072      -         
CAHBtoAPB3l_i_3                                                                 Net          -        -       2.037     -           13        
COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3I1I_1_sqmuxa                            NOR2A        A        In      -         22.108      -         
COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3I1I_1_sqmuxa                            NOR2A        Y        Out     0.516     22.625      -         
CAHBtoAPB3I1I_1_sqmuxa                                                          Net          -        -       1.994     -           12        
COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[11]                                         DFN1E0C0     E        In      -         24.618      -         
==============================================================================================================================================
Total path delay (propagation time + setup) of 25.052 is 7.631(30.5%) logic and 17.421(69.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      25.000
    - Setup time:                            0.434
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         24.566

    - Propagation time:                      24.618
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.052

    Number of logic level(s):                11
    Starting point:                          CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTOI0I / Q
    Ending point:                            COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[10] / E
    The start point is clocked by            FAB_CLK [rising] on pin CLK
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                                                               Pin      Pin               Arrival     No. of    
Name                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTOI0I                                DFN1C0       Q        Out     0.737     0.737       -         
CAHBLTOI0I                                                                      Net          -        -       2.550     -           27        
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI_RNIM7UL[18]                    MX2          S        In      -         3.287       -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI_RNIM7UL[18]                    MX2          Y        Out     0.396     3.683       -         
CAHBLTI0ll[18]                                                                  Net          -        -       1.184     -           4         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTO0Il.CAHBLTIO0_22_sqmuxa_0_a2_0     NOR2A        A        In      -         4.866       -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTO0Il.CAHBLTIO0_22_sqmuxa_0_a2_0     NOR2A        Y        Out     0.627     5.494       -         
N_79                                                                            Net          -        -       1.184     -           4         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTIO0I_RNIEQR52                       NOR2B        B        In      -         6.677       -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTIO0I_RNIEQR52                       NOR2B        Y        Out     0.627     7.305       -         
CAHBLTl1II_0[7]                                                                 Net          -        -       0.806     -           3         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTIO0I_RNINTNH3                       NOR2B        A        In      -         8.111       -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTIO0I_RNINTNH3                       NOR2B        Y        Out     0.514     8.626       -         
CAHBLTIl0II                                                                     Net          -        -       1.639     -           8         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_ns_o3[0]            OR2A         A        In      -         10.264      -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_ns_o3[0]            OR2A         Y        Out     0.466     10.730      -         
N_73                                                                            Net          -        -       0.386     -           2         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNI9AVA5[2]         OA1C         B        In      -         11.116      -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNI9AVA5[2]         OA1C         Y        Out     0.900     12.016      -         
N_83                                                                            Net          -        -       0.386     -           2         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNI2NQBA[2]         OR2B         B        In      -         12.402      -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNI2NQBA[2]         OR2B         Y        Out     0.516     12.918      -         
CAHBLTOO0l[1]                                                                   Net          -        -       1.184     -           4         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNIV80MA[6]         NOR2A        A        In      -         14.102      -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNIV80MA[6]         NOR2A        Y        Out     0.627     14.729      -         
CAHBLTI1Il6                                                                     Net          -        -       2.037     -           13        
COREAHBTOAPB3_0.CAHBtoAPB3Oll.HREADYOUT_RNILQID61                               NOR3C        C        In      -         16.766      -         
COREAHBTOAPB3_0.CAHBtoAPB3Oll.HREADYOUT_RNILQID61                               NOR3C        Y        Out     0.641     17.407      -         
CAHBtoAPB3l4_1                                                                  Net          -        -       2.037     -           13        
COREAHBTOAPB3_0.CAHBtoAPB3Oll.CAHBtoAPB3IOI_RNINS17A1[0]                        OR2B         B        In      -         19.444      -         
COREAHBTOAPB3_0.CAHBtoAPB3Oll.CAHBtoAPB3IOI_RNINS17A1[0]                        OR2B         Y        Out     0.627     20.072      -         
CAHBtoAPB3l_i_3                                                                 Net          -        -       2.037     -           13        
COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3I1I_1_sqmuxa                            NOR2A        A        In      -         22.108      -         
COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3I1I_1_sqmuxa                            NOR2A        Y        Out     0.516     22.625      -         
CAHBtoAPB3I1I_1_sqmuxa                                                          Net          -        -       1.994     -           12        
COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[10]                                         DFN1E0C0     E        In      -         24.618      -         
==============================================================================================================================================
Total path delay (propagation time + setup) of 25.052 is 7.631(30.5%) logic and 17.421(69.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      25.000
    - Setup time:                            0.434
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         24.566

    - Propagation time:                      24.618
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.052

    Number of logic level(s):                11
    Starting point:                          CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTOI0I / Q
    Ending point:                            COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[9] / E
    The start point is clocked by            FAB_CLK [rising] on pin CLK
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                                                               Pin      Pin               Arrival     No. of    
Name                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTOI0I                                DFN1C0       Q        Out     0.737     0.737       -         
CAHBLTOI0I                                                                      Net          -        -       2.550     -           27        
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI_RNIM7UL[18]                    MX2          S        In      -         3.287       -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI_RNIM7UL[18]                    MX2          Y        Out     0.396     3.683       -         
CAHBLTI0ll[18]                                                                  Net          -        -       1.184     -           4         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTO0Il.CAHBLTIO0_22_sqmuxa_0_a2_0     NOR2A        A        In      -         4.866       -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTO0Il.CAHBLTIO0_22_sqmuxa_0_a2_0     NOR2A        Y        Out     0.627     5.494       -         
N_79                                                                            Net          -        -       1.184     -           4         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTIO0I_RNIEQR52                       NOR2B        B        In      -         6.677       -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTIO0I_RNIEQR52                       NOR2B        Y        Out     0.627     7.305       -         
CAHBLTl1II_0[7]                                                                 Net          -        -       0.806     -           3         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTIO0I_RNINTNH3                       NOR2B        A        In      -         8.111       -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTIO0I_RNINTNH3                       NOR2B        Y        Out     0.514     8.626       -         
CAHBLTIl0II                                                                     Net          -        -       1.639     -           8         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_ns_o3[0]            OR2A         A        In      -         10.264      -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_ns_o3[0]            OR2A         Y        Out     0.466     10.730      -         
N_73                                                                            Net          -        -       0.386     -           2         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNI9AVA5[2]         OA1C         B        In      -         11.116      -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNI9AVA5[2]         OA1C         Y        Out     0.900     12.016      -         
N_83                                                                            Net          -        -       0.386     -           2         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNI2NQBA[2]         OR2B         B        In      -         12.402      -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNI2NQBA[2]         OR2B         Y        Out     0.516     12.918      -         
CAHBLTOO0l[1]                                                                   Net          -        -       1.184     -           4         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNIV80MA[6]         NOR2A        A        In      -         14.102      -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNIV80MA[6]         NOR2A        Y        Out     0.627     14.729      -         
CAHBLTI1Il6                                                                     Net          -        -       2.037     -           13        
COREAHBTOAPB3_0.CAHBtoAPB3Oll.HREADYOUT_RNILQID61                               NOR3C        C        In      -         16.766      -         
COREAHBTOAPB3_0.CAHBtoAPB3Oll.HREADYOUT_RNILQID61                               NOR3C        Y        Out     0.641     17.407      -         
CAHBtoAPB3l4_1                                                                  Net          -        -       2.037     -           13        
COREAHBTOAPB3_0.CAHBtoAPB3Oll.CAHBtoAPB3IOI_RNINS17A1[0]                        OR2B         B        In      -         19.444      -         
COREAHBTOAPB3_0.CAHBtoAPB3Oll.CAHBtoAPB3IOI_RNINS17A1[0]                        OR2B         Y        Out     0.627     20.072      -         
CAHBtoAPB3l_i_3                                                                 Net          -        -       2.037     -           13        
COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3I1I_1_sqmuxa                            NOR2A        A        In      -         22.108      -         
COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3I1I_1_sqmuxa                            NOR2A        Y        Out     0.516     22.625      -         
CAHBtoAPB3I1I_1_sqmuxa                                                          Net          -        -       1.994     -           12        
COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[9]                                          DFN1E0C0     E        In      -         24.618      -         
==============================================================================================================================================
Total path delay (propagation time + setup) of 25.052 is 7.631(30.5%) logic and 17.421(69.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      25.000
    - Setup time:                            0.434
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         24.566

    - Propagation time:                      24.618
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.052

    Number of logic level(s):                11
    Starting point:                          CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTOI0I / Q
    Ending point:                            COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[8] / E
    The start point is clocked by            FAB_CLK [rising] on pin CLK
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                                                               Pin      Pin               Arrival     No. of    
Name                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTOI0I                                DFN1C0       Q        Out     0.737     0.737       -         
CAHBLTOI0I                                                                      Net          -        -       2.550     -           27        
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI_RNIM7UL[18]                    MX2          S        In      -         3.287       -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI_RNIM7UL[18]                    MX2          Y        Out     0.396     3.683       -         
CAHBLTI0ll[18]                                                                  Net          -        -       1.184     -           4         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTO0Il.CAHBLTIO0_22_sqmuxa_0_a2_0     NOR2A        A        In      -         4.866       -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTO0Il.CAHBLTIO0_22_sqmuxa_0_a2_0     NOR2A        Y        Out     0.627     5.494       -         
N_79                                                                            Net          -        -       1.184     -           4         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTIO0I_RNIEQR52                       NOR2B        B        In      -         6.677       -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTIO0I_RNIEQR52                       NOR2B        Y        Out     0.627     7.305       -         
CAHBLTl1II_0[7]                                                                 Net          -        -       0.806     -           3         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTIO0I_RNINTNH3                       NOR2B        A        In      -         8.111       -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTIO0I_RNINTNH3                       NOR2B        Y        Out     0.514     8.626       -         
CAHBLTIl0II                                                                     Net          -        -       1.639     -           8         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_ns_o3[0]            OR2A         A        In      -         10.264      -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_ns_o3[0]            OR2A         Y        Out     0.466     10.730      -         
N_73                                                                            Net          -        -       0.386     -           2         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNI9AVA5[2]         OA1C         B        In      -         11.116      -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNI9AVA5[2]         OA1C         Y        Out     0.900     12.016      -         
N_83                                                                            Net          -        -       0.386     -           2         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNI2NQBA[2]         OR2B         B        In      -         12.402      -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNI2NQBA[2]         OR2B         Y        Out     0.516     12.918      -         
CAHBLTOO0l[1]                                                                   Net          -        -       1.184     -           4         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNIV80MA[6]         NOR2A        A        In      -         14.102      -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNIV80MA[6]         NOR2A        Y        Out     0.627     14.729      -         
CAHBLTI1Il6                                                                     Net          -        -       2.037     -           13        
COREAHBTOAPB3_0.CAHBtoAPB3Oll.HREADYOUT_RNILQID61                               NOR3C        C        In      -         16.766      -         
COREAHBTOAPB3_0.CAHBtoAPB3Oll.HREADYOUT_RNILQID61                               NOR3C        Y        Out     0.641     17.407      -         
CAHBtoAPB3l4_1                                                                  Net          -        -       2.037     -           13        
COREAHBTOAPB3_0.CAHBtoAPB3Oll.CAHBtoAPB3IOI_RNINS17A1[0]                        OR2B         B        In      -         19.444      -         
COREAHBTOAPB3_0.CAHBtoAPB3Oll.CAHBtoAPB3IOI_RNINS17A1[0]                        OR2B         Y        Out     0.627     20.072      -         
CAHBtoAPB3l_i_3                                                                 Net          -        -       2.037     -           13        
COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3I1I_1_sqmuxa                            NOR2A        A        In      -         22.108      -         
COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3I1I_1_sqmuxa                            NOR2A        Y        Out     0.516     22.625      -         
CAHBtoAPB3I1I_1_sqmuxa                                                          Net          -        -       1.994     -           12        
COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[8]                                          DFN1E0C0     E        In      -         24.618      -         
==============================================================================================================================================
Total path delay (propagation time + setup) of 25.052 is 7.631(30.5%) logic and 17.421(69.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: clkgenerator|SCLK_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                         Starting                                                                              Arrival            
Instance                                 Reference                            Type       Pin     Net                           Time        Slack  
                                         Clock                                                                                                    
--------------------------------------------------------------------------------------------------------------------------------------------------
stonyman_0.counterPixelsCaptured[12]     clkgenerator|SCLK_inferred_clock     DFN1       Q       counterPixelsCaptured[12]     0.737       -23.186
stonyman_0.counterPixelsCaptured[13]     clkgenerator|SCLK_inferred_clock     DFN1       Q       counterPixelsCaptured[13]     0.737       -23.000
stonyman_0.counterPixelsCaptured[11]     clkgenerator|SCLK_inferred_clock     DFN1       Q       counterPixelsCaptured[11]     0.737       -22.813
stonyman_0.counterPixelsCaptured[15]     clkgenerator|SCLK_inferred_clock     DFN1       Q       counterPixelsCaptured[15]     0.737       -22.609
stonyman_0.counterPixelsCaptured[14]     clkgenerator|SCLK_inferred_clock     DFN1       Q       counterPixelsCaptured[14]     0.737       -21.891
stonyman_0.counterPixelsCaptured[10]     clkgenerator|SCLK_inferred_clock     DFN1       Q       counterPixelsCaptured[10]     0.737       -18.405
stonyman_0.counterPixelsCaptured[9]      clkgenerator|SCLK_inferred_clock     DFN1       Q       counterPixelsCaptured[9]      0.737       -17.713
stonyman_0.counterPixelsCaptured[8]      clkgenerator|SCLK_inferred_clock     DFN1       Q       counterPixelsCaptured[8]      0.737       -12.705
counter_0.COUNT[0]                       clkgenerator|SCLK_inferred_clock     DFN1E1     Q       counter_0_COUNT[0]            0.580       -12.214
counter_0.COUNT[1]                       clkgenerator|SCLK_inferred_clock     DFN1E1     Q       counter_0_COUNT[1]            0.580       -11.809
==================================================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                                                     Required            
Instance                     Reference                            Type       Pin     Net                  Time         Slack  
                             Clock                                                                                            
------------------------------------------------------------------------------------------------------------------------------
stonyman_0.state[0]          clkgenerator|SCLK_inferred_clock     DFN1E0     D       N_1675               11.927       -23.186
stonyman_0.state[2]          clkgenerator|SCLK_inferred_clock     DFN1       D       N_1676               11.961       -23.155
stonyman_0.substate_i[0]     clkgenerator|SCLK_inferred_clock     DFN1       D       substate_ns_i[0]     11.961       -22.868
stonyman_0.substate[1]       clkgenerator|SCLK_inferred_clock     DFN1       D       substate_RNO[1]      11.961       -21.956
stonyman_0.state[1]          clkgenerator|SCLK_inferred_clock     DFN1E0     D       state_36[1]          11.961       -21.279
counter_0.COUNT[31]          clkgenerator|SCLK_inferred_clock     DFN1E1     D       COUNT_n31            11.961       -12.214
counter_0.COUNT[28]          clkgenerator|SCLK_inferred_clock     DFN1E1     D       COUNT_n28            11.961       -11.217
counter_0.COUNT[30]          clkgenerator|SCLK_inferred_clock     DFN1E1     D       COUNT_n30            11.961       -11.217
counter_0.COUNT[29]          clkgenerator|SCLK_inferred_clock     DFN1E1     D       COUNT_n29            11.961       -11.142
counter_0.COUNT[27]          clkgenerator|SCLK_inferred_clock     DFN1E1     D       COUNT_n27            11.961       -10.249
==============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.927

    - Propagation time:                      35.113
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -23.186

    Number of logic level(s):                24
    Starting point:                          stonyman_0.counterPixelsCaptured[12] / Q
    Ending point:                            stonyman_0.state[0] / D
    The start point is clocked by            clkgenerator|SCLK_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clkgenerator|SCLK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                      Pin      Pin               Arrival     No. of    
Name                                                                                                     Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
stonyman_0.counterPixelsCaptured[12]                                                                     DFN1       Q        Out     0.737     0.737       -         
counterPixelsCaptured[12]                                                                                Net        -        -       2.381     -           21        
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un61_sum.ADD_9x9_fast_I17_Y_a0_1         NOR2B      B        In      -         3.118       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un61_sum.ADD_9x9_fast_I17_Y_a0_1         NOR2B      Y        Out     0.627     3.745       -         
ADD_9x9_fast_I11_Y_a2_1                                                                                  Net        -        -       1.184     -           4         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I11_Y_a0           NOR3B      B        In      -         4.929       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I11_Y_a0           NOR3B      Y        Out     0.607     5.535       -         
ADD_9x9_fast_I11_Y_a0_0_0                                                                                Net        -        -       0.806     -           3         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I11_Y_1_0          OR2        A        In      -         6.342       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I11_Y_1_0          OR2        Y        Out     0.507     6.849       -         
ADD_9x9_fast_I11_Y_1_0_0                                                                                 Net        -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I11_Y_1            OR2        B        In      -         7.235       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I11_Y_1            OR2        Y        Out     0.646     7.882       -         
N146_2                                                                                                   Net        -        -       1.639     -           8         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I12_Y_a6           NOR3B      B        In      -         9.521       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I12_Y_a6           NOR3B      Y        Out     0.607     10.127      -         
ADD_9x9_fast_I12_Y_a6                                                                                    Net        -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I12_Y_1_2          OR2        B        In      -         10.448      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I12_Y_1_2          OR2        Y        Out     0.646     11.095      -         
ADD_9x9_fast_I12_Y_1_2_0                                                                                 Net        -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I12_Y_1_4          OR2        B        In      -         11.481      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I12_Y_1_4          OR2        Y        Out     0.646     12.127      -         
ADD_9x9_fast_I12_Y_1_4                                                                                   Net        -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I12_Y_1            OR2        A        In      -         12.513      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I12_Y_1            OR2        Y        Out     0.507     13.021      -         
N148                                                                                                     Net        -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I17_Y_0            XOR2       B        In      -         13.406      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I17_Y_0            XOR2       Y        Out     0.937     14.343      -         
ADD_9x9_fast_I17_Y_0_0                                                                                   Net        -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I17_Y              XOR2       A        In      -         14.665      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I17_Y              XOR2       Y        Out     0.488     15.153      -         
mult1_un82_sum[7]                                                                                        Net        -        -       1.776     -           11        
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I15_Y              XOR2       B        In      -         16.929      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I15_Y              XOR2       Y        Out     0.937     17.866      -         
mult1_un89_sum[5]                                                                                        Net        -        -       1.279     -           5         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I11_Y_a0_1         NOR2A      B        In      -         19.145      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I11_Y_a0_1         NOR2A      Y        Out     0.386     19.531      -         
ADD_9x9_fast_I11_Y_a0_1                                                                                  Net        -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I11_Y_a0           NOR2A      A        In      -         19.852      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I11_Y_a0           NOR2A      Y        Out     0.627     20.480      -         
ADD_9x9_fast_I11_Y_a0                                                                                    Net        -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I11_Y_4            NOR2       A        In      -         20.801      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I11_Y_4            NOR2       Y        Out     0.507     21.308      -         
ADD_9x9_fast_I11_Y_2                                                                                     Net        -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I11_Y_1            NOR2B      B        In      -         21.694      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I11_Y_1            NOR2B      Y        Out     0.516     22.210      -         
N146                                                                                                     Net        -        -       1.279     -           5         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I12_Y_m1          XNOR3      C        In      -         23.490      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I12_Y_m1          XNOR3      Y        Out     0.985     24.475      -         
ADD_9x9_fast_I12_Y_m1                                                                                    Net        -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I12_Y_N_7_i_0     MX2B       A        In      -         24.861      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I12_Y_N_7_i_0     MX2B       Y        Out     0.579     25.439      -         
N148_1                                                                                                   Net        -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I17_Y             XNOR2      B        In      -         25.761      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I17_Y             XNOR2      Y        Out     0.937     26.698      -         
mult1_un110_sum[7]                                                                                       Net        -        -       1.279     -           5         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un117_sum.ADD_9x9_fast_I15_Y             XNOR3      C        In      -         27.977      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un117_sum.ADD_9x9_fast_I15_Y             XNOR3      Y        Out     0.985     28.962      -         
N_1603_i_i                                                                                               Net        -        -       0.322     -           1         
stonyman_0.counterPixelsCaptured_RNI5F1GOT3[0]                                                           OR2        B        In      -         29.284      -         
stonyman_0.counterPixelsCaptured_RNI5F1GOT3[0]                                                           OR2        Y        Out     0.646     29.930      -         
un1_counterPixelsCaptured_15_i_0_4_3                                                                     Net        -        -       0.322     -           1         
stonyman_0.counterPixelsCaptured_RNIBSGF301[0]                                                           OR2        A        In      -         30.252      -         
stonyman_0.counterPixelsCaptured_RNIBSGF301[0]                                                           OR2        Y        Out     0.507     30.759      -         
un1_counterPixelsCaptured_15_i_0_4                                                                       Net        -        -       1.279     -           5         
stonyman_0.state_36_3_0_.m48_i_o2_0_0                                                                    OR2        B        In      -         32.038      -         
stonyman_0.state_36_3_0_.m48_i_o2_0_0                                                                    OR2        Y        Out     0.646     32.685      -         
m48_i_o2_0_0                                                                                             Net        -        -       0.386     -           2         
stonyman_0.state_36_3_0_.m27_i_a2_3                                                                      NOR3A      C        In      -         33.071      -         
stonyman_0.state_36_3_0_.m27_i_a2_3                                                                      NOR3A      Y        Out     0.716     33.787      -         
N_442                                                                                                    Net        -        -       0.322     -           1         
stonyman_0.state_36_3_0_.m27_i                                                                           NOR3       C        In      -         34.108      -         
stonyman_0.state_36_3_0_.m27_i                                                                           NOR3       Y        Out     0.683     34.791      -         
N_1675                                                                                                   Net        -        -       0.322     -           1         
stonyman_0.state[0]                                                                                      DFN1E0     D        In      -         35.113      -         
=====================================================================================================================================================================
Total path delay (propagation time + setup) of 35.686 is 17.189(48.2%) logic and 18.497(51.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.961

    - Propagation time:                      35.116
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -23.155

    Number of logic level(s):                24
    Starting point:                          stonyman_0.counterPixelsCaptured[12] / Q
    Ending point:                            stonyman_0.state[2] / D
    The start point is clocked by            clkgenerator|SCLK_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clkgenerator|SCLK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                     Pin      Pin               Arrival     No. of    
Name                                                                                                     Type      Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
stonyman_0.counterPixelsCaptured[12]                                                                     DFN1      Q        Out     0.737     0.737       -         
counterPixelsCaptured[12]                                                                                Net       -        -       2.381     -           21        
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un61_sum.ADD_9x9_fast_I17_Y_a0_1         NOR2B     B        In      -         3.118       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un61_sum.ADD_9x9_fast_I17_Y_a0_1         NOR2B     Y        Out     0.627     3.745       -         
ADD_9x9_fast_I11_Y_a2_1                                                                                  Net       -        -       1.184     -           4         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I11_Y_a0           NOR3B     B        In      -         4.929       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I11_Y_a0           NOR3B     Y        Out     0.607     5.535       -         
ADD_9x9_fast_I11_Y_a0_0_0                                                                                Net       -        -       0.806     -           3         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I11_Y_1_0          OR2       A        In      -         6.342       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I11_Y_1_0          OR2       Y        Out     0.507     6.849       -         
ADD_9x9_fast_I11_Y_1_0_0                                                                                 Net       -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I11_Y_1            OR2       B        In      -         7.235       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I11_Y_1            OR2       Y        Out     0.646     7.882       -         
N146_2                                                                                                   Net       -        -       1.639     -           8         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I12_Y_a6           NOR3B     B        In      -         9.521       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I12_Y_a6           NOR3B     Y        Out     0.607     10.127      -         
ADD_9x9_fast_I12_Y_a6                                                                                    Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I12_Y_1_2          OR2       B        In      -         10.448      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I12_Y_1_2          OR2       Y        Out     0.646     11.095      -         
ADD_9x9_fast_I12_Y_1_2_0                                                                                 Net       -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I12_Y_1_4          OR2       B        In      -         11.481      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I12_Y_1_4          OR2       Y        Out     0.646     12.127      -         
ADD_9x9_fast_I12_Y_1_4                                                                                   Net       -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I12_Y_1            OR2       A        In      -         12.513      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I12_Y_1            OR2       Y        Out     0.507     13.021      -         
N148                                                                                                     Net       -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I17_Y_0            XOR2      B        In      -         13.406      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I17_Y_0            XOR2      Y        Out     0.937     14.343      -         
ADD_9x9_fast_I17_Y_0_0                                                                                   Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I17_Y              XOR2      A        In      -         14.665      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I17_Y              XOR2      Y        Out     0.488     15.153      -         
mult1_un82_sum[7]                                                                                        Net       -        -       1.776     -           11        
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I15_Y              XOR2      B        In      -         16.929      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I15_Y              XOR2      Y        Out     0.937     17.866      -         
mult1_un89_sum[5]                                                                                        Net       -        -       1.279     -           5         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I11_Y_a0_1         NOR2A     B        In      -         19.145      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I11_Y_a0_1         NOR2A     Y        Out     0.386     19.531      -         
ADD_9x9_fast_I11_Y_a0_1                                                                                  Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I11_Y_a0           NOR2A     A        In      -         19.852      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I11_Y_a0           NOR2A     Y        Out     0.627     20.480      -         
ADD_9x9_fast_I11_Y_a0                                                                                    Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I11_Y_4            NOR2      A        In      -         20.801      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I11_Y_4            NOR2      Y        Out     0.507     21.308      -         
ADD_9x9_fast_I11_Y_2                                                                                     Net       -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I11_Y_1            NOR2B     B        In      -         21.694      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I11_Y_1            NOR2B     Y        Out     0.516     22.210      -         
N146                                                                                                     Net       -        -       1.279     -           5         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I12_Y_m1          XNOR3     C        In      -         23.490      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I12_Y_m1          XNOR3     Y        Out     0.985     24.475      -         
ADD_9x9_fast_I12_Y_m1                                                                                    Net       -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I12_Y_N_7_i_0     MX2B      A        In      -         24.861      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I12_Y_N_7_i_0     MX2B      Y        Out     0.579     25.439      -         
N148_1                                                                                                   Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I17_Y             XNOR2     B        In      -         25.761      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I17_Y             XNOR2     Y        Out     0.937     26.698      -         
mult1_un110_sum[7]                                                                                       Net       -        -       1.279     -           5         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un117_sum.ADD_9x9_fast_I15_Y             XNOR3     C        In      -         27.977      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un117_sum.ADD_9x9_fast_I15_Y             XNOR3     Y        Out     0.985     28.962      -         
N_1603_i_i                                                                                               Net       -        -       0.322     -           1         
stonyman_0.counterPixelsCaptured_RNI5F1GOT3[0]                                                           OR2       B        In      -         29.284      -         
stonyman_0.counterPixelsCaptured_RNI5F1GOT3[0]                                                           OR2       Y        Out     0.646     29.930      -         
un1_counterPixelsCaptured_15_i_0_4_3                                                                     Net       -        -       0.322     -           1         
stonyman_0.counterPixelsCaptured_RNIBSGF301[0]                                                           OR2       A        In      -         30.252      -         
stonyman_0.counterPixelsCaptured_RNIBSGF301[0]                                                           OR2       Y        Out     0.507     30.759      -         
un1_counterPixelsCaptured_15_i_0_4                                                                       Net       -        -       1.279     -           5         
stonyman_0.state_36_3_0_.m48_i_o2_0_0                                                                    OR2       B        In      -         32.038      -         
stonyman_0.state_36_3_0_.m48_i_o2_0_0                                                                    OR2       Y        Out     0.646     32.685      -         
m48_i_o2_0_0                                                                                             Net       -        -       0.386     -           2         
stonyman_0.state_36_3_0_.m48_i_a2                                                                        OA1       B        In      -         33.071      -         
stonyman_0.state_36_3_0_.m48_i_a2                                                                        OA1       Y        Out     0.652     33.722      -         
N_448                                                                                                    Net       -        -       0.322     -           1         
stonyman_0.state_36_3_0_.m48_i                                                                           NOR3      C        In      -         34.044      -         
stonyman_0.state_36_3_0_.m48_i                                                                           NOR3      Y        Out     0.751     34.795      -         
N_1676                                                                                                   Net       -        -       0.322     -           1         
stonyman_0.state[2]                                                                                      DFN1      D        In      -         35.116      -         
====================================================================================================================================================================
Total path delay (propagation time + setup) of 35.655 is 17.158(48.1%) logic and 18.497(51.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.927

    - Propagation time:                      34.956
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -23.030

    Number of logic level(s):                23
    Starting point:                          stonyman_0.counterPixelsCaptured[12] / Q
    Ending point:                            stonyman_0.state[0] / D
    The start point is clocked by            clkgenerator|SCLK_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clkgenerator|SCLK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                Pin      Pin               Arrival     No. of    
Name                                                                                                               Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
stonyman_0.counterPixelsCaptured[12]                                                                               DFN1       Q        Out     0.737     0.737       -         
counterPixelsCaptured[12]                                                                                          Net        -        -       2.381     -           21        
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un61_sum.ADD_9x9_fast_I17_Y_a0_1                   NOR2B      B        In      -         3.118       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un61_sum.ADD_9x9_fast_I17_Y_a0_1                   NOR2B      Y        Out     0.627     3.745       -         
ADD_9x9_fast_I11_Y_a2_1                                                                                            Net        -        -       1.184     -           4         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I11_Y_a0                     NOR3B      B        In      -         4.929       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I11_Y_a0                     NOR3B      Y        Out     0.607     5.535       -         
ADD_9x9_fast_I11_Y_a0_0_0                                                                                          Net        -        -       0.806     -           3         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I11_Y_1_0                    OR2        A        In      -         6.342       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I11_Y_1_0                    OR2        Y        Out     0.507     6.849       -         
ADD_9x9_fast_I11_Y_1_0_0                                                                                           Net        -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I11_Y_1                      OR2        B        In      -         7.235       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I11_Y_1                      OR2        Y        Out     0.646     7.882       -         
N146_2                                                                                                             Net        -        -       1.639     -           8         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I12_Y_a6                     NOR3B      B        In      -         9.521       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I12_Y_a6                     NOR3B      Y        Out     0.607     10.127      -         
ADD_9x9_fast_I12_Y_a6                                                                                              Net        -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I12_Y_1_2                    OR2        B        In      -         10.448      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I12_Y_1_2                    OR2        Y        Out     0.646     11.095      -         
ADD_9x9_fast_I12_Y_1_2_0                                                                                           Net        -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I12_Y_1_4                    OR2        B        In      -         11.481      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I12_Y_1_4                    OR2        Y        Out     0.646     12.127      -         
ADD_9x9_fast_I12_Y_1_4                                                                                             Net        -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I12_Y_1                      OR2        A        In      -         12.513      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I12_Y_1                      OR2        Y        Out     0.507     13.021      -         
N148                                                                                                               Net        -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I17_Y_0                      XOR2       B        In      -         13.406      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I17_Y_0                      XOR2       Y        Out     0.937     14.343      -         
ADD_9x9_fast_I17_Y_0_0                                                                                             Net        -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I17_Y                        XOR2       A        In      -         14.665      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I17_Y                        XOR2       Y        Out     0.488     15.153      -         
mult1_un82_sum[7]                                                                                                  Net        -        -       1.776     -           11        
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I16_Y_0                      XOR2       B        In      -         16.929      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I16_Y_0                      XOR2       Y        Out     0.937     17.866      -         
ADD_9x9_fast_I16_Y_0                                                                                               Net        -        -       1.184     -           4         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I12_un1_Y_1_2_b0_0tt_m1     XNOR2      A        In      -         19.049      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I12_un1_Y_1_2_b0_0tt_m1     XNOR2      Y        Out     0.488     19.538      -         
mult1_un89_sum[6]                                                                                                  Net        -        -       0.806     -           3         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I11_Y_1_0                    OA1C       B        In      -         20.344      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I11_Y_1_0                    OA1C       Y        Out     0.900     21.244      -         
ADD_9x9_fast_I11_Y_1_0                                                                                             Net        -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I11_Y_1                      NOR2B      A        In      -         21.566      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I11_Y_1                      NOR2B      Y        Out     0.488     22.054      -         
N146                                                                                                               Net        -        -       1.279     -           5         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I12_Y_m1                    XNOR3      C        In      -         23.333      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I12_Y_m1                    XNOR3      Y        Out     0.985     24.319      -         
ADD_9x9_fast_I12_Y_m1                                                                                              Net        -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I12_Y_N_7_i_0               MX2B       A        In      -         24.704      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I12_Y_N_7_i_0               MX2B       Y        Out     0.579     25.283      -         
N148_1                                                                                                             Net        -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I17_Y                       XNOR2      B        In      -         25.605      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I17_Y                       XNOR2      Y        Out     0.937     26.541      -         
mult1_un110_sum[7]                                                                                                 Net        -        -       1.279     -           5         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un117_sum.ADD_9x9_fast_I15_Y                       XNOR3      C        In      -         27.820      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un117_sum.ADD_9x9_fast_I15_Y                       XNOR3      Y        Out     0.985     28.806      -         
N_1603_i_i                                                                                                         Net        -        -       0.322     -           1         
stonyman_0.counterPixelsCaptured_RNI5F1GOT3[0]                                                                     OR2        B        In      -         29.127      -         
stonyman_0.counterPixelsCaptured_RNI5F1GOT3[0]                                                                     OR2        Y        Out     0.646     29.774      -         
un1_counterPixelsCaptured_15_i_0_4_3                                                                               Net        -        -       0.322     -           1         
stonyman_0.counterPixelsCaptured_RNIBSGF301[0]                                                                     OR2        A        In      -         30.095      -         
stonyman_0.counterPixelsCaptured_RNIBSGF301[0]                                                                     OR2        Y        Out     0.507     30.603      -         
un1_counterPixelsCaptured_15_i_0_4                                                                                 Net        -        -       1.279     -           5         
stonyman_0.state_36_3_0_.m48_i_o2_0_0                                                                              OR2        B        In      -         31.882      -         
stonyman_0.state_36_3_0_.m48_i_o2_0_0                                                                              OR2        Y        Out     0.646     32.529      -         
m48_i_o2_0_0                                                                                                       Net        -        -       0.386     -           2         
stonyman_0.state_36_3_0_.m27_i_a2_3                                                                                NOR3A      C        In      -         32.914      -         
stonyman_0.state_36_3_0_.m27_i_a2_3                                                                                NOR3A      Y        Out     0.716     33.630      -         
N_442                                                                                                              Net        -        -       0.322     -           1         
stonyman_0.state_36_3_0_.m27_i                                                                                     NOR3       C        In      -         33.952      -         
stonyman_0.state_36_3_0_.m27_i                                                                                     NOR3       Y        Out     0.683     34.635      -         
N_1675                                                                                                             Net        -        -       0.322     -           1         
stonyman_0.state[0]                                                                                                DFN1E0     D        In      -         34.956      -         
===============================================================================================================================================================================
Total path delay (propagation time + setup) of 35.530 is 17.029(47.9%) logic and 18.501(52.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.927

    - Propagation time:                      34.927
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -23.000

    Number of logic level(s):                24
    Starting point:                          stonyman_0.counterPixelsCaptured[13] / Q
    Ending point:                            stonyman_0.state[0] / D
    The start point is clocked by            clkgenerator|SCLK_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clkgenerator|SCLK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                      Pin      Pin               Arrival     No. of    
Name                                                                                                     Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
stonyman_0.counterPixelsCaptured[13]                                                                     DFN1       Q        Out     0.737     0.737       -         
counterPixelsCaptured[13]                                                                                Net        -        -       2.308     -           19        
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un61_sum.ADD_9x9_fast_I17_Y_a0_1         NOR2B      A        In      -         3.045       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un61_sum.ADD_9x9_fast_I17_Y_a0_1         NOR2B      Y        Out     0.514     3.559       -         
ADD_9x9_fast_I11_Y_a2_1                                                                                  Net        -        -       1.184     -           4         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I11_Y_a0           NOR3B      B        In      -         4.743       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I11_Y_a0           NOR3B      Y        Out     0.607     5.349       -         
ADD_9x9_fast_I11_Y_a0_0_0                                                                                Net        -        -       0.806     -           3         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I11_Y_1_0          OR2        A        In      -         6.156       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I11_Y_1_0          OR2        Y        Out     0.507     6.663       -         
ADD_9x9_fast_I11_Y_1_0_0                                                                                 Net        -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I11_Y_1            OR2        B        In      -         7.049       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I11_Y_1            OR2        Y        Out     0.646     7.696       -         
N146_2                                                                                                   Net        -        -       1.639     -           8         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I12_Y_a6           NOR3B      B        In      -         9.335       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I12_Y_a6           NOR3B      Y        Out     0.607     9.941       -         
ADD_9x9_fast_I12_Y_a6                                                                                    Net        -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I12_Y_1_2          OR2        B        In      -         10.262      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I12_Y_1_2          OR2        Y        Out     0.646     10.909      -         
ADD_9x9_fast_I12_Y_1_2_0                                                                                 Net        -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I12_Y_1_4          OR2        B        In      -         11.295      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I12_Y_1_4          OR2        Y        Out     0.646     11.941      -         
ADD_9x9_fast_I12_Y_1_4                                                                                   Net        -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I12_Y_1            OR2        A        In      -         12.327      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I12_Y_1            OR2        Y        Out     0.507     12.835      -         
N148                                                                                                     Net        -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I17_Y_0            XOR2       B        In      -         13.220      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I17_Y_0            XOR2       Y        Out     0.937     14.157      -         
ADD_9x9_fast_I17_Y_0_0                                                                                   Net        -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I17_Y              XOR2       A        In      -         14.479      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I17_Y              XOR2       Y        Out     0.488     14.967      -         
mult1_un82_sum[7]                                                                                        Net        -        -       1.776     -           11        
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I15_Y              XOR2       B        In      -         16.743      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I15_Y              XOR2       Y        Out     0.937     17.680      -         
mult1_un89_sum[5]                                                                                        Net        -        -       1.279     -           5         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I11_Y_a0_1         NOR2A      B        In      -         18.959      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I11_Y_a0_1         NOR2A      Y        Out     0.386     19.345      -         
ADD_9x9_fast_I11_Y_a0_1                                                                                  Net        -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I11_Y_a0           NOR2A      A        In      -         19.666      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I11_Y_a0           NOR2A      Y        Out     0.627     20.294      -         
ADD_9x9_fast_I11_Y_a0                                                                                    Net        -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I11_Y_4            NOR2       A        In      -         20.615      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I11_Y_4            NOR2       Y        Out     0.507     21.122      -         
ADD_9x9_fast_I11_Y_2                                                                                     Net        -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I11_Y_1            NOR2B      B        In      -         21.508      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I11_Y_1            NOR2B      Y        Out     0.516     22.024      -         
N146                                                                                                     Net        -        -       1.279     -           5         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I12_Y_m1          XNOR3      C        In      -         23.304      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I12_Y_m1          XNOR3      Y        Out     0.985     24.289      -         
ADD_9x9_fast_I12_Y_m1                                                                                    Net        -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I12_Y_N_7_i_0     MX2B       A        In      -         24.675      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I12_Y_N_7_i_0     MX2B       Y        Out     0.579     25.253      -         
N148_1                                                                                                   Net        -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I17_Y             XNOR2      B        In      -         25.575      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I17_Y             XNOR2      Y        Out     0.937     26.512      -         
mult1_un110_sum[7]                                                                                       Net        -        -       1.279     -           5         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un117_sum.ADD_9x9_fast_I15_Y             XNOR3      C        In      -         27.791      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un117_sum.ADD_9x9_fast_I15_Y             XNOR3      Y        Out     0.985     28.776      -         
N_1603_i_i                                                                                               Net        -        -       0.322     -           1         
stonyman_0.counterPixelsCaptured_RNI5F1GOT3[0]                                                           OR2        B        In      -         29.098      -         
stonyman_0.counterPixelsCaptured_RNI5F1GOT3[0]                                                           OR2        Y        Out     0.646     29.744      -         
un1_counterPixelsCaptured_15_i_0_4_3                                                                     Net        -        -       0.322     -           1         
stonyman_0.counterPixelsCaptured_RNIBSGF301[0]                                                           OR2        A        In      -         30.066      -         
stonyman_0.counterPixelsCaptured_RNIBSGF301[0]                                                           OR2        Y        Out     0.507     30.573      -         
un1_counterPixelsCaptured_15_i_0_4                                                                       Net        -        -       1.279     -           5         
stonyman_0.state_36_3_0_.m48_i_o2_0_0                                                                    OR2        B        In      -         31.852      -         
stonyman_0.state_36_3_0_.m48_i_o2_0_0                                                                    OR2        Y        Out     0.646     32.499      -         
m48_i_o2_0_0                                                                                             Net        -        -       0.386     -           2         
stonyman_0.state_36_3_0_.m27_i_a2_3                                                                      NOR3A      C        In      -         32.885      -         
stonyman_0.state_36_3_0_.m27_i_a2_3                                                                      NOR3A      Y        Out     0.716     33.601      -         
N_442                                                                                                    Net        -        -       0.322     -           1         
stonyman_0.state_36_3_0_.m27_i                                                                           NOR3       C        In      -         33.922      -         
stonyman_0.state_36_3_0_.m27_i                                                                           NOR3       Y        Out     0.683     34.605      -         
N_1675                                                                                                   Net        -        -       0.322     -           1         
stonyman_0.state[0]                                                                                      DFN1E0     D        In      -         34.927      -         
=====================================================================================================================================================================
Total path delay (propagation time + setup) of 35.500 is 17.076(48.1%) logic and 18.424(51.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.961

    - Propagation time:                      34.960
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -22.999

    Number of logic level(s):                23
    Starting point:                          stonyman_0.counterPixelsCaptured[12] / Q
    Ending point:                            stonyman_0.state[2] / D
    The start point is clocked by            clkgenerator|SCLK_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clkgenerator|SCLK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                                               Type      Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
stonyman_0.counterPixelsCaptured[12]                                                                               DFN1      Q        Out     0.737     0.737       -         
counterPixelsCaptured[12]                                                                                          Net       -        -       2.381     -           21        
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un61_sum.ADD_9x9_fast_I17_Y_a0_1                   NOR2B     B        In      -         3.118       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un61_sum.ADD_9x9_fast_I17_Y_a0_1                   NOR2B     Y        Out     0.627     3.745       -         
ADD_9x9_fast_I11_Y_a2_1                                                                                            Net       -        -       1.184     -           4         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I11_Y_a0                     NOR3B     B        In      -         4.929       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I11_Y_a0                     NOR3B     Y        Out     0.607     5.535       -         
ADD_9x9_fast_I11_Y_a0_0_0                                                                                          Net       -        -       0.806     -           3         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I11_Y_1_0                    OR2       A        In      -         6.342       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I11_Y_1_0                    OR2       Y        Out     0.507     6.849       -         
ADD_9x9_fast_I11_Y_1_0_0                                                                                           Net       -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I11_Y_1                      OR2       B        In      -         7.235       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I11_Y_1                      OR2       Y        Out     0.646     7.882       -         
N146_2                                                                                                             Net       -        -       1.639     -           8         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I12_Y_a6                     NOR3B     B        In      -         9.521       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I12_Y_a6                     NOR3B     Y        Out     0.607     10.127      -         
ADD_9x9_fast_I12_Y_a6                                                                                              Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I12_Y_1_2                    OR2       B        In      -         10.448      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I12_Y_1_2                    OR2       Y        Out     0.646     11.095      -         
ADD_9x9_fast_I12_Y_1_2_0                                                                                           Net       -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I12_Y_1_4                    OR2       B        In      -         11.481      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I12_Y_1_4                    OR2       Y        Out     0.646     12.127      -         
ADD_9x9_fast_I12_Y_1_4                                                                                             Net       -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I12_Y_1                      OR2       A        In      -         12.513      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I12_Y_1                      OR2       Y        Out     0.507     13.021      -         
N148                                                                                                               Net       -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I17_Y_0                      XOR2      B        In      -         13.406      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I17_Y_0                      XOR2      Y        Out     0.937     14.343      -         
ADD_9x9_fast_I17_Y_0_0                                                                                             Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I17_Y                        XOR2      A        In      -         14.665      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I17_Y                        XOR2      Y        Out     0.488     15.153      -         
mult1_un82_sum[7]                                                                                                  Net       -        -       1.776     -           11        
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I16_Y_0                      XOR2      B        In      -         16.929      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un89_sum.ADD_9x9_fast_I16_Y_0                      XOR2      Y        Out     0.937     17.866      -         
ADD_9x9_fast_I16_Y_0                                                                                               Net       -        -       1.184     -           4         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I12_un1_Y_1_2_b0_0tt_m1     XNOR2     A        In      -         19.049      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I12_un1_Y_1_2_b0_0tt_m1     XNOR2     Y        Out     0.488     19.538      -         
mult1_un89_sum[6]                                                                                                  Net       -        -       0.806     -           3         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I11_Y_1_0                    OA1C      B        In      -         20.344      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I11_Y_1_0                    OA1C      Y        Out     0.900     21.244      -         
ADD_9x9_fast_I11_Y_1_0                                                                                             Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I11_Y_1                      NOR2B     A        In      -         21.566      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I11_Y_1                      NOR2B     Y        Out     0.488     22.054      -         
N146                                                                                                               Net       -        -       1.279     -           5         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I12_Y_m1                    XNOR3     C        In      -         23.333      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I12_Y_m1                    XNOR3     Y        Out     0.985     24.319      -         
ADD_9x9_fast_I12_Y_m1                                                                                              Net       -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I12_Y_N_7_i_0               MX2B      A        In      -         24.704      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I12_Y_N_7_i_0               MX2B      Y        Out     0.579     25.283      -         
N148_1                                                                                                             Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I17_Y                       XNOR2     B        In      -         25.605      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I17_Y                       XNOR2     Y        Out     0.937     26.541      -         
mult1_un110_sum[7]                                                                                                 Net       -        -       1.279     -           5         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un117_sum.ADD_9x9_fast_I15_Y                       XNOR3     C        In      -         27.820      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un117_sum.ADD_9x9_fast_I15_Y                       XNOR3     Y        Out     0.985     28.806      -         
N_1603_i_i                                                                                                         Net       -        -       0.322     -           1         
stonyman_0.counterPixelsCaptured_RNI5F1GOT3[0]                                                                     OR2       B        In      -         29.127      -         
stonyman_0.counterPixelsCaptured_RNI5F1GOT3[0]                                                                     OR2       Y        Out     0.646     29.774      -         
un1_counterPixelsCaptured_15_i_0_4_3                                                                               Net       -        -       0.322     -           1         
stonyman_0.counterPixelsCaptured_RNIBSGF301[0]                                                                     OR2       A        In      -         30.095      -         
stonyman_0.counterPixelsCaptured_RNIBSGF301[0]                                                                     OR2       Y        Out     0.507     30.603      -         
un1_counterPixelsCaptured_15_i_0_4                                                                                 Net       -        -       1.279     -           5         
stonyman_0.state_36_3_0_.m48_i_o2_0_0                                                                              OR2       B        In      -         31.882      -         
stonyman_0.state_36_3_0_.m48_i_o2_0_0                                                                              OR2       Y        Out     0.646     32.529      -         
m48_i_o2_0_0                                                                                                       Net       -        -       0.386     -           2         
stonyman_0.state_36_3_0_.m48_i_a2                                                                                  OA1       B        In      -         32.914      -         
stonyman_0.state_36_3_0_.m48_i_a2                                                                                  OA1       Y        Out     0.652     33.566      -         
N_448                                                                                                              Net       -        -       0.322     -           1         
stonyman_0.state_36_3_0_.m48_i                                                                                     NOR3      C        In      -         33.888      -         
stonyman_0.state_36_3_0_.m48_i                                                                                     NOR3      Y        Out     0.751     34.638      -         
N_1676                                                                                                             Net       -        -       0.322     -           1         
stonyman_0.state[2]                                                                                                DFN1      D        In      -         34.960      -         
==============================================================================================================================================================================
Total path delay (propagation time + setup) of 35.499 is 16.998(47.9%) logic and 18.501(52.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                   Starting                                                                                    Arrival           
Instance                           Reference     Type           Pin              Net                                           Time        Slack 
                                   Clock                                                                                                         
-------------------------------------------------------------------------------------------------------------------------------------------------
MSS_CORE2_0.MSS_ADLIB_INST         System        MSS_AHB        M2FRESETn        MSS_ADLIB_INST_M2FRESETn                      0.000       -4.552
MSS_CORE2_0.MSS_ADLIB_INST         System        MSS_AHB        MSSHADDR[18]     MSS_CORE2_0_MSS_MASTER_AHB_LITE_HADDR[18]     0.000       2.666 
MSS_CORE2_0.MSS_ADLIB_INST         System        MSS_AHB        MSSHADDR[19]     MSS_CORE2_0_MSS_MASTER_AHB_LITE_HADDR[19]     0.000       2.918 
MSS_CORE2_0.MSS_ADLIB_INST         System        MSS_AHB        MSSHTRANS[1]     MSS_CORE2_0_MSS_MASTER_AHB_LITE_HTRANS[1]     0.000       3.337 
MSS_CORE2_0.MSS_ADLIB_INST         System        MSS_AHB        MSSHADDR[17]     MSS_CORE2_0_MSS_MASTER_AHB_LITE_HADDR[17]     0.000       3.986 
MSS_CORE2_0.MSS_ADLIB_INST         System        MSS_AHB        MSSHADDR[16]     MSS_CORE2_0_MSS_MASTER_AHB_LITE_HADDR[16]     0.000       4.239 
MSS_CORE2_0.MSS_CCC_0.I_XTLOSC     System        MSS_XTLOSC     CLKOUT           N_CLKA_XTLOSC                                 0.000       6.669 
MSS_CORE2_0.MSS_ADLIB_INST         System        MSS_AHB        MSSHLOCK         MSS_CORE2_0_MSS_MASTER_AHB_LITE_HLOCK         0.000       6.719 
MSS_CORE2_0.MSS_ADLIB_INST         System        MSS_AHB        EMCCLK           MSS_ADLIB_INST_EMCCLK                         0.000       12.179
MSS_CORE2_0.MSS_ADLIB_INST         System        MSS_AHB        MSSHSIZE[1]      MSS_CORE2_0_MSS_MASTER_AHB_LITE_HSIZE[1]      0.000       15.052
=================================================================================================================================================


Ending Points with Worst Slack
******************************

                                         Starting                                                       Required           
Instance                                 Reference     Type     Pin     Net                             Time         Slack 
                                         Clock                                                                             
---------------------------------------------------------------------------------------------------------------------------
stonyman_0.counterPixelsCaptured[15]     System        DFN1     D       counterPixelsCaptured_8[15]     11.961       -4.552
stonyman_0.counterPixelsCaptured[14]     System        DFN1     D       counterPixelsCaptured_8[14]     11.961       -3.716
stonyman_0.counterPixelsCaptured[13]     System        DFN1     D       counterPixelsCaptured_8[13]     11.961       -3.652
stonyman_0.counterPixelsCaptured[11]     System        DFN1     D       counterPixelsCaptured_8[11]     11.961       -3.232
stonyman_0.counterPixelsCaptured[12]     System        DFN1     D       counterPixelsCaptured_8[12]     11.961       -2.816
stonyman_0.counterPixelsCaptured[10]     System        DFN1     D       counterPixelsCaptured_8[10]     11.961       -2.396
stonyman_0.counterPixelsCaptured[9]      System        DFN1     D       counterPixelsCaptured_8[9]      11.961       -2.331
stonyman_0.counterPixelsCaptured[7]      System        DFN1     D       counterPixelsCaptured_8[7]      11.961       -1.534
stonyman_0.counterPixelsCaptured[8]      System        DFN1     D       counterPixelsCaptured_8[8]      11.961       -1.496
stonyman_0.substate_i[0]                 System        DFN1     D       substate_ns_i[0]                11.961       -1.011
===========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.961

    - Propagation time:                      16.514
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -4.552

    Number of logic level(s):                12
    Starting point:                          MSS_CORE2_0.MSS_ADLIB_INST / M2FRESETn
    Ending point:                            stonyman_0.counterPixelsCaptured[15] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            clkgenerator|SCLK_inferred_clock [rising] on pin CLK

Instance / Net                                               Pin           Pin               Arrival     No. of    
Name                                             Type        Name          Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
MSS_CORE2_0.MSS_ADLIB_INST                       MSS_AHB     M2FRESETn     Out     0.000     0.000       -         
MSS_ADLIB_INST_M2FRESETn                         Net         -             -       0.322     -           1         
MSS_CORE2_0.MSS_ADLIB_INST_RNI7863               CLKINT      A             In      -         0.322       -         
MSS_CORE2_0.MSS_ADLIB_INST_RNI7863               CLKINT      Y             Out     0.174     0.495       -         
MSS_CORE2_0_M2F_RESET_N                          Net         -             -       1.601     -           636       
stonyman_0.substate_RNIM6SL[13]                  NOR3B       A             In      -         2.096       -         
stonyman_0.substate_RNIM6SL[13]                  NOR3B       Y             Out     0.641     2.737       -         
substate_25_sqmuxa_1                             Net         -             -       0.386     -           2         
stonyman_0.substate_RNI8NF61[13]                 NOR2B       A             In      -         3.123       -         
stonyman_0.substate_RNI8NF61[13]                 NOR2B       Y             Out     0.514     3.638       -         
substate_25_sqmuxa                               Net         -             -       1.994     -           12        
stonyman_0.un1_counterPixelsCaptured_16.I_1      AND2        B             In      -         5.631       -         
stonyman_0.un1_counterPixelsCaptured_16.I_1      AND2        Y             Out     0.627     6.258       -         
DWACT_ADD_CI_0_TMP[0]                            Net         -             -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_16.I_83     NOR2B       A             In      -         6.644       -         
stonyman_0.un1_counterPixelsCaptured_16.I_83     NOR2B       Y             Out     0.514     7.159       -         
DWACT_ADD_CI_0_g_array_1[0]                      Net         -             -       0.806     -           3         
stonyman_0.un1_counterPixelsCaptured_16.I_86     NOR2B       A             In      -         7.965       -         
stonyman_0.un1_counterPixelsCaptured_16.I_86     NOR2B       Y             Out     0.514     8.479       -         
DWACT_ADD_CI_0_g_array_2[0]                      Net         -             -       1.184     -           4         
stonyman_0.un1_counterPixelsCaptured_16.I_71     NOR2B       A             In      -         9.663       -         
stonyman_0.un1_counterPixelsCaptured_16.I_71     NOR2B       Y             Out     0.514     10.177      -         
DWACT_ADD_CI_0_g_array_3[0]                      Net         -             -       1.184     -           4         
stonyman_0.un1_counterPixelsCaptured_16.I_75     NOR2B       A             In      -         11.361      -         
stonyman_0.un1_counterPixelsCaptured_16.I_75     NOR2B       Y             Out     0.514     11.875      -         
DWACT_ADD_CI_0_g_array_10[0]                     Net         -             -       0.806     -           3         
stonyman_0.un1_counterPixelsCaptured_16.I_90     NOR2B       A             In      -         12.682      -         
stonyman_0.un1_counterPixelsCaptured_16.I_90     NOR2B       Y             Out     0.514     13.196      -         
DWACT_ADD_CI_0_g_array_11_2[0]                   Net         -             -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_16.I_88     NOR2B       A             In      -         13.582      -         
stonyman_0.un1_counterPixelsCaptured_16.I_88     NOR2B       Y             Out     0.514     14.096      -         
DWACT_ADD_CI_0_g_array_12_6[0]                   Net         -             -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_16.I_66     XOR2        B             In      -         14.418      -         
stonyman_0.un1_counterPixelsCaptured_16.I_66     XOR2        Y             Out     0.937     15.355      -         
I_66                                             Net         -             -       0.322     -           1         
stonyman_0.counterPixelsCaptured_RNO[15]         NOR2A       A             In      -         15.676      -         
stonyman_0.counterPixelsCaptured_RNO[15]         NOR2A       Y             Out     0.516     16.192      -         
counterPixelsCaptured_8[15]                      Net         -             -       0.322     -           1         
stonyman_0.counterPixelsCaptured[15]             DFN1        D             In      -         16.514      -         
===================================================================================================================
Total path delay (propagation time + setup) of 17.052 is 7.035(41.3%) logic and 10.018(58.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.961

    - Propagation time:                      15.678
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -3.716

    Number of logic level(s):                11
    Starting point:                          MSS_CORE2_0.MSS_ADLIB_INST / M2FRESETn
    Ending point:                            stonyman_0.counterPixelsCaptured[14] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            clkgenerator|SCLK_inferred_clock [rising] on pin CLK

Instance / Net                                               Pin           Pin               Arrival     No. of    
Name                                             Type        Name          Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
MSS_CORE2_0.MSS_ADLIB_INST                       MSS_AHB     M2FRESETn     Out     0.000     0.000       -         
MSS_ADLIB_INST_M2FRESETn                         Net         -             -       0.322     -           1         
MSS_CORE2_0.MSS_ADLIB_INST_RNI7863               CLKINT      A             In      -         0.322       -         
MSS_CORE2_0.MSS_ADLIB_INST_RNI7863               CLKINT      Y             Out     0.174     0.495       -         
MSS_CORE2_0_M2F_RESET_N                          Net         -             -       1.601     -           636       
stonyman_0.substate_RNIM6SL[13]                  NOR3B       A             In      -         2.096       -         
stonyman_0.substate_RNIM6SL[13]                  NOR3B       Y             Out     0.641     2.737       -         
substate_25_sqmuxa_1                             Net         -             -       0.386     -           2         
stonyman_0.substate_RNI8NF61[13]                 NOR2B       A             In      -         3.123       -         
stonyman_0.substate_RNI8NF61[13]                 NOR2B       Y             Out     0.514     3.638       -         
substate_25_sqmuxa                               Net         -             -       1.994     -           12        
stonyman_0.un1_counterPixelsCaptured_16.I_1      AND2        B             In      -         5.631       -         
stonyman_0.un1_counterPixelsCaptured_16.I_1      AND2        Y             Out     0.627     6.258       -         
DWACT_ADD_CI_0_TMP[0]                            Net         -             -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_16.I_83     NOR2B       A             In      -         6.644       -         
stonyman_0.un1_counterPixelsCaptured_16.I_83     NOR2B       Y             Out     0.514     7.159       -         
DWACT_ADD_CI_0_g_array_1[0]                      Net         -             -       0.806     -           3         
stonyman_0.un1_counterPixelsCaptured_16.I_86     NOR2B       A             In      -         7.965       -         
stonyman_0.un1_counterPixelsCaptured_16.I_86     NOR2B       Y             Out     0.514     8.479       -         
DWACT_ADD_CI_0_g_array_2[0]                      Net         -             -       1.184     -           4         
stonyman_0.un1_counterPixelsCaptured_16.I_71     NOR2B       A             In      -         9.663       -         
stonyman_0.un1_counterPixelsCaptured_16.I_71     NOR2B       Y             Out     0.514     10.177      -         
DWACT_ADD_CI_0_g_array_3[0]                      Net         -             -       1.184     -           4         
stonyman_0.un1_counterPixelsCaptured_16.I_75     NOR2B       A             In      -         11.361      -         
stonyman_0.un1_counterPixelsCaptured_16.I_75     NOR2B       Y             Out     0.514     11.875      -         
DWACT_ADD_CI_0_g_array_10[0]                     Net         -             -       0.806     -           3         
stonyman_0.un1_counterPixelsCaptured_16.I_90     NOR2B       A             In      -         12.682      -         
stonyman_0.un1_counterPixelsCaptured_16.I_90     NOR2B       Y             Out     0.514     13.196      -         
DWACT_ADD_CI_0_g_array_11_2[0]                   Net         -             -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_16.I_65     XOR2        B             In      -         13.582      -         
stonyman_0.un1_counterPixelsCaptured_16.I_65     XOR2        Y             Out     0.937     14.519      -         
I_65                                             Net         -             -       0.322     -           1         
stonyman_0.counterPixelsCaptured_RNO[14]         NOR2A       A             In      -         14.840      -         
stonyman_0.counterPixelsCaptured_RNO[14]         NOR2A       Y             Out     0.516     15.356      -         
counterPixelsCaptured_8[14]                      Net         -             -       0.322     -           1         
stonyman_0.counterPixelsCaptured[14]             DFN1        D             In      -         15.678      -         
===================================================================================================================
Total path delay (propagation time + setup) of 16.217 is 6.520(40.2%) logic and 9.696(59.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.961

    - Propagation time:                      15.614
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -3.652

    Number of logic level(s):                11
    Starting point:                          MSS_CORE2_0.MSS_ADLIB_INST / M2FRESETn
    Ending point:                            stonyman_0.counterPixelsCaptured[13] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            clkgenerator|SCLK_inferred_clock [rising] on pin CLK

Instance / Net                                               Pin           Pin               Arrival     No. of    
Name                                             Type        Name          Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
MSS_CORE2_0.MSS_ADLIB_INST                       MSS_AHB     M2FRESETn     Out     0.000     0.000       -         
MSS_ADLIB_INST_M2FRESETn                         Net         -             -       0.322     -           1         
MSS_CORE2_0.MSS_ADLIB_INST_RNI7863               CLKINT      A             In      -         0.322       -         
MSS_CORE2_0.MSS_ADLIB_INST_RNI7863               CLKINT      Y             Out     0.174     0.495       -         
MSS_CORE2_0_M2F_RESET_N                          Net         -             -       1.601     -           636       
stonyman_0.substate_RNIM6SL[13]                  NOR3B       A             In      -         2.096       -         
stonyman_0.substate_RNIM6SL[13]                  NOR3B       Y             Out     0.641     2.737       -         
substate_25_sqmuxa_1                             Net         -             -       0.386     -           2         
stonyman_0.substate_RNI8NF61[13]                 NOR2B       A             In      -         3.123       -         
stonyman_0.substate_RNI8NF61[13]                 NOR2B       Y             Out     0.514     3.638       -         
substate_25_sqmuxa                               Net         -             -       1.994     -           12        
stonyman_0.un1_counterPixelsCaptured_16.I_1      AND2        B             In      -         5.631       -         
stonyman_0.un1_counterPixelsCaptured_16.I_1      AND2        Y             Out     0.627     6.258       -         
DWACT_ADD_CI_0_TMP[0]                            Net         -             -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_16.I_83     NOR2B       A             In      -         6.644       -         
stonyman_0.un1_counterPixelsCaptured_16.I_83     NOR2B       Y             Out     0.514     7.159       -         
DWACT_ADD_CI_0_g_array_1[0]                      Net         -             -       0.806     -           3         
stonyman_0.un1_counterPixelsCaptured_16.I_86     NOR2B       A             In      -         7.965       -         
stonyman_0.un1_counterPixelsCaptured_16.I_86     NOR2B       Y             Out     0.514     8.479       -         
DWACT_ADD_CI_0_g_array_2[0]                      Net         -             -       1.184     -           4         
stonyman_0.un1_counterPixelsCaptured_16.I_71     NOR2B       A             In      -         9.663       -         
stonyman_0.un1_counterPixelsCaptured_16.I_71     NOR2B       Y             Out     0.514     10.177      -         
DWACT_ADD_CI_0_g_array_3[0]                      Net         -             -       1.184     -           4         
stonyman_0.un1_counterPixelsCaptured_16.I_75     NOR2B       A             In      -         11.361      -         
stonyman_0.un1_counterPixelsCaptured_16.I_75     NOR2B       Y             Out     0.514     11.875      -         
DWACT_ADD_CI_0_g_array_10[0]                     Net         -             -       0.806     -           3         
stonyman_0.un1_counterPixelsCaptured_16.I_73     NOR2B       A             In      -         12.682      -         
stonyman_0.un1_counterPixelsCaptured_16.I_73     NOR2B       Y             Out     0.514     13.196      -         
DWACT_ADD_CI_0_g_array_12_5[0]                   Net         -             -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_16.I_60     XOR2        B             In      -         13.518      -         
stonyman_0.un1_counterPixelsCaptured_16.I_60     XOR2        Y             Out     0.937     14.454      -         
I_60                                             Net         -             -       0.322     -           1         
stonyman_0.counterPixelsCaptured_RNO[13]         NOR2A       A             In      -         14.776      -         
stonyman_0.counterPixelsCaptured_RNO[13]         NOR2A       Y             Out     0.516     15.292      -         
counterPixelsCaptured_8[13]                      Net         -             -       0.322     -           1         
stonyman_0.counterPixelsCaptured[13]             DFN1        D             In      -         15.614      -         
===================================================================================================================
Total path delay (propagation time + setup) of 16.152 is 6.520(40.4%) logic and 9.632(59.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.961

    - Propagation time:                      15.193
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -3.232

    Number of logic level(s):                11
    Starting point:                          MSS_CORE2_0.MSS_ADLIB_INST / M2FRESETn
    Ending point:                            stonyman_0.counterPixelsCaptured[11] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            clkgenerator|SCLK_inferred_clock [rising] on pin CLK

Instance / Net                                               Pin           Pin               Arrival     No. of    
Name                                             Type        Name          Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
MSS_CORE2_0.MSS_ADLIB_INST                       MSS_AHB     M2FRESETn     Out     0.000     0.000       -         
MSS_ADLIB_INST_M2FRESETn                         Net         -             -       0.322     -           1         
MSS_CORE2_0.MSS_ADLIB_INST_RNI7863               CLKINT      A             In      -         0.322       -         
MSS_CORE2_0.MSS_ADLIB_INST_RNI7863               CLKINT      Y             Out     0.174     0.495       -         
MSS_CORE2_0_M2F_RESET_N                          Net         -             -       1.601     -           636       
stonyman_0.substate_RNIM6SL[13]                  NOR3B       A             In      -         2.096       -         
stonyman_0.substate_RNIM6SL[13]                  NOR3B       Y             Out     0.641     2.737       -         
substate_25_sqmuxa_1                             Net         -             -       0.386     -           2         
stonyman_0.substate_RNI8NF61[13]                 NOR2B       A             In      -         3.123       -         
stonyman_0.substate_RNI8NF61[13]                 NOR2B       Y             Out     0.514     3.638       -         
substate_25_sqmuxa                               Net         -             -       1.994     -           12        
stonyman_0.un1_counterPixelsCaptured_16.I_1      AND2        B             In      -         5.631       -         
stonyman_0.un1_counterPixelsCaptured_16.I_1      AND2        Y             Out     0.627     6.258       -         
DWACT_ADD_CI_0_TMP[0]                            Net         -             -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_16.I_83     NOR2B       A             In      -         6.644       -         
stonyman_0.un1_counterPixelsCaptured_16.I_83     NOR2B       Y             Out     0.514     7.159       -         
DWACT_ADD_CI_0_g_array_1[0]                      Net         -             -       0.806     -           3         
stonyman_0.un1_counterPixelsCaptured_16.I_86     NOR2B       A             In      -         7.965       -         
stonyman_0.un1_counterPixelsCaptured_16.I_86     NOR2B       Y             Out     0.514     8.479       -         
DWACT_ADD_CI_0_g_array_2[0]                      Net         -             -       1.184     -           4         
stonyman_0.un1_counterPixelsCaptured_16.I_71     NOR2B       A             In      -         9.663       -         
stonyman_0.un1_counterPixelsCaptured_16.I_71     NOR2B       Y             Out     0.514     10.177      -         
DWACT_ADD_CI_0_g_array_3[0]                      Net         -             -       1.184     -           4         
stonyman_0.un1_counterPixelsCaptured_16.I_70     NOR2B       A             In      -         11.361      -         
stonyman_0.un1_counterPixelsCaptured_16.I_70     NOR2B       Y             Out     0.514     11.875      -         
DWACT_ADD_CI_0_g_array_11_1[0]                   Net         -             -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_16.I_82     NOR2B       A             In      -         12.261      -         
stonyman_0.un1_counterPixelsCaptured_16.I_82     NOR2B       Y             Out     0.514     12.776      -         
DWACT_ADD_CI_0_g_array_12_4[0]                   Net         -             -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_16.I_56     XOR2        B             In      -         13.097      -         
stonyman_0.un1_counterPixelsCaptured_16.I_56     XOR2        Y             Out     0.937     14.034      -         
I_56                                             Net         -             -       0.322     -           1         
stonyman_0.counterPixelsCaptured_RNO[11]         NOR2A       A             In      -         14.355      -         
stonyman_0.counterPixelsCaptured_RNO[11]         NOR2A       Y             Out     0.516     14.871      -         
counterPixelsCaptured_8[11]                      Net         -             -       0.322     -           1         
stonyman_0.counterPixelsCaptured[11]             DFN1        D             In      -         15.193      -         
===================================================================================================================
Total path delay (propagation time + setup) of 15.732 is 6.520(41.4%) logic and 9.211(58.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.961

    - Propagation time:                      14.778
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.816

    Number of logic level(s):                10
    Starting point:                          MSS_CORE2_0.MSS_ADLIB_INST / M2FRESETn
    Ending point:                            stonyman_0.counterPixelsCaptured[12] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            clkgenerator|SCLK_inferred_clock [rising] on pin CLK

Instance / Net                                               Pin           Pin               Arrival     No. of    
Name                                             Type        Name          Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
MSS_CORE2_0.MSS_ADLIB_INST                       MSS_AHB     M2FRESETn     Out     0.000     0.000       -         
MSS_ADLIB_INST_M2FRESETn                         Net         -             -       0.322     -           1         
MSS_CORE2_0.MSS_ADLIB_INST_RNI7863               CLKINT      A             In      -         0.322       -         
MSS_CORE2_0.MSS_ADLIB_INST_RNI7863               CLKINT      Y             Out     0.174     0.495       -         
MSS_CORE2_0_M2F_RESET_N                          Net         -             -       1.601     -           636       
stonyman_0.substate_RNIM6SL[13]                  NOR3B       A             In      -         2.096       -         
stonyman_0.substate_RNIM6SL[13]                  NOR3B       Y             Out     0.641     2.737       -         
substate_25_sqmuxa_1                             Net         -             -       0.386     -           2         
stonyman_0.substate_RNI8NF61[13]                 NOR2B       A             In      -         3.123       -         
stonyman_0.substate_RNI8NF61[13]                 NOR2B       Y             Out     0.514     3.638       -         
substate_25_sqmuxa                               Net         -             -       1.994     -           12        
stonyman_0.un1_counterPixelsCaptured_16.I_1      AND2        B             In      -         5.631       -         
stonyman_0.un1_counterPixelsCaptured_16.I_1      AND2        Y             Out     0.627     6.258       -         
DWACT_ADD_CI_0_TMP[0]                            Net         -             -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_16.I_83     NOR2B       A             In      -         6.644       -         
stonyman_0.un1_counterPixelsCaptured_16.I_83     NOR2B       Y             Out     0.514     7.159       -         
DWACT_ADD_CI_0_g_array_1[0]                      Net         -             -       0.806     -           3         
stonyman_0.un1_counterPixelsCaptured_16.I_86     NOR2B       A             In      -         7.965       -         
stonyman_0.un1_counterPixelsCaptured_16.I_86     NOR2B       Y             Out     0.514     8.479       -         
DWACT_ADD_CI_0_g_array_2[0]                      Net         -             -       1.184     -           4         
stonyman_0.un1_counterPixelsCaptured_16.I_71     NOR2B       A             In      -         9.663       -         
stonyman_0.un1_counterPixelsCaptured_16.I_71     NOR2B       Y             Out     0.514     10.177      -         
DWACT_ADD_CI_0_g_array_3[0]                      Net         -             -       1.184     -           4         
stonyman_0.un1_counterPixelsCaptured_16.I_75     NOR2B       A             In      -         11.361      -         
stonyman_0.un1_counterPixelsCaptured_16.I_75     NOR2B       Y             Out     0.514     11.875      -         
DWACT_ADD_CI_0_g_array_10[0]                     Net         -             -       0.806     -           3         
stonyman_0.un1_counterPixelsCaptured_16.I_58     XOR2        B             In      -         12.682      -         
stonyman_0.un1_counterPixelsCaptured_16.I_58     XOR2        Y             Out     0.937     13.618      -         
I_58                                             Net         -             -       0.322     -           1         
stonyman_0.counterPixelsCaptured_RNO[12]         NOR2A       A             In      -         13.940      -         
stonyman_0.counterPixelsCaptured_RNO[12]         NOR2A       Y             Out     0.516     14.456      -         
counterPixelsCaptured_8[12]                      Net         -             -       0.322     -           1         
stonyman_0.counterPixelsCaptured[12]             DFN1        D             In      -         14.778      -         
===================================================================================================================
Total path delay (propagation time + setup) of 15.316 is 6.006(39.2%) logic and 9.310(60.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

--------------------------------------------------------------------------------
Target Part: A2F500M3G_FBGA484_Std
Report for cell TOPLEVEL.verilog
  Core Cell usage:
              cell count     area count*area
              AND2    80      1.0       80.0
             AND2A     2      1.0        2.0
              AND3    22      1.0       22.0
               AO1   145      1.0      145.0
              AO13     2      1.0        2.0
              AO15     1      1.0        1.0
              AO16     2      1.0        2.0
              AO18     1      1.0        1.0
              AO1A    47      1.0       47.0
              AO1B    14      1.0       14.0
              AO1C    15      1.0       15.0
              AO1D     7      1.0        7.0
              AOI1    12      1.0       12.0
             AOI1B    10      1.0       10.0
               AX1     2      1.0        2.0
              AX1A     4      1.0        4.0
              AX1B     6      1.0        6.0
              AX1C     1      1.0        1.0
              AX1D     3      1.0        3.0
              AX1E     1      1.0        1.0
              AXO6     1      1.0        1.0
              AXO7     1      1.0        1.0
             AXOI5     1      1.0        1.0
             AXOI7     1      1.0        1.0
            CLKINT     3      0.0        0.0
               GND    31      0.0        0.0
               INV    14      1.0       14.0
           MSS_AHB     1      0.0        0.0
           MSS_CCC     1      0.0        0.0
               MX2   426      1.0      426.0
              MX2A     6      1.0        6.0
              MX2B    37      1.0       37.0
              MX2C     3      1.0        3.0
             NAND2     6      1.0        6.0
              NOR2    79      1.0       79.0
             NOR2A   254      1.0      254.0
             NOR2B   510      1.0      510.0
              NOR3    39      1.0       39.0
             NOR3A    55      1.0       55.0
             NOR3B   113      1.0      113.0
             NOR3C   100      1.0      100.0
               OA1    22      1.0       22.0
              OA1A    31      1.0       31.0
              OA1B     9      1.0        9.0
              OA1C    19      1.0       19.0
              OAI1     3      1.0        3.0
               OR2   132      1.0      132.0
              OR2A    93      1.0       93.0
              OR2B    54      1.0       54.0
               OR3   136      1.0      136.0
              OR3A    19      1.0       19.0
              OR3B     8      1.0        8.0
              OR3C     2      1.0        2.0
            PLLINT     1      0.0        0.0
               VCC    31      0.0        0.0
               XA1     9      1.0        9.0
              XA1A    37      1.0       37.0
              XA1B    12      1.0       12.0
              XA1C     8      1.0        8.0
              XAI1     1      1.0        1.0
             XAI1A     2      1.0        2.0
             XNOR2    83      1.0       83.0
             XNOR3     4      1.0        4.0
               XO1     4      1.0        4.0
              XO1A     2      1.0        2.0
              XOR2   172      1.0      172.0
              XOR3     4      1.0        4.0


              DFN1   344      1.0      344.0
            DFN1C0    70      1.0       70.0
            DFN1E0    32      1.0       32.0
          DFN1E0C0    45      1.0       45.0
            DFN1E1    97      1.0       97.0
          DFN1E1C0   139      1.0      139.0
            DFN1P0     6      1.0        6.0
            RAM4K9    16      0.0        0.0
         RAM512X18     3      0.0        0.0
                   -----          ----------
             TOTAL  3709              3622.0


  IO Cell usage:
              cell count
             BIBUF    16
         BIBUF_MSS     1
             INBUF     2
         INBUF_MSS     6
        MSS_XTLOSC     1
            OUTBUF    59
        OUTBUF_MSS     5
           TRIBUFF     1
                   -----
             TOTAL    91


Core Cells         : 3622 of 11520 (31%)
IO Cells           : 91

  RAM/ROM Usage Summary
Block Rams : 19 of 24 (79%)

Mapper successful!

At Mapper Exit (Time elapsed 0h:00m:12s; Memory used current: 47MB peak: 177MB)

Process took 0h:00m:13s realtime, 0h:00m:12s cputime
# Wed Mar 27 13:33:41 2013

###########################################################]
