{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1762836420932 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1762836420932 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 11 11:47:00 2025 " "Processing started: Tue Nov 11 11:47:00 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1762836420932 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1762836420932 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AXI_PROJECT -c AXI_PROJECT " "Command: quartus_map --read_settings_files=on --write_settings_files=off AXI_PROJECT -c AXI_PROJECT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1762836420932 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1762836421163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/wrapper/wb2axi_write.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/wrapper/wb2axi_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb2axi_write " "Found entity 1: wb2axi_write" {  } { { "../../src/wrapper/wb2axi_write.v" "" { Text "D:/AXI/src/wrapper/wb2axi_write.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762836421192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762836421192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/wrapper/wb2axi_read.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/wrapper/wb2axi_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb2axi_read " "Found entity 1: wb2axi_read" {  } { { "../../src/wrapper/wb2axi_read.v" "" { Text "D:/AXI/src/wrapper/wb2axi_read.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762836421194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762836421194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/wrapper/serv_axi_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/wrapper/serv_axi_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_axi_wrapper " "Found entity 1: serv_axi_wrapper" {  } { { "../../src/wrapper/serv_axi_wrapper.v" "" { Text "D:/AXI/src/wrapper/serv_axi_wrapper.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762836421195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762836421195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/wrapper/serv_axi_system.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/wrapper/serv_axi_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_axi_system " "Found entity 1: serv_axi_system" {  } { { "../../src/wrapper/serv_axi_system.v" "" { Text "D:/AXI/src/wrapper/serv_axi_system.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762836421197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762836421197 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RD_ADDR rd_addr axi_rom_slave.v(46) " "Verilog HDL Declaration information at axi_rom_slave.v(46): object \"RD_ADDR\" differs only in case from object \"rd_addr\" in the same scope" {  } { { "../../src/wrapper/axi_rom_slave.v" "" { Text "D:/AXI/src/wrapper/axi_rom_slave.v" 46 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1762836421198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/wrapper/axi_rom_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/wrapper/axi_rom_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_rom_slave " "Found entity 1: axi_rom_slave" {  } { { "../../src/wrapper/axi_rom_slave.v" "" { Text "D:/AXI/src/wrapper/axi_rom_slave.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762836421199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762836421199 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WR_ADDR wr_addr axi_memory_slave.v(74) " "Verilog HDL Declaration information at axi_memory_slave.v(74): object \"WR_ADDR\" differs only in case from object \"wr_addr\" in the same scope" {  } { { "../../src/wrapper/axi_memory_slave.v" "" { Text "D:/AXI/src/wrapper/axi_memory_slave.v" 74 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1762836421200 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RD_ADDR rd_addr axi_memory_slave.v(87) " "Verilog HDL Declaration information at axi_memory_slave.v(87): object \"RD_ADDR\" differs only in case from object \"rd_addr\" in the same scope" {  } { { "../../src/wrapper/axi_memory_slave.v" "" { Text "D:/AXI/src/wrapper/axi_memory_slave.v" 87 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1762836421200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/wrapper/axi_memory_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/wrapper/axi_memory_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_memory_slave " "Found entity 1: axi_memory_slave" {  } { { "../../src/wrapper/axi_memory_slave.v" "" { Text "D:/AXI/src/wrapper/axi_memory_slave.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762836421201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762836421201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/wrapper/alu_master_system.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/wrapper/alu_master_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_master_system " "Found entity 1: alu_master_system" {  } { { "../../src/wrapper/alu_master_system.v" "" { Text "D:/AXI/src/wrapper/alu_master_system.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762836421203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762836421203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/master_alu/alu_tb/cpu_alu_master_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/master_alu/alu_tb/cpu_alu_master_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_ALU_Master_tb " "Found entity 1: CPU_ALU_Master_tb" {  } { { "../../Master_ALU/ALU_tb/CPU_ALU_Master_tb.v" "" { Text "D:/AXI/Master_ALU/ALU_tb/CPU_ALU_Master_tb.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762836421204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762836421204 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WRITE_DATA write_data Simple_AXI_Master_Test.v(87) " "Verilog HDL Declaration information at Simple_AXI_Master_Test.v(87): object \"WRITE_DATA\" differs only in case from object \"write_data\" in the same scope" {  } { { "../../Master_ALU/ALU/Simple_AXI_Master_Test.v" "" { Text "D:/AXI/Master_ALU/ALU/Simple_AXI_Master_Test.v" 87 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1762836421206 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "READ_DATA read_data Simple_AXI_Master_Test.v(90) " "Verilog HDL Declaration information at Simple_AXI_Master_Test.v(90): object \"READ_DATA\" differs only in case from object \"read_data\" in the same scope" {  } { { "../../Master_ALU/ALU/Simple_AXI_Master_Test.v" "" { Text "D:/AXI/Master_ALU/ALU/Simple_AXI_Master_Test.v" 90 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1762836421206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/master_alu/alu/simple_axi_master_test.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/master_alu/alu/simple_axi_master_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 Simple_AXI_Master_Test " "Found entity 1: Simple_AXI_Master_Test" {  } { { "../../Master_ALU/ALU/Simple_AXI_Master_Test.v" "" { Text "D:/AXI/Master_ALU/ALU/Simple_AXI_Master_Test.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762836421206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762836421206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/master_alu/alu/cpu_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/master_alu/alu/cpu_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_Controller " "Found entity 1: CPU_Controller" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762836421208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762836421208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/master_alu/alu/cpu_alu_master.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/master_alu/alu/cpu_alu_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_ALU_Master " "Found entity 1: CPU_ALU_Master" {  } { { "../../Master_ALU/ALU/CPU_ALU_Master.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_ALU_Master.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762836421209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762836421209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/master_alu/alu/alu_core.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/master_alu/alu/alu_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Core " "Found entity 1: ALU_Core" {  } { { "../../Master_ALU/ALU/ALU_Core.v" "" { Text "D:/AXI/Master_ALU/ALU/ALU_Core.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762836421210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762836421210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/slave_memory/simple_memory_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/slave_memory/simple_memory_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 Simple_Memory_Slave " "Found entity 1: Simple_Memory_Slave" {  } { { "../../Slave_Memory/Simple_Memory_Slave.v" "" { Text "D:/AXI/Slave_Memory/Simple_Memory_Slave.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762836421212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762836421212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/cores/serv/rtl/serv_state.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/cores/serv/rtl/serv_state.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_state " "Found entity 1: serv_state" {  } { { "../../src/cores/serv/rtl/serv_state.v" "" { Text "D:/AXI/src/cores/serv/rtl/serv_state.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762836421213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762836421213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/cores/serv/rtl/serv_immdec.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/cores/serv/rtl/serv_immdec.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_immdec " "Found entity 1: serv_immdec" {  } { { "../../src/cores/serv/rtl/serv_immdec.v" "" { Text "D:/AXI/src/cores/serv/rtl/serv_immdec.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762836421215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762836421215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/cores/serv/rtl/serv_compdec.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/cores/serv/rtl/serv_compdec.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_compdec " "Found entity 1: serv_compdec" {  } { { "../../src/cores/serv/rtl/serv_compdec.v" "" { Text "D:/AXI/src/cores/serv/rtl/serv_compdec.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762836421216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762836421216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/cores/serv/rtl/serv_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/cores/serv/rtl/serv_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_decode " "Found entity 1: serv_decode" {  } { { "../../src/cores/serv/rtl/serv_decode.v" "" { Text "D:/AXI/src/cores/serv/rtl/serv_decode.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762836421218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762836421218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/cores/serv/rtl/serv_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/cores/serv/rtl/serv_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_alu " "Found entity 1: serv_alu" {  } { { "../../src/cores/serv/rtl/serv_alu.v" "" { Text "D:/AXI/src/cores/serv/rtl/serv_alu.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762836421219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762836421219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/cores/serv/rtl/serv_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/cores/serv/rtl/serv_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_ctrl " "Found entity 1: serv_ctrl" {  } { { "../../src/cores/serv/rtl/serv_ctrl.v" "" { Text "D:/AXI/src/cores/serv/rtl/serv_ctrl.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762836421220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762836421220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/cores/serv/rtl/serv_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/cores/serv/rtl/serv_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_csr " "Found entity 1: serv_csr" {  } { { "../../src/cores/serv/rtl/serv_csr.v" "" { Text "D:/AXI/src/cores/serv/rtl/serv_csr.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762836421222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762836421222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/cores/serv/rtl/serv_bufreg.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/cores/serv/rtl/serv_bufreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_bufreg " "Found entity 1: serv_bufreg" {  } { { "../../src/cores/serv/rtl/serv_bufreg.v" "" { Text "D:/AXI/src/cores/serv/rtl/serv_bufreg.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762836421223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762836421223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/cores/serv/rtl/serv_bufreg2.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/cores/serv/rtl/serv_bufreg2.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_bufreg2 " "Found entity 1: serv_bufreg2" {  } { { "../../src/cores/serv/rtl/serv_bufreg2.v" "" { Text "D:/AXI/src/cores/serv/rtl/serv_bufreg2.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762836421225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762836421225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/cores/serv/rtl/serv_aligner.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/cores/serv/rtl/serv_aligner.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_aligner " "Found entity 1: serv_aligner" {  } { { "../../src/cores/serv/rtl/serv_aligner.v" "" { Text "D:/AXI/src/cores/serv/rtl/serv_aligner.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762836421226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762836421226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/cores/serv/rtl/serv_mem_if.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/cores/serv/rtl/serv_mem_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_mem_if " "Found entity 1: serv_mem_if" {  } { { "../../src/cores/serv/rtl/serv_mem_if.v" "" { Text "D:/AXI/src/cores/serv/rtl/serv_mem_if.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762836421227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762836421227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/cores/serv/rtl/serv_rf_if.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/cores/serv/rtl/serv_rf_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_rf_if " "Found entity 1: serv_rf_if" {  } { { "../../src/cores/serv/rtl/serv_rf_if.v" "" { Text "D:/AXI/src/cores/serv/rtl/serv_rf_if.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762836421229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762836421229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/cores/serv/rtl/serv_rf_ram_if.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/cores/serv/rtl/serv_rf_ram_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_rf_ram_if " "Found entity 1: serv_rf_ram_if" {  } { { "../../src/cores/serv/rtl/serv_rf_ram_if.v" "" { Text "D:/AXI/src/cores/serv/rtl/serv_rf_ram_if.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762836421230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762836421230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/cores/serv/rtl/serv_rf_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/cores/serv/rtl/serv_rf_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_rf_ram " "Found entity 1: serv_rf_ram" {  } { { "../../src/cores/serv/rtl/serv_rf_ram.v" "" { Text "D:/AXI/src/cores/serv/rtl/serv_rf_ram.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762836421231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762836421231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/cores/serv/rtl/serv_rf_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/cores/serv/rtl/serv_rf_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_rf_top " "Found entity 1: serv_rf_top" {  } { { "../../src/cores/serv/rtl/serv_rf_top.v" "" { Text "D:/AXI/src/cores/serv/rtl/serv_rf_top.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762836421233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762836421233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/cores/serv/rtl/serv_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/cores/serv/rtl/serv_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_top " "Found entity 1: serv_top" {  } { { "../../src/cores/serv/rtl/serv_top.v" "" { Text "D:/AXI/src/cores/serv/rtl/serv_top.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762836421234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762836421234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/utils/faling_edge_detc.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/utils/faling_edge_detc.v" { { "Info" "ISGN_ENTITY_NAME" "1 Faling_Edge_Detc " "Found entity 1: Faling_Edge_Detc" {  } { { "../../src/axi_interconnect/rtl/utils/Faling_Edge_Detc.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/utils/Faling_Edge_Detc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762836421236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762836421236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/utils/raising_edge_det.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/utils/raising_edge_det.v" { { "Info" "ISGN_ENTITY_NAME" "1 Raising_Edge_Det " "Found entity 1: Raising_Edge_Det" {  } { { "../../src/axi_interconnect/rtl/utils/Raising_Edge_Det.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/utils/Raising_Edge_Det.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762836421237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762836421237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/handshake/aw_handshake_checker.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/handshake/aw_handshake_checker.v" { { "Info" "ISGN_ENTITY_NAME" "1 AW_HandShake_Checker " "Found entity 1: AW_HandShake_Checker" {  } { { "../../src/axi_interconnect/rtl/handshake/AW_HandShake_Checker.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/handshake/AW_HandShake_Checker.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762836421238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762836421238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/handshake/wd_handshake.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/handshake/wd_handshake.v" { { "Info" "ISGN_ENTITY_NAME" "1 WD_HandShake " "Found entity 1: WD_HandShake" {  } { { "../../src/axi_interconnect/rtl/handshake/WD_HandShake.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/handshake/WD_HandShake.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762836421239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762836421239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/handshake/wr_handshake.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/handshake/wr_handshake.v" { { "Info" "ISGN_ENTITY_NAME" "1 WR_HandShake " "Found entity 1: WR_HandShake" {  } { { "../../src/axi_interconnect/rtl/handshake/WR_HandShake.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/handshake/WR_HandShake.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762836421240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762836421240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/datapath/mux/aw_mux_2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/datapath/mux/aw_mux_2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 AW_MUX_2_1 " "Found entity 1: AW_MUX_2_1" {  } { { "../../src/axi_interconnect/rtl/datapath/mux/AW_MUX_2_1.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/datapath/mux/AW_MUX_2_1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762836421242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762836421242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/datapath/mux/bready_mux_2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/datapath/mux/bready_mux_2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 BReady_MUX_2_1 " "Found entity 1: BReady_MUX_2_1" {  } { { "../../src/axi_interconnect/rtl/datapath/mux/BReady_MUX_2_1.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/datapath/mux/BReady_MUX_2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762836421243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762836421243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/datapath/mux/mux_2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/datapath/mux/mux_2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_2x1 " "Found entity 1: Mux_2x1" {  } { { "../../src/axi_interconnect/rtl/datapath/mux/Mux_2x1.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/datapath/mux/Mux_2x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762836421244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762836421244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/datapath/mux/mux_2x1_en.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/datapath/mux/mux_2x1_en.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_2x1_en " "Found entity 1: Mux_2x1_en" {  } { { "../../src/axi_interconnect/rtl/datapath/mux/Mux_2x1_en.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/datapath/mux/Mux_2x1_en.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762836421245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762836421245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/datapath/mux/mux_4x1.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/datapath/mux/mux_4x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_4x1 " "Found entity 1: Mux_4x1" {  } { { "../../src/axi_interconnect/rtl/datapath/mux/Mux_4x1.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/datapath/mux/Mux_4x1.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762836421247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762836421247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/datapath/mux/wd_mux_2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/datapath/mux/wd_mux_2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 WD_MUX_2_1 " "Found entity 1: WD_MUX_2_1" {  } { { "../../src/axi_interconnect/rtl/datapath/mux/WD_MUX_2_1.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/datapath/mux/WD_MUX_2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762836421248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762836421248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/datapath/demux/demux_1x2.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/datapath/demux/demux_1x2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Demux_1x2 " "Found entity 1: Demux_1x2" {  } { { "../../src/axi_interconnect/rtl/datapath/demux/Demux_1x2.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/datapath/demux/Demux_1x2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762836421249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762836421249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/datapath/demux/demux_1x2_en.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/datapath/demux/demux_1x2_en.v" { { "Info" "ISGN_ENTITY_NAME" "1 Demux_1x2_en " "Found entity 1: Demux_1x2_en" {  } { { "../../src/axi_interconnect/rtl/datapath/demux/Demux_1x2_en.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/datapath/demux/Demux_1x2_en.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762836421251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762836421251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/datapath/demux/demux_1x4.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/datapath/demux/demux_1x4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Demux_1x4 " "Found entity 1: Demux_1x4" {  } { { "../../src/axi_interconnect/rtl/datapath/demux/Demux_1x4.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/datapath/demux/Demux_1x4.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762836421252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762836421252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/datapath/demux/demux_1_2.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/datapath/demux/demux_1_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Demux_1_2 " "Found entity 1: Demux_1_2" {  } { { "../../src/axi_interconnect/rtl/datapath/demux/Demux_1_2.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/datapath/demux/Demux_1_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762836421253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762836421253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/buffers/queue.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/buffers/queue.v" { { "Info" "ISGN_ENTITY_NAME" "1 Queue " "Found entity 1: Queue" {  } { { "../../src/axi_interconnect/rtl/buffers/Queue.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/buffers/Queue.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762836421254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762836421254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/buffers/resp_queue.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/buffers/resp_queue.v" { { "Info" "ISGN_ENTITY_NAME" "1 Resp_Queue " "Found entity 1: Resp_Queue" {  } { { "../../src/axi_interconnect/rtl/buffers/Resp_Queue.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/buffers/Resp_Queue.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762836421256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762836421256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/arbitration/qos_arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/arbitration/qos_arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qos_Arbiter " "Found entity 1: Qos_Arbiter" {  } { { "../../src/axi_interconnect/rtl/arbitration/Qos_Arbiter.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/arbitration/Qos_Arbiter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762836421257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762836421257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/arbitration/read_arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/arbitration/read_arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Read_Arbiter " "Found entity 1: Read_Arbiter" {  } { { "../../src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762836421258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762836421258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/arbitration/write_arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/arbitration/write_arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Write_Arbiter " "Found entity 1: Write_Arbiter" {  } { { "../../src/axi_interconnect/rtl/arbitration/Write_Arbiter.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/arbitration/Write_Arbiter.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762836421260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762836421260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/arbitration/write_arbiter_rr.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/arbitration/write_arbiter_rr.v" { { "Info" "ISGN_ENTITY_NAME" "1 Write_Arbiter_RR " "Found entity 1: Write_Arbiter_RR" {  } { { "../../src/axi_interconnect/rtl/arbitration/Write_Arbiter_RR.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/arbitration/Write_Arbiter_RR.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762836421261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762836421261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/decoders/read_addr_channel_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/decoders/read_addr_channel_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 Read_Addr_Channel_Dec " "Found entity 1: Read_Addr_Channel_Dec" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762836421263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762836421263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/decoders/write_addr_channel_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/decoders/write_addr_channel_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 Write_Addr_Channel_Dec " "Found entity 1: Write_Addr_Channel_Dec" {  } { { "../../src/axi_interconnect/rtl/decoders/Write_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Write_Addr_Channel_Dec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762836421264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762836421264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/decoders/write_resp_channel_arb.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/decoders/write_resp_channel_arb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Write_Resp_Channel_Arb " "Found entity 1: Write_Resp_Channel_Arb" {  } { { "../../src/axi_interconnect/rtl/decoders/Write_Resp_Channel_Arb.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Write_Resp_Channel_Arb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762836421266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762836421266 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Write_Resp_Channel_Dec.v(17) " "Verilog HDL syntax warning at Write_Resp_Channel_Dec.v(17): extra block comment delimiter characters /* within block comment" {  } { { "../../src/axi_interconnect/rtl/decoders/Write_Resp_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Write_Resp_Channel_Dec.v" 17 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1762836421267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/decoders/write_resp_channel_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/decoders/write_resp_channel_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 Write_Resp_Channel_Dec " "Found entity 1: Write_Resp_Channel_Dec" {  } { { "../../src/axi_interconnect/rtl/decoders/Write_Resp_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Write_Resp_Channel_Dec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762836421267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762836421267 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "AW_Channel_Controller_Top.v(21) " "Verilog HDL syntax warning at AW_Channel_Controller_Top.v(21): extra block comment delimiter characters /* within block comment" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" 21 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1762836421268 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "AW_Channel_Controller_Top.v(25) " "Verilog HDL syntax warning at AW_Channel_Controller_Top.v(25): extra block comment delimiter characters /* within block comment" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" 25 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1762836421268 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "AW_Channel_Controller_Top.v(44) " "Verilog HDL syntax warning at AW_Channel_Controller_Top.v(44): extra block comment delimiter characters /* within block comment" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" 44 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1762836421268 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "AW_Channel_Controller_Top.v(61) " "Verilog HDL syntax warning at AW_Channel_Controller_Top.v(61): extra block comment delimiter characters /* within block comment" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" 61 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1762836421268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/channel_controllers/write/aw_channel_controller_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/channel_controllers/write/aw_channel_controller_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 AW_Channel_Controller_Top " "Found entity 1: AW_Channel_Controller_Top" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762836421269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762836421269 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "BR_Channel_Controller_Top.v(13) " "Verilog HDL syntax warning at BR_Channel_Controller_Top.v(13): extra block comment delimiter characters /* within block comment" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/BR_Channel_Controller_Top.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/write/BR_Channel_Controller_Top.v" 13 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1762836421270 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "BR_Channel_Controller_Top.v(18) " "Verilog HDL syntax warning at BR_Channel_Controller_Top.v(18): extra block comment delimiter characters /* within block comment" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/BR_Channel_Controller_Top.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/write/BR_Channel_Controller_Top.v" 18 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1762836421270 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "BR_Channel_Controller_Top.v(24) " "Verilog HDL syntax warning at BR_Channel_Controller_Top.v(24): extra block comment delimiter characters /* within block comment" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/BR_Channel_Controller_Top.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/write/BR_Channel_Controller_Top.v" 24 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1762836421270 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "BR_Channel_Controller_Top.v(30) " "Verilog HDL syntax warning at BR_Channel_Controller_Top.v(30): extra block comment delimiter characters /* within block comment" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/BR_Channel_Controller_Top.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/write/BR_Channel_Controller_Top.v" 30 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1762836421270 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "BR_Channel_Controller_Top.v(37) " "Verilog HDL syntax warning at BR_Channel_Controller_Top.v(37): extra block comment delimiter characters /* within block comment" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/BR_Channel_Controller_Top.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/write/BR_Channel_Controller_Top.v" 37 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1762836421270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/channel_controllers/write/br_channel_controller_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/channel_controllers/write/br_channel_controller_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 BR_Channel_Controller_Top " "Found entity 1: BR_Channel_Controller_Top" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/BR_Channel_Controller_Top.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/write/BR_Channel_Controller_Top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762836421271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762836421271 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "WD_Channel_Controller_Top.v(21) " "Verilog HDL syntax warning at WD_Channel_Controller_Top.v(21): extra block comment delimiter characters /* within block comment" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/WD_Channel_Controller_Top.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/write/WD_Channel_Controller_Top.v" 21 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1762836421272 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "WD_Channel_Controller_Top.v(26) " "Verilog HDL syntax warning at WD_Channel_Controller_Top.v(26): extra block comment delimiter characters /* within block comment" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/WD_Channel_Controller_Top.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/write/WD_Channel_Controller_Top.v" 26 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1762836421272 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "WD_Channel_Controller_Top.v(35) " "Verilog HDL syntax warning at WD_Channel_Controller_Top.v(35): extra block comment delimiter characters /* within block comment" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/WD_Channel_Controller_Top.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/write/WD_Channel_Controller_Top.v" 35 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1762836421272 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "WD_Channel_Controller_Top.v(44) " "Verilog HDL syntax warning at WD_Channel_Controller_Top.v(44): extra block comment delimiter characters /* within block comment" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/WD_Channel_Controller_Top.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/write/WD_Channel_Controller_Top.v" 44 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1762836421272 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "WD_Channel_Controller_Top.v(53) " "Verilog HDL syntax warning at WD_Channel_Controller_Top.v(53): extra block comment delimiter characters /* within block comment" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/WD_Channel_Controller_Top.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/write/WD_Channel_Controller_Top.v" 53 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1762836421272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/channel_controllers/write/wd_channel_controller_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/channel_controllers/write/wd_channel_controller_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 WD_Channel_Controller_Top " "Found entity 1: WD_Channel_Controller_Top" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/WD_Channel_Controller_Top.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/write/WD_Channel_Controller_Top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762836421272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762836421272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/channel_controllers/read/ar_channel_controller_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/channel_controllers/read/ar_channel_controller_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 AR_Channel_Controller_Top " "Found entity 1: AR_Channel_Controller_Top" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/read/AR_Channel_Controller_Top.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/read/AR_Channel_Controller_Top.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762836421274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762836421274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/channel_controllers/read/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/channel_controllers/read/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/read/Controller.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/read/Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762836421276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762836421276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/core/axi_interconnect.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/core/axi_interconnect.v" { { "Info" "ISGN_ENTITY_NAME" "1 AXI_Interconnect " "Found entity 1: AXI_Interconnect" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762836421277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762836421277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/core/axi_interconnect_2s_rdonly.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/core/axi_interconnect_2s_rdonly.v" { { "Info" "ISGN_ENTITY_NAME" "1 AXI_Interconnect_2S_RDONLY " "Found entity 1: AXI_Interconnect_2S_RDONLY" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_2S_RDONLY.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_2S_RDONLY.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762836421279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762836421279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/core/axi_interconnect_full.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/core/axi_interconnect_full.v" { { "Info" "ISGN_ENTITY_NAME" "1 AXI_Interconnect_Full " "Found entity 1: AXI_Interconnect_Full" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762836421281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762836421281 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu_master_system " "Elaborating entity \"alu_master_system\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1762836421329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_ALU_Master CPU_ALU_Master:u_master0 " "Elaborating entity \"CPU_ALU_Master\" for hierarchy \"CPU_ALU_Master:u_master0\"" {  } { { "../../src/wrapper/alu_master_system.v" "u_master0" { Text "D:/AXI/src/wrapper/alu_master_system.v" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762836421334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Core CPU_ALU_Master:u_master0\|ALU_Core:u_alu " "Elaborating entity \"ALU_Core\" for hierarchy \"CPU_ALU_Master:u_master0\|ALU_Core:u_alu\"" {  } { { "../../Master_ALU/ALU/CPU_ALU_Master.v" "u_alu" { Text "D:/AXI/Master_ALU/ALU/CPU_ALU_Master.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762836421337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_Controller CPU_ALU_Master:u_master0\|CPU_Controller:u_controller " "Elaborating entity \"CPU_Controller\" for hierarchy \"CPU_ALU_Master:u_master0\|CPU_Controller:u_controller\"" {  } { { "../../Master_ALU/ALU/CPU_ALU_Master.v" "u_controller" { Text "D:/AXI/Master_ALU/ALU/CPU_ALU_Master.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762836421338 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read_addr CPU_Controller.v(112) " "Verilog HDL Always Construct warning at CPU_Controller.v(112): inferring latch(es) for variable \"read_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1762836421340 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "write_addr CPU_Controller.v(112) " "Verilog HDL Always Construct warning at CPU_Controller.v(112): inferring latch(es) for variable \"write_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1762836421340 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "write_data CPU_Controller.v(112) " "Verilog HDL Always Construct warning at CPU_Controller.v(112): inferring latch(es) for variable \"write_data\", which holds its previous value in one or more paths through the always construct" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1762836421340 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[0\] CPU_Controller.v(112) " "Inferred latch for \"write_data\[0\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421341 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[1\] CPU_Controller.v(112) " "Inferred latch for \"write_data\[1\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421341 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[2\] CPU_Controller.v(112) " "Inferred latch for \"write_data\[2\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421341 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[3\] CPU_Controller.v(112) " "Inferred latch for \"write_data\[3\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421341 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[4\] CPU_Controller.v(112) " "Inferred latch for \"write_data\[4\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421341 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[5\] CPU_Controller.v(112) " "Inferred latch for \"write_data\[5\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421341 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[6\] CPU_Controller.v(112) " "Inferred latch for \"write_data\[6\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421341 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[7\] CPU_Controller.v(112) " "Inferred latch for \"write_data\[7\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421341 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[8\] CPU_Controller.v(112) " "Inferred latch for \"write_data\[8\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421341 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[9\] CPU_Controller.v(112) " "Inferred latch for \"write_data\[9\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421341 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[10\] CPU_Controller.v(112) " "Inferred latch for \"write_data\[10\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421341 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[11\] CPU_Controller.v(112) " "Inferred latch for \"write_data\[11\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421341 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[12\] CPU_Controller.v(112) " "Inferred latch for \"write_data\[12\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421341 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[13\] CPU_Controller.v(112) " "Inferred latch for \"write_data\[13\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421341 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[14\] CPU_Controller.v(112) " "Inferred latch for \"write_data\[14\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421341 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[15\] CPU_Controller.v(112) " "Inferred latch for \"write_data\[15\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421341 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[16\] CPU_Controller.v(112) " "Inferred latch for \"write_data\[16\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421341 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[17\] CPU_Controller.v(112) " "Inferred latch for \"write_data\[17\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421341 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[18\] CPU_Controller.v(112) " "Inferred latch for \"write_data\[18\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421341 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[19\] CPU_Controller.v(112) " "Inferred latch for \"write_data\[19\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421341 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[20\] CPU_Controller.v(112) " "Inferred latch for \"write_data\[20\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421341 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[21\] CPU_Controller.v(112) " "Inferred latch for \"write_data\[21\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421341 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[22\] CPU_Controller.v(112) " "Inferred latch for \"write_data\[22\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421341 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[23\] CPU_Controller.v(112) " "Inferred latch for \"write_data\[23\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421341 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[24\] CPU_Controller.v(112) " "Inferred latch for \"write_data\[24\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421341 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[25\] CPU_Controller.v(112) " "Inferred latch for \"write_data\[25\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421341 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[26\] CPU_Controller.v(112) " "Inferred latch for \"write_data\[26\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421341 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[27\] CPU_Controller.v(112) " "Inferred latch for \"write_data\[27\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421341 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[28\] CPU_Controller.v(112) " "Inferred latch for \"write_data\[28\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421341 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[29\] CPU_Controller.v(112) " "Inferred latch for \"write_data\[29\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421341 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[30\] CPU_Controller.v(112) " "Inferred latch for \"write_data\[30\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421341 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data\[31\] CPU_Controller.v(112) " "Inferred latch for \"write_data\[31\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421341 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_addr\[0\] CPU_Controller.v(112) " "Inferred latch for \"write_addr\[0\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421342 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_addr\[1\] CPU_Controller.v(112) " "Inferred latch for \"write_addr\[1\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421342 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_addr\[2\] CPU_Controller.v(112) " "Inferred latch for \"write_addr\[2\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421342 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_addr\[3\] CPU_Controller.v(112) " "Inferred latch for \"write_addr\[3\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421342 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_addr\[4\] CPU_Controller.v(112) " "Inferred latch for \"write_addr\[4\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421342 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_addr\[5\] CPU_Controller.v(112) " "Inferred latch for \"write_addr\[5\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421342 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_addr\[6\] CPU_Controller.v(112) " "Inferred latch for \"write_addr\[6\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421342 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_addr\[7\] CPU_Controller.v(112) " "Inferred latch for \"write_addr\[7\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421342 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_addr\[8\] CPU_Controller.v(112) " "Inferred latch for \"write_addr\[8\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421342 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_addr\[9\] CPU_Controller.v(112) " "Inferred latch for \"write_addr\[9\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421342 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_addr\[10\] CPU_Controller.v(112) " "Inferred latch for \"write_addr\[10\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421342 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_addr\[11\] CPU_Controller.v(112) " "Inferred latch for \"write_addr\[11\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421342 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_addr\[12\] CPU_Controller.v(112) " "Inferred latch for \"write_addr\[12\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421342 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_addr\[13\] CPU_Controller.v(112) " "Inferred latch for \"write_addr\[13\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421342 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_addr\[14\] CPU_Controller.v(112) " "Inferred latch for \"write_addr\[14\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421342 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_addr\[15\] CPU_Controller.v(112) " "Inferred latch for \"write_addr\[15\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421342 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_addr\[16\] CPU_Controller.v(112) " "Inferred latch for \"write_addr\[16\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421342 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_addr\[17\] CPU_Controller.v(112) " "Inferred latch for \"write_addr\[17\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421342 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_addr\[18\] CPU_Controller.v(112) " "Inferred latch for \"write_addr\[18\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421342 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_addr\[19\] CPU_Controller.v(112) " "Inferred latch for \"write_addr\[19\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421342 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_addr\[20\] CPU_Controller.v(112) " "Inferred latch for \"write_addr\[20\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421342 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_addr\[21\] CPU_Controller.v(112) " "Inferred latch for \"write_addr\[21\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421342 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_addr\[22\] CPU_Controller.v(112) " "Inferred latch for \"write_addr\[22\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421342 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_addr\[23\] CPU_Controller.v(112) " "Inferred latch for \"write_addr\[23\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421342 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_addr\[24\] CPU_Controller.v(112) " "Inferred latch for \"write_addr\[24\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421342 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_addr\[25\] CPU_Controller.v(112) " "Inferred latch for \"write_addr\[25\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421342 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_addr\[26\] CPU_Controller.v(112) " "Inferred latch for \"write_addr\[26\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421342 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_addr\[27\] CPU_Controller.v(112) " "Inferred latch for \"write_addr\[27\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421342 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_addr\[28\] CPU_Controller.v(112) " "Inferred latch for \"write_addr\[28\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421342 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_addr\[29\] CPU_Controller.v(112) " "Inferred latch for \"write_addr\[29\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421342 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_addr\[30\] CPU_Controller.v(112) " "Inferred latch for \"write_addr\[30\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421342 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_addr\[31\] CPU_Controller.v(112) " "Inferred latch for \"write_addr\[31\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421342 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_addr\[0\] CPU_Controller.v(112) " "Inferred latch for \"read_addr\[0\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421342 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_addr\[1\] CPU_Controller.v(112) " "Inferred latch for \"read_addr\[1\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421343 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_addr\[2\] CPU_Controller.v(112) " "Inferred latch for \"read_addr\[2\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421343 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_addr\[3\] CPU_Controller.v(112) " "Inferred latch for \"read_addr\[3\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421343 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_addr\[4\] CPU_Controller.v(112) " "Inferred latch for \"read_addr\[4\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421343 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_addr\[5\] CPU_Controller.v(112) " "Inferred latch for \"read_addr\[5\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421343 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_addr\[6\] CPU_Controller.v(112) " "Inferred latch for \"read_addr\[6\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421343 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_addr\[7\] CPU_Controller.v(112) " "Inferred latch for \"read_addr\[7\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421343 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_addr\[8\] CPU_Controller.v(112) " "Inferred latch for \"read_addr\[8\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421343 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_addr\[9\] CPU_Controller.v(112) " "Inferred latch for \"read_addr\[9\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421343 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_addr\[10\] CPU_Controller.v(112) " "Inferred latch for \"read_addr\[10\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421343 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_addr\[11\] CPU_Controller.v(112) " "Inferred latch for \"read_addr\[11\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421343 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_addr\[12\] CPU_Controller.v(112) " "Inferred latch for \"read_addr\[12\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421343 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_addr\[13\] CPU_Controller.v(112) " "Inferred latch for \"read_addr\[13\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421343 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_addr\[14\] CPU_Controller.v(112) " "Inferred latch for \"read_addr\[14\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421343 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_addr\[15\] CPU_Controller.v(112) " "Inferred latch for \"read_addr\[15\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421343 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_addr\[16\] CPU_Controller.v(112) " "Inferred latch for \"read_addr\[16\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421343 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_addr\[17\] CPU_Controller.v(112) " "Inferred latch for \"read_addr\[17\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421343 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_addr\[18\] CPU_Controller.v(112) " "Inferred latch for \"read_addr\[18\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421343 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_addr\[19\] CPU_Controller.v(112) " "Inferred latch for \"read_addr\[19\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421343 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_addr\[20\] CPU_Controller.v(112) " "Inferred latch for \"read_addr\[20\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421343 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_addr\[21\] CPU_Controller.v(112) " "Inferred latch for \"read_addr\[21\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421343 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_addr\[22\] CPU_Controller.v(112) " "Inferred latch for \"read_addr\[22\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421343 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_addr\[23\] CPU_Controller.v(112) " "Inferred latch for \"read_addr\[23\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421343 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_addr\[24\] CPU_Controller.v(112) " "Inferred latch for \"read_addr\[24\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421343 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_addr\[25\] CPU_Controller.v(112) " "Inferred latch for \"read_addr\[25\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421343 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_addr\[26\] CPU_Controller.v(112) " "Inferred latch for \"read_addr\[26\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421343 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_addr\[27\] CPU_Controller.v(112) " "Inferred latch for \"read_addr\[27\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421343 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_addr\[28\] CPU_Controller.v(112) " "Inferred latch for \"read_addr\[28\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421343 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_addr\[29\] CPU_Controller.v(112) " "Inferred latch for \"read_addr\[29\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421343 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_addr\[30\] CPU_Controller.v(112) " "Inferred latch for \"read_addr\[30\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421343 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_addr\[31\] CPU_Controller.v(112) " "Inferred latch for \"read_addr\[31\]\" at CPU_Controller.v(112)" {  } { { "../../Master_ALU/ALU/CPU_Controller.v" "" { Text "D:/AXI/Master_ALU/ALU/CPU_Controller.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421343 "|alu_master_system|CPU_ALU_Master:u_master0|CPU_Controller:u_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AXI_Interconnect_Full AXI_Interconnect_Full:u_interconnect " "Elaborating entity \"AXI_Interconnect_Full\" for hierarchy \"AXI_Interconnect_Full:u_interconnect\"" {  } { { "../../src/wrapper/alu_master_system.v" "u_interconnect" { Text "D:/AXI/src/wrapper/alu_master_system.v" 652 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762836421349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AW_Channel_Controller_Top AXI_Interconnect_Full:u_interconnect\|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top " "Elaborating entity \"AW_Channel_Controller_Top\" for hierarchy \"AXI_Interconnect_Full:u_interconnect\|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "u_AW_Channel_Controller_Top" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762836421354 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 AW_Channel_Controller_Top.v(322) " "Verilog HDL assignment warning at AW_Channel_Controller_Top.v(322): truncated value with size 8 to match size of target (4)" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" 322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1762836421355 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 AW_Channel_Controller_Top.v(323) " "Verilog HDL assignment warning at AW_Channel_Controller_Top.v(323): truncated value with size 8 to match size of target (4)" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1762836421355 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qos_Arbiter AXI_Interconnect_Full:u_interconnect\|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top\|Qos_Arbiter:u_Qos_Arbiter " "Elaborating entity \"Qos_Arbiter\" for hierarchy \"AXI_Interconnect_Full:u_interconnect\|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top\|Qos_Arbiter:u_Qos_Arbiter\"" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" "u_Qos_Arbiter" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762836421356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Faling_Edge_Detc AXI_Interconnect_Full:u_interconnect\|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top\|Faling_Edge_Detc:u_Faling_Edge_Detc " "Elaborating entity \"Faling_Edge_Detc\" for hierarchy \"AXI_Interconnect_Full:u_interconnect\|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top\|Faling_Edge_Detc:u_Faling_Edge_Detc\"" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" "u_Faling_Edge_Detc" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762836421358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Raising_Edge_Det AXI_Interconnect_Full:u_interconnect\|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top\|Raising_Edge_Det:u_Raising_Edge_Det " "Elaborating entity \"Raising_Edge_Det\" for hierarchy \"AXI_Interconnect_Full:u_interconnect\|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top\|Raising_Edge_Det:u_Raising_Edge_Det\"" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" "u_Raising_Edge_Det" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762836421359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AW_HandShake_Checker AXI_Interconnect_Full:u_interconnect\|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top\|AW_HandShake_Checker:u_Address_Write_HandShake_Checker " "Elaborating entity \"AW_HandShake_Checker\" for hierarchy \"AXI_Interconnect_Full:u_interconnect\|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top\|AW_HandShake_Checker:u_Address_Write_HandShake_Checker\"" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" "u_Address_Write_HandShake_Checker" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762836421361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Demux_1_2 AXI_Interconnect_Full:u_interconnect\|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top\|Demux_1_2:u_Demux_Address_Write_Ready " "Elaborating entity \"Demux_1_2\" for hierarchy \"AXI_Interconnect_Full:u_interconnect\|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top\|Demux_1_2:u_Demux_Address_Write_Ready\"" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" "u_Demux_Address_Write_Ready" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762836421362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AW_MUX_2_1 AXI_Interconnect_Full:u_interconnect\|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top\|AW_MUX_2_1:u_AW_MUX_2_1 " "Elaborating entity \"AW_MUX_2_1\" for hierarchy \"AXI_Interconnect_Full:u_interconnect\|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top\|AW_MUX_2_1:u_AW_MUX_2_1\"" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" "u_AW_MUX_2_1" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762836421363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Write_Addr_Channel_Dec AXI_Interconnect_Full:u_interconnect\|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top\|Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec " "Elaborating entity \"Write_Addr_Channel_Dec\" for hierarchy \"AXI_Interconnect_Full:u_interconnect\|AW_Channel_Controller_Top:u_AW_Channel_Controller_Top\|Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec\"" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" "u_Write_Addr_Channel_Dec" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762836421365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WD_Channel_Controller_Top AXI_Interconnect_Full:u_interconnect\|WD_Channel_Controller_Top:u_WD_Channel_Controller_Top " "Elaborating entity \"WD_Channel_Controller_Top\" for hierarchy \"AXI_Interconnect_Full:u_interconnect\|WD_Channel_Controller_Top:u_WD_Channel_Controller_Top\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "u_WD_Channel_Controller_Top" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762836421367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Queue AXI_Interconnect_Full:u_interconnect\|WD_Channel_Controller_Top:u_WD_Channel_Controller_Top\|Queue:u_Queue " "Elaborating entity \"Queue\" for hierarchy \"AXI_Interconnect_Full:u_interconnect\|WD_Channel_Controller_Top:u_WD_Channel_Controller_Top\|Queue:u_Queue\"" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/WD_Channel_Controller_Top.v" "u_Queue" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/write/WD_Channel_Controller_Top.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762836421369 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i Queue.v(24) " "Verilog HDL Always Construct warning at Queue.v(24): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../../src/axi_interconnect/rtl/buffers/Queue.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/buffers/Queue.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1762836421370 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|WD_Channel_Controller_Top:u_WD_Channel_Controller_Top|Queue:u_Queue"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Queue.v(47) " "Verilog HDL assignment warning at Queue.v(47): truncated value with size 32 to match size of target (2)" {  } { { "../../src/axi_interconnect/rtl/buffers/Queue.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/buffers/Queue.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1762836421370 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|WD_Channel_Controller_Top:u_WD_Channel_Controller_Top|Queue:u_Queue"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Queue.v(54) " "Verilog HDL assignment warning at Queue.v(54): truncated value with size 32 to match size of target (2)" {  } { { "../../src/axi_interconnect/rtl/buffers/Queue.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/buffers/Queue.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1762836421370 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|WD_Channel_Controller_Top:u_WD_Channel_Controller_Top|Queue:u_Queue"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WD_HandShake AXI_Interconnect_Full:u_interconnect\|WD_Channel_Controller_Top:u_WD_Channel_Controller_Top\|WD_HandShake:u_WD_HandShake " "Elaborating entity \"WD_HandShake\" for hierarchy \"AXI_Interconnect_Full:u_interconnect\|WD_Channel_Controller_Top:u_WD_Channel_Controller_Top\|WD_HandShake:u_WD_HandShake\"" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/WD_Channel_Controller_Top.v" "u_WD_HandShake" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/write/WD_Channel_Controller_Top.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762836421372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WD_MUX_2_1 AXI_Interconnect_Full:u_interconnect\|WD_Channel_Controller_Top:u_WD_Channel_Controller_Top\|WD_MUX_2_1:u_WD_MUX_2_1 " "Elaborating entity \"WD_MUX_2_1\" for hierarchy \"AXI_Interconnect_Full:u_interconnect\|WD_Channel_Controller_Top:u_WD_Channel_Controller_Top\|WD_MUX_2_1:u_WD_MUX_2_1\"" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/WD_Channel_Controller_Top.v" "u_WD_MUX_2_1" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/write/WD_Channel_Controller_Top.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762836421376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BR_Channel_Controller_Top AXI_Interconnect_Full:u_interconnect\|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top " "Elaborating entity \"BR_Channel_Controller_Top\" for hierarchy \"AXI_Interconnect_Full:u_interconnect\|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "u_BR_Channel_Controller_Top" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762836421378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WR_HandShake AXI_Interconnect_Full:u_interconnect\|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top\|WR_HandShake:u_WR_HandShake " "Elaborating entity \"WR_HandShake\" for hierarchy \"AXI_Interconnect_Full:u_interconnect\|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top\|WR_HandShake:u_WR_HandShake\"" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/BR_Channel_Controller_Top.v" "u_WR_HandShake" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/write/BR_Channel_Controller_Top.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762836421380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Write_Resp_Channel_Arb AXI_Interconnect_Full:u_interconnect\|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top\|Write_Resp_Channel_Arb:u_Write_Resp_Channel_Arb " "Elaborating entity \"Write_Resp_Channel_Arb\" for hierarchy \"AXI_Interconnect_Full:u_interconnect\|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top\|Write_Resp_Channel_Arb:u_Write_Resp_Channel_Arb\"" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/BR_Channel_Controller_Top.v" "u_Write_Resp_Channel_Arb" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/write/BR_Channel_Controller_Top.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762836421381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BReady_MUX_2_1 AXI_Interconnect_Full:u_interconnect\|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top\|BReady_MUX_2_1:u_BReady_MUX_2_1 " "Elaborating entity \"BReady_MUX_2_1\" for hierarchy \"AXI_Interconnect_Full:u_interconnect\|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top\|BReady_MUX_2_1:u_BReady_MUX_2_1\"" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/BR_Channel_Controller_Top.v" "u_BReady_MUX_2_1" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/write/BR_Channel_Controller_Top.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762836421383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Demux_1_2 AXI_Interconnect_Full:u_interconnect\|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top\|Demux_1_2:u_Demux_1_2 " "Elaborating entity \"Demux_1_2\" for hierarchy \"AXI_Interconnect_Full:u_interconnect\|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top\|Demux_1_2:u_Demux_1_2\"" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/BR_Channel_Controller_Top.v" "u_Demux_1_2" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/write/BR_Channel_Controller_Top.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762836421384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Write_Resp_Channel_Dec AXI_Interconnect_Full:u_interconnect\|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top\|Write_Resp_Channel_Dec:u_Write_Resp_Channel_Dec " "Elaborating entity \"Write_Resp_Channel_Dec\" for hierarchy \"AXI_Interconnect_Full:u_interconnect\|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top\|Write_Resp_Channel_Dec:u_Write_Resp_Channel_Dec\"" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/BR_Channel_Controller_Top.v" "u_Write_Resp_Channel_Dec" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/write/BR_Channel_Controller_Top.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762836421385 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Write_Resp_Channel_Dec.v(50) " "Verilog HDL Case Statement warning at Write_Resp_Channel_Dec.v(50): case item expression never matches the case expression" {  } { { "../../src/axi_interconnect/rtl/decoders/Write_Resp_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Write_Resp_Channel_Dec.v" 50 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1762836421386 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top|Write_Resp_Channel_Dec:u_Write_Resp_Channel_Dec"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Write_Resp_Channel_Dec.v(56) " "Verilog HDL Case Statement warning at Write_Resp_Channel_Dec.v(56): case item expression never matches the case expression" {  } { { "../../src/axi_interconnect/rtl/decoders/Write_Resp_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Write_Resp_Channel_Dec.v" 56 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1762836421386 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top|Write_Resp_Channel_Dec:u_Write_Resp_Channel_Dec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AR_Channel_Controller_Top AXI_Interconnect_Full:u_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top " "Elaborating entity \"AR_Channel_Controller_Top\" for hierarchy \"AXI_Interconnect_Full:u_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "u_AR_Channel_Controller_Top" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762836421387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Read_Arbiter AXI_Interconnect_Full:u_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter " "Elaborating entity \"Read_Arbiter\" for hierarchy \"AXI_Interconnect_Full:u_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\"" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/read/AR_Channel_Controller_Top.v" "u_Read_Arbiter" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/read/AR_Channel_Controller_Top.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762836421390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2x1 AXI_Interconnect_Full:u_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Mux_2x1:araddr_mux " "Elaborating entity \"Mux_2x1\" for hierarchy \"AXI_Interconnect_Full:u_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Mux_2x1:araddr_mux\"" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/read/AR_Channel_Controller_Top.v" "araddr_mux" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/read/AR_Channel_Controller_Top.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762836421391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2x1 AXI_Interconnect_Full:u_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Mux_2x1:arlen_mux " "Elaborating entity \"Mux_2x1\" for hierarchy \"AXI_Interconnect_Full:u_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Mux_2x1:arlen_mux\"" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/read/AR_Channel_Controller_Top.v" "arlen_mux" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/read/AR_Channel_Controller_Top.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762836421392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2x1 AXI_Interconnect_Full:u_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Mux_2x1:arsize_mux " "Elaborating entity \"Mux_2x1\" for hierarchy \"AXI_Interconnect_Full:u_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Mux_2x1:arsize_mux\"" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/read/AR_Channel_Controller_Top.v" "arsize_mux" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/read/AR_Channel_Controller_Top.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762836421394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2x1 AXI_Interconnect_Full:u_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Mux_2x1:arburst_mux " "Elaborating entity \"Mux_2x1\" for hierarchy \"AXI_Interconnect_Full:u_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Mux_2x1:arburst_mux\"" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/read/AR_Channel_Controller_Top.v" "arburst_mux" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/read/AR_Channel_Controller_Top.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762836421395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2x1 AXI_Interconnect_Full:u_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Mux_2x1:arcache_mux " "Elaborating entity \"Mux_2x1\" for hierarchy \"AXI_Interconnect_Full:u_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Mux_2x1:arcache_mux\"" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/read/AR_Channel_Controller_Top.v" "arcache_mux" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/read/AR_Channel_Controller_Top.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762836421397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2x1 AXI_Interconnect_Full:u_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Mux_2x1:arvalid_mux " "Elaborating entity \"Mux_2x1\" for hierarchy \"AXI_Interconnect_Full:u_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Mux_2x1:arvalid_mux\"" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/read/AR_Channel_Controller_Top.v" "arvalid_mux" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/read/AR_Channel_Controller_Top.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762836421401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Read_Addr_Channel_Dec AXI_Interconnect_Full:u_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec " "Elaborating entity \"Read_Addr_Channel_Dec\" for hierarchy \"AXI_Interconnect_Full:u_interconnect\|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\"" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/read/AR_Channel_Controller_Top.v" "u_Read_Addr_Channel_Dec" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/read/AR_Channel_Controller_Top.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762836421402 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "M03_AXI_araddr_ID Read_Addr_Channel_Dec.v(123) " "Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable \"M03_AXI_araddr_ID\", which holds its previous value in one or more paths through the always construct" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1762836421404 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "M03_AXI_araddr Read_Addr_Channel_Dec.v(123) " "Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable \"M03_AXI_araddr\", which holds its previous value in one or more paths through the always construct" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1762836421404 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "M03_AXI_arlen Read_Addr_Channel_Dec.v(123) " "Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable \"M03_AXI_arlen\", which holds its previous value in one or more paths through the always construct" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1762836421404 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "M03_AXI_arsize Read_Addr_Channel_Dec.v(123) " "Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable \"M03_AXI_arsize\", which holds its previous value in one or more paths through the always construct" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1762836421404 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "M03_AXI_arburst Read_Addr_Channel_Dec.v(123) " "Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable \"M03_AXI_arburst\", which holds its previous value in one or more paths through the always construct" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1762836421404 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "M03_AXI_arlock Read_Addr_Channel_Dec.v(123) " "Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable \"M03_AXI_arlock\", which holds its previous value in one or more paths through the always construct" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1762836421404 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "M03_AXI_arcache Read_Addr_Channel_Dec.v(123) " "Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable \"M03_AXI_arcache\", which holds its previous value in one or more paths through the always construct" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1762836421404 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "M03_AXI_arprot Read_Addr_Channel_Dec.v(123) " "Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable \"M03_AXI_arprot\", which holds its previous value in one or more paths through the always construct" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1762836421404 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "M03_AXI_arregion Read_Addr_Channel_Dec.v(123) " "Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable \"M03_AXI_arregion\", which holds its previous value in one or more paths through the always construct" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1762836421404 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "M03_AXI_arqos Read_Addr_Channel_Dec.v(123) " "Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable \"M03_AXI_arqos\", which holds its previous value in one or more paths through the always construct" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1762836421404 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "M02_AXI_araddr_ID Read_Addr_Channel_Dec.v(123) " "Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable \"M02_AXI_araddr_ID\", which holds its previous value in one or more paths through the always construct" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1762836421404 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "M02_AXI_araddr Read_Addr_Channel_Dec.v(123) " "Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable \"M02_AXI_araddr\", which holds its previous value in one or more paths through the always construct" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1762836421404 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "M02_AXI_arlen Read_Addr_Channel_Dec.v(123) " "Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable \"M02_AXI_arlen\", which holds its previous value in one or more paths through the always construct" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1762836421404 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "M02_AXI_arsize Read_Addr_Channel_Dec.v(123) " "Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable \"M02_AXI_arsize\", which holds its previous value in one or more paths through the always construct" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1762836421404 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "M02_AXI_arburst Read_Addr_Channel_Dec.v(123) " "Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable \"M02_AXI_arburst\", which holds its previous value in one or more paths through the always construct" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1762836421404 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "M02_AXI_arlock Read_Addr_Channel_Dec.v(123) " "Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable \"M02_AXI_arlock\", which holds its previous value in one or more paths through the always construct" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1762836421405 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "M02_AXI_arcache Read_Addr_Channel_Dec.v(123) " "Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable \"M02_AXI_arcache\", which holds its previous value in one or more paths through the always construct" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1762836421405 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "M02_AXI_arprot Read_Addr_Channel_Dec.v(123) " "Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable \"M02_AXI_arprot\", which holds its previous value in one or more paths through the always construct" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1762836421405 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "M02_AXI_arregion Read_Addr_Channel_Dec.v(123) " "Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable \"M02_AXI_arregion\", which holds its previous value in one or more paths through the always construct" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1762836421405 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "M02_AXI_arqos Read_Addr_Channel_Dec.v(123) " "Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable \"M02_AXI_arqos\", which holds its previous value in one or more paths through the always construct" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1762836421405 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "M01_AXI_araddr_ID Read_Addr_Channel_Dec.v(123) " "Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable \"M01_AXI_araddr_ID\", which holds its previous value in one or more paths through the always construct" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1762836421405 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "M01_AXI_araddr Read_Addr_Channel_Dec.v(123) " "Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable \"M01_AXI_araddr\", which holds its previous value in one or more paths through the always construct" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1762836421405 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "M01_AXI_arlen Read_Addr_Channel_Dec.v(123) " "Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable \"M01_AXI_arlen\", which holds its previous value in one or more paths through the always construct" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1762836421405 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "M01_AXI_arsize Read_Addr_Channel_Dec.v(123) " "Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable \"M01_AXI_arsize\", which holds its previous value in one or more paths through the always construct" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1762836421405 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "M01_AXI_arburst Read_Addr_Channel_Dec.v(123) " "Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable \"M01_AXI_arburst\", which holds its previous value in one or more paths through the always construct" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1762836421405 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "M01_AXI_arlock Read_Addr_Channel_Dec.v(123) " "Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable \"M01_AXI_arlock\", which holds its previous value in one or more paths through the always construct" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1762836421405 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "M01_AXI_arcache Read_Addr_Channel_Dec.v(123) " "Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable \"M01_AXI_arcache\", which holds its previous value in one or more paths through the always construct" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1762836421405 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "M01_AXI_arprot Read_Addr_Channel_Dec.v(123) " "Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable \"M01_AXI_arprot\", which holds its previous value in one or more paths through the always construct" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1762836421405 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "M01_AXI_arregion Read_Addr_Channel_Dec.v(123) " "Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable \"M01_AXI_arregion\", which holds its previous value in one or more paths through the always construct" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1762836421405 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "M01_AXI_arqos Read_Addr_Channel_Dec.v(123) " "Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable \"M01_AXI_arqos\", which holds its previous value in one or more paths through the always construct" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1762836421405 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "M00_AXI_araddr_ID Read_Addr_Channel_Dec.v(123) " "Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable \"M00_AXI_araddr_ID\", which holds its previous value in one or more paths through the always construct" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1762836421405 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "M00_AXI_araddr Read_Addr_Channel_Dec.v(123) " "Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable \"M00_AXI_araddr\", which holds its previous value in one or more paths through the always construct" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1762836421405 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "M00_AXI_arlen Read_Addr_Channel_Dec.v(123) " "Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable \"M00_AXI_arlen\", which holds its previous value in one or more paths through the always construct" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1762836421405 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "M00_AXI_arsize Read_Addr_Channel_Dec.v(123) " "Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable \"M00_AXI_arsize\", which holds its previous value in one or more paths through the always construct" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1762836421405 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "M00_AXI_arburst Read_Addr_Channel_Dec.v(123) " "Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable \"M00_AXI_arburst\", which holds its previous value in one or more paths through the always construct" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1762836421405 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "M00_AXI_arlock Read_Addr_Channel_Dec.v(123) " "Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable \"M00_AXI_arlock\", which holds its previous value in one or more paths through the always construct" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1762836421405 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "M00_AXI_arcache Read_Addr_Channel_Dec.v(123) " "Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable \"M00_AXI_arcache\", which holds its previous value in one or more paths through the always construct" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1762836421405 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "M00_AXI_arprot Read_Addr_Channel_Dec.v(123) " "Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable \"M00_AXI_arprot\", which holds its previous value in one or more paths through the always construct" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1762836421405 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "M00_AXI_arregion Read_Addr_Channel_Dec.v(123) " "Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable \"M00_AXI_arregion\", which holds its previous value in one or more paths through the always construct" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1762836421405 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "M00_AXI_arqos Read_Addr_Channel_Dec.v(123) " "Verilog HDL Always Construct warning at Read_Addr_Channel_Dec.v(123): inferring latch(es) for variable \"M00_AXI_arqos\", which holds its previous value in one or more paths through the always construct" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1762836421405 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_arqos\[0\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_arqos\[0\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421405 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_arqos\[1\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_arqos\[1\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421406 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_arqos\[2\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_arqos\[2\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421406 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_arqos\[3\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_arqos\[3\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421406 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_arregion\[0\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_arregion\[0\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421406 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_arregion\[1\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_arregion\[1\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421406 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_arregion\[2\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_arregion\[2\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421406 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_arregion\[3\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_arregion\[3\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421406 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_arprot\[0\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_arprot\[0\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421406 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_arprot\[1\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_arprot\[1\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421406 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_arprot\[2\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_arprot\[2\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421406 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_arcache\[0\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_arcache\[0\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421406 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_arcache\[1\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_arcache\[1\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421406 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_arcache\[2\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_arcache\[2\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421406 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_arcache\[3\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_arcache\[3\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421406 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_arlock\[0\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_arlock\[0\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421406 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_arlock\[1\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_arlock\[1\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421406 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_arburst\[0\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_arburst\[0\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421406 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_arburst\[1\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_arburst\[1\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421406 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_arsize\[0\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_arsize\[0\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421406 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_arsize\[1\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_arsize\[1\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421406 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_arsize\[2\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_arsize\[2\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421406 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_arlen\[0\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_arlen\[0\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421406 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_arlen\[1\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_arlen\[1\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421406 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_arlen\[2\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_arlen\[2\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421406 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_arlen\[3\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_arlen\[3\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421406 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_arlen\[4\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_arlen\[4\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421406 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_arlen\[5\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_arlen\[5\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421406 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_arlen\[6\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_arlen\[6\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421406 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_arlen\[7\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_arlen\[7\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421406 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_araddr\[0\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_araddr\[0\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421406 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_araddr\[1\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_araddr\[1\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421407 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_araddr\[2\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_araddr\[2\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421407 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_araddr\[3\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_araddr\[3\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421407 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_araddr\[4\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_araddr\[4\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421407 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_araddr\[5\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_araddr\[5\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421407 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_araddr\[6\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_araddr\[6\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421407 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_araddr\[7\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_araddr\[7\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421407 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_araddr\[8\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_araddr\[8\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421407 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_araddr\[9\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_araddr\[9\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421407 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_araddr\[10\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_araddr\[10\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421407 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_araddr\[11\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_araddr\[11\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421407 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_araddr\[12\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_araddr\[12\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421407 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_araddr\[13\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_araddr\[13\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421407 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_araddr\[14\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_araddr\[14\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421407 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_araddr\[15\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_araddr\[15\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421407 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_araddr\[16\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_araddr\[16\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421407 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_araddr\[17\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_araddr\[17\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421407 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_araddr\[18\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_araddr\[18\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421407 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_araddr\[19\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_araddr\[19\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421407 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_araddr\[20\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_araddr\[20\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421407 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_araddr\[21\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_araddr\[21\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421407 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_araddr\[22\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_araddr\[22\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421407 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_araddr\[23\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_araddr\[23\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421407 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_araddr\[24\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_araddr\[24\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421407 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_araddr\[25\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_araddr\[25\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421407 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_araddr\[26\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_araddr\[26\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421407 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_araddr\[27\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_araddr\[27\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421407 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_araddr\[28\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_araddr\[28\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421407 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_araddr\[29\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_araddr\[29\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421408 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_araddr\[30\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_araddr\[30\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421408 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_araddr\[31\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_araddr\[31\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421408 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M00_AXI_araddr_ID\[0\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M00_AXI_araddr_ID\[0\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421408 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_arqos\[0\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_arqos\[0\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421408 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_arqos\[1\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_arqos\[1\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421408 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_arqos\[2\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_arqos\[2\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421408 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_arqos\[3\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_arqos\[3\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421408 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_arregion\[0\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_arregion\[0\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421408 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_arregion\[1\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_arregion\[1\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421408 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_arregion\[2\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_arregion\[2\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421408 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_arregion\[3\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_arregion\[3\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421408 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_arprot\[0\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_arprot\[0\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421408 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_arprot\[1\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_arprot\[1\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421408 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_arprot\[2\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_arprot\[2\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421408 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_arcache\[0\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_arcache\[0\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421408 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_arcache\[1\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_arcache\[1\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421408 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_arcache\[2\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_arcache\[2\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421408 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_arcache\[3\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_arcache\[3\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421408 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_arlock\[0\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_arlock\[0\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421408 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_arlock\[1\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_arlock\[1\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421408 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_arburst\[0\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_arburst\[0\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421408 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_arburst\[1\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_arburst\[1\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421408 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_arsize\[0\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_arsize\[0\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421408 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_arsize\[1\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_arsize\[1\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421408 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_arsize\[2\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_arsize\[2\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421408 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_arlen\[0\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_arlen\[0\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421408 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_arlen\[1\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_arlen\[1\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421408 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_arlen\[2\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_arlen\[2\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421408 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_arlen\[3\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_arlen\[3\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421409 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_arlen\[4\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_arlen\[4\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421409 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_arlen\[5\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_arlen\[5\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421409 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_arlen\[6\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_arlen\[6\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421409 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_arlen\[7\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_arlen\[7\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421409 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_araddr\[0\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_araddr\[0\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421409 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_araddr\[1\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_araddr\[1\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421409 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_araddr\[2\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_araddr\[2\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421409 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_araddr\[3\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_araddr\[3\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421409 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_araddr\[4\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_araddr\[4\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421409 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_araddr\[5\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_araddr\[5\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421409 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_araddr\[6\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_araddr\[6\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421409 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_araddr\[7\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_araddr\[7\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421409 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_araddr\[8\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_araddr\[8\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421409 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_araddr\[9\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_araddr\[9\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421409 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_araddr\[10\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_araddr\[10\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421409 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_araddr\[11\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_araddr\[11\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421409 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_araddr\[12\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_araddr\[12\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421409 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_araddr\[13\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_araddr\[13\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421409 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_araddr\[14\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_araddr\[14\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421409 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_araddr\[15\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_araddr\[15\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421409 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_araddr\[16\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_araddr\[16\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421409 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_araddr\[17\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_araddr\[17\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421409 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_araddr\[18\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_araddr\[18\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421409 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_araddr\[19\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_araddr\[19\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421410 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_araddr\[20\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_araddr\[20\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421410 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_araddr\[21\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_araddr\[21\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421410 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_araddr\[22\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_araddr\[22\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421410 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_araddr\[23\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_araddr\[23\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421410 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_araddr\[24\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_araddr\[24\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421410 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_araddr\[25\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_araddr\[25\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421410 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_araddr\[26\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_araddr\[26\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421410 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_araddr\[27\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_araddr\[27\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421410 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_araddr\[28\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_araddr\[28\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421410 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_araddr\[29\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_araddr\[29\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421410 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_araddr\[30\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_araddr\[30\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421410 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_araddr\[31\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_araddr\[31\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421410 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M01_AXI_araddr_ID\[0\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M01_AXI_araddr_ID\[0\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421410 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M02_AXI_arqos\[0\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M02_AXI_arqos\[0\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421410 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M02_AXI_arqos\[1\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M02_AXI_arqos\[1\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421410 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M02_AXI_arqos\[2\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M02_AXI_arqos\[2\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421410 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M02_AXI_arqos\[3\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M02_AXI_arqos\[3\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421410 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M02_AXI_arregion\[0\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M02_AXI_arregion\[0\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421410 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M02_AXI_arregion\[1\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M02_AXI_arregion\[1\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421410 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M02_AXI_arregion\[2\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M02_AXI_arregion\[2\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421410 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M02_AXI_arregion\[3\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M02_AXI_arregion\[3\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421410 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M02_AXI_arprot\[0\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M02_AXI_arprot\[0\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421410 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M02_AXI_arprot\[1\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M02_AXI_arprot\[1\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421410 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M02_AXI_arprot\[2\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M02_AXI_arprot\[2\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421410 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M02_AXI_arcache\[0\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M02_AXI_arcache\[0\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421410 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M02_AXI_arcache\[1\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M02_AXI_arcache\[1\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421410 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M02_AXI_arcache\[2\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M02_AXI_arcache\[2\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421410 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M02_AXI_arcache\[3\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M02_AXI_arcache\[3\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421410 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M02_AXI_arlock\[0\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M02_AXI_arlock\[0\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421410 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M02_AXI_arlock\[1\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M02_AXI_arlock\[1\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421411 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M02_AXI_arburst\[0\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M02_AXI_arburst\[0\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421411 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M02_AXI_arburst\[1\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M02_AXI_arburst\[1\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421411 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M02_AXI_arsize\[0\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M02_AXI_arsize\[0\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421411 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M02_AXI_arsize\[1\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M02_AXI_arsize\[1\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421411 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M02_AXI_arsize\[2\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M02_AXI_arsize\[2\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421411 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M02_AXI_arlen\[0\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M02_AXI_arlen\[0\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421411 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M02_AXI_arlen\[1\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M02_AXI_arlen\[1\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421411 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M02_AXI_arlen\[2\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M02_AXI_arlen\[2\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421411 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M02_AXI_arlen\[3\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M02_AXI_arlen\[3\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421411 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M02_AXI_arlen\[4\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M02_AXI_arlen\[4\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421411 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M02_AXI_arlen\[5\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M02_AXI_arlen\[5\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421411 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M02_AXI_arlen\[6\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M02_AXI_arlen\[6\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421411 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M02_AXI_arlen\[7\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M02_AXI_arlen\[7\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421411 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M02_AXI_araddr\[0\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M02_AXI_araddr\[0\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421411 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M02_AXI_araddr\[1\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M02_AXI_araddr\[1\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421411 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M02_AXI_araddr\[2\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M02_AXI_araddr\[2\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421411 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M02_AXI_araddr\[3\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M02_AXI_araddr\[3\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421411 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M02_AXI_araddr\[4\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M02_AXI_araddr\[4\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421411 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M02_AXI_araddr\[5\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M02_AXI_araddr\[5\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421411 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M02_AXI_araddr\[6\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M02_AXI_araddr\[6\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421411 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M02_AXI_araddr\[7\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M02_AXI_araddr\[7\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421411 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M02_AXI_araddr\[8\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M02_AXI_araddr\[8\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421411 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M02_AXI_araddr\[9\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M02_AXI_araddr\[9\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421411 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M02_AXI_araddr\[10\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M02_AXI_araddr\[10\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421411 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M02_AXI_araddr\[11\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M02_AXI_araddr\[11\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421411 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M02_AXI_araddr\[12\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M02_AXI_araddr\[12\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421411 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M02_AXI_araddr\[13\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M02_AXI_araddr\[13\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421411 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M02_AXI_araddr\[14\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M02_AXI_araddr\[14\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421411 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M02_AXI_araddr\[15\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M02_AXI_araddr\[15\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421412 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M02_AXI_araddr\[16\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M02_AXI_araddr\[16\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421412 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M02_AXI_araddr\[17\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M02_AXI_araddr\[17\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421412 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M02_AXI_araddr\[18\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M02_AXI_araddr\[18\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421412 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M02_AXI_araddr\[19\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M02_AXI_araddr\[19\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421412 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M02_AXI_araddr\[20\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M02_AXI_araddr\[20\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421412 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M02_AXI_araddr\[21\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M02_AXI_araddr\[21\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421412 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M02_AXI_araddr\[22\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M02_AXI_araddr\[22\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421412 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M02_AXI_araddr\[23\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M02_AXI_araddr\[23\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421412 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M02_AXI_araddr\[24\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M02_AXI_araddr\[24\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421412 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M02_AXI_araddr\[25\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M02_AXI_araddr\[25\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421412 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M02_AXI_araddr\[26\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M02_AXI_araddr\[26\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421412 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M02_AXI_araddr\[27\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M02_AXI_araddr\[27\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421412 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M02_AXI_araddr\[28\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M02_AXI_araddr\[28\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421412 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M02_AXI_araddr\[29\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M02_AXI_araddr\[29\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421412 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M02_AXI_araddr\[30\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M02_AXI_araddr\[30\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421412 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M02_AXI_araddr\[31\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M02_AXI_araddr\[31\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421412 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M02_AXI_araddr_ID\[0\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M02_AXI_araddr_ID\[0\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421412 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M03_AXI_arqos\[0\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M03_AXI_arqos\[0\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421412 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M03_AXI_arqos\[1\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M03_AXI_arqos\[1\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421412 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M03_AXI_arqos\[2\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M03_AXI_arqos\[2\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421412 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M03_AXI_arqos\[3\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M03_AXI_arqos\[3\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421412 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M03_AXI_arregion\[0\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M03_AXI_arregion\[0\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421412 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M03_AXI_arregion\[1\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M03_AXI_arregion\[1\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421412 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M03_AXI_arregion\[2\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M03_AXI_arregion\[2\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421412 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M03_AXI_arregion\[3\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M03_AXI_arregion\[3\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421412 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M03_AXI_arprot\[0\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M03_AXI_arprot\[0\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421412 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M03_AXI_arprot\[1\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M03_AXI_arprot\[1\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421412 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M03_AXI_arprot\[2\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M03_AXI_arprot\[2\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421413 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M03_AXI_arcache\[0\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M03_AXI_arcache\[0\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421413 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M03_AXI_arcache\[1\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M03_AXI_arcache\[1\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421413 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M03_AXI_arcache\[2\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M03_AXI_arcache\[2\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421413 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M03_AXI_arcache\[3\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M03_AXI_arcache\[3\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421413 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M03_AXI_arlock\[0\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M03_AXI_arlock\[0\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421413 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M03_AXI_arlock\[1\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M03_AXI_arlock\[1\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421413 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M03_AXI_arburst\[0\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M03_AXI_arburst\[0\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421413 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M03_AXI_arburst\[1\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M03_AXI_arburst\[1\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421413 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M03_AXI_arsize\[0\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M03_AXI_arsize\[0\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421413 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M03_AXI_arsize\[1\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M03_AXI_arsize\[1\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421413 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M03_AXI_arsize\[2\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M03_AXI_arsize\[2\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421413 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M03_AXI_arlen\[0\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M03_AXI_arlen\[0\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421413 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M03_AXI_arlen\[1\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M03_AXI_arlen\[1\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421413 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M03_AXI_arlen\[2\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M03_AXI_arlen\[2\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421413 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M03_AXI_arlen\[3\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M03_AXI_arlen\[3\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421413 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M03_AXI_arlen\[4\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M03_AXI_arlen\[4\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421413 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M03_AXI_arlen\[5\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M03_AXI_arlen\[5\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421413 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M03_AXI_arlen\[6\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M03_AXI_arlen\[6\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421413 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M03_AXI_arlen\[7\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M03_AXI_arlen\[7\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421413 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M03_AXI_araddr\[0\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M03_AXI_araddr\[0\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421413 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M03_AXI_araddr\[1\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M03_AXI_araddr\[1\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421413 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M03_AXI_araddr\[2\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M03_AXI_araddr\[2\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421413 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M03_AXI_araddr\[3\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M03_AXI_araddr\[3\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421413 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M03_AXI_araddr\[4\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M03_AXI_araddr\[4\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421413 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M03_AXI_araddr\[5\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M03_AXI_araddr\[5\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421413 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M03_AXI_araddr\[6\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M03_AXI_araddr\[6\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421413 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M03_AXI_araddr\[7\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M03_AXI_araddr\[7\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421413 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M03_AXI_araddr\[8\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M03_AXI_araddr\[8\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421414 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M03_AXI_araddr\[9\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M03_AXI_araddr\[9\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421414 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M03_AXI_araddr\[10\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M03_AXI_araddr\[10\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421414 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M03_AXI_araddr\[11\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M03_AXI_araddr\[11\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421414 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M03_AXI_araddr\[12\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M03_AXI_araddr\[12\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421414 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M03_AXI_araddr\[13\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M03_AXI_araddr\[13\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421414 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M03_AXI_araddr\[14\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M03_AXI_araddr\[14\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421414 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M03_AXI_araddr\[15\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M03_AXI_araddr\[15\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421414 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M03_AXI_araddr\[16\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M03_AXI_araddr\[16\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421414 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M03_AXI_araddr\[17\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M03_AXI_araddr\[17\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421414 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M03_AXI_araddr\[18\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M03_AXI_araddr\[18\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421414 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M03_AXI_araddr\[19\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M03_AXI_araddr\[19\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421414 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M03_AXI_araddr\[20\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M03_AXI_araddr\[20\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421414 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M03_AXI_araddr\[21\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M03_AXI_araddr\[21\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421414 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M03_AXI_araddr\[22\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M03_AXI_araddr\[22\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421414 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M03_AXI_araddr\[23\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M03_AXI_araddr\[23\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421414 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M03_AXI_araddr\[24\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M03_AXI_araddr\[24\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421414 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M03_AXI_araddr\[25\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M03_AXI_araddr\[25\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421414 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M03_AXI_araddr\[26\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M03_AXI_araddr\[26\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421414 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M03_AXI_araddr\[27\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M03_AXI_araddr\[27\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421414 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M03_AXI_araddr\[28\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M03_AXI_araddr\[28\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421414 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M03_AXI_araddr\[29\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M03_AXI_araddr\[29\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421414 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M03_AXI_araddr\[30\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M03_AXI_araddr\[30\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421414 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M03_AXI_araddr\[31\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M03_AXI_araddr\[31\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421414 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M03_AXI_araddr_ID\[0\] Read_Addr_Channel_Dec.v(123) " "Inferred latch for \"M03_AXI_araddr_ID\[0\]\" at Read_Addr_Channel_Dec.v(123)" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421414 "|alu_master_system|AXI_Interconnect_Full:u_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller AXI_Interconnect_Full:u_interconnect\|Controller:Read_controller " "Elaborating entity \"Controller\" for hierarchy \"AXI_Interconnect_Full:u_interconnect\|Controller:Read_controller\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "Read_controller" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762836421420 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S0_busy Controller.v(70) " "Verilog HDL or VHDL warning at Controller.v(70): object \"S0_busy\" assigned a value but never read" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/read/Controller.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/read/Controller.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1762836421421 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S1_busy Controller.v(70) " "Verilog HDL or VHDL warning at Controller.v(70): object \"S1_busy\" assigned a value but never read" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/read/Controller.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/read/Controller.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1762836421421 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S2_busy Controller.v(70) " "Verilog HDL or VHDL warning at Controller.v(70): object \"S2_busy\" assigned a value but never read" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/read/Controller.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/read/Controller.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1762836421421 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S3_busy Controller.v(70) " "Verilog HDL or VHDL warning at Controller.v(70): object \"S3_busy\" assigned a value but never read" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/read/Controller.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/read/Controller.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1762836421421 "|serv_axi_system|AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Demux_1x4 AXI_Interconnect_Full:u_interconnect\|Demux_1x4:rready_demux_M0 " "Elaborating entity \"Demux_1x4\" for hierarchy \"AXI_Interconnect_Full:u_interconnect\|Demux_1x4:rready_demux_M0\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "rready_demux_M0" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 736 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762836421422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_4x1 AXI_Interconnect_Full:u_interconnect\|Mux_4x1:rvalid_mux_M0 " "Elaborating entity \"Mux_4x1\" for hierarchy \"AXI_Interconnect_Full:u_interconnect\|Mux_4x1:rvalid_mux_M0\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "rvalid_mux_M0" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762836421428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_4x1 AXI_Interconnect_Full:u_interconnect\|Mux_4x1:rdata_mux_M0 " "Elaborating entity \"Mux_4x1\" for hierarchy \"AXI_Interconnect_Full:u_interconnect\|Mux_4x1:rdata_mux_M0\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "rdata_mux_M0" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762836421430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_4x1 AXI_Interconnect_Full:u_interconnect\|Mux_4x1:rresp_mux_M0 " "Elaborating entity \"Mux_4x1\" for hierarchy \"AXI_Interconnect_Full:u_interconnect\|Mux_4x1:rresp_mux_M0\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "rresp_mux_M0" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 853 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762836421434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Simple_Memory_Slave Simple_Memory_Slave:u_slave0 " "Elaborating entity \"Simple_Memory_Slave\" for hierarchy \"Simple_Memory_Slave:u_slave0\"" {  } { { "../../src/wrapper/alu_master_system.v" "u_slave0" { Text "D:/AXI/src/wrapper/alu_master_system.v" 704 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762836421436 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_len Simple_Memory_Slave.v(78) " "Verilog HDL or VHDL warning at Simple_Memory_Slave.v(78): object \"write_len\" assigned a value but never read" {  } { { "../../Slave_Memory/Simple_Memory_Slave.v" "" { Text "D:/AXI/Slave_Memory/Simple_Memory_Slave.v" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1762836421438 "|alu_master_system|Simple_Memory_Slave:u_slave0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_len Simple_Memory_Slave.v(87) " "Verilog HDL or VHDL warning at Simple_Memory_Slave.v(87): object \"read_len\" assigned a value but never read" {  } { { "../../Slave_Memory/Simple_Memory_Slave.v" "" { Text "D:/AXI/Slave_Memory/Simple_Memory_Slave.v" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1762836421438 "|alu_master_system|Simple_Memory_Slave:u_slave0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_count Simple_Memory_Slave.v(91) " "Verilog HDL or VHDL warning at Simple_Memory_Slave.v(91): object \"read_count\" assigned a value but never read" {  } { { "../../Slave_Memory/Simple_Memory_Slave.v" "" { Text "D:/AXI/Slave_Memory/Simple_Memory_Slave.v" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1762836421438 "|alu_master_system|Simple_Memory_Slave:u_slave0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Simple_Memory_Slave.v(97) " "Verilog HDL assignment warning at Simple_Memory_Slave.v(97): truncated value with size 32 to match size of target (8)" {  } { { "../../Slave_Memory/Simple_Memory_Slave.v" "" { Text "D:/AXI/Slave_Memory/Simple_Memory_Slave.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1762836421438 "|alu_master_system|Simple_Memory_Slave:u_slave0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Simple_Memory_Slave.v(98) " "Verilog HDL assignment warning at Simple_Memory_Slave.v(98): truncated value with size 32 to match size of target (8)" {  } { { "../../Slave_Memory/Simple_Memory_Slave.v" "" { Text "D:/AXI/Slave_Memory/Simple_Memory_Slave.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1762836421438 "|alu_master_system|Simple_Memory_Slave:u_slave0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Simple_Memory_Slave.v(140) " "Verilog HDL assignment warning at Simple_Memory_Slave.v(140): truncated value with size 32 to match size of target (8)" {  } { { "../../Slave_Memory/Simple_Memory_Slave.v" "" { Text "D:/AXI/Slave_Memory/Simple_Memory_Slave.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1762836421439 "|alu_master_system|Simple_Memory_Slave:u_slave0"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "read_addr_received Simple_Memory_Slave.v(197) " "Can't resolve multiple constant drivers for net \"read_addr_received\" at Simple_Memory_Slave.v(197)" {  } { { "../../Slave_Memory/Simple_Memory_Slave.v" "" { Text "D:/AXI/Slave_Memory/Simple_Memory_Slave.v" 197 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1762836421457 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "Simple_Memory_Slave.v(175) " "Constant driver at Simple_Memory_Slave.v(175)" {  } { { "../../Slave_Memory/Simple_Memory_Slave.v" "" { Text "D:/AXI/Slave_Memory/Simple_Memory_Slave.v" 175 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Quartus II" 0 -1 1762836421457 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "Simple_Memory_Slave:u_slave0 " "Can't elaborate user hierarchy \"Simple_Memory_Slave:u_slave0\"" {  } { { "../../src/wrapper/alu_master_system.v" "u_slave0" { Text "D:/AXI/src/wrapper/alu_master_system.v" 704 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1762836421457 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/AXI/sim/quartus/output_files/AXI_PROJECT.map.smsg " "Generated suppressed messages file D:/AXI/sim/quartus/output_files/AXI_PROJECT.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1762836421535 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 75 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 75 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4607 " "Peak virtual memory: 4607 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1762836421614 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 11 11:47:01 2025 " "Processing ended: Tue Nov 11 11:47:01 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1762836421614 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1762836421614 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1762836421614 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1762836421614 ""}
