{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 0.768172,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 0.769517,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00182822,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0015106,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000491805,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0015106,
	"finish__design__instance__count__class:fill_cell": 1026,
	"finish__design__instance__area__class:fill_cell": 91.7957,
	"finish__design__instance__count__class:tap_cell": 110,
	"finish__design__instance__area__class:tap_cell": 3.2076,
	"finish__design__instance__count__class:tie_cell": 4,
	"finish__design__instance__area__class:tie_cell": 0.17496,
	"finish__design__instance__count__class:buffer": 58,
	"finish__design__instance__area__class:buffer": 8.10648,
	"finish__design__instance__count__class:clock_buffer": 22,
	"finish__design__instance__area__class:clock_buffer": 5.35086,
	"finish__design__instance__count__class:timing_repair_buffer": 286,
	"finish__design__instance__area__class:timing_repair_buffer": 25.0193,
	"finish__design__instance__count__class:inverter": 153,
	"finish__design__instance__area__class:inverter": 6.79428,
	"finish__design__instance__count__class:clock_inverter": 10,
	"finish__design__instance__area__class:clock_inverter": 2.37654,
	"finish__design__instance__count__class:sequential_cell": 145,
	"finish__design__instance__area__class:sequential_cell": 42.282,
	"finish__design__instance__count__class:multi_input_combinational_cell": 372,
	"finish__design__instance__area__class:multi_input_combinational_cell": 37.8205,
	"finish__design__instance__count": 2186,
	"finish__design__instance__area": 222.928,
	"finish__timing__setup__tns": 0,
	"finish__timing__hold__tns": 0,
	"finish__timing__setup__ws": 651.03,
	"finish__timing__hold__ws": 147.489,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.686441,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.793036,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000473403,
	"finish__power__switching__total": 0.0001524,
	"finish__power__leakage__total": 9.27039e-08,
	"finish__power__total": 0.000625896,
	"finish__design__io": 300,
	"finish__design__die__area": 364.734,
	"finish__design__core__area": 222.928,
	"finish__design__instance__count": 1160,
	"finish__design__instance__area": 131.133,
	"finish__design__instance__count__stdcell": 1160,
	"finish__design__instance__area__stdcell": 131.133,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.588228,
	"finish__design__instance__utilization__stdcell": 0.588228,
	"finish__design__rows": 55,
	"finish__design__rows:asap7sc7p5t": 55,
	"finish__design__sites": 15290,
	"finish__design__sites:asap7sc7p5t": 15290,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}