digraph "CFG for 'fraccompare' function" {
	label="CFG for 'fraccompare' function";

	Node0x29e0540 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b39670",label="{%3:\l  %4 = alloca i32, align 4\l  %5 = alloca i8*, align 8\l  %6 = alloca i8*, align 8\l  %7 = alloca i8, align 1\l  store i8* %0, i8** %5, align 8, !tbaa !802\l  call void @llvm.dbg.declare(metadata i8** %5, metadata !792, metadata\l... !DIExpression()), !dbg !806\l  store i8* %1, i8** %6, align 8, !tbaa !802\l  call void @llvm.dbg.declare(metadata i8** %6, metadata !793, metadata\l... !DIExpression()), !dbg !807\l  store i8 %2, i8* %7, align 1, !tbaa !808\l  call void @llvm.dbg.declare(metadata i8* %7, metadata !794, metadata\l... !DIExpression()), !dbg !809\l  %8 = load i8*, i8** %5, align 8, !dbg !810, !tbaa !802\l  %9 = load i8, i8* %8, align 1, !dbg !811, !tbaa !808\l  %10 = sext i8 %9 to i32, !dbg !811\l  %11 = load i8, i8* %7, align 1, !dbg !812, !tbaa !808\l  %12 = sext i8 %11 to i32, !dbg !812\l  %13 = icmp eq i32 %10, %12, !dbg !813\l  br i1 %13, label %14, label %75, !dbg !814\l|{<s0>T|<s1>F}}"];
	Node0x29e0540:s0 -> Node0x29af940;
	Node0x29e0540:s1 -> Node0x29e06d0;
	Node0x29af940 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f2cab570",label="{%14:\l14:                                               \l  %15 = load i8*, i8** %6, align 8, !dbg !815, !tbaa !802\l  %16 = load i8, i8* %15, align 1, !dbg !816, !tbaa !808\l  %17 = sext i8 %16 to i32, !dbg !816\l  %18 = load i8, i8* %7, align 1, !dbg !817, !tbaa !808\l  %19 = sext i8 %18 to i32, !dbg !817\l  %20 = icmp eq i32 %17, %19, !dbg !818\l  br i1 %20, label %21, label %75, !dbg !819\l|{<s0>T|<s1>F}}"];
	Node0x29af940:s0 -> Node0x29af990;
	Node0x29af940:s1 -> Node0x29e06d0;
	Node0x29af990 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%21:\l21:                                               \l  br label %22, !dbg !820\l}"];
	Node0x29af990 -> Node0x29af9e0;
	Node0x29af9e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e36c5570",label="{%22:\l22:                                               \l  %23 = load i8*, i8** %5, align 8, !dbg !822, !tbaa !802\l  %24 = getelementptr inbounds i8, i8* %23, i32 1, !dbg !822\l  store i8* %24, i8** %5, align 8, !dbg !822, !tbaa !802\l  %25 = load i8, i8* %24, align 1, !dbg !823, !tbaa !808\l  %26 = sext i8 %25 to i32, !dbg !823\l  %27 = load i8*, i8** %6, align 8, !dbg !824, !tbaa !802\l  %28 = getelementptr inbounds i8, i8* %27, i32 1, !dbg !824\l  store i8* %28, i8** %6, align 8, !dbg !824, !tbaa !802\l  %29 = load i8, i8* %28, align 1, !dbg !825, !tbaa !808\l  %30 = sext i8 %29 to i32, !dbg !825\l  %31 = icmp eq i32 %26, %30, !dbg !826\l  br i1 %31, label %32, label %40, !dbg !820\l|{<s0>T|<s1>F}}"];
	Node0x29af9e0:s0 -> Node0x29afa30;
	Node0x29af9e0:s1 -> Node0x29afb20;
	Node0x29afa30 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e5705870",label="{%32:\l32:                                               \l  %33 = load i8*, i8** %5, align 8, !dbg !827, !tbaa !802\l  %34 = load i8, i8* %33, align 1, !dbg !827, !tbaa !808\l  %35 = sext i8 %34 to i32, !dbg !827\l  %36 = sub i32 %35, 48, !dbg !827\l  %37 = icmp ule i32 %36, 9, !dbg !827\l  br i1 %37, label %39, label %38, !dbg !829\l|{<s0>T|<s1>F}}"];
	Node0x29afa30:s0 -> Node0x29afad0;
	Node0x29afa30:s1 -> Node0x29afa80;
	Node0x29afa80 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#cedaeb70",label="{%38:\l38:                                               \l  store i32 0, i32* %4, align 4, !dbg !830\l  br label %129, !dbg !830\l}"];
	Node0x29afa80 -> Node0x29e0b80;
	Node0x29afad0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e5705870",label="{%39:\l39:                                               \l  br label %22, !dbg !820, !llvm.loop !831\l}"];
	Node0x29afad0 -> Node0x29af9e0;
	Node0x29afb20 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#cedaeb70",label="{%40:\l40:                                               \l  %41 = load i8*, i8** %5, align 8, !dbg !835, !tbaa !802\l  %42 = load i8, i8* %41, align 1, !dbg !835, !tbaa !808\l  %43 = sext i8 %42 to i32, !dbg !835\l  %44 = sub i32 %43, 48, !dbg !835\l  %45 = icmp ule i32 %44, 9, !dbg !835\l  br i1 %45, label %46, label %60, !dbg !837\l|{<s0>T|<s1>F}}"];
	Node0x29afb20:s0 -> Node0x29afb70;
	Node0x29afb20:s1 -> Node0x29afc10;
	Node0x29afb70 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b5cdfa70",label="{%46:\l46:                                               \l  %47 = load i8*, i8** %6, align 8, !dbg !838, !tbaa !802\l  %48 = load i8, i8* %47, align 1, !dbg !838, !tbaa !808\l  %49 = sext i8 %48 to i32, !dbg !838\l  %50 = sub i32 %49, 48, !dbg !838\l  %51 = icmp ule i32 %50, 9, !dbg !838\l  br i1 %51, label %52, label %60, !dbg !839\l|{<s0>T|<s1>F}}"];
	Node0x29afb70:s0 -> Node0x29afbc0;
	Node0x29afb70:s1 -> Node0x29afc10;
	Node0x29afbc0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#96b7ff70",label="{%52:\l52:                                               \l  %53 = load i8*, i8** %5, align 8, !dbg !840, !tbaa !802\l  %54 = load i8, i8* %53, align 1, !dbg !841, !tbaa !808\l  %55 = sext i8 %54 to i32, !dbg !841\l  %56 = load i8*, i8** %6, align 8, !dbg !842, !tbaa !802\l  %57 = load i8, i8* %56, align 1, !dbg !843, !tbaa !808\l  %58 = sext i8 %57 to i32, !dbg !843\l  %59 = sub nsw i32 %55, %58, !dbg !844\l  store i32 %59, i32* %4, align 4, !dbg !845\l  br label %129, !dbg !845\l}"];
	Node0x29afbc0 -> Node0x29e0b80;
	Node0x29afc10 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c1d4f470",label="{%60:\l60:                                               \l  %61 = load i8*, i8** %5, align 8, !dbg !846, !tbaa !802\l  %62 = load i8, i8* %61, align 1, !dbg !846, !tbaa !808\l  %63 = sext i8 %62 to i32, !dbg !846\l  %64 = sub i32 %63, 48, !dbg !846\l  %65 = icmp ule i32 %64, 9, !dbg !846\l  br i1 %65, label %66, label %67, !dbg !848\l|{<s0>T|<s1>F}}"];
	Node0x29afc10:s0 -> Node0x29e0590;
	Node0x29afc10:s1 -> Node0x29e05e0;
	Node0x29e0590 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#a7c5fe70",label="{%66:\l66:                                               \l  br label %84, !dbg !849\l}"];
	Node0x29e0590 -> Node0x29e0770;
	Node0x29e05e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#a7c5fe70",label="{%67:\l67:                                               \l  %68 = load i8*, i8** %6, align 8, !dbg !850, !tbaa !802\l  %69 = load i8, i8* %68, align 1, !dbg !850, !tbaa !808\l  %70 = sext i8 %69 to i32, !dbg !850\l  %71 = sub i32 %70, 48, !dbg !850\l  %72 = icmp ule i32 %71, 9, !dbg !850\l  br i1 %72, label %73, label %74, !dbg !852\l|{<s0>T|<s1>F}}"];
	Node0x29e05e0:s0 -> Node0x29e0630;
	Node0x29e05e0:s1 -> Node0x29e0680;
	Node0x29e0630 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#88abfd70",label="{%73:\l73:                                               \l  br label %109, !dbg !853\l}"];
	Node0x29e0630 -> Node0x29e0950;
	Node0x29e0680 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#88abfd70",label="{%74:\l74:                                               \l  store i32 0, i32* %4, align 4, !dbg !854\l  br label %129, !dbg !854\l}"];
	Node0x29e0680 -> Node0x29e0b80;
	Node0x29e06d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7bca170",label="{%75:\l75:                                               \l  %76 = load i8*, i8** %5, align 8, !dbg !855, !tbaa !802\l  %77 = getelementptr inbounds i8, i8* %76, i32 1, !dbg !855\l  store i8* %77, i8** %5, align 8, !dbg !855, !tbaa !802\l  %78 = load i8, i8* %76, align 1, !dbg !856, !tbaa !808\l  %79 = sext i8 %78 to i32, !dbg !856\l  %80 = load i8, i8* %7, align 1, !dbg !857, !tbaa !808\l  %81 = sext i8 %80 to i32, !dbg !857\l  %82 = icmp eq i32 %79, %81, !dbg !858\l  br i1 %82, label %83, label %100, !dbg !859\l|{<s0>T|<s1>F}}"];
	Node0x29e06d0:s0 -> Node0x29e0720;
	Node0x29e06d0:s1 -> Node0x29e08b0;
	Node0x29e0720 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#eed0c070",label="{%83:\l83:                                               \l  br label %84, !dbg !860\l}"];
	Node0x29e0720 -> Node0x29e0770;
	Node0x29e0770 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#efcebd70",label="{%84:\l84:                                               \l  call void @llvm.dbg.label(metadata !795), !dbg !861\l  br label %85, !dbg !862\l}"];
	Node0x29e0770 -> Node0x29e07c0;
	Node0x29e07c0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%85:\l85:                                               \l  %86 = load i8*, i8** %5, align 8, !dbg !863, !tbaa !802\l  %87 = load i8, i8* %86, align 1, !dbg !864, !tbaa !808\l  %88 = sext i8 %87 to i32, !dbg !864\l  %89 = icmp eq i32 %88, 48, !dbg !865\l  br i1 %89, label %90, label %93, !dbg !862\l|{<s0>T|<s1>F}}"];
	Node0x29e07c0:s0 -> Node0x29e0810;
	Node0x29e07c0:s1 -> Node0x29e0860;
	Node0x29e0810 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%90:\l90:                                               \l  %91 = load i8*, i8** %5, align 8, !dbg !866, !tbaa !802\l  %92 = getelementptr inbounds i8, i8* %91, i32 1, !dbg !866\l  store i8* %92, i8** %5, align 8, !dbg !866, !tbaa !802\l  br label %85, !dbg !862, !llvm.loop !867\l}"];
	Node0x29e0810 -> Node0x29e07c0;
	Node0x29e0860 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#efcebd70",label="{%93:\l93:                                               \l  %94 = load i8*, i8** %5, align 8, !dbg !868, !tbaa !802\l  %95 = load i8, i8* %94, align 1, !dbg !868, !tbaa !808\l  %96 = sext i8 %95 to i32, !dbg !868\l  %97 = sub i32 %96, 48, !dbg !868\l  %98 = icmp ule i32 %97, 9, !dbg !868\l  %99 = zext i1 %98 to i32, !dbg !868\l  store i32 %99, i32* %4, align 4, !dbg !869\l  br label %129, !dbg !869\l}"];
	Node0x29e0860 -> Node0x29e0b80;
	Node0x29e08b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#eed0c070",label="{%100:\l100:                                              \l  %101 = load i8*, i8** %6, align 8, !dbg !870, !tbaa !802\l  %102 = getelementptr inbounds i8, i8* %101, i32 1, !dbg !870\l  store i8* %102, i8** %6, align 8, !dbg !870, !tbaa !802\l  %103 = load i8, i8* %101, align 1, !dbg !871, !tbaa !808\l  %104 = sext i8 %103 to i32, !dbg !871\l  %105 = load i8, i8* %7, align 1, !dbg !872, !tbaa !808\l  %106 = sext i8 %105 to i32, !dbg !872\l  %107 = icmp eq i32 %104, %106, !dbg !873\l  br i1 %107, label %108, label %126, !dbg !874\l|{<s0>T|<s1>F}}"];
	Node0x29e08b0:s0 -> Node0x29e0900;
	Node0x29e08b0:s1 -> Node0x29e0a90;
	Node0x29e0900 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dbdcde70",label="{%108:\l108:                                              \l  br label %109, !dbg !875\l}"];
	Node0x29e0900 -> Node0x29e0950;
	Node0x29e0950 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%109:\l109:                                              \l  call void @llvm.dbg.label(metadata !799), !dbg !876\l  br label %110, !dbg !877\l}"];
	Node0x29e0950 -> Node0x29e09a0;
	Node0x29e09a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d24b4070",label="{%110:\l110:                                              \l  %111 = load i8*, i8** %6, align 8, !dbg !878, !tbaa !802\l  %112 = load i8, i8* %111, align 1, !dbg !879, !tbaa !808\l  %113 = sext i8 %112 to i32, !dbg !879\l  %114 = icmp eq i32 %113, 48, !dbg !880\l  br i1 %114, label %115, label %118, !dbg !877\l|{<s0>T|<s1>F}}"];
	Node0x29e09a0:s0 -> Node0x29e09f0;
	Node0x29e09a0:s1 -> Node0x29e0a40;
	Node0x29e09f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d6524470",label="{%115:\l115:                                              \l  %116 = load i8*, i8** %6, align 8, !dbg !881, !tbaa !802\l  %117 = getelementptr inbounds i8, i8* %116, i32 1, !dbg !881\l  store i8* %117, i8** %6, align 8, !dbg !881, !tbaa !802\l  br label %110, !dbg !877, !llvm.loop !882\l}"];
	Node0x29e09f0 -> Node0x29e09a0;
	Node0x29e0a40 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%118:\l118:                                              \l  %119 = load i8*, i8** %6, align 8, !dbg !883, !tbaa !802\l  %120 = load i8, i8* %119, align 1, !dbg !883, !tbaa !808\l  %121 = sext i8 %120 to i32, !dbg !883\l  %122 = sub i32 %121, 48, !dbg !883\l  %123 = icmp ule i32 %122, 9, !dbg !883\l  %124 = zext i1 %123 to i32, !dbg !883\l  %125 = sub nsw i32 0, %124, !dbg !884\l  store i32 %125, i32* %4, align 4, !dbg !885\l  br label %129, !dbg !885\l}"];
	Node0x29e0a40 -> Node0x29e0b80;
	Node0x29e0a90 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dbdcde70",label="{%126:\l126:                                              \l  br label %127\l}"];
	Node0x29e0a90 -> Node0x29e0ae0;
	Node0x29e0ae0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dbdcde70",label="{%127:\l127:                                              \l  br label %128\l}"];
	Node0x29e0ae0 -> Node0x29e0b30;
	Node0x29e0b30 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dbdcde70",label="{%128:\l128:                                              \l  store i32 0, i32* %4, align 4, !dbg !886\l  br label %129, !dbg !886\l}"];
	Node0x29e0b30 -> Node0x29e0b80;
	Node0x29e0b80 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b39670",label="{%129:\l129:                                              \l  %130 = load i32, i32* %4, align 4, !dbg !887\l  ret i32 %130, !dbg !887\l}"];
}
