INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jamen/Dropbox/JAIRO MENA/Working/UBA/CSE/Trabajo Final de Carrera/pruebas_unitarias_TFC/hdmi/hdmi.srcs/sources_1/ip/clock_manager/clock_manager_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_manager_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jamen/Dropbox/JAIRO MENA/Working/UBA/CSE/Trabajo Final de Carrera/pruebas_unitarias_TFC/hdmi/hdmi.srcs/sources_1/ip/clock_manager/clock_manager.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_manager
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jamen/Dropbox/JAIRO MENA/Working/UBA/CSE/Trabajo Final de Carrera/pruebas_unitarias_TFC/hdmi/hdmi.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jamen/Dropbox/JAIRO MENA/Working/UBA/CSE/Trabajo Final de Carrera/pruebas_unitarias_TFC/hdmi/hdmi.srcs/sources_1/new/dvi.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dvi'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jamen/Dropbox/JAIRO MENA/Working/UBA/CSE/Trabajo Final de Carrera/pruebas_unitarias_TFC/hdmi/hdmi.srcs/sources_1/new/hdmi.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'hdmi'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jamen/Dropbox/JAIRO MENA/Working/UBA/CSE/Trabajo Final de Carrera/pruebas_unitarias_TFC/hdmi/hdmi.srcs/sources_1/new/ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jamen/Dropbox/JAIRO MENA/Working/UBA/CSE/Trabajo Final de Carrera/pruebas_unitarias_TFC/hdmi/hdmi.srcs/sources_1/new/timing.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'timing_memory'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jamen/Dropbox/JAIRO MENA/Working/UBA/CSE/Trabajo Final de Carrera/pruebas_unitarias_TFC/hdmi/hdmi.srcs/sources_1/new/tmds.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tmds'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jamen/Dropbox/JAIRO MENA/Working/UBA/CSE/Trabajo Final de Carrera/pruebas_unitarias_TFC/hdmi/hdmi.srcs/sources_1/new/main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main'
