
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'drauch' on host 'kamek.ece.utexas.edu' (Linux_x86_64 version 3.10.0-1160.6.1.el7.x86_64) on Fri Apr 16 18:02:19 CDT 2021
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r8_o1'
Sourcing Tcl script 'tdf5.tcl'
INFO: [HLS 200-1510] Running: open_project -reset tdf5_prj 
INFO: [HLS 200-10] Creating and opening project '/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r8_o1/tdf5_prj'.
INFO: [HLS 200-1510] Running: add_files -cflags -I .. -I /home/ecelrc/students/drauch/research/scale-cnn/common -D FAST_COMPILE=0 /home/ecelrc/students/drauch/research/scale-cnn/common/global_defines.h tdf5.cpp 
INFO: [HLS 200-10] Adding design file '/home/ecelrc/students/drauch/research/scale-cnn/common/global_defines.h' to the project
INFO: [HLS 200-10] Adding design file 'tdf5.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb -cflags -I .. -I /home/ecelrc/students/drauch/research/scale-cnn/common/test -I /home/ecelrc/students/drauch/research/scale-cnn/common /home/ecelrc/students/drauch/research/scale-cnn/common/test/tb_utils.cpp ../test/golden.cpp ../test/tb_tdf5.cpp 
INFO: [HLS 200-10] Adding test bench file '/home/ecelrc/students/drauch/research/scale-cnn/common/test/tb_utils.cpp' to the project
INFO: [HLS 200-10] Adding test bench file '../test/golden.cpp' to the project
INFO: [HLS 200-10] Adding test bench file '../test/tb_tdf5.cpp' to the project
INFO: [HLS 200-1510] Running: set_top tdf5_top 
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Creating and opening solution '/home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r8_o1/tdf5_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
WARNING: [HLS 200-40] No /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf5/r8_o1/tdf5_prj/solution1/solution1.aps file found.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xcvu3p-ffvc1517-3-e 
INFO: [HLS 200-10] Setting target device to 'xcvu3p-ffvc1517-3-e'
INFO: [HLS 200-1510] Running: create_clock -period 3 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_s2p -impl uram tdf5_top in_data 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_s2p -impl uram tdf5_top out_data 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_2p -impl bram tdf5_top filter_data 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_2p -impl bram tdf5_top adjustments 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 8 tdf5_top in_data -dim 3 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 8 tdf5_top filter_data -dim 4 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 tdf5_top out_data -dim 3 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 tdf5_top adjustments -dim 2 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 8 -dim 3 tdf5 ifmap_vec 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 8 -dim 4 tdf5 weight_vecs 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 8 -dim 2 tdf5 products 
INFO: [HLS 200-1510] Running: set_directive_pipeline tdf5_readInputs/IL6 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 8 tdf5_readInputs/IL6 
INFO: [HLS 200-1510] Running: set_directive_pipeline tdf5_readFilters/FL6 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 8 tdf5_readFilters/FL6 
INFO: [HLS 200-1510] Running: set_directive_pipeline tdf5_dot_product/DP_OUTER_3 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 8 tdf5_dot_product/DP_OUTER_3 
INFO: [HLS 200-1510] Running: set_directive_dataflow tdf5/TOP_LOOP 
INFO: [HLS 200-1510] Running: config_op hadd -impl fulldsp -latency 7 
INFO: [HLS 200-1445] Configure operator 'hadd' with implementation style 'fulldsp'.
INFO: [HLS 200-1446] Configure operator 'hadd' with latency 7.
INFO: [HLS 200-1510] Running: config_op hmul -impl maxdsp -latency 4 
INFO: [HLS 200-1445] Configure operator 'hmul' with implementation style 'maxdsp'.
INFO: [HLS 200-1446] Configure operator 'hmul' with latency 4.
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../../../../../../common/test/tb_utils.cpp in debug mode
   Compiling ../../../../../test/golden.cpp in debug mode
   Compiling ../../../../../test/tb_tdf5.cpp in debug mode
   Compiling ../../../../tdf5.cpp in debug mode
   Generating csim.exe
In file included from /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/include/hls_hotbm_apfixed.h:45:0,
                 from /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/include/hls_math.h:1065,
                 from ../../../../tdf5_conv_stages.h:8,
                 from ../../../../tdf5.cpp:6:
/usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/include/utils/x_hls_utils.h:243:40: warning: ‘hls_preserve’ attribute directive ignored [-Wattributes]
 __attribute__((hls_preserve)) T reg(T d)
                                        ^
Beginning functional validation.
Generating random inputs.
Running synthesized function...
Running golden comparison function...
Comparing expected vs. actual values.
0 out of 100352 points exceeded low error threshold.
55655 out of 100352 points equaled their exact expected values.
Validation successful.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 106.39 seconds. CPU system time: 3.95 seconds. Elapsed time: 305.58 seconds; current allocated memory: 239.923 MB.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode off 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.29 seconds; current allocated memory: 240.131 MB.
INFO: [HLS 200-10] Analyzing design file 'tdf5.cpp' ... 
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:117:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:118:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:119:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:120:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:121:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:151:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:152:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:153:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:154:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:155:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:156:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:157:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:158:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:159:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:160:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:210:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:211:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:212:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:239:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:240:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:241:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:242:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:243:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:244:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:280:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:281:9
WARNING: [HLS 207-5301] unused parameter 'k': ./tdf5_conv_stages.h:76:37
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 41.99 seconds. CPU system time: 2.89 seconds. Elapsed time: 127.43 seconds; current allocated memory: 243.504 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'tdf5_adjust_value(decimal16, decimal16, decimal16, decimal16)' into 'tdf5_adjust(decimal16*, decimal16*, decimal16 (*) [4], unsigned short)' (./tdf5_conv_stages.h:223:20)
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (tdf5.cpp:314:9)
INFO: [HLS 214-188] Unrolling loop 'IL6' (./tdf5_conv_stages.h:25:15) in function 'tdf5_readInputs' partially with a factor of 8 (./tdf5_conv_stages.h:25:15)
INFO: [HLS 214-188] Unrolling loop 'FL6' (./tdf5_conv_stages.h:49:15) in function 'tdf5_readFilters' partially with a factor of 8 (./tdf5_conv_stages.h:49:15)
INFO: [HLS 214-186] Unrolling loop 'FL7' (./tdf5_conv_stages.h:50:18) in function 'tdf5_readFilters' completely with a factor of 1 (./tdf5_conv_stages.h:50:18)
INFO: [HLS 214-186] Unrolling loop 'FL7' (./tdf5_conv_stages.h:50:18) in function 'tdf5_readFilters' completely with a factor of 1 (./tdf5_conv_stages.h:50:18)
INFO: [HLS 214-186] Unrolling loop 'FL7' (./tdf5_conv_stages.h:50:18) in function 'tdf5_readFilters' completely with a factor of 1 (./tdf5_conv_stages.h:50:18)
INFO: [HLS 214-186] Unrolling loop 'FL7' (./tdf5_conv_stages.h:50:18) in function 'tdf5_readFilters' completely with a factor of 1 (./tdf5_conv_stages.h:50:18)
INFO: [HLS 214-186] Unrolling loop 'FL7' (./tdf5_conv_stages.h:50:18) in function 'tdf5_readFilters' completely with a factor of 1 (./tdf5_conv_stages.h:50:18)
INFO: [HLS 214-186] Unrolling loop 'FL7' (./tdf5_conv_stages.h:50:18) in function 'tdf5_readFilters' completely with a factor of 1 (./tdf5_conv_stages.h:50:18)
INFO: [HLS 214-186] Unrolling loop 'FL7' (./tdf5_conv_stages.h:50:18) in function 'tdf5_readFilters' completely with a factor of 1 (./tdf5_conv_stages.h:50:18)
INFO: [HLS 214-186] Unrolling loop 'FL7' (./tdf5_conv_stages.h:50:18) in function 'tdf5_readFilters' completely with a factor of 1 (./tdf5_conv_stages.h:50:18)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_90_2' (./tdf5_conv_stages.h:90:27) in function 'tdf5_writeOutputs_unaligned' completely with a factor of 4 (./tdf5_conv_stages.h:90:27)
INFO: [HLS 214-188] Unrolling loop 'DP_OUTER_3' (./tdf5_conv_stages.h:149:22) in function 'tdf5_dot_product' partially with a factor of 8 (./tdf5_conv_stages.h:149:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_21_1' (tdf5.cpp:21:19) in function 'tdf5_poolOutputs' completely with a factor of 1 (tdf5.cpp:21:19)
INFO: [HLS 214-178] Inlining function 'fp_struct<decimal16>::fp_struct(decimal16)' into 'int generic_signbit<decimal16>(decimal16)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_signbit.h:11:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<decimal16>::__signbit() const' into 'int generic_signbit<decimal16>(decimal16)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_signbit.h:11:0)
INFO: [HLS 214-178] Inlining function 'int generic_signbit<decimal16>(decimal16)' into 'hls::signbit(decimal16)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/signbithalf.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'hls::signbit(decimal16)' into 'tdf5_adjust(decimal16*, decimal16*, decimal16 (*) [4], unsigned short)' (./tdf5_conv_stages.h:212:0)
WARNING: [HLS 214-167] The program may have out of bound array access (./tdf5_conv_stages.h:94:37)
WARNING: [HLS 214-167] The program may have out of bound array access (./tdf5_conv_stages.h:94:37)
WARNING: [HLS 214-167] The program may have out of bound array access (./tdf5_conv_stages.h:94:37)
WARNING: [HLS 214-167] The program may have out of bound array access (./tdf5_conv_stages.h:94:37)
WARNING: [HLS 214-167] The program may have out of bound array access (tdf5.cpp:23:42)
WARNING: [HLS 214-167] The program may have out of bound array access (tdf5.cpp:24:19)
INFO: [HLS 214-248] cyclic reshaped array 'out_data' on dimension 3 with 4 (tdf5.cpp:313:137)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 11 seconds. CPU system time: 1.09 seconds. Elapsed time: 32.83 seconds; current allocated memory: 246.361 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 246.362 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'ADJUST_LOOP' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_signbit.h:12) in function 'tdf5_adjust(decimal16*, decimal16*, decimal16 (*) [4], unsigned short)': changing partial unrolling into complete unrolling since the unrolling factor (=1) is no less than the loop trip count (=1).
INFO: [HLS 200-489] Unrolling loop 'ADJUST_LOOP' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_signbit.h:12) in function 'tdf5_adjust(decimal16*, decimal16*, decimal16 (*) [4], unsigned short)' completely with a factor of 1.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.56 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.41 seconds; current allocated memory: 267.843 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.75 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.71 seconds; current allocated memory: 289.403 MB.
INFO: [XFORM 203-502] Unrolling small iteration loop 'VITIS_LOOP_85_1' (./tdf5_conv_stages.h:85) in function 'tdf5_writeOutputs_unaligned' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'IL_LOOP' (tdf5.cpp:124) in function 'tdf5_accum_3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'IL_LOOP' (tdf5.cpp:88) in function 'tdf5_accum_2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DP_OUTER_3' (./tdf5_conv_stages.h:149) in function 'tdf5_dot_product' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'IL_LOOP' (tdf5.cpp:44) in function 'tdf5_accum_1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_85_1' (./tdf5_conv_stages.h:85) in function 'tdf5_writeOutputs_unaligned' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'WRPC_LOOP' (tdf5.cpp:132) in function 'tdf5_accum_3' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'WRPC_LOOP' (tdf5.cpp:96) in function 'tdf5_accum_2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'DP_INNER' (./tdf5_conv_stages.h:152) in function 'tdf5_dot_product' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'WRPC_LOOP' (tdf5.cpp:52) in function 'tdf5_accum_1' completely with a factor of 16.
INFO: [XFORM 203-131] Reshaping array 'in_data' (tdf5.cpp:314) in dimension 3 with a cyclic factor of 8.
INFO: [XFORM 203-131] Reshaping array 'filter_data' (tdf5.cpp:315) in dimension 4 with a cyclic factor of 8.
INFO: [XFORM 203-131] Reshaping array 'adjustments' (tdf5.cpp:316) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'ifmap_vec' (tdf5.cpp:264) in dimension 3 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'weight_vecs' (tdf5.cpp:265) in dimension 4 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'products' (tdf5.cpp:266) in dimension 2 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'sums' (tdf5.cpp:267) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outputs' (tdf5.cpp:268) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_indices' (tdf5.cpp:271) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_indices' (tdf5.cpp:272) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accum1_out_0' (tdf5.cpp:294) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'accum2_out_0' (tdf5.cpp:297) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'accum3_out_0' (tdf5.cpp:300) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outputRow'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'max_vals'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vals' (tdf5.cpp:128) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vals' (tdf5.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vals' (tdf5.cpp:48) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.0' (tdf5.cpp:265) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.1' (tdf5.cpp:265) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.2' (tdf5.cpp:265) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.3' (tdf5.cpp:265) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.4' (tdf5.cpp:265) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.5' (tdf5.cpp:265) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.6' (tdf5.cpp:265) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_vecs.7' (tdf5.cpp:265) in dimension 1 automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop TOP_LOOP (tdf5.cpp:261)  of function 'tdf5'.
INFO: [HLS 200-988] Store statement on variable  'sums[0]41' (tdf5.cpp:267) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP' (tdf5.cpp:261:7)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_TOP_LOOP' (tdf5.cpp:261:7), detected/extracted 11 process function(s): 
	 'tdf5_get_next_ijk'
	 'tdf5_readInputs'
	 'tdf5_readFilters'
	 'tdf5_dot_product'
	 'tdf5_accum_1'
	 'tdf5_accum_2'
	 'tdf5_accum_3'
	 'tdf5_accum_4'
	 'Block_entry_proc_proc'
	 'tdf5_adjust'
	 'tdf5_poolOutputs'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tdf5_get_next_ijk'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (tdf5.cpp:124:13) to (tdf5.cpp:140:28) in function 'tdf5_accum_3'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (tdf5.cpp:88:13) in function 'tdf5_accum_2'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.84 seconds. CPU system time: 0.08 seconds. Elapsed time: 7.25 seconds; current allocated memory: 333.969 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'IL5' (./tdf5_conv_stages.h:20:21) in function 'tdf5_readInputs'.
INFO: [XFORM 203-541] Flattening a loop nest 'IL4' (./tdf5_conv_stages.h:19:18) in function 'tdf5_readInputs'.
INFO: [XFORM 203-541] Flattening a loop nest 'FL5' (./tdf5_conv_stages.h:48:26) in function 'tdf5_readFilters'.
INFO: [XFORM 203-541] Flattening a loop nest 'FL4' (./tdf5_conv_stages.h:47:23) in function 'tdf5_readFilters'.
INFO: [XFORM 203-541] Flattening a loop nest 'DP_OUTER_2' (./tdf5_conv_stages.h:148:33) in function 'tdf5_dot_product'.
INFO: [XFORM 203-541] Flattening a loop nest 'DP_OUTER_1' (./tdf5_conv_stages.h:147:28) in function 'tdf5_dot_product'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[5]' (./tdf5_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[2]' (./tdf5_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[0]' (./tdf5_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[1]' (./tdf5_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[3]' (./tdf5_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[6]' (./tdf5_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[7]' (./tdf5_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[4]' (./tdf5_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[5]' (./tdf5_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[2]' (./tdf5_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[0]' (./tdf5_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[1]' (./tdf5_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[3]' (./tdf5_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[6]' (./tdf5_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[7]' (./tdf5_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[4]' (./tdf5_conv_stages.h:139).
INFO: [HLS 200-472] Inferring partial write operation for 'filter_data' (tdf5.cpp:319:28)
INFO: [HLS 200-472] Inferring partial write operation for 'adjustments' (tdf5.cpp:320:22)
INFO: [HLS 200-472] Inferring partial write operation for 'ifmap_vec[0]' (./tdf5_conv_stages.h:33:35)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_vecs[0][0]' (./tdf5_conv_stages.h:55:43)
INFO: [HLS 200-472] Inferring partial write operation for 'products[0]' (./tdf5_conv_stages.h:153:32)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[0]' (tdf5.cpp:107:28)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[1]' (tdf5.cpp:108:28)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[0]' (tdf5.cpp:69:28)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[1]' (tdf5.cpp:70:28)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[2]' (tdf5.cpp:71:28)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out[3]' (tdf5.cpp:72:28)
INTERNAL-INFO: never seen llvm instruction 'hsub'(535)
WARNING: [HLS 200-1449] Process tdf5_readInputs6 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.55 seconds. CPU system time: 0.15 seconds. Elapsed time: 11.58 seconds; current allocated memory: 469.750 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'tdf5_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf5_get_next_ijk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.11 seconds; current allocated memory: 470.384 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.8 seconds; current allocated memory: 470.718 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf5_readInputs6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'IL4_IL5_IL6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'IL4_IL5_IL6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.02 seconds; current allocated memory: 471.220 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 471.874 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf5_readFilters5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FL4_FL5_FL6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'FL4_FL5_FL6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.74 seconds; current allocated memory: 472.189 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 472.591 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf5_dot_product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DP_OUTER_1_DP_OUTER_2_DP_OUTER_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'DP_OUTER_1_DP_OUTER_2_DP_OUTER_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.27 seconds; current allocated memory: 473.131 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 473.874 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf5_accum_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'IL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'IL_LOOP'
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf5_accum_1' consists of the following:	'hadd' operation ('sum0', tdf5.cpp:57) [59]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.3 seconds; current allocated memory: 474.231 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.24 seconds; current allocated memory: 474.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf5_accum_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'IL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'IL_LOOP'
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf5_accum_2' consists of the following:	'hadd' operation ('sum0', tdf5.cpp:101) [56]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.15 seconds; current allocated memory: 475.071 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 475.498 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf5_accum_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'IL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'IL_LOOP'
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf5_accum_3' consists of the following:	'hadd' operation ('sum0', tdf5.cpp:137) [40]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.13 seconds; current allocated memory: 475.736 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 476.106 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf5_accum_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf5_accum_4' consists of the following:	wire read on port 'accum_in_2_read' (tdf5.cpp:152) [5]  (0 ns)
	'hadd' operation ('sum0', tdf5.cpp:153) [8]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.29 seconds; current allocated memory: 476.179 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 476.300 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 476.330 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 476.364 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf5_adjust' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'tdf5_adjust' consists of the following:	'hadd' operation ('add_i_i_i', ./tdf5_conv_stages.h:187) [20]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 476.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 476.657 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf5_writeOutputs_unaligned' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.77 seconds; current allocated memory: 476.821 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 477.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf5_poolOutputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 477.110 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 477.261 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_TOP_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (2.236ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'dataflow_in_loop_TOP_LOOP' consists of the following:	'call' operation ('_ln303', tdf5.cpp:303) to 'tdf5_accum_4' [90]  (2.24 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 477.482 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.91 seconds. CPU system time: 0.01 seconds. Elapsed time: 13.28 seconds; current allocated memory: 477.877 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.53 seconds; current allocated memory: 477.978 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.4 seconds; current allocated memory: 478.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf5_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.66 seconds; current allocated memory: 478.185 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'filter_data' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'adjustments' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.89 seconds; current allocated memory: 478.337 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf5_get_next_ijk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'i_p' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'j_p' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'i' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'j' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'k' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'i_out' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'j_out' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf5_get_next_ijk'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.89 seconds. CPU system time: 0.04 seconds. Elapsed time: 4.8 seconds; current allocated memory: 478.822 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf5_readInputs6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf5_readInputs6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.95 seconds. CPU system time: 0.11 seconds. Elapsed time: 2.42 seconds; current allocated memory: 481.189 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf5_readFilters5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf5_readFilters5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.68 seconds. CPU system time: 0.25 seconds. Elapsed time: 5.39 seconds; current allocated memory: 484.334 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf5_dot_product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_5_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf5_dot_product'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.14 seconds. Elapsed time: 3.21 seconds; current allocated memory: 486.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf5_accum_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf5_accum_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.45 seconds. CPU system time: 0.24 seconds. Elapsed time: 7.79 seconds; current allocated memory: 490.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf5_accum_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf5_accum_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.94 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.21 seconds; current allocated memory: 492.683 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf5_accum_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_1_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf5_accum_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.1 seconds. Elapsed time: 1.72 seconds; current allocated memory: 494.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf5_accum_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf5_accum_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.41 seconds; current allocated memory: 495.954 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.3 seconds; current allocated memory: 496.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf5_adjust' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf5_adjust'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.23 seconds; current allocated memory: 496.800 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf5_writeOutputs_unaligned' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'outputCount' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'outputChanIdx' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'outputRow_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'outputRow_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'outputRow_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'outputRow_3' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf5_writeOutputs_unaligned'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.13 seconds; current allocated memory: 497.483 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf5_poolOutputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'max_vals_0' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf5_poolOutputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.44 seconds; current allocated memory: 498.560 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_TOP_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_TOP_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.69 seconds; current allocated memory: 503.282 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.17 seconds. CPU system time: 0.07 seconds. Elapsed time: 7.68 seconds; current allocated memory: 505.444 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf5_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'tdf5_top/dummy_val' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tdf5_top/out_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'tdf5_top' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf5_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.91 seconds. CPU system time: 0.05 seconds. Elapsed time: 5.81 seconds; current allocated memory: 506.140 MB.
INFO: [HLS 200-741] Implementing PIPO tdf5_top_dataflow_in_loop_TOP_LOOP_ifmap_vec_0_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'tdf5_top_dataflow_in_loop_TOP_LOOP_ifmap_vec_0_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO tdf5_top_dataflow_in_loop_TOP_LOOP_products_0_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'tdf5_top_dataflow_in_loop_TOP_LOOP_products_0_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO tdf5_top_dataflow_in_loop_TOP_LOOP_accum1_out_0_0_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'tdf5_top_dataflow_in_loop_TOP_LOOP_accum1_out_0_0_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO tdf5_top_dataflow_in_loop_TOP_LOOP_accum2_out_0_0_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'tdf5_top_dataflow_in_loop_TOP_LOOP_accum2_out_0_0_memcore_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_indices_23_c_U(tdf5_top_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'input_indices_23_c1_U(tdf5_top_fifo_w7_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_indices_04_c_U(tdf5_top_fifo_w5_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_indices_15_c_U(tdf5_top_fifo_w10_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'resetMaximum6_c_U(tdf5_top_fifo_w1_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'storeOutput7_c_U(tdf5_top_fifo_w1_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'input_indices_0_U(tdf5_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'input_indices_1_U(tdf5_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum3_out_0_0_U(tdf5_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum3_out_0_1_U(tdf5_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'accum3_out_0_2_U(tdf5_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_channel_U(tdf5_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_0_U(tdf5_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_0_U(tdf5_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_tdf5_readFilters5_U0_U(tdf5_top_start_for_tdf5_readFilters5_U0)' using Shift Registers.
WARNING: [RTMG 210-274] Memory 'tdf5_top_in_data' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'tdf5_top_in_data_rom' using ultra ROMs.
INFO: [RTMG 210-278] Implementing memory 'tdf5_top_filter_data_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'tdf5_top_adjustments_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO tdf5_top_dataflow_in_loop_TOP_LOOP_ifmap_vec_0_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO tdf5_top_dataflow_in_loop_TOP_LOOP_products_0_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO tdf5_top_dataflow_in_loop_TOP_LOOP_accum1_out_0_0_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO tdf5_top_dataflow_in_loop_TOP_LOOP_accum2_out_0_0_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO tdf5_top_dataflow_in_loop_TOP_LOOP_ifmap_vec_0_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO tdf5_top_dataflow_in_loop_TOP_LOOP_products_0_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO tdf5_top_dataflow_in_loop_TOP_LOOP_accum1_out_0_0_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO tdf5_top_dataflow_in_loop_TOP_LOOP_accum2_out_0_0_memcore using a separate memory for each block
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 7.89 seconds. CPU system time: 2.86 seconds. Elapsed time: 30.29 seconds; current allocated memory: 514.549 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for tdf5_top.
INFO: [VLOG 209-307] Generating Verilog RTL for tdf5_top.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 447.23 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 99.96 seconds. CPU system time: 9.06 seconds. Elapsed time: 305.68 seconds; current allocated memory: 516.525 MB.
INFO: [HLS 200-112] Total CPU user time: 216.14 seconds. Total CPU system time: 17.54 seconds. Total elapsed time: 652.46 seconds; peak allocated memory: 514.549 MB.
INFO: [Common 17-206] Exiting vitis_hls at Fri Apr 16 18:13:10 2021...
