Quartus II
Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition
48
4327
OFF
OFF
OFF
ON
ON
ON
FV_OFF
Level2
0
0
VRSM_ON
VHSM_ON
0
-- Start Library Paths --
-- End Library Paths --
-- Start VHDL Libraries --
-- End VHDL Libraries --
# entity
PLL
# storage
db|LHCF_LOGIC_MAIN.(1).cnf
db|LHCF_LOGIC_MAIN.(1).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
src|pll.vhd
5bddc3bbcaafb1ce528e7714cbc31c5
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# macro_sequence

# end
# entity
altpll
# storage
db|LHCF_LOGIC_MAIN.(2).cnf
db|LHCF_LOGIC_MAIN.(2).cnf
# case_insensitive
# source_file
altpll.tdf
1432cd46f66d9cd9c995c4e7995ff8
7
# user_parameter {
OPERATION_MODE
NORMAL
PARAMETER_UNKNOWN
USR
PLL_TYPE
AUTO
PARAMETER_UNKNOWN
USR
LPM_HINT
CBX_MODULE_PREFIX=PLL
PARAMETER_UNKNOWN
USR
QUALIFY_CONF_DONE
OFF
PARAMETER_UNKNOWN
DEF
COMPENSATE_CLOCK
CLK0
PARAMETER_UNKNOWN
USR
SCAN_CHAIN
LONG
PARAMETER_UNKNOWN
DEF
PRIMARY_CLOCK
INCLK0
PARAMETER_UNKNOWN
DEF
INCLK0_INPUT_FREQUENCY
25000
PARAMETER_SIGNED_DEC
USR
INCLK1_INPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
GATE_LOCK_SIGNAL
NO
PARAMETER_UNKNOWN
DEF
GATE_LOCK_COUNTER
0
PARAMETER_UNKNOWN
DEF
LOCK_HIGH
1
PARAMETER_UNKNOWN
DEF
LOCK_LOW
1
PARAMETER_UNKNOWN
DEF
VALID_LOCK_MULTIPLIER
1
PARAMETER_SIGNED_DEC
USR
INVALID_LOCK_MULTIPLIER
5
PARAMETER_SIGNED_DEC
USR
SWITCH_OVER_ON_LOSSCLK
OFF
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_ON_GATED_LOCK
OFF
PARAMETER_UNKNOWN
DEF
ENABLE_SWITCH_OVER_COUNTER
OFF
PARAMETER_UNKNOWN
DEF
SKIP_VCO
OFF
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_COUNTER
0
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
FEEDBACK_SOURCE
EXTCLK0
PARAMETER_UNKNOWN
DEF
BANDWIDTH
0
PARAMETER_UNKNOWN
DEF
BANDWIDTH_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
SPREAD_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
DOWN_SPREAD
0
PARAMETER_UNKNOWN
DEF
SELF_RESET_ON_GATED_LOSS_LOCK
OFF
PARAMETER_UNKNOWN
DEF
SELF_RESET_ON_LOSS_LOCK
OFF
PARAMETER_UNKNOWN
DEF
CLK9_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK8_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK7_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK6_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK5_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK4_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK3_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK2_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK1_MULTIPLY_BY
1
PARAMETER_SIGNED_DEC
USR
CLK0_MULTIPLY_BY
2
PARAMETER_SIGNED_DEC
USR
CLK9_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK8_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK7_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK6_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK5_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK4_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK3_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK2_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK1_DIVIDE_BY
1
PARAMETER_SIGNED_DEC
USR
CLK0_DIVIDE_BY
1
PARAMETER_SIGNED_DEC
USR
CLK9_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK8_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK7_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK6_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK5_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK4_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK3_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK2_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
USR
CLK0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
USR
CLK5_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK4_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK9_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK8_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK7_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK6_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK5_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK4_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK3_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK2_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK1_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK0_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK9_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK8_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK7_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK6_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK5_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK4_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK3_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK2_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK1_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK0_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK9_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK8_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK7_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK6_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK5_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK4_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK3_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK2_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK1_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK0_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
LOCK_WINDOW_UI
 0.05
PARAMETER_UNKNOWN
DEF
LOCK_WINDOW_UI_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
VCO_RANGE_DETECTOR_LOW_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
VCO_RANGE_DETECTOR_HIGH_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
DPA_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
DPA_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
DPA_DIVIDER
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK2_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK1_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK0_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK3_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK2_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK1_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK0_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK3_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK2_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK2_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK1_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK0_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
VCO_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
VCO_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
SCLKOUT0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
SCLKOUT1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
VCO_MIN
0
PARAMETER_UNKNOWN
DEF
VCO_MAX
0
PARAMETER_UNKNOWN
DEF
VCO_CENTER
0
PARAMETER_UNKNOWN
DEF
PFD_MIN
0
PARAMETER_UNKNOWN
DEF
PFD_MAX
0
PARAMETER_UNKNOWN
DEF
M_INITIAL
0
PARAMETER_UNKNOWN
DEF
M
0
PARAMETER_UNKNOWN
DEF
N
1
PARAMETER_UNKNOWN
DEF
M2
1
PARAMETER_UNKNOWN
DEF
N2
1
PARAMETER_UNKNOWN
DEF
SS
1
PARAMETER_UNKNOWN
DEF
C0_HIGH
0
PARAMETER_UNKNOWN
DEF
C1_HIGH
0
PARAMETER_UNKNOWN
DEF
C2_HIGH
0
PARAMETER_UNKNOWN
DEF
C3_HIGH
0
PARAMETER_UNKNOWN
DEF
C4_HIGH
0
PARAMETER_UNKNOWN
DEF
C5_HIGH
0
PARAMETER_UNKNOWN
DEF
C6_HIGH
0
PARAMETER_UNKNOWN
DEF
C7_HIGH
0
PARAMETER_UNKNOWN
DEF
C8_HIGH
0
PARAMETER_UNKNOWN
DEF
C9_HIGH
0
PARAMETER_UNKNOWN
DEF
C0_LOW
0
PARAMETER_UNKNOWN
DEF
C1_LOW
0
PARAMETER_UNKNOWN
DEF
C2_LOW
0
PARAMETER_UNKNOWN
DEF
C3_LOW
0
PARAMETER_UNKNOWN
DEF
C4_LOW
0
PARAMETER_UNKNOWN
DEF
C5_LOW
0
PARAMETER_UNKNOWN
DEF
C6_LOW
0
PARAMETER_UNKNOWN
DEF
C7_LOW
0
PARAMETER_UNKNOWN
DEF
C8_LOW
0
PARAMETER_UNKNOWN
DEF
C9_LOW
0
PARAMETER_UNKNOWN
DEF
C0_INITIAL
0
PARAMETER_UNKNOWN
DEF
C1_INITIAL
0
PARAMETER_UNKNOWN
DEF
C2_INITIAL
0
PARAMETER_UNKNOWN
DEF
C3_INITIAL
0
PARAMETER_UNKNOWN
DEF
C4_INITIAL
0
PARAMETER_UNKNOWN
DEF
C5_INITIAL
0
PARAMETER_UNKNOWN
DEF
C6_INITIAL
0
PARAMETER_UNKNOWN
DEF
C7_INITIAL
0
PARAMETER_UNKNOWN
DEF
C8_INITIAL
0
PARAMETER_UNKNOWN
DEF
C9_INITIAL
0
PARAMETER_UNKNOWN
DEF
C0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C4_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C5_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C6_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C7_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C8_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C9_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C0_PH
0
PARAMETER_UNKNOWN
DEF
C1_PH
0
PARAMETER_UNKNOWN
DEF
C2_PH
0
PARAMETER_UNKNOWN
DEF
C3_PH
0
PARAMETER_UNKNOWN
DEF
C4_PH
0
PARAMETER_UNKNOWN
DEF
C5_PH
0
PARAMETER_UNKNOWN
DEF
C6_PH
0
PARAMETER_UNKNOWN
DEF
C7_PH
0
PARAMETER_UNKNOWN
DEF
C8_PH
0
PARAMETER_UNKNOWN
DEF
C9_PH
0
PARAMETER_UNKNOWN
DEF
L0_HIGH
1
PARAMETER_UNKNOWN
DEF
L1_HIGH
1
PARAMETER_UNKNOWN
DEF
G0_HIGH
1
PARAMETER_UNKNOWN
DEF
G1_HIGH
1
PARAMETER_UNKNOWN
DEF
G2_HIGH
1
PARAMETER_UNKNOWN
DEF
G3_HIGH
1
PARAMETER_UNKNOWN
DEF
E0_HIGH
1
PARAMETER_UNKNOWN
DEF
E1_HIGH
1
PARAMETER_UNKNOWN
DEF
E2_HIGH
1
PARAMETER_UNKNOWN
DEF
E3_HIGH
1
PARAMETER_UNKNOWN
DEF
L0_LOW
1
PARAMETER_UNKNOWN
DEF
L1_LOW
1
PARAMETER_UNKNOWN
DEF
G0_LOW
1
PARAMETER_UNKNOWN
DEF
G1_LOW
1
PARAMETER_UNKNOWN
DEF
G2_LOW
1
PARAMETER_UNKNOWN
DEF
G3_LOW
1
PARAMETER_UNKNOWN
DEF
E0_LOW
1
PARAMETER_UNKNOWN
DEF
E1_LOW
1
PARAMETER_UNKNOWN
DEF
E2_LOW
1
PARAMETER_UNKNOWN
DEF
E3_LOW
1
PARAMETER_UNKNOWN
DEF
L0_INITIAL
1
PARAMETER_UNKNOWN
DEF
L1_INITIAL
1
PARAMETER_UNKNOWN
DEF
G0_INITIAL
1
PARAMETER_UNKNOWN
DEF
G1_INITIAL
1
PARAMETER_UNKNOWN
DEF
G2_INITIAL
1
PARAMETER_UNKNOWN
DEF
G3_INITIAL
1
PARAMETER_UNKNOWN
DEF
E0_INITIAL
1
PARAMETER_UNKNOWN
DEF
E1_INITIAL
1
PARAMETER_UNKNOWN
DEF
E2_INITIAL
1
PARAMETER_UNKNOWN
DEF
E3_INITIAL
1
PARAMETER_UNKNOWN
DEF
L0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
L1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
L0_PH
0
PARAMETER_UNKNOWN
DEF
L1_PH
0
PARAMETER_UNKNOWN
DEF
G0_PH
0
PARAMETER_UNKNOWN
DEF
G1_PH
0
PARAMETER_UNKNOWN
DEF
G2_PH
0
PARAMETER_UNKNOWN
DEF
G3_PH
0
PARAMETER_UNKNOWN
DEF
E0_PH
0
PARAMETER_UNKNOWN
DEF
E1_PH
0
PARAMETER_UNKNOWN
DEF
E2_PH
0
PARAMETER_UNKNOWN
DEF
E3_PH
0
PARAMETER_UNKNOWN
DEF
M_PH
0
PARAMETER_UNKNOWN
DEF
C1_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C2_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C3_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C4_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C5_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C6_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C7_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C8_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C9_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
CLK0_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK1_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK2_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK3_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK4_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK5_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK6_COUNTER
E0
PARAMETER_UNKNOWN
DEF
CLK7_COUNTER
E1
PARAMETER_UNKNOWN
DEF
CLK8_COUNTER
E2
PARAMETER_UNKNOWN
DEF
CLK9_COUNTER
E3
PARAMETER_UNKNOWN
DEF
L0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
L1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
M_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
N_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_COUNTER
E3
PARAMETER_UNKNOWN
DEF
EXTCLK2_COUNTER
E2
PARAMETER_UNKNOWN
DEF
EXTCLK1_COUNTER
E1
PARAMETER_UNKNOWN
DEF
EXTCLK0_COUNTER
E0
PARAMETER_UNKNOWN
DEF
ENABLE0_COUNTER
L0
PARAMETER_UNKNOWN
DEF
ENABLE1_COUNTER
L0
PARAMETER_UNKNOWN
DEF
CHARGE_PUMP_CURRENT
2
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_R
 1.000000
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_C
5
PARAMETER_UNKNOWN
DEF
CHARGE_PUMP_CURRENT_BITS
9999
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_R_BITS
9999
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_C_BITS
9999
PARAMETER_UNKNOWN
DEF
VCO_POST_SCALE
0
PARAMETER_UNKNOWN
DEF
CLK2_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
CLK1_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
CLK0_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
INTENDED_DEVICE_FAMILY
Cyclone
PARAMETER_UNKNOWN
USR
PORT_CLKENA0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA2
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLKENA3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA4
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA5
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLKENA0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA2
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA3
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLK0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK2
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKBAD0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKBAD1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK0
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK1
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK2
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLK3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK4
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK5
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK6
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK7
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK8
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK9
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_SCANDATA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANDATAOUT
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANDONE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCLKOUT1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_SCLKOUT0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_ACTIVECLOCK
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKLOSS
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_INCLK1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_INCLK0
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_FBIN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PLLENA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKSWITCH
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_ARESET
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_PFDENA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANCLK
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANACLR
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANREAD
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANWRITE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_ENABLE0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_ENABLE1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_LOCKED
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CONFIGUPDATE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_FBOUT
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_PHASEDONE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PHASESTEP
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PHASEUPDOWN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANCLKENA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PHASECOUNTERSELECT
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_VCOOVERRANGE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_VCOUNDERRANGE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
M_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C0_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C1_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C2_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C3_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C4_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C5_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C6_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C7_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C8_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C9_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
NOTHING
PARAMETER_UNKNOWN
DEF
VCO_FREQUENCY_CONTROL
AUTO
PARAMETER_UNKNOWN
DEF
VCO_PHASE_SHIFT_STEP
0
PARAMETER_UNKNOWN
DEF
WIDTH_CLOCK
6
PARAMETER_UNKNOWN
DEF
WIDTH_PHASECOUNTERSELECT
4
PARAMETER_UNKNOWN
DEF
USING_FBMIMICBIDIR_PORT
OFF
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone
PARAMETER_UNKNOWN
USR
SCAN_CHAIN_MIF_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
SIM_GATE_LOCK_DEVICE_BEHAVIOR
OFF
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
locked
-1
3
inclk0
-1
3
clk1
-1
3
clk0
-1
3
areset
-1
3
inclk1
-1
1
}
# include_file {
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
stratixii_pll.inc
6797ab505ed70f1a221e4a213e16a6
cycloneii_pll.inc
c2ee779f89b3bc181df753ea85b3ef
stratix_pll.inc
a9a94c5be18105f7ae8c218a67ec9f7
}
# hierarchies {
PLL:CLK_40to80|altpll:altpll_component
}
# macro_sequence

# end
# entity
SYNCHRONIZE
# storage
db|LHCF_LOGIC_MAIN.(3).cnf
db|LHCF_LOGIC_MAIN.(3).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
src|synchronize.vhd
e0e5d716fec2a2524db439fa7c226954
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# macro_sequence

# end
# entity
MUX
# storage
db|LHCF_LOGIC_MAIN.(4).cnf
db|LHCF_LOGIC_MAIN.(4).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
src|mux.vhd
d1c3d891dd2fccd7cba837081edf28f
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# macro_sequence

# end
# entity
CLK_PULSE
# storage
db|LHCF_LOGIC_MAIN.(5).cnf
db|LHCF_LOGIC_MAIN.(5).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
src|clk_pulse.vhd
2bceb229fe684f512af545b8a35ed5e0
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
4
PARAMETER_SIGNED_DEC
USR
 constraint(preset)
3 downto 0
PARAMETER_STRING
USR
}
# include_file {
src|components.vhd
567ecbcf4384ab78baa0fa26394081c
}
# macro_sequence

# end
# entity
INTERNALCOUNTER
# storage
db|LHCF_LOGIC_MAIN.(6).cnf
db|LHCF_LOGIC_MAIN.(6).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
src|internalcounter.vhd
03ca428371811fedcfe098aa32b822
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
4
PARAMETER_SIGNED_DEC
USR
 constraint(preset)
3 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
PRESETCOUNTER
# storage
db|LHCF_LOGIC_MAIN.(7).cnf
db|LHCF_LOGIC_MAIN.(7).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
src|presetcounter.vhd
fabc5d4fdafbaa269d299dc77851cca
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
12
PARAMETER_SIGNED_DEC
USR
 constraint(preset)
11 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
INTERNALCOUNTER
# storage
db|LHCF_LOGIC_MAIN.(8).cnf
db|LHCF_LOGIC_MAIN.(8).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
src|internalcounter.vhd
03ca428371811fedcfe098aa32b822
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
12
PARAMETER_SIGNED_DEC
USR
 constraint(preset)
11 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
INTERNALCOUNTER
# storage
db|LHCF_LOGIC_MAIN.(9).cnf
db|LHCF_LOGIC_MAIN.(9).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
src|internalcounter.vhd
03ca428371811fedcfe098aa32b822
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
8
PARAMETER_SIGNED_DEC
USR
 constraint(preset)
7 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
INTERNALCOUNTER
# storage
db|LHCF_LOGIC_MAIN.(10).cnf
db|LHCF_LOGIC_MAIN.(10).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
src|internalcounter.vhd
03ca428371811fedcfe098aa32b822
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
16
PARAMETER_SIGNED_DEC
USR
 constraint(preset)
15 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
LOGIC_BPTX01
# storage
db|LHCF_LOGIC_MAIN.(11).cnf
db|LHCF_LOGIC_MAIN.(11).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
src|logic_bptx01.vhd
ff468dfffb745513ee98d956ee85bca7
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(sellogic)
2 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
INTERNALCOUNTER
# storage
db|LHCF_LOGIC_MAIN.(12).cnf
db|LHCF_LOGIC_MAIN.(12).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
src|internalcounter.vhd
03ca428371811fedcfe098aa32b822
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
7
PARAMETER_SIGNED_DEC
USR
 constraint(preset)
6 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
SYC_WIDTH
# storage
db|LHCF_LOGIC_MAIN.(13).cnf
db|LHCF_LOGIC_MAIN.(13).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
src|syc_width.vhd
dac7b91a1144e6777fb8be08dabfb9a
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(sdsc_in)
15 downto 0
PARAMETER_STRING
USR
 constraint(sdsc2)
15 downto 0
PARAMETER_STRING
USR
 constraint(ldsc_in)
15 downto 0
PARAMETER_STRING
USR
 constraint(ldsc2)
15 downto 0
PARAMETER_STRING
USR
}
# include_file {
src|components.vhd
567ecbcf4384ab78baa0fa26394081c
}
# macro_sequence

# end
# entity
SHOWER_MODULE02
# storage
db|LHCF_LOGIC_MAIN.(14).cnf
db|LHCF_LOGIC_MAIN.(14).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
src|shower_module02.vhd
66326c8c518ccbbf8e12e2b4aba8abf
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(sdsc)
15 downto 0
PARAMETER_STRING
USR
 constraint(ldsc)
15 downto 0
PARAMETER_STRING
USR
 constraint(nstep_shower_trg_preset)
5 downto 0
PARAMETER_STRING
USR
 constraint(shower_source_mask)
1 downto 0
PARAMETER_STRING
USR
 constraint(shower_mask)
1 downto 0
PARAMETER_STRING
USR
 constraint(spattern)
15 downto 0
PARAMETER_STRING
USR
 constraint(lpattern)
15 downto 0
PARAMETER_STRING
USR
}
# include_file {
src|components.vhd
567ecbcf4384ab78baa0fa26394081c
}
# macro_sequence

# end
# entity
triggerlogic06
# storage
db|LHCF_LOGIC_MAIN.(15).cnf
db|LHCF_LOGIC_MAIN.(15).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
src|triggerlogic06.vhd
c7baeeaf2eb3b7a9ba8fbd4d7ec65064
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(sdsc)
15 downto 0
PARAMETER_STRING
USR
 constraint(ldsc)
15 downto 0
PARAMETER_STRING
USR
 constraint(spattern)
15 downto 0
PARAMETER_STRING
USR
 constraint(lpattern)
15 downto 0
PARAMETER_STRING
USR
}
# include_file {
src|components.vhd
567ecbcf4384ab78baa0fa26394081c
}
# macro_sequence

# end
# entity
PRESETCOUNTER
# storage
db|LHCF_LOGIC_MAIN.(16).cnf
db|LHCF_LOGIC_MAIN.(16).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
src|presetcounter.vhd
fabc5d4fdafbaa269d299dc77851cca
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
6
PARAMETER_SIGNED_DEC
USR
 constraint(preset)
5 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
SPECIAL_TRG_MODULE02
# storage
db|LHCF_LOGIC_MAIN.(17).cnf
db|LHCF_LOGIC_MAIN.(17).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
src|special_trg_module02.vhd
7c4aae87f08584edc3fb5377368a7
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(sdsc)
15 downto 0
PARAMETER_STRING
USR
 constraint(ldsc)
15 downto 0
PARAMETER_STRING
USR
 constraint(nstep_special_trg_preset)
5 downto 0
PARAMETER_STRING
USR
 constraint(special_source_mask)
1 downto 0
PARAMETER_STRING
USR
 constraint(special_trg_mask)
1 downto 0
PARAMETER_STRING
USR
}
# include_file {
src|components.vhd
567ecbcf4384ab78baa0fa26394081c
}
# macro_sequence

# end
# entity
triggerlogic08
# storage
db|LHCF_LOGIC_MAIN.(18).cnf
db|LHCF_LOGIC_MAIN.(18).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
src|triggerlogic08.vhd
4bf0327cf4fba46d18b83d758328b2c
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(sdsc)
15 downto 0
PARAMETER_STRING
USR
 constraint(ldsc)
15 downto 0
PARAMETER_STRING
USR
}
# include_file {
src|components.vhd
567ecbcf4384ab78baa0fa26394081c
}
# macro_sequence

# end
# entity
PRESETCOUNTER
# storage
db|LHCF_LOGIC_MAIN.(19).cnf
db|LHCF_LOGIC_MAIN.(19).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
src|presetcounter.vhd
fabc5d4fdafbaa269d299dc77851cca
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
24
PARAMETER_SIGNED_DEC
USR
 constraint(preset)
23 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
LINEDELAY
# storage
db|LHCF_LOGIC_MAIN.(20).cnf
db|LHCF_LOGIC_MAIN.(20).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
src|linedelay.vhd
60c992a71cbdeac5e9b732cdf247874
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
nmax
87
PARAMETER_SIGNED_DEC
USR
nbits
7
PARAMETER_SIGNED_DEC
USR
 constraint(dselect)
6 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
FC_MODULE
# storage
db|LHCF_LOGIC_MAIN.(21).cnf
db|LHCF_LOGIC_MAIN.(21).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
src|fc_module.vhd
64a4acffb5b911bb6b48190fc9967a
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(fc_mask)
7 downto 0
PARAMETER_STRING
USR
 constraint(fc)
3 downto 0
PARAMETER_STRING
USR
 constraint(fc2)
3 downto 0
PARAMETER_STRING
USR
 constraint(pattern)
3 downto 0
PARAMETER_STRING
USR
 constraint(fcl)
3 downto 0
PARAMETER_STRING
USR
}
# include_file {
src|components.vhd
567ecbcf4384ab78baa0fa26394081c
}
# macro_sequence

# end
# entity
LOGIC_FC
# storage
db|LHCF_LOGIC_MAIN.(22).cnf
db|LHCF_LOGIC_MAIN.(22).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
src|logic_fc.vhd
c5e46d559b794e67faee8fff82608215
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(input)
3 downto 0
PARAMETER_STRING
USR
 constraint(sel)
7 downto 0
PARAMETER_STRING
USR
 constraint(output)
3 downto 0
PARAMETER_STRING
USR
 constraint(bout)
3 downto 0
PARAMETER_STRING
USR
}
# include_file {
src|components.vhd
567ecbcf4384ab78baa0fa26394081c
}
# macro_sequence

# end
# entity
LATCH_M
# storage
db|LHCF_LOGIC_MAIN.(23).cnf
db|LHCF_LOGIC_MAIN.(23).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
src|latch_m.vhd
c4644546152137e9321d60a32be554
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# macro_sequence

# end
# entity
INTERNALCOUNTER
# storage
db|LHCF_LOGIC_MAIN.(24).cnf
db|LHCF_LOGIC_MAIN.(24).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
src|internalcounter.vhd
03ca428371811fedcfe098aa32b822
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
24
PARAMETER_SIGNED_DEC
USR
 constraint(preset)
23 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
INTERNALCOUNTER3
# storage
db|LHCF_LOGIC_MAIN.(25).cnf
db|LHCF_LOGIC_MAIN.(25).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
src|internalcounter3.vhd
851db7775450c56eada9cdebb6c3508e
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
20
PARAMETER_SIGNED_DEC
USR
 constraint(preset)
19 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
BUFFER_SIGNAL
# storage
db|LHCF_LOGIC_MAIN.(26).cnf
db|LHCF_LOGIC_MAIN.(26).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
src|buffer_signal.vhd
2c64362d9046db4f07f711eb2383a8a
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# macro_sequence

# end
# entity
GATEandDELAY
# storage
db|LHCF_LOGIC_MAIN.(27).cnf
db|LHCF_LOGIC_MAIN.(27).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
src|gateanddelay.vhd
ccec23f40af121c3325c8b684d2eed1
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(delay)
7 downto 0
PARAMETER_STRING
USR
 constraint(width)
7 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
INTERNALCOUNTER
# storage
db|LHCF_LOGIC_MAIN.(28).cnf
db|LHCF_LOGIC_MAIN.(28).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
src|internalcounter.vhd
03ca428371811fedcfe098aa32b822
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
1
PARAMETER_SIGNED_DEC
USR
 constraint(preset)
0 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
INTERNALCOUNTER
# storage
db|LHCF_LOGIC_MAIN.(29).cnf
db|LHCF_LOGIC_MAIN.(29).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
src|internalcounter.vhd
03ca428371811fedcfe098aa32b822
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
6
PARAMETER_SIGNED_DEC
USR
 constraint(preset)
5 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
SCOUNTER3
# storage
db|LHCF_LOGIC_MAIN.(30).cnf
db|LHCF_LOGIC_MAIN.(30).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
src|scounter3.vhd
8bb0ba1c1300144feda9cfb69385b0
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
32
PARAMETER_SIGNED_DEC
USR
 constraint(bcount)
31 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
SCOUNTER3
# storage
db|LHCF_LOGIC_MAIN.(31).cnf
db|LHCF_LOGIC_MAIN.(31).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
src|scounter3.vhd
8bb0ba1c1300144feda9cfb69385b0
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
24
PARAMETER_SIGNED_DEC
USR
 constraint(bcount)
23 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
SCOUNTER3
# storage
db|LHCF_LOGIC_MAIN.(32).cnf
db|LHCF_LOGIC_MAIN.(32).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
src|scounter3.vhd
8bb0ba1c1300144feda9cfb69385b0
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
16
PARAMETER_SIGNED_DEC
USR
 constraint(bcount)
15 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
CLK_COUNTER2
# storage
db|LHCF_LOGIC_MAIN.(33).cnf
db|LHCF_LOGIC_MAIN.(33).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
src|clk_counter2.vhd
3f96824c1ae41c8f1ab5037488f242
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(count)
31 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
FIFO_COUNTER
# storage
db|LHCF_LOGIC_MAIN.(34).cnf
db|LHCF_LOGIC_MAIN.(34).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
src|fifo_counter.vhd
e3474cbec83aa067d1d9a4be91eb195
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(count)
31 downto 0
PARAMETER_STRING
USR
 constraint(output0)
31 downto 0
PARAMETER_STRING
USR
 constraint(output1)
31 downto 0
PARAMETER_STRING
USR
 constraint(output2)
31 downto 0
PARAMETER_STRING
USR
 constraint(output3)
31 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
CLK_COUNTER3
# storage
db|LHCF_LOGIC_MAIN.(35).cnf
db|LHCF_LOGIC_MAIN.(35).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
src|clk_counter3.vhd
23b826257ddafd2e33716891a69f321
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
32
PARAMETER_SIGNED_DEC
USR
 constraint(bcount1)
31 downto 0
PARAMETER_STRING
USR
 constraint(bcount2)
31 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
SCOUNTER_2LATCH
# storage
db|LHCF_LOGIC_MAIN.(36).cnf
db|LHCF_LOGIC_MAIN.(36).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
src|sounter_2latch.vhd
e9365753932368bfc6663664aa7a2bf
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
32
PARAMETER_SIGNED_DEC
USR
 constraint(bcount1)
31 downto 0
PARAMETER_STRING
USR
 constraint(bcount2)
31 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
SCOUNTER_2LATCH
# storage
db|LHCF_LOGIC_MAIN.(37).cnf
db|LHCF_LOGIC_MAIN.(37).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
src|sounter_2latch.vhd
e9365753932368bfc6663664aa7a2bf
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
24
PARAMETER_SIGNED_DEC
USR
 constraint(bcount1)
23 downto 0
PARAMETER_STRING
USR
 constraint(bcount2)
23 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
SCOUNTER_2LATCH
# storage
db|LHCF_LOGIC_MAIN.(38).cnf
db|LHCF_LOGIC_MAIN.(38).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
src|sounter_2latch.vhd
e9365753932368bfc6663664aa7a2bf
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
16
PARAMETER_SIGNED_DEC
USR
 constraint(bcount1)
15 downto 0
PARAMETER_STRING
USR
 constraint(bcount2)
15 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
CLK_COUNTER3
# storage
db|LHCF_LOGIC_MAIN.(39).cnf
db|LHCF_LOGIC_MAIN.(39).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
src|clk_counter3.vhd
23b826257ddafd2e33716891a69f321
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
16
PARAMETER_SIGNED_DEC
USR
 constraint(bcount1)
15 downto 0
PARAMETER_STRING
USR
 constraint(bcount2)
15 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
SCOUNTER_2LATCH
# storage
db|LHCF_LOGIC_MAIN.(40).cnf
db|LHCF_LOGIC_MAIN.(40).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
src|sounter_2latch.vhd
e9365753932368bfc6663664aa7a2bf
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
8
PARAMETER_SIGNED_DEC
USR
 constraint(bcount1)
7 downto 0
PARAMETER_STRING
USR
 constraint(bcount2)
7 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
BUFFER_COUNTER
# storage
db|LHCF_LOGIC_MAIN.(41).cnf
db|LHCF_LOGIC_MAIN.(41).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
src|buffer_counter.vhd
c447ae856c11fdead5b8dfc8422e26c9
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
32
PARAMETER_SIGNED_DEC
USR
 constraint(count)
31 downto 0
PARAMETER_STRING
USR
 constraint(bcount)
31 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
LINEDELAY_FIX
# storage
db|LHCF_LOGIC_MAIN.(42).cnf
db|LHCF_LOGIC_MAIN.(42).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
src|linedelay_fix.vhd
6828f94fbadf4f35d49cd7cb1716d3a
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
nmax
20
PARAMETER_SIGNED_DEC
USR
}
# macro_sequence

# end
# entity
RAM_COUNTER
# storage
db|LHCF_LOGIC_MAIN.(43).cnf
db|LHCF_LOGIC_MAIN.(43).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
src|ram_counter.vhd
5692e3b6ee22d52ec0c3f15d49a878
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(data_out)
31 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
INTERNALCOUNTER
# storage
db|LHCF_LOGIC_MAIN.(44).cnf
db|LHCF_LOGIC_MAIN.(44).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
src|internalcounter.vhd
03ca428371811fedcfe098aa32b822
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
3
PARAMETER_SIGNED_DEC
USR
 constraint(preset)
2 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
SCOUNTER
# storage
db|LHCF_LOGIC_MAIN.(45).cnf
db|LHCF_LOGIC_MAIN.(45).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
src|scounter.vhd
7fb374875a2a6189dc85e9a4a84c37dc
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
6
PARAMETER_SIGNED_DEC
USR
 constraint(count)
5 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
RAM_DPORT_A6D32
# storage
db|LHCF_LOGIC_MAIN.(46).cnf
db|LHCF_LOGIC_MAIN.(46).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
src|ram_dport_a6d32.vhd
bfea6f8f9b7bd90d078efff3fcf2b
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(address_a)
5 downto 0
PARAMETER_STRING
USR
 constraint(address_b)
5 downto 0
PARAMETER_STRING
USR
 constraint(data_a)
31 downto 0
PARAMETER_STRING
USR
 constraint(data_b)
31 downto 0
PARAMETER_STRING
USR
 constraint(q_a)
31 downto 0
PARAMETER_STRING
USR
 constraint(q_b)
31 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|LHCF_LOGIC_MAIN.(47).cnf
db|LHCF_LOGIC_MAIN.(47).cnf
# case_insensitive
# source_file
altsyncram.tdf
f8b1b3e6a95fdea61cd86b5880d92761
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
BIDIR_DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
6
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
64
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
6
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
64
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_SIGNED_DEC
USR
RAM_BLOCK_TYPE
M4K
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_4o32
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_b
-1
3
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a31
-1
3
q_a30
-1
3
q_a3
-1
3
q_a29
-1
3
q_a28
-1
3
q_a27
-1
3
q_a26
-1
3
q_a25
-1
3
q_a24
-1
3
q_a23
-1
3
q_a22
-1
3
q_a21
-1
3
q_a20
-1
3
q_a2
-1
3
q_a19
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_b9
-1
3
data_b8
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b31
-1
3
data_b30
-1
3
data_b3
-1
3
data_b29
-1
3
data_b28
-1
3
data_b27
-1
3
data_b26
-1
3
data_b25
-1
3
data_b24
-1
3
data_b23
-1
3
data_b22
-1
3
data_b21
-1
3
data_b20
-1
3
data_b2
-1
3
data_b19
-1
3
data_b18
-1
3
data_b17
-1
3
data_b16
-1
3
data_b15
-1
3
data_b14
-1
3
data_b13
-1
3
data_b12
-1
3
data_b11
-1
3
data_b10
-1
3
data_b1
-1
3
data_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# include_file {
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
aglobal110.inc
f560f9a992734abc3e37886b3957a26a
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
altrom.inc
192b74eafa8debf2248ea73881e77f91
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
}
# hierarchies {
RAM_COUNTER:RAM_COUNTER_1|RAM_DPORT_A6D32:RAM_CONT|altsyncram:altsyncram_component
RAM_COUNTER:RAM_COUNTER_2|RAM_DPORT_A6D32:RAM_CONT|altsyncram:altsyncram_component
RAM_COUNTER:RAM_COUNTER_3|RAM_DPORT_A6D32:RAM_CONT|altsyncram:altsyncram_component
RAM_COUNTER:RAM_COUNTER_4|RAM_DPORT_A6D32:RAM_CONT|altsyncram:altsyncram_component
}
# macro_sequence

# end
# entity
altsyncram_4o32
# storage
db|LHCF_LOGIC_MAIN.(48).cnf
db|LHCF_LOGIC_MAIN.(48).cnf
# case_insensitive
# source_file
db|altsyncram_4o32.tdf
9494674c2d4ebb352cb3bb3d6397d54
7
# used_port {
wren_b
-1
3
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a31
-1
3
q_a30
-1
3
q_a3
-1
3
q_a29
-1
3
q_a28
-1
3
q_a27
-1
3
q_a26
-1
3
q_a25
-1
3
q_a24
-1
3
q_a23
-1
3
q_a22
-1
3
q_a21
-1
3
q_a20
-1
3
q_a2
-1
3
q_a19
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_b9
-1
3
data_b8
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b31
-1
3
data_b30
-1
3
data_b3
-1
3
data_b29
-1
3
data_b28
-1
3
data_b27
-1
3
data_b26
-1
3
data_b25
-1
3
data_b24
-1
3
data_b23
-1
3
data_b22
-1
3
data_b21
-1
3
data_b20
-1
3
data_b2
-1
3
data_b19
-1
3
data_b18
-1
3
data_b17
-1
3
data_b16
-1
3
data_b15
-1
3
data_b14
-1
3
data_b13
-1
3
data_b12
-1
3
data_b11
-1
3
data_b10
-1
3
data_b1
-1
3
data_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
RAM_COUNTER:RAM_COUNTER_1|RAM_DPORT_A6D32:RAM_CONT|altsyncram:altsyncram_component|altsyncram_4o32:auto_generated
RAM_COUNTER:RAM_COUNTER_2|RAM_DPORT_A6D32:RAM_CONT|altsyncram:altsyncram_component|altsyncram_4o32:auto_generated
RAM_COUNTER:RAM_COUNTER_3|RAM_DPORT_A6D32:RAM_CONT|altsyncram:altsyncram_component|altsyncram_4o32:auto_generated
RAM_COUNTER:RAM_COUNTER_4|RAM_DPORT_A6D32:RAM_CONT|altsyncram:altsyncram_component|altsyncram_4o32:auto_generated
}
# macro_sequence

# end
# entity
SHIFT_REG_A
# storage
db|LHCF_LOGIC_MAIN.(49).cnf
db|LHCF_LOGIC_MAIN.(49).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
src|shift_reg_a.vhd
2f49a8a4f254efd062e535ccfb4044be
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(count_00)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_01)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_02)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_03)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_04)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_05)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_06)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_07)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_08)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_09)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_10)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_11)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_12)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_13)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_14)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_15)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_16)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_17)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_18)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_19)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_20)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_21)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_22)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_23)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_24)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_25)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_26)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_27)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_28)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_29)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_30)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_31)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_32)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_33)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_34)
31 downto 0
PARAMETER_STRING
USR
 constraint(shift_count)
31 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
SHIFT_REG_B
# storage
db|LHCF_LOGIC_MAIN.(50).cnf
db|LHCF_LOGIC_MAIN.(50).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
src|shift_reg_b.vhd
6978ff47a73813f2bd2a6a27acd194c9
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(input)
31 downto 0
PARAMETER_STRING
USR
 constraint(output)
3 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
LB_INT
# storage
db|LHCF_LOGIC_MAIN.(51).cnf
db|LHCF_LOGIC_MAIN.(51).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
src|lb_int.vhd
5646f9ebc1706af34f8a12d65aa92
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(lad)
15 downto 0
PARAMETER_STRING
USR
 constraint(reg_a1_l1t_mask)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_a1_shower_mask)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_a1_fc_mask)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_a1_l3t_mask)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_a1_shower_p)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_a1_latch_stop_p)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_a1_selfveto_p)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_a1_l2t_l1t_p)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_a2_l1t_mask)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_a2_shower_mask)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_a2_fc_mask)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_a2_l3t_mask)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_a2_shower_p)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_a2_latch_stop_p)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_a2_selfveto_p)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_a2_l2t_l1t_p)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_sel_ecr)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_common_mask)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_atlas_mask)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_dl1t_dl3t_p)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_atlas_p)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_laser_pede_p)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_laser_gen_p)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_laser_gen_enable)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_testout1_mask)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_testout2_mask)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_testout3_mask)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_testout4_mask)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_00)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_01)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_02)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_03)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_04)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_05)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_06)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_07)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_08)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_09)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_10)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_11)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_12)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_13)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_14)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_15)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_16)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_17)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_18)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_19)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_20)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_21)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_22)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_23)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_24)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_25)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_26)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_27)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_28)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_29)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_30)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_31)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_32)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_33)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_34)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_00)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_01)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_02)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_03)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_04)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_05)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_06)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_07)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_08)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_09)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_10)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_11)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_12)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_13)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_14)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_15)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_16)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_17)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_18)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_19)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_20)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_21)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_22)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_23)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_24)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_25)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_26)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_27)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_28)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_29)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_30)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_31)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_32)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_33)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_34)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_status)
31 downto 0
PARAMETER_STRING
USR
 constraint(version)
31 downto 0
PARAMETER_STRING
USR
 constraint(rc_counts1)
31 downto 0
PARAMETER_STRING
USR
 constraint(rc_counts2)
31 downto 0
PARAMETER_STRING
USR
 constraint(rc_counts3)
31 downto 0
PARAMETER_STRING
USR
 constraint(rc_counts4)
31 downto 0
PARAMETER_STRING
USR
}
# include_file {
src|components.vhd
567ecbcf4384ab78baa0fa26394081c
}
# macro_sequence

# end
# entity
TESTOUT
# storage
db|LHCF_LOGIC_MAIN.(52).cnf
db|LHCF_LOGIC_MAIN.(52).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
src|testout.vhd
2ddb44d5e710142860e296632e2db30
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(input)
200 downto 0
PARAMETER_STRING
USR
 constraint(mask)
7 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
altshift_taps
# storage
db|LHCF_LOGIC_MAIN.(53).cnf
db|LHCF_LOGIC_MAIN.(53).cnf
# case_insensitive
# source_file
altshift_taps.tdf
6dcdec57f5c376dcd0fcece04f9f5
7
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
NUMBER_OF_TAPS
1
PARAMETER_UNKNOWN
USR
TAP_DISTANCE
20
PARAMETER_UNKNOWN
USR
WIDTH
2
PARAMETER_UNKNOWN
USR
POWER_UP_STATE
CLEARED
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
shift_taps_2ql
PARAMETER_UNKNOWN
USR
}
# used_port {
taps1
-1
3
taps0
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
}
# include_file {
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
}
# macro_sequence

# end
# entity
shift_taps_2ql
# storage
db|LHCF_LOGIC_MAIN.(54).cnf
db|LHCF_LOGIC_MAIN.(54).cnf
# case_insensitive
# source_file
db|shift_taps_2ql.tdf
e80a6afdf9aba8370bd999f3ab92876
7
# used_port {
taps1
-1
3
taps0
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
}
# macro_sequence

# end
# entity
altsyncram_6281
# storage
db|LHCF_LOGIC_MAIN.(55).cnf
db|LHCF_LOGIC_MAIN.(55).cnf
# case_insensitive
# source_file
db|altsyncram_6281.tdf
8639e87f767328ddedb694d9779c07d
7
# used_port {
q_b1
-1
3
q_b0
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
wren_a
-1
2
clocken0
-1
2
}
# macro_sequence

# end
# entity
cntr_ref
# storage
db|LHCF_LOGIC_MAIN.(56).cnf
db|LHCF_LOGIC_MAIN.(56).cnf
# case_insensitive
# source_file
db|cntr_ref.tdf
b4511112a3eab7dc7fb649cd98767b7
7
# used_port {
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
clock
-1
3
clk_en
-1
2
}
# macro_sequence

# end
# entity
cmpr_n4c
# storage
db|LHCF_LOGIC_MAIN.(57).cnf
db|LHCF_LOGIC_MAIN.(57).cnf
# case_insensitive
# source_file
db|cmpr_n4c.tdf
5287947f14358f52533571d47b4aaad6
7
# used_port {
datab3
-1
3
datab2
-1
3
datab1
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
datab4
-1
2
datab0
-1
2
}
# macro_sequence

# end
# entity
LHCF_LOGIC_MAIN
# storage
db|LHCF_LOGIC_MAIN.(0).cnf
db|LHCF_LOGIC_MAIN.(0).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver1.1|src|lhcf_logic_main.vhd
9da7409e30494dc976c335afe9e9599e
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# include_file {
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver1.1|src|components.vhd
eab4468492d76037cfd2ad704a6e7270
}
# macro_sequence

# end
# entity
PLL
# storage
db|LHCF_LOGIC_MAIN.(58).cnf
db|LHCF_LOGIC_MAIN.(58).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver1.1|src|pll.vhd
5bddc3bbcaafb1ce528e7714cbc31c5
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# macro_sequence

# end
# entity
SYNCHRONIZE
# storage
db|LHCF_LOGIC_MAIN.(59).cnf
db|LHCF_LOGIC_MAIN.(59).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver1.1|src|synchronize.vhd
e0e5d716fec2a2524db439fa7c226954
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# macro_sequence

# end
# entity
MUX
# storage
db|LHCF_LOGIC_MAIN.(60).cnf
db|LHCF_LOGIC_MAIN.(60).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver1.1|src|mux.vhd
d1c3d891dd2fccd7cba837081edf28f
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# macro_sequence

# end
# entity
CLK_PULSE
# storage
db|LHCF_LOGIC_MAIN.(61).cnf
db|LHCF_LOGIC_MAIN.(61).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver1.1|src|clk_pulse.vhd
2bceb229fe684f512af545b8a35ed5e0
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
4
PARAMETER_SIGNED_DEC
USR
 constraint(preset)
3 downto 0
PARAMETER_STRING
USR
}
# include_file {
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver1.1|src|components.vhd
eab4468492d76037cfd2ad704a6e7270
}
# macro_sequence

# end
# entity
INTERNALCOUNTER
# storage
db|LHCF_LOGIC_MAIN.(62).cnf
db|LHCF_LOGIC_MAIN.(62).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver1.1|src|internalcounter.vhd
03ca428371811fedcfe098aa32b822
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
4
PARAMETER_SIGNED_DEC
USR
 constraint(preset)
3 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
PRESETCOUNTER
# storage
db|LHCF_LOGIC_MAIN.(63).cnf
db|LHCF_LOGIC_MAIN.(63).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver1.1|src|presetcounter.vhd
fabc5d4fdafbaa269d299dc77851cca
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
12
PARAMETER_SIGNED_DEC
USR
 constraint(preset)
11 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
INTERNALCOUNTER
# storage
db|LHCF_LOGIC_MAIN.(64).cnf
db|LHCF_LOGIC_MAIN.(64).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver1.1|src|internalcounter.vhd
03ca428371811fedcfe098aa32b822
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
12
PARAMETER_SIGNED_DEC
USR
 constraint(preset)
11 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
INTERNALCOUNTER
# storage
db|LHCF_LOGIC_MAIN.(65).cnf
db|LHCF_LOGIC_MAIN.(65).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver1.1|src|internalcounter.vhd
03ca428371811fedcfe098aa32b822
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
8
PARAMETER_SIGNED_DEC
USR
 constraint(preset)
7 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
INTERNALCOUNTER
# storage
db|LHCF_LOGIC_MAIN.(66).cnf
db|LHCF_LOGIC_MAIN.(66).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver1.1|src|internalcounter.vhd
03ca428371811fedcfe098aa32b822
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
16
PARAMETER_SIGNED_DEC
USR
 constraint(preset)
15 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
LOGIC_BPTX01
# storage
db|LHCF_LOGIC_MAIN.(67).cnf
db|LHCF_LOGIC_MAIN.(67).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver1.1|src|logic_bptx01.vhd
ff468dfffb745513ee98d956ee85bca7
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(sellogic)
2 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
INTERNALCOUNTER
# storage
db|LHCF_LOGIC_MAIN.(68).cnf
db|LHCF_LOGIC_MAIN.(68).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver1.1|src|internalcounter.vhd
03ca428371811fedcfe098aa32b822
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
7
PARAMETER_SIGNED_DEC
USR
 constraint(preset)
6 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
SYC_WIDTH
# storage
db|LHCF_LOGIC_MAIN.(69).cnf
db|LHCF_LOGIC_MAIN.(69).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver1.1|src|syc_width.vhd
dac7b91a1144e6777fb8be08dabfb9a
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(sdsc_in)
15 downto 0
PARAMETER_STRING
USR
 constraint(sdsc2)
15 downto 0
PARAMETER_STRING
USR
 constraint(ldsc_in)
15 downto 0
PARAMETER_STRING
USR
 constraint(ldsc2)
15 downto 0
PARAMETER_STRING
USR
}
# include_file {
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver1.1|src|components.vhd
eab4468492d76037cfd2ad704a6e7270
}
# macro_sequence

# end
# entity
SHOWER_MODULE02
# storage
db|LHCF_LOGIC_MAIN.(70).cnf
db|LHCF_LOGIC_MAIN.(70).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver1.1|src|shower_module02.vhd
66326c8c518ccbbf8e12e2b4aba8abf
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(sdsc)
15 downto 0
PARAMETER_STRING
USR
 constraint(ldsc)
15 downto 0
PARAMETER_STRING
USR
 constraint(nstep_shower_trg_preset)
5 downto 0
PARAMETER_STRING
USR
 constraint(shower_source_mask)
1 downto 0
PARAMETER_STRING
USR
 constraint(shower_mask)
1 downto 0
PARAMETER_STRING
USR
 constraint(spattern)
15 downto 0
PARAMETER_STRING
USR
 constraint(lpattern)
15 downto 0
PARAMETER_STRING
USR
}
# include_file {
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver1.1|src|components.vhd
eab4468492d76037cfd2ad704a6e7270
}
# macro_sequence

# end
# entity
triggerlogic06
# storage
db|LHCF_LOGIC_MAIN.(71).cnf
db|LHCF_LOGIC_MAIN.(71).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver1.1|src|triggerlogic06.vhd
c7baeeaf2eb3b7a9ba8fbd4d7ec65064
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(sdsc)
15 downto 0
PARAMETER_STRING
USR
 constraint(ldsc)
15 downto 0
PARAMETER_STRING
USR
 constraint(spattern)
15 downto 0
PARAMETER_STRING
USR
 constraint(lpattern)
15 downto 0
PARAMETER_STRING
USR
}
# include_file {
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver1.1|src|components.vhd
eab4468492d76037cfd2ad704a6e7270
}
# macro_sequence

# end
# entity
PRESETCOUNTER
# storage
db|LHCF_LOGIC_MAIN.(72).cnf
db|LHCF_LOGIC_MAIN.(72).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver1.1|src|presetcounter.vhd
fabc5d4fdafbaa269d299dc77851cca
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
6
PARAMETER_SIGNED_DEC
USR
 constraint(preset)
5 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
SPECIAL_TRG_MODULE02
# storage
db|LHCF_LOGIC_MAIN.(73).cnf
db|LHCF_LOGIC_MAIN.(73).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver1.1|src|special_trg_module02.vhd
7c4aae87f08584edc3fb5377368a7
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(sdsc)
15 downto 0
PARAMETER_STRING
USR
 constraint(ldsc)
15 downto 0
PARAMETER_STRING
USR
 constraint(nstep_special_trg_preset)
5 downto 0
PARAMETER_STRING
USR
 constraint(special_source_mask)
1 downto 0
PARAMETER_STRING
USR
 constraint(special_trg_mask)
1 downto 0
PARAMETER_STRING
USR
}
# include_file {
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver1.1|src|components.vhd
eab4468492d76037cfd2ad704a6e7270
}
# macro_sequence

# end
# entity
triggerlogic08
# storage
db|LHCF_LOGIC_MAIN.(74).cnf
db|LHCF_LOGIC_MAIN.(74).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver1.1|src|triggerlogic08.vhd
4bf0327cf4fba46d18b83d758328b2c
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(sdsc)
15 downto 0
PARAMETER_STRING
USR
 constraint(ldsc)
15 downto 0
PARAMETER_STRING
USR
}
# include_file {
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver1.1|src|components.vhd
eab4468492d76037cfd2ad704a6e7270
}
# macro_sequence

# end
# entity
PRESETCOUNTER
# storage
db|LHCF_LOGIC_MAIN.(75).cnf
db|LHCF_LOGIC_MAIN.(75).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver1.1|src|presetcounter.vhd
fabc5d4fdafbaa269d299dc77851cca
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
24
PARAMETER_SIGNED_DEC
USR
 constraint(preset)
23 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
LINEDELAY
# storage
db|LHCF_LOGIC_MAIN.(76).cnf
db|LHCF_LOGIC_MAIN.(76).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver1.1|src|linedelay.vhd
60c992a71cbdeac5e9b732cdf247874
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
nmax
87
PARAMETER_SIGNED_DEC
USR
nbits
7
PARAMETER_SIGNED_DEC
USR
 constraint(dselect)
6 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
FC_MODULE
# storage
db|LHCF_LOGIC_MAIN.(77).cnf
db|LHCF_LOGIC_MAIN.(77).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver1.1|src|fc_module.vhd
64a4acffb5b911bb6b48190fc9967a
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(fc_mask)
7 downto 0
PARAMETER_STRING
USR
 constraint(fc)
3 downto 0
PARAMETER_STRING
USR
 constraint(fc2)
3 downto 0
PARAMETER_STRING
USR
 constraint(pattern)
3 downto 0
PARAMETER_STRING
USR
 constraint(fcl)
3 downto 0
PARAMETER_STRING
USR
}
# include_file {
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver1.1|src|components.vhd
eab4468492d76037cfd2ad704a6e7270
}
# macro_sequence

# end
# entity
LOGIC_FC
# storage
db|LHCF_LOGIC_MAIN.(78).cnf
db|LHCF_LOGIC_MAIN.(78).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver1.1|src|logic_fc.vhd
c5e46d559b794e67faee8fff82608215
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(input)
3 downto 0
PARAMETER_STRING
USR
 constraint(sel)
7 downto 0
PARAMETER_STRING
USR
 constraint(output)
3 downto 0
PARAMETER_STRING
USR
 constraint(bout)
3 downto 0
PARAMETER_STRING
USR
}
# include_file {
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver1.1|src|components.vhd
eab4468492d76037cfd2ad704a6e7270
}
# macro_sequence

# end
# entity
LATCH_M
# storage
db|LHCF_LOGIC_MAIN.(79).cnf
db|LHCF_LOGIC_MAIN.(79).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver1.1|src|latch_m.vhd
c4644546152137e9321d60a32be554
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# macro_sequence

# end
# entity
INTERNALCOUNTER
# storage
db|LHCF_LOGIC_MAIN.(80).cnf
db|LHCF_LOGIC_MAIN.(80).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver1.1|src|internalcounter.vhd
03ca428371811fedcfe098aa32b822
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
24
PARAMETER_SIGNED_DEC
USR
 constraint(preset)
23 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
INTERNALCOUNTER3
# storage
db|LHCF_LOGIC_MAIN.(81).cnf
db|LHCF_LOGIC_MAIN.(81).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver1.1|src|internalcounter3.vhd
851db7775450c56eada9cdebb6c3508e
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
20
PARAMETER_SIGNED_DEC
USR
 constraint(preset)
19 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
BUFFER_SIGNAL
# storage
db|LHCF_LOGIC_MAIN.(82).cnf
db|LHCF_LOGIC_MAIN.(82).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver1.1|src|buffer_signal.vhd
2c64362d9046db4f07f711eb2383a8a
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# macro_sequence

# end
# entity
GATEandDELAY
# storage
db|LHCF_LOGIC_MAIN.(83).cnf
db|LHCF_LOGIC_MAIN.(83).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver1.1|src|gateanddelay.vhd
ccec23f40af121c3325c8b684d2eed1
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(delay)
7 downto 0
PARAMETER_STRING
USR
 constraint(width)
7 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
INTERNALCOUNTER
# storage
db|LHCF_LOGIC_MAIN.(84).cnf
db|LHCF_LOGIC_MAIN.(84).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver1.1|src|internalcounter.vhd
03ca428371811fedcfe098aa32b822
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
1
PARAMETER_SIGNED_DEC
USR
 constraint(preset)
0 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
INTERNALCOUNTER
# storage
db|LHCF_LOGIC_MAIN.(85).cnf
db|LHCF_LOGIC_MAIN.(85).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver1.1|src|internalcounter.vhd
03ca428371811fedcfe098aa32b822
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
6
PARAMETER_SIGNED_DEC
USR
 constraint(preset)
5 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
SCOUNTER3
# storage
db|LHCF_LOGIC_MAIN.(86).cnf
db|LHCF_LOGIC_MAIN.(86).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver1.1|src|scounter3.vhd
8bb0ba1c1300144feda9cfb69385b0
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
32
PARAMETER_SIGNED_DEC
USR
 constraint(bcount)
31 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
SCOUNTER3
# storage
db|LHCF_LOGIC_MAIN.(87).cnf
db|LHCF_LOGIC_MAIN.(87).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver1.1|src|scounter3.vhd
8bb0ba1c1300144feda9cfb69385b0
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
24
PARAMETER_SIGNED_DEC
USR
 constraint(bcount)
23 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
SCOUNTER3
# storage
db|LHCF_LOGIC_MAIN.(88).cnf
db|LHCF_LOGIC_MAIN.(88).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver1.1|src|scounter3.vhd
8bb0ba1c1300144feda9cfb69385b0
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
16
PARAMETER_SIGNED_DEC
USR
 constraint(bcount)
15 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
CLK_COUNTER2
# storage
db|LHCF_LOGIC_MAIN.(89).cnf
db|LHCF_LOGIC_MAIN.(89).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver1.1|src|clk_counter2.vhd
3f96824c1ae41c8f1ab5037488f242
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(count)
31 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
FIFO_COUNTER
# storage
db|LHCF_LOGIC_MAIN.(90).cnf
db|LHCF_LOGIC_MAIN.(90).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver1.1|src|fifo_counter.vhd
e3474cbec83aa067d1d9a4be91eb195
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(count)
31 downto 0
PARAMETER_STRING
USR
 constraint(output0)
31 downto 0
PARAMETER_STRING
USR
 constraint(output1)
31 downto 0
PARAMETER_STRING
USR
 constraint(output2)
31 downto 0
PARAMETER_STRING
USR
 constraint(output3)
31 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
CLK_COUNTER3
# storage
db|LHCF_LOGIC_MAIN.(91).cnf
db|LHCF_LOGIC_MAIN.(91).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver1.1|src|clk_counter3.vhd
23b826257ddafd2e33716891a69f321
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
32
PARAMETER_SIGNED_DEC
USR
 constraint(bcount1)
31 downto 0
PARAMETER_STRING
USR
 constraint(bcount2)
31 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
SCOUNTER_2LATCH
# storage
db|LHCF_LOGIC_MAIN.(92).cnf
db|LHCF_LOGIC_MAIN.(92).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver1.1|src|sounter_2latch.vhd
e9365753932368bfc6663664aa7a2bf
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
32
PARAMETER_SIGNED_DEC
USR
 constraint(bcount1)
31 downto 0
PARAMETER_STRING
USR
 constraint(bcount2)
31 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
SCOUNTER_2LATCH
# storage
db|LHCF_LOGIC_MAIN.(93).cnf
db|LHCF_LOGIC_MAIN.(93).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver1.1|src|sounter_2latch.vhd
e9365753932368bfc6663664aa7a2bf
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
24
PARAMETER_SIGNED_DEC
USR
 constraint(bcount1)
23 downto 0
PARAMETER_STRING
USR
 constraint(bcount2)
23 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
SCOUNTER_2LATCH
# storage
db|LHCF_LOGIC_MAIN.(94).cnf
db|LHCF_LOGIC_MAIN.(94).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver1.1|src|sounter_2latch.vhd
e9365753932368bfc6663664aa7a2bf
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
16
PARAMETER_SIGNED_DEC
USR
 constraint(bcount1)
15 downto 0
PARAMETER_STRING
USR
 constraint(bcount2)
15 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
CLK_COUNTER3
# storage
db|LHCF_LOGIC_MAIN.(95).cnf
db|LHCF_LOGIC_MAIN.(95).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver1.1|src|clk_counter3.vhd
23b826257ddafd2e33716891a69f321
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
16
PARAMETER_SIGNED_DEC
USR
 constraint(bcount1)
15 downto 0
PARAMETER_STRING
USR
 constraint(bcount2)
15 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
SCOUNTER_2LATCH
# storage
db|LHCF_LOGIC_MAIN.(96).cnf
db|LHCF_LOGIC_MAIN.(96).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver1.1|src|sounter_2latch.vhd
e9365753932368bfc6663664aa7a2bf
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
8
PARAMETER_SIGNED_DEC
USR
 constraint(bcount1)
7 downto 0
PARAMETER_STRING
USR
 constraint(bcount2)
7 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
BUFFER_COUNTER
# storage
db|LHCF_LOGIC_MAIN.(97).cnf
db|LHCF_LOGIC_MAIN.(97).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver1.1|src|buffer_counter.vhd
c447ae856c11fdead5b8dfc8422e26c9
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
32
PARAMETER_SIGNED_DEC
USR
 constraint(count)
31 downto 0
PARAMETER_STRING
USR
 constraint(bcount)
31 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
LINEDELAY_FIX
# storage
db|LHCF_LOGIC_MAIN.(98).cnf
db|LHCF_LOGIC_MAIN.(98).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver1.1|src|linedelay_fix.vhd
6828f94fbadf4f35d49cd7cb1716d3a
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
nmax
20
PARAMETER_SIGNED_DEC
USR
}
# macro_sequence

# end
# entity
RAM_COUNTER
# storage
db|LHCF_LOGIC_MAIN.(99).cnf
db|LHCF_LOGIC_MAIN.(99).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver1.1|src|ram_counter.vhd
5692e3b6ee22d52ec0c3f15d49a878
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(data_out)
31 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
INTERNALCOUNTER
# storage
db|LHCF_LOGIC_MAIN.(100).cnf
db|LHCF_LOGIC_MAIN.(100).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver1.1|src|internalcounter.vhd
03ca428371811fedcfe098aa32b822
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
3
PARAMETER_SIGNED_DEC
USR
 constraint(preset)
2 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
SCOUNTER
# storage
db|LHCF_LOGIC_MAIN.(101).cnf
db|LHCF_LOGIC_MAIN.(101).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver1.1|src|scounter.vhd
7fb374875a2a6189dc85e9a4a84c37dc
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
6
PARAMETER_SIGNED_DEC
USR
 constraint(count)
5 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
RAM_DPORT_A6D32
# storage
db|LHCF_LOGIC_MAIN.(102).cnf
db|LHCF_LOGIC_MAIN.(102).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver1.1|src|ram_dport_a6d32.vhd
bfea6f8f9b7bd90d078efff3fcf2b
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(address_a)
5 downto 0
PARAMETER_STRING
USR
 constraint(address_b)
5 downto 0
PARAMETER_STRING
USR
 constraint(data_a)
31 downto 0
PARAMETER_STRING
USR
 constraint(data_b)
31 downto 0
PARAMETER_STRING
USR
 constraint(q_a)
31 downto 0
PARAMETER_STRING
USR
 constraint(q_b)
31 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
SHIFT_REG_A
# storage
db|LHCF_LOGIC_MAIN.(103).cnf
db|LHCF_LOGIC_MAIN.(103).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver1.1|src|shift_reg_a.vhd
2f49a8a4f254efd062e535ccfb4044be
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(count_00)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_01)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_02)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_03)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_04)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_05)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_06)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_07)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_08)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_09)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_10)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_11)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_12)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_13)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_14)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_15)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_16)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_17)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_18)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_19)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_20)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_21)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_22)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_23)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_24)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_25)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_26)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_27)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_28)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_29)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_30)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_31)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_32)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_33)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_34)
31 downto 0
PARAMETER_STRING
USR
 constraint(shift_count)
31 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
SHIFT_REG_B
# storage
db|LHCF_LOGIC_MAIN.(104).cnf
db|LHCF_LOGIC_MAIN.(104).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver1.1|src|shift_reg_b.vhd
6978ff47a73813f2bd2a6a27acd194c9
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(input)
31 downto 0
PARAMETER_STRING
USR
 constraint(output)
3 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
DSC_COUNTER
# storage
db|LHCF_LOGIC_MAIN.(105).cnf
db|LHCF_LOGIC_MAIN.(105).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver1.1|src|dsc_counter.vhd
9b94ae2ebc8dbc7fd390cc97a5fc29
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(sdsc2_in)
15 downto 0
PARAMETER_STRING
USR
 constraint(ldsc2_in)
15 downto 0
PARAMETER_STRING
USR
 constraint(count_s00)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_s01)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_s02)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_s03)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_s04)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_s05)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_s06)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_s07)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_s08)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_s09)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_s10)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_s11)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_s12)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_s13)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_s14)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_s15)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_l00)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_l01)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_l02)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_l03)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_l04)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_l05)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_l06)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_l07)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_l08)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_l09)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_l10)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_l11)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_l12)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_l13)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_l14)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_l15)
31 downto 0
PARAMETER_STRING
USR
}
# include_file {
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver1.1|src|components.vhd
eab4468492d76037cfd2ad704a6e7270
}
# macro_sequence

# end
# entity
LB_INT
# storage
db|LHCF_LOGIC_MAIN.(106).cnf
db|LHCF_LOGIC_MAIN.(106).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver1.1|src|lb_int.vhd
cbca5578e84297384f682f3189c528b
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(lad)
15 downto 0
PARAMETER_STRING
USR
 constraint(reg_a1_l1t_mask)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_a1_shower_mask)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_a1_fc_mask)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_a1_l3t_mask)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_a1_shower_p)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_a1_latch_stop_p)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_a1_selfveto_p)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_a1_l2t_l1t_p)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_a2_l1t_mask)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_a2_shower_mask)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_a2_fc_mask)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_a2_l3t_mask)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_a2_shower_p)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_a2_latch_stop_p)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_a2_selfveto_p)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_a2_l2t_l1t_p)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_sel_ecr)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_common_mask)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_atlas_mask)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_dl1t_dl3t_p)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_atlas_p)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_laser_pede_p)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_laser_gen_p)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_laser_gen_enable)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_testout1_mask)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_testout2_mask)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_testout3_mask)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_testout4_mask)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_00)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_01)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_02)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_03)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_04)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_05)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_06)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_07)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_08)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_09)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_10)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_11)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_12)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_13)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_14)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_15)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_16)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_17)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_18)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_19)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_20)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_21)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_22)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_23)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_24)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_25)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_26)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_27)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_28)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_29)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_30)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_31)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_32)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_33)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_34)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_00)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_01)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_02)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_03)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_04)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_05)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_06)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_07)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_08)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_09)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_10)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_11)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_12)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_13)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_14)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_15)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_16)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_17)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_18)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_19)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_20)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_21)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_22)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_23)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_24)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_25)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_26)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_27)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_28)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_29)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_30)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_31)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_32)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_33)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_34)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_status)
31 downto 0
PARAMETER_STRING
USR
 constraint(version)
31 downto 0
PARAMETER_STRING
USR
 constraint(rc_counts1)
31 downto 0
PARAMETER_STRING
USR
 constraint(rc_counts2)
31 downto 0
PARAMETER_STRING
USR
 constraint(rc_counts3)
31 downto 0
PARAMETER_STRING
USR
 constraint(rc_counts4)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_s00)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_s01)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_s02)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_s03)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_s04)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_s05)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_s06)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_s07)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_s08)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_s09)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_s10)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_s11)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_s12)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_s13)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_s14)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_s15)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_l00)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_l01)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_l02)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_l03)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_l04)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_l05)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_l06)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_l07)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_l08)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_l09)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_l10)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_l11)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_l12)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_l13)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_l14)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_l15)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_s00)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_s01)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_s02)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_s03)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_s04)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_s05)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_s06)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_s07)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_s08)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_s09)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_s10)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_s11)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_s12)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_s13)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_s14)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_s15)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_l00)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_l01)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_l02)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_l03)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_l04)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_l05)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_l06)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_l07)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_l08)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_l09)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_l10)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_l11)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_l12)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_l13)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_l14)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_l15)
31 downto 0
PARAMETER_STRING
USR
}
# include_file {
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver1.1|src|components.vhd
eab4468492d76037cfd2ad704a6e7270
}
# macro_sequence

# end
# entity
TESTOUT
# storage
db|LHCF_LOGIC_MAIN.(107).cnf
db|LHCF_LOGIC_MAIN.(107).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver1.1|src|testout.vhd
349fc30a4eb75d171cb6f772f86edea
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(input)
374 downto 0
PARAMETER_STRING
USR
 constraint(mask)
7 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
PLL
# storage
db|LHCF_LOGIC_MAIN.(109).cnf
db|LHCF_LOGIC_MAIN.(109).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.1|src|pll.vhd
5bddc3bbcaafb1ce528e7714cbc31c5
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# macro_sequence

# end
# entity
SYNCHRONIZE
# storage
db|LHCF_LOGIC_MAIN.(110).cnf
db|LHCF_LOGIC_MAIN.(110).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.1|src|synchronize.vhd
e0e5d716fec2a2524db439fa7c226954
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# macro_sequence

# end
# entity
MUX
# storage
db|LHCF_LOGIC_MAIN.(111).cnf
db|LHCF_LOGIC_MAIN.(111).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.1|src|mux.vhd
d1c3d891dd2fccd7cba837081edf28f
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# macro_sequence

# end
# entity
CLK_PULSE
# storage
db|LHCF_LOGIC_MAIN.(112).cnf
db|LHCF_LOGIC_MAIN.(112).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.1|src|clk_pulse.vhd
86fe8a7fa8c29b6171da90fa0789add
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
4
PARAMETER_SIGNED_DEC
USR
 constraint(preset)
3 downto 0
PARAMETER_STRING
USR
}
# include_file {
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.1|src|components.vhd
a48ef021af77ebfb122ca628d3b9c3
}
# macro_sequence

# end
# entity
INTERNALCOUNTER
# storage
db|LHCF_LOGIC_MAIN.(113).cnf
db|LHCF_LOGIC_MAIN.(113).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.1|src|internalcounter.vhd
03ca428371811fedcfe098aa32b822
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
4
PARAMETER_SIGNED_DEC
USR
 constraint(preset)
3 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
PRESETCOUNTER
# storage
db|LHCF_LOGIC_MAIN.(114).cnf
db|LHCF_LOGIC_MAIN.(114).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.1|src|presetcounter.vhd
fabc5d4fdafbaa269d299dc77851cca
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
12
PARAMETER_SIGNED_DEC
USR
 constraint(preset)
11 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
INTERNALCOUNTER
# storage
db|LHCF_LOGIC_MAIN.(115).cnf
db|LHCF_LOGIC_MAIN.(115).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.1|src|internalcounter.vhd
03ca428371811fedcfe098aa32b822
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
12
PARAMETER_SIGNED_DEC
USR
 constraint(preset)
11 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
INTERNALCOUNTER
# storage
db|LHCF_LOGIC_MAIN.(116).cnf
db|LHCF_LOGIC_MAIN.(116).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.1|src|internalcounter.vhd
03ca428371811fedcfe098aa32b822
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
8
PARAMETER_SIGNED_DEC
USR
 constraint(preset)
7 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
INTERNALCOUNTER
# storage
db|LHCF_LOGIC_MAIN.(117).cnf
db|LHCF_LOGIC_MAIN.(117).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.1|src|internalcounter.vhd
03ca428371811fedcfe098aa32b822
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
16
PARAMETER_SIGNED_DEC
USR
 constraint(preset)
15 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
LOGIC_BPTX01
# storage
db|LHCF_LOGIC_MAIN.(118).cnf
db|LHCF_LOGIC_MAIN.(118).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.1|src|logic_bptx01.vhd
ff468dfffb745513ee98d956ee85bca7
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(sellogic)
2 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
INTERNALCOUNTER
# storage
db|LHCF_LOGIC_MAIN.(119).cnf
db|LHCF_LOGIC_MAIN.(119).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.1|src|internalcounter.vhd
03ca428371811fedcfe098aa32b822
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
7
PARAMETER_SIGNED_DEC
USR
 constraint(preset)
6 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
SYC_WIDTH
# storage
db|LHCF_LOGIC_MAIN.(120).cnf
db|LHCF_LOGIC_MAIN.(120).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.1|src|syc_width.vhd
dac7b91a1144e6777fb8be08dabfb9a
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(sdsc_in)
15 downto 0
PARAMETER_STRING
USR
 constraint(sdsc2)
15 downto 0
PARAMETER_STRING
USR
 constraint(ldsc_in)
15 downto 0
PARAMETER_STRING
USR
 constraint(ldsc2)
15 downto 0
PARAMETER_STRING
USR
}
# include_file {
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.1|src|components.vhd
a48ef021af77ebfb122ca628d3b9c3
}
# macro_sequence

# end
# entity
SHOWER_MODULE02
# storage
db|LHCF_LOGIC_MAIN.(121).cnf
db|LHCF_LOGIC_MAIN.(121).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.1|src|shower_module02.vhd
66326c8c518ccbbf8e12e2b4aba8abf
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(sdsc)
15 downto 0
PARAMETER_STRING
USR
 constraint(ldsc)
15 downto 0
PARAMETER_STRING
USR
 constraint(nstep_shower_trg_preset)
5 downto 0
PARAMETER_STRING
USR
 constraint(shower_source_mask)
1 downto 0
PARAMETER_STRING
USR
 constraint(shower_mask)
1 downto 0
PARAMETER_STRING
USR
 constraint(spattern)
15 downto 0
PARAMETER_STRING
USR
 constraint(lpattern)
15 downto 0
PARAMETER_STRING
USR
}
# include_file {
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.1|src|components.vhd
a48ef021af77ebfb122ca628d3b9c3
}
# macro_sequence

# end
# entity
triggerlogic06
# storage
db|LHCF_LOGIC_MAIN.(122).cnf
db|LHCF_LOGIC_MAIN.(122).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.1|src|triggerlogic06.vhd
c7baeeaf2eb3b7a9ba8fbd4d7ec65064
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(sdsc)
15 downto 0
PARAMETER_STRING
USR
 constraint(ldsc)
15 downto 0
PARAMETER_STRING
USR
 constraint(spattern)
15 downto 0
PARAMETER_STRING
USR
 constraint(lpattern)
15 downto 0
PARAMETER_STRING
USR
}
# include_file {
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.1|src|components.vhd
a48ef021af77ebfb122ca628d3b9c3
}
# macro_sequence

# end
# entity
PRESETCOUNTER
# storage
db|LHCF_LOGIC_MAIN.(123).cnf
db|LHCF_LOGIC_MAIN.(123).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.1|src|presetcounter.vhd
fabc5d4fdafbaa269d299dc77851cca
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
6
PARAMETER_SIGNED_DEC
USR
 constraint(preset)
5 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
SPECIAL_TRG_MODULE02
# storage
db|LHCF_LOGIC_MAIN.(124).cnf
db|LHCF_LOGIC_MAIN.(124).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.1|src|special_trg_module02.vhd
7c4aae87f08584edc3fb5377368a7
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(sdsc)
15 downto 0
PARAMETER_STRING
USR
 constraint(ldsc)
15 downto 0
PARAMETER_STRING
USR
 constraint(nstep_special_trg_preset)
5 downto 0
PARAMETER_STRING
USR
 constraint(special_source_mask)
1 downto 0
PARAMETER_STRING
USR
 constraint(special_trg_mask)
1 downto 0
PARAMETER_STRING
USR
}
# include_file {
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.1|src|components.vhd
a48ef021af77ebfb122ca628d3b9c3
}
# macro_sequence

# end
# entity
triggerlogic08
# storage
db|LHCF_LOGIC_MAIN.(125).cnf
db|LHCF_LOGIC_MAIN.(125).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.1|src|triggerlogic08.vhd
cf192997a7801e18203d9b991a1dfbce
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(sdsc)
15 downto 0
PARAMETER_STRING
USR
 constraint(ldsc)
15 downto 0
PARAMETER_STRING
USR
}
# include_file {
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.1|src|components.vhd
a48ef021af77ebfb122ca628d3b9c3
}
# macro_sequence

# end
# entity
PRESETCOUNTER
# storage
db|LHCF_LOGIC_MAIN.(126).cnf
db|LHCF_LOGIC_MAIN.(126).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.1|src|presetcounter.vhd
fabc5d4fdafbaa269d299dc77851cca
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
24
PARAMETER_SIGNED_DEC
USR
 constraint(preset)
23 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
LINEDELAY
# storage
db|LHCF_LOGIC_MAIN.(127).cnf
db|LHCF_LOGIC_MAIN.(127).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.1|src|linedelay.vhd
60c992a71cbdeac5e9b732cdf247874
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
nmax
87
PARAMETER_SIGNED_DEC
USR
nbits
7
PARAMETER_SIGNED_DEC
USR
 constraint(dselect)
6 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
FC_MODULE
# storage
db|LHCF_LOGIC_MAIN.(128).cnf
db|LHCF_LOGIC_MAIN.(128).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.1|src|fc_module.vhd
64a4acffb5b911bb6b48190fc9967a
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(fc_mask)
7 downto 0
PARAMETER_STRING
USR
 constraint(fc)
3 downto 0
PARAMETER_STRING
USR
 constraint(fc2)
3 downto 0
PARAMETER_STRING
USR
 constraint(pattern)
3 downto 0
PARAMETER_STRING
USR
 constraint(fcl)
3 downto 0
PARAMETER_STRING
USR
}
# include_file {
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.1|src|components.vhd
a48ef021af77ebfb122ca628d3b9c3
}
# macro_sequence

# end
# entity
LOGIC_FC
# storage
db|LHCF_LOGIC_MAIN.(129).cnf
db|LHCF_LOGIC_MAIN.(129).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.1|src|logic_fc.vhd
c5e46d559b794e67faee8fff82608215
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(input)
3 downto 0
PARAMETER_STRING
USR
 constraint(sel)
7 downto 0
PARAMETER_STRING
USR
 constraint(output)
3 downto 0
PARAMETER_STRING
USR
 constraint(bout)
3 downto 0
PARAMETER_STRING
USR
}
# include_file {
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.1|src|components.vhd
a48ef021af77ebfb122ca628d3b9c3
}
# macro_sequence

# end
# entity
LATCH_M
# storage
db|LHCF_LOGIC_MAIN.(130).cnf
db|LHCF_LOGIC_MAIN.(130).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.1|src|latch_m.vhd
c4644546152137e9321d60a32be554
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# macro_sequence

# end
# entity
INTERNALCOUNTER
# storage
db|LHCF_LOGIC_MAIN.(131).cnf
db|LHCF_LOGIC_MAIN.(131).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.1|src|internalcounter.vhd
03ca428371811fedcfe098aa32b822
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
24
PARAMETER_SIGNED_DEC
USR
 constraint(preset)
23 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
INTERNALCOUNTER3
# storage
db|LHCF_LOGIC_MAIN.(132).cnf
db|LHCF_LOGIC_MAIN.(132).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.1|src|internalcounter3.vhd
851db7775450c56eada9cdebb6c3508e
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
20
PARAMETER_SIGNED_DEC
USR
 constraint(preset)
19 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
BUFFER_SIGNAL
# storage
db|LHCF_LOGIC_MAIN.(133).cnf
db|LHCF_LOGIC_MAIN.(133).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.1|src|buffer_signal.vhd
2c64362d9046db4f07f711eb2383a8a
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# macro_sequence

# end
# entity
GATEandDELAY
# storage
db|LHCF_LOGIC_MAIN.(134).cnf
db|LHCF_LOGIC_MAIN.(134).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.1|src|gateanddelay.vhd
ccec23f40af121c3325c8b684d2eed1
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(delay)
7 downto 0
PARAMETER_STRING
USR
 constraint(width)
7 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
EN_COUNTER
# storage
db|LHCF_LOGIC_MAIN.(135).cnf
db|LHCF_LOGIC_MAIN.(135).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.1|src|en_counter.vhd
5270b93680d52a4bce27b09c79959713
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(count_max)
15 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
INTERNALCOUNTER
# storage
db|LHCF_LOGIC_MAIN.(136).cnf
db|LHCF_LOGIC_MAIN.(136).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.1|src|internalcounter.vhd
03ca428371811fedcfe098aa32b822
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
1
PARAMETER_SIGNED_DEC
USR
 constraint(preset)
0 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
INTERNALCOUNTER
# storage
db|LHCF_LOGIC_MAIN.(137).cnf
db|LHCF_LOGIC_MAIN.(137).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.1|src|internalcounter.vhd
03ca428371811fedcfe098aa32b822
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
6
PARAMETER_SIGNED_DEC
USR
 constraint(preset)
5 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
SCOUNTER3
# storage
db|LHCF_LOGIC_MAIN.(138).cnf
db|LHCF_LOGIC_MAIN.(138).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.1|src|scounter3.vhd
8bb0ba1c1300144feda9cfb69385b0
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
32
PARAMETER_SIGNED_DEC
USR
 constraint(bcount)
31 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
SCOUNTER3
# storage
db|LHCF_LOGIC_MAIN.(139).cnf
db|LHCF_LOGIC_MAIN.(139).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.1|src|scounter3.vhd
8bb0ba1c1300144feda9cfb69385b0
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
24
PARAMETER_SIGNED_DEC
USR
 constraint(bcount)
23 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
SCOUNTER3
# storage
db|LHCF_LOGIC_MAIN.(140).cnf
db|LHCF_LOGIC_MAIN.(140).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.1|src|scounter3.vhd
8bb0ba1c1300144feda9cfb69385b0
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
16
PARAMETER_SIGNED_DEC
USR
 constraint(bcount)
15 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
CLK_COUNTER2
# storage
db|LHCF_LOGIC_MAIN.(141).cnf
db|LHCF_LOGIC_MAIN.(141).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.1|src|clk_counter2.vhd
3f96824c1ae41c8f1ab5037488f242
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(count)
31 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
FIFO_COUNTER
# storage
db|LHCF_LOGIC_MAIN.(142).cnf
db|LHCF_LOGIC_MAIN.(142).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.1|src|fifo_counter.vhd
e3474cbec83aa067d1d9a4be91eb195
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(count)
31 downto 0
PARAMETER_STRING
USR
 constraint(output0)
31 downto 0
PARAMETER_STRING
USR
 constraint(output1)
31 downto 0
PARAMETER_STRING
USR
 constraint(output2)
31 downto 0
PARAMETER_STRING
USR
 constraint(output3)
31 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
CLK_COUNTER3
# storage
db|LHCF_LOGIC_MAIN.(143).cnf
db|LHCF_LOGIC_MAIN.(143).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.1|src|clk_counter3.vhd
23b826257ddafd2e33716891a69f321
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
32
PARAMETER_SIGNED_DEC
USR
 constraint(bcount1)
31 downto 0
PARAMETER_STRING
USR
 constraint(bcount2)
31 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
SCOUNTER_2LATCH
# storage
db|LHCF_LOGIC_MAIN.(144).cnf
db|LHCF_LOGIC_MAIN.(144).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.1|src|sounter_2latch.vhd
e9365753932368bfc6663664aa7a2bf
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
32
PARAMETER_SIGNED_DEC
USR
 constraint(bcount1)
31 downto 0
PARAMETER_STRING
USR
 constraint(bcount2)
31 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
SCOUNTER_2LATCH
# storage
db|LHCF_LOGIC_MAIN.(145).cnf
db|LHCF_LOGIC_MAIN.(145).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.1|src|sounter_2latch.vhd
e9365753932368bfc6663664aa7a2bf
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
24
PARAMETER_SIGNED_DEC
USR
 constraint(bcount1)
23 downto 0
PARAMETER_STRING
USR
 constraint(bcount2)
23 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
SCOUNTER_2LATCH
# storage
db|LHCF_LOGIC_MAIN.(146).cnf
db|LHCF_LOGIC_MAIN.(146).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.1|src|sounter_2latch.vhd
e9365753932368bfc6663664aa7a2bf
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
16
PARAMETER_SIGNED_DEC
USR
 constraint(bcount1)
15 downto 0
PARAMETER_STRING
USR
 constraint(bcount2)
15 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
CLK_COUNTER3
# storage
db|LHCF_LOGIC_MAIN.(147).cnf
db|LHCF_LOGIC_MAIN.(147).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.1|src|clk_counter3.vhd
23b826257ddafd2e33716891a69f321
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
16
PARAMETER_SIGNED_DEC
USR
 constraint(bcount1)
15 downto 0
PARAMETER_STRING
USR
 constraint(bcount2)
15 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
SCOUNTER_2LATCH
# storage
db|LHCF_LOGIC_MAIN.(148).cnf
db|LHCF_LOGIC_MAIN.(148).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.1|src|sounter_2latch.vhd
e9365753932368bfc6663664aa7a2bf
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
8
PARAMETER_SIGNED_DEC
USR
 constraint(bcount1)
7 downto 0
PARAMETER_STRING
USR
 constraint(bcount2)
7 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
BUFFER_COUNTER
# storage
db|LHCF_LOGIC_MAIN.(149).cnf
db|LHCF_LOGIC_MAIN.(149).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.1|src|buffer_counter.vhd
c447ae856c11fdead5b8dfc8422e26c9
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
32
PARAMETER_SIGNED_DEC
USR
 constraint(count)
31 downto 0
PARAMETER_STRING
USR
 constraint(bcount)
31 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
LINEDELAY_FIX
# storage
db|LHCF_LOGIC_MAIN.(150).cnf
db|LHCF_LOGIC_MAIN.(150).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.1|src|linedelay_fix.vhd
6828f94fbadf4f35d49cd7cb1716d3a
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
nmax
20
PARAMETER_SIGNED_DEC
USR
}
# macro_sequence

# end
# entity
RAM_COUNTER
# storage
db|LHCF_LOGIC_MAIN.(151).cnf
db|LHCF_LOGIC_MAIN.(151).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.1|src|ram_counter.vhd
5692e3b6ee22d52ec0c3f15d49a878
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(data_out)
31 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
INTERNALCOUNTER
# storage
db|LHCF_LOGIC_MAIN.(152).cnf
db|LHCF_LOGIC_MAIN.(152).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.1|src|internalcounter.vhd
03ca428371811fedcfe098aa32b822
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
3
PARAMETER_SIGNED_DEC
USR
 constraint(preset)
2 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
SCOUNTER
# storage
db|LHCF_LOGIC_MAIN.(153).cnf
db|LHCF_LOGIC_MAIN.(153).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.1|src|scounter.vhd
7fb374875a2a6189dc85e9a4a84c37dc
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
6
PARAMETER_SIGNED_DEC
USR
 constraint(count)
5 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
RAM_DPORT_A6D32
# storage
db|LHCF_LOGIC_MAIN.(154).cnf
db|LHCF_LOGIC_MAIN.(154).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.1|src|ram_dport_a6d32.vhd
bfea6f8f9b7bd90d078efff3fcf2b
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(address_a)
5 downto 0
PARAMETER_STRING
USR
 constraint(address_b)
5 downto 0
PARAMETER_STRING
USR
 constraint(data_a)
31 downto 0
PARAMETER_STRING
USR
 constraint(data_b)
31 downto 0
PARAMETER_STRING
USR
 constraint(q_a)
31 downto 0
PARAMETER_STRING
USR
 constraint(q_b)
31 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
SHIFT_REG_A
# storage
db|LHCF_LOGIC_MAIN.(155).cnf
db|LHCF_LOGIC_MAIN.(155).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.1|src|shift_reg_a.vhd
2f49a8a4f254efd062e535ccfb4044be
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(count_00)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_01)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_02)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_03)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_04)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_05)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_06)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_07)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_08)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_09)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_10)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_11)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_12)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_13)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_14)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_15)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_16)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_17)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_18)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_19)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_20)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_21)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_22)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_23)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_24)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_25)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_26)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_27)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_28)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_29)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_30)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_31)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_32)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_33)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_34)
31 downto 0
PARAMETER_STRING
USR
 constraint(shift_count)
31 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
SHIFT_REG_B
# storage
db|LHCF_LOGIC_MAIN.(156).cnf
db|LHCF_LOGIC_MAIN.(156).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.1|src|shift_reg_b.vhd
6978ff47a73813f2bd2a6a27acd194c9
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(input)
31 downto 0
PARAMETER_STRING
USR
 constraint(output)
3 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
DSC_COUNTER
# storage
db|LHCF_LOGIC_MAIN.(157).cnf
db|LHCF_LOGIC_MAIN.(157).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.1|src|dsc_counter.vhd
9b94ae2ebc8dbc7fd390cc97a5fc29
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(sdsc2_in)
15 downto 0
PARAMETER_STRING
USR
 constraint(ldsc2_in)
15 downto 0
PARAMETER_STRING
USR
 constraint(count_s00)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_s01)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_s02)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_s03)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_s04)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_s05)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_s06)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_s07)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_s08)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_s09)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_s10)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_s11)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_s12)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_s13)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_s14)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_s15)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_l00)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_l01)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_l02)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_l03)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_l04)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_l05)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_l06)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_l07)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_l08)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_l09)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_l10)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_l11)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_l12)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_l13)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_l14)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_l15)
31 downto 0
PARAMETER_STRING
USR
}
# include_file {
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.1|src|components.vhd
a48ef021af77ebfb122ca628d3b9c3
}
# macro_sequence

# end
# entity
LB_INT
# storage
db|LHCF_LOGIC_MAIN.(158).cnf
db|LHCF_LOGIC_MAIN.(158).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.1|src|lb_int.vhd
c85ffa8475d4ef6b249a4371d0b0b4d1
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(lad)
15 downto 0
PARAMETER_STRING
USR
 constraint(reg_a1_l1t_mask)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_a1_shower_mask)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_a1_fc_mask)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_a1_l3t_mask)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_a1_shower_p)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_a1_latch_stop_p)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_a1_selfveto_p)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_a1_l2t_l1t_p)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_a2_l1t_mask)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_a2_shower_mask)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_a2_fc_mask)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_a2_l3t_mask)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_a2_shower_p)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_a2_latch_stop_p)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_a2_selfveto_p)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_a2_l2t_l1t_p)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_sel_ecr)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_common_mask)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_atlas_mask)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_dl1t_dl3t_p)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_atlas_p)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_laser_pede_p)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_laser_gen_p)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_laser_gen_enable)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_testout1_mask)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_testout2_mask)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_testout3_mask)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_testout4_mask)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_00)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_01)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_02)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_03)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_04)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_05)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_06)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_07)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_08)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_09)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_10)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_11)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_12)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_13)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_14)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_15)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_16)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_17)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_18)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_19)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_20)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_21)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_22)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_23)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_24)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_25)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_26)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_27)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_28)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_29)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_30)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_31)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_32)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_33)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_34)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_00)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_01)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_02)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_03)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_04)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_05)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_06)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_07)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_08)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_09)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_10)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_11)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_12)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_13)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_14)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_15)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_16)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_17)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_18)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_19)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_20)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_21)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_22)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_23)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_24)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_25)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_26)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_27)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_28)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_29)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_30)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_31)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_32)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_33)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_34)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_status)
31 downto 0
PARAMETER_STRING
USR
 constraint(version)
31 downto 0
PARAMETER_STRING
USR
 constraint(rc_counts1)
31 downto 0
PARAMETER_STRING
USR
 constraint(rc_counts2)
31 downto 0
PARAMETER_STRING
USR
 constraint(rc_counts3)
31 downto 0
PARAMETER_STRING
USR
 constraint(rc_counts4)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_s00)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_s01)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_s02)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_s03)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_s04)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_s05)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_s06)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_s07)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_s08)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_s09)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_s10)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_s11)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_s12)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_s13)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_s14)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_s15)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_l00)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_l01)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_l02)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_l03)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_l04)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_l05)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_l06)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_l07)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_l08)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_l09)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_l10)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_l11)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_l12)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_l13)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_l14)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_l15)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_s00)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_s01)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_s02)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_s03)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_s04)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_s05)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_s06)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_s07)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_s08)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_s09)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_s10)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_s11)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_s12)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_s13)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_s14)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_s15)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_l00)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_l01)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_l02)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_l03)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_l04)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_l05)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_l06)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_l07)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_l08)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_l09)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_l10)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_l11)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_l12)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_l13)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_l14)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_l15)
31 downto 0
PARAMETER_STRING
USR
}
# include_file {
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.1|src|components.vhd
a48ef021af77ebfb122ca628d3b9c3
}
# macro_sequence

# end
# entity
TESTOUT
# storage
db|LHCF_LOGIC_MAIN.(159).cnf
db|LHCF_LOGIC_MAIN.(159).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.1|src|testout.vhd
afb1dfd3dda273b5b9bb87d01f6dbcc1
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(input)
385 downto 0
PARAMETER_STRING
USR
 constraint(mask)
11 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
LHCF_LOGIC_MAIN
# storage
db|LHCF_LOGIC_MAIN.(108).cnf
db|LHCF_LOGIC_MAIN.(108).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.1|src|lhcf_logic_main.vhd
dc809fb71a7493866ea69a1305d1e14
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# include_file {
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.1|src|components.vhd
a48ef021af77ebfb122ca628d3b9c3
}
# macro_sequence

# end
# entity
LHCF_LOGIC_MAIN
# storage
db|LHCF_LOGIC_MAIN.(160).cnf
db|LHCF_LOGIC_MAIN.(160).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.2|src|lhcf_logic_main.vhd
3258e887e8897dca6cfc6f98136aab9d
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# include_file {
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.2|src|components.vhd
a48ef021af77ebfb122ca628d3b9c3
}
# macro_sequence

# end
# entity
PLL
# storage
db|LHCF_LOGIC_MAIN.(161).cnf
db|LHCF_LOGIC_MAIN.(161).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.2|src|pll.vhd
5bddc3bbcaafb1ce528e7714cbc31c5
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# macro_sequence

# end
# entity
SYNCHRONIZE
# storage
db|LHCF_LOGIC_MAIN.(162).cnf
db|LHCF_LOGIC_MAIN.(162).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.2|src|synchronize.vhd
e0e5d716fec2a2524db439fa7c226954
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# macro_sequence

# end
# entity
MUX
# storage
db|LHCF_LOGIC_MAIN.(163).cnf
db|LHCF_LOGIC_MAIN.(163).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.2|src|mux.vhd
d1c3d891dd2fccd7cba837081edf28f
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# macro_sequence

# end
# entity
CLK_PULSE
# storage
db|LHCF_LOGIC_MAIN.(164).cnf
db|LHCF_LOGIC_MAIN.(164).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.2|src|clk_pulse.vhd
86fe8a7fa8c29b6171da90fa0789add
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
4
PARAMETER_SIGNED_DEC
USR
 constraint(preset)
3 downto 0
PARAMETER_STRING
USR
}
# include_file {
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.2|src|components.vhd
a48ef021af77ebfb122ca628d3b9c3
}
# macro_sequence

# end
# entity
INTERNALCOUNTER
# storage
db|LHCF_LOGIC_MAIN.(165).cnf
db|LHCF_LOGIC_MAIN.(165).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.2|src|internalcounter.vhd
03ca428371811fedcfe098aa32b822
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
4
PARAMETER_SIGNED_DEC
USR
 constraint(preset)
3 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
PRESETCOUNTER
# storage
db|LHCF_LOGIC_MAIN.(166).cnf
db|LHCF_LOGIC_MAIN.(166).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.2|src|presetcounter.vhd
fabc5d4fdafbaa269d299dc77851cca
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
12
PARAMETER_SIGNED_DEC
USR
 constraint(preset)
11 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
INTERNALCOUNTER
# storage
db|LHCF_LOGIC_MAIN.(167).cnf
db|LHCF_LOGIC_MAIN.(167).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.2|src|internalcounter.vhd
03ca428371811fedcfe098aa32b822
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
12
PARAMETER_SIGNED_DEC
USR
 constraint(preset)
11 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
INTERNALCOUNTER
# storage
db|LHCF_LOGIC_MAIN.(168).cnf
db|LHCF_LOGIC_MAIN.(168).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.2|src|internalcounter.vhd
03ca428371811fedcfe098aa32b822
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
8
PARAMETER_SIGNED_DEC
USR
 constraint(preset)
7 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
INTERNALCOUNTER
# storage
db|LHCF_LOGIC_MAIN.(169).cnf
db|LHCF_LOGIC_MAIN.(169).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.2|src|internalcounter.vhd
03ca428371811fedcfe098aa32b822
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
16
PARAMETER_SIGNED_DEC
USR
 constraint(preset)
15 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
LOGIC_BPTX01
# storage
db|LHCF_LOGIC_MAIN.(170).cnf
db|LHCF_LOGIC_MAIN.(170).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.2|src|logic_bptx01.vhd
ff468dfffb745513ee98d956ee85bca7
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(sellogic)
2 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
INTERNALCOUNTER
# storage
db|LHCF_LOGIC_MAIN.(171).cnf
db|LHCF_LOGIC_MAIN.(171).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.2|src|internalcounter.vhd
03ca428371811fedcfe098aa32b822
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
7
PARAMETER_SIGNED_DEC
USR
 constraint(preset)
6 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
SYC_WIDTH
# storage
db|LHCF_LOGIC_MAIN.(172).cnf
db|LHCF_LOGIC_MAIN.(172).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.2|src|syc_width.vhd
dac7b91a1144e6777fb8be08dabfb9a
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(sdsc_in)
15 downto 0
PARAMETER_STRING
USR
 constraint(sdsc2)
15 downto 0
PARAMETER_STRING
USR
 constraint(ldsc_in)
15 downto 0
PARAMETER_STRING
USR
 constraint(ldsc2)
15 downto 0
PARAMETER_STRING
USR
}
# include_file {
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.2|src|components.vhd
a48ef021af77ebfb122ca628d3b9c3
}
# macro_sequence

# end
# entity
SHOWER_MODULE02
# storage
db|LHCF_LOGIC_MAIN.(173).cnf
db|LHCF_LOGIC_MAIN.(173).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.2|src|shower_module02.vhd
66326c8c518ccbbf8e12e2b4aba8abf
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(sdsc)
15 downto 0
PARAMETER_STRING
USR
 constraint(ldsc)
15 downto 0
PARAMETER_STRING
USR
 constraint(nstep_shower_trg_preset)
5 downto 0
PARAMETER_STRING
USR
 constraint(shower_source_mask)
1 downto 0
PARAMETER_STRING
USR
 constraint(shower_mask)
1 downto 0
PARAMETER_STRING
USR
 constraint(spattern)
15 downto 0
PARAMETER_STRING
USR
 constraint(lpattern)
15 downto 0
PARAMETER_STRING
USR
}
# include_file {
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.2|src|components.vhd
a48ef021af77ebfb122ca628d3b9c3
}
# macro_sequence

# end
# entity
triggerlogic06
# storage
db|LHCF_LOGIC_MAIN.(174).cnf
db|LHCF_LOGIC_MAIN.(174).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.2|src|triggerlogic06.vhd
c7baeeaf2eb3b7a9ba8fbd4d7ec65064
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(sdsc)
15 downto 0
PARAMETER_STRING
USR
 constraint(ldsc)
15 downto 0
PARAMETER_STRING
USR
 constraint(spattern)
15 downto 0
PARAMETER_STRING
USR
 constraint(lpattern)
15 downto 0
PARAMETER_STRING
USR
}
# include_file {
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.2|src|components.vhd
a48ef021af77ebfb122ca628d3b9c3
}
# macro_sequence

# end
# entity
PRESETCOUNTER
# storage
db|LHCF_LOGIC_MAIN.(175).cnf
db|LHCF_LOGIC_MAIN.(175).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.2|src|presetcounter.vhd
fabc5d4fdafbaa269d299dc77851cca
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
6
PARAMETER_SIGNED_DEC
USR
 constraint(preset)
5 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
SPECIAL_TRG_MODULE02
# storage
db|LHCF_LOGIC_MAIN.(176).cnf
db|LHCF_LOGIC_MAIN.(176).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.2|src|special_trg_module02.vhd
7c4aae87f08584edc3fb5377368a7
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(sdsc)
15 downto 0
PARAMETER_STRING
USR
 constraint(ldsc)
15 downto 0
PARAMETER_STRING
USR
 constraint(nstep_special_trg_preset)
5 downto 0
PARAMETER_STRING
USR
 constraint(special_source_mask)
1 downto 0
PARAMETER_STRING
USR
 constraint(special_trg_mask)
1 downto 0
PARAMETER_STRING
USR
}
# include_file {
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.2|src|components.vhd
a48ef021af77ebfb122ca628d3b9c3
}
# macro_sequence

# end
# entity
triggerlogic08
# storage
db|LHCF_LOGIC_MAIN.(177).cnf
db|LHCF_LOGIC_MAIN.(177).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.2|src|triggerlogic08.vhd
cf192997a7801e18203d9b991a1dfbce
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(sdsc)
15 downto 0
PARAMETER_STRING
USR
 constraint(ldsc)
15 downto 0
PARAMETER_STRING
USR
}
# include_file {
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.2|src|components.vhd
a48ef021af77ebfb122ca628d3b9c3
}
# macro_sequence

# end
# entity
PRESETCOUNTER
# storage
db|LHCF_LOGIC_MAIN.(178).cnf
db|LHCF_LOGIC_MAIN.(178).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.2|src|presetcounter.vhd
fabc5d4fdafbaa269d299dc77851cca
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
24
PARAMETER_SIGNED_DEC
USR
 constraint(preset)
23 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
LINEDELAY
# storage
db|LHCF_LOGIC_MAIN.(179).cnf
db|LHCF_LOGIC_MAIN.(179).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.2|src|linedelay.vhd
60c992a71cbdeac5e9b732cdf247874
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
nmax
87
PARAMETER_SIGNED_DEC
USR
nbits
7
PARAMETER_SIGNED_DEC
USR
 constraint(dselect)
6 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
FC_MODULE
# storage
db|LHCF_LOGIC_MAIN.(180).cnf
db|LHCF_LOGIC_MAIN.(180).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.2|src|fc_module.vhd
64a4acffb5b911bb6b48190fc9967a
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(fc_mask)
7 downto 0
PARAMETER_STRING
USR
 constraint(fc)
3 downto 0
PARAMETER_STRING
USR
 constraint(fc2)
3 downto 0
PARAMETER_STRING
USR
 constraint(pattern)
3 downto 0
PARAMETER_STRING
USR
 constraint(fcl)
3 downto 0
PARAMETER_STRING
USR
}
# include_file {
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.2|src|components.vhd
a48ef021af77ebfb122ca628d3b9c3
}
# macro_sequence

# end
# entity
LOGIC_FC
# storage
db|LHCF_LOGIC_MAIN.(181).cnf
db|LHCF_LOGIC_MAIN.(181).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.2|src|logic_fc.vhd
c5e46d559b794e67faee8fff82608215
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(input)
3 downto 0
PARAMETER_STRING
USR
 constraint(sel)
7 downto 0
PARAMETER_STRING
USR
 constraint(output)
3 downto 0
PARAMETER_STRING
USR
 constraint(bout)
3 downto 0
PARAMETER_STRING
USR
}
# include_file {
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.2|src|components.vhd
a48ef021af77ebfb122ca628d3b9c3
}
# macro_sequence

# end
# entity
LATCH_M
# storage
db|LHCF_LOGIC_MAIN.(182).cnf
db|LHCF_LOGIC_MAIN.(182).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.2|src|latch_m.vhd
c4644546152137e9321d60a32be554
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# macro_sequence

# end
# entity
INTERNALCOUNTER
# storage
db|LHCF_LOGIC_MAIN.(183).cnf
db|LHCF_LOGIC_MAIN.(183).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.2|src|internalcounter.vhd
03ca428371811fedcfe098aa32b822
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
24
PARAMETER_SIGNED_DEC
USR
 constraint(preset)
23 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
INTERNALCOUNTER3
# storage
db|LHCF_LOGIC_MAIN.(184).cnf
db|LHCF_LOGIC_MAIN.(184).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.2|src|internalcounter3.vhd
851db7775450c56eada9cdebb6c3508e
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
20
PARAMETER_SIGNED_DEC
USR
 constraint(preset)
19 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
BUFFER_SIGNAL
# storage
db|LHCF_LOGIC_MAIN.(185).cnf
db|LHCF_LOGIC_MAIN.(185).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.2|src|buffer_signal.vhd
2c64362d9046db4f07f711eb2383a8a
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# macro_sequence

# end
# entity
GATEandDELAY
# storage
db|LHCF_LOGIC_MAIN.(186).cnf
db|LHCF_LOGIC_MAIN.(186).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.2|src|gateanddelay.vhd
ccec23f40af121c3325c8b684d2eed1
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(delay)
7 downto 0
PARAMETER_STRING
USR
 constraint(width)
7 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
EN_COUNTER
# storage
db|LHCF_LOGIC_MAIN.(187).cnf
db|LHCF_LOGIC_MAIN.(187).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.2|src|en_counter.vhd
5270b93680d52a4bce27b09c79959713
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(count_max)
15 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
INTERNALCOUNTER
# storage
db|LHCF_LOGIC_MAIN.(188).cnf
db|LHCF_LOGIC_MAIN.(188).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.2|src|internalcounter.vhd
03ca428371811fedcfe098aa32b822
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
1
PARAMETER_SIGNED_DEC
USR
 constraint(preset)
0 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
INTERNALCOUNTER
# storage
db|LHCF_LOGIC_MAIN.(189).cnf
db|LHCF_LOGIC_MAIN.(189).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.2|src|internalcounter.vhd
03ca428371811fedcfe098aa32b822
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
6
PARAMETER_SIGNED_DEC
USR
 constraint(preset)
5 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
SCOUNTER3
# storage
db|LHCF_LOGIC_MAIN.(190).cnf
db|LHCF_LOGIC_MAIN.(190).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.2|src|scounter3.vhd
8bb0ba1c1300144feda9cfb69385b0
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
32
PARAMETER_SIGNED_DEC
USR
 constraint(bcount)
31 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
SCOUNTER3
# storage
db|LHCF_LOGIC_MAIN.(191).cnf
db|LHCF_LOGIC_MAIN.(191).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.2|src|scounter3.vhd
8bb0ba1c1300144feda9cfb69385b0
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
24
PARAMETER_SIGNED_DEC
USR
 constraint(bcount)
23 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
SCOUNTER3
# storage
db|LHCF_LOGIC_MAIN.(192).cnf
db|LHCF_LOGIC_MAIN.(192).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.2|src|scounter3.vhd
8bb0ba1c1300144feda9cfb69385b0
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
16
PARAMETER_SIGNED_DEC
USR
 constraint(bcount)
15 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
CLK_COUNTER2
# storage
db|LHCF_LOGIC_MAIN.(193).cnf
db|LHCF_LOGIC_MAIN.(193).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.2|src|clk_counter2.vhd
3f96824c1ae41c8f1ab5037488f242
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(count)
31 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
FIFO_COUNTER
# storage
db|LHCF_LOGIC_MAIN.(194).cnf
db|LHCF_LOGIC_MAIN.(194).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.2|src|fifo_counter.vhd
e3474cbec83aa067d1d9a4be91eb195
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(count)
31 downto 0
PARAMETER_STRING
USR
 constraint(output0)
31 downto 0
PARAMETER_STRING
USR
 constraint(output1)
31 downto 0
PARAMETER_STRING
USR
 constraint(output2)
31 downto 0
PARAMETER_STRING
USR
 constraint(output3)
31 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
CLK_COUNTER3
# storage
db|LHCF_LOGIC_MAIN.(195).cnf
db|LHCF_LOGIC_MAIN.(195).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.2|src|clk_counter3.vhd
23b826257ddafd2e33716891a69f321
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
32
PARAMETER_SIGNED_DEC
USR
 constraint(bcount1)
31 downto 0
PARAMETER_STRING
USR
 constraint(bcount2)
31 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
SCOUNTER_2LATCH
# storage
db|LHCF_LOGIC_MAIN.(196).cnf
db|LHCF_LOGIC_MAIN.(196).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.2|src|sounter_2latch.vhd
e9365753932368bfc6663664aa7a2bf
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
32
PARAMETER_SIGNED_DEC
USR
 constraint(bcount1)
31 downto 0
PARAMETER_STRING
USR
 constraint(bcount2)
31 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
SCOUNTER_2LATCH
# storage
db|LHCF_LOGIC_MAIN.(197).cnf
db|LHCF_LOGIC_MAIN.(197).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.2|src|sounter_2latch.vhd
e9365753932368bfc6663664aa7a2bf
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
24
PARAMETER_SIGNED_DEC
USR
 constraint(bcount1)
23 downto 0
PARAMETER_STRING
USR
 constraint(bcount2)
23 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
SCOUNTER_2LATCH
# storage
db|LHCF_LOGIC_MAIN.(198).cnf
db|LHCF_LOGIC_MAIN.(198).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.2|src|sounter_2latch.vhd
e9365753932368bfc6663664aa7a2bf
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
16
PARAMETER_SIGNED_DEC
USR
 constraint(bcount1)
15 downto 0
PARAMETER_STRING
USR
 constraint(bcount2)
15 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
CLK_COUNTER3
# storage
db|LHCF_LOGIC_MAIN.(199).cnf
db|LHCF_LOGIC_MAIN.(199).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.2|src|clk_counter3.vhd
23b826257ddafd2e33716891a69f321
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
16
PARAMETER_SIGNED_DEC
USR
 constraint(bcount1)
15 downto 0
PARAMETER_STRING
USR
 constraint(bcount2)
15 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
SCOUNTER_2LATCH
# storage
db|LHCF_LOGIC_MAIN.(200).cnf
db|LHCF_LOGIC_MAIN.(200).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.2|src|sounter_2latch.vhd
e9365753932368bfc6663664aa7a2bf
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
8
PARAMETER_SIGNED_DEC
USR
 constraint(bcount1)
7 downto 0
PARAMETER_STRING
USR
 constraint(bcount2)
7 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
BUFFER_COUNTER
# storage
db|LHCF_LOGIC_MAIN.(201).cnf
db|LHCF_LOGIC_MAIN.(201).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.2|src|buffer_counter.vhd
c447ae856c11fdead5b8dfc8422e26c9
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
32
PARAMETER_SIGNED_DEC
USR
 constraint(count)
31 downto 0
PARAMETER_STRING
USR
 constraint(bcount)
31 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
LINEDELAY_FIX
# storage
db|LHCF_LOGIC_MAIN.(202).cnf
db|LHCF_LOGIC_MAIN.(202).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.2|src|linedelay_fix.vhd
6828f94fbadf4f35d49cd7cb1716d3a
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
nmax
20
PARAMETER_SIGNED_DEC
USR
}
# macro_sequence

# end
# entity
RAM_COUNTER
# storage
db|LHCF_LOGIC_MAIN.(203).cnf
db|LHCF_LOGIC_MAIN.(203).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.2|src|ram_counter.vhd
5692e3b6ee22d52ec0c3f15d49a878
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(data_out)
31 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
INTERNALCOUNTER
# storage
db|LHCF_LOGIC_MAIN.(204).cnf
db|LHCF_LOGIC_MAIN.(204).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.2|src|internalcounter.vhd
03ca428371811fedcfe098aa32b822
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
3
PARAMETER_SIGNED_DEC
USR
 constraint(preset)
2 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
SCOUNTER
# storage
db|LHCF_LOGIC_MAIN.(205).cnf
db|LHCF_LOGIC_MAIN.(205).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.2|src|scounter.vhd
7fb374875a2a6189dc85e9a4a84c37dc
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
6
PARAMETER_SIGNED_DEC
USR
 constraint(count)
5 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
RAM_DPORT_A6D32
# storage
db|LHCF_LOGIC_MAIN.(206).cnf
db|LHCF_LOGIC_MAIN.(206).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.2|src|ram_dport_a6d32.vhd
bfea6f8f9b7bd90d078efff3fcf2b
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(address_a)
5 downto 0
PARAMETER_STRING
USR
 constraint(address_b)
5 downto 0
PARAMETER_STRING
USR
 constraint(data_a)
31 downto 0
PARAMETER_STRING
USR
 constraint(data_b)
31 downto 0
PARAMETER_STRING
USR
 constraint(q_a)
31 downto 0
PARAMETER_STRING
USR
 constraint(q_b)
31 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
SHIFT_REG_A
# storage
db|LHCF_LOGIC_MAIN.(207).cnf
db|LHCF_LOGIC_MAIN.(207).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.2|src|shift_reg_a.vhd
2f49a8a4f254efd062e535ccfb4044be
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(count_00)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_01)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_02)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_03)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_04)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_05)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_06)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_07)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_08)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_09)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_10)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_11)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_12)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_13)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_14)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_15)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_16)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_17)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_18)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_19)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_20)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_21)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_22)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_23)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_24)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_25)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_26)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_27)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_28)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_29)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_30)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_31)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_32)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_33)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_34)
31 downto 0
PARAMETER_STRING
USR
 constraint(shift_count)
31 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
SHIFT_REG_B
# storage
db|LHCF_LOGIC_MAIN.(208).cnf
db|LHCF_LOGIC_MAIN.(208).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.2|src|shift_reg_b.vhd
6978ff47a73813f2bd2a6a27acd194c9
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(input)
31 downto 0
PARAMETER_STRING
USR
 constraint(output)
3 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
DSC_COUNTER
# storage
db|LHCF_LOGIC_MAIN.(209).cnf
db|LHCF_LOGIC_MAIN.(209).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.2|src|dsc_counter.vhd
9b94ae2ebc8dbc7fd390cc97a5fc29
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(sdsc2_in)
15 downto 0
PARAMETER_STRING
USR
 constraint(ldsc2_in)
15 downto 0
PARAMETER_STRING
USR
 constraint(count_s00)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_s01)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_s02)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_s03)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_s04)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_s05)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_s06)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_s07)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_s08)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_s09)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_s10)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_s11)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_s12)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_s13)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_s14)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_s15)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_l00)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_l01)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_l02)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_l03)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_l04)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_l05)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_l06)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_l07)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_l08)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_l09)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_l10)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_l11)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_l12)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_l13)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_l14)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_l15)
31 downto 0
PARAMETER_STRING
USR
}
# include_file {
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.2|src|components.vhd
a48ef021af77ebfb122ca628d3b9c3
}
# macro_sequence

# end
# entity
LB_INT
# storage
db|LHCF_LOGIC_MAIN.(210).cnf
db|LHCF_LOGIC_MAIN.(210).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.2|src|lb_int.vhd
c85ffa8475d4ef6b249a4371d0b0b4d1
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(lad)
15 downto 0
PARAMETER_STRING
USR
 constraint(reg_a1_l1t_mask)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_a1_shower_mask)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_a1_fc_mask)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_a1_l3t_mask)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_a1_shower_p)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_a1_latch_stop_p)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_a1_selfveto_p)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_a1_l2t_l1t_p)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_a2_l1t_mask)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_a2_shower_mask)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_a2_fc_mask)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_a2_l3t_mask)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_a2_shower_p)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_a2_latch_stop_p)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_a2_selfveto_p)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_a2_l2t_l1t_p)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_sel_ecr)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_common_mask)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_atlas_mask)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_dl1t_dl3t_p)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_atlas_p)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_laser_pede_p)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_laser_gen_p)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_laser_gen_enable)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_testout1_mask)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_testout2_mask)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_testout3_mask)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_testout4_mask)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_00)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_01)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_02)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_03)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_04)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_05)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_06)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_07)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_08)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_09)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_10)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_11)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_12)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_13)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_14)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_15)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_16)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_17)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_18)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_19)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_20)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_21)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_22)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_23)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_24)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_25)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_26)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_27)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_28)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_29)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_30)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_31)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_32)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_33)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_34)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_00)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_01)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_02)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_03)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_04)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_05)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_06)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_07)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_08)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_09)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_10)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_11)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_12)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_13)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_14)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_15)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_16)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_17)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_18)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_19)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_20)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_21)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_22)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_23)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_24)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_25)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_26)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_27)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_28)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_29)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_30)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_31)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_32)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_33)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_34)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_status)
31 downto 0
PARAMETER_STRING
USR
 constraint(version)
31 downto 0
PARAMETER_STRING
USR
 constraint(rc_counts1)
31 downto 0
PARAMETER_STRING
USR
 constraint(rc_counts2)
31 downto 0
PARAMETER_STRING
USR
 constraint(rc_counts3)
31 downto 0
PARAMETER_STRING
USR
 constraint(rc_counts4)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_s00)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_s01)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_s02)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_s03)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_s04)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_s05)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_s06)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_s07)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_s08)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_s09)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_s10)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_s11)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_s12)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_s13)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_s14)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_s15)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_l00)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_l01)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_l02)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_l03)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_l04)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_l05)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_l06)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_l07)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_l08)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_l09)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_l10)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_l11)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_l12)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_l13)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_l14)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_l15)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_s00)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_s01)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_s02)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_s03)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_s04)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_s05)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_s06)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_s07)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_s08)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_s09)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_s10)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_s11)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_s12)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_s13)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_s14)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_s15)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_l00)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_l01)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_l02)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_l03)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_l04)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_l05)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_l06)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_l07)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_l08)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_l09)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_l10)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_l11)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_l12)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_l13)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_l14)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_l15)
31 downto 0
PARAMETER_STRING
USR
}
# include_file {
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.2|src|components.vhd
a48ef021af77ebfb122ca628d3b9c3
}
# macro_sequence

# end
# entity
TESTOUT
# storage
db|LHCF_LOGIC_MAIN.(211).cnf
db|LHCF_LOGIC_MAIN.(211).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.2|src|testout.vhd
afb1dfd3dda273b5b9bb87d01f6dbcc1
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(input)
385 downto 0
PARAMETER_STRING
USR
 constraint(mask)
11 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
LHCF_LOGIC_MAIN
# storage
db|LHCF_LOGIC_MAIN.(212).cnf
db|LHCF_LOGIC_MAIN.(212).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.3|src|lhcf_logic_main.vhd
3510ca2d842c29b51777ddbecca71a
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# include_file {
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.3|src|components.vhd
a48ef021af77ebfb122ca628d3b9c3
}
# hierarchies {
|
}
# macro_sequence

# end
# entity
PLL
# storage
db|LHCF_LOGIC_MAIN.(213).cnf
db|LHCF_LOGIC_MAIN.(213).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.3|src|pll.vhd
5bddc3bbcaafb1ce528e7714cbc31c5
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
PLL:CLK_40to80
}
# macro_sequence

# end
# entity
SYNCHRONIZE
# storage
db|LHCF_LOGIC_MAIN.(214).cnf
db|LHCF_LOGIC_MAIN.(214).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.3|src|synchronize.vhd
e0e5d716fec2a2524db439fa7c226954
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
SYNCHRONIZE:SYC_COMMON_FLAG_INTER
SYNCHRONIZE:SYC_A1_DAQ_MODE0
SYNCHRONIZE:SYC_A1_DAQ_MODE1
SYNCHRONIZE:SYC_A2_DAQ_MODE0
SYNCHRONIZE:SYC_A2_DAQ_MODE1
CLK_PULSE:PRESET_CLEAR_PULSE|SYNCHRONIZE:SYC
SYNCHRONIZE:SYC_LASER
SYNCHRONIZE:SYC_BPTX1
SYNCHRONIZE:SYC_BPTX2
SYC_WIDTH:A1_DSC_WIDTH|SYNCHRONIZE:\Syc_SDSC_GEN:0:SYC_SDSC
SYC_WIDTH:A1_DSC_WIDTH|SYNCHRONIZE:\Syc_SDSC_GEN:1:SYC_SDSC
SYC_WIDTH:A1_DSC_WIDTH|SYNCHRONIZE:\Syc_SDSC_GEN:2:SYC_SDSC
SYC_WIDTH:A1_DSC_WIDTH|SYNCHRONIZE:\Syc_SDSC_GEN:3:SYC_SDSC
SYC_WIDTH:A1_DSC_WIDTH|SYNCHRONIZE:\Syc_SDSC_GEN:4:SYC_SDSC
SYC_WIDTH:A1_DSC_WIDTH|SYNCHRONIZE:\Syc_SDSC_GEN:5:SYC_SDSC
SYC_WIDTH:A1_DSC_WIDTH|SYNCHRONIZE:\Syc_SDSC_GEN:6:SYC_SDSC
SYC_WIDTH:A1_DSC_WIDTH|SYNCHRONIZE:\Syc_SDSC_GEN:7:SYC_SDSC
SYC_WIDTH:A1_DSC_WIDTH|SYNCHRONIZE:\Syc_SDSC_GEN:8:SYC_SDSC
SYC_WIDTH:A1_DSC_WIDTH|SYNCHRONIZE:\Syc_SDSC_GEN:9:SYC_SDSC
SYC_WIDTH:A1_DSC_WIDTH|SYNCHRONIZE:\Syc_SDSC_GEN:10:SYC_SDSC
SYC_WIDTH:A1_DSC_WIDTH|SYNCHRONIZE:\Syc_SDSC_GEN:11:SYC_SDSC
SYC_WIDTH:A1_DSC_WIDTH|SYNCHRONIZE:\Syc_SDSC_GEN:12:SYC_SDSC
SYC_WIDTH:A1_DSC_WIDTH|SYNCHRONIZE:\Syc_SDSC_GEN:13:SYC_SDSC
SYC_WIDTH:A1_DSC_WIDTH|SYNCHRONIZE:\Syc_SDSC_GEN:14:SYC_SDSC
SYC_WIDTH:A1_DSC_WIDTH|SYNCHRONIZE:\Syc_SDSC_GEN:15:SYC_SDSC
SYC_WIDTH:A1_DSC_WIDTH|SYNCHRONIZE:\SYC_LDSC_GEN:0:SYC_LDSC
SYC_WIDTH:A1_DSC_WIDTH|SYNCHRONIZE:\SYC_LDSC_GEN:1:SYC_LDSC
SYC_WIDTH:A1_DSC_WIDTH|SYNCHRONIZE:\SYC_LDSC_GEN:2:SYC_LDSC
SYC_WIDTH:A1_DSC_WIDTH|SYNCHRONIZE:\SYC_LDSC_GEN:3:SYC_LDSC
SYC_WIDTH:A1_DSC_WIDTH|SYNCHRONIZE:\SYC_LDSC_GEN:4:SYC_LDSC
SYC_WIDTH:A1_DSC_WIDTH|SYNCHRONIZE:\SYC_LDSC_GEN:5:SYC_LDSC
SYC_WIDTH:A1_DSC_WIDTH|SYNCHRONIZE:\SYC_LDSC_GEN:6:SYC_LDSC
SYC_WIDTH:A1_DSC_WIDTH|SYNCHRONIZE:\SYC_LDSC_GEN:7:SYC_LDSC
SYC_WIDTH:A1_DSC_WIDTH|SYNCHRONIZE:\SYC_LDSC_GEN:8:SYC_LDSC
SYC_WIDTH:A1_DSC_WIDTH|SYNCHRONIZE:\SYC_LDSC_GEN:9:SYC_LDSC
SYC_WIDTH:A1_DSC_WIDTH|SYNCHRONIZE:\SYC_LDSC_GEN:10:SYC_LDSC
SYC_WIDTH:A1_DSC_WIDTH|SYNCHRONIZE:\SYC_LDSC_GEN:11:SYC_LDSC
SYC_WIDTH:A1_DSC_WIDTH|SYNCHRONIZE:\SYC_LDSC_GEN:12:SYC_LDSC
SYC_WIDTH:A1_DSC_WIDTH|SYNCHRONIZE:\SYC_LDSC_GEN:13:SYC_LDSC
SYC_WIDTH:A1_DSC_WIDTH|SYNCHRONIZE:\SYC_LDSC_GEN:14:SYC_LDSC
SYC_WIDTH:A1_DSC_WIDTH|SYNCHRONIZE:\SYC_LDSC_GEN:15:SYC_LDSC
FC_MODULE:ARM1_FC|SYNCHRONIZE:\GEN_SYC_FC:0:SYC_FC
FC_MODULE:ARM1_FC|SYNCHRONIZE:\GEN_SYC_FC:1:SYC_FC
FC_MODULE:ARM1_FC|SYNCHRONIZE:\GEN_SYC_FC:2:SYC_FC
FC_MODULE:ARM1_FC|SYNCHRONIZE:\GEN_SYC_FC:3:SYC_FC
FC_MODULE:ARM2_FC|SYNCHRONIZE:\GEN_SYC_FC:0:SYC_FC
FC_MODULE:ARM2_FC|SYNCHRONIZE:\GEN_SYC_FC:1:SYC_FC
FC_MODULE:ARM2_FC|SYNCHRONIZE:\GEN_SYC_FC:2:SYC_FC
FC_MODULE:ARM2_FC|SYNCHRONIZE:\GEN_SYC_FC:3:SYC_FC
SYNCHRONIZE:A1_SYC_DAQ_ENABLE
CLK_PULSE:A1_LATCH_STOP_INTER_PULSE|SYNCHRONIZE:SYC
CLK_PULSE:A1_LATCH_STOP_EXTER_PULSE|SYNCHRONIZE:SYC
SYC_WIDTH:A2_DSC_WIDTH|SYNCHRONIZE:\Syc_SDSC_GEN:0:SYC_SDSC
SYC_WIDTH:A2_DSC_WIDTH|SYNCHRONIZE:\Syc_SDSC_GEN:1:SYC_SDSC
SYC_WIDTH:A2_DSC_WIDTH|SYNCHRONIZE:\Syc_SDSC_GEN:2:SYC_SDSC
SYC_WIDTH:A2_DSC_WIDTH|SYNCHRONIZE:\Syc_SDSC_GEN:3:SYC_SDSC
SYC_WIDTH:A2_DSC_WIDTH|SYNCHRONIZE:\Syc_SDSC_GEN:4:SYC_SDSC
SYC_WIDTH:A2_DSC_WIDTH|SYNCHRONIZE:\Syc_SDSC_GEN:5:SYC_SDSC
SYC_WIDTH:A2_DSC_WIDTH|SYNCHRONIZE:\Syc_SDSC_GEN:6:SYC_SDSC
SYC_WIDTH:A2_DSC_WIDTH|SYNCHRONIZE:\Syc_SDSC_GEN:7:SYC_SDSC
SYC_WIDTH:A2_DSC_WIDTH|SYNCHRONIZE:\Syc_SDSC_GEN:8:SYC_SDSC
SYC_WIDTH:A2_DSC_WIDTH|SYNCHRONIZE:\Syc_SDSC_GEN:9:SYC_SDSC
SYC_WIDTH:A2_DSC_WIDTH|SYNCHRONIZE:\Syc_SDSC_GEN:10:SYC_SDSC
SYC_WIDTH:A2_DSC_WIDTH|SYNCHRONIZE:\Syc_SDSC_GEN:11:SYC_SDSC
SYC_WIDTH:A2_DSC_WIDTH|SYNCHRONIZE:\Syc_SDSC_GEN:12:SYC_SDSC
SYC_WIDTH:A2_DSC_WIDTH|SYNCHRONIZE:\Syc_SDSC_GEN:13:SYC_SDSC
SYC_WIDTH:A2_DSC_WIDTH|SYNCHRONIZE:\Syc_SDSC_GEN:14:SYC_SDSC
SYC_WIDTH:A2_DSC_WIDTH|SYNCHRONIZE:\Syc_SDSC_GEN:15:SYC_SDSC
SYC_WIDTH:A2_DSC_WIDTH|SYNCHRONIZE:\SYC_LDSC_GEN:0:SYC_LDSC
SYC_WIDTH:A2_DSC_WIDTH|SYNCHRONIZE:\SYC_LDSC_GEN:1:SYC_LDSC
SYC_WIDTH:A2_DSC_WIDTH|SYNCHRONIZE:\SYC_LDSC_GEN:2:SYC_LDSC
SYC_WIDTH:A2_DSC_WIDTH|SYNCHRONIZE:\SYC_LDSC_GEN:3:SYC_LDSC
SYC_WIDTH:A2_DSC_WIDTH|SYNCHRONIZE:\SYC_LDSC_GEN:4:SYC_LDSC
SYC_WIDTH:A2_DSC_WIDTH|SYNCHRONIZE:\SYC_LDSC_GEN:5:SYC_LDSC
SYC_WIDTH:A2_DSC_WIDTH|SYNCHRONIZE:\SYC_LDSC_GEN:6:SYC_LDSC
SYC_WIDTH:A2_DSC_WIDTH|SYNCHRONIZE:\SYC_LDSC_GEN:7:SYC_LDSC
SYC_WIDTH:A2_DSC_WIDTH|SYNCHRONIZE:\SYC_LDSC_GEN:8:SYC_LDSC
SYC_WIDTH:A2_DSC_WIDTH|SYNCHRONIZE:\SYC_LDSC_GEN:9:SYC_LDSC
SYC_WIDTH:A2_DSC_WIDTH|SYNCHRONIZE:\SYC_LDSC_GEN:10:SYC_LDSC
SYC_WIDTH:A2_DSC_WIDTH|SYNCHRONIZE:\SYC_LDSC_GEN:11:SYC_LDSC
SYC_WIDTH:A2_DSC_WIDTH|SYNCHRONIZE:\SYC_LDSC_GEN:12:SYC_LDSC
SYC_WIDTH:A2_DSC_WIDTH|SYNCHRONIZE:\SYC_LDSC_GEN:13:SYC_LDSC
SYC_WIDTH:A2_DSC_WIDTH|SYNCHRONIZE:\SYC_LDSC_GEN:14:SYC_LDSC
SYC_WIDTH:A2_DSC_WIDTH|SYNCHRONIZE:\SYC_LDSC_GEN:15:SYC_LDSC
SYNCHRONIZE:A2_SYC_DAQ_ENABLE
CLK_PULSE:A2_LATCH_STOP_INTER_PULSE|SYNCHRONIZE:SYC
CLK_PULSE:A2_LATCH_STOP_EXTER_PULSE|SYNCHRONIZE:SYC
SYNCHRONIZE:SYC_ATLAS_L1A
SYNCHRONIZE:SYC_ATLAS_ECR
SYNCHRONIZE:SYC_ORBIT
SYNCHRONIZE:SYC_A1_RUN_STATUS
SYNCHRONIZE:SYC_A2_RUN_STATUS
CLK_PULSE:ECR_INTER_PULSE|SYNCHRONIZE:SYC
CLK_PULSE:ECR_EXTER_PULSE|SYNCHRONIZE:SYC
CLK_PULSE:A1_COUNTER_LATCH_INTER_PULSE|SYNCHRONIZE:SYC
CLK_PULSE:A2_COUNTER_LATCH_INTER_PULSE|SYNCHRONIZE:SYC
CLK_PULSE:DSC_SCALER_CLEAR_PULSE|SYNCHRONIZE:SYC
}
# macro_sequence

# end
# entity
MUX
# storage
db|LHCF_LOGIC_MAIN.(215).cnf
db|LHCF_LOGIC_MAIN.(215).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.3|src|mux.vhd
d1c3d891dd2fccd7cba837081edf28f
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
MUX:MUX_COMMON_BEAM_FLAG
MUX:MUX_COMMON_PEDE_FLAG
MUX:MUX_A1_BEAM_FLAG
MUX:MUX_A1_PEDE_FLAG
MUX:MUX_A2_BEAM_FLAG
MUX:MUX_A2_PEDE_FLAG
MUX:MUX_A1_L1T
MUX:MUX_A2_L1T
SHOWER_MODULE02:A1_SHOWER_TRG|triggerlogic06:TRIGGERLOGIC_SHOWER|MUX:MUX_SLOGIC
SHOWER_MODULE02:A1_SHOWER_TRG|triggerlogic06:TRIGGERLOGIC_SHOWER|MUX:MUX_LLOGIC
SPECIAL_TRG_MODULE02:A1_SPECIAL_TRG|triggerlogic08:TRIGGERLOGIC_SPECIAL|MUX:MUX_SLOGIC
SPECIAL_TRG_MODULE02:A1_SPECIAL_TRG|triggerlogic08:TRIGGERLOGIC_SPECIAL|MUX:MUX_LLOGIC
SHOWER_MODULE02:A2_SHOWER_TRG|triggerlogic06:TRIGGERLOGIC_SHOWER|MUX:MUX_SLOGIC
SHOWER_MODULE02:A2_SHOWER_TRG|triggerlogic06:TRIGGERLOGIC_SHOWER|MUX:MUX_LLOGIC
SPECIAL_TRG_MODULE02:A2_SPECIAL_TRG|triggerlogic08:TRIGGERLOGIC_SPECIAL|MUX:MUX_SLOGIC
SPECIAL_TRG_MODULE02:A2_SPECIAL_TRG|triggerlogic08:TRIGGERLOGIC_SPECIAL|MUX:MUX_LLOGIC
MUX:MUX_A1_ENABLE
MUX:MUX_A2_ENABLE
MUX:MUX_A1_L3T1
MUX:MUX_A2_L3T1
MUX:MUX_ECR_EXTERNAL
}
# macro_sequence

# end
# entity
CLK_PULSE
# storage
db|LHCF_LOGIC_MAIN.(216).cnf
db|LHCF_LOGIC_MAIN.(216).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.3|src|clk_pulse.vhd
86fe8a7fa8c29b6171da90fa0789add
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
4
PARAMETER_SIGNED_DEC
USR
 constraint(preset)
3 downto 0
PARAMETER_STRING
USR
}
# include_file {
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.3|src|components.vhd
a48ef021af77ebfb122ca628d3b9c3
}
# hierarchies {
CLK_PULSE:PRESET_CLEAR_PULSE
CLK_PULSE:A1_LATCH_STOP_INTER_PULSE
CLK_PULSE:A1_LATCH_STOP_EXTER_PULSE
CLK_PULSE:A2_LATCH_STOP_INTER_PULSE
CLK_PULSE:A2_LATCH_STOP_EXTER_PULSE
CLK_PULSE:ECR_INTER_PULSE
CLK_PULSE:ECR_EXTER_PULSE
CLK_PULSE:A1_COUNTER_LATCH_INTER_PULSE
CLK_PULSE:A2_COUNTER_LATCH_INTER_PULSE
CLK_PULSE:DSC_SCALER_CLEAR_PULSE
}
# macro_sequence

# end
# entity
INTERNALCOUNTER
# storage
db|LHCF_LOGIC_MAIN.(217).cnf
db|LHCF_LOGIC_MAIN.(217).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.3|src|internalcounter.vhd
03ca428371811fedcfe098aa32b822
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
4
PARAMETER_SIGNED_DEC
USR
 constraint(preset)
3 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
CLK_PULSE:PRESET_CLEAR_PULSE|INTERNALCOUNTER:INPUT_WIDTH
INTERNALCOUNTER:LASER_WIDTH
INTERNALCOUNTER:LASER_2_DELAY
INTERNALCOUNTER:BPTX1_WIDTH
INTERNALCOUNTER:BPTX2_WIDTH
INTERNALCOUNTER:A1_L1T_WIDTH
INTERNALCOUNTER:A2_L1T_WIDTH
SHOWER_MODULE02:A1_SHOWER_TRG|INTERNALCOUNTER:L2T_SHOWER_WIDTH
SPECIAL_TRG_MODULE02:A1_SPECIAL_TRG|INTERNALCOUNTER:L2T_SPECIAL_WIDTH
INTERNALCOUNTER:A1_L_L2T_PEDE
INTERNALCOUNTER:A1_L2T_L1T_WIDTH
FC_MODULE:ARM1_FC|INTERNALCOUNTER:FC2_WIDTH
FC_MODULE:ARM2_FC|INTERNALCOUNTER:FC2_WIDTH
CLK_PULSE:A1_LATCH_STOP_INTER_PULSE|INTERNALCOUNTER:INPUT_WIDTH
CLK_PULSE:A1_LATCH_STOP_EXTER_PULSE|INTERNALCOUNTER:INPUT_WIDTH
INTERNALCOUNTER:A1_L3T_WIDTH
INTERNALCOUNTER:A1_LSELFVETO1
SHOWER_MODULE02:A2_SHOWER_TRG|INTERNALCOUNTER:L2T_SHOWER_WIDTH
SPECIAL_TRG_MODULE02:A2_SPECIAL_TRG|INTERNALCOUNTER:L2T_SPECIAL_WIDTH
INTERNALCOUNTER:A2_L_L2T_PEDE
INTERNALCOUNTER:A2_L2T_L1T_WIDTH
CLK_PULSE:A2_LATCH_STOP_INTER_PULSE|INTERNALCOUNTER:INPUT_WIDTH
CLK_PULSE:A2_LATCH_STOP_EXTER_PULSE|INTERNALCOUNTER:INPUT_WIDTH
INTERNALCOUNTER:A2_L3T_WIDTH
INTERNALCOUNTER:A2_LSELFVETO1
CLK_PULSE:ECR_INTER_PULSE|INTERNALCOUNTER:INPUT_WIDTH
CLK_PULSE:ECR_EXTER_PULSE|INTERNALCOUNTER:INPUT_WIDTH
CLK_PULSE:A1_COUNTER_LATCH_INTER_PULSE|INTERNALCOUNTER:INPUT_WIDTH
CLK_PULSE:A2_COUNTER_LATCH_INTER_PULSE|INTERNALCOUNTER:INPUT_WIDTH
INTERNALCOUNTER:A1_LOGIC_OR_W
INTERNALCOUNTER:A2_LOGIC_OR_W
INTERNALCOUNTER:ATLAS_L1A_WIDTH
INTERNALCOUNTER:ATLAS_L1T_WIDTH
INTERNALCOUNTER:A1_BC_LATCH
INTERNALCOUNTER:A2_BC_LATCH
INTERNALCOUNTER:A1_TRANSF_START
INTERNALCOUNTER:A2_TRANSF_START
CLK_PULSE:DSC_SCALER_CLEAR_PULSE|INTERNALCOUNTER:INPUT_WIDTH
}
# macro_sequence

# end
# entity
PRESETCOUNTER
# storage
db|LHCF_LOGIC_MAIN.(218).cnf
db|LHCF_LOGIC_MAIN.(218).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.3|src|presetcounter.vhd
fabc5d4fdafbaa269d299dc77851cca
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
12
PARAMETER_SIGNED_DEC
USR
 constraint(preset)
11 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
PRESETCOUNTER:PERSET_LASER
}
# macro_sequence

# end
# entity
INTERNALCOUNTER
# storage
db|LHCF_LOGIC_MAIN.(219).cnf
db|LHCF_LOGIC_MAIN.(219).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.3|src|internalcounter.vhd
03ca428371811fedcfe098aa32b822
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
12
PARAMETER_SIGNED_DEC
USR
 constraint(preset)
11 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
INTERNALCOUNTER:LASER_GEN_DELAY
INTERNALCOUNTER:LASER_PEDE_DELAY
}
# macro_sequence

# end
# entity
INTERNALCOUNTER
# storage
db|LHCF_LOGIC_MAIN.(220).cnf
db|LHCF_LOGIC_MAIN.(220).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.3|src|internalcounter.vhd
03ca428371811fedcfe098aa32b822
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
8
PARAMETER_SIGNED_DEC
USR
 constraint(preset)
7 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
INTERNALCOUNTER:LASER_GEN_WIDTH
INTERNALCOUNTER:DELAY_FOR_GEN_LASER
INTERNALCOUNTER:WIDTH_GEN_LASER
INTERNALCOUNTER:A1_L1T_SELFVETO
INTERNALCOUNTER:A2_L1T_SELFVETO
SYC_WIDTH:A1_DSC_WIDTH|INTERNALCOUNTER:\Syc_SDSC_GEN:0:WIDTH_SDSC
SYC_WIDTH:A1_DSC_WIDTH|INTERNALCOUNTER:\Syc_SDSC_GEN:1:WIDTH_SDSC
SYC_WIDTH:A1_DSC_WIDTH|INTERNALCOUNTER:\Syc_SDSC_GEN:2:WIDTH_SDSC
SYC_WIDTH:A1_DSC_WIDTH|INTERNALCOUNTER:\Syc_SDSC_GEN:3:WIDTH_SDSC
SYC_WIDTH:A1_DSC_WIDTH|INTERNALCOUNTER:\Syc_SDSC_GEN:4:WIDTH_SDSC
SYC_WIDTH:A1_DSC_WIDTH|INTERNALCOUNTER:\Syc_SDSC_GEN:5:WIDTH_SDSC
SYC_WIDTH:A1_DSC_WIDTH|INTERNALCOUNTER:\Syc_SDSC_GEN:6:WIDTH_SDSC
SYC_WIDTH:A1_DSC_WIDTH|INTERNALCOUNTER:\Syc_SDSC_GEN:7:WIDTH_SDSC
SYC_WIDTH:A1_DSC_WIDTH|INTERNALCOUNTER:\Syc_SDSC_GEN:8:WIDTH_SDSC
SYC_WIDTH:A1_DSC_WIDTH|INTERNALCOUNTER:\Syc_SDSC_GEN:9:WIDTH_SDSC
SYC_WIDTH:A1_DSC_WIDTH|INTERNALCOUNTER:\Syc_SDSC_GEN:10:WIDTH_SDSC
SYC_WIDTH:A1_DSC_WIDTH|INTERNALCOUNTER:\Syc_SDSC_GEN:11:WIDTH_SDSC
SYC_WIDTH:A1_DSC_WIDTH|INTERNALCOUNTER:\Syc_SDSC_GEN:12:WIDTH_SDSC
SYC_WIDTH:A1_DSC_WIDTH|INTERNALCOUNTER:\Syc_SDSC_GEN:13:WIDTH_SDSC
SYC_WIDTH:A1_DSC_WIDTH|INTERNALCOUNTER:\Syc_SDSC_GEN:14:WIDTH_SDSC
SYC_WIDTH:A1_DSC_WIDTH|INTERNALCOUNTER:\Syc_SDSC_GEN:15:WIDTH_SDSC
SYC_WIDTH:A1_DSC_WIDTH|INTERNALCOUNTER:\SYC_LDSC_GEN:0:WIDTH_LDSC
SYC_WIDTH:A1_DSC_WIDTH|INTERNALCOUNTER:\SYC_LDSC_GEN:1:WIDTH_LDSC
SYC_WIDTH:A1_DSC_WIDTH|INTERNALCOUNTER:\SYC_LDSC_GEN:2:WIDTH_LDSC
SYC_WIDTH:A1_DSC_WIDTH|INTERNALCOUNTER:\SYC_LDSC_GEN:3:WIDTH_LDSC
SYC_WIDTH:A1_DSC_WIDTH|INTERNALCOUNTER:\SYC_LDSC_GEN:4:WIDTH_LDSC
SYC_WIDTH:A1_DSC_WIDTH|INTERNALCOUNTER:\SYC_LDSC_GEN:5:WIDTH_LDSC
SYC_WIDTH:A1_DSC_WIDTH|INTERNALCOUNTER:\SYC_LDSC_GEN:6:WIDTH_LDSC
SYC_WIDTH:A1_DSC_WIDTH|INTERNALCOUNTER:\SYC_LDSC_GEN:7:WIDTH_LDSC
SYC_WIDTH:A1_DSC_WIDTH|INTERNALCOUNTER:\SYC_LDSC_GEN:8:WIDTH_LDSC
SYC_WIDTH:A1_DSC_WIDTH|INTERNALCOUNTER:\SYC_LDSC_GEN:9:WIDTH_LDSC
SYC_WIDTH:A1_DSC_WIDTH|INTERNALCOUNTER:\SYC_LDSC_GEN:10:WIDTH_LDSC
SYC_WIDTH:A1_DSC_WIDTH|INTERNALCOUNTER:\SYC_LDSC_GEN:11:WIDTH_LDSC
SYC_WIDTH:A1_DSC_WIDTH|INTERNALCOUNTER:\SYC_LDSC_GEN:12:WIDTH_LDSC
SYC_WIDTH:A1_DSC_WIDTH|INTERNALCOUNTER:\SYC_LDSC_GEN:13:WIDTH_LDSC
SYC_WIDTH:A1_DSC_WIDTH|INTERNALCOUNTER:\SYC_LDSC_GEN:14:WIDTH_LDSC
SYC_WIDTH:A1_DSC_WIDTH|INTERNALCOUNTER:\SYC_LDSC_GEN:15:WIDTH_LDSC
FC_MODULE:ARM1_FC|INTERNALCOUNTER:\GEN_SYC_FC:0:WIDTH_FC
FC_MODULE:ARM1_FC|INTERNALCOUNTER:\GEN_SYC_FC:1:WIDTH_FC
FC_MODULE:ARM1_FC|INTERNALCOUNTER:\GEN_SYC_FC:2:WIDTH_FC
FC_MODULE:ARM1_FC|INTERNALCOUNTER:\GEN_SYC_FC:3:WIDTH_FC
FC_MODULE:ARM2_FC|INTERNALCOUNTER:\GEN_SYC_FC:0:WIDTH_FC
FC_MODULE:ARM2_FC|INTERNALCOUNTER:\GEN_SYC_FC:1:WIDTH_FC
FC_MODULE:ARM2_FC|INTERNALCOUNTER:\GEN_SYC_FC:2:WIDTH_FC
FC_MODULE:ARM2_FC|INTERNALCOUNTER:\GEN_SYC_FC:3:WIDTH_FC
INTERNALCOUNTER:A1_L3T_DELAYED
SYC_WIDTH:A2_DSC_WIDTH|INTERNALCOUNTER:\Syc_SDSC_GEN:0:WIDTH_SDSC
SYC_WIDTH:A2_DSC_WIDTH|INTERNALCOUNTER:\Syc_SDSC_GEN:1:WIDTH_SDSC
SYC_WIDTH:A2_DSC_WIDTH|INTERNALCOUNTER:\Syc_SDSC_GEN:2:WIDTH_SDSC
SYC_WIDTH:A2_DSC_WIDTH|INTERNALCOUNTER:\Syc_SDSC_GEN:3:WIDTH_SDSC
SYC_WIDTH:A2_DSC_WIDTH|INTERNALCOUNTER:\Syc_SDSC_GEN:4:WIDTH_SDSC
SYC_WIDTH:A2_DSC_WIDTH|INTERNALCOUNTER:\Syc_SDSC_GEN:5:WIDTH_SDSC
SYC_WIDTH:A2_DSC_WIDTH|INTERNALCOUNTER:\Syc_SDSC_GEN:6:WIDTH_SDSC
SYC_WIDTH:A2_DSC_WIDTH|INTERNALCOUNTER:\Syc_SDSC_GEN:7:WIDTH_SDSC
SYC_WIDTH:A2_DSC_WIDTH|INTERNALCOUNTER:\Syc_SDSC_GEN:8:WIDTH_SDSC
SYC_WIDTH:A2_DSC_WIDTH|INTERNALCOUNTER:\Syc_SDSC_GEN:9:WIDTH_SDSC
SYC_WIDTH:A2_DSC_WIDTH|INTERNALCOUNTER:\Syc_SDSC_GEN:10:WIDTH_SDSC
SYC_WIDTH:A2_DSC_WIDTH|INTERNALCOUNTER:\Syc_SDSC_GEN:11:WIDTH_SDSC
SYC_WIDTH:A2_DSC_WIDTH|INTERNALCOUNTER:\Syc_SDSC_GEN:12:WIDTH_SDSC
SYC_WIDTH:A2_DSC_WIDTH|INTERNALCOUNTER:\Syc_SDSC_GEN:13:WIDTH_SDSC
SYC_WIDTH:A2_DSC_WIDTH|INTERNALCOUNTER:\Syc_SDSC_GEN:14:WIDTH_SDSC
SYC_WIDTH:A2_DSC_WIDTH|INTERNALCOUNTER:\Syc_SDSC_GEN:15:WIDTH_SDSC
SYC_WIDTH:A2_DSC_WIDTH|INTERNALCOUNTER:\SYC_LDSC_GEN:0:WIDTH_LDSC
SYC_WIDTH:A2_DSC_WIDTH|INTERNALCOUNTER:\SYC_LDSC_GEN:1:WIDTH_LDSC
SYC_WIDTH:A2_DSC_WIDTH|INTERNALCOUNTER:\SYC_LDSC_GEN:2:WIDTH_LDSC
SYC_WIDTH:A2_DSC_WIDTH|INTERNALCOUNTER:\SYC_LDSC_GEN:3:WIDTH_LDSC
SYC_WIDTH:A2_DSC_WIDTH|INTERNALCOUNTER:\SYC_LDSC_GEN:4:WIDTH_LDSC
SYC_WIDTH:A2_DSC_WIDTH|INTERNALCOUNTER:\SYC_LDSC_GEN:5:WIDTH_LDSC
SYC_WIDTH:A2_DSC_WIDTH|INTERNALCOUNTER:\SYC_LDSC_GEN:6:WIDTH_LDSC
SYC_WIDTH:A2_DSC_WIDTH|INTERNALCOUNTER:\SYC_LDSC_GEN:7:WIDTH_LDSC
SYC_WIDTH:A2_DSC_WIDTH|INTERNALCOUNTER:\SYC_LDSC_GEN:8:WIDTH_LDSC
SYC_WIDTH:A2_DSC_WIDTH|INTERNALCOUNTER:\SYC_LDSC_GEN:9:WIDTH_LDSC
SYC_WIDTH:A2_DSC_WIDTH|INTERNALCOUNTER:\SYC_LDSC_GEN:10:WIDTH_LDSC
SYC_WIDTH:A2_DSC_WIDTH|INTERNALCOUNTER:\SYC_LDSC_GEN:11:WIDTH_LDSC
SYC_WIDTH:A2_DSC_WIDTH|INTERNALCOUNTER:\SYC_LDSC_GEN:12:WIDTH_LDSC
SYC_WIDTH:A2_DSC_WIDTH|INTERNALCOUNTER:\SYC_LDSC_GEN:13:WIDTH_LDSC
SYC_WIDTH:A2_DSC_WIDTH|INTERNALCOUNTER:\SYC_LDSC_GEN:14:WIDTH_LDSC
SYC_WIDTH:A2_DSC_WIDTH|INTERNALCOUNTER:\SYC_LDSC_GEN:15:WIDTH_LDSC
INTERNALCOUNTER:A2_L3T_DELAYED
}
# macro_sequence

# end
# entity
INTERNALCOUNTER
# storage
db|LHCF_LOGIC_MAIN.(221).cnf
db|LHCF_LOGIC_MAIN.(221).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.3|src|internalcounter.vhd
03ca428371811fedcfe098aa32b822
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
16
PARAMETER_SIGNED_DEC
USR
 constraint(preset)
15 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
INTERNALCOUNTER:LASER_2_WIDTH
}
# macro_sequence

# end
# entity
LOGIC_BPTX01
# storage
db|LHCF_LOGIC_MAIN.(222).cnf
db|LHCF_LOGIC_MAIN.(222).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.3|src|logic_bptx01.vhd
ff468dfffb745513ee98d956ee85bca7
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(sellogic)
2 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
LOGIC_BPTX01:A1_LL1T
LOGIC_BPTX01:A2_LL1T
LOGIC_BPTX01:LL1T
}
# macro_sequence

# end
# entity
INTERNALCOUNTER
# storage
db|LHCF_LOGIC_MAIN.(223).cnf
db|LHCF_LOGIC_MAIN.(223).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.3|src|internalcounter.vhd
03ca428371811fedcfe098aa32b822
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
7
PARAMETER_SIGNED_DEC
USR
 constraint(preset)
6 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
INTERNALCOUNTER:A1_DELAYL1T
INTERNALCOUNTER:A1_L_L3TT
INTERNALCOUNTER:A2_DELAYL1T
INTERNALCOUNTER:A2_L_L3TT
}
# macro_sequence

# end
# entity
SYC_WIDTH
# storage
db|LHCF_LOGIC_MAIN.(224).cnf
db|LHCF_LOGIC_MAIN.(224).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.3|src|syc_width.vhd
dac7b91a1144e6777fb8be08dabfb9a
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(sdsc_in)
15 downto 0
PARAMETER_STRING
USR
 constraint(sdsc2)
15 downto 0
PARAMETER_STRING
USR
 constraint(ldsc_in)
15 downto 0
PARAMETER_STRING
USR
 constraint(ldsc2)
15 downto 0
PARAMETER_STRING
USR
}
# include_file {
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.3|src|components.vhd
a48ef021af77ebfb122ca628d3b9c3
}
# hierarchies {
SYC_WIDTH:A1_DSC_WIDTH
SYC_WIDTH:A2_DSC_WIDTH
}
# macro_sequence

# end
# entity
SHOWER_MODULE02
# storage
db|LHCF_LOGIC_MAIN.(225).cnf
db|LHCF_LOGIC_MAIN.(225).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.3|src|shower_module02.vhd
66326c8c518ccbbf8e12e2b4aba8abf
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(sdsc)
15 downto 0
PARAMETER_STRING
USR
 constraint(ldsc)
15 downto 0
PARAMETER_STRING
USR
 constraint(nstep_shower_trg_preset)
5 downto 0
PARAMETER_STRING
USR
 constraint(shower_source_mask)
1 downto 0
PARAMETER_STRING
USR
 constraint(shower_mask)
1 downto 0
PARAMETER_STRING
USR
 constraint(spattern)
15 downto 0
PARAMETER_STRING
USR
 constraint(lpattern)
15 downto 0
PARAMETER_STRING
USR
}
# include_file {
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.3|src|components.vhd
a48ef021af77ebfb122ca628d3b9c3
}
# hierarchies {
SHOWER_MODULE02:A1_SHOWER_TRG
SHOWER_MODULE02:A2_SHOWER_TRG
}
# macro_sequence

# end
# entity
triggerlogic06
# storage
db|LHCF_LOGIC_MAIN.(226).cnf
db|LHCF_LOGIC_MAIN.(226).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.3|src|triggerlogic06.vhd
c7baeeaf2eb3b7a9ba8fbd4d7ec65064
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(sdsc)
15 downto 0
PARAMETER_STRING
USR
 constraint(ldsc)
15 downto 0
PARAMETER_STRING
USR
 constraint(spattern)
15 downto 0
PARAMETER_STRING
USR
 constraint(lpattern)
15 downto 0
PARAMETER_STRING
USR
}
# include_file {
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.3|src|components.vhd
a48ef021af77ebfb122ca628d3b9c3
}
# hierarchies {
SHOWER_MODULE02:A1_SHOWER_TRG|triggerlogic06:TRIGGERLOGIC_SHOWER
SHOWER_MODULE02:A2_SHOWER_TRG|triggerlogic06:TRIGGERLOGIC_SHOWER
}
# macro_sequence

# end
# entity
PRESETCOUNTER
# storage
db|LHCF_LOGIC_MAIN.(227).cnf
db|LHCF_LOGIC_MAIN.(227).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.3|src|presetcounter.vhd
fabc5d4fdafbaa269d299dc77851cca
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
6
PARAMETER_SIGNED_DEC
USR
 constraint(preset)
5 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
SHOWER_MODULE02:A1_SHOWER_TRG|PRESETCOUNTER:PERSET_SHOWER_TRG_PRESET
SPECIAL_TRG_MODULE02:A1_SPECIAL_TRG|PRESETCOUNTER:PERSET_SPECIAL_TRG_PRESET
SHOWER_MODULE02:A2_SHOWER_TRG|PRESETCOUNTER:PERSET_SHOWER_TRG_PRESET
SPECIAL_TRG_MODULE02:A2_SPECIAL_TRG|PRESETCOUNTER:PERSET_SPECIAL_TRG_PRESET
}
# macro_sequence

# end
# entity
SPECIAL_TRG_MODULE02
# storage
db|LHCF_LOGIC_MAIN.(228).cnf
db|LHCF_LOGIC_MAIN.(228).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.3|src|special_trg_module02.vhd
7c4aae87f08584edc3fb5377368a7
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(sdsc)
15 downto 0
PARAMETER_STRING
USR
 constraint(ldsc)
15 downto 0
PARAMETER_STRING
USR
 constraint(nstep_special_trg_preset)
5 downto 0
PARAMETER_STRING
USR
 constraint(special_source_mask)
1 downto 0
PARAMETER_STRING
USR
 constraint(special_trg_mask)
1 downto 0
PARAMETER_STRING
USR
}
# include_file {
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.3|src|components.vhd
a48ef021af77ebfb122ca628d3b9c3
}
# hierarchies {
SPECIAL_TRG_MODULE02:A1_SPECIAL_TRG
SPECIAL_TRG_MODULE02:A2_SPECIAL_TRG
}
# macro_sequence

# end
# entity
triggerlogic08
# storage
db|LHCF_LOGIC_MAIN.(229).cnf
db|LHCF_LOGIC_MAIN.(229).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.3|src|triggerlogic08.vhd
cf192997a7801e18203d9b991a1dfbce
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(sdsc)
15 downto 0
PARAMETER_STRING
USR
 constraint(ldsc)
15 downto 0
PARAMETER_STRING
USR
}
# include_file {
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.3|src|components.vhd
a48ef021af77ebfb122ca628d3b9c3
}
# hierarchies {
SPECIAL_TRG_MODULE02:A1_SPECIAL_TRG|triggerlogic08:TRIGGERLOGIC_SPECIAL
SPECIAL_TRG_MODULE02:A2_SPECIAL_TRG|triggerlogic08:TRIGGERLOGIC_SPECIAL
}
# macro_sequence

# end
# entity
PRESETCOUNTER
# storage
db|LHCF_LOGIC_MAIN.(230).cnf
db|LHCF_LOGIC_MAIN.(230).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.3|src|presetcounter.vhd
fabc5d4fdafbaa269d299dc77851cca
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
24
PARAMETER_SIGNED_DEC
USR
 constraint(preset)
23 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
PRESETCOUNTER:PERSET_A1_L2T_L1T
PRESETCOUNTER:PERSET_A2_L2T_L1T
}
# macro_sequence

# end
# entity
LINEDELAY
# storage
db|LHCF_LOGIC_MAIN.(231).cnf
db|LHCF_LOGIC_MAIN.(231).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.3|src|linedelay.vhd
60c992a71cbdeac5e9b732cdf247874
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
nmax
87
PARAMETER_SIGNED_DEC
USR
nbits
7
PARAMETER_SIGNED_DEC
USR
 constraint(dselect)
6 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
LINEDELAY:LDELAY_A1_L1T
LINEDELAY:LDELAY_A2_L1T
LINEDELAY:LDELAYBPTX1
LINEDELAY:LDELAYBPTX2
}
# macro_sequence

# end
# entity
FC_MODULE
# storage
db|LHCF_LOGIC_MAIN.(232).cnf
db|LHCF_LOGIC_MAIN.(232).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.3|src|fc_module.vhd
64a4acffb5b911bb6b48190fc9967a
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(fc_mask)
7 downto 0
PARAMETER_STRING
USR
 constraint(fc)
3 downto 0
PARAMETER_STRING
USR
 constraint(fc2)
3 downto 0
PARAMETER_STRING
USR
 constraint(pattern)
3 downto 0
PARAMETER_STRING
USR
 constraint(fcl)
3 downto 0
PARAMETER_STRING
USR
}
# include_file {
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.3|src|components.vhd
a48ef021af77ebfb122ca628d3b9c3
}
# hierarchies {
FC_MODULE:ARM1_FC
FC_MODULE:ARM2_FC
}
# macro_sequence

# end
# entity
LOGIC_FC
# storage
db|LHCF_LOGIC_MAIN.(233).cnf
db|LHCF_LOGIC_MAIN.(233).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.3|src|logic_fc.vhd
c5e46d559b794e67faee8fff82608215
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(input)
3 downto 0
PARAMETER_STRING
USR
 constraint(sel)
7 downto 0
PARAMETER_STRING
USR
 constraint(output)
3 downto 0
PARAMETER_STRING
USR
 constraint(bout)
3 downto 0
PARAMETER_STRING
USR
}
# include_file {
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.3|src|components.vhd
a48ef021af77ebfb122ca628d3b9c3
}
# hierarchies {
FC_MODULE:ARM1_FC|LOGIC_FC:L_FC
FC_MODULE:ARM2_FC|LOGIC_FC:L_FC
}
# macro_sequence

# end
# entity
LATCH_M
# storage
db|LHCF_LOGIC_MAIN.(234).cnf
db|LHCF_LOGIC_MAIN.(234).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.3|src|latch_m.vhd
c4644546152137e9321d60a32be554
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
LATCH_M:A1_LMAINLATCH
LATCH_M:A2_LMAINLATCH
RAM_COUNTER:RAM_COUNTER_1|LATCH_M:FIRST_LATCH
RAM_COUNTER:RAM_COUNTER_1|LATCH_M:SECOND_LATCH
RAM_COUNTER:RAM_COUNTER_2|LATCH_M:FIRST_LATCH
RAM_COUNTER:RAM_COUNTER_2|LATCH_M:SECOND_LATCH
RAM_COUNTER:RAM_COUNTER_3|LATCH_M:FIRST_LATCH
RAM_COUNTER:RAM_COUNTER_3|LATCH_M:SECOND_LATCH
RAM_COUNTER:RAM_COUNTER_4|LATCH_M:FIRST_LATCH
RAM_COUNTER:RAM_COUNTER_4|LATCH_M:SECOND_LATCH
}
# macro_sequence

# end
# entity
INTERNALCOUNTER
# storage
db|LHCF_LOGIC_MAIN.(235).cnf
db|LHCF_LOGIC_MAIN.(235).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.3|src|internalcounter.vhd
03ca428371811fedcfe098aa32b822
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
24
PARAMETER_SIGNED_DEC
USR
 constraint(preset)
23 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
INTERNALCOUNTER:A1_LFIXEDLATCHWIDTH
INTERNALCOUNTER:A2_LFIXEDLATCHWIDTH
}
# macro_sequence

# end
# entity
INTERNALCOUNTER3
# storage
db|LHCF_LOGIC_MAIN.(236).cnf
db|LHCF_LOGIC_MAIN.(236).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.3|src|internalcounter3.vhd
851db7775450c56eada9cdebb6c3508e
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
20
PARAMETER_SIGNED_DEC
USR
 constraint(preset)
19 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
INTERNALCOUNTER3:A1_LSELFVETO2
INTERNALCOUNTER3:A2_LSELFVETO2
}
# macro_sequence

# end
# entity
BUFFER_SIGNAL
# storage
db|LHCF_LOGIC_MAIN.(237).cnf
db|LHCF_LOGIC_MAIN.(237).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.3|src|buffer_signal.vhd
2c64362d9046db4f07f711eb2383a8a
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
BUFFER_SIGNAL:A1_L_ENABLE
BUFFER_SIGNAL:A2_L_ENABLE
BUFFER_SIGNAL:FL_A1_LD_BPTX_1
BUFFER_SIGNAL:FL_A1_LD_BPTX_2
BUFFER_SIGNAL:FL_A1_LD_BPTXAND
BUFFER_SIGNAL:FL_A1_LASER_SYC
BUFFER_SIGNAL:FL_A1_L2T_SHOWER
BUFFER_SIGNAL:FL_A1_L2T_SPECIAL
BUFFER_SIGNAL:FL_A1_L2T_PEDE
BUFFER_SIGNAL:FL_A1_L2T_L1T
BUFFER_SIGNAL:FL_A1_L2T_FC
BUFFER_SIGNAL:FL_A1_STRG
BUFFER_SIGNAL:FL_A1_LTRG
BUFFER_SIGNAL:FL_A1_BEAM_FLAG
BUFFER_SIGNAL:FL_A1_PEDE_FLAG
BUFFER_SIGNAL:FL_A1_ATLAS_L1A
BUFFER_SIGNAL:FL_A1_L1T
BUFFER_SIGNAL:FL_A1_L3T
BUFFER_SIGNAL:FL_A1_ENABLE
BUFFER_SIGNAL:FL_A1_SHOWER_BPTXX
BUFFER_SIGNAL:FL_A1_A2_L1T
BUFFER_SIGNAL:FL_A1_A2_L3T
BUFFER_SIGNAL:FL_A1_A2_ENABLE
BUFFER_SIGNAL:FL_A1_A2_SHOWER_BPTXX
BUFFER_SIGNAL:\FLAG_A1_FC:0:FL_A1_FC
BUFFER_SIGNAL:\FLAG_A1_FC:1:FL_A1_FC
BUFFER_SIGNAL:\FLAG_A1_FC:2:FL_A1_FC
BUFFER_SIGNAL:\FLAG_A1_FC:3:FL_A1_FC
BUFFER_SIGNAL:\FLAG_A1_A2_FC:0:FL_A1_A2_FC
BUFFER_SIGNAL:\FLAG_A1_A2_FC:1:FL_A1_A2_FC
BUFFER_SIGNAL:\FLAG_A1_A2_FC:2:FL_A1_A2_FC
BUFFER_SIGNAL:\FLAG_A1_A2_FC:3:FL_A1_A2_FC
BUFFER_SIGNAL:\FLAG_A1_SDSC:0:FL_A1_SDSC
BUFFER_SIGNAL:\FLAG_A1_SDSC:1:FL_A1_SDSC
BUFFER_SIGNAL:\FLAG_A1_SDSC:2:FL_A1_SDSC
BUFFER_SIGNAL:\FLAG_A1_SDSC:3:FL_A1_SDSC
BUFFER_SIGNAL:\FLAG_A1_SDSC:4:FL_A1_SDSC
BUFFER_SIGNAL:\FLAG_A1_SDSC:5:FL_A1_SDSC
BUFFER_SIGNAL:\FLAG_A1_SDSC:6:FL_A1_SDSC
BUFFER_SIGNAL:\FLAG_A1_SDSC:7:FL_A1_SDSC
BUFFER_SIGNAL:\FLAG_A1_SDSC:8:FL_A1_SDSC
BUFFER_SIGNAL:\FLAG_A1_SDSC:9:FL_A1_SDSC
BUFFER_SIGNAL:\FLAG_A1_SDSC:10:FL_A1_SDSC
BUFFER_SIGNAL:\FLAG_A1_SDSC:11:FL_A1_SDSC
BUFFER_SIGNAL:\FLAG_A1_SDSC:12:FL_A1_SDSC
BUFFER_SIGNAL:\FLAG_A1_SDSC:13:FL_A1_SDSC
BUFFER_SIGNAL:\FLAG_A1_SDSC:14:FL_A1_SDSC
BUFFER_SIGNAL:\FLAG_A1_SDSC:15:FL_A1_SDSC
BUFFER_SIGNAL:\FLAG_A1_LDSC:0:FL_A1_LDSC
BUFFER_SIGNAL:\FLAG_A1_LDSC:1:FL_A1_LDSC
BUFFER_SIGNAL:\FLAG_A1_LDSC:2:FL_A1_LDSC
BUFFER_SIGNAL:\FLAG_A1_LDSC:3:FL_A1_LDSC
BUFFER_SIGNAL:\FLAG_A1_LDSC:4:FL_A1_LDSC
BUFFER_SIGNAL:\FLAG_A1_LDSC:5:FL_A1_LDSC
BUFFER_SIGNAL:\FLAG_A1_LDSC:6:FL_A1_LDSC
BUFFER_SIGNAL:\FLAG_A1_LDSC:7:FL_A1_LDSC
BUFFER_SIGNAL:\FLAG_A1_LDSC:8:FL_A1_LDSC
BUFFER_SIGNAL:\FLAG_A1_LDSC:9:FL_A1_LDSC
BUFFER_SIGNAL:\FLAG_A1_LDSC:10:FL_A1_LDSC
BUFFER_SIGNAL:\FLAG_A1_LDSC:11:FL_A1_LDSC
BUFFER_SIGNAL:\FLAG_A1_LDSC:12:FL_A1_LDSC
BUFFER_SIGNAL:\FLAG_A1_LDSC:13:FL_A1_LDSC
BUFFER_SIGNAL:\FLAG_A1_LDSC:14:FL_A1_LDSC
BUFFER_SIGNAL:\FLAG_A1_LDSC:15:FL_A1_LDSC
BUFFER_SIGNAL:\FLAG_A1_A2_SDSC:0:FL_A1_A2_SDSC
BUFFER_SIGNAL:\FLAG_A1_A2_SDSC:1:FL_A1_A2_SDSC
BUFFER_SIGNAL:\FLAG_A1_A2_SDSC:2:FL_A1_A2_SDSC
BUFFER_SIGNAL:\FLAG_A1_A2_SDSC:3:FL_A1_A2_SDSC
BUFFER_SIGNAL:\FLAG_A1_A2_SDSC:4:FL_A1_A2_SDSC
BUFFER_SIGNAL:\FLAG_A1_A2_SDSC:5:FL_A1_A2_SDSC
BUFFER_SIGNAL:\FLAG_A1_A2_SDSC:6:FL_A1_A2_SDSC
BUFFER_SIGNAL:\FLAG_A1_A2_SDSC:7:FL_A1_A2_SDSC
BUFFER_SIGNAL:\FLAG_A1_A2_SDSC:8:FL_A1_A2_SDSC
BUFFER_SIGNAL:\FLAG_A1_A2_SDSC:9:FL_A1_A2_SDSC
BUFFER_SIGNAL:\FLAG_A1_A2_SDSC:10:FL_A1_A2_SDSC
BUFFER_SIGNAL:\FLAG_A1_A2_SDSC:11:FL_A1_A2_SDSC
BUFFER_SIGNAL:\FLAG_A1_A2_SDSC:12:FL_A1_A2_SDSC
BUFFER_SIGNAL:\FLAG_A1_A2_SDSC:13:FL_A1_A2_SDSC
BUFFER_SIGNAL:\FLAG_A1_A2_SDSC:14:FL_A1_A2_SDSC
BUFFER_SIGNAL:\FLAG_A1_A2_SDSC:15:FL_A1_A2_SDSC
BUFFER_SIGNAL:\FLAG_A1_A2_LDSC:0:FL_A1_A2_LDSC
BUFFER_SIGNAL:\FLAG_A1_A2_LDSC:1:FL_A1_A2_LDSC
BUFFER_SIGNAL:\FLAG_A1_A2_LDSC:2:FL_A1_A2_LDSC
BUFFER_SIGNAL:\FLAG_A1_A2_LDSC:3:FL_A1_A2_LDSC
BUFFER_SIGNAL:\FLAG_A1_A2_LDSC:4:FL_A1_A2_LDSC
BUFFER_SIGNAL:\FLAG_A1_A2_LDSC:5:FL_A1_A2_LDSC
BUFFER_SIGNAL:\FLAG_A1_A2_LDSC:6:FL_A1_A2_LDSC
BUFFER_SIGNAL:\FLAG_A1_A2_LDSC:7:FL_A1_A2_LDSC
BUFFER_SIGNAL:\FLAG_A1_A2_LDSC:8:FL_A1_A2_LDSC
BUFFER_SIGNAL:\FLAG_A1_A2_LDSC:9:FL_A1_A2_LDSC
BUFFER_SIGNAL:\FLAG_A1_A2_LDSC:10:FL_A1_A2_LDSC
BUFFER_SIGNAL:\FLAG_A1_A2_LDSC:11:FL_A1_A2_LDSC
BUFFER_SIGNAL:\FLAG_A1_A2_LDSC:12:FL_A1_A2_LDSC
BUFFER_SIGNAL:\FLAG_A1_A2_LDSC:13:FL_A1_A2_LDSC
BUFFER_SIGNAL:\FLAG_A1_A2_LDSC:14:FL_A1_A2_LDSC
BUFFER_SIGNAL:\FLAG_A1_A2_LDSC:15:FL_A1_A2_LDSC
BUFFER_SIGNAL:FL_A2_LD_BPTX_1
BUFFER_SIGNAL:FL_A2_LD_BPTX_2
BUFFER_SIGNAL:FL_A2_LD_BPTXAND
BUFFER_SIGNAL:FL_A2_LASER_SYC
BUFFER_SIGNAL:FL_A2_L2T_SHOWER
BUFFER_SIGNAL:FL_A2_L2T_SPECIAL
BUFFER_SIGNAL:FL_A2_L2T_PEDE
BUFFER_SIGNAL:FL_A2_L2T_L1T
BUFFER_SIGNAL:FL_A2_L2T_FC
BUFFER_SIGNAL:FL_A2_STRG
BUFFER_SIGNAL:FL_A2_LTRG
BUFFER_SIGNAL:FL_A2_BEAM_FLAG
BUFFER_SIGNAL:FL_A2_PEDE_FLAG
BUFFER_SIGNAL:FL_A2_ATLAS_L1A
BUFFER_SIGNAL:FL_A2_L1T
BUFFER_SIGNAL:FL_A2_L3T
BUFFER_SIGNAL:FL_A2_ENABLE
BUFFER_SIGNAL:FL_A2_SHOWER_BPTXX
BUFFER_SIGNAL:FL_A2_A1_L1T
BUFFER_SIGNAL:FL_A2_A1_L3T
BUFFER_SIGNAL:FL_A2_A1_ENABLE
BUFFER_SIGNAL:FL_A2_A1_SHOWER_BPTXX
BUFFER_SIGNAL:\FLAG_A2_FC:0:FL_A2_FC
BUFFER_SIGNAL:\FLAG_A2_FC:1:FL_A2_FC
BUFFER_SIGNAL:\FLAG_A2_FC:2:FL_A2_FC
BUFFER_SIGNAL:\FLAG_A2_FC:3:FL_A2_FC
BUFFER_SIGNAL:\FLAG_A2_A1_FC:0:FL_A2_A1_FC
BUFFER_SIGNAL:\FLAG_A2_A1_FC:1:FL_A2_A1_FC
BUFFER_SIGNAL:\FLAG_A2_A1_FC:2:FL_A2_A1_FC
BUFFER_SIGNAL:\FLAG_A2_A1_FC:3:FL_A2_A1_FC
BUFFER_SIGNAL:\FLAG_A2_SDSC:0:FL_A2_SDSC
BUFFER_SIGNAL:\FLAG_A2_SDSC:1:FL_A2_SDSC
BUFFER_SIGNAL:\FLAG_A2_SDSC:2:FL_A2_SDSC
BUFFER_SIGNAL:\FLAG_A2_SDSC:3:FL_A2_SDSC
BUFFER_SIGNAL:\FLAG_A2_SDSC:4:FL_A2_SDSC
BUFFER_SIGNAL:\FLAG_A2_SDSC:5:FL_A2_SDSC
BUFFER_SIGNAL:\FLAG_A2_SDSC:6:FL_A2_SDSC
BUFFER_SIGNAL:\FLAG_A2_SDSC:7:FL_A2_SDSC
BUFFER_SIGNAL:\FLAG_A2_SDSC:8:FL_A2_SDSC
BUFFER_SIGNAL:\FLAG_A2_SDSC:9:FL_A2_SDSC
BUFFER_SIGNAL:\FLAG_A2_SDSC:10:FL_A2_SDSC
BUFFER_SIGNAL:\FLAG_A2_SDSC:11:FL_A2_SDSC
BUFFER_SIGNAL:\FLAG_A2_SDSC:12:FL_A2_SDSC
BUFFER_SIGNAL:\FLAG_A2_SDSC:13:FL_A2_SDSC
BUFFER_SIGNAL:\FLAG_A2_SDSC:14:FL_A2_SDSC
BUFFER_SIGNAL:\FLAG_A2_SDSC:15:FL_A2_SDSC
BUFFER_SIGNAL:\FLAG_A2_LDSC:0:FL_A2_LDSC
BUFFER_SIGNAL:\FLAG_A2_LDSC:1:FL_A2_LDSC
BUFFER_SIGNAL:\FLAG_A2_LDSC:2:FL_A2_LDSC
BUFFER_SIGNAL:\FLAG_A2_LDSC:3:FL_A2_LDSC
BUFFER_SIGNAL:\FLAG_A2_LDSC:4:FL_A2_LDSC
BUFFER_SIGNAL:\FLAG_A2_LDSC:5:FL_A2_LDSC
BUFFER_SIGNAL:\FLAG_A2_LDSC:6:FL_A2_LDSC
BUFFER_SIGNAL:\FLAG_A2_LDSC:7:FL_A2_LDSC
BUFFER_SIGNAL:\FLAG_A2_LDSC:8:FL_A2_LDSC
BUFFER_SIGNAL:\FLAG_A2_LDSC:9:FL_A2_LDSC
BUFFER_SIGNAL:\FLAG_A2_LDSC:10:FL_A2_LDSC
BUFFER_SIGNAL:\FLAG_A2_LDSC:11:FL_A2_LDSC
BUFFER_SIGNAL:\FLAG_A2_LDSC:12:FL_A2_LDSC
BUFFER_SIGNAL:\FLAG_A2_LDSC:13:FL_A2_LDSC
BUFFER_SIGNAL:\FLAG_A2_LDSC:14:FL_A2_LDSC
BUFFER_SIGNAL:\FLAG_A2_LDSC:15:FL_A2_LDSC
BUFFER_SIGNAL:\FLAG_A2_A1_SDSC:0:FL_A2_A1_SDSC
BUFFER_SIGNAL:\FLAG_A2_A1_SDSC:1:FL_A2_A1_SDSC
BUFFER_SIGNAL:\FLAG_A2_A1_SDSC:2:FL_A2_A1_SDSC
BUFFER_SIGNAL:\FLAG_A2_A1_SDSC:3:FL_A2_A1_SDSC
BUFFER_SIGNAL:\FLAG_A2_A1_SDSC:4:FL_A2_A1_SDSC
BUFFER_SIGNAL:\FLAG_A2_A1_SDSC:5:FL_A2_A1_SDSC
BUFFER_SIGNAL:\FLAG_A2_A1_SDSC:6:FL_A2_A1_SDSC
BUFFER_SIGNAL:\FLAG_A2_A1_SDSC:7:FL_A2_A1_SDSC
BUFFER_SIGNAL:\FLAG_A2_A1_SDSC:8:FL_A2_A1_SDSC
BUFFER_SIGNAL:\FLAG_A2_A1_SDSC:9:FL_A2_A1_SDSC
BUFFER_SIGNAL:\FLAG_A2_A1_SDSC:10:FL_A2_A1_SDSC
BUFFER_SIGNAL:\FLAG_A2_A1_SDSC:11:FL_A2_A1_SDSC
BUFFER_SIGNAL:\FLAG_A2_A1_SDSC:12:FL_A2_A1_SDSC
BUFFER_SIGNAL:\FLAG_A2_A1_SDSC:13:FL_A2_A1_SDSC
BUFFER_SIGNAL:\FLAG_A2_A1_SDSC:14:FL_A2_A1_SDSC
BUFFER_SIGNAL:\FLAG_A2_A1_SDSC:15:FL_A2_A1_SDSC
BUFFER_SIGNAL:\FLAG_A2_A1_LDSC:0:FL_A2_A1_LDSC
BUFFER_SIGNAL:\FLAG_A2_A1_LDSC:1:FL_A2_A1_LDSC
BUFFER_SIGNAL:\FLAG_A2_A1_LDSC:2:FL_A2_A1_LDSC
BUFFER_SIGNAL:\FLAG_A2_A1_LDSC:3:FL_A2_A1_LDSC
BUFFER_SIGNAL:\FLAG_A2_A1_LDSC:4:FL_A2_A1_LDSC
BUFFER_SIGNAL:\FLAG_A2_A1_LDSC:5:FL_A2_A1_LDSC
BUFFER_SIGNAL:\FLAG_A2_A1_LDSC:6:FL_A2_A1_LDSC
BUFFER_SIGNAL:\FLAG_A2_A1_LDSC:7:FL_A2_A1_LDSC
BUFFER_SIGNAL:\FLAG_A2_A1_LDSC:8:FL_A2_A1_LDSC
BUFFER_SIGNAL:\FLAG_A2_A1_LDSC:9:FL_A2_A1_LDSC
BUFFER_SIGNAL:\FLAG_A2_A1_LDSC:10:FL_A2_A1_LDSC
BUFFER_SIGNAL:\FLAG_A2_A1_LDSC:11:FL_A2_A1_LDSC
BUFFER_SIGNAL:\FLAG_A2_A1_LDSC:12:FL_A2_A1_LDSC
BUFFER_SIGNAL:\FLAG_A2_A1_LDSC:13:FL_A2_A1_LDSC
BUFFER_SIGNAL:\FLAG_A2_A1_LDSC:14:FL_A2_A1_LDSC
BUFFER_SIGNAL:\FLAG_A2_A1_LDSC:15:FL_A2_A1_LDSC
}
# macro_sequence

# end
# entity
GATEandDELAY
# storage
db|LHCF_LOGIC_MAIN.(238).cnf
db|LHCF_LOGIC_MAIN.(238).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.3|src|gateanddelay.vhd
ccec23f40af121c3325c8b684d2eed1
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(delay)
7 downto 0
PARAMETER_STRING
USR
 constraint(width)
7 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
GATEandDELAY:L_GD_L3T_ATLAS
GATEandDELAY:A1_L_COUNTER_LATCH_EVENT
GATEandDELAY:A2_L_COUNTER_LATCH_EVENT
}
# macro_sequence

# end
# entity
EN_COUNTER
# storage
db|LHCF_LOGIC_MAIN.(239).cnf
db|LHCF_LOGIC_MAIN.(239).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.3|src|en_counter.vhd
5270b93680d52a4bce27b09c79959713
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(count_max)
15 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
EN_COUNTER:EN_COUNTER_L3T_OR
}
# macro_sequence

# end
# entity
INTERNALCOUNTER
# storage
db|LHCF_LOGIC_MAIN.(240).cnf
db|LHCF_LOGIC_MAIN.(240).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.3|src|internalcounter.vhd
03ca428371811fedcfe098aa32b822
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
1
PARAMETER_SIGNED_DEC
USR
 constraint(preset)
0 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
INTERNALCOUNTER:L_ECR
INTERNALCOUNTER:A1_COUNTER_LATCH_W
INTERNALCOUNTER:A2_COUNTER_LATCH_W
RAM_COUNTER:RAM_COUNTER_1|INTERNALCOUNTER:WIDTH_C_SIGNAL
RAM_COUNTER:RAM_COUNTER_1|INTERNALCOUNTER:WIDTH_C_INC
RAM_COUNTER:RAM_COUNTER_1|INTERNALCOUNTER:WIDTH_C_RESET
RAM_COUNTER:RAM_COUNTER_2|INTERNALCOUNTER:WIDTH_C_SIGNAL
RAM_COUNTER:RAM_COUNTER_2|INTERNALCOUNTER:WIDTH_C_INC
RAM_COUNTER:RAM_COUNTER_2|INTERNALCOUNTER:WIDTH_C_RESET
RAM_COUNTER:RAM_COUNTER_3|INTERNALCOUNTER:WIDTH_C_SIGNAL
RAM_COUNTER:RAM_COUNTER_3|INTERNALCOUNTER:WIDTH_C_INC
RAM_COUNTER:RAM_COUNTER_3|INTERNALCOUNTER:WIDTH_C_RESET
RAM_COUNTER:RAM_COUNTER_4|INTERNALCOUNTER:WIDTH_C_SIGNAL
RAM_COUNTER:RAM_COUNTER_4|INTERNALCOUNTER:WIDTH_C_INC
RAM_COUNTER:RAM_COUNTER_4|INTERNALCOUNTER:WIDTH_C_RESET
}
# macro_sequence

# end
# entity
INTERNALCOUNTER
# storage
db|LHCF_LOGIC_MAIN.(241).cnf
db|LHCF_LOGIC_MAIN.(241).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.3|src|internalcounter.vhd
03ca428371811fedcfe098aa32b822
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
6
PARAMETER_SIGNED_DEC
USR
 constraint(preset)
5 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
INTERNALCOUNTER:DELAY_A1_COUNTER_LATCH2
INTERNALCOUNTER:DELAY_A2_COUNTER_LATCH2
}
# macro_sequence

# end
# entity
SCOUNTER3
# storage
db|LHCF_LOGIC_MAIN.(242).cnf
db|LHCF_LOGIC_MAIN.(242).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.3|src|scounter3.vhd
8bb0ba1c1300144feda9cfb69385b0
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
32
PARAMETER_SIGNED_DEC
USR
 constraint(bcount)
31 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
SCOUNTER3:L_EC_A1_L1T
SCOUNTER3:L_EC_A1_L1T_ENABLE
SCOUNTER3:L_EC_A2_L1T
SCOUNTER3:L_EC_A2_L1T_ENABLE
DSC_COUNTER:A1_DSC_COUNTER|SCOUNTER3:\SDSC_COUNT_GEN:0:SDSC_COUNTER
DSC_COUNTER:A1_DSC_COUNTER|SCOUNTER3:\SDSC_COUNT_GEN:1:SDSC_COUNTER
DSC_COUNTER:A1_DSC_COUNTER|SCOUNTER3:\SDSC_COUNT_GEN:2:SDSC_COUNTER
DSC_COUNTER:A1_DSC_COUNTER|SCOUNTER3:\SDSC_COUNT_GEN:3:SDSC_COUNTER
DSC_COUNTER:A1_DSC_COUNTER|SCOUNTER3:\SDSC_COUNT_GEN:4:SDSC_COUNTER
DSC_COUNTER:A1_DSC_COUNTER|SCOUNTER3:\SDSC_COUNT_GEN:5:SDSC_COUNTER
DSC_COUNTER:A1_DSC_COUNTER|SCOUNTER3:\SDSC_COUNT_GEN:6:SDSC_COUNTER
DSC_COUNTER:A1_DSC_COUNTER|SCOUNTER3:\SDSC_COUNT_GEN:7:SDSC_COUNTER
DSC_COUNTER:A1_DSC_COUNTER|SCOUNTER3:\SDSC_COUNT_GEN:8:SDSC_COUNTER
DSC_COUNTER:A1_DSC_COUNTER|SCOUNTER3:\SDSC_COUNT_GEN:9:SDSC_COUNTER
DSC_COUNTER:A1_DSC_COUNTER|SCOUNTER3:\SDSC_COUNT_GEN:10:SDSC_COUNTER
DSC_COUNTER:A1_DSC_COUNTER|SCOUNTER3:\SDSC_COUNT_GEN:11:SDSC_COUNTER
DSC_COUNTER:A1_DSC_COUNTER|SCOUNTER3:\SDSC_COUNT_GEN:12:SDSC_COUNTER
DSC_COUNTER:A1_DSC_COUNTER|SCOUNTER3:\SDSC_COUNT_GEN:13:SDSC_COUNTER
DSC_COUNTER:A1_DSC_COUNTER|SCOUNTER3:\SDSC_COUNT_GEN:14:SDSC_COUNTER
DSC_COUNTER:A1_DSC_COUNTER|SCOUNTER3:\SDSC_COUNT_GEN:15:SDSC_COUNTER
DSC_COUNTER:A1_DSC_COUNTER|SCOUNTER3:\LDSC_COUNT_GEN:0:LDSC_COUNTER
DSC_COUNTER:A1_DSC_COUNTER|SCOUNTER3:\LDSC_COUNT_GEN:1:LDSC_COUNTER
DSC_COUNTER:A1_DSC_COUNTER|SCOUNTER3:\LDSC_COUNT_GEN:2:LDSC_COUNTER
DSC_COUNTER:A1_DSC_COUNTER|SCOUNTER3:\LDSC_COUNT_GEN:3:LDSC_COUNTER
DSC_COUNTER:A1_DSC_COUNTER|SCOUNTER3:\LDSC_COUNT_GEN:4:LDSC_COUNTER
DSC_COUNTER:A1_DSC_COUNTER|SCOUNTER3:\LDSC_COUNT_GEN:5:LDSC_COUNTER
DSC_COUNTER:A1_DSC_COUNTER|SCOUNTER3:\LDSC_COUNT_GEN:6:LDSC_COUNTER
DSC_COUNTER:A1_DSC_COUNTER|SCOUNTER3:\LDSC_COUNT_GEN:7:LDSC_COUNTER
DSC_COUNTER:A1_DSC_COUNTER|SCOUNTER3:\LDSC_COUNT_GEN:8:LDSC_COUNTER
DSC_COUNTER:A1_DSC_COUNTER|SCOUNTER3:\LDSC_COUNT_GEN:9:LDSC_COUNTER
DSC_COUNTER:A1_DSC_COUNTER|SCOUNTER3:\LDSC_COUNT_GEN:10:LDSC_COUNTER
DSC_COUNTER:A1_DSC_COUNTER|SCOUNTER3:\LDSC_COUNT_GEN:11:LDSC_COUNTER
DSC_COUNTER:A1_DSC_COUNTER|SCOUNTER3:\LDSC_COUNT_GEN:12:LDSC_COUNTER
DSC_COUNTER:A1_DSC_COUNTER|SCOUNTER3:\LDSC_COUNT_GEN:13:LDSC_COUNTER
DSC_COUNTER:A1_DSC_COUNTER|SCOUNTER3:\LDSC_COUNT_GEN:14:LDSC_COUNTER
DSC_COUNTER:A1_DSC_COUNTER|SCOUNTER3:\LDSC_COUNT_GEN:15:LDSC_COUNTER
DSC_COUNTER:A2_DSC_COUNTER|SCOUNTER3:\SDSC_COUNT_GEN:0:SDSC_COUNTER
DSC_COUNTER:A2_DSC_COUNTER|SCOUNTER3:\SDSC_COUNT_GEN:1:SDSC_COUNTER
DSC_COUNTER:A2_DSC_COUNTER|SCOUNTER3:\SDSC_COUNT_GEN:2:SDSC_COUNTER
DSC_COUNTER:A2_DSC_COUNTER|SCOUNTER3:\SDSC_COUNT_GEN:3:SDSC_COUNTER
DSC_COUNTER:A2_DSC_COUNTER|SCOUNTER3:\SDSC_COUNT_GEN:4:SDSC_COUNTER
DSC_COUNTER:A2_DSC_COUNTER|SCOUNTER3:\SDSC_COUNT_GEN:5:SDSC_COUNTER
DSC_COUNTER:A2_DSC_COUNTER|SCOUNTER3:\SDSC_COUNT_GEN:6:SDSC_COUNTER
DSC_COUNTER:A2_DSC_COUNTER|SCOUNTER3:\SDSC_COUNT_GEN:7:SDSC_COUNTER
DSC_COUNTER:A2_DSC_COUNTER|SCOUNTER3:\SDSC_COUNT_GEN:8:SDSC_COUNTER
DSC_COUNTER:A2_DSC_COUNTER|SCOUNTER3:\SDSC_COUNT_GEN:9:SDSC_COUNTER
DSC_COUNTER:A2_DSC_COUNTER|SCOUNTER3:\SDSC_COUNT_GEN:10:SDSC_COUNTER
DSC_COUNTER:A2_DSC_COUNTER|SCOUNTER3:\SDSC_COUNT_GEN:11:SDSC_COUNTER
DSC_COUNTER:A2_DSC_COUNTER|SCOUNTER3:\SDSC_COUNT_GEN:12:SDSC_COUNTER
DSC_COUNTER:A2_DSC_COUNTER|SCOUNTER3:\SDSC_COUNT_GEN:13:SDSC_COUNTER
DSC_COUNTER:A2_DSC_COUNTER|SCOUNTER3:\SDSC_COUNT_GEN:14:SDSC_COUNTER
DSC_COUNTER:A2_DSC_COUNTER|SCOUNTER3:\SDSC_COUNT_GEN:15:SDSC_COUNTER
DSC_COUNTER:A2_DSC_COUNTER|SCOUNTER3:\LDSC_COUNT_GEN:0:LDSC_COUNTER
DSC_COUNTER:A2_DSC_COUNTER|SCOUNTER3:\LDSC_COUNT_GEN:1:LDSC_COUNTER
DSC_COUNTER:A2_DSC_COUNTER|SCOUNTER3:\LDSC_COUNT_GEN:2:LDSC_COUNTER
DSC_COUNTER:A2_DSC_COUNTER|SCOUNTER3:\LDSC_COUNT_GEN:3:LDSC_COUNTER
DSC_COUNTER:A2_DSC_COUNTER|SCOUNTER3:\LDSC_COUNT_GEN:4:LDSC_COUNTER
DSC_COUNTER:A2_DSC_COUNTER|SCOUNTER3:\LDSC_COUNT_GEN:5:LDSC_COUNTER
DSC_COUNTER:A2_DSC_COUNTER|SCOUNTER3:\LDSC_COUNT_GEN:6:LDSC_COUNTER
DSC_COUNTER:A2_DSC_COUNTER|SCOUNTER3:\LDSC_COUNT_GEN:7:LDSC_COUNTER
DSC_COUNTER:A2_DSC_COUNTER|SCOUNTER3:\LDSC_COUNT_GEN:8:LDSC_COUNTER
DSC_COUNTER:A2_DSC_COUNTER|SCOUNTER3:\LDSC_COUNT_GEN:9:LDSC_COUNTER
DSC_COUNTER:A2_DSC_COUNTER|SCOUNTER3:\LDSC_COUNT_GEN:10:LDSC_COUNTER
DSC_COUNTER:A2_DSC_COUNTER|SCOUNTER3:\LDSC_COUNT_GEN:11:LDSC_COUNTER
DSC_COUNTER:A2_DSC_COUNTER|SCOUNTER3:\LDSC_COUNT_GEN:12:LDSC_COUNTER
DSC_COUNTER:A2_DSC_COUNTER|SCOUNTER3:\LDSC_COUNT_GEN:13:LDSC_COUNTER
DSC_COUNTER:A2_DSC_COUNTER|SCOUNTER3:\LDSC_COUNT_GEN:14:LDSC_COUNTER
DSC_COUNTER:A2_DSC_COUNTER|SCOUNTER3:\LDSC_COUNT_GEN:15:LDSC_COUNTER
}
# macro_sequence

# end
# entity
SCOUNTER3
# storage
db|LHCF_LOGIC_MAIN.(243).cnf
db|LHCF_LOGIC_MAIN.(243).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.3|src|scounter3.vhd
8bb0ba1c1300144feda9cfb69385b0
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
24
PARAMETER_SIGNED_DEC
USR
 constraint(bcount)
23 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
SCOUNTER3:L_EC_A1_STRG
SCOUNTER3:L_EC_A1_LTRG
SCOUNTER3:L_EC_A1_SLOGIC
SCOUNTER3:L_EC_A1_LLOGIC
SCOUNTER3:L_EC_A1_SHOWER_TRG1
SCOUNTER3:L_EC_A1_SHOWER_BPTXX
SCOUNTER3:L_EC_A1_SPECIAL_TRG1
SCOUNTER3:L_EC_A1_SPECIAL_BPTXX
SCOUNTER3:L_EC_A1_SFC_0
SCOUNTER3:L_EC_A1_SFC_1
SCOUNTER3:L_EC_A1_SFC_2
SCOUNTER3:L_EC_A1_SFC_3
SCOUNTER3:L_EC_A1_FCL_OR
SCOUNTER3:L_EC_A1_FC_BPTXX
SCOUNTER3:L_EC_A1_FC_SHOWER
SCOUNTER3:L_EC_A2_STRG
SCOUNTER3:L_EC_A2_LTRG
SCOUNTER3:L_EC_A2_SLOGIC
SCOUNTER3:L_EC_A2_LLOGIC
SCOUNTER3:L_EC_A2_SHOWER_BPTXX
SCOUNTER3:L_EC_A2_SHOWER_TRG1
SCOUNTER3:L_EC_A2_SPECIAL_BPTXX
SCOUNTER3:L_EC_A2_SPECIAL_TRG1
SCOUNTER3:L_EC_A2_SFC_0
SCOUNTER3:L_EC_A2_SFC_1
SCOUNTER3:L_EC_A2_SFC_2
SCOUNTER3:L_EC_A2_SFC_3
SCOUNTER3:L_EC_A2_FCL_OR
SCOUNTER3:L_EC_A2_FC_BPTXX
SCOUNTER3:L_EC_A2_FC_SHOWER
}
# macro_sequence

# end
# entity
SCOUNTER3
# storage
db|LHCF_LOGIC_MAIN.(244).cnf
db|LHCF_LOGIC_MAIN.(244).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.3|src|scounter3.vhd
8bb0ba1c1300144feda9cfb69385b0
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
16
PARAMETER_SIGNED_DEC
USR
 constraint(bcount)
15 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
SCOUNTER3:L_EC_A1_SHOWER_L3T
SCOUNTER3:L_EC_A1_PEDE_L3T
SCOUNTER3:L_EC_A1_SPECIAL_L3T
SCOUNTER3:L_EC_A1_BPTX_L3T
SCOUNTER3:L_EC_A1_L3T
SCOUNTER3:L_EC_A2_SHOWER_L3T
SCOUNTER3:L_EC_A2_PEDE_L3T
SCOUNTER3:L_EC_A2_SPECIAL_L3T
SCOUNTER3:L_EC_A2_BPTX_L3T
SCOUNTER3:L_EC_A2_L3T
}
# macro_sequence

# end
# entity
CLK_COUNTER2
# storage
db|LHCF_LOGIC_MAIN.(245).cnf
db|LHCF_LOGIC_MAIN.(245).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.3|src|clk_counter2.vhd
3f96824c1ae41c8f1ab5037488f242
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(count)
31 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
CLK_COUNTER2:L_FIFO_0_COUNTER
CLK_COUNTER2:L_FIFO_1_COUNTER
}
# macro_sequence

# end
# entity
FIFO_COUNTER
# storage
db|LHCF_LOGIC_MAIN.(246).cnf
db|LHCF_LOGIC_MAIN.(246).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.3|src|fifo_counter.vhd
e3474cbec83aa067d1d9a4be91eb195
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(count)
31 downto 0
PARAMETER_STRING
USR
 constraint(output0)
31 downto 0
PARAMETER_STRING
USR
 constraint(output1)
31 downto 0
PARAMETER_STRING
USR
 constraint(output2)
31 downto 0
PARAMETER_STRING
USR
 constraint(output3)
31 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
FIFO_COUNTER:L_A1_FIFO_0
FIFO_COUNTER:L_A2_FIFO_0
FIFO_COUNTER:L_A1_FIFO_1
FIFO_COUNTER:L_A2_FIFO_1
}
# macro_sequence

# end
# entity
CLK_COUNTER3
# storage
db|LHCF_LOGIC_MAIN.(247).cnf
db|LHCF_LOGIC_MAIN.(247).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.3|src|clk_counter3.vhd
23b826257ddafd2e33716891a69f321
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
32
PARAMETER_SIGNED_DEC
USR
 constraint(bcount1)
31 downto 0
PARAMETER_STRING
USR
 constraint(bcount2)
31 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
CLK_COUNTER3:L_EC_CLK
CLK_COUNTER3:L_AC_CLK
}
# macro_sequence

# end
# entity
SCOUNTER_2LATCH
# storage
db|LHCF_LOGIC_MAIN.(248).cnf
db|LHCF_LOGIC_MAIN.(248).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.3|src|sounter_2latch.vhd
e9365753932368bfc6663664aa7a2bf
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
32
PARAMETER_SIGNED_DEC
USR
 constraint(bcount1)
31 downto 0
PARAMETER_STRING
USR
 constraint(bcount2)
31 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
SCOUNTER_2LATCH:L_EC_LDBPTX1
SCOUNTER_2LATCH:L_EC_LDBPTX2
SCOUNTER_2LATCH:L_EC_LDBPTX_AND
SCOUNTER_2LATCH:L_AC_ATLAS_L1A
}
# macro_sequence

# end
# entity
SCOUNTER_2LATCH
# storage
db|LHCF_LOGIC_MAIN.(249).cnf
db|LHCF_LOGIC_MAIN.(249).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.3|src|sounter_2latch.vhd
e9365753932368bfc6663664aa7a2bf
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
24
PARAMETER_SIGNED_DEC
USR
 constraint(bcount1)
23 downto 0
PARAMETER_STRING
USR
 constraint(bcount2)
23 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
SCOUNTER_2LATCH:L_EC_ORBIT
SCOUNTER_2LATCH:L_EC_FC_TRG_AND
}
# macro_sequence

# end
# entity
SCOUNTER_2LATCH
# storage
db|LHCF_LOGIC_MAIN.(250).cnf
db|LHCF_LOGIC_MAIN.(250).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.3|src|sounter_2latch.vhd
e9365753932368bfc6663664aa7a2bf
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
16
PARAMETER_SIGNED_DEC
USR
 constraint(bcount1)
15 downto 0
PARAMETER_STRING
USR
 constraint(bcount2)
15 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
SCOUNTER_2LATCH:L_EC_OR_L3T
SCOUNTER_2LATCH:L_EC_ATLAS_L1_LHCF
SCOUNTER_2LATCH:L_EC_SHOWER_BPTXX_AND
}
# macro_sequence

# end
# entity
CLK_COUNTER3
# storage
db|LHCF_LOGIC_MAIN.(251).cnf
db|LHCF_LOGIC_MAIN.(251).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.3|src|clk_counter3.vhd
23b826257ddafd2e33716891a69f321
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
16
PARAMETER_SIGNED_DEC
USR
 constraint(bcount1)
15 downto 0
PARAMETER_STRING
USR
 constraint(bcount2)
15 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
CLK_COUNTER3:L_OC_CLK
}
# macro_sequence

# end
# entity
SCOUNTER_2LATCH
# storage
db|LHCF_LOGIC_MAIN.(252).cnf
db|LHCF_LOGIC_MAIN.(252).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.3|src|sounter_2latch.vhd
e9365753932368bfc6663664aa7a2bf
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
8
PARAMETER_SIGNED_DEC
USR
 constraint(bcount1)
7 downto 0
PARAMETER_STRING
USR
 constraint(bcount2)
7 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
SCOUNTER_2LATCH:L_OC_LDBPTX1
SCOUNTER_2LATCH:L_OC_LDBPTX2
}
# macro_sequence

# end
# entity
BUFFER_COUNTER
# storage
db|LHCF_LOGIC_MAIN.(253).cnf
db|LHCF_LOGIC_MAIN.(253).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.3|src|buffer_counter.vhd
c447ae856c11fdead5b8dfc8422e26c9
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
32
PARAMETER_SIGNED_DEC
USR
 constraint(count)
31 downto 0
PARAMETER_STRING
USR
 constraint(bcount)
31 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
BUFFER_COUNTER:A1_B_EVENT_FLAG1
BUFFER_COUNTER:A1_B_EVENT_FLAG2
BUFFER_COUNTER:A1_B_EVENT_FLAG3
BUFFER_COUNTER:A2_B_EVENT_FLAG1
BUFFER_COUNTER:A2_B_EVENT_FLAG2
BUFFER_COUNTER:A2_B_EVENT_FLAG3
}
# macro_sequence

# end
# entity
LINEDELAY_FIX
# storage
db|LHCF_LOGIC_MAIN.(254).cnf
db|LHCF_LOGIC_MAIN.(254).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.3|src|linedelay_fix.vhd
6828f94fbadf4f35d49cd7cb1716d3a
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
nmax
20
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
LINEDELAY_FIX:LOGIC_RC_BPTX1
LINEDELAY_FIX:LOGIC_RC_BPTX2
}
# macro_sequence

# end
# entity
RAM_COUNTER
# storage
db|LHCF_LOGIC_MAIN.(255).cnf
db|LHCF_LOGIC_MAIN.(255).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.3|src|ram_counter.vhd
5692e3b6ee22d52ec0c3f15d49a878
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(data_out)
31 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
RAM_COUNTER:RAM_COUNTER_1
RAM_COUNTER:RAM_COUNTER_2
RAM_COUNTER:RAM_COUNTER_3
RAM_COUNTER:RAM_COUNTER_4
}
# macro_sequence

# end
# entity
INTERNALCOUNTER
# storage
db|LHCF_LOGIC_MAIN.(256).cnf
db|LHCF_LOGIC_MAIN.(256).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.3|src|internalcounter.vhd
03ca428371811fedcfe098aa32b822
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
3
PARAMETER_SIGNED_DEC
USR
 constraint(preset)
2 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
RAM_COUNTER:RAM_COUNTER_1|INTERNALCOUNTER:WIDTH_R_INC
RAM_COUNTER:RAM_COUNTER_2|INTERNALCOUNTER:WIDTH_R_INC
RAM_COUNTER:RAM_COUNTER_3|INTERNALCOUNTER:WIDTH_R_INC
RAM_COUNTER:RAM_COUNTER_4|INTERNALCOUNTER:WIDTH_R_INC
}
# macro_sequence

# end
# entity
SCOUNTER
# storage
db|LHCF_LOGIC_MAIN.(257).cnf
db|LHCF_LOGIC_MAIN.(257).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.3|src|scounter.vhd
7fb374875a2a6189dc85e9a4a84c37dc
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n
6
PARAMETER_SIGNED_DEC
USR
 constraint(count)
5 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
RAM_COUNTER:RAM_COUNTER_1|SCOUNTER:COUNTER_RADDRESS
RAM_COUNTER:RAM_COUNTER_2|SCOUNTER:COUNTER_RADDRESS
RAM_COUNTER:RAM_COUNTER_3|SCOUNTER:COUNTER_RADDRESS
RAM_COUNTER:RAM_COUNTER_4|SCOUNTER:COUNTER_RADDRESS
}
# macro_sequence

# end
# entity
RAM_DPORT_A6D32
# storage
db|LHCF_LOGIC_MAIN.(258).cnf
db|LHCF_LOGIC_MAIN.(258).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.3|src|ram_dport_a6d32.vhd
bfea6f8f9b7bd90d078efff3fcf2b
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(address_a)
5 downto 0
PARAMETER_STRING
USR
 constraint(address_b)
5 downto 0
PARAMETER_STRING
USR
 constraint(data_a)
31 downto 0
PARAMETER_STRING
USR
 constraint(data_b)
31 downto 0
PARAMETER_STRING
USR
 constraint(q_a)
31 downto 0
PARAMETER_STRING
USR
 constraint(q_b)
31 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
RAM_COUNTER:RAM_COUNTER_1|RAM_DPORT_A6D32:RAM_CONT
RAM_COUNTER:RAM_COUNTER_2|RAM_DPORT_A6D32:RAM_CONT
RAM_COUNTER:RAM_COUNTER_3|RAM_DPORT_A6D32:RAM_CONT
RAM_COUNTER:RAM_COUNTER_4|RAM_DPORT_A6D32:RAM_CONT
}
# macro_sequence

# end
# entity
SHIFT_REG_A
# storage
db|LHCF_LOGIC_MAIN.(259).cnf
db|LHCF_LOGIC_MAIN.(259).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.3|src|shift_reg_a.vhd
2f49a8a4f254efd062e535ccfb4044be
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(count_00)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_01)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_02)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_03)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_04)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_05)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_06)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_07)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_08)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_09)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_10)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_11)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_12)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_13)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_14)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_15)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_16)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_17)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_18)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_19)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_20)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_21)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_22)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_23)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_24)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_25)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_26)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_27)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_28)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_29)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_30)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_31)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_32)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_33)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_34)
31 downto 0
PARAMETER_STRING
USR
 constraint(shift_count)
31 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
SHIFT_REG_A:A1_SHIFT_A
SHIFT_REG_A:A2_SHIFT_A
}
# macro_sequence

# end
# entity
SHIFT_REG_B
# storage
db|LHCF_LOGIC_MAIN.(260).cnf
db|LHCF_LOGIC_MAIN.(260).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.3|src|shift_reg_b.vhd
6978ff47a73813f2bd2a6a27acd194c9
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(input)
31 downto 0
PARAMETER_STRING
USR
 constraint(output)
3 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
SHIFT_REG_B:A1_SHIFT_B
SHIFT_REG_B:A2_SHIFT_B
}
# macro_sequence

# end
# entity
DSC_COUNTER
# storage
db|LHCF_LOGIC_MAIN.(261).cnf
db|LHCF_LOGIC_MAIN.(261).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.3|src|dsc_counter.vhd
9b94ae2ebc8dbc7fd390cc97a5fc29
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(sdsc2_in)
15 downto 0
PARAMETER_STRING
USR
 constraint(ldsc2_in)
15 downto 0
PARAMETER_STRING
USR
 constraint(count_s00)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_s01)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_s02)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_s03)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_s04)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_s05)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_s06)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_s07)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_s08)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_s09)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_s10)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_s11)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_s12)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_s13)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_s14)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_s15)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_l00)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_l01)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_l02)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_l03)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_l04)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_l05)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_l06)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_l07)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_l08)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_l09)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_l10)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_l11)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_l12)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_l13)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_l14)
31 downto 0
PARAMETER_STRING
USR
 constraint(count_l15)
31 downto 0
PARAMETER_STRING
USR
}
# include_file {
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.3|src|components.vhd
a48ef021af77ebfb122ca628d3b9c3
}
# hierarchies {
DSC_COUNTER:A1_DSC_COUNTER
DSC_COUNTER:A2_DSC_COUNTER
}
# macro_sequence

# end
# entity
LB_INT
# storage
db|LHCF_LOGIC_MAIN.(262).cnf
db|LHCF_LOGIC_MAIN.(262).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.3|src|lb_int.vhd
c85ffa8475d4ef6b249a4371d0b0b4d1
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(lad)
15 downto 0
PARAMETER_STRING
USR
 constraint(reg_a1_l1t_mask)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_a1_shower_mask)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_a1_fc_mask)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_a1_l3t_mask)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_a1_shower_p)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_a1_latch_stop_p)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_a1_selfveto_p)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_a1_l2t_l1t_p)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_a2_l1t_mask)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_a2_shower_mask)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_a2_fc_mask)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_a2_l3t_mask)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_a2_shower_p)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_a2_latch_stop_p)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_a2_selfveto_p)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_a2_l2t_l1t_p)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_sel_ecr)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_common_mask)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_atlas_mask)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_dl1t_dl3t_p)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_atlas_p)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_laser_pede_p)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_laser_gen_p)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_laser_gen_enable)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_testout1_mask)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_testout2_mask)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_testout3_mask)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_testout4_mask)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_00)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_01)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_02)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_03)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_04)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_05)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_06)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_07)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_08)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_09)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_10)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_11)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_12)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_13)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_14)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_15)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_16)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_17)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_18)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_19)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_20)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_21)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_22)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_23)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_24)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_25)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_26)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_27)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_28)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_29)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_30)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_31)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_32)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_33)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_34)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_00)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_01)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_02)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_03)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_04)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_05)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_06)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_07)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_08)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_09)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_10)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_11)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_12)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_13)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_14)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_15)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_16)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_17)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_18)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_19)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_20)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_21)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_22)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_23)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_24)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_25)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_26)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_27)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_28)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_29)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_30)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_31)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_32)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_33)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_34)
31 downto 0
PARAMETER_STRING
USR
 constraint(reg_status)
31 downto 0
PARAMETER_STRING
USR
 constraint(version)
31 downto 0
PARAMETER_STRING
USR
 constraint(rc_counts1)
31 downto 0
PARAMETER_STRING
USR
 constraint(rc_counts2)
31 downto 0
PARAMETER_STRING
USR
 constraint(rc_counts3)
31 downto 0
PARAMETER_STRING
USR
 constraint(rc_counts4)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_s00)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_s01)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_s02)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_s03)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_s04)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_s05)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_s06)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_s07)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_s08)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_s09)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_s10)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_s11)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_s12)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_s13)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_s14)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_s15)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_l00)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_l01)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_l02)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_l03)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_l04)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_l05)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_l06)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_l07)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_l08)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_l09)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_l10)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_l11)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_l12)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_l13)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_l14)
31 downto 0
PARAMETER_STRING
USR
 constraint(a1_count_l15)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_s00)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_s01)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_s02)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_s03)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_s04)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_s05)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_s06)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_s07)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_s08)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_s09)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_s10)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_s11)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_s12)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_s13)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_s14)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_s15)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_l00)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_l01)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_l02)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_l03)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_l04)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_l05)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_l06)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_l07)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_l08)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_l09)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_l10)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_l11)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_l12)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_l13)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_l14)
31 downto 0
PARAMETER_STRING
USR
 constraint(a2_count_l15)
31 downto 0
PARAMETER_STRING
USR
}
# include_file {
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.3|src|components.vhd
a48ef021af77ebfb122ca628d3b9c3
}
# hierarchies {
LB_INT:VME_LB_INT
}
# macro_sequence

# end
# entity
TESTOUT
# storage
db|LHCF_LOGIC_MAIN.(263).cnf
db|LHCF_LOGIC_MAIN.(263).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
|fpga|triggersystem|quartus2|lhcf_13tev_main_ver2.3|src|testout.vhd
afb1dfd3dda273b5b9bb87d01f6dbcc1
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(input)
385 downto 0
PARAMETER_STRING
USR
 constraint(mask)
11 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
TESTOUT:LTESTOUT1
TESTOUT:LTESTOUT2
TESTOUT:LTESTOUT3
TESTOUT:LTESTOUT4
}
# macro_sequence

# end
# complete
