{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 23 22:37:41 2016 " "Info: Processing started: Fri Dec 23 22:37:41 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProcessadorDidático -c ProcessadorDidático " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ProcessadorDidático -c ProcessadorDidático" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processadordidático.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file processadordidático.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProcessadorDidatico-ProcessadorDidatico_Arch " "Info: Found design unit 1: ProcessadorDidatico-ProcessadorDidatico_Arch" {  } { { "ProcessadorDidático.vhd" "" { Text "C:/Users/Pedro Ivo/Desktop/Pedro Ivo/Disciplinas/Arquitetura de Computadores/ProcessadorDidatico/ProcessadorDidático.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ProcessadorDidatico " "Info: Found entity 1: ProcessadorDidatico" {  } { { "ProcessadorDidático.vhd" "" { Text "C:/Users/Pedro Ivo/Desktop/Pedro Ivo/Disciplinas/Arquitetura de Computadores/ProcessadorDidatico/ProcessadorDidático.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-ULA_Arch " "Info: Found design unit 1: ULA-ULA_Arch" {  } { { "ULA.vhd" "" { Text "C:/Users/Pedro Ivo/Desktop/Pedro Ivo/Disciplinas/Arquitetura de Computadores/ProcessadorDidatico/ULA.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Info: Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "C:/Users/Pedro Ivo/Desktop/Pedro Ivo/Disciplinas/Arquitetura de Computadores/ProcessadorDidatico/ULA.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradores.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file bancoregistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BancoReg-BancoReg_Arch " "Info: Found design unit 1: BancoReg-BancoReg_Arch" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Users/Pedro Ivo/Desktop/Pedro Ivo/Disciplinas/Arquitetura de Computadores/ProcessadorDidatico/BancoRegistradores.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 BancoReg " "Info: Found entity 1: BancoReg" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Users/Pedro Ivo/Desktop/Pedro Ivo/Disciplinas/Arquitetura de Computadores/ProcessadorDidatico/BancoRegistradores.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_16bits.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux2to1_16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2To1_16Bits-Mux2To1_16Bits_Arch " "Info: Found design unit 1: Mux2To1_16Bits-Mux2To1_16Bits_Arch" {  } { { "Mux2To1_16Bits.vhd" "" { Text "C:/Users/Pedro Ivo/Desktop/Pedro Ivo/Disciplinas/Arquitetura de Computadores/ProcessadorDidatico/Mux2To1_16Bits.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Mux2To1_16Bits " "Info: Found entity 1: Mux2To1_16Bits" {  } { { "Mux2To1_16Bits.vhd" "" { Text "C:/Users/Pedro Ivo/Desktop/Pedro Ivo/Disciplinas/Arquitetura de Computadores/ProcessadorDidatico/Mux2To1_16Bits.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3to1_16bits.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux3to1_16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux3To1_16Bits-Mux3To1_16Bits_Arch " "Info: Found design unit 1: Mux3To1_16Bits-Mux3To1_16Bits_Arch" {  } { { "Mux3To1_16Bits.vhd" "" { Text "C:/Users/Pedro Ivo/Desktop/Pedro Ivo/Disciplinas/Arquitetura de Computadores/ProcessadorDidatico/Mux3To1_16Bits.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Mux3To1_16Bits " "Info: Found entity 1: Mux3To1_16Bits" {  } { { "Mux3To1_16Bits.vhd" "" { Text "C:/Users/Pedro Ivo/Desktop/Pedro Ivo/Disciplinas/Arquitetura de Computadores/ProcessadorDidatico/Mux3To1_16Bits.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1_16bits.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux4to1_16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux4To1_16Bits-Mux4To1_16Bits_Arch " "Info: Found design unit 1: Mux4To1_16Bits-Mux4To1_16Bits_Arch" {  } { { "Mux4To1_16Bits.vhd" "" { Text "C:/Users/Pedro Ivo/Desktop/Pedro Ivo/Disciplinas/Arquitetura de Computadores/ProcessadorDidatico/Mux4To1_16Bits.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Mux4To1_16Bits " "Info: Found entity 1: Mux4To1_16Bits" {  } { { "Mux4To1_16Bits.vhd" "" { Text "C:/Users/Pedro Ivo/Desktop/Pedro Ivo/Disciplinas/Arquitetura de Computadores/ProcessadorDidatico/Mux4To1_16Bits.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register16bits.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file register16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register16Bits-Register16Bits_Arch " "Info: Found design unit 1: Register16Bits-Register16Bits_Arch" {  } { { "Register16Bits.vhd" "" { Text "C:/Users/Pedro Ivo/Desktop/Pedro Ivo/Disciplinas/Arquitetura de Computadores/ProcessadorDidatico/Register16Bits.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Register16Bits " "Info: Found entity 1: Register16Bits" {  } { { "Register16Bits.vhd" "" { Text "C:/Users/Pedro Ivo/Desktop/Pedro Ivo/Disciplinas/Arquitetura de Computadores/ProcessadorDidatico/Register16Bits.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Register16Bits " "Info: Elaborating entity \"Register16Bits\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "Saida\[0\] Register16Bits.vhd(26) " "Error (10818): Can't infer register for \"Saida\[0\]\" at Register16Bits.vhd(26) because it does not hold its value outside the clock edge" {  } { { "Register16Bits.vhd" "" { Text "C:/Users/Pedro Ivo/Desktop/Pedro Ivo/Disciplinas/Arquitetura de Computadores/ProcessadorDidatico/Register16Bits.vhd" 26 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida\[0\] Register16Bits.vhd(19) " "Info (10041): Inferred latch for \"Saida\[0\]\" at Register16Bits.vhd(19)" {  } { { "Register16Bits.vhd" "" { Text "C:/Users/Pedro Ivo/Desktop/Pedro Ivo/Disciplinas/Arquitetura de Computadores/ProcessadorDidatico/Register16Bits.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "Saida\[1\] Register16Bits.vhd(26) " "Error (10818): Can't infer register for \"Saida\[1\]\" at Register16Bits.vhd(26) because it does not hold its value outside the clock edge" {  } { { "Register16Bits.vhd" "" { Text "C:/Users/Pedro Ivo/Desktop/Pedro Ivo/Disciplinas/Arquitetura de Computadores/ProcessadorDidatico/Register16Bits.vhd" 26 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida\[1\] Register16Bits.vhd(19) " "Info (10041): Inferred latch for \"Saida\[1\]\" at Register16Bits.vhd(19)" {  } { { "Register16Bits.vhd" "" { Text "C:/Users/Pedro Ivo/Desktop/Pedro Ivo/Disciplinas/Arquitetura de Computadores/ProcessadorDidatico/Register16Bits.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "Saida\[2\] Register16Bits.vhd(26) " "Error (10818): Can't infer register for \"Saida\[2\]\" at Register16Bits.vhd(26) because it does not hold its value outside the clock edge" {  } { { "Register16Bits.vhd" "" { Text "C:/Users/Pedro Ivo/Desktop/Pedro Ivo/Disciplinas/Arquitetura de Computadores/ProcessadorDidatico/Register16Bits.vhd" 26 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida\[2\] Register16Bits.vhd(19) " "Info (10041): Inferred latch for \"Saida\[2\]\" at Register16Bits.vhd(19)" {  } { { "Register16Bits.vhd" "" { Text "C:/Users/Pedro Ivo/Desktop/Pedro Ivo/Disciplinas/Arquitetura de Computadores/ProcessadorDidatico/Register16Bits.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "Saida\[3\] Register16Bits.vhd(26) " "Error (10818): Can't infer register for \"Saida\[3\]\" at Register16Bits.vhd(26) because it does not hold its value outside the clock edge" {  } { { "Register16Bits.vhd" "" { Text "C:/Users/Pedro Ivo/Desktop/Pedro Ivo/Disciplinas/Arquitetura de Computadores/ProcessadorDidatico/Register16Bits.vhd" 26 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida\[3\] Register16Bits.vhd(19) " "Info (10041): Inferred latch for \"Saida\[3\]\" at Register16Bits.vhd(19)" {  } { { "Register16Bits.vhd" "" { Text "C:/Users/Pedro Ivo/Desktop/Pedro Ivo/Disciplinas/Arquitetura de Computadores/ProcessadorDidatico/Register16Bits.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "Saida\[4\] Register16Bits.vhd(26) " "Error (10818): Can't infer register for \"Saida\[4\]\" at Register16Bits.vhd(26) because it does not hold its value outside the clock edge" {  } { { "Register16Bits.vhd" "" { Text "C:/Users/Pedro Ivo/Desktop/Pedro Ivo/Disciplinas/Arquitetura de Computadores/ProcessadorDidatico/Register16Bits.vhd" 26 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida\[4\] Register16Bits.vhd(19) " "Info (10041): Inferred latch for \"Saida\[4\]\" at Register16Bits.vhd(19)" {  } { { "Register16Bits.vhd" "" { Text "C:/Users/Pedro Ivo/Desktop/Pedro Ivo/Disciplinas/Arquitetura de Computadores/ProcessadorDidatico/Register16Bits.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "Saida\[5\] Register16Bits.vhd(26) " "Error (10818): Can't infer register for \"Saida\[5\]\" at Register16Bits.vhd(26) because it does not hold its value outside the clock edge" {  } { { "Register16Bits.vhd" "" { Text "C:/Users/Pedro Ivo/Desktop/Pedro Ivo/Disciplinas/Arquitetura de Computadores/ProcessadorDidatico/Register16Bits.vhd" 26 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida\[5\] Register16Bits.vhd(19) " "Info (10041): Inferred latch for \"Saida\[5\]\" at Register16Bits.vhd(19)" {  } { { "Register16Bits.vhd" "" { Text "C:/Users/Pedro Ivo/Desktop/Pedro Ivo/Disciplinas/Arquitetura de Computadores/ProcessadorDidatico/Register16Bits.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "Saida\[6\] Register16Bits.vhd(26) " "Error (10818): Can't infer register for \"Saida\[6\]\" at Register16Bits.vhd(26) because it does not hold its value outside the clock edge" {  } { { "Register16Bits.vhd" "" { Text "C:/Users/Pedro Ivo/Desktop/Pedro Ivo/Disciplinas/Arquitetura de Computadores/ProcessadorDidatico/Register16Bits.vhd" 26 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida\[6\] Register16Bits.vhd(19) " "Info (10041): Inferred latch for \"Saida\[6\]\" at Register16Bits.vhd(19)" {  } { { "Register16Bits.vhd" "" { Text "C:/Users/Pedro Ivo/Desktop/Pedro Ivo/Disciplinas/Arquitetura de Computadores/ProcessadorDidatico/Register16Bits.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "Saida\[7\] Register16Bits.vhd(26) " "Error (10818): Can't infer register for \"Saida\[7\]\" at Register16Bits.vhd(26) because it does not hold its value outside the clock edge" {  } { { "Register16Bits.vhd" "" { Text "C:/Users/Pedro Ivo/Desktop/Pedro Ivo/Disciplinas/Arquitetura de Computadores/ProcessadorDidatico/Register16Bits.vhd" 26 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida\[7\] Register16Bits.vhd(19) " "Info (10041): Inferred latch for \"Saida\[7\]\" at Register16Bits.vhd(19)" {  } { { "Register16Bits.vhd" "" { Text "C:/Users/Pedro Ivo/Desktop/Pedro Ivo/Disciplinas/Arquitetura de Computadores/ProcessadorDidatico/Register16Bits.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "Saida\[8\] Register16Bits.vhd(26) " "Error (10818): Can't infer register for \"Saida\[8\]\" at Register16Bits.vhd(26) because it does not hold its value outside the clock edge" {  } { { "Register16Bits.vhd" "" { Text "C:/Users/Pedro Ivo/Desktop/Pedro Ivo/Disciplinas/Arquitetura de Computadores/ProcessadorDidatico/Register16Bits.vhd" 26 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida\[8\] Register16Bits.vhd(19) " "Info (10041): Inferred latch for \"Saida\[8\]\" at Register16Bits.vhd(19)" {  } { { "Register16Bits.vhd" "" { Text "C:/Users/Pedro Ivo/Desktop/Pedro Ivo/Disciplinas/Arquitetura de Computadores/ProcessadorDidatico/Register16Bits.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "Saida\[9\] Register16Bits.vhd(26) " "Error (10818): Can't infer register for \"Saida\[9\]\" at Register16Bits.vhd(26) because it does not hold its value outside the clock edge" {  } { { "Register16Bits.vhd" "" { Text "C:/Users/Pedro Ivo/Desktop/Pedro Ivo/Disciplinas/Arquitetura de Computadores/ProcessadorDidatico/Register16Bits.vhd" 26 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida\[9\] Register16Bits.vhd(19) " "Info (10041): Inferred latch for \"Saida\[9\]\" at Register16Bits.vhd(19)" {  } { { "Register16Bits.vhd" "" { Text "C:/Users/Pedro Ivo/Desktop/Pedro Ivo/Disciplinas/Arquitetura de Computadores/ProcessadorDidatico/Register16Bits.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "Saida\[10\] Register16Bits.vhd(26) " "Error (10818): Can't infer register for \"Saida\[10\]\" at Register16Bits.vhd(26) because it does not hold its value outside the clock edge" {  } { { "Register16Bits.vhd" "" { Text "C:/Users/Pedro Ivo/Desktop/Pedro Ivo/Disciplinas/Arquitetura de Computadores/ProcessadorDidatico/Register16Bits.vhd" 26 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida\[10\] Register16Bits.vhd(19) " "Info (10041): Inferred latch for \"Saida\[10\]\" at Register16Bits.vhd(19)" {  } { { "Register16Bits.vhd" "" { Text "C:/Users/Pedro Ivo/Desktop/Pedro Ivo/Disciplinas/Arquitetura de Computadores/ProcessadorDidatico/Register16Bits.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "Saida\[11\] Register16Bits.vhd(26) " "Error (10818): Can't infer register for \"Saida\[11\]\" at Register16Bits.vhd(26) because it does not hold its value outside the clock edge" {  } { { "Register16Bits.vhd" "" { Text "C:/Users/Pedro Ivo/Desktop/Pedro Ivo/Disciplinas/Arquitetura de Computadores/ProcessadorDidatico/Register16Bits.vhd" 26 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida\[11\] Register16Bits.vhd(19) " "Info (10041): Inferred latch for \"Saida\[11\]\" at Register16Bits.vhd(19)" {  } { { "Register16Bits.vhd" "" { Text "C:/Users/Pedro Ivo/Desktop/Pedro Ivo/Disciplinas/Arquitetura de Computadores/ProcessadorDidatico/Register16Bits.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "Saida\[12\] Register16Bits.vhd(26) " "Error (10818): Can't infer register for \"Saida\[12\]\" at Register16Bits.vhd(26) because it does not hold its value outside the clock edge" {  } { { "Register16Bits.vhd" "" { Text "C:/Users/Pedro Ivo/Desktop/Pedro Ivo/Disciplinas/Arquitetura de Computadores/ProcessadorDidatico/Register16Bits.vhd" 26 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida\[12\] Register16Bits.vhd(19) " "Info (10041): Inferred latch for \"Saida\[12\]\" at Register16Bits.vhd(19)" {  } { { "Register16Bits.vhd" "" { Text "C:/Users/Pedro Ivo/Desktop/Pedro Ivo/Disciplinas/Arquitetura de Computadores/ProcessadorDidatico/Register16Bits.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "Saida\[13\] Register16Bits.vhd(26) " "Error (10818): Can't infer register for \"Saida\[13\]\" at Register16Bits.vhd(26) because it does not hold its value outside the clock edge" {  } { { "Register16Bits.vhd" "" { Text "C:/Users/Pedro Ivo/Desktop/Pedro Ivo/Disciplinas/Arquitetura de Computadores/ProcessadorDidatico/Register16Bits.vhd" 26 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida\[13\] Register16Bits.vhd(19) " "Info (10041): Inferred latch for \"Saida\[13\]\" at Register16Bits.vhd(19)" {  } { { "Register16Bits.vhd" "" { Text "C:/Users/Pedro Ivo/Desktop/Pedro Ivo/Disciplinas/Arquitetura de Computadores/ProcessadorDidatico/Register16Bits.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "Saida\[14\] Register16Bits.vhd(26) " "Error (10818): Can't infer register for \"Saida\[14\]\" at Register16Bits.vhd(26) because it does not hold its value outside the clock edge" {  } { { "Register16Bits.vhd" "" { Text "C:/Users/Pedro Ivo/Desktop/Pedro Ivo/Disciplinas/Arquitetura de Computadores/ProcessadorDidatico/Register16Bits.vhd" 26 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida\[14\] Register16Bits.vhd(19) " "Info (10041): Inferred latch for \"Saida\[14\]\" at Register16Bits.vhd(19)" {  } { { "Register16Bits.vhd" "" { Text "C:/Users/Pedro Ivo/Desktop/Pedro Ivo/Disciplinas/Arquitetura de Computadores/ProcessadorDidatico/Register16Bits.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "Saida\[15\] Register16Bits.vhd(26) " "Error (10818): Can't infer register for \"Saida\[15\]\" at Register16Bits.vhd(26) because it does not hold its value outside the clock edge" {  } { { "Register16Bits.vhd" "" { Text "C:/Users/Pedro Ivo/Desktop/Pedro Ivo/Disciplinas/Arquitetura de Computadores/ProcessadorDidatico/Register16Bits.vhd" 26 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saida\[15\] Register16Bits.vhd(19) " "Info (10041): Inferred latch for \"Saida\[15\]\" at Register16Bits.vhd(19)" {  } { { "Register16Bits.vhd" "" { Text "C:/Users/Pedro Ivo/Desktop/Pedro Ivo/Disciplinas/Arquitetura de Computadores/ProcessadorDidatico/Register16Bits.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "Register16Bits.vhd(26) " "Error (10822): HDL error at Register16Bits.vhd(26): couldn't implement registers for assignments on this clock edge" {  } { { "Register16Bits.vhd" "" { Text "C:/Users/Pedro Ivo/Desktop/Pedro Ivo/Disciplinas/Arquitetura de Computadores/ProcessadorDidatico/Register16Bits.vhd" 26 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "" 0 -1}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Error: Can't elaborate top-level user hierarchy" {  } {  } 0 0 "Can't elaborate top-level user hierarchy" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 18 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 18 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "227 " "Error: Peak virtual memory: 227 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 23 22:37:44 2016 " "Error: Processing ended: Fri Dec 23 22:37:44 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Error: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 20 s 0 s " "Error: Quartus II Full Compilation was unsuccessful. 20 errors, 0 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
