# riscV_SoC_tapeout
| Week | Task Overview                                               | Details & Documents          |
|------|------------------------------------------------------------|------------------------------|
| 0    | Yosys, Icarus Verilog & GTKWave Installation              | [Week 0](./Week0/Week0.md)  |
| 1    | Simulating & Synthesizing the Design using Icarus Verilog & Yosys | [Week 1](./Week1/Week1.md)  |
