<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Compile Report</title>
<text>Microsemi Corporation - Microsemi Libero Software Release v11.9 SP6 (Version 11.9.6.7)</text>
<text>Date: Fri Jul 07 15:11:56 2023
</text>
<section><name>Device Selection</name></section>
<table>
<header>
</header>
<row>
 <cell>Family</cell>
 <cell>SmartFusion2</cell>
</row>
<row>
 <cell>Device</cell>
 <cell>M2S010T</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>256 VF</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>-1</cell>
</row>
<row>
 <cell>Temp</cell>
 <cell>0:25:85</cell>
</row>
<row>
 <cell>Voltage</cell>
 <cell>1.26:1.20:1.14</cell>
</row>
<row>
 <cell>Core Voltage</cell>
 <cell>1.2V</cell>
</row>
<row>
 <cell>Ramp Rate</cell>
 <cell>100ms Minimum</cell>
</row>
<row>
 <cell>System Controller Suspend Mode</cell>
 <cell>No</cell>
</row>
<row>
 <cell>PLL Supply Voltage</cell>
 <cell>2.5V</cell>
</row>
<row>
 <cell>Default I/O technology</cell>
 <cell>LVCMOS 3.3V</cell>
</row>
<row>
 <cell>Restrict Probe Pins</cell>
 <cell>Yes</cell>
</row>
<row>
 <cell>Restrict SPI Pins</cell>
 <cell>No</cell>
</row>
</table>
<section><name>Source Files</name></section>
<table>
<header>
</header>
<row>
 <cell>Topcell</cell>
 <cell>FPGA_SoC</cell>
</row>
<row>
 <cell>Format</cell>
 <cell>EDIF</cell>
</row>
<row>
 <cell>Source</cell>
 <cell>D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.edn</cell>
</row>
<row>
 <cell>Source</cell>
 <cell>D:\GitHub\FPGA\FPGA_SoC\constraint\io\FPGA_SoC.io.pdc</cell>
</row>
<row>
 <cell>Source</cell>
 <cell>D:\GitHub\FPGA\FPGA_SoC\constraint\fp\FPGA_SoC.fp.pdc</cell>
</row>
</table>
<section><name>Options</name></section>
<table>
<header>
</header>
<row>
 <cell>Merge User SDC file(s) with Existing Timing Constraints</cell>
 <cell>true</cell>
</row>
<row>
 <cell>Abort Compile if errors are found in PDC file(s)</cell>
 <cell>true</cell>
</row>
<row>
 <cell>Enable Single Event Transient mitigation</cell>
 <cell>false</cell>
</row>
<row>
 <cell>Enable Design Separation Methodology</cell>
 <cell>false</cell>
</row>
<row>
 <cell>Limit the number of high fanout nets to display to</cell>
 <cell>10</cell>
</row>
</table>
<section><name>Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Used</cell>
 <cell>Total</cell>
 <cell>Percentage</cell>
</header>
<row>
 <cell>4LUT</cell>
 <cell>1521</cell>
 <cell>12084</cell>
 <cell>12.59</cell>
</row>
<row>
 <cell>DFF</cell>
 <cell>847</cell>
 <cell>12084</cell>
 <cell>7.01</cell>
</row>
<row>
 <cell>I/O Register</cell>
 <cell>0</cell>
 <cell>408</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>User I/O</cell>
 <cell>21</cell>
 <cell>136</cell>
 <cell>15.44</cell>
</row>
<row>
 <cell>-- Single-ended I/O</cell>
 <cell>21</cell>
 <cell>136</cell>
 <cell>15.44</cell>
</row>
<row>
 <cell>-- Differential I/O Pairs</cell>
 <cell>0</cell>
 <cell>64</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>RAM64x18</cell>
 <cell>5</cell>
 <cell>22</cell>
 <cell>22.73</cell>
</row>
<row>
 <cell>RAM1K18</cell>
 <cell>0</cell>
 <cell>21</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>MACC</cell>
 <cell>0</cell>
 <cell>22</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>Chip Globals</cell>
 <cell>3</cell>
 <cell>8</cell>
 <cell>37.50</cell>
</row>
<row>
 <cell>CCC</cell>
 <cell>1</cell>
 <cell>2</cell>
 <cell>50.00</cell>
</row>
<row>
 <cell>RCOSC_25_50MHZ</cell>
 <cell>1</cell>
 <cell>1</cell>
 <cell>100.00</cell>
</row>
<row>
 <cell>RCOSC_1MHZ</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>XTLOSC</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>SERDESIF Blocks</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>-- SERDESIF Lanes</cell>
 <cell>0</cell>
 <cell>2</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>MSS</cell>
 <cell>1</cell>
 <cell>1</cell>
 <cell>100.00</cell>
</row>
</table>
<section><name>Detailed Logic Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>4LUT</cell>
 <cell>DFF</cell>
</header>
<row>
 <cell>Fabric Logic</cell>
 <cell>1341</cell>
 <cell>667</cell>
</row>
<row>
 <cell>RAM64x18 Interface Logic</cell>
 <cell>180</cell>
 <cell>180</cell>
</row>
<row>
 <cell>RAM1K18 Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>MACC Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Total Used</cell>
 <cell>1521</cell>
 <cell>847</cell>
</row>
</table>
<section><name>MSS Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Used</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Cortex-M3*</cell>
 <cell>1</cell>
 <cell>1</cell>
</row>
<row>
 <cell>eNVM (256KB)*</cell>
 <cell>1</cell>
 <cell>1</cell>
</row>
<row>
 <cell>eSRAM*</cell>
 <cell>2</cell>
 <cell>2</cell>
</row>
<row>
 <cell>TIMER*</cell>
 <cell>2</cell>
 <cell>2</cell>
</row>
<row>
 <cell>CAN</cell>
 <cell>0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SPI</cell>
 <cell>0</cell>
 <cell>2</cell>
</row>
<row>
 <cell>I2C</cell>
 <cell>1</cell>
 <cell>2</cell>
</row>
<row>
 <cell>UART</cell>
 <cell>2</cell>
 <cell>2</cell>
</row>
<row>
 <cell>USB</cell>
 <cell>0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>MAC</cell>
 <cell>0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>MDDR</cell>
 <cell>0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>HPDMA</cell>
 <cell>1</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PDMA</cell>
 <cell>1</cell>
 <cell>1</cell>
</row>
</table>
<text>* These resources are always marked as used when you are using the MSS</text>
<text></text>
<section><name>Detailed Carry Chains Resource Usage</name></section>
<table>
<header>
</header>
<row>
 <cell>Length</cell>
 <cell>Used</cell>
</row>
<row>
 <cell>2</cell>
 <cell>7</cell>
</row>
<row>
 <cell>5</cell>
 <cell>1</cell>
</row>
<row>
 <cell>7</cell>
 <cell>2</cell>
</row>
<row>
 <cell>9</cell>
 <cell>6</cell>
</row>
<row>
 <cell>14</cell>
 <cell>1</cell>
</row>
<row>
 <cell>15</cell>
 <cell>1</cell>
</row>
<row>
 <cell>16</cell>
 <cell>1</cell>
</row>
<row>
 <cell>17</cell>
 <cell>5</cell>
</row>
<row>
 <cell>24</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Total</cell>
 <cell>25</cell>
</row>
</table>
<section><name>I/O Function</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>w/o register</cell>
 <cell>w/ register</cell>
 <cell>w/ DDR register</cell>
</header>
<row>
 <cell>Input I/O</cell>
 <cell>2</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Output I/O</cell>
 <cell>17</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Bidirectional I/O</cell>
 <cell>2</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Input I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Output I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
</table>
<section><name>I/O Technology</name></section>
<table>
<header>
 <cell>I/O Standard</cell>
 <cell>Vddi</cell>
 <cell>Vref</cell>
 <cell>Input</cell>
 <cell>Output</cell>
 <cell>Bidirectional</cell>
</header>
<row>
 <cell>LVCMOS33</cell>
 <cell> 3.30v</cell>
 <cell> N/A</cell>
 <cell> 2</cell>
 <cell> 17</cell>
 <cell> 2</cell>
</row>
</table>
<section><name>I/O Placement</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Count</cell>
 <cell>Percentage</cell>
</header>
<row>
 <cell>Locked</cell>
 <cell> 20</cell>
 <cell>95.24%</cell>
</row>
<row>
 <cell>Placed</cell>
 <cell> 0</cell>
 <cell>0.00%</cell>
</row>
<row>
 <cell>UnPlaced</cell>
 <cell> 1</cell>
 <cell>4.76%</cell>
</row>
</table>
<section><name>Nets assigned to chip global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>447</cell>
 <cell>INT_NET</cell>
 <cell>Net   : FCCC_0_GL0</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FCCC_0/GL0_INST/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>268</cell>
 <cell>INT_NET</cell>
 <cell>Net   : SYSRESET_0_POWER_ON_RESET_N</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: SYSRESET_0_RNIHNV1/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>99</cell>
 <cell>INT_NET</cell>
 <cell>Net   : FCCC_0_GL1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FCCC_0/GL1_INST/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
</table>
<section><name>Nets assigned to row global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
</table>
<section><name>High fanout nets</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>269</cell>
 <cell>INT_NET</cell>
 <cell>Net   : SYSRESET_0</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: SYSRESET_0</cell>
</row>
<row>
 <cell>128</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CFG0_GND_INST_NET</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CFG0_GND_INST</cell>
</row>
<row>
 <cell>80</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CoreAPB3_0_APBmslave0_PADDR[3]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FPGA_SoC_MSS_0/MSS_ADLIB_INST</cell>
</row>
<row>
 <cell>53</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CoreAPB3_0_APBmslave0_PADDR[5]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FPGA_SoC_MSS_0/MSS_ADLIB_INST</cell>
</row>
<row>
 <cell>41</cell>
 <cell>INT_NET</cell>
 <cell>Net   : LCD_RGB_0/cnt[1]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: LCD_RGB_0/cnt[1]</cell>
</row>
<row>
 <cell>41</cell>
 <cell>INT_NET</cell>
 <cell>Net   : LCD_RGB_0/cnt[2]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: LCD_RGB_0/cnt[2]</cell>
</row>
<row>
 <cell>37</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CoreAPB3_0_APBmslave0_PADDR[4]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FPGA_SoC_MSS_0/MSS_ADLIB_INST</cell>
</row>
<row>
 <cell>35</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CoreAPB3_0_APBmslave0_PADDR[2]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FPGA_SoC_MSS_0/MSS_ADLIB_INST</cell>
</row>
<row>
 <cell>35</cell>
 <cell>INT_NET</cell>
 <cell>Net   : LCD_RGB_0/cnt[5]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: LCD_RGB_0/cnt[5]</cell>
</row>
<row>
 <cell>33</cell>
 <cell>INT_NET</cell>
 <cell>Net   : LCD_RGB_0/cnt[0]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: LCD_RGB_0/cnt[0]</cell>
</row>
</table>
<section><name>High fanout nets (through buffer trees)</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>269</cell>
 <cell>INT_NET</cell>
 <cell>Net   : SYSRESET_0</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: SYSRESET_0</cell>
</row>
<row>
 <cell>128</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CFG0_GND_INST_NET</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CFG0_GND_INST</cell>
</row>
<row>
 <cell>80</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CoreAPB3_0_APBmslave0_PADDR[3]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FPGA_SoC_MSS_0/MSS_ADLIB_INST</cell>
</row>
<row>
 <cell>53</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CoreAPB3_0_APBmslave0_PADDR[5]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FPGA_SoC_MSS_0/MSS_ADLIB_INST</cell>
</row>
<row>
 <cell>41</cell>
 <cell>INT_NET</cell>
 <cell>Net   : LCD_RGB_0/cnt[1]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: LCD_RGB_0/cnt[1]</cell>
</row>
<row>
 <cell>41</cell>
 <cell>INT_NET</cell>
 <cell>Net   : LCD_RGB_0/cnt[2]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: LCD_RGB_0/cnt[2]</cell>
</row>
<row>
 <cell>37</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CoreAPB3_0_APBmslave0_PADDR[4]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FPGA_SoC_MSS_0/MSS_ADLIB_INST</cell>
</row>
<row>
 <cell>35</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CoreAPB3_0_APBmslave0_PADDR[2]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FPGA_SoC_MSS_0/MSS_ADLIB_INST</cell>
</row>
<row>
 <cell>35</cell>
 <cell>INT_NET</cell>
 <cell>Net   : LCD_RGB_0/cnt[5]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: LCD_RGB_0/cnt[5]</cell>
</row>
<row>
 <cell>33</cell>
 <cell>INT_NET</cell>
 <cell>Net   : LCD_RGB_0/cnt[0]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: LCD_RGB_0/cnt[0]</cell>
</row>
</table>
</doc>
