;redcode
;assert 1
	SPL 0, -202
	CMP -307, <-122
	MOV -1, <-20
	MOV -16, <-20
	DJN -1, @-20
	SUB 3, 0
	JMZ -307, @-182
	ADD 100, 9
	CMP 92, @200
	SUB -7, <-126
	ADD #270, 1
	JMZ -7, @-126
	SUB #0, 20
	DAT #-1, #-20
	MOV 7, <107
	MOV 7, <107
	SPL <121, 106
	ADD 10, 70
	SUB @0, 90
	SPL <121, 103
	JMZ <501, 107
	MOV @-127, 100
	SLT -16, <-80
	MOV @-127, 100
	CMP -16, <-80
	ADD 10, 70
	SUB 30, 1
	SUB 30, 1
	SUB 30, 1
	CMP #12, @-2
	SPL 0, -202
	SPL 0, -202
	SLT 100, 9
	SUB @1, 2
	SPL -200, 600
	SUB @1, 2
	SPL -200, 600
	ADD 312, @10
	ADD 312, @10
	ADD 312, @10
	SUB -200, 600
	SPL 0, -202
	MOV 92, @200
	ADD 312, @10
	MOV -1, <-20
	MOV -1, <-20
	SUB #12, @-2
	SUB #12, @-2
	CMP -307, <-122
	SLT 30, @412
	SLT 30, @412
	MOV -1, <-20
