<html>
<head>
<link rel="stylesheet" type="text/css" href="rtwreport.css" /><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>
Code Generation Report for HDL_pfc_gold_fi_og
</title>

</head>
<body bgcolor="#ffffff" link="0033CC" vlink="#666666" onload="try {if (top) {if (top.rtwPageOnLoad) top.rtwPageOnLoad('rtwIdSummaryPage'); else local_onload();}} catch(err) {};">
<font SIZE="+2" COLOR="#000066">
HDL Code Generation Report Summary for HDL_pfc_gold_fi_og
</font>
<br /><br /><br /><a name="Summary">
<font size="+1" color="#000066">
<b class="midprod">
Summary
</b>

</font>

</a>
<br /><br /><table width="100%" border="1">
<tr style="background-color: #eeeeff">
<td align="left" valign="top" style="border-style: none">
Model
</td>
<td align="right" valign="top" style="border-style: none">
<a href="matlab:coder.internal.code2model('HDL_pfc_gold_fi_og')" name="code2model" class="code2model">
HDL_pfc_gold_fi_og
</a>

</td>

</tr>
<tr style="background-color: #ffffff">
<td align="left" valign="top" style="border-style: none">
Model version
</td>
<td align="right" valign="top" style="border-style: none">
1.184
</td>

</tr>
<tr style="background-color: #eeeeff">
<td align="left" valign="top" style="border-style: none">
HDL Coder version
</td>
<td align="right" valign="top" style="border-style: none">
24.2
</td>

</tr>
<tr style="background-color: #ffffff">
<td align="left" valign="top" style="border-style: none">
HDL code generated on
</td>
<td align="right" valign="top" style="border-style: none">
2025-04-29 18:38:06
</td>

</tr>
<tr style="background-color: #eeeeff">
<td align="left" valign="top" style="border-style: none">
HDL code generated for
</td>
<td align="right" valign="top" style="border-style: none">
<a href="matlab:coder.internal.code2model('HDL_pfc_gold_fi_og:106')" name="code2model" class="code2model">
simscape_system
</a>

</td>

</tr>
<tr style="background-color: #ffffff">
<td align="left" valign="top" style="border-style: none">
Target Language
</td>
<td align="right" valign="top" style="border-style: none">
Verilog
</td>

</tr>
<tr style="background-color: #eeeeff">
<td align="left" valign="top" style="border-style: none">
Target Directory
</td>
<td align="right" valign="top" style="border-style: none">
hdl_prj2\hdlsrc
</td>

</tr>

</table>
<br /><br /><a name="Non-default model properties">
<font size="+1" color="#000066">
<b class="midprod">
Non-default model properties
</b>

</font>

</a>
<br /><br /><table width="100%" border="1">
<tr style="background-color: #eeeeff">
<td align="left" valign="top" style="border-style: none">
AdaptivePipelining
</td>
<td align="right" valign="top" style="border-style: none">
on
</td>

</tr>
<tr style="background-color: #ffffff">
<td align="left" valign="top" style="border-style: none">
AutoRoute
</td>
<td align="right" valign="top" style="border-style: none">
off
</td>

</tr>
<tr style="background-color: #eeeeff">
<td align="left" valign="top" style="border-style: none">
BalanceClockRateOutputPorts
</td>
<td align="right" valign="top" style="border-style: none">
on
</td>

</tr>
<tr style="background-color: #ffffff">
<td align="left" valign="top" style="border-style: none">
ClockRatePipelineOutputPorts
</td>
<td align="right" valign="top" style="border-style: none">
on
</td>

</tr>
<tr style="background-color: #eeeeff">
<td align="left" valign="top" style="border-style: none">
DistributedPipelining
</td>
<td align="right" valign="top" style="border-style: none">
on
</td>

</tr>
<tr style="background-color: #ffffff">
<td align="left" valign="top" style="border-style: none">
FPToleranceValue
</td>
<td align="right" valign="top" style="border-style: none">
0.001
</td>

</tr>
<tr style="background-color: #eeeeff">
<td align="left" valign="top" style="border-style: none">
GenerateValidationModel
</td>
<td align="right" valign="top" style="border-style: none">
on
</td>

</tr>
<tr style="background-color: #ffffff">
<td align="left" valign="top" style="border-style: none">
HDLSubsystem
</td>
<td align="right" valign="top" style="border-style: none">
HDL_pfc_gold_fi_og/simscape_system
</td>

</tr>
<tr style="background-color: #eeeeff">
<td align="left" valign="top" style="border-style: none">
MapPipelineDelaysToRAM
</td>
<td align="right" valign="top" style="border-style: none">
on
</td>

</tr>
<tr style="background-color: #ffffff">
<td align="left" valign="top" style="border-style: none">
MaskParameterAsGeneric
</td>
<td align="right" valign="top" style="border-style: none">
on
</td>

</tr>
<tr style="background-color: #eeeeff">
<td align="left" valign="top" style="border-style: none">
OptimizeTimingController
</td>
<td align="right" valign="top" style="border-style: none">
off
</td>

</tr>
<tr style="background-color: #ffffff">
<td align="left" valign="top" style="border-style: none">
ProjectFolder
</td>
<td align="right" valign="top" style="border-style: none">
hdl_prj2
</td>

</tr>
<tr style="background-color: #eeeeff">
<td align="left" valign="top" style="border-style: none">
RAMArchitecture
</td>
<td align="right" valign="top" style="border-style: none">
WithoutClockEnable
</td>

</tr>
<tr style="background-color: #ffffff">
<td align="left" valign="top" style="border-style: none">
RAMMappingThreshold
</td>
<td align="right" valign="top" style="border-style: none">
25
</td>

</tr>
<tr style="background-color: #eeeeff">
<td align="left" valign="top" style="border-style: none">
ResetType
</td>
<td align="right" valign="top" style="border-style: none">
Synchronous
</td>

</tr>
<tr style="background-color: #ffffff">
<td align="left" valign="top" style="border-style: none">
ShareAdders
</td>
<td align="right" valign="top" style="border-style: none">
on
</td>

</tr>
<tr style="background-color: #eeeeff">
<td align="left" valign="top" style="border-style: none">
SimulationTool
</td>
<td align="right" valign="top" style="border-style: none">
Xilinx Vivado Simulator
</td>

</tr>
<tr style="background-color: #ffffff">
<td align="left" valign="top" style="border-style: none">
SynthesisProjectAdditionalFiles
</td>
<td align="right" valign="top" style="border-style: none">
C:\Users\Angel\Desktop\hil\pfc3ph\matlab\sim\hdl_prj2\hdlsrc\HDL_pfc_gold_fi\dot_product_6.v;C:\Users\Angel\Desktop\hil\pfc3ph\matlab\sim\hdl_prj2\hdlsrc\HDL_pfc_gold_fi\dot_product_7.v;C:\Users\Angel\Desktop\hil\pfc3ph\matlab\sim\hdl_prj2\hdlsrc\HDL_pfc_gold_fi\dot_product_7_block.v;C:\Users\Angel\Desktop\hil\pfc3ph\matlab\sim\hdl_prj2\hdlsrc\HDL_pfc_gold_fi\dot_product_9.v;C:\Users\Angel\Desktop\hil\pfc3ph\matlab\sim\hdl_prj2\hdlsrc\HDL_pfc_gold_fi\FET_CTRL.v;C:\Users\Angel\Desktop\hil\pfc3ph\matlab\sim\hdl_prj2\hdlsrc\HDL_pfc_gold_fi\HDL_Subsystem.v;C:\Users\Angel\Desktop\hil\pfc3ph\matlab\sim\hdl_prj2\hdlsrc\HDL_pfc_gold_fi\hNNewMatrixA.v;C:\Users\Angel\Desktop\hil\pfc3ph\matlab\sim\hdl_prj2\hdlsrc\HDL_pfc_gold_fi\hNNewMatrixB.v;C:\Users\Angel\Desktop\hil\pfc3ph\matlab\sim\hdl_prj2\hdlsrc\HDL_pfc_gold_fi\hNNewMatrixC.v;C:\Users\Angel\Desktop\hil\pfc3ph\matlab\sim\hdl_prj2\hdlsrc\HDL_pfc_gold_fi\hNNewMatrixD.v;C:\Users\Angel\Desktop\hil\pfc3ph\matlab\sim\hdl_prj2\hdlsrc\HDL_pfc_gold_fi\real2uint8.v;C:\Users\Angel\Desktop\hil\pfc3ph\matlab\sim\hdl_prj2\hdlsrc\HDL_pfc_gold_fi\SimpleDualPortRAM_generic.v;C:\Users\Angel\Desktop\hil\pfc3ph\matlab\sim\hdl_prj2\hdlsrc\HDL_pfc_gold_fi\simscape_system.v;C:\Users\Angel\Desktop\hil\pfc3ph\matlab\sim\hdl_prj2\hdlsrc\HDL_pfc_gold_fi\simscape_system_tc.v;C:\Users\Angel\Desktop\hil\pfc3ph\hdl_prj2\hdlsrc\HDL_pfc_gold_fi\dot_product_6.v;C:\Users\Angel\Desktop\hil\pfc3ph\hdl_prj2\hdlsrc\HDL_pfc_gold_fi\dot_product_7.v;C:\Users\Angel\Desktop\hil\pfc3ph\hdl_prj2\hdlsrc\HDL_pfc_gold_fi\dot_product_7_block.v;C:\Users\Angel\Desktop\hil\pfc3ph\hdl_prj2\hdlsrc\HDL_pfc_gold_fi\dot_product_9.v;C:\Users\Angel\Desktop\hil\pfc3ph\hdl_prj2\hdlsrc\HDL_pfc_gold_fi\FET_CTRL.v;C:\Users\Angel\Desktop\hil\pfc3ph\hdl_prj2\hdlsrc\HDL_pfc_gold_fi\HDL_Subsystem.v;C:\Users\Angel\Desktop\hil\pfc3ph\hdl_prj2\hdlsrc\HDL_pfc_gold_fi\hNNewMatrixA.v;C:\Users\Angel\Desktop\hil\pfc3ph\hdl_prj2\hdlsrc\HDL_pfc_gold_fi\hNNewMatrixB.v;C:\Users\Angel\Desktop\hil\pfc3ph\hdl_prj2\hdlsrc\HDL_pfc_gold_fi\hNNewMatrixC.v;C:\Users\Angel\Desktop\hil\pfc3ph\hdl_prj2\hdlsrc\HDL_pfc_gold_fi\hNNewMatrixD.v;C:\Users\Angel\Desktop\hil\pfc3ph\hdl_prj2\hdlsrc\HDL_pfc_gold_fi\real2uint8.v;C:\Users\Angel\Desktop\hil\pfc3ph\hdl_prj2\hdlsrc\HDL_pfc_gold_fi\SimpleDualPortRAM_generic.v;C:\Users\Angel\Desktop\hil\pfc3ph\hdl_prj2\hdlsrc\HDL_pfc_gold_fi\simscape_system.v;C:\Users\Angel\Desktop\hil\pfc3ph\hdl_prj2\hdlsrc\HDL_pfc_gold_fi\simscape_system_tc.v;
</td>

</tr>
<tr style="background-color: #eeeeff">
<td align="left" valign="top" style="border-style: none">
SynthesisTool
</td>
<td align="right" valign="top" style="border-style: none">
Xilinx Vivado
</td>

</tr>
<tr style="background-color: #ffffff">
<td align="left" valign="top" style="border-style: none">
SynthesisToolChipFamily
</td>
<td align="right" valign="top" style="border-style: none">
Spartan7
</td>

</tr>
<tr style="background-color: #eeeeff">
<td align="left" valign="top" style="border-style: none">
SynthesisToolDeviceName
</td>
<td align="right" valign="top" style="border-style: none">
xc7s25csga225-1
</td>

</tr>
<tr style="background-color: #ffffff">
<td align="left" valign="top" style="border-style: none">
TargetDirectory
</td>
<td align="right" valign="top" style="border-style: none">
hdl_prj2\hdlsrc
</td>

</tr>
<tr style="background-color: #eeeeff">
<td align="left" valign="top" style="border-style: none">
TargetFrequency
</td>
<td align="right" valign="top" style="border-style: none">
72.15
</td>

</tr>
<tr style="background-color: #ffffff">
<td align="left" valign="top" style="border-style: none">
TargetLanguage
</td>
<td align="right" valign="top" style="border-style: none">
Verilog
</td>

</tr>
<tr style="background-color: #eeeeff">
<td align="left" valign="top" style="border-style: none">
Traceability
</td>
<td align="right" valign="top" style="border-style: none">
on
</td>

</tr>
<tr style="background-color: #ffffff">
<td align="left" valign="top" style="border-style: none">
TreatRatesAsHardwareRates
</td>
<td align="right" valign="top" style="border-style: none">
on
</td>

</tr>

</table>
<br /><br /><a name="Non-default block properties">
<font size="+1" color="#000066">
<b class="midprod">
Non-default block properties
</b>

</font>

</a>
<br /><br /><b>
Block Parameters for:<a href="matlab:coder.internal.code2model('HDL_pfc_gold_fi_og:106')" name="code2model" class="code2model">
simscape_system
</a>

</b>
<b>
<i>
( Current Architecture Module )
</i>

</b>
<br /><br /><table width="100%" border="1">
<tr style="background-color: #eeeeff">
<td align="left" valign="top" style="border-style: none">
AdaptivePipelining
</td>
<td align="right" valign="top" style="border-style: none">
on
</td>

</tr>
<tr style="background-color: #ffffff">
<td align="left" valign="top" style="border-style: none">
ClockRatePipelining
</td>
<td align="right" valign="top" style="border-style: none">
on
</td>

</tr>
<tr style="background-color: #eeeeff">
<td align="left" valign="top" style="border-style: none">
DistributedPipelining
</td>
<td align="right" valign="top" style="border-style: none">
on
</td>

</tr>

</table>
<br /><br /><b>
Block Parameters for:<a href="matlab:coder.internal.code2model('HDL_pfc_gold_fi_og:506')" name="code2model" class="code2model">
FET_CTRL
</a>

</b>
<b>
<i>
( Current Architecture Module )
</i>

</b>
<br /><br /><table width="100%" border="1">
<tr style="background-color: #eeeeff">
<td align="left" valign="top" style="border-style: none">
SharingFactor
</td>
<td align="right" valign="top" style="border-style: none">
6
</td>

</tr>
<tr style="background-color: #ffffff">
<td align="left" valign="top" style="border-style: none">
StreamingFactor
</td>
<td align="right" valign="top" style="border-style: none">
6
</td>

</tr>

</table>
<br /><br /><b>
Block Parameters for:<a href="matlab:coder.internal.code2model('HDL_pfc_gold_fi_og:432')" name="code2model" class="code2model">
HDL Subsystem
</a>

</b>
<b>
<i>
( Current Architecture Module )
</i>

</b>
<br /><br /><table width="100%" border="1">
<tr style="background-color: #eeeeff">
<td align="left" valign="top" style="border-style: none">
SharingFactor
</td>
<td align="right" valign="top" style="border-style: none">
20
</td>

</tr>
<tr style="background-color: #ffffff">
<td align="left" valign="top" style="border-style: none">
StreamingFactor
</td>
<td align="right" valign="top" style="border-style: none">
7
</td>

</tr>

</table>
<br /><br /><b>
Block Parameters for:<a href="matlab:coder.internal.code2model('HDL_pfc_gold_fi_og:556')" name="code2model" class="code2model">
Fixed-Point
State-Space
</a>

</b>
<b>
<i>
( Current Architecture Fixed-Point State-Space )
</i>

</b>
<br /><br /><table width="100%" border="1">
<tr style="background-color: #eeeeff">
<td align="left" valign="top" style="border-style: none">
SharingFactor
</td>
<td align="right" valign="top" style="border-style: none">
20
</td>

</tr>

</table>
<br /><br /><b>
Block Parameters for:<a href="matlab:coder.internal.code2model('HDL_pfc_gold_fi_og:615')" name="code2model" class="code2model">
Gain2
</a>

</b>
<b>
<i>
( Current Architecture Product )
</i>

</b>
<br /><br /><table width="100%" border="1">
<tr style="background-color: #eeeeff">
<td align="left" valign="top" style="border-style: none">
DSPStyle
</td>
<td align="right" valign="top" style="border-style: none">
off
</td>

</tr>

</table>
<br /><br /><b>
Block Parameters for:<a href="matlab:coder.internal.code2model('HDL_pfc_gold_fi_og:616')" name="code2model" class="code2model">
Gain3
</a>

</b>
<b>
<i>
( Current Architecture Product )
</i>

</b>
<br /><br /><table width="100%" border="1">
<tr style="background-color: #eeeeff">
<td align="left" valign="top" style="border-style: none">
DSPStyle
</td>
<td align="right" valign="top" style="border-style: none">
off
</td>

</tr>

</table>
<br /><br /><b>
Block Parameters for:<a href="matlab:coder.internal.code2model('HDL_pfc_gold_fi_og:617')" name="code2model" class="code2model">
Gain4
</a>

</b>
<b>
<i>
( Current Architecture Product )
</i>

</b>
<br /><br /><table width="100%" border="1">
<tr style="background-color: #eeeeff">
<td align="left" valign="top" style="border-style: none">
DSPStyle
</td>
<td align="right" valign="top" style="border-style: none">
off
</td>

</tr>

</table>
<br /><br /><b>
Block Parameters for:<a href="matlab:coder.internal.code2model('HDL_pfc_gold_fi_og:684')" name="code2model" class="code2model">
Gain5
</a>

</b>
<b>
<i>
( Current Architecture Product )
</i>

</b>
<br /><br /><table width="100%" border="1">
<tr style="background-color: #eeeeff">
<td align="left" valign="top" style="border-style: none">
DSPStyle
</td>
<td align="right" valign="top" style="border-style: none">
off
</td>

</tr>

</table>
<br /><br /><br />
</body>

</html>
