# core-v-isg
RISC-V Random Instruction Stream Generator

## Run the Example
Look in `sim` and run `make comp SIMULATOR=<sim>`
<br><br>
...where <sim> is one of:<br>
**dsim** for [Metrics](https://metrics.ca/) dsim.<br>
**xrun** for [Cadence](https://www.cadence.com/en_US/home/tools/system-design-and-verification/simulation-and-testbench-verification/xcelium-parallel-simulator.html) Xcelium.<br>
**vcs**  for [Synopsys](https://www.synopsys.com/verification/simulation/vcs.html) vcs (not yet supported).<br>

## New To Git?
Check out the [GitCheats](https://github.com/openhwgroup/core-v-verif/blob/master/GitCheats.md) on [core-v-verif](https://github.com/openhwgroup/core-v-verif).
