

================================================================
== Vitis HLS Report for 'lab7_z4'
================================================================
* Date:           Mon Dec 11 15:48:47 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        lab7_z4
* Solution:       sol1_1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+-----------+------------+
    | Clock|  Target  | Estimated | Uncertainty|
    +------+----------+-----------+------------+
    |clk   |  10.00 ns|  24.261 ns|     1.00 ns|
    +------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |      513|      513|  12.446 us|  12.446 us|  514|  514|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Mult    |      512|      512|         4|          -|          -|   128|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     26|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|       0|  67221|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     34|    -|
|Register         |        -|    -|     789|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     789|  67281|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      270|  240|  126800|  63400|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|    106|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+-----------------------+---------+----+---+-------+-----+
    |         Instance         |         Module        | BRAM_18K| DSP| FF|  LUT  | URAM|
    +--------------------------+-----------------------+---------+----+---+-------+-----+
    |mul_256s_256s_256_1_1_U1  |mul_256s_256s_256_1_1  |        0|   0|  0|  67221|    0|
    +--------------------------+-----------------------+---------+----+---+-------+-----+
    |Total                     |                       |        0|   0|  0|  67221|    0|
    +--------------------------+-----------------------+---------+----+---+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln8_fu_117_p2   |         +|   0|  0|  15|           8|           1|
    |icmp_ln8_fu_111_p2  |      icmp|   0|  0|  11|           8|           9|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  26|          16|          10|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  25|          6|    1|          6|
    |i_fu_54    |   9|          2|    8|         16|
    +-----------+----+-----------+-----+-----------+
    |Total      |  34|          8|    9|         22|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +------------------+-----+----+-----+-----------+
    |       Name       |  FF | LUT| Bits| Const Bits|
    +------------------+-----+----+-----+-----------+
    |ap_CS_fsm         |    5|   0|    5|          0|
    |i_fu_54           |    8|   0|    8|          0|
    |lhs_reg_157       |  256|   0|  256|          0|
    |ret_reg_167       |  256|   0|  256|          0|
    |rhs_reg_162       |  256|   0|  256|          0|
    |zext_ln8_reg_139  |    8|   0|   64|         56|
    +------------------+-----+----+-----+-----------+
    |Total             |  789|   0|  845|         56|
    +------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_local_block     |  out|    1|  ap_ctrl_hs|       lab7_z4|  return value|
|ap_local_deadlock  |  out|    1|  ap_ctrl_hs|       lab7_z4|  return value|
|ap_clk             |   in|    1|  ap_ctrl_hs|       lab7_z4|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|       lab7_z4|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|       lab7_z4|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|       lab7_z4|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|       lab7_z4|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|       lab7_z4|  return value|
|a_address0         |  out|    7|   ap_memory|             a|         array|
|a_ce0              |  out|    1|   ap_memory|             a|         array|
|a_we0              |  out|    1|   ap_memory|             a|         array|
|a_d0               |  out|  256|   ap_memory|             a|         array|
|b_address0         |  out|    7|   ap_memory|             b|         array|
|b_ce0              |  out|    1|   ap_memory|             b|         array|
|b_q0               |   in|  256|   ap_memory|             b|         array|
|c_address0         |  out|    7|   ap_memory|             c|         array|
|c_ce0              |  out|    1|   ap_memory|             c|         array|
|c_q0               |   in|  256|   ap_memory|             c|         array|
+-------------------+-----+-----+------------+--------------+--------------+

