// Seed: 3694666288
module module_0 (
    input supply1 id_0,
    output supply0 id_1,
    output supply1 id_2,
    input tri id_3,
    input wor id_4,
    output tri1 id_5,
    output tri id_6,
    input wand id_7,
    input wand id_8,
    output supply1 id_9,
    input supply0 id_10,
    input wor id_11,
    output wire id_12,
    output wand id_13,
    input tri id_14,
    input uwire id_15,
    input uwire id_16
);
  wire id_18;
  assign id_1 = 1;
  wire id_19;
  supply1 id_20 = 1 - 1'b0;
  wire id_21;
  wire id_22;
endmodule
module module_1 (
    input supply0 id_0,
    output tri0 id_1,
    input wire id_2,
    output uwire id_3,
    output tri0 id_4,
    input wor id_5,
    output supply1 id_6,
    input wire id_7,
    output wand id_8,
    output wire id_9,
    output wire id_10,
    input wire id_11,
    output tri0 id_12,
    input wor id_13,
    input tri0 id_14,
    input supply1 id_15,
    input wor id_16,
    input supply1 id_17,
    input tri1 id_18,
    output wor id_19,
    output supply0 id_20
    , id_23,
    input supply0 id_21
);
  wire id_24;
  module_0(
      id_2,
      id_4,
      id_12,
      id_13,
      id_16,
      id_8,
      id_20,
      id_14,
      id_5,
      id_9,
      id_2,
      id_21,
      id_8,
      id_19,
      id_5,
      id_18,
      id_18
  );
endmodule
