============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Nov 22 2019  03:45:01 pm
  Module:                 FME_PIPE_4
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

                    Instance                                       Module                     Cells  Cell Area  Net Area   Total Area 
--------------------------------------------------------------------------------------------------------------------------------------
FME_PIPE_4                                                                                     8807      47380     18427        65807 
  U_inter                                       interpolation_bit_width10                      6128      31734     11601        43335 
    csa_tree_PUs_0__U_F4_U_s3_add_18_10_groupi  csa_tree_PUs_0__U_F4_U_s3_add_18_10_group_2     121        965       229         1193 
    csa_tree_PUs_1__U_F4_U_s3_add_18_10_groupi  csa_tree_PUs_1__U_F4_U_s3_add_18_10_group_2     120        960       225         1185 
    csa_tree_PUs_0__U_F4_U_s23_add_18_10_groupi csa_tree_PUs_0__U_F4_U_s23_add_18_10_group_2    120        958       225         1182 
    csa_tree_PUs_4__U_F4_U_s23_add_18_10_groupi csa_tree_PUs_4__U_F4_U_s23_add_18_10_group_2    117        793       223         1016 
    csa_tree_PUs_4__U_F4_U_s3_add_18_10_groupi  csa_tree_PUs_4__U_F4_U_s3_add_18_10_group_2     117        793       223         1016 
    csa_tree_PUs_3__U_F4_U_s23_add_18_10_groupi csa_tree_PUs_3__U_F4_U_s23_add_18_10_group_2    117        793       223         1016 
    csa_tree_PUs_3__U_F4_U_s3_add_18_10_groupi  csa_tree_PUs_3__U_F4_U_s3_add_18_10_group_2     117        793       223         1016 
    csa_tree_PUs_2__U_F4_U_s23_add_18_10_groupi csa_tree_PUs_2__U_F4_U_s23_add_18_10_group_2    117        793       223         1016 
    csa_tree_PUs_2__U_F4_U_s3_add_18_10_groupi  csa_tree_PUs_2__U_F4_U_s3_add_18_10_group_2     117        793       223         1016 
    csa_tree_PUs_1__U_F4_U_s23_add_18_10_groupi csa_tree_PUs_1__U_F4_U_s23_add_18_10_group_2    117        793       223         1016 
    addinc_PUs[1].U_F4_U_S2_add_18_16           add_signed_carry_452_1201                       106        592       171          764 
    addinc_PUs[0].U_F4_U_S22_add_18_16          add_signed_carry_452_1200                       106        591       171          761 
    addinc_PUs[0].U_F4_U_S2_add_18_16           add_signed_carry_452_1199                       106        588       171          759 
    addinc_PUs[4].U_F4_U_S22_add_18_16          add_signed_carry_452                            106        581       170          751 
    addinc_PUs[4].U_F4_U_S2_add_18_16           add_signed_carry_452_1207                       106        581       170          751 
    addinc_PUs[3].U_F4_U_S22_add_18_16          add_signed_carry_452_1206                       106        581       170          751 
    addinc_PUs[3].U_F4_U_S2_add_18_16           add_signed_carry_452_1205                       106        581       170          751 
    addinc_PUs[2].U_F4_U_S22_add_18_16          add_signed_carry_452_1204                       106        581       170          751 
    addinc_PUs[2].U_F4_U_S2_add_18_16           add_signed_carry_452_1203                       106        581       170          751 
    addinc_PUs[1].U_F4_U_S22_add_18_16          add_signed_carry_452_1202                       106        581       170          751 
    csa_tree_PUs_1__U_F4_U_S13_add_18_10_groupi csa_tree_PUs_1__U_F4_U_S13_add_18_10_group_2     94        362       179          541 
    csa_tree_PUs_0__U_F4_U_S13_add_18_10_groupi csa_tree_PUs_0__U_F4_U_S13_add_18_10_group_2     94        362       179          541 
    addinc_PUs[2].U_F4_U_2_U_S2_add_18_16       add_signed_carry_212_1239                        94        376       157          533 
    addinc_PUs[1].U_F4_U_2_U_S2_add_18_16       add_signed_carry_212_1241                        94        374       157          531 
    addinc_PUs[0].U_F4_U_2_U_S2_add_18_16       add_signed_carry_212_1243                        93        366       156          521 
    addinc_PUs[4].U_F4_U_2_U_S2_add_18_16       add_signed_carry_212_1235                        94        362       157          519 
    addinc_PUs[3].U_F4_U_2_U_S2_add_18_16       add_signed_carry_212_1237                        93        363       156          519 
    csa_tree_PUs_4__U_F4_U_S13_add_18_10_groupi csa_tree_PUs_4__U_F4_U_S13_add_18_10_group_2     96        326       189          515 
    csa_tree_PUs_3__U_F4_U_S13_add_18_10_groupi csa_tree_PUs_3__U_F4_U_S13_add_18_10_group_2     96        326       189          515 
    csa_tree_PUs_2__U_F4_U_S13_add_18_10_groupi csa_tree_PUs_2__U_F4_U_S13_add_18_10_group_2     96        326       189          515 
    addinc_PUs[0].U_F4_U_1_U_S2_add_18_16       add_signed_carry_212                             93        354       155          509 
    PUs[2].U_F4_U_2_U_S0_add_18_10              add_signed_984_1248                              62        375       100          475 
    PUs[3].U_F4_U_2_U_S0_add_18_10              add_signed_984_1246                              62        374       100          475 
    PUs[1].U_F4_U_2_U_S0_add_18_10              add_signed_984_1250                              62        369       100          469 
    PUs[0].U_F4_U_2_U_S0_add_18_10              add_signed_984_1252                              62        368       100          468 
    PUs[4].U_F4_U_2_U_S0_add_18_10              add_signed_984_1244                              62        358       101          459 
    PUs[0].U_F4_U_1_U_S0_add_18_10              add_signed_984                                   62        358       101          459 
    addinc_PUs[0].U_F4_U_3_U_S0_add_18_16       add_signed_carry_1224                            67        263       117          380 
    addinc_PUs[1].U_F4_U_3_U_S0_add_18_16       add_signed_carry_1222                            67        261       117          378 
    addinc_PUs[4].U_F4_U_3_U_S0_add_18_16       add_signed_carry                                 67        255       117          372 
    addinc_PUs[3].U_F4_U_3_U_S0_add_18_16       add_signed_carry_1218                            67        255       117          372 
    addinc_PUs[2].U_F4_U_3_U_S0_add_18_16       add_signed_carry_1220                            67        255       117          372 
    addinc_PUs[2].U_F4_U_0_U_S0_add_18_16       add_signed_carry_1221                            67        255       117          372 
    addinc_PUs[1].U_F4_U_0_U_S0_add_18_16       add_signed_carry_1223                            67        255       117          372 
    addinc_PUs[0].U_F4_U_0_U_S0_add_18_16       add_signed_carry_1225                            67        255       117          372 
    PUs[4].U_F4_U_S10_add_41_16                 add_unsigned_962_1253                            75        244       126          370 
    PUs[3].U_F4_U_S10_add_41_16                 add_unsigned_962_1254                            75        244       126          370 
    PUs[2].U_F4_U_S10_add_41_16                 add_unsigned_962_1255                            75        244       126          370 
    PUs[1].U_F4_U_S10_add_41_16                 add_unsigned_962_1256                            75        244       126          370 
    PUs[0].U_F4_U_S10_add_41_16                 add_unsigned_962                                 75        244       126          370 
    PUs[1].U_F4_U_2_U_S1_add_18_10              add_signed_983_1232                              57        207        93          300 
    PUs[3].U_F4_U_2_U_S1_add_18_10              add_signed_983_1228                              57        205        93          298 
    PUs[2].U_F4_U_2_U_S1_add_18_10              add_signed_983_1230                              57        205        93          298 
    PUs[0].U_F4_U_2_U_S1_add_18_10              add_signed_983_1234                              57        205        93          298 
    PUs[0].U_F4_U_1_U_S1_add_18_10              add_signed_983                                   57        203        93          296 
    PUs[4].U_F4_U_2_U_S1_add_18_10              add_signed_983_1226                              57        203        93          296 
    PUs[4].U_F4_U_S11                           somador_n_np1_bit_width13_4_507                  51        163        84          247 
      add_41_16                                 add_unsigned_767_1939                            51        163        84          247 
    PUs[3].U_F4_U_S11                           somador_n_np1_bit_width13_4_508                  51        163        84          247 
      add_41_16                                 add_unsigned_767_1938                            51        163        84          247 
    PUs[2].U_F4_U_S11                           somador_n_np1_bit_width13_4_509                  51        163        84          247 
      add_41_16                                 add_unsigned_767_1937                            51        163        84          247 
    PUs[1].U_F4_U_S11                           somador_n_np1_bit_width13_4                      51        163        84          247 
      add_41_16                                 add_unsigned_767                                 51        163        84          247 
    PUs[0].U_F4_U_S11                           somador_n_np1_bit_width13_4_506                  51        163        84          247 
      add_41_16                                 add_unsigned_767_1940                            51        163        84          247 
    PUs[4].U_F4_U_p13                           register_n_bit_width16_1048                      16        120         1          121 
    PUs[4].U_F4_U_p3                            register_n_bit_width16_1049                      16        120         1          121 
    PUs[3].U_F4_U_p13                           register_n_bit_width16_1050                      16        120         1          121 
    PUs[3].U_F4_U_p3                            register_n_bit_width16_1051                      16        120         1          121 
    PUs[2].U_F4_U_p13                           register_n_bit_width16_1052                      16        120         1          121 
    PUs[2].U_F4_U_p3                            register_n_bit_width16_1053                      16        120         1          121 
    PUs[1].U_F4_U_p13                           register_n_bit_width16_1054                      16        120         1          121 
    PUs[1].U_F4_U_p3                            register_n_bit_width16_1055                      16        120         1          121 
    PUs[0].U_F4_U_p13                           register_n_bit_width16_1056                      16        120         1          121 
    PUs[0].U_F4_U_p3                            register_n_bit_width16                           16        120         1          121 
    PUs[4].U_F4_U_p12                           register_n_bit_width16_8_1058                    14        109         0          109 
    PUs[4].U_F4_U_p10                           register_n_bit_width14_1031                      14        109         0          109 
    PUs[4].U_F4_U_p4                            register_n_bit_width16_8_1068                    14        109         0          109 
    PUs[4].U_F4_U_p1                            register_n_bit_width14_1035                      14        109         0          109 
    PUs[3].U_F4_U_p12                           register_n_bit_width16_8_1059                    14        109         0          109 
    PUs[3].U_F4_U_p10                           register_n_bit_width14_1032                      14        109         0          109 
    PUs[3].U_F4_U_p4                            register_n_bit_width16_8_1069                    14        109         0          109 
    PUs[3].U_F4_U_p1                            register_n_bit_width14_1036                      14        109         0          109 
    PUs[2].U_F4_U_p12                           register_n_bit_width16_8_1060                    14        109         0          109 
    PUs[2].U_F4_U_p10                           register_n_bit_width14_1033                      14        109         0          109 
    PUs[2].U_F4_U_p4                            register_n_bit_width16_8_1070                    14        109         0          109 
    PUs[2].U_F4_U_p1                            register_n_bit_width14_1037                      14        109         0          109 
    PUs[1].U_F4_U_p12                           register_n_bit_width16_8_1061                    14        109         0          109 
    PUs[1].U_F4_U_p10                           register_n_bit_width14_1034                      14        109         0          109 
    PUs[1].U_F4_U_p4                            register_n_bit_width16_8                         14        109         0          109 
    PUs[1].U_F4_U_p1                            register_n_bit_width14_1038                      14        109         0          109 
    PUs[0].U_F4_U_p12                           register_n_bit_width16_8_1057                    14        109         0          109 
    PUs[0].U_F4_U_p10                           register_n_bit_width14_1030                      14        109         0          109 
    PUs[0].U_F4_U_p4                            register_n_bit_width16_8_1067                    14        109         0          109 
    PUs[0].U_F4_U_p1                            register_n_bit_width14                           14        109         0          109 
    PUs[4].U_F4_U_p5                            register_n_bit_width16_9_1072                    13        101         0          101 
    PUs[3].U_F4_U_p5                            register_n_bit_width16_9_1073                    13        101         0          101 
    PUs[2].U_F4_U_p5                            register_n_bit_width16_9_1074                    13        101         0          101 
    PUs[1].U_F4_U_p5                            register_n_bit_width16_9                         13        101         0          101 
    PUs[0].U_F4_U_p5                            register_n_bit_width16_9_1071                    13        101         0          101 
    PUs[4].U_F4_U_p6                            register_n_bit_width16_8_1063                    11         86         0           86 
    PUs[3].U_F4_U_p6                            register_n_bit_width16_8_1064                    11         86         0           86 
    PUs[2].U_F4_U_p6                            register_n_bit_width16_8_1065                    11         86         0           86 
    PUs[1].U_F4_U_p6                            register_n_bit_width16_8_1066                    11         86         0           86 
    PUs[0].U_F4_U_p6                            register_n_bit_width16_8_1062                    11         86         0           86 
    PUs[4].U_F4_U_p11                           register_n_bit_width14_19                        10         78         0           78 
    PUs[4].U_F4_U_p2                            register_n_bit_width14_19_1047                   10         78         0           78 
    PUs[3].U_F4_U_p11                           register_n_bit_width14_19_1046                   10         78         0           78 
    PUs[3].U_F4_U_p2                            register_n_bit_width14_19_1045                   10         78         0           78 
    PUs[2].U_F4_U_p11                           register_n_bit_width14_19_1044                   10         78         0           78 
    PUs[2].U_F4_U_p2                            register_n_bit_width14_19_1043                   10         78         0           78 
    PUs[1].U_F4_U_p11                           register_n_bit_width14_19_1042                   10         78         0           78 
    PUs[1].U_F4_U_p2                            register_n_bit_width14_19_1041                   10         78         0           78 
    PUs[0].U_F4_U_p11                           register_n_bit_width14_19_1040                   10         78         0           78 
    PUs[0].U_F4_U_p2                            register_n_bit_width14_19_1039                   10         78         0           78 
    PUs[4].U_F4_U_S20_add_41_16                 add_unsigned_955                                 11         58        13           71 
    PUs[3].U_F4_U_S20_add_41_16                 add_unsigned_955_1948                            11         58        13           71 
    PUs[2].U_F4_U_S20_add_41_16                 add_unsigned_955_1949                            11         58        13           71 
    PUs[2].U_F4_U_S0_add_41_16                  add_unsigned_955_1950                            11         58        13           71 
    PUs[1].U_F4_U_S20_add_41_16                 add_unsigned_955_1951                            11         58        13           71 
    PUs[1].U_F4_U_S0_add_41_16                  add_unsigned_955_1952                            11         58        13           71 
    PUs[0].U_F4_U_S20_add_41_16                 add_unsigned_955_1953                            11         58        13           71 
    PUs[0].U_F4_U_S0_add_41_16                  add_unsigned_955_1954                            11         58        13           71 
  U_buffer                                      buffer_shift                                   1892      10680      4096        14776 
  U_crtl                                        CRTL_bit_width10                                 92        505       174          679 
    inc_add_859_29                              increment_unsigned_22_23                          9         41         9           50 
    inc_add_844_29                              increment_unsigned_19_1955                        8         34         8           42 
    inc_add_829_29                              increment_unsigned_19                             8         34         8           42 
    lt_771_18                                   lt_signed_758                                     2          9         1           11 
    lt_764_18                                   lt_signed_760                                     2          9         1           11 
    lt_757_18                                   lt_signed_762                                     2          9         1           11 
  clipping[0].U_clip                            clip8_bit_width10                                17         82        17           99 
    gte_627_34                                  geq_signed_700_1119                               8         53        10           63 
  clipping[3].U_clip                            clip8_bit_width10_319                            17         78        17           95 
    gte_627_34                                  geq_signed_700_1117                               8         49        10           58 
  clipping[2].U_clip                            clip8_bit_width10_320                            17         78        17           95 
    gte_627_34                                  geq_signed_700_1116                               8         49        10           58 
  clipping[14].U_clip_gte_627_34                geq_signed_700_1114                               8         49        10           58 
  clipping[12].U_clip_gte_627_34                geq_signed_700_1112                               8         49        10           58 
  clipping[11].U_clip_gte_627_34                geq_signed_700_1111                               8         49        10           58 
  clipping[9].U_clip_gte_627_34                 geq_signed_700_1109                               8         49        10           58 
  clipping[8].U_clip_gte_627_34                 geq_signed_700_1108                               8         49        10           58 
  clipping[6].U_clip_gte_627_34                 geq_signed_700_1106                               8         49        10           58 
  clipping[5].U_clip_gte_627_34                 geq_signed_700                                    8         49        10           58 
  clipping[4].U_clip                            clip8_bit_width10_318                            12         38        10           48 
    gte_627_34                                  geq_signed_700_1118                               4         13         4           17 
  clipping[1].U_clip                            clip8_bit_width10_321                            12         38        10           48 
    gte_627_34                                  geq_signed_700_1118_1932                          4         13         4           17 
  clipping[13].U_clip_gte_627_34                geq_signed_700_1118_1931                          4         13         4           17 
  clipping[10].U_clip_gte_627_34                geq_signed_700_1118_1930                          4         13         4           17 
  clipping[7].U_clip_gte_627_34                 geq_signed_700_1118_1929                          4         13         4           17 
