# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../needed components/Add_Sub_4.vhd" \
"../../../../needed components/CLOCK.vhd" \
"../../../../needed components/D_FF.vhd" \
"../../../../needed components/Decoder_2_to_4.vhd" \
"../../../../needed components/Decoder_3_to_8.vhd" \
"../../../../needed components/FA.vhd" \
"../../../../needed components/HA.vhd" \
"../../../../needed components/LUT_16_7.vhd" \
"../../../../needed components/MUX_2_way_3_bit.vhd" \
"../../../../needed components/MUX_2_way_4_bit.vhd" \
"../../../../needed components/MUX_8_to_1.vhd" \
"../../../../needed components/MUX_8_way_4_bit.vhd" \
"../../../../Nanoprocessor1.srcs/sources_1/new/Nanoprocessor1.vhd" \
"../../../../needed components/PROM.vhd" \
"../../../../needed components/ProgramCounter.vhd" \
"../../../../needed components/RCA_3.vhd" \
"../../../../needed components/RegisterBank.vhd" \
"../../../../needed components/Register_4_bit.vhd" \
"../../../../needed components/ins_decoder.vhd" \
"../../../../Nanoprocessor1.srcs/sim_1/new/TB_Nanoprocessor1.vhd" \

# Do not sort compile order
nosort
