clr reg0
inc reg0
lsl reg0
lsl reg0
lsl reg0
lsl reg0
sti 0
clr reg0
sti 1
clr reg0
sti 2
clr reg0
sti 3
clr reg4
Label i_start
clr reg0
not reg0
lsr reg0
lsr reg0
lsr reg0
cmp reg4 reg0
jge i_end
mov reg4 reg5
inc reg5
Label j_start
clr reg0
inc reg0
lsl reg0
lsl reg0
lsl reg0
lsl reg0
lsl reg0
cmp reg5 reg0
jge j_end
clr reg0
sti 2
mov reg4 reg0
lsl reg0
ldr reg0
mov reg0 reg1
mov reg5 reg0
lsl reg0
ldr reg0
xor reg0 reg1
sti 3
clr reg6
clr reg0
inc reg0
lsl reg0
lsl reg0
lsl reg0
cmp reg6 reg0
jge k1_end
clr reg1
inc reg1
ldi 3
and reg1 reg0
ldi 2
add reg0 reg1
sti 2
ldi 3
lsr reg0
sti 3
inc reg6
jmp k1_start 
mov reg4 reg0
lsl reg0
inc reg0
ldr reg0
mov reg0 reg1
mov reg5 reg0
lsl reg0
inc reg0
ldr reg0
xor reg0 reg1
sti 3
clr reg6
clr reg0
inc reg0
lsl reg0
lsl reg0
lsl reg0
cmp reg6 reg0
jge k2_end
clr reg1
inc reg1
ldi 3
and reg1 reg0
ldi 2
add reg0 reg1
sti 2
ldi 3
lsr reg0
sti 3
inc reg6
jmp k2_start
ldi 1
mov reg0 reg1
ldi 2
cmp reg1 reg0
jge if1_end
sti 1
Label if1_end
ldi 0
mov reg0 reg1
ldi 2
cmp reg0 reg1
jge if2_end
sti 0
Label if2_end
inc reg5
jmp j_start
Label j_end
inc reg4
jmp i_start
Label i_end









