+---------------------------------------------------------------------+
|  Log file: mau.characterize.log                                     |
|  Compiler version: 9.8.0 (989b4bf)                                  |
|  Created on: Thu Jul 28 19:46:55 2022                               |
|  Run ID: b2357547dc2e8213                                           |
+---------------------------------------------------------------------+

Match+Action Resource Usage
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                   1                    |    2    |   3    |    4    |  5   |         6         |   7   |       8       |     9      |    10   |   11  |          12         |      13      |     14    |     15    |   16   |     17    |      18      |      19     |    20   |    21   |    22   |
|                 Table                  |   Dir   | Stage  |    P4   | Mem  |       Total       | Total |     Table     |   Match    |   TCAM  |  SRAM |        Match        |     Imm.     |    TCAM   |    SRAM   |   P4   |   Action  |    Ideal     |    Actual   |   TCAM  |   SRAM  |   SRAM  |
|                  Name                  |         |        |  Lookup | Type |       SRAMs       | TCAMs |    Entries    |    Bits    |  Over-  | Over- |       Overhead      |    Action    |    Bits   |    Bits   | Action |    Bits   |    Match     |    Match    |  Match  |  Match  |  Action |
|                                        |         |        | Type(s) |      |  TOT(M/A/S/MT/I)  |       |   Requested   |    Per     |   head  |  head |      Structure      |     Data     |    Per    |    Per    |  Bits  |    Per    |   Entries-   |   Entries-  | Packing | Packing | Packing |
|                                        |         |        |         |      |      (legend      |       |       /       |   Entry    |   Bits  |  Bits | NT/AI/AD/M/S/SL/V/I |      in      |   Entry   |   Entry   |        |   Entry   |    Number    |    Number   |   Eff.  |   Eff.  |   Eff.  |
|                                        |         |        |         |      |       below)      |       |   Allocated   | R/A(diff)  |   Per   |  Per  |       (legend       |   Overhead   | R/A(diff) | R/A(diff) |        | R/A(diff) |     Per      |     Per     |  Ideal/ |  Ideal/ |  Ideal/ |
|                                        |         |        |         |      |                   |       |     (diff)    |            |  Entry  | Entry |        below)       |  R/A(diff)   |           |           |        |           |    Memory    |    Memory   |  Actual |  Actual |  Actual |
|                                        |         |        |         |      |                   |       |               |            | ver/vld |       |                     |              |           |           |        |           |    Units     |    Units    |         |         |         |
|                                        |         |        |         |      |                   |       |               |            |         |       |                     |              |           |           |        |           |    (bits)    |    (bits)   |         |         |         |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|   SwitchIngressParser.$PORT_METADATA   | ingress | parser |  exact  | buf  |   0 (0/0/0/0/0)   |   0   | 288 / 288 (0) | 9 / 0 (-9) |    0    |   0   |   0/0/0/0/0/0/0/0   | 64 / 0 (-64) | 0 / 0 (0) | 0 / 0 (0) |   64   | 0 / 0 (0) | 1 in 2 (128) | 1 in 1 (64) |  - / -  |  - / -  |  - / -  |
|                                        |         |        |         |      |                   |       |               |            |         |       |                     |              |           |           |        |           |              |             |         |         |         |
|  SwitchIngress.Dequeue.dec_size_table  | ingress |   0    |    -    |  -   |   2 (0/0/0/2/0)   |   0   |   0 / 0 (0)   | 0 / 0 (0)  |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   | 0 / 0 (0) | 0 / 0 (0) |   0    | 0 / 0 (0) |  0 in 0 (0)  |  0 in 0 (0) |  - / -  |  - / -  |  - / -  |
|   SwitchIngress.Enqueue.first_table    | ingress |   0    |    -    |  -   |   2 (0/0/0/2/0)   |   0   |   0 / 0 (0)   | 0 / 0 (0)  |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   | 0 / 0 (0) | 0 / 0 (0) |   0    | 0 / 0 (0) |  0 in 0 (0)  |  0 in 0 (0) |  - / -  |  - / -  |  - / -  |
|  SwitchIngress.Enqueue.inc_size_table  | ingress |   0    |    -    |  -   |   2 (0/0/0/2/0)   |   0   |   0 / 0 (0)   | 0 / 0 (0)  |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   | 0 / 0 (0) | 0 / 0 (0) |   0    | 0 / 0 (0) |  0 in 0 (0)  |  0 in 0 (0) |  - / -  |  - / -  |  - / -  |
|             stage 0 totals             |    -    |   -    |    -    |  -   |   6 (0/0/0/6/0)   |   0   |       -       |     -      |    -    |   -   |          -          |      -       |     -     |     -     |   -    |     -     |      -       |      -      |    -    |    -    |    -    |
|                                        |         |        |         |      |                   |       |               |            |         |       |                     |              |           |           |        |           |              |             |         |         |         |
|  SwitchIngress.Dequeue.inc_head_table  | ingress |   1    |    -    |  -   |   2 (0/0/0/2/0)   |   0   |   0 / 0 (0)   | 0 / 0 (0)  |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   | 0 / 0 (0) | 0 / 0 (0) |   0    | 0 / 0 (0) |  0 in 0 (0)  |  0 in 0 (0) |  - / -  |  - / -  |  - / -  |
|  SwitchIngress.Enqueue.inc_tail_table  | ingress |   1    |    -    |  -   |   2 (0/0/0/2/0)   |   0   |   0 / 0 (0)   | 0 / 0 (0)  |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   | 0 / 0 (0) | 0 / 0 (0) |   0    | 0 / 0 (0) |  0 in 0 (0)  |  0 in 0 (0) |  - / -  |  - / -  |  - / -  |
|             stage 1 totals             |    -    |   -    |    -    |  -   |   4 (0/0/0/4/0)   |   0   |       -       |     -      |    -    |   -   |          -          |      -       |     -     |     -     |   -    |     -     |      -       |      -      |    -    |    -    |    -    |
|                                        |         |        |         |      |                   |       |               |            |         |       |                     |              |           |           |        |           |              |             |         |         |         |
| SwitchIngress.Dequeue.dequeue_table_1  | ingress |   2    |    -    |  -   |   9 (0/0/0/9/0)   |   0   |   0 / 0 (0)   | 0 / 0 (0)  |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   | 0 / 0 (0) | 0 / 0 (0) |   0    | 0 / 0 (0) |  0 in 0 (0)  |  0 in 0 (0) |  - / -  |  - / -  |  - / -  |
| SwitchIngress.Dequeue.dequeue_table_2  | ingress |   2    |    -    |  -   |   9 (0/0/0/9/0)   |   0   |   0 / 0 (0)   | 0 / 0 (0)  |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   | 0 / 0 (0) | 0 / 0 (0) |   0    | 0 / 0 (0) |  0 in 0 (0)  |  0 in 0 (0) |  - / -  |  - / -  |  - / -  |
| SwitchIngress.Dequeue.dequeue_table_3  | ingress |   2    |    -    |  -   |   9 (0/0/0/9/0)   |   0   |   0 / 0 (0)   | 0 / 0 (0)  |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   | 0 / 0 (0) | 0 / 0 (0) |   0    | 0 / 0 (0) |  0 in 0 (0)  |  0 in 0 (0) |  - / -  |  - / -  |  - / -  |
| SwitchIngress.Dequeue.dequeue_table_4  | ingress |   2    |    -    |  -   |   9 (0/0/0/9/0)   |   0   |   0 / 0 (0)   | 0 / 0 (0)  |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   | 0 / 0 (0) | 0 / 0 (0) |   0    | 0 / 0 (0) |  0 in 0 (0)  |  0 in 0 (0) |  - / -  |  - / -  |  - / -  |
| SwitchIngress.Enqueue.enqueue_table_1  | ingress |   2    |    -    |  -   |   9 (0/0/0/9/0)   |   0   |   0 / 0 (0)   | 0 / 0 (0)  |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   | 0 / 0 (0) | 0 / 0 (0) |   0    | 0 / 0 (0) |  0 in 0 (0)  |  0 in 0 (0) |  - / -  |  - / -  |  - / -  |
| SwitchIngress.Enqueue.enqueue_table_2  | ingress |   2    |    -    |  -   |   9 (0/0/0/9/0)   |   0   |   0 / 0 (0)   | 0 / 0 (0)  |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   | 0 / 0 (0) | 0 / 0 (0) |   0    | 0 / 0 (0) |  0 in 0 (0)  |  0 in 0 (0) |  - / -  |  - / -  |  - / -  |
| SwitchIngress.Enqueue.enqueue_table_3  | ingress |   2    |    -    |  -   |   9 (0/0/0/9/0)   |   0   |   0 / 0 (0)   | 0 / 0 (0)  |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   | 0 / 0 (0) | 0 / 0 (0) |   0    | 0 / 0 (0) |  0 in 0 (0)  |  0 in 0 (0) |  - / -  |  - / -  |  - / -  |
| SwitchIngress.Enqueue.enqueue_table_4  | ingress |   2    |    -    |  -   |   9 (0/0/0/9/0)   |   0   |   0 / 0 (0)   | 0 / 0 (0)  |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   | 0 / 0 (0) | 0 / 0 (0) |   0    | 0 / 0 (0) |  0 in 0 (0)  |  0 in 0 (0) |  - / -  |  - / -  |  - / -  |
|             stage 2 totals             |    -    |   -    |    -    |  -   |  72 (0/0/0/72/0)  |   0   |       -       |     -      |    -    |   -   |          -          |      -       |     -     |     -     |   -    |     -     |      -       |      -      |    -    |    -    |    -    |
|                                        |         |        |         |      |                   |       |               |            |         |       |                     |              |           |           |        |           |              |             |         |         |         |
| SwitchIngress.Dequeue.dequeue_table_5  | ingress |   3    |    -    |  -   |   9 (0/0/0/9/0)   |   0   |   0 / 0 (0)   | 0 / 0 (0)  |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   | 0 / 0 (0) | 0 / 0 (0) |   0    | 0 / 0 (0) |  0 in 0 (0)  |  0 in 0 (0) |  - / -  |  - / -  |  - / -  |
| SwitchIngress.Dequeue.dequeue_table_6  | ingress |   3    |    -    |  -   |   9 (0/0/0/9/0)   |   0   |   0 / 0 (0)   | 0 / 0 (0)  |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   | 0 / 0 (0) | 0 / 0 (0) |   0    | 0 / 0 (0) |  0 in 0 (0)  |  0 in 0 (0) |  - / -  |  - / -  |  - / -  |
| SwitchIngress.Dequeue.dequeue_table_7  | ingress |   3    |    -    |  -   |   9 (0/0/0/9/0)   |   0   |   0 / 0 (0)   | 0 / 0 (0)  |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   | 0 / 0 (0) | 0 / 0 (0) |   0    | 0 / 0 (0) |  0 in 0 (0)  |  0 in 0 (0) |  - / -  |  - / -  |  - / -  |
| SwitchIngress.Dequeue.dequeue_table_8  | ingress |   3    |    -    |  -   |   9 (0/0/0/9/0)   |   0   |   0 / 0 (0)   | 0 / 0 (0)  |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   | 0 / 0 (0) | 0 / 0 (0) |   0    | 0 / 0 (0) |  0 in 0 (0)  |  0 in 0 (0) |  - / -  |  - / -  |  - / -  |
| SwitchIngress.Enqueue.enqueue_table_5  | ingress |   3    |    -    |  -   |   9 (0/0/0/9/0)   |   0   |   0 / 0 (0)   | 0 / 0 (0)  |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   | 0 / 0 (0) | 0 / 0 (0) |   0    | 0 / 0 (0) |  0 in 0 (0)  |  0 in 0 (0) |  - / -  |  - / -  |  - / -  |
| SwitchIngress.Enqueue.enqueue_table_6  | ingress |   3    |    -    |  -   |   9 (0/0/0/9/0)   |   0   |   0 / 0 (0)   | 0 / 0 (0)  |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   | 0 / 0 (0) | 0 / 0 (0) |   0    | 0 / 0 (0) |  0 in 0 (0)  |  0 in 0 (0) |  - / -  |  - / -  |  - / -  |
| SwitchIngress.Enqueue.enqueue_table_7  | ingress |   3    |    -    |  -   |   9 (0/0/0/9/0)   |   0   |   0 / 0 (0)   | 0 / 0 (0)  |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   | 0 / 0 (0) | 0 / 0 (0) |   0    | 0 / 0 (0) |  0 in 0 (0)  |  0 in 0 (0) |  - / -  |  - / -  |  - / -  |
| SwitchIngress.Enqueue.enqueue_table_8  | ingress |   3    |    -    |  -   |   9 (0/0/0/9/0)   |   0   |   0 / 0 (0)   | 0 / 0 (0)  |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   | 0 / 0 (0) | 0 / 0 (0) |   0    | 0 / 0 (0) |  0 in 0 (0)  |  0 in 0 (0) |  - / -  |  - / -  |  - / -  |
|             stage 3 totals             |    -    |   -    |    -    |  -   |  72 (0/0/0/72/0)  |   0   |       -       |     -      |    -    |   -   |          -          |      -       |     -     |     -     |   -    |     -     |      -       |      -      |    -    |    -    |    -    |
|                                        |         |        |         |      |                   |       |               |            |         |       |                     |              |           |           |        |           |              |             |         |         |         |
| SwitchIngress.Dequeue.dequeue_table_10 | ingress |   4    |    -    |  -   |   9 (0/0/0/9/0)   |   0   |   0 / 0 (0)   | 0 / 0 (0)  |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   | 0 / 0 (0) | 0 / 0 (0) |   0    | 0 / 0 (0) |  0 in 0 (0)  |  0 in 0 (0) |  - / -  |  - / -  |  - / -  |
| SwitchIngress.Dequeue.dequeue_table_11 | ingress |   4    |    -    |  -   |   9 (0/0/0/9/0)   |   0   |   0 / 0 (0)   | 0 / 0 (0)  |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   | 0 / 0 (0) | 0 / 0 (0) |   0    | 0 / 0 (0) |  0 in 0 (0)  |  0 in 0 (0) |  - / -  |  - / -  |  - / -  |
| SwitchIngress.Dequeue.dequeue_table_12 | ingress |   4    |    -    |  -   |   9 (0/0/0/9/0)   |   0   |   0 / 0 (0)   | 0 / 0 (0)  |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   | 0 / 0 (0) | 0 / 0 (0) |   0    | 0 / 0 (0) |  0 in 0 (0)  |  0 in 0 (0) |  - / -  |  - / -  |  - / -  |
| SwitchIngress.Dequeue.dequeue_table_9  | ingress |   4    |    -    |  -   |   9 (0/0/0/9/0)   |   0   |   0 / 0 (0)   | 0 / 0 (0)  |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   | 0 / 0 (0) | 0 / 0 (0) |   0    | 0 / 0 (0) |  0 in 0 (0)  |  0 in 0 (0) |  - / -  |  - / -  |  - / -  |
| SwitchIngress.Enqueue.enqueue_table_10 | ingress |   4    |    -    |  -   |   9 (0/0/0/9/0)   |   0   |   0 / 0 (0)   | 0 / 0 (0)  |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   | 0 / 0 (0) | 0 / 0 (0) |   0    | 0 / 0 (0) |  0 in 0 (0)  |  0 in 0 (0) |  - / -  |  - / -  |  - / -  |
| SwitchIngress.Enqueue.enqueue_table_11 | ingress |   4    |    -    |  -   |   9 (0/0/0/9/0)   |   0   |   0 / 0 (0)   | 0 / 0 (0)  |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   | 0 / 0 (0) | 0 / 0 (0) |   0    | 0 / 0 (0) |  0 in 0 (0)  |  0 in 0 (0) |  - / -  |  - / -  |  - / -  |
| SwitchIngress.Enqueue.enqueue_table_12 | ingress |   4    |    -    |  -   |   9 (0/0/0/9/0)   |   0   |   0 / 0 (0)   | 0 / 0 (0)  |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   | 0 / 0 (0) | 0 / 0 (0) |   0    | 0 / 0 (0) |  0 in 0 (0)  |  0 in 0 (0) |  - / -  |  - / -  |  - / -  |
| SwitchIngress.Enqueue.enqueue_table_9  | ingress |   4    |    -    |  -   |   9 (0/0/0/9/0)   |   0   |   0 / 0 (0)   | 0 / 0 (0)  |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   | 0 / 0 (0) | 0 / 0 (0) |   0    | 0 / 0 (0) |  0 in 0 (0)  |  0 in 0 (0) |  - / -  |  - / -  |  - / -  |
|             stage 4 totals             |    -    |   -    |    -    |  -   |  72 (0/0/0/72/0)  |   0   |       -       |     -      |    -    |   -   |          -          |      -       |     -     |     -     |   -    |     -     |      -       |      -      |    -    |    -    |    -    |
|                                        |         |        |         |      |                   |       |               |            |         |       |                     |              |           |           |        |           |              |             |         |         |         |
| SwitchIngress.Dequeue.dequeue_table_13 | ingress |   5    |    -    |  -   |   9 (0/0/0/9/0)   |   0   |   0 / 0 (0)   | 0 / 0 (0)  |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   | 0 / 0 (0) | 0 / 0 (0) |   0    | 0 / 0 (0) |  0 in 0 (0)  |  0 in 0 (0) |  - / -  |  - / -  |  - / -  |
| SwitchIngress.Dequeue.dequeue_table_14 | ingress |   5    |    -    |  -   |   9 (0/0/0/9/0)   |   0   |   0 / 0 (0)   | 0 / 0 (0)  |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   | 0 / 0 (0) | 0 / 0 (0) |   0    | 0 / 0 (0) |  0 in 0 (0)  |  0 in 0 (0) |  - / -  |  - / -  |  - / -  |
| SwitchIngress.Dequeue.dequeue_table_15 | ingress |   5    |    -    |  -   |   9 (0/0/0/9/0)   |   0   |   0 / 0 (0)   | 0 / 0 (0)  |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   | 0 / 0 (0) | 0 / 0 (0) |   0    | 0 / 0 (0) |  0 in 0 (0)  |  0 in 0 (0) |  - / -  |  - / -  |  - / -  |
| SwitchIngress.Dequeue.dequeue_table_16 | ingress |   5    |    -    |  -   |   9 (0/0/0/9/0)   |   0   |   0 / 0 (0)   | 0 / 0 (0)  |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   | 0 / 0 (0) | 0 / 0 (0) |   0    | 0 / 0 (0) |  0 in 0 (0)  |  0 in 0 (0) |  - / -  |  - / -  |  - / -  |
| SwitchIngress.Enqueue.enqueue_table_13 | ingress |   5    |    -    |  -   |   9 (0/0/0/9/0)   |   0   |   0 / 0 (0)   | 0 / 0 (0)  |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   | 0 / 0 (0) | 0 / 0 (0) |   0    | 0 / 0 (0) |  0 in 0 (0)  |  0 in 0 (0) |  - / -  |  - / -  |  - / -  |
| SwitchIngress.Enqueue.enqueue_table_14 | ingress |   5    |    -    |  -   |   9 (0/0/0/9/0)   |   0   |   0 / 0 (0)   | 0 / 0 (0)  |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   | 0 / 0 (0) | 0 / 0 (0) |   0    | 0 / 0 (0) |  0 in 0 (0)  |  0 in 0 (0) |  - / -  |  - / -  |  - / -  |
| SwitchIngress.Enqueue.enqueue_table_15 | ingress |   5    |    -    |  -   |   9 (0/0/0/9/0)   |   0   |   0 / 0 (0)   | 0 / 0 (0)  |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   | 0 / 0 (0) | 0 / 0 (0) |   0    | 0 / 0 (0) |  0 in 0 (0)  |  0 in 0 (0) |  - / -  |  - / -  |  - / -  |
| SwitchIngress.Enqueue.enqueue_table_16 | ingress |   5    |    -    |  -   |   9 (0/0/0/9/0)   |   0   |   0 / 0 (0)   | 0 / 0 (0)  |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   | 0 / 0 (0) | 0 / 0 (0) |   0    | 0 / 0 (0) |  0 in 0 (0)  |  0 in 0 (0) |  - / -  |  - / -  |  - / -  |
|             stage 5 totals             |    -    |   -    |    -    |  -   |  72 (0/0/0/72/0)  |   0   |       -       |     -      |    -    |   -   |          -          |      -       |     -     |     -     |   -    |     -     |      -       |      -      |    -    |    -    |    -    |
|                                        |         |        |         |      |                   |       |               |            |         |       |                     |              |           |           |        |           |              |             |         |         |         |
|        overall totals (ingress)        |    -    |   -    |    -    |  -   | 298 (0/0/0/298/0) |   0   |       -       |     -      |    -    |   -   |          -          |      -       |     -     |     -     |   -    |     -     |      -       |      -      |    -    |    -    |    -    |
|                                        |         |        |         |      |                   |       |               |            |         |       |                     |              |           |           |        |           |              |             |         |         |         |
|        overall totals (egress)         |    -    |   -    |    -    |  -   |   0 (0/0/0/0/0)   |   0   |       -       |     -      |    -    |   -   |          -          |      -       |     -     |     -     |   -    |     -     |      -       |      -      |    -    |    -    |    -    |
|                                        |         |        |         |      |                   |       |               |            |         |       |                     |              |           |           |        |           |              |             |         |         |         |
|             overall totals             |    -    |   -    |    -    |  -   | 298 (0/0/0/298/0) |   0   |       -       |     -      |    -    |   -   |          -          |      -       |     -     |     -     |   -    |     -     |      -       |      -      |    -    |    -    |    -    |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Total SRAMs Legend:
TOT (M/A/S/MT/I)
TOT = Total
M = Match
A = Action
S = Statistics
MT = Meter / Stateful / Selection
I = Ternary Indirection

Match Overhead Structure Legend:
NT/AI/AD/M/S/SL/V/I
NT = Next Table Pointer
AI = Action Instruction Pointer
AD = Action Data Pointer
M = Meter/Selection/Stateful Pointer
S = Statistics Pointer
SL = Selection Length
V = Entry Version
I = Immediate Action Data





+----------------------------------------------------------------+
    OVERHEAD STRUCTURES
+----------------------------------------------------------------+

+----------------------------------------------------------------+
   SwitchIngress.Dequeue.dec_size_table
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   SwitchIngress.Dequeue.dequeue_table_1
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   SwitchIngress.Dequeue.dequeue_table_10
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   SwitchIngress.Dequeue.dequeue_table_11
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   SwitchIngress.Dequeue.dequeue_table_12
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   SwitchIngress.Dequeue.dequeue_table_13
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   SwitchIngress.Dequeue.dequeue_table_14
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   SwitchIngress.Dequeue.dequeue_table_15
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   SwitchIngress.Dequeue.dequeue_table_16
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   SwitchIngress.Dequeue.dequeue_table_2
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   SwitchIngress.Dequeue.dequeue_table_3
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   SwitchIngress.Dequeue.dequeue_table_4
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   SwitchIngress.Dequeue.dequeue_table_5
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   SwitchIngress.Dequeue.dequeue_table_6
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   SwitchIngress.Dequeue.dequeue_table_7
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   SwitchIngress.Dequeue.dequeue_table_8
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   SwitchIngress.Dequeue.dequeue_table_9
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   SwitchIngress.Dequeue.inc_head_table
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   SwitchIngress.Enqueue.enqueue_table_1
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   SwitchIngress.Enqueue.enqueue_table_10
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   SwitchIngress.Enqueue.enqueue_table_11
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   SwitchIngress.Enqueue.enqueue_table_12
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   SwitchIngress.Enqueue.enqueue_table_13
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   SwitchIngress.Enqueue.enqueue_table_14
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   SwitchIngress.Enqueue.enqueue_table_15
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   SwitchIngress.Enqueue.enqueue_table_16
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   SwitchIngress.Enqueue.enqueue_table_2
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   SwitchIngress.Enqueue.enqueue_table_3
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   SwitchIngress.Enqueue.enqueue_table_4
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   SwitchIngress.Enqueue.enqueue_table_5
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   SwitchIngress.Enqueue.enqueue_table_6
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   SwitchIngress.Enqueue.enqueue_table_7
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   SwitchIngress.Enqueue.enqueue_table_8
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   SwitchIngress.Enqueue.enqueue_table_9
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   SwitchIngress.Enqueue.first_table
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   SwitchIngress.Enqueue.inc_size_table
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   SwitchIngress.Enqueue.inc_tail_table
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   SwitchIngressParser.$PORT_METADATA
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0





+----------------------------------------------------------------+
    MATCH AND ACTION FORMATS
+----------------------------------------------------------------+

+----------------------------------------------------------------+
  SwitchIngress.Dequeue.dec_size_table
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for SwitchIngress.Dequeue.dec_size_table
+------------------------------------------------+
Stage 0:
No match entries required.
+----------------------------------------------------------------+
  SwitchIngress.Dequeue.dequeue_table_1
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for SwitchIngress.Dequeue.dequeue_table_1
+------------------------------------------------+
Stage 2:
No match entries required.
+----------------------------------------------------------------+
  SwitchIngress.Dequeue.dequeue_table_10
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for SwitchIngress.Dequeue.dequeue_table_10
+------------------------------------------------+
Stage 4:
No match entries required.
+----------------------------------------------------------------+
  SwitchIngress.Dequeue.dequeue_table_11
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for SwitchIngress.Dequeue.dequeue_table_11
+------------------------------------------------+
Stage 4:
No match entries required.
+----------------------------------------------------------------+
  SwitchIngress.Dequeue.dequeue_table_12
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for SwitchIngress.Dequeue.dequeue_table_12
+------------------------------------------------+
Stage 4:
No match entries required.
+----------------------------------------------------------------+
  SwitchIngress.Dequeue.dequeue_table_13
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for SwitchIngress.Dequeue.dequeue_table_13
+------------------------------------------------+
Stage 5:
No match entries required.
+----------------------------------------------------------------+
  SwitchIngress.Dequeue.dequeue_table_14
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for SwitchIngress.Dequeue.dequeue_table_14
+------------------------------------------------+
Stage 5:
No match entries required.
+----------------------------------------------------------------+
  SwitchIngress.Dequeue.dequeue_table_15
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for SwitchIngress.Dequeue.dequeue_table_15
+------------------------------------------------+
Stage 5:
No match entries required.
+----------------------------------------------------------------+
  SwitchIngress.Dequeue.dequeue_table_16
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for SwitchIngress.Dequeue.dequeue_table_16
+------------------------------------------------+
Stage 5:
No match entries required.
+----------------------------------------------------------------+
  SwitchIngress.Dequeue.dequeue_table_2
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for SwitchIngress.Dequeue.dequeue_table_2
+------------------------------------------------+
Stage 2:
No match entries required.
+----------------------------------------------------------------+
  SwitchIngress.Dequeue.dequeue_table_3
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for SwitchIngress.Dequeue.dequeue_table_3
+------------------------------------------------+
Stage 2:
No match entries required.
+----------------------------------------------------------------+
  SwitchIngress.Dequeue.dequeue_table_4
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for SwitchIngress.Dequeue.dequeue_table_4
+------------------------------------------------+
Stage 2:
No match entries required.
+----------------------------------------------------------------+
  SwitchIngress.Dequeue.dequeue_table_5
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for SwitchIngress.Dequeue.dequeue_table_5
+------------------------------------------------+
Stage 3:
No match entries required.
+----------------------------------------------------------------+
  SwitchIngress.Dequeue.dequeue_table_6
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for SwitchIngress.Dequeue.dequeue_table_6
+------------------------------------------------+
Stage 3:
No match entries required.
+----------------------------------------------------------------+
  SwitchIngress.Dequeue.dequeue_table_7
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for SwitchIngress.Dequeue.dequeue_table_7
+------------------------------------------------+
Stage 3:
No match entries required.
+----------------------------------------------------------------+
  SwitchIngress.Dequeue.dequeue_table_8
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for SwitchIngress.Dequeue.dequeue_table_8
+------------------------------------------------+
Stage 3:
No match entries required.
+----------------------------------------------------------------+
  SwitchIngress.Dequeue.dequeue_table_9
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for SwitchIngress.Dequeue.dequeue_table_9
+------------------------------------------------+
Stage 4:
No match entries required.
+----------------------------------------------------------------+
  SwitchIngress.Dequeue.inc_head_table
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for SwitchIngress.Dequeue.inc_head_table
+------------------------------------------------+
Stage 1:
No match entries required.
+----------------------------------------------------------------+
  SwitchIngress.Enqueue.enqueue_table_1
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for SwitchIngress.Enqueue.enqueue_table_1
+------------------------------------------------+
Stage 2:
No match entries required.
+----------------------------------------------------------------+
  SwitchIngress.Enqueue.enqueue_table_10
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for SwitchIngress.Enqueue.enqueue_table_10
+------------------------------------------------+
Stage 4:
No match entries required.
+----------------------------------------------------------------+
  SwitchIngress.Enqueue.enqueue_table_11
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for SwitchIngress.Enqueue.enqueue_table_11
+------------------------------------------------+
Stage 4:
No match entries required.
+----------------------------------------------------------------+
  SwitchIngress.Enqueue.enqueue_table_12
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for SwitchIngress.Enqueue.enqueue_table_12
+------------------------------------------------+
Stage 4:
No match entries required.
+----------------------------------------------------------------+
  SwitchIngress.Enqueue.enqueue_table_13
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for SwitchIngress.Enqueue.enqueue_table_13
+------------------------------------------------+
Stage 5:
No match entries required.
+----------------------------------------------------------------+
  SwitchIngress.Enqueue.enqueue_table_14
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for SwitchIngress.Enqueue.enqueue_table_14
+------------------------------------------------+
Stage 5:
No match entries required.
+----------------------------------------------------------------+
  SwitchIngress.Enqueue.enqueue_table_15
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for SwitchIngress.Enqueue.enqueue_table_15
+------------------------------------------------+
Stage 5:
No match entries required.
+----------------------------------------------------------------+
  SwitchIngress.Enqueue.enqueue_table_16
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for SwitchIngress.Enqueue.enqueue_table_16
+------------------------------------------------+
Stage 5:
No match entries required.
+----------------------------------------------------------------+
  SwitchIngress.Enqueue.enqueue_table_2
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for SwitchIngress.Enqueue.enqueue_table_2
+------------------------------------------------+
Stage 2:
No match entries required.
+----------------------------------------------------------------+
  SwitchIngress.Enqueue.enqueue_table_3
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for SwitchIngress.Enqueue.enqueue_table_3
+------------------------------------------------+
Stage 2:
No match entries required.
+----------------------------------------------------------------+
  SwitchIngress.Enqueue.enqueue_table_4
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for SwitchIngress.Enqueue.enqueue_table_4
+------------------------------------------------+
Stage 2:
No match entries required.
+----------------------------------------------------------------+
  SwitchIngress.Enqueue.enqueue_table_5
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for SwitchIngress.Enqueue.enqueue_table_5
+------------------------------------------------+
Stage 3:
No match entries required.
+----------------------------------------------------------------+
  SwitchIngress.Enqueue.enqueue_table_6
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for SwitchIngress.Enqueue.enqueue_table_6
+------------------------------------------------+
Stage 3:
No match entries required.
+----------------------------------------------------------------+
  SwitchIngress.Enqueue.enqueue_table_7
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for SwitchIngress.Enqueue.enqueue_table_7
+------------------------------------------------+
Stage 3:
No match entries required.
+----------------------------------------------------------------+
  SwitchIngress.Enqueue.enqueue_table_8
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for SwitchIngress.Enqueue.enqueue_table_8
+------------------------------------------------+
Stage 3:
No match entries required.
+----------------------------------------------------------------+
  SwitchIngress.Enqueue.enqueue_table_9
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for SwitchIngress.Enqueue.enqueue_table_9
+------------------------------------------------+
Stage 4:
No match entries required.
+----------------------------------------------------------------+
  SwitchIngress.Enqueue.first_table
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for SwitchIngress.Enqueue.first_table
+------------------------------------------------+
Stage 0:
No match entries required.
+----------------------------------------------------------------+
  SwitchIngress.Enqueue.inc_size_table
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for SwitchIngress.Enqueue.inc_size_table
+------------------------------------------------+
Stage 0:
No match entries required.
+----------------------------------------------------------------+
  SwitchIngress.Enqueue.inc_tail_table
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for SwitchIngress.Enqueue.inc_tail_table
+------------------------------------------------+
Stage 1:
No match entries required.
+----------------------------------------------------------------+
  SwitchIngressParser.$PORT_METADATA
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for SwitchIngressParser.$PORT_METADATA
+------------------------------------------------+
Stage -1:
Pack Format:
  table_word_width: 64
  memory_word_width: 64
  entries_per_table_word: 1
  number_memory_units_per_table_word: 1
  entry_list: [
    entry_number : 0
    field_list : [
       Field ig_intr_md [63:0]   : in bits [63:0]
    ]
  ]
