Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Mon Apr 20 13:00:05 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/intII/fir_GM/fir_GM_ED97_4_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.833ns  (required time - arrival time)
  Source:                 Delay1No10_instance/Y_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum1Tree1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.162ns  (logic 0.935ns (29.570%)  route 2.227ns (70.430%))
  Logic Levels:           9  (CARRY8=3 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.022ns = ( 6.022 - 4.000 ) 
    Source Clock Delay      (SCD):    2.395ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.458ns (routing 0.579ns, distribution 0.879ns)
  Clock Net Delay (Destination): 1.375ns (routing 0.528ns, distribution 0.847ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=2110, routed)        1.458     2.395    Delay1No10_instance/clk_IBUF_BUFG
    SLICE_X115Y459       FDCE                                         r  Delay1No10_instance/Y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y459       FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.473 r  Delay1No10_instance/Y_reg[8]/Q
                         net (fo=4, routed)           0.725     3.198    Delay1No9_instance/Y_reg[33]_0[8]
    SLICE_X117Y462       LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.147     3.345 r  Delay1No9_instance/geqOp_carry_i_12__1/O
                         net (fo=1, routed)           0.007     3.352    Sum1Tree1_impl_instance/FPAddSubOp_instance/S[4]
    SLICE_X117Y462       CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     3.505 r  Sum1Tree1_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     3.531    Sum1Tree1_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X117Y463       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.546 r  Sum1Tree1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.572    Sum1Tree1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X117Y464       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     3.624 r  Sum1Tree1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.203     3.827    Delay1No9_instance/CO[0]
    SLICE_X119Y462       LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.068     3.895 r  Delay1No9_instance/shiftedFracY_d1[32]_i_16__1/O
                         net (fo=2, routed)           0.267     4.162    Delay1No9_instance/Sum1Tree1_impl_instance/FPAddSubOp_instance/expDiff__26[3]
    SLICE_X119Y462       LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124     4.286 r  Delay1No9_instance/shiftedFracY_d1[32]_i_9__1/O
                         net (fo=3, routed)           0.088     4.374    Delay1No9_instance/shiftedFracY_d1[32]_i_9__1_n_0
    SLICE_X119Y463       LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.051     4.425 r  Delay1No9_instance/shiftedFracY_d1[12]_i_3__1/O
                         net (fo=34, routed)          0.217     4.642    Delay1No10_instance/shiftVal__5[0]
    SLICE_X118Y464       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.090     4.732 r  Delay1No10_instance/shiftedFracY_d1[39]_i_2__1/O
                         net (fo=4, routed)           0.370     5.102    Delay1No10_instance/level2__1[16]
    SLICE_X120Y468       LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.157     5.259 r  Delay1No10_instance/shiftedFracY_d1[39]_i_1__1/O
                         net (fo=2, routed)           0.298     5.557    Sum1Tree1_impl_instance/FPAddSubOp_instance/level4__1[16]
    SLICE_X119Y468       FDRE                                         r  Sum1Tree1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=2110, routed)        1.375     6.022    Sum1Tree1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X119Y468       FDRE                                         r  Sum1Tree1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[39]/C
                         clock pessimism              0.379     6.401    
                         clock uncertainty           -0.035     6.365    
    SLICE_X119Y468       FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     6.390    Sum1Tree1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[39]
  -------------------------------------------------------------------
                         required time                          6.390    
                         arrival time                          -5.557    
  -------------------------------------------------------------------
                         slack                                  0.833    




