\hypertarget{struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields}{}\section{\+\_\+hw\+\_\+axbs\+\_\+prsn\+:\+:\+\_\+hw\+\_\+axbs\+\_\+prsn\+\_\+bitfields Struct Reference}
\label{struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields}\index{\+\_\+hw\+\_\+axbs\+\_\+prsn\+::\+\_\+hw\+\_\+axbs\+\_\+prsn\+\_\+bitfields@{\+\_\+hw\+\_\+axbs\+\_\+prsn\+::\+\_\+hw\+\_\+axbs\+\_\+prsn\+\_\+bitfields}}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields_aa8f516932d6c3fec7a6e52ae8447636c}{M0}\+: 3
\item 
uint32\+\_\+t \hyperlink{struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields_ac7d85d46bba2e32741726c1738ca48c4}{R\+E\+S\+E\+R\+V\+E\+D0}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields_a87788944bc9b745de1a3d9e7f98c8a8e}{M1}\+: 3
\item 
uint32\+\_\+t \hyperlink{struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields_ad7bb34b5c33a3b6bef6776dbe62e726a}{R\+E\+S\+E\+R\+V\+E\+D1}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields_a21c44745dc735b5b079d6bb168398080}{M2}\+: 3
\item 
uint32\+\_\+t \hyperlink{struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields_a5135701a37f0805495fbef69318b19ed}{R\+E\+S\+E\+R\+V\+E\+D2}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields_aa0d220267ce250da7020adcbb4f59e5b}{M3}\+: 3
\item 
uint32\+\_\+t \hyperlink{struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields_a9a78e8df63caeb36a83df62c7d6e3117}{R\+E\+S\+E\+R\+V\+E\+D3}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields_aa218f4c812f2a15692881d6a0ee4a0b9}{M4}\+: 3
\item 
uint32\+\_\+t \hyperlink{struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields_ad07b48039ab417fb2090609917d01848}{R\+E\+S\+E\+R\+V\+E\+D4}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields_a5630b813abe17fe0afdfa17d0b367d3b}{M5}\+: 3
\item 
uint32\+\_\+t \hyperlink{struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields_a2ce4cb168267d14659355648a2528219}{R\+E\+S\+E\+R\+V\+E\+D5}\+: 9
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+axbs\+\_\+prsn\+::\+\_\+hw\+\_\+axbs\+\_\+prsn\+\_\+bitfields@{\+\_\+hw\+\_\+axbs\+\_\+prsn\+::\+\_\+hw\+\_\+axbs\+\_\+prsn\+\_\+bitfields}!M0@{M0}}
\index{M0@{M0}!\+\_\+hw\+\_\+axbs\+\_\+prsn\+::\+\_\+hw\+\_\+axbs\+\_\+prsn\+\_\+bitfields@{\+\_\+hw\+\_\+axbs\+\_\+prsn\+::\+\_\+hw\+\_\+axbs\+\_\+prsn\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{M0}{M0}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+axbs\+\_\+prsn\+::\+\_\+hw\+\_\+axbs\+\_\+prsn\+\_\+bitfields\+::\+M0}\hypertarget{struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields_aa8f516932d6c3fec7a6e52ae8447636c}{}\label{struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields_aa8f516932d6c3fec7a6e52ae8447636c}
\mbox{[}2\+:0\mbox{]} Master 0 Priority. Sets the arbitration priority for this port on the associated slave port. \index{\+\_\+hw\+\_\+axbs\+\_\+prsn\+::\+\_\+hw\+\_\+axbs\+\_\+prsn\+\_\+bitfields@{\+\_\+hw\+\_\+axbs\+\_\+prsn\+::\+\_\+hw\+\_\+axbs\+\_\+prsn\+\_\+bitfields}!M1@{M1}}
\index{M1@{M1}!\+\_\+hw\+\_\+axbs\+\_\+prsn\+::\+\_\+hw\+\_\+axbs\+\_\+prsn\+\_\+bitfields@{\+\_\+hw\+\_\+axbs\+\_\+prsn\+::\+\_\+hw\+\_\+axbs\+\_\+prsn\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{M1}{M1}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+axbs\+\_\+prsn\+::\+\_\+hw\+\_\+axbs\+\_\+prsn\+\_\+bitfields\+::\+M1}\hypertarget{struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields_a87788944bc9b745de1a3d9e7f98c8a8e}{}\label{struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields_a87788944bc9b745de1a3d9e7f98c8a8e}
\mbox{[}6\+:4\mbox{]} Master 1 Priority. Sets the arbitration priority for this port on the associated slave port. \index{\+\_\+hw\+\_\+axbs\+\_\+prsn\+::\+\_\+hw\+\_\+axbs\+\_\+prsn\+\_\+bitfields@{\+\_\+hw\+\_\+axbs\+\_\+prsn\+::\+\_\+hw\+\_\+axbs\+\_\+prsn\+\_\+bitfields}!M2@{M2}}
\index{M2@{M2}!\+\_\+hw\+\_\+axbs\+\_\+prsn\+::\+\_\+hw\+\_\+axbs\+\_\+prsn\+\_\+bitfields@{\+\_\+hw\+\_\+axbs\+\_\+prsn\+::\+\_\+hw\+\_\+axbs\+\_\+prsn\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{M2}{M2}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+axbs\+\_\+prsn\+::\+\_\+hw\+\_\+axbs\+\_\+prsn\+\_\+bitfields\+::\+M2}\hypertarget{struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields_a21c44745dc735b5b079d6bb168398080}{}\label{struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields_a21c44745dc735b5b079d6bb168398080}
\mbox{[}10\+:8\mbox{]} Master 2 Priority. Sets the arbitration priority for this port on the associated slave port. \index{\+\_\+hw\+\_\+axbs\+\_\+prsn\+::\+\_\+hw\+\_\+axbs\+\_\+prsn\+\_\+bitfields@{\+\_\+hw\+\_\+axbs\+\_\+prsn\+::\+\_\+hw\+\_\+axbs\+\_\+prsn\+\_\+bitfields}!M3@{M3}}
\index{M3@{M3}!\+\_\+hw\+\_\+axbs\+\_\+prsn\+::\+\_\+hw\+\_\+axbs\+\_\+prsn\+\_\+bitfields@{\+\_\+hw\+\_\+axbs\+\_\+prsn\+::\+\_\+hw\+\_\+axbs\+\_\+prsn\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{M3}{M3}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+axbs\+\_\+prsn\+::\+\_\+hw\+\_\+axbs\+\_\+prsn\+\_\+bitfields\+::\+M3}\hypertarget{struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields_aa0d220267ce250da7020adcbb4f59e5b}{}\label{struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields_aa0d220267ce250da7020adcbb4f59e5b}
\mbox{[}14\+:12\mbox{]} Master 3 Priority. Sets the arbitration priority for this port on the associated slave port. \index{\+\_\+hw\+\_\+axbs\+\_\+prsn\+::\+\_\+hw\+\_\+axbs\+\_\+prsn\+\_\+bitfields@{\+\_\+hw\+\_\+axbs\+\_\+prsn\+::\+\_\+hw\+\_\+axbs\+\_\+prsn\+\_\+bitfields}!M4@{M4}}
\index{M4@{M4}!\+\_\+hw\+\_\+axbs\+\_\+prsn\+::\+\_\+hw\+\_\+axbs\+\_\+prsn\+\_\+bitfields@{\+\_\+hw\+\_\+axbs\+\_\+prsn\+::\+\_\+hw\+\_\+axbs\+\_\+prsn\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{M4}{M4}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+axbs\+\_\+prsn\+::\+\_\+hw\+\_\+axbs\+\_\+prsn\+\_\+bitfields\+::\+M4}\hypertarget{struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields_aa218f4c812f2a15692881d6a0ee4a0b9}{}\label{struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields_aa218f4c812f2a15692881d6a0ee4a0b9}
\mbox{[}18\+:16\mbox{]} Master 4 Priority. Sets the arbitration priority for this port on the associated slave port. \index{\+\_\+hw\+\_\+axbs\+\_\+prsn\+::\+\_\+hw\+\_\+axbs\+\_\+prsn\+\_\+bitfields@{\+\_\+hw\+\_\+axbs\+\_\+prsn\+::\+\_\+hw\+\_\+axbs\+\_\+prsn\+\_\+bitfields}!M5@{M5}}
\index{M5@{M5}!\+\_\+hw\+\_\+axbs\+\_\+prsn\+::\+\_\+hw\+\_\+axbs\+\_\+prsn\+\_\+bitfields@{\+\_\+hw\+\_\+axbs\+\_\+prsn\+::\+\_\+hw\+\_\+axbs\+\_\+prsn\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{M5}{M5}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+axbs\+\_\+prsn\+::\+\_\+hw\+\_\+axbs\+\_\+prsn\+\_\+bitfields\+::\+M5}\hypertarget{struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields_a5630b813abe17fe0afdfa17d0b367d3b}{}\label{struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields_a5630b813abe17fe0afdfa17d0b367d3b}
\mbox{[}22\+:20\mbox{]} Master 5 Priority. Sets the arbitration priority for this port on the associated slave port. \index{\+\_\+hw\+\_\+axbs\+\_\+prsn\+::\+\_\+hw\+\_\+axbs\+\_\+prsn\+\_\+bitfields@{\+\_\+hw\+\_\+axbs\+\_\+prsn\+::\+\_\+hw\+\_\+axbs\+\_\+prsn\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!\+\_\+hw\+\_\+axbs\+\_\+prsn\+::\+\_\+hw\+\_\+axbs\+\_\+prsn\+\_\+bitfields@{\+\_\+hw\+\_\+axbs\+\_\+prsn\+::\+\_\+hw\+\_\+axbs\+\_\+prsn\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+axbs\+\_\+prsn\+::\+\_\+hw\+\_\+axbs\+\_\+prsn\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D0}\hypertarget{struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields_ac7d85d46bba2e32741726c1738ca48c4}{}\label{struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields_ac7d85d46bba2e32741726c1738ca48c4}
\mbox{[}3\mbox{]} \index{\+\_\+hw\+\_\+axbs\+\_\+prsn\+::\+\_\+hw\+\_\+axbs\+\_\+prsn\+\_\+bitfields@{\+\_\+hw\+\_\+axbs\+\_\+prsn\+::\+\_\+hw\+\_\+axbs\+\_\+prsn\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}}
\index{R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}!\+\_\+hw\+\_\+axbs\+\_\+prsn\+::\+\_\+hw\+\_\+axbs\+\_\+prsn\+\_\+bitfields@{\+\_\+hw\+\_\+axbs\+\_\+prsn\+::\+\_\+hw\+\_\+axbs\+\_\+prsn\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D1}{RESERVED1}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+axbs\+\_\+prsn\+::\+\_\+hw\+\_\+axbs\+\_\+prsn\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D1}\hypertarget{struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields_ad7bb34b5c33a3b6bef6776dbe62e726a}{}\label{struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields_ad7bb34b5c33a3b6bef6776dbe62e726a}
\mbox{[}7\mbox{]} \index{\+\_\+hw\+\_\+axbs\+\_\+prsn\+::\+\_\+hw\+\_\+axbs\+\_\+prsn\+\_\+bitfields@{\+\_\+hw\+\_\+axbs\+\_\+prsn\+::\+\_\+hw\+\_\+axbs\+\_\+prsn\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}}
\index{R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}!\+\_\+hw\+\_\+axbs\+\_\+prsn\+::\+\_\+hw\+\_\+axbs\+\_\+prsn\+\_\+bitfields@{\+\_\+hw\+\_\+axbs\+\_\+prsn\+::\+\_\+hw\+\_\+axbs\+\_\+prsn\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D2}{RESERVED2}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+axbs\+\_\+prsn\+::\+\_\+hw\+\_\+axbs\+\_\+prsn\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D2}\hypertarget{struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields_a5135701a37f0805495fbef69318b19ed}{}\label{struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields_a5135701a37f0805495fbef69318b19ed}
\mbox{[}11\mbox{]} \index{\+\_\+hw\+\_\+axbs\+\_\+prsn\+::\+\_\+hw\+\_\+axbs\+\_\+prsn\+\_\+bitfields@{\+\_\+hw\+\_\+axbs\+\_\+prsn\+::\+\_\+hw\+\_\+axbs\+\_\+prsn\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}}
\index{R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}!\+\_\+hw\+\_\+axbs\+\_\+prsn\+::\+\_\+hw\+\_\+axbs\+\_\+prsn\+\_\+bitfields@{\+\_\+hw\+\_\+axbs\+\_\+prsn\+::\+\_\+hw\+\_\+axbs\+\_\+prsn\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D3}{RESERVED3}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+axbs\+\_\+prsn\+::\+\_\+hw\+\_\+axbs\+\_\+prsn\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D3}\hypertarget{struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields_a9a78e8df63caeb36a83df62c7d6e3117}{}\label{struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields_a9a78e8df63caeb36a83df62c7d6e3117}
\mbox{[}15\mbox{]} \index{\+\_\+hw\+\_\+axbs\+\_\+prsn\+::\+\_\+hw\+\_\+axbs\+\_\+prsn\+\_\+bitfields@{\+\_\+hw\+\_\+axbs\+\_\+prsn\+::\+\_\+hw\+\_\+axbs\+\_\+prsn\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}}
\index{R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}!\+\_\+hw\+\_\+axbs\+\_\+prsn\+::\+\_\+hw\+\_\+axbs\+\_\+prsn\+\_\+bitfields@{\+\_\+hw\+\_\+axbs\+\_\+prsn\+::\+\_\+hw\+\_\+axbs\+\_\+prsn\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D4}{RESERVED4}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+axbs\+\_\+prsn\+::\+\_\+hw\+\_\+axbs\+\_\+prsn\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D4}\hypertarget{struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields_ad07b48039ab417fb2090609917d01848}{}\label{struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields_ad07b48039ab417fb2090609917d01848}
\mbox{[}19\mbox{]} \index{\+\_\+hw\+\_\+axbs\+\_\+prsn\+::\+\_\+hw\+\_\+axbs\+\_\+prsn\+\_\+bitfields@{\+\_\+hw\+\_\+axbs\+\_\+prsn\+::\+\_\+hw\+\_\+axbs\+\_\+prsn\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D5@{R\+E\+S\+E\+R\+V\+E\+D5}}
\index{R\+E\+S\+E\+R\+V\+E\+D5@{R\+E\+S\+E\+R\+V\+E\+D5}!\+\_\+hw\+\_\+axbs\+\_\+prsn\+::\+\_\+hw\+\_\+axbs\+\_\+prsn\+\_\+bitfields@{\+\_\+hw\+\_\+axbs\+\_\+prsn\+::\+\_\+hw\+\_\+axbs\+\_\+prsn\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D5}{RESERVED5}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+axbs\+\_\+prsn\+::\+\_\+hw\+\_\+axbs\+\_\+prsn\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D5}\hypertarget{struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields_a2ce4cb168267d14659355648a2528219}{}\label{struct__hw__axbs__prsn_1_1__hw__axbs__prsn__bitfields_a2ce4cb168267d14659355648a2528219}
\mbox{[}31\+:23\mbox{]} 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+axbs.\+h\end{DoxyCompactItemize}
