

================================================================
== Vivado HLS Report for 'correlateTop'
================================================================
* Date:           Fri Mar 22 22:30:20 2019

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        correlator
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      4.16|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   13|   13|   10|   10| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 10, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 14
* Pipeline: 1
  Pipeline-0: II = 10, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: currentState_load (284)  [1/1] 0.00ns  loc: correlator.cpp:71
codeRepl:17  %currentState_load = load i1* @currentState, align 1

ST_1: StgValue_16 (287)  [1/1] 0.00ns  loc: correlator.cpp:77
codeRepl:20  br i1 %currentState_load, label %._crit_edge147, label %0


 <State 2>: 0.00ns
ST_2: empty (298)  [2/2] 0.00ns
._crit_edge147:0  %empty = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %i_data_data_V, i1* %i_data_last_V)

ST_2: StgValue_18 (315)  [1/1] 0.00ns  loc: correlator.cpp:113
._crit_edge147:17  store i1 true, i1* @currentState, align 1


 <State 3>: 2.51ns
ST_3: phaseClass_V_load (286)  [1/1] 0.00ns  loc: correlator.cpp:95
codeRepl:19  %phaseClass_V_load = load i4* @phaseClass_V, align 1

ST_3: empty (298)  [1/2] 0.00ns
._crit_edge147:0  %empty = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %i_data_data_V, i1* %i_data_last_V)

ST_3: p_Val2_s (299)  [1/1] 0.00ns
._crit_edge147:1  %p_Val2_s = extractvalue { i32, i1 } %empty, 0

ST_3: o_data_last_V_tmp (300)  [1/1] 0.00ns
._crit_edge147:2  %o_data_last_V_tmp = extractvalue { i32, i1 } %empty, 1

ST_3: p_Val2_4 (301)  [1/1] 0.00ns  loc: correlator.cpp:88
._crit_edge147:3  %p_Val2_4 = trunc i32 %p_Val2_s to i16

ST_3: StgValue_24 (302)  [1/1] 0.00ns  loc: correlator.cpp:88
._crit_edge147:4  store i16 %p_Val2_4, i16* @unScalled_V, align 2

ST_3: p_0 (303)  [1/1] 0.00ns  loc: correlator.cpp:89
._crit_edge147:5  %p_0 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %p_Val2_4, i5 0)

ST_3: StgValue_26 (304)  [1/1] 0.00ns  loc: correlator.cpp:89
._crit_edge147:6  store i21 %p_0, i21* @newVal_V, align 4

ST_3: StgValue_27 (305)  [1/1] 2.51ns  loc: correlator.cpp:95
._crit_edge147:7  call fastcc void @shiftPhaseClass(i21 %p_0, i4 %phaseClass_V_load)


 <State 4>: 2.68ns
ST_4: op_V_assign (306)  [9/9] 2.51ns  loc: correlator.cpp:96
._crit_edge147:8  %op_V_assign = call fastcc i32 @correlator(i4 %phaseClass_V_load)

ST_4: tmp_6 (310)  [1/1] 1.65ns  loc: correlator.cpp:103
._crit_edge147:12  %tmp_6 = add i4 1, %phaseClass_V_load

ST_4: StgValue_30 (311)  [1/1] 1.03ns  loc: correlator.cpp:101
._crit_edge147:13  store i4 %tmp_6, i4* @phaseClass_V, align 1


 <State 5>: 4.16ns
ST_5: op_V_assign (306)  [8/9] 4.16ns  loc: correlator.cpp:96
._crit_edge147:8  %op_V_assign = call fastcc i32 @correlator(i4 %phaseClass_V_load)


 <State 6>: 4.16ns
ST_6: op_V_assign (306)  [7/9] 4.16ns  loc: correlator.cpp:96
._crit_edge147:8  %op_V_assign = call fastcc i32 @correlator(i4 %phaseClass_V_load)


 <State 7>: 4.16ns
ST_7: op_V_assign (306)  [6/9] 4.16ns  loc: correlator.cpp:96
._crit_edge147:8  %op_V_assign = call fastcc i32 @correlator(i4 %phaseClass_V_load)


 <State 8>: 4.16ns
ST_8: op_V_assign (306)  [5/9] 4.16ns  loc: correlator.cpp:96
._crit_edge147:8  %op_V_assign = call fastcc i32 @correlator(i4 %phaseClass_V_load)


 <State 9>: 4.16ns
ST_9: op_V_assign (306)  [4/9] 4.16ns  loc: correlator.cpp:96
._crit_edge147:8  %op_V_assign = call fastcc i32 @correlator(i4 %phaseClass_V_load)


 <State 10>: 4.16ns
ST_10: start_V_read (267)  [1/1] 0.00ns
codeRepl:0  %start_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %start_V)

ST_10: StgValue_37 (289)  [1/1] 0.00ns  loc: correlator.cpp:79
:0  br i1 %start_V_read, label %1, label %._crit_edge146

ST_10: StgValue_38 (291)  [1/1] 1.03ns  loc: correlator.cpp:80
:0  store i32 0, i32* @loadCount_V, align 4

ST_10: StgValue_39 (292)  [1/1] 1.03ns  loc: correlator.cpp:81
:1  store i4 0, i4* @phaseClass_V, align 1

ST_10: StgValue_40 (293)  [1/1] 0.00ns  loc: correlator.cpp:82
:2  store i1 true, i1* @currentState, align 1

ST_10: op_V_assign (306)  [3/9] 4.16ns  loc: correlator.cpp:96
._crit_edge147:8  %op_V_assign = call fastcc i32 @correlator(i4 %phaseClass_V_load)


 <State 11>: 4.16ns
ST_11: op_V_assign (306)  [2/9] 4.16ns  loc: correlator.cpp:96
._crit_edge147:8  %op_V_assign = call fastcc i32 @correlator(i4 %phaseClass_V_load)


 <State 12>: 3.35ns
ST_12: op_V_assign (306)  [1/9] 3.35ns  loc: correlator.cpp:96
._crit_edge147:8  %op_V_assign = call fastcc i32 @correlator(i4 %phaseClass_V_load)


 <State 13>: 3.47ns
ST_13: loadCount_V_load (307)  [1/1] 0.00ns  loc: correlator.cpp:99
._crit_edge147:9  %loadCount_V_load = load i32* @loadCount_V, align 4

ST_13: tmp_4 (308)  [1/1] 1.73ns  loc: correlator.cpp:99
._crit_edge147:10  %tmp_4 = add i32 1, %loadCount_V_load

ST_13: StgValue_46 (309)  [1/1] 1.03ns  loc: correlator.cpp:99
._crit_edge147:11  store i32 %tmp_4, i32* @loadCount_V, align 4

ST_13: tmp_7 (312)  [1/1] 2.08ns  loc: correlator.cpp:106
._crit_edge147:14  %tmp_7 = icmp sgt i32 %op_V_assign, 29696000

ST_13: o_data_data_V_tmp (313)  [1/1] 1.40ns  loc: correlator.cpp:106
._crit_edge147:15  %o_data_data_V_tmp = select i1 %tmp_7, i32 %tmp_4, i32 0

ST_13: StgValue_49 (314)  [2/2] 0.00ns  loc: correlator.cpp:106
._crit_edge147:16  call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %o_data_data_V, i1* %o_data_last_V, i32 %o_data_data_V_tmp, i1 %o_data_last_V_tmp)


 <State 14>: 0.00ns
ST_14: StgValue_50 (268)  [1/1] 0.00ns
codeRepl:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %i_data_data_V), !map !95

ST_14: StgValue_51 (269)  [1/1] 0.00ns
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap(i1* %i_data_last_V), !map !99

ST_14: StgValue_52 (270)  [1/1] 0.00ns
codeRepl:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %o_data_data_V), !map !103

ST_14: StgValue_53 (271)  [1/1] 0.00ns
codeRepl:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %o_data_last_V), !map !107

ST_14: StgValue_54 (272)  [1/1] 0.00ns
codeRepl:5  call void (...)* @_ssdm_op_SpecBitsMap(i1 %start_V), !map !111

ST_14: StgValue_55 (273)  [1/1] 0.00ns
codeRepl:6  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @correlateTop_str) nounwind

ST_14: StgValue_56 (274)  [1/1] 0.00ns  loc: correlator.cpp:16
codeRepl:7  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_14: StgValue_57 (275)  [1/1] 0.00ns  loc: correlator.cpp:17
codeRepl:8  call void (...)* @_ssdm_op_SpecInterface(i32* %o_data_data_V, i1* %o_data_last_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_14: StgValue_58 (276)  [1/1] 0.00ns  loc: correlator.cpp:18
codeRepl:9  call void (...)* @_ssdm_op_SpecInterface(i32* %i_data_data_V, i1* %i_data_last_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_14: StgValue_59 (277)  [1/1] 0.00ns  loc: correlator.cpp:20
codeRepl:10  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_14: StgValue_60 (278)  [1/1] 0.00ns  loc: correlator.cpp:44
codeRepl:11  call void (...)* @_ssdm_op_SpecReset(i21* @newVal_V, i32 1, [1 x i8]* @p_str2) nounwind

ST_14: StgValue_61 (279)  [1/1] 0.00ns  loc: correlator.cpp:47
codeRepl:12  call void (...)* @_ssdm_op_SpecReset(i16* @unScalled_V, i32 1, [1 x i8]* @p_str2) nounwind

ST_14: StgValue_62 (280)  [1/1] 0.00ns  loc: correlator.cpp:54
codeRepl:13  call void (...)* @_ssdm_op_SpecReset(i32* @loadCount_V, i32 1, [1 x i8]* @p_str2) nounwind

ST_14: StgValue_63 (281)  [1/1] 0.00ns  loc: correlator.cpp:59
codeRepl:14  call void (...)* @_ssdm_op_SpecReset(i32 1, [1 x i8]* @p_str2) nounwind

ST_14: StgValue_64 (282)  [1/1] 0.00ns  loc: correlator.cpp:62
codeRepl:15  call void (...)* @_ssdm_op_SpecReset(i32 1, [1 x i8]* @p_str2) nounwind

ST_14: StgValue_65 (283)  [1/1] 0.00ns  loc: correlator.cpp:65
codeRepl:16  call void (...)* @_ssdm_op_SpecReset(i4* @phaseClass_V, i32 1, [1 x i8]* @p_str2) nounwind

ST_14: StgValue_66 (285)  [1/1] 0.00ns  loc: correlator.cpp:71
codeRepl:18  call void (...)* @_ssdm_op_SpecReset(i1* @currentState, i32 1, [1 x i8]* @p_str2) nounwind

ST_14: StgValue_67 (294)  [1/1] 0.00ns  loc: correlator.cpp:83
:3  br label %._crit_edge146

ST_14: StgValue_68 (296)  [1/1] 0.00ns  loc: correlator.cpp:84
._crit_edge146:0  br label %._crit_edge145

ST_14: StgValue_69 (314)  [1/2] 0.00ns  loc: correlator.cpp:106
._crit_edge147:16  call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %o_data_data_V, i1* %o_data_last_V, i32 %o_data_data_V_tmp, i1 %o_data_last_V_tmp)

ST_14: StgValue_70 (316)  [1/1] 0.00ns  loc: correlator.cpp:115
._crit_edge147:18  br label %._crit_edge145

ST_14: StgValue_71 (318)  [1/1] 0.00ns  loc: correlator.cpp:118
._crit_edge145:0  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 2.51ns
The critical path consists of the following:
	'load' operation ('phaseClass_V_load', correlator.cpp:95) on static variable 'phaseClass_V' [286]  (0 ns)
	'call' operation (correlator.cpp:95) to 'shiftPhaseClass' [305]  (2.51 ns)

 <State 4>: 2.68ns
The critical path consists of the following:
	'add' operation ('tmp_6', correlator.cpp:103) [310]  (1.65 ns)
	'store' operation (correlator.cpp:101) of variable 'tmp_6', correlator.cpp:103 on static variable 'phaseClass_V' [311]  (1.03 ns)

 <State 5>: 4.16ns
The critical path consists of the following:
	'call' operation ('op_V_assign', correlator.cpp:96) to 'correlator' [306]  (4.16 ns)

 <State 6>: 4.16ns
The critical path consists of the following:
	'call' operation ('op_V_assign', correlator.cpp:96) to 'correlator' [306]  (4.16 ns)

 <State 7>: 4.16ns
The critical path consists of the following:
	'call' operation ('op_V_assign', correlator.cpp:96) to 'correlator' [306]  (4.16 ns)

 <State 8>: 4.16ns
The critical path consists of the following:
	'call' operation ('op_V_assign', correlator.cpp:96) to 'correlator' [306]  (4.16 ns)

 <State 9>: 4.16ns
The critical path consists of the following:
	'call' operation ('op_V_assign', correlator.cpp:96) to 'correlator' [306]  (4.16 ns)

 <State 10>: 4.16ns
The critical path consists of the following:
	'call' operation ('op_V_assign', correlator.cpp:96) to 'correlator' [306]  (4.16 ns)

 <State 11>: 4.16ns
The critical path consists of the following:
	'call' operation ('op_V_assign', correlator.cpp:96) to 'correlator' [306]  (4.16 ns)

 <State 12>: 3.35ns
The critical path consists of the following:
	'call' operation ('op_V_assign', correlator.cpp:96) to 'correlator' [306]  (3.35 ns)

 <State 13>: 3.47ns
The critical path consists of the following:
	'icmp' operation ('tmp_7', correlator.cpp:106) [312]  (2.08 ns)
	'select' operation ('o_data_data_V_tmp', correlator.cpp:106) [313]  (1.4 ns)

 <State 14>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
