// Seed: 606254495
module module_0;
  tri0 id_1;
  assign id_1 = id_1 == 1'b0;
  assign id_1 = 1'h0;
  always @(posedge id_1, posedge 1) begin : LABEL_0
    if (id_1) begin : LABEL_0
      disable id_2;
    end
  end
  supply0 id_3;
  assign module_1.id_2 = 0;
  assign id_3 = 1;
  wire id_4 = id_4;
  wire  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ;
  wire id_25;
  wire id_26;
endmodule
module module_1 (
    output tri1 id_0
);
  supply0 id_2, id_3;
  id_4 :
  assert property (@(posedge 1) id_2)
  else $display;
  module_0 modCall_1 ();
  wire id_5;
endmodule
