

================================================================
== Vivado HLS Report for 'loop_imperfect'
================================================================
* Date:           Sun Jun 25 13:14:45 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        proj_loop_imperfect
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 8.483 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    14002|    14002| 0.119 ms | 0.119 ms |  14002|  14002|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |    14000|    14000|        15|         14|          1|  1000|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 14, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 14, D = 15, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 17 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 2 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.06>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1000 x i32]* %A) nounwind, !map !7"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1000 x i32]* %addr) nounwind, !map !13"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @loop_imperfect_str) nounwind"   --->   Operation 20 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.06ns)   --->   "br label %1" [loop_imperfect.c:98]   --->   Operation 21 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 2.66>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%i_0 = phi i10 [ 0, %0 ], [ %i, %hls_label_0 ]"   --->   Operation 22 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.29ns)   --->   "%icmp_ln98 = icmp eq i10 %i_0, -24" [loop_imperfect.c:98]   --->   Operation 23 'icmp' 'icmp_ln98' <Predicate = true> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000, i64 1000, i64 1000) nounwind"   --->   Operation 24 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.41ns)   --->   "%i = add i10 %i_0, 1" [loop_imperfect.c:98]   --->   Operation 25 'add' 'i' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %icmp_ln98, label %2, label %hls_label_0" [loop_imperfect.c:98]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i10 %i_0 to i64" [loop_imperfect.c:101]   --->   Operation 27 'zext' 'zext_ln101' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%addr_addr = getelementptr [1000 x i32]* %addr, i64 0, i64 %zext_ln101" [loop_imperfect.c:101]   --->   Operation 28 'getelementptr' 'addr_addr' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (2.66ns)   --->   "%address = load i32* %addr_addr, align 4" [loop_imperfect.c:101]   --->   Operation 29 'load' 'address' <Predicate = (!icmp_ln98)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 3 <SV = 2> <Delay = 5.32>
ST_3 : Operation 30 [1/2] (2.66ns)   --->   "%address = load i32* %addr_addr, align 4" [loop_imperfect.c:101]   --->   Operation 30 'load' 'address' <Predicate = (!icmp_ln98)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln102 = sext i32 %address to i64" [loop_imperfect.c:102]   --->   Operation 31 'sext' 'sext_ln102' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%A_addr = getelementptr [1000 x i32]* %A, i64 0, i64 %sext_ln102" [loop_imperfect.c:102]   --->   Operation 32 'getelementptr' 'A_addr' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_3 : Operation 33 [2/2] (2.66ns)   --->   "%beta = load i32* %A_addr, align 4" [loop_imperfect.c:102]   --->   Operation 33 'load' 'beta' <Predicate = (!icmp_ln98)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 4 <SV = 3> <Delay = 6.01>
ST_4 : Operation 34 [1/2] (2.66ns)   --->   "%beta = load i32* %A_addr, align 4" [loop_imperfect.c:102]   --->   Operation 34 'load' 'beta' <Predicate = (!icmp_ln98)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_4 : Operation 35 [5/5] (3.34ns)   --->   "%mul_ln104 = mul nsw i32 %beta, %beta" [loop_imperfect.c:104]   --->   Operation 35 'mul' 'mul_ln104' <Predicate = (!icmp_ln98)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.34>
ST_5 : Operation 36 [4/5] (3.34ns)   --->   "%mul_ln104 = mul nsw i32 %beta, %beta" [loop_imperfect.c:104]   --->   Operation 36 'mul' 'mul_ln104' <Predicate = (!icmp_ln98)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.34>
ST_6 : Operation 37 [3/5] (3.34ns)   --->   "%mul_ln104 = mul nsw i32 %beta, %beta" [loop_imperfect.c:104]   --->   Operation 37 'mul' 'mul_ln104' <Predicate = (!icmp_ln98)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.34>
ST_7 : Operation 38 [2/5] (3.34ns)   --->   "%mul_ln104 = mul nsw i32 %beta, %beta" [loop_imperfect.c:104]   --->   Operation 38 'mul' 'mul_ln104' <Predicate = (!icmp_ln98)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.48>
ST_8 : Operation 39 [1/5] (3.34ns)   --->   "%mul_ln104 = mul nsw i32 %beta, %beta" [loop_imperfect.c:104]   --->   Operation 39 'mul' 'mul_ln104' <Predicate = (!icmp_ln98)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 40 [1/1] (1.78ns)   --->   "%add_ln104 = add nsw i32 %mul_ln104, 19" [loop_imperfect.c:104]   --->   Operation 40 'add' 'add_ln104' <Predicate = (!icmp_ln98)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 41 [5/5] (3.34ns)   --->   "%mul_ln104_1 = mul i32 %mul_ln104, %add_ln104" [loop_imperfect.c:104]   --->   Operation 41 'mul' 'mul_ln104_1' <Predicate = (!icmp_ln98)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.34>
ST_9 : Operation 42 [4/5] (3.34ns)   --->   "%mul_ln104_1 = mul i32 %mul_ln104, %add_ln104" [loop_imperfect.c:104]   --->   Operation 42 'mul' 'mul_ln104_1' <Predicate = (!icmp_ln98)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.34>
ST_10 : Operation 43 [3/5] (3.34ns)   --->   "%mul_ln104_1 = mul i32 %mul_ln104, %add_ln104" [loop_imperfect.c:104]   --->   Operation 43 'mul' 'mul_ln104_1' <Predicate = (!icmp_ln98)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.34>
ST_11 : Operation 44 [2/5] (3.34ns)   --->   "%mul_ln104_1 = mul i32 %mul_ln104, %add_ln104" [loop_imperfect.c:104]   --->   Operation 44 'mul' 'mul_ln104_1' <Predicate = (!icmp_ln98)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.48>
ST_12 : Operation 45 [1/5] (3.34ns)   --->   "%mul_ln104_1 = mul i32 %mul_ln104, %add_ln104" [loop_imperfect.c:104]   --->   Operation 45 'mul' 'mul_ln104_1' <Predicate = (!icmp_ln98)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 46 [1/1] (1.78ns)   --->   "%add_ln104_1 = add nsw i32 %mul_ln104_1, 3" [loop_imperfect.c:104]   --->   Operation 46 'add' 'add_ln104_1' <Predicate = (!icmp_ln98)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 47 [5/5] (3.34ns)   --->   "%result = mul nsw i32 %beta, %add_ln104_1" [loop_imperfect.c:104]   --->   Operation 47 'mul' 'result' <Predicate = (!icmp_ln98)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.34>
ST_13 : Operation 48 [4/5] (3.34ns)   --->   "%result = mul nsw i32 %beta, %add_ln104_1" [loop_imperfect.c:104]   --->   Operation 48 'mul' 'result' <Predicate = (!icmp_ln98)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.34>
ST_14 : Operation 49 [3/5] (3.34ns)   --->   "%result = mul nsw i32 %beta, %add_ln104_1" [loop_imperfect.c:104]   --->   Operation 49 'mul' 'result' <Predicate = (!icmp_ln98)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.34>
ST_15 : Operation 50 [2/5] (3.34ns)   --->   "%result = mul nsw i32 %beta, %add_ln104_1" [loop_imperfect.c:104]   --->   Operation 50 'mul' 'result' <Predicate = (!icmp_ln98)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.01>
ST_16 : Operation 51 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind" [loop_imperfect.c:98]   --->   Operation 51 'specregionbegin' 'tmp' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_16 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [loop_imperfect.c:99]   --->   Operation 52 'specpipeline' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_16 : Operation 53 [1/5] (3.34ns)   --->   "%result = mul nsw i32 %beta, %add_ln104_1" [loop_imperfect.c:104]   --->   Operation 53 'mul' 'result' <Predicate = (!icmp_ln98)> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 54 [1/1] (2.66ns)   --->   "store i32 %result, i32* %A_addr, align 4" [loop_imperfect.c:106]   --->   Operation 54 'store' <Predicate = (!icmp_ln98)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_16 : Operation 55 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp) nounwind" [loop_imperfect.c:108]   --->   Operation 55 'specregionend' 'empty_2' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_16 : Operation 56 [1/1] (0.00ns)   --->   "br label %1" [loop_imperfect.c:98]   --->   Operation 56 'br' <Predicate = (!icmp_ln98)> <Delay = 0.00>

State 17 <SV = 2> <Delay = 0.00>
ST_17 : Operation 57 [1/1] (0.00ns)   --->   "ret void" [loop_imperfect.c:109]   --->   Operation 57 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 0.5ns.

 <State 1>: 1.06ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', loop_imperfect.c:98) [8]  (1.06 ns)

 <State 2>: 2.66ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', loop_imperfect.c:98) [8]  (0 ns)
	'getelementptr' operation ('addr_addr', loop_imperfect.c:101) [17]  (0 ns)
	'load' operation ('address', loop_imperfect.c:101) on array 'addr' [18]  (2.66 ns)

 <State 3>: 5.33ns
The critical path consists of the following:
	'load' operation ('address', loop_imperfect.c:101) on array 'addr' [18]  (2.66 ns)
	'getelementptr' operation ('A_addr', loop_imperfect.c:102) [20]  (0 ns)
	'load' operation ('beta', loop_imperfect.c:102) on array 'A' [21]  (2.66 ns)

 <State 4>: 6.01ns
The critical path consists of the following:
	'load' operation ('beta', loop_imperfect.c:102) on array 'A' [21]  (2.66 ns)
	'mul' operation ('mul_ln104', loop_imperfect.c:104) [22]  (3.35 ns)

 <State 5>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln104', loop_imperfect.c:104) [22]  (3.35 ns)

 <State 6>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln104', loop_imperfect.c:104) [22]  (3.35 ns)

 <State 7>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln104', loop_imperfect.c:104) [22]  (3.35 ns)

 <State 8>: 8.48ns
The critical path consists of the following:
	'mul' operation ('mul_ln104', loop_imperfect.c:104) [22]  (3.35 ns)
	'add' operation ('add_ln104', loop_imperfect.c:104) [23]  (1.78 ns)
	'mul' operation ('mul_ln104_1', loop_imperfect.c:104) [24]  (3.35 ns)

 <State 9>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln104_1', loop_imperfect.c:104) [24]  (3.35 ns)

 <State 10>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln104_1', loop_imperfect.c:104) [24]  (3.35 ns)

 <State 11>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln104_1', loop_imperfect.c:104) [24]  (3.35 ns)

 <State 12>: 8.48ns
The critical path consists of the following:
	'mul' operation ('mul_ln104_1', loop_imperfect.c:104) [24]  (3.35 ns)
	'add' operation ('add_ln104_1', loop_imperfect.c:104) [25]  (1.78 ns)
	'mul' operation ('result', loop_imperfect.c:104) [26]  (3.35 ns)

 <State 13>: 3.35ns
The critical path consists of the following:
	'mul' operation ('result', loop_imperfect.c:104) [26]  (3.35 ns)

 <State 14>: 3.35ns
The critical path consists of the following:
	'mul' operation ('result', loop_imperfect.c:104) [26]  (3.35 ns)

 <State 15>: 3.35ns
The critical path consists of the following:
	'mul' operation ('result', loop_imperfect.c:104) [26]  (3.35 ns)

 <State 16>: 6.01ns
The critical path consists of the following:
	'mul' operation ('result', loop_imperfect.c:104) [26]  (3.35 ns)
	'store' operation ('store_ln106', loop_imperfect.c:106) of variable 'result', loop_imperfect.c:104 on array 'A' [27]  (2.66 ns)

 <State 17>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
