============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.22 - 15.20-s024_1
  Generated on:           May 22 2025  11:35:25 pm
  Module:                 USFFT64_2B
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (3333 ps) Late External Delay Assertion at pin DOI[5]
           View: best_view
          Group: clk
     Startpoint: (R) Ubuf3_URAM_read_addra_reg[0]/C
          Clock: (R) clk
       Endpoint: (F) DOI[5]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
      Output Delay:-     500                  
       Uncertainty:-     400                  
     Required Time:=    5770                  
      Launch Clock:-       0                  
         Data Path:-    2437                  
             Slack:=    3333                  

#-----------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                      (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  Ubuf3_URAM_read_addra_reg[0]/C -       -     R     (arrival)  15992     -     0     -       0 
  Ubuf3_URAM_read_addra_reg[0]/Q -       C->Q  R     SDFRQX0        6  26.5   493   488     488 
  Ubuf3_URAM_g60973/Q            -       AN->Q R     NA2I1X0        2   8.7   226   174     662 
  Ubuf3_URAM_g60961/Q            -       A->Q  R     OR2X1         11  67.6   420   292     954 
  Ubuf3_URAM_g60949/Q            -       A->Q  F     INX1           6  29.1   167   119    1073 
  Ubuf3_URAM_g61056/Q            -       B->Q  F     AND2X1        38 175.8   542   437    1510 
  Ubuf3_URAM_g60138/Q            -       A->Q  F     AO22X0         1   4.8    96   296    1806 
  Ubuf3_URAM_g58828/Q            -       E->Q  R     AN221X0        1   5.1   355   185    1990 
  Ubuf3_URAM_g58297/Q            -       D->Q  R     AND6X1         1   5.1    89   153    2143 
  Ubuf3_URAM_g58160/Q            -       A->Q  R     AND6X1         1   5.1    89   124    2267 
  Ubuf3_URAM_g58077/Q            -       A->Q  R     AND6X1         1   6.5   100   130    2396 
  Ubuf3_URAM_g58043/Q            -       A->Q  F     NA3X1          1   3.3    58    41    2437 
  DOI[5]                         -       -     F     (port)         -     -     -     0    2437 
#-----------------------------------------------------------------------------------------------



Path 2: MET (3337 ps) Setup Check with Pin U_MPU_drr_reg[17]/C->D
           View: best_view
          Group: clk
     Startpoint: (R) U_MPU_wrd_reg[7]/C
          Clock: (R) clk
       Endpoint: (F) U_MPU_drr_reg[17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     183                  
       Uncertainty:-     400                  
     Required Time:=    6087                  
      Launch Clock:-       0                  
         Data Path:-    2750                  
             Slack:=    3337                  

#-------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  U_MPU_wrd_reg[7]/C               -       -     R     (arrival)  15992     -     0     -       0 
  U_MPU_wrd_reg[7]/Q               -       C->Q  R     SDFRQX2        4  89.6   286   322     322 
  U_MPU_mul_107_19/g20831/Q        -       A->Q  F     INX8          24 173.3   120    90     413 
  U_MPU_mul_107_19/g20821/Q        -       A->Q  R     INX4           6  43.2    61    53     465 
  U_MPU_mul_107_19/g20627/Q        -       B->Q  F     NO2X2          1  15.0    48    43     508 
  U_MPU_mul_107_19/g20609/Q        -       A->Q  R     NO2X4         11  74.6   175   104     612 
  U_MPU_mul_107_19/g20346/Q        -       A->Q  R     AND2X4         5  31.0    64    91     703 
  U_MPU_mul_107_19/g20321/Q        -       A->Q  F     INX2          13  69.8   114    84     786 
  U_MPU_mul_107_19/g20202/Q        -       A->Q  F     OA22X1         2  27.4   132   188     974 
  U_MPU_mul_107_19/g20147/Q        -       A->Q  R     INX1           1  18.7    92    76    1050 
  U_MPU_mul_107_19/cdnfadd_024_1/S (p)     CI->S R     FAX4           1  18.7    59   306    1356 
  U_MPU_mul_107_19/cdnfadd_024_2/S (p)     CI->S R     FAX4           1  20.1    60   300    1656 
  U_MPU_mul_107_19/cdnfadd_024_3/S (p)     B->S  R     FAX4           2  10.4    47   302    1958 
  U_MPU_mul_107_19/g20034/Q        -       A->Q  R     AND2X1         2  14.5   110   103    2061 
  U_MPU_mul_107_19/g20010/Q        -       B->Q  F     NA2X1          1   6.4    68    38    2100 
  U_MPU_mul_107_19/g19999/Q        -       A->Q  R     NA2X1          1   6.4    79    55    2155 
  U_MPU_mul_107_19/g19969/Q        -       A->Q  F     NO2X1          2  13.7    73    51    2206 
  U_MPU_mul_107_19/g19937/Q        -       A->Q  R     NO2X1          1   6.4    96    63    2270 
  U_MPU_mul_107_19/g19930/Q        -       A->Q  F     NO2X1          2  11.9    68    49    2319 
  U_MPU_mul_107_19/g19919/Q        -       A->Q  R     NO2X1          1   9.1   114    73    2392 
  U_MPU_mul_107_19/g19915/Q        -       A->Q  F     NO2X2          1  11.6    55    34    2425 
  U_MPU_mul_107_19/g19888/Q        -       B->Q  R     NA2X2          2  17.0    85    66    2491 
  U_MPU_mul_107_19/g19882/Q        -       A->Q  F     NA2X2          1   8.9    47    32    2523 
  U_MPU_mul_107_19/g19879/Q        -       A->Q  R     NA2X2          2  15.5    87    52    2575 
  U_MPU_mul_107_19/g19872/Q        -       S->Q  F     MU2IX1         1   6.5   107    58    2633 
  g61294/Q                         -       C->Q  F     AO22X2         1   6.1    60   117    2750 
  U_MPU_drr_reg[17]/D              -       -     F     SDFRQX2        1     -     -     0    2750 
#-------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 3: MET (3343 ps) Setup Check with Pin U_MPU_dri_reg[18]/C->D
           View: best_view
          Group: clk
     Startpoint: (R) U_MPU_wid_reg[5]/C
          Clock: (R) clk
       Endpoint: (F) U_MPU_dri_reg[18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     183                  
       Uncertainty:-     400                  
     Required Time:=    6087                  
      Launch Clock:-       0                  
         Data Path:-    2744                  
             Slack:=    3343                  

#--------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                         (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  U_MPU_wid_reg[5]/C                -       -     R     (arrival)  15992     -     0     -       0 
  U_MPU_wid_reg[5]/Q                -       C->Q  R     SDFRQX4       28 182.3   275   309     309 
  U_MPU_mul_109_17/g20841/Q         -       A->Q  F     INX2          20 128.9   224   177     486 
  U_MPU_mul_109_17/g20633/Q         -       A->Q  R     NA2X2          1   8.9    76    77     563 
  U_MPU_mul_109_17/g20435/Q         -       A->Q  F     NA2X2          2  26.3    76    54     616 
  U_MPU_mul_109_17/g20899/Q         -       AN->Q F     NO2I1X4        6  31.0    66   113     730 
  U_MPU_mul_109_17/g20963/Q         -       A->Q  F     AO22X2         1  21.3    66   156     885 
  U_MPU_mul_109_17/cdnfadd_019_0/CO (p)     A->CO F     FAX4           1  18.7    64   195    1080 
  U_MPU_mul_109_17/cdnfadd_020_2/S  (p)     CI->S R     FAX4           1  21.3    62   301    1381 
  U_MPU_mul_109_17/cdnfadd_020_4/S  (p)     A->S  R     FAX4           1  20.1    60   321    1703 
  U_MPU_mul_109_17/cdnfadd_020_5/S  (p)     B->S  R     FAX4           2  19.4    59   310    2012 
  U_MPU_mul_109_17/g19960/Q         -       A->Q  F     NA2X4          3  26.9    47    36    2048 
  U_MPU_mul_109_17/g19929/Q         -       C->Q  R     NA3X2          1   7.7    82    65    2113 
  U_MPU_mul_109_17/g19920/Q         -       AN->Q R     NA2I1X2        1   8.9    64    77    2190 
  U_MPU_mul_109_17/g19914/Q         -       A->Q  F     NA2X2          1  18.2    56    42    2232 
  U_MPU_mul_109_17/g19910/Q         -       B->Q  R     NA2X4          4  27.9    77    61    2293 
  U_MPU_mul_109_17/g19906/Q         -       A->Q  F     NA2X2          1  17.2    62    43    2336 
  U_MPU_mul_109_17/g20949/Q         -       B->Q  R     NA2I1X4        4  22.3    68    56    2391 
  U_MPU_mul_109_17/g19895/Q         -       A->Q  F     NA2X1          1   8.9    68    44    2435 
  U_MPU_mul_109_17/g19888/Q         -       A->Q  R     NA2X2          2  17.0    85    60    2495 
  U_MPU_mul_109_17/g19882/Q         -       A->Q  F     NA2X2          1   8.9    47    32    2527 
  U_MPU_mul_109_17/g19879/Q         -       A->Q  R     NA2X2          2  15.5    87    52    2579 
  U_MPU_mul_109_17/g19871/Q         -       A->Q  F     AN21X1         1   6.5    71    57    2636 
  g61295/Q                          -       C->Q  F     AO22X2         1   6.1    60   108    2744 
  U_MPU_dri_reg[18]/D               -       -     F     SDFRQX2        1     -     -     0    2744 
#--------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 4: MET (3344 ps) Setup Check with Pin U_MPU_dri_reg[13]/C->D
           View: best_view
          Group: clk
     Startpoint: (R) U_MPU_wid_reg[5]/C
          Clock: (R) clk
       Endpoint: (F) U_MPU_dri_reg[13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     183                  
       Uncertainty:-     400                  
     Required Time:=    6087                  
      Launch Clock:-       0                  
         Data Path:-    2743                  
             Slack:=    3344                  

#--------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                         (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  U_MPU_wid_reg[5]/C                -       -     R     (arrival)  15992     -     0     -       0 
  U_MPU_wid_reg[5]/Q                -       C->Q  R     SDFRQX4       28 182.3   275   309     309 
  U_MPU_mul_109_17/g20841/Q         -       A->Q  F     INX2          20 128.9   224   177     486 
  U_MPU_mul_109_17/g20633/Q         -       A->Q  R     NA2X2          1   8.9    76    77     563 
  U_MPU_mul_109_17/g20435/Q         -       A->Q  F     NA2X2          2  26.3    76    54     616 
  U_MPU_mul_109_17/g20899/Q         -       AN->Q F     NO2I1X4        6  31.0    66   113     730 
  U_MPU_mul_109_17/g20963/Q         -       A->Q  F     AO22X2         1  21.3    66   156     885 
  U_MPU_mul_109_17/cdnfadd_019_0/CO (p)     A->CO F     FAX4           1  18.7    64   195    1080 
  U_MPU_mul_109_17/cdnfadd_020_2/S  (p)     CI->S R     FAX4           1  21.3    62   301    1381 
  U_MPU_mul_109_17/cdnfadd_020_4/S  (p)     A->S  R     FAX4           1  20.1    60   321    1703 
  U_MPU_mul_109_17/cdnfadd_020_5/S  (p)     B->S  R     FAX4           2  19.4    59   310    2012 
  U_MPU_mul_109_17/g19960/Q         -       A->Q  F     NA2X4          3  26.9    47    36    2048 
  U_MPU_mul_109_17/g19929/Q         -       C->Q  R     NA3X2          1   7.7    82    65    2113 
  U_MPU_mul_109_17/g19920/Q         -       AN->Q R     NA2I1X2        1   8.9    64    77    2190 
  U_MPU_mul_109_17/g19914/Q         -       A->Q  F     NA2X2          1  18.2    56    42    2232 
  U_MPU_mul_109_17/g19910/Q         -       B->Q  R     NA2X4          4  27.9    77    61    2293 
  U_MPU_mul_109_17/g19909/Q         -       A->Q  F     NA2X2          1  10.1    50    33    2326 
  U_MPU_mul_109_17/g19903/Q         -       B->Q  R     NA3X2          2  13.6   100    67    2393 
  U_MPU_mul_109_17/g19893/Q         -       A->Q  F     NA2X2          1   8.9    45    32    2426 
  U_MPU_mul_109_17/g19886/Q         -       A->Q  R     NA2X2          2  14.7    84    51    2476 
  U_MPU_mul_109_17/g19881/Q         -       A->Q  F     NA2X1          1   8.9    66    45    2522 
  U_MPU_mul_109_17/g19874/Q         -       A->Q  R     NA2X2          1  10.0    70    48    2570 
  U_MPU_mul_109_17/g19873/Q         -       S->Q  F     MU2IX1         1   6.5   107    57    2626 
  g61291/Q                          -       C->Q  F     AO22X2         1   6.1    60   117    2743 
  U_MPU_dri_reg[13]/D               -       -     F     SDFRQX2        1     -     -     0    2743 
#--------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 5: MET (3344 ps) Setup Check with Pin U_MPU_dri_reg[17]/C->D
           View: best_view
          Group: clk
     Startpoint: (R) U_MPU_wid_reg[5]/C
          Clock: (R) clk
       Endpoint: (F) U_MPU_dri_reg[17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     186                  
       Uncertainty:-     400                  
     Required Time:=    6084                  
      Launch Clock:-       0                  
         Data Path:-    2740                  
             Slack:=    3344                  

#--------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                         (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  U_MPU_wid_reg[5]/C                -       -     R     (arrival)  15992     -     0     -       0 
  U_MPU_wid_reg[5]/Q                -       C->Q  R     SDFRQX4       28 182.3   275   309     309 
  U_MPU_mul_109_17/g20841/Q         -       A->Q  F     INX2          20 128.9   224   177     486 
  U_MPU_mul_109_17/g20633/Q         -       A->Q  R     NA2X2          1   8.9    76    77     563 
  U_MPU_mul_109_17/g20435/Q         -       A->Q  F     NA2X2          2  26.3    76    54     616 
  U_MPU_mul_109_17/g20899/Q         -       AN->Q F     NO2I1X4        6  31.0    66   113     730 
  U_MPU_mul_109_17/g20963/Q         -       A->Q  F     AO22X2         1  21.3    66   156     885 
  U_MPU_mul_109_17/cdnfadd_019_0/CO (p)     A->CO F     FAX4           1  18.7    64   195    1080 
  U_MPU_mul_109_17/cdnfadd_020_2/S  (p)     CI->S R     FAX4           1  21.3    62   301    1381 
  U_MPU_mul_109_17/cdnfadd_020_4/S  (p)     A->S  R     FAX4           1  20.1    60   321    1703 
  U_MPU_mul_109_17/cdnfadd_020_5/S  (p)     B->S  R     FAX4           2  19.4    59   310    2012 
  U_MPU_mul_109_17/g19960/Q         -       A->Q  F     NA2X4          3  26.9    47    36    2048 
  U_MPU_mul_109_17/g19929/Q         -       C->Q  R     NA3X2          1   7.7    82    65    2113 
  U_MPU_mul_109_17/g19920/Q         -       AN->Q R     NA2I1X2        1   8.9    64    77    2190 
  U_MPU_mul_109_17/g19914/Q         -       A->Q  F     NA2X2          1  18.2    56    42    2232 
  U_MPU_mul_109_17/g19910/Q         -       B->Q  R     NA2X4          4  27.9    77    61    2293 
  U_MPU_mul_109_17/g19906/Q         -       A->Q  F     NA2X2          1  17.2    62    43    2336 
  U_MPU_mul_109_17/g20949/Q         -       B->Q  R     NA2I1X4        4  22.3    68    56    2391 
  U_MPU_mul_109_17/g19895/Q         -       A->Q  F     NA2X1          1   8.9    68    44    2435 
  U_MPU_mul_109_17/g19888/Q         -       A->Q  R     NA2X2          2  17.0    85    60    2495 
  U_MPU_mul_109_17/g19882/Q         -       A->Q  F     NA2X2          1   8.9    47    32    2527 
  U_MPU_mul_109_17/g19879/Q         -       A->Q  R     NA2X2          2  15.5    87    52    2579 
  U_MPU_mul_109_17/g19872/Q         -       S->Q  F     MU2IX1         1   6.4   107    57    2636 
  g7543/Q                           -       A->Q  R     NA2X1          1   7.2    99    66    2703 
  g7284/Q                           -       B->Q  F     NA2X1          1   6.1    74    38    2740 
  U_MPU_dri_reg[17]/D               -       -     F     SDFRQX2        1     -     -     0    2740 
#--------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 6: MET (3345 ps) Setup Check with Pin U_MPU_dri_reg[15]/C->D
           View: best_view
          Group: clk
     Startpoint: (R) U_MPU_wid_reg[5]/C
          Clock: (R) clk
       Endpoint: (F) U_MPU_dri_reg[15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     186                  
       Uncertainty:-     400                  
     Required Time:=    6084                  
      Launch Clock:-       0                  
         Data Path:-    2740                  
             Slack:=    3345                  

#--------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                         (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  U_MPU_wid_reg[5]/C                -       -     R     (arrival)  15992     -     0     -       0 
  U_MPU_wid_reg[5]/Q                -       C->Q  R     SDFRQX4       28 182.3   275   309     309 
  U_MPU_mul_109_17/g20841/Q         -       A->Q  F     INX2          20 128.9   224   177     486 
  U_MPU_mul_109_17/g20633/Q         -       A->Q  R     NA2X2          1   8.9    76    77     563 
  U_MPU_mul_109_17/g20435/Q         -       A->Q  F     NA2X2          2  26.3    76    54     616 
  U_MPU_mul_109_17/g20899/Q         -       AN->Q F     NO2I1X4        6  31.0    66   113     730 
  U_MPU_mul_109_17/g20963/Q         -       A->Q  F     AO22X2         1  21.3    66   156     885 
  U_MPU_mul_109_17/cdnfadd_019_0/CO (p)     A->CO F     FAX4           1  18.7    64   195    1080 
  U_MPU_mul_109_17/cdnfadd_020_2/S  (p)     CI->S R     FAX4           1  21.3    62   301    1381 
  U_MPU_mul_109_17/cdnfadd_020_4/S  (p)     A->S  R     FAX4           1  20.1    60   321    1703 
  U_MPU_mul_109_17/cdnfadd_020_5/S  (p)     B->S  R     FAX4           2  19.4    59   310    2012 
  U_MPU_mul_109_17/g19960/Q         -       A->Q  F     NA2X4          3  26.9    47    36    2048 
  U_MPU_mul_109_17/g19929/Q         -       C->Q  R     NA3X2          1   7.7    82    65    2113 
  U_MPU_mul_109_17/g19920/Q         -       AN->Q R     NA2I1X2        1   8.9    64    77    2190 
  U_MPU_mul_109_17/g19914/Q         -       A->Q  F     NA2X2          1  18.2    56    42    2232 
  U_MPU_mul_109_17/g19910/Q         -       B->Q  R     NA2X4          4  27.9    77    61    2293 
  U_MPU_mul_109_17/g19906/Q         -       A->Q  F     NA2X2          1  17.2    62    43    2336 
  U_MPU_mul_109_17/g20949/Q         -       B->Q  R     NA2I1X4        4  22.3    68    56    2391 
  U_MPU_mul_109_17/g20951/Q         -       C->Q  F     NA3I2X1        1   6.4    68    52    2443 
  U_MPU_mul_109_17/g19884/Q         -       A->Q  R     NA2X1          1   9.8    95    66    2510 
  U_MPU_mul_109_17/g20891/Q         -       A->Q  F     EO2X1          1   6.4    74   134    2643 
  g7555/Q                           -       A->Q  R     NA2X1          1   7.2    99    59    2702 
  g7299/Q                           -       B->Q  F     NA2X1          1   6.1    74    38    2740 
  U_MPU_dri_reg[15]/D               -       -     F     SDFRQX2        1     -     -     0    2740 
#--------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 7: MET (3345 ps) Setup Check with Pin U_MPU_drr_reg[6]/C->D
           View: best_view
          Group: clk
     Startpoint: (R) U_MPU_wrd_reg[5]/C
          Clock: (R) clk
       Endpoint: (F) U_MPU_drr_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     193                  
       Uncertainty:-     400                  
     Required Time:=    6077                  
      Launch Clock:-       0                  
         Data Path:-    2732                  
             Slack:=    3345                  

#--------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                         (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  U_MPU_wrd_reg[5]/C               -       -      R     (arrival)  15992     -     0     -       0 
  U_MPU_wrd_reg[5]/Q               -       C->Q   R     SDFRQX4       28 182.3   275   309     309 
  U_MPU_mul_107_19/g20948/Q        -       S->Q   R     MU2X2          9  59.8   197   271     580 
  U_MPU_mul_107_19/g20524/Q        -       A->Q   F     INX1           8  48.3   176   134     713 
  U_MPU_mul_107_19/g20185/Q        -       D->Q   R     ON22X1         1  18.7   253   171     884 
  U_MPU_mul_107_19/cdnfadd_008_0/S (p)     CI->S  R     FAX4           1  20.1    60   348    1232 
  U_MPU_mul_107_19/cdnfadd_008_2/S (p)     B->S   R     FAX4           2  13.6    51   305    1537 
  U_MPU_mul_107_19/g20085/Q        -       A->Q   F     NA2X2          2  17.5    53    40    1576 
  U_MPU_mul_107_19/g20938/Q        -       AN->Q  F     NO2I1X2        1  11.6    49   101    1677 
  U_MPU_mul_107_19/g20073/Q        -       C->Q   R     NA3X2          1   6.4    78    63    1741 
  U_MPU_mul_107_19/g20071/Q        -       A->Q   F     NA2X1          1   8.9    58    45    1786 
  U_MPU_mul_107_19/g20069/Q        -       A->Q   R     NA2X2          1   6.4    56    40    1826 
  U_MPU_mul_107_19/g20062/Q        -       C->Q   F     ON21X1         1   9.2    72    57    1883 
  U_MPU_mul_107_19/g20045/Q        -       A->Q   R     NA3X2          1  12.2    95    59    1942 
  U_MPU_mul_107_19/g20887/Q        -       C->Q   F     NA3I1X2        1  14.7    67    52    1994 
  U_MPU_mul_107_19/g20004/Q        -       A->Q   R     NA2X4          3  20.9    67    49    2043 
  U_MPU_mul_107_19/g19968/Q        -       A->Q   R     AND2X4         2  21.7    51    75    2118 
  U_MPU_mul_107_19/g19936/Q        -       B->Q   F     NA2X4          1  18.2    38    31    2149 
  U_MPU_mul_107_19/g19922/Q        -       B->Q   R     NA2X4          3  20.7    66    51    2200 
  U_MPU_mul_107_19/g19913/Q        -       A->Q   F     NA2X2          1   8.9    42    31    2230 
  U_MPU_mul_107_19/g19911/Q        -       A->Q   R     NA2X2          2  13.6    76    48    2279 
  U_MPU_mul_107_19/g19908/Q        -       A->Q   F     NA2X2          1   8.9    42    32    2310 
  U_MPU_mul_107_19/g19900/Q        -       A->Q   R     NA2X2          2  11.1    70    44    2354 
  U_MPU_mul_107_19/g19894/Q        -       A->Q   F     NA2X1          1   6.4    50    38    2392 
  U_MPU_mul_107_19/g19887/Q        -       A->Q   R     NA2X1          1   9.8    95    62    2454 
  U_MPU_mul_107_19/g20874/Q        -       A->Q   F     EN2X1          1   5.4    70   112    2566 
  g7320/Q                          -       IN0->Q F     MU2X0          1   6.1   117   166    2732 
  U_MPU_drr_reg[6]/D               -       -      F     SDFRQX2        1     -     -     0    2732 
#--------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 8: MET (3346 ps) Setup Check with Pin U_MPU_drr_reg[9]/C->D
           View: best_view
          Group: clk
     Startpoint: (R) U_MPU_wrd_reg[7]/C
          Clock: (R) clk
       Endpoint: (F) U_MPU_drr_reg[9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     193                  
       Uncertainty:-     400                  
     Required Time:=    6077                  
      Launch Clock:-       0                  
         Data Path:-    2731                  
             Slack:=    3346                  

#--------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                         (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  U_MPU_wrd_reg[7]/C               -       -      R     (arrival)  15992     -     0     -       0 
  U_MPU_wrd_reg[7]/Q               -       C->Q   R     SDFRQX2        4  89.6   286   322     322 
  U_MPU_mul_107_19/g20831/Q        -       A->Q   F     INX8          24 173.3   120    90     413 
  U_MPU_mul_107_19/g20821/Q        -       A->Q   R     INX4           6  43.2    61    53     465 
  U_MPU_mul_107_19/g20627/Q        -       B->Q   F     NO2X2          1  15.0    48    43     508 
  U_MPU_mul_107_19/g20609/Q        -       A->Q   R     NO2X4         11  74.6   175   104     612 
  U_MPU_mul_107_19/g20346/Q        -       A->Q   R     AND2X4         5  31.0    64    91     703 
  U_MPU_mul_107_19/g20321/Q        -       A->Q   F     INX2          13  69.8   114    84     786 
  U_MPU_mul_107_19/g20192/Q        -       A->Q   R     ON22X1         1  20.1   262   132     919 
  U_MPU_mul_107_19/cdnfadd_014_1/S (p)     B->S   R     FAX4           1  21.3    62   359    1278 
  U_MPU_mul_107_19/cdnfadd_014_4/S (p)     A->S   R     FAX4           1  20.1    60   321    1599 
  U_MPU_mul_107_19/cdnfadd_014_5/S (p)     B->S   F     FAX4           2  13.6    67   264    1864 
  U_MPU_mul_107_19/g20016/Q        -       A->Q   R     NO2X1          3  19.4   184   113    1977 
  U_MPU_mul_107_19/g19980/Q        -       B->Q   F     NO2X2          1  11.4    65    48    2026 
  U_MPU_mul_107_19/g19968/Q        -       B->Q   F     AND2X4         2  21.7    36    89    2115 
  U_MPU_mul_107_19/g19936/Q        -       B->Q   R     NA2X4          1  18.2    63    48    2163 
  U_MPU_mul_107_19/g19922/Q        -       B->Q   F     NA2X4          3  20.7    46    33    2196 
  U_MPU_mul_107_19/g19916/Q        -       A->Q   R     NA2X2          1  14.7    78    51    2247 
  U_MPU_mul_107_19/g19910/Q        -       A->Q   F     NA2X4          4  27.9    50    38    2286 
  U_MPU_mul_107_19/g19907/Q        -       A->Q   R     NA2X2          2  11.8    76    47    2333 
  U_MPU_mul_107_19/g20878/Q        -       B->Q   F     NA2I1X1        1   6.4    54    39    2372 
  U_MPU_mul_107_19/g19897/Q        -       A->Q   R     NA2X1          1   9.8    95    63    2435 
  U_MPU_mul_107_19/g20882/Q        -       A->Q   F     EO2X1          1   5.4    67   131    2566 
  g7323/Q                          -       IN0->Q F     MU2X0          1   6.1   117   165    2731 
  U_MPU_drr_reg[9]/D               -       -      F     SDFRQX2        1     -     -     0    2731 
#--------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 9: MET (3347 ps) Setup Check with Pin U_MPU_drr_reg[18]/C->D
           View: best_view
          Group: clk
     Startpoint: (R) U_MPU_wrd_reg[7]/C
          Clock: (R) clk
       Endpoint: (F) U_MPU_drr_reg[18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     183                  
       Uncertainty:-     400                  
     Required Time:=    6087                  
      Launch Clock:-       0                  
         Data Path:-    2740                  
             Slack:=    3347                  

#-------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  U_MPU_wrd_reg[7]/C               -       -     R     (arrival)  15992     -     0     -       0 
  U_MPU_wrd_reg[7]/Q               -       C->Q  R     SDFRQX2        4  89.6   286   322     322 
  U_MPU_mul_107_19/g20831/Q        -       A->Q  F     INX8          24 173.3   120    90     413 
  U_MPU_mul_107_19/g20821/Q        -       A->Q  R     INX4           6  43.2    61    53     465 
  U_MPU_mul_107_19/g20627/Q        -       B->Q  F     NO2X2          1  15.0    48    43     508 
  U_MPU_mul_107_19/g20609/Q        -       A->Q  R     NO2X4         11  74.6   175   104     612 
  U_MPU_mul_107_19/g20346/Q        -       A->Q  R     AND2X4         5  31.0    64    91     703 
  U_MPU_mul_107_19/g20321/Q        -       A->Q  F     INX2          13  69.8   114    84     786 
  U_MPU_mul_107_19/g20202/Q        -       A->Q  F     OA22X1         2  27.4   132   188     974 
  U_MPU_mul_107_19/g20147/Q        -       A->Q  R     INX1           1  18.7    92    76    1050 
  U_MPU_mul_107_19/cdnfadd_024_1/S (p)     CI->S R     FAX4           1  18.7    59   306    1356 
  U_MPU_mul_107_19/cdnfadd_024_2/S (p)     CI->S R     FAX4           1  20.1    60   300    1656 
  U_MPU_mul_107_19/cdnfadd_024_3/S (p)     B->S  R     FAX4           2  10.4    47   302    1958 
  U_MPU_mul_107_19/g20034/Q        -       A->Q  R     AND2X1         2  14.5   110   103    2061 
  U_MPU_mul_107_19/g20010/Q        -       B->Q  F     NA2X1          1   6.4    68    38    2100 
  U_MPU_mul_107_19/g19999/Q        -       A->Q  R     NA2X1          1   6.4    79    55    2155 
  U_MPU_mul_107_19/g19969/Q        -       A->Q  F     NO2X1          2  13.7    73    51    2206 
  U_MPU_mul_107_19/g19937/Q        -       A->Q  R     NO2X1          1   6.4    96    63    2270 
  U_MPU_mul_107_19/g19930/Q        -       A->Q  F     NO2X1          2  11.9    68    49    2319 
  U_MPU_mul_107_19/g19919/Q        -       A->Q  R     NO2X1          1   9.1   114    73    2392 
  U_MPU_mul_107_19/g19915/Q        -       A->Q  F     NO2X2          1  11.6    55    34    2425 
  U_MPU_mul_107_19/g19888/Q        -       B->Q  R     NA2X2          2  17.0    85    66    2491 
  U_MPU_mul_107_19/g19882/Q        -       A->Q  F     NA2X2          1   8.9    47    32    2523 
  U_MPU_mul_107_19/g19879/Q        -       A->Q  R     NA2X2          2  15.5    87    52    2575 
  U_MPU_mul_107_19/g19871/Q        -       A->Q  F     AN21X1         1   6.5    71    57    2632 
  g61296/Q                         -       C->Q  F     AO22X2         1   6.1    60   108    2740 
  U_MPU_drr_reg[18]/D              -       -     F     SDFRQX2        1     -     -     0    2740 
#-------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 10: MET (3347 ps) Setup Check with Pin U_MPU_dir_reg[18]/C->D
           View: best_view
          Group: clk
     Startpoint: (R) U_MPU_wrd_reg[7]/C
          Clock: (R) clk
       Endpoint: (F) U_MPU_dir_reg[18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     183                  
       Uncertainty:-     400                  
     Required Time:=    6087                  
      Launch Clock:-       0                  
         Data Path:-    2740                  
             Slack:=    3347                  

#-------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  U_MPU_wrd_reg[7]/C               -       -     R     (arrival)  15992     -     0     -       0 
  U_MPU_wrd_reg[7]/Q               -       C->Q  R     SDFRQX2        4  89.6   286   322     322 
  U_MPU_mul_108_17/g20831/Q        -       A->Q  F     INX8          24 173.3   120    90     413 
  U_MPU_mul_108_17/g20821/Q        -       A->Q  R     INX4           6  43.2    61    53     465 
  U_MPU_mul_108_17/g20627/Q        -       B->Q  F     NO2X2          1  15.0    48    43     508 
  U_MPU_mul_108_17/g20609/Q        -       A->Q  R     NO2X4         11  74.6   175   104     612 
  U_MPU_mul_108_17/g20346/Q        -       A->Q  R     AND2X4         5  31.0    64    91     703 
  U_MPU_mul_108_17/g20321/Q        -       A->Q  F     INX2          13  69.8   114    84     786 
  U_MPU_mul_108_17/g20202/Q        -       A->Q  F     OA22X1         2  27.4   132   188     974 
  U_MPU_mul_108_17/g20147/Q        -       A->Q  R     INX1           1  18.7    92    76    1050 
  U_MPU_mul_108_17/cdnfadd_024_1/S (p)     CI->S R     FAX4           1  18.7    59   306    1356 
  U_MPU_mul_108_17/cdnfadd_024_2/S (p)     CI->S R     FAX4           1  20.1    60   300    1656 
  U_MPU_mul_108_17/cdnfadd_024_3/S (p)     B->S  R     FAX4           2  10.4    47   302    1958 
  U_MPU_mul_108_17/g20034/Q        -       A->Q  R     AND2X1         2  14.5   110   103    2061 
  U_MPU_mul_108_17/g20010/Q        -       B->Q  F     NA2X1          1   6.4    68    38    2100 
  U_MPU_mul_108_17/g19999/Q        -       A->Q  R     NA2X1          1   6.4    79    55    2155 
  U_MPU_mul_108_17/g19969/Q        -       A->Q  F     NO2X1          2  13.7    73    51    2206 
  U_MPU_mul_108_17/g19937/Q        -       A->Q  R     NO2X1          1   6.4    96    63    2270 
  U_MPU_mul_108_17/g19930/Q        -       A->Q  F     NO2X1          2  11.9    68    49    2319 
  U_MPU_mul_108_17/g19919/Q        -       A->Q  R     NO2X1          1   9.1   114    73    2392 
  U_MPU_mul_108_17/g19915/Q        -       A->Q  F     NO2X2          1  11.6    55    34    2425 
  U_MPU_mul_108_17/g19888/Q        -       B->Q  R     NA2X2          2  17.0    85    66    2491 
  U_MPU_mul_108_17/g19882/Q        -       A->Q  F     NA2X2          1   8.9    47    32    2523 
  U_MPU_mul_108_17/g19879/Q        -       A->Q  R     NA2X2          2  15.5    87    52    2575 
  U_MPU_mul_108_17/g19871/Q        -       A->Q  F     AN21X1         1   6.5    71    57    2632 
  g61300/Q                         -       C->Q  F     AO22X2         1   6.1    60   108    2740 
  U_MPU_dir_reg[18]/D              -       -     F     SDFRQX2        1     -     -     0    2740 
#-------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 11: MET (3347 ps) Setup Check with Pin U_MPU_dii_reg[18]/C->D
           View: best_view
          Group: clk
     Startpoint: (R) U_MPU_wid_reg[7]/C
          Clock: (R) clk
       Endpoint: (F) U_MPU_dii_reg[18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     183                  
       Uncertainty:-     400                  
     Required Time:=    6087                  
      Launch Clock:-       0                  
         Data Path:-    2740                  
             Slack:=    3347                  

#-------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  U_MPU_wid_reg[7]/C               -       -     R     (arrival)  15992     -     0     -       0 
  U_MPU_wid_reg[7]/Q               -       C->Q  R     SDFRQX2        4  89.6   286   322     322 
  U_MPU_mul_110_17/g20831/Q        -       A->Q  F     INX8          24 173.3   120    90     413 
  U_MPU_mul_110_17/g20821/Q        -       A->Q  R     INX4           6  43.2    61    53     465 
  U_MPU_mul_110_17/g20627/Q        -       B->Q  F     NO2X2          1  15.0    48    43     508 
  U_MPU_mul_110_17/g20609/Q        -       A->Q  R     NO2X4         11  74.6   175   104     612 
  U_MPU_mul_110_17/g20346/Q        -       A->Q  R     AND2X4         5  31.0    64    91     703 
  U_MPU_mul_110_17/g20321/Q        -       A->Q  F     INX2          13  69.8   114    84     786 
  U_MPU_mul_110_17/g20202/Q        -       A->Q  F     OA22X1         2  27.4   132   188     974 
  U_MPU_mul_110_17/g20147/Q        -       A->Q  R     INX1           1  18.7    92    76    1050 
  U_MPU_mul_110_17/cdnfadd_024_1/S (p)     CI->S R     FAX4           1  18.7    59   306    1356 
  U_MPU_mul_110_17/cdnfadd_024_2/S (p)     CI->S R     FAX4           1  20.1    60   300    1656 
  U_MPU_mul_110_17/cdnfadd_024_3/S (p)     B->S  R     FAX4           2  10.4    47   302    1958 
  U_MPU_mul_110_17/g20034/Q        -       A->Q  R     AND2X1         2  14.5   110   103    2061 
  U_MPU_mul_110_17/g20010/Q        -       B->Q  F     NA2X1          1   6.4    68    38    2100 
  U_MPU_mul_110_17/g19999/Q        -       A->Q  R     NA2X1          1   6.4    79    55    2155 
  U_MPU_mul_110_17/g19969/Q        -       A->Q  F     NO2X1          2  13.7    73    51    2206 
  U_MPU_mul_110_17/g19937/Q        -       A->Q  R     NO2X1          1   6.4    96    63    2270 
  U_MPU_mul_110_17/g19930/Q        -       A->Q  F     NO2X1          2  11.9    68    49    2319 
  U_MPU_mul_110_17/g19919/Q        -       A->Q  R     NO2X1          1   9.1   114    73    2392 
  U_MPU_mul_110_17/g19915/Q        -       A->Q  F     NO2X2          1  11.6    55    34    2425 
  U_MPU_mul_110_17/g19888/Q        -       B->Q  R     NA2X2          2  17.0    85    66    2491 
  U_MPU_mul_110_17/g19882/Q        -       A->Q  F     NA2X2          1   8.9    47    32    2523 
  U_MPU_mul_110_17/g19879/Q        -       A->Q  R     NA2X2          2  15.5    87    52    2575 
  U_MPU_mul_110_17/g19871/Q        -       A->Q  F     AN21X1         1   6.5    71    57    2632 
  g61299/Q                         -       C->Q  F     AO22X2         1   6.1    60   108    2740 
  U_MPU_dii_reg[18]/D              -       -     F     SDFRQX2        1     -     -     0    2740 
#-------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 12: MET (3347 ps) Setup Check with Pin U_MPU_drr_reg[13]/C->D
           View: best_view
          Group: clk
     Startpoint: (R) U_MPU_wrd_reg[5]/C
          Clock: (R) clk
       Endpoint: (F) U_MPU_drr_reg[13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     186                  
       Uncertainty:-     400                  
     Required Time:=    6084                  
      Launch Clock:-       0                  
         Data Path:-    2737                  
             Slack:=    3347                  

#--------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                         (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  U_MPU_wrd_reg[5]/C                -       -     R     (arrival)  15992     -     0     -       0 
  U_MPU_wrd_reg[5]/Q                -       C->Q  R     SDFRQX4       28 182.3   275   309     309 
  U_MPU_mul_107_19/g20841/Q         -       A->Q  F     INX2          20 128.9   224   177     486 
  U_MPU_mul_107_19/g20633/Q         -       A->Q  R     NA2X2          1   8.9    76    77     563 
  U_MPU_mul_107_19/g20435/Q         -       A->Q  F     NA2X2          2  26.3    76    54     616 
  U_MPU_mul_107_19/g20899/Q         -       AN->Q F     NO2I1X4        6  33.2    67   115     731 
  U_MPU_mul_107_19/g20961/Q         -       A->Q  F     AO22X2         1  21.3    66   156     887 
  U_MPU_mul_107_19/cdnfadd_019_0/CO (p)     A->CO F     FAX4           1  18.7    64   195    1082 
  U_MPU_mul_107_19/cdnfadd_020_2/S  (p)     CI->S R     FAX4           1  21.3    62   301    1383 
  U_MPU_mul_107_19/cdnfadd_020_4/S  (p)     A->S  R     FAX4           1  20.1    60   321    1704 
  U_MPU_mul_107_19/cdnfadd_020_5/S  (p)     B->S  R     FAX4           2  19.4    59   310    2014 
  U_MPU_mul_107_19/g2/Q             -       A->Q  R     OR2X2          3  26.1    95    98    2112 
  U_MPU_mul_107_19/g19928/Q         -       B->Q  F     NA2X2          1   8.9    44    32    2144 
  U_MPU_mul_107_19/g19918/Q         -       A->Q  R     NA2X2          1  18.2    88    56    2200 
  U_MPU_mul_107_19/g19914/Q         -       B->Q  F     NA2X4          1  18.2    42    32    2232 
  U_MPU_mul_107_19/g19910/Q         -       B->Q  R     NA2X4          4  27.9    76    58    2290 
  U_MPU_mul_107_19/g19909/Q         -       A->Q  F     NA2X2          1  10.1    46    33    2323 
  U_MPU_mul_107_19/g19903/Q         -       B->Q  R     NA3X2          2  13.6   100    66    2389 
  U_MPU_mul_107_19/g19893/Q         -       A->Q  F     NA2X2          1   8.9    45    32    2422 
  U_MPU_mul_107_19/g19886/Q         -       A->Q  R     NA2X2          2  14.7    84    51    2472 
  U_MPU_mul_107_19/g19881/Q         -       A->Q  F     NA2X1          1   6.4    58    39    2511 
  U_MPU_mul_107_19/g19874/Q         -       A->Q  R     NA2X1          1  10.0    97    64    2575 
  U_MPU_mul_107_19/g19873/Q         -       S->Q  F     MU2IX1         1   6.4   107    58    2633 
  g7566/Q                           -       A->Q  R     NA2X1          1   7.2    99    66    2700 
  g7287/Q                           -       B->Q  F     NA2X1          1   6.1    74    38    2737 
  U_MPU_drr_reg[13]/D               -       -     F     SDFRQX2        1     -     -     0    2737 
#--------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 13: MET (3348 ps) Setup Check with Pin U_MPU_dir_reg[17]/C->D
           View: best_view
          Group: clk
     Startpoint: (R) U_MPU_wrd_reg[7]/C
          Clock: (R) clk
       Endpoint: (F) U_MPU_dir_reg[17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     186                  
       Uncertainty:-     400                  
     Required Time:=    6084                  
      Launch Clock:-       0                  
         Data Path:-    2736                  
             Slack:=    3348                  

#-------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  U_MPU_wrd_reg[7]/C               -       -     R     (arrival)  15992     -     0     -       0 
  U_MPU_wrd_reg[7]/Q               -       C->Q  R     SDFRQX2        4  89.6   286   322     322 
  U_MPU_mul_108_17/g20831/Q        -       A->Q  F     INX8          24 173.3   120    90     413 
  U_MPU_mul_108_17/g20821/Q        -       A->Q  R     INX4           6  43.2    61    53     465 
  U_MPU_mul_108_17/g20627/Q        -       B->Q  F     NO2X2          1  15.0    48    43     508 
  U_MPU_mul_108_17/g20609/Q        -       A->Q  R     NO2X4         11  74.6   175   104     612 
  U_MPU_mul_108_17/g20346/Q        -       A->Q  R     AND2X4         5  31.0    64    91     703 
  U_MPU_mul_108_17/g20321/Q        -       A->Q  F     INX2          13  69.8   114    84     786 
  U_MPU_mul_108_17/g20202/Q        -       A->Q  F     OA22X1         2  27.4   132   188     974 
  U_MPU_mul_108_17/g20147/Q        -       A->Q  R     INX1           1  18.7    92    76    1050 
  U_MPU_mul_108_17/cdnfadd_024_1/S (p)     CI->S R     FAX4           1  18.7    59   306    1356 
  U_MPU_mul_108_17/cdnfadd_024_2/S (p)     CI->S R     FAX4           1  20.1    60   300    1656 
  U_MPU_mul_108_17/cdnfadd_024_3/S (p)     B->S  R     FAX4           2  10.4    47   302    1958 
  U_MPU_mul_108_17/g20034/Q        -       A->Q  R     AND2X1         2  14.5   110   103    2061 
  U_MPU_mul_108_17/g20010/Q        -       B->Q  F     NA2X1          1   6.4    68    38    2100 
  U_MPU_mul_108_17/g19999/Q        -       A->Q  R     NA2X1          1   6.4    79    55    2155 
  U_MPU_mul_108_17/g19969/Q        -       A->Q  F     NO2X1          2  13.7    73    51    2206 
  U_MPU_mul_108_17/g19937/Q        -       A->Q  R     NO2X1          1   6.4    96    63    2270 
  U_MPU_mul_108_17/g19930/Q        -       A->Q  F     NO2X1          2  11.9    68    49    2319 
  U_MPU_mul_108_17/g19919/Q        -       A->Q  R     NO2X1          1   9.1   114    73    2392 
  U_MPU_mul_108_17/g19915/Q        -       A->Q  F     NO2X2          1  11.6    55    34    2425 
  U_MPU_mul_108_17/g19888/Q        -       B->Q  R     NA2X2          2  17.0    85    66    2491 
  U_MPU_mul_108_17/g19882/Q        -       A->Q  F     NA2X2          1   8.9    47    32    2523 
  U_MPU_mul_108_17/g19879/Q        -       A->Q  R     NA2X2          2  15.5    87    52    2575 
  U_MPU_mul_108_17/g19872/Q        -       S->Q  F     MU2IX1         1   6.4   107    57    2632 
  g7586/Q                          -       A->Q  R     NA2X1          1   7.2    99    66    2699 
  g7468/Q                          -       B->Q  F     NA2X1          1   6.1    74    38    2736 
  U_MPU_dir_reg[17]/D              -       -     F     SDFRQX2        1     -     -     0    2736 
#-------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 14: MET (3348 ps) Setup Check with Pin U_MPU_dii_reg[17]/C->D
           View: best_view
          Group: clk
     Startpoint: (R) U_MPU_wid_reg[7]/C
          Clock: (R) clk
       Endpoint: (F) U_MPU_dii_reg[17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     186                  
       Uncertainty:-     400                  
     Required Time:=    6084                  
      Launch Clock:-       0                  
         Data Path:-    2736                  
             Slack:=    3348                  

#-------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  U_MPU_wid_reg[7]/C               -       -     R     (arrival)  15992     -     0     -       0 
  U_MPU_wid_reg[7]/Q               -       C->Q  R     SDFRQX2        4  89.6   286   322     322 
  U_MPU_mul_110_17/g20831/Q        -       A->Q  F     INX8          24 173.3   120    90     413 
  U_MPU_mul_110_17/g20821/Q        -       A->Q  R     INX4           6  43.2    61    53     465 
  U_MPU_mul_110_17/g20627/Q        -       B->Q  F     NO2X2          1  15.0    48    43     508 
  U_MPU_mul_110_17/g20609/Q        -       A->Q  R     NO2X4         11  74.6   175   104     612 
  U_MPU_mul_110_17/g20346/Q        -       A->Q  R     AND2X4         5  31.0    64    91     703 
  U_MPU_mul_110_17/g20321/Q        -       A->Q  F     INX2          13  69.8   114    84     786 
  U_MPU_mul_110_17/g20202/Q        -       A->Q  F     OA22X1         2  27.4   132   188     974 
  U_MPU_mul_110_17/g20147/Q        -       A->Q  R     INX1           1  18.7    92    76    1050 
  U_MPU_mul_110_17/cdnfadd_024_1/S (p)     CI->S R     FAX4           1  18.7    59   306    1356 
  U_MPU_mul_110_17/cdnfadd_024_2/S (p)     CI->S R     FAX4           1  20.1    60   300    1656 
  U_MPU_mul_110_17/cdnfadd_024_3/S (p)     B->S  R     FAX4           2  10.4    47   302    1958 
  U_MPU_mul_110_17/g20034/Q        -       A->Q  R     AND2X1         2  14.5   110   103    2061 
  U_MPU_mul_110_17/g20010/Q        -       B->Q  F     NA2X1          1   6.4    68    38    2100 
  U_MPU_mul_110_17/g19999/Q        -       A->Q  R     NA2X1          1   6.4    79    55    2155 
  U_MPU_mul_110_17/g19969/Q        -       A->Q  F     NO2X1          2  13.7    73    51    2206 
  U_MPU_mul_110_17/g19937/Q        -       A->Q  R     NO2X1          1   6.4    96    63    2270 
  U_MPU_mul_110_17/g19930/Q        -       A->Q  F     NO2X1          2  11.9    68    49    2319 
  U_MPU_mul_110_17/g19919/Q        -       A->Q  R     NO2X1          1   9.1   114    73    2392 
  U_MPU_mul_110_17/g19915/Q        -       A->Q  F     NO2X2          1  11.6    55    34    2425 
  U_MPU_mul_110_17/g19888/Q        -       B->Q  R     NA2X2          2  17.0    85    66    2491 
  U_MPU_mul_110_17/g19882/Q        -       A->Q  F     NA2X2          1   8.9    47    32    2523 
  U_MPU_mul_110_17/g19879/Q        -       A->Q  R     NA2X2          2  15.5    87    52    2575 
  U_MPU_mul_110_17/g19872/Q        -       S->Q  F     MU2IX1         1   6.4   107    57    2632 
  g7587/Q                          -       A->Q  R     NA2X1          1   7.2    99    66    2699 
  g7279/Q                          -       B->Q  F     NA2X1          1   6.1    74    38    2736 
  U_MPU_dii_reg[17]/D              -       -     F     SDFRQX2        1     -     -     0    2736 
#-------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 15: MET (3348 ps) Setup Check with Pin U_MPU_dir_reg[13]/C->D
           View: best_view
          Group: clk
     Startpoint: (R) U_MPU_wrd_reg[13]/C
          Clock: (R) clk
       Endpoint: (F) U_MPU_dir_reg[13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     183                  
       Uncertainty:-     400                  
     Required Time:=    6087                  
      Launch Clock:-       0                  
         Data Path:-    2739                  
             Slack:=    3348                  

#-------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  U_MPU_wrd_reg[13]/C              -       -     R     (arrival)  15992     -     0     -       0 
  U_MPU_wrd_reg[13]/Q              -       C->Q  R     SDFRQX2        4  51.6   179   261     261 
  U_MPU_mul_108_17/g20731/Q        -       A->Q  F     INX4          21 146.9   140   106     368 
  U_MPU_mul_108_17/g20663/Q        -       A->Q  R     NA2X1          2  16.2   144   104     472 
  U_MPU_mul_108_17/g20494/Q        -       A->Q  F     NA2X2          3  25.9    83    59     531 
  U_MPU_mul_108_17/g20903/Q        -       B->Q  R     NA2I1X2       15  93.8   309   192     723 
  U_MPU_mul_108_17/g20177/Q        -       B->Q  F     NO2I1X1        1   7.7    98    64     787 
  U_MPU_mul_108_17/g20131/Q        -       AN->Q F     NA2I1X2        1  18.7    62   111     898 
  U_MPU_mul_108_17/cdnfadd_022_1/S (p)     CI->S R     FAX4           1  18.7    58   299    1197 
  U_MPU_mul_108_17/cdnfadd_022_2/S (p)     CI->S R     FAX4           1  18.7    58   298    1496 
  U_MPU_mul_108_17/cdnfadd_022_3/S (p)     CI->S R     FAX4           1  20.1    62   299    1795 
  U_MPU_mul_108_17/cdnfadd_022_4/S (p)     B->S  R     FAX4           2  22.2    63   312    2107 
  U_MPU_mul_108_17/g20013/Q        -       A->Q  F     NA2X2          2  14.4    49    37    2144 
  U_MPU_mul_108_17/g19959/Q        -       A->Q  R     NA2X2          2  16.5    89    54    2199 
  U_MPU_mul_108_17/g20952/Q        -       C->Q  F     NA3I1X2        1   8.9    55    44    2243 
  U_MPU_mul_108_17/g19927/Q        -       A->Q  R     NA2X2          2  18.2    90    59    2302 
  U_MPU_mul_108_17/g19917/Q        -       A->Q  F     NA2X2          1   9.2    44    32    2334 
  U_MPU_mul_108_17/g19903/Q        -       A->Q  R     NA3X2          2  13.6   100    55    2389 
  U_MPU_mul_108_17/g19893/Q        -       A->Q  F     NA2X2          1   8.9    45    32    2421 
  U_MPU_mul_108_17/g19886/Q        -       A->Q  R     NA2X2          2  14.7    79    51    2472 
  U_MPU_mul_108_17/g19881/Q        -       A->Q  F     NA2X1          1   8.9    66    45    2517 
  U_MPU_mul_108_17/g19874/Q        -       A->Q  R     NA2X2          1  10.0    70    48    2565 
  U_MPU_mul_108_17/g19873/Q        -       S->Q  F     MU2IX1         1   6.5   107    57    2622 
  g61301/Q                         -       C->Q  F     AO22X2         1   6.1    60   117    2739 
  U_MPU_dir_reg[13]/D              -       -     F     SDFRQX2        1     -     -     0    2739 
#-------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 16: MET (3348 ps) Setup Check with Pin U_MPU_dii_reg[13]/C->D
           View: best_view
          Group: clk
     Startpoint: (R) U_MPU_wid_reg[13]/C
          Clock: (R) clk
       Endpoint: (F) U_MPU_dii_reg[13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     183                  
       Uncertainty:-     400                  
     Required Time:=    6087                  
      Launch Clock:-       0                  
         Data Path:-    2739                  
             Slack:=    3348                  

#-------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  U_MPU_wid_reg[13]/C              -       -     R     (arrival)  15992     -     0     -       0 
  U_MPU_wid_reg[13]/Q              -       C->Q  R     SDFRQX2        4  51.6   179   261     261 
  U_MPU_mul_110_17/g20731/Q        -       A->Q  F     INX4          21 146.9   140   106     368 
  U_MPU_mul_110_17/g20663/Q        -       A->Q  R     NA2X1          2  16.2   144   104     472 
  U_MPU_mul_110_17/g20494/Q        -       A->Q  F     NA2X2          3  25.9    83    59     531 
  U_MPU_mul_110_17/g20903/Q        -       B->Q  R     NA2I1X2       15  93.8   309   192     723 
  U_MPU_mul_110_17/g20177/Q        -       B->Q  F     NO2I1X1        1   7.7    98    64     787 
  U_MPU_mul_110_17/g20131/Q        -       AN->Q F     NA2I1X2        1  18.7    62   111     898 
  U_MPU_mul_110_17/cdnfadd_022_1/S (p)     CI->S R     FAX4           1  18.7    58   299    1197 
  U_MPU_mul_110_17/cdnfadd_022_2/S (p)     CI->S R     FAX4           1  18.7    58   298    1496 
  U_MPU_mul_110_17/cdnfadd_022_3/S (p)     CI->S R     FAX4           1  20.1    62   299    1795 
  U_MPU_mul_110_17/cdnfadd_022_4/S (p)     B->S  R     FAX4           2  22.2    63   312    2107 
  U_MPU_mul_110_17/g20013/Q        -       A->Q  F     NA2X2          2  14.4    49    37    2144 
  U_MPU_mul_110_17/g19959/Q        -       A->Q  R     NA2X2          2  16.5    89    54    2199 
  U_MPU_mul_110_17/g20952/Q        -       C->Q  F     NA3I1X2        1   8.9    55    44    2243 
  U_MPU_mul_110_17/g19927/Q        -       A->Q  R     NA2X2          2  18.2    90    59    2302 
  U_MPU_mul_110_17/g19917/Q        -       A->Q  F     NA2X2          1   9.2    44    32    2334 
  U_MPU_mul_110_17/g19903/Q        -       A->Q  R     NA3X2          2  13.6   100    55    2389 
  U_MPU_mul_110_17/g19893/Q        -       A->Q  F     NA2X2          1   8.9    45    32    2421 
  U_MPU_mul_110_17/g19886/Q        -       A->Q  R     NA2X2          2  14.7    79    51    2472 
  U_MPU_mul_110_17/g19881/Q        -       A->Q  F     NA2X1          1   8.9    66    45    2517 
  U_MPU_mul_110_17/g19874/Q        -       A->Q  R     NA2X2          1  10.0    70    48    2565 
  U_MPU_mul_110_17/g19873/Q        -       S->Q  F     MU2IX1         1   6.5   107    57    2622 
  g61297/Q                         -       C->Q  F     AO22X2         1   6.1    60   117    2739 
  U_MPU_dii_reg[13]/D              -       -     F     SDFRQX2        1     -     -     0    2739 
#-------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 17: MET (3348 ps) Setup Check with Pin U_MPU_dir_reg[6]/C->D
           View: best_view
          Group: clk
     Startpoint: (R) U_MPU_wrd_reg[7]/C
          Clock: (R) clk
       Endpoint: (F) U_MPU_dir_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     193                  
       Uncertainty:-     400                  
     Required Time:=    6077                  
      Launch Clock:-       0                  
         Data Path:-    2729                  
             Slack:=    3348                  

#---------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                          (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  U_MPU_wrd_reg[7]/C                -       -      R     (arrival)  15992     -     0     -       0 
  U_MPU_wrd_reg[7]/Q                -       C->Q   R     SDFRQX2        4  89.6   286   322     322 
  U_MPU_mul_108_17/g20831/Q         -       A->Q   F     INX8          24 173.3   120    90     413 
  U_MPU_mul_108_17/g20821/Q         -       A->Q   R     INX4           6  43.2    61    53     465 
  U_MPU_mul_108_17/g20627/Q         -       B->Q   F     NO2X2          1  15.0    48    43     508 
  U_MPU_mul_108_17/g20609/Q         -       A->Q   R     NO2X4         11  74.6   175   104     612 
  U_MPU_mul_108_17/g20346/Q         -       A->Q   R     AND2X4         5  31.0    64    91     703 
  U_MPU_mul_108_17/g20321/Q         -       A->Q   F     INX2          13  69.8   114    84     786 
  U_MPU_mul_108_17/g20196/Q         -       A->Q   R     ON22X1         1  21.3   270   137     923 
  U_MPU_mul_108_17/cdnfadd_015_1/S  (p)     A->S   R     FAX4           1  20.1    60   356    1279 
  U_MPU_mul_108_17/cdnfadd_015_3/CO (p)     B->CO  R     FAX4           1  18.7    55   129    1408 
  U_MPU_mul_108_17/cdnfadd_016_4/S  (p)     CI->S  R     FAX4           1  20.1    60   299    1707 
  U_MPU_mul_108_17/cdnfadd_016_5/S  (p)     B->S   R     FAX4           2  16.3    55   307    2014 
  U_MPU_mul_108_17/g20000/Q         -       A->Q   F     NA2X2          2  13.1    46    35    2048 
  U_MPU_mul_108_17/g20940/Q         -       AN->Q  F     NO2I1X2        1  14.7    54   103    2151 
  U_MPU_mul_108_17/g19922/Q         -       A->Q   R     NA2X4          3  20.7    66    46    2197 
  U_MPU_mul_108_17/g19913/Q         -       A->Q   F     NA2X2          1   8.9    42    31    2228 
  U_MPU_mul_108_17/g19911/Q         -       A->Q   R     NA2X2          2  13.6    76    48    2276 
  U_MPU_mul_108_17/g19908/Q         -       A->Q   F     NA2X2          1   8.9    42    32    2308 
  U_MPU_mul_108_17/g19900/Q         -       A->Q   R     NA2X2          2  11.1    70    44    2352 
  U_MPU_mul_108_17/g19894/Q         -       A->Q   F     NA2X1          1   6.4    49    38    2389 
  U_MPU_mul_108_17/g19887/Q         -       A->Q   R     NA2X1          1   9.8    95    62    2451 
  U_MPU_mul_108_17/g20874/Q         -       A->Q   F     EN2X1          1   5.4    70   112    2563 
  g7277/Q                           -       IN0->Q F     MU2X0          1   6.1   117   166    2729 
  U_MPU_dir_reg[6]/D                -       -      F     SDFRQX2        1     -     -     0    2729 
#---------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 18: MET (3350 ps) Setup Check with Pin U_MPU_dir_reg[15]/C->D
           View: best_view
          Group: clk
     Startpoint: (R) U_MPU_wrd_reg[7]/C
          Clock: (R) clk
       Endpoint: (F) U_MPU_dir_reg[15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     186                  
       Uncertainty:-     400                  
     Required Time:=    6084                  
      Launch Clock:-       0                  
         Data Path:-    2735                  
             Slack:=    3350                  

#--------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                         (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  U_MPU_wrd_reg[7]/C                -       -     R     (arrival)  15992     -     0     -       0 
  U_MPU_wrd_reg[7]/Q                -       C->Q  R     SDFRQX2        4  89.6   286   322     322 
  U_MPU_mul_108_17/g20831/Q         -       A->Q  F     INX8          24 173.3   120    90     413 
  U_MPU_mul_108_17/g20821/Q         -       A->Q  R     INX4           6  43.2    61    53     465 
  U_MPU_mul_108_17/g20627/Q         -       B->Q  F     NO2X2          1  15.0    48    43     508 
  U_MPU_mul_108_17/g20609/Q         -       A->Q  R     NO2X4         11  74.6   175   104     612 
  U_MPU_mul_108_17/g20346/Q         -       A->Q  R     AND2X4         5  31.0    64    91     703 
  U_MPU_mul_108_17/g20321/Q         -       A->Q  F     INX2          13  69.8   114    84     786 
  U_MPU_mul_108_17/g20231/Q         -       A->Q  R     ON22X1         1  20.1   262   132     919 
  U_MPU_mul_108_17/cdnfadd_019_0/CO (p)     B->CO R     FAX4           1  18.7    58   161    1080 
  U_MPU_mul_108_17/cdnfadd_020_2/S  (p)     CI->S R     FAX4           1  21.3    62   300    1380 
  U_MPU_mul_108_17/cdnfadd_020_4/S  (p)     A->S  R     FAX4           1  20.1    60   321    1702 
  U_MPU_mul_108_17/cdnfadd_020_5/S  (p)     B->S  R     FAX4           2  19.4    59   310    2011 
  U_MPU_mul_108_17/g19960/Q         -       A->Q  F     NA2X4          3  26.9    47    36    2047 
  U_MPU_mul_108_17/g19929/Q         -       C->Q  R     NA3X2          1   7.7    82    65    2112 
  U_MPU_mul_108_17/g19920/Q         -       AN->Q R     NA2I1X2        1  14.7    80    86    2198 
  U_MPU_mul_108_17/g19914/Q         -       A->Q  F     NA2X4          1  18.2    43    32    2230 
  U_MPU_mul_108_17/g19910/Q         -       B->Q  R     NA2X4          4  27.9    76    58    2288 
  U_MPU_mul_108_17/g19906/Q         -       A->Q  F     NA2X2          1  17.2    62    43    2330 
  U_MPU_mul_108_17/g20949/Q         -       B->Q  R     NA2I1X4        4  22.3    68    56    2386 
  U_MPU_mul_108_17/g20951/Q         -       C->Q  F     NA3I2X1        1   6.4    68    52    2438 
  U_MPU_mul_108_17/g19884/Q         -       A->Q  R     NA2X1          1   9.8    95    66    2504 
  U_MPU_mul_108_17/g20891/Q         -       A->Q  F     EO2X1          1   6.4    74   134    2638 
  g7560/Q                           -       A->Q  R     NA2X1          1   7.2    99    59    2697 
  g7466/Q                           -       B->Q  F     NA2X1          1   6.1    74    38    2734 
  U_MPU_dir_reg[15]/D               -       -     F     SDFRQX2        1     -     -     0    2735 
#--------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 19: MET (3350 ps) Setup Check with Pin U_MPU_dii_reg[15]/C->D
           View: best_view
          Group: clk
     Startpoint: (R) U_MPU_wid_reg[7]/C
          Clock: (R) clk
       Endpoint: (F) U_MPU_dii_reg[15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     186                  
       Uncertainty:-     400                  
     Required Time:=    6084                  
      Launch Clock:-       0                  
         Data Path:-    2735                  
             Slack:=    3350                  

#--------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                         (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  U_MPU_wid_reg[7]/C                -       -     R     (arrival)  15992     -     0     -       0 
  U_MPU_wid_reg[7]/Q                -       C->Q  R     SDFRQX2        4  89.6   286   322     322 
  U_MPU_mul_110_17/g20831/Q         -       A->Q  F     INX8          24 173.3   120    90     413 
  U_MPU_mul_110_17/g20821/Q         -       A->Q  R     INX4           6  43.2    61    53     465 
  U_MPU_mul_110_17/g20627/Q         -       B->Q  F     NO2X2          1  15.0    48    43     508 
  U_MPU_mul_110_17/g20609/Q         -       A->Q  R     NO2X4         11  74.6   175   104     612 
  U_MPU_mul_110_17/g20346/Q         -       A->Q  R     AND2X4         5  31.0    64    91     703 
  U_MPU_mul_110_17/g20321/Q         -       A->Q  F     INX2          13  69.8   114    84     786 
  U_MPU_mul_110_17/g20231/Q         -       A->Q  R     ON22X1         1  20.1   262   132     919 
  U_MPU_mul_110_17/cdnfadd_019_0/CO (p)     B->CO R     FAX4           1  18.7    58   161    1080 
  U_MPU_mul_110_17/cdnfadd_020_2/S  (p)     CI->S R     FAX4           1  21.3    62   300    1380 
  U_MPU_mul_110_17/cdnfadd_020_4/S  (p)     A->S  R     FAX4           1  20.1    60   321    1702 
  U_MPU_mul_110_17/cdnfadd_020_5/S  (p)     B->S  R     FAX4           2  19.4    59   310    2011 
  U_MPU_mul_110_17/g19960/Q         -       A->Q  F     NA2X4          3  26.9    47    36    2047 
  U_MPU_mul_110_17/g19929/Q         -       C->Q  R     NA3X2          1   7.7    82    65    2112 
  U_MPU_mul_110_17/g19920/Q         -       AN->Q R     NA2I1X2        1  14.7    80    86    2198 
  U_MPU_mul_110_17/g19914/Q         -       A->Q  F     NA2X4          1  18.2    43    32    2230 
  U_MPU_mul_110_17/g19910/Q         -       B->Q  R     NA2X4          4  27.9    76    58    2288 
  U_MPU_mul_110_17/g19906/Q         -       A->Q  F     NA2X2          1  17.2    62    43    2330 
  U_MPU_mul_110_17/g20949/Q         -       B->Q  R     NA2I1X4        4  22.3    68    56    2386 
  U_MPU_mul_110_17/g20951/Q         -       C->Q  F     NA3I2X1        1   6.4    68    52    2438 
  U_MPU_mul_110_17/g19884/Q         -       A->Q  R     NA2X1          1   9.8    95    66    2504 
  U_MPU_mul_110_17/g20891/Q         -       A->Q  F     EO2X1          1   6.4    74   134    2638 
  g7572/Q                           -       A->Q  R     NA2X1          1   7.2    99    59    2697 
  g7443/Q                           -       B->Q  F     NA2X1          1   6.1    74    38    2734 
  U_MPU_dii_reg[15]/D               -       -     F     SDFRQX2        1     -     -     0    2735 
#--------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 20: MET (3350 ps) Setup Check with Pin U_MPU_dri_reg[16]/C->D
           View: best_view
          Group: clk
     Startpoint: (R) U_MPU_wid_reg[5]/C
          Clock: (R) clk
       Endpoint: (F) U_MPU_dri_reg[16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     186                  
       Uncertainty:-     400                  
     Required Time:=    6084                  
      Launch Clock:-       0                  
         Data Path:-    2734                  
             Slack:=    3350                  

#--------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                         (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  U_MPU_wid_reg[5]/C                -       -     R     (arrival)  15992     -     0     -       0 
  U_MPU_wid_reg[5]/Q                -       C->Q  R     SDFRQX4       28 182.3   275   309     309 
  U_MPU_mul_109_17/g20841/Q         -       A->Q  F     INX2          20 128.9   224   177     486 
  U_MPU_mul_109_17/g20633/Q         -       A->Q  R     NA2X2          1   8.9    76    77     563 
  U_MPU_mul_109_17/g20435/Q         -       A->Q  F     NA2X2          2  26.3    76    54     616 
  U_MPU_mul_109_17/g20899/Q         -       AN->Q F     NO2I1X4        6  31.0    66   113     730 
  U_MPU_mul_109_17/g20963/Q         -       A->Q  F     AO22X2         1  21.3    66   156     885 
  U_MPU_mul_109_17/cdnfadd_019_0/CO (p)     A->CO F     FAX4           1  18.7    64   195    1080 
  U_MPU_mul_109_17/cdnfadd_020_2/S  (p)     CI->S R     FAX4           1  21.3    62   301    1381 
  U_MPU_mul_109_17/cdnfadd_020_4/S  (p)     A->S  R     FAX4           1  20.1    60   321    1703 
  U_MPU_mul_109_17/cdnfadd_020_5/S  (p)     B->S  R     FAX4           2  19.4    59   310    2012 
  U_MPU_mul_109_17/g19960/Q         -       A->Q  F     NA2X4          3  26.9    47    36    2048 
  U_MPU_mul_109_17/g19929/Q         -       C->Q  R     NA3X2          1   7.7    82    65    2113 
  U_MPU_mul_109_17/g19920/Q         -       AN->Q R     NA2I1X2        1   8.9    64    77    2190 
  U_MPU_mul_109_17/g19914/Q         -       A->Q  F     NA2X2          1  18.2    56    42    2232 
  U_MPU_mul_109_17/g19910/Q         -       B->Q  R     NA2X4          4  27.9    77    61    2293 
  U_MPU_mul_109_17/g19906/Q         -       A->Q  F     NA2X2          1  17.2    62    43    2336 
  U_MPU_mul_109_17/g20949/Q         -       B->Q  R     NA2I1X4        4  22.3    68    56    2391 
  U_MPU_mul_109_17/g19895/Q         -       A->Q  F     NA2X1          1   8.9    68    44    2435 
  U_MPU_mul_109_17/g19888/Q         -       A->Q  R     NA2X2          2  17.0    85    60    2495 
  U_MPU_mul_109_17/g20893/Q         -       A->Q  F     EN2X1          1   5.5    71   110    2605 
  g61292/Q                          -       C->Q  F     AO22X1         1   6.1    77   129    2734 
  U_MPU_dri_reg[16]/D               -       -     F     SDFRQX2        1     -     -     0    2734 
#--------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 21: MET (3352 ps) Setup Check with Pin U_MPU_dri_reg[6]/C->D
           View: best_view
          Group: clk
     Startpoint: (R) U_MPU_wid_reg[7]/C
          Clock: (R) clk
       Endpoint: (F) U_MPU_dri_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     193                  
       Uncertainty:-     400                  
     Required Time:=    6077                  
      Launch Clock:-       0                  
         Data Path:-    2725                  
             Slack:=    3352                  

#---------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                          (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  U_MPU_wid_reg[7]/C                -       -      R     (arrival)  15992     -     0     -       0 
  U_MPU_wid_reg[7]/Q                -       C->Q   R     SDFRQX2        4  89.6   286   322     322 
  U_MPU_mul_109_17/g20831/Q         -       A->Q   F     INX8          24 173.3   120    90     413 
  U_MPU_mul_109_17/g20821/Q         -       A->Q   R     INX4           6  43.2    61    53     465 
  U_MPU_mul_109_17/g20627/Q         -       B->Q   F     NO2X2          1  15.0    48    43     508 
  U_MPU_mul_109_17/g20609/Q         -       A->Q   R     NO2X4         11  74.6   175   104     612 
  U_MPU_mul_109_17/g20346/Q         -       A->Q   R     AND2X4         5  31.0    64    91     703 
  U_MPU_mul_109_17/g20321/Q         -       A->Q   F     INX2          13  69.8   114    84     786 
  U_MPU_mul_109_17/g20196/Q         -       A->Q   R     ON22X1         1  21.3   270   137     923 
  U_MPU_mul_109_17/cdnfadd_015_1/S  (p)     A->S   R     FAX4           1  20.1    60   356    1279 
  U_MPU_mul_109_17/cdnfadd_015_3/CO (p)     B->CO  R     FAX4           1  18.7    55   129    1408 
  U_MPU_mul_109_17/cdnfadd_016_4/S  (p)     CI->S  R     FAX4           1  20.1    60   299    1707 
  U_MPU_mul_109_17/cdnfadd_016_5/S  (p)     B->S   R     FAX4           2  16.3    55   307    2014 
  U_MPU_mul_109_17/g20000/Q         -       A->Q   F     NA2X2          2  13.1    46    35    2048 
  U_MPU_mul_109_17/g20940/Q         -       AN->Q  F     NO2I1X2        1  14.7    54   103    2151 
  U_MPU_mul_109_17/g19922/Q         -       A->Q   R     NA2X4          3  20.7    66    46    2197 
  U_MPU_mul_109_17/g19913/Q         -       A->Q   F     NA2X2          1   8.9    42    31    2228 
  U_MPU_mul_109_17/g19911/Q         -       A->Q   R     NA2X2          2  11.1    70    44    2272 
  U_MPU_mul_109_17/g19908/Q         -       A->Q   F     NA2X1          1   8.9    60    44    2316 
  U_MPU_mul_109_17/g19900/Q         -       A->Q   R     NA2X2          2  11.1    70    48    2364 
  U_MPU_mul_109_17/g19894/Q         -       A->Q   F     NA2X1          1   8.9    57    44    2409 
  U_MPU_mul_109_17/g19887/Q         -       A->Q   R     NA2X2          1   9.8    67    46    2454 
  U_MPU_mul_109_17/g20874/Q         -       A->Q   F     EN2X1          1   5.4    70   105    2560 
  g7303/Q                           -       IN0->Q F     MU2X0          1   6.1   117   166    2725 
  U_MPU_dri_reg[6]/D                -       -      F     SDFRQX2        1     -     -     0    2725 
#---------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 22: MET (3352 ps) Setup Check with Pin U_MPU_dri_reg[9]/C->D
           View: best_view
          Group: clk
     Startpoint: (R) U_MPU_wid_reg[5]/C
          Clock: (R) clk
       Endpoint: (F) U_MPU_dri_reg[9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     193                  
       Uncertainty:-     400                  
     Required Time:=    6077                  
      Launch Clock:-       0                  
         Data Path:-    2725                  
             Slack:=    3352                  

#---------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                          (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  U_MPU_wid_reg[5]/C                -       -      R     (arrival)  15992     -     0     -       0 
  U_MPU_wid_reg[5]/Q                -       C->Q   R     SDFRQX4       28 182.3   275   309     309 
  U_MPU_mul_109_17/g20841/Q         -       A->Q   F     INX2          20 128.9   224   177     486 
  U_MPU_mul_109_17/g20633/Q         -       A->Q   R     NA2X2          1   8.9    76    77     563 
  U_MPU_mul_109_17/g20435/Q         -       A->Q   F     NA2X2          2  26.3    76    54     616 
  U_MPU_mul_109_17/g20899/Q         -       AN->Q  F     NO2I1X4        6  31.0    66   113     730 
  U_MPU_mul_109_17/g20963/Q         -       A->Q   F     AO22X2         1  21.3    66   156     885 
  U_MPU_mul_109_17/cdnfadd_019_0/CO (p)     A->CO  F     FAX4           1  18.7    64   195    1080 
  U_MPU_mul_109_17/cdnfadd_020_2/S  (p)     CI->S  R     FAX4           1  21.3    62   301    1381 
  U_MPU_mul_109_17/cdnfadd_020_4/S  (p)     A->S   R     FAX4           1  20.1    60   321    1703 
  U_MPU_mul_109_17/cdnfadd_020_5/S  (p)     B->S   F     FAX4           2  19.4    73   270    1972 
  U_MPU_mul_109_17/g2/Q             -       A->Q   F     OR2X2          3  26.1    64   115    2087 
  U_MPU_mul_109_17/g19928/Q         -       B->Q   R     NA2X2          1   8.9    63    55    2142 
  U_MPU_mul_109_17/g19918/Q         -       A->Q   F     NA2X2          1  11.6    45    34    2176 
  U_MPU_mul_109_17/g19914/Q         -       B->Q   R     NA2X2          1  18.2    88    65    2241 
  U_MPU_mul_109_17/g19910/Q         -       B->Q   F     NA2X4          4  27.9    50    39    2280 
  U_MPU_mul_109_17/g19907/Q         -       A->Q   R     NA2X2          2  11.8    71    47    2327 
  U_MPU_mul_109_17/g20878/Q         -       B->Q   F     NA2I1X1        1   6.4    54    39    2366 
  U_MPU_mul_109_17/g19897/Q         -       A->Q   R     NA2X1          1   9.8    95    63    2429 
  U_MPU_mul_109_17/g20882/Q         -       A->Q   F     EO2X1          1   5.4    67   131    2560 
  g7315/Q                           -       IN0->Q F     MU2X0          1   6.1   117   165    2725 
  U_MPU_dri_reg[9]/D                -       -      F     SDFRQX2        1     -     -     0    2725 
#---------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 23: MET (3353 ps) Setup Check with Pin U_MPU_dii_reg[6]/C->D
           View: best_view
          Group: clk
     Startpoint: (R) U_MPU_wid_reg[7]/C
          Clock: (R) clk
       Endpoint: (F) U_MPU_dii_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     193                  
       Uncertainty:-     400                  
     Required Time:=    6077                  
      Launch Clock:-       0                  
         Data Path:-    2724                  
             Slack:=    3353                  

#---------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                          (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  U_MPU_wid_reg[7]/C                -       -      R     (arrival)  15992     -     0     -       0 
  U_MPU_wid_reg[7]/Q                -       C->Q   R     SDFRQX2        4  89.6   286   322     322 
  U_MPU_mul_110_17/g20831/Q         -       A->Q   F     INX8          24 173.3   120    90     413 
  U_MPU_mul_110_17/g20821/Q         -       A->Q   R     INX4           6  43.2    61    53     465 
  U_MPU_mul_110_17/g20627/Q         -       B->Q   F     NO2X2          1  15.0    48    43     508 
  U_MPU_mul_110_17/g20609/Q         -       A->Q   R     NO2X4         11  74.6   175   104     612 
  U_MPU_mul_110_17/g20346/Q         -       A->Q   R     AND2X4         5  31.0    64    91     703 
  U_MPU_mul_110_17/g20321/Q         -       A->Q   F     INX2          13  69.8   114    84     786 
  U_MPU_mul_110_17/g20196/Q         -       A->Q   R     ON22X1         1  21.3   270   137     923 
  U_MPU_mul_110_17/cdnfadd_015_1/S  (p)     A->S   R     FAX4           1  20.1    60   356    1279 
  U_MPU_mul_110_17/cdnfadd_015_3/CO (p)     B->CO  R     FAX4           1  18.7    55   129    1408 
  U_MPU_mul_110_17/cdnfadd_016_4/S  (p)     CI->S  R     FAX4           1  20.1    60   299    1707 
  U_MPU_mul_110_17/cdnfadd_016_5/S  (p)     B->S   R     FAX4           2  16.3    55   307    2014 
  U_MPU_mul_110_17/g20000/Q         -       A->Q   F     NA2X2          2  13.1    46    35    2048 
  U_MPU_mul_110_17/g20940/Q         -       AN->Q  F     NO2I1X2        1  14.7    54   103    2151 
  U_MPU_mul_110_17/g19922/Q         -       A->Q   R     NA2X4          3  20.7    66    46    2197 
  U_MPU_mul_110_17/g19913/Q         -       A->Q   F     NA2X2          1   8.9    42    31    2228 
  U_MPU_mul_110_17/g19911/Q         -       A->Q   R     NA2X2          2  11.1    70    44    2272 
  U_MPU_mul_110_17/g19908/Q         -       A->Q   F     NA2X1          1   8.9    57    44    2316 
  U_MPU_mul_110_17/g19900/Q         -       A->Q   R     NA2X2          2  11.1    70    48    2364 
  U_MPU_mul_110_17/g19894/Q         -       A->Q   F     NA2X1          1   8.9    57    44    2408 
  U_MPU_mul_110_17/g19887/Q         -       A->Q   R     NA2X2          1   9.8    67    46    2454 
  U_MPU_mul_110_17/g20874/Q         -       A->Q   F     EN2X1          1   5.4    70   105    2559 
  g7454/Q                           -       IN0->Q F     MU2X0          1   6.1   117   166    2724 
  U_MPU_dii_reg[6]/D                -       -      F     SDFRQX2        1     -     -     0    2724 
#---------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 24: MET (3354 ps) Setup Check with Pin U_MPU_drr_reg[16]/C->D
           View: best_view
          Group: clk
     Startpoint: (R) U_MPU_wrd_reg[7]/C
          Clock: (R) clk
       Endpoint: (F) U_MPU_drr_reg[16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     186                  
       Uncertainty:-     400                  
     Required Time:=    6084                  
      Launch Clock:-       0                  
         Data Path:-    2730                  
             Slack:=    3354                  

#-------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  U_MPU_wrd_reg[7]/C               -       -     R     (arrival)  15992     -     0     -       0 
  U_MPU_wrd_reg[7]/Q               -       C->Q  R     SDFRQX2        4  89.6   286   322     322 
  U_MPU_mul_107_19/g20831/Q        -       A->Q  F     INX8          24 173.3   120    90     413 
  U_MPU_mul_107_19/g20821/Q        -       A->Q  R     INX4           6  43.2    61    53     465 
  U_MPU_mul_107_19/g20627/Q        -       B->Q  F     NO2X2          1  15.0    48    43     508 
  U_MPU_mul_107_19/g20609/Q        -       A->Q  R     NO2X4         11  74.6   175   104     612 
  U_MPU_mul_107_19/g20346/Q        -       A->Q  R     AND2X4         5  31.0    64    91     703 
  U_MPU_mul_107_19/g20321/Q        -       A->Q  F     INX2          13  69.8   114    84     786 
  U_MPU_mul_107_19/g20202/Q        -       A->Q  F     OA22X1         2  27.4   132   188     974 
  U_MPU_mul_107_19/g20147/Q        -       A->Q  R     INX1           1  18.7    92    76    1050 
  U_MPU_mul_107_19/cdnfadd_024_1/S (p)     CI->S R     FAX4           1  18.7    59   306    1356 
  U_MPU_mul_107_19/cdnfadd_024_2/S (p)     CI->S R     FAX4           1  20.1    60   300    1656 
  U_MPU_mul_107_19/cdnfadd_024_3/S (p)     B->S  R     FAX4           2  10.4    47   302    1958 
  U_MPU_mul_107_19/g20034/Q        -       A->Q  R     AND2X1         2  14.5   110   103    2061 
  U_MPU_mul_107_19/g20010/Q        -       B->Q  F     NA2X1          1   6.4    68    38    2100 
  U_MPU_mul_107_19/g19999/Q        -       A->Q  R     NA2X1          1   6.4    79    55    2155 
  U_MPU_mul_107_19/g19969/Q        -       A->Q  F     NO2X1          2  13.7    73    51    2206 
  U_MPU_mul_107_19/g19937/Q        -       A->Q  R     NO2X1          1   6.4    96    63    2270 
  U_MPU_mul_107_19/g19930/Q        -       A->Q  F     NO2X1          2  11.9    68    49    2319 
  U_MPU_mul_107_19/g19919/Q        -       A->Q  R     NO2X1          1   9.1   114    73    2392 
  U_MPU_mul_107_19/g19915/Q        -       A->Q  F     NO2X2          1  11.6    55    34    2425 
  U_MPU_mul_107_19/g19888/Q        -       B->Q  R     NA2X2          2  17.0    85    66    2491 
  U_MPU_mul_107_19/g20893/Q        -       A->Q  F     EN2X1          1   5.5    71   110    2601 
  g61293/Q                         -       C->Q  F     AO22X1         1   6.1    77   129    2730 
  U_MPU_drr_reg[16]/D              -       -     F     SDFRQX2        1     -     -     0    2730 
#-------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 25: MET (3354 ps) Setup Check with Pin U_MPU_dir_reg[16]/C->D
           View: best_view
          Group: clk
     Startpoint: (R) U_MPU_wrd_reg[7]/C
          Clock: (R) clk
       Endpoint: (F) U_MPU_dir_reg[16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     186                  
       Uncertainty:-     400                  
     Required Time:=    6084                  
      Launch Clock:-       0                  
         Data Path:-    2730                  
             Slack:=    3354                  

#-------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  U_MPU_wrd_reg[7]/C               -       -     R     (arrival)  15992     -     0     -       0 
  U_MPU_wrd_reg[7]/Q               -       C->Q  R     SDFRQX2        4  89.6   286   322     322 
  U_MPU_mul_108_17/g20831/Q        -       A->Q  F     INX8          24 173.3   120    90     413 
  U_MPU_mul_108_17/g20821/Q        -       A->Q  R     INX4           6  43.2    61    53     465 
  U_MPU_mul_108_17/g20627/Q        -       B->Q  F     NO2X2          1  15.0    48    43     508 
  U_MPU_mul_108_17/g20609/Q        -       A->Q  R     NO2X4         11  74.6   175   104     612 
  U_MPU_mul_108_17/g20346/Q        -       A->Q  R     AND2X4         5  31.0    64    91     703 
  U_MPU_mul_108_17/g20321/Q        -       A->Q  F     INX2          13  69.8   114    84     786 
  U_MPU_mul_108_17/g20202/Q        -       A->Q  F     OA22X1         2  27.4   132   188     974 
  U_MPU_mul_108_17/g20147/Q        -       A->Q  R     INX1           1  18.7    92    76    1050 
  U_MPU_mul_108_17/cdnfadd_024_1/S (p)     CI->S R     FAX4           1  18.7    59   306    1356 
  U_MPU_mul_108_17/cdnfadd_024_2/S (p)     CI->S R     FAX4           1  20.1    60   300    1656 
  U_MPU_mul_108_17/cdnfadd_024_3/S (p)     B->S  R     FAX4           2  10.4    47   302    1958 
  U_MPU_mul_108_17/g20034/Q        -       A->Q  R     AND2X1         2  14.5   110   103    2061 
  U_MPU_mul_108_17/g20010/Q        -       B->Q  F     NA2X1          1   6.4    68    38    2100 
  U_MPU_mul_108_17/g19999/Q        -       A->Q  R     NA2X1          1   6.4    79    55    2155 
  U_MPU_mul_108_17/g19969/Q        -       A->Q  F     NO2X1          2  13.7    73    51    2206 
  U_MPU_mul_108_17/g19937/Q        -       A->Q  R     NO2X1          1   6.4    96    63    2270 
  U_MPU_mul_108_17/g19930/Q        -       A->Q  F     NO2X1          2  11.9    68    49    2319 
  U_MPU_mul_108_17/g19919/Q        -       A->Q  R     NO2X1          1   9.1   114    73    2392 
  U_MPU_mul_108_17/g19915/Q        -       A->Q  F     NO2X2          1  11.6    55    34    2425 
  U_MPU_mul_108_17/g19888/Q        -       B->Q  R     NA2X2          2  17.0    85    66    2491 
  U_MPU_mul_108_17/g20893/Q        -       A->Q  F     EN2X1          1   5.5    71   110    2601 
  g61302/Q                         -       C->Q  F     AO22X1         1   6.1    77   129    2730 
  U_MPU_dir_reg[16]/D              -       -     F     SDFRQX2        1     -     -     0    2730 
#-------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 26: MET (3354 ps) Setup Check with Pin U_MPU_dii_reg[16]/C->D
           View: best_view
          Group: clk
     Startpoint: (R) U_MPU_wid_reg[7]/C
          Clock: (R) clk
       Endpoint: (F) U_MPU_dii_reg[16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     186                  
       Uncertainty:-     400                  
     Required Time:=    6084                  
      Launch Clock:-       0                  
         Data Path:-    2730                  
             Slack:=    3354                  

#-------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  U_MPU_wid_reg[7]/C               -       -     R     (arrival)  15992     -     0     -       0 
  U_MPU_wid_reg[7]/Q               -       C->Q  R     SDFRQX2        4  89.6   286   322     322 
  U_MPU_mul_110_17/g20831/Q        -       A->Q  F     INX8          24 173.3   120    90     413 
  U_MPU_mul_110_17/g20821/Q        -       A->Q  R     INX4           6  43.2    61    53     465 
  U_MPU_mul_110_17/g20627/Q        -       B->Q  F     NO2X2          1  15.0    48    43     508 
  U_MPU_mul_110_17/g20609/Q        -       A->Q  R     NO2X4         11  74.6   175   104     612 
  U_MPU_mul_110_17/g20346/Q        -       A->Q  R     AND2X4         5  31.0    64    91     703 
  U_MPU_mul_110_17/g20321/Q        -       A->Q  F     INX2          13  69.8   114    84     786 
  U_MPU_mul_110_17/g20202/Q        -       A->Q  F     OA22X1         2  27.4   132   188     974 
  U_MPU_mul_110_17/g20147/Q        -       A->Q  R     INX1           1  18.7    92    76    1050 
  U_MPU_mul_110_17/cdnfadd_024_1/S (p)     CI->S R     FAX4           1  18.7    59   306    1356 
  U_MPU_mul_110_17/cdnfadd_024_2/S (p)     CI->S R     FAX4           1  20.1    60   300    1656 
  U_MPU_mul_110_17/cdnfadd_024_3/S (p)     B->S  R     FAX4           2  10.4    47   302    1958 
  U_MPU_mul_110_17/g20034/Q        -       A->Q  R     AND2X1         2  14.5   110   103    2061 
  U_MPU_mul_110_17/g20010/Q        -       B->Q  F     NA2X1          1   6.4    68    38    2100 
  U_MPU_mul_110_17/g19999/Q        -       A->Q  R     NA2X1          1   6.4    79    55    2155 
  U_MPU_mul_110_17/g19969/Q        -       A->Q  F     NO2X1          2  13.7    73    51    2206 
  U_MPU_mul_110_17/g19937/Q        -       A->Q  R     NO2X1          1   6.4    96    63    2270 
  U_MPU_mul_110_17/g19930/Q        -       A->Q  F     NO2X1          2  11.9    68    49    2319 
  U_MPU_mul_110_17/g19919/Q        -       A->Q  R     NO2X1          1   9.1   114    73    2392 
  U_MPU_mul_110_17/g19915/Q        -       A->Q  F     NO2X2          1  11.6    55    34    2425 
  U_MPU_mul_110_17/g19888/Q        -       B->Q  R     NA2X2          2  17.0    85    66    2491 
  U_MPU_mul_110_17/g20893/Q        -       A->Q  F     EN2X1          1   5.5    71   110    2601 
  g61298/Q                         -       C->Q  F     AO22X1         1   6.1    77   129    2730 
  U_MPU_dii_reg[16]/D              -       -     F     SDFRQX2        1     -     -     0    2730 
#-------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 27: MET (3355 ps) Setup Check with Pin U_MPU_drr_reg[15]/C->D
           View: best_view
          Group: clk
     Startpoint: (R) U_MPU_wrd_reg[13]/C
          Clock: (R) clk
       Endpoint: (F) U_MPU_drr_reg[15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     186                  
       Uncertainty:-     400                  
     Required Time:=    6084                  
      Launch Clock:-       0                  
         Data Path:-    2729                  
             Slack:=    3355                  

#-------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  U_MPU_wrd_reg[13]/C              -       -     R     (arrival)  15992     -     0     -       0 
  U_MPU_wrd_reg[13]/Q              -       C->Q  R     SDFRQX2        4  51.6   179   261     261 
  U_MPU_mul_107_19/g20731/Q        -       A->Q  F     INX4          21 146.9   140   106     368 
  U_MPU_mul_107_19/g20730/Q        -       A->Q  R     INX6          14  84.9    77    65     433 
  U_MPU_mul_107_19/g20904/Q        -       B->Q  F     NA2I1X2        1  18.2    62    45     478 
  U_MPU_mul_107_19/g20494/Q        -       B->Q  R     NA2X4          3  31.6    82    65     543 
  U_MPU_mul_107_19/g20293/Q        -       A->Q  F     NA2X2         15  93.9   210   128     671 
  U_MPU_mul_107_19/g20896/Q        -       AN->Q F     NA2I1X2        1  11.5    51   128     799 
  U_MPU_mul_107_19/g20131/Q        -       B->Q  R     NA2I1X2        1  18.7    92    67     866 
  U_MPU_mul_107_19/cdnfadd_022_1/S (p)     CI->S R     FAX4           1  18.7    58   306    1172 
  U_MPU_mul_107_19/cdnfadd_022_2/S (p)     CI->S R     FAX4           1  18.7    58   298    1470 
  U_MPU_mul_107_19/cdnfadd_022_3/S (p)     CI->S R     FAX4           1  20.1    62   299    1770 
  U_MPU_mul_107_19/cdnfadd_022_4/S (p)     B->S  R     FAX4           2  16.3    55   307    2077 
  U_MPU_mul_107_19/g20020/Q        -       A->Q  F     NO2X2          4  33.1    73    51    2128 
  U_MPU_mul_107_19/g20952/Q        -       AN->Q F     NA3I1X2        1   8.9    65    95    2223 
  U_MPU_mul_107_19/g19927/Q        -       A->Q  R     NA2X2          2  20.9    98    65    2288 
  U_MPU_mul_107_19/g19926/Q        -       A->Q  F     INX2           1  18.2    47    38    2326 
  U_MPU_mul_107_19/g19902/Q        -       B->Q  R     NA2X4          4  22.3    69    54    2380 
  U_MPU_mul_107_19/g20950/Q        -       C->Q  F     NA3I2X1        1   6.4    68    52    2433 
  U_MPU_mul_107_19/g19884/Q        -       A->Q  R     NA2X1          1   9.8    95    66    2499 
  U_MPU_mul_107_19/g20891/Q        -       A->Q  F     EO2X1          1   6.4    74   134    2632 
  g7563/Q                          -       A->Q  R     NA2X1          1   7.2    99    59    2691 
  g7311/Q                          -       B->Q  F     NA2X1          1   6.1    74    38    2729 
  U_MPU_drr_reg[15]/D              -       -     F     SDFRQX2        1     -     -     0    2729 
#-------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 28: MET (3356 ps) Late External Delay Assertion at pin DOI[0]
           View: best_view
          Group: clk
     Startpoint: (R) Ubuf3_URAM_read_addra_reg[3]/C
          Clock: (R) clk
       Endpoint: (R) DOI[0]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
      Output Delay:-     500                  
       Uncertainty:-     400                  
     Required Time:=    5770                  
      Launch Clock:-       0                  
         Data Path:-    2414                  
             Slack:=    3356                  

#-----------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                      (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  Ubuf3_URAM_read_addra_reg[3]/C -       -     R     (arrival)  15992     -     0     -       0 
  Ubuf3_URAM_read_addra_reg[3]/Q -       C->Q  R     SDFRQX0        7  33.2   608   550     550 
  Ubuf3_URAM_g60978/Q            -       A->Q  F     INX1           4  19.1   168   100     649 
  Ubuf3_URAM_g60939/Q            -       B->Q  F     OR2X1         16  95.5   305   315     964 
  Ubuf3_URAM_g60823/Q            -       B->Q  R     NO2X1         38 180.5  1370   791    1755 
  Ubuf3_URAM_g60589/Q            -       C->Q  R     AO22X0         1   4.8   139   117    1872 
  Ubuf3_URAM_g59056/Q            -       E->Q  F     AN221X0        1   5.1   336    74    1947 
  Ubuf3_URAM_g58341/Q            -       D->Q  F     AND6X1         1   5.1    59   185    2132 
  Ubuf3_URAM_g58195/Q            -       A->Q  F     AND6X1         1   5.1    60   112    2244 
  Ubuf3_URAM_g58087/Q            -       A->Q  F     AND6X1         1   6.5    66   116    2359 
  Ubuf3_URAM_g58052/Q            -       A->Q  R     NA3X1          1   3.3    89    55    2414 
  DOI[0]                         -       -     R     (port)         -     -     -     0    2414 
#-----------------------------------------------------------------------------------------------



Path 29: MET (3358 ps) Setup Check with Pin U_MPU_dir_reg[9]/C->D
           View: best_view
          Group: clk
     Startpoint: (R) U_MPU_wrd_reg[7]/C
          Clock: (R) clk
       Endpoint: (F) U_MPU_dir_reg[9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     193                  
       Uncertainty:-     400                  
     Required Time:=    6077                  
      Launch Clock:-       0                  
         Data Path:-    2719                  
             Slack:=    3358                  

#---------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                          (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  U_MPU_wrd_reg[7]/C                -       -      R     (arrival)  15992     -     0     -       0 
  U_MPU_wrd_reg[7]/Q                -       C->Q   R     SDFRQX2        4  89.6   286   322     322 
  U_MPU_mul_108_17/g20831/Q         -       A->Q   F     INX8          24 173.3   120    90     413 
  U_MPU_mul_108_17/g20821/Q         -       A->Q   R     INX4           6  43.2    61    53     465 
  U_MPU_mul_108_17/g20627/Q         -       B->Q   F     NO2X2          1  15.0    48    43     508 
  U_MPU_mul_108_17/g20609/Q         -       A->Q   R     NO2X4         11  74.6   175   104     612 
  U_MPU_mul_108_17/g20346/Q         -       A->Q   R     AND2X4         5  31.0    64    91     703 
  U_MPU_mul_108_17/g20321/Q         -       A->Q   F     INX2          13  69.8   114    84     786 
  U_MPU_mul_108_17/g20231/Q         -       A->Q   R     ON22X1         1  20.1   262   132     919 
  U_MPU_mul_108_17/cdnfadd_019_0/CO (p)     B->CO  R     FAX4           1  18.7    58   161    1080 
  U_MPU_mul_108_17/cdnfadd_020_2/S  (p)     CI->S  R     FAX4           1  21.3    62   300    1380 
  U_MPU_mul_108_17/cdnfadd_020_4/S  (p)     A->S   R     FAX4           1  20.1    60   321    1702 
  U_MPU_mul_108_17/cdnfadd_020_5/S  (p)     B->S   F     FAX4           2  19.4    73   270    1971 
  U_MPU_mul_108_17/g2/Q             -       A->Q   F     OR2X2          3  26.1    64   115    2086 
  U_MPU_mul_108_17/g19928/Q         -       B->Q   R     NA2X2          1   8.9    63    55    2141 
  U_MPU_mul_108_17/g19918/Q         -       A->Q   F     NA2X2          1  18.2    56    42    2184 
  U_MPU_mul_108_17/g19914/Q         -       B->Q   R     NA2X4          1  18.2    64    53    2237 
  U_MPU_mul_108_17/g19910/Q         -       B->Q   F     NA2X4          4  27.9    50    38    2275 
  U_MPU_mul_108_17/g19907/Q         -       A->Q   R     NA2X2          2  11.8    71    47    2322 
  U_MPU_mul_108_17/g20878/Q         -       B->Q   F     NA2I1X1        1   6.4    54    39    2361 
  U_MPU_mul_108_17/g19897/Q         -       A->Q   R     NA2X1          1   9.8    95    63    2424 
  U_MPU_mul_108_17/g20882/Q         -       A->Q   F     EO2X1          1   5.4    67   131    2554 
  g7290/Q                           -       IN0->Q F     MU2X0          1   6.1   117   165    2719 
  U_MPU_dir_reg[9]/D                -       -      F     SDFRQX2        1     -     -     0    2719 
#---------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 30: MET (3358 ps) Setup Check with Pin U_MPU_dii_reg[9]/C->D
           View: best_view
          Group: clk
     Startpoint: (R) U_MPU_wid_reg[7]/C
          Clock: (R) clk
       Endpoint: (F) U_MPU_dii_reg[9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     193                  
       Uncertainty:-     400                  
     Required Time:=    6077                  
      Launch Clock:-       0                  
         Data Path:-    2719                  
             Slack:=    3358                  

#---------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                          (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  U_MPU_wid_reg[7]/C                -       -      R     (arrival)  15992     -     0     -       0 
  U_MPU_wid_reg[7]/Q                -       C->Q   R     SDFRQX2        4  89.6   286   322     322 
  U_MPU_mul_110_17/g20831/Q         -       A->Q   F     INX8          24 173.3   120    90     413 
  U_MPU_mul_110_17/g20821/Q         -       A->Q   R     INX4           6  43.2    61    53     465 
  U_MPU_mul_110_17/g20627/Q         -       B->Q   F     NO2X2          1  15.0    48    43     508 
  U_MPU_mul_110_17/g20609/Q         -       A->Q   R     NO2X4         11  74.6   175   104     612 
  U_MPU_mul_110_17/g20346/Q         -       A->Q   R     AND2X4         5  31.0    64    91     703 
  U_MPU_mul_110_17/g20321/Q         -       A->Q   F     INX2          13  69.8   114    84     786 
  U_MPU_mul_110_17/g20231/Q         -       A->Q   R     ON22X1         1  20.1   262   132     919 
  U_MPU_mul_110_17/cdnfadd_019_0/CO (p)     B->CO  R     FAX4           1  18.7    58   161    1080 
  U_MPU_mul_110_17/cdnfadd_020_2/S  (p)     CI->S  R     FAX4           1  21.3    62   300    1380 
  U_MPU_mul_110_17/cdnfadd_020_4/S  (p)     A->S   R     FAX4           1  20.1    60   321    1702 
  U_MPU_mul_110_17/cdnfadd_020_5/S  (p)     B->S   F     FAX4           2  19.4    73   270    1971 
  U_MPU_mul_110_17/g2/Q             -       A->Q   F     OR2X2          3  26.1    64   115    2086 
  U_MPU_mul_110_17/g19928/Q         -       B->Q   R     NA2X2          1   8.9    63    55    2141 
  U_MPU_mul_110_17/g19918/Q         -       A->Q   F     NA2X2          1  18.2    56    42    2184 
  U_MPU_mul_110_17/g19914/Q         -       B->Q   R     NA2X4          1  18.2    64    53    2237 
  U_MPU_mul_110_17/g19910/Q         -       B->Q   F     NA2X4          4  27.9    50    38    2275 
  U_MPU_mul_110_17/g19907/Q         -       A->Q   R     NA2X2          2  11.8    71    47    2322 
  U_MPU_mul_110_17/g20878/Q         -       B->Q   F     NA2I1X1        1   6.4    54    39    2361 
  U_MPU_mul_110_17/g19897/Q         -       A->Q   R     NA2X1          1   9.8    95    63    2424 
  U_MPU_mul_110_17/g20882/Q         -       A->Q   F     EO2X1          1   5.4    67   131    2554 
  g7293/Q                           -       IN0->Q F     MU2X0          1   6.1   117   165    2719 
  U_MPU_dii_reg[9]/D                -       -      F     SDFRQX2        1     -     -     0    2719 
#---------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 31: MET (3365 ps) Setup Check with Pin U_MPU_dri_reg[12]/C->D
           View: best_view
          Group: clk
     Startpoint: (R) U_MPU_wid_reg[5]/C
          Clock: (R) clk
       Endpoint: (F) U_MPU_dri_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     210                  
       Uncertainty:-     400                  
     Required Time:=    6060                  
      Launch Clock:-       0                  
         Data Path:-    2694                  
             Slack:=    3365                  

#---------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                          (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  U_MPU_wid_reg[5]/C                -       -      R     (arrival)  15992     -     0     -       0 
  U_MPU_wid_reg[5]/Q                -       C->Q   R     SDFRQX4       28 182.3   275   309     309 
  U_MPU_mul_109_17/g20841/Q         -       A->Q   F     INX2          20 128.9   224   177     486 
  U_MPU_mul_109_17/g20633/Q         -       A->Q   R     NA2X2          1   8.9    76    77     563 
  U_MPU_mul_109_17/g20435/Q         -       A->Q   F     NA2X2          2  26.3    76    54     616 
  U_MPU_mul_109_17/g20899/Q         -       AN->Q  F     NO2I1X4        6  31.0    66   113     730 
  U_MPU_mul_109_17/g20963/Q         -       A->Q   F     AO22X2         1  21.3    66   156     885 
  U_MPU_mul_109_17/cdnfadd_019_0/CO (p)     A->CO  F     FAX4           1  18.7    64   195    1080 
  U_MPU_mul_109_17/cdnfadd_020_2/S  (p)     CI->S  R     FAX4           1  21.3    62   301    1381 
  U_MPU_mul_109_17/cdnfadd_020_4/S  (p)     A->S   R     FAX4           1  20.1    60   321    1703 
  U_MPU_mul_109_17/cdnfadd_020_5/S  (p)     B->S   R     FAX4           2  19.4    59   310    2012 
  U_MPU_mul_109_17/g19960/Q         -       A->Q   F     NA2X4          3  26.9    47    36    2048 
  U_MPU_mul_109_17/g19929/Q         -       C->Q   R     NA3X2          1   7.7    82    65    2113 
  U_MPU_mul_109_17/g19920/Q         -       AN->Q  R     NA2I1X2        1   8.9    64    77    2190 
  U_MPU_mul_109_17/g19914/Q         -       A->Q   F     NA2X2          1  18.2    56    42    2232 
  U_MPU_mul_109_17/g19910/Q         -       B->Q   R     NA2X4          4  27.9    77    61    2293 
  U_MPU_mul_109_17/g19909/Q         -       A->Q   F     NA2X2          1  10.1    50    33    2326 
  U_MPU_mul_109_17/g19903/Q         -       B->Q   R     NA3X2          2  13.6   100    67    2393 
  U_MPU_mul_109_17/g19893/Q         -       A->Q   F     NA2X2          1   8.9    45    32    2426 
  U_MPU_mul_109_17/g19886/Q         -       A->Q   R     NA2X2          2  14.7    84    51    2476 
  U_MPU_mul_109_17/g19877/Q         -       S->Q   F     MU2IX1         1   5.4    72    55    2531 
  g7297/Q                           -       IN0->Q F     MU2X0          1   5.7   114   163    2694 
  U_MPU_dri_reg[12]/D               -       -      F     SDFRQX0        1     -     -     0    2694 
#---------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 32: MET (3369 ps) Setup Check with Pin U_FFT1/UMR_DO_reg[17]/C->D
           View: best_view
          Group: clk
     Startpoint: (R) U_FFT1/UMR_dx5_reg[14]/C
          Clock: (R) clk
       Endpoint: (F) U_FFT1/UMR_DO_reg[17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     180                  
       Uncertainty:-     400                  
     Required Time:=    6090                  
      Launch Clock:-       0                  
         Data Path:-    2722                  
             Slack:=    3369                  

#-------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                                    (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------
  U_FFT1/UMR_dx5_reg[14]/C                     -       -      R     (arrival)  15992    -     0     -       0 
  U_FFT1/UMR_dx5_reg[14]/Q                     -       C->Q   R     SDFRQX2        7 50.6   176   260     260 
  U_FFT1/UMR_csa_tree_add_82_30_groupi/g1574/Q -       A->Q   F     INX1           2 17.0    88    67     327 
  U_FFT1/UMR_csa_tree_add_82_30_groupi/g1590/Q -       IN1->Q F     MU2X2          1 16.7    57   141     468 
  U_FFT1/UMR_csa_tree_add_82_30_groupi/g1540/S -       CI->S  F     FAX1           2 11.9    84   211     679 
  U_FFT1/UMR_csa_tree_add_82_30_groupi/g1474/Q -       A->Q   R     NO2X1          1  7.6   100    70     750 
  U_FFT1/UMR_csa_tree_add_82_30_groupi/g1427/Q -       B->Q   F     NO2X1          1  6.6    54    46     796 
  U_FFT1/UMR_csa_tree_add_82_30_groupi/g1426/Q -       C->Q   R     AN21X1         1  6.4   110    72     868 
  U_FFT1/UMR_csa_tree_add_82_30_groupi/g1425/Q -       A->Q   F     NO2X1          1  6.4    53    38     905 
  U_FFT1/UMR_csa_tree_add_82_30_groupi/g1424/Q -       A->Q   R     NO2X1          2 11.3   125    78     984 
  U_FFT1/UMR_csa_tree_add_82_30_groupi/g1423/Q -       A->Q   F     NO2X1          1  6.4    53    38    1022 
  U_FFT1/UMR_csa_tree_add_82_30_groupi/g1421/Q -       A->Q   R     NO2X1          2 11.3   125    78    1100 
  U_FFT1/UMR_csa_tree_add_82_30_groupi/g1419/Q -       A->Q   F     NO2X1          1  6.4    53    38    1138 
  U_FFT1/UMR_csa_tree_add_82_30_groupi/g1417/Q -       A->Q   R     NO2X1          2 14.0   145    89    1227 
  U_FFT1/UMR_csa_tree_add_82_30_groupi/g1415/Q -       A->Q   F     NO2X2          1 15.0    61    40    1267 
  U_FFT1/UMR_csa_tree_add_82_30_groupi/g1413/Q -       A->Q   R     NO2X4          2 14.0    67    46    1313 
  U_FFT1/UMR_csa_tree_add_82_30_groupi/g1411/Q -       A->Q   F     NO2X2          1 15.0    61    36    1349 
  U_FFT1/UMR_csa_tree_add_82_30_groupi/g1409/Q -       A->Q   R     NO2X4          3 17.6    73    50    1399 
  U_FFT1/UMR_csa_tree_add_82_30_groupi/g1406/Q -       A->Q   F     NO3X2          1  9.1    83    35    1434 
  U_FFT1/UMR_csa_tree_add_82_30_groupi/g1405/Q -       A->Q   R     NO2X2          2 14.0    92    65    1499 
  U_FFT1/UMR_csa_tree_add_82_30_groupi/g1402/Q -       A->Q   F     NO2X2          1  9.1    53    30    1529 
  U_FFT1/UMR_csa_tree_add_82_30_groupi/g1400/Q -       A->Q   R     NO2X2          2 14.0    89    58    1588 
  U_FFT1/UMR_csa_tree_add_82_30_groupi/g1398/Q -       A->Q   F     NO2X2          1  9.1    53    30    1618 
  U_FFT1/UMR_csa_tree_add_82_30_groupi/g1396/Q -       A->Q   R     NO2X2          2 13.6    88    58    1676 
  U_FFT1/UMR_csa_tree_add_82_30_groupi/g1394/Q -       A->Q   F     NO2X2          1 15.0    67    38    1713 
  U_FFT1/UMR_csa_tree_add_82_30_groupi/g1392/Q -       A->Q   R     NO2X4          2 13.6    67    47    1760 
  U_FFT1/UMR_csa_tree_add_82_30_groupi/g1390/Q -       A->Q   F     NO2X2          1 15.0    67    36    1796 
  U_FFT1/UMR_csa_tree_add_82_30_groupi/g1388/Q -       A->Q   R     NO2X4          2 17.2    73    51    1847 
  U_FFT1/UMR_csa_tree_add_82_30_groupi/g1386/Q -       A->Q   F     NO2X2          1 15.0    67    37    1884 
  U_FFT1/UMR_csa_tree_add_82_30_groupi/g1384/Q -       A->Q   R     NO2X4          2 17.2    73    51    1935 
  U_FFT1/UMR_csa_tree_add_82_30_groupi/g1382/Q -       A->Q   F     NO2X2          1 15.0    67    37    1972 
  U_FFT1/UMR_csa_tree_add_82_30_groupi/g1380/Q -       A->Q   R     NO2X4          2 11.1    63    45    2017 
  U_FFT1/UMR_csa_tree_add_82_30_groupi/g1378/Q -       A->Q   F     NO2X1          1  9.1    69    40    2057 
  U_FFT1/UMR_csa_tree_add_82_30_groupi/g1376/Q -       A->Q   R     NO2X2          2 13.8    89    62    2119 
  U_FFT1/UMR_csa_tree_add_82_30_groupi/g1374/Q -       A->Q   F     NO2X2          1 15.0    70    38    2157 
  U_FFT1/UMR_csa_tree_add_82_30_groupi/g1372/Q -       A->Q   R     NO2X4          2 13.8    68    48    2205 
  U_FFT1/UMR_csa_tree_add_82_30_groupi/g1371/Q -       A->Q   F     NO2X2          1  9.1    60    29    2234 
  U_FFT1/UMR_csa_tree_add_82_30_groupi/g1369/Q -       A->Q   R     NO2X2          2 13.8    89    60    2294 
  U_FFT1/UMR_csa_tree_add_82_30_groupi/g1368/Q -       A->Q   F     NO2X2          1 15.0    70    38    2332 
  U_FFT1/UMR_csa_tree_add_82_30_groupi/g1366/Q -       A->Q   R     NO2X4          2 17.2    77    51    2383 
  U_FFT1/UMR_csa_tree_add_82_30_groupi/g1365/Q -       A->Q   F     NO2X2          1  9.1    61    30    2413 
  U_FFT1/UMR_csa_tree_add_82_30_groupi/g1363/Q -       A->Q   R     NO2X2          1  9.8    78    52    2465 
  U_FFT1/UMR_csa_tree_add_82_30_groupi/g2/Q    -       A->Q   F     EO2X1          1  7.3   110   131    2596 
  U_FFT1/g21209/Q                              -       IN0->Q F     MU2X2          1  6.1    40   126    2722 
  U_FFT1/UMR_DO_reg[17]/D                      -       -      F     SDFRQX2        1    -     -     0    2722 
#-------------------------------------------------------------------------------------------------------------



Path 33: MET (3369 ps) Setup Check with Pin U_FFT1/UMI_DO_reg[17]/C->D
           View: best_view
          Group: clk
     Startpoint: (R) U_FFT1/UMI_dx5_reg[14]/C
          Clock: (R) clk
       Endpoint: (F) U_FFT1/UMI_DO_reg[17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     180                  
       Uncertainty:-     400                  
     Required Time:=    6090                  
      Launch Clock:-       0                  
         Data Path:-    2722                  
             Slack:=    3369                  

#-------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                                    (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------
  U_FFT1/UMI_dx5_reg[14]/C                     -       -      R     (arrival)  15992    -     0     -       0 
  U_FFT1/UMI_dx5_reg[14]/Q                     -       C->Q   R     SDFRQX2        7 50.6   176   260     260 
  U_FFT1/UMI_csa_tree_add_82_30_groupi/g1574/Q -       A->Q   F     INX1           2 17.0    88    67     327 
  U_FFT1/UMI_csa_tree_add_82_30_groupi/g1590/Q -       IN1->Q F     MU2X2          1 16.7    57   141     468 
  U_FFT1/UMI_csa_tree_add_82_30_groupi/g1540/S -       CI->S  F     FAX1           2 11.9    84   211     679 
  U_FFT1/UMI_csa_tree_add_82_30_groupi/g1474/Q -       A->Q   R     NO2X1          1  7.6   100    70     750 
  U_FFT1/UMI_csa_tree_add_82_30_groupi/g1427/Q -       B->Q   F     NO2X1          1  6.6    54    46     796 
  U_FFT1/UMI_csa_tree_add_82_30_groupi/g1426/Q -       C->Q   R     AN21X1         1  6.4   110    72     868 
  U_FFT1/UMI_csa_tree_add_82_30_groupi/g1425/Q -       A->Q   F     NO2X1          1  6.4    53    38     905 
  U_FFT1/UMI_csa_tree_add_82_30_groupi/g1424/Q -       A->Q   R     NO2X1          2 11.3   125    78     984 
  U_FFT1/UMI_csa_tree_add_82_30_groupi/g1423/Q -       A->Q   F     NO2X1          1  6.4    53    38    1022 
  U_FFT1/UMI_csa_tree_add_82_30_groupi/g1421/Q -       A->Q   R     NO2X1          2 11.3   125    78    1100 
  U_FFT1/UMI_csa_tree_add_82_30_groupi/g1419/Q -       A->Q   F     NO2X1          1  6.4    53    38    1138 
  U_FFT1/UMI_csa_tree_add_82_30_groupi/g1417/Q -       A->Q   R     NO2X1          2 14.0   145    89    1227 
  U_FFT1/UMI_csa_tree_add_82_30_groupi/g1415/Q -       A->Q   F     NO2X2          1 15.0    61    40    1267 
  U_FFT1/UMI_csa_tree_add_82_30_groupi/g1413/Q -       A->Q   R     NO2X4          2 14.0    67    46    1313 
  U_FFT1/UMI_csa_tree_add_82_30_groupi/g1411/Q -       A->Q   F     NO2X2          1 15.0    61    36    1349 
  U_FFT1/UMI_csa_tree_add_82_30_groupi/g1409/Q -       A->Q   R     NO2X4          3 17.6    73    50    1399 
  U_FFT1/UMI_csa_tree_add_82_30_groupi/g1406/Q -       A->Q   F     NO3X2          1  9.1    83    35    1434 
  U_FFT1/UMI_csa_tree_add_82_30_groupi/g1405/Q -       A->Q   R     NO2X2          2 14.0    92    65    1499 
  U_FFT1/UMI_csa_tree_add_82_30_groupi/g1402/Q -       A->Q   F     NO2X2          1  9.1    53    30    1529 
  U_FFT1/UMI_csa_tree_add_82_30_groupi/g1400/Q -       A->Q   R     NO2X2          2 14.0    89    58    1588 
  U_FFT1/UMI_csa_tree_add_82_30_groupi/g1398/Q -       A->Q   F     NO2X2          1  9.1    53    30    1618 
  U_FFT1/UMI_csa_tree_add_82_30_groupi/g1396/Q -       A->Q   R     NO2X2          2 13.6    88    58    1676 
  U_FFT1/UMI_csa_tree_add_82_30_groupi/g1394/Q -       A->Q   F     NO2X2          1 15.0    67    38    1713 
  U_FFT1/UMI_csa_tree_add_82_30_groupi/g1392/Q -       A->Q   R     NO2X4          2 13.6    67    47    1760 
  U_FFT1/UMI_csa_tree_add_82_30_groupi/g1390/Q -       A->Q   F     NO2X2          1 15.0    67    36    1796 
  U_FFT1/UMI_csa_tree_add_82_30_groupi/g1388/Q -       A->Q   R     NO2X4          2 17.2    73    51    1847 
  U_FFT1/UMI_csa_tree_add_82_30_groupi/g1386/Q -       A->Q   F     NO2X2          1 15.0    67    37    1884 
  U_FFT1/UMI_csa_tree_add_82_30_groupi/g1384/Q -       A->Q   R     NO2X4          2 17.2    73    51    1935 
  U_FFT1/UMI_csa_tree_add_82_30_groupi/g1382/Q -       A->Q   F     NO2X2          1 15.0    67    37    1972 
  U_FFT1/UMI_csa_tree_add_82_30_groupi/g1380/Q -       A->Q   R     NO2X4          2 11.1    63    45    2017 
  U_FFT1/UMI_csa_tree_add_82_30_groupi/g1378/Q -       A->Q   F     NO2X1          1  9.1    69    40    2057 
  U_FFT1/UMI_csa_tree_add_82_30_groupi/g1376/Q -       A->Q   R     NO2X2          2 13.8    89    62    2119 
  U_FFT1/UMI_csa_tree_add_82_30_groupi/g1374/Q -       A->Q   F     NO2X2          1 15.0    70    38    2157 
  U_FFT1/UMI_csa_tree_add_82_30_groupi/g1372/Q -       A->Q   R     NO2X4          2 13.8    68    48    2205 
  U_FFT1/UMI_csa_tree_add_82_30_groupi/g1371/Q -       A->Q   F     NO2X2          1  9.1    60    29    2234 
  U_FFT1/UMI_csa_tree_add_82_30_groupi/g1369/Q -       A->Q   R     NO2X2          2 13.8    89    60    2294 
  U_FFT1/UMI_csa_tree_add_82_30_groupi/g1368/Q -       A->Q   F     NO2X2          1 15.0    70    38    2332 
  U_FFT1/UMI_csa_tree_add_82_30_groupi/g1366/Q -       A->Q   R     NO2X4          2 17.2    77    51    2383 
  U_FFT1/UMI_csa_tree_add_82_30_groupi/g1365/Q -       A->Q   F     NO2X2          1  9.1    61    30    2413 
  U_FFT1/UMI_csa_tree_add_82_30_groupi/g1363/Q -       A->Q   R     NO2X2          1  9.8    78    52    2465 
  U_FFT1/UMI_csa_tree_add_82_30_groupi/g2/Q    -       A->Q   F     EO2X1          1  7.3   110   131    2596 
  U_FFT1/g21208/Q                              -       IN0->Q F     MU2X2          1  6.1    40   126    2722 
  U_FFT1/UMI_DO_reg[17]/D                      -       -      F     SDFRQX2        1    -     -     0    2722 
#-------------------------------------------------------------------------------------------------------------



Path 34: MET (3370 ps) Setup Check with Pin U_MPU_drr_reg[12]/C->D
           View: best_view
          Group: clk
     Startpoint: (R) U_MPU_wrd_reg[5]/C
          Clock: (R) clk
       Endpoint: (F) U_MPU_drr_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     210                  
       Uncertainty:-     400                  
     Required Time:=    6060                  
      Launch Clock:-       0                  
         Data Path:-    2690                  
             Slack:=    3370                  

#---------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                          (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  U_MPU_wrd_reg[5]/C                -       -      R     (arrival)  15992     -     0     -       0 
  U_MPU_wrd_reg[5]/Q                -       C->Q   R     SDFRQX4       28 182.3   275   309     309 
  U_MPU_mul_107_19/g20841/Q         -       A->Q   F     INX2          20 128.9   224   177     486 
  U_MPU_mul_107_19/g20633/Q         -       A->Q   R     NA2X2          1   8.9    76    77     563 
  U_MPU_mul_107_19/g20435/Q         -       A->Q   F     NA2X2          2  26.3    76    54     616 
  U_MPU_mul_107_19/g20899/Q         -       AN->Q  F     NO2I1X4        6  33.2    67   115     731 
  U_MPU_mul_107_19/g20961/Q         -       A->Q   F     AO22X2         1  21.3    66   156     887 
  U_MPU_mul_107_19/cdnfadd_019_0/CO (p)     A->CO  F     FAX4           1  18.7    64   195    1082 
  U_MPU_mul_107_19/cdnfadd_020_2/S  (p)     CI->S  R     FAX4           1  21.3    62   301    1383 
  U_MPU_mul_107_19/cdnfadd_020_4/S  (p)     A->S   R     FAX4           1  20.1    60   321    1704 
  U_MPU_mul_107_19/cdnfadd_020_5/S  (p)     B->S   R     FAX4           2  19.4    59   310    2014 
  U_MPU_mul_107_19/g2/Q             -       A->Q   R     OR2X2          3  26.1    95    98    2112 
  U_MPU_mul_107_19/g19928/Q         -       B->Q   F     NA2X2          1   8.9    44    32    2144 
  U_MPU_mul_107_19/g19918/Q         -       A->Q   R     NA2X2          1  18.2    88    56    2200 
  U_MPU_mul_107_19/g19914/Q         -       B->Q   F     NA2X4          1  18.2    42    32    2232 
  U_MPU_mul_107_19/g19910/Q         -       B->Q   R     NA2X4          4  27.9    76    58    2290 
  U_MPU_mul_107_19/g19909/Q         -       A->Q   F     NA2X2          1  10.1    46    33    2323 
  U_MPU_mul_107_19/g19903/Q         -       B->Q   R     NA3X2          2  13.6   100    66    2389 
  U_MPU_mul_107_19/g19893/Q         -       A->Q   F     NA2X2          1   8.9    45    32    2422 
  U_MPU_mul_107_19/g19886/Q         -       A->Q   R     NA2X2          2  14.7    84    51    2472 
  U_MPU_mul_107_19/g19877/Q         -       S->Q   F     MU2IX1         1   5.4    72    55    2527 
  g7308/Q                           -       IN0->Q F     MU2X0          1   5.7   114   163    2690 
  U_MPU_drr_reg[12]/D               -       -      F     SDFRQX0        1     -     -     0    2690 
#---------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 35: MET (3370 ps) Setup Check with Pin U_MPU_dir_reg[12]/C->D
           View: best_view
          Group: clk
     Startpoint: (R) U_MPU_wrd_reg[13]/C
          Clock: (R) clk
       Endpoint: (F) U_MPU_dir_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     210                  
       Uncertainty:-     400                  
     Required Time:=    6060                  
      Launch Clock:-       0                  
         Data Path:-    2690                  
             Slack:=    3370                  

#--------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                         (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  U_MPU_wrd_reg[13]/C              -       -      R     (arrival)  15992     -     0     -       0 
  U_MPU_wrd_reg[13]/Q              -       C->Q   R     SDFRQX2        4  51.6   179   261     261 
  U_MPU_mul_108_17/g20731/Q        -       A->Q   F     INX4          21 146.9   140   106     368 
  U_MPU_mul_108_17/g20663/Q        -       A->Q   R     NA2X1          2  16.2   144   104     472 
  U_MPU_mul_108_17/g20494/Q        -       A->Q   F     NA2X2          3  25.9    83    59     531 
  U_MPU_mul_108_17/g20903/Q        -       B->Q   R     NA2I1X2       15  93.8   309   192     723 
  U_MPU_mul_108_17/g20177/Q        -       B->Q   F     NO2I1X1        1   7.7    98    64     787 
  U_MPU_mul_108_17/g20131/Q        -       AN->Q  F     NA2I1X2        1  18.7    62   111     898 
  U_MPU_mul_108_17/cdnfadd_022_1/S (p)     CI->S  R     FAX4           1  18.7    58   299    1197 
  U_MPU_mul_108_17/cdnfadd_022_2/S (p)     CI->S  R     FAX4           1  18.7    58   298    1496 
  U_MPU_mul_108_17/cdnfadd_022_3/S (p)     CI->S  R     FAX4           1  20.1    62   299    1795 
  U_MPU_mul_108_17/cdnfadd_022_4/S (p)     B->S   R     FAX4           2  22.2    63   312    2107 
  U_MPU_mul_108_17/g20013/Q        -       A->Q   F     NA2X2          2  14.4    49    37    2144 
  U_MPU_mul_108_17/g19959/Q        -       A->Q   R     NA2X2          2  16.5    89    54    2199 
  U_MPU_mul_108_17/g20952/Q        -       C->Q   F     NA3I1X2        1   8.9    55    44    2243 
  U_MPU_mul_108_17/g19927/Q        -       A->Q   R     NA2X2          2  18.2    90    59    2302 
  U_MPU_mul_108_17/g19917/Q        -       A->Q   F     NA2X2          1   9.2    44    32    2334 
  U_MPU_mul_108_17/g19903/Q        -       A->Q   R     NA3X2          2  13.6   100    55    2389 
  U_MPU_mul_108_17/g19893/Q        -       A->Q   F     NA2X2          1   8.9    45    32    2421 
  U_MPU_mul_108_17/g19886/Q        -       A->Q   R     NA2X2          2  14.7    79    51    2472 
  U_MPU_mul_108_17/g19877/Q        -       S->Q   F     MU2IX1         1   5.4    72    54    2526 
  g7326/Q                          -       IN0->Q F     MU2X0          1   5.7   114   163    2690 
  U_MPU_dir_reg[12]/D              -       -      F     SDFRQX0        1     -     -     0    2690 
#--------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 36: MET (3370 ps) Setup Check with Pin U_MPU_dii_reg[12]/C->D
           View: best_view
          Group: clk
     Startpoint: (R) U_MPU_wid_reg[13]/C
          Clock: (R) clk
       Endpoint: (F) U_MPU_dii_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     210                  
       Uncertainty:-     400                  
     Required Time:=    6060                  
      Launch Clock:-       0                  
         Data Path:-    2690                  
             Slack:=    3370                  

#--------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                         (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  U_MPU_wid_reg[13]/C              -       -      R     (arrival)  15992     -     0     -       0 
  U_MPU_wid_reg[13]/Q              -       C->Q   R     SDFRQX2        4  51.6   179   261     261 
  U_MPU_mul_110_17/g20731/Q        -       A->Q   F     INX4          21 146.9   140   106     368 
  U_MPU_mul_110_17/g20663/Q        -       A->Q   R     NA2X1          2  16.2   144   104     472 
  U_MPU_mul_110_17/g20494/Q        -       A->Q   F     NA2X2          3  25.9    83    59     531 
  U_MPU_mul_110_17/g20903/Q        -       B->Q   R     NA2I1X2       15  93.8   309   192     723 
  U_MPU_mul_110_17/g20177/Q        -       B->Q   F     NO2I1X1        1   7.7    98    64     787 
  U_MPU_mul_110_17/g20131/Q        -       AN->Q  F     NA2I1X2        1  18.7    62   111     898 
  U_MPU_mul_110_17/cdnfadd_022_1/S (p)     CI->S  R     FAX4           1  18.7    58   299    1197 
  U_MPU_mul_110_17/cdnfadd_022_2/S (p)     CI->S  R     FAX4           1  18.7    58   298    1496 
  U_MPU_mul_110_17/cdnfadd_022_3/S (p)     CI->S  R     FAX4           1  20.1    62   299    1795 
  U_MPU_mul_110_17/cdnfadd_022_4/S (p)     B->S   R     FAX4           2  22.2    63   312    2107 
  U_MPU_mul_110_17/g20013/Q        -       A->Q   F     NA2X2          2  14.4    49    37    2144 
  U_MPU_mul_110_17/g19959/Q        -       A->Q   R     NA2X2          2  16.5    89    54    2199 
  U_MPU_mul_110_17/g20952/Q        -       C->Q   F     NA3I1X2        1   8.9    55    44    2243 
  U_MPU_mul_110_17/g19927/Q        -       A->Q   R     NA2X2          2  18.2    90    59    2302 
  U_MPU_mul_110_17/g19917/Q        -       A->Q   F     NA2X2          1   9.2    44    32    2334 
  U_MPU_mul_110_17/g19903/Q        -       A->Q   R     NA3X2          2  13.6   100    55    2389 
  U_MPU_mul_110_17/g19893/Q        -       A->Q   F     NA2X2          1   8.9    45    32    2421 
  U_MPU_mul_110_17/g19886/Q        -       A->Q   R     NA2X2          2  14.7    79    51    2472 
  U_MPU_mul_110_17/g19877/Q        -       S->Q   F     MU2IX1         1   5.4    72    54    2526 
  g7440/Q                          -       IN0->Q F     MU2X0          1   5.7   114   163    2690 
  U_MPU_dii_reg[12]/D              -       -      F     SDFRQX0        1     -     -     0    2690 
#--------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 37: MET (3373 ps) Setup Check with Pin U_MPU_dri_reg[11]/C->D
           View: best_view
          Group: clk
     Startpoint: (R) U_MPU_wid_reg[5]/C
          Clock: (R) clk
       Endpoint: (F) U_MPU_dri_reg[11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     193                  
       Uncertainty:-     400                  
     Required Time:=    6077                  
      Launch Clock:-       0                  
         Data Path:-    2704                  
             Slack:=    3373                  

#---------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                          (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  U_MPU_wid_reg[5]/C                -       -      R     (arrival)  15992     -     0     -       0 
  U_MPU_wid_reg[5]/Q                -       C->Q   R     SDFRQX4       28 182.3   275   309     309 
  U_MPU_mul_109_17/g20841/Q         -       A->Q   F     INX2          20 128.9   224   177     486 
  U_MPU_mul_109_17/g20633/Q         -       A->Q   R     NA2X2          1   8.9    76    77     563 
  U_MPU_mul_109_17/g20435/Q         -       A->Q   F     NA2X2          2  26.3    76    54     616 
  U_MPU_mul_109_17/g20899/Q         -       AN->Q  F     NO2I1X4        6  31.0    66   113     730 
  U_MPU_mul_109_17/g20963/Q         -       A->Q   F     AO22X2         1  21.3    66   156     885 
  U_MPU_mul_109_17/cdnfadd_019_0/CO (p)     A->CO  F     FAX4           1  18.7    64   195    1080 
  U_MPU_mul_109_17/cdnfadd_020_2/S  (p)     CI->S  R     FAX4           1  21.3    62   301    1381 
  U_MPU_mul_109_17/cdnfadd_020_4/S  (p)     A->S   R     FAX4           1  20.1    60   321    1703 
  U_MPU_mul_109_17/cdnfadd_020_5/S  (p)     B->S   R     FAX4           2  19.4    59   310    2012 
  U_MPU_mul_109_17/g19960/Q         -       A->Q   F     NA2X4          3  26.9    47    36    2048 
  U_MPU_mul_109_17/g19929/Q         -       C->Q   R     NA3X2          1   7.7    82    65    2113 
  U_MPU_mul_109_17/g19920/Q         -       AN->Q  R     NA2I1X2        1   8.9    64    77    2190 
  U_MPU_mul_109_17/g19914/Q         -       A->Q   F     NA2X2          1  18.2    56    42    2232 
  U_MPU_mul_109_17/g19910/Q         -       B->Q   R     NA2X4          4  27.9    77    61    2293 
  U_MPU_mul_109_17/g19909/Q         -       A->Q   F     NA2X2          1  10.1    50    33    2326 
  U_MPU_mul_109_17/g19903/Q         -       B->Q   R     NA3X2          2  13.6   100    67    2393 
  U_MPU_mul_109_17/g20885/Q         -       A->Q   F     EN2X0          1   5.4    89   142    2536 
  g7312/Q                           -       IN0->Q F     MU2X0          1   6.1   117   169    2704 
  U_MPU_dri_reg[11]/D               -       -      F     SDFRQX2        1     -     -     0    2704 
#---------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 38: MET (3373 ps) Setup Check with Pin U_MPU_dri_reg[14]/C->D
           View: best_view
          Group: clk
     Startpoint: (R) U_MPU_wid_reg[5]/C
          Clock: (R) clk
       Endpoint: (F) U_MPU_dri_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     211                  
       Uncertainty:-     400                  
     Required Time:=    6059                  
      Launch Clock:-       0                  
         Data Path:-    2686                  
             Slack:=    3373                  

#---------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                          (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  U_MPU_wid_reg[5]/C                -       -      R     (arrival)  15992     -     0     -       0 
  U_MPU_wid_reg[5]/Q                -       C->Q   R     SDFRQX4       28 182.3   275   309     309 
  U_MPU_mul_109_17/g20841/Q         -       A->Q   F     INX2          20 128.9   224   177     486 
  U_MPU_mul_109_17/g20633/Q         -       A->Q   R     NA2X2          1   8.9    76    77     563 
  U_MPU_mul_109_17/g20435/Q         -       A->Q   F     NA2X2          2  26.3    76    54     616 
  U_MPU_mul_109_17/g20899/Q         -       AN->Q  F     NO2I1X4        6  31.0    66   113     730 
  U_MPU_mul_109_17/g20963/Q         -       A->Q   F     AO22X2         1  21.3    66   156     885 
  U_MPU_mul_109_17/cdnfadd_019_0/CO (p)     A->CO  F     FAX4           1  18.7    64   195    1080 
  U_MPU_mul_109_17/cdnfadd_020_2/S  (p)     CI->S  R     FAX4           1  21.3    62   301    1381 
  U_MPU_mul_109_17/cdnfadd_020_4/S  (p)     A->S   R     FAX4           1  20.1    60   321    1703 
  U_MPU_mul_109_17/cdnfadd_020_5/S  (p)     B->S   F     FAX4           2  19.4    73   270    1972 
  U_MPU_mul_109_17/g2/Q             -       A->Q   F     OR2X2          3  26.1    64   115    2087 
  U_MPU_mul_109_17/g19928/Q         -       B->Q   R     NA2X2          1   8.9    63    55    2142 
  U_MPU_mul_109_17/g19918/Q         -       A->Q   F     NA2X2          1  11.6    45    34    2176 
  U_MPU_mul_109_17/g19914/Q         -       B->Q   R     NA2X2          1  18.2    88    65    2241 
  U_MPU_mul_109_17/g19910/Q         -       B->Q   F     NA2X4          4  27.9    50    39    2280 
  U_MPU_mul_109_17/g19906/Q         -       A->Q   R     NA2X2          1  17.2    86    56    2336 
  U_MPU_mul_109_17/g20949/Q         -       B->Q   F     NA2I1X4        4  22.3    46    37    2373 
  U_MPU_mul_109_17/g19885/Q         -       A->Q   R     AN21X1         1  10.0   136    92    2465 
  U_MPU_mul_109_17/g19876/Q         -       S->Q   F     MU2IX1         1   5.4    76    57    2522 
  g7296/Q                           -       IN0->Q F     MU2X0          1   5.7   114   164    2686 
  U_MPU_dri_reg[14]/D               -       -      F     SDFRX0         1     -     -     0    2686 
#---------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 39: MET (3374 ps) Setup Check with Pin U_MPU_drr_reg[14]/C->D
           View: best_view
          Group: clk
     Startpoint: (R) U_MPU_wrd_reg[7]/C
          Clock: (R) clk
       Endpoint: (F) U_MPU_drr_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     211                  
       Uncertainty:-     400                  
     Required Time:=    6059                  
      Launch Clock:-       0                  
         Data Path:-    2685                  
             Slack:=    3374                  

#--------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                         (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  U_MPU_wrd_reg[7]/C               -       -      R     (arrival)  15992     -     0     -       0 
  U_MPU_wrd_reg[7]/Q               -       C->Q   R     SDFRQX2        4  89.6   286   322     322 
  U_MPU_mul_107_19/g20831/Q        -       A->Q   F     INX8          24 173.3   120    90     413 
  U_MPU_mul_107_19/g20821/Q        -       A->Q   R     INX4           6  43.2    61    53     465 
  U_MPU_mul_107_19/g20627/Q        -       B->Q   F     NO2X2          1  15.0    48    43     508 
  U_MPU_mul_107_19/g20609/Q        -       A->Q   R     NO2X4         11  74.6   175   104     612 
  U_MPU_mul_107_19/g20346/Q        -       A->Q   R     AND2X4         5  31.0    64    91     703 
  U_MPU_mul_107_19/g20321/Q        -       A->Q   F     INX2          13  69.8   114    84     786 
  U_MPU_mul_107_19/g20192/Q        -       A->Q   R     ON22X1         1  20.1   262   132     919 
  U_MPU_mul_107_19/cdnfadd_014_1/S (p)     B->S   R     FAX4           1  21.3    62   359    1278 
  U_MPU_mul_107_19/cdnfadd_014_4/S (p)     A->S   R     FAX4           1  20.1    60   321    1599 
  U_MPU_mul_107_19/cdnfadd_014_5/S (p)     B->S   F     FAX4           2  13.6    67   264    1864 
  U_MPU_mul_107_19/g20016/Q        -       A->Q   R     NO2X1          3  19.4   184   113    1977 
  U_MPU_mul_107_19/g19980/Q        -       B->Q   F     NO2X2          1  11.4    65    48    2026 
  U_MPU_mul_107_19/g19968/Q        -       B->Q   F     AND2X4         2  21.7    36    89    2115 
  U_MPU_mul_107_19/g19936/Q        -       B->Q   R     NA2X4          1  18.2    63    48    2163 
  U_MPU_mul_107_19/g19922/Q        -       B->Q   F     NA2X4          3  20.7    46    33    2196 
  U_MPU_mul_107_19/g19916/Q        -       A->Q   R     NA2X2          1  14.7    78    51    2247 
  U_MPU_mul_107_19/g19910/Q        -       A->Q   F     NA2X4          4  27.9    50    38    2286 
  U_MPU_mul_107_19/g19906/Q        -       A->Q   R     NA2X2          1  14.7    79    52    2338 
  U_MPU_mul_107_19/g19902/Q        -       A->Q   F     NA2X4          4  22.3    46    35    2372 
  U_MPU_mul_107_19/g19885/Q        -       A->Q   R     AN21X1         1  10.0   136    92    2464 
  U_MPU_mul_107_19/g19876/Q        -       S->Q   F     MU2IX1         1   5.4    76    57    2521 
  g7310/Q                          -       IN0->Q F     MU2X0          1   5.7   114   164    2685 
  U_MPU_drr_reg[14]/D              -       -      F     SDFRX0         1     -     -     0    2685 
#--------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 40: MET (3377 ps) Setup Check with Pin U_MPU_drr_reg[11]/C->D
           View: best_view
          Group: clk
     Startpoint: (R) U_MPU_wrd_reg[5]/C
          Clock: (R) clk
       Endpoint: (F) U_MPU_drr_reg[11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     193                  
       Uncertainty:-     400                  
     Required Time:=    6077                  
      Launch Clock:-       0                  
         Data Path:-    2700                  
             Slack:=    3377                  

#---------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                          (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  U_MPU_wrd_reg[5]/C                -       -      R     (arrival)  15992     -     0     -       0 
  U_MPU_wrd_reg[5]/Q                -       C->Q   R     SDFRQX4       28 182.3   275   309     309 
  U_MPU_mul_107_19/g20841/Q         -       A->Q   F     INX2          20 128.9   224   177     486 
  U_MPU_mul_107_19/g20633/Q         -       A->Q   R     NA2X2          1   8.9    76    77     563 
  U_MPU_mul_107_19/g20435/Q         -       A->Q   F     NA2X2          2  26.3    76    54     616 
  U_MPU_mul_107_19/g20899/Q         -       AN->Q  F     NO2I1X4        6  33.2    67   115     731 
  U_MPU_mul_107_19/g20961/Q         -       A->Q   F     AO22X2         1  21.3    66   156     887 
  U_MPU_mul_107_19/cdnfadd_019_0/CO (p)     A->CO  F     FAX4           1  18.7    64   195    1082 
  U_MPU_mul_107_19/cdnfadd_020_2/S  (p)     CI->S  R     FAX4           1  21.3    62   301    1383 
  U_MPU_mul_107_19/cdnfadd_020_4/S  (p)     A->S   R     FAX4           1  20.1    60   321    1704 
  U_MPU_mul_107_19/cdnfadd_020_5/S  (p)     B->S   R     FAX4           2  19.4    59   310    2014 
  U_MPU_mul_107_19/g2/Q             -       A->Q   R     OR2X2          3  26.1    95    98    2112 
  U_MPU_mul_107_19/g19928/Q         -       B->Q   F     NA2X2          1   8.9    44    32    2144 
  U_MPU_mul_107_19/g19918/Q         -       A->Q   R     NA2X2          1  18.2    88    56    2200 
  U_MPU_mul_107_19/g19914/Q         -       B->Q   F     NA2X4          1  18.2    42    32    2232 
  U_MPU_mul_107_19/g19910/Q         -       B->Q   R     NA2X4          4  27.9    76    58    2290 
  U_MPU_mul_107_19/g19909/Q         -       A->Q   F     NA2X2          1  10.1    46    33    2323 
  U_MPU_mul_107_19/g19903/Q         -       B->Q   R     NA3X2          2  13.6   100    66    2389 
  U_MPU_mul_107_19/g20885/Q         -       A->Q   F     EN2X0          1   5.4    89   142    2532 
  g7419/Q                           -       IN0->Q F     MU2X0          1   6.1   117   169    2700 
  U_MPU_drr_reg[11]/D               -       -      F     SDFRQX2        1     -     -     0    2700 
#---------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 41: MET (3377 ps) Setup Check with Pin U_MPU_dir_reg[11]/C->D
           View: best_view
          Group: clk
     Startpoint: (R) U_MPU_wrd_reg[13]/C
          Clock: (R) clk
       Endpoint: (F) U_MPU_dir_reg[11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     193                  
       Uncertainty:-     400                  
     Required Time:=    6077                  
      Launch Clock:-       0                  
         Data Path:-    2700                  
             Slack:=    3377                  

#--------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                         (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  U_MPU_wrd_reg[13]/C              -       -      R     (arrival)  15992     -     0     -       0 
  U_MPU_wrd_reg[13]/Q              -       C->Q   R     SDFRQX2        4  51.6   179   261     261 
  U_MPU_mul_108_17/g20731/Q        -       A->Q   F     INX4          21 146.9   140   106     368 
  U_MPU_mul_108_17/g20663/Q        -       A->Q   R     NA2X1          2  16.2   144   104     472 
  U_MPU_mul_108_17/g20494/Q        -       A->Q   F     NA2X2          3  25.9    83    59     531 
  U_MPU_mul_108_17/g20903/Q        -       B->Q   R     NA2I1X2       15  93.8   309   192     723 
  U_MPU_mul_108_17/g20177/Q        -       B->Q   F     NO2I1X1        1   7.7    98    64     787 
  U_MPU_mul_108_17/g20131/Q        -       AN->Q  F     NA2I1X2        1  18.7    62   111     898 
  U_MPU_mul_108_17/cdnfadd_022_1/S (p)     CI->S  R     FAX4           1  18.7    58   299    1197 
  U_MPU_mul_108_17/cdnfadd_022_2/S (p)     CI->S  R     FAX4           1  18.7    58   298    1496 
  U_MPU_mul_108_17/cdnfadd_022_3/S (p)     CI->S  R     FAX4           1  20.1    62   299    1795 
  U_MPU_mul_108_17/cdnfadd_022_4/S (p)     B->S   R     FAX4           2  22.2    63   312    2107 
  U_MPU_mul_108_17/g20013/Q        -       A->Q   F     NA2X2          2  14.4    49    37    2144 
  U_MPU_mul_108_17/g19959/Q        -       A->Q   R     NA2X2          2  16.5    89    54    2199 
  U_MPU_mul_108_17/g20952/Q        -       C->Q   F     NA3I1X2        1   8.9    55    44    2243 
  U_MPU_mul_108_17/g19927/Q        -       A->Q   R     NA2X2          2  18.2    90    59    2302 
  U_MPU_mul_108_17/g19917/Q        -       A->Q   F     NA2X2          1   9.2    44    32    2334 
  U_MPU_mul_108_17/g19903/Q        -       A->Q   R     NA3X2          2  13.6   100    55    2389 
  U_MPU_mul_108_17/g20885/Q        -       A->Q   F     EN2X0          1   5.4    89   142    2531 
  g7462/Q                          -       IN0->Q F     MU2X0          1   6.1   117   169    2700 
  U_MPU_dir_reg[11]/D              -       -      F     SDFRQX2        1     -     -     0    2700 
#--------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 42: MET (3377 ps) Setup Check with Pin U_MPU_dii_reg[11]/C->D
           View: best_view
          Group: clk
     Startpoint: (R) U_MPU_wid_reg[13]/C
          Clock: (R) clk
       Endpoint: (F) U_MPU_dii_reg[11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     193                  
       Uncertainty:-     400                  
     Required Time:=    6077                  
      Launch Clock:-       0                  
         Data Path:-    2700                  
             Slack:=    3377                  

#--------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                         (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  U_MPU_wid_reg[13]/C              -       -      R     (arrival)  15992     -     0     -       0 
  U_MPU_wid_reg[13]/Q              -       C->Q   R     SDFRQX2        4  51.6   179   261     261 
  U_MPU_mul_110_17/g20731/Q        -       A->Q   F     INX4          21 146.9   140   106     368 
  U_MPU_mul_110_17/g20663/Q        -       A->Q   R     NA2X1          2  16.2   144   104     472 
  U_MPU_mul_110_17/g20494/Q        -       A->Q   F     NA2X2          3  25.9    83    59     531 
  U_MPU_mul_110_17/g20903/Q        -       B->Q   R     NA2I1X2       15  93.8   309   192     723 
  U_MPU_mul_110_17/g20177/Q        -       B->Q   F     NO2I1X1        1   7.7    98    64     787 
  U_MPU_mul_110_17/g20131/Q        -       AN->Q  F     NA2I1X2        1  18.7    62   111     898 
  U_MPU_mul_110_17/cdnfadd_022_1/S (p)     CI->S  R     FAX4           1  18.7    58   299    1197 
  U_MPU_mul_110_17/cdnfadd_022_2/S (p)     CI->S  R     FAX4           1  18.7    58   298    1496 
  U_MPU_mul_110_17/cdnfadd_022_3/S (p)     CI->S  R     FAX4           1  20.1    62   299    1795 
  U_MPU_mul_110_17/cdnfadd_022_4/S (p)     B->S   R     FAX4           2  22.2    63   312    2107 
  U_MPU_mul_110_17/g20013/Q        -       A->Q   F     NA2X2          2  14.4    49    37    2144 
  U_MPU_mul_110_17/g19959/Q        -       A->Q   R     NA2X2          2  16.5    89    54    2199 
  U_MPU_mul_110_17/g20952/Q        -       C->Q   F     NA3I1X2        1   8.9    55    44    2243 
  U_MPU_mul_110_17/g19927/Q        -       A->Q   R     NA2X2          2  18.2    90    59    2302 
  U_MPU_mul_110_17/g19917/Q        -       A->Q   F     NA2X2          1   9.2    44    32    2334 
  U_MPU_mul_110_17/g19903/Q        -       A->Q   R     NA3X2          2  13.6   100    55    2389 
  U_MPU_mul_110_17/g20885/Q        -       A->Q   F     EN2X0          1   5.4    89   142    2531 
  g7439/Q                          -       IN0->Q F     MU2X0          1   6.1   117   169    2700 
  U_MPU_dii_reg[11]/D              -       -      F     SDFRQX2        1     -     -     0    2700 
#--------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 43: MET (3379 ps) Setup Check with Pin U_MPU_dir_reg[14]/C->D
           View: best_view
          Group: clk
     Startpoint: (R) U_MPU_wrd_reg[7]/C
          Clock: (R) clk
       Endpoint: (F) U_MPU_dir_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     211                  
       Uncertainty:-     400                  
     Required Time:=    6059                  
      Launch Clock:-       0                  
         Data Path:-    2681                  
             Slack:=    3379                  

#---------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                          (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  U_MPU_wrd_reg[7]/C                -       -      R     (arrival)  15992     -     0     -       0 
  U_MPU_wrd_reg[7]/Q                -       C->Q   R     SDFRQX2        4  89.6   286   322     322 
  U_MPU_mul_108_17/g20831/Q         -       A->Q   F     INX8          24 173.3   120    90     413 
  U_MPU_mul_108_17/g20821/Q         -       A->Q   R     INX4           6  43.2    61    53     465 
  U_MPU_mul_108_17/g20627/Q         -       B->Q   F     NO2X2          1  15.0    48    43     508 
  U_MPU_mul_108_17/g20609/Q         -       A->Q   R     NO2X4         11  74.6   175   104     612 
  U_MPU_mul_108_17/g20346/Q         -       A->Q   R     AND2X4         5  31.0    64    91     703 
  U_MPU_mul_108_17/g20321/Q         -       A->Q   F     INX2          13  69.8   114    84     786 
  U_MPU_mul_108_17/g20231/Q         -       A->Q   R     ON22X1         1  20.1   262   132     919 
  U_MPU_mul_108_17/cdnfadd_019_0/CO (p)     B->CO  R     FAX4           1  18.7    58   161    1080 
  U_MPU_mul_108_17/cdnfadd_020_2/S  (p)     CI->S  R     FAX4           1  21.3    62   300    1380 
  U_MPU_mul_108_17/cdnfadd_020_4/S  (p)     A->S   R     FAX4           1  20.1    60   321    1702 
  U_MPU_mul_108_17/cdnfadd_020_5/S  (p)     B->S   F     FAX4           2  19.4    73   270    1971 
  U_MPU_mul_108_17/g2/Q             -       A->Q   F     OR2X2          3  26.1    64   115    2086 
  U_MPU_mul_108_17/g19928/Q         -       B->Q   R     NA2X2          1   8.9    63    55    2141 
  U_MPU_mul_108_17/g19918/Q         -       A->Q   F     NA2X2          1  18.2    56    42    2184 
  U_MPU_mul_108_17/g19914/Q         -       B->Q   R     NA2X4          1  18.2    64    53    2237 
  U_MPU_mul_108_17/g19910/Q         -       B->Q   F     NA2X4          4  27.9    50    38    2275 
  U_MPU_mul_108_17/g19906/Q         -       A->Q   R     NA2X2          1  17.2    87    56    2331 
  U_MPU_mul_108_17/g20949/Q         -       B->Q   F     NA2I1X4        4  22.3    46    37    2368 
  U_MPU_mul_108_17/g19885/Q         -       A->Q   R     AN21X1         1  10.0   136    92    2460 
  U_MPU_mul_108_17/g19876/Q         -       S->Q   F     MU2IX1         1   5.4    76    57    2517 
  g7465/Q                           -       IN0->Q F     MU2X0          1   5.7   114   164    2680 
  U_MPU_dir_reg[14]/D               -       -      F     SDFRX0         1     -     -     0    2681 
#---------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 44: MET (3379 ps) Setup Check with Pin U_MPU_dii_reg[14]/C->D
           View: best_view
          Group: clk
     Startpoint: (R) U_MPU_wid_reg[7]/C
          Clock: (R) clk
       Endpoint: (F) U_MPU_dii_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     211                  
       Uncertainty:-     400                  
     Required Time:=    6059                  
      Launch Clock:-       0                  
         Data Path:-    2681                  
             Slack:=    3379                  

#---------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                          (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  U_MPU_wid_reg[7]/C                -       -      R     (arrival)  15992     -     0     -       0 
  U_MPU_wid_reg[7]/Q                -       C->Q   R     SDFRQX2        4  89.6   286   322     322 
  U_MPU_mul_110_17/g20831/Q         -       A->Q   F     INX8          24 173.3   120    90     413 
  U_MPU_mul_110_17/g20821/Q         -       A->Q   R     INX4           6  43.2    61    53     465 
  U_MPU_mul_110_17/g20627/Q         -       B->Q   F     NO2X2          1  15.0    48    43     508 
  U_MPU_mul_110_17/g20609/Q         -       A->Q   R     NO2X4         11  74.6   175   104     612 
  U_MPU_mul_110_17/g20346/Q         -       A->Q   R     AND2X4         5  31.0    64    91     703 
  U_MPU_mul_110_17/g20321/Q         -       A->Q   F     INX2          13  69.8   114    84     786 
  U_MPU_mul_110_17/g20231/Q         -       A->Q   R     ON22X1         1  20.1   262   132     919 
  U_MPU_mul_110_17/cdnfadd_019_0/CO (p)     B->CO  R     FAX4           1  18.7    58   161    1080 
  U_MPU_mul_110_17/cdnfadd_020_2/S  (p)     CI->S  R     FAX4           1  21.3    62   300    1380 
  U_MPU_mul_110_17/cdnfadd_020_4/S  (p)     A->S   R     FAX4           1  20.1    60   321    1702 
  U_MPU_mul_110_17/cdnfadd_020_5/S  (p)     B->S   F     FAX4           2  19.4    73   270    1971 
  U_MPU_mul_110_17/g2/Q             -       A->Q   F     OR2X2          3  26.1    64   115    2086 
  U_MPU_mul_110_17/g19928/Q         -       B->Q   R     NA2X2          1   8.9    63    55    2141 
  U_MPU_mul_110_17/g19918/Q         -       A->Q   F     NA2X2          1  18.2    56    42    2184 
  U_MPU_mul_110_17/g19914/Q         -       B->Q   R     NA2X4          1  18.2    64    53    2237 
  U_MPU_mul_110_17/g19910/Q         -       B->Q   F     NA2X4          4  27.9    50    38    2275 
  U_MPU_mul_110_17/g19906/Q         -       A->Q   R     NA2X2          1  17.2    87    56    2331 
  U_MPU_mul_110_17/g20949/Q         -       B->Q   F     NA2I1X4        4  22.3    46    37    2368 
  U_MPU_mul_110_17/g19885/Q         -       A->Q   R     AN21X1         1  10.0   136    92    2460 
  U_MPU_mul_110_17/g19876/Q         -       S->Q   F     MU2IX1         1   5.4    76    57    2517 
  g7442/Q                           -       IN0->Q F     MU2X0          1   5.7   114   164    2680 
  U_MPU_dii_reg[14]/D               -       -      F     SDFRX0         1     -     -     0    2681 
#---------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 45: MET (3384 ps) Setup Check with Pin U_MPU_dri_reg[10]/C->D
           View: best_view
          Group: clk
     Startpoint: (R) U_MPU_wid_reg[5]/C
          Clock: (R) clk
       Endpoint: (F) U_MPU_dri_reg[10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     193                  
       Uncertainty:-     400                  
     Required Time:=    6077                  
      Launch Clock:-       0                  
         Data Path:-    2694                  
             Slack:=    3384                  

#---------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                          (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  U_MPU_wid_reg[5]/C                -       -      R     (arrival)  15992     -     0     -       0 
  U_MPU_wid_reg[5]/Q                -       C->Q   R     SDFRQX4       28 182.3   275   309     309 
  U_MPU_mul_109_17/g20841/Q         -       A->Q   F     INX2          20 128.9   224   177     486 
  U_MPU_mul_109_17/g20633/Q         -       A->Q   R     NA2X2          1   8.9    76    77     563 
  U_MPU_mul_109_17/g20435/Q         -       A->Q   F     NA2X2          2  26.3    76    54     616 
  U_MPU_mul_109_17/g20899/Q         -       AN->Q  F     NO2I1X4        6  31.0    66   113     730 
  U_MPU_mul_109_17/g20963/Q         -       A->Q   F     AO22X2         1  21.3    66   156     885 
  U_MPU_mul_109_17/cdnfadd_019_0/CO (p)     A->CO  F     FAX4           1  18.7    64   195    1080 
  U_MPU_mul_109_17/cdnfadd_020_2/S  (p)     CI->S  R     FAX4           1  21.3    62   301    1381 
  U_MPU_mul_109_17/cdnfadd_020_4/S  (p)     A->S   R     FAX4           1  20.1    60   321    1703 
  U_MPU_mul_109_17/cdnfadd_020_5/S  (p)     B->S   R     FAX4           2  19.4    59   310    2012 
  U_MPU_mul_109_17/g19960/Q         -       A->Q   F     NA2X4          3  26.9    47    36    2048 
  U_MPU_mul_109_17/g19929/Q         -       C->Q   R     NA3X2          1   7.7    82    65    2113 
  U_MPU_mul_109_17/g19920/Q         -       AN->Q  R     NA2I1X2        1   8.9    64    77    2190 
  U_MPU_mul_109_17/g19914/Q         -       A->Q   F     NA2X2          1  18.2    56    42    2232 
  U_MPU_mul_109_17/g19910/Q         -       B->Q   R     NA2X4          4  27.9    77    61    2293 
  U_MPU_mul_109_17/g19906/Q         -       A->Q   F     NA2X2          1  17.2    62    43    2336 
  U_MPU_mul_109_17/g20949/Q         -       B->Q   R     NA2I1X4        4  22.3    68    56    2391 
  U_MPU_mul_109_17/g20884/Q         -       A->Q   F     EN2X0          1   5.4    89   134    2525 
  g7300/Q                           -       IN0->Q F     MU2X0          1   6.1   117   169    2694 
  U_MPU_dri_reg[10]/D               -       -      F     SDFRQX2        1     -     -     0    2694 
#---------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 46: MET (3389 ps) Setup Check with Pin U_MPU_dir_reg[10]/C->D
           View: best_view
          Group: clk
     Startpoint: (R) U_MPU_wrd_reg[7]/C
          Clock: (R) clk
       Endpoint: (F) U_MPU_dir_reg[10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     193                  
       Uncertainty:-     400                  
     Required Time:=    6077                  
      Launch Clock:-       0                  
         Data Path:-    2688                  
             Slack:=    3389                  

#---------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                          (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  U_MPU_wrd_reg[7]/C                -       -      R     (arrival)  15992     -     0     -       0 
  U_MPU_wrd_reg[7]/Q                -       C->Q   R     SDFRQX2        4  89.6   286   322     322 
  U_MPU_mul_108_17/g20831/Q         -       A->Q   F     INX8          24 173.3   120    90     413 
  U_MPU_mul_108_17/g20821/Q         -       A->Q   R     INX4           6  43.2    61    53     465 
  U_MPU_mul_108_17/g20627/Q         -       B->Q   F     NO2X2          1  15.0    48    43     508 
  U_MPU_mul_108_17/g20609/Q         -       A->Q   R     NO2X4         11  74.6   175   104     612 
  U_MPU_mul_108_17/g20346/Q         -       A->Q   R     AND2X4         5  31.0    64    91     703 
  U_MPU_mul_108_17/g20321/Q         -       A->Q   F     INX2          13  69.8   114    84     786 
  U_MPU_mul_108_17/g20231/Q         -       A->Q   R     ON22X1         1  20.1   262   132     919 
  U_MPU_mul_108_17/cdnfadd_019_0/CO (p)     B->CO  R     FAX4           1  18.7    58   161    1080 
  U_MPU_mul_108_17/cdnfadd_020_2/S  (p)     CI->S  R     FAX4           1  21.3    62   300    1380 
  U_MPU_mul_108_17/cdnfadd_020_4/S  (p)     A->S   R     FAX4           1  20.1    60   321    1702 
  U_MPU_mul_108_17/cdnfadd_020_5/S  (p)     B->S   R     FAX4           2  19.4    59   310    2011 
  U_MPU_mul_108_17/g19960/Q         -       A->Q   F     NA2X4          3  26.9    47    36    2047 
  U_MPU_mul_108_17/g19929/Q         -       C->Q   R     NA3X2          1   7.7    82    65    2112 
  U_MPU_mul_108_17/g19920/Q         -       AN->Q  R     NA2I1X2        1  14.7    80    86    2198 
  U_MPU_mul_108_17/g19914/Q         -       A->Q   F     NA2X4          1  18.2    43    32    2230 
  U_MPU_mul_108_17/g19910/Q         -       B->Q   R     NA2X4          4  27.9    76    58    2288 
  U_MPU_mul_108_17/g19906/Q         -       A->Q   F     NA2X2          1  17.2    62    43    2330 
  U_MPU_mul_108_17/g20949/Q         -       B->Q   R     NA2I1X4        4  22.3    68    56    2386 
  U_MPU_mul_108_17/g20884/Q         -       A->Q   F     EN2X0          1   5.4    89   134    2519 
  g7460/Q                           -       IN0->Q F     MU2X0          1   6.1   117   169    2688 
  U_MPU_dir_reg[10]/D               -       -      F     SDFRQX2        1     -     -     0    2688 
#---------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 47: MET (3389 ps) Setup Check with Pin U_MPU_dii_reg[10]/C->D
           View: best_view
          Group: clk
     Startpoint: (R) U_MPU_wid_reg[7]/C
          Clock: (R) clk
       Endpoint: (F) U_MPU_dii_reg[10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     193                  
       Uncertainty:-     400                  
     Required Time:=    6077                  
      Launch Clock:-       0                  
         Data Path:-    2688                  
             Slack:=    3389                  

#---------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                          (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  U_MPU_wid_reg[7]/C                -       -      R     (arrival)  15992     -     0     -       0 
  U_MPU_wid_reg[7]/Q                -       C->Q   R     SDFRQX2        4  89.6   286   322     322 
  U_MPU_mul_110_17/g20831/Q         -       A->Q   F     INX8          24 173.3   120    90     413 
  U_MPU_mul_110_17/g20821/Q         -       A->Q   R     INX4           6  43.2    61    53     465 
  U_MPU_mul_110_17/g20627/Q         -       B->Q   F     NO2X2          1  15.0    48    43     508 
  U_MPU_mul_110_17/g20609/Q         -       A->Q   R     NO2X4         11  74.6   175   104     612 
  U_MPU_mul_110_17/g20346/Q         -       A->Q   R     AND2X4         5  31.0    64    91     703 
  U_MPU_mul_110_17/g20321/Q         -       A->Q   F     INX2          13  69.8   114    84     786 
  U_MPU_mul_110_17/g20231/Q         -       A->Q   R     ON22X1         1  20.1   262   132     919 
  U_MPU_mul_110_17/cdnfadd_019_0/CO (p)     B->CO  R     FAX4           1  18.7    58   161    1080 
  U_MPU_mul_110_17/cdnfadd_020_2/S  (p)     CI->S  R     FAX4           1  21.3    62   300    1380 
  U_MPU_mul_110_17/cdnfadd_020_4/S  (p)     A->S   R     FAX4           1  20.1    60   321    1702 
  U_MPU_mul_110_17/cdnfadd_020_5/S  (p)     B->S   R     FAX4           2  19.4    59   310    2011 
  U_MPU_mul_110_17/g19960/Q         -       A->Q   F     NA2X4          3  26.9    47    36    2047 
  U_MPU_mul_110_17/g19929/Q         -       C->Q   R     NA3X2          1   7.7    82    65    2112 
  U_MPU_mul_110_17/g19920/Q         -       AN->Q  R     NA2I1X2        1  14.7    80    86    2198 
  U_MPU_mul_110_17/g19914/Q         -       A->Q   F     NA2X4          1  18.2    43    32    2230 
  U_MPU_mul_110_17/g19910/Q         -       B->Q   R     NA2X4          4  27.9    76    58    2288 
  U_MPU_mul_110_17/g19906/Q         -       A->Q   F     NA2X2          1  17.2    62    43    2330 
  U_MPU_mul_110_17/g20949/Q         -       B->Q   R     NA2I1X4        4  22.3    68    56    2386 
  U_MPU_mul_110_17/g20884/Q         -       A->Q   F     EN2X0          1   5.4    89   134    2519 
  g7438/Q                           -       IN0->Q F     MU2X0          1   6.1   117   169    2688 
  U_MPU_dii_reg[10]/D               -       -      F     SDFRQX2        1     -     -     0    2688 
#---------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 48: MET (3392 ps) Setup Check with Pin U_MPU_dri_reg[8]/C->D
           View: best_view
          Group: clk
     Startpoint: (R) U_MPU_wid_reg[5]/C
          Clock: (R) clk
       Endpoint: (F) U_MPU_dri_reg[8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     193                  
       Uncertainty:-     400                  
     Required Time:=    6077                  
      Launch Clock:-       0                  
         Data Path:-    2685                  
             Slack:=    3392                  

#---------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                          (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  U_MPU_wid_reg[5]/C                -       -      R     (arrival)  15992     -     0     -       0 
  U_MPU_wid_reg[5]/Q                -       C->Q   R     SDFRQX4       28 182.3   275   309     309 
  U_MPU_mul_109_17/g20841/Q         -       A->Q   F     INX2          20 128.9   224   177     486 
  U_MPU_mul_109_17/g20633/Q         -       A->Q   R     NA2X2          1   8.9    76    77     563 
  U_MPU_mul_109_17/g20435/Q         -       A->Q   F     NA2X2          2  26.3    76    54     616 
  U_MPU_mul_109_17/g20899/Q         -       AN->Q  F     NO2I1X4        6  31.0    66   113     730 
  U_MPU_mul_109_17/g20963/Q         -       A->Q   F     AO22X2         1  21.3    66   156     885 
  U_MPU_mul_109_17/cdnfadd_019_0/CO (p)     A->CO  F     FAX4           1  18.7    64   195    1080 
  U_MPU_mul_109_17/cdnfadd_020_2/S  (p)     CI->S  R     FAX4           1  21.3    62   301    1381 
  U_MPU_mul_109_17/cdnfadd_020_4/S  (p)     A->S   R     FAX4           1  20.1    60   321    1703 
  U_MPU_mul_109_17/cdnfadd_020_5/S  (p)     B->S   R     FAX4           2  19.4    59   310    2012 
  U_MPU_mul_109_17/g19960/Q         -       A->Q   F     NA2X4          3  26.9    47    36    2048 
  U_MPU_mul_109_17/g19929/Q         -       C->Q   R     NA3X2          1   7.7    82    65    2113 
  U_MPU_mul_109_17/g19920/Q         -       AN->Q  R     NA2I1X2        1   8.9    64    77    2190 
  U_MPU_mul_109_17/g19914/Q         -       A->Q   F     NA2X2          1  18.2    56    42    2232 
  U_MPU_mul_109_17/g19910/Q         -       B->Q   R     NA2X4          4  27.9    77    61    2293 
  U_MPU_mul_109_17/g19907/Q         -       A->Q   F     NA2X2          2  11.8    48    36    2329 
  U_MPU_mul_109_17/g19899/Q         -       A->Q   R     NA2X1          1   6.4    81    50    2379 
  U_MPU_mul_109_17/g20881/Q         -       A->Q   F     EN2X0          1   5.4    89   137    2516 
  g7305/Q                           -       IN0->Q F     MU2X0          1   6.1   117   169    2685 
  U_MPU_dri_reg[8]/D                -       -      F     SDFRQX2        1     -     -     0    2685 
#---------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 49: MET (3393 ps) Setup Check with Pin U_MPU_drr_reg[8]/C->D
           View: best_view
          Group: clk
     Startpoint: (R) U_MPU_wrd_reg[5]/C
          Clock: (R) clk
       Endpoint: (F) U_MPU_drr_reg[8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
             Setup:-     193                  
       Uncertainty:-     400                  
     Required Time:=    6077                  
      Launch Clock:-       0                  
         Data Path:-    2684                  
             Slack:=    3393                  

#---------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                          (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  U_MPU_wrd_reg[5]/C                -       -      R     (arrival)  15992     -     0     -       0 
  U_MPU_wrd_reg[5]/Q                -       C->Q   R     SDFRQX4       28 182.3   275   309     309 
  U_MPU_mul_107_19/g20841/Q         -       A->Q   F     INX2          20 128.9   224   177     486 
  U_MPU_mul_107_19/g20633/Q         -       A->Q   R     NA2X2          1   8.9    76    77     563 
  U_MPU_mul_107_19/g20435/Q         -       A->Q   F     NA2X2          2  26.3    76    54     616 
  U_MPU_mul_107_19/g20899/Q         -       AN->Q  F     NO2I1X4        6  33.2    67   115     731 
  U_MPU_mul_107_19/g20961/Q         -       A->Q   F     AO22X2         1  21.3    66   156     887 
  U_MPU_mul_107_19/cdnfadd_019_0/CO (p)     A->CO  F     FAX4           1  18.7    64   195    1082 
  U_MPU_mul_107_19/cdnfadd_020_2/S  (p)     CI->S  R     FAX4           1  21.3    62   301    1383 
  U_MPU_mul_107_19/cdnfadd_020_4/S  (p)     A->S   R     FAX4           1  20.1    60   321    1704 
  U_MPU_mul_107_19/cdnfadd_020_5/S  (p)     B->S   R     FAX4           2  19.4    59   310    2014 
  U_MPU_mul_107_19/g2/Q             -       A->Q   R     OR2X2          3  26.1    95    98    2112 
  U_MPU_mul_107_19/g19928/Q         -       B->Q   F     NA2X2          1   8.9    44    32    2144 
  U_MPU_mul_107_19/g19918/Q         -       A->Q   R     NA2X2          1  18.2    88    56    2200 
  U_MPU_mul_107_19/g19914/Q         -       B->Q   F     NA2X4          1  18.2    42    32    2232 
  U_MPU_mul_107_19/g19910/Q         -       B->Q   R     NA2X4          4  27.9    76    58    2290 
  U_MPU_mul_107_19/g19907/Q         -       A->Q   F     NA2X2          2  11.8    60    35    2325 
  U_MPU_mul_107_19/g19899/Q         -       A->Q   R     NA2X1          1   6.4    81    53    2379 
  U_MPU_mul_107_19/g20881/Q         -       A->Q   F     EN2X0          1   5.4    89   137    2516 
  g7322/Q                           -       IN0->Q F     MU2X0          1   6.1   117   169    2684 
  U_MPU_drr_reg[8]/D                -       -      F     SDFRQX2        1     -     -     0    2684 
#---------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 50: MET (3393 ps) Late External Delay Assertion at pin DOR[13]
           View: best_view
          Group: clk
     Startpoint: (R) Ubuf3_URAM_read_addra_reg[3]/C
          Clock: (R) clk
       Endpoint: (R) DOR[13]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    6670            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6670            0     
                                              
      Output Delay:-     500                  
       Uncertainty:-     400                  
     Required Time:=    5770                  
      Launch Clock:-       0                  
         Data Path:-    2377                  
             Slack:=    3393                  

#-----------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                      (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  Ubuf3_URAM_read_addra_reg[3]/C -       -     R     (arrival)  15992     -     0     -       0 
  Ubuf3_URAM_read_addra_reg[3]/Q -       C->Q  R     SDFRQX0        7  33.2   608   550     550 
  Ubuf3_URAM_g60978/Q            -       A->Q  F     INX1           4  19.1   168   100     649 
  Ubuf3_URAM_g60939/Q            -       B->Q  F     OR2X1         16  95.5   305   315     964 
  Ubuf3_URAM_g60903/Q            -       B->Q  R     NO2X1         38 199.0  1506   864    1828 
  Ubuf3_URAM_g58499/Q            -       C->Q  F     AN221X0        1   5.1   385    79    1907 
  Ubuf3_URAM_g58234/Q            -       A->Q  F     AND6X1         1   5.1    60   188    2095 
  Ubuf3_URAM_g58113/Q            -       A->Q  F     AND6X1         1   5.1    60   112    2206 
  Ubuf3_URAM_g58059/Q            -       A->Q  F     AND6X1         1   6.5    66   116    2322 
  Ubuf3_URAM_g58019/Q            -       A->Q  R     NA3X1          1   3.3    89    55    2377 
  DOR[13]                        -       -     R     (port)         -     -     -     0    2377 
#-----------------------------------------------------------------------------------------------

