{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1595420041514 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1595420041530 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 22 16:43:54 2020 " "Processing started: Wed Jul 22 16:43:54 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1595420041530 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1595420041530 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1595420041530 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1595420047375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw6/sign_extend.bdf 1 1 " "Found 1 design units, including 1 entities, in source file hw6/sign_extend.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "HW6/sign_extend.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/HW6/sign_extend.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595420048723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595420048723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw6/shift_left2_32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file hw6/shift_left2_32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_left2_32bit " "Found entity 1: Shift_left2_32bit" {  } { { "HW6/Shift_left2_32bit.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/HW6/Shift_left2_32bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595420048770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595420048770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw6/shift_left_2_26bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file hw6/shift_left_2_26bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left_2_26bit " "Found entity 1: shift_left_2_26bit" {  } { { "HW6/shift_left_2_26bit.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/HW6/shift_left_2_26bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595420048833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595420048833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw6/shift_left_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file hw6/shift_left_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left_2 " "Found entity 1: shift_left_2" {  } { { "HW6/shift_left_2.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/HW6/shift_left_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595420048895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595420048895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw6/pc_comb_logic.bdf 1 1 " "Found 1 design units, including 1 entities, in source file hw6/pc_comb_logic.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PC_comb_logic " "Found entity 1: PC_comb_logic" {  } { { "HW6/PC_comb_logic.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/HW6/PC_comb_logic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595420048942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595420048942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw6/hw6_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file hw6/hw6_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 HW6_1 " "Found entity 1: HW6_1" {  } { { "HW6/HW6_1.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/HW6/HW6_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595420048989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595420048989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw6/fa_32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file hw6/fa_32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FA_32bit " "Found entity 1: FA_32bit" {  } { { "HW6/FA_32bit.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/HW6/FA_32bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595420049051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595420049051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw6/fa_16bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file hw6/fa_16bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FA_16bit " "Found entity 1: FA_16bit" {  } { { "HW6/FA_16bit.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/HW6/FA_16bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595420049098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595420049098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw6/fa_4bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file hw6/fa_4bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FA_4bit " "Found entity 1: FA_4bit" {  } { { "HW6/FA_4bit.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/HW6/FA_4bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595420049145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595420049145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw6/fa_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file hw6/fa_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FA_1bit " "Found entity 1: FA_1bit" {  } { { "HW6/FA_1bit.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/HW6/FA_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595420049208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595420049208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw7/lpm_shiftreg1.v 1 1 " "Found 1 design units, including 1 entities, in source file hw7/lpm_shiftreg1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_shiftreg1 " "Found entity 1: lpm_shiftreg1" {  } { { "HW7/lpm_shiftreg1.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/HW7/lpm_shiftreg1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595420049286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595420049286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw7/lpm_shiftreg0.v 1 1 " "Found 1 design units, including 1 entities, in source file hw7/lpm_shiftreg0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_shiftreg0 " "Found entity 1: lpm_shiftreg0" {  } { { "HW7/lpm_shiftreg0.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/HW7/lpm_shiftreg0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595420049349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595420049349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw7/lpm_mux1.v 1 1 " "Found 1 design units, including 1 entities, in source file hw7/lpm_mux1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux1 " "Found entity 1: lpm_mux1" {  } { { "HW7/lpm_mux1.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/HW7/lpm_mux1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595420049411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595420049411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw7/lpm_mux0.v 1 1 " "Found 1 design units, including 1 entities, in source file hw7/lpm_mux0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Found entity 1: lpm_mux0" {  } { { "HW7/lpm_mux0.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/HW7/lpm_mux0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595420049473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595420049473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw7/lpm_decode1.v 1 1 " "Found 1 design units, including 1 entities, in source file hw7/lpm_decode1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode1 " "Found entity 1: lpm_decode1" {  } { { "HW7/lpm_decode1.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/HW7/lpm_decode1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595420049536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595420049536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw7/lpm_decode0.v 1 1 " "Found 1 design units, including 1 entities, in source file hw7/lpm_decode0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode0 " "Found entity 1: lpm_decode0" {  } { { "HW7/lpm_decode0.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/HW7/lpm_decode0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595420049614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595420049614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw7/lpm_constant0.v 2 2 " "Found 2 design units, including 2 entities, in source file hw7/lpm_constant0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant0_lpm_constant_r09 " "Found entity 1: lpm_constant0_lpm_constant_r09" {  } { { "HW7/lpm_constant0.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/HW7/lpm_constant0.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595420049693 ""} { "Info" "ISGN_ENTITY_NAME" "2 lpm_constant0 " "Found entity 2: lpm_constant0" {  } { { "HW7/lpm_constant0.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/HW7/lpm_constant0.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595420049693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595420049693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw7/hw7_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file hw7/hw7_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 HW7_Test " "Found entity 1: HW7_Test" {  } { { "HW7/HW7_Test.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/HW7/HW7_Test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595420049755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595420049755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw7/hw7.bdf 1 1 " "Found 1 design units, including 1 entities, in source file hw7/hw7.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 HW7 " "Found entity 1: HW7" {  } { { "HW7/HW7.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/HW7/HW7.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595420049833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595420049833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/ALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595420049896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595420049896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.v 1 1 " "Found 1 design units, including 1 entities, in source file add.v" { { "Info" "ISGN_ENTITY_NAME" "1 add " "Found entity 1: add" {  } { { "add.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/add.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595420049973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595420049973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub.v 1 1 " "Found 1 design units, including 1 entities, in source file sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub " "Found entity 1: sub" {  } { { "sub.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/sub.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595420050083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595420050083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shr.v 1 1 " "Found 1 design units, including 1 entities, in source file shr.v" { { "Info" "ISGN_ENTITY_NAME" "1 shr " "Found entity 1: shr" {  } { { "shr.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/shr.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595420050161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595420050161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shl.v 1 1 " "Found 1 design units, including 1 entities, in source file shl.v" { { "Info" "ISGN_ENTITY_NAME" "1 shl " "Found entity 1: shl" {  } { { "shl.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/shl.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595420050223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595420050223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmp.v 1 1 " "Found 1 design units, including 1 entities, in source file cmp.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmp " "Found entity 1: cmp" {  } { { "cmp.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/cmp.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595420050302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595420050302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "min.v 1 1 " "Found 1 design units, including 1 entities, in source file min.v" { { "Info" "ISGN_ENTITY_NAME" "1 min " "Found entity 1: min" {  } { { "min.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/min.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595420050364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595420050364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out.v 1 1 " "Found 1 design units, including 1 entities, in source file out.v" { { "Info" "ISGN_ENTITY_NAME" "1 out " "Found entity 1: out" {  } { { "out.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/out.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595420050427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595420050427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero.v 1 1 " "Found 1 design units, including 1 entities, in source file zero.v" { { "Info" "ISGN_ENTITY_NAME" "1 zero " "Found entity 1: zero" {  } { { "zero.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/zero.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595420050489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595420050489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595420050536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595420050536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_sub0.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_add_sub0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub0 " "Found entity 1: lpm_add_sub0" {  } { { "lpm_add_sub0.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/lpm_add_sub0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595420050614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595420050614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/PC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595420050677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595420050677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero_ext10.bdf 1 1 " "Found 1 design units, including 1 entities, in source file zero_ext10.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ZERO_EXT10 " "Found entity 1: ZERO_EXT10" {  } { { "ZERO_EXT10.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/ZERO_EXT10.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595420050739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595420050739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "icache.v 1 1 " "Found 1 design units, including 1 entities, in source file icache.v" { { "Info" "ISGN_ENTITY_NAME" "1 ICACHE " "Found entity 1: ICACHE" {  } { { "ICACHE.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/ICACHE.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595420050818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595420050818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mem_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_TEST " "Found entity 1: MEM_TEST" {  } { { "MEM_TEST.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/MEM_TEST.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595420050864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595420050864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "icache_two.v 1 1 " "Found 1 design units, including 1 entities, in source file icache_two.v" { { "Info" "ISGN_ENTITY_NAME" "1 ICACHE_TWO " "Found entity 1: ICACHE_TWO" {  } { { "ICACHE_TWO.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/ICACHE_TWO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595420050927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595420050927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CU " "Found entity 1: CU" {  } { { "CU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595420050989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595420050989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_sub1.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_add_sub1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub1 " "Found entity 1: lpm_add_sub1" {  } { { "lpm_add_sub1.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/lpm_add_sub1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595420051052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595420051052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "icache20.v 1 1 " "Found 1 design units, including 1 entities, in source file icache20.v" { { "Info" "ISGN_ENTITY_NAME" "1 ICACHE20 " "Found entity 1: ICACHE20" {  } { { "ICACHE20.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/ICACHE20.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595420051114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595420051114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_shiftreg2.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_shiftreg2.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_shiftreg2 " "Found entity 1: lpm_shiftreg2" {  } { { "lpm_shiftreg2.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/lpm_shiftreg2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595420051192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595420051192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw6/lpm_mux3.v 1 1 " "Found 1 design units, including 1 entities, in source file hw6/lpm_mux3.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux3 " "Found entity 1: lpm_mux3" {  } { { "HW6/lpm_mux3.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/HW6/lpm_mux3.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595420051255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595420051255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw6/lpm_constant2.v 2 2 " "Found 2 design units, including 2 entities, in source file hw6/lpm_constant2.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant2_lpm_constant_v09 " "Found entity 1: lpm_constant2_lpm_constant_v09" {  } { { "HW6/lpm_constant2.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/HW6/lpm_constant2.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595420051317 ""} { "Info" "ISGN_ENTITY_NAME" "2 lpm_constant2 " "Found entity 2: lpm_constant2" {  } { { "HW6/lpm_constant2.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/HW6/lpm_constant2.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595420051317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595420051317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw6/lpm_constant3.v 2 2 " "Found 2 design units, including 2 entities, in source file hw6/lpm_constant3.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant3_lpm_constant_r09 " "Found entity 1: lpm_constant3_lpm_constant_r09" {  } { { "HW6/lpm_constant3.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/HW6/lpm_constant3.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595420051380 ""} { "Info" "ISGN_ENTITY_NAME" "2 lpm_constant3 " "Found entity 2: lpm_constant3" {  } { { "HW6/lpm_constant3.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/HW6/lpm_constant3.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595420051380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595420051380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw6/new_pc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file hw6/new_pc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 NEW_PC " "Found entity 1: NEW_PC" {  } { { "HW6/NEW_PC.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/HW6/NEW_PC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595420051427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595420051427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw6/lpm_shiftreg5.v 1 1 " "Found 1 design units, including 1 entities, in source file hw6/lpm_shiftreg5.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_shiftreg5 " "Found entity 1: lpm_shiftreg5" {  } { { "HW6/lpm_shiftreg5.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/HW6/lpm_shiftreg5.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595420051505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595420051505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constantzero.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_constantzero.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constantzero " "Found entity 1: lpm_constantzero" {  } { { "lpm_constantzero.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/lpm_constantzero.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595420051567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595420051567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constantminusone.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_constantminusone.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constantminusOne " "Found entity 1: lpm_constantminusOne" {  } { { "lpm_constantminusOne.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/lpm_constantminusOne.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595420051662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595420051662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux10.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_mux10.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux10 " "Found entity 1: lpm_mux10" {  } { { "lpm_mux10.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/lpm_mux10.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595420051740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595420051740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "icache30.v 1 1 " "Found 1 design units, including 1 entities, in source file icache30.v" { { "Info" "ISGN_ENTITY_NAME" "1 ICACHE30 " "Found entity 1: ICACHE30" {  } { { "ICACHE30.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/ICACHE30.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595420051817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595420051817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "icache40.v 1 1 " "Found 1 design units, including 1 entities, in source file icache40.v" { { "Info" "ISGN_ENTITY_NAME" "1 ICACHE40 " "Found entity 1: ICACHE40" {  } { { "ICACHE40.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/ICACHE40.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595420051880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595420051880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_TEST " "Found entity 1: ALU_TEST" {  } { { "ALU_TEST.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/ALU_TEST.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595420051942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595420051942 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1595420054677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst106 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst106\"" {  } { { "CPU.bdf" "inst106" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 544 1112 1288 672 "inst106" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420054865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmp ALU:inst106\|cmp:inst5 " "Elaborating entity \"cmp\" for hierarchy \"ALU:inst106\|cmp:inst5\"" {  } { { "ALU.bdf" "inst5" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/ALU.bdf" { { 568 536 664 664 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420055333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare ALU:inst106\|cmp:inst5\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"ALU:inst106\|cmp:inst5\|lpm_compare:LPM_COMPARE_component\"" {  } { { "cmp.v" "LPM_COMPARE_component" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/cmp.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420055489 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst106\|cmp:inst5\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"ALU:inst106\|cmp:inst5\|lpm_compare:LPM_COMPARE_component\"" {  } { { "cmp.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/cmp.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595420055552 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst106\|cmp:inst5\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"ALU:inst106\|cmp:inst5\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420055646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420055646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420055646 ""}  } { { "cmp.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/cmp.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1595420055646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6mg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6mg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6mg " "Found entity 1: cmpr_6mg" {  } { { "db/cmpr_6mg.tdf" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/db/cmpr_6mg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595420055848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595420055848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6mg ALU:inst106\|cmp:inst5\|lpm_compare:LPM_COMPARE_component\|cmpr_6mg:auto_generated " "Elaborating entity \"cmpr_6mg\" for hierarchy \"ALU:inst106\|cmp:inst5\|lpm_compare:LPM_COMPARE_component\|cmpr_6mg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420055958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero ALU:inst106\|zero:inst8 " "Elaborating entity \"zero\" for hierarchy \"ALU:inst106\|zero:inst8\"" {  } { { "ALU.bdf" "inst8" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/ALU.bdf" { { 64 1152 1280 160 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420056309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare ALU:inst106\|zero:inst8\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"ALU:inst106\|zero:inst8\|lpm_compare:LPM_COMPARE_component\"" {  } { { "zero.v" "LPM_COMPARE_component" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/zero.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420056340 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst106\|zero:inst8\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"ALU:inst106\|zero:inst8\|lpm_compare:LPM_COMPARE_component\"" {  } { { "zero.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/zero.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595420056356 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst106\|zero:inst8\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"ALU:inst106\|zero:inst8\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420056356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420056356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420056356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420056356 ""}  } { { "zero.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/zero.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1595420056356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_2hi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_2hi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_2hi " "Found entity 1: cmpr_2hi" {  } { { "db/cmpr_2hi.tdf" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/db/cmpr_2hi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595420056623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595420056623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2hi ALU:inst106\|zero:inst8\|lpm_compare:LPM_COMPARE_component\|cmpr_2hi:auto_generated " "Elaborating entity \"cmpr_2hi\" for hierarchy \"ALU:inst106\|zero:inst8\|lpm_compare:LPM_COMPARE_component\|cmpr_2hi:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420056824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out ALU:inst106\|out:inst7 " "Elaborating entity \"out\" for hierarchy \"ALU:inst106\|out:inst7\"" {  } { { "ALU.bdf" "inst7" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/ALU.bdf" { { 64 880 1024 240 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420057152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux ALU:inst106\|out:inst7\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"ALU:inst106\|out:inst7\|lpm_mux:LPM_MUX_component\"" {  } { { "out.v" "LPM_MUX_component" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/out.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420057277 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst106\|out:inst7\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"ALU:inst106\|out:inst7\|lpm_mux:LPM_MUX_component\"" {  } { { "out.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/out.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595420057293 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst106\|out:inst7\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"ALU:inst106\|out:inst7\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 8 " "Parameter \"lpm_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420057293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420057293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420057293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 3 " "Parameter \"lpm_widths\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420057293 ""}  } { { "out.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/out.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1595420057293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hoc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_hoc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hoc " "Found entity 1: mux_hoc" {  } { { "db/mux_hoc.tdf" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/db/mux_hoc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595420057496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595420057496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_hoc ALU:inst106\|out:inst7\|lpm_mux:LPM_MUX_component\|mux_hoc:auto_generated " "Elaborating entity \"mux_hoc\" for hierarchy \"ALU:inst106\|out:inst7\|lpm_mux:LPM_MUX_component\|mux_hoc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420057590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add ALU:inst106\|add:inst " "Elaborating entity \"add\" for hierarchy \"ALU:inst106\|add:inst\"" {  } { { "ALU.bdf" "inst" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/ALU.bdf" { { 64 536 696 192 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420057996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ALU:inst106\|add:inst\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ALU:inst106\|add:inst\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "add.v" "LPM_ADD_SUB_component" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/add.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420058153 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst106\|add:inst\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"ALU:inst106\|add:inst\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "add.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/add.v" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595420058169 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst106\|add:inst\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"ALU:inst106\|add:inst\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420058169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420058169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420058169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420058169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420058169 ""}  } { { "add.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/add.v" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1595420058169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_4mi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_4mi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_4mi " "Found entity 1: add_sub_4mi" {  } { { "db/add_sub_4mi.tdf" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/db/add_sub_4mi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595420058388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595420058388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_4mi ALU:inst106\|add:inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_4mi:auto_generated " "Elaborating entity \"add_sub_4mi\" for hierarchy \"ALU:inst106\|add:inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_4mi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420058497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub ALU:inst106\|sub:inst1 " "Elaborating entity \"sub\" for hierarchy \"ALU:inst106\|sub:inst1\"" {  } { { "ALU.bdf" "inst1" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/ALU.bdf" { { 208 536 696 304 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420058935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ALU:inst106\|sub:inst1\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ALU:inst106\|sub:inst1\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "sub.v" "LPM_ADD_SUB_component" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/sub.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420058998 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst106\|sub:inst1\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"ALU:inst106\|sub:inst1\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "sub.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/sub.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595420059013 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst106\|sub:inst1\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"ALU:inst106\|sub:inst1\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420059013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420059013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420059013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420059013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420059013 ""}  } { { "sub.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/sub.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1595420059013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_nfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_nfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_nfh " "Found entity 1: add_sub_nfh" {  } { { "db/add_sub_nfh.tdf" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/db/add_sub_nfh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595420059279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595420059279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_nfh ALU:inst106\|sub:inst1\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_nfh:auto_generated " "Elaborating entity \"add_sub_nfh\" for hierarchy \"ALU:inst106\|sub:inst1\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_nfh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420059450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shr ALU:inst106\|shr:inst2 " "Elaborating entity \"shr\" for hierarchy \"ALU:inst106\|shr:inst2\"" {  } { { "ALU.bdf" "inst2" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/ALU.bdf" { { 320 536 712 400 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420060091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift ALU:inst106\|shr:inst2\|lpm_clshift:LPM_CLSHIFT_component " "Elaborating entity \"lpm_clshift\" for hierarchy \"ALU:inst106\|shr:inst2\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "shr.v" "LPM_CLSHIFT_component" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/shr.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420060265 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst106\|shr:inst2\|lpm_clshift:LPM_CLSHIFT_component " "Elaborated megafunction instantiation \"ALU:inst106\|shr:inst2\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "shr.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/shr.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595420060280 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst106\|shr:inst2\|lpm_clshift:LPM_CLSHIFT_component " "Instantiated megafunction \"ALU:inst106\|shr:inst2\|lpm_clshift:LPM_CLSHIFT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype LOGICAL " "Parameter \"lpm_shifttype\" = \"LOGICAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420060280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420060280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420060280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 5 " "Parameter \"lpm_widthdist\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420060280 ""}  } { { "shr.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/shr.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1595420060280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_vjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_vjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_vjc " "Found entity 1: lpm_clshift_vjc" {  } { { "db/lpm_clshift_vjc.tdf" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/db/lpm_clshift_vjc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595420060455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595420060455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_vjc ALU:inst106\|shr:inst2\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_vjc:auto_generated " "Elaborating entity \"lpm_clshift_vjc\" for hierarchy \"ALU:inst106\|shr:inst2\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_vjc:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420060765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shl ALU:inst106\|shl:inst3 " "Elaborating entity \"shl\" for hierarchy \"ALU:inst106\|shl:inst3\"" {  } { { "ALU.bdf" "inst3" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/ALU.bdf" { { 416 536 712 496 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420061155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift ALU:inst106\|shl:inst3\|lpm_clshift:LPM_CLSHIFT_component " "Elaborating entity \"lpm_clshift\" for hierarchy \"ALU:inst106\|shl:inst3\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "shl.v" "LPM_CLSHIFT_component" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/shl.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420061187 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst106\|shl:inst3\|lpm_clshift:LPM_CLSHIFT_component " "Elaborated megafunction instantiation \"ALU:inst106\|shl:inst3\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "shl.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/shl.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595420061203 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst106\|shl:inst3\|lpm_clshift:LPM_CLSHIFT_component " "Instantiated megafunction \"ALU:inst106\|shl:inst3\|lpm_clshift:LPM_CLSHIFT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype LOGICAL " "Parameter \"lpm_shifttype\" = \"LOGICAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420061203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420061203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420061203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 5 " "Parameter \"lpm_widthdist\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420061203 ""}  } { { "shl.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/shl.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1595420061203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_ukb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_ukb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_ukb " "Found entity 1: lpm_clshift_ukb" {  } { { "db/lpm_clshift_ukb.tdf" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/db/lpm_clshift_ukb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595420061296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595420061296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_ukb ALU:inst106\|shl:inst3\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_ukb:auto_generated " "Elaborating entity \"lpm_clshift_ukb\" for hierarchy \"ALU:inst106\|shl:inst3\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_ukb:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420061405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "min ALU:inst106\|min:inst6 " "Elaborating entity \"min\" for hierarchy \"ALU:inst106\|min:inst6\"" {  } { { "ALU.bdf" "inst6" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/ALU.bdf" { { 680 536 680 760 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420061749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux ALU:inst106\|min:inst6\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"ALU:inst106\|min:inst6\|lpm_mux:LPM_MUX_component\"" {  } { { "min.v" "LPM_MUX_component" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/min.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420061796 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst106\|min:inst6\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"ALU:inst106\|min:inst6\|lpm_mux:LPM_MUX_component\"" {  } { { "min.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/min.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595420061812 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst106\|min:inst6\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"ALU:inst106\|min:inst6\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Parameter \"lpm_size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420061812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420061812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420061812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420061812 ""}  } { { "min.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/min.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1595420061812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9oc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9oc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9oc " "Found entity 1: mux_9oc" {  } { { "db/mux_9oc.tdf" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/db/mux_9oc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595420062030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595420062030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9oc ALU:inst106\|min:inst6\|lpm_mux:LPM_MUX_component\|mux_9oc:auto_generated " "Elaborating entity \"mux_9oc\" for hierarchy \"ALU:inst106\|min:inst6\|lpm_mux:LPM_MUX_component\|mux_9oc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420062156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_DFF LPM_DFF:IR " "Elaborating entity \"LPM_DFF\" for hierarchy \"LPM_DFF:IR\"" {  } { { "CPU.bdf" "IR" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 544 200 352 672 "IR" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420062281 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_DFF:IR " "Elaborated megafunction instantiation \"LPM_DFF:IR\"" {  } { { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 544 200 352 672 "IR" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595420062296 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_DFF:IR " "Instantiated megafunction \"LPM_DFF:IR\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 20 " "Parameter \"LPM_WIDTH\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420062296 ""}  } { { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 544 200 352 672 "IR" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1595420062296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CU CU:inst3 " "Elaborating entity \"CU\" for hierarchy \"CU:inst3\"" {  } { { "CPU.bdf" "inst3" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 288 272 496 416 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420062390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg2 CU:inst3\|lpm_shiftreg2:inst1000 " "Elaborating entity \"lpm_shiftreg2\" for hierarchy \"CU:inst3\|lpm_shiftreg2:inst1000\"" {  } { { "CU.bdf" "inst1000" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CU.bdf" { { 160 368 512 272 "inst1000" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420062749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg CU:inst3\|lpm_shiftreg2:inst1000\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"CU:inst3\|lpm_shiftreg2:inst1000\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "lpm_shiftreg2.v" "LPM_SHIFTREG_component" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/lpm_shiftreg2.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420062859 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CU:inst3\|lpm_shiftreg2:inst1000\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborated megafunction instantiation \"CU:inst3\|lpm_shiftreg2:inst1000\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "lpm_shiftreg2.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/lpm_shiftreg2.v" 70 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595420062875 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CU:inst3\|lpm_shiftreg2:inst1000\|lpm_shiftreg:LPM_SHIFTREG_component " "Instantiated megafunction \"CU:inst3\|lpm_shiftreg2:inst1000\|lpm_shiftreg:LPM_SHIFTREG_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction LEFT " "Parameter \"lpm_direction\" = \"LEFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420062875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420062875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 2 " "Parameter \"lpm_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420062875 ""}  } { { "lpm_shiftreg2.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/lpm_shiftreg2.v" 70 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1595420062875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub1 CU:inst3\|lpm_add_sub1:inst9 " "Elaborating entity \"lpm_add_sub1\" for hierarchy \"CU:inst3\|lpm_add_sub1:inst9\"" {  } { { "CU.bdf" "inst9" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CU.bdf" { { 152 40 200 248 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420063203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub CU:inst3\|lpm_add_sub1:inst9\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"CU:inst3\|lpm_add_sub1:inst9\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_sub1.v" "LPM_ADD_SUB_component" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/lpm_add_sub1.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420063235 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CU:inst3\|lpm_add_sub1:inst9\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"CU:inst3\|lpm_add_sub1:inst9\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_sub1.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/lpm_add_sub1.v" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595420063250 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CU:inst3\|lpm_add_sub1:inst9\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"CU:inst3\|lpm_add_sub1:inst9\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420063250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420063250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420063250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420063250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 2 " "Parameter \"lpm_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420063250 ""}  } { { "lpm_add_sub1.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/lpm_add_sub1.v" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1595420063250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qnh " "Found entity 1: add_sub_qnh" {  } { { "db/add_sub_qnh.tdf" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/db/add_sub_qnh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595420063453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595420063453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_qnh CU:inst3\|lpm_add_sub1:inst9\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_qnh:auto_generated " "Elaborating entity \"add_sub_qnh\" for hierarchy \"CU:inst3\|lpm_add_sub1:inst9\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_qnh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420063578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ICACHE40 ICACHE40:inst4 " "Elaborating entity \"ICACHE40\" for hierarchy \"ICACHE40:inst4\"" {  } { { "CPU.bdf" "inst4" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 576 -120 96 704 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420063843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ICACHE40:inst4\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ICACHE40:inst4\|altsyncram:altsyncram_component\"" {  } { { "ICACHE40.v" "altsyncram_component" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/ICACHE40.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420064032 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ICACHE40:inst4\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ICACHE40:inst4\|altsyncram:altsyncram_component\"" {  } { { "ICACHE40.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/ICACHE40.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595420064048 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ICACHE40:inst4\|altsyncram:altsyncram_component " "Instantiated megafunction \"ICACHE40:inst4\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420064048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420064048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file CPU.mif " "Parameter \"init_file\" = \"CPU.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420064048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420064048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420064048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420064048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420064048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420064048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420064048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420064048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420064048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 20 " "Parameter \"width_a\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420064048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420064048 ""}  } { { "ICACHE40.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/ICACHE40.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1595420064048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4071.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4071.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4071 " "Found entity 1: altsyncram_4071" {  } { { "db/altsyncram_4071.tdf" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/db/altsyncram_4071.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595420064328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595420064328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4071 ICACHE40:inst4\|altsyncram:altsyncram_component\|altsyncram_4071:auto_generated " "Elaborating entity \"altsyncram_4071\" for hierarchy \"ICACHE40:inst4\|altsyncram:altsyncram_component\|altsyncram_4071:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420064438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_9oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_9oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_9oa " "Found entity 1: decode_9oa" {  } { { "db/decode_9oa.tdf" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/db/decode_9oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595420064765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595420064765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_9oa ICACHE40:inst4\|altsyncram:altsyncram_component\|altsyncram_4071:auto_generated\|decode_9oa:deep_decode " "Elaborating entity \"decode_9oa\" for hierarchy \"ICACHE40:inst4\|altsyncram:altsyncram_component\|altsyncram_4071:auto_generated\|decode_9oa:deep_decode\"" {  } { { "db/altsyncram_4071.tdf" "deep_decode" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/db/altsyncram_4071.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420064859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3kb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_3kb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3kb " "Found entity 1: mux_3kb" {  } { { "db/mux_3kb.tdf" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/db/mux_3kb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595420065126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595420065126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3kb ICACHE40:inst4\|altsyncram:altsyncram_component\|altsyncram_4071:auto_generated\|mux_3kb:mux2 " "Elaborating entity \"mux_3kb\" for hierarchy \"ICACHE40:inst4\|altsyncram:altsyncram_component\|altsyncram_4071:auto_generated\|mux_3kb:mux2\"" {  } { { "db/altsyncram_4071.tdf" "mux2" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/db/altsyncram_4071.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420065235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NEW_PC NEW_PC:inst1 " "Elaborating entity \"NEW_PC\" for hierarchy \"NEW_PC:inst1\"" {  } { { "CPU.bdf" "inst1" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 104 264 536 264 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420065391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg5 NEW_PC:inst1\|lpm_shiftreg5:inst9 " "Elaborating entity \"lpm_shiftreg5\" for hierarchy \"NEW_PC:inst1\|lpm_shiftreg5:inst9\"" {  } { { "HW6/NEW_PC.bdf" "inst9" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/HW6/NEW_PC.bdf" { { 136 312 456 280 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420065782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg NEW_PC:inst1\|lpm_shiftreg5:inst9\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"NEW_PC:inst1\|lpm_shiftreg5:inst9\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "HW6/lpm_shiftreg5.v" "LPM_SHIFTREG_component" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/HW6/lpm_shiftreg5.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420065798 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NEW_PC:inst1\|lpm_shiftreg5:inst9\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborated megafunction instantiation \"NEW_PC:inst1\|lpm_shiftreg5:inst9\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "HW6/lpm_shiftreg5.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/HW6/lpm_shiftreg5.v" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595420065813 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NEW_PC:inst1\|lpm_shiftreg5:inst9\|lpm_shiftreg:LPM_SHIFTREG_component " "Instantiated megafunction \"NEW_PC:inst1\|lpm_shiftreg5:inst9\|lpm_shiftreg:LPM_SHIFTREG_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction LEFT " "Parameter \"lpm_direction\" = \"LEFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420065813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420065813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420065813 ""}  } { { "HW6/lpm_shiftreg5.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/HW6/lpm_shiftreg5.v" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1595420065813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_comb_logic NEW_PC:inst1\|PC_comb_logic:inst " "Elaborating entity \"PC_comb_logic\" for hierarchy \"NEW_PC:inst1\|PC_comb_logic:inst\"" {  } { { "HW6/NEW_PC.bdf" "inst" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/HW6/NEW_PC.bdf" { { 184 864 1088 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420065907 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "PC4\[31..28\] PC " "Bus \"PC4\[31..28\]\" found using same base name as \"PC\", which might lead to a name conflict." {  } { { "HW6/PC_comb_logic.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/HW6/PC_comb_logic.bdf" { { 392 1176 1192 488 "PC4\[31..28\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1595420065923 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "PC4\[31..0\] PC " "Bus \"PC4\[31..0\]\" found using same base name as \"PC\", which might lead to a name conflict." {  } { { "HW6/PC_comb_logic.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/HW6/PC_comb_logic.bdf" { { 376 1192 1448 392 "PC4\[31..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1595420065923 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "PC " "Converted elements in bus name \"PC\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "PC\[31..0\] PC31..0 " "Converted element name(s) from \"PC\[31..0\]\" to \"PC31..0\"" {  } { { "HW6/PC_comb_logic.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/HW6/PC_comb_logic.bdf" { { 328 368 536 344 "PC\[31..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420065923 ""}  } { { "HW6/PC_comb_logic.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/HW6/PC_comb_logic.bdf" { { 328 368 536 344 "PC\[31..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1595420065923 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "PC4 " "Converted elements in bus name \"PC4\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "PC4\[31..28\] PC431..28 " "Converted element name(s) from \"PC4\[31..28\]\" to \"PC431..28\"" {  } { { "HW6/PC_comb_logic.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/HW6/PC_comb_logic.bdf" { { 392 1176 1192 488 "PC4\[31..28\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420065923 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "PC4\[31..0\] PC431..0 " "Converted element name(s) from \"PC4\[31..0\]\" to \"PC431..0\"" {  } { { "HW6/PC_comb_logic.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/HW6/PC_comb_logic.bdf" { { 376 1192 1448 392 "PC4\[31..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420065923 ""}  } { { "HW6/PC_comb_logic.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/HW6/PC_comb_logic.bdf" { { 392 1176 1192 488 "PC4\[31..28\]" "" } { 376 1192 1448 392 "PC4\[31..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1595420065923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux3 NEW_PC:inst1\|PC_comb_logic:inst\|lpm_mux3:inst2 " "Elaborating entity \"lpm_mux3\" for hierarchy \"NEW_PC:inst1\|PC_comb_logic:inst\|lpm_mux3:inst2\"" {  } { { "HW6/PC_comb_logic.bdf" "inst2" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/HW6/PC_comb_logic.bdf" { { 504 1672 1816 584 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420066344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA_32bit NEW_PC:inst1\|PC_comb_logic:inst\|FA_32bit:inst20 " "Elaborating entity \"FA_32bit\" for hierarchy \"NEW_PC:inst1\|PC_comb_logic:inst\|FA_32bit:inst20\"" {  } { { "HW6/PC_comb_logic.bdf" "inst20" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/HW6/PC_comb_logic.bdf" { { 488 1448 1608 584 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420066626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA_16bit NEW_PC:inst1\|PC_comb_logic:inst\|FA_32bit:inst20\|FA_16bit:inst1 " "Elaborating entity \"FA_16bit\" for hierarchy \"NEW_PC:inst1\|PC_comb_logic:inst\|FA_32bit:inst20\|FA_16bit:inst1\"" {  } { { "HW6/FA_32bit.bdf" "inst1" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/HW6/FA_32bit.bdf" { { 232 648 744 392 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420066766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA_4bit NEW_PC:inst1\|PC_comb_logic:inst\|FA_32bit:inst20\|FA_16bit:inst1\|FA_4bit:inst2 " "Elaborating entity \"FA_4bit\" for hierarchy \"NEW_PC:inst1\|PC_comb_logic:inst\|FA_32bit:inst20\|FA_16bit:inst1\|FA_4bit:inst2\"" {  } { { "HW6/FA_16bit.bdf" "inst2" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/HW6/FA_16bit.bdf" { { 376 992 1088 520 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420066876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA_1bit NEW_PC:inst1\|PC_comb_logic:inst\|FA_32bit:inst20\|FA_16bit:inst1\|FA_4bit:inst2\|FA_1bit:inst4 " "Elaborating entity \"FA_1bit\" for hierarchy \"NEW_PC:inst1\|PC_comb_logic:inst\|FA_32bit:inst20\|FA_16bit:inst1\|FA_4bit:inst2\|FA_1bit:inst4\"" {  } { { "HW6/FA_4bit.bdf" "inst4" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/HW6/FA_4bit.bdf" { { 296 808 904 392 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420067001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant2 NEW_PC:inst1\|PC_comb_logic:inst\|lpm_constant2:inst3 " "Elaborating entity \"lpm_constant2\" for hierarchy \"NEW_PC:inst1\|PC_comb_logic:inst\|lpm_constant2:inst3\"" {  } { { "HW6/PC_comb_logic.bdf" "inst3" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/HW6/PC_comb_logic.bdf" { { 488 800 912 536 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420077663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant2_lpm_constant_v09 NEW_PC:inst1\|PC_comb_logic:inst\|lpm_constant2:inst3\|lpm_constant2_lpm_constant_v09:lpm_constant2_lpm_constant_v09_component " "Elaborating entity \"lpm_constant2_lpm_constant_v09\" for hierarchy \"NEW_PC:inst1\|PC_comb_logic:inst\|lpm_constant2:inst3\|lpm_constant2_lpm_constant_v09:lpm_constant2_lpm_constant_v09_component\"" {  } { { "HW6/lpm_constant2.v" "lpm_constant2_lpm_constant_v09_component" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/HW6/lpm_constant2.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420077867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant3 NEW_PC:inst1\|PC_comb_logic:inst\|lpm_constant3:inst4 " "Elaborating entity \"lpm_constant3\" for hierarchy \"NEW_PC:inst1\|PC_comb_logic:inst\|lpm_constant3:inst4\"" {  } { { "HW6/PC_comb_logic.bdf" "inst4" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/HW6/PC_comb_logic.bdf" { { 640 1112 1224 688 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420079273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant3_lpm_constant_r09 NEW_PC:inst1\|PC_comb_logic:inst\|lpm_constant3:inst4\|lpm_constant3_lpm_constant_r09:lpm_constant3_lpm_constant_r09_component " "Elaborating entity \"lpm_constant3_lpm_constant_r09\" for hierarchy \"NEW_PC:inst1\|PC_comb_logic:inst\|lpm_constant3:inst4\|lpm_constant3_lpm_constant_r09:lpm_constant3_lpm_constant_r09_component\"" {  } { { "HW6/lpm_constant3.v" "lpm_constant3_lpm_constant_r09_component" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/HW6/lpm_constant3.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420079570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift_left2_32bit NEW_PC:inst1\|PC_comb_logic:inst\|Shift_left2_32bit:inst15 " "Elaborating entity \"Shift_left2_32bit\" for hierarchy \"NEW_PC:inst1\|PC_comb_logic:inst\|Shift_left2_32bit:inst15\"" {  } { { "HW6/PC_comb_logic.bdf" "inst15" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/HW6/PC_comb_logic.bdf" { { 648 768 928 744 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420079710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend NEW_PC:inst1\|PC_comb_logic:inst\|sign_extend:inst14 " "Elaborating entity \"sign_extend\" for hierarchy \"NEW_PC:inst1\|PC_comb_logic:inst\|sign_extend:inst14\"" {  } { { "HW6/PC_comb_logic.bdf" "inst14" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/HW6/PC_comb_logic.bdf" { { 648 600 760 744 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420079882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left_2_26bit NEW_PC:inst1\|PC_comb_logic:inst\|shift_left_2_26bit:inst16 " "Elaborating entity \"shift_left_2_26bit\" for hierarchy \"NEW_PC:inst1\|PC_comb_logic:inst\|shift_left_2_26bit:inst16\"" {  } { { "HW6/PC_comb_logic.bdf" "inst16" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/HW6/PC_comb_logic.bdf" { { 808 632 792 904 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420080070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux10 lpm_mux10:inst9 " "Elaborating entity \"lpm_mux10\" for hierarchy \"lpm_mux10:inst9\"" {  } { { "CPU.bdf" "inst9" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 104 -24 120 184 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420080305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux lpm_mux10:inst9\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"lpm_mux10:inst9\|lpm_mux:LPM_MUX_component\"" {  } { { "lpm_mux10.v" "LPM_MUX_component" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/lpm_mux10.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420080352 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux10:inst9\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"lpm_mux10:inst9\|lpm_mux:LPM_MUX_component\"" {  } { { "lpm_mux10.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/lpm_mux10.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595420080368 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux10:inst9\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"lpm_mux10:inst9\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Parameter \"lpm_size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420080368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420080368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420080368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420080368 ""}  } { { "lpm_mux10.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/lpm_mux10.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1595420080368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_boc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_boc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_boc " "Found entity 1: mux_boc" {  } { { "db/mux_boc.tdf" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/db/mux_boc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595420080555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595420080555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_boc lpm_mux10:inst9\|lpm_mux:LPM_MUX_component\|mux_boc:auto_generated " "Elaborating entity \"mux_boc\" for hierarchy \"lpm_mux10:inst9\|lpm_mux:LPM_MUX_component\|mux_boc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420080680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constantminusOne lpm_constantminusOne:inst8 " "Elaborating entity \"lpm_constantminusOne\" for hierarchy \"lpm_constantminusOne:inst8\"" {  } { { "CPU.bdf" "inst8" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 168 -176 -64 216 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420080946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant lpm_constantminusOne:inst8\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"lpm_constantminusOne:inst8\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constantminusOne.v" "LPM_CONSTANT_component" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/lpm_constantminusOne.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420081118 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_constantminusOne:inst8\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"lpm_constantminusOne:inst8\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constantminusOne.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/lpm_constantminusOne.v" 48 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595420081151 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_constantminusOne:inst8\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"lpm_constantminusOne:inst8\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 65535 " "Parameter \"lpm_cvalue\" = \"65535\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420081151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420081151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420081151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420081151 ""}  } { { "lpm_constantminusOne.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/lpm_constantminusOne.v" 48 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1595420081151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constantzero lpm_constantzero:inst7 " "Elaborating entity \"lpm_constantzero\" for hierarchy \"lpm_constantzero:inst7\"" {  } { { "CPU.bdf" "inst7" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 120 -176 -64 168 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420081354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant lpm_constantzero:inst7\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"lpm_constantzero:inst7\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constantzero.v" "LPM_CONSTANT_component" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/lpm_constantzero.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420081401 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_constantzero:inst7\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"lpm_constantzero:inst7\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constantzero.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/lpm_constantzero.v" 48 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595420081417 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_constantzero:inst7\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"lpm_constantzero:inst7\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 0 " "Parameter \"lpm_cvalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420081417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420081417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420081417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420081417 ""}  } { { "lpm_constantzero.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/lpm_constantzero.v" 48 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1595420081417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_DFF LPM_DFF:A_REG " "Elaborating entity \"LPM_DFF\" for hierarchy \"LPM_DFF:A_REG\"" {  } { { "CPU.bdf" "A_REG" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 400 880 1032 528 "A_REG" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420081417 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_DFF:A_REG " "Elaborated megafunction instantiation \"LPM_DFF:A_REG\"" {  } { { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 400 880 1032 528 "A_REG" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595420081495 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_DFF:A_REG " "Instantiated megafunction \"LPM_DFF:A_REG\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420081495 ""}  } { { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 400 880 1032 528 "A_REG" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1595420081495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HW7 HW7:RF " "Elaborating entity \"HW7\" for hierarchy \"HW7:RF\"" {  } { { "CPU.bdf" "RF" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 528 520 816 688 "RF" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420081667 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "lpm_shiftreg0 inst48 " "Block or symbol \"lpm_shiftreg0\" of instance \"inst48\" overlaps another block or symbol" {  } { { "HW7/HW7.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/HW7/HW7.bdf" { { 3464 800 944 3592 "inst48" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1595420081698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux0 HW7:RF\|lpm_mux0:inst11 " "Elaborating entity \"lpm_mux0\" for hierarchy \"HW7:RF\|lpm_mux0:inst11\"" {  } { { "HW7/HW7.bdf" "inst11" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/HW7/HW7.bdf" { { -344 1280 1840 -200 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420082198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux HW7:RF\|lpm_mux0:inst11\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"HW7:RF\|lpm_mux0:inst11\|lpm_mux:LPM_MUX_component\"" {  } { { "HW7/lpm_mux0.v" "LPM_MUX_component" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/HW7/lpm_mux0.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420082307 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HW7:RF\|lpm_mux0:inst11\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"HW7:RF\|lpm_mux0:inst11\|lpm_mux:LPM_MUX_component\"" {  } { { "HW7/lpm_mux0.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/HW7/lpm_mux0.v" 156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595420082323 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HW7:RF\|lpm_mux0:inst11\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"HW7:RF\|lpm_mux0:inst11\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 32 " "Parameter \"lpm_size\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420082323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420082323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420082323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 5 " "Parameter \"lpm_widths\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420082323 ""}  } { { "HW7/lpm_mux0.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/HW7/lpm_mux0.v" 156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1595420082323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0qc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0qc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0qc " "Found entity 1: mux_0qc" {  } { { "db/mux_0qc.tdf" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/db/mux_0qc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595420082588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595420082588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_0qc HW7:RF\|lpm_mux0:inst11\|lpm_mux:LPM_MUX_component\|mux_0qc:auto_generated " "Elaborating entity \"mux_0qc\" for hierarchy \"HW7:RF\|lpm_mux0:inst11\|lpm_mux:LPM_MUX_component\|mux_0qc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420082745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg0 HW7:RF\|lpm_shiftreg0:inst " "Elaborating entity \"lpm_shiftreg0\" for hierarchy \"HW7:RF\|lpm_shiftreg0:inst\"" {  } { { "HW7/HW7.bdf" "inst" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/HW7/HW7.bdf" { { -240 800 944 -112 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420083199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg HW7:RF\|lpm_shiftreg0:inst\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"HW7:RF\|lpm_shiftreg0:inst\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "HW7/lpm_shiftreg0.v" "LPM_SHIFTREG_component" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/HW7/lpm_shiftreg0.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420083215 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HW7:RF\|lpm_shiftreg0:inst\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborated megafunction instantiation \"HW7:RF\|lpm_shiftreg0:inst\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "HW7/lpm_shiftreg0.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/HW7/lpm_shiftreg0.v" 70 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595420083230 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HW7:RF\|lpm_shiftreg0:inst\|lpm_shiftreg:LPM_SHIFTREG_component " "Instantiated megafunction \"HW7:RF\|lpm_shiftreg0:inst\|lpm_shiftreg:LPM_SHIFTREG_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction LEFT " "Parameter \"lpm_direction\" = \"LEFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420083246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420083246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420083246 ""}  } { { "HW7/lpm_shiftreg0.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/HW7/lpm_shiftreg0.v" 70 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1595420083246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant0 HW7:RF\|lpm_constant0:inst7 " "Elaborating entity \"lpm_constant0\" for hierarchy \"HW7:RF\|lpm_constant0:inst7\"" {  } { { "HW7/HW7.bdf" "inst7" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/HW7/HW7.bdf" { { -208 496 608 -160 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420083558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant0_lpm_constant_r09 HW7:RF\|lpm_constant0:inst7\|lpm_constant0_lpm_constant_r09:lpm_constant0_lpm_constant_r09_component " "Elaborating entity \"lpm_constant0_lpm_constant_r09\" for hierarchy \"HW7:RF\|lpm_constant0:inst7\|lpm_constant0_lpm_constant_r09:lpm_constant0_lpm_constant_r09_component\"" {  } { { "HW7/lpm_constant0.v" "lpm_constant0_lpm_constant_r09_component" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/HW7/lpm_constant0.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420083777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux1 HW7:RF\|lpm_mux1:inst68 " "Elaborating entity \"lpm_mux1\" for hierarchy \"HW7:RF\|lpm_mux1:inst68\"" {  } { { "HW7/HW7.bdf" "inst68" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/HW7/HW7.bdf" { { 1056 512 656 1136 "inst68" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420084418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode1 HW7:RF\|lpm_decode1:inst51 " "Elaborating entity \"lpm_decode1\" for hierarchy \"HW7:RF\|lpm_decode1:inst51\"" {  } { { "HW7/HW7.bdf" "inst51" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/HW7/HW7.bdf" { { 24 8 136 584 "inst51" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420084918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode HW7:RF\|lpm_decode1:inst51\|lpm_decode:LPM_DECODE_component " "Elaborating entity \"lpm_decode\" for hierarchy \"HW7:RF\|lpm_decode1:inst51\|lpm_decode:LPM_DECODE_component\"" {  } { { "HW7/lpm_decode1.v" "LPM_DECODE_component" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/HW7/lpm_decode1.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420085074 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HW7:RF\|lpm_decode1:inst51\|lpm_decode:LPM_DECODE_component " "Elaborated megafunction instantiation \"HW7:RF\|lpm_decode1:inst51\|lpm_decode:LPM_DECODE_component\"" {  } { { "HW7/lpm_decode1.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/HW7/lpm_decode1.v" 186 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595420085090 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HW7:RF\|lpm_decode1:inst51\|lpm_decode:LPM_DECODE_component " "Instantiated megafunction \"HW7:RF\|lpm_decode1:inst51\|lpm_decode:LPM_DECODE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 32 " "Parameter \"lpm_decodes\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420085090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420085090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420085090 ""}  } { { "HW7/lpm_decode1.v" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/HW7/lpm_decode1.v" 186 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1595420085090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_isf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_isf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_isf " "Found entity 1: decode_isf" {  } { { "db/decode_isf.tdf" "" { Text "X:/University/BSc/Project/CA/ComputerArch/CPU/db/decode_isf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595420085340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595420085340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_isf HW7:RF\|lpm_decode1:inst51\|lpm_decode:LPM_DECODE_component\|decode_isf:auto_generated " "Elaborating entity \"decode_isf\" for hierarchy \"HW7:RF\|lpm_decode1:inst51\|lpm_decode:LPM_DECODE_component\|decode_isf:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420085465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ZERO_EXT10 ZERO_EXT10:inst10 " "Elaborating entity \"ZERO_EXT10\" for hierarchy \"ZERO_EXT10:inst10\"" {  } { { "CPU.bdf" "inst10" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 648 1520 1672 744 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1595420120321 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "NEW_PC:inst1\|PC_comb_logic:inst\|FA_32bit:inst20\|FA_16bit:inst1\|FA_4bit:inst2\|FA_1bit:inst4\|inst7 " "Inserted always-enabled tri-state buffer between \"NEW_PC:inst1\|PC_comb_logic:inst\|FA_32bit:inst20\|FA_16bit:inst1\|FA_4bit:inst2\|FA_1bit:inst4\|inst7\" and its non-tri-state driver." {  } { { "HW6/FA_1bit.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/HW6/FA_1bit.bdf" { { 104 728 792 152 "inst7" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1595420151884 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "NEW_PC:inst1\|PC_comb_logic:inst\|FA_32bit:inst20\|FA_16bit:inst1\|FA_4bit:inst2\|FA_1bit:inst3\|inst5 " "Inserted always-enabled tri-state buffer between \"NEW_PC:inst1\|PC_comb_logic:inst\|FA_32bit:inst20\|FA_16bit:inst1\|FA_4bit:inst2\|FA_1bit:inst3\|inst5\" and its non-tri-state driver." {  } { { "HW6/FA_1bit.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/HW6/FA_1bit.bdf" { { 192 776 840 240 "inst5" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1595420151884 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "NEW_PC:inst1\|PC_comb_logic:inst\|FA_32bit:inst20\|FA_16bit:inst1\|FA_4bit:inst2\|FA_1bit:inst2\|inst5 " "Inserted always-enabled tri-state buffer between \"NEW_PC:inst1\|PC_comb_logic:inst\|FA_32bit:inst20\|FA_16bit:inst1\|FA_4bit:inst2\|FA_1bit:inst2\|inst5\" and its non-tri-state driver." {  } { { "HW6/FA_1bit.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/HW6/FA_1bit.bdf" { { 192 776 840 240 "inst5" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1595420151884 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "NEW_PC:inst1\|PC_comb_logic:inst\|FA_32bit:inst20\|FA_16bit:inst1\|FA_4bit:inst2\|FA_1bit:inst\|inst5 " "Inserted always-enabled tri-state buffer between \"NEW_PC:inst1\|PC_comb_logic:inst\|FA_32bit:inst20\|FA_16bit:inst1\|FA_4bit:inst2\|FA_1bit:inst\|inst5\" and its non-tri-state driver." {  } { { "HW6/FA_1bit.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/HW6/FA_1bit.bdf" { { 192 776 840 240 "inst5" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1595420151884 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "NEW_PC:inst1\|PC_comb_logic:inst\|FA_32bit:inst20\|FA_16bit:inst1\|FA_4bit:inst1\|FA_1bit:inst4\|inst5 " "Inserted always-enabled tri-state buffer between \"NEW_PC:inst1\|PC_comb_logic:inst\|FA_32bit:inst20\|FA_16bit:inst1\|FA_4bit:inst1\|FA_1bit:inst4\|inst5\" and its non-tri-state driver." {  } { { "HW6/FA_1bit.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/HW6/FA_1bit.bdf" { { 192 776 840 240 "inst5" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1595420151884 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "NEW_PC:inst1\|PC_comb_logic:inst\|FA_32bit:inst20\|FA_16bit:inst1\|FA_4bit:inst1\|FA_1bit:inst3\|inst5 " "Inserted always-enabled tri-state buffer between \"NEW_PC:inst1\|PC_comb_logic:inst\|FA_32bit:inst20\|FA_16bit:inst1\|FA_4bit:inst1\|FA_1bit:inst3\|inst5\" and its non-tri-state driver." {  } { { "HW6/FA_1bit.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/HW6/FA_1bit.bdf" { { 192 776 840 240 "inst5" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1595420151884 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "NEW_PC:inst1\|PC_comb_logic:inst\|FA_32bit:inst20\|FA_16bit:inst1\|FA_4bit:inst1\|FA_1bit:inst2\|inst5 " "Inserted always-enabled tri-state buffer between \"NEW_PC:inst1\|PC_comb_logic:inst\|FA_32bit:inst20\|FA_16bit:inst1\|FA_4bit:inst1\|FA_1bit:inst2\|inst5\" and its non-tri-state driver." {  } { { "HW6/FA_1bit.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/HW6/FA_1bit.bdf" { { 192 776 840 240 "inst5" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1595420151884 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "NEW_PC:inst1\|PC_comb_logic:inst\|FA_32bit:inst20\|FA_16bit:inst1\|FA_4bit:inst1\|FA_1bit:inst\|inst5 " "Inserted always-enabled tri-state buffer between \"NEW_PC:inst1\|PC_comb_logic:inst\|FA_32bit:inst20\|FA_16bit:inst1\|FA_4bit:inst1\|FA_1bit:inst\|inst5\" and its non-tri-state driver." {  } { { "HW6/FA_1bit.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/HW6/FA_1bit.bdf" { { 192 776 840 240 "inst5" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1595420151884 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "NEW_PC:inst1\|PC_comb_logic:inst\|FA_32bit:inst20\|FA_16bit:inst1\|FA_4bit:inst\|FA_1bit:inst4\|inst5 " "Inserted always-enabled tri-state buffer between \"NEW_PC:inst1\|PC_comb_logic:inst\|FA_32bit:inst20\|FA_16bit:inst1\|FA_4bit:inst\|FA_1bit:inst4\|inst5\" and its non-tri-state driver." {  } { { "HW6/FA_1bit.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/HW6/FA_1bit.bdf" { { 192 776 840 240 "inst5" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1595420151884 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "NEW_PC:inst1\|PC_comb_logic:inst\|FA_32bit:inst20\|FA_16bit:inst1\|FA_4bit:inst\|FA_1bit:inst3\|inst5 " "Inserted always-enabled tri-state buffer between \"NEW_PC:inst1\|PC_comb_logic:inst\|FA_32bit:inst20\|FA_16bit:inst1\|FA_4bit:inst\|FA_1bit:inst3\|inst5\" and its non-tri-state driver." {  } { { "HW6/FA_1bit.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/HW6/FA_1bit.bdf" { { 192 776 840 240 "inst5" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1595420151884 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "NEW_PC:inst1\|PC_comb_logic:inst\|FA_32bit:inst20\|FA_16bit:inst1\|FA_4bit:inst\|FA_1bit:inst2\|inst5 " "Inserted always-enabled tri-state buffer between \"NEW_PC:inst1\|PC_comb_logic:inst\|FA_32bit:inst20\|FA_16bit:inst1\|FA_4bit:inst\|FA_1bit:inst2\|inst5\" and its non-tri-state driver." {  } { { "HW6/FA_1bit.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/HW6/FA_1bit.bdf" { { 192 776 840 240 "inst5" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1595420151884 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "NEW_PC:inst1\|PC_comb_logic:inst\|FA_32bit:inst20\|FA_16bit:inst1\|FA_4bit:inst\|FA_1bit:inst\|inst5 " "Inserted always-enabled tri-state buffer between \"NEW_PC:inst1\|PC_comb_logic:inst\|FA_32bit:inst20\|FA_16bit:inst1\|FA_4bit:inst\|FA_1bit:inst\|inst5\" and its non-tri-state driver." {  } { { "HW6/FA_1bit.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/HW6/FA_1bit.bdf" { { 192 776 840 240 "inst5" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1595420151884 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "NEW_PC:inst1\|PC_comb_logic:inst\|FA_32bit:inst20\|FA_16bit:inst1\|FA_4bit:inst3\|FA_1bit:inst4\|inst5 " "Inserted always-enabled tri-state buffer between \"NEW_PC:inst1\|PC_comb_logic:inst\|FA_32bit:inst20\|FA_16bit:inst1\|FA_4bit:inst3\|FA_1bit:inst4\|inst5\" and its non-tri-state driver." {  } { { "HW6/FA_1bit.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/HW6/FA_1bit.bdf" { { 192 776 840 240 "inst5" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1595420151884 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "NEW_PC:inst1\|PC_comb_logic:inst\|FA_32bit:inst20\|FA_16bit:inst1\|FA_4bit:inst3\|FA_1bit:inst3\|inst5 " "Inserted always-enabled tri-state buffer between \"NEW_PC:inst1\|PC_comb_logic:inst\|FA_32bit:inst20\|FA_16bit:inst1\|FA_4bit:inst3\|FA_1bit:inst3\|inst5\" and its non-tri-state driver." {  } { { "HW6/FA_1bit.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/HW6/FA_1bit.bdf" { { 192 776 840 240 "inst5" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1595420151884 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "NEW_PC:inst1\|PC_comb_logic:inst\|FA_32bit:inst20\|FA_16bit:inst1\|FA_4bit:inst3\|FA_1bit:inst2\|inst5 " "Inserted always-enabled tri-state buffer between \"NEW_PC:inst1\|PC_comb_logic:inst\|FA_32bit:inst20\|FA_16bit:inst1\|FA_4bit:inst3\|FA_1bit:inst2\|inst5\" and its non-tri-state driver." {  } { { "HW6/FA_1bit.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/HW6/FA_1bit.bdf" { { 192 776 840 240 "inst5" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1595420151884 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1595420151884 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NEW_PC:inst1\|PC_comb_logic:inst\|sign_extend:inst14\|OUT\[28\] NEW_PC:inst1\|PC_comb_logic:inst\|FA_32bit:inst20\|FA_16bit:inst1\|FA_4bit:inst2\|FA_1bit:inst3\|inst5 " "Converted the fan-out from the tri-state buffer \"NEW_PC:inst1\|PC_comb_logic:inst\|sign_extend:inst14\|OUT\[28\]\" to the node \"NEW_PC:inst1\|PC_comb_logic:inst\|FA_32bit:inst20\|FA_16bit:inst1\|FA_4bit:inst2\|FA_1bit:inst3\|inst5\" into an OR gate" {  } { { "HW6/sign_extend.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/HW6/sign_extend.bdf" { { 424 624 800 440 "OUT\[31..0\]" "" } { 360 616 920 376 "OUT\[14..0\]" "" } { 331 512 528 391 "OUT\[31..15\]" "" } { 352 600 616 406 "OUT\[31..0\]" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1595420152556 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NEW_PC:inst1\|PC_comb_logic:inst\|sign_extend:inst14\|OUT\[27\] NEW_PC:inst1\|PC_comb_logic:inst\|FA_32bit:inst20\|FA_16bit:inst1\|FA_4bit:inst2\|FA_1bit:inst2\|inst5 " "Converted the fan-out from the tri-state buffer \"NEW_PC:inst1\|PC_comb_logic:inst\|sign_extend:inst14\|OUT\[27\]\" to the node \"NEW_PC:inst1\|PC_comb_logic:inst\|FA_32bit:inst20\|FA_16bit:inst1\|FA_4bit:inst2\|FA_1bit:inst2\|inst5\" into an OR gate" {  } { { "HW6/sign_extend.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/HW6/sign_extend.bdf" { { 424 624 800 440 "OUT\[31..0\]" "" } { 360 616 920 376 "OUT\[14..0\]" "" } { 331 512 528 391 "OUT\[31..15\]" "" } { 352 600 616 406 "OUT\[31..0\]" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1595420152556 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NEW_PC:inst1\|PC_comb_logic:inst\|sign_extend:inst14\|OUT\[26\] NEW_PC:inst1\|PC_comb_logic:inst\|FA_32bit:inst20\|FA_16bit:inst1\|FA_4bit:inst2\|FA_1bit:inst\|inst5 " "Converted the fan-out from the tri-state buffer \"NEW_PC:inst1\|PC_comb_logic:inst\|sign_extend:inst14\|OUT\[26\]\" to the node \"NEW_PC:inst1\|PC_comb_logic:inst\|FA_32bit:inst20\|FA_16bit:inst1\|FA_4bit:inst2\|FA_1bit:inst\|inst5\" into an OR gate" {  } { { "HW6/sign_extend.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/HW6/sign_extend.bdf" { { 424 624 800 440 "OUT\[31..0\]" "" } { 360 616 920 376 "OUT\[14..0\]" "" } { 331 512 528 391 "OUT\[31..15\]" "" } { 352 600 616 406 "OUT\[31..0\]" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1595420152556 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NEW_PC:inst1\|PC_comb_logic:inst\|sign_extend:inst14\|OUT\[25\] NEW_PC:inst1\|PC_comb_logic:inst\|FA_32bit:inst20\|FA_16bit:inst1\|FA_4bit:inst1\|FA_1bit:inst4\|inst5 " "Converted the fan-out from the tri-state buffer \"NEW_PC:inst1\|PC_comb_logic:inst\|sign_extend:inst14\|OUT\[25\]\" to the node \"NEW_PC:inst1\|PC_comb_logic:inst\|FA_32bit:inst20\|FA_16bit:inst1\|FA_4bit:inst1\|FA_1bit:inst4\|inst5\" into an OR gate" {  } { { "HW6/sign_extend.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/HW6/sign_extend.bdf" { { 424 624 800 440 "OUT\[31..0\]" "" } { 360 616 920 376 "OUT\[14..0\]" "" } { 331 512 528 391 "OUT\[31..15\]" "" } { 352 600 616 406 "OUT\[31..0\]" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1595420152556 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NEW_PC:inst1\|PC_comb_logic:inst\|sign_extend:inst14\|OUT\[24\] NEW_PC:inst1\|PC_comb_logic:inst\|FA_32bit:inst20\|FA_16bit:inst1\|FA_4bit:inst1\|FA_1bit:inst3\|inst5 " "Converted the fan-out from the tri-state buffer \"NEW_PC:inst1\|PC_comb_logic:inst\|sign_extend:inst14\|OUT\[24\]\" to the node \"NEW_PC:inst1\|PC_comb_logic:inst\|FA_32bit:inst20\|FA_16bit:inst1\|FA_4bit:inst1\|FA_1bit:inst3\|inst5\" into an OR gate" {  } { { "HW6/sign_extend.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/HW6/sign_extend.bdf" { { 424 624 800 440 "OUT\[31..0\]" "" } { 360 616 920 376 "OUT\[14..0\]" "" } { 331 512 528 391 "OUT\[31..15\]" "" } { 352 600 616 406 "OUT\[31..0\]" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1595420152556 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NEW_PC:inst1\|PC_comb_logic:inst\|sign_extend:inst14\|OUT\[23\] NEW_PC:inst1\|PC_comb_logic:inst\|FA_32bit:inst20\|FA_16bit:inst1\|FA_4bit:inst1\|FA_1bit:inst2\|inst5 " "Converted the fan-out from the tri-state buffer \"NEW_PC:inst1\|PC_comb_logic:inst\|sign_extend:inst14\|OUT\[23\]\" to the node \"NEW_PC:inst1\|PC_comb_logic:inst\|FA_32bit:inst20\|FA_16bit:inst1\|FA_4bit:inst1\|FA_1bit:inst2\|inst5\" into an OR gate" {  } { { "HW6/sign_extend.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/HW6/sign_extend.bdf" { { 424 624 800 440 "OUT\[31..0\]" "" } { 360 616 920 376 "OUT\[14..0\]" "" } { 331 512 528 391 "OUT\[31..15\]" "" } { 352 600 616 406 "OUT\[31..0\]" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1595420152556 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NEW_PC:inst1\|PC_comb_logic:inst\|sign_extend:inst14\|OUT\[22\] NEW_PC:inst1\|PC_comb_logic:inst\|FA_32bit:inst20\|FA_16bit:inst1\|FA_4bit:inst1\|FA_1bit:inst\|inst5 " "Converted the fan-out from the tri-state buffer \"NEW_PC:inst1\|PC_comb_logic:inst\|sign_extend:inst14\|OUT\[22\]\" to the node \"NEW_PC:inst1\|PC_comb_logic:inst\|FA_32bit:inst20\|FA_16bit:inst1\|FA_4bit:inst1\|FA_1bit:inst\|inst5\" into an OR gate" {  } { { "HW6/sign_extend.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/HW6/sign_extend.bdf" { { 424 624 800 440 "OUT\[31..0\]" "" } { 360 616 920 376 "OUT\[14..0\]" "" } { 331 512 528 391 "OUT\[31..15\]" "" } { 352 600 616 406 "OUT\[31..0\]" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1595420152556 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NEW_PC:inst1\|PC_comb_logic:inst\|sign_extend:inst14\|OUT\[21\] NEW_PC:inst1\|PC_comb_logic:inst\|FA_32bit:inst20\|FA_16bit:inst1\|FA_4bit:inst\|FA_1bit:inst4\|inst5 " "Converted the fan-out from the tri-state buffer \"NEW_PC:inst1\|PC_comb_logic:inst\|sign_extend:inst14\|OUT\[21\]\" to the node \"NEW_PC:inst1\|PC_comb_logic:inst\|FA_32bit:inst20\|FA_16bit:inst1\|FA_4bit:inst\|FA_1bit:inst4\|inst5\" into an OR gate" {  } { { "HW6/sign_extend.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/HW6/sign_extend.bdf" { { 424 624 800 440 "OUT\[31..0\]" "" } { 360 616 920 376 "OUT\[14..0\]" "" } { 331 512 528 391 "OUT\[31..15\]" "" } { 352 600 616 406 "OUT\[31..0\]" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1595420152556 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NEW_PC:inst1\|PC_comb_logic:inst\|sign_extend:inst14\|OUT\[20\] NEW_PC:inst1\|PC_comb_logic:inst\|FA_32bit:inst20\|FA_16bit:inst1\|FA_4bit:inst\|FA_1bit:inst3\|inst5 " "Converted the fan-out from the tri-state buffer \"NEW_PC:inst1\|PC_comb_logic:inst\|sign_extend:inst14\|OUT\[20\]\" to the node \"NEW_PC:inst1\|PC_comb_logic:inst\|FA_32bit:inst20\|FA_16bit:inst1\|FA_4bit:inst\|FA_1bit:inst3\|inst5\" into an OR gate" {  } { { "HW6/sign_extend.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/HW6/sign_extend.bdf" { { 424 624 800 440 "OUT\[31..0\]" "" } { 360 616 920 376 "OUT\[14..0\]" "" } { 331 512 528 391 "OUT\[31..15\]" "" } { 352 600 616 406 "OUT\[31..0\]" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1595420152556 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NEW_PC:inst1\|PC_comb_logic:inst\|sign_extend:inst14\|OUT\[19\] NEW_PC:inst1\|PC_comb_logic:inst\|FA_32bit:inst20\|FA_16bit:inst1\|FA_4bit:inst\|FA_1bit:inst2\|inst5 " "Converted the fan-out from the tri-state buffer \"NEW_PC:inst1\|PC_comb_logic:inst\|sign_extend:inst14\|OUT\[19\]\" to the node \"NEW_PC:inst1\|PC_comb_logic:inst\|FA_32bit:inst20\|FA_16bit:inst1\|FA_4bit:inst\|FA_1bit:inst2\|inst5\" into an OR gate" {  } { { "HW6/sign_extend.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/HW6/sign_extend.bdf" { { 424 624 800 440 "OUT\[31..0\]" "" } { 360 616 920 376 "OUT\[14..0\]" "" } { 331 512 528 391 "OUT\[31..15\]" "" } { 352 600 616 406 "OUT\[31..0\]" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1595420152556 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NEW_PC:inst1\|PC_comb_logic:inst\|sign_extend:inst14\|OUT\[18\] NEW_PC:inst1\|PC_comb_logic:inst\|FA_32bit:inst20\|FA_16bit:inst1\|FA_4bit:inst\|FA_1bit:inst\|inst5 " "Converted the fan-out from the tri-state buffer \"NEW_PC:inst1\|PC_comb_logic:inst\|sign_extend:inst14\|OUT\[18\]\" to the node \"NEW_PC:inst1\|PC_comb_logic:inst\|FA_32bit:inst20\|FA_16bit:inst1\|FA_4bit:inst\|FA_1bit:inst\|inst5\" into an OR gate" {  } { { "HW6/sign_extend.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/HW6/sign_extend.bdf" { { 424 624 800 440 "OUT\[31..0\]" "" } { 360 616 920 376 "OUT\[14..0\]" "" } { 331 512 528 391 "OUT\[31..15\]" "" } { 352 600 616 406 "OUT\[31..0\]" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1595420152556 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NEW_PC:inst1\|PC_comb_logic:inst\|sign_extend:inst14\|OUT\[17\] NEW_PC:inst1\|PC_comb_logic:inst\|FA_32bit:inst20\|FA_16bit:inst1\|FA_4bit:inst3\|FA_1bit:inst4\|inst5 " "Converted the fan-out from the tri-state buffer \"NEW_PC:inst1\|PC_comb_logic:inst\|sign_extend:inst14\|OUT\[17\]\" to the node \"NEW_PC:inst1\|PC_comb_logic:inst\|FA_32bit:inst20\|FA_16bit:inst1\|FA_4bit:inst3\|FA_1bit:inst4\|inst5\" into an OR gate" {  } { { "HW6/sign_extend.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/HW6/sign_extend.bdf" { { 424 624 800 440 "OUT\[31..0\]" "" } { 360 616 920 376 "OUT\[14..0\]" "" } { 331 512 528 391 "OUT\[31..15\]" "" } { 352 600 616 406 "OUT\[31..0\]" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1595420152556 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NEW_PC:inst1\|PC_comb_logic:inst\|sign_extend:inst14\|OUT\[16\] NEW_PC:inst1\|PC_comb_logic:inst\|FA_32bit:inst20\|FA_16bit:inst1\|FA_4bit:inst3\|FA_1bit:inst3\|inst5 " "Converted the fan-out from the tri-state buffer \"NEW_PC:inst1\|PC_comb_logic:inst\|sign_extend:inst14\|OUT\[16\]\" to the node \"NEW_PC:inst1\|PC_comb_logic:inst\|FA_32bit:inst20\|FA_16bit:inst1\|FA_4bit:inst3\|FA_1bit:inst3\|inst5\" into an OR gate" {  } { { "HW6/sign_extend.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/HW6/sign_extend.bdf" { { 424 624 800 440 "OUT\[31..0\]" "" } { 360 616 920 376 "OUT\[14..0\]" "" } { 331 512 528 391 "OUT\[31..15\]" "" } { 352 600 616 406 "OUT\[31..0\]" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1595420152556 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NEW_PC:inst1\|PC_comb_logic:inst\|sign_extend:inst14\|OUT\[15\] NEW_PC:inst1\|PC_comb_logic:inst\|FA_32bit:inst20\|FA_16bit:inst1\|FA_4bit:inst3\|FA_1bit:inst2\|inst5 " "Converted the fan-out from the tri-state buffer \"NEW_PC:inst1\|PC_comb_logic:inst\|sign_extend:inst14\|OUT\[15\]\" to the node \"NEW_PC:inst1\|PC_comb_logic:inst\|FA_32bit:inst20\|FA_16bit:inst1\|FA_4bit:inst3\|FA_1bit:inst2\|inst5\" into an OR gate" {  } { { "HW6/sign_extend.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/HW6/sign_extend.bdf" { { 424 624 800 440 "OUT\[31..0\]" "" } { 360 616 920 376 "OUT\[14..0\]" "" } { 331 512 528 391 "OUT\[31..15\]" "" } { 352 600 616 406 "OUT\[31..0\]" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1595420152556 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1595420152556 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[1\] GND " "Pin \"pc\[1\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 152 608 784 168 "pc\[31..0\]" "" } { 120 536 593 136 "PC\[31..0\]" "" } { 152 552 608 164 "PC\[31..0\]" "" } { 592 -176 -119 608 "PC\[16..2\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1595420166146 "|CPU|pc[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[0\] GND " "Pin \"pc\[0\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 152 608 784 168 "pc\[31..0\]" "" } { 120 536 593 136 "PC\[31..0\]" "" } { 152 552 608 164 "PC\[31..0\]" "" } { 592 -176 -119 608 "PC\[16..2\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1595420166146 "|CPU|pc[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1595420166146 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1595420246482 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595420246482 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3894 " "Implemented 3894 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1595420251564 ""} { "Info" "ICUT_CUT_TM_OPINS" "256 " "Implemented 256 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1595420251564 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3476 " "Implemented 3476 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1595420251564 ""} { "Info" "ICUT_CUT_TM_RAMS" "160 " "Implemented 160 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1595420251564 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1595420251564 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4698 " "Peak virtual memory: 4698 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1595420252969 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 22 16:47:31 2020 " "Processing ended: Wed Jul 22 16:47:31 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1595420252969 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:37 " "Elapsed time: 00:03:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1595420252969 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:45 " "Total CPU time (on all processors): 00:02:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1595420252969 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1595420252969 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1595420271135 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1595420271369 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 22 16:47:36 2020 " "Processing started: Wed Jul 22 16:47:36 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1595420271369 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1595420271369 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CPU -c ALU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CPU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1595420271400 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1595420276659 ""}
{ "Info" "0" "" "Project  = CPU" {  } {  } 0 0 "Project  = CPU" 0 0 "Fitter" 0 0 1595420276659 ""}
{ "Info" "0" "" "Revision = ALU" {  } {  } 0 0 "Revision = ALU" 0 0 "Fitter" 0 0 1595420276659 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1595420280831 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "ALU EP2C70F672C6 " "Automatically selected device EP2C70F672C6 for design ALU" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1595420281909 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1595420281956 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1595420283410 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1595420283488 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F672C6 " "Device EP2C35F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1595420286644 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1595420286644 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1595420286644 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 9110 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1595420286770 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 9111 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1595420286770 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AE24 " "Pin ~LVDS195p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 9112 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1595420286770 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1595420286770 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1595420287020 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "258 258 " "No exact pin location assignment(s) for 258 pins of 258 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "eq " "Pin eq not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { eq } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 584 1288 1464 600 "eq" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { eq } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 583 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[19\] " "Pin instr\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[19] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 352 680 856 368 "instr" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 335 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[18\] " "Pin instr\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[18] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 352 680 856 368 "instr" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 336 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[17\] " "Pin instr\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[17] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 352 680 856 368 "instr" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 337 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[16\] " "Pin instr\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[16] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 352 680 856 368 "instr" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 338 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[15\] " "Pin instr\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[15] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 352 680 856 368 "instr" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 339 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[14\] " "Pin instr\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[14] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 352 680 856 368 "instr" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 340 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[13\] " "Pin instr\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[13] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 352 680 856 368 "instr" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 341 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[12\] " "Pin instr\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[12] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 352 680 856 368 "instr" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 342 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[11\] " "Pin instr\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[11] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 352 680 856 368 "instr" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 343 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[10\] " "Pin instr\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[10] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 352 680 856 368 "instr" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 344 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[9\] " "Pin instr\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[9] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 352 680 856 368 "instr" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 345 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[8\] " "Pin instr\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[8] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 352 680 856 368 "instr" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 346 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[7\] " "Pin instr\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[7] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 352 680 856 368 "instr" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 347 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[6\] " "Pin instr\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[6] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 352 680 856 368 "instr" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 348 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[5\] " "Pin instr\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[5] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 352 680 856 368 "instr" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 349 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[4\] " "Pin instr\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[4] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 352 680 856 368 "instr" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 350 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[3\] " "Pin instr\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[3] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 352 680 856 368 "instr" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 351 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[2\] " "Pin instr\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[2] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 352 680 856 368 "instr" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 352 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[1\] " "Pin instr\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[1] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 352 680 856 368 "instr" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 353 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[0\] " "Pin instr\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[0] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 352 680 856 368 "instr" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 354 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[31\] " "Pin pc\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[31] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 152 608 784 168 "pc" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 355 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[30\] " "Pin pc\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[30] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 152 608 784 168 "pc" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 356 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[29\] " "Pin pc\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[29] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 152 608 784 168 "pc" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 357 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[28\] " "Pin pc\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[28] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 152 608 784 168 "pc" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 358 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[27\] " "Pin pc\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[27] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 152 608 784 168 "pc" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 359 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[26\] " "Pin pc\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[26] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 152 608 784 168 "pc" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 360 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[25\] " "Pin pc\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[25] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 152 608 784 168 "pc" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 361 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[24\] " "Pin pc\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[24] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 152 608 784 168 "pc" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 362 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[23\] " "Pin pc\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[23] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 152 608 784 168 "pc" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 363 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[22\] " "Pin pc\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[22] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 152 608 784 168 "pc" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 364 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[21\] " "Pin pc\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[21] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 152 608 784 168 "pc" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 365 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[20\] " "Pin pc\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[20] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 152 608 784 168 "pc" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 366 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[19\] " "Pin pc\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[19] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 152 608 784 168 "pc" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 367 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[18\] " "Pin pc\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[18] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 152 608 784 168 "pc" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 368 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[17\] " "Pin pc\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[17] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 152 608 784 168 "pc" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 369 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[16\] " "Pin pc\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[16] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 152 608 784 168 "pc" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 370 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[15\] " "Pin pc\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[15] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 152 608 784 168 "pc" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 371 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[14\] " "Pin pc\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[14] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 152 608 784 168 "pc" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 372 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[13\] " "Pin pc\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[13] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 152 608 784 168 "pc" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 373 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[12\] " "Pin pc\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[12] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 152 608 784 168 "pc" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 374 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[11\] " "Pin pc\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[11] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 152 608 784 168 "pc" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 375 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[10\] " "Pin pc\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[10] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 152 608 784 168 "pc" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 376 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[9\] " "Pin pc\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[9] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 152 608 784 168 "pc" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 377 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[8\] " "Pin pc\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[8] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 152 608 784 168 "pc" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 378 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[7\] " "Pin pc\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[7] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 152 608 784 168 "pc" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 379 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[6\] " "Pin pc\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[6] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 152 608 784 168 "pc" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 380 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[5\] " "Pin pc\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[5] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 152 608 784 168 "pc" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 381 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[4\] " "Pin pc\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[4] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 152 608 784 168 "pc" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 382 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[3\] " "Pin pc\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[3] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 152 608 784 168 "pc" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 383 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[2\] " "Pin pc\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[2] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 152 608 784 168 "pc" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 384 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[1\] " "Pin pc\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[1] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 152 608 784 168 "pc" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 385 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[0\] " "Pin pc\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[0] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 152 608 784 168 "pc" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 386 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "do_update " "Pin do_update not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { do_update } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 256 680 856 272 "do_update" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { do_update } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 586 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadDataOne\[31\] " "Pin ReadDataOne\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadDataOne[31] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 688 600 797 704 "ReadDataOne" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadDataOne[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 387 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadDataOne\[30\] " "Pin ReadDataOne\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadDataOne[30] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 688 600 797 704 "ReadDataOne" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadDataOne[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 388 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadDataOne\[29\] " "Pin ReadDataOne\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadDataOne[29] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 688 600 797 704 "ReadDataOne" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadDataOne[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 389 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadDataOne\[28\] " "Pin ReadDataOne\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadDataOne[28] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 688 600 797 704 "ReadDataOne" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadDataOne[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 390 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadDataOne\[27\] " "Pin ReadDataOne\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadDataOne[27] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 688 600 797 704 "ReadDataOne" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadDataOne[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 391 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadDataOne\[26\] " "Pin ReadDataOne\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadDataOne[26] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 688 600 797 704 "ReadDataOne" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadDataOne[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 392 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadDataOne\[25\] " "Pin ReadDataOne\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadDataOne[25] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 688 600 797 704 "ReadDataOne" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadDataOne[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 393 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadDataOne\[24\] " "Pin ReadDataOne\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadDataOne[24] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 688 600 797 704 "ReadDataOne" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadDataOne[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 394 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadDataOne\[23\] " "Pin ReadDataOne\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadDataOne[23] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 688 600 797 704 "ReadDataOne" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadDataOne[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 395 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadDataOne\[22\] " "Pin ReadDataOne\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadDataOne[22] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 688 600 797 704 "ReadDataOne" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadDataOne[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 396 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadDataOne\[21\] " "Pin ReadDataOne\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadDataOne[21] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 688 600 797 704 "ReadDataOne" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadDataOne[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 397 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadDataOne\[20\] " "Pin ReadDataOne\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadDataOne[20] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 688 600 797 704 "ReadDataOne" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadDataOne[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 398 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadDataOne\[19\] " "Pin ReadDataOne\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadDataOne[19] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 688 600 797 704 "ReadDataOne" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadDataOne[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 399 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadDataOne\[18\] " "Pin ReadDataOne\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadDataOne[18] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 688 600 797 704 "ReadDataOne" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadDataOne[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 400 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadDataOne\[17\] " "Pin ReadDataOne\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadDataOne[17] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 688 600 797 704 "ReadDataOne" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadDataOne[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 401 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadDataOne\[16\] " "Pin ReadDataOne\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadDataOne[16] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 688 600 797 704 "ReadDataOne" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadDataOne[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 402 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadDataOne\[15\] " "Pin ReadDataOne\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadDataOne[15] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 688 600 797 704 "ReadDataOne" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadDataOne[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 403 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadDataOne\[14\] " "Pin ReadDataOne\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadDataOne[14] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 688 600 797 704 "ReadDataOne" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadDataOne[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 404 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadDataOne\[13\] " "Pin ReadDataOne\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadDataOne[13] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 688 600 797 704 "ReadDataOne" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadDataOne[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 405 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadDataOne\[12\] " "Pin ReadDataOne\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadDataOne[12] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 688 600 797 704 "ReadDataOne" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadDataOne[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 406 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadDataOne\[11\] " "Pin ReadDataOne\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadDataOne[11] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 688 600 797 704 "ReadDataOne" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadDataOne[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 407 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadDataOne\[10\] " "Pin ReadDataOne\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadDataOne[10] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 688 600 797 704 "ReadDataOne" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadDataOne[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 408 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadDataOne\[9\] " "Pin ReadDataOne\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadDataOne[9] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 688 600 797 704 "ReadDataOne" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadDataOne[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 409 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadDataOne\[8\] " "Pin ReadDataOne\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadDataOne[8] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 688 600 797 704 "ReadDataOne" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadDataOne[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 410 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadDataOne\[7\] " "Pin ReadDataOne\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadDataOne[7] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 688 600 797 704 "ReadDataOne" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadDataOne[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 411 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadDataOne\[6\] " "Pin ReadDataOne\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadDataOne[6] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 688 600 797 704 "ReadDataOne" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadDataOne[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 412 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadDataOne\[5\] " "Pin ReadDataOne\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadDataOne[5] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 688 600 797 704 "ReadDataOne" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadDataOne[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 413 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadDataOne\[4\] " "Pin ReadDataOne\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadDataOne[4] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 688 600 797 704 "ReadDataOne" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadDataOne[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 414 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadDataOne\[3\] " "Pin ReadDataOne\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadDataOne[3] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 688 600 797 704 "ReadDataOne" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadDataOne[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 415 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadDataOne\[2\] " "Pin ReadDataOne\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadDataOne[2] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 688 600 797 704 "ReadDataOne" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadDataOne[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 416 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadDataOne\[1\] " "Pin ReadDataOne\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadDataOne[1] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 688 600 797 704 "ReadDataOne" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadDataOne[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 417 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadDataOne\[0\] " "Pin ReadDataOne\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadDataOne[0] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 688 600 797 704 "ReadDataOne" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadDataOne[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 418 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_write " "Pin reg_write not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg_write } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 280 680 856 296 "reg_write" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_write } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 587 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "is_shamt_load " "Pin is_shamt_load not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { is_shamt_load } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 304 680 856 320 "is_shamt_load" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { is_shamt_load } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 588 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadDataTwo\[31\] " "Pin ReadDataTwo\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadDataTwo[31] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 704 600 796 720 "ReadDataTwo" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadDataTwo[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 419 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadDataTwo\[30\] " "Pin ReadDataTwo\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadDataTwo[30] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 704 600 796 720 "ReadDataTwo" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadDataTwo[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 420 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadDataTwo\[29\] " "Pin ReadDataTwo\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadDataTwo[29] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 704 600 796 720 "ReadDataTwo" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadDataTwo[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 421 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadDataTwo\[28\] " "Pin ReadDataTwo\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadDataTwo[28] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 704 600 796 720 "ReadDataTwo" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadDataTwo[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 422 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadDataTwo\[27\] " "Pin ReadDataTwo\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadDataTwo[27] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 704 600 796 720 "ReadDataTwo" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadDataTwo[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 423 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadDataTwo\[26\] " "Pin ReadDataTwo\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadDataTwo[26] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 704 600 796 720 "ReadDataTwo" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadDataTwo[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 424 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadDataTwo\[25\] " "Pin ReadDataTwo\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadDataTwo[25] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 704 600 796 720 "ReadDataTwo" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadDataTwo[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 425 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadDataTwo\[24\] " "Pin ReadDataTwo\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadDataTwo[24] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 704 600 796 720 "ReadDataTwo" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadDataTwo[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 426 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadDataTwo\[23\] " "Pin ReadDataTwo\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadDataTwo[23] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 704 600 796 720 "ReadDataTwo" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadDataTwo[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 427 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadDataTwo\[22\] " "Pin ReadDataTwo\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadDataTwo[22] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 704 600 796 720 "ReadDataTwo" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadDataTwo[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 428 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadDataTwo\[21\] " "Pin ReadDataTwo\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadDataTwo[21] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 704 600 796 720 "ReadDataTwo" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadDataTwo[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 429 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadDataTwo\[20\] " "Pin ReadDataTwo\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadDataTwo[20] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 704 600 796 720 "ReadDataTwo" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadDataTwo[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 430 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadDataTwo\[19\] " "Pin ReadDataTwo\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadDataTwo[19] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 704 600 796 720 "ReadDataTwo" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadDataTwo[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 431 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadDataTwo\[18\] " "Pin ReadDataTwo\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadDataTwo[18] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 704 600 796 720 "ReadDataTwo" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadDataTwo[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 432 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadDataTwo\[17\] " "Pin ReadDataTwo\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadDataTwo[17] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 704 600 796 720 "ReadDataTwo" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadDataTwo[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 433 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadDataTwo\[16\] " "Pin ReadDataTwo\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadDataTwo[16] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 704 600 796 720 "ReadDataTwo" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadDataTwo[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 434 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadDataTwo\[15\] " "Pin ReadDataTwo\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadDataTwo[15] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 704 600 796 720 "ReadDataTwo" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadDataTwo[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 435 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadDataTwo\[14\] " "Pin ReadDataTwo\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadDataTwo[14] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 704 600 796 720 "ReadDataTwo" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadDataTwo[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 436 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadDataTwo\[13\] " "Pin ReadDataTwo\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadDataTwo[13] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 704 600 796 720 "ReadDataTwo" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadDataTwo[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 437 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadDataTwo\[12\] " "Pin ReadDataTwo\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadDataTwo[12] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 704 600 796 720 "ReadDataTwo" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadDataTwo[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 438 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadDataTwo\[11\] " "Pin ReadDataTwo\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadDataTwo[11] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 704 600 796 720 "ReadDataTwo" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadDataTwo[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 439 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadDataTwo\[10\] " "Pin ReadDataTwo\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadDataTwo[10] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 704 600 796 720 "ReadDataTwo" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadDataTwo[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 440 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadDataTwo\[9\] " "Pin ReadDataTwo\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadDataTwo[9] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 704 600 796 720 "ReadDataTwo" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadDataTwo[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 441 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadDataTwo\[8\] " "Pin ReadDataTwo\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadDataTwo[8] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 704 600 796 720 "ReadDataTwo" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadDataTwo[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 442 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadDataTwo\[7\] " "Pin ReadDataTwo\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadDataTwo[7] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 704 600 796 720 "ReadDataTwo" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadDataTwo[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 443 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadDataTwo\[6\] " "Pin ReadDataTwo\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadDataTwo[6] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 704 600 796 720 "ReadDataTwo" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadDataTwo[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 444 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadDataTwo\[5\] " "Pin ReadDataTwo\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadDataTwo[5] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 704 600 796 720 "ReadDataTwo" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadDataTwo[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 445 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadDataTwo\[4\] " "Pin ReadDataTwo\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadDataTwo[4] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 704 600 796 720 "ReadDataTwo" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadDataTwo[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 446 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadDataTwo\[3\] " "Pin ReadDataTwo\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadDataTwo[3] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 704 600 796 720 "ReadDataTwo" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadDataTwo[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 447 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadDataTwo\[2\] " "Pin ReadDataTwo\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadDataTwo[2] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 704 600 796 720 "ReadDataTwo" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadDataTwo[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 448 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadDataTwo\[1\] " "Pin ReadDataTwo\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadDataTwo[1] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 704 600 796 720 "ReadDataTwo" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadDataTwo[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 449 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadDataTwo\[0\] " "Pin ReadDataTwo\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ReadDataTwo[0] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 704 600 796 720 "ReadDataTwo" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ReadDataTwo[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 450 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "zero " "Pin zero not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { zero } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 600 1288 1464 616 "zero" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { zero } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 589 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sgn " "Pin sgn not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sgn } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 616 1288 1464 632 "sgn" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sgn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 590 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "overflow " "Pin overflow not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { overflow } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 632 1288 1464 648 "overflow" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { overflow } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 591 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst_cache_en " "Pin inst_cache_en not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { inst_cache_en } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 328 680 856 344 "inst_cache_en" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst_cache_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 592 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_1_IN\[31\] " "Pin ALU_1_IN\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_1_IN[31] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 440 1120 1298 456 "ALU_1_IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_1_IN[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 451 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_1_IN\[30\] " "Pin ALU_1_IN\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_1_IN[30] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 440 1120 1298 456 "ALU_1_IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_1_IN[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 452 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_1_IN\[29\] " "Pin ALU_1_IN\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_1_IN[29] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 440 1120 1298 456 "ALU_1_IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_1_IN[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 453 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_1_IN\[28\] " "Pin ALU_1_IN\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_1_IN[28] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 440 1120 1298 456 "ALU_1_IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_1_IN[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 454 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_1_IN\[27\] " "Pin ALU_1_IN\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_1_IN[27] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 440 1120 1298 456 "ALU_1_IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_1_IN[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 455 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_1_IN\[26\] " "Pin ALU_1_IN\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_1_IN[26] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 440 1120 1298 456 "ALU_1_IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_1_IN[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 456 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_1_IN\[25\] " "Pin ALU_1_IN\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_1_IN[25] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 440 1120 1298 456 "ALU_1_IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_1_IN[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 457 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_1_IN\[24\] " "Pin ALU_1_IN\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_1_IN[24] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 440 1120 1298 456 "ALU_1_IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_1_IN[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 458 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_1_IN\[23\] " "Pin ALU_1_IN\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_1_IN[23] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 440 1120 1298 456 "ALU_1_IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_1_IN[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 459 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_1_IN\[22\] " "Pin ALU_1_IN\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_1_IN[22] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 440 1120 1298 456 "ALU_1_IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_1_IN[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 460 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_1_IN\[21\] " "Pin ALU_1_IN\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_1_IN[21] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 440 1120 1298 456 "ALU_1_IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_1_IN[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 461 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_1_IN\[20\] " "Pin ALU_1_IN\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_1_IN[20] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 440 1120 1298 456 "ALU_1_IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_1_IN[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 462 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_1_IN\[19\] " "Pin ALU_1_IN\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_1_IN[19] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 440 1120 1298 456 "ALU_1_IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_1_IN[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 463 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_1_IN\[18\] " "Pin ALU_1_IN\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_1_IN[18] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 440 1120 1298 456 "ALU_1_IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_1_IN[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 464 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_1_IN\[17\] " "Pin ALU_1_IN\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_1_IN[17] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 440 1120 1298 456 "ALU_1_IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_1_IN[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 465 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_1_IN\[16\] " "Pin ALU_1_IN\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_1_IN[16] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 440 1120 1298 456 "ALU_1_IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_1_IN[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 466 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_1_IN\[15\] " "Pin ALU_1_IN\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_1_IN[15] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 440 1120 1298 456 "ALU_1_IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_1_IN[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 467 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_1_IN\[14\] " "Pin ALU_1_IN\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_1_IN[14] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 440 1120 1298 456 "ALU_1_IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_1_IN[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 468 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_1_IN\[13\] " "Pin ALU_1_IN\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_1_IN[13] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 440 1120 1298 456 "ALU_1_IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_1_IN[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 469 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_1_IN\[12\] " "Pin ALU_1_IN\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_1_IN[12] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 440 1120 1298 456 "ALU_1_IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_1_IN[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 470 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_1_IN\[11\] " "Pin ALU_1_IN\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_1_IN[11] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 440 1120 1298 456 "ALU_1_IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_1_IN[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 471 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_1_IN\[10\] " "Pin ALU_1_IN\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_1_IN[10] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 440 1120 1298 456 "ALU_1_IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_1_IN[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 472 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_1_IN\[9\] " "Pin ALU_1_IN\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_1_IN[9] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 440 1120 1298 456 "ALU_1_IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_1_IN[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 473 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_1_IN\[8\] " "Pin ALU_1_IN\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_1_IN[8] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 440 1120 1298 456 "ALU_1_IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_1_IN[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 474 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_1_IN\[7\] " "Pin ALU_1_IN\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_1_IN[7] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 440 1120 1298 456 "ALU_1_IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_1_IN[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 475 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_1_IN\[6\] " "Pin ALU_1_IN\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_1_IN[6] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 440 1120 1298 456 "ALU_1_IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_1_IN[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 476 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_1_IN\[5\] " "Pin ALU_1_IN\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_1_IN[5] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 440 1120 1298 456 "ALU_1_IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_1_IN[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 477 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_1_IN\[4\] " "Pin ALU_1_IN\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_1_IN[4] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 440 1120 1298 456 "ALU_1_IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_1_IN[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 478 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_1_IN\[3\] " "Pin ALU_1_IN\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_1_IN[3] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 440 1120 1298 456 "ALU_1_IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_1_IN[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 479 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_1_IN\[2\] " "Pin ALU_1_IN\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_1_IN[2] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 440 1120 1298 456 "ALU_1_IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_1_IN[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 480 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_1_IN\[1\] " "Pin ALU_1_IN\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_1_IN[1] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 440 1120 1298 456 "ALU_1_IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_1_IN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 481 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_1_IN\[0\] " "Pin ALU_1_IN\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_1_IN[0] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 440 1120 1298 456 "ALU_1_IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_1_IN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 482 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_2_IN\[31\] " "Pin ALU_2_IN\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_2_IN[31] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 456 1128 1306 472 "ALU_2_IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_2_IN[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 483 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_2_IN\[30\] " "Pin ALU_2_IN\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_2_IN[30] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 456 1128 1306 472 "ALU_2_IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_2_IN[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 484 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_2_IN\[29\] " "Pin ALU_2_IN\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_2_IN[29] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 456 1128 1306 472 "ALU_2_IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_2_IN[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 485 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_2_IN\[28\] " "Pin ALU_2_IN\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_2_IN[28] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 456 1128 1306 472 "ALU_2_IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_2_IN[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 486 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_2_IN\[27\] " "Pin ALU_2_IN\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_2_IN[27] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 456 1128 1306 472 "ALU_2_IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_2_IN[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 487 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_2_IN\[26\] " "Pin ALU_2_IN\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_2_IN[26] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 456 1128 1306 472 "ALU_2_IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_2_IN[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 488 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_2_IN\[25\] " "Pin ALU_2_IN\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_2_IN[25] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 456 1128 1306 472 "ALU_2_IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_2_IN[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 489 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_2_IN\[24\] " "Pin ALU_2_IN\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_2_IN[24] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 456 1128 1306 472 "ALU_2_IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_2_IN[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 490 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_2_IN\[23\] " "Pin ALU_2_IN\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_2_IN[23] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 456 1128 1306 472 "ALU_2_IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_2_IN[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 491 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_2_IN\[22\] " "Pin ALU_2_IN\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_2_IN[22] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 456 1128 1306 472 "ALU_2_IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_2_IN[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 492 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_2_IN\[21\] " "Pin ALU_2_IN\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_2_IN[21] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 456 1128 1306 472 "ALU_2_IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_2_IN[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 493 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_2_IN\[20\] " "Pin ALU_2_IN\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_2_IN[20] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 456 1128 1306 472 "ALU_2_IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_2_IN[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 494 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_2_IN\[19\] " "Pin ALU_2_IN\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_2_IN[19] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 456 1128 1306 472 "ALU_2_IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_2_IN[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 495 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_2_IN\[18\] " "Pin ALU_2_IN\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_2_IN[18] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 456 1128 1306 472 "ALU_2_IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_2_IN[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 496 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_2_IN\[17\] " "Pin ALU_2_IN\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_2_IN[17] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 456 1128 1306 472 "ALU_2_IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_2_IN[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 497 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_2_IN\[16\] " "Pin ALU_2_IN\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_2_IN[16] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 456 1128 1306 472 "ALU_2_IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_2_IN[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 498 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_2_IN\[15\] " "Pin ALU_2_IN\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_2_IN[15] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 456 1128 1306 472 "ALU_2_IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_2_IN[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 499 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_2_IN\[14\] " "Pin ALU_2_IN\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_2_IN[14] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 456 1128 1306 472 "ALU_2_IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_2_IN[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 500 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_2_IN\[13\] " "Pin ALU_2_IN\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_2_IN[13] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 456 1128 1306 472 "ALU_2_IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_2_IN[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 501 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_2_IN\[12\] " "Pin ALU_2_IN\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_2_IN[12] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 456 1128 1306 472 "ALU_2_IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_2_IN[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 502 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_2_IN\[11\] " "Pin ALU_2_IN\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_2_IN[11] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 456 1128 1306 472 "ALU_2_IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_2_IN[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 503 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_2_IN\[10\] " "Pin ALU_2_IN\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_2_IN[10] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 456 1128 1306 472 "ALU_2_IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_2_IN[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 504 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_2_IN\[9\] " "Pin ALU_2_IN\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_2_IN[9] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 456 1128 1306 472 "ALU_2_IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_2_IN[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 505 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_2_IN\[8\] " "Pin ALU_2_IN\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_2_IN[8] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 456 1128 1306 472 "ALU_2_IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_2_IN[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 506 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_2_IN\[7\] " "Pin ALU_2_IN\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_2_IN[7] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 456 1128 1306 472 "ALU_2_IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_2_IN[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 507 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_2_IN\[6\] " "Pin ALU_2_IN\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_2_IN[6] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 456 1128 1306 472 "ALU_2_IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_2_IN[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 508 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_2_IN\[5\] " "Pin ALU_2_IN\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_2_IN[5] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 456 1128 1306 472 "ALU_2_IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_2_IN[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 509 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_2_IN\[4\] " "Pin ALU_2_IN\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_2_IN[4] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 456 1128 1306 472 "ALU_2_IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_2_IN[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 510 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_2_IN\[3\] " "Pin ALU_2_IN\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_2_IN[3] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 456 1128 1306 472 "ALU_2_IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_2_IN[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 511 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_2_IN\[2\] " "Pin ALU_2_IN\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_2_IN[2] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 456 1128 1306 472 "ALU_2_IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_2_IN[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 512 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_2_IN\[1\] " "Pin ALU_2_IN\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_2_IN[1] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 456 1128 1306 472 "ALU_2_IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_2_IN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 513 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_2_IN\[0\] " "Pin ALU_2_IN\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_2_IN[0] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 456 1128 1306 472 "ALU_2_IN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_2_IN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 514 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_INSTANT_OUT\[31\] " "Pin ALU_INSTANT_OUT\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_INSTANT_OUT[31] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 392 1352 1581 408 "ALU_INSTANT_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_INSTANT_OUT[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 515 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_INSTANT_OUT\[30\] " "Pin ALU_INSTANT_OUT\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_INSTANT_OUT[30] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 392 1352 1581 408 "ALU_INSTANT_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_INSTANT_OUT[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 516 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_INSTANT_OUT\[29\] " "Pin ALU_INSTANT_OUT\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_INSTANT_OUT[29] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 392 1352 1581 408 "ALU_INSTANT_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_INSTANT_OUT[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 517 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_INSTANT_OUT\[28\] " "Pin ALU_INSTANT_OUT\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_INSTANT_OUT[28] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 392 1352 1581 408 "ALU_INSTANT_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_INSTANT_OUT[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 518 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_INSTANT_OUT\[27\] " "Pin ALU_INSTANT_OUT\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_INSTANT_OUT[27] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 392 1352 1581 408 "ALU_INSTANT_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_INSTANT_OUT[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 519 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_INSTANT_OUT\[26\] " "Pin ALU_INSTANT_OUT\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_INSTANT_OUT[26] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 392 1352 1581 408 "ALU_INSTANT_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_INSTANT_OUT[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 520 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_INSTANT_OUT\[25\] " "Pin ALU_INSTANT_OUT\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_INSTANT_OUT[25] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 392 1352 1581 408 "ALU_INSTANT_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_INSTANT_OUT[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 521 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_INSTANT_OUT\[24\] " "Pin ALU_INSTANT_OUT\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_INSTANT_OUT[24] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 392 1352 1581 408 "ALU_INSTANT_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_INSTANT_OUT[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 522 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_INSTANT_OUT\[23\] " "Pin ALU_INSTANT_OUT\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_INSTANT_OUT[23] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 392 1352 1581 408 "ALU_INSTANT_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_INSTANT_OUT[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 523 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_INSTANT_OUT\[22\] " "Pin ALU_INSTANT_OUT\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_INSTANT_OUT[22] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 392 1352 1581 408 "ALU_INSTANT_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_INSTANT_OUT[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 524 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_INSTANT_OUT\[21\] " "Pin ALU_INSTANT_OUT\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_INSTANT_OUT[21] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 392 1352 1581 408 "ALU_INSTANT_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_INSTANT_OUT[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 525 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_INSTANT_OUT\[20\] " "Pin ALU_INSTANT_OUT\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_INSTANT_OUT[20] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 392 1352 1581 408 "ALU_INSTANT_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_INSTANT_OUT[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 526 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_INSTANT_OUT\[19\] " "Pin ALU_INSTANT_OUT\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_INSTANT_OUT[19] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 392 1352 1581 408 "ALU_INSTANT_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_INSTANT_OUT[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 527 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_INSTANT_OUT\[18\] " "Pin ALU_INSTANT_OUT\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_INSTANT_OUT[18] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 392 1352 1581 408 "ALU_INSTANT_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_INSTANT_OUT[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 528 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_INSTANT_OUT\[17\] " "Pin ALU_INSTANT_OUT\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_INSTANT_OUT[17] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 392 1352 1581 408 "ALU_INSTANT_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_INSTANT_OUT[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 529 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_INSTANT_OUT\[16\] " "Pin ALU_INSTANT_OUT\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_INSTANT_OUT[16] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 392 1352 1581 408 "ALU_INSTANT_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_INSTANT_OUT[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 530 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_INSTANT_OUT\[15\] " "Pin ALU_INSTANT_OUT\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_INSTANT_OUT[15] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 392 1352 1581 408 "ALU_INSTANT_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_INSTANT_OUT[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 531 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_INSTANT_OUT\[14\] " "Pin ALU_INSTANT_OUT\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_INSTANT_OUT[14] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 392 1352 1581 408 "ALU_INSTANT_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_INSTANT_OUT[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 532 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_INSTANT_OUT\[13\] " "Pin ALU_INSTANT_OUT\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_INSTANT_OUT[13] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 392 1352 1581 408 "ALU_INSTANT_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_INSTANT_OUT[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 533 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_INSTANT_OUT\[12\] " "Pin ALU_INSTANT_OUT\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_INSTANT_OUT[12] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 392 1352 1581 408 "ALU_INSTANT_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_INSTANT_OUT[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 534 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_INSTANT_OUT\[11\] " "Pin ALU_INSTANT_OUT\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_INSTANT_OUT[11] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 392 1352 1581 408 "ALU_INSTANT_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_INSTANT_OUT[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 535 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_INSTANT_OUT\[10\] " "Pin ALU_INSTANT_OUT\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_INSTANT_OUT[10] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 392 1352 1581 408 "ALU_INSTANT_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_INSTANT_OUT[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 536 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_INSTANT_OUT\[9\] " "Pin ALU_INSTANT_OUT\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_INSTANT_OUT[9] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 392 1352 1581 408 "ALU_INSTANT_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_INSTANT_OUT[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 537 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_INSTANT_OUT\[8\] " "Pin ALU_INSTANT_OUT\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_INSTANT_OUT[8] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 392 1352 1581 408 "ALU_INSTANT_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_INSTANT_OUT[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 538 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_INSTANT_OUT\[7\] " "Pin ALU_INSTANT_OUT\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_INSTANT_OUT[7] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 392 1352 1581 408 "ALU_INSTANT_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_INSTANT_OUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 539 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_INSTANT_OUT\[6\] " "Pin ALU_INSTANT_OUT\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_INSTANT_OUT[6] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 392 1352 1581 408 "ALU_INSTANT_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_INSTANT_OUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 540 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_INSTANT_OUT\[5\] " "Pin ALU_INSTANT_OUT\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_INSTANT_OUT[5] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 392 1352 1581 408 "ALU_INSTANT_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_INSTANT_OUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 541 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_INSTANT_OUT\[4\] " "Pin ALU_INSTANT_OUT\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_INSTANT_OUT[4] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 392 1352 1581 408 "ALU_INSTANT_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_INSTANT_OUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 542 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_INSTANT_OUT\[3\] " "Pin ALU_INSTANT_OUT\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_INSTANT_OUT[3] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 392 1352 1581 408 "ALU_INSTANT_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_INSTANT_OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 543 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_INSTANT_OUT\[2\] " "Pin ALU_INSTANT_OUT\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_INSTANT_OUT[2] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 392 1352 1581 408 "ALU_INSTANT_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_INSTANT_OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 544 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_INSTANT_OUT\[1\] " "Pin ALU_INSTANT_OUT\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_INSTANT_OUT[1] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 392 1352 1581 408 "ALU_INSTANT_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_INSTANT_OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 545 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_INSTANT_OUT\[0\] " "Pin ALU_INSTANT_OUT\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_INSTANT_OUT[0] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 392 1352 1581 408 "ALU_INSTANT_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_INSTANT_OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 546 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OPCODE\[3\] " "Pin ALU_OPCODE\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_OPCODE[3] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 496 1128 1324 512 "ALU_OPCODE" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_OPCODE[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 547 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OPCODE\[2\] " "Pin ALU_OPCODE\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_OPCODE[2] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 496 1128 1324 512 "ALU_OPCODE" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_OPCODE[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 548 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OPCODE\[1\] " "Pin ALU_OPCODE\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_OPCODE[1] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 496 1128 1324 512 "ALU_OPCODE" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_OPCODE[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 549 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OPCODE\[0\] " "Pin ALU_OPCODE\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALU_OPCODE[0] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 496 1128 1324 512 "ALU_OPCODE" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_OPCODE[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 550 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_date\[31\] " "Pin write_date\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { write_date[31] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 688 1784 1961 704 "write_date" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_date[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 551 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_date\[30\] " "Pin write_date\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { write_date[30] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 688 1784 1961 704 "write_date" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_date[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 552 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_date\[29\] " "Pin write_date\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { write_date[29] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 688 1784 1961 704 "write_date" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_date[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 553 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_date\[28\] " "Pin write_date\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { write_date[28] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 688 1784 1961 704 "write_date" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_date[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 554 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_date\[27\] " "Pin write_date\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { write_date[27] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 688 1784 1961 704 "write_date" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_date[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 555 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_date\[26\] " "Pin write_date\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { write_date[26] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 688 1784 1961 704 "write_date" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_date[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 556 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_date\[25\] " "Pin write_date\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { write_date[25] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 688 1784 1961 704 "write_date" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_date[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 557 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_date\[24\] " "Pin write_date\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { write_date[24] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 688 1784 1961 704 "write_date" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_date[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 558 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_date\[23\] " "Pin write_date\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { write_date[23] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 688 1784 1961 704 "write_date" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_date[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 559 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_date\[22\] " "Pin write_date\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { write_date[22] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 688 1784 1961 704 "write_date" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_date[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 560 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_date\[21\] " "Pin write_date\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { write_date[21] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 688 1784 1961 704 "write_date" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_date[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 561 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_date\[20\] " "Pin write_date\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { write_date[20] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 688 1784 1961 704 "write_date" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_date[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 562 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_date\[19\] " "Pin write_date\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { write_date[19] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 688 1784 1961 704 "write_date" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_date[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 563 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_date\[18\] " "Pin write_date\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { write_date[18] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 688 1784 1961 704 "write_date" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_date[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 564 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_date\[17\] " "Pin write_date\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { write_date[17] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 688 1784 1961 704 "write_date" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_date[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 565 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_date\[16\] " "Pin write_date\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { write_date[16] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 688 1784 1961 704 "write_date" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_date[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 566 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_date\[15\] " "Pin write_date\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { write_date[15] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 688 1784 1961 704 "write_date" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_date[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 567 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_date\[14\] " "Pin write_date\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { write_date[14] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 688 1784 1961 704 "write_date" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_date[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 568 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_date\[13\] " "Pin write_date\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { write_date[13] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 688 1784 1961 704 "write_date" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_date[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 569 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_date\[12\] " "Pin write_date\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { write_date[12] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 688 1784 1961 704 "write_date" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_date[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 570 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_date\[11\] " "Pin write_date\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { write_date[11] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 688 1784 1961 704 "write_date" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_date[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 571 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_date\[10\] " "Pin write_date\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { write_date[10] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 688 1784 1961 704 "write_date" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_date[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 572 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_date\[9\] " "Pin write_date\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { write_date[9] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 688 1784 1961 704 "write_date" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_date[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 573 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_date\[8\] " "Pin write_date\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { write_date[8] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 688 1784 1961 704 "write_date" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_date[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 574 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_date\[7\] " "Pin write_date\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { write_date[7] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 688 1784 1961 704 "write_date" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_date[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 575 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_date\[6\] " "Pin write_date\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { write_date[6] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 688 1784 1961 704 "write_date" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_date[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 576 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_date\[5\] " "Pin write_date\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { write_date[5] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 688 1784 1961 704 "write_date" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_date[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 577 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_date\[4\] " "Pin write_date\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { write_date[4] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 688 1784 1961 704 "write_date" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_date[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 578 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_date\[3\] " "Pin write_date\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { write_date[3] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 688 1784 1961 704 "write_date" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_date[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 579 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_date\[2\] " "Pin write_date\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { write_date[2] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 688 1784 1961 704 "write_date" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_date[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 580 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_date\[1\] " "Pin write_date\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { write_date[1] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 688 1784 1961 704 "write_date" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_date[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 581 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_date\[0\] " "Pin write_date\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { write_date[0] } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 688 1784 1961 704 "write_date" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_date[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 582 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESET " "Pin RESET not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RESET } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 232 -192 -24 248 "RESET" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 585 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLOCK " "Pin CLOCK not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLOCK } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 216 -192 -24 232 "CLOCK" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 584 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1595420287819 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1595420287819 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ALU.sdc " "Synopsys Design Constraints File file not found: 'ALU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1595420290480 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1595420290526 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1595420291026 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node CLOCK (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1595420292362 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLOCK } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 216 -192 -24 232 "CLOCK" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 584 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1595420292362 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RESET (placed in PIN P1 (CLK3, LVDSCLK1n, Input)) " "Automatically promoted node RESET (placed in PIN P1 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1595420292362 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NEW_PC:inst1\|lpm_shiftreg5:inst9\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[31\] " "Destination node NEW_PC:inst1\|lpm_shiftreg5:inst9\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[31\]" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NEW_PC:inst1|lpm_shiftreg5:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 732 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1595420292362 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NEW_PC:inst1\|lpm_shiftreg5:inst9\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[30\] " "Destination node NEW_PC:inst1\|lpm_shiftreg5:inst9\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[30\]" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NEW_PC:inst1|lpm_shiftreg5:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 733 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1595420292362 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NEW_PC:inst1\|lpm_shiftreg5:inst9\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[29\] " "Destination node NEW_PC:inst1\|lpm_shiftreg5:inst9\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[29\]" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NEW_PC:inst1|lpm_shiftreg5:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 734 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1595420292362 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NEW_PC:inst1\|lpm_shiftreg5:inst9\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[28\] " "Destination node NEW_PC:inst1\|lpm_shiftreg5:inst9\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[28\]" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NEW_PC:inst1|lpm_shiftreg5:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 735 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1595420292362 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NEW_PC:inst1\|lpm_shiftreg5:inst9\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[27\] " "Destination node NEW_PC:inst1\|lpm_shiftreg5:inst9\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[27\]" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NEW_PC:inst1|lpm_shiftreg5:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 736 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1595420292362 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NEW_PC:inst1\|lpm_shiftreg5:inst9\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[26\] " "Destination node NEW_PC:inst1\|lpm_shiftreg5:inst9\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[26\]" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NEW_PC:inst1|lpm_shiftreg5:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 737 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1595420292362 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NEW_PC:inst1\|lpm_shiftreg5:inst9\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[25\] " "Destination node NEW_PC:inst1\|lpm_shiftreg5:inst9\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[25\]" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NEW_PC:inst1|lpm_shiftreg5:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 738 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1595420292362 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NEW_PC:inst1\|lpm_shiftreg5:inst9\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[24\] " "Destination node NEW_PC:inst1\|lpm_shiftreg5:inst9\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[24\]" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NEW_PC:inst1|lpm_shiftreg5:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 739 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1595420292362 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NEW_PC:inst1\|lpm_shiftreg5:inst9\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[23\] " "Destination node NEW_PC:inst1\|lpm_shiftreg5:inst9\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[23\]" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NEW_PC:inst1|lpm_shiftreg5:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 740 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1595420292362 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NEW_PC:inst1\|lpm_shiftreg5:inst9\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[22\] " "Destination node NEW_PC:inst1\|lpm_shiftreg5:inst9\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[22\]" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NEW_PC:inst1|lpm_shiftreg5:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 741 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1595420292362 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1595420292362 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1595420292362 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RESET } } } { "CPU.bdf" "" { Schematic "X:/University/BSc/Project/CA/ComputerArch/CPU/CPU.bdf" { { 232 -192 -24 248 "RESET" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 0 { 0 ""} 0 585 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1595420292362 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1595420294097 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1595420294144 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1595420294191 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1595420294253 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1595420294317 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1595420294379 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1595420294442 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1595420294488 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1595420295317 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1595420295426 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1595420295426 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "256 unused 3.3V 0 256 0 " "Number of I/O pins in group: 256 (unused VREF, 3.3V VCCIO, 0 input, 256 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1595420295598 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1595420295598 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1595420295598 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 57 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1595420295692 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 53 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  53 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1595420295692 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1595420295692 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 50 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  50 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1595420295692 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 62 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1595420295692 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 53 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  53 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1595420295692 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 50 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  50 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1595420295692 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 46 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1595420295692 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1595420295692 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1595420295692 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1595420296351 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1595420311228 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:08 " "Fitter placement preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1595420319189 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1595420319329 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1595420387731 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:08 " "Fitter placement operations ending: elapsed time is 00:01:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1595420387778 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1595420389528 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X60_Y26 X71_Y38 " "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X60_Y26 to location X71_Y38" {  } { { "loc" "" { Generic "X:/University/BSc/Project/CA/ComputerArch/CPU/" { { 1 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X60_Y26 to location X71_Y38"} { { 11 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X60_Y26 to location X71_Y38"} 60 26 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1595420407802 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1595420407802 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:27 " "Fitter routing operations ending: elapsed time is 00:00:27" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1595420421119 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1595420421197 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1595420421197 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "13.89 " "Total time spent on timing analysis during the Fitter is 13.89 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1595420421775 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1595420421838 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "256 " "Found 256 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "eq 0 " "Pin \"eq\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[19\] 0 " "Pin \"instr\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[18\] 0 " "Pin \"instr\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[17\] 0 " "Pin \"instr\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[16\] 0 " "Pin \"instr\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[15\] 0 " "Pin \"instr\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[14\] 0 " "Pin \"instr\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[13\] 0 " "Pin \"instr\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[12\] 0 " "Pin \"instr\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[11\] 0 " "Pin \"instr\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[10\] 0 " "Pin \"instr\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[9\] 0 " "Pin \"instr\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[8\] 0 " "Pin \"instr\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[7\] 0 " "Pin \"instr\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[6\] 0 " "Pin \"instr\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[5\] 0 " "Pin \"instr\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[4\] 0 " "Pin \"instr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[3\] 0 " "Pin \"instr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[2\] 0 " "Pin \"instr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[1\] 0 " "Pin \"instr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[0\] 0 " "Pin \"instr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[31\] 0 " "Pin \"pc\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[30\] 0 " "Pin \"pc\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[29\] 0 " "Pin \"pc\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[28\] 0 " "Pin \"pc\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[27\] 0 " "Pin \"pc\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[26\] 0 " "Pin \"pc\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[25\] 0 " "Pin \"pc\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[24\] 0 " "Pin \"pc\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[23\] 0 " "Pin \"pc\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[22\] 0 " "Pin \"pc\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[21\] 0 " "Pin \"pc\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[20\] 0 " "Pin \"pc\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[19\] 0 " "Pin \"pc\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[18\] 0 " "Pin \"pc\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[17\] 0 " "Pin \"pc\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[16\] 0 " "Pin \"pc\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[15\] 0 " "Pin \"pc\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[14\] 0 " "Pin \"pc\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[13\] 0 " "Pin \"pc\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[12\] 0 " "Pin \"pc\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[11\] 0 " "Pin \"pc\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[10\] 0 " "Pin \"pc\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[9\] 0 " "Pin \"pc\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[8\] 0 " "Pin \"pc\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[7\] 0 " "Pin \"pc\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[6\] 0 " "Pin \"pc\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[5\] 0 " "Pin \"pc\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[4\] 0 " "Pin \"pc\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[3\] 0 " "Pin \"pc\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[2\] 0 " "Pin \"pc\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[1\] 0 " "Pin \"pc\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[0\] 0 " "Pin \"pc\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "do_update 0 " "Pin \"do_update\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadDataOne\[31\] 0 " "Pin \"ReadDataOne\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadDataOne\[30\] 0 " "Pin \"ReadDataOne\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadDataOne\[29\] 0 " "Pin \"ReadDataOne\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadDataOne\[28\] 0 " "Pin \"ReadDataOne\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadDataOne\[27\] 0 " "Pin \"ReadDataOne\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadDataOne\[26\] 0 " "Pin \"ReadDataOne\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadDataOne\[25\] 0 " "Pin \"ReadDataOne\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadDataOne\[24\] 0 " "Pin \"ReadDataOne\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadDataOne\[23\] 0 " "Pin \"ReadDataOne\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadDataOne\[22\] 0 " "Pin \"ReadDataOne\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadDataOne\[21\] 0 " "Pin \"ReadDataOne\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadDataOne\[20\] 0 " "Pin \"ReadDataOne\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadDataOne\[19\] 0 " "Pin \"ReadDataOne\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadDataOne\[18\] 0 " "Pin \"ReadDataOne\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadDataOne\[17\] 0 " "Pin \"ReadDataOne\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadDataOne\[16\] 0 " "Pin \"ReadDataOne\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadDataOne\[15\] 0 " "Pin \"ReadDataOne\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadDataOne\[14\] 0 " "Pin \"ReadDataOne\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadDataOne\[13\] 0 " "Pin \"ReadDataOne\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadDataOne\[12\] 0 " "Pin \"ReadDataOne\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadDataOne\[11\] 0 " "Pin \"ReadDataOne\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadDataOne\[10\] 0 " "Pin \"ReadDataOne\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadDataOne\[9\] 0 " "Pin \"ReadDataOne\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadDataOne\[8\] 0 " "Pin \"ReadDataOne\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadDataOne\[7\] 0 " "Pin \"ReadDataOne\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadDataOne\[6\] 0 " "Pin \"ReadDataOne\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadDataOne\[5\] 0 " "Pin \"ReadDataOne\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadDataOne\[4\] 0 " "Pin \"ReadDataOne\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadDataOne\[3\] 0 " "Pin \"ReadDataOne\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadDataOne\[2\] 0 " "Pin \"ReadDataOne\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadDataOne\[1\] 0 " "Pin \"ReadDataOne\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadDataOne\[0\] 0 " "Pin \"ReadDataOne\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_write 0 " "Pin \"reg_write\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "is_shamt_load 0 " "Pin \"is_shamt_load\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadDataTwo\[31\] 0 " "Pin \"ReadDataTwo\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadDataTwo\[30\] 0 " "Pin \"ReadDataTwo\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadDataTwo\[29\] 0 " "Pin \"ReadDataTwo\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadDataTwo\[28\] 0 " "Pin \"ReadDataTwo\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadDataTwo\[27\] 0 " "Pin \"ReadDataTwo\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadDataTwo\[26\] 0 " "Pin \"ReadDataTwo\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadDataTwo\[25\] 0 " "Pin \"ReadDataTwo\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadDataTwo\[24\] 0 " "Pin \"ReadDataTwo\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadDataTwo\[23\] 0 " "Pin \"ReadDataTwo\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadDataTwo\[22\] 0 " "Pin \"ReadDataTwo\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadDataTwo\[21\] 0 " "Pin \"ReadDataTwo\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadDataTwo\[20\] 0 " "Pin \"ReadDataTwo\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadDataTwo\[19\] 0 " "Pin \"ReadDataTwo\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadDataTwo\[18\] 0 " "Pin \"ReadDataTwo\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadDataTwo\[17\] 0 " "Pin \"ReadDataTwo\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadDataTwo\[16\] 0 " "Pin \"ReadDataTwo\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadDataTwo\[15\] 0 " "Pin \"ReadDataTwo\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadDataTwo\[14\] 0 " "Pin \"ReadDataTwo\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadDataTwo\[13\] 0 " "Pin \"ReadDataTwo\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadDataTwo\[12\] 0 " "Pin \"ReadDataTwo\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadDataTwo\[11\] 0 " "Pin \"ReadDataTwo\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadDataTwo\[10\] 0 " "Pin \"ReadDataTwo\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadDataTwo\[9\] 0 " "Pin \"ReadDataTwo\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadDataTwo\[8\] 0 " "Pin \"ReadDataTwo\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadDataTwo\[7\] 0 " "Pin \"ReadDataTwo\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadDataTwo\[6\] 0 " "Pin \"ReadDataTwo\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadDataTwo\[5\] 0 " "Pin \"ReadDataTwo\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadDataTwo\[4\] 0 " "Pin \"ReadDataTwo\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadDataTwo\[3\] 0 " "Pin \"ReadDataTwo\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadDataTwo\[2\] 0 " "Pin \"ReadDataTwo\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadDataTwo\[1\] 0 " "Pin \"ReadDataTwo\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ReadDataTwo\[0\] 0 " "Pin \"ReadDataTwo\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "zero 0 " "Pin \"zero\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sgn 0 " "Pin \"sgn\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "overflow 0 " "Pin \"overflow\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst_cache_en 0 " "Pin \"inst_cache_en\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_1_IN\[31\] 0 " "Pin \"ALU_1_IN\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_1_IN\[30\] 0 " "Pin \"ALU_1_IN\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_1_IN\[29\] 0 " "Pin \"ALU_1_IN\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_1_IN\[28\] 0 " "Pin \"ALU_1_IN\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_1_IN\[27\] 0 " "Pin \"ALU_1_IN\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_1_IN\[26\] 0 " "Pin \"ALU_1_IN\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_1_IN\[25\] 0 " "Pin \"ALU_1_IN\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_1_IN\[24\] 0 " "Pin \"ALU_1_IN\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_1_IN\[23\] 0 " "Pin \"ALU_1_IN\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_1_IN\[22\] 0 " "Pin \"ALU_1_IN\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_1_IN\[21\] 0 " "Pin \"ALU_1_IN\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_1_IN\[20\] 0 " "Pin \"ALU_1_IN\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_1_IN\[19\] 0 " "Pin \"ALU_1_IN\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_1_IN\[18\] 0 " "Pin \"ALU_1_IN\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_1_IN\[17\] 0 " "Pin \"ALU_1_IN\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_1_IN\[16\] 0 " "Pin \"ALU_1_IN\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_1_IN\[15\] 0 " "Pin \"ALU_1_IN\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_1_IN\[14\] 0 " "Pin \"ALU_1_IN\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_1_IN\[13\] 0 " "Pin \"ALU_1_IN\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_1_IN\[12\] 0 " "Pin \"ALU_1_IN\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_1_IN\[11\] 0 " "Pin \"ALU_1_IN\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_1_IN\[10\] 0 " "Pin \"ALU_1_IN\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_1_IN\[9\] 0 " "Pin \"ALU_1_IN\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_1_IN\[8\] 0 " "Pin \"ALU_1_IN\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_1_IN\[7\] 0 " "Pin \"ALU_1_IN\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_1_IN\[6\] 0 " "Pin \"ALU_1_IN\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_1_IN\[5\] 0 " "Pin \"ALU_1_IN\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_1_IN\[4\] 0 " "Pin \"ALU_1_IN\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_1_IN\[3\] 0 " "Pin \"ALU_1_IN\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_1_IN\[2\] 0 " "Pin \"ALU_1_IN\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_1_IN\[1\] 0 " "Pin \"ALU_1_IN\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_1_IN\[0\] 0 " "Pin \"ALU_1_IN\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_2_IN\[31\] 0 " "Pin \"ALU_2_IN\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_2_IN\[30\] 0 " "Pin \"ALU_2_IN\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_2_IN\[29\] 0 " "Pin \"ALU_2_IN\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_2_IN\[28\] 0 " "Pin \"ALU_2_IN\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_2_IN\[27\] 0 " "Pin \"ALU_2_IN\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_2_IN\[26\] 0 " "Pin \"ALU_2_IN\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_2_IN\[25\] 0 " "Pin \"ALU_2_IN\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_2_IN\[24\] 0 " "Pin \"ALU_2_IN\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_2_IN\[23\] 0 " "Pin \"ALU_2_IN\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_2_IN\[22\] 0 " "Pin \"ALU_2_IN\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_2_IN\[21\] 0 " "Pin \"ALU_2_IN\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_2_IN\[20\] 0 " "Pin \"ALU_2_IN\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_2_IN\[19\] 0 " "Pin \"ALU_2_IN\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_2_IN\[18\] 0 " "Pin \"ALU_2_IN\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_2_IN\[17\] 0 " "Pin \"ALU_2_IN\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_2_IN\[16\] 0 " "Pin \"ALU_2_IN\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_2_IN\[15\] 0 " "Pin \"ALU_2_IN\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_2_IN\[14\] 0 " "Pin \"ALU_2_IN\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_2_IN\[13\] 0 " "Pin \"ALU_2_IN\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_2_IN\[12\] 0 " "Pin \"ALU_2_IN\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_2_IN\[11\] 0 " "Pin \"ALU_2_IN\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_2_IN\[10\] 0 " "Pin \"ALU_2_IN\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_2_IN\[9\] 0 " "Pin \"ALU_2_IN\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_2_IN\[8\] 0 " "Pin \"ALU_2_IN\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_2_IN\[7\] 0 " "Pin \"ALU_2_IN\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_2_IN\[6\] 0 " "Pin \"ALU_2_IN\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_2_IN\[5\] 0 " "Pin \"ALU_2_IN\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_2_IN\[4\] 0 " "Pin \"ALU_2_IN\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_2_IN\[3\] 0 " "Pin \"ALU_2_IN\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_2_IN\[2\] 0 " "Pin \"ALU_2_IN\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_2_IN\[1\] 0 " "Pin \"ALU_2_IN\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_2_IN\[0\] 0 " "Pin \"ALU_2_IN\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_INSTANT_OUT\[31\] 0 " "Pin \"ALU_INSTANT_OUT\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_INSTANT_OUT\[30\] 0 " "Pin \"ALU_INSTANT_OUT\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_INSTANT_OUT\[29\] 0 " "Pin \"ALU_INSTANT_OUT\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_INSTANT_OUT\[28\] 0 " "Pin \"ALU_INSTANT_OUT\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_INSTANT_OUT\[27\] 0 " "Pin \"ALU_INSTANT_OUT\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_INSTANT_OUT\[26\] 0 " "Pin \"ALU_INSTANT_OUT\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_INSTANT_OUT\[25\] 0 " "Pin \"ALU_INSTANT_OUT\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_INSTANT_OUT\[24\] 0 " "Pin \"ALU_INSTANT_OUT\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_INSTANT_OUT\[23\] 0 " "Pin \"ALU_INSTANT_OUT\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_INSTANT_OUT\[22\] 0 " "Pin \"ALU_INSTANT_OUT\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_INSTANT_OUT\[21\] 0 " "Pin \"ALU_INSTANT_OUT\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_INSTANT_OUT\[20\] 0 " "Pin \"ALU_INSTANT_OUT\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_INSTANT_OUT\[19\] 0 " "Pin \"ALU_INSTANT_OUT\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_INSTANT_OUT\[18\] 0 " "Pin \"ALU_INSTANT_OUT\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_INSTANT_OUT\[17\] 0 " "Pin \"ALU_INSTANT_OUT\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_INSTANT_OUT\[16\] 0 " "Pin \"ALU_INSTANT_OUT\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_INSTANT_OUT\[15\] 0 " "Pin \"ALU_INSTANT_OUT\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_INSTANT_OUT\[14\] 0 " "Pin \"ALU_INSTANT_OUT\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_INSTANT_OUT\[13\] 0 " "Pin \"ALU_INSTANT_OUT\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_INSTANT_OUT\[12\] 0 " "Pin \"ALU_INSTANT_OUT\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_INSTANT_OUT\[11\] 0 " "Pin \"ALU_INSTANT_OUT\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_INSTANT_OUT\[10\] 0 " "Pin \"ALU_INSTANT_OUT\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_INSTANT_OUT\[9\] 0 " "Pin \"ALU_INSTANT_OUT\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_INSTANT_OUT\[8\] 0 " "Pin \"ALU_INSTANT_OUT\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_INSTANT_OUT\[7\] 0 " "Pin \"ALU_INSTANT_OUT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_INSTANT_OUT\[6\] 0 " "Pin \"ALU_INSTANT_OUT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_INSTANT_OUT\[5\] 0 " "Pin \"ALU_INSTANT_OUT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_INSTANT_OUT\[4\] 0 " "Pin \"ALU_INSTANT_OUT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_INSTANT_OUT\[3\] 0 " "Pin \"ALU_INSTANT_OUT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_INSTANT_OUT\[2\] 0 " "Pin \"ALU_INSTANT_OUT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_INSTANT_OUT\[1\] 0 " "Pin \"ALU_INSTANT_OUT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_INSTANT_OUT\[0\] 0 " "Pin \"ALU_INSTANT_OUT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_OPCODE\[3\] 0 " "Pin \"ALU_OPCODE\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_OPCODE\[2\] 0 " "Pin \"ALU_OPCODE\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_OPCODE\[1\] 0 " "Pin \"ALU_OPCODE\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_OPCODE\[0\] 0 " "Pin \"ALU_OPCODE\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_date\[31\] 0 " "Pin \"write_date\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_date\[30\] 0 " "Pin \"write_date\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_date\[29\] 0 " "Pin \"write_date\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_date\[28\] 0 " "Pin \"write_date\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_date\[27\] 0 " "Pin \"write_date\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_date\[26\] 0 " "Pin \"write_date\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_date\[25\] 0 " "Pin \"write_date\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_date\[24\] 0 " "Pin \"write_date\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_date\[23\] 0 " "Pin \"write_date\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_date\[22\] 0 " "Pin \"write_date\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_date\[21\] 0 " "Pin \"write_date\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_date\[20\] 0 " "Pin \"write_date\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_date\[19\] 0 " "Pin \"write_date\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_date\[18\] 0 " "Pin \"write_date\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_date\[17\] 0 " "Pin \"write_date\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_date\[16\] 0 " "Pin \"write_date\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_date\[15\] 0 " "Pin \"write_date\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_date\[14\] 0 " "Pin \"write_date\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_date\[13\] 0 " "Pin \"write_date\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_date\[12\] 0 " "Pin \"write_date\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_date\[11\] 0 " "Pin \"write_date\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_date\[10\] 0 " "Pin \"write_date\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_date\[9\] 0 " "Pin \"write_date\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_date\[8\] 0 " "Pin \"write_date\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_date\[7\] 0 " "Pin \"write_date\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_date\[6\] 0 " "Pin \"write_date\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_date\[5\] 0 " "Pin \"write_date\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_date\[4\] 0 " "Pin \"write_date\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_date\[3\] 0 " "Pin \"write_date\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_date\[2\] 0 " "Pin \"write_date\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_date\[1\] 0 " "Pin \"write_date\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_date\[0\] 0 " "Pin \"write_date\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1595420422135 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1595420422135 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1595420426484 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1595420427296 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1595420431641 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:13 " "Fitter post-fit operations ending: elapsed time is 00:00:13" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1595420434234 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1595420434546 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1595420436249 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "X:/University/BSc/Project/CA/ComputerArch/CPU/output_files/ALU.fit.smsg " "Generated suppressed messages file X:/University/BSc/Project/CA/ComputerArch/CPU/output_files/ALU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1595420438734 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4958 " "Peak virtual memory: 4958 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1595420450344 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 22 16:50:49 2020 " "Processing ended: Wed Jul 22 16:50:49 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1595420450344 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:13 " "Elapsed time: 00:03:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1595420450344 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:57 " "Total CPU time (on all processors): 00:02:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1595420450344 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1595420450344 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1595420466207 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1595420466207 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 22 16:50:56 2020 " "Processing started: Wed Jul 22 16:50:56 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1595420466207 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1595420466207 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CPU -c ALU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CPU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1595420466207 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1595420474223 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1595420474504 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4610 " "Peak virtual memory: 4610 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1595420477460 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 22 16:51:17 2020 " "Processing ended: Wed Jul 22 16:51:17 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1595420477460 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1595420477460 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1595420477460 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1595420477460 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1595420478786 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1595420491574 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1595420491683 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 22 16:51:20 2020 " "Processing started: Wed Jul 22 16:51:20 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1595420491683 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1595420491683 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CPU -c ALU " "Command: quartus_sta CPU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1595420491714 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1595420492167 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1595420494433 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ALU.sdc " "Synopsys Design Constraints File file not found: 'ALU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1595420495730 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1595420495761 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK CLOCK " "create_clock -period 1.000 -name CLOCK CLOCK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1595420495855 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1595420495855 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1595420496277 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1595420496511 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1595420496793 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.229 " "Worst-case setup slack is -9.229" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595420496920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595420496920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.229    -14708.924 CLOCK  " "   -9.229    -14708.924 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595420496920 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1595420496920 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.391 " "Worst-case hold slack is 0.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595420497012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595420497012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 CLOCK  " "    0.391         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595420497012 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1595420497012 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1595420497091 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1595420497122 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.423 " "Worst-case minimum pulse width slack is -1.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595420497153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595420497153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.423     -7067.060 CLOCK  " "   -1.423     -7067.060 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595420497153 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1595420497153 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1595420498262 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1595420498294 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1595420498888 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.364 " "Worst-case setup slack is -3.364" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595420498935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595420498935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.364     -5535.984 CLOCK  " "   -3.364     -5535.984 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595420498935 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1595420498935 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595420499044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595420499044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 CLOCK  " "    0.215         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595420499044 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1595420499044 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1595420499090 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1595420499137 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.423 " "Worst-case minimum pulse width slack is -1.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595420499200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595420499200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.423     -7067.060 CLOCK  " "   -1.423     -7067.060 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595420499200 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1595420499200 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1595420500247 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1595420501434 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1595420501466 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4627 " "Peak virtual memory: 4627 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1595420502833 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 22 16:51:42 2020 " "Processing ended: Wed Jul 22 16:51:42 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1595420502833 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1595420502833 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1595420502833 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1595420502833 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1595420515405 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1595420515420 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 22 16:51:46 2020 " "Processing started: Wed Jul 22 16:51:46 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1595420515420 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1595420515420 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off CPU -c ALU " "Command: quartus_eda --read_settings_files=off --write_settings_files=off CPU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1595420515420 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ALU.vo X:/University/BSc/Project/CA/ComputerArch/CPU/simulation/modelsim/ simulation " "Generated file ALU.vo in folder \"X:/University/BSc/Project/CA/ComputerArch/CPU/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1595420524469 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4583 " "Peak virtual memory: 4583 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1595420525091 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 22 16:52:05 2020 " "Processing ended: Wed Jul 22 16:52:05 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1595420525091 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1595420525091 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1595420525091 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1595420525091 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 53 s " "Quartus II Full Compilation was successful. 0 errors, 53 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1595420526789 ""}
