<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>main</TopModelName>
        <TargetClockPeriod>5.00</TargetClockPeriod>
        <ClockUncertainty>1.35</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>4.999</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>2425225</Best-caseLatency>
            <Average-caseLatency>2425225</Average-caseLatency>
            <Worst-caseLatency>2425225</Worst-caseLatency>
            <Best-caseRealTimeLatency>12.126 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>12.126 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>12.126 ms</Worst-caseRealTimeLatency>
            <Interval-min>2425226</Interval-min>
            <Interval-max>2425226</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>benchmarks/jianyicheng/gemver/src/gemver.cpp:45</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>266</BRAM_18K>
            <DSP>10</DSP>
            <FF>5248</FF>
            <LUT>6224</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>main</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>main</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>main</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>main</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>main</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>main</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_return</name>
            <Object>main</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>main</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82</InstName>
                    <ModuleName>main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>82</ID>
                    <BindInstances>add_ln56_fu_285_p2 add_ln56_1_fu_317_p2 add_ln68_fu_358_p2 add_ln67_fu_364_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_110</InstName>
                    <ModuleName>main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>110</ID>
                    <BindInstances>add_ln76_fu_166_p2 add_ln76_1_fu_192_p2 add_ln78_fu_254_p2 add_ln77_fu_216_p2 add_ln79_fu_260_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6_fu_119</InstName>
                    <ModuleName>main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>119</ID>
                    <BindInstances>add_ln82_fu_177_p2 add_ln82_1_fu_209_p2 add_ln86_fu_242_p2 add_ln87_fu_248_p2 add_ln85_fu_258_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_main_Pipeline_VITIS_LOOP_14_1_loop_2_fu_127</InstName>
                    <ModuleName>main_Pipeline_VITIS_LOOP_14_1_loop_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>127</ID>
                    <BindInstances>add_ln14_fu_166_p2 add_ln14_1_fu_192_p2 add_ln19_fu_254_p2 add_ln18_fu_216_p2 add_ln20_fu_260_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8_fu_136</InstName>
                    <ModuleName>main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>136</ID>
                    <BindInstances>add_ln93_fu_159_p2 add_ln93_1_fu_261_p2 add_ln96_fu_212_p2 add_ln95_fu_242_p2 add_ln98_fu_218_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_main_Pipeline_VITIS_LOOP_23_2_loop_3_fu_143</InstName>
                    <ModuleName>main_Pipeline_VITIS_LOOP_23_2_loop_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>143</ID>
                    <BindInstances>add_ln23_fu_177_p2 add_ln23_1_fu_209_p2 add_ln28_fu_242_p2 add_ln29_fu_248_p2 add_ln27_fu_258_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_main_Pipeline_VITIS_LOOP_35_3_loop_4_fu_151</InstName>
                    <ModuleName>main_Pipeline_VITIS_LOOP_35_3_loop_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>151</ID>
                    <BindInstances>add_ln35_fu_159_p2 add_ln35_1_fu_261_p2 add_ln39_fu_212_p2 add_ln38_fu_242_p2 add_ln41_fu_218_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_main_Pipeline_VITIS_LOOP_105_9_fu_158</InstName>
                    <ModuleName>main_Pipeline_VITIS_LOOP_105_9</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>158</ID>
                    <BindInstances>add_ln105_fu_108_p2 res_1_fu_209_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>A_U A_s_U u1_U v1_U u2_U v2_U w_U w_s_U x_U x_s_U y_U z_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2</Name>
            <Loops>
                <VITIS_LOOP_56_1_VITIS_LOOP_67_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.411</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>131074</Best-caseLatency>
                    <Average-caseLatency>131074</Average-caseLatency>
                    <Worst-caseLatency>131074</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.655 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.655 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.655 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>131074</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_56_1_VITIS_LOOP_67_2>
                        <Name>VITIS_LOOP_56_1_VITIS_LOOP_67_2</Name>
                        <Slack>3.65</Slack>
                        <TripCount>65536</TripCount>
                        <Latency>131072</Latency>
                        <AbsoluteTimeLatency>0.655 ms</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_56_1_VITIS_LOOP_67_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/gemver/src/gemver.cpp:67</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_56_1_VITIS_LOOP_67_2>
                            <Name>VITIS_LOOP_56_1_VITIS_LOOP_67_2</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>benchmarks/jianyicheng/gemver/src/gemver.cpp:56</SourceLocation>
                        </VITIS_LOOP_56_1_VITIS_LOOP_67_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>94</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>212</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_1_VITIS_LOOP_67_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_285_p2" SOURCE="benchmarks/jianyicheng/gemver/src/gemver.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_1_VITIS_LOOP_67_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_1_fu_317_p2" SOURCE="benchmarks/jianyicheng/gemver/src/gemver.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_1_VITIS_LOOP_67_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_fu_358_p2" SOURCE="benchmarks/jianyicheng/gemver/src/gemver.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_1_VITIS_LOOP_67_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_fu_364_p2" SOURCE="benchmarks/jianyicheng/gemver/src/gemver.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4</Name>
            <Loops>
                <VITIS_LOOP_76_3_VITIS_LOOP_77_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.411</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>131105</Best-caseLatency>
                    <Average-caseLatency>131105</Average-caseLatency>
                    <Worst-caseLatency>131105</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.656 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.656 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.656 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>131105</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_76_3_VITIS_LOOP_77_4>
                        <Name>VITIS_LOOP_76_3_VITIS_LOOP_77_4</Name>
                        <Slack>3.65</Slack>
                        <TripCount>65536</TripCount>
                        <Latency>131103</Latency>
                        <AbsoluteTimeLatency>0.656 ms</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>34</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_76_3_VITIS_LOOP_77_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/gemver/src/gemver.cpp:77</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_76_3_VITIS_LOOP_77_4>
                            <Name>VITIS_LOOP_76_3_VITIS_LOOP_77_4</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>benchmarks/jianyicheng/gemver/src/gemver.cpp:76</SourceLocation>
                        </VITIS_LOOP_76_3_VITIS_LOOP_77_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>719</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>602</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_3_VITIS_LOOP_77_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_fu_166_p2" SOURCE="benchmarks/jianyicheng/gemver/src/gemver.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_3_VITIS_LOOP_77_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_1_fu_192_p2" SOURCE="benchmarks/jianyicheng/gemver/src/gemver.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_3_VITIS_LOOP_77_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_fu_254_p2" SOURCE="benchmarks/jianyicheng/gemver/src/gemver.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_3_VITIS_LOOP_77_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_fu_216_p2" SOURCE="benchmarks/jianyicheng/gemver/src/gemver.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_3_VITIS_LOOP_77_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_fu_260_p2" SOURCE="benchmarks/jianyicheng/gemver/src/gemver.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln79"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6</Name>
            <Loops>
                <VITIS_LOOP_82_5_VITIS_LOOP_85_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.646</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>720927</Best-caseLatency>
                    <Average-caseLatency>720927</Average-caseLatency>
                    <Worst-caseLatency>720927</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.605 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.605 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.605 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>720927</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_82_5_VITIS_LOOP_85_6>
                        <Name>VITIS_LOOP_82_5_VITIS_LOOP_85_6</Name>
                        <Slack>3.65</Slack>
                        <TripCount>65536</TripCount>
                        <Latency>720925</Latency>
                        <AbsoluteTimeLatency>3.605 ms</AbsoluteTimeLatency>
                        <PipelineII>11</PipelineII>
                        <PipelineDepth>41</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_82_5_VITIS_LOOP_85_6>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/gemver/src/gemver.cpp:84</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_82_5_VITIS_LOOP_85_6>
                            <Name>VITIS_LOOP_82_5_VITIS_LOOP_85_6</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>benchmarks/jianyicheng/gemver/src/gemver.cpp:82</SourceLocation>
                        </VITIS_LOOP_82_5_VITIS_LOOP_85_6>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>627</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>528</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_82_5_VITIS_LOOP_85_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_fu_177_p2" SOURCE="benchmarks/jianyicheng/gemver/src/gemver.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_82_5_VITIS_LOOP_85_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_1_fu_209_p2" SOURCE="benchmarks/jianyicheng/gemver/src/gemver.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln82_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_82_5_VITIS_LOOP_85_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_fu_242_p2" SOURCE="benchmarks/jianyicheng/gemver/src/gemver.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_82_5_VITIS_LOOP_85_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_fu_248_p2" SOURCE="benchmarks/jianyicheng/gemver/src/gemver.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_82_5_VITIS_LOOP_85_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_fu_258_p2" SOURCE="benchmarks/jianyicheng/gemver/src/gemver.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln85"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8</Name>
            <Loops>
                <VITIS_LOOP_93_7_VITIS_LOOP_95_8/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.389</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>720917</Best-caseLatency>
                    <Average-caseLatency>720917</Average-caseLatency>
                    <Worst-caseLatency>720917</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.605 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.605 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.605 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>720917</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_93_7_VITIS_LOOP_95_8>
                        <Name>VITIS_LOOP_93_7_VITIS_LOOP_95_8</Name>
                        <Slack>3.65</Slack>
                        <TripCount>65536</TripCount>
                        <Latency>720915</Latency>
                        <AbsoluteTimeLatency>3.605 ms</AbsoluteTimeLatency>
                        <PipelineII>11</PipelineII>
                        <PipelineDepth>31</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_93_7_VITIS_LOOP_95_8>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/gemver/src/gemver.cpp:95</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_93_7_VITIS_LOOP_95_8>
                            <Name>VITIS_LOOP_93_7_VITIS_LOOP_95_8</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>benchmarks/jianyicheng/gemver/src/gemver.cpp:93</SourceLocation>
                        </VITIS_LOOP_93_7_VITIS_LOOP_95_8>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>446</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>438</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_7_VITIS_LOOP_95_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_fu_159_p2" SOURCE="benchmarks/jianyicheng/gemver/src/gemver.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_7_VITIS_LOOP_95_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_1_fu_261_p2" SOURCE="benchmarks/jianyicheng/gemver/src/gemver.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_7_VITIS_LOOP_95_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_fu_212_p2" SOURCE="benchmarks/jianyicheng/gemver/src/gemver.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_7_VITIS_LOOP_95_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_fu_242_p2" SOURCE="benchmarks/jianyicheng/gemver/src/gemver.cpp:95" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_93_7_VITIS_LOOP_95_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_fu_218_p2" SOURCE="benchmarks/jianyicheng/gemver/src/gemver.cpp:98" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln98"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>main_Pipeline_VITIS_LOOP_14_1_loop_2</Name>
            <Loops>
                <VITIS_LOOP_14_1_loop_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.411</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>131105</Best-caseLatency>
                    <Average-caseLatency>131105</Average-caseLatency>
                    <Worst-caseLatency>131105</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.656 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.656 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.656 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>131105</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_14_1_loop_2>
                        <Name>VITIS_LOOP_14_1_loop_2</Name>
                        <Slack>3.65</Slack>
                        <TripCount>65536</TripCount>
                        <Latency>131103</Latency>
                        <AbsoluteTimeLatency>0.656 ms</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>34</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_14_1_loop_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/gemver/src/gemver.cpp:18~benchmarks/jianyicheng/gemver/src/gemver.cpp:102</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_14_1_loop_2>
                            <Name>VITIS_LOOP_14_1_loop_2</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>benchmarks/jianyicheng/gemver/src/gemver.cpp:14~benchmarks/jianyicheng/gemver/src/gemver.cpp:102</SourceLocation>
                        </VITIS_LOOP_14_1_loop_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>719</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>602</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_14_1_loop_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_fu_166_p2" SOURCE="benchmarks/jianyicheng/gemver/src/gemver.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_14_1_loop_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_1_fu_192_p2" SOURCE="benchmarks/jianyicheng/gemver/src/gemver.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln14_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_14_1_loop_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_fu_254_p2" SOURCE="benchmarks/jianyicheng/gemver/src/gemver.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_14_1_loop_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_fu_216_p2" SOURCE="benchmarks/jianyicheng/gemver/src/gemver.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_14_1_loop_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_260_p2" SOURCE="benchmarks/jianyicheng/gemver/src/gemver.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln20"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>main_Pipeline_VITIS_LOOP_23_2_loop_3</Name>
            <Loops>
                <VITIS_LOOP_23_2_loop_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.646</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>720927</Best-caseLatency>
                    <Average-caseLatency>720927</Average-caseLatency>
                    <Worst-caseLatency>720927</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.605 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.605 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.605 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>720927</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_23_2_loop_3>
                        <Name>VITIS_LOOP_23_2_loop_3</Name>
                        <Slack>3.65</Slack>
                        <TripCount>65536</TripCount>
                        <Latency>720925</Latency>
                        <AbsoluteTimeLatency>3.605 ms</AbsoluteTimeLatency>
                        <PipelineII>11</PipelineII>
                        <PipelineDepth>41</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_23_2_loop_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/gemver/src/gemver.cpp:27~benchmarks/jianyicheng/gemver/src/gemver.cpp:102</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_23_2_loop_3>
                            <Name>VITIS_LOOP_23_2_loop_3</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>benchmarks/jianyicheng/gemver/src/gemver.cpp:23~benchmarks/jianyicheng/gemver/src/gemver.cpp:102</SourceLocation>
                        </VITIS_LOOP_23_2_loop_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>627</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>528</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2_loop_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_177_p2" SOURCE="benchmarks/jianyicheng/gemver/src/gemver.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2_loop_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_1_fu_209_p2" SOURCE="benchmarks/jianyicheng/gemver/src/gemver.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2_loop_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_fu_242_p2" SOURCE="benchmarks/jianyicheng/gemver/src/gemver.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2_loop_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_fu_248_p2" SOURCE="benchmarks/jianyicheng/gemver/src/gemver.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_2_loop_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_fu_258_p2" SOURCE="benchmarks/jianyicheng/gemver/src/gemver.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln27"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>main_Pipeline_VITIS_LOOP_35_3_loop_4</Name>
            <Loops>
                <VITIS_LOOP_35_3_loop_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.389</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>720917</Best-caseLatency>
                    <Average-caseLatency>720917</Average-caseLatency>
                    <Worst-caseLatency>720917</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.605 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.605 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.605 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>720917</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_35_3_loop_4>
                        <Name>VITIS_LOOP_35_3_loop_4</Name>
                        <Slack>3.65</Slack>
                        <TripCount>65536</TripCount>
                        <Latency>720915</Latency>
                        <AbsoluteTimeLatency>3.605 ms</AbsoluteTimeLatency>
                        <PipelineII>11</PipelineII>
                        <PipelineDepth>31</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_35_3_loop_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/gemver/src/gemver.cpp:38~benchmarks/jianyicheng/gemver/src/gemver.cpp:102</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_35_3_loop_4>
                            <Name>VITIS_LOOP_35_3_loop_4</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>benchmarks/jianyicheng/gemver/src/gemver.cpp:35~benchmarks/jianyicheng/gemver/src/gemver.cpp:102</SourceLocation>
                        </VITIS_LOOP_35_3_loop_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>446</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>438</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_3_loop_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_159_p2" SOURCE="benchmarks/jianyicheng/gemver/src/gemver.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_3_loop_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_1_fu_261_p2" SOURCE="benchmarks/jianyicheng/gemver/src/gemver.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln35_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_3_loop_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_fu_212_p2" SOURCE="benchmarks/jianyicheng/gemver/src/gemver.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_3_loop_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_fu_242_p2" SOURCE="benchmarks/jianyicheng/gemver/src/gemver.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_3_loop_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_218_p2" SOURCE="benchmarks/jianyicheng/gemver/src/gemver.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>main_Pipeline_VITIS_LOOP_105_9</Name>
            <Loops>
                <VITIS_LOOP_105_9/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.999</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>263</Best-caseLatency>
                    <Average-caseLatency>263</Average-caseLatency>
                    <Worst-caseLatency>263</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.315 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.315 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.315 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>263</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_105_9>
                        <Name>VITIS_LOOP_105_9</Name>
                        <Slack>3.65</Slack>
                        <TripCount>256</TripCount>
                        <Latency>261</Latency>
                        <AbsoluteTimeLatency>1.305 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>7</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_105_9>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/gemver/src/gemver.cpp:104</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_105_9>
                            <Name>VITIS_LOOP_105_9</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>benchmarks/jianyicheng/gemver/src/gemver.cpp:105</SourceLocation>
                        </VITIS_LOOP_105_9>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>421</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>346</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_fu_108_p2" SOURCE="benchmarks/jianyicheng/gemver/src/gemver.cpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_9" OPTYPE="add" PRAGMA="" RTLNAME="res_1_fu_209_p2" SOURCE="benchmarks/jianyicheng/gemver/src/gemver.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="res_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>main</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.999</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2425225</Best-caseLatency>
                    <Average-caseLatency>2425225</Average-caseLatency>
                    <Worst-caseLatency>2425225</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.126 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.126 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.126 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2425226</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/gemver/src/gemver.cpp:45</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>266</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>95</UTIL_BRAM>
                    <DSP>10</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>4</UTIL_DSP>
                    <FF>5248</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>4</UTIL_FF>
                    <LUT>6224</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>11</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="128" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_U" SOURCE="benchmarks/jianyicheng/gemver/src/gemver.cpp:46" STORAGESIZE="32 65536 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A"/>
                <BindNode BINDTYPE="storage" BRAM="128" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_s_U" SOURCE="benchmarks/jianyicheng/gemver/src/gemver.cpp:46" STORAGESIZE="32 65536 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_s"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="u1_U" SOURCE="benchmarks/jianyicheng/gemver/src/gemver.cpp:47" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v1_U" SOURCE="benchmarks/jianyicheng/gemver/src/gemver.cpp:48" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="u2_U" SOURCE="benchmarks/jianyicheng/gemver/src/gemver.cpp:49" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v2_U" SOURCE="benchmarks/jianyicheng/gemver/src/gemver.cpp:50" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="w_U" SOURCE="benchmarks/jianyicheng/gemver/src/gemver.cpp:51" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="w"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="w_s_U" SOURCE="benchmarks/jianyicheng/gemver/src/gemver.cpp:51" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="w_s"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_U" SOURCE="benchmarks/jianyicheng/gemver/src/gemver.cpp:52" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_s_U" SOURCE="benchmarks/jianyicheng/gemver/src/gemver.cpp:52" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_s"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="y_U" SOURCE="benchmarks/jianyicheng/gemver/src/gemver.cpp:53" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="y"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="z_U" SOURCE="benchmarks/jianyicheng/gemver/src/gemver.cpp:54" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="z"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <ReturnValue ReturnValueName="srcType">int</ReturnValue>
    <ReturnValue ReturnValueName="srcSize">32</ReturnValue>
    <ReturnValue ReturnValueName="hwRefs" type="port" interface="ap_return" name="ap_return" usage="data" direction="out"/>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_return" type="data" busTypeName="data" protocol="ap_ctrl_hs" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="ap_return">DATA</portMap>
            </portMaps>
            <ports>
                <port>ap_return</port>
            </ports>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="Other Ports">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="ap_return">out, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="return">out, int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="return">ap_return, port</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport/>
</profile>

