{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1719929313214 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1719929313214 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 02 19:38:33 2024 " "Processing started: Tue Jul 02 19:38:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1719929313214 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719929313214 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TrafficControl -c TrafficControl " "Command: quartus_map --read_settings_files=on --write_settings_files=off TrafficControl -c TrafficControl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719929313215 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1719929313719 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1719929313719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "C:/nptel_course/final/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719929327656 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "C:/nptel_course/final/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719929327656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719929327656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.vhdl 31 15 " "Found 31 design units, including 15 entities, in source file gates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "Gates.vhdl" "" { Text "C:/nptel_course/final/Gates.vhdl" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719929327656 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mux2x1-logic " "Found design unit 2: mux2x1-logic" {  } { { "Gates.vhdl" "" { Text "C:/nptel_course/final/Gates.vhdl" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719929327656 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 mux2x1_8-logic " "Found design unit 3: mux2x1_8-logic" {  } { { "Gates.vhdl" "" { Text "C:/nptel_course/final/Gates.vhdl" 95 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719929327656 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 INVERTER-Equations " "Found design unit 4: INVERTER-Equations" {  } { { "Gates.vhdl" "" { Text "C:/nptel_course/final/Gates.vhdl" 114 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719929327656 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 AND_2-Equations " "Found design unit 5: AND_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/nptel_course/final/Gates.vhdl" 126 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719929327656 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 NAND_2-Equations " "Found design unit 6: NAND_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/nptel_course/final/Gates.vhdl" 137 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719929327656 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 OR_2-Equations " "Found design unit 7: OR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/nptel_course/final/Gates.vhdl" 148 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719929327656 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 NOR_2-Equations " "Found design unit 8: NOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/nptel_course/final/Gates.vhdl" 159 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719929327656 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 XOR_2-Equations " "Found design unit 9: XOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/nptel_course/final/Gates.vhdl" 171 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719929327656 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 XNOR_2-Equations " "Found design unit 10: XNOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/nptel_course/final/Gates.vhdl" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719929327656 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 HALF_ADDER-Equations " "Found design unit 11: HALF_ADDER-Equations" {  } { { "Gates.vhdl" "" { Text "C:/nptel_course/final/Gates.vhdl" 193 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719929327656 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 adder_full-logic " "Found design unit 12: adder_full-logic" {  } { { "Gates.vhdl" "" { Text "C:/nptel_course/final/Gates.vhdl" 211 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719929327656 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 adder_8-logic " "Found design unit 13: adder_8-logic" {  } { { "Gates.vhdl" "" { Text "C:/nptel_course/final/Gates.vhdl" 236 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719929327656 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 shifter_1-logic " "Found design unit 14: shifter_1-logic" {  } { { "Gates.vhdl" "" { Text "C:/nptel_course/final/Gates.vhdl" 261 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719929327656 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 shifter_2-logic " "Found design unit 15: shifter_2-logic" {  } { { "Gates.vhdl" "" { Text "C:/nptel_course/final/Gates.vhdl" 282 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719929327656 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 encoder4x2-logic " "Found design unit 16: encoder4x2-logic" {  } { { "Gates.vhdl" "" { Text "C:/nptel_course/final/Gates.vhdl" 303 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719929327656 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "Gates.vhdl" "" { Text "C:/nptel_course/final/Gates.vhdl" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719929327656 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux2x1_8 " "Found entity 2: mux2x1_8" {  } { { "Gates.vhdl" "" { Text "C:/nptel_course/final/Gates.vhdl" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719929327656 ""} { "Info" "ISGN_ENTITY_NAME" "3 INVERTER " "Found entity 3: INVERTER" {  } { { "Gates.vhdl" "" { Text "C:/nptel_course/final/Gates.vhdl" 110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719929327656 ""} { "Info" "ISGN_ENTITY_NAME" "4 AND_2 " "Found entity 4: AND_2" {  } { { "Gates.vhdl" "" { Text "C:/nptel_course/final/Gates.vhdl" 122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719929327656 ""} { "Info" "ISGN_ENTITY_NAME" "5 NAND_2 " "Found entity 5: NAND_2" {  } { { "Gates.vhdl" "" { Text "C:/nptel_course/final/Gates.vhdl" 133 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719929327656 ""} { "Info" "ISGN_ENTITY_NAME" "6 OR_2 " "Found entity 6: OR_2" {  } { { "Gates.vhdl" "" { Text "C:/nptel_course/final/Gates.vhdl" 144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719929327656 ""} { "Info" "ISGN_ENTITY_NAME" "7 NOR_2 " "Found entity 7: NOR_2" {  } { { "Gates.vhdl" "" { Text "C:/nptel_course/final/Gates.vhdl" 155 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719929327656 ""} { "Info" "ISGN_ENTITY_NAME" "8 XOR_2 " "Found entity 8: XOR_2" {  } { { "Gates.vhdl" "" { Text "C:/nptel_course/final/Gates.vhdl" 167 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719929327656 ""} { "Info" "ISGN_ENTITY_NAME" "9 XNOR_2 " "Found entity 9: XNOR_2" {  } { { "Gates.vhdl" "" { Text "C:/nptel_course/final/Gates.vhdl" 178 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719929327656 ""} { "Info" "ISGN_ENTITY_NAME" "10 HALF_ADDER " "Found entity 10: HALF_ADDER" {  } { { "Gates.vhdl" "" { Text "C:/nptel_course/final/Gates.vhdl" 189 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719929327656 ""} { "Info" "ISGN_ENTITY_NAME" "11 adder_full " "Found entity 11: adder_full" {  } { { "Gates.vhdl" "" { Text "C:/nptel_course/final/Gates.vhdl" 204 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719929327656 ""} { "Info" "ISGN_ENTITY_NAME" "12 adder_8 " "Found entity 12: adder_8" {  } { { "Gates.vhdl" "" { Text "C:/nptel_course/final/Gates.vhdl" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719929327656 ""} { "Info" "ISGN_ENTITY_NAME" "13 shifter_1 " "Found entity 13: shifter_1" {  } { { "Gates.vhdl" "" { Text "C:/nptel_course/final/Gates.vhdl" 257 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719929327656 ""} { "Info" "ISGN_ENTITY_NAME" "14 shifter_2 " "Found entity 14: shifter_2" {  } { { "Gates.vhdl" "" { Text "C:/nptel_course/final/Gates.vhdl" 278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719929327656 ""} { "Info" "ISGN_ENTITY_NAME" "15 encoder4x2 " "Found entity 15: encoder4x2" {  } { { "Gates.vhdl" "" { Text "C:/nptel_course/final/Gates.vhdl" 299 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719929327656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719929327656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "C:/nptel_course/final/DUT.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719929327672 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "C:/nptel_course/final/DUT.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719929327672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719929327672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trafficcontrol.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file trafficcontrol.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trafficcontroller-logic " "Found design unit 1: trafficcontroller-logic" {  } { { "TrafficControl.vhdl" "" { Text "C:/nptel_course/final/TrafficControl.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719929327674 ""} { "Info" "ISGN_ENTITY_NAME" "1 trafficcontroller " "Found entity 1: trafficcontroller" {  } { { "TrafficControl.vhdl" "" { Text "C:/nptel_course/final/TrafficControl.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719929327674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719929327674 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1719929327756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trafficcontroller trafficcontroller:add_instance " "Elaborating entity \"trafficcontroller\" for hierarchy \"trafficcontroller:add_instance\"" {  } { { "DUT.vhdl" "add_instance" { Text "C:/nptel_course/final/DUT.vhdl" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719929327757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder4x2 trafficcontroller:add_instance\|encoder4x2:north " "Elaborating entity \"encoder4x2\" for hierarchy \"trafficcontroller:add_instance\|encoder4x2:north\"" {  } { { "TrafficControl.vhdl" "north" { Text "C:/nptel_course/final/TrafficControl.vhdl" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719929327759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_2 trafficcontroller:add_instance\|encoder4x2:north\|OR_2:i1 " "Elaborating entity \"OR_2\" for hierarchy \"trafficcontroller:add_instance\|encoder4x2:north\|OR_2:i1\"" {  } { { "Gates.vhdl" "i1" { Text "C:/nptel_course/final/Gates.vhdl" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719929327761 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "trafficcontroller:add_instance\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"trafficcontroller:add_instance\|Mod0\"" {  } { { "TrafficControl.vhdl" "Mod0" { Text "C:/nptel_course/final/TrafficControl.vhdl" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1719929327905 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1719929327905 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "trafficcontroller:add_instance\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"trafficcontroller:add_instance\|lpm_divide:Mod0\"" {  } { { "TrafficControl.vhdl" "" { Text "C:/nptel_course/final/TrafficControl.vhdl" 38 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719929327962 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "trafficcontroller:add_instance\|lpm_divide:Mod0 " "Instantiated megafunction \"trafficcontroller:add_instance\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719929327962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719929327962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719929327962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719929327962 ""}  } { { "TrafficControl.vhdl" "" { Text "C:/nptel_course/final/TrafficControl.vhdl" 38 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1719929327962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vkl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vkl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vkl " "Found entity 1: lpm_divide_vkl" {  } { { "db/lpm_divide_vkl.tdf" "" { Text "C:/nptel_course/final/db/lpm_divide_vkl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719929328022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719929328022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "C:/nptel_course/final/db/sign_div_unsign_9kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719929328039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719929328039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_hfe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_hfe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_hfe " "Found entity 1: alt_u_div_hfe" {  } { { "db/alt_u_div_hfe.tdf" "" { Text "C:/nptel_course/final/db/alt_u_div_hfe.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719929328072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719929328072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i4c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_i4c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i4c " "Found entity 1: add_sub_i4c" {  } { { "db/add_sub_i4c.tdf" "" { Text "C:/nptel_course/final/db/add_sub_i4c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719929328138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719929328138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_j4c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_j4c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_j4c " "Found entity 1: add_sub_j4c" {  } { { "db/add_sub_j4c.tdf" "" { Text "C:/nptel_course/final/db/add_sub_j4c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719929328205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719929328205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_k4c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_k4c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_k4c " "Found entity 1: add_sub_k4c" {  } { { "db/add_sub_k4c.tdf" "" { Text "C:/nptel_course/final/db/add_sub_k4c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719929328255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719929328255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_l4c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_l4c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_l4c " "Found entity 1: add_sub_l4c" {  } { { "db/add_sub_l4c.tdf" "" { Text "C:/nptel_course/final/db/add_sub_l4c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719929328321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719929328321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_m4c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_m4c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_m4c " "Found entity 1: add_sub_m4c" {  } { { "db/add_sub_m4c.tdf" "" { Text "C:/nptel_course/final/db/add_sub_m4c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719929328390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719929328390 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "46 " "Implemented 46 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1719929328705 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1719929328705 ""} { "Info" "ICUT_CUT_TM_LCELLS" "36 " "Implemented 36 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1719929328705 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1719929328705 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1719929328796 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 02 19:38:48 2024 " "Processing ended: Tue Jul 02 19:38:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1719929328796 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1719929328796 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1719929328796 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1719929328796 ""}
