SYSTEM_CUSTOM_CIRCUIT_SYMBOLS={%DESIGN_KIT_SYSTEM_CUSTOM_CIRCUIT_SYMBOLS};{$HPEESOF_DIR}\custom\{%PROJECT1}\symbols
DESIGN_KIT_SYSTEM_CUSTOM_CIRCUIT_SYMBOLS=E:\University\Semesters\Semester8\RFIC\Simulation\CHW1\tsmc18rf_converted\circuit\symbols
DATA_FILES=.\data;{%PROJECT_SEARCH_DATA_FILES};{%DESIGN_KIT_DATA_FILES}
DESIGN_KIT_DATA_FILES=E:\University\Semesters\Semester8\RFIC\Simulation\CHW1\tsmc18rf_converted\circuit\data;E:\University\Semesters\Semester8\RFIC\Simulation\CHW1\tsmc18rf_converted\circuit\models
SYSTEM_CUSTOM_CIRCUIT_DESIGNS={%DESIGN_KIT_SYSTEM_CUSTOM_CIRCUIT_DESIGNS};{$HPEESOF_DIR}\custom\{%PROJECT1}\designs
DESIGN_KIT_SYSTEM_CUSTOM_CIRCUIT_DESIGNS=
VIA_CONFIG_PATH={%DESIGN_KIT_VIA_CONFIG_PATH}
DESIGN_KIT_VIA_CONFIG_PATH=
LAST_LIBRARY_SELECTED=CHW3_Q1_lib
SCHEM_FILE_OPEN_HISTORY_1=CHW3_Q1_lib:1db compression point && IIP3:schematic
SCHEM_FILE_OPEN_HISTORY_2=CHW3_Q1_lib:1db compression point && IIP3_v1:schematic
SCHEM_FILE_OPEN_HISTORY_3=CHW3_Q1_lib:1db compression && IIP3:schematic
