m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/18.1
vCarryByPassAdder
Z0 !s110 1702064466
!i10b 1
!s100 KVF@724MfSd=30i[fFgnP1
I@[F7VKnfL:ZXLFhWhf@982
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dC:/Users/xAbdoMo/Desktop/Uni/Projects/VLSI/VLSI_Project
w1702060369
8C:/Users/xAbdoMo/Desktop/Uni/Projects/VLSI/VLSI_Project/CarryByPassAdder.v
FC:/Users/xAbdoMo/Desktop/Uni/Projects/VLSI/VLSI_Project/CarryByPassAdder.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1702064466.000000
!s107 C:/Users/xAbdoMo/Desktop/Uni/Projects/VLSI/VLSI_Project/CarryByPassAdder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/xAbdoMo/Desktop/Uni/Projects/VLSI/VLSI_Project/CarryByPassAdder.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
n@carry@by@pass@adder
vCarryByPassAdder_4Bit
R0
!i10b 1
!s100 74?2HzYO];lMbP?A>PC;@2
I_F11E^Jd5z3WDM<SIzSb^3
R1
R2
w1702063110
8C:/Users/xAbdoMo/Desktop/Uni/Projects/VLSI/VLSI_Project/CarryByPassAdder4_Bit.v
FC:/Users/xAbdoMo/Desktop/Uni/Projects/VLSI/VLSI_Project/CarryByPassAdder4_Bit.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Users/xAbdoMo/Desktop/Uni/Projects/VLSI/VLSI_Project/CarryByPassAdder4_Bit.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/xAbdoMo/Desktop/Uni/Projects/VLSI/VLSI_Project/CarryByPassAdder4_Bit.v|
!i113 1
R5
R6
n@carry@by@pass@adder_4@bit
vCarryLookAheadAdder
R0
!i10b 1
!s100 ^?eTg?fhmJm`2d0_cDMab3
I;?0?]H1e:JP_BVfPVGCMP1
R1
R2
Z7 w1702055037
8C:/Users/xAbdoMo/Desktop/Uni/Projects/VLSI/VLSI_Project/CarryLookAheadAdder.v
FC:/Users/xAbdoMo/Desktop/Uni/Projects/VLSI/VLSI_Project/CarryLookAheadAdder.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Users/xAbdoMo/Desktop/Uni/Projects/VLSI/VLSI_Project/CarryLookAheadAdder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/xAbdoMo/Desktop/Uni/Projects/VLSI/VLSI_Project/CarryLookAheadAdder.v|
!i113 1
R5
R6
n@carry@look@ahead@adder
vCarryLookAheadAdder2
Z8 !s110 1702064467
!i10b 1
!s100 o]NeWW3oClh@RP3RODUQK2
I=9Q3`Qz2]7ePS69eYN91W2
R1
R2
w1702064442
8C:/Users/xAbdoMo/Desktop/Uni/Projects/VLSI/VLSI_Project/CarryLookAheadAdder2.v
FC:/Users/xAbdoMo/Desktop/Uni/Projects/VLSI/VLSI_Project/CarryLookAheadAdder2.v
L0 1
R3
r1
!s85 0
31
Z9 !s108 1702064467.000000
!s107 C:/Users/xAbdoMo/Desktop/Uni/Projects/VLSI/VLSI_Project/CarryLookAheadAdder2.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/xAbdoMo/Desktop/Uni/Projects/VLSI/VLSI_Project/CarryLookAheadAdder2.v|
!i113 1
R5
R6
n@carry@look@ahead@adder2
vCarrySelectAdder
R0
!i10b 1
!s100 6[aAiC?Z_ZFz`5laaU6VT3
IgE4=7oQoHfFdP1Vo:Q21c0
R1
R2
R7
8C:/Users/xAbdoMo/Desktop/Uni/Projects/VLSI/VLSI_Project/CarrySelectAdder.v
FC:/Users/xAbdoMo/Desktop/Uni/Projects/VLSI/VLSI_Project/CarrySelectAdder.v
L0 2
R3
r1
!s85 0
31
R4
!s107 C:/Users/xAbdoMo/Desktop/Uni/Projects/VLSI/VLSI_Project/CarrySelectAdder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/xAbdoMo/Desktop/Uni/Projects/VLSI/VLSI_Project/CarrySelectAdder.v|
!i113 1
R5
R6
n@carry@select@adder
vFA
R0
!i10b 1
!s100 4Zf6?6I>9NmS9<Cl8[ETe0
IKAXQR:H3?j73=5DZghB9f1
R1
R2
R7
8C:/Users/xAbdoMo/Desktop/Uni/Projects/VLSI/VLSI_Project/FA.v
FC:/Users/xAbdoMo/Desktop/Uni/Projects/VLSI/VLSI_Project/FA.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Users/xAbdoMo/Desktop/Uni/Projects/VLSI/VLSI_Project/FA.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/xAbdoMo/Desktop/Uni/Projects/VLSI/VLSI_Project/FA.v|
!i113 1
R5
R6
n@f@a
vRippleCarryAdder
R8
!i10b 1
!s100 3N5dkZ@R=@9cDYj4P]7Od2
IeolC7UCDHAR@T520^;:4]3
R1
R2
w1702058789
8C:/Users/xAbdoMo/Desktop/Uni/Projects/VLSI/VLSI_Project/RippleCarryAdder.v
FC:/Users/xAbdoMo/Desktop/Uni/Projects/VLSI/VLSI_Project/RippleCarryAdder.v
L0 1
R3
r1
!s85 0
31
R9
!s107 C:/Users/xAbdoMo/Desktop/Uni/Projects/VLSI/VLSI_Project/RippleCarryAdder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/xAbdoMo/Desktop/Uni/Projects/VLSI/VLSI_Project/RippleCarryAdder.v|
!i113 1
R5
R6
n@ripple@carry@adder
vRippleCarryAdder_16Bit
R8
!i10b 1
!s100 f5oWWiL[<d=:K]YKc8]0c3
ImH07f]iT?jb]KQ[2Cbm6Y1
R1
R2
R7
8C:/Users/xAbdoMo/Desktop/Uni/Projects/VLSI/VLSI_Project/RippleCarryAdder_16Bit.v
FC:/Users/xAbdoMo/Desktop/Uni/Projects/VLSI/VLSI_Project/RippleCarryAdder_16Bit.v
L0 1
R3
r1
!s85 0
31
R9
!s107 C:/Users/xAbdoMo/Desktop/Uni/Projects/VLSI/VLSI_Project/RippleCarryAdder_16Bit.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/xAbdoMo/Desktop/Uni/Projects/VLSI/VLSI_Project/RippleCarryAdder_16Bit.v|
!i113 1
R5
R6
n@ripple@carry@adder_16@bit
vSynth_Test
!s110 1702057284
!i10b 1
!s100 dKQlRJ4Q1:kCBdlFa36ko2
IkPnmLeLz4HoeN]n_99W[H1
R1
R2
R7
8C:/Users/xAbdoMo/Desktop/Uni/Projects/VLSI/VLSI_Project/Synth_Test.v
FC:/Users/xAbdoMo/Desktop/Uni/Projects/VLSI/VLSI_Project/Synth_Test.v
L0 1
R3
r1
!s85 0
31
!s108 1702057284.000000
!s107 C:/Users/xAbdoMo/Desktop/Uni/Projects/VLSI/VLSI_Project/Synth_Test.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/xAbdoMo/Desktop/Uni/Projects/VLSI/VLSI_Project/Synth_Test.v|
!i113 1
R5
R6
n@synth_@test
vVerilogAdder
R0
!i10b 1
!s100 C<TU;n7_77A]:cm3dOZ]f0
IRTzlF=lEb[V>eDVcz8ndF3
R1
R2
R7
8C:/Users/xAbdoMo/Desktop/Uni/Projects/VLSI/VLSI_Project/VerilogAdder.v
FC:/Users/xAbdoMo/Desktop/Uni/Projects/VLSI/VLSI_Project/VerilogAdder.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Users/xAbdoMo/Desktop/Uni/Projects/VLSI/VLSI_Project/VerilogAdder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/xAbdoMo/Desktop/Uni/Projects/VLSI/VLSI_Project/VerilogAdder.v|
!i113 1
R5
R6
n@verilog@adder
