Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Dec 10 09:11:24 2025
| Host         : DESKTOP-VGVTN86 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ParkingSystem_Top_control_sets_placed.rpt
| Design       : ParkingSystem_Top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    18 |
|    Minimum number of control sets                        |    18 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    80 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    18 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     9 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            4 |
| No           | No                    | Yes                    |              48 |           19 |
| No           | Yes                   | No                     |              80 |           20 |
| Yes          | No                    | No                     |               4 |            4 |
| Yes          | No                    | Yes                    |              32 |           11 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------+---------------------------+------------------+----------------+--------------+
|  Clock Signal  |       Enable Signal       |      Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------+---------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | db1/state                 |                           |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | db2/state                 |                           |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | db3/state                 |                           |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | db4/state                 |                           |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG |                           |                           |                4 |              4 |         1.00 |
|  clk_IBUF_BUFG | FSM_SUV/t_s_reg[2][0]     | btnC_IBUF                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | FSM_SUV/E[0]              | btnC_IBUF                 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | FSM_VIP/E[0]              | btnC_IBUF                 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | FSM_VIP/t_v_reg[2][0]     | btnC_IBUF                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | FSM_Compact/t_c_reg[2][0] | btnC_IBUF                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | FSM_Elec/E[0]             | btnC_IBUF                 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | FSM_Elec/t_e_reg[2][0]    | btnC_IBUF                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | FSM_Compact/E[0]          | btnC_IBUF                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG |                           | db1/counter[0]_i_1_n_0    |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG |                           | db2/counter[0]_i_1__0_n_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG |                           | db3/counter[0]_i_1__1_n_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG |                           | db4/counter[0]_i_1__2_n_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG |                           | btnC_IBUF                 |               19 |             48 |         2.53 |
+----------------+---------------------------+---------------------------+------------------+----------------+--------------+


