<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Sdiff src/hotspot/cpu/aarch64/macroAssembler_aarch64.cpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
<body>
<center><a href="interp_masm_aarch64.hpp.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="macroAssembler_aarch64.hpp.sdiff.html" target="_top">next &gt;</a></center>    <h2>src/hotspot/cpu/aarch64/macroAssembler_aarch64.cpp</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<table>
<tr valign="top">
<td>
<hr />
<pre>
  30 #include &quot;asm/assembler.hpp&quot;
  31 #include &quot;asm/assembler.inline.hpp&quot;
  32 #include &quot;gc/shared/barrierSet.hpp&quot;
  33 #include &quot;gc/shared/cardTable.hpp&quot;
  34 #include &quot;gc/shared/barrierSetAssembler.hpp&quot;
  35 #include &quot;gc/shared/cardTableBarrierSet.hpp&quot;
  36 #include &quot;interpreter/interpreter.hpp&quot;
  37 #include &quot;compiler/disassembler.hpp&quot;
  38 #include &quot;memory/resourceArea.hpp&quot;
  39 #include &quot;memory/universe.hpp&quot;
  40 #include &quot;nativeInst_aarch64.hpp&quot;
  41 #include &quot;oops/accessDecorators.hpp&quot;
  42 #include &quot;oops/compressedOops.inline.hpp&quot;
  43 #include &quot;oops/klass.inline.hpp&quot;
  44 #include &quot;runtime/biasedLocking.hpp&quot;
  45 #include &quot;runtime/icache.hpp&quot;
  46 #include &quot;runtime/interfaceSupport.inline.hpp&quot;
  47 #include &quot;runtime/jniHandles.inline.hpp&quot;
  48 #include &quot;runtime/sharedRuntime.hpp&quot;
  49 #include &quot;runtime/thread.hpp&quot;

  50 #ifdef COMPILER1
  51 #include &quot;c1/c1_LIRAssembler.hpp&quot;
  52 #endif
  53 #ifdef COMPILER2
  54 #include &quot;oops/oop.hpp&quot;
  55 #include &quot;opto/compile.hpp&quot;
  56 #include &quot;opto/intrinsicnode.hpp&quot;
  57 #include &quot;opto/node.hpp&quot;

  58 #endif
  59 
  60 #ifdef PRODUCT
  61 #define BLOCK_COMMENT(str) /* nothing */
  62 #define STOP(error) stop(error)
  63 #else
  64 #define BLOCK_COMMENT(str) block_comment(str)
  65 #define STOP(error) block_comment(error); stop(error)
  66 #endif
  67 
  68 #define BIND(label) bind(label); BLOCK_COMMENT(#label &quot;:&quot;)
  69 
  70 // Patch any kind of instruction; there may be several instructions.
  71 // Return the total length (in bytes) of the instructions.
  72 int MacroAssembler::pd_patch_instruction_size(address branch, address target) {
  73   int instructions = 1;
  74   assert((uint64_t)target &lt; (1ul &lt;&lt; 48), &quot;48-bit overflow in address constant&quot;);
  75   long offset = (target - branch) &gt;&gt; 2;
  76   unsigned insn = *(unsigned*)branch;
  77   if ((Instruction_aarch64::extract(insn, 29, 24) &amp; 0b111011) == 0b011000) {
</pre>
<hr />
<pre>
 727 
 728 // Maybe emit a call via a trampoline.  If the code cache is small
 729 // trampolines won&#39;t be emitted.
 730 
 731 address MacroAssembler::trampoline_call(Address entry, CodeBuffer *cbuf) {
 732   assert(JavaThread::current()-&gt;is_Compiler_thread(), &quot;just checking&quot;);
 733   assert(entry.rspec().type() == relocInfo::runtime_call_type
 734          || entry.rspec().type() == relocInfo::opt_virtual_call_type
 735          || entry.rspec().type() == relocInfo::static_call_type
 736          || entry.rspec().type() == relocInfo::virtual_call_type, &quot;wrong reloc type&quot;);
 737 
 738   // We need a trampoline if branches are far.
 739   if (far_branches()) {
 740     bool in_scratch_emit_size = false;
 741 #ifdef COMPILER2
 742     // We don&#39;t want to emit a trampoline if C2 is generating dummy
 743     // code during its branch shortening phase.
 744     CompileTask* task = ciEnv::current()-&gt;task();
 745     in_scratch_emit_size =
 746       (task != NULL &amp;&amp; is_c2_compile(task-&gt;comp_level()) &amp;&amp;
<span class="line-modified"> 747        Compile::current()-&gt;in_scratch_emit_size());</span>
 748 #endif
 749     if (!in_scratch_emit_size) {
 750       address stub = emit_trampoline_stub(offset(), entry.target());
 751       if (stub == NULL) {
 752         return NULL; // CodeCache is full
 753       }
 754     }
 755   }
 756 
 757   if (cbuf) cbuf-&gt;set_insts_mark();
 758   relocate(entry.rspec());
 759   if (!far_branches()) {
 760     bl(entry.target());
 761   } else {
 762     bl(pc());
 763   }
 764   // just need to return a non-null address
 765   return pc();
 766 }
 767 
</pre>
<hr />
<pre>
4842   BIND(NOMATCH);
4843     mov(result, -1);
4844     b(DONE);
4845   BIND(MATCH);
4846     add(result, result_tmp, cnt2_neg, ASR, str2_chr_shift);
4847   BIND(DONE);
4848 }
4849 
4850 typedef void (MacroAssembler::* chr_insn)(Register Rt, const Address &amp;adr);
4851 typedef void (MacroAssembler::* uxt_insn)(Register Rd, Register Rn);
4852 
4853 void MacroAssembler::string_indexof_char(Register str1, Register cnt1,
4854                                          Register ch, Register result,
4855                                          Register tmp1, Register tmp2, Register tmp3)
4856 {
4857   Label CH1_LOOP, HAS_ZERO, DO1_SHORT, DO1_LOOP, MATCH, NOMATCH, DONE;
4858   Register cnt1_neg = cnt1;
4859   Register ch1 = rscratch1;
4860   Register result_tmp = rscratch2;
4861 


4862   cmp(cnt1, (u1)4);
4863   br(LT, DO1_SHORT);
4864 
4865   orr(ch, ch, ch, LSL, 16);
4866   orr(ch, ch, ch, LSL, 32);
4867 
4868   sub(cnt1, cnt1, 4);
4869   mov(result_tmp, cnt1);
4870   lea(str1, Address(str1, cnt1, Address::uxtw(1)));
4871   sub(cnt1_neg, zr, cnt1, LSL, 1);
4872 
4873   mov(tmp3, 0x0001000100010001);
4874 
4875   BIND(CH1_LOOP);
4876     ldr(ch1, Address(str1, cnt1_neg));
4877     eor(ch1, ch, ch1);
4878     sub(tmp1, ch1, tmp3);
4879     orr(tmp2, ch1, 0x7fff7fff7fff7fff);
4880     bics(tmp1, tmp1, tmp2);
4881     br(NE, HAS_ZERO);
</pre>
</td>
<td>
<hr />
<pre>
  30 #include &quot;asm/assembler.hpp&quot;
  31 #include &quot;asm/assembler.inline.hpp&quot;
  32 #include &quot;gc/shared/barrierSet.hpp&quot;
  33 #include &quot;gc/shared/cardTable.hpp&quot;
  34 #include &quot;gc/shared/barrierSetAssembler.hpp&quot;
  35 #include &quot;gc/shared/cardTableBarrierSet.hpp&quot;
  36 #include &quot;interpreter/interpreter.hpp&quot;
  37 #include &quot;compiler/disassembler.hpp&quot;
  38 #include &quot;memory/resourceArea.hpp&quot;
  39 #include &quot;memory/universe.hpp&quot;
  40 #include &quot;nativeInst_aarch64.hpp&quot;
  41 #include &quot;oops/accessDecorators.hpp&quot;
  42 #include &quot;oops/compressedOops.inline.hpp&quot;
  43 #include &quot;oops/klass.inline.hpp&quot;
  44 #include &quot;runtime/biasedLocking.hpp&quot;
  45 #include &quot;runtime/icache.hpp&quot;
  46 #include &quot;runtime/interfaceSupport.inline.hpp&quot;
  47 #include &quot;runtime/jniHandles.inline.hpp&quot;
  48 #include &quot;runtime/sharedRuntime.hpp&quot;
  49 #include &quot;runtime/thread.hpp&quot;
<span class="line-added">  50 #include &quot;utilities/powerOfTwo.hpp&quot;</span>
  51 #ifdef COMPILER1
  52 #include &quot;c1/c1_LIRAssembler.hpp&quot;
  53 #endif
  54 #ifdef COMPILER2
  55 #include &quot;oops/oop.hpp&quot;
  56 #include &quot;opto/compile.hpp&quot;
  57 #include &quot;opto/intrinsicnode.hpp&quot;
  58 #include &quot;opto/node.hpp&quot;
<span class="line-added">  59 #include &quot;opto/output.hpp&quot;</span>
  60 #endif
  61 
  62 #ifdef PRODUCT
  63 #define BLOCK_COMMENT(str) /* nothing */
  64 #define STOP(error) stop(error)
  65 #else
  66 #define BLOCK_COMMENT(str) block_comment(str)
  67 #define STOP(error) block_comment(error); stop(error)
  68 #endif
  69 
  70 #define BIND(label) bind(label); BLOCK_COMMENT(#label &quot;:&quot;)
  71 
  72 // Patch any kind of instruction; there may be several instructions.
  73 // Return the total length (in bytes) of the instructions.
  74 int MacroAssembler::pd_patch_instruction_size(address branch, address target) {
  75   int instructions = 1;
  76   assert((uint64_t)target &lt; (1ul &lt;&lt; 48), &quot;48-bit overflow in address constant&quot;);
  77   long offset = (target - branch) &gt;&gt; 2;
  78   unsigned insn = *(unsigned*)branch;
  79   if ((Instruction_aarch64::extract(insn, 29, 24) &amp; 0b111011) == 0b011000) {
</pre>
<hr />
<pre>
 729 
 730 // Maybe emit a call via a trampoline.  If the code cache is small
 731 // trampolines won&#39;t be emitted.
 732 
 733 address MacroAssembler::trampoline_call(Address entry, CodeBuffer *cbuf) {
 734   assert(JavaThread::current()-&gt;is_Compiler_thread(), &quot;just checking&quot;);
 735   assert(entry.rspec().type() == relocInfo::runtime_call_type
 736          || entry.rspec().type() == relocInfo::opt_virtual_call_type
 737          || entry.rspec().type() == relocInfo::static_call_type
 738          || entry.rspec().type() == relocInfo::virtual_call_type, &quot;wrong reloc type&quot;);
 739 
 740   // We need a trampoline if branches are far.
 741   if (far_branches()) {
 742     bool in_scratch_emit_size = false;
 743 #ifdef COMPILER2
 744     // We don&#39;t want to emit a trampoline if C2 is generating dummy
 745     // code during its branch shortening phase.
 746     CompileTask* task = ciEnv::current()-&gt;task();
 747     in_scratch_emit_size =
 748       (task != NULL &amp;&amp; is_c2_compile(task-&gt;comp_level()) &amp;&amp;
<span class="line-modified"> 749        Compile::current()-&gt;output()-&gt;in_scratch_emit_size());</span>
 750 #endif
 751     if (!in_scratch_emit_size) {
 752       address stub = emit_trampoline_stub(offset(), entry.target());
 753       if (stub == NULL) {
 754         return NULL; // CodeCache is full
 755       }
 756     }
 757   }
 758 
 759   if (cbuf) cbuf-&gt;set_insts_mark();
 760   relocate(entry.rspec());
 761   if (!far_branches()) {
 762     bl(entry.target());
 763   } else {
 764     bl(pc());
 765   }
 766   // just need to return a non-null address
 767   return pc();
 768 }
 769 
</pre>
<hr />
<pre>
4844   BIND(NOMATCH);
4845     mov(result, -1);
4846     b(DONE);
4847   BIND(MATCH);
4848     add(result, result_tmp, cnt2_neg, ASR, str2_chr_shift);
4849   BIND(DONE);
4850 }
4851 
4852 typedef void (MacroAssembler::* chr_insn)(Register Rt, const Address &amp;adr);
4853 typedef void (MacroAssembler::* uxt_insn)(Register Rd, Register Rn);
4854 
4855 void MacroAssembler::string_indexof_char(Register str1, Register cnt1,
4856                                          Register ch, Register result,
4857                                          Register tmp1, Register tmp2, Register tmp3)
4858 {
4859   Label CH1_LOOP, HAS_ZERO, DO1_SHORT, DO1_LOOP, MATCH, NOMATCH, DONE;
4860   Register cnt1_neg = cnt1;
4861   Register ch1 = rscratch1;
4862   Register result_tmp = rscratch2;
4863 
<span class="line-added">4864   cbz(cnt1, NOMATCH);</span>
<span class="line-added">4865 </span>
4866   cmp(cnt1, (u1)4);
4867   br(LT, DO1_SHORT);
4868 
4869   orr(ch, ch, ch, LSL, 16);
4870   orr(ch, ch, ch, LSL, 32);
4871 
4872   sub(cnt1, cnt1, 4);
4873   mov(result_tmp, cnt1);
4874   lea(str1, Address(str1, cnt1, Address::uxtw(1)));
4875   sub(cnt1_neg, zr, cnt1, LSL, 1);
4876 
4877   mov(tmp3, 0x0001000100010001);
4878 
4879   BIND(CH1_LOOP);
4880     ldr(ch1, Address(str1, cnt1_neg));
4881     eor(ch1, ch, ch1);
4882     sub(tmp1, ch1, tmp3);
4883     orr(tmp2, ch1, 0x7fff7fff7fff7fff);
4884     bics(tmp1, tmp1, tmp2);
4885     br(NE, HAS_ZERO);
</pre>
</td>
</tr>
</table>
<center><a href="interp_masm_aarch64.hpp.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="macroAssembler_aarch64.hpp.sdiff.html" target="_top">next &gt;</a></center>  </body>
</html>