

================================================================
== Vitis HLS Report for 'decision_function_110'
================================================================
* Date:           Thu Jan 23 13:40:57 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        my_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.401 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  5.000 ns|  5.000 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.40>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%x_52_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_52_val" [firmware/BDT.h:86]   --->   Operation 3 'read' 'x_52_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%x_50_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_50_val" [firmware/BDT.h:86]   --->   Operation 4 'read' 'x_50_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x_49_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_49_val" [firmware/BDT.h:86]   --->   Operation 5 'read' 'x_49_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x_48_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_48_val" [firmware/BDT.h:86]   --->   Operation 6 'read' 'x_48_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_37_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_37_val" [firmware/BDT.h:86]   --->   Operation 7 'read' 'x_37_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x_34_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_34_val" [firmware/BDT.h:86]   --->   Operation 8 'read' 'x_34_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_33_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_33_val" [firmware/BDT.h:86]   --->   Operation 9 'read' 'x_33_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_27_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_27_val" [firmware/BDT.h:86]   --->   Operation 10 'read' 'x_27_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_23_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_23_val" [firmware/BDT.h:86]   --->   Operation 11 'read' 'x_23_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_19_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_19_val" [firmware/BDT.h:86]   --->   Operation 12 'read' 'x_19_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x_16_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_16_val" [firmware/BDT.h:86]   --->   Operation 13 'read' 'x_16_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x_14_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_14_val" [firmware/BDT.h:86]   --->   Operation 14 'read' 'x_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_13_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_13_val" [firmware/BDT.h:86]   --->   Operation 15 'read' 'x_13_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%x_12_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_12_val" [firmware/BDT.h:86]   --->   Operation 16 'read' 'x_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%x_11_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_11_val" [firmware/BDT.h:86]   --->   Operation 17 'read' 'x_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%x_6_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_6_val" [firmware/BDT.h:86]   --->   Operation 18 'read' 'x_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%x_4_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_4_val" [firmware/BDT.h:86]   --->   Operation 19 'read' 'x_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%x_3_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_3_val" [firmware/BDT.h:86]   --->   Operation 20 'read' 'x_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%x_1_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_1_val" [firmware/BDT.h:86]   --->   Operation 21 'read' 'x_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.79ns)   --->   "%icmp_ln86 = icmp_slt  i18 %x_6_val_read, i18 8602" [firmware/BDT.h:86]   --->   Operation 22 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.79ns)   --->   "%icmp_ln86_1754 = icmp_slt  i18 %x_16_val_read, i18 101" [firmware/BDT.h:86]   --->   Operation 23 'icmp' 'icmp_ln86_1754' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.79ns)   --->   "%icmp_ln86_1755 = icmp_slt  i18 %x_50_val_read, i18 43425" [firmware/BDT.h:86]   --->   Operation 24 'icmp' 'icmp_ln86_1755' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.79ns)   --->   "%icmp_ln86_1756 = icmp_slt  i18 %x_16_val_read, i18 99" [firmware/BDT.h:86]   --->   Operation 25 'icmp' 'icmp_ln86_1756' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.79ns)   --->   "%icmp_ln86_1757 = icmp_slt  i18 %x_13_val_read, i18 467" [firmware/BDT.h:86]   --->   Operation 26 'icmp' 'icmp_ln86_1757' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.79ns)   --->   "%icmp_ln86_1758 = icmp_slt  i18 %x_52_val_read, i18 46593" [firmware/BDT.h:86]   --->   Operation 27 'icmp' 'icmp_ln86_1758' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.79ns)   --->   "%icmp_ln86_1759 = icmp_slt  i18 %x_19_val_read, i18 15702" [firmware/BDT.h:86]   --->   Operation 28 'icmp' 'icmp_ln86_1759' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.79ns)   --->   "%icmp_ln86_1760 = icmp_slt  i18 %x_49_val_read, i18 9547" [firmware/BDT.h:86]   --->   Operation 29 'icmp' 'icmp_ln86_1760' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.79ns)   --->   "%icmp_ln86_1761 = icmp_slt  i18 %x_11_val_read, i18 1017" [firmware/BDT.h:86]   --->   Operation 30 'icmp' 'icmp_ln86_1761' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.79ns)   --->   "%icmp_ln86_1762 = icmp_slt  i18 %x_48_val_read, i18 6273" [firmware/BDT.h:86]   --->   Operation 31 'icmp' 'icmp_ln86_1762' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.79ns)   --->   "%icmp_ln86_1763 = icmp_slt  i18 %x_6_val_read, i18 13458" [firmware/BDT.h:86]   --->   Operation 32 'icmp' 'icmp_ln86_1763' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.79ns)   --->   "%icmp_ln86_1764 = icmp_slt  i18 %x_11_val_read, i18 904" [firmware/BDT.h:86]   --->   Operation 33 'icmp' 'icmp_ln86_1764' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.79ns)   --->   "%icmp_ln86_1765 = icmp_slt  i18 %x_52_val_read, i18 39425" [firmware/BDT.h:86]   --->   Operation 34 'icmp' 'icmp_ln86_1765' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.79ns)   --->   "%icmp_ln86_1766 = icmp_slt  i18 %x_34_val_read, i18 486" [firmware/BDT.h:86]   --->   Operation 35 'icmp' 'icmp_ln86_1766' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.79ns)   --->   "%icmp_ln86_1767 = icmp_slt  i18 %x_50_val_read, i18 31459" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86_1767' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.79ns)   --->   "%icmp_ln86_1768 = icmp_slt  i18 %x_3_val_read, i18 37080" [firmware/BDT.h:86]   --->   Operation 37 'icmp' 'icmp_ln86_1768' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.79ns)   --->   "%icmp_ln86_1769 = icmp_slt  i18 %x_27_val_read, i18 2190" [firmware/BDT.h:86]   --->   Operation 38 'icmp' 'icmp_ln86_1769' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.79ns)   --->   "%icmp_ln86_1770 = icmp_slt  i18 %x_12_val_read, i18 259741" [firmware/BDT.h:86]   --->   Operation 39 'icmp' 'icmp_ln86_1770' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.79ns)   --->   "%icmp_ln86_1771 = icmp_slt  i18 %x_49_val_read, i18 5103" [firmware/BDT.h:86]   --->   Operation 40 'icmp' 'icmp_ln86_1771' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.79ns)   --->   "%icmp_ln86_1772 = icmp_slt  i18 %x_52_val_read, i18 30209" [firmware/BDT.h:86]   --->   Operation 41 'icmp' 'icmp_ln86_1772' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.79ns)   --->   "%icmp_ln86_1773 = icmp_slt  i18 %x_37_val_read, i18 5" [firmware/BDT.h:86]   --->   Operation 42 'icmp' 'icmp_ln86_1773' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.79ns)   --->   "%icmp_ln86_1774 = icmp_slt  i18 %x_49_val_read, i18 10614" [firmware/BDT.h:86]   --->   Operation 43 'icmp' 'icmp_ln86_1774' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.79ns)   --->   "%icmp_ln86_1775 = icmp_slt  i18 %x_1_val_read, i18 50967" [firmware/BDT.h:86]   --->   Operation 44 'icmp' 'icmp_ln86_1775' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.79ns)   --->   "%icmp_ln86_1776 = icmp_slt  i18 %x_4_val_read, i18 25902" [firmware/BDT.h:86]   --->   Operation 45 'icmp' 'icmp_ln86_1776' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.79ns)   --->   "%icmp_ln86_1777 = icmp_slt  i18 %x_16_val_read, i18 115" [firmware/BDT.h:86]   --->   Operation 46 'icmp' 'icmp_ln86_1777' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.79ns)   --->   "%icmp_ln86_1778 = icmp_slt  i18 %x_49_val_read, i18 17946" [firmware/BDT.h:86]   --->   Operation 47 'icmp' 'icmp_ln86_1778' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.79ns)   --->   "%icmp_ln86_1779 = icmp_slt  i18 %x_33_val_read, i18 456" [firmware/BDT.h:86]   --->   Operation 48 'icmp' 'icmp_ln86_1779' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.79ns)   --->   "%icmp_ln86_1780 = icmp_slt  i18 %x_6_val_read, i18 15041" [firmware/BDT.h:86]   --->   Operation 49 'icmp' 'icmp_ln86_1780' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp = partselect i14 @_ssdm_op_PartSelect.i14.i18.i32.i32, i18 %x_14_val_read, i32 4, i32 17" [firmware/BDT.h:86]   --->   Operation 50 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.76ns)   --->   "%icmp_ln86_1781 = icmp_slt  i14 %tmp, i14 1" [firmware/BDT.h:86]   --->   Operation 51 'icmp' 'icmp_ln86_1781' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.79ns)   --->   "%icmp_ln86_1782 = icmp_slt  i18 %x_23_val_read, i18 34" [firmware/BDT.h:86]   --->   Operation 52 'icmp' 'icmp_ln86_1782' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.12ns)   --->   "%and_ln102 = and i1 %icmp_ln86_1754, i1 %icmp_ln86" [firmware/BDT.h:102]   --->   Operation 53 'and' 'and_ln102' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_838 = xor i1 %icmp_ln86_1754, i1 1" [firmware/BDT.h:104]   --->   Operation 54 'xor' 'xor_ln104_838' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %icmp_ln86, i1 %xor_ln104_838" [firmware/BDT.h:104]   --->   Operation 55 'and' 'and_ln104' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.12ns)   --->   "%and_ln102_1962 = and i1 %icmp_ln86_1756, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 56 'and' 'and_ln102_1962' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_333)   --->   "%xor_ln104_840 = xor i1 %icmp_ln86_1756, i1 1" [firmware/BDT.h:104]   --->   Operation 57 'xor' 'xor_ln104_840' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_333 = and i1 %and_ln102, i1 %xor_ln104_840" [firmware/BDT.h:104]   --->   Operation 58 'and' 'and_ln104_333' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.12ns)   --->   "%and_ln102_1963 = and i1 %icmp_ln86_1757, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 59 'and' 'and_ln102_1963' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_334)   --->   "%xor_ln104_841 = xor i1 %icmp_ln86_1757, i1 1" [firmware/BDT.h:104]   --->   Operation 60 'xor' 'xor_ln104_841' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_334 = and i1 %and_ln104, i1 %xor_ln104_841" [firmware/BDT.h:104]   --->   Operation 61 'and' 'and_ln104_334' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.12ns)   --->   "%xor_ln104_842 = xor i1 %icmp_ln86_1758, i1 1" [firmware/BDT.h:104]   --->   Operation 62 'xor' 'xor_ln104_842' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.12ns)   --->   "%and_ln102_1966 = and i1 %icmp_ln86_1758, i1 %and_ln102_1962" [firmware/BDT.h:102]   --->   Operation 63 'and' 'and_ln102_1966' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.12ns)   --->   "%and_ln102_1967 = and i1 %icmp_ln86_1760, i1 %and_ln104_333" [firmware/BDT.h:102]   --->   Operation 64 'and' 'and_ln102_1967' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1708)   --->   "%xor_ln104_844 = xor i1 %icmp_ln86_1760, i1 1" [firmware/BDT.h:104]   --->   Operation 65 'xor' 'xor_ln104_844' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.12ns)   --->   "%and_ln102_1968 = and i1 %icmp_ln86_1761, i1 %and_ln102_1963" [firmware/BDT.h:102]   --->   Operation 66 'and' 'and_ln102_1968' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1712)   --->   "%xor_ln104_845 = xor i1 %icmp_ln86_1761, i1 1" [firmware/BDT.h:104]   --->   Operation 67 'xor' 'xor_ln104_845' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.12ns)   --->   "%and_ln102_1969 = and i1 %icmp_ln86_1762, i1 %and_ln104_334" [firmware/BDT.h:102]   --->   Operation 68 'and' 'and_ln102_1969' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln117)   --->   "%and_ln102_1974 = and i1 %icmp_ln86_1767, i1 %and_ln102_1966" [firmware/BDT.h:102]   --->   Operation 69 'and' 'and_ln102_1974' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1704)   --->   "%and_ln102_1975 = and i1 %icmp_ln86_1768, i1 %xor_ln104_842" [firmware/BDT.h:102]   --->   Operation 70 'and' 'and_ln102_1975' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1704)   --->   "%and_ln102_1976 = and i1 %and_ln102_1975, i1 %and_ln102_1962" [firmware/BDT.h:102]   --->   Operation 71 'and' 'and_ln102_1976' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1706)   --->   "%and_ln102_1977 = and i1 %icmp_ln86_1769, i1 %and_ln102_1967" [firmware/BDT.h:102]   --->   Operation 72 'and' 'and_ln102_1977' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1708)   --->   "%and_ln102_1978 = and i1 %icmp_ln86_1770, i1 %xor_ln104_844" [firmware/BDT.h:102]   --->   Operation 73 'and' 'and_ln102_1978' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1708)   --->   "%and_ln102_1979 = and i1 %and_ln102_1978, i1 %and_ln104_333" [firmware/BDT.h:102]   --->   Operation 74 'and' 'and_ln102_1979' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1710)   --->   "%and_ln102_1980 = and i1 %icmp_ln86_1771, i1 %and_ln102_1968" [firmware/BDT.h:102]   --->   Operation 75 'and' 'and_ln102_1980' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1712)   --->   "%and_ln102_1981 = and i1 %icmp_ln86_1772, i1 %xor_ln104_845" [firmware/BDT.h:102]   --->   Operation 76 'and' 'and_ln102_1981' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1712)   --->   "%and_ln102_1982 = and i1 %and_ln102_1981, i1 %and_ln102_1963" [firmware/BDT.h:102]   --->   Operation 77 'and' 'and_ln102_1982' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1714)   --->   "%and_ln102_1983 = and i1 %icmp_ln86_1773, i1 %and_ln102_1969" [firmware/BDT.h:102]   --->   Operation 78 'and' 'and_ln102_1983' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln117)   --->   "%xor_ln117 = xor i1 %and_ln102_1974, i1 1" [firmware/BDT.h:117]   --->   Operation 79 'xor' 'xor_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln117)   --->   "%zext_ln117 = zext i1 %xor_ln117" [firmware/BDT.h:117]   --->   Operation 80 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1704)   --->   "%or_ln117 = or i1 %and_ln102_1966, i1 %and_ln102_1976" [firmware/BDT.h:117]   --->   Operation 81 'or' 'or_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117 = select i1 %and_ln102_1966, i2 %zext_ln117, i2 2" [firmware/BDT.h:117]   --->   Operation 82 'select' 'select_ln117' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1704)   --->   "%select_ln117_1703 = select i1 %or_ln117, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 83 'select' 'select_ln117_1703' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1704)   --->   "%zext_ln117_189 = zext i2 %select_ln117_1703" [firmware/BDT.h:117]   --->   Operation 84 'zext' 'zext_ln117_189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1706)   --->   "%or_ln117_1592 = or i1 %and_ln102_1962, i1 %and_ln102_1977" [firmware/BDT.h:117]   --->   Operation 85 'or' 'or_ln117_1592' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1704 = select i1 %and_ln102_1962, i3 %zext_ln117_189, i3 4" [firmware/BDT.h:117]   --->   Operation 86 'select' 'select_ln117_1704' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.12ns)   --->   "%or_ln117_1593 = or i1 %and_ln102_1962, i1 %and_ln102_1967" [firmware/BDT.h:117]   --->   Operation 87 'or' 'or_ln117_1593' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1706)   --->   "%select_ln117_1705 = select i1 %or_ln117_1592, i3 %select_ln117_1704, i3 5" [firmware/BDT.h:117]   --->   Operation 88 'select' 'select_ln117_1705' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1708)   --->   "%or_ln117_1594 = or i1 %or_ln117_1593, i1 %and_ln102_1979" [firmware/BDT.h:117]   --->   Operation 89 'or' 'or_ln117_1594' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1706 = select i1 %or_ln117_1593, i3 %select_ln117_1705, i3 6" [firmware/BDT.h:117]   --->   Operation 90 'select' 'select_ln117_1706' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1708)   --->   "%select_ln117_1707 = select i1 %or_ln117_1594, i3 %select_ln117_1706, i3 7" [firmware/BDT.h:117]   --->   Operation 91 'select' 'select_ln117_1707' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1708)   --->   "%zext_ln117_190 = zext i3 %select_ln117_1707" [firmware/BDT.h:117]   --->   Operation 92 'zext' 'zext_ln117_190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1710)   --->   "%or_ln117_1595 = or i1 %and_ln102, i1 %and_ln102_1980" [firmware/BDT.h:117]   --->   Operation 93 'or' 'or_ln117_1595' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_1708 = select i1 %and_ln102, i4 %zext_ln117_190, i4 8" [firmware/BDT.h:117]   --->   Operation 94 'select' 'select_ln117_1708' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.12ns)   --->   "%or_ln117_1596 = or i1 %and_ln102, i1 %and_ln102_1968" [firmware/BDT.h:117]   --->   Operation 95 'or' 'or_ln117_1596' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1710)   --->   "%select_ln117_1709 = select i1 %or_ln117_1595, i4 %select_ln117_1708, i4 9" [firmware/BDT.h:117]   --->   Operation 96 'select' 'select_ln117_1709' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1712)   --->   "%or_ln117_1597 = or i1 %or_ln117_1596, i1 %and_ln102_1982" [firmware/BDT.h:117]   --->   Operation 97 'or' 'or_ln117_1597' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_1710 = select i1 %or_ln117_1596, i4 %select_ln117_1709, i4 10" [firmware/BDT.h:117]   --->   Operation 98 'select' 'select_ln117_1710' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.12ns)   --->   "%or_ln117_1598 = or i1 %and_ln102, i1 %and_ln102_1963" [firmware/BDT.h:117]   --->   Operation 99 'or' 'or_ln117_1598' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1712)   --->   "%select_ln117_1711 = select i1 %or_ln117_1597, i4 %select_ln117_1710, i4 11" [firmware/BDT.h:117]   --->   Operation 100 'select' 'select_ln117_1711' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1714)   --->   "%or_ln117_1599 = or i1 %or_ln117_1598, i1 %and_ln102_1983" [firmware/BDT.h:117]   --->   Operation 101 'or' 'or_ln117_1599' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_1712 = select i1 %or_ln117_1598, i4 %select_ln117_1711, i4 12" [firmware/BDT.h:117]   --->   Operation 102 'select' 'select_ln117_1712' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.12ns)   --->   "%or_ln117_1600 = or i1 %or_ln117_1598, i1 %and_ln102_1969" [firmware/BDT.h:117]   --->   Operation 103 'or' 'or_ln117_1600' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1714)   --->   "%select_ln117_1713 = select i1 %or_ln117_1599, i4 %select_ln117_1712, i4 13" [firmware/BDT.h:117]   --->   Operation 104 'select' 'select_ln117_1713' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_1714 = select i1 %or_ln117_1600, i4 %select_ln117_1713, i4 14" [firmware/BDT.h:117]   --->   Operation 105 'select' 'select_ln117_1714' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.20>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/BDT.h:86]   --->   Operation 106 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.12ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 107 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.12ns)   --->   "%and_ln102_1961 = and i1 %icmp_ln86_1755, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 108 'and' 'and_ln102_1961' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_332)   --->   "%xor_ln104_839 = xor i1 %icmp_ln86_1755, i1 1" [firmware/BDT.h:104]   --->   Operation 109 'xor' 'xor_ln104_839' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_332 = and i1 %xor_ln104_839, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 110 'and' 'and_ln104_332' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.12ns)   --->   "%and_ln102_1964 = and i1 %icmp_ln86_1758, i1 %and_ln102_1961" [firmware/BDT.h:102]   --->   Operation 111 'and' 'and_ln102_1964' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.12ns)   --->   "%and_ln104_335 = and i1 %and_ln102_1961, i1 %xor_ln104_842" [firmware/BDT.h:104]   --->   Operation 112 'and' 'and_ln104_335' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.12ns)   --->   "%and_ln102_1965 = and i1 %icmp_ln86_1759, i1 %and_ln104_332" [firmware/BDT.h:102]   --->   Operation 113 'and' 'and_ln102_1965' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_336)   --->   "%xor_ln104_843 = xor i1 %icmp_ln86_1759, i1 1" [firmware/BDT.h:104]   --->   Operation 114 'xor' 'xor_ln104_843' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_336 = and i1 %and_ln104_332, i1 %xor_ln104_843" [firmware/BDT.h:104]   --->   Operation 115 'and' 'and_ln104_336' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1716)   --->   "%xor_ln104_846 = xor i1 %icmp_ln86_1762, i1 1" [firmware/BDT.h:104]   --->   Operation 116 'xor' 'xor_ln104_846' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.12ns)   --->   "%and_ln102_1970 = and i1 %icmp_ln86_1763, i1 %and_ln102_1964" [firmware/BDT.h:102]   --->   Operation 117 'and' 'and_ln102_1970' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1720)   --->   "%xor_ln104_847 = xor i1 %icmp_ln86_1763, i1 1" [firmware/BDT.h:104]   --->   Operation 118 'xor' 'xor_ln104_847' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.12ns)   --->   "%and_ln102_1971 = and i1 %icmp_ln86_1764, i1 %and_ln104_335" [firmware/BDT.h:102]   --->   Operation 119 'and' 'and_ln102_1971' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1724)   --->   "%xor_ln104_848 = xor i1 %icmp_ln86_1764, i1 1" [firmware/BDT.h:104]   --->   Operation 120 'xor' 'xor_ln104_848' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.12ns)   --->   "%and_ln102_1972 = and i1 %icmp_ln86_1765, i1 %and_ln102_1965" [firmware/BDT.h:102]   --->   Operation 121 'and' 'and_ln102_1972' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1728)   --->   "%xor_ln104_849 = xor i1 %icmp_ln86_1765, i1 1" [firmware/BDT.h:104]   --->   Operation 122 'xor' 'xor_ln104_849' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.12ns)   --->   "%and_ln102_1973 = and i1 %icmp_ln86_1766, i1 %and_ln104_336" [firmware/BDT.h:102]   --->   Operation 123 'and' 'and_ln102_1973' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%xor_ln104_850 = xor i1 %icmp_ln86_1766, i1 1" [firmware/BDT.h:104]   --->   Operation 124 'xor' 'xor_ln104_850' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1716)   --->   "%and_ln102_1984 = and i1 %icmp_ln86_1774, i1 %xor_ln104_846" [firmware/BDT.h:102]   --->   Operation 125 'and' 'and_ln102_1984' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1716)   --->   "%and_ln102_1985 = and i1 %and_ln102_1984, i1 %and_ln104_334" [firmware/BDT.h:102]   --->   Operation 126 'and' 'and_ln102_1985' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1718)   --->   "%and_ln102_1986 = and i1 %icmp_ln86_1775, i1 %and_ln102_1970" [firmware/BDT.h:102]   --->   Operation 127 'and' 'and_ln102_1986' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1720)   --->   "%and_ln102_1987 = and i1 %icmp_ln86_1776, i1 %xor_ln104_847" [firmware/BDT.h:102]   --->   Operation 128 'and' 'and_ln102_1987' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1720)   --->   "%and_ln102_1988 = and i1 %and_ln102_1987, i1 %and_ln102_1964" [firmware/BDT.h:102]   --->   Operation 129 'and' 'and_ln102_1988' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1722)   --->   "%and_ln102_1989 = and i1 %icmp_ln86_1777, i1 %and_ln102_1971" [firmware/BDT.h:102]   --->   Operation 130 'and' 'and_ln102_1989' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1724)   --->   "%and_ln102_1990 = and i1 %icmp_ln86_1778, i1 %xor_ln104_848" [firmware/BDT.h:102]   --->   Operation 131 'and' 'and_ln102_1990' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1724)   --->   "%and_ln102_1991 = and i1 %and_ln102_1990, i1 %and_ln104_335" [firmware/BDT.h:102]   --->   Operation 132 'and' 'and_ln102_1991' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1726)   --->   "%and_ln102_1992 = and i1 %icmp_ln86_1779, i1 %and_ln102_1972" [firmware/BDT.h:102]   --->   Operation 133 'and' 'and_ln102_1992' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1728)   --->   "%and_ln102_1993 = and i1 %icmp_ln86_1780, i1 %xor_ln104_849" [firmware/BDT.h:102]   --->   Operation 134 'and' 'and_ln102_1993' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1728)   --->   "%and_ln102_1994 = and i1 %and_ln102_1993, i1 %and_ln102_1965" [firmware/BDT.h:102]   --->   Operation 135 'and' 'and_ln102_1994' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1730)   --->   "%and_ln102_1995 = and i1 %icmp_ln86_1781, i1 %and_ln102_1973" [firmware/BDT.h:102]   --->   Operation 136 'and' 'and_ln102_1995' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_1996 = and i1 %icmp_ln86_1782, i1 %xor_ln104_850" [firmware/BDT.h:102]   --->   Operation 137 'and' 'and_ln102_1996' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_1997 = and i1 %and_ln102_1996, i1 %and_ln104_336" [firmware/BDT.h:102]   --->   Operation 138 'and' 'and_ln102_1997' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1716)   --->   "%or_ln117_1601 = or i1 %or_ln117_1600, i1 %and_ln102_1985" [firmware/BDT.h:117]   --->   Operation 139 'or' 'or_ln117_1601' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1716)   --->   "%select_ln117_1715 = select i1 %or_ln117_1601, i4 %select_ln117_1714, i4 15" [firmware/BDT.h:117]   --->   Operation 140 'select' 'select_ln117_1715' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1716)   --->   "%zext_ln117_191 = zext i4 %select_ln117_1715" [firmware/BDT.h:117]   --->   Operation 141 'zext' 'zext_ln117_191' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1718)   --->   "%or_ln117_1602 = or i1 %icmp_ln86, i1 %and_ln102_1986" [firmware/BDT.h:117]   --->   Operation 142 'or' 'or_ln117_1602' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_1716 = select i1 %icmp_ln86, i5 %zext_ln117_191, i5 16" [firmware/BDT.h:117]   --->   Operation 143 'select' 'select_ln117_1716' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.12ns)   --->   "%or_ln117_1603 = or i1 %icmp_ln86, i1 %and_ln102_1970" [firmware/BDT.h:117]   --->   Operation 144 'or' 'or_ln117_1603' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1718)   --->   "%select_ln117_1717 = select i1 %or_ln117_1602, i5 %select_ln117_1716, i5 17" [firmware/BDT.h:117]   --->   Operation 145 'select' 'select_ln117_1717' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1720)   --->   "%or_ln117_1604 = or i1 %or_ln117_1603, i1 %and_ln102_1988" [firmware/BDT.h:117]   --->   Operation 146 'or' 'or_ln117_1604' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1718 = select i1 %or_ln117_1603, i5 %select_ln117_1717, i5 18" [firmware/BDT.h:117]   --->   Operation 147 'select' 'select_ln117_1718' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.12ns)   --->   "%or_ln117_1605 = or i1 %icmp_ln86, i1 %and_ln102_1964" [firmware/BDT.h:117]   --->   Operation 148 'or' 'or_ln117_1605' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1720)   --->   "%select_ln117_1719 = select i1 %or_ln117_1604, i5 %select_ln117_1718, i5 19" [firmware/BDT.h:117]   --->   Operation 149 'select' 'select_ln117_1719' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1722)   --->   "%or_ln117_1606 = or i1 %or_ln117_1605, i1 %and_ln102_1989" [firmware/BDT.h:117]   --->   Operation 150 'or' 'or_ln117_1606' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1720 = select i1 %or_ln117_1605, i5 %select_ln117_1719, i5 20" [firmware/BDT.h:117]   --->   Operation 151 'select' 'select_ln117_1720' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (0.12ns)   --->   "%or_ln117_1607 = or i1 %or_ln117_1605, i1 %and_ln102_1971" [firmware/BDT.h:117]   --->   Operation 152 'or' 'or_ln117_1607' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1722)   --->   "%select_ln117_1721 = select i1 %or_ln117_1606, i5 %select_ln117_1720, i5 21" [firmware/BDT.h:117]   --->   Operation 153 'select' 'select_ln117_1721' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1724)   --->   "%or_ln117_1608 = or i1 %or_ln117_1607, i1 %and_ln102_1991" [firmware/BDT.h:117]   --->   Operation 154 'or' 'or_ln117_1608' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1722 = select i1 %or_ln117_1607, i5 %select_ln117_1721, i5 22" [firmware/BDT.h:117]   --->   Operation 155 'select' 'select_ln117_1722' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.12ns)   --->   "%or_ln117_1609 = or i1 %icmp_ln86, i1 %and_ln102_1961" [firmware/BDT.h:117]   --->   Operation 156 'or' 'or_ln117_1609' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1724)   --->   "%select_ln117_1723 = select i1 %or_ln117_1608, i5 %select_ln117_1722, i5 23" [firmware/BDT.h:117]   --->   Operation 157 'select' 'select_ln117_1723' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1726)   --->   "%or_ln117_1610 = or i1 %or_ln117_1609, i1 %and_ln102_1992" [firmware/BDT.h:117]   --->   Operation 158 'or' 'or_ln117_1610' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1724 = select i1 %or_ln117_1609, i5 %select_ln117_1723, i5 24" [firmware/BDT.h:117]   --->   Operation 159 'select' 'select_ln117_1724' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.12ns)   --->   "%or_ln117_1611 = or i1 %or_ln117_1609, i1 %and_ln102_1972" [firmware/BDT.h:117]   --->   Operation 160 'or' 'or_ln117_1611' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1726)   --->   "%select_ln117_1725 = select i1 %or_ln117_1610, i5 %select_ln117_1724, i5 25" [firmware/BDT.h:117]   --->   Operation 161 'select' 'select_ln117_1725' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1728)   --->   "%or_ln117_1612 = or i1 %or_ln117_1611, i1 %and_ln102_1994" [firmware/BDT.h:117]   --->   Operation 162 'or' 'or_ln117_1612' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1726 = select i1 %or_ln117_1611, i5 %select_ln117_1725, i5 26" [firmware/BDT.h:117]   --->   Operation 163 'select' 'select_ln117_1726' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (0.12ns)   --->   "%or_ln117_1613 = or i1 %or_ln117_1609, i1 %and_ln102_1965" [firmware/BDT.h:117]   --->   Operation 164 'or' 'or_ln117_1613' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1728)   --->   "%select_ln117_1727 = select i1 %or_ln117_1612, i5 %select_ln117_1726, i5 27" [firmware/BDT.h:117]   --->   Operation 165 'select' 'select_ln117_1727' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1730)   --->   "%or_ln117_1614 = or i1 %or_ln117_1613, i1 %and_ln102_1995" [firmware/BDT.h:117]   --->   Operation 166 'or' 'or_ln117_1614' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1728 = select i1 %or_ln117_1613, i5 %select_ln117_1727, i5 28" [firmware/BDT.h:117]   --->   Operation 167 'select' 'select_ln117_1728' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 168 [1/1] (0.12ns)   --->   "%or_ln117_1615 = or i1 %or_ln117_1613, i1 %and_ln102_1973" [firmware/BDT.h:117]   --->   Operation 168 'or' 'or_ln117_1615' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1730)   --->   "%select_ln117_1729 = select i1 %or_ln117_1614, i5 %select_ln117_1728, i5 29" [firmware/BDT.h:117]   --->   Operation 169 'select' 'select_ln117_1729' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%or_ln117_1616 = or i1 %or_ln117_1615, i1 %and_ln102_1997" [firmware/BDT.h:117]   --->   Operation 170 'or' 'or_ln117_1616' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 171 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1730 = select i1 %or_ln117_1615, i5 %select_ln117_1729, i5 30" [firmware/BDT.h:117]   --->   Operation 171 'select' 'select_ln117_1730' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%select_ln117_1731 = select i1 %or_ln117_1616, i5 %select_ln117_1730, i5 31" [firmware/BDT.h:117]   --->   Operation 172 'select' 'select_ln117_1731' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 173 [1/1] (0.65ns) (out node of the LUT)   --->   "%agg_result = sparsemux i12 @_ssdm_op_SparseMux.ap_auto.32i12.i12.i5, i5 0, i12 18, i5 1, i12 127, i5 2, i12 239, i5 3, i12 3519, i5 4, i12 1156, i5 5, i12 3888, i5 6, i12 461, i5 7, i12 3767, i5 8, i12 3556, i5 9, i12 4022, i5 10, i12 41, i5 11, i12 1185, i5 12, i12 4002, i5 13, i12 1890, i5 14, i12 274, i5 15, i12 3770, i5 16, i12 287, i5 17, i12 4056, i5 18, i12 554, i5 19, i12 3930, i5 20, i12 3926, i5 21, i12 321, i5 22, i12 3936, i5 23, i12 160, i5 24, i12 3805, i5 25, i12 4027, i5 26, i12 38, i5 27, i12 4088, i5 28, i12 194, i5 29, i12 56, i5 30, i12 2400, i5 31, i12 3994, i12 0, i5 %select_ln117_1731" [firmware/BDT.h:118]   --->   Operation 173 'sparsemux' 'agg_result' <Predicate = true> <Delay = 0.65> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i12 %agg_result" [firmware/BDT.h:122]   --->   Operation 174 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.401ns
The critical path consists of the following:
	wire read operation ('x_16_val_read', firmware/BDT.h:86) on port 'x_16_val' (firmware/BDT.h:86) [31]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86_1754', firmware/BDT.h:86) [41]  (0.797 ns)
	'and' operation 1 bit ('and_ln102', firmware/BDT.h:102) [72]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_1962', firmware/BDT.h:102) [78]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_1966', firmware/BDT.h:102) [90]  (0.122 ns)
	'select' operation 2 bit ('select_ln117', firmware/BDT.h:117) [132]  (0.278 ns)
	'select' operation 2 bit ('select_ln117_1703', firmware/BDT.h:117) [133]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1704', firmware/BDT.h:117) [136]  (0.278 ns)
	'select' operation 3 bit ('select_ln117_1705', firmware/BDT.h:117) [138]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1706', firmware/BDT.h:117) [140]  (0.278 ns)
	'select' operation 3 bit ('select_ln117_1707', firmware/BDT.h:117) [141]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1708', firmware/BDT.h:117) [144]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_1709', firmware/BDT.h:117) [146]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1710', firmware/BDT.h:117) [148]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_1711', firmware/BDT.h:117) [150]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1712', firmware/BDT.h:117) [152]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_1713', firmware/BDT.h:117) [154]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1714', firmware/BDT.h:117) [156]  (0.351 ns)

 <State 2>: 3.210ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104', firmware/BDT.h:104) [71]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_1961', firmware/BDT.h:102) [75]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_1964', firmware/BDT.h:102) [84]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_1970', firmware/BDT.h:102) [97]  (0.122 ns)
	'or' operation 1 bit ('or_ln117_1603', firmware/BDT.h:117) [161]  (0.122 ns)
	'select' operation 5 bit ('select_ln117_1718', firmware/BDT.h:117) [164]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1719', firmware/BDT.h:117) [166]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1720', firmware/BDT.h:117) [168]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1721', firmware/BDT.h:117) [170]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1722', firmware/BDT.h:117) [172]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1723', firmware/BDT.h:117) [174]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1724', firmware/BDT.h:117) [176]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1725', firmware/BDT.h:117) [178]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1726', firmware/BDT.h:117) [180]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1727', firmware/BDT.h:117) [182]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1728', firmware/BDT.h:117) [184]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1729', firmware/BDT.h:117) [186]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1730', firmware/BDT.h:117) [188]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1731', firmware/BDT.h:117) [189]  (0.000 ns)
	'sparsemux' operation 12 bit ('agg_result', firmware/BDT.h:118) [190]  (0.654 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
