HW Instruction Count:
	CPU0: Used 27218340 instructions
	CPU1: Used 90682677 instructions
	CPU2: Used 9706871 instructions
	CPU3: Used 9706871 instructions

Hardware misses:
	CPU0: 9630635 cache misses
	CPU1: 7646423 cache misses
	CPU2: 12355381 cache misses
	CPU3: 12355381 cache misses

	CPU0: 3949058 branch misses
	CPU1: 6684695 branch misses
	CPU2: 4435358 branch misses
	CPU3: 3553532 branch misses

Cache Read/Write:
	CPU0: 34364932 cache reads
	CPU1: 138521093 cache reads
	CPU2: 52063596 cache reads
	CPU3: 18940489 cache reads

	CPU0: 3949058 cache writes
	CPU1: 6684695 cache writes
	CPU2: 4435358 cache writes
	CPU3: 3553532 cache writes

Level 1 cache & TLB:
	CPU0: 99304262 level 1 data cache
	CPU1: 75880489 level 1 data cache
	CPU2: 90599649 level 1 data cache
	CPU3: 90276029 level 1 data cache

	CPU0: 140724300252576 level 1 instruct cache
	CPU1: 93949904126160 level 1 instruct cache
	CPU2: 140724300252320 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2136217 last level cache
	CPU1: 1869190 last level cache
	CPU2: 2173073 last level cache
	CPU3: 2374964 last level cache

	CPU0: 99304262 data TLB
	CPU1: 75880489 data TLB
	CPU2: 90599649 data TLB
	CPU3: 90275990 data TLB

	CPU0: 934011 instruct TLB
	CPU1: 878148 instruct TLB
	CPU2: 1100900 instruct TLB
	CPU3: 1202902 instruct TLB
HW Instruction Count:
	CPU0: Used 83584747 instructions
	CPU1: Used 28397186 instructions
	CPU2: Used 50029348 instructions
	CPU3: Used 50029348 instructions

Hardware misses:
	CPU0: 2066746 cache misses
	CPU1: 2091368 cache misses
	CPU2: 2206634 cache misses
	CPU3: 2206634 cache misses

	CPU0: 250760 branch misses
	CPU1: 225683 branch misses
	CPU2: 256950 branch misses
	CPU3: 275283 branch misses

Cache Read/Write:
	CPU0: 9526798 cache reads
	CPU1: 15678707 cache reads
	CPU2: 42948107 cache reads
	CPU3: 17792203 cache reads

	CPU0: 250760 cache writes
	CPU1: 225683 cache writes
	CPU2: 256950 cache writes
	CPU3: 275283 cache writes

Level 1 cache & TLB:
	CPU0: 33821575 level 1 data cache
	CPU1: 8303262 level 1 data cache
	CPU2: 7256189 level 1 data cache
	CPU3: 9318451 level 1 data cache

	CPU0: 140726267575888 level 1 instruct cache
	CPU1: 93843996176592 level 1 instruct cache
	CPU2: 140726267575632 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 803479 last level cache
	CPU1: 309492 last level cache
	CPU2: 284332 last level cache
	CPU3: 328929 last level cache

	CPU0: 33845840 data TLB
	CPU1: 8303221 data TLB
	CPU2: 7256189 data TLB
	CPU3: 9318451 data TLB

	CPU0: 196157 instruct TLB
	CPU1: 84553 instruct TLB
	CPU2: 65433 instruct TLB
	CPU3: 75489 instruct TLB
HW Instruction Count:
	CPU0: Used 382358189 instructions
	CPU1: Used 769437736 instructions
	CPU2: Used 583961231 instructions
	CPU3: Used 583961231 instructions

Hardware misses:
	CPU0: 12579541 cache misses
	CPU1: 9983228 cache misses
	CPU2: 12235625 cache misses
	CPU3: 12235625 cache misses

	CPU0: 3138849 branch misses
	CPU1: 3328484 branch misses
	CPU2: 7156396 branch misses
	CPU3: 5083447 branch misses

Cache Read/Write:
	CPU0: 55162795 cache reads
	CPU1: 70913251 cache reads
	CPU2: 33104405 cache reads
	CPU3: 84501363 cache reads

	CPU0: 3138849 cache writes
	CPU1: 3328484 cache writes
	CPU2: 7156396 cache writes
	CPU3: 5083447 cache writes

Level 1 cache & TLB:
	CPU0: 46318287 level 1 data cache
	CPU1: 87922451 level 1 data cache
	CPU2: 117863980 level 1 data cache
	CPU3: 25725901 level 1 data cache

	CPU0: 140736470867696 level 1 instruct cache
	CPU1: 94542273315024 level 1 instruct cache
	CPU2: 140736470867440 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 1393908 last level cache
	CPU1: 1455518 last level cache
	CPU2: 2485072 last level cache
	CPU3: 607935 last level cache

	CPU0: 46318287 data TLB
	CPU1: 87922410 data TLB
	CPU2: 117863980 data TLB
	CPU3: 25717711 data TLB

	CPU0: 228239 instruct TLB
	CPU1: 731831 instruct TLB
	CPU2: 1292935 instruct TLB
	CPU3: 242780 instruct TLB
HW Instruction Count:
	CPU0: Used 7319059 instructions
	CPU1: Used 37295482 instructions
	CPU2: Used 16247709 instructions
	CPU3: Used 16247709 instructions

Hardware misses:
	CPU0: 2075016 cache misses
	CPU1: 1623946 cache misses
	CPU2: 3055939 cache misses
	CPU3: 3055939 cache misses

	CPU0: 354181 branch misses
	CPU1: 211403 branch misses
	CPU2: 299940 branch misses
	CPU3: 101896 branch misses

Cache Read/Write:
	CPU0: 2534038 cache reads
	CPU1: 5277859 cache reads
	CPU2: 3705150 cache reads
	CPU3: 3954622 cache reads

	CPU0: 354181 cache writes
	CPU1: 211403 cache writes
	CPU2: 299940 cache writes
	CPU3: 101896 cache writes

Level 1 cache & TLB:
	CPU0: 214768227 level 1 data cache
	CPU1: 183190525 level 1 data cache
	CPU2: 262546163 level 1 data cache
	CPU3: 233917931 level 1 data cache

	CPU0: 140732842047872 level 1 instruct cache
	CPU1: 94795561222352 level 1 instruct cache
	CPU2: 140732842047616 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3789720 last level cache
	CPU1: 3907617 last level cache
	CPU2: 4483210 last level cache
	CPU3: 3563023 last level cache

	CPU0: 214768227 data TLB
	CPU1: 183190525 data TLB
	CPU2: 262546163 data TLB
	CPU3: 233917891 data TLB

	CPU0: 1526910 instruct TLB
	CPU1: 1608798 instruct TLB
	CPU2: 1948983 instruct TLB
	CPU3: 1240150 instruct TLB
HW Instruction Count:
	CPU0: Used 1043885148 instructions
	CPU1: Used 776437443 instructions
	CPU2: Used 1040983742 instructions
	CPU3: Used 1040983742 instructions

Hardware misses:
	CPU0: 10088627 cache misses
	CPU1: 8499009 cache misses
	CPU2: 9663486 cache misses
	CPU3: 9663486 cache misses

	CPU0: 2991621 branch misses
	CPU1: 1986503 branch misses
	CPU2: 2372220 branch misses
	CPU3: 3993617 branch misses

Cache Read/Write:
	CPU0: 2981421 cache reads
	CPU1: 4737753 cache reads
	CPU2: 5016062 cache reads
	CPU3: 3301835 cache reads

	CPU0: 2991621 cache writes
	CPU1: 1986503 cache writes
	CPU2: 2372220 cache writes
	CPU3: 3993617 cache writes

Level 1 cache & TLB:
	CPU0: 4584571 level 1 data cache
	CPU1: 11715604 level 1 data cache
	CPU2: 9341405 level 1 data cache
	CPU3: 12032492 level 1 data cache

	CPU0: 140730078790880 level 1 instruct cache
	CPU1: 94151409127632 level 1 instruct cache
	CPU2: 140730078790624 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 205826 last level cache
	CPU1: 200717 last level cache
	CPU2: 280222 last level cache
	CPU3: 381615 last level cache

	CPU0: 4584530 data TLB
	CPU1: 11716225 data TLB
	CPU2: 9341405 data TLB
	CPU3: 12032081 data TLB

	CPU0: 52686 instruct TLB
	CPU1: 38117 instruct TLB
	CPU2: 90114 instruct TLB
	CPU3: 124048 instruct TLB
HW Instruction Count:
	CPU0: Used 109212616 instructions
	CPU1: Used 33324621 instructions
	CPU2: Used 44309471 instructions
	CPU3: Used 44309471 instructions

Hardware misses:
	CPU0: 703925 cache misses
	CPU1: 1967386 cache misses
	CPU2: 2180477 cache misses
	CPU3: 2180477 cache misses

	CPU0: 67633 branch misses
	CPU1: 250423 branch misses
	CPU2: 621639 branch misses
	CPU3: 208082 branch misses

Cache Read/Write:
	CPU0: 3069304 cache reads
	CPU1: 25358535 cache reads
	CPU2: 265016292 cache reads
	CPU3: 3359461 cache reads

	CPU0: 67633 cache writes
	CPU1: 250423 cache writes
	CPU2: 621639 cache writes
	CPU3: 208082 cache writes

Level 1 cache & TLB:
	CPU0: 1706949 level 1 data cache
	CPU1: 11456406 level 1 data cache
	CPU2: 2934406 level 1 data cache
	CPU3: 1128111 level 1 data cache

	CPU0: 140722359067712 level 1 instruct cache
	CPU1: 94638015992016 level 1 instruct cache
	CPU2: 140722359067456 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 148174 last level cache
	CPU1: 330674 last level cache
	CPU2: 172205 last level cache
	CPU3: 128007 last level cache

	CPU0: 1706949 data TLB
	CPU1: 11456406 data TLB
	CPU2: 2934368 data TLB
	CPU3: 1128111 data TLB

	CPU0: 26854 instruct TLB
	CPU1: 105445 instruct TLB
	CPU2: 32993 instruct TLB
	CPU3: 15429 instruct TLB
HW Instruction Count:
	CPU0: Used 61810470 instructions
	CPU1: Used 6208605 instructions
	CPU2: Used 145462975 instructions
	CPU3: Used 145462975 instructions

Hardware misses:
	CPU0: 3103358 cache misses
	CPU1: 1070791 cache misses
	CPU2: 1817112 cache misses
	CPU3: 1817112 cache misses

	CPU0: 305881 branch misses
	CPU1: 109847 branch misses
	CPU2: 228871 branch misses
	CPU3: 98176 branch misses

Cache Read/Write:
	CPU0: 2242974 cache reads
	CPU1: 956318 cache reads
	CPU2: 26947103 cache reads
	CPU3: 2002355 cache reads

	CPU0: 305881 cache writes
	CPU1: 109847 cache writes
	CPU2: 228871 cache writes
	CPU3: 98176 cache writes

Level 1 cache & TLB:
	CPU0: 2363856 level 1 data cache
	CPU1: 1021047 level 1 data cache
	CPU2: 5619593 level 1 data cache
	CPU3: 7553784 level 1 data cache

	CPU0: 140726040918496 level 1 instruct cache
	CPU1: 94677510865104 level 1 instruct cache
	CPU2: 140726040918240 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 203517 last level cache
	CPU1: 100935 last level cache
	CPU2: 211004 last level cache
	CPU3: 186440 last level cache

	CPU0: 2363815 data TLB
	CPU1: 1021047 data TLB
	CPU2: 5619593 data TLB
	CPU3: 7553784 data TLB

	CPU0: 29784 instruct TLB
	CPU1: 14056 instruct TLB
	CPU2: 59247 instruct TLB
	CPU3: 59377 instruct TLB
HW Instruction Count:
	CPU0: Used 18270890 instructions
	CPU1: Used 67193195 instructions
	CPU2: Used 22350289 instructions
	CPU3: Used 22350289 instructions

Hardware misses:
	CPU0: 1782052 cache misses
	CPU1: 2231534 cache misses
	CPU2: 1879127 cache misses
	CPU3: 1879127 cache misses

	CPU0: 194573 branch misses
	CPU1: 243338 branch misses
	CPU2: 207623 branch misses
	CPU3: 145777 branch misses

Cache Read/Write:
	CPU0: 4768599 cache reads
	CPU1: 8475822 cache reads
	CPU2: 957806 cache reads
	CPU3: 11249905 cache reads

	CPU0: 194573 cache writes
	CPU1: 243338 cache writes
	CPU2: 207623 cache writes
	CPU3: 145777 cache writes

Level 1 cache & TLB:
	CPU0: 18480366 level 1 data cache
	CPU1: 7102823 level 1 data cache
	CPU2: 4810507 level 1 data cache
	CPU3: 1331013 level 1 data cache

	CPU0: 140733258464752 level 1 instruct cache
	CPU1: 94035573022928 level 1 instruct cache
	CPU2: 140733258464496 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 434725 last level cache
	CPU1: 334357 last level cache
	CPU2: 142867 last level cache
	CPU3: 110688 last level cache

	CPU0: 18471944 data TLB
	CPU1: 7102823 data TLB
	CPU2: 4810468 data TLB
	CPU3: 1331013 data TLB

	CPU0: 29519 instruct TLB
	CPU1: 82312 instruct TLB
	CPU2: 36435 instruct TLB
	CPU3: 19728 instruct TLB
HW Instruction Count:
	CPU0: Used 3049885 instructions
	CPU1: Used 41054680 instructions
	CPU2: Used 28842089 instructions
	CPU3: Used 28842089 instructions

Hardware misses:
	CPU0: 2303508 cache misses
	CPU1: 1653640 cache misses
	CPU2: 1244955 cache misses
	CPU3: 1244955 cache misses

	CPU0: 226827 branch misses
	CPU1: 187162 branch misses
	CPU2: 124666 branch misses
	CPU3: 422014 branch misses

Cache Read/Write:
	CPU0: 4678932 cache reads
	CPU1: 22956011 cache reads
	CPU2: 1026179 cache reads
	CPU3: 5724386 cache reads

	CPU0: 226827 cache writes
	CPU1: 187162 cache writes
	CPU2: 124666 cache writes
	CPU3: 422014 cache writes

Level 1 cache & TLB:
	CPU0: 4945706 level 1 data cache
	CPU1: 7094770 level 1 data cache
	CPU2: 1373066 level 1 data cache
	CPU3: 18548225 level 1 data cache

	CPU0: 140727150660752 level 1 instruct cache
	CPU1: 94706460819664 level 1 instruct cache
	CPU2: 140727150660496 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 213160 last level cache
	CPU1: 276300 last level cache
	CPU2: 134079 last level cache
	CPU3: 468325 last level cache

	CPU0: 4945665 data TLB
	CPU1: 7094770 data TLB
	CPU2: 1373066 data TLB
	CPU3: 18548225 data TLB

	CPU0: 47112 instruct TLB
	CPU1: 86474 instruct TLB
	CPU2: 21545 instruct TLB
	CPU3: 38784 instruct TLB
HW Instruction Count:
	CPU0: Used 5933028 instructions
	CPU1: Used 22589537 instructions
	CPU2: Used 41400611 instructions
	CPU3: Used 41400611 instructions

Hardware misses:
	CPU0: 1146700 cache misses
	CPU1: 2422127 cache misses
	CPU2: 980595 cache misses
	CPU3: 980595 cache misses

	CPU0: 153551 branch misses
	CPU1: 266055 branch misses
	CPU2: 108649 branch misses
	CPU3: 478271 branch misses

Cache Read/Write:
	CPU0: 3293708 cache reads
	CPU1: 3212602 cache reads
	CPU2: 3466765 cache reads
	CPU3: 5840890 cache reads

	CPU0: 153551 cache writes
	CPU1: 266055 cache writes
	CPU2: 108649 cache writes
	CPU3: 478271 cache writes

Level 1 cache & TLB:
	CPU0: 19807767 level 1 data cache
	CPU1: 2237197 level 1 data cache
	CPU2: 6639072 level 1 data cache
	CPU3: 4983624 level 1 data cache

	CPU0: 140733730757984 level 1 instruct cache
	CPU1: 93958895894736 level 1 instruct cache
	CPU2: 140733730757728 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 529176 last level cache
	CPU1: 157532 last level cache
	CPU2: 261708 last level cache
	CPU3: 150896 last level cache

	CPU0: 19807767 data TLB
	CPU1: 2237197 data TLB
	CPU2: 6639032 data TLB
	CPU3: 4983624 data TLB

	CPU0: 53466 instruct TLB
	CPU1: 33086 instruct TLB
	CPU2: 65629 instruct TLB
	CPU3: 43173 instruct TLB
HW Instruction Count:
	CPU0: Used 11664136 instructions
	CPU1: Used 25114282 instructions
	CPU2: Used 23338608 instructions
	CPU3: Used 23338608 instructions

Hardware misses:
	CPU0: 1912408 cache misses
	CPU1: 1684592 cache misses
	CPU2: 1767881 cache misses
	CPU3: 1767881 cache misses

	CPU0: 198784 branch misses
	CPU1: 197402 branch misses
	CPU2: 175507 branch misses
	CPU3: 160720 branch misses

Cache Read/Write:
	CPU0: 6553060 cache reads
	CPU1: 2702732 cache reads
	CPU2: 21624826 cache reads
	CPU3: 3097708 cache reads

	CPU0: 198784 cache writes
	CPU1: 197402 cache writes
	CPU2: 175507 cache writes
	CPU3: 160720 cache writes

Level 1 cache & TLB:
	CPU0: 3653427 level 1 data cache
	CPU1: 2811667 level 1 data cache
	CPU2: 4742178 level 1 data cache
	CPU3: 3723896 level 1 data cache

	CPU0: 140721586068528 level 1 instruct cache
	CPU1: 93974919635152 level 1 instruct cache
	CPU2: 140721586068272 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 168507 last level cache
	CPU1: 202948 last level cache
	CPU2: 199153 last level cache
	CPU3: 119582 last level cache

	CPU0: 3653427 data TLB
	CPU1: 2811667 data TLB
	CPU2: 4742178 data TLB
	CPU3: 3723856 data TLB

	CPU0: 36953 instruct TLB
	CPU1: 33307 instruct TLB
	CPU2: 40086 instruct TLB
	CPU3: 41558 instruct TLB
HW Instruction Count:
	CPU0: Used 101449032 instructions
	CPU1: Used 12497886 instructions
	CPU2: Used 51987883 instructions
	CPU3: Used 51987883 instructions

Hardware misses:
	CPU0: 1635578 cache misses
	CPU1: 973470 cache misses
	CPU2: 1184124 cache misses
	CPU3: 1184124 cache misses

	CPU0: 162158 branch misses
	CPU1: 102868 branch misses
	CPU2: 168727 branch misses
	CPU3: 327886 branch misses

Cache Read/Write:
	CPU0: 2395924 cache reads
	CPU1: 2441945 cache reads
	CPU2: 5660948 cache reads
	CPU3: 20597642 cache reads

	CPU0: 162158 cache writes
	CPU1: 102868 cache writes
	CPU2: 168727 cache writes
	CPU3: 327886 cache writes

Level 1 cache & TLB:
	CPU0: 5750557 level 1 data cache
	CPU1: 4249227 level 1 data cache
	CPU2: 2679510 level 1 data cache
	CPU3: 4809996 level 1 data cache

	CPU0: 140728160990768 level 1 instruct cache
	CPU1: 94031627751632 level 1 instruct cache
	CPU2: 140728160990512 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 222139 last level cache
	CPU1: 195129 last level cache
	CPU2: 176808 last level cache
	CPU3: 189131 last level cache

	CPU0: 5750517 data TLB
	CPU1: 4249227 data TLB
	CPU2: 2679510 data TLB
	CPU3: 4809996 data TLB

	CPU0: 64586 instruct TLB
	CPU1: 36211 instruct TLB
	CPU2: 32288 instruct TLB
	CPU3: 48412 instruct TLB
HW Instruction Count:
	CPU0: Used 7199722 instructions
	CPU1: Used 26587040 instructions
	CPU2: Used 32905660 instructions
	CPU3: Used 32905660 instructions

Hardware misses:
	CPU0: 1874941 cache misses
	CPU1: 2611654 cache misses
	CPU2: 1475602 cache misses
	CPU3: 1475602 cache misses

	CPU0: 180681 branch misses
	CPU1: 280230 branch misses
	CPU2: 164348 branch misses
	CPU3: 143216 branch misses

Cache Read/Write:
	CPU0: 18303211 cache reads
	CPU1: 4573917 cache reads
	CPU2: 1776447 cache reads
	CPU3: 8318137 cache reads

	CPU0: 180681 cache writes
	CPU1: 280230 cache writes
	CPU2: 164348 cache writes
	CPU3: 143216 cache writes

Level 1 cache & TLB:
	CPU0: 6783656 level 1 data cache
	CPU1: 776382 level 1 data cache
	CPU2: 5276741 level 1 data cache
	CPU3: 2666239 level 1 data cache

	CPU0: 140730345485328 level 1 instruct cache
	CPU1: 94742578753744 level 1 instruct cache
	CPU2: 140730345485072 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 334831 last level cache
	CPU1: 88500 last level cache
	CPU2: 120810 last level cache
	CPU3: 141337 last level cache

	CPU0: 6785430 data TLB
	CPU1: 777231 data TLB
	CPU2: 5276700 data TLB
	CPU3: 2666239 data TLB

	CPU0: 65695 instruct TLB
	CPU1: 12573 instruct TLB
	CPU2: 48511 instruct TLB
	CPU3: 28482 instruct TLB
HW Instruction Count:
	CPU0: Used 42753666 instructions
	CPU1: Used 28950425 instructions
	CPU2: Used 17265347 instructions
	CPU3: Used 17265347 instructions

Hardware misses:
	CPU0: 909743 cache misses
	CPU1: 1769069 cache misses
	CPU2: 2948989 cache misses
	CPU3: 2948989 cache misses

	CPU0: 97462 branch misses
	CPU1: 202270 branch misses
	CPU2: 459617 branch misses
	CPU3: 305524 branch misses

Cache Read/Write:
	CPU0: 3380810 cache reads
	CPU1: 6950694 cache reads
	CPU2: 6877840 cache reads
	CPU3: 1974865 cache reads

	CPU0: 97462 cache writes
	CPU1: 202270 cache writes
	CPU2: 459617 cache writes
	CPU3: 305524 cache writes

Level 1 cache & TLB:
	CPU0: 3280441 level 1 data cache
	CPU1: 3166237 level 1 data cache
	CPU2: 5731633 level 1 data cache
	CPU3: 19151953 level 1 data cache

	CPU0: 140725318934928 level 1 instruct cache
	CPU1: 94525480677584 level 1 instruct cache
	CPU2: 140725318934672 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 237431 last level cache
	CPU1: 133122 last level cache
	CPU2: 192496 last level cache
	CPU3: 497389 last level cache

	CPU0: 3280401 data TLB
	CPU1: 3166237 data TLB
	CPU2: 5731633 data TLB
	CPU3: 19151953 data TLB

	CPU0: 40640 instruct TLB
	CPU1: 29822 instruct TLB
	CPU2: 61777 instruct TLB
	CPU3: 35714 instruct TLB
HW Instruction Count:
	CPU0: Used 31146944 instructions
	CPU1: Used 28930764 instructions
	CPU2: Used 19720984 instructions
	CPU3: Used 19720984 instructions

Hardware misses:
	CPU0: 1870383 cache misses
	CPU1: 1174530 cache misses
	CPU2: 1975618 cache misses
	CPU3: 1975618 cache misses

	CPU0: 357874 branch misses
	CPU1: 126542 branch misses
	CPU2: 232716 branch misses
	CPU3: 241523 branch misses

Cache Read/Write:
	CPU0: 5751819 cache reads
	CPU1: 3326279 cache reads
	CPU2: 4607691 cache reads
	CPU3: 1247608 cache reads

	CPU0: 357874 cache writes
	CPU1: 126542 cache writes
	CPU2: 232716 cache writes
	CPU3: 241523 cache writes

Level 1 cache & TLB:
	CPU0: 2824705 level 1 data cache
	CPU1: 644984 level 1 data cache
	CPU2: 4267519 level 1 data cache
	CPU3: 24686077 level 1 data cache

	CPU0: 140731170463248 level 1 instruct cache
	CPU1: 94580264825040 level 1 instruct cache
	CPU2: 140731170462992 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 187342 last level cache
	CPU1: 65882 last level cache
	CPU2: 235719 last level cache
	CPU3: 582048 last level cache

	CPU0: 2824705 data TLB
	CPU1: 644941 data TLB
	CPU2: 4267519 data TLB
	CPU3: 24686077 data TLB

	CPU0: 29773 instruct TLB
	CPU1: 9564 instruct TLB
	CPU2: 65402 instruct TLB
	CPU3: 76592 instruct TLB
HW Instruction Count:
	CPU0: Used 18420255 instructions
	CPU1: Used 12650973 instructions
	CPU2: Used 50284152 instructions
	CPU3: Used 50284152 instructions

Hardware misses:
	CPU0: 1672653 cache misses
	CPU1: 2018604 cache misses
	CPU2: 3396884 cache misses
	CPU3: 3396884 cache misses

	CPU0: 232611 branch misses
	CPU1: 230811 branch misses
	CPU2: 521108 branch misses
	CPU3: 185667 branch misses

Cache Read/Write:
	CPU0: 2043304 cache reads
	CPU1: 3299389 cache reads
	CPU2: 5958107 cache reads
	CPU3: 4620697 cache reads

	CPU0: 232611 cache writes
	CPU1: 230811 cache writes
	CPU2: 521108 cache writes
	CPU3: 185667 cache writes

Level 1 cache & TLB:
	CPU0: 3955632 level 1 data cache
	CPU1: 4160005 level 1 data cache
	CPU2: 4755585 level 1 data cache
	CPU3: 4720769 level 1 data cache

	CPU0: 140734844200128 level 1 instruct cache
	CPU1: 94080934371536 level 1 instruct cache
	CPU2: 140734844199872 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 126040 last level cache
	CPU1: 132765 last level cache
	CPU2: 332270 last level cache
	CPU3: 175080 last level cache

	CPU0: 3955953 data TLB
	CPU1: 4160005 data TLB
	CPU2: 4752116 data TLB
	CPU3: 4720729 data TLB

	CPU0: 39642 instruct TLB
	CPU1: 31144 instruct TLB
	CPU2: 65495 instruct TLB
	CPU3: 46219 instruct TLB
HW Instruction Count:
	CPU0: Used 14332281 instructions
	CPU1: Used 93590777 instructions
	CPU2: Used 39524199 instructions
	CPU3: Used 39524199 instructions

Hardware misses:
	CPU0: 942222 cache misses
	CPU1: 3341924 cache misses
	CPU2: 1350598 cache misses
	CPU3: 1350598 cache misses

	CPU0: 115271 branch misses
	CPU1: 352895 branch misses
	CPU2: 158974 branch misses
	CPU3: 123076 branch misses

Cache Read/Write:
	CPU0: 25029552 cache reads
	CPU1: 28488208 cache reads
	CPU2: 37761405 cache reads
	CPU3: 14292373 cache reads

	CPU0: 115271 cache writes
	CPU1: 352895 cache writes
	CPU2: 158974 cache writes
	CPU3: 123076 cache writes

Level 1 cache & TLB:
	CPU0: 5760745 level 1 data cache
	CPU1: 3858994 level 1 data cache
	CPU2: 2301876 level 1 data cache
	CPU3: 2972796 level 1 data cache

	CPU0: 140726668028096 level 1 instruct cache
	CPU1: 94025718952144 level 1 instruct cache
	CPU2: 140726668027840 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 176224 last level cache
	CPU1: 248947 last level cache
	CPU2: 142358 last level cache
	CPU3: 110549 last level cache

	CPU0: 5760745 data TLB
	CPU1: 3858994 data TLB
	CPU2: 2301836 data TLB
	CPU3: 2972796 data TLB

	CPU0: 57209 instruct TLB
	CPU1: 45828 instruct TLB
	CPU2: 26829 instruct TLB
	CPU3: 28062 instruct TLB
HW Instruction Count:
	CPU0: Used 37033743 instructions
	CPU1: Used 11911323 instructions
	CPU2: Used 9830694 instructions
	CPU3: Used 9830694 instructions

Hardware misses:
	CPU0: 1510598 cache misses
	CPU1: 2454916 cache misses
	CPU2: 2573686 cache misses
	CPU3: 2573686 cache misses

	CPU0: 1191274 branch misses
	CPU1: 318848 branch misses
	CPU2: 278657 branch misses
	CPU3: 858227 branch misses

Cache Read/Write:
	CPU0: 7111968 cache reads
	CPU1: 4976186 cache reads
	CPU2: 9657404 cache reads
	CPU3: 47607586 cache reads

	CPU0: 1191274 cache writes
	CPU1: 318848 cache writes
	CPU2: 278657 cache writes
	CPU3: 858227 cache writes

Level 1 cache & TLB:
	CPU0: 57352591 level 1 data cache
	CPU1: 12334899 level 1 data cache
	CPU2: 28561698 level 1 data cache
	CPU3: 10439183 level 1 data cache

	CPU0: 140721432803600 level 1 instruct cache
	CPU1: 94235239739600 level 1 instruct cache
	CPU2: 140721432803344 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2850152 last level cache
	CPU1: 229952 last level cache
	CPU2: 226395 last level cache
	CPU3: 311518 last level cache

	CPU0: 57352591 data TLB
	CPU1: 12334899 data TLB
	CPU2: 28561698 data TLB
	CPU3: 10439143 data TLB

	CPU0: 801691 instruct TLB
	CPU1: 58293 instruct TLB
	CPU2: 42416 instruct TLB
	CPU3: 94062 instruct TLB
HW Instruction Count:
	CPU0: Used 12896371 instructions
	CPU1: Used 48321161 instructions
	CPU2: Used 76231967 instructions
	CPU3: Used 76231967 instructions

Hardware misses:
	CPU0: 2310941 cache misses
	CPU1: 626965 cache misses
	CPU2: 2847808 cache misses
	CPU3: 2847808 cache misses

	CPU0: 289930 branch misses
	CPU1: 86435 branch misses
	CPU2: 321906 branch misses
	CPU3: 199739 branch misses

Cache Read/Write:
	CPU0: 3046495 cache reads
	CPU1: 2425140 cache reads
	CPU2: 1170253 cache reads
	CPU3: 10014034 cache reads

	CPU0: 289930 cache writes
	CPU1: 86435 cache writes
	CPU2: 321906 cache writes
	CPU3: 199739 cache writes

Level 1 cache & TLB:
	CPU0: 2463693 level 1 data cache
	CPU1: 5739904 level 1 data cache
	CPU2: 1190718 level 1 data cache
	CPU3: 22448943 level 1 data cache

	CPU0: 140734641323392 level 1 instruct cache
	CPU1: 94258847805648 level 1 instruct cache
	CPU2: 140734641323136 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 125770 last level cache
	CPU1: 260143 last level cache
	CPU2: 134978 last level cache
	CPU3: 507554 last level cache

	CPU0: 2463652 data TLB
	CPU1: 5739904 data TLB
	CPU2: 1190718 data TLB
	CPU3: 22448943 data TLB

	CPU0: 25021 instruct TLB
	CPU1: 61511 instruct TLB
	CPU2: 16875 instruct TLB
	CPU3: 61706 instruct TLB
HW Instruction Count:
	CPU0: Used 16654198 instructions
	CPU1: Used 36323858 instructions
	CPU2: Used 7414221 instructions
	CPU3: Used 7414221 instructions

Hardware misses:
	CPU0: 4759563 cache misses
	CPU1: 4934723 cache misses
	CPU2: 2640043 cache misses
	CPU3: 2640043 cache misses

	CPU0: 565741 branch misses
	CPU1: 542925 branch misses
	CPU2: 323391 branch misses
	CPU3: 1039874 branch misses

Cache Read/Write:
	CPU0: 16365310 cache reads
	CPU1: 10594776 cache reads
	CPU2: 12208359 cache reads
	CPU3: 34364666 cache reads

	CPU0: 565741 cache writes
	CPU1: 542925 cache writes
	CPU2: 323391 cache writes
	CPU3: 1039874 cache writes

Level 1 cache & TLB:
	CPU0: 20447324 level 1 data cache
	CPU1: 8842473 level 1 data cache
	CPU2: 3669537 level 1 data cache
	CPU3: 6806693 level 1 data cache

	CPU0: 140731065157376 level 1 instruct cache
	CPU1: 94866309288144 level 1 instruct cache
	CPU2: 140731065157120 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 503747 last level cache
	CPU1: 214325 last level cache
	CPU2: 167312 last level cache
	CPU3: 260629 last level cache

	CPU0: 20447324 data TLB
	CPU1: 8842473 data TLB
	CPU2: 3669497 data TLB
	CPU3: 6806693 data TLB

	CPU0: 62177 instruct TLB
	CPU1: 60096 instruct TLB
	CPU2: 37719 instruct TLB
	CPU3: 51740 instruct TLB
HW Instruction Count:
	CPU0: Used 31516801 instructions
	CPU1: Used 19728096 instructions
	CPU2: Used 20035022 instructions
	CPU3: Used 20035022 instructions

Hardware misses:
	CPU0: 1647763 cache misses
	CPU1: 3038237 cache misses
	CPU2: 3759515 cache misses
	CPU3: 3759515 cache misses

	CPU0: 319782 branch misses
	CPU1: 321897 branch misses
	CPU2: 580567 branch misses
	CPU3: 126001 branch misses

Cache Read/Write:
	CPU0: 29034187 cache reads
	CPU1: 3382355 cache reads
	CPU2: 6252663 cache reads
	CPU3: 4537036 cache reads

	CPU0: 319782 cache writes
	CPU1: 321897 cache writes
	CPU2: 580567 cache writes
	CPU3: 126001 cache writes

Level 1 cache & TLB:
	CPU0: 3861317 level 1 data cache
	CPU1: 2510992 level 1 data cache
	CPU2: 3953079 level 1 data cache
	CPU3: 22657645 level 1 data cache

	CPU0: 140722907995504 level 1 instruct cache
	CPU1: 94036872179920 level 1 instruct cache
	CPU2: 140722907995248 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 142959 last level cache
	CPU1: 175856 last level cache
	CPU2: 213783 last level cache
	CPU3: 569502 last level cache

	CPU0: 3861317 data TLB
	CPU1: 2510953 data TLB
	CPU2: 3953079 data TLB
	CPU3: 22657645 data TLB

	CPU0: 36796 instruct TLB
	CPU1: 26859 instruct TLB
	CPU2: 51773 instruct TLB
	CPU3: 65104 instruct TLB
HW Instruction Count:
	CPU0: Used 49287158 instructions
	CPU1: Used 25271175 instructions
	CPU2: Used 73516338 instructions
	CPU3: Used 73516338 instructions

Hardware misses:
	CPU0: 3062270 cache misses
	CPU1: 1555943 cache misses
	CPU2: 1158680 cache misses
	CPU3: 1158680 cache misses

	CPU0: 425367 branch misses
	CPU1: 170632 branch misses
	CPU2: 149880 branch misses
	CPU3: 214670 branch misses

Cache Read/Write:
	CPU0: 3486336 cache reads
	CPU1: 4989214 cache reads
	CPU2: 2884966 cache reads
	CPU3: 4157287 cache reads

	CPU0: 425367 cache writes
	CPU1: 170632 cache writes
	CPU2: 149880 cache writes
	CPU3: 214670 cache writes

Level 1 cache & TLB:
	CPU0: 3045120 level 1 data cache
	CPU1: 4140360 level 1 data cache
	CPU2: 5253366 level 1 data cache
	CPU3: 4755624 level 1 data cache

	CPU0: 140728513839216 level 1 instruct cache
	CPU1: 94833243283664 level 1 instruct cache
	CPU2: 140728513838960 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 177151 last level cache
	CPU1: 199651 last level cache
	CPU2: 164197 last level cache
	CPU3: 183733 last level cache

	CPU0: 3045120 data TLB
	CPU1: 4140360 data TLB
	CPU2: 5253326 data TLB
	CPU3: 4755624 data TLB

	CPU0: 41348 instruct TLB
	CPU1: 51776 instruct TLB
	CPU2: 50064 instruct TLB
	CPU3: 45852 instruct TLB
HW Instruction Count:
	CPU0: Used 33240321 instructions
	CPU1: Used 18859004 instructions
	CPU2: Used 8214519 instructions
	CPU3: Used 8214519 instructions

Hardware misses:
	CPU0: 1622380 cache misses
	CPU1: 1209383 cache misses
	CPU2: 2727773 cache misses
	CPU3: 2727773 cache misses

	CPU0: 172165 branch misses
	CPU1: 131864 branch misses
	CPU2: 299410 branch misses
	CPU3: 136439 branch misses

Cache Read/Write:
	CPU0: 2907785 cache reads
	CPU1: 2237038 cache reads
	CPU2: 8329141 cache reads
	CPU3: 19770979 cache reads

	CPU0: 172165 cache writes
	CPU1: 131864 cache writes
	CPU2: 299410 cache writes
	CPU3: 136439 cache writes

Level 1 cache & TLB:
	CPU0: 2632340 level 1 data cache
	CPU1: 5047143 level 1 data cache
	CPU2: 3450947 level 1 data cache
	CPU3: 4611870 level 1 data cache

	CPU0: 140736780383184 level 1 instruct cache
	CPU1: 94738522079440 level 1 instruct cache
	CPU2: 140736780382928 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 172997 last level cache
	CPU1: 210166 last level cache
	CPU2: 159503 last level cache
	CPU3: 127252 last level cache

	CPU0: 2632299 data TLB
	CPU1: 5047143 data TLB
	CPU2: 3450947 data TLB
	CPU3: 4611870 data TLB

	CPU0: 37066 instruct TLB
	CPU1: 49008 instruct TLB
	CPU2: 42676 instruct TLB
	CPU3: 38172 instruct TLB
HW Instruction Count:
	CPU0: Used 16514822 instructions
	CPU1: Used 36954421 instructions
	CPU2: Used 43217926 instructions
	CPU3: Used 43217926 instructions

Hardware misses:
	CPU0: 2733705 cache misses
	CPU1: 1183042 cache misses
	CPU2: 1830717 cache misses
	CPU3: 1830717 cache misses

	CPU0: 265042 branch misses
	CPU1: 134068 branch misses
	CPU2: 213970 branch misses
	CPU3: 91427 branch misses

Cache Read/Write:
	CPU0: 3341488 cache reads
	CPU1: 6317165 cache reads
	CPU2: 17854181 cache reads
	CPU3: 4996541 cache reads

	CPU0: 265042 cache writes
	CPU1: 134068 cache writes
	CPU2: 213970 cache writes
	CPU3: 91427 cache writes

Level 1 cache & TLB:
	CPU0: 2085520 level 1 data cache
	CPU1: 28895901 level 1 data cache
	CPU2: 5656251 level 1 data cache
	CPU3: 4106534 level 1 data cache

	CPU0: 140728474939600 level 1 instruct cache
	CPU1: 93954081472720 level 1 instruct cache
	CPU2: 140728474939344 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 141803 last level cache
	CPU1: 975129 last level cache
	CPU2: 159682 last level cache
	CPU3: 218646 last level cache

	CPU0: 2086797 data TLB
	CPU1: 28897870 data TLB
	CPU2: 5656210 data TLB
	CPU3: 4106534 data TLB

	CPU0: 20367 instruct TLB
	CPU1: 270483 instruct TLB
	CPU2: 35878 instruct TLB
	CPU3: 39434 instruct TLB
HW Instruction Count:
	CPU0: Used 8675925 instructions
	CPU1: Used 28862889 instructions
	CPU2: Used 87820865 instructions
	CPU3: Used 87820865 instructions

Hardware misses:
	CPU0: 1317724 cache misses
	CPU1: 2536966 cache misses
	CPU2: 1858298 cache misses
	CPU3: 1858298 cache misses

	CPU0: 159379 branch misses
	CPU1: 273071 branch misses
	CPU2: 204398 branch misses
	CPU3: 116476 branch misses

Cache Read/Write:
	CPU0: 1812231 cache reads
	CPU1: 4273661 cache reads
	CPU2: 3607233 cache reads
	CPU3: 5825321 cache reads

	CPU0: 159379 cache writes
	CPU1: 273071 cache writes
	CPU2: 204398 cache writes
	CPU3: 116476 cache writes

Level 1 cache & TLB:
	CPU0: 829494 level 1 data cache
	CPU1: 2994475 level 1 data cache
	CPU2: 2858615 level 1 data cache
	CPU3: 23967822 level 1 data cache

	CPU0: 140734560826736 level 1 instruct cache
	CPU1: 94142891458768 level 1 instruct cache
	CPU2: 140734560826480 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 122427 last level cache
	CPU1: 242310 last level cache
	CPU2: 149641 last level cache
	CPU3: 491249 last level cache

	CPU0: 829494 data TLB
	CPU1: 2994475 data TLB
	CPU2: 2858575 data TLB
	CPU3: 23967822 data TLB

	CPU0: 14124 instruct TLB
	CPU1: 40786 instruct TLB
	CPU2: 35260 instruct TLB
	CPU3: 61639 instruct TLB
HW Instruction Count:
	CPU0: Used 50268409 instructions
	CPU1: Used 6227478 instructions
	CPU2: Used 18319284 instructions
	CPU3: Used 18319284 instructions

Hardware misses:
	CPU0: 2631748 cache misses
	CPU1: 1426901 cache misses
	CPU2: 2713551 cache misses
	CPU3: 2713551 cache misses

	CPU0: 429802 branch misses
	CPU1: 164033 branch misses
	CPU2: 258633 branch misses
	CPU3: 148458 branch misses

Cache Read/Write:
	CPU0: 3655240 cache reads
	CPU1: 9822957 cache reads
	CPU2: 5823612 cache reads
	CPU3: 6897661 cache reads

	CPU0: 429802 cache writes
	CPU1: 164033 cache writes
	CPU2: 258633 cache writes
	CPU3: 148458 cache writes

Level 1 cache & TLB:
	CPU0: 4631042 level 1 data cache
	CPU1: 23160670 level 1 data cache
	CPU2: 1962144 level 1 data cache
	CPU3: 1766436 level 1 data cache

	CPU0: 140736642685008 level 1 instruct cache
	CPU1: 94809344139472 level 1 instruct cache
	CPU2: 140736642684752 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 209496 last level cache
	CPU1: 528994 last level cache
	CPU2: 140914 last level cache
	CPU3: 108218 last level cache

	CPU0: 4631003 data TLB
	CPU1: 23160670 data TLB
	CPU2: 1962144 data TLB
	CPU3: 1766436 data TLB

	CPU0: 50906 instruct TLB
	CPU1: 69273 instruct TLB
	CPU2: 26758 instruct TLB
	CPU3: 14658 instruct TLB
HW Instruction Count:
	CPU0: Used 28039328 instructions
	CPU1: Used 16941447 instructions
	CPU2: Used 41206392 instructions
	CPU3: Used 41206392 instructions

Hardware misses:
	CPU0: 2895015 cache misses
	CPU1: 1230321 cache misses
	CPU2: 2260824 cache misses
	CPU3: 2260824 cache misses

	CPU0: 447824 branch misses
	CPU1: 146314 branch misses
	CPU2: 250422 branch misses
	CPU3: 199243 branch misses

Cache Read/Write:
	CPU0: 8105166 cache reads
	CPU1: 1005065 cache reads
	CPU2: 589342 cache reads
	CPU3: 5604536 cache reads

	CPU0: 447824 cache writes
	CPU1: 146314 cache writes
	CPU2: 250422 cache writes
	CPU3: 199243 cache writes

Level 1 cache & TLB:
	CPU0: 6524393 level 1 data cache
	CPU1: 4539269 level 1 data cache
	CPU2: 1343265 level 1 data cache
	CPU3: 19944713 level 1 data cache

	CPU0: 140729739335344 level 1 instruct cache
	CPU1: 94017257369808 level 1 instruct cache
	CPU2: 140729739335088 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 181823 last level cache
	CPU1: 236564 last level cache
	CPU2: 129114 last level cache
	CPU3: 538545 last level cache

	CPU0: 6514783 data TLB
	CPU1: 4539032 data TLB
	CPU2: 1343227 data TLB
	CPU3: 19944713 data TLB

	CPU0: 57871 instruct TLB
	CPU1: 59996 instruct TLB
	CPU2: 21502 instruct TLB
	CPU3: 42038 instruct TLB
HW Instruction Count:
	CPU0: Used 8279440 instructions
	CPU1: Used 12883429 instructions
	CPU2: Used 19712608 instructions
	CPU3: Used 19712608 instructions

Hardware misses:
	CPU0: 1130101 cache misses
	CPU1: 1210421 cache misses
	CPU2: 1263036 cache misses
	CPU3: 1263036 cache misses

	CPU0: 110573 branch misses
	CPU1: 131683 branch misses
	CPU2: 152832 branch misses
	CPU3: 329266 branch misses

Cache Read/Write:
	CPU0: 4072885 cache reads
	CPU1: 5256036 cache reads
	CPU2: 2924085 cache reads
	CPU3: 19402748 cache reads

	CPU0: 110573 cache writes
	CPU1: 131683 cache writes
	CPU2: 152832 cache writes
	CPU3: 329266 cache writes

Level 1 cache & TLB:
	CPU0: 1794909 level 1 data cache
	CPU1: 5073501 level 1 data cache
	CPU2: 3489927 level 1 data cache
	CPU3: 6896109 level 1 data cache

	CPU0: 140729056979536 level 1 instruct cache
	CPU1: 94314292420816 level 1 instruct cache
	CPU2: 140729056979280 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 135597 last level cache
	CPU1: 195864 last level cache
	CPU2: 171068 last level cache
	CPU3: 226043 last level cache

	CPU0: 1794909 data TLB
	CPU1: 5073501 data TLB
	CPU2: 3489887 data TLB
	CPU3: 6896109 data TLB

	CPU0: 27187 instruct TLB
	CPU1: 57081 instruct TLB
	CPU2: 46093 instruct TLB
	CPU3: 65212 instruct TLB
HW Instruction Count:
	CPU0: Used 17673811 instructions
	CPU1: Used 8754138 instructions
	CPU2: Used 72891403 instructions
	CPU3: Used 72891403 instructions

Hardware misses:
	CPU0: 3939623 cache misses
	CPU1: 845322 cache misses
	CPU2: 806360 cache misses
	CPU3: 806360 cache misses

	CPU0: 400682 branch misses
	CPU1: 97768 branch misses
	CPU2: 98177 branch misses
	CPU3: 180571 branch misses

Cache Read/Write:
	CPU0: 19661579 cache reads
	CPU1: 5754821 cache reads
	CPU2: 2378591 cache reads
	CPU3: 9711526 cache reads

	CPU0: 400682 cache writes
	CPU1: 97768 cache writes
	CPU2: 98177 cache writes
	CPU3: 180571 cache writes

Level 1 cache & TLB:
	CPU0: 332124952 level 1 data cache
	CPU1: 262194441 level 1 data cache
	CPU2: 567909539 level 1 data cache
	CPU3: 520076739 level 1 data cache

	CPU0: 140732088412352 level 1 instruct cache
	CPU1: 94475255058640 level 1 instruct cache
	CPU2: 140732088412096 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 5646888 last level cache
	CPU1: 5059650 last level cache
	CPU2: 7772222 last level cache
	CPU3: 6365441 last level cache

	CPU0: 332125028 data TLB
	CPU1: 262184495 data TLB
	CPU2: 567909539 data TLB
	CPU3: 520081911 data TLB

	CPU0: 2424117 instruct TLB
	CPU1: 2137625 instruct TLB
	CPU2: 3246290 instruct TLB
	CPU3: 2550302 instruct TLB
HW Instruction Count:
	CPU0: Used 382435028 instructions
	CPU1: Used 348428295 instructions
	CPU2: Used 392200283 instructions
	CPU3: Used 392200283 instructions

Hardware misses:
	CPU0: 1220652 cache misses
	CPU1: 1099280 cache misses
	CPU2: 2125184 cache misses
	CPU3: 2125184 cache misses

	CPU0: 128968 branch misses
	CPU1: 110644 branch misses
	CPU2: 205057 branch misses
	CPU3: 305876 branch misses

Cache Read/Write:
	CPU0: 21224088 cache reads
	CPU1: 2570770 cache reads
	CPU2: 8489618 cache reads
	CPU3: 8055696 cache reads

	CPU0: 128968 cache writes
	CPU1: 110644 cache writes
	CPU2: 205057 cache writes
	CPU3: 305876 cache writes

Level 1 cache & TLB:
	CPU0: 6126874 level 1 data cache
	CPU1: 4255687 level 1 data cache
	CPU2: 4376775 level 1 data cache
	CPU3: 4483375 level 1 data cache

	CPU0: 140721151713568 level 1 instruct cache
	CPU1: 94229556793552 level 1 instruct cache
	CPU2: 140721151713312 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 199199 last level cache
	CPU1: 237834 last level cache
	CPU2: 286591 last level cache
	CPU3: 146455 last level cache

	CPU0: 6126833 data TLB
	CPU1: 4255687 data TLB
	CPU2: 4376775 data TLB
	CPU3: 4483375 data TLB

	CPU0: 53160 instruct TLB
	CPU1: 40588 instruct TLB
	CPU2: 64409 instruct TLB
	CPU3: 41308 instruct TLB
HW Instruction Count:
	CPU0: Used 9177268 instructions
	CPU1: Used 15749269 instructions
	CPU2: Used 43509344 instructions
	CPU3: Used 43509344 instructions

Hardware misses:
	CPU0: 1191772 cache misses
	CPU1: 2640541 cache misses
	CPU2: 2259188 cache misses
	CPU3: 2259188 cache misses

	CPU0: 128974 branch misses
	CPU1: 292151 branch misses
	CPU2: 228480 branch misses
	CPU3: 192819 branch misses

Cache Read/Write:
	CPU0: 2275679 cache reads
	CPU1: 6360094 cache reads
	CPU2: 21820425 cache reads
	CPU3: 5359402 cache reads

	CPU0: 128974 cache writes
	CPU1: 292151 cache writes
	CPU2: 228480 cache writes
	CPU3: 192819 cache writes

Level 1 cache & TLB:
	CPU0: 3013627 level 1 data cache
	CPU1: 3615760 level 1 data cache
	CPU2: 4809678 level 1 data cache
	CPU3: 4592091 level 1 data cache

	CPU0: 140720335464928 level 1 instruct cache
	CPU1: 94179572019408 level 1 instruct cache
	CPU2: 140720335464672 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 147126 last level cache
	CPU1: 220283 last level cache
	CPU2: 237738 last level cache
	CPU3: 150195 last level cache

	CPU0: 3013627 data TLB
	CPU1: 3615760 data TLB
	CPU2: 4809638 data TLB
	CPU3: 4592091 data TLB

	CPU0: 29424 instruct TLB
	CPU1: 43814 instruct TLB
	CPU2: 55840 instruct TLB
	CPU3: 39633 instruct TLB
HW Instruction Count:
	CPU0: Used 41708858 instructions
	CPU1: Used 29390338 instructions
	CPU2: Used 86554192 instructions
	CPU3: Used 86554192 instructions

Hardware misses:
	CPU0: 1594881 cache misses
	CPU1: 3258584 cache misses
	CPU2: 820655 cache misses
	CPU3: 820655 cache misses

	CPU0: 174234 branch misses
	CPU1: 335501 branch misses
	CPU2: 92144 branch misses
	CPU3: 177125 branch misses

Cache Read/Write:
	CPU0: 54229629 cache reads
	CPU1: 20226979 cache reads
	CPU2: 10649540 cache reads
	CPU3: 21061696 cache reads

	CPU0: 174234 cache writes
	CPU1: 335501 cache writes
	CPU2: 92144 cache writes
	CPU3: 177125 cache writes

Level 1 cache & TLB:
	CPU0: 11032912 level 1 data cache
	CPU1: 2780140 level 1 data cache
	CPU2: 1452429 level 1 data cache
	CPU3: 828208 level 1 data cache

	CPU0: 140728651092240 level 1 instruct cache
	CPU1: 94462863724752 level 1 instruct cache
	CPU2: 140728651091984 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 313246 last level cache
	CPU1: 180261 last level cache
	CPU2: 114234 last level cache
	CPU3: 113513 last level cache

	CPU0: 11032872 data TLB
	CPU1: 2780201 data TLB
	CPU2: 1452429 data TLB
	CPU3: 828208 data TLB

	CPU0: 98747 instruct TLB
	CPU1: 35885 instruct TLB
	CPU2: 17949 instruct TLB
	CPU3: 16580 instruct TLB
HW Instruction Count:
	CPU0: Used 29797168 instructions
	CPU1: Used 15076604 instructions
	CPU2: Used 29619583 instructions
	CPU3: Used 29619583 instructions

Hardware misses:
	CPU0: 1610868 cache misses
	CPU1: 2351077 cache misses
	CPU2: 1369678 cache misses
	CPU3: 1369678 cache misses

	CPU0: 175516 branch misses
	CPU1: 226530 branch misses
	CPU2: 142036 branch misses
	CPU3: 219654 branch misses

Cache Read/Write:
	CPU0: 4033610 cache reads
	CPU1: 4422402 cache reads
	CPU2: 18670507 cache reads
	CPU3: 5388981 cache reads

	CPU0: 175516 cache writes
	CPU1: 226530 cache writes
	CPU2: 142036 cache writes
	CPU3: 219654 cache writes

Level 1 cache & TLB:
	CPU0: 2366524 level 1 data cache
	CPU1: 5458510 level 1 data cache
	CPU2: 4316482 level 1 data cache
	CPU3: 5236354 level 1 data cache

	CPU0: 140732206460144 level 1 instruct cache
	CPU1: 94713494573264 level 1 instruct cache
	CPU2: 140732206459888 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 135947 last level cache
	CPU1: 282810 last level cache
	CPU2: 135352 last level cache
	CPU3: 269191 last level cache

	CPU0: 2366524 data TLB
	CPU1: 5458510 data TLB
	CPU2: 4316482 data TLB
	CPU3: 5236315 data TLB

	CPU0: 29181 instruct TLB
	CPU1: 71270 instruct TLB
	CPU2: 34590 instruct TLB
	CPU3: 47767 instruct TLB
HW Instruction Count:
	CPU0: Used 51740152 instructions
	CPU1: Used 12110667 instructions
	CPU2: Used 21121450 instructions
	CPU3: Used 21121450 instructions

Hardware misses:
	CPU0: 1803583 cache misses
	CPU1: 1579292 cache misses
	CPU2: 1955301 cache misses
	CPU3: 1955301 cache misses

	CPU0: 193540 branch misses
	CPU1: 160384 branch misses
	CPU2: 214098 branch misses
	CPU3: 205464 branch misses

Cache Read/Write:
	CPU0: 2346970 cache reads
	CPU1: 4493449 cache reads
	CPU2: 4503114 cache reads
	CPU3: 21215554 cache reads

	CPU0: 193540 cache writes
	CPU1: 160384 cache writes
	CPU2: 214098 cache writes
	CPU3: 205464 cache writes

Level 1 cache & TLB:
	CPU0: 4087327 level 1 data cache
	CPU1: 4053885 level 1 data cache
	CPU2: 4055589 level 1 data cache
	CPU3: 6365390 level 1 data cache

	CPU0: 140736963914704 level 1 instruct cache
	CPU1: 93837613936848 level 1 instruct cache
	CPU2: 140736963914448 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 208119 last level cache
	CPU1: 127492 last level cache
	CPU2: 263959 last level cache
	CPU3: 238403 last level cache

	CPU0: 4087288 data TLB
	CPU1: 4053885 data TLB
	CPU2: 4056054 data TLB
	CPU3: 6365667 data TLB

	CPU0: 57143 instruct TLB
	CPU1: 34052 instruct TLB
	CPU2: 50613 instruct TLB
	CPU3: 51438 instruct TLB
HW Instruction Count:
	CPU0: Used 77414333 instructions
	CPU1: Used 38459880 instructions
	CPU2: Used 50326825 instructions
	CPU3: Used 50326825 instructions

Hardware misses:
	CPU0: 1430340 cache misses
	CPU1: 3613683 cache misses
	CPU2: 1427468 cache misses
	CPU3: 1427468 cache misses

	CPU0: 147243 branch misses
	CPU1: 368434 branch misses
	CPU2: 154913 branch misses
	CPU3: 115796 branch misses

Cache Read/Write:
	CPU0: 1058793 cache reads
	CPU1: 3735682 cache reads
	CPU2: 27518547 cache reads
	CPU3: 15883367 cache reads

	CPU0: 147243 cache writes
	CPU1: 368434 cache writes
	CPU2: 154913 cache writes
	CPU3: 115796 cache writes

Level 1 cache & TLB:
	CPU0: 4035901 level 1 data cache
	CPU1: 6125349 level 1 data cache
	CPU2: 4997911 level 1 data cache
	CPU3: 2363686 level 1 data cache

	CPU0: 140730153700944 level 1 instruct cache
	CPU1: 94836881735888 level 1 instruct cache
	CPU2: 140730153700688 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 103743 last level cache
	CPU1: 299340 last level cache
	CPU2: 239532 last level cache
	CPU3: 126130 last level cache

	CPU0: 4035901 data TLB
	CPU1: 6125349 data TLB
	CPU2: 4997911 data TLB
	CPU3: 2363647 data TLB

	CPU0: 27802 instruct TLB
	CPU1: 85214 instruct TLB
	CPU2: 45745 instruct TLB
	CPU3: 35265 instruct TLB
HW Instruction Count:
	CPU0: Used 94446710 instructions
	CPU1: Used 38068717 instructions
	CPU2: Used 9014680 instructions
	CPU3: Used 9014680 instructions

Hardware misses:
	CPU0: 2908238 cache misses
	CPU1: 1089392 cache misses
	CPU2: 1345658 cache misses
	CPU3: 1345658 cache misses

	CPU0: 302021 branch misses
	CPU1: 108040 branch misses
	CPU2: 159642 branch misses
	CPU3: 214892 branch misses

Cache Read/Write:
	CPU0: 5000340 cache reads
	CPU1: 17407252 cache reads
	CPU2: 2185787 cache reads
	CPU3: 8218251 cache reads

	CPU0: 302021 cache writes
	CPU1: 108040 cache writes
	CPU2: 159642 cache writes
	CPU3: 214892 cache writes

Level 1 cache & TLB:
	CPU0: 2949530 level 1 data cache
	CPU1: 5717704 level 1 data cache
	CPU2: 6699062 level 1 data cache
	CPU3: 1882989 level 1 data cache

	CPU0: 140735699532416 level 1 instruct cache
	CPU1: 94567625773264 level 1 instruct cache
	CPU2: 140735699532160 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 160265 last level cache
	CPU1: 226033 last level cache
	CPU2: 281437 last level cache
	CPU3: 160716 last level cache

	CPU0: 2949490 data TLB
	CPU1: 5717704 data TLB
	CPU2: 6699062 data TLB
	CPU3: 1882989 data TLB

	CPU0: 30392 instruct TLB
	CPU1: 51593 instruct TLB
	CPU2: 79752 instruct TLB
	CPU3: 25500 instruct TLB
HW Instruction Count:
	CPU0: Used 21282618 instructions
	CPU1: Used 65104875 instructions
	CPU2: Used 85139477 instructions
	CPU3: Used 85139477 instructions

Hardware misses:
	CPU0: 1378479 cache misses
	CPU1: 1436816 cache misses
	CPU2: 2817675 cache misses
	CPU3: 2817675 cache misses

	CPU0: 188110 branch misses
	CPU1: 176940 branch misses
	CPU2: 340425 branch misses
	CPU3: 217934 branch misses

Cache Read/Write:
	CPU0: 3487455 cache reads
	CPU1: 17644075 cache reads
	CPU2: 3178149 cache reads
	CPU3: 8088770 cache reads

	CPU0: 188110 cache writes
	CPU1: 176940 cache writes
	CPU2: 340425 cache writes
	CPU3: 217934 cache writes

Level 1 cache & TLB:
	CPU0: 5682658 level 1 data cache
	CPU1: 7521796 level 1 data cache
	CPU2: 1087903 level 1 data cache
	CPU3: 2177770 level 1 data cache

	CPU0: 140729124569216 level 1 instruct cache
	CPU1: 93943023538384 level 1 instruct cache
	CPU2: 140729124568960 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 123987 last level cache
	CPU1: 289074 last level cache
	CPU2: 153806 last level cache
	CPU3: 202623 last level cache

	CPU0: 5682658 data TLB
	CPU1: 7521796 data TLB
	CPU2: 1087866 data TLB
	CPU3: 2177770 data TLB

	CPU0: 40334 instruct TLB
	CPU1: 74116 instruct TLB
	CPU2: 15170 instruct TLB
	CPU3: 29816 instruct TLB
HW Instruction Count:
	CPU0: Used 30646876 instructions
	CPU1: Used 31625275 instructions
	CPU2: Used 91012277 instructions
	CPU3: Used 91012277 instructions

Hardware misses:
	CPU0: 2258418 cache misses
	CPU1: 2584629 cache misses
	CPU2: 2488507 cache misses
	CPU3: 2488507 cache misses

	CPU0: 267639 branch misses
	CPU1: 333290 branch misses
	CPU2: 290418 branch misses
	CPU3: 265525 branch misses

Cache Read/Write:
	CPU0: 2772648 cache reads
	CPU1: 2541960 cache reads
	CPU2: 20223660 cache reads
	CPU3: 8940498 cache reads

	CPU0: 267639 cache writes
	CPU1: 333290 cache writes
	CPU2: 290418 cache writes
	CPU3: 265525 cache writes

Level 1 cache & TLB:
	CPU0: 2925739 level 1 data cache
	CPU1: 1951866 level 1 data cache
	CPU2: 4594572 level 1 data cache
	CPU3: 6805891 level 1 data cache

	CPU0: 140736818415488 level 1 instruct cache
	CPU1: 94048514248912 level 1 instruct cache
	CPU2: 140736818415232 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 147851 last level cache
	CPU1: 168264 last level cache
	CPU2: 218417 last level cache
	CPU3: 196435 last level cache

	CPU0: 2925699 data TLB
	CPU1: 1951866 data TLB
	CPU2: 4594572 data TLB
	CPU3: 6805891 data TLB

	CPU0: 36996 instruct TLB
	CPU1: 30039 instruct TLB
	CPU2: 41894 instruct TLB
	CPU3: 58935 instruct TLB
HW Instruction Count:
	CPU0: Used 25572377 instructions
	CPU1: Used 49572643 instructions
	CPU2: Used 69299676 instructions
	CPU3: Used 69299676 instructions

Hardware misses:
	CPU0: 1461395 cache misses
	CPU1: 1862035 cache misses
	CPU2: 1704636 cache misses
	CPU3: 1704636 cache misses

	CPU0: 136966 branch misses
	CPU1: 201235 branch misses
	CPU2: 199197 branch misses
	CPU3: 209648 branch misses

Cache Read/Write:
	CPU0: 5746967 cache reads
	CPU1: 3897658 cache reads
	CPU2: 21266780 cache reads
	CPU3: 1217573 cache reads

	CPU0: 136966 cache writes
	CPU1: 201235 cache writes
	CPU2: 199197 cache writes
	CPU3: 209648 cache writes

Level 1 cache & TLB:
	CPU0: 20057123 level 1 data cache
	CPU1: 3941152 level 1 data cache
	CPU2: 7565225 level 1 data cache
	CPU3: 4113856 level 1 data cache

	CPU0: 140727725799440 level 1 instruct cache
	CPU1: 94130292752592 level 1 instruct cache
	CPU2: 140727725799184 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 893420 last level cache
	CPU1: 152110 last level cache
	CPU2: 253004 last level cache
	CPU3: 140551 last level cache

	CPU0: 20057083 data TLB
	CPU1: 3941152 data TLB
	CPU2: 7561487 data TLB
	CPU3: 4113856 data TLB

	CPU0: 229051 instruct TLB
	CPU1: 35062 instruct TLB
	CPU2: 54660 instruct TLB
	CPU3: 38002 instruct TLB
HW Instruction Count:
	CPU0: Used 7601851 instructions
	CPU1: Used 49533742 instructions
	CPU2: Used 20120402 instructions
	CPU3: Used 20120402 instructions

Hardware misses:
	CPU0: 1148040 cache misses
	CPU1: 3114219 cache misses
	CPU2: 1811023 cache misses
	CPU3: 1811023 cache misses

	CPU0: 115919 branch misses
	CPU1: 298149 branch misses
	CPU2: 206125 branch misses
	CPU3: 158573 branch misses

Cache Read/Write:
	CPU0: 16319452 cache reads
	CPU1: 7841143 cache reads
	CPU2: 4867184 cache reads
	CPU3: 2978352 cache reads

	CPU0: 115919 cache writes
	CPU1: 298149 cache writes
	CPU2: 206125 cache writes
	CPU3: 158573 cache writes

Level 1 cache & TLB:
	CPU0: 3191353 level 1 data cache
	CPU1: 5980201 level 1 data cache
	CPU2: 5770772 level 1 data cache
	CPU3: 733124 level 1 data cache

	CPU0: 140727100407488 level 1 instruct cache
	CPU1: 94812072149200 level 1 instruct cache
	CPU2: 140727100407232 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 167315 last level cache
	CPU1: 184710 last level cache
	CPU2: 266841 last level cache
	CPU3: 104244 last level cache

	CPU0: 3191353 data TLB
	CPU1: 5980382 data TLB
	CPU2: 5770848 data TLB
	CPU3: 733598 data TLB

	CPU0: 34084 instruct TLB
	CPU1: 51883 instruct TLB
	CPU2: 67017 instruct TLB
	CPU3: 18310 instruct TLB
HW Instruction Count:
	CPU0: Used 17471410 instructions
	CPU1: Used 48420567 instructions
	CPU2: Used 90722195 instructions
	CPU3: Used 90722195 instructions

Hardware misses:
	CPU0: 2024434 cache misses
	CPU1: 1289497 cache misses
	CPU2: 1846607 cache misses
	CPU3: 1846607 cache misses

	CPU0: 206484 branch misses
	CPU1: 142790 branch misses
	CPU2: 206984 branch misses
	CPU3: 216112 branch misses

Cache Read/Write:
	CPU0: 16288924 cache reads
	CPU1: 5581281 cache reads
	CPU2: 3522263 cache reads
	CPU3: 8902628 cache reads

	CPU0: 206484 cache writes
	CPU1: 142790 cache writes
	CPU2: 206984 cache writes
	CPU3: 216112 cache writes

Level 1 cache & TLB:
	CPU0: 2615552 level 1 data cache
	CPU1: 5676218 level 1 data cache
	CPU2: 3835689 level 1 data cache
	CPU3: 4329628 level 1 data cache

	CPU0: 140721614229952 level 1 instruct cache
	CPU1: 93857394913488 level 1 instruct cache
	CPU2: 140721614229696 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 150592 last level cache
	CPU1: 184067 last level cache
	CPU2: 249501 last level cache
	CPU3: 151610 last level cache

	CPU0: 2615512 data TLB
	CPU1: 5676218 data TLB
	CPU2: 3835689 data TLB
	CPU3: 4329628 data TLB

	CPU0: 35420 instruct TLB
	CPU1: 58328 instruct TLB
	CPU2: 47206 instruct TLB
	CPU3: 35339 instruct TLB
HW Instruction Count:
	CPU0: Used 12243604 instructions
	CPU1: Used 31731839 instructions
	CPU2: Used 120473240 instructions
	CPU3: Used 120473240 instructions

Hardware misses:
	CPU0: 1649686 cache misses
	CPU1: 956878 cache misses
	CPU2: 2265221 cache misses
	CPU3: 2265221 cache misses

	CPU0: 165046 branch misses
	CPU1: 94292 branch misses
	CPU2: 232235 branch misses
	CPU3: 261071 branch misses

Cache Read/Write:
	CPU0: 3506398 cache reads
	CPU1: 17770498 cache reads
	CPU2: 3355314 cache reads
	CPU3: 7381265 cache reads

	CPU0: 165046 cache writes
	CPU1: 94292 cache writes
	CPU2: 232235 cache writes
	CPU3: 261071 cache writes

Level 1 cache & TLB:
	CPU0: 1455610 level 1 data cache
	CPU1: 3619204 level 1 data cache
	CPU2: 4830606 level 1 data cache
	CPU3: 7028242 level 1 data cache

	CPU0: 140731439549104 level 1 instruct cache
	CPU1: 94742383665360 level 1 instruct cache
	CPU2: 140731439548848 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 81857 last level cache
	CPU1: 209358 last level cache
	CPU2: 279562 last level cache
	CPU3: 233058 last level cache

	CPU0: 1455610 data TLB
	CPU1: 3619204 data TLB
	CPU2: 4830566 data TLB
	CPU3: 7028242 data TLB

	CPU0: 14473 instruct TLB
	CPU1: 38094 instruct TLB
	CPU2: 54245 instruct TLB
	CPU3: 75853 instruct TLB
HW Instruction Count:
	CPU0: Used 71893457 instructions
	CPU1: Used 24818356 instructions
	CPU2: Used 19563509 instructions
	CPU3: Used 19563509 instructions

Hardware misses:
	CPU0: 1737258 cache misses
	CPU1: 1524569 cache misses
	CPU2: 2561416 cache misses
	CPU3: 2561416 cache misses

	CPU0: 181617 branch misses
	CPU1: 168737 branch misses
	CPU2: 241674 branch misses
	CPU3: 182115 branch misses

Cache Read/Write:
	CPU0: 19876496 cache reads
	CPU1: 2210153 cache reads
	CPU2: 9469901 cache reads
	CPU3: 489291 cache reads

	CPU0: 181617 cache writes
	CPU1: 168737 cache writes
	CPU2: 241674 cache writes
	CPU3: 182115 cache writes

Level 1 cache & TLB:
	CPU0: 3374776 level 1 data cache
	CPU1: 4210394 level 1 data cache
	CPU2: 5147682 level 1 data cache
	CPU3: 3159001 level 1 data cache

	CPU0: 140721768718816 level 1 instruct cache
	CPU1: 94078540316880 level 1 instruct cache
	CPU2: 140721768718560 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 125521 last level cache
	CPU1: 150530 last level cache
	CPU2: 258980 last level cache
	CPU3: 204566 last level cache

	CPU0: 3374776 data TLB
	CPU1: 4210394 data TLB
	CPU2: 5144222 data TLB
	CPU3: 3158965 data TLB

	CPU0: 32337 instruct TLB
	CPU1: 44475 instruct TLB
	CPU2: 50890 instruct TLB
	CPU3: 50430 instruct TLB
HW Instruction Count:
	CPU0: Used 20957053 instructions
	CPU1: Used 34704778 instructions
	CPU2: Used 90597749 instructions
	CPU3: Used 90597749 instructions

Hardware misses:
	CPU0: 1898093 cache misses
	CPU1: 964759 cache misses
	CPU2: 1170253 cache misses
	CPU3: 1170253 cache misses

	CPU0: 192587 branch misses
	CPU1: 109783 branch misses
	CPU2: 121563 branch misses
	CPU3: 342763 branch misses

Cache Read/Write:
	CPU0: 22973626 cache reads
	CPU1: 2011183 cache reads
	CPU2: 7134882 cache reads
	CPU3: 10198593 cache reads

	CPU0: 192587 cache writes
	CPU1: 109783 cache writes
	CPU2: 121563 cache writes
	CPU3: 342763 cache writes

Level 1 cache & TLB:
	CPU0: 4358032 level 1 data cache
	CPU1: 5438958 level 1 data cache
	CPU2: 5918239 level 1 data cache
	CPU3: 2958863 level 1 data cache

	CPU0: 140721184557280 level 1 instruct cache
	CPU1: 94574803284176 level 1 instruct cache
	CPU2: 140721184557024 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 152402 last level cache
	CPU1: 206848 last level cache
	CPU2: 223328 last level cache
	CPU3: 223391 last level cache

	CPU0: 4358032 data TLB
	CPU1: 5438915 data TLB
	CPU2: 5918239 data TLB
	CPU3: 2958863 data TLB

	CPU0: 37379 instruct TLB
	CPU1: 60403 instruct TLB
	CPU2: 53178 instruct TLB
	CPU3: 43413 instruct TLB
HW Instruction Count:
	CPU0: Used 38152925 instructions
	CPU1: Used 177288583 instructions
	CPU2: Used 44334365 instructions
	CPU3: Used 44334365 instructions

Hardware misses:
	CPU0: 6173991 cache misses
	CPU1: 5989742 cache misses
	CPU2: 4149792 cache misses
	CPU3: 4149792 cache misses

	CPU0: 776212 branch misses
	CPU1: 806525 branch misses
	CPU2: 574485 branch misses
	CPU3: 1245360 branch misses

Cache Read/Write:
	CPU0: 7218781 cache reads
	CPU1: 46661504 cache reads
	CPU2: 27158957 cache reads
	CPU3: 16567587 cache reads

	CPU0: 776212 cache writes
	CPU1: 806525 cache writes
	CPU2: 574485 cache writes
	CPU3: 1245360 cache writes

Level 1 cache & TLB:
	CPU0: 7485556 level 1 data cache
	CPU1: 3650586 level 1 data cache
	CPU2: 4324198 level 1 data cache
	CPU3: 1326994 level 1 data cache

	CPU0: 140736731123792 level 1 instruct cache
	CPU1: 94675905900752 level 1 instruct cache
	CPU2: 140736731123536 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 257685 last level cache
	CPU1: 234425 last level cache
	CPU2: 149477 last level cache
	CPU3: 113058 last level cache

	CPU0: 7485556 data TLB
	CPU1: 3650586 data TLB
	CPU2: 4324198 data TLB
	CPU3: 1326954 data TLB

	CPU0: 69254 instruct TLB
	CPU1: 49310 instruct TLB
	CPU2: 37024 instruct TLB
	CPU3: 17002 instruct TLB
HW Instruction Count:
	CPU0: Used 45012814 instructions
	CPU1: Used 28004286 instructions
	CPU2: Used 117283914 instructions
	CPU3: Used 117283914 instructions

Hardware misses:
	CPU0: 1030864 cache misses
	CPU1: 1668920 cache misses
	CPU2: 2271270 cache misses
	CPU3: 2271270 cache misses

	CPU0: 113255 branch misses
	CPU1: 173378 branch misses
	CPU2: 235473 branch misses
	CPU3: 204924 branch misses

Cache Read/Write:
	CPU0: 2160605 cache reads
	CPU1: 5402584 cache reads
	CPU2: 3375109 cache reads
	CPU3: 4434723 cache reads

	CPU0: 113255 cache writes
	CPU1: 173378 cache writes
	CPU2: 235473 cache writes
	CPU3: 204924 cache writes

Level 1 cache & TLB:
	CPU0: 21301643 level 1 data cache
	CPU1: 3633846 level 1 data cache
	CPU2: 2464127 level 1 data cache
	CPU3: 3603071 level 1 data cache

	CPU0: 140736471982064 level 1 instruct cache
	CPU1: 94601217978576 level 1 instruct cache
	CPU2: 140736471981808 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 540696 last level cache
	CPU1: 117463 last level cache
	CPU2: 182367 last level cache
	CPU3: 144211 last level cache

	CPU0: 21301643 data TLB
	CPU1: 3633846 data TLB
	CPU2: 2464087 data TLB
	CPU3: 3603071 data TLB

	CPU0: 59463 instruct TLB
	CPU1: 34990 instruct TLB
	CPU2: 29866 instruct TLB
	CPU3: 33667 instruct TLB
HW Instruction Count:
	CPU0: Used 43831424 instructions
	CPU1: Used 39283433 instructions
	CPU2: Used 16078934 instructions
	CPU3: Used 16078934 instructions

Hardware misses:
	CPU0: 1282953 cache misses
	CPU1: 1900177 cache misses
	CPU2: 3645966 cache misses
	CPU3: 3645966 cache misses

	CPU0: 149873 branch misses
	CPU1: 230792 branch misses
	CPU2: 553433 branch misses
	CPU3: 211617 branch misses

Cache Read/Write:
	CPU0: 8485942 cache reads
	CPU1: 21123684 cache reads
	CPU2: 14682106 cache reads
	CPU3: 45529159 cache reads

	CPU0: 149873 cache writes
	CPU1: 230792 cache writes
	CPU2: 553433 cache writes
	CPU3: 211617 cache writes

Level 1 cache & TLB:
	CPU0: 2229002 level 1 data cache
	CPU1: 26346865 level 1 data cache
	CPU2: 2268437 level 1 data cache
	CPU3: 1105859 level 1 data cache

	CPU0: 140736306859296 level 1 instruct cache
	CPU1: 94416015171792 level 1 instruct cache
	CPU2: 140736306859040 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 163203 last level cache
	CPU1: 597372 last level cache
	CPU2: 166776 last level cache
	CPU3: 112505 last level cache

	CPU0: 2229002 data TLB
	CPU1: 26346823 data TLB
	CPU2: 2268437 data TLB
	CPU3: 1105859 data TLB

	CPU0: 26751 instruct TLB
	CPU1: 89637 instruct TLB
	CPU2: 25830 instruct TLB
	CPU3: 12026 instruct TLB
HW Instruction Count:
	CPU0: Used 21719085 instructions
	CPU1: Used 18526592 instructions
	CPU2: Used 52815876 instructions
	CPU3: Used 52815876 instructions

Hardware misses:
	CPU0: 2311280 cache misses
	CPU1: 1743436 cache misses
	CPU2: 1988270 cache misses
	CPU3: 1988270 cache misses

	CPU0: 1435728 branch misses
	CPU1: 167645 branch misses
	CPU2: 220809 branch misses
	CPU3: 217782 branch misses

Cache Read/Write:
	CPU0: 7261378 cache reads
	CPU1: 4479280 cache reads
	CPU2: 726450 cache reads
	CPU3: 3221477 cache reads

	CPU0: 1435728 cache writes
	CPU1: 167645 cache writes
	CPU2: 220809 cache writes
	CPU3: 217782 cache writes

Level 1 cache & TLB:
	CPU0: 21463920 level 1 data cache
	CPU1: 53157615 level 1 data cache
	CPU2: 55477250 level 1 data cache
	CPU3: 15250557 level 1 data cache

	CPU0: 140736765048496 level 1 instruct cache
	CPU1: 94433219854544 level 1 instruct cache
	CPU2: 140736765048240 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 479083 last level cache
	CPU1: 1688043 last level cache
	CPU2: 2220159 last level cache
	CPU3: 348466 last level cache

	CPU0: 21463920 data TLB
	CPU1: 53157615 data TLB
	CPU2: 55477250 data TLB
	CPU3: 15250516 data TLB

	CPU0: 72913 instruct TLB
	CPU1: 421550 instruct TLB
	CPU2: 707308 instruct TLB
	CPU3: 78477 instruct TLB
HW Instruction Count:
	CPU0: Used 10975268 instructions
	CPU1: Used 52255542 instructions
	CPU2: Used 27905686 instructions
	CPU3: Used 27905686 instructions

Hardware misses:
	CPU0: 2691676 cache misses
	CPU1: 2491687 cache misses
	CPU2: 1123926 cache misses
	CPU3: 1123926 cache misses

	CPU0: 279282 branch misses
	CPU1: 267845 branch misses
	CPU2: 129739 branch misses
	CPU3: 49388 branch misses

Cache Read/Write:
	CPU0: 1951463 cache reads
	CPU1: 24470954 cache reads
	CPU2: 3391549 cache reads
	CPU3: 1922815 cache reads

	CPU0: 279282 cache writes
	CPU1: 267845 cache writes
	CPU2: 129739 cache writes
	CPU3: 49388 cache writes

Level 1 cache & TLB:
	CPU0: 2079567 level 1 data cache
	CPU1: 5444831 level 1 data cache
	CPU2: 3120652 level 1 data cache
	CPU3: 4327295 level 1 data cache

	CPU0: 140723025515072 level 1 instruct cache
	CPU1: 94628975657168 level 1 instruct cache
	CPU2: 140723025514816 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 185345 last level cache
	CPU1: 183935 last level cache
	CPU2: 139567 last level cache
	CPU3: 156111 last level cache

	CPU0: 2079567 data TLB
	CPU1: 5444791 data TLB
	CPU2: 3120652 data TLB
	CPU3: 4327295 data TLB

	CPU0: 33776 instruct TLB
	CPU1: 47644 instruct TLB
	CPU2: 36322 instruct TLB
	CPU3: 47793 instruct TLB
HW Instruction Count:
	CPU0: Used 6859980 instructions
	CPU1: Used 91053778 instructions
	CPU2: Used 33366997 instructions
	CPU3: Used 33366997 instructions

Hardware misses:
	CPU0: 1618280 cache misses
	CPU1: 1308506 cache misses
	CPU2: 1810844 cache misses
	CPU3: 1810844 cache misses

	CPU0: 215082 branch misses
	CPU1: 162092 branch misses
	CPU2: 206224 branch misses
	CPU3: 274447 branch misses

Cache Read/Write:
	CPU0: 5018718 cache reads
	CPU1: 19916937 cache reads
	CPU2: 1176201 cache reads
	CPU3: 10556629 cache reads

	CPU0: 215082 cache writes
	CPU1: 162092 cache writes
	CPU2: 206224 cache writes
	CPU3: 274447 cache writes

Level 1 cache & TLB:
	CPU0: 4038684 level 1 data cache
	CPU1: 4329471 level 1 data cache
	CPU2: 3773688 level 1 data cache
	CPU3: 4160096 level 1 data cache

	CPU0: 140726653388768 level 1 instruct cache
	CPU1: 94211707621584 level 1 instruct cache
	CPU2: 140726653388512 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 166125 last level cache
	CPU1: 171884 last level cache
	CPU2: 201687 last level cache
	CPU3: 198422 last level cache

	CPU0: 4038684 data TLB
	CPU1: 4329431 data TLB
	CPU2: 3773688 data TLB
	CPU3: 4160096 data TLB

	CPU0: 38936 instruct TLB
	CPU1: 40957 instruct TLB
	CPU2: 49599 instruct TLB
	CPU3: 38776 instruct TLB
HW Instruction Count:
	CPU0: Used 85279018 instructions
	CPU1: Used 25096991 instructions
	CPU2: Used 33727529 instructions
	CPU3: Used 33727529 instructions

Hardware misses:
	CPU0: 2143423 cache misses
	CPU1: 1936161 cache misses
	CPU2: 733449 cache misses
	CPU3: 733449 cache misses

	CPU0: 209071 branch misses
	CPU1: 221990 branch misses
	CPU2: 77944 branch misses
	CPU3: 209220 branch misses

Cache Read/Write:
	CPU0: 6302237 cache reads
	CPU1: 19566117 cache reads
	CPU2: 1342767 cache reads
	CPU3: 5032277 cache reads

	CPU0: 209071 cache writes
	CPU1: 221990 cache writes
	CPU2: 77944 cache writes
	CPU3: 209220 cache writes

Level 1 cache & TLB:
	CPU0: 2434137 level 1 data cache
	CPU1: 6143206 level 1 data cache
	CPU2: 4332218 level 1 data cache
	CPU3: 3935911 level 1 data cache

	CPU0: 140732691482832 level 1 instruct cache
	CPU1: 94834537517264 level 1 instruct cache
	CPU2: 140732691482576 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 156854 last level cache
	CPU1: 154342 last level cache
	CPU2: 219003 last level cache
	CPU3: 243442 last level cache

	CPU0: 2434137 data TLB
	CPU1: 6143161 data TLB
	CPU2: 4332949 data TLB
	CPU3: 3935943 data TLB

	CPU0: 28249 instruct TLB
	CPU1: 48174 instruct TLB
	CPU2: 66520 instruct TLB
	CPU3: 44714 instruct TLB
HW Instruction Count:
	CPU0: Used 10410995 instructions
	CPU1: Used 24666247 instructions
	CPU2: Used 58546881 instructions
	CPU3: Used 58546881 instructions

Hardware misses:
	CPU0: 2432505 cache misses
	CPU1: 972202 cache misses
	CPU2: 2656132 cache misses
	CPU3: 2656132 cache misses

	CPU0: 386065 branch misses
	CPU1: 123164 branch misses
	CPU2: 275030 branch misses
	CPU3: 223313 branch misses

Cache Read/Write:
	CPU0: 6208184 cache reads
	CPU1: 2802057 cache reads
	CPU2: 1366748 cache reads
	CPU3: 4989036 cache reads

	CPU0: 386065 cache writes
	CPU1: 123164 cache writes
	CPU2: 275030 cache writes
	CPU3: 223313 cache writes

Level 1 cache & TLB:
	CPU0: 4782569 level 1 data cache
	CPU1: 2338437 level 1 data cache
	CPU2: 2486806 level 1 data cache
	CPU3: 21459211 level 1 data cache

	CPU0: 140727190249984 level 1 instruct cache
	CPU1: 94245421936848 level 1 instruct cache
	CPU2: 140727190249728 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 159037 last level cache
	CPU1: 141367 last level cache
	CPU2: 161609 last level cache
	CPU3: 543708 last level cache

	CPU0: 4782569 data TLB
	CPU1: 2338398 data TLB
	CPU2: 2486806 data TLB
	CPU3: 21459211 data TLB

	CPU0: 48794 instruct TLB
	CPU1: 26067 instruct TLB
	CPU2: 37959 instruct TLB
	CPU3: 54439 instruct TLB
HW Instruction Count:
	CPU0: Used 22069802 instructions
	CPU1: Used 19434628 instructions
	CPU2: Used 22014524 instructions
	CPU3: Used 22014524 instructions

Hardware misses:
	CPU0: 1849477 cache misses
	CPU1: 1761872 cache misses
	CPU2: 2803496 cache misses
	CPU3: 2803496 cache misses

	CPU0: 197125 branch misses
	CPU1: 183082 branch misses
	CPU2: 406346 branch misses
	CPU3: 182905 branch misses

Cache Read/Write:
	CPU0: 4400535 cache reads
	CPU1: 2789484 cache reads
	CPU2: 13383837 cache reads
	CPU3: 5262783 cache reads

	CPU0: 197125 cache writes
	CPU1: 183082 cache writes
	CPU2: 406346 cache writes
	CPU3: 182905 cache writes

Level 1 cache & TLB:
	CPU0: 4337577 level 1 data cache
	CPU1: 2068464 level 1 data cache
	CPU2: 21953949 level 1 data cache
	CPU3: 3859112 level 1 data cache

	CPU0: 140736181576448 level 1 instruct cache
	CPU1: 93886302593232 level 1 instruct cache
	CPU2: 140736181576192 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 226599 last level cache
	CPU1: 175154 last level cache
	CPU2: 487759 last level cache
	CPU3: 133552 last level cache

	CPU0: 4337577 data TLB
	CPU1: 2068464 data TLB
	CPU2: 21953949 data TLB
	CPU3: 3859073 data TLB

	CPU0: 46743 instruct TLB
	CPU1: 29116 instruct TLB
	CPU2: 52355 instruct TLB
	CPU3: 38902 instruct TLB
HW Instruction Count:
	CPU0: Used 457145406 instructions
	CPU1: Used 110032814 instructions
	CPU2: Used 64906587 instructions
	CPU3: Used 64906587 instructions

Hardware misses:
	CPU0: 3065638 cache misses
	CPU1: 1211068 cache misses
	CPU2: 1064783 cache misses
	CPU3: 1064783 cache misses

	CPU0: 304281 branch misses
	CPU1: 124711 branch misses
	CPU2: 116059 branch misses
	CPU3: 411425 branch misses

Cache Read/Write:
	CPU0: 4555201 cache reads
	CPU1: 3209930 cache reads
	CPU2: 3687458 cache reads
	CPU3: 3831258 cache reads

	CPU0: 304281 cache writes
	CPU1: 124711 cache writes
	CPU2: 116059 cache writes
	CPU3: 411425 cache writes

Level 1 cache & TLB:
	CPU0: 9310619 level 1 data cache
	CPU1: 24402478 level 1 data cache
	CPU2: 5611321 level 1 data cache
	CPU3: 6701914 level 1 data cache

	CPU0: 140731043888304 level 1 instruct cache
	CPU1: 94511198519504 level 1 instruct cache
	CPU2: 140731043888048 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 245019 last level cache
	CPU1: 886705 last level cache
	CPU2: 230195 last level cache
	CPU3: 274934 last level cache

	CPU0: 9310619 data TLB
	CPU1: 24402438 data TLB
	CPU2: 5611321 data TLB
	CPU3: 6701914 data TLB

	CPU0: 71958 instruct TLB
	CPU1: 281647 instruct TLB
	CPU2: 52944 instruct TLB
	CPU3: 61412 instruct TLB
HW Instruction Count:
	CPU0: Used 135003892 instructions
	CPU1: Used 67158076 instructions
	CPU2: Used 33326316 instructions
	CPU3: Used 33326316 instructions

Hardware misses:
	CPU0: 916528 cache misses
	CPU1: 3250656 cache misses
	CPU2: 1619190 cache misses
	CPU3: 1619190 cache misses

	CPU0: 106345 branch misses
	CPU1: 310734 branch misses
	CPU2: 171976 branch misses
	CPU3: 147619 branch misses

Cache Read/Write:
	CPU0: 20549481 cache reads
	CPU1: 3214095 cache reads
	CPU2: 5636326 cache reads
	CPU3: 2477718 cache reads

	CPU0: 106345 cache writes
	CPU1: 310734 cache writes
	CPU2: 171976 cache writes
	CPU3: 147619 cache writes

Level 1 cache & TLB:
	CPU0: 2815240 level 1 data cache
	CPU1: 7287535 level 1 data cache
	CPU2: 3779899 level 1 data cache
	CPU3: 2229598 level 1 data cache

	CPU0: 140730682823280 level 1 instruct cache
	CPU1: 94554282864848 level 1 instruct cache
	CPU2: 140730682823024 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 135252 last level cache
	CPU1: 175189 last level cache
	CPU2: 266502 last level cache
	CPU3: 133578 last level cache

	CPU0: 2815240 data TLB
	CPU1: 7287535 data TLB
	CPU2: 3779899 data TLB
	CPU3: 2229558 data TLB

	CPU0: 32782 instruct TLB
	CPU1: 60188 instruct TLB
	CPU2: 53424 instruct TLB
	CPU3: 22567 instruct TLB
HW Instruction Count:
	CPU0: Used 70557648 instructions
	CPU1: Used 16964743 instructions
	CPU2: Used 41920039 instructions
	CPU3: Used 41920039 instructions

Hardware misses:
	CPU0: 1589766 cache misses
	CPU1: 1621545 cache misses
	CPU2: 2400339 cache misses
	CPU3: 2400339 cache misses

	CPU0: 198472 branch misses
	CPU1: 175783 branch misses
	CPU2: 228994 branch misses
	CPU3: 137794 branch misses

Cache Read/Write:
	CPU0: 199921890 cache reads
	CPU1: 359149217 cache reads
	CPU2: 245332574 cache reads
	CPU3: 512502381 cache reads

	CPU0: 198472 cache writes
	CPU1: 175783 cache writes
	CPU2: 228994 cache writes
	CPU3: 137794 cache writes

Level 1 cache & TLB:
	CPU0: 146594678 level 1 data cache
	CPU1: 135070972 level 1 data cache
	CPU2: 189178641 level 1 data cache
	CPU3: 154828759 level 1 data cache

	CPU0: 140736369737248 level 1 instruct cache
	CPU1: 94542568329424 level 1 instruct cache
	CPU2: 140736369736992 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3375840 last level cache
	CPU1: 3015927 last level cache
	CPU2: 3029090 last level cache
	CPU3: 2929689 last level cache

	CPU0: 146594678 data TLB
	CPU1: 135081016 data TLB
	CPU2: 189156288 data TLB
	CPU3: 154831199 data TLB

	CPU0: 1092688 instruct TLB
	CPU1: 1481049 instruct TLB
	CPU2: 1402934 instruct TLB
	CPU3: 1175935 instruct TLB
HW Instruction Count:
	CPU0: Used 1476450031 instructions
	CPU1: Used 1770639326 instructions
	CPU2: Used 1996234709 instructions
	CPU3: Used 1996234709 instructions

Hardware misses:
	CPU0: 7612373 cache misses
	CPU1: 10651560 cache misses
	CPU2: 11096891 cache misses
	CPU3: 11096891 cache misses

	CPU0: 1818739 branch misses
	CPU1: 3139244 branch misses
	CPU2: 2873129 branch misses
	CPU3: 2763736 branch misses

Cache Read/Write:
	CPU0: 369091 cache reads
	CPU1: 3023195 cache reads
	CPU2: 22642071 cache reads
	CPU3: 7041849 cache reads

	CPU0: 1818739 cache writes
	CPU1: 3139244 cache writes
	CPU2: 2873129 cache writes
	CPU3: 2763736 cache writes

Level 1 cache & TLB:
	CPU0: 2452335 level 1 data cache
	CPU1: 2552921 level 1 data cache
	CPU2: 5695270 level 1 data cache
	CPU3: 5524425 level 1 data cache

	CPU0: 140720314860176 level 1 instruct cache
	CPU1: 94007129723088 level 1 instruct cache
	CPU2: 140720314859920 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 108018 last level cache
	CPU1: 174711 last level cache
	CPU2: 268336 last level cache
	CPU3: 184388 last level cache

	CPU0: 2452335 data TLB
	CPU1: 2552921 data TLB
	CPU2: 5695270 data TLB
	CPU3: 5524385 data TLB

	CPU0: 30140 instruct TLB
	CPU1: 31028 instruct TLB
	CPU2: 73840 instruct TLB
	CPU3: 49887 instruct TLB
HW Instruction Count:
	CPU0: Used 7789631 instructions
	CPU1: Used 37289069 instructions
	CPU2: Used 89637234 instructions
	CPU3: Used 89637234 instructions

Hardware misses:
	CPU0: 709322 cache misses
	CPU1: 1409088 cache misses
	CPU2: 2593325 cache misses
	CPU3: 2593325 cache misses

	CPU0: 84569 branch misses
	CPU1: 131457 branch misses
	CPU2: 293618 branch misses
	CPU3: 204445 branch misses

Cache Read/Write:
	CPU0: 1911269 cache reads
	CPU1: 4831266 cache reads
	CPU2: 4444392 cache reads
	CPU3: 6194811 cache reads

	CPU0: 84569 cache writes
	CPU1: 131457 cache writes
	CPU2: 293618 cache writes
	CPU3: 204445 cache writes

Level 1 cache & TLB:
	CPU0: 2391216 level 1 data cache
	CPU1: 4695846 level 1 data cache
	CPU2: 1691205 level 1 data cache
	CPU3: 22343100 level 1 data cache

	CPU0: 140731107752704 level 1 instruct cache
	CPU1: 93854356709584 level 1 instruct cache
	CPU2: 140731107752448 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 179785 last level cache
	CPU1: 100386 last level cache
	CPU2: 147849 last level cache
	CPU3: 560947 last level cache

	CPU0: 2391216 data TLB
	CPU1: 4695806 data TLB
	CPU2: 1691205 data TLB
	CPU3: 22343100 data TLB

	CPU0: 38499 instruct TLB
	CPU1: 35245 instruct TLB
	CPU2: 26962 instruct TLB
	CPU3: 71701 instruct TLB
HW Instruction Count:
	CPU0: Used 10948219 instructions
	CPU1: Used 15948007 instructions
	CPU2: Used 15634410 instructions
	CPU3: Used 15634410 instructions

Hardware misses:
	CPU0: 2571752 cache misses
	CPU1: 1403314 cache misses
	CPU2: 1382345 cache misses
	CPU3: 1382345 cache misses

	CPU0: 409435 branch misses
	CPU1: 136864 branch misses
	CPU2: 146382 branch misses
	CPU3: 288522 branch misses

Cache Read/Write:
	CPU0: 2241069 cache reads
	CPU1: 7704152 cache reads
	CPU2: 2997054 cache reads
	CPU3: 7481585 cache reads

	CPU0: 409435 cache writes
	CPU1: 136864 cache writes
	CPU2: 146382 cache writes
	CPU3: 288522 cache writes

Level 1 cache & TLB:
	CPU0: 2874924 level 1 data cache
	CPU1: 5418576 level 1 data cache
	CPU2: 1591070 level 1 data cache
	CPU3: 21839282 level 1 data cache

	CPU0: 140721313434768 level 1 instruct cache
	CPU1: 93952005710032 level 1 instruct cache
	CPU2: 140721313434512 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 228858 last level cache
	CPU1: 146945 last level cache
	CPU2: 89777 last level cache
	CPU3: 539576 last level cache

	CPU0: 2874924 data TLB
	CPU1: 5418576 data TLB
	CPU2: 1591070 data TLB
	CPU3: 21839242 data TLB

	CPU0: 42660 instruct TLB
	CPU1: 45198 instruct TLB
	CPU2: 23936 instruct TLB
	CPU3: 62784 instruct TLB
HW Instruction Count:
	CPU0: Used 15806153 instructions
	CPU1: Used 22091020 instructions
	CPU2: Used 38474100 instructions
	CPU3: Used 38474100 instructions

Hardware misses:
	CPU0: 1944127 cache misses
	CPU1: 1490632 cache misses
	CPU2: 2021865 cache misses
	CPU3: 2021865 cache misses

	CPU0: 201913 branch misses
	CPU1: 164343 branch misses
	CPU2: 207975 branch misses
	CPU3: 392464 branch misses

Cache Read/Write:
	CPU0: 1224516 cache reads
	CPU1: 1274164 cache reads
	CPU2: 7586082 cache reads
	CPU3: 9776520 cache reads

	CPU0: 201913 cache writes
	CPU1: 164343 cache writes
	CPU2: 207975 cache writes
	CPU3: 392464 cache writes

Level 1 cache & TLB:
	CPU0: 3568370 level 1 data cache
	CPU1: 2381005 level 1 data cache
	CPU2: 3564696 level 1 data cache
	CPU3: 23918621 level 1 data cache

	CPU0: 140732795176016 level 1 instruct cache
	CPU1: 94834878570704 level 1 instruct cache
	CPU2: 140732795175760 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 145745 last level cache
	CPU1: 180139 last level cache
	CPU2: 191880 last level cache
	CPU3: 598449 last level cache

	CPU0: 3568370 data TLB
	CPU1: 2380961 data TLB
	CPU2: 3564696 data TLB
	CPU3: 23918621 data TLB

	CPU0: 33525 instruct TLB
	CPU1: 27523 instruct TLB
	CPU2: 44190 instruct TLB
	CPU3: 80553 instruct TLB
HW Instruction Count:
	CPU0: Used 10912105 instructions
	CPU1: Used 27258982 instructions
	CPU2: Used 8862164 instructions
	CPU3: Used 8862164 instructions

Hardware misses:
	CPU0: 1340522 cache misses
	CPU1: 1586517 cache misses
	CPU2: 3219466 cache misses
	CPU3: 3219466 cache misses

	CPU0: 134884 branch misses
	CPU1: 190976 branch misses
	CPU2: 330056 branch misses
	CPU3: 87196 branch misses

Cache Read/Write:
	CPU0: 2248056 cache reads
	CPU1: 23330808 cache reads
	CPU2: 4137857 cache reads
	CPU3: 2123945 cache reads

	CPU0: 134884 cache writes
	CPU1: 190976 cache writes
	CPU2: 330056 cache writes
	CPU3: 87196 cache writes

Level 1 cache & TLB:
	CPU0: 5637092 level 1 data cache
	CPU1: 5481408 level 1 data cache
	CPU2: 2276946 level 1 data cache
	CPU3: 2596415 level 1 data cache

	CPU0: 140725017900784 level 1 instruct cache
	CPU1: 94363846484176 level 1 instruct cache
	CPU2: 140725017900528 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 302453 last level cache
	CPU1: 187546 last level cache
	CPU2: 137752 last level cache
	CPU3: 89936 last level cache

	CPU0: 5637092 data TLB
	CPU1: 5481408 data TLB
	CPU2: 2276946 data TLB
	CPU3: 2596375 data TLB

	CPU0: 61943 instruct TLB
	CPU1: 50049 instruct TLB
	CPU2: 30637 instruct TLB
	CPU3: 20696 instruct TLB
HW Instruction Count:
	CPU0: Used 5905345 instructions
	CPU1: Used 110163610 instructions
	CPU2: Used 31078943 instructions
	CPU3: Used 31078943 instructions

Hardware misses:
	CPU0: 1366668 cache misses
	CPU1: 3458167 cache misses
	CPU2: 826788 cache misses
	CPU3: 826788 cache misses

	CPU0: 134323 branch misses
	CPU1: 372532 branch misses
	CPU2: 92740 branch misses
	CPU3: 114318 branch misses

Cache Read/Write:
	CPU0: 12299730 cache reads
	CPU1: 23904635 cache reads
	CPU2: 61424110 cache reads
	CPU3: 13481182 cache reads

	CPU0: 134323 cache writes
	CPU1: 372532 cache writes
	CPU2: 92740 cache writes
	CPU3: 114318 cache writes

Level 1 cache & TLB:
	CPU0: 6169896 level 1 data cache
	CPU1: 1465758 level 1 data cache
	CPU2: 5395591 level 1 data cache
	CPU3: 4786656 level 1 data cache

	CPU0: 140731366195472 level 1 instruct cache
	CPU1: 93906443182288 level 1 instruct cache
	CPU2: 140731366195216 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 186737 last level cache
	CPU1: 101668 last level cache
	CPU2: 254015 last level cache
	CPU3: 193090 last level cache

	CPU0: 6169896 data TLB
	CPU1: 1465717 data TLB
	CPU2: 5392205 data TLB
	CPU3: 4786656 data TLB

	CPU0: 56275 instruct TLB
	CPU1: 18273 instruct TLB
	CPU2: 66614 instruct TLB
	CPU3: 45235 instruct TLB
HW Instruction Count:
	CPU0: Used 112054356 instructions
	CPU1: Used 4538496 instructions
	CPU2: Used 21541299 instructions
	CPU3: Used 21541299 instructions

Hardware misses:
	CPU0: 892756 cache misses
	CPU1: 1220843 cache misses
	CPU2: 1551115 cache misses
	CPU3: 1551115 cache misses

	CPU0: 111130 branch misses
	CPU1: 117231 branch misses
	CPU2: 186629 branch misses
	CPU3: 293322 branch misses

Cache Read/Write:
	CPU0: 1609301 cache reads
	CPU1: 2266780 cache reads
	CPU2: 7516922 cache reads
	CPU3: 19508176 cache reads

	CPU0: 111130 cache writes
	CPU1: 117231 cache writes
	CPU2: 186629 cache writes
	CPU3: 293322 cache writes

Level 1 cache & TLB:
	CPU0: 5689928 level 1 data cache
	CPU1: 715726 level 1 data cache
	CPU2: 4042063 level 1 data cache
	CPU3: 6061483 level 1 data cache

	CPU0: 140725747401680 level 1 instruct cache
	CPU1: 93910587580624 level 1 instruct cache
	CPU2: 140725747401424 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 119601 last level cache
	CPU1: 98634 last level cache
	CPU2: 234725 last level cache
	CPU3: 270816 last level cache

	CPU0: 5689928 data TLB
	CPU1: 715726 data TLB
	CPU2: 4042063 data TLB
	CPU3: 6061443 data TLB

	CPU0: 40148 instruct TLB
	CPU1: 19234 instruct TLB
	CPU2: 57902 instruct TLB
	CPU3: 58139 instruct TLB
HW Instruction Count:
	CPU0: Used 11937975 instructions
	CPU1: Used 45753710 instructions
	CPU2: Used 16791974 instructions
	CPU3: Used 16791974 instructions

Hardware misses:
	CPU0: 1111732 cache misses
	CPU1: 2276194 cache misses
	CPU2: 2983358 cache misses
	CPU3: 2983358 cache misses

	CPU0: 129451 branch misses
	CPU1: 378226 branch misses
	CPU2: 295811 branch misses
	CPU3: 154322 branch misses

Cache Read/Write:
	CPU0: 3234644 cache reads
	CPU1: 1050337 cache reads
	CPU2: 5747858 cache reads
	CPU3: 6210340 cache reads

	CPU0: 129451 cache writes
	CPU1: 378226 cache writes
	CPU2: 295811 cache writes
	CPU3: 154322 cache writes

Level 1 cache & TLB:
	CPU0: 2603198 level 1 data cache
	CPU1: 3641966 level 1 data cache
	CPU2: 19559557 level 1 data cache
	CPU3: 5109256 level 1 data cache

	CPU0: 140726048498368 level 1 instruct cache
	CPU1: 93864816472272 level 1 instruct cache
	CPU2: 140726048498112 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 163854 last level cache
	CPU1: 131114 last level cache
	CPU2: 472281 last level cache
	CPU3: 234130 last level cache

	CPU0: 2603198 data TLB
	CPU1: 3641925 data TLB
	CPU2: 19559557 data TLB
	CPU3: 5109256 data TLB

	CPU0: 34878 instruct TLB
	CPU1: 35082 instruct TLB
	CPU2: 37839 instruct TLB
	CPU3: 45602 instruct TLB
HW Instruction Count:
	CPU0: Used 25858524 instructions
	CPU1: Used 21143649 instructions
	CPU2: Used 32066396 instructions
	CPU3: Used 32066396 instructions

Hardware misses:
	CPU0: 2438305 cache misses
	CPU1: 890318 cache misses
	CPU2: 1446935 cache misses
	CPU3: 1446935 cache misses

	CPU0: 239351 branch misses
	CPU1: 90178 branch misses
	CPU2: 170623 branch misses
	CPU3: 458595 branch misses

Cache Read/Write:
	CPU0: 870822 cache reads
	CPU1: 1752179 cache reads
	CPU2: 5777804 cache reads
	CPU3: 9768134 cache reads

	CPU0: 239351 cache writes
	CPU1: 90178 cache writes
	CPU2: 170623 cache writes
	CPU3: 458595 cache writes

Level 1 cache & TLB:
	CPU0: 2201442 level 1 data cache
	CPU1: 6603788 level 1 data cache
	CPU2: 956142 level 1 data cache
	CPU3: 21849302 level 1 data cache

	CPU0: 140735270902560 level 1 instruct cache
	CPU1: 94069451825360 level 1 instruct cache
	CPU2: 140735270902304 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 177374 last level cache
	CPU1: 157356 last level cache
	CPU2: 100807 last level cache
	CPU3: 563858 last level cache

	CPU0: 2201442 data TLB
	CPU1: 6603788 data TLB
	CPU2: 956103 data TLB
	CPU3: 21849302 data TLB

	CPU0: 30595 instruct TLB
	CPU1: 56567 instruct TLB
	CPU2: 18182 instruct TLB
	CPU3: 53798 instruct TLB
HW Instruction Count:
	CPU0: Used 10924439 instructions
	CPU1: Used 36370731 instructions
	CPU2: Used 6305376 instructions
	CPU3: Used 6305376 instructions

Hardware misses:
	CPU0: 2115398 cache misses
	CPU1: 1274785 cache misses
	CPU2: 2898967 cache misses
	CPU3: 2898967 cache misses

	CPU0: 222104 branch misses
	CPU1: 146435 branch misses
	CPU2: 421481 branch misses
	CPU3: 174665 branch misses

Cache Read/Write:
	CPU0: 5448304 cache reads
	CPU1: 3464591 cache reads
	CPU2: 4716053 cache reads
	CPU3: 2142635 cache reads

	CPU0: 222104 cache writes
	CPU1: 146435 cache writes
	CPU2: 421481 cache writes
	CPU3: 174665 cache writes

Level 1 cache & TLB:
	CPU0: 5918310 level 1 data cache
	CPU1: 9236249 level 1 data cache
	CPU2: 1740423 level 1 data cache
	CPU3: 318786 level 1 data cache

	CPU0: 140723668333696 level 1 instruct cache
	CPU1: 93972890943696 level 1 instruct cache
	CPU2: 140723668333440 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 241780 last level cache
	CPU1: 320232 last level cache
	CPU2: 135428 last level cache
	CPU3: 56828 last level cache

	CPU0: 5918271 data TLB
	CPU1: 9236249 data TLB
	CPU2: 1740423 data TLB
	CPU3: 318786 data TLB

	CPU0: 63286 instruct TLB
	CPU1: 84020 instruct TLB
	CPU2: 22082 instruct TLB
	CPU3: 8409 instruct TLB
HW Instruction Count:
	CPU0: Used 16474325 instructions
	CPU1: Used 137417379 instructions
	CPU2: Used 35246159 instructions
	CPU3: Used 35246159 instructions

Hardware misses:
	CPU0: 738560 cache misses
	CPU1: 2054108 cache misses
	CPU2: 3122089 cache misses
	CPU3: 3122089 cache misses

	CPU0: 86548 branch misses
	CPU1: 257733 branch misses
	CPU2: 322527 branch misses
	CPU3: 138205 branch misses

Cache Read/Write:
	CPU0: 1748239 cache reads
	CPU1: 22477509 cache reads
	CPU2: 3517479 cache reads
	CPU3: 3858874 cache reads

	CPU0: 86548 cache writes
	CPU1: 257733 cache writes
	CPU2: 322527 cache writes
	CPU3: 138205 cache writes

Level 1 cache & TLB:
	CPU0: 6115324 level 1 data cache
	CPU1: 1656351 level 1 data cache
	CPU2: 7278863 level 1 data cache
	CPU3: 2881638 level 1 data cache

	CPU0: 140730975679632 level 1 instruct cache
	CPU1: 93951522734288 level 1 instruct cache
	CPU2: 140730975679376 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 211894 last level cache
	CPU1: 137069 last level cache
	CPU2: 260679 last level cache
	CPU3: 159658 last level cache

	CPU0: 6115324 data TLB
	CPU1: 1656351 data TLB
	CPU2: 7278825 data TLB
	CPU3: 2881638 data TLB

	CPU0: 42469 instruct TLB
	CPU1: 24780 instruct TLB
	CPU2: 58569 instruct TLB
	CPU3: 28163 instruct TLB
HW Instruction Count:
	CPU0: Used 16521775 instructions
	CPU1: Used 12835283 instructions
	CPU2: Used 102437140 instructions
	CPU3: Used 102437140 instructions

Hardware misses:
	CPU0: 1821034 cache misses
	CPU1: 3452588 cache misses
	CPU2: 1960934 cache misses
	CPU3: 1960934 cache misses

	CPU0: 210810 branch misses
	CPU1: 596215 branch misses
	CPU2: 260679 branch misses
	CPU3: 299039 branch misses

Cache Read/Write:
	CPU0: 3165429 cache reads
	CPU1: 1808376 cache reads
	CPU2: 26420769 cache reads
	CPU3: 2653912 cache reads

	CPU0: 210810 cache writes
	CPU1: 596215 cache writes
	CPU2: 260679 cache writes
	CPU3: 299039 cache writes

Level 1 cache & TLB:
	CPU0: 3461622 level 1 data cache
	CPU1: 751512 level 1 data cache
	CPU2: 11832618 level 1 data cache
	CPU3: 4979707 level 1 data cache

	CPU0: 140722116595568 level 1 instruct cache
	CPU1: 94076316586192 level 1 instruct cache
	CPU2: 140722116595312 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 255848 last level cache
	CPU1: 106617 last level cache
	CPU2: 166037 last level cache
	CPU3: 204728 last level cache

	CPU0: 3461622 data TLB
	CPU1: 751512 data TLB
	CPU2: 11832618 data TLB
	CPU3: 4979667 data TLB

	CPU0: 42016 instruct TLB
	CPU1: 15535 instruct TLB
	CPU2: 56237 instruct TLB
	CPU3: 60238 instruct TLB
HW Instruction Count:
	CPU0: Used 34604765 instructions
	CPU1: Used 7162310 instructions
	CPU2: Used 33647514 instructions
	CPU3: Used 33647514 instructions

Hardware misses:
	CPU0: 1693162 cache misses
	CPU1: 2132984 cache misses
	CPU2: 1272854 cache misses
	CPU3: 1272854 cache misses

	CPU0: 192139 branch misses
	CPU1: 204419 branch misses
	CPU2: 120614 branch misses
	CPU3: 199737 branch misses

Cache Read/Write:
	CPU0: 4479337 cache reads
	CPU1: 5111995 cache reads
	CPU2: 4437151 cache reads
	CPU3: 2053193 cache reads

	CPU0: 192139 cache writes
	CPU1: 204419 cache writes
	CPU2: 120614 cache writes
	CPU3: 199737 cache writes

Level 1 cache & TLB:
	CPU0: 20515481 level 1 data cache
	CPU1: 8010065 level 1 data cache
	CPU2: 16436873 level 1 data cache
	CPU3: 6860659 level 1 data cache

	CPU0: 140722421106752 level 1 instruct cache
	CPU1: 94607115473104 level 1 instruct cache
	CPU2: 140722421106496 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 526692 last level cache
	CPU1: 431874 last level cache
	CPU2: 531541 last level cache
	CPU3: 214493 last level cache

	CPU0: 20515481 data TLB
	CPU1: 8010023 data TLB
	CPU2: 16436873 data TLB
	CPU3: 6860659 data TLB

	CPU0: 48095 instruct TLB
	CPU1: 98000 instruct TLB
	CPU2: 135563 instruct TLB
	CPU3: 48947 instruct TLB
HW Instruction Count:
	CPU0: Used 24073269 instructions
	CPU1: Used 12372802 instructions
	CPU2: Used 41942574 instructions
	CPU3: Used 41942574 instructions

Hardware misses:
	CPU0: 1614127 cache misses
	CPU1: 1672511 cache misses
	CPU2: 2800512 cache misses
	CPU3: 2800512 cache misses

	CPU0: 179888 branch misses
	CPU1: 164506 branch misses
	CPU2: 437659 branch misses
	CPU3: 187605 branch misses

Cache Read/Write:
	CPU0: 2460193 cache reads
	CPU1: 3698347 cache reads
	CPU2: 5842582 cache reads
	CPU3: 3702620 cache reads

	CPU0: 179888 cache writes
	CPU1: 164506 cache writes
	CPU2: 437659 cache writes
	CPU3: 187605 cache writes

Level 1 cache & TLB:
	CPU0: 4110896 level 1 data cache
	CPU1: 3551444 level 1 data cache
	CPU2: 26107149 level 1 data cache
	CPU3: 1851022 level 1 data cache

	CPU0: 140726009755648 level 1 instruct cache
	CPU1: 93988085846224 level 1 instruct cache
	CPU2: 140726009755392 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 215097 last level cache
	CPU1: 204142 last level cache
	CPU2: 576818 last level cache
	CPU3: 93335 last level cache

	CPU0: 4112654 data TLB
	CPU1: 3552272 data TLB
	CPU2: 26107149 data TLB
	CPU3: 1850978 data TLB

	CPU0: 38597 instruct TLB
	CPU1: 46028 instruct TLB
	CPU2: 80761 instruct TLB
	CPU3: 16958 instruct TLB
HW Instruction Count:
	CPU0: Used 27034417 instructions
	CPU1: Used 12961168 instructions
	CPU2: Used 47464579 instructions
	CPU3: Used 47464579 instructions

Hardware misses:
	CPU0: 1007485 cache misses
	CPU1: 3642493 cache misses
	CPU2: 2077292 cache misses
	CPU3: 2077292 cache misses

	CPU0: 107941 branch misses
	CPU1: 494686 branch misses
	CPU2: 202210 branch misses
	CPU3: 164011 branch misses

Cache Read/Write:
	CPU0: 3594039 cache reads
	CPU1: 9964569 cache reads
	CPU2: 7119541 cache reads
	CPU3: 5214488 cache reads

	CPU0: 107941 cache writes
	CPU1: 494686 cache writes
	CPU2: 202210 cache writes
	CPU3: 164011 cache writes

Level 1 cache & TLB:
	CPU0: 387821 level 1 data cache
	CPU1: 6349966 level 1 data cache
	CPU2: 22278869 level 1 data cache
	CPU3: 2873031 level 1 data cache

	CPU0: 140722776349872 level 1 instruct cache
	CPU1: 93957357707472 level 1 instruct cache
	CPU2: 140722776349616 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 43877 last level cache
	CPU1: 239868 last level cache
	CPU2: 531425 last level cache
	CPU3: 182939 last level cache

	CPU0: 387821 data TLB
	CPU1: 6349966 data TLB
	CPU2: 22278828 data TLB
	CPU3: 2873031 data TLB

	CPU0: 5124 instruct TLB
	CPU1: 65899 instruct TLB
	CPU2: 62619 instruct TLB
	CPU3: 38697 instruct TLB
HW Instruction Count:
	CPU0: Used 36906332 instructions
	CPU1: Used 20809104 instructions
	CPU2: Used 27058597 instructions
	CPU3: Used 27058597 instructions

Hardware misses:
	CPU0: 2723761 cache misses
	CPU1: 2902223 cache misses
	CPU2: 7115590 cache misses
	CPU3: 7115590 cache misses

	CPU0: 361089 branch misses
	CPU1: 377397 branch misses
	CPU2: 816733 branch misses
	CPU3: 453502 branch misses

Cache Read/Write:
	CPU0: 27134807 cache reads
	CPU1: 5192924 cache reads
	CPU2: 14147496 cache reads
	CPU3: 65145140 cache reads

	CPU0: 361089 cache writes
	CPU1: 377397 cache writes
	CPU2: 816733 cache writes
	CPU3: 453502 cache writes

Level 1 cache & TLB:
	CPU0: 10940982 level 1 data cache
	CPU1: 4841691 level 1 data cache
	CPU2: 20658970 level 1 data cache
	CPU3: 14909950 level 1 data cache

	CPU0: 140734014652448 level 1 instruct cache
	CPU1: 94166550552784 level 1 instruct cache
	CPU2: 140734014652192 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 337246 last level cache
	CPU1: 270662 last level cache
	CPU2: 706239 last level cache
	CPU3: 480493 last level cache

	CPU0: 10940944 data TLB
	CPU1: 4841691 data TLB
	CPU2: 20658970 data TLB
	CPU3: 14909950 data TLB

	CPU0: 84518 instruct TLB
	CPU1: 63387 instruct TLB
	CPU2: 150356 instruct TLB
	CPU3: 97929 instruct TLB
HW Instruction Count:
	CPU0: Used 16786369 instructions
	CPU1: Used 21677567 instructions
	CPU2: Used 33729425 instructions
	CPU3: Used 33729425 instructions

Hardware misses:
	CPU0: 1657027 cache misses
	CPU1: 1963653 cache misses
	CPU2: 1584985 cache misses
	CPU3: 1584985 cache misses

	CPU0: 185475 branch misses
	CPU1: 197195 branch misses
	CPU2: 173364 branch misses
	CPU3: 156816 branch misses

Cache Read/Write:
	CPU0: 2189183 cache reads
	CPU1: 4204022 cache reads
	CPU2: 23740939 cache reads
	CPU3: 1623315 cache reads

	CPU0: 185475 cache writes
	CPU1: 197195 cache writes
	CPU2: 173364 cache writes
	CPU3: 156816 cache writes

Level 1 cache & TLB:
	CPU0: 3649685 level 1 data cache
	CPU1: 2622819 level 1 data cache
	CPU2: 3517065 level 1 data cache
	CPU3: 5293970 level 1 data cache

	CPU0: 140736573676880 level 1 instruct cache
	CPU1: 94232920633552 level 1 instruct cache
	CPU2: 140736573676624 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 178360 last level cache
	CPU1: 185491 last level cache
	CPU2: 203534 last level cache
	CPU3: 143088 last level cache

	CPU0: 3649685 data TLB
	CPU1: 2622819 data TLB
	CPU2: 3517025 data TLB
	CPU3: 5293970 data TLB

	CPU0: 38714 instruct TLB
	CPU1: 33352 instruct TLB
	CPU2: 49544 instruct TLB
	CPU3: 39474 instruct TLB
HW Instruction Count:
	CPU0: Used 7335526 instructions
	CPU1: Used 22071298 instructions
	CPU2: Used 16562093 instructions
	CPU3: Used 16562093 instructions

Hardware misses:
	CPU0: 1934954 cache misses
	CPU1: 993719 cache misses
	CPU2: 3053219 cache misses
	CPU3: 3053219 cache misses

	CPU0: 195838 branch misses
	CPU1: 127580 branch misses
	CPU2: 315370 branch misses
	CPU3: 96446 branch misses

Cache Read/Write:
	CPU0: 9441405 cache reads
	CPU1: 3595312 cache reads
	CPU2: 14837974 cache reads
	CPU3: 24203799 cache reads

	CPU0: 195838 cache writes
	CPU1: 127580 cache writes
	CPU2: 315370 cache writes
	CPU3: 96446 cache writes

Level 1 cache & TLB:
	CPU0: 5764119 level 1 data cache
	CPU1: 728918 level 1 data cache
	CPU2: 3203531 level 1 data cache
	CPU3: 8550377 level 1 data cache

	CPU0: 140734915622368 level 1 instruct cache
	CPU1: 94915608252624 level 1 instruct cache
	CPU2: 140734915622112 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 283334 last level cache
	CPU1: 90764 last level cache
	CPU2: 168842 last level cache
	CPU3: 208361 last level cache

	CPU0: 5764119 data TLB
	CPU1: 728878 data TLB
	CPU2: 3203531 data TLB
	CPU3: 8550377 data TLB

	CPU0: 69718 instruct TLB
	CPU1: 11557 instruct TLB
	CPU2: 45544 instruct TLB
	CPU3: 71937 instruct TLB
HW Instruction Count:
	CPU0: Used 91978277 instructions
	CPU1: Used 10335288 instructions
	CPU2: Used 32017969 instructions
	CPU3: Used 32017969 instructions

Hardware misses:
	CPU0: 1722793 cache misses
	CPU1: 1963703 cache misses
	CPU2: 1017857 cache misses
	CPU3: 1017857 cache misses

	CPU0: 205308 branch misses
	CPU1: 214973 branch misses
	CPU2: 102424 branch misses
	CPU3: 202976 branch misses

Cache Read/Write:
	CPU0: 5066386 cache reads
	CPU1: 3613244 cache reads
	CPU2: 3677565 cache reads
	CPU3: 19314135 cache reads

	CPU0: 205308 cache writes
	CPU1: 214973 cache writes
	CPU2: 102424 cache writes
	CPU3: 202976 cache writes

Level 1 cache & TLB:
	CPU0: 2728838 level 1 data cache
	CPU1: 1460539 level 1 data cache
	CPU2: 7249651 level 1 data cache
	CPU3: 4890888 level 1 data cache

	CPU0: 140721178472720 level 1 instruct cache
	CPU1: 94603683860688 level 1 instruct cache
	CPU2: 140721178472464 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 163662 last level cache
	CPU1: 94926 last level cache
	CPU2: 287330 last level cache
	CPU3: 211702 last level cache

	CPU0: 2728838 data TLB
	CPU1: 1460497 data TLB
	CPU2: 7249651 data TLB
	CPU3: 4890888 data TLB

	CPU0: 29989 instruct TLB
	CPU1: 17549 instruct TLB
	CPU2: 90343 instruct TLB
	CPU3: 47130 instruct TLB
HW Instruction Count:
	CPU0: Used 9679923 instructions
	CPU1: Used 5458253 instructions
	CPU2: Used 45011454 instructions
	CPU3: Used 45011454 instructions

Hardware misses:
	CPU0: 1815835 cache misses
	CPU1: 1906336 cache misses
	CPU2: 2574834 cache misses
	CPU3: 2574834 cache misses

	CPU0: 203951 branch misses
	CPU1: 189368 branch misses
	CPU2: 404047 branch misses
	CPU3: 152876 branch misses

Cache Read/Write:
	CPU0: 1156154 cache reads
	CPU1: 8517611 cache reads
	CPU2: 5042859 cache reads
	CPU3: 671256 cache reads

	CPU0: 203951 cache writes
	CPU1: 189368 cache writes
	CPU2: 404047 cache writes
	CPU3: 152876 cache writes

Level 1 cache & TLB:
	CPU0: 1685921 level 1 data cache
	CPU1: 3744481 level 1 data cache
	CPU2: 24302625 level 1 data cache
	CPU3: 1822353 level 1 data cache

	CPU0: 140722273860560 level 1 instruct cache
	CPU1: 93991115219152 level 1 instruct cache
	CPU2: 140722273860304 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 133022 last level cache
	CPU1: 218349 last level cache
	CPU2: 548883 last level cache
	CPU3: 122285 last level cache

	CPU0: 1685921 data TLB
	CPU1: 3744481 data TLB
	CPU2: 24302625 data TLB
	CPU3: 1822310 data TLB

	CPU0: 18552 instruct TLB
	CPU1: 51645 instruct TLB
	CPU2: 72019 instruct TLB
	CPU3: 22938 instruct TLB
HW Instruction Count:
	CPU0: Used 12899435 instructions
	CPU1: Used 30330937 instructions
	CPU2: Used 81367082 instructions
	CPU3: Used 81367082 instructions

Hardware misses:
	CPU0: 1917276 cache misses
	CPU1: 1612077 cache misses
	CPU2: 3198436 cache misses
	CPU3: 3198436 cache misses

	CPU0: 199550 branch misses
	CPU1: 167837 branch misses
	CPU2: 472347 branch misses
	CPU3: 150084 branch misses

Cache Read/Write:
	CPU0: 10647161 cache reads
	CPU1: 11329757 cache reads
	CPU2: 23993331 cache reads
	CPU3: 35448347 cache reads

	CPU0: 199550 cache writes
	CPU1: 167837 cache writes
	CPU2: 472347 cache writes
	CPU3: 150084 cache writes

Level 1 cache & TLB:
	CPU0: 4275271 level 1 data cache
	CPU1: 6212863 level 1 data cache
	CPU2: 3150876 level 1 data cache
	CPU3: 18388545 level 1 data cache

	CPU0: 140725024250656 level 1 instruct cache
	CPU1: 94353928560848 level 1 instruct cache
	CPU2: 140725024250400 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 220091 last level cache
	CPU1: 198397 last level cache
	CPU2: 145998 last level cache
	CPU3: 434835 last level cache

	CPU0: 4275271 data TLB
	CPU1: 6212863 data TLB
	CPU2: 3150837 data TLB
	CPU3: 18388545 data TLB

	CPU0: 47331 instruct TLB
	CPU1: 65238 instruct TLB
	CPU2: 37092 instruct TLB
	CPU3: 27419 instruct TLB
HW Instruction Count:
	CPU0: Used 14906029 instructions
	CPU1: Used 21695276 instructions
	CPU2: Used 21420881 instructions
	CPU3: Used 21420881 instructions

Hardware misses:
	CPU0: 1539701 cache misses
	CPU1: 1638508 cache misses
	CPU2: 2627685 cache misses
	CPU3: 2627685 cache misses

	CPU0: 200032 branch misses
	CPU1: 165479 branch misses
	CPU2: 390640 branch misses
	CPU3: 1272555 branch misses

Cache Read/Write:
	CPU0: 3304637 cache reads
	CPU1: 986440 cache reads
	CPU2: 5466084 cache reads
	CPU3: 6181839 cache reads

	CPU0: 200032 cache writes
	CPU1: 165479 cache writes
	CPU2: 390640 cache writes
	CPU3: 1272555 cache writes

Level 1 cache & TLB:
	CPU0: 5410150 level 1 data cache
	CPU1: 4815772 level 1 data cache
	CPU2: 28381501 level 1 data cache
	CPU3: 19310203 level 1 data cache

	CPU0: 140734631310256 level 1 instruct cache
	CPU1: 94764801282256 level 1 instruct cache
	CPU2: 140734631310000 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 178614 last level cache
	CPU1: 198539 last level cache
	CPU2: 1451375 last level cache
	CPU3: 901101 last level cache

	CPU0: 5410150 data TLB
	CPU1: 4815733 data TLB
	CPU2: 28394043 data TLB
	CPU3: 19310472 data TLB

	CPU0: 44075 instruct TLB
	CPU1: 31337 instruct TLB
	CPU2: 400350 instruct TLB
	CPU3: 229759 instruct TLB
HW Instruction Count:
	CPU0: Used 40646206 instructions
	CPU1: Used 12680311 instructions
	CPU2: Used 106643191 instructions
	CPU3: Used 106643191 instructions

Hardware misses:
	CPU0: 2545986 cache misses
	CPU1: 1734221 cache misses
	CPU2: 802347 cache misses
	CPU3: 802347 cache misses

	CPU0: 269251 branch misses
	CPU1: 183118 branch misses
	CPU2: 91325 branch misses
	CPU3: 244716 branch misses

Cache Read/Write:
	CPU0: 1510637 cache reads
	CPU1: 6227556 cache reads
	CPU2: 1375404 cache reads
	CPU3: 21853836 cache reads

	CPU0: 269251 cache writes
	CPU1: 183118 cache writes
	CPU2: 91325 cache writes
	CPU3: 244716 cache writes

Level 1 cache & TLB:
	CPU0: 735282 level 1 data cache
	CPU1: 2819617 level 1 data cache
	CPU2: 4323393 level 1 data cache
	CPU3: 7826137 level 1 data cache

	CPU0: 140723221742288 level 1 instruct cache
	CPU1: 94696419082448 level 1 instruct cache
	CPU2: 140723221742032 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 92280 last level cache
	CPU1: 133627 last level cache
	CPU2: 231915 last level cache
	CPU3: 238506 last level cache

	CPU0: 735282 data TLB
	CPU1: 2819575 data TLB
	CPU2: 4323393 data TLB
	CPU3: 7826137 data TLB

	CPU0: 16355 instruct TLB
	CPU1: 29713 instruct TLB
	CPU2: 48394 instruct TLB
	CPU3: 74108 instruct TLB
HW Instruction Count:
	CPU0: Used 4682401 instructions
	CPU1: Used 6786436 instructions
	CPU2: Used 37994311 instructions
	CPU3: Used 37994311 instructions

Hardware misses:
	CPU0: 1085392 cache misses
	CPU1: 1006568 cache misses
	CPU2: 1313639 cache misses
	CPU3: 1313639 cache misses

	CPU0: 148538 branch misses
	CPU1: 114267 branch misses
	CPU2: 164045 branch misses
	CPU3: 394283 branch misses

Cache Read/Write:
	CPU0: 13537705 cache reads
	CPU1: 5125777 cache reads
	CPU2: 3406232 cache reads
	CPU3: 21067533 cache reads

	CPU0: 148538 cache writes
	CPU1: 114267 cache writes
	CPU2: 164045 cache writes
	CPU3: 394283 cache writes

Level 1 cache & TLB:
	CPU0: 5723626 level 1 data cache
	CPU1: 3193869 level 1 data cache
	CPU2: 1957512 level 1 data cache
	CPU3: 4777447 level 1 data cache

	CPU0: 140734947682640 level 1 instruct cache
	CPU1: 93996478447824 level 1 instruct cache
	CPU2: 140734947682384 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 158197 last level cache
	CPU1: 161226 last level cache
	CPU2: 205143 last level cache
	CPU3: 183117 last level cache

	CPU0: 5724867 data TLB
	CPU1: 3193826 data TLB
	CPU2: 1957512 data TLB
	CPU3: 4777447 data TLB

	CPU0: 59041 instruct TLB
	CPU1: 34954 instruct TLB
	CPU2: 31998 instruct TLB
	CPU3: 43987 instruct TLB
HW Instruction Count:
	CPU0: Used 23749410 instructions
	CPU1: Used 10405402 instructions
	CPU2: Used 11927119 instructions
	CPU3: Used 11927119 instructions

Hardware misses:
	CPU0: 964159 cache misses
	CPU1: 1053301 cache misses
	CPU2: 3434336 cache misses
	CPU3: 3434336 cache misses

	CPU0: 119993 branch misses
	CPU1: 105371 branch misses
	CPU2: 331559 branch misses
	CPU3: 154171 branch misses

Cache Read/Write:
	CPU0: 1407219 cache reads
	CPU1: 3743729 cache reads
	CPU2: 3887145 cache reads
	CPU3: 22651806 cache reads

	CPU0: 119993 cache writes
	CPU1: 105371 cache writes
	CPU2: 331559 cache writes
	CPU3: 154171 cache writes

Level 1 cache & TLB:
	CPU0: 200668773 level 1 data cache
	CPU1: 397000090 level 1 data cache
	CPU2: 648301678 level 1 data cache
	CPU3: 375628922 level 1 data cache

	CPU0: 140730839445488 level 1 instruct cache
	CPU1: 94838962757840 level 1 instruct cache
	CPU2: 140730839445232 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3939768 last level cache
	CPU1: 5324541 last level cache
	CPU2: 5554676 last level cache
	CPU3: 5986249 last level cache

	CPU0: 200663974 data TLB
	CPU1: 397000090 data TLB
	CPU2: 648301642 data TLB
	CPU3: 375651870 data TLB

	CPU0: 1623468 instruct TLB
	CPU1: 2234028 instruct TLB
	CPU2: 2531295 instruct TLB
	CPU3: 2927577 instruct TLB
HW Instruction Count:
	CPU0: Used 321858592 instructions
	CPU1: Used 348950593 instructions
	CPU2: Used 343118473 instructions
	CPU3: Used 343118473 instructions

Hardware misses:
	CPU0: 3257820 cache misses
	CPU1: 1663633 cache misses
	CPU2: 1421073 cache misses
	CPU3: 1421073 cache misses

	CPU0: 473904 branch misses
	CPU1: 164056 branch misses
	CPU2: 148988 branch misses
	CPU3: 182579 branch misses

Cache Read/Write:
	CPU0: 4707342 cache reads
	CPU1: 4746287 cache reads
	CPU2: 1639980 cache reads
	CPU3: 3680028 cache reads

	CPU0: 473904 cache writes
	CPU1: 164056 cache writes
	CPU2: 148988 cache writes
	CPU3: 182579 cache writes

Level 1 cache & TLB:
	CPU0: 21181413 level 1 data cache
	CPU1: 2855192 level 1 data cache
	CPU2: 6407542 level 1 data cache
	CPU3: 2501339 level 1 data cache

	CPU0: 140736611034576 level 1 instruct cache
	CPU1: 94677792104656 level 1 instruct cache
	CPU2: 140736611034320 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 502912 last level cache
	CPU1: 133959 last level cache
	CPU2: 212749 last level cache
	CPU3: 192999 last level cache

	CPU0: 21181413 data TLB
	CPU1: 2855192 data TLB
	CPU2: 6407503 data TLB
	CPU3: 2501339 data TLB

	CPU0: 52500 instruct TLB
	CPU1: 38623 instruct TLB
	CPU2: 62161 instruct TLB
	CPU3: 34125 instruct TLB
HW Instruction Count:
	CPU0: Used 11887595 instructions
	CPU1: Used 46326376 instructions
	CPU2: Used 37404347 instructions
	CPU3: Used 37404347 instructions

Hardware misses:
	CPU0: 1823989 cache misses
	CPU1: 2056145 cache misses
	CPU2: 2699647 cache misses
	CPU3: 2699647 cache misses

	CPU0: 187491 branch misses
	CPU1: 198885 branch misses
	CPU2: 425970 branch misses
	CPU3: 247588 branch misses

Cache Read/Write:
	CPU0: 7709312 cache reads
	CPU1: 5043941 cache reads
	CPU2: 5586145 cache reads
	CPU3: 5684104 cache reads

	CPU0: 187491 cache writes
	CPU1: 198885 cache writes
	CPU2: 425970 cache writes
	CPU3: 247588 cache writes

Level 1 cache & TLB:
	CPU0: 5497310 level 1 data cache
	CPU1: 4261891 level 1 data cache
	CPU2: 19223367 level 1 data cache
	CPU3: 4618351 level 1 data cache

	CPU0: 140727378106336 level 1 instruct cache
	CPU1: 94270903316688 level 1 instruct cache
	CPU2: 140727378106080 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 120663 last level cache
	CPU1: 160075 last level cache
	CPU2: 574742 last level cache
	CPU3: 216966 last level cache

	CPU0: 5497310 data TLB
	CPU1: 4261847 data TLB
	CPU2: 19223367 data TLB
	CPU3: 4618351 data TLB

	CPU0: 37886 instruct TLB
	CPU1: 35919 instruct TLB
	CPU2: 47453 instruct TLB
	CPU3: 54926 instruct TLB
HW Instruction Count:
	CPU0: Used 23719972 instructions
	CPU1: Used 13413367 instructions
	CPU2: Used 16377429 instructions
	CPU3: Used 16377429 instructions

Hardware misses:
	CPU0: 1175520 cache misses
	CPU1: 1072558 cache misses
	CPU2: 2679830 cache misses
	CPU3: 2679830 cache misses

	CPU0: 126476 branch misses
	CPU1: 110341 branch misses
	CPU2: 296270 branch misses
	CPU3: 427296 branch misses

Cache Read/Write:
	CPU0: 6432893 cache reads
	CPU1: 4452845 cache reads
	CPU2: 3638071 cache reads
	CPU3: 6693482 cache reads

	CPU0: 126476 cache writes
	CPU1: 110341 cache writes
	CPU2: 296270 cache writes
	CPU3: 427296 cache writes

Level 1 cache & TLB:
	CPU0: 7292671 level 1 data cache
	CPU1: 18302235 level 1 data cache
	CPU2: 1866178 level 1 data cache
	CPU3: 2677518 level 1 data cache

	CPU0: 140730661300560 level 1 instruct cache
	CPU1: 93892299464912 level 1 instruct cache
	CPU2: 140730661300304 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 216720 last level cache
	CPU1: 759493 last level cache
	CPU2: 119158 last level cache
	CPU3: 121998 last level cache

	CPU0: 7292671 data TLB
	CPU1: 18302235 data TLB
	CPU2: 1866178 data TLB
	CPU3: 2677479 data TLB

	CPU0: 48927 instruct TLB
	CPU1: 189939 instruct TLB
	CPU2: 15979 instruct TLB
	CPU3: 26066 instruct TLB
HW Instruction Count:
	CPU0: Used 111900661 instructions
	CPU1: Used 29025262 instructions
	CPU2: Used 16516360 instructions
	CPU3: Used 16516360 instructions

Hardware misses:
	CPU0: 984105 cache misses
	CPU1: 1688448 cache misses
	CPU2: 1936561 cache misses
	CPU3: 1936561 cache misses

	CPU0: 135028 branch misses
	CPU1: 164345 branch misses
	CPU2: 218484 branch misses
	CPU3: 215024 branch misses

Cache Read/Write:
	CPU0: 21502163 cache reads
	CPU1: 4764301 cache reads
	CPU2: 3298580 cache reads
	CPU3: 1478840 cache reads

	CPU0: 135028 cache writes
	CPU1: 164345 cache writes
	CPU2: 218484 cache writes
	CPU3: 215024 cache writes

Level 1 cache & TLB:
	CPU0: 592650 level 1 data cache
	CPU1: 7047248 level 1 data cache
	CPU2: 3450710 level 1 data cache
	CPU3: 4421775 level 1 data cache

	CPU0: 140726974733072 level 1 instruct cache
	CPU1: 94138569351376 level 1 instruct cache
	CPU2: 140726974732816 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 84305 last level cache
	CPU1: 160509 last level cache
	CPU2: 252336 last level cache
	CPU3: 155872 last level cache

	CPU0: 592609 data TLB
	CPU1: 7047248 data TLB
	CPU2: 3450710 data TLB
	CPU3: 4421775 data TLB

	CPU0: 18734 instruct TLB
	CPU1: 65309 instruct TLB
	CPU2: 51405 instruct TLB
	CPU3: 35959 instruct TLB
HW Instruction Count:
	CPU0: Used 4218594 instructions
	CPU1: Used 25504133 instructions
	CPU2: Used 18992808 instructions
	CPU3: Used 18992808 instructions

Hardware misses:
	CPU0: 1273562 cache misses
	CPU1: 2728779 cache misses
	CPU2: 1545569 cache misses
	CPU3: 1545569 cache misses

	CPU0: 130663 branch misses
	CPU1: 262026 branch misses
	CPU2: 167462 branch misses
	CPU3: 164581 branch misses

Cache Read/Write:
	CPU0: 6934891 cache reads
	CPU1: 21979145 cache reads
	CPU2: 3265468 cache reads
	CPU3: 2616913 cache reads

	CPU0: 130663 cache writes
	CPU1: 262026 cache writes
	CPU2: 167462 cache writes
	CPU3: 164581 cache writes

Level 1 cache & TLB:
	CPU0: 4998755 level 1 data cache
	CPU1: 6313865 level 1 data cache
	CPU2: 2544083 level 1 data cache
	CPU3: 1729471 level 1 data cache

	CPU0: 140721207715664 level 1 instruct cache
	CPU1: 94326295466192 level 1 instruct cache
	CPU2: 140721207715408 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 126723 last level cache
	CPU1: 228497 last level cache
	CPU2: 200455 last level cache
	CPU3: 144821 last level cache

	CPU0: 4998755 data TLB
	CPU1: 6313865 data TLB
	CPU2: 2544043 data TLB
	CPU3: 1729471 data TLB

	CPU0: 39665 instruct TLB
	CPU1: 56917 instruct TLB
	CPU2: 36000 instruct TLB
	CPU3: 25741 instruct TLB
HW Instruction Count:
	CPU0: Used 25128292 instructions
	CPU1: Used 10461252 instructions
	CPU2: Used 11346562 instructions
	CPU3: Used 11346562 instructions

Hardware misses:
	CPU0: 1121783 cache misses
	CPU1: 1418873 cache misses
	CPU2: 1124149 cache misses
	CPU3: 1124149 cache misses

	CPU0: 125669 branch misses
	CPU1: 140492 branch misses
	CPU2: 109854 branch misses
	CPU3: 350594 branch misses

Cache Read/Write:
	CPU0: 8594870 cache reads
	CPU1: 4073321 cache reads
	CPU2: 16465864 cache reads
	CPU3: 2376339 cache reads

	CPU0: 125669 cache writes
	CPU1: 140492 cache writes
	CPU2: 109854 cache writes
	CPU3: 350594 cache writes

Level 1 cache & TLB:
	CPU0: 6431813 level 1 data cache
	CPU1: 5459279 level 1 data cache
	CPU2: 7271834 level 1 data cache
	CPU3: 476239 level 1 data cache

	CPU0: 140725649995168 level 1 instruct cache
	CPU1: 94686514127056 level 1 instruct cache
	CPU2: 140725649994912 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 171817 last level cache
	CPU1: 227023 last level cache
	CPU2: 319631 last level cache
	CPU3: 66633 last level cache

	CPU0: 6431773 data TLB
	CPU1: 5459279 data TLB
	CPU2: 7271834 data TLB
	CPU3: 476239 data TLB

	CPU0: 41177 instruct TLB
	CPU1: 66290 instruct TLB
	CPU2: 71446 instruct TLB
	CPU3: 9252 instruct TLB
HW Instruction Count:
	CPU0: Used 30983835 instructions
	CPU1: Used 32777284 instructions
	CPU2: Used 22383976 instructions
	CPU3: Used 22383976 instructions

Hardware misses:
	CPU0: 2669651 cache misses
	CPU1: 3592004 cache misses
	CPU2: 536162 cache misses
	CPU3: 536162 cache misses

	CPU0: 434275 branch misses
	CPU1: 356841 branch misses
	CPU2: 53613 branch misses
	CPU3: 120328 branch misses

Cache Read/Write:
	CPU0: 5255393 cache reads
	CPU1: 2785082 cache reads
	CPU2: 3597966 cache reads
	CPU3: 2896127 cache reads

	CPU0: 434275 cache writes
	CPU1: 356841 cache writes
	CPU2: 53613 cache writes
	CPU3: 120328 cache writes

Level 1 cache & TLB:
	CPU0: 20067008 level 1 data cache
	CPU1: 4968443 level 1 data cache
	CPU2: 4354735 level 1 data cache
	CPU3: 2593154 level 1 data cache

	CPU0: 140734058321968 level 1 instruct cache
	CPU1: 94024448712912 level 1 instruct cache
	CPU2: 140734058321712 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 502650 last level cache
	CPU1: 151162 last level cache
	CPU2: 199398 last level cache
	CPU3: 179692 last level cache

	CPU0: 20067008 data TLB
	CPU1: 4968402 data TLB
	CPU2: 4354735 data TLB
	CPU3: 2593154 data TLB

	CPU0: 45013 instruct TLB
	CPU1: 47394 instruct TLB
	CPU2: 46952 instruct TLB
	CPU3: 38986 instruct TLB
HW Instruction Count:
	CPU0: Used 17400172 instructions
	CPU1: Used 25488852 instructions
	CPU2: Used 41271376 instructions
	CPU3: Used 41271376 instructions

Hardware misses:
	CPU0: 1542470 cache misses
	CPU1: 2115708 cache misses
	CPU2: 1525066 cache misses
	CPU3: 1525066 cache misses

	CPU0: 167574 branch misses
	CPU1: 225372 branch misses
	CPU2: 149776 branch misses
	CPU3: 408840 branch misses

Cache Read/Write:
	CPU0: 9926386 cache reads
	CPU1: 8934655 cache reads
	CPU2: 4633591 cache reads
	CPU3: 6055022 cache reads

	CPU0: 167574 cache writes
	CPU1: 225372 cache writes
	CPU2: 149776 cache writes
	CPU3: 408840 cache writes

Level 1 cache & TLB:
	CPU0: 21507971 level 1 data cache
	CPU1: 1638210 level 1 data cache
	CPU2: 1946741 level 1 data cache
	CPU3: 9078352 level 1 data cache

	CPU0: 140726138943568 level 1 instruct cache
	CPU1: 94663115055312 level 1 instruct cache
	CPU2: 140726138943312 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 595289 last level cache
	CPU1: 112168 last level cache
	CPU2: 137082 last level cache
	CPU3: 228463 last level cache

	CPU0: 21511709 data TLB
	CPU1: 1638210 data TLB
	CPU2: 1943463 data TLB
	CPU3: 9078311 data TLB

	CPU0: 62588 instruct TLB
	CPU1: 17615 instruct TLB
	CPU2: 28973 instruct TLB
	CPU3: 92382 instruct TLB
HW Instruction Count:
	CPU0: Used 23927871 instructions
	CPU1: Used 41136842 instructions
	CPU2: Used 15274168 instructions
	CPU3: Used 15274168 instructions

Hardware misses:
	CPU0: 2217706 cache misses
	CPU1: 2031358 cache misses
	CPU2: 2135761 cache misses
	CPU3: 2135761 cache misses

	CPU0: 361656 branch misses
	CPU1: 219260 branch misses
	CPU2: 221854 branch misses
	CPU3: 166642 branch misses

Cache Read/Write:
	CPU0: 4651627 cache reads
	CPU1: 2871828 cache reads
	CPU2: 2804295 cache reads
	CPU3: 4936412 cache reads

	CPU0: 361656 cache writes
	CPU1: 219260 cache writes
	CPU2: 221854 cache writes
	CPU3: 166642 cache writes

Level 1 cache & TLB:
	CPU0: 521493 level 1 data cache
	CPU1: 7889376 level 1 data cache
	CPU2: 4145387 level 1 data cache
	CPU3: 2500583 level 1 data cache

	CPU0: 140725238099376 level 1 instruct cache
	CPU1: 94372991135952 level 1 instruct cache
	CPU2: 140725238099120 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 66868 last level cache
	CPU1: 326698 last level cache
	CPU2: 190630 last level cache
	CPU3: 139748 last level cache

	CPU0: 521493 data TLB
	CPU1: 7889338 data TLB
	CPU2: 4147120 data TLB
	CPU3: 2500583 data TLB

	CPU0: 6111 instruct TLB
	CPU1: 84482 instruct TLB
	CPU2: 42051 instruct TLB
	CPU3: 32253 instruct TLB
HW Instruction Count:
	CPU0: Used 15267161 instructions
	CPU1: Used 18852150 instructions
	CPU2: Used 78609952 instructions
	CPU3: Used 78609952 instructions

Hardware misses:
	CPU0: 764998 cache misses
	CPU1: 3003922 cache misses
	CPU2: 1148504 cache misses
	CPU3: 1148504 cache misses

	CPU0: 69657 branch misses
	CPU1: 294556 branch misses
	CPU2: 119251 branch misses
	CPU3: 238456 branch misses

Cache Read/Write:
	CPU0: 3900623 cache reads
	CPU1: 2975847 cache reads
	CPU2: 1953739 cache reads
	CPU3: 23572344 cache reads

	CPU0: 69657 cache writes
	CPU1: 294556 cache writes
	CPU2: 119251 cache writes
	CPU3: 238456 cache writes

Level 1 cache & TLB:
	CPU0: 6508473 level 1 data cache
	CPU1: 1674347 level 1 data cache
	CPU2: 1870203 level 1 data cache
	CPU3: 7082466 level 1 data cache

	CPU0: 140722971299056 level 1 instruct cache
	CPU1: 94021900062928 level 1 instruct cache
	CPU2: 140722971298800 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 261822 last level cache
	CPU1: 160773 last level cache
	CPU2: 102990 last level cache
	CPU3: 191189 last level cache

	CPU0: 6508473 data TLB
	CPU1: 1674305 data TLB
	CPU2: 1870203 data TLB
	CPU3: 7082466 data TLB

	CPU0: 63107 instruct TLB
	CPU1: 22165 instruct TLB
	CPU2: 17828 instruct TLB
	CPU3: 65653 instruct TLB
HW Instruction Count:
	CPU0: Used 11026778 instructions
	CPU1: Used 13230395 instructions
	CPU2: Used 39136316 instructions
	CPU3: Used 39136316 instructions

Hardware misses:
	CPU0: 1422096 cache misses
	CPU1: 1104803 cache misses
	CPU2: 2367826 cache misses
	CPU3: 2367826 cache misses

	CPU0: 182872 branch misses
	CPU1: 117250 branch misses
	CPU2: 248717 branch misses
	CPU3: 144648 branch misses

Cache Read/Write:
	CPU0: 38920096 cache reads
	CPU1: 9793005 cache reads
	CPU2: 18784345 cache reads
	CPU3: 30333896 cache reads

	CPU0: 182872 cache writes
	CPU1: 117250 cache writes
	CPU2: 248717 cache writes
	CPU3: 144648 cache writes

Level 1 cache & TLB:
	CPU0: 3916959 level 1 data cache
	CPU1: 3918521 level 1 data cache
	CPU2: 2238002 level 1 data cache
	CPU3: 5675472 level 1 data cache

	CPU0: 140732437261424 level 1 instruct cache
	CPU1: 94471638102224 level 1 instruct cache
	CPU2: 140732437261168 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 159467 last level cache
	CPU1: 209345 last level cache
	CPU2: 171134 last level cache
	CPU3: 158244 last level cache

	CPU0: 3916929 data TLB
	CPU1: 3918521 data TLB
	CPU2: 2237964 data TLB
	CPU3: 5670353 data TLB

	CPU0: 46569 instruct TLB
	CPU1: 42104 instruct TLB
	CPU2: 27112 instruct TLB
	CPU3: 47377 instruct TLB
HW Instruction Count:
	CPU0: Used 76476776 instructions
	CPU1: Used 18120558 instructions
	CPU2: Used 33869725 instructions
	CPU3: Used 33869725 instructions

Hardware misses:
	CPU0: 1089924 cache misses
	CPU1: 599565 cache misses
	CPU2: 3385892 cache misses
	CPU3: 3385892 cache misses

	CPU0: 143812 branch misses
	CPU1: 77676 branch misses
	CPU2: 320947 branch misses
	CPU3: 177836 branch misses

Cache Read/Write:
	CPU0: 19971343 cache reads
	CPU1: 3158627 cache reads
	CPU2: 4346649 cache reads
	CPU3: 3882806 cache reads

	CPU0: 143812 cache writes
	CPU1: 77676 cache writes
	CPU2: 320947 cache writes
	CPU3: 177836 cache writes

Level 1 cache & TLB:
	CPU0: 3948095 level 1 data cache
	CPU1: 397692 level 1 data cache
	CPU2: 4751909 level 1 data cache
	CPU3: 6382977 level 1 data cache

	CPU0: 140723291327200 level 1 instruct cache
	CPU1: 93971003089104 level 1 instruct cache
	CPU2: 140723291326944 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 204485 last level cache
	CPU1: 49853 last level cache
	CPU2: 192926 last level cache
	CPU3: 268549 last level cache

	CPU0: 3948095 data TLB
	CPU1: 397692 data TLB
	CPU2: 4751909 data TLB
	CPU3: 6382937 data TLB

	CPU0: 48211 instruct TLB
	CPU1: 7465 instruct TLB
	CPU2: 49156 instruct TLB
	CPU3: 73686 instruct TLB
HW Instruction Count:
	CPU0: Used 17974953 instructions
	CPU1: Used 6948814 instructions
	CPU2: Used 35945356 instructions
	CPU3: Used 35945356 instructions

Hardware misses:
	CPU0: 1119156 cache misses
	CPU1: 2713067 cache misses
	CPU2: 2574264 cache misses
	CPU3: 2574264 cache misses

	CPU0: 116714 branch misses
	CPU1: 413218 branch misses
	CPU2: 247868 branch misses
	CPU3: 179514 branch misses

Cache Read/Write:
	CPU0: 5702784 cache reads
	CPU1: 4360154 cache reads
	CPU2: 3839767 cache reads
	CPU3: 702677 cache reads

	CPU0: 116714 cache writes
	CPU1: 413218 cache writes
	CPU2: 247868 cache writes
	CPU3: 179514 cache writes

Level 1 cache & TLB:
	CPU0: 17724224 level 1 data cache
	CPU1: 5031927 level 1 data cache
	CPU2: 2390743 level 1 data cache
	CPU3: 6659420 level 1 data cache

	CPU0: 140726537784336 level 1 instruct cache
	CPU1: 94505925828816 level 1 instruct cache
	CPU2: 140726537784080 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 423779 last level cache
	CPU1: 265387 last level cache
	CPU2: 159325 last level cache
	CPU3: 167181 last level cache

	CPU0: 17724224 data TLB
	CPU1: 5031885 data TLB
	CPU2: 2390743 data TLB
	CPU3: 6659420 data TLB

	CPU0: 25637 instruct TLB
	CPU1: 52628 instruct TLB
	CPU2: 30340 instruct TLB
	CPU3: 61032 instruct TLB
HW Instruction Count:
	CPU0: Used 22009324 instructions
	CPU1: Used 11847597 instructions
	CPU2: Used 37377435 instructions
	CPU3: Used 37377435 instructions

Hardware misses:
	CPU0: 1624479 cache misses
	CPU1: 1684707 cache misses
	CPU2: 1791251 cache misses
	CPU3: 1791251 cache misses

	CPU0: 187721 branch misses
	CPU1: 182611 branch misses
	CPU2: 184874 branch misses
	CPU3: 481998 branch misses

Cache Read/Write:
	CPU0: 3188608 cache reads
	CPU1: 7379224 cache reads
	CPU2: 2132589 cache reads
	CPU3: 7018649 cache reads

	CPU0: 187721 cache writes
	CPU1: 182611 cache writes
	CPU2: 184874 cache writes
	CPU3: 481998 cache writes

Level 1 cache & TLB:
	CPU0: 2789478 level 1 data cache
	CPU1: 10032625 level 1 data cache
	CPU2: 19655540 level 1 data cache
	CPU3: 4811269 level 1 data cache

	CPU0: 140725260206336 level 1 instruct cache
	CPU1: 93968083841232 level 1 instruct cache
	CPU2: 140725260206080 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 212120 last level cache
	CPU1: 290872 last level cache
	CPU2: 481432 last level cache
	CPU3: 152480 last level cache

	CPU0: 2789438 data TLB
	CPU1: 10032625 data TLB
	CPU2: 19655540 data TLB
	CPU3: 4811269 data TLB

	CPU0: 39736 instruct TLB
	CPU1: 120632 instruct TLB
	CPU2: 50187 instruct TLB
	CPU3: 41791 instruct TLB
HW Instruction Count:
	CPU0: Used 14337781 instructions
	CPU1: Used 58301658 instructions
	CPU2: Used 18564900 instructions
	CPU3: Used 18564900 instructions

Hardware misses:
	CPU0: 2249708 cache misses
	CPU1: 2306371 cache misses
	CPU2: 2276906 cache misses
	CPU3: 2276906 cache misses

	CPU0: 239918 branch misses
	CPU1: 226167 branch misses
	CPU2: 384606 branch misses
	CPU3: 155724 branch misses

Cache Read/Write:
	CPU0: 7746073 cache reads
	CPU1: 5794577 cache reads
	CPU2: 5907086 cache reads
	CPU3: 3585345 cache reads

	CPU0: 239918 cache writes
	CPU1: 226167 cache writes
	CPU2: 384606 cache writes
	CPU3: 155724 cache writes

Level 1 cache & TLB:
	CPU0: 5384631 level 1 data cache
	CPU1: 6917968 level 1 data cache
	CPU2: 3921591 level 1 data cache
	CPU3: 4172419 level 1 data cache

	CPU0: 140731110215216 level 1 instruct cache
	CPU1: 93834622447824 level 1 instruct cache
	CPU2: 140731110214960 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 223056 last level cache
	CPU1: 172138 last level cache
	CPU2: 171383 last level cache
	CPU3: 282674 last level cache

	CPU0: 5384631 data TLB
	CPU1: 6917968 data TLB
	CPU2: 3921591 data TLB
	CPU3: 4172378 data TLB

	CPU0: 64931 instruct TLB
	CPU1: 58402 instruct TLB
	CPU2: 36308 instruct TLB
	CPU3: 56027 instruct TLB
HW Instruction Count:
	CPU0: Used 37655182 instructions
	CPU1: Used 61791012 instructions
	CPU2: Used 110528206 instructions
	CPU3: Used 110528206 instructions

Hardware misses:
	CPU0: 3858420 cache misses
	CPU1: 2550755 cache misses
	CPU2: 5682647 cache misses
	CPU3: 5682647 cache misses

	CPU0: 397336 branch misses
	CPU1: 254475 branch misses
	CPU2: 567138 branch misses
	CPU3: 1020317 branch misses

Cache Read/Write:
	CPU0: 9204690 cache reads
	CPU1: 11659212 cache reads
	CPU2: 47093420 cache reads
	CPU3: 21189652 cache reads

	CPU0: 397336 cache writes
	CPU1: 254475 cache writes
	CPU2: 567138 cache writes
	CPU3: 1020317 cache writes

Level 1 cache & TLB:
	CPU0: 154300165 level 1 data cache
	CPU1: 238925928 level 1 data cache
	CPU2: 207647434 level 1 data cache
	CPU3: 674927540 level 1 data cache

	CPU0: 140731891976144 level 1 instruct cache
	CPU1: 93912233136336 level 1 instruct cache
	CPU2: 140731891975888 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3302855 last level cache
	CPU1: 3599485 last level cache
	CPU2: 4002829 last level cache
	CPU3: 5610767 last level cache

	CPU0: 154301625 data TLB
	CPU1: 238925888 data TLB
	CPU2: 207651654 data TLB
	CPU3: 674944284 data TLB

	CPU0: 1554714 instruct TLB
	CPU1: 1533820 instruct TLB
	CPU2: 1498261 instruct TLB
	CPU3: 2446757 instruct TLB
HW Instruction Count:
	CPU0: Used 150275846 instructions
	CPU1: Used 191589865 instructions
	CPU2: Used 189230613 instructions
	CPU3: Used 189230613 instructions

Hardware misses:
	CPU0: 1656788 cache misses
	CPU1: 2177861 cache misses
	CPU2: 1758972 cache misses
	CPU3: 1758972 cache misses

	CPU0: 172763 branch misses
	CPU1: 216301 branch misses
	CPU2: 183608 branch misses
	CPU3: 164275 branch misses

Cache Read/Write:
	CPU0: 7246330 cache reads
	CPU1: 23681704 cache reads
	CPU2: 6526082 cache reads
	CPU3: 5379726 cache reads

	CPU0: 172763 cache writes
	CPU1: 216301 cache writes
	CPU2: 183608 cache writes
	CPU3: 164275 cache writes

Level 1 cache & TLB:
	CPU0: 2503977 level 1 data cache
	CPU1: 3058092 level 1 data cache
	CPU2: 6045045 level 1 data cache
	CPU3: 5043581 level 1 data cache

	CPU0: 140735418454128 level 1 instruct cache
	CPU1: 94541277479120 level 1 instruct cache
	CPU2: 140735418453872 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 140795 last level cache
	CPU1: 183335 last level cache
	CPU2: 277464 last level cache
	CPU3: 112937 last level cache

	CPU0: 2503939 data TLB
	CPU1: 3058092 data TLB
	CPU2: 6045045 data TLB
	CPU3: 5043581 data TLB

	CPU0: 26273 instruct TLB
	CPU1: 34620 instruct TLB
	CPU2: 68966 instruct TLB
	CPU3: 39640 instruct TLB
HW Instruction Count:
	CPU0: Used 9200218 instructions
	CPU1: Used 5387159 instructions
	CPU2: Used 108287458 instructions
	CPU3: Used 108287458 instructions

Hardware misses:
	CPU0: 1590058 cache misses
	CPU1: 1180930 cache misses
	CPU2: 1788950 cache misses
	CPU3: 1788950 cache misses

	CPU0: 174248 branch misses
	CPU1: 121432 branch misses
	CPU2: 193011 branch misses
	CPU3: 281131 branch misses

Cache Read/Write:
	CPU0: 22774866 cache reads
	CPU1: 684380 cache reads
	CPU2: 4898971 cache reads
	CPU3: 3339979 cache reads

	CPU0: 174248 cache writes
	CPU1: 121432 cache writes
	CPU2: 193011 cache writes
	CPU3: 281131 cache writes

Level 1 cache & TLB:
	CPU0: 5097078 level 1 data cache
	CPU1: 1010021 level 1 data cache
	CPU2: 18928579 level 1 data cache
	CPU3: 4930326 level 1 data cache

	CPU0: 140729138969328 level 1 instruct cache
	CPU1: 94069250678992 level 1 instruct cache
	CPU2: 140729138969072 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 139428 last level cache
	CPU1: 114492 last level cache
	CPU2: 735914 last level cache
	CPU3: 212782 last level cache

	CPU0: 5097078 data TLB
	CPU1: 1010021 data TLB
	CPU2: 18928539 data TLB
	CPU3: 4930326 data TLB

	CPU0: 38283 instruct TLB
	CPU1: 14509 instruct TLB
	CPU2: 169555 instruct TLB
	CPU3: 48065 instruct TLB
HW Instruction Count:
	CPU0: Used 36465525 instructions
	CPU1: Used 5276907 instructions
	CPU2: Used 87421952 instructions
	CPU3: Used 87421952 instructions

Hardware misses:
	CPU0: 1399254 cache misses
	CPU1: 1879799 cache misses
	CPU2: 1622511 cache misses
	CPU3: 1622511 cache misses

	CPU0: 166412 branch misses
	CPU1: 182030 branch misses
	CPU2: 151718 branch misses
	CPU3: 215361 branch misses

Cache Read/Write:
	CPU0: 7194103 cache reads
	CPU1: 682323 cache reads
	CPU2: 3157924 cache reads
	CPU3: 19926245 cache reads

	CPU0: 166412 cache writes
	CPU1: 182030 cache writes
	CPU2: 151718 cache writes
	CPU3: 215361 cache writes

Level 1 cache & TLB:
	CPU0: 7477361 level 1 data cache
	CPU1: 1723598 level 1 data cache
	CPU2: 3615707 level 1 data cache
	CPU3: 3077310 level 1 data cache

	CPU0: 140727970795056 level 1 instruct cache
	CPU1: 94463265657040 level 1 instruct cache
	CPU2: 140727970794800 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 221436 last level cache
	CPU1: 76927 last level cache
	CPU2: 207846 last level cache
	CPU3: 175333 last level cache

	CPU0: 7477321 data TLB
	CPU1: 1723598 data TLB
	CPU2: 3615707 data TLB
	CPU3: 3077310 data TLB

	CPU0: 71218 instruct TLB
	CPU1: 18030 instruct TLB
	CPU2: 41703 instruct TLB
	CPU3: 34184 instruct TLB
HW Instruction Count:
	CPU0: Used 26106808 instructions
	CPU1: Used 22823052 instructions
	CPU2: Used 28185982 instructions
	CPU3: Used 28185982 instructions

Hardware misses:
	CPU0: 1156400 cache misses
	CPU1: 2892233 cache misses
	CPU2: 2011932 cache misses
	CPU3: 2011932 cache misses

	CPU0: 133421 branch misses
	CPU1: 474394 branch misses
	CPU2: 212102 branch misses
	CPU3: 305861 branch misses

Cache Read/Write:
	CPU0: 1023486 cache reads
	CPU1: 1763811 cache reads
	CPU2: 6760729 cache reads
	CPU3: 7989656 cache reads

	CPU0: 133421 cache writes
	CPU1: 474394 cache writes
	CPU2: 212102 cache writes
	CPU3: 305861 cache writes

Level 1 cache & TLB:
	CPU0: 1364802 level 1 data cache
	CPU1: 1574493 level 1 data cache
	CPU2: 19895176 level 1 data cache
	CPU3: 11111556 level 1 data cache

	CPU0: 140729471611456 level 1 instruct cache
	CPU1: 94554205257936 level 1 instruct cache
	CPU2: 140729471611200 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 118944 last level cache
	CPU1: 126261 last level cache
	CPU2: 558388 last level cache
	CPU3: 243384 last level cache

	CPU0: 1364802 data TLB
	CPU1: 1574493 data TLB
	CPU2: 19895136 data TLB
	CPU3: 11111556 data TLB

	CPU0: 17119 instruct TLB
	CPU1: 17266 instruct TLB
	CPU2: 50773 instruct TLB
	CPU3: 92016 instruct TLB
HW Instruction Count:
	CPU0: Used 31943958 instructions
	CPU1: Used 4286950 instructions
	CPU2: Used 9967889 instructions
	CPU3: Used 9967889 instructions

Hardware misses:
	CPU0: 2684742 cache misses
	CPU1: 2950495 cache misses
	CPU2: 1053983 cache misses
	CPU3: 1053983 cache misses

	CPU0: 432452 branch misses
	CPU1: 293829 branch misses
	CPU2: 115826 branch misses
	CPU3: 123690 branch misses

Cache Read/Write:
	CPU0: 4666369 cache reads
	CPU1: 5039403 cache reads
	CPU2: 5528370 cache reads
	CPU3: 1065302 cache reads

	CPU0: 432452 cache writes
	CPU1: 293829 cache writes
	CPU2: 115826 cache writes
	CPU3: 123690 cache writes

Level 1 cache & TLB:
	CPU0: 5881358 level 1 data cache
	CPU1: 2229297 level 1 data cache
	CPU2: 21054487 level 1 data cache
	CPU3: 3375092 level 1 data cache

	CPU0: 140737167000112 level 1 instruct cache
	CPU1: 94309160591568 level 1 instruct cache
	CPU2: 140737166999856 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 203972 last level cache
	CPU1: 183585 last level cache
	CPU2: 529499 last level cache
	CPU3: 145735 last level cache

	CPU0: 5881318 data TLB
	CPU1: 2229297 data TLB
	CPU2: 21054487 data TLB
	CPU3: 3375092 data TLB

	CPU0: 62039 instruct TLB
	CPU1: 36356 instruct TLB
	CPU2: 49362 instruct TLB
	CPU3: 36443 instruct TLB
HW Instruction Count:
	CPU0: Used 28455847 instructions
	CPU1: Used 13804551 instructions
	CPU2: Used 29569854 instructions
	CPU3: Used 29569854 instructions

Hardware misses:
	CPU0: 1933104 cache misses
	CPU1: 974240 cache misses
	CPU2: 2551118 cache misses
	CPU3: 2551118 cache misses

	CPU0: 206905 branch misses
	CPU1: 120948 branch misses
	CPU2: 261544 branch misses
	CPU3: 405466 branch misses

Cache Read/Write:
	CPU0: 3021121 cache reads
	CPU1: 6104624 cache reads
	CPU2: 3015007 cache reads
	CPU3: 3561492 cache reads

	CPU0: 206905 cache writes
	CPU1: 120948 cache writes
	CPU2: 261544 cache writes
	CPU3: 405466 cache writes

Level 1 cache & TLB:
	CPU0: 3573344 level 1 data cache
	CPU1: 3497401 level 1 data cache
	CPU2: 4535741 level 1 data cache
	CPU3: 4953258 level 1 data cache

	CPU0: 140728948655664 level 1 instruct cache
	CPU1: 94238575816912 level 1 instruct cache
	CPU2: 140728948655408 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 133322 last level cache
	CPU1: 157992 last level cache
	CPU2: 206601 last level cache
	CPU3: 214675 last level cache

	CPU0: 3573344 data TLB
	CPU1: 3497401 data TLB
	CPU2: 4535701 data TLB
	CPU3: 4953258 data TLB

	CPU0: 30867 instruct TLB
	CPU1: 42223 instruct TLB
	CPU2: 42362 instruct TLB
	CPU3: 44452 instruct TLB
HW Instruction Count:
	CPU0: Used 76986017 instructions
	CPU1: Used 21700807 instructions
	CPU2: Used 28750995 instructions
	CPU3: Used 28750995 instructions

Hardware misses:
	CPU0: 1285907 cache misses
	CPU1: 1233786 cache misses
	CPU2: 1616396 cache misses
	CPU3: 1616396 cache misses

	CPU0: 125232 branch misses
	CPU1: 122330 branch misses
	CPU2: 207931 branch misses
	CPU3: 248159 branch misses

Cache Read/Write:
	CPU0: 5518092 cache reads
	CPU1: 3591499 cache reads
	CPU2: 3900803 cache reads
	CPU3: 20217873 cache reads

	CPU0: 125232 cache writes
	CPU1: 122330 cache writes
	CPU2: 207931 cache writes
	CPU3: 248159 cache writes

Level 1 cache & TLB:
	CPU0: 4262966 level 1 data cache
	CPU1: 2090825 level 1 data cache
	CPU2: 5547473 level 1 data cache
	CPU3: 6134752 level 1 data cache

	CPU0: 140729365211424 level 1 instruct cache
	CPU1: 94534075384016 level 1 instruct cache
	CPU2: 140729365211168 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 199851 last level cache
	CPU1: 152304 last level cache
	CPU2: 154008 last level cache
	CPU3: 230860 last level cache

	CPU0: 4262966 data TLB
	CPU1: 2090898 data TLB
	CPU2: 5547358 data TLB
	CPU3: 6136112 data TLB

	CPU0: 40597 instruct TLB
	CPU1: 29488 instruct TLB
	CPU2: 46990 instruct TLB
	CPU3: 58610 instruct TLB
HW Instruction Count:
	CPU0: Used 5969077 instructions
	CPU1: Used 20949029 instructions
	CPU2: Used 2501076 instructions
	CPU3: Used 2501076 instructions

Hardware misses:
	CPU0: 731178 cache misses
	CPU1: 1715016 cache misses
	CPU2: 1547306 cache misses
	CPU3: 1547306 cache misses

	CPU0: 77792 branch misses
	CPU1: 180251 branch misses
	CPU2: 160375 branch misses
	CPU3: 316996 branch misses

Cache Read/Write:
	CPU0: 7682292 cache reads
	CPU1: 2822801 cache reads
	CPU2: 1209663 cache reads
	CPU3: 20768330 cache reads

	CPU0: 77792 cache writes
	CPU1: 180251 cache writes
	CPU2: 160375 cache writes
	CPU3: 316996 cache writes

Level 1 cache & TLB:
	CPU0: 1491581 level 1 data cache
	CPU1: 8165217 level 1 data cache
	CPU2: 1900597 level 1 data cache
	CPU3: 4429516 level 1 data cache

	CPU0: 140721766767808 level 1 instruct cache
	CPU1: 94636027932880 level 1 instruct cache
	CPU2: 140721766767552 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 126320 last level cache
	CPU1: 227936 last level cache
	CPU2: 191633 last level cache
	CPU3: 217962 last level cache

	CPU0: 1491581 data TLB
	CPU1: 8165217 data TLB
	CPU2: 1900597 data TLB
	CPU3: 4429476 data TLB

	CPU0: 22671 instruct TLB
	CPU1: 66454 instruct TLB
	CPU2: 30441 instruct TLB
	CPU3: 51233 instruct TLB
HW Instruction Count:
	CPU0: Used 22022485 instructions
	CPU1: Used 23780529 instructions
	CPU2: Used 98496083 instructions
	CPU3: Used 98496083 instructions

Hardware misses:
	CPU0: 787143 cache misses
	CPU1: 2562744 cache misses
	CPU2: 1775353 cache misses
	CPU3: 1775353 cache misses

	CPU0: 81674 branch misses
	CPU1: 258797 branch misses
	CPU2: 211610 branch misses
	CPU3: 200228 branch misses

Cache Read/Write:
	CPU0: 2519352 cache reads
	CPU1: 3317301 cache reads
	CPU2: 21184227 cache reads
	CPU3: 4560945 cache reads

	CPU0: 81674 cache writes
	CPU1: 258797 cache writes
	CPU2: 211610 cache writes
	CPU3: 200228 cache writes

Level 1 cache & TLB:
	CPU0: 2842262 level 1 data cache
	CPU1: 4736174 level 1 data cache
	CPU2: 7287633 level 1 data cache
	CPU3: 902257 level 1 data cache

	CPU0: 140735155804400 level 1 instruct cache
	CPU1: 93981109960912 level 1 instruct cache
	CPU2: 140735155804144 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 115977 last level cache
	CPU1: 234039 last level cache
	CPU2: 237210 last level cache
	CPU3: 105461 last level cache

	CPU0: 2842222 data TLB
	CPU1: 4736174 data TLB
	CPU2: 7287633 data TLB
	CPU3: 902257 data TLB

	CPU0: 25623 instruct TLB
	CPU1: 53251 instruct TLB
	CPU2: 64835 instruct TLB
	CPU3: 16362 instruct TLB
HW Instruction Count:
	CPU0: Used 2642175 instructions
	CPU1: Used 40559195 instructions
	CPU2: Used 23298416 instructions
	CPU3: Used 23298416 instructions

Hardware misses:
	CPU0: 1335531 cache misses
	CPU1: 2841306 cache misses
	CPU2: 1535970 cache misses
	CPU3: 1535970 cache misses

	CPU0: 153813 branch misses
	CPU1: 307371 branch misses
	CPU2: 201642 branch misses
	CPU3: 488045 branch misses

Cache Read/Write:
	CPU0: 46850744 cache reads
	CPU1: 15959581 cache reads
	CPU2: 20357662 cache reads
	CPU3: 7341445 cache reads

	CPU0: 153813 cache writes
	CPU1: 307371 cache writes
	CPU2: 201642 cache writes
	CPU3: 488045 cache writes

Level 1 cache & TLB:
	CPU0: 4413871 level 1 data cache
	CPU1: 17694614 level 1 data cache
	CPU2: 8178868 level 1 data cache
	CPU3: 3724491 level 1 data cache

	CPU0: 140732472948368 level 1 instruct cache
	CPU1: 94574401773776 level 1 instruct cache
	CPU2: 140732472948112 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 183506 last level cache
	CPU1: 437036 last level cache
	CPU2: 261128 last level cache
	CPU3: 188019 last level cache

	CPU0: 4412129 data TLB
	CPU1: 17694614 data TLB
	CPU2: 8182015 data TLB
	CPU3: 3724452 data TLB

	CPU0: 51660 instruct TLB
	CPU1: 21231 instruct TLB
	CPU2: 67152 instruct TLB
	CPU3: 35473 instruct TLB
HW Instruction Count:
	CPU0: Used 16730434 instructions
	CPU1: Used 19552684 instructions
	CPU2: Used 6271083 instructions
	CPU3: Used 6271083 instructions

Hardware misses:
	CPU0: 2550903 cache misses
	CPU1: 3617948 cache misses
	CPU2: 893461 cache misses
	CPU3: 893461 cache misses

	CPU0: 425936 branch misses
	CPU1: 359732 branch misses
	CPU2: 134167 branch misses
	CPU3: 1155124 branch misses

Cache Read/Write:
	CPU0: 7202048 cache reads
	CPU1: 5919067 cache reads
	CPU2: 1847552 cache reads
	CPU3: 366569 cache reads

	CPU0: 425936 cache writes
	CPU1: 359732 cache writes
	CPU2: 134167 cache writes
	CPU3: 1155124 cache writes

Level 1 cache & TLB:
	CPU0: 23450893 level 1 data cache
	CPU1: 10255350 level 1 data cache
	CPU2: 18853381 level 1 data cache
	CPU3: 2728596 level 1 data cache

	CPU0: 140732931566848 level 1 instruct cache
	CPU1: 94684043829456 level 1 instruct cache
	CPU2: 140732931566592 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 548308 last level cache
	CPU1: 250523 last level cache
	CPU2: 798548 last level cache
	CPU3: 167448 last level cache

	CPU0: 23450893 data TLB
	CPU1: 10255307 data TLB
	CPU2: 18853381 data TLB
	CPU3: 2728596 data TLB

	CPU0: 62165 instruct TLB
	CPU1: 36222 instruct TLB
	CPU2: 218571 instruct TLB
	CPU3: 36965 instruct TLB
HW Instruction Count:
	CPU0: Used 108875474 instructions
	CPU1: Used 41974089 instructions
	CPU2: Used 42819961 instructions
	CPU3: Used 42819961 instructions

Hardware misses:
	CPU0: 3999036 cache misses
	CPU1: 1977231 cache misses
	CPU2: 1114025 cache misses
	CPU3: 1114025 cache misses

	CPU0: 574710 branch misses
	CPU1: 189331 branch misses
	CPU2: 133378 branch misses
	CPU3: 99897 branch misses

Cache Read/Write:
	CPU0: 1243343 cache reads
	CPU1: 6288306 cache reads
	CPU2: 3570322 cache reads
	CPU3: 3576475 cache reads

	CPU0: 574710 cache writes
	CPU1: 189331 cache writes
	CPU2: 133378 cache writes
	CPU3: 99897 cache writes

Level 1 cache & TLB:
	CPU0: 4037098 level 1 data cache
	CPU1: 1682424 level 1 data cache
	CPU2: 1263407 level 1 data cache
	CPU3: 10055305 level 1 data cache

	CPU0: 140737247572272 level 1 instruct cache
	CPU1: 93886927687888 level 1 instruct cache
	CPU2: 140737247572016 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 185389 last level cache
	CPU1: 113370 last level cache
	CPU2: 136740 last level cache
	CPU3: 281788 last level cache

	CPU0: 4037098 data TLB
	CPU1: 1682424 data TLB
	CPU2: 1263483 data TLB
	CPU3: 10068871 data TLB

	CPU0: 42252 instruct TLB
	CPU1: 22306 instruct TLB
	CPU2: 19994 instruct TLB
	CPU3: 77721 instruct TLB
HW Instruction Count:
	CPU0: Used 53202773 instructions
	CPU1: Used 28118096 instructions
	CPU2: Used 9467514 instructions
	CPU3: Used 9467514 instructions

Hardware misses:
	CPU0: 1499492 cache misses
	CPU1: 1532642 cache misses
	CPU2: 1280263 cache misses
	CPU3: 1280263 cache misses

	CPU0: 188761 branch misses
	CPU1: 181065 branch misses
	CPU2: 128193 branch misses
	CPU3: 237601 branch misses

Cache Read/Write:
	CPU0: 5297268 cache reads
	CPU1: 1973697 cache reads
	CPU2: 5141641 cache reads
	CPU3: 20802112 cache reads

	CPU0: 188761 cache writes
	CPU1: 181065 cache writes
	CPU2: 128193 cache writes
	CPU3: 237601 cache writes

Level 1 cache & TLB:
	CPU0: 7406190 level 1 data cache
	CPU1: 5674663 level 1 data cache
	CPU2: 2630935 level 1 data cache
	CPU3: 9551074 level 1 data cache

	CPU0: 140732846537424 level 1 instruct cache
	CPU1: 94896816754896 level 1 instruct cache
	CPU2: 140732846537168 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 232504 last level cache
	CPU1: 156850 last level cache
	CPU2: 172331 last level cache
	CPU3: 292213 last level cache

	CPU0: 7406190 data TLB
	CPU1: 5676062 data TLB
	CPU2: 2630896 data TLB
	CPU3: 9551074 data TLB

	CPU0: 72109 instruct TLB
	CPU1: 47302 instruct TLB
	CPU2: 31537 instruct TLB
	CPU3: 55942 instruct TLB
HW Instruction Count:
	CPU0: Used 44111172 instructions
	CPU1: Used 108849179 instructions
	CPU2: Used 39558169 instructions
	CPU3: Used 39558169 instructions

Hardware misses:
	CPU0: 1301930 cache misses
	CPU1: 3622663 cache misses
	CPU2: 815667 cache misses
	CPU3: 815667 cache misses

	CPU0: 137612 branch misses
	CPU1: 365742 branch misses
	CPU2: 93982 branch misses
	CPU3: 115814 branch misses

Cache Read/Write:
	CPU0: 1993082 cache reads
	CPU1: 2201879 cache reads
	CPU2: 23513274 cache reads
	CPU3: 3741505 cache reads

	CPU0: 137612 cache writes
	CPU1: 365742 cache writes
	CPU2: 93982 cache writes
	CPU3: 115814 cache writes

Level 1 cache & TLB:
	CPU0: 2915859 level 1 data cache
	CPU1: 677483 level 1 data cache
	CPU2: 9701741 level 1 data cache
	CPU3: 2719750 level 1 data cache

	CPU0: 140724333547776 level 1 instruct cache
	CPU1: 94206128607440 level 1 instruct cache
	CPU2: 140724333547520 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 193367 last level cache
	CPU1: 94952 last level cache
	CPU2: 237884 last level cache
	CPU3: 213625 last level cache

	CPU0: 2915859 data TLB
	CPU1: 677445 data TLB
	CPU2: 9701741 data TLB
	CPU3: 2719750 data TLB

	CPU0: 43786 instruct TLB
	CPU1: 16634 instruct TLB
	CPU2: 76475 instruct TLB
	CPU3: 40581 instruct TLB
HW Instruction Count:
	CPU0: Used 26389917 instructions
	CPU1: Used 62646754 instructions
	CPU2: Used 88888743 instructions
	CPU3: Used 88888743 instructions

Hardware misses:
	CPU0: 2186655 cache misses
	CPU1: 1497303 cache misses
	CPU2: 1007731 cache misses
	CPU3: 1007731 cache misses

	CPU0: 238838 branch misses
	CPU1: 142846 branch misses
	CPU2: 123789 branch misses
	CPU3: 223783 branch misses

Cache Read/Write:
	CPU0: 27837686 cache reads
	CPU1: 3571293 cache reads
	CPU2: 3632381 cache reads
	CPU3: 1222945 cache reads

	CPU0: 238838 cache writes
	CPU1: 142846 cache writes
	CPU2: 123789 cache writes
	CPU3: 223783 cache writes

Level 1 cache & TLB:
	CPU0: 3130234 level 1 data cache
	CPU1: 8295583 level 1 data cache
	CPU2: 1866487 level 1 data cache
	CPU3: 3355068 level 1 data cache

	CPU0: 140727307024032 level 1 instruct cache
	CPU1: 93972499468496 level 1 instruct cache
	CPU2: 140727307023776 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 148393 last level cache
	CPU1: 334170 last level cache
	CPU2: 116734 last level cache
	CPU3: 113302 last level cache

	CPU0: 3130234 data TLB
	CPU1: 8295583 data TLB
	CPU2: 1866487 data TLB
	CPU3: 3355030 data TLB

	CPU0: 30195 instruct TLB
	CPU1: 88328 instruct TLB
	CPU2: 16017 instruct TLB
	CPU3: 28679 instruct TLB
HW Instruction Count:
	CPU0: Used 38798069 instructions
	CPU1: Used 56674798 instructions
	CPU2: Used 226813014 instructions
	CPU3: Used 226813014 instructions

Hardware misses:
	CPU0: 3988761 cache misses
	CPU1: 5322980 cache misses
	CPU2: 6087137 cache misses
	CPU3: 6087137 cache misses

	CPU0: 430445 branch misses
	CPU1: 574242 branch misses
	CPU2: 597920 branch misses
	CPU3: 295422 branch misses

Cache Read/Write:
	CPU0: 103415867 cache reads
	CPU1: 12356229 cache reads
	CPU2: 123069987 cache reads
	CPU3: 23270870 cache reads

	CPU0: 430445 cache writes
	CPU1: 574242 cache writes
	CPU2: 597920 cache writes
	CPU3: 295422 cache writes

Level 1 cache & TLB:
	CPU0: 3570143 level 1 data cache
	CPU1: 5585347 level 1 data cache
	CPU2: 3950989 level 1 data cache
	CPU3: 2808227 level 1 data cache

	CPU0: 140735501097280 level 1 instruct cache
	CPU1: 93857407008976 level 1 instruct cache
	CPU2: 140735501097024 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 127934 last level cache
	CPU1: 229657 last level cache
	CPU2: 171324 last level cache
	CPU3: 164327 last level cache

	CPU0: 3570103 data TLB
	CPU1: 5585347 data TLB
	CPU2: 3950989 data TLB
	CPU3: 2808737 data TLB

	CPU0: 42180 instruct TLB
	CPU1: 54521 instruct TLB
	CPU2: 37530 instruct TLB
	CPU3: 31799 instruct TLB
HW Instruction Count:
	CPU0: Used 16192179 instructions
	CPU1: Used 29717469 instructions
	CPU2: Used 58577422 instructions
	CPU3: Used 58577422 instructions

Hardware misses:
	CPU0: 1375581 cache misses
	CPU1: 2031796 cache misses
	CPU2: 1950213 cache misses
	CPU3: 1950213 cache misses

	CPU0: 140408 branch misses
	CPU1: 195491 branch misses
	CPU2: 253526 branch misses
	CPU3: 209190 branch misses

Cache Read/Write:
	CPU0: 5213734 cache reads
	CPU1: 4148093 cache reads
	CPU2: 6927201 cache reads
	CPU3: 1546447 cache reads

	CPU0: 140408 cache writes
	CPU1: 195491 cache writes
	CPU2: 253526 cache writes
	CPU3: 209190 cache writes

Level 1 cache & TLB:
	CPU0: 4769444 level 1 data cache
	CPU1: 6219979 level 1 data cache
	CPU2: 32942156 level 1 data cache
	CPU3: 2062005 level 1 data cache

	CPU0: 140720684288032 level 1 instruct cache
	CPU1: 94463034556624 level 1 instruct cache
	CPU2: 140720684287776 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 110666 last level cache
	CPU1: 287871 last level cache
	CPU2: 1072887 last level cache
	CPU3: 73524 last level cache

	CPU0: 4769444 data TLB
	CPU1: 6219979 data TLB
	CPU2: 32942156 data TLB
	CPU3: 2061965 data TLB

	CPU0: 29004 instruct TLB
	CPU1: 57755 instruct TLB
	CPU2: 184858 instruct TLB
	CPU3: 12670 instruct TLB
HW Instruction Count:
	CPU0: Used 12278988 instructions
	CPU1: Used 28899435 instructions
	CPU2: Used 34970123 instructions
	CPU3: Used 34970123 instructions

Hardware misses:
	CPU0: 2189570 cache misses
	CPU1: 2726352 cache misses
	CPU2: 2164488 cache misses
	CPU3: 2164488 cache misses

	CPU0: 358135 branch misses
	CPU1: 286080 branch misses
	CPU2: 240049 branch misses
	CPU3: 108840 branch misses

Cache Read/Write:
	CPU0: 4097756 cache reads
	CPU1: 5192540 cache reads
	CPU2: 2609790 cache reads
	CPU3: 2839682 cache reads

	CPU0: 358135 cache writes
	CPU1: 286080 cache writes
	CPU2: 240049 cache writes
	CPU3: 108840 cache writes

Level 1 cache & TLB:
	CPU0: 5904092 level 1 data cache
	CPU1: 5079022 level 1 data cache
	CPU2: 1082030 level 1 data cache
	CPU3: 18152711 level 1 data cache

	CPU0: 140721396834816 level 1 instruct cache
	CPU1: 94191064408272 level 1 instruct cache
	CPU2: 140721396834560 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 155289 last level cache
	CPU1: 239636 last level cache
	CPU2: 117524 last level cache
	CPU3: 487569 last level cache

	CPU0: 5904092 data TLB
	CPU1: 5078983 data TLB
	CPU2: 1082030 data TLB
	CPU3: 18152711 data TLB

	CPU0: 51123 instruct TLB
	CPU1: 59076 instruct TLB
	CPU2: 16074 instruct TLB
	CPU3: 38465 instruct TLB
HW Instruction Count:
	CPU0: Used 124356235 instructions
	CPU1: Used 159204900 instructions
	CPU2: Used 148200943 instructions
	CPU3: Used 148200943 instructions

Hardware misses:
	CPU0: 3571399 cache misses
	CPU1: 3441486 cache misses
	CPU2: 4126805 cache misses
	CPU3: 4126805 cache misses

	CPU0: 582764 branch misses
	CPU1: 562396 branch misses
	CPU2: 841675 branch misses
	CPU3: 729999 branch misses

Cache Read/Write:
	CPU0: 19661175 cache reads
	CPU1: 19894301 cache reads
	CPU2: 28142916 cache reads
	CPU3: 16845248 cache reads

	CPU0: 582764 cache writes
	CPU1: 562396 cache writes
	CPU2: 841675 cache writes
	CPU3: 729999 cache writes

Level 1 cache & TLB:
	CPU0: 390925724 level 1 data cache
	CPU1: 426376794 level 1 data cache
	CPU2: 792562536 level 1 data cache
	CPU3: 423119368 level 1 data cache

	CPU0: 140724169653824 level 1 instruct cache
	CPU1: 94707765240016 level 1 instruct cache
	CPU2: 140724169653568 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 7804779 last level cache
	CPU1: 9777904 last level cache
	CPU2: 9583780 last level cache
	CPU3: 4217540 last level cache

	CPU0: 390925684 data TLB
	CPU1: 426376794 data TLB
	CPU2: 792562536 data TLB
	CPU3: 423119368 data TLB

	CPU0: 1867833 instruct TLB
	CPU1: 4182437 instruct TLB
	CPU2: 2486649 instruct TLB
	CPU3: 1298623 instruct TLB
HW Instruction Count:
	CPU0: Used 630855752 instructions
	CPU1: Used 822696111 instructions
	CPU2: Used 870487450 instructions
	CPU3: Used 870487450 instructions

Hardware misses:
	CPU0: 2149927 cache misses
	CPU1: 2840208 cache misses
	CPU2: 2084427 cache misses
	CPU3: 2084427 cache misses

	CPU0: 276960 branch misses
	CPU1: 438326 branch misses
	CPU2: 232973 branch misses
	CPU3: 318194 branch misses

Cache Read/Write:
	CPU0: 1689987 cache reads
	CPU1: 5883115 cache reads
	CPU2: 9279046 cache reads
	CPU3: 891219 cache reads

	CPU0: 276960 cache writes
	CPU1: 438326 cache writes
	CPU2: 232973 cache writes
	CPU3: 318194 cache writes

Level 1 cache & TLB:
	CPU0: 6338555 level 1 data cache
	CPU1: 5927677 level 1 data cache
	CPU2: 4107454 level 1 data cache
	CPU3: 18596745 level 1 data cache

	CPU0: 140725332348336 level 1 instruct cache
	CPU1: 93864465998032 level 1 instruct cache
	CPU2: 140725332348080 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 297897 last level cache
	CPU1: 170259 last level cache
	CPU2: 192259 last level cache
	CPU3: 461154 last level cache

	CPU0: 6338555 data TLB
	CPU1: 5927636 data TLB
	CPU2: 4107454 data TLB
	CPU3: 18596745 data TLB

	CPU0: 60686 instruct TLB
	CPU1: 49065 instruct TLB
	CPU2: 52720 instruct TLB
	CPU3: 30545 instruct TLB
HW Instruction Count:
	CPU0: Used 20295089 instructions
	CPU1: Used 21873575 instructions
	CPU2: Used 9938597 instructions
	CPU3: Used 9938597 instructions

Hardware misses:
	CPU0: 900700 cache misses
	CPU1: 3440576 cache misses
	CPU2: 1536593 cache misses
	CPU3: 1536593 cache misses

	CPU0: 106686 branch misses
	CPU1: 452162 branch misses
	CPU2: 191865 branch misses
	CPU3: 261129 branch misses

Cache Read/Write:
	CPU0: 673285 cache reads
	CPU1: 6924314 cache reads
	CPU2: 1657376 cache reads
	CPU3: 6924277 cache reads

	CPU0: 106686 cache writes
	CPU1: 452162 cache writes
	CPU2: 191865 cache writes
	CPU3: 261129 cache writes

Level 1 cache & TLB:
	CPU0: 2753899 level 1 data cache
	CPU1: 7719525 level 1 data cache
	CPU2: 2806942 level 1 data cache
	CPU3: 3191638 level 1 data cache

	CPU0: 140722476512880 level 1 instruct cache
	CPU1: 93999976841424 level 1 instruct cache
	CPU2: 140722476512624 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 110250 last level cache
	CPU1: 303086 last level cache
	CPU2: 206785 last level cache
	CPU3: 64336 last level cache

	CPU0: 2753899 data TLB
	CPU1: 7719525 data TLB
	CPU2: 2806942 data TLB
	CPU3: 3191599 data TLB

	CPU0: 25437 instruct TLB
	CPU1: 76386 instruct TLB
	CPU2: 37824 instruct TLB
	CPU3: 23889 instruct TLB
HW Instruction Count:
	CPU0: Used 32800985 instructions
	CPU1: Used 89214341 instructions
	CPU2: Used 9790307 instructions
	CPU3: Used 9790307 instructions

Hardware misses:
	CPU0: 1913619 cache misses
	CPU1: 2277621 cache misses
	CPU2: 1730866 cache misses
	CPU3: 1730866 cache misses

	CPU0: 204958 branch misses
	CPU1: 307402 branch misses
	CPU2: 196199 branch misses
	CPU3: 198145 branch misses

Cache Read/Write:
	CPU0: 23160071 cache reads
	CPU1: 3843060 cache reads
	CPU2: 6522356 cache reads
	CPU3: 4601475 cache reads

	CPU0: 204958 cache writes
	CPU1: 307402 cache writes
	CPU2: 196199 cache writes
	CPU3: 198145 cache writes

Level 1 cache & TLB:
	CPU0: 2494851 level 1 data cache
	CPU1: 4754560 level 1 data cache
	CPU2: 8085850 level 1 data cache
	CPU3: 3085637 level 1 data cache

	CPU0: 140734384719120 level 1 instruct cache
	CPU1: 93997290594512 level 1 instruct cache
	CPU2: 140734384718864 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 123555 last level cache
	CPU1: 166543 last level cache
	CPU2: 330489 last level cache
	CPU3: 117893 last level cache

	CPU0: 2492251 data TLB
	CPU1: 4754560 data TLB
	CPU2: 8087234 data TLB
	CPU3: 3085598 data TLB

	CPU0: 28372 instruct TLB
	CPU1: 42116 instruct TLB
	CPU2: 87121 instruct TLB
	CPU3: 24410 instruct TLB
HW Instruction Count:
	CPU0: Used 20404489 instructions
	CPU1: Used 40017444 instructions
	CPU2: Used 18482746 instructions
	CPU3: Used 18482746 instructions

Hardware misses:
	CPU0: 1430065 cache misses
	CPU1: 2505524 cache misses
	CPU2: 1145996 cache misses
	CPU3: 1145996 cache misses

	CPU0: 140179 branch misses
	CPU1: 263741 branch misses
	CPU2: 124042 branch misses
	CPU3: 187976 branch misses

Cache Read/Write:
	CPU0: 2858962 cache reads
	CPU1: 1446259 cache reads
	CPU2: 631859 cache reads
	CPU3: 26991014 cache reads

	CPU0: 140179 cache writes
	CPU1: 263741 cache writes
	CPU2: 124042 cache writes
	CPU3: 187976 cache writes

Level 1 cache & TLB:
	CPU0: 2839695 level 1 data cache
	CPU1: 3770060 level 1 data cache
	CPU2: 4800922 level 1 data cache
	CPU3: 4746549 level 1 data cache

	CPU0: 140734368825392 level 1 instruct cache
	CPU1: 94837132165328 level 1 instruct cache
	CPU2: 140734368825136 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 210521 last level cache
	CPU1: 231872 last level cache
	CPU2: 144158 last level cache
	CPU3: 164694 last level cache

	CPU0: 2839695 data TLB
	CPU1: 3770016 data TLB
	CPU2: 4800922 data TLB
	CPU3: 4746549 data TLB

	CPU0: 47541 instruct TLB
	CPU1: 40584 instruct TLB
	CPU2: 44926 instruct TLB
	CPU3: 45840 instruct TLB
HW Instruction Count:
	CPU0: Used 25669955 instructions
	CPU1: Used 97577397 instructions
	CPU2: Used 12364502 instructions
	CPU3: Used 12364502 instructions

Hardware misses:
	CPU0: 2250230 cache misses
	CPU1: 1838658 cache misses
	CPU2: 1143906 cache misses
	CPU3: 1143906 cache misses

	CPU0: 237229 branch misses
	CPU1: 201611 branch misses
	CPU2: 115031 branch misses
	CPU3: 162444 branch misses

Cache Read/Write:
	CPU0: 2866114 cache reads
	CPU1: 2371825 cache reads
	CPU2: 5790988 cache reads
	CPU3: 4547959 cache reads

	CPU0: 237229 cache writes
	CPU1: 201611 cache writes
	CPU2: 115031 cache writes
	CPU3: 162444 cache writes

Level 1 cache & TLB:
	CPU0: 8883335 level 1 data cache
	CPU1: 493507 level 1 data cache
	CPU2: 23270603 level 1 data cache
	CPU3: 748609 level 1 data cache

	CPU0: 140726381660528 level 1 instruct cache
	CPU1: 94168763003088 level 1 instruct cache
	CPU2: 140726381660272 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 227796 last level cache
	CPU1: 61836 last level cache
	CPU2: 685306 last level cache
	CPU3: 114943 last level cache

	CPU0: 8883335 data TLB
	CPU1: 493507 data TLB
	CPU2: 23270603 data TLB
	CPU3: 748570 data TLB

	CPU0: 73410 instruct TLB
	CPU1: 6362 instruct TLB
	CPU2: 72255 instruct TLB
	CPU3: 10479 instruct TLB
HW Instruction Count:
	CPU0: Used 32589385 instructions
	CPU1: Used 18808854 instructions
	CPU2: Used 30999458 instructions
	CPU3: Used 30999458 instructions

Hardware misses:
	CPU0: 1825067 cache misses
	CPU1: 1785321 cache misses
	CPU2: 1862714 cache misses
	CPU3: 1862714 cache misses

	CPU0: 197782 branch misses
	CPU1: 180037 branch misses
	CPU2: 194476 branch misses
	CPU3: 390961 branch misses

Cache Read/Write:
	CPU0: 7991881 cache reads
	CPU1: 26897253 cache reads
	CPU2: 19101841 cache reads
	CPU3: 25872302 cache reads

	CPU0: 197782 cache writes
	CPU1: 180037 cache writes
	CPU2: 194476 cache writes
	CPU3: 390961 cache writes

Level 1 cache & TLB:
	CPU0: 498744 level 1 data cache
	CPU1: 3349369 level 1 data cache
	CPU2: 8546933 level 1 data cache
	CPU3: 21623975 level 1 data cache

	CPU0: 140732662824144 level 1 instruct cache
	CPU1: 94198828773584 level 1 instruct cache
	CPU2: 140732662823888 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 71209 last level cache
	CPU1: 227562 last level cache
	CPU2: 213155 last level cache
	CPU3: 532561 last level cache

	CPU0: 498703 data TLB
	CPU1: 3349369 data TLB
	CPU2: 8546933 data TLB
	CPU3: 21623975 data TLB

	CPU0: 12455 instruct TLB
	CPU1: 40037 instruct TLB
	CPU2: 71941 instruct TLB
	CPU3: 61919 instruct TLB
HW Instruction Count:
	CPU0: Used 29406067 instructions
	CPU1: Used 28432326 instructions
	CPU2: Used 10326886 instructions
	CPU3: Used 10326886 instructions

Hardware misses:
	CPU0: 2599182 cache misses
	CPU1: 1700027 cache misses
	CPU2: 1321339 cache misses
	CPU3: 1321339 cache misses

	CPU0: 399436 branch misses
	CPU1: 189632 branch misses
	CPU2: 146030 branch misses
	CPU3: 212591 branch misses

Cache Read/Write:
	CPU0: 7220063 cache reads
	CPU1: 3436141 cache reads
	CPU2: 5376757 cache reads
	CPU3: 584583 cache reads

	CPU0: 399436 cache writes
	CPU1: 189632 cache writes
	CPU2: 146030 cache writes
	CPU3: 212591 cache writes

Level 1 cache & TLB:
	CPU0: 9665615 level 1 data cache
	CPU1: 3535446 level 1 data cache
	CPU2: 17849890 level 1 data cache
	CPU3: 1637683 level 1 data cache

	CPU0: 140726534209776 level 1 instruct cache
	CPU1: 94713882587344 level 1 instruct cache
	CPU2: 140726534209520 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 279746 last level cache
	CPU1: 261098 last level cache
	CPU2: 441185 last level cache
	CPU3: 114625 last level cache

	CPU0: 9665615 data TLB
	CPU1: 3535446 data TLB
	CPU2: 17849890 data TLB
	CPU3: 1637642 data TLB

	CPU0: 80893 instruct TLB
	CPU1: 49134 instruct TLB
	CPU2: 20505 instruct TLB
	CPU3: 21805 instruct TLB
HW Instruction Count:
	CPU0: Used 31445232 instructions
	CPU1: Used 26630125 instructions
	CPU2: Used 10098298 instructions
	CPU3: Used 10098298 instructions

Hardware misses:
	CPU0: 2053696 cache misses
	CPU1: 1468017 cache misses
	CPU2: 1532240 cache misses
	CPU3: 1532240 cache misses

	CPU0: 243337 branch misses
	CPU1: 154506 branch misses
	CPU2: 147142 branch misses
	CPU3: 152802 branch misses

Cache Read/Write:
	CPU0: 2382596 cache reads
	CPU1: 20071525 cache reads
	CPU2: 2791126 cache reads
	CPU3: 6431334 cache reads

	CPU0: 243337 cache writes
	CPU1: 154506 cache writes
	CPU2: 147142 cache writes
	CPU3: 152802 cache writes

Level 1 cache & TLB:
	CPU0: 5865812 level 1 data cache
	CPU1: 7527723 level 1 data cache
	CPU2: 1765241 level 1 data cache
	CPU3: 1197544 level 1 data cache

	CPU0: 140731952186224 level 1 instruct cache
	CPU1: 94907826340048 level 1 instruct cache
	CPU2: 140731952185968 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 213691 last level cache
	CPU1: 198568 last level cache
	CPU2: 175769 last level cache
	CPU3: 137556 last level cache

	CPU0: 5865812 data TLB
	CPU1: 7527683 data TLB
	CPU2: 1765241 data TLB
	CPU3: 1197544 data TLB

	CPU0: 68746 instruct TLB
	CPU1: 56934 instruct TLB
	CPU2: 25138 instruct TLB
	CPU3: 16845 instruct TLB
HW Instruction Count:
	CPU0: Used 14645314 instructions
	CPU1: Used 111920496 instructions
	CPU2: Used 4155599 instructions
	CPU3: Used 4155599 instructions

Hardware misses:
	CPU0: 2598398 cache misses
	CPU1: 1627804 cache misses
	CPU2: 1703100 cache misses
	CPU3: 1703100 cache misses

	CPU0: 272936 branch misses
	CPU1: 226678 branch misses
	CPU2: 185671 branch misses
	CPU3: 155288 branch misses

Cache Read/Write:
	CPU0: 5500260 cache reads
	CPU1: 8889893 cache reads
	CPU2: 21369246 cache reads
	CPU3: 6642786 cache reads

	CPU0: 272936 cache writes
	CPU1: 226678 cache writes
	CPU2: 185671 cache writes
	CPU3: 155288 cache writes

Level 1 cache & TLB:
	CPU0: 4754802 level 1 data cache
	CPU1: 8098911 level 1 data cache
	CPU2: 5513643 level 1 data cache
	CPU3: 1842770 level 1 data cache

	CPU0: 140732388567952 level 1 instruct cache
	CPU1: 94185945002192 level 1 instruct cache
	CPU2: 140732388567696 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 169637 last level cache
	CPU1: 250405 last level cache
	CPU2: 197998 last level cache
	CPU3: 146946 last level cache

	CPU0: 4754762 data TLB
	CPU1: 8098911 data TLB
	CPU2: 5513643 data TLB
	CPU3: 1842770 data TLB

	CPU0: 46394 instruct TLB
	CPU1: 67666 instruct TLB
	CPU2: 36333 instruct TLB
	CPU3: 23984 instruct TLB
HW Instruction Count:
	CPU0: Used 7178983 instructions
	CPU1: Used 98755673 instructions
	CPU2: Used 13921849 instructions
	CPU3: Used 13921849 instructions

Hardware misses:
	CPU0: 2845921 cache misses
	CPU1: 1528365 cache misses
	CPU2: 1294978 cache misses
	CPU3: 1294978 cache misses

	CPU0: 309799 branch misses
	CPU1: 146405 branch misses
	CPU2: 139658 branch misses
	CPU3: 145113 branch misses

Cache Read/Write:
	CPU0: 2240899 cache reads
	CPU1: 5255410 cache reads
	CPU2: 21478325 cache reads
	CPU3: 4320286 cache reads

	CPU0: 309799 cache writes
	CPU1: 146405 cache writes
	CPU2: 139658 cache writes
	CPU3: 145113 cache writes

Level 1 cache & TLB:
	CPU0: 606410 level 1 data cache
	CPU1: 1750745 level 1 data cache
	CPU2: 10209064 level 1 data cache
	CPU3: 3776267 level 1 data cache

	CPU0: 140732053284080 level 1 instruct cache
	CPU1: 93901631561936 level 1 instruct cache
	CPU2: 140732053283824 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 60241 last level cache
	CPU1: 130844 last level cache
	CPU2: 330862 last level cache
	CPU3: 237889 last level cache

	CPU0: 606410 data TLB
	CPU1: 1750745 data TLB
	CPU2: 10209064 data TLB
	CPU3: 3776228 data TLB

	CPU0: 11535 instruct TLB
	CPU1: 24723 instruct TLB
	CPU2: 88528 instruct TLB
	CPU3: 58724 instruct TLB
HW Instruction Count:
	CPU0: Used 28984193 instructions
	CPU1: Used 24904338 instructions
	CPU2: Used 32410556 instructions
	CPU3: Used 32410556 instructions

Hardware misses:
	CPU0: 1863058 cache misses
	CPU1: 1271016 cache misses
	CPU2: 1204552 cache misses
	CPU3: 1204552 cache misses

	CPU0: 190044 branch misses
	CPU1: 164356 branch misses
	CPU2: 119028 branch misses
	CPU3: 275416 branch misses

Cache Read/Write:
	CPU0: 7342872 cache reads
	CPU1: 691787 cache reads
	CPU2: 3493056 cache reads
	CPU3: 4298590 cache reads

	CPU0: 190044 cache writes
	CPU1: 164356 cache writes
	CPU2: 119028 cache writes
	CPU3: 275416 cache writes

Level 1 cache & TLB:
	CPU0: 25428239 level 1 data cache
	CPU1: 2109405 level 1 data cache
	CPU2: 4254658 level 1 data cache
	CPU3: 679896 level 1 data cache

	CPU0: 140736008923136 level 1 instruct cache
	CPU1: 94866911240400 level 1 instruct cache
	CPU2: 140736008922880 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 584916 last level cache
	CPU1: 164197 last level cache
	CPU2: 202461 last level cache
	CPU3: 101048 last level cache

	CPU0: 25428239 data TLB
	CPU1: 2109405 data TLB
	CPU2: 4254658 data TLB
	CPU3: 679857 data TLB

	CPU0: 73493 instruct TLB
	CPU1: 29341 instruct TLB
	CPU2: 50715 instruct TLB
	CPU3: 13857 instruct TLB
HW Instruction Count:
	CPU0: Used 30257405 instructions
	CPU1: Used 30699339 instructions
	CPU2: Used 5193292 instructions
	CPU3: Used 5193292 instructions

Hardware misses:
	CPU0: 3436140 cache misses
	CPU1: 2610867 cache misses
	CPU2: 676026 cache misses
	CPU3: 676026 cache misses

	CPU0: 490431 branch misses
	CPU1: 259717 branch misses
	CPU2: 74716 branch misses
	CPU3: 141564 branch misses

Cache Read/Write:
	CPU0: 9270542 cache reads
	CPU1: 3821468 cache reads
	CPU2: 2033183 cache reads
	CPU3: 1696585 cache reads

	CPU0: 490431 cache writes
	CPU1: 259717 cache writes
	CPU2: 74716 cache writes
	CPU3: 141564 cache writes

Level 1 cache & TLB:
	CPU0: 19129106 level 1 data cache
	CPU1: 1522240 level 1 data cache
	CPU2: 2673487 level 1 data cache
	CPU3: 10588765 level 1 data cache

	CPU0: 140737265112560 level 1 instruct cache
	CPU1: 94891322609872 level 1 instruct cache
	CPU2: 140737265112304 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 485669 last level cache
	CPU1: 115980 last level cache
	CPU2: 125568 last level cache
	CPU3: 308222 last level cache

	CPU0: 19129106 data TLB
	CPU1: 1522199 data TLB
	CPU2: 2673487 data TLB
	CPU3: 10588765 data TLB

	CPU0: 37624 instruct TLB
	CPU1: 24307 instruct TLB
	CPU2: 23488 instruct TLB
	CPU3: 94426 instruct TLB
HW Instruction Count:
	CPU0: Used 39016331 instructions
	CPU1: Used 7125788 instructions
	CPU2: Used 9107226 instructions
	CPU3: Used 9107226 instructions

Hardware misses:
	CPU0: 1522418 cache misses
	CPU1: 717116 cache misses
	CPU2: 4262721 cache misses
	CPU3: 4262721 cache misses

	CPU0: 168837 branch misses
	CPU1: 78977 branch misses
	CPU2: 566052 branch misses
	CPU3: 138977 branch misses

Cache Read/Write:
	CPU0: 3652719 cache reads
	CPU1: 2304371 cache reads
	CPU2: 5162939 cache reads
	CPU3: 4728131 cache reads

	CPU0: 168837 cache writes
	CPU1: 78977 cache writes
	CPU2: 566052 cache writes
	CPU3: 138977 cache writes

Level 1 cache & TLB:
	CPU0: 34112457 level 1 data cache
	CPU1: 5930881 level 1 data cache
	CPU2: 1447691 level 1 data cache
	CPU3: 5790920 level 1 data cache

	CPU0: 140735699300976 level 1 instruct cache
	CPU1: 93935699083472 level 1 instruct cache
	CPU2: 140735699300720 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 975716 last level cache
	CPU1: 217775 last level cache
	CPU2: 117634 last level cache
	CPU3: 213295 last level cache

	CPU0: 34112416 data TLB
	CPU1: 5930881 data TLB
	CPU2: 1447691 data TLB
	CPU3: 5790920 data TLB

	CPU0: 176287 instruct TLB
	CPU1: 42570 instruct TLB
	CPU2: 14015 instruct TLB
	CPU3: 51508 instruct TLB
HW Instruction Count:
	CPU0: Used 53445331 instructions
	CPU1: Used 15849318 instructions
	CPU2: Used 15377338 instructions
	CPU3: Used 15377338 instructions

Hardware misses:
	CPU0: 1034518 cache misses
	CPU1: 2328809 cache misses
	CPU2: 1833779 cache misses
	CPU3: 1833779 cache misses

	CPU0: 134749 branch misses
	CPU1: 230862 branch misses
	CPU2: 201630 branch misses
	CPU3: 139396 branch misses

Cache Read/Write:
	CPU0: 2235211 cache reads
	CPU1: 2400072 cache reads
	CPU2: 22210610 cache reads
	CPU3: 4826446 cache reads

	CPU0: 134749 cache writes
	CPU1: 230862 cache writes
	CPU2: 201630 cache writes
	CPU3: 139396 cache writes

Level 1 cache & TLB:
	CPU0: 5061544 level 1 data cache
	CPU1: 6182543 level 1 data cache
	CPU2: 3888625 level 1 data cache
	CPU3: 4584389 level 1 data cache

	CPU0: 140726573710384 level 1 instruct cache
	CPU1: 93965747773648 level 1 instruct cache
	CPU2: 140726573710128 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 183700 last level cache
	CPU1: 194442 last level cache
	CPU2: 218126 last level cache
	CPU3: 195593 last level cache

	CPU0: 5061544 data TLB
	CPU1: 6182504 data TLB
	CPU2: 3890008 data TLB
	CPU3: 4585230 data TLB

	CPU0: 49367 instruct TLB
	CPU1: 57752 instruct TLB
	CPU2: 50410 instruct TLB
	CPU3: 40779 instruct TLB
HW Instruction Count:
	CPU0: Used 13351991 instructions
	CPU1: Used 9477158 instructions
	CPU2: Used 115884835 instructions
	CPU3: Used 115884835 instructions

Hardware misses:
	CPU0: 2390382 cache misses
	CPU1: 1763966 cache misses
	CPU2: 1758548 cache misses
	CPU3: 1758548 cache misses

	CPU0: 274633 branch misses
	CPU1: 181402 branch misses
	CPU2: 215732 branch misses
	CPU3: 141492 branch misses

Cache Read/Write:
	CPU0: 2697280 cache reads
	CPU1: 22714146 cache reads
	CPU2: 7992162 cache reads
	CPU3: 3629402 cache reads

	CPU0: 274633 cache writes
	CPU1: 181402 cache writes
	CPU2: 215732 cache writes
	CPU3: 141492 cache writes

Level 1 cache & TLB:
	CPU0: 3740680 level 1 data cache
	CPU1: 4534568 level 1 data cache
	CPU2: 8006461 level 1 data cache
	CPU3: 2635638 level 1 data cache

	CPU0: 140737079657680 level 1 instruct cache
	CPU1: 94839601250512 level 1 instruct cache
	CPU2: 140737079657424 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 266190 last level cache
	CPU1: 224555 last level cache
	CPU2: 140324 last level cache
	CPU3: 109139 last level cache

	CPU0: 3740680 data TLB
	CPU1: 4534568 data TLB
	CPU2: 8006421 data TLB
	CPU3: 2635638 data TLB

	CPU0: 50550 instruct TLB
	CPU1: 45283 instruct TLB
	CPU2: 55395 instruct TLB
	CPU3: 34488 instruct TLB
HW Instruction Count:
	CPU0: Used 29323152 instructions
	CPU1: Used 14296584 instructions
	CPU2: Used 81796942 instructions
	CPU3: Used 81796942 instructions

Hardware misses:
	CPU0: 5225051 cache misses
	CPU1: 11964439 cache misses
	CPU2: 4511656 cache misses
	CPU3: 4511656 cache misses

	CPU0: 603075 branch misses
	CPU1: 1331720 branch misses
	CPU2: 497474 branch misses
	CPU3: 455225 branch misses

Cache Read/Write:
	CPU0: 21099471 cache reads
	CPU1: 29186217 cache reads
	CPU2: 18344487 cache reads
	CPU3: 6449023 cache reads

	CPU0: 603075 cache writes
	CPU1: 1331720 cache writes
	CPU2: 497474 cache writes
	CPU3: 455225 cache writes

Level 1 cache & TLB:
	CPU0: 7111613 level 1 data cache
	CPU1: 13691133 level 1 data cache
	CPU2: 210213416 level 1 data cache
	CPU3: 8616125 level 1 data cache

	CPU0: 140729260901840 level 1 instruct cache
	CPU1: 94151185465552 level 1 instruct cache
	CPU2: 140729260901584 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 198188 last level cache
	CPU1: 687897 last level cache
	CPU2: 4679520 last level cache
	CPU3: 152122 last level cache

	CPU0: 7111574 data TLB
	CPU1: 13691133 data TLB
	CPU2: 210213416 data TLB
	CPU3: 8616125 data TLB

	CPU0: 75374 instruct TLB
	CPU1: 118139 instruct TLB
	CPU2: 732302 instruct TLB
	CPU3: 48380 instruct TLB
HW Instruction Count:
	CPU0: Used 4739524 instructions
	CPU1: Used 26125825 instructions
	CPU2: Used 100758279 instructions
	CPU3: Used 100758279 instructions

Hardware misses:
	CPU0: 7196358 cache misses
	CPU1: 2387679 cache misses
	CPU2: 3303282 cache misses
	CPU3: 3303282 cache misses

	CPU0: 873695 branch misses
	CPU1: 647646 branch misses
	CPU2: 546116 branch misses
	CPU3: 716582 branch misses

Cache Read/Write:
	CPU0: 42166480 cache reads
	CPU1: 7670180 cache reads
	CPU2: 26324787 cache reads
	CPU3: 9905486 cache reads

	CPU0: 873695 cache writes
	CPU1: 647646 cache writes
	CPU2: 546116 cache writes
	CPU3: 716582 cache writes

Level 1 cache & TLB:
	CPU0: 10263130 level 1 data cache
	CPU1: 7621620 level 1 data cache
	CPU2: 19254471 level 1 data cache
	CPU3: 26280443 level 1 data cache

	CPU0: 140721389262432 level 1 instruct cache
	CPU1: 94420946276560 level 1 instruct cache
	CPU2: 140721389262176 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 359410 last level cache
	CPU1: 362472 last level cache
	CPU2: 670880 last level cache
	CPU3: 807653 last level cache

	CPU0: 10263130 data TLB
	CPU1: 7625311 data TLB
	CPU2: 19254471 data TLB
	CPU3: 26280403 data TLB

	CPU0: 90541 instruct TLB
	CPU1: 92050 instruct TLB
	CPU2: 200930 instruct TLB
	CPU3: 243422 instruct TLB
HW Instruction Count:
	CPU0: Used 73762032 instructions
	CPU1: Used 24361866 instructions
	CPU2: Used 119768729 instructions
	CPU3: Used 119768729 instructions

Hardware misses:
	CPU0: 4366574 cache misses
	CPU1: 5619742 cache misses
	CPU2: 13835999 cache misses
	CPU3: 13835999 cache misses

	CPU0: 945349 branch misses
	CPU1: 1292026 branch misses
	CPU2: 6396615 branch misses
	CPU3: 6267411 branch misses

Cache Read/Write:
	CPU0: 206363955 cache reads
	CPU1: 131809224 cache reads
	CPU2: 149674108 cache reads
	CPU3: 241677014 cache reads

	CPU0: 945349 cache writes
	CPU1: 1292026 cache writes
	CPU2: 6396615 cache writes
	CPU3: 6267411 cache writes

Level 1 cache & TLB:
	CPU0: 246613664 level 1 data cache
	CPU1: 366393970 level 1 data cache
	CPU2: 255425265 level 1 data cache
	CPU3: 964393505 level 1 data cache

	CPU0: 140725698685072 level 1 instruct cache
	CPU1: 94665349312720 level 1 instruct cache
	CPU2: 140725698684816 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 4382681 last level cache
	CPU1: 6037768 last level cache
	CPU2: 4714690 last level cache
	CPU3: 7521785 last level cache

	CPU0: 246613624 data TLB
	CPU1: 366398262 data TLB
	CPU2: 255425265 data TLB
	CPU3: 964393505 data TLB

	CPU0: 2086237 instruct TLB
	CPU1: 3106202 instruct TLB
	CPU2: 2237379 instruct TLB
	CPU3: 3428503 instruct TLB
HW Instruction Count:
	CPU0: Used 617909173 instructions
	CPU1: Used 1694267422 instructions
	CPU2: Used 586906385 instructions
	CPU3: Used 586906385 instructions

Hardware misses:
	CPU0: 5995626 cache misses
	CPU1: 6469044 cache misses
	CPU2: 9674299 cache misses
	CPU3: 9674299 cache misses

	CPU0: 1762383 branch misses
	CPU1: 1764986 branch misses
	CPU2: 2435385 branch misses
	CPU3: 2492326 branch misses

Cache Read/Write:
	CPU0: 2381639 cache reads
	CPU1: 23656858 cache reads
	CPU2: 1937321 cache reads
	CPU3: 4285731 cache reads

	CPU0: 1762383 cache writes
	CPU1: 1764986 cache writes
	CPU2: 2435385 cache writes
	CPU3: 2492326 cache writes

Level 1 cache & TLB:
	CPU0: 2367355 level 1 data cache
	CPU1: 6830000 level 1 data cache
	CPU2: 7562795 level 1 data cache
	CPU3: 1249173 level 1 data cache

	CPU0: 140728830303024 level 1 instruct cache
	CPU1: 94400653250768 level 1 instruct cache
	CPU2: 140728830302768 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 85435 last level cache
	CPU1: 175326 last level cache
	CPU2: 401453 last level cache
	CPU3: 100124 last level cache

	CPU0: 2367355 data TLB
	CPU1: 6830000 data TLB
	CPU2: 7562795 data TLB
	CPU3: 1249135 data TLB

	CPU0: 29953 instruct TLB
	CPU1: 52550 instruct TLB
	CPU2: 93471 instruct TLB
	CPU3: 14232 instruct TLB
HW Instruction Count:
	CPU0: Used 8793636 instructions
	CPU1: Used 28098186 instructions
	CPU2: Used 32639177 instructions
	CPU3: Used 32639177 instructions

Hardware misses:
	CPU0: 1800315 cache misses
	CPU1: 1357220 cache misses
	CPU2: 3580192 cache misses
	CPU3: 3580192 cache misses

	CPU0: 172412 branch misses
	CPU1: 135951 branch misses
	CPU2: 526372 branch misses
	CPU3: 156690 branch misses

Cache Read/Write:
	CPU0: 2255768 cache reads
	CPU1: 714320 cache reads
	CPU2: 9410972 cache reads
	CPU3: 4628773 cache reads

	CPU0: 172412 cache writes
	CPU1: 135951 cache writes
	CPU2: 526372 cache writes
	CPU3: 156690 cache writes

Level 1 cache & TLB:
	CPU0: 4004493 level 1 data cache
	CPU1: 2767079 level 1 data cache
	CPU2: 5301831 level 1 data cache
	CPU3: 20096617 level 1 data cache

	CPU0: 140736446911392 level 1 instruct cache
	CPU1: 94253728604368 level 1 instruct cache
	CPU2: 140736446911136 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 137852 last level cache
	CPU1: 165798 last level cache
	CPU2: 181919 last level cache
	CPU3: 497924 last level cache

	CPU0: 4004675 data TLB
	CPU1: 2766964 data TLB
	CPU2: 5300878 data TLB
	CPU3: 20096617 data TLB

	CPU0: 34940 instruct TLB
	CPU1: 30748 instruct TLB
	CPU2: 59568 instruct TLB
	CPU3: 38688 instruct TLB
HW Instruction Count:
	CPU0: Used 30917349 instructions
	CPU1: Used 64707160 instructions
	CPU2: Used 17610236 instructions
	CPU3: Used 17610236 instructions

Hardware misses:
	CPU0: 1764545 cache misses
	CPU1: 2680397 cache misses
	CPU2: 2850918 cache misses
	CPU3: 2850918 cache misses

	CPU0: 217507 branch misses
	CPU1: 279972 branch misses
	CPU2: 431418 branch misses
	CPU3: 107392 branch misses

Cache Read/Write:
	CPU0: 27097926 cache reads
	CPU1: 10171807 cache reads
	CPU2: 27025890 cache reads
	CPU3: 17436619 cache reads

	CPU0: 217507 cache writes
	CPU1: 279972 cache writes
	CPU2: 431418 cache writes
	CPU3: 107392 cache writes

Level 1 cache & TLB:
	CPU0: 6002216 level 1 data cache
	CPU1: 3185343 level 1 data cache
	CPU2: 7382021 level 1 data cache
	CPU3: 19964934 level 1 data cache

	CPU0: 140733003519472 level 1 instruct cache
	CPU1: 93943587746000 level 1 instruct cache
	CPU2: 140733003519216 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 121778 last level cache
	CPU1: 171659 last level cache
	CPU2: 278277 last level cache
	CPU3: 557686 last level cache

	CPU0: 6002216 data TLB
	CPU1: 3185343 data TLB
	CPU2: 7381980 data TLB
	CPU3: 19964934 data TLB

	CPU0: 44246 instruct TLB
	CPU1: 40075 instruct TLB
	CPU2: 71991 instruct TLB
	CPU3: 43920 instruct TLB
HW Instruction Count:
	CPU0: Used 18641408 instructions
	CPU1: Used 17906792 instructions
	CPU2: Used 10851906 instructions
	CPU3: Used 10851906 instructions

Hardware misses:
	CPU0: 2001633 cache misses
	CPU1: 994367 cache misses
	CPU2: 2484585 cache misses
	CPU3: 2484585 cache misses

	CPU0: 1230463 branch misses
	CPU1: 123531 branch misses
	CPU2: 255396 branch misses
	CPU3: 414216 branch misses

Cache Read/Write:
	CPU0: 4962204 cache reads
	CPU1: 1608834 cache reads
	CPU2: 4512892 cache reads
	CPU3: 4485156 cache reads

	CPU0: 1230463 cache writes
	CPU1: 123531 cache writes
	CPU2: 255396 cache writes
	CPU3: 414216 cache writes

Level 1 cache & TLB:
	CPU0: 3876348 level 1 data cache
	CPU1: 3263335 level 1 data cache
	CPU2: 3951477 level 1 data cache
	CPU3: 4734249 level 1 data cache

	CPU0: 140720909757728 level 1 instruct cache
	CPU1: 93992732250320 level 1 instruct cache
	CPU2: 140720909757472 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 188227 last level cache
	CPU1: 93223 last level cache
	CPU2: 239588 last level cache
	CPU3: 212300 last level cache

	CPU0: 3876348 data TLB
	CPU1: 3263335 data TLB
	CPU2: 3951477 data TLB
	CPU3: 4734209 data TLB

	CPU0: 37862 instruct TLB
	CPU1: 31147 instruct TLB
	CPU2: 60960 instruct TLB
	CPU3: 44800 instruct TLB
HW Instruction Count:
	CPU0: Used 37407660 instructions
	CPU1: Used 81805875 instructions
	CPU2: Used 64762393 instructions
	CPU3: Used 64762393 instructions

Hardware misses:
	CPU0: 1185867 cache misses
	CPU1: 2107715 cache misses
	CPU2: 1353637 cache misses
	CPU3: 1353637 cache misses

	CPU0: 145145 branch misses
	CPU1: 214326 branch misses
	CPU2: 190692 branch misses
	CPU3: 246610 branch misses

Cache Read/Write:
	CPU0: 19056377 cache reads
	CPU1: 4538696 cache reads
	CPU2: 5121669 cache reads
	CPU3: 4930586 cache reads

	CPU0: 145145 cache writes
	CPU1: 214326 cache writes
	CPU2: 190692 cache writes
	CPU3: 246610 cache writes

Level 1 cache & TLB:
	CPU0: 6292207 level 1 data cache
	CPU1: 3373700 level 1 data cache
	CPU2: 3147180 level 1 data cache
	CPU3: 2500608 level 1 data cache

	CPU0: 140734861891376 level 1 instruct cache
	CPU1: 93998225182928 level 1 instruct cache
	CPU2: 140734861891120 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 212757 last level cache
	CPU1: 142145 last level cache
	CPU2: 184948 last level cache
	CPU3: 148279 last level cache

	CPU0: 6292207 data TLB
	CPU1: 3373661 data TLB
	CPU2: 3144457 data TLB
	CPU3: 2500608 data TLB

	CPU0: 53313 instruct TLB
	CPU1: 30194 instruct TLB
	CPU2: 40238 instruct TLB
	CPU3: 29024 instruct TLB
HW Instruction Count:
	CPU0: Used 12090543 instructions
	CPU1: Used 16477663 instructions
	CPU2: Used 96187461 instructions
	CPU3: Used 96187461 instructions

Hardware misses:
	CPU0: 2093811 cache misses
	CPU1: 1720777 cache misses
	CPU2: 1051524 cache misses
	CPU3: 1051524 cache misses

	CPU0: 216553 branch misses
	CPU1: 165168 branch misses
	CPU2: 141818 branch misses
	CPU3: 177561 branch misses

Cache Read/Write:
	CPU0: 2118024 cache reads
	CPU1: 5045984 cache reads
	CPU2: 5145092 cache reads
	CPU3: 20571255 cache reads

	CPU0: 216553 cache writes
	CPU1: 165168 cache writes
	CPU2: 141818 cache writes
	CPU3: 177561 cache writes

Level 1 cache & TLB:
	CPU0: 4284494 level 1 data cache
	CPU1: 4511014 level 1 data cache
	CPU2: 5442954 level 1 data cache
	CPU3: 3081618 level 1 data cache

	CPU0: 140724193628352 level 1 instruct cache
	CPU1: 94221286252752 level 1 instruct cache
	CPU2: 140724193628096 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 228115 last level cache
	CPU1: 139822 last level cache
	CPU2: 184644 last level cache
	CPU3: 152921 last level cache

	CPU0: 4284494 data TLB
	CPU1: 4511014 data TLB
	CPU2: 5442914 data TLB
	CPU3: 3081618 data TLB

	CPU0: 54841 instruct TLB
	CPU1: 36787 instruct TLB
	CPU2: 50500 instruct TLB
	CPU3: 28923 instruct TLB
HW Instruction Count:
	CPU0: Used 31652844 instructions
	CPU1: Used 8745327 instructions
	CPU2: Used 28047514 instructions
	CPU3: Used 28047514 instructions

Hardware misses:
	CPU0: 736598 cache misses
	CPU1: 1025589 cache misses
	CPU2: 3202717 cache misses
	CPU3: 3202717 cache misses

	CPU0: 89736 branch misses
	CPU1: 95776 branch misses
	CPU2: 320170 branch misses
	CPU3: 198230 branch misses

Cache Read/Write:
	CPU0: 3695765 cache reads
	CPU1: 1565651 cache reads
	CPU2: 5303668 cache reads
	CPU3: 4806677 cache reads

	CPU0: 89736 cache writes
	CPU1: 95776 cache writes
	CPU2: 320170 cache writes
	CPU3: 198230 cache writes

Level 1 cache & TLB:
	CPU0: 4670716 level 1 data cache
	CPU1: 4344267 level 1 data cache
	CPU2: 6437892 level 1 data cache
	CPU3: 20589893 level 1 data cache

	CPU0: 140733466521024 level 1 instruct cache
	CPU1: 93848852570320 level 1 instruct cache
	CPU2: 140733466520768 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 207582 last level cache
	CPU1: 129841 last level cache
	CPU2: 224602 last level cache
	CPU3: 563828 last level cache

	CPU0: 4670675 data TLB
	CPU1: 4344267 data TLB
	CPU2: 6437892 data TLB
	CPU3: 20589893 data TLB

	CPU0: 48695 instruct TLB
	CPU1: 38671 instruct TLB
	CPU2: 61172 instruct TLB
	CPU3: 42814 instruct TLB
HW Instruction Count:
	CPU0: Used 44849067 instructions
	CPU1: Used 16597698 instructions
	CPU2: Used 17635195 instructions
	CPU3: Used 17635195 instructions

Hardware misses:
	CPU0: 2519726 cache misses
	CPU1: 1291790 cache misses
	CPU2: 1211779 cache misses
	CPU3: 1211779 cache misses

	CPU0: 412371 branch misses
	CPU1: 133967 branch misses
	CPU2: 125384 branch misses
	CPU3: 282268 branch misses

Cache Read/Write:
	CPU0: 6427681 cache reads
	CPU1: 3225227 cache reads
	CPU2: 2452360 cache reads
	CPU3: 2854090 cache reads

	CPU0: 412371 cache writes
	CPU1: 133967 cache writes
	CPU2: 125384 cache writes
	CPU3: 282268 cache writes

Level 1 cache & TLB:
	CPU0: 3604856 level 1 data cache
	CPU1: 4437727 level 1 data cache
	CPU2: 19084270 level 1 data cache
	CPU3: 4765041 level 1 data cache

	CPU0: 140720361889824 level 1 instruct cache
	CPU1: 93993209974992 level 1 instruct cache
	CPU2: 140720361889568 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 147362 last level cache
	CPU1: 162660 last level cache
	CPU2: 491385 last level cache
	CPU3: 215884 last level cache

	CPU0: 3604856 data TLB
	CPU1: 4437686 data TLB
	CPU2: 19084270 data TLB
	CPU3: 4765041 data TLB

	CPU0: 33703 instruct TLB
	CPU1: 51182 instruct TLB
	CPU2: 35373 instruct TLB
	CPU3: 44039 instruct TLB
HW Instruction Count:
	CPU0: Used 6832734 instructions
	CPU1: Used 31547993 instructions
	CPU2: Used 23112595 instructions
	CPU3: Used 23112595 instructions

Hardware misses:
	CPU0: 2170908 cache misses
	CPU1: 1721051 cache misses
	CPU2: 2164412 cache misses
	CPU3: 2164412 cache misses

	CPU0: 244810 branch misses
	CPU1: 187254 branch misses
	CPU2: 383795 branch misses
	CPU3: 220535 branch misses

Cache Read/Write:
	CPU0: 3761440 cache reads
	CPU1: 9390786 cache reads
	CPU2: 7631051 cache reads
	CPU3: 6117338 cache reads

	CPU0: 244810 cache writes
	CPU1: 187254 cache writes
	CPU2: 383795 cache writes
	CPU3: 220535 cache writes

Level 1 cache & TLB:
	CPU0: 2207074 level 1 data cache
	CPU1: 5930279 level 1 data cache
	CPU2: 18815222 level 1 data cache
	CPU3: 6998138 level 1 data cache

	CPU0: 140727564582432 level 1 instruct cache
	CPU1: 94212028154064 level 1 instruct cache
	CPU2: 140727564582176 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 148476 last level cache
	CPU1: 155867 last level cache
	CPU2: 480457 last level cache
	CPU3: 242617 last level cache

	CPU0: 2207074 data TLB
	CPU1: 5930279 data TLB
	CPU2: 18815222 data TLB
	CPU3: 6998097 data TLB

	CPU0: 25450 instruct TLB
	CPU1: 45593 instruct TLB
	CPU2: 43609 instruct TLB
	CPU3: 63814 instruct TLB
HW Instruction Count:
	CPU0: Used 31976299 instructions
	CPU1: Used 30535398 instructions
	CPU2: Used 19048089 instructions
	CPU3: Used 19048089 instructions

Hardware misses:
	CPU0: 1375781 cache misses
	CPU1: 1278773 cache misses
	CPU2: 2238566 cache misses
	CPU3: 2238566 cache misses

	CPU0: 153078 branch misses
	CPU1: 127515 branch misses
	CPU2: 245215 branch misses
	CPU3: 166103 branch misses

Cache Read/Write:
	CPU0: 4113980 cache reads
	CPU1: 22269880 cache reads
	CPU2: 4466423 cache reads
	CPU3: 1459846 cache reads

	CPU0: 153078 cache writes
	CPU1: 127515 cache writes
	CPU2: 245215 cache writes
	CPU3: 166103 cache writes

Level 1 cache & TLB:
	CPU0: 5166883 level 1 data cache
	CPU1: 4896674 level 1 data cache
	CPU2: 14631111 level 1 data cache
	CPU3: 3220088 level 1 data cache

	CPU0: 140726805191472 level 1 instruct cache
	CPU1: 94718189883600 level 1 instruct cache
	CPU2: 140726805191216 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 215957 last level cache
	CPU1: 141865 last level cache
	CPU2: 553677 last level cache
	CPU3: 168783 last level cache

	CPU0: 5168638 data TLB
	CPU1: 4896674 data TLB
	CPU2: 14631069 data TLB
	CPU3: 3220402 data TLB

	CPU0: 51619 instruct TLB
	CPU1: 43369 instruct TLB
	CPU2: 134558 instruct TLB
	CPU3: 29556 instruct TLB
HW Instruction Count:
	CPU0: Used 93084652 instructions
	CPU1: Used 13748563 instructions
	CPU2: Used 29418342 instructions
	CPU3: Used 29418342 instructions

Hardware misses:
	CPU0: 1471348 cache misses
	CPU1: 1074959 cache misses
	CPU2: 1935643 cache misses
	CPU3: 1935643 cache misses

	CPU0: 159312 branch misses
	CPU1: 123229 branch misses
	CPU2: 212361 branch misses
	CPU3: 205635 branch misses

Cache Read/Write:
	CPU0: 2989901 cache reads
	CPU1: 5349563 cache reads
	CPU2: 22029353 cache reads
	CPU3: 1959105 cache reads

	CPU0: 159312 cache writes
	CPU1: 123229 cache writes
	CPU2: 212361 cache writes
	CPU3: 205635 cache writes

Level 1 cache & TLB:
	CPU0: 4907362 level 1 data cache
	CPU1: 2871325 level 1 data cache
	CPU2: 2898726 level 1 data cache
	CPU3: 4721306 level 1 data cache

	CPU0: 140723990340112 level 1 instruct cache
	CPU1: 94014303965392 level 1 instruct cache
	CPU2: 140723990339856 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 175220 last level cache
	CPU1: 181329 last level cache
	CPU2: 104051 last level cache
	CPU3: 190126 last level cache

	CPU0: 4907321 data TLB
	CPU1: 2871325 data TLB
	CPU2: 2898726 data TLB
	CPU3: 4721306 data TLB

	CPU0: 56359 instruct TLB
	CPU1: 41315 instruct TLB
	CPU2: 25885 instruct TLB
	CPU3: 47474 instruct TLB
HW Instruction Count:
	CPU0: Used 98275245 instructions
	CPU1: Used 25481760 instructions
	CPU2: Used 20714685 instructions
	CPU3: Used 20714685 instructions

Hardware misses:
	CPU0: 1282903 cache misses
	CPU1: 2697883 cache misses
	CPU2: 794977 cache misses
	CPU3: 794977 cache misses

	CPU0: 136776 branch misses
	CPU1: 256043 branch misses
	CPU2: 100477 branch misses
	CPU3: 244116 branch misses

Cache Read/Write:
	CPU0: 4991891 cache reads
	CPU1: 20524276 cache reads
	CPU2: 483265 cache reads
	CPU3: 7562086 cache reads

	CPU0: 136776 cache writes
	CPU1: 256043 cache writes
	CPU2: 100477 cache writes
	CPU3: 244116 cache writes

Level 1 cache & TLB:
	CPU0: 5469455 level 1 data cache
	CPU1: 4718481 level 1 data cache
	CPU2: 4261214 level 1 data cache
	CPU3: 3110686 level 1 data cache

	CPU0: 140730926684976 level 1 instruct cache
	CPU1: 94660663828688 level 1 instruct cache
	CPU2: 140730926684720 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 152357 last level cache
	CPU1: 176255 last level cache
	CPU2: 180684 last level cache
	CPU3: 197038 last level cache

	CPU0: 5469455 data TLB
	CPU1: 4718439 data TLB
	CPU2: 4261214 data TLB
	CPU3: 3110686 data TLB

	CPU0: 56352 instruct TLB
	CPU1: 47935 instruct TLB
	CPU2: 37662 instruct TLB
	CPU3: 34918 instruct TLB
HW Instruction Count:
	CPU0: Used 16065485 instructions
	CPU1: Used 37467492 instructions
	CPU2: Used 18436814 instructions
	CPU3: Used 18436814 instructions

Hardware misses:
	CPU0: 1651063 cache misses
	CPU1: 3772846 cache misses
	CPU2: 604588 cache misses
	CPU3: 604588 cache misses

	CPU0: 195862 branch misses
	CPU1: 546113 branch misses
	CPU2: 81962 branch misses
	CPU3: 327990 branch misses

Cache Read/Write:
	CPU0: 1439613 cache reads
	CPU1: 4825763 cache reads
	CPU2: 2960286 cache reads
	CPU3: 6081858 cache reads

	CPU0: 195862 cache writes
	CPU1: 546113 cache writes
	CPU2: 81962 cache writes
	CPU3: 327990 cache writes

Level 1 cache & TLB:
	CPU0: 2881305 level 1 data cache
	CPU1: 3360902 level 1 data cache
	CPU2: 21149773 level 1 data cache
	CPU3: 4800290 level 1 data cache

	CPU0: 140733091628400 level 1 instruct cache
	CPU1: 94309251829968 level 1 instruct cache
	CPU2: 140733091628144 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 179580 last level cache
	CPU1: 163064 last level cache
	CPU2: 535700 last level cache
	CPU3: 133514 last level cache

	CPU0: 2881305 data TLB
	CPU1: 3360902 data TLB
	CPU2: 21149734 data TLB
	CPU3: 4800290 data TLB

	CPU0: 31240 instruct TLB
	CPU1: 36160 instruct TLB
	CPU2: 61755 instruct TLB
	CPU3: 42259 instruct TLB
HW Instruction Count:
	CPU0: Used 10106230 instructions
	CPU1: Used 17458987 instructions
	CPU2: Used 16270431 instructions
	CPU3: Used 16270431 instructions

Hardware misses:
	CPU0: 1188976 cache misses
	CPU1: 2389038 cache misses
	CPU2: 2026314 cache misses
	CPU3: 2026314 cache misses

	CPU0: 125502 branch misses
	CPU1: 241183 branch misses
	CPU2: 255351 branch misses
	CPU3: 348082 branch misses

Cache Read/Write:
	CPU0: 1282100 cache reads
	CPU1: 5029108 cache reads
	CPU2: 8073655 cache reads
	CPU3: 5067155 cache reads

	CPU0: 125502 cache writes
	CPU1: 241183 cache writes
	CPU2: 255351 cache writes
	CPU3: 348082 cache writes

Level 1 cache & TLB:
	CPU0: 4930596 level 1 data cache
	CPU1: 3586725 level 1 data cache
	CPU2: 23475248 level 1 data cache
	CPU3: 854457 level 1 data cache

	CPU0: 140733933369968 level 1 instruct cache
	CPU1: 94789273628880 level 1 instruct cache
	CPU2: 140733933369712 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 189318 last level cache
	CPU1: 160425 last level cache
	CPU2: 561499 last level cache
	CPU3: 115932 last level cache

	CPU0: 4930555 data TLB
	CPU1: 3586725 data TLB
	CPU2: 23475248 data TLB
	CPU3: 854457 data TLB

	CPU0: 42266 instruct TLB
	CPU1: 38089 instruct TLB
	CPU2: 62160 instruct TLB
	CPU3: 17830 instruct TLB
HW Instruction Count:
	CPU0: Used 8842403 instructions
	CPU1: Used 4107423 instructions
	CPU2: Used 18707631 instructions
	CPU3: Used 18707631 instructions

Hardware misses:
	CPU0: 1383800 cache misses
	CPU1: 1154550 cache misses
	CPU2: 1938991 cache misses
	CPU3: 1938991 cache misses

	CPU0: 147060 branch misses
	CPU1: 135468 branch misses
	CPU2: 206815 branch misses
	CPU3: 539254 branch misses

Cache Read/Write:
	CPU0: 5583570 cache reads
	CPU1: 4396492 cache reads
	CPU2: 2214950 cache reads
	CPU3: 6733308 cache reads

	CPU0: 147060 cache writes
	CPU1: 135468 cache writes
	CPU2: 206815 cache writes
	CPU3: 539254 cache writes

Level 1 cache & TLB:
	CPU0: 720181 level 1 data cache
	CPU1: 7868855 level 1 data cache
	CPU2: 2342589 level 1 data cache
	CPU3: 6564182 level 1 data cache

	CPU0: 140722112028592 level 1 instruct cache
	CPU1: 93942422659280 level 1 instruct cache
	CPU2: 140722112028336 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 105049 last level cache
	CPU1: 154159 last level cache
	CPU2: 148985 last level cache
	CPU3: 303020 last level cache

	CPU0: 720142 data TLB
	CPU1: 7868855 data TLB
	CPU2: 2342589 data TLB
	CPU3: 6564182 data TLB

	CPU0: 14158 instruct TLB
	CPU1: 59891 instruct TLB
	CPU2: 32232 instruct TLB
	CPU3: 59441 instruct TLB
HW Instruction Count:
	CPU0: Used 7633015 instructions
	CPU1: Used 24734708 instructions
	CPU2: Used 27512073 instructions
	CPU3: Used 27512073 instructions

Hardware misses:
	CPU0: 5232123 cache misses
	CPU1: 1507176 cache misses
	CPU2: 2701335 cache misses
	CPU3: 2701335 cache misses

	CPU0: 598825 branch misses
	CPU1: 202026 branch misses
	CPU2: 299753 branch misses
	CPU3: 757936 branch misses

Cache Read/Write:
	CPU0: 38603329 cache reads
	CPU1: 11407165 cache reads
	CPU2: 25089857 cache reads
	CPU3: 35054028 cache reads

	CPU0: 598825 cache writes
	CPU1: 202026 cache writes
	CPU2: 299753 cache writes
	CPU3: 757936 cache writes

Level 1 cache & TLB:
	CPU0: 212866423 level 1 data cache
	CPU1: 12879025 level 1 data cache
	CPU2: 7442945 level 1 data cache
	CPU3: 23116470 level 1 data cache

	CPU0: 140724830702640 level 1 instruct cache
	CPU1: 94798448382160 level 1 instruct cache
	CPU2: 140724830702384 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 4623559 last level cache
	CPU1: 599461 last level cache
	CPU2: 305120 last level cache
	CPU3: 780464 last level cache

	CPU0: 212866423 data TLB
	CPU1: 12879025 data TLB
	CPU2: 7442906 data TLB
	CPU3: 23116470 data TLB

	CPU0: 720336 instruct TLB
	CPU1: 84366 instruct TLB
	CPU2: 57493 instruct TLB
	CPU3: 161795 instruct TLB
HW Instruction Count:
	CPU0: Used 13657147 instructions
	CPU1: Used 108708213 instructions
	CPU2: Used 19051876 instructions
	CPU3: Used 19051876 instructions

Hardware misses:
	CPU0: 733018 cache misses
	CPU1: 1555320 cache misses
	CPU2: 3503019 cache misses
	CPU3: 3503019 cache misses

	CPU0: 75243 branch misses
	CPU1: 191443 branch misses
	CPU2: 348923 branch misses
	CPU3: 125742 branch misses

Cache Read/Write:
	CPU0: 2129437 cache reads
	CPU1: 2607762 cache reads
	CPU2: 2525799 cache reads
	CPU3: 22421016 cache reads

	CPU0: 75243 cache writes
	CPU1: 191443 cache writes
	CPU2: 348923 cache writes
	CPU3: 125742 cache writes

Level 1 cache & TLB:
	CPU0: 3410452 level 1 data cache
	CPU1: 6351643 level 1 data cache
	CPU2: 1109659 level 1 data cache
	CPU3: 4186675 level 1 data cache

	CPU0: 140724269664656 level 1 instruct cache
	CPU1: 94640045187280 level 1 instruct cache
	CPU2: 140724269664400 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 83583 last level cache
	CPU1: 316246 last level cache
	CPU2: 117637 last level cache
	CPU3: 185994 last level cache

	CPU0: 3410452 data TLB
	CPU1: 6351643 data TLB
	CPU2: 1109619 data TLB
	CPU3: 4186675 data TLB

	CPU0: 24248 instruct TLB
	CPU1: 69935 instruct TLB
	CPU2: 11614 instruct TLB
	CPU3: 45059 instruct TLB
HW Instruction Count:
	CPU0: Used 38354179 instructions
	CPU1: Used 14921280 instructions
	CPU2: Used 11000787 instructions
	CPU3: Used 11000787 instructions

Hardware misses:
	CPU0: 959945 cache misses
	CPU1: 1492004 cache misses
	CPU2: 3326161 cache misses
	CPU3: 3326161 cache misses

	CPU0: 110003 branch misses
	CPU1: 183233 branch misses
	CPU2: 370084 branch misses
	CPU3: 123270 branch misses

Cache Read/Write:
	CPU0: 8443394 cache reads
	CPU1: 23741089 cache reads
	CPU2: 23151200 cache reads
	CPU3: 35888206 cache reads

	CPU0: 110003 cache writes
	CPU1: 183233 cache writes
	CPU2: 370084 cache writes
	CPU3: 123270 cache writes

Level 1 cache & TLB:
	CPU0: 5031800 level 1 data cache
	CPU1: 1670172 level 1 data cache
	CPU2: 4708007 level 1 data cache
	CPU3: 4969008 level 1 data cache

	CPU0: 140737258283392 level 1 instruct cache
	CPU1: 94861227966672 level 1 instruct cache
	CPU2: 140737258283136 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 132126 last level cache
	CPU1: 108161 last level cache
	CPU2: 230378 last level cache
	CPU3: 242240 last level cache

	CPU0: 5031762 data TLB
	CPU1: 1670172 data TLB
	CPU2: 4708007 data TLB
	CPU3: 4969008 data TLB

	CPU0: 44462 instruct TLB
	CPU1: 19588 instruct TLB
	CPU2: 52276 instruct TLB
	CPU3: 58231 instruct TLB
HW Instruction Count:
	CPU0: Used 39143890 instructions
	CPU1: Used 67605245 instructions
	CPU2: Used 4123005 instructions
	CPU3: Used 4123005 instructions

Hardware misses:
	CPU0: 2487983 cache misses
	CPU1: 1553481 cache misses
	CPU2: 1149844 cache misses
	CPU3: 1149844 cache misses

	CPU0: 255112 branch misses
	CPU1: 165752 branch misses
	CPU2: 132092 branch misses
	CPU3: 153832 branch misses

Cache Read/Write:
	CPU0: 3314906 cache reads
	CPU1: 5470434 cache reads
	CPU2: 3698933 cache reads
	CPU3: 1693515 cache reads

	CPU0: 255112 cache writes
	CPU1: 165752 cache writes
	CPU2: 132092 cache writes
	CPU3: 153832 cache writes

Level 1 cache & TLB:
	CPU0: 3403815 level 1 data cache
	CPU1: 21518327 level 1 data cache
	CPU2: 2730529 level 1 data cache
	CPU3: 2140383 level 1 data cache

	CPU0: 140728981727472 level 1 instruct cache
	CPU1: 94826877558992 level 1 instruct cache
	CPU2: 140728981727216 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 203743 last level cache
	CPU1: 469570 last level cache
	CPU2: 149873 last level cache
	CPU3: 186523 last level cache

	CPU0: 3403815 data TLB
	CPU1: 21518327 data TLB
	CPU2: 2730489 data TLB
	CPU3: 2140383 data TLB

	CPU0: 47743 instruct TLB
	CPU1: 47487 instruct TLB
	CPU2: 28140 instruct TLB
	CPU3: 25868 instruct TLB
HW Instruction Count:
	CPU0: Used 37893708 instructions
	CPU1: Used 6719365 instructions
	CPU2: Used 33962873 instructions
	CPU3: Used 33962873 instructions

Hardware misses:
	CPU0: 1595109 cache misses
	CPU1: 1280309 cache misses
	CPU2: 2002605 cache misses
	CPU3: 2002605 cache misses

	CPU0: 155179 branch misses
	CPU1: 131084 branch misses
	CPU2: 222081 branch misses
	CPU3: 437871 branch misses

Cache Read/Write:
	CPU0: 1970263 cache reads
	CPU1: 4441842 cache reads
	CPU2: 4772167 cache reads
	CPU3: 3440351 cache reads

	CPU0: 155179 cache writes
	CPU1: 131084 cache writes
	CPU2: 222081 cache writes
	CPU3: 437871 cache writes

Level 1 cache & TLB:
	CPU0: 2278706 level 1 data cache
	CPU1: 3385274 level 1 data cache
	CPU2: 3263628 level 1 data cache
	CPU3: 21139293 level 1 data cache

	CPU0: 140721872115520 level 1 instruct cache
	CPU1: 94045925855440 level 1 instruct cache
	CPU2: 140721872115264 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 143316 last level cache
	CPU1: 192116 last level cache
	CPU2: 102319 last level cache
	CPU3: 539639 last level cache

	CPU0: 2278706 data TLB
	CPU1: 3385274 data TLB
	CPU2: 3263628 data TLB
	CPU3: 21139253 data TLB

	CPU0: 27463 instruct TLB
	CPU1: 46729 instruct TLB
	CPU2: 32940 instruct TLB
	CPU3: 57162 instruct TLB
HW Instruction Count:
	CPU0: Used 4020691 instructions
	CPU1: Used 13235986 instructions
	CPU2: Used 44765348 instructions
	CPU3: Used 44765348 instructions

Hardware misses:
	CPU0: 2001580 cache misses
	CPU1: 2036473 cache misses
	CPU2: 1579125 cache misses
	CPU3: 1579125 cache misses

	CPU0: 207275 branch misses
	CPU1: 204659 branch misses
	CPU2: 177910 branch misses
	CPU3: 459760 branch misses

Cache Read/Write:
	CPU0: 3818517 cache reads
	CPU1: 3216361 cache reads
	CPU2: 4069767 cache reads
	CPU3: 6400305 cache reads

	CPU0: 207275 cache writes
	CPU1: 204659 cache writes
	CPU2: 177910 cache writes
	CPU3: 459760 cache writes

Level 1 cache & TLB:
	CPU0: 5461806 level 1 data cache
	CPU1: 4398896 level 1 data cache
	CPU2: 1746084 level 1 data cache
	CPU3: 20881283 level 1 data cache

	CPU0: 140729023324672 level 1 instruct cache
	CPU1: 94064649945296 level 1 instruct cache
	CPU2: 140729023324416 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 221876 last level cache
	CPU1: 124477 last level cache
	CPU2: 135528 last level cache
	CPU3: 546641 last level cache

	CPU0: 5461806 data TLB
	CPU1: 4401375 data TLB
	CPU2: 1746043 data TLB
	CPU3: 20881470 data TLB

	CPU0: 53872 instruct TLB
	CPU1: 30308 instruct TLB
	CPU2: 24390 instruct TLB
	CPU3: 61162 instruct TLB
HW Instruction Count:
	CPU0: Used 27499573 instructions
	CPU1: Used 22255918 instructions
	CPU2: Used 2334742 instructions
	CPU3: Used 2334742 instructions

Hardware misses:
	CPU0: 2008114 cache misses
	CPU1: 1659786 cache misses
	CPU2: 2187627 cache misses
	CPU3: 2187627 cache misses

	CPU0: 227311 branch misses
	CPU1: 182537 branch misses
	CPU2: 249933 branch misses
	CPU3: 199012 branch misses

Cache Read/Write:
	CPU0: 7523124 cache reads
	CPU1: 1950986 cache reads
	CPU2: 3143940 cache reads
	CPU3: 19624185 cache reads

	CPU0: 227311 cache writes
	CPU1: 182537 cache writes
	CPU2: 249933 cache writes
	CPU3: 199012 cache writes

Level 1 cache & TLB:
	CPU0: 4885860 level 1 data cache
	CPU1: 5029515 level 1 data cache
	CPU2: 2891314 level 1 data cache
	CPU3: 1587029 level 1 data cache

	CPU0: 140722178863168 level 1 instruct cache
	CPU1: 94693036912848 level 1 instruct cache
	CPU2: 140722178862912 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 109180 last level cache
	CPU1: 210672 last level cache
	CPU2: 219036 last level cache
	CPU3: 143515 last level cache

	CPU0: 4885820 data TLB
	CPU1: 5029515 data TLB
	CPU2: 2891314 data TLB
	CPU3: 1587029 data TLB

	CPU0: 42158 instruct TLB
	CPU1: 58269 instruct TLB
	CPU2: 34572 instruct TLB
	CPU3: 20016 instruct TLB
HW Instruction Count:
	CPU0: Used 40350467 instructions
	CPU1: Used 79082616 instructions
	CPU2: Used 74073598 instructions
	CPU3: Used 74073598 instructions

Hardware misses:
	CPU0: 2607770 cache misses
	CPU1: 2175923 cache misses
	CPU2: 837973 cache misses
	CPU3: 837973 cache misses

	CPU0: 266050 branch misses
	CPU1: 229115 branch misses
	CPU2: 108353 branch misses
	CPU3: 129887 branch misses

Cache Read/Write:
	CPU0: 6784078 cache reads
	CPU1: 6960209 cache reads
	CPU2: 1442377093 cache reads
	CPU3: 23548246 cache reads

	CPU0: 266050 cache writes
	CPU1: 229115 cache writes
	CPU2: 108353 cache writes
	CPU3: 129887 cache writes

Level 1 cache & TLB:
	CPU0: 1821991 level 1 data cache
	CPU1: 6525323 level 1 data cache
	CPU2: 3966292 level 1 data cache
	CPU3: 2921675 level 1 data cache

	CPU0: 140733869518672 level 1 instruct cache
	CPU1: 94418764382416 level 1 instruct cache
	CPU2: 140733869518416 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 96014 last level cache
	CPU1: 192626 last level cache
	CPU2: 229941 last level cache
	CPU3: 186719 last level cache

	CPU0: 1821991 data TLB
	CPU1: 6525323 data TLB
	CPU2: 3966252 data TLB
	CPU3: 2921675 data TLB

	CPU0: 19225 instruct TLB
	CPU1: 57509 instruct TLB
	CPU2: 53588 instruct TLB
	CPU3: 32775 instruct TLB
HW Instruction Count:
	CPU0: Used 32371965 instructions
	CPU1: Used 17909151 instructions
	CPU2: Used 19351827 instructions
	CPU3: Used 19351827 instructions

Hardware misses:
	CPU0: 2697460 cache misses
	CPU1: 818566 cache misses
	CPU2: 1853937 cache misses
	CPU3: 1853937 cache misses

	CPU0: 278739 branch misses
	CPU1: 96131 branch misses
	CPU2: 189688 branch misses
	CPU3: 197481 branch misses

Cache Read/Write:
	CPU0: 3252028 cache reads
	CPU1: 2478557 cache reads
	CPU2: 5196108 cache reads
	CPU3: 20371143 cache reads

	CPU0: 278739 cache writes
	CPU1: 96131 cache writes
	CPU2: 189688 cache writes
	CPU3: 197481 cache writes

Level 1 cache & TLB:
	CPU0: 3785158 level 1 data cache
	CPU1: 3073913 level 1 data cache
	CPU2: 4835280 level 1 data cache
	CPU3: 4768362 level 1 data cache

	CPU0: 140728035223808 level 1 instruct cache
	CPU1: 94802130944208 level 1 instruct cache
	CPU2: 140728035223552 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 222152 last level cache
	CPU1: 188463 last level cache
	CPU2: 163086 last level cache
	CPU3: 144564 last level cache

	CPU0: 3785118 data TLB
	CPU1: 3073913 data TLB
	CPU2: 4835418 data TLB
	CPU3: 4769503 data TLB

	CPU0: 47810 instruct TLB
	CPU1: 43298 instruct TLB
	CPU2: 39434 instruct TLB
	CPU3: 42642 instruct TLB
HW Instruction Count:
	CPU0: Used 25619446 instructions
	CPU1: Used 10525124 instructions
	CPU2: Used 23321127 instructions
	CPU3: Used 23321127 instructions

Hardware misses:
	CPU0: 1380966 cache misses
	CPU1: 1544481 cache misses
	CPU2: 2470879 cache misses
	CPU3: 2470879 cache misses

	CPU0: 149944 branch misses
	CPU1: 158268 branch misses
	CPU2: 393406 branch misses
	CPU3: 261081 branch misses

Cache Read/Write:
	CPU0: 4973995 cache reads
	CPU1: 2060150 cache reads
	CPU2: 5498217 cache reads
	CPU3: 1104542 cache reads

	CPU0: 149944 cache writes
	CPU1: 158268 cache writes
	CPU2: 393406 cache writes
	CPU3: 261081 cache writes

Level 1 cache & TLB:
	CPU0: 4118343 level 1 data cache
	CPU1: 15585054 level 1 data cache
	CPU2: 18847328 level 1 data cache
	CPU3: 2827929 level 1 data cache

	CPU0: 140735127551328 level 1 instruct cache
	CPU1: 94610587693264 level 1 instruct cache
	CPU2: 140735127551072 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 126120 last level cache
	CPU1: 596860 last level cache
	CPU2: 488124 last level cache
	CPU3: 191225 last level cache

	CPU0: 4118343 data TLB
	CPU1: 15585054 data TLB
	CPU2: 18847288 data TLB
	CPU3: 2827929 data TLB

	CPU0: 31626 instruct TLB
	CPU1: 146760 instruct TLB
	CPU2: 32417 instruct TLB
	CPU3: 31590 instruct TLB
HW Instruction Count:
	CPU0: Used 8048332 instructions
	CPU1: Used 34742721 instructions
	CPU2: Used 14839057 instructions
	CPU3: Used 14839057 instructions

Hardware misses:
	CPU0: 1140653 cache misses
	CPU1: 2449029 cache misses
	CPU2: 2996568 cache misses
	CPU3: 2996568 cache misses

	CPU0: 133945 branch misses
	CPU1: 404288 branch misses
	CPU2: 297016 branch misses
	CPU3: 143344 branch misses

Cache Read/Write:
	CPU0: 3393496 cache reads
	CPU1: 4462997 cache reads
	CPU2: 4087354 cache reads
	CPU3: 2536758 cache reads

	CPU0: 133945 cache writes
	CPU1: 404288 cache writes
	CPU2: 297016 cache writes
	CPU3: 143344 cache writes

Level 1 cache & TLB:
	CPU0: 5700885 level 1 data cache
	CPU1: 562980 level 1 data cache
	CPU2: 23059687 level 1 data cache
	CPU3: 936589 level 1 data cache

	CPU0: 140736952937312 level 1 instruct cache
	CPU1: 94307728687312 level 1 instruct cache
	CPU2: 140736952937056 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 250534 last level cache
	CPU1: 90936 last level cache
	CPU2: 551901 last level cache
	CPU3: 122150 last level cache

	CPU0: 5700885 data TLB
	CPU1: 562980 data TLB
	CPU2: 23059687 data TLB
	CPU3: 936549 data TLB

	CPU0: 60136 instruct TLB
	CPU1: 11953 instruct TLB
	CPU2: 65539 instruct TLB
	CPU3: 22601 instruct TLB
HW Instruction Count:
	CPU0: Used 30380227 instructions
	CPU1: Used 12087527 instructions
	CPU2: Used 27306916 instructions
	CPU3: Used 27306916 instructions

Hardware misses:
	CPU0: 1537318 cache misses
	CPU1: 1366281 cache misses
	CPU2: 2029079 cache misses
	CPU3: 2029079 cache misses

	CPU0: 184017 branch misses
	CPU1: 156721 branch misses
	CPU2: 242786 branch misses
	CPU3: 494034 branch misses

Cache Read/Write:
	CPU0: 6672521 cache reads
	CPU1: 2102661 cache reads
	CPU2: 3365218 cache reads
	CPU3: 5563172 cache reads

	CPU0: 184017 cache writes
	CPU1: 156721 cache writes
	CPU2: 242786 cache writes
	CPU3: 494034 cache writes

Level 1 cache & TLB:
	CPU0: 804766 level 1 data cache
	CPU1: 2544666 level 1 data cache
	CPU2: 3832565 level 1 data cache
	CPU3: 9366886 level 1 data cache

	CPU0: 140735775335920 level 1 instruct cache
	CPU1: 94673293000912 level 1 instruct cache
	CPU2: 140735775335664 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 104867 last level cache
	CPU1: 179402 last level cache
	CPU2: 152886 last level cache
	CPU3: 279169 last level cache

	CPU0: 804677 data TLB
	CPU1: 2542348 data TLB
	CPU2: 3834617 data TLB
	CPU3: 9366886 data TLB

	CPU0: 16788 instruct TLB
	CPU1: 31918 instruct TLB
	CPU2: 36253 instruct TLB
	CPU3: 79495 instruct TLB
HW Instruction Count:
	CPU0: Used 25629161 instructions
	CPU1: Used 10669894 instructions
	CPU2: Used 11044224 instructions
	CPU3: Used 11044224 instructions

Hardware misses:
	CPU0: 1068987 cache misses
	CPU1: 1809635 cache misses
	CPU2: 2024303 cache misses
	CPU3: 2024303 cache misses

	CPU0: 113595 branch misses
	CPU1: 176207 branch misses
	CPU2: 220331 branch misses
	CPU3: 187486 branch misses

Cache Read/Write:
	CPU0: 1443676 cache reads
	CPU1: 3336223 cache reads
	CPU2: 3679410 cache reads
	CPU3: 21175270 cache reads

	CPU0: 113595 cache writes
	CPU1: 176207 cache writes
	CPU2: 220331 cache writes
	CPU3: 187486 cache writes

Level 1 cache & TLB:
	CPU0: 4578970 level 1 data cache
	CPU1: 1643189 level 1 data cache
	CPU2: 4511895 level 1 data cache
	CPU3: 3384524 level 1 data cache

	CPU0: 140733795658336 level 1 instruct cache
	CPU1: 94044092207312 level 1 instruct cache
	CPU2: 140733795658080 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 97017 last level cache
	CPU1: 165200 last level cache
	CPU2: 239850 last level cache
	CPU3: 141644 last level cache

	CPU0: 4578970 data TLB
	CPU1: 1643189 data TLB
	CPU2: 4511895 data TLB
	CPU3: 3384484 data TLB

	CPU0: 34972 instruct TLB
	CPU1: 27894 instruct TLB
	CPU2: 57436 instruct TLB
	CPU3: 32015 instruct TLB
HW Instruction Count:
	CPU0: Used 15490914 instructions
	CPU1: Used 85888289 instructions
	CPU2: Used 8282584 instructions
	CPU3: Used 8282584 instructions

Hardware misses:
	CPU0: 1186932 cache misses
	CPU1: 1199612 cache misses
	CPU2: 1233496 cache misses
	CPU3: 1233496 cache misses

	CPU0: 135050 branch misses
	CPU1: 113812 branch misses
	CPU2: 120046 branch misses
	CPU3: 326675 branch misses

Cache Read/Write:
	CPU0: 8430811 cache reads
	CPU1: 2468581 cache reads
	CPU2: 1373667 cache reads
	CPU3: 18676161 cache reads

	CPU0: 135050 cache writes
	CPU1: 113812 cache writes
	CPU2: 120046 cache writes
	CPU3: 326675 cache writes

Level 1 cache & TLB:
	CPU0: 9660152 level 1 data cache
	CPU1: 6177721 level 1 data cache
	CPU2: 4286290 level 1 data cache
	CPU3: 6049449 level 1 data cache

	CPU0: 140728978983376 level 1 instruct cache
	CPU1: 94185499513040 level 1 instruct cache
	CPU2: 140728978983120 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 282795 last level cache
	CPU1: 308521 last level cache
	CPU2: 215024 last level cache
	CPU3: 229041 last level cache

	CPU0: 9660113 data TLB
	CPU1: 6177721 data TLB
	CPU2: 4286290 data TLB
	CPU3: 6049449 data TLB

	CPU0: 68727 instruct TLB
	CPU1: 77006 instruct TLB
	CPU2: 38869 instruct TLB
	CPU3: 60913 instruct TLB
HW Instruction Count:
	CPU0: Used 126977092 instructions
	CPU1: Used 56250982 instructions
	CPU2: Used 240119667 instructions
	CPU3: Used 240119667 instructions

Hardware misses:
	CPU0: 10075418 cache misses
	CPU1: 8849763 cache misses
	CPU2: 18004098 cache misses
	CPU3: 18004098 cache misses

	CPU0: 5537000 branch misses
	CPU1: 6600427 branch misses
	CPU2: 7698969 branch misses
	CPU3: 9751566 branch misses

Cache Read/Write:
	CPU0: 55361224 cache reads
	CPU1: 85325175 cache reads
	CPU2: 146848578 cache reads
	CPU3: 99314723 cache reads

	CPU0: 5537000 cache writes
	CPU1: 6600427 cache writes
	CPU2: 7698969 cache writes
	CPU3: 9751566 cache writes

Level 1 cache & TLB:
	CPU0: 3877965 level 1 data cache
	CPU1: 6151360 level 1 data cache
	CPU2: 5361824 level 1 data cache
	CPU3: 2469785 level 1 data cache

	CPU0: 140726211870144 level 1 instruct cache
	CPU1: 94370124165328 level 1 instruct cache
	CPU2: 140726211869888 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 167348 last level cache
	CPU1: 160816 last level cache
	CPU2: 233766 last level cache
	CPU3: 136216 last level cache

	CPU0: 3877836 data TLB
	CPU1: 6153006 data TLB
	CPU2: 5361785 data TLB
	CPU3: 2466599 data TLB

	CPU0: 46185 instruct TLB
	CPU1: 51198 instruct TLB
	CPU2: 46118 instruct TLB
	CPU3: 26380 instruct TLB
HW Instruction Count:
	CPU0: Used 27435909 instructions
	CPU1: Used 17143029 instructions
	CPU2: Used 81078267 instructions
	CPU3: Used 81078267 instructions

Hardware misses:
	CPU0: 1471320 cache misses
	CPU1: 1607508 cache misses
	CPU2: 1535793 cache misses
	CPU3: 1535793 cache misses

	CPU0: 157791 branch misses
	CPU1: 197634 branch misses
	CPU2: 223920 branch misses
	CPU3: 273793 branch misses

Cache Read/Write:
	CPU0: 2108087 cache reads
	CPU1: 1645392 cache reads
	CPU2: 4293726 cache reads
	CPU3: 6839779 cache reads

	CPU0: 157791 cache writes
	CPU1: 197634 cache writes
	CPU2: 223920 cache writes
	CPU3: 273793 cache writes

Level 1 cache & TLB:
	CPU0: 52771295 level 1 data cache
	CPU1: 3143121 level 1 data cache
	CPU2: 20498625 level 1 data cache
	CPU3: 8500266 level 1 data cache

	CPU0: 140734385471888 level 1 instruct cache
	CPU1: 94130218746064 level 1 instruct cache
	CPU2: 140734385471632 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 167450 last level cache
	CPU1: 193153 last level cache
	CPU2: 509684 last level cache
	CPU3: 241412 last level cache

	CPU0: 52771253 data TLB
	CPU1: 3143121 data TLB
	CPU2: 20498625 data TLB
	CPU3: 8500266 data TLB

	CPU0: 133134 instruct TLB
	CPU1: 44976 instruct TLB
	CPU2: 49303 instruct TLB
	CPU3: 72154 instruct TLB
HW Instruction Count:
	CPU0: Used 10978660 instructions
	CPU1: Used 16484926 instructions
	CPU2: Used 30506104 instructions
	CPU3: Used 30506104 instructions

Hardware misses:
	CPU0: 1905628 cache misses
	CPU1: 2725221 cache misses
	CPU2: 1535405 cache misses
	CPU3: 1535405 cache misses

	CPU0: 201214 branch misses
	CPU1: 411298 branch misses
	CPU2: 150410 branch misses
	CPU3: 196952 branch misses

Cache Read/Write:
	CPU0: 2814931 cache reads
	CPU1: 4868705 cache reads
	CPU2: 3669194 cache reads
	CPU3: 4598947 cache reads

	CPU0: 201214 cache writes
	CPU1: 411298 cache writes
	CPU2: 150410 cache writes
	CPU3: 196952 cache writes

Level 1 cache & TLB:
	CPU0: 22973844 level 1 data cache
	CPU1: 4169011 level 1 data cache
	CPU2: 2103294 level 1 data cache
	CPU3: 3007887 level 1 data cache

	CPU0: 140723357055360 level 1 instruct cache
	CPU1: 94766914932944 level 1 instruct cache
	CPU2: 140723357055104 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 597919 last level cache
	CPU1: 145435 last level cache
	CPU2: 176034 last level cache
	CPU3: 111573 last level cache

	CPU0: 22973844 data TLB
	CPU1: 4169011 data TLB
	CPU2: 2103254 data TLB
	CPU3: 3007887 data TLB

	CPU0: 61554 instruct TLB
	CPU1: 37157 instruct TLB
	CPU2: 32760 instruct TLB
	CPU3: 22797 instruct TLB
HW Instruction Count:
	CPU0: Used 35920286 instructions
	CPU1: Used 11927911 instructions
	CPU2: Used 13671225 instructions
	CPU3: Used 13671225 instructions

Hardware misses:
	CPU0: 2431755 cache misses
	CPU1: 1304467 cache misses
	CPU2: 1387077 cache misses
	CPU3: 1387077 cache misses

	CPU0: 240552 branch misses
	CPU1: 161517 branch misses
	CPU2: 154280 branch misses
	CPU3: 499343 branch misses

Cache Read/Write:
	CPU0: 11449664 cache reads
	CPU1: 36638704 cache reads
	CPU2: 25353204 cache reads
	CPU3: 10354205 cache reads

	CPU0: 240552 cache writes
	CPU1: 161517 cache writes
	CPU2: 154280 cache writes
	CPU3: 499343 cache writes

Level 1 cache & TLB:
	CPU0: 4190252 level 1 data cache
	CPU1: 3091648 level 1 data cache
	CPU2: 19826166 level 1 data cache
	CPU3: 9340169 level 1 data cache

	CPU0: 140734041044928 level 1 instruct cache
	CPU1: 94345758445776 level 1 instruct cache
	CPU2: 140734041044672 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 171818 last level cache
	CPU1: 193416 last level cache
	CPU2: 495594 last level cache
	CPU3: 243360 last level cache

	CPU0: 4190212 data TLB
	CPU1: 3091648 data TLB
	CPU2: 19826166 data TLB
	CPU3: 9340169 data TLB

	CPU0: 35115 instruct TLB
	CPU1: 34561 instruct TLB
	CPU2: 34061 instruct TLB
	CPU3: 74892 instruct TLB
HW Instruction Count:
	CPU0: Used 9314722 instructions
	CPU1: Used 23025378 instructions
	CPU2: Used 37495305 instructions
	CPU3: Used 37495305 instructions

Hardware misses:
	CPU0: 2744413 cache misses
	CPU1: 1785643 cache misses
	CPU2: 2273011 cache misses
	CPU3: 2273011 cache misses

	CPU0: 401720 branch misses
	CPU1: 200148 branch misses
	CPU2: 269423 branch misses
	CPU3: 1175720 branch misses

Cache Read/Write:
	CPU0: 5748056 cache reads
	CPU1: 5828153 cache reads
	CPU2: 2230839 cache reads
	CPU3: 970625 cache reads

	CPU0: 401720 cache writes
	CPU1: 200148 cache writes
	CPU2: 269423 cache writes
	CPU3: 1175720 cache writes

Level 1 cache & TLB:
	CPU0: 4382035 level 1 data cache
	CPU1: 5407088 level 1 data cache
	CPU2: 4694553 level 1 data cache
	CPU3: 1007199 level 1 data cache

	CPU0: 140729928731904 level 1 instruct cache
	CPU1: 94308039221456 level 1 instruct cache
	CPU2: 140729928731648 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 164144 last level cache
	CPU1: 265818 last level cache
	CPU2: 101545 last level cache
	CPU3: 115342 last level cache

	CPU0: 4382035 data TLB
	CPU1: 5407088 data TLB
	CPU2: 4694513 data TLB
	CPU3: 1007199 data TLB

	CPU0: 47038 instruct TLB
	CPU1: 59673 instruct TLB
	CPU2: 36756 instruct TLB
	CPU3: 21682 instruct TLB
HW Instruction Count:
	CPU0: Used 142633133 instructions
	CPU1: Used 65423793 instructions
	CPU2: Used 182305508 instructions
	CPU3: Used 182305508 instructions

Hardware misses:
	CPU0: 1048182 cache misses
	CPU1: 1032731 cache misses
	CPU2: 3855080 cache misses
	CPU3: 3855080 cache misses

	CPU0: 111487 branch misses
	CPU1: 117905 branch misses
	CPU2: 404853 branch misses
	CPU3: 66394 branch misses

Cache Read/Write:
	CPU0: 2432212 cache reads
	CPU1: 2255083 cache reads
	CPU2: 23039016 cache reads
	CPU3: 4759969 cache reads

	CPU0: 111487 cache writes
	CPU1: 117905 cache writes
	CPU2: 404853 cache writes
	CPU3: 66394 cache writes

Level 1 cache & TLB:
	CPU0: 2524627 level 1 data cache
	CPU1: 884282 level 1 data cache
	CPU2: 4029535 level 1 data cache
	CPU3: 8067015 level 1 data cache

	CPU0: 140720818629984 level 1 instruct cache
	CPU1: 94194252099792 level 1 instruct cache
	CPU2: 140720818629728 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 200220 last level cache
	CPU1: 125748 last level cache
	CPU2: 152469 last level cache
	CPU3: 202284 last level cache

	CPU0: 2524588 data TLB
	CPU1: 884282 data TLB
	CPU2: 4029535 data TLB
	CPU3: 8067015 data TLB

	CPU0: 34007 instruct TLB
	CPU1: 18013 instruct TLB
	CPU2: 44162 instruct TLB
	CPU3: 62552 instruct TLB
HW Instruction Count:
	CPU0: Used 14973173 instructions
	CPU1: Used 6562866 instructions
	CPU2: Used 14940733 instructions
	CPU3: Used 14940733 instructions

Hardware misses:
	CPU0: 988910 cache misses
	CPU1: 704012 cache misses
	CPU2: 2198700 cache misses
	CPU3: 2198700 cache misses

	CPU0: 119564 branch misses
	CPU1: 91329 branch misses
	CPU2: 239929 branch misses
	CPU3: 319426 branch misses

Cache Read/Write:
	CPU0: 20514361 cache reads
	CPU1: 896704 cache reads
	CPU2: 3903016 cache reads
	CPU3: 7293564 cache reads

	CPU0: 119564 cache writes
	CPU1: 91329 cache writes
	CPU2: 239929 cache writes
	CPU3: 319426 cache writes

Level 1 cache & TLB:
	CPU0: 8283619 level 1 data cache
	CPU1: 2197553 level 1 data cache
	CPU2: 2900556 level 1 data cache
	CPU3: 3764671 level 1 data cache

	CPU0: 140727134583520 level 1 instruct cache
	CPU1: 94417260576976 level 1 instruct cache
	CPU2: 140727134583264 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 186666 last level cache
	CPU1: 158741 last level cache
	CPU2: 187211 last level cache
	CPU3: 178097 last level cache

	CPU0: 8283619 data TLB
	CPU1: 2197553 data TLB
	CPU2: 2900556 data TLB
	CPU3: 3764631 data TLB

	CPU0: 60499 instruct TLB
	CPU1: 28871 instruct TLB
	CPU2: 34830 instruct TLB
	CPU3: 42429 instruct TLB
HW Instruction Count:
	CPU0: Used 26533033 instructions
	CPU1: Used 28975646 instructions
	CPU2: Used 99501701 instructions
	CPU3: Used 99501701 instructions

Hardware misses:
	CPU0: 1642273 cache misses
	CPU1: 1513995 cache misses
	CPU2: 2277720 cache misses
	CPU3: 2277720 cache misses

	CPU0: 163882 branch misses
	CPU1: 151903 branch misses
	CPU2: 268621 branch misses
	CPU3: 131551 branch misses

Cache Read/Write:
	CPU0: 2668278 cache reads
	CPU1: 857063 cache reads
	CPU2: 6877323 cache reads
	CPU3: 4372319 cache reads

	CPU0: 163882 cache writes
	CPU1: 151903 cache writes
	CPU2: 268621 cache writes
	CPU3: 131551 cache writes

Level 1 cache & TLB:
	CPU0: 5210459 level 1 data cache
	CPU1: 1906739 level 1 data cache
	CPU2: 3486877 level 1 data cache
	CPU3: 21695235 level 1 data cache

	CPU0: 140735826865152 level 1 instruct cache
	CPU1: 94077706498256 level 1 instruct cache
	CPU2: 140735826864896 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 242308 last level cache
	CPU1: 160888 last level cache
	CPU2: 151463 last level cache
	CPU3: 454617 last level cache

	CPU0: 5210459 data TLB
	CPU1: 1906699 data TLB
	CPU2: 3486877 data TLB
	CPU3: 21695235 data TLB

	CPU0: 59507 instruct TLB
	CPU1: 27592 instruct TLB
	CPU2: 37800 instruct TLB
	CPU3: 41515 instruct TLB
HW Instruction Count:
	CPU0: Used 34472375 instructions
	CPU1: Used 22440372 instructions
	CPU2: Used 87995155 instructions
	CPU3: Used 87995155 instructions

Hardware misses:
	CPU0: 1587761 cache misses
	CPU1: 1637710 cache misses
	CPU2: 3135600 cache misses
	CPU3: 3135600 cache misses

	CPU0: 158190 branch misses
	CPU1: 166947 branch misses
	CPU2: 458488 branch misses
	CPU3: 164253 branch misses

Cache Read/Write:
	CPU0: 1883090 cache reads
	CPU1: 5313384 cache reads
	CPU2: 894464 cache reads
	CPU3: 7787632 cache reads

	CPU0: 158190 cache writes
	CPU1: 166947 cache writes
	CPU2: 458488 cache writes
	CPU3: 164253 cache writes

Level 1 cache & TLB:
	CPU0: 4025570 level 1 data cache
	CPU1: 3005029 level 1 data cache
	CPU2: 411242 level 1 data cache
	CPU3: 24982207 level 1 data cache

	CPU0: 140725685526016 level 1 instruct cache
	CPU1: 94318420234448 level 1 instruct cache
	CPU2: 140725685525760 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 140878 last level cache
	CPU1: 137158 last level cache
	CPU2: 63567 last level cache
	CPU3: 675099 last level cache

	CPU0: 4025570 data TLB
	CPU1: 3005206 data TLB
	CPU2: 412563 data TLB
	CPU3: 24982167 data TLB

	CPU0: 36274 instruct TLB
	CPU1: 33650 instruct TLB
	CPU2: 8220 instruct TLB
	CPU3: 88400 instruct TLB
HW Instruction Count:
	CPU0: Used 5127790 instructions
	CPU1: Used 21729001 instructions
	CPU2: Used 30894875 instructions
	CPU3: Used 30894875 instructions

Hardware misses:
	CPU0: 2399731 cache misses
	CPU1: 1697088 cache misses
	CPU2: 1994244 cache misses
	CPU3: 1994244 cache misses

	CPU0: 293051 branch misses
	CPU1: 175472 branch misses
	CPU2: 222169 branch misses
	CPU3: 388595 branch misses

Cache Read/Write:
	CPU0: 4345249 cache reads
	CPU1: 3053220 cache reads
	CPU2: 6896033 cache reads
	CPU3: 4461117 cache reads

	CPU0: 293051 cache writes
	CPU1: 175472 cache writes
	CPU2: 222169 cache writes
	CPU3: 388595 cache writes

Level 1 cache & TLB:
	CPU0: 3178285 level 1 data cache
	CPU1: 1758346 level 1 data cache
	CPU2: 19994109 level 1 data cache
	CPU3: 8816593 level 1 data cache

	CPU0: 140735535558976 level 1 instruct cache
	CPU1: 94423270424784 level 1 instruct cache
	CPU2: 140735535558720 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 134506 last level cache
	CPU1: 119952 last level cache
	CPU2: 457187 last level cache
	CPU3: 289302 last level cache

	CPU0: 3178285 data TLB
	CPU1: 1758346 data TLB
	CPU2: 19994109 data TLB
	CPU3: 8816555 data TLB

	CPU0: 33853 instruct TLB
	CPU1: 26791 instruct TLB
	CPU2: 37925 instruct TLB
	CPU3: 75098 instruct TLB
HW Instruction Count:
	CPU0: Used 52622717 instructions
	CPU1: Used 12374599 instructions
	CPU2: Used 5021651 instructions
	CPU3: Used 5021651 instructions

Hardware misses:
	CPU0: 1903147 cache misses
	CPU1: 1202754 cache misses
	CPU2: 825803 cache misses
	CPU3: 825803 cache misses

	CPU0: 195397 branch misses
	CPU1: 154349 branch misses
	CPU2: 83789 branch misses
	CPU3: 250967 branch misses

Cache Read/Write:
	CPU0: 1701853 cache reads
	CPU1: 25531349 cache reads
	CPU2: 1022223 cache reads
	CPU3: 3378038 cache reads

	CPU0: 195397 cache writes
	CPU1: 154349 cache writes
	CPU2: 83789 cache writes
	CPU3: 250967 cache writes

Level 1 cache & TLB:
	CPU0: 817150 level 1 data cache
	CPU1: 7742958 level 1 data cache
	CPU2: 15454035 level 1 data cache
	CPU3: 2939088 level 1 data cache

	CPU0: 140734581800736 level 1 instruct cache
	CPU1: 94077911036112 level 1 instruct cache
	CPU2: 140734581800480 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 97072 last level cache
	CPU1: 202814 last level cache
	CPU2: 536093 last level cache
	CPU3: 180709 last level cache

	CPU0: 817109 data TLB
	CPU1: 7742958 data TLB
	CPU2: 15454035 data TLB
	CPU3: 2939088 data TLB

	CPU0: 14936 instruct TLB
	CPU1: 63304 instruct TLB
	CPU2: 147916 instruct TLB
	CPU3: 34032 instruct TLB
HW Instruction Count:
	CPU0: Used 28607115 instructions
	CPU1: Used 7179257 instructions
	CPU2: Used 110662209 instructions
	CPU3: Used 110662209 instructions

Hardware misses:
	CPU0: 1130416 cache misses
	CPU1: 1706490 cache misses
	CPU2: 2029884 cache misses
	CPU3: 2029884 cache misses

	CPU0: 110363 branch misses
	CPU1: 173223 branch misses
	CPU2: 214097 branch misses
	CPU3: 200269 branch misses

Cache Read/Write:
	CPU0: 2069474 cache reads
	CPU1: 5795057 cache reads
	CPU2: 3083913 cache reads
	CPU3: 25512880 cache reads

	CPU0: 110363 cache writes
	CPU1: 173223 cache writes
	CPU2: 214097 cache writes
	CPU3: 200269 cache writes

Level 1 cache & TLB:
	CPU0: 3003955 level 1 data cache
	CPU1: 3286814 level 1 data cache
	CPU2: 3692466 level 1 data cache
	CPU3: 5552597 level 1 data cache

	CPU0: 140725798166256 level 1 instruct cache
	CPU1: 94586358472912 level 1 instruct cache
	CPU2: 140725798166000 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 156384 last level cache
	CPU1: 184339 last level cache
	CPU2: 126705 last level cache
	CPU3: 203240 last level cache

	CPU0: 3003955 data TLB
	CPU1: 3286814 data TLB
	CPU2: 3692425 data TLB
	CPU3: 5552597 data TLB

	CPU0: 38954 instruct TLB
	CPU1: 36086 instruct TLB
	CPU2: 34077 instruct TLB
	CPU3: 49118 instruct TLB
HW Instruction Count:
	CPU0: Used 29011715 instructions
	CPU1: Used 89825042 instructions
	CPU2: Used 36831250 instructions
	CPU3: Used 36831250 instructions

Hardware misses:
	CPU0: 1442365 cache misses
	CPU1: 1678726 cache misses
	CPU2: 2033100 cache misses
	CPU3: 2033100 cache misses

	CPU0: 147424 branch misses
	CPU1: 163890 branch misses
	CPU2: 223808 branch misses
	CPU3: 182878 branch misses

Cache Read/Write:
	CPU0: 3693778 cache reads
	CPU1: 3699575 cache reads
	CPU2: 4715121 cache reads
	CPU3: 20156833 cache reads

	CPU0: 147424 cache writes
	CPU1: 163890 cache writes
	CPU2: 223808 cache writes
	CPU3: 182878 cache writes

Level 1 cache & TLB:
	CPU0: 1066977 level 1 data cache
	CPU1: 8273214 level 1 data cache
	CPU2: 1653667 level 1 data cache
	CPU3: 5702965 level 1 data cache

	CPU0: 140724256385936 level 1 instruct cache
	CPU1: 94224506269904 level 1 instruct cache
	CPU2: 140724256385680 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 116238 last level cache
	CPU1: 206159 last level cache
	CPU2: 109964 last level cache
	CPU3: 231731 last level cache

	CPU0: 1066938 data TLB
	CPU1: 8273214 data TLB
	CPU2: 1653667 data TLB
	CPU3: 5702965 data TLB

	CPU0: 20505 instruct TLB
	CPU1: 69716 instruct TLB
	CPU2: 27302 instruct TLB
	CPU3: 53891 instruct TLB
HW Instruction Count:
	CPU0: Used 2286464 instructions
	CPU1: Used 32672138 instructions
	CPU2: Used 18979527 instructions
	CPU3: Used 18979527 instructions

Hardware misses:
	CPU0: 3270290 cache misses
	CPU1: 667523 cache misses
	CPU2: 1635810 cache misses
	CPU3: 1635810 cache misses

	CPU0: 326940 branch misses
	CPU1: 86970 branch misses
	CPU2: 178939 branch misses
	CPU3: 434117 branch misses

Cache Read/Write:
	CPU0: 2319320 cache reads
	CPU1: 1431638 cache reads
	CPU2: 6147543 cache reads
	CPU3: 5160838 cache reads

	CPU0: 326940 cache writes
	CPU1: 86970 cache writes
	CPU2: 178939 cache writes
	CPU3: 434117 cache writes

Level 1 cache & TLB:
	CPU0: 269073538 level 1 data cache
	CPU1: 509595948 level 1 data cache
	CPU2: 828535539 level 1 data cache
	CPU3: 167353287 level 1 data cache

	CPU0: 140727631462560 level 1 instruct cache
	CPU1: 94562895687888 level 1 instruct cache
	CPU2: 140727631462304 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 4079388 last level cache
	CPU1: 5896625 last level cache
	CPU2: 6965306 last level cache
	CPU3: 3406362 last level cache

	CPU0: 269073538 data TLB
	CPU1: 509595907 data TLB
	CPU2: 828535539 data TLB
	CPU3: 167353287 data TLB

	CPU0: 1828777 instruct TLB
	CPU1: 2947116 instruct TLB
	CPU2: 2363810 instruct TLB
	CPU3: 1362794 instruct TLB
HW Instruction Count:
	CPU0: Used 13115528 instructions
	CPU1: Used 2477775 instructions
	CPU2: Used 39979235 instructions
	CPU3: Used 39979235 instructions

Hardware misses:
	CPU0: 2766657 cache misses
	CPU1: 1262353 cache misses
	CPU2: 1747343 cache misses
	CPU3: 1747343 cache misses

	CPU0: 350729 branch misses
	CPU1: 165398 branch misses
	CPU2: 188178 branch misses
	CPU3: 235944 branch misses

Cache Read/Write:
	CPU0: 6397897 cache reads
	CPU1: 1227582 cache reads
	CPU2: 5244782 cache reads
	CPU3: 2937353 cache reads

	CPU0: 350729 cache writes
	CPU1: 165398 cache writes
	CPU2: 188178 cache writes
	CPU3: 235944 cache writes

Level 1 cache & TLB:
	CPU0: 6980269 level 1 data cache
	CPU1: 2457909 level 1 data cache
	CPU2: 26439179 level 1 data cache
	CPU3: 2054173 level 1 data cache

	CPU0: 140736218253744 level 1 instruct cache
	CPU1: 94615955091664 level 1 instruct cache
	CPU2: 140736218253488 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 212919 last level cache
	CPU1: 111431 last level cache
	CPU2: 596724 last level cache
	CPU3: 181292 last level cache

	CPU0: 6980231 data TLB
	CPU1: 2457909 data TLB
	CPU2: 26439179 data TLB
	CPU3: 2054173 data TLB

	CPU0: 66124 instruct TLB
	CPU1: 23918 instruct TLB
	CPU2: 72362 instruct TLB
	CPU3: 30201 instruct TLB
HW Instruction Count:
	CPU0: Used 21427428 instructions
	CPU1: Used 47916524 instructions
	CPU2: Used 15995386 instructions
	CPU3: Used 15995386 instructions

Hardware misses:
	CPU0: 4004493 cache misses
	CPU1: 1884047 cache misses
	CPU2: 1860659 cache misses
	CPU3: 1860659 cache misses

	CPU0: 584343 branch misses
	CPU1: 221268 branch misses
	CPU2: 200551 branch misses
	CPU3: 101194 branch misses

Cache Read/Write:
	CPU0: 8280469 cache reads
	CPU1: 2763054 cache reads
	CPU2: 3633522 cache reads
	CPU3: 3164601 cache reads

	CPU0: 584343 cache writes
	CPU1: 221268 cache writes
	CPU2: 200551 cache writes
	CPU3: 101194 cache writes

Level 1 cache & TLB:
	CPU0: 6807610 level 1 data cache
	CPU1: 5251090 level 1 data cache
	CPU2: 18739648 level 1 data cache
	CPU3: 6399307 level 1 data cache

	CPU0: 140721885775024 level 1 instruct cache
	CPU1: 93979332350160 level 1 instruct cache
	CPU2: 140721885774768 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 231147 last level cache
	CPU1: 195546 last level cache
	CPU2: 550939 last level cache
	CPU3: 171258 last level cache

	CPU0: 6807610 data TLB
	CPU1: 5251090 data TLB
	CPU2: 18739608 data TLB
	CPU3: 6399307 data TLB

	CPU0: 69217 instruct TLB
	CPU1: 44536 instruct TLB
	CPU2: 38478 instruct TLB
	CPU3: 51108 instruct TLB
HW Instruction Count:
	CPU0: Used 8021436 instructions
	CPU1: Used 49354507 instructions
	CPU2: Used 10398304 instructions
	CPU3: Used 10398304 instructions

Hardware misses:
	CPU0: 368347 cache misses
	CPU1: 3603512 cache misses
	CPU2: 1190359 cache misses
	CPU3: 1190359 cache misses

	CPU0: 51441 branch misses
	CPU1: 350564 branch misses
	CPU2: 123687 branch misses
	CPU3: 190019 branch misses

Cache Read/Write:
	CPU0: 3946451 cache reads
	CPU1: 4360169 cache reads
	CPU2: 4900827 cache reads
	CPU3: 18467042 cache reads

	CPU0: 51441 cache writes
	CPU1: 350564 cache writes
	CPU2: 123687 cache writes
	CPU3: 190019 cache writes

Level 1 cache & TLB:
	CPU0: 1504052 level 1 data cache
	CPU1: 5957398 level 1 data cache
	CPU2: 6824141 level 1 data cache
	CPU3: 1145790 level 1 data cache

	CPU0: 140720775779360 level 1 instruct cache
	CPU1: 94783660912848 level 1 instruct cache
	CPU2: 140720775779104 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 123535 last level cache
	CPU1: 189461 last level cache
	CPU2: 233064 last level cache
	CPU3: 112491 last level cache

	CPU0: 1504013 data TLB
	CPU1: 5957398 data TLB
	CPU2: 6824141 data TLB
	CPU3: 1145790 data TLB

	CPU0: 24384 instruct TLB
	CPU1: 59222 instruct TLB
	CPU2: 64618 instruct TLB
	CPU3: 14756 instruct TLB
HW Instruction Count:
	CPU0: Used 8237951 instructions
	CPU1: Used 20744248 instructions
	CPU2: Used 96421343 instructions
	CPU3: Used 96421343 instructions

Hardware misses:
	CPU0: 2049754 cache misses
	CPU1: 683010 cache misses
	CPU2: 2617046 cache misses
	CPU3: 2617046 cache misses

	CPU0: 220273 branch misses
	CPU1: 66732 branch misses
	CPU2: 269450 branch misses
	CPU3: 162989 branch misses

Cache Read/Write:
	CPU0: 5327585 cache reads
	CPU1: 1421729 cache reads
	CPU2: 6525333 cache reads
	CPU3: 19227714 cache reads

	CPU0: 220273 cache writes
	CPU1: 66732 cache writes
	CPU2: 269450 cache writes
	CPU3: 162989 cache writes

Level 1 cache & TLB:
	CPU0: 3548688 level 1 data cache
	CPU1: 2018365 level 1 data cache
	CPU2: 5717370 level 1 data cache
	CPU3: 5011925 level 1 data cache

	CPU0: 140721589039648 level 1 instruct cache
	CPU1: 94604359966928 level 1 instruct cache
	CPU2: 140721589039392 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 140974 last level cache
	CPU1: 158168 last level cache
	CPU2: 214317 last level cache
	CPU3: 200491 last level cache

	CPU0: 3548688 data TLB
	CPU1: 2018365 data TLB
	CPU2: 5717370 data TLB
	CPU3: 5011885 data TLB

	CPU0: 28079 instruct TLB
	CPU1: 24936 instruct TLB
	CPU2: 61188 instruct TLB
	CPU3: 42785 instruct TLB
HW Instruction Count:
	CPU0: Used 30568638 instructions
	CPU1: Used 13587670 instructions
	CPU2: Used 44556487 instructions
	CPU3: Used 44556487 instructions

Hardware misses:
	CPU0: 1530398 cache misses
	CPU1: 2286496 cache misses
	CPU2: 1463897 cache misses
	CPU3: 1463897 cache misses

	CPU0: 167098 branch misses
	CPU1: 235917 branch misses
	CPU2: 162120 branch misses
	CPU3: 162598 branch misses

Cache Read/Write:
	CPU0: 22947837 cache reads
	CPU1: 15915558 cache reads
	CPU2: 45363857 cache reads
	CPU3: 10021856 cache reads

	CPU0: 167098 cache writes
	CPU1: 235917 cache writes
	CPU2: 162120 cache writes
	CPU3: 162598 cache writes

Level 1 cache & TLB:
	CPU0: 5816682 level 1 data cache
	CPU1: 4262662 level 1 data cache
	CPU2: 8096745 level 1 data cache
	CPU3: 5454220 level 1 data cache

	CPU0: 140721704731248 level 1 instruct cache
	CPU1: 93901037584592 level 1 instruct cache
	CPU2: 140721704730992 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 169200 last level cache
	CPU1: 170743 last level cache
	CPU2: 253573 last level cache
	CPU3: 223332 last level cache

	CPU0: 5816682 data TLB
	CPU1: 4262662 data TLB
	CPU2: 8096706 data TLB
	CPU3: 5454220 data TLB

	CPU0: 52416 instruct TLB
	CPU1: 33830 instruct TLB
	CPU2: 69980 instruct TLB
	CPU3: 60698 instruct TLB
HW Instruction Count:
	CPU0: Used 15437169 instructions
	CPU1: Used 26118065 instructions
	CPU2: Used 29569227 instructions
	CPU3: Used 29569227 instructions

Hardware misses:
	CPU0: 1667778 cache misses
	CPU1: 3655282 cache misses
	CPU2: 1436562 cache misses
	CPU3: 1436562 cache misses

	CPU0: 191512 branch misses
	CPU1: 477073 branch misses
	CPU2: 154245 branch misses
	CPU3: 132853 branch misses

Cache Read/Write:
	CPU0: 9547004 cache reads
	CPU1: 6633778 cache reads
	CPU2: 5392735 cache reads
	CPU3: 5856565 cache reads

	CPU0: 191512 cache writes
	CPU1: 477073 cache writes
	CPU2: 154245 cache writes
	CPU3: 132853 cache writes

Level 1 cache & TLB:
	CPU0: 3102104 level 1 data cache
	CPU1: 5622884 level 1 data cache
	CPU2: 792902 level 1 data cache
	CPU3: 22845217 level 1 data cache

	CPU0: 140730471032448 level 1 instruct cache
	CPU1: 94448422781136 level 1 instruct cache
	CPU2: 140730471032192 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 178127 last level cache
	CPU1: 192884 last level cache
	CPU2: 77668 last level cache
	CPU3: 554497 last level cache

	CPU0: 3103841 data TLB
	CPU1: 5622884 data TLB
	CPU2: 792861 data TLB
	CPU3: 22845779 data TLB

	CPU0: 34524 instruct TLB
	CPU1: 54722 instruct TLB
	CPU2: 13938 instruct TLB
	CPU3: 55841 instruct TLB
HW Instruction Count:
	CPU0: Used 4599009 instructions
	CPU1: Used 14944881 instructions
	CPU2: Used 9111594 instructions
	CPU3: Used 9111594 instructions

Hardware misses:
	CPU0: 1857229 cache misses
	CPU1: 894528 cache misses
	CPU2: 1867769 cache misses
	CPU3: 1867769 cache misses

	CPU0: 202931 branch misses
	CPU1: 94767 branch misses
	CPU2: 179564 branch misses
	CPU3: 474731 branch misses

Cache Read/Write:
	CPU0: 5246375 cache reads
	CPU1: 3892718 cache reads
	CPU2: 2597793 cache reads
	CPU3: 4100608 cache reads

	CPU0: 202931 cache writes
	CPU1: 94767 cache writes
	CPU2: 179564 cache writes
	CPU3: 474731 cache writes

Level 1 cache & TLB:
	CPU0: 24653867 level 1 data cache
	CPU1: 1645030 level 1 data cache
	CPU2: 3634119 level 1 data cache
	CPU3: 2548565 level 1 data cache

	CPU0: 140736084718320 level 1 instruct cache
	CPU1: 94115956506832 level 1 instruct cache
	CPU2: 140736084718064 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 646175 last level cache
	CPU1: 114682 last level cache
	CPU2: 96712 last level cache
	CPU3: 189585 last level cache

	CPU0: 24653830 data TLB
	CPU1: 1645030 data TLB
	CPU2: 3634119 data TLB
	CPU3: 2548565 data TLB

	CPU0: 78286 instruct TLB
	CPU1: 21208 instruct TLB
	CPU2: 28011 instruct TLB
	CPU3: 37112 instruct TLB
HW Instruction Count:
	CPU0: Used 27867964 instructions
	CPU1: Used 13434889 instructions
	CPU2: Used 48657172 instructions
	CPU3: Used 48657172 instructions

Hardware misses:
	CPU0: 1239676 cache misses
	CPU1: 1663502 cache misses
	CPU2: 2876470 cache misses
	CPU3: 2876470 cache misses

	CPU0: 135393 branch misses
	CPU1: 188801 branch misses
	CPU2: 280132 branch misses
	CPU3: 376978 branch misses

Cache Read/Write:
	CPU0: 156396130 cache reads
	CPU1: 133812595 cache reads
	CPU2: 204740749 cache reads
	CPU3: 348880173 cache reads

	CPU0: 135393 cache writes
	CPU1: 188801 cache writes
	CPU2: 280132 cache writes
	CPU3: 376978 cache writes

Level 1 cache & TLB:
	CPU0: 61143445 level 1 data cache
	CPU1: 461594999 level 1 data cache
	CPU2: 136795593 level 1 data cache
	CPU3: 357664123 level 1 data cache

	CPU0: 140731821233440 level 1 instruct cache
	CPU1: 94823450693840 level 1 instruct cache
	CPU2: 140731821233184 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 1348888 last level cache
	CPU1: 3483811 last level cache
	CPU2: 2764534 last level cache
	CPU3: 3328005 last level cache

	CPU0: 61143445 data TLB
	CPU1: 461594999 data TLB
	CPU2: 136795554 data TLB
	CPU3: 357580147 data TLB

	CPU0: 524727 instruct TLB
	CPU1: 1436450 instruct TLB
	CPU2: 915719 instruct TLB
	CPU3: 1548526 instruct TLB
HW Instruction Count:
	CPU0: Used 24299114 instructions
	CPU1: Used 49977942 instructions
	CPU2: Used 31863446 instructions
	CPU3: Used 31863446 instructions

Hardware misses:
	CPU0: 1502214 cache misses
	CPU1: 2980452 cache misses
	CPU2: 1397426 cache misses
	CPU3: 1397426 cache misses

	CPU0: 169574 branch misses
	CPU1: 284410 branch misses
	CPU2: 168227 branch misses
	CPU3: 95427 branch misses

Cache Read/Write:
	CPU0: 3214460 cache reads
	CPU1: 2037735 cache reads
	CPU2: 6124897 cache reads
	CPU3: 21760181 cache reads

	CPU0: 169574 cache writes
	CPU1: 284410 cache writes
	CPU2: 168227 cache writes
	CPU3: 95427 cache writes

Level 1 cache & TLB:
	CPU0: 5007887 level 1 data cache
	CPU1: 3249184 level 1 data cache
	CPU2: 4525203 level 1 data cache
	CPU3: 7303298 level 1 data cache

	CPU0: 140730087513536 level 1 instruct cache
	CPU1: 94079029592272 level 1 instruct cache
	CPU2: 140730087513280 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 198831 last level cache
	CPU1: 138875 last level cache
	CPU2: 215187 last level cache
	CPU3: 201704 last level cache

	CPU0: 5007963 data TLB
	CPU1: 3249184 data TLB
	CPU2: 4521490 data TLB
	CPU3: 7303182 data TLB

	CPU0: 53809 instruct TLB
	CPU1: 35539 instruct TLB
	CPU2: 56112 instruct TLB
	CPU3: 58078 instruct TLB
HW Instruction Count:
	CPU0: Used 68600544 instructions
	CPU1: Used 39674466 instructions
	CPU2: Used 374780249 instructions
	CPU3: Used 374780249 instructions

Hardware misses:
	CPU0: 578951 cache misses
	CPU1: 3695100 cache misses
	CPU2: 555764 cache misses
	CPU3: 555764 cache misses

	CPU0: 73029 branch misses
	CPU1: 352571 branch misses
	CPU2: 55744 branch misses
	CPU3: 203183 branch misses

Cache Read/Write:
	CPU0: 453178 cache reads
	CPU1: 5478616 cache reads
	CPU2: 4024329 cache reads
	CPU3: 22374127 cache reads

	CPU0: 73029 cache writes
	CPU1: 352571 cache writes
	CPU2: 55744 cache writes
	CPU3: 203183 cache writes

Level 1 cache & TLB:
	CPU0: 3533372 level 1 data cache
	CPU1: 6723968 level 1 data cache
	CPU2: 2019583 level 1 data cache
	CPU3: 3669942 level 1 data cache

	CPU0: 140725986739968 level 1 instruct cache
	CPU1: 94368867942608 level 1 instruct cache
	CPU2: 140725986739712 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 148666 last level cache
	CPU1: 248768 last level cache
	CPU2: 126760 last level cache
	CPU3: 192746 last level cache

	CPU0: 3533372 data TLB
	CPU1: 6723968 data TLB
	CPU2: 2019543 data TLB
	CPU3: 3669942 data TLB

	CPU0: 37613 instruct TLB
	CPU1: 63725 instruct TLB
	CPU2: 22181 instruct TLB
	CPU3: 40133 instruct TLB
HW Instruction Count:
	CPU0: Used 38345600 instructions
	CPU1: Used 98780462 instructions
	CPU2: Used 28334972 instructions
	CPU3: Used 28334972 instructions

Hardware misses:
	CPU0: 2454179 cache misses
	CPU1: 2250677 cache misses
	CPU2: 1162876 cache misses
	CPU3: 1162876 cache misses

	CPU0: 260975 branch misses
	CPU1: 267569 branch misses
	CPU2: 118513 branch misses
	CPU3: 100884 branch misses

Cache Read/Write:
	CPU0: 4943434 cache reads
	CPU1: 784275 cache reads
	CPU2: 4966821 cache reads
	CPU3: 4877625 cache reads

	CPU0: 260975 cache writes
	CPU1: 267569 cache writes
	CPU2: 118513 cache writes
	CPU3: 100884 cache writes

Level 1 cache & TLB:
	CPU0: 22250857 level 1 data cache
	CPU1: 4221395 level 1 data cache
	CPU2: 3490566 level 1 data cache
	CPU3: 2428845 level 1 data cache

	CPU0: 140720459148320 level 1 instruct cache
	CPU1: 94671865450704 level 1 instruct cache
	CPU2: 140720459148064 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 509085 last level cache
	CPU1: 185812 last level cache
	CPU2: 239075 last level cache
	CPU3: 96309 last level cache

	CPU0: 22250817 data TLB
	CPU1: 4221395 data TLB
	CPU2: 3490566 data TLB
	CPU3: 2428845 data TLB

	CPU0: 52894 instruct TLB
	CPU1: 41198 instruct TLB
	CPU2: 46900 instruct TLB
	CPU3: 24588 instruct TLB
HW Instruction Count:
	CPU0: Used 5072977 instructions
	CPU1: Used 56199997 instructions
	CPU2: Used 24443078 instructions
	CPU3: Used 24443078 instructions

Hardware misses:
	CPU0: 918024 cache misses
	CPU1: 2505030 cache misses
	CPU2: 3218608 cache misses
	CPU3: 3218608 cache misses

	CPU0: 108716 branch misses
	CPU1: 402838 branch misses
	CPU2: 319656 branch misses
	CPU3: 124695 branch misses

Cache Read/Write:
	CPU0: 2933505 cache reads
	CPU1: 5834578 cache reads
	CPU2: 5201140 cache reads
	CPU3: 1555178 cache reads

	CPU0: 108716 cache writes
	CPU1: 402838 cache writes
	CPU2: 319656 cache writes
	CPU3: 124695 cache writes

Level 1 cache & TLB:
	CPU0: 2632042 level 1 data cache
	CPU1: 20271324 level 1 data cache
	CPU2: 18679873 level 1 data cache
	CPU3: 2151740 level 1 data cache

	CPU0: 140728331511680 level 1 instruct cache
	CPU1: 94414932938960 level 1 instruct cache
	CPU2: 140728331511424 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 130892 last level cache
	CPU1: 474679 last level cache
	CPU2: 609225 last level cache
	CPU3: 172112 last level cache

	CPU0: 2632002 data TLB
	CPU1: 20271324 data TLB
	CPU2: 18672200 data TLB
	CPU3: 2151740 data TLB

	CPU0: 24035 instruct TLB
	CPU1: 38452 instruct TLB
	CPU2: 159560 instruct TLB
	CPU3: 27836 instruct TLB
HW Instruction Count:
	CPU0: Used 4551391 instructions
	CPU1: Used 36433152 instructions
	CPU2: Used 34470019 instructions
	CPU3: Used 34470019 instructions

Hardware misses:
	CPU0: 885920 cache misses
	CPU1: 1306189 cache misses
	CPU2: 3014662 cache misses
	CPU3: 3014662 cache misses

	CPU0: 84445 branch misses
	CPU1: 146867 branch misses
	CPU2: 302300 branch misses
	CPU3: 412587 branch misses

Cache Read/Write:
	CPU0: 3391334 cache reads
	CPU1: 1513341 cache reads
	CPU2: 4070615 cache reads
	CPU3: 6844761 cache reads

	CPU0: 84445 cache writes
	CPU1: 146867 cache writes
	CPU2: 302300 cache writes
	CPU3: 412587 cache writes

Level 1 cache & TLB:
	CPU0: 4146867 level 1 data cache
	CPU1: 1845401 level 1 data cache
	CPU2: 2358995 level 1 data cache
	CPU3: 23821595 level 1 data cache

	CPU0: 140731186700384 level 1 instruct cache
	CPU1: 93895425560784 level 1 instruct cache
	CPU2: 140731186700128 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 114376 last level cache
	CPU1: 139265 last level cache
	CPU2: 102003 last level cache
	CPU3: 653314 last level cache

	CPU0: 4146828 data TLB
	CPU1: 1845401 data TLB
	CPU2: 2358995 data TLB
	CPU3: 23821595 data TLB

	CPU0: 42553 instruct TLB
	CPU1: 24520 instruct TLB
	CPU2: 20675 instruct TLB
	CPU3: 76240 instruct TLB
HW Instruction Count:
	CPU0: Used 38834709 instructions
	CPU1: Used 37416068 instructions
	CPU2: Used 3773006 instructions
	CPU3: Used 3773006 instructions

Hardware misses:
	CPU0: 1845846 cache misses
	CPU1: 1980600 cache misses
	CPU2: 1508445 cache misses
	CPU3: 1508445 cache misses

	CPU0: 215931 branch misses
	CPU1: 211398 branch misses
	CPU2: 159616 branch misses
	CPU3: 154080 branch misses

Cache Read/Write:
	CPU0: 1565975 cache reads
	CPU1: 23038642 cache reads
	CPU2: 5015983 cache reads
	CPU3: 3080898 cache reads

	CPU0: 215931 cache writes
	CPU1: 211398 cache writes
	CPU2: 159616 cache writes
	CPU3: 154080 cache writes

Level 1 cache & TLB:
	CPU0: 3727289 level 1 data cache
	CPU1: 7341331 level 1 data cache
	CPU2: 4764700 level 1 data cache
	CPU3: 5083212 level 1 data cache

	CPU0: 140725207858304 level 1 instruct cache
	CPU1: 94613702123728 level 1 instruct cache
	CPU2: 140725207858048 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 207422 last level cache
	CPU1: 285489 last level cache
	CPU2: 153747 last level cache
	CPU3: 174233 last level cache

	CPU0: 3727249 data TLB
	CPU1: 7341331 data TLB
	CPU2: 4764700 data TLB
	CPU3: 5083212 data TLB

	CPU0: 50194 instruct TLB
	CPU1: 77817 instruct TLB
	CPU2: 44738 instruct TLB
	CPU3: 44504 instruct TLB
HW Instruction Count:
	CPU0: Used 2966838 instructions
	CPU1: Used 37397430 instructions
	CPU2: Used 31265377 instructions
	CPU3: Used 31265377 instructions

Hardware misses:
	CPU0: 851104 cache misses
	CPU1: 1763776 cache misses
	CPU2: 2717830 cache misses
	CPU3: 2717830 cache misses

	CPU0: 74494 branch misses
	CPU1: 178317 branch misses
	CPU2: 277346 branch misses
	CPU3: 177396 branch misses

Cache Read/Write:
	CPU0: 956913 cache reads
	CPU1: 3339915 cache reads
	CPU2: 1461224 cache reads
	CPU3: 25945377 cache reads

	CPU0: 74494 cache writes
	CPU1: 178317 cache writes
	CPU2: 277346 cache writes
	CPU3: 177396 cache writes

Level 1 cache & TLB:
	CPU0: 2002795 level 1 data cache
	CPU1: 3862953 level 1 data cache
	CPU2: 3084017 level 1 data cache
	CPU3: 6647405 level 1 data cache

	CPU0: 140730868167296 level 1 instruct cache
	CPU1: 94395421061328 level 1 instruct cache
	CPU2: 140730868167040 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 146331 last level cache
	CPU1: 91321 last level cache
	CPU2: 165584 last level cache
	CPU3: 273389 last level cache

	CPU0: 2002795 data TLB
	CPU1: 3862953 data TLB
	CPU2: 3083979 data TLB
	CPU3: 6647405 data TLB

	CPU0: 26387 instruct TLB
	CPU1: 29382 instruct TLB
	CPU2: 37528 instruct TLB
	CPU3: 67228 instruct TLB
HW Instruction Count:
	CPU0: Used 40335266 instructions
	CPU1: Used 14249363 instructions
	CPU2: Used 25439856 instructions
	CPU3: Used 25439856 instructions

Hardware misses:
	CPU0: 891798 cache misses
	CPU1: 1755531 cache misses
	CPU2: 1217298 cache misses
	CPU3: 1217298 cache misses

	CPU0: 91909 branch misses
	CPU1: 184548 branch misses
	CPU2: 133130 branch misses
	CPU3: 284355 branch misses

Cache Read/Write:
	CPU0: 2851729 cache reads
	CPU1: 3388434 cache reads
	CPU2: 21562366 cache reads
	CPU3: 4405131 cache reads

	CPU0: 91909 cache writes
	CPU1: 184548 cache writes
	CPU2: 133130 cache writes
	CPU3: 284355 cache writes

Level 1 cache & TLB:
	CPU0: 5395843 level 1 data cache
	CPU1: 2912006 level 1 data cache
	CPU2: 5689933 level 1 data cache
	CPU3: 6418507 level 1 data cache

	CPU0: 140733397150320 level 1 instruct cache
	CPU1: 94775085502672 level 1 instruct cache
	CPU2: 140733397150064 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 188352 last level cache
	CPU1: 180853 last level cache
	CPU2: 182537 last level cache
	CPU3: 190202 last level cache

	CPU0: 5395843 data TLB
	CPU1: 2912006 data TLB
	CPU2: 5689893 data TLB
	CPU3: 6418507 data TLB

	CPU0: 34697 instruct TLB
	CPU1: 38676 instruct TLB
	CPU2: 51955 instruct TLB
	CPU3: 52368 instruct TLB
HW Instruction Count:
	CPU0: Used 25487245 instructions
	CPU1: Used 7277642 instructions
	CPU2: Used 53733812 instructions
	CPU3: Used 53733812 instructions

Hardware misses:
	CPU0: 1072290 cache misses
	CPU1: 1359450 cache misses
	CPU2: 2169524 cache misses
	CPU3: 2169524 cache misses

	CPU0: 110655 branch misses
	CPU1: 154423 branch misses
	CPU2: 248318 branch misses
	CPU3: 543865 branch misses

Cache Read/Write:
	CPU0: 3999465 cache reads
	CPU1: 2681994 cache reads
	CPU2: 1910745 cache reads
	CPU3: 10114415 cache reads

	CPU0: 110655 cache writes
	CPU1: 154423 cache writes
	CPU2: 248318 cache writes
	CPU3: 543865 cache writes

Level 1 cache & TLB:
	CPU0: 3199700 level 1 data cache
	CPU1: 2695392 level 1 data cache
	CPU2: 19582955 level 1 data cache
	CPU3: 6995980 level 1 data cache

	CPU0: 140730767957504 level 1 instruct cache
	CPU1: 94514519843024 level 1 instruct cache
	CPU2: 140730767957248 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 139969 last level cache
	CPU1: 168900 last level cache
	CPU2: 449778 last level cache
	CPU3: 278175 last level cache

	CPU0: 3199660 data TLB
	CPU1: 2694592 data TLB
	CPU2: 19582955 data TLB
	CPU3: 6995712 data TLB

	CPU0: 27806 instruct TLB
	CPU1: 32243 instruct TLB
	CPU2: 31151 instruct TLB
	CPU3: 69125 instruct TLB
HW Instruction Count:
	CPU0: Used 22573667 instructions
	CPU1: Used 15329733 instructions
	CPU2: Used 25090870 instructions
	CPU3: Used 25090870 instructions

Hardware misses:
	CPU0: 2047635 cache misses
	CPU1: 2032412 cache misses
	CPU2: 997864 cache misses
	CPU3: 997864 cache misses

	CPU0: 342742 branch misses
	CPU1: 194087 branch misses
	CPU2: 100575 branch misses
	CPU3: 319439 branch misses

Cache Read/Write:
	CPU0: 4344674 cache reads
	CPU1: 2083715 cache reads
	CPU2: 2841009 cache reads
	CPU3: 6309607 cache reads

	CPU0: 342742 cache writes
	CPU1: 194087 cache writes
	CPU2: 100575 cache writes
	CPU3: 319439 cache writes

Level 1 cache & TLB:
	CPU0: 2006215 level 1 data cache
	CPU1: 22538593 level 1 data cache
	CPU2: 5798483 level 1 data cache
	CPU3: 3598628 level 1 data cache

	CPU0: 140725003671120 level 1 instruct cache
	CPU1: 94917335871696 level 1 instruct cache
	CPU2: 140725003670864 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 144151 last level cache
	CPU1: 578800 last level cache
	CPU2: 180114 last level cache
	CPU3: 197469 last level cache

	CPU0: 2006215 data TLB
	CPU1: 22538593 data TLB
	CPU2: 5798483 data TLB
	CPU3: 3598588 data TLB

	CPU0: 29601 instruct TLB
	CPU1: 53360 instruct TLB
	CPU2: 47145 instruct TLB
	CPU3: 38681 instruct TLB
HW Instruction Count:
	CPU0: Used 3622342 instructions
	CPU1: Used 48482068 instructions
	CPU2: Used 32412394 instructions
	CPU3: Used 32412394 instructions

Hardware misses:
	CPU0: 1008238 cache misses
	CPU1: 1925078 cache misses
	CPU2: 2868021 cache misses
	CPU3: 2868021 cache misses

	CPU0: 116896 branch misses
	CPU1: 187777 branch misses
	CPU2: 422878 branch misses
	CPU3: 206327 branch misses

Cache Read/Write:
	CPU0: 2110796 cache reads
	CPU1: 4208736 cache reads
	CPU2: 7085719 cache reads
	CPU3: 2473918 cache reads

	CPU0: 116896 cache writes
	CPU1: 187777 cache writes
	CPU2: 422878 cache writes
	CPU3: 206327 cache writes

Level 1 cache & TLB:
	CPU0: 921749 level 1 data cache
	CPU1: 5956527 level 1 data cache
	CPU2: 5522270 level 1 data cache
	CPU3: 3040129 level 1 data cache

	CPU0: 140727999211104 level 1 instruct cache
	CPU1: 94859356725456 level 1 instruct cache
	CPU2: 140727999210848 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 109158 last level cache
	CPU1: 142670 last level cache
	CPU2: 200607 last level cache
	CPU3: 211056 last level cache

	CPU0: 921749 data TLB
	CPU1: 5956527 data TLB
	CPU2: 5522230 data TLB
	CPU3: 3040129 data TLB

	CPU0: 21200 instruct TLB
	CPU1: 53519 instruct TLB
	CPU2: 50115 instruct TLB
	CPU3: 38339 instruct TLB
HW Instruction Count:
	CPU0: Used 38813654 instructions
	CPU1: Used 7555704 instructions
	CPU2: Used 87870914 instructions
	CPU3: Used 87870914 instructions

Hardware misses:
	CPU0: 1251021 cache misses
	CPU1: 1339987 cache misses
	CPU2: 3280442 cache misses
	CPU3: 3280442 cache misses

	CPU0: 164473 branch misses
	CPU1: 147604 branch misses
	CPU2: 326377 branch misses
	CPU3: 127271 branch misses

Cache Read/Write:
	CPU0: 11392683 cache reads
	CPU1: 40599159 cache reads
	CPU2: 23979454 cache reads
	CPU3: 16450365 cache reads

	CPU0: 164473 cache writes
	CPU1: 147604 cache writes
	CPU2: 326377 cache writes
	CPU3: 127271 cache writes

Level 1 cache & TLB:
	CPU0: 3892835 level 1 data cache
	CPU1: 7104264 level 1 data cache
	CPU2: 4574413 level 1 data cache
	CPU3: 2170282 level 1 data cache

	CPU0: 140722456635168 level 1 instruct cache
	CPU1: 93969461481680 level 1 instruct cache
	CPU2: 140722456634912 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 105651 last level cache
	CPU1: 294400 last level cache
	CPU2: 162526 last level cache
	CPU3: 150926 last level cache

	CPU0: 3892795 data TLB
	CPU1: 7105108 data TLB
	CPU2: 4574413 data TLB
	CPU3: 2171545 data TLB

	CPU0: 36002 instruct TLB
	CPU1: 73575 instruct TLB
	CPU2: 46575 instruct TLB
	CPU3: 34236 instruct TLB
HW Instruction Count:
	CPU0: Used 31818933 instructions
	CPU1: Used 13924029 instructions
	CPU2: Used 91801957 instructions
	CPU3: Used 91801957 instructions

Hardware misses:
	CPU0: 1556855 cache misses
	CPU1: 516206 cache misses
	CPU2: 2171649 cache misses
	CPU3: 2171649 cache misses

	CPU0: 180309 branch misses
	CPU1: 87919 branch misses
	CPU2: 262816 branch misses
	CPU3: 1380046 branch misses

Cache Read/Write:
	CPU0: 5442440 cache reads
	CPU1: 2534535 cache reads
	CPU2: 23118781 cache reads
	CPU3: 6606161 cache reads

	CPU0: 180309 cache writes
	CPU1: 87919 cache writes
	CPU2: 262816 cache writes
	CPU3: 1380046 cache writes

Level 1 cache & TLB:
	CPU0: 626532 level 1 data cache
	CPU1: 3792662 level 1 data cache
	CPU2: 6870741 level 1 data cache
	CPU3: 5039624 level 1 data cache

	CPU0: 140735271902272 level 1 instruct cache
	CPU1: 94028979429584 level 1 instruct cache
	CPU2: 140735271902016 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 54562 last level cache
	CPU1: 264130 last level cache
	CPU2: 185885 last level cache
	CPU3: 174668 last level cache

	CPU0: 626532 data TLB
	CPU1: 3792662 data TLB
	CPU2: 6870700 data TLB
	CPU3: 5039624 data TLB

	CPU0: 8419 instruct TLB
	CPU1: 50064 instruct TLB
	CPU2: 48081 instruct TLB
	CPU3: 56320 instruct TLB
HW Instruction Count:
	CPU0: Used 53560436 instructions
	CPU1: Used 76276887 instructions
	CPU2: Used 79111394 instructions
	CPU3: Used 79111394 instructions

Hardware misses:
	CPU0: 1340412 cache misses
	CPU1: 1416738 cache misses
	CPU2: 2069798 cache misses
	CPU3: 2069798 cache misses

	CPU0: 183352 branch misses
	CPU1: 152492 branch misses
	CPU2: 221896 branch misses
	CPU3: 264272 branch misses

Cache Read/Write:
	CPU0: 3666187 cache reads
	CPU1: 2450400 cache reads
	CPU2: 3679573 cache reads
	CPU3: 9917706 cache reads

	CPU0: 183352 cache writes
	CPU1: 152492 cache writes
	CPU2: 221896 cache writes
	CPU3: 264272 cache writes

Level 1 cache & TLB:
	CPU0: 827520 level 1 data cache
	CPU1: 23686982 level 1 data cache
	CPU2: 3561658 level 1 data cache
	CPU3: 4236033 level 1 data cache

	CPU0: 140735814819008 level 1 instruct cache
	CPU1: 93920433811664 level 1 instruct cache
	CPU2: 140735814818752 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 109493 last level cache
	CPU1: 599281 last level cache
	CPU2: 77347 last level cache
	CPU3: 232876 last level cache

	CPU0: 827520 data TLB
	CPU1: 23686982 data TLB
	CPU2: 3561620 data TLB
	CPU3: 4236033 data TLB

	CPU0: 13812 instruct TLB
	CPU1: 78903 instruct TLB
	CPU2: 24935 instruct TLB
	CPU3: 48107 instruct TLB
HW Instruction Count:
	CPU0: Used 2945903 instructions
	CPU1: Used 42793519 instructions
	CPU2: Used 12613467 instructions
	CPU3: Used 12613467 instructions

Hardware misses:
	CPU0: 855154 cache misses
	CPU1: 2759327 cache misses
	CPU2: 1492047 cache misses
	CPU3: 1492047 cache misses

	CPU0: 78624 branch misses
	CPU1: 282787 branch misses
	CPU2: 153044 branch misses
	CPU3: 461948 branch misses

Cache Read/Write:
	CPU0: 2007549 cache reads
	CPU1: 9509282 cache reads
	CPU2: 1135631 cache reads
	CPU3: 3545474 cache reads

	CPU0: 78624 cache writes
	CPU1: 282787 cache writes
	CPU2: 153044 cache writes
	CPU3: 461948 cache writes

Level 1 cache & TLB:
	CPU0: 17103405 level 1 data cache
	CPU1: 28048373 level 1 data cache
	CPU2: 6332006 level 1 data cache
	CPU3: 45484618 level 1 data cache

	CPU0: 140736367546064 level 1 instruct cache
	CPU1: 94770174533840 level 1 instruct cache
	CPU2: 140736367545808 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 493169 last level cache
	CPU1: 725334 last level cache
	CPU2: 305304 last level cache
	CPU3: 1040574 last level cache

	CPU0: 17103405 data TLB
	CPU1: 28048373 data TLB
	CPU2: 6332006 data TLB
	CPU3: 45484579 data TLB

	CPU0: 148312 instruct TLB
	CPU1: 125979 instruct TLB
	CPU2: 54942 instruct TLB
	CPU3: 297913 instruct TLB
HW Instruction Count:
	CPU0: Used 77901377 instructions
	CPU1: Used 21141275 instructions
	CPU2: Used 119359007 instructions
	CPU3: Used 119359007 instructions

Hardware misses:
	CPU0: 2678933 cache misses
	CPU1: 3377119 cache misses
	CPU2: 1079568 cache misses
	CPU3: 1079568 cache misses

	CPU0: 306239 branch misses
	CPU1: 472909 branch misses
	CPU2: 105934 branch misses
	CPU3: 135871 branch misses

Cache Read/Write:
	CPU0: 6703685 cache reads
	CPU1: 3649347 cache reads
	CPU2: 2522536 cache reads
	CPU3: 2964018 cache reads

	CPU0: 306239 cache writes
	CPU1: 472909 cache writes
	CPU2: 105934 cache writes
	CPU3: 135871 cache writes

Level 1 cache & TLB:
	CPU0: 5533872 level 1 data cache
	CPU1: 3634350 level 1 data cache
	CPU2: 1659108 level 1 data cache
	CPU3: 21784995 level 1 data cache

	CPU0: 140728813086592 level 1 instruct cache
	CPU1: 94053653004496 level 1 instruct cache
	CPU2: 140728813086336 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 216359 last level cache
	CPU1: 121960 last level cache
	CPU2: 142474 last level cache
	CPU3: 551932 last level cache

	CPU0: 5533872 data TLB
	CPU1: 3634350 data TLB
	CPU2: 1659108 data TLB
	CPU3: 21784955 data TLB

	CPU0: 50804 instruct TLB
	CPU1: 29864 instruct TLB
	CPU2: 23689 instruct TLB
	CPU3: 57665 instruct TLB
HW Instruction Count:
	CPU0: Used 45317104 instructions
	CPU1: Used 42964095 instructions
	CPU2: Used 11498323 instructions
	CPU3: Used 11498323 instructions

Hardware misses:
	CPU0: 2144573 cache misses
	CPU1: 2027737 cache misses
	CPU2: 1264130 cache misses
	CPU3: 1264130 cache misses

	CPU0: 216176 branch misses
	CPU1: 208408 branch misses
	CPU2: 132061 branch misses
	CPU3: 398531 branch misses

Cache Read/Write:
	CPU0: 5026676 cache reads
	CPU1: 4511482 cache reads
	CPU2: 774690 cache reads
	CPU3: 5554409 cache reads

	CPU0: 216176 cache writes
	CPU1: 208408 cache writes
	CPU2: 132061 cache writes
	CPU3: 398531 cache writes

Level 1 cache & TLB:
	CPU0: 3700968 level 1 data cache
	CPU1: 3879163 level 1 data cache
	CPU2: 3026917 level 1 data cache
	CPU3: 4813397 level 1 data cache

	CPU0: 140722047686400 level 1 instruct cache
	CPU1: 94251278463184 level 1 instruct cache
	CPU2: 140722047686144 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 74707 last level cache
	CPU1: 178832 last level cache
	CPU2: 193516 last level cache
	CPU3: 214100 last level cache

	CPU0: 3700968 data TLB
	CPU1: 3879122 data TLB
	CPU2: 3026917 data TLB
	CPU3: 4813397 data TLB

	CPU0: 31315 instruct TLB
	CPU1: 47685 instruct TLB
	CPU2: 35318 instruct TLB
	CPU3: 47025 instruct TLB
HW Instruction Count:
	CPU0: Used 18587948 instructions
	CPU1: Used 18963582 instructions
	CPU2: Used 33680698 instructions
	CPU3: Used 33680698 instructions

Hardware misses:
	CPU0: 1492555 cache misses
	CPU1: 1036000 cache misses
	CPU2: 3045522 cache misses
	CPU3: 3045522 cache misses

	CPU0: 171986 branch misses
	CPU1: 114560 branch misses
	CPU2: 297046 branch misses
	CPU3: 147265 branch misses

Cache Read/Write:
	CPU0: 2892530 cache reads
	CPU1: 21063797 cache reads
	CPU2: 5642644 cache reads
	CPU3: 2712318 cache reads

	CPU0: 171986 cache writes
	CPU1: 114560 cache writes
	CPU2: 297046 cache writes
	CPU3: 147265 cache writes

Level 1 cache & TLB:
	CPU0: 2225488 level 1 data cache
	CPU1: 2602483 level 1 data cache
	CPU2: 8153873 level 1 data cache
	CPU3: 4792799 level 1 data cache

	CPU0: 140734730948560 level 1 instruct cache
	CPU1: 94458541764816 level 1 instruct cache
	CPU2: 140734730948304 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 164084 last level cache
	CPU1: 173539 last level cache
	CPU2: 223007 last level cache
	CPU3: 176803 last level cache

	CPU0: 2225488 data TLB
	CPU1: 2602439 data TLB
	CPU2: 8153873 data TLB
	CPU3: 4792799 data TLB

	CPU0: 32241 instruct TLB
	CPU1: 36671 instruct TLB
	CPU2: 69431 instruct TLB
	CPU3: 48180 instruct TLB
HW Instruction Count:
	CPU0: Used 14333514 instructions
	CPU1: Used 15873753 instructions
	CPU2: Used 120176756 instructions
	CPU3: Used 120176756 instructions

Hardware misses:
	CPU0: 540904 cache misses
	CPU1: 1261763 cache misses
	CPU2: 3914559 cache misses
	CPU3: 3914559 cache misses

	CPU0: 59882 branch misses
	CPU1: 151653 branch misses
	CPU2: 408199 branch misses
	CPU3: 114071 branch misses

Cache Read/Write:
	CPU0: 2865496 cache reads
	CPU1: 3696420 cache reads
	CPU2: 24124516 cache reads
	CPU3: 1108945 cache reads

	CPU0: 59882 cache writes
	CPU1: 151653 cache writes
	CPU2: 408199 cache writes
	CPU3: 114071 cache writes

Level 1 cache & TLB:
	CPU0: 3980295 level 1 data cache
	CPU1: 1473825 level 1 data cache
	CPU2: 16818942 level 1 data cache
	CPU3: 4269691 level 1 data cache

	CPU0: 140728743549328 level 1 instruct cache
	CPU1: 94161657798864 level 1 instruct cache
	CPU2: 140728743549072 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 99450 last level cache
	CPU1: 102615 last level cache
	CPU2: 551424 last level cache
	CPU3: 267971 last level cache

	CPU0: 3980295 data TLB
	CPU1: 1473825 data TLB
	CPU2: 16818942 data TLB
	CPU3: 4269651 data TLB

	CPU0: 27480 instruct TLB
	CPU1: 18898 instruct TLB
	CPU2: 147235 instruct TLB
	CPU3: 48908 instruct TLB
HW Instruction Count:
	CPU0: Used 28743975 instructions
	CPU1: Used 107546158 instructions
	CPU2: Used 19939544 instructions
	CPU3: Used 19939544 instructions

Hardware misses:
	CPU0: 7580341 cache misses
	CPU1: 9715610 cache misses
	CPU2: 10358549 cache misses
	CPU3: 10358549 cache misses

	CPU0: 2552772 branch misses
	CPU1: 4337751 branch misses
	CPU2: 7686305 branch misses
	CPU3: 4055916 branch misses

Cache Read/Write:
	CPU0: 48254864 cache reads
	CPU1: 90370972 cache reads
	CPU2: 99216819 cache reads
	CPU3: 83225438 cache reads

	CPU0: 2552772 cache writes
	CPU1: 4337751 cache writes
	CPU2: 7686305 cache writes
	CPU3: 4055916 cache writes

Level 1 cache & TLB:
	CPU0: 5443501 level 1 data cache
	CPU1: 4296300 level 1 data cache
	CPU2: 23850180 level 1 data cache
	CPU3: 11580561 level 1 data cache

	CPU0: 140732406782096 level 1 instruct cache
	CPU1: 94171191664848 level 1 instruct cache
	CPU2: 140732406781840 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 249876 last level cache
	CPU1: 214216 last level cache
	CPU2: 600536 last level cache
	CPU3: 318416 last level cache

	CPU0: 5443501 data TLB
	CPU1: 4296256 data TLB
	CPU2: 23850180 data TLB
	CPU3: 11580561 data TLB

	CPU0: 63420 instruct TLB
	CPU1: 44965 instruct TLB
	CPU2: 68313 instruct TLB
	CPU3: 93515 instruct TLB
HW Instruction Count:
	CPU0: Used 26696403 instructions
	CPU1: Used 11605622 instructions
	CPU2: Used 16722454 instructions
	CPU3: Used 16722454 instructions

Hardware misses:
	CPU0: 4909182 cache misses
	CPU1: 3485682 cache misses
	CPU2: 3923066 cache misses
	CPU3: 3923066 cache misses

	CPU0: 1293636 branch misses
	CPU1: 856389 branch misses
	CPU2: 722535 branch misses
	CPU3: 1041867 branch misses

Cache Read/Write:
	CPU0: 38507985 cache reads
	CPU1: 68084077 cache reads
	CPU2: 43059451 cache reads
	CPU3: 48804525 cache reads

	CPU0: 1293636 cache writes
	CPU1: 856389 cache writes
	CPU2: 722535 cache writes
	CPU3: 1041867 cache writes

Level 1 cache & TLB:
	CPU0: 22659226 level 1 data cache
	CPU1: 122269397 level 1 data cache
	CPU2: 3480751 level 1 data cache
	CPU3: 3391572 level 1 data cache

	CPU0: 140725341839200 level 1 instruct cache
	CPU1: 94500851929296 level 1 instruct cache
	CPU2: 140725341838944 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 507286 last level cache
	CPU1: 159352 last level cache
	CPU2: 226725 last level cache
	CPU3: 169970 last level cache

	CPU0: 22659226 data TLB
	CPU1: 122269397 data TLB
	CPU2: 3480751 data TLB
	CPU3: 3391532 data TLB

	CPU0: 58660 instruct TLB
	CPU1: 302730 instruct TLB
	CPU2: 39409 instruct TLB
	CPU3: 47155 instruct TLB
HW Instruction Count:
	CPU0: Used 35197614 instructions
	CPU1: Used 45680479 instructions
	CPU2: Used 7182644 instructions
	CPU3: Used 7182644 instructions

Hardware misses:
	CPU0: 2633169 cache misses
	CPU1: 854364 cache misses
	CPU2: 1551953 cache misses
	CPU3: 1551953 cache misses

	CPU0: 408300 branch misses
	CPU1: 122754 branch misses
	CPU2: 155607 branch misses
	CPU3: 284283 branch misses

Cache Read/Write:
	CPU0: 3197019 cache reads
	CPU1: 6795731 cache reads
	CPU2: 2710224 cache reads
	CPU3: 2464208 cache reads

	CPU0: 408300 cache writes
	CPU1: 122754 cache writes
	CPU2: 155607 cache writes
	CPU3: 284283 cache writes

Level 1 cache & TLB:
	CPU0: 4199063 level 1 data cache
	CPU1: 3071410 level 1 data cache
	CPU2: 22167473 level 1 data cache
	CPU3: 2768989 level 1 data cache

	CPU0: 140727412814656 level 1 instruct cache
	CPU1: 94885691654352 level 1 instruct cache
	CPU2: 140727412814400 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 80357 last level cache
	CPU1: 157427 last level cache
	CPU2: 560463 last level cache
	CPU3: 204404 last level cache

	CPU0: 4199063 data TLB
	CPU1: 3071368 data TLB
	CPU2: 22167473 data TLB
	CPU3: 2768989 data TLB

	CPU0: 27555 instruct TLB
	CPU1: 42078 instruct TLB
	CPU2: 51714 instruct TLB
	CPU3: 37696 instruct TLB
HW Instruction Count:
	CPU0: Used 29224600 instructions
	CPU1: Used 4714784 instructions
	CPU2: Used 39570554 instructions
	CPU3: Used 39570554 instructions

Hardware misses:
	CPU0: 2799079 cache misses
	CPU1: 1525556 cache misses
	CPU2: 1148030 cache misses
	CPU3: 1148030 cache misses

	CPU0: 286629 branch misses
	CPU1: 170099 branch misses
	CPU2: 113455 branch misses
	CPU3: 396925 branch misses

Cache Read/Write:
	CPU0: 6421063 cache reads
	CPU1: 3473872 cache reads
	CPU2: 3017193 cache reads
	CPU3: 3405322 cache reads

	CPU0: 286629 cache writes
	CPU1: 170099 cache writes
	CPU2: 113455 cache writes
	CPU3: 396925 cache writes

Level 1 cache & TLB:
	CPU0: 5508689 level 1 data cache
	CPU1: 5721046 level 1 data cache
	CPU2: 2989639 level 1 data cache
	CPU3: 1169733 level 1 data cache

	CPU0: 140726572846144 level 1 instruct cache
	CPU1: 94772489978064 level 1 instruct cache
	CPU2: 140726572845888 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 115323 last level cache
	CPU1: 186021 last level cache
	CPU2: 233651 last level cache
	CPU3: 140725 last level cache

	CPU0: 5508689 data TLB
	CPU1: 5721046 data TLB
	CPU2: 2989600 data TLB
	CPU3: 1169733 data TLB

	CPU0: 44094 instruct TLB
	CPU1: 54107 instruct TLB
	CPU2: 40134 instruct TLB
	CPU3: 17563 instruct TLB
HW Instruction Count:
	CPU0: Used 30742457 instructions
	CPU1: Used 81940425 instructions
	CPU2: Used 27531075 instructions
	CPU3: Used 27531075 instructions

Hardware misses:
	CPU0: 2618744 cache misses
	CPU1: 1948908 cache misses
	CPU2: 916245 cache misses
	CPU3: 916245 cache misses

	CPU0: 276005 branch misses
	CPU1: 188816 branch misses
	CPU2: 104983 branch misses
	CPU3: 179230 branch misses

Cache Read/Write:
	CPU0: 3768153 cache reads
	CPU1: 2454260 cache reads
	CPU2: 4862443 cache reads
	CPU3: 22339646 cache reads

	CPU0: 276005 cache writes
	CPU1: 188816 cache writes
	CPU2: 104983 cache writes
	CPU3: 179230 cache writes

Level 1 cache & TLB:
	CPU0: 2216754 level 1 data cache
	CPU1: 7754983 level 1 data cache
	CPU2: 1859764 level 1 data cache
	CPU3: 6073091 level 1 data cache

	CPU0: 140728131585136 level 1 instruct cache
	CPU1: 94680880672976 level 1 instruct cache
	CPU2: 140728131584880 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 125186 last level cache
	CPU1: 236044 last level cache
	CPU2: 135477 last level cache
	CPU3: 249921 last level cache

	CPU0: 2216713 data TLB
	CPU1: 7754983 data TLB
	CPU2: 1859764 data TLB
	CPU3: 6073091 data TLB

	CPU0: 24716 instruct TLB
	CPU1: 74438 instruct TLB
	CPU2: 29044 instruct TLB
	CPU3: 55402 instruct TLB
HW Instruction Count:
	CPU0: Used 89759546 instructions
	CPU1: Used 35057030 instructions
	CPU2: Used 13069297 instructions
	CPU3: Used 13069297 instructions

Hardware misses:
	CPU0: 3274862 cache misses
	CPU1: 1607366 cache misses
	CPU2: 1273340 cache misses
	CPU3: 1273340 cache misses

	CPU0: 385925 branch misses
	CPU1: 185600 branch misses
	CPU2: 144010 branch misses
	CPU3: 161698 branch misses

Cache Read/Write:
	CPU0: 3548524 cache reads
	CPU1: 3408841 cache reads
	CPU2: 3701278 cache reads
	CPU3: 21664976 cache reads

	CPU0: 385925 cache writes
	CPU1: 185600 cache writes
	CPU2: 144010 cache writes
	CPU3: 161698 cache writes

Level 1 cache & TLB:
	CPU0: 19089071 level 1 data cache
	CPU1: 107210515 level 1 data cache
	CPU2: 33017815 level 1 data cache
	CPU3: 52367041 level 1 data cache

	CPU0: 140723866313872 level 1 instruct cache
	CPU1: 94068611940560 level 1 instruct cache
	CPU2: 140723866313616 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 573105 last level cache
	CPU1: 1226369 last level cache
	CPU2: 991309 last level cache
	CPU3: 1134614 last level cache

	CPU0: 19089071 data TLB
	CPU1: 107216171 data TLB
	CPU2: 33018568 data TLB
	CPU3: 52367117 data TLB

	CPU0: 214421 instruct TLB
	CPU1: 428515 instruct TLB
	CPU2: 477755 instruct TLB
	CPU3: 385438 instruct TLB
HW Instruction Count:
	CPU0: Used 4074729197 instructions
	CPU1: Used 1315271393 instructions
	CPU2: Used 797689147 instructions
	CPU3: Used 797689147 instructions

Hardware misses:
	CPU0: 7409680 cache misses
	CPU1: 4594043 cache misses
	CPU2: 5121071 cache misses
	CPU3: 5121071 cache misses

	CPU0: 1991798 branch misses
	CPU1: 2089648 branch misses
	CPU2: 1040262 branch misses
	CPU3: 1326443 branch misses

Cache Read/Write:
	CPU0: 67783168 cache reads
	CPU1: 103090571 cache reads
	CPU2: 120071581 cache reads
	CPU3: 141106468 cache reads

	CPU0: 1991798 cache writes
	CPU1: 2089648 cache writes
	CPU2: 1040262 cache writes
	CPU3: 1326443 cache writes

Level 1 cache & TLB:
	CPU0: 130324018 level 1 data cache
	CPU1: 152227316 level 1 data cache
	CPU2: 203576132 level 1 data cache
	CPU3: 264387969 level 1 data cache

	CPU0: 140730549343280 level 1 instruct cache
	CPU1: 94703578071248 level 1 instruct cache
	CPU2: 140730549343024 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3399183 last level cache
	CPU1: 3539927 last level cache
	CPU2: 5291958 last level cache
	CPU3: 6859704 last level cache

	CPU0: 130323977 data TLB
	CPU1: 152227316 data TLB
	CPU2: 203576132 data TLB
	CPU3: 264386721 data TLB

	CPU0: 1130937 instruct TLB
	CPU1: 1153067 instruct TLB
	CPU2: 2124585 instruct TLB
	CPU3: 2653239 instruct TLB
HW Instruction Count:
	CPU0: Used 867647152 instructions
	CPU1: Used 323512285 instructions
	CPU2: Used 701573939 instructions
	CPU3: Used 701573939 instructions

Hardware misses:
	CPU0: 6561678 cache misses
	CPU1: 5599987 cache misses
	CPU2: 12876445 cache misses
	CPU3: 12876445 cache misses

	CPU0: 1179964 branch misses
	CPU1: 1090082 branch misses
	CPU2: 2409616 branch misses
	CPU3: 3702143 branch misses

Cache Read/Write:
	CPU0: 73788114 cache reads
	CPU1: 54555368 cache reads
	CPU2: 48799301 cache reads
	CPU3: 77222505 cache reads

	CPU0: 1179964 cache writes
	CPU1: 1090082 cache writes
	CPU2: 2409616 cache writes
	CPU3: 3702143 cache writes

Level 1 cache & TLB:
	CPU0: 85525785 level 1 data cache
	CPU1: 159714056 level 1 data cache
	CPU2: 189795357 level 1 data cache
	CPU3: 148190430 level 1 data cache

	CPU0: 140723342636752 level 1 instruct cache
	CPU1: 94214871867600 level 1 instruct cache
	CPU2: 140723342636496 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2050784 last level cache
	CPU1: 6386367 last level cache
	CPU2: 4816352 last level cache
	CPU3: 3402686 last level cache

	CPU0: 85525785 data TLB
	CPU1: 159714056 data TLB
	CPU2: 189795357 data TLB
	CPU3: 148190390 data TLB

	CPU0: 660638 instruct TLB
	CPU1: 2560638 instruct TLB
	CPU2: 1780589 instruct TLB
	CPU3: 1286850 instruct TLB
HW Instruction Count:
	CPU0: Used 32802965 instructions
	CPU1: Used 39059557 instructions
	CPU2: Used 51587353 instructions
	CPU3: Used 51587353 instructions

Hardware misses:
	CPU0: 380567 cache misses
	CPU1: 1134052 cache misses
	CPU2: 720026 cache misses
	CPU3: 720026 cache misses

	CPU0: 52653 branch misses
	CPU1: 153715 branch misses
	CPU2: 124042 branch misses
	CPU3: 548020 branch misses

Cache Read/Write:
	CPU0: 1196313 cache reads
	CPU1: 3446644 cache reads
	CPU2: 6930768 cache reads
	CPU3: 4938748 cache reads

	CPU0: 52653 cache writes
	CPU1: 153715 cache writes
	CPU2: 124042 cache writes
	CPU3: 548020 cache writes

Level 1 cache & TLB:
	CPU0: 210817 level 1 data cache
	CPU1: 18636698 level 1 data cache
	CPU2: 4836072 level 1 data cache
	CPU3: 6564924 level 1 data cache

	CPU0: 140732186041120 level 1 instruct cache
	CPU1: 94703154155728 level 1 instruct cache
	CPU2: 140732186040864 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 20890 last level cache
	CPU1: 421488 last level cache
	CPU2: 68497 last level cache
	CPU3: 145187 last level cache

	CPU0: 210817 data TLB
	CPU1: 18636698 data TLB
	CPU2: 4836032 data TLB
	CPU3: 6564924 data TLB

	CPU0: 2695 instruct TLB
	CPU1: 34711 instruct TLB
	CPU2: 34614 instruct TLB
	CPU3: 29558 instruct TLB
HW Instruction Count:
	CPU0: Used 21358109 instructions
	CPU1: Used 27868761 instructions
	CPU2: Used 26420597 instructions
	CPU3: Used 26420597 instructions

Hardware misses:
	CPU0: 202269 cache misses
	CPU1: 177855 cache misses
	CPU2: 271006 cache misses
	CPU3: 271006 cache misses

	CPU0: 34265 branch misses
	CPU1: 43521 branch misses
	CPU2: 36005 branch misses
	CPU3: 295929 branch misses

Cache Read/Write:
	CPU0: 627033 cache reads
	CPU1: 769325 cache reads
	CPU2: 3011016 cache reads
	CPU3: 25611004 cache reads

	CPU0: 34265 cache writes
	CPU1: 43521 cache writes
	CPU2: 36005 cache writes
	CPU3: 295929 cache writes

Level 1 cache & TLB:
	CPU0: 245975 level 1 data cache
	CPU1: 3268901 level 1 data cache
	CPU2: 2215314 level 1 data cache
	CPU3: 5414133 level 1 data cache

	CPU0: 140728018767200 level 1 instruct cache
	CPU1: 93885676511440 level 1 instruct cache
	CPU2: 140728018766944 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 27751 last level cache
	CPU1: 79320 last level cache
	CPU2: 114210 last level cache
	CPU3: 88073 last level cache

	CPU0: 245933 data TLB
	CPU1: 3268901 data TLB
	CPU2: 2215314 data TLB
	CPU3: 5414133 data TLB

	CPU0: 2874 instruct TLB
	CPU1: 24154 instruct TLB
	CPU2: 34552 instruct TLB
	CPU3: 35157 instruct TLB
HW Instruction Count:
	CPU0: Used 357093039 instructions
	CPU1: Used 119544632 instructions
	CPU2: Used 60969511 instructions
	CPU3: Used 60969511 instructions

Hardware misses:
	CPU0: 370002 cache misses
	CPU1: 1098555 cache misses
	CPU2: 6581100 cache misses
	CPU3: 6581100 cache misses

	CPU0: 62770 branch misses
	CPU1: 138124 branch misses
	CPU2: 1309690 branch misses
	CPU3: 110638 branch misses

Cache Read/Write:
	CPU0: 158302 cache reads
	CPU1: 4541030 cache reads
	CPU2: 7914551 cache reads
	CPU3: 20282530 cache reads

	CPU0: 62770 cache writes
	CPU1: 138124 cache writes
	CPU2: 1309690 cache writes
	CPU3: 110638 cache writes

Level 1 cache & TLB:
	CPU0: 2232231 level 1 data cache
	CPU1: 4286661 level 1 data cache
	CPU2: 5984077 level 1 data cache
	CPU3: 6733233 level 1 data cache

	CPU0: 140726922883968 level 1 instruct cache
	CPU1: 94800727249104 level 1 instruct cache
	CPU2: 140726922883712 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 88308 last level cache
	CPU1: 134589 last level cache
	CPU2: 127478 last level cache
	CPU3: 181108 last level cache

	CPU0: 2232231 data TLB
	CPU1: 4286619 data TLB
	CPU2: 5984077 data TLB
	CPU3: 6733233 data TLB

	CPU0: 30282 instruct TLB
	CPU1: 40147 instruct TLB
	CPU2: 51232 instruct TLB
	CPU3: 61981 instruct TLB
HW Instruction Count:
	CPU0: Used 85990069 instructions
	CPU1: Used 23922467 instructions
	CPU2: Used 20690137 instructions
	CPU3: Used 20690137 instructions

Hardware misses:
	CPU0: 473456 cache misses
	CPU1: 813666 cache misses
	CPU2: 214645 cache misses
	CPU3: 214645 cache misses

	CPU0: 79182 branch misses
	CPU1: 137321 branch misses
	CPU2: 21735 branch misses
	CPU3: 156152 branch misses

Cache Read/Write:
	CPU0: 4276241 cache reads
	CPU1: 5818110 cache reads
	CPU2: 1569330 cache reads
	CPU3: 21408133 cache reads

	CPU0: 79182 cache writes
	CPU1: 137321 cache writes
	CPU2: 21735 cache writes
	CPU3: 156152 cache writes

Level 1 cache & TLB:
	CPU0: 4509155 level 1 data cache
	CPU1: 4547536 level 1 data cache
	CPU2: 681891 level 1 data cache
	CPU3: 4494631 level 1 data cache

	CPU0: 140737196837040 level 1 instruct cache
	CPU1: 94588682608848 level 1 instruct cache
	CPU2: 140737196836784 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 59520 last level cache
	CPU1: 150874 last level cache
	CPU2: 23506 last level cache
	CPU3: 108452 last level cache

	CPU0: 4509155 data TLB
	CPU1: 4547536 data TLB
	CPU2: 681891 data TLB
	CPU3: 4494592 data TLB

	CPU0: 33013 instruct TLB
	CPU1: 56952 instruct TLB
	CPU2: 5063 instruct TLB
	CPU3: 29506 instruct TLB
HW Instruction Count:
	CPU0: Used 23731583 instructions
	CPU1: Used 80603754 instructions
	CPU2: Used 22620007 instructions
	CPU3: Used 22620007 instructions

Hardware misses:
	CPU0: 531288 cache misses
	CPU1: 458716 cache misses
	CPU2: 910194 cache misses
	CPU3: 910194 cache misses

	CPU0: 76873 branch misses
	CPU1: 83011 branch misses
	CPU2: 139797 branch misses
	CPU3: 379735 branch misses

Cache Read/Write:
	CPU0: 4534230 cache reads
	CPU1: 62225 cache reads
	CPU2: 178991 cache reads
	CPU3: 9018764 cache reads

	CPU0: 76873 cache writes
	CPU1: 83011 cache writes
	CPU2: 139797 cache writes
	CPU3: 379735 cache writes

Level 1 cache & TLB:
	CPU0: 4507312 level 1 data cache
	CPU1: 765607 level 1 data cache
	CPU2: 776383 level 1 data cache
	CPU3: 24391528 level 1 data cache

	CPU0: 140736928492912 level 1 instruct cache
	CPU1: 94861443547344 level 1 instruct cache
	CPU2: 140736928492656 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 61054 last level cache
	CPU1: 26809 last level cache
	CPU2: 31674 last level cache
	CPU3: 601172 last level cache

	CPU0: 4507312 data TLB
	CPU1: 765607 data TLB
	CPU2: 776383 data TLB
	CPU3: 24391487 data TLB

	CPU0: 26882 instruct TLB
	CPU1: 2597 instruct TLB
	CPU2: 5272 instruct TLB
	CPU3: 83959 instruct TLB
HW Instruction Count:
	CPU0: Used 3981590317 instructions
	CPU1: Used 1014146234 instructions
	CPU2: Used 631980677 instructions
	CPU3: Used 631980677 instructions

Hardware misses:
	CPU0: 9984981 cache misses
	CPU1: 10769348 cache misses
	CPU2: 11781710 cache misses
	CPU3: 11781710 cache misses

	CPU0: 3473362 branch misses
	CPU1: 4253693 branch misses
	CPU2: 3004369 branch misses
	CPU3: 3892316 branch misses

Cache Read/Write:
	CPU0: 53301960 cache reads
	CPU1: 88562403 cache reads
	CPU2: 44843884 cache reads
	CPU3: 71873220 cache reads

	CPU0: 3473362 cache writes
	CPU1: 4253693 cache writes
	CPU2: 3004369 cache writes
	CPU3: 3892316 cache writes

Level 1 cache & TLB:
	CPU0: 25081433 level 1 data cache
	CPU1: 3873710 level 1 data cache
	CPU2: 20581336 level 1 data cache
	CPU3: 1335949 level 1 data cache

	CPU0: 140730628656640 level 1 instruct cache
	CPU1: 94359203725520 level 1 instruct cache
	CPU2: 140730628656384 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 819686 last level cache
	CPU1: 77909 last level cache
	CPU2: 458356 last level cache
	CPU3: 34096 last level cache

	CPU0: 25081433 data TLB
	CPU1: 3873668 data TLB
	CPU2: 20581336 data TLB
	CPU3: 1335949 data TLB

	CPU0: 309832 instruct TLB
	CPU1: 32155 instruct TLB
	CPU2: 32574 instruct TLB
	CPU3: 9684 instruct TLB
HW Instruction Count:
	CPU0: Used 41080892 instructions
	CPU1: Used 1527483 instructions
	CPU2: Used 14572964 instructions
	CPU3: Used 14572964 instructions

Hardware misses:
	CPU0: 1294237 cache misses
	CPU1: 1300319 cache misses
	CPU2: 359092 cache misses
	CPU3: 359092 cache misses

	CPU0: 176140 branch misses
	CPU1: 252473 branch misses
	CPU2: 28302 branch misses
	CPU3: 84411 branch misses

Cache Read/Write:
	CPU0: 4769903 cache reads
	CPU1: 611944 cache reads
	CPU2: 5736569 cache reads
	CPU3: 138544539 cache reads

	CPU0: 176140 cache writes
	CPU1: 252473 cache writes
	CPU2: 28302 cache writes
	CPU3: 84411 cache writes

Level 1 cache & TLB:
	CPU0: 56324599 level 1 data cache
	CPU1: 2301677 level 1 data cache
	CPU2: 27105569 level 1 data cache
	CPU3: 2488699 level 1 data cache

	CPU0: 140720374473424 level 1 instruct cache
	CPU1: 93975125487824 level 1 instruct cache
	CPU2: 140720374473168 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 1737801 last level cache
	CPU1: 48569 last level cache
	CPU2: 536952 last level cache
	CPU3: 34344 last level cache

	CPU0: 56324599 data TLB
	CPU1: 2301677 data TLB
	CPU2: 27105569 data TLB
	CPU3: 2488659 data TLB

	CPU0: 606873 instruct TLB
	CPU1: 5893 instruct TLB
	CPU2: 62777 instruct TLB
	CPU3: 3663 instruct TLB
HW Instruction Count:
	CPU0: Used 21913928 instructions
	CPU1: Used 23466408 instructions
	CPU2: Used 28073445 instructions
	CPU3: Used 28073445 instructions

Hardware misses:
	CPU0: 726880 cache misses
	CPU1: 409280 cache misses
	CPU2: 627115 cache misses
	CPU3: 627115 cache misses

	CPU0: 112324 branch misses
	CPU1: 52277 branch misses
	CPU2: 90613 branch misses
	CPU3: 106695 branch misses

Cache Read/Write:
	CPU0: 6881547 cache reads
	CPU1: 677673 cache reads
	CPU2: 4505202 cache reads
	CPU3: 17919057 cache reads

	CPU0: 112324 cache writes
	CPU1: 52277 cache writes
	CPU2: 90613 cache writes
	CPU3: 106695 cache writes

Level 1 cache & TLB:
	CPU0: 5641085 level 1 data cache
	CPU1: 2193002 level 1 data cache
	CPU2: 4642885 level 1 data cache
	CPU3: 216144 level 1 data cache

	CPU0: 140724234862512 level 1 instruct cache
	CPU1: 94621019590864 level 1 instruct cache
	CPU2: 140724234862256 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 179732 last level cache
	CPU1: 66667 last level cache
	CPU2: 64049 last level cache
	CPU3: 7112 last level cache

	CPU0: 5641085 data TLB
	CPU1: 2192960 data TLB
	CPU2: 4642885 data TLB
	CPU3: 216144 data TLB

	CPU0: 62695 instruct TLB
	CPU1: 14665 instruct TLB
	CPU2: 29294 instruct TLB
	CPU3: 939 instruct TLB
HW Instruction Count:
	CPU0: Used 22708891 instructions
	CPU1: Used 104453597 instructions
	CPU2: Used 11257039 instructions
	CPU3: Used 11257039 instructions

Hardware misses:
	CPU0: 467416 cache misses
	CPU1: 359376 cache misses
	CPU2: 597029 cache misses
	CPU3: 597029 cache misses

	CPU0: 62568 branch misses
	CPU1: 44771 branch misses
	CPU2: 74725 branch misses
	CPU3: 135864 branch misses

Cache Read/Write:
	CPU0: 18641630 cache reads
	CPU1: 99593 cache reads
	CPU2: 2876081 cache reads
	CPU3: 6008312 cache reads

	CPU0: 62568 cache writes
	CPU1: 44771 cache writes
	CPU2: 74725 cache writes
	CPU3: 135864 cache writes

Level 1 cache & TLB:
	CPU0: 3652844 level 1 data cache
	CPU1: 2337089 level 1 data cache
	CPU2: 6031218 level 1 data cache
	CPU3: 6566376 level 1 data cache

	CPU0: 140721940999152 level 1 instruct cache
	CPU1: 94482795249872 level 1 instruct cache
	CPU2: 140721940998896 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 85664 last level cache
	CPU1: 74214 last level cache
	CPU2: 186260 last level cache
	CPU3: 129936 last level cache

	CPU0: 3652844 data TLB
	CPU1: 2337049 data TLB
	CPU2: 6031218 data TLB
	CPU3: 6566376 data TLB

	CPU0: 26776 instruct TLB
	CPU1: 17463 instruct TLB
	CPU2: 61926 instruct TLB
	CPU3: 50934 instruct TLB
HW Instruction Count:
	CPU0: Used 40590471 instructions
	CPU1: Used 4530076 instructions
	CPU2: Used 18355984 instructions
	CPU3: Used 18355984 instructions

Hardware misses:
	CPU0: 670798 cache misses
	CPU1: 297474 cache misses
	CPU2: 294046 cache misses
	CPU3: 294046 cache misses

	CPU0: 113837 branch misses
	CPU1: 43919 branch misses
	CPU2: 24912 branch misses
	CPU3: 141332 branch misses

Cache Read/Write:
	CPU0: 2228868 cache reads
	CPU1: 21163155 cache reads
	CPU2: 4617538 cache reads
	CPU3: 8836666 cache reads

	CPU0: 113837 cache writes
	CPU1: 43919 cache writes
	CPU2: 24912 cache writes
	CPU3: 141332 cache writes

Level 1 cache & TLB:
	CPU0: 176434 level 1 data cache
	CPU1: 7339996 level 1 data cache
	CPU2: 230168 level 1 data cache
	CPU3: 4434289 level 1 data cache

	CPU0: 140734297673632 level 1 instruct cache
	CPU1: 93853950587088 level 1 instruct cache
	CPU2: 140734297673376 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 19906 last level cache
	CPU1: 219999 last level cache
	CPU2: 21170 last level cache
	CPU3: 54699 last level cache

	CPU0: 176394 data TLB
	CPU1: 7339996 data TLB
	CPU2: 230168 data TLB
	CPU3: 4434289 data TLB

	CPU0: 2556 instruct TLB
	CPU1: 69335 instruct TLB
	CPU2: 3334 instruct TLB
	CPU3: 26857 instruct TLB
HW Instruction Count:
	CPU0: Used 2263080 instructions
	CPU1: Used 42621999 instructions
	CPU2: Used 1591421 instructions
	CPU3: Used 1591421 instructions

Hardware misses:
	CPU0: 385132 cache misses
	CPU1: 2585598 cache misses
	CPU2: 180974 cache misses
	CPU3: 180974 cache misses

	CPU0: 49524 branch misses
	CPU1: 445389 branch misses
	CPU2: 32855 branch misses
	CPU3: 97349 branch misses

Cache Read/Write:
	CPU0: 1178365 cache reads
	CPU1: 5031794 cache reads
	CPU2: 3003746 cache reads
	CPU3: 4485182 cache reads

	CPU0: 49524 cache writes
	CPU1: 445389 cache writes
	CPU2: 32855 cache writes
	CPU3: 97349 cache writes

Level 1 cache & TLB:
	CPU0: 20825676 level 1 data cache
	CPU1: 227461 level 1 data cache
	CPU2: 5552655 level 1 data cache
	CPU3: 1885698 level 1 data cache

	CPU0: 140732769725440 level 1 instruct cache
	CPU1: 94605380645072 level 1 instruct cache
	CPU2: 140732769725184 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 446972 last level cache
	CPU1: 22901 last level cache
	CPU2: 161647 last level cache
	CPU3: 29932 last level cache

	CPU0: 20825676 data TLB
	CPU1: 227421 data TLB
	CPU2: 5552655 data TLB
	CPU3: 1885698 data TLB

	CPU0: 30918 instruct TLB
	CPU1: 3114 instruct TLB
	CPU2: 58358 instruct TLB
	CPU3: 14242 instruct TLB
HW Instruction Count:
	CPU0: Used 21561423 instructions
	CPU1: Used 18785160 instructions
	CPU2: Used 7740562 instructions
	CPU3: Used 7740562 instructions

Hardware misses:
	CPU0: 2045848 cache misses
	CPU1: 735746 cache misses
	CPU2: 5138637 cache misses
	CPU3: 5138637 cache misses

	CPU0: 476641 branch misses
	CPU1: 228797 branch misses
	CPU2: 1677648 branch misses
	CPU3: 932648 branch misses

Cache Read/Write:
	CPU0: 3411564 cache reads
	CPU1: 1911610 cache reads
	CPU2: 4854345 cache reads
	CPU3: 4152352 cache reads

	CPU0: 476641 cache writes
	CPU1: 228797 cache writes
	CPU2: 1677648 cache writes
	CPU3: 932648 cache writes

Level 1 cache & TLB:
	CPU0: 5741792 level 1 data cache
	CPU1: 1178142 level 1 data cache
	CPU2: 4474078 level 1 data cache
	CPU3: 22019634 level 1 data cache

	CPU0: 140723870589728 level 1 instruct cache
	CPU1: 94384636481744 level 1 instruct cache
	CPU2: 140723870589472 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 93572 last level cache
	CPU1: 25284 last level cache
	CPU2: 201551 last level cache
	CPU3: 467768 last level cache

	CPU0: 5741792 data TLB
	CPU1: 1178142 data TLB
	CPU2: 4474078 data TLB
	CPU3: 22019594 data TLB

	CPU0: 41236 instruct TLB
	CPU1: 2185 instruct TLB
	CPU2: 64754 instruct TLB
	CPU3: 30310 instruct TLB
HW Instruction Count:
	CPU0: Used 49408082 instructions
	CPU1: Used 2042532 instructions
	CPU2: Used 12989553 instructions
	CPU3: Used 12989553 instructions

Hardware misses:
	CPU0: 483048 cache misses
	CPU1: 218570 cache misses
	CPU2: 996360 cache misses
	CPU3: 996360 cache misses

	CPU0: 74061 branch misses
	CPU1: 28329 branch misses
	CPU2: 112539 branch misses
	CPU3: 349170 branch misses

Cache Read/Write:
	CPU0: 30136924 cache reads
	CPU1: 20777381 cache reads
	CPU2: 108186778 cache reads
	CPU3: 39292650 cache reads

	CPU0: 74061 cache writes
	CPU1: 28329 cache writes
	CPU2: 112539 cache writes
	CPU3: 349170 cache writes

Level 1 cache & TLB:
	CPU0: 315073203 level 1 data cache
	CPU1: 1146863021 level 1 data cache
	CPU2: 167697681 level 1 data cache
	CPU3: 166842417 level 1 data cache

	CPU0: 140733311206304 level 1 instruct cache
	CPU1: 94305081176272 level 1 instruct cache
	CPU2: 140733311206048 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3421045 last level cache
	CPU1: 6258265 last level cache
	CPU2: 3690576 last level cache
	CPU3: 3205674 last level cache

	CPU0: 315073162 data TLB
	CPU1: 1146863021 data TLB
	CPU2: 167697681 data TLB
	CPU3: 166842417 data TLB

	CPU0: 1391443 instruct TLB
	CPU1: 2724956 instruct TLB
	CPU2: 2017036 instruct TLB
	CPU3: 1452844 instruct TLB
HW Instruction Count:
	CPU0: Used 189881127 instructions
	CPU1: Used 257985377 instructions
	CPU2: Used 328997221 instructions
	CPU3: Used 328997221 instructions

Hardware misses:
	CPU0: 197952 cache misses
	CPU1: 796557 cache misses
	CPU2: 309632 cache misses
	CPU3: 309632 cache misses

	CPU0: 22358 branch misses
	CPU1: 108987 branch misses
	CPU2: 46062 branch misses
	CPU3: 152258 branch misses

Cache Read/Write:
	CPU0: 2800258 cache reads
	CPU1: 714082 cache reads
	CPU2: 3708214 cache reads
	CPU3: 21292418 cache reads

	CPU0: 22358 cache writes
	CPU1: 108987 cache writes
	CPU2: 46062 cache writes
	CPU3: 152258 cache writes

Level 1 cache & TLB:
	CPU0: 4383869 level 1 data cache
	CPU1: 3827573 level 1 data cache
	CPU2: 3838196 level 1 data cache
	CPU3: 3362170 level 1 data cache

	CPU0: 140720967117744 level 1 instruct cache
	CPU1: 93936908095696 level 1 instruct cache
	CPU2: 140720967117488 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 147557 last level cache
	CPU1: 91937 last level cache
	CPU2: 56499 last level cache
	CPU3: 76624 last level cache

	CPU0: 4383869 data TLB
	CPU1: 3827573 data TLB
	CPU2: 3838156 data TLB
	CPU3: 3362170 data TLB

	CPU0: 47776 instruct TLB
	CPU1: 27931 instruct TLB
	CPU2: 23835 instruct TLB
	CPU3: 32967 instruct TLB
HW Instruction Count:
	CPU0: Used 7946592 instructions
	CPU1: Used 19319960 instructions
	CPU2: Used 15127830 instructions
	CPU3: Used 15127830 instructions

Hardware misses:
	CPU0: 319865 cache misses
	CPU1: 1007373 cache misses
	CPU2: 946271 cache misses
	CPU3: 946271 cache misses

	CPU0: 39508 branch misses
	CPU1: 141977 branch misses
	CPU2: 137503 branch misses
	CPU3: 32360 branch misses

Cache Read/Write:
	CPU0: 14730850 cache reads
	CPU1: 8481839 cache reads
	CPU2: 26244083 cache reads
	CPU3: 40204196 cache reads

	CPU0: 39508 cache writes
	CPU1: 141977 cache writes
	CPU2: 137503 cache writes
	CPU3: 32360 cache writes

Level 1 cache & TLB:
	CPU0: 8495449 level 1 data cache
	CPU1: 9087015 level 1 data cache
	CPU2: 9631779 level 1 data cache
	CPU3: 7337592 level 1 data cache

	CPU0: 140721856616576 level 1 instruct cache
	CPU1: 94912202776784 level 1 instruct cache
	CPU2: 140721856616320 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 90092 last level cache
	CPU1: 225926 last level cache
	CPU2: 207985 last level cache
	CPU3: 186206 last level cache

	CPU0: 8495409 data TLB
	CPU1: 9087015 data TLB
	CPU2: 9631779 data TLB
	CPU3: 7337592 data TLB

	CPU0: 22384 instruct TLB
	CPU1: 85871 instruct TLB
	CPU2: 89532 instruct TLB
	CPU3: 59962 instruct TLB
HW Instruction Count:
	CPU0: Used 199839677 instructions
	CPU1: Used 313074316 instructions
	CPU2: Used 310646606 instructions
	CPU3: Used 310646606 instructions

Hardware misses:
	CPU0: 348438 cache misses
	CPU1: 3427122 cache misses
	CPU2: 805806 cache misses
	CPU3: 805806 cache misses

	CPU0: 47984 branch misses
	CPU1: 1869842 branch misses
	CPU2: 133848 branch misses
	CPU3: 39366 branch misses

Cache Read/Write:
	CPU0: 4126847 cache reads
	CPU1: 5742082 cache reads
	CPU2: 6399409 cache reads
	CPU3: 538709 cache reads

	CPU0: 47984 cache writes
	CPU1: 1869842 cache writes
	CPU2: 133848 cache writes
	CPU3: 39366 cache writes

Level 1 cache & TLB:
	CPU0: 20324061 level 1 data cache
	CPU1: 170063 level 1 data cache
	CPU2: 9039636 level 1 data cache
	CPU3: 1387499 level 1 data cache

	CPU0: 140735894236768 level 1 instruct cache
	CPU1: 93982167662800 level 1 instruct cache
	CPU2: 140735894236512 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 438724 last level cache
	CPU1: 23381 last level cache
	CPU2: 217223 last level cache
	CPU3: 23302 last level cache

	CPU0: 20324020 data TLB
	CPU1: 170063 data TLB
	CPU2: 9039636 data TLB
	CPU3: 1387499 data TLB

	CPU0: 29218 instruct TLB
	CPU1: 2668 instruct TLB
	CPU2: 102209 instruct TLB
	CPU3: 7137 instruct TLB
HW Instruction Count:
	CPU0: Used 2858912 instructions
	CPU1: Used 25269500 instructions
	CPU2: Used 52630042 instructions
	CPU3: Used 52630042 instructions

Hardware misses:
	CPU0: 519164 cache misses
	CPU1: 258762 cache misses
	CPU2: 2578581 cache misses
	CPU3: 2578581 cache misses

	CPU0: 96902 branch misses
	CPU1: 40207 branch misses
	CPU2: 486361 branch misses
	CPU3: 60607 branch misses

Cache Read/Write:
	CPU0: 3516979 cache reads
	CPU1: 1795980 cache reads
	CPU2: 4235857 cache reads
	CPU3: 4758658 cache reads

	CPU0: 96902 cache writes
	CPU1: 40207 cache writes
	CPU2: 486361 cache writes
	CPU3: 60607 cache writes

Level 1 cache & TLB:
	CPU0: 710224 level 1 data cache
	CPU1: 4368087 level 1 data cache
	CPU2: 20447117 level 1 data cache
	CPU3: 4419204 level 1 data cache

	CPU0: 140722284189120 level 1 instruct cache
	CPU1: 94115228324048 level 1 instruct cache
	CPU2: 140722284188864 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 35752 last level cache
	CPU1: 52015 last level cache
	CPU2: 440401 last level cache
	CPU3: 142142 last level cache

	CPU0: 710224 data TLB
	CPU1: 4368087 data TLB
	CPU2: 20447117 data TLB
	CPU3: 4419164 data TLB

	CPU0: 3108 instruct TLB
	CPU1: 26174 instruct TLB
	CPU2: 31484 instruct TLB
	CPU3: 49858 instruct TLB
HW Instruction Count:
	CPU0: Used 17918373 instructions
	CPU1: Used 25596756 instructions
	CPU2: Used 17723720 instructions
	CPU3: Used 17723720 instructions

Hardware misses:
	CPU0: 5608342 cache misses
	CPU1: 3556495 cache misses
	CPU2: 697579 cache misses
	CPU3: 697579 cache misses

	CPU0: 2449658 branch misses
	CPU1: 2314777 branch misses
	CPU2: 166307 branch misses
	CPU3: 430291 branch misses

Cache Read/Write:
	CPU0: 3695585 cache reads
	CPU1: 7595086 cache reads
	CPU2: 4657513 cache reads
	CPU3: 4071054 cache reads

	CPU0: 2449658 cache writes
	CPU1: 2314777 cache writes
	CPU2: 166307 cache writes
	CPU3: 430291 cache writes

Level 1 cache & TLB:
	CPU0: 4983664 level 1 data cache
	CPU1: 3313544 level 1 data cache
	CPU2: 22133523 level 1 data cache
	CPU3: 5764429 level 1 data cache

	CPU0: 140731605479440 level 1 instruct cache
	CPU1: 94144679604432 level 1 instruct cache
	CPU2: 140731605479184 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 146070 last level cache
	CPU1: 81512 last level cache
	CPU2: 464354 last level cache
	CPU3: 186203 last level cache

	CPU0: 4983664 data TLB
	CPU1: 3313500 data TLB
	CPU2: 22133523 data TLB
	CPU3: 5764429 data TLB

	CPU0: 46624 instruct TLB
	CPU1: 15652 instruct TLB
	CPU2: 42975 instruct TLB
	CPU3: 62272 instruct TLB
HW Instruction Count:
	CPU0: Used 49261366 instructions
	CPU1: Used 31145686 instructions
	CPU2: Used 155633488 instructions
	CPU3: Used 155633488 instructions

Hardware misses:
	CPU0: 923434 cache misses
	CPU1: 466018 cache misses
	CPU2: 186497 cache misses
	CPU3: 186497 cache misses

	CPU0: 124782 branch misses
	CPU1: 129902 branch misses
	CPU2: 26943 branch misses
	CPU3: 219193 branch misses

Cache Read/Write:
	CPU0: 9251681 cache reads
	CPU1: 4691103 cache reads
	CPU2: 583747 cache reads
	CPU3: 18507215 cache reads

	CPU0: 124782 cache writes
	CPU1: 129902 cache writes
	CPU2: 26943 cache writes
	CPU3: 219193 cache writes

Level 1 cache & TLB:
	CPU0: 1371057 level 1 data cache
	CPU1: 3805395 level 1 data cache
	CPU2: 893293 level 1 data cache
	CPU3: 9517880 level 1 data cache

	CPU0: 140727002882512 level 1 instruct cache
	CPU1: 94896751800528 level 1 instruct cache
	CPU2: 140727002882256 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 36218 last level cache
	CPU1: 69167 last level cache
	CPU2: 17666 last level cache
	CPU3: 271858 last level cache

	CPU0: 1371057 data TLB
	CPU1: 3805351 data TLB
	CPU2: 893293 data TLB
	CPU3: 9517880 data TLB

	CPU0: 8402 instruct TLB
	CPU1: 41516 instruct TLB
	CPU2: 5915 instruct TLB
	CPU3: 99104 instruct TLB
HW Instruction Count:
	CPU0: Used 18710295 instructions
	CPU1: Used 4730655 instructions
	CPU2: Used 20720678 instructions
	CPU3: Used 20720678 instructions

Hardware misses:
	CPU0: 497604 cache misses
	CPU1: 704546 cache misses
	CPU2: 847048 cache misses
	CPU3: 847048 cache misses

	CPU0: 116763 branch misses
	CPU1: 167914 branch misses
	CPU2: 197725 branch misses
	CPU3: 606584 branch misses

Cache Read/Write:
	CPU0: 19918426 cache reads
	CPU1: 876838 cache reads
	CPU2: 2403615 cache reads
	CPU3: 7083380 cache reads

	CPU0: 116763 cache writes
	CPU1: 167914 cache writes
	CPU2: 197725 cache writes
	CPU3: 606584 cache writes

Level 1 cache & TLB:
	CPU0: 2322585 level 1 data cache
	CPU1: 102091 level 1 data cache
	CPU2: 4123553 level 1 data cache
	CPU3: 5593385 level 1 data cache

	CPU0: 140731364369456 level 1 instruct cache
	CPU1: 94839268876496 level 1 instruct cache
	CPU2: 140731364369200 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 102812 last level cache
	CPU1: 11260 last level cache
	CPU2: 108549 last level cache
	CPU3: 94275 last level cache

	CPU0: 2322585 data TLB
	CPU1: 102052 data TLB
	CPU2: 4123553 data TLB
	CPU3: 5593385 data TLB

	CPU0: 35806 instruct TLB
	CPU1: 2751 instruct TLB
	CPU2: 30851 instruct TLB
	CPU3: 44274 instruct TLB
HW Instruction Count:
	CPU0: Used 37781325 instructions
	CPU1: Used 3067326 instructions
	CPU2: Used 89210887 instructions
	CPU3: Used 89210887 instructions

Hardware misses:
	CPU0: 377307 cache misses
	CPU1: 620053 cache misses
	CPU2: 809392 cache misses
	CPU3: 809392 cache misses

	CPU0: 64797 branch misses
	CPU1: 133349 branch misses
	CPU2: 130931 branch misses
	CPU3: 124488 branch misses

Cache Read/Write:
	CPU0: 4952920 cache reads
	CPU1: 18746711 cache reads
	CPU2: 4285179 cache reads
	CPU3: 686814 cache reads

	CPU0: 64797 cache writes
	CPU1: 133349 cache writes
	CPU2: 130931 cache writes
	CPU3: 124488 cache writes

Level 1 cache & TLB:
	CPU0: 5891405 level 1 data cache
	CPU1: 8272840 level 1 data cache
	CPU2: 5169172 level 1 data cache
	CPU3: 579489 level 1 data cache

	CPU0: 140732186105872 level 1 instruct cache
	CPU1: 94214199484624 level 1 instruct cache
	CPU2: 140732186105616 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 104709 last level cache
	CPU1: 238267 last level cache
	CPU2: 114811 last level cache
	CPU3: 41430 last level cache

	CPU0: 5891364 data TLB
	CPU1: 8272840 data TLB
	CPU2: 5169172 data TLB
	CPU3: 579489 data TLB

	CPU0: 46823 instruct TLB
	CPU1: 83742 instruct TLB
	CPU2: 33884 instruct TLB
	CPU3: 6803 instruct TLB
HW Instruction Count:
	CPU0: Used 4516607 instructions
	CPU1: Used 147467236 instructions
	CPU2: Used 56894775 instructions
	CPU3: Used 56894775 instructions

Hardware misses:
	CPU0: 656417 cache misses
	CPU1: 2052453 cache misses
	CPU2: 11907947 cache misses
	CPU3: 11907947 cache misses

	CPU0: 486419 branch misses
	CPU1: 793927 branch misses
	CPU2: 5781016 branch misses
	CPU3: 735105 branch misses

Cache Read/Write:
	CPU0: 68761 cache reads
	CPU1: 5878741 cache reads
	CPU2: 7610059 cache reads
	CPU3: 1590858 cache reads

	CPU0: 486419 cache writes
	CPU1: 793927 cache writes
	CPU2: 5781016 cache writes
	CPU3: 735105 cache writes

Level 1 cache & TLB:
	CPU0: 3635678 level 1 data cache
	CPU1: 4478741 level 1 data cache
	CPU2: 49581876 level 1 data cache
	CPU3: 2290836 level 1 data cache

	CPU0: 140729134798048 level 1 instruct cache
	CPU1: 94884655632592 level 1 instruct cache
	CPU2: 140729134797792 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 66223 last level cache
	CPU1: 70442 last level cache
	CPU2: 1458165 last level cache
	CPU3: 48783 last level cache

	CPU0: 3635678 data TLB
	CPU1: 4478741 data TLB
	CPU2: 49581837 data TLB
	CPU3: 2290836 data TLB

	CPU0: 27953 instruct TLB
	CPU1: 25401 instruct TLB
	CPU2: 371138 instruct TLB
	CPU3: 7518 instruct TLB
HW Instruction Count:
	CPU0: Used 51986847 instructions
	CPU1: Used 12802640 instructions
	CPU2: Used 40073968 instructions
	CPU3: Used 40073968 instructions

Hardware misses:
	CPU0: 909344 cache misses
	CPU1: 2223607 cache misses
	CPU2: 1600059 cache misses
	CPU3: 1600059 cache misses

	CPU0: 376864 branch misses
	CPU1: 393669 branch misses
	CPU2: 695585 branch misses
	CPU3: 151336 branch misses

Cache Read/Write:
	CPU0: 534038 cache reads
	CPU1: 7231206 cache reads
	CPU2: 144082 cache reads
	CPU3: 4697344 cache reads

	CPU0: 376864 cache writes
	CPU1: 393669 cache writes
	CPU2: 695585 cache writes
	CPU3: 151336 cache writes

Level 1 cache & TLB:
	CPU0: 3287203 level 1 data cache
	CPU1: 22857580 level 1 data cache
	CPU2: 173695 level 1 data cache
	CPU3: 1857746 level 1 data cache

	CPU0: 140727620974944 level 1 instruct cache
	CPU1: 93964007346384 level 1 instruct cache
	CPU2: 140727620974688 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 47845 last level cache
	CPU1: 544407 last level cache
	CPU2: 21260 last level cache
	CPU3: 34104 last level cache

	CPU0: 3287164 data TLB
	CPU1: 22857580 data TLB
	CPU2: 173695 data TLB
	CPU3: 1857746 data TLB

	CPU0: 19776 instruct TLB
	CPU1: 66033 instruct TLB
	CPU2: 2531 instruct TLB
	CPU3: 12771 instruct TLB
HW Instruction Count:
	CPU0: Used 38692778 instructions
	CPU1: Used 1464455 instructions
	CPU2: Used 38801625 instructions
	CPU3: Used 38801625 instructions

Hardware misses:
	CPU0: 190811 cache misses
	CPU1: 430296 cache misses
	CPU2: 2470616 cache misses
	CPU3: 2470616 cache misses

	CPU0: 28063 branch misses
	CPU1: 55365 branch misses
	CPU2: 415845 branch misses
	CPU3: 48304 branch misses

Cache Read/Write:
	CPU0: 305684 cache reads
	CPU1: 4272115 cache reads
	CPU2: 6619605 cache reads
	CPU3: 299419 cache reads

	CPU0: 28063 cache writes
	CPU1: 55365 cache writes
	CPU2: 415845 cache writes
	CPU3: 48304 cache writes

Level 1 cache & TLB:
	CPU0: 3993855 level 1 data cache
	CPU1: 6620208 level 1 data cache
	CPU2: 4623449 level 1 data cache
	CPU3: 1389958 level 1 data cache

	CPU0: 140724967233680 level 1 instruct cache
	CPU1: 94504152420560 level 1 instruct cache
	CPU2: 140724967233424 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 125881 last level cache
	CPU1: 129898 last level cache
	CPU2: 109722 last level cache
	CPU3: 65547 last level cache

	CPU0: 3993855 data TLB
	CPU1: 6620165 data TLB
	CPU2: 4623449 data TLB
	CPU3: 1389958 data TLB

	CPU0: 42232 instruct TLB
	CPU1: 52402 instruct TLB
	CPU2: 32471 instruct TLB
	CPU3: 17575 instruct TLB
HW Instruction Count:
	CPU0: Used 62329367 instructions
	CPU1: Used 96790502 instructions
	CPU2: Used 31269410 instructions
	CPU3: Used 31269410 instructions

Hardware misses:
	CPU0: 1100753 cache misses
	CPU1: 902125 cache misses
	CPU2: 640266 cache misses
	CPU3: 640266 cache misses

	CPU0: 145761 branch misses
	CPU1: 126568 branch misses
	CPU2: 78819 branch misses
	CPU3: 32199 branch misses

Cache Read/Write:
	CPU0: 28426798 cache reads
	CPU1: 15984528 cache reads
	CPU2: 21965340 cache reads
	CPU3: 115094316 cache reads

	CPU0: 145761 cache writes
	CPU1: 126568 cache writes
	CPU2: 78819 cache writes
	CPU3: 32199 cache writes

Level 1 cache & TLB:
	CPU0: 296404 level 1 data cache
	CPU1: 7377363 level 1 data cache
	CPU2: 1202680 level 1 data cache
	CPU3: 5557150 level 1 data cache

	CPU0: 140733936925664 level 1 instruct cache
	CPU1: 94385729368272 level 1 instruct cache
	CPU2: 140733936925408 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 30055 last level cache
	CPU1: 170115 last level cache
	CPU2: 35378 last level cache
	CPU3: 133803 last level cache

	CPU0: 296404 data TLB
	CPU1: 7377363 data TLB
	CPU2: 1202640 data TLB
	CPU3: 5557150 data TLB

	CPU0: 3832 instruct TLB
	CPU1: 64105 instruct TLB
	CPU2: 8978 instruct TLB
	CPU3: 45944 instruct TLB
HW Instruction Count:
	CPU0: Used 1370893 instructions
	CPU1: Used 12983712 instructions
	CPU2: Used 107995137 instructions
	CPU3: Used 107995137 instructions

Hardware misses:
	CPU0: 174105 cache misses
	CPU1: 343777 cache misses
	CPU2: 1240444 cache misses
	CPU3: 1240444 cache misses

	CPU0: 32696 branch misses
	CPU1: 45418 branch misses
	CPU2: 158745 branch misses
	CPU3: 221458 branch misses

Cache Read/Write:
	CPU0: 888875 cache reads
	CPU1: 19681901 cache reads
	CPU2: 1569097 cache reads
	CPU3: 13378618 cache reads

	CPU0: 32696 cache writes
	CPU1: 45418 cache writes
	CPU2: 158745 cache writes
	CPU3: 221458 cache writes

Level 1 cache & TLB:
	CPU0: 277275362 level 1 data cache
	CPU1: 1534152218 level 1 data cache
	CPU2: 284091693 level 1 data cache
	CPU3: 430794035 level 1 data cache

	CPU0: 140736443586032 level 1 instruct cache
	CPU1: 94370545328336 level 1 instruct cache
	CPU2: 140736443585776 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 4582350 last level cache
	CPU1: 9861284 last level cache
	CPU2: 5142747 last level cache
	CPU3: 6261188 last level cache

	CPU0: 277275362 data TLB
	CPU1: 1534152179 data TLB
	CPU2: 284091693 data TLB
	CPU3: 430794035 data TLB

	CPU0: 1802546 instruct TLB
	CPU1: 4355057 instruct TLB
	CPU2: 2373211 instruct TLB
	CPU3: 2532833 instruct TLB
