@W: MT462 :"e:\projects\actel\actelkit\refdes\5\soc\m2s010_i2c_uart\component\work\m2s010_i2c_uart\m2s010_i2c_uart.vhd":181:0:181:6|Net BIBUF_1_Y appears to be an unidentified clock source. Assuming default frequency. 
@W: MT532 :"e:\projects\actel\actelkit\refdes\5\soc\m2s010_i2c_uart\component\work\m2s010_i2c_uart_mss\m2s010_i2c_uart_mss.vhd":657:0:657:13|Found signal identified as System clock which controls 0 sequential elements including M2S010_I2C_UART_MSS_0.MSS_ADLIB_INST.  Using this clock, which has no specified timing constraint, can adversely impact design performance. 
@W: MT530 :"e:\projects\actel\actelkit\refdes\5\soc\m2s010_i2c_uart\component\work\m2s010_i2c_uart_mss\m2s010_i2c_uart_mss.vhd":657:0:657:13|Found inferred clock M2S010_I2C_UART_FCCC_0_FCCC|GL0_net_inferred_clock which controls 0 sequential elements including M2S010_I2C_UART_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. 
