INFO: [HLS 200-10] Running 'C:/Xilinx/Vivado_HLS/2016.4/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'tmcphill' on host 'ulysses-win10' (Windows NT_amd64 version 6.2) on Mon May 22 21:24:30 -0700 2017
INFO: [HLS 200-10] In directory 'C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls'
INFO: [HLS 200-10] Opening project 'C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr'.
INFO: [HLS 200-10] Opening solution 'C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [LIC 200-101] Checked out feature [xczu3eg-es1]
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfva625-1-i-es1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "C:/Xilinx/Vivado_HLS/2016.4/msys/bin/g++.exe"
   Compiling apatb_simple_lfsr_next_byte.cpp
   Compiling simple_lfsr.cpp_pre.cpp.tb.cpp
   Compiling simple_lfsr_tb.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
52
138
184
170
129
82
37
224
121
129
58
67
63
86
98
31
188
166
98
80
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

C:\Users\tmcphill\GitRepos\fpga-components\stochastic\lfsr\vivado-hls\lfsr\ultrazed\sim\verilog>call C:/Xilinx/Vivado/2016.4/bin/xelab xil_defaultlib.apatb_simple_lfsr_next_byte_top -prj simple_lfsr_next_byte.prj --initfile "C:/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s simple_lfsr_next_byte  
INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_simple_lfsr_next_byte_top -prj simple_lfsr_next_byte.prj --initfile C:/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s simple_lfsr_next_byte 
Multi-threading is on. Using 2 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/sim/verilog/simple_lfsr_next_byte.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_simple_lfsr_next_byte_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/sim/verilog/simple_lfsr_next_byte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_lfsr_next_byte
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_lfsr_next_byte
Compiling module xil_defaultlib.apatb_simple_lfsr_next_byte_top
Built simulation snapshot simple_lfsr_next_byte

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Xilinx/Vivado/2016.4/scripts/init.tcl'
source C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/sim/verilog/xsim.dir/simple_lfsr_next_byte/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon May 22 21:24:51 2017...

****** xsim v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Xilinx/Vivado/2016.4/scripts/init.tcl'
source xsim.dir/simple_lfsr_next_byte/xsim_script.tcl
# xsim {simple_lfsr_next_byte} -autoloadwcfg -tclbatch {simple_lfsr_next_byte.tcl}
Vivado Simulator 2016.4
Time resolution is 1 ps
source simple_lfsr_next_byte.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 20 [0.00%] @ "125000"
// RTL Simulation : 1 / 20 [0.00%] @ "235000"
// RTL Simulation : 2 / 20 [0.00%] @ "335000"
// RTL Simulation : 3 / 20 [0.00%] @ "435000"
// RTL Simulation : 4 / 20 [0.00%] @ "535000"
// RTL Simulation : 5 / 20 [0.00%] @ "635000"
// RTL Simulation : 6 / 20 [0.00%] @ "735000"
// RTL Simulation : 7 / 20 [0.00%] @ "835000"
// RTL Simulation : 8 / 20 [0.00%] @ "935000"
// RTL Simulation : 9 / 20 [0.00%] @ "1035000"
// RTL Simulation : 10 / 20 [0.00%] @ "1135000"
// RTL Simulation : 11 / 20 [0.00%] @ "1235000"
// RTL Simulation : 12 / 20 [0.00%] @ "1335000"
// RTL Simulation : 13 / 20 [0.00%] @ "1435000"
// RTL Simulation : 14 / 20 [0.00%] @ "1535000"
// RTL Simulation : 15 / 20 [0.00%] @ "1635000"
// RTL Simulation : 16 / 20 [0.00%] @ "1735000"
// RTL Simulation : 17 / 20 [0.00%] @ "1835000"
// RTL Simulation : 18 / 20 [0.00%] @ "1935000"
// RTL Simulation : 19 / 20 [0.00%] @ "2035000"
// RTL Simulation : 20 / 20 [0.00%] @ "2135000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 2175 ns : File "C:/Users/tmcphill/GitRepos/fpga-components/stochastic/lfsr/vivado-hls/lfsr/ultrazed/sim/verilog/simple_lfsr_next_byte.autotb.v" Line 203
## quit
INFO: [Common 17-206] Exiting xsim at Mon May 22 21:24:58 2017...
INFO: [COSIM 212-316] Starting C post checking ...
52
138
184
170
129
82
37
224
121
129
58
67
63
86
98
31
188
166
98
80
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
