<div id="pf2d9" class="pf w0 h0" data-page-no="2d9"><div class="pc pc2d9 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg2d9.png"/><div class="t m0 xc2 h9 yf57 ff1 fs2 fc0 sc0 ls0 ws20b">UART<span class="ff7">x</span><span class="ws0">_C2 field descriptions (continued)</span></div><div class="t m0 x12c h10 yf84 ff1 fs4 fc0 sc0 ls0 ws25f">Field Description</div><div class="t m0 x83 h7 yff6 ff2 fs4 fc0 sc0 ls0 ws0">This bit can be written to 1 to place the UART receiver in a standby state where it waits for automatic</div><div class="t m0 x83 h7 y13d9 ff2 fs4 fc0 sc0 ls0 ws0">hardware detection of a selected wakeup condition. The wakeup condition is an idle line between</div><div class="t m0 x83 h7 y1bb6 ff2 fs4 fc0 sc0 ls0 ws0">messages, WAKE = 0, idle-line wakeup, or a logic 1 in the most significant data bit in a character, WAKE =</div><div class="t m0 x83 h7 y1bb7 ff2 fs4 fc0 sc0 ls0 ws0">1, address-mark wakeup. Application software sets RWU and, normally, a selected hardware condition</div><div class="t m0 x83 h7 y155d ff2 fs4 fc0 sc0 ls0 ws0">automatically clears RWU.</div><div class="t m0 x83 h7 y17fc ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Normal UART receiver operation.</div><div class="t m0 x83 h7 y17fd ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>UART receiver in standby waiting for wakeup condition.</div><div class="t m0 x97 h7 y1a69 ff2 fs4 fc0 sc0 ls0">0</div><div class="t m0 x12c h7 y1709 ff2 fs4 fc0 sc0 ls0">SBK</div><div class="t m0 x83 h7 y1a69 ff2 fs4 fc0 sc0 ls0 ws0">Send Break</div><div class="t m0 x83 h7 y1a6a ff2 fs4 fc0 sc0 ls0 ws0">Writing a 1 and then a 0 to SBK queues a break character in the transmit data stream. Additional break</div><div class="t m0 x83 h7 y1241 ff2 fs4 fc0 sc0 ls0 ws0">characters of 10 to 13, or 13 to 16 if BRK13 = 1, bit times of logic 0 are queued as long as SBK is set.</div><div class="t m0 x83 h7 y1207 ff2 fs4 fc0 sc0 ls0 ws0">Depending on the timing of the set and clear of SBK relative to the information currently being transmitted,</div><div class="t m0 x83 h7 y17bf ff2 fs4 fc0 sc0 ls0 ws0">a second break character may be queued before software clears SBK.</div><div class="t m0 x83 h7 y3840 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Normal transmitter operation.</div><div class="t m0 x83 h7 y13e4 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Queue break character(s) to be sent.</div><div class="t m0 x9 h1b y40ab ff1 fsc fc0 sc0 ls0 ws0">39.2.5<span class="_ _b"> </span>UART Status Register 1 (UART<span class="ff7 ws24e">x</span>_S1)</div><div class="t m0 x9 h7 y2d8d ff2 fs4 fc0 sc0 ls0 ws0">Address: Base address + 4h offset</div><div class="t m0 x81 h1d y40ac ff2 fsd fc0 sc0 ls0 ws284">Bit<span class="_ _165"> </span>7 6 5 4 3 2 1 0</div><div class="t m0 x1 h7 yf6e ff2 fs4 fc0 sc0 ls0 ws4cf">Read TDRE<span class="_ _166"> </span>TC<span class="_ _103"> </span>RDRF<span class="_ _250"> </span>IDLE<span class="_ _1bd"> </span>OR<span class="_ _98"> </span>NF<span class="_ _c3"> </span>FE<span class="_ _5a"> </span>PF</div><div class="t m0 x8b h7 y352c ff2 fs4 fc0 sc0 ls0 ws2b1">Write<span class="_ _17c"> </span>w1c w1c w1c w1c w1c</div><div class="t m0 x12c h7 y40ad ff2 fs4 fc0 sc0 ls0 ws289">Reset <span class="ls1c4 ws28a v1b">11000000<span class="_ _19a"></span></span></div><div class="t m0 x1d h9 y40ae ff1 fs2 fc0 sc0 ls0 ws20b">UART<span class="ff7">x</span><span class="ws0">_S1 field descriptions</span></div><div class="t m0 x12c h10 yf73 ff1 fs4 fc0 sc0 ls0 ws259">Field Description</div><div class="t m0 x97 h7 y2d43 ff2 fs4 fc0 sc0 ls0">7</div><div class="t m0 x95 h7 y40af ff2 fs4 fc0 sc0 ls0">TDRE</div><div class="t m0 x83 h7 y2d43 ff2 fs4 fc0 sc0 ls0 ws0">Transmit Data Register Empty Flag</div><div class="t m0 x83 h7 y2d45 ff2 fs4 fc0 sc0 ls0 ws0">TDRE is set out of reset and whenever there is room to write data to the transmit data buffer. To clear</div><div class="t m0 x83 h7 y40b0 ff2 fs4 fc0 sc0 ls0 ws0">TDRE, write to the UART data register ( UART _D).</div><div class="t m0 x83 h7 y40b1 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Transmit data buffer full.</div><div class="t m0 x83 h7 y40b2 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Transmit data buffer empty.</div><div class="t m0 x97 h7 y2d48 ff2 fs4 fc0 sc0 ls0">6</div><div class="t m0 x8b h7 y2237 ff2 fs4 fc0 sc0 ls0">TC</div><div class="t m0 x83 h7 y2d48 ff2 fs4 fc0 sc0 ls0 ws0">Transmission Complete Flag</div><div class="t m0 x83 h7 y2237 ff2 fs4 fc0 sc0 ls0 ws0">TC is set out of reset and when TDRE is set and no data, preamble, or break character is being</div><div class="t m0 x83 h7 y3cd9 ff2 fs4 fc0 sc0 ls0">transmitted.</div><div class="t m0 x83 h7 y3cda ff2 fs4 fc0 sc0 ls0 ws0">TC is cleared automatically by one of the following:</div><div class="t m0 xd0 h7 y40b3 ff2 fs4 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Write to the UART data register ( UART _D) to transmit new data</div><div class="t m0 xd0 h7 yf7e ff2 fs4 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Queue a preamble by changing TE from 0 to 1</div><div class="t m0 xd0 h7 y40b4 ff2 fs4 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Queue a break character by writing 1 to UART _C2[SBK]</div><div class="t m0 x83 h7 y1253 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Transmitter active (sending data, a preamble, or a break).</div><div class="t m0 x83 h7 y40b5 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Transmitter idle (transmission activity complete).</div><div class="t m0 x1b h7 y40b6 ff5 fs4 fc0 sc0 ls0 ws0">Table continues on the next page...</div><div class="t m0 x44 h10 y17b ff1 fs4 fc0 sc0 ls0 ws0">Chapter 39 Universal Asynchronous Receiver/Transmitter (UART0)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>729</div><a class="l" href="#pf2d9" data-dest-detail='[729,"XYZ",null,291.167,null]'><div class="d m1" style="border-style:none;position:absolute;left:125.751000px;bottom:374.667000px;width:24.498000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2d9" data-dest-detail='[729,"XYZ",null,209.667,null]'><div class="d m1" style="border-style:none;position:absolute;left:188.001000px;bottom:374.667000px;width:11.998000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2da" data-dest-detail='[730,"XYZ",null,685.667,null]'><div class="d m1" style="border-style:none;position:absolute;left:237.503000px;bottom:374.667000px;width:24.993000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2da" data-dest-detail='[730,"XYZ",null,604.167,null]'><div class="d m1" style="border-style:none;position:absolute;left:295.996000px;bottom:374.667000px;width:20.008000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2da" data-dest-detail='[730,"XYZ",null,431.267,null]'><div class="d m1" style="border-style:none;position:absolute;left:355.250000px;bottom:374.667000px;width:13.500000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2da" data-dest-detail='[730,"XYZ",null,327.767,null]'><div class="d m1" style="border-style:none;position:absolute;left:412.001000px;bottom:374.667000px;width:11.998000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2da" data-dest-detail='[730,"XYZ",null,235.267,null]'><div class="d m1" style="border-style:none;position:absolute;left:468.249000px;bottom:374.667000px;width:11.502000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2da" data-dest-detail='[730,"XYZ",null,142.767,null]'><div class="d m1" style="border-style:none;position:absolute;left:524.249000px;bottom:374.667000px;width:11.502000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2da" data-dest-detail='[730,"XYZ",null,604.167,null]'><div class="d m1" style="border-style:none;position:absolute;left:297.999000px;bottom:356.667000px;width:16.002000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2da" data-dest-detail='[730,"XYZ",null,431.267,null]'><div class="d m1" style="border-style:none;position:absolute;left:353.999000px;bottom:356.667000px;width:16.002000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2da" data-dest-detail='[730,"XYZ",null,327.767,null]'><div class="d m1" style="border-style:none;position:absolute;left:409.999000px;bottom:356.667000px;width:16.002000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2da" data-dest-detail='[730,"XYZ",null,235.267,null]'><div class="d m1" style="border-style:none;position:absolute;left:465.999000px;bottom:356.667000px;width:16.002000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2da" data-dest-detail='[730,"XYZ",null,142.767,null]'><div class="d m1" style="border-style:none;position:absolute;left:521.999000px;bottom:356.667000px;width:16.002000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
